

================================================================
== Vivado HLS Report for 'Erode_32_32_1080_1920_s'
================================================================
* Date:           Fri Jul  3 19:29:54 2015

* Version:        2013.3 (build date: Wed Oct 16 18:12:55 PM 2013)
* Project:        prj
* Solution:       solution2
* Product family: zynq zynq_fpv6 
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+--------+----------+------------+
    |  Clock  | Target | Estimated| Uncertainty|
    +---------+--------+----------+------------+
    |default  |  125.00|     28.64|       15.62|
    +---------+--------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+---------+-----+---------+---------+
    |    Latency    |    Interval   | Pipeline|
    | min |   max   | min |   max   |   Type  |
    +-----+---------+-----+---------+---------+
    |   31|  2077921|   31|  2077921|   none  |
    +-----+---------+-----+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+-----+---------+----------+-----------+-----------+----------+----------+
        |               |    Latency    | Iteration|  Initiation Interval  |   Trip   |          |
        |   Loop Name   | min |   max   |  Latency |  achieved |   target  |   Count  | Pipelined|
        +---------------+-----+---------+----------+-----------+-----------+----------+----------+
        |- loop_height  |   30|  2077920| 6 ~ 1924 |          -|          -| 5 ~ 1080 |    no    |
        | + loop_width  |    3|     1921|         3|          1|          1| 2 ~ 1920 |    yes   |
        +---------------+-----+---------+----------+-----------+-----------+----------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|Expression       |        -|      -|       0|   1018|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        9|      -|       0|      0|
|Multiplexer      |        -|      -|       -|    144|
|Register         |        -|      -|     712|      -|
|ShiftMemory      |        -|      -|       -|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        9|      0|     712|   1162|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        3|      0|   ~0   |      2|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * Memory: 
    +-----------------+---------------------------------------+---------+------+-----+------+-------------+
    |      Memory     |                 Module                | BRAM_18K| Words| Bits| Banks| W*Bits*Banks|
    +-----------------+---------------------------------------+---------+------+-----+------+-------------+
    |k_buf_0_val_0_U  |Erode_32_32_1080_1920_s_k_buf_0_val_0  |        1|  1920|    8|     1|        15360|
    |k_buf_0_val_1_U  |Erode_32_32_1080_1920_s_k_buf_0_val_0  |        1|  1920|    8|     1|        15360|
    |k_buf_0_val_2_U  |Erode_32_32_1080_1920_s_k_buf_0_val_0  |        1|  1920|    8|     1|        15360|
    |k_buf_1_val_0_U  |Erode_32_32_1080_1920_s_k_buf_0_val_0  |        1|  1920|    8|     1|        15360|
    |k_buf_1_val_1_U  |Erode_32_32_1080_1920_s_k_buf_0_val_0  |        1|  1920|    8|     1|        15360|
    |k_buf_1_val_2_U  |Erode_32_32_1080_1920_s_k_buf_0_val_0  |        1|  1920|    8|     1|        15360|
    |k_buf_2_val_0_U  |Erode_32_32_1080_1920_s_k_buf_0_val_0  |        1|  1920|    8|     1|        15360|
    |k_buf_2_val_1_U  |Erode_32_32_1080_1920_s_k_buf_0_val_0  |        1|  1920|    8|     1|        15360|
    |k_buf_2_val_2_U  |Erode_32_32_1080_1920_s_k_buf_0_val_0  |        1|  1920|    8|     1|        15360|
    +-----------------+---------------------------------------+---------+------+-----+------+-------------+
    |Total            |                                       |        9| 17280|   72|     9|       138240|
    +-----------------+---------------------------------------+---------+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Shift register: 
    N/A

    * Expression: 
    +-----------------------------------------+----------+-------+---+----+------------+------------+
    |              Variable Name              | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------------+----------+-------+---+----+------------+------------+
    |ImagLoc_x_fu_1202_p2                     |     +    |      0|  0|  13|          13|           2|
    |ImagLoc_y_fu_902_p2                      |     +    |      0|  0|  13|          13|           4|
    |col_assign_1_fu_1300_p2                  |     +    |      0|  0|   2|           2|           2|
    |col_assign_3_1_fu_1585_p2                |     +    |      0|  0|   2|           2|           2|
    |col_assign_3_2_fu_1711_p2                |     +    |      0|  0|   2|           2|           2|
    |col_assign_3_fu_1459_p2                  |     +    |      0|  0|   2|           2|           2|
    |col_assign_4_0_1_fu_1521_p2              |     +    |      0|  0|   2|           2|           2|
    |col_assign_4_1_1_fu_1647_p2              |     +    |      0|  0|   2|           2|           2|
    |col_assign_4_1_fu_1628_p2                |     +    |      0|  0|   2|           2|           2|
    |col_assign_4_2_1_fu_1773_p2              |     +    |      0|  0|   2|           2|           2|
    |col_assign_4_2_fu_1754_p2                |     +    |      0|  0|   2|           2|           2|
    |col_assign_4_fu_1502_p2                  |     +    |      0|  0|   2|           2|           2|
    |col_assign_fu_1290_p2                    |     +    |      0|  0|   2|           2|           2|
    |col_assign_s_fu_1310_p2                  |     +    |      0|  0|   2|           2|           2|
    |heightloop_fu_833_p2                     |     +    |      0|  0|  13|          13|           3|
    |i_V_fu_890_p2                            |     +    |      0|  0|  12|          12|           1|
    |j_V_fu_1175_p2                           |     +    |      0|  0|  12|          12|           1|
    |ref_fu_861_p2                            |     +    |      0|  0|  13|          13|           2|
    |tmp_2_i_fu_867_p2                        |     +    |      0|  0|  13|          13|           2|
    |tmp_7_fu_845_p2                          |     +    |      0|  0|  13|          13|           3|
    |widthloop_fu_839_p2                      |     +    |      0|  0|  13|          13|           2|
    |y_1_2_1_fu_1098_p2                       |     +    |      0|  0|  13|          13|           4|
    |y_1_2_fu_1018_p2                         |     +    |      0|  0|  13|          13|           4|
    |locy_2_1_fu_1080_p2                      |     -    |      0|  0|   2|           2|           2|
    |locy_2_2_fu_1160_p2                      |     -    |      0|  0|   2|           2|           2|
    |locy_2_fu_1000_p2                        |     -    |      0|  0|   2|           2|           2|
    |p_assign_1_i7_fu_988_p3                  |  Select  |      0|  0|  13|           1|          13|
    |p_assign_1_i8_fu_1068_p3                 |  Select  |      0|  0|  13|           1|          13|
    |p_assign_1_i9_fu_1148_p3                 |  Select  |      0|  0|  13|           1|          13|
    |p_assign_1_i_fu_1256_p3                  |  Select  |      0|  0|  13|           1|          13|
    |p_assign_7_fu_981_p3                     |  Select  |      0|  0|  13|           1|           1|
    |p_assign_8_fu_1061_p3                    |  Select  |      0|  0|  13|           1|           1|
    |p_assign_9_fu_1141_p3                    |  Select  |      0|  0|  13|           1|           1|
    |p_assign_fu_1249_p3                      |  Select  |      0|  0|  13|           1|           1|
    |p_dst_data_stream_0_V_din                |  Select  |      0|  0|   8|           1|           8|
    |p_dst_data_stream_1_V_din                |  Select  |      0|  0|   8|           1|           8|
    |p_dst_data_stream_2_V_din                |  Select  |      0|  0|   8|           1|           8|
    |p_i_i_2_cast_cast_fu_955_p3              |  Select  |      0|  0|   3|           1|           3|
    |sel_tmp1_fu_1419_p3                      |  Select  |      0|  0|   8|           1|           8|
    |sel_tmp5_fu_1434_p3                      |  Select  |      0|  0|   8|           1|           8|
    |sel_tmp6_fu_1560_p3                      |  Select  |      0|  0|   8|           1|           8|
    |sel_tmp7_fu_1671_p3                      |  Select  |      0|  0|   8|           1|           8|
    |sel_tmp8_fu_1686_p3                      |  Select  |      0|  0|   8|           1|           8|
    |sel_tmp9_fu_1545_p3                      |  Select  |      0|  0|   8|           1|           8|
    |src_kernel_win_0_val_0_1_3_fu_1426_p3    |  Select  |      0|  0|   8|           1|           8|
    |src_kernel_win_0_val_1_1_3_fu_1441_p3    |  Select  |      0|  0|   8|           1|           8|
    |src_kernel_win_1_val_0_1_3_fu_1552_p3    |  Select  |      0|  0|   8|           1|           8|
    |src_kernel_win_1_val_1_1_3_fu_1567_p3    |  Select  |      0|  0|   8|           1|           8|
    |src_kernel_win_2_val_0_1_3_fu_1678_p3    |  Select  |      0|  0|   8|           1|           8|
    |src_kernel_win_2_val_1_1_3_fu_1693_p3    |  Select  |      0|  0|   8|           1|           8|
    |temp_0_i_i_i_057_i_i_1_0_0_1_fu_1815_p3  |  Select  |      0|  0|   8|           1|           8|
    |temp_0_i_i_i_057_i_i_1_0_0_2_fu_1828_p3  |  Select  |      0|  0|   8|           1|           8|
    |temp_0_i_i_i_057_i_i_1_0_1_1_fu_1855_p3  |  Select  |      0|  0|   8|           1|           8|
    |temp_0_i_i_i_057_i_i_1_0_1_2_fu_1868_p3  |  Select  |      0|  0|   8|           1|           8|
    |temp_0_i_i_i_057_i_i_1_0_1_fu_1842_p3    |  Select  |      0|  0|   8|           1|           8|
    |temp_0_i_i_i_057_i_i_1_0_2_1_fu_1895_p3  |  Select  |      0|  0|   8|           1|           8|
    |temp_0_i_i_i_057_i_i_1_0_2_fu_1882_p3    |  Select  |      0|  0|   8|           1|           8|
    |temp_0_i_i_i_057_i_i_1_1_0_1_fu_1940_p3  |  Select  |      0|  0|   8|           1|           8|
    |temp_0_i_i_i_057_i_i_1_1_0_2_fu_1953_p3  |  Select  |      0|  0|   8|           1|           8|
    |temp_0_i_i_i_057_i_i_1_1_1_1_fu_1980_p3  |  Select  |      0|  0|   8|           1|           8|
    |temp_0_i_i_i_057_i_i_1_1_1_2_fu_1993_p3  |  Select  |      0|  0|   8|           1|           8|
    |temp_0_i_i_i_057_i_i_1_1_1_fu_1967_p3    |  Select  |      0|  0|   8|           1|           8|
    |temp_0_i_i_i_057_i_i_1_1_2_1_fu_2020_p3  |  Select  |      0|  0|   8|           1|           8|
    |temp_0_i_i_i_057_i_i_1_1_2_fu_2007_p3    |  Select  |      0|  0|   8|           1|           8|
    |temp_0_i_i_i_057_i_i_1_2_0_1_fu_2065_p3  |  Select  |      0|  0|   8|           1|           8|
    |temp_0_i_i_i_057_i_i_1_2_0_2_fu_2078_p3  |  Select  |      0|  0|   8|           1|           8|
    |temp_0_i_i_i_057_i_i_1_2_1_1_fu_2105_p3  |  Select  |      0|  0|   8|           1|           8|
    |temp_0_i_i_i_057_i_i_1_2_1_2_fu_2118_p3  |  Select  |      0|  0|   8|           1|           8|
    |temp_0_i_i_i_057_i_i_1_2_1_fu_2092_p3    |  Select  |      0|  0|   8|           1|           8|
    |temp_0_i_i_i_057_i_i_1_2_2_1_fu_2145_p3  |  Select  |      0|  0|   8|           1|           8|
    |temp_0_i_i_i_057_i_i_1_2_2_fu_2132_p3    |  Select  |      0|  0|   8|           1|           8|
    |ap_sig_bdd_382                           |    and   |      0|  0|   2|           1|           1|
    |or_cond217_i_i_fu_1197_p2                |    and   |      0|  0|   2|           1|           1|
    |or_cond_2_fu_935_p2                      |    and   |      0|  0|   2|           1|           1|
    |or_cond_i7_fu_967_p2                     |    and   |      0|  0|   2|           1|           1|
    |or_cond_i8_fu_1047_p2                    |    and   |      0|  0|   2|           1|           1|
    |or_cond_i9_fu_1127_p2                    |    and   |      0|  0|   2|           1|           1|
    |or_cond_i_fu_1235_p2                     |    and   |      0|  0|   2|           1|           1|
    |icmp1_fu_1191_p2                         |   icmp   |      0|  0|  13|          11|           1|
    |icmp_fu_924_p2                           |   icmp   |      0|  0|  14|          12|           1|
    |sel_tmp2_fu_1012_p2                      |   icmp   |      0|  0|   2|           2|           1|
    |sel_tmp3_fu_1086_p2                      |   icmp   |      0|  0|   2|           2|           2|
    |sel_tmp4_fu_1092_p2                      |   icmp   |      0|  0|   2|           2|           1|
    |sel_tmp_fu_1006_p2                       |   icmp   |      0|  0|   2|           2|           2|
    |tmp_1_fu_1285_p2                         |   icmp   |      0|  0|  16|          13|          13|
    |tmp_2_fu_908_p2                          |   icmp   |      0|  0|  16|          13|           2|
    |tmp_34_2_fu_930_p2                       |   icmp   |      0|  0|  16|          13|          13|
    |tmp_42_1_fu_1295_p2                      |   icmp   |      0|  0|  16|          13|          13|
    |tmp_42_2_fu_1305_p2                      |   icmp   |      0|  0|  16|          13|          13|
    |tmp_6_fu_1170_p2                         |   icmp   |      0|  0|  16|          13|          13|
    |tmp_91_0_0_1_fu_1810_p2                  |   icmp   |      0|  0|   8|           8|           8|
    |tmp_91_0_0_2_fu_1822_p2                  |   icmp   |      0|  0|   8|           8|           8|
    |tmp_91_0_1_1_fu_1850_p2                  |   icmp   |      0|  0|   8|           8|           8|
    |tmp_91_0_1_2_fu_1862_p2                  |   icmp   |      0|  0|   8|           8|           8|
    |tmp_91_0_1_fu_1836_p2                    |   icmp   |      0|  0|   8|           8|           8|
    |tmp_91_0_2_1_fu_1890_p2                  |   icmp   |      0|  0|   8|           8|           8|
    |tmp_91_0_2_2_fu_1902_p2                  |   icmp   |      0|  0|   8|           8|           8|
    |tmp_91_0_2_fu_1876_p2                    |   icmp   |      0|  0|   8|           8|           8|
    |tmp_91_1_0_1_fu_1935_p2                  |   icmp   |      0|  0|   8|           8|           8|
    |tmp_91_1_0_2_fu_1947_p2                  |   icmp   |      0|  0|   8|           8|           8|
    |tmp_91_1_1_1_fu_1975_p2                  |   icmp   |      0|  0|   8|           8|           8|
    |tmp_91_1_1_2_fu_1987_p2                  |   icmp   |      0|  0|   8|           8|           8|
    |tmp_91_1_1_fu_1961_p2                    |   icmp   |      0|  0|   8|           8|           8|
    |tmp_91_1_2_1_fu_2015_p2                  |   icmp   |      0|  0|   8|           8|           8|
    |tmp_91_1_2_2_fu_2027_p2                  |   icmp   |      0|  0|   8|           8|           8|
    |tmp_91_1_2_fu_2001_p2                    |   icmp   |      0|  0|   8|           8|           8|
    |tmp_91_2_0_1_fu_2060_p2                  |   icmp   |      0|  0|   8|           8|           8|
    |tmp_91_2_0_2_fu_2072_p2                  |   icmp   |      0|  0|   8|           8|           8|
    |tmp_91_2_1_1_fu_2100_p2                  |   icmp   |      0|  0|   8|           8|           8|
    |tmp_91_2_1_2_fu_2112_p2                  |   icmp   |      0|  0|   8|           8|           8|
    |tmp_91_2_1_fu_2086_p2                    |   icmp   |      0|  0|   8|           8|           8|
    |tmp_91_2_2_1_fu_2140_p2                  |   icmp   |      0|  0|   8|           8|           8|
    |tmp_91_2_2_2_fu_2152_p2                  |   icmp   |      0|  0|   8|           8|           8|
    |tmp_91_2_2_fu_2126_p2                    |   icmp   |      0|  0|   8|           8|           8|
    |tmp_9_fu_885_p2                          |   icmp   |      0|  0|  16|          13|          13|
    |tmp_i7_fu_962_p2                         |   icmp   |      0|  0|  16|          13|          13|
    |tmp_i8_fu_1042_p2                        |   icmp   |      0|  0|  17|          14|          14|
    |tmp_i9_fu_1122_p2                        |   icmp   |      0|  0|  17|          14|          14|
    |tmp_i_fu_1230_p2                         |   icmp   |      0|  0|  17|          14|          14|
    |tmp_s_fu_896_p2                          |   icmp   |      0|  0|  14|          12|           3|
    |ap_sig_bdd_151                           |    or    |      0|  0|   2|           1|           1|
    |ap_sig_bdd_171                           |    or    |      0|  0|   2|           1|           1|
    |ap_sig_bdd_80                            |    or    |      0|  0|   2|           1|           1|
    |brmerge_fu_1281_p2                       |    or    |      0|  0|   2|           1|           1|
    |p_neg218_i_i_cast_fu_855_p2              |    xor   |      0|  0|   2|           2|           2|
    |rev1_fu_1032_p2                          |    xor   |      0|  0|   2|           1|           2|
    |rev2_fu_1112_p2                          |    xor   |      0|  0|   2|           1|           2|
    |rev3_fu_1224_p2                          |    xor   |      0|  0|   2|           1|           2|
    |rev_fu_949_p2                            |    xor   |      0|  0|   2|           1|           2|
    +-----------------------------------------+----------+-------+---+----+------------+------------+
    |Total                                    |          |      0|  0|1018|         614|         764|
    +-----------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |p_012_0_i_i_reg_534                     |  12|          2|   12|         24|
    |p_025_0_i_i_reg_545                     |  12|          2|   12|         24|
    |src_kernel_win_0_val_0_0_phi_fu_559_p6  |   8|          4|    8|         32|
    |src_kernel_win_0_val_0_1_fu_120         |   8|          3|    8|         24|
    |src_kernel_win_0_val_1_0_phi_fu_570_p6  |   8|          4|    8|         32|
    |src_kernel_win_0_val_1_1_fu_136         |   8|          3|    8|         24|
    |src_kernel_win_0_val_2_1_fu_132         |   8|          6|    8|         48|
    |src_kernel_win_1_val_0_0_phi_fu_614_p6  |   8|          4|    8|         32|
    |src_kernel_win_1_val_0_1_fu_156         |   8|          3|    8|         24|
    |src_kernel_win_1_val_1_0_phi_fu_625_p6  |   8|          4|    8|         32|
    |src_kernel_win_1_val_1_1_fu_172         |   8|          3|    8|         24|
    |src_kernel_win_1_val_2_1_fu_168         |   8|          6|    8|         48|
    |src_kernel_win_2_val_0_0_phi_fu_669_p6  |   8|          4|    8|         32|
    |src_kernel_win_2_val_0_1_fu_192         |   8|          3|    8|         24|
    |src_kernel_win_2_val_1_0_phi_fu_680_p6  |   8|          4|    8|         32|
    |src_kernel_win_2_val_1_1_fu_208         |   8|          3|    8|         24|
    |src_kernel_win_2_val_2_1_fu_204         |   8|          6|    8|         48|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   | 144|         64|  144|        528|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------+----+-----+-----------+
    |                     Name                     | FF | Bits| Const Bits|
    +----------------------------------------------+----+-----+-----------+
    |ap_CS_fsm                                     |   2|    2|          0|
    |ap_done_reg                                   |   1|    1|          0|
    |ap_reg_phiprechg_tmp_42_0_pr1_reg_578pp0_it1  |   1|    1|          0|
    |ap_reg_phiprechg_tmp_42_1_pr1_reg_633pp0_it1  |   1|    1|          0|
    |ap_reg_phiprechg_tmp_42_2_pr1_reg_688pp0_it1  |   1|    1|          0|
    |ap_reg_ppiten_pp0_it0                         |   1|    1|          0|
    |ap_reg_ppiten_pp0_it1                         |   1|    1|          0|
    |ap_reg_ppiten_pp0_it2                         |   1|    1|          0|
    |ap_reg_ppstg_or_cond217_i_i_reg_2659_pp0_it1  |   1|    1|          0|
    |ap_reg_ppstg_tmp_6_reg_2650_pp0_it1           |   1|    1|          0|
    |brmerge_reg_2710                              |   1|    1|          0|
    |col_assign_1_reg_2750                         |   2|    2|          0|
    |col_assign_reg_2721                           |   2|    2|          0|
    |col_assign_s_reg_2779                         |   2|    2|          0|
    |col_buf_0_val_0_0_1_fu_240                    |   8|    8|          0|
    |col_buf_0_val_0_0_2_fu_244                    |   8|    8|          0|
    |col_buf_0_val_0_0_3_fu_248                    |   8|    8|          0|
    |col_buf_1_val_0_0_1_fu_200                    |   8|    8|          0|
    |col_buf_1_val_0_0_2_fu_216                    |   8|    8|          0|
    |col_buf_1_val_0_0_3_fu_224                    |   8|    8|          0|
    |col_buf_2_val_0_0_1_fu_128                    |   8|    8|          0|
    |col_buf_2_val_0_0_2_fu_144                    |   8|    8|          0|
    |col_buf_2_val_0_0_3_fu_152                    |   8|    8|          0|
    |cols_cast1_reg_2529                           |  12|   14|          2|
    |heightloop_reg_2534                           |  13|   13|          0|
    |i_V_reg_2594                                  |  12|   12|          0|
    |k_buf_0_val_0_addr_reg_2692                   |  11|   11|          0|
    |k_buf_0_val_1_addr_reg_2698                   |  11|   11|          0|
    |k_buf_0_val_2_addr_reg_2704                   |  11|   11|          0|
    |k_buf_1_val_0_addr_reg_2725                   |  11|   11|          0|
    |k_buf_1_val_1_addr_reg_2731                   |  11|   11|          0|
    |k_buf_1_val_2_addr_reg_2737                   |  11|   11|          0|
    |k_buf_2_val_0_addr_reg_2754                   |  11|   11|          0|
    |k_buf_2_val_1_addr_reg_2760                   |  11|   11|          0|
    |k_buf_2_val_2_addr_reg_2766                   |  11|   11|          0|
    |len_cast1_i7_reg_2585                         |  12|   14|          2|
    |locy_2_2_reg_2646                             |   2|    2|          0|
    |or_cond217_i_i_reg_2659                       |   1|    1|          0|
    |or_cond_2_reg_2609                            |   1|    1|          0|
    |or_cond_i_reg_2677                            |   1|    1|          0|
    |p_012_0_i_i_reg_534                           |  12|   12|          0|
    |p_025_0_i_i_reg_545                           |  12|   12|          0|
    |p_neg218_i_i_cast_reg_2551                    |   2|    2|          0|
    |ref_reg_2567                                  |  13|   13|          0|
    |right_border_buf_0_val_0_0_fu_300             |   8|    8|          0|
    |right_border_buf_0_val_0_1_fu_304             |   8|    8|          0|
    |right_border_buf_0_val_0_2_fu_308             |   8|    8|          0|
    |right_border_buf_0_val_1_2_1_fu_232           |   8|    8|          0|
    |right_border_buf_0_val_1_2_2_fu_236           |   8|    8|          0|
    |right_border_buf_0_val_1_2_fu_228             |   8|    8|          0|
    |right_border_buf_1_val_0_0_fu_312             |   8|    8|          0|
    |right_border_buf_1_val_0_1_fu_316             |   8|    8|          0|
    |right_border_buf_1_val_0_2_fu_320             |   8|    8|          0|
    |right_border_buf_1_val_1_2_1_fu_256           |   8|    8|          0|
    |right_border_buf_1_val_1_2_2_fu_260           |   8|    8|          0|
    |right_border_buf_1_val_1_2_fu_252             |   8|    8|          0|
    |right_border_buf_2_val_0_0_fu_324             |   8|    8|          0|
    |right_border_buf_2_val_0_1_fu_328             |   8|    8|          0|
    |right_border_buf_2_val_0_2_fu_332             |   8|    8|          0|
    |right_border_buf_2_val_1_2_1_fu_180           |   8|    8|          0|
    |right_border_buf_2_val_1_2_2_fu_188           |   8|    8|          0|
    |right_border_buf_2_val_1_2_fu_164             |   8|    8|          0|
    |rows_cast_reg_2524                            |  12|   13|          1|
    |sel_tmp2_reg_2625                             |   1|    1|          0|
    |sel_tmp3_reg_2632                             |   1|    1|          0|
    |sel_tmp4_reg_2639                             |   1|    1|          0|
    |sel_tmp_reg_2618                              |   1|    1|          0|
    |src_kernel_win_0_val_0_1_6_reg_2783           |   8|    8|          0|
    |src_kernel_win_0_val_0_1_fu_120               |   8|    8|          0|
    |src_kernel_win_0_val_0_2_fu_124               |   8|    8|          0|
    |src_kernel_win_0_val_1_1_6_reg_2797           |   8|    8|          0|
    |src_kernel_win_0_val_1_1_fu_136               |   8|    8|          0|
    |src_kernel_win_0_val_1_2_fu_140               |   8|    8|          0|
    |src_kernel_win_0_val_2_1_9_reg_2790           |   8|    8|          0|
    |src_kernel_win_0_val_2_1_fu_132               |   8|    8|          0|
    |src_kernel_win_0_val_2_2_fu_148               |   8|    8|          0|
    |src_kernel_win_1_val_0_1_6_reg_2804           |   8|    8|          0|
    |src_kernel_win_1_val_0_1_fu_156               |   8|    8|          0|
    |src_kernel_win_1_val_0_2_fu_160               |   8|    8|          0|
    |src_kernel_win_1_val_1_1_6_reg_2818           |   8|    8|          0|
    |src_kernel_win_1_val_1_1_fu_172               |   8|    8|          0|
    |src_kernel_win_1_val_1_2_fu_176               |   8|    8|          0|
    |src_kernel_win_1_val_2_1_9_reg_2811           |   8|    8|          0|
    |src_kernel_win_1_val_2_1_fu_168               |   8|    8|          0|
    |src_kernel_win_1_val_2_2_fu_184               |   8|    8|          0|
    |src_kernel_win_2_val_0_1_6_reg_2825           |   8|    8|          0|
    |src_kernel_win_2_val_0_1_fu_192               |   8|    8|          0|
    |src_kernel_win_2_val_0_2_fu_196               |   8|    8|          0|
    |src_kernel_win_2_val_1_1_6_reg_2839           |   8|    8|          0|
    |src_kernel_win_2_val_1_1_fu_208               |   8|    8|          0|
    |src_kernel_win_2_val_1_2_fu_212               |   8|    8|          0|
    |src_kernel_win_2_val_2_1_9_reg_2832           |   8|    8|          0|
    |src_kernel_win_2_val_2_1_fu_204               |   8|    8|          0|
    |src_kernel_win_2_val_2_2_fu_220               |   8|    8|          0|
    |tmp_11_reg_2580                               |   2|    2|          0|
    |tmp_13_reg_2614                               |   1|    1|          0|
    |tmp_1_reg_2714                                |   1|    1|          0|
    |tmp_26_reg_2663                               |   2|    2|          0|
    |tmp_28_reg_2681                               |   1|    1|          0|
    |tmp_29_reg_2685                               |   2|    2|          0|
    |tmp_2_i_reg_2575                              |  13|   13|          0|
    |tmp_2_reg_2604                                |   1|    1|          0|
    |tmp_42_1_reg_2743                             |   1|    1|          0|
    |tmp_42_2_reg_2772                             |   1|    1|          0|
    |tmp_6_reg_2650                                |   1|    1|          0|
    |tmp_7_reg_2544                                |  13|   13|          0|
    |tmp_i_reg_2673                                |   1|    1|          0|
    |tmp_s_reg_2599                                |   1|    1|          0|
    |widthloop_reg_2539                            |  13|   13|          0|
    +----------------------------------------------+----+-----+-----------+
    |Total                                         | 712|  717|          5|
    +----------------------------------------------+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------------+-----+-----+------------+------------------------+--------------+
|           RTL Ports           | Dir | Bits|  Protocol  |      Source Object     |    C Type    |
+-------------------------------+-----+-----+------------+------------------------+--------------+
|ap_clk                         |  in |    1| ap_ctrl_hs | Erode<32,32,1080,1920> | return value |
|ap_rst                         |  in |    1| ap_ctrl_hs | Erode<32,32,1080,1920> | return value |
|ap_start                       |  in |    1| ap_ctrl_hs | Erode<32,32,1080,1920> | return value |
|ap_done                        | out |    1| ap_ctrl_hs | Erode<32,32,1080,1920> | return value |
|ap_continue                    |  in |    1| ap_ctrl_hs | Erode<32,32,1080,1920> | return value |
|ap_idle                        | out |    1| ap_ctrl_hs | Erode<32,32,1080,1920> | return value |
|ap_ready                       | out |    1| ap_ctrl_hs | Erode<32,32,1080,1920> | return value |
|p_src_rows_V_read              |  in |   12|   ap_none  |    p_src_rows_V_read   |    scalar    |
|p_src_cols_V_read              |  in |   12|   ap_none  |    p_src_cols_V_read   |    scalar    |
|p_src_data_stream_0_V_dout     |  in |    8|   ap_fifo  |  p_src_data_stream_0_V |    pointer   |
|p_src_data_stream_0_V_empty_n  |  in |    1|   ap_fifo  |  p_src_data_stream_0_V |    pointer   |
|p_src_data_stream_0_V_read     | out |    1|   ap_fifo  |  p_src_data_stream_0_V |    pointer   |
|p_src_data_stream_1_V_dout     |  in |    8|   ap_fifo  |  p_src_data_stream_1_V |    pointer   |
|p_src_data_stream_1_V_empty_n  |  in |    1|   ap_fifo  |  p_src_data_stream_1_V |    pointer   |
|p_src_data_stream_1_V_read     | out |    1|   ap_fifo  |  p_src_data_stream_1_V |    pointer   |
|p_src_data_stream_2_V_dout     |  in |    8|   ap_fifo  |  p_src_data_stream_2_V |    pointer   |
|p_src_data_stream_2_V_empty_n  |  in |    1|   ap_fifo  |  p_src_data_stream_2_V |    pointer   |
|p_src_data_stream_2_V_read     | out |    1|   ap_fifo  |  p_src_data_stream_2_V |    pointer   |
|p_dst_data_stream_0_V_din      | out |    8|   ap_fifo  |  p_dst_data_stream_0_V |    pointer   |
|p_dst_data_stream_0_V_full_n   |  in |    1|   ap_fifo  |  p_dst_data_stream_0_V |    pointer   |
|p_dst_data_stream_0_V_write    | out |    1|   ap_fifo  |  p_dst_data_stream_0_V |    pointer   |
|p_dst_data_stream_1_V_din      | out |    8|   ap_fifo  |  p_dst_data_stream_1_V |    pointer   |
|p_dst_data_stream_1_V_full_n   |  in |    1|   ap_fifo  |  p_dst_data_stream_1_V |    pointer   |
|p_dst_data_stream_1_V_write    | out |    1|   ap_fifo  |  p_dst_data_stream_1_V |    pointer   |
|p_dst_data_stream_2_V_din      | out |    8|   ap_fifo  |  p_dst_data_stream_2_V |    pointer   |
|p_dst_data_stream_2_V_full_n   |  in |    1|   ap_fifo  |  p_dst_data_stream_2_V |    pointer   |
|p_dst_data_stream_2_V_write    | out |    1|   ap_fifo  |  p_dst_data_stream_2_V |    pointer   |
+-------------------------------+-----+-----+------------+------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 6
* Pipeline: 1
  Pipeline-0: II = 1, D = 3, States = { 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (tmp_9)
3 --> 
	4  / true
4 --> 
	6  / (!tmp_6)
	5  / (tmp_6)
5 --> 
	3  / true
6 --> 
	2  / true
* FSM state operations: 

 <State 1>: 2.39ns
ST_1: src_kernel_win_0_val_0_1 [1/1] 0.00ns
._crit_edge.i.i_ifconv:0  %src_kernel_win_0_val_0_1 = alloca i8, align 1

ST_1: src_kernel_win_0_val_0_2 [1/1] 0.00ns
._crit_edge.i.i_ifconv:1  %src_kernel_win_0_val_0_2 = alloca i8, align 1

ST_1: col_buf_2_val_0_0_1 [1/1] 0.00ns
._crit_edge.i.i_ifconv:2  %col_buf_2_val_0_0_1 = alloca i8, align 1

ST_1: src_kernel_win_0_val_2_1 [1/1] 0.00ns
._crit_edge.i.i_ifconv:3  %src_kernel_win_0_val_2_1 = alloca i8, align 1

ST_1: src_kernel_win_0_val_1_1 [1/1] 0.00ns
._crit_edge.i.i_ifconv:4  %src_kernel_win_0_val_1_1 = alloca i8, align 1

ST_1: src_kernel_win_0_val_1_2 [1/1] 0.00ns
._crit_edge.i.i_ifconv:5  %src_kernel_win_0_val_1_2 = alloca i8, align 1

ST_1: col_buf_2_val_0_0_2 [1/1] 0.00ns
._crit_edge.i.i_ifconv:6  %col_buf_2_val_0_0_2 = alloca i8, align 1

ST_1: src_kernel_win_0_val_2_2 [1/1] 0.00ns
._crit_edge.i.i_ifconv:7  %src_kernel_win_0_val_2_2 = alloca i8, align 1

ST_1: col_buf_2_val_0_0_3 [1/1] 0.00ns
._crit_edge.i.i_ifconv:8  %col_buf_2_val_0_0_3 = alloca i8, align 1

ST_1: src_kernel_win_1_val_0_1 [1/1] 0.00ns
._crit_edge.i.i_ifconv:9  %src_kernel_win_1_val_0_1 = alloca i8, align 1

ST_1: src_kernel_win_1_val_0_2 [1/1] 0.00ns
._crit_edge.i.i_ifconv:10  %src_kernel_win_1_val_0_2 = alloca i8, align 1

ST_1: right_border_buf_2_val_1_2 [1/1] 0.00ns
._crit_edge.i.i_ifconv:11  %right_border_buf_2_val_1_2 = alloca i8, align 1

ST_1: src_kernel_win_1_val_2_1 [1/1] 0.00ns
._crit_edge.i.i_ifconv:12  %src_kernel_win_1_val_2_1 = alloca i8, align 1

ST_1: src_kernel_win_1_val_1_1 [1/1] 0.00ns
._crit_edge.i.i_ifconv:13  %src_kernel_win_1_val_1_1 = alloca i8, align 1

ST_1: src_kernel_win_1_val_1_2 [1/1] 0.00ns
._crit_edge.i.i_ifconv:14  %src_kernel_win_1_val_1_2 = alloca i8, align 1

ST_1: right_border_buf_2_val_1_2_1 [1/1] 0.00ns
._crit_edge.i.i_ifconv:15  %right_border_buf_2_val_1_2_1 = alloca i8, align 1

ST_1: src_kernel_win_1_val_2_2 [1/1] 0.00ns
._crit_edge.i.i_ifconv:16  %src_kernel_win_1_val_2_2 = alloca i8, align 1

ST_1: right_border_buf_2_val_1_2_2 [1/1] 0.00ns
._crit_edge.i.i_ifconv:17  %right_border_buf_2_val_1_2_2 = alloca i8, align 1

ST_1: src_kernel_win_2_val_0_1 [1/1] 0.00ns
._crit_edge.i.i_ifconv:18  %src_kernel_win_2_val_0_1 = alloca i8, align 1

ST_1: src_kernel_win_2_val_0_2 [1/1] 0.00ns
._crit_edge.i.i_ifconv:19  %src_kernel_win_2_val_0_2 = alloca i8, align 1

ST_1: col_buf_1_val_0_0_1 [1/1] 0.00ns
._crit_edge.i.i_ifconv:20  %col_buf_1_val_0_0_1 = alloca i8, align 1

ST_1: src_kernel_win_2_val_2_1 [1/1] 0.00ns
._crit_edge.i.i_ifconv:21  %src_kernel_win_2_val_2_1 = alloca i8, align 1

ST_1: src_kernel_win_2_val_1_1 [1/1] 0.00ns
._crit_edge.i.i_ifconv:22  %src_kernel_win_2_val_1_1 = alloca i8, align 1

ST_1: src_kernel_win_2_val_1_2 [1/1] 0.00ns
._crit_edge.i.i_ifconv:23  %src_kernel_win_2_val_1_2 = alloca i8, align 1

ST_1: col_buf_1_val_0_0_2 [1/1] 0.00ns
._crit_edge.i.i_ifconv:24  %col_buf_1_val_0_0_2 = alloca i8, align 1

ST_1: src_kernel_win_2_val_2_2 [1/1] 0.00ns
._crit_edge.i.i_ifconv:25  %src_kernel_win_2_val_2_2 = alloca i8, align 1

ST_1: col_buf_1_val_0_0_3 [1/1] 0.00ns
._crit_edge.i.i_ifconv:26  %col_buf_1_val_0_0_3 = alloca i8, align 1

ST_1: right_border_buf_0_val_1_2 [1/1] 0.00ns
._crit_edge.i.i_ifconv:27  %right_border_buf_0_val_1_2 = alloca i8, align 1

ST_1: right_border_buf_0_val_1_2_1 [1/1] 0.00ns
._crit_edge.i.i_ifconv:28  %right_border_buf_0_val_1_2_1 = alloca i8, align 1

ST_1: right_border_buf_0_val_1_2_2 [1/1] 0.00ns
._crit_edge.i.i_ifconv:29  %right_border_buf_0_val_1_2_2 = alloca i8, align 1

ST_1: col_buf_0_val_0_0_1 [1/1] 0.00ns
._crit_edge.i.i_ifconv:30  %col_buf_0_val_0_0_1 = alloca i8, align 1

ST_1: col_buf_0_val_0_0_2 [1/1] 0.00ns
._crit_edge.i.i_ifconv:31  %col_buf_0_val_0_0_2 = alloca i8, align 1

ST_1: col_buf_0_val_0_0_3 [1/1] 0.00ns
._crit_edge.i.i_ifconv:32  %col_buf_0_val_0_0_3 = alloca i8, align 1

ST_1: right_border_buf_1_val_1_2 [1/1] 0.00ns
._crit_edge.i.i_ifconv:33  %right_border_buf_1_val_1_2 = alloca i8, align 1

ST_1: right_border_buf_1_val_1_2_1 [1/1] 0.00ns
._crit_edge.i.i_ifconv:34  %right_border_buf_1_val_1_2_1 = alloca i8, align 1

ST_1: right_border_buf_1_val_1_2_2 [1/1] 0.00ns
._crit_edge.i.i_ifconv:35  %right_border_buf_1_val_1_2_2 = alloca i8, align 1

ST_1: empty [1/1] 0.00ns
._crit_edge.i.i_ifconv:36  %empty = call i32 (...)* @_ssdm_op_SpecFifo(i8* %p_dst_data_stream_2_V, [8 x i8]* @str126, i32 0, i32 0, i32 0, [8 x i8]* @str126)

ST_1: empty_85 [1/1] 0.00ns
._crit_edge.i.i_ifconv:37  %empty_85 = call i32 (...)* @_ssdm_op_SpecFifo(i8* %p_dst_data_stream_1_V, [8 x i8]* @str123, i32 0, i32 0, i32 0, [8 x i8]* @str123)

ST_1: empty_86 [1/1] 0.00ns
._crit_edge.i.i_ifconv:38  %empty_86 = call i32 (...)* @_ssdm_op_SpecFifo(i8* %p_dst_data_stream_0_V, [8 x i8]* @str120, i32 0, i32 0, i32 0, [8 x i8]* @str120)

ST_1: empty_87 [1/1] 0.00ns
._crit_edge.i.i_ifconv:39  %empty_87 = call i32 (...)* @_ssdm_op_SpecFifo(i8* %p_src_data_stream_2_V, [8 x i8]* @str117, i32 0, i32 0, i32 0, [8 x i8]* @str117)

ST_1: empty_88 [1/1] 0.00ns
._crit_edge.i.i_ifconv:40  %empty_88 = call i32 (...)* @_ssdm_op_SpecFifo(i8* %p_src_data_stream_1_V, [8 x i8]* @str114, i32 0, i32 0, i32 0, [8 x i8]* @str114)

ST_1: empty_89 [1/1] 0.00ns
._crit_edge.i.i_ifconv:41  %empty_89 = call i32 (...)* @_ssdm_op_SpecFifo(i8* %p_src_data_stream_0_V, [8 x i8]* @str111, i32 0, i32 0, i32 0, [8 x i8]* @str111)

ST_1: p_src_cols_V_read_1 [1/1] 0.00ns
._crit_edge.i.i_ifconv:42  %p_src_cols_V_read_1 = call i12 @_ssdm_op_Read.ap_auto.i12(i12 %p_src_cols_V_read)

ST_1: p_src_rows_V_read_1 [1/1] 0.00ns
._crit_edge.i.i_ifconv:43  %p_src_rows_V_read_1 = call i12 @_ssdm_op_Read.ap_auto.i12(i12 %p_src_rows_V_read)

ST_1: k_buf_0_val_0 [1/1] 2.39ns
._crit_edge.i.i_ifconv:44  %k_buf_0_val_0 = alloca [1920 x i8], align 1

ST_1: k_buf_0_val_1 [1/1] 2.39ns
._crit_edge.i.i_ifconv:45  %k_buf_0_val_1 = alloca [1920 x i8], align 1

ST_1: k_buf_0_val_2 [1/1] 2.39ns
._crit_edge.i.i_ifconv:46  %k_buf_0_val_2 = alloca [1920 x i8], align 1

ST_1: k_buf_1_val_0 [1/1] 2.39ns
._crit_edge.i.i_ifconv:47  %k_buf_1_val_0 = alloca [1920 x i8], align 1

ST_1: k_buf_1_val_1 [1/1] 2.39ns
._crit_edge.i.i_ifconv:48  %k_buf_1_val_1 = alloca [1920 x i8], align 1

ST_1: k_buf_1_val_2 [1/1] 2.39ns
._crit_edge.i.i_ifconv:49  %k_buf_1_val_2 = alloca [1920 x i8], align 1

ST_1: k_buf_2_val_0 [1/1] 2.39ns
._crit_edge.i.i_ifconv:50  %k_buf_2_val_0 = alloca [1920 x i8], align 1

ST_1: k_buf_2_val_1 [1/1] 2.39ns
._crit_edge.i.i_ifconv:51  %k_buf_2_val_1 = alloca [1920 x i8], align 1

ST_1: k_buf_2_val_2 [1/1] 2.39ns
._crit_edge.i.i_ifconv:52  %k_buf_2_val_2 = alloca [1920 x i8], align 1

ST_1: right_border_buf_0_val_0_0 [1/1] 0.00ns
._crit_edge.i.i_ifconv:53  %right_border_buf_0_val_0_0 = alloca i8, align 1

ST_1: right_border_buf_0_val_0_1 [1/1] 0.00ns
._crit_edge.i.i_ifconv:54  %right_border_buf_0_val_0_1 = alloca i8, align 1

ST_1: right_border_buf_0_val_0_2 [1/1] 0.00ns
._crit_edge.i.i_ifconv:55  %right_border_buf_0_val_0_2 = alloca i8, align 1

ST_1: right_border_buf_1_val_0_0 [1/1] 0.00ns
._crit_edge.i.i_ifconv:56  %right_border_buf_1_val_0_0 = alloca i8, align 1

ST_1: right_border_buf_1_val_0_1 [1/1] 0.00ns
._crit_edge.i.i_ifconv:57  %right_border_buf_1_val_0_1 = alloca i8, align 1

ST_1: right_border_buf_1_val_0_2 [1/1] 0.00ns
._crit_edge.i.i_ifconv:58  %right_border_buf_1_val_0_2 = alloca i8, align 1

ST_1: right_border_buf_2_val_0_0 [1/1] 0.00ns
._crit_edge.i.i_ifconv:59  %right_border_buf_2_val_0_0 = alloca i8, align 1

ST_1: right_border_buf_2_val_0_1 [1/1] 0.00ns
._crit_edge.i.i_ifconv:60  %right_border_buf_2_val_0_1 = alloca i8, align 1

ST_1: right_border_buf_2_val_0_2 [1/1] 0.00ns
._crit_edge.i.i_ifconv:61  %right_border_buf_2_val_0_2 = alloca i8, align 1

ST_1: col_buf_0_val_0_0 [1/1] 0.00ns
._crit_edge.i.i_ifconv:62  %col_buf_0_val_0_0 = alloca i8, align 1

ST_1: col_buf_1_val_0_0 [1/1] 0.00ns
._crit_edge.i.i_ifconv:63  %col_buf_1_val_0_0 = alloca i8, align 1

ST_1: col_buf_2_val_0_0 [1/1] 0.00ns
._crit_edge.i.i_ifconv:64  %col_buf_2_val_0_0 = alloca i8, align 1

ST_1: rows_cast [1/1] 0.00ns
._crit_edge.i.i_ifconv:65  %rows_cast = zext i12 %p_src_rows_V_read_1 to i13

ST_1: cols_cast1 [1/1] 0.00ns
._crit_edge.i.i_ifconv:66  %cols_cast1 = zext i12 %p_src_cols_V_read_1 to i14

ST_1: cols_cast [1/1] 0.00ns
._crit_edge.i.i_ifconv:67  %cols_cast = zext i12 %p_src_cols_V_read_1 to i13

ST_1: rbegin_i_i_i [1/1] 0.00ns
._crit_edge.i.i_ifconv:68  %rbegin_i_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([61 x i8]* @p_str1) nounwind

ST_1: rend_i_i_i [1/1] 0.00ns
._crit_edge.i.i_ifconv:69  %rend_i_i_i = call i32 (...)* @_ssdm_op_SpecRegionEnd([61 x i8]* @p_str1, i32 %rbegin_i_i_i) nounwind

ST_1: rbegin_i_i_i_1 [1/1] 0.00ns
._crit_edge.i.i_ifconv:70  %rbegin_i_i_i_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([61 x i8]* @p_str1) nounwind

ST_1: rend_i_i_i_1 [1/1] 0.00ns
._crit_edge.i.i_ifconv:71  %rend_i_i_i_1 = call i32 (...)* @_ssdm_op_SpecRegionEnd([61 x i8]* @p_str1, i32 %rbegin_i_i_i_1) nounwind

ST_1: rbegin_i_i_i_2 [1/1] 0.00ns
._crit_edge.i.i_ifconv:72  %rbegin_i_i_i_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([61 x i8]* @p_str1) nounwind

ST_1: rend_i_i_i_2 [1/1] 0.00ns
._crit_edge.i.i_ifconv:73  %rend_i_i_i_2 = call i32 (...)* @_ssdm_op_SpecRegionEnd([61 x i8]* @p_str1, i32 %rbegin_i_i_i_2) nounwind

ST_1: rbegin_i249_i_i [1/1] 0.00ns
._crit_edge.i.i_ifconv:74  %rbegin_i249_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([58 x i8]* @p_str2) nounwind

ST_1: rend_i250_i_i [1/1] 0.00ns
._crit_edge.i.i_ifconv:75  %rend_i250_i_i = call i32 (...)* @_ssdm_op_SpecRegionEnd([58 x i8]* @p_str2, i32 %rbegin_i249_i_i) nounwind

ST_1: rbegin_i249_i_i_1 [1/1] 0.00ns
._crit_edge.i.i_ifconv:76  %rbegin_i249_i_i_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([58 x i8]* @p_str2) nounwind

ST_1: rend_i250_i_i_1 [1/1] 0.00ns
._crit_edge.i.i_ifconv:77  %rend_i250_i_i_1 = call i32 (...)* @_ssdm_op_SpecRegionEnd([58 x i8]* @p_str2, i32 %rbegin_i249_i_i_1) nounwind

ST_1: rbegin_i249_i_i_2 [1/1] 0.00ns
._crit_edge.i.i_ifconv:78  %rbegin_i249_i_i_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([58 x i8]* @p_str2) nounwind

ST_1: rend_i250_i_i_2 [1/1] 0.00ns
._crit_edge.i.i_ifconv:79  %rend_i250_i_i_2 = call i32 (...)* @_ssdm_op_SpecRegionEnd([58 x i8]* @p_str2, i32 %rbegin_i249_i_i_2) nounwind

ST_1: rbegin_i251_i_i [1/1] 0.00ns
._crit_edge.i.i_ifconv:80  %rbegin_i251_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([58 x i8]* @p_str4) nounwind

ST_1: rend_i252_i_i [1/1] 0.00ns
._crit_edge.i.i_ifconv:81  %rend_i252_i_i = call i32 (...)* @_ssdm_op_SpecRegionEnd([58 x i8]* @p_str4, i32 %rbegin_i251_i_i) nounwind

ST_1: rbegin_i251_i_i_1 [1/1] 0.00ns
._crit_edge.i.i_ifconv:82  %rbegin_i251_i_i_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([58 x i8]* @p_str4) nounwind

ST_1: rend_i252_i_i_1 [1/1] 0.00ns
._crit_edge.i.i_ifconv:83  %rend_i252_i_i_1 = call i32 (...)* @_ssdm_op_SpecRegionEnd([58 x i8]* @p_str4, i32 %rbegin_i251_i_i_1) nounwind

ST_1: rbegin_i251_i_i_2 [1/1] 0.00ns
._crit_edge.i.i_ifconv:84  %rbegin_i251_i_i_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([58 x i8]* @p_str4) nounwind

ST_1: rend_i252_i_i_2 [1/1] 0.00ns
._crit_edge.i.i_ifconv:85  %rend_i252_i_i_2 = call i32 (...)* @_ssdm_op_SpecRegionEnd([58 x i8]* @p_str4, i32 %rbegin_i251_i_i_2) nounwind

ST_1: heightloop [1/1] 1.84ns
._crit_edge.i.i_ifconv:86  %heightloop = add i13 %rows_cast, 5

ST_1: widthloop [1/1] 1.84ns
._crit_edge.i.i_ifconv:87  %widthloop = add i13 %cols_cast, 2

ST_1: tmp_7 [1/1] 1.84ns
._crit_edge.i.i_ifconv:88  %tmp_7 = add i13 %cols_cast, -3

ST_1: tmp [1/1] 0.00ns
._crit_edge.i.i_ifconv:89  %tmp = trunc i12 %p_src_cols_V_read_1 to i2

ST_1: p_neg218_i_i_cast [1/1] 1.37ns
._crit_edge.i.i_ifconv:90  %p_neg218_i_i_cast = xor i2 %tmp, -1

ST_1: ref [1/1] 1.84ns
._crit_edge.i.i_ifconv:91  %ref = add i13 %rows_cast, -1

ST_1: tmp_2_i [1/1] 1.84ns
._crit_edge.i.i_ifconv:92  %tmp_2_i = add i13 %cols_cast, -1

ST_1: tmp_11 [1/1] 0.00ns
._crit_edge.i.i_ifconv:93  %tmp_11 = trunc i13 %ref to i2

ST_1: len_cast1_i7 [1/1] 0.00ns
._crit_edge.i.i_ifconv:94  %len_cast1_i7 = zext i12 %p_src_rows_V_read_1 to i14

ST_1: stg_102 [1/1] 1.39ns
._crit_edge.i.i_ifconv:95  br label %0


 <State 2>: 8.92ns
ST_2: p_012_0_i_i [1/1] 0.00ns
:0  %p_012_0_i_i = phi i12 [ 0, %._crit_edge.i.i_ifconv ], [ %i_V, %9 ]

ST_2: tmp_8_cast [1/1] 0.00ns
:1  %tmp_8_cast = zext i12 %p_012_0_i_i to i13

ST_2: tmp_9 [1/1] 2.18ns
:2  %tmp_9 = icmp ult i13 %tmp_8_cast, %heightloop

ST_2: stg_106 [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 1080, i64 0)

ST_2: i_V [1/1] 1.84ns
:4  %i_V = add i12 %p_012_0_i_i, 1

ST_2: stg_108 [1/1] 0.00ns
:5  br i1 %tmp_9, label %1, label %"morp_opr<erode_kernel,BORDER_REPLICATE,32,32,1080,1920>.exit"

ST_2: stg_109 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str1819) nounwind

ST_2: tmp_5 [1/1] 0.00ns
:1  %tmp_5 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str1819)

ST_2: tmp_s [1/1] 2.14ns
:2  %tmp_s = icmp ugt i12 %p_012_0_i_i, 4

ST_2: ImagLoc_y [1/1] 1.84ns
:3  %ImagLoc_y = add i13 %tmp_8_cast, -4

ST_2: tmp_2 [1/1] 2.18ns
:4  %tmp_2 = icmp slt i13 %ImagLoc_y, -1

ST_2: tmp_12 [1/1] 0.00ns
:5  %tmp_12 = call i12 @_ssdm_op_PartSelect.i12.i13.i32.i32(i13 %ImagLoc_y, i32 1, i32 12)

ST_2: icmp [1/1] 2.14ns
:6  %icmp = icmp sgt i12 %tmp_12, 0

ST_2: tmp_34_2 [1/1] 2.18ns
:7  %tmp_34_2 = icmp slt i13 %ImagLoc_y, %ref

ST_2: or_cond_2 [1/1] 1.37ns
:8  %or_cond_2 = and i1 %icmp, %tmp_34_2

ST_2: tmp_13 [1/1] 0.00ns
:9  %tmp_13 = call i1 @_ssdm_op_BitSelect.i1.i13.i32(i13 %ImagLoc_y, i32 12)

ST_2: rev [1/1] 1.37ns
:10  %rev = xor i1 %tmp_13, true

ST_2: p_i_i_2_cast_cast [1/1] 1.37ns
:11  %p_i_i_2_cast_cast = select i1 %tmp_34_2, i2 -2, i2 %tmp_11

ST_2: tmp_i7 [1/1] 2.18ns
:12  %tmp_i7 = icmp ult i13 %ImagLoc_y, %rows_cast

ST_2: or_cond_i7 [1/1] 1.37ns
:13  %or_cond_i7 = and i1 %tmp_i7, %rev

ST_2: tmp_14 [1/1] 0.00ns
:14  %tmp_14 = call i1 @_ssdm_op_BitSelect.i1.i13.i32(i13 %ImagLoc_y, i32 12)

ST_2: p_assign_7 [1/1] 1.37ns
:15  %p_assign_7 = select i1 %tmp_14, i13 0, i13 %ref

ST_2: p_assign_1_i7 [1/1] 1.37ns
:16  %p_assign_1_i7 = select i1 %or_cond_i7, i13 %ImagLoc_y, i13 %p_assign_7

ST_2: tmp_16 [1/1] 0.00ns
:17  %tmp_16 = trunc i13 %p_assign_1_i7 to i2

ST_2: locy_2 [1/1] 0.80ns
:18  %locy_2 = sub i2 %p_i_i_2_cast_cast, %tmp_16

ST_2: sel_tmp [1/1] 1.36ns
:19  %sel_tmp = icmp eq i2 %p_i_i_2_cast_cast, %tmp_16

ST_2: sel_tmp2 [1/1] 1.36ns
:20  %sel_tmp2 = icmp eq i2 %locy_2, 1

ST_2: y_1_2 [1/1] 1.84ns
:21  %y_1_2 = add i13 %tmp_8_cast, -5

ST_2: tmp_19 [1/1] 0.00ns
:22  %tmp_19 = call i1 @_ssdm_op_BitSelect.i1.i13.i32(i13 %y_1_2, i32 12)

ST_2: rev1 [1/1] 1.37ns
:23  %rev1 = xor i1 %tmp_19, true

ST_2: p_cast3_i8 [1/1] 0.00ns
:24  %p_cast3_i8 = sext i13 %y_1_2 to i14

ST_2: tmp_i8 [1/1] 2.18ns
:25  %tmp_i8 = icmp slt i14 %p_cast3_i8, %len_cast1_i7

ST_2: or_cond_i8 [1/1] 1.37ns
:26  %or_cond_i8 = and i1 %tmp_i8, %rev1

ST_2: tmp_20 [1/1] 0.00ns
:27  %tmp_20 = call i1 @_ssdm_op_BitSelect.i1.i13.i32(i13 %y_1_2, i32 12)

ST_2: p_assign_8 [1/1] 1.37ns
:28  %p_assign_8 = select i1 %tmp_20, i13 0, i13 %ref

ST_2: p_assign_1_i8 [1/1] 1.37ns
:29  %p_assign_1_i8 = select i1 %or_cond_i8, i13 %y_1_2, i13 %p_assign_8

ST_2: tmp_21 [1/1] 0.00ns
:30  %tmp_21 = trunc i13 %p_assign_1_i8 to i2

ST_2: locy_2_1 [1/1] 0.80ns
:31  %locy_2_1 = sub i2 %p_i_i_2_cast_cast, %tmp_21

ST_2: sel_tmp3 [1/1] 1.36ns
:32  %sel_tmp3 = icmp eq i2 %p_i_i_2_cast_cast, %tmp_21

ST_2: sel_tmp4 [1/1] 1.36ns
:33  %sel_tmp4 = icmp eq i2 %locy_2_1, 1

ST_2: y_1_2_1 [1/1] 1.84ns
:34  %y_1_2_1 = add i13 %tmp_8_cast, -6

ST_2: tmp_22 [1/1] 0.00ns
:35  %tmp_22 = call i1 @_ssdm_op_BitSelect.i1.i13.i32(i13 %y_1_2_1, i32 12)

ST_2: rev2 [1/1] 1.37ns
:36  %rev2 = xor i1 %tmp_22, true

ST_2: p_cast3_i9 [1/1] 0.00ns
:37  %p_cast3_i9 = sext i13 %y_1_2_1 to i14

ST_2: tmp_i9 [1/1] 2.18ns
:38  %tmp_i9 = icmp slt i14 %p_cast3_i9, %len_cast1_i7

ST_2: or_cond_i9 [1/1] 1.37ns
:39  %or_cond_i9 = and i1 %tmp_i9, %rev2

ST_2: tmp_23 [1/1] 0.00ns
:40  %tmp_23 = call i1 @_ssdm_op_BitSelect.i1.i13.i32(i13 %y_1_2_1, i32 12)

ST_2: p_assign_9 [1/1] 1.37ns
:41  %p_assign_9 = select i1 %tmp_23, i13 0, i13 %ref

ST_2: p_assign_1_i9 [1/1] 1.37ns
:42  %p_assign_1_i9 = select i1 %or_cond_i9, i13 %y_1_2_1, i13 %p_assign_9

ST_2: tmp_24 [1/1] 0.00ns
:43  %tmp_24 = trunc i13 %p_assign_1_i9 to i2

ST_2: locy_2_2 [1/1] 0.80ns
:44  %locy_2_2 = sub i2 %p_i_i_2_cast_cast, %tmp_24

ST_2: stg_154 [1/1] 1.39ns
:45  br label %2

ST_2: stg_155 [1/1] 0.00ns
morp_opr<erode_kernel,BORDER_REPLICATE,32,32,1080,1920>.exit:0  ret void


 <State 3>: 9.15ns
ST_3: p_025_0_i_i [1/1] 0.00ns
:0  %p_025_0_i_i = phi i12 [ 0, %1 ], [ %j_V, %.loopexit._crit_edge.i.i.2 ]

ST_3: tmp_10_cast [1/1] 0.00ns
:28  %tmp_10_cast = zext i12 %p_025_0_i_i to i13

ST_3: tmp_6 [1/1] 2.18ns
:29  %tmp_6 = icmp ult i13 %tmp_10_cast, %widthloop

ST_3: j_V [1/1] 1.84ns
:31  %j_V = add i12 %p_025_0_i_i, 1

ST_3: stg_160 [1/1] 0.00ns
:32  br i1 %tmp_6, label %.preheader226.i.i.preheader.0.0, label %9

ST_3: tmp_25 [1/1] 0.00ns
.preheader226.i.i.preheader.0.0:3  %tmp_25 = call i11 @_ssdm_op_PartSelect.i11.i12.i32.i32(i12 %p_025_0_i_i, i32 1, i32 11)

ST_3: icmp1 [1/1] 2.11ns
.preheader226.i.i.preheader.0.0:4  %icmp1 = icmp ne i11 %tmp_25, 0

ST_3: or_cond217_i_i [1/1] 1.37ns
.preheader226.i.i.preheader.0.0:5  %or_cond217_i_i = and i1 %tmp_s, %icmp1

ST_3: ImagLoc_x [1/1] 1.84ns
.preheader226.i.i.preheader.0.0:6  %ImagLoc_x = add i13 %tmp_10_cast, -1

ST_3: ImagLoc_x_cast [1/1] 0.00ns
.preheader226.i.i.preheader.0.0:7  %ImagLoc_x_cast = sext i13 %ImagLoc_x to i14

ST_3: tmp_26 [1/1] 0.00ns
.preheader226.i.i.preheader.0.0:8  %tmp_26 = trunc i13 %ImagLoc_x to i2

ST_3: tmp_27 [1/1] 0.00ns
.preheader226.i.i.preheader.0.0:9  %tmp_27 = call i1 @_ssdm_op_BitSelect.i1.i13.i32(i13 %ImagLoc_x, i32 12)

ST_3: rev3 [1/1] 1.37ns
.preheader226.i.i.preheader.0.0:10  %rev3 = xor i1 %tmp_27, true

ST_3: tmp_i [1/1] 2.18ns
.preheader226.i.i.preheader.0.0:11  %tmp_i = icmp slt i14 %ImagLoc_x_cast, %cols_cast1

ST_3: or_cond_i [1/1] 1.37ns
.preheader226.i.i.preheader.0.0:12  %or_cond_i = and i1 %tmp_i, %rev3

ST_3: tmp_28 [1/1] 0.00ns
.preheader226.i.i.preheader.0.0:13  %tmp_28 = call i1 @_ssdm_op_BitSelect.i1.i13.i32(i13 %ImagLoc_x, i32 12)

ST_3: p_assign [1/1] 1.37ns
.preheader226.i.i.preheader.0.0:14  %p_assign = select i1 %tmp_28, i13 0, i13 %tmp_2_i

ST_3: p_assign_1_i [1/1] 1.37ns
.preheader226.i.i.preheader.0.0:15  %p_assign_1_i = select i1 %or_cond_i, i13 %ImagLoc_x, i13 %p_assign

ST_3: tmp_29 [1/1] 0.00ns
.preheader226.i.i.preheader.0.0:16  %tmp_29 = trunc i13 %p_assign_1_i to i2

ST_3: tmp_4 [1/1] 0.00ns
.preheader226.i.i.preheader.0.0:17  %tmp_4 = zext i13 %p_assign_1_i to i64

ST_3: k_buf_0_val_0_addr [1/1] 0.00ns
.preheader226.i.i.preheader.0.0:18  %k_buf_0_val_0_addr = getelementptr [1920 x i8]* %k_buf_0_val_0, i64 0, i64 %tmp_4

ST_3: right_border_buf_0_val_2_0 [2/2] 2.39ns
.preheader226.i.i.preheader.0.0:19  %right_border_buf_0_val_2_0 = load i8* %k_buf_0_val_0_addr, align 1

ST_3: k_buf_0_val_1_addr [1/1] 0.00ns
.preheader226.i.i.preheader.0.0:21  %k_buf_0_val_1_addr = getelementptr [1920 x i8]* %k_buf_0_val_1, i64 0, i64 %tmp_4

ST_3: right_border_buf_0_val_1_0 [2/2] 2.39ns
.preheader226.i.i.preheader.0.0:22  %right_border_buf_0_val_1_0 = load i8* %k_buf_0_val_1_addr, align 1

ST_3: k_buf_0_val_2_addr [1/1] 0.00ns
.preheader226.i.i.preheader.0.0:23  %k_buf_0_val_2_addr = getelementptr [1920 x i8]* %k_buf_0_val_2, i64 0, i64 %tmp_4

ST_3: src_kernel_win_0_val_2_0 [2/2] 2.39ns
.preheader226.i.i.preheader.0.0:24  %src_kernel_win_0_val_2_0 = load i8* %k_buf_0_val_2_addr, align 1

ST_3: brmerge [1/1] 1.37ns
.preheader226.i.i.preheader.0.0:25  %brmerge = or i1 %tmp_2, %or_cond_2

ST_3: stg_183 [1/1] 0.00ns
.preheader226.i.i.preheader.0.0:26  br i1 %brmerge, label %._crit_edge.i3.i.0, label %._crit_edge233.i.i.0

ST_3: stg_184 [1/1] 0.00ns
._crit_edge233.i.i.0:0  br i1 %tmp_13, label %.loopexit.i.i.0, label %._crit_edge241.i.i.0.0

ST_3: stg_185 [1/1] 1.62ns
._crit_edge241.i.i.0.0:4  switch i2 %locy_2_2, label %branch8 [
    i2 0, label %branch6
    i2 1, label %.loopexit.i.i.0.pre245
  ]

ST_3: stg_186 [1/1] 0.00ns
._crit_edge.i3.i.0:0  br i1 %or_cond_i, label %3, label %._crit_edge236.i.i.0

ST_3: stg_187 [1/1] 0.00ns
._crit_edge236.i.i.0:0  br i1 %tmp_28, label %.loopexit.i.i.0.pre, label %4

ST_3: stg_188 [1/1] 0.00ns
:0  br i1 %tmp_i, label %.loopexit.i.i.0, label %.preheader.i.i.0

ST_3: tmp_1 [1/1] 2.18ns
:0  %tmp_1 = icmp slt i13 %ImagLoc_x, %tmp_7

ST_3: stg_190 [1/1] 1.30ns
:1  br i1 %tmp_1, label %._crit_edge238.i.i.preheader.0, label %"operator().exit289.i.i.0"

ST_3: col_assign [1/1] 0.80ns
operator().exit289.i.i.0:0  %col_assign = add i2 %tmp_26, %p_neg218_i_i_cast

ST_3: stg_192 [1/1] 1.62ns
operator().exit289.i.i.0:1  switch i2 %col_assign, label %branch32 [
    i2 0, label %branch30
    i2 1, label %branch31
  ]

ST_3: stg_193 [1/1] 1.30ns
branch31:1  br label %._crit_edge238.i.i.preheader.0

ST_3: stg_194 [1/1] 1.30ns
branch30:1  br label %._crit_edge238.i.i.preheader.0

ST_3: stg_195 [1/1] 1.30ns
branch32:1  br label %._crit_edge238.i.i.preheader.0

ST_3: stg_196 [1/1] 0.00ns
.loopexit.i.i.0:0  br i1 %or_cond217_i_i, label %.preheader.0, label %.loopexit._crit_edge.i.i.0

ST_3: k_buf_1_val_0_addr [1/1] 0.00ns
.loopexit._crit_edge.i.i.0:0  %k_buf_1_val_0_addr = getelementptr [1920 x i8]* %k_buf_1_val_0, i64 0, i64 %tmp_4

ST_3: right_border_buf_1_val_2_0 [2/2] 2.39ns
.loopexit._crit_edge.i.i.0:1  %right_border_buf_1_val_2_0 = load i8* %k_buf_1_val_0_addr, align 1

ST_3: k_buf_1_val_1_addr [1/1] 0.00ns
.loopexit._crit_edge.i.i.0:3  %k_buf_1_val_1_addr = getelementptr [1920 x i8]* %k_buf_1_val_1, i64 0, i64 %tmp_4

ST_3: right_border_buf_1_val_1_0 [2/2] 2.39ns
.loopexit._crit_edge.i.i.0:4  %right_border_buf_1_val_1_0 = load i8* %k_buf_1_val_1_addr, align 1

ST_3: k_buf_1_val_2_addr [1/1] 0.00ns
.loopexit._crit_edge.i.i.0:5  %k_buf_1_val_2_addr = getelementptr [1920 x i8]* %k_buf_1_val_2, i64 0, i64 %tmp_4

ST_3: src_kernel_win_1_val_2_0 [2/2] 2.39ns
.loopexit._crit_edge.i.i.0:6  %src_kernel_win_1_val_2_0 = load i8* %k_buf_1_val_2_addr, align 1

ST_3: stg_203 [1/1] 0.00ns
.loopexit._crit_edge.i.i.0:7  br i1 %brmerge, label %._crit_edge.i3.i.1, label %._crit_edge233.i.i.1

ST_3: stg_204 [1/1] 0.00ns
._crit_edge233.i.i.1:0  br i1 %tmp_13, label %.loopexit.i.i.1, label %._crit_edge241.i.i.1.0

ST_3: stg_205 [1/1] 1.62ns
._crit_edge241.i.i.1.0:4  switch i2 %locy_2_2, label %branch17 [
    i2 0, label %branch15
    i2 1, label %.loopexit.i.i.1.pre241
  ]

ST_3: stg_206 [1/1] 0.00ns
._crit_edge.i3.i.1:0  br i1 %or_cond_i, label %5, label %._crit_edge236.i.i.1

ST_3: stg_207 [1/1] 0.00ns
._crit_edge236.i.i.1:0  br i1 %tmp_28, label %.loopexit.i.i.1.pre, label %6

ST_3: stg_208 [1/1] 0.00ns
:0  br i1 %tmp_i, label %.loopexit.i.i.1, label %.preheader.i.i.1

ST_3: tmp_42_1 [1/1] 2.18ns
:0  %tmp_42_1 = icmp slt i13 %ImagLoc_x, %tmp_7

ST_3: stg_210 [1/1] 1.30ns
:1  br i1 %tmp_42_1, label %._crit_edge238.i.i.preheader.1, label %"operator().exit289.i.i.1"

ST_3: col_assign_1 [1/1] 0.80ns
operator().exit289.i.i.1:0  %col_assign_1 = add i2 %tmp_26, %p_neg218_i_i_cast

ST_3: stg_212 [1/1] 1.62ns
operator().exit289.i.i.1:1  switch i2 %col_assign_1, label %branch50 [
    i2 0, label %branch48
    i2 1, label %branch49
  ]

ST_3: stg_213 [1/1] 1.30ns
branch49:1  br label %._crit_edge238.i.i.preheader.1

ST_3: stg_214 [1/1] 1.30ns
branch48:1  br label %._crit_edge238.i.i.preheader.1

ST_3: stg_215 [1/1] 1.30ns
branch50:1  br label %._crit_edge238.i.i.preheader.1

ST_3: stg_216 [1/1] 0.00ns
.loopexit.i.i.1:0  br i1 %or_cond217_i_i, label %.preheader.1, label %.loopexit._crit_edge.i.i.1

ST_3: k_buf_2_val_0_addr [1/1] 0.00ns
.loopexit._crit_edge.i.i.1:0  %k_buf_2_val_0_addr = getelementptr [1920 x i8]* %k_buf_2_val_0, i64 0, i64 %tmp_4

ST_3: right_border_buf_2_val_2_0 [2/2] 2.39ns
.loopexit._crit_edge.i.i.1:1  %right_border_buf_2_val_2_0 = load i8* %k_buf_2_val_0_addr, align 1

ST_3: k_buf_2_val_1_addr [1/1] 0.00ns
.loopexit._crit_edge.i.i.1:3  %k_buf_2_val_1_addr = getelementptr [1920 x i8]* %k_buf_2_val_1, i64 0, i64 %tmp_4

ST_3: right_border_buf_2_val_1_0 [2/2] 2.39ns
.loopexit._crit_edge.i.i.1:4  %right_border_buf_2_val_1_0 = load i8* %k_buf_2_val_1_addr, align 1

ST_3: k_buf_2_val_2_addr [1/1] 0.00ns
.loopexit._crit_edge.i.i.1:5  %k_buf_2_val_2_addr = getelementptr [1920 x i8]* %k_buf_2_val_2, i64 0, i64 %tmp_4

ST_3: src_kernel_win_2_val_2_0 [2/2] 2.39ns
.loopexit._crit_edge.i.i.1:6  %src_kernel_win_2_val_2_0 = load i8* %k_buf_2_val_2_addr, align 1

ST_3: stg_223 [1/1] 0.00ns
.loopexit._crit_edge.i.i.1:7  br i1 %brmerge, label %._crit_edge.i3.i.2, label %._crit_edge233.i.i.2

ST_3: stg_224 [1/1] 0.00ns
._crit_edge233.i.i.2:0  br i1 %tmp_13, label %.loopexit.i.i.2, label %._crit_edge241.i.i.2.0

ST_3: stg_225 [1/1] 1.62ns
._crit_edge241.i.i.2.0:4  switch i2 %locy_2_2, label %branch26 [
    i2 0, label %branch24
    i2 1, label %.loopexit.i.i.2.pre237
  ]

ST_3: stg_226 [1/1] 0.00ns
._crit_edge.i3.i.2:0  br i1 %or_cond_i, label %7, label %._crit_edge236.i.i.2

ST_3: stg_227 [1/1] 0.00ns
._crit_edge236.i.i.2:0  br i1 %tmp_28, label %.loopexit.i.i.2.pre, label %8

ST_3: stg_228 [1/1] 0.00ns
:0  br i1 %tmp_i, label %.loopexit.i.i.2, label %.preheader.i.i.2

ST_3: tmp_42_2 [1/1] 2.18ns
:0  %tmp_42_2 = icmp slt i13 %ImagLoc_x, %tmp_7

ST_3: stg_230 [1/1] 1.30ns
:1  br i1 %tmp_42_2, label %._crit_edge238.i.i.preheader.2, label %"operator().exit289.i.i.2"

ST_3: col_assign_s [1/1] 0.80ns
operator().exit289.i.i.2:0  %col_assign_s = add i2 %tmp_26, %p_neg218_i_i_cast

ST_3: stg_232 [1/1] 1.62ns
operator().exit289.i.i.2:1  switch i2 %col_assign_s, label %branch68 [
    i2 0, label %branch66
    i2 1, label %branch67
  ]

ST_3: stg_233 [1/1] 1.30ns
branch67:1  br label %._crit_edge238.i.i.preheader.2

ST_3: stg_234 [1/1] 1.30ns
branch66:1  br label %._crit_edge238.i.i.preheader.2

ST_3: stg_235 [1/1] 1.30ns
branch68:1  br label %._crit_edge238.i.i.preheader.2

ST_3: stg_236 [1/1] 0.00ns
.loopexit.i.i.2:0  br i1 %or_cond217_i_i, label %.preheader.2, label %.loopexit._crit_edge.i.i.2


 <State 4>: 6.63ns
ST_4: src_kernel_win_0_val_0_1_6 [1/1] 0.00ns
:1  %src_kernel_win_0_val_0_1_6 = load i8* %src_kernel_win_0_val_0_1, align 1

ST_4: col_buf_2_val_0_0_1_load [1/1] 0.00ns
:2  %col_buf_2_val_0_0_1_load = load i8* %col_buf_2_val_0_0_1, align 1

ST_4: src_kernel_win_0_val_2_1_9 [1/1] 0.00ns
:3  %src_kernel_win_0_val_2_1_9 = load i8* %src_kernel_win_0_val_2_1, align 1

ST_4: src_kernel_win_0_val_1_1_6 [1/1] 0.00ns
:4  %src_kernel_win_0_val_1_1_6 = load i8* %src_kernel_win_0_val_1_1, align 1

ST_4: col_buf_2_val_0_0_2_load [1/1] 0.00ns
:5  %col_buf_2_val_0_0_2_load = load i8* %col_buf_2_val_0_0_2, align 1

ST_4: col_buf_2_val_0_0_3_load [1/1] 0.00ns
:6  %col_buf_2_val_0_0_3_load = load i8* %col_buf_2_val_0_0_3, align 1

ST_4: src_kernel_win_1_val_0_1_6 [1/1] 0.00ns
:7  %src_kernel_win_1_val_0_1_6 = load i8* %src_kernel_win_1_val_0_1, align 1

ST_4: right_border_buf_2_val_1_2_load [1/1] 0.00ns
:8  %right_border_buf_2_val_1_2_load = load i8* %right_border_buf_2_val_1_2, align 1

ST_4: src_kernel_win_1_val_2_1_9 [1/1] 0.00ns
:9  %src_kernel_win_1_val_2_1_9 = load i8* %src_kernel_win_1_val_2_1, align 1

ST_4: src_kernel_win_1_val_1_1_6 [1/1] 0.00ns
:10  %src_kernel_win_1_val_1_1_6 = load i8* %src_kernel_win_1_val_1_1, align 1

ST_4: right_border_buf_2_val_1_2_1_load [1/1] 0.00ns
:11  %right_border_buf_2_val_1_2_1_load = load i8* %right_border_buf_2_val_1_2_1, align 1

ST_4: right_border_buf_2_val_1_2_2_load [1/1] 0.00ns
:12  %right_border_buf_2_val_1_2_2_load = load i8* %right_border_buf_2_val_1_2_2, align 1

ST_4: src_kernel_win_2_val_0_1_6 [1/1] 0.00ns
:13  %src_kernel_win_2_val_0_1_6 = load i8* %src_kernel_win_2_val_0_1, align 1

ST_4: col_buf_1_val_0_0_1_load [1/1] 0.00ns
:14  %col_buf_1_val_0_0_1_load = load i8* %col_buf_1_val_0_0_1, align 1

ST_4: src_kernel_win_2_val_2_1_9 [1/1] 0.00ns
:15  %src_kernel_win_2_val_2_1_9 = load i8* %src_kernel_win_2_val_2_1, align 1

ST_4: src_kernel_win_2_val_1_1_6 [1/1] 0.00ns
:16  %src_kernel_win_2_val_1_1_6 = load i8* %src_kernel_win_2_val_1_1, align 1

ST_4: col_buf_1_val_0_0_2_load [1/1] 0.00ns
:17  %col_buf_1_val_0_0_2_load = load i8* %col_buf_1_val_0_0_2, align 1

ST_4: col_buf_1_val_0_0_3_load [1/1] 0.00ns
:18  %col_buf_1_val_0_0_3_load = load i8* %col_buf_1_val_0_0_3, align 1

ST_4: right_border_buf_0_val_1_2_load [1/1] 0.00ns
:19  %right_border_buf_0_val_1_2_load = load i8* %right_border_buf_0_val_1_2, align 1

ST_4: right_border_buf_0_val_1_2_1_load [1/1] 0.00ns
:20  %right_border_buf_0_val_1_2_1_load = load i8* %right_border_buf_0_val_1_2_1, align 1

ST_4: right_border_buf_0_val_1_2_2_load [1/1] 0.00ns
:21  %right_border_buf_0_val_1_2_2_load = load i8* %right_border_buf_0_val_1_2_2, align 1

ST_4: col_buf_0_val_0_0_1_load [1/1] 0.00ns
:22  %col_buf_0_val_0_0_1_load = load i8* %col_buf_0_val_0_0_1, align 1

ST_4: col_buf_0_val_0_0_2_load [1/1] 0.00ns
:23  %col_buf_0_val_0_0_2_load = load i8* %col_buf_0_val_0_0_2, align 1

ST_4: col_buf_0_val_0_0_3_load [1/1] 0.00ns
:24  %col_buf_0_val_0_0_3_load = load i8* %col_buf_0_val_0_0_3, align 1

ST_4: right_border_buf_1_val_1_2_load [1/1] 0.00ns
:25  %right_border_buf_1_val_1_2_load = load i8* %right_border_buf_1_val_1_2, align 1

ST_4: right_border_buf_1_val_1_2_1_load [1/1] 0.00ns
:26  %right_border_buf_1_val_1_2_1_load = load i8* %right_border_buf_1_val_1_2_1, align 1

ST_4: right_border_buf_1_val_1_2_2_load [1/1] 0.00ns
:27  %right_border_buf_1_val_1_2_2_load = load i8* %right_border_buf_1_val_1_2_2, align 1

ST_4: stg_264 [1/1] 0.00ns
:30  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 1920, i64 0)

ST_4: stg_265 [1/1] 0.00ns
.preheader226.i.i.preheader.0.0:0  call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str1820) nounwind

ST_4: tmp_8 [1/1] 0.00ns
.preheader226.i.i.preheader.0.0:1  %tmp_8 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str1820)

ST_4: stg_267 [1/1] 0.00ns
.preheader226.i.i.preheader.0.0:2  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, [1 x i8]* @p_str1808) nounwind

ST_4: right_border_buf_0_val_2_0 [1/2] 2.39ns
.preheader226.i.i.preheader.0.0:19  %right_border_buf_0_val_2_0 = load i8* %k_buf_0_val_0_addr, align 1

ST_4: stg_269 [1/1] 0.00ns
.preheader226.i.i.preheader.0.0:20  store i8 %right_border_buf_0_val_2_0, i8* %col_buf_0_val_0_0, align 1

ST_4: right_border_buf_0_val_1_0 [1/2] 2.39ns
.preheader226.i.i.preheader.0.0:22  %right_border_buf_0_val_1_0 = load i8* %k_buf_0_val_1_addr, align 1

ST_4: src_kernel_win_0_val_2_0 [1/2] 2.39ns
.preheader226.i.i.preheader.0.0:24  %src_kernel_win_0_val_2_0 = load i8* %k_buf_0_val_2_addr, align 1

ST_4: sel_tmp1 [1/1] 1.37ns
._crit_edge241.i.i.0.0:0  %sel_tmp1 = select i1 %sel_tmp, i8 %right_border_buf_0_val_2_0, i8 %src_kernel_win_0_val_2_0

ST_4: src_kernel_win_0_val_0_1_3 [1/1] 1.37ns
._crit_edge241.i.i.0.0:1  %src_kernel_win_0_val_0_1_3 = select i1 %sel_tmp2, i8 %right_border_buf_0_val_1_0, i8 %sel_tmp1

ST_4: sel_tmp5 [1/1] 1.37ns
._crit_edge241.i.i.0.0:2  %sel_tmp5 = select i1 %sel_tmp3, i8 %right_border_buf_0_val_2_0, i8 %src_kernel_win_0_val_2_0

ST_4: src_kernel_win_0_val_1_1_3 [1/1] 1.37ns
._crit_edge241.i.i.0.0:3  %src_kernel_win_0_val_1_1_3 = select i1 %sel_tmp4, i8 %right_border_buf_0_val_1_0, i8 %sel_tmp5

ST_4: stg_276 [1/1] 1.50ns
.loopexit.i.i.0.pre245:0  store i8 %src_kernel_win_0_val_1_1_3, i8* %src_kernel_win_0_val_1_1, align 1

ST_4: stg_277 [1/1] 1.79ns
.loopexit.i.i.0.pre245:1  store i8 %right_border_buf_0_val_1_0, i8* %src_kernel_win_0_val_2_1, align 1

ST_4: stg_278 [1/1] 1.50ns
.loopexit.i.i.0.pre245:2  store i8 %src_kernel_win_0_val_0_1_3, i8* %src_kernel_win_0_val_0_1, align 1

ST_4: stg_279 [1/1] 0.00ns
.loopexit.i.i.0.pre245:3  br label %.loopexit.i.i.0

ST_4: stg_280 [1/1] 1.50ns
branch6:0  store i8 %src_kernel_win_0_val_1_1_3, i8* %src_kernel_win_0_val_1_1, align 1

ST_4: stg_281 [1/1] 1.79ns
branch6:1  store i8 %right_border_buf_0_val_2_0, i8* %src_kernel_win_0_val_2_1, align 1

ST_4: stg_282 [1/1] 1.50ns
branch6:2  store i8 %src_kernel_win_0_val_0_1_3, i8* %src_kernel_win_0_val_0_1, align 1

ST_4: stg_283 [1/1] 0.00ns
branch6:3  br label %.loopexit.i.i.0

ST_4: stg_284 [1/1] 1.50ns
branch8:0  store i8 %src_kernel_win_0_val_1_1_3, i8* %src_kernel_win_0_val_1_1, align 1

ST_4: stg_285 [1/1] 1.79ns
branch8:1  store i8 %src_kernel_win_0_val_2_0, i8* %src_kernel_win_0_val_2_1, align 1

ST_4: stg_286 [1/1] 1.50ns
branch8:2  store i8 %src_kernel_win_0_val_0_1_3, i8* %src_kernel_win_0_val_0_1, align 1

ST_4: stg_287 [1/1] 0.00ns
branch8:3  br label %.loopexit.i.i.0

ST_4: col_assign_3 [1/1] 0.80ns
.preheader.i.i.0:0  %col_assign_3 = add i2 %tmp_29, %p_neg218_i_i_cast

ST_4: stg_289 [1/1] 1.62ns
.preheader.i.i.0:1  switch i2 %col_assign_3, label %branch41 [
    i2 0, label %._crit_edge239.i.i.0.0
    i2 1, label %branch40
  ]

ST_4: stg_290 [1/1] 1.50ns
branch40:0  br label %._crit_edge239.i.i.0.0

ST_4: stg_291 [1/1] 1.50ns
branch41:0  br label %._crit_edge239.i.i.0.0

ST_4: src_kernel_win_0_val_0_0 [1/1] 0.00ns
._crit_edge239.i.i.0.0:0  %src_kernel_win_0_val_0_0 = phi i8 [ %col_buf_0_val_0_0_3_load, %branch41 ], [ %col_buf_0_val_0_0_2_load, %branch40 ], [ %col_buf_0_val_0_0_1_load, %.preheader.i.i.0 ]

ST_4: stg_293 [1/1] 1.62ns
._crit_edge239.i.i.0.0:1  switch i2 %col_assign_3, label %branch35 [
    i2 0, label %._crit_edge239.i.i.0.1
    i2 1, label %branch34
  ]

ST_4: stg_294 [1/1] 1.50ns
branch34:0  br label %._crit_edge239.i.i.0.1

ST_4: stg_295 [1/1] 1.50ns
branch35:0  br label %._crit_edge239.i.i.0.1

ST_4: src_kernel_win_0_val_1_0 [1/1] 0.00ns
._crit_edge239.i.i.0.1:0  %src_kernel_win_0_val_1_0 = phi i8 [ %right_border_buf_0_val_1_2_1_load, %branch34 ], [ %right_border_buf_0_val_1_2_2_load, %branch35 ], [ %right_border_buf_0_val_1_2_load, %._crit_edge239.i.i.0.0 ]

ST_4: stg_297 [1/1] 1.62ns
._crit_edge239.i.i.0.1:1  switch i2 %col_assign_3, label %branch29 [
    i2 0, label %branch27
    i2 1, label %branch28
  ]

ST_4: src_kernel_win_0_val_2_1_7 [1/1] 0.00ns
branch28:0  %src_kernel_win_0_val_2_1_7 = load i8* %right_border_buf_0_val_0_1, align 1

ST_4: stg_299 [1/1] 1.50ns
branch28:1  store i8 %src_kernel_win_0_val_1_0, i8* %src_kernel_win_0_val_1_1, align 1

ST_4: stg_300 [1/1] 1.79ns
branch28:2  store i8 %src_kernel_win_0_val_2_1_7, i8* %src_kernel_win_0_val_2_1, align 1

ST_4: stg_301 [1/1] 1.50ns
branch28:3  store i8 %src_kernel_win_0_val_0_0, i8* %src_kernel_win_0_val_0_1, align 1

ST_4: stg_302 [1/1] 0.00ns
branch28:4  br label %.loopexit.i.i.0

ST_4: src_kernel_win_0_val_2_1_6 [1/1] 0.00ns
branch27:0  %src_kernel_win_0_val_2_1_6 = load i8* %right_border_buf_0_val_0_0, align 1

ST_4: stg_304 [1/1] 1.50ns
branch27:1  store i8 %src_kernel_win_0_val_1_0, i8* %src_kernel_win_0_val_1_1, align 1

ST_4: stg_305 [1/1] 1.79ns
branch27:2  store i8 %src_kernel_win_0_val_2_1_6, i8* %src_kernel_win_0_val_2_1, align 1

ST_4: stg_306 [1/1] 1.50ns
branch27:3  store i8 %src_kernel_win_0_val_0_0, i8* %src_kernel_win_0_val_0_1, align 1

ST_4: stg_307 [1/1] 0.00ns
branch27:4  br label %.loopexit.i.i.0

ST_4: src_kernel_win_0_val_2_1_5 [1/1] 0.00ns
branch29:0  %src_kernel_win_0_val_2_1_5 = load i8* %right_border_buf_0_val_0_2, align 1

ST_4: stg_309 [1/1] 1.50ns
branch29:1  store i8 %src_kernel_win_0_val_1_0, i8* %src_kernel_win_0_val_1_1, align 1

ST_4: stg_310 [1/1] 1.79ns
branch29:2  store i8 %src_kernel_win_0_val_2_1_5, i8* %src_kernel_win_0_val_2_1, align 1

ST_4: stg_311 [1/1] 1.50ns
branch29:3  store i8 %src_kernel_win_0_val_0_0, i8* %src_kernel_win_0_val_0_1, align 1

ST_4: stg_312 [1/1] 0.00ns
branch29:4  br label %.loopexit.i.i.0

ST_4: stg_313 [1/1] 1.50ns
.loopexit.i.i.0.pre:0  store i8 %right_border_buf_0_val_1_0, i8* %src_kernel_win_0_val_1_1, align 1

ST_4: stg_314 [1/1] 1.79ns
.loopexit.i.i.0.pre:1  store i8 %src_kernel_win_0_val_2_0, i8* %src_kernel_win_0_val_2_1, align 1

ST_4: stg_315 [1/1] 1.50ns
.loopexit.i.i.0.pre:2  store i8 %right_border_buf_0_val_2_0, i8* %src_kernel_win_0_val_0_1, align 1

ST_4: stg_316 [1/1] 0.00ns
.loopexit.i.i.0.pre:3  br label %.loopexit.i.i.0

ST_4: stg_317 [1/1] 0.00ns
branch31:0  store i8 %src_kernel_win_0_val_2_0, i8* %right_border_buf_0_val_0_1, align 1

ST_4: stg_318 [1/1] 0.00ns
branch30:0  store i8 %src_kernel_win_0_val_2_0, i8* %right_border_buf_0_val_0_0, align 1

ST_4: stg_319 [1/1] 0.00ns
branch32:0  store i8 %src_kernel_win_0_val_2_0, i8* %right_border_buf_0_val_0_2, align 1

ST_4: tmp_42_0_pr1 [1/1] 0.00ns
._crit_edge238.i.i.preheader.0:0  %tmp_42_0_pr1 = phi i1 [ true, %3 ], [ false, %branch32 ], [ false, %branch31 ], [ false, %branch30 ]

ST_4: stg_321 [1/1] 2.39ns
._crit_edge238.i.i.preheader.0:1  store i8 %right_border_buf_0_val_1_0, i8* %k_buf_0_val_2_addr, align 1

ST_4: stg_322 [1/1] 1.30ns
._crit_edge238.i.i.preheader.0:2  br i1 %tmp_42_0_pr1, label %._crit_edge238.i.i.0.1, label %"operator().exit287.i.i.0.0"

ST_4: col_assign_4 [1/1] 0.80ns
operator().exit287.i.i.0.0:0  %col_assign_4 = add i2 %tmp_26, %p_neg218_i_i_cast

ST_4: stg_324 [1/1] 1.62ns
operator().exit287.i.i.0.0:1  switch i2 %col_assign_4, label %branch38 [
    i2 0, label %._crit_edge238.i.i.0.1.pre
    i2 1, label %branch37
  ]

ST_4: stg_325 [1/1] 0.00ns
branch37:0  store i8 %right_border_buf_0_val_1_0, i8* %right_border_buf_0_val_1_2_1, align 1

ST_4: stg_326 [1/1] 1.30ns
branch37:1  br label %._crit_edge238.i.i.0.1

ST_4: stg_327 [1/1] 0.00ns
._crit_edge238.i.i.0.1.pre:0  store i8 %right_border_buf_0_val_1_0, i8* %right_border_buf_0_val_1_2, align 1

ST_4: stg_328 [1/1] 1.30ns
._crit_edge238.i.i.0.1.pre:1  br label %._crit_edge238.i.i.0.1

ST_4: stg_329 [1/1] 0.00ns
branch38:0  store i8 %right_border_buf_0_val_1_0, i8* %right_border_buf_0_val_1_2_2, align 1

ST_4: stg_330 [1/1] 1.30ns
branch38:1  br label %._crit_edge238.i.i.0.1

ST_4: tmp_42_0_pr [1/1] 0.00ns
._crit_edge238.i.i.0.1:0  %tmp_42_0_pr = phi i1 [ true, %._crit_edge238.i.i.preheader.0 ], [ %tmp_1, %branch38 ], [ %tmp_1, %branch37 ], [ %tmp_1, %._crit_edge238.i.i.0.1.pre ]

ST_4: stg_332 [1/1] 2.39ns
._crit_edge238.i.i.0.1:1  store i8 %right_border_buf_0_val_2_0, i8* %k_buf_0_val_1_addr, align 1

ST_4: stg_333 [1/1] 0.00ns
._crit_edge238.i.i.0.1:2  br i1 %tmp_42_0_pr, label %._crit_edge238.i.i.0.2, label %"operator().exit287.i.i.0.1"

ST_4: col_assign_4_0_1 [1/1] 0.80ns
operator().exit287.i.i.0.1:0  %col_assign_4_0_1 = add i2 %tmp_26, %p_neg218_i_i_cast

ST_4: stg_335 [1/1] 1.62ns
operator().exit287.i.i.0.1:1  switch i2 %col_assign_4_0_1, label %branch44 [
    i2 0, label %._crit_edge238.i.i.0.2.pre
    i2 1, label %branch43
  ]

ST_4: stg_336 [1/1] 0.00ns
branch43:0  store i8 %right_border_buf_0_val_2_0, i8* %col_buf_0_val_0_0_2, align 1

ST_4: stg_337 [1/1] 0.00ns
branch43:1  br label %._crit_edge238.i.i.0.2

ST_4: stg_338 [1/1] 0.00ns
._crit_edge238.i.i.0.2.pre:0  store i8 %right_border_buf_0_val_2_0, i8* %col_buf_0_val_0_0_1, align 1

ST_4: stg_339 [1/1] 0.00ns
._crit_edge238.i.i.0.2.pre:1  br label %._crit_edge238.i.i.0.2

ST_4: stg_340 [1/1] 0.00ns
branch44:0  store i8 %right_border_buf_0_val_2_0, i8* %col_buf_0_val_0_0_3, align 1

ST_4: stg_341 [1/1] 0.00ns
branch44:1  br label %._crit_edge238.i.i.0.2

ST_4: tmp_30 [1/1] 1.70ns
._crit_edge238.i.i.0.2:0  %tmp_30 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %p_src_data_stream_0_V)

ST_4: stg_343 [1/1] 2.39ns
._crit_edge238.i.i.0.2:1  store i8 %tmp_30, i8* %k_buf_0_val_0_addr, align 1

ST_4: stg_344 [1/1] 1.50ns
._crit_edge238.i.i.0.2:2  store i8 %right_border_buf_0_val_1_0, i8* %src_kernel_win_0_val_1_1, align 1

ST_4: stg_345 [1/1] 1.79ns
._crit_edge238.i.i.0.2:3  store i8 %src_kernel_win_0_val_2_0, i8* %src_kernel_win_0_val_2_1, align 1

ST_4: stg_346 [1/1] 1.50ns
._crit_edge238.i.i.0.2:4  store i8 %right_border_buf_0_val_2_0, i8* %src_kernel_win_0_val_0_1, align 1

ST_4: stg_347 [1/1] 0.00ns
._crit_edge238.i.i.0.2:5  br label %.loopexit.i.i.0

ST_4: right_border_buf_1_val_2_0 [1/2] 2.39ns
.loopexit._crit_edge.i.i.0:1  %right_border_buf_1_val_2_0 = load i8* %k_buf_1_val_0_addr, align 1

ST_4: stg_349 [1/1] 0.00ns
.loopexit._crit_edge.i.i.0:2  store i8 %right_border_buf_1_val_2_0, i8* %col_buf_1_val_0_0, align 1

ST_4: right_border_buf_1_val_1_0 [1/2] 2.39ns
.loopexit._crit_edge.i.i.0:4  %right_border_buf_1_val_1_0 = load i8* %k_buf_1_val_1_addr, align 1

ST_4: src_kernel_win_1_val_2_0 [1/2] 2.39ns
.loopexit._crit_edge.i.i.0:6  %src_kernel_win_1_val_2_0 = load i8* %k_buf_1_val_2_addr, align 1

ST_4: sel_tmp9 [1/1] 1.37ns
._crit_edge241.i.i.1.0:0  %sel_tmp9 = select i1 %sel_tmp, i8 %right_border_buf_1_val_2_0, i8 %src_kernel_win_1_val_2_0

ST_4: src_kernel_win_1_val_0_1_3 [1/1] 1.37ns
._crit_edge241.i.i.1.0:1  %src_kernel_win_1_val_0_1_3 = select i1 %sel_tmp2, i8 %right_border_buf_1_val_1_0, i8 %sel_tmp9

ST_4: sel_tmp6 [1/1] 1.37ns
._crit_edge241.i.i.1.0:2  %sel_tmp6 = select i1 %sel_tmp3, i8 %right_border_buf_1_val_2_0, i8 %src_kernel_win_1_val_2_0

ST_4: src_kernel_win_1_val_1_1_3 [1/1] 1.37ns
._crit_edge241.i.i.1.0:3  %src_kernel_win_1_val_1_1_3 = select i1 %sel_tmp4, i8 %right_border_buf_1_val_1_0, i8 %sel_tmp6

ST_4: stg_356 [1/1] 1.50ns
.loopexit.i.i.1.pre241:0  store i8 %src_kernel_win_1_val_1_1_3, i8* %src_kernel_win_1_val_1_1, align 1

ST_4: stg_357 [1/1] 1.79ns
.loopexit.i.i.1.pre241:1  store i8 %right_border_buf_1_val_1_0, i8* %src_kernel_win_1_val_2_1, align 1

ST_4: stg_358 [1/1] 1.50ns
.loopexit.i.i.1.pre241:2  store i8 %src_kernel_win_1_val_0_1_3, i8* %src_kernel_win_1_val_0_1, align 1

ST_4: stg_359 [1/1] 0.00ns
.loopexit.i.i.1.pre241:3  br label %.loopexit.i.i.1

ST_4: stg_360 [1/1] 1.50ns
branch15:0  store i8 %src_kernel_win_1_val_1_1_3, i8* %src_kernel_win_1_val_1_1, align 1

ST_4: stg_361 [1/1] 1.79ns
branch15:1  store i8 %right_border_buf_1_val_2_0, i8* %src_kernel_win_1_val_2_1, align 1

ST_4: stg_362 [1/1] 1.50ns
branch15:2  store i8 %src_kernel_win_1_val_0_1_3, i8* %src_kernel_win_1_val_0_1, align 1

ST_4: stg_363 [1/1] 0.00ns
branch15:3  br label %.loopexit.i.i.1

ST_4: stg_364 [1/1] 1.50ns
branch17:0  store i8 %src_kernel_win_1_val_1_1_3, i8* %src_kernel_win_1_val_1_1, align 1

ST_4: stg_365 [1/1] 1.79ns
branch17:1  store i8 %src_kernel_win_1_val_2_0, i8* %src_kernel_win_1_val_2_1, align 1

ST_4: stg_366 [1/1] 1.50ns
branch17:2  store i8 %src_kernel_win_1_val_0_1_3, i8* %src_kernel_win_1_val_0_1, align 1

ST_4: stg_367 [1/1] 0.00ns
branch17:3  br label %.loopexit.i.i.1

ST_4: col_assign_3_1 [1/1] 0.80ns
.preheader.i.i.1:0  %col_assign_3_1 = add i2 %tmp_29, %p_neg218_i_i_cast

ST_4: stg_369 [1/1] 1.62ns
.preheader.i.i.1:1  switch i2 %col_assign_3_1, label %branch59 [
    i2 0, label %._crit_edge239.i.i.1.0
    i2 1, label %branch58
  ]

ST_4: stg_370 [1/1] 1.50ns
branch58:0  br label %._crit_edge239.i.i.1.0

ST_4: stg_371 [1/1] 1.50ns
branch59:0  br label %._crit_edge239.i.i.1.0

ST_4: src_kernel_win_1_val_0_0 [1/1] 0.00ns
._crit_edge239.i.i.1.0:0  %src_kernel_win_1_val_0_0 = phi i8 [ %col_buf_1_val_0_0_1_load, %branch59 ], [ %col_buf_1_val_0_0_2_load, %branch58 ], [ %col_buf_1_val_0_0_3_load, %.preheader.i.i.1 ]

ST_4: stg_373 [1/1] 1.62ns
._crit_edge239.i.i.1.0:1  switch i2 %col_assign_3_1, label %branch53 [
    i2 0, label %._crit_edge239.i.i.1.1
    i2 1, label %branch52
  ]

ST_4: stg_374 [1/1] 1.50ns
branch52:0  br label %._crit_edge239.i.i.1.1

ST_4: stg_375 [1/1] 1.50ns
branch53:0  br label %._crit_edge239.i.i.1.1

ST_4: src_kernel_win_1_val_1_0 [1/1] 0.00ns
._crit_edge239.i.i.1.1:0  %src_kernel_win_1_val_1_0 = phi i8 [ %right_border_buf_1_val_1_2_1_load, %branch52 ], [ %right_border_buf_1_val_1_2_2_load, %branch53 ], [ %right_border_buf_1_val_1_2_load, %._crit_edge239.i.i.1.0 ]

ST_4: stg_377 [1/1] 1.62ns
._crit_edge239.i.i.1.1:1  switch i2 %col_assign_3_1, label %branch47 [
    i2 0, label %branch45
    i2 1, label %branch46
  ]

ST_4: src_kernel_win_1_val_2_1_7 [1/1] 0.00ns
branch46:0  %src_kernel_win_1_val_2_1_7 = load i8* %right_border_buf_1_val_0_1, align 1

ST_4: stg_379 [1/1] 1.50ns
branch46:1  store i8 %src_kernel_win_1_val_1_0, i8* %src_kernel_win_1_val_1_1, align 1

ST_4: stg_380 [1/1] 1.79ns
branch46:2  store i8 %src_kernel_win_1_val_2_1_7, i8* %src_kernel_win_1_val_2_1, align 1

ST_4: stg_381 [1/1] 1.50ns
branch46:3  store i8 %src_kernel_win_1_val_0_0, i8* %src_kernel_win_1_val_0_1, align 1

ST_4: stg_382 [1/1] 0.00ns
branch46:4  br label %.loopexit.i.i.1

ST_4: src_kernel_win_1_val_2_1_6 [1/1] 0.00ns
branch45:0  %src_kernel_win_1_val_2_1_6 = load i8* %right_border_buf_1_val_0_0, align 1

ST_4: stg_384 [1/1] 1.50ns
branch45:1  store i8 %src_kernel_win_1_val_1_0, i8* %src_kernel_win_1_val_1_1, align 1

ST_4: stg_385 [1/1] 1.79ns
branch45:2  store i8 %src_kernel_win_1_val_2_1_6, i8* %src_kernel_win_1_val_2_1, align 1

ST_4: stg_386 [1/1] 1.50ns
branch45:3  store i8 %src_kernel_win_1_val_0_0, i8* %src_kernel_win_1_val_0_1, align 1

ST_4: stg_387 [1/1] 0.00ns
branch45:4  br label %.loopexit.i.i.1

ST_4: src_kernel_win_1_val_2_1_5 [1/1] 0.00ns
branch47:0  %src_kernel_win_1_val_2_1_5 = load i8* %right_border_buf_1_val_0_2, align 1

ST_4: stg_389 [1/1] 1.50ns
branch47:1  store i8 %src_kernel_win_1_val_1_0, i8* %src_kernel_win_1_val_1_1, align 1

ST_4: stg_390 [1/1] 1.79ns
branch47:2  store i8 %src_kernel_win_1_val_2_1_5, i8* %src_kernel_win_1_val_2_1, align 1

ST_4: stg_391 [1/1] 1.50ns
branch47:3  store i8 %src_kernel_win_1_val_0_0, i8* %src_kernel_win_1_val_0_1, align 1

ST_4: stg_392 [1/1] 0.00ns
branch47:4  br label %.loopexit.i.i.1

ST_4: stg_393 [1/1] 1.50ns
.loopexit.i.i.1.pre:0  store i8 %right_border_buf_1_val_1_0, i8* %src_kernel_win_1_val_1_1, align 1

ST_4: stg_394 [1/1] 1.79ns
.loopexit.i.i.1.pre:1  store i8 %src_kernel_win_1_val_2_0, i8* %src_kernel_win_1_val_2_1, align 1

ST_4: stg_395 [1/1] 1.50ns
.loopexit.i.i.1.pre:2  store i8 %right_border_buf_1_val_2_0, i8* %src_kernel_win_1_val_0_1, align 1

ST_4: stg_396 [1/1] 0.00ns
.loopexit.i.i.1.pre:3  br label %.loopexit.i.i.1

ST_4: stg_397 [1/1] 0.00ns
branch49:0  store i8 %src_kernel_win_1_val_2_0, i8* %right_border_buf_1_val_0_1, align 1

ST_4: stg_398 [1/1] 0.00ns
branch48:0  store i8 %src_kernel_win_1_val_2_0, i8* %right_border_buf_1_val_0_0, align 1

ST_4: stg_399 [1/1] 0.00ns
branch50:0  store i8 %src_kernel_win_1_val_2_0, i8* %right_border_buf_1_val_0_2, align 1

ST_4: tmp_42_1_pr1 [1/1] 0.00ns
._crit_edge238.i.i.preheader.1:0  %tmp_42_1_pr1 = phi i1 [ true, %5 ], [ false, %branch50 ], [ false, %branch49 ], [ false, %branch48 ]

ST_4: stg_401 [1/1] 2.39ns
._crit_edge238.i.i.preheader.1:1  store i8 %right_border_buf_1_val_1_0, i8* %k_buf_1_val_2_addr, align 1

ST_4: stg_402 [1/1] 1.30ns
._crit_edge238.i.i.preheader.1:2  br i1 %tmp_42_1_pr1, label %._crit_edge238.i.i.1.1, label %"operator().exit287.i.i.1.0"

ST_4: col_assign_4_1 [1/1] 0.80ns
operator().exit287.i.i.1.0:0  %col_assign_4_1 = add i2 %tmp_26, %p_neg218_i_i_cast

ST_4: stg_404 [1/1] 1.62ns
operator().exit287.i.i.1.0:1  switch i2 %col_assign_4_1, label %branch56 [
    i2 0, label %._crit_edge238.i.i.1.1.pre
    i2 1, label %branch55
  ]

ST_4: stg_405 [1/1] 0.00ns
branch55:0  store i8 %right_border_buf_1_val_1_0, i8* %right_border_buf_1_val_1_2_1, align 1

ST_4: stg_406 [1/1] 1.30ns
branch55:1  br label %._crit_edge238.i.i.1.1

ST_4: stg_407 [1/1] 0.00ns
._crit_edge238.i.i.1.1.pre:0  store i8 %right_border_buf_1_val_1_0, i8* %right_border_buf_1_val_1_2, align 1

ST_4: stg_408 [1/1] 1.30ns
._crit_edge238.i.i.1.1.pre:1  br label %._crit_edge238.i.i.1.1

ST_4: stg_409 [1/1] 0.00ns
branch56:0  store i8 %right_border_buf_1_val_1_0, i8* %right_border_buf_1_val_1_2_2, align 1

ST_4: stg_410 [1/1] 1.30ns
branch56:1  br label %._crit_edge238.i.i.1.1

ST_4: tmp_42_1_pr [1/1] 0.00ns
._crit_edge238.i.i.1.1:0  %tmp_42_1_pr = phi i1 [ true, %._crit_edge238.i.i.preheader.1 ], [ %tmp_42_1, %branch56 ], [ %tmp_42_1, %branch55 ], [ %tmp_42_1, %._crit_edge238.i.i.1.1.pre ]

ST_4: stg_412 [1/1] 2.39ns
._crit_edge238.i.i.1.1:1  store i8 %right_border_buf_1_val_2_0, i8* %k_buf_1_val_1_addr, align 1

ST_4: stg_413 [1/1] 0.00ns
._crit_edge238.i.i.1.1:2  br i1 %tmp_42_1_pr, label %._crit_edge238.i.i.1.2, label %"operator().exit287.i.i.1.1"

ST_4: col_assign_4_1_1 [1/1] 0.80ns
operator().exit287.i.i.1.1:0  %col_assign_4_1_1 = add i2 %tmp_26, %p_neg218_i_i_cast

ST_4: stg_415 [1/1] 1.62ns
operator().exit287.i.i.1.1:1  switch i2 %col_assign_4_1_1, label %branch62 [
    i2 0, label %._crit_edge238.i.i.1.2.pre
    i2 1, label %branch61
  ]

ST_4: stg_416 [1/1] 0.00ns
branch61:0  store i8 %right_border_buf_1_val_2_0, i8* %col_buf_1_val_0_0_2, align 1

ST_4: stg_417 [1/1] 0.00ns
branch61:1  br label %._crit_edge238.i.i.1.2

ST_4: stg_418 [1/1] 0.00ns
._crit_edge238.i.i.1.2.pre:0  store i8 %right_border_buf_1_val_2_0, i8* %col_buf_1_val_0_0_3, align 1

ST_4: stg_419 [1/1] 0.00ns
._crit_edge238.i.i.1.2.pre:1  br label %._crit_edge238.i.i.1.2

ST_4: stg_420 [1/1] 0.00ns
branch62:0  store i8 %right_border_buf_1_val_2_0, i8* %col_buf_1_val_0_0_1, align 1

ST_4: stg_421 [1/1] 0.00ns
branch62:1  br label %._crit_edge238.i.i.1.2

ST_4: tmp_31 [1/1] 1.70ns
._crit_edge238.i.i.1.2:0  %tmp_31 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %p_src_data_stream_1_V)

ST_4: stg_423 [1/1] 2.39ns
._crit_edge238.i.i.1.2:1  store i8 %tmp_31, i8* %k_buf_1_val_0_addr, align 1

ST_4: stg_424 [1/1] 1.50ns
._crit_edge238.i.i.1.2:2  store i8 %right_border_buf_1_val_1_0, i8* %src_kernel_win_1_val_1_1, align 1

ST_4: stg_425 [1/1] 1.79ns
._crit_edge238.i.i.1.2:3  store i8 %src_kernel_win_1_val_2_0, i8* %src_kernel_win_1_val_2_1, align 1

ST_4: stg_426 [1/1] 1.50ns
._crit_edge238.i.i.1.2:4  store i8 %right_border_buf_1_val_2_0, i8* %src_kernel_win_1_val_0_1, align 1

ST_4: stg_427 [1/1] 0.00ns
._crit_edge238.i.i.1.2:5  br label %.loopexit.i.i.1

ST_4: right_border_buf_2_val_2_0 [1/2] 2.39ns
.loopexit._crit_edge.i.i.1:1  %right_border_buf_2_val_2_0 = load i8* %k_buf_2_val_0_addr, align 1

ST_4: stg_429 [1/1] 0.00ns
.loopexit._crit_edge.i.i.1:2  store i8 %right_border_buf_2_val_2_0, i8* %col_buf_2_val_0_0, align 1

ST_4: right_border_buf_2_val_1_0 [1/2] 2.39ns
.loopexit._crit_edge.i.i.1:4  %right_border_buf_2_val_1_0 = load i8* %k_buf_2_val_1_addr, align 1

ST_4: src_kernel_win_2_val_2_0 [1/2] 2.39ns
.loopexit._crit_edge.i.i.1:6  %src_kernel_win_2_val_2_0 = load i8* %k_buf_2_val_2_addr, align 1

ST_4: sel_tmp7 [1/1] 1.37ns
._crit_edge241.i.i.2.0:0  %sel_tmp7 = select i1 %sel_tmp, i8 %right_border_buf_2_val_2_0, i8 %src_kernel_win_2_val_2_0

ST_4: src_kernel_win_2_val_0_1_3 [1/1] 1.37ns
._crit_edge241.i.i.2.0:1  %src_kernel_win_2_val_0_1_3 = select i1 %sel_tmp2, i8 %right_border_buf_2_val_1_0, i8 %sel_tmp7

ST_4: sel_tmp8 [1/1] 1.37ns
._crit_edge241.i.i.2.0:2  %sel_tmp8 = select i1 %sel_tmp3, i8 %right_border_buf_2_val_2_0, i8 %src_kernel_win_2_val_2_0

ST_4: src_kernel_win_2_val_1_1_3 [1/1] 1.37ns
._crit_edge241.i.i.2.0:3  %src_kernel_win_2_val_1_1_3 = select i1 %sel_tmp4, i8 %right_border_buf_2_val_1_0, i8 %sel_tmp8

ST_4: stg_436 [1/1] 1.50ns
.loopexit.i.i.2.pre237:0  store i8 %src_kernel_win_2_val_1_1_3, i8* %src_kernel_win_2_val_1_1, align 1

ST_4: stg_437 [1/1] 1.79ns
.loopexit.i.i.2.pre237:1  store i8 %right_border_buf_2_val_1_0, i8* %src_kernel_win_2_val_2_1, align 1

ST_4: stg_438 [1/1] 1.50ns
.loopexit.i.i.2.pre237:2  store i8 %src_kernel_win_2_val_0_1_3, i8* %src_kernel_win_2_val_0_1, align 1

ST_4: stg_439 [1/1] 0.00ns
.loopexit.i.i.2.pre237:3  br label %.loopexit.i.i.2

ST_4: stg_440 [1/1] 1.50ns
branch24:0  store i8 %src_kernel_win_2_val_1_1_3, i8* %src_kernel_win_2_val_1_1, align 1

ST_4: stg_441 [1/1] 1.79ns
branch24:1  store i8 %right_border_buf_2_val_2_0, i8* %src_kernel_win_2_val_2_1, align 1

ST_4: stg_442 [1/1] 1.50ns
branch24:2  store i8 %src_kernel_win_2_val_0_1_3, i8* %src_kernel_win_2_val_0_1, align 1

ST_4: stg_443 [1/1] 0.00ns
branch24:3  br label %.loopexit.i.i.2

ST_4: stg_444 [1/1] 1.50ns
branch26:0  store i8 %src_kernel_win_2_val_1_1_3, i8* %src_kernel_win_2_val_1_1, align 1

ST_4: stg_445 [1/1] 1.79ns
branch26:1  store i8 %src_kernel_win_2_val_2_0, i8* %src_kernel_win_2_val_2_1, align 1

ST_4: stg_446 [1/1] 1.50ns
branch26:2  store i8 %src_kernel_win_2_val_0_1_3, i8* %src_kernel_win_2_val_0_1, align 1

ST_4: stg_447 [1/1] 0.00ns
branch26:3  br label %.loopexit.i.i.2

ST_4: col_assign_3_2 [1/1] 0.80ns
.preheader.i.i.2:0  %col_assign_3_2 = add i2 %tmp_29, %p_neg218_i_i_cast

ST_4: stg_449 [1/1] 1.62ns
.preheader.i.i.2:1  switch i2 %col_assign_3_2, label %branch77 [
    i2 0, label %._crit_edge239.i.i.2.0
    i2 1, label %branch76
  ]

ST_4: stg_450 [1/1] 1.50ns
branch76:0  br label %._crit_edge239.i.i.2.0

ST_4: stg_451 [1/1] 1.50ns
branch77:0  br label %._crit_edge239.i.i.2.0

ST_4: src_kernel_win_2_val_0_0 [1/1] 0.00ns
._crit_edge239.i.i.2.0:0  %src_kernel_win_2_val_0_0 = phi i8 [ %col_buf_2_val_0_0_1_load, %branch77 ], [ %col_buf_2_val_0_0_2_load, %branch76 ], [ %col_buf_2_val_0_0_3_load, %.preheader.i.i.2 ]

ST_4: stg_453 [1/1] 1.62ns
._crit_edge239.i.i.2.0:1  switch i2 %col_assign_3_2, label %branch71 [
    i2 0, label %._crit_edge239.i.i.2.1
    i2 1, label %branch70
  ]

ST_4: stg_454 [1/1] 1.50ns
branch70:0  br label %._crit_edge239.i.i.2.1

ST_4: stg_455 [1/1] 1.50ns
branch71:0  br label %._crit_edge239.i.i.2.1

ST_4: src_kernel_win_2_val_1_0 [1/1] 0.00ns
._crit_edge239.i.i.2.1:0  %src_kernel_win_2_val_1_0 = phi i8 [ %right_border_buf_2_val_1_2_1_load, %branch70 ], [ %right_border_buf_2_val_1_2_load, %branch71 ], [ %right_border_buf_2_val_1_2_2_load, %._crit_edge239.i.i.2.0 ]

ST_4: stg_457 [1/1] 1.62ns
._crit_edge239.i.i.2.1:1  switch i2 %col_assign_3_2, label %branch65 [
    i2 0, label %branch63
    i2 1, label %branch64
  ]

ST_4: src_kernel_win_2_val_2_1_7 [1/1] 0.00ns
branch64:0  %src_kernel_win_2_val_2_1_7 = load i8* %right_border_buf_2_val_0_1, align 1

ST_4: stg_459 [1/1] 1.50ns
branch64:1  store i8 %src_kernel_win_2_val_1_0, i8* %src_kernel_win_2_val_1_1, align 1

ST_4: stg_460 [1/1] 1.79ns
branch64:2  store i8 %src_kernel_win_2_val_2_1_7, i8* %src_kernel_win_2_val_2_1, align 1

ST_4: stg_461 [1/1] 1.50ns
branch64:3  store i8 %src_kernel_win_2_val_0_0, i8* %src_kernel_win_2_val_0_1, align 1

ST_4: stg_462 [1/1] 0.00ns
branch64:4  br label %.loopexit.i.i.2

ST_4: src_kernel_win_2_val_2_1_6 [1/1] 0.00ns
branch63:0  %src_kernel_win_2_val_2_1_6 = load i8* %right_border_buf_2_val_0_0, align 1

ST_4: stg_464 [1/1] 1.50ns
branch63:1  store i8 %src_kernel_win_2_val_1_0, i8* %src_kernel_win_2_val_1_1, align 1

ST_4: stg_465 [1/1] 1.79ns
branch63:2  store i8 %src_kernel_win_2_val_2_1_6, i8* %src_kernel_win_2_val_2_1, align 1

ST_4: stg_466 [1/1] 1.50ns
branch63:3  store i8 %src_kernel_win_2_val_0_0, i8* %src_kernel_win_2_val_0_1, align 1

ST_4: stg_467 [1/1] 0.00ns
branch63:4  br label %.loopexit.i.i.2

ST_4: src_kernel_win_2_val_2_1_5 [1/1] 0.00ns
branch65:0  %src_kernel_win_2_val_2_1_5 = load i8* %right_border_buf_2_val_0_2, align 1

ST_4: stg_469 [1/1] 1.50ns
branch65:1  store i8 %src_kernel_win_2_val_1_0, i8* %src_kernel_win_2_val_1_1, align 1

ST_4: stg_470 [1/1] 1.79ns
branch65:2  store i8 %src_kernel_win_2_val_2_1_5, i8* %src_kernel_win_2_val_2_1, align 1

ST_4: stg_471 [1/1] 1.50ns
branch65:3  store i8 %src_kernel_win_2_val_0_0, i8* %src_kernel_win_2_val_0_1, align 1

ST_4: stg_472 [1/1] 0.00ns
branch65:4  br label %.loopexit.i.i.2

ST_4: stg_473 [1/1] 1.50ns
.loopexit.i.i.2.pre:0  store i8 %right_border_buf_2_val_1_0, i8* %src_kernel_win_2_val_1_1, align 1

ST_4: stg_474 [1/1] 1.79ns
.loopexit.i.i.2.pre:1  store i8 %src_kernel_win_2_val_2_0, i8* %src_kernel_win_2_val_2_1, align 1

ST_4: stg_475 [1/1] 1.50ns
.loopexit.i.i.2.pre:2  store i8 %right_border_buf_2_val_2_0, i8* %src_kernel_win_2_val_0_1, align 1

ST_4: stg_476 [1/1] 0.00ns
.loopexit.i.i.2.pre:3  br label %.loopexit.i.i.2

ST_4: stg_477 [1/1] 0.00ns
branch67:0  store i8 %src_kernel_win_2_val_2_0, i8* %right_border_buf_2_val_0_1, align 1

ST_4: stg_478 [1/1] 0.00ns
branch66:0  store i8 %src_kernel_win_2_val_2_0, i8* %right_border_buf_2_val_0_0, align 1

ST_4: stg_479 [1/1] 0.00ns
branch68:0  store i8 %src_kernel_win_2_val_2_0, i8* %right_border_buf_2_val_0_2, align 1

ST_4: tmp_42_2_pr1 [1/1] 0.00ns
._crit_edge238.i.i.preheader.2:0  %tmp_42_2_pr1 = phi i1 [ true, %7 ], [ false, %branch68 ], [ false, %branch67 ], [ false, %branch66 ]

ST_4: stg_481 [1/1] 2.39ns
._crit_edge238.i.i.preheader.2:1  store i8 %right_border_buf_2_val_1_0, i8* %k_buf_2_val_2_addr, align 1

ST_4: stg_482 [1/1] 1.30ns
._crit_edge238.i.i.preheader.2:2  br i1 %tmp_42_2_pr1, label %._crit_edge238.i.i.2.1, label %"operator().exit287.i.i.2.0"

ST_4: col_assign_4_2 [1/1] 0.80ns
operator().exit287.i.i.2.0:0  %col_assign_4_2 = add i2 %tmp_26, %p_neg218_i_i_cast

ST_4: stg_484 [1/1] 1.62ns
operator().exit287.i.i.2.0:1  switch i2 %col_assign_4_2, label %branch74 [
    i2 0, label %._crit_edge238.i.i.2.1.pre
    i2 1, label %branch73
  ]

ST_4: stg_485 [1/1] 0.00ns
branch73:0  store i8 %right_border_buf_2_val_1_0, i8* %right_border_buf_2_val_1_2_1, align 1

ST_4: stg_486 [1/1] 1.30ns
branch73:1  br label %._crit_edge238.i.i.2.1

ST_4: stg_487 [1/1] 0.00ns
._crit_edge238.i.i.2.1.pre:0  store i8 %right_border_buf_2_val_1_0, i8* %right_border_buf_2_val_1_2_2, align 1

ST_4: stg_488 [1/1] 1.30ns
._crit_edge238.i.i.2.1.pre:1  br label %._crit_edge238.i.i.2.1

ST_4: stg_489 [1/1] 0.00ns
branch74:0  store i8 %right_border_buf_2_val_1_0, i8* %right_border_buf_2_val_1_2, align 1

ST_4: stg_490 [1/1] 1.30ns
branch74:1  br label %._crit_edge238.i.i.2.1

ST_4: tmp_42_2_pr [1/1] 0.00ns
._crit_edge238.i.i.2.1:0  %tmp_42_2_pr = phi i1 [ true, %._crit_edge238.i.i.preheader.2 ], [ %tmp_42_2, %branch74 ], [ %tmp_42_2, %branch73 ], [ %tmp_42_2, %._crit_edge238.i.i.2.1.pre ]

ST_4: stg_492 [1/1] 2.39ns
._crit_edge238.i.i.2.1:1  store i8 %right_border_buf_2_val_2_0, i8* %k_buf_2_val_1_addr, align 1

ST_4: stg_493 [1/1] 0.00ns
._crit_edge238.i.i.2.1:2  br i1 %tmp_42_2_pr, label %._crit_edge238.i.i.2.2, label %"operator().exit287.i.i.2.1"

ST_4: col_assign_4_2_1 [1/1] 0.80ns
operator().exit287.i.i.2.1:0  %col_assign_4_2_1 = add i2 %tmp_26, %p_neg218_i_i_cast

ST_4: stg_495 [1/1] 1.62ns
operator().exit287.i.i.2.1:1  switch i2 %col_assign_4_2_1, label %branch80 [
    i2 0, label %._crit_edge238.i.i.2.2.pre
    i2 1, label %branch79
  ]

ST_4: stg_496 [1/1] 0.00ns
branch79:0  store i8 %right_border_buf_2_val_2_0, i8* %col_buf_2_val_0_0_2, align 1

ST_4: stg_497 [1/1] 0.00ns
branch79:1  br label %._crit_edge238.i.i.2.2

ST_4: stg_498 [1/1] 0.00ns
._crit_edge238.i.i.2.2.pre:0  store i8 %right_border_buf_2_val_2_0, i8* %col_buf_2_val_0_0_3, align 1

ST_4: stg_499 [1/1] 0.00ns
._crit_edge238.i.i.2.2.pre:1  br label %._crit_edge238.i.i.2.2

ST_4: stg_500 [1/1] 0.00ns
branch80:0  store i8 %right_border_buf_2_val_2_0, i8* %col_buf_2_val_0_0_1, align 1

ST_4: stg_501 [1/1] 0.00ns
branch80:1  br label %._crit_edge238.i.i.2.2

ST_4: tmp_32 [1/1] 1.70ns
._crit_edge238.i.i.2.2:0  %tmp_32 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %p_src_data_stream_2_V)

ST_4: stg_503 [1/1] 2.39ns
._crit_edge238.i.i.2.2:1  store i8 %tmp_32, i8* %k_buf_2_val_0_addr, align 1

ST_4: stg_504 [1/1] 1.50ns
._crit_edge238.i.i.2.2:2  store i8 %right_border_buf_2_val_1_0, i8* %src_kernel_win_2_val_1_1, align 1

ST_4: stg_505 [1/1] 1.79ns
._crit_edge238.i.i.2.2:3  store i8 %src_kernel_win_2_val_2_0, i8* %src_kernel_win_2_val_2_1, align 1

ST_4: stg_506 [1/1] 1.50ns
._crit_edge238.i.i.2.2:4  store i8 %right_border_buf_2_val_2_0, i8* %src_kernel_win_2_val_0_1, align 1

ST_4: stg_507 [1/1] 0.00ns
._crit_edge238.i.i.2.2:5  br label %.loopexit.i.i.2


 <State 5>: 28.64ns
ST_5: src_kernel_win_0_val_0_1_load [1/1] 0.00ns
.preheader.0:0  %src_kernel_win_0_val_0_1_load = load i8* %src_kernel_win_0_val_0_1, align 1

ST_5: src_kernel_win_0_val_0_2_load [1/1] 0.00ns
.preheader.0:1  %src_kernel_win_0_val_0_2_load = load i8* %src_kernel_win_0_val_0_2, align 1

ST_5: src_kernel_win_0_val_2_1_load [1/1] 0.00ns
.preheader.0:2  %src_kernel_win_0_val_2_1_load = load i8* %src_kernel_win_0_val_2_1, align 1

ST_5: src_kernel_win_0_val_1_1_load [1/1] 0.00ns
.preheader.0:3  %src_kernel_win_0_val_1_1_load = load i8* %src_kernel_win_0_val_1_1, align 1

ST_5: src_kernel_win_0_val_1_2_load [1/1] 0.00ns
.preheader.0:4  %src_kernel_win_0_val_1_2_load = load i8* %src_kernel_win_0_val_1_2, align 1

ST_5: src_kernel_win_0_val_2_2_load [1/1] 0.00ns
.preheader.0:5  %src_kernel_win_0_val_2_2_load = load i8* %src_kernel_win_0_val_2_2, align 1

ST_5: tmp_91_0_0_1 [1/1] 2.00ns
.preheader.0:6  %tmp_91_0_0_1 = icmp ult i8 %src_kernel_win_0_val_2_1_9, %src_kernel_win_0_val_2_2_load

ST_5: temp_0_i_i_i_057_i_i_1_0_0_1 [1/1] 1.37ns
.preheader.0:7  %temp_0_i_i_i_057_i_i_1_0_0_1 = select i1 %tmp_91_0_0_1, i8 %src_kernel_win_0_val_2_1_9, i8 %src_kernel_win_0_val_2_2_load

ST_5: tmp_91_0_0_2 [1/1] 2.00ns
.preheader.0:8  %tmp_91_0_0_2 = icmp ult i8 %src_kernel_win_0_val_2_1_load, %temp_0_i_i_i_057_i_i_1_0_0_1

ST_5: temp_0_i_i_i_057_i_i_1_0_0_2 [1/1] 1.37ns
.preheader.0:9  %temp_0_i_i_i_057_i_i_1_0_0_2 = select i1 %tmp_91_0_0_2, i8 %src_kernel_win_0_val_2_1_load, i8 %temp_0_i_i_i_057_i_i_1_0_0_1

ST_5: tmp_91_0_1 [1/1] 2.00ns
.preheader.0:10  %tmp_91_0_1 = icmp ult i8 %src_kernel_win_0_val_1_2_load, %temp_0_i_i_i_057_i_i_1_0_0_2

ST_5: temp_0_i_i_i_057_i_i_1_0_1 [1/1] 1.37ns
.preheader.0:11  %temp_0_i_i_i_057_i_i_1_0_1 = select i1 %tmp_91_0_1, i8 %src_kernel_win_0_val_1_2_load, i8 %temp_0_i_i_i_057_i_i_1_0_0_2

ST_5: tmp_91_0_1_1 [1/1] 2.00ns
.preheader.0:12  %tmp_91_0_1_1 = icmp ult i8 %src_kernel_win_0_val_1_1_6, %temp_0_i_i_i_057_i_i_1_0_1

ST_5: temp_0_i_i_i_057_i_i_1_0_1_1 [1/1] 1.37ns
.preheader.0:13  %temp_0_i_i_i_057_i_i_1_0_1_1 = select i1 %tmp_91_0_1_1, i8 %src_kernel_win_0_val_1_1_6, i8 %temp_0_i_i_i_057_i_i_1_0_1

ST_5: tmp_91_0_1_2 [1/1] 2.00ns
.preheader.0:14  %tmp_91_0_1_2 = icmp ult i8 %src_kernel_win_0_val_1_1_load, %temp_0_i_i_i_057_i_i_1_0_1_1

ST_5: temp_0_i_i_i_057_i_i_1_0_1_2 [1/1] 1.37ns
.preheader.0:15  %temp_0_i_i_i_057_i_i_1_0_1_2 = select i1 %tmp_91_0_1_2, i8 %src_kernel_win_0_val_1_1_load, i8 %temp_0_i_i_i_057_i_i_1_0_1_1

ST_5: tmp_91_0_2 [1/1] 2.00ns
.preheader.0:16  %tmp_91_0_2 = icmp ult i8 %src_kernel_win_0_val_0_2_load, %temp_0_i_i_i_057_i_i_1_0_1_2

ST_5: temp_0_i_i_i_057_i_i_1_0_2 [1/1] 1.37ns
.preheader.0:17  %temp_0_i_i_i_057_i_i_1_0_2 = select i1 %tmp_91_0_2, i8 %src_kernel_win_0_val_0_2_load, i8 %temp_0_i_i_i_057_i_i_1_0_1_2

ST_5: tmp_91_0_2_1 [1/1] 2.00ns
.preheader.0:18  %tmp_91_0_2_1 = icmp ult i8 %src_kernel_win_0_val_0_1_6, %temp_0_i_i_i_057_i_i_1_0_2

ST_5: temp_0_i_i_i_057_i_i_1_0_2_1 [1/1] 1.37ns
.preheader.0:19  %temp_0_i_i_i_057_i_i_1_0_2_1 = select i1 %tmp_91_0_2_1, i8 %src_kernel_win_0_val_0_1_6, i8 %temp_0_i_i_i_057_i_i_1_0_2

ST_5: tmp_91_0_2_2 [1/1] 2.00ns
.preheader.0:20  %tmp_91_0_2_2 = icmp ult i8 %src_kernel_win_0_val_0_1_load, %temp_0_i_i_i_057_i_i_1_0_2_1

ST_5: tmp_3 [1/1] 1.37ns
.preheader.0:21  %tmp_3 = select i1 %tmp_91_0_2_2, i8 %src_kernel_win_0_val_0_1_load, i8 %temp_0_i_i_i_057_i_i_1_0_2_1

ST_5: stg_530 [1/1] 1.70ns
.preheader.0:22  call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %p_dst_data_stream_0_V, i8 %tmp_3)

ST_5: stg_531 [1/1] 0.00ns
.preheader.0:23  br label %.loopexit._crit_edge.i.i.0

ST_5: src_kernel_win_1_val_0_1_load [1/1] 0.00ns
.preheader.1:0  %src_kernel_win_1_val_0_1_load = load i8* %src_kernel_win_1_val_0_1, align 1

ST_5: src_kernel_win_1_val_0_2_load [1/1] 0.00ns
.preheader.1:1  %src_kernel_win_1_val_0_2_load = load i8* %src_kernel_win_1_val_0_2, align 1

ST_5: src_kernel_win_1_val_2_1_load [1/1] 0.00ns
.preheader.1:2  %src_kernel_win_1_val_2_1_load = load i8* %src_kernel_win_1_val_2_1, align 1

ST_5: src_kernel_win_1_val_1_1_load [1/1] 0.00ns
.preheader.1:3  %src_kernel_win_1_val_1_1_load = load i8* %src_kernel_win_1_val_1_1, align 1

ST_5: src_kernel_win_1_val_1_2_load [1/1] 0.00ns
.preheader.1:4  %src_kernel_win_1_val_1_2_load = load i8* %src_kernel_win_1_val_1_2, align 1

ST_5: src_kernel_win_1_val_2_2_load [1/1] 0.00ns
.preheader.1:5  %src_kernel_win_1_val_2_2_load = load i8* %src_kernel_win_1_val_2_2, align 1

ST_5: tmp_91_1_0_1 [1/1] 2.00ns
.preheader.1:6  %tmp_91_1_0_1 = icmp ult i8 %src_kernel_win_1_val_2_1_9, %src_kernel_win_1_val_2_2_load

ST_5: temp_0_i_i_i_057_i_i_1_1_0_1 [1/1] 1.37ns
.preheader.1:7  %temp_0_i_i_i_057_i_i_1_1_0_1 = select i1 %tmp_91_1_0_1, i8 %src_kernel_win_1_val_2_1_9, i8 %src_kernel_win_1_val_2_2_load

ST_5: tmp_91_1_0_2 [1/1] 2.00ns
.preheader.1:8  %tmp_91_1_0_2 = icmp ult i8 %src_kernel_win_1_val_2_1_load, %temp_0_i_i_i_057_i_i_1_1_0_1

ST_5: temp_0_i_i_i_057_i_i_1_1_0_2 [1/1] 1.37ns
.preheader.1:9  %temp_0_i_i_i_057_i_i_1_1_0_2 = select i1 %tmp_91_1_0_2, i8 %src_kernel_win_1_val_2_1_load, i8 %temp_0_i_i_i_057_i_i_1_1_0_1

ST_5: tmp_91_1_1 [1/1] 2.00ns
.preheader.1:10  %tmp_91_1_1 = icmp ult i8 %src_kernel_win_1_val_1_2_load, %temp_0_i_i_i_057_i_i_1_1_0_2

ST_5: temp_0_i_i_i_057_i_i_1_1_1 [1/1] 1.37ns
.preheader.1:11  %temp_0_i_i_i_057_i_i_1_1_1 = select i1 %tmp_91_1_1, i8 %src_kernel_win_1_val_1_2_load, i8 %temp_0_i_i_i_057_i_i_1_1_0_2

ST_5: tmp_91_1_1_1 [1/1] 2.00ns
.preheader.1:12  %tmp_91_1_1_1 = icmp ult i8 %src_kernel_win_1_val_1_1_6, %temp_0_i_i_i_057_i_i_1_1_1

ST_5: temp_0_i_i_i_057_i_i_1_1_1_1 [1/1] 1.37ns
.preheader.1:13  %temp_0_i_i_i_057_i_i_1_1_1_1 = select i1 %tmp_91_1_1_1, i8 %src_kernel_win_1_val_1_1_6, i8 %temp_0_i_i_i_057_i_i_1_1_1

ST_5: tmp_91_1_1_2 [1/1] 2.00ns
.preheader.1:14  %tmp_91_1_1_2 = icmp ult i8 %src_kernel_win_1_val_1_1_load, %temp_0_i_i_i_057_i_i_1_1_1_1

ST_5: temp_0_i_i_i_057_i_i_1_1_1_2 [1/1] 1.37ns
.preheader.1:15  %temp_0_i_i_i_057_i_i_1_1_1_2 = select i1 %tmp_91_1_1_2, i8 %src_kernel_win_1_val_1_1_load, i8 %temp_0_i_i_i_057_i_i_1_1_1_1

ST_5: tmp_91_1_2 [1/1] 2.00ns
.preheader.1:16  %tmp_91_1_2 = icmp ult i8 %src_kernel_win_1_val_0_2_load, %temp_0_i_i_i_057_i_i_1_1_1_2

ST_5: temp_0_i_i_i_057_i_i_1_1_2 [1/1] 1.37ns
.preheader.1:17  %temp_0_i_i_i_057_i_i_1_1_2 = select i1 %tmp_91_1_2, i8 %src_kernel_win_1_val_0_2_load, i8 %temp_0_i_i_i_057_i_i_1_1_1_2

ST_5: tmp_91_1_2_1 [1/1] 2.00ns
.preheader.1:18  %tmp_91_1_2_1 = icmp ult i8 %src_kernel_win_1_val_0_1_6, %temp_0_i_i_i_057_i_i_1_1_2

ST_5: temp_0_i_i_i_057_i_i_1_1_2_1 [1/1] 1.37ns
.preheader.1:19  %temp_0_i_i_i_057_i_i_1_1_2_1 = select i1 %tmp_91_1_2_1, i8 %src_kernel_win_1_val_0_1_6, i8 %temp_0_i_i_i_057_i_i_1_1_2

ST_5: tmp_91_1_2_2 [1/1] 2.00ns
.preheader.1:20  %tmp_91_1_2_2 = icmp ult i8 %src_kernel_win_1_val_0_1_load, %temp_0_i_i_i_057_i_i_1_1_2_1

ST_5: tmp_10 [1/1] 1.37ns
.preheader.1:21  %tmp_10 = select i1 %tmp_91_1_2_2, i8 %src_kernel_win_1_val_0_1_load, i8 %temp_0_i_i_i_057_i_i_1_1_2_1

ST_5: stg_554 [1/1] 1.70ns
.preheader.1:22  call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %p_dst_data_stream_1_V, i8 %tmp_10)

ST_5: stg_555 [1/1] 0.00ns
.preheader.1:23  br label %.loopexit._crit_edge.i.i.1

ST_5: src_kernel_win_2_val_0_1_load [1/1] 0.00ns
.preheader.2:0  %src_kernel_win_2_val_0_1_load = load i8* %src_kernel_win_2_val_0_1, align 1

ST_5: src_kernel_win_2_val_0_2_load [1/1] 0.00ns
.preheader.2:1  %src_kernel_win_2_val_0_2_load = load i8* %src_kernel_win_2_val_0_2, align 1

ST_5: src_kernel_win_2_val_2_1_load [1/1] 0.00ns
.preheader.2:2  %src_kernel_win_2_val_2_1_load = load i8* %src_kernel_win_2_val_2_1, align 1

ST_5: src_kernel_win_2_val_1_1_load [1/1] 0.00ns
.preheader.2:3  %src_kernel_win_2_val_1_1_load = load i8* %src_kernel_win_2_val_1_1, align 1

ST_5: src_kernel_win_2_val_1_2_load [1/1] 0.00ns
.preheader.2:4  %src_kernel_win_2_val_1_2_load = load i8* %src_kernel_win_2_val_1_2, align 1

ST_5: src_kernel_win_2_val_2_2_load [1/1] 0.00ns
.preheader.2:5  %src_kernel_win_2_val_2_2_load = load i8* %src_kernel_win_2_val_2_2, align 1

ST_5: tmp_91_2_0_1 [1/1] 2.00ns
.preheader.2:6  %tmp_91_2_0_1 = icmp ult i8 %src_kernel_win_2_val_2_1_9, %src_kernel_win_2_val_2_2_load

ST_5: temp_0_i_i_i_057_i_i_1_2_0_1 [1/1] 1.37ns
.preheader.2:7  %temp_0_i_i_i_057_i_i_1_2_0_1 = select i1 %tmp_91_2_0_1, i8 %src_kernel_win_2_val_2_1_9, i8 %src_kernel_win_2_val_2_2_load

ST_5: tmp_91_2_0_2 [1/1] 2.00ns
.preheader.2:8  %tmp_91_2_0_2 = icmp ult i8 %src_kernel_win_2_val_2_1_load, %temp_0_i_i_i_057_i_i_1_2_0_1

ST_5: temp_0_i_i_i_057_i_i_1_2_0_2 [1/1] 1.37ns
.preheader.2:9  %temp_0_i_i_i_057_i_i_1_2_0_2 = select i1 %tmp_91_2_0_2, i8 %src_kernel_win_2_val_2_1_load, i8 %temp_0_i_i_i_057_i_i_1_2_0_1

ST_5: tmp_91_2_1 [1/1] 2.00ns
.preheader.2:10  %tmp_91_2_1 = icmp ult i8 %src_kernel_win_2_val_1_2_load, %temp_0_i_i_i_057_i_i_1_2_0_2

ST_5: temp_0_i_i_i_057_i_i_1_2_1 [1/1] 1.37ns
.preheader.2:11  %temp_0_i_i_i_057_i_i_1_2_1 = select i1 %tmp_91_2_1, i8 %src_kernel_win_2_val_1_2_load, i8 %temp_0_i_i_i_057_i_i_1_2_0_2

ST_5: tmp_91_2_1_1 [1/1] 2.00ns
.preheader.2:12  %tmp_91_2_1_1 = icmp ult i8 %src_kernel_win_2_val_1_1_6, %temp_0_i_i_i_057_i_i_1_2_1

ST_5: temp_0_i_i_i_057_i_i_1_2_1_1 [1/1] 1.37ns
.preheader.2:13  %temp_0_i_i_i_057_i_i_1_2_1_1 = select i1 %tmp_91_2_1_1, i8 %src_kernel_win_2_val_1_1_6, i8 %temp_0_i_i_i_057_i_i_1_2_1

ST_5: tmp_91_2_1_2 [1/1] 2.00ns
.preheader.2:14  %tmp_91_2_1_2 = icmp ult i8 %src_kernel_win_2_val_1_1_load, %temp_0_i_i_i_057_i_i_1_2_1_1

ST_5: temp_0_i_i_i_057_i_i_1_2_1_2 [1/1] 1.37ns
.preheader.2:15  %temp_0_i_i_i_057_i_i_1_2_1_2 = select i1 %tmp_91_2_1_2, i8 %src_kernel_win_2_val_1_1_load, i8 %temp_0_i_i_i_057_i_i_1_2_1_1

ST_5: tmp_91_2_2 [1/1] 2.00ns
.preheader.2:16  %tmp_91_2_2 = icmp ult i8 %src_kernel_win_2_val_0_2_load, %temp_0_i_i_i_057_i_i_1_2_1_2

ST_5: temp_0_i_i_i_057_i_i_1_2_2 [1/1] 1.37ns
.preheader.2:17  %temp_0_i_i_i_057_i_i_1_2_2 = select i1 %tmp_91_2_2, i8 %src_kernel_win_2_val_0_2_load, i8 %temp_0_i_i_i_057_i_i_1_2_1_2

ST_5: tmp_91_2_2_1 [1/1] 2.00ns
.preheader.2:18  %tmp_91_2_2_1 = icmp ult i8 %src_kernel_win_2_val_0_1_6, %temp_0_i_i_i_057_i_i_1_2_2

ST_5: temp_0_i_i_i_057_i_i_1_2_2_1 [1/1] 1.37ns
.preheader.2:19  %temp_0_i_i_i_057_i_i_1_2_2_1 = select i1 %tmp_91_2_2_1, i8 %src_kernel_win_2_val_0_1_6, i8 %temp_0_i_i_i_057_i_i_1_2_2

ST_5: tmp_91_2_2_2 [1/1] 2.00ns
.preheader.2:20  %tmp_91_2_2_2 = icmp ult i8 %src_kernel_win_2_val_0_1_load, %temp_0_i_i_i_057_i_i_1_2_2_1

ST_5: tmp_15 [1/1] 1.37ns
.preheader.2:21  %tmp_15 = select i1 %tmp_91_2_2_2, i8 %src_kernel_win_2_val_0_1_load, i8 %temp_0_i_i_i_057_i_i_1_2_2_1

ST_5: stg_578 [1/1] 1.70ns
.preheader.2:22  call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %p_dst_data_stream_2_V, i8 %tmp_15)

ST_5: stg_579 [1/1] 0.00ns
.preheader.2:23  br label %.loopexit._crit_edge.i.i.2

ST_5: empty_90 [1/1] 0.00ns
.loopexit._crit_edge.i.i.2:0  %empty_90 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str1820, i32 %tmp_8)

ST_5: stg_581 [1/1] 0.00ns
.loopexit._crit_edge.i.i.2:1  store i8 %src_kernel_win_2_val_2_1_9, i8* %src_kernel_win_2_val_2_2, align 1

ST_5: stg_582 [1/1] 0.00ns
.loopexit._crit_edge.i.i.2:2  store i8 %src_kernel_win_2_val_1_1_6, i8* %src_kernel_win_2_val_1_2, align 1

ST_5: stg_583 [1/1] 0.00ns
.loopexit._crit_edge.i.i.2:3  store i8 %src_kernel_win_2_val_0_1_6, i8* %src_kernel_win_2_val_0_2, align 1

ST_5: stg_584 [1/1] 0.00ns
.loopexit._crit_edge.i.i.2:4  store i8 %src_kernel_win_1_val_2_1_9, i8* %src_kernel_win_1_val_2_2, align 1

ST_5: stg_585 [1/1] 0.00ns
.loopexit._crit_edge.i.i.2:5  store i8 %src_kernel_win_1_val_1_1_6, i8* %src_kernel_win_1_val_1_2, align 1

ST_5: stg_586 [1/1] 0.00ns
.loopexit._crit_edge.i.i.2:6  store i8 %src_kernel_win_1_val_0_1_6, i8* %src_kernel_win_1_val_0_2, align 1

ST_5: stg_587 [1/1] 0.00ns
.loopexit._crit_edge.i.i.2:7  store i8 %src_kernel_win_0_val_2_1_9, i8* %src_kernel_win_0_val_2_2, align 1

ST_5: stg_588 [1/1] 0.00ns
.loopexit._crit_edge.i.i.2:8  store i8 %src_kernel_win_0_val_1_1_6, i8* %src_kernel_win_0_val_1_2, align 1

ST_5: stg_589 [1/1] 0.00ns
.loopexit._crit_edge.i.i.2:9  store i8 %src_kernel_win_0_val_0_1_6, i8* %src_kernel_win_0_val_0_2, align 1

ST_5: stg_590 [1/1] 0.00ns
.loopexit._crit_edge.i.i.2:10  br label %2


 <State 6>: 0.00ns
ST_6: empty_91 [1/1] 0.00ns
:0  %empty_91 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str1819, i32 %tmp_5)

ST_6: stg_592 [1/1] 0.00ns
:1  br label %0



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ p_src_rows_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x8730360; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_src_cols_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0xb7461f0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_src_data_stream_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; mode=0xe2a9b80; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_src_data_stream_1_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; mode=0x7a356e0; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_src_data_stream_2_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; mode=0xc2dce20; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_dst_data_stream_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; mode=0xc2dd3f0; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_dst_data_stream_1_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; mode=0xc2dd9c0; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_dst_data_stream_2_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; mode=0xc2ddf90; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
src_kernel_win_0_val_0_1          (alloca           ) [ 0011111]
src_kernel_win_0_val_0_2          (alloca           ) [ 0011111]
col_buf_2_val_0_0_1               (alloca           ) [ 0011111]
src_kernel_win_0_val_2_1          (alloca           ) [ 0011111]
src_kernel_win_0_val_1_1          (alloca           ) [ 0011111]
src_kernel_win_0_val_1_2          (alloca           ) [ 0011111]
col_buf_2_val_0_0_2               (alloca           ) [ 0011111]
src_kernel_win_0_val_2_2          (alloca           ) [ 0011111]
col_buf_2_val_0_0_3               (alloca           ) [ 0011111]
src_kernel_win_1_val_0_1          (alloca           ) [ 0011111]
src_kernel_win_1_val_0_2          (alloca           ) [ 0011111]
right_border_buf_2_val_1_2        (alloca           ) [ 0011111]
src_kernel_win_1_val_2_1          (alloca           ) [ 0011111]
src_kernel_win_1_val_1_1          (alloca           ) [ 0011111]
src_kernel_win_1_val_1_2          (alloca           ) [ 0011111]
right_border_buf_2_val_1_2_1      (alloca           ) [ 0011111]
src_kernel_win_1_val_2_2          (alloca           ) [ 0011111]
right_border_buf_2_val_1_2_2      (alloca           ) [ 0011111]
src_kernel_win_2_val_0_1          (alloca           ) [ 0011111]
src_kernel_win_2_val_0_2          (alloca           ) [ 0011111]
col_buf_1_val_0_0_1               (alloca           ) [ 0011111]
src_kernel_win_2_val_2_1          (alloca           ) [ 0011111]
src_kernel_win_2_val_1_1          (alloca           ) [ 0011111]
src_kernel_win_2_val_1_2          (alloca           ) [ 0011111]
col_buf_1_val_0_0_2               (alloca           ) [ 0011111]
src_kernel_win_2_val_2_2          (alloca           ) [ 0011111]
col_buf_1_val_0_0_3               (alloca           ) [ 0011111]
right_border_buf_0_val_1_2        (alloca           ) [ 0011111]
right_border_buf_0_val_1_2_1      (alloca           ) [ 0011111]
right_border_buf_0_val_1_2_2      (alloca           ) [ 0011111]
col_buf_0_val_0_0_1               (alloca           ) [ 0011111]
col_buf_0_val_0_0_2               (alloca           ) [ 0011111]
col_buf_0_val_0_0_3               (alloca           ) [ 0011111]
right_border_buf_1_val_1_2        (alloca           ) [ 0011111]
right_border_buf_1_val_1_2_1      (alloca           ) [ 0011111]
right_border_buf_1_val_1_2_2      (alloca           ) [ 0011111]
empty                             (specfifo         ) [ 0000000]
empty_85                          (specfifo         ) [ 0000000]
empty_86                          (specfifo         ) [ 0000000]
empty_87                          (specfifo         ) [ 0000000]
empty_88                          (specfifo         ) [ 0000000]
empty_89                          (specfifo         ) [ 0000000]
p_src_cols_V_read_1               (read             ) [ 0000000]
p_src_rows_V_read_1               (read             ) [ 0000000]
k_buf_0_val_0                     (alloca           ) [ 0011111]
k_buf_0_val_1                     (alloca           ) [ 0011111]
k_buf_0_val_2                     (alloca           ) [ 0011111]
k_buf_1_val_0                     (alloca           ) [ 0011111]
k_buf_1_val_1                     (alloca           ) [ 0011111]
k_buf_1_val_2                     (alloca           ) [ 0011111]
k_buf_2_val_0                     (alloca           ) [ 0011111]
k_buf_2_val_1                     (alloca           ) [ 0011111]
k_buf_2_val_2                     (alloca           ) [ 0011111]
right_border_buf_0_val_0_0        (alloca           ) [ 0011111]
right_border_buf_0_val_0_1        (alloca           ) [ 0011111]
right_border_buf_0_val_0_2        (alloca           ) [ 0011111]
right_border_buf_1_val_0_0        (alloca           ) [ 0011111]
right_border_buf_1_val_0_1        (alloca           ) [ 0011111]
right_border_buf_1_val_0_2        (alloca           ) [ 0011111]
right_border_buf_2_val_0_0        (alloca           ) [ 0011111]
right_border_buf_2_val_0_1        (alloca           ) [ 0011111]
right_border_buf_2_val_0_2        (alloca           ) [ 0011111]
col_buf_0_val_0_0                 (alloca           ) [ 0011111]
col_buf_1_val_0_0                 (alloca           ) [ 0011111]
col_buf_2_val_0_0                 (alloca           ) [ 0011111]
rows_cast                         (zext             ) [ 0011111]
cols_cast1                        (zext             ) [ 0011111]
cols_cast                         (zext             ) [ 0000000]
rbegin_i_i_i                      (specregionbegin  ) [ 0000000]
rend_i_i_i                        (specregionend    ) [ 0000000]
rbegin_i_i_i_1                    (specregionbegin  ) [ 0000000]
rend_i_i_i_1                      (specregionend    ) [ 0000000]
rbegin_i_i_i_2                    (specregionbegin  ) [ 0000000]
rend_i_i_i_2                      (specregionend    ) [ 0000000]
rbegin_i249_i_i                   (specregionbegin  ) [ 0000000]
rend_i250_i_i                     (specregionend    ) [ 0000000]
rbegin_i249_i_i_1                 (specregionbegin  ) [ 0000000]
rend_i250_i_i_1                   (specregionend    ) [ 0000000]
rbegin_i249_i_i_2                 (specregionbegin  ) [ 0000000]
rend_i250_i_i_2                   (specregionend    ) [ 0000000]
rbegin_i251_i_i                   (specregionbegin  ) [ 0000000]
rend_i252_i_i                     (specregionend    ) [ 0000000]
rbegin_i251_i_i_1                 (specregionbegin  ) [ 0000000]
rend_i252_i_i_1                   (specregionend    ) [ 0000000]
rbegin_i251_i_i_2                 (specregionbegin  ) [ 0000000]
rend_i252_i_i_2                   (specregionend    ) [ 0000000]
heightloop                        (add              ) [ 0011111]
widthloop                         (add              ) [ 0011111]
tmp_7                             (add              ) [ 0011111]
tmp                               (trunc            ) [ 0000000]
p_neg218_i_i_cast                 (xor              ) [ 0011111]
ref                               (add              ) [ 0011111]
tmp_2_i                           (add              ) [ 0011111]
tmp_11                            (trunc            ) [ 0011111]
len_cast1_i7                      (zext             ) [ 0011111]
stg_102                           (br               ) [ 0111111]
p_012_0_i_i                       (phi              ) [ 0010000]
tmp_8_cast                        (zext             ) [ 0000000]
tmp_9                             (icmp             ) [ 0011111]
stg_106                           (speclooptripcount) [ 0000000]
i_V                               (add              ) [ 0111111]
stg_108                           (br               ) [ 0000000]
stg_109                           (specloopname     ) [ 0000000]
tmp_5                             (specregionbegin  ) [ 0001111]
tmp_s                             (icmp             ) [ 0001110]
ImagLoc_y                         (add              ) [ 0000000]
tmp_2                             (icmp             ) [ 0001110]
tmp_12                            (partselect       ) [ 0000000]
icmp                              (icmp             ) [ 0000000]
tmp_34_2                          (icmp             ) [ 0000000]
or_cond_2                         (and              ) [ 0001110]
tmp_13                            (bitselect        ) [ 0001110]
rev                               (xor              ) [ 0000000]
p_i_i_2_cast_cast                 (select           ) [ 0000000]
tmp_i7                            (icmp             ) [ 0000000]
or_cond_i7                        (and              ) [ 0000000]
tmp_14                            (bitselect        ) [ 0000000]
p_assign_7                        (select           ) [ 0000000]
p_assign_1_i7                     (select           ) [ 0000000]
tmp_16                            (trunc            ) [ 0000000]
locy_2                            (sub              ) [ 0000000]
sel_tmp                           (icmp             ) [ 0001110]
sel_tmp2                          (icmp             ) [ 0001110]
y_1_2                             (add              ) [ 0000000]
tmp_19                            (bitselect        ) [ 0000000]
rev1                              (xor              ) [ 0000000]
p_cast3_i8                        (sext             ) [ 0000000]
tmp_i8                            (icmp             ) [ 0000000]
or_cond_i8                        (and              ) [ 0000000]
tmp_20                            (bitselect        ) [ 0000000]
p_assign_8                        (select           ) [ 0000000]
p_assign_1_i8                     (select           ) [ 0000000]
tmp_21                            (trunc            ) [ 0000000]
locy_2_1                          (sub              ) [ 0000000]
sel_tmp3                          (icmp             ) [ 0001110]
sel_tmp4                          (icmp             ) [ 0001110]
y_1_2_1                           (add              ) [ 0000000]
tmp_22                            (bitselect        ) [ 0000000]
rev2                              (xor              ) [ 0000000]
p_cast3_i9                        (sext             ) [ 0000000]
tmp_i9                            (icmp             ) [ 0000000]
or_cond_i9                        (and              ) [ 0000000]
tmp_23                            (bitselect        ) [ 0000000]
p_assign_9                        (select           ) [ 0000000]
p_assign_1_i9                     (select           ) [ 0000000]
tmp_24                            (trunc            ) [ 0000000]
locy_2_2                          (sub              ) [ 0001110]
stg_154                           (br               ) [ 0011111]
stg_155                           (ret              ) [ 0000000]
p_025_0_i_i                       (phi              ) [ 0001000]
tmp_10_cast                       (zext             ) [ 0000000]
tmp_6                             (icmp             ) [ 0011111]
j_V                               (add              ) [ 0011111]
stg_160                           (br               ) [ 0000000]
tmp_25                            (partselect       ) [ 0000000]
icmp1                             (icmp             ) [ 0000000]
or_cond217_i_i                    (and              ) [ 0001110]
ImagLoc_x                         (add              ) [ 0000000]
ImagLoc_x_cast                    (sext             ) [ 0000000]
tmp_26                            (trunc            ) [ 0001100]
tmp_27                            (bitselect        ) [ 0000000]
rev3                              (xor              ) [ 0000000]
tmp_i                             (icmp             ) [ 0001100]
or_cond_i                         (and              ) [ 0011111]
tmp_28                            (bitselect        ) [ 0011111]
p_assign                          (select           ) [ 0000000]
p_assign_1_i                      (select           ) [ 0000000]
tmp_29                            (trunc            ) [ 0001100]
tmp_4                             (zext             ) [ 0000000]
k_buf_0_val_0_addr                (getelementptr    ) [ 0001100]
k_buf_0_val_1_addr                (getelementptr    ) [ 0001100]
k_buf_0_val_2_addr                (getelementptr    ) [ 0001100]
brmerge                           (or               ) [ 0011111]
stg_183                           (br               ) [ 0000000]
stg_184                           (br               ) [ 0000000]
stg_185                           (switch           ) [ 0000000]
stg_186                           (br               ) [ 0000000]
stg_187                           (br               ) [ 0000000]
stg_188                           (br               ) [ 0000000]
tmp_1                             (icmp             ) [ 0011111]
stg_190                           (br               ) [ 0011111]
col_assign                        (add              ) [ 0011111]
stg_192                           (switch           ) [ 0000000]
stg_193                           (br               ) [ 0011111]
stg_194                           (br               ) [ 0011111]
stg_195                           (br               ) [ 0011111]
stg_196                           (br               ) [ 0000000]
k_buf_1_val_0_addr                (getelementptr    ) [ 0001100]
k_buf_1_val_1_addr                (getelementptr    ) [ 0001100]
k_buf_1_val_2_addr                (getelementptr    ) [ 0001100]
stg_203                           (br               ) [ 0000000]
stg_204                           (br               ) [ 0000000]
stg_205                           (switch           ) [ 0000000]
stg_206                           (br               ) [ 0000000]
stg_207                           (br               ) [ 0000000]
stg_208                           (br               ) [ 0000000]
tmp_42_1                          (icmp             ) [ 0011111]
stg_210                           (br               ) [ 0011111]
col_assign_1                      (add              ) [ 0011111]
stg_212                           (switch           ) [ 0000000]
stg_213                           (br               ) [ 0011111]
stg_214                           (br               ) [ 0011111]
stg_215                           (br               ) [ 0011111]
stg_216                           (br               ) [ 0000000]
k_buf_2_val_0_addr                (getelementptr    ) [ 0001100]
k_buf_2_val_1_addr                (getelementptr    ) [ 0001100]
k_buf_2_val_2_addr                (getelementptr    ) [ 0001100]
stg_223                           (br               ) [ 0000000]
stg_224                           (br               ) [ 0000000]
stg_225                           (switch           ) [ 0000000]
stg_226                           (br               ) [ 0000000]
stg_227                           (br               ) [ 0000000]
stg_228                           (br               ) [ 0000000]
tmp_42_2                          (icmp             ) [ 0011111]
stg_230                           (br               ) [ 0011111]
col_assign_s                      (add              ) [ 0011111]
stg_232                           (switch           ) [ 0000000]
stg_233                           (br               ) [ 0011111]
stg_234                           (br               ) [ 0011111]
stg_235                           (br               ) [ 0011111]
stg_236                           (br               ) [ 0000000]
src_kernel_win_0_val_0_1_6        (load             ) [ 0001010]
col_buf_2_val_0_0_1_load          (load             ) [ 0000000]
src_kernel_win_0_val_2_1_9        (load             ) [ 0001010]
src_kernel_win_0_val_1_1_6        (load             ) [ 0001010]
col_buf_2_val_0_0_2_load          (load             ) [ 0000000]
col_buf_2_val_0_0_3_load          (load             ) [ 0000000]
src_kernel_win_1_val_0_1_6        (load             ) [ 0001010]
right_border_buf_2_val_1_2_load   (load             ) [ 0000000]
src_kernel_win_1_val_2_1_9        (load             ) [ 0001010]
src_kernel_win_1_val_1_1_6        (load             ) [ 0001010]
right_border_buf_2_val_1_2_1_load (load             ) [ 0000000]
right_border_buf_2_val_1_2_2_load (load             ) [ 0000000]
src_kernel_win_2_val_0_1_6        (load             ) [ 0001010]
col_buf_1_val_0_0_1_load          (load             ) [ 0000000]
src_kernel_win_2_val_2_1_9        (load             ) [ 0001010]
src_kernel_win_2_val_1_1_6        (load             ) [ 0001010]
col_buf_1_val_0_0_2_load          (load             ) [ 0000000]
col_buf_1_val_0_0_3_load          (load             ) [ 0000000]
right_border_buf_0_val_1_2_load   (load             ) [ 0000000]
right_border_buf_0_val_1_2_1_load (load             ) [ 0000000]
right_border_buf_0_val_1_2_2_load (load             ) [ 0000000]
col_buf_0_val_0_0_1_load          (load             ) [ 0000000]
col_buf_0_val_0_0_2_load          (load             ) [ 0000000]
col_buf_0_val_0_0_3_load          (load             ) [ 0000000]
right_border_buf_1_val_1_2_load   (load             ) [ 0000000]
right_border_buf_1_val_1_2_1_load (load             ) [ 0000000]
right_border_buf_1_val_1_2_2_load (load             ) [ 0000000]
stg_264                           (speclooptripcount) [ 0000000]
stg_265                           (specloopname     ) [ 0000000]
tmp_8                             (specregionbegin  ) [ 0001010]
stg_267                           (specpipeline     ) [ 0000000]
right_border_buf_0_val_2_0        (load             ) [ 0000000]
stg_269                           (store            ) [ 0000000]
right_border_buf_0_val_1_0        (load             ) [ 0000000]
src_kernel_win_0_val_2_0          (load             ) [ 0000000]
sel_tmp1                          (select           ) [ 0000000]
src_kernel_win_0_val_0_1_3        (select           ) [ 0000000]
sel_tmp5                          (select           ) [ 0000000]
src_kernel_win_0_val_1_1_3        (select           ) [ 0000000]
stg_276                           (store            ) [ 0000000]
stg_277                           (store            ) [ 0000000]
stg_278                           (store            ) [ 0000000]
stg_279                           (br               ) [ 0000000]
stg_280                           (store            ) [ 0000000]
stg_281                           (store            ) [ 0000000]
stg_282                           (store            ) [ 0000000]
stg_283                           (br               ) [ 0000000]
stg_284                           (store            ) [ 0000000]
stg_285                           (store            ) [ 0000000]
stg_286                           (store            ) [ 0000000]
stg_287                           (br               ) [ 0000000]
col_assign_3                      (add              ) [ 0011111]
stg_289                           (switch           ) [ 0000000]
stg_290                           (br               ) [ 0000000]
stg_291                           (br               ) [ 0000000]
src_kernel_win_0_val_0_0          (phi              ) [ 0000000]
stg_293                           (switch           ) [ 0000000]
stg_294                           (br               ) [ 0000000]
stg_295                           (br               ) [ 0000000]
src_kernel_win_0_val_1_0          (phi              ) [ 0000000]
stg_297                           (switch           ) [ 0000000]
src_kernel_win_0_val_2_1_7        (load             ) [ 0000000]
stg_299                           (store            ) [ 0000000]
stg_300                           (store            ) [ 0000000]
stg_301                           (store            ) [ 0000000]
stg_302                           (br               ) [ 0000000]
src_kernel_win_0_val_2_1_6        (load             ) [ 0000000]
stg_304                           (store            ) [ 0000000]
stg_305                           (store            ) [ 0000000]
stg_306                           (store            ) [ 0000000]
stg_307                           (br               ) [ 0000000]
src_kernel_win_0_val_2_1_5        (load             ) [ 0000000]
stg_309                           (store            ) [ 0000000]
stg_310                           (store            ) [ 0000000]
stg_311                           (store            ) [ 0000000]
stg_312                           (br               ) [ 0000000]
stg_313                           (store            ) [ 0000000]
stg_314                           (store            ) [ 0000000]
stg_315                           (store            ) [ 0000000]
stg_316                           (br               ) [ 0000000]
stg_317                           (store            ) [ 0000000]
stg_318                           (store            ) [ 0000000]
stg_319                           (store            ) [ 0000000]
tmp_42_0_pr1                      (phi              ) [ 0001100]
stg_321                           (store            ) [ 0000000]
stg_322                           (br               ) [ 0000000]
col_assign_4                      (add              ) [ 0011111]
stg_324                           (switch           ) [ 0000000]
stg_325                           (store            ) [ 0000000]
stg_326                           (br               ) [ 0000000]
stg_327                           (store            ) [ 0000000]
stg_328                           (br               ) [ 0000000]
stg_329                           (store            ) [ 0000000]
stg_330                           (br               ) [ 0000000]
tmp_42_0_pr                       (phi              ) [ 0001100]
stg_332                           (store            ) [ 0000000]
stg_333                           (br               ) [ 0000000]
col_assign_4_0_1                  (add              ) [ 0011111]
stg_335                           (switch           ) [ 0000000]
stg_336                           (store            ) [ 0000000]
stg_337                           (br               ) [ 0000000]
stg_338                           (store            ) [ 0000000]
stg_339                           (br               ) [ 0000000]
stg_340                           (store            ) [ 0000000]
stg_341                           (br               ) [ 0000000]
tmp_30                            (read             ) [ 0000000]
stg_343                           (store            ) [ 0000000]
stg_344                           (store            ) [ 0000000]
stg_345                           (store            ) [ 0000000]
stg_346                           (store            ) [ 0000000]
stg_347                           (br               ) [ 0000000]
right_border_buf_1_val_2_0        (load             ) [ 0000000]
stg_349                           (store            ) [ 0000000]
right_border_buf_1_val_1_0        (load             ) [ 0000000]
src_kernel_win_1_val_2_0          (load             ) [ 0000000]
sel_tmp9                          (select           ) [ 0000000]
src_kernel_win_1_val_0_1_3        (select           ) [ 0000000]
sel_tmp6                          (select           ) [ 0000000]
src_kernel_win_1_val_1_1_3        (select           ) [ 0000000]
stg_356                           (store            ) [ 0000000]
stg_357                           (store            ) [ 0000000]
stg_358                           (store            ) [ 0000000]
stg_359                           (br               ) [ 0000000]
stg_360                           (store            ) [ 0000000]
stg_361                           (store            ) [ 0000000]
stg_362                           (store            ) [ 0000000]
stg_363                           (br               ) [ 0000000]
stg_364                           (store            ) [ 0000000]
stg_365                           (store            ) [ 0000000]
stg_366                           (store            ) [ 0000000]
stg_367                           (br               ) [ 0000000]
col_assign_3_1                    (add              ) [ 0011111]
stg_369                           (switch           ) [ 0000000]
stg_370                           (br               ) [ 0000000]
stg_371                           (br               ) [ 0000000]
src_kernel_win_1_val_0_0          (phi              ) [ 0000000]
stg_373                           (switch           ) [ 0000000]
stg_374                           (br               ) [ 0000000]
stg_375                           (br               ) [ 0000000]
src_kernel_win_1_val_1_0          (phi              ) [ 0000000]
stg_377                           (switch           ) [ 0000000]
src_kernel_win_1_val_2_1_7        (load             ) [ 0000000]
stg_379                           (store            ) [ 0000000]
stg_380                           (store            ) [ 0000000]
stg_381                           (store            ) [ 0000000]
stg_382                           (br               ) [ 0000000]
src_kernel_win_1_val_2_1_6        (load             ) [ 0000000]
stg_384                           (store            ) [ 0000000]
stg_385                           (store            ) [ 0000000]
stg_386                           (store            ) [ 0000000]
stg_387                           (br               ) [ 0000000]
src_kernel_win_1_val_2_1_5        (load             ) [ 0000000]
stg_389                           (store            ) [ 0000000]
stg_390                           (store            ) [ 0000000]
stg_391                           (store            ) [ 0000000]
stg_392                           (br               ) [ 0000000]
stg_393                           (store            ) [ 0000000]
stg_394                           (store            ) [ 0000000]
stg_395                           (store            ) [ 0000000]
stg_396                           (br               ) [ 0000000]
stg_397                           (store            ) [ 0000000]
stg_398                           (store            ) [ 0000000]
stg_399                           (store            ) [ 0000000]
tmp_42_1_pr1                      (phi              ) [ 0001100]
stg_401                           (store            ) [ 0000000]
stg_402                           (br               ) [ 0000000]
col_assign_4_1                    (add              ) [ 0011111]
stg_404                           (switch           ) [ 0000000]
stg_405                           (store            ) [ 0000000]
stg_406                           (br               ) [ 0000000]
stg_407                           (store            ) [ 0000000]
stg_408                           (br               ) [ 0000000]
stg_409                           (store            ) [ 0000000]
stg_410                           (br               ) [ 0000000]
tmp_42_1_pr                       (phi              ) [ 0001100]
stg_412                           (store            ) [ 0000000]
stg_413                           (br               ) [ 0000000]
col_assign_4_1_1                  (add              ) [ 0011111]
stg_415                           (switch           ) [ 0000000]
stg_416                           (store            ) [ 0000000]
stg_417                           (br               ) [ 0000000]
stg_418                           (store            ) [ 0000000]
stg_419                           (br               ) [ 0000000]
stg_420                           (store            ) [ 0000000]
stg_421                           (br               ) [ 0000000]
tmp_31                            (read             ) [ 0000000]
stg_423                           (store            ) [ 0000000]
stg_424                           (store            ) [ 0000000]
stg_425                           (store            ) [ 0000000]
stg_426                           (store            ) [ 0000000]
stg_427                           (br               ) [ 0000000]
right_border_buf_2_val_2_0        (load             ) [ 0000000]
stg_429                           (store            ) [ 0000000]
right_border_buf_2_val_1_0        (load             ) [ 0000000]
src_kernel_win_2_val_2_0          (load             ) [ 0000000]
sel_tmp7                          (select           ) [ 0000000]
src_kernel_win_2_val_0_1_3        (select           ) [ 0000000]
sel_tmp8                          (select           ) [ 0000000]
src_kernel_win_2_val_1_1_3        (select           ) [ 0000000]
stg_436                           (store            ) [ 0000000]
stg_437                           (store            ) [ 0000000]
stg_438                           (store            ) [ 0000000]
stg_439                           (br               ) [ 0000000]
stg_440                           (store            ) [ 0000000]
stg_441                           (store            ) [ 0000000]
stg_442                           (store            ) [ 0000000]
stg_443                           (br               ) [ 0000000]
stg_444                           (store            ) [ 0000000]
stg_445                           (store            ) [ 0000000]
stg_446                           (store            ) [ 0000000]
stg_447                           (br               ) [ 0000000]
col_assign_3_2                    (add              ) [ 0011111]
stg_449                           (switch           ) [ 0000000]
stg_450                           (br               ) [ 0000000]
stg_451                           (br               ) [ 0000000]
src_kernel_win_2_val_0_0          (phi              ) [ 0000000]
stg_453                           (switch           ) [ 0000000]
stg_454                           (br               ) [ 0000000]
stg_455                           (br               ) [ 0000000]
src_kernel_win_2_val_1_0          (phi              ) [ 0000000]
stg_457                           (switch           ) [ 0000000]
src_kernel_win_2_val_2_1_7        (load             ) [ 0000000]
stg_459                           (store            ) [ 0000000]
stg_460                           (store            ) [ 0000000]
stg_461                           (store            ) [ 0000000]
stg_462                           (br               ) [ 0000000]
src_kernel_win_2_val_2_1_6        (load             ) [ 0000000]
stg_464                           (store            ) [ 0000000]
stg_465                           (store            ) [ 0000000]
stg_466                           (store            ) [ 0000000]
stg_467                           (br               ) [ 0000000]
src_kernel_win_2_val_2_1_5        (load             ) [ 0000000]
stg_469                           (store            ) [ 0000000]
stg_470                           (store            ) [ 0000000]
stg_471                           (store            ) [ 0000000]
stg_472                           (br               ) [ 0000000]
stg_473                           (store            ) [ 0000000]
stg_474                           (store            ) [ 0000000]
stg_475                           (store            ) [ 0000000]
stg_476                           (br               ) [ 0000000]
stg_477                           (store            ) [ 0000000]
stg_478                           (store            ) [ 0000000]
stg_479                           (store            ) [ 0000000]
tmp_42_2_pr1                      (phi              ) [ 0001100]
stg_481                           (store            ) [ 0000000]
stg_482                           (br               ) [ 0000000]
col_assign_4_2                    (add              ) [ 0011111]
stg_484                           (switch           ) [ 0000000]
stg_485                           (store            ) [ 0000000]
stg_486                           (br               ) [ 0000000]
stg_487                           (store            ) [ 0000000]
stg_488                           (br               ) [ 0000000]
stg_489                           (store            ) [ 0000000]
stg_490                           (br               ) [ 0000000]
tmp_42_2_pr                       (phi              ) [ 0001100]
stg_492                           (store            ) [ 0000000]
stg_493                           (br               ) [ 0000000]
col_assign_4_2_1                  (add              ) [ 0011111]
stg_495                           (switch           ) [ 0000000]
stg_496                           (store            ) [ 0000000]
stg_497                           (br               ) [ 0000000]
stg_498                           (store            ) [ 0000000]
stg_499                           (br               ) [ 0000000]
stg_500                           (store            ) [ 0000000]
stg_501                           (br               ) [ 0000000]
tmp_32                            (read             ) [ 0000000]
stg_503                           (store            ) [ 0000000]
stg_504                           (store            ) [ 0000000]
stg_505                           (store            ) [ 0000000]
stg_506                           (store            ) [ 0000000]
stg_507                           (br               ) [ 0000000]
src_kernel_win_0_val_0_1_load     (load             ) [ 0000000]
src_kernel_win_0_val_0_2_load     (load             ) [ 0000000]
src_kernel_win_0_val_2_1_load     (load             ) [ 0000000]
src_kernel_win_0_val_1_1_load     (load             ) [ 0000000]
src_kernel_win_0_val_1_2_load     (load             ) [ 0000000]
src_kernel_win_0_val_2_2_load     (load             ) [ 0000000]
tmp_91_0_0_1                      (icmp             ) [ 0000000]
temp_0_i_i_i_057_i_i_1_0_0_1      (select           ) [ 0000000]
tmp_91_0_0_2                      (icmp             ) [ 0000000]
temp_0_i_i_i_057_i_i_1_0_0_2      (select           ) [ 0000000]
tmp_91_0_1                        (icmp             ) [ 0000000]
temp_0_i_i_i_057_i_i_1_0_1        (select           ) [ 0000000]
tmp_91_0_1_1                      (icmp             ) [ 0000000]
temp_0_i_i_i_057_i_i_1_0_1_1      (select           ) [ 0000000]
tmp_91_0_1_2                      (icmp             ) [ 0000000]
temp_0_i_i_i_057_i_i_1_0_1_2      (select           ) [ 0000000]
tmp_91_0_2                        (icmp             ) [ 0000000]
temp_0_i_i_i_057_i_i_1_0_2        (select           ) [ 0000000]
tmp_91_0_2_1                      (icmp             ) [ 0000000]
temp_0_i_i_i_057_i_i_1_0_2_1      (select           ) [ 0000000]
tmp_91_0_2_2                      (icmp             ) [ 0000000]
tmp_3                             (select           ) [ 0000000]
stg_530                           (write            ) [ 0000000]
stg_531                           (br               ) [ 0000000]
src_kernel_win_1_val_0_1_load     (load             ) [ 0000000]
src_kernel_win_1_val_0_2_load     (load             ) [ 0000000]
src_kernel_win_1_val_2_1_load     (load             ) [ 0000000]
src_kernel_win_1_val_1_1_load     (load             ) [ 0000000]
src_kernel_win_1_val_1_2_load     (load             ) [ 0000000]
src_kernel_win_1_val_2_2_load     (load             ) [ 0000000]
tmp_91_1_0_1                      (icmp             ) [ 0000000]
temp_0_i_i_i_057_i_i_1_1_0_1      (select           ) [ 0000000]
tmp_91_1_0_2                      (icmp             ) [ 0000000]
temp_0_i_i_i_057_i_i_1_1_0_2      (select           ) [ 0000000]
tmp_91_1_1                        (icmp             ) [ 0000000]
temp_0_i_i_i_057_i_i_1_1_1        (select           ) [ 0000000]
tmp_91_1_1_1                      (icmp             ) [ 0000000]
temp_0_i_i_i_057_i_i_1_1_1_1      (select           ) [ 0000000]
tmp_91_1_1_2                      (icmp             ) [ 0000000]
temp_0_i_i_i_057_i_i_1_1_1_2      (select           ) [ 0000000]
tmp_91_1_2                        (icmp             ) [ 0000000]
temp_0_i_i_i_057_i_i_1_1_2        (select           ) [ 0000000]
tmp_91_1_2_1                      (icmp             ) [ 0000000]
temp_0_i_i_i_057_i_i_1_1_2_1      (select           ) [ 0000000]
tmp_91_1_2_2                      (icmp             ) [ 0000000]
tmp_10                            (select           ) [ 0000000]
stg_554                           (write            ) [ 0000000]
stg_555                           (br               ) [ 0000000]
src_kernel_win_2_val_0_1_load     (load             ) [ 0000000]
src_kernel_win_2_val_0_2_load     (load             ) [ 0000000]
src_kernel_win_2_val_2_1_load     (load             ) [ 0000000]
src_kernel_win_2_val_1_1_load     (load             ) [ 0000000]
src_kernel_win_2_val_1_2_load     (load             ) [ 0000000]
src_kernel_win_2_val_2_2_load     (load             ) [ 0000000]
tmp_91_2_0_1                      (icmp             ) [ 0000000]
temp_0_i_i_i_057_i_i_1_2_0_1      (select           ) [ 0000000]
tmp_91_2_0_2                      (icmp             ) [ 0000000]
temp_0_i_i_i_057_i_i_1_2_0_2      (select           ) [ 0000000]
tmp_91_2_1                        (icmp             ) [ 0000000]
temp_0_i_i_i_057_i_i_1_2_1        (select           ) [ 0000000]
tmp_91_2_1_1                      (icmp             ) [ 0000000]
temp_0_i_i_i_057_i_i_1_2_1_1      (select           ) [ 0000000]
tmp_91_2_1_2                      (icmp             ) [ 0000000]
temp_0_i_i_i_057_i_i_1_2_1_2      (select           ) [ 0000000]
tmp_91_2_2                        (icmp             ) [ 0000000]
temp_0_i_i_i_057_i_i_1_2_2        (select           ) [ 0000000]
tmp_91_2_2_1                      (icmp             ) [ 0000000]
temp_0_i_i_i_057_i_i_1_2_2_1      (select           ) [ 0000000]
tmp_91_2_2_2                      (icmp             ) [ 0000000]
tmp_15                            (select           ) [ 0000000]
stg_578                           (write            ) [ 0000000]
stg_579                           (br               ) [ 0000000]
empty_90                          (specregionend    ) [ 0000000]
stg_581                           (store            ) [ 0000000]
stg_582                           (store            ) [ 0000000]
stg_583                           (store            ) [ 0000000]
stg_584                           (store            ) [ 0000000]
stg_585                           (store            ) [ 0000000]
stg_586                           (store            ) [ 0000000]
stg_587                           (store            ) [ 0000000]
stg_588                           (store            ) [ 0000000]
stg_589                           (store            ) [ 0000000]
stg_590                           (br               ) [ 0011111]
empty_91                          (specregionend    ) [ 0000000]
stg_592                           (br               ) [ 0111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="p_src_rows_V_read">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_src_rows_V_read"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="p_src_cols_V_read">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_src_cols_V_read"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="p_src_data_stream_0_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_src_data_stream_0_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="p_src_data_stream_1_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_src_data_stream_1_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="p_src_data_stream_2_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_src_data_stream_2_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="p_dst_data_stream_0_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_dst_data_stream_0_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="p_dst_data_stream_1_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_dst_data_stream_1_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="p_dst_data_stream_2_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_dst_data_stream_2_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecFifo"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str126"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str123"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str120"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str117"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str114"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str111"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i12"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1819"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i12.i13.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i13.i32"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i11.i12.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1820"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1808"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="120" class="1004" name="src_kernel_win_0_val_0_1_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="1" slack="0"/>
<pin id="122" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="src_kernel_win_0_val_0_1/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="src_kernel_win_0_val_0_2_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="1" slack="0"/>
<pin id="126" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="src_kernel_win_0_val_0_2/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="col_buf_2_val_0_0_1_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="1" slack="0"/>
<pin id="130" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="col_buf_2_val_0_0_1/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="src_kernel_win_0_val_2_1_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="1" slack="0"/>
<pin id="134" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="src_kernel_win_0_val_2_1/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="src_kernel_win_0_val_1_1_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="1" slack="0"/>
<pin id="138" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="src_kernel_win_0_val_1_1/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="src_kernel_win_0_val_1_2_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="1" slack="0"/>
<pin id="142" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="src_kernel_win_0_val_1_2/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="col_buf_2_val_0_0_2_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="1" slack="0"/>
<pin id="146" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="col_buf_2_val_0_0_2/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="src_kernel_win_0_val_2_2_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="1" slack="0"/>
<pin id="150" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="src_kernel_win_0_val_2_2/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="col_buf_2_val_0_0_3_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="1" slack="0"/>
<pin id="154" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="col_buf_2_val_0_0_3/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="src_kernel_win_1_val_0_1_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="1" slack="0"/>
<pin id="158" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="src_kernel_win_1_val_0_1/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="src_kernel_win_1_val_0_2_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="1" slack="0"/>
<pin id="162" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="src_kernel_win_1_val_0_2/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="right_border_buf_2_val_1_2_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="1" slack="0"/>
<pin id="166" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="right_border_buf_2_val_1_2/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="src_kernel_win_1_val_2_1_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="1" slack="0"/>
<pin id="170" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="src_kernel_win_1_val_2_1/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="src_kernel_win_1_val_1_1_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="1" slack="0"/>
<pin id="174" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="src_kernel_win_1_val_1_1/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="src_kernel_win_1_val_1_2_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="1" slack="0"/>
<pin id="178" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="src_kernel_win_1_val_1_2/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="right_border_buf_2_val_1_2_1_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="1" slack="0"/>
<pin id="182" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="right_border_buf_2_val_1_2_1/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="src_kernel_win_1_val_2_2_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="1" slack="0"/>
<pin id="186" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="src_kernel_win_1_val_2_2/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="right_border_buf_2_val_1_2_2_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="1" slack="0"/>
<pin id="190" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="right_border_buf_2_val_1_2_2/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="src_kernel_win_2_val_0_1_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="1" slack="0"/>
<pin id="194" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="src_kernel_win_2_val_0_1/1 "/>
</bind>
</comp>

<comp id="196" class="1004" name="src_kernel_win_2_val_0_2_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="1" slack="0"/>
<pin id="198" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="src_kernel_win_2_val_0_2/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="col_buf_1_val_0_0_1_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="1" slack="0"/>
<pin id="202" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="col_buf_1_val_0_0_1/1 "/>
</bind>
</comp>

<comp id="204" class="1004" name="src_kernel_win_2_val_2_1_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="1" slack="0"/>
<pin id="206" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="src_kernel_win_2_val_2_1/1 "/>
</bind>
</comp>

<comp id="208" class="1004" name="src_kernel_win_2_val_1_1_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="1" slack="0"/>
<pin id="210" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="src_kernel_win_2_val_1_1/1 "/>
</bind>
</comp>

<comp id="212" class="1004" name="src_kernel_win_2_val_1_2_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="1" slack="0"/>
<pin id="214" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="src_kernel_win_2_val_1_2/1 "/>
</bind>
</comp>

<comp id="216" class="1004" name="col_buf_1_val_0_0_2_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="1" slack="0"/>
<pin id="218" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="col_buf_1_val_0_0_2/1 "/>
</bind>
</comp>

<comp id="220" class="1004" name="src_kernel_win_2_val_2_2_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="1" slack="0"/>
<pin id="222" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="src_kernel_win_2_val_2_2/1 "/>
</bind>
</comp>

<comp id="224" class="1004" name="col_buf_1_val_0_0_3_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="1" slack="0"/>
<pin id="226" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="col_buf_1_val_0_0_3/1 "/>
</bind>
</comp>

<comp id="228" class="1004" name="right_border_buf_0_val_1_2_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="1" slack="0"/>
<pin id="230" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="right_border_buf_0_val_1_2/1 "/>
</bind>
</comp>

<comp id="232" class="1004" name="right_border_buf_0_val_1_2_1_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="1" slack="0"/>
<pin id="234" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="right_border_buf_0_val_1_2_1/1 "/>
</bind>
</comp>

<comp id="236" class="1004" name="right_border_buf_0_val_1_2_2_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="1" slack="0"/>
<pin id="238" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="right_border_buf_0_val_1_2_2/1 "/>
</bind>
</comp>

<comp id="240" class="1004" name="col_buf_0_val_0_0_1_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="1" slack="0"/>
<pin id="242" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="col_buf_0_val_0_0_1/1 "/>
</bind>
</comp>

<comp id="244" class="1004" name="col_buf_0_val_0_0_2_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="1" slack="0"/>
<pin id="246" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="col_buf_0_val_0_0_2/1 "/>
</bind>
</comp>

<comp id="248" class="1004" name="col_buf_0_val_0_0_3_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="1" slack="0"/>
<pin id="250" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="col_buf_0_val_0_0_3/1 "/>
</bind>
</comp>

<comp id="252" class="1004" name="right_border_buf_1_val_1_2_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="1" slack="0"/>
<pin id="254" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="right_border_buf_1_val_1_2/1 "/>
</bind>
</comp>

<comp id="256" class="1004" name="right_border_buf_1_val_1_2_1_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="1" slack="0"/>
<pin id="258" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="right_border_buf_1_val_1_2_1/1 "/>
</bind>
</comp>

<comp id="260" class="1004" name="right_border_buf_1_val_1_2_2_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="1" slack="0"/>
<pin id="262" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="right_border_buf_1_val_1_2_2/1 "/>
</bind>
</comp>

<comp id="264" class="1004" name="k_buf_0_val_0_alloca_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="1" slack="0"/>
<pin id="266" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k_buf_0_val_0/1 "/>
</bind>
</comp>

<comp id="268" class="1004" name="k_buf_0_val_1_alloca_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="1" slack="0"/>
<pin id="270" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k_buf_0_val_1/1 "/>
</bind>
</comp>

<comp id="272" class="1004" name="k_buf_0_val_2_alloca_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="1" slack="0"/>
<pin id="274" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k_buf_0_val_2/1 "/>
</bind>
</comp>

<comp id="276" class="1004" name="k_buf_1_val_0_alloca_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="1" slack="0"/>
<pin id="278" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k_buf_1_val_0/1 "/>
</bind>
</comp>

<comp id="280" class="1004" name="k_buf_1_val_1_alloca_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="1" slack="0"/>
<pin id="282" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k_buf_1_val_1/1 "/>
</bind>
</comp>

<comp id="284" class="1004" name="k_buf_1_val_2_alloca_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="1" slack="0"/>
<pin id="286" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k_buf_1_val_2/1 "/>
</bind>
</comp>

<comp id="288" class="1004" name="k_buf_2_val_0_alloca_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="1" slack="0"/>
<pin id="290" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k_buf_2_val_0/1 "/>
</bind>
</comp>

<comp id="292" class="1004" name="k_buf_2_val_1_alloca_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="1" slack="0"/>
<pin id="294" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k_buf_2_val_1/1 "/>
</bind>
</comp>

<comp id="296" class="1004" name="k_buf_2_val_2_alloca_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="1" slack="0"/>
<pin id="298" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k_buf_2_val_2/1 "/>
</bind>
</comp>

<comp id="300" class="1004" name="right_border_buf_0_val_0_0_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="1" slack="0"/>
<pin id="302" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="right_border_buf_0_val_0_0/1 "/>
</bind>
</comp>

<comp id="304" class="1004" name="right_border_buf_0_val_0_1_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="1" slack="0"/>
<pin id="306" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="right_border_buf_0_val_0_1/1 "/>
</bind>
</comp>

<comp id="308" class="1004" name="right_border_buf_0_val_0_2_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="1" slack="0"/>
<pin id="310" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="right_border_buf_0_val_0_2/1 "/>
</bind>
</comp>

<comp id="312" class="1004" name="right_border_buf_1_val_0_0_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="1" slack="0"/>
<pin id="314" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="right_border_buf_1_val_0_0/1 "/>
</bind>
</comp>

<comp id="316" class="1004" name="right_border_buf_1_val_0_1_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="1" slack="0"/>
<pin id="318" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="right_border_buf_1_val_0_1/1 "/>
</bind>
</comp>

<comp id="320" class="1004" name="right_border_buf_1_val_0_2_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="1" slack="0"/>
<pin id="322" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="right_border_buf_1_val_0_2/1 "/>
</bind>
</comp>

<comp id="324" class="1004" name="right_border_buf_2_val_0_0_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="1" slack="0"/>
<pin id="326" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="right_border_buf_2_val_0_0/1 "/>
</bind>
</comp>

<comp id="328" class="1004" name="right_border_buf_2_val_0_1_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="1" slack="0"/>
<pin id="330" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="right_border_buf_2_val_0_1/1 "/>
</bind>
</comp>

<comp id="332" class="1004" name="right_border_buf_2_val_0_2_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="1" slack="0"/>
<pin id="334" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="right_border_buf_2_val_0_2/1 "/>
</bind>
</comp>

<comp id="336" class="1004" name="col_buf_0_val_0_0_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="1" slack="0"/>
<pin id="338" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="col_buf_0_val_0_0/1 "/>
</bind>
</comp>

<comp id="340" class="1004" name="col_buf_1_val_0_0_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="1" slack="0"/>
<pin id="342" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="col_buf_1_val_0_0/1 "/>
</bind>
</comp>

<comp id="344" class="1004" name="col_buf_2_val_0_0_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="1" slack="0"/>
<pin id="346" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="col_buf_2_val_0_0/1 "/>
</bind>
</comp>

<comp id="348" class="1004" name="p_src_cols_V_read_1_read_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="12" slack="0"/>
<pin id="350" dir="0" index="1" bw="12" slack="0"/>
<pin id="351" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_src_cols_V_read_1/1 "/>
</bind>
</comp>

<comp id="354" class="1004" name="p_src_rows_V_read_1_read_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="12" slack="0"/>
<pin id="356" dir="0" index="1" bw="12" slack="0"/>
<pin id="357" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_src_rows_V_read_1/1 "/>
</bind>
</comp>

<comp id="360" class="1004" name="tmp_30_read_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="8" slack="0"/>
<pin id="362" dir="0" index="1" bw="8" slack="0"/>
<pin id="363" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_30/4 "/>
</bind>
</comp>

<comp id="366" class="1004" name="tmp_31_read_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="8" slack="0"/>
<pin id="368" dir="0" index="1" bw="8" slack="0"/>
<pin id="369" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_31/4 "/>
</bind>
</comp>

<comp id="372" class="1004" name="tmp_32_read_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="8" slack="0"/>
<pin id="374" dir="0" index="1" bw="8" slack="0"/>
<pin id="375" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_32/4 "/>
</bind>
</comp>

<comp id="378" class="1004" name="stg_530_write_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="0" slack="0"/>
<pin id="380" dir="0" index="1" bw="8" slack="0"/>
<pin id="381" dir="0" index="2" bw="8" slack="0"/>
<pin id="382" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_530/5 "/>
</bind>
</comp>

<comp id="385" class="1004" name="stg_554_write_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="0" slack="0"/>
<pin id="387" dir="0" index="1" bw="8" slack="0"/>
<pin id="388" dir="0" index="2" bw="8" slack="0"/>
<pin id="389" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_554/5 "/>
</bind>
</comp>

<comp id="392" class="1004" name="stg_578_write_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="0" slack="0"/>
<pin id="394" dir="0" index="1" bw="8" slack="0"/>
<pin id="395" dir="0" index="2" bw="8" slack="0"/>
<pin id="396" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_578/5 "/>
</bind>
</comp>

<comp id="399" class="1004" name="k_buf_0_val_0_addr_gep_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="401" dir="0" index="1" bw="1" slack="0"/>
<pin id="402" dir="0" index="2" bw="13" slack="0"/>
<pin id="403" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="k_buf_0_val_0_addr/3 "/>
</bind>
</comp>

<comp id="405" class="1004" name="grp_access_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="11" slack="0"/>
<pin id="407" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="506" dir="0" index="3" bw="11" slack="1"/>
<pin id="507" dir="0" index="4" bw="8" slack="0"/>
<pin id="408" dir="1" index="2" bw="8" slack="0"/>
<pin id="508" dir="1" index="5" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="right_border_buf_0_val_2_0/3 stg_343/4 "/>
</bind>
</comp>

<comp id="410" class="1004" name="k_buf_0_val_1_addr_gep_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="412" dir="0" index="1" bw="1" slack="0"/>
<pin id="413" dir="0" index="2" bw="13" slack="0"/>
<pin id="414" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="k_buf_0_val_1_addr/3 "/>
</bind>
</comp>

<comp id="416" class="1004" name="grp_access_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="11" slack="0"/>
<pin id="418" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="502" dir="0" index="3" bw="11" slack="1"/>
<pin id="503" dir="0" index="4" bw="8" slack="0"/>
<pin id="419" dir="1" index="2" bw="8" slack="0"/>
<pin id="504" dir="1" index="5" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="right_border_buf_0_val_1_0/3 stg_332/4 "/>
</bind>
</comp>

<comp id="421" class="1004" name="k_buf_0_val_2_addr_gep_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="423" dir="0" index="1" bw="1" slack="0"/>
<pin id="424" dir="0" index="2" bw="13" slack="0"/>
<pin id="425" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="k_buf_0_val_2_addr/3 "/>
</bind>
</comp>

<comp id="427" class="1004" name="grp_access_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="11" slack="0"/>
<pin id="429" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="498" dir="0" index="3" bw="11" slack="1"/>
<pin id="499" dir="0" index="4" bw="8" slack="0"/>
<pin id="430" dir="1" index="2" bw="8" slack="0"/>
<pin id="500" dir="1" index="5" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="src_kernel_win_0_val_2_0/3 stg_321/4 "/>
</bind>
</comp>

<comp id="432" class="1004" name="k_buf_1_val_0_addr_gep_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="434" dir="0" index="1" bw="1" slack="0"/>
<pin id="435" dir="0" index="2" bw="13" slack="0"/>
<pin id="436" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="k_buf_1_val_0_addr/3 "/>
</bind>
</comp>

<comp id="438" class="1004" name="grp_access_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="11" slack="0"/>
<pin id="440" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="518" dir="0" index="3" bw="11" slack="1"/>
<pin id="519" dir="0" index="4" bw="8" slack="0"/>
<pin id="441" dir="1" index="2" bw="8" slack="0"/>
<pin id="520" dir="1" index="5" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="right_border_buf_1_val_2_0/3 stg_423/4 "/>
</bind>
</comp>

<comp id="443" class="1004" name="k_buf_1_val_1_addr_gep_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="445" dir="0" index="1" bw="1" slack="0"/>
<pin id="446" dir="0" index="2" bw="13" slack="0"/>
<pin id="447" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="k_buf_1_val_1_addr/3 "/>
</bind>
</comp>

<comp id="449" class="1004" name="grp_access_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="11" slack="0"/>
<pin id="451" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="514" dir="0" index="3" bw="11" slack="1"/>
<pin id="515" dir="0" index="4" bw="8" slack="0"/>
<pin id="452" dir="1" index="2" bw="8" slack="0"/>
<pin id="516" dir="1" index="5" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="right_border_buf_1_val_1_0/3 stg_412/4 "/>
</bind>
</comp>

<comp id="454" class="1004" name="k_buf_1_val_2_addr_gep_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="456" dir="0" index="1" bw="1" slack="0"/>
<pin id="457" dir="0" index="2" bw="13" slack="0"/>
<pin id="458" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="k_buf_1_val_2_addr/3 "/>
</bind>
</comp>

<comp id="460" class="1004" name="grp_access_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="11" slack="0"/>
<pin id="462" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="510" dir="0" index="3" bw="11" slack="1"/>
<pin id="511" dir="0" index="4" bw="8" slack="0"/>
<pin id="463" dir="1" index="2" bw="8" slack="0"/>
<pin id="512" dir="1" index="5" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="src_kernel_win_1_val_2_0/3 stg_401/4 "/>
</bind>
</comp>

<comp id="465" class="1004" name="k_buf_2_val_0_addr_gep_fu_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="467" dir="0" index="1" bw="1" slack="0"/>
<pin id="468" dir="0" index="2" bw="13" slack="0"/>
<pin id="469" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="k_buf_2_val_0_addr/3 "/>
</bind>
</comp>

<comp id="471" class="1004" name="grp_access_fu_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="11" slack="0"/>
<pin id="473" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="530" dir="0" index="3" bw="11" slack="1"/>
<pin id="531" dir="0" index="4" bw="8" slack="0"/>
<pin id="474" dir="1" index="2" bw="8" slack="0"/>
<pin id="532" dir="1" index="5" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="right_border_buf_2_val_2_0/3 stg_503/4 "/>
</bind>
</comp>

<comp id="476" class="1004" name="k_buf_2_val_1_addr_gep_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="478" dir="0" index="1" bw="1" slack="0"/>
<pin id="479" dir="0" index="2" bw="13" slack="0"/>
<pin id="480" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="k_buf_2_val_1_addr/3 "/>
</bind>
</comp>

<comp id="482" class="1004" name="grp_access_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="11" slack="0"/>
<pin id="484" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="526" dir="0" index="3" bw="11" slack="1"/>
<pin id="527" dir="0" index="4" bw="8" slack="0"/>
<pin id="485" dir="1" index="2" bw="8" slack="0"/>
<pin id="528" dir="1" index="5" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="right_border_buf_2_val_1_0/3 stg_492/4 "/>
</bind>
</comp>

<comp id="487" class="1004" name="k_buf_2_val_2_addr_gep_fu_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="489" dir="0" index="1" bw="1" slack="0"/>
<pin id="490" dir="0" index="2" bw="13" slack="0"/>
<pin id="491" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="k_buf_2_val_2_addr/3 "/>
</bind>
</comp>

<comp id="493" class="1004" name="grp_access_fu_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="11" slack="0"/>
<pin id="495" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="522" dir="0" index="3" bw="11" slack="1"/>
<pin id="523" dir="0" index="4" bw="8" slack="0"/>
<pin id="496" dir="1" index="2" bw="8" slack="0"/>
<pin id="524" dir="1" index="5" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="src_kernel_win_2_val_2_0/3 stg_481/4 "/>
</bind>
</comp>

<comp id="534" class="1005" name="p_012_0_i_i_reg_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="12" slack="1"/>
<pin id="536" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="p_012_0_i_i (phireg) "/>
</bind>
</comp>

<comp id="538" class="1004" name="p_012_0_i_i_phi_fu_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="1" slack="1"/>
<pin id="540" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="541" dir="0" index="2" bw="12" slack="0"/>
<pin id="542" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="543" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_012_0_i_i/2 "/>
</bind>
</comp>

<comp id="545" class="1005" name="p_025_0_i_i_reg_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="12" slack="1"/>
<pin id="547" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="p_025_0_i_i (phireg) "/>
</bind>
</comp>

<comp id="549" class="1004" name="p_025_0_i_i_phi_fu_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="1" slack="1"/>
<pin id="551" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="552" dir="0" index="2" bw="12" slack="0"/>
<pin id="553" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="554" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_025_0_i_i/3 "/>
</bind>
</comp>

<comp id="556" class="1005" name="src_kernel_win_0_val_0_0_reg_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="558" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opset="src_kernel_win_0_val_0_0 (phireg) "/>
</bind>
</comp>

<comp id="559" class="1004" name="src_kernel_win_0_val_0_0_phi_fu_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="8" slack="0"/>
<pin id="561" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="562" dir="0" index="2" bw="8" slack="0"/>
<pin id="563" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="564" dir="0" index="4" bw="8" slack="0"/>
<pin id="565" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="566" dir="1" index="6" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="src_kernel_win_0_val_0_0/4 "/>
</bind>
</comp>

<comp id="567" class="1005" name="src_kernel_win_0_val_1_0_reg_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="569" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opset="src_kernel_win_0_val_1_0 (phireg) "/>
</bind>
</comp>

<comp id="570" class="1004" name="src_kernel_win_0_val_1_0_phi_fu_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="8" slack="0"/>
<pin id="572" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="573" dir="0" index="2" bw="8" slack="0"/>
<pin id="574" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="575" dir="0" index="4" bw="8" slack="0"/>
<pin id="576" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="577" dir="1" index="6" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="src_kernel_win_0_val_1_0/4 "/>
</bind>
</comp>

<comp id="578" class="1005" name="tmp_42_0_pr1_reg_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="1" slack="1"/>
<pin id="580" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_42_0_pr1 (phireg) "/>
</bind>
</comp>

<comp id="583" class="1004" name="tmp_42_0_pr1_phi_fu_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="1" slack="1"/>
<pin id="585" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="586" dir="0" index="2" bw="1" slack="1"/>
<pin id="587" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="588" dir="0" index="4" bw="1" slack="1"/>
<pin id="589" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="590" dir="0" index="6" bw="1" slack="1"/>
<pin id="591" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="592" dir="1" index="8" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_42_0_pr1/4 "/>
</bind>
</comp>

<comp id="597" class="1005" name="tmp_42_0_pr_reg_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="599" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_42_0_pr (phireg) "/>
</bind>
</comp>

<comp id="600" class="1004" name="tmp_42_0_pr_phi_fu_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="1" slack="0"/>
<pin id="602" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="603" dir="0" index="2" bw="1" slack="1"/>
<pin id="604" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="605" dir="0" index="4" bw="1" slack="1"/>
<pin id="606" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="607" dir="0" index="6" bw="1" slack="1"/>
<pin id="608" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="609" dir="1" index="8" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_42_0_pr/4 "/>
</bind>
</comp>

<comp id="611" class="1005" name="src_kernel_win_1_val_0_0_reg_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="613" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opset="src_kernel_win_1_val_0_0 (phireg) "/>
</bind>
</comp>

<comp id="614" class="1004" name="src_kernel_win_1_val_0_0_phi_fu_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="8" slack="0"/>
<pin id="616" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="617" dir="0" index="2" bw="8" slack="0"/>
<pin id="618" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="619" dir="0" index="4" bw="8" slack="0"/>
<pin id="620" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="621" dir="1" index="6" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="src_kernel_win_1_val_0_0/4 "/>
</bind>
</comp>

<comp id="622" class="1005" name="src_kernel_win_1_val_1_0_reg_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="624" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opset="src_kernel_win_1_val_1_0 (phireg) "/>
</bind>
</comp>

<comp id="625" class="1004" name="src_kernel_win_1_val_1_0_phi_fu_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="8" slack="0"/>
<pin id="627" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="628" dir="0" index="2" bw="8" slack="0"/>
<pin id="629" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="630" dir="0" index="4" bw="8" slack="0"/>
<pin id="631" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="632" dir="1" index="6" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="src_kernel_win_1_val_1_0/4 "/>
</bind>
</comp>

<comp id="633" class="1005" name="tmp_42_1_pr1_reg_633">
<pin_list>
<pin id="634" dir="0" index="0" bw="1" slack="1"/>
<pin id="635" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_42_1_pr1 (phireg) "/>
</bind>
</comp>

<comp id="638" class="1004" name="tmp_42_1_pr1_phi_fu_638">
<pin_list>
<pin id="639" dir="0" index="0" bw="1" slack="1"/>
<pin id="640" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="641" dir="0" index="2" bw="1" slack="1"/>
<pin id="642" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="643" dir="0" index="4" bw="1" slack="1"/>
<pin id="644" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="645" dir="0" index="6" bw="1" slack="1"/>
<pin id="646" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="647" dir="1" index="8" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_42_1_pr1/4 "/>
</bind>
</comp>

<comp id="652" class="1005" name="tmp_42_1_pr_reg_652">
<pin_list>
<pin id="653" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="654" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_42_1_pr (phireg) "/>
</bind>
</comp>

<comp id="655" class="1004" name="tmp_42_1_pr_phi_fu_655">
<pin_list>
<pin id="656" dir="0" index="0" bw="1" slack="0"/>
<pin id="657" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="658" dir="0" index="2" bw="1" slack="1"/>
<pin id="659" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="660" dir="0" index="4" bw="1" slack="1"/>
<pin id="661" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="662" dir="0" index="6" bw="1" slack="1"/>
<pin id="663" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="664" dir="1" index="8" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_42_1_pr/4 "/>
</bind>
</comp>

<comp id="666" class="1005" name="src_kernel_win_2_val_0_0_reg_666">
<pin_list>
<pin id="667" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="668" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opset="src_kernel_win_2_val_0_0 (phireg) "/>
</bind>
</comp>

<comp id="669" class="1004" name="src_kernel_win_2_val_0_0_phi_fu_669">
<pin_list>
<pin id="670" dir="0" index="0" bw="8" slack="0"/>
<pin id="671" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="672" dir="0" index="2" bw="8" slack="0"/>
<pin id="673" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="674" dir="0" index="4" bw="8" slack="0"/>
<pin id="675" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="676" dir="1" index="6" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="src_kernel_win_2_val_0_0/4 "/>
</bind>
</comp>

<comp id="677" class="1005" name="src_kernel_win_2_val_1_0_reg_677">
<pin_list>
<pin id="678" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="679" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opset="src_kernel_win_2_val_1_0 (phireg) "/>
</bind>
</comp>

<comp id="680" class="1004" name="src_kernel_win_2_val_1_0_phi_fu_680">
<pin_list>
<pin id="681" dir="0" index="0" bw="8" slack="0"/>
<pin id="682" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="683" dir="0" index="2" bw="8" slack="0"/>
<pin id="684" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="685" dir="0" index="4" bw="8" slack="0"/>
<pin id="686" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="687" dir="1" index="6" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="src_kernel_win_2_val_1_0/4 "/>
</bind>
</comp>

<comp id="688" class="1005" name="tmp_42_2_pr1_reg_688">
<pin_list>
<pin id="689" dir="0" index="0" bw="1" slack="1"/>
<pin id="690" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_42_2_pr1 (phireg) "/>
</bind>
</comp>

<comp id="693" class="1004" name="tmp_42_2_pr1_phi_fu_693">
<pin_list>
<pin id="694" dir="0" index="0" bw="1" slack="1"/>
<pin id="695" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="696" dir="0" index="2" bw="1" slack="1"/>
<pin id="697" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="698" dir="0" index="4" bw="1" slack="1"/>
<pin id="699" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="700" dir="0" index="6" bw="1" slack="1"/>
<pin id="701" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="702" dir="1" index="8" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_42_2_pr1/4 "/>
</bind>
</comp>

<comp id="707" class="1005" name="tmp_42_2_pr_reg_707">
<pin_list>
<pin id="708" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="709" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_42_2_pr (phireg) "/>
</bind>
</comp>

<comp id="710" class="1004" name="tmp_42_2_pr_phi_fu_710">
<pin_list>
<pin id="711" dir="0" index="0" bw="1" slack="0"/>
<pin id="712" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="713" dir="0" index="2" bw="1" slack="1"/>
<pin id="714" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="715" dir="0" index="4" bw="1" slack="1"/>
<pin id="716" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="717" dir="0" index="6" bw="1" slack="1"/>
<pin id="718" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="719" dir="1" index="8" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_42_2_pr/4 "/>
</bind>
</comp>

<comp id="722" class="1004" name="grp_store_fu_722">
<pin_list>
<pin id="723" dir="0" index="0" bw="8" slack="0"/>
<pin id="724" dir="0" index="1" bw="8" slack="3"/>
<pin id="725" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_276/4 stg_280/4 stg_284/4 "/>
</bind>
</comp>

<comp id="726" class="1004" name="grp_store_fu_726">
<pin_list>
<pin id="727" dir="0" index="0" bw="8" slack="0"/>
<pin id="728" dir="0" index="1" bw="8" slack="3"/>
<pin id="729" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_278/4 stg_282/4 stg_286/4 "/>
</bind>
</comp>

<comp id="730" class="1004" name="grp_store_fu_730">
<pin_list>
<pin id="731" dir="0" index="0" bw="8" slack="0"/>
<pin id="732" dir="0" index="1" bw="8" slack="3"/>
<pin id="733" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_285/4 stg_314/4 stg_345/4 "/>
</bind>
</comp>

<comp id="735" class="1004" name="grp_store_fu_735">
<pin_list>
<pin id="736" dir="0" index="0" bw="8" slack="0"/>
<pin id="737" dir="0" index="1" bw="8" slack="3"/>
<pin id="738" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_299/4 stg_304/4 stg_309/4 "/>
</bind>
</comp>

<comp id="740" class="1004" name="grp_store_fu_740">
<pin_list>
<pin id="741" dir="0" index="0" bw="8" slack="0"/>
<pin id="742" dir="0" index="1" bw="8" slack="3"/>
<pin id="743" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_301/4 stg_306/4 stg_311/4 "/>
</bind>
</comp>

<comp id="745" class="1004" name="grp_store_fu_745">
<pin_list>
<pin id="746" dir="0" index="0" bw="8" slack="0"/>
<pin id="747" dir="0" index="1" bw="8" slack="3"/>
<pin id="748" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_313/4 stg_344/4 "/>
</bind>
</comp>

<comp id="750" class="1004" name="grp_store_fu_750">
<pin_list>
<pin id="751" dir="0" index="0" bw="8" slack="0"/>
<pin id="752" dir="0" index="1" bw="8" slack="3"/>
<pin id="753" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_315/4 stg_346/4 "/>
</bind>
</comp>

<comp id="755" class="1004" name="grp_store_fu_755">
<pin_list>
<pin id="756" dir="0" index="0" bw="8" slack="0"/>
<pin id="757" dir="0" index="1" bw="8" slack="3"/>
<pin id="758" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_356/4 stg_360/4 stg_364/4 "/>
</bind>
</comp>

<comp id="759" class="1004" name="grp_store_fu_759">
<pin_list>
<pin id="760" dir="0" index="0" bw="8" slack="0"/>
<pin id="761" dir="0" index="1" bw="8" slack="3"/>
<pin id="762" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_358/4 stg_362/4 stg_366/4 "/>
</bind>
</comp>

<comp id="763" class="1004" name="grp_store_fu_763">
<pin_list>
<pin id="764" dir="0" index="0" bw="8" slack="0"/>
<pin id="765" dir="0" index="1" bw="8" slack="3"/>
<pin id="766" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_365/4 stg_394/4 stg_425/4 "/>
</bind>
</comp>

<comp id="768" class="1004" name="grp_store_fu_768">
<pin_list>
<pin id="769" dir="0" index="0" bw="8" slack="0"/>
<pin id="770" dir="0" index="1" bw="8" slack="3"/>
<pin id="771" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_379/4 stg_384/4 stg_389/4 "/>
</bind>
</comp>

<comp id="773" class="1004" name="grp_store_fu_773">
<pin_list>
<pin id="774" dir="0" index="0" bw="8" slack="0"/>
<pin id="775" dir="0" index="1" bw="8" slack="3"/>
<pin id="776" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_381/4 stg_386/4 stg_391/4 "/>
</bind>
</comp>

<comp id="778" class="1004" name="grp_store_fu_778">
<pin_list>
<pin id="779" dir="0" index="0" bw="8" slack="0"/>
<pin id="780" dir="0" index="1" bw="8" slack="3"/>
<pin id="781" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_393/4 stg_424/4 "/>
</bind>
</comp>

<comp id="783" class="1004" name="grp_store_fu_783">
<pin_list>
<pin id="784" dir="0" index="0" bw="8" slack="0"/>
<pin id="785" dir="0" index="1" bw="8" slack="3"/>
<pin id="786" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_395/4 stg_426/4 "/>
</bind>
</comp>

<comp id="788" class="1004" name="grp_store_fu_788">
<pin_list>
<pin id="789" dir="0" index="0" bw="8" slack="0"/>
<pin id="790" dir="0" index="1" bw="8" slack="3"/>
<pin id="791" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_436/4 stg_440/4 stg_444/4 "/>
</bind>
</comp>

<comp id="792" class="1004" name="grp_store_fu_792">
<pin_list>
<pin id="793" dir="0" index="0" bw="8" slack="0"/>
<pin id="794" dir="0" index="1" bw="8" slack="3"/>
<pin id="795" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_438/4 stg_442/4 stg_446/4 "/>
</bind>
</comp>

<comp id="796" class="1004" name="grp_store_fu_796">
<pin_list>
<pin id="797" dir="0" index="0" bw="8" slack="0"/>
<pin id="798" dir="0" index="1" bw="8" slack="3"/>
<pin id="799" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_445/4 stg_474/4 stg_505/4 "/>
</bind>
</comp>

<comp id="801" class="1004" name="grp_store_fu_801">
<pin_list>
<pin id="802" dir="0" index="0" bw="8" slack="0"/>
<pin id="803" dir="0" index="1" bw="8" slack="3"/>
<pin id="804" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_459/4 stg_464/4 stg_469/4 "/>
</bind>
</comp>

<comp id="806" class="1004" name="grp_store_fu_806">
<pin_list>
<pin id="807" dir="0" index="0" bw="8" slack="0"/>
<pin id="808" dir="0" index="1" bw="8" slack="3"/>
<pin id="809" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_461/4 stg_466/4 stg_471/4 "/>
</bind>
</comp>

<comp id="811" class="1004" name="grp_store_fu_811">
<pin_list>
<pin id="812" dir="0" index="0" bw="8" slack="0"/>
<pin id="813" dir="0" index="1" bw="8" slack="3"/>
<pin id="814" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_473/4 stg_504/4 "/>
</bind>
</comp>

<comp id="816" class="1004" name="grp_store_fu_816">
<pin_list>
<pin id="817" dir="0" index="0" bw="8" slack="0"/>
<pin id="818" dir="0" index="1" bw="8" slack="3"/>
<pin id="819" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_475/4 stg_506/4 "/>
</bind>
</comp>

<comp id="821" class="1004" name="rows_cast_fu_821">
<pin_list>
<pin id="822" dir="0" index="0" bw="12" slack="0"/>
<pin id="823" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="rows_cast/1 "/>
</bind>
</comp>

<comp id="825" class="1004" name="cols_cast1_fu_825">
<pin_list>
<pin id="826" dir="0" index="0" bw="12" slack="0"/>
<pin id="827" dir="1" index="1" bw="14" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="cols_cast1/1 "/>
</bind>
</comp>

<comp id="829" class="1004" name="cols_cast_fu_829">
<pin_list>
<pin id="830" dir="0" index="0" bw="12" slack="0"/>
<pin id="831" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="cols_cast/1 "/>
</bind>
</comp>

<comp id="833" class="1004" name="heightloop_fu_833">
<pin_list>
<pin id="834" dir="0" index="0" bw="12" slack="0"/>
<pin id="835" dir="0" index="1" bw="4" slack="0"/>
<pin id="836" dir="1" index="2" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="heightloop/1 "/>
</bind>
</comp>

<comp id="839" class="1004" name="widthloop_fu_839">
<pin_list>
<pin id="840" dir="0" index="0" bw="12" slack="0"/>
<pin id="841" dir="0" index="1" bw="3" slack="0"/>
<pin id="842" dir="1" index="2" bw="13" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="widthloop/1 "/>
</bind>
</comp>

<comp id="845" class="1004" name="tmp_7_fu_845">
<pin_list>
<pin id="846" dir="0" index="0" bw="12" slack="0"/>
<pin id="847" dir="0" index="1" bw="3" slack="0"/>
<pin id="848" dir="1" index="2" bw="13" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_7/1 "/>
</bind>
</comp>

<comp id="851" class="1004" name="tmp_fu_851">
<pin_list>
<pin id="852" dir="0" index="0" bw="12" slack="0"/>
<pin id="853" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="855" class="1004" name="p_neg218_i_i_cast_fu_855">
<pin_list>
<pin id="856" dir="0" index="0" bw="2" slack="0"/>
<pin id="857" dir="0" index="1" bw="2" slack="0"/>
<pin id="858" dir="1" index="2" bw="2" slack="2"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="p_neg218_i_i_cast/1 "/>
</bind>
</comp>

<comp id="861" class="1004" name="ref_fu_861">
<pin_list>
<pin id="862" dir="0" index="0" bw="12" slack="0"/>
<pin id="863" dir="0" index="1" bw="1" slack="0"/>
<pin id="864" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ref/1 "/>
</bind>
</comp>

<comp id="867" class="1004" name="tmp_2_i_fu_867">
<pin_list>
<pin id="868" dir="0" index="0" bw="12" slack="0"/>
<pin id="869" dir="0" index="1" bw="1" slack="0"/>
<pin id="870" dir="1" index="2" bw="13" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_2_i/1 "/>
</bind>
</comp>

<comp id="873" class="1004" name="tmp_11_fu_873">
<pin_list>
<pin id="874" dir="0" index="0" bw="13" slack="0"/>
<pin id="875" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_11/1 "/>
</bind>
</comp>

<comp id="877" class="1004" name="len_cast1_i7_fu_877">
<pin_list>
<pin id="878" dir="0" index="0" bw="12" slack="0"/>
<pin id="879" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="len_cast1_i7/1 "/>
</bind>
</comp>

<comp id="881" class="1004" name="tmp_8_cast_fu_881">
<pin_list>
<pin id="882" dir="0" index="0" bw="12" slack="0"/>
<pin id="883" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_8_cast/2 "/>
</bind>
</comp>

<comp id="885" class="1004" name="tmp_9_fu_885">
<pin_list>
<pin id="886" dir="0" index="0" bw="13" slack="0"/>
<pin id="887" dir="0" index="1" bw="13" slack="1"/>
<pin id="888" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_9/2 "/>
</bind>
</comp>

<comp id="890" class="1004" name="i_V_fu_890">
<pin_list>
<pin id="891" dir="0" index="0" bw="12" slack="0"/>
<pin id="892" dir="0" index="1" bw="1" slack="0"/>
<pin id="893" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_V/2 "/>
</bind>
</comp>

<comp id="896" class="1004" name="tmp_s_fu_896">
<pin_list>
<pin id="897" dir="0" index="0" bw="12" slack="0"/>
<pin id="898" dir="0" index="1" bw="12" slack="0"/>
<pin id="899" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="902" class="1004" name="ImagLoc_y_fu_902">
<pin_list>
<pin id="903" dir="0" index="0" bw="12" slack="0"/>
<pin id="904" dir="0" index="1" bw="3" slack="0"/>
<pin id="905" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ImagLoc_y/2 "/>
</bind>
</comp>

<comp id="908" class="1004" name="tmp_2_fu_908">
<pin_list>
<pin id="909" dir="0" index="0" bw="13" slack="0"/>
<pin id="910" dir="0" index="1" bw="13" slack="0"/>
<pin id="911" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_2/2 "/>
</bind>
</comp>

<comp id="914" class="1004" name="tmp_12_fu_914">
<pin_list>
<pin id="915" dir="0" index="0" bw="12" slack="0"/>
<pin id="916" dir="0" index="1" bw="13" slack="0"/>
<pin id="917" dir="0" index="2" bw="1" slack="0"/>
<pin id="918" dir="0" index="3" bw="5" slack="0"/>
<pin id="919" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_12/2 "/>
</bind>
</comp>

<comp id="924" class="1004" name="icmp_fu_924">
<pin_list>
<pin id="925" dir="0" index="0" bw="12" slack="0"/>
<pin id="926" dir="0" index="1" bw="12" slack="0"/>
<pin id="927" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp/2 "/>
</bind>
</comp>

<comp id="930" class="1004" name="tmp_34_2_fu_930">
<pin_list>
<pin id="931" dir="0" index="0" bw="13" slack="0"/>
<pin id="932" dir="0" index="1" bw="13" slack="1"/>
<pin id="933" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_34_2/2 "/>
</bind>
</comp>

<comp id="935" class="1004" name="or_cond_2_fu_935">
<pin_list>
<pin id="936" dir="0" index="0" bw="1" slack="0"/>
<pin id="937" dir="0" index="1" bw="1" slack="0"/>
<pin id="938" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="or_cond_2/2 "/>
</bind>
</comp>

<comp id="941" class="1004" name="tmp_13_fu_941">
<pin_list>
<pin id="942" dir="0" index="0" bw="1" slack="0"/>
<pin id="943" dir="0" index="1" bw="13" slack="0"/>
<pin id="944" dir="0" index="2" bw="5" slack="0"/>
<pin id="945" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_13/2 "/>
</bind>
</comp>

<comp id="949" class="1004" name="rev_fu_949">
<pin_list>
<pin id="950" dir="0" index="0" bw="1" slack="0"/>
<pin id="951" dir="0" index="1" bw="1" slack="0"/>
<pin id="952" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="rev/2 "/>
</bind>
</comp>

<comp id="955" class="1004" name="p_i_i_2_cast_cast_fu_955">
<pin_list>
<pin id="956" dir="0" index="0" bw="1" slack="0"/>
<pin id="957" dir="0" index="1" bw="2" slack="0"/>
<pin id="958" dir="0" index="2" bw="2" slack="1"/>
<pin id="959" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_i_i_2_cast_cast/2 "/>
</bind>
</comp>

<comp id="962" class="1004" name="tmp_i7_fu_962">
<pin_list>
<pin id="963" dir="0" index="0" bw="13" slack="0"/>
<pin id="964" dir="0" index="1" bw="13" slack="1"/>
<pin id="965" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_i7/2 "/>
</bind>
</comp>

<comp id="967" class="1004" name="or_cond_i7_fu_967">
<pin_list>
<pin id="968" dir="0" index="0" bw="1" slack="0"/>
<pin id="969" dir="0" index="1" bw="1" slack="0"/>
<pin id="970" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="or_cond_i7/2 "/>
</bind>
</comp>

<comp id="973" class="1004" name="tmp_14_fu_973">
<pin_list>
<pin id="974" dir="0" index="0" bw="1" slack="0"/>
<pin id="975" dir="0" index="1" bw="13" slack="0"/>
<pin id="976" dir="0" index="2" bw="5" slack="0"/>
<pin id="977" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_14/2 "/>
</bind>
</comp>

<comp id="981" class="1004" name="p_assign_7_fu_981">
<pin_list>
<pin id="982" dir="0" index="0" bw="1" slack="0"/>
<pin id="983" dir="0" index="1" bw="13" slack="0"/>
<pin id="984" dir="0" index="2" bw="13" slack="1"/>
<pin id="985" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_assign_7/2 "/>
</bind>
</comp>

<comp id="988" class="1004" name="p_assign_1_i7_fu_988">
<pin_list>
<pin id="989" dir="0" index="0" bw="1" slack="0"/>
<pin id="990" dir="0" index="1" bw="13" slack="0"/>
<pin id="991" dir="0" index="2" bw="13" slack="0"/>
<pin id="992" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_assign_1_i7/2 "/>
</bind>
</comp>

<comp id="996" class="1004" name="tmp_16_fu_996">
<pin_list>
<pin id="997" dir="0" index="0" bw="13" slack="0"/>
<pin id="998" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_16/2 "/>
</bind>
</comp>

<comp id="1000" class="1004" name="locy_2_fu_1000">
<pin_list>
<pin id="1001" dir="0" index="0" bw="2" slack="0"/>
<pin id="1002" dir="0" index="1" bw="2" slack="0"/>
<pin id="1003" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="locy_2/2 "/>
</bind>
</comp>

<comp id="1006" class="1004" name="sel_tmp_fu_1006">
<pin_list>
<pin id="1007" dir="0" index="0" bw="2" slack="0"/>
<pin id="1008" dir="0" index="1" bw="2" slack="0"/>
<pin id="1009" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="sel_tmp/2 "/>
</bind>
</comp>

<comp id="1012" class="1004" name="sel_tmp2_fu_1012">
<pin_list>
<pin id="1013" dir="0" index="0" bw="2" slack="0"/>
<pin id="1014" dir="0" index="1" bw="2" slack="0"/>
<pin id="1015" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="sel_tmp2/2 "/>
</bind>
</comp>

<comp id="1018" class="1004" name="y_1_2_fu_1018">
<pin_list>
<pin id="1019" dir="0" index="0" bw="12" slack="0"/>
<pin id="1020" dir="0" index="1" bw="4" slack="0"/>
<pin id="1021" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="y_1_2/2 "/>
</bind>
</comp>

<comp id="1024" class="1004" name="tmp_19_fu_1024">
<pin_list>
<pin id="1025" dir="0" index="0" bw="1" slack="0"/>
<pin id="1026" dir="0" index="1" bw="13" slack="0"/>
<pin id="1027" dir="0" index="2" bw="5" slack="0"/>
<pin id="1028" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_19/2 "/>
</bind>
</comp>

<comp id="1032" class="1004" name="rev1_fu_1032">
<pin_list>
<pin id="1033" dir="0" index="0" bw="1" slack="0"/>
<pin id="1034" dir="0" index="1" bw="1" slack="0"/>
<pin id="1035" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="rev1/2 "/>
</bind>
</comp>

<comp id="1038" class="1004" name="p_cast3_i8_fu_1038">
<pin_list>
<pin id="1039" dir="0" index="0" bw="13" slack="0"/>
<pin id="1040" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_cast3_i8/2 "/>
</bind>
</comp>

<comp id="1042" class="1004" name="tmp_i8_fu_1042">
<pin_list>
<pin id="1043" dir="0" index="0" bw="13" slack="0"/>
<pin id="1044" dir="0" index="1" bw="13" slack="1"/>
<pin id="1045" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_i8/2 "/>
</bind>
</comp>

<comp id="1047" class="1004" name="or_cond_i8_fu_1047">
<pin_list>
<pin id="1048" dir="0" index="0" bw="1" slack="0"/>
<pin id="1049" dir="0" index="1" bw="1" slack="0"/>
<pin id="1050" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="or_cond_i8/2 "/>
</bind>
</comp>

<comp id="1053" class="1004" name="tmp_20_fu_1053">
<pin_list>
<pin id="1054" dir="0" index="0" bw="1" slack="0"/>
<pin id="1055" dir="0" index="1" bw="13" slack="0"/>
<pin id="1056" dir="0" index="2" bw="5" slack="0"/>
<pin id="1057" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_20/2 "/>
</bind>
</comp>

<comp id="1061" class="1004" name="p_assign_8_fu_1061">
<pin_list>
<pin id="1062" dir="0" index="0" bw="1" slack="0"/>
<pin id="1063" dir="0" index="1" bw="13" slack="0"/>
<pin id="1064" dir="0" index="2" bw="13" slack="1"/>
<pin id="1065" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_assign_8/2 "/>
</bind>
</comp>

<comp id="1068" class="1004" name="p_assign_1_i8_fu_1068">
<pin_list>
<pin id="1069" dir="0" index="0" bw="1" slack="0"/>
<pin id="1070" dir="0" index="1" bw="13" slack="0"/>
<pin id="1071" dir="0" index="2" bw="13" slack="0"/>
<pin id="1072" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_assign_1_i8/2 "/>
</bind>
</comp>

<comp id="1076" class="1004" name="tmp_21_fu_1076">
<pin_list>
<pin id="1077" dir="0" index="0" bw="13" slack="0"/>
<pin id="1078" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_21/2 "/>
</bind>
</comp>

<comp id="1080" class="1004" name="locy_2_1_fu_1080">
<pin_list>
<pin id="1081" dir="0" index="0" bw="2" slack="0"/>
<pin id="1082" dir="0" index="1" bw="2" slack="0"/>
<pin id="1083" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="locy_2_1/2 "/>
</bind>
</comp>

<comp id="1086" class="1004" name="sel_tmp3_fu_1086">
<pin_list>
<pin id="1087" dir="0" index="0" bw="2" slack="0"/>
<pin id="1088" dir="0" index="1" bw="2" slack="0"/>
<pin id="1089" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="sel_tmp3/2 "/>
</bind>
</comp>

<comp id="1092" class="1004" name="sel_tmp4_fu_1092">
<pin_list>
<pin id="1093" dir="0" index="0" bw="2" slack="0"/>
<pin id="1094" dir="0" index="1" bw="2" slack="0"/>
<pin id="1095" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="sel_tmp4/2 "/>
</bind>
</comp>

<comp id="1098" class="1004" name="y_1_2_1_fu_1098">
<pin_list>
<pin id="1099" dir="0" index="0" bw="12" slack="0"/>
<pin id="1100" dir="0" index="1" bw="4" slack="0"/>
<pin id="1101" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="y_1_2_1/2 "/>
</bind>
</comp>

<comp id="1104" class="1004" name="tmp_22_fu_1104">
<pin_list>
<pin id="1105" dir="0" index="0" bw="1" slack="0"/>
<pin id="1106" dir="0" index="1" bw="13" slack="0"/>
<pin id="1107" dir="0" index="2" bw="5" slack="0"/>
<pin id="1108" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_22/2 "/>
</bind>
</comp>

<comp id="1112" class="1004" name="rev2_fu_1112">
<pin_list>
<pin id="1113" dir="0" index="0" bw="1" slack="0"/>
<pin id="1114" dir="0" index="1" bw="1" slack="0"/>
<pin id="1115" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="rev2/2 "/>
</bind>
</comp>

<comp id="1118" class="1004" name="p_cast3_i9_fu_1118">
<pin_list>
<pin id="1119" dir="0" index="0" bw="13" slack="0"/>
<pin id="1120" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_cast3_i9/2 "/>
</bind>
</comp>

<comp id="1122" class="1004" name="tmp_i9_fu_1122">
<pin_list>
<pin id="1123" dir="0" index="0" bw="13" slack="0"/>
<pin id="1124" dir="0" index="1" bw="13" slack="1"/>
<pin id="1125" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_i9/2 "/>
</bind>
</comp>

<comp id="1127" class="1004" name="or_cond_i9_fu_1127">
<pin_list>
<pin id="1128" dir="0" index="0" bw="1" slack="0"/>
<pin id="1129" dir="0" index="1" bw="1" slack="0"/>
<pin id="1130" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="or_cond_i9/2 "/>
</bind>
</comp>

<comp id="1133" class="1004" name="tmp_23_fu_1133">
<pin_list>
<pin id="1134" dir="0" index="0" bw="1" slack="0"/>
<pin id="1135" dir="0" index="1" bw="13" slack="0"/>
<pin id="1136" dir="0" index="2" bw="5" slack="0"/>
<pin id="1137" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_23/2 "/>
</bind>
</comp>

<comp id="1141" class="1004" name="p_assign_9_fu_1141">
<pin_list>
<pin id="1142" dir="0" index="0" bw="1" slack="0"/>
<pin id="1143" dir="0" index="1" bw="13" slack="0"/>
<pin id="1144" dir="0" index="2" bw="13" slack="1"/>
<pin id="1145" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_assign_9/2 "/>
</bind>
</comp>

<comp id="1148" class="1004" name="p_assign_1_i9_fu_1148">
<pin_list>
<pin id="1149" dir="0" index="0" bw="1" slack="0"/>
<pin id="1150" dir="0" index="1" bw="13" slack="0"/>
<pin id="1151" dir="0" index="2" bw="13" slack="0"/>
<pin id="1152" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_assign_1_i9/2 "/>
</bind>
</comp>

<comp id="1156" class="1004" name="tmp_24_fu_1156">
<pin_list>
<pin id="1157" dir="0" index="0" bw="13" slack="0"/>
<pin id="1158" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_24/2 "/>
</bind>
</comp>

<comp id="1160" class="1004" name="locy_2_2_fu_1160">
<pin_list>
<pin id="1161" dir="0" index="0" bw="2" slack="0"/>
<pin id="1162" dir="0" index="1" bw="2" slack="0"/>
<pin id="1163" dir="1" index="2" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="locy_2_2/2 "/>
</bind>
</comp>

<comp id="1166" class="1004" name="tmp_10_cast_fu_1166">
<pin_list>
<pin id="1167" dir="0" index="0" bw="12" slack="0"/>
<pin id="1168" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_10_cast/3 "/>
</bind>
</comp>

<comp id="1170" class="1004" name="tmp_6_fu_1170">
<pin_list>
<pin id="1171" dir="0" index="0" bw="13" slack="0"/>
<pin id="1172" dir="0" index="1" bw="13" slack="2"/>
<pin id="1173" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_6/3 "/>
</bind>
</comp>

<comp id="1175" class="1004" name="j_V_fu_1175">
<pin_list>
<pin id="1176" dir="0" index="0" bw="12" slack="0"/>
<pin id="1177" dir="0" index="1" bw="1" slack="0"/>
<pin id="1178" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_V/3 "/>
</bind>
</comp>

<comp id="1181" class="1004" name="tmp_25_fu_1181">
<pin_list>
<pin id="1182" dir="0" index="0" bw="11" slack="0"/>
<pin id="1183" dir="0" index="1" bw="12" slack="0"/>
<pin id="1184" dir="0" index="2" bw="1" slack="0"/>
<pin id="1185" dir="0" index="3" bw="5" slack="0"/>
<pin id="1186" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_25/3 "/>
</bind>
</comp>

<comp id="1191" class="1004" name="icmp1_fu_1191">
<pin_list>
<pin id="1192" dir="0" index="0" bw="11" slack="0"/>
<pin id="1193" dir="0" index="1" bw="11" slack="0"/>
<pin id="1194" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp1/3 "/>
</bind>
</comp>

<comp id="1197" class="1004" name="or_cond217_i_i_fu_1197">
<pin_list>
<pin id="1198" dir="0" index="0" bw="1" slack="1"/>
<pin id="1199" dir="0" index="1" bw="1" slack="0"/>
<pin id="1200" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="or_cond217_i_i/3 "/>
</bind>
</comp>

<comp id="1202" class="1004" name="ImagLoc_x_fu_1202">
<pin_list>
<pin id="1203" dir="0" index="0" bw="12" slack="0"/>
<pin id="1204" dir="0" index="1" bw="1" slack="0"/>
<pin id="1205" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ImagLoc_x/3 "/>
</bind>
</comp>

<comp id="1208" class="1004" name="ImagLoc_x_cast_fu_1208">
<pin_list>
<pin id="1209" dir="0" index="0" bw="13" slack="0"/>
<pin id="1210" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="ImagLoc_x_cast/3 "/>
</bind>
</comp>

<comp id="1212" class="1004" name="tmp_26_fu_1212">
<pin_list>
<pin id="1213" dir="0" index="0" bw="13" slack="0"/>
<pin id="1214" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_26/3 "/>
</bind>
</comp>

<comp id="1216" class="1004" name="tmp_27_fu_1216">
<pin_list>
<pin id="1217" dir="0" index="0" bw="1" slack="0"/>
<pin id="1218" dir="0" index="1" bw="13" slack="0"/>
<pin id="1219" dir="0" index="2" bw="5" slack="0"/>
<pin id="1220" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_27/3 "/>
</bind>
</comp>

<comp id="1224" class="1004" name="rev3_fu_1224">
<pin_list>
<pin id="1225" dir="0" index="0" bw="1" slack="0"/>
<pin id="1226" dir="0" index="1" bw="1" slack="0"/>
<pin id="1227" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="rev3/3 "/>
</bind>
</comp>

<comp id="1230" class="1004" name="tmp_i_fu_1230">
<pin_list>
<pin id="1231" dir="0" index="0" bw="13" slack="0"/>
<pin id="1232" dir="0" index="1" bw="13" slack="2"/>
<pin id="1233" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_i/3 "/>
</bind>
</comp>

<comp id="1235" class="1004" name="or_cond_i_fu_1235">
<pin_list>
<pin id="1236" dir="0" index="0" bw="1" slack="0"/>
<pin id="1237" dir="0" index="1" bw="1" slack="0"/>
<pin id="1238" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="or_cond_i/3 "/>
</bind>
</comp>

<comp id="1241" class="1004" name="tmp_28_fu_1241">
<pin_list>
<pin id="1242" dir="0" index="0" bw="1" slack="0"/>
<pin id="1243" dir="0" index="1" bw="13" slack="0"/>
<pin id="1244" dir="0" index="2" bw="5" slack="0"/>
<pin id="1245" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_28/3 "/>
</bind>
</comp>

<comp id="1249" class="1004" name="p_assign_fu_1249">
<pin_list>
<pin id="1250" dir="0" index="0" bw="1" slack="0"/>
<pin id="1251" dir="0" index="1" bw="13" slack="0"/>
<pin id="1252" dir="0" index="2" bw="13" slack="2"/>
<pin id="1253" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_assign/3 "/>
</bind>
</comp>

<comp id="1256" class="1004" name="p_assign_1_i_fu_1256">
<pin_list>
<pin id="1257" dir="0" index="0" bw="1" slack="0"/>
<pin id="1258" dir="0" index="1" bw="13" slack="0"/>
<pin id="1259" dir="0" index="2" bw="13" slack="0"/>
<pin id="1260" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_assign_1_i/3 "/>
</bind>
</comp>

<comp id="1264" class="1004" name="tmp_29_fu_1264">
<pin_list>
<pin id="1265" dir="0" index="0" bw="13" slack="0"/>
<pin id="1266" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_29/3 "/>
</bind>
</comp>

<comp id="1268" class="1004" name="tmp_4_fu_1268">
<pin_list>
<pin id="1269" dir="0" index="0" bw="13" slack="0"/>
<pin id="1270" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_4/3 "/>
</bind>
</comp>

<comp id="1281" class="1004" name="brmerge_fu_1281">
<pin_list>
<pin id="1282" dir="0" index="0" bw="1" slack="1"/>
<pin id="1283" dir="0" index="1" bw="1" slack="1"/>
<pin id="1284" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="brmerge/3 "/>
</bind>
</comp>

<comp id="1285" class="1004" name="tmp_1_fu_1285">
<pin_list>
<pin id="1286" dir="0" index="0" bw="13" slack="0"/>
<pin id="1287" dir="0" index="1" bw="13" slack="2"/>
<pin id="1288" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_1/3 "/>
</bind>
</comp>

<comp id="1290" class="1004" name="col_assign_fu_1290">
<pin_list>
<pin id="1291" dir="0" index="0" bw="2" slack="0"/>
<pin id="1292" dir="0" index="1" bw="2" slack="2"/>
<pin id="1293" dir="1" index="2" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="col_assign/3 "/>
</bind>
</comp>

<comp id="1295" class="1004" name="tmp_42_1_fu_1295">
<pin_list>
<pin id="1296" dir="0" index="0" bw="13" slack="0"/>
<pin id="1297" dir="0" index="1" bw="13" slack="2"/>
<pin id="1298" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_42_1/3 "/>
</bind>
</comp>

<comp id="1300" class="1004" name="col_assign_1_fu_1300">
<pin_list>
<pin id="1301" dir="0" index="0" bw="2" slack="0"/>
<pin id="1302" dir="0" index="1" bw="2" slack="2"/>
<pin id="1303" dir="1" index="2" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="col_assign_1/3 "/>
</bind>
</comp>

<comp id="1305" class="1004" name="tmp_42_2_fu_1305">
<pin_list>
<pin id="1306" dir="0" index="0" bw="13" slack="0"/>
<pin id="1307" dir="0" index="1" bw="13" slack="2"/>
<pin id="1308" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_42_2/3 "/>
</bind>
</comp>

<comp id="1310" class="1004" name="col_assign_s_fu_1310">
<pin_list>
<pin id="1311" dir="0" index="0" bw="2" slack="0"/>
<pin id="1312" dir="0" index="1" bw="2" slack="2"/>
<pin id="1313" dir="1" index="2" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="col_assign_s/3 "/>
</bind>
</comp>

<comp id="1315" class="1004" name="src_kernel_win_0_val_0_1_6_load_fu_1315">
<pin_list>
<pin id="1316" dir="0" index="0" bw="8" slack="3"/>
<pin id="1317" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_0_val_0_1_6/4 "/>
</bind>
</comp>

<comp id="1318" class="1004" name="col_buf_2_val_0_0_1_load_load_fu_1318">
<pin_list>
<pin id="1319" dir="0" index="0" bw="8" slack="3"/>
<pin id="1320" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="col_buf_2_val_0_0_1_load/4 "/>
</bind>
</comp>

<comp id="1322" class="1004" name="src_kernel_win_0_val_2_1_9_load_fu_1322">
<pin_list>
<pin id="1323" dir="0" index="0" bw="8" slack="3"/>
<pin id="1324" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_0_val_2_1_9/4 "/>
</bind>
</comp>

<comp id="1325" class="1004" name="src_kernel_win_0_val_1_1_6_load_fu_1325">
<pin_list>
<pin id="1326" dir="0" index="0" bw="8" slack="3"/>
<pin id="1327" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_0_val_1_1_6/4 "/>
</bind>
</comp>

<comp id="1328" class="1004" name="col_buf_2_val_0_0_2_load_load_fu_1328">
<pin_list>
<pin id="1329" dir="0" index="0" bw="8" slack="3"/>
<pin id="1330" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="col_buf_2_val_0_0_2_load/4 "/>
</bind>
</comp>

<comp id="1332" class="1004" name="col_buf_2_val_0_0_3_load_load_fu_1332">
<pin_list>
<pin id="1333" dir="0" index="0" bw="8" slack="3"/>
<pin id="1334" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="col_buf_2_val_0_0_3_load/4 "/>
</bind>
</comp>

<comp id="1336" class="1004" name="src_kernel_win_1_val_0_1_6_load_fu_1336">
<pin_list>
<pin id="1337" dir="0" index="0" bw="8" slack="3"/>
<pin id="1338" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_1_val_0_1_6/4 "/>
</bind>
</comp>

<comp id="1339" class="1004" name="right_border_buf_2_val_1_2_load_load_fu_1339">
<pin_list>
<pin id="1340" dir="0" index="0" bw="8" slack="3"/>
<pin id="1341" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="right_border_buf_2_val_1_2_load/4 "/>
</bind>
</comp>

<comp id="1343" class="1004" name="src_kernel_win_1_val_2_1_9_load_fu_1343">
<pin_list>
<pin id="1344" dir="0" index="0" bw="8" slack="3"/>
<pin id="1345" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_1_val_2_1_9/4 "/>
</bind>
</comp>

<comp id="1346" class="1004" name="src_kernel_win_1_val_1_1_6_load_fu_1346">
<pin_list>
<pin id="1347" dir="0" index="0" bw="8" slack="3"/>
<pin id="1348" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_1_val_1_1_6/4 "/>
</bind>
</comp>

<comp id="1349" class="1004" name="right_border_buf_2_val_1_2_1_load_load_fu_1349">
<pin_list>
<pin id="1350" dir="0" index="0" bw="8" slack="3"/>
<pin id="1351" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="right_border_buf_2_val_1_2_1_load/4 "/>
</bind>
</comp>

<comp id="1353" class="1004" name="right_border_buf_2_val_1_2_2_load_load_fu_1353">
<pin_list>
<pin id="1354" dir="0" index="0" bw="8" slack="3"/>
<pin id="1355" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="right_border_buf_2_val_1_2_2_load/4 "/>
</bind>
</comp>

<comp id="1357" class="1004" name="src_kernel_win_2_val_0_1_6_load_fu_1357">
<pin_list>
<pin id="1358" dir="0" index="0" bw="8" slack="3"/>
<pin id="1359" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_2_val_0_1_6/4 "/>
</bind>
</comp>

<comp id="1360" class="1004" name="col_buf_1_val_0_0_1_load_load_fu_1360">
<pin_list>
<pin id="1361" dir="0" index="0" bw="8" slack="3"/>
<pin id="1362" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="col_buf_1_val_0_0_1_load/4 "/>
</bind>
</comp>

<comp id="1364" class="1004" name="src_kernel_win_2_val_2_1_9_load_fu_1364">
<pin_list>
<pin id="1365" dir="0" index="0" bw="8" slack="3"/>
<pin id="1366" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_2_val_2_1_9/4 "/>
</bind>
</comp>

<comp id="1367" class="1004" name="src_kernel_win_2_val_1_1_6_load_fu_1367">
<pin_list>
<pin id="1368" dir="0" index="0" bw="8" slack="3"/>
<pin id="1369" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_2_val_1_1_6/4 "/>
</bind>
</comp>

<comp id="1370" class="1004" name="col_buf_1_val_0_0_2_load_load_fu_1370">
<pin_list>
<pin id="1371" dir="0" index="0" bw="8" slack="3"/>
<pin id="1372" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="col_buf_1_val_0_0_2_load/4 "/>
</bind>
</comp>

<comp id="1374" class="1004" name="col_buf_1_val_0_0_3_load_load_fu_1374">
<pin_list>
<pin id="1375" dir="0" index="0" bw="8" slack="3"/>
<pin id="1376" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="col_buf_1_val_0_0_3_load/4 "/>
</bind>
</comp>

<comp id="1378" class="1004" name="right_border_buf_0_val_1_2_load_load_fu_1378">
<pin_list>
<pin id="1379" dir="0" index="0" bw="8" slack="3"/>
<pin id="1380" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="right_border_buf_0_val_1_2_load/4 "/>
</bind>
</comp>

<comp id="1382" class="1004" name="right_border_buf_0_val_1_2_1_load_load_fu_1382">
<pin_list>
<pin id="1383" dir="0" index="0" bw="8" slack="3"/>
<pin id="1384" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="right_border_buf_0_val_1_2_1_load/4 "/>
</bind>
</comp>

<comp id="1386" class="1004" name="right_border_buf_0_val_1_2_2_load_load_fu_1386">
<pin_list>
<pin id="1387" dir="0" index="0" bw="8" slack="3"/>
<pin id="1388" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="right_border_buf_0_val_1_2_2_load/4 "/>
</bind>
</comp>

<comp id="1390" class="1004" name="col_buf_0_val_0_0_1_load_load_fu_1390">
<pin_list>
<pin id="1391" dir="0" index="0" bw="8" slack="3"/>
<pin id="1392" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="col_buf_0_val_0_0_1_load/4 "/>
</bind>
</comp>

<comp id="1394" class="1004" name="col_buf_0_val_0_0_2_load_load_fu_1394">
<pin_list>
<pin id="1395" dir="0" index="0" bw="8" slack="3"/>
<pin id="1396" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="col_buf_0_val_0_0_2_load/4 "/>
</bind>
</comp>

<comp id="1398" class="1004" name="col_buf_0_val_0_0_3_load_load_fu_1398">
<pin_list>
<pin id="1399" dir="0" index="0" bw="8" slack="3"/>
<pin id="1400" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="col_buf_0_val_0_0_3_load/4 "/>
</bind>
</comp>

<comp id="1402" class="1004" name="right_border_buf_1_val_1_2_load_load_fu_1402">
<pin_list>
<pin id="1403" dir="0" index="0" bw="8" slack="3"/>
<pin id="1404" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="right_border_buf_1_val_1_2_load/4 "/>
</bind>
</comp>

<comp id="1406" class="1004" name="right_border_buf_1_val_1_2_1_load_load_fu_1406">
<pin_list>
<pin id="1407" dir="0" index="0" bw="8" slack="3"/>
<pin id="1408" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="right_border_buf_1_val_1_2_1_load/4 "/>
</bind>
</comp>

<comp id="1410" class="1004" name="right_border_buf_1_val_1_2_2_load_load_fu_1410">
<pin_list>
<pin id="1411" dir="0" index="0" bw="8" slack="3"/>
<pin id="1412" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="right_border_buf_1_val_1_2_2_load/4 "/>
</bind>
</comp>

<comp id="1414" class="1004" name="stg_269_store_fu_1414">
<pin_list>
<pin id="1415" dir="0" index="0" bw="8" slack="0"/>
<pin id="1416" dir="0" index="1" bw="8" slack="3"/>
<pin id="1417" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_269/4 "/>
</bind>
</comp>

<comp id="1419" class="1004" name="sel_tmp1_fu_1419">
<pin_list>
<pin id="1420" dir="0" index="0" bw="1" slack="2"/>
<pin id="1421" dir="0" index="1" bw="8" slack="0"/>
<pin id="1422" dir="0" index="2" bw="8" slack="0"/>
<pin id="1423" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sel_tmp1/4 "/>
</bind>
</comp>

<comp id="1426" class="1004" name="src_kernel_win_0_val_0_1_3_fu_1426">
<pin_list>
<pin id="1427" dir="0" index="0" bw="1" slack="2"/>
<pin id="1428" dir="0" index="1" bw="8" slack="0"/>
<pin id="1429" dir="0" index="2" bw="8" slack="0"/>
<pin id="1430" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="src_kernel_win_0_val_0_1_3/4 "/>
</bind>
</comp>

<comp id="1434" class="1004" name="sel_tmp5_fu_1434">
<pin_list>
<pin id="1435" dir="0" index="0" bw="1" slack="2"/>
<pin id="1436" dir="0" index="1" bw="8" slack="0"/>
<pin id="1437" dir="0" index="2" bw="8" slack="0"/>
<pin id="1438" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sel_tmp5/4 "/>
</bind>
</comp>

<comp id="1441" class="1004" name="src_kernel_win_0_val_1_1_3_fu_1441">
<pin_list>
<pin id="1442" dir="0" index="0" bw="1" slack="2"/>
<pin id="1443" dir="0" index="1" bw="8" slack="0"/>
<pin id="1444" dir="0" index="2" bw="8" slack="0"/>
<pin id="1445" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="src_kernel_win_0_val_1_1_3/4 "/>
</bind>
</comp>

<comp id="1449" class="1004" name="stg_277_store_fu_1449">
<pin_list>
<pin id="1450" dir="0" index="0" bw="8" slack="0"/>
<pin id="1451" dir="0" index="1" bw="8" slack="3"/>
<pin id="1452" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_277/4 "/>
</bind>
</comp>

<comp id="1454" class="1004" name="stg_281_store_fu_1454">
<pin_list>
<pin id="1455" dir="0" index="0" bw="8" slack="0"/>
<pin id="1456" dir="0" index="1" bw="8" slack="3"/>
<pin id="1457" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_281/4 "/>
</bind>
</comp>

<comp id="1459" class="1004" name="col_assign_3_fu_1459">
<pin_list>
<pin id="1460" dir="0" index="0" bw="2" slack="1"/>
<pin id="1461" dir="0" index="1" bw="2" slack="3"/>
<pin id="1462" dir="1" index="2" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="col_assign_3/4 "/>
</bind>
</comp>

<comp id="1463" class="1004" name="src_kernel_win_0_val_2_1_7_load_fu_1463">
<pin_list>
<pin id="1464" dir="0" index="0" bw="8" slack="3"/>
<pin id="1465" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_0_val_2_1_7/4 "/>
</bind>
</comp>

<comp id="1466" class="1004" name="stg_300_store_fu_1466">
<pin_list>
<pin id="1467" dir="0" index="0" bw="8" slack="0"/>
<pin id="1468" dir="0" index="1" bw="8" slack="3"/>
<pin id="1469" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_300/4 "/>
</bind>
</comp>

<comp id="1471" class="1004" name="src_kernel_win_0_val_2_1_6_load_fu_1471">
<pin_list>
<pin id="1472" dir="0" index="0" bw="8" slack="3"/>
<pin id="1473" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_0_val_2_1_6/4 "/>
</bind>
</comp>

<comp id="1474" class="1004" name="stg_305_store_fu_1474">
<pin_list>
<pin id="1475" dir="0" index="0" bw="8" slack="0"/>
<pin id="1476" dir="0" index="1" bw="8" slack="3"/>
<pin id="1477" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_305/4 "/>
</bind>
</comp>

<comp id="1479" class="1004" name="src_kernel_win_0_val_2_1_5_load_fu_1479">
<pin_list>
<pin id="1480" dir="0" index="0" bw="8" slack="3"/>
<pin id="1481" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_0_val_2_1_5/4 "/>
</bind>
</comp>

<comp id="1482" class="1004" name="stg_310_store_fu_1482">
<pin_list>
<pin id="1483" dir="0" index="0" bw="8" slack="0"/>
<pin id="1484" dir="0" index="1" bw="8" slack="3"/>
<pin id="1485" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_310/4 "/>
</bind>
</comp>

<comp id="1487" class="1004" name="stg_317_store_fu_1487">
<pin_list>
<pin id="1488" dir="0" index="0" bw="8" slack="0"/>
<pin id="1489" dir="0" index="1" bw="8" slack="3"/>
<pin id="1490" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_317/4 "/>
</bind>
</comp>

<comp id="1492" class="1004" name="stg_318_store_fu_1492">
<pin_list>
<pin id="1493" dir="0" index="0" bw="8" slack="0"/>
<pin id="1494" dir="0" index="1" bw="8" slack="3"/>
<pin id="1495" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_318/4 "/>
</bind>
</comp>

<comp id="1497" class="1004" name="stg_319_store_fu_1497">
<pin_list>
<pin id="1498" dir="0" index="0" bw="8" slack="0"/>
<pin id="1499" dir="0" index="1" bw="8" slack="3"/>
<pin id="1500" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_319/4 "/>
</bind>
</comp>

<comp id="1502" class="1004" name="col_assign_4_fu_1502">
<pin_list>
<pin id="1503" dir="0" index="0" bw="2" slack="1"/>
<pin id="1504" dir="0" index="1" bw="2" slack="3"/>
<pin id="1505" dir="1" index="2" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="col_assign_4/4 "/>
</bind>
</comp>

<comp id="1506" class="1004" name="stg_325_store_fu_1506">
<pin_list>
<pin id="1507" dir="0" index="0" bw="8" slack="0"/>
<pin id="1508" dir="0" index="1" bw="8" slack="3"/>
<pin id="1509" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_325/4 "/>
</bind>
</comp>

<comp id="1511" class="1004" name="stg_327_store_fu_1511">
<pin_list>
<pin id="1512" dir="0" index="0" bw="8" slack="0"/>
<pin id="1513" dir="0" index="1" bw="8" slack="3"/>
<pin id="1514" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_327/4 "/>
</bind>
</comp>

<comp id="1516" class="1004" name="stg_329_store_fu_1516">
<pin_list>
<pin id="1517" dir="0" index="0" bw="8" slack="0"/>
<pin id="1518" dir="0" index="1" bw="8" slack="3"/>
<pin id="1519" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_329/4 "/>
</bind>
</comp>

<comp id="1521" class="1004" name="col_assign_4_0_1_fu_1521">
<pin_list>
<pin id="1522" dir="0" index="0" bw="2" slack="1"/>
<pin id="1523" dir="0" index="1" bw="2" slack="3"/>
<pin id="1524" dir="1" index="2" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="col_assign_4_0_1/4 "/>
</bind>
</comp>

<comp id="1525" class="1004" name="stg_336_store_fu_1525">
<pin_list>
<pin id="1526" dir="0" index="0" bw="8" slack="0"/>
<pin id="1527" dir="0" index="1" bw="8" slack="3"/>
<pin id="1528" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_336/4 "/>
</bind>
</comp>

<comp id="1530" class="1004" name="stg_338_store_fu_1530">
<pin_list>
<pin id="1531" dir="0" index="0" bw="8" slack="0"/>
<pin id="1532" dir="0" index="1" bw="8" slack="3"/>
<pin id="1533" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_338/4 "/>
</bind>
</comp>

<comp id="1535" class="1004" name="stg_340_store_fu_1535">
<pin_list>
<pin id="1536" dir="0" index="0" bw="8" slack="0"/>
<pin id="1537" dir="0" index="1" bw="8" slack="3"/>
<pin id="1538" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_340/4 "/>
</bind>
</comp>

<comp id="1540" class="1004" name="stg_349_store_fu_1540">
<pin_list>
<pin id="1541" dir="0" index="0" bw="8" slack="0"/>
<pin id="1542" dir="0" index="1" bw="8" slack="3"/>
<pin id="1543" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_349/4 "/>
</bind>
</comp>

<comp id="1545" class="1004" name="sel_tmp9_fu_1545">
<pin_list>
<pin id="1546" dir="0" index="0" bw="1" slack="2"/>
<pin id="1547" dir="0" index="1" bw="8" slack="0"/>
<pin id="1548" dir="0" index="2" bw="8" slack="0"/>
<pin id="1549" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sel_tmp9/4 "/>
</bind>
</comp>

<comp id="1552" class="1004" name="src_kernel_win_1_val_0_1_3_fu_1552">
<pin_list>
<pin id="1553" dir="0" index="0" bw="1" slack="2"/>
<pin id="1554" dir="0" index="1" bw="8" slack="0"/>
<pin id="1555" dir="0" index="2" bw="8" slack="0"/>
<pin id="1556" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="src_kernel_win_1_val_0_1_3/4 "/>
</bind>
</comp>

<comp id="1560" class="1004" name="sel_tmp6_fu_1560">
<pin_list>
<pin id="1561" dir="0" index="0" bw="1" slack="2"/>
<pin id="1562" dir="0" index="1" bw="8" slack="0"/>
<pin id="1563" dir="0" index="2" bw="8" slack="0"/>
<pin id="1564" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sel_tmp6/4 "/>
</bind>
</comp>

<comp id="1567" class="1004" name="src_kernel_win_1_val_1_1_3_fu_1567">
<pin_list>
<pin id="1568" dir="0" index="0" bw="1" slack="2"/>
<pin id="1569" dir="0" index="1" bw="8" slack="0"/>
<pin id="1570" dir="0" index="2" bw="8" slack="0"/>
<pin id="1571" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="src_kernel_win_1_val_1_1_3/4 "/>
</bind>
</comp>

<comp id="1575" class="1004" name="stg_357_store_fu_1575">
<pin_list>
<pin id="1576" dir="0" index="0" bw="8" slack="0"/>
<pin id="1577" dir="0" index="1" bw="8" slack="3"/>
<pin id="1578" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_357/4 "/>
</bind>
</comp>

<comp id="1580" class="1004" name="stg_361_store_fu_1580">
<pin_list>
<pin id="1581" dir="0" index="0" bw="8" slack="0"/>
<pin id="1582" dir="0" index="1" bw="8" slack="3"/>
<pin id="1583" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_361/4 "/>
</bind>
</comp>

<comp id="1585" class="1004" name="col_assign_3_1_fu_1585">
<pin_list>
<pin id="1586" dir="0" index="0" bw="2" slack="1"/>
<pin id="1587" dir="0" index="1" bw="2" slack="3"/>
<pin id="1588" dir="1" index="2" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="col_assign_3_1/4 "/>
</bind>
</comp>

<comp id="1589" class="1004" name="src_kernel_win_1_val_2_1_7_load_fu_1589">
<pin_list>
<pin id="1590" dir="0" index="0" bw="8" slack="3"/>
<pin id="1591" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_1_val_2_1_7/4 "/>
</bind>
</comp>

<comp id="1592" class="1004" name="stg_380_store_fu_1592">
<pin_list>
<pin id="1593" dir="0" index="0" bw="8" slack="0"/>
<pin id="1594" dir="0" index="1" bw="8" slack="3"/>
<pin id="1595" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_380/4 "/>
</bind>
</comp>

<comp id="1597" class="1004" name="src_kernel_win_1_val_2_1_6_load_fu_1597">
<pin_list>
<pin id="1598" dir="0" index="0" bw="8" slack="3"/>
<pin id="1599" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_1_val_2_1_6/4 "/>
</bind>
</comp>

<comp id="1600" class="1004" name="stg_385_store_fu_1600">
<pin_list>
<pin id="1601" dir="0" index="0" bw="8" slack="0"/>
<pin id="1602" dir="0" index="1" bw="8" slack="3"/>
<pin id="1603" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_385/4 "/>
</bind>
</comp>

<comp id="1605" class="1004" name="src_kernel_win_1_val_2_1_5_load_fu_1605">
<pin_list>
<pin id="1606" dir="0" index="0" bw="8" slack="3"/>
<pin id="1607" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_1_val_2_1_5/4 "/>
</bind>
</comp>

<comp id="1608" class="1004" name="stg_390_store_fu_1608">
<pin_list>
<pin id="1609" dir="0" index="0" bw="8" slack="0"/>
<pin id="1610" dir="0" index="1" bw="8" slack="3"/>
<pin id="1611" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_390/4 "/>
</bind>
</comp>

<comp id="1613" class="1004" name="stg_397_store_fu_1613">
<pin_list>
<pin id="1614" dir="0" index="0" bw="8" slack="0"/>
<pin id="1615" dir="0" index="1" bw="8" slack="3"/>
<pin id="1616" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_397/4 "/>
</bind>
</comp>

<comp id="1618" class="1004" name="stg_398_store_fu_1618">
<pin_list>
<pin id="1619" dir="0" index="0" bw="8" slack="0"/>
<pin id="1620" dir="0" index="1" bw="8" slack="3"/>
<pin id="1621" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_398/4 "/>
</bind>
</comp>

<comp id="1623" class="1004" name="stg_399_store_fu_1623">
<pin_list>
<pin id="1624" dir="0" index="0" bw="8" slack="0"/>
<pin id="1625" dir="0" index="1" bw="8" slack="3"/>
<pin id="1626" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_399/4 "/>
</bind>
</comp>

<comp id="1628" class="1004" name="col_assign_4_1_fu_1628">
<pin_list>
<pin id="1629" dir="0" index="0" bw="2" slack="1"/>
<pin id="1630" dir="0" index="1" bw="2" slack="3"/>
<pin id="1631" dir="1" index="2" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="col_assign_4_1/4 "/>
</bind>
</comp>

<comp id="1632" class="1004" name="stg_405_store_fu_1632">
<pin_list>
<pin id="1633" dir="0" index="0" bw="8" slack="0"/>
<pin id="1634" dir="0" index="1" bw="8" slack="3"/>
<pin id="1635" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_405/4 "/>
</bind>
</comp>

<comp id="1637" class="1004" name="stg_407_store_fu_1637">
<pin_list>
<pin id="1638" dir="0" index="0" bw="8" slack="0"/>
<pin id="1639" dir="0" index="1" bw="8" slack="3"/>
<pin id="1640" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_407/4 "/>
</bind>
</comp>

<comp id="1642" class="1004" name="stg_409_store_fu_1642">
<pin_list>
<pin id="1643" dir="0" index="0" bw="8" slack="0"/>
<pin id="1644" dir="0" index="1" bw="8" slack="3"/>
<pin id="1645" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_409/4 "/>
</bind>
</comp>

<comp id="1647" class="1004" name="col_assign_4_1_1_fu_1647">
<pin_list>
<pin id="1648" dir="0" index="0" bw="2" slack="1"/>
<pin id="1649" dir="0" index="1" bw="2" slack="3"/>
<pin id="1650" dir="1" index="2" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="col_assign_4_1_1/4 "/>
</bind>
</comp>

<comp id="1651" class="1004" name="stg_416_store_fu_1651">
<pin_list>
<pin id="1652" dir="0" index="0" bw="8" slack="0"/>
<pin id="1653" dir="0" index="1" bw="8" slack="3"/>
<pin id="1654" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_416/4 "/>
</bind>
</comp>

<comp id="1656" class="1004" name="stg_418_store_fu_1656">
<pin_list>
<pin id="1657" dir="0" index="0" bw="8" slack="0"/>
<pin id="1658" dir="0" index="1" bw="8" slack="3"/>
<pin id="1659" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_418/4 "/>
</bind>
</comp>

<comp id="1661" class="1004" name="stg_420_store_fu_1661">
<pin_list>
<pin id="1662" dir="0" index="0" bw="8" slack="0"/>
<pin id="1663" dir="0" index="1" bw="8" slack="3"/>
<pin id="1664" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_420/4 "/>
</bind>
</comp>

<comp id="1666" class="1004" name="stg_429_store_fu_1666">
<pin_list>
<pin id="1667" dir="0" index="0" bw="8" slack="0"/>
<pin id="1668" dir="0" index="1" bw="8" slack="3"/>
<pin id="1669" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_429/4 "/>
</bind>
</comp>

<comp id="1671" class="1004" name="sel_tmp7_fu_1671">
<pin_list>
<pin id="1672" dir="0" index="0" bw="1" slack="2"/>
<pin id="1673" dir="0" index="1" bw="8" slack="0"/>
<pin id="1674" dir="0" index="2" bw="8" slack="0"/>
<pin id="1675" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sel_tmp7/4 "/>
</bind>
</comp>

<comp id="1678" class="1004" name="src_kernel_win_2_val_0_1_3_fu_1678">
<pin_list>
<pin id="1679" dir="0" index="0" bw="1" slack="2"/>
<pin id="1680" dir="0" index="1" bw="8" slack="0"/>
<pin id="1681" dir="0" index="2" bw="8" slack="0"/>
<pin id="1682" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="src_kernel_win_2_val_0_1_3/4 "/>
</bind>
</comp>

<comp id="1686" class="1004" name="sel_tmp8_fu_1686">
<pin_list>
<pin id="1687" dir="0" index="0" bw="1" slack="2"/>
<pin id="1688" dir="0" index="1" bw="8" slack="0"/>
<pin id="1689" dir="0" index="2" bw="8" slack="0"/>
<pin id="1690" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sel_tmp8/4 "/>
</bind>
</comp>

<comp id="1693" class="1004" name="src_kernel_win_2_val_1_1_3_fu_1693">
<pin_list>
<pin id="1694" dir="0" index="0" bw="1" slack="2"/>
<pin id="1695" dir="0" index="1" bw="8" slack="0"/>
<pin id="1696" dir="0" index="2" bw="8" slack="0"/>
<pin id="1697" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="src_kernel_win_2_val_1_1_3/4 "/>
</bind>
</comp>

<comp id="1701" class="1004" name="stg_437_store_fu_1701">
<pin_list>
<pin id="1702" dir="0" index="0" bw="8" slack="0"/>
<pin id="1703" dir="0" index="1" bw="8" slack="3"/>
<pin id="1704" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_437/4 "/>
</bind>
</comp>

<comp id="1706" class="1004" name="stg_441_store_fu_1706">
<pin_list>
<pin id="1707" dir="0" index="0" bw="8" slack="0"/>
<pin id="1708" dir="0" index="1" bw="8" slack="3"/>
<pin id="1709" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_441/4 "/>
</bind>
</comp>

<comp id="1711" class="1004" name="col_assign_3_2_fu_1711">
<pin_list>
<pin id="1712" dir="0" index="0" bw="2" slack="1"/>
<pin id="1713" dir="0" index="1" bw="2" slack="3"/>
<pin id="1714" dir="1" index="2" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="col_assign_3_2/4 "/>
</bind>
</comp>

<comp id="1715" class="1004" name="src_kernel_win_2_val_2_1_7_load_fu_1715">
<pin_list>
<pin id="1716" dir="0" index="0" bw="8" slack="3"/>
<pin id="1717" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_2_val_2_1_7/4 "/>
</bind>
</comp>

<comp id="1718" class="1004" name="stg_460_store_fu_1718">
<pin_list>
<pin id="1719" dir="0" index="0" bw="8" slack="0"/>
<pin id="1720" dir="0" index="1" bw="8" slack="3"/>
<pin id="1721" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_460/4 "/>
</bind>
</comp>

<comp id="1723" class="1004" name="src_kernel_win_2_val_2_1_6_load_fu_1723">
<pin_list>
<pin id="1724" dir="0" index="0" bw="8" slack="3"/>
<pin id="1725" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_2_val_2_1_6/4 "/>
</bind>
</comp>

<comp id="1726" class="1004" name="stg_465_store_fu_1726">
<pin_list>
<pin id="1727" dir="0" index="0" bw="8" slack="0"/>
<pin id="1728" dir="0" index="1" bw="8" slack="3"/>
<pin id="1729" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_465/4 "/>
</bind>
</comp>

<comp id="1731" class="1004" name="src_kernel_win_2_val_2_1_5_load_fu_1731">
<pin_list>
<pin id="1732" dir="0" index="0" bw="8" slack="3"/>
<pin id="1733" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_2_val_2_1_5/4 "/>
</bind>
</comp>

<comp id="1734" class="1004" name="stg_470_store_fu_1734">
<pin_list>
<pin id="1735" dir="0" index="0" bw="8" slack="0"/>
<pin id="1736" dir="0" index="1" bw="8" slack="3"/>
<pin id="1737" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_470/4 "/>
</bind>
</comp>

<comp id="1739" class="1004" name="stg_477_store_fu_1739">
<pin_list>
<pin id="1740" dir="0" index="0" bw="8" slack="0"/>
<pin id="1741" dir="0" index="1" bw="8" slack="3"/>
<pin id="1742" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_477/4 "/>
</bind>
</comp>

<comp id="1744" class="1004" name="stg_478_store_fu_1744">
<pin_list>
<pin id="1745" dir="0" index="0" bw="8" slack="0"/>
<pin id="1746" dir="0" index="1" bw="8" slack="3"/>
<pin id="1747" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_478/4 "/>
</bind>
</comp>

<comp id="1749" class="1004" name="stg_479_store_fu_1749">
<pin_list>
<pin id="1750" dir="0" index="0" bw="8" slack="0"/>
<pin id="1751" dir="0" index="1" bw="8" slack="3"/>
<pin id="1752" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_479/4 "/>
</bind>
</comp>

<comp id="1754" class="1004" name="col_assign_4_2_fu_1754">
<pin_list>
<pin id="1755" dir="0" index="0" bw="2" slack="1"/>
<pin id="1756" dir="0" index="1" bw="2" slack="3"/>
<pin id="1757" dir="1" index="2" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="col_assign_4_2/4 "/>
</bind>
</comp>

<comp id="1758" class="1004" name="stg_485_store_fu_1758">
<pin_list>
<pin id="1759" dir="0" index="0" bw="8" slack="0"/>
<pin id="1760" dir="0" index="1" bw="8" slack="3"/>
<pin id="1761" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_485/4 "/>
</bind>
</comp>

<comp id="1763" class="1004" name="stg_487_store_fu_1763">
<pin_list>
<pin id="1764" dir="0" index="0" bw="8" slack="0"/>
<pin id="1765" dir="0" index="1" bw="8" slack="3"/>
<pin id="1766" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_487/4 "/>
</bind>
</comp>

<comp id="1768" class="1004" name="stg_489_store_fu_1768">
<pin_list>
<pin id="1769" dir="0" index="0" bw="8" slack="0"/>
<pin id="1770" dir="0" index="1" bw="8" slack="3"/>
<pin id="1771" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_489/4 "/>
</bind>
</comp>

<comp id="1773" class="1004" name="col_assign_4_2_1_fu_1773">
<pin_list>
<pin id="1774" dir="0" index="0" bw="2" slack="1"/>
<pin id="1775" dir="0" index="1" bw="2" slack="3"/>
<pin id="1776" dir="1" index="2" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="col_assign_4_2_1/4 "/>
</bind>
</comp>

<comp id="1777" class="1004" name="stg_496_store_fu_1777">
<pin_list>
<pin id="1778" dir="0" index="0" bw="8" slack="0"/>
<pin id="1779" dir="0" index="1" bw="8" slack="3"/>
<pin id="1780" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_496/4 "/>
</bind>
</comp>

<comp id="1782" class="1004" name="stg_498_store_fu_1782">
<pin_list>
<pin id="1783" dir="0" index="0" bw="8" slack="0"/>
<pin id="1784" dir="0" index="1" bw="8" slack="3"/>
<pin id="1785" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_498/4 "/>
</bind>
</comp>

<comp id="1787" class="1004" name="stg_500_store_fu_1787">
<pin_list>
<pin id="1788" dir="0" index="0" bw="8" slack="0"/>
<pin id="1789" dir="0" index="1" bw="8" slack="3"/>
<pin id="1790" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_500/4 "/>
</bind>
</comp>

<comp id="1792" class="1004" name="src_kernel_win_0_val_0_1_load_load_fu_1792">
<pin_list>
<pin id="1793" dir="0" index="0" bw="8" slack="4"/>
<pin id="1794" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_0_val_0_1_load/5 "/>
</bind>
</comp>

<comp id="1795" class="1004" name="src_kernel_win_0_val_0_2_load_load_fu_1795">
<pin_list>
<pin id="1796" dir="0" index="0" bw="8" slack="4"/>
<pin id="1797" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_0_val_0_2_load/5 "/>
</bind>
</comp>

<comp id="1798" class="1004" name="src_kernel_win_0_val_2_1_load_load_fu_1798">
<pin_list>
<pin id="1799" dir="0" index="0" bw="8" slack="4"/>
<pin id="1800" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_0_val_2_1_load/5 "/>
</bind>
</comp>

<comp id="1801" class="1004" name="src_kernel_win_0_val_1_1_load_load_fu_1801">
<pin_list>
<pin id="1802" dir="0" index="0" bw="8" slack="4"/>
<pin id="1803" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_0_val_1_1_load/5 "/>
</bind>
</comp>

<comp id="1804" class="1004" name="src_kernel_win_0_val_1_2_load_load_fu_1804">
<pin_list>
<pin id="1805" dir="0" index="0" bw="8" slack="4"/>
<pin id="1806" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_0_val_1_2_load/5 "/>
</bind>
</comp>

<comp id="1807" class="1004" name="src_kernel_win_0_val_2_2_load_load_fu_1807">
<pin_list>
<pin id="1808" dir="0" index="0" bw="8" slack="4"/>
<pin id="1809" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_0_val_2_2_load/5 "/>
</bind>
</comp>

<comp id="1810" class="1004" name="tmp_91_0_0_1_fu_1810">
<pin_list>
<pin id="1811" dir="0" index="0" bw="8" slack="1"/>
<pin id="1812" dir="0" index="1" bw="8" slack="0"/>
<pin id="1813" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_91_0_0_1/5 "/>
</bind>
</comp>

<comp id="1815" class="1004" name="temp_0_i_i_i_057_i_i_1_0_0_1_fu_1815">
<pin_list>
<pin id="1816" dir="0" index="0" bw="1" slack="0"/>
<pin id="1817" dir="0" index="1" bw="8" slack="1"/>
<pin id="1818" dir="0" index="2" bw="8" slack="0"/>
<pin id="1819" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="temp_0_i_i_i_057_i_i_1_0_0_1/5 "/>
</bind>
</comp>

<comp id="1822" class="1004" name="tmp_91_0_0_2_fu_1822">
<pin_list>
<pin id="1823" dir="0" index="0" bw="8" slack="0"/>
<pin id="1824" dir="0" index="1" bw="8" slack="0"/>
<pin id="1825" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_91_0_0_2/5 "/>
</bind>
</comp>

<comp id="1828" class="1004" name="temp_0_i_i_i_057_i_i_1_0_0_2_fu_1828">
<pin_list>
<pin id="1829" dir="0" index="0" bw="1" slack="0"/>
<pin id="1830" dir="0" index="1" bw="8" slack="0"/>
<pin id="1831" dir="0" index="2" bw="8" slack="0"/>
<pin id="1832" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="temp_0_i_i_i_057_i_i_1_0_0_2/5 "/>
</bind>
</comp>

<comp id="1836" class="1004" name="tmp_91_0_1_fu_1836">
<pin_list>
<pin id="1837" dir="0" index="0" bw="8" slack="0"/>
<pin id="1838" dir="0" index="1" bw="8" slack="0"/>
<pin id="1839" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_91_0_1/5 "/>
</bind>
</comp>

<comp id="1842" class="1004" name="temp_0_i_i_i_057_i_i_1_0_1_fu_1842">
<pin_list>
<pin id="1843" dir="0" index="0" bw="1" slack="0"/>
<pin id="1844" dir="0" index="1" bw="8" slack="0"/>
<pin id="1845" dir="0" index="2" bw="8" slack="0"/>
<pin id="1846" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="temp_0_i_i_i_057_i_i_1_0_1/5 "/>
</bind>
</comp>

<comp id="1850" class="1004" name="tmp_91_0_1_1_fu_1850">
<pin_list>
<pin id="1851" dir="0" index="0" bw="8" slack="1"/>
<pin id="1852" dir="0" index="1" bw="8" slack="0"/>
<pin id="1853" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_91_0_1_1/5 "/>
</bind>
</comp>

<comp id="1855" class="1004" name="temp_0_i_i_i_057_i_i_1_0_1_1_fu_1855">
<pin_list>
<pin id="1856" dir="0" index="0" bw="1" slack="0"/>
<pin id="1857" dir="0" index="1" bw="8" slack="1"/>
<pin id="1858" dir="0" index="2" bw="8" slack="0"/>
<pin id="1859" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="temp_0_i_i_i_057_i_i_1_0_1_1/5 "/>
</bind>
</comp>

<comp id="1862" class="1004" name="tmp_91_0_1_2_fu_1862">
<pin_list>
<pin id="1863" dir="0" index="0" bw="8" slack="0"/>
<pin id="1864" dir="0" index="1" bw="8" slack="0"/>
<pin id="1865" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_91_0_1_2/5 "/>
</bind>
</comp>

<comp id="1868" class="1004" name="temp_0_i_i_i_057_i_i_1_0_1_2_fu_1868">
<pin_list>
<pin id="1869" dir="0" index="0" bw="1" slack="0"/>
<pin id="1870" dir="0" index="1" bw="8" slack="0"/>
<pin id="1871" dir="0" index="2" bw="8" slack="0"/>
<pin id="1872" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="temp_0_i_i_i_057_i_i_1_0_1_2/5 "/>
</bind>
</comp>

<comp id="1876" class="1004" name="tmp_91_0_2_fu_1876">
<pin_list>
<pin id="1877" dir="0" index="0" bw="8" slack="0"/>
<pin id="1878" dir="0" index="1" bw="8" slack="0"/>
<pin id="1879" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_91_0_2/5 "/>
</bind>
</comp>

<comp id="1882" class="1004" name="temp_0_i_i_i_057_i_i_1_0_2_fu_1882">
<pin_list>
<pin id="1883" dir="0" index="0" bw="1" slack="0"/>
<pin id="1884" dir="0" index="1" bw="8" slack="0"/>
<pin id="1885" dir="0" index="2" bw="8" slack="0"/>
<pin id="1886" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="temp_0_i_i_i_057_i_i_1_0_2/5 "/>
</bind>
</comp>

<comp id="1890" class="1004" name="tmp_91_0_2_1_fu_1890">
<pin_list>
<pin id="1891" dir="0" index="0" bw="8" slack="1"/>
<pin id="1892" dir="0" index="1" bw="8" slack="0"/>
<pin id="1893" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_91_0_2_1/5 "/>
</bind>
</comp>

<comp id="1895" class="1004" name="temp_0_i_i_i_057_i_i_1_0_2_1_fu_1895">
<pin_list>
<pin id="1896" dir="0" index="0" bw="1" slack="0"/>
<pin id="1897" dir="0" index="1" bw="8" slack="1"/>
<pin id="1898" dir="0" index="2" bw="8" slack="0"/>
<pin id="1899" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="temp_0_i_i_i_057_i_i_1_0_2_1/5 "/>
</bind>
</comp>

<comp id="1902" class="1004" name="tmp_91_0_2_2_fu_1902">
<pin_list>
<pin id="1903" dir="0" index="0" bw="8" slack="0"/>
<pin id="1904" dir="0" index="1" bw="8" slack="0"/>
<pin id="1905" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_91_0_2_2/5 "/>
</bind>
</comp>

<comp id="1908" class="1004" name="tmp_3_fu_1908">
<pin_list>
<pin id="1909" dir="0" index="0" bw="1" slack="0"/>
<pin id="1910" dir="0" index="1" bw="8" slack="0"/>
<pin id="1911" dir="0" index="2" bw="8" slack="0"/>
<pin id="1912" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_3/5 "/>
</bind>
</comp>

<comp id="1917" class="1004" name="src_kernel_win_1_val_0_1_load_load_fu_1917">
<pin_list>
<pin id="1918" dir="0" index="0" bw="8" slack="4"/>
<pin id="1919" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_1_val_0_1_load/5 "/>
</bind>
</comp>

<comp id="1920" class="1004" name="src_kernel_win_1_val_0_2_load_load_fu_1920">
<pin_list>
<pin id="1921" dir="0" index="0" bw="8" slack="4"/>
<pin id="1922" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_1_val_0_2_load/5 "/>
</bind>
</comp>

<comp id="1923" class="1004" name="src_kernel_win_1_val_2_1_load_load_fu_1923">
<pin_list>
<pin id="1924" dir="0" index="0" bw="8" slack="4"/>
<pin id="1925" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_1_val_2_1_load/5 "/>
</bind>
</comp>

<comp id="1926" class="1004" name="src_kernel_win_1_val_1_1_load_load_fu_1926">
<pin_list>
<pin id="1927" dir="0" index="0" bw="8" slack="4"/>
<pin id="1928" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_1_val_1_1_load/5 "/>
</bind>
</comp>

<comp id="1929" class="1004" name="src_kernel_win_1_val_1_2_load_load_fu_1929">
<pin_list>
<pin id="1930" dir="0" index="0" bw="8" slack="4"/>
<pin id="1931" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_1_val_1_2_load/5 "/>
</bind>
</comp>

<comp id="1932" class="1004" name="src_kernel_win_1_val_2_2_load_load_fu_1932">
<pin_list>
<pin id="1933" dir="0" index="0" bw="8" slack="4"/>
<pin id="1934" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_1_val_2_2_load/5 "/>
</bind>
</comp>

<comp id="1935" class="1004" name="tmp_91_1_0_1_fu_1935">
<pin_list>
<pin id="1936" dir="0" index="0" bw="8" slack="1"/>
<pin id="1937" dir="0" index="1" bw="8" slack="0"/>
<pin id="1938" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_91_1_0_1/5 "/>
</bind>
</comp>

<comp id="1940" class="1004" name="temp_0_i_i_i_057_i_i_1_1_0_1_fu_1940">
<pin_list>
<pin id="1941" dir="0" index="0" bw="1" slack="0"/>
<pin id="1942" dir="0" index="1" bw="8" slack="1"/>
<pin id="1943" dir="0" index="2" bw="8" slack="0"/>
<pin id="1944" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="temp_0_i_i_i_057_i_i_1_1_0_1/5 "/>
</bind>
</comp>

<comp id="1947" class="1004" name="tmp_91_1_0_2_fu_1947">
<pin_list>
<pin id="1948" dir="0" index="0" bw="8" slack="0"/>
<pin id="1949" dir="0" index="1" bw="8" slack="0"/>
<pin id="1950" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_91_1_0_2/5 "/>
</bind>
</comp>

<comp id="1953" class="1004" name="temp_0_i_i_i_057_i_i_1_1_0_2_fu_1953">
<pin_list>
<pin id="1954" dir="0" index="0" bw="1" slack="0"/>
<pin id="1955" dir="0" index="1" bw="8" slack="0"/>
<pin id="1956" dir="0" index="2" bw="8" slack="0"/>
<pin id="1957" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="temp_0_i_i_i_057_i_i_1_1_0_2/5 "/>
</bind>
</comp>

<comp id="1961" class="1004" name="tmp_91_1_1_fu_1961">
<pin_list>
<pin id="1962" dir="0" index="0" bw="8" slack="0"/>
<pin id="1963" dir="0" index="1" bw="8" slack="0"/>
<pin id="1964" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_91_1_1/5 "/>
</bind>
</comp>

<comp id="1967" class="1004" name="temp_0_i_i_i_057_i_i_1_1_1_fu_1967">
<pin_list>
<pin id="1968" dir="0" index="0" bw="1" slack="0"/>
<pin id="1969" dir="0" index="1" bw="8" slack="0"/>
<pin id="1970" dir="0" index="2" bw="8" slack="0"/>
<pin id="1971" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="temp_0_i_i_i_057_i_i_1_1_1/5 "/>
</bind>
</comp>

<comp id="1975" class="1004" name="tmp_91_1_1_1_fu_1975">
<pin_list>
<pin id="1976" dir="0" index="0" bw="8" slack="1"/>
<pin id="1977" dir="0" index="1" bw="8" slack="0"/>
<pin id="1978" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_91_1_1_1/5 "/>
</bind>
</comp>

<comp id="1980" class="1004" name="temp_0_i_i_i_057_i_i_1_1_1_1_fu_1980">
<pin_list>
<pin id="1981" dir="0" index="0" bw="1" slack="0"/>
<pin id="1982" dir="0" index="1" bw="8" slack="1"/>
<pin id="1983" dir="0" index="2" bw="8" slack="0"/>
<pin id="1984" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="temp_0_i_i_i_057_i_i_1_1_1_1/5 "/>
</bind>
</comp>

<comp id="1987" class="1004" name="tmp_91_1_1_2_fu_1987">
<pin_list>
<pin id="1988" dir="0" index="0" bw="8" slack="0"/>
<pin id="1989" dir="0" index="1" bw="8" slack="0"/>
<pin id="1990" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_91_1_1_2/5 "/>
</bind>
</comp>

<comp id="1993" class="1004" name="temp_0_i_i_i_057_i_i_1_1_1_2_fu_1993">
<pin_list>
<pin id="1994" dir="0" index="0" bw="1" slack="0"/>
<pin id="1995" dir="0" index="1" bw="8" slack="0"/>
<pin id="1996" dir="0" index="2" bw="8" slack="0"/>
<pin id="1997" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="temp_0_i_i_i_057_i_i_1_1_1_2/5 "/>
</bind>
</comp>

<comp id="2001" class="1004" name="tmp_91_1_2_fu_2001">
<pin_list>
<pin id="2002" dir="0" index="0" bw="8" slack="0"/>
<pin id="2003" dir="0" index="1" bw="8" slack="0"/>
<pin id="2004" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_91_1_2/5 "/>
</bind>
</comp>

<comp id="2007" class="1004" name="temp_0_i_i_i_057_i_i_1_1_2_fu_2007">
<pin_list>
<pin id="2008" dir="0" index="0" bw="1" slack="0"/>
<pin id="2009" dir="0" index="1" bw="8" slack="0"/>
<pin id="2010" dir="0" index="2" bw="8" slack="0"/>
<pin id="2011" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="temp_0_i_i_i_057_i_i_1_1_2/5 "/>
</bind>
</comp>

<comp id="2015" class="1004" name="tmp_91_1_2_1_fu_2015">
<pin_list>
<pin id="2016" dir="0" index="0" bw="8" slack="1"/>
<pin id="2017" dir="0" index="1" bw="8" slack="0"/>
<pin id="2018" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_91_1_2_1/5 "/>
</bind>
</comp>

<comp id="2020" class="1004" name="temp_0_i_i_i_057_i_i_1_1_2_1_fu_2020">
<pin_list>
<pin id="2021" dir="0" index="0" bw="1" slack="0"/>
<pin id="2022" dir="0" index="1" bw="8" slack="1"/>
<pin id="2023" dir="0" index="2" bw="8" slack="0"/>
<pin id="2024" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="temp_0_i_i_i_057_i_i_1_1_2_1/5 "/>
</bind>
</comp>

<comp id="2027" class="1004" name="tmp_91_1_2_2_fu_2027">
<pin_list>
<pin id="2028" dir="0" index="0" bw="8" slack="0"/>
<pin id="2029" dir="0" index="1" bw="8" slack="0"/>
<pin id="2030" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_91_1_2_2/5 "/>
</bind>
</comp>

<comp id="2033" class="1004" name="tmp_10_fu_2033">
<pin_list>
<pin id="2034" dir="0" index="0" bw="1" slack="0"/>
<pin id="2035" dir="0" index="1" bw="8" slack="0"/>
<pin id="2036" dir="0" index="2" bw="8" slack="0"/>
<pin id="2037" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_10/5 "/>
</bind>
</comp>

<comp id="2042" class="1004" name="src_kernel_win_2_val_0_1_load_load_fu_2042">
<pin_list>
<pin id="2043" dir="0" index="0" bw="8" slack="4"/>
<pin id="2044" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_2_val_0_1_load/5 "/>
</bind>
</comp>

<comp id="2045" class="1004" name="src_kernel_win_2_val_0_2_load_load_fu_2045">
<pin_list>
<pin id="2046" dir="0" index="0" bw="8" slack="4"/>
<pin id="2047" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_2_val_0_2_load/5 "/>
</bind>
</comp>

<comp id="2048" class="1004" name="src_kernel_win_2_val_2_1_load_load_fu_2048">
<pin_list>
<pin id="2049" dir="0" index="0" bw="8" slack="4"/>
<pin id="2050" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_2_val_2_1_load/5 "/>
</bind>
</comp>

<comp id="2051" class="1004" name="src_kernel_win_2_val_1_1_load_load_fu_2051">
<pin_list>
<pin id="2052" dir="0" index="0" bw="8" slack="4"/>
<pin id="2053" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_2_val_1_1_load/5 "/>
</bind>
</comp>

<comp id="2054" class="1004" name="src_kernel_win_2_val_1_2_load_load_fu_2054">
<pin_list>
<pin id="2055" dir="0" index="0" bw="8" slack="4"/>
<pin id="2056" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_2_val_1_2_load/5 "/>
</bind>
</comp>

<comp id="2057" class="1004" name="src_kernel_win_2_val_2_2_load_load_fu_2057">
<pin_list>
<pin id="2058" dir="0" index="0" bw="8" slack="4"/>
<pin id="2059" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_2_val_2_2_load/5 "/>
</bind>
</comp>

<comp id="2060" class="1004" name="tmp_91_2_0_1_fu_2060">
<pin_list>
<pin id="2061" dir="0" index="0" bw="8" slack="1"/>
<pin id="2062" dir="0" index="1" bw="8" slack="0"/>
<pin id="2063" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_91_2_0_1/5 "/>
</bind>
</comp>

<comp id="2065" class="1004" name="temp_0_i_i_i_057_i_i_1_2_0_1_fu_2065">
<pin_list>
<pin id="2066" dir="0" index="0" bw="1" slack="0"/>
<pin id="2067" dir="0" index="1" bw="8" slack="1"/>
<pin id="2068" dir="0" index="2" bw="8" slack="0"/>
<pin id="2069" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="temp_0_i_i_i_057_i_i_1_2_0_1/5 "/>
</bind>
</comp>

<comp id="2072" class="1004" name="tmp_91_2_0_2_fu_2072">
<pin_list>
<pin id="2073" dir="0" index="0" bw="8" slack="0"/>
<pin id="2074" dir="0" index="1" bw="8" slack="0"/>
<pin id="2075" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_91_2_0_2/5 "/>
</bind>
</comp>

<comp id="2078" class="1004" name="temp_0_i_i_i_057_i_i_1_2_0_2_fu_2078">
<pin_list>
<pin id="2079" dir="0" index="0" bw="1" slack="0"/>
<pin id="2080" dir="0" index="1" bw="8" slack="0"/>
<pin id="2081" dir="0" index="2" bw="8" slack="0"/>
<pin id="2082" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="temp_0_i_i_i_057_i_i_1_2_0_2/5 "/>
</bind>
</comp>

<comp id="2086" class="1004" name="tmp_91_2_1_fu_2086">
<pin_list>
<pin id="2087" dir="0" index="0" bw="8" slack="0"/>
<pin id="2088" dir="0" index="1" bw="8" slack="0"/>
<pin id="2089" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_91_2_1/5 "/>
</bind>
</comp>

<comp id="2092" class="1004" name="temp_0_i_i_i_057_i_i_1_2_1_fu_2092">
<pin_list>
<pin id="2093" dir="0" index="0" bw="1" slack="0"/>
<pin id="2094" dir="0" index="1" bw="8" slack="0"/>
<pin id="2095" dir="0" index="2" bw="8" slack="0"/>
<pin id="2096" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="temp_0_i_i_i_057_i_i_1_2_1/5 "/>
</bind>
</comp>

<comp id="2100" class="1004" name="tmp_91_2_1_1_fu_2100">
<pin_list>
<pin id="2101" dir="0" index="0" bw="8" slack="1"/>
<pin id="2102" dir="0" index="1" bw="8" slack="0"/>
<pin id="2103" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_91_2_1_1/5 "/>
</bind>
</comp>

<comp id="2105" class="1004" name="temp_0_i_i_i_057_i_i_1_2_1_1_fu_2105">
<pin_list>
<pin id="2106" dir="0" index="0" bw="1" slack="0"/>
<pin id="2107" dir="0" index="1" bw="8" slack="1"/>
<pin id="2108" dir="0" index="2" bw="8" slack="0"/>
<pin id="2109" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="temp_0_i_i_i_057_i_i_1_2_1_1/5 "/>
</bind>
</comp>

<comp id="2112" class="1004" name="tmp_91_2_1_2_fu_2112">
<pin_list>
<pin id="2113" dir="0" index="0" bw="8" slack="0"/>
<pin id="2114" dir="0" index="1" bw="8" slack="0"/>
<pin id="2115" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_91_2_1_2/5 "/>
</bind>
</comp>

<comp id="2118" class="1004" name="temp_0_i_i_i_057_i_i_1_2_1_2_fu_2118">
<pin_list>
<pin id="2119" dir="0" index="0" bw="1" slack="0"/>
<pin id="2120" dir="0" index="1" bw="8" slack="0"/>
<pin id="2121" dir="0" index="2" bw="8" slack="0"/>
<pin id="2122" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="temp_0_i_i_i_057_i_i_1_2_1_2/5 "/>
</bind>
</comp>

<comp id="2126" class="1004" name="tmp_91_2_2_fu_2126">
<pin_list>
<pin id="2127" dir="0" index="0" bw="8" slack="0"/>
<pin id="2128" dir="0" index="1" bw="8" slack="0"/>
<pin id="2129" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_91_2_2/5 "/>
</bind>
</comp>

<comp id="2132" class="1004" name="temp_0_i_i_i_057_i_i_1_2_2_fu_2132">
<pin_list>
<pin id="2133" dir="0" index="0" bw="1" slack="0"/>
<pin id="2134" dir="0" index="1" bw="8" slack="0"/>
<pin id="2135" dir="0" index="2" bw="8" slack="0"/>
<pin id="2136" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="temp_0_i_i_i_057_i_i_1_2_2/5 "/>
</bind>
</comp>

<comp id="2140" class="1004" name="tmp_91_2_2_1_fu_2140">
<pin_list>
<pin id="2141" dir="0" index="0" bw="8" slack="1"/>
<pin id="2142" dir="0" index="1" bw="8" slack="0"/>
<pin id="2143" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_91_2_2_1/5 "/>
</bind>
</comp>

<comp id="2145" class="1004" name="temp_0_i_i_i_057_i_i_1_2_2_1_fu_2145">
<pin_list>
<pin id="2146" dir="0" index="0" bw="1" slack="0"/>
<pin id="2147" dir="0" index="1" bw="8" slack="1"/>
<pin id="2148" dir="0" index="2" bw="8" slack="0"/>
<pin id="2149" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="temp_0_i_i_i_057_i_i_1_2_2_1/5 "/>
</bind>
</comp>

<comp id="2152" class="1004" name="tmp_91_2_2_2_fu_2152">
<pin_list>
<pin id="2153" dir="0" index="0" bw="8" slack="0"/>
<pin id="2154" dir="0" index="1" bw="8" slack="0"/>
<pin id="2155" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_91_2_2_2/5 "/>
</bind>
</comp>

<comp id="2158" class="1004" name="tmp_15_fu_2158">
<pin_list>
<pin id="2159" dir="0" index="0" bw="1" slack="0"/>
<pin id="2160" dir="0" index="1" bw="8" slack="0"/>
<pin id="2161" dir="0" index="2" bw="8" slack="0"/>
<pin id="2162" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_15/5 "/>
</bind>
</comp>

<comp id="2167" class="1004" name="stg_581_store_fu_2167">
<pin_list>
<pin id="2168" dir="0" index="0" bw="8" slack="1"/>
<pin id="2169" dir="0" index="1" bw="8" slack="4"/>
<pin id="2170" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_581/5 "/>
</bind>
</comp>

<comp id="2171" class="1004" name="stg_582_store_fu_2171">
<pin_list>
<pin id="2172" dir="0" index="0" bw="8" slack="1"/>
<pin id="2173" dir="0" index="1" bw="8" slack="4"/>
<pin id="2174" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_582/5 "/>
</bind>
</comp>

<comp id="2175" class="1004" name="stg_583_store_fu_2175">
<pin_list>
<pin id="2176" dir="0" index="0" bw="8" slack="1"/>
<pin id="2177" dir="0" index="1" bw="8" slack="4"/>
<pin id="2178" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_583/5 "/>
</bind>
</comp>

<comp id="2179" class="1004" name="stg_584_store_fu_2179">
<pin_list>
<pin id="2180" dir="0" index="0" bw="8" slack="1"/>
<pin id="2181" dir="0" index="1" bw="8" slack="4"/>
<pin id="2182" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_584/5 "/>
</bind>
</comp>

<comp id="2183" class="1004" name="stg_585_store_fu_2183">
<pin_list>
<pin id="2184" dir="0" index="0" bw="8" slack="1"/>
<pin id="2185" dir="0" index="1" bw="8" slack="4"/>
<pin id="2186" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_585/5 "/>
</bind>
</comp>

<comp id="2187" class="1004" name="stg_586_store_fu_2187">
<pin_list>
<pin id="2188" dir="0" index="0" bw="8" slack="1"/>
<pin id="2189" dir="0" index="1" bw="8" slack="4"/>
<pin id="2190" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_586/5 "/>
</bind>
</comp>

<comp id="2191" class="1004" name="stg_587_store_fu_2191">
<pin_list>
<pin id="2192" dir="0" index="0" bw="8" slack="1"/>
<pin id="2193" dir="0" index="1" bw="8" slack="4"/>
<pin id="2194" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_587/5 "/>
</bind>
</comp>

<comp id="2195" class="1004" name="stg_588_store_fu_2195">
<pin_list>
<pin id="2196" dir="0" index="0" bw="8" slack="1"/>
<pin id="2197" dir="0" index="1" bw="8" slack="4"/>
<pin id="2198" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_588/5 "/>
</bind>
</comp>

<comp id="2199" class="1004" name="stg_589_store_fu_2199">
<pin_list>
<pin id="2200" dir="0" index="0" bw="8" slack="1"/>
<pin id="2201" dir="0" index="1" bw="8" slack="4"/>
<pin id="2202" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_589/5 "/>
</bind>
</comp>

<comp id="2203" class="1005" name="src_kernel_win_0_val_0_1_reg_2203">
<pin_list>
<pin id="2204" dir="0" index="0" bw="8" slack="3"/>
<pin id="2205" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="src_kernel_win_0_val_0_1 "/>
</bind>
</comp>

<comp id="2212" class="1005" name="src_kernel_win_0_val_0_2_reg_2212">
<pin_list>
<pin id="2213" dir="0" index="0" bw="8" slack="4"/>
<pin id="2214" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="src_kernel_win_0_val_0_2 "/>
</bind>
</comp>

<comp id="2218" class="1005" name="col_buf_2_val_0_0_1_reg_2218">
<pin_list>
<pin id="2219" dir="0" index="0" bw="8" slack="3"/>
<pin id="2220" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="col_buf_2_val_0_0_1 "/>
</bind>
</comp>

<comp id="2224" class="1005" name="src_kernel_win_0_val_2_1_reg_2224">
<pin_list>
<pin id="2225" dir="0" index="0" bw="8" slack="3"/>
<pin id="2226" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="src_kernel_win_0_val_2_1 "/>
</bind>
</comp>

<comp id="2236" class="1005" name="src_kernel_win_0_val_1_1_reg_2236">
<pin_list>
<pin id="2237" dir="0" index="0" bw="8" slack="3"/>
<pin id="2238" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="src_kernel_win_0_val_1_1 "/>
</bind>
</comp>

<comp id="2245" class="1005" name="src_kernel_win_0_val_1_2_reg_2245">
<pin_list>
<pin id="2246" dir="0" index="0" bw="8" slack="4"/>
<pin id="2247" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="src_kernel_win_0_val_1_2 "/>
</bind>
</comp>

<comp id="2251" class="1005" name="col_buf_2_val_0_0_2_reg_2251">
<pin_list>
<pin id="2252" dir="0" index="0" bw="8" slack="3"/>
<pin id="2253" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="col_buf_2_val_0_0_2 "/>
</bind>
</comp>

<comp id="2257" class="1005" name="src_kernel_win_0_val_2_2_reg_2257">
<pin_list>
<pin id="2258" dir="0" index="0" bw="8" slack="4"/>
<pin id="2259" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="src_kernel_win_0_val_2_2 "/>
</bind>
</comp>

<comp id="2263" class="1005" name="col_buf_2_val_0_0_3_reg_2263">
<pin_list>
<pin id="2264" dir="0" index="0" bw="8" slack="3"/>
<pin id="2265" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="col_buf_2_val_0_0_3 "/>
</bind>
</comp>

<comp id="2269" class="1005" name="src_kernel_win_1_val_0_1_reg_2269">
<pin_list>
<pin id="2270" dir="0" index="0" bw="8" slack="3"/>
<pin id="2271" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="src_kernel_win_1_val_0_1 "/>
</bind>
</comp>

<comp id="2278" class="1005" name="src_kernel_win_1_val_0_2_reg_2278">
<pin_list>
<pin id="2279" dir="0" index="0" bw="8" slack="4"/>
<pin id="2280" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="src_kernel_win_1_val_0_2 "/>
</bind>
</comp>

<comp id="2284" class="1005" name="right_border_buf_2_val_1_2_reg_2284">
<pin_list>
<pin id="2285" dir="0" index="0" bw="8" slack="3"/>
<pin id="2286" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="right_border_buf_2_val_1_2 "/>
</bind>
</comp>

<comp id="2290" class="1005" name="src_kernel_win_1_val_2_1_reg_2290">
<pin_list>
<pin id="2291" dir="0" index="0" bw="8" slack="3"/>
<pin id="2292" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="src_kernel_win_1_val_2_1 "/>
</bind>
</comp>

<comp id="2302" class="1005" name="src_kernel_win_1_val_1_1_reg_2302">
<pin_list>
<pin id="2303" dir="0" index="0" bw="8" slack="3"/>
<pin id="2304" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="src_kernel_win_1_val_1_1 "/>
</bind>
</comp>

<comp id="2311" class="1005" name="src_kernel_win_1_val_1_2_reg_2311">
<pin_list>
<pin id="2312" dir="0" index="0" bw="8" slack="4"/>
<pin id="2313" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="src_kernel_win_1_val_1_2 "/>
</bind>
</comp>

<comp id="2317" class="1005" name="right_border_buf_2_val_1_2_1_reg_2317">
<pin_list>
<pin id="2318" dir="0" index="0" bw="8" slack="3"/>
<pin id="2319" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="right_border_buf_2_val_1_2_1 "/>
</bind>
</comp>

<comp id="2323" class="1005" name="src_kernel_win_1_val_2_2_reg_2323">
<pin_list>
<pin id="2324" dir="0" index="0" bw="8" slack="4"/>
<pin id="2325" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="src_kernel_win_1_val_2_2 "/>
</bind>
</comp>

<comp id="2329" class="1005" name="right_border_buf_2_val_1_2_2_reg_2329">
<pin_list>
<pin id="2330" dir="0" index="0" bw="8" slack="3"/>
<pin id="2331" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="right_border_buf_2_val_1_2_2 "/>
</bind>
</comp>

<comp id="2335" class="1005" name="src_kernel_win_2_val_0_1_reg_2335">
<pin_list>
<pin id="2336" dir="0" index="0" bw="8" slack="3"/>
<pin id="2337" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="src_kernel_win_2_val_0_1 "/>
</bind>
</comp>

<comp id="2344" class="1005" name="src_kernel_win_2_val_0_2_reg_2344">
<pin_list>
<pin id="2345" dir="0" index="0" bw="8" slack="4"/>
<pin id="2346" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="src_kernel_win_2_val_0_2 "/>
</bind>
</comp>

<comp id="2350" class="1005" name="col_buf_1_val_0_0_1_reg_2350">
<pin_list>
<pin id="2351" dir="0" index="0" bw="8" slack="3"/>
<pin id="2352" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="col_buf_1_val_0_0_1 "/>
</bind>
</comp>

<comp id="2356" class="1005" name="src_kernel_win_2_val_2_1_reg_2356">
<pin_list>
<pin id="2357" dir="0" index="0" bw="8" slack="3"/>
<pin id="2358" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="src_kernel_win_2_val_2_1 "/>
</bind>
</comp>

<comp id="2368" class="1005" name="src_kernel_win_2_val_1_1_reg_2368">
<pin_list>
<pin id="2369" dir="0" index="0" bw="8" slack="3"/>
<pin id="2370" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="src_kernel_win_2_val_1_1 "/>
</bind>
</comp>

<comp id="2377" class="1005" name="src_kernel_win_2_val_1_2_reg_2377">
<pin_list>
<pin id="2378" dir="0" index="0" bw="8" slack="4"/>
<pin id="2379" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="src_kernel_win_2_val_1_2 "/>
</bind>
</comp>

<comp id="2383" class="1005" name="col_buf_1_val_0_0_2_reg_2383">
<pin_list>
<pin id="2384" dir="0" index="0" bw="8" slack="3"/>
<pin id="2385" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="col_buf_1_val_0_0_2 "/>
</bind>
</comp>

<comp id="2389" class="1005" name="src_kernel_win_2_val_2_2_reg_2389">
<pin_list>
<pin id="2390" dir="0" index="0" bw="8" slack="4"/>
<pin id="2391" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="src_kernel_win_2_val_2_2 "/>
</bind>
</comp>

<comp id="2395" class="1005" name="col_buf_1_val_0_0_3_reg_2395">
<pin_list>
<pin id="2396" dir="0" index="0" bw="8" slack="3"/>
<pin id="2397" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="col_buf_1_val_0_0_3 "/>
</bind>
</comp>

<comp id="2401" class="1005" name="right_border_buf_0_val_1_2_reg_2401">
<pin_list>
<pin id="2402" dir="0" index="0" bw="8" slack="3"/>
<pin id="2403" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="right_border_buf_0_val_1_2 "/>
</bind>
</comp>

<comp id="2407" class="1005" name="right_border_buf_0_val_1_2_1_reg_2407">
<pin_list>
<pin id="2408" dir="0" index="0" bw="8" slack="3"/>
<pin id="2409" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="right_border_buf_0_val_1_2_1 "/>
</bind>
</comp>

<comp id="2413" class="1005" name="right_border_buf_0_val_1_2_2_reg_2413">
<pin_list>
<pin id="2414" dir="0" index="0" bw="8" slack="3"/>
<pin id="2415" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="right_border_buf_0_val_1_2_2 "/>
</bind>
</comp>

<comp id="2419" class="1005" name="col_buf_0_val_0_0_1_reg_2419">
<pin_list>
<pin id="2420" dir="0" index="0" bw="8" slack="3"/>
<pin id="2421" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="col_buf_0_val_0_0_1 "/>
</bind>
</comp>

<comp id="2425" class="1005" name="col_buf_0_val_0_0_2_reg_2425">
<pin_list>
<pin id="2426" dir="0" index="0" bw="8" slack="3"/>
<pin id="2427" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="col_buf_0_val_0_0_2 "/>
</bind>
</comp>

<comp id="2431" class="1005" name="col_buf_0_val_0_0_3_reg_2431">
<pin_list>
<pin id="2432" dir="0" index="0" bw="8" slack="3"/>
<pin id="2433" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="col_buf_0_val_0_0_3 "/>
</bind>
</comp>

<comp id="2437" class="1005" name="right_border_buf_1_val_1_2_reg_2437">
<pin_list>
<pin id="2438" dir="0" index="0" bw="8" slack="3"/>
<pin id="2439" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="right_border_buf_1_val_1_2 "/>
</bind>
</comp>

<comp id="2443" class="1005" name="right_border_buf_1_val_1_2_1_reg_2443">
<pin_list>
<pin id="2444" dir="0" index="0" bw="8" slack="3"/>
<pin id="2445" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="right_border_buf_1_val_1_2_1 "/>
</bind>
</comp>

<comp id="2449" class="1005" name="right_border_buf_1_val_1_2_2_reg_2449">
<pin_list>
<pin id="2450" dir="0" index="0" bw="8" slack="3"/>
<pin id="2451" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="right_border_buf_1_val_1_2_2 "/>
</bind>
</comp>

<comp id="2455" class="1005" name="right_border_buf_0_val_0_0_reg_2455">
<pin_list>
<pin id="2456" dir="0" index="0" bw="8" slack="3"/>
<pin id="2457" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="right_border_buf_0_val_0_0 "/>
</bind>
</comp>

<comp id="2461" class="1005" name="right_border_buf_0_val_0_1_reg_2461">
<pin_list>
<pin id="2462" dir="0" index="0" bw="8" slack="3"/>
<pin id="2463" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="right_border_buf_0_val_0_1 "/>
</bind>
</comp>

<comp id="2467" class="1005" name="right_border_buf_0_val_0_2_reg_2467">
<pin_list>
<pin id="2468" dir="0" index="0" bw="8" slack="3"/>
<pin id="2469" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="right_border_buf_0_val_0_2 "/>
</bind>
</comp>

<comp id="2473" class="1005" name="right_border_buf_1_val_0_0_reg_2473">
<pin_list>
<pin id="2474" dir="0" index="0" bw="8" slack="3"/>
<pin id="2475" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="right_border_buf_1_val_0_0 "/>
</bind>
</comp>

<comp id="2479" class="1005" name="right_border_buf_1_val_0_1_reg_2479">
<pin_list>
<pin id="2480" dir="0" index="0" bw="8" slack="3"/>
<pin id="2481" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="right_border_buf_1_val_0_1 "/>
</bind>
</comp>

<comp id="2485" class="1005" name="right_border_buf_1_val_0_2_reg_2485">
<pin_list>
<pin id="2486" dir="0" index="0" bw="8" slack="3"/>
<pin id="2487" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="right_border_buf_1_val_0_2 "/>
</bind>
</comp>

<comp id="2491" class="1005" name="right_border_buf_2_val_0_0_reg_2491">
<pin_list>
<pin id="2492" dir="0" index="0" bw="8" slack="3"/>
<pin id="2493" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="right_border_buf_2_val_0_0 "/>
</bind>
</comp>

<comp id="2497" class="1005" name="right_border_buf_2_val_0_1_reg_2497">
<pin_list>
<pin id="2498" dir="0" index="0" bw="8" slack="3"/>
<pin id="2499" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="right_border_buf_2_val_0_1 "/>
</bind>
</comp>

<comp id="2503" class="1005" name="right_border_buf_2_val_0_2_reg_2503">
<pin_list>
<pin id="2504" dir="0" index="0" bw="8" slack="3"/>
<pin id="2505" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="right_border_buf_2_val_0_2 "/>
</bind>
</comp>

<comp id="2509" class="1005" name="col_buf_0_val_0_0_reg_2509">
<pin_list>
<pin id="2510" dir="0" index="0" bw="8" slack="3"/>
<pin id="2511" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="col_buf_0_val_0_0 "/>
</bind>
</comp>

<comp id="2514" class="1005" name="col_buf_1_val_0_0_reg_2514">
<pin_list>
<pin id="2515" dir="0" index="0" bw="8" slack="3"/>
<pin id="2516" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="col_buf_1_val_0_0 "/>
</bind>
</comp>

<comp id="2519" class="1005" name="col_buf_2_val_0_0_reg_2519">
<pin_list>
<pin id="2520" dir="0" index="0" bw="8" slack="3"/>
<pin id="2521" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="col_buf_2_val_0_0 "/>
</bind>
</comp>

<comp id="2524" class="1005" name="rows_cast_reg_2524">
<pin_list>
<pin id="2525" dir="0" index="0" bw="13" slack="1"/>
<pin id="2526" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="rows_cast "/>
</bind>
</comp>

<comp id="2529" class="1005" name="cols_cast1_reg_2529">
<pin_list>
<pin id="2530" dir="0" index="0" bw="14" slack="2"/>
<pin id="2531" dir="1" index="1" bw="14" slack="2"/>
</pin_list>
<bind>
<opset="cols_cast1 "/>
</bind>
</comp>

<comp id="2534" class="1005" name="heightloop_reg_2534">
<pin_list>
<pin id="2535" dir="0" index="0" bw="13" slack="1"/>
<pin id="2536" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="heightloop "/>
</bind>
</comp>

<comp id="2539" class="1005" name="widthloop_reg_2539">
<pin_list>
<pin id="2540" dir="0" index="0" bw="13" slack="2"/>
<pin id="2541" dir="1" index="1" bw="13" slack="2"/>
</pin_list>
<bind>
<opset="widthloop "/>
</bind>
</comp>

<comp id="2544" class="1005" name="tmp_7_reg_2544">
<pin_list>
<pin id="2545" dir="0" index="0" bw="13" slack="2"/>
<pin id="2546" dir="1" index="1" bw="13" slack="2"/>
</pin_list>
<bind>
<opset="tmp_7 "/>
</bind>
</comp>

<comp id="2551" class="1005" name="p_neg218_i_i_cast_reg_2551">
<pin_list>
<pin id="2552" dir="0" index="0" bw="2" slack="2"/>
<pin id="2553" dir="1" index="1" bw="2" slack="2"/>
</pin_list>
<bind>
<opset="p_neg218_i_i_cast "/>
</bind>
</comp>

<comp id="2567" class="1005" name="ref_reg_2567">
<pin_list>
<pin id="2568" dir="0" index="0" bw="13" slack="1"/>
<pin id="2569" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="ref "/>
</bind>
</comp>

<comp id="2575" class="1005" name="tmp_2_i_reg_2575">
<pin_list>
<pin id="2576" dir="0" index="0" bw="13" slack="2"/>
<pin id="2577" dir="1" index="1" bw="13" slack="2"/>
</pin_list>
<bind>
<opset="tmp_2_i "/>
</bind>
</comp>

<comp id="2580" class="1005" name="tmp_11_reg_2580">
<pin_list>
<pin id="2581" dir="0" index="0" bw="2" slack="1"/>
<pin id="2582" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="tmp_11 "/>
</bind>
</comp>

<comp id="2585" class="1005" name="len_cast1_i7_reg_2585">
<pin_list>
<pin id="2586" dir="0" index="0" bw="14" slack="1"/>
<pin id="2587" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="len_cast1_i7 "/>
</bind>
</comp>

<comp id="2594" class="1005" name="i_V_reg_2594">
<pin_list>
<pin id="2595" dir="0" index="0" bw="12" slack="0"/>
<pin id="2596" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opset="i_V "/>
</bind>
</comp>

<comp id="2599" class="1005" name="tmp_s_reg_2599">
<pin_list>
<pin id="2600" dir="0" index="0" bw="1" slack="1"/>
<pin id="2601" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="2604" class="1005" name="tmp_2_reg_2604">
<pin_list>
<pin id="2605" dir="0" index="0" bw="1" slack="1"/>
<pin id="2606" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="2609" class="1005" name="or_cond_2_reg_2609">
<pin_list>
<pin id="2610" dir="0" index="0" bw="1" slack="1"/>
<pin id="2611" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="or_cond_2 "/>
</bind>
</comp>

<comp id="2614" class="1005" name="tmp_13_reg_2614">
<pin_list>
<pin id="2615" dir="0" index="0" bw="1" slack="1"/>
<pin id="2616" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_13 "/>
</bind>
</comp>

<comp id="2618" class="1005" name="sel_tmp_reg_2618">
<pin_list>
<pin id="2619" dir="0" index="0" bw="1" slack="2"/>
<pin id="2620" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="sel_tmp "/>
</bind>
</comp>

<comp id="2625" class="1005" name="sel_tmp2_reg_2625">
<pin_list>
<pin id="2626" dir="0" index="0" bw="1" slack="2"/>
<pin id="2627" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="sel_tmp2 "/>
</bind>
</comp>

<comp id="2632" class="1005" name="sel_tmp3_reg_2632">
<pin_list>
<pin id="2633" dir="0" index="0" bw="1" slack="2"/>
<pin id="2634" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="sel_tmp3 "/>
</bind>
</comp>

<comp id="2639" class="1005" name="sel_tmp4_reg_2639">
<pin_list>
<pin id="2640" dir="0" index="0" bw="1" slack="2"/>
<pin id="2641" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="sel_tmp4 "/>
</bind>
</comp>

<comp id="2646" class="1005" name="locy_2_2_reg_2646">
<pin_list>
<pin id="2647" dir="0" index="0" bw="2" slack="1"/>
<pin id="2648" dir="1" index="1" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opset="locy_2_2 "/>
</bind>
</comp>

<comp id="2650" class="1005" name="tmp_6_reg_2650">
<pin_list>
<pin id="2651" dir="0" index="0" bw="1" slack="1"/>
<pin id="2652" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_6 "/>
</bind>
</comp>

<comp id="2654" class="1005" name="j_V_reg_2654">
<pin_list>
<pin id="2655" dir="0" index="0" bw="12" slack="0"/>
<pin id="2656" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opset="j_V "/>
</bind>
</comp>

<comp id="2659" class="1005" name="or_cond217_i_i_reg_2659">
<pin_list>
<pin id="2660" dir="0" index="0" bw="1" slack="2"/>
<pin id="2661" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_cond217_i_i "/>
</bind>
</comp>

<comp id="2663" class="1005" name="tmp_26_reg_2663">
<pin_list>
<pin id="2664" dir="0" index="0" bw="2" slack="1"/>
<pin id="2665" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="tmp_26 "/>
</bind>
</comp>

<comp id="2673" class="1005" name="tmp_i_reg_2673">
<pin_list>
<pin id="2674" dir="0" index="0" bw="1" slack="1"/>
<pin id="2675" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_i "/>
</bind>
</comp>

<comp id="2677" class="1005" name="or_cond_i_reg_2677">
<pin_list>
<pin id="2678" dir="0" index="0" bw="1" slack="1"/>
<pin id="2679" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_cond_i "/>
</bind>
</comp>

<comp id="2681" class="1005" name="tmp_28_reg_2681">
<pin_list>
<pin id="2682" dir="0" index="0" bw="1" slack="1"/>
<pin id="2683" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_28 "/>
</bind>
</comp>

<comp id="2685" class="1005" name="tmp_29_reg_2685">
<pin_list>
<pin id="2686" dir="0" index="0" bw="2" slack="1"/>
<pin id="2687" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="tmp_29 "/>
</bind>
</comp>

<comp id="2692" class="1005" name="k_buf_0_val_0_addr_reg_2692">
<pin_list>
<pin id="2693" dir="0" index="0" bw="11" slack="1"/>
<pin id="2694" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="k_buf_0_val_0_addr "/>
</bind>
</comp>

<comp id="2698" class="1005" name="k_buf_0_val_1_addr_reg_2698">
<pin_list>
<pin id="2699" dir="0" index="0" bw="11" slack="1"/>
<pin id="2700" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="k_buf_0_val_1_addr "/>
</bind>
</comp>

<comp id="2704" class="1005" name="k_buf_0_val_2_addr_reg_2704">
<pin_list>
<pin id="2705" dir="0" index="0" bw="11" slack="1"/>
<pin id="2706" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="k_buf_0_val_2_addr "/>
</bind>
</comp>

<comp id="2710" class="1005" name="brmerge_reg_2710">
<pin_list>
<pin id="2711" dir="0" index="0" bw="1" slack="1"/>
<pin id="2712" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="brmerge "/>
</bind>
</comp>

<comp id="2714" class="1005" name="tmp_1_reg_2714">
<pin_list>
<pin id="2715" dir="0" index="0" bw="1" slack="1"/>
<pin id="2716" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="2721" class="1005" name="col_assign_reg_2721">
<pin_list>
<pin id="2722" dir="0" index="0" bw="2" slack="1"/>
<pin id="2723" dir="1" index="1" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opset="col_assign "/>
</bind>
</comp>

<comp id="2725" class="1005" name="k_buf_1_val_0_addr_reg_2725">
<pin_list>
<pin id="2726" dir="0" index="0" bw="11" slack="1"/>
<pin id="2727" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="k_buf_1_val_0_addr "/>
</bind>
</comp>

<comp id="2731" class="1005" name="k_buf_1_val_1_addr_reg_2731">
<pin_list>
<pin id="2732" dir="0" index="0" bw="11" slack="1"/>
<pin id="2733" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="k_buf_1_val_1_addr "/>
</bind>
</comp>

<comp id="2737" class="1005" name="k_buf_1_val_2_addr_reg_2737">
<pin_list>
<pin id="2738" dir="0" index="0" bw="11" slack="1"/>
<pin id="2739" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="k_buf_1_val_2_addr "/>
</bind>
</comp>

<comp id="2743" class="1005" name="tmp_42_1_reg_2743">
<pin_list>
<pin id="2744" dir="0" index="0" bw="1" slack="1"/>
<pin id="2745" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_42_1 "/>
</bind>
</comp>

<comp id="2750" class="1005" name="col_assign_1_reg_2750">
<pin_list>
<pin id="2751" dir="0" index="0" bw="2" slack="1"/>
<pin id="2752" dir="1" index="1" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opset="col_assign_1 "/>
</bind>
</comp>

<comp id="2754" class="1005" name="k_buf_2_val_0_addr_reg_2754">
<pin_list>
<pin id="2755" dir="0" index="0" bw="11" slack="1"/>
<pin id="2756" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="k_buf_2_val_0_addr "/>
</bind>
</comp>

<comp id="2760" class="1005" name="k_buf_2_val_1_addr_reg_2760">
<pin_list>
<pin id="2761" dir="0" index="0" bw="11" slack="1"/>
<pin id="2762" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="k_buf_2_val_1_addr "/>
</bind>
</comp>

<comp id="2766" class="1005" name="k_buf_2_val_2_addr_reg_2766">
<pin_list>
<pin id="2767" dir="0" index="0" bw="11" slack="1"/>
<pin id="2768" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="k_buf_2_val_2_addr "/>
</bind>
</comp>

<comp id="2772" class="1005" name="tmp_42_2_reg_2772">
<pin_list>
<pin id="2773" dir="0" index="0" bw="1" slack="1"/>
<pin id="2774" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_42_2 "/>
</bind>
</comp>

<comp id="2779" class="1005" name="col_assign_s_reg_2779">
<pin_list>
<pin id="2780" dir="0" index="0" bw="2" slack="1"/>
<pin id="2781" dir="1" index="1" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opset="col_assign_s "/>
</bind>
</comp>

<comp id="2783" class="1005" name="src_kernel_win_0_val_0_1_6_reg_2783">
<pin_list>
<pin id="2784" dir="0" index="0" bw="8" slack="1"/>
<pin id="2785" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="src_kernel_win_0_val_0_1_6 "/>
</bind>
</comp>

<comp id="2790" class="1005" name="src_kernel_win_0_val_2_1_9_reg_2790">
<pin_list>
<pin id="2791" dir="0" index="0" bw="8" slack="1"/>
<pin id="2792" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="src_kernel_win_0_val_2_1_9 "/>
</bind>
</comp>

<comp id="2797" class="1005" name="src_kernel_win_0_val_1_1_6_reg_2797">
<pin_list>
<pin id="2798" dir="0" index="0" bw="8" slack="1"/>
<pin id="2799" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="src_kernel_win_0_val_1_1_6 "/>
</bind>
</comp>

<comp id="2804" class="1005" name="src_kernel_win_1_val_0_1_6_reg_2804">
<pin_list>
<pin id="2805" dir="0" index="0" bw="8" slack="1"/>
<pin id="2806" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="src_kernel_win_1_val_0_1_6 "/>
</bind>
</comp>

<comp id="2811" class="1005" name="src_kernel_win_1_val_2_1_9_reg_2811">
<pin_list>
<pin id="2812" dir="0" index="0" bw="8" slack="1"/>
<pin id="2813" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="src_kernel_win_1_val_2_1_9 "/>
</bind>
</comp>

<comp id="2818" class="1005" name="src_kernel_win_1_val_1_1_6_reg_2818">
<pin_list>
<pin id="2819" dir="0" index="0" bw="8" slack="1"/>
<pin id="2820" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="src_kernel_win_1_val_1_1_6 "/>
</bind>
</comp>

<comp id="2825" class="1005" name="src_kernel_win_2_val_0_1_6_reg_2825">
<pin_list>
<pin id="2826" dir="0" index="0" bw="8" slack="1"/>
<pin id="2827" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="src_kernel_win_2_val_0_1_6 "/>
</bind>
</comp>

<comp id="2832" class="1005" name="src_kernel_win_2_val_2_1_9_reg_2832">
<pin_list>
<pin id="2833" dir="0" index="0" bw="8" slack="1"/>
<pin id="2834" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="src_kernel_win_2_val_2_1_9 "/>
</bind>
</comp>

<comp id="2839" class="1005" name="src_kernel_win_2_val_1_1_6_reg_2839">
<pin_list>
<pin id="2840" dir="0" index="0" bw="8" slack="1"/>
<pin id="2841" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="src_kernel_win_2_val_1_1_6 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="123"><net_src comp="16" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="127"><net_src comp="16" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="131"><net_src comp="16" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="135"><net_src comp="16" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="139"><net_src comp="16" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="143"><net_src comp="16" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="147"><net_src comp="16" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="151"><net_src comp="16" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="155"><net_src comp="16" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="159"><net_src comp="16" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="163"><net_src comp="16" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="167"><net_src comp="16" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="171"><net_src comp="16" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="175"><net_src comp="16" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="179"><net_src comp="16" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="183"><net_src comp="16" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="187"><net_src comp="16" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="191"><net_src comp="16" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="195"><net_src comp="16" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="199"><net_src comp="16" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="203"><net_src comp="16" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="207"><net_src comp="16" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="211"><net_src comp="16" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="215"><net_src comp="16" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="219"><net_src comp="16" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="223"><net_src comp="16" pin="0"/><net_sink comp="220" pin=0"/></net>

<net id="227"><net_src comp="16" pin="0"/><net_sink comp="224" pin=0"/></net>

<net id="231"><net_src comp="16" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="235"><net_src comp="16" pin="0"/><net_sink comp="232" pin=0"/></net>

<net id="239"><net_src comp="16" pin="0"/><net_sink comp="236" pin=0"/></net>

<net id="243"><net_src comp="16" pin="0"/><net_sink comp="240" pin=0"/></net>

<net id="247"><net_src comp="16" pin="0"/><net_sink comp="244" pin=0"/></net>

<net id="251"><net_src comp="16" pin="0"/><net_sink comp="248" pin=0"/></net>

<net id="255"><net_src comp="16" pin="0"/><net_sink comp="252" pin=0"/></net>

<net id="259"><net_src comp="16" pin="0"/><net_sink comp="256" pin=0"/></net>

<net id="263"><net_src comp="16" pin="0"/><net_sink comp="260" pin=0"/></net>

<net id="267"><net_src comp="16" pin="0"/><net_sink comp="264" pin=0"/></net>

<net id="271"><net_src comp="16" pin="0"/><net_sink comp="268" pin=0"/></net>

<net id="275"><net_src comp="16" pin="0"/><net_sink comp="272" pin=0"/></net>

<net id="279"><net_src comp="16" pin="0"/><net_sink comp="276" pin=0"/></net>

<net id="283"><net_src comp="16" pin="0"/><net_sink comp="280" pin=0"/></net>

<net id="287"><net_src comp="16" pin="0"/><net_sink comp="284" pin=0"/></net>

<net id="291"><net_src comp="16" pin="0"/><net_sink comp="288" pin=0"/></net>

<net id="295"><net_src comp="16" pin="0"/><net_sink comp="292" pin=0"/></net>

<net id="299"><net_src comp="16" pin="0"/><net_sink comp="296" pin=0"/></net>

<net id="303"><net_src comp="16" pin="0"/><net_sink comp="300" pin=0"/></net>

<net id="307"><net_src comp="16" pin="0"/><net_sink comp="304" pin=0"/></net>

<net id="311"><net_src comp="16" pin="0"/><net_sink comp="308" pin=0"/></net>

<net id="315"><net_src comp="16" pin="0"/><net_sink comp="312" pin=0"/></net>

<net id="319"><net_src comp="16" pin="0"/><net_sink comp="316" pin=0"/></net>

<net id="323"><net_src comp="16" pin="0"/><net_sink comp="320" pin=0"/></net>

<net id="327"><net_src comp="16" pin="0"/><net_sink comp="324" pin=0"/></net>

<net id="331"><net_src comp="16" pin="0"/><net_sink comp="328" pin=0"/></net>

<net id="335"><net_src comp="16" pin="0"/><net_sink comp="332" pin=0"/></net>

<net id="339"><net_src comp="16" pin="0"/><net_sink comp="336" pin=0"/></net>

<net id="343"><net_src comp="16" pin="0"/><net_sink comp="340" pin=0"/></net>

<net id="347"><net_src comp="16" pin="0"/><net_sink comp="344" pin=0"/></net>

<net id="352"><net_src comp="34" pin="0"/><net_sink comp="348" pin=0"/></net>

<net id="353"><net_src comp="2" pin="0"/><net_sink comp="348" pin=1"/></net>

<net id="358"><net_src comp="34" pin="0"/><net_sink comp="354" pin=0"/></net>

<net id="359"><net_src comp="0" pin="0"/><net_sink comp="354" pin=1"/></net>

<net id="364"><net_src comp="116" pin="0"/><net_sink comp="360" pin=0"/></net>

<net id="365"><net_src comp="4" pin="0"/><net_sink comp="360" pin=1"/></net>

<net id="370"><net_src comp="116" pin="0"/><net_sink comp="366" pin=0"/></net>

<net id="371"><net_src comp="6" pin="0"/><net_sink comp="366" pin=1"/></net>

<net id="376"><net_src comp="116" pin="0"/><net_sink comp="372" pin=0"/></net>

<net id="377"><net_src comp="8" pin="0"/><net_sink comp="372" pin=1"/></net>

<net id="383"><net_src comp="118" pin="0"/><net_sink comp="378" pin=0"/></net>

<net id="384"><net_src comp="10" pin="0"/><net_sink comp="378" pin=1"/></net>

<net id="390"><net_src comp="118" pin="0"/><net_sink comp="385" pin=0"/></net>

<net id="391"><net_src comp="12" pin="0"/><net_sink comp="385" pin=1"/></net>

<net id="397"><net_src comp="118" pin="0"/><net_sink comp="392" pin=0"/></net>

<net id="398"><net_src comp="14" pin="0"/><net_sink comp="392" pin=1"/></net>

<net id="404"><net_src comp="64" pin="0"/><net_sink comp="399" pin=1"/></net>

<net id="409"><net_src comp="399" pin="3"/><net_sink comp="405" pin=0"/></net>

<net id="415"><net_src comp="64" pin="0"/><net_sink comp="410" pin=1"/></net>

<net id="420"><net_src comp="410" pin="3"/><net_sink comp="416" pin=0"/></net>

<net id="426"><net_src comp="64" pin="0"/><net_sink comp="421" pin=1"/></net>

<net id="431"><net_src comp="421" pin="3"/><net_sink comp="427" pin=0"/></net>

<net id="437"><net_src comp="64" pin="0"/><net_sink comp="432" pin=1"/></net>

<net id="442"><net_src comp="432" pin="3"/><net_sink comp="438" pin=0"/></net>

<net id="448"><net_src comp="64" pin="0"/><net_sink comp="443" pin=1"/></net>

<net id="453"><net_src comp="443" pin="3"/><net_sink comp="449" pin=0"/></net>

<net id="459"><net_src comp="64" pin="0"/><net_sink comp="454" pin=1"/></net>

<net id="464"><net_src comp="454" pin="3"/><net_sink comp="460" pin=0"/></net>

<net id="470"><net_src comp="64" pin="0"/><net_sink comp="465" pin=1"/></net>

<net id="475"><net_src comp="465" pin="3"/><net_sink comp="471" pin=0"/></net>

<net id="481"><net_src comp="64" pin="0"/><net_sink comp="476" pin=1"/></net>

<net id="486"><net_src comp="476" pin="3"/><net_sink comp="482" pin=0"/></net>

<net id="492"><net_src comp="64" pin="0"/><net_sink comp="487" pin=1"/></net>

<net id="497"><net_src comp="487" pin="3"/><net_sink comp="493" pin=0"/></net>

<net id="501"><net_src comp="416" pin="2"/><net_sink comp="427" pin=4"/></net>

<net id="505"><net_src comp="405" pin="2"/><net_sink comp="416" pin=4"/></net>

<net id="509"><net_src comp="360" pin="2"/><net_sink comp="405" pin=4"/></net>

<net id="513"><net_src comp="449" pin="2"/><net_sink comp="460" pin=4"/></net>

<net id="517"><net_src comp="438" pin="2"/><net_sink comp="449" pin=4"/></net>

<net id="521"><net_src comp="366" pin="2"/><net_sink comp="438" pin=4"/></net>

<net id="525"><net_src comp="482" pin="2"/><net_sink comp="493" pin=4"/></net>

<net id="529"><net_src comp="471" pin="2"/><net_sink comp="482" pin=4"/></net>

<net id="533"><net_src comp="372" pin="2"/><net_sink comp="471" pin=4"/></net>

<net id="537"><net_src comp="56" pin="0"/><net_sink comp="534" pin=0"/></net>

<net id="544"><net_src comp="534" pin="1"/><net_sink comp="538" pin=0"/></net>

<net id="548"><net_src comp="56" pin="0"/><net_sink comp="545" pin=0"/></net>

<net id="555"><net_src comp="545" pin="1"/><net_sink comp="549" pin=0"/></net>

<net id="581"><net_src comp="84" pin="0"/><net_sink comp="578" pin=0"/></net>

<net id="582"><net_src comp="114" pin="0"/><net_sink comp="578" pin=0"/></net>

<net id="593"><net_src comp="578" pin="1"/><net_sink comp="583" pin=0"/></net>

<net id="594"><net_src comp="578" pin="1"/><net_sink comp="583" pin=2"/></net>

<net id="595"><net_src comp="578" pin="1"/><net_sink comp="583" pin=4"/></net>

<net id="596"><net_src comp="578" pin="1"/><net_sink comp="583" pin=6"/></net>

<net id="610"><net_src comp="84" pin="0"/><net_sink comp="600" pin=0"/></net>

<net id="636"><net_src comp="84" pin="0"/><net_sink comp="633" pin=0"/></net>

<net id="637"><net_src comp="114" pin="0"/><net_sink comp="633" pin=0"/></net>

<net id="648"><net_src comp="633" pin="1"/><net_sink comp="638" pin=0"/></net>

<net id="649"><net_src comp="633" pin="1"/><net_sink comp="638" pin=2"/></net>

<net id="650"><net_src comp="633" pin="1"/><net_sink comp="638" pin=4"/></net>

<net id="651"><net_src comp="633" pin="1"/><net_sink comp="638" pin=6"/></net>

<net id="665"><net_src comp="84" pin="0"/><net_sink comp="655" pin=0"/></net>

<net id="691"><net_src comp="84" pin="0"/><net_sink comp="688" pin=0"/></net>

<net id="692"><net_src comp="114" pin="0"/><net_sink comp="688" pin=0"/></net>

<net id="703"><net_src comp="688" pin="1"/><net_sink comp="693" pin=0"/></net>

<net id="704"><net_src comp="688" pin="1"/><net_sink comp="693" pin=2"/></net>

<net id="705"><net_src comp="688" pin="1"/><net_sink comp="693" pin=4"/></net>

<net id="706"><net_src comp="688" pin="1"/><net_sink comp="693" pin=6"/></net>

<net id="720"><net_src comp="84" pin="0"/><net_sink comp="710" pin=0"/></net>

<net id="734"><net_src comp="427" pin="2"/><net_sink comp="730" pin=0"/></net>

<net id="739"><net_src comp="570" pin="6"/><net_sink comp="735" pin=0"/></net>

<net id="744"><net_src comp="559" pin="6"/><net_sink comp="740" pin=0"/></net>

<net id="749"><net_src comp="416" pin="2"/><net_sink comp="745" pin=0"/></net>

<net id="754"><net_src comp="405" pin="2"/><net_sink comp="750" pin=0"/></net>

<net id="767"><net_src comp="460" pin="2"/><net_sink comp="763" pin=0"/></net>

<net id="772"><net_src comp="625" pin="6"/><net_sink comp="768" pin=0"/></net>

<net id="777"><net_src comp="614" pin="6"/><net_sink comp="773" pin=0"/></net>

<net id="782"><net_src comp="449" pin="2"/><net_sink comp="778" pin=0"/></net>

<net id="787"><net_src comp="438" pin="2"/><net_sink comp="783" pin=0"/></net>

<net id="800"><net_src comp="493" pin="2"/><net_sink comp="796" pin=0"/></net>

<net id="805"><net_src comp="680" pin="6"/><net_sink comp="801" pin=0"/></net>

<net id="810"><net_src comp="669" pin="6"/><net_sink comp="806" pin=0"/></net>

<net id="815"><net_src comp="482" pin="2"/><net_sink comp="811" pin=0"/></net>

<net id="820"><net_src comp="471" pin="2"/><net_sink comp="816" pin=0"/></net>

<net id="824"><net_src comp="354" pin="2"/><net_sink comp="821" pin=0"/></net>

<net id="828"><net_src comp="348" pin="2"/><net_sink comp="825" pin=0"/></net>

<net id="832"><net_src comp="348" pin="2"/><net_sink comp="829" pin=0"/></net>

<net id="837"><net_src comp="821" pin="1"/><net_sink comp="833" pin=0"/></net>

<net id="838"><net_src comp="46" pin="0"/><net_sink comp="833" pin=1"/></net>

<net id="843"><net_src comp="829" pin="1"/><net_sink comp="839" pin=0"/></net>

<net id="844"><net_src comp="48" pin="0"/><net_sink comp="839" pin=1"/></net>

<net id="849"><net_src comp="829" pin="1"/><net_sink comp="845" pin=0"/></net>

<net id="850"><net_src comp="50" pin="0"/><net_sink comp="845" pin=1"/></net>

<net id="854"><net_src comp="348" pin="2"/><net_sink comp="851" pin=0"/></net>

<net id="859"><net_src comp="851" pin="1"/><net_sink comp="855" pin=0"/></net>

<net id="860"><net_src comp="52" pin="0"/><net_sink comp="855" pin=1"/></net>

<net id="865"><net_src comp="821" pin="1"/><net_sink comp="861" pin=0"/></net>

<net id="866"><net_src comp="54" pin="0"/><net_sink comp="861" pin=1"/></net>

<net id="871"><net_src comp="829" pin="1"/><net_sink comp="867" pin=0"/></net>

<net id="872"><net_src comp="54" pin="0"/><net_sink comp="867" pin=1"/></net>

<net id="876"><net_src comp="861" pin="2"/><net_sink comp="873" pin=0"/></net>

<net id="880"><net_src comp="354" pin="2"/><net_sink comp="877" pin=0"/></net>

<net id="884"><net_src comp="538" pin="4"/><net_sink comp="881" pin=0"/></net>

<net id="889"><net_src comp="881" pin="1"/><net_sink comp="885" pin=0"/></net>

<net id="894"><net_src comp="538" pin="4"/><net_sink comp="890" pin=0"/></net>

<net id="895"><net_src comp="66" pin="0"/><net_sink comp="890" pin=1"/></net>

<net id="900"><net_src comp="538" pin="4"/><net_sink comp="896" pin=0"/></net>

<net id="901"><net_src comp="72" pin="0"/><net_sink comp="896" pin=1"/></net>

<net id="906"><net_src comp="881" pin="1"/><net_sink comp="902" pin=0"/></net>

<net id="907"><net_src comp="74" pin="0"/><net_sink comp="902" pin=1"/></net>

<net id="912"><net_src comp="902" pin="2"/><net_sink comp="908" pin=0"/></net>

<net id="913"><net_src comp="54" pin="0"/><net_sink comp="908" pin=1"/></net>

<net id="920"><net_src comp="76" pin="0"/><net_sink comp="914" pin=0"/></net>

<net id="921"><net_src comp="902" pin="2"/><net_sink comp="914" pin=1"/></net>

<net id="922"><net_src comp="78" pin="0"/><net_sink comp="914" pin=2"/></net>

<net id="923"><net_src comp="80" pin="0"/><net_sink comp="914" pin=3"/></net>

<net id="928"><net_src comp="914" pin="4"/><net_sink comp="924" pin=0"/></net>

<net id="929"><net_src comp="56" pin="0"/><net_sink comp="924" pin=1"/></net>

<net id="934"><net_src comp="902" pin="2"/><net_sink comp="930" pin=0"/></net>

<net id="939"><net_src comp="924" pin="2"/><net_sink comp="935" pin=0"/></net>

<net id="940"><net_src comp="930" pin="2"/><net_sink comp="935" pin=1"/></net>

<net id="946"><net_src comp="82" pin="0"/><net_sink comp="941" pin=0"/></net>

<net id="947"><net_src comp="902" pin="2"/><net_sink comp="941" pin=1"/></net>

<net id="948"><net_src comp="80" pin="0"/><net_sink comp="941" pin=2"/></net>

<net id="953"><net_src comp="941" pin="3"/><net_sink comp="949" pin=0"/></net>

<net id="954"><net_src comp="84" pin="0"/><net_sink comp="949" pin=1"/></net>

<net id="960"><net_src comp="930" pin="2"/><net_sink comp="955" pin=0"/></net>

<net id="961"><net_src comp="86" pin="0"/><net_sink comp="955" pin=1"/></net>

<net id="966"><net_src comp="902" pin="2"/><net_sink comp="962" pin=0"/></net>

<net id="971"><net_src comp="962" pin="2"/><net_sink comp="967" pin=0"/></net>

<net id="972"><net_src comp="949" pin="2"/><net_sink comp="967" pin=1"/></net>

<net id="978"><net_src comp="82" pin="0"/><net_sink comp="973" pin=0"/></net>

<net id="979"><net_src comp="902" pin="2"/><net_sink comp="973" pin=1"/></net>

<net id="980"><net_src comp="80" pin="0"/><net_sink comp="973" pin=2"/></net>

<net id="986"><net_src comp="973" pin="3"/><net_sink comp="981" pin=0"/></net>

<net id="987"><net_src comp="88" pin="0"/><net_sink comp="981" pin=1"/></net>

<net id="993"><net_src comp="967" pin="2"/><net_sink comp="988" pin=0"/></net>

<net id="994"><net_src comp="902" pin="2"/><net_sink comp="988" pin=1"/></net>

<net id="995"><net_src comp="981" pin="3"/><net_sink comp="988" pin=2"/></net>

<net id="999"><net_src comp="988" pin="3"/><net_sink comp="996" pin=0"/></net>

<net id="1004"><net_src comp="955" pin="3"/><net_sink comp="1000" pin=0"/></net>

<net id="1005"><net_src comp="996" pin="1"/><net_sink comp="1000" pin=1"/></net>

<net id="1010"><net_src comp="955" pin="3"/><net_sink comp="1006" pin=0"/></net>

<net id="1011"><net_src comp="996" pin="1"/><net_sink comp="1006" pin=1"/></net>

<net id="1016"><net_src comp="1000" pin="2"/><net_sink comp="1012" pin=0"/></net>

<net id="1017"><net_src comp="90" pin="0"/><net_sink comp="1012" pin=1"/></net>

<net id="1022"><net_src comp="881" pin="1"/><net_sink comp="1018" pin=0"/></net>

<net id="1023"><net_src comp="92" pin="0"/><net_sink comp="1018" pin=1"/></net>

<net id="1029"><net_src comp="82" pin="0"/><net_sink comp="1024" pin=0"/></net>

<net id="1030"><net_src comp="1018" pin="2"/><net_sink comp="1024" pin=1"/></net>

<net id="1031"><net_src comp="80" pin="0"/><net_sink comp="1024" pin=2"/></net>

<net id="1036"><net_src comp="1024" pin="3"/><net_sink comp="1032" pin=0"/></net>

<net id="1037"><net_src comp="84" pin="0"/><net_sink comp="1032" pin=1"/></net>

<net id="1041"><net_src comp="1018" pin="2"/><net_sink comp="1038" pin=0"/></net>

<net id="1046"><net_src comp="1038" pin="1"/><net_sink comp="1042" pin=0"/></net>

<net id="1051"><net_src comp="1042" pin="2"/><net_sink comp="1047" pin=0"/></net>

<net id="1052"><net_src comp="1032" pin="2"/><net_sink comp="1047" pin=1"/></net>

<net id="1058"><net_src comp="82" pin="0"/><net_sink comp="1053" pin=0"/></net>

<net id="1059"><net_src comp="1018" pin="2"/><net_sink comp="1053" pin=1"/></net>

<net id="1060"><net_src comp="80" pin="0"/><net_sink comp="1053" pin=2"/></net>

<net id="1066"><net_src comp="1053" pin="3"/><net_sink comp="1061" pin=0"/></net>

<net id="1067"><net_src comp="88" pin="0"/><net_sink comp="1061" pin=1"/></net>

<net id="1073"><net_src comp="1047" pin="2"/><net_sink comp="1068" pin=0"/></net>

<net id="1074"><net_src comp="1018" pin="2"/><net_sink comp="1068" pin=1"/></net>

<net id="1075"><net_src comp="1061" pin="3"/><net_sink comp="1068" pin=2"/></net>

<net id="1079"><net_src comp="1068" pin="3"/><net_sink comp="1076" pin=0"/></net>

<net id="1084"><net_src comp="955" pin="3"/><net_sink comp="1080" pin=0"/></net>

<net id="1085"><net_src comp="1076" pin="1"/><net_sink comp="1080" pin=1"/></net>

<net id="1090"><net_src comp="955" pin="3"/><net_sink comp="1086" pin=0"/></net>

<net id="1091"><net_src comp="1076" pin="1"/><net_sink comp="1086" pin=1"/></net>

<net id="1096"><net_src comp="1080" pin="2"/><net_sink comp="1092" pin=0"/></net>

<net id="1097"><net_src comp="90" pin="0"/><net_sink comp="1092" pin=1"/></net>

<net id="1102"><net_src comp="881" pin="1"/><net_sink comp="1098" pin=0"/></net>

<net id="1103"><net_src comp="94" pin="0"/><net_sink comp="1098" pin=1"/></net>

<net id="1109"><net_src comp="82" pin="0"/><net_sink comp="1104" pin=0"/></net>

<net id="1110"><net_src comp="1098" pin="2"/><net_sink comp="1104" pin=1"/></net>

<net id="1111"><net_src comp="80" pin="0"/><net_sink comp="1104" pin=2"/></net>

<net id="1116"><net_src comp="1104" pin="3"/><net_sink comp="1112" pin=0"/></net>

<net id="1117"><net_src comp="84" pin="0"/><net_sink comp="1112" pin=1"/></net>

<net id="1121"><net_src comp="1098" pin="2"/><net_sink comp="1118" pin=0"/></net>

<net id="1126"><net_src comp="1118" pin="1"/><net_sink comp="1122" pin=0"/></net>

<net id="1131"><net_src comp="1122" pin="2"/><net_sink comp="1127" pin=0"/></net>

<net id="1132"><net_src comp="1112" pin="2"/><net_sink comp="1127" pin=1"/></net>

<net id="1138"><net_src comp="82" pin="0"/><net_sink comp="1133" pin=0"/></net>

<net id="1139"><net_src comp="1098" pin="2"/><net_sink comp="1133" pin=1"/></net>

<net id="1140"><net_src comp="80" pin="0"/><net_sink comp="1133" pin=2"/></net>

<net id="1146"><net_src comp="1133" pin="3"/><net_sink comp="1141" pin=0"/></net>

<net id="1147"><net_src comp="88" pin="0"/><net_sink comp="1141" pin=1"/></net>

<net id="1153"><net_src comp="1127" pin="2"/><net_sink comp="1148" pin=0"/></net>

<net id="1154"><net_src comp="1098" pin="2"/><net_sink comp="1148" pin=1"/></net>

<net id="1155"><net_src comp="1141" pin="3"/><net_sink comp="1148" pin=2"/></net>

<net id="1159"><net_src comp="1148" pin="3"/><net_sink comp="1156" pin=0"/></net>

<net id="1164"><net_src comp="955" pin="3"/><net_sink comp="1160" pin=0"/></net>

<net id="1165"><net_src comp="1156" pin="1"/><net_sink comp="1160" pin=1"/></net>

<net id="1169"><net_src comp="549" pin="4"/><net_sink comp="1166" pin=0"/></net>

<net id="1174"><net_src comp="1166" pin="1"/><net_sink comp="1170" pin=0"/></net>

<net id="1179"><net_src comp="549" pin="4"/><net_sink comp="1175" pin=0"/></net>

<net id="1180"><net_src comp="66" pin="0"/><net_sink comp="1175" pin=1"/></net>

<net id="1187"><net_src comp="96" pin="0"/><net_sink comp="1181" pin=0"/></net>

<net id="1188"><net_src comp="549" pin="4"/><net_sink comp="1181" pin=1"/></net>

<net id="1189"><net_src comp="78" pin="0"/><net_sink comp="1181" pin=2"/></net>

<net id="1190"><net_src comp="98" pin="0"/><net_sink comp="1181" pin=3"/></net>

<net id="1195"><net_src comp="1181" pin="4"/><net_sink comp="1191" pin=0"/></net>

<net id="1196"><net_src comp="100" pin="0"/><net_sink comp="1191" pin=1"/></net>

<net id="1201"><net_src comp="1191" pin="2"/><net_sink comp="1197" pin=1"/></net>

<net id="1206"><net_src comp="1166" pin="1"/><net_sink comp="1202" pin=0"/></net>

<net id="1207"><net_src comp="54" pin="0"/><net_sink comp="1202" pin=1"/></net>

<net id="1211"><net_src comp="1202" pin="2"/><net_sink comp="1208" pin=0"/></net>

<net id="1215"><net_src comp="1202" pin="2"/><net_sink comp="1212" pin=0"/></net>

<net id="1221"><net_src comp="82" pin="0"/><net_sink comp="1216" pin=0"/></net>

<net id="1222"><net_src comp="1202" pin="2"/><net_sink comp="1216" pin=1"/></net>

<net id="1223"><net_src comp="80" pin="0"/><net_sink comp="1216" pin=2"/></net>

<net id="1228"><net_src comp="1216" pin="3"/><net_sink comp="1224" pin=0"/></net>

<net id="1229"><net_src comp="84" pin="0"/><net_sink comp="1224" pin=1"/></net>

<net id="1234"><net_src comp="1208" pin="1"/><net_sink comp="1230" pin=0"/></net>

<net id="1239"><net_src comp="1230" pin="2"/><net_sink comp="1235" pin=0"/></net>

<net id="1240"><net_src comp="1224" pin="2"/><net_sink comp="1235" pin=1"/></net>

<net id="1246"><net_src comp="82" pin="0"/><net_sink comp="1241" pin=0"/></net>

<net id="1247"><net_src comp="1202" pin="2"/><net_sink comp="1241" pin=1"/></net>

<net id="1248"><net_src comp="80" pin="0"/><net_sink comp="1241" pin=2"/></net>

<net id="1254"><net_src comp="1241" pin="3"/><net_sink comp="1249" pin=0"/></net>

<net id="1255"><net_src comp="88" pin="0"/><net_sink comp="1249" pin=1"/></net>

<net id="1261"><net_src comp="1235" pin="2"/><net_sink comp="1256" pin=0"/></net>

<net id="1262"><net_src comp="1202" pin="2"/><net_sink comp="1256" pin=1"/></net>

<net id="1263"><net_src comp="1249" pin="3"/><net_sink comp="1256" pin=2"/></net>

<net id="1267"><net_src comp="1256" pin="3"/><net_sink comp="1264" pin=0"/></net>

<net id="1271"><net_src comp="1256" pin="3"/><net_sink comp="1268" pin=0"/></net>

<net id="1272"><net_src comp="1268" pin="1"/><net_sink comp="399" pin=2"/></net>

<net id="1273"><net_src comp="1268" pin="1"/><net_sink comp="410" pin=2"/></net>

<net id="1274"><net_src comp="1268" pin="1"/><net_sink comp="421" pin=2"/></net>

<net id="1275"><net_src comp="1268" pin="1"/><net_sink comp="432" pin=2"/></net>

<net id="1276"><net_src comp="1268" pin="1"/><net_sink comp="443" pin=2"/></net>

<net id="1277"><net_src comp="1268" pin="1"/><net_sink comp="454" pin=2"/></net>

<net id="1278"><net_src comp="1268" pin="1"/><net_sink comp="465" pin=2"/></net>

<net id="1279"><net_src comp="1268" pin="1"/><net_sink comp="476" pin=2"/></net>

<net id="1280"><net_src comp="1268" pin="1"/><net_sink comp="487" pin=2"/></net>

<net id="1289"><net_src comp="1202" pin="2"/><net_sink comp="1285" pin=0"/></net>

<net id="1294"><net_src comp="1212" pin="1"/><net_sink comp="1290" pin=0"/></net>

<net id="1299"><net_src comp="1202" pin="2"/><net_sink comp="1295" pin=0"/></net>

<net id="1304"><net_src comp="1212" pin="1"/><net_sink comp="1300" pin=0"/></net>

<net id="1309"><net_src comp="1202" pin="2"/><net_sink comp="1305" pin=0"/></net>

<net id="1314"><net_src comp="1212" pin="1"/><net_sink comp="1310" pin=0"/></net>

<net id="1321"><net_src comp="1318" pin="1"/><net_sink comp="669" pin=0"/></net>

<net id="1331"><net_src comp="1328" pin="1"/><net_sink comp="669" pin=2"/></net>

<net id="1335"><net_src comp="1332" pin="1"/><net_sink comp="669" pin=4"/></net>

<net id="1342"><net_src comp="1339" pin="1"/><net_sink comp="680" pin=2"/></net>

<net id="1352"><net_src comp="1349" pin="1"/><net_sink comp="680" pin=0"/></net>

<net id="1356"><net_src comp="1353" pin="1"/><net_sink comp="680" pin=4"/></net>

<net id="1363"><net_src comp="1360" pin="1"/><net_sink comp="614" pin=0"/></net>

<net id="1373"><net_src comp="1370" pin="1"/><net_sink comp="614" pin=2"/></net>

<net id="1377"><net_src comp="1374" pin="1"/><net_sink comp="614" pin=4"/></net>

<net id="1381"><net_src comp="1378" pin="1"/><net_sink comp="570" pin=4"/></net>

<net id="1385"><net_src comp="1382" pin="1"/><net_sink comp="570" pin=0"/></net>

<net id="1389"><net_src comp="1386" pin="1"/><net_sink comp="570" pin=2"/></net>

<net id="1393"><net_src comp="1390" pin="1"/><net_sink comp="559" pin=4"/></net>

<net id="1397"><net_src comp="1394" pin="1"/><net_sink comp="559" pin=2"/></net>

<net id="1401"><net_src comp="1398" pin="1"/><net_sink comp="559" pin=0"/></net>

<net id="1405"><net_src comp="1402" pin="1"/><net_sink comp="625" pin=4"/></net>

<net id="1409"><net_src comp="1406" pin="1"/><net_sink comp="625" pin=0"/></net>

<net id="1413"><net_src comp="1410" pin="1"/><net_sink comp="625" pin=2"/></net>

<net id="1418"><net_src comp="405" pin="2"/><net_sink comp="1414" pin=0"/></net>

<net id="1424"><net_src comp="405" pin="2"/><net_sink comp="1419" pin=1"/></net>

<net id="1425"><net_src comp="427" pin="2"/><net_sink comp="1419" pin=2"/></net>

<net id="1431"><net_src comp="416" pin="2"/><net_sink comp="1426" pin=1"/></net>

<net id="1432"><net_src comp="1419" pin="3"/><net_sink comp="1426" pin=2"/></net>

<net id="1433"><net_src comp="1426" pin="3"/><net_sink comp="726" pin=0"/></net>

<net id="1439"><net_src comp="405" pin="2"/><net_sink comp="1434" pin=1"/></net>

<net id="1440"><net_src comp="427" pin="2"/><net_sink comp="1434" pin=2"/></net>

<net id="1446"><net_src comp="416" pin="2"/><net_sink comp="1441" pin=1"/></net>

<net id="1447"><net_src comp="1434" pin="3"/><net_sink comp="1441" pin=2"/></net>

<net id="1448"><net_src comp="1441" pin="3"/><net_sink comp="722" pin=0"/></net>

<net id="1453"><net_src comp="416" pin="2"/><net_sink comp="1449" pin=0"/></net>

<net id="1458"><net_src comp="405" pin="2"/><net_sink comp="1454" pin=0"/></net>

<net id="1470"><net_src comp="1463" pin="1"/><net_sink comp="1466" pin=0"/></net>

<net id="1478"><net_src comp="1471" pin="1"/><net_sink comp="1474" pin=0"/></net>

<net id="1486"><net_src comp="1479" pin="1"/><net_sink comp="1482" pin=0"/></net>

<net id="1491"><net_src comp="427" pin="2"/><net_sink comp="1487" pin=0"/></net>

<net id="1496"><net_src comp="427" pin="2"/><net_sink comp="1492" pin=0"/></net>

<net id="1501"><net_src comp="427" pin="2"/><net_sink comp="1497" pin=0"/></net>

<net id="1510"><net_src comp="416" pin="2"/><net_sink comp="1506" pin=0"/></net>

<net id="1515"><net_src comp="416" pin="2"/><net_sink comp="1511" pin=0"/></net>

<net id="1520"><net_src comp="416" pin="2"/><net_sink comp="1516" pin=0"/></net>

<net id="1529"><net_src comp="405" pin="2"/><net_sink comp="1525" pin=0"/></net>

<net id="1534"><net_src comp="405" pin="2"/><net_sink comp="1530" pin=0"/></net>

<net id="1539"><net_src comp="405" pin="2"/><net_sink comp="1535" pin=0"/></net>

<net id="1544"><net_src comp="438" pin="2"/><net_sink comp="1540" pin=0"/></net>

<net id="1550"><net_src comp="438" pin="2"/><net_sink comp="1545" pin=1"/></net>

<net id="1551"><net_src comp="460" pin="2"/><net_sink comp="1545" pin=2"/></net>

<net id="1557"><net_src comp="449" pin="2"/><net_sink comp="1552" pin=1"/></net>

<net id="1558"><net_src comp="1545" pin="3"/><net_sink comp="1552" pin=2"/></net>

<net id="1559"><net_src comp="1552" pin="3"/><net_sink comp="759" pin=0"/></net>

<net id="1565"><net_src comp="438" pin="2"/><net_sink comp="1560" pin=1"/></net>

<net id="1566"><net_src comp="460" pin="2"/><net_sink comp="1560" pin=2"/></net>

<net id="1572"><net_src comp="449" pin="2"/><net_sink comp="1567" pin=1"/></net>

<net id="1573"><net_src comp="1560" pin="3"/><net_sink comp="1567" pin=2"/></net>

<net id="1574"><net_src comp="1567" pin="3"/><net_sink comp="755" pin=0"/></net>

<net id="1579"><net_src comp="449" pin="2"/><net_sink comp="1575" pin=0"/></net>

<net id="1584"><net_src comp="438" pin="2"/><net_sink comp="1580" pin=0"/></net>

<net id="1596"><net_src comp="1589" pin="1"/><net_sink comp="1592" pin=0"/></net>

<net id="1604"><net_src comp="1597" pin="1"/><net_sink comp="1600" pin=0"/></net>

<net id="1612"><net_src comp="1605" pin="1"/><net_sink comp="1608" pin=0"/></net>

<net id="1617"><net_src comp="460" pin="2"/><net_sink comp="1613" pin=0"/></net>

<net id="1622"><net_src comp="460" pin="2"/><net_sink comp="1618" pin=0"/></net>

<net id="1627"><net_src comp="460" pin="2"/><net_sink comp="1623" pin=0"/></net>

<net id="1636"><net_src comp="449" pin="2"/><net_sink comp="1632" pin=0"/></net>

<net id="1641"><net_src comp="449" pin="2"/><net_sink comp="1637" pin=0"/></net>

<net id="1646"><net_src comp="449" pin="2"/><net_sink comp="1642" pin=0"/></net>

<net id="1655"><net_src comp="438" pin="2"/><net_sink comp="1651" pin=0"/></net>

<net id="1660"><net_src comp="438" pin="2"/><net_sink comp="1656" pin=0"/></net>

<net id="1665"><net_src comp="438" pin="2"/><net_sink comp="1661" pin=0"/></net>

<net id="1670"><net_src comp="471" pin="2"/><net_sink comp="1666" pin=0"/></net>

<net id="1676"><net_src comp="471" pin="2"/><net_sink comp="1671" pin=1"/></net>

<net id="1677"><net_src comp="493" pin="2"/><net_sink comp="1671" pin=2"/></net>

<net id="1683"><net_src comp="482" pin="2"/><net_sink comp="1678" pin=1"/></net>

<net id="1684"><net_src comp="1671" pin="3"/><net_sink comp="1678" pin=2"/></net>

<net id="1685"><net_src comp="1678" pin="3"/><net_sink comp="792" pin=0"/></net>

<net id="1691"><net_src comp="471" pin="2"/><net_sink comp="1686" pin=1"/></net>

<net id="1692"><net_src comp="493" pin="2"/><net_sink comp="1686" pin=2"/></net>

<net id="1698"><net_src comp="482" pin="2"/><net_sink comp="1693" pin=1"/></net>

<net id="1699"><net_src comp="1686" pin="3"/><net_sink comp="1693" pin=2"/></net>

<net id="1700"><net_src comp="1693" pin="3"/><net_sink comp="788" pin=0"/></net>

<net id="1705"><net_src comp="482" pin="2"/><net_sink comp="1701" pin=0"/></net>

<net id="1710"><net_src comp="471" pin="2"/><net_sink comp="1706" pin=0"/></net>

<net id="1722"><net_src comp="1715" pin="1"/><net_sink comp="1718" pin=0"/></net>

<net id="1730"><net_src comp="1723" pin="1"/><net_sink comp="1726" pin=0"/></net>

<net id="1738"><net_src comp="1731" pin="1"/><net_sink comp="1734" pin=0"/></net>

<net id="1743"><net_src comp="493" pin="2"/><net_sink comp="1739" pin=0"/></net>

<net id="1748"><net_src comp="493" pin="2"/><net_sink comp="1744" pin=0"/></net>

<net id="1753"><net_src comp="493" pin="2"/><net_sink comp="1749" pin=0"/></net>

<net id="1762"><net_src comp="482" pin="2"/><net_sink comp="1758" pin=0"/></net>

<net id="1767"><net_src comp="482" pin="2"/><net_sink comp="1763" pin=0"/></net>

<net id="1772"><net_src comp="482" pin="2"/><net_sink comp="1768" pin=0"/></net>

<net id="1781"><net_src comp="471" pin="2"/><net_sink comp="1777" pin=0"/></net>

<net id="1786"><net_src comp="471" pin="2"/><net_sink comp="1782" pin=0"/></net>

<net id="1791"><net_src comp="471" pin="2"/><net_sink comp="1787" pin=0"/></net>

<net id="1814"><net_src comp="1807" pin="1"/><net_sink comp="1810" pin=1"/></net>

<net id="1820"><net_src comp="1810" pin="2"/><net_sink comp="1815" pin=0"/></net>

<net id="1821"><net_src comp="1807" pin="1"/><net_sink comp="1815" pin=2"/></net>

<net id="1826"><net_src comp="1798" pin="1"/><net_sink comp="1822" pin=0"/></net>

<net id="1827"><net_src comp="1815" pin="3"/><net_sink comp="1822" pin=1"/></net>

<net id="1833"><net_src comp="1822" pin="2"/><net_sink comp="1828" pin=0"/></net>

<net id="1834"><net_src comp="1798" pin="1"/><net_sink comp="1828" pin=1"/></net>

<net id="1835"><net_src comp="1815" pin="3"/><net_sink comp="1828" pin=2"/></net>

<net id="1840"><net_src comp="1804" pin="1"/><net_sink comp="1836" pin=0"/></net>

<net id="1841"><net_src comp="1828" pin="3"/><net_sink comp="1836" pin=1"/></net>

<net id="1847"><net_src comp="1836" pin="2"/><net_sink comp="1842" pin=0"/></net>

<net id="1848"><net_src comp="1804" pin="1"/><net_sink comp="1842" pin=1"/></net>

<net id="1849"><net_src comp="1828" pin="3"/><net_sink comp="1842" pin=2"/></net>

<net id="1854"><net_src comp="1842" pin="3"/><net_sink comp="1850" pin=1"/></net>

<net id="1860"><net_src comp="1850" pin="2"/><net_sink comp="1855" pin=0"/></net>

<net id="1861"><net_src comp="1842" pin="3"/><net_sink comp="1855" pin=2"/></net>

<net id="1866"><net_src comp="1801" pin="1"/><net_sink comp="1862" pin=0"/></net>

<net id="1867"><net_src comp="1855" pin="3"/><net_sink comp="1862" pin=1"/></net>

<net id="1873"><net_src comp="1862" pin="2"/><net_sink comp="1868" pin=0"/></net>

<net id="1874"><net_src comp="1801" pin="1"/><net_sink comp="1868" pin=1"/></net>

<net id="1875"><net_src comp="1855" pin="3"/><net_sink comp="1868" pin=2"/></net>

<net id="1880"><net_src comp="1795" pin="1"/><net_sink comp="1876" pin=0"/></net>

<net id="1881"><net_src comp="1868" pin="3"/><net_sink comp="1876" pin=1"/></net>

<net id="1887"><net_src comp="1876" pin="2"/><net_sink comp="1882" pin=0"/></net>

<net id="1888"><net_src comp="1795" pin="1"/><net_sink comp="1882" pin=1"/></net>

<net id="1889"><net_src comp="1868" pin="3"/><net_sink comp="1882" pin=2"/></net>

<net id="1894"><net_src comp="1882" pin="3"/><net_sink comp="1890" pin=1"/></net>

<net id="1900"><net_src comp="1890" pin="2"/><net_sink comp="1895" pin=0"/></net>

<net id="1901"><net_src comp="1882" pin="3"/><net_sink comp="1895" pin=2"/></net>

<net id="1906"><net_src comp="1792" pin="1"/><net_sink comp="1902" pin=0"/></net>

<net id="1907"><net_src comp="1895" pin="3"/><net_sink comp="1902" pin=1"/></net>

<net id="1913"><net_src comp="1902" pin="2"/><net_sink comp="1908" pin=0"/></net>

<net id="1914"><net_src comp="1792" pin="1"/><net_sink comp="1908" pin=1"/></net>

<net id="1915"><net_src comp="1895" pin="3"/><net_sink comp="1908" pin=2"/></net>

<net id="1916"><net_src comp="1908" pin="3"/><net_sink comp="378" pin=2"/></net>

<net id="1939"><net_src comp="1932" pin="1"/><net_sink comp="1935" pin=1"/></net>

<net id="1945"><net_src comp="1935" pin="2"/><net_sink comp="1940" pin=0"/></net>

<net id="1946"><net_src comp="1932" pin="1"/><net_sink comp="1940" pin=2"/></net>

<net id="1951"><net_src comp="1923" pin="1"/><net_sink comp="1947" pin=0"/></net>

<net id="1952"><net_src comp="1940" pin="3"/><net_sink comp="1947" pin=1"/></net>

<net id="1958"><net_src comp="1947" pin="2"/><net_sink comp="1953" pin=0"/></net>

<net id="1959"><net_src comp="1923" pin="1"/><net_sink comp="1953" pin=1"/></net>

<net id="1960"><net_src comp="1940" pin="3"/><net_sink comp="1953" pin=2"/></net>

<net id="1965"><net_src comp="1929" pin="1"/><net_sink comp="1961" pin=0"/></net>

<net id="1966"><net_src comp="1953" pin="3"/><net_sink comp="1961" pin=1"/></net>

<net id="1972"><net_src comp="1961" pin="2"/><net_sink comp="1967" pin=0"/></net>

<net id="1973"><net_src comp="1929" pin="1"/><net_sink comp="1967" pin=1"/></net>

<net id="1974"><net_src comp="1953" pin="3"/><net_sink comp="1967" pin=2"/></net>

<net id="1979"><net_src comp="1967" pin="3"/><net_sink comp="1975" pin=1"/></net>

<net id="1985"><net_src comp="1975" pin="2"/><net_sink comp="1980" pin=0"/></net>

<net id="1986"><net_src comp="1967" pin="3"/><net_sink comp="1980" pin=2"/></net>

<net id="1991"><net_src comp="1926" pin="1"/><net_sink comp="1987" pin=0"/></net>

<net id="1992"><net_src comp="1980" pin="3"/><net_sink comp="1987" pin=1"/></net>

<net id="1998"><net_src comp="1987" pin="2"/><net_sink comp="1993" pin=0"/></net>

<net id="1999"><net_src comp="1926" pin="1"/><net_sink comp="1993" pin=1"/></net>

<net id="2000"><net_src comp="1980" pin="3"/><net_sink comp="1993" pin=2"/></net>

<net id="2005"><net_src comp="1920" pin="1"/><net_sink comp="2001" pin=0"/></net>

<net id="2006"><net_src comp="1993" pin="3"/><net_sink comp="2001" pin=1"/></net>

<net id="2012"><net_src comp="2001" pin="2"/><net_sink comp="2007" pin=0"/></net>

<net id="2013"><net_src comp="1920" pin="1"/><net_sink comp="2007" pin=1"/></net>

<net id="2014"><net_src comp="1993" pin="3"/><net_sink comp="2007" pin=2"/></net>

<net id="2019"><net_src comp="2007" pin="3"/><net_sink comp="2015" pin=1"/></net>

<net id="2025"><net_src comp="2015" pin="2"/><net_sink comp="2020" pin=0"/></net>

<net id="2026"><net_src comp="2007" pin="3"/><net_sink comp="2020" pin=2"/></net>

<net id="2031"><net_src comp="1917" pin="1"/><net_sink comp="2027" pin=0"/></net>

<net id="2032"><net_src comp="2020" pin="3"/><net_sink comp="2027" pin=1"/></net>

<net id="2038"><net_src comp="2027" pin="2"/><net_sink comp="2033" pin=0"/></net>

<net id="2039"><net_src comp="1917" pin="1"/><net_sink comp="2033" pin=1"/></net>

<net id="2040"><net_src comp="2020" pin="3"/><net_sink comp="2033" pin=2"/></net>

<net id="2041"><net_src comp="2033" pin="3"/><net_sink comp="385" pin=2"/></net>

<net id="2064"><net_src comp="2057" pin="1"/><net_sink comp="2060" pin=1"/></net>

<net id="2070"><net_src comp="2060" pin="2"/><net_sink comp="2065" pin=0"/></net>

<net id="2071"><net_src comp="2057" pin="1"/><net_sink comp="2065" pin=2"/></net>

<net id="2076"><net_src comp="2048" pin="1"/><net_sink comp="2072" pin=0"/></net>

<net id="2077"><net_src comp="2065" pin="3"/><net_sink comp="2072" pin=1"/></net>

<net id="2083"><net_src comp="2072" pin="2"/><net_sink comp="2078" pin=0"/></net>

<net id="2084"><net_src comp="2048" pin="1"/><net_sink comp="2078" pin=1"/></net>

<net id="2085"><net_src comp="2065" pin="3"/><net_sink comp="2078" pin=2"/></net>

<net id="2090"><net_src comp="2054" pin="1"/><net_sink comp="2086" pin=0"/></net>

<net id="2091"><net_src comp="2078" pin="3"/><net_sink comp="2086" pin=1"/></net>

<net id="2097"><net_src comp="2086" pin="2"/><net_sink comp="2092" pin=0"/></net>

<net id="2098"><net_src comp="2054" pin="1"/><net_sink comp="2092" pin=1"/></net>

<net id="2099"><net_src comp="2078" pin="3"/><net_sink comp="2092" pin=2"/></net>

<net id="2104"><net_src comp="2092" pin="3"/><net_sink comp="2100" pin=1"/></net>

<net id="2110"><net_src comp="2100" pin="2"/><net_sink comp="2105" pin=0"/></net>

<net id="2111"><net_src comp="2092" pin="3"/><net_sink comp="2105" pin=2"/></net>

<net id="2116"><net_src comp="2051" pin="1"/><net_sink comp="2112" pin=0"/></net>

<net id="2117"><net_src comp="2105" pin="3"/><net_sink comp="2112" pin=1"/></net>

<net id="2123"><net_src comp="2112" pin="2"/><net_sink comp="2118" pin=0"/></net>

<net id="2124"><net_src comp="2051" pin="1"/><net_sink comp="2118" pin=1"/></net>

<net id="2125"><net_src comp="2105" pin="3"/><net_sink comp="2118" pin=2"/></net>

<net id="2130"><net_src comp="2045" pin="1"/><net_sink comp="2126" pin=0"/></net>

<net id="2131"><net_src comp="2118" pin="3"/><net_sink comp="2126" pin=1"/></net>

<net id="2137"><net_src comp="2126" pin="2"/><net_sink comp="2132" pin=0"/></net>

<net id="2138"><net_src comp="2045" pin="1"/><net_sink comp="2132" pin=1"/></net>

<net id="2139"><net_src comp="2118" pin="3"/><net_sink comp="2132" pin=2"/></net>

<net id="2144"><net_src comp="2132" pin="3"/><net_sink comp="2140" pin=1"/></net>

<net id="2150"><net_src comp="2140" pin="2"/><net_sink comp="2145" pin=0"/></net>

<net id="2151"><net_src comp="2132" pin="3"/><net_sink comp="2145" pin=2"/></net>

<net id="2156"><net_src comp="2042" pin="1"/><net_sink comp="2152" pin=0"/></net>

<net id="2157"><net_src comp="2145" pin="3"/><net_sink comp="2152" pin=1"/></net>

<net id="2163"><net_src comp="2152" pin="2"/><net_sink comp="2158" pin=0"/></net>

<net id="2164"><net_src comp="2042" pin="1"/><net_sink comp="2158" pin=1"/></net>

<net id="2165"><net_src comp="2145" pin="3"/><net_sink comp="2158" pin=2"/></net>

<net id="2166"><net_src comp="2158" pin="3"/><net_sink comp="392" pin=2"/></net>

<net id="2206"><net_src comp="120" pin="1"/><net_sink comp="2203" pin=0"/></net>

<net id="2207"><net_src comp="2203" pin="1"/><net_sink comp="1315" pin=0"/></net>

<net id="2208"><net_src comp="2203" pin="1"/><net_sink comp="726" pin=1"/></net>

<net id="2209"><net_src comp="2203" pin="1"/><net_sink comp="740" pin=1"/></net>

<net id="2210"><net_src comp="2203" pin="1"/><net_sink comp="750" pin=1"/></net>

<net id="2211"><net_src comp="2203" pin="1"/><net_sink comp="1792" pin=0"/></net>

<net id="2215"><net_src comp="124" pin="1"/><net_sink comp="2212" pin=0"/></net>

<net id="2216"><net_src comp="2212" pin="1"/><net_sink comp="1795" pin=0"/></net>

<net id="2217"><net_src comp="2212" pin="1"/><net_sink comp="2199" pin=1"/></net>

<net id="2221"><net_src comp="128" pin="1"/><net_sink comp="2218" pin=0"/></net>

<net id="2222"><net_src comp="2218" pin="1"/><net_sink comp="1318" pin=0"/></net>

<net id="2223"><net_src comp="2218" pin="1"/><net_sink comp="1787" pin=1"/></net>

<net id="2227"><net_src comp="132" pin="1"/><net_sink comp="2224" pin=0"/></net>

<net id="2228"><net_src comp="2224" pin="1"/><net_sink comp="1322" pin=0"/></net>

<net id="2229"><net_src comp="2224" pin="1"/><net_sink comp="1449" pin=1"/></net>

<net id="2230"><net_src comp="2224" pin="1"/><net_sink comp="1454" pin=1"/></net>

<net id="2231"><net_src comp="2224" pin="1"/><net_sink comp="730" pin=1"/></net>

<net id="2232"><net_src comp="2224" pin="1"/><net_sink comp="1466" pin=1"/></net>

<net id="2233"><net_src comp="2224" pin="1"/><net_sink comp="1474" pin=1"/></net>

<net id="2234"><net_src comp="2224" pin="1"/><net_sink comp="1482" pin=1"/></net>

<net id="2235"><net_src comp="2224" pin="1"/><net_sink comp="1798" pin=0"/></net>

<net id="2239"><net_src comp="136" pin="1"/><net_sink comp="2236" pin=0"/></net>

<net id="2240"><net_src comp="2236" pin="1"/><net_sink comp="1325" pin=0"/></net>

<net id="2241"><net_src comp="2236" pin="1"/><net_sink comp="722" pin=1"/></net>

<net id="2242"><net_src comp="2236" pin="1"/><net_sink comp="735" pin=1"/></net>

<net id="2243"><net_src comp="2236" pin="1"/><net_sink comp="745" pin=1"/></net>

<net id="2244"><net_src comp="2236" pin="1"/><net_sink comp="1801" pin=0"/></net>

<net id="2248"><net_src comp="140" pin="1"/><net_sink comp="2245" pin=0"/></net>

<net id="2249"><net_src comp="2245" pin="1"/><net_sink comp="1804" pin=0"/></net>

<net id="2250"><net_src comp="2245" pin="1"/><net_sink comp="2195" pin=1"/></net>

<net id="2254"><net_src comp="144" pin="1"/><net_sink comp="2251" pin=0"/></net>

<net id="2255"><net_src comp="2251" pin="1"/><net_sink comp="1328" pin=0"/></net>

<net id="2256"><net_src comp="2251" pin="1"/><net_sink comp="1777" pin=1"/></net>

<net id="2260"><net_src comp="148" pin="1"/><net_sink comp="2257" pin=0"/></net>

<net id="2261"><net_src comp="2257" pin="1"/><net_sink comp="1807" pin=0"/></net>

<net id="2262"><net_src comp="2257" pin="1"/><net_sink comp="2191" pin=1"/></net>

<net id="2266"><net_src comp="152" pin="1"/><net_sink comp="2263" pin=0"/></net>

<net id="2267"><net_src comp="2263" pin="1"/><net_sink comp="1332" pin=0"/></net>

<net id="2268"><net_src comp="2263" pin="1"/><net_sink comp="1782" pin=1"/></net>

<net id="2272"><net_src comp="156" pin="1"/><net_sink comp="2269" pin=0"/></net>

<net id="2273"><net_src comp="2269" pin="1"/><net_sink comp="1336" pin=0"/></net>

<net id="2274"><net_src comp="2269" pin="1"/><net_sink comp="759" pin=1"/></net>

<net id="2275"><net_src comp="2269" pin="1"/><net_sink comp="773" pin=1"/></net>

<net id="2276"><net_src comp="2269" pin="1"/><net_sink comp="783" pin=1"/></net>

<net id="2277"><net_src comp="2269" pin="1"/><net_sink comp="1917" pin=0"/></net>

<net id="2281"><net_src comp="160" pin="1"/><net_sink comp="2278" pin=0"/></net>

<net id="2282"><net_src comp="2278" pin="1"/><net_sink comp="1920" pin=0"/></net>

<net id="2283"><net_src comp="2278" pin="1"/><net_sink comp="2187" pin=1"/></net>

<net id="2287"><net_src comp="164" pin="1"/><net_sink comp="2284" pin=0"/></net>

<net id="2288"><net_src comp="2284" pin="1"/><net_sink comp="1339" pin=0"/></net>

<net id="2289"><net_src comp="2284" pin="1"/><net_sink comp="1768" pin=1"/></net>

<net id="2293"><net_src comp="168" pin="1"/><net_sink comp="2290" pin=0"/></net>

<net id="2294"><net_src comp="2290" pin="1"/><net_sink comp="1343" pin=0"/></net>

<net id="2295"><net_src comp="2290" pin="1"/><net_sink comp="1575" pin=1"/></net>

<net id="2296"><net_src comp="2290" pin="1"/><net_sink comp="1580" pin=1"/></net>

<net id="2297"><net_src comp="2290" pin="1"/><net_sink comp="763" pin=1"/></net>

<net id="2298"><net_src comp="2290" pin="1"/><net_sink comp="1592" pin=1"/></net>

<net id="2299"><net_src comp="2290" pin="1"/><net_sink comp="1600" pin=1"/></net>

<net id="2300"><net_src comp="2290" pin="1"/><net_sink comp="1608" pin=1"/></net>

<net id="2301"><net_src comp="2290" pin="1"/><net_sink comp="1923" pin=0"/></net>

<net id="2305"><net_src comp="172" pin="1"/><net_sink comp="2302" pin=0"/></net>

<net id="2306"><net_src comp="2302" pin="1"/><net_sink comp="1346" pin=0"/></net>

<net id="2307"><net_src comp="2302" pin="1"/><net_sink comp="755" pin=1"/></net>

<net id="2308"><net_src comp="2302" pin="1"/><net_sink comp="768" pin=1"/></net>

<net id="2309"><net_src comp="2302" pin="1"/><net_sink comp="778" pin=1"/></net>

<net id="2310"><net_src comp="2302" pin="1"/><net_sink comp="1926" pin=0"/></net>

<net id="2314"><net_src comp="176" pin="1"/><net_sink comp="2311" pin=0"/></net>

<net id="2315"><net_src comp="2311" pin="1"/><net_sink comp="1929" pin=0"/></net>

<net id="2316"><net_src comp="2311" pin="1"/><net_sink comp="2183" pin=1"/></net>

<net id="2320"><net_src comp="180" pin="1"/><net_sink comp="2317" pin=0"/></net>

<net id="2321"><net_src comp="2317" pin="1"/><net_sink comp="1349" pin=0"/></net>

<net id="2322"><net_src comp="2317" pin="1"/><net_sink comp="1758" pin=1"/></net>

<net id="2326"><net_src comp="184" pin="1"/><net_sink comp="2323" pin=0"/></net>

<net id="2327"><net_src comp="2323" pin="1"/><net_sink comp="1932" pin=0"/></net>

<net id="2328"><net_src comp="2323" pin="1"/><net_sink comp="2179" pin=1"/></net>

<net id="2332"><net_src comp="188" pin="1"/><net_sink comp="2329" pin=0"/></net>

<net id="2333"><net_src comp="2329" pin="1"/><net_sink comp="1353" pin=0"/></net>

<net id="2334"><net_src comp="2329" pin="1"/><net_sink comp="1763" pin=1"/></net>

<net id="2338"><net_src comp="192" pin="1"/><net_sink comp="2335" pin=0"/></net>

<net id="2339"><net_src comp="2335" pin="1"/><net_sink comp="1357" pin=0"/></net>

<net id="2340"><net_src comp="2335" pin="1"/><net_sink comp="792" pin=1"/></net>

<net id="2341"><net_src comp="2335" pin="1"/><net_sink comp="806" pin=1"/></net>

<net id="2342"><net_src comp="2335" pin="1"/><net_sink comp="816" pin=1"/></net>

<net id="2343"><net_src comp="2335" pin="1"/><net_sink comp="2042" pin=0"/></net>

<net id="2347"><net_src comp="196" pin="1"/><net_sink comp="2344" pin=0"/></net>

<net id="2348"><net_src comp="2344" pin="1"/><net_sink comp="2045" pin=0"/></net>

<net id="2349"><net_src comp="2344" pin="1"/><net_sink comp="2175" pin=1"/></net>

<net id="2353"><net_src comp="200" pin="1"/><net_sink comp="2350" pin=0"/></net>

<net id="2354"><net_src comp="2350" pin="1"/><net_sink comp="1360" pin=0"/></net>

<net id="2355"><net_src comp="2350" pin="1"/><net_sink comp="1661" pin=1"/></net>

<net id="2359"><net_src comp="204" pin="1"/><net_sink comp="2356" pin=0"/></net>

<net id="2360"><net_src comp="2356" pin="1"/><net_sink comp="1364" pin=0"/></net>

<net id="2361"><net_src comp="2356" pin="1"/><net_sink comp="1701" pin=1"/></net>

<net id="2362"><net_src comp="2356" pin="1"/><net_sink comp="1706" pin=1"/></net>

<net id="2363"><net_src comp="2356" pin="1"/><net_sink comp="796" pin=1"/></net>

<net id="2364"><net_src comp="2356" pin="1"/><net_sink comp="1718" pin=1"/></net>

<net id="2365"><net_src comp="2356" pin="1"/><net_sink comp="1726" pin=1"/></net>

<net id="2366"><net_src comp="2356" pin="1"/><net_sink comp="1734" pin=1"/></net>

<net id="2367"><net_src comp="2356" pin="1"/><net_sink comp="2048" pin=0"/></net>

<net id="2371"><net_src comp="208" pin="1"/><net_sink comp="2368" pin=0"/></net>

<net id="2372"><net_src comp="2368" pin="1"/><net_sink comp="1367" pin=0"/></net>

<net id="2373"><net_src comp="2368" pin="1"/><net_sink comp="788" pin=1"/></net>

<net id="2374"><net_src comp="2368" pin="1"/><net_sink comp="801" pin=1"/></net>

<net id="2375"><net_src comp="2368" pin="1"/><net_sink comp="811" pin=1"/></net>

<net id="2376"><net_src comp="2368" pin="1"/><net_sink comp="2051" pin=0"/></net>

<net id="2380"><net_src comp="212" pin="1"/><net_sink comp="2377" pin=0"/></net>

<net id="2381"><net_src comp="2377" pin="1"/><net_sink comp="2054" pin=0"/></net>

<net id="2382"><net_src comp="2377" pin="1"/><net_sink comp="2171" pin=1"/></net>

<net id="2386"><net_src comp="216" pin="1"/><net_sink comp="2383" pin=0"/></net>

<net id="2387"><net_src comp="2383" pin="1"/><net_sink comp="1370" pin=0"/></net>

<net id="2388"><net_src comp="2383" pin="1"/><net_sink comp="1651" pin=1"/></net>

<net id="2392"><net_src comp="220" pin="1"/><net_sink comp="2389" pin=0"/></net>

<net id="2393"><net_src comp="2389" pin="1"/><net_sink comp="2057" pin=0"/></net>

<net id="2394"><net_src comp="2389" pin="1"/><net_sink comp="2167" pin=1"/></net>

<net id="2398"><net_src comp="224" pin="1"/><net_sink comp="2395" pin=0"/></net>

<net id="2399"><net_src comp="2395" pin="1"/><net_sink comp="1374" pin=0"/></net>

<net id="2400"><net_src comp="2395" pin="1"/><net_sink comp="1656" pin=1"/></net>

<net id="2404"><net_src comp="228" pin="1"/><net_sink comp="2401" pin=0"/></net>

<net id="2405"><net_src comp="2401" pin="1"/><net_sink comp="1378" pin=0"/></net>

<net id="2406"><net_src comp="2401" pin="1"/><net_sink comp="1511" pin=1"/></net>

<net id="2410"><net_src comp="232" pin="1"/><net_sink comp="2407" pin=0"/></net>

<net id="2411"><net_src comp="2407" pin="1"/><net_sink comp="1382" pin=0"/></net>

<net id="2412"><net_src comp="2407" pin="1"/><net_sink comp="1506" pin=1"/></net>

<net id="2416"><net_src comp="236" pin="1"/><net_sink comp="2413" pin=0"/></net>

<net id="2417"><net_src comp="2413" pin="1"/><net_sink comp="1386" pin=0"/></net>

<net id="2418"><net_src comp="2413" pin="1"/><net_sink comp="1516" pin=1"/></net>

<net id="2422"><net_src comp="240" pin="1"/><net_sink comp="2419" pin=0"/></net>

<net id="2423"><net_src comp="2419" pin="1"/><net_sink comp="1390" pin=0"/></net>

<net id="2424"><net_src comp="2419" pin="1"/><net_sink comp="1530" pin=1"/></net>

<net id="2428"><net_src comp="244" pin="1"/><net_sink comp="2425" pin=0"/></net>

<net id="2429"><net_src comp="2425" pin="1"/><net_sink comp="1394" pin=0"/></net>

<net id="2430"><net_src comp="2425" pin="1"/><net_sink comp="1525" pin=1"/></net>

<net id="2434"><net_src comp="248" pin="1"/><net_sink comp="2431" pin=0"/></net>

<net id="2435"><net_src comp="2431" pin="1"/><net_sink comp="1398" pin=0"/></net>

<net id="2436"><net_src comp="2431" pin="1"/><net_sink comp="1535" pin=1"/></net>

<net id="2440"><net_src comp="252" pin="1"/><net_sink comp="2437" pin=0"/></net>

<net id="2441"><net_src comp="2437" pin="1"/><net_sink comp="1402" pin=0"/></net>

<net id="2442"><net_src comp="2437" pin="1"/><net_sink comp="1637" pin=1"/></net>

<net id="2446"><net_src comp="256" pin="1"/><net_sink comp="2443" pin=0"/></net>

<net id="2447"><net_src comp="2443" pin="1"/><net_sink comp="1406" pin=0"/></net>

<net id="2448"><net_src comp="2443" pin="1"/><net_sink comp="1632" pin=1"/></net>

<net id="2452"><net_src comp="260" pin="1"/><net_sink comp="2449" pin=0"/></net>

<net id="2453"><net_src comp="2449" pin="1"/><net_sink comp="1410" pin=0"/></net>

<net id="2454"><net_src comp="2449" pin="1"/><net_sink comp="1642" pin=1"/></net>

<net id="2458"><net_src comp="300" pin="1"/><net_sink comp="2455" pin=0"/></net>

<net id="2459"><net_src comp="2455" pin="1"/><net_sink comp="1471" pin=0"/></net>

<net id="2460"><net_src comp="2455" pin="1"/><net_sink comp="1492" pin=1"/></net>

<net id="2464"><net_src comp="304" pin="1"/><net_sink comp="2461" pin=0"/></net>

<net id="2465"><net_src comp="2461" pin="1"/><net_sink comp="1463" pin=0"/></net>

<net id="2466"><net_src comp="2461" pin="1"/><net_sink comp="1487" pin=1"/></net>

<net id="2470"><net_src comp="308" pin="1"/><net_sink comp="2467" pin=0"/></net>

<net id="2471"><net_src comp="2467" pin="1"/><net_sink comp="1479" pin=0"/></net>

<net id="2472"><net_src comp="2467" pin="1"/><net_sink comp="1497" pin=1"/></net>

<net id="2476"><net_src comp="312" pin="1"/><net_sink comp="2473" pin=0"/></net>

<net id="2477"><net_src comp="2473" pin="1"/><net_sink comp="1597" pin=0"/></net>

<net id="2478"><net_src comp="2473" pin="1"/><net_sink comp="1618" pin=1"/></net>

<net id="2482"><net_src comp="316" pin="1"/><net_sink comp="2479" pin=0"/></net>

<net id="2483"><net_src comp="2479" pin="1"/><net_sink comp="1589" pin=0"/></net>

<net id="2484"><net_src comp="2479" pin="1"/><net_sink comp="1613" pin=1"/></net>

<net id="2488"><net_src comp="320" pin="1"/><net_sink comp="2485" pin=0"/></net>

<net id="2489"><net_src comp="2485" pin="1"/><net_sink comp="1605" pin=0"/></net>

<net id="2490"><net_src comp="2485" pin="1"/><net_sink comp="1623" pin=1"/></net>

<net id="2494"><net_src comp="324" pin="1"/><net_sink comp="2491" pin=0"/></net>

<net id="2495"><net_src comp="2491" pin="1"/><net_sink comp="1723" pin=0"/></net>

<net id="2496"><net_src comp="2491" pin="1"/><net_sink comp="1744" pin=1"/></net>

<net id="2500"><net_src comp="328" pin="1"/><net_sink comp="2497" pin=0"/></net>

<net id="2501"><net_src comp="2497" pin="1"/><net_sink comp="1715" pin=0"/></net>

<net id="2502"><net_src comp="2497" pin="1"/><net_sink comp="1739" pin=1"/></net>

<net id="2506"><net_src comp="332" pin="1"/><net_sink comp="2503" pin=0"/></net>

<net id="2507"><net_src comp="2503" pin="1"/><net_sink comp="1731" pin=0"/></net>

<net id="2508"><net_src comp="2503" pin="1"/><net_sink comp="1749" pin=1"/></net>

<net id="2512"><net_src comp="336" pin="1"/><net_sink comp="2509" pin=0"/></net>

<net id="2513"><net_src comp="2509" pin="1"/><net_sink comp="1414" pin=1"/></net>

<net id="2517"><net_src comp="340" pin="1"/><net_sink comp="2514" pin=0"/></net>

<net id="2518"><net_src comp="2514" pin="1"/><net_sink comp="1540" pin=1"/></net>

<net id="2522"><net_src comp="344" pin="1"/><net_sink comp="2519" pin=0"/></net>

<net id="2523"><net_src comp="2519" pin="1"/><net_sink comp="1666" pin=1"/></net>

<net id="2527"><net_src comp="821" pin="1"/><net_sink comp="2524" pin=0"/></net>

<net id="2528"><net_src comp="2524" pin="1"/><net_sink comp="962" pin=1"/></net>

<net id="2532"><net_src comp="825" pin="1"/><net_sink comp="2529" pin=0"/></net>

<net id="2533"><net_src comp="2529" pin="1"/><net_sink comp="1230" pin=1"/></net>

<net id="2537"><net_src comp="833" pin="2"/><net_sink comp="2534" pin=0"/></net>

<net id="2538"><net_src comp="2534" pin="1"/><net_sink comp="885" pin=1"/></net>

<net id="2542"><net_src comp="839" pin="2"/><net_sink comp="2539" pin=0"/></net>

<net id="2543"><net_src comp="2539" pin="1"/><net_sink comp="1170" pin=1"/></net>

<net id="2547"><net_src comp="845" pin="2"/><net_sink comp="2544" pin=0"/></net>

<net id="2548"><net_src comp="2544" pin="1"/><net_sink comp="1285" pin=1"/></net>

<net id="2549"><net_src comp="2544" pin="1"/><net_sink comp="1295" pin=1"/></net>

<net id="2550"><net_src comp="2544" pin="1"/><net_sink comp="1305" pin=1"/></net>

<net id="2554"><net_src comp="855" pin="2"/><net_sink comp="2551" pin=0"/></net>

<net id="2555"><net_src comp="2551" pin="1"/><net_sink comp="1290" pin=1"/></net>

<net id="2556"><net_src comp="2551" pin="1"/><net_sink comp="1300" pin=1"/></net>

<net id="2557"><net_src comp="2551" pin="1"/><net_sink comp="1310" pin=1"/></net>

<net id="2558"><net_src comp="2551" pin="1"/><net_sink comp="1459" pin=1"/></net>

<net id="2559"><net_src comp="2551" pin="1"/><net_sink comp="1502" pin=1"/></net>

<net id="2560"><net_src comp="2551" pin="1"/><net_sink comp="1521" pin=1"/></net>

<net id="2561"><net_src comp="2551" pin="1"/><net_sink comp="1585" pin=1"/></net>

<net id="2562"><net_src comp="2551" pin="1"/><net_sink comp="1628" pin=1"/></net>

<net id="2563"><net_src comp="2551" pin="1"/><net_sink comp="1647" pin=1"/></net>

<net id="2564"><net_src comp="2551" pin="1"/><net_sink comp="1711" pin=1"/></net>

<net id="2565"><net_src comp="2551" pin="1"/><net_sink comp="1754" pin=1"/></net>

<net id="2566"><net_src comp="2551" pin="1"/><net_sink comp="1773" pin=1"/></net>

<net id="2570"><net_src comp="861" pin="2"/><net_sink comp="2567" pin=0"/></net>

<net id="2571"><net_src comp="2567" pin="1"/><net_sink comp="930" pin=1"/></net>

<net id="2572"><net_src comp="2567" pin="1"/><net_sink comp="981" pin=2"/></net>

<net id="2573"><net_src comp="2567" pin="1"/><net_sink comp="1061" pin=2"/></net>

<net id="2574"><net_src comp="2567" pin="1"/><net_sink comp="1141" pin=2"/></net>

<net id="2578"><net_src comp="867" pin="2"/><net_sink comp="2575" pin=0"/></net>

<net id="2579"><net_src comp="2575" pin="1"/><net_sink comp="1249" pin=2"/></net>

<net id="2583"><net_src comp="873" pin="1"/><net_sink comp="2580" pin=0"/></net>

<net id="2584"><net_src comp="2580" pin="1"/><net_sink comp="955" pin=2"/></net>

<net id="2588"><net_src comp="877" pin="1"/><net_sink comp="2585" pin=0"/></net>

<net id="2589"><net_src comp="2585" pin="1"/><net_sink comp="1042" pin=1"/></net>

<net id="2590"><net_src comp="2585" pin="1"/><net_sink comp="1122" pin=1"/></net>

<net id="2597"><net_src comp="890" pin="2"/><net_sink comp="2594" pin=0"/></net>

<net id="2598"><net_src comp="2594" pin="1"/><net_sink comp="538" pin=2"/></net>

<net id="2602"><net_src comp="896" pin="2"/><net_sink comp="2599" pin=0"/></net>

<net id="2603"><net_src comp="2599" pin="1"/><net_sink comp="1197" pin=0"/></net>

<net id="2607"><net_src comp="908" pin="2"/><net_sink comp="2604" pin=0"/></net>

<net id="2608"><net_src comp="2604" pin="1"/><net_sink comp="1281" pin=0"/></net>

<net id="2612"><net_src comp="935" pin="2"/><net_sink comp="2609" pin=0"/></net>

<net id="2613"><net_src comp="2609" pin="1"/><net_sink comp="1281" pin=1"/></net>

<net id="2617"><net_src comp="941" pin="3"/><net_sink comp="2614" pin=0"/></net>

<net id="2621"><net_src comp="1006" pin="2"/><net_sink comp="2618" pin=0"/></net>

<net id="2622"><net_src comp="2618" pin="1"/><net_sink comp="1419" pin=0"/></net>

<net id="2623"><net_src comp="2618" pin="1"/><net_sink comp="1545" pin=0"/></net>

<net id="2624"><net_src comp="2618" pin="1"/><net_sink comp="1671" pin=0"/></net>

<net id="2628"><net_src comp="1012" pin="2"/><net_sink comp="2625" pin=0"/></net>

<net id="2629"><net_src comp="2625" pin="1"/><net_sink comp="1426" pin=0"/></net>

<net id="2630"><net_src comp="2625" pin="1"/><net_sink comp="1552" pin=0"/></net>

<net id="2631"><net_src comp="2625" pin="1"/><net_sink comp="1678" pin=0"/></net>

<net id="2635"><net_src comp="1086" pin="2"/><net_sink comp="2632" pin=0"/></net>

<net id="2636"><net_src comp="2632" pin="1"/><net_sink comp="1434" pin=0"/></net>

<net id="2637"><net_src comp="2632" pin="1"/><net_sink comp="1560" pin=0"/></net>

<net id="2638"><net_src comp="2632" pin="1"/><net_sink comp="1686" pin=0"/></net>

<net id="2642"><net_src comp="1092" pin="2"/><net_sink comp="2639" pin=0"/></net>

<net id="2643"><net_src comp="2639" pin="1"/><net_sink comp="1441" pin=0"/></net>

<net id="2644"><net_src comp="2639" pin="1"/><net_sink comp="1567" pin=0"/></net>

<net id="2645"><net_src comp="2639" pin="1"/><net_sink comp="1693" pin=0"/></net>

<net id="2649"><net_src comp="1160" pin="2"/><net_sink comp="2646" pin=0"/></net>

<net id="2653"><net_src comp="1170" pin="2"/><net_sink comp="2650" pin=0"/></net>

<net id="2657"><net_src comp="1175" pin="2"/><net_sink comp="2654" pin=0"/></net>

<net id="2658"><net_src comp="2654" pin="1"/><net_sink comp="549" pin=2"/></net>

<net id="2662"><net_src comp="1197" pin="2"/><net_sink comp="2659" pin=0"/></net>

<net id="2666"><net_src comp="1212" pin="1"/><net_sink comp="2663" pin=0"/></net>

<net id="2667"><net_src comp="2663" pin="1"/><net_sink comp="1502" pin=0"/></net>

<net id="2668"><net_src comp="2663" pin="1"/><net_sink comp="1521" pin=0"/></net>

<net id="2669"><net_src comp="2663" pin="1"/><net_sink comp="1628" pin=0"/></net>

<net id="2670"><net_src comp="2663" pin="1"/><net_sink comp="1647" pin=0"/></net>

<net id="2671"><net_src comp="2663" pin="1"/><net_sink comp="1754" pin=0"/></net>

<net id="2672"><net_src comp="2663" pin="1"/><net_sink comp="1773" pin=0"/></net>

<net id="2676"><net_src comp="1230" pin="2"/><net_sink comp="2673" pin=0"/></net>

<net id="2680"><net_src comp="1235" pin="2"/><net_sink comp="2677" pin=0"/></net>

<net id="2684"><net_src comp="1241" pin="3"/><net_sink comp="2681" pin=0"/></net>

<net id="2688"><net_src comp="1264" pin="1"/><net_sink comp="2685" pin=0"/></net>

<net id="2689"><net_src comp="2685" pin="1"/><net_sink comp="1459" pin=0"/></net>

<net id="2690"><net_src comp="2685" pin="1"/><net_sink comp="1585" pin=0"/></net>

<net id="2691"><net_src comp="2685" pin="1"/><net_sink comp="1711" pin=0"/></net>

<net id="2695"><net_src comp="399" pin="3"/><net_sink comp="2692" pin=0"/></net>

<net id="2696"><net_src comp="2692" pin="1"/><net_sink comp="405" pin=0"/></net>

<net id="2697"><net_src comp="2692" pin="1"/><net_sink comp="405" pin=3"/></net>

<net id="2701"><net_src comp="410" pin="3"/><net_sink comp="2698" pin=0"/></net>

<net id="2702"><net_src comp="2698" pin="1"/><net_sink comp="416" pin=0"/></net>

<net id="2703"><net_src comp="2698" pin="1"/><net_sink comp="416" pin=3"/></net>

<net id="2707"><net_src comp="421" pin="3"/><net_sink comp="2704" pin=0"/></net>

<net id="2708"><net_src comp="2704" pin="1"/><net_sink comp="427" pin=0"/></net>

<net id="2709"><net_src comp="2704" pin="1"/><net_sink comp="427" pin=3"/></net>

<net id="2713"><net_src comp="1281" pin="2"/><net_sink comp="2710" pin=0"/></net>

<net id="2717"><net_src comp="1285" pin="2"/><net_sink comp="2714" pin=0"/></net>

<net id="2718"><net_src comp="2714" pin="1"/><net_sink comp="600" pin=2"/></net>

<net id="2719"><net_src comp="2714" pin="1"/><net_sink comp="600" pin=4"/></net>

<net id="2720"><net_src comp="2714" pin="1"/><net_sink comp="600" pin=6"/></net>

<net id="2724"><net_src comp="1290" pin="2"/><net_sink comp="2721" pin=0"/></net>

<net id="2728"><net_src comp="432" pin="3"/><net_sink comp="2725" pin=0"/></net>

<net id="2729"><net_src comp="2725" pin="1"/><net_sink comp="438" pin=0"/></net>

<net id="2730"><net_src comp="2725" pin="1"/><net_sink comp="438" pin=3"/></net>

<net id="2734"><net_src comp="443" pin="3"/><net_sink comp="2731" pin=0"/></net>

<net id="2735"><net_src comp="2731" pin="1"/><net_sink comp="449" pin=0"/></net>

<net id="2736"><net_src comp="2731" pin="1"/><net_sink comp="449" pin=3"/></net>

<net id="2740"><net_src comp="454" pin="3"/><net_sink comp="2737" pin=0"/></net>

<net id="2741"><net_src comp="2737" pin="1"/><net_sink comp="460" pin=0"/></net>

<net id="2742"><net_src comp="2737" pin="1"/><net_sink comp="460" pin=3"/></net>

<net id="2746"><net_src comp="1295" pin="2"/><net_sink comp="2743" pin=0"/></net>

<net id="2747"><net_src comp="2743" pin="1"/><net_sink comp="655" pin=2"/></net>

<net id="2748"><net_src comp="2743" pin="1"/><net_sink comp="655" pin=4"/></net>

<net id="2749"><net_src comp="2743" pin="1"/><net_sink comp="655" pin=6"/></net>

<net id="2753"><net_src comp="1300" pin="2"/><net_sink comp="2750" pin=0"/></net>

<net id="2757"><net_src comp="465" pin="3"/><net_sink comp="2754" pin=0"/></net>

<net id="2758"><net_src comp="2754" pin="1"/><net_sink comp="471" pin=0"/></net>

<net id="2759"><net_src comp="2754" pin="1"/><net_sink comp="471" pin=3"/></net>

<net id="2763"><net_src comp="476" pin="3"/><net_sink comp="2760" pin=0"/></net>

<net id="2764"><net_src comp="2760" pin="1"/><net_sink comp="482" pin=0"/></net>

<net id="2765"><net_src comp="2760" pin="1"/><net_sink comp="482" pin=3"/></net>

<net id="2769"><net_src comp="487" pin="3"/><net_sink comp="2766" pin=0"/></net>

<net id="2770"><net_src comp="2766" pin="1"/><net_sink comp="493" pin=0"/></net>

<net id="2771"><net_src comp="2766" pin="1"/><net_sink comp="493" pin=3"/></net>

<net id="2775"><net_src comp="1305" pin="2"/><net_sink comp="2772" pin=0"/></net>

<net id="2776"><net_src comp="2772" pin="1"/><net_sink comp="710" pin=2"/></net>

<net id="2777"><net_src comp="2772" pin="1"/><net_sink comp="710" pin=4"/></net>

<net id="2778"><net_src comp="2772" pin="1"/><net_sink comp="710" pin=6"/></net>

<net id="2782"><net_src comp="1310" pin="2"/><net_sink comp="2779" pin=0"/></net>

<net id="2786"><net_src comp="1315" pin="1"/><net_sink comp="2783" pin=0"/></net>

<net id="2787"><net_src comp="2783" pin="1"/><net_sink comp="1890" pin=0"/></net>

<net id="2788"><net_src comp="2783" pin="1"/><net_sink comp="1895" pin=1"/></net>

<net id="2789"><net_src comp="2783" pin="1"/><net_sink comp="2199" pin=0"/></net>

<net id="2793"><net_src comp="1322" pin="1"/><net_sink comp="2790" pin=0"/></net>

<net id="2794"><net_src comp="2790" pin="1"/><net_sink comp="1810" pin=0"/></net>

<net id="2795"><net_src comp="2790" pin="1"/><net_sink comp="1815" pin=1"/></net>

<net id="2796"><net_src comp="2790" pin="1"/><net_sink comp="2191" pin=0"/></net>

<net id="2800"><net_src comp="1325" pin="1"/><net_sink comp="2797" pin=0"/></net>

<net id="2801"><net_src comp="2797" pin="1"/><net_sink comp="1850" pin=0"/></net>

<net id="2802"><net_src comp="2797" pin="1"/><net_sink comp="1855" pin=1"/></net>

<net id="2803"><net_src comp="2797" pin="1"/><net_sink comp="2195" pin=0"/></net>

<net id="2807"><net_src comp="1336" pin="1"/><net_sink comp="2804" pin=0"/></net>

<net id="2808"><net_src comp="2804" pin="1"/><net_sink comp="2015" pin=0"/></net>

<net id="2809"><net_src comp="2804" pin="1"/><net_sink comp="2020" pin=1"/></net>

<net id="2810"><net_src comp="2804" pin="1"/><net_sink comp="2187" pin=0"/></net>

<net id="2814"><net_src comp="1343" pin="1"/><net_sink comp="2811" pin=0"/></net>

<net id="2815"><net_src comp="2811" pin="1"/><net_sink comp="1935" pin=0"/></net>

<net id="2816"><net_src comp="2811" pin="1"/><net_sink comp="1940" pin=1"/></net>

<net id="2817"><net_src comp="2811" pin="1"/><net_sink comp="2179" pin=0"/></net>

<net id="2821"><net_src comp="1346" pin="1"/><net_sink comp="2818" pin=0"/></net>

<net id="2822"><net_src comp="2818" pin="1"/><net_sink comp="1975" pin=0"/></net>

<net id="2823"><net_src comp="2818" pin="1"/><net_sink comp="1980" pin=1"/></net>

<net id="2824"><net_src comp="2818" pin="1"/><net_sink comp="2183" pin=0"/></net>

<net id="2828"><net_src comp="1357" pin="1"/><net_sink comp="2825" pin=0"/></net>

<net id="2829"><net_src comp="2825" pin="1"/><net_sink comp="2140" pin=0"/></net>

<net id="2830"><net_src comp="2825" pin="1"/><net_sink comp="2145" pin=1"/></net>

<net id="2831"><net_src comp="2825" pin="1"/><net_sink comp="2175" pin=0"/></net>

<net id="2835"><net_src comp="1364" pin="1"/><net_sink comp="2832" pin=0"/></net>

<net id="2836"><net_src comp="2832" pin="1"/><net_sink comp="2060" pin=0"/></net>

<net id="2837"><net_src comp="2832" pin="1"/><net_sink comp="2065" pin=1"/></net>

<net id="2838"><net_src comp="2832" pin="1"/><net_sink comp="2167" pin=0"/></net>

<net id="2842"><net_src comp="1367" pin="1"/><net_sink comp="2839" pin=0"/></net>

<net id="2843"><net_src comp="2839" pin="1"/><net_sink comp="2100" pin=0"/></net>

<net id="2844"><net_src comp="2839" pin="1"/><net_sink comp="2105" pin=1"/></net>

<net id="2845"><net_src comp="2839" pin="1"/><net_sink comp="2171" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: p_dst_data_stream_0_V | {5 }
	Port: p_dst_data_stream_1_V | {5 }
	Port: p_dst_data_stream_2_V | {5 }
  - Chain level:
	State 1
		rend_i_i_i : 1
		rend_i_i_i_1 : 1
		rend_i_i_i_2 : 1
		rend_i250_i_i : 1
		rend_i250_i_i_1 : 1
		rend_i250_i_i_2 : 1
		rend_i252_i_i : 1
		rend_i252_i_i_1 : 1
		rend_i252_i_i_2 : 1
		heightloop : 1
		widthloop : 1
		tmp_7 : 1
		p_neg218_i_i_cast : 1
		ref : 1
		tmp_2_i : 1
		tmp_11 : 2
	State 2
		tmp_8_cast : 1
		tmp_9 : 2
		i_V : 1
		stg_108 : 3
		tmp_s : 1
		ImagLoc_y : 2
		tmp_2 : 3
		tmp_12 : 3
		icmp : 4
		tmp_34_2 : 3
		or_cond_2 : 5
		tmp_13 : 3
		rev : 4
		p_i_i_2_cast_cast : 4
		tmp_i7 : 3
		or_cond_i7 : 4
		tmp_14 : 3
		p_assign_7 : 4
		p_assign_1_i7 : 4
		tmp_16 : 5
		locy_2 : 6
		sel_tmp : 6
		sel_tmp2 : 7
		y_1_2 : 2
		tmp_19 : 3
		rev1 : 4
		p_cast3_i8 : 3
		tmp_i8 : 4
		or_cond_i8 : 5
		tmp_20 : 3
		p_assign_8 : 4
		p_assign_1_i8 : 5
		tmp_21 : 6
		locy_2_1 : 7
		sel_tmp3 : 7
		sel_tmp4 : 8
		y_1_2_1 : 2
		tmp_22 : 3
		rev2 : 4
		p_cast3_i9 : 3
		tmp_i9 : 4
		or_cond_i9 : 5
		tmp_23 : 3
		p_assign_9 : 4
		p_assign_1_i9 : 5
		tmp_24 : 6
		locy_2_2 : 7
	State 3
		tmp_10_cast : 1
		tmp_6 : 2
		j_V : 1
		stg_160 : 3
		tmp_25 : 1
		icmp1 : 2
		or_cond217_i_i : 3
		ImagLoc_x : 2
		ImagLoc_x_cast : 3
		tmp_26 : 3
		tmp_27 : 3
		rev3 : 4
		tmp_i : 4
		or_cond_i : 4
		tmp_28 : 3
		p_assign : 4
		p_assign_1_i : 4
		tmp_29 : 5
		tmp_4 : 5
		k_buf_0_val_0_addr : 6
		right_border_buf_0_val_2_0 : 7
		k_buf_0_val_1_addr : 6
		right_border_buf_0_val_1_0 : 7
		k_buf_0_val_2_addr : 6
		src_kernel_win_0_val_2_0 : 7
		stg_186 : 4
		stg_187 : 4
		stg_188 : 5
		tmp_1 : 3
		stg_190 : 4
		col_assign : 4
		stg_192 : 5
		stg_196 : 3
		k_buf_1_val_0_addr : 6
		right_border_buf_1_val_2_0 : 7
		k_buf_1_val_1_addr : 6
		right_border_buf_1_val_1_0 : 7
		k_buf_1_val_2_addr : 6
		src_kernel_win_1_val_2_0 : 7
		stg_206 : 4
		stg_207 : 4
		stg_208 : 5
		tmp_42_1 : 3
		stg_210 : 4
		col_assign_1 : 4
		stg_212 : 5
		stg_216 : 3
		k_buf_2_val_0_addr : 6
		right_border_buf_2_val_2_0 : 7
		k_buf_2_val_1_addr : 6
		right_border_buf_2_val_1_0 : 7
		k_buf_2_val_2_addr : 6
		src_kernel_win_2_val_2_0 : 7
		stg_226 : 4
		stg_227 : 4
		stg_228 : 5
		tmp_42_2 : 3
		stg_230 : 4
		col_assign_s : 4
		stg_232 : 5
		stg_236 : 3
	State 4
		stg_269 : 1
		sel_tmp1 : 1
		src_kernel_win_0_val_0_1_3 : 2
		sel_tmp5 : 1
		src_kernel_win_0_val_1_1_3 : 2
		stg_276 : 3
		stg_277 : 1
		stg_278 : 3
		stg_280 : 3
		stg_281 : 1
		stg_282 : 3
		stg_284 : 3
		stg_285 : 1
		stg_286 : 3
		stg_289 : 1
		src_kernel_win_0_val_0_0 : 2
		stg_293 : 1
		src_kernel_win_0_val_1_0 : 2
		stg_297 : 1
		stg_299 : 3
		stg_300 : 1
		stg_301 : 3
		stg_304 : 3
		stg_305 : 1
		stg_306 : 3
		stg_309 : 3
		stg_310 : 1
		stg_311 : 3
		stg_313 : 1
		stg_314 : 1
		stg_315 : 1
		stg_317 : 1
		stg_318 : 1
		stg_319 : 1
		stg_321 : 1
		stg_322 : 1
		stg_324 : 1
		stg_325 : 1
		stg_327 : 1
		stg_329 : 1
		tmp_42_0_pr : 2
		stg_332 : 1
		stg_333 : 3
		stg_335 : 1
		stg_336 : 1
		stg_338 : 1
		stg_340 : 1
		stg_344 : 1
		stg_345 : 1
		stg_346 : 1
		stg_349 : 1
		sel_tmp9 : 1
		src_kernel_win_1_val_0_1_3 : 2
		sel_tmp6 : 1
		src_kernel_win_1_val_1_1_3 : 2
		stg_356 : 3
		stg_357 : 1
		stg_358 : 3
		stg_360 : 3
		stg_361 : 1
		stg_362 : 3
		stg_364 : 3
		stg_365 : 1
		stg_366 : 3
		stg_369 : 1
		src_kernel_win_1_val_0_0 : 2
		stg_373 : 1
		src_kernel_win_1_val_1_0 : 2
		stg_377 : 1
		stg_379 : 3
		stg_380 : 1
		stg_381 : 3
		stg_384 : 3
		stg_385 : 1
		stg_386 : 3
		stg_389 : 3
		stg_390 : 1
		stg_391 : 3
		stg_393 : 1
		stg_394 : 1
		stg_395 : 1
		stg_397 : 1
		stg_398 : 1
		stg_399 : 1
		stg_401 : 1
		stg_402 : 1
		stg_404 : 1
		stg_405 : 1
		stg_407 : 1
		stg_409 : 1
		tmp_42_1_pr : 2
		stg_412 : 1
		stg_413 : 3
		stg_415 : 1
		stg_416 : 1
		stg_418 : 1
		stg_420 : 1
		stg_424 : 1
		stg_425 : 1
		stg_426 : 1
		stg_429 : 1
		sel_tmp7 : 1
		src_kernel_win_2_val_0_1_3 : 2
		sel_tmp8 : 1
		src_kernel_win_2_val_1_1_3 : 2
		stg_436 : 3
		stg_437 : 1
		stg_438 : 3
		stg_440 : 3
		stg_441 : 1
		stg_442 : 3
		stg_444 : 3
		stg_445 : 1
		stg_446 : 3
		stg_449 : 1
		src_kernel_win_2_val_0_0 : 2
		stg_453 : 1
		src_kernel_win_2_val_1_0 : 2
		stg_457 : 1
		stg_459 : 3
		stg_460 : 1
		stg_461 : 3
		stg_464 : 3
		stg_465 : 1
		stg_466 : 3
		stg_469 : 3
		stg_470 : 1
		stg_471 : 3
		stg_473 : 1
		stg_474 : 1
		stg_475 : 1
		stg_477 : 1
		stg_478 : 1
		stg_479 : 1
		stg_481 : 1
		stg_482 : 1
		stg_484 : 1
		stg_485 : 1
		stg_487 : 1
		stg_489 : 1
		tmp_42_2_pr : 2
		stg_492 : 1
		stg_493 : 3
		stg_495 : 1
		stg_496 : 1
		stg_498 : 1
		stg_500 : 1
		stg_504 : 1
		stg_505 : 1
		stg_506 : 1
	State 5
		tmp_91_0_0_1 : 1
		temp_0_i_i_i_057_i_i_1_0_0_1 : 2
		tmp_91_0_0_2 : 3
		temp_0_i_i_i_057_i_i_1_0_0_2 : 4
		tmp_91_0_1 : 5
		temp_0_i_i_i_057_i_i_1_0_1 : 6
		tmp_91_0_1_1 : 7
		temp_0_i_i_i_057_i_i_1_0_1_1 : 8
		tmp_91_0_1_2 : 9
		temp_0_i_i_i_057_i_i_1_0_1_2 : 10
		tmp_91_0_2 : 11
		temp_0_i_i_i_057_i_i_1_0_2 : 12
		tmp_91_0_2_1 : 13
		temp_0_i_i_i_057_i_i_1_0_2_1 : 14
		tmp_91_0_2_2 : 15
		tmp_3 : 16
		stg_530 : 17
		tmp_91_1_0_1 : 1
		temp_0_i_i_i_057_i_i_1_1_0_1 : 2
		tmp_91_1_0_2 : 3
		temp_0_i_i_i_057_i_i_1_1_0_2 : 4
		tmp_91_1_1 : 5
		temp_0_i_i_i_057_i_i_1_1_1 : 6
		tmp_91_1_1_1 : 7
		temp_0_i_i_i_057_i_i_1_1_1_1 : 8
		tmp_91_1_1_2 : 9
		temp_0_i_i_i_057_i_i_1_1_1_2 : 10
		tmp_91_1_2 : 11
		temp_0_i_i_i_057_i_i_1_1_2 : 12
		tmp_91_1_2_1 : 13
		temp_0_i_i_i_057_i_i_1_1_2_1 : 14
		tmp_91_1_2_2 : 15
		tmp_10 : 16
		stg_554 : 17
		tmp_91_2_0_1 : 1
		temp_0_i_i_i_057_i_i_1_2_0_1 : 2
		tmp_91_2_0_2 : 3
		temp_0_i_i_i_057_i_i_1_2_0_2 : 4
		tmp_91_2_1 : 5
		temp_0_i_i_i_057_i_i_1_2_1 : 6
		tmp_91_2_1_1 : 7
		temp_0_i_i_i_057_i_i_1_2_1_1 : 8
		tmp_91_2_1_2 : 9
		temp_0_i_i_i_057_i_i_1_2_1_2 : 10
		tmp_91_2_2 : 11
		temp_0_i_i_i_057_i_i_1_2_2 : 12
		tmp_91_2_2_1 : 13
		temp_0_i_i_i_057_i_i_1_2_2_1 : 14
		tmp_91_2_2_2 : 15
		tmp_15 : 16
		stg_578 : 17
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------------|---------|---------|
| Operation|            Functional Unit           |    FF   |   LUT   |
|----------|--------------------------------------|---------|---------|
|          |             tmp_9_fu_885             |    0    |    16   |
|          |             tmp_s_fu_896             |    0    |    14   |
|          |             tmp_2_fu_908             |    0    |    16   |
|          |              icmp_fu_924             |    0    |    14   |
|          |            tmp_34_2_fu_930           |    0    |    16   |
|          |             tmp_i7_fu_962            |    0    |    16   |
|          |            sel_tmp_fu_1006           |    0    |    2    |
|          |           sel_tmp2_fu_1012           |    0    |    2    |
|          |            tmp_i8_fu_1042            |    0    |    16   |
|          |           sel_tmp3_fu_1086           |    0    |    2    |
|          |           sel_tmp4_fu_1092           |    0    |    2    |
|          |            tmp_i9_fu_1122            |    0    |    16   |
|          |             tmp_6_fu_1170            |    0    |    16   |
|          |             icmp1_fu_1191            |    0    |    13   |
|          |             tmp_i_fu_1230            |    0    |    16   |
|          |             tmp_1_fu_1285            |    0    |    16   |
|          |           tmp_42_1_fu_1295           |    0    |    16   |
|          |           tmp_42_2_fu_1305           |    0    |    16   |
|          |         tmp_91_0_0_1_fu_1810         |    0    |    8    |
|          |         tmp_91_0_0_2_fu_1822         |    0    |    8    |
|   icmp   |          tmp_91_0_1_fu_1836          |    0    |    8    |
|          |         tmp_91_0_1_1_fu_1850         |    0    |    8    |
|          |         tmp_91_0_1_2_fu_1862         |    0    |    8    |
|          |          tmp_91_0_2_fu_1876          |    0    |    8    |
|          |         tmp_91_0_2_1_fu_1890         |    0    |    8    |
|          |         tmp_91_0_2_2_fu_1902         |    0    |    8    |
|          |         tmp_91_1_0_1_fu_1935         |    0    |    8    |
|          |         tmp_91_1_0_2_fu_1947         |    0    |    8    |
|          |          tmp_91_1_1_fu_1961          |    0    |    8    |
|          |         tmp_91_1_1_1_fu_1975         |    0    |    8    |
|          |         tmp_91_1_1_2_fu_1987         |    0    |    8    |
|          |          tmp_91_1_2_fu_2001          |    0    |    8    |
|          |         tmp_91_1_2_1_fu_2015         |    0    |    8    |
|          |         tmp_91_1_2_2_fu_2027         |    0    |    8    |
|          |         tmp_91_2_0_1_fu_2060         |    0    |    8    |
|          |         tmp_91_2_0_2_fu_2072         |    0    |    8    |
|          |          tmp_91_2_1_fu_2086          |    0    |    8    |
|          |         tmp_91_2_1_1_fu_2100         |    0    |    8    |
|          |         tmp_91_2_1_2_fu_2112         |    0    |    8    |
|          |          tmp_91_2_2_fu_2126          |    0    |    8    |
|          |         tmp_91_2_2_1_fu_2140         |    0    |    8    |
|          |         tmp_91_2_2_2_fu_2152         |    0    |    8    |
|----------|--------------------------------------|---------|---------|
|          |       p_i_i_2_cast_cast_fu_955       |    0    |    2    |
|          |           p_assign_7_fu_981          |    0    |    13   |
|          |         p_assign_1_i7_fu_988         |    0    |    13   |
|          |          p_assign_8_fu_1061          |    0    |    13   |
|          |         p_assign_1_i8_fu_1068        |    0    |    13   |
|          |          p_assign_9_fu_1141          |    0    |    13   |
|          |         p_assign_1_i9_fu_1148        |    0    |    13   |
|          |           p_assign_fu_1249           |    0    |    13   |
|          |         p_assign_1_i_fu_1256         |    0    |    13   |
|          |           sel_tmp1_fu_1419           |    0    |    8    |
|          |  src_kernel_win_0_val_0_1_3_fu_1426  |    0    |    8    |
|          |           sel_tmp5_fu_1434           |    0    |    8    |
|          |  src_kernel_win_0_val_1_1_3_fu_1441  |    0    |    8    |
|          |           sel_tmp9_fu_1545           |    0    |    8    |
|          |  src_kernel_win_1_val_0_1_3_fu_1552  |    0    |    8    |
|          |           sel_tmp6_fu_1560           |    0    |    8    |
|          |  src_kernel_win_1_val_1_1_3_fu_1567  |    0    |    8    |
|          |           sel_tmp7_fu_1671           |    0    |    8    |
|          |  src_kernel_win_2_val_0_1_3_fu_1678  |    0    |    8    |
|          |           sel_tmp8_fu_1686           |    0    |    8    |
|          |  src_kernel_win_2_val_1_1_3_fu_1693  |    0    |    8    |
|          | temp_0_i_i_i_057_i_i_1_0_0_1_fu_1815 |    0    |    8    |
|  select  | temp_0_i_i_i_057_i_i_1_0_0_2_fu_1828 |    0    |    8    |
|          |  temp_0_i_i_i_057_i_i_1_0_1_fu_1842  |    0    |    8    |
|          | temp_0_i_i_i_057_i_i_1_0_1_1_fu_1855 |    0    |    8    |
|          | temp_0_i_i_i_057_i_i_1_0_1_2_fu_1868 |    0    |    8    |
|          |  temp_0_i_i_i_057_i_i_1_0_2_fu_1882  |    0    |    8    |
|          | temp_0_i_i_i_057_i_i_1_0_2_1_fu_1895 |    0    |    8    |
|          |             tmp_3_fu_1908            |    0    |    8    |
|          | temp_0_i_i_i_057_i_i_1_1_0_1_fu_1940 |    0    |    8    |
|          | temp_0_i_i_i_057_i_i_1_1_0_2_fu_1953 |    0    |    8    |
|          |  temp_0_i_i_i_057_i_i_1_1_1_fu_1967  |    0    |    8    |
|          | temp_0_i_i_i_057_i_i_1_1_1_1_fu_1980 |    0    |    8    |
|          | temp_0_i_i_i_057_i_i_1_1_1_2_fu_1993 |    0    |    8    |
|          |  temp_0_i_i_i_057_i_i_1_1_2_fu_2007  |    0    |    8    |
|          | temp_0_i_i_i_057_i_i_1_1_2_1_fu_2020 |    0    |    8    |
|          |            tmp_10_fu_2033            |    0    |    8    |
|          | temp_0_i_i_i_057_i_i_1_2_0_1_fu_2065 |    0    |    8    |
|          | temp_0_i_i_i_057_i_i_1_2_0_2_fu_2078 |    0    |    8    |
|          |  temp_0_i_i_i_057_i_i_1_2_1_fu_2092  |    0    |    8    |
|          | temp_0_i_i_i_057_i_i_1_2_1_1_fu_2105 |    0    |    8    |
|          | temp_0_i_i_i_057_i_i_1_2_1_2_fu_2118 |    0    |    8    |
|          |  temp_0_i_i_i_057_i_i_1_2_2_fu_2132  |    0    |    8    |
|          | temp_0_i_i_i_057_i_i_1_2_2_1_fu_2145 |    0    |    8    |
|          |            tmp_15_fu_2158            |    0    |    8    |
|----------|--------------------------------------|---------|---------|
|          |           heightloop_fu_833          |    0    |    12   |
|          |           widthloop_fu_839           |    0    |    12   |
|          |             tmp_7_fu_845             |    0    |    12   |
|          |              ref_fu_861              |    0    |    12   |
|          |            tmp_2_i_fu_867            |    0    |    12   |
|          |              i_V_fu_890              |    0    |    12   |
|          |           ImagLoc_y_fu_902           |    0    |    12   |
|          |             y_1_2_fu_1018            |    0    |    12   |
|          |            y_1_2_1_fu_1098           |    0    |    12   |
|          |              j_V_fu_1175             |    0    |    12   |
|          |           ImagLoc_x_fu_1202          |    0    |    12   |
|    add   |          col_assign_fu_1290          |    0    |    2    |
|          |         col_assign_1_fu_1300         |    0    |    2    |
|          |         col_assign_s_fu_1310         |    0    |    2    |
|          |         col_assign_3_fu_1459         |    0    |    2    |
|          |         col_assign_4_fu_1502         |    0    |    2    |
|          |       col_assign_4_0_1_fu_1521       |    0    |    2    |
|          |        col_assign_3_1_fu_1585        |    0    |    2    |
|          |        col_assign_4_1_fu_1628        |    0    |    2    |
|          |       col_assign_4_1_1_fu_1647       |    0    |    2    |
|          |        col_assign_3_2_fu_1711        |    0    |    2    |
|          |        col_assign_4_2_fu_1754        |    0    |    2    |
|          |       col_assign_4_2_1_fu_1773       |    0    |    2    |
|----------|--------------------------------------|---------|---------|
|          |           or_cond_2_fu_935           |    0    |    2    |
|          |           or_cond_i7_fu_967          |    0    |    2    |
|    and   |          or_cond_i8_fu_1047          |    0    |    2    |
|          |          or_cond_i9_fu_1127          |    0    |    2    |
|          |        or_cond217_i_i_fu_1197        |    0    |    2    |
|          |           or_cond_i_fu_1235          |    0    |    2    |
|----------|--------------------------------------|---------|---------|
|          |       p_neg218_i_i_cast_fu_855       |    0    |    2    |
|          |              rev_fu_949              |    0    |    2    |
|    xor   |             rev1_fu_1032             |    0    |    2    |
|          |             rev2_fu_1112             |    0    |    2    |
|          |             rev3_fu_1224             |    0    |    2    |
|----------|--------------------------------------|---------|---------|
|          |            locy_2_fu_1000            |    0    |    2    |
|    sub   |           locy_2_1_fu_1080           |    0    |    2    |
|          |           locy_2_2_fu_1160           |    0    |    2    |
|----------|--------------------------------------|---------|---------|
|    or    |            brmerge_fu_1281           |    0    |    2    |
|----------|--------------------------------------|---------|---------|
|          |    p_src_cols_V_read_1_read_fu_348   |    0    |    0    |
|          |    p_src_rows_V_read_1_read_fu_354   |    0    |    0    |
|   read   |          tmp_30_read_fu_360          |    0    |    0    |
|          |          tmp_31_read_fu_366          |    0    |    0    |
|          |          tmp_32_read_fu_372          |    0    |    0    |
|----------|--------------------------------------|---------|---------|
|          |         stg_530_write_fu_378         |    0    |    0    |
|   write  |         stg_554_write_fu_385         |    0    |    0    |
|          |         stg_578_write_fu_392         |    0    |    0    |
|----------|--------------------------------------|---------|---------|
|          |           rows_cast_fu_821           |    0    |    0    |
|          |           cols_cast1_fu_825          |    0    |    0    |
|          |           cols_cast_fu_829           |    0    |    0    |
|   zext   |          len_cast1_i7_fu_877         |    0    |    0    |
|          |           tmp_8_cast_fu_881          |    0    |    0    |
|          |          tmp_10_cast_fu_1166         |    0    |    0    |
|          |             tmp_4_fu_1268            |    0    |    0    |
|----------|--------------------------------------|---------|---------|
|          |              tmp_fu_851              |    0    |    0    |
|          |             tmp_11_fu_873            |    0    |    0    |
|          |             tmp_16_fu_996            |    0    |    0    |
|   trunc  |            tmp_21_fu_1076            |    0    |    0    |
|          |            tmp_24_fu_1156            |    0    |    0    |
|          |            tmp_26_fu_1212            |    0    |    0    |
|          |            tmp_29_fu_1264            |    0    |    0    |
|----------|--------------------------------------|---------|---------|
|partselect|             tmp_12_fu_914            |    0    |    0    |
|          |            tmp_25_fu_1181            |    0    |    0    |
|----------|--------------------------------------|---------|---------|
|          |             tmp_13_fu_941            |    0    |    0    |
|          |             tmp_14_fu_973            |    0    |    0    |
|          |            tmp_19_fu_1024            |    0    |    0    |
| bitselect|            tmp_20_fu_1053            |    0    |    0    |
|          |            tmp_22_fu_1104            |    0    |    0    |
|          |            tmp_23_fu_1133            |    0    |    0    |
|          |            tmp_27_fu_1216            |    0    |    0    |
|          |            tmp_28_fu_1241            |    0    |    0    |
|----------|--------------------------------------|---------|---------|
|          |          p_cast3_i8_fu_1038          |    0    |    0    |
|   sext   |          p_cast3_i9_fu_1118          |    0    |    0    |
|          |        ImagLoc_x_cast_fu_1208        |    0    |    0    |
|----------|--------------------------------------|---------|---------|
|   Total  |                                      |    0    |   997   |
|----------|--------------------------------------|---------|---------|

Memories:
+-------------+--------+--------+--------+
|             |  BRAM  |   FF   |   LUT  |
+-------------+--------+--------+--------+
|k_buf_0_val_0|    1   |    0   |    0   |
|k_buf_0_val_1|    1   |    0   |    0   |
|k_buf_0_val_2|    1   |    0   |    0   |
|k_buf_1_val_0|    1   |    0   |    0   |
|k_buf_1_val_1|    1   |    0   |    0   |
|k_buf_1_val_2|    1   |    0   |    0   |
|k_buf_2_val_0|    1   |    0   |    0   |
|k_buf_2_val_1|    1   |    0   |    0   |
|k_buf_2_val_2|    1   |    0   |    0   |
+-------------+--------+--------+--------+
|    Total    |    9   |    0   |    0   |
+-------------+--------+--------+--------+

* Register list:
+-------------------------------------+--------+
|                                     |   FF   |
+-------------------------------------+--------+
|           brmerge_reg_2710          |    1   |
|        col_assign_1_reg_2750        |    2   |
|         col_assign_reg_2721         |    2   |
|        col_assign_s_reg_2779        |    2   |
|     col_buf_0_val_0_0_1_reg_2419    |    8   |
|     col_buf_0_val_0_0_2_reg_2425    |    8   |
|     col_buf_0_val_0_0_3_reg_2431    |    8   |
|      col_buf_0_val_0_0_reg_2509     |    8   |
|     col_buf_1_val_0_0_1_reg_2350    |    8   |
|     col_buf_1_val_0_0_2_reg_2383    |    8   |
|     col_buf_1_val_0_0_3_reg_2395    |    8   |
|      col_buf_1_val_0_0_reg_2514     |    8   |
|     col_buf_2_val_0_0_1_reg_2218    |    8   |
|     col_buf_2_val_0_0_2_reg_2251    |    8   |
|     col_buf_2_val_0_0_3_reg_2263    |    8   |
|      col_buf_2_val_0_0_reg_2519     |    8   |
|         cols_cast1_reg_2529         |   14   |
|         heightloop_reg_2534         |   13   |
|             i_V_reg_2594            |   12   |
|             j_V_reg_2654            |   12   |
|     k_buf_0_val_0_addr_reg_2692     |   11   |
|     k_buf_0_val_1_addr_reg_2698     |   11   |
|     k_buf_0_val_2_addr_reg_2704     |   11   |
|     k_buf_1_val_0_addr_reg_2725     |   11   |
|     k_buf_1_val_1_addr_reg_2731     |   11   |
|     k_buf_1_val_2_addr_reg_2737     |   11   |
|     k_buf_2_val_0_addr_reg_2754     |   11   |
|     k_buf_2_val_1_addr_reg_2760     |   11   |
|     k_buf_2_val_2_addr_reg_2766     |   11   |
|        len_cast1_i7_reg_2585        |   14   |
|          locy_2_2_reg_2646          |    2   |
|       or_cond217_i_i_reg_2659       |    1   |
|          or_cond_2_reg_2609         |    1   |
|          or_cond_i_reg_2677         |    1   |
|         p_012_0_i_i_reg_534         |   12   |
|         p_025_0_i_i_reg_545         |   12   |
|      p_neg218_i_i_cast_reg_2551     |    2   |
|             ref_reg_2567            |   13   |
| right_border_buf_0_val_0_0_reg_2455 |    8   |
| right_border_buf_0_val_0_1_reg_2461 |    8   |
| right_border_buf_0_val_0_2_reg_2467 |    8   |
|right_border_buf_0_val_1_2_1_reg_2407|    8   |
|right_border_buf_0_val_1_2_2_reg_2413|    8   |
| right_border_buf_0_val_1_2_reg_2401 |    8   |
| right_border_buf_1_val_0_0_reg_2473 |    8   |
| right_border_buf_1_val_0_1_reg_2479 |    8   |
| right_border_buf_1_val_0_2_reg_2485 |    8   |
|right_border_buf_1_val_1_2_1_reg_2443|    8   |
|right_border_buf_1_val_1_2_2_reg_2449|    8   |
| right_border_buf_1_val_1_2_reg_2437 |    8   |
| right_border_buf_2_val_0_0_reg_2491 |    8   |
| right_border_buf_2_val_0_1_reg_2497 |    8   |
| right_border_buf_2_val_0_2_reg_2503 |    8   |
|right_border_buf_2_val_1_2_1_reg_2317|    8   |
|right_border_buf_2_val_1_2_2_reg_2329|    8   |
| right_border_buf_2_val_1_2_reg_2284 |    8   |
|          rows_cast_reg_2524         |   13   |
|          sel_tmp2_reg_2625          |    1   |
|          sel_tmp3_reg_2632          |    1   |
|          sel_tmp4_reg_2639          |    1   |
|           sel_tmp_reg_2618          |    1   |
|   src_kernel_win_0_val_0_0_reg_556  |    8   |
| src_kernel_win_0_val_0_1_6_reg_2783 |    8   |
|  src_kernel_win_0_val_0_1_reg_2203  |    8   |
|  src_kernel_win_0_val_0_2_reg_2212  |    8   |
|   src_kernel_win_0_val_1_0_reg_567  |    8   |
| src_kernel_win_0_val_1_1_6_reg_2797 |    8   |
|  src_kernel_win_0_val_1_1_reg_2236  |    8   |
|  src_kernel_win_0_val_1_2_reg_2245  |    8   |
| src_kernel_win_0_val_2_1_9_reg_2790 |    8   |
|  src_kernel_win_0_val_2_1_reg_2224  |    8   |
|  src_kernel_win_0_val_2_2_reg_2257  |    8   |
|   src_kernel_win_1_val_0_0_reg_611  |    8   |
| src_kernel_win_1_val_0_1_6_reg_2804 |    8   |
|  src_kernel_win_1_val_0_1_reg_2269  |    8   |
|  src_kernel_win_1_val_0_2_reg_2278  |    8   |
|   src_kernel_win_1_val_1_0_reg_622  |    8   |
| src_kernel_win_1_val_1_1_6_reg_2818 |    8   |
|  src_kernel_win_1_val_1_1_reg_2302  |    8   |
|  src_kernel_win_1_val_1_2_reg_2311  |    8   |
| src_kernel_win_1_val_2_1_9_reg_2811 |    8   |
|  src_kernel_win_1_val_2_1_reg_2290  |    8   |
|  src_kernel_win_1_val_2_2_reg_2323  |    8   |
|   src_kernel_win_2_val_0_0_reg_666  |    8   |
| src_kernel_win_2_val_0_1_6_reg_2825 |    8   |
|  src_kernel_win_2_val_0_1_reg_2335  |    8   |
|  src_kernel_win_2_val_0_2_reg_2344  |    8   |
|   src_kernel_win_2_val_1_0_reg_677  |    8   |
| src_kernel_win_2_val_1_1_6_reg_2839 |    8   |
|  src_kernel_win_2_val_1_1_reg_2368  |    8   |
|  src_kernel_win_2_val_1_2_reg_2377  |    8   |
| src_kernel_win_2_val_2_1_9_reg_2832 |    8   |
|  src_kernel_win_2_val_2_1_reg_2356  |    8   |
|  src_kernel_win_2_val_2_2_reg_2389  |    8   |
|           tmp_11_reg_2580           |    2   |
|           tmp_13_reg_2614           |    1   |
|            tmp_1_reg_2714           |    1   |
|           tmp_26_reg_2663           |    2   |
|           tmp_28_reg_2681           |    1   |
|           tmp_29_reg_2685           |    2   |
|           tmp_2_i_reg_2575          |   13   |
|            tmp_2_reg_2604           |    1   |
|         tmp_42_0_pr1_reg_578        |    1   |
|         tmp_42_0_pr_reg_597         |    1   |
|         tmp_42_1_pr1_reg_633        |    1   |
|         tmp_42_1_pr_reg_652         |    1   |
|          tmp_42_1_reg_2743          |    1   |
|         tmp_42_2_pr1_reg_688        |    1   |
|         tmp_42_2_pr_reg_707         |    1   |
|          tmp_42_2_reg_2772          |    1   |
|            tmp_6_reg_2650           |    1   |
|            tmp_7_reg_2544           |   13   |
|            tmp_i_reg_2673           |    1   |
|            tmp_s_reg_2599           |    1   |
|          widthloop_reg_2539         |   13   |
+-------------------------------------+--------+
|                Total                |   796  |
+-------------------------------------+--------+

* Multiplexer (MUX) list: 
|----------------------|------|------|------|--------||---------||---------|
|         Comp         |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------|------|------|------|--------||---------||---------|
|   grp_access_fu_405  |  p0  |   2  |  11  |   22   ||    11   |
|   grp_access_fu_416  |  p0  |   2  |  11  |   22   ||    11   |
|   grp_access_fu_427  |  p0  |   2  |  11  |   22   ||    11   |
|   grp_access_fu_438  |  p0  |   2  |  11  |   22   ||    11   |
|   grp_access_fu_449  |  p0  |   2  |  11  |   22   ||    11   |
|   grp_access_fu_460  |  p0  |   2  |  11  |   22   ||    11   |
|   grp_access_fu_471  |  p0  |   2  |  11  |   22   ||    11   |
|   grp_access_fu_482  |  p0  |   2  |  11  |   22   ||    11   |
|   grp_access_fu_493  |  p0  |   2  |  11  |   22   ||    11   |
| tmp_42_0_pr1_reg_578 |  p0  |   2  |   1  |    2   |
| tmp_42_1_pr1_reg_633 |  p0  |   2  |   1  |    2   |
| tmp_42_2_pr1_reg_688 |  p0  |   2  |   1  |    2   |
|----------------------|------|------|------|--------||---------||---------|
|         Total        |      |      |      |   204  || 16.4235 ||    99   |
|----------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    -   |    -   |    0   |   997  |
|   Memory  |    9   |    -   |    0   |    0   |
|Multiplexer|    -   |   16   |    -   |   99   |
|  Register |    -   |    -   |   796  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    9   |   16   |   796  |  1096  |
+-----------+--------+--------+--------+--------+
