#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Tue Aug  2 10:15:53 2022
# Process ID: 44720
# Current directory: C:/Users/rvele/AppData/Roaming/Xilinx/Vivado
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent17572
# Log file: C:/Users/rvele/AppData/Roaming/Xilinx/Vivado/vivado.log
# Journal file: C:/Users/rvele/AppData/Roaming/Xilinx/Vivado\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/WorkRaduV/Projects/Zybo-Z7/hw/proj/hw.xpr
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-3] IP Output Repository Path: Could not find the directory 'D:/WorkRaduV/Projects/Zybo-Z7/hw/proj/cache'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/WorkRaduV/Projects/Zybo-Z7/hw/repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.1/data/ip'.
open_project: Time (s): cpu = 00:00:22 ; elapsed = 00:00:14 . Memory (MB): peak = 1139.059 ; gain = 67.090
update_compile_order -fileset sources_1
open_bd_design {D:/WorkRaduV/Projects/Zybo-Z7/hw/proj/hw.srcs/sources_1/bd/system/system.bd}
Adding component instance block -- digilentinc.com:user:AXI_BayerToRGB:1.0 - AXI_BayerToRGB_1
Adding component instance block -- digilentinc.com:user:AXI_GammaCorrection:1.0 - AXI_GammaCorrection_0
Adding component instance block -- xilinx.com:module_ref:DVIClocking:1.0 - DVIClocking_0
Adding component instance block -- digilentinc.com:ip:MIPI_CSI_2_RX:1.2 - MIPI_CSI_2_RX_0
Adding component instance block -- digilentinc.com:ip:MIPI_D_PHY_RX:1.3 - MIPI_D_PHY_RX_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - axi_mem_intercon
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - axi_mem_intercon_1
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_vdma:6.3 - axi_vdma_0
Adding component instance block -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_0
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_wr_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_wr_socket' specified in the portmap, is not found on the block! 
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - ps7_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- digilentinc.com:ip:rgb2dvi:1.4 - rgb2dvi_0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_clk_wiz_0_50M
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_vid_clk_dyn
Adding component instance block -- xilinx.com:ip:v_axi4s_vid_out:4.0 - v_axi4s_vid_out_0
Adding component instance block -- xilinx.com:ip:clk_wiz:6.0 - video_dynclk
Adding component instance block -- xilinx.com:ip:v_tc:6.2 - vtg
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
WARNING: [BD 41-1731] Type mismatch between connected pins: /DVIClocking_0/SerialClk(undef) and /rgb2dvi_0/SerialClk(clk)
WARNING: [BD 41-1731] Type mismatch between connected pins: /DVIClocking_0/PixelClk(undef) and /rgb2dvi_0/PixelClk(clk)
WARNING: [BD 41-1731] Type mismatch between connected pins: /DVIClocking_0/PixelClk(undef) and /rst_vid_clk_dyn/slowest_sync_clk(clk)
WARNING: [BD 41-1731] Type mismatch between connected pins: /DVIClocking_0/PixelClk(undef) and /v_axi4s_vid_out_0/vid_io_out_clk(clk)
WARNING: [BD 41-1731] Type mismatch between connected pins: /DVIClocking_0/PixelClk(undef) and /vtg/clk(clk)
WARNING: [BD 41-1731] Type mismatch between connected pins: /video_dynclk/pxl_clk_5x(clk) and /DVIClocking_0/PixelClk5X(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /v_axi4s_vid_out_0/locked(undef) and /rgb2dvi_0/aRst_n(rst)
Successfully read diagram <system> from BD file <D:/WorkRaduV/Projects/Zybo-Z7/hw/proj/hw.srcs/sources_1/bd/system/system.bd>
open_bd_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:14 . Memory (MB): peak = 1236.160 ; gain = 87.598
launch_runs impl_1 -to_step write_bitstream -jobs 25
INFO: [BD 41-1662] The design 'system.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : <D:\WorkRaduV\Projects\Zybo-Z7\hw\proj\hw.srcs\sources_1\bd\system\system.bd> 
Wrote  : <D:/WorkRaduV/Projects/Zybo-Z7/hw/proj/hw.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
VHDL Output written to : D:/WorkRaduV/Projects/Zybo-Z7/hw/proj/hw.srcs/sources_1/bd/system/synth/system.vhd
VHDL Output written to : D:/WorkRaduV/Projects/Zybo-Z7/hw/proj/hw.srcs/sources_1/bd/system/sim/system.vhd
VHDL Output written to : D:/WorkRaduV/Projects/Zybo-Z7/hw/proj/hw.srcs/sources_1/bd/system/hdl/system_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block AXI_BayerToRGB_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block AXI_GammaCorrection_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block DVIClocking_0 .
CRITICAL WARNING: [IP_Flow 19-4965] IP cdc_fifo was packaged with board value 'em.avnet.com:zed:part0:1.4'. Current project's board value is 'digilentinc.com:zybo-z7-20:part0:1.0'. Please update the project settings to match the packaged IP.
INFO: [IP_Flow 19-3422] Upgraded cdc_fifo (FIFO Generator 13.2) from revision 4 to revision 5
CRITICAL WARNING: [IP_Flow 19-4965] IP ila_rxclk was packaged with board value 'em.avnet.com:zed:part0:1.4'. Current project's board value is 'digilentinc.com:zybo-z7-20:part0:1.0'. Please update the project settings to match the packaged IP.
INFO: [IP_Flow 19-3422] Upgraded ila_rxclk (ILA (Integrated Logic Analyzer) 6.2) from revision 9 to revision 11
CRITICAL WARNING: [IP_Flow 19-4965] IP ila_rxclk_lane was packaged with board value 'em.avnet.com:zed:part0:1.4'. Current project's board value is 'digilentinc.com:zybo-z7-20:part0:1.0'. Please update the project settings to match the packaged IP.
INFO: [IP_Flow 19-3422] Upgraded ila_rxclk_lane (ILA (Integrated Logic Analyzer) 6.2) from revision 9 to revision 11
CRITICAL WARNING: [IP_Flow 19-4965] IP ila_vidclk was packaged with board value 'em.avnet.com:zed:part0:1.4'. Current project's board value is 'digilentinc.com:zybo-z7-20:part0:1.0'. Please update the project settings to match the packaged IP.
INFO: [IP_Flow 19-3422] Upgraded ila_vidclk (ILA (Integrated Logic Analyzer) 6.2) from revision 9 to revision 11
CRITICAL WARNING: [IP_Flow 19-4965] IP line_buffer was packaged with board value 'em.avnet.com:zed:part0:1.4'. Current project's board value is 'digilentinc.com:zybo-z7-20:part0:1.0'. Please update the project settings to match the packaged IP.
INFO: [IP_Flow 19-3422] Upgraded line_buffer (AXI4-Stream Data FIFO 2.0) from revision 1 to revision 3
INFO: [BD 41-1029] Generation completed for the IP Integrator block MIPI_CSI_2_RX_0 .
INFO: [IP_Flow 19-3422] Upgraded ila_sfen_rxclk (ILA (Integrated Logic Analyzer) 6.2) from revision 7 to revision 11
INFO: [IP_Flow 19-3422] Upgraded ila_sfen_refclk (ILA (Integrated Logic Analyzer) 6.2) from revision 7 to revision 11
INFO: [IP_Flow 19-3422] Upgraded ila_scnn_refclk (ILA (Integrated Logic Analyzer) 6.2) from revision 7 to revision 11
INFO: [BD 41-1029] Generation completed for the IP Integrator block MIPI_D_PHY_RX_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/WorkRaduV/Projects/Zybo-Z7/hw/proj/hw.srcs/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/WorkRaduV/Projects/Zybo-Z7/hw/proj/hw.srcs/sources_1/bd/system/ip/system_auto_pc_1/system_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon_1/s00_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_vdma_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI_GP0'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI_HP0'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI_HP2'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/WorkRaduV/Projects/Zybo-Z7/hw/proj/hw.srcs/sources_1/bd/system/ip/system_auto_pc_2/system_auto_pc_2_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rgb2dvi_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_clk_wiz_0_50M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_vid_clk_dyn .
INFO: [BD 41-1029] Generation completed for the IP Integrator block v_axi4s_vid_out_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block video_dynclk .
INFO: [BD 41-1029] Generation completed for the IP Integrator block vtg .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_0 .
Exporting to file D:/WorkRaduV/Projects/Zybo-Z7/hw/proj/hw.srcs/sources_1/bd/system/hw_handoff/system.hwh
Generated Block Design Tcl file D:/WorkRaduV/Projects/Zybo-Z7/hw/proj/hw.srcs/sources_1/bd/system/hw_handoff/system_bd.tcl
Generated Hardware Definition File D:/WorkRaduV/Projects/Zybo-Z7/hw/proj/hw.srcs/sources_1/bd/system/synth/system.hwdef
[Tue Aug  2 10:27:08 2022] Launched system_DVIClocking_0_0_synth_1, system_AXI_GammaCorrection_0_0_synth_1, system_AXI_BayerToRGB_1_0_synth_1, system_xbar_0_synth_1, system_rgb2dvi_0_0_synth_1, system_auto_pc_2_synth_1, system_rst_clk_wiz_0_50M_0_synth_1, system_v_axi4s_vid_out_0_0_synth_1, system_video_dynclk_0_synth_1, system_vtg_0_synth_1, system_rst_vid_clk_dyn_0_synth_1, system_MIPI_CSI_2_RX_0_0_synth_1, system_MIPI_D_PHY_RX_0_0_synth_1, system_auto_pc_1_synth_1, system_auto_pc_0_synth_1, system_clk_wiz_0_0_synth_1, system_processing_system7_0_0_synth_1, system_axi_vdma_0_0_synth_1, synth_1...
Run output will be captured here:
system_DVIClocking_0_0_synth_1: D:/WorkRaduV/Projects/Zybo-Z7/hw/proj/hw.runs/system_DVIClocking_0_0_synth_1/runme.log
system_AXI_GammaCorrection_0_0_synth_1: D:/WorkRaduV/Projects/Zybo-Z7/hw/proj/hw.runs/system_AXI_GammaCorrection_0_0_synth_1/runme.log
system_AXI_BayerToRGB_1_0_synth_1: D:/WorkRaduV/Projects/Zybo-Z7/hw/proj/hw.runs/system_AXI_BayerToRGB_1_0_synth_1/runme.log
system_xbar_0_synth_1: D:/WorkRaduV/Projects/Zybo-Z7/hw/proj/hw.runs/system_xbar_0_synth_1/runme.log
system_rgb2dvi_0_0_synth_1: D:/WorkRaduV/Projects/Zybo-Z7/hw/proj/hw.runs/system_rgb2dvi_0_0_synth_1/runme.log
system_auto_pc_2_synth_1: D:/WorkRaduV/Projects/Zybo-Z7/hw/proj/hw.runs/system_auto_pc_2_synth_1/runme.log
system_rst_clk_wiz_0_50M_0_synth_1: D:/WorkRaduV/Projects/Zybo-Z7/hw/proj/hw.runs/system_rst_clk_wiz_0_50M_0_synth_1/runme.log
system_v_axi4s_vid_out_0_0_synth_1: D:/WorkRaduV/Projects/Zybo-Z7/hw/proj/hw.runs/system_v_axi4s_vid_out_0_0_synth_1/runme.log
system_video_dynclk_0_synth_1: D:/WorkRaduV/Projects/Zybo-Z7/hw/proj/hw.runs/system_video_dynclk_0_synth_1/runme.log
system_vtg_0_synth_1: D:/WorkRaduV/Projects/Zybo-Z7/hw/proj/hw.runs/system_vtg_0_synth_1/runme.log
system_rst_vid_clk_dyn_0_synth_1: D:/WorkRaduV/Projects/Zybo-Z7/hw/proj/hw.runs/system_rst_vid_clk_dyn_0_synth_1/runme.log
system_MIPI_CSI_2_RX_0_0_synth_1: D:/WorkRaduV/Projects/Zybo-Z7/hw/proj/hw.runs/system_MIPI_CSI_2_RX_0_0_synth_1/runme.log
system_MIPI_D_PHY_RX_0_0_synth_1: D:/WorkRaduV/Projects/Zybo-Z7/hw/proj/hw.runs/system_MIPI_D_PHY_RX_0_0_synth_1/runme.log
system_auto_pc_1_synth_1: D:/WorkRaduV/Projects/Zybo-Z7/hw/proj/hw.runs/system_auto_pc_1_synth_1/runme.log
system_auto_pc_0_synth_1: D:/WorkRaduV/Projects/Zybo-Z7/hw/proj/hw.runs/system_auto_pc_0_synth_1/runme.log
system_clk_wiz_0_0_synth_1: D:/WorkRaduV/Projects/Zybo-Z7/hw/proj/hw.runs/system_clk_wiz_0_0_synth_1/runme.log
system_processing_system7_0_0_synth_1: D:/WorkRaduV/Projects/Zybo-Z7/hw/proj/hw.runs/system_processing_system7_0_0_synth_1/runme.log
system_axi_vdma_0_0_synth_1: D:/WorkRaduV/Projects/Zybo-Z7/hw/proj/hw.runs/system_axi_vdma_0_0_synth_1/runme.log
synth_1: D:/WorkRaduV/Projects/Zybo-Z7/hw/proj/hw.runs/synth_1/runme.log
[Tue Aug  2 10:27:10 2022] Launched impl_1...
Run output will be captured here: D:/WorkRaduV/Projects/Zybo-Z7/hw/proj/hw.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:01:28 ; elapsed = 00:01:25 . Memory (MB): peak = 1694.242 ; gain = 451.672
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: d:/WorkRaduV/Projects/Zybo-Z7/hw/repo/local/ip/AXI_BayerToRGB/component.xml. It will be created.
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: d:/WorkRaduV/Projects/Zybo-Z7/hw/repo/local/ip/AXI_GammaCorrection/component.xml. It will be created.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 25
[Tue Aug  2 10:48:24 2022] Launched synth_1...
Run output will be captured here: D:/WorkRaduV/Projects/Zybo-Z7/hw/proj/hw.runs/synth_1/runme.log
[Tue Aug  2 10:48:24 2022] Launched impl_1...
Run output will be captured here: D:/WorkRaduV/Projects/Zybo-Z7/hw/proj/hw.runs/impl_1/runme.log
update_module_reference system_DVIClocking_0_0
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/WorkRaduV/Projects/Zybo-Z7/hw/repo'.
Upgrading 'D:/WorkRaduV/Projects/Zybo-Z7/hw/proj/hw.srcs/sources_1/bd/system/system.bd'
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/WorkRaduV/Projects/Zybo-Z7/hw/proj/hw.runs/system_DVIClocking_0_0_synth_1

INFO: [IP_Flow 19-1972] Upgraded system_DVIClocking_0_0 from DVIClocking_v1_0 1.0 to DVIClocking_v1_0 1.0
WARNING: [BD 41-1731] Type mismatch between connected pins: /video_dynclk/pxl_clk_5x(clk) and /DVIClocking_0_upgraded_ipi/PixelClk5X(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /rgb2dvi_0/PixelClk(clk) and /DVIClocking_0_upgraded_ipi/PixelClk(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /rst_vid_clk_dyn/slowest_sync_clk(clk) and /DVIClocking_0_upgraded_ipi/PixelClk(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /v_axi4s_vid_out_0/vid_io_out_clk(clk) and /DVIClocking_0_upgraded_ipi/PixelClk(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /vtg/clk(clk) and /DVIClocking_0_upgraded_ipi/PixelClk(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /rgb2dvi_0/SerialClk(clk) and /DVIClocking_0_upgraded_ipi/SerialClk(undef)
Wrote  : <D:\WorkRaduV\Projects\Zybo-Z7\hw\proj\hw.srcs\sources_1\bd\system\system.bd> 
Wrote  : <D:/WorkRaduV/Projects/Zybo-Z7/hw/proj/hw.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
report_ip_status -name ip_status 
archive_project D:/WorkRaduV/Projects/Zybo-Z7/hw/Zybo-Z7-20-Pcam-5C-hw.xpr.zip -temp_dir C:/Users/rvele/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-44720-sim-ro -force -include_local_ip_cache -include_config_settings
INFO: [Coretcl 2-137] starting archive...
INFO: [Coretcl 2-1499] Saving project copy to temporary location 'C:/Users/rvele/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-44720-sim-ro' for archiving project
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/WorkRaduV/Projects/Zybo-Z7/hw/repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.1/data/ip'.
INFO: [Coretcl 2-1211] Creating project copy for archival...
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/WorkRaduV/Projects/Zybo-Z7/hw/repo'.
INFO: [Coretcl 2-1213] Including run results for 'synth_1'
INFO: [Coretcl 2-1213] Including run results for 'system_AXI_GammaCorrection_0_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'system_AXI_BayerToRGB_1_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'system_xbar_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'system_rgb2dvi_0_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'system_auto_pc_2_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'system_rst_clk_wiz_0_50M_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'system_v_axi4s_vid_out_0_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'system_video_dynclk_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'system_vtg_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'system_rst_vid_clk_dyn_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'system_MIPI_CSI_2_RX_0_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'system_MIPI_D_PHY_RX_0_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'system_auto_pc_1_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'system_auto_pc_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'system_clk_wiz_0_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'system_processing_system7_0_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'system_axi_vdma_0_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'impl_1'
INFO: [Coretcl 2-133] re-setting run 'system_AXI_GammaCorrection_0_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'system_AXI_BayerToRGB_1_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'system_xbar_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'system_rgb2dvi_0_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'system_auto_pc_2_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'system_rst_clk_wiz_0_50M_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'system_v_axi4s_vid_out_0_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'system_video_dynclk_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'system_vtg_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'system_rst_vid_clk_dyn_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'system_MIPI_CSI_2_RX_0_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'system_MIPI_D_PHY_RX_0_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'system_auto_pc_1_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'system_auto_pc_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'system_clk_wiz_0_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'system_processing_system7_0_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'system_axi_vdma_0_0_impl_1'...
INFO: [Coretcl 2-1212] Importing remotely added design sources and verilog include files (if any)...
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'system_AXI_BayerToRGB_1_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'system_AXI_BayerToRGB_1_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'system_AXI_GammaCorrection_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'system_AXI_GammaCorrection_0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'system_MIPI_CSI_2_RX_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'system_MIPI_CSI_2_RX_0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'system_MIPI_D_PHY_RX_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'system_MIPI_D_PHY_RX_0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'system_auto_pc_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'system_auto_pc_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'system_auto_pc_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'system_auto_pc_1'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'system_auto_pc_2'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'system_auto_pc_2'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'system_axi_vdma_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'system_axi_vdma_0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'system_clk_wiz_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'system_clk_wiz_0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'system_processing_system7_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'system_processing_system7_0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'system_rgb2dvi_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'system_rgb2dvi_0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'system_rst_clk_wiz_0_50M_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'system_rst_clk_wiz_0_50M_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'system_rst_vid_clk_dyn_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'system_rst_vid_clk_dyn_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'system_v_axi4s_vid_out_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'system_v_axi4s_vid_out_0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'system_video_dynclk_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'system_video_dynclk_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'system_vtg_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'system_vtg_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'system_xbar_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'system_xbar_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'constrs_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sources_1'
