<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
  <head>
    <meta http-equiv="Content-Type" content="text/html; charset=UTF-8" />
    <title>DBGDSCRext</title>
    <link href="insn.css" rel="stylesheet" type="text/css" />
  </head>
  <body><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td></tr></table><hr /><h1 class="register-section">DBGDSCRext, Debug Status and Control Register, External View</h1><p>The DBGDSCRext characteristics are:</p><h2>Purpose</h2>
          <p>Main control register for the debug implementation.</p>
        <p>This 
        register
       is part of the Debug registers functional group.</p><h2>Configuration</h2>
          <p>This register is required in all implementations.</p>
        <p>This register is in the Warm reset domain.
                Some or all RW fields of this register have defined reset values. 
                
                Otherwise,
                
                  on a Warm or Cold reset
                RW fields in this register reset to architecturally <span class="arm-defined-word">UNKNOWN</span> values.
              </p><h2>Attributes</h2>
          <p>DBGDSCRext is a 32-bit register.</p>
        <h2>Field descriptions</h2><p>The DBGDSCRext bit assignments are:</p><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="r">0</td><td class="lr" colspan="1"><a href="#RXfull">RXfull</a></td><td class="lr" colspan="1"><a href="#TXfull">TXfull</a></td><td class="r">0</td><td class="lr" colspan="1"><a href="#RXO">RXO</a></td><td class="lr" colspan="1"><a href="#TXU">TXU</a></td><td class="l">0</td><td class="r">0</td><td class="lr" colspan="2"><a href="#INTdis">INTdis</a></td><td class="lr" colspan="1"><a href="#TDA">TDA</a></td><td class="l">0</td><td class="r">0</td><td class="lr" colspan="1"><a href="#NS">NS</a></td><td class="lr" colspan="1"><a href="#SPNIDdis">SPNIDdis</a></td><td class="lr" colspan="1"><a href="#SPIDdis">SPIDdis</a></td><td class="lr" colspan="1"><a href="#MDBGen">MDBGen</a></td><td class="lr" colspan="1"><a href="#HDE">HDE</a></td><td class="r">0</td><td class="lr" colspan="1"><a href="#UDCCdis">UDCCdis</a></td><td class="l">0</td><td>0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr" colspan="1"><a href="#ERR">ERR</a></td><td class="lr" colspan="4"><a href="#MOE">MOE</a></td><td class="l">0</td><td class="r">0</td></tr></tbody></table><h4 id="0">
                Bit [31]
              </h4>
              <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
            <h4 id="RXfull">RXfull, bit [30]
              </h4>
              <p>DTRRX full. Used for save/restore of <a href="ext-edscr.html">EDSCR</a>.RXfull.</p>
            
              <p>When <a href="AArch32-dbgoslsr.html">DBGOSLSR</a>.OSLK == 0 (the OS lock is unlocked), this bit is RO, and software must treat it as UNK/SBZP.</p>
            
              <p>When <a href="AArch32-dbgoslsr.html">DBGOSLSR</a>.OSLK == 1 (the OS lock is locked), this bit is RW and holds the value of <a href="ext-edscr.html">EDSCR</a>.RXfull.</p>
            
              <p>ARM deprecates use of this bit other than for save/restore. Use <a href="AArch32-dbgdscrint.html">DBGDSCRint</a> to access the DTRRX full status.</p>
            
                  <p>The architected behavior of this field determines the value it returns after a reset.</p>
                <h4 id="TXfull">TXfull, bit [29]
              </h4>
              <p>DTRTX full. Used for save/restore of <a href="ext-edscr.html">EDSCR</a>.TXfull.</p>
            
              <p>When <a href="AArch32-dbgoslsr.html">DBGOSLSR</a>.OSLK == 0 (the OS lock is unlocked), this bit is RO, and software must treat it as UNK/SBZP.</p>
            
              <p>When <a href="AArch32-dbgoslsr.html">DBGOSLSR</a>.OSLK == 1 (the OS lock is locked), this bit is RW and holds the value of <a href="ext-edscr.html">EDSCR</a>.TXfull.</p>
            
              <p>ARM deprecates use of this bit other than for save/restore. Use <a href="AArch32-dbgdscrint.html">DBGDSCRint</a> to access the DTRTX full status.</p>
            
                  <p>The architected behavior of this field determines the value it returns after a reset.</p>
                <h4 id="0">
                Bit [28]
              </h4>
              <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
            <h4 id="RXO">RXO, bit [27]
              </h4>
              <p>Used for save/restore of <a href="ext-edscr.html">EDSCR</a>.RXO.</p>
            
              <p>When <a href="AArch32-dbgoslsr.html">DBGOSLSR</a>.OSLK == 0 (the OS lock is unlocked), this bit is RO, and software must treat it as UNK/SBZP.</p>
            
              <p>When <a href="AArch32-dbgoslsr.html">DBGOSLSR</a>.OSLK == 1 (the OS lock is locked), this bit is RW and holds the value of <a href="ext-edscr.html">EDSCR</a>.RXO.</p>
            
                  <p>The architected behavior of this field determines the value it returns after a reset.</p>
                <h4 id="TXU">TXU, bit [26]
              </h4>
              <p>Used for save/restore of <a href="ext-edscr.html">EDSCR</a>.TXU.</p>
            
              <p>When <a href="AArch32-dbgoslsr.html">DBGOSLSR</a>.OSLK == 0 (the OS lock is unlocked), this bit is RO, and software must treat it as UNK/SBZP.</p>
            
              <p>When <a href="AArch32-dbgoslsr.html">DBGOSLSR</a>.OSLK == 1 (the OS lock is locked), this bit is RW and holds the value of <a href="ext-edscr.html">EDSCR</a>.TXU.</p>
            
                  <p>The architected behavior of this field determines the value it returns after a reset.</p>
                <h4 id="0">
                Bits [25:24]
              </h4>
              <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
            <h4 id="INTdis">INTdis, bits [23:22]
                  </h4>
              <p>Used for save/restore of <a href="ext-edscr.html">EDSCR</a>.INTdis.</p>
            
              <p>When <a href="AArch32-dbgoslsr.html">DBGOSLSR</a>.OSLK == 0 (the OS lock is unlocked), this field is RO, and software must treat it as UNK/SBZP.</p>
            
              <p>When <a href="AArch32-dbgoslsr.html">DBGOSLSR</a>.OSLK == 1 (the OS lock is locked), this field is RW and holds the value of <a href="ext-edscr.html">EDSCR</a>.INTdis.</p>
            
                  <p>The architected behavior of this field determines the value it returns after a reset.</p>
                <h4 id="TDA">TDA, bit [21]
              </h4>
              <p>Used for save/restore of <a href="ext-edscr.html">EDSCR</a>.TDA.</p>
            
              <p>When <a href="AArch32-dbgoslsr.html">DBGOSLSR</a>.OSLK == 0 (the OS lock is unlocked), this bit is RO, and software must treat it as UNK/SBZP.</p>
            
              <p>When <a href="AArch32-dbgoslsr.html">DBGOSLSR</a>.OSLK == 1 (the OS lock is locked), this bit is RW and holds the value of <a href="ext-edscr.html">EDSCR</a>.TDA.</p>
            
                  <p>The architected behavior of this field determines the value it returns after a reset.</p>
                <h4 id="0">
                Bits [20:19]
              </h4>
              <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
            <h4 id="NS">NS, bit [18]
              </h4>
              <p>Non-secure status. This bit is <span class="arm-defined-word">RES1</span>.</p>
            
              <p>ARM deprecates use of this field.</p>
            <h4 id="SPNIDdis">SPNIDdis, bit [17]
              </h4>
              <p>Secure privileged profiling disabled status bit. This bit is <span class="arm-defined-word">RES0</span>.</p>
            
              <p>ARM deprecates use of this field.</p>
            <h4 id="SPIDdis">SPIDdis, bit [16]
              </h4>
              <p>Secure privileged AArch32 invasive self-hosted debug disabled status bit. This bit is <span class="arm-defined-word">RES0</span>.</p>
            
              <p>ARM deprecates use of this field.</p>
            <h4 id="MDBGen">MDBGen, bit [15]
              </h4>
              <p>Monitor debug events enable. Enable Breakpoint, Watchpoint, and Vector Catch exceptions.</p>
            <table class="valuetable"><tr><th>MDBGen</th><th>Meaning</th></tr><tr><td class="bitfield">0</td><td>
                  <p>Breakpoint, Watchpoint, and Vector Catch exceptions disabled.</p>
                </td></tr><tr><td class="bitfield">1</td><td>
                  <p>Breakpoint, Watchpoint, and Vector Catch exceptions enabled.</p>
                </td></tr></table><p>When this register has an architecturally-defined reset value, this field resets to <span class="binarynumber">0</span>.</p><h4 id="HDE">HDE, bit [14]
              </h4>
              <p>Used for save/restore of <a href="ext-edscr.html">EDSCR</a>.HDE.</p>
            
              <p>When <a href="AArch32-dbgoslsr.html">DBGOSLSR</a>.OSLK == 0 (the OS lock is unlocked), this bit is RO, and software must treat it as UNK/SBZP.</p>
            
              <p>When <a href="AArch32-dbgoslsr.html">DBGOSLSR</a>.OSLK == 1 (the OS lock is locked), this bit is RW and holds the value of <a href="ext-edscr.html">EDSCR</a>.HDE.</p>
            
                  <p>The architected behavior of this field determines the value it returns after a reset.</p>
                <h4 id="0">
                Bit [13]
              </h4>
              <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
            <h4 id="UDCCdis">UDCCdis, bit [12]
              </h4>
              <p>Traps EL0 accesses to the DCC registers to Undefined mode.</p>
            <table class="valuetable"><tr><th>UDCCdis</th><th>Meaning</th></tr><tr><td class="bitfield">0</td><td>
                  <p>EL0 accesses to the DCC registers are not trapped to Undefined mode.</p>
                </td></tr><tr><td class="bitfield">1</td><td>
                  <p>EL0 accesses to the <a href="AArch32-dbgdscrint.html">DBGDSCRint</a>, <a href="AArch32-dbgdtrrxint.html">DBGDTRRXint</a>, <a href="AArch32-dbgdtrtxint.html">DBGDTRTXint</a>, <a href="AArch32-dbgdidr.html">DBGDIDR</a>, <a href="AArch32-dbgdsar.html">DBGDSAR</a>, and <a href="AArch32-dbgdrar.html">DBGDRAR</a> are trapped to Undefined mode.</p>
                </td></tr></table>
              <div class="note"><span class="note-header">Note</span>
                <p>All accesses to these registers are trapped, including LDC and STC accesses to <a href="AArch32-dbgdtrtxint.html">DBGDTRTXint</a> and <a href="AArch32-dbgdtrrxint.html">DBGDTRRXint</a>, and MRRC accesses to <a href="AArch32-dbgdsar.html">DBGDSAR</a> and <a href="AArch32-dbgdrar.html">DBGDRAR</a>.</p>
              </div>
            
              <p>Traps of EL0 accesses to the <a href="AArch32-dbgdtrrxint.html">DBGDTRRXint</a> and <a href="AArch32-dbgdtrtxint.html">DBGDTRTXint</a> are ignored in Debug state.</p>
            <p>When this register has an architecturally-defined reset value, this field resets to <span class="binarynumber">0</span>.</p><h4 id="0">
                Bits [11:7]
              </h4>
              <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
            <h4 id="ERR">ERR, bit [6]
              </h4>
              <p>Used for save/restore of <a href="ext-edscr.html">EDSCR</a>.ERR.</p>
            
              <p>When <a href="AArch32-dbgoslsr.html">DBGOSLSR</a>.OSLK == 0 (the OS lock is unlocked), this bit is RO, and software must treat it as UNK/SBZP.</p>
            
              <p>When <a href="AArch32-dbgoslsr.html">DBGOSLSR</a>.OSLK == 1 (the OS lock is locked), this bit is RW and holds the value of <a href="ext-edscr.html">EDSCR</a>.ERR.</p>
            
                  <p>The architected behavior of this field determines the value it returns after a reset.</p>
                <h4 id="MOE">MOE, bits [5:2]
                  </h4>
              <p>Method of Entry for debug exception. When a debug exception is taken, this field is set to indicate the event that caused the exception:</p>
            <table class="valuetable"><tr><th>MOE</th><th>Meaning</th></tr><tr><td class="bitfield">0001</td><td>
                  <p>Breakpoint</p>
                </td></tr><tr><td class="bitfield">0011</td><td>
                  <p>Software breakpoint (BKPT) instruction</p>
                </td></tr><tr><td class="bitfield">0101</td><td>
                  <p>Vector catch</p>
                </td></tr><tr><td class="bitfield">1010</td><td>
                  <p>Watchpoint</p>
                </td></tr></table><p>When this register has an architecturally-defined reset value, this field resets to a value that is architecturally <span class="arm-defined-word">UNKNOWN</span>.</p><h4 id="0">
                Bits [1:0]
              </h4>
              <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
            <div class="access_mechanisms"><h2>Accessing the DBGDSCRext</h2><div class="access_instructions"><div class="access_instruction"><p>This register can be read using MRC with the following syntax:</p><p class="asm-code">MRC  
    &lt;syntax&gt;</p></div><div class="access_instruction"><p>This register can be written using MCR with the following syntax:</p><p class="asm-code">MCR  
    &lt;syntax&gt;</p></div><p>This syntax uses the following encoding in the System instruction encoding space:</p><table class="access_instructions"><tr><th rowspan="1">
        &lt;syntax&gt;
      </th><th>opc1</th><th>opc2</th><th>CRn</th><th>coproc</th><th>CRm</th></tr><tr><td>p14, 0, 
                &lt;Rt&gt;, c0, c2, 2</td><td>000</td><td>010</td><td>0000</td><td>1110</td><td>0010</td></tr></table><ul></ul></div><h3>Accessibility</h3><p>The register is accessible as follows:</p><table class="accessibility"><tr><th rowspan="2">
        &lt;syntax&gt;
      </th><th class="accessibility_control" colspan="1">
          Control
        </th><th colspan="3">
        Accessibility
      </th></tr><tr><th class="accessibility_control">TGE</th><th>EL0</th><th>EL1</th><th>EL2</th></tr><tr><td>p14, 0, 
                &lt;Rt&gt;, c0, c2, 2</td><td class="accessibility_control">0</td><td>
        -
      </td><td>RW</td><td>RW</td></tr><tr><td>p14, 0, 
                &lt;Rt&gt;, c0, c2, 2</td><td class="accessibility_control">1</td><td>
        -
      </td><td>
        n/a
      </td><td>RW</td></tr></table>
            <p>Individual fields within this register might have restricted accessibility when <a href="AArch32-dbgoslsr.html">DBGOSLSR</a>.OSLK == 0 (the OS lock is unlocked.) See the field descriptions for more detail.</p>
          <h3>Traps and enables</h3><div class="traps_intro"><p>For a description of the prioritization of any generated exceptions, see section G1.11.2 (Exception priority order) in the <i>ARM<sup>®</sup> Architecture Reference Manual, ARMv8, for ARMv8-A architecture profile</i> for exceptions taken to AArch32 state, and section D1.13.2 (Synchronous exception prioritization) for exceptions taken to AArch64 state. Subject to the prioritization rules, the following traps and enables are applicable when accessing this register.</p></div><p>
        When
        EL2 is implemented
        :
      </p><ul><li><p>If <a href="AArch32-hdcr.html">HDCR</a>.TDA==1, accesses to this register from EL1 are trapped to Hyp mode.</p></li></ul></div><br /><br /><hr /><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td></tr></table><p class="versions">10/08/2016 10:36</p><p class="copyconf">Copyright © 2010-2016 ARM Limited or its affiliates. All rights reserved. This document is Confidential.</p></body>
</html>
