{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Functional Simulation Netlist Generation Quartus II " "Info: Running Quartus II Functional Simulation Netlist Generation" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 15 15:31:28 2016 " "Info: Processing started: Fri Apr 15 15:31:28 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab9 -c Lab9 --generate_functional_sim_netlist " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Lab9 -c Lab9 --generate_functional_sim_netlist" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mitch/classes/spring 2016/eel 3701_digital logic/lab 6/part 2/mux41.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /users/mitch/classes/spring 2016/eel 3701_digital logic/lab 6/part 2/mux41.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX_41a-logic " "Info: Found design unit 1: MUX_41a-logic" {  } { { "../Lab 6/Part 2/MUX41.vhd" "" { Text "C:/Users/Mitch/Classes/Spring 2016/EEL 3701_Digital Logic/Lab 6/Part 2/MUX41.vhd" 8 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 MUX_41a " "Info: Found entity 1: MUX_41a" {  } { { "../Lab 6/Part 2/MUX41.vhd" "" { Text "C:/Users/Mitch/Classes/Spring 2016/EEL 3701_Digital Logic/Lab 6/Part 2/MUX41.vhd" 2 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mitch/classes/spring 2016/eel 3701_digital logic/lab 6/part 2/part2.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file /users/mitch/classes/spring 2016/eel 3701_digital logic/lab 6/part 2/part2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Part2 " "Info: Found entity 1: Part2" {  } { { "../Lab 6/Part 2/Part2.bdf" "" { Schematic "C:/Users/Mitch/Classes/Spring 2016/EEL 3701_Digital Logic/Lab 6/Part 2/Part2.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mitch/classes/spring 2016/eel 3701_digital logic/lab 6/part 2/lab9.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file /users/mitch/classes/spring 2016/eel 3701_digital logic/lab 6/part 2/lab9.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Lab9 " "Info: Found entity 1: Lab9" {  } { { "../Lab 6/Part 2/Lab9.bdf" "" { Schematic "C:/Users/Mitch/Classes/Spring 2016/EEL 3701_Digital Logic/Lab 6/Part 2/Lab9.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file pc.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 PC " "Info: Found entity 1: PC" {  } { { "PC.bdf" "" { Schematic "C:/Users/Mitch/Classes/Spring 2016/EEL 3701_Digital Logic/Lab 9/PC.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controller-logic " "Info: Found design unit 1: controller-logic" {  } { { "controller.vhd" "" { Text "C:/Users/Mitch/Classes/Spring 2016/EEL 3701_Digital Logic/Lab 9/controller.vhd" 11 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 controller " "Info: Found entity 1: controller" {  } { { "controller.vhd" "" { Text "C:/Users/Mitch/Classes/Spring 2016/EEL 3701_Digital Logic/Lab 9/controller.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "Lab9 " "Info: Elaborating entity \"Lab9\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "GND inst14 " "Warning: Primitive \"GND\" of instance \"inst14\" not used" {  } { { "../Lab 6/Part 2/Lab9.bdf" "" { Schematic "C:/Users/Mitch/Classes/Spring 2016/EEL 3701_Digital Logic/Lab 6/Part 2/Lab9.bdf" { { 264 440 472 296 "inst14" "" } } } }  } 0 0 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Part2 Part2:inst " "Info: Elaborating entity \"Part2\" for hierarchy \"Part2:inst\"" {  } { { "../Lab 6/Part 2/Lab9.bdf" "inst" { Schematic "C:/Users/Mitch/Classes/Spring 2016/EEL 3701_Digital Logic/Lab 6/Part 2/Lab9.bdf" { { 296 608 736 584 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WGDFX_PIN_IGNORED" "CIN " "Warning: Pin \"CIN\" not connected" {  } { { "../Lab 6/Part 2/Part2.bdf" "" { Schematic "C:/Users/Mitch/Classes/Spring 2016/EEL 3701_Digital Logic/Lab 6/Part 2/Part2.bdf" { { 216 168 336 232 "CIN" "" } } } }  } 0 0 "Pin \"%1!s!\" not connected" 0 0 "" 0 -1}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT inst54 " "Warning: Primitive \"NOT\" of instance \"inst54\" not used" {  } { { "../Lab 6/Part 2/Part2.bdf" "" { Schematic "C:/Users/Mitch/Classes/Spring 2016/EEL 3701_Digital Logic/Lab 6/Part 2/Part2.bdf" { { 688 232 280 720 "inst54" "" } } } }  } 0 0 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "" 0 -1}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT inst55 " "Warning: Primitive \"NOT\" of instance \"inst55\" not used" {  } { { "../Lab 6/Part 2/Part2.bdf" "" { Schematic "C:/Users/Mitch/Classes/Spring 2016/EEL 3701_Digital Logic/Lab 6/Part 2/Part2.bdf" { { 720 232 280 752 "inst55" "" } } } }  } 0 0 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "" 0 -1}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT inst56 " "Warning: Primitive \"NOT\" of instance \"inst56\" not used" {  } { { "../Lab 6/Part 2/Part2.bdf" "" { Schematic "C:/Users/Mitch/Classes/Spring 2016/EEL 3701_Digital Logic/Lab 6/Part 2/Part2.bdf" { { 752 232 280 784 "inst56" "" } } } }  } 0 0 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "" 0 -1}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT inst57 " "Warning: Primitive \"NOT\" of instance \"inst57\" not used" {  } { { "../Lab 6/Part 2/Part2.bdf" "" { Schematic "C:/Users/Mitch/Classes/Spring 2016/EEL 3701_Digital Logic/Lab 6/Part 2/Part2.bdf" { { 784 232 280 816 "inst57" "" } } } }  } 0 0 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX_41a Part2:inst\|MUX_41a:inst26 " "Info: Elaborating entity \"MUX_41a\" for hierarchy \"Part2:inst\|MUX_41a:inst26\"" {  } { { "../Lab 6/Part 2/Part2.bdf" "inst26" { Schematic "C:/Users/Mitch/Classes/Spring 2016/EEL 3701_Digital Logic/Lab 6/Part 2/Part2.bdf" { { 120 512 608 280 "inst26" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74151 Part2:inst\|74151:inst59 " "Info: Elaborating entity \"74151\" for hierarchy \"Part2:inst\|74151:inst59\"" {  } { { "../Lab 6/Part 2/Part2.bdf" "inst59" { Schematic "C:/Users/Mitch/Classes/Spring 2016/EEL 3701_Digital Logic/Lab 6/Part 2/Part2.bdf" { { 328 1280 1400 552 "inst59" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "Part2:inst\|74151:inst59 " "Info: Elaborated megafunction instantiation \"Part2:inst\|74151:inst59\"" {  } { { "../Lab 6/Part 2/Part2.bdf" "" { Schematic "C:/Users/Mitch/Classes/Spring 2016/EEL 3701_Digital Logic/Lab 6/Part 2/Part2.bdf" { { 328 1280 1400 552 "inst59" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "p74151 Part2:inst\|74151:inst59\|p74151:sub " "Info: Elaborating entity \"p74151\" for hierarchy \"Part2:inst\|74151:inst59\|p74151:sub\"" {  } { { "74151.tdf" "sub" { Text "c:/altera/91sp2/quartus/libraries/others/maxplus2/74151.tdf" 26 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Part2:inst\|74151:inst59\|p74151:sub Part2:inst\|74151:inst59 " "Info: Elaborated megafunction instantiation \"Part2:inst\|74151:inst59\|p74151:sub\", which is child of megafunction instantiation \"Part2:inst\|74151:inst59\"" {  } { { "74151.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/others/maxplus2/74151.tdf" 26 3 0 } } { "../Lab 6/Part 2/Part2.bdf" "" { Schematic "C:/Users/Mitch/Classes/Spring 2016/EEL 3701_Digital Logic/Lab 6/Part 2/Part2.bdf" { { 328 1280 1400 552 "inst59" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74151 Part2:inst\|74151:inst60 " "Info: Elaborating entity \"74151\" for hierarchy \"Part2:inst\|74151:inst60\"" {  } { { "../Lab 6/Part 2/Part2.bdf" "inst60" { Schematic "C:/Users/Mitch/Classes/Spring 2016/EEL 3701_Digital Logic/Lab 6/Part 2/Part2.bdf" { { 328 1520 1640 552 "inst60" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "Part2:inst\|74151:inst60 " "Info: Elaborated megafunction instantiation \"Part2:inst\|74151:inst60\"" {  } { { "../Lab 6/Part 2/Part2.bdf" "" { Schematic "C:/Users/Mitch/Classes/Spring 2016/EEL 3701_Digital Logic/Lab 6/Part 2/Part2.bdf" { { 328 1520 1640 552 "inst60" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74151 Part2:inst\|74151:inst62 " "Info: Elaborating entity \"74151\" for hierarchy \"Part2:inst\|74151:inst62\"" {  } { { "../Lab 6/Part 2/Part2.bdf" "inst62" { Schematic "C:/Users/Mitch/Classes/Spring 2016/EEL 3701_Digital Logic/Lab 6/Part 2/Part2.bdf" { { 600 1536 1656 824 "inst62" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "Part2:inst\|74151:inst62 " "Info: Elaborated megafunction instantiation \"Part2:inst\|74151:inst62\"" {  } { { "../Lab 6/Part 2/Part2.bdf" "" { Schematic "C:/Users/Mitch/Classes/Spring 2016/EEL 3701_Digital Logic/Lab 6/Part 2/Part2.bdf" { { 600 1536 1656 824 "inst62" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74283 Part2:inst\|74283:inst58 " "Info: Elaborating entity \"74283\" for hierarchy \"Part2:inst\|74283:inst58\"" {  } { { "../Lab 6/Part 2/Part2.bdf" "inst58" { Schematic "C:/Users/Mitch/Classes/Spring 2016/EEL 3701_Digital Logic/Lab 6/Part 2/Part2.bdf" { { 112 1248 1352 288 "inst58" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "Part2:inst\|74283:inst58 " "Info: Elaborated megafunction instantiation \"Part2:inst\|74283:inst58\"" {  } { { "../Lab 6/Part 2/Part2.bdf" "" { Schematic "C:/Users/Mitch/Classes/Spring 2016/EEL 3701_Digital Logic/Lab 6/Part 2/Part2.bdf" { { 112 1248 1352 288 "inst58" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "p74283 Part2:inst\|74283:inst58\|p74283:sub " "Info: Elaborating entity \"p74283\" for hierarchy \"Part2:inst\|74283:inst58\|p74283:sub\"" {  } { { "74283.tdf" "sub" { Text "c:/altera/91sp2/quartus/libraries/others/maxplus2/74283.tdf" 26 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Part2:inst\|74283:inst58\|p74283:sub Part2:inst\|74283:inst58 " "Info: Elaborated megafunction instantiation \"Part2:inst\|74283:inst58\|p74283:sub\", which is child of megafunction instantiation \"Part2:inst\|74283:inst58\"" {  } { { "74283.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/others/maxplus2/74283.tdf" 26 3 0 } } { "../Lab 6/Part 2/Part2.bdf" "" { Schematic "C:/Users/Mitch/Classes/Spring 2016/EEL 3701_Digital Logic/Lab 6/Part 2/Part2.bdf" { { 112 1248 1352 288 "inst58" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller controller:inst33 " "Info: Elaborating entity \"controller\" for hierarchy \"controller:inst33\"" {  } { { "../Lab 6/Part 2/Lab9.bdf" "inst33" { Schematic "C:/Users/Mitch/Classes/Spring 2016/EEL 3701_Digital Logic/Lab 6/Part 2/Lab9.bdf" { { 136 848 960 392 "inst33" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "21mux 21mux:inst7 " "Info: Elaborating entity \"21mux\" for hierarchy \"21mux:inst7\"" {  } { { "../Lab 6/Part 2/Lab9.bdf" "inst7" { Schematic "C:/Users/Mitch/Classes/Spring 2016/EEL 3701_Digital Logic/Lab 6/Part 2/Lab9.bdf" { { 340 240 360 420 "inst7" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "21mux:inst7 " "Info: Elaborated megafunction instantiation \"21mux:inst7\"" {  } { { "../Lab 6/Part 2/Lab9.bdf" "" { Schematic "C:/Users/Mitch/Classes/Spring 2016/EEL 3701_Digital Logic/Lab 6/Part 2/Lab9.bdf" { { 340 240 360 420 "inst7" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC PC:inst28 " "Info: Elaborating entity \"PC\" for hierarchy \"PC:inst28\"" {  } { { "../Lab 6/Part 2/Lab9.bdf" "inst28" { Schematic "C:/Users/Mitch/Classes/Spring 2016/EEL 3701_Digital Logic/Lab 6/Part 2/Lab9.bdf" { { 472 864 976 664 "inst28" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74283 PC:inst28\|74283:inst " "Info: Elaborating entity \"74283\" for hierarchy \"PC:inst28\|74283:inst\"" {  } { { "PC.bdf" "inst" { Schematic "C:/Users/Mitch/Classes/Spring 2016/EEL 3701_Digital Logic/Lab 9/PC.bdf" { { 224 88 192 400 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "PC:inst28\|74283:inst " "Info: Elaborated megafunction instantiation \"PC:inst28\|74283:inst\"" {  } { { "PC.bdf" "" { Schematic "C:/Users/Mitch/Classes/Spring 2016/EEL 3701_Digital Logic/Lab 9/PC.bdf" { { 224 88 192 400 "inst" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Functional Simulation Netlist Generation 0 s 6 s Quartus II " "Info: Quartus II Functional Simulation Netlist Generation was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "234 " "Info: Peak virtual memory: 234 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 15 15:31:32 2016 " "Info: Processing ended: Fri Apr 15 15:31:32 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Info: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
