module reg32(data_in, data_out, ctrl);
    input [31:0] data_in;
    input        ctrl;
    
    output [31:0] data_out;
    
    reg [31:0] data_out;
    
    always @ (*) begin
        if (ctrl == 1'b1) begin
            data_out = data_in;
        
        end else begin
            data_out = 32'd0;
        
        end
    
    
    
    end
    




endmodule


