<p align="center">
<img style="height:100px;margin:0"  src="https://upload.wikimedia.org/wikipedia/commons/8/8e/UADY_logo.svg" height="100px">
</p>

# Digital Systems

### Laboratory Practice 1
Students:
- Felipe Sánchez Soberanis
- Carlos Eduardo Canul Basto
- José Moisés Ayil Barceló
- Sebastián Tuyú Piñeiro

> <small>In this repository you can find all the code written and used for the design and simulation of the FPGAs contemplated in the practice. The default branch is for the case of 1 bit, but you can change it to the branch "2bit" to see the other case.</small>

### Excercises
- [1-BIT](https://github.com/FelipeSanchezSoberanis/SD_Laboratorio_1/tree/1bit)
- [2-BIT](https://github.com/FelipeSanchezSoberanis/SD_Laboratorio_1/tree/2bit)

### Test Bench
- [TEST: 1-BIT](https://github.com/FelipeSanchezSoberanis/SD_Laboratorio_1/blob/1bit/TB_Compuertas.vhd)
- [TEST: 2-BIT](https://github.com/FelipeSanchezSoberanis/SD_Laboratorio_1/blob/2bit/TB_Compuertas.vhd)
