
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9+4288 (git sha1 b2e97174, x86_64-conda_cos6-linux-gnu-gcc 1.24.0.133_b0863d8_dirty -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/home/runner/work/conda-eda/conda-eda/workdir/conda-env/conda-bld/yosys_1630451134687/work=/usr/local/src/conda/yosys-0.9_5586_gb2e97174 -fdebug-prefix-map=/home/johan/miniconda3/envs/fpga=/usr/local/src/conda-prefix -fPIC -Os -fno-merge-constants)


-- Executing script file `cain_test.ys' --

1. Executing Verilog-2005 frontend: /home/johan/Descargas/I2S/rd1101/source/verilog/dpram_rtl.v
Parsing Verilog input from `/home/johan/Descargas/I2S/rd1101/source/verilog/dpram_rtl.v' to AST representation.
Storing AST representation for module `$abstract\dpram'.
Successfully finished Verilog frontend.

2. Executing Verilog-2005 frontend: /home/johan/Descargas/I2S/rd1101/source/verilog/i2s_codec.v
Parsing Verilog input from `/home/johan/Descargas/I2S/rd1101/source/verilog/i2s_codec.v' to AST representation.
Storing AST representation for module `$abstract\i2s_codec'.
Successfully finished Verilog frontend.

3. Executing Verilog-2005 frontend: /home/johan/Descargas/I2S/rd1101/source/verilog/i2s_topm.v
Parsing Verilog input from `/home/johan/Descargas/I2S/rd1101/source/verilog/i2s_topm.v' to AST representation.
Storing AST representation for module `$abstract\i2s_topm'.
Successfully finished Verilog frontend.

4. Executing Verilog-2005 frontend: /home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v
Parsing Verilog input from `/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v' to AST representation.
Warning: Literal has a width of 3 bit, but value requires 4 bit. (/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:2310)
Warning: Encountered `translate_off' comment! Such legacy hot comments are supported by Yosys, but are not part of any formal language specification. Using a portable and standards-compliant construct such as `ifdef is recommended!
Storing AST representation for module `$abstract\lm32_cpu'.
Successfully finished Verilog frontend.

5. Executing Verilog-2005 frontend: /home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_instruction_unit.v
Parsing Verilog input from `/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_instruction_unit.v' to AST representation.
Storing AST representation for module `$abstract\lm32_instruction_unit'.
Successfully finished Verilog frontend.

6. Executing Verilog-2005 frontend: /home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_decoder.v
Parsing Verilog input from `/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_decoder.v' to AST representation.
Storing AST representation for module `$abstract\lm32_decoder'.
Successfully finished Verilog frontend.

7. Executing Verilog-2005 frontend: /home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_load_store_unit.v
Parsing Verilog input from `/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_load_store_unit.v' to AST representation.
Storing AST representation for module `$abstract\lm32_load_store_unit'.
Successfully finished Verilog frontend.

8. Executing Verilog-2005 frontend: /home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_adder.v
Parsing Verilog input from `/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_adder.v' to AST representation.
Storing AST representation for module `$abstract\lm32_adder'.
Successfully finished Verilog frontend.

9. Executing Verilog-2005 frontend: /home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_addsub.v
Parsing Verilog input from `/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_addsub.v' to AST representation.
Storing AST representation for module `$abstract\lm32_addsub'.
Successfully finished Verilog frontend.

10. Executing Verilog-2005 frontend: /home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_logic_op.v
Parsing Verilog input from `/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_logic_op.v' to AST representation.
Storing AST representation for module `$abstract\lm32_logic_op'.
Successfully finished Verilog frontend.

11. Executing Verilog-2005 frontend: /home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_shifter.v
Parsing Verilog input from `/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_shifter.v' to AST representation.
Storing AST representation for module `$abstract\lm32_shifter'.
Successfully finished Verilog frontend.

12. Executing Verilog-2005 frontend: /home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_multiplier.v
Parsing Verilog input from `/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_multiplier.v' to AST representation.
Storing AST representation for module `$abstract\lm32_multiplier'.
Successfully finished Verilog frontend.

13. Executing Verilog-2005 frontend: /home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_mc_arithmetic.v
Parsing Verilog input from `/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_mc_arithmetic.v' to AST representation.
Storing AST representation for module `$abstract\lm32_mc_arithmetic'.
Successfully finished Verilog frontend.

14. Executing Verilog-2005 frontend: /home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_interrupt.v
Parsing Verilog input from `/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_interrupt.v' to AST representation.
Storing AST representation for module `$abstract\lm32_interrupt'.
Successfully finished Verilog frontend.

15. Executing Verilog-2005 frontend: /home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_ram.v
Parsing Verilog input from `/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_ram.v' to AST representation.
Storing AST representation for module `$abstract\lm32_ram'.
Successfully finished Verilog frontend.

16. Executing Verilog-2005 frontend: /home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_dp_ram.v
Parsing Verilog input from `/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_dp_ram.v' to AST representation.
Storing AST representation for module `$abstract\lm32_dp_ram'.
Successfully finished Verilog frontend.

17. Executing Verilog-2005 frontend: /home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_icache.v
Parsing Verilog input from `/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_icache.v' to AST representation.
Storing AST representation for module `$abstract\lm32_icache'.
Successfully finished Verilog frontend.

18. Executing Verilog-2005 frontend: /home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_dcache.v
Parsing Verilog input from `/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_dcache.v' to AST representation.
Storing AST representation for module `$abstract\lm32_dcache'.
Successfully finished Verilog frontend.

19. Executing Verilog-2005 frontend: /home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_debug.v
Parsing Verilog input from `/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_debug.v' to AST representation.
Successfully finished Verilog frontend.

20. Executing Verilog-2005 frontend: /home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_itlb.v
Parsing Verilog input from `/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_itlb.v' to AST representation.
Successfully finished Verilog frontend.

21. Executing Verilog-2005 frontend: /home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_dtlb.v
Parsing Verilog input from `/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_dtlb.v' to AST representation.
Successfully finished Verilog frontend.

22. Executing Verilog-2005 frontend: /home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v
Parsing Verilog input from `/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v' to AST representation.
Storing AST representation for module `$abstract\cain_test'.
Successfully finished Verilog frontend.

23. Executing ATTRMAP pass (move or copy attributes).

24. Executing SYNTH_ECP5 pass.

24.1. Executing Verilog-2005 frontend: /home/johan/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v
Parsing Verilog input from `/home/johan/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\LUT4'.
Generating RTLIL representation for module `\$__ABC9_LUT5'.
Generating RTLIL representation for module `\$__ABC9_LUT6'.
Generating RTLIL representation for module `\$__ABC9_LUT7'.
Generating RTLIL representation for module `\L6MUX21'.
Generating RTLIL representation for module `\CCU2C'.
Generating RTLIL representation for module `\TRELLIS_RAM16X2'.
Generating RTLIL representation for module `\PFUMX'.
Generating RTLIL representation for module `\TRELLIS_DPR16X4'.
Generating RTLIL representation for module `\DPR16X4C'.
Generating RTLIL representation for module `\LUT2'.
Generating RTLIL representation for module `\TRELLIS_FF'.
Generating RTLIL representation for module `\TRELLIS_IO'.
Generating RTLIL representation for module `\INV'.
Generating RTLIL representation for module `\TRELLIS_SLICE'.
Generating RTLIL representation for module `\DP16KD'.
Generating RTLIL representation for module `\FD1P3AX'.
Generating RTLIL representation for module `\FD1P3AY'.
Generating RTLIL representation for module `\FD1P3BX'.
Generating RTLIL representation for module `\FD1P3DX'.
Generating RTLIL representation for module `\FD1P3IX'.
Generating RTLIL representation for module `\FD1P3JX'.
Generating RTLIL representation for module `\FD1S3AX'.
Generating RTLIL representation for module `\FD1S3AY'.
Generating RTLIL representation for module `\FD1S3BX'.
Generating RTLIL representation for module `\FD1S3DX'.
Generating RTLIL representation for module `\FD1S3IX'.
Generating RTLIL representation for module `\FD1S3JX'.
Generating RTLIL representation for module `\IFS1P3BX'.
Generating RTLIL representation for module `\IFS1P3DX'.
Generating RTLIL representation for module `\IFS1P3IX'.
Generating RTLIL representation for module `\IFS1P3JX'.
Generating RTLIL representation for module `\OFS1P3BX'.
Generating RTLIL representation for module `\OFS1P3DX'.
Generating RTLIL representation for module `\OFS1P3IX'.
Generating RTLIL representation for module `\OFS1P3JX'.
Generating RTLIL representation for module `\IB'.
Generating RTLIL representation for module `\IBPU'.
Generating RTLIL representation for module `\IBPD'.
Generating RTLIL representation for module `\OB'.
Generating RTLIL representation for module `\OBZ'.
Generating RTLIL representation for module `\OBZPU'.
Generating RTLIL representation for module `\OBZPD'.
Generating RTLIL representation for module `\OBCO'.
Generating RTLIL representation for module `\BB'.
Generating RTLIL representation for module `\BBPU'.
Generating RTLIL representation for module `\BBPD'.
Generating RTLIL representation for module `\ILVDS'.
Generating RTLIL representation for module `\OLVDS'.
Successfully finished Verilog frontend.

24.2. Executing Verilog-2005 frontend: /home/johan/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v
Parsing Verilog input from `/home/johan/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v' to AST representation.
Generating RTLIL representation for module `\MULT18X18D'.
Generating RTLIL representation for module `\ALU54B'.
Generating RTLIL representation for module `\EHXPLLL'.
Generating RTLIL representation for module `\DTR'.
Generating RTLIL representation for module `\OSCG'.
Generating RTLIL representation for module `\USRMCLK'.
Generating RTLIL representation for module `\JTAGG'.
Generating RTLIL representation for module `\DELAYF'.
Generating RTLIL representation for module `\DELAYG'.
Generating RTLIL representation for module `\IDDRX1F'.
Generating RTLIL representation for module `\IDDRX2F'.
Generating RTLIL representation for module `\IDDR71B'.
Generating RTLIL representation for module `\IDDRX2DQA'.
Generating RTLIL representation for module `\ODDRX1F'.
Generating RTLIL representation for module `\ODDRX2F'.
Generating RTLIL representation for module `\ODDR71B'.
Generating RTLIL representation for module `\OSHX2A'.
Generating RTLIL representation for module `\ODDRX2DQA'.
Generating RTLIL representation for module `\ODDRX2DQSB'.
Generating RTLIL representation for module `\TSHX2DQA'.
Generating RTLIL representation for module `\TSHX2DQSA'.
Generating RTLIL representation for module `\DQSBUFM'.
Generating RTLIL representation for module `\DDRDLLA'.
Generating RTLIL representation for module `\DLLDELD'.
Generating RTLIL representation for module `\CLKDIVF'.
Generating RTLIL representation for module `\ECLKSYNCB'.
Generating RTLIL representation for module `\ECLKBRIDGECS'.
Generating RTLIL representation for module `\DCCA'.
Generating RTLIL representation for module `\DCSC'.
Generating RTLIL representation for module `\DCUA'.
Generating RTLIL representation for module `\EXTREFB'.
Generating RTLIL representation for module `\PCSCLKDIV'.
Generating RTLIL representation for module `\PUR'.
Generating RTLIL representation for module `\GSR'.
Generating RTLIL representation for module `\SGSR'.
Generating RTLIL representation for module `\PDPW16KD'.
Successfully finished Verilog frontend.

24.3. Executing HIERARCHY pass (managing design hierarchy).

24.4. Executing AST frontend in derive mode using pre-parsed AST for module `\cain_test'.
Generating RTLIL representation for module `\cain_test'.

24.4.1. Analyzing design hierarchy..
Top module:  \cain_test
Parameter \eba_reset = 0

24.4.2. Executing AST frontend in derive mode using pre-parsed AST for module `\lm32_cpu'.
Parameter \eba_reset = 0
Generating RTLIL representation for module `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000'.
/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:1060: Warning: Identifier `\load_q_m' is implicitly declared.
/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:1061: Warning: Identifier `\store_q_m' is implicitly declared.
/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:1219: Warning: Identifier `\eret_k_q_x' is implicitly declared.
/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:1225: Warning: Identifier `\csr_write_enable_k_q_x' is implicitly declared.
/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:2079: Warning: Identifier `\q_d' is implicitly declared.
/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:2128: Warning: Identifier `\q_m' is implicitly declared.

24.4.3. Executing AST frontend in derive mode using pre-parsed AST for module `\i2s_topm'.
Generating RTLIL representation for module `\i2s_topm'.

24.4.4. Analyzing design hierarchy..
Top module:  \cain_test
Used module:     $paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000
Used module:     \i2s_topm
Parameter \DATA_WIDTH = 16
Parameter \ADDR_WIDTH = 15
Parameter \IS_RECEIVER = 0

24.4.5. Executing AST frontend in derive mode using pre-parsed AST for module `\i2s_codec'.
Parameter \DATA_WIDTH = 16
Parameter \ADDR_WIDTH = 15
Parameter \IS_RECEIVER = 0
Generating RTLIL representation for module `$paramod$09696cbc2f92cfa3ffe58dbfa9acc06a8de5ed95\i2s_codec'.
/home/johan/Descargas/I2S/rd1101/source/verilog/i2s_codec.v:80: Warning: Identifier `\clk' is implicitly declared.
Parameter \DATA_WIDTH = 16
Parameter \RAM_WIDTH = 14
Parameter \mem_file_sound = 104'01101001011011100110100101110100011100110110111101110101011011100110010000101110011011010110010101101110

24.4.6. Executing AST frontend in derive mode using pre-parsed AST for module `\dpram'.
Parameter \DATA_WIDTH = 16
Parameter \RAM_WIDTH = 14
Parameter \mem_file_sound = 104'01101001011011100110100101110100011100110110111101110101011011100110010000101110011011010110010101101110
Generating RTLIL representation for module `$paramod$0a4a5971539a8ad3683ba966c63b43a1ebbd23c4\dpram'.

24.4.7. Executing AST frontend in derive mode using pre-parsed AST for module `\lm32_interrupt'.
Generating RTLIL representation for module `\lm32_interrupt'.
/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_interrupt.v:166: Warning: Identifier `\ie_csr_read_data' is implicitly declared.
/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_interrupt.v:175: Warning: Identifier `\ip_csr_read_data' is implicitly declared.
/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_interrupt.v:176: Warning: Identifier `\im_csr_read_data' is implicitly declared.

24.4.8. Executing AST frontend in derive mode using pre-parsed AST for module `\lm32_mc_arithmetic'.
Generating RTLIL representation for module `\lm32_mc_arithmetic'.

24.4.9. Executing AST frontend in derive mode using pre-parsed AST for module `\lm32_multiplier'.
Generating RTLIL representation for module `\lm32_multiplier'.

24.4.10. Executing AST frontend in derive mode using pre-parsed AST for module `\lm32_shifter'.
Generating RTLIL representation for module `\lm32_shifter'.

24.4.11. Executing AST frontend in derive mode using pre-parsed AST for module `\lm32_logic_op'.
Generating RTLIL representation for module `\lm32_logic_op'.

24.4.12. Executing AST frontend in derive mode using pre-parsed AST for module `\lm32_adder'.
Generating RTLIL representation for module `\lm32_adder'.
Parameter \associativity = 1
Parameter \sets = 256
Parameter \bytes_per_line = 16
Parameter \base_address = 0
Parameter \limit = 2147483647

24.4.13. Executing AST frontend in derive mode using pre-parsed AST for module `\lm32_load_store_unit'.
Parameter \associativity = 1
Parameter \sets = 256
Parameter \bytes_per_line = 16
Parameter \base_address = 0
Parameter \limit = 2147483647
Generating RTLIL representation for module `$paramod$164a435f978821633aaf1d7254b962f5f6185a15\lm32_load_store_unit'.

24.4.14. Executing AST frontend in derive mode using pre-parsed AST for module `\lm32_decoder'.
Generating RTLIL representation for module `\lm32_decoder'.
/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_decoder.v:341: Warning: Identifier `\op_add' is implicitly declared.
/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_decoder.v:342: Warning: Identifier `\op_and' is implicitly declared.
/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_decoder.v:343: Warning: Identifier `\op_andhi' is implicitly declared.
/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_decoder.v:344: Warning: Identifier `\op_b' is implicitly declared.
/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_decoder.v:345: Warning: Identifier `\op_bi' is implicitly declared.
/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_decoder.v:346: Warning: Identifier `\op_be' is implicitly declared.
/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_decoder.v:347: Warning: Identifier `\op_bg' is implicitly declared.
/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_decoder.v:348: Warning: Identifier `\op_bge' is implicitly declared.
/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_decoder.v:349: Warning: Identifier `\op_bgeu' is implicitly declared.
/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_decoder.v:350: Warning: Identifier `\op_bgu' is implicitly declared.
/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_decoder.v:351: Warning: Identifier `\op_bne' is implicitly declared.
/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_decoder.v:352: Warning: Identifier `\op_call' is implicitly declared.
/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_decoder.v:353: Warning: Identifier `\op_calli' is implicitly declared.
/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_decoder.v:354: Warning: Identifier `\op_cmpe' is implicitly declared.
/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_decoder.v:355: Warning: Identifier `\op_cmpg' is implicitly declared.
/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_decoder.v:356: Warning: Identifier `\op_cmpge' is implicitly declared.
/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_decoder.v:357: Warning: Identifier `\op_cmpgeu' is implicitly declared.
/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_decoder.v:358: Warning: Identifier `\op_cmpgu' is implicitly declared.
/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_decoder.v:359: Warning: Identifier `\op_cmpne' is implicitly declared.
/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_decoder.v:361: Warning: Identifier `\op_divu' is implicitly declared.
/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_decoder.v:363: Warning: Identifier `\op_lb' is implicitly declared.
/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_decoder.v:364: Warning: Identifier `\op_lbu' is implicitly declared.
/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_decoder.v:365: Warning: Identifier `\op_lh' is implicitly declared.
/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_decoder.v:366: Warning: Identifier `\op_lhu' is implicitly declared.
/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_decoder.v:367: Warning: Identifier `\op_lw' is implicitly declared.
/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_decoder.v:369: Warning: Identifier `\op_modu' is implicitly declared.
/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_decoder.v:372: Warning: Identifier `\op_mul' is implicitly declared.
/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_decoder.v:374: Warning: Identifier `\op_nor' is implicitly declared.
/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_decoder.v:375: Warning: Identifier `\op_or' is implicitly declared.
/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_decoder.v:376: Warning: Identifier `\op_orhi' is implicitly declared.
/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_decoder.v:377: Warning: Identifier `\op_raise' is implicitly declared.
/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_decoder.v:378: Warning: Identifier `\op_rcsr' is implicitly declared.
/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_decoder.v:379: Warning: Identifier `\op_sb' is implicitly declared.
/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_decoder.v:381: Warning: Identifier `\op_sextb' is implicitly declared.
/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_decoder.v:382: Warning: Identifier `\op_sexth' is implicitly declared.
/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_decoder.v:384: Warning: Identifier `\op_sh' is implicitly declared.
/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_decoder.v:386: Warning: Identifier `\op_sl' is implicitly declared.
/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_decoder.v:388: Warning: Identifier `\op_sr' is implicitly declared.
/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_decoder.v:389: Warning: Identifier `\op_sru' is implicitly declared.
/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_decoder.v:390: Warning: Identifier `\op_sub' is implicitly declared.
/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_decoder.v:391: Warning: Identifier `\op_sw' is implicitly declared.
/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_decoder.v:392: Warning: Identifier `\op_user' is implicitly declared.
/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_decoder.v:393: Warning: Identifier `\op_wcsr' is implicitly declared.
/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_decoder.v:394: Warning: Identifier `\op_xnor' is implicitly declared.
/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_decoder.v:395: Warning: Identifier `\op_xor' is implicitly declared.
/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_decoder.v:398: Warning: Identifier `\arith' is implicitly declared.
/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_decoder.v:399: Warning: Identifier `\logical' is implicitly declared.
/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_decoder.v:400: Warning: Identifier `\cmp' is implicitly declared.
/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_decoder.v:403: Warning: Identifier `\bra' is implicitly declared.
/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_decoder.v:404: Warning: Identifier `\call' is implicitly declared.
/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_decoder.v:406: Warning: Identifier `\shift' is implicitly declared.
/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_decoder.v:416: Warning: Identifier `\sext' is implicitly declared.
/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_decoder.v:419: Warning: Identifier `\multiply' is implicitly declared.
Parameter \eba_reset = 0
Parameter \associativity = 1
Parameter \sets = 256
Parameter \bytes_per_line = 16
Parameter \base_address = 0
Parameter \limit = 2147483647

24.4.15. Executing AST frontend in derive mode using pre-parsed AST for module `\lm32_instruction_unit'.
Parameter \eba_reset = 0
Parameter \associativity = 1
Parameter \sets = 256
Parameter \bytes_per_line = 16
Parameter \base_address = 0
Parameter \limit = 2147483647
Generating RTLIL representation for module `$paramod$31b35bded91617e6467faa54c2d50f3b7fa24923\lm32_instruction_unit'.
/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_instruction_unit.v:0: Warning: System task `$display' outside initial block is unsupported.

24.4.16. Analyzing design hierarchy..
Top module:  \cain_test
Used module:     $paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000
Used module:         \lm32_interrupt
Used module:         \lm32_mc_arithmetic
Used module:         \lm32_multiplier
Used module:         \lm32_shifter
Used module:         \lm32_logic_op
Used module:         \lm32_adder
Used module:         $paramod$164a435f978821633aaf1d7254b962f5f6185a15\lm32_load_store_unit
Used module:         \lm32_decoder
Used module:         $paramod$31b35bded91617e6467faa54c2d50f3b7fa24923\lm32_instruction_unit
Used module:     \i2s_topm
Used module:         $paramod$09696cbc2f92cfa3ffe58dbfa9acc06a8de5ed95\i2s_codec
Used module:         $paramod$0a4a5971539a8ad3683ba966c63b43a1ebbd23c4\dpram

24.4.17. Executing AST frontend in derive mode using pre-parsed AST for module `\lm32_addsub'.
Generating RTLIL representation for module `\lm32_addsub'.
Parameter \associativity = 1
Parameter \sets = 256
Parameter \bytes_per_line = 16
Parameter \base_address = 0
Parameter \limit = 2147483647

24.4.18. Executing AST frontend in derive mode using pre-parsed AST for module `\lm32_dcache'.
Parameter \associativity = 1
Parameter \sets = 256
Parameter \bytes_per_line = 16
Parameter \base_address = 0
Parameter \limit = 2147483647
Generating RTLIL representation for module `$paramod$164a435f978821633aaf1d7254b962f5f6185a15\lm32_dcache'.
Parameter \associativity = 1
Parameter \sets = 256
Parameter \bytes_per_line = 16
Parameter \base_address = 0
Parameter \limit = 2147483647

24.4.19. Executing AST frontend in derive mode using pre-parsed AST for module `\lm32_icache'.
Parameter \associativity = 1
Parameter \sets = 256
Parameter \bytes_per_line = 16
Parameter \base_address = 0
Parameter \limit = 2147483647
Generating RTLIL representation for module `$paramod$164a435f978821633aaf1d7254b962f5f6185a15\lm32_icache'.

24.4.20. Analyzing design hierarchy..
Top module:  \cain_test
Used module:     $paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000
Used module:         \lm32_interrupt
Used module:         \lm32_mc_arithmetic
Used module:         \lm32_multiplier
Used module:         \lm32_shifter
Used module:         \lm32_logic_op
Used module:         \lm32_adder
Used module:             \lm32_addsub
Used module:         $paramod$164a435f978821633aaf1d7254b962f5f6185a15\lm32_load_store_unit
Used module:             $paramod$164a435f978821633aaf1d7254b962f5f6185a15\lm32_dcache
Used module:         \lm32_decoder
Used module:         $paramod$31b35bded91617e6467faa54c2d50f3b7fa24923\lm32_instruction_unit
Used module:             $paramod$164a435f978821633aaf1d7254b962f5f6185a15\lm32_icache
Used module:     \i2s_topm
Used module:         $paramod$09696cbc2f92cfa3ffe58dbfa9acc06a8de5ed95\i2s_codec
Used module:         $paramod$0a4a5971539a8ad3683ba966c63b43a1ebbd23c4\dpram
Parameter \data_width = 21
Parameter \address_width = 8

24.4.21. Executing AST frontend in derive mode using pre-parsed AST for module `\lm32_ram'.
Parameter \data_width = 21
Parameter \address_width = 8
Generating RTLIL representation for module `$paramod$f3303d10e1799d3cbc8660e13c29e3dbe3a7e282\lm32_ram'.
Parameter \data_width = 32
Parameter \address_width = 10

24.4.22. Executing AST frontend in derive mode using pre-parsed AST for module `\lm32_ram'.
Parameter \data_width = 32
Parameter \address_width = 10
Generating RTLIL representation for module `$paramod$4010069ac6e9a3a66f147c50990e990d300ac9d1\lm32_ram'.
Parameter \data_width = 21
Parameter \address_width = 8
Found cached RTLIL representation for module `$paramod$f3303d10e1799d3cbc8660e13c29e3dbe3a7e282\lm32_ram'.
Parameter \data_width = 32
Parameter \address_width = 10
Found cached RTLIL representation for module `$paramod$4010069ac6e9a3a66f147c50990e990d300ac9d1\lm32_ram'.

24.4.23. Analyzing design hierarchy..
Top module:  \cain_test
Used module:     $paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000
Used module:         \lm32_interrupt
Used module:         \lm32_mc_arithmetic
Used module:         \lm32_multiplier
Used module:         \lm32_shifter
Used module:         \lm32_logic_op
Used module:         \lm32_adder
Used module:             \lm32_addsub
Used module:         $paramod$164a435f978821633aaf1d7254b962f5f6185a15\lm32_load_store_unit
Used module:             $paramod$164a435f978821633aaf1d7254b962f5f6185a15\lm32_dcache
Used module:                 $paramod$f3303d10e1799d3cbc8660e13c29e3dbe3a7e282\lm32_ram
Used module:                 $paramod$4010069ac6e9a3a66f147c50990e990d300ac9d1\lm32_ram
Used module:         \lm32_decoder
Used module:         $paramod$31b35bded91617e6467faa54c2d50f3b7fa24923\lm32_instruction_unit
Used module:             $paramod$164a435f978821633aaf1d7254b962f5f6185a15\lm32_icache
Used module:     \i2s_topm
Used module:         $paramod$09696cbc2f92cfa3ffe58dbfa9acc06a8de5ed95\i2s_codec
Used module:         $paramod$0a4a5971539a8ad3683ba966c63b43a1ebbd23c4\dpram

24.4.24. Analyzing design hierarchy..
Top module:  \cain_test
Used module:     $paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000
Used module:         \lm32_interrupt
Used module:         \lm32_mc_arithmetic
Used module:         \lm32_multiplier
Used module:         \lm32_shifter
Used module:         \lm32_logic_op
Used module:         \lm32_adder
Used module:             \lm32_addsub
Used module:         $paramod$164a435f978821633aaf1d7254b962f5f6185a15\lm32_load_store_unit
Used module:             $paramod$164a435f978821633aaf1d7254b962f5f6185a15\lm32_dcache
Used module:                 $paramod$f3303d10e1799d3cbc8660e13c29e3dbe3a7e282\lm32_ram
Used module:                 $paramod$4010069ac6e9a3a66f147c50990e990d300ac9d1\lm32_ram
Used module:         \lm32_decoder
Used module:         $paramod$31b35bded91617e6467faa54c2d50f3b7fa24923\lm32_instruction_unit
Used module:             $paramod$164a435f978821633aaf1d7254b962f5f6185a15\lm32_icache
Used module:     \i2s_topm
Used module:         $paramod$09696cbc2f92cfa3ffe58dbfa9acc06a8de5ed95\i2s_codec
Used module:         $paramod$0a4a5971539a8ad3683ba966c63b43a1ebbd23c4\dpram
Removing unused module `$abstract\cain_test'.
Removing unused module `$abstract\lm32_dcache'.
Removing unused module `$abstract\lm32_icache'.
Removing unused module `$abstract\lm32_dp_ram'.
Removing unused module `$abstract\lm32_ram'.
Removing unused module `$abstract\lm32_interrupt'.
Removing unused module `$abstract\lm32_mc_arithmetic'.
Removing unused module `$abstract\lm32_multiplier'.
Removing unused module `$abstract\lm32_shifter'.
Removing unused module `$abstract\lm32_logic_op'.
Removing unused module `$abstract\lm32_addsub'.
Removing unused module `$abstract\lm32_adder'.
Removing unused module `$abstract\lm32_load_store_unit'.
Removing unused module `$abstract\lm32_decoder'.
Removing unused module `$abstract\lm32_instruction_unit'.
Removing unused module `$abstract\lm32_cpu'.
Removing unused module `$abstract\i2s_topm'.
Removing unused module `$abstract\i2s_codec'.
Removing unused module `$abstract\dpram'.
Removed 19 unused modules.

24.5. Executing PROC pass (convert processes to netlists).

24.5.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 1 empty switch in `\TRELLIS_DPR16X4.$proc$/home/johan/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:213$123'.
Found and cleaned up 1 empty switch in `$paramod$0a4a5971539a8ad3683ba966c63b43a1ebbd23c4\dpram.$proc$/home/johan/Descargas/I2S/rd1101/source/verilog/dpram_rtl.v:0$1388'.
Removing empty process `$paramod$0a4a5971539a8ad3683ba966c63b43a1ebbd23c4\dpram.$proc$/home/johan/Descargas/I2S/rd1101/source/verilog/dpram_rtl.v:0$1388'.
Found and cleaned up 1 empty switch in `$paramod$0a4a5971539a8ad3683ba966c63b43a1ebbd23c4\dpram.$proc$/home/johan/Descargas/I2S/rd1101/source/verilog/dpram_rtl.v:37$1384'.
Removing empty process `$paramod$0a4a5971539a8ad3683ba966c63b43a1ebbd23c4\dpram.$proc$/home/johan/Descargas/I2S/rd1101/source/verilog/dpram_rtl.v:37$1384'.
Found and cleaned up 1 empty switch in `$paramod$09696cbc2f92cfa3ffe58dbfa9acc06a8de5ed95\i2s_codec.$proc$/home/johan/Descargas/I2S/rd1101/source/verilog/i2s_codec.v:150$1285'.
Removing empty process `cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:0$882'.
Removing empty process `cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:0$881'.
Removing empty process `cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:0$880'.
Removing empty process `cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:0$879'.
Cleaned up 4 empty switches.

24.5.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$/home/johan/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:350$223 in module TRELLIS_FF.
Marked 1 switch rules as full_case in process $proc$/home/johan/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:285$182 in module DPR16X4C.
Marked 1 switch rules as full_case in process $proc$/home/johan/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:221$124 in module TRELLIS_DPR16X4.
Marked 1 switch rules as full_case in process $proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_ram.v:119$1839 in module $paramod$4010069ac6e9a3a66f147c50990e990d300ac9d1\lm32_ram.
Marked 1 switch rules as full_case in process $proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_ram.v:119$1826 in module $paramod$f3303d10e1799d3cbc8660e13c29e3dbe3a7e282\lm32_ram.
Marked 2 switch rules as full_case in process $proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_icache.v:486$1818 in module $paramod$164a435f978821633aaf1d7254b962f5f6185a15\lm32_icache.
Marked 2 switch rules as full_case in process $proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_icache.v:400$1802 in module $paramod$164a435f978821633aaf1d7254b962f5f6185a15\lm32_icache.
Marked 1 switch rules as full_case in process $proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_icache.v:391$1800 in module $paramod$164a435f978821633aaf1d7254b962f5f6185a15\lm32_icache.
Marked 1 switch rules as full_case in process $proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_dcache.v:509$1776 in module $paramod$164a435f978821633aaf1d7254b962f5f6185a15\lm32_dcache.
Marked 1 switch rules as full_case in process $proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_dcache.v:328$1759 in module $paramod$164a435f978821633aaf1d7254b962f5f6185a15\lm32_dcache.
Marked 2 switch rules as full_case in process $proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_dcache.v:450$1749 in module $paramod$164a435f978821633aaf1d7254b962f5f6185a15\lm32_dcache.
Marked 1 switch rules as full_case in process $proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_dcache.v:441$1747 in module $paramod$164a435f978821633aaf1d7254b962f5f6185a15\lm32_dcache.
Marked 1 switch rules as full_case in process $proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_instruction_unit.v:934$1706 in module $paramod$31b35bded91617e6467faa54c2d50f3b7fa24923\lm32_instruction_unit.
Marked 2 switch rules as full_case in process $proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_instruction_unit.v:743$1693 in module $paramod$31b35bded91617e6467faa54c2d50f3b7fa24923\lm32_instruction_unit.
Marked 2 switch rules as full_case in process $proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_instruction_unit.v:686$1685 in module $paramod$31b35bded91617e6467faa54c2d50f3b7fa24923\lm32_instruction_unit.
Marked 1 switch rules as full_case in process $proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_instruction_unit.v:649$1679 in module $paramod$31b35bded91617e6467faa54c2d50f3b7fa24923\lm32_instruction_unit.
Marked 5 switch rules as full_case in process $proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_instruction_unit.v:539$1668 in module $paramod$31b35bded91617e6467faa54c2d50f3b7fa24923\lm32_instruction_unit.
Marked 7 switch rules as full_case in process $proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_decoder.v:429$1613 in module lm32_decoder.
Marked 1 switch rules as full_case in process $proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_load_store_unit.v:859$1533 in module $paramod$164a435f978821633aaf1d7254b962f5f6185a15\lm32_load_store_unit.
Marked 1 switch rules as full_case in process $proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_load_store_unit.v:817$1530 in module $paramod$164a435f978821633aaf1d7254b962f5f6185a15\lm32_load_store_unit.
Marked 5 switch rules as full_case in process $proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_load_store_unit.v:683$1501 in module $paramod$164a435f978821633aaf1d7254b962f5f6185a15\lm32_load_store_unit.
Marked 1 switch rules as full_case in process $proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_load_store_unit.v:632$1494 in module $paramod$164a435f978821633aaf1d7254b962f5f6185a15\lm32_load_store_unit.
Marked 1 switch rules as full_case in process $proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_load_store_unit.v:518$1491 in module $paramod$164a435f978821633aaf1d7254b962f5f6185a15\lm32_load_store_unit.
Marked 1 switch rules as full_case in process $proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_load_store_unit.v:507$1490 in module $paramod$164a435f978821633aaf1d7254b962f5f6185a15\lm32_load_store_unit.
Marked 1 switch rules as full_case in process $proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_adder.v:123$1472 in module lm32_adder.
Marked 1 switch rules as full_case in process $proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_shifter.v:138$1435 in module lm32_shifter.
Marked 1 switch rules as full_case in process $proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_multiplier.v:98$1420 in module lm32_multiplier.
Marked 3 switch rules as full_case in process $proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_mc_arithmetic.v:169$1403 in module lm32_mc_arithmetic.
Marked 3 switch rules as full_case in process $proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_interrupt.v:232$1393 in module lm32_interrupt.
Marked 1 switch rules as full_case in process $proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_interrupt.v:181$1392 in module lm32_interrupt.
Marked 13 switch rules as full_case in process $proc$/home/johan/Descargas/I2S/rd1101/source/verilog/i2s_codec.v:150$1285 in module $paramod$09696cbc2f92cfa3ffe58dbfa9acc06a8de5ed95\i2s_codec.
Marked 4 switch rules as full_case in process $proc$/home/johan/Descargas/I2S/rd1101/source/verilog/i2s_codec.v:117$1275 in module $paramod$09696cbc2f92cfa3ffe58dbfa9acc06a8de5ed95\i2s_codec.
Marked 2 switch rules as full_case in process $proc$/home/johan/Descargas/I2S/rd1101/source/verilog/i2s_codec.v:94$1269 in module $paramod$09696cbc2f92cfa3ffe58dbfa9acc06a8de5ed95\i2s_codec.
Marked 1 switch rules as full_case in process $proc$/home/johan/Descargas/I2S/rd1101/source/verilog/i2s_codec.v:80$1266 in module $paramod$09696cbc2f92cfa3ffe58dbfa9acc06a8de5ed95\i2s_codec.
Marked 1 switch rules as full_case in process $proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:3033$1253 in module $paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.
Marked 4 switch rules as full_case in process $proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:2678$1223 in module $paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.
Marked 9 switch rules as full_case in process $proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:2628$1199 in module $paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.
Marked 2 switch rules as full_case in process $proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:2590$1189 in module $paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.
Marked 1 switch rules as full_case in process $proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:2555$1181 in module $paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.
Marked 1 switch rules as full_case in process $proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:2544$1178 in module $paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.
Marked 1 switch rules as full_case in process $proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:2509$1171 in module $paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.
Removed 1 dead cases from process $proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:2290$1170 in module $paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.
Marked 1 switch rules as full_case in process $proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:2290$1170 in module $paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.
Marked 4 switch rules as full_case in process $proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:1892$1040 in module $paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.
Removed 1 dead cases from process $proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:1615$942 in module $paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.
Marked 1 switch rules as full_case in process $proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:1615$942 in module $paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.
Marked 1 switch rules as full_case in process $proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:1581$937 in module $paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.
Marked 3 switch rules as full_case in process $proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:1551$928 in module $paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.
Marked 3 switch rules as full_case in process $proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:1538$924 in module $paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.
Marked 1 switch rules as full_case in process $proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:1519$904 in module $paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.
Marked 1 switch rules as full_case in process $proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:2007$637 in module cain_test.
Marked 1 switch rules as full_case in process $proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1986$627 in module cain_test.
Marked 4 switch rules as full_case in process $proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1949$599 in module cain_test.
Marked 4 switch rules as full_case in process $proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1926$573 in module cain_test.
Marked 8 switch rules as full_case in process $proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1431$518 in module cain_test.
Marked 1 switch rules as full_case in process $proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1409$515 in module cain_test.
Marked 1 switch rules as full_case in process $proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1398$514 in module cain_test.
Marked 1 switch rules as full_case in process $proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1387$513 in module cain_test.
Marked 1 switch rules as full_case in process $proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1376$512 in module cain_test.
Marked 1 switch rules as full_case in process $proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1365$511 in module cain_test.
Marked 1 switch rules as full_case in process $proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1354$510 in module cain_test.
Marked 1 switch rules as full_case in process $proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1343$509 in module cain_test.
Marked 1 switch rules as full_case in process $proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1332$508 in module cain_test.
Marked 1 switch rules as full_case in process $proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:903$354 in module cain_test.
Marked 1 switch rules as full_case in process $proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:862$340 in module cain_test.
Marked 1 switch rules as full_case in process $proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:832$329 in module cain_test.
Marked 1 switch rules as full_case in process $proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:735$305 in module cain_test.
Marked 1 switch rules as full_case in process $proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:693$302 in module cain_test.
Removed a total of 2 dead cases.

24.5.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 33 redundant assignments.
Promoted 474 assignments to connections.

24.5.4. Executing PROC_INIT pass (extract init attributes).
Found init rule in `\TRELLIS_FF.$proc$/home/johan/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:0$227'.
  Set init value: \Q = 1'0
Found init rule in `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:577$878'.
  Set init value: \regs1 = 1'0
Found init rule in `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:576$877'.
  Set init value: \regs0 = 1'0
Found init rule in `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:575$876'.
  Set init value: \array_muxed7 = 2'00
Found init rule in `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:574$875'.
  Set init value: \array_muxed6 = 3'000
Found init rule in `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:573$874'.
  Set init value: \array_muxed5 = 1'0
Found init rule in `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:572$873'.
  Set init value: \array_muxed4 = 1'0
Found init rule in `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:571$872'.
  Set init value: \array_muxed3 = 1'0
Found init rule in `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:570$871'.
  Set init value: \array_muxed2 = 4'0000
Found init rule in `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:569$870'.
  Set init value: \array_muxed1 = 0
Found init rule in `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:568$869'.
  Set init value: \array_muxed0 = 30'000000000000000000000000000000
Found init rule in `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:567$868'.
  Set init value: \basesoc_next_state = 1'0
Found init rule in `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:566$867'.
  Set init value: \basesoc_state = 1'0
Found init rule in `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:565$866'.
  Set init value: \rx_data_rs232phyrx_next_value_ce1 = 1'0
Found init rule in `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:564$865'.
  Set init value: \rx_data_rs232phyrx_next_value1 = 8'00000000
Found init rule in `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:563$864'.
  Set init value: \rx_count_rs232phyrx_next_value_ce0 = 1'0
Found init rule in `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:562$863'.
  Set init value: \rx_count_rs232phyrx_next_value0 = 4'0000
Found init rule in `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:561$862'.
  Set init value: \basesoc_rs232phyrx_next_state = 1'0
Found init rule in `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:560$861'.
  Set init value: \basesoc_rs232phyrx_state = 1'0
Found init rule in `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:559$860'.
  Set init value: \tx_data_rs232phytx_next_value_ce2 = 1'0
Found init rule in `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:558$859'.
  Set init value: \tx_data_rs232phytx_next_value2 = 8'00000000
Found init rule in `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:557$858'.
  Set init value: \serial_tx_rs232phytx_next_value_ce1 = 1'0
Found init rule in `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:556$857'.
  Set init value: \serial_tx_rs232phytx_next_value1 = 1'0
Found init rule in `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:555$856'.
  Set init value: \tx_count_rs232phytx_next_value_ce0 = 1'0
Found init rule in `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:554$855'.
  Set init value: \tx_count_rs232phytx_next_value0 = 4'0000
Found init rule in `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:553$854'.
  Set init value: \basesoc_rs232phytx_next_state = 1'0
Found init rule in `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:552$853'.
  Set init value: \basesoc_rs232phytx_state = 1'0
Found init rule in `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:545$852'.
  Set init value: \csr_bankarray_csrbank4_rxfull_we = 1'0
Found init rule in `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:543$851'.
  Set init value: \csr_bankarray_csrbank4_rxfull_re = 1'0
Found init rule in `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:541$850'.
  Set init value: \csr_bankarray_csrbank4_txempty_we = 1'0
Found init rule in `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:539$849'.
  Set init value: \csr_bankarray_csrbank4_txempty_re = 1'0
Found init rule in `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:537$848'.
  Set init value: \csr_bankarray_csrbank4_ev_enable0_we = 1'0
Found init rule in `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:535$847'.
  Set init value: \csr_bankarray_csrbank4_ev_enable0_re = 1'0
Found init rule in `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:533$846'.
  Set init value: \csr_bankarray_csrbank4_ev_pending_we = 1'0
Found init rule in `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:531$845'.
  Set init value: \csr_bankarray_csrbank4_ev_pending_re = 1'0
Found init rule in `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:529$844'.
  Set init value: \csr_bankarray_csrbank4_ev_status_we = 1'0
Found init rule in `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:527$843'.
  Set init value: \csr_bankarray_csrbank4_ev_status_re = 1'0
Found init rule in `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:525$842'.
  Set init value: \csr_bankarray_csrbank4_rxempty_we = 1'0
Found init rule in `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:523$841'.
  Set init value: \csr_bankarray_csrbank4_rxempty_re = 1'0
Found init rule in `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:521$840'.
  Set init value: \csr_bankarray_csrbank4_txfull_we = 1'0
Found init rule in `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:519$839'.
  Set init value: \csr_bankarray_csrbank4_txfull_re = 1'0
Found init rule in `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:518$838'.
  Set init value: \csr_bankarray_interface4_bank_bus_dat_r = 0
Found init rule in `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:512$837'.
  Set init value: \csr_bankarray_csrbank3_ev_enable0_we = 1'0
Found init rule in `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:510$836'.
  Set init value: \csr_bankarray_csrbank3_ev_enable0_re = 1'0
Found init rule in `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:508$835'.
  Set init value: \csr_bankarray_csrbank3_ev_pending_we = 1'0
Found init rule in `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:506$834'.
  Set init value: \csr_bankarray_csrbank3_ev_pending_re = 1'0
Found init rule in `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:504$833'.
  Set init value: \csr_bankarray_csrbank3_ev_status_we = 1'0
Found init rule in `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:502$832'.
  Set init value: \csr_bankarray_csrbank3_ev_status_re = 1'0
Found init rule in `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:500$831'.
  Set init value: \csr_bankarray_csrbank3_value_we = 1'0
Found init rule in `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:498$830'.
  Set init value: \csr_bankarray_csrbank3_value_re = 1'0
Found init rule in `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:496$829'.
  Set init value: \csr_bankarray_csrbank3_update_value0_we = 1'0
Found init rule in `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:494$828'.
  Set init value: \csr_bankarray_csrbank3_update_value0_re = 1'0
Found init rule in `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:492$827'.
  Set init value: \csr_bankarray_csrbank3_en0_we = 1'0
Found init rule in `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:490$826'.
  Set init value: \csr_bankarray_csrbank3_en0_re = 1'0
Found init rule in `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:488$825'.
  Set init value: \csr_bankarray_csrbank3_reload0_we = 1'0
Found init rule in `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:486$824'.
  Set init value: \csr_bankarray_csrbank3_reload0_re = 1'0
Found init rule in `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:484$823'.
  Set init value: \csr_bankarray_csrbank3_load0_we = 1'0
Found init rule in `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:482$822'.
  Set init value: \csr_bankarray_csrbank3_load0_re = 1'0
Found init rule in `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:481$821'.
  Set init value: \csr_bankarray_interface3_bank_bus_dat_r = 0
Found init rule in `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:475$820'.
  Set init value: \csr_bankarray_csrbank2_out0_we = 1'0
Found init rule in `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:473$819'.
  Set init value: \csr_bankarray_csrbank2_out0_re = 1'0
Found init rule in `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:472$818'.
  Set init value: \csr_bankarray_interface2_bank_bus_dat_r = 0
Found init rule in `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:468$817'.
  Set init value: \csr_bankarray_sel_r = 1'0
Found init rule in `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:464$816'.
  Set init value: \csr_bankarray_sram_bus_dat_r = 0
Found init rule in `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:458$815'.
  Set init value: \csr_bankarray_csrbank1_ev_enable0_we = 1'0
Found init rule in `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:456$814'.
  Set init value: \csr_bankarray_csrbank1_ev_enable0_re = 1'0
Found init rule in `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:454$813'.
  Set init value: \csr_bankarray_csrbank1_ev_pending_we = 1'0
Found init rule in `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:452$812'.
  Set init value: \csr_bankarray_csrbank1_ev_pending_re = 1'0
Found init rule in `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:450$811'.
  Set init value: \csr_bankarray_csrbank1_ev_status_we = 1'0
Found init rule in `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:448$810'.
  Set init value: \csr_bankarray_csrbank1_ev_status_re = 1'0
Found init rule in `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:446$809'.
  Set init value: \csr_bankarray_csrbank1_conf_en0_we = 1'0
Found init rule in `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:444$808'.
  Set init value: \csr_bankarray_csrbank1_conf_en0_re = 1'0
Found init rule in `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:442$807'.
  Set init value: \csr_bankarray_csrbank1_conf_swap0_we = 1'0
Found init rule in `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:440$806'.
  Set init value: \csr_bankarray_csrbank1_conf_swap0_re = 1'0
Found init rule in `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:438$805'.
  Set init value: \csr_bankarray_csrbank1_conf_ratio0_we = 1'0
Found init rule in `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:436$804'.
  Set init value: \csr_bankarray_csrbank1_conf_ratio0_re = 1'0
Found init rule in `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:434$803'.
  Set init value: \csr_bankarray_csrbank1_conf_res0_we = 1'0
Found init rule in `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:432$802'.
  Set init value: \csr_bankarray_csrbank1_conf_res0_re = 1'0
Found init rule in `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:430$801'.
  Set init value: \csr_bankarray_csrbank1_data_in0_we = 1'0
Found init rule in `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:428$800'.
  Set init value: \csr_bankarray_csrbank1_data_in0_re = 1'0
Found init rule in `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:426$799'.
  Set init value: \csr_bankarray_csrbank1_wr_addr0_we = 1'0
Found init rule in `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:424$798'.
  Set init value: \csr_bankarray_csrbank1_wr_addr0_re = 1'0
Found init rule in `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:422$797'.
  Set init value: \csr_bankarray_csrbank1_wr_en0_we = 1'0
Found init rule in `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:420$796'.
  Set init value: \csr_bankarray_csrbank1_wr_en0_re = 1'0
Found init rule in `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:418$795'.
  Set init value: \csr_bankarray_csrbank1_address_r_we = 1'0
Found init rule in `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:416$794'.
  Set init value: \csr_bankarray_csrbank1_address_r_re = 1'0
Found init rule in `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:414$793'.
  Set init value: \csr_bankarray_csrbank1_sample_dat_o_we = 1'0
Found init rule in `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:412$792'.
  Set init value: \csr_bankarray_csrbank1_sample_dat_o_re = 1'0
Found init rule in `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:410$791'.
  Set init value: \csr_bankarray_csrbank1_evt_lsbf_we = 1'0
Found init rule in `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:408$790'.
  Set init value: \csr_bankarray_csrbank1_evt_lsbf_re = 1'0
Found init rule in `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:406$789'.
  Set init value: \csr_bankarray_csrbank1_evt_hsbf_we = 1'0
Found init rule in `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:404$788'.
  Set init value: \csr_bankarray_csrbank1_evt_hsbf_re = 1'0
Found init rule in `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:403$787'.
  Set init value: \csr_bankarray_interface1_bank_bus_dat_r = 0
Found init rule in `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:397$786'.
  Set init value: \csr_bankarray_csrbank0_bus_errors_we = 1'0
Found init rule in `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:395$785'.
  Set init value: \csr_bankarray_csrbank0_bus_errors_re = 1'0
Found init rule in `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:393$784'.
  Set init value: \csr_bankarray_csrbank0_scratch0_we = 1'0
Found init rule in `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:391$783'.
  Set init value: \csr_bankarray_csrbank0_scratch0_re = 1'0
Found init rule in `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:389$782'.
  Set init value: \csr_bankarray_csrbank0_reset0_we = 1'0
Found init rule in `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:387$781'.
  Set init value: \csr_bankarray_csrbank0_reset0_re = 1'0
Found init rule in `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:386$780'.
  Set init value: \csr_bankarray_interface0_bank_bus_dat_r = 0
Found init rule in `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:382$779'.
  Set init value: \count = 20'11110100001001000000
Found init rule in `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:379$778'.
  Set init value: \error = 1'0
Found init rule in `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:378$777'.
  Set init value: \slave_sel_r = 4'0000
Found init rule in `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:377$776'.
  Set init value: \slave_sel = 4'0000
Found init rule in `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:376$775'.
  Set init value: \grant = 1'0
Found init rule in `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:370$774'.
  Set init value: \shared_ack = 1'0
Found init rule in `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:366$773'.
  Set init value: \shared_dat_r = 0
Found init rule in `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:359$771'.
  Set init value: \basesoc_wishbone_ack = 1'0
Found init rule in `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:355$770'.
  Set init value: \basesoc_wishbone_dat_r = 0
Found init rule in `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:351$769'.
  Set init value: \basesoc_dat_w = 0
Found init rule in `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:350$768'.
  Set init value: \basesoc_we = 1'0
Found init rule in `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:349$767'.
  Set init value: \basesoc_adr = 14'00000000000000
Found init rule in `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:348$766'.
  Set init value: \enable_re = 1'0
Found init rule in `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:347$765'.
  Set init value: \enable_storage = 1'0
Found init rule in `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:345$764'.
  Set init value: \pending_r = 1'0
Found init rule in `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:344$763'.
  Set init value: \pending_re = 1'0
Found init rule in `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:340$762'.
  Set init value: \status_re = 1'0
Found init rule in `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:336$761'.
  Set init value: \ok_trigger_d = 1'0
Found init rule in `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:335$760'.
  Set init value: \ok_clear = 1'0
Found init rule in `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:333$758'.
  Set init value: \ok_pending = 1'0
Found init rule in `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:330$757'.
  Set init value: \conf_en_re = 1'0
Found init rule in `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:329$756'.
  Set init value: \conf_en_storage = 1'0
Found init rule in `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:328$755'.
  Set init value: \conf_swap_re = 1'0
Found init rule in `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:327$754'.
  Set init value: \conf_swap_storage = 1'0
Found init rule in `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:326$753'.
  Set init value: \conf_ratio_re = 1'0
Found init rule in `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:325$752'.
  Set init value: \conf_ratio_storage = 24'000000000000000000000000
Found init rule in `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:324$751'.
  Set init value: \conf_res_re = 1'0
Found init rule in `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:323$750'.
  Set init value: \conf_res_storage = 6'000000
Found init rule in `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:322$749'.
  Set init value: \data_in_re = 1'0
Found init rule in `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:321$748'.
  Set init value: \data_in_storage = 16'0000000000000000
Found init rule in `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:320$747'.
  Set init value: \wr_addr_re = 1'0
Found init rule in `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:319$746'.
  Set init value: \wr_addr_storage = 14'00000000000000
Found init rule in `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:318$745'.
  Set init value: \wr_en_re = 1'0
Found init rule in `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:317$744'.
  Set init value: \wr_en_storage = 1'0
Found init rule in `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:316$743'.
  Set init value: \address_r_re = 1'0
Found init rule in `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:313$742'.
  Set init value: \sample_dat_o_re = 1'0
Found init rule in `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:310$741'.
  Set init value: \evt_lsbf_re = 1'0
Found init rule in `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:307$740'.
  Set init value: \evt_hsbf_re = 1'0
Found init rule in `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:304$739'.
  Set init value: \re = 1'0
Found init rule in `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:303$738'.
  Set init value: \storage = 1'0
Found init rule in `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:302$737'.
  Set init value: \int_rst = 1'1
Found init rule in `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:298$736'.
  Set init value: \timer_value = 0
Found init rule in `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:297$735'.
  Set init value: \timer_enable_re = 1'0
Found init rule in `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:296$734'.
  Set init value: \timer_enable_storage = 1'0
Found init rule in `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:294$733'.
  Set init value: \timer_pending_r = 1'0
Found init rule in `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:293$732'.
  Set init value: \timer_pending_re = 1'0
Found init rule in `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:289$731'.
  Set init value: \timer_status_re = 1'0
Found init rule in `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:285$730'.
  Set init value: \timer_zero_trigger_d = 1'0
Found init rule in `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:284$729'.
  Set init value: \timer_zero_clear = 1'0
Found init rule in `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:282$728'.
  Set init value: \timer_zero_pending = 1'0
Found init rule in `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:279$727'.
  Set init value: \timer_value_re = 1'0
Found init rule in `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:277$726'.
  Set init value: \timer_value_status = 0
Found init rule in `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:276$725'.
  Set init value: \timer_update_value_re = 1'0
Found init rule in `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:275$724'.
  Set init value: \timer_update_value_storage = 1'0
Found init rule in `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:274$723'.
  Set init value: \timer_en_re = 1'0
Found init rule in `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:273$722'.
  Set init value: \timer_en_storage = 1'0
Found init rule in `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:272$721'.
  Set init value: \timer_reload_re = 1'0
Found init rule in `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:271$720'.
  Set init value: \timer_reload_storage = 0
Found init rule in `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:270$719'.
  Set init value: \timer_load_re = 1'0
Found init rule in `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:269$718'.
  Set init value: \timer_load_storage = 0
Found init rule in `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:254$717'.
  Set init value: \uart_rx_fifo_wrport_adr = 4'0000
Found init rule in `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:253$716'.
  Set init value: \uart_rx_fifo_consume = 4'0000
Found init rule in `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:252$715'.
  Set init value: \uart_rx_fifo_produce = 4'0000
Found init rule in `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:250$713'.
  Set init value: \uart_rx_fifo_level0 = 5'00000
Found init rule in `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:243$712'.
  Set init value: \uart_rx_fifo_readable = 1'0
Found init rule in `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:217$711'.
  Set init value: \uart_tx_fifo_wrport_adr = 4'0000
Found init rule in `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:216$710'.
  Set init value: \uart_tx_fifo_consume = 4'0000
Found init rule in `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:215$709'.
  Set init value: \uart_tx_fifo_produce = 4'0000
Found init rule in `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:213$707'.
  Set init value: \uart_tx_fifo_level0 = 5'00000
Found init rule in `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:206$706'.
  Set init value: \uart_tx_fifo_readable = 1'0
Found init rule in `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:184$703'.
  Set init value: \uart_rxfull_re = 1'0
Found init rule in `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:181$702'.
  Set init value: \uart_txempty_re = 1'0
Found init rule in `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:178$701'.
  Set init value: \uart_enable_re = 1'0
Found init rule in `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:177$700'.
  Set init value: \uart_enable_storage = 2'00
Found init rule in `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:174$699'.
  Set init value: \uart_pending_r = 2'00
Found init rule in `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:173$698'.
  Set init value: \uart_pending_re = 1'0
Found init rule in `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:171$697'.
  Set init value: \uart_pending_status = 2'00
Found init rule in `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:168$696'.
  Set init value: \uart_status_re = 1'0
Found init rule in `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:166$695'.
  Set init value: \uart_status_status = 2'00
Found init rule in `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:163$694'.
  Set init value: \uart_rx_trigger_d = 1'0
Found init rule in `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:162$693'.
  Set init value: \uart_rx_clear = 1'0
Found init rule in `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:160$692'.
  Set init value: \uart_rx_pending = 1'0
Found init rule in `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:158$691'.
  Set init value: \uart_tx_trigger_d = 1'0
Found init rule in `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:157$690'.
  Set init value: \uart_tx_clear = 1'0
Found init rule in `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:155$689'.
  Set init value: \uart_tx_pending = 1'0
Found init rule in `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:152$688'.
  Set init value: \uart_rxempty_re = 1'0
Found init rule in `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:149$687'.
  Set init value: \uart_txfull_re = 1'0
Found init rule in `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:145$686'.
  Set init value: \uart_rxtx_we = 1'0
Found init rule in `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:143$685'.
  Set init value: \uart_rxtx_re = 1'0
Found init rule in `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:142$684'.
  Set init value: \rx_rx_d = 1'0
Found init rule in `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:140$683'.
  Set init value: \rx_phase = 0
Found init rule in `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:139$682'.
  Set init value: \rx_tick = 1'0
Found init rule in `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:138$681'.
  Set init value: \rx_enable = 1'0
Found init rule in `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:137$680'.
  Set init value: \rx_count = 4'0000
Found init rule in `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:136$679'.
  Set init value: \rx_data = 8'00000000
Found init rule in `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:135$678'.
  Set init value: \rx_source_payload_data = 8'00000000
Found init rule in `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:131$675'.
  Set init value: \rx_source_valid = 1'0
Found init rule in `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:130$674'.
  Set init value: \tx_phase = 0
Found init rule in `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:129$673'.
  Set init value: \tx_tick = 1'0
Found init rule in `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:128$672'.
  Set init value: \tx_enable = 1'0
Found init rule in `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:127$671'.
  Set init value: \tx_count = 4'0000
Found init rule in `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:126$670'.
  Set init value: \tx_data = 8'00000000
Found init rule in `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:122$669'.
  Set init value: \tx_sink_ready = 1'0
Found init rule in `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:119$668'.
  Set init value: \sram1_we = 4'0000
Found init rule in `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:111$665'.
  Set init value: \interface1_ram_bus_ack = 1'0
Found init rule in `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:103$664'.
  Set init value: \sram0_we = 4'0000
Found init rule in `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:95$661'.
  Set init value: \interface0_ram_bus_ack = 1'0
Found init rule in `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:81$658'.
  Set init value: \ram_bus_ack = 1'0
Found init rule in `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:72$657'.
  Set init value: \lm32_interrupt = 0
Found init rule in `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:48$656'.
  Set init value: \bus_errors = 0
Found init rule in `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:46$655'.
  Set init value: \bus_errors_re = 1'0
Found init rule in `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:43$654'.
  Set init value: \scratch_re = 1'0
Found init rule in `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:42$653'.
  Set init value: \scratch_storage = 305419896
Found init rule in `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:41$652'.
  Set init value: \reset_re = 1'0
Found init rule in `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:40$651'.
  Set init value: \reset_storage = 2'00
Found init rule in `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:38$650'.
  Set init value: \soc_rst = 1'0

24.5.5. Executing PROC_ARST pass (detect async resets in processes).

24.5.6. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\TRELLIS_FF.$proc$/home/johan/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:0$227'.
Creating decoders for process `\TRELLIS_FF.$proc$/home/johan/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:350$223'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DPR16X4C.$proc$/home/johan/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:0$205'.
Creating decoders for process `\DPR16X4C.$proc$/home/johan/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:285$182'.
     1/3: $1$memwr$\ram$/home/johan/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:287$181_EN[3:0]$188
     2/3: $1$memwr$\ram$/home/johan/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:287$181_DATA[3:0]$187
     3/3: $1$memwr$\ram$/home/johan/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:287$181_ADDR[3:0]$186
Creating decoders for process `\TRELLIS_DPR16X4.$proc$/home/johan/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:0$148'.
Creating decoders for process `\TRELLIS_DPR16X4.$proc$/home/johan/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:221$124'.
     1/3: $1$memwr$\mem$/home/johan/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:223$122_EN[3:0]$130
     2/3: $1$memwr$\mem$/home/johan/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:223$122_DATA[3:0]$129
     3/3: $1$memwr$\mem$/home/johan/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:223$122_ADDR[3:0]$128
Creating decoders for process `\TRELLIS_DPR16X4.$proc$/home/johan/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:213$123'.
Creating decoders for process `$paramod$4010069ac6e9a3a66f147c50990e990d300ac9d1\lm32_ram.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_ram.v:124$1849'.
     1/1: $0\ra[9:0]
Creating decoders for process `$paramod$4010069ac6e9a3a66f147c50990e990d300ac9d1\lm32_ram.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_ram.v:119$1839'.
     1/3: $1$memwr$\mem$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_ram.v:121$1837_EN[31:0]$1848
     2/3: $1$memwr$\mem$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_ram.v:121$1837_DATA[31:0]$1847
     3/3: $1$memwr$\mem$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_ram.v:121$1837_ADDR[9:0]$1846
Creating decoders for process `$paramod$f3303d10e1799d3cbc8660e13c29e3dbe3a7e282\lm32_ram.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_ram.v:124$1836'.
     1/1: $0\ra[7:0]
Creating decoders for process `$paramod$f3303d10e1799d3cbc8660e13c29e3dbe3a7e282\lm32_ram.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_ram.v:119$1826'.
     1/3: $1$memwr$\mem$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_ram.v:121$1824_EN[20:0]$1835
     2/3: $1$memwr$\mem$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_ram.v:121$1824_DATA[20:0]$1834
     3/3: $1$memwr$\mem$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_ram.v:121$1824_ADDR[7:0]$1833
Creating decoders for process `$paramod$164a435f978821633aaf1d7254b962f5f6185a15\lm32_icache.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_icache.v:486$1818'.
     1/1: $0\refill_offset[1:0]
Creating decoders for process `$paramod$164a435f978821633aaf1d7254b962f5f6185a15\lm32_icache.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_icache.v:400$1802'.
     1/4: $0\flush_set[7:0]
     2/4: $0\refill_address[29:0]
     3/4: $0\restart_request[0:0]
     4/4: $0\state[3:0]
Creating decoders for process `$paramod$164a435f978821633aaf1d7254b962f5f6185a15\lm32_icache.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_icache.v:391$1800'.
     1/1: $0\refilling[0:0]
Creating decoders for process `$paramod$164a435f978821633aaf1d7254b962f5f6185a15\lm32_dcache.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_dcache.v:509$1776'.
     1/1: $0\refill_offset[1:0]
Creating decoders for process `$paramod$164a435f978821633aaf1d7254b962f5f6185a15\lm32_dcache.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_dcache.v:328$1759'.
     1/4: $1\dmem_write_data[31:0] [31:24]
     2/4: $1\dmem_write_data[31:0] [23:16]
     3/4: $1\dmem_write_data[31:0] [15:8]
     4/4: $1\dmem_write_data[31:0] [7:0]
Creating decoders for process `$paramod$164a435f978821633aaf1d7254b962f5f6185a15\lm32_dcache.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_dcache.v:450$1749'.
     1/5: $0\flush_set[7:0]
     2/5: $0\refill_address[31:0]
     3/5: $0\refill_request[0:0]
     4/5: $0\restart_request[0:0]
     5/5: $0\state[2:0]
Creating decoders for process `$paramod$164a435f978821633aaf1d7254b962f5f6185a15\lm32_dcache.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_dcache.v:441$1747'.
     1/1: $0\refilling[0:0]
Creating decoders for process `$paramod$31b35bded91617e6467faa54c2d50f3b7fa24923\lm32_instruction_unit.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_instruction_unit.v:934$1706'.
     1/2: $0\instruction_d[31:0]
     2/2: $0\bus_error_d[0:0]
Creating decoders for process `$paramod$31b35bded91617e6467faa54c2d50f3b7fa24923\lm32_instruction_unit.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_instruction_unit.v:743$1693'.
     1/10: $0\i_adr_o[31:0] [31:4]
     2/10: $0\i_adr_o[31:0] [1:0]
     3/10: $0\i_adr_o[31:0] [3:2]
     4/10: $0\bus_error_f[0:0]
     5/10: $0\icache_refill_data[31:0]
     6/10: $0\i_lock_o[0:0]
     7/10: $0\i_cti_o[2:0]
     8/10: $0\i_stb_o[0:0]
     9/10: $0\i_cyc_o[0:0]
    10/10: $0\icache_refill_ready[0:0]
Creating decoders for process `$paramod$31b35bded91617e6467faa54c2d50f3b7fa24923\lm32_instruction_unit.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_instruction_unit.v:686$1685'.
     1/1: $0\restart_address[29:0]
Creating decoders for process `$paramod$31b35bded91617e6467faa54c2d50f3b7fa24923\lm32_instruction_unit.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_instruction_unit.v:649$1679'.
     1/5: $0\pc_w[29:0]
     2/5: $0\pc_m[29:0]
     3/5: $0\pc_x[29:0]
     4/5: $0\pc_d[29:0]
     5/5: $0\pc_f[29:0]
Creating decoders for process `$paramod$31b35bded91617e6467faa54c2d50f3b7fa24923\lm32_instruction_unit.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_instruction_unit.v:539$1668'.
     1/5: $5\pc_a[29:0]
     2/5: $4\pc_a[29:0]
     3/5: $3\pc_a[29:0]
     4/5: $2\pc_a[29:0]
     5/5: $1\pc_a[29:0]
Creating decoders for process `\lm32_decoder.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_decoder.v:429$1613'.
     1/17: $4\x_result_sel_logic[0:0]
     2/17: $4\x_result_sel_add[0:0]
     3/17: $3\x_result_sel_sext[0:0]
     4/17: $3\x_result_sel_add[0:0]
     5/17: $3\x_result_sel_logic[0:0]
     6/17: $2\x_result_sel_mc_arith[0:0]
     7/17: $2\x_result_sel_add[0:0]
     8/17: $2\x_result_sel_logic[0:0]
     9/17: $2\x_result_sel_sext[0:0]
    10/17: $1\x_result_sel_csr[0:0]
    11/17: $1\x_result_sel_add[0:0]
    12/17: $1\x_result_sel_logic[0:0]
    13/17: $1\x_result_sel_sext[0:0]
    14/17: $1\x_result_sel_mc_arith[0:0]
    15/17: $2\d_result_sel_1[1:0]
    16/17: $1\d_result_sel_1[1:0]
    17/17: $1\d_result_sel_0[0:0]
Creating decoders for process `$paramod$164a435f978821633aaf1d7254b962f5f6185a15\lm32_load_store_unit.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_load_store_unit.v:859$1533'.
     1/3: $0\sign_extend_w[0:0]
     2/3: $0\data_w[31:0]
     3/3: $0\size_w[1:0]
Creating decoders for process `$paramod$164a435f978821633aaf1d7254b962f5f6185a15\lm32_load_store_unit.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_load_store_unit.v:817$1530'.
     1/6: $0\wb_select_m[0:0]
     2/6: $0\dcache_select_m[0:0]
     3/6: $0\byte_enable_m[3:0]
     4/6: $0\store_data_m[31:0]
     5/6: $0\sign_extend_m[0:0]
     6/6: $0\size_m[1:0]
Creating decoders for process `$paramod$164a435f978821633aaf1d7254b962f5f6185a15\lm32_load_store_unit.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_load_store_unit.v:683$1501'.
     1/14: $0\d_adr_o[31:0] [31:4]
     2/14: $0\d_adr_o[31:0] [1:0]
     3/14: $0\d_adr_o[31:0] [3:2]
     4/14: $0\wb_load_complete[0:0]
     5/14: $0\wb_data_m[31:0]
     6/14: $0\d_lock_o[0:0]
     7/14: $0\d_cti_o[2:0]
     8/14: $0\d_we_o[0:0]
     9/14: $0\d_stb_o[0:0]
    10/14: $0\d_sel_o[3:0]
    11/14: $0\d_cyc_o[0:0]
    12/14: $0\dcache_refill_ready[0:0]
    13/14: $0\d_dat_o[31:0]
    14/14: $0\stall_wb_load[0:0]
Creating decoders for process `$paramod$164a435f978821633aaf1d7254b962f5f6185a15\lm32_load_store_unit.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_load_store_unit.v:632$1494'.
     1/1: $1\load_data_w[31:0]
Creating decoders for process `$paramod$164a435f978821633aaf1d7254b962f5f6185a15\lm32_load_store_unit.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_load_store_unit.v:518$1491'.
     1/1: $1\byte_enable_x[3:0]
Creating decoders for process `$paramod$164a435f978821633aaf1d7254b962f5f6185a15\lm32_load_store_unit.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_load_store_unit.v:507$1490'.
     1/1: $1\store_data_x[31:0]
Creating decoders for process `\lm32_adder.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_adder.v:123$1472'.
     1/1: $1\adder_overflow_x[0:0]
Creating decoders for process `\lm32_logic_op.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_logic_op.v:90$1439'.
Creating decoders for process `\lm32_shifter.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_shifter.v:138$1435'.
     1/2: $0\right_shift_result[31:0]
     2/2: $0\direction_m[0:0]
Creating decoders for process `\lm32_shifter.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_shifter.v:124$1432'.
Creating decoders for process `\lm32_shifter.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_shifter.v:108$1425'.
Creating decoders for process `\lm32_multiplier.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_multiplier.v:98$1420'.
     1/4: $0\result[31:0]
     2/4: $0\product[31:0]
     3/4: $0\muliplicand[31:0]
     4/4: $0\multiplier[31:0]
Creating decoders for process `\lm32_mc_arithmetic.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_mc_arithmetic.v:169$1403'.
     1/7: $0\divide_by_zero_x[0:0]
     2/7: $0\cycles[5:0]
     3/7: $0\state[2:0]
     4/7: $0\b[31:0]
     5/7: $0\a[31:0]
     6/7: $0\p[31:0]
     7/7: $0\result_x[31:0]
Creating decoders for process `\lm32_interrupt.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_interrupt.v:232$1393'.
     1/3: $0\im[31:0]
     2/3: $0\eie[0:0]
     3/3: $0\ie[0:0]
Creating decoders for process `\lm32_interrupt.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_interrupt.v:181$1392'.
     1/1: $1\csr_read_data[31:0]
Creating decoders for process `$paramod$0a4a5971539a8ad3683ba966c63b43a1ebbd23c4\dpram.$proc$/home/johan/Descargas/I2S/rd1101/source/verilog/dpram_rtl.v:43$1385'.
     1/1: $0\dout[15:0]
Creating decoders for process `$paramod$09696cbc2f92cfa3ffe58dbfa9acc06a8de5ed95\i2s_codec.$proc$/home/johan/Descargas/I2S/rd1101/source/verilog/i2s_codec.v:51$1383'.
Creating decoders for process `$paramod$09696cbc2f92cfa3ffe58dbfa9acc06a8de5ed95\i2s_codec.$proc$/home/johan/Descargas/I2S/rd1101/source/verilog/i2s_codec.v:150$1285'.
     1/34: $5$lookahead\data_in$1284[15:0]$1342
     2/34: $5$bitselwrite$data$/home/johan/Descargas/I2S/rd1101/source/verilog/i2s_codec.v:206$1262[15:0]$1339
     3/34: $5$bitselwrite$mask$/home/johan/Descargas/I2S/rd1101/source/verilog/i2s_codec.v:206$1261[15:0]$1338
     4/34: $5$bitselwrite$data$/home/johan/Descargas/I2S/rd1101/source/verilog/i2s_codec.v:209$1264[15:0]$1341
     5/34: $5$bitselwrite$mask$/home/johan/Descargas/I2S/rd1101/source/verilog/i2s_codec.v:209$1263[15:0]$1340
     6/34: $4$lookahead\data_in$1284[15:0]$1334
     7/34: $4$bitselwrite$data$/home/johan/Descargas/I2S/rd1101/source/verilog/i2s_codec.v:209$1264[15:0]$1333
     8/34: $4$bitselwrite$mask$/home/johan/Descargas/I2S/rd1101/source/verilog/i2s_codec.v:209$1263[15:0]$1332
     9/34: $4$bitselwrite$data$/home/johan/Descargas/I2S/rd1101/source/verilog/i2s_codec.v:206$1262[15:0]$1331
    10/34: $4$bitselwrite$mask$/home/johan/Descargas/I2S/rd1101/source/verilog/i2s_codec.v:206$1261[15:0]$1330
    11/34: $3$lookahead\data_in$1284[15:0]$1326
    12/34: $3$bitselwrite$data$/home/johan/Descargas/I2S/rd1101/source/verilog/i2s_codec.v:209$1264[15:0]$1325
    13/34: $3$bitselwrite$mask$/home/johan/Descargas/I2S/rd1101/source/verilog/i2s_codec.v:209$1263[15:0]$1324
    14/34: $3$bitselwrite$data$/home/johan/Descargas/I2S/rd1101/source/verilog/i2s_codec.v:206$1262[15:0]$1323
    15/34: $3$bitselwrite$mask$/home/johan/Descargas/I2S/rd1101/source/verilog/i2s_codec.v:206$1261[15:0]$1322
    16/34: $2$lookahead\data_in$1284[15:0]$1301
    17/34: $2$bitselwrite$data$/home/johan/Descargas/I2S/rd1101/source/verilog/i2s_codec.v:209$1264[15:0]$1300
    18/34: $2$bitselwrite$mask$/home/johan/Descargas/I2S/rd1101/source/verilog/i2s_codec.v:209$1263[15:0]$1299
    19/34: $2$bitselwrite$data$/home/johan/Descargas/I2S/rd1101/source/verilog/i2s_codec.v:206$1262[15:0]$1298
    20/34: $2$bitselwrite$mask$/home/johan/Descargas/I2S/rd1101/source/verilog/i2s_codec.v:206$1261[15:0]$1297
    21/34: $1$lookahead\data_in$1284[15:0]$1296
    22/34: $1$bitselwrite$data$/home/johan/Descargas/I2S/rd1101/source/verilog/i2s_codec.v:209$1264[15:0]$1295
    23/34: $1$bitselwrite$mask$/home/johan/Descargas/I2S/rd1101/source/verilog/i2s_codec.v:209$1263[15:0]$1294
    24/34: $1$bitselwrite$data$/home/johan/Descargas/I2S/rd1101/source/verilog/i2s_codec.v:206$1262[15:0]$1293
    25/34: $1$bitselwrite$mask$/home/johan/Descargas/I2S/rd1101/source/verilog/i2s_codec.v:206$1261[15:0]$1292
    26/34: $0\new_word[0:0]
    27/34: $0\bits_to_trx[5:0]
    28/34: $0\bit_cnt[5:0]
    29/34: $0\sd_ctrl[4:0]
    30/34: $0\adr_cnt[13:0]
    31/34: $0\imem_rdwr[0:0]
    32/34: $0\i2s_sd[0:0]
    33/34: $0\evt_lsbf[0:0]
    34/34: $0\evt_hsbf[0:0]
Creating decoders for process `$paramod$09696cbc2f92cfa3ffe58dbfa9acc06a8de5ed95\i2s_codec.$proc$/home/johan/Descargas/I2S/rd1101/source/verilog/i2s_codec.v:117$1275'.
     1/4: $0\ws_cnt[4:0]
     2/4: $0\i2s_ws_o[0:0]
     3/4: $0\ws_neg_edge[0:0]
     4/4: $0\ws_pos_edge[0:0]
Creating decoders for process `$paramod$09696cbc2f92cfa3ffe58dbfa9acc06a8de5ed95\i2s_codec.$proc$/home/johan/Descargas/I2S/rd1101/source/verilog/i2s_codec.v:94$1269'.
     1/4: $0\toggle[0:0]
     2/4: $0\clk_cnt[23:0]
     3/4: $0\i2s_clk_en[0:0]
     4/4: $0\neg_edge[0:0]
Creating decoders for process `$paramod$09696cbc2f92cfa3ffe58dbfa9acc06a8de5ed95\i2s_codec.$proc$/home/johan/Descargas/I2S/rd1101/source/verilog/i2s_codec.v:80$1266'.
     1/1: $0\enable16_counter[15:0]
Creating decoders for process `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:3033$1253'.
     1/3: $1$memwr$\registers$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:3037$883_EN[31:0]$1260
     2/3: $1$memwr$\registers$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:3037$883_DATA[31:0]$1259
     3/3: $1$memwr$\registers$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:3037$883_ADDR[4:0]$1258
Creating decoders for process `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:2678$1223'.
     1/60: $0\exception_w[0:0]
     2/60: $0\write_enable_w[0:0]
     3/60: $0\write_idx_w[4:0]
     4/60: $0\w_result_sel_mul_w[0:0]
     5/60: $0\w_result_sel_load_w[0:0]
     6/60: $0\operand_w[31:0]
     7/60: $0\exception_m[0:0]
     8/60: $0\condition_met_m[0:0]
     9/60: $0\dflush_m[0:0]
    10/60: $0\direction_x[0:0]
    11/60: $0\logic_op_x[3:0]
    12/60: $0\adder_op_x_n[0:0]
    13/60: $0\adder_op_x[0:0]
    14/60: $0\operand_m[31:0]
    15/60: $0\store_operand_x[31:0]
    16/60: $0\operand_1_x[31:0]
    17/60: $0\operand_0_x[31:0]
    18/60: $0\memop_pc_w[29:0]
    19/60: $0\data_bus_error_exception_m[0:0]
    20/60: $0\bus_error_x[0:0]
    21/60: $0\csr_write_enable_x[0:0]
    22/60: $0\eret_m[0:0]
    23/60: $0\eret_x[0:0]
    24/60: $0\scall_x[0:0]
    25/60: $0\condition_x[2:0]
    26/60: $0\csr_x[2:0]
    27/60: $0\write_idx_m[4:0]
    28/60: $0\write_idx_x[4:0]
    29/60: $0\write_enable_m[0:0]
    30/60: $0\write_enable_x[0:0]
    31/60: $0\sign_extend_x[0:0]
    32/60: $0\m_bypass_enable_m[0:0]
    33/60: $0\m_bypass_enable_x[0:0]
    34/60: $0\x_bypass_enable_x[0:0]
    35/60: $0\w_result_sel_mul_m[0:0]
    36/60: $0\w_result_sel_mul_x[0:0]
    37/60: $0\w_result_sel_load_m[0:0]
    38/60: $0\w_result_sel_load_x[0:0]
    39/60: $0\m_result_sel_shift_m[0:0]
    40/60: $0\m_result_sel_shift_x[0:0]
    41/60: $0\m_result_sel_compare_m[0:0]
    42/60: $0\m_result_sel_compare_x[0:0]
    43/60: $0\x_result_sel_add_x[0:0]
    44/60: $0\x_result_sel_logic_x[0:0]
    45/60: $0\x_result_sel_sext_x[0:0]
    46/60: $0\x_result_sel_mc_arith_x[0:0]
    47/60: $0\x_result_sel_csr_x[0:0]
    48/60: $0\branch_target_m[29:0]
    49/60: $0\branch_target_x[29:0]
    50/60: $0\branch_predict_taken_m[0:0]
    51/60: $0\branch_predict_m[0:0]
    52/60: $0\branch_m[0:0]
    53/60: $0\branch_predict_taken_x[0:0]
    54/60: $0\branch_predict_x[0:0]
    55/60: $0\branch_x[0:0]
    56/60: $0\size_x[1:0]
    57/60: $0\store_m[0:0]
    58/60: $0\store_x[0:0]
    59/60: $0\load_m[0:0]
    60/60: $0\load_x[0:0]
Creating decoders for process `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:2628$1199'.
     1/5: $0\valid_w[0:0]
     2/5: $0\valid_m[0:0]
     3/5: $0\valid_x[0:0]
     4/5: $0\valid_d[0:0]
     5/5: $0\valid_f[0:0]
Creating decoders for process `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:2590$1189'.
     1/2: $2\valid_a[0:0]
     2/2: $1\valid_a[0:0]
Creating decoders for process `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:2555$1181'.
     1/1: $0\data_bus_error_seen[0:0]
Creating decoders for process `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:2544$1178'.
     1/1: $0\cc[31:0]
Creating decoders for process `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:2509$1171'.
     1/1: $0\eba[22:0]
Creating decoders for process `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:2290$1170'.
     1/1: $1\csr_read_data_x[31:0]
Creating decoders for process `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:1892$1040'.
     1/4: $4\eid_x[3:0]
     2/4: $3\eid_x[3:0]
     3/4: $2\eid_x[3:0]
     4/4: $1\eid_x[3:0]
Creating decoders for process `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:1661$958'.
Creating decoders for process `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:1651$955'.
Creating decoders for process `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:1631$950'.
Creating decoders for process `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:1615$942'.
     1/1: $1\condition_met_x[0:0]
Creating decoders for process `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:1581$937'.
     1/1: $1\d_result_1[31:0]
Creating decoders for process `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:1551$928'.
     1/3: $3\bypass_data_1[31:0]
     2/3: $2\bypass_data_1[31:0]
     3/3: $1\bypass_data_1[31:0]
Creating decoders for process `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:1538$924'.
     1/3: $3\bypass_data_0[31:0]
     2/3: $2\bypass_data_0[31:0]
     3/3: $1\bypass_data_0[31:0]
Creating decoders for process `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:1519$904'.
     1/1: $1\interlock[0:0]
Creating decoders for process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:577$878'.
Creating decoders for process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:576$877'.
Creating decoders for process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:575$876'.
Creating decoders for process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:574$875'.
Creating decoders for process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:573$874'.
Creating decoders for process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:572$873'.
Creating decoders for process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:571$872'.
Creating decoders for process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:570$871'.
Creating decoders for process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:569$870'.
Creating decoders for process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:568$869'.
Creating decoders for process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:567$868'.
Creating decoders for process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:566$867'.
Creating decoders for process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:565$866'.
Creating decoders for process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:564$865'.
Creating decoders for process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:563$864'.
Creating decoders for process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:562$863'.
Creating decoders for process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:561$862'.
Creating decoders for process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:560$861'.
Creating decoders for process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:559$860'.
Creating decoders for process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:558$859'.
Creating decoders for process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:557$858'.
Creating decoders for process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:556$857'.
Creating decoders for process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:555$856'.
Creating decoders for process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:554$855'.
Creating decoders for process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:553$854'.
Creating decoders for process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:552$853'.
Creating decoders for process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:545$852'.
Creating decoders for process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:543$851'.
Creating decoders for process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:541$850'.
Creating decoders for process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:539$849'.
Creating decoders for process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:537$848'.
Creating decoders for process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:535$847'.
Creating decoders for process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:533$846'.
Creating decoders for process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:531$845'.
Creating decoders for process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:529$844'.
Creating decoders for process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:527$843'.
Creating decoders for process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:525$842'.
Creating decoders for process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:523$841'.
Creating decoders for process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:521$840'.
Creating decoders for process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:519$839'.
Creating decoders for process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:518$838'.
Creating decoders for process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:512$837'.
Creating decoders for process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:510$836'.
Creating decoders for process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:508$835'.
Creating decoders for process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:506$834'.
Creating decoders for process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:504$833'.
Creating decoders for process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:502$832'.
Creating decoders for process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:500$831'.
Creating decoders for process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:498$830'.
Creating decoders for process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:496$829'.
Creating decoders for process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:494$828'.
Creating decoders for process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:492$827'.
Creating decoders for process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:490$826'.
Creating decoders for process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:488$825'.
Creating decoders for process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:486$824'.
Creating decoders for process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:484$823'.
Creating decoders for process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:482$822'.
Creating decoders for process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:481$821'.
Creating decoders for process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:475$820'.
Creating decoders for process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:473$819'.
Creating decoders for process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:472$818'.
Creating decoders for process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:468$817'.
Creating decoders for process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:464$816'.
Creating decoders for process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:458$815'.
Creating decoders for process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:456$814'.
Creating decoders for process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:454$813'.
Creating decoders for process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:452$812'.
Creating decoders for process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:450$811'.
Creating decoders for process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:448$810'.
Creating decoders for process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:446$809'.
Creating decoders for process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:444$808'.
Creating decoders for process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:442$807'.
Creating decoders for process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:440$806'.
Creating decoders for process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:438$805'.
Creating decoders for process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:436$804'.
Creating decoders for process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:434$803'.
Creating decoders for process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:432$802'.
Creating decoders for process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:430$801'.
Creating decoders for process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:428$800'.
Creating decoders for process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:426$799'.
Creating decoders for process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:424$798'.
Creating decoders for process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:422$797'.
Creating decoders for process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:420$796'.
Creating decoders for process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:418$795'.
Creating decoders for process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:416$794'.
Creating decoders for process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:414$793'.
Creating decoders for process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:412$792'.
Creating decoders for process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:410$791'.
Creating decoders for process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:408$790'.
Creating decoders for process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:406$789'.
Creating decoders for process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:404$788'.
Creating decoders for process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:403$787'.
Creating decoders for process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:397$786'.
Creating decoders for process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:395$785'.
Creating decoders for process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:393$784'.
Creating decoders for process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:391$783'.
Creating decoders for process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:389$782'.
Creating decoders for process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:387$781'.
Creating decoders for process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:386$780'.
Creating decoders for process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:382$779'.
Creating decoders for process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:379$778'.
Creating decoders for process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:378$777'.
Creating decoders for process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:377$776'.
Creating decoders for process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:376$775'.
Creating decoders for process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:370$774'.
Creating decoders for process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:366$773'.
Creating decoders for process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:363$772'.
Creating decoders for process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:359$771'.
Creating decoders for process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:355$770'.
Creating decoders for process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:351$769'.
Creating decoders for process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:350$768'.
Creating decoders for process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:349$767'.
Creating decoders for process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:348$766'.
Creating decoders for process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:347$765'.
Creating decoders for process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:345$764'.
Creating decoders for process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:344$763'.
Creating decoders for process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:340$762'.
Creating decoders for process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:336$761'.
Creating decoders for process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:335$760'.
Creating decoders for process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:334$759'.
Creating decoders for process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:333$758'.
Creating decoders for process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:330$757'.
Creating decoders for process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:329$756'.
Creating decoders for process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:328$755'.
Creating decoders for process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:327$754'.
Creating decoders for process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:326$753'.
Creating decoders for process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:325$752'.
Creating decoders for process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:324$751'.
Creating decoders for process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:323$750'.
Creating decoders for process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:322$749'.
Creating decoders for process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:321$748'.
Creating decoders for process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:320$747'.
Creating decoders for process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:319$746'.
Creating decoders for process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:318$745'.
Creating decoders for process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:317$744'.
Creating decoders for process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:316$743'.
Creating decoders for process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:313$742'.
Creating decoders for process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:310$741'.
Creating decoders for process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:307$740'.
Creating decoders for process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:304$739'.
Creating decoders for process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:303$738'.
Creating decoders for process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:302$737'.
Creating decoders for process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:298$736'.
Creating decoders for process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:297$735'.
Creating decoders for process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:296$734'.
Creating decoders for process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:294$733'.
Creating decoders for process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:293$732'.
Creating decoders for process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:289$731'.
Creating decoders for process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:285$730'.
Creating decoders for process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:284$729'.
Creating decoders for process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:282$728'.
Creating decoders for process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:279$727'.
Creating decoders for process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:277$726'.
Creating decoders for process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:276$725'.
Creating decoders for process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:275$724'.
Creating decoders for process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:274$723'.
Creating decoders for process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:273$722'.
Creating decoders for process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:272$721'.
Creating decoders for process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:271$720'.
Creating decoders for process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:270$719'.
Creating decoders for process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:269$718'.
Creating decoders for process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:254$717'.
Creating decoders for process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:253$716'.
Creating decoders for process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:252$715'.
Creating decoders for process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:251$714'.
Creating decoders for process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:250$713'.
Creating decoders for process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:243$712'.
Creating decoders for process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:217$711'.
Creating decoders for process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:216$710'.
Creating decoders for process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:215$709'.
Creating decoders for process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:214$708'.
Creating decoders for process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:213$707'.
Creating decoders for process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:206$706'.
Creating decoders for process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:198$705'.
Creating decoders for process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:197$704'.
Creating decoders for process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:184$703'.
Creating decoders for process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:181$702'.
Creating decoders for process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:178$701'.
Creating decoders for process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:177$700'.
Creating decoders for process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:174$699'.
Creating decoders for process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:173$698'.
Creating decoders for process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:171$697'.
Creating decoders for process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:168$696'.
Creating decoders for process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:166$695'.
Creating decoders for process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:163$694'.
Creating decoders for process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:162$693'.
Creating decoders for process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:160$692'.
Creating decoders for process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:158$691'.
Creating decoders for process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:157$690'.
Creating decoders for process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:155$689'.
Creating decoders for process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:152$688'.
Creating decoders for process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:149$687'.
Creating decoders for process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:145$686'.
Creating decoders for process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:143$685'.
Creating decoders for process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:142$684'.
Creating decoders for process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:140$683'.
Creating decoders for process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:139$682'.
Creating decoders for process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:138$681'.
Creating decoders for process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:137$680'.
Creating decoders for process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:136$679'.
Creating decoders for process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:135$678'.
Creating decoders for process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:134$677'.
Creating decoders for process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:133$676'.
Creating decoders for process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:131$675'.
Creating decoders for process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:130$674'.
Creating decoders for process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:129$673'.
Creating decoders for process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:128$672'.
Creating decoders for process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:127$671'.
Creating decoders for process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:126$670'.
Creating decoders for process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:122$669'.
Creating decoders for process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:119$668'.
Creating decoders for process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:116$667'.
Creating decoders for process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:115$666'.
Creating decoders for process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:111$665'.
Creating decoders for process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:103$664'.
Creating decoders for process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:100$663'.
Creating decoders for process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:99$662'.
Creating decoders for process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:95$661'.
Creating decoders for process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:86$660'.
Creating decoders for process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:85$659'.
Creating decoders for process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:81$658'.
Creating decoders for process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:72$657'.
Creating decoders for process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:48$656'.
Creating decoders for process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:46$655'.
Creating decoders for process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:43$654'.
Creating decoders for process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:42$653'.
Creating decoders for process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:41$652'.
Creating decoders for process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:40$651'.
Creating decoders for process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:38$650'.
Creating decoders for process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:2012$645'.
     1/1: $0\storage_2_dat1[9:0]
Creating decoders for process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:2007$637'.
     1/3: $1$memwr$\storage_2$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:2009$237_EN[9:0]$643
     2/3: $1$memwr$\storage_2$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:2009$237_DATA[9:0]$642
     3/3: $1$memwr$\storage_2$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:2009$237_ADDR[3:0]$641
Creating decoders for process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1991$635'.
     1/1: $0\storage_1_dat1[9:0]
Creating decoders for process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1986$627'.
     1/3: $1$memwr$\storage_1$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1988$236_EN[9:0]$633
     2/3: $1$memwr$\storage_1$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1988$236_DATA[9:0]$632
     3/3: $1$memwr$\storage_1$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1988$236_ADDR[3:0]$631
Creating decoders for process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1972$625'.
Creating decoders for process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1949$599'.
     1/12: $1$memwr$\main_ram$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1957$235_EN[31:0]$623
     2/12: $1$memwr$\main_ram$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1957$235_DATA[31:0]$622
     3/12: $1$memwr$\main_ram$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1957$235_ADDR[11:0]$621
     4/12: $1$memwr$\main_ram$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1955$234_EN[31:0]$620
     5/12: $1$memwr$\main_ram$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1955$234_DATA[31:0]$619
     6/12: $1$memwr$\main_ram$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1955$234_ADDR[11:0]$618
     7/12: $1$memwr$\main_ram$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1953$233_EN[31:0]$617
     8/12: $1$memwr$\main_ram$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1953$233_DATA[31:0]$616
     9/12: $1$memwr$\main_ram$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1953$233_ADDR[11:0]$615
    10/12: $1$memwr$\main_ram$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1951$232_EN[31:0]$614
    11/12: $1$memwr$\main_ram$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1951$232_DATA[31:0]$613
    12/12: $1$memwr$\main_ram$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1951$232_ADDR[11:0]$612
Creating decoders for process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1926$573'.
     1/12: $1$memwr$\sram$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1934$231_EN[31:0]$597
     2/12: $1$memwr$\sram$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1934$231_DATA[31:0]$596
     3/12: $1$memwr$\sram$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1934$231_ADDR[10:0]$595
     4/12: $1$memwr$\sram$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1932$230_EN[31:0]$594
     5/12: $1$memwr$\sram$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1932$230_DATA[31:0]$593
     6/12: $1$memwr$\sram$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1932$230_ADDR[10:0]$592
     7/12: $1$memwr$\sram$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1930$229_EN[31:0]$591
     8/12: $1$memwr$\sram$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1930$229_DATA[31:0]$590
     9/12: $1$memwr$\sram$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1930$229_ADDR[10:0]$589
    10/12: $1$memwr$\sram$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1928$228_EN[31:0]$588
    11/12: $1$memwr$\sram$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1928$228_DATA[31:0]$587
    12/12: $1$memwr$\sram$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1928$228_ADDR[10:0]$586
Creating decoders for process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1911$571'.
Creating decoders for process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1431$518'.
     1/97: $0\rx_tick[0:0]
     2/97: $0\rx_phase[31:0]
     3/97: $0\tx_phase[31:0]
     4/97: $0\uart_rxfull_re[0:0]
     5/97: $0\uart_txempty_re[0:0]
     6/97: $0\uart_enable_re[0:0]
     7/97: $0\uart_pending_re[0:0]
     8/97: $0\uart_status_re[0:0]
     9/97: $0\uart_rxempty_re[0:0]
    10/97: $0\uart_txfull_re[0:0]
    11/97: $0\csr_bankarray_interface4_bank_bus_dat_r[31:0]
    12/97: $0\timer_enable_re[0:0]
    13/97: $0\timer_pending_re[0:0]
    14/97: $0\timer_status_re[0:0]
    15/97: $0\timer_value_re[0:0]
    16/97: $0\timer_update_value_re[0:0]
    17/97: $0\timer_en_re[0:0]
    18/97: $0\timer_reload_re[0:0]
    19/97: $0\timer_load_re[0:0]
    20/97: $0\csr_bankarray_interface3_bank_bus_dat_r[31:0]
    21/97: $0\re[0:0]
    22/97: $0\csr_bankarray_interface2_bank_bus_dat_r[31:0]
    23/97: $0\csr_bankarray_sel_r[0:0]
    24/97: $0\enable_re[0:0]
    25/97: $0\pending_re[0:0]
    26/97: $0\status_re[0:0]
    27/97: $0\conf_en_re[0:0]
    28/97: $0\conf_swap_re[0:0]
    29/97: $0\conf_ratio_re[0:0]
    30/97: $0\conf_res_re[0:0]
    31/97: $0\data_in_re[0:0]
    32/97: $0\wr_addr_re[0:0]
    33/97: $0\wr_en_re[0:0]
    34/97: $0\address_r_re[0:0]
    35/97: $0\sample_dat_o_re[0:0]
    36/97: $0\evt_lsbf_re[0:0]
    37/97: $0\evt_hsbf_re[0:0]
    38/97: $0\csr_bankarray_interface1_bank_bus_dat_r[31:0]
    39/97: $0\csr_bankarray_interface0_bank_bus_dat_r[31:0]
    40/97: $0\basesoc_state[0:0]
    41/97: $0\ok_trigger_d[0:0]
    42/97: $0\timer_zero_trigger_d[0:0]
    43/97: $0\uart_rx_trigger_d[0:0]
    44/97: $0\uart_tx_trigger_d[0:0]
    45/97: $0\basesoc_rs232phyrx_state[0:0]
    46/97: $0\tx_tick[0:0]
    47/97: $0\rx_rx_d[0:0]
    48/97: $0\basesoc_rs232phytx_state[0:0]
    49/97: $0\timer_value[31:0]
    50/97: $0\interface1_ram_bus_ack[0:0]
    51/97: $0\interface0_ram_bus_ack[0:0]
    52/97: $0\ram_bus_ack[0:0]
    53/97: $0\bus_errors_re[0:0]
    54/97: $0\scratch_re[0:0]
    55/97: $0\reset_re[0:0]
    56/97: $0\slave_sel_r[3:0]
    57/97: $0\count[19:0]
    58/97: $0\grant[0:0]
    59/97: $0\enable_storage[0:0]
    60/97: $0\pending_r[0:0]
    61/97: $0\ok_pending[0:0]
    62/97: $0\conf_en_storage[0:0]
    63/97: $0\conf_swap_storage[0:0]
    64/97: $0\conf_ratio_storage[23:0]
    65/97: $0\conf_res_storage[5:0]
    66/97: $0\data_in_storage[15:0]
    67/97: $0\wr_addr_storage[13:0]
    68/97: $0\wr_en_storage[0:0]
    69/97: $0\storage[0:0]
    70/97: $0\timer_enable_storage[0:0]
    71/97: $0\timer_pending_r[0:0]
    72/97: $0\timer_zero_pending[0:0]
    73/97: $0\timer_value_status[31:0]
    74/97: $0\timer_update_value_storage[0:0]
    75/97: $0\timer_en_storage[0:0]
    76/97: $0\timer_reload_storage[31:0]
    77/97: $0\timer_load_storage[31:0]
    78/97: $0\uart_rx_fifo_consume[3:0]
    79/97: $0\uart_rx_fifo_produce[3:0]
    80/97: $0\uart_rx_fifo_level0[4:0]
    81/97: $0\uart_rx_fifo_readable[0:0]
    82/97: $0\uart_tx_fifo_consume[3:0]
    83/97: $0\uart_tx_fifo_produce[3:0]
    84/97: $0\uart_tx_fifo_level0[4:0]
    85/97: $0\uart_tx_fifo_readable[0:0]
    86/97: $0\uart_enable_storage[1:0]
    87/97: $0\uart_pending_r[1:0]
    88/97: $0\uart_rx_pending[0:0]
    89/97: $0\uart_tx_pending[0:0]
    90/97: $0\rx_count[3:0]
    91/97: $0\rx_data[7:0]
    92/97: $0\tx_count[3:0]
    93/97: $0\tx_data[7:0]
    94/97: $0\bus_errors[31:0]
    95/97: $0\scratch_storage[31:0]
    96/97: $0\reset_storage[1:0]
    97/97: $0\serial_tx[0:0]
Creating decoders for process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1427$516'.
Creating decoders for process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1409$515'.
     1/1: $0\array_muxed7[1:0]
Creating decoders for process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1398$514'.
     1/1: $0\array_muxed6[2:0]
Creating decoders for process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1387$513'.
     1/1: $0\array_muxed5[0:0]
Creating decoders for process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1376$512'.
     1/1: $0\array_muxed4[0:0]
Creating decoders for process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1365$511'.
     1/1: $0\array_muxed3[0:0]
Creating decoders for process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1354$510'.
     1/1: $0\array_muxed2[3:0]
Creating decoders for process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1343$509'.
     1/1: $0\array_muxed1[31:0]
Creating decoders for process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1332$508'.
     1/1: $0\array_muxed0[29:0]
Creating decoders for process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1295$502'.
Creating decoders for process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1288$501'.
Creating decoders for process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1276$497'.
     1/2: $0\csr_bankarray_csrbank4_rxfull_re[0:0]
     2/2: $0\csr_bankarray_csrbank4_rxfull_we[0:0]
Creating decoders for process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1267$493'.
     1/2: $0\csr_bankarray_csrbank4_txempty_we[0:0]
     2/2: $0\csr_bankarray_csrbank4_txempty_re[0:0]
Creating decoders for process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1258$489'.
     1/2: $0\csr_bankarray_csrbank4_ev_enable0_re[0:0]
     2/2: $0\csr_bankarray_csrbank4_ev_enable0_we[0:0]
Creating decoders for process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1249$485'.
     1/2: $0\csr_bankarray_csrbank4_ev_pending_re[0:0]
     2/2: $0\csr_bankarray_csrbank4_ev_pending_we[0:0]
Creating decoders for process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1240$481'.
     1/2: $0\csr_bankarray_csrbank4_ev_status_we[0:0]
     2/2: $0\csr_bankarray_csrbank4_ev_status_re[0:0]
Creating decoders for process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1231$477'.
     1/2: $0\csr_bankarray_csrbank4_rxempty_we[0:0]
     2/2: $0\csr_bankarray_csrbank4_rxempty_re[0:0]
Creating decoders for process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1222$473'.
     1/2: $0\csr_bankarray_csrbank4_txfull_re[0:0]
     2/2: $0\csr_bankarray_csrbank4_txfull_we[0:0]
Creating decoders for process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1213$469'.
     1/2: $0\uart_rxtx_we[0:0]
     2/2: $0\uart_rxtx_re[0:0]
Creating decoders for process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1189$464'.
     1/2: $0\csr_bankarray_csrbank3_ev_enable0_re[0:0]
     2/2: $0\csr_bankarray_csrbank3_ev_enable0_we[0:0]
Creating decoders for process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1180$460'.
     1/2: $0\csr_bankarray_csrbank3_ev_pending_we[0:0]
     2/2: $0\csr_bankarray_csrbank3_ev_pending_re[0:0]
Creating decoders for process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1171$456'.
     1/2: $0\csr_bankarray_csrbank3_ev_status_re[0:0]
     2/2: $0\csr_bankarray_csrbank3_ev_status_we[0:0]
Creating decoders for process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1162$452'.
     1/2: $0\csr_bankarray_csrbank3_value_re[0:0]
     2/2: $0\csr_bankarray_csrbank3_value_we[0:0]
Creating decoders for process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1153$448'.
     1/2: $0\csr_bankarray_csrbank3_update_value0_we[0:0]
     2/2: $0\csr_bankarray_csrbank3_update_value0_re[0:0]
Creating decoders for process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1144$444'.
     1/2: $0\csr_bankarray_csrbank3_en0_re[0:0]
     2/2: $0\csr_bankarray_csrbank3_en0_we[0:0]
Creating decoders for process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1135$440'.
     1/2: $0\csr_bankarray_csrbank3_reload0_re[0:0]
     2/2: $0\csr_bankarray_csrbank3_reload0_we[0:0]
Creating decoders for process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1126$436'.
     1/2: $0\csr_bankarray_csrbank3_load0_we[0:0]
     2/2: $0\csr_bankarray_csrbank3_load0_re[0:0]
Creating decoders for process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1115$431'.
     1/2: $0\csr_bankarray_csrbank2_out0_we[0:0]
     2/2: $0\csr_bankarray_csrbank2_out0_re[0:0]
Creating decoders for process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1106$429'.
     1/1: $0\csr_bankarray_sram_bus_dat_r[31:0]
Creating decoders for process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1074$424'.
     1/2: $0\csr_bankarray_csrbank1_ev_enable0_re[0:0]
     2/2: $0\csr_bankarray_csrbank1_ev_enable0_we[0:0]
Creating decoders for process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1065$420'.
     1/2: $0\csr_bankarray_csrbank1_ev_pending_we[0:0]
     2/2: $0\csr_bankarray_csrbank1_ev_pending_re[0:0]
Creating decoders for process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1056$416'.
     1/2: $0\csr_bankarray_csrbank1_ev_status_we[0:0]
     2/2: $0\csr_bankarray_csrbank1_ev_status_re[0:0]
Creating decoders for process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1047$412'.
     1/2: $0\csr_bankarray_csrbank1_conf_en0_re[0:0]
     2/2: $0\csr_bankarray_csrbank1_conf_en0_we[0:0]
Creating decoders for process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1038$408'.
     1/2: $0\csr_bankarray_csrbank1_conf_swap0_we[0:0]
     2/2: $0\csr_bankarray_csrbank1_conf_swap0_re[0:0]
Creating decoders for process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1029$404'.
     1/2: $0\csr_bankarray_csrbank1_conf_ratio0_we[0:0]
     2/2: $0\csr_bankarray_csrbank1_conf_ratio0_re[0:0]
Creating decoders for process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1020$400'.
     1/2: $0\csr_bankarray_csrbank1_conf_res0_re[0:0]
     2/2: $0\csr_bankarray_csrbank1_conf_res0_we[0:0]
Creating decoders for process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1011$396'.
     1/2: $0\csr_bankarray_csrbank1_data_in0_we[0:0]
     2/2: $0\csr_bankarray_csrbank1_data_in0_re[0:0]
Creating decoders for process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1002$392'.
     1/2: $0\csr_bankarray_csrbank1_wr_addr0_re[0:0]
     2/2: $0\csr_bankarray_csrbank1_wr_addr0_we[0:0]
Creating decoders for process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:993$388'.
     1/2: $0\csr_bankarray_csrbank1_wr_en0_re[0:0]
     2/2: $0\csr_bankarray_csrbank1_wr_en0_we[0:0]
Creating decoders for process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:984$384'.
     1/2: $0\csr_bankarray_csrbank1_address_r_we[0:0]
     2/2: $0\csr_bankarray_csrbank1_address_r_re[0:0]
Creating decoders for process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:975$380'.
     1/2: $0\csr_bankarray_csrbank1_sample_dat_o_we[0:0]
     2/2: $0\csr_bankarray_csrbank1_sample_dat_o_re[0:0]
Creating decoders for process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:966$376'.
     1/2: $0\csr_bankarray_csrbank1_evt_lsbf_re[0:0]
     2/2: $0\csr_bankarray_csrbank1_evt_lsbf_we[0:0]
Creating decoders for process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:957$372'.
     1/2: $0\csr_bankarray_csrbank1_evt_hsbf_re[0:0]
     2/2: $0\csr_bankarray_csrbank1_evt_hsbf_we[0:0]
Creating decoders for process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:947$367'.
     1/2: $0\csr_bankarray_csrbank0_bus_errors_re[0:0]
     2/2: $0\csr_bankarray_csrbank0_bus_errors_we[0:0]
Creating decoders for process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:938$363'.
     1/2: $0\csr_bankarray_csrbank0_scratch0_we[0:0]
     2/2: $0\csr_bankarray_csrbank0_scratch0_re[0:0]
Creating decoders for process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:929$359'.
     1/2: $0\csr_bankarray_csrbank0_reset0_we[0:0]
     2/2: $0\csr_bankarray_csrbank0_reset0_re[0:0]
Creating decoders for process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:903$354'.
     1/6: $0\basesoc_next_state[0:0]
     2/6: $0\basesoc_adr[13:0]
     3/6: $0\basesoc_wishbone_dat_r[31:0]
     4/6: $0\basesoc_dat_w[31:0]
     5/6: $0\basesoc_wishbone_ack[0:0]
     6/6: $0\basesoc_we[0:0]
Creating decoders for process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:895$351'.
     1/1: $0\ok_clear[0:0]
Creating decoders for process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:881$348'.
     1/1: $0\timer_zero_clear[0:0]
Creating decoders for process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:862$340'.
     1/1: $0\uart_rx_fifo_wrport_adr[3:0]
Creating decoders for process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:832$329'.
     1/1: $0\uart_tx_fifo_wrport_adr[3:0]
Creating decoders for process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:809$320'.
     1/1: $0\uart_rx_clear[0:0]
Creating decoders for process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:801$318'.
     1/1: $0\uart_tx_clear[0:0]
Creating decoders for process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:735$305'.
     1/8: $0\basesoc_rs232phyrx_next_state[0:0]
     2/8: $0\rx_data_rs232phyrx_next_value1[7:0]
     3/8: $0\rx_enable[0:0]
     4/8: $0\rx_source_payload_data[7:0]
     5/8: $0\rx_count_rs232phyrx_next_value_ce0[0:0]
     6/8: $0\rx_count_rs232phyrx_next_value0[3:0]
     7/8: $0\rx_source_valid[0:0]
     8/8: $0\rx_data_rs232phyrx_next_value_ce1[0:0]
Creating decoders for process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:693$302'.
     1/9: $0\basesoc_rs232phytx_next_state[0:0]
     2/9: $0\serial_tx_rs232phytx_next_value_ce1[0:0]
     3/9: $0\serial_tx_rs232phytx_next_value1[0:0]
     4/9: $0\tx_count_rs232phytx_next_value_ce0[0:0]
     5/9: $0\tx_count_rs232phytx_next_value0[3:0]
     6/9: $0\tx_sink_ready[0:0]
     7/9: $0\tx_enable[0:0]
     8/9: $0\tx_data_rs232phytx_next_value_ce2[0:0]
     9/9: $0\tx_data_rs232phytx_next_value2[7:0]
Creating decoders for process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:683$289'.
Creating decoders for process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:673$276'.
Creating decoders for process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:660$275'.
     1/1: $0\soc_rst[0:0]
Creating decoders for process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:646$263'.
     1/3: $0\shared_dat_r[31:0]
     2/3: $0\shared_ack[0:0]
     3/3: $0\error[0:0]
Creating decoders for process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:605$248'.
Creating decoders for process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:585$239'.

24.5.7. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `$paramod$164a435f978821633aaf1d7254b962f5f6185a15\lm32_dcache.\dmem_write_data' from process `$paramod$164a435f978821633aaf1d7254b962f5f6185a15\lm32_dcache.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_dcache.v:328$1759'.
No latch inferred for signal `$paramod$31b35bded91617e6467faa54c2d50f3b7fa24923\lm32_instruction_unit.\pc_a' from process `$paramod$31b35bded91617e6467faa54c2d50f3b7fa24923\lm32_instruction_unit.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_instruction_unit.v:539$1668'.
No latch inferred for signal `\lm32_decoder.\d_result_sel_0' from process `\lm32_decoder.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_decoder.v:429$1613'.
No latch inferred for signal `\lm32_decoder.\d_result_sel_1' from process `\lm32_decoder.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_decoder.v:429$1613'.
No latch inferred for signal `\lm32_decoder.\x_result_sel_csr' from process `\lm32_decoder.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_decoder.v:429$1613'.
No latch inferred for signal `\lm32_decoder.\x_result_sel_mc_arith' from process `\lm32_decoder.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_decoder.v:429$1613'.
No latch inferred for signal `\lm32_decoder.\x_result_sel_sext' from process `\lm32_decoder.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_decoder.v:429$1613'.
No latch inferred for signal `\lm32_decoder.\x_result_sel_logic' from process `\lm32_decoder.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_decoder.v:429$1613'.
No latch inferred for signal `\lm32_decoder.\x_result_sel_add' from process `\lm32_decoder.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_decoder.v:429$1613'.
No latch inferred for signal `\lm32_decoder.\m_result_sel_compare' from process `\lm32_decoder.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_decoder.v:429$1613'.
No latch inferred for signal `\lm32_decoder.\m_result_sel_shift' from process `\lm32_decoder.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_decoder.v:429$1613'.
No latch inferred for signal `\lm32_decoder.\w_result_sel_load' from process `\lm32_decoder.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_decoder.v:429$1613'.
No latch inferred for signal `\lm32_decoder.\w_result_sel_mul' from process `\lm32_decoder.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_decoder.v:429$1613'.
No latch inferred for signal `$paramod$164a435f978821633aaf1d7254b962f5f6185a15\lm32_load_store_unit.\load_data_w' from process `$paramod$164a435f978821633aaf1d7254b962f5f6185a15\lm32_load_store_unit.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_load_store_unit.v:632$1494'.
No latch inferred for signal `$paramod$164a435f978821633aaf1d7254b962f5f6185a15\lm32_load_store_unit.\byte_enable_x' from process `$paramod$164a435f978821633aaf1d7254b962f5f6185a15\lm32_load_store_unit.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_load_store_unit.v:518$1491'.
No latch inferred for signal `$paramod$164a435f978821633aaf1d7254b962f5f6185a15\lm32_load_store_unit.\store_data_x' from process `$paramod$164a435f978821633aaf1d7254b962f5f6185a15\lm32_load_store_unit.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_load_store_unit.v:507$1490'.
No latch inferred for signal `\lm32_adder.\adder_overflow_x' from process `\lm32_adder.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_adder.v:123$1472'.
No latch inferred for signal `\lm32_logic_op.\logic_result_x' from process `\lm32_logic_op.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_logic_op.v:90$1439'.
No latch inferred for signal `\lm32_logic_op.\logic_idx' from process `\lm32_logic_op.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_logic_op.v:90$1439'.
No latch inferred for signal `\lm32_shifter.\left_shift_result' from process `\lm32_shifter.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_shifter.v:124$1432'.
No latch inferred for signal `\lm32_shifter.\shift_idx_1' from process `\lm32_shifter.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_shifter.v:124$1432'.
No latch inferred for signal `\lm32_shifter.\left_shift_operand' from process `\lm32_shifter.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_shifter.v:108$1425'.
No latch inferred for signal `\lm32_shifter.\shift_idx_0' from process `\lm32_shifter.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_shifter.v:108$1425'.
No latch inferred for signal `\lm32_interrupt.\csr_read_data' from process `\lm32_interrupt.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_interrupt.v:181$1392'.
No latch inferred for signal `$paramod$09696cbc2f92cfa3ffe58dbfa9acc06a8de5ed95\i2s_codec.\temp_data' from process `$paramod$09696cbc2f92cfa3ffe58dbfa9acc06a8de5ed95\i2s_codec.$proc$/home/johan/Descargas/I2S/rd1101/source/verilog/i2s_codec.v:51$1383'.
No latch inferred for signal `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.\valid_a' from process `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:2590$1189'.
No latch inferred for signal `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.\csr_read_data_x' from process `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:2290$1170'.
No latch inferred for signal `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.\eid_x' from process `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:1892$1040'.
No latch inferred for signal `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.\w_result' from process `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:1661$958'.
No latch inferred for signal `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.\m_result' from process `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:1651$955'.
No latch inferred for signal `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.\x_result' from process `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:1631$950'.
No latch inferred for signal `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.\condition_met_x' from process `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:1615$942'.
No latch inferred for signal `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.\d_result_0' from process `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:1581$937'.
No latch inferred for signal `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.\d_result_1' from process `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:1581$937'.
No latch inferred for signal `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.\bypass_data_1' from process `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:1551$928'.
No latch inferred for signal `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.\bypass_data_0' from process `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:1538$924'.
No latch inferred for signal `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.\interlock' from process `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:1519$904'.
No latch inferred for signal `\cain_test.\basesoc_wishbone_err' from process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:363$772'.
No latch inferred for signal `\cain_test.\ok_trigger' from process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:334$759'.
No latch inferred for signal `\cain_test.\uart_rx_fifo_replace' from process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:251$714'.
No latch inferred for signal `\cain_test.\uart_tx_fifo_replace' from process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:214$708'.
No latch inferred for signal `\cain_test.\uart_tx_fifo_sink_last' from process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:198$705'.
No latch inferred for signal `\cain_test.\uart_tx_fifo_sink_first' from process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:197$704'.
No latch inferred for signal `\cain_test.\rx_source_last' from process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:134$677'.
No latch inferred for signal `\cain_test.\rx_source_first' from process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:133$676'.
No latch inferred for signal `\cain_test.\sram1_adr_burst' from process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:116$667'.
No latch inferred for signal `\cain_test.\interface1_ram_bus_err' from process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:115$666'.
No latch inferred for signal `\cain_test.\sram0_adr_burst' from process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:100$663'.
No latch inferred for signal `\cain_test.\interface0_ram_bus_err' from process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:99$662'.
No latch inferred for signal `\cain_test.\adr_burst' from process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:86$660'.
No latch inferred for signal `\cain_test.\ram_bus_err' from process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:85$659'.
No latch inferred for signal `\cain_test.\array_muxed7' from process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1409$515'.
Removing init bit 1'0 for non-memory siginal `\cain_test.\array_muxed7 [0]` in process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1409$515`.
Removing init bit 1'0 for non-memory siginal `\cain_test.\array_muxed7 [1]` in process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1409$515`.
No latch inferred for signal `\cain_test.\array_muxed6' from process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1398$514'.
Removing init bit 1'0 for non-memory siginal `\cain_test.\array_muxed6 [0]` in process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1398$514`.
Removing init bit 1'0 for non-memory siginal `\cain_test.\array_muxed6 [1]` in process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1398$514`.
Removing init bit 1'0 for non-memory siginal `\cain_test.\array_muxed6 [2]` in process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1398$514`.
No latch inferred for signal `\cain_test.\array_muxed5' from process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1387$513'.
Removing init bit 1'0 for non-memory siginal `\cain_test.\array_muxed5` in process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1387$513`.
No latch inferred for signal `\cain_test.\array_muxed4' from process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1376$512'.
Removing init bit 1'0 for non-memory siginal `\cain_test.\array_muxed4` in process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1376$512`.
No latch inferred for signal `\cain_test.\array_muxed3' from process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1365$511'.
Removing init bit 1'0 for non-memory siginal `\cain_test.\array_muxed3` in process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1365$511`.
No latch inferred for signal `\cain_test.\array_muxed2' from process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1354$510'.
Removing init bit 1'0 for non-memory siginal `\cain_test.\array_muxed2 [0]` in process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1354$510`.
Removing init bit 1'0 for non-memory siginal `\cain_test.\array_muxed2 [1]` in process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1354$510`.
Removing init bit 1'0 for non-memory siginal `\cain_test.\array_muxed2 [2]` in process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1354$510`.
Removing init bit 1'0 for non-memory siginal `\cain_test.\array_muxed2 [3]` in process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1354$510`.
No latch inferred for signal `\cain_test.\array_muxed1' from process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1343$509'.
Removing init bit 1'0 for non-memory siginal `\cain_test.\array_muxed1 [0]` in process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1343$509`.
Removing init bit 1'0 for non-memory siginal `\cain_test.\array_muxed1 [1]` in process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1343$509`.
Removing init bit 1'0 for non-memory siginal `\cain_test.\array_muxed1 [2]` in process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1343$509`.
Removing init bit 1'0 for non-memory siginal `\cain_test.\array_muxed1 [3]` in process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1343$509`.
Removing init bit 1'0 for non-memory siginal `\cain_test.\array_muxed1 [4]` in process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1343$509`.
Removing init bit 1'0 for non-memory siginal `\cain_test.\array_muxed1 [5]` in process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1343$509`.
Removing init bit 1'0 for non-memory siginal `\cain_test.\array_muxed1 [6]` in process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1343$509`.
Removing init bit 1'0 for non-memory siginal `\cain_test.\array_muxed1 [7]` in process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1343$509`.
Removing init bit 1'0 for non-memory siginal `\cain_test.\array_muxed1 [8]` in process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1343$509`.
Removing init bit 1'0 for non-memory siginal `\cain_test.\array_muxed1 [9]` in process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1343$509`.
Removing init bit 1'0 for non-memory siginal `\cain_test.\array_muxed1 [10]` in process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1343$509`.
Removing init bit 1'0 for non-memory siginal `\cain_test.\array_muxed1 [11]` in process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1343$509`.
Removing init bit 1'0 for non-memory siginal `\cain_test.\array_muxed1 [12]` in process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1343$509`.
Removing init bit 1'0 for non-memory siginal `\cain_test.\array_muxed1 [13]` in process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1343$509`.
Removing init bit 1'0 for non-memory siginal `\cain_test.\array_muxed1 [14]` in process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1343$509`.
Removing init bit 1'0 for non-memory siginal `\cain_test.\array_muxed1 [15]` in process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1343$509`.
Removing init bit 1'0 for non-memory siginal `\cain_test.\array_muxed1 [16]` in process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1343$509`.
Removing init bit 1'0 for non-memory siginal `\cain_test.\array_muxed1 [17]` in process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1343$509`.
Removing init bit 1'0 for non-memory siginal `\cain_test.\array_muxed1 [18]` in process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1343$509`.
Removing init bit 1'0 for non-memory siginal `\cain_test.\array_muxed1 [19]` in process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1343$509`.
Removing init bit 1'0 for non-memory siginal `\cain_test.\array_muxed1 [20]` in process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1343$509`.
Removing init bit 1'0 for non-memory siginal `\cain_test.\array_muxed1 [21]` in process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1343$509`.
Removing init bit 1'0 for non-memory siginal `\cain_test.\array_muxed1 [22]` in process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1343$509`.
Removing init bit 1'0 for non-memory siginal `\cain_test.\array_muxed1 [23]` in process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1343$509`.
Removing init bit 1'0 for non-memory siginal `\cain_test.\array_muxed1 [24]` in process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1343$509`.
Removing init bit 1'0 for non-memory siginal `\cain_test.\array_muxed1 [25]` in process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1343$509`.
Removing init bit 1'0 for non-memory siginal `\cain_test.\array_muxed1 [26]` in process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1343$509`.
Removing init bit 1'0 for non-memory siginal `\cain_test.\array_muxed1 [27]` in process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1343$509`.
Removing init bit 1'0 for non-memory siginal `\cain_test.\array_muxed1 [28]` in process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1343$509`.
Removing init bit 1'0 for non-memory siginal `\cain_test.\array_muxed1 [29]` in process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1343$509`.
Removing init bit 1'0 for non-memory siginal `\cain_test.\array_muxed1 [30]` in process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1343$509`.
Removing init bit 1'0 for non-memory siginal `\cain_test.\array_muxed1 [31]` in process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1343$509`.
No latch inferred for signal `\cain_test.\array_muxed0' from process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1332$508'.
Removing init bit 1'0 for non-memory siginal `\cain_test.\array_muxed0 [0]` in process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1332$508`.
Removing init bit 1'0 for non-memory siginal `\cain_test.\array_muxed0 [1]` in process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1332$508`.
Removing init bit 1'0 for non-memory siginal `\cain_test.\array_muxed0 [2]` in process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1332$508`.
Removing init bit 1'0 for non-memory siginal `\cain_test.\array_muxed0 [3]` in process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1332$508`.
Removing init bit 1'0 for non-memory siginal `\cain_test.\array_muxed0 [4]` in process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1332$508`.
Removing init bit 1'0 for non-memory siginal `\cain_test.\array_muxed0 [5]` in process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1332$508`.
Removing init bit 1'0 for non-memory siginal `\cain_test.\array_muxed0 [6]` in process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1332$508`.
Removing init bit 1'0 for non-memory siginal `\cain_test.\array_muxed0 [7]` in process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1332$508`.
Removing init bit 1'0 for non-memory siginal `\cain_test.\array_muxed0 [8]` in process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1332$508`.
Removing init bit 1'0 for non-memory siginal `\cain_test.\array_muxed0 [9]` in process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1332$508`.
Removing init bit 1'0 for non-memory siginal `\cain_test.\array_muxed0 [10]` in process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1332$508`.
Removing init bit 1'0 for non-memory siginal `\cain_test.\array_muxed0 [11]` in process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1332$508`.
Removing init bit 1'0 for non-memory siginal `\cain_test.\array_muxed0 [12]` in process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1332$508`.
Removing init bit 1'0 for non-memory siginal `\cain_test.\array_muxed0 [13]` in process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1332$508`.
Removing init bit 1'0 for non-memory siginal `\cain_test.\array_muxed0 [14]` in process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1332$508`.
Removing init bit 1'0 for non-memory siginal `\cain_test.\array_muxed0 [15]` in process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1332$508`.
Removing init bit 1'0 for non-memory siginal `\cain_test.\array_muxed0 [16]` in process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1332$508`.
Removing init bit 1'0 for non-memory siginal `\cain_test.\array_muxed0 [17]` in process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1332$508`.
Removing init bit 1'0 for non-memory siginal `\cain_test.\array_muxed0 [18]` in process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1332$508`.
Removing init bit 1'0 for non-memory siginal `\cain_test.\array_muxed0 [19]` in process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1332$508`.
Removing init bit 1'0 for non-memory siginal `\cain_test.\array_muxed0 [20]` in process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1332$508`.
Removing init bit 1'0 for non-memory siginal `\cain_test.\array_muxed0 [21]` in process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1332$508`.
Removing init bit 1'0 for non-memory siginal `\cain_test.\array_muxed0 [22]` in process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1332$508`.
Removing init bit 1'0 for non-memory siginal `\cain_test.\array_muxed0 [23]` in process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1332$508`.
Removing init bit 1'0 for non-memory siginal `\cain_test.\array_muxed0 [24]` in process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1332$508`.
Removing init bit 1'0 for non-memory siginal `\cain_test.\array_muxed0 [25]` in process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1332$508`.
Removing init bit 1'0 for non-memory siginal `\cain_test.\array_muxed0 [26]` in process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1332$508`.
Removing init bit 1'0 for non-memory siginal `\cain_test.\array_muxed0 [27]` in process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1332$508`.
Removing init bit 1'0 for non-memory siginal `\cain_test.\array_muxed0 [28]` in process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1332$508`.
Removing init bit 1'0 for non-memory siginal `\cain_test.\array_muxed0 [29]` in process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1332$508`.
No latch inferred for signal `\cain_test.\uart_pending_status' from process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1295$502'.
Removing init bit 1'0 for non-memory siginal `\cain_test.\uart_pending_status [0]` in process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1295$502`.
Removing init bit 1'0 for non-memory siginal `\cain_test.\uart_pending_status [1]` in process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1295$502`.
No latch inferred for signal `\cain_test.\uart_status_status' from process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1288$501'.
Removing init bit 1'0 for non-memory siginal `\cain_test.\uart_status_status [0]` in process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1288$501`.
Removing init bit 1'0 for non-memory siginal `\cain_test.\uart_status_status [1]` in process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1288$501`.
No latch inferred for signal `\cain_test.\csr_bankarray_csrbank4_rxfull_re' from process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1276$497'.
Removing init bit 1'0 for non-memory siginal `\cain_test.\csr_bankarray_csrbank4_rxfull_re` in process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1276$497`.
No latch inferred for signal `\cain_test.\csr_bankarray_csrbank4_rxfull_we' from process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1276$497'.
Removing init bit 1'0 for non-memory siginal `\cain_test.\csr_bankarray_csrbank4_rxfull_we` in process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1276$497`.
No latch inferred for signal `\cain_test.\csr_bankarray_csrbank4_txempty_re' from process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1267$493'.
Removing init bit 1'0 for non-memory siginal `\cain_test.\csr_bankarray_csrbank4_txempty_re` in process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1267$493`.
No latch inferred for signal `\cain_test.\csr_bankarray_csrbank4_txempty_we' from process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1267$493'.
Removing init bit 1'0 for non-memory siginal `\cain_test.\csr_bankarray_csrbank4_txempty_we` in process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1267$493`.
No latch inferred for signal `\cain_test.\csr_bankarray_csrbank4_ev_enable0_re' from process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1258$489'.
Removing init bit 1'0 for non-memory siginal `\cain_test.\csr_bankarray_csrbank4_ev_enable0_re` in process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1258$489`.
No latch inferred for signal `\cain_test.\csr_bankarray_csrbank4_ev_enable0_we' from process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1258$489'.
Removing init bit 1'0 for non-memory siginal `\cain_test.\csr_bankarray_csrbank4_ev_enable0_we` in process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1258$489`.
No latch inferred for signal `\cain_test.\csr_bankarray_csrbank4_ev_pending_re' from process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1249$485'.
Removing init bit 1'0 for non-memory siginal `\cain_test.\csr_bankarray_csrbank4_ev_pending_re` in process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1249$485`.
No latch inferred for signal `\cain_test.\csr_bankarray_csrbank4_ev_pending_we' from process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1249$485'.
Removing init bit 1'0 for non-memory siginal `\cain_test.\csr_bankarray_csrbank4_ev_pending_we` in process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1249$485`.
No latch inferred for signal `\cain_test.\csr_bankarray_csrbank4_ev_status_re' from process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1240$481'.
Removing init bit 1'0 for non-memory siginal `\cain_test.\csr_bankarray_csrbank4_ev_status_re` in process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1240$481`.
No latch inferred for signal `\cain_test.\csr_bankarray_csrbank4_ev_status_we' from process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1240$481'.
Removing init bit 1'0 for non-memory siginal `\cain_test.\csr_bankarray_csrbank4_ev_status_we` in process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1240$481`.
No latch inferred for signal `\cain_test.\csr_bankarray_csrbank4_rxempty_re' from process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1231$477'.
Removing init bit 1'0 for non-memory siginal `\cain_test.\csr_bankarray_csrbank4_rxempty_re` in process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1231$477`.
No latch inferred for signal `\cain_test.\csr_bankarray_csrbank4_rxempty_we' from process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1231$477'.
Removing init bit 1'0 for non-memory siginal `\cain_test.\csr_bankarray_csrbank4_rxempty_we` in process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1231$477`.
No latch inferred for signal `\cain_test.\csr_bankarray_csrbank4_txfull_re' from process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1222$473'.
Removing init bit 1'0 for non-memory siginal `\cain_test.\csr_bankarray_csrbank4_txfull_re` in process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1222$473`.
No latch inferred for signal `\cain_test.\csr_bankarray_csrbank4_txfull_we' from process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1222$473'.
Removing init bit 1'0 for non-memory siginal `\cain_test.\csr_bankarray_csrbank4_txfull_we` in process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1222$473`.
No latch inferred for signal `\cain_test.\uart_rxtx_re' from process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1213$469'.
Removing init bit 1'0 for non-memory siginal `\cain_test.\uart_rxtx_re` in process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1213$469`.
No latch inferred for signal `\cain_test.\uart_rxtx_we' from process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1213$469'.
Removing init bit 1'0 for non-memory siginal `\cain_test.\uart_rxtx_we` in process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1213$469`.
No latch inferred for signal `\cain_test.\csr_bankarray_csrbank3_ev_enable0_re' from process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1189$464'.
Removing init bit 1'0 for non-memory siginal `\cain_test.\csr_bankarray_csrbank3_ev_enable0_re` in process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1189$464`.
No latch inferred for signal `\cain_test.\csr_bankarray_csrbank3_ev_enable0_we' from process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1189$464'.
Removing init bit 1'0 for non-memory siginal `\cain_test.\csr_bankarray_csrbank3_ev_enable0_we` in process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1189$464`.
No latch inferred for signal `\cain_test.\csr_bankarray_csrbank3_ev_pending_re' from process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1180$460'.
Removing init bit 1'0 for non-memory siginal `\cain_test.\csr_bankarray_csrbank3_ev_pending_re` in process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1180$460`.
No latch inferred for signal `\cain_test.\csr_bankarray_csrbank3_ev_pending_we' from process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1180$460'.
Removing init bit 1'0 for non-memory siginal `\cain_test.\csr_bankarray_csrbank3_ev_pending_we` in process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1180$460`.
No latch inferred for signal `\cain_test.\csr_bankarray_csrbank3_ev_status_re' from process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1171$456'.
Removing init bit 1'0 for non-memory siginal `\cain_test.\csr_bankarray_csrbank3_ev_status_re` in process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1171$456`.
No latch inferred for signal `\cain_test.\csr_bankarray_csrbank3_ev_status_we' from process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1171$456'.
Removing init bit 1'0 for non-memory siginal `\cain_test.\csr_bankarray_csrbank3_ev_status_we` in process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1171$456`.
No latch inferred for signal `\cain_test.\csr_bankarray_csrbank3_value_re' from process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1162$452'.
Removing init bit 1'0 for non-memory siginal `\cain_test.\csr_bankarray_csrbank3_value_re` in process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1162$452`.
No latch inferred for signal `\cain_test.\csr_bankarray_csrbank3_value_we' from process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1162$452'.
Removing init bit 1'0 for non-memory siginal `\cain_test.\csr_bankarray_csrbank3_value_we` in process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1162$452`.
No latch inferred for signal `\cain_test.\csr_bankarray_csrbank3_update_value0_re' from process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1153$448'.
Removing init bit 1'0 for non-memory siginal `\cain_test.\csr_bankarray_csrbank3_update_value0_re` in process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1153$448`.
No latch inferred for signal `\cain_test.\csr_bankarray_csrbank3_update_value0_we' from process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1153$448'.
Removing init bit 1'0 for non-memory siginal `\cain_test.\csr_bankarray_csrbank3_update_value0_we` in process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1153$448`.
No latch inferred for signal `\cain_test.\csr_bankarray_csrbank3_en0_re' from process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1144$444'.
Removing init bit 1'0 for non-memory siginal `\cain_test.\csr_bankarray_csrbank3_en0_re` in process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1144$444`.
No latch inferred for signal `\cain_test.\csr_bankarray_csrbank3_en0_we' from process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1144$444'.
Removing init bit 1'0 for non-memory siginal `\cain_test.\csr_bankarray_csrbank3_en0_we` in process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1144$444`.
No latch inferred for signal `\cain_test.\csr_bankarray_csrbank3_reload0_re' from process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1135$440'.
Removing init bit 1'0 for non-memory siginal `\cain_test.\csr_bankarray_csrbank3_reload0_re` in process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1135$440`.
No latch inferred for signal `\cain_test.\csr_bankarray_csrbank3_reload0_we' from process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1135$440'.
Removing init bit 1'0 for non-memory siginal `\cain_test.\csr_bankarray_csrbank3_reload0_we` in process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1135$440`.
No latch inferred for signal `\cain_test.\csr_bankarray_csrbank3_load0_re' from process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1126$436'.
Removing init bit 1'0 for non-memory siginal `\cain_test.\csr_bankarray_csrbank3_load0_re` in process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1126$436`.
No latch inferred for signal `\cain_test.\csr_bankarray_csrbank3_load0_we' from process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1126$436'.
Removing init bit 1'0 for non-memory siginal `\cain_test.\csr_bankarray_csrbank3_load0_we` in process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1126$436`.
No latch inferred for signal `\cain_test.\csr_bankarray_csrbank2_out0_re' from process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1115$431'.
Removing init bit 1'0 for non-memory siginal `\cain_test.\csr_bankarray_csrbank2_out0_re` in process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1115$431`.
No latch inferred for signal `\cain_test.\csr_bankarray_csrbank2_out0_we' from process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1115$431'.
Removing init bit 1'0 for non-memory siginal `\cain_test.\csr_bankarray_csrbank2_out0_we` in process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1115$431`.
No latch inferred for signal `\cain_test.\csr_bankarray_sram_bus_dat_r' from process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1106$429'.
Removing init bit 1'0 for non-memory siginal `\cain_test.\csr_bankarray_sram_bus_dat_r [0]` in process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1106$429`.
Removing init bit 1'0 for non-memory siginal `\cain_test.\csr_bankarray_sram_bus_dat_r [1]` in process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1106$429`.
Removing init bit 1'0 for non-memory siginal `\cain_test.\csr_bankarray_sram_bus_dat_r [2]` in process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1106$429`.
Removing init bit 1'0 for non-memory siginal `\cain_test.\csr_bankarray_sram_bus_dat_r [3]` in process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1106$429`.
Removing init bit 1'0 for non-memory siginal `\cain_test.\csr_bankarray_sram_bus_dat_r [4]` in process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1106$429`.
Removing init bit 1'0 for non-memory siginal `\cain_test.\csr_bankarray_sram_bus_dat_r [5]` in process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1106$429`.
Removing init bit 1'0 for non-memory siginal `\cain_test.\csr_bankarray_sram_bus_dat_r [6]` in process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1106$429`.
Removing init bit 1'0 for non-memory siginal `\cain_test.\csr_bankarray_sram_bus_dat_r [7]` in process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1106$429`.
Removing init bit 1'0 for non-memory siginal `\cain_test.\csr_bankarray_sram_bus_dat_r [8]` in process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1106$429`.
Removing init bit 1'0 for non-memory siginal `\cain_test.\csr_bankarray_sram_bus_dat_r [9]` in process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1106$429`.
Removing init bit 1'0 for non-memory siginal `\cain_test.\csr_bankarray_sram_bus_dat_r [10]` in process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1106$429`.
Removing init bit 1'0 for non-memory siginal `\cain_test.\csr_bankarray_sram_bus_dat_r [11]` in process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1106$429`.
Removing init bit 1'0 for non-memory siginal `\cain_test.\csr_bankarray_sram_bus_dat_r [12]` in process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1106$429`.
Removing init bit 1'0 for non-memory siginal `\cain_test.\csr_bankarray_sram_bus_dat_r [13]` in process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1106$429`.
Removing init bit 1'0 for non-memory siginal `\cain_test.\csr_bankarray_sram_bus_dat_r [14]` in process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1106$429`.
Removing init bit 1'0 for non-memory siginal `\cain_test.\csr_bankarray_sram_bus_dat_r [15]` in process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1106$429`.
Removing init bit 1'0 for non-memory siginal `\cain_test.\csr_bankarray_sram_bus_dat_r [16]` in process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1106$429`.
Removing init bit 1'0 for non-memory siginal `\cain_test.\csr_bankarray_sram_bus_dat_r [17]` in process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1106$429`.
Removing init bit 1'0 for non-memory siginal `\cain_test.\csr_bankarray_sram_bus_dat_r [18]` in process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1106$429`.
Removing init bit 1'0 for non-memory siginal `\cain_test.\csr_bankarray_sram_bus_dat_r [19]` in process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1106$429`.
Removing init bit 1'0 for non-memory siginal `\cain_test.\csr_bankarray_sram_bus_dat_r [20]` in process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1106$429`.
Removing init bit 1'0 for non-memory siginal `\cain_test.\csr_bankarray_sram_bus_dat_r [21]` in process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1106$429`.
Removing init bit 1'0 for non-memory siginal `\cain_test.\csr_bankarray_sram_bus_dat_r [22]` in process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1106$429`.
Removing init bit 1'0 for non-memory siginal `\cain_test.\csr_bankarray_sram_bus_dat_r [23]` in process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1106$429`.
Removing init bit 1'0 for non-memory siginal `\cain_test.\csr_bankarray_sram_bus_dat_r [24]` in process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1106$429`.
Removing init bit 1'0 for non-memory siginal `\cain_test.\csr_bankarray_sram_bus_dat_r [25]` in process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1106$429`.
Removing init bit 1'0 for non-memory siginal `\cain_test.\csr_bankarray_sram_bus_dat_r [26]` in process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1106$429`.
Removing init bit 1'0 for non-memory siginal `\cain_test.\csr_bankarray_sram_bus_dat_r [27]` in process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1106$429`.
Removing init bit 1'0 for non-memory siginal `\cain_test.\csr_bankarray_sram_bus_dat_r [28]` in process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1106$429`.
Removing init bit 1'0 for non-memory siginal `\cain_test.\csr_bankarray_sram_bus_dat_r [29]` in process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1106$429`.
Removing init bit 1'0 for non-memory siginal `\cain_test.\csr_bankarray_sram_bus_dat_r [30]` in process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1106$429`.
Removing init bit 1'0 for non-memory siginal `\cain_test.\csr_bankarray_sram_bus_dat_r [31]` in process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1106$429`.
No latch inferred for signal `\cain_test.\csr_bankarray_csrbank1_ev_enable0_re' from process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1074$424'.
Removing init bit 1'0 for non-memory siginal `\cain_test.\csr_bankarray_csrbank1_ev_enable0_re` in process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1074$424`.
No latch inferred for signal `\cain_test.\csr_bankarray_csrbank1_ev_enable0_we' from process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1074$424'.
Removing init bit 1'0 for non-memory siginal `\cain_test.\csr_bankarray_csrbank1_ev_enable0_we` in process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1074$424`.
No latch inferred for signal `\cain_test.\csr_bankarray_csrbank1_ev_pending_re' from process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1065$420'.
Removing init bit 1'0 for non-memory siginal `\cain_test.\csr_bankarray_csrbank1_ev_pending_re` in process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1065$420`.
No latch inferred for signal `\cain_test.\csr_bankarray_csrbank1_ev_pending_we' from process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1065$420'.
Removing init bit 1'0 for non-memory siginal `\cain_test.\csr_bankarray_csrbank1_ev_pending_we` in process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1065$420`.
No latch inferred for signal `\cain_test.\csr_bankarray_csrbank1_ev_status_re' from process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1056$416'.
Removing init bit 1'0 for non-memory siginal `\cain_test.\csr_bankarray_csrbank1_ev_status_re` in process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1056$416`.
No latch inferred for signal `\cain_test.\csr_bankarray_csrbank1_ev_status_we' from process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1056$416'.
Removing init bit 1'0 for non-memory siginal `\cain_test.\csr_bankarray_csrbank1_ev_status_we` in process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1056$416`.
No latch inferred for signal `\cain_test.\csr_bankarray_csrbank1_conf_en0_re' from process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1047$412'.
Removing init bit 1'0 for non-memory siginal `\cain_test.\csr_bankarray_csrbank1_conf_en0_re` in process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1047$412`.
No latch inferred for signal `\cain_test.\csr_bankarray_csrbank1_conf_en0_we' from process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1047$412'.
Removing init bit 1'0 for non-memory siginal `\cain_test.\csr_bankarray_csrbank1_conf_en0_we` in process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1047$412`.
No latch inferred for signal `\cain_test.\csr_bankarray_csrbank1_conf_swap0_re' from process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1038$408'.
Removing init bit 1'0 for non-memory siginal `\cain_test.\csr_bankarray_csrbank1_conf_swap0_re` in process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1038$408`.
No latch inferred for signal `\cain_test.\csr_bankarray_csrbank1_conf_swap0_we' from process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1038$408'.
Removing init bit 1'0 for non-memory siginal `\cain_test.\csr_bankarray_csrbank1_conf_swap0_we` in process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1038$408`.
No latch inferred for signal `\cain_test.\csr_bankarray_csrbank1_conf_ratio0_re' from process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1029$404'.
Removing init bit 1'0 for non-memory siginal `\cain_test.\csr_bankarray_csrbank1_conf_ratio0_re` in process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1029$404`.
No latch inferred for signal `\cain_test.\csr_bankarray_csrbank1_conf_ratio0_we' from process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1029$404'.
Removing init bit 1'0 for non-memory siginal `\cain_test.\csr_bankarray_csrbank1_conf_ratio0_we` in process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1029$404`.
No latch inferred for signal `\cain_test.\csr_bankarray_csrbank1_conf_res0_re' from process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1020$400'.
Removing init bit 1'0 for non-memory siginal `\cain_test.\csr_bankarray_csrbank1_conf_res0_re` in process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1020$400`.
No latch inferred for signal `\cain_test.\csr_bankarray_csrbank1_conf_res0_we' from process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1020$400'.
Removing init bit 1'0 for non-memory siginal `\cain_test.\csr_bankarray_csrbank1_conf_res0_we` in process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1020$400`.
No latch inferred for signal `\cain_test.\csr_bankarray_csrbank1_data_in0_re' from process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1011$396'.
Removing init bit 1'0 for non-memory siginal `\cain_test.\csr_bankarray_csrbank1_data_in0_re` in process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1011$396`.
No latch inferred for signal `\cain_test.\csr_bankarray_csrbank1_data_in0_we' from process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1011$396'.
Removing init bit 1'0 for non-memory siginal `\cain_test.\csr_bankarray_csrbank1_data_in0_we` in process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1011$396`.
No latch inferred for signal `\cain_test.\csr_bankarray_csrbank1_wr_addr0_re' from process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1002$392'.
Removing init bit 1'0 for non-memory siginal `\cain_test.\csr_bankarray_csrbank1_wr_addr0_re` in process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1002$392`.
No latch inferred for signal `\cain_test.\csr_bankarray_csrbank1_wr_addr0_we' from process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1002$392'.
Removing init bit 1'0 for non-memory siginal `\cain_test.\csr_bankarray_csrbank1_wr_addr0_we` in process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1002$392`.
No latch inferred for signal `\cain_test.\csr_bankarray_csrbank1_wr_en0_re' from process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:993$388'.
Removing init bit 1'0 for non-memory siginal `\cain_test.\csr_bankarray_csrbank1_wr_en0_re` in process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:993$388`.
No latch inferred for signal `\cain_test.\csr_bankarray_csrbank1_wr_en0_we' from process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:993$388'.
Removing init bit 1'0 for non-memory siginal `\cain_test.\csr_bankarray_csrbank1_wr_en0_we` in process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:993$388`.
No latch inferred for signal `\cain_test.\csr_bankarray_csrbank1_address_r_re' from process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:984$384'.
Removing init bit 1'0 for non-memory siginal `\cain_test.\csr_bankarray_csrbank1_address_r_re` in process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:984$384`.
No latch inferred for signal `\cain_test.\csr_bankarray_csrbank1_address_r_we' from process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:984$384'.
Removing init bit 1'0 for non-memory siginal `\cain_test.\csr_bankarray_csrbank1_address_r_we` in process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:984$384`.
No latch inferred for signal `\cain_test.\csr_bankarray_csrbank1_sample_dat_o_re' from process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:975$380'.
Removing init bit 1'0 for non-memory siginal `\cain_test.\csr_bankarray_csrbank1_sample_dat_o_re` in process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:975$380`.
No latch inferred for signal `\cain_test.\csr_bankarray_csrbank1_sample_dat_o_we' from process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:975$380'.
Removing init bit 1'0 for non-memory siginal `\cain_test.\csr_bankarray_csrbank1_sample_dat_o_we` in process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:975$380`.
No latch inferred for signal `\cain_test.\csr_bankarray_csrbank1_evt_lsbf_re' from process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:966$376'.
Removing init bit 1'0 for non-memory siginal `\cain_test.\csr_bankarray_csrbank1_evt_lsbf_re` in process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:966$376`.
No latch inferred for signal `\cain_test.\csr_bankarray_csrbank1_evt_lsbf_we' from process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:966$376'.
Removing init bit 1'0 for non-memory siginal `\cain_test.\csr_bankarray_csrbank1_evt_lsbf_we` in process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:966$376`.
No latch inferred for signal `\cain_test.\csr_bankarray_csrbank1_evt_hsbf_re' from process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:957$372'.
Removing init bit 1'0 for non-memory siginal `\cain_test.\csr_bankarray_csrbank1_evt_hsbf_re` in process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:957$372`.
No latch inferred for signal `\cain_test.\csr_bankarray_csrbank1_evt_hsbf_we' from process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:957$372'.
Removing init bit 1'0 for non-memory siginal `\cain_test.\csr_bankarray_csrbank1_evt_hsbf_we` in process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:957$372`.
No latch inferred for signal `\cain_test.\csr_bankarray_csrbank0_bus_errors_re' from process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:947$367'.
Removing init bit 1'0 for non-memory siginal `\cain_test.\csr_bankarray_csrbank0_bus_errors_re` in process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:947$367`.
No latch inferred for signal `\cain_test.\csr_bankarray_csrbank0_bus_errors_we' from process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:947$367'.
Removing init bit 1'0 for non-memory siginal `\cain_test.\csr_bankarray_csrbank0_bus_errors_we` in process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:947$367`.
No latch inferred for signal `\cain_test.\csr_bankarray_csrbank0_scratch0_re' from process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:938$363'.
Removing init bit 1'0 for non-memory siginal `\cain_test.\csr_bankarray_csrbank0_scratch0_re` in process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:938$363`.
No latch inferred for signal `\cain_test.\csr_bankarray_csrbank0_scratch0_we' from process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:938$363'.
Removing init bit 1'0 for non-memory siginal `\cain_test.\csr_bankarray_csrbank0_scratch0_we` in process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:938$363`.
No latch inferred for signal `\cain_test.\csr_bankarray_csrbank0_reset0_re' from process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:929$359'.
Removing init bit 1'0 for non-memory siginal `\cain_test.\csr_bankarray_csrbank0_reset0_re` in process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:929$359`.
No latch inferred for signal `\cain_test.\csr_bankarray_csrbank0_reset0_we' from process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:929$359'.
Removing init bit 1'0 for non-memory siginal `\cain_test.\csr_bankarray_csrbank0_reset0_we` in process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:929$359`.
No latch inferred for signal `\cain_test.\basesoc_adr' from process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:903$354'.
Removing init bit 1'0 for non-memory siginal `\cain_test.\basesoc_adr [0]` in process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:903$354`.
Removing init bit 1'0 for non-memory siginal `\cain_test.\basesoc_adr [1]` in process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:903$354`.
Removing init bit 1'0 for non-memory siginal `\cain_test.\basesoc_adr [2]` in process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:903$354`.
Removing init bit 1'0 for non-memory siginal `\cain_test.\basesoc_adr [3]` in process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:903$354`.
Removing init bit 1'0 for non-memory siginal `\cain_test.\basesoc_adr [4]` in process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:903$354`.
Removing init bit 1'0 for non-memory siginal `\cain_test.\basesoc_adr [5]` in process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:903$354`.
Removing init bit 1'0 for non-memory siginal `\cain_test.\basesoc_adr [6]` in process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:903$354`.
Removing init bit 1'0 for non-memory siginal `\cain_test.\basesoc_adr [7]` in process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:903$354`.
Removing init bit 1'0 for non-memory siginal `\cain_test.\basesoc_adr [8]` in process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:903$354`.
Removing init bit 1'0 for non-memory siginal `\cain_test.\basesoc_adr [9]` in process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:903$354`.
Removing init bit 1'0 for non-memory siginal `\cain_test.\basesoc_adr [10]` in process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:903$354`.
Removing init bit 1'0 for non-memory siginal `\cain_test.\basesoc_adr [11]` in process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:903$354`.
Removing init bit 1'0 for non-memory siginal `\cain_test.\basesoc_adr [12]` in process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:903$354`.
Removing init bit 1'0 for non-memory siginal `\cain_test.\basesoc_adr [13]` in process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:903$354`.
No latch inferred for signal `\cain_test.\basesoc_we' from process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:903$354'.
Removing init bit 1'0 for non-memory siginal `\cain_test.\basesoc_we` in process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:903$354`.
No latch inferred for signal `\cain_test.\basesoc_dat_w' from process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:903$354'.
Removing init bit 1'0 for non-memory siginal `\cain_test.\basesoc_dat_w [0]` in process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:903$354`.
Removing init bit 1'0 for non-memory siginal `\cain_test.\basesoc_dat_w [1]` in process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:903$354`.
Removing init bit 1'0 for non-memory siginal `\cain_test.\basesoc_dat_w [2]` in process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:903$354`.
Removing init bit 1'0 for non-memory siginal `\cain_test.\basesoc_dat_w [3]` in process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:903$354`.
Removing init bit 1'0 for non-memory siginal `\cain_test.\basesoc_dat_w [4]` in process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:903$354`.
Removing init bit 1'0 for non-memory siginal `\cain_test.\basesoc_dat_w [5]` in process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:903$354`.
Removing init bit 1'0 for non-memory siginal `\cain_test.\basesoc_dat_w [6]` in process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:903$354`.
Removing init bit 1'0 for non-memory siginal `\cain_test.\basesoc_dat_w [7]` in process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:903$354`.
Removing init bit 1'0 for non-memory siginal `\cain_test.\basesoc_dat_w [8]` in process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:903$354`.
Removing init bit 1'0 for non-memory siginal `\cain_test.\basesoc_dat_w [9]` in process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:903$354`.
Removing init bit 1'0 for non-memory siginal `\cain_test.\basesoc_dat_w [10]` in process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:903$354`.
Removing init bit 1'0 for non-memory siginal `\cain_test.\basesoc_dat_w [11]` in process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:903$354`.
Removing init bit 1'0 for non-memory siginal `\cain_test.\basesoc_dat_w [12]` in process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:903$354`.
Removing init bit 1'0 for non-memory siginal `\cain_test.\basesoc_dat_w [13]` in process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:903$354`.
Removing init bit 1'0 for non-memory siginal `\cain_test.\basesoc_dat_w [14]` in process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:903$354`.
Removing init bit 1'0 for non-memory siginal `\cain_test.\basesoc_dat_w [15]` in process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:903$354`.
Removing init bit 1'0 for non-memory siginal `\cain_test.\basesoc_dat_w [16]` in process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:903$354`.
Removing init bit 1'0 for non-memory siginal `\cain_test.\basesoc_dat_w [17]` in process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:903$354`.
Removing init bit 1'0 for non-memory siginal `\cain_test.\basesoc_dat_w [18]` in process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:903$354`.
Removing init bit 1'0 for non-memory siginal `\cain_test.\basesoc_dat_w [19]` in process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:903$354`.
Removing init bit 1'0 for non-memory siginal `\cain_test.\basesoc_dat_w [20]` in process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:903$354`.
Removing init bit 1'0 for non-memory siginal `\cain_test.\basesoc_dat_w [21]` in process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:903$354`.
Removing init bit 1'0 for non-memory siginal `\cain_test.\basesoc_dat_w [22]` in process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:903$354`.
Removing init bit 1'0 for non-memory siginal `\cain_test.\basesoc_dat_w [23]` in process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:903$354`.
Removing init bit 1'0 for non-memory siginal `\cain_test.\basesoc_dat_w [24]` in process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:903$354`.
Removing init bit 1'0 for non-memory siginal `\cain_test.\basesoc_dat_w [25]` in process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:903$354`.
Removing init bit 1'0 for non-memory siginal `\cain_test.\basesoc_dat_w [26]` in process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:903$354`.
Removing init bit 1'0 for non-memory siginal `\cain_test.\basesoc_dat_w [27]` in process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:903$354`.
Removing init bit 1'0 for non-memory siginal `\cain_test.\basesoc_dat_w [28]` in process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:903$354`.
Removing init bit 1'0 for non-memory siginal `\cain_test.\basesoc_dat_w [29]` in process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:903$354`.
Removing init bit 1'0 for non-memory siginal `\cain_test.\basesoc_dat_w [30]` in process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:903$354`.
Removing init bit 1'0 for non-memory siginal `\cain_test.\basesoc_dat_w [31]` in process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:903$354`.
No latch inferred for signal `\cain_test.\basesoc_wishbone_dat_r' from process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:903$354'.
Removing init bit 1'0 for non-memory siginal `\cain_test.\basesoc_wishbone_dat_r [0]` in process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:903$354`.
Removing init bit 1'0 for non-memory siginal `\cain_test.\basesoc_wishbone_dat_r [1]` in process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:903$354`.
Removing init bit 1'0 for non-memory siginal `\cain_test.\basesoc_wishbone_dat_r [2]` in process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:903$354`.
Removing init bit 1'0 for non-memory siginal `\cain_test.\basesoc_wishbone_dat_r [3]` in process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:903$354`.
Removing init bit 1'0 for non-memory siginal `\cain_test.\basesoc_wishbone_dat_r [4]` in process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:903$354`.
Removing init bit 1'0 for non-memory siginal `\cain_test.\basesoc_wishbone_dat_r [5]` in process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:903$354`.
Removing init bit 1'0 for non-memory siginal `\cain_test.\basesoc_wishbone_dat_r [6]` in process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:903$354`.
Removing init bit 1'0 for non-memory siginal `\cain_test.\basesoc_wishbone_dat_r [7]` in process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:903$354`.
Removing init bit 1'0 for non-memory siginal `\cain_test.\basesoc_wishbone_dat_r [8]` in process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:903$354`.
Removing init bit 1'0 for non-memory siginal `\cain_test.\basesoc_wishbone_dat_r [9]` in process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:903$354`.
Removing init bit 1'0 for non-memory siginal `\cain_test.\basesoc_wishbone_dat_r [10]` in process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:903$354`.
Removing init bit 1'0 for non-memory siginal `\cain_test.\basesoc_wishbone_dat_r [11]` in process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:903$354`.
Removing init bit 1'0 for non-memory siginal `\cain_test.\basesoc_wishbone_dat_r [12]` in process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:903$354`.
Removing init bit 1'0 for non-memory siginal `\cain_test.\basesoc_wishbone_dat_r [13]` in process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:903$354`.
Removing init bit 1'0 for non-memory siginal `\cain_test.\basesoc_wishbone_dat_r [14]` in process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:903$354`.
Removing init bit 1'0 for non-memory siginal `\cain_test.\basesoc_wishbone_dat_r [15]` in process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:903$354`.
Removing init bit 1'0 for non-memory siginal `\cain_test.\basesoc_wishbone_dat_r [16]` in process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:903$354`.
Removing init bit 1'0 for non-memory siginal `\cain_test.\basesoc_wishbone_dat_r [17]` in process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:903$354`.
Removing init bit 1'0 for non-memory siginal `\cain_test.\basesoc_wishbone_dat_r [18]` in process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:903$354`.
Removing init bit 1'0 for non-memory siginal `\cain_test.\basesoc_wishbone_dat_r [19]` in process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:903$354`.
Removing init bit 1'0 for non-memory siginal `\cain_test.\basesoc_wishbone_dat_r [20]` in process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:903$354`.
Removing init bit 1'0 for non-memory siginal `\cain_test.\basesoc_wishbone_dat_r [21]` in process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:903$354`.
Removing init bit 1'0 for non-memory siginal `\cain_test.\basesoc_wishbone_dat_r [22]` in process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:903$354`.
Removing init bit 1'0 for non-memory siginal `\cain_test.\basesoc_wishbone_dat_r [23]` in process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:903$354`.
Removing init bit 1'0 for non-memory siginal `\cain_test.\basesoc_wishbone_dat_r [24]` in process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:903$354`.
Removing init bit 1'0 for non-memory siginal `\cain_test.\basesoc_wishbone_dat_r [25]` in process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:903$354`.
Removing init bit 1'0 for non-memory siginal `\cain_test.\basesoc_wishbone_dat_r [26]` in process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:903$354`.
Removing init bit 1'0 for non-memory siginal `\cain_test.\basesoc_wishbone_dat_r [27]` in process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:903$354`.
Removing init bit 1'0 for non-memory siginal `\cain_test.\basesoc_wishbone_dat_r [28]` in process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:903$354`.
Removing init bit 1'0 for non-memory siginal `\cain_test.\basesoc_wishbone_dat_r [29]` in process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:903$354`.
Removing init bit 1'0 for non-memory siginal `\cain_test.\basesoc_wishbone_dat_r [30]` in process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:903$354`.
Removing init bit 1'0 for non-memory siginal `\cain_test.\basesoc_wishbone_dat_r [31]` in process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:903$354`.
No latch inferred for signal `\cain_test.\basesoc_wishbone_ack' from process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:903$354'.
Removing init bit 1'0 for non-memory siginal `\cain_test.\basesoc_wishbone_ack` in process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:903$354`.
No latch inferred for signal `\cain_test.\basesoc_next_state' from process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:903$354'.
Removing init bit 1'0 for non-memory siginal `\cain_test.\basesoc_next_state` in process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:903$354`.
No latch inferred for signal `\cain_test.\ok_clear' from process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:895$351'.
Removing init bit 1'0 for non-memory siginal `\cain_test.\ok_clear` in process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:895$351`.
No latch inferred for signal `\cain_test.\timer_zero_clear' from process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:881$348'.
Removing init bit 1'0 for non-memory siginal `\cain_test.\timer_zero_clear` in process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:881$348`.
No latch inferred for signal `\cain_test.\uart_rx_fifo_wrport_adr' from process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:862$340'.
Removing init bit 1'0 for non-memory siginal `\cain_test.\uart_rx_fifo_wrport_adr [0]` in process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:862$340`.
Removing init bit 1'0 for non-memory siginal `\cain_test.\uart_rx_fifo_wrport_adr [1]` in process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:862$340`.
Removing init bit 1'0 for non-memory siginal `\cain_test.\uart_rx_fifo_wrport_adr [2]` in process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:862$340`.
Removing init bit 1'0 for non-memory siginal `\cain_test.\uart_rx_fifo_wrport_adr [3]` in process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:862$340`.
No latch inferred for signal `\cain_test.\uart_tx_fifo_wrport_adr' from process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:832$329'.
Removing init bit 1'0 for non-memory siginal `\cain_test.\uart_tx_fifo_wrport_adr [0]` in process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:832$329`.
Removing init bit 1'0 for non-memory siginal `\cain_test.\uart_tx_fifo_wrport_adr [1]` in process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:832$329`.
Removing init bit 1'0 for non-memory siginal `\cain_test.\uart_tx_fifo_wrport_adr [2]` in process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:832$329`.
Removing init bit 1'0 for non-memory siginal `\cain_test.\uart_tx_fifo_wrport_adr [3]` in process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:832$329`.
No latch inferred for signal `\cain_test.\uart_rx_clear' from process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:809$320'.
Removing init bit 1'0 for non-memory siginal `\cain_test.\uart_rx_clear` in process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:809$320`.
No latch inferred for signal `\cain_test.\uart_tx_clear' from process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:801$318'.
Removing init bit 1'0 for non-memory siginal `\cain_test.\uart_tx_clear` in process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:801$318`.
No latch inferred for signal `\cain_test.\rx_source_valid' from process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:735$305'.
Removing init bit 1'0 for non-memory siginal `\cain_test.\rx_source_valid` in process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:735$305`.
No latch inferred for signal `\cain_test.\rx_source_payload_data' from process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:735$305'.
Removing init bit 1'0 for non-memory siginal `\cain_test.\rx_source_payload_data [0]` in process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:735$305`.
Removing init bit 1'0 for non-memory siginal `\cain_test.\rx_source_payload_data [1]` in process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:735$305`.
Removing init bit 1'0 for non-memory siginal `\cain_test.\rx_source_payload_data [2]` in process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:735$305`.
Removing init bit 1'0 for non-memory siginal `\cain_test.\rx_source_payload_data [3]` in process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:735$305`.
Removing init bit 1'0 for non-memory siginal `\cain_test.\rx_source_payload_data [4]` in process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:735$305`.
Removing init bit 1'0 for non-memory siginal `\cain_test.\rx_source_payload_data [5]` in process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:735$305`.
Removing init bit 1'0 for non-memory siginal `\cain_test.\rx_source_payload_data [6]` in process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:735$305`.
Removing init bit 1'0 for non-memory siginal `\cain_test.\rx_source_payload_data [7]` in process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:735$305`.
No latch inferred for signal `\cain_test.\rx_enable' from process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:735$305'.
Removing init bit 1'0 for non-memory siginal `\cain_test.\rx_enable` in process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:735$305`.
No latch inferred for signal `\cain_test.\basesoc_rs232phyrx_next_state' from process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:735$305'.
Removing init bit 1'0 for non-memory siginal `\cain_test.\basesoc_rs232phyrx_next_state` in process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:735$305`.
No latch inferred for signal `\cain_test.\rx_count_rs232phyrx_next_value0' from process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:735$305'.
Removing init bit 1'0 for non-memory siginal `\cain_test.\rx_count_rs232phyrx_next_value0 [0]` in process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:735$305`.
Removing init bit 1'0 for non-memory siginal `\cain_test.\rx_count_rs232phyrx_next_value0 [1]` in process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:735$305`.
Removing init bit 1'0 for non-memory siginal `\cain_test.\rx_count_rs232phyrx_next_value0 [2]` in process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:735$305`.
Removing init bit 1'0 for non-memory siginal `\cain_test.\rx_count_rs232phyrx_next_value0 [3]` in process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:735$305`.
No latch inferred for signal `\cain_test.\rx_count_rs232phyrx_next_value_ce0' from process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:735$305'.
Removing init bit 1'0 for non-memory siginal `\cain_test.\rx_count_rs232phyrx_next_value_ce0` in process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:735$305`.
No latch inferred for signal `\cain_test.\rx_data_rs232phyrx_next_value1' from process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:735$305'.
Removing init bit 1'0 for non-memory siginal `\cain_test.\rx_data_rs232phyrx_next_value1 [0]` in process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:735$305`.
Removing init bit 1'0 for non-memory siginal `\cain_test.\rx_data_rs232phyrx_next_value1 [1]` in process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:735$305`.
Removing init bit 1'0 for non-memory siginal `\cain_test.\rx_data_rs232phyrx_next_value1 [2]` in process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:735$305`.
Removing init bit 1'0 for non-memory siginal `\cain_test.\rx_data_rs232phyrx_next_value1 [3]` in process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:735$305`.
Removing init bit 1'0 for non-memory siginal `\cain_test.\rx_data_rs232phyrx_next_value1 [4]` in process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:735$305`.
Removing init bit 1'0 for non-memory siginal `\cain_test.\rx_data_rs232phyrx_next_value1 [5]` in process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:735$305`.
Removing init bit 1'0 for non-memory siginal `\cain_test.\rx_data_rs232phyrx_next_value1 [6]` in process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:735$305`.
Removing init bit 1'0 for non-memory siginal `\cain_test.\rx_data_rs232phyrx_next_value1 [7]` in process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:735$305`.
No latch inferred for signal `\cain_test.\rx_data_rs232phyrx_next_value_ce1' from process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:735$305'.
Removing init bit 1'0 for non-memory siginal `\cain_test.\rx_data_rs232phyrx_next_value_ce1` in process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:735$305`.
No latch inferred for signal `\cain_test.\tx_sink_ready' from process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:693$302'.
Removing init bit 1'0 for non-memory siginal `\cain_test.\tx_sink_ready` in process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:693$302`.
No latch inferred for signal `\cain_test.\tx_enable' from process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:693$302'.
Removing init bit 1'0 for non-memory siginal `\cain_test.\tx_enable` in process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:693$302`.
No latch inferred for signal `\cain_test.\basesoc_rs232phytx_next_state' from process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:693$302'.
Removing init bit 1'0 for non-memory siginal `\cain_test.\basesoc_rs232phytx_next_state` in process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:693$302`.
No latch inferred for signal `\cain_test.\tx_count_rs232phytx_next_value0' from process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:693$302'.
Removing init bit 1'0 for non-memory siginal `\cain_test.\tx_count_rs232phytx_next_value0 [0]` in process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:693$302`.
Removing init bit 1'0 for non-memory siginal `\cain_test.\tx_count_rs232phytx_next_value0 [1]` in process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:693$302`.
Removing init bit 1'0 for non-memory siginal `\cain_test.\tx_count_rs232phytx_next_value0 [2]` in process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:693$302`.
Removing init bit 1'0 for non-memory siginal `\cain_test.\tx_count_rs232phytx_next_value0 [3]` in process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:693$302`.
No latch inferred for signal `\cain_test.\tx_count_rs232phytx_next_value_ce0' from process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:693$302'.
Removing init bit 1'0 for non-memory siginal `\cain_test.\tx_count_rs232phytx_next_value_ce0` in process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:693$302`.
No latch inferred for signal `\cain_test.\serial_tx_rs232phytx_next_value1' from process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:693$302'.
Removing init bit 1'0 for non-memory siginal `\cain_test.\serial_tx_rs232phytx_next_value1` in process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:693$302`.
No latch inferred for signal `\cain_test.\serial_tx_rs232phytx_next_value_ce1' from process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:693$302'.
Removing init bit 1'0 for non-memory siginal `\cain_test.\serial_tx_rs232phytx_next_value_ce1` in process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:693$302`.
No latch inferred for signal `\cain_test.\tx_data_rs232phytx_next_value2' from process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:693$302'.
Removing init bit 1'0 for non-memory siginal `\cain_test.\tx_data_rs232phytx_next_value2 [0]` in process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:693$302`.
Removing init bit 1'0 for non-memory siginal `\cain_test.\tx_data_rs232phytx_next_value2 [1]` in process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:693$302`.
Removing init bit 1'0 for non-memory siginal `\cain_test.\tx_data_rs232phytx_next_value2 [2]` in process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:693$302`.
Removing init bit 1'0 for non-memory siginal `\cain_test.\tx_data_rs232phytx_next_value2 [3]` in process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:693$302`.
Removing init bit 1'0 for non-memory siginal `\cain_test.\tx_data_rs232phytx_next_value2 [4]` in process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:693$302`.
Removing init bit 1'0 for non-memory siginal `\cain_test.\tx_data_rs232phytx_next_value2 [5]` in process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:693$302`.
Removing init bit 1'0 for non-memory siginal `\cain_test.\tx_data_rs232phytx_next_value2 [6]` in process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:693$302`.
Removing init bit 1'0 for non-memory siginal `\cain_test.\tx_data_rs232phytx_next_value2 [7]` in process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:693$302`.
No latch inferred for signal `\cain_test.\tx_data_rs232phytx_next_value_ce2' from process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:693$302'.
Removing init bit 1'0 for non-memory siginal `\cain_test.\tx_data_rs232phytx_next_value_ce2` in process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:693$302`.
No latch inferred for signal `\cain_test.\sram1_we' from process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:683$289'.
Removing init bit 1'0 for non-memory siginal `\cain_test.\sram1_we [0]` in process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:683$289`.
Removing init bit 1'0 for non-memory siginal `\cain_test.\sram1_we [1]` in process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:683$289`.
Removing init bit 1'0 for non-memory siginal `\cain_test.\sram1_we [2]` in process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:683$289`.
Removing init bit 1'0 for non-memory siginal `\cain_test.\sram1_we [3]` in process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:683$289`.
No latch inferred for signal `\cain_test.\sram0_we' from process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:673$276'.
Removing init bit 1'0 for non-memory siginal `\cain_test.\sram0_we [0]` in process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:673$276`.
Removing init bit 1'0 for non-memory siginal `\cain_test.\sram0_we [1]` in process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:673$276`.
Removing init bit 1'0 for non-memory siginal `\cain_test.\sram0_we [2]` in process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:673$276`.
Removing init bit 1'0 for non-memory siginal `\cain_test.\sram0_we [3]` in process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:673$276`.
No latch inferred for signal `\cain_test.\soc_rst' from process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:660$275'.
Removing init bit 1'0 for non-memory siginal `\cain_test.\soc_rst` in process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:660$275`.
No latch inferred for signal `\cain_test.\shared_dat_r' from process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:646$263'.
Removing init bit 1'0 for non-memory siginal `\cain_test.\shared_dat_r [0]` in process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:646$263`.
Removing init bit 1'0 for non-memory siginal `\cain_test.\shared_dat_r [1]` in process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:646$263`.
Removing init bit 1'0 for non-memory siginal `\cain_test.\shared_dat_r [2]` in process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:646$263`.
Removing init bit 1'0 for non-memory siginal `\cain_test.\shared_dat_r [3]` in process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:646$263`.
Removing init bit 1'0 for non-memory siginal `\cain_test.\shared_dat_r [4]` in process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:646$263`.
Removing init bit 1'0 for non-memory siginal `\cain_test.\shared_dat_r [5]` in process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:646$263`.
Removing init bit 1'0 for non-memory siginal `\cain_test.\shared_dat_r [6]` in process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:646$263`.
Removing init bit 1'0 for non-memory siginal `\cain_test.\shared_dat_r [7]` in process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:646$263`.
Removing init bit 1'0 for non-memory siginal `\cain_test.\shared_dat_r [8]` in process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:646$263`.
Removing init bit 1'0 for non-memory siginal `\cain_test.\shared_dat_r [9]` in process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:646$263`.
Removing init bit 1'0 for non-memory siginal `\cain_test.\shared_dat_r [10]` in process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:646$263`.
Removing init bit 1'0 for non-memory siginal `\cain_test.\shared_dat_r [11]` in process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:646$263`.
Removing init bit 1'0 for non-memory siginal `\cain_test.\shared_dat_r [12]` in process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:646$263`.
Removing init bit 1'0 for non-memory siginal `\cain_test.\shared_dat_r [13]` in process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:646$263`.
Removing init bit 1'0 for non-memory siginal `\cain_test.\shared_dat_r [14]` in process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:646$263`.
Removing init bit 1'0 for non-memory siginal `\cain_test.\shared_dat_r [15]` in process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:646$263`.
Removing init bit 1'0 for non-memory siginal `\cain_test.\shared_dat_r [16]` in process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:646$263`.
Removing init bit 1'0 for non-memory siginal `\cain_test.\shared_dat_r [17]` in process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:646$263`.
Removing init bit 1'0 for non-memory siginal `\cain_test.\shared_dat_r [18]` in process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:646$263`.
Removing init bit 1'0 for non-memory siginal `\cain_test.\shared_dat_r [19]` in process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:646$263`.
Removing init bit 1'0 for non-memory siginal `\cain_test.\shared_dat_r [20]` in process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:646$263`.
Removing init bit 1'0 for non-memory siginal `\cain_test.\shared_dat_r [21]` in process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:646$263`.
Removing init bit 1'0 for non-memory siginal `\cain_test.\shared_dat_r [22]` in process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:646$263`.
Removing init bit 1'0 for non-memory siginal `\cain_test.\shared_dat_r [23]` in process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:646$263`.
Removing init bit 1'0 for non-memory siginal `\cain_test.\shared_dat_r [24]` in process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:646$263`.
Removing init bit 1'0 for non-memory siginal `\cain_test.\shared_dat_r [25]` in process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:646$263`.
Removing init bit 1'0 for non-memory siginal `\cain_test.\shared_dat_r [26]` in process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:646$263`.
Removing init bit 1'0 for non-memory siginal `\cain_test.\shared_dat_r [27]` in process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:646$263`.
Removing init bit 1'0 for non-memory siginal `\cain_test.\shared_dat_r [28]` in process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:646$263`.
Removing init bit 1'0 for non-memory siginal `\cain_test.\shared_dat_r [29]` in process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:646$263`.
Removing init bit 1'0 for non-memory siginal `\cain_test.\shared_dat_r [30]` in process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:646$263`.
Removing init bit 1'0 for non-memory siginal `\cain_test.\shared_dat_r [31]` in process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:646$263`.
No latch inferred for signal `\cain_test.\shared_ack' from process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:646$263'.
Removing init bit 1'0 for non-memory siginal `\cain_test.\shared_ack` in process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:646$263`.
No latch inferred for signal `\cain_test.\error' from process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:646$263'.
Removing init bit 1'0 for non-memory siginal `\cain_test.\error` in process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:646$263`.
No latch inferred for signal `\cain_test.\slave_sel' from process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:605$248'.
Removing init bit 1'0 for non-memory siginal `\cain_test.\slave_sel [0]` in process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:605$248`.
Removing init bit 1'0 for non-memory siginal `\cain_test.\slave_sel [1]` in process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:605$248`.
Removing init bit 1'0 for non-memory siginal `\cain_test.\slave_sel [2]` in process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:605$248`.
Removing init bit 1'0 for non-memory siginal `\cain_test.\slave_sel [3]` in process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:605$248`.
No latch inferred for signal `\cain_test.\lm32_interrupt' from process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:585$239'.
Removing init bit 1'0 for non-memory siginal `\cain_test.\lm32_interrupt [0]` in process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:585$239`.
Removing init bit 1'0 for non-memory siginal `\cain_test.\lm32_interrupt [1]` in process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:585$239`.
Removing init bit 1'0 for non-memory siginal `\cain_test.\lm32_interrupt [2]` in process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:585$239`.
Removing init bit 1'0 for non-memory siginal `\cain_test.\lm32_interrupt [3]` in process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:585$239`.
Removing init bit 1'0 for non-memory siginal `\cain_test.\lm32_interrupt [4]` in process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:585$239`.
Removing init bit 1'0 for non-memory siginal `\cain_test.\lm32_interrupt [5]` in process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:585$239`.
Removing init bit 1'0 for non-memory siginal `\cain_test.\lm32_interrupt [6]` in process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:585$239`.
Removing init bit 1'0 for non-memory siginal `\cain_test.\lm32_interrupt [7]` in process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:585$239`.
Removing init bit 1'0 for non-memory siginal `\cain_test.\lm32_interrupt [8]` in process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:585$239`.
Removing init bit 1'0 for non-memory siginal `\cain_test.\lm32_interrupt [9]` in process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:585$239`.
Removing init bit 1'0 for non-memory siginal `\cain_test.\lm32_interrupt [10]` in process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:585$239`.
Removing init bit 1'0 for non-memory siginal `\cain_test.\lm32_interrupt [11]` in process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:585$239`.
Removing init bit 1'0 for non-memory siginal `\cain_test.\lm32_interrupt [12]` in process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:585$239`.
Removing init bit 1'0 for non-memory siginal `\cain_test.\lm32_interrupt [13]` in process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:585$239`.
Removing init bit 1'0 for non-memory siginal `\cain_test.\lm32_interrupt [14]` in process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:585$239`.
Removing init bit 1'0 for non-memory siginal `\cain_test.\lm32_interrupt [15]` in process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:585$239`.
Removing init bit 1'0 for non-memory siginal `\cain_test.\lm32_interrupt [16]` in process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:585$239`.
Removing init bit 1'0 for non-memory siginal `\cain_test.\lm32_interrupt [17]` in process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:585$239`.
Removing init bit 1'0 for non-memory siginal `\cain_test.\lm32_interrupt [18]` in process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:585$239`.
Removing init bit 1'0 for non-memory siginal `\cain_test.\lm32_interrupt [19]` in process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:585$239`.
Removing init bit 1'0 for non-memory siginal `\cain_test.\lm32_interrupt [20]` in process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:585$239`.
Removing init bit 1'0 for non-memory siginal `\cain_test.\lm32_interrupt [21]` in process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:585$239`.
Removing init bit 1'0 for non-memory siginal `\cain_test.\lm32_interrupt [22]` in process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:585$239`.
Removing init bit 1'0 for non-memory siginal `\cain_test.\lm32_interrupt [23]` in process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:585$239`.
Removing init bit 1'0 for non-memory siginal `\cain_test.\lm32_interrupt [24]` in process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:585$239`.
Removing init bit 1'0 for non-memory siginal `\cain_test.\lm32_interrupt [25]` in process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:585$239`.
Removing init bit 1'0 for non-memory siginal `\cain_test.\lm32_interrupt [26]` in process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:585$239`.
Removing init bit 1'0 for non-memory siginal `\cain_test.\lm32_interrupt [27]` in process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:585$239`.
Removing init bit 1'0 for non-memory siginal `\cain_test.\lm32_interrupt [28]` in process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:585$239`.
Removing init bit 1'0 for non-memory siginal `\cain_test.\lm32_interrupt [29]` in process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:585$239`.
Removing init bit 1'0 for non-memory siginal `\cain_test.\lm32_interrupt [30]` in process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:585$239`.
Removing init bit 1'0 for non-memory siginal `\cain_test.\lm32_interrupt [31]` in process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:585$239`.

24.5.8. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\TRELLIS_FF.\Q' using process `\TRELLIS_FF.$proc$/home/johan/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:350$223'.
  created $dff cell `$procdff$4502' with positive edge clock.
Creating register for signal `\DPR16X4C.\i' using process `\DPR16X4C.$proc$/home/johan/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:0$205'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/home/johan/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:281$166_EN' using process `\DPR16X4C.$proc$/home/johan/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:0$205'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/home/johan/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:281$167_EN' using process `\DPR16X4C.$proc$/home/johan/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:0$205'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/home/johan/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:281$168_EN' using process `\DPR16X4C.$proc$/home/johan/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:0$205'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/home/johan/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:281$169_EN' using process `\DPR16X4C.$proc$/home/johan/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:0$205'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/home/johan/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:281$170_EN' using process `\DPR16X4C.$proc$/home/johan/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:0$205'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/home/johan/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:281$171_EN' using process `\DPR16X4C.$proc$/home/johan/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:0$205'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/home/johan/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:281$172_EN' using process `\DPR16X4C.$proc$/home/johan/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:0$205'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/home/johan/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:281$173_EN' using process `\DPR16X4C.$proc$/home/johan/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:0$205'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/home/johan/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:281$174_EN' using process `\DPR16X4C.$proc$/home/johan/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:0$205'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/home/johan/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:281$175_EN' using process `\DPR16X4C.$proc$/home/johan/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:0$205'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/home/johan/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:281$176_EN' using process `\DPR16X4C.$proc$/home/johan/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:0$205'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/home/johan/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:281$177_EN' using process `\DPR16X4C.$proc$/home/johan/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:0$205'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/home/johan/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:281$178_EN' using process `\DPR16X4C.$proc$/home/johan/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:0$205'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/home/johan/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:281$179_EN' using process `\DPR16X4C.$proc$/home/johan/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:0$205'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/home/johan/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:281$180_EN' using process `\DPR16X4C.$proc$/home/johan/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:0$205'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/home/johan/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:287$181_ADDR' using process `\DPR16X4C.$proc$/home/johan/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:285$182'.
  created $dff cell `$procdff$4503' with positive edge clock.
Creating register for signal `\DPR16X4C.$memwr$\ram$/home/johan/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:287$181_DATA' using process `\DPR16X4C.$proc$/home/johan/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:285$182'.
  created $dff cell `$procdff$4504' with positive edge clock.
Creating register for signal `\DPR16X4C.$memwr$\ram$/home/johan/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:287$181_EN' using process `\DPR16X4C.$proc$/home/johan/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:285$182'.
  created $dff cell `$procdff$4505' with positive edge clock.
Creating register for signal `\TRELLIS_DPR16X4.\i' using process `\TRELLIS_DPR16X4.$proc$/home/johan/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:0$148'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/home/johan/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:207$106_EN' using process `\TRELLIS_DPR16X4.$proc$/home/johan/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:0$148'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/home/johan/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:207$107_EN' using process `\TRELLIS_DPR16X4.$proc$/home/johan/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:0$148'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/home/johan/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:207$108_EN' using process `\TRELLIS_DPR16X4.$proc$/home/johan/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:0$148'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/home/johan/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:207$109_EN' using process `\TRELLIS_DPR16X4.$proc$/home/johan/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:0$148'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/home/johan/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:207$110_EN' using process `\TRELLIS_DPR16X4.$proc$/home/johan/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:0$148'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/home/johan/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:207$111_EN' using process `\TRELLIS_DPR16X4.$proc$/home/johan/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:0$148'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/home/johan/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:207$112_EN' using process `\TRELLIS_DPR16X4.$proc$/home/johan/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:0$148'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/home/johan/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:207$113_EN' using process `\TRELLIS_DPR16X4.$proc$/home/johan/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:0$148'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/home/johan/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:207$114_EN' using process `\TRELLIS_DPR16X4.$proc$/home/johan/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:0$148'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/home/johan/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:207$115_EN' using process `\TRELLIS_DPR16X4.$proc$/home/johan/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:0$148'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/home/johan/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:207$116_EN' using process `\TRELLIS_DPR16X4.$proc$/home/johan/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:0$148'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/home/johan/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:207$117_EN' using process `\TRELLIS_DPR16X4.$proc$/home/johan/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:0$148'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/home/johan/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:207$118_EN' using process `\TRELLIS_DPR16X4.$proc$/home/johan/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:0$148'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/home/johan/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:207$119_EN' using process `\TRELLIS_DPR16X4.$proc$/home/johan/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:0$148'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/home/johan/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:207$120_EN' using process `\TRELLIS_DPR16X4.$proc$/home/johan/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:0$148'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/home/johan/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:207$121_EN' using process `\TRELLIS_DPR16X4.$proc$/home/johan/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:0$148'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/home/johan/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:223$122_ADDR' using process `\TRELLIS_DPR16X4.$proc$/home/johan/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:221$124'.
  created $dff cell `$procdff$4506' with positive edge clock.
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/home/johan/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:223$122_DATA' using process `\TRELLIS_DPR16X4.$proc$/home/johan/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:221$124'.
  created $dff cell `$procdff$4507' with positive edge clock.
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/home/johan/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:223$122_EN' using process `\TRELLIS_DPR16X4.$proc$/home/johan/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:221$124'.
  created $dff cell `$procdff$4508' with positive edge clock.
Creating register for signal `\TRELLIS_DPR16X4.\muxwre' using process `\TRELLIS_DPR16X4.$proc$/home/johan/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:213$123'.
  created direct connection (no actual register cell created).
Creating register for signal `$paramod$4010069ac6e9a3a66f147c50990e990d300ac9d1\lm32_ram.\ra' using process `$paramod$4010069ac6e9a3a66f147c50990e990d300ac9d1\lm32_ram.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_ram.v:124$1849'.
  created $dff cell `$procdff$4509' with positive edge clock.
Creating register for signal `$paramod$4010069ac6e9a3a66f147c50990e990d300ac9d1\lm32_ram.$memwr$\mem$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_ram.v:121$1837_ADDR' using process `$paramod$4010069ac6e9a3a66f147c50990e990d300ac9d1\lm32_ram.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_ram.v:119$1839'.
  created $dff cell `$procdff$4510' with positive edge clock.
Creating register for signal `$paramod$4010069ac6e9a3a66f147c50990e990d300ac9d1\lm32_ram.$memwr$\mem$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_ram.v:121$1837_DATA' using process `$paramod$4010069ac6e9a3a66f147c50990e990d300ac9d1\lm32_ram.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_ram.v:119$1839'.
  created $dff cell `$procdff$4511' with positive edge clock.
Creating register for signal `$paramod$4010069ac6e9a3a66f147c50990e990d300ac9d1\lm32_ram.$memwr$\mem$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_ram.v:121$1837_EN' using process `$paramod$4010069ac6e9a3a66f147c50990e990d300ac9d1\lm32_ram.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_ram.v:119$1839'.
  created $dff cell `$procdff$4512' with positive edge clock.
Creating register for signal `$paramod$f3303d10e1799d3cbc8660e13c29e3dbe3a7e282\lm32_ram.\ra' using process `$paramod$f3303d10e1799d3cbc8660e13c29e3dbe3a7e282\lm32_ram.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_ram.v:124$1836'.
  created $dff cell `$procdff$4513' with positive edge clock.
Creating register for signal `$paramod$f3303d10e1799d3cbc8660e13c29e3dbe3a7e282\lm32_ram.$memwr$\mem$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_ram.v:121$1824_ADDR' using process `$paramod$f3303d10e1799d3cbc8660e13c29e3dbe3a7e282\lm32_ram.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_ram.v:119$1826'.
  created $dff cell `$procdff$4514' with positive edge clock.
Creating register for signal `$paramod$f3303d10e1799d3cbc8660e13c29e3dbe3a7e282\lm32_ram.$memwr$\mem$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_ram.v:121$1824_DATA' using process `$paramod$f3303d10e1799d3cbc8660e13c29e3dbe3a7e282\lm32_ram.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_ram.v:119$1826'.
  created $dff cell `$procdff$4515' with positive edge clock.
Creating register for signal `$paramod$f3303d10e1799d3cbc8660e13c29e3dbe3a7e282\lm32_ram.$memwr$\mem$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_ram.v:121$1824_EN' using process `$paramod$f3303d10e1799d3cbc8660e13c29e3dbe3a7e282\lm32_ram.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_ram.v:119$1826'.
  created $dff cell `$procdff$4516' with positive edge clock.
Creating register for signal `$paramod$164a435f978821633aaf1d7254b962f5f6185a15\lm32_icache.\refill_offset' using process `$paramod$164a435f978821633aaf1d7254b962f5f6185a15\lm32_icache.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_icache.v:486$1818'.
  created $dff cell `$procdff$4517' with positive edge clock.
Creating register for signal `$paramod$164a435f978821633aaf1d7254b962f5f6185a15\lm32_icache.\state' using process `$paramod$164a435f978821633aaf1d7254b962f5f6185a15\lm32_icache.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_icache.v:400$1802'.
  created $dff cell `$procdff$4518' with positive edge clock.
Creating register for signal `$paramod$164a435f978821633aaf1d7254b962f5f6185a15\lm32_icache.\restart_request' using process `$paramod$164a435f978821633aaf1d7254b962f5f6185a15\lm32_icache.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_icache.v:400$1802'.
  created $dff cell `$procdff$4519' with positive edge clock.
Creating register for signal `$paramod$164a435f978821633aaf1d7254b962f5f6185a15\lm32_icache.\refill_address' using process `$paramod$164a435f978821633aaf1d7254b962f5f6185a15\lm32_icache.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_icache.v:400$1802'.
  created $dff cell `$procdff$4520' with positive edge clock.
Creating register for signal `$paramod$164a435f978821633aaf1d7254b962f5f6185a15\lm32_icache.\flush_set' using process `$paramod$164a435f978821633aaf1d7254b962f5f6185a15\lm32_icache.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_icache.v:400$1802'.
  created $dff cell `$procdff$4521' with positive edge clock.
Creating register for signal `$paramod$164a435f978821633aaf1d7254b962f5f6185a15\lm32_icache.\refilling' using process `$paramod$164a435f978821633aaf1d7254b962f5f6185a15\lm32_icache.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_icache.v:391$1800'.
  created $dff cell `$procdff$4522' with positive edge clock.
Creating register for signal `$paramod$164a435f978821633aaf1d7254b962f5f6185a15\lm32_dcache.\refill_offset' using process `$paramod$164a435f978821633aaf1d7254b962f5f6185a15\lm32_dcache.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_dcache.v:509$1776'.
  created $dff cell `$procdff$4523' with positive edge clock.
Creating register for signal `$paramod$164a435f978821633aaf1d7254b962f5f6185a15\lm32_dcache.\state' using process `$paramod$164a435f978821633aaf1d7254b962f5f6185a15\lm32_dcache.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_dcache.v:450$1749'.
  created $dff cell `$procdff$4524' with positive edge clock.
Creating register for signal `$paramod$164a435f978821633aaf1d7254b962f5f6185a15\lm32_dcache.\restart_request' using process `$paramod$164a435f978821633aaf1d7254b962f5f6185a15\lm32_dcache.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_dcache.v:450$1749'.
  created $dff cell `$procdff$4525' with positive edge clock.
Creating register for signal `$paramod$164a435f978821633aaf1d7254b962f5f6185a15\lm32_dcache.\refill_request' using process `$paramod$164a435f978821633aaf1d7254b962f5f6185a15\lm32_dcache.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_dcache.v:450$1749'.
  created $dff cell `$procdff$4526' with positive edge clock.
Creating register for signal `$paramod$164a435f978821633aaf1d7254b962f5f6185a15\lm32_dcache.\refill_address' using process `$paramod$164a435f978821633aaf1d7254b962f5f6185a15\lm32_dcache.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_dcache.v:450$1749'.
  created $dff cell `$procdff$4527' with positive edge clock.
Creating register for signal `$paramod$164a435f978821633aaf1d7254b962f5f6185a15\lm32_dcache.\flush_set' using process `$paramod$164a435f978821633aaf1d7254b962f5f6185a15\lm32_dcache.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_dcache.v:450$1749'.
  created $dff cell `$procdff$4528' with positive edge clock.
Creating register for signal `$paramod$164a435f978821633aaf1d7254b962f5f6185a15\lm32_dcache.\refilling' using process `$paramod$164a435f978821633aaf1d7254b962f5f6185a15\lm32_dcache.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_dcache.v:441$1747'.
  created $dff cell `$procdff$4529' with positive edge clock.
Creating register for signal `$paramod$31b35bded91617e6467faa54c2d50f3b7fa24923\lm32_instruction_unit.\bus_error_d' using process `$paramod$31b35bded91617e6467faa54c2d50f3b7fa24923\lm32_instruction_unit.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_instruction_unit.v:934$1706'.
  created $dff cell `$procdff$4530' with positive edge clock.
Creating register for signal `$paramod$31b35bded91617e6467faa54c2d50f3b7fa24923\lm32_instruction_unit.\instruction_d' using process `$paramod$31b35bded91617e6467faa54c2d50f3b7fa24923\lm32_instruction_unit.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_instruction_unit.v:934$1706'.
  created $dff cell `$procdff$4531' with positive edge clock.
Creating register for signal `$paramod$31b35bded91617e6467faa54c2d50f3b7fa24923\lm32_instruction_unit.\i_adr_o' using process `$paramod$31b35bded91617e6467faa54c2d50f3b7fa24923\lm32_instruction_unit.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_instruction_unit.v:743$1693'.
  created $dff cell `$procdff$4532' with positive edge clock.
Creating register for signal `$paramod$31b35bded91617e6467faa54c2d50f3b7fa24923\lm32_instruction_unit.\i_cyc_o' using process `$paramod$31b35bded91617e6467faa54c2d50f3b7fa24923\lm32_instruction_unit.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_instruction_unit.v:743$1693'.
  created $dff cell `$procdff$4533' with positive edge clock.
Creating register for signal `$paramod$31b35bded91617e6467faa54c2d50f3b7fa24923\lm32_instruction_unit.\i_stb_o' using process `$paramod$31b35bded91617e6467faa54c2d50f3b7fa24923\lm32_instruction_unit.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_instruction_unit.v:743$1693'.
  created $dff cell `$procdff$4534' with positive edge clock.
Creating register for signal `$paramod$31b35bded91617e6467faa54c2d50f3b7fa24923\lm32_instruction_unit.\i_cti_o' using process `$paramod$31b35bded91617e6467faa54c2d50f3b7fa24923\lm32_instruction_unit.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_instruction_unit.v:743$1693'.
  created $dff cell `$procdff$4535' with positive edge clock.
Creating register for signal `$paramod$31b35bded91617e6467faa54c2d50f3b7fa24923\lm32_instruction_unit.\i_lock_o' using process `$paramod$31b35bded91617e6467faa54c2d50f3b7fa24923\lm32_instruction_unit.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_instruction_unit.v:743$1693'.
  created $dff cell `$procdff$4536' with positive edge clock.
Creating register for signal `$paramod$31b35bded91617e6467faa54c2d50f3b7fa24923\lm32_instruction_unit.\icache_refill_ready' using process `$paramod$31b35bded91617e6467faa54c2d50f3b7fa24923\lm32_instruction_unit.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_instruction_unit.v:743$1693'.
  created $dff cell `$procdff$4537' with positive edge clock.
Creating register for signal `$paramod$31b35bded91617e6467faa54c2d50f3b7fa24923\lm32_instruction_unit.\icache_refill_data' using process `$paramod$31b35bded91617e6467faa54c2d50f3b7fa24923\lm32_instruction_unit.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_instruction_unit.v:743$1693'.
  created $dff cell `$procdff$4538' with positive edge clock.
Creating register for signal `$paramod$31b35bded91617e6467faa54c2d50f3b7fa24923\lm32_instruction_unit.\bus_error_f' using process `$paramod$31b35bded91617e6467faa54c2d50f3b7fa24923\lm32_instruction_unit.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_instruction_unit.v:743$1693'.
  created $dff cell `$procdff$4539' with positive edge clock.
Creating register for signal `$paramod$31b35bded91617e6467faa54c2d50f3b7fa24923\lm32_instruction_unit.\restart_address' using process `$paramod$31b35bded91617e6467faa54c2d50f3b7fa24923\lm32_instruction_unit.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_instruction_unit.v:686$1685'.
  created $dff cell `$procdff$4540' with positive edge clock.
Creating register for signal `$paramod$31b35bded91617e6467faa54c2d50f3b7fa24923\lm32_instruction_unit.\pc_f' using process `$paramod$31b35bded91617e6467faa54c2d50f3b7fa24923\lm32_instruction_unit.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_instruction_unit.v:649$1679'.
  created $dff cell `$procdff$4541' with positive edge clock.
Creating register for signal `$paramod$31b35bded91617e6467faa54c2d50f3b7fa24923\lm32_instruction_unit.\pc_d' using process `$paramod$31b35bded91617e6467faa54c2d50f3b7fa24923\lm32_instruction_unit.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_instruction_unit.v:649$1679'.
  created $dff cell `$procdff$4542' with positive edge clock.
Creating register for signal `$paramod$31b35bded91617e6467faa54c2d50f3b7fa24923\lm32_instruction_unit.\pc_x' using process `$paramod$31b35bded91617e6467faa54c2d50f3b7fa24923\lm32_instruction_unit.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_instruction_unit.v:649$1679'.
  created $dff cell `$procdff$4543' with positive edge clock.
Creating register for signal `$paramod$31b35bded91617e6467faa54c2d50f3b7fa24923\lm32_instruction_unit.\pc_m' using process `$paramod$31b35bded91617e6467faa54c2d50f3b7fa24923\lm32_instruction_unit.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_instruction_unit.v:649$1679'.
  created $dff cell `$procdff$4544' with positive edge clock.
Creating register for signal `$paramod$31b35bded91617e6467faa54c2d50f3b7fa24923\lm32_instruction_unit.\pc_w' using process `$paramod$31b35bded91617e6467faa54c2d50f3b7fa24923\lm32_instruction_unit.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_instruction_unit.v:649$1679'.
  created $dff cell `$procdff$4545' with positive edge clock.
Creating register for signal `$paramod$164a435f978821633aaf1d7254b962f5f6185a15\lm32_load_store_unit.\size_w' using process `$paramod$164a435f978821633aaf1d7254b962f5f6185a15\lm32_load_store_unit.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_load_store_unit.v:859$1533'.
  created $dff cell `$procdff$4546' with positive edge clock.
Creating register for signal `$paramod$164a435f978821633aaf1d7254b962f5f6185a15\lm32_load_store_unit.\sign_extend_w' using process `$paramod$164a435f978821633aaf1d7254b962f5f6185a15\lm32_load_store_unit.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_load_store_unit.v:859$1533'.
  created $dff cell `$procdff$4547' with positive edge clock.
Creating register for signal `$paramod$164a435f978821633aaf1d7254b962f5f6185a15\lm32_load_store_unit.\data_w' using process `$paramod$164a435f978821633aaf1d7254b962f5f6185a15\lm32_load_store_unit.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_load_store_unit.v:859$1533'.
  created $dff cell `$procdff$4548' with positive edge clock.
Creating register for signal `$paramod$164a435f978821633aaf1d7254b962f5f6185a15\lm32_load_store_unit.\size_m' using process `$paramod$164a435f978821633aaf1d7254b962f5f6185a15\lm32_load_store_unit.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_load_store_unit.v:817$1530'.
  created $dff cell `$procdff$4549' with positive edge clock.
Creating register for signal `$paramod$164a435f978821633aaf1d7254b962f5f6185a15\lm32_load_store_unit.\sign_extend_m' using process `$paramod$164a435f978821633aaf1d7254b962f5f6185a15\lm32_load_store_unit.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_load_store_unit.v:817$1530'.
  created $dff cell `$procdff$4550' with positive edge clock.
Creating register for signal `$paramod$164a435f978821633aaf1d7254b962f5f6185a15\lm32_load_store_unit.\store_data_m' using process `$paramod$164a435f978821633aaf1d7254b962f5f6185a15\lm32_load_store_unit.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_load_store_unit.v:817$1530'.
  created $dff cell `$procdff$4551' with positive edge clock.
Creating register for signal `$paramod$164a435f978821633aaf1d7254b962f5f6185a15\lm32_load_store_unit.\byte_enable_m' using process `$paramod$164a435f978821633aaf1d7254b962f5f6185a15\lm32_load_store_unit.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_load_store_unit.v:817$1530'.
  created $dff cell `$procdff$4552' with positive edge clock.
Creating register for signal `$paramod$164a435f978821633aaf1d7254b962f5f6185a15\lm32_load_store_unit.\dcache_select_m' using process `$paramod$164a435f978821633aaf1d7254b962f5f6185a15\lm32_load_store_unit.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_load_store_unit.v:817$1530'.
  created $dff cell `$procdff$4553' with positive edge clock.
Creating register for signal `$paramod$164a435f978821633aaf1d7254b962f5f6185a15\lm32_load_store_unit.\wb_select_m' using process `$paramod$164a435f978821633aaf1d7254b962f5f6185a15\lm32_load_store_unit.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_load_store_unit.v:817$1530'.
  created $dff cell `$procdff$4554' with positive edge clock.
Creating register for signal `$paramod$164a435f978821633aaf1d7254b962f5f6185a15\lm32_load_store_unit.\stall_wb_load' using process `$paramod$164a435f978821633aaf1d7254b962f5f6185a15\lm32_load_store_unit.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_load_store_unit.v:683$1501'.
  created $dff cell `$procdff$4555' with positive edge clock.
Creating register for signal `$paramod$164a435f978821633aaf1d7254b962f5f6185a15\lm32_load_store_unit.\d_dat_o' using process `$paramod$164a435f978821633aaf1d7254b962f5f6185a15\lm32_load_store_unit.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_load_store_unit.v:683$1501'.
  created $dff cell `$procdff$4556' with positive edge clock.
Creating register for signal `$paramod$164a435f978821633aaf1d7254b962f5f6185a15\lm32_load_store_unit.\d_adr_o' using process `$paramod$164a435f978821633aaf1d7254b962f5f6185a15\lm32_load_store_unit.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_load_store_unit.v:683$1501'.
  created $dff cell `$procdff$4557' with positive edge clock.
Creating register for signal `$paramod$164a435f978821633aaf1d7254b962f5f6185a15\lm32_load_store_unit.\d_cyc_o' using process `$paramod$164a435f978821633aaf1d7254b962f5f6185a15\lm32_load_store_unit.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_load_store_unit.v:683$1501'.
  created $dff cell `$procdff$4558' with positive edge clock.
Creating register for signal `$paramod$164a435f978821633aaf1d7254b962f5f6185a15\lm32_load_store_unit.\d_sel_o' using process `$paramod$164a435f978821633aaf1d7254b962f5f6185a15\lm32_load_store_unit.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_load_store_unit.v:683$1501'.
  created $dff cell `$procdff$4559' with positive edge clock.
Creating register for signal `$paramod$164a435f978821633aaf1d7254b962f5f6185a15\lm32_load_store_unit.\d_stb_o' using process `$paramod$164a435f978821633aaf1d7254b962f5f6185a15\lm32_load_store_unit.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_load_store_unit.v:683$1501'.
  created $dff cell `$procdff$4560' with positive edge clock.
Creating register for signal `$paramod$164a435f978821633aaf1d7254b962f5f6185a15\lm32_load_store_unit.\d_we_o' using process `$paramod$164a435f978821633aaf1d7254b962f5f6185a15\lm32_load_store_unit.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_load_store_unit.v:683$1501'.
  created $dff cell `$procdff$4561' with positive edge clock.
Creating register for signal `$paramod$164a435f978821633aaf1d7254b962f5f6185a15\lm32_load_store_unit.\d_cti_o' using process `$paramod$164a435f978821633aaf1d7254b962f5f6185a15\lm32_load_store_unit.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_load_store_unit.v:683$1501'.
  created $dff cell `$procdff$4562' with positive edge clock.
Creating register for signal `$paramod$164a435f978821633aaf1d7254b962f5f6185a15\lm32_load_store_unit.\d_lock_o' using process `$paramod$164a435f978821633aaf1d7254b962f5f6185a15\lm32_load_store_unit.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_load_store_unit.v:683$1501'.
  created $dff cell `$procdff$4563' with positive edge clock.
Creating register for signal `$paramod$164a435f978821633aaf1d7254b962f5f6185a15\lm32_load_store_unit.\dcache_refill_ready' using process `$paramod$164a435f978821633aaf1d7254b962f5f6185a15\lm32_load_store_unit.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_load_store_unit.v:683$1501'.
  created $dff cell `$procdff$4564' with positive edge clock.
Creating register for signal `$paramod$164a435f978821633aaf1d7254b962f5f6185a15\lm32_load_store_unit.\wb_data_m' using process `$paramod$164a435f978821633aaf1d7254b962f5f6185a15\lm32_load_store_unit.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_load_store_unit.v:683$1501'.
  created $dff cell `$procdff$4565' with positive edge clock.
Creating register for signal `$paramod$164a435f978821633aaf1d7254b962f5f6185a15\lm32_load_store_unit.\wb_load_complete' using process `$paramod$164a435f978821633aaf1d7254b962f5f6185a15\lm32_load_store_unit.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_load_store_unit.v:683$1501'.
  created $dff cell `$procdff$4566' with positive edge clock.
Creating register for signal `\lm32_shifter.\direction_m' using process `\lm32_shifter.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_shifter.v:138$1435'.
  created $dff cell `$procdff$4567' with positive edge clock.
Creating register for signal `\lm32_shifter.\right_shift_result' using process `\lm32_shifter.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_shifter.v:138$1435'.
  created $dff cell `$procdff$4568' with positive edge clock.
Creating register for signal `\lm32_multiplier.\multiplier' using process `\lm32_multiplier.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_multiplier.v:98$1420'.
  created $dff cell `$procdff$4569' with positive edge clock.
Creating register for signal `\lm32_multiplier.\result' using process `\lm32_multiplier.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_multiplier.v:98$1420'.
  created $dff cell `$procdff$4570' with positive edge clock.
Creating register for signal `\lm32_multiplier.\muliplicand' using process `\lm32_multiplier.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_multiplier.v:98$1420'.
  created $dff cell `$procdff$4571' with positive edge clock.
Creating register for signal `\lm32_multiplier.\product' using process `\lm32_multiplier.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_multiplier.v:98$1420'.
  created $dff cell `$procdff$4572' with positive edge clock.
Creating register for signal `\lm32_mc_arithmetic.\divide_by_zero_x' using process `\lm32_mc_arithmetic.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_mc_arithmetic.v:169$1403'.
  created $dff cell `$procdff$4573' with positive edge clock.
Creating register for signal `\lm32_mc_arithmetic.\result_x' using process `\lm32_mc_arithmetic.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_mc_arithmetic.v:169$1403'.
  created $dff cell `$procdff$4574' with positive edge clock.
Creating register for signal `\lm32_mc_arithmetic.\p' using process `\lm32_mc_arithmetic.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_mc_arithmetic.v:169$1403'.
  created $dff cell `$procdff$4575' with positive edge clock.
Creating register for signal `\lm32_mc_arithmetic.\a' using process `\lm32_mc_arithmetic.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_mc_arithmetic.v:169$1403'.
  created $dff cell `$procdff$4576' with positive edge clock.
Creating register for signal `\lm32_mc_arithmetic.\b' using process `\lm32_mc_arithmetic.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_mc_arithmetic.v:169$1403'.
  created $dff cell `$procdff$4577' with positive edge clock.
Creating register for signal `\lm32_mc_arithmetic.\state' using process `\lm32_mc_arithmetic.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_mc_arithmetic.v:169$1403'.
  created $dff cell `$procdff$4578' with positive edge clock.
Creating register for signal `\lm32_mc_arithmetic.\cycles' using process `\lm32_mc_arithmetic.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_mc_arithmetic.v:169$1403'.
  created $dff cell `$procdff$4579' with positive edge clock.
Creating register for signal `\lm32_interrupt.\ie' using process `\lm32_interrupt.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_interrupt.v:232$1393'.
  created $dff cell `$procdff$4580' with positive edge clock.
Creating register for signal `\lm32_interrupt.\eie' using process `\lm32_interrupt.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_interrupt.v:232$1393'.
  created $dff cell `$procdff$4581' with positive edge clock.
Creating register for signal `\lm32_interrupt.\im' using process `\lm32_interrupt.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_interrupt.v:232$1393'.
  created $dff cell `$procdff$4582' with positive edge clock.
Creating register for signal `$paramod$0a4a5971539a8ad3683ba966c63b43a1ebbd23c4\dpram.\dout' using process `$paramod$0a4a5971539a8ad3683ba966c63b43a1ebbd23c4\dpram.$proc$/home/johan/Descargas/I2S/rd1101/source/verilog/dpram_rtl.v:43$1385'.
  created $dff cell `$procdff$4583' with positive edge clock.
Creating register for signal `$paramod$09696cbc2f92cfa3ffe58dbfa9acc06a8de5ed95\i2s_codec.\data_in' using process `$paramod$09696cbc2f92cfa3ffe58dbfa9acc06a8de5ed95\i2s_codec.$proc$/home/johan/Descargas/I2S/rd1101/source/verilog/i2s_codec.v:150$1285'.
  created $dff cell `$procdff$4584' with positive edge clock.
Creating register for signal `$paramod$09696cbc2f92cfa3ffe58dbfa9acc06a8de5ed95\i2s_codec.\evt_hsbf' using process `$paramod$09696cbc2f92cfa3ffe58dbfa9acc06a8de5ed95\i2s_codec.$proc$/home/johan/Descargas/I2S/rd1101/source/verilog/i2s_codec.v:150$1285'.
  created $dff cell `$procdff$4585' with positive edge clock.
Creating register for signal `$paramod$09696cbc2f92cfa3ffe58dbfa9acc06a8de5ed95\i2s_codec.\evt_lsbf' using process `$paramod$09696cbc2f92cfa3ffe58dbfa9acc06a8de5ed95\i2s_codec.$proc$/home/johan/Descargas/I2S/rd1101/source/verilog/i2s_codec.v:150$1285'.
  created $dff cell `$procdff$4586' with positive edge clock.
Creating register for signal `$paramod$09696cbc2f92cfa3ffe58dbfa9acc06a8de5ed95\i2s_codec.\i2s_sd' using process `$paramod$09696cbc2f92cfa3ffe58dbfa9acc06a8de5ed95\i2s_codec.$proc$/home/johan/Descargas/I2S/rd1101/source/verilog/i2s_codec.v:150$1285'.
  created $dff cell `$procdff$4587' with positive edge clock.
Creating register for signal `$paramod$09696cbc2f92cfa3ffe58dbfa9acc06a8de5ed95\i2s_codec.\imem_rdwr' using process `$paramod$09696cbc2f92cfa3ffe58dbfa9acc06a8de5ed95\i2s_codec.$proc$/home/johan/Descargas/I2S/rd1101/source/verilog/i2s_codec.v:150$1285'.
  created $dff cell `$procdff$4588' with positive edge clock.
Creating register for signal `$paramod$09696cbc2f92cfa3ffe58dbfa9acc06a8de5ed95\i2s_codec.\adr_cnt' using process `$paramod$09696cbc2f92cfa3ffe58dbfa9acc06a8de5ed95\i2s_codec.$proc$/home/johan/Descargas/I2S/rd1101/source/verilog/i2s_codec.v:150$1285'.
  created $dff cell `$procdff$4589' with positive edge clock.
Creating register for signal `$paramod$09696cbc2f92cfa3ffe58dbfa9acc06a8de5ed95\i2s_codec.\sd_ctrl' using process `$paramod$09696cbc2f92cfa3ffe58dbfa9acc06a8de5ed95\i2s_codec.$proc$/home/johan/Descargas/I2S/rd1101/source/verilog/i2s_codec.v:150$1285'.
  created $dff cell `$procdff$4590' with positive edge clock.
Creating register for signal `$paramod$09696cbc2f92cfa3ffe58dbfa9acc06a8de5ed95\i2s_codec.\bit_cnt' using process `$paramod$09696cbc2f92cfa3ffe58dbfa9acc06a8de5ed95\i2s_codec.$proc$/home/johan/Descargas/I2S/rd1101/source/verilog/i2s_codec.v:150$1285'.
  created $dff cell `$procdff$4591' with positive edge clock.
Creating register for signal `$paramod$09696cbc2f92cfa3ffe58dbfa9acc06a8de5ed95\i2s_codec.\bits_to_trx' using process `$paramod$09696cbc2f92cfa3ffe58dbfa9acc06a8de5ed95\i2s_codec.$proc$/home/johan/Descargas/I2S/rd1101/source/verilog/i2s_codec.v:150$1285'.
  created $dff cell `$procdff$4592' with positive edge clock.
Creating register for signal `$paramod$09696cbc2f92cfa3ffe58dbfa9acc06a8de5ed95\i2s_codec.\new_word' using process `$paramod$09696cbc2f92cfa3ffe58dbfa9acc06a8de5ed95\i2s_codec.$proc$/home/johan/Descargas/I2S/rd1101/source/verilog/i2s_codec.v:150$1285'.
  created $dff cell `$procdff$4593' with positive edge clock.
Creating register for signal `$paramod$09696cbc2f92cfa3ffe58dbfa9acc06a8de5ed95\i2s_codec.$bitselwrite$mask$/home/johan/Descargas/I2S/rd1101/source/verilog/i2s_codec.v:206$1261' using process `$paramod$09696cbc2f92cfa3ffe58dbfa9acc06a8de5ed95\i2s_codec.$proc$/home/johan/Descargas/I2S/rd1101/source/verilog/i2s_codec.v:150$1285'.
  created $dff cell `$procdff$4594' with positive edge clock.
Creating register for signal `$paramod$09696cbc2f92cfa3ffe58dbfa9acc06a8de5ed95\i2s_codec.$bitselwrite$data$/home/johan/Descargas/I2S/rd1101/source/verilog/i2s_codec.v:206$1262' using process `$paramod$09696cbc2f92cfa3ffe58dbfa9acc06a8de5ed95\i2s_codec.$proc$/home/johan/Descargas/I2S/rd1101/source/verilog/i2s_codec.v:150$1285'.
  created $dff cell `$procdff$4595' with positive edge clock.
Creating register for signal `$paramod$09696cbc2f92cfa3ffe58dbfa9acc06a8de5ed95\i2s_codec.$bitselwrite$mask$/home/johan/Descargas/I2S/rd1101/source/verilog/i2s_codec.v:209$1263' using process `$paramod$09696cbc2f92cfa3ffe58dbfa9acc06a8de5ed95\i2s_codec.$proc$/home/johan/Descargas/I2S/rd1101/source/verilog/i2s_codec.v:150$1285'.
  created $dff cell `$procdff$4596' with positive edge clock.
Creating register for signal `$paramod$09696cbc2f92cfa3ffe58dbfa9acc06a8de5ed95\i2s_codec.$bitselwrite$data$/home/johan/Descargas/I2S/rd1101/source/verilog/i2s_codec.v:209$1264' using process `$paramod$09696cbc2f92cfa3ffe58dbfa9acc06a8de5ed95\i2s_codec.$proc$/home/johan/Descargas/I2S/rd1101/source/verilog/i2s_codec.v:150$1285'.
  created $dff cell `$procdff$4597' with positive edge clock.
Creating register for signal `$paramod$09696cbc2f92cfa3ffe58dbfa9acc06a8de5ed95\i2s_codec.$lookahead\data_in$1284' using process `$paramod$09696cbc2f92cfa3ffe58dbfa9acc06a8de5ed95\i2s_codec.$proc$/home/johan/Descargas/I2S/rd1101/source/verilog/i2s_codec.v:150$1285'.
  created $dff cell `$procdff$4598' with positive edge clock.
Creating register for signal `$paramod$09696cbc2f92cfa3ffe58dbfa9acc06a8de5ed95\i2s_codec.\ws_pos_edge' using process `$paramod$09696cbc2f92cfa3ffe58dbfa9acc06a8de5ed95\i2s_codec.$proc$/home/johan/Descargas/I2S/rd1101/source/verilog/i2s_codec.v:117$1275'.
  created $dff cell `$procdff$4599' with positive edge clock.
Creating register for signal `$paramod$09696cbc2f92cfa3ffe58dbfa9acc06a8de5ed95\i2s_codec.\ws_neg_edge' using process `$paramod$09696cbc2f92cfa3ffe58dbfa9acc06a8de5ed95\i2s_codec.$proc$/home/johan/Descargas/I2S/rd1101/source/verilog/i2s_codec.v:117$1275'.
  created $dff cell `$procdff$4600' with positive edge clock.
Creating register for signal `$paramod$09696cbc2f92cfa3ffe58dbfa9acc06a8de5ed95\i2s_codec.\i2s_ws_o' using process `$paramod$09696cbc2f92cfa3ffe58dbfa9acc06a8de5ed95\i2s_codec.$proc$/home/johan/Descargas/I2S/rd1101/source/verilog/i2s_codec.v:117$1275'.
  created $dff cell `$procdff$4601' with positive edge clock.
Creating register for signal `$paramod$09696cbc2f92cfa3ffe58dbfa9acc06a8de5ed95\i2s_codec.\ws_cnt' using process `$paramod$09696cbc2f92cfa3ffe58dbfa9acc06a8de5ed95\i2s_codec.$proc$/home/johan/Descargas/I2S/rd1101/source/verilog/i2s_codec.v:117$1275'.
  created $dff cell `$procdff$4602' with positive edge clock.
Creating register for signal `$paramod$09696cbc2f92cfa3ffe58dbfa9acc06a8de5ed95\i2s_codec.\i2s_clk_en' using process `$paramod$09696cbc2f92cfa3ffe58dbfa9acc06a8de5ed95\i2s_codec.$proc$/home/johan/Descargas/I2S/rd1101/source/verilog/i2s_codec.v:94$1269'.
  created $dff cell `$procdff$4603' with positive edge clock.
Creating register for signal `$paramod$09696cbc2f92cfa3ffe58dbfa9acc06a8de5ed95\i2s_codec.\clk_cnt' using process `$paramod$09696cbc2f92cfa3ffe58dbfa9acc06a8de5ed95\i2s_codec.$proc$/home/johan/Descargas/I2S/rd1101/source/verilog/i2s_codec.v:94$1269'.
  created $dff cell `$procdff$4604' with positive edge clock.
Creating register for signal `$paramod$09696cbc2f92cfa3ffe58dbfa9acc06a8de5ed95\i2s_codec.\toggle' using process `$paramod$09696cbc2f92cfa3ffe58dbfa9acc06a8de5ed95\i2s_codec.$proc$/home/johan/Descargas/I2S/rd1101/source/verilog/i2s_codec.v:94$1269'.
  created $dff cell `$procdff$4605' with positive edge clock.
Creating register for signal `$paramod$09696cbc2f92cfa3ffe58dbfa9acc06a8de5ed95\i2s_codec.\neg_edge' using process `$paramod$09696cbc2f92cfa3ffe58dbfa9acc06a8de5ed95\i2s_codec.$proc$/home/johan/Descargas/I2S/rd1101/source/verilog/i2s_codec.v:94$1269'.
  created $dff cell `$procdff$4606' with positive edge clock.
Creating register for signal `$paramod$09696cbc2f92cfa3ffe58dbfa9acc06a8de5ed95\i2s_codec.\enable16_counter' using process `$paramod$09696cbc2f92cfa3ffe58dbfa9acc06a8de5ed95\i2s_codec.$proc$/home/johan/Descargas/I2S/rd1101/source/verilog/i2s_codec.v:80$1266'.
  created $dff cell `$procdff$4607' with positive edge clock.
Creating register for signal `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.$memwr$\registers$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:3037$883_ADDR' using process `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:3033$1253'.
  created $dff cell `$procdff$4608' with positive edge clock.
Creating register for signal `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.$memwr$\registers$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:3037$883_DATA' using process `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:3033$1253'.
  created $dff cell `$procdff$4609' with positive edge clock.
Creating register for signal `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.$memwr$\registers$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:3037$883_EN' using process `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:3033$1253'.
  created $dff cell `$procdff$4610' with positive edge clock.
Creating register for signal `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.\load_x' using process `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:2678$1223'.
  created $dff cell `$procdff$4611' with positive edge clock.
Creating register for signal `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.\load_m' using process `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:2678$1223'.
  created $dff cell `$procdff$4612' with positive edge clock.
Creating register for signal `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.\store_x' using process `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:2678$1223'.
  created $dff cell `$procdff$4613' with positive edge clock.
Creating register for signal `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.\store_m' using process `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:2678$1223'.
  created $dff cell `$procdff$4614' with positive edge clock.
Creating register for signal `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.\size_x' using process `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:2678$1223'.
  created $dff cell `$procdff$4615' with positive edge clock.
Creating register for signal `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.\branch_x' using process `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:2678$1223'.
  created $dff cell `$procdff$4616' with positive edge clock.
Creating register for signal `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.\branch_predict_x' using process `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:2678$1223'.
  created $dff cell `$procdff$4617' with positive edge clock.
Creating register for signal `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.\branch_predict_taken_x' using process `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:2678$1223'.
  created $dff cell `$procdff$4618' with positive edge clock.
Creating register for signal `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.\branch_m' using process `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:2678$1223'.
  created $dff cell `$procdff$4619' with positive edge clock.
Creating register for signal `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.\branch_predict_m' using process `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:2678$1223'.
  created $dff cell `$procdff$4620' with positive edge clock.
Creating register for signal `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.\branch_predict_taken_m' using process `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:2678$1223'.
  created $dff cell `$procdff$4621' with positive edge clock.
Creating register for signal `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.\branch_target_x' using process `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:2678$1223'.
  created $dff cell `$procdff$4622' with positive edge clock.
Creating register for signal `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.\branch_target_m' using process `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:2678$1223'.
  created $dff cell `$procdff$4623' with positive edge clock.
Creating register for signal `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.\x_result_sel_csr_x' using process `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:2678$1223'.
  created $dff cell `$procdff$4624' with positive edge clock.
Creating register for signal `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.\x_result_sel_mc_arith_x' using process `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:2678$1223'.
  created $dff cell `$procdff$4625' with positive edge clock.
Creating register for signal `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.\x_result_sel_sext_x' using process `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:2678$1223'.
  created $dff cell `$procdff$4626' with positive edge clock.
Creating register for signal `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.\x_result_sel_logic_x' using process `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:2678$1223'.
  created $dff cell `$procdff$4627' with positive edge clock.
Creating register for signal `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.\x_result_sel_add_x' using process `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:2678$1223'.
  created $dff cell `$procdff$4628' with positive edge clock.
Creating register for signal `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.\m_result_sel_compare_x' using process `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:2678$1223'.
  created $dff cell `$procdff$4629' with positive edge clock.
Creating register for signal `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.\m_result_sel_compare_m' using process `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:2678$1223'.
  created $dff cell `$procdff$4630' with positive edge clock.
Creating register for signal `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.\m_result_sel_shift_x' using process `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:2678$1223'.
  created $dff cell `$procdff$4631' with positive edge clock.
Creating register for signal `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.\m_result_sel_shift_m' using process `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:2678$1223'.
  created $dff cell `$procdff$4632' with positive edge clock.
Creating register for signal `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.\w_result_sel_load_x' using process `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:2678$1223'.
  created $dff cell `$procdff$4633' with positive edge clock.
Creating register for signal `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.\w_result_sel_load_m' using process `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:2678$1223'.
  created $dff cell `$procdff$4634' with positive edge clock.
Creating register for signal `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.\w_result_sel_load_w' using process `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:2678$1223'.
  created $dff cell `$procdff$4635' with positive edge clock.
Creating register for signal `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.\w_result_sel_mul_x' using process `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:2678$1223'.
  created $dff cell `$procdff$4636' with positive edge clock.
Creating register for signal `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.\w_result_sel_mul_m' using process `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:2678$1223'.
  created $dff cell `$procdff$4637' with positive edge clock.
Creating register for signal `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.\w_result_sel_mul_w' using process `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:2678$1223'.
  created $dff cell `$procdff$4638' with positive edge clock.
Creating register for signal `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.\x_bypass_enable_x' using process `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:2678$1223'.
  created $dff cell `$procdff$4639' with positive edge clock.
Creating register for signal `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.\m_bypass_enable_x' using process `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:2678$1223'.
  created $dff cell `$procdff$4640' with positive edge clock.
Creating register for signal `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.\m_bypass_enable_m' using process `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:2678$1223'.
  created $dff cell `$procdff$4641' with positive edge clock.
Creating register for signal `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.\sign_extend_x' using process `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:2678$1223'.
  created $dff cell `$procdff$4642' with positive edge clock.
Creating register for signal `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.\write_enable_x' using process `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:2678$1223'.
  created $dff cell `$procdff$4643' with positive edge clock.
Creating register for signal `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.\write_enable_m' using process `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:2678$1223'.
  created $dff cell `$procdff$4644' with positive edge clock.
Creating register for signal `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.\write_enable_w' using process `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:2678$1223'.
  created $dff cell `$procdff$4645' with positive edge clock.
Creating register for signal `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.\write_idx_x' using process `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:2678$1223'.
  created $dff cell `$procdff$4646' with positive edge clock.
Creating register for signal `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.\write_idx_m' using process `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:2678$1223'.
  created $dff cell `$procdff$4647' with positive edge clock.
Creating register for signal `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.\write_idx_w' using process `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:2678$1223'.
  created $dff cell `$procdff$4648' with positive edge clock.
Creating register for signal `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.\csr_x' using process `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:2678$1223'.
  created $dff cell `$procdff$4649' with positive edge clock.
Creating register for signal `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.\condition_x' using process `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:2678$1223'.
  created $dff cell `$procdff$4650' with positive edge clock.
Creating register for signal `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.\scall_x' using process `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:2678$1223'.
  created $dff cell `$procdff$4651' with positive edge clock.
Creating register for signal `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.\eret_x' using process `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:2678$1223'.
  created $dff cell `$procdff$4652' with positive edge clock.
Creating register for signal `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.\eret_m' using process `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:2678$1223'.
  created $dff cell `$procdff$4653' with positive edge clock.
Creating register for signal `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.\csr_write_enable_x' using process `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:2678$1223'.
  created $dff cell `$procdff$4654' with positive edge clock.
Creating register for signal `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.\bus_error_x' using process `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:2678$1223'.
  created $dff cell `$procdff$4655' with positive edge clock.
Creating register for signal `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.\data_bus_error_exception_m' using process `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:2678$1223'.
  created $dff cell `$procdff$4656' with positive edge clock.
Creating register for signal `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.\memop_pc_w' using process `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:2678$1223'.
  created $dff cell `$procdff$4657' with positive edge clock.
Creating register for signal `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.\operand_0_x' using process `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:2678$1223'.
  created $dff cell `$procdff$4658' with positive edge clock.
Creating register for signal `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.\operand_1_x' using process `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:2678$1223'.
  created $dff cell `$procdff$4659' with positive edge clock.
Creating register for signal `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.\store_operand_x' using process `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:2678$1223'.
  created $dff cell `$procdff$4660' with positive edge clock.
Creating register for signal `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.\operand_m' using process `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:2678$1223'.
  created $dff cell `$procdff$4661' with positive edge clock.
Creating register for signal `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.\operand_w' using process `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:2678$1223'.
  created $dff cell `$procdff$4662' with positive edge clock.
Creating register for signal `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.\adder_op_x' using process `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:2678$1223'.
  created $dff cell `$procdff$4663' with positive edge clock.
Creating register for signal `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.\adder_op_x_n' using process `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:2678$1223'.
  created $dff cell `$procdff$4664' with positive edge clock.
Creating register for signal `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.\logic_op_x' using process `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:2678$1223'.
  created $dff cell `$procdff$4665' with positive edge clock.
Creating register for signal `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.\direction_x' using process `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:2678$1223'.
  created $dff cell `$procdff$4666' with positive edge clock.
Creating register for signal `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.\dflush_m' using process `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:2678$1223'.
  created $dff cell `$procdff$4667' with positive edge clock.
Creating register for signal `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.\condition_met_m' using process `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:2678$1223'.
  created $dff cell `$procdff$4668' with positive edge clock.
Creating register for signal `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.\exception_m' using process `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:2678$1223'.
  created $dff cell `$procdff$4669' with positive edge clock.
Creating register for signal `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.\exception_w' using process `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:2678$1223'.
  created $dff cell `$procdff$4670' with positive edge clock.
Creating register for signal `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.\valid_f' using process `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:2628$1199'.
  created $dff cell `$procdff$4671' with positive edge clock.
Creating register for signal `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.\valid_d' using process `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:2628$1199'.
  created $dff cell `$procdff$4672' with positive edge clock.
Creating register for signal `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.\valid_x' using process `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:2628$1199'.
  created $dff cell `$procdff$4673' with positive edge clock.
Creating register for signal `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.\valid_m' using process `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:2628$1199'.
  created $dff cell `$procdff$4674' with positive edge clock.
Creating register for signal `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.\valid_w' using process `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:2628$1199'.
  created $dff cell `$procdff$4675' with positive edge clock.
Creating register for signal `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.\data_bus_error_seen' using process `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:2555$1181'.
  created $dff cell `$procdff$4676' with positive edge clock.
Creating register for signal `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.\cc' using process `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:2544$1178'.
  created $dff cell `$procdff$4677' with positive edge clock.
Creating register for signal `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.\eba' using process `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:2509$1171'.
  created $dff cell `$procdff$4678' with positive edge clock.
Creating register for signal `\cain_test.\storage_2_dat1' using process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:2012$645'.
  created $dff cell `$procdff$4679' with positive edge clock.
Creating register for signal `\cain_test.\storage_2_dat0' using process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:2007$637'.
  created $dff cell `$procdff$4680' with positive edge clock.
Creating register for signal `\cain_test.$memwr$\storage_2$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:2009$237_ADDR' using process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:2007$637'.
  created $dff cell `$procdff$4681' with positive edge clock.
Creating register for signal `\cain_test.$memwr$\storage_2$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:2009$237_DATA' using process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:2007$637'.
  created $dff cell `$procdff$4682' with positive edge clock.
Creating register for signal `\cain_test.$memwr$\storage_2$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:2009$237_EN' using process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:2007$637'.
  created $dff cell `$procdff$4683' with positive edge clock.
Creating register for signal `\cain_test.\storage_1_dat1' using process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1991$635'.
  created $dff cell `$procdff$4684' with positive edge clock.
Creating register for signal `\cain_test.\storage_1_dat0' using process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1986$627'.
  created $dff cell `$procdff$4685' with positive edge clock.
Creating register for signal `\cain_test.$memwr$\storage_1$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1988$236_ADDR' using process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1986$627'.
  created $dff cell `$procdff$4686' with positive edge clock.
Creating register for signal `\cain_test.$memwr$\storage_1$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1988$236_DATA' using process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1986$627'.
  created $dff cell `$procdff$4687' with positive edge clock.
Creating register for signal `\cain_test.$memwr$\storage_1$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1988$236_EN' using process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1986$627'.
  created $dff cell `$procdff$4688' with positive edge clock.
Creating register for signal `\cain_test.\mem_adr0' using process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1972$625'.
  created $dff cell `$procdff$4689' with positive edge clock.
Creating register for signal `\cain_test.\main_ram_adr0' using process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1949$599'.
  created $dff cell `$procdff$4690' with positive edge clock.
Creating register for signal `\cain_test.$memwr$\main_ram$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1951$232_ADDR' using process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1949$599'.
  created $dff cell `$procdff$4691' with positive edge clock.
Creating register for signal `\cain_test.$memwr$\main_ram$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1951$232_DATA' using process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1949$599'.
  created $dff cell `$procdff$4692' with positive edge clock.
Creating register for signal `\cain_test.$memwr$\main_ram$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1951$232_EN' using process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1949$599'.
  created $dff cell `$procdff$4693' with positive edge clock.
Creating register for signal `\cain_test.$memwr$\main_ram$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1953$233_ADDR' using process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1949$599'.
  created $dff cell `$procdff$4694' with positive edge clock.
Creating register for signal `\cain_test.$memwr$\main_ram$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1953$233_DATA' using process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1949$599'.
  created $dff cell `$procdff$4695' with positive edge clock.
Creating register for signal `\cain_test.$memwr$\main_ram$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1953$233_EN' using process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1949$599'.
  created $dff cell `$procdff$4696' with positive edge clock.
Creating register for signal `\cain_test.$memwr$\main_ram$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1955$234_ADDR' using process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1949$599'.
  created $dff cell `$procdff$4697' with positive edge clock.
Creating register for signal `\cain_test.$memwr$\main_ram$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1955$234_DATA' using process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1949$599'.
  created $dff cell `$procdff$4698' with positive edge clock.
Creating register for signal `\cain_test.$memwr$\main_ram$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1955$234_EN' using process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1949$599'.
  created $dff cell `$procdff$4699' with positive edge clock.
Creating register for signal `\cain_test.$memwr$\main_ram$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1957$235_ADDR' using process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1949$599'.
  created $dff cell `$procdff$4700' with positive edge clock.
Creating register for signal `\cain_test.$memwr$\main_ram$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1957$235_DATA' using process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1949$599'.
  created $dff cell `$procdff$4701' with positive edge clock.
Creating register for signal `\cain_test.$memwr$\main_ram$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1957$235_EN' using process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1949$599'.
  created $dff cell `$procdff$4702' with positive edge clock.
Creating register for signal `\cain_test.\sram_adr0' using process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1926$573'.
  created $dff cell `$procdff$4703' with positive edge clock.
Creating register for signal `\cain_test.$memwr$\sram$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1928$228_ADDR' using process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1926$573'.
  created $dff cell `$procdff$4704' with positive edge clock.
Creating register for signal `\cain_test.$memwr$\sram$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1928$228_DATA' using process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1926$573'.
  created $dff cell `$procdff$4705' with positive edge clock.
Creating register for signal `\cain_test.$memwr$\sram$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1928$228_EN' using process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1926$573'.
  created $dff cell `$procdff$4706' with positive edge clock.
Creating register for signal `\cain_test.$memwr$\sram$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1930$229_ADDR' using process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1926$573'.
  created $dff cell `$procdff$4707' with positive edge clock.
Creating register for signal `\cain_test.$memwr$\sram$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1930$229_DATA' using process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1926$573'.
  created $dff cell `$procdff$4708' with positive edge clock.
Creating register for signal `\cain_test.$memwr$\sram$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1930$229_EN' using process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1926$573'.
  created $dff cell `$procdff$4709' with positive edge clock.
Creating register for signal `\cain_test.$memwr$\sram$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1932$230_ADDR' using process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1926$573'.
  created $dff cell `$procdff$4710' with positive edge clock.
Creating register for signal `\cain_test.$memwr$\sram$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1932$230_DATA' using process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1926$573'.
  created $dff cell `$procdff$4711' with positive edge clock.
Creating register for signal `\cain_test.$memwr$\sram$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1932$230_EN' using process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1926$573'.
  created $dff cell `$procdff$4712' with positive edge clock.
Creating register for signal `\cain_test.$memwr$\sram$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1934$231_ADDR' using process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1926$573'.
  created $dff cell `$procdff$4713' with positive edge clock.
Creating register for signal `\cain_test.$memwr$\sram$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1934$231_DATA' using process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1926$573'.
  created $dff cell `$procdff$4714' with positive edge clock.
Creating register for signal `\cain_test.$memwr$\sram$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1934$231_EN' using process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1926$573'.
  created $dff cell `$procdff$4715' with positive edge clock.
Creating register for signal `\cain_test.\rom_dat0' using process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1911$571'.
  created $dff cell `$procdff$4716' with positive edge clock.
Creating register for signal `\cain_test.\serial_tx' using process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1431$518'.
  created $dff cell `$procdff$4717' with positive edge clock.
Creating register for signal `\cain_test.\reset_storage' using process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1431$518'.
  created $dff cell `$procdff$4718' with positive edge clock.
Creating register for signal `\cain_test.\reset_re' using process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1431$518'.
  created $dff cell `$procdff$4719' with positive edge clock.
Creating register for signal `\cain_test.\scratch_storage' using process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1431$518'.
  created $dff cell `$procdff$4720' with positive edge clock.
Creating register for signal `\cain_test.\scratch_re' using process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1431$518'.
  created $dff cell `$procdff$4721' with positive edge clock.
Creating register for signal `\cain_test.\bus_errors_re' using process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1431$518'.
  created $dff cell `$procdff$4722' with positive edge clock.
Creating register for signal `\cain_test.\bus_errors' using process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1431$518'.
  created $dff cell `$procdff$4723' with positive edge clock.
Creating register for signal `\cain_test.\ram_bus_ack' using process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1431$518'.
  created $dff cell `$procdff$4724' with positive edge clock.
Creating register for signal `\cain_test.\interface0_ram_bus_ack' using process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1431$518'.
  created $dff cell `$procdff$4725' with positive edge clock.
Creating register for signal `\cain_test.\interface1_ram_bus_ack' using process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1431$518'.
  created $dff cell `$procdff$4726' with positive edge clock.
Creating register for signal `\cain_test.\tx_data' using process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1431$518'.
  created $dff cell `$procdff$4727' with positive edge clock.
Creating register for signal `\cain_test.\tx_count' using process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1431$518'.
  created $dff cell `$procdff$4728' with positive edge clock.
Creating register for signal `\cain_test.\tx_tick' using process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1431$518'.
  created $dff cell `$procdff$4729' with positive edge clock.
Creating register for signal `\cain_test.\tx_phase' using process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1431$518'.
  created $dff cell `$procdff$4730' with positive edge clock.
Creating register for signal `\cain_test.\rx_data' using process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1431$518'.
  created $dff cell `$procdff$4731' with positive edge clock.
Creating register for signal `\cain_test.\rx_count' using process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1431$518'.
  created $dff cell `$procdff$4732' with positive edge clock.
Creating register for signal `\cain_test.\rx_tick' using process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1431$518'.
  created $dff cell `$procdff$4733' with positive edge clock.
Creating register for signal `\cain_test.\rx_phase' using process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1431$518'.
  created $dff cell `$procdff$4734' with positive edge clock.
Creating register for signal `\cain_test.\rx_rx_d' using process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1431$518'.
  created $dff cell `$procdff$4735' with positive edge clock.
Creating register for signal `\cain_test.\uart_txfull_re' using process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1431$518'.
  created $dff cell `$procdff$4736' with positive edge clock.
Creating register for signal `\cain_test.\uart_rxempty_re' using process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1431$518'.
  created $dff cell `$procdff$4737' with positive edge clock.
Creating register for signal `\cain_test.\uart_tx_pending' using process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1431$518'.
  created $dff cell `$procdff$4738' with positive edge clock.
Creating register for signal `\cain_test.\uart_tx_trigger_d' using process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1431$518'.
  created $dff cell `$procdff$4739' with positive edge clock.
Creating register for signal `\cain_test.\uart_rx_pending' using process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1431$518'.
  created $dff cell `$procdff$4740' with positive edge clock.
Creating register for signal `\cain_test.\uart_rx_trigger_d' using process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1431$518'.
  created $dff cell `$procdff$4741' with positive edge clock.
Creating register for signal `\cain_test.\uart_status_re' using process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1431$518'.
  created $dff cell `$procdff$4742' with positive edge clock.
Creating register for signal `\cain_test.\uart_pending_re' using process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1431$518'.
  created $dff cell `$procdff$4743' with positive edge clock.
Creating register for signal `\cain_test.\uart_pending_r' using process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1431$518'.
  created $dff cell `$procdff$4744' with positive edge clock.
Creating register for signal `\cain_test.\uart_enable_storage' using process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1431$518'.
  created $dff cell `$procdff$4745' with positive edge clock.
Creating register for signal `\cain_test.\uart_enable_re' using process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1431$518'.
  created $dff cell `$procdff$4746' with positive edge clock.
Creating register for signal `\cain_test.\uart_txempty_re' using process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1431$518'.
  created $dff cell `$procdff$4747' with positive edge clock.
Creating register for signal `\cain_test.\uart_rxfull_re' using process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1431$518'.
  created $dff cell `$procdff$4748' with positive edge clock.
Creating register for signal `\cain_test.\uart_tx_fifo_readable' using process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1431$518'.
  created $dff cell `$procdff$4749' with positive edge clock.
Creating register for signal `\cain_test.\uart_tx_fifo_level0' using process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1431$518'.
  created $dff cell `$procdff$4750' with positive edge clock.
Creating register for signal `\cain_test.\uart_tx_fifo_produce' using process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1431$518'.
  created $dff cell `$procdff$4751' with positive edge clock.
Creating register for signal `\cain_test.\uart_tx_fifo_consume' using process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1431$518'.
  created $dff cell `$procdff$4752' with positive edge clock.
Creating register for signal `\cain_test.\uart_rx_fifo_readable' using process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1431$518'.
  created $dff cell `$procdff$4753' with positive edge clock.
Creating register for signal `\cain_test.\uart_rx_fifo_level0' using process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1431$518'.
  created $dff cell `$procdff$4754' with positive edge clock.
Creating register for signal `\cain_test.\uart_rx_fifo_produce' using process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1431$518'.
  created $dff cell `$procdff$4755' with positive edge clock.
Creating register for signal `\cain_test.\uart_rx_fifo_consume' using process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1431$518'.
  created $dff cell `$procdff$4756' with positive edge clock.
Creating register for signal `\cain_test.\timer_load_storage' using process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1431$518'.
  created $dff cell `$procdff$4757' with positive edge clock.
Creating register for signal `\cain_test.\timer_load_re' using process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1431$518'.
  created $dff cell `$procdff$4758' with positive edge clock.
Creating register for signal `\cain_test.\timer_reload_storage' using process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1431$518'.
  created $dff cell `$procdff$4759' with positive edge clock.
Creating register for signal `\cain_test.\timer_reload_re' using process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1431$518'.
  created $dff cell `$procdff$4760' with positive edge clock.
Creating register for signal `\cain_test.\timer_en_storage' using process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1431$518'.
  created $dff cell `$procdff$4761' with positive edge clock.
Creating register for signal `\cain_test.\timer_en_re' using process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1431$518'.
  created $dff cell `$procdff$4762' with positive edge clock.
Creating register for signal `\cain_test.\timer_update_value_storage' using process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1431$518'.
  created $dff cell `$procdff$4763' with positive edge clock.
Creating register for signal `\cain_test.\timer_update_value_re' using process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1431$518'.
  created $dff cell `$procdff$4764' with positive edge clock.
Creating register for signal `\cain_test.\timer_value_status' using process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1431$518'.
  created $dff cell `$procdff$4765' with positive edge clock.
Creating register for signal `\cain_test.\timer_value_re' using process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1431$518'.
  created $dff cell `$procdff$4766' with positive edge clock.
Creating register for signal `\cain_test.\timer_zero_pending' using process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1431$518'.
  created $dff cell `$procdff$4767' with positive edge clock.
Creating register for signal `\cain_test.\timer_zero_trigger_d' using process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1431$518'.
  created $dff cell `$procdff$4768' with positive edge clock.
Creating register for signal `\cain_test.\timer_status_re' using process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1431$518'.
  created $dff cell `$procdff$4769' with positive edge clock.
Creating register for signal `\cain_test.\timer_pending_re' using process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1431$518'.
  created $dff cell `$procdff$4770' with positive edge clock.
Creating register for signal `\cain_test.\timer_pending_r' using process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1431$518'.
  created $dff cell `$procdff$4771' with positive edge clock.
Creating register for signal `\cain_test.\timer_enable_storage' using process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1431$518'.
  created $dff cell `$procdff$4772' with positive edge clock.
Creating register for signal `\cain_test.\timer_enable_re' using process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1431$518'.
  created $dff cell `$procdff$4773' with positive edge clock.
Creating register for signal `\cain_test.\timer_value' using process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1431$518'.
  created $dff cell `$procdff$4774' with positive edge clock.
Creating register for signal `\cain_test.\storage' using process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1431$518'.
  created $dff cell `$procdff$4775' with positive edge clock.
Creating register for signal `\cain_test.\re' using process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1431$518'.
  created $dff cell `$procdff$4776' with positive edge clock.
Creating register for signal `\cain_test.\evt_hsbf_re' using process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1431$518'.
  created $dff cell `$procdff$4777' with positive edge clock.
Creating register for signal `\cain_test.\evt_lsbf_re' using process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1431$518'.
  created $dff cell `$procdff$4778' with positive edge clock.
Creating register for signal `\cain_test.\sample_dat_o_re' using process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1431$518'.
  created $dff cell `$procdff$4779' with positive edge clock.
Creating register for signal `\cain_test.\address_r_re' using process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1431$518'.
  created $dff cell `$procdff$4780' with positive edge clock.
Creating register for signal `\cain_test.\wr_en_storage' using process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1431$518'.
  created $dff cell `$procdff$4781' with positive edge clock.
Creating register for signal `\cain_test.\wr_en_re' using process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1431$518'.
  created $dff cell `$procdff$4782' with positive edge clock.
Creating register for signal `\cain_test.\wr_addr_storage' using process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1431$518'.
  created $dff cell `$procdff$4783' with positive edge clock.
Creating register for signal `\cain_test.\wr_addr_re' using process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1431$518'.
  created $dff cell `$procdff$4784' with positive edge clock.
Creating register for signal `\cain_test.\data_in_storage' using process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1431$518'.
  created $dff cell `$procdff$4785' with positive edge clock.
Creating register for signal `\cain_test.\data_in_re' using process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1431$518'.
  created $dff cell `$procdff$4786' with positive edge clock.
Creating register for signal `\cain_test.\conf_res_storage' using process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1431$518'.
  created $dff cell `$procdff$4787' with positive edge clock.
Creating register for signal `\cain_test.\conf_res_re' using process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1431$518'.
  created $dff cell `$procdff$4788' with positive edge clock.
Creating register for signal `\cain_test.\conf_ratio_storage' using process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1431$518'.
  created $dff cell `$procdff$4789' with positive edge clock.
Creating register for signal `\cain_test.\conf_ratio_re' using process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1431$518'.
  created $dff cell `$procdff$4790' with positive edge clock.
Creating register for signal `\cain_test.\conf_swap_storage' using process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1431$518'.
  created $dff cell `$procdff$4791' with positive edge clock.
Creating register for signal `\cain_test.\conf_swap_re' using process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1431$518'.
  created $dff cell `$procdff$4792' with positive edge clock.
Creating register for signal `\cain_test.\conf_en_storage' using process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1431$518'.
  created $dff cell `$procdff$4793' with positive edge clock.
Creating register for signal `\cain_test.\conf_en_re' using process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1431$518'.
  created $dff cell `$procdff$4794' with positive edge clock.
Creating register for signal `\cain_test.\ok_pending' using process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1431$518'.
  created $dff cell `$procdff$4795' with positive edge clock.
Creating register for signal `\cain_test.\ok_trigger_d' using process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1431$518'.
  created $dff cell `$procdff$4796' with positive edge clock.
Creating register for signal `\cain_test.\status_re' using process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1431$518'.
  created $dff cell `$procdff$4797' with positive edge clock.
Creating register for signal `\cain_test.\pending_re' using process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1431$518'.
  created $dff cell `$procdff$4798' with positive edge clock.
Creating register for signal `\cain_test.\pending_r' using process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1431$518'.
  created $dff cell `$procdff$4799' with positive edge clock.
Creating register for signal `\cain_test.\enable_storage' using process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1431$518'.
  created $dff cell `$procdff$4800' with positive edge clock.
Creating register for signal `\cain_test.\enable_re' using process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1431$518'.
  created $dff cell `$procdff$4801' with positive edge clock.
Creating register for signal `\cain_test.\grant' using process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1431$518'.
  created $dff cell `$procdff$4802' with positive edge clock.
Creating register for signal `\cain_test.\slave_sel_r' using process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1431$518'.
  created $dff cell `$procdff$4803' with positive edge clock.
Creating register for signal `\cain_test.\count' using process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1431$518'.
  created $dff cell `$procdff$4804' with positive edge clock.
Creating register for signal `\cain_test.\csr_bankarray_interface0_bank_bus_dat_r' using process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1431$518'.
  created $dff cell `$procdff$4805' with positive edge clock.
Creating register for signal `\cain_test.\csr_bankarray_interface1_bank_bus_dat_r' using process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1431$518'.
  created $dff cell `$procdff$4806' with positive edge clock.
Creating register for signal `\cain_test.\csr_bankarray_sel_r' using process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1431$518'.
  created $dff cell `$procdff$4807' with positive edge clock.
Creating register for signal `\cain_test.\csr_bankarray_interface2_bank_bus_dat_r' using process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1431$518'.
  created $dff cell `$procdff$4808' with positive edge clock.
Creating register for signal `\cain_test.\csr_bankarray_interface3_bank_bus_dat_r' using process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1431$518'.
  created $dff cell `$procdff$4809' with positive edge clock.
Creating register for signal `\cain_test.\csr_bankarray_interface4_bank_bus_dat_r' using process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1431$518'.
  created $dff cell `$procdff$4810' with positive edge clock.
Creating register for signal `\cain_test.\basesoc_rs232phytx_state' using process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1431$518'.
  created $dff cell `$procdff$4811' with positive edge clock.
Creating register for signal `\cain_test.\basesoc_rs232phyrx_state' using process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1431$518'.
  created $dff cell `$procdff$4812' with positive edge clock.
Creating register for signal `\cain_test.\basesoc_state' using process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1431$518'.
  created $dff cell `$procdff$4813' with positive edge clock.
Creating register for signal `\cain_test.\regs0' using process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1431$518'.
  created $dff cell `$procdff$4814' with positive edge clock.
Creating register for signal `\cain_test.\regs1' using process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1431$518'.
  created $dff cell `$procdff$4815' with positive edge clock.
Creating register for signal `\cain_test.\int_rst' using process `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1427$516'.
  created $dff cell `$procdff$4816' with positive edge clock.

24.5.9. Executing PROC_MEMWR pass (convert process memory writes to cells).

24.5.10. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `TRELLIS_FF.$proc$/home/johan/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:0$227'.
Found and cleaned up 2 empty switches in `\TRELLIS_FF.$proc$/home/johan/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:350$223'.
Removing empty process `TRELLIS_FF.$proc$/home/johan/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:350$223'.
Removing empty process `DPR16X4C.$proc$/home/johan/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:0$205'.
Found and cleaned up 1 empty switch in `\DPR16X4C.$proc$/home/johan/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:285$182'.
Removing empty process `TRELLIS_DPR16X4.$proc$/home/johan/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:0$148'.
Found and cleaned up 1 empty switch in `\TRELLIS_DPR16X4.$proc$/home/johan/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:221$124'.
Removing empty process `TRELLIS_DPR16X4.$proc$/home/johan/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:213$123'.
Found and cleaned up 1 empty switch in `$paramod$4010069ac6e9a3a66f147c50990e990d300ac9d1\lm32_ram.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_ram.v:124$1849'.
Removing empty process `$paramod$4010069ac6e9a3a66f147c50990e990d300ac9d1\lm32_ram.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_ram.v:124$1849'.
Found and cleaned up 1 empty switch in `$paramod$4010069ac6e9a3a66f147c50990e990d300ac9d1\lm32_ram.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_ram.v:119$1839'.
Removing empty process `$paramod$4010069ac6e9a3a66f147c50990e990d300ac9d1\lm32_ram.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_ram.v:119$1839'.
Found and cleaned up 1 empty switch in `$paramod$f3303d10e1799d3cbc8660e13c29e3dbe3a7e282\lm32_ram.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_ram.v:124$1836'.
Removing empty process `$paramod$f3303d10e1799d3cbc8660e13c29e3dbe3a7e282\lm32_ram.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_ram.v:124$1836'.
Found and cleaned up 1 empty switch in `$paramod$f3303d10e1799d3cbc8660e13c29e3dbe3a7e282\lm32_ram.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_ram.v:119$1826'.
Removing empty process `$paramod$f3303d10e1799d3cbc8660e13c29e3dbe3a7e282\lm32_ram.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_ram.v:119$1826'.
Found and cleaned up 5 empty switches in `$paramod$164a435f978821633aaf1d7254b962f5f6185a15\lm32_icache.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_icache.v:486$1818'.
Removing empty process `$paramod$164a435f978821633aaf1d7254b962f5f6185a15\lm32_icache.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_icache.v:486$1818'.
Found and cleaned up 9 empty switches in `$paramod$164a435f978821633aaf1d7254b962f5f6185a15\lm32_icache.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_icache.v:400$1802'.
Removing empty process `$paramod$164a435f978821633aaf1d7254b962f5f6185a15\lm32_icache.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_icache.v:400$1802'.
Found and cleaned up 1 empty switch in `$paramod$164a435f978821633aaf1d7254b962f5f6185a15\lm32_icache.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_icache.v:391$1800'.
Removing empty process `$paramod$164a435f978821633aaf1d7254b962f5f6185a15\lm32_icache.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_icache.v:391$1800'.
Found and cleaned up 4 empty switches in `$paramod$164a435f978821633aaf1d7254b962f5f6185a15\lm32_dcache.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_dcache.v:509$1776'.
Removing empty process `$paramod$164a435f978821633aaf1d7254b962f5f6185a15\lm32_dcache.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_dcache.v:509$1776'.
Found and cleaned up 1 empty switch in `$paramod$164a435f978821633aaf1d7254b962f5f6185a15\lm32_dcache.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_dcache.v:328$1759'.
Removing empty process `$paramod$164a435f978821633aaf1d7254b962f5f6185a15\lm32_dcache.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_dcache.v:328$1759'.
Found and cleaned up 8 empty switches in `$paramod$164a435f978821633aaf1d7254b962f5f6185a15\lm32_dcache.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_dcache.v:450$1749'.
Removing empty process `$paramod$164a435f978821633aaf1d7254b962f5f6185a15\lm32_dcache.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_dcache.v:450$1749'.
Found and cleaned up 1 empty switch in `$paramod$164a435f978821633aaf1d7254b962f5f6185a15\lm32_dcache.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_dcache.v:441$1747'.
Removing empty process `$paramod$164a435f978821633aaf1d7254b962f5f6185a15\lm32_dcache.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_dcache.v:441$1747'.
Found and cleaned up 2 empty switches in `$paramod$31b35bded91617e6467faa54c2d50f3b7fa24923\lm32_instruction_unit.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_instruction_unit.v:934$1706'.
Removing empty process `$paramod$31b35bded91617e6467faa54c2d50f3b7fa24923\lm32_instruction_unit.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_instruction_unit.v:934$1706'.
Found and cleaned up 7 empty switches in `$paramod$31b35bded91617e6467faa54c2d50f3b7fa24923\lm32_instruction_unit.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_instruction_unit.v:743$1693'.
Removing empty process `$paramod$31b35bded91617e6467faa54c2d50f3b7fa24923\lm32_instruction_unit.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_instruction_unit.v:743$1693'.
Found and cleaned up 3 empty switches in `$paramod$31b35bded91617e6467faa54c2d50f3b7fa24923\lm32_instruction_unit.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_instruction_unit.v:686$1685'.
Removing empty process `$paramod$31b35bded91617e6467faa54c2d50f3b7fa24923\lm32_instruction_unit.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_instruction_unit.v:686$1685'.
Found and cleaned up 5 empty switches in `$paramod$31b35bded91617e6467faa54c2d50f3b7fa24923\lm32_instruction_unit.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_instruction_unit.v:649$1679'.
Removing empty process `$paramod$31b35bded91617e6467faa54c2d50f3b7fa24923\lm32_instruction_unit.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_instruction_unit.v:649$1679'.
Found and cleaned up 5 empty switches in `$paramod$31b35bded91617e6467faa54c2d50f3b7fa24923\lm32_instruction_unit.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_instruction_unit.v:539$1668'.
Removing empty process `$paramod$31b35bded91617e6467faa54c2d50f3b7fa24923\lm32_instruction_unit.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_instruction_unit.v:539$1668'.
Found and cleaned up 7 empty switches in `\lm32_decoder.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_decoder.v:429$1613'.
Removing empty process `lm32_decoder.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_decoder.v:429$1613'.
Found and cleaned up 1 empty switch in `$paramod$164a435f978821633aaf1d7254b962f5f6185a15\lm32_load_store_unit.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_load_store_unit.v:859$1533'.
Removing empty process `$paramod$164a435f978821633aaf1d7254b962f5f6185a15\lm32_load_store_unit.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_load_store_unit.v:859$1533'.
Found and cleaned up 2 empty switches in `$paramod$164a435f978821633aaf1d7254b962f5f6185a15\lm32_load_store_unit.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_load_store_unit.v:817$1530'.
Removing empty process `$paramod$164a435f978821633aaf1d7254b962f5f6185a15\lm32_load_store_unit.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_load_store_unit.v:817$1530'.
Found and cleaned up 10 empty switches in `$paramod$164a435f978821633aaf1d7254b962f5f6185a15\lm32_load_store_unit.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_load_store_unit.v:683$1501'.
Removing empty process `$paramod$164a435f978821633aaf1d7254b962f5f6185a15\lm32_load_store_unit.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_load_store_unit.v:683$1501'.
Found and cleaned up 1 empty switch in `$paramod$164a435f978821633aaf1d7254b962f5f6185a15\lm32_load_store_unit.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_load_store_unit.v:632$1494'.
Removing empty process `$paramod$164a435f978821633aaf1d7254b962f5f6185a15\lm32_load_store_unit.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_load_store_unit.v:632$1494'.
Found and cleaned up 1 empty switch in `$paramod$164a435f978821633aaf1d7254b962f5f6185a15\lm32_load_store_unit.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_load_store_unit.v:518$1491'.
Removing empty process `$paramod$164a435f978821633aaf1d7254b962f5f6185a15\lm32_load_store_unit.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_load_store_unit.v:518$1491'.
Found and cleaned up 1 empty switch in `$paramod$164a435f978821633aaf1d7254b962f5f6185a15\lm32_load_store_unit.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_load_store_unit.v:507$1490'.
Removing empty process `$paramod$164a435f978821633aaf1d7254b962f5f6185a15\lm32_load_store_unit.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_load_store_unit.v:507$1490'.
Found and cleaned up 1 empty switch in `\lm32_adder.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_adder.v:123$1472'.
Removing empty process `lm32_adder.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_adder.v:123$1472'.
Removing empty process `lm32_logic_op.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_logic_op.v:90$1439'.
Found and cleaned up 2 empty switches in `\lm32_shifter.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_shifter.v:138$1435'.
Removing empty process `lm32_shifter.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_shifter.v:138$1435'.
Removing empty process `lm32_shifter.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_shifter.v:124$1432'.
Removing empty process `lm32_shifter.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_shifter.v:108$1425'.
Found and cleaned up 3 empty switches in `\lm32_multiplier.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_multiplier.v:98$1420'.
Removing empty process `lm32_multiplier.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_multiplier.v:98$1420'.
Found and cleaned up 9 empty switches in `\lm32_mc_arithmetic.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_mc_arithmetic.v:169$1403'.
Removing empty process `lm32_mc_arithmetic.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_mc_arithmetic.v:169$1403'.
Found and cleaned up 7 empty switches in `\lm32_interrupt.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_interrupt.v:232$1393'.
Removing empty process `lm32_interrupt.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_interrupt.v:232$1393'.
Found and cleaned up 1 empty switch in `\lm32_interrupt.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_interrupt.v:181$1392'.
Removing empty process `lm32_interrupt.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_interrupt.v:181$1392'.
Found and cleaned up 1 empty switch in `$paramod$0a4a5971539a8ad3683ba966c63b43a1ebbd23c4\dpram.$proc$/home/johan/Descargas/I2S/rd1101/source/verilog/dpram_rtl.v:43$1385'.
Removing empty process `$paramod$0a4a5971539a8ad3683ba966c63b43a1ebbd23c4\dpram.$proc$/home/johan/Descargas/I2S/rd1101/source/verilog/dpram_rtl.v:43$1385'.
Removing empty process `$paramod$09696cbc2f92cfa3ffe58dbfa9acc06a8de5ed95\i2s_codec.$proc$/home/johan/Descargas/I2S/rd1101/source/verilog/i2s_codec.v:51$1383'.
Found and cleaned up 19 empty switches in `$paramod$09696cbc2f92cfa3ffe58dbfa9acc06a8de5ed95\i2s_codec.$proc$/home/johan/Descargas/I2S/rd1101/source/verilog/i2s_codec.v:150$1285'.
Removing empty process `$paramod$09696cbc2f92cfa3ffe58dbfa9acc06a8de5ed95\i2s_codec.$proc$/home/johan/Descargas/I2S/rd1101/source/verilog/i2s_codec.v:150$1285'.
Found and cleaned up 4 empty switches in `$paramod$09696cbc2f92cfa3ffe58dbfa9acc06a8de5ed95\i2s_codec.$proc$/home/johan/Descargas/I2S/rd1101/source/verilog/i2s_codec.v:117$1275'.
Removing empty process `$paramod$09696cbc2f92cfa3ffe58dbfa9acc06a8de5ed95\i2s_codec.$proc$/home/johan/Descargas/I2S/rd1101/source/verilog/i2s_codec.v:117$1275'.
Found and cleaned up 2 empty switches in `$paramod$09696cbc2f92cfa3ffe58dbfa9acc06a8de5ed95\i2s_codec.$proc$/home/johan/Descargas/I2S/rd1101/source/verilog/i2s_codec.v:94$1269'.
Removing empty process `$paramod$09696cbc2f92cfa3ffe58dbfa9acc06a8de5ed95\i2s_codec.$proc$/home/johan/Descargas/I2S/rd1101/source/verilog/i2s_codec.v:94$1269'.
Found and cleaned up 2 empty switches in `$paramod$09696cbc2f92cfa3ffe58dbfa9acc06a8de5ed95\i2s_codec.$proc$/home/johan/Descargas/I2S/rd1101/source/verilog/i2s_codec.v:80$1266'.
Removing empty process `$paramod$09696cbc2f92cfa3ffe58dbfa9acc06a8de5ed95\i2s_codec.$proc$/home/johan/Descargas/I2S/rd1101/source/verilog/i2s_codec.v:80$1266'.
Found and cleaned up 1 empty switch in `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:3033$1253'.
Removing empty process `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:3033$1253'.
Found and cleaned up 8 empty switches in `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:2678$1223'.
Removing empty process `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:2678$1223'.
Found and cleaned up 13 empty switches in `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:2628$1199'.
Removing empty process `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:2628$1199'.
Found and cleaned up 2 empty switches in `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:2590$1189'.
Removing empty process `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:2590$1189'.
Found and cleaned up 3 empty switches in `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:2555$1181'.
Removing empty process `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:2555$1181'.
Found and cleaned up 1 empty switch in `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:2544$1178'.
Removing empty process `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:2544$1178'.
Found and cleaned up 2 empty switches in `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:2509$1171'.
Removing empty process `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:2509$1171'.
Found and cleaned up 1 empty switch in `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:2290$1170'.
Removing empty process `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:2290$1170'.
Found and cleaned up 4 empty switches in `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:1892$1040'.
Removing empty process `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:1892$1040'.
Removing empty process `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:1661$958'.
Removing empty process `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:1651$955'.
Removing empty process `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:1631$950'.
Found and cleaned up 1 empty switch in `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:1615$942'.
Removing empty process `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:1615$942'.
Found and cleaned up 1 empty switch in `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:1581$937'.
Removing empty process `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:1581$937'.
Found and cleaned up 3 empty switches in `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:1551$928'.
Removing empty process `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:1551$928'.
Found and cleaned up 3 empty switches in `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:1538$924'.
Removing empty process `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:1538$924'.
Found and cleaned up 1 empty switch in `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:1519$904'.
Removing empty process `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.$proc$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:1519$904'.
Removing empty process `cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:577$878'.
Removing empty process `cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:576$877'.
Removing empty process `cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:575$876'.
Removing empty process `cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:574$875'.
Removing empty process `cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:573$874'.
Removing empty process `cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:572$873'.
Removing empty process `cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:571$872'.
Removing empty process `cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:570$871'.
Removing empty process `cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:569$870'.
Removing empty process `cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:568$869'.
Removing empty process `cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:567$868'.
Removing empty process `cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:566$867'.
Removing empty process `cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:565$866'.
Removing empty process `cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:564$865'.
Removing empty process `cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:563$864'.
Removing empty process `cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:562$863'.
Removing empty process `cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:561$862'.
Removing empty process `cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:560$861'.
Removing empty process `cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:559$860'.
Removing empty process `cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:558$859'.
Removing empty process `cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:557$858'.
Removing empty process `cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:556$857'.
Removing empty process `cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:555$856'.
Removing empty process `cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:554$855'.
Removing empty process `cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:553$854'.
Removing empty process `cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:552$853'.
Removing empty process `cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:545$852'.
Removing empty process `cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:543$851'.
Removing empty process `cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:541$850'.
Removing empty process `cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:539$849'.
Removing empty process `cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:537$848'.
Removing empty process `cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:535$847'.
Removing empty process `cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:533$846'.
Removing empty process `cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:531$845'.
Removing empty process `cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:529$844'.
Removing empty process `cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:527$843'.
Removing empty process `cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:525$842'.
Removing empty process `cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:523$841'.
Removing empty process `cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:521$840'.
Removing empty process `cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:519$839'.
Removing empty process `cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:518$838'.
Removing empty process `cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:512$837'.
Removing empty process `cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:510$836'.
Removing empty process `cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:508$835'.
Removing empty process `cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:506$834'.
Removing empty process `cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:504$833'.
Removing empty process `cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:502$832'.
Removing empty process `cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:500$831'.
Removing empty process `cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:498$830'.
Removing empty process `cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:496$829'.
Removing empty process `cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:494$828'.
Removing empty process `cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:492$827'.
Removing empty process `cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:490$826'.
Removing empty process `cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:488$825'.
Removing empty process `cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:486$824'.
Removing empty process `cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:484$823'.
Removing empty process `cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:482$822'.
Removing empty process `cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:481$821'.
Removing empty process `cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:475$820'.
Removing empty process `cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:473$819'.
Removing empty process `cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:472$818'.
Removing empty process `cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:468$817'.
Removing empty process `cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:464$816'.
Removing empty process `cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:458$815'.
Removing empty process `cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:456$814'.
Removing empty process `cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:454$813'.
Removing empty process `cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:452$812'.
Removing empty process `cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:450$811'.
Removing empty process `cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:448$810'.
Removing empty process `cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:446$809'.
Removing empty process `cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:444$808'.
Removing empty process `cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:442$807'.
Removing empty process `cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:440$806'.
Removing empty process `cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:438$805'.
Removing empty process `cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:436$804'.
Removing empty process `cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:434$803'.
Removing empty process `cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:432$802'.
Removing empty process `cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:430$801'.
Removing empty process `cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:428$800'.
Removing empty process `cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:426$799'.
Removing empty process `cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:424$798'.
Removing empty process `cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:422$797'.
Removing empty process `cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:420$796'.
Removing empty process `cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:418$795'.
Removing empty process `cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:416$794'.
Removing empty process `cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:414$793'.
Removing empty process `cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:412$792'.
Removing empty process `cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:410$791'.
Removing empty process `cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:408$790'.
Removing empty process `cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:406$789'.
Removing empty process `cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:404$788'.
Removing empty process `cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:403$787'.
Removing empty process `cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:397$786'.
Removing empty process `cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:395$785'.
Removing empty process `cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:393$784'.
Removing empty process `cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:391$783'.
Removing empty process `cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:389$782'.
Removing empty process `cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:387$781'.
Removing empty process `cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:386$780'.
Removing empty process `cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:382$779'.
Removing empty process `cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:379$778'.
Removing empty process `cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:378$777'.
Removing empty process `cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:377$776'.
Removing empty process `cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:376$775'.
Removing empty process `cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:370$774'.
Removing empty process `cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:366$773'.
Removing empty process `cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:363$772'.
Removing empty process `cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:359$771'.
Removing empty process `cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:355$770'.
Removing empty process `cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:351$769'.
Removing empty process `cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:350$768'.
Removing empty process `cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:349$767'.
Removing empty process `cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:348$766'.
Removing empty process `cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:347$765'.
Removing empty process `cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:345$764'.
Removing empty process `cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:344$763'.
Removing empty process `cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:340$762'.
Removing empty process `cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:336$761'.
Removing empty process `cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:335$760'.
Removing empty process `cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:334$759'.
Removing empty process `cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:333$758'.
Removing empty process `cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:330$757'.
Removing empty process `cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:329$756'.
Removing empty process `cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:328$755'.
Removing empty process `cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:327$754'.
Removing empty process `cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:326$753'.
Removing empty process `cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:325$752'.
Removing empty process `cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:324$751'.
Removing empty process `cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:323$750'.
Removing empty process `cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:322$749'.
Removing empty process `cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:321$748'.
Removing empty process `cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:320$747'.
Removing empty process `cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:319$746'.
Removing empty process `cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:318$745'.
Removing empty process `cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:317$744'.
Removing empty process `cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:316$743'.
Removing empty process `cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:313$742'.
Removing empty process `cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:310$741'.
Removing empty process `cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:307$740'.
Removing empty process `cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:304$739'.
Removing empty process `cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:303$738'.
Removing empty process `cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:302$737'.
Removing empty process `cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:298$736'.
Removing empty process `cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:297$735'.
Removing empty process `cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:296$734'.
Removing empty process `cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:294$733'.
Removing empty process `cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:293$732'.
Removing empty process `cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:289$731'.
Removing empty process `cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:285$730'.
Removing empty process `cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:284$729'.
Removing empty process `cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:282$728'.
Removing empty process `cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:279$727'.
Removing empty process `cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:277$726'.
Removing empty process `cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:276$725'.
Removing empty process `cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:275$724'.
Removing empty process `cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:274$723'.
Removing empty process `cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:273$722'.
Removing empty process `cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:272$721'.
Removing empty process `cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:271$720'.
Removing empty process `cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:270$719'.
Removing empty process `cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:269$718'.
Removing empty process `cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:254$717'.
Removing empty process `cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:253$716'.
Removing empty process `cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:252$715'.
Removing empty process `cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:251$714'.
Removing empty process `cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:250$713'.
Removing empty process `cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:243$712'.
Removing empty process `cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:217$711'.
Removing empty process `cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:216$710'.
Removing empty process `cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:215$709'.
Removing empty process `cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:214$708'.
Removing empty process `cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:213$707'.
Removing empty process `cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:206$706'.
Removing empty process `cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:198$705'.
Removing empty process `cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:197$704'.
Removing empty process `cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:184$703'.
Removing empty process `cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:181$702'.
Removing empty process `cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:178$701'.
Removing empty process `cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:177$700'.
Removing empty process `cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:174$699'.
Removing empty process `cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:173$698'.
Removing empty process `cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:171$697'.
Removing empty process `cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:168$696'.
Removing empty process `cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:166$695'.
Removing empty process `cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:163$694'.
Removing empty process `cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:162$693'.
Removing empty process `cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:160$692'.
Removing empty process `cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:158$691'.
Removing empty process `cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:157$690'.
Removing empty process `cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:155$689'.
Removing empty process `cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:152$688'.
Removing empty process `cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:149$687'.
Removing empty process `cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:145$686'.
Removing empty process `cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:143$685'.
Removing empty process `cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:142$684'.
Removing empty process `cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:140$683'.
Removing empty process `cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:139$682'.
Removing empty process `cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:138$681'.
Removing empty process `cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:137$680'.
Removing empty process `cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:136$679'.
Removing empty process `cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:135$678'.
Removing empty process `cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:134$677'.
Removing empty process `cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:133$676'.
Removing empty process `cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:131$675'.
Removing empty process `cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:130$674'.
Removing empty process `cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:129$673'.
Removing empty process `cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:128$672'.
Removing empty process `cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:127$671'.
Removing empty process `cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:126$670'.
Removing empty process `cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:122$669'.
Removing empty process `cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:119$668'.
Removing empty process `cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:116$667'.
Removing empty process `cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:115$666'.
Removing empty process `cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:111$665'.
Removing empty process `cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:103$664'.
Removing empty process `cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:100$663'.
Removing empty process `cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:99$662'.
Removing empty process `cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:95$661'.
Removing empty process `cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:86$660'.
Removing empty process `cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:85$659'.
Removing empty process `cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:81$658'.
Removing empty process `cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:72$657'.
Removing empty process `cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:48$656'.
Removing empty process `cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:46$655'.
Removing empty process `cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:43$654'.
Removing empty process `cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:42$653'.
Removing empty process `cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:41$652'.
Removing empty process `cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:40$651'.
Removing empty process `cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:38$650'.
Found and cleaned up 1 empty switch in `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:2012$645'.
Removing empty process `cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:2012$645'.
Found and cleaned up 1 empty switch in `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:2007$637'.
Removing empty process `cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:2007$637'.
Found and cleaned up 1 empty switch in `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1991$635'.
Removing empty process `cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1991$635'.
Found and cleaned up 1 empty switch in `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1986$627'.
Removing empty process `cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1986$627'.
Removing empty process `cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1972$625'.
Found and cleaned up 4 empty switches in `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1949$599'.
Removing empty process `cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1949$599'.
Found and cleaned up 4 empty switches in `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1926$573'.
Removing empty process `cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1926$573'.
Removing empty process `cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1911$571'.
Found and cleaned up 75 empty switches in `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1431$518'.
Removing empty process `cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1431$518'.
Removing empty process `cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1427$516'.
Found and cleaned up 1 empty switch in `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1409$515'.
Removing empty process `cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1409$515'.
Found and cleaned up 1 empty switch in `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1398$514'.
Removing empty process `cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1398$514'.
Found and cleaned up 1 empty switch in `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1387$513'.
Removing empty process `cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1387$513'.
Found and cleaned up 1 empty switch in `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1376$512'.
Removing empty process `cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1376$512'.
Found and cleaned up 1 empty switch in `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1365$511'.
Removing empty process `cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1365$511'.
Found and cleaned up 1 empty switch in `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1354$510'.
Removing empty process `cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1354$510'.
Found and cleaned up 1 empty switch in `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1343$509'.
Removing empty process `cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1343$509'.
Found and cleaned up 1 empty switch in `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1332$508'.
Removing empty process `cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1332$508'.
Removing empty process `cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1295$502'.
Removing empty process `cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1288$501'.
Found and cleaned up 1 empty switch in `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1276$497'.
Removing empty process `cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1276$497'.
Found and cleaned up 1 empty switch in `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1267$493'.
Removing empty process `cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1267$493'.
Found and cleaned up 1 empty switch in `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1258$489'.
Removing empty process `cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1258$489'.
Found and cleaned up 1 empty switch in `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1249$485'.
Removing empty process `cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1249$485'.
Found and cleaned up 1 empty switch in `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1240$481'.
Removing empty process `cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1240$481'.
Found and cleaned up 1 empty switch in `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1231$477'.
Removing empty process `cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1231$477'.
Found and cleaned up 1 empty switch in `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1222$473'.
Removing empty process `cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1222$473'.
Found and cleaned up 1 empty switch in `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1213$469'.
Removing empty process `cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1213$469'.
Found and cleaned up 1 empty switch in `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1189$464'.
Removing empty process `cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1189$464'.
Found and cleaned up 1 empty switch in `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1180$460'.
Removing empty process `cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1180$460'.
Found and cleaned up 1 empty switch in `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1171$456'.
Removing empty process `cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1171$456'.
Found and cleaned up 1 empty switch in `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1162$452'.
Removing empty process `cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1162$452'.
Found and cleaned up 1 empty switch in `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1153$448'.
Removing empty process `cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1153$448'.
Found and cleaned up 1 empty switch in `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1144$444'.
Removing empty process `cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1144$444'.
Found and cleaned up 1 empty switch in `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1135$440'.
Removing empty process `cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1135$440'.
Found and cleaned up 1 empty switch in `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1126$436'.
Removing empty process `cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1126$436'.
Found and cleaned up 1 empty switch in `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1115$431'.
Removing empty process `cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1115$431'.
Found and cleaned up 1 empty switch in `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1106$429'.
Removing empty process `cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1106$429'.
Found and cleaned up 1 empty switch in `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1074$424'.
Removing empty process `cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1074$424'.
Found and cleaned up 1 empty switch in `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1065$420'.
Removing empty process `cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1065$420'.
Found and cleaned up 1 empty switch in `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1056$416'.
Removing empty process `cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1056$416'.
Found and cleaned up 1 empty switch in `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1047$412'.
Removing empty process `cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1047$412'.
Found and cleaned up 1 empty switch in `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1038$408'.
Removing empty process `cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1038$408'.
Found and cleaned up 1 empty switch in `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1029$404'.
Removing empty process `cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1029$404'.
Found and cleaned up 1 empty switch in `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1020$400'.
Removing empty process `cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1020$400'.
Found and cleaned up 1 empty switch in `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1011$396'.
Removing empty process `cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1011$396'.
Found and cleaned up 1 empty switch in `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1002$392'.
Removing empty process `cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1002$392'.
Found and cleaned up 1 empty switch in `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:993$388'.
Removing empty process `cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:993$388'.
Found and cleaned up 1 empty switch in `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:984$384'.
Removing empty process `cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:984$384'.
Found and cleaned up 1 empty switch in `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:975$380'.
Removing empty process `cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:975$380'.
Found and cleaned up 1 empty switch in `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:966$376'.
Removing empty process `cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:966$376'.
Found and cleaned up 1 empty switch in `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:957$372'.
Removing empty process `cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:957$372'.
Found and cleaned up 1 empty switch in `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:947$367'.
Removing empty process `cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:947$367'.
Found and cleaned up 1 empty switch in `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:938$363'.
Removing empty process `cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:938$363'.
Found and cleaned up 1 empty switch in `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:929$359'.
Removing empty process `cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:929$359'.
Found and cleaned up 2 empty switches in `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:903$354'.
Removing empty process `cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:903$354'.
Found and cleaned up 1 empty switch in `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:895$351'.
Removing empty process `cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:895$351'.
Found and cleaned up 1 empty switch in `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:881$348'.
Removing empty process `cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:881$348'.
Found and cleaned up 1 empty switch in `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:862$340'.
Removing empty process `cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:862$340'.
Found and cleaned up 1 empty switch in `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:832$329'.
Removing empty process `cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:832$329'.
Found and cleaned up 1 empty switch in `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:809$320'.
Removing empty process `cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:809$320'.
Found and cleaned up 1 empty switch in `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:801$318'.
Removing empty process `cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:801$318'.
Found and cleaned up 4 empty switches in `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:735$305'.
Removing empty process `cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:735$305'.
Found and cleaned up 4 empty switches in `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:693$302'.
Removing empty process `cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:693$302'.
Removing empty process `cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:683$289'.
Removing empty process `cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:673$276'.
Found and cleaned up 1 empty switch in `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:660$275'.
Removing empty process `cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:660$275'.
Found and cleaned up 1 empty switch in `\cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:646$263'.
Removing empty process `cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:646$263'.
Removing empty process `cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:605$248'.
Removing empty process `cain_test.$proc$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:585$239'.
Cleaned up 325 empty switches.

24.5.11. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$4010069ac6e9a3a66f147c50990e990d300ac9d1\lm32_ram.
Optimizing module $paramod$f3303d10e1799d3cbc8660e13c29e3dbe3a7e282\lm32_ram.
Optimizing module $paramod$164a435f978821633aaf1d7254b962f5f6185a15\lm32_icache.
Optimizing module $paramod$164a435f978821633aaf1d7254b962f5f6185a15\lm32_dcache.
Optimizing module lm32_addsub.
Optimizing module $paramod$31b35bded91617e6467faa54c2d50f3b7fa24923\lm32_instruction_unit.
Optimizing module lm32_decoder.
Optimizing module $paramod$164a435f978821633aaf1d7254b962f5f6185a15\lm32_load_store_unit.
Optimizing module lm32_adder.
Optimizing module lm32_logic_op.
Optimizing module lm32_shifter.
Optimizing module lm32_multiplier.
Optimizing module lm32_mc_arithmetic.
Optimizing module lm32_interrupt.
Optimizing module $paramod$0a4a5971539a8ad3683ba966c63b43a1ebbd23c4\dpram.
Optimizing module $paramod$09696cbc2f92cfa3ffe58dbfa9acc06a8de5ed95\i2s_codec.
Optimizing module i2s_topm.
Optimizing module $paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.
Optimizing module cain_test.

24.6. Executing FLATTEN pass (flatten design).
Deleting now unused module $paramod$4010069ac6e9a3a66f147c50990e990d300ac9d1\lm32_ram.
Deleting now unused module $paramod$f3303d10e1799d3cbc8660e13c29e3dbe3a7e282\lm32_ram.
Deleting now unused module $paramod$164a435f978821633aaf1d7254b962f5f6185a15\lm32_icache.
Deleting now unused module $paramod$164a435f978821633aaf1d7254b962f5f6185a15\lm32_dcache.
Deleting now unused module lm32_addsub.
Deleting now unused module $paramod$31b35bded91617e6467faa54c2d50f3b7fa24923\lm32_instruction_unit.
Deleting now unused module lm32_decoder.
Deleting now unused module $paramod$164a435f978821633aaf1d7254b962f5f6185a15\lm32_load_store_unit.
Deleting now unused module lm32_adder.
Deleting now unused module lm32_logic_op.
Deleting now unused module lm32_shifter.
Deleting now unused module lm32_multiplier.
Deleting now unused module lm32_mc_arithmetic.
Deleting now unused module lm32_interrupt.
Deleting now unused module $paramod$0a4a5971539a8ad3683ba966c63b43a1ebbd23c4\dpram.
Deleting now unused module $paramod$09696cbc2f92cfa3ffe58dbfa9acc06a8de5ed95\i2s_codec.
Deleting now unused module i2s_topm.
Deleting now unused module $paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.

24.7. Executing TRIBUF pass.

24.8. Executing DEMINOUT pass (demote inout ports to input or output).

24.9. Executing OPT_EXPR pass (perform const folding).
Optimizing module cain_test.

24.10. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \cain_test..
Removed 396 unused cells and 2913 unused wires.

24.11. Executing CHECK pass (checking for obvious problems).
Checking module cain_test...
Found and reported 0 problems.

24.12. Executing OPT pass (performing simple optimizations).

24.12.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module cain_test.

24.12.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\cain_test'.
Removed a total of 157 cells.

24.12.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \cain_test..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
      Replacing known input bits on port A of cell $flatten\lm32_cpu.\instruction_unit.$procmux$2136: \lm32_cpu.instruction_unit.i_cyc_o -> 1'1
      Replacing known input bits on port A of cell $flatten\lm32_cpu.\instruction_unit.$procmux$2134: \lm32_cpu.instruction_unit.i_cyc_o -> 1'1
      Replacing known input bits on port A of cell $flatten\lm32_cpu.\instruction_unit.$procmux$2131: \lm32_cpu.instruction_unit.i_cyc_o -> 1'0
      Replacing known input bits on port A of cell $flatten\lm32_cpu.\load_store_unit.$procmux$2513: \lm32_cpu.load_store_unit.d_cyc_o -> 1'1
      Replacing known input bits on port B of cell $flatten\lm32_cpu.\load_store_unit.$procmux$2511: \lm32_cpu.load_store_unit.d_cyc_o -> 1'1
      Replacing known input bits on port A of cell $flatten\lm32_cpu.\load_store_unit.$procmux$2501: \lm32_cpu.load_store_unit.d_cyc_o -> 1'0
      Replacing known input bits on port A of cell $procmux$4354: \basesoc_state -> 1'0
      Replacing known input bits on port A of cell $procmux$4397: \basesoc_rs232phyrx_state -> 1'1
      Replacing known input bits on port A of cell $procmux$4395: \basesoc_rs232phyrx_state -> 1'1
      Replacing known input bits on port A of cell $procmux$4392: \basesoc_rs232phyrx_state -> 1'0
      Replacing known input bits on port A of cell $procmux$4443: \basesoc_rs232phytx_state -> 1'1
      Replacing known input bits on port A of cell $procmux$4441: \basesoc_rs232phytx_state -> 1'1
      Replacing known input bits on port A of cell $procmux$4438: \basesoc_rs232phytx_state -> 1'0
      Replacing known input bits on port A of cell $procmux$4009: \grant -> 1'0
      Replacing known input bits on port B of cell $procmux$4007: \grant -> 1'1
      Replacing known input bits on port A of cell $procmux$4005: \grant -> 1'1
      Replacing known input bits on port B of cell $procmux$4013: \grant -> 1'0
      Replacing known input bits on port A of cell $procmux$4011: \grant -> 1'0
  Analyzing evaluation results.
    dead port 2/2 on $mux $flatten\i2s_topm.\TRANSMITTER_DEC.$procmux$2906.
    dead port 2/2 on $mux $flatten\i2s_topm.\TRANSMITTER_DEC.$procmux$2909.
    dead port 2/2 on $mux $flatten\i2s_topm.\TRANSMITTER_DEC.$procmux$2961.
    dead port 2/2 on $mux $flatten\i2s_topm.\TRANSMITTER_DEC.$procmux$3086.
    dead port 2/2 on $mux $flatten\i2s_topm.\TRANSMITTER_DEC.$procmux$3134.
    dead port 2/2 on $mux $flatten\lm32_cpu.$procmux$3605.
    dead port 1/2 on $mux $flatten\lm32_cpu.$procmux$3628.
    dead port 1/2 on $mux $flatten\lm32_cpu.$procmux$3658.
    dead port 1/2 on $mux $flatten\lm32_cpu.$procmux$3661.
    dead port 1/2 on $mux $flatten\lm32_cpu.$procmux$3664.
    dead port 1/2 on $mux $flatten\lm32_cpu.$procmux$3670.
    dead port 1/2 on $mux $flatten\lm32_cpu.$procmux$3673.
    dead port 1/2 on $mux $flatten\lm32_cpu.$procmux$3679.
    dead port 1/2 on $mux $flatten\lm32_cpu.$procmux$3702.
    dead port 1/2 on $mux $flatten\lm32_cpu.$procmux$3705.
    dead port 1/2 on $mux $flatten\lm32_cpu.$procmux$3711.
    dead port 1/2 on $mux $flatten\lm32_cpu.$procmux$3720.
    dead port 1/2 on $mux $flatten\lm32_cpu.$procmux$3723.
    dead port 1/2 on $mux $flatten\lm32_cpu.$procmux$3729.
    dead port 1/2 on $mux $flatten\lm32_cpu.\decoder.$procmux$2237.
    dead port 1/2 on $mux $flatten\lm32_cpu.\decoder.$procmux$2240.
    dead port 1/2 on $mux $flatten\lm32_cpu.\decoder.$procmux$2243.
    dead port 1/2 on $mux $flatten\lm32_cpu.\decoder.$procmux$2249.
    dead port 1/2 on $mux $flatten\lm32_cpu.\decoder.$procmux$2252.
    dead port 1/2 on $mux $flatten\lm32_cpu.\decoder.$procmux$2258.
    dead port 1/2 on $mux $flatten\lm32_cpu.\decoder.$procmux$2261.
    dead port 1/2 on $mux $flatten\lm32_cpu.\decoder.$procmux$2276.
    dead port 1/2 on $mux $flatten\lm32_cpu.\decoder.$procmux$2282.
    dead port 1/2 on $mux $flatten\lm32_cpu.\decoder.$procmux$2294.
    dead port 1/2 on $mux $flatten\lm32_cpu.\decoder.$procmux$2315.
    dead port 1/2 on $mux $flatten\lm32_cpu.\instruction_unit.$procmux$2186.
    dead port 1/2 on $mux $flatten\lm32_cpu.\instruction_unit.$procmux$2189.
    dead port 1/2 on $mux $flatten\lm32_cpu.\instruction_unit.$procmux$2192.
    dead port 1/2 on $mux $flatten\lm32_cpu.\instruction_unit.$procmux$2198.
    dead port 1/2 on $mux $flatten\lm32_cpu.\instruction_unit.$procmux$2201.
    dead port 2/2 on $mux $flatten\lm32_cpu.\instruction_unit.$procmux$2207.
    dead port 1/2 on $mux $flatten\lm32_cpu.\instruction_unit.$procmux$2210.
    dead port 1/2 on $mux $flatten\lm32_cpu.\instruction_unit.$procmux$2216.
Removed 38 multiplexer ports.

24.12.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \cain_test.
    New ctrl vector for $pmux cell $flatten\i2s_topm.\TRANSMITTER_DEC.$procmux$2956: $auto$opt_reduce.cc:134:opt_mux$4831
    New ctrl vector for $pmux cell $flatten\i2s_topm.\TRANSMITTER_DEC.$procmux$3011: { $flatten\i2s_topm.\TRANSMITTER_DEC.$procmux$2907_CMP $auto$opt_reduce.cc:134:opt_mux$4833 }
    New ctrl vector for $pmux cell $flatten\i2s_topm.\TRANSMITTER_DEC.$procmux$3034: { $flatten\i2s_topm.\TRANSMITTER_DEC.$procmux$2907_CMP $auto$opt_reduce.cc:134:opt_mux$4835 }
    New ctrl vector for $mux cell $flatten\i2s_topm.\TRANSMITTER_DEC.$procmux$3046: { }
    New ctrl vector for $pmux cell $flatten\i2s_topm.\TRANSMITTER_DEC.$procmux$3109: { $flatten\i2s_topm.\TRANSMITTER_DEC.$procmux$3029_CMP $flatten\i2s_topm.\TRANSMITTER_DEC.$procmux$2907_CMP $auto$opt_reduce.cc:134:opt_mux$4837 }
    Consolidated identical input bits for $mux cell $flatten\lm32_cpu.$procmux$3269:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$flatten\lm32_cpu.$0$memwr$\registers$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:3037$883_EN[31:0]$1256
      New ports: A=1'0, B=1'1, Y=$flatten\lm32_cpu.$0$memwr$\registers$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:3037$883_EN[31:0]$1256 [0]
      New connections: $flatten\lm32_cpu.$0$memwr$\registers$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:3037$883_EN[31:0]$1256 [31:1] = { $flatten\lm32_cpu.$0$memwr$\registers$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:3037$883_EN[31:0]$1256 [0] $flatten\lm32_cpu.$0$memwr$\registers$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:3037$883_EN[31:0]$1256 [0] $flatten\lm32_cpu.$0$memwr$\registers$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:3037$883_EN[31:0]$1256 [0] $flatten\lm32_cpu.$0$memwr$\registers$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:3037$883_EN[31:0]$1256 [0] $flatten\lm32_cpu.$0$memwr$\registers$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:3037$883_EN[31:0]$1256 [0] $flatten\lm32_cpu.$0$memwr$\registers$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:3037$883_EN[31:0]$1256 [0] $flatten\lm32_cpu.$0$memwr$\registers$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:3037$883_EN[31:0]$1256 [0] $flatten\lm32_cpu.$0$memwr$\registers$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:3037$883_EN[31:0]$1256 [0] $flatten\lm32_cpu.$0$memwr$\registers$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:3037$883_EN[31:0]$1256 [0] $flatten\lm32_cpu.$0$memwr$\registers$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:3037$883_EN[31:0]$1256 [0] $flatten\lm32_cpu.$0$memwr$\registers$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:3037$883_EN[31:0]$1256 [0] $flatten\lm32_cpu.$0$memwr$\registers$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:3037$883_EN[31:0]$1256 [0] $flatten\lm32_cpu.$0$memwr$\registers$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:3037$883_EN[31:0]$1256 [0] $flatten\lm32_cpu.$0$memwr$\registers$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:3037$883_EN[31:0]$1256 [0] $flatten\lm32_cpu.$0$memwr$\registers$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:3037$883_EN[31:0]$1256 [0] $flatten\lm32_cpu.$0$memwr$\registers$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:3037$883_EN[31:0]$1256 [0] $flatten\lm32_cpu.$0$memwr$\registers$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:3037$883_EN[31:0]$1256 [0] $flatten\lm32_cpu.$0$memwr$\registers$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:3037$883_EN[31:0]$1256 [0] $flatten\lm32_cpu.$0$memwr$\registers$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:3037$883_EN[31:0]$1256 [0] $flatten\lm32_cpu.$0$memwr$\registers$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:3037$883_EN[31:0]$1256 [0] $flatten\lm32_cpu.$0$memwr$\registers$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:3037$883_EN[31:0]$1256 [0] $flatten\lm32_cpu.$0$memwr$\registers$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:3037$883_EN[31:0]$1256 [0] $flatten\lm32_cpu.$0$memwr$\registers$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:3037$883_EN[31:0]$1256 [0] $flatten\lm32_cpu.$0$memwr$\registers$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:3037$883_EN[31:0]$1256 [0] $flatten\lm32_cpu.$0$memwr$\registers$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:3037$883_EN[31:0]$1256 [0] $flatten\lm32_cpu.$0$memwr$\registers$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:3037$883_EN[31:0]$1256 [0] $flatten\lm32_cpu.$0$memwr$\registers$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:3037$883_EN[31:0]$1256 [0] $flatten\lm32_cpu.$0$memwr$\registers$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:3037$883_EN[31:0]$1256 [0] $flatten\lm32_cpu.$0$memwr$\registers$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:3037$883_EN[31:0]$1256 [0] $flatten\lm32_cpu.$0$memwr$\registers$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:3037$883_EN[31:0]$1256 [0] $flatten\lm32_cpu.$0$memwr$\registers$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:3037$883_EN[31:0]$1256 [0] }
    New ctrl vector for $pmux cell $flatten\lm32_cpu.$procmux$3684: { $auto$opt_reduce.cc:134:opt_mux$4839 $flatten\lm32_cpu.$procmux$3690_CMP $flatten\lm32_cpu.$procmux$3689_CMP $flatten\lm32_cpu.$procmux$3688_CMP $flatten\lm32_cpu.$procmux$3687_CMP $flatten\lm32_cpu.$procmux$3686_CMP $flatten\lm32_cpu.$procmux$3685_CMP }
    New ctrl vector for $pmux cell $flatten\lm32_cpu.\instruction_unit.\icache.$procmux$1910: $auto$opt_reduce.cc:134:opt_mux$4841
    Consolidated identical input bits for $mux cell $flatten\lm32_cpu.\instruction_unit.\icache.\memories[0].way_0_data_ram.$procmux$1876:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$flatten\lm32_cpu.\instruction_unit.\icache.\memories[0].way_0_data_ram.$0$memwr$\mem$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_ram.v:121$1837_EN[31:0]$1842
      New ports: A=1'0, B=1'1, Y=$flatten\lm32_cpu.\instruction_unit.\icache.\memories[0].way_0_data_ram.$0$memwr$\mem$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_ram.v:121$1837_EN[31:0]$1842 [0]
      New connections: $flatten\lm32_cpu.\instruction_unit.\icache.\memories[0].way_0_data_ram.$0$memwr$\mem$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_ram.v:121$1837_EN[31:0]$1842 [31:1] = { $flatten\lm32_cpu.\instruction_unit.\icache.\memories[0].way_0_data_ram.$0$memwr$\mem$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_ram.v:121$1837_EN[31:0]$1842 [0] $flatten\lm32_cpu.\instruction_unit.\icache.\memories[0].way_0_data_ram.$0$memwr$\mem$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_ram.v:121$1837_EN[31:0]$1842 [0] $flatten\lm32_cpu.\instruction_unit.\icache.\memories[0].way_0_data_ram.$0$memwr$\mem$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_ram.v:121$1837_EN[31:0]$1842 [0] $flatten\lm32_cpu.\instruction_unit.\icache.\memories[0].way_0_data_ram.$0$memwr$\mem$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_ram.v:121$1837_EN[31:0]$1842 [0] $flatten\lm32_cpu.\instruction_unit.\icache.\memories[0].way_0_data_ram.$0$memwr$\mem$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_ram.v:121$1837_EN[31:0]$1842 [0] $flatten\lm32_cpu.\instruction_unit.\icache.\memories[0].way_0_data_ram.$0$memwr$\mem$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_ram.v:121$1837_EN[31:0]$1842 [0] $flatten\lm32_cpu.\instruction_unit.\icache.\memories[0].way_0_data_ram.$0$memwr$\mem$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_ram.v:121$1837_EN[31:0]$1842 [0] $flatten\lm32_cpu.\instruction_unit.\icache.\memories[0].way_0_data_ram.$0$memwr$\mem$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_ram.v:121$1837_EN[31:0]$1842 [0] $flatten\lm32_cpu.\instruction_unit.\icache.\memories[0].way_0_data_ram.$0$memwr$\mem$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_ram.v:121$1837_EN[31:0]$1842 [0] $flatten\lm32_cpu.\instruction_unit.\icache.\memories[0].way_0_data_ram.$0$memwr$\mem$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_ram.v:121$1837_EN[31:0]$1842 [0] $flatten\lm32_cpu.\instruction_unit.\icache.\memories[0].way_0_data_ram.$0$memwr$\mem$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_ram.v:121$1837_EN[31:0]$1842 [0] $flatten\lm32_cpu.\instruction_unit.\icache.\memories[0].way_0_data_ram.$0$memwr$\mem$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_ram.v:121$1837_EN[31:0]$1842 [0] $flatten\lm32_cpu.\instruction_unit.\icache.\memories[0].way_0_data_ram.$0$memwr$\mem$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_ram.v:121$1837_EN[31:0]$1842 [0] $flatten\lm32_cpu.\instruction_unit.\icache.\memories[0].way_0_data_ram.$0$memwr$\mem$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_ram.v:121$1837_EN[31:0]$1842 [0] $flatten\lm32_cpu.\instruction_unit.\icache.\memories[0].way_0_data_ram.$0$memwr$\mem$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_ram.v:121$1837_EN[31:0]$1842 [0] $flatten\lm32_cpu.\instruction_unit.\icache.\memories[0].way_0_data_ram.$0$memwr$\mem$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_ram.v:121$1837_EN[31:0]$1842 [0] $flatten\lm32_cpu.\instruction_unit.\icache.\memories[0].way_0_data_ram.$0$memwr$\mem$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_ram.v:121$1837_EN[31:0]$1842 [0] $flatten\lm32_cpu.\instruction_unit.\icache.\memories[0].way_0_data_ram.$0$memwr$\mem$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_ram.v:121$1837_EN[31:0]$1842 [0] $flatten\lm32_cpu.\instruction_unit.\icache.\memories[0].way_0_data_ram.$0$memwr$\mem$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_ram.v:121$1837_EN[31:0]$1842 [0] $flatten\lm32_cpu.\instruction_unit.\icache.\memories[0].way_0_data_ram.$0$memwr$\mem$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_ram.v:121$1837_EN[31:0]$1842 [0] $flatten\lm32_cpu.\instruction_unit.\icache.\memories[0].way_0_data_ram.$0$memwr$\mem$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_ram.v:121$1837_EN[31:0]$1842 [0] $flatten\lm32_cpu.\instruction_unit.\icache.\memories[0].way_0_data_ram.$0$memwr$\mem$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_ram.v:121$1837_EN[31:0]$1842 [0] $flatten\lm32_cpu.\instruction_unit.\icache.\memories[0].way_0_data_ram.$0$memwr$\mem$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_ram.v:121$1837_EN[31:0]$1842 [0] $flatten\lm32_cpu.\instruction_unit.\icache.\memories[0].way_0_data_ram.$0$memwr$\mem$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_ram.v:121$1837_EN[31:0]$1842 [0] $flatten\lm32_cpu.\instruction_unit.\icache.\memories[0].way_0_data_ram.$0$memwr$\mem$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_ram.v:121$1837_EN[31:0]$1842 [0] $flatten\lm32_cpu.\instruction_unit.\icache.\memories[0].way_0_data_ram.$0$memwr$\mem$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_ram.v:121$1837_EN[31:0]$1842 [0] $flatten\lm32_cpu.\instruction_unit.\icache.\memories[0].way_0_data_ram.$0$memwr$\mem$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_ram.v:121$1837_EN[31:0]$1842 [0] $flatten\lm32_cpu.\instruction_unit.\icache.\memories[0].way_0_data_ram.$0$memwr$\mem$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_ram.v:121$1837_EN[31:0]$1842 [0] $flatten\lm32_cpu.\instruction_unit.\icache.\memories[0].way_0_data_ram.$0$memwr$\mem$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_ram.v:121$1837_EN[31:0]$1842 [0] $flatten\lm32_cpu.\instruction_unit.\icache.\memories[0].way_0_data_ram.$0$memwr$\mem$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_ram.v:121$1837_EN[31:0]$1842 [0] $flatten\lm32_cpu.\instruction_unit.\icache.\memories[0].way_0_data_ram.$0$memwr$\mem$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_ram.v:121$1837_EN[31:0]$1842 [0] }
    Consolidated identical input bits for $mux cell $flatten\lm32_cpu.\instruction_unit.\icache.\memories[0].way_0_tag_ram.$procmux$1887:
      Old ports: A=21'000000000000000000000, B=21'111111111111111111111, Y=$flatten\lm32_cpu.\instruction_unit.\icache.\memories[0].way_0_tag_ram.$0$memwr$\mem$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_ram.v:121$1824_EN[20:0]$1829
      New ports: A=1'0, B=1'1, Y=$flatten\lm32_cpu.\instruction_unit.\icache.\memories[0].way_0_tag_ram.$0$memwr$\mem$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_ram.v:121$1824_EN[20:0]$1829 [0]
      New connections: $flatten\lm32_cpu.\instruction_unit.\icache.\memories[0].way_0_tag_ram.$0$memwr$\mem$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_ram.v:121$1824_EN[20:0]$1829 [20:1] = { $flatten\lm32_cpu.\instruction_unit.\icache.\memories[0].way_0_tag_ram.$0$memwr$\mem$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_ram.v:121$1824_EN[20:0]$1829 [0] $flatten\lm32_cpu.\instruction_unit.\icache.\memories[0].way_0_tag_ram.$0$memwr$\mem$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_ram.v:121$1824_EN[20:0]$1829 [0] $flatten\lm32_cpu.\instruction_unit.\icache.\memories[0].way_0_tag_ram.$0$memwr$\mem$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_ram.v:121$1824_EN[20:0]$1829 [0] $flatten\lm32_cpu.\instruction_unit.\icache.\memories[0].way_0_tag_ram.$0$memwr$\mem$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_ram.v:121$1824_EN[20:0]$1829 [0] $flatten\lm32_cpu.\instruction_unit.\icache.\memories[0].way_0_tag_ram.$0$memwr$\mem$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_ram.v:121$1824_EN[20:0]$1829 [0] $flatten\lm32_cpu.\instruction_unit.\icache.\memories[0].way_0_tag_ram.$0$memwr$\mem$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_ram.v:121$1824_EN[20:0]$1829 [0] $flatten\lm32_cpu.\instruction_unit.\icache.\memories[0].way_0_tag_ram.$0$memwr$\mem$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_ram.v:121$1824_EN[20:0]$1829 [0] $flatten\lm32_cpu.\instruction_unit.\icache.\memories[0].way_0_tag_ram.$0$memwr$\mem$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_ram.v:121$1824_EN[20:0]$1829 [0] $flatten\lm32_cpu.\instruction_unit.\icache.\memories[0].way_0_tag_ram.$0$memwr$\mem$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_ram.v:121$1824_EN[20:0]$1829 [0] $flatten\lm32_cpu.\instruction_unit.\icache.\memories[0].way_0_tag_ram.$0$memwr$\mem$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_ram.v:121$1824_EN[20:0]$1829 [0] $flatten\lm32_cpu.\instruction_unit.\icache.\memories[0].way_0_tag_ram.$0$memwr$\mem$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_ram.v:121$1824_EN[20:0]$1829 [0] $flatten\lm32_cpu.\instruction_unit.\icache.\memories[0].way_0_tag_ram.$0$memwr$\mem$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_ram.v:121$1824_EN[20:0]$1829 [0] $flatten\lm32_cpu.\instruction_unit.\icache.\memories[0].way_0_tag_ram.$0$memwr$\mem$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_ram.v:121$1824_EN[20:0]$1829 [0] $flatten\lm32_cpu.\instruction_unit.\icache.\memories[0].way_0_tag_ram.$0$memwr$\mem$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_ram.v:121$1824_EN[20:0]$1829 [0] $flatten\lm32_cpu.\instruction_unit.\icache.\memories[0].way_0_tag_ram.$0$memwr$\mem$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_ram.v:121$1824_EN[20:0]$1829 [0] $flatten\lm32_cpu.\instruction_unit.\icache.\memories[0].way_0_tag_ram.$0$memwr$\mem$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_ram.v:121$1824_EN[20:0]$1829 [0] $flatten\lm32_cpu.\instruction_unit.\icache.\memories[0].way_0_tag_ram.$0$memwr$\mem$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_ram.v:121$1824_EN[20:0]$1829 [0] $flatten\lm32_cpu.\instruction_unit.\icache.\memories[0].way_0_tag_ram.$0$memwr$\mem$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_ram.v:121$1824_EN[20:0]$1829 [0] $flatten\lm32_cpu.\instruction_unit.\icache.\memories[0].way_0_tag_ram.$0$memwr$\mem$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_ram.v:121$1824_EN[20:0]$1829 [0] $flatten\lm32_cpu.\instruction_unit.\icache.\memories[0].way_0_tag_ram.$0$memwr$\mem$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_ram.v:121$1824_EN[20:0]$1829 [0] }
    Consolidated identical input bits for $mux cell $flatten\lm32_cpu.\load_store_unit.\dcache.\memories[0].data_memories.way_0_data_ram.$procmux$1876:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$flatten\lm32_cpu.\load_store_unit.\dcache.\memories[0].data_memories.way_0_data_ram.$0$memwr$\mem$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_ram.v:121$1837_EN[31:0]$1842
      New ports: A=1'0, B=1'1, Y=$flatten\lm32_cpu.\load_store_unit.\dcache.\memories[0].data_memories.way_0_data_ram.$0$memwr$\mem$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_ram.v:121$1837_EN[31:0]$1842 [0]
      New connections: $flatten\lm32_cpu.\load_store_unit.\dcache.\memories[0].data_memories.way_0_data_ram.$0$memwr$\mem$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_ram.v:121$1837_EN[31:0]$1842 [31:1] = { $flatten\lm32_cpu.\load_store_unit.\dcache.\memories[0].data_memories.way_0_data_ram.$0$memwr$\mem$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_ram.v:121$1837_EN[31:0]$1842 [0] $flatten\lm32_cpu.\load_store_unit.\dcache.\memories[0].data_memories.way_0_data_ram.$0$memwr$\mem$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_ram.v:121$1837_EN[31:0]$1842 [0] $flatten\lm32_cpu.\load_store_unit.\dcache.\memories[0].data_memories.way_0_data_ram.$0$memwr$\mem$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_ram.v:121$1837_EN[31:0]$1842 [0] $flatten\lm32_cpu.\load_store_unit.\dcache.\memories[0].data_memories.way_0_data_ram.$0$memwr$\mem$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_ram.v:121$1837_EN[31:0]$1842 [0] $flatten\lm32_cpu.\load_store_unit.\dcache.\memories[0].data_memories.way_0_data_ram.$0$memwr$\mem$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_ram.v:121$1837_EN[31:0]$1842 [0] $flatten\lm32_cpu.\load_store_unit.\dcache.\memories[0].data_memories.way_0_data_ram.$0$memwr$\mem$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_ram.v:121$1837_EN[31:0]$1842 [0] $flatten\lm32_cpu.\load_store_unit.\dcache.\memories[0].data_memories.way_0_data_ram.$0$memwr$\mem$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_ram.v:121$1837_EN[31:0]$1842 [0] $flatten\lm32_cpu.\load_store_unit.\dcache.\memories[0].data_memories.way_0_data_ram.$0$memwr$\mem$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_ram.v:121$1837_EN[31:0]$1842 [0] $flatten\lm32_cpu.\load_store_unit.\dcache.\memories[0].data_memories.way_0_data_ram.$0$memwr$\mem$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_ram.v:121$1837_EN[31:0]$1842 [0] $flatten\lm32_cpu.\load_store_unit.\dcache.\memories[0].data_memories.way_0_data_ram.$0$memwr$\mem$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_ram.v:121$1837_EN[31:0]$1842 [0] $flatten\lm32_cpu.\load_store_unit.\dcache.\memories[0].data_memories.way_0_data_ram.$0$memwr$\mem$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_ram.v:121$1837_EN[31:0]$1842 [0] $flatten\lm32_cpu.\load_store_unit.\dcache.\memories[0].data_memories.way_0_data_ram.$0$memwr$\mem$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_ram.v:121$1837_EN[31:0]$1842 [0] $flatten\lm32_cpu.\load_store_unit.\dcache.\memories[0].data_memories.way_0_data_ram.$0$memwr$\mem$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_ram.v:121$1837_EN[31:0]$1842 [0] $flatten\lm32_cpu.\load_store_unit.\dcache.\memories[0].data_memories.way_0_data_ram.$0$memwr$\mem$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_ram.v:121$1837_EN[31:0]$1842 [0] $flatten\lm32_cpu.\load_store_unit.\dcache.\memories[0].data_memories.way_0_data_ram.$0$memwr$\mem$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_ram.v:121$1837_EN[31:0]$1842 [0] $flatten\lm32_cpu.\load_store_unit.\dcache.\memories[0].data_memories.way_0_data_ram.$0$memwr$\mem$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_ram.v:121$1837_EN[31:0]$1842 [0] $flatten\lm32_cpu.\load_store_unit.\dcache.\memories[0].data_memories.way_0_data_ram.$0$memwr$\mem$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_ram.v:121$1837_EN[31:0]$1842 [0] $flatten\lm32_cpu.\load_store_unit.\dcache.\memories[0].data_memories.way_0_data_ram.$0$memwr$\mem$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_ram.v:121$1837_EN[31:0]$1842 [0] $flatten\lm32_cpu.\load_store_unit.\dcache.\memories[0].data_memories.way_0_data_ram.$0$memwr$\mem$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_ram.v:121$1837_EN[31:0]$1842 [0] $flatten\lm32_cpu.\load_store_unit.\dcache.\memories[0].data_memories.way_0_data_ram.$0$memwr$\mem$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_ram.v:121$1837_EN[31:0]$1842 [0] $flatten\lm32_cpu.\load_store_unit.\dcache.\memories[0].data_memories.way_0_data_ram.$0$memwr$\mem$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_ram.v:121$1837_EN[31:0]$1842 [0] $flatten\lm32_cpu.\load_store_unit.\dcache.\memories[0].data_memories.way_0_data_ram.$0$memwr$\mem$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_ram.v:121$1837_EN[31:0]$1842 [0] $flatten\lm32_cpu.\load_store_unit.\dcache.\memories[0].data_memories.way_0_data_ram.$0$memwr$\mem$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_ram.v:121$1837_EN[31:0]$1842 [0] $flatten\lm32_cpu.\load_store_unit.\dcache.\memories[0].data_memories.way_0_data_ram.$0$memwr$\mem$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_ram.v:121$1837_EN[31:0]$1842 [0] $flatten\lm32_cpu.\load_store_unit.\dcache.\memories[0].data_memories.way_0_data_ram.$0$memwr$\mem$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_ram.v:121$1837_EN[31:0]$1842 [0] $flatten\lm32_cpu.\load_store_unit.\dcache.\memories[0].data_memories.way_0_data_ram.$0$memwr$\mem$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_ram.v:121$1837_EN[31:0]$1842 [0] $flatten\lm32_cpu.\load_store_unit.\dcache.\memories[0].data_memories.way_0_data_ram.$0$memwr$\mem$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_ram.v:121$1837_EN[31:0]$1842 [0] $flatten\lm32_cpu.\load_store_unit.\dcache.\memories[0].data_memories.way_0_data_ram.$0$memwr$\mem$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_ram.v:121$1837_EN[31:0]$1842 [0] $flatten\lm32_cpu.\load_store_unit.\dcache.\memories[0].data_memories.way_0_data_ram.$0$memwr$\mem$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_ram.v:121$1837_EN[31:0]$1842 [0] $flatten\lm32_cpu.\load_store_unit.\dcache.\memories[0].data_memories.way_0_data_ram.$0$memwr$\mem$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_ram.v:121$1837_EN[31:0]$1842 [0] $flatten\lm32_cpu.\load_store_unit.\dcache.\memories[0].data_memories.way_0_data_ram.$0$memwr$\mem$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_ram.v:121$1837_EN[31:0]$1842 [0] }
    Consolidated identical input bits for $mux cell $flatten\lm32_cpu.\load_store_unit.\dcache.\memories[0].way_0_tag_ram.$procmux$1887:
      Old ports: A=21'000000000000000000000, B=21'111111111111111111111, Y=$flatten\lm32_cpu.\load_store_unit.\dcache.\memories[0].way_0_tag_ram.$0$memwr$\mem$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_ram.v:121$1824_EN[20:0]$1829
      New ports: A=1'0, B=1'1, Y=$flatten\lm32_cpu.\load_store_unit.\dcache.\memories[0].way_0_tag_ram.$0$memwr$\mem$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_ram.v:121$1824_EN[20:0]$1829 [0]
      New connections: $flatten\lm32_cpu.\load_store_unit.\dcache.\memories[0].way_0_tag_ram.$0$memwr$\mem$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_ram.v:121$1824_EN[20:0]$1829 [20:1] = { $flatten\lm32_cpu.\load_store_unit.\dcache.\memories[0].way_0_tag_ram.$0$memwr$\mem$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_ram.v:121$1824_EN[20:0]$1829 [0] $flatten\lm32_cpu.\load_store_unit.\dcache.\memories[0].way_0_tag_ram.$0$memwr$\mem$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_ram.v:121$1824_EN[20:0]$1829 [0] $flatten\lm32_cpu.\load_store_unit.\dcache.\memories[0].way_0_tag_ram.$0$memwr$\mem$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_ram.v:121$1824_EN[20:0]$1829 [0] $flatten\lm32_cpu.\load_store_unit.\dcache.\memories[0].way_0_tag_ram.$0$memwr$\mem$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_ram.v:121$1824_EN[20:0]$1829 [0] $flatten\lm32_cpu.\load_store_unit.\dcache.\memories[0].way_0_tag_ram.$0$memwr$\mem$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_ram.v:121$1824_EN[20:0]$1829 [0] $flatten\lm32_cpu.\load_store_unit.\dcache.\memories[0].way_0_tag_ram.$0$memwr$\mem$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_ram.v:121$1824_EN[20:0]$1829 [0] $flatten\lm32_cpu.\load_store_unit.\dcache.\memories[0].way_0_tag_ram.$0$memwr$\mem$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_ram.v:121$1824_EN[20:0]$1829 [0] $flatten\lm32_cpu.\load_store_unit.\dcache.\memories[0].way_0_tag_ram.$0$memwr$\mem$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_ram.v:121$1824_EN[20:0]$1829 [0] $flatten\lm32_cpu.\load_store_unit.\dcache.\memories[0].way_0_tag_ram.$0$memwr$\mem$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_ram.v:121$1824_EN[20:0]$1829 [0] $flatten\lm32_cpu.\load_store_unit.\dcache.\memories[0].way_0_tag_ram.$0$memwr$\mem$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_ram.v:121$1824_EN[20:0]$1829 [0] $flatten\lm32_cpu.\load_store_unit.\dcache.\memories[0].way_0_tag_ram.$0$memwr$\mem$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_ram.v:121$1824_EN[20:0]$1829 [0] $flatten\lm32_cpu.\load_store_unit.\dcache.\memories[0].way_0_tag_ram.$0$memwr$\mem$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_ram.v:121$1824_EN[20:0]$1829 [0] $flatten\lm32_cpu.\load_store_unit.\dcache.\memories[0].way_0_tag_ram.$0$memwr$\mem$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_ram.v:121$1824_EN[20:0]$1829 [0] $flatten\lm32_cpu.\load_store_unit.\dcache.\memories[0].way_0_tag_ram.$0$memwr$\mem$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_ram.v:121$1824_EN[20:0]$1829 [0] $flatten\lm32_cpu.\load_store_unit.\dcache.\memories[0].way_0_tag_ram.$0$memwr$\mem$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_ram.v:121$1824_EN[20:0]$1829 [0] $flatten\lm32_cpu.\load_store_unit.\dcache.\memories[0].way_0_tag_ram.$0$memwr$\mem$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_ram.v:121$1824_EN[20:0]$1829 [0] $flatten\lm32_cpu.\load_store_unit.\dcache.\memories[0].way_0_tag_ram.$0$memwr$\mem$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_ram.v:121$1824_EN[20:0]$1829 [0] $flatten\lm32_cpu.\load_store_unit.\dcache.\memories[0].way_0_tag_ram.$0$memwr$\mem$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_ram.v:121$1824_EN[20:0]$1829 [0] $flatten\lm32_cpu.\load_store_unit.\dcache.\memories[0].way_0_tag_ram.$0$memwr$\mem$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_ram.v:121$1824_EN[20:0]$1829 [0] $flatten\lm32_cpu.\load_store_unit.\dcache.\memories[0].way_0_tag_ram.$0$memwr$\mem$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_ram.v:121$1824_EN[20:0]$1829 [0] }
    New ctrl vector for $pmux cell $flatten\lm32_cpu.\mc_arithmetic.$procmux$2622: { $flatten\lm32_cpu.\mc_arithmetic.$procmux$2627_CMP $auto$opt_reduce.cc:134:opt_mux$4843 }
    Consolidated identical input bits for $mux cell $procmux$3740:
      Old ports: A=10'0000000000, B=10'1111111111, Y=$0$memwr$\storage_2$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:2009$237_EN[9:0]$640
      New ports: A=1'0, B=1'1, Y=$0$memwr$\storage_2$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:2009$237_EN[9:0]$640 [0]
      New connections: $0$memwr$\storage_2$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:2009$237_EN[9:0]$640 [9:1] = { $0$memwr$\storage_2$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:2009$237_EN[9:0]$640 [0] $0$memwr$\storage_2$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:2009$237_EN[9:0]$640 [0] $0$memwr$\storage_2$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:2009$237_EN[9:0]$640 [0] $0$memwr$\storage_2$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:2009$237_EN[9:0]$640 [0] $0$memwr$\storage_2$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:2009$237_EN[9:0]$640 [0] $0$memwr$\storage_2$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:2009$237_EN[9:0]$640 [0] $0$memwr$\storage_2$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:2009$237_EN[9:0]$640 [0] $0$memwr$\storage_2$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:2009$237_EN[9:0]$640 [0] $0$memwr$\storage_2$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:2009$237_EN[9:0]$640 [0] }
    Consolidated identical input bits for $mux cell $procmux$3751:
      Old ports: A=10'0000000000, B=10'1111111111, Y=$0$memwr$\storage_1$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1988$236_EN[9:0]$630
      New ports: A=1'0, B=1'1, Y=$0$memwr$\storage_1$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1988$236_EN[9:0]$630 [0]
      New connections: $0$memwr$\storage_1$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1988$236_EN[9:0]$630 [9:1] = { $0$memwr$\storage_1$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1988$236_EN[9:0]$630 [0] $0$memwr$\storage_1$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1988$236_EN[9:0]$630 [0] $0$memwr$\storage_1$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1988$236_EN[9:0]$630 [0] $0$memwr$\storage_1$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1988$236_EN[9:0]$630 [0] $0$memwr$\storage_1$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1988$236_EN[9:0]$630 [0] $0$memwr$\storage_1$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1988$236_EN[9:0]$630 [0] $0$memwr$\storage_1$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1988$236_EN[9:0]$630 [0] $0$memwr$\storage_1$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1988$236_EN[9:0]$630 [0] $0$memwr$\storage_1$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1988$236_EN[9:0]$630 [0] }
    Consolidated identical input bits for $mux cell $procmux$3760:
      Old ports: A=0, B=32'11111111000000000000000000000000, Y=$0$memwr$\main_ram$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1957$235_EN[31:0]$611
      New ports: A=1'0, B=1'1, Y=$0$memwr$\main_ram$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1957$235_EN[31:0]$611 [24]
      New connections: { $0$memwr$\main_ram$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1957$235_EN[31:0]$611 [31:25] $0$memwr$\main_ram$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1957$235_EN[31:0]$611 [23:0] } = { $0$memwr$\main_ram$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1957$235_EN[31:0]$611 [24] $0$memwr$\main_ram$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1957$235_EN[31:0]$611 [24] $0$memwr$\main_ram$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1957$235_EN[31:0]$611 [24] $0$memwr$\main_ram$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1957$235_EN[31:0]$611 [24] $0$memwr$\main_ram$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1957$235_EN[31:0]$611 [24] $0$memwr$\main_ram$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1957$235_EN[31:0]$611 [24] $0$memwr$\main_ram$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1957$235_EN[31:0]$611 [24] 24'000000000000000000000000 }
    Consolidated identical input bits for $mux cell $procmux$3769:
      Old ports: A=0, B=16711680, Y=$0$memwr$\main_ram$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1955$234_EN[31:0]$608
      New ports: A=1'0, B=1'1, Y=$0$memwr$\main_ram$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1955$234_EN[31:0]$608 [16]
      New connections: { $0$memwr$\main_ram$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1955$234_EN[31:0]$608 [31:17] $0$memwr$\main_ram$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1955$234_EN[31:0]$608 [15:0] } = { 8'00000000 $0$memwr$\main_ram$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1955$234_EN[31:0]$608 [16] $0$memwr$\main_ram$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1955$234_EN[31:0]$608 [16] $0$memwr$\main_ram$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1955$234_EN[31:0]$608 [16] $0$memwr$\main_ram$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1955$234_EN[31:0]$608 [16] $0$memwr$\main_ram$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1955$234_EN[31:0]$608 [16] $0$memwr$\main_ram$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1955$234_EN[31:0]$608 [16] $0$memwr$\main_ram$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1955$234_EN[31:0]$608 [16] 16'0000000000000000 }
    Consolidated identical input bits for $mux cell $procmux$3778:
      Old ports: A=0, B=65280, Y=$0$memwr$\main_ram$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1953$233_EN[31:0]$605
      New ports: A=1'0, B=1'1, Y=$0$memwr$\main_ram$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1953$233_EN[31:0]$605 [8]
      New connections: { $0$memwr$\main_ram$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1953$233_EN[31:0]$605 [31:9] $0$memwr$\main_ram$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1953$233_EN[31:0]$605 [7:0] } = { 16'0000000000000000 $0$memwr$\main_ram$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1953$233_EN[31:0]$605 [8] $0$memwr$\main_ram$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1953$233_EN[31:0]$605 [8] $0$memwr$\main_ram$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1953$233_EN[31:0]$605 [8] $0$memwr$\main_ram$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1953$233_EN[31:0]$605 [8] $0$memwr$\main_ram$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1953$233_EN[31:0]$605 [8] $0$memwr$\main_ram$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1953$233_EN[31:0]$605 [8] $0$memwr$\main_ram$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1953$233_EN[31:0]$605 [8] 8'00000000 }
    Consolidated identical input bits for $mux cell $procmux$3787:
      Old ports: A=0, B=255, Y=$0$memwr$\main_ram$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1951$232_EN[31:0]$602
      New ports: A=1'0, B=1'1, Y=$0$memwr$\main_ram$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1951$232_EN[31:0]$602 [0]
      New connections: $0$memwr$\main_ram$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1951$232_EN[31:0]$602 [31:1] = { 24'000000000000000000000000 $0$memwr$\main_ram$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1951$232_EN[31:0]$602 [0] $0$memwr$\main_ram$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1951$232_EN[31:0]$602 [0] $0$memwr$\main_ram$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1951$232_EN[31:0]$602 [0] $0$memwr$\main_ram$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1951$232_EN[31:0]$602 [0] $0$memwr$\main_ram$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1951$232_EN[31:0]$602 [0] $0$memwr$\main_ram$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1951$232_EN[31:0]$602 [0] $0$memwr$\main_ram$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1951$232_EN[31:0]$602 [0] }
    Consolidated identical input bits for $mux cell $procmux$3796:
      Old ports: A=0, B=32'11111111000000000000000000000000, Y=$0$memwr$\sram$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1934$231_EN[31:0]$585
      New ports: A=1'0, B=1'1, Y=$0$memwr$\sram$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1934$231_EN[31:0]$585 [24]
      New connections: { $0$memwr$\sram$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1934$231_EN[31:0]$585 [31:25] $0$memwr$\sram$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1934$231_EN[31:0]$585 [23:0] } = { $0$memwr$\sram$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1934$231_EN[31:0]$585 [24] $0$memwr$\sram$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1934$231_EN[31:0]$585 [24] $0$memwr$\sram$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1934$231_EN[31:0]$585 [24] $0$memwr$\sram$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1934$231_EN[31:0]$585 [24] $0$memwr$\sram$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1934$231_EN[31:0]$585 [24] $0$memwr$\sram$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1934$231_EN[31:0]$585 [24] $0$memwr$\sram$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1934$231_EN[31:0]$585 [24] 24'000000000000000000000000 }
    Consolidated identical input bits for $mux cell $procmux$3805:
      Old ports: A=0, B=16711680, Y=$0$memwr$\sram$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1932$230_EN[31:0]$582
      New ports: A=1'0, B=1'1, Y=$0$memwr$\sram$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1932$230_EN[31:0]$582 [16]
      New connections: { $0$memwr$\sram$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1932$230_EN[31:0]$582 [31:17] $0$memwr$\sram$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1932$230_EN[31:0]$582 [15:0] } = { 8'00000000 $0$memwr$\sram$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1932$230_EN[31:0]$582 [16] $0$memwr$\sram$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1932$230_EN[31:0]$582 [16] $0$memwr$\sram$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1932$230_EN[31:0]$582 [16] $0$memwr$\sram$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1932$230_EN[31:0]$582 [16] $0$memwr$\sram$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1932$230_EN[31:0]$582 [16] $0$memwr$\sram$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1932$230_EN[31:0]$582 [16] $0$memwr$\sram$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1932$230_EN[31:0]$582 [16] 16'0000000000000000 }
    Consolidated identical input bits for $mux cell $procmux$3814:
      Old ports: A=0, B=65280, Y=$0$memwr$\sram$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1930$229_EN[31:0]$579
      New ports: A=1'0, B=1'1, Y=$0$memwr$\sram$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1930$229_EN[31:0]$579 [8]
      New connections: { $0$memwr$\sram$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1930$229_EN[31:0]$579 [31:9] $0$memwr$\sram$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1930$229_EN[31:0]$579 [7:0] } = { 16'0000000000000000 $0$memwr$\sram$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1930$229_EN[31:0]$579 [8] $0$memwr$\sram$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1930$229_EN[31:0]$579 [8] $0$memwr$\sram$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1930$229_EN[31:0]$579 [8] $0$memwr$\sram$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1930$229_EN[31:0]$579 [8] $0$memwr$\sram$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1930$229_EN[31:0]$579 [8] $0$memwr$\sram$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1930$229_EN[31:0]$579 [8] $0$memwr$\sram$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1930$229_EN[31:0]$579 [8] 8'00000000 }
    Consolidated identical input bits for $mux cell $procmux$3823:
      Old ports: A=0, B=255, Y=$0$memwr$\sram$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1928$228_EN[31:0]$576
      New ports: A=1'0, B=1'1, Y=$0$memwr$\sram$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1928$228_EN[31:0]$576 [0]
      New connections: $0$memwr$\sram$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1928$228_EN[31:0]$576 [31:1] = { 24'000000000000000000000000 $0$memwr$\sram$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1928$228_EN[31:0]$576 [0] $0$memwr$\sram$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1928$228_EN[31:0]$576 [0] $0$memwr$\sram$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1928$228_EN[31:0]$576 [0] $0$memwr$\sram$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1928$228_EN[31:0]$576 [0] $0$memwr$\sram$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1928$228_EN[31:0]$576 [0] $0$memwr$\sram$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1928$228_EN[31:0]$576 [0] $0$memwr$\sram$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1928$228_EN[31:0]$576 [0] }
    New ctrl vector for $pmux cell $procmux$3927: { $eq$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1118$432_Y $procmux$3860_CMP $procmux$3859_CMP $procmux$3858_CMP $procmux$3857_CMP $procmux$3856_CMP $procmux$3855_CMP $procmux$3854_CMP $procmux$3933_CMP $procmux$3932_CMP $procmux$3931_CMP $procmux$3929_CMP $procmux$3928_CMP }
  Optimizing cells in module \cain_test.
Performed a total of 24 changes.

24.12.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\cain_test'.
Removed a total of 14 cells.

24.12.6. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on $procdff$4796 ($dff) from module cain_test.

24.12.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \cain_test..
Removed 1 unused cells and 214 unused wires.

24.12.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module cain_test.

24.12.9. Rerunning OPT passes. (Maybe there is more to do..)

24.12.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \cain_test..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.

24.12.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \cain_test.
    New ctrl vector for $pmux cell $flatten\lm32_cpu.\instruction_unit.\icache.$procmux$1943: { $auto$opt_reduce.cc:134:opt_mux$4845 $flatten\lm32_cpu.\instruction_unit.\icache.$procmux$1904_CMP $flatten\lm32_cpu.\instruction_unit.\icache.$procmux$1898_CMP }
    New ctrl vector for $pmux cell $flatten\lm32_cpu.\mc_arithmetic.$procmux$2614: $auto$opt_reduce.cc:134:opt_mux$4847
    New ctrl vector for $pmux cell $flatten\lm32_cpu.\mc_arithmetic.$procmux$2633: { $flatten\lm32_cpu.\mc_arithmetic.$procmux$2627_CMP $auto$opt_reduce.cc:134:opt_mux$4849 }
    New ctrl vector for $pmux cell $flatten\lm32_cpu.\mc_arithmetic.$procmux$2660: { $flatten\lm32_cpu.\mc_arithmetic.$procmux$2627_CMP $auto$opt_reduce.cc:134:opt_mux$4851 }
    New ctrl vector for $pmux cell $flatten\lm32_cpu.\mc_arithmetic.$procmux$2675: { $flatten\lm32_cpu.\mc_arithmetic.$procmux$2627_CMP $auto$opt_reduce.cc:134:opt_mux$4853 }
  Optimizing cells in module \cain_test.
Performed a total of 5 changes.

24.12.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\cain_test'.
Removed a total of 5 cells.

24.12.13. Executing OPT_DFF pass (perform DFF optimizations).

24.12.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \cain_test..
Removed 0 unused cells and 6 unused wires.

24.12.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module cain_test.

24.12.16. Rerunning OPT passes. (Maybe there is more to do..)

24.12.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \cain_test..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.

24.12.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \cain_test.
Performed a total of 0 changes.

24.12.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\cain_test'.
Removed a total of 0 cells.

24.12.20. Executing OPT_DFF pass (perform DFF optimizations).

24.12.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \cain_test..

24.12.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module cain_test.

24.12.23. Finished OPT passes. (There is nothing left to do.)

24.13. Executing FSM pass (extract and optimize FSM).

24.13.1. Executing FSM_DETECT pass (finding FSMs in design).
Not marking cain_test.i2s_topm.TRANSMITTER_DEC.data_in as FSM state register:
    Users of register don't seem to benefit from recoding.
Found FSM state register cain_test.i2s_topm.TRANSMITTER_DEC.sd_ctrl.
Not marking cain_test.lm32_cpu.instruction_unit.icache.state as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking cain_test.lm32_cpu.load_store_unit.byte_enable_m as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking cain_test.lm32_cpu.load_store_unit.dcache.state as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking cain_test.lm32_cpu.mc_arithmetic.state as FSM state register:
    Users of register don't seem to benefit from recoding.

24.13.2. Executing FSM_EXTRACT pass (extracting FSM from design).
Extracting FSM `\i2s_topm.TRANSMITTER_DEC.sd_ctrl' from module `\cain_test'.
  found $dff cell for state register: $flatten\i2s_topm.\TRANSMITTER_DEC.$procdff$4590
  root of input selection tree: $flatten\i2s_topm.\TRANSMITTER_DEC.$0\sd_ctrl[4:0]
  found reset state: 5'00000 (guessed from mux tree)
  found ctrl input: \conf_en_storage
  found state code: 5'00000
  found ctrl input: $flatten\i2s_topm.\TRANSMITTER_DEC.$procmux$2957_CMP
  found ctrl input: $flatten\i2s_topm.\TRANSMITTER_DEC.$procmux$3060_CMP
  found ctrl input: $flatten\i2s_topm.\TRANSMITTER_DEC.$procmux$2907_CMP
  found ctrl input: $flatten\i2s_topm.\TRANSMITTER_DEC.$procmux$2959_CMP
  found ctrl input: $flatten\i2s_topm.\TRANSMITTER_DEC.$procmux$3029_CMP
  found state code: 5'00010
  found state code: 5'00100
  found ctrl input: $flatten\i2s_topm.\TRANSMITTER_DEC.$logic_and$/home/johan/Descargas/I2S/rd1101/source/verilog/i2s_codec.v:188$1317_Y
  found ctrl input: $flatten\i2s_topm.\TRANSMITTER_DEC.$logic_and$/home/johan/Descargas/I2S/rd1101/source/verilog/i2s_codec.v:219$1366_Y
  found ctrl input: $flatten\i2s_topm.\TRANSMITTER_DEC.$logic_or$/home/johan/Descargas/I2S/rd1101/source/verilog/i2s_codec.v:172$1313_Y
  found ctrl output: $flatten\i2s_topm.\TRANSMITTER_DEC.$procmux$2907_CMP
  found ctrl output: $flatten\i2s_topm.\TRANSMITTER_DEC.$procmux$2957_CMP
  found ctrl output: $flatten\i2s_topm.\TRANSMITTER_DEC.$procmux$2959_CMP
  found ctrl output: $flatten\i2s_topm.\TRANSMITTER_DEC.$procmux$3029_CMP
  found ctrl output: $flatten\i2s_topm.\TRANSMITTER_DEC.$procmux$3060_CMP
  ctrl inputs: { $flatten\i2s_topm.\TRANSMITTER_DEC.$logic_and$/home/johan/Descargas/I2S/rd1101/source/verilog/i2s_codec.v:219$1366_Y $flatten\i2s_topm.\TRANSMITTER_DEC.$logic_and$/home/johan/Descargas/I2S/rd1101/source/verilog/i2s_codec.v:188$1317_Y $flatten\i2s_topm.\TRANSMITTER_DEC.$logic_or$/home/johan/Descargas/I2S/rd1101/source/verilog/i2s_codec.v:172$1313_Y \conf_en_storage }
  ctrl outputs: { $flatten\i2s_topm.\TRANSMITTER_DEC.$procmux$3060_CMP $flatten\i2s_topm.\TRANSMITTER_DEC.$procmux$3029_CMP $flatten\i2s_topm.\TRANSMITTER_DEC.$procmux$2959_CMP $flatten\i2s_topm.\TRANSMITTER_DEC.$procmux$2957_CMP $flatten\i2s_topm.\TRANSMITTER_DEC.$procmux$2907_CMP $flatten\i2s_topm.\TRANSMITTER_DEC.$0\sd_ctrl[4:0] }
  transition:    5'00000 4'---0 ->    5'00000 10'0100000000
  transition:    5'00000 4'--01 ->    5'00000 10'0100000000
  transition:    5'00000 4'--11 ->    5'00010 10'0100000010
  transition:    5'00100 4'---0 ->    5'00000 10'0001000000
  transition:    5'00100 4'---1 ->    5'00010 10'0001000010
  transition:    5'00010 4'---0 ->    5'00000 10'0000100000
  transition:    5'00010 4'-0-1 ->    5'00010 10'0000100010
  transition:    5'00010 4'01-1 ->    5'00100 10'0000100100
  transition:    5'00010 4'11-1 ->    5'00010 10'0000100010

24.13.3. Executing FSM_OPT pass (simple optimizations of FSMs).
Optimizing FSM `$fsm$\i2s_topm.TRANSMITTER_DEC.sd_ctrl$4854' from module `\cain_test'.

24.13.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \cain_test..
Removed 12 unused cells and 12 unused wires.

24.13.5. Executing FSM_OPT pass (simple optimizations of FSMs).
Optimizing FSM `$fsm$\i2s_topm.TRANSMITTER_DEC.sd_ctrl$4854' from module `\cain_test'.
  Removing unused output signal $flatten\i2s_topm.\TRANSMITTER_DEC.$0\sd_ctrl[4:0] [0].
  Removing unused output signal $flatten\i2s_topm.\TRANSMITTER_DEC.$0\sd_ctrl[4:0] [1].
  Removing unused output signal $flatten\i2s_topm.\TRANSMITTER_DEC.$0\sd_ctrl[4:0] [2].
  Removing unused output signal $flatten\i2s_topm.\TRANSMITTER_DEC.$0\sd_ctrl[4:0] [3].
  Removing unused output signal $flatten\i2s_topm.\TRANSMITTER_DEC.$0\sd_ctrl[4:0] [4].

24.13.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).
Recoding FSM `$fsm$\i2s_topm.TRANSMITTER_DEC.sd_ctrl$4854' from module `\cain_test' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  00000 -> --1
  00100 -> -1-
  00010 -> 1--

24.13.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

FSM `$fsm$\i2s_topm.TRANSMITTER_DEC.sd_ctrl$4854' from module `cain_test':
-------------------------------------

  Information on FSM $fsm$\i2s_topm.TRANSMITTER_DEC.sd_ctrl$4854 (\i2s_topm.TRANSMITTER_DEC.sd_ctrl):

  Number of input signals:    4
  Number of output signals:   5
  Number of state bits:       3

  Input signals:
    0: \conf_en_storage
    1: $flatten\i2s_topm.\TRANSMITTER_DEC.$logic_or$/home/johan/Descargas/I2S/rd1101/source/verilog/i2s_codec.v:172$1313_Y
    2: $flatten\i2s_topm.\TRANSMITTER_DEC.$logic_and$/home/johan/Descargas/I2S/rd1101/source/verilog/i2s_codec.v:188$1317_Y
    3: $flatten\i2s_topm.\TRANSMITTER_DEC.$logic_and$/home/johan/Descargas/I2S/rd1101/source/verilog/i2s_codec.v:219$1366_Y

  Output signals:
    0: $flatten\i2s_topm.\TRANSMITTER_DEC.$procmux$2907_CMP
    1: $flatten\i2s_topm.\TRANSMITTER_DEC.$procmux$2957_CMP
    2: $flatten\i2s_topm.\TRANSMITTER_DEC.$procmux$2959_CMP
    3: $flatten\i2s_topm.\TRANSMITTER_DEC.$procmux$3029_CMP
    4: $flatten\i2s_topm.\TRANSMITTER_DEC.$procmux$3060_CMP

  State encoding:
    0:      3'--1  <RESET STATE>
    1:      3'-1-
    2:      3'1--

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 4'---0   ->     0 5'01000
      1:     0 4'--01   ->     0 5'01000
      2:     0 4'--11   ->     2 5'01000
      3:     1 4'---0   ->     0 5'00010
      4:     1 4'---1   ->     2 5'00010
      5:     2 4'---0   ->     0 5'00001
      6:     2 4'01-1   ->     1 5'00001
      7:     2 4'-0-1   ->     2 5'00001
      8:     2 4'11-1   ->     2 5'00001

-------------------------------------

24.13.8. Executing FSM_MAP pass (mapping FSMs to basic logic).
Mapping FSM `$fsm$\i2s_topm.TRANSMITTER_DEC.sd_ctrl$4854' from module `\cain_test'.

24.14. Executing OPT pass (performing simple optimizations).

24.14.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module cain_test.

24.14.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\cain_test'.
Removed a total of 0 cells.

24.14.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \cain_test..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 1/4 on $pmux $flatten\i2s_topm.\TRANSMITTER_DEC.$procmux$3094.
    dead port 3/4 on $pmux $flatten\i2s_topm.\TRANSMITTER_DEC.$procmux$3094.
    dead port 2/4 on $pmux $flatten\i2s_topm.\TRANSMITTER_DEC.$procmux$3159.
    dead port 2/4 on $pmux $flatten\i2s_topm.\TRANSMITTER_DEC.$procmux$3180.
Removed 4 multiplexer ports.

24.14.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \cain_test.
Performed a total of 0 changes.

24.14.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\cain_test'.
Removed a total of 0 cells.

24.14.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $procdff$4813 ($dff) from module cain_test (D = $procmux$4354_Y, Q = \basesoc_state, rval = 1'0).
Adding SRST signal on $procdff$4812 ($dff) from module cain_test (D = \basesoc_rs232phyrx_next_state, Q = \basesoc_rs232phyrx_state, rval = 1'0).
Adding SRST signal on $procdff$4811 ($dff) from module cain_test (D = \basesoc_rs232phytx_next_state, Q = \basesoc_rs232phytx_state, rval = 1'0).
Adding SRST signal on $procdff$4810 ($dff) from module cain_test (D = $procmux$3853_Y, Q = \csr_bankarray_interface4_bank_bus_dat_r, rval = 0).
Adding SRST signal on $procdff$4809 ($dff) from module cain_test (D = $procmux$3880_Y, Q = \csr_bankarray_interface3_bank_bus_dat_r, rval = 0).
Adding SRST signal on $procdff$4808 ($dff) from module cain_test (D = $procmux$3893_Y [31:1], Q = \csr_bankarray_interface2_bank_bus_dat_r [31:1], rval = 31'0000000000000000000000000000000).
Adding SRST signal on $procdff$4808 ($dff) from module cain_test (D = \storage, Q = \csr_bankarray_interface2_bank_bus_dat_r [0], rval = 1'0).
Adding SRST signal on $procdff$4807 ($dff) from module cain_test (D = \csr_bankarray_sel, Q = \csr_bankarray_sel_r, rval = 1'0).
Adding SRST signal on $procdff$4806 ($dff) from module cain_test (D = $procmux$3927_Y, Q = \csr_bankarray_interface1_bank_bus_dat_r, rval = 0).
Adding SRST signal on $procdff$4805 ($dff) from module cain_test (D = $procmux$3944_Y, Q = \csr_bankarray_interface0_bank_bus_dat_r, rval = 0).
Adding SRST signal on $procdff$4804 ($dff) from module cain_test (D = $procmux$3999_Y, Q = \count, rval = 20'11110100001001000000).
Adding EN signal on $auto$opt_dff.cc:682:run$4911 ($sdff) from module cain_test (D = $sub$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1451$522_Y, Q = \count).
Adding SRST signal on $procdff$4803 ($dff) from module cain_test (D = \slave_sel, Q = \slave_sel_r, rval = 4'0000).
Adding SRST signal on $procdff$4802 ($dff) from module cain_test (D = $procmux$4009_Y, Q = \grant, rval = 1'0).
Adding SRST signal on $procdff$4800 ($dff) from module cain_test (D = $procmux$4018_Y, Q = \enable_storage, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$4915 ($sdff) from module cain_test (D = \basesoc_dat_w [0], Q = \enable_storage).
Adding SRST signal on $procdff$4799 ($dff) from module cain_test (D = $procmux$4022_Y, Q = \pending_r, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$4917 ($sdff) from module cain_test (D = \basesoc_dat_w [0], Q = \pending_r).
Adding SRST signal on $procdff$4798 ($dff) from module cain_test (D = \csr_bankarray_csrbank1_ev_pending_re, Q = \pending_re, rval = 1'0).
Adding SRST signal on $procdff$4795 ($dff) from module cain_test (D = $procmux$4026_Y, Q = \ok_pending, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$4920 ($sdff) from module cain_test (D = 1'0, Q = \ok_pending).
Setting constant 0-bit at position 0 on $auto$opt_dff.cc:744:run$4921 ($sdffe) from module cain_test.
Adding SRST signal on $procdff$4793 ($dff) from module cain_test (D = $procmux$4032_Y, Q = \conf_en_storage, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$4922 ($sdff) from module cain_test (D = \basesoc_dat_w [0], Q = \conf_en_storage).
Adding SRST signal on $procdff$4791 ($dff) from module cain_test (D = $procmux$4036_Y, Q = \conf_swap_storage, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$4924 ($sdff) from module cain_test (D = \basesoc_dat_w [0], Q = \conf_swap_storage).
Adding SRST signal on $procdff$4789 ($dff) from module cain_test (D = $procmux$4040_Y, Q = \conf_ratio_storage, rval = 24'000000000000000000000000).
Adding EN signal on $auto$opt_dff.cc:682:run$4926 ($sdff) from module cain_test (D = \basesoc_dat_w [23:0], Q = \conf_ratio_storage).
Adding SRST signal on $procdff$4787 ($dff) from module cain_test (D = $procmux$4044_Y, Q = \conf_res_storage, rval = 6'000000).
Adding EN signal on $auto$opt_dff.cc:682:run$4928 ($sdff) from module cain_test (D = \basesoc_dat_w [5:0], Q = \conf_res_storage).
Adding SRST signal on $procdff$4785 ($dff) from module cain_test (D = $procmux$4048_Y, Q = \data_in_storage, rval = 16'0000000000000000).
Adding EN signal on $auto$opt_dff.cc:682:run$4930 ($sdff) from module cain_test (D = \basesoc_dat_w [15:0], Q = \data_in_storage).
Adding SRST signal on $procdff$4783 ($dff) from module cain_test (D = $procmux$4052_Y, Q = \wr_addr_storage, rval = 14'00000000000000).
Adding EN signal on $auto$opt_dff.cc:682:run$4932 ($sdff) from module cain_test (D = \basesoc_dat_w [13:0], Q = \wr_addr_storage).
Adding SRST signal on $procdff$4781 ($dff) from module cain_test (D = $procmux$4056_Y, Q = \wr_en_storage, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$4934 ($sdff) from module cain_test (D = \basesoc_dat_w [0], Q = \wr_en_storage).
Adding SRST signal on $procdff$4775 ($dff) from module cain_test (D = $procmux$4060_Y, Q = \storage, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$4936 ($sdff) from module cain_test (D = \basesoc_dat_w [0], Q = \storage).
Adding SRST signal on $procdff$4774 ($dff) from module cain_test (D = $procmux$3974_Y, Q = \timer_value, rval = 0).
Adding SRST signal on $procdff$4772 ($dff) from module cain_test (D = $procmux$4064_Y, Q = \timer_enable_storage, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$4939 ($sdff) from module cain_test (D = \basesoc_dat_w [0], Q = \timer_enable_storage).
Adding SRST signal on $procdff$4771 ($dff) from module cain_test (D = $procmux$4068_Y, Q = \timer_pending_r, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$4941 ($sdff) from module cain_test (D = \basesoc_dat_w [0], Q = \timer_pending_r).
Adding SRST signal on $procdff$4770 ($dff) from module cain_test (D = \csr_bankarray_csrbank3_ev_pending_re, Q = \timer_pending_re, rval = 1'0).
Adding SRST signal on $procdff$4768 ($dff) from module cain_test (D = \timer_zero_trigger, Q = \timer_zero_trigger_d, rval = 1'0).
Adding SRST signal on $procdff$4767 ($dff) from module cain_test (D = $procmux$4074_Y, Q = \timer_zero_pending, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$4945 ($sdff) from module cain_test (D = $procmux$4074_Y, Q = \timer_zero_pending).
Adding SRST signal on $procdff$4765 ($dff) from module cain_test (D = $procmux$4078_Y, Q = \timer_value_status, rval = 0).
Adding EN signal on $auto$opt_dff.cc:682:run$4949 ($sdff) from module cain_test (D = \timer_value, Q = \timer_value_status).
Adding SRST signal on $procdff$4764 ($dff) from module cain_test (D = \csr_bankarray_csrbank3_update_value0_re, Q = \timer_update_value_re, rval = 1'0).
Adding SRST signal on $procdff$4763 ($dff) from module cain_test (D = $procmux$4082_Y, Q = \timer_update_value_storage, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$4952 ($sdff) from module cain_test (D = \basesoc_dat_w [0], Q = \timer_update_value_storage).
Adding SRST signal on $procdff$4761 ($dff) from module cain_test (D = $procmux$4086_Y, Q = \timer_en_storage, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$4954 ($sdff) from module cain_test (D = \basesoc_dat_w [0], Q = \timer_en_storage).
Adding SRST signal on $procdff$4759 ($dff) from module cain_test (D = $procmux$4090_Y, Q = \timer_reload_storage, rval = 0).
Adding EN signal on $auto$opt_dff.cc:682:run$4956 ($sdff) from module cain_test (D = \basesoc_dat_w, Q = \timer_reload_storage).
Adding SRST signal on $procdff$4757 ($dff) from module cain_test (D = $procmux$4094_Y, Q = \timer_load_storage, rval = 0).
Adding EN signal on $auto$opt_dff.cc:682:run$4958 ($sdff) from module cain_test (D = \basesoc_dat_w, Q = \timer_load_storage).
Adding SRST signal on $procdff$4756 ($dff) from module cain_test (D = $procmux$4098_Y, Q = \uart_rx_fifo_consume, rval = 4'0000).
Adding EN signal on $auto$opt_dff.cc:682:run$4960 ($sdff) from module cain_test (D = $add$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1555$558_Y, Q = \uart_rx_fifo_consume).
Adding SRST signal on $procdff$4755 ($dff) from module cain_test (D = $procmux$4102_Y, Q = \uart_rx_fifo_produce, rval = 4'0000).
Adding EN signal on $auto$opt_dff.cc:682:run$4962 ($sdff) from module cain_test (D = $add$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1552$557_Y, Q = \uart_rx_fifo_produce).
Adding SRST signal on $procdff$4754 ($dff) from module cain_test (D = $procmux$4111_Y, Q = \uart_rx_fifo_level0, rval = 5'00000).
Adding EN signal on $auto$opt_dff.cc:682:run$4964 ($sdff) from module cain_test (D = $procmux$4111_Y, Q = \uart_rx_fifo_level0).
Adding SRST signal on $procdff$4753 ($dff) from module cain_test (D = $procmux$4118_Y, Q = \uart_rx_fifo_readable, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$4972 ($sdff) from module cain_test (D = $procmux$4118_Y, Q = \uart_rx_fifo_readable).
Adding SRST signal on $procdff$4752 ($dff) from module cain_test (D = $procmux$4122_Y, Q = \uart_tx_fifo_consume, rval = 4'0000).
Adding EN signal on $auto$opt_dff.cc:682:run$4976 ($sdff) from module cain_test (D = $add$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1533$547_Y, Q = \uart_tx_fifo_consume).
Adding SRST signal on $procdff$4751 ($dff) from module cain_test (D = $procmux$4126_Y, Q = \uart_tx_fifo_produce, rval = 4'0000).
Adding EN signal on $auto$opt_dff.cc:682:run$4978 ($sdff) from module cain_test (D = $add$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1530$546_Y, Q = \uart_tx_fifo_produce).
Adding SRST signal on $procdff$4750 ($dff) from module cain_test (D = $procmux$4135_Y, Q = \uart_tx_fifo_level0, rval = 5'00000).
Adding EN signal on $auto$opt_dff.cc:682:run$4980 ($sdff) from module cain_test (D = $procmux$4135_Y, Q = \uart_tx_fifo_level0).
Adding SRST signal on $procdff$4749 ($dff) from module cain_test (D = $procmux$4142_Y, Q = \uart_tx_fifo_readable, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$4988 ($sdff) from module cain_test (D = $procmux$4142_Y, Q = \uart_tx_fifo_readable).
Adding SRST signal on $procdff$4745 ($dff) from module cain_test (D = $procmux$4146_Y, Q = \uart_enable_storage, rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:682:run$4992 ($sdff) from module cain_test (D = \basesoc_dat_w [1:0], Q = \uart_enable_storage).
Adding SRST signal on $procdff$4744 ($dff) from module cain_test (D = $procmux$4150_Y, Q = \uart_pending_r, rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:682:run$4994 ($sdff) from module cain_test (D = \basesoc_dat_w [1:0], Q = \uart_pending_r).
Adding SRST signal on $procdff$4743 ($dff) from module cain_test (D = \csr_bankarray_csrbank4_ev_pending_re, Q = \uart_pending_re, rval = 1'0).
Adding SRST signal on $procdff$4741 ($dff) from module cain_test (D = \uart_rx_fifo_readable, Q = \uart_rx_trigger_d, rval = 1'0).
Adding SRST signal on $procdff$4740 ($dff) from module cain_test (D = $procmux$4156_Y, Q = \uart_rx_pending, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$4998 ($sdff) from module cain_test (D = $procmux$4156_Y, Q = \uart_rx_pending).
Adding SRST signal on $procdff$4739 ($dff) from module cain_test (D = \uart_tx_fifo_sink_ready, Q = \uart_tx_trigger_d, rval = 1'0).
Adding SRST signal on $procdff$4738 ($dff) from module cain_test (D = $procmux$4162_Y, Q = \uart_tx_pending, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$5003 ($sdff) from module cain_test (D = $procmux$4162_Y, Q = \uart_tx_pending).
Adding SRST signal on $procdff$4735 ($dff) from module cain_test (D = \regs1, Q = \rx_rx_d, rval = 1'0).
Adding SRST signal on $procdff$4734 ($dff) from module cain_test (D = $add$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1499$538_Y [31:0], Q = \rx_phase, rval = 32'10000000000000000000000000000000).
Adding SRST signal on $procdff$4733 ($dff) from module cain_test (D = $add$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1499$538_Y [32], Q = \rx_tick, rval = 1'0).
Adding EN signal on $procdff$4732 ($dff) from module cain_test (D = \rx_count_rs232phyrx_next_value0, Q = \rx_count).
Adding SRST signal on $auto$opt_dff.cc:744:run$5014 ($dffe) from module cain_test (D = $add$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:749$306_Y, Q = \rx_count, rval = 4'0000).
Adding EN signal on $procdff$4731 ($dff) from module cain_test (D = \rx_data_rs232phyrx_next_value1, Q = \rx_data).
Adding SRST signal on $auto$opt_dff.cc:744:run$5018 ($dffe) from module cain_test (D = { \regs1 \rx_data [7:1] }, Q = \rx_data, rval = 8'00000000).
Adding SRST signal on $procdff$4730 ($dff) from module cain_test (D = $add$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1484$537_Y [31:0], Q = \tx_phase, rval = 19791209).
Adding SRST signal on $procdff$4729 ($dff) from module cain_test (D = $add$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1484$537_Y [32], Q = \tx_tick, rval = 1'0).
Adding EN signal on $procdff$4728 ($dff) from module cain_test (D = \tx_count_rs232phytx_next_value0, Q = \tx_count).
Adding SRST signal on $auto$opt_dff.cc:744:run$5028 ($dffe) from module cain_test (D = $add$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:710$303_Y, Q = \tx_count, rval = 4'0000).
Adding EN signal on $procdff$4727 ($dff) from module cain_test (D = \tx_data_rs232phytx_next_value2, Q = \tx_data).
Adding SRST signal on $procdff$4726 ($dff) from module cain_test (D = $procmux$3978_Y, Q = \interface1_ram_bus_ack, rval = 1'0).
Adding SRST signal on $procdff$4725 ($dff) from module cain_test (D = $procmux$3982_Y, Q = \interface0_ram_bus_ack, rval = 1'0).
Adding SRST signal on $procdff$4724 ($dff) from module cain_test (D = $procmux$3986_Y, Q = \ram_bus_ack, rval = 1'0).
Adding SRST signal on $procdff$4723 ($dff) from module cain_test (D = $procmux$4176_Y, Q = \bus_errors, rval = 0).
Adding EN signal on $auto$opt_dff.cc:682:run$5036 ($sdff) from module cain_test (D = $add$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1458$524_Y, Q = \bus_errors).
Adding SRST signal on $procdff$4720 ($dff) from module cain_test (D = $procmux$4180_Y, Q = \scratch_storage, rval = 305419896).
Adding EN signal on $auto$opt_dff.cc:682:run$5040 ($sdff) from module cain_test (D = \basesoc_dat_w, Q = \scratch_storage).
Adding SRST signal on $procdff$4719 ($dff) from module cain_test (D = \csr_bankarray_csrbank0_reset0_re, Q = \reset_re, rval = 1'0).
Adding SRST signal on $procdff$4718 ($dff) from module cain_test (D = $procmux$4184_Y, Q = \reset_storage, rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:682:run$5043 ($sdff) from module cain_test (D = \basesoc_dat_w [1:0], Q = \reset_storage).
Adding SRST signal on $procdff$4717 ($dff) from module cain_test (D = $procmux$4188_Y, Q = \serial_tx, rval = 1'1).
Adding EN signal on $auto$opt_dff.cc:682:run$5045 ($sdff) from module cain_test (D = \serial_tx_rs232phytx_next_value1, Q = \serial_tx).
Adding EN signal on $procdff$4684 ($dff) from module cain_test (D = $memrd$\storage_1$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1993$636_DATA, Q = \storage_1_dat1).
Adding EN signal on $procdff$4679 ($dff) from module cain_test (D = $memrd$\storage_2$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:2014$646_DATA, Q = \storage_2_dat1).
Adding SRST signal on $flatten\lm32_cpu.\shifter.$procdff$4568 ($dff) from module cain_test (D = $flatten\lm32_cpu.\shifter.$procmux$2584_Y, Q = \lm32_cpu.shifter.right_shift_result, rval = 0).
Adding EN signal on $auto$opt_dff.cc:682:run$5049 ($sdff) from module cain_test (D = $flatten\lm32_cpu.\shifter.$shr$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_shifter.v:149$1438_Y [31:0], Q = \lm32_cpu.shifter.right_shift_result).
Adding SRST signal on $flatten\lm32_cpu.\shifter.$procdff$4567 ($dff) from module cain_test (D = $flatten\lm32_cpu.\shifter.$procmux$2589_Y, Q = \lm32_cpu.shifter.direction_m, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$5051 ($sdff) from module cain_test (D = \lm32_cpu.direction_x, Q = \lm32_cpu.shifter.direction_m).
Adding SRST signal on $flatten\lm32_cpu.\multiplier.$procdff$4572 ($dff) from module cain_test (D = $flatten\lm32_cpu.\multiplier.$procmux$2597_Y, Q = \lm32_cpu.multiplier.product, rval = 0).
Adding EN signal on $auto$opt_dff.cc:682:run$5053 ($sdff) from module cain_test (D = $flatten\lm32_cpu.\multiplier.$mul$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_multiplier.v:115$1424_Y, Q = \lm32_cpu.multiplier.product).
Adding SRST signal on $flatten\lm32_cpu.\multiplier.$procdff$4571 ($dff) from module cain_test (D = $flatten\lm32_cpu.\multiplier.$procmux$2602_Y, Q = \lm32_cpu.multiplier.muliplicand, rval = 0).
Adding EN signal on $auto$opt_dff.cc:682:run$5055 ($sdff) from module cain_test (D = \lm32_cpu.d_result_0, Q = \lm32_cpu.multiplier.muliplicand).
Adding SRST signal on $flatten\lm32_cpu.\multiplier.$procdff$4570 ($dff) from module cain_test (D = \lm32_cpu.multiplier.product, Q = \lm32_cpu.multiplier.result, rval = 0).
Adding SRST signal on $flatten\lm32_cpu.\multiplier.$procdff$4569 ($dff) from module cain_test (D = $flatten\lm32_cpu.\multiplier.$procmux$2607_Y, Q = \lm32_cpu.multiplier.multiplier, rval = 0).
Adding EN signal on $auto$opt_dff.cc:682:run$5058 ($sdff) from module cain_test (D = \lm32_cpu.d_result_1, Q = \lm32_cpu.multiplier.multiplier).
Adding SRST signal on $flatten\lm32_cpu.\mc_arithmetic.$procdff$4579 ($dff) from module cain_test (D = $flatten\lm32_cpu.\mc_arithmetic.$procmux$2622_Y, Q = \lm32_cpu.mc_arithmetic.cycles, rval = 6'000000).
Adding EN signal on $auto$opt_dff.cc:682:run$5060 ($sdff) from module cain_test (D = $flatten\lm32_cpu.\mc_arithmetic.$procmux$2622_Y, Q = \lm32_cpu.mc_arithmetic.cycles).
Adding SRST signal on $flatten\lm32_cpu.\mc_arithmetic.$procdff$4578 ($dff) from module cain_test (D = $flatten\lm32_cpu.\mc_arithmetic.$procmux$2633_Y, Q = \lm32_cpu.mc_arithmetic.state, rval = 3'000).
Adding EN signal on $auto$opt_dff.cc:682:run$5068 ($sdff) from module cain_test (D = $flatten\lm32_cpu.\mc_arithmetic.$procmux$2633_Y, Q = \lm32_cpu.mc_arithmetic.state).
Adding SRST signal on $flatten\lm32_cpu.\mc_arithmetic.$procdff$4577 ($dff) from module cain_test (D = $flatten\lm32_cpu.\mc_arithmetic.$procmux$2652_Y, Q = \lm32_cpu.mc_arithmetic.b, rval = 0).
Adding EN signal on $auto$opt_dff.cc:682:run$5080 ($sdff) from module cain_test (D = \lm32_cpu.d_result_1, Q = \lm32_cpu.mc_arithmetic.b).
Adding SRST signal on $flatten\lm32_cpu.\mc_arithmetic.$procdff$4576 ($dff) from module cain_test (D = $flatten\lm32_cpu.\mc_arithmetic.$procmux$2660_Y, Q = \lm32_cpu.mc_arithmetic.a, rval = 0).
Adding EN signal on $auto$opt_dff.cc:682:run$5086 ($sdff) from module cain_test (D = $flatten\lm32_cpu.\mc_arithmetic.$procmux$2660_Y, Q = \lm32_cpu.mc_arithmetic.a).
Adding SRST signal on $flatten\lm32_cpu.\mc_arithmetic.$procdff$4575 ($dff) from module cain_test (D = $flatten\lm32_cpu.\mc_arithmetic.$procmux$2675_Y, Q = \lm32_cpu.mc_arithmetic.p, rval = 0).
Adding EN signal on $auto$opt_dff.cc:682:run$5094 ($sdff) from module cain_test (D = $flatten\lm32_cpu.\mc_arithmetic.$procmux$2675_Y, Q = \lm32_cpu.mc_arithmetic.p).
Adding SRST signal on $flatten\lm32_cpu.\mc_arithmetic.$procdff$4574 ($dff) from module cain_test (D = $flatten\lm32_cpu.\mc_arithmetic.$procmux$2687_Y, Q = \lm32_cpu.mc_arithmetic.result_x, rval = 0).
Adding EN signal on $auto$opt_dff.cc:682:run$5102 ($sdff) from module cain_test (D = $flatten\lm32_cpu.\mc_arithmetic.$procmux$2687_Y, Q = \lm32_cpu.mc_arithmetic.result_x).
Adding SRST signal on $flatten\lm32_cpu.\mc_arithmetic.$procdff$4573 ($dff) from module cain_test (D = $flatten\lm32_cpu.\mc_arithmetic.$eq$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_mc_arithmetic.v:247$1412_Y, Q = \lm32_cpu.mc_arithmetic.divide_by_zero_x, rval = 1'0).
Adding EN signal on $flatten\lm32_cpu.\load_store_unit.\dcache.\memories[0].way_0_tag_ram.$procdff$4513 ($dff) from module cain_test (D = \lm32_cpu.adder_result_x [11:4], Q = \lm32_cpu.load_store_unit.dcache.memories[0].way_0_tag_ram.ra).
Adding EN signal on $flatten\lm32_cpu.\load_store_unit.\dcache.\memories[0].data_memories.way_0_data_ram.$procdff$4509 ($dff) from module cain_test (D = \lm32_cpu.adder_result_x [11:2], Q = \lm32_cpu.load_store_unit.dcache.memories[0].data_memories.way_0_data_ram.ra).
Adding SRST signal on $flatten\lm32_cpu.\load_store_unit.\dcache.$procdff$4529 ($dff) from module cain_test (D = \lm32_cpu.load_store_unit.dcache.state [2], Q = \lm32_cpu.load_store_unit.dcache.refilling, rval = 1'0).
Adding SRST signal on $flatten\lm32_cpu.\load_store_unit.\dcache.$procdff$4528 ($dff) from module cain_test (D = $flatten\lm32_cpu.\load_store_unit.\dcache.$procmux$1987_Y, Q = \lm32_cpu.load_store_unit.dcache.flush_set, rval = 8'11111111).
Adding EN signal on $auto$opt_dff.cc:682:run$5116 ($sdff) from module cain_test (D = $flatten\lm32_cpu.\load_store_unit.\dcache.$sub$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_dcache.v:469$1752_Y, Q = \lm32_cpu.load_store_unit.dcache.flush_set).
Adding EN signal on $flatten\lm32_cpu.\load_store_unit.\dcache.$procdff$4527 ($dff) from module cain_test (D = $flatten\lm32_cpu.\load_store_unit.\dcache.$0\refill_address[31:0], Q = \lm32_cpu.load_store_unit.dcache.refill_address).
Adding SRST signal on $flatten\lm32_cpu.\load_store_unit.\dcache.$procdff$4526 ($dff) from module cain_test (D = $flatten\lm32_cpu.\load_store_unit.\dcache.$procmux$2001_Y, Q = \lm32_cpu.load_store_unit.dcache.refill_request, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$5125 ($sdff) from module cain_test (D = $flatten\lm32_cpu.\load_store_unit.\dcache.$procmux$2001_Y, Q = \lm32_cpu.load_store_unit.dcache.refill_request).
Adding SRST signal on $flatten\lm32_cpu.\load_store_unit.\dcache.$procdff$4525 ($dff) from module cain_test (D = $flatten\lm32_cpu.\load_store_unit.\dcache.$procmux$2014_Y, Q = \lm32_cpu.load_store_unit.dcache.restart_request, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$5133 ($sdff) from module cain_test (D = $flatten\lm32_cpu.\load_store_unit.\dcache.$procmux$2014_Y, Q = \lm32_cpu.load_store_unit.dcache.restart_request).
Adding SRST signal on $flatten\lm32_cpu.\load_store_unit.\dcache.$procdff$4524 ($dff) from module cain_test (D = $flatten\lm32_cpu.\load_store_unit.\dcache.$procmux$2026_Y, Q = \lm32_cpu.load_store_unit.dcache.state, rval = 3'001).
Adding EN signal on $auto$opt_dff.cc:682:run$5145 ($sdff) from module cain_test (D = $flatten\lm32_cpu.\load_store_unit.\dcache.$procmux$2026_Y, Q = \lm32_cpu.load_store_unit.dcache.state).
Adding SRST signal on $flatten\lm32_cpu.\load_store_unit.\dcache.$procdff$4523 ($dff) from module cain_test (D = $flatten\lm32_cpu.\load_store_unit.\dcache.$procmux$1965_Y, Q = \lm32_cpu.load_store_unit.dcache.refill_offset, rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:682:run$5159 ($sdff) from module cain_test (D = $flatten\lm32_cpu.\load_store_unit.\dcache.$procmux$1965_Y, Q = \lm32_cpu.load_store_unit.dcache.refill_offset).
Adding SRST signal on $flatten\lm32_cpu.\load_store_unit.$procdff$4566 ($dff) from module cain_test (D = $flatten\lm32_cpu.\load_store_unit.$procmux$2412_Y, Q = \lm32_cpu.load_store_unit.wb_load_complete, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$5173 ($sdff) from module cain_test (D = $flatten\lm32_cpu.\load_store_unit.$logic_not$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_load_store_unit.v:736$1511_Y, Q = \lm32_cpu.load_store_unit.wb_load_complete).
Adding SRST signal on $flatten\lm32_cpu.\load_store_unit.$procdff$4565 ($dff) from module cain_test (D = $flatten\lm32_cpu.\load_store_unit.$procmux$2422_Y, Q = \lm32_cpu.load_store_unit.wb_data_m, rval = 0).
Adding EN signal on $auto$opt_dff.cc:682:run$5177 ($sdff) from module cain_test (D = \lm32_cpu.instruction_unit.i_dat_i, Q = \lm32_cpu.load_store_unit.wb_data_m).
Adding SRST signal on $flatten\lm32_cpu.\load_store_unit.$procdff$4564 ($dff) from module cain_test (D = \lm32_cpu.load_store_unit.dcache.refilling, Q = \lm32_cpu.load_store_unit.dcache_refill_ready, rval = 1'0).
Adding SRST signal on $flatten\lm32_cpu.\load_store_unit.$procdff$4561 ($dff) from module cain_test (D = $flatten\lm32_cpu.\load_store_unit.$procmux$2463_Y, Q = \lm32_cpu.load_store_unit.d_we_o, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$5188 ($sdff) from module cain_test (D = $flatten\lm32_cpu.\load_store_unit.$procmux$2460_Y, Q = \lm32_cpu.load_store_unit.d_we_o).
Adding SRST signal on $flatten\lm32_cpu.\load_store_unit.$procdff$4560 ($dff) from module cain_test (D = $flatten\lm32_cpu.\load_store_unit.$procmux$2482_Y, Q = \lm32_cpu.load_store_unit.d_stb_o, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$5196 ($sdff) from module cain_test (D = $flatten\lm32_cpu.\load_store_unit.$procmux$2482_Y, Q = \lm32_cpu.load_store_unit.d_stb_o).
Adding SRST signal on $flatten\lm32_cpu.\load_store_unit.$procdff$4559 ($dff) from module cain_test (D = $flatten\lm32_cpu.\load_store_unit.$procmux$2496_Y, Q = \lm32_cpu.load_store_unit.d_sel_o, rval = 4'0000).
Adding EN signal on $auto$opt_dff.cc:682:run$5206 ($sdff) from module cain_test (D = $flatten\lm32_cpu.\load_store_unit.$procmux$2493_Y, Q = \lm32_cpu.load_store_unit.d_sel_o).
Adding SRST signal on $flatten\lm32_cpu.\load_store_unit.$procdff$4558 ($dff) from module cain_test (D = $flatten\lm32_cpu.\load_store_unit.$procmux$2515_Y, Q = \lm32_cpu.load_store_unit.d_cyc_o, rval = 1'0).
Adding SRST signal on $flatten\lm32_cpu.\load_store_unit.$procdff$4557 ($dff) from module cain_test (D = { $flatten\lm32_cpu.\load_store_unit.$procmux$2371_Y $flatten\lm32_cpu.\load_store_unit.$procmux$2404_Y $flatten\lm32_cpu.\load_store_unit.$procmux$2385_Y }, Q = \lm32_cpu.load_store_unit.d_adr_o, rval = 0).
Adding EN signal on $auto$opt_dff.cc:682:run$5215 ($sdff) from module cain_test (D = $flatten\lm32_cpu.\load_store_unit.$procmux$2404_Y, Q = \lm32_cpu.load_store_unit.d_adr_o [3:2]).
Adding EN signal on $auto$opt_dff.cc:682:run$5215 ($sdff) from module cain_test (D = { $flatten\lm32_cpu.\load_store_unit.$procmux$2368_Y $flatten\lm32_cpu.\load_store_unit.$procmux$2382_Y }, Q = { \lm32_cpu.load_store_unit.d_adr_o [31:4] \lm32_cpu.load_store_unit.d_adr_o [1:0] }).
Adding SRST signal on $flatten\lm32_cpu.\load_store_unit.$procdff$4556 ($dff) from module cain_test (D = $flatten\lm32_cpu.\load_store_unit.$procmux$2535_Y, Q = \lm32_cpu.load_store_unit.d_dat_o, rval = 0).
Adding EN signal on $auto$opt_dff.cc:682:run$5232 ($sdff) from module cain_test (D = \lm32_cpu.load_store_unit.store_data_m, Q = \lm32_cpu.load_store_unit.d_dat_o).
Adding SRST signal on $flatten\lm32_cpu.\load_store_unit.$procdff$4555 ($dff) from module cain_test (D = $flatten\lm32_cpu.\load_store_unit.$procmux$2551_Y, Q = \lm32_cpu.load_store_unit.stall_wb_load, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$5242 ($sdff) from module cain_test (D = $flatten\lm32_cpu.\load_store_unit.$procmux$2551_Y, Q = \lm32_cpu.load_store_unit.stall_wb_load).
Adding SRST signal on $flatten\lm32_cpu.\load_store_unit.$procdff$4554 ($dff) from module cain_test (D = $flatten\lm32_cpu.\load_store_unit.$procmux$2332_Y, Q = \lm32_cpu.load_store_unit.wb_select_m, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$5254 ($sdff) from module cain_test (D = \lm32_cpu.load_store_unit.wb_select_x, Q = \lm32_cpu.load_store_unit.wb_select_m).
Adding SRST signal on $flatten\lm32_cpu.\load_store_unit.$procdff$4553 ($dff) from module cain_test (D = $flatten\lm32_cpu.\load_store_unit.$procmux$2337_Y, Q = \lm32_cpu.load_store_unit.dcache_select_m, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$5256 ($sdff) from module cain_test (D = \lm32_cpu.load_store_unit.dcache_select_x, Q = \lm32_cpu.load_store_unit.dcache_select_m).
Adding SRST signal on $flatten\lm32_cpu.\load_store_unit.$procdff$4552 ($dff) from module cain_test (D = $flatten\lm32_cpu.\load_store_unit.$procmux$2342_Y, Q = \lm32_cpu.load_store_unit.byte_enable_m, rval = 4'0000).
Adding EN signal on $auto$opt_dff.cc:682:run$5258 ($sdff) from module cain_test (D = \lm32_cpu.load_store_unit.byte_enable_x, Q = \lm32_cpu.load_store_unit.byte_enable_m).
Adding SRST signal on $flatten\lm32_cpu.\load_store_unit.$procdff$4551 ($dff) from module cain_test (D = $flatten\lm32_cpu.\load_store_unit.$procmux$2347_Y, Q = \lm32_cpu.load_store_unit.store_data_m, rval = 0).
Adding EN signal on $auto$opt_dff.cc:682:run$5260 ($sdff) from module cain_test (D = \lm32_cpu.load_store_unit.store_data_x, Q = \lm32_cpu.load_store_unit.store_data_m).
Adding SRST signal on $flatten\lm32_cpu.\load_store_unit.$procdff$4550 ($dff) from module cain_test (D = $flatten\lm32_cpu.\load_store_unit.$procmux$2352_Y, Q = \lm32_cpu.load_store_unit.sign_extend_m, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$5262 ($sdff) from module cain_test (D = \lm32_cpu.sign_extend_x, Q = \lm32_cpu.load_store_unit.sign_extend_m).
Adding SRST signal on $flatten\lm32_cpu.\load_store_unit.$procdff$4549 ($dff) from module cain_test (D = $flatten\lm32_cpu.\load_store_unit.$procmux$2357_Y, Q = \lm32_cpu.load_store_unit.size_m, rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:682:run$5264 ($sdff) from module cain_test (D = \lm32_cpu.size_x, Q = \lm32_cpu.load_store_unit.size_m).
Adding SRST signal on $flatten\lm32_cpu.\load_store_unit.$procdff$4548 ($dff) from module cain_test (D = \lm32_cpu.load_store_unit.data_m, Q = \lm32_cpu.load_store_unit.data_w, rval = 0).
Adding SRST signal on $flatten\lm32_cpu.\load_store_unit.$procdff$4547 ($dff) from module cain_test (D = \lm32_cpu.load_store_unit.sign_extend_m, Q = \lm32_cpu.load_store_unit.sign_extend_w, rval = 1'0).
Adding SRST signal on $flatten\lm32_cpu.\load_store_unit.$procdff$4546 ($dff) from module cain_test (D = \lm32_cpu.load_store_unit.size_m, Q = \lm32_cpu.load_store_unit.size_w, rval = 2'00).
Adding SRST signal on $flatten\lm32_cpu.\interrupt_unit.$procdff$4582 ($dff) from module cain_test (D = $flatten\lm32_cpu.\interrupt_unit.$procmux$2703_Y, Q = \lm32_cpu.interrupt_unit.im, rval = 0).
Adding EN signal on $auto$opt_dff.cc:682:run$5269 ($sdff) from module cain_test (D = \lm32_cpu.operand_1_x, Q = \lm32_cpu.interrupt_unit.im).
Adding SRST signal on $flatten\lm32_cpu.\interrupt_unit.$procdff$4581 ($dff) from module cain_test (D = $flatten\lm32_cpu.\interrupt_unit.$procmux$2718_Y, Q = \lm32_cpu.interrupt_unit.eie, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$5279 ($sdff) from module cain_test (D = $flatten\lm32_cpu.\interrupt_unit.$procmux$2718_Y, Q = \lm32_cpu.interrupt_unit.eie).
Adding SRST signal on $flatten\lm32_cpu.\interrupt_unit.$procdff$4580 ($dff) from module cain_test (D = $flatten\lm32_cpu.\interrupt_unit.$procmux$2730_Y, Q = \lm32_cpu.interrupt_unit.ie, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$5293 ($sdff) from module cain_test (D = $flatten\lm32_cpu.\interrupt_unit.$procmux$2728_Y, Q = \lm32_cpu.interrupt_unit.ie).
Adding EN signal on $flatten\lm32_cpu.\instruction_unit.\icache.\memories[0].way_0_tag_ram.$procdff$4513 ($dff) from module cain_test (D = \lm32_cpu.instruction_unit.pc_a [9:2], Q = \lm32_cpu.instruction_unit.icache.memories[0].way_0_tag_ram.ra).
Adding EN signal on $flatten\lm32_cpu.\instruction_unit.\icache.\memories[0].way_0_data_ram.$procdff$4509 ($dff) from module cain_test (D = \lm32_cpu.instruction_unit.pc_a [9:0], Q = \lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.ra).
Adding SRST signal on $flatten\lm32_cpu.\instruction_unit.\icache.$procdff$4522 ($dff) from module cain_test (D = \lm32_cpu.instruction_unit.icache.state [3], Q = \lm32_cpu.instruction_unit.icache.refilling, rval = 1'0).
Adding SRST signal on $flatten\lm32_cpu.\instruction_unit.\icache.$procdff$4521 ($dff) from module cain_test (D = $flatten\lm32_cpu.\instruction_unit.\icache.$procmux$1910_Y, Q = \lm32_cpu.instruction_unit.icache.flush_set, rval = 8'11111111).
Adding EN signal on $auto$opt_dff.cc:682:run$5306 ($sdff) from module cain_test (D = $flatten\lm32_cpu.\instruction_unit.\icache.$sub$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_icache.v:421$1805_Y, Q = \lm32_cpu.instruction_unit.icache.flush_set).
Adding EN signal on $flatten\lm32_cpu.\instruction_unit.\icache.$procdff$4520 ($dff) from module cain_test (D = $flatten\lm32_cpu.\instruction_unit.\icache.$0\refill_address[29:0], Q = \lm32_cpu.instruction_unit.icache.refill_address).
Adding SRST signal on $flatten\lm32_cpu.\instruction_unit.\icache.$procdff$4519 ($dff) from module cain_test (D = $flatten\lm32_cpu.\instruction_unit.\icache.$procmux$1931_Y, Q = \lm32_cpu.instruction_unit.icache.restart_request, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$5315 ($sdff) from module cain_test (D = $flatten\lm32_cpu.\instruction_unit.\icache.$procmux$1931_Y, Q = \lm32_cpu.instruction_unit.icache.restart_request).
Adding SRST signal on $flatten\lm32_cpu.\instruction_unit.\icache.$procdff$4518 ($dff) from module cain_test (D = $flatten\lm32_cpu.\instruction_unit.\icache.$procmux$1943_Y, Q = \lm32_cpu.instruction_unit.icache.state, rval = 4'0001).
Adding EN signal on $auto$opt_dff.cc:682:run$5327 ($sdff) from module cain_test (D = $flatten\lm32_cpu.\instruction_unit.\icache.$procmux$1943_Y, Q = \lm32_cpu.instruction_unit.icache.state).
Adding SRST signal on $flatten\lm32_cpu.\instruction_unit.\icache.$procdff$4517 ($dff) from module cain_test (D = $flatten\lm32_cpu.\instruction_unit.\icache.$procmux$1897_Y, Q = \lm32_cpu.instruction_unit.icache.refill_offset, rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:682:run$5341 ($sdff) from module cain_test (D = $flatten\lm32_cpu.\instruction_unit.\icache.$procmux$1897_Y, Q = \lm32_cpu.instruction_unit.icache.refill_offset).
Adding SRST signal on $flatten\lm32_cpu.\instruction_unit.$procdff$4545 ($dff) from module cain_test (D = \lm32_cpu.instruction_unit.pc_m, Q = \lm32_cpu.instruction_unit.pc_w, rval = 30'000000000000000000000000000000).
Adding SRST signal on $flatten\lm32_cpu.\instruction_unit.$procdff$4544 ($dff) from module cain_test (D = $flatten\lm32_cpu.\instruction_unit.$procmux$2162_Y, Q = \lm32_cpu.instruction_unit.pc_m, rval = 30'000000000000000000000000000000).
Adding EN signal on $auto$opt_dff.cc:682:run$5352 ($sdff) from module cain_test (D = \lm32_cpu.instruction_unit.pc_x, Q = \lm32_cpu.instruction_unit.pc_m).
Adding SRST signal on $flatten\lm32_cpu.\instruction_unit.$procdff$4543 ($dff) from module cain_test (D = $flatten\lm32_cpu.\instruction_unit.$procmux$2167_Y, Q = \lm32_cpu.instruction_unit.pc_x, rval = 30'000000000000000000000000000000).
Adding EN signal on $auto$opt_dff.cc:682:run$5354 ($sdff) from module cain_test (D = \lm32_cpu.instruction_unit.pc_d, Q = \lm32_cpu.instruction_unit.pc_x).
Adding SRST signal on $flatten\lm32_cpu.\instruction_unit.$procdff$4542 ($dff) from module cain_test (D = $flatten\lm32_cpu.\instruction_unit.$procmux$2172_Y, Q = \lm32_cpu.instruction_unit.pc_d, rval = 30'000000000000000000000000000000).
Adding EN signal on $auto$opt_dff.cc:682:run$5356 ($sdff) from module cain_test (D = \lm32_cpu.instruction_unit.pc_f, Q = \lm32_cpu.instruction_unit.pc_d).
Adding SRST signal on $flatten\lm32_cpu.\instruction_unit.$procdff$4541 ($dff) from module cain_test (D = $flatten\lm32_cpu.\instruction_unit.$procmux$2177_Y, Q = \lm32_cpu.instruction_unit.pc_f, rval = 30'111111111111111111111111111111).
Adding EN signal on $auto$opt_dff.cc:682:run$5358 ($sdff) from module cain_test (D = \lm32_cpu.instruction_unit.pc_a [9:0], Q = \lm32_cpu.instruction_unit.pc_f [9:0]).
Adding EN signal on $auto$opt_dff.cc:682:run$5358 ($sdff) from module cain_test (D = \lm32_cpu.instruction_unit.pc_a [29:10], Q = \lm32_cpu.instruction_unit.pc_f [29:10]).
Adding SRST signal on $flatten\lm32_cpu.\instruction_unit.$procdff$4540 ($dff) from module cain_test (D = $flatten\lm32_cpu.\instruction_unit.$procmux$2154_Y, Q = \lm32_cpu.instruction_unit.restart_address, rval = 30'000000000000000000000000000000).
Adding EN signal on $auto$opt_dff.cc:682:run$5367 ($sdff) from module cain_test (D = $flatten\lm32_cpu.\instruction_unit.$procmux$2154_Y, Q = \lm32_cpu.instruction_unit.restart_address).
Adding SRST signal on $flatten\lm32_cpu.\instruction_unit.$procdff$4539 ($dff) from module cain_test (D = $flatten\lm32_cpu.\instruction_unit.$procmux$2086_Y, Q = \lm32_cpu.instruction_unit.bus_error_f, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$5371 ($sdff) from module cain_test (D = $flatten\lm32_cpu.\instruction_unit.$procmux$2081_Y, Q = \lm32_cpu.instruction_unit.bus_error_f).
Adding SRST signal on $flatten\lm32_cpu.\instruction_unit.$procdff$4538 ($dff) from module cain_test (D = $flatten\lm32_cpu.\instruction_unit.$procmux$2094_Y, Q = \lm32_cpu.instruction_unit.icache_refill_data, rval = 0).
Adding EN signal on $auto$opt_dff.cc:682:run$5379 ($sdff) from module cain_test (D = \lm32_cpu.instruction_unit.i_dat_i, Q = \lm32_cpu.instruction_unit.icache_refill_data).
Adding SRST signal on $flatten\lm32_cpu.\instruction_unit.$procdff$4537 ($dff) from module cain_test (D = $flatten\lm32_cpu.\instruction_unit.$procmux$2144_Y, Q = \lm32_cpu.instruction_unit.icache_refill_ready, rval = 1'0).
Adding SRST signal on $flatten\lm32_cpu.\instruction_unit.$procdff$4534 ($dff) from module cain_test (D = $flatten\lm32_cpu.\instruction_unit.$procmux$2126_Y, Q = \lm32_cpu.instruction_unit.i_stb_o, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$5388 ($sdff) from module cain_test (D = $flatten\lm32_cpu.\instruction_unit.$procmux$2126_Y, Q = \lm32_cpu.instruction_unit.i_stb_o).
Adding SRST signal on $flatten\lm32_cpu.\instruction_unit.$procdff$4533 ($dff) from module cain_test (D = $flatten\lm32_cpu.\instruction_unit.$procmux$2138_Y, Q = \lm32_cpu.instruction_unit.i_cyc_o, rval = 1'0).
Adding SRST signal on $flatten\lm32_cpu.\instruction_unit.$procdff$4532 ($dff) from module cain_test (D = { $flatten\lm32_cpu.\instruction_unit.$procmux$2056_Y $flatten\lm32_cpu.\instruction_unit.$procmux$2074_Y $flatten\lm32_cpu.\instruction_unit.$procmux$2064_Y }, Q = \lm32_cpu.instruction_unit.i_adr_o, rval = 0).
Adding EN signal on $auto$opt_dff.cc:682:run$5399 ($sdff) from module cain_test (D = { \lm32_cpu.instruction_unit.icache.refill_address [29:2] 2'00 }, Q = { \lm32_cpu.instruction_unit.i_adr_o [31:4] \lm32_cpu.instruction_unit.i_adr_o [1:0] }).
Adding EN signal on $auto$opt_dff.cc:682:run$5399 ($sdff) from module cain_test (D = $flatten\lm32_cpu.\instruction_unit.$procmux$2074_Y, Q = \lm32_cpu.instruction_unit.i_adr_o [3:2]).
Setting constant 0-bit at position 0 on $auto$opt_dff.cc:744:run$5404 ($sdffe) from module cain_test.
Setting constant 0-bit at position 1 on $auto$opt_dff.cc:744:run$5404 ($sdffe) from module cain_test.
Adding SRST signal on $flatten\lm32_cpu.\instruction_unit.$procdff$4531 ($dff) from module cain_test (D = $flatten\lm32_cpu.\instruction_unit.$procmux$2043_Y, Q = \lm32_cpu.instruction_unit.instruction_d, rval = 0).
Adding EN signal on $auto$opt_dff.cc:682:run$5412 ($sdff) from module cain_test (D = \lm32_cpu.instruction_unit.icache_data_f, Q = \lm32_cpu.instruction_unit.instruction_d).
Adding SRST signal on $flatten\lm32_cpu.\instruction_unit.$procdff$4530 ($dff) from module cain_test (D = $flatten\lm32_cpu.\instruction_unit.$procmux$2048_Y, Q = \lm32_cpu.instruction_unit.bus_error_d, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$5414 ($sdff) from module cain_test (D = \lm32_cpu.instruction_unit.bus_error_f, Q = \lm32_cpu.instruction_unit.bus_error_d).
Adding SRST signal on $flatten\lm32_cpu.$procdff$4678 ($dff) from module cain_test (D = $flatten\lm32_cpu.$procmux$3643_Y, Q = \lm32_cpu.eba, rval = 23'00000000000000000000000).
Adding EN signal on $auto$opt_dff.cc:682:run$5416 ($sdff) from module cain_test (D = \lm32_cpu.operand_1_x [31:9], Q = \lm32_cpu.eba).
Adding SRST signal on $flatten\lm32_cpu.$procdff$4677 ($dff) from module cain_test (D = $flatten\lm32_cpu.$add$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:2549$1180_Y, Q = \lm32_cpu.cc, rval = 0).
Adding SRST signal on $flatten\lm32_cpu.$procdff$4676 ($dff) from module cain_test (D = $flatten\lm32_cpu.$procmux$3635_Y, Q = \lm32_cpu.data_bus_error_seen, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$5419 ($sdff) from module cain_test (D = 1'0, Q = \lm32_cpu.data_bus_error_seen).
Setting constant 0-bit at position 0 on $auto$opt_dff.cc:744:run$5420 ($sdffe) from module cain_test.
Adding SRST signal on $flatten\lm32_cpu.$procdff$4675 ($dff) from module cain_test (D = $flatten\lm32_cpu.$and$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:2671$1222_Y, Q = \lm32_cpu.valid_w, rval = 1'0).
Adding SRST signal on $flatten\lm32_cpu.$procdff$4674 ($dff) from module cain_test (D = $flatten\lm32_cpu.$procmux$3586_Y, Q = \lm32_cpu.valid_m, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$5426 ($sdff) from module cain_test (D = $flatten\lm32_cpu.$procmux$3586_Y, Q = \lm32_cpu.valid_m).
Adding SRST signal on $flatten\lm32_cpu.$procdff$4673 ($dff) from module cain_test (D = $flatten\lm32_cpu.$procmux$3600_Y, Q = \lm32_cpu.valid_x, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$5430 ($sdff) from module cain_test (D = $flatten\lm32_cpu.$procmux$3600_Y, Q = \lm32_cpu.valid_x).
Adding SRST signal on $flatten\lm32_cpu.$procdff$4672 ($dff) from module cain_test (D = $flatten\lm32_cpu.$procmux$3608_Y, Q = \lm32_cpu.valid_d, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$5436 ($sdff) from module cain_test (D = $flatten\lm32_cpu.$and$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:2652$1208_Y, Q = \lm32_cpu.valid_d).
Adding SRST signal on $flatten\lm32_cpu.$procdff$4671 ($dff) from module cain_test (D = $flatten\lm32_cpu.$procmux$3619_Y, Q = \lm32_cpu.valid_f, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$5438 ($sdff) from module cain_test (D = $flatten\lm32_cpu.$procmux$3619_Y, Q = \lm32_cpu.valid_f).
Adding SRST signal on $flatten\lm32_cpu.$procdff$4670 ($dff) from module cain_test (D = \lm32_cpu.exception_m, Q = \lm32_cpu.exception_w, rval = 1'0).
Adding SRST signal on $flatten\lm32_cpu.$procdff$4669 ($dff) from module cain_test (D = $flatten\lm32_cpu.$procmux$3298_Y, Q = \lm32_cpu.exception_m, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$5443 ($sdff) from module cain_test (D = $flatten\lm32_cpu.$procmux$3296_Y, Q = \lm32_cpu.exception_m).
Adding SRST signal on $flatten\lm32_cpu.$procdff$4668 ($dff) from module cain_test (D = $flatten\lm32_cpu.$procmux$3303_Y, Q = \lm32_cpu.condition_met_m, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$5445 ($sdff) from module cain_test (D = \lm32_cpu.condition_met_x, Q = \lm32_cpu.condition_met_m).
Adding SRST signal on $flatten\lm32_cpu.$procdff$4667 ($dff) from module cain_test (D = $flatten\lm32_cpu.$procmux$3308_Y, Q = \lm32_cpu.dflush_m, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$5447 ($sdff) from module cain_test (D = \lm32_cpu.dflush_x, Q = \lm32_cpu.dflush_m).
Adding SRST signal on $flatten\lm32_cpu.$procdff$4666 ($dff) from module cain_test (D = $flatten\lm32_cpu.$procmux$3313_Y, Q = \lm32_cpu.direction_x, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$5449 ($sdff) from module cain_test (D = \lm32_cpu.instruction_unit.instruction_d [29], Q = \lm32_cpu.direction_x).
Adding SRST signal on $flatten\lm32_cpu.$procdff$4665 ($dff) from module cain_test (D = $flatten\lm32_cpu.$procmux$3318_Y, Q = \lm32_cpu.logic_op_x, rval = 4'0000).
Adding EN signal on $auto$opt_dff.cc:682:run$5451 ($sdff) from module cain_test (D = \lm32_cpu.instruction_unit.instruction_d [29:26], Q = \lm32_cpu.logic_op_x).
Adding SRST signal on $flatten\lm32_cpu.$procdff$4664 ($dff) from module cain_test (D = $flatten\lm32_cpu.$procmux$3323_Y, Q = \lm32_cpu.adder_op_x_n, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$5453 ($sdff) from module cain_test (D = $flatten\lm32_cpu.$not$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:2836$1228_Y, Q = \lm32_cpu.adder_op_x_n).
Adding SRST signal on $flatten\lm32_cpu.$procdff$4663 ($dff) from module cain_test (D = $flatten\lm32_cpu.$procmux$3328_Y, Q = \lm32_cpu.adder_op_x, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$5455 ($sdff) from module cain_test (D = \lm32_cpu.adder_op_d, Q = \lm32_cpu.adder_op_x).
Adding SRST signal on $flatten\lm32_cpu.$procdff$4662 ($dff) from module cain_test (D = $flatten\lm32_cpu.$ternary$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:2963$1245_Y, Q = \lm32_cpu.operand_w, rval = 0).
Adding SRST signal on $flatten\lm32_cpu.$procdff$4661 ($dff) from module cain_test (D = $flatten\lm32_cpu.$procmux$3333_Y, Q = \lm32_cpu.operand_m, rval = 0).
Adding EN signal on $auto$opt_dff.cc:682:run$5458 ($sdff) from module cain_test (D = \lm32_cpu.x_result, Q = \lm32_cpu.operand_m).
Adding SRST signal on $flatten\lm32_cpu.$procdff$4660 ($dff) from module cain_test (D = $flatten\lm32_cpu.$procmux$3338_Y, Q = \lm32_cpu.store_operand_x, rval = 0).
Adding EN signal on $auto$opt_dff.cc:682:run$5460 ($sdff) from module cain_test (D = \lm32_cpu.bypass_data_1, Q = \lm32_cpu.store_operand_x).
Adding SRST signal on $flatten\lm32_cpu.$procdff$4659 ($dff) from module cain_test (D = $flatten\lm32_cpu.$procmux$3343_Y, Q = \lm32_cpu.operand_1_x, rval = 0).
Adding EN signal on $auto$opt_dff.cc:682:run$5462 ($sdff) from module cain_test (D = \lm32_cpu.d_result_1, Q = \lm32_cpu.operand_1_x).
Adding SRST signal on $flatten\lm32_cpu.$procdff$4658 ($dff) from module cain_test (D = $flatten\lm32_cpu.$procmux$3348_Y, Q = \lm32_cpu.operand_0_x, rval = 0).
Adding EN signal on $auto$opt_dff.cc:682:run$5464 ($sdff) from module cain_test (D = \lm32_cpu.d_result_0, Q = \lm32_cpu.operand_0_x).
Adding SRST signal on $flatten\lm32_cpu.$procdff$4657 ($dff) from module cain_test (D = $flatten\lm32_cpu.$procmux$3353_Y, Q = \lm32_cpu.memop_pc_w, rval = 30'000000000000000000000000000000).
Adding EN signal on $auto$opt_dff.cc:682:run$5466 ($sdff) from module cain_test (D = \lm32_cpu.instruction_unit.pc_m, Q = \lm32_cpu.memop_pc_w).
Adding SRST signal on $flatten\lm32_cpu.$procdff$4656 ($dff) from module cain_test (D = $flatten\lm32_cpu.$procmux$3358_Y, Q = \lm32_cpu.data_bus_error_exception_m, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$5468 ($sdff) from module cain_test (D = \lm32_cpu.data_bus_error_seen, Q = \lm32_cpu.data_bus_error_exception_m).
Adding SRST signal on $flatten\lm32_cpu.$procdff$4655 ($dff) from module cain_test (D = $flatten\lm32_cpu.$procmux$3363_Y, Q = \lm32_cpu.bus_error_x, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$5470 ($sdff) from module cain_test (D = \lm32_cpu.instruction_unit.bus_error_d, Q = \lm32_cpu.bus_error_x).
Adding SRST signal on $flatten\lm32_cpu.$procdff$4654 ($dff) from module cain_test (D = $flatten\lm32_cpu.$procmux$3368_Y, Q = \lm32_cpu.csr_write_enable_x, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$5472 ($sdff) from module cain_test (D = \lm32_cpu.csr_write_enable_d, Q = \lm32_cpu.csr_write_enable_x).
Adding SRST signal on $flatten\lm32_cpu.$procdff$4652 ($dff) from module cain_test (D = $flatten\lm32_cpu.$procmux$3378_Y, Q = \lm32_cpu.eret_x, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$5474 ($sdff) from module cain_test (D = \lm32_cpu.eret_d, Q = \lm32_cpu.eret_x).
Adding SRST signal on $flatten\lm32_cpu.$procdff$4651 ($dff) from module cain_test (D = $flatten\lm32_cpu.$procmux$3383_Y, Q = \lm32_cpu.scall_x, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$5476 ($sdff) from module cain_test (D = \lm32_cpu.scall_d, Q = \lm32_cpu.scall_x).
Adding SRST signal on $flatten\lm32_cpu.$procdff$4650 ($dff) from module cain_test (D = $flatten\lm32_cpu.$procmux$3388_Y, Q = \lm32_cpu.condition_x, rval = 3'000).
Adding EN signal on $auto$opt_dff.cc:682:run$5478 ($sdff) from module cain_test (D = \lm32_cpu.instruction_unit.instruction_d [28:26], Q = \lm32_cpu.condition_x).
Adding SRST signal on $flatten\lm32_cpu.$procdff$4649 ($dff) from module cain_test (D = $flatten\lm32_cpu.$procmux$3393_Y, Q = \lm32_cpu.csr_x, rval = 3'000).
Adding EN signal on $auto$opt_dff.cc:682:run$5480 ($sdff) from module cain_test (D = \lm32_cpu.instruction_unit.instruction_d [23:21], Q = \lm32_cpu.csr_x).
Adding SRST signal on $flatten\lm32_cpu.$procdff$4648 ($dff) from module cain_test (D = \lm32_cpu.write_idx_m, Q = \lm32_cpu.write_idx_w, rval = 5'00000).
Adding SRST signal on $flatten\lm32_cpu.$procdff$4647 ($dff) from module cain_test (D = $flatten\lm32_cpu.$procmux$3401_Y, Q = \lm32_cpu.write_idx_m, rval = 5'00000).
Adding EN signal on $auto$opt_dff.cc:682:run$5483 ($sdff) from module cain_test (D = $flatten\lm32_cpu.$procmux$3399_Y, Q = \lm32_cpu.write_idx_m).
Adding SRST signal on $flatten\lm32_cpu.$procdff$4646 ($dff) from module cain_test (D = $flatten\lm32_cpu.$procmux$3406_Y, Q = \lm32_cpu.write_idx_x, rval = 5'00000).
Adding EN signal on $auto$opt_dff.cc:682:run$5485 ($sdff) from module cain_test (D = \lm32_cpu.write_idx_d, Q = \lm32_cpu.write_idx_x).
Adding SRST signal on $flatten\lm32_cpu.$procdff$4645 ($dff) from module cain_test (D = \lm32_cpu.write_enable_m, Q = \lm32_cpu.write_enable_w, rval = 1'0).
Adding SRST signal on $flatten\lm32_cpu.$procdff$4644 ($dff) from module cain_test (D = $flatten\lm32_cpu.$procmux$3411_Y, Q = \lm32_cpu.write_enable_m, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$5488 ($sdff) from module cain_test (D = $flatten\lm32_cpu.$ternary$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:2936$1235_Y, Q = \lm32_cpu.write_enable_m).
Adding SRST signal on $flatten\lm32_cpu.$procdff$4643 ($dff) from module cain_test (D = $flatten\lm32_cpu.$procmux$3416_Y, Q = \lm32_cpu.write_enable_x, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$5490 ($sdff) from module cain_test (D = \lm32_cpu.write_enable_d, Q = \lm32_cpu.write_enable_x).
Adding SRST signal on $flatten\lm32_cpu.$procdff$4642 ($dff) from module cain_test (D = $flatten\lm32_cpu.$procmux$3421_Y, Q = \lm32_cpu.sign_extend_x, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$5492 ($sdff) from module cain_test (D = \lm32_cpu.instruction_unit.instruction_d [28], Q = \lm32_cpu.sign_extend_x).
Adding SRST signal on $flatten\lm32_cpu.$procdff$4641 ($dff) from module cain_test (D = $flatten\lm32_cpu.$procmux$3426_Y, Q = \lm32_cpu.m_bypass_enable_m, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$5494 ($sdff) from module cain_test (D = \lm32_cpu.m_bypass_enable_x, Q = \lm32_cpu.m_bypass_enable_m).
Adding SRST signal on $flatten\lm32_cpu.$procdff$4640 ($dff) from module cain_test (D = $flatten\lm32_cpu.$procmux$3431_Y, Q = \lm32_cpu.m_bypass_enable_x, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$5496 ($sdff) from module cain_test (D = \lm32_cpu.m_bypass_enable_d, Q = \lm32_cpu.m_bypass_enable_x).
Adding SRST signal on $flatten\lm32_cpu.$procdff$4639 ($dff) from module cain_test (D = $flatten\lm32_cpu.$procmux$3436_Y, Q = \lm32_cpu.x_bypass_enable_x, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$5498 ($sdff) from module cain_test (D = \lm32_cpu.decoder.x_bypass_enable, Q = \lm32_cpu.x_bypass_enable_x).
Adding SRST signal on $flatten\lm32_cpu.$procdff$4638 ($dff) from module cain_test (D = \lm32_cpu.w_result_sel_mul_m, Q = \lm32_cpu.w_result_sel_mul_w, rval = 1'0).
Adding SRST signal on $flatten\lm32_cpu.$procdff$4637 ($dff) from module cain_test (D = $flatten\lm32_cpu.$procmux$3444_Y, Q = \lm32_cpu.w_result_sel_mul_m, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$5501 ($sdff) from module cain_test (D = $flatten\lm32_cpu.$procmux$3442_Y, Q = \lm32_cpu.w_result_sel_mul_m).
Adding SRST signal on $flatten\lm32_cpu.$procdff$4636 ($dff) from module cain_test (D = $flatten\lm32_cpu.$procmux$3449_Y, Q = \lm32_cpu.w_result_sel_mul_x, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$5503 ($sdff) from module cain_test (D = \lm32_cpu.w_result_sel_mul_d, Q = \lm32_cpu.w_result_sel_mul_x).
Adding SRST signal on $flatten\lm32_cpu.$procdff$4635 ($dff) from module cain_test (D = \lm32_cpu.w_result_sel_load_m, Q = \lm32_cpu.w_result_sel_load_w, rval = 1'0).
Adding SRST signal on $flatten\lm32_cpu.$procdff$4634 ($dff) from module cain_test (D = $flatten\lm32_cpu.$procmux$3457_Y, Q = \lm32_cpu.w_result_sel_load_m, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$5506 ($sdff) from module cain_test (D = $flatten\lm32_cpu.$procmux$3455_Y, Q = \lm32_cpu.w_result_sel_load_m).
Adding SRST signal on $flatten\lm32_cpu.$procdff$4633 ($dff) from module cain_test (D = $flatten\lm32_cpu.$procmux$3462_Y, Q = \lm32_cpu.w_result_sel_load_x, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$5508 ($sdff) from module cain_test (D = \lm32_cpu.decoder.load, Q = \lm32_cpu.w_result_sel_load_x).
Adding SRST signal on $flatten\lm32_cpu.$procdff$4632 ($dff) from module cain_test (D = $flatten\lm32_cpu.$procmux$3467_Y, Q = \lm32_cpu.m_result_sel_shift_m, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$5510 ($sdff) from module cain_test (D = \lm32_cpu.m_result_sel_shift_x, Q = \lm32_cpu.m_result_sel_shift_m).
Adding SRST signal on $flatten\lm32_cpu.$procdff$4631 ($dff) from module cain_test (D = $flatten\lm32_cpu.$procmux$3472_Y, Q = \lm32_cpu.m_result_sel_shift_x, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$5512 ($sdff) from module cain_test (D = \lm32_cpu.decoder.shift, Q = \lm32_cpu.m_result_sel_shift_x).
Adding SRST signal on $flatten\lm32_cpu.$procdff$4630 ($dff) from module cain_test (D = $flatten\lm32_cpu.$procmux$3477_Y, Q = \lm32_cpu.m_result_sel_compare_m, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$5514 ($sdff) from module cain_test (D = \lm32_cpu.m_result_sel_compare_x, Q = \lm32_cpu.m_result_sel_compare_m).
Adding SRST signal on $flatten\lm32_cpu.$procdff$4629 ($dff) from module cain_test (D = $flatten\lm32_cpu.$procmux$3482_Y, Q = \lm32_cpu.m_result_sel_compare_x, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$5516 ($sdff) from module cain_test (D = \lm32_cpu.decoder.cmp, Q = \lm32_cpu.m_result_sel_compare_x).
Adding SRST signal on $flatten\lm32_cpu.$procdff$4628 ($dff) from module cain_test (D = $flatten\lm32_cpu.$procmux$3487_Y, Q = \lm32_cpu.x_result_sel_add_x, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$5518 ($sdff) from module cain_test (D = \lm32_cpu.x_result_sel_add_d, Q = \lm32_cpu.x_result_sel_add_x).
Adding SRST signal on $flatten\lm32_cpu.$procdff$4626 ($dff) from module cain_test (D = $flatten\lm32_cpu.$procmux$3497_Y, Q = \lm32_cpu.x_result_sel_sext_x, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$5520 ($sdff) from module cain_test (D = \lm32_cpu.x_result_sel_sext_d, Q = \lm32_cpu.x_result_sel_sext_x).
Adding SRST signal on $flatten\lm32_cpu.$procdff$4625 ($dff) from module cain_test (D = $flatten\lm32_cpu.$procmux$3502_Y, Q = \lm32_cpu.x_result_sel_mc_arith_x, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$5522 ($sdff) from module cain_test (D = \lm32_cpu.x_result_sel_mc_arith_d, Q = \lm32_cpu.x_result_sel_mc_arith_x).
Adding SRST signal on $flatten\lm32_cpu.$procdff$4624 ($dff) from module cain_test (D = $flatten\lm32_cpu.$procmux$3507_Y, Q = \lm32_cpu.x_result_sel_csr_x, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$5524 ($sdff) from module cain_test (D = \lm32_cpu.x_result_sel_csr_d, Q = \lm32_cpu.x_result_sel_csr_x).
Adding SRST signal on $flatten\lm32_cpu.$procdff$4623 ($dff) from module cain_test (D = $flatten\lm32_cpu.$procmux$3512_Y, Q = \lm32_cpu.branch_target_m, rval = 30'000000000000000000000000000000).
Adding EN signal on $auto$opt_dff.cc:682:run$5526 ($sdff) from module cain_test (D = $flatten\lm32_cpu.$ternary$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:2924$1233_Y, Q = \lm32_cpu.branch_target_m).
Adding SRST signal on $flatten\lm32_cpu.$procdff$4622 ($dff) from module cain_test (D = $flatten\lm32_cpu.$procmux$3517_Y, Q = \lm32_cpu.branch_target_x, rval = 30'000000000000000000000000000000).
Adding EN signal on $auto$opt_dff.cc:682:run$5528 ($sdff) from module cain_test (D = $flatten\lm32_cpu.$ternary$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:2800$1227_Y, Q = \lm32_cpu.branch_target_x).
Adding SRST signal on $flatten\lm32_cpu.$procdff$4621 ($dff) from module cain_test (D = $flatten\lm32_cpu.$procmux$3522_Y, Q = \lm32_cpu.branch_predict_taken_m, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$5530 ($sdff) from module cain_test (D = \lm32_cpu.branch_predict_taken_x, Q = \lm32_cpu.branch_predict_taken_m).
Adding SRST signal on $flatten\lm32_cpu.$procdff$4620 ($dff) from module cain_test (D = $flatten\lm32_cpu.$procmux$3527_Y, Q = \lm32_cpu.branch_predict_m, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$5532 ($sdff) from module cain_test (D = \lm32_cpu.branch_predict_x, Q = \lm32_cpu.branch_predict_m).
Adding SRST signal on $flatten\lm32_cpu.$procdff$4619 ($dff) from module cain_test (D = $flatten\lm32_cpu.$procmux$3532_Y, Q = \lm32_cpu.branch_m, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$5534 ($sdff) from module cain_test (D = \lm32_cpu.branch_x, Q = \lm32_cpu.branch_m).
Adding SRST signal on $flatten\lm32_cpu.$procdff$4618 ($dff) from module cain_test (D = $flatten\lm32_cpu.$procmux$3537_Y, Q = \lm32_cpu.branch_predict_taken_x, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$5536 ($sdff) from module cain_test (D = \lm32_cpu.branch_predict_taken_d, Q = \lm32_cpu.branch_predict_taken_x).
Adding SRST signal on $flatten\lm32_cpu.$procdff$4617 ($dff) from module cain_test (D = $flatten\lm32_cpu.$procmux$3542_Y, Q = \lm32_cpu.branch_predict_x, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$5538 ($sdff) from module cain_test (D = \lm32_cpu.branch_predict_d, Q = \lm32_cpu.branch_predict_x).
Adding SRST signal on $flatten\lm32_cpu.$procdff$4616 ($dff) from module cain_test (D = $flatten\lm32_cpu.$procmux$3547_Y, Q = \lm32_cpu.branch_x, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$5540 ($sdff) from module cain_test (D = \lm32_cpu.branch_d, Q = \lm32_cpu.branch_x).
Adding SRST signal on $flatten\lm32_cpu.$procdff$4615 ($dff) from module cain_test (D = $flatten\lm32_cpu.$procmux$3552_Y, Q = \lm32_cpu.size_x, rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:682:run$5542 ($sdff) from module cain_test (D = \lm32_cpu.instruction_unit.instruction_d [27:26], Q = \lm32_cpu.size_x).
Adding SRST signal on $flatten\lm32_cpu.$procdff$4614 ($dff) from module cain_test (D = $flatten\lm32_cpu.$procmux$3557_Y, Q = \lm32_cpu.store_m, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$5544 ($sdff) from module cain_test (D = \lm32_cpu.store_x, Q = \lm32_cpu.store_m).
Adding SRST signal on $flatten\lm32_cpu.$procdff$4613 ($dff) from module cain_test (D = $flatten\lm32_cpu.$procmux$3562_Y, Q = \lm32_cpu.store_x, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$5546 ($sdff) from module cain_test (D = \lm32_cpu.decoder.store, Q = \lm32_cpu.store_x).
Adding SRST signal on $flatten\lm32_cpu.$procdff$4612 ($dff) from module cain_test (D = $flatten\lm32_cpu.$procmux$3567_Y, Q = \lm32_cpu.load_m, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$5548 ($sdff) from module cain_test (D = \lm32_cpu.load_x, Q = \lm32_cpu.load_m).
Adding SRST signal on $flatten\lm32_cpu.$procdff$4611 ($dff) from module cain_test (D = $flatten\lm32_cpu.$procmux$3572_Y, Q = \lm32_cpu.load_x, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$5550 ($sdff) from module cain_test (D = \lm32_cpu.decoder.load, Q = \lm32_cpu.load_x).
Adding EN signal on $flatten\i2s_topm.\TRANSMITTER_MEM.$procdff$4583 ($dff) from module cain_test (D = $flatten\i2s_topm.\TRANSMITTER_MEM.$memrd$\memory$/home/johan/Descargas/I2S/rd1101/source/verilog/dpram_rtl.v:47$1386_DATA, Q = \i2s_topm.TRANSMITTER_MEM.dout).
Adding SRST signal on $flatten\i2s_topm.\TRANSMITTER_DEC.$procdff$4606 ($dff) from module cain_test (D = $flatten\i2s_topm.\TRANSMITTER_DEC.$procmux$3258_Y, Q = \i2s_topm.TRANSMITTER_DEC.neg_edge, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$5553 ($sdff) from module cain_test (D = $flatten\i2s_topm.\TRANSMITTER_DEC.$logic_not$/home/johan/Descargas/I2S/rd1101/source/verilog/i2s_codec.v:107$1274_Y, Q = \i2s_topm.TRANSMITTER_DEC.neg_edge).
Adding SRST signal on $flatten\i2s_topm.\TRANSMITTER_DEC.$procdff$4605 ($dff) from module cain_test (D = \i2s_topm.TRANSMITTER_DEC.neg_edge, Q = \i2s_topm.TRANSMITTER_DEC.toggle, rval = 1'0).
Adding SRST signal on $flatten\i2s_topm.\TRANSMITTER_DEC.$procdff$4604 ($dff) from module cain_test (D = $flatten\i2s_topm.\TRANSMITTER_DEC.$add$/home/johan/Descargas/I2S/rd1101/source/verilog/i2s_codec.v:102$1273_Y [23:0], Q = \i2s_topm.TRANSMITTER_DEC.clk_cnt, rval = 24'000000000000000000000000).
Adding SRST signal on $flatten\i2s_topm.\TRANSMITTER_DEC.$procdff$4603 ($dff) from module cain_test (D = $flatten\i2s_topm.\TRANSMITTER_DEC.$procmux$3252_Y, Q = \i2s_topm.TRANSMITTER_DEC.i2s_clk_en, rval = 1'0).
Adding SRST signal on $flatten\i2s_topm.\TRANSMITTER_DEC.$procdff$4602 ($dff) from module cain_test (D = $flatten\i2s_topm.\TRANSMITTER_DEC.$procmux$3204_Y, Q = \i2s_topm.TRANSMITTER_DEC.ws_cnt, rval = 5'00000).
Adding EN signal on $auto$opt_dff.cc:682:run$5560 ($sdff) from module cain_test (D = $flatten\i2s_topm.\TRANSMITTER_DEC.$procmux$3202_Y, Q = \i2s_topm.TRANSMITTER_DEC.ws_cnt).
Adding SRST signal on $flatten\i2s_topm.\TRANSMITTER_DEC.$procdff$4601 ($dff) from module cain_test (D = $flatten\i2s_topm.\TRANSMITTER_DEC.$procmux$3213_Y, Q = \i2s_topm.TRANSMITTER_DEC.i2s_ws_o, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$5562 ($sdff) from module cain_test (D = $flatten\i2s_topm.\TRANSMITTER_DEC.$logic_not$/home/johan/Descargas/I2S/rd1101/source/verilog/i2s_codec.v:128$1282_Y, Q = \i2s_topm.TRANSMITTER_DEC.i2s_ws_o).
Adding SRST signal on $flatten\i2s_topm.\TRANSMITTER_DEC.$procdff$4600 ($dff) from module cain_test (D = $flatten\i2s_topm.\TRANSMITTER_DEC.$procmux$3223_Y, Q = \i2s_topm.TRANSMITTER_DEC.ws_neg_edge, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$5570 ($sdff) from module cain_test (D = 1'1, Q = \i2s_topm.TRANSMITTER_DEC.ws_neg_edge).
Adding SRST signal on $flatten\i2s_topm.\TRANSMITTER_DEC.$procdff$4599 ($dff) from module cain_test (D = $flatten\i2s_topm.\TRANSMITTER_DEC.$procmux$3235_Y, Q = \i2s_topm.TRANSMITTER_DEC.ws_pos_edge, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$5578 ($sdff) from module cain_test (D = 1'1, Q = \i2s_topm.TRANSMITTER_DEC.ws_pos_edge).
Adding SRST signal on $flatten\i2s_topm.\TRANSMITTER_DEC.$procdff$4593 ($dff) from module cain_test (D = $flatten\i2s_topm.\TRANSMITTER_DEC.$procmux$3011_Y, Q = \i2s_topm.TRANSMITTER_DEC.new_word, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$5586 ($sdff) from module cain_test (D = $flatten\i2s_topm.\TRANSMITTER_DEC.$procmux$3011_Y, Q = \i2s_topm.TRANSMITTER_DEC.new_word).
Adding SRST signal on $flatten\i2s_topm.\TRANSMITTER_DEC.$procdff$4592 ($dff) from module cain_test (D = $flatten\i2s_topm.\TRANSMITTER_DEC.$procmux$3028_Y, Q = \i2s_topm.TRANSMITTER_DEC.bits_to_trx, rval = 6'000000).
Adding EN signal on $auto$opt_dff.cc:682:run$5594 ($sdff) from module cain_test (D = $flatten\i2s_topm.\TRANSMITTER_DEC.$procmux$3026_Y, Q = \i2s_topm.TRANSMITTER_DEC.bits_to_trx).
Adding SRST signal on $flatten\i2s_topm.\TRANSMITTER_DEC.$procdff$4591 ($dff) from module cain_test (D = $flatten\i2s_topm.\TRANSMITTER_DEC.$procmux$3034_Y, Q = \i2s_topm.TRANSMITTER_DEC.bit_cnt, rval = 6'000000).
Adding EN signal on $auto$opt_dff.cc:682:run$5596 ($sdff) from module cain_test (D = $flatten\i2s_topm.\TRANSMITTER_DEC.$procmux$3034_Y, Q = \i2s_topm.TRANSMITTER_DEC.bit_cnt).
Adding SRST signal on $flatten\i2s_topm.\TRANSMITTER_DEC.$procdff$4589 ($dff) from module cain_test (D = $flatten\i2s_topm.\TRANSMITTER_DEC.$procmux$3094_Y, Q = \i2s_topm.TRANSMITTER_DEC.adr_cnt, rval = 14'00000000000000).
Adding EN signal on $auto$opt_dff.cc:682:run$5604 ($sdff) from module cain_test (D = $flatten\i2s_topm.\TRANSMITTER_DEC.$mod$/home/johan/Descargas/I2S/rd1101/source/verilog/i2s_codec.v:233$1373_Y [13:0], Q = \i2s_topm.TRANSMITTER_DEC.adr_cnt).
Adding SRST signal on $flatten\i2s_topm.\TRANSMITTER_DEC.$procdff$4588 ($dff) from module cain_test (D = $flatten\i2s_topm.\TRANSMITTER_DEC.$procmux$3109_Y, Q = \i2s_topm.TRANSMITTER_DEC.imem_rdwr, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$5610 ($sdff) from module cain_test (D = $flatten\i2s_topm.\TRANSMITTER_DEC.$procmux$3109_Y, Q = \i2s_topm.TRANSMITTER_DEC.imem_rdwr).
Adding SRST signal on $flatten\i2s_topm.\TRANSMITTER_DEC.$procdff$4587 ($dff) from module cain_test (D = $flatten\i2s_topm.\TRANSMITTER_DEC.$procmux$3153_Y, Q = \i2s_topm.TRANSMITTER_DEC.i2s_sd, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$5614 ($sdff) from module cain_test (D = $flatten\i2s_topm.\TRANSMITTER_DEC.$procmux$3147_Y, Q = \i2s_topm.TRANSMITTER_DEC.i2s_sd).
Adding SRST signal on $flatten\i2s_topm.\TRANSMITTER_DEC.$procdff$4586 ($dff) from module cain_test (D = $flatten\i2s_topm.\TRANSMITTER_DEC.$procmux$3159_Y, Q = \i2s_topm.TRANSMITTER_DEC.evt_lsbf, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$5618 ($sdff) from module cain_test (D = $flatten\i2s_topm.\TRANSMITTER_DEC.$procmux$3159_Y, Q = \i2s_topm.TRANSMITTER_DEC.evt_lsbf).
Adding SRST signal on $flatten\i2s_topm.\TRANSMITTER_DEC.$procdff$4585 ($dff) from module cain_test (D = $flatten\i2s_topm.\TRANSMITTER_DEC.$procmux$3180_Y, Q = \i2s_topm.TRANSMITTER_DEC.evt_hsbf, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$5622 ($sdff) from module cain_test (D = $flatten\i2s_topm.\TRANSMITTER_DEC.$procmux$3180_Y, Q = \i2s_topm.TRANSMITTER_DEC.evt_hsbf).
Adding SRST signal on $flatten\i2s_topm.\TRANSMITTER_DEC.$procdff$4584 ($dff) from module cain_test (D = $flatten\i2s_topm.\TRANSMITTER_DEC.$2$lookahead\data_in$1284[15:0]$1301, Q = \i2s_topm.TRANSMITTER_DEC.data_in, rval = 16'0000000000000000).
Adding EN signal on $auto$opt_dff.cc:682:run$5626 ($sdff) from module cain_test (D = 16'0000000000000000, Q = \i2s_topm.TRANSMITTER_DEC.data_in).
Setting constant 0-bit at position 0 on $auto$opt_dff.cc:744:run$5627 ($sdffe) from module cain_test.
Setting constant 0-bit at position 1 on $auto$opt_dff.cc:744:run$5627 ($sdffe) from module cain_test.
Setting constant 0-bit at position 2 on $auto$opt_dff.cc:744:run$5627 ($sdffe) from module cain_test.
Setting constant 0-bit at position 3 on $auto$opt_dff.cc:744:run$5627 ($sdffe) from module cain_test.
Setting constant 0-bit at position 4 on $auto$opt_dff.cc:744:run$5627 ($sdffe) from module cain_test.
Setting constant 0-bit at position 5 on $auto$opt_dff.cc:744:run$5627 ($sdffe) from module cain_test.
Setting constant 0-bit at position 6 on $auto$opt_dff.cc:744:run$5627 ($sdffe) from module cain_test.
Setting constant 0-bit at position 7 on $auto$opt_dff.cc:744:run$5627 ($sdffe) from module cain_test.
Setting constant 0-bit at position 8 on $auto$opt_dff.cc:744:run$5627 ($sdffe) from module cain_test.
Setting constant 0-bit at position 9 on $auto$opt_dff.cc:744:run$5627 ($sdffe) from module cain_test.
Setting constant 0-bit at position 10 on $auto$opt_dff.cc:744:run$5627 ($sdffe) from module cain_test.
Setting constant 0-bit at position 11 on $auto$opt_dff.cc:744:run$5627 ($sdffe) from module cain_test.
Setting constant 0-bit at position 12 on $auto$opt_dff.cc:744:run$5627 ($sdffe) from module cain_test.
Setting constant 0-bit at position 13 on $auto$opt_dff.cc:744:run$5627 ($sdffe) from module cain_test.
Setting constant 0-bit at position 14 on $auto$opt_dff.cc:744:run$5627 ($sdffe) from module cain_test.
Setting constant 0-bit at position 15 on $auto$opt_dff.cc:744:run$5627 ($sdffe) from module cain_test.

24.14.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \cain_test..
Removed 399 unused cells and 406 unused wires.

24.14.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module cain_test.

24.14.9. Rerunning OPT passes. (Maybe there is more to do..)

24.14.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \cain_test..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.

24.14.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \cain_test.
    New ctrl vector for $pmux cell $procmux$3927: { $eq$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1118$432_Y $procmux$3860_CMP $procmux$3858_CMP $procmux$3857_CMP $procmux$3856_CMP $procmux$3855_CMP $procmux$3854_CMP $procmux$3933_CMP $procmux$3932_CMP $procmux$3931_CMP $procmux$3928_CMP }
  Optimizing cells in module \cain_test.
Performed a total of 1 changes.

24.14.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\cain_test'.
Removed a total of 55 cells.

24.14.13. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on $auto$opt_dff.cc:744:run$5469 ($sdffe) from module cain_test.

24.14.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \cain_test..
Removed 1 unused cells and 57 unused wires.

24.14.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module cain_test.

24.14.16. Rerunning OPT passes. (Maybe there is more to do..)

24.14.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \cain_test..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.

24.14.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \cain_test.
Performed a total of 0 changes.

24.14.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\cain_test'.
Removed a total of 0 cells.

24.14.20. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $auto$opt_dff.cc:682:run$5457 ($sdff) from module cain_test (D = \lm32_cpu.m_result [1:0], Q = \lm32_cpu.operand_w [1:0], rval = 2'00).

24.14.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \cain_test..
Removed 3 unused cells and 4 unused wires.

24.14.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module cain_test.

24.14.23. Rerunning OPT passes. (Maybe there is more to do..)

24.14.24. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \cain_test..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.

24.14.25. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \cain_test.
Performed a total of 0 changes.

24.14.26. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\cain_test'.
Removed a total of 0 cells.

24.14.27. Executing OPT_DFF pass (perform DFF optimizations).

24.14.28. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \cain_test..

24.14.29. Executing OPT_EXPR pass (perform const folding).
Optimizing module cain_test.

24.14.30. Finished OPT passes. (There is nothing left to do.)

24.15. Executing WREDUCE pass (reducing word size of cells).
Removed top 18 address bits (of 32) from memory init port cain_test.$flatten\i2s_topm.\TRANSMITTER_MEM.$meminit$\memory$/home/johan/Descargas/I2S/rd1101/source/verilog/dpram_rtl.v:0$1387 (i2s_topm.TRANSMITTER_MEM.memory).
Removed top 26 address bits (of 32) from memory init port cain_test.$meminit$\mem$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:0$649 (mem).
Removed top 19 address bits (of 32) from memory init port cain_test.$meminit$\rom$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:0$648 (rom).
Removed cell cain_test.$procmux$3743 ($mux).
Removed cell cain_test.$procmux$3746 ($mux).
Removed cell cain_test.$procmux$3754 ($mux).
Removed cell cain_test.$procmux$3757 ($mux).
Removed cell cain_test.$procmux$3763 ($mux).
Removed cell cain_test.$procmux$3766 ($mux).
Removed cell cain_test.$procmux$3772 ($mux).
Removed cell cain_test.$procmux$3775 ($mux).
Removed cell cain_test.$procmux$3781 ($mux).
Removed cell cain_test.$procmux$3784 ($mux).
Removed cell cain_test.$procmux$3790 ($mux).
Removed cell cain_test.$procmux$3793 ($mux).
Removed cell cain_test.$procmux$3799 ($mux).
Removed cell cain_test.$procmux$3802 ($mux).
Removed cell cain_test.$procmux$3808 ($mux).
Removed cell cain_test.$procmux$3811 ($mux).
Removed cell cain_test.$procmux$3817 ($mux).
Removed cell cain_test.$procmux$3820 ($mux).
Removed cell cain_test.$procmux$3826 ($mux).
Removed cell cain_test.$procmux$3829 ($mux).
Removed top 6 bits (of 9) from port B of cell cain_test.$procmux$3854_CMP0 ($eq).
Removed top 24 bits (of 32) from mux cell cain_test.$procmux$3853 ($pmux).
Removed top 6 bits (of 9) from port B of cell cain_test.$procmux$3855_CMP0 ($eq).
Removed top 6 bits (of 9) from port B of cell cain_test.$procmux$3856_CMP0 ($eq).
Removed top 6 bits (of 9) from port B of cell cain_test.$procmux$3857_CMP0 ($eq).
Removed top 7 bits (of 9) from port B of cell cain_test.$procmux$3858_CMP0 ($eq).
Removed top 7 bits (of 9) from port B of cell cain_test.$procmux$3859_CMP0 ($eq).
Removed top 8 bits (of 9) from port B of cell cain_test.$procmux$3860_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell cain_test.$auto$opt_dff.cc:198:make_patterns_logic$5361 ($ne).
Removed cell cain_test.$procmux$3893 ($mux).
Removed top 5 bits (of 9) from port B of cell cain_test.$procmux$3928_CMP0 ($eq).
Removed top 8 bits (of 32) from mux cell cain_test.$procmux$3927 ($pmux).
Removed top 2 bits (of 5) from port B of cell cain_test.$auto$opt_dff.cc:198:make_patterns_logic$5281 ($ne).
Removed top 5 bits (of 9) from port B of cell cain_test.$procmux$3931_CMP0 ($eq).
Removed top 5 bits (of 9) from port B of cell cain_test.$procmux$3932_CMP0 ($eq).
Removed top 5 bits (of 9) from port B of cell cain_test.$procmux$3933_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell cain_test.$auto$opt_dff.cc:198:make_patterns_logic$5246 ($ne).
Removed top 1 bits (of 2) from port B of cell cain_test.$auto$opt_dff.cc:198:make_patterns_logic$5250 ($ne).
Removed top 2 bits (of 3) from port B of cell cain_test.$auto$opt_dff.cc:198:make_patterns_logic$5335 ($ne).
Removed cell cain_test.$procmux$4072 ($mux).
Removed cell cain_test.$procmux$4106 ($mux).
Removed cell cain_test.$procmux$4109 ($mux).
Removed cell cain_test.$procmux$4115 ($mux).
Removed cell cain_test.$procmux$4130 ($mux).
Removed cell cain_test.$procmux$4133 ($mux).
Removed cell cain_test.$procmux$4139 ($mux).
Removed cell cain_test.$procmux$4160 ($mux).
Removed top 24 bits (of 32) from mux cell cain_test.$procmux$4284 ($mux).
Removed top 1 bits (of 2) from port B of cell cain_test.$auto$opt_dff.cc:198:make_patterns_logic$5287 ($ne).
Removed top 1 bits (of 3) from port B of cell cain_test.$auto$opt_dff.cc:198:make_patterns_logic$5285 ($ne).
Removed top 2 bits (of 10) from FF cell cain_test.$auto$opt_dff.cc:744:run$5048 ($dffe).
Removed top 2 bits (of 10) from FF cell cain_test.$auto$opt_dff.cc:744:run$5047 ($dffe).
Removed top 8 bits (of 32) from FF cell cain_test.$auto$opt_dff.cc:682:run$4905 ($sdff).
Removed cell cain_test.$auto$opt_dff.cc:682:run$4900 ($sdff).
Removed top 24 bits (of 32) from FF cell cain_test.$auto$opt_dff.cc:682:run$4898 ($sdff).
Removed top 1 bits (of 2) from port B of cell cain_test.$auto$fsm_map.cc:77:implement_pattern_cache$4868 ($eq).
Removed top 2 bits (of 4) from port B of cell cain_test.$auto$opt_dff.cc:198:make_patterns_logic$5070 ($ne).
Removed top 31 bits (of 32) from port B of cell cain_test.$flatten\i2s_topm.\TRANSMITTER_DEC.$add$/home/johan/Descargas/I2S/rd1101/source/verilog/i2s_codec.v:101$1271 ($add).
Removed top 7 bits (of 32) from port Y of cell cain_test.$flatten\i2s_topm.\TRANSMITTER_DEC.$add$/home/johan/Descargas/I2S/rd1101/source/verilog/i2s_codec.v:101$1271 ($add).
Removed top 7 bits (of 32) from port B of cell cain_test.$flatten\i2s_topm.\TRANSMITTER_DEC.$lt$/home/johan/Descargas/I2S/rd1101/source/verilog/i2s_codec.v:101$1272 ($lt).
Removed top 31 bits (of 32) from port B of cell cain_test.$flatten\i2s_topm.\TRANSMITTER_DEC.$add$/home/johan/Descargas/I2S/rd1101/source/verilog/i2s_codec.v:102$1273 ($add).
Removed top 8 bits (of 32) from port Y of cell cain_test.$flatten\i2s_topm.\TRANSMITTER_DEC.$add$/home/johan/Descargas/I2S/rd1101/source/verilog/i2s_codec.v:102$1273 ($add).
Removed top 31 bits (of 32) from port B of cell cain_test.$flatten\i2s_topm.\TRANSMITTER_DEC.$add$/home/johan/Descargas/I2S/rd1101/source/verilog/i2s_codec.v:126$1281 ($add).
Removed top 27 bits (of 32) from port Y of cell cain_test.$flatten\i2s_topm.\TRANSMITTER_DEC.$add$/home/johan/Descargas/I2S/rd1101/source/verilog/i2s_codec.v:126$1281 ($add).
Removed top 28 bits (of 32) from port B of cell cain_test.$flatten\i2s_topm.\TRANSMITTER_DEC.$gt$/home/johan/Descargas/I2S/rd1101/source/verilog/i2s_codec.v:166$1302 ($gt).
Removed top 26 bits (of 32) from port B of cell cain_test.$flatten\i2s_topm.\TRANSMITTER_DEC.$lt$/home/johan/Descargas/I2S/rd1101/source/verilog/i2s_codec.v:166$1303 ($lt).
Removed top 31 bits (of 32) from port B of cell cain_test.$flatten\i2s_topm.\TRANSMITTER_DEC.$sub$/home/johan/Descargas/I2S/rd1101/source/verilog/i2s_codec.v:167$1305 ($sub).
Removed top 26 bits (of 32) from port Y of cell cain_test.$flatten\i2s_topm.\TRANSMITTER_DEC.$sub$/home/johan/Descargas/I2S/rd1101/source/verilog/i2s_codec.v:167$1305 ($sub).
Removed top 31 bits (of 32) from port B of cell cain_test.$flatten\i2s_topm.\TRANSMITTER_DEC.$add$/home/johan/Descargas/I2S/rd1101/source/verilog/i2s_codec.v:220$1367 ($add).
Removed top 26 bits (of 32) from port Y of cell cain_test.$flatten\i2s_topm.\TRANSMITTER_DEC.$add$/home/johan/Descargas/I2S/rd1101/source/verilog/i2s_codec.v:220$1367 ($add).
Removed top 31 bits (of 32) from port B of cell cain_test.$flatten\i2s_topm.\TRANSMITTER_DEC.$add$/home/johan/Descargas/I2S/rd1101/source/verilog/i2s_codec.v:233$1372 ($add).
Removed top 16369 bits (of 16384) from port Y of cell cain_test.$flatten\i2s_topm.\TRANSMITTER_DEC.$add$/home/johan/Descargas/I2S/rd1101/source/verilog/i2s_codec.v:233$1372 ($add).
Removed top 16369 bits (of 16384) from port A of cell cain_test.$flatten\i2s_topm.\TRANSMITTER_DEC.$mod$/home/johan/Descargas/I2S/rd1101/source/verilog/i2s_codec.v:233$1373 ($and).
Removed top 16370 bits (of 16384) from port Y of cell cain_test.$flatten\i2s_topm.\TRANSMITTER_DEC.$mod$/home/johan/Descargas/I2S/rd1101/source/verilog/i2s_codec.v:233$1373 ($and).
Removed top 1 bits (of 15) from port A of cell cain_test.$flatten\i2s_topm.\TRANSMITTER_DEC.$mod$/home/johan/Descargas/I2S/rd1101/source/verilog/i2s_codec.v:233$1373 ($and).
Removed top 1 bits (of 14) from port B of cell cain_test.$flatten\i2s_topm.\TRANSMITTER_DEC.$eq$/home/johan/Descargas/I2S/rd1101/source/verilog/i2s_codec.v:234$1374 ($eq).
Removed top 1 bits (of 3) from port B of cell cain_test.$auto$opt_dff.cc:198:make_patterns_logic$5295 ($ne).
Removed top 1 bits (of 2) from port B of cell cain_test.$auto$fsm_map.cc:77:implement_pattern_cache$4881 ($eq).
Removed cell cain_test.$flatten\i2s_topm.\TRANSMITTER_DEC.$procmux$3013 ($mux).
Removed cell cain_test.$flatten\i2s_topm.\TRANSMITTER_DEC.$procmux$3048 ($mux).
Removed top 1 bits (of 3) from port B of cell cain_test.$auto$fsm_map.cc:77:implement_pattern_cache$4873 ($eq).
Removed top 1 bits (of 2) from port B of cell cain_test.$auto$opt_dff.cc:198:make_patterns_logic$5202 ($ne).
Removed top 1 bits (of 3) from port B of cell cain_test.$auto$opt_dff.cc:198:make_patterns_logic$5137 ($ne).
Removed top 1 bits (of 2) from port B of cell cain_test.$auto$opt_dff.cc:198:make_patterns_logic$5153 ($ne).
Removed top 2 bits (of 3) from port B of cell cain_test.$auto$opt_dff.cc:198:make_patterns_logic$5155 ($ne).
Removed top 1 bits (of 2) from port B of cell cain_test.$auto$opt_dff.cc:198:make_patterns_logic$5129 ($ne).
Removed top 2 bits (of 3) from port B of cell cain_test.$auto$opt_dff.cc:198:make_patterns_logic$5121 ($ne).
Removed top 1 bits (of 3) from port B of cell cain_test.$auto$opt_dff.cc:198:make_patterns_logic$5432 ($ne).
Removed cell cain_test.$flatten\lm32_cpu.\interrupt_unit.$procmux$2708 ($mux).
Removed cell cain_test.$flatten\lm32_cpu.\interrupt_unit.$procmux$2710 ($mux).
Removed cell cain_test.$flatten\lm32_cpu.\interrupt_unit.$procmux$2713 ($mux).
Removed cell cain_test.$flatten\lm32_cpu.\interrupt_unit.$procmux$2715 ($mux).
Removed cell cain_test.$flatten\lm32_cpu.\interrupt_unit.$procmux$2723 ($mux).
Removed cell cain_test.$flatten\lm32_cpu.\interrupt_unit.$procmux$2725 ($mux).
Removed top 1 bits (of 33) from port A of cell cain_test.$flatten\lm32_cpu.\mc_arithmetic.$sub$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_mc_arithmetic.v:156$1402 ($sub).
Removed top 1 bits (of 2) from port B of cell cain_test.$auto$opt_dff.cc:198:make_patterns_logic$5394 ($ne).
Removed top 1 bits (of 3) from port B of cell cain_test.$flatten\lm32_cpu.\mc_arithmetic.$procmux$2615_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell cain_test.$flatten\lm32_cpu.\mc_arithmetic.$procmux$2618_CMP0 ($eq).
Removed cell cain_test.$flatten\lm32_cpu.\mc_arithmetic.$procmux$2625 ($mux).
Removed cell cain_test.$flatten\lm32_cpu.\mc_arithmetic.$procmux$2631 ($mux).
Removed cell cain_test.$flatten\lm32_cpu.\mc_arithmetic.$procmux$2638 ($mux).
Removed top 2 bits (of 3) from mux cell cain_test.$flatten\lm32_cpu.\mc_arithmetic.$procmux$2640 ($mux).
Removed cell cain_test.$flatten\lm32_cpu.\mc_arithmetic.$procmux$2642 ($mux).
Removed top 31 bits (of 32) from mux cell cain_test.$flatten\lm32_cpu.\mc_arithmetic.$procmux$2658 ($mux).
Removed cell cain_test.$flatten\lm32_cpu.\mc_arithmetic.$procmux$2666 ($mux).
Removed cell cain_test.$flatten\lm32_cpu.\mc_arithmetic.$procmux$2681 ($mux).
Removed top 32 bits (of 64) from port Y of cell cain_test.$flatten\lm32_cpu.\shifter.$shr$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_shifter.v:149$1438 ($shr).
Removed top 32 bits (of 33) from port B of cell cain_test.$flatten\lm32_cpu.\adder.\addsub.$sub$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_addsub.v:90$1717 ($sub).
Removed top 31 bits (of 32) from port B of cell cain_test.$flatten\lm32_cpu.\load_store_unit.$ge$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_load_store_unit.v:480$1485 ($ge).
Removed top 1 bits (of 32) from port B of cell cain_test.$flatten\lm32_cpu.\load_store_unit.$le$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_load_store_unit.v:481$1486 ($le).
Removed cell cain_test.$flatten\lm32_cpu.\load_store_unit.$procmux$2362 ($mux).
Removed cell cain_test.$flatten\lm32_cpu.\load_store_unit.$procmux$2365 ($mux).
Removed cell cain_test.$flatten\lm32_cpu.\load_store_unit.$procmux$2376 ($mux).
Removed cell cain_test.$flatten\lm32_cpu.\load_store_unit.$procmux$2379 ($mux).
Removed cell cain_test.$flatten\lm32_cpu.\load_store_unit.$procmux$2390 ($mux).
Removed cell cain_test.$flatten\lm32_cpu.\load_store_unit.$procmux$2393 ($mux).
Removed cell cain_test.$flatten\lm32_cpu.\load_store_unit.$procmux$2400 ($mux).
Removed cell cain_test.$flatten\lm32_cpu.\load_store_unit.$procmux$2402 ($mux).
Removed cell cain_test.$flatten\lm32_cpu.\load_store_unit.$procmux$2454 ($mux).
Removed cell cain_test.$flatten\lm32_cpu.\load_store_unit.$procmux$2468 ($mux).
Removed cell cain_test.$flatten\lm32_cpu.\load_store_unit.$procmux$2471 ($mux).
Removed cell cain_test.$flatten\lm32_cpu.\load_store_unit.$procmux$2474 ($mux).
Removed cell cain_test.$flatten\lm32_cpu.\load_store_unit.$procmux$2478 ($mux).
Removed cell cain_test.$flatten\lm32_cpu.\load_store_unit.$procmux$2480 ($mux).
Removed cell cain_test.$flatten\lm32_cpu.\load_store_unit.$procmux$2487 ($mux).
Removed cell cain_test.$flatten\lm32_cpu.\load_store_unit.$procmux$2490 ($mux).
Removed cell cain_test.$flatten\lm32_cpu.\load_store_unit.$procmux$2543 ($mux).
Removed cell cain_test.$flatten\lm32_cpu.\load_store_unit.$procmux$2546 ($mux).
Removed cell cain_test.$flatten\lm32_cpu.\load_store_unit.$procmux$2549 ($mux).
Removed top 3 bits (of 4) from port B of cell cain_test.$flatten\lm32_cpu.\load_store_unit.$procmux$2564_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell cain_test.$flatten\lm32_cpu.\load_store_unit.$procmux$2565_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell cain_test.$flatten\lm32_cpu.\load_store_unit.$procmux$2566_CMP0 ($eq).
Removed top 3 bits (of 4) from port B of cell cain_test.$flatten\lm32_cpu.\load_store_unit.$procmux$2573_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell cain_test.$flatten\lm32_cpu.\load_store_unit.$procmux$2574_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell cain_test.$flatten\lm32_cpu.\load_store_unit.$procmux$2575_CMP0 ($eq).
Removed cell cain_test.$flatten\lm32_cpu.\load_store_unit.\dcache.\memories[0].way_0_tag_ram.$procmux$1890 ($mux).
Removed cell cain_test.$flatten\lm32_cpu.\load_store_unit.\dcache.\memories[0].way_0_tag_ram.$procmux$1893 ($mux).
Removed cell cain_test.$flatten\lm32_cpu.\load_store_unit.\dcache.\memories[0].data_memories.way_0_data_ram.$procmux$1879 ($mux).
Removed cell cain_test.$flatten\lm32_cpu.\load_store_unit.\dcache.\memories[0].data_memories.way_0_data_ram.$procmux$1882 ($mux).
Removed cell cain_test.$flatten\lm32_cpu.\load_store_unit.\dcache.$procmux$2010 ($mux).
Removed cell cain_test.$flatten\lm32_cpu.\load_store_unit.\dcache.$procmux$2004 ($mux).
Removed cell cain_test.$flatten\lm32_cpu.\load_store_unit.\dcache.$procmux$1999 ($mux).
Removed cell cain_test.$flatten\lm32_cpu.\load_store_unit.\dcache.$procmux$1996 ($mux).
Removed cell cain_test.$flatten\lm32_cpu.\load_store_unit.\dcache.$procmux$1994 ($mux).
Removed top 2 bits (of 3) from port B of cell cain_test.$flatten\lm32_cpu.\load_store_unit.\dcache.$procmux$1988_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell cain_test.$flatten\lm32_cpu.\load_store_unit.\dcache.$procmux$1969_CMP0 ($eq).
Removed cell cain_test.$flatten\lm32_cpu.\load_store_unit.\dcache.$procmux$1967 ($mux).
Removed cell cain_test.$flatten\lm32_cpu.\load_store_unit.\dcache.$procmux$1963 ($mux).
Removed cell cain_test.$flatten\lm32_cpu.\load_store_unit.\dcache.$procmux$2012 ($mux).
Removed cell cain_test.$flatten\lm32_cpu.\load_store_unit.\dcache.$procmux$2022 ($mux).
Removed cell cain_test.$flatten\lm32_cpu.\load_store_unit.\dcache.$procmux$2024 ($mux).
Removed cell cain_test.$flatten\lm32_cpu.\load_store_unit.\dcache.$procmux$2028 ($mux).
Removed cell cain_test.$flatten\lm32_cpu.\load_store_unit.\dcache.$procmux$2034 ($mux).
Removed top 1 bits (of 5) from port B of cell cain_test.$flatten\lm32_cpu.\decoder.$eq$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_decoder.v:342$1540 ($eq).
Removed top 1 bits (of 6) from port B of cell cain_test.$flatten\lm32_cpu.\decoder.$eq$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_decoder.v:343$1541 ($eq).
Removed top 1 bits (of 6) from port B of cell cain_test.$flatten\lm32_cpu.\decoder.$eq$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_decoder.v:346$1544 ($eq).
Removed top 1 bits (of 6) from port B of cell cain_test.$flatten\lm32_cpu.\decoder.$eq$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_decoder.v:347$1545 ($eq).
Removed top 1 bits (of 6) from port B of cell cain_test.$flatten\lm32_cpu.\decoder.$eq$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_decoder.v:348$1546 ($eq).
Removed top 1 bits (of 6) from port B of cell cain_test.$flatten\lm32_cpu.\decoder.$eq$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_decoder.v:349$1547 ($eq).
Removed top 1 bits (of 6) from port B of cell cain_test.$flatten\lm32_cpu.\decoder.$eq$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_decoder.v:350$1548 ($eq).
Removed top 1 bits (of 6) from port B of cell cain_test.$flatten\lm32_cpu.\decoder.$eq$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_decoder.v:351$1549 ($eq).
Removed top 3 bits (of 6) from port B of cell cain_test.$flatten\lm32_cpu.\decoder.$eq$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_decoder.v:363$1559 ($eq).
Removed top 1 bits (of 6) from port B of cell cain_test.$flatten\lm32_cpu.\decoder.$eq$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_decoder.v:364$1560 ($eq).
Removed top 3 bits (of 6) from port B of cell cain_test.$flatten\lm32_cpu.\decoder.$eq$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_decoder.v:365$1561 ($eq).
Removed top 2 bits (of 6) from port B of cell cain_test.$flatten\lm32_cpu.\decoder.$eq$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_decoder.v:366$1562 ($eq).
Removed top 2 bits (of 6) from port B of cell cain_test.$flatten\lm32_cpu.\decoder.$eq$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_decoder.v:367$1563 ($eq).
Removed top 3 bits (of 5) from port B of cell cain_test.$flatten\lm32_cpu.\decoder.$eq$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_decoder.v:372$1565 ($eq).
Removed top 4 bits (of 5) from port B of cell cain_test.$flatten\lm32_cpu.\decoder.$eq$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_decoder.v:374$1566 ($eq).
Removed top 1 bits (of 5) from port B of cell cain_test.$flatten\lm32_cpu.\decoder.$eq$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_decoder.v:375$1567 ($eq).
Removed top 1 bits (of 6) from port B of cell cain_test.$flatten\lm32_cpu.\decoder.$eq$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_decoder.v:376$1568 ($eq).
Removed top 2 bits (of 6) from port B of cell cain_test.$flatten\lm32_cpu.\decoder.$eq$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_decoder.v:379$1571 ($eq).
Removed top 4 bits (of 6) from port B of cell cain_test.$flatten\lm32_cpu.\decoder.$eq$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_decoder.v:384$1574 ($eq).
Removed top 1 bits (of 5) from port B of cell cain_test.$flatten\lm32_cpu.\decoder.$eq$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_decoder.v:386$1575 ($eq).
Removed top 2 bits (of 5) from port B of cell cain_test.$flatten\lm32_cpu.\decoder.$eq$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_decoder.v:388$1576 ($eq).
Removed top 1 bits (of 6) from port B of cell cain_test.$flatten\lm32_cpu.\decoder.$eq$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_decoder.v:391$1579 ($eq).
Removed top 1 bits (of 5) from port B of cell cain_test.$flatten\lm32_cpu.\decoder.$eq$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_decoder.v:394$1582 ($eq).
Removed top 2 bits (of 5) from port B of cell cain_test.$flatten\lm32_cpu.\decoder.$eq$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_decoder.v:395$1583 ($eq).
Removed top 2 bits (of 32) from mux cell cain_test.$flatten\lm32_cpu.\decoder.$ternary$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_decoder.v:597$1661 ($mux).
Removed cell cain_test.$flatten\lm32_cpu.\instruction_unit.$procmux$2069 ($mux).
Removed cell cain_test.$flatten\lm32_cpu.\instruction_unit.$procmux$2072 ($mux).
Removed cell cain_test.$flatten\lm32_cpu.\instruction_unit.$procmux$2079 ($mux).
Removed cell cain_test.$flatten\lm32_cpu.\instruction_unit.$procmux$2081 ($mux).
Removed cell cain_test.$flatten\lm32_cpu.\instruction_unit.$procmux$2119 ($mux).
Removed cell cain_test.$flatten\lm32_cpu.\instruction_unit.$procmux$2122 ($mux).
Removed cell cain_test.$flatten\lm32_cpu.\instruction_unit.$procmux$2124 ($mux).
Removed cell cain_test.$flatten\lm32_cpu.\instruction_unit.$procmux$2151 ($mux).
Removed cell cain_test.$flatten\lm32_cpu.\instruction_unit.\icache.\memories[0].way_0_tag_ram.$procmux$1890 ($mux).
Removed cell cain_test.$flatten\lm32_cpu.\instruction_unit.\icache.\memories[0].way_0_tag_ram.$procmux$1893 ($mux).
Removed cell cain_test.$flatten\lm32_cpu.\instruction_unit.\icache.\memories[0].way_0_data_ram.$procmux$1879 ($mux).
Removed cell cain_test.$flatten\lm32_cpu.\instruction_unit.\icache.\memories[0].way_0_data_ram.$procmux$1882 ($mux).
Removed cell cain_test.$flatten\lm32_cpu.\instruction_unit.\icache.$procmux$1945 ($mux).
Removed cell cain_test.$flatten\lm32_cpu.\instruction_unit.\icache.$procmux$1941 ($mux).
Removed cell cain_test.$flatten\lm32_cpu.\instruction_unit.\icache.$procmux$1939 ($mux).
Removed cell cain_test.$flatten\lm32_cpu.\instruction_unit.\icache.$procmux$1929 ($mux).
Removed cell cain_test.$flatten\lm32_cpu.\instruction_unit.\icache.$procmux$1927 ($mux).
Removed cell cain_test.$flatten\lm32_cpu.\instruction_unit.\icache.$procmux$1925 ($mux).
Removed cell cain_test.$flatten\lm32_cpu.\instruction_unit.\icache.$procmux$1922 ($mux).
Removed cell cain_test.$flatten\lm32_cpu.\instruction_unit.\icache.$procmux$1917 ($mux).
Removed top 3 bits (of 4) from port B of cell cain_test.$flatten\lm32_cpu.\instruction_unit.\icache.$procmux$1912_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell cain_test.$flatten\lm32_cpu.\instruction_unit.\icache.$procmux$1911_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell cain_test.$flatten\lm32_cpu.\instruction_unit.\icache.$procmux$1904_CMP0 ($eq).
Removed cell cain_test.$flatten\lm32_cpu.\instruction_unit.\icache.$procmux$1899 ($mux).
Removed cell cain_test.$flatten\lm32_cpu.\instruction_unit.\icache.$procmux$1895 ($mux).
Removed cell cain_test.$flatten\lm32_cpu.\instruction_unit.\icache.$procmux$1951 ($mux).
Removed top 1 bits (of 2) from port B of cell cain_test.$auto$opt_dff.cc:198:make_patterns_logic$5440 ($ne).
Removed cell cain_test.$flatten\lm32_cpu.$procmux$3275 ($mux).
Removed cell cain_test.$flatten\lm32_cpu.$procmux$3272 ($mux).
Removed cell cain_test.$flatten\lm32_cpu.$procmux$3583 ($mux).
Removed cell cain_test.$flatten\lm32_cpu.$procmux$3594 ($mux).
Removed cell cain_test.$flatten\lm32_cpu.$procmux$3597 ($mux).
Removed cell cain_test.$flatten\lm32_cpu.$procmux$3616 ($mux).
Removed top 1 bits (of 3) from port B of cell cain_test.$flatten\lm32_cpu.$eq$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:2262$1159 ($eq).
Removed top 1 bits (of 3) from port B of cell cain_test.$flatten\lm32_cpu.$procmux$3686_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell cain_test.$auto$opt_dff.cc:198:make_patterns_logic$5319 ($ne).
Removed top 1 bits (of 3) from port B of cell cain_test.$flatten\lm32_cpu.$procmux$3688_CMP0 ($eq).
Removed top 2 bits (of 3) from port B of cell cain_test.$flatten\lm32_cpu.$procmux$3690_CMP0 ($eq).
Removed top 2 bits (of 3) from port B of cell cain_test.$flatten\lm32_cpu.$procmux$3653_CMP1 ($eq).
Removed top 1 bits (of 3) from port B of cell cain_test.$flatten\lm32_cpu.$procmux$3653_CMP2 ($eq).
Removed top 3 bits (of 4) from mux cell cain_test.$flatten\lm32_cpu.$procmux$3655 ($mux).
Removed top 2 bits (of 4) from mux cell cain_test.$flatten\lm32_cpu.$procmux$3667 ($mux).
Removed top 1 bits (of 4) from mux cell cain_test.$flatten\lm32_cpu.$procmux$3676 ($mux).
Removed top 1 bits (of 2) from port B of cell cain_test.$flatten\lm32_cpu.$procmux$3696_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell cain_test.$auto$opt_dff.cc:198:make_patterns_logic$5311 ($ne).
Removed top 20 bits (of 30) from mux cell cain_test.$flatten\lm32_cpu.$ternary$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:1578$936 ($mux).
Removed top 30 bits (of 32) from port A of cell cain_test.$flatten\lm32_cpu.\interrupt_unit.$and$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_interrupt.v:154$1389 ($and).
Removed top 1 bits (of 5) from port B of cell cain_test.$flatten\lm32_cpu.\decoder.$eq$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_decoder.v:341$1539 ($eq).
Removed top 8 bits (of 32) from port B of cell cain_test.$or$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1331$503 ($or).
Removed top 24 bits (of 32) from port B of cell cain_test.$or$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1331$506 ($or).
Removed top 1 bits (of 15) from port Y of cell cain_test.$flatten\i2s_topm.\TRANSMITTER_DEC.$add$/home/johan/Descargas/I2S/rd1101/source/verilog/i2s_codec.v:233$1372 ($add).
Removed top 24 bits (of 32) from wire cain_test.$0$memwr$\main_ram$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1951$232_DATA[31:0]$601.
Removed top 24 bits (of 32) from wire cain_test.$0$memwr$\main_ram$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1951$232_EN[31:0]$602.
Removed top 16 bits (of 32) from wire cain_test.$0$memwr$\main_ram$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1953$233_DATA[31:0]$604.
Removed top 8 bits (of 32) from wire cain_test.$0$memwr$\main_ram$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1955$234_DATA[31:0]$607.
Removed top 8 bits (of 32) from wire cain_test.$0$memwr$\main_ram$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1955$234_EN[31:0]$608.
Removed top 24 bits (of 32) from wire cain_test.$0$memwr$\sram$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1928$228_DATA[31:0]$575.
Removed top 24 bits (of 32) from wire cain_test.$0$memwr$\sram$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1928$228_EN[31:0]$576.
Removed top 16 bits (of 32) from wire cain_test.$0$memwr$\sram$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1930$229_DATA[31:0]$578.
Removed top 8 bits (of 32) from wire cain_test.$0$memwr$\sram$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1932$230_DATA[31:0]$581.
Removed top 8 bits (of 32) from wire cain_test.$0$memwr$\sram$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1932$230_EN[31:0]$582.
Removed top 7 bits (of 32) from wire cain_test.$flatten\i2s_topm.\TRANSMITTER_DEC.$add$/home/johan/Descargas/I2S/rd1101/source/verilog/i2s_codec.v:101$1271_Y.
Removed top 8 bits (of 32) from wire cain_test.$flatten\i2s_topm.\TRANSMITTER_DEC.$add$/home/johan/Descargas/I2S/rd1101/source/verilog/i2s_codec.v:102$1273_Y.
Removed top 27 bits (of 32) from wire cain_test.$flatten\i2s_topm.\TRANSMITTER_DEC.$add$/home/johan/Descargas/I2S/rd1101/source/verilog/i2s_codec.v:126$1281_Y.
Removed top 16370 bits (of 16384) from wire cain_test.$flatten\i2s_topm.\TRANSMITTER_DEC.$add$/home/johan/Descargas/I2S/rd1101/source/verilog/i2s_codec.v:233$1372_Y.
Removed top 16370 bits (of 16384) from wire cain_test.$flatten\i2s_topm.\TRANSMITTER_DEC.$mod$/home/johan/Descargas/I2S/rd1101/source/verilog/i2s_codec.v:233$1373_Y.
Removed top 26 bits (of 32) from wire cain_test.$flatten\i2s_topm.\TRANSMITTER_DEC.$sub$/home/johan/Descargas/I2S/rd1101/source/verilog/i2s_codec.v:167$1305_Y.
Removed top 24 bits (of 32) from wire cain_test.$procmux$3853_Y.
Removed top 8 bits (of 32) from wire cain_test.$procmux$3927_Y.
Removed top 24 bits (of 32) from wire cain_test.csr_bankarray_sram_bus_dat_r.
Removed top 30 bits (of 32) from wire cain_test.lm32_interrupt.

24.16. Executing PEEPOPT pass (run peephole optimizers).

24.17. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \cain_test..
Removed 0 unused cells and 128 unused wires.

24.18. Executing SHARE pass (SAT-based resource sharing).
Found 7 cells in module cain_test that may be considered for resource sharing.
  Analyzing resource sharing options for $memrd$\sram$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1937$598 ($memrd):
    Found 1 activation_patterns using ctrl signal \done.
    No candidates found.
  Analyzing resource sharing options for $memrd$\mem$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1975$626 ($memrd):
    Found 1 activation_patterns using ctrl signal { \basesoc_state \csr_bankarray_sel_r \done }.
    No candidates found.
  Analyzing resource sharing options for $memrd$\main_ram$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1960$624 ($memrd):
    Found 1 activation_patterns using ctrl signal \done.
    No candidates found.
  Analyzing resource sharing options for $flatten\lm32_cpu.\load_store_unit.\dcache.\memories[0].data_memories.way_0_data_ram.$memrd$\mem$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_ram.v:113$1838 ($memrd):
    Found 5 activation_patterns using ctrl signal { \lm32_cpu.load_store_unit.dcache.store_byte_select \lm32_cpu.load_store_unit.dcache.state [2] \lm32_cpu.load_store_unit.wb_select_m }.
    No candidates found.
  Analyzing resource sharing options for $flatten\lm32_cpu.\instruction_unit.\icache.\memories[0].way_0_data_ram.$memrd$\mem$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_ram.v:113$1838 ($memrd):
    Found 1 activation_patterns using ctrl signal \lm32_cpu.instruction_unit.icache.way_match.
    No candidates found.
  Analyzing resource sharing options for $flatten\lm32_cpu.$memrd$\registers$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:1507$885 ($memrd):
    Found 1 activation_patterns using ctrl signal { \lm32_cpu.raw_x_1 \lm32_cpu.raw_m_1 \lm32_cpu.raw_w_1 }.
    Found 1 candidates: $flatten\lm32_cpu.$memrd$\registers$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:1506$884
    Analyzing resource sharing with $flatten\lm32_cpu.$memrd$\registers$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:1506$884 ($memrd):
      Found 2 activation_patterns using ctrl signal { \lm32_cpu.branch_reg_d \lm32_cpu.d_result_sel_0_d \lm32_cpu.raw_x_0 \lm32_cpu.raw_m_0 \lm32_cpu.raw_w_0 }.
      Activation pattern for cell $flatten\lm32_cpu.$memrd$\registers$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:1507$885: { \lm32_cpu.raw_x_1 \lm32_cpu.raw_m_1 \lm32_cpu.raw_w_1 } = 3'000
      Activation pattern for cell $flatten\lm32_cpu.$memrd$\registers$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:1506$884: { \lm32_cpu.branch_reg_d \lm32_cpu.raw_x_0 \lm32_cpu.raw_m_0 \lm32_cpu.raw_w_0 } = 4'1000
      Activation pattern for cell $flatten\lm32_cpu.$memrd$\registers$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:1506$884: { \lm32_cpu.d_result_sel_0_d \lm32_cpu.raw_x_0 \lm32_cpu.raw_m_0 \lm32_cpu.raw_w_0 } = 4'0000
      Size of SAT problem: 0 cells, 635 variables, 1533 clauses
      According to the SAT solver this pair of cells can not be shared.
      Model from SAT solver: { \lm32_cpu.branch_reg_d \lm32_cpu.d_result_sel_0_d \lm32_cpu.raw_x_0 \lm32_cpu.raw_x_1 \lm32_cpu.raw_m_0 \lm32_cpu.raw_m_1 \lm32_cpu.raw_w_0 \lm32_cpu.raw_w_1 } = 8'00000000
  Analyzing resource sharing options for $flatten\lm32_cpu.$memrd$\registers$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:1506$884 ($memrd):
    Found 2 activation_patterns using ctrl signal { \lm32_cpu.branch_reg_d \lm32_cpu.d_result_sel_0_d \lm32_cpu.raw_x_0 \lm32_cpu.raw_m_0 \lm32_cpu.raw_w_0 }.
    No candidates found.

24.19. Executing TECHMAP pass (map to technology primitives).

24.19.1. Executing Verilog-2005 frontend: /home/johan/miniconda3/envs/fpga/bin/../share/yosys/cmp2lut.v
Parsing Verilog input from `/home/johan/miniconda3/envs/fpga/bin/../share/yosys/cmp2lut.v' to AST representation.
Generating RTLIL representation for module `\_90_lut_cmp_'.
Successfully finished Verilog frontend.

24.19.2. Continuing TECHMAP pass.
No more expansions possible.

24.20. Executing OPT_EXPR pass (perform const folding).
Optimizing module cain_test.

24.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \cain_test..
Removed 0 unused cells and 2 unused wires.

24.22. Executing TECHMAP pass (map to technology primitives).

24.22.1. Executing Verilog-2005 frontend: /home/johan/miniconda3/envs/fpga/bin/../share/yosys/mul2dsp.v
Parsing Verilog input from `/home/johan/miniconda3/envs/fpga/bin/../share/yosys/mul2dsp.v' to AST representation.
Generating RTLIL representation for module `\_80_mul'.
Generating RTLIL representation for module `\_90_soft_mul'.
Successfully finished Verilog frontend.

24.22.2. Executing Verilog-2005 frontend: /home/johan/miniconda3/envs/fpga/bin/../share/yosys/ecp5/dsp_map.v
Parsing Verilog input from `/home/johan/miniconda3/envs/fpga/bin/../share/yosys/ecp5/dsp_map.v' to AST representation.
Generating RTLIL representation for module `\$__MUL18X18'.
Successfully finished Verilog frontend.

24.22.3. Continuing TECHMAP pass.
Using template $paramod$a6723094dea62072dba32ab67b56b3cb58dc0d5a\_80_mul for cells of type $mul.
Using template $paramod$20c936a0792f4d1374c5655c28d1183b326ddc16\_80_mul for cells of type $__mul.
Using template $paramod$30173b88fc90cba8390bd6907a9c1ee7b0ad6bec\_80_mul for cells of type $__mul.
Using template $paramod$dea5bd344db76a97cfc2d2ce1e3c016835e6674d\_80_mul for cells of type $__mul.
Using template $paramod$2b87aee4ebaafa612245fc7fd7616dd6042fdae6\_80_mul for cells of type $__mul.
Using template $paramod$dc95e055b97eb04e6897eea9793b8629dd692b8c\_80_mul for cells of type $__mul.
Using template $paramod$6b575be7a871ec606b9b0767ebd93c7f3c2d2c79\_80_mul for cells of type $__mul.
Using template $paramod$8966f1902fe419d84ad9f3abc17827c8390a13bf\$__MUL18X18 for cells of type $__MUL18X18.
Using template $paramod$2d2a570e39348c56898214c319f101b20f7da6fb\$__MUL18X18 for cells of type $__MUL18X18.
No more expansions possible.

24.23. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module cain_test:
  creating $macc model for $techmap$flatten\lm32_cpu.\multiplier.$mul$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_multiplier.v:115$1424.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul.$add$/home/johan/miniconda3/envs/fpga/bin/../share/yosys/mul2dsp.v:230$5660 ($add).
  creating $macc model for $techmap$flatten\lm32_cpu.\multiplier.$mul$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_multiplier.v:115$1424.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA.last.$add$/home/johan/miniconda3/envs/fpga/bin/../share/yosys/mul2dsp.v:230$5657 ($add).
  creating $macc model for $techmap$flatten\lm32_cpu.\multiplier.$mul$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_multiplier.v:115$1424.$add$/home/johan/miniconda3/envs/fpga/bin/../share/yosys/mul2dsp.v:173$5654 ($add).
  creating $macc model for $add$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1458$524 ($add).
  creating $macc model for $add$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1484$537 ($add).
  creating $macc model for $add$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1499$538 ($add).
  creating $macc model for $add$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1530$546 ($add).
  creating $macc model for $add$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1533$547 ($add).
  creating $macc model for $add$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1537$552 ($add).
  creating $macc model for $add$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1552$557 ($add).
  creating $macc model for $add$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1555$558 ($add).
  creating $macc model for $add$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1559$563 ($add).
  creating $macc model for $add$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:710$303 ($add).
  creating $macc model for $add$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:749$306 ($add).
  creating $macc model for $flatten\i2s_topm.\TRANSMITTER_DEC.$add$/home/johan/Descargas/I2S/rd1101/source/verilog/i2s_codec.v:101$1271 ($add).
  creating $macc model for $flatten\i2s_topm.\TRANSMITTER_DEC.$add$/home/johan/Descargas/I2S/rd1101/source/verilog/i2s_codec.v:102$1273 ($add).
  creating $macc model for $flatten\i2s_topm.\TRANSMITTER_DEC.$add$/home/johan/Descargas/I2S/rd1101/source/verilog/i2s_codec.v:126$1281 ($add).
  creating $macc model for $flatten\i2s_topm.\TRANSMITTER_DEC.$add$/home/johan/Descargas/I2S/rd1101/source/verilog/i2s_codec.v:220$1367 ($add).
  creating $macc model for $flatten\i2s_topm.\TRANSMITTER_DEC.$add$/home/johan/Descargas/I2S/rd1101/source/verilog/i2s_codec.v:233$1372 ($add).
  creating $macc model for $flatten\i2s_topm.\TRANSMITTER_DEC.$sub$/home/johan/Descargas/I2S/rd1101/source/verilog/i2s_codec.v:167$1305 ($sub).
  creating $macc model for $flatten\i2s_topm.\TRANSMITTER_DEC.$sub$/home/johan/Descargas/I2S/rd1101/source/verilog/i2s_codec.v:221$1368 ($sub).
  creating $macc model for $flatten\lm32_cpu.$add$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:1573$935 ($add).
  creating $macc model for $flatten\lm32_cpu.$add$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:2549$1180 ($add).
  creating $macc model for $flatten\lm32_cpu.\adder.\addsub.$add$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_addsub.v:89$1713 ($add).
  creating $macc model for $flatten\lm32_cpu.\adder.\addsub.$add$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_addsub.v:89$1714 ($add).
  creating $macc model for $flatten\lm32_cpu.\adder.\addsub.$sub$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_addsub.v:90$1715 ($sub).
  creating $macc model for $flatten\lm32_cpu.\adder.\addsub.$sub$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_addsub.v:90$1717 ($sub).
  creating $macc model for $flatten\lm32_cpu.\instruction_unit.$add$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_instruction_unit.v:565$1678 ($add).
  creating $macc model for $flatten\lm32_cpu.\instruction_unit.$add$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_instruction_unit.v:791$1700 ($add).
  creating $macc model for $flatten\lm32_cpu.\instruction_unit.\icache.$add$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_icache.v:507$1823 ($add).
  creating $macc model for $flatten\lm32_cpu.\instruction_unit.\icache.$sub$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_icache.v:421$1805 ($sub).
  creating $macc model for $flatten\lm32_cpu.\load_store_unit.$add$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_load_store_unit.v:718$1510 ($add).
  creating $macc model for $flatten\lm32_cpu.\load_store_unit.\dcache.$add$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_dcache.v:528$1780 ($add).
  creating $macc model for $flatten\lm32_cpu.\load_store_unit.\dcache.$sub$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_dcache.v:469$1752 ($sub).
  creating $macc model for $flatten\lm32_cpu.\mc_arithmetic.$sub$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_mc_arithmetic.v:156$1402 ($sub).
  creating $macc model for $flatten\lm32_cpu.\mc_arithmetic.$sub$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_mc_arithmetic.v:250$1413 ($sub).
  creating $macc model for $sub$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1451$522 ($sub).
  creating $macc model for $sub$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1541$553 ($sub).
  creating $macc model for $sub$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1563$564 ($sub).
  creating $macc model for $sub$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1570$566 ($sub).
  merging $macc model for $flatten\lm32_cpu.\adder.\addsub.$sub$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_addsub.v:90$1715 into $flatten\lm32_cpu.\adder.\addsub.$sub$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_addsub.v:90$1717.
  merging $macc model for $flatten\lm32_cpu.\adder.\addsub.$add$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_addsub.v:89$1713 into $flatten\lm32_cpu.\adder.\addsub.$add$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_addsub.v:89$1714.
  creating $alu model for $macc $sub$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1541$553.
  creating $alu model for $macc $sub$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1451$522.
  creating $alu model for $macc $flatten\lm32_cpu.\mc_arithmetic.$sub$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_mc_arithmetic.v:250$1413.
  creating $alu model for $macc $flatten\lm32_cpu.\mc_arithmetic.$sub$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_mc_arithmetic.v:156$1402.
  creating $alu model for $macc $flatten\lm32_cpu.\load_store_unit.\dcache.$sub$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_dcache.v:469$1752.
  creating $alu model for $macc $flatten\lm32_cpu.\load_store_unit.\dcache.$add$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_dcache.v:528$1780.
  creating $alu model for $macc $flatten\lm32_cpu.\load_store_unit.$add$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_load_store_unit.v:718$1510.
  creating $alu model for $macc $flatten\lm32_cpu.\instruction_unit.\icache.$sub$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_icache.v:421$1805.
  creating $alu model for $macc $flatten\lm32_cpu.\instruction_unit.\icache.$add$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_icache.v:507$1823.
  creating $alu model for $macc $flatten\lm32_cpu.\instruction_unit.$add$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_instruction_unit.v:791$1700.
  creating $alu model for $macc $flatten\lm32_cpu.\instruction_unit.$add$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_instruction_unit.v:565$1678.
  creating $alu model for $macc $sub$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1563$564.
  creating $alu model for $macc $flatten\lm32_cpu.\adder.\addsub.$add$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_addsub.v:89$1714.
  creating $alu model for $macc $sub$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1570$566.
  creating $alu model for $macc $flatten\lm32_cpu.$add$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:2549$1180.
  creating $alu model for $macc $flatten\lm32_cpu.$add$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:1573$935.
  creating $alu model for $macc $flatten\i2s_topm.\TRANSMITTER_DEC.$sub$/home/johan/Descargas/I2S/rd1101/source/verilog/i2s_codec.v:221$1368.
  creating $alu model for $macc $flatten\i2s_topm.\TRANSMITTER_DEC.$sub$/home/johan/Descargas/I2S/rd1101/source/verilog/i2s_codec.v:167$1305.
  creating $alu model for $macc $flatten\i2s_topm.\TRANSMITTER_DEC.$add$/home/johan/Descargas/I2S/rd1101/source/verilog/i2s_codec.v:233$1372.
  creating $alu model for $macc $flatten\i2s_topm.\TRANSMITTER_DEC.$add$/home/johan/Descargas/I2S/rd1101/source/verilog/i2s_codec.v:220$1367.
  creating $alu model for $macc $flatten\i2s_topm.\TRANSMITTER_DEC.$add$/home/johan/Descargas/I2S/rd1101/source/verilog/i2s_codec.v:126$1281.
  creating $alu model for $macc $flatten\i2s_topm.\TRANSMITTER_DEC.$add$/home/johan/Descargas/I2S/rd1101/source/verilog/i2s_codec.v:102$1273.
  creating $alu model for $macc $flatten\i2s_topm.\TRANSMITTER_DEC.$add$/home/johan/Descargas/I2S/rd1101/source/verilog/i2s_codec.v:101$1271.
  creating $alu model for $macc $add$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:749$306.
  creating $alu model for $macc $add$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:710$303.
  creating $alu model for $macc $add$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1559$563.
  creating $alu model for $macc $add$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1555$558.
  creating $alu model for $macc $add$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1552$557.
  creating $alu model for $macc $add$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1537$552.
  creating $alu model for $macc $add$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1533$547.
  creating $alu model for $macc $add$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1530$546.
  creating $alu model for $macc $add$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1499$538.
  creating $alu model for $macc $add$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1484$537.
  creating $alu model for $macc $add$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1458$524.
  creating $alu model for $macc $techmap$flatten\lm32_cpu.\multiplier.$mul$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_multiplier.v:115$1424.$add$/home/johan/miniconda3/envs/fpga/bin/../share/yosys/mul2dsp.v:173$5654.
  creating $alu model for $macc $techmap$flatten\lm32_cpu.\multiplier.$mul$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_multiplier.v:115$1424.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA.last.$add$/home/johan/miniconda3/envs/fpga/bin/../share/yosys/mul2dsp.v:230$5657.
  creating $alu model for $macc $techmap$flatten\lm32_cpu.\multiplier.$mul$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_multiplier.v:115$1424.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul.$add$/home/johan/miniconda3/envs/fpga/bin/../share/yosys/mul2dsp.v:230$5660.
  creating $macc cell for $flatten\lm32_cpu.\adder.\addsub.$sub$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_addsub.v:90$1717: $auto$alumacc.cc:365:replace_macc$5669
  creating $alu model for $flatten\i2s_topm.\TRANSMITTER_DEC.$gt$/home/johan/Descargas/I2S/rd1101/source/verilog/i2s_codec.v:166$1302 ($gt): new $alu
  creating $alu model for $flatten\i2s_topm.\TRANSMITTER_DEC.$gt$/home/johan/Descargas/I2S/rd1101/source/verilog/i2s_codec.v:224$1371 ($gt): merged with $flatten\i2s_topm.\TRANSMITTER_DEC.$sub$/home/johan/Descargas/I2S/rd1101/source/verilog/i2s_codec.v:221$1368.
  creating $alu model for $flatten\i2s_topm.\TRANSMITTER_DEC.$lt$/home/johan/Descargas/I2S/rd1101/source/verilog/i2s_codec.v:101$1272 ($lt): new $alu
  creating $alu model for $flatten\i2s_topm.\TRANSMITTER_DEC.$lt$/home/johan/Descargas/I2S/rd1101/source/verilog/i2s_codec.v:125$1280 ($lt): new $alu
  creating $alu model for $flatten\i2s_topm.\TRANSMITTER_DEC.$lt$/home/johan/Descargas/I2S/rd1101/source/verilog/i2s_codec.v:166$1303 ($lt): new $alu
  creating $alu model for $flatten\i2s_topm.\TRANSMITTER_DEC.$lt$/home/johan/Descargas/I2S/rd1101/source/verilog/i2s_codec.v:219$1364 ($lt): merged with $flatten\i2s_topm.\TRANSMITTER_DEC.$sub$/home/johan/Descargas/I2S/rd1101/source/verilog/i2s_codec.v:221$1368.
  creating $alu model for $flatten\lm32_cpu.\load_store_unit.$ge$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_load_store_unit.v:480$1485 ($ge): new $alu
  creating $alu model for $flatten\lm32_cpu.\load_store_unit.$le$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_load_store_unit.v:481$1486 ($le): new $alu
  creating $alu cell for $flatten\lm32_cpu.\load_store_unit.$le$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_load_store_unit.v:481$1486: $auto$alumacc.cc:485:replace_alu$5676
  creating $alu cell for $flatten\lm32_cpu.\load_store_unit.$ge$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_load_store_unit.v:480$1485: $auto$alumacc.cc:485:replace_alu$5689
  creating $alu cell for $flatten\i2s_topm.\TRANSMITTER_DEC.$lt$/home/johan/Descargas/I2S/rd1101/source/verilog/i2s_codec.v:166$1303: $auto$alumacc.cc:485:replace_alu$5698
  creating $alu cell for $flatten\i2s_topm.\TRANSMITTER_DEC.$lt$/home/johan/Descargas/I2S/rd1101/source/verilog/i2s_codec.v:125$1280: $auto$alumacc.cc:485:replace_alu$5709
  creating $alu cell for $flatten\i2s_topm.\TRANSMITTER_DEC.$lt$/home/johan/Descargas/I2S/rd1101/source/verilog/i2s_codec.v:101$1272: $auto$alumacc.cc:485:replace_alu$5714
  creating $alu cell for $flatten\i2s_topm.\TRANSMITTER_DEC.$gt$/home/johan/Descargas/I2S/rd1101/source/verilog/i2s_codec.v:166$1302: $auto$alumacc.cc:485:replace_alu$5719
  creating $alu cell for $techmap$flatten\lm32_cpu.\multiplier.$mul$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_multiplier.v:115$1424.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul.$add$/home/johan/miniconda3/envs/fpga/bin/../share/yosys/mul2dsp.v:230$5660: $auto$alumacc.cc:485:replace_alu$5724
  creating $alu cell for $techmap$flatten\lm32_cpu.\multiplier.$mul$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_multiplier.v:115$1424.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA.last.$add$/home/johan/miniconda3/envs/fpga/bin/../share/yosys/mul2dsp.v:230$5657: $auto$alumacc.cc:485:replace_alu$5727
  creating $alu cell for $techmap$flatten\lm32_cpu.\multiplier.$mul$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_multiplier.v:115$1424.$add$/home/johan/miniconda3/envs/fpga/bin/../share/yosys/mul2dsp.v:173$5654: $auto$alumacc.cc:485:replace_alu$5730
  creating $alu cell for $add$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1458$524: $auto$alumacc.cc:485:replace_alu$5733
  creating $alu cell for $add$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1484$537: $auto$alumacc.cc:485:replace_alu$5736
  creating $alu cell for $add$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1499$538: $auto$alumacc.cc:485:replace_alu$5739
  creating $alu cell for $add$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1530$546: $auto$alumacc.cc:485:replace_alu$5742
  creating $alu cell for $add$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1533$547: $auto$alumacc.cc:485:replace_alu$5745
  creating $alu cell for $add$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1537$552: $auto$alumacc.cc:485:replace_alu$5748
  creating $alu cell for $add$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1552$557: $auto$alumacc.cc:485:replace_alu$5751
  creating $alu cell for $add$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1555$558: $auto$alumacc.cc:485:replace_alu$5754
  creating $alu cell for $add$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1559$563: $auto$alumacc.cc:485:replace_alu$5757
  creating $alu cell for $add$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:710$303: $auto$alumacc.cc:485:replace_alu$5760
  creating $alu cell for $add$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:749$306: $auto$alumacc.cc:485:replace_alu$5763
  creating $alu cell for $flatten\i2s_topm.\TRANSMITTER_DEC.$add$/home/johan/Descargas/I2S/rd1101/source/verilog/i2s_codec.v:101$1271: $auto$alumacc.cc:485:replace_alu$5766
  creating $alu cell for $flatten\i2s_topm.\TRANSMITTER_DEC.$add$/home/johan/Descargas/I2S/rd1101/source/verilog/i2s_codec.v:102$1273: $auto$alumacc.cc:485:replace_alu$5769
  creating $alu cell for $flatten\i2s_topm.\TRANSMITTER_DEC.$add$/home/johan/Descargas/I2S/rd1101/source/verilog/i2s_codec.v:126$1281: $auto$alumacc.cc:485:replace_alu$5772
  creating $alu cell for $flatten\i2s_topm.\TRANSMITTER_DEC.$add$/home/johan/Descargas/I2S/rd1101/source/verilog/i2s_codec.v:220$1367: $auto$alumacc.cc:485:replace_alu$5775
  creating $alu cell for $flatten\i2s_topm.\TRANSMITTER_DEC.$add$/home/johan/Descargas/I2S/rd1101/source/verilog/i2s_codec.v:233$1372: $auto$alumacc.cc:485:replace_alu$5778
  creating $alu cell for $flatten\i2s_topm.\TRANSMITTER_DEC.$sub$/home/johan/Descargas/I2S/rd1101/source/verilog/i2s_codec.v:167$1305: $auto$alumacc.cc:485:replace_alu$5781
  creating $alu cell for $flatten\i2s_topm.\TRANSMITTER_DEC.$sub$/home/johan/Descargas/I2S/rd1101/source/verilog/i2s_codec.v:221$1368, $flatten\i2s_topm.\TRANSMITTER_DEC.$gt$/home/johan/Descargas/I2S/rd1101/source/verilog/i2s_codec.v:224$1371, $flatten\i2s_topm.\TRANSMITTER_DEC.$lt$/home/johan/Descargas/I2S/rd1101/source/verilog/i2s_codec.v:219$1364: $auto$alumacc.cc:485:replace_alu$5784
  creating $alu cell for $flatten\lm32_cpu.$add$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:1573$935: $auto$alumacc.cc:485:replace_alu$5795
  creating $alu cell for $flatten\lm32_cpu.$add$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:2549$1180: $auto$alumacc.cc:485:replace_alu$5798
  creating $alu cell for $sub$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1570$566: $auto$alumacc.cc:485:replace_alu$5801
  creating $alu cell for $flatten\lm32_cpu.\adder.\addsub.$add$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_addsub.v:89$1714: $auto$alumacc.cc:485:replace_alu$5804
  creating $alu cell for $sub$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1563$564: $auto$alumacc.cc:485:replace_alu$5807
  creating $alu cell for $flatten\lm32_cpu.\instruction_unit.$add$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_instruction_unit.v:565$1678: $auto$alumacc.cc:485:replace_alu$5810
  creating $alu cell for $flatten\lm32_cpu.\instruction_unit.$add$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_instruction_unit.v:791$1700: $auto$alumacc.cc:485:replace_alu$5813
  creating $alu cell for $flatten\lm32_cpu.\instruction_unit.\icache.$add$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_icache.v:507$1823: $auto$alumacc.cc:485:replace_alu$5816
  creating $alu cell for $flatten\lm32_cpu.\instruction_unit.\icache.$sub$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_icache.v:421$1805: $auto$alumacc.cc:485:replace_alu$5819
  creating $alu cell for $flatten\lm32_cpu.\load_store_unit.$add$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_load_store_unit.v:718$1510: $auto$alumacc.cc:485:replace_alu$5822
  creating $alu cell for $flatten\lm32_cpu.\load_store_unit.\dcache.$add$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_dcache.v:528$1780: $auto$alumacc.cc:485:replace_alu$5825
  creating $alu cell for $flatten\lm32_cpu.\load_store_unit.\dcache.$sub$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_dcache.v:469$1752: $auto$alumacc.cc:485:replace_alu$5828
  creating $alu cell for $flatten\lm32_cpu.\mc_arithmetic.$sub$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_mc_arithmetic.v:156$1402: $auto$alumacc.cc:485:replace_alu$5831
  creating $alu cell for $flatten\lm32_cpu.\mc_arithmetic.$sub$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_mc_arithmetic.v:250$1413: $auto$alumacc.cc:485:replace_alu$5834
  creating $alu cell for $sub$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1451$522: $auto$alumacc.cc:485:replace_alu$5837
  creating $alu cell for $sub$/home/johan/Descargas/I2S/rd1101/source/build/gateware/cain_test.v:1541$553: $auto$alumacc.cc:485:replace_alu$5840
  created 43 $alu and 1 $macc cells.

24.24. Executing OPT pass (performing simple optimizations).

24.24.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module cain_test.

24.24.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\cain_test'.
Removed a total of 11 cells.

24.24.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \cain_test..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.

24.24.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \cain_test.
    New ctrl vector for $pmux cell $flatten\lm32_cpu.\instruction_unit.\icache.$procmux$1943: { $flatten\lm32_cpu.\instruction_unit.\icache.$procmux$1904_CMP $auto$opt_reduce.cc:134:opt_mux$5844 }
    New ctrl vector for $pmux cell $flatten\lm32_cpu.\load_store_unit.\dcache.$procmux$2026: { $flatten\lm32_cpu.\load_store_unit.\dcache.$procmux$1969_CMP $auto$opt_reduce.cc:134:opt_mux$5846 }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_mux$5843: { $flatten\lm32_cpu.\instruction_unit.\icache.$procmux$1898_CMP $flatten\lm32_cpu.\instruction_unit.\icache.$procmux$1911_CMP $flatten\lm32_cpu.\instruction_unit.\icache.$procmux$1912_CMP }
  Optimizing cells in module \cain_test.
Performed a total of 3 changes.

24.24.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\cain_test'.
Removed a total of 1 cells.

24.24.6. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on $auto$opt_dff.cc:744:run$5378 ($sdffe) from module cain_test.

24.24.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \cain_test..
Removed 5 unused cells and 76 unused wires.

24.24.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module cain_test.

24.24.9. Rerunning OPT passes. (Maybe there is more to do..)

24.24.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \cain_test..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.

24.24.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \cain_test.
Performed a total of 0 changes.

24.24.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\cain_test'.
Removed a total of 0 cells.

24.24.13. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on $auto$opt_dff.cc:744:run$5415 ($sdffe) from module cain_test.

24.24.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \cain_test..

24.24.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module cain_test.

24.24.16. Rerunning OPT passes. (Maybe there is more to do..)

24.24.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \cain_test..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.

24.24.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \cain_test.
Performed a total of 0 changes.

24.24.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\cain_test'.
Removed a total of 0 cells.

24.24.20. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on $auto$opt_dff.cc:744:run$5471 ($sdffe) from module cain_test.

24.24.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \cain_test..
Removed 0 unused cells and 1 unused wires.

24.24.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module cain_test.

24.24.23. Rerunning OPT passes. (Maybe there is more to do..)

24.24.24. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \cain_test..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.

24.24.25. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \cain_test.
Performed a total of 0 changes.

24.24.26. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\cain_test'.
Removed a total of 0 cells.

24.24.27. Executing OPT_DFF pass (perform DFF optimizations).

24.24.28. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \cain_test..
Removed 0 unused cells and 2 unused wires.

24.24.29. Executing OPT_EXPR pass (perform const folding).
Optimizing module cain_test.

24.24.30. Rerunning OPT passes. (Maybe there is more to do..)

24.24.31. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \cain_test..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.

24.24.32. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \cain_test.
Performed a total of 0 changes.

24.24.33. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\cain_test'.
Removed a total of 0 cells.

24.24.34. Executing OPT_DFF pass (perform DFF optimizations).

24.24.35. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \cain_test..

24.24.36. Executing OPT_EXPR pass (perform const folding).
Optimizing module cain_test.

24.24.37. Finished OPT passes. (There is nothing left to do.)

24.25. Executing MEMORY pass.

24.25.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

24.25.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 12 transformations.

24.25.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).
  Analyzing cain_test.lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.mem write port 0.
  Analyzing cain_test.lm32_cpu.instruction_unit.icache.memories[0].way_0_tag_ram.mem write port 0.
  Analyzing cain_test.lm32_cpu.load_store_unit.dcache.memories[0].data_memories.way_0_data_ram.mem write port 0.
  Analyzing cain_test.lm32_cpu.load_store_unit.dcache.memories[0].way_0_tag_ram.mem write port 0.
  Analyzing cain_test.lm32_cpu.registers write port 0.
  Analyzing cain_test.main_ram write port 0.
  Analyzing cain_test.main_ram write port 1.
  Analyzing cain_test.main_ram write port 2.
  Analyzing cain_test.main_ram write port 3.
  Analyzing cain_test.sram write port 0.
  Analyzing cain_test.sram write port 1.
  Analyzing cain_test.sram write port 2.
  Analyzing cain_test.sram write port 3.
  Analyzing cain_test.storage_1 write port 0.
  Analyzing cain_test.storage_2 write port 0.

24.25.4. Executing MEMORY_DFF pass (merging $dff cells to $memrd).
Checking read port `\i2s_topm.TRANSMITTER_MEM.memory'[0] in module `\cain_test': merging output FF to cell.
Checking read port `\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.mem'[0] in module `\cain_test': FF found, but with a mux select that doesn't seem to correspond to transparency logic.
Checking read port `\lm32_cpu.instruction_unit.icache.memories[0].way_0_tag_ram.mem'[0] in module `\cain_test': no output FF found.
Checking read port `\lm32_cpu.load_store_unit.dcache.memories[0].data_memories.way_0_data_ram.mem'[0] in module `\cain_test': no output FF found.
Checking read port `\lm32_cpu.load_store_unit.dcache.memories[0].way_0_tag_ram.mem'[0] in module `\cain_test': no output FF found.
Checking read port `\lm32_cpu.registers'[0] in module `\cain_test': no output FF found.
Checking read port `\lm32_cpu.registers'[1] in module `\cain_test': no output FF found.
Checking read port `\main_ram'[0] in module `\cain_test': no output FF found.
Checking read port `\mem'[0] in module `\cain_test': no output FF found.
Checking read port `\rom'[0] in module `\cain_test': merging output FF to cell.
Checking read port `\sram'[0] in module `\cain_test': no output FF found.
Checking read port `\storage_1'[0] in module `\cain_test': merging output FF to cell.
    Write port 0: non-transparent.
Checking read port `\storage_2'[0] in module `\cain_test': merging output FF to cell.
    Write port 0: non-transparent.
Checking read port address `\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.mem'[0] in module `\cain_test': merged address FF to cell.
Checking read port address `\lm32_cpu.instruction_unit.icache.memories[0].way_0_tag_ram.mem'[0] in module `\cain_test': merged address FF to cell.
Checking read port address `\lm32_cpu.load_store_unit.dcache.memories[0].data_memories.way_0_data_ram.mem'[0] in module `\cain_test': merged address FF to cell.
Checking read port address `\lm32_cpu.load_store_unit.dcache.memories[0].way_0_tag_ram.mem'[0] in module `\cain_test': merged address FF to cell.
Checking read port address `\lm32_cpu.registers'[0] in module `\cain_test': merged address FF to cell.
Checking read port address `\lm32_cpu.registers'[1] in module `\cain_test': merged address FF to cell.
Checking read port address `\main_ram'[0] in module `\cain_test': merged address FF to cell.
Checking read port address `\mem'[0] in module `\cain_test': merged address FF to cell.
Checking read port address `\sram'[0] in module `\cain_test': merged address FF to cell.

24.25.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \cain_test..
Removed 7 unused cells and 69 unused wires.

24.25.6. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).
Consolidating read ports of memory cain_test.lm32_cpu.registers by address:
Consolidating write ports of memory cain_test.main_ram by address:
  Merging ports 0, 1 (address \array_muxed0 [11:0]).
  Merging ports 0, 2 (address \array_muxed0 [11:0]).
  Merging ports 0, 3 (address \array_muxed0 [11:0]).
Consolidating write ports of memory cain_test.sram by address:
  Merging ports 0, 1 (address \array_muxed0 [10:0]).
  Merging ports 0, 2 (address \array_muxed0 [10:0]).
  Merging ports 0, 3 (address \array_muxed0 [10:0]).

24.25.7. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

24.25.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \cain_test..

24.25.9. Executing MEMORY_COLLECT pass (generating $mem cells).

24.26. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \cain_test..

24.27. Executing MEMORY_BRAM pass (mapping $mem cells to block memories).
Processing cain_test.i2s_topm.TRANSMITTER_MEM.memory:
  Properties: ports=1 bits=262144 rports=1 wports=0 dbits=16 abits=14 words=16384
  Checking rule #1 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=20 bwaste=10240 waste=10240 efficiency=44
    Rule #1 for bram type $__ECP5_PDPW16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_PDPW16KD (variant 1):
      Read port #0 is in clock domain \clk25.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=10240 efficiency=44
      Storing for later selection.
  Checking rule #2 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=20 bwaste=10240 waste=10240 efficiency=44
    Rule #2 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'min wports 1' not met.
  Checking rule #3 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=20 bwaste=10240 waste=10240 efficiency=44
    Rule for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'attribute syn_romstyle="ebr" ...' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=2 bwaste=2048 waste=2048 efficiency=88
    Rule #4 for bram type $__ECP5_DP16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 1):
      Read port #0 is in clock domain \clk25.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=2048 efficiency=88
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=2 bwaste=4096 waste=4096 efficiency=88
    Rule #4 for bram type $__ECP5_DP16KD (variant 2) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 2):
      Read port #0 is in clock domain \clk25.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=4096 efficiency=88
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #4 for bram type $__ECP5_DP16KD (variant 3) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 3):
      Read port #0 is in clock domain \clk25.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=0 efficiency=100
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #4 for bram type $__ECP5_DP16KD (variant 4) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 4):
      Read port #0 is in clock domain \clk25.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=0 efficiency=100
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #4 for bram type $__ECP5_DP16KD (variant 5) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 5):
      Read port #0 is in clock domain \clk25.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=0 efficiency=100
      Storing for later selection.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=2 bwaste=2048 waste=2048 efficiency=88
    Rule #5 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'min wports 1' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=2 bwaste=4096 waste=4096 efficiency=88
    Rule #5 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'min wports 1' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #5 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'min wports 1' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #5 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'min wports 1' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #5 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'min wports 1' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=2 bwaste=2048 waste=2048 efficiency=88
    Rule for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'attribute syn_romstyle="ebr" ...' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=2 bwaste=4096 waste=4096 efficiency=88
    Rule for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'attribute syn_romstyle="ebr" ...' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'attribute syn_romstyle="ebr" ...' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'attribute syn_romstyle="ebr" ...' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'attribute syn_romstyle="ebr" ...' not met.
  Selecting best of 6 rules:
    Efficiency for rule 4.5: efficiency=100, cells=16, acells=1
    Efficiency for rule 4.4: efficiency=100, cells=16, acells=2
    Efficiency for rule 4.3: efficiency=100, cells=16, acells=4
    Efficiency for rule 4.2: efficiency=88, cells=16, acells=8
    Efficiency for rule 4.1: efficiency=88, cells=16, acells=16
    Efficiency for rule 1.1: efficiency=44, cells=32, acells=32
    Selected rule 4.5 with efficiency 100.
    Mapping to bram type $__ECP5_DP16KD (variant 5):
      Read port #0 is in clock domain \clk25.
        Mapped to bram port B1.1.
      Creating $__ECP5_DP16KD cell at grid position <0 0 0>: i2s_topm.TRANSMITTER_MEM.memory.0.0.0
      Creating $__ECP5_DP16KD cell at grid position <1 0 0>: i2s_topm.TRANSMITTER_MEM.memory.1.0.0
      Creating $__ECP5_DP16KD cell at grid position <2 0 0>: i2s_topm.TRANSMITTER_MEM.memory.2.0.0
      Creating $__ECP5_DP16KD cell at grid position <3 0 0>: i2s_topm.TRANSMITTER_MEM.memory.3.0.0
      Creating $__ECP5_DP16KD cell at grid position <4 0 0>: i2s_topm.TRANSMITTER_MEM.memory.4.0.0
      Creating $__ECP5_DP16KD cell at grid position <5 0 0>: i2s_topm.TRANSMITTER_MEM.memory.5.0.0
      Creating $__ECP5_DP16KD cell at grid position <6 0 0>: i2s_topm.TRANSMITTER_MEM.memory.6.0.0
      Creating $__ECP5_DP16KD cell at grid position <7 0 0>: i2s_topm.TRANSMITTER_MEM.memory.7.0.0
      Creating $__ECP5_DP16KD cell at grid position <8 0 0>: i2s_topm.TRANSMITTER_MEM.memory.8.0.0
      Creating $__ECP5_DP16KD cell at grid position <9 0 0>: i2s_topm.TRANSMITTER_MEM.memory.9.0.0
      Creating $__ECP5_DP16KD cell at grid position <10 0 0>: i2s_topm.TRANSMITTER_MEM.memory.10.0.0
      Creating $__ECP5_DP16KD cell at grid position <11 0 0>: i2s_topm.TRANSMITTER_MEM.memory.11.0.0
      Creating $__ECP5_DP16KD cell at grid position <12 0 0>: i2s_topm.TRANSMITTER_MEM.memory.12.0.0
      Creating $__ECP5_DP16KD cell at grid position <13 0 0>: i2s_topm.TRANSMITTER_MEM.memory.13.0.0
      Creating $__ECP5_DP16KD cell at grid position <14 0 0>: i2s_topm.TRANSMITTER_MEM.memory.14.0.0
      Creating $__ECP5_DP16KD cell at grid position <15 0 0>: i2s_topm.TRANSMITTER_MEM.memory.15.0.0
Processing cain_test.lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.mem:
  Properties: ports=2 bits=32768 rports=1 wports=1 dbits=32 abits=10 words=1024
  Checking rule #1 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=4 bwaste=2048 waste=2048 efficiency=88
    Rule #1 for bram type $__ECP5_PDPW16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_PDPW16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 -1 -1 -1 -1
      Write port #0 is in clock domain \clk25.
        Mapped to bram port A1.
      Read port #0 is in clock domain \clk25.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=2048 efficiency=88
      Storing for later selection.
  Checking rule #2 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=4 bwaste=2048 waste=2048 efficiency=88
    Rule for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #3 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=4 bwaste=2048 waste=2048 efficiency=88
    Rule #3 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=4 bwaste=4096 waste=4096 efficiency=88
    Rule #4 for bram type $__ECP5_DP16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 -1 -1 -1 -1
      Write port #0 is in clock domain \clk25.
        Mapped to bram port A1.
      Read port #0 is in clock domain \clk25.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=4096 efficiency=88
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1024 dwaste=4 bwaste=13312 waste=13312 efficiency=44
    Rule #4 for bram type $__ECP5_DP16KD (variant 2) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 2):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 -1 -1 -1 -1
      Write port #0 is in clock domain \clk25.
        Mapped to bram port A1.
      Read port #0 is in clock domain \clk25.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=13312 efficiency=44
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3072 dwaste=0 bwaste=12288 waste=12288 efficiency=25
    Rule #4 for bram type $__ECP5_DP16KD (variant 3) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 3):
      Shuffle bit order to accommodate enable buckets of size 4..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31
      Write port #0 is in clock domain \clk25.
        Mapped to bram port A1.
      Read port #0 is in clock domain \clk25.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=12288 efficiency=25
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=7168 dwaste=0 bwaste=14336 waste=14336 efficiency=12
    Rule #4 for bram type $__ECP5_DP16KD (variant 4) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 4):
      Shuffle bit order to accommodate enable buckets of size 2..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31
      Write port #0 is in clock domain \clk25.
        Mapped to bram port A1.
      Read port #0 is in clock domain \clk25.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=14336 efficiency=12
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=15360 dwaste=0 bwaste=15360 waste=15360 efficiency=6
    Rule #4 for bram type $__ECP5_DP16KD (variant 5) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 5):
      Write port #0 is in clock domain \clk25.
        Mapped to bram port A1.
      Read port #0 is in clock domain \clk25.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=15360 efficiency=6
      Storing for later selection.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=4 bwaste=4096 waste=4096 efficiency=88
    Rule for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1024 dwaste=4 bwaste=13312 waste=13312 efficiency=44
    Rule for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3072 dwaste=0 bwaste=12288 waste=12288 efficiency=25
    Rule for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=7168 dwaste=0 bwaste=14336 waste=14336 efficiency=12
    Rule for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=15360 dwaste=0 bwaste=15360 waste=15360 efficiency=6
    Rule for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=4 bwaste=4096 waste=4096 efficiency=88
    Rule #6 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1024 dwaste=4 bwaste=13312 waste=13312 efficiency=44
    Rule #6 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3072 dwaste=0 bwaste=12288 waste=12288 efficiency=25
    Rule #6 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=7168 dwaste=0 bwaste=14336 waste=14336 efficiency=12
    Rule #6 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=15360 dwaste=0 bwaste=15360 waste=15360 efficiency=6
    Rule #6 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'max wports 0' not met.
  Selecting best of 6 rules:
    Efficiency for rule 4.5: efficiency=6, cells=32, acells=1
    Efficiency for rule 4.4: efficiency=12, cells=16, acells=1
    Efficiency for rule 4.3: efficiency=25, cells=8, acells=1
    Efficiency for rule 4.2: efficiency=44, cells=4, acells=1
    Efficiency for rule 4.1: efficiency=88, cells=2, acells=1
    Efficiency for rule 1.1: efficiency=88, cells=2, acells=2
    Selected rule 4.1 with efficiency 88.
    Mapping to bram type $__ECP5_DP16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 -1 -1 -1 -1
      Write port #0 is in clock domain \clk25.
        Mapped to bram port A1.
      Read port #0 is in clock domain \clk25.
        Mapped to bram port B1.1.
      Creating $__ECP5_DP16KD cell at grid position <0 0 0>: lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.mem.0.0.0
      Creating $__ECP5_DP16KD cell at grid position <1 0 0>: lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.mem.1.0.0
Processing cain_test.lm32_cpu.instruction_unit.icache.memories[0].way_0_tag_ram.mem:
  Properties: ports=2 bits=5376 rports=1 wports=1 dbits=21 abits=8 words=256
  Checking rule #1 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=256 dwaste=15 bwaste=13056 waste=13056 efficiency=29
    Rule #1 for bram type $__ECP5_PDPW16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_PDPW16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 -1 -1 -1 -1 -1 -1
      Write port #0 is in clock domain \clk25.
        Mapped to bram port A1.
      Read port #0 is in clock domain \clk25.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=13056 efficiency=29
      Storing for later selection.
  Checking rule #2 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=256 dwaste=15 bwaste=13056 waste=13056 efficiency=29
    Rule for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #3 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=256 dwaste=15 bwaste=13056 waste=13056 efficiency=29
    Rule #3 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=768 dwaste=15 bwaste=17664 waste=17664 efficiency=14
    Rule #4 for bram type $__ECP5_DP16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 -1 -1 -1 -1 -1 -1
      Write port #0 is in clock domain \clk25.
        Mapped to bram port A1.
      Read port #0 is in clock domain \clk25.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=17664 efficiency=14
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1792 dwaste=6 bwaste=17664 waste=17664 efficiency=9
    Rule #4 for bram type $__ECP5_DP16KD (variant 2) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 2):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 -1 -1 -1 -1 -1 -1
      Write port #0 is in clock domain \clk25.
        Mapped to bram port A1.
      Read port #0 is in clock domain \clk25.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=17664 efficiency=9
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3840 dwaste=3 bwaste=16128 waste=16128 efficiency=5
    Rule #4 for bram type $__ECP5_DP16KD (variant 3) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 3):
      Shuffle bit order to accommodate enable buckets of size 4..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 -1 -1 -1
      Write port #0 is in clock domain \clk25.
        Mapped to bram port A1.
      Read port #0 is in clock domain \clk25.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=16128 efficiency=5
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=7936 dwaste=1 bwaste=16128 waste=16128 efficiency=2
    Rule #4 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16128 dwaste=0 bwaste=16128 waste=16128 efficiency=1
    Rule #4 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'min efficiency 5' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=768 dwaste=15 bwaste=17664 waste=17664 efficiency=14
    Rule for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1792 dwaste=6 bwaste=17664 waste=17664 efficiency=9
    Rule for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3840 dwaste=3 bwaste=16128 waste=16128 efficiency=5
    Rule for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=7936 dwaste=1 bwaste=16128 waste=16128 efficiency=2
    Rule for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16128 dwaste=0 bwaste=16128 waste=16128 efficiency=1
    Rule for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=768 dwaste=15 bwaste=17664 waste=17664 efficiency=14
    Rule #6 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1792 dwaste=6 bwaste=17664 waste=17664 efficiency=9
    Rule #6 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3840 dwaste=3 bwaste=16128 waste=16128 efficiency=5
    Rule #6 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=7936 dwaste=1 bwaste=16128 waste=16128 efficiency=2
    Rule #6 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16128 dwaste=0 bwaste=16128 waste=16128 efficiency=1
    Rule #6 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'max wports 0' not met.
  Selecting best of 4 rules:
    Efficiency for rule 4.3: efficiency=5, cells=6, acells=1
    Efficiency for rule 4.2: efficiency=9, cells=3, acells=1
    Efficiency for rule 4.1: efficiency=14, cells=2, acells=1
    Efficiency for rule 1.1: efficiency=29, cells=1, acells=1
    Selected rule 1.1 with efficiency 29.
    Mapping to bram type $__ECP5_PDPW16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 -1 -1 -1 -1 -1 -1
      Write port #0 is in clock domain \clk25.
        Mapped to bram port A1.
      Read port #0 is in clock domain \clk25.
        Mapped to bram port B1.1.
      Creating $__ECP5_PDPW16KD cell at grid position <0 0 0>: lm32_cpu.instruction_unit.icache.memories[0].way_0_tag_ram.mem.0.0.0
Processing cain_test.lm32_cpu.load_store_unit.dcache.memories[0].data_memories.way_0_data_ram.mem:
  Properties: ports=2 bits=32768 rports=1 wports=1 dbits=32 abits=10 words=1024
  Checking rule #1 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=4 bwaste=2048 waste=2048 efficiency=88
    Rule #1 for bram type $__ECP5_PDPW16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_PDPW16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 -1 -1 -1 -1
      Write port #0 is in clock domain \clk25.
        Mapped to bram port A1.
      Read port #0 is in clock domain \clk25.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=2048 efficiency=88
      Storing for later selection.
  Checking rule #2 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=4 bwaste=2048 waste=2048 efficiency=88
    Rule for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #3 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=4 bwaste=2048 waste=2048 efficiency=88
    Rule #3 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=4 bwaste=4096 waste=4096 efficiency=88
    Rule #4 for bram type $__ECP5_DP16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 -1 -1 -1 -1
      Write port #0 is in clock domain \clk25.
        Mapped to bram port A1.
      Read port #0 is in clock domain \clk25.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=4096 efficiency=88
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1024 dwaste=4 bwaste=13312 waste=13312 efficiency=44
    Rule #4 for bram type $__ECP5_DP16KD (variant 2) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 2):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 -1 -1 -1 -1
      Write port #0 is in clock domain \clk25.
        Mapped to bram port A1.
      Read port #0 is in clock domain \clk25.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=13312 efficiency=44
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3072 dwaste=0 bwaste=12288 waste=12288 efficiency=25
    Rule #4 for bram type $__ECP5_DP16KD (variant 3) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 3):
      Shuffle bit order to accommodate enable buckets of size 4..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31
      Write port #0 is in clock domain \clk25.
        Mapped to bram port A1.
      Read port #0 is in clock domain \clk25.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=12288 efficiency=25
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=7168 dwaste=0 bwaste=14336 waste=14336 efficiency=12
    Rule #4 for bram type $__ECP5_DP16KD (variant 4) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 4):
      Shuffle bit order to accommodate enable buckets of size 2..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31
      Write port #0 is in clock domain \clk25.
        Mapped to bram port A1.
      Read port #0 is in clock domain \clk25.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=14336 efficiency=12
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=15360 dwaste=0 bwaste=15360 waste=15360 efficiency=6
    Rule #4 for bram type $__ECP5_DP16KD (variant 5) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 5):
      Write port #0 is in clock domain \clk25.
        Mapped to bram port A1.
      Read port #0 is in clock domain \clk25.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=15360 efficiency=6
      Storing for later selection.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=4 bwaste=4096 waste=4096 efficiency=88
    Rule for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1024 dwaste=4 bwaste=13312 waste=13312 efficiency=44
    Rule for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3072 dwaste=0 bwaste=12288 waste=12288 efficiency=25
    Rule for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=7168 dwaste=0 bwaste=14336 waste=14336 efficiency=12
    Rule for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=15360 dwaste=0 bwaste=15360 waste=15360 efficiency=6
    Rule for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=4 bwaste=4096 waste=4096 efficiency=88
    Rule #6 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1024 dwaste=4 bwaste=13312 waste=13312 efficiency=44
    Rule #6 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3072 dwaste=0 bwaste=12288 waste=12288 efficiency=25
    Rule #6 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=7168 dwaste=0 bwaste=14336 waste=14336 efficiency=12
    Rule #6 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=15360 dwaste=0 bwaste=15360 waste=15360 efficiency=6
    Rule #6 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'max wports 0' not met.
  Selecting best of 6 rules:
    Efficiency for rule 4.5: efficiency=6, cells=32, acells=1
    Efficiency for rule 4.4: efficiency=12, cells=16, acells=1
    Efficiency for rule 4.3: efficiency=25, cells=8, acells=1
    Efficiency for rule 4.2: efficiency=44, cells=4, acells=1
    Efficiency for rule 4.1: efficiency=88, cells=2, acells=1
    Efficiency for rule 1.1: efficiency=88, cells=2, acells=2
    Selected rule 4.1 with efficiency 88.
    Mapping to bram type $__ECP5_DP16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 -1 -1 -1 -1
      Write port #0 is in clock domain \clk25.
        Mapped to bram port A1.
      Read port #0 is in clock domain \clk25.
        Mapped to bram port B1.1.
      Creating $__ECP5_DP16KD cell at grid position <0 0 0>: lm32_cpu.load_store_unit.dcache.memories[0].data_memories.way_0_data_ram.mem.0.0.0
      Creating $__ECP5_DP16KD cell at grid position <1 0 0>: lm32_cpu.load_store_unit.dcache.memories[0].data_memories.way_0_data_ram.mem.1.0.0
Processing cain_test.lm32_cpu.load_store_unit.dcache.memories[0].way_0_tag_ram.mem:
  Properties: ports=2 bits=5376 rports=1 wports=1 dbits=21 abits=8 words=256
  Checking rule #1 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=256 dwaste=15 bwaste=13056 waste=13056 efficiency=29
    Rule #1 for bram type $__ECP5_PDPW16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_PDPW16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 -1 -1 -1 -1 -1 -1
      Write port #0 is in clock domain \clk25.
        Mapped to bram port A1.
      Read port #0 is in clock domain \clk25.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=13056 efficiency=29
      Storing for later selection.
  Checking rule #2 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=256 dwaste=15 bwaste=13056 waste=13056 efficiency=29
    Rule for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #3 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=256 dwaste=15 bwaste=13056 waste=13056 efficiency=29
    Rule #3 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=768 dwaste=15 bwaste=17664 waste=17664 efficiency=14
    Rule #4 for bram type $__ECP5_DP16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 -1 -1 -1 -1 -1 -1
      Write port #0 is in clock domain \clk25.
        Mapped to bram port A1.
      Read port #0 is in clock domain \clk25.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=17664 efficiency=14
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1792 dwaste=6 bwaste=17664 waste=17664 efficiency=9
    Rule #4 for bram type $__ECP5_DP16KD (variant 2) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 2):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 -1 -1 -1 -1 -1 -1
      Write port #0 is in clock domain \clk25.
        Mapped to bram port A1.
      Read port #0 is in clock domain \clk25.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=17664 efficiency=9
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3840 dwaste=3 bwaste=16128 waste=16128 efficiency=5
    Rule #4 for bram type $__ECP5_DP16KD (variant 3) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 3):
      Shuffle bit order to accommodate enable buckets of size 4..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 -1 -1 -1
      Write port #0 is in clock domain \clk25.
        Mapped to bram port A1.
      Read port #0 is in clock domain \clk25.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=16128 efficiency=5
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=7936 dwaste=1 bwaste=16128 waste=16128 efficiency=2
    Rule #4 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16128 dwaste=0 bwaste=16128 waste=16128 efficiency=1
    Rule #4 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'min efficiency 5' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=768 dwaste=15 bwaste=17664 waste=17664 efficiency=14
    Rule for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1792 dwaste=6 bwaste=17664 waste=17664 efficiency=9
    Rule for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3840 dwaste=3 bwaste=16128 waste=16128 efficiency=5
    Rule for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=7936 dwaste=1 bwaste=16128 waste=16128 efficiency=2
    Rule for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16128 dwaste=0 bwaste=16128 waste=16128 efficiency=1
    Rule for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=768 dwaste=15 bwaste=17664 waste=17664 efficiency=14
    Rule #6 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1792 dwaste=6 bwaste=17664 waste=17664 efficiency=9
    Rule #6 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3840 dwaste=3 bwaste=16128 waste=16128 efficiency=5
    Rule #6 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=7936 dwaste=1 bwaste=16128 waste=16128 efficiency=2
    Rule #6 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16128 dwaste=0 bwaste=16128 waste=16128 efficiency=1
    Rule #6 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'max wports 0' not met.
  Selecting best of 4 rules:
    Efficiency for rule 4.3: efficiency=5, cells=6, acells=1
    Efficiency for rule 4.2: efficiency=9, cells=3, acells=1
    Efficiency for rule 4.1: efficiency=14, cells=2, acells=1
    Efficiency for rule 1.1: efficiency=29, cells=1, acells=1
    Selected rule 1.1 with efficiency 29.
    Mapping to bram type $__ECP5_PDPW16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 -1 -1 -1 -1 -1 -1
      Write port #0 is in clock domain \clk25.
        Mapped to bram port A1.
      Read port #0 is in clock domain \clk25.
        Mapped to bram port B1.1.
      Creating $__ECP5_PDPW16KD cell at grid position <0 0 0>: lm32_cpu.load_store_unit.dcache.memories[0].way_0_tag_ram.mem.0.0.0
Processing cain_test.lm32_cpu.registers:
  Properties: ports=3 bits=1024 rports=2 wports=1 dbits=32 abits=5 words=32
  Checking rule #1 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=480 dwaste=4 bwaste=17408 waste=17408 efficiency=5
    Rule #1 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'min bits 2048' not met.
  Checking rule #2 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=480 dwaste=4 bwaste=17408 waste=17408 efficiency=5
    Rule for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #3 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=480 dwaste=4 bwaste=17408 waste=17408 efficiency=5
    Rule #3 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=992 dwaste=4 bwaste=17984 waste=17984 efficiency=2
    Rule #4 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=2016 dwaste=4 bwaste=18272 waste=18272 efficiency=1
    Rule #4 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=4064 dwaste=0 bwaste=16256 waste=16256 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8160 dwaste=0 bwaste=16320 waste=16320 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16352 dwaste=0 bwaste=16352 waste=16352 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'min efficiency 5' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=992 dwaste=4 bwaste=17984 waste=17984 efficiency=2
    Rule for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=2016 dwaste=4 bwaste=18272 waste=18272 efficiency=1
    Rule for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=4064 dwaste=0 bwaste=16256 waste=16256 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8160 dwaste=0 bwaste=16320 waste=16320 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16352 dwaste=0 bwaste=16352 waste=16352 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=992 dwaste=4 bwaste=17984 waste=17984 efficiency=2
    Rule #6 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=2016 dwaste=4 bwaste=18272 waste=18272 efficiency=1
    Rule #6 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=4064 dwaste=0 bwaste=16256 waste=16256 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8160 dwaste=0 bwaste=16320 waste=16320 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16352 dwaste=0 bwaste=16352 waste=16352 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'max wports 0' not met.
  No acceptable bram resources found.
Processing cain_test.main_ram:
  Properties: ports=2 bits=131072 rports=1 wports=1 dbits=32 abits=12 words=4096
  Checking rule #1 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=4 bwaste=2048 waste=2048 efficiency=88
    Rule #1 for bram type $__ECP5_PDPW16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_PDPW16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1 8 9 10 11 12 13 14 15 -1 16 17 18 19 20 21 22 23 -1 24 25 26 27 28 29 30 31 -1
      Write port #0 is in clock domain \clk25.
        Mapped to bram port A1.
      Read port #0 is in clock domain \clk25.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=2048 efficiency=88
      Storing for later selection.
  Checking rule #2 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=4 bwaste=2048 waste=2048 efficiency=88
    Rule for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #3 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=4 bwaste=2048 waste=2048 efficiency=88
    Rule #3 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=4 bwaste=4096 waste=4096 efficiency=88
    Rule #4 for bram type $__ECP5_DP16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1 8 9 10 11 12 13 14 15 -1 16 17 18 19 20 21 22 23 -1 24 25 26 27 28 29 30 31 -1
      Write port #0 is in clock domain \clk25.
        Mapped to bram port A1.
      Read port #0 is in clock domain \clk25.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=4096 efficiency=88
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=4 bwaste=8192 waste=8192 efficiency=88
    Rule #4 for bram type $__ECP5_DP16KD (variant 2) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 2):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1 8 9 10 11 12 13 14 15 -1 16 17 18 19 20 21 22 23 -1 24 25 26 27 28 29 30 31 -1
      Write port #0 is in clock domain \clk25.
        Mapped to bram port A1.
      Read port #0 is in clock domain \clk25.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=8192 efficiency=88
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #4 for bram type $__ECP5_DP16KD (variant 3) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 3):
      Shuffle bit order to accommodate enable buckets of size 4..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31
      Write port #0 is in clock domain \clk25.
        Mapped to bram port A1.
      Read port #0 is in clock domain \clk25.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=0 efficiency=100
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=4096 dwaste=0 bwaste=8192 waste=8192 efficiency=50
    Rule #4 for bram type $__ECP5_DP16KD (variant 4) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 4):
      Shuffle bit order to accommodate enable buckets of size 2..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31
      Write port #0 is in clock domain \clk25.
        Mapped to bram port A1.
      Read port #0 is in clock domain \clk25.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=8192 efficiency=50
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=12288 dwaste=0 bwaste=12288 waste=12288 efficiency=25
    Rule #4 for bram type $__ECP5_DP16KD (variant 5) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 5):
      Write port #0 is in clock domain \clk25.
        Mapped to bram port A1.
      Read port #0 is in clock domain \clk25.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=12288 efficiency=25
      Storing for later selection.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=4 bwaste=4096 waste=4096 efficiency=88
    Rule for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=4 bwaste=8192 waste=8192 efficiency=88
    Rule for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=4096 dwaste=0 bwaste=8192 waste=8192 efficiency=50
    Rule for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=12288 dwaste=0 bwaste=12288 waste=12288 efficiency=25
    Rule for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=4 bwaste=4096 waste=4096 efficiency=88
    Rule #6 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=4 bwaste=8192 waste=8192 efficiency=88
    Rule #6 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #6 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=4096 dwaste=0 bwaste=8192 waste=8192 efficiency=50
    Rule #6 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=12288 dwaste=0 bwaste=12288 waste=12288 efficiency=25
    Rule #6 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'max wports 0' not met.
  Selecting best of 6 rules:
    Efficiency for rule 4.5: efficiency=25, cells=32, acells=1
    Efficiency for rule 4.4: efficiency=50, cells=16, acells=1
    Efficiency for rule 4.3: efficiency=100, cells=8, acells=1
    Efficiency for rule 4.2: efficiency=88, cells=8, acells=2
    Efficiency for rule 4.1: efficiency=88, cells=8, acells=4
    Efficiency for rule 1.1: efficiency=88, cells=8, acells=8
    Selected rule 4.3 with efficiency 100.
    Mapping to bram type $__ECP5_DP16KD (variant 3):
      Shuffle bit order to accommodate enable buckets of size 4..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31
      Write port #0 is in clock domain \clk25.
        Mapped to bram port A1.
      Read port #0 is in clock domain \clk25.
        Mapped to bram port B1.1.
      Creating $__ECP5_DP16KD cell at grid position <0 0 0>: main_ram.0.0.0
      Creating $__ECP5_DP16KD cell at grid position <1 0 0>: main_ram.1.0.0
      Creating $__ECP5_DP16KD cell at grid position <2 0 0>: main_ram.2.0.0
      Creating $__ECP5_DP16KD cell at grid position <3 0 0>: main_ram.3.0.0
      Creating $__ECP5_DP16KD cell at grid position <4 0 0>: main_ram.4.0.0
      Creating $__ECP5_DP16KD cell at grid position <5 0 0>: main_ram.5.0.0
      Creating $__ECP5_DP16KD cell at grid position <6 0 0>: main_ram.6.0.0
      Creating $__ECP5_DP16KD cell at grid position <7 0 0>: main_ram.7.0.0
Processing cain_test.mem:
  Properties: ports=1 bits=320 rports=1 wports=0 dbits=8 abits=6 words=40
  Checking rule #1 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=472 dwaste=28 bwaste=18112 waste=18112 efficiency=1
    Rule #1 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'min efficiency 5' not met.
  Checking rule #2 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=472 dwaste=28 bwaste=18112 waste=18112 efficiency=1
    Rule #2 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'min wports 1' not met.
  Checking rule #3 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=472 dwaste=28 bwaste=18112 waste=18112 efficiency=1
    Rule for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'attribute syn_romstyle="ebr" ...' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=984 dwaste=10 bwaste=18112 waste=18112 efficiency=1
    Rule #4 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=2008 dwaste=1 bwaste=18112 waste=18112 efficiency=1
    Rule #4 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=4056 dwaste=0 bwaste=16224 waste=16224 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8152 dwaste=0 bwaste=16304 waste=16304 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16344 dwaste=0 bwaste=16344 waste=16344 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'min efficiency 5' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=984 dwaste=10 bwaste=18112 waste=18112 efficiency=1
    Rule #5 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'min wports 1' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=2008 dwaste=1 bwaste=18112 waste=18112 efficiency=1
    Rule #5 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'min wports 1' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=4056 dwaste=0 bwaste=16224 waste=16224 efficiency=0
    Rule #5 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'min wports 1' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8152 dwaste=0 bwaste=16304 waste=16304 efficiency=0
    Rule #5 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'min wports 1' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16344 dwaste=0 bwaste=16344 waste=16344 efficiency=0
    Rule #5 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'min wports 1' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=984 dwaste=10 bwaste=18112 waste=18112 efficiency=1
    Rule for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'attribute syn_romstyle="ebr" ...' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=2008 dwaste=1 bwaste=18112 waste=18112 efficiency=1
    Rule for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'attribute syn_romstyle="ebr" ...' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=4056 dwaste=0 bwaste=16224 waste=16224 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'attribute syn_romstyle="ebr" ...' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8152 dwaste=0 bwaste=16304 waste=16304 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'attribute syn_romstyle="ebr" ...' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16344 dwaste=0 bwaste=16344 waste=16344 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'attribute syn_romstyle="ebr" ...' not met.
  No acceptable bram resources found.
Processing cain_test.rom:
  Properties: ports=1 bits=191424 rports=1 wports=0 dbits=32 abits=13 words=5982
  Checking rule #1 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=162 dwaste=4 bwaste=7232 waste=7232 efficiency=86
    Rule #1 for bram type $__ECP5_PDPW16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_PDPW16KD (variant 1):
      Read port #0 is in clock domain \clk25.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=7232 efficiency=86
      Storing for later selection.
  Checking rule #2 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=162 dwaste=4 bwaste=7232 waste=7232 efficiency=86
    Rule #2 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'min wports 1' not met.
  Checking rule #3 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=162 dwaste=4 bwaste=7232 waste=7232 efficiency=86
    Rule for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'attribute syn_romstyle="ebr" ...' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=162 dwaste=4 bwaste=6364 waste=6364 efficiency=86
    Rule #4 for bram type $__ECP5_DP16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 1):
      Read port #0 is in clock domain \clk25.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=6364 efficiency=86
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=162 dwaste=4 bwaste=9002 waste=9002 efficiency=86
    Rule #4 for bram type $__ECP5_DP16KD (variant 2) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 2):
      Read port #0 is in clock domain \clk25.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=9002 efficiency=86
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=2210 dwaste=0 bwaste=8840 waste=8840 efficiency=73
    Rule #4 for bram type $__ECP5_DP16KD (variant 3) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 3):
      Read port #0 is in clock domain \clk25.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=8840 efficiency=73
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=2210 dwaste=0 bwaste=4420 waste=4420 efficiency=73
    Rule #4 for bram type $__ECP5_DP16KD (variant 4) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 4):
      Read port #0 is in clock domain \clk25.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=4420 efficiency=73
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=10402 dwaste=0 bwaste=10402 waste=10402 efficiency=36
    Rule #4 for bram type $__ECP5_DP16KD (variant 5) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 5):
      Read port #0 is in clock domain \clk25.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=10402 efficiency=36
      Storing for later selection.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=162 dwaste=4 bwaste=6364 waste=6364 efficiency=86
    Rule #5 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'min wports 1' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=162 dwaste=4 bwaste=9002 waste=9002 efficiency=86
    Rule #5 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'min wports 1' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=2210 dwaste=0 bwaste=8840 waste=8840 efficiency=73
    Rule #5 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'min wports 1' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=2210 dwaste=0 bwaste=4420 waste=4420 efficiency=73
    Rule #5 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'min wports 1' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=10402 dwaste=0 bwaste=10402 waste=10402 efficiency=36
    Rule #5 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'min wports 1' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=162 dwaste=4 bwaste=6364 waste=6364 efficiency=86
    Rule for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'attribute syn_romstyle="ebr" ...' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=162 dwaste=4 bwaste=9002 waste=9002 efficiency=86
    Rule for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'attribute syn_romstyle="ebr" ...' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=2210 dwaste=0 bwaste=8840 waste=8840 efficiency=73
    Rule for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'attribute syn_romstyle="ebr" ...' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=2210 dwaste=0 bwaste=4420 waste=4420 efficiency=73
    Rule for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'attribute syn_romstyle="ebr" ...' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=10402 dwaste=0 bwaste=10402 waste=10402 efficiency=36
    Rule for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'attribute syn_romstyle="ebr" ...' not met.
  Selecting best of 6 rules:
    Efficiency for rule 4.5: efficiency=36, cells=32, acells=1
    Efficiency for rule 4.4: efficiency=73, cells=16, acells=1
    Efficiency for rule 4.3: efficiency=73, cells=16, acells=2
    Efficiency for rule 4.2: efficiency=86, cells=12, acells=3
    Efficiency for rule 4.1: efficiency=86, cells=12, acells=6
    Efficiency for rule 1.1: efficiency=86, cells=12, acells=12
    Selected rule 4.2 with efficiency 86.
    Mapping to bram type $__ECP5_DP16KD (variant 2):
      Read port #0 is in clock domain \clk25.
        Mapped to bram port B1.1.
      Creating $__ECP5_DP16KD cell at grid position <0 0 0>: rom.0.0.0
      Creating $__ECP5_DP16KD cell at grid position <0 1 0>: rom.0.1.0
      Creating $__ECP5_DP16KD cell at grid position <0 2 0>: rom.0.2.0
      Creating $__ECP5_DP16KD cell at grid position <1 0 0>: rom.1.0.0
      Creating $__ECP5_DP16KD cell at grid position <1 1 0>: rom.1.1.0
      Creating $__ECP5_DP16KD cell at grid position <1 2 0>: rom.1.2.0
      Creating $__ECP5_DP16KD cell at grid position <2 0 0>: rom.2.0.0
      Creating $__ECP5_DP16KD cell at grid position <2 1 0>: rom.2.1.0
      Creating $__ECP5_DP16KD cell at grid position <2 2 0>: rom.2.2.0
      Creating $__ECP5_DP16KD cell at grid position <3 0 0>: rom.3.0.0
      Creating $__ECP5_DP16KD cell at grid position <3 1 0>: rom.3.1.0
      Creating $__ECP5_DP16KD cell at grid position <3 2 0>: rom.3.2.0
Processing cain_test.sram:
  Properties: ports=2 bits=65536 rports=1 wports=1 dbits=32 abits=11 words=2048
  Checking rule #1 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=4 bwaste=2048 waste=2048 efficiency=88
    Rule #1 for bram type $__ECP5_PDPW16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_PDPW16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1 8 9 10 11 12 13 14 15 -1 16 17 18 19 20 21 22 23 -1 24 25 26 27 28 29 30 31 -1
      Write port #0 is in clock domain \clk25.
        Mapped to bram port A1.
      Read port #0 is in clock domain \clk25.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=2048 efficiency=88
      Storing for later selection.
  Checking rule #2 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=4 bwaste=2048 waste=2048 efficiency=88
    Rule for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #3 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=4 bwaste=2048 waste=2048 efficiency=88
    Rule #3 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=4 bwaste=4096 waste=4096 efficiency=88
    Rule #4 for bram type $__ECP5_DP16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1 8 9 10 11 12 13 14 15 -1 16 17 18 19 20 21 22 23 -1 24 25 26 27 28 29 30 31 -1
      Write port #0 is in clock domain \clk25.
        Mapped to bram port A1.
      Read port #0 is in clock domain \clk25.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=4096 efficiency=88
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=4 bwaste=8192 waste=8192 efficiency=88
    Rule #4 for bram type $__ECP5_DP16KD (variant 2) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 2):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1 8 9 10 11 12 13 14 15 -1 16 17 18 19 20 21 22 23 -1 24 25 26 27 28 29 30 31 -1
      Write port #0 is in clock domain \clk25.
        Mapped to bram port A1.
      Read port #0 is in clock domain \clk25.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=8192 efficiency=88
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=2048 dwaste=0 bwaste=8192 waste=8192 efficiency=50
    Rule #4 for bram type $__ECP5_DP16KD (variant 3) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 3):
      Shuffle bit order to accommodate enable buckets of size 4..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31
      Write port #0 is in clock domain \clk25.
        Mapped to bram port A1.
      Read port #0 is in clock domain \clk25.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=8192 efficiency=50
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=6144 dwaste=0 bwaste=12288 waste=12288 efficiency=25
    Rule #4 for bram type $__ECP5_DP16KD (variant 4) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 4):
      Shuffle bit order to accommodate enable buckets of size 2..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31
      Write port #0 is in clock domain \clk25.
        Mapped to bram port A1.
      Read port #0 is in clock domain \clk25.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=12288 efficiency=25
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=14336 dwaste=0 bwaste=14336 waste=14336 efficiency=12
    Rule #4 for bram type $__ECP5_DP16KD (variant 5) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 5):
      Write port #0 is in clock domain \clk25.
        Mapped to bram port A1.
      Read port #0 is in clock domain \clk25.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=14336 efficiency=12
      Storing for later selection.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=4 bwaste=4096 waste=4096 efficiency=88
    Rule for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=4 bwaste=8192 waste=8192 efficiency=88
    Rule for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=2048 dwaste=0 bwaste=8192 waste=8192 efficiency=50
    Rule for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=6144 dwaste=0 bwaste=12288 waste=12288 efficiency=25
    Rule for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=14336 dwaste=0 bwaste=14336 waste=14336 efficiency=12
    Rule for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=4 bwaste=4096 waste=4096 efficiency=88
    Rule #6 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=4 bwaste=8192 waste=8192 efficiency=88
    Rule #6 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=2048 dwaste=0 bwaste=8192 waste=8192 efficiency=50
    Rule #6 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=6144 dwaste=0 bwaste=12288 waste=12288 efficiency=25
    Rule #6 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=14336 dwaste=0 bwaste=14336 waste=14336 efficiency=12
    Rule #6 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'max wports 0' not met.
  Selecting best of 6 rules:
    Efficiency for rule 4.5: efficiency=12, cells=32, acells=1
    Efficiency for rule 4.4: efficiency=25, cells=16, acells=1
    Efficiency for rule 4.3: efficiency=50, cells=8, acells=1
    Efficiency for rule 4.2: efficiency=88, cells=4, acells=1
    Efficiency for rule 4.1: efficiency=88, cells=4, acells=2
    Efficiency for rule 1.1: efficiency=88, cells=4, acells=4
    Selected rule 4.2 with efficiency 88.
    Mapping to bram type $__ECP5_DP16KD (variant 2):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1 8 9 10 11 12 13 14 15 -1 16 17 18 19 20 21 22 23 -1 24 25 26 27 28 29 30 31 -1
      Write port #0 is in clock domain \clk25.
        Mapped to bram port A1.
      Read port #0 is in clock domain \clk25.
        Mapped to bram port B1.1.
      Creating $__ECP5_DP16KD cell at grid position <0 0 0>: sram.0.0.0
      Creating $__ECP5_DP16KD cell at grid position <1 0 0>: sram.1.0.0
      Creating $__ECP5_DP16KD cell at grid position <2 0 0>: sram.2.0.0
      Creating $__ECP5_DP16KD cell at grid position <3 0 0>: sram.3.0.0
Processing cain_test.storage_1:
  Properties: ports=2 bits=160 rports=1 wports=1 dbits=10 abits=4 words=16
  Checking rule #1 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=496 dwaste=26 bwaste=18272 waste=18272 efficiency=0
    Rule #1 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'min efficiency 5' not met.
  Checking rule #2 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=496 dwaste=26 bwaste=18272 waste=18272 efficiency=0
    Rule for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #3 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=496 dwaste=26 bwaste=18272 waste=18272 efficiency=0
    Rule #3 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1008 dwaste=8 bwaste=18272 waste=18272 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=2032 dwaste=8 bwaste=18416 waste=18416 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=4080 dwaste=2 bwaste=16352 waste=16352 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8176 dwaste=0 bwaste=16352 waste=16352 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16368 dwaste=0 bwaste=16368 waste=16368 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'min efficiency 5' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1008 dwaste=8 bwaste=18272 waste=18272 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=2032 dwaste=8 bwaste=18416 waste=18416 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=4080 dwaste=2 bwaste=16352 waste=16352 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8176 dwaste=0 bwaste=16352 waste=16352 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16368 dwaste=0 bwaste=16368 waste=16368 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1008 dwaste=8 bwaste=18272 waste=18272 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=2032 dwaste=8 bwaste=18416 waste=18416 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=4080 dwaste=2 bwaste=16352 waste=16352 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8176 dwaste=0 bwaste=16352 waste=16352 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16368 dwaste=0 bwaste=16368 waste=16368 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'max wports 0' not met.
  No acceptable bram resources found.
Processing cain_test.storage_2:
  Properties: ports=2 bits=160 rports=1 wports=1 dbits=10 abits=4 words=16
  Checking rule #1 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=496 dwaste=26 bwaste=18272 waste=18272 efficiency=0
    Rule #1 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'min efficiency 5' not met.
  Checking rule #2 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=496 dwaste=26 bwaste=18272 waste=18272 efficiency=0
    Rule for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #3 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=496 dwaste=26 bwaste=18272 waste=18272 efficiency=0
    Rule #3 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1008 dwaste=8 bwaste=18272 waste=18272 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=2032 dwaste=8 bwaste=18416 waste=18416 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=4080 dwaste=2 bwaste=16352 waste=16352 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8176 dwaste=0 bwaste=16352 waste=16352 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16368 dwaste=0 bwaste=16368 waste=16368 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'min efficiency 5' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1008 dwaste=8 bwaste=18272 waste=18272 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=2032 dwaste=8 bwaste=18416 waste=18416 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=4080 dwaste=2 bwaste=16352 waste=16352 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8176 dwaste=0 bwaste=16352 waste=16352 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16368 dwaste=0 bwaste=16368 waste=16368 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1008 dwaste=8 bwaste=18272 waste=18272 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=2032 dwaste=8 bwaste=18416 waste=18416 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=4080 dwaste=2 bwaste=16352 waste=16352 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8176 dwaste=0 bwaste=16352 waste=16352 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16368 dwaste=0 bwaste=16368 waste=16368 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'max wports 0' not met.
  No acceptable bram resources found.

24.28. Executing TECHMAP pass (map to technology primitives).

24.28.1. Executing Verilog-2005 frontend: /home/johan/miniconda3/envs/fpga/bin/../share/yosys/ecp5/brams_map.v
Parsing Verilog input from `/home/johan/miniconda3/envs/fpga/bin/../share/yosys/ecp5/brams_map.v' to AST representation.
Generating RTLIL representation for module `\$__ECP5_DP16KD'.
Generating RTLIL representation for module `\$__ECP5_PDPW16KD'.
Successfully finished Verilog frontend.

24.28.2. Continuing TECHMAP pass.
Using template $paramod$766c94d45431893375ef5da4b990e961ab47ab98\$__ECP5_DP16KD for cells of type $__ECP5_DP16KD.
Using template $paramod$0dba83b8f0bb1288a62d71bb237f3662770094e6\$__ECP5_DP16KD for cells of type $__ECP5_DP16KD.
Using template $paramod$c2aa1b2b4b820ab74da456ea801aff059084e30c\$__ECP5_DP16KD for cells of type $__ECP5_DP16KD.
Using template $paramod$c58f560930d01432a676b7a732179d7bf680195a\$__ECP5_DP16KD for cells of type $__ECP5_DP16KD.
Using template $paramod$cb2cd93224a79000b1c00f40ba6aef9be82d8766\$__ECP5_DP16KD for cells of type $__ECP5_DP16KD.
Using template $paramod$67a655e6030cd320eeec90761ccfeb0210025c56\$__ECP5_DP16KD for cells of type $__ECP5_DP16KD.
Using template $paramod$4e66d33b4970e336be97d4faa91436d63fcfc8fa\$__ECP5_DP16KD for cells of type $__ECP5_DP16KD.
Using template $paramod$2728752c219d13f072b8968841c85a519586df7d\$__ECP5_DP16KD for cells of type $__ECP5_DP16KD.
Using template $paramod$5df03cf32fc9eaa962a802958918a604c342e4a9\$__ECP5_DP16KD for cells of type $__ECP5_DP16KD.
Using template $paramod$851da13f9e6acd4a2a94350046b51ed672b68818\$__ECP5_DP16KD for cells of type $__ECP5_DP16KD.
Using template $paramod$36e61b1db542a0e3799508efc42264bdd210a74c\$__ECP5_DP16KD for cells of type $__ECP5_DP16KD.
Using template $paramod$55dc768cae4ba80f37a0a3f261e57a0645ca7e6e\$__ECP5_DP16KD for cells of type $__ECP5_DP16KD.
Using template $paramod$cd2929d9b08ad4ac0d8190bd12b1fee169f609c9\$__ECP5_DP16KD for cells of type $__ECP5_DP16KD.
Using template $paramod$3ce8592d83bf806f661eb0f0a18b02dbd1a91b94\$__ECP5_DP16KD for cells of type $__ECP5_DP16KD.
Using template $paramod$63d107e3e5bc22ba07de742d962768f32c0b9348\$__ECP5_DP16KD for cells of type $__ECP5_DP16KD.
Using template $paramod$f534ea5aced3b98eb10c84ecf4e24979b77d757d\$__ECP5_DP16KD for cells of type $__ECP5_DP16KD.
Using template $paramod$44c34a3ff22fba6e9d599c30f5070368af15fbd1\$__ECP5_DP16KD for cells of type $__ECP5_DP16KD.
Using template $paramod$16be10f8dbadfb9c3a5e3c0b7a134a4aa4beb565\$__ECP5_DP16KD for cells of type $__ECP5_DP16KD.
Using template $paramod$65c56dd451c67446858e602fcd5dbe2d9f3215dd\$__ECP5_DP16KD for cells of type $__ECP5_DP16KD.
Using template $paramod$0a019bf6356ccccf899399d072352b73127d7d6e\$__ECP5_PDPW16KD for cells of type $__ECP5_PDPW16KD.
Using template $paramod$1b5745d8f15a31664e6963fae78335b47b9145ac\$__ECP5_DP16KD for cells of type $__ECP5_DP16KD.
Using template $paramod$19811de60e2711ce629bde29e319af0dd57847d0\$__ECP5_DP16KD for cells of type $__ECP5_DP16KD.
Using template $paramod$3666fd3ae9f76d00464ecd5be0a3177ae58f37a1\$__ECP5_DP16KD for cells of type $__ECP5_DP16KD.
Using template $paramod$f26e676ccafd80583f1d4f2471ace9da2cd51583\$__ECP5_DP16KD for cells of type $__ECP5_DP16KD.
Using template $paramod$6132c43ca42c4431a4d7b86317b6bfed9cb0b366\$__ECP5_DP16KD for cells of type $__ECP5_DP16KD.
Using template $paramod$bcb9f0ded69533585bb735944e739fd50a7768cb\$__ECP5_DP16KD for cells of type $__ECP5_DP16KD.
Using template $paramod$2a2bb01d14bd68b8e4a5122c7dadfee7de54f4df\$__ECP5_DP16KD for cells of type $__ECP5_DP16KD.
Using template $paramod$ad9c43c868819c61f8859e2d55271f840c134872\$__ECP5_DP16KD for cells of type $__ECP5_DP16KD.
Using template $paramod$0aa97de4591b3f31dd903b0a979992eeef9cd578\$__ECP5_DP16KD for cells of type $__ECP5_DP16KD.
Using template $paramod$319e73c014324523473b97ebac4753f18a02cc0e\$__ECP5_DP16KD for cells of type $__ECP5_DP16KD.
Using template $paramod$59024c7649c6676d41f950b6528bae2caab048d7\$__ECP5_DP16KD for cells of type $__ECP5_DP16KD.
No more expansions possible.

24.29. Executing MEMORY_BRAM pass (mapping $mem cells to block memories).
Processing cain_test.lm32_cpu.registers:
  Properties: ports=3 bits=1024 rports=2 wports=1 dbits=32 abits=5 words=32
  Checking rule #1 for bram type $__TRELLIS_DPR16X4 (variant 1):
    Bram geometry: abits=4 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__TRELLIS_DPR16X4: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #1 for bram type $__TRELLIS_DPR16X4 (variant 1) accepted.
    Mapping to bram type $__TRELLIS_DPR16X4 (variant 1):
      Write port #0 is in clock domain \clk25.
        Mapped to bram port B1.
      Read port #0 is in clock domain \clk25.
        Mapped to bram port A1.1.
      Read port #1 is in clock domain \clk25.
        Failed to map read port #1.
      Growing more read ports by duplicating bram cells.
      Read port #0 is in clock domain \clk25.
        Mapped to bram port A1.1.
      Read port #1 is in clock domain \clk25.
        Mapped to bram port A1.2.
      Updated properties: dups=2 waste=0 efficiency=50
Extracted addr FF from read port 0 of cain_test.lm32_cpu.registers: $\lm32_cpu.registers$rdreg[0]
Extracted addr FF from read port 1 of cain_test.lm32_cpu.registers: $\lm32_cpu.registers$rdreg[1]
      Creating $__TRELLIS_DPR16X4 cell at grid position <0 0 0>: lm32_cpu.registers.0.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <0 0 1>: lm32_cpu.registers.0.0.1
      Creating $__TRELLIS_DPR16X4 cell at grid position <0 1 0>: lm32_cpu.registers.0.1.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <0 1 1>: lm32_cpu.registers.0.1.1
      Creating $__TRELLIS_DPR16X4 cell at grid position <1 0 0>: lm32_cpu.registers.1.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <1 0 1>: lm32_cpu.registers.1.0.1
      Creating $__TRELLIS_DPR16X4 cell at grid position <1 1 0>: lm32_cpu.registers.1.1.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <1 1 1>: lm32_cpu.registers.1.1.1
      Creating $__TRELLIS_DPR16X4 cell at grid position <2 0 0>: lm32_cpu.registers.2.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <2 0 1>: lm32_cpu.registers.2.0.1
      Creating $__TRELLIS_DPR16X4 cell at grid position <2 1 0>: lm32_cpu.registers.2.1.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <2 1 1>: lm32_cpu.registers.2.1.1
      Creating $__TRELLIS_DPR16X4 cell at grid position <3 0 0>: lm32_cpu.registers.3.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <3 0 1>: lm32_cpu.registers.3.0.1
      Creating $__TRELLIS_DPR16X4 cell at grid position <3 1 0>: lm32_cpu.registers.3.1.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <3 1 1>: lm32_cpu.registers.3.1.1
      Creating $__TRELLIS_DPR16X4 cell at grid position <4 0 0>: lm32_cpu.registers.4.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <4 0 1>: lm32_cpu.registers.4.0.1
      Creating $__TRELLIS_DPR16X4 cell at grid position <4 1 0>: lm32_cpu.registers.4.1.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <4 1 1>: lm32_cpu.registers.4.1.1
      Creating $__TRELLIS_DPR16X4 cell at grid position <5 0 0>: lm32_cpu.registers.5.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <5 0 1>: lm32_cpu.registers.5.0.1
      Creating $__TRELLIS_DPR16X4 cell at grid position <5 1 0>: lm32_cpu.registers.5.1.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <5 1 1>: lm32_cpu.registers.5.1.1
      Creating $__TRELLIS_DPR16X4 cell at grid position <6 0 0>: lm32_cpu.registers.6.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <6 0 1>: lm32_cpu.registers.6.0.1
      Creating $__TRELLIS_DPR16X4 cell at grid position <6 1 0>: lm32_cpu.registers.6.1.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <6 1 1>: lm32_cpu.registers.6.1.1
      Creating $__TRELLIS_DPR16X4 cell at grid position <7 0 0>: lm32_cpu.registers.7.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <7 0 1>: lm32_cpu.registers.7.0.1
      Creating $__TRELLIS_DPR16X4 cell at grid position <7 1 0>: lm32_cpu.registers.7.1.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <7 1 1>: lm32_cpu.registers.7.1.1
Processing cain_test.mem:
  Properties: ports=1 bits=320 rports=1 wports=0 dbits=8 abits=6 words=40
  Checking rule #1 for bram type $__TRELLIS_DPR16X4 (variant 1):
    Bram geometry: abits=4 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__TRELLIS_DPR16X4: awaste=8 dwaste=0 bwaste=32 waste=32 efficiency=83
    Rule #1 for bram type $__TRELLIS_DPR16X4 (variant 1) rejected: requirement 'min wports 1' not met.
  No acceptable bram resources found.
Processing cain_test.storage_1:
  Properties: ports=2 bits=160 rports=1 wports=1 dbits=10 abits=4 words=16
  Checking rule #1 for bram type $__TRELLIS_DPR16X4 (variant 1):
    Bram geometry: abits=4 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__TRELLIS_DPR16X4: awaste=0 dwaste=2 bwaste=32 waste=32 efficiency=83
    Rule #1 for bram type $__TRELLIS_DPR16X4 (variant 1) accepted.
    Mapping to bram type $__TRELLIS_DPR16X4 (variant 1):
      Write port #0 is in clock domain \clk25.
        Mapped to bram port B1.
      Read port #0 is in clock domain \clk25.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=32 efficiency=83
Extracted data FF from read port 0 of cain_test.storage_1: $\storage_1$rdreg[0]
      Creating $__TRELLIS_DPR16X4 cell at grid position <0 0 0>: storage_1.0.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <1 0 0>: storage_1.1.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <2 0 0>: storage_1.2.0.0
Processing cain_test.storage_2:
  Properties: ports=2 bits=160 rports=1 wports=1 dbits=10 abits=4 words=16
  Checking rule #1 for bram type $__TRELLIS_DPR16X4 (variant 1):
    Bram geometry: abits=4 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__TRELLIS_DPR16X4: awaste=0 dwaste=2 bwaste=32 waste=32 efficiency=83
    Rule #1 for bram type $__TRELLIS_DPR16X4 (variant 1) accepted.
    Mapping to bram type $__TRELLIS_DPR16X4 (variant 1):
      Write port #0 is in clock domain \clk25.
        Mapped to bram port B1.
      Read port #0 is in clock domain \clk25.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=32 efficiency=83
Extracted data FF from read port 0 of cain_test.storage_2: $\storage_2$rdreg[0]
      Creating $__TRELLIS_DPR16X4 cell at grid position <0 0 0>: storage_2.0.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <1 0 0>: storage_2.1.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <2 0 0>: storage_2.2.0.0

24.30. Executing TECHMAP pass (map to technology primitives).

24.30.1. Executing Verilog-2005 frontend: /home/johan/miniconda3/envs/fpga/bin/../share/yosys/ecp5/lutrams_map.v
Parsing Verilog input from `/home/johan/miniconda3/envs/fpga/bin/../share/yosys/ecp5/lutrams_map.v' to AST representation.
Generating RTLIL representation for module `\$__TRELLIS_DPR16X4'.
Successfully finished Verilog frontend.

24.30.2. Continuing TECHMAP pass.
Using template $paramod\$__TRELLIS_DPR16X4\CLKPOL2=32'00000000000000000000000000000001 for cells of type $__TRELLIS_DPR16X4.
No more expansions possible.

24.31. Executing OPT pass (performing simple optimizations).

24.31.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module cain_test.

24.31.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\cain_test'.
Removed a total of 78 cells.

24.31.3. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $\lm32_cpu.registers$rdreg[0] ($dff) from module cain_test (D = $auto$rtlil.cc:2360:Mux$5920, Q = $\lm32_cpu.registers$rdreg[0]$q, rval = 5'00000).
Adding SRST signal on $\lm32_cpu.registers$rdreg[1] ($dff) from module cain_test (D = $auto$rtlil.cc:2360:Mux$5924, Q = $\lm32_cpu.registers$rdreg[1]$q, rval = 5'00000).
Removing always-active EN on $auto$mem.cc:1133:emulate_transparency$5948 ($dffe) from module cain_test.
Removing always-active EN on $auto$mem.cc:1133:emulate_transparency$5963 ($dffe) from module cain_test.
Removing always-active EN on $auto$memory_bram.cc:978:replace_memory$6051 ($dffe) from module cain_test.
Removing always-active EN on $auto$memory_bram.cc:978:replace_memory$6058 ($dffe) from module cain_test.
Removing always-active EN on $auto$memory_bram.cc:978:replace_memory$6065 ($dffe) from module cain_test.

24.31.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \cain_test..
Removed 48 unused cells and 914 unused wires.

24.31.5. Rerunning OPT passes. (Removed registers in this run.)

24.31.6. Executing OPT_EXPR pass (perform const folding).
Optimizing module cain_test.

24.31.7. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\cain_test'.
Removed a total of 0 cells.

24.31.8. Executing OPT_DFF pass (perform DFF optimizations).

24.31.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \cain_test..

24.31.10. Finished fast OPT passes.

24.32. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).
Mapping memory \mem in module \cain_test:
  created 40 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of cain_test.mem: $\mem$rdreg[0]
  read interface: 1 $dff and 63 $mux cells.
  write interface: 0 write mux blocks.

24.33. Executing OPT pass (performing simple optimizations).

24.33.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module cain_test.

24.33.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\cain_test'.
Removed a total of 0 cells.

24.33.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \cain_test..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.

24.33.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \cain_test.
    Consolidated identical input bits for $mux cell $flatten\lm32_cpu.$ternary$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:1602$940:
      Old ports: A={ \lm32_cpu.multiplier.muliplicand [15] \lm32_cpu.multiplier.muliplicand [15] \lm32_cpu.multiplier.muliplicand [15] \lm32_cpu.multiplier.muliplicand [15] \lm32_cpu.multiplier.muliplicand [15] \lm32_cpu.multiplier.muliplicand [15] \lm32_cpu.multiplier.muliplicand [15] \lm32_cpu.multiplier.muliplicand [15] \lm32_cpu.multiplier.muliplicand [15] \lm32_cpu.multiplier.muliplicand [15] \lm32_cpu.multiplier.muliplicand [15] \lm32_cpu.multiplier.muliplicand [15] \lm32_cpu.multiplier.muliplicand [15] \lm32_cpu.multiplier.muliplicand [15] \lm32_cpu.multiplier.muliplicand [15] \lm32_cpu.multiplier.muliplicand [15] \lm32_cpu.multiplier.muliplicand [15:0] }, B={ \lm32_cpu.multiplier.muliplicand [7] \lm32_cpu.multiplier.muliplicand [7] \lm32_cpu.multiplier.muliplicand [7] \lm32_cpu.multiplier.muliplicand [7] \lm32_cpu.multiplier.muliplicand [7] \lm32_cpu.multiplier.muliplicand [7] \lm32_cpu.multiplier.muliplicand [7] \lm32_cpu.multiplier.muliplicand [7] \lm32_cpu.multiplier.muliplicand [7] \lm32_cpu.multiplier.muliplicand [7] \lm32_cpu.multiplier.muliplicand [7] \lm32_cpu.multiplier.muliplicand [7] \lm32_cpu.multiplier.muliplicand [7] \lm32_cpu.multiplier.muliplicand [7] \lm32_cpu.multiplier.muliplicand [7] \lm32_cpu.multiplier.muliplicand [7] \lm32_cpu.multiplier.muliplicand [7] \lm32_cpu.multiplier.muliplicand [7] \lm32_cpu.multiplier.muliplicand [7] \lm32_cpu.multiplier.muliplicand [7] \lm32_cpu.multiplier.muliplicand [7] \lm32_cpu.multiplier.muliplicand [7] \lm32_cpu.multiplier.muliplicand [7] \lm32_cpu.multiplier.muliplicand [7] \lm32_cpu.multiplier.muliplicand [7:0] }, Y=\lm32_cpu.sext_result_x
      New ports: A=\lm32_cpu.multiplier.muliplicand [15:8], B={ \lm32_cpu.multiplier.muliplicand [7] \lm32_cpu.multiplier.muliplicand [7] \lm32_cpu.multiplier.muliplicand [7] \lm32_cpu.multiplier.muliplicand [7] \lm32_cpu.multiplier.muliplicand [7] \lm32_cpu.multiplier.muliplicand [7] \lm32_cpu.multiplier.muliplicand [7] \lm32_cpu.multiplier.muliplicand [7] }, Y=\lm32_cpu.sext_result_x [15:8]
      New connections: { \lm32_cpu.sext_result_x [31:16] \lm32_cpu.sext_result_x [7:0] } = { \lm32_cpu.sext_result_x [15] \lm32_cpu.sext_result_x [15] \lm32_cpu.sext_result_x [15] \lm32_cpu.sext_result_x [15] \lm32_cpu.sext_result_x [15] \lm32_cpu.sext_result_x [15] \lm32_cpu.sext_result_x [15] \lm32_cpu.sext_result_x [15] \lm32_cpu.sext_result_x [15] \lm32_cpu.sext_result_x [15] \lm32_cpu.sext_result_x [15] \lm32_cpu.sext_result_x [15] \lm32_cpu.sext_result_x [15] \lm32_cpu.sext_result_x [15] \lm32_cpu.sext_result_x [15] \lm32_cpu.sext_result_x [15] \lm32_cpu.multiplier.muliplicand [7:0] }
    Consolidated identical input bits for $mux cell $flatten\lm32_cpu.\decoder.$ternary$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_decoder.v:597$1661:
      Old ports: A={ \lm32_cpu.instruction_unit.instruction_d [15] \lm32_cpu.instruction_unit.instruction_d [15] \lm32_cpu.instruction_unit.instruction_d [15] \lm32_cpu.instruction_unit.instruction_d [15] \lm32_cpu.instruction_unit.instruction_d [15] \lm32_cpu.instruction_unit.instruction_d [15] \lm32_cpu.instruction_unit.instruction_d [15] \lm32_cpu.instruction_unit.instruction_d [15] \lm32_cpu.instruction_unit.instruction_d [15] \lm32_cpu.instruction_unit.instruction_d [15] \lm32_cpu.instruction_unit.instruction_d [15] \lm32_cpu.instruction_unit.instruction_d [15] \lm32_cpu.instruction_unit.instruction_d [15] \lm32_cpu.instruction_unit.instruction_d [15] \lm32_cpu.instruction_unit.instruction_d [15:0] }, B={ \lm32_cpu.instruction_unit.instruction_d [25] \lm32_cpu.instruction_unit.instruction_d [25] \lm32_cpu.instruction_unit.instruction_d [25] \lm32_cpu.instruction_unit.instruction_d [25] \lm32_cpu.instruction_unit.instruction_d [25:0] }, Y=\lm32_cpu.branch_offset_d
      New ports: A={ \lm32_cpu.instruction_unit.instruction_d [15] \lm32_cpu.instruction_unit.instruction_d [15] \lm32_cpu.instruction_unit.instruction_d [15] \lm32_cpu.instruction_unit.instruction_d [15] \lm32_cpu.instruction_unit.instruction_d [15] \lm32_cpu.instruction_unit.instruction_d [15] \lm32_cpu.instruction_unit.instruction_d [15] \lm32_cpu.instruction_unit.instruction_d [15] \lm32_cpu.instruction_unit.instruction_d [15] \lm32_cpu.instruction_unit.instruction_d [15] }, B=\lm32_cpu.instruction_unit.instruction_d [25:16], Y=\lm32_cpu.branch_offset_d [25:16]
      New connections: { \lm32_cpu.branch_offset_d [29:26] \lm32_cpu.branch_offset_d [15:0] } = { \lm32_cpu.branch_offset_d [25] \lm32_cpu.branch_offset_d [25] \lm32_cpu.branch_offset_d [25] \lm32_cpu.branch_offset_d [25] \lm32_cpu.instruction_unit.instruction_d [15:0] }
    Consolidated identical input bits for $mux cell $flatten\lm32_cpu.\instruction_unit.\icache.$procmux$1948:
      Old ports: A=4'1000, B=4'0010, Y=$flatten\lm32_cpu.\instruction_unit.\icache.$procmux$1948_Y
      New ports: A=2'10, B=2'01, Y={ $flatten\lm32_cpu.\instruction_unit.\icache.$procmux$1948_Y [3] $flatten\lm32_cpu.\instruction_unit.\icache.$procmux$1948_Y [1] }
      New connections: { $flatten\lm32_cpu.\instruction_unit.\icache.$procmux$1948_Y [2] $flatten\lm32_cpu.\instruction_unit.\icache.$procmux$1948_Y [0] } = 2'00
    Consolidated identical input bits for $pmux cell $flatten\lm32_cpu.\load_store_unit.$procmux$2577:
      Old ports: A={ \lm32_cpu.store_operand_x [7:0] \lm32_cpu.store_operand_x [7:0] \lm32_cpu.store_operand_x [7:0] \lm32_cpu.store_operand_x [7:0] }, B={ \lm32_cpu.store_operand_x [15:0] \lm32_cpu.store_operand_x [15:0] \lm32_cpu.store_operand_x }, Y=\lm32_cpu.load_store_unit.store_data_x
      New ports: A={ \lm32_cpu.store_operand_x [7:0] \lm32_cpu.store_operand_x [7:0] \lm32_cpu.store_operand_x [7:0] }, B={ \lm32_cpu.store_operand_x [15:0] \lm32_cpu.store_operand_x [15:8] \lm32_cpu.store_operand_x [31:8] }, Y=\lm32_cpu.load_store_unit.store_data_x [31:8]
      New connections: \lm32_cpu.load_store_unit.store_data_x [7:0] = \lm32_cpu.store_operand_x [7:0]
    Consolidated identical input bits for $mux cell $flatten\lm32_cpu.\load_store_unit.\dcache.$procmux$2031:
      Old ports: A=3'001, B=3'100, Y=$flatten\lm32_cpu.\load_store_unit.\dcache.$procmux$2031_Y
      New ports: A=2'01, B=2'10, Y={ $flatten\lm32_cpu.\load_store_unit.\dcache.$procmux$2031_Y [2] $flatten\lm32_cpu.\load_store_unit.\dcache.$procmux$2031_Y [0] }
      New connections: $flatten\lm32_cpu.\load_store_unit.\dcache.$procmux$2031_Y [1] = 1'0
    Consolidated identical input bits for $mux cell $flatten\lm32_cpu.\mc_arithmetic.$procmux$2633:
      Old ports: A={ 2'01 $flatten\lm32_cpu.\mc_arithmetic.$procmux$2640_Y [0] }, B=3'000, Y=$flatten\lm32_cpu.\mc_arithmetic.$procmux$2633_Y
      New ports: A={ 1'1 $flatten\lm32_cpu.\mc_arithmetic.$procmux$2640_Y [0] }, B=2'00, Y=$flatten\lm32_cpu.\mc_arithmetic.$procmux$2633_Y [1:0]
      New connections: $flatten\lm32_cpu.\mc_arithmetic.$procmux$2633_Y [2] = 1'0
  Optimizing cells in module \cain_test.
    Consolidated identical input bits for $mux cell $flatten\lm32_cpu.\instruction_unit.\icache.$procmux$1943:
      Old ports: A=$flatten\lm32_cpu.\instruction_unit.\icache.$procmux$1948_Y, B=4'0100, Y=$flatten\lm32_cpu.\instruction_unit.\icache.$procmux$1943_Y
      New ports: A={ $flatten\lm32_cpu.\instruction_unit.\icache.$procmux$1948_Y [3] 1'0 $flatten\lm32_cpu.\instruction_unit.\icache.$procmux$1948_Y [1] }, B=3'010, Y=$flatten\lm32_cpu.\instruction_unit.\icache.$procmux$1943_Y [3:1]
      New connections: $flatten\lm32_cpu.\instruction_unit.\icache.$procmux$1943_Y [0] = 1'0
  Optimizing cells in module \cain_test.
Performed a total of 7 changes.

24.33.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\cain_test'.
Removed a total of 0 cells.

24.33.6. Executing OPT_DFF pass (perform DFF optimizations).
Handling const CLK on $memory\mem[0]$6532 ($dff) from module cain_test (removing D path).
Setting constant 0-bit at position 0 on $memory\mem[0]$6532 ($dff) from module cain_test.
Setting constant 0-bit at position 1 on $memory\mem[0]$6532 ($dff) from module cain_test.
Setting constant 1-bit at position 2 on $memory\mem[0]$6532 ($dff) from module cain_test.
Setting constant 1-bit at position 3 on $memory\mem[0]$6532 ($dff) from module cain_test.
Setting constant 0-bit at position 4 on $memory\mem[0]$6532 ($dff) from module cain_test.
Setting constant 0-bit at position 5 on $memory\mem[0]$6532 ($dff) from module cain_test.
Setting constant 1-bit at position 6 on $memory\mem[0]$6532 ($dff) from module cain_test.
Setting constant 0-bit at position 7 on $memory\mem[0]$6532 ($dff) from module cain_test.
Handling const CLK on $memory\mem[1]$6534 ($dff) from module cain_test (removing D path).
Setting constant 1-bit at position 0 on $memory\mem[1]$6534 ($dff) from module cain_test.
Setting constant 0-bit at position 1 on $memory\mem[1]$6534 ($dff) from module cain_test.
Setting constant 0-bit at position 2 on $memory\mem[1]$6534 ($dff) from module cain_test.
Setting constant 1-bit at position 3 on $memory\mem[1]$6534 ($dff) from module cain_test.
Setting constant 0-bit at position 4 on $memory\mem[1]$6534 ($dff) from module cain_test.
Setting constant 1-bit at position 5 on $memory\mem[1]$6534 ($dff) from module cain_test.
Setting constant 1-bit at position 6 on $memory\mem[1]$6534 ($dff) from module cain_test.
Setting constant 0-bit at position 7 on $memory\mem[1]$6534 ($dff) from module cain_test.
Handling const CLK on $memory\mem[2]$6536 ($dff) from module cain_test (removing D path).
Setting constant 0-bit at position 0 on $memory\mem[2]$6536 ($dff) from module cain_test.
Setting constant 0-bit at position 1 on $memory\mem[2]$6536 ($dff) from module cain_test.
Setting constant 1-bit at position 2 on $memory\mem[2]$6536 ($dff) from module cain_test.
Setting constant 0-bit at position 3 on $memory\mem[2]$6536 ($dff) from module cain_test.
Setting constant 1-bit at position 4 on $memory\mem[2]$6536 ($dff) from module cain_test.
Setting constant 1-bit at position 5 on $memory\mem[2]$6536 ($dff) from module cain_test.
Setting constant 1-bit at position 6 on $memory\mem[2]$6536 ($dff) from module cain_test.
Setting constant 0-bit at position 7 on $memory\mem[2]$6536 ($dff) from module cain_test.
Handling const CLK on $memory\mem[3]$6538 ($dff) from module cain_test (removing D path).
Setting constant 1-bit at position 0 on $memory\mem[3]$6538 ($dff) from module cain_test.
Setting constant 0-bit at position 1 on $memory\mem[3]$6538 ($dff) from module cain_test.
Setting constant 1-bit at position 2 on $memory\mem[3]$6538 ($dff) from module cain_test.
Setting constant 0-bit at position 3 on $memory\mem[3]$6538 ($dff) from module cain_test.
Setting constant 0-bit at position 4 on $memory\mem[3]$6538 ($dff) from module cain_test.
Setting constant 1-bit at position 5 on $memory\mem[3]$6538 ($dff) from module cain_test.
Setting constant 1-bit at position 6 on $memory\mem[3]$6538 ($dff) from module cain_test.
Setting constant 0-bit at position 7 on $memory\mem[3]$6538 ($dff) from module cain_test.
Handling const CLK on $memory\mem[4]$6540 ($dff) from module cain_test (removing D path).
Setting constant 0-bit at position 0 on $memory\mem[4]$6540 ($dff) from module cain_test.
Setting constant 0-bit at position 1 on $memory\mem[4]$6540 ($dff) from module cain_test.
Setting constant 0-bit at position 2 on $memory\mem[4]$6540 ($dff) from module cain_test.
Setting constant 1-bit at position 3 on $memory\mem[4]$6540 ($dff) from module cain_test.
Setting constant 1-bit at position 4 on $memory\mem[4]$6540 ($dff) from module cain_test.
Setting constant 0-bit at position 5 on $memory\mem[4]$6540 ($dff) from module cain_test.
Setting constant 1-bit at position 6 on $memory\mem[4]$6540 ($dff) from module cain_test.
Setting constant 0-bit at position 7 on $memory\mem[4]$6540 ($dff) from module cain_test.
Handling const CLK on $memory\mem[5]$6542 ($dff) from module cain_test (removing D path).
Setting constant 0-bit at position 0 on $memory\mem[5]$6542 ($dff) from module cain_test.
Setting constant 0-bit at position 1 on $memory\mem[5]$6542 ($dff) from module cain_test.
Setting constant 0-bit at position 2 on $memory\mem[5]$6542 ($dff) from module cain_test.
Setting constant 0-bit at position 3 on $memory\mem[5]$6542 ($dff) from module cain_test.
Setting constant 0-bit at position 4 on $memory\mem[5]$6542 ($dff) from module cain_test.
Setting constant 1-bit at position 5 on $memory\mem[5]$6542 ($dff) from module cain_test.
Setting constant 0-bit at position 6 on $memory\mem[5]$6542 ($dff) from module cain_test.
Setting constant 0-bit at position 7 on $memory\mem[5]$6542 ($dff) from module cain_test.
Handling const CLK on $memory\mem[6]$6544 ($dff) from module cain_test (removing D path).
Setting constant 1-bit at position 0 on $memory\mem[6]$6544 ($dff) from module cain_test.
Setting constant 1-bit at position 1 on $memory\mem[6]$6544 ($dff) from module cain_test.
Setting constant 0-bit at position 2 on $memory\mem[6]$6544 ($dff) from module cain_test.
Setting constant 0-bit at position 3 on $memory\mem[6]$6544 ($dff) from module cain_test.
Setting constant 0-bit at position 4 on $memory\mem[6]$6544 ($dff) from module cain_test.
Setting constant 0-bit at position 5 on $memory\mem[6]$6544 ($dff) from module cain_test.
Setting constant 1-bit at position 6 on $memory\mem[6]$6544 ($dff) from module cain_test.
Setting constant 0-bit at position 7 on $memory\mem[6]$6544 ($dff) from module cain_test.
Handling const CLK on $memory\mem[7]$6546 ($dff) from module cain_test (removing D path).
Setting constant 0-bit at position 0 on $memory\mem[7]$6546 ($dff) from module cain_test.
Setting constant 0-bit at position 1 on $memory\mem[7]$6546 ($dff) from module cain_test.
Setting constant 0-bit at position 2 on $memory\mem[7]$6546 ($dff) from module cain_test.
Setting constant 0-bit at position 3 on $memory\mem[7]$6546 ($dff) from module cain_test.
Setting constant 1-bit at position 4 on $memory\mem[7]$6546 ($dff) from module cain_test.
Setting constant 0-bit at position 5 on $memory\mem[7]$6546 ($dff) from module cain_test.
Setting constant 1-bit at position 6 on $memory\mem[7]$6546 ($dff) from module cain_test.
Setting constant 0-bit at position 7 on $memory\mem[7]$6546 ($dff) from module cain_test.
Handling const CLK on $memory\mem[8]$6548 ($dff) from module cain_test (removing D path).
Setting constant 1-bit at position 0 on $memory\mem[8]$6548 ($dff) from module cain_test.
Setting constant 0-bit at position 1 on $memory\mem[8]$6548 ($dff) from module cain_test.
Setting constant 1-bit at position 2 on $memory\mem[8]$6548 ($dff) from module cain_test.
Setting constant 0-bit at position 3 on $memory\mem[8]$6548 ($dff) from module cain_test.
Setting constant 1-bit at position 4 on $memory\mem[8]$6548 ($dff) from module cain_test.
Setting constant 0-bit at position 5 on $memory\mem[8]$6548 ($dff) from module cain_test.
Setting constant 1-bit at position 6 on $memory\mem[8]$6548 ($dff) from module cain_test.
Setting constant 0-bit at position 7 on $memory\mem[8]$6548 ($dff) from module cain_test.
Handling const CLK on $memory\mem[9]$6550 ($dff) from module cain_test (removing D path).
Setting constant 0-bit at position 0 on $memory\mem[9]$6550 ($dff) from module cain_test.
Setting constant 0-bit at position 1 on $memory\mem[9]$6550 ($dff) from module cain_test.
Setting constant 0-bit at position 2 on $memory\mem[9]$6550 ($dff) from module cain_test.
Setting constant 0-bit at position 3 on $memory\mem[9]$6550 ($dff) from module cain_test.
Setting constant 0-bit at position 4 on $memory\mem[9]$6550 ($dff) from module cain_test.
Setting constant 1-bit at position 5 on $memory\mem[9]$6550 ($dff) from module cain_test.
Setting constant 0-bit at position 6 on $memory\mem[9]$6550 ($dff) from module cain_test.
Setting constant 0-bit at position 7 on $memory\mem[9]$6550 ($dff) from module cain_test.
Handling const CLK on $memory\mem[10]$6552 ($dff) from module cain_test (removing D path).
Setting constant 1-bit at position 0 on $memory\mem[10]$6552 ($dff) from module cain_test.
Setting constant 1-bit at position 1 on $memory\mem[10]$6552 ($dff) from module cain_test.
Setting constant 0-bit at position 2 on $memory\mem[10]$6552 ($dff) from module cain_test.
Setting constant 0-bit at position 3 on $memory\mem[10]$6552 ($dff) from module cain_test.
Setting constant 0-bit at position 4 on $memory\mem[10]$6552 ($dff) from module cain_test.
Setting constant 1-bit at position 5 on $memory\mem[10]$6552 ($dff) from module cain_test.
Setting constant 1-bit at position 6 on $memory\mem[10]$6552 ($dff) from module cain_test.
Setting constant 0-bit at position 7 on $memory\mem[10]$6552 ($dff) from module cain_test.
Handling const CLK on $memory\mem[11]$6554 ($dff) from module cain_test (removing D path).
Setting constant 1-bit at position 0 on $memory\mem[11]$6554 ($dff) from module cain_test.
Setting constant 0-bit at position 1 on $memory\mem[11]$6554 ($dff) from module cain_test.
Setting constant 0-bit at position 2 on $memory\mem[11]$6554 ($dff) from module cain_test.
Setting constant 0-bit at position 3 on $memory\mem[11]$6554 ($dff) from module cain_test.
Setting constant 0-bit at position 4 on $memory\mem[11]$6554 ($dff) from module cain_test.
Setting constant 1-bit at position 5 on $memory\mem[11]$6554 ($dff) from module cain_test.
Setting constant 1-bit at position 6 on $memory\mem[11]$6554 ($dff) from module cain_test.
Setting constant 0-bit at position 7 on $memory\mem[11]$6554 ($dff) from module cain_test.
Handling const CLK on $memory\mem[12]$6556 ($dff) from module cain_test (removing D path).
Setting constant 1-bit at position 0 on $memory\mem[12]$6556 ($dff) from module cain_test.
Setting constant 0-bit at position 1 on $memory\mem[12]$6556 ($dff) from module cain_test.
Setting constant 0-bit at position 2 on $memory\mem[12]$6556 ($dff) from module cain_test.
Setting constant 1-bit at position 3 on $memory\mem[12]$6556 ($dff) from module cain_test.
Setting constant 0-bit at position 4 on $memory\mem[12]$6556 ($dff) from module cain_test.
Setting constant 1-bit at position 5 on $memory\mem[12]$6556 ($dff) from module cain_test.
Setting constant 1-bit at position 6 on $memory\mem[12]$6556 ($dff) from module cain_test.
Setting constant 0-bit at position 7 on $memory\mem[12]$6556 ($dff) from module cain_test.
Handling const CLK on $memory\mem[13]$6558 ($dff) from module cain_test (removing D path).
Setting constant 0-bit at position 0 on $memory\mem[13]$6558 ($dff) from module cain_test.
Setting constant 1-bit at position 1 on $memory\mem[13]$6558 ($dff) from module cain_test.
Setting constant 1-bit at position 2 on $memory\mem[13]$6558 ($dff) from module cain_test.
Setting constant 1-bit at position 3 on $memory\mem[13]$6558 ($dff) from module cain_test.
Setting constant 0-bit at position 4 on $memory\mem[13]$6558 ($dff) from module cain_test.
Setting constant 1-bit at position 5 on $memory\mem[13]$6558 ($dff) from module cain_test.
Setting constant 1-bit at position 6 on $memory\mem[13]$6558 ($dff) from module cain_test.
Setting constant 0-bit at position 7 on $memory\mem[13]$6558 ($dff) from module cain_test.
Handling const CLK on $memory\mem[14]$6560 ($dff) from module cain_test (removing D path).
Setting constant 1-bit at position 0 on $memory\mem[14]$6560 ($dff) from module cain_test.
Setting constant 1-bit at position 1 on $memory\mem[14]$6560 ($dff) from module cain_test.
Setting constant 1-bit at position 2 on $memory\mem[14]$6560 ($dff) from module cain_test.
Setting constant 1-bit at position 3 on $memory\mem[14]$6560 ($dff) from module cain_test.
Setting constant 1-bit at position 4 on $memory\mem[14]$6560 ($dff) from module cain_test.
Setting constant 0-bit at position 5 on $memory\mem[14]$6560 ($dff) from module cain_test.
Setting constant 1-bit at position 6 on $memory\mem[14]$6560 ($dff) from module cain_test.
Setting constant 0-bit at position 7 on $memory\mem[14]$6560 ($dff) from module cain_test.
Handling const CLK on $memory\mem[15]$6562 ($dff) from module cain_test (removing D path).
Setting constant 0-bit at position 0 on $memory\mem[15]$6562 ($dff) from module cain_test.
Setting constant 0-bit at position 1 on $memory\mem[15]$6562 ($dff) from module cain_test.
Setting constant 1-bit at position 2 on $memory\mem[15]$6562 ($dff) from module cain_test.
Setting constant 0-bit at position 3 on $memory\mem[15]$6562 ($dff) from module cain_test.
Setting constant 1-bit at position 4 on $memory\mem[15]$6562 ($dff) from module cain_test.
Setting constant 1-bit at position 5 on $memory\mem[15]$6562 ($dff) from module cain_test.
Setting constant 1-bit at position 6 on $memory\mem[15]$6562 ($dff) from module cain_test.
Setting constant 0-bit at position 7 on $memory\mem[15]$6562 ($dff) from module cain_test.
Handling const CLK on $memory\mem[16]$6564 ($dff) from module cain_test (removing D path).
Setting constant 1-bit at position 0 on $memory\mem[16]$6564 ($dff) from module cain_test.
Setting constant 0-bit at position 1 on $memory\mem[16]$6564 ($dff) from module cain_test.
Setting constant 1-bit at position 2 on $memory\mem[16]$6564 ($dff) from module cain_test.
Setting constant 0-bit at position 3 on $memory\mem[16]$6564 ($dff) from module cain_test.
Setting constant 0-bit at position 4 on $memory\mem[16]$6564 ($dff) from module cain_test.
Setting constant 1-bit at position 5 on $memory\mem[16]$6564 ($dff) from module cain_test.
Setting constant 1-bit at position 6 on $memory\mem[16]$6564 ($dff) from module cain_test.
Setting constant 0-bit at position 7 on $memory\mem[16]$6564 ($dff) from module cain_test.
Handling const CLK on $memory\mem[17]$6566 ($dff) from module cain_test (removing D path).
Setting constant 1-bit at position 0 on $memory\mem[17]$6566 ($dff) from module cain_test.
Setting constant 1-bit at position 1 on $memory\mem[17]$6566 ($dff) from module cain_test.
Setting constant 0-bit at position 2 on $memory\mem[17]$6566 ($dff) from module cain_test.
Setting constant 0-bit at position 3 on $memory\mem[17]$6566 ($dff) from module cain_test.
Setting constant 1-bit at position 4 on $memory\mem[17]$6566 ($dff) from module cain_test.
Setting constant 1-bit at position 5 on $memory\mem[17]$6566 ($dff) from module cain_test.
Setting constant 1-bit at position 6 on $memory\mem[17]$6566 ($dff) from module cain_test.
Setting constant 0-bit at position 7 on $memory\mem[17]$6566 ($dff) from module cain_test.
Handling const CLK on $memory\mem[18]$6568 ($dff) from module cain_test (removing D path).
Setting constant 0-bit at position 0 on $memory\mem[18]$6568 ($dff) from module cain_test.
Setting constant 0-bit at position 1 on $memory\mem[18]$6568 ($dff) from module cain_test.
Setting constant 1-bit at position 2 on $memory\mem[18]$6568 ($dff) from module cain_test.
Setting constant 0-bit at position 3 on $memory\mem[18]$6568 ($dff) from module cain_test.
Setting constant 1-bit at position 4 on $memory\mem[18]$6568 ($dff) from module cain_test.
Setting constant 1-bit at position 5 on $memory\mem[18]$6568 ($dff) from module cain_test.
Setting constant 1-bit at position 6 on $memory\mem[18]$6568 ($dff) from module cain_test.
Setting constant 0-bit at position 7 on $memory\mem[18]$6568 ($dff) from module cain_test.
Handling const CLK on $memory\mem[19]$6570 ($dff) from module cain_test (removing D path).
Setting constant 0-bit at position 0 on $memory\mem[19]$6570 ($dff) from module cain_test.
Setting constant 0-bit at position 1 on $memory\mem[19]$6570 ($dff) from module cain_test.
Setting constant 0-bit at position 2 on $memory\mem[19]$6570 ($dff) from module cain_test.
Setting constant 0-bit at position 3 on $memory\mem[19]$6570 ($dff) from module cain_test.
Setting constant 0-bit at position 4 on $memory\mem[19]$6570 ($dff) from module cain_test.
Setting constant 1-bit at position 5 on $memory\mem[19]$6570 ($dff) from module cain_test.
Setting constant 0-bit at position 6 on $memory\mem[19]$6570 ($dff) from module cain_test.
Setting constant 0-bit at position 7 on $memory\mem[19]$6570 ($dff) from module cain_test.
Handling const CLK on $memory\mem[20]$6572 ($dff) from module cain_test (removing D path).
Setting constant 0-bit at position 0 on $memory\mem[20]$6572 ($dff) from module cain_test.
Setting constant 1-bit at position 1 on $memory\mem[20]$6572 ($dff) from module cain_test.
Setting constant 0-bit at position 2 on $memory\mem[20]$6572 ($dff) from module cain_test.
Setting constant 0-bit at position 3 on $memory\mem[20]$6572 ($dff) from module cain_test.
Setting constant 1-bit at position 4 on $memory\mem[20]$6572 ($dff) from module cain_test.
Setting constant 1-bit at position 5 on $memory\mem[20]$6572 ($dff) from module cain_test.
Setting constant 0-bit at position 6 on $memory\mem[20]$6572 ($dff) from module cain_test.
Setting constant 0-bit at position 7 on $memory\mem[20]$6572 ($dff) from module cain_test.
Handling const CLK on $memory\mem[21]$6574 ($dff) from module cain_test (removing D path).
Setting constant 0-bit at position 0 on $memory\mem[21]$6574 ($dff) from module cain_test.
Setting constant 0-bit at position 1 on $memory\mem[21]$6574 ($dff) from module cain_test.
Setting constant 0-bit at position 2 on $memory\mem[21]$6574 ($dff) from module cain_test.
Setting constant 0-bit at position 3 on $memory\mem[21]$6574 ($dff) from module cain_test.
Setting constant 1-bit at position 4 on $memory\mem[21]$6574 ($dff) from module cain_test.
Setting constant 1-bit at position 5 on $memory\mem[21]$6574 ($dff) from module cain_test.
Setting constant 0-bit at position 6 on $memory\mem[21]$6574 ($dff) from module cain_test.
Setting constant 0-bit at position 7 on $memory\mem[21]$6574 ($dff) from module cain_test.
Handling const CLK on $memory\mem[22]$6576 ($dff) from module cain_test (removing D path).
Setting constant 0-bit at position 0 on $memory\mem[22]$6576 ($dff) from module cain_test.
Setting constant 1-bit at position 1 on $memory\mem[22]$6576 ($dff) from module cain_test.
Setting constant 0-bit at position 2 on $memory\mem[22]$6576 ($dff) from module cain_test.
Setting constant 0-bit at position 3 on $memory\mem[22]$6576 ($dff) from module cain_test.
Setting constant 1-bit at position 4 on $memory\mem[22]$6576 ($dff) from module cain_test.
Setting constant 1-bit at position 5 on $memory\mem[22]$6576 ($dff) from module cain_test.
Setting constant 0-bit at position 6 on $memory\mem[22]$6576 ($dff) from module cain_test.
Setting constant 0-bit at position 7 on $memory\mem[22]$6576 ($dff) from module cain_test.
Handling const CLK on $memory\mem[23]$6578 ($dff) from module cain_test (removing D path).
Setting constant 1-bit at position 0 on $memory\mem[23]$6578 ($dff) from module cain_test.
Setting constant 1-bit at position 1 on $memory\mem[23]$6578 ($dff) from module cain_test.
Setting constant 0-bit at position 2 on $memory\mem[23]$6578 ($dff) from module cain_test.
Setting constant 0-bit at position 3 on $memory\mem[23]$6578 ($dff) from module cain_test.
Setting constant 1-bit at position 4 on $memory\mem[23]$6578 ($dff) from module cain_test.
Setting constant 1-bit at position 5 on $memory\mem[23]$6578 ($dff) from module cain_test.
Setting constant 0-bit at position 6 on $memory\mem[23]$6578 ($dff) from module cain_test.
Setting constant 0-bit at position 7 on $memory\mem[23]$6578 ($dff) from module cain_test.
Handling const CLK on $memory\mem[24]$6580 ($dff) from module cain_test (removing D path).
Setting constant 1-bit at position 0 on $memory\mem[24]$6580 ($dff) from module cain_test.
Setting constant 0-bit at position 1 on $memory\mem[24]$6580 ($dff) from module cain_test.
Setting constant 1-bit at position 2 on $memory\mem[24]$6580 ($dff) from module cain_test.
Setting constant 1-bit at position 3 on $memory\mem[24]$6580 ($dff) from module cain_test.
Setting constant 0-bit at position 4 on $memory\mem[24]$6580 ($dff) from module cain_test.
Setting constant 1-bit at position 5 on $memory\mem[24]$6580 ($dff) from module cain_test.
Setting constant 0-bit at position 6 on $memory\mem[24]$6580 ($dff) from module cain_test.
Setting constant 0-bit at position 7 on $memory\mem[24]$6580 ($dff) from module cain_test.
Handling const CLK on $memory\mem[25]$6582 ($dff) from module cain_test (removing D path).
Setting constant 0-bit at position 0 on $memory\mem[25]$6582 ($dff) from module cain_test.
Setting constant 0-bit at position 1 on $memory\mem[25]$6582 ($dff) from module cain_test.
Setting constant 0-bit at position 2 on $memory\mem[25]$6582 ($dff) from module cain_test.
Setting constant 0-bit at position 3 on $memory\mem[25]$6582 ($dff) from module cain_test.
Setting constant 1-bit at position 4 on $memory\mem[25]$6582 ($dff) from module cain_test.
Setting constant 1-bit at position 5 on $memory\mem[25]$6582 ($dff) from module cain_test.
Setting constant 0-bit at position 6 on $memory\mem[25]$6582 ($dff) from module cain_test.
Setting constant 0-bit at position 7 on $memory\mem[25]$6582 ($dff) from module cain_test.
Handling const CLK on $memory\mem[26]$6584 ($dff) from module cain_test (removing D path).
Setting constant 0-bit at position 0 on $memory\mem[26]$6584 ($dff) from module cain_test.
Setting constant 1-bit at position 1 on $memory\mem[26]$6584 ($dff) from module cain_test.
Setting constant 1-bit at position 2 on $memory\mem[26]$6584 ($dff) from module cain_test.
Setting constant 0-bit at position 3 on $memory\mem[26]$6584 ($dff) from module cain_test.
Setting constant 1-bit at position 4 on $memory\mem[26]$6584 ($dff) from module cain_test.
Setting constant 1-bit at position 5 on $memory\mem[26]$6584 ($dff) from module cain_test.
Setting constant 0-bit at position 6 on $memory\mem[26]$6584 ($dff) from module cain_test.
Setting constant 0-bit at position 7 on $memory\mem[26]$6584 ($dff) from module cain_test.
Handling const CLK on $memory\mem[27]$6586 ($dff) from module cain_test (removing D path).
Setting constant 1-bit at position 0 on $memory\mem[27]$6586 ($dff) from module cain_test.
Setting constant 0-bit at position 1 on $memory\mem[27]$6586 ($dff) from module cain_test.
Setting constant 1-bit at position 2 on $memory\mem[27]$6586 ($dff) from module cain_test.
Setting constant 1-bit at position 3 on $memory\mem[27]$6586 ($dff) from module cain_test.
Setting constant 0-bit at position 4 on $memory\mem[27]$6586 ($dff) from module cain_test.
Setting constant 1-bit at position 5 on $memory\mem[27]$6586 ($dff) from module cain_test.
Setting constant 0-bit at position 6 on $memory\mem[27]$6586 ($dff) from module cain_test.
Setting constant 0-bit at position 7 on $memory\mem[27]$6586 ($dff) from module cain_test.
Handling const CLK on $memory\mem[28]$6588 ($dff) from module cain_test (removing D path).
Setting constant 0-bit at position 0 on $memory\mem[28]$6588 ($dff) from module cain_test.
Setting constant 1-bit at position 1 on $memory\mem[28]$6588 ($dff) from module cain_test.
Setting constant 0-bit at position 2 on $memory\mem[28]$6588 ($dff) from module cain_test.
Setting constant 0-bit at position 3 on $memory\mem[28]$6588 ($dff) from module cain_test.
Setting constant 1-bit at position 4 on $memory\mem[28]$6588 ($dff) from module cain_test.
Setting constant 1-bit at position 5 on $memory\mem[28]$6588 ($dff) from module cain_test.
Setting constant 0-bit at position 6 on $memory\mem[28]$6588 ($dff) from module cain_test.
Setting constant 0-bit at position 7 on $memory\mem[28]$6588 ($dff) from module cain_test.
Handling const CLK on $memory\mem[29]$6590 ($dff) from module cain_test (removing D path).
Setting constant 0-bit at position 0 on $memory\mem[29]$6590 ($dff) from module cain_test.
Setting constant 1-bit at position 1 on $memory\mem[29]$6590 ($dff) from module cain_test.
Setting constant 1-bit at position 2 on $memory\mem[29]$6590 ($dff) from module cain_test.
Setting constant 0-bit at position 3 on $memory\mem[29]$6590 ($dff) from module cain_test.
Setting constant 1-bit at position 4 on $memory\mem[29]$6590 ($dff) from module cain_test.
Setting constant 1-bit at position 5 on $memory\mem[29]$6590 ($dff) from module cain_test.
Setting constant 0-bit at position 6 on $memory\mem[29]$6590 ($dff) from module cain_test.
Setting constant 0-bit at position 7 on $memory\mem[29]$6590 ($dff) from module cain_test.
Handling const CLK on $memory\mem[30]$6592 ($dff) from module cain_test (removing D path).
Setting constant 0-bit at position 0 on $memory\mem[30]$6592 ($dff) from module cain_test.
Setting constant 0-bit at position 1 on $memory\mem[30]$6592 ($dff) from module cain_test.
Setting constant 0-bit at position 2 on $memory\mem[30]$6592 ($dff) from module cain_test.
Setting constant 0-bit at position 3 on $memory\mem[30]$6592 ($dff) from module cain_test.
Setting constant 0-bit at position 4 on $memory\mem[30]$6592 ($dff) from module cain_test.
Setting constant 1-bit at position 5 on $memory\mem[30]$6592 ($dff) from module cain_test.
Setting constant 0-bit at position 6 on $memory\mem[30]$6592 ($dff) from module cain_test.
Setting constant 0-bit at position 7 on $memory\mem[30]$6592 ($dff) from module cain_test.
Handling const CLK on $memory\mem[31]$6594 ($dff) from module cain_test (removing D path).
Setting constant 1-bit at position 0 on $memory\mem[31]$6594 ($dff) from module cain_test.
Setting constant 0-bit at position 1 on $memory\mem[31]$6594 ($dff) from module cain_test.
Setting constant 0-bit at position 2 on $memory\mem[31]$6594 ($dff) from module cain_test.
Setting constant 0-bit at position 3 on $memory\mem[31]$6594 ($dff) from module cain_test.
Setting constant 1-bit at position 4 on $memory\mem[31]$6594 ($dff) from module cain_test.
Setting constant 1-bit at position 5 on $memory\mem[31]$6594 ($dff) from module cain_test.
Setting constant 0-bit at position 6 on $memory\mem[31]$6594 ($dff) from module cain_test.
Setting constant 0-bit at position 7 on $memory\mem[31]$6594 ($dff) from module cain_test.
Handling const CLK on $memory\mem[32]$6596 ($dff) from module cain_test (removing D path).
Setting constant 0-bit at position 0 on $memory\mem[32]$6596 ($dff) from module cain_test.
Setting constant 0-bit at position 1 on $memory\mem[32]$6596 ($dff) from module cain_test.
Setting constant 0-bit at position 2 on $memory\mem[32]$6596 ($dff) from module cain_test.
Setting constant 1-bit at position 3 on $memory\mem[32]$6596 ($dff) from module cain_test.
Setting constant 1-bit at position 4 on $memory\mem[32]$6596 ($dff) from module cain_test.
Setting constant 1-bit at position 5 on $memory\mem[32]$6596 ($dff) from module cain_test.
Setting constant 0-bit at position 6 on $memory\mem[32]$6596 ($dff) from module cain_test.
Setting constant 0-bit at position 7 on $memory\mem[32]$6596 ($dff) from module cain_test.
Handling const CLK on $memory\mem[33]$6598 ($dff) from module cain_test (removing D path).
Setting constant 0-bit at position 0 on $memory\mem[33]$6598 ($dff) from module cain_test.
Setting constant 1-bit at position 1 on $memory\mem[33]$6598 ($dff) from module cain_test.
Setting constant 0-bit at position 2 on $memory\mem[33]$6598 ($dff) from module cain_test.
Setting constant 1-bit at position 3 on $memory\mem[33]$6598 ($dff) from module cain_test.
Setting constant 1-bit at position 4 on $memory\mem[33]$6598 ($dff) from module cain_test.
Setting constant 1-bit at position 5 on $memory\mem[33]$6598 ($dff) from module cain_test.
Setting constant 0-bit at position 6 on $memory\mem[33]$6598 ($dff) from module cain_test.
Setting constant 0-bit at position 7 on $memory\mem[33]$6598 ($dff) from module cain_test.
Handling const CLK on $memory\mem[34]$6600 ($dff) from module cain_test (removing D path).
Setting constant 1-bit at position 0 on $memory\mem[34]$6600 ($dff) from module cain_test.
Setting constant 0-bit at position 1 on $memory\mem[34]$6600 ($dff) from module cain_test.
Setting constant 1-bit at position 2 on $memory\mem[34]$6600 ($dff) from module cain_test.
Setting constant 0-bit at position 3 on $memory\mem[34]$6600 ($dff) from module cain_test.
Setting constant 1-bit at position 4 on $memory\mem[34]$6600 ($dff) from module cain_test.
Setting constant 1-bit at position 5 on $memory\mem[34]$6600 ($dff) from module cain_test.
Setting constant 0-bit at position 6 on $memory\mem[34]$6600 ($dff) from module cain_test.
Setting constant 0-bit at position 7 on $memory\mem[34]$6600 ($dff) from module cain_test.
Handling const CLK on $memory\mem[35]$6602 ($dff) from module cain_test (removing D path).
Setting constant 1-bit at position 0 on $memory\mem[35]$6602 ($dff) from module cain_test.
Setting constant 1-bit at position 1 on $memory\mem[35]$6602 ($dff) from module cain_test.
Setting constant 0-bit at position 2 on $memory\mem[35]$6602 ($dff) from module cain_test.
Setting constant 0-bit at position 3 on $memory\mem[35]$6602 ($dff) from module cain_test.
Setting constant 1-bit at position 4 on $memory\mem[35]$6602 ($dff) from module cain_test.
Setting constant 1-bit at position 5 on $memory\mem[35]$6602 ($dff) from module cain_test.
Setting constant 0-bit at position 6 on $memory\mem[35]$6602 ($dff) from module cain_test.
Setting constant 0-bit at position 7 on $memory\mem[35]$6602 ($dff) from module cain_test.
Handling const CLK on $memory\mem[36]$6604 ($dff) from module cain_test (removing D path).
Setting constant 0-bit at position 0 on $memory\mem[36]$6604 ($dff) from module cain_test.
Setting constant 1-bit at position 1 on $memory\mem[36]$6604 ($dff) from module cain_test.
Setting constant 0-bit at position 2 on $memory\mem[36]$6604 ($dff) from module cain_test.
Setting constant 1-bit at position 3 on $memory\mem[36]$6604 ($dff) from module cain_test.
Setting constant 1-bit at position 4 on $memory\mem[36]$6604 ($dff) from module cain_test.
Setting constant 1-bit at position 5 on $memory\mem[36]$6604 ($dff) from module cain_test.
Setting constant 0-bit at position 6 on $memory\mem[36]$6604 ($dff) from module cain_test.
Setting constant 0-bit at position 7 on $memory\mem[36]$6604 ($dff) from module cain_test.
Handling const CLK on $memory\mem[37]$6606 ($dff) from module cain_test (removing D path).
Setting constant 1-bit at position 0 on $memory\mem[37]$6606 ($dff) from module cain_test.
Setting constant 0-bit at position 1 on $memory\mem[37]$6606 ($dff) from module cain_test.
Setting constant 0-bit at position 2 on $memory\mem[37]$6606 ($dff) from module cain_test.
Setting constant 0-bit at position 3 on $memory\mem[37]$6606 ($dff) from module cain_test.
Setting constant 1-bit at position 4 on $memory\mem[37]$6606 ($dff) from module cain_test.
Setting constant 1-bit at position 5 on $memory\mem[37]$6606 ($dff) from module cain_test.
Setting constant 0-bit at position 6 on $memory\mem[37]$6606 ($dff) from module cain_test.
Setting constant 0-bit at position 7 on $memory\mem[37]$6606 ($dff) from module cain_test.
Handling const CLK on $memory\mem[38]$6608 ($dff) from module cain_test (removing D path).
Setting constant 0-bit at position 0 on $memory\mem[38]$6608 ($dff) from module cain_test.
Setting constant 0-bit at position 1 on $memory\mem[38]$6608 ($dff) from module cain_test.
Setting constant 0-bit at position 2 on $memory\mem[38]$6608 ($dff) from module cain_test.
Setting constant 0-bit at position 3 on $memory\mem[38]$6608 ($dff) from module cain_test.
Setting constant 1-bit at position 4 on $memory\mem[38]$6608 ($dff) from module cain_test.
Setting constant 1-bit at position 5 on $memory\mem[38]$6608 ($dff) from module cain_test.
Setting constant 0-bit at position 6 on $memory\mem[38]$6608 ($dff) from module cain_test.
Setting constant 0-bit at position 7 on $memory\mem[38]$6608 ($dff) from module cain_test.
Handling const CLK on $memory\mem[39]$6610 ($dff) from module cain_test (removing D path).
Setting constant 0-bit at position 0 on $memory\mem[39]$6610 ($dff) from module cain_test.
Setting constant 0-bit at position 1 on $memory\mem[39]$6610 ($dff) from module cain_test.
Setting constant 0-bit at position 2 on $memory\mem[39]$6610 ($dff) from module cain_test.
Setting constant 0-bit at position 3 on $memory\mem[39]$6610 ($dff) from module cain_test.
Setting constant 0-bit at position 4 on $memory\mem[39]$6610 ($dff) from module cain_test.
Setting constant 0-bit at position 5 on $memory\mem[39]$6610 ($dff) from module cain_test.
Setting constant 0-bit at position 6 on $memory\mem[39]$6610 ($dff) from module cain_test.
Setting constant 0-bit at position 7 on $memory\mem[39]$6610 ($dff) from module cain_test.

24.33.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \cain_test..
Removed 0 unused cells and 126 unused wires.

24.33.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module cain_test.

24.33.9. Rerunning OPT passes. (Maybe there is more to do..)

24.33.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \cain_test..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.

24.33.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \cain_test.
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][5][0]$6705:
      Old ports: A=8'01001100, B=8'01101001, Y=$memory\mem$rdmux[0][4][0]$a$6658
      New ports: A=2'10, B=2'01, Y={ $memory\mem$rdmux[0][4][0]$a$6658 [2] $memory\mem$rdmux[0][4][0]$a$6658 [0] }
      New connections: { $memory\mem$rdmux[0][4][0]$a$6658 [7:3] $memory\mem$rdmux[0][4][0]$a$6658 [1] } = { 2'01 $memory\mem$rdmux[0][4][0]$a$6658 [0] 3'010 }
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][5][10]$6735:
      Old ports: A=8'00110010, B=8'00110000, Y=$memory\mem$rdmux[0][4][5]$a$6673
      New ports: A=1'1, B=1'0, Y=$memory\mem$rdmux[0][4][5]$a$6673 [1]
      New connections: { $memory\mem$rdmux[0][4][5]$a$6673 [7:2] $memory\mem$rdmux[0][4][5]$a$6673 [0] } = 7'0011000
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][5][11]$6738:
      Old ports: A=8'00110010, B=8'00110011, Y=$memory\mem$rdmux[0][4][5]$b$6674
      New ports: A=1'0, B=1'1, Y=$memory\mem$rdmux[0][4][5]$b$6674 [0]
      New connections: $memory\mem$rdmux[0][4][5]$b$6674 [7:1] = 7'0011001
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][5][12]$6741:
      Old ports: A=8'00101101, B=8'00110000, Y=$memory\mem$rdmux[0][4][6]$a$6676
      New ports: A=2'01, B=2'10, Y={ $memory\mem$rdmux[0][4][6]$a$6676 [4] $memory\mem$rdmux[0][4][6]$a$6676 [0] }
      New connections: { $memory\mem$rdmux[0][4][6]$a$6676 [7:5] $memory\mem$rdmux[0][4][6]$a$6676 [3:1] } = { 3'001 $memory\mem$rdmux[0][4][6]$a$6676 [0] $memory\mem$rdmux[0][4][6]$a$6676 [0] 1'0 }
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][5][13]$6744:
      Old ports: A=8'00110110, B=8'00101101, Y=$memory\mem$rdmux[0][4][6]$b$6677
      New ports: A=2'10, B=2'01, Y=$memory\mem$rdmux[0][4][6]$b$6677 [1:0]
      New connections: $memory\mem$rdmux[0][4][6]$b$6677 [7:2] = { 3'001 $memory\mem$rdmux[0][4][6]$b$6677 [1:0] 1'1 }
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][5][14]$6747:
      Old ports: A=8'00110010, B=8'00110110, Y=$memory\mem$rdmux[0][4][7]$a$6679
      New ports: A=1'0, B=1'1, Y=$memory\mem$rdmux[0][4][7]$a$6679 [2]
      New connections: { $memory\mem$rdmux[0][4][7]$a$6679 [7:3] $memory\mem$rdmux[0][4][7]$a$6679 [1:0] } = 7'0011010
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][5][15]$6750:
      Old ports: A=8'00100000, B=8'00110001, Y=$memory\mem$rdmux[0][4][7]$b$6680
      New ports: A=1'0, B=1'1, Y=$memory\mem$rdmux[0][4][7]$b$6680 [0]
      New connections: $memory\mem$rdmux[0][4][7]$b$6680 [7:1] = { 3'001 $memory\mem$rdmux[0][4][7]$b$6680 [0] 3'000 }
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][5][16]$6753:
      Old ports: A=8'00111000, B=8'00111010, Y=$memory\mem$rdmux[0][4][8]$a$6682
      New ports: A=1'0, B=1'1, Y=$memory\mem$rdmux[0][4][8]$a$6682 [1]
      New connections: { $memory\mem$rdmux[0][4][8]$a$6682 [7:2] $memory\mem$rdmux[0][4][8]$a$6682 [0] } = 7'0011100
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][5][17]$6756:
      Old ports: A=8'00110101, B=8'00110011, Y=$memory\mem$rdmux[0][4][8]$b$6683
      New ports: A=2'10, B=2'01, Y=$memory\mem$rdmux[0][4][8]$b$6683 [2:1]
      New connections: { $memory\mem$rdmux[0][4][8]$b$6683 [7:3] $memory\mem$rdmux[0][4][8]$b$6683 [0] } = 6'001101
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][5][18]$6759:
      Old ports: A=8'00111010, B=8'00110001, Y=$memory\mem$rdmux[0][4][9]$a$6685
      New ports: A=2'10, B=2'01, Y=$memory\mem$rdmux[0][4][9]$a$6685 [1:0]
      New connections: $memory\mem$rdmux[0][4][9]$a$6685 [7:2] = { 4'0011 $memory\mem$rdmux[0][4][9]$a$6685 [1] 1'0 }
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][5][19]$6762:
      Old ports: A=8'00110000, B=8'00000000, Y=$memory\mem$rdmux[0][4][9]$b$6686
      New ports: A=1'1, B=1'0, Y=$memory\mem$rdmux[0][4][9]$b$6686 [4]
      New connections: { $memory\mem$rdmux[0][4][9]$b$6686 [7:5] $memory\mem$rdmux[0][4][9]$b$6686 [3:0] } = { 2'00 $memory\mem$rdmux[0][4][9]$b$6686 [4] 4'0000 }
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][5][1]$6708:
      Old ports: A=8'01110100, B=8'01100101, Y=$memory\mem$rdmux[0][4][0]$b$6659
      New ports: A=2'10, B=2'01, Y={ $memory\mem$rdmux[0][4][0]$b$6659 [4] $memory\mem$rdmux[0][4][0]$b$6659 [0] }
      New connections: { $memory\mem$rdmux[0][4][0]$b$6659 [7:5] $memory\mem$rdmux[0][4][0]$b$6659 [3:1] } = 6'011010
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][5][2]$6711:
      Old ports: A=8'01011000, B=8'00100000, Y=$memory\mem$rdmux[0][4][1]$a$6661
      New ports: A=2'01, B=2'10, Y={ $memory\mem$rdmux[0][4][1]$a$6661 [5] $memory\mem$rdmux[0][4][1]$a$6661 [3] }
      New connections: { $memory\mem$rdmux[0][4][1]$a$6661 [7:6] $memory\mem$rdmux[0][4][1]$a$6661 [4] $memory\mem$rdmux[0][4][1]$a$6661 [2:0] } = { 1'0 $memory\mem$rdmux[0][4][1]$a$6661 [3] $memory\mem$rdmux[0][4][1]$a$6661 [3] 3'000 }
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][5][3]$6714:
      Old ports: A=8'01000011, B=8'01010000, Y=$memory\mem$rdmux[0][4][1]$b$6662
      New ports: A=2'01, B=2'10, Y={ $memory\mem$rdmux[0][4][1]$b$6662 [4] $memory\mem$rdmux[0][4][1]$b$6662 [0] }
      New connections: { $memory\mem$rdmux[0][4][1]$b$6662 [7:5] $memory\mem$rdmux[0][4][1]$b$6662 [3:1] } = { 5'01000 $memory\mem$rdmux[0][4][1]$b$6662 [0] }
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][5][4]$6717:
      Old ports: A=8'01010101, B=8'00100000, Y=$memory\mem$rdmux[0][4][2]$a$6664
      New ports: A=2'01, B=2'10, Y={ $memory\mem$rdmux[0][4][2]$a$6664 [5] $memory\mem$rdmux[0][4][2]$a$6664 [0] }
      New connections: { $memory\mem$rdmux[0][4][2]$a$6664 [7:6] $memory\mem$rdmux[0][4][2]$a$6664 [4:1] } = { 1'0 $memory\mem$rdmux[0][4][2]$a$6664 [0] $memory\mem$rdmux[0][4][2]$a$6664 [0] 1'0 $memory\mem$rdmux[0][4][2]$a$6664 [0] 1'0 }
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][5][5]$6720:
      Old ports: A=8'01100011, B=8'01100001, Y=$memory\mem$rdmux[0][4][2]$b$6665
      New ports: A=1'1, B=1'0, Y=$memory\mem$rdmux[0][4][2]$b$6665 [1]
      New connections: { $memory\mem$rdmux[0][4][2]$b$6665 [7:2] $memory\mem$rdmux[0][4][2]$b$6665 [0] } = 7'0110001
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][5][6]$6723:
      Old ports: A=8'01101001, B=8'01101110, Y=$memory\mem$rdmux[0][4][3]$a$6667
      New ports: A=2'01, B=2'10, Y=$memory\mem$rdmux[0][4][3]$a$6667 [1:0]
      New connections: $memory\mem$rdmux[0][4][3]$a$6667 [7:2] = { 5'01101 $memory\mem$rdmux[0][4][3]$a$6667 [1] }
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][5][7]$6726:
      Old ports: A=8'01011111, B=8'01110100, Y=$memory\mem$rdmux[0][4][3]$b$6668
      New ports: A=2'01, B=2'10, Y={ $memory\mem$rdmux[0][4][3]$b$6668 [5] $memory\mem$rdmux[0][4][3]$b$6668 [0] }
      New connections: { $memory\mem$rdmux[0][4][3]$b$6668 [7:6] $memory\mem$rdmux[0][4][3]$b$6668 [4:1] } = { 3'011 $memory\mem$rdmux[0][4][3]$b$6668 [0] 1'1 $memory\mem$rdmux[0][4][3]$b$6668 [0] }
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][5][8]$6729:
      Old ports: A=8'01100101, B=8'01110011, Y=$memory\mem$rdmux[0][4][4]$a$6670
      New ports: A=2'10, B=2'01, Y=$memory\mem$rdmux[0][4][4]$a$6670 [2:1]
      New connections: { $memory\mem$rdmux[0][4][4]$a$6670 [7:3] $memory\mem$rdmux[0][4][4]$a$6670 [0] } = { 3'011 $memory\mem$rdmux[0][4][4]$a$6670 [1] 2'01 }
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][5][9]$6732:
      Old ports: A=8'01110100, B=8'00100000, Y=$memory\mem$rdmux[0][4][4]$b$6671
      New ports: A=1'1, B=1'0, Y=$memory\mem$rdmux[0][4][4]$b$6671 [2]
      New connections: { $memory\mem$rdmux[0][4][4]$b$6671 [7:3] $memory\mem$rdmux[0][4][4]$b$6671 [1:0] } = { 1'0 $memory\mem$rdmux[0][4][4]$b$6671 [2] 1'1 $memory\mem$rdmux[0][4][4]$b$6671 [2] 3'000 }
  Optimizing cells in module \cain_test.
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][4][0]$6657:
      Old ports: A=$memory\mem$rdmux[0][4][0]$a$6658, B=$memory\mem$rdmux[0][4][0]$b$6659, Y=$memory\mem$rdmux[0][3][0]$a$6634
      New ports: A={ $memory\mem$rdmux[0][4][0]$a$6658 [0] 2'01 $memory\mem$rdmux[0][4][0]$a$6658 [2] $memory\mem$rdmux[0][4][0]$a$6658 [0] }, B={ 1'1 $memory\mem$rdmux[0][4][0]$b$6659 [4] 2'01 $memory\mem$rdmux[0][4][0]$b$6659 [0] }, Y={ $memory\mem$rdmux[0][3][0]$a$6634 [5:2] $memory\mem$rdmux[0][3][0]$a$6634 [0] }
      New connections: { $memory\mem$rdmux[0][3][0]$a$6634 [7:6] $memory\mem$rdmux[0][3][0]$a$6634 [1] } = 3'010
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][4][1]$6660:
      Old ports: A=$memory\mem$rdmux[0][4][1]$a$6661, B=$memory\mem$rdmux[0][4][1]$b$6662, Y=$memory\mem$rdmux[0][3][0]$b$6635
      New ports: A={ $memory\mem$rdmux[0][4][1]$a$6661 [3] $memory\mem$rdmux[0][4][1]$a$6661 [5] $memory\mem$rdmux[0][4][1]$a$6661 [3] $memory\mem$rdmux[0][4][1]$a$6661 [3] 1'0 }, B={ 2'10 $memory\mem$rdmux[0][4][1]$b$6662 [4] 1'0 $memory\mem$rdmux[0][4][1]$b$6662 [0] }, Y={ $memory\mem$rdmux[0][3][0]$b$6635 [6:3] $memory\mem$rdmux[0][3][0]$b$6635 [0] }
      New connections: { $memory\mem$rdmux[0][3][0]$b$6635 [7] $memory\mem$rdmux[0][3][0]$b$6635 [2:1] } = { 2'00 $memory\mem$rdmux[0][3][0]$b$6635 [0] }
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][4][2]$6663:
      Old ports: A=$memory\mem$rdmux[0][4][2]$a$6664, B=$memory\mem$rdmux[0][4][2]$b$6665, Y=$memory\mem$rdmux[0][3][1]$a$6637
      New ports: A={ $memory\mem$rdmux[0][4][2]$a$6664 [5] $memory\mem$rdmux[0][4][2]$a$6664 [0] 1'0 $memory\mem$rdmux[0][4][2]$a$6664 [0] }, B={ 2'10 $memory\mem$rdmux[0][4][2]$b$6665 [1] 1'1 }, Y={ $memory\mem$rdmux[0][3][1]$a$6637 [5] $memory\mem$rdmux[0][3][1]$a$6637 [2:0] }
      New connections: { $memory\mem$rdmux[0][3][1]$a$6637 [7:6] $memory\mem$rdmux[0][3][1]$a$6637 [4:3] } = { 1'0 $memory\mem$rdmux[0][3][1]$a$6637 [0] $memory\mem$rdmux[0][3][1]$a$6637 [2] 1'0 }
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][4][3]$6666:
      Old ports: A=$memory\mem$rdmux[0][4][3]$a$6667, B=$memory\mem$rdmux[0][4][3]$b$6668, Y=$memory\mem$rdmux[0][3][1]$b$6638
      New ports: A={ 3'101 $memory\mem$rdmux[0][4][3]$a$6667 [1] $memory\mem$rdmux[0][4][3]$a$6667 [1:0] }, B={ $memory\mem$rdmux[0][4][3]$b$6668 [5] 1'1 $memory\mem$rdmux[0][4][3]$b$6668 [0] 1'1 $memory\mem$rdmux[0][4][3]$b$6668 [0] $memory\mem$rdmux[0][4][3]$b$6668 [0] }, Y=$memory\mem$rdmux[0][3][1]$b$6638 [5:0]
      New connections: $memory\mem$rdmux[0][3][1]$b$6638 [7:6] = 2'01
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][4][4]$6669:
      Old ports: A=$memory\mem$rdmux[0][4][4]$a$6670, B=$memory\mem$rdmux[0][4][4]$b$6671, Y=$memory\mem$rdmux[0][3][2]$a$6640
      New ports: A={ 1'1 $memory\mem$rdmux[0][4][4]$a$6670 [1] $memory\mem$rdmux[0][4][4]$a$6670 [2:1] 1'1 }, B={ $memory\mem$rdmux[0][4][4]$b$6671 [2] $memory\mem$rdmux[0][4][4]$b$6671 [2] $memory\mem$rdmux[0][4][4]$b$6671 [2] 2'00 }, Y={ $memory\mem$rdmux[0][3][2]$a$6640 [6] $memory\mem$rdmux[0][3][2]$a$6640 [4] $memory\mem$rdmux[0][3][2]$a$6640 [2:0] }
      New connections: { $memory\mem$rdmux[0][3][2]$a$6640 [7] $memory\mem$rdmux[0][3][2]$a$6640 [5] $memory\mem$rdmux[0][3][2]$a$6640 [3] } = 3'010
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][4][5]$6672:
      Old ports: A=$memory\mem$rdmux[0][4][5]$a$6673, B=$memory\mem$rdmux[0][4][5]$b$6674, Y=$memory\mem$rdmux[0][3][2]$b$6641
      New ports: A={ $memory\mem$rdmux[0][4][5]$a$6673 [1] 1'0 }, B={ 1'1 $memory\mem$rdmux[0][4][5]$b$6674 [0] }, Y=$memory\mem$rdmux[0][3][2]$b$6641 [1:0]
      New connections: $memory\mem$rdmux[0][3][2]$b$6641 [7:2] = 6'001100
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][4][6]$6675:
      Old ports: A=$memory\mem$rdmux[0][4][6]$a$6676, B=$memory\mem$rdmux[0][4][6]$b$6677, Y=$memory\mem$rdmux[0][3][3]$a$6643
      New ports: A={ $memory\mem$rdmux[0][4][6]$a$6676 [4] $memory\mem$rdmux[0][4][6]$a$6676 [0] 1'0 $memory\mem$rdmux[0][4][6]$a$6676 [0] }, B={ $memory\mem$rdmux[0][4][6]$b$6677 [1] 1'1 $memory\mem$rdmux[0][4][6]$b$6677 [1:0] }, Y={ $memory\mem$rdmux[0][3][3]$a$6643 [4] $memory\mem$rdmux[0][3][3]$a$6643 [2:0] }
      New connections: { $memory\mem$rdmux[0][3][3]$a$6643 [7:5] $memory\mem$rdmux[0][3][3]$a$6643 [3] } = { 3'001 $memory\mem$rdmux[0][3][3]$a$6643 [0] }
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][4][7]$6678:
      Old ports: A=$memory\mem$rdmux[0][4][7]$a$6679, B=$memory\mem$rdmux[0][4][7]$b$6680, Y=$memory\mem$rdmux[0][3][3]$b$6644
      New ports: A={ 1'1 $memory\mem$rdmux[0][4][7]$a$6679 [2] 2'10 }, B={ $memory\mem$rdmux[0][4][7]$b$6680 [0] 2'00 $memory\mem$rdmux[0][4][7]$b$6680 [0] }, Y={ $memory\mem$rdmux[0][3][3]$b$6644 [4] $memory\mem$rdmux[0][3][3]$b$6644 [2:0] }
      New connections: { $memory\mem$rdmux[0][3][3]$b$6644 [7:5] $memory\mem$rdmux[0][3][3]$b$6644 [3] } = 4'0010
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][4][8]$6681:
      Old ports: A=$memory\mem$rdmux[0][4][8]$a$6682, B=$memory\mem$rdmux[0][4][8]$b$6683, Y=$memory\mem$rdmux[0][3][4]$a$6646
      New ports: A={ 2'10 $memory\mem$rdmux[0][4][8]$a$6682 [1] 1'0 }, B={ 1'0 $memory\mem$rdmux[0][4][8]$b$6683 [2:1] 1'1 }, Y=$memory\mem$rdmux[0][3][4]$a$6646 [3:0]
      New connections: $memory\mem$rdmux[0][3][4]$a$6646 [7:4] = 4'0011
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][4][9]$6684:
      Old ports: A=$memory\mem$rdmux[0][4][9]$a$6685, B=$memory\mem$rdmux[0][4][9]$b$6686, Y=$memory\mem$rdmux[0][3][4]$b$6647
      New ports: A={ 1'1 $memory\mem$rdmux[0][4][9]$a$6685 [1:0] }, B={ $memory\mem$rdmux[0][4][9]$b$6686 [4] 2'00 }, Y={ $memory\mem$rdmux[0][3][4]$b$6647 [4] $memory\mem$rdmux[0][3][4]$b$6647 [1:0] }
      New connections: { $memory\mem$rdmux[0][3][4]$b$6647 [7:5] $memory\mem$rdmux[0][3][4]$b$6647 [3:2] } = { 2'00 $memory\mem$rdmux[0][3][4]$b$6647 [4] $memory\mem$rdmux[0][3][4]$b$6647 [1] 1'0 }
  Optimizing cells in module \cain_test.
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][3][0]$6633:
      Old ports: A=$memory\mem$rdmux[0][3][0]$a$6634, B=$memory\mem$rdmux[0][3][0]$b$6635, Y=$memory\mem$rdmux[0][2][0]$a$6622
      New ports: A={ 1'1 $memory\mem$rdmux[0][3][0]$a$6634 [5:2] 1'0 $memory\mem$rdmux[0][3][0]$a$6634 [0] }, B={ $memory\mem$rdmux[0][3][0]$b$6635 [6:3] 1'0 $memory\mem$rdmux[0][3][0]$b$6635 [0] $memory\mem$rdmux[0][3][0]$b$6635 [0] }, Y=$memory\mem$rdmux[0][2][0]$a$6622 [6:0]
      New connections: $memory\mem$rdmux[0][2][0]$a$6622 [7] = 1'0
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][3][1]$6636:
      Old ports: A=$memory\mem$rdmux[0][3][1]$a$6637, B=$memory\mem$rdmux[0][3][1]$b$6638, Y=$memory\mem$rdmux[0][2][0]$b$6623
      New ports: A={ $memory\mem$rdmux[0][3][1]$a$6637 [0] $memory\mem$rdmux[0][3][1]$a$6637 [5] $memory\mem$rdmux[0][3][1]$a$6637 [2] 1'0 $memory\mem$rdmux[0][3][1]$a$6637 [2:0] }, B={ 1'1 $memory\mem$rdmux[0][3][1]$b$6638 [5:0] }, Y=$memory\mem$rdmux[0][2][0]$b$6623 [6:0]
      New connections: $memory\mem$rdmux[0][2][0]$b$6623 [7] = 1'0
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][3][2]$6639:
      Old ports: A=$memory\mem$rdmux[0][3][2]$a$6640, B=$memory\mem$rdmux[0][3][2]$b$6641, Y=$memory\mem$rdmux[0][2][1]$a$6625
      New ports: A={ $memory\mem$rdmux[0][3][2]$a$6640 [6] $memory\mem$rdmux[0][3][2]$a$6640 [4] $memory\mem$rdmux[0][3][2]$a$6640 [2:0] }, B={ 3'010 $memory\mem$rdmux[0][3][2]$b$6641 [1:0] }, Y={ $memory\mem$rdmux[0][2][1]$a$6625 [6] $memory\mem$rdmux[0][2][1]$a$6625 [4] $memory\mem$rdmux[0][2][1]$a$6625 [2:0] }
      New connections: { $memory\mem$rdmux[0][2][1]$a$6625 [7] $memory\mem$rdmux[0][2][1]$a$6625 [5] $memory\mem$rdmux[0][2][1]$a$6625 [3] } = 3'010
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][3][3]$6642:
      Old ports: A=$memory\mem$rdmux[0][3][3]$a$6643, B=$memory\mem$rdmux[0][3][3]$b$6644, Y=$memory\mem$rdmux[0][2][1]$b$6626
      New ports: A={ $memory\mem$rdmux[0][3][3]$a$6643 [4] $memory\mem$rdmux[0][3][3]$a$6643 [0] $memory\mem$rdmux[0][3][3]$a$6643 [2:0] }, B={ $memory\mem$rdmux[0][3][3]$b$6644 [4] 1'0 $memory\mem$rdmux[0][3][3]$b$6644 [2:0] }, Y=$memory\mem$rdmux[0][2][1]$b$6626 [4:0]
      New connections: $memory\mem$rdmux[0][2][1]$b$6626 [7:5] = 3'001
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][3][4]$6645:
      Old ports: A=$memory\mem$rdmux[0][3][4]$a$6646, B=$memory\mem$rdmux[0][3][4]$b$6647, Y=$memory\mem$rdmux[0][2][2]$a$6628
      New ports: A={ 1'1 $memory\mem$rdmux[0][3][4]$a$6646 [3:0] }, B={ $memory\mem$rdmux[0][3][4]$b$6647 [4] $memory\mem$rdmux[0][3][4]$b$6647 [1] 1'0 $memory\mem$rdmux[0][3][4]$b$6647 [1:0] }, Y=$memory\mem$rdmux[0][2][2]$a$6628 [4:0]
      New connections: $memory\mem$rdmux[0][2][2]$a$6628 [7:5] = { 2'00 $memory\mem$rdmux[0][2][2]$a$6628 [4] }
  Optimizing cells in module \cain_test.
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][2][0]$6621:
      Old ports: A=$memory\mem$rdmux[0][2][0]$a$6622, B=$memory\mem$rdmux[0][2][0]$b$6623, Y=$memory\mem$rdmux[0][1][0]$a$6616
      New ports: A=$memory\mem$rdmux[0][2][0]$a$6622 [6:0], B=$memory\mem$rdmux[0][2][0]$b$6623 [6:0], Y=$memory\mem$rdmux[0][1][0]$a$6616 [6:0]
      New connections: $memory\mem$rdmux[0][1][0]$a$6616 [7] = 1'0
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][2][1]$6624:
      Old ports: A=$memory\mem$rdmux[0][2][1]$a$6625, B=$memory\mem$rdmux[0][2][1]$b$6626, Y=$memory\mem$rdmux[0][1][0]$b$6617
      New ports: A={ $memory\mem$rdmux[0][2][1]$a$6625 [6] $memory\mem$rdmux[0][2][1]$a$6625 [4] 1'0 $memory\mem$rdmux[0][2][1]$a$6625 [2:0] }, B={ 1'0 $memory\mem$rdmux[0][2][1]$b$6626 [4:0] }, Y={ $memory\mem$rdmux[0][1][0]$b$6617 [6] $memory\mem$rdmux[0][1][0]$b$6617 [4:0] }
      New connections: { $memory\mem$rdmux[0][1][0]$b$6617 [7] $memory\mem$rdmux[0][1][0]$b$6617 [5] } = 2'01
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][2][2]$6627:
      Old ports: A=$memory\mem$rdmux[0][2][2]$a$6628, B=8'xxxxxxxx, Y=$memory\mem$rdmux[0][1][1]$a$6619
      New ports: A={ 1'0 $memory\mem$rdmux[0][2][2]$a$6628 [4:0] }, B=6'xxxxxx, Y={ $memory\mem$rdmux[0][1][1]$a$6619 [6] $memory\mem$rdmux[0][1][1]$a$6619 [4:0] }
      New connections: { $memory\mem$rdmux[0][1][1]$a$6619 [7] $memory\mem$rdmux[0][1][1]$a$6619 [5] } = { $memory\mem$rdmux[0][1][1]$a$6619 [6] $memory\mem$rdmux[0][1][1]$a$6619 [4] }
  Optimizing cells in module \cain_test.
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][1][0]$6615:
      Old ports: A=$memory\mem$rdmux[0][1][0]$a$6616, B=$memory\mem$rdmux[0][1][0]$b$6617, Y=$memory\mem$rdmux[0][0][0]$a$6613
      New ports: A=$memory\mem$rdmux[0][1][0]$a$6616 [6:0], B={ $memory\mem$rdmux[0][1][0]$b$6617 [6] 1'1 $memory\mem$rdmux[0][1][0]$b$6617 [4:0] }, Y=$memory\mem$rdmux[0][0][0]$a$6613 [6:0]
      New connections: $memory\mem$rdmux[0][0][0]$a$6613 [7] = 1'0
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][1][1]$6618:
      Old ports: A=$memory\mem$rdmux[0][1][1]$a$6619, B=8'xxxxxxxx, Y=$memory\mem$rdmux[0][0][0]$b$6614
      New ports: A={ $memory\mem$rdmux[0][1][1]$a$6619 [6] $memory\mem$rdmux[0][1][1]$a$6619 [4:0] }, B=6'xxxxxx, Y={ $memory\mem$rdmux[0][0][0]$b$6614 [6] $memory\mem$rdmux[0][0][0]$b$6614 [4:0] }
      New connections: { $memory\mem$rdmux[0][0][0]$b$6614 [7] $memory\mem$rdmux[0][0][0]$b$6614 [5] } = { $memory\mem$rdmux[0][0][0]$b$6614 [6] $memory\mem$rdmux[0][0][0]$b$6614 [4] }
  Optimizing cells in module \cain_test.
Performed a total of 40 changes.

24.33.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\cain_test'.
Removed a total of 16 cells.

24.33.13. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 2 on $auto$opt_dff.cc:744:run$5079 ($sdffe) from module cain_test.

24.33.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \cain_test..
Removed 0 unused cells and 16 unused wires.

24.33.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module cain_test.

24.33.16. Rerunning OPT passes. (Maybe there is more to do..)

24.33.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \cain_test..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.

24.33.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \cain_test.
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][4][0]$6657:
      Old ports: A={ $memory\mem$rdmux[0][4][0]$a$6658 [5] 2'01 $memory\mem$rdmux[0][4][0]$a$6658 [2] $memory\mem$rdmux[0][4][0]$a$6658 [5] }, B={ 1'1 $memory\mem$rdmux[0][4][0]$a$6658 [2] 2'01 $memory\mem$rdmux[0][4][0]$a$6658 [5] }, Y={ $memory\mem$rdmux[0][3][0]$a$6634 [5:2] $memory\mem$rdmux[0][3][0]$a$6634 [0] }
      New ports: A={ $memory\mem$rdmux[0][4][0]$a$6658 [5] 2'01 $memory\mem$rdmux[0][4][0]$a$6658 [2] }, B={ 1'1 $memory\mem$rdmux[0][4][0]$a$6658 [2] 2'01 }, Y=$memory\mem$rdmux[0][3][0]$a$6634 [5:2]
      New connections: $memory\mem$rdmux[0][3][0]$a$6634 [0] = $memory\mem$rdmux[0][4][0]$a$6658 [5]
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][4][3]$6666:
      Old ports: A={ 3'101 $memory\mem$rdmux[0][4][1]$a$6661 [5] $memory\mem$rdmux[0][4][1]$a$6661 [5] $memory\mem$rdmux[0][4][1]$a$6661 [6] }, B={ $memory\mem$rdmux[0][4][1]$a$6661 [5] 1'1 $memory\mem$rdmux[0][4][1]$a$6661 [6] 1'1 $memory\mem$rdmux[0][4][1]$a$6661 [6] $memory\mem$rdmux[0][4][1]$a$6661 [6] }, Y=$memory\mem$rdmux[0][3][1]$b$6638 [5:0]
      New ports: A={ 3'101 $memory\mem$rdmux[0][4][1]$a$6661 [5] $memory\mem$rdmux[0][4][1]$a$6661 [5] }, B={ $memory\mem$rdmux[0][4][1]$a$6661 [5] 1'1 $memory\mem$rdmux[0][4][1]$a$6661 [6] 1'1 $memory\mem$rdmux[0][4][1]$a$6661 [6] }, Y=$memory\mem$rdmux[0][3][1]$b$6638 [5:1]
      New connections: $memory\mem$rdmux[0][3][1]$b$6638 [0] = $memory\mem$rdmux[0][4][1]$a$6661 [6]
  Optimizing cells in module \cain_test.
Performed a total of 2 changes.

24.33.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\cain_test'.
Removed a total of 0 cells.

24.33.20. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $\mem$rdreg[0] ($dff) from module cain_test (D = $memory\mem$rdmux[0][0][0]$b$6614 [7], Q = \csr_bankarray_dat_r [7], rval = 1'0).

24.33.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \cain_test..

24.33.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module cain_test.

24.33.23. Rerunning OPT passes. (Maybe there is more to do..)

24.33.24. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \cain_test..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.

24.33.25. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \cain_test.
Performed a total of 0 changes.

24.33.26. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\cain_test'.
Removed a total of 0 cells.

24.33.27. Executing OPT_DFF pass (perform DFF optimizations).

24.33.28. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \cain_test..

24.33.29. Executing OPT_EXPR pass (perform const folding).
Optimizing module cain_test.

24.33.30. Finished OPT passes. (There is nothing left to do.)

24.34. Executing TECHMAP pass (map to technology primitives).

24.34.1. Executing Verilog-2005 frontend: /home/johan/miniconda3/envs/fpga/bin/../share/yosys/techmap.v
Parsing Verilog input from `/home/johan/miniconda3/envs/fpga/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

24.34.2. Executing Verilog-2005 frontend: /home/johan/miniconda3/envs/fpga/bin/../share/yosys/ecp5/arith_map.v
Parsing Verilog input from `/home/johan/miniconda3/envs/fpga/bin/../share/yosys/ecp5/arith_map.v' to AST representation.
Generating RTLIL representation for module `\_80_ecp5_alu'.
Successfully finished Verilog frontend.

24.34.3. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $sdffe.
Using extmapper simplemap for cells of type $reduce_and.
Using extmapper simplemap for cells of type $or.
Using extmapper simplemap for cells of type $dff.
Using extmapper simplemap for cells of type $eq.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $and.
Using extmapper simplemap for cells of type $logic_not.
Using extmapper simplemap for cells of type $sdff.
Using extmapper simplemap for cells of type $reduce_or.
Using extmapper simplemap for cells of type $reduce_bool.
Using template $paramod$32a7b7b86c07519b7537abc18e96f0331f97914d\_90_alu for cells of type $alu.
Using template $paramod$f137a8bfbd1456d75171dc760be33d0c1f0b83ab\_80_ecp5_alu for cells of type $alu.
Using extmapper simplemap for cells of type $ne.
Using template $paramod$dc04b7d98e503a7bab16fce2df70e6e2c5ca34d6\_80_ecp5_alu for cells of type $alu.
Using template $paramod$af1685547f150b104f0f074be6fd8c9a4d1cd588\_80_ecp5_alu for cells of type $alu.
Using template $paramod$672a140277c71df8314410f22acc08d55222c3c7\_80_ecp5_alu for cells of type $alu.
Using template $paramod$44a13d10af618e7fbe7b9aad2f6151ffcee1e2fa\_80_ecp5_alu for cells of type $alu.
Using template $paramod$857150d3a9b7fb38b73bbaa31ff652415e553f98\_80_ecp5_alu for cells of type $alu.
Using template $paramod$72f7795a18b8bd21d2def9f98cbb7d0e4ff65a7f\_90_pmux for cells of type $pmux.
Using template $paramod$bf8e268f26361094a16ad6650df0ad1ca719658a\_90_pmux for cells of type $pmux.
Using template $paramod$18b945b48696e179b40d19ce62f11c651b1ad549\_90_pmux for cells of type $pmux.
Using template $paramod$54d740639e1393b22262823179ff783ea9f17a35\_90_pmux for cells of type $pmux.
Using template $paramod$c5c783b17ab1d780abfad8cfe6563a0a7b47a3b0\_90_pmux for cells of type $pmux.
Using extmapper simplemap for cells of type $dffe.
Using extmapper simplemap for cells of type $sdffce.
Using template $paramod$79aa992f2eb7f354d4aaf651790713cf239111fa\_80_ecp5_alu for cells of type $alu.
Using template $paramod$d1615bf4e5e328245ffd1550e5fe105901cda77b\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $logic_and.
Using template $paramod$65216b304e0e600b68271885889e654586c4a1b6\_80_ecp5_alu for cells of type $alu.
Using template $paramod$32efbfac1c4dc57230cf86180788fdfd12e3b511\_80_ecp5_alu for cells of type $alu.
Using template $paramod$091610cd349a68bd5539cffd7126f0d76e9bca00\_80_ecp5_alu for cells of type $alu.
Using template $paramod$e04283ca12514baf3d204c6994bec8f178dd89f8\_80_ecp5_alu for cells of type $alu.
Using template $paramod$00298f3f8094950cb9a5ff2fda48d0d8bde8806c\_80_ecp5_alu for cells of type $alu.
Using extmapper simplemap for cells of type $logic_or.
Using template $paramod$403d07c18de10cda2ac652a859c56aea81aaf9b5\_80_ecp5_alu for cells of type $alu.
Using template $paramod$713617589782cfade849bb573b5c36106c4b708f\_80_ecp5_alu for cells of type $alu.
Using template $paramod$constmap:76559f82278c30e7751b079652983a79956455ed$paramod$637a4751fd1c3bf529ac84abb253c8211d7c587b\_90_shift_shiftx for cells of type $shiftx.
Using template $paramod$a04dd9d4d8b430140c4ff94b50470fb380fda2a0\_80_ecp5_alu for cells of type $alu.
Using template $paramod$adbaf76fa5a3091a329503792521395f8ff4d1a4\_90_alu for cells of type $alu.
Using template $paramod$d7c91f8d4ce389beb1bd34b271e05fae2549a2a8\_80_ecp5_alu for cells of type $alu.
Using template $paramod$8b91520f362def1c00b670963e6efa8b0e3adf1f\_80_ecp5_alu for cells of type $alu.
Using template $paramod$6a42b6fefed750f8a1c58eab59479d960557103c\_80_ecp5_alu for cells of type $alu.
Using template $paramod$30a6a3eda691e4e16264fbb83b0421b58195fe41\_90_pmux for cells of type $pmux.
Using template $paramod$8fabc56b80a569262acfc42757a02ca0b8e91278\_90_pmux for cells of type $pmux.
Using template $paramod$d8458b3c47920e79a4e96c2be935e3ae586a4c76\_80_ecp5_alu for cells of type $alu.
Using template $paramod$constmap:33b894a087f593659774904bb52656098f4c6cf0$paramod$8adf3a58680218fb6a23e758b618fb2d0a9745b2\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:1ef046be63c9541309f2f19c4ef998a798f64488$paramod$7fe1424d9d826b3a6286885bc851fafa5143be2b\_90_shift_shiftx for cells of type $shiftx.
Using template $paramod$b18e16801adf491a64caa0542270798e5d4ac6b6\_80_ecp5_alu for cells of type $alu.
Using template $paramod$175e67c02b86e96b1288b9dc100122520d7240d8\_90_alu for cells of type $alu.
Using template $paramod$c96def1cdcef2eee3c62e5dfb7ba2dd09c9f74dd\_90_pmux for cells of type $pmux.
Using template $paramod$a13703aa027da371a1931fc542d213d7de559b19\_90_pmux for cells of type $pmux.
Using template $paramod$cc1e387d9d5ac1d3f6e6bed180038d9c0ac48d0c\_90_pmux for cells of type $pmux.
Using template $paramod$403a3c2fa431a154c52a6a5429d7a6260b5d144f\_80_ecp5_alu for cells of type $alu.
Using extmapper maccmap for cells of type $macc.
  add \lm32_cpu.multiplier.muliplicand (32 bits, unsigned)
  sub $flatten\lm32_cpu.\adder.\addsub.$logic_not$/home/johan/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_addsub.v:90$1716_Y [0] (1 bits, unsigned)
  sub \lm32_cpu.multiplier.multiplier (32 bits, unsigned)
  packed 2 (1) bits / 1 words into adder tree
Using template $paramod$c04af8dbf0e5d1d69bbccb2c7bd8a93fc9ef54dc\_80_ecp5_alu for cells of type $alu.
Using template $paramod$eaeb96106163dbf82031649d189817109fe07c69\_90_pmux for cells of type $pmux.
Using extmapper simplemap for cells of type $pos.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000000100 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000000001 for cells of type $lcu.
Using extmapper simplemap for cells of type $xor.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000000010 for cells of type $lcu.
Using template $paramod\_90_fa\WIDTH=32'00000000000000000000000000100001 for cells of type $fa.
Using template $paramod$cc6a978c1b57cdb49efcec348c88d8e28bf1a01f\_80_ecp5_alu for cells of type $alu.
No more expansions possible.

24.35. Executing OPT pass (performing simple optimizations).

24.35.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module cain_test.

24.35.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\cain_test'.
Removed a total of 904 cells.

24.35.3. Executing OPT_DFF pass (perform DFF optimizations).

24.35.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \cain_test..
Removed 1473 unused cells and 4632 unused wires.

24.35.5. Finished fast OPT passes.

24.36. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \cain_test..

24.37. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).

24.38. Executing TECHMAP pass (map to technology primitives).

24.38.1. Executing Verilog-2005 frontend: /home/johan/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v
Parsing Verilog input from `/home/johan/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_NN_'.
Generating RTLIL representation for module `\$_DFFE_PN_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_DFFE_NP0N_'.
Generating RTLIL representation for module `\$_DFFE_NP1N_'.
Generating RTLIL representation for module `\$_DFFE_PP0N_'.
Generating RTLIL representation for module `\$_DFFE_PP1N_'.
Generating RTLIL representation for module `\$_SDFFE_NP0P_'.
Generating RTLIL representation for module `\$_SDFFE_NP1P_'.
Generating RTLIL representation for module `\$_SDFFE_PP0P_'.
Generating RTLIL representation for module `\$_SDFFE_PP1P_'.
Generating RTLIL representation for module `\$_SDFFE_NP0N_'.
Generating RTLIL representation for module `\$_SDFFE_NP1N_'.
Generating RTLIL representation for module `\$_SDFFE_PP0N_'.
Generating RTLIL representation for module `\$_SDFFE_PP1N_'.
Generating RTLIL representation for module `\FD1P3AX'.
Generating RTLIL representation for module `\FD1P3AY'.
Generating RTLIL representation for module `\FD1P3BX'.
Generating RTLIL representation for module `\FD1P3DX'.
Generating RTLIL representation for module `\FD1P3IX'.
Generating RTLIL representation for module `\FD1P3JX'.
Generating RTLIL representation for module `\FD1S3AX'.
Generating RTLIL representation for module `\FD1S3AY'.
Generating RTLIL representation for module `\FD1S3BX'.
Generating RTLIL representation for module `\FD1S3DX'.
Generating RTLIL representation for module `\FD1S3IX'.
Generating RTLIL representation for module `\FD1S3JX'.
Generating RTLIL representation for module `\IFS1P3BX'.
Generating RTLIL representation for module `\IFS1P3DX'.
Generating RTLIL representation for module `\IFS1P3IX'.
Generating RTLIL representation for module `\IFS1P3JX'.
Generating RTLIL representation for module `\OFS1P3BX'.
Generating RTLIL representation for module `\OFS1P3DX'.
Generating RTLIL representation for module `\OFS1P3IX'.
Generating RTLIL representation for module `\OFS1P3JX'.
Generating RTLIL representation for module `\IB'.
Generating RTLIL representation for module `\IBPU'.
Generating RTLIL representation for module `\IBPD'.
Generating RTLIL representation for module `\OB'.
Generating RTLIL representation for module `\OBZ'.
Generating RTLIL representation for module `\OBZPU'.
Generating RTLIL representation for module `\OBZPD'.
Generating RTLIL representation for module `\OBCO'.
Generating RTLIL representation for module `\BB'.
Generating RTLIL representation for module `\BBPU'.
Generating RTLIL representation for module `\BBPD'.
Generating RTLIL representation for module `\ILVDS'.
Generating RTLIL representation for module `\OLVDS'.
Successfully finished Verilog frontend.

24.38.2. Continuing TECHMAP pass.
Using template \$_SDFF_PP0_ for cells of type $_SDFF_PP0_.
Using template $paramod\$_DFF_P_\_TECHMAP_WIREINIT_Q_=1'x for cells of type $_DFF_P_.
Using template $paramod\$_DFF_P_\_TECHMAP_WIREINIT_Q_=1'1 for cells of type $_DFF_P_.
Using template \$_SDFFE_PP0P_ for cells of type $_SDFFE_PP0P_.
Using template \$_SDFFE_PP0N_ for cells of type $_SDFFE_PP0N_.
Using template \$_SDFFE_PP1P_ for cells of type $_SDFFE_PP1P_.
Using template $paramod\$_DFFE_PP_\_TECHMAP_WIREINIT_Q_=1'x for cells of type $_DFFE_PP_.
Using template $paramod\$_DFFE_PN_\_TECHMAP_WIREINIT_Q_=1'x for cells of type $_DFFE_PN_.
Using template \$_SDFFE_PP1N_ for cells of type $_SDFFE_PP1N_.
Using template $paramod\$_DFFE_PP_\_TECHMAP_WIREINIT_Q_=1'0 for cells of type $_DFFE_PP_.
Using template $paramod\$_DFF_P_\_TECHMAP_WIREINIT_Q_=1'0 for cells of type $_DFF_P_.
No more expansions possible.

24.39. Executing OPT_EXPR pass (perform const folding).
Optimizing module cain_test.

24.40. Executing SIMPLEMAP pass (map simple cells to gate primitives).

24.41. Executing ECP5_GSR pass (implement FF init values).
Handling GSR in cain_test.

24.42. Executing ATTRMVCP pass (move or copy attributes).

24.43. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \cain_test..
Removed 0 unused cells and 10454 unused wires.

24.44. Executing TECHMAP pass (map to technology primitives).

24.44.1. Executing Verilog-2005 frontend: /home/johan/miniconda3/envs/fpga/bin/../share/yosys/ecp5/latches_map.v
Parsing Verilog input from `/home/johan/miniconda3/envs/fpga/bin/../share/yosys/ecp5/latches_map.v' to AST representation.
Generating RTLIL representation for module `\$_DLATCH_N_'.
Generating RTLIL representation for module `\$_DLATCH_P_'.
Successfully finished Verilog frontend.

24.44.2. Continuing TECHMAP pass.
No more expansions possible.

24.45. Executing ABC pass (technology mapping using ABC).

24.45.1. Extracting gate netlist of module `\cain_test' to `<abc-temp-dir>/input.blif'..
Extracted 5782 gates and 8097 wires to a netlist network with 2313 inputs and 1448 outputs.

24.45.1.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/yosys-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lut <abc-temp-dir>/lutdefs.txt 
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + dch -f 
ABC: + if 
ABC: + mfs2 
ABC: + dress 
ABC: Total number of equiv classes                =    1907.
ABC: Participating nodes from both networks       =    4333.
ABC: Participating nodes from the first network   =    2039. (  71.54 % of nodes)
ABC: Participating nodes from the second network  =    2294. (  80.49 % of nodes)
ABC: Node pairs (any polarity)                    =    2039. (  71.54 % of names can be moved)
ABC: Node pairs (same polarity)                   =    1621. (  56.88 % of names can be moved)
ABC: Total runtime =     0.21 sec
ABC: + write_blif <abc-temp-dir>/output.blif 

24.45.1.2. Re-integrating ABC results.
ABC RESULTS:              $lut cells:     2841
ABC RESULTS:        internal signals:     4336
ABC RESULTS:           input signals:     2313
ABC RESULTS:          output signals:     1448
Removing temp directory.
Removed 0 unused cells and 4715 unused wires.

24.46. Executing TECHMAP pass (map to technology primitives).

24.46.1. Executing Verilog-2005 frontend: /home/johan/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v
Parsing Verilog input from `/home/johan/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_NN_'.
Generating RTLIL representation for module `\$_DFFE_PN_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_DFFE_NP0N_'.
Generating RTLIL representation for module `\$_DFFE_NP1N_'.
Generating RTLIL representation for module `\$_DFFE_PP0N_'.
Generating RTLIL representation for module `\$_DFFE_PP1N_'.
Generating RTLIL representation for module `\$_SDFFE_NP0P_'.
Generating RTLIL representation for module `\$_SDFFE_NP1P_'.
Generating RTLIL representation for module `\$_SDFFE_PP0P_'.
Generating RTLIL representation for module `\$_SDFFE_PP1P_'.
Generating RTLIL representation for module `\$_SDFFE_NP0N_'.
Generating RTLIL representation for module `\$_SDFFE_NP1N_'.
Generating RTLIL representation for module `\$_SDFFE_PP0N_'.
Generating RTLIL representation for module `\$_SDFFE_PP1N_'.
Generating RTLIL representation for module `\FD1P3AX'.
Generating RTLIL representation for module `\FD1P3AY'.
Generating RTLIL representation for module `\FD1P3BX'.
Generating RTLIL representation for module `\FD1P3DX'.
Generating RTLIL representation for module `\FD1P3IX'.
Generating RTLIL representation for module `\FD1P3JX'.
Generating RTLIL representation for module `\FD1S3AX'.
Generating RTLIL representation for module `\FD1S3AY'.
Generating RTLIL representation for module `\FD1S3BX'.
Generating RTLIL representation for module `\FD1S3DX'.
Generating RTLIL representation for module `\FD1S3IX'.
Generating RTLIL representation for module `\FD1S3JX'.
Generating RTLIL representation for module `\IFS1P3BX'.
Generating RTLIL representation for module `\IFS1P3DX'.
Generating RTLIL representation for module `\IFS1P3IX'.
Generating RTLIL representation for module `\IFS1P3JX'.
Generating RTLIL representation for module `\OFS1P3BX'.
Generating RTLIL representation for module `\OFS1P3DX'.
Generating RTLIL representation for module `\OFS1P3IX'.
Generating RTLIL representation for module `\OFS1P3JX'.
Generating RTLIL representation for module `\IB'.
Generating RTLIL representation for module `\IBPU'.
Generating RTLIL representation for module `\IBPD'.
Generating RTLIL representation for module `\OB'.
Generating RTLIL representation for module `\OBZ'.
Generating RTLIL representation for module `\OBZPU'.
Generating RTLIL representation for module `\OBZPD'.
Generating RTLIL representation for module `\OBCO'.
Generating RTLIL representation for module `\BB'.
Generating RTLIL representation for module `\BBPU'.
Generating RTLIL representation for module `\BBPD'.
Generating RTLIL representation for module `\ILVDS'.
Generating RTLIL representation for module `\OLVDS'.
Generating RTLIL representation for module `\$lut'.
Successfully finished Verilog frontend.

24.46.2. Continuing TECHMAP pass.
Using template $paramod$33c1b38a495cb5b629be9643a1b749c5a8d8a8da\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10101100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11001010 for cells of type $lut.
Using template $paramod$84bef48419505c45080a829b4c4b6379a157eb8b\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01010011 for cells of type $lut.
Using template $paramod$6e238df02989b317f10820a22773676e71120644\$lut for cells of type $lut.
Using template $paramod$82687d3ad8130b5b49618b6a28f43c60b5130fe1\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0001 for cells of type $lut.
Using template $paramod$0dd552a52f7d8c9252360242f073fddda94b5fe8\$lut for cells of type $lut.
Using template $paramod$cf652acbfbf67d2248e3045cd0f09c58ca55886c\$lut for cells of type $lut.
Using template $paramod$272652f6c6fbe9a75eff76e45cc7e2788835518b\$lut for cells of type $lut.
Using template $paramod$00746756764d25d5a1f258b38d0d2f38930b7dd3\$lut for cells of type $lut.
Using template $paramod$8adf7fbd410d2cc654c288d5be5f7508ee8809b0\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00000001 for cells of type $lut.
Using template $paramod$1b77ea0c76e8e31ca427b99d8092c4c958c21fa2\$lut for cells of type $lut.
Using template $paramod$6d6beead1425af15cf78b27fd9b11b41b5d4bce8\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1000 for cells of type $lut.
Using template $paramod$c362ad8dedc7d166ed978091aca319ab1e81a2d4\$lut for cells of type $lut.
Using template $paramod$ac0bc5d4f1e6dcfd192559e5535468fd2bd6a006\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0111 for cells of type $lut.
Using template $paramod$12879138d1e376f344e47ea40be66b776233be75\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10000000 for cells of type $lut.
Using template $paramod$b4d0f4738a5ce50c7f36c2aa2ecc09cfb874f2b6\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00001101 for cells of type $lut.
Using template $paramod$1bf62ab10e48d71d6497bccacf5c70420c470fe9\$lut for cells of type $lut.
Using template $paramod$71d951b20e73043168c1656217d126e617052faa\$lut for cells of type $lut.
Using template $paramod$c6b8b86eb97c64b79d0d34d88bcdbb34cd1c55d5\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1001 for cells of type $lut.
Using template $paramod$fceb3a526de44b8f6b38e567360f59f7cf5878fb\$lut for cells of type $lut.
Using template $paramod$c59732e0777887c330ebe0863f73e820579c73da\$lut for cells of type $lut.
Using template $paramod$571404c0889eaf57f492cb5e37f8acb5df5852f9\$lut for cells of type $lut.
Using template $paramod$43779580bfffd5d5a9f321249a174febf1dac288\$lut for cells of type $lut.
Using template $paramod$fedcddf7a4357754b8c2c1b3c873f3560b924a39\$lut for cells of type $lut.
Using template $paramod$df196ed0a1da5c4a58c5e08a1dac304fd3fccaab\$lut for cells of type $lut.
Using template $paramod$ba05b8a1a425003df083aea0e69541f5cbdc68f2\$lut for cells of type $lut.
Using template $paramod$b4f85a6321a00b090afc4e21d68e7b99eb94d149\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00010000 for cells of type $lut.
Using template $paramod$251994398653c4cf8de320f1e306e535d5d2d624\$lut for cells of type $lut.
Using template $paramod$bb59fc9d73f3ced261e3a74efef030fd29d37b76\$lut for cells of type $lut.
Using template $paramod$3d863fa9ddfca4434b9ea99f3ee4d352a2f9d40f\$lut for cells of type $lut.
Using template $paramod$732a0c67c289313e027b1dfad25132dc1bcaf3ab\$lut for cells of type $lut.
Using template $paramod$b3996eaf69323687b39c8eb55a63a3f2e74fa6df\$lut for cells of type $lut.
Using template $paramod$95faf44991d8cc14c2c0c44a01e1d413b174709f\$lut for cells of type $lut.
Using template $paramod$df8f89a617bfdf3aa6f003b5a52fb7eebc8c55b9\$lut for cells of type $lut.
Using template $paramod$e49f6e3576ef1a6d2f58c54414dbb786af8cc869\$lut for cells of type $lut.
Using template $paramod$965f8f2fa1a796a6c51222eabb50fbd26e97d98b\$lut for cells of type $lut.
Using template $paramod$5d4b6f14ae532daf99ec045b138658bce9f4eb6d\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11100000 for cells of type $lut.
Using template $paramod$c24ed72ebb67e9ead6029e42e909ef7fc0abbb11\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1110 for cells of type $lut.
Using template $paramod$658b9ed803f0d3d335616d3858b53e0a2522f1e8\$lut for cells of type $lut.
Using template $paramod$9bdc414229f06e785dc8fd97a243faa9336e164a\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11110001 for cells of type $lut.
Using template $paramod$fccccf8bb2add7667329c686feec7546eb9a3ae3\$lut for cells of type $lut.
Using template $paramod$bde4e8537033f94d8f9a80f8a1fb04d33f330a83\$lut for cells of type $lut.
Using template $paramod$4b23d751b3e1d7cde9cd1766bf20ceee12e38a3d\$lut for cells of type $lut.
Using template $paramod$e44c065e3d9b492a52d7c5c013d92a5058a85a54\$lut for cells of type $lut.
Using template $paramod$3a43ae741d9bb465b01fb08cc3eea950ba7e9a73\$lut for cells of type $lut.
Using template $paramod$2d07c1a6c53c7b878509360922c4fa5ebedc3011\$lut for cells of type $lut.
Using template $paramod$b297295e19b03521716155b85537bbe86d6a9ae6\$lut for cells of type $lut.
Using template $paramod$4a51864395fae58ba30115ac09ca86f922da2001\$lut for cells of type $lut.
Using template $paramod$6a34cd5b50e324824168b4186d0b04ba5e83b039\$lut for cells of type $lut.
Using template $paramod$e5e9da8fed769f971686eed8c5eea50e61f73aaa\$lut for cells of type $lut.
Using template $paramod$c5f3c57a6d466a2f42208bafb8985b96ce884440\$lut for cells of type $lut.
Using template $paramod$5d4f9e6a44032982c6bb4823f56ccd42a5ec8659\$lut for cells of type $lut.
Using template $paramod$43c661319c94b3a52ddfa5a880539d205f6bbd5a\$lut for cells of type $lut.
Using template $paramod$e053a22d78e6bd5ea33183ea69976f0db741be0e\$lut for cells of type $lut.
Using template $paramod$2ea69c779d6c1b79ac5a87b0d1523c67d5628dba\$lut for cells of type $lut.
Using template $paramod$973818279bc95792902f3c09371fd2407d04a2a5\$lut for cells of type $lut.
Using template $paramod$722bfd9af0ae56ca9d1d12a221cb5ede16461f26\$lut for cells of type $lut.
Using template $paramod$1843b3c15f2447d117e2d5de9b00f791ef5f9fa3\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0110 for cells of type $lut.
Using template $paramod$89ebe8ef68adfc84fd1b39de085562489b6bd573\$lut for cells of type $lut.
Using template $paramod$e9c77024ca501b890c641f9c0b10e27242db8730\$lut for cells of type $lut.
Using template $paramod$d135c08e07ee380685812240b7614a4e2f95e083\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11110100 for cells of type $lut.
Using template $paramod$a50be0e6fa3a01511bb234559cb74fb8bd3e2061\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11010000 for cells of type $lut.
Using template $paramod$2c1a2cf96cd874c05d1b13eeab33e2610a000695\$lut for cells of type $lut.
Using template $paramod$77c88cc182696cd7ccff2e579bee53ee6d44c678\$lut for cells of type $lut.
Using template $paramod$29a4d0c6059d145fabdbb76bae6a8ddc030e61d0\$lut for cells of type $lut.
Using template $paramod$e75e480b45a731d198ffc740366cfb82cfa6fd51\$lut for cells of type $lut.
Using template $paramod$f503ae6dd13af4ce255f26a38c5b2bb42d3444fc\$lut for cells of type $lut.
Using template $paramod$3039c7f41767c4672f4e3f22ad78f16d42720fbf\$lut for cells of type $lut.
Using template $paramod$16773ebb5e5d8dbce266b8a86bb4af4574d61ffd\$lut for cells of type $lut.
Using template $paramod$ef26adabe6060e01077b576cfe34e95e55a26aef\$lut for cells of type $lut.
Using template $paramod$cf3abafb2bd2e208445e11cdae140f5dbd90478d\$lut for cells of type $lut.
Using template $paramod$74875a342721503cdbc0acb472b0fd09458df213\$lut for cells of type $lut.
Using template $paramod$97e449d15b607612c49291044eca4e2c8b59088e\$lut for cells of type $lut.
Using template $paramod$1a64f21ea15b05b7fc930804a66f6689ebbd6394\$lut for cells of type $lut.
Using template $paramod$a8b2b0f3a3fd7b01c99e8d61bb72f602bd41af54\$lut for cells of type $lut.
Using template $paramod$3ac9bc2f89784a13aa5a8df4cbd9c60f0e527238\$lut for cells of type $lut.
Using template $paramod$a55f1cd7dd899e453fe61d7ec95053334d858d41\$lut for cells of type $lut.
Using template $paramod$c285476abb9cd76436c09b4601701c781e9f06ad\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00110101 for cells of type $lut.
Using template $paramod$608f40069c27841a5b3bdf03643a34bdc8974072\$lut for cells of type $lut.
Using template $paramod$8b24407096beec47292ddeb1567a058197a320b9\$lut for cells of type $lut.
Using template $paramod$38f9bf4dd2329347b8471f0a98443dd323386889\$lut for cells of type $lut.
Using template $paramod$1d2f6439a307960b30439c54a8ba7ed532a94832\$lut for cells of type $lut.
Using template $paramod$332a399730bfc61adea04021a76b1c4e4030f37d\$lut for cells of type $lut.
Using template $paramod$5c32c59025c0b98f20e63f249d83e7ebb4b085e3\$lut for cells of type $lut.
Using template $paramod$c9feeab30a55c28e348e95d2143036216aa309a7\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01011100 for cells of type $lut.
Using template $paramod$f3e1547c4b47e64c590e75cf09078b2507c8cc75\$lut for cells of type $lut.
Using template $paramod$a20b0c093af372402eecf32644de5f0208303079\$lut for cells of type $lut.
Using template $paramod$74039f550c80815491e583c36febc108d15f81d6\$lut for cells of type $lut.
Using template $paramod$4cb97eaba15319fdf6775bbff4edef1b5c8ce027\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00000111 for cells of type $lut.
Using template $paramod$126c776b0f5e5eef0fff11eb6abcf95b4d1189d2\$lut for cells of type $lut.
Using template $paramod$b4f15f202f50520dbc381cd0880ac94f830f05a8\$lut for cells of type $lut.
Using template $paramod$eb453e5c4284f97a8ffea70cb552841f9d2d6223\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00111010 for cells of type $lut.
Using template $paramod$64669a7e87c28e39425dffff48145545533b4971\$lut for cells of type $lut.
Using template $paramod$933f4f3e373a784da64d137def3625bdd36d1695\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11000101 for cells of type $lut.
Using template $paramod$3ea99bfdc0d0c9ae794d095dc57bc60fc9143546\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01000001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10110010 for cells of type $lut.
Using template $paramod$3d1e98847b2eafcb2febffce96b29531603fdaa7\$lut for cells of type $lut.
Using template $paramod$c35ad3063d5038410210ddc72c1fd5fed46413b4\$lut for cells of type $lut.
Using template $paramod$11ec7271d8e6e5aeaace08c13e4c601f10e31038\$lut for cells of type $lut.
Using template $paramod$d53578aacfd93124244778d88be0e90eb09c1b1b\$lut for cells of type $lut.
Using template $paramod$45d617c2ce0041e27b541f62b0fc3c3ce441a616\$lut for cells of type $lut.
Using template $paramod$aade59dbadae9a6e0e1c9d8049c7a7d1a1454acf\$lut for cells of type $lut.
Using template $paramod$1b21bfe3f0f701f19b91b9d9f4b2cb25c52e0379\$lut for cells of type $lut.
Using template $paramod$b4410865e8124402796f9dfbf73ef8d279fdbd08\$lut for cells of type $lut.
Using template $paramod$703a13a751e631ef123f38f7d2125aeabec0f94c\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01110000 for cells of type $lut.
Using template $paramod$179512a187da069f3b79ef6612a41e494e7d54b6\$lut for cells of type $lut.
Using template $paramod$6e46ec5a196ba1a24b8e69ab094cadc07c13ac1f\$lut for cells of type $lut.
Using template $paramod$bba54c1ef87367812b4c15f4aed5ac70773df775\$lut for cells of type $lut.
Using template $paramod$ea0d25133dbd878dba06f42703957a9f2d7dc918\$lut for cells of type $lut.
Using template $paramod$82b4a585d1edcb5c6e755dc9bd3392228a1c1304\$lut for cells of type $lut.
Using template $paramod$bd2edb6319a21684327d2d57ecef36f8450ca143\$lut for cells of type $lut.
Using template $paramod$9adb63670ed0c5ceae876448ba2256ff5c866396\$lut for cells of type $lut.
Using template $paramod$b913c930706f3b12e8cca7f74cb05622396551f7\$lut for cells of type $lut.
Using template $paramod$a730b16ecc7c29912e1232491c485a552cc77c6d\$lut for cells of type $lut.
Using template $paramod$baa939b0bd5b3e0c8760492528669bd58f640542\$lut for cells of type $lut.
Using template $paramod$346842b88e407bf40d83dc890111dffae3530202\$lut for cells of type $lut.
Using template $paramod$e29d77caadfafd73aa5fe633bde045cc468a68f9\$lut for cells of type $lut.
Using template $paramod$94d86303a5ab6c2be14b18d403d3db684b8d85d1\$lut for cells of type $lut.
Using template $paramod$279a8d961e6b2ded8450bee8ed637cb9efa31f02\$lut for cells of type $lut.
Using template $paramod$979794232a1b12010187e90e68ca43f80b43cf7f\$lut for cells of type $lut.
Using template $paramod$c6364c1c44c01bd533fa2efe3a700455891e44b1\$lut for cells of type $lut.
Using template $paramod$e4adb5a40bce606100fc00f292ff9d4f2f55953f\$lut for cells of type $lut.
Using template $paramod$2d8ecce5c907513cebcd38ab5efe0fc26fc03464\$lut for cells of type $lut.
Using template $paramod$774861bf9b1885d60265e6ddea1c95a32f095489\$lut for cells of type $lut.
Using template $paramod$d14ad95bded2b667afa97670e151697087b7de83\$lut for cells of type $lut.
Using template $paramod$478e33feeac3aa53ff57d491aada044b8aedceae\$lut for cells of type $lut.
Using template $paramod$a7853c26ee21262b981ae0d0b74778bb403c5822\$lut for cells of type $lut.
Using template $paramod$df0b68f8e63b2deb6710e23abd8b8ff0796d4897\$lut for cells of type $lut.
Using template $paramod$5a621b016c894274d07edef48c49b401a15fd796\$lut for cells of type $lut.
Using template $paramod$ab8bb87959c5d7cfa27886cee1355b38e054a61a\$lut for cells of type $lut.
Using template $paramod$f63fe32f78d5f3c5de711945c592c8c5ec2303ae\$lut for cells of type $lut.
Using template $paramod$4b2297966ddb718657b80566604f97685ffc0120\$lut for cells of type $lut.
Using template $paramod$c1a19a87ccbbb03d43a72335db63f692ddf82cc1\$lut for cells of type $lut.
Using template $paramod$403ccd6140c8876f284b9fb81f45625ed4566784\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11111000 for cells of type $lut.
Using template $paramod$e2e4d79bec18c28fa313e8bd8f4df6f8a38115b2\$lut for cells of type $lut.
Using template $paramod$eba7de026ff587370e320127e266317dae097a89\$lut for cells of type $lut.
Using template $paramod$a15fd389a2f54cb7b94707b25934d226e68d9e2e\$lut for cells of type $lut.
Using template $paramod$fb5ee0bdef1c4e74aaf1fd8efae98b46a2f5e564\$lut for cells of type $lut.
Using template $paramod$fe9a0158d0352193457c4f5b6282ac86d35fb3ee\$lut for cells of type $lut.
Using template $paramod$eb198fdd2a364fc5fc99493bddad777e7186425f\$lut for cells of type $lut.
Using template $paramod$7374e5c1ee27386fe7c5919a0c1cf5d2357a135d\$lut for cells of type $lut.
Using template $paramod$b637cf4714c2e93484bb499728e176a6ab69c910\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01100000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00001110 for cells of type $lut.
Using template $paramod$af763bca85949884aefa417266a961f9c91132de\$lut for cells of type $lut.
Using template $paramod$aff3a645bb9f572421a4f0f49cf8987ceb4bcdc5\$lut for cells of type $lut.
Using template $paramod$fb0bce7696fe49017c8c9d4b7c5e2d3074eebcdb\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00011111 for cells of type $lut.
Using template $paramod$6a362589c21f6b8158e4764e6e7e1024e0900636\$lut for cells of type $lut.
Using template $paramod$7a988de7554d6c5e09a742c0a2d36472e50c73b1\$lut for cells of type $lut.
Using template $paramod$ae9b8abdb4f811ce37985dd5106af9cd21223954\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10100011 for cells of type $lut.
Using template $paramod$c9355c14671e8569b2b55b2828d4fd95591ab987\$lut for cells of type $lut.
Using template $paramod$ea1a7397c4c7bc6eb0f0e6de05ff8de08f8f972a\$lut for cells of type $lut.
Using template $paramod$8c24dc0cdd336b7fb88bbf7eed45cec5cbae862b\$lut for cells of type $lut.
Using template $paramod$6dac80208d9ca3d5570d3888b89f8a77c67d6d6c\$lut for cells of type $lut.
Using template $paramod$65399c5b8d428b222c1f4490f8eac74678ae6260\$lut for cells of type $lut.
Using template $paramod$d2f5519b327a24eef88bfad432668de44f0bd8d8\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10111111 for cells of type $lut.
Using template $paramod$044e8b1893c94f717651c5cd428e71c892566f52\$lut for cells of type $lut.
Using template $paramod$1b7a8640b928a84aea683654f733149e73dc9a1e\$lut for cells of type $lut.
Using template $paramod$26694626253f1871ec922690c575282478c54063\$lut for cells of type $lut.
Using template $paramod$6db0b990494a79d755d22c84bb4f8db411b424ea\$lut for cells of type $lut.
Using template $paramod$a670b08a47dd8a34f954c50cd06e9996d77e8467\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01111111 for cells of type $lut.
Using template $paramod$001d9634602f00137f774620efde4c651c7a59ca\$lut for cells of type $lut.
Using template $paramod$19932f10ed492a668000492ec9790390c6d2cc2b\$lut for cells of type $lut.
Using template $paramod$4e8c3360630781ccc9a6ba83c7f395440ca12486\$lut for cells of type $lut.
Using template $paramod$59630c7267b74f415359d2a280d3fd8a87aafada\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11101111 for cells of type $lut.
Using template $paramod$7165d6ede97794114ad75de42e86bbdae891d627\$lut for cells of type $lut.
Using template $paramod$e54349d9a634ecff5f53629ed023a0262d334efb\$lut for cells of type $lut.
Using template $paramod$3a4917106a22f061cdebbd94450a1ce61efa342d\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01111000 for cells of type $lut.
Using template $paramod$92d606332f1ee29cf1de0bfa0bc5c21b77f4493e\$lut for cells of type $lut.
Using template $paramod$3bd1bab9042f1dc841db8ee756acaf0d1a52476e\$lut for cells of type $lut.
Using template $paramod$1de44515684aa8aea9bdebdc5793069f38e4f9c5\$lut for cells of type $lut.
Using template $paramod$d94f7d3127937b5dc7a66ea8cc409d7cf91bc488\$lut for cells of type $lut.
Using template $paramod$4183384cbf8cf1105604a447ce916f15d3ec7399\$lut for cells of type $lut.
Using template $paramod$b21b54d381b9e174399d650a624809b82bacf9e2\$lut for cells of type $lut.
Using template $paramod$ea0faad69a26c91786a25961ea149d0e0961eb1f\$lut for cells of type $lut.
Using template $paramod$cd0c2a3d5302372e3760f1a1037771a8cae61f4b\$lut for cells of type $lut.
Using template $paramod$a0110ffcad984c8a190b4246c453a50168ed201c\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000001\LUT=2'01 for cells of type $lut.
Using template $paramod$99e8e978b22ef71f0dc5bc15b07fc355d272684f\$lut for cells of type $lut.
Using template $paramod$b4006828b803a36d06401e5093668a1907e825ca\$lut for cells of type $lut.
Using template $paramod$5d4bbc547f1862bddcd7181b7e7075c0f4f2cc0b\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11111110 for cells of type $lut.
Using template $paramod$8c78c0cf41daf71d15888cfd79c7b040d2d8717b\$lut for cells of type $lut.
Using template $paramod$76d143f5d0765a794e6b2f8217fe0e2d962f46ec\$lut for cells of type $lut.
Using template $paramod$30caa5615ac52efdf43dfbf1b1a633232eb131b1\$lut for cells of type $lut.
Using template $paramod$70cf11b11d9efc158f356e43f02849cf72cf4f75\$lut for cells of type $lut.
Using template $paramod$dc9fa5bc5fcdb78a0bd0768853555cf48aae6656\$lut for cells of type $lut.
Using template $paramod$4990b315468b2930b75418f7e259d0b186540ace\$lut for cells of type $lut.
Using template $paramod$83335e962c3f62d601a8359f4dcc87b0ffc8698b\$lut for cells of type $lut.
Using template $paramod$415b9dd3a15783ae56c103f189fd8e182f997441\$lut for cells of type $lut.
Using template $paramod$d4fae2c0d9ad2966369cd4e39b81c71bcd1327c9\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11010100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01101001 for cells of type $lut.
Using template $paramod$611a71d1e1f1ceb626a480cd6a162d2f2a741a3d\$lut for cells of type $lut.
Using template $paramod$441de597d9318495d3225f370c9f7379b3b0fd0d\$lut for cells of type $lut.
Using template $paramod$99a2a175d178a040bb1ffceb53184fb0f59423c6\$lut for cells of type $lut.
Using template $paramod$88c3116d33baf89d067c5368fbd17f0b48db31c4\$lut for cells of type $lut.
Using template $paramod$13275f5030f378b3181aa48278955c4a8a6378d6\$lut for cells of type $lut.
Using template $paramod$d809f5a98672dae276b004d2329b34f083885f9c\$lut for cells of type $lut.
Using template $paramod$cd6c4b4da6d8737b72fd2dc8f5d83d8967445809\$lut for cells of type $lut.
Using template $paramod$6d2af2c1c02cec00c036a8cb60294663f414357f\$lut for cells of type $lut.
Using template $paramod$94ac66a11090dca84889e55fcf03297912a5b7ec\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10001111 for cells of type $lut.
Using template $paramod$6bffe43b98672c156cb1c512fea9c35a2d6b112a\$lut for cells of type $lut.
Using template $paramod$a4404e742e43b8bf8bde71df8b64cbe0c6ba02bd\$lut for cells of type $lut.
Using template $paramod$a3cdc1eb771a2c6a16f64da161e11100ac409d2b\$lut for cells of type $lut.
Using template $paramod$d0bf26260eea0e8530fb2e72eb38c60e28a47da8\$lut for cells of type $lut.
Using template $paramod$2bf9bace5f073aec38261a215c1d9db686ca8f22\$lut for cells of type $lut.
Using template $paramod$0dfa753304d47fe29787f3aceb665a6a863cfc4e\$lut for cells of type $lut.
Using template $paramod$0f87ae7ac6a533e1eca8d987742537d615308c9f\$lut for cells of type $lut.
Using template $paramod$5c2350094a37157301c3b620cc5f25241489dcf2\$lut for cells of type $lut.
Using template $paramod$bb4fff1cc3b827238aa40993cafede1c5beecbe3\$lut for cells of type $lut.
Using template $paramod$c7da182350c463dac9341b9202c767a484f2d529\$lut for cells of type $lut.
Using template $paramod$2e7a95e82db1d690ae9ba5d10f68b175fa2cb467\$lut for cells of type $lut.
Using template $paramod$3a7ce49dc6e3bc45c29a327b20b4ab6d27030b53\$lut for cells of type $lut.
Using template $paramod$b93d1ea7a612a32c185108f67a153d44ffb9aac2\$lut for cells of type $lut.
Using template $paramod$565d47446cd23dadf7883972f80562abb2d037b3\$lut for cells of type $lut.
Using template $paramod$18344cf4d232fcf3f2056f3ca3cb5e0457616b94\$lut for cells of type $lut.
Using template $paramod$0cfa02b8e619bfc1aba4a45bcc0909421d0ed179\$lut for cells of type $lut.
Using template $paramod$3bd90dfefd2a93c12855dbf6fa4153076794a6ca\$lut for cells of type $lut.
Using template $paramod$863bb1290e9be1266ebab51f60aa8fe40a98e00f\$lut for cells of type $lut.
No more expansions possible.

24.47. Executing OPT_LUT_INS pass (discard unused LUT inputs).
Optimizing LUTs in cain_test.
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$27815.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$27815.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$27815.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$27815.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$27815.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 3)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$28081.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$28274.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$28319.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$28337.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$28337.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$28337.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$28337.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 1)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$28337.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 1)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$28337.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 1)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$28337.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 1)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$28338.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$28354.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$28354.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$28354.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$28354.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 1)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$28354.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 1)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$28354.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 1)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$28354.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 1)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$28355.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$28372.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$28390.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$28406.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$28406.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$28406.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$28406.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 1)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$28406.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 1)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$28406.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 1)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$28406.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 1)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$28423.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$28423.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$28423.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$28423.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 1)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$28423.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 1)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$28423.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 1)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$28423.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 1)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$28339.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$28445.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$29356.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$29356.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$29362.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$29362.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$29362.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$30215.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$29674.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$29668.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$29682.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$29667.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$29677.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$29666.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$29662.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$29676.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$29661.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$29671.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$29660.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$29656.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$29670.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$29655.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$29665.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$29654.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$29653.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$30180.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$30166.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$30146.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$29205.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$29204.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$28493.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$28320.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$29192.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$28391.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$29301.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$29286.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$28160.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$28166.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 2)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$28166.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 2)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$29229.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$29244.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$29253.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$29262.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$28146.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 2)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$28146.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 2)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$29996.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$29996.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$29996.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$29996.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$29996.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$30006.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$30006.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$30005.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$30005.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$30004.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$30004.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$30000.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$30000.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$29999.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$29998.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$29998.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$29998.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$29998.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 1)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$29998.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$30001.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$30010.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$30010.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$30009.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$30008.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$30008.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$29350.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$29350.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$29346.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$29346.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$29346.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$29346.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$29346.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$29346.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$29346.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$28959.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$28959.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$28948.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$28948.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$28941.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$28941.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$28655.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$28655.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$28655.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 1)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$28655.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 1)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$28655.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 1)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$28655.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 1)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$28641.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$28560.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$29434.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$29448.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$29436.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$28592.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$28657.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$28937.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$28937.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$28937.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$29298.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$28626.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$28561.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$28609.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$29339.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$29339.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$29342.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$29342.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$29328.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$29328.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$29328.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$29328.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$29328.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$29328.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$29336.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$29336.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$29337.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$29340.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$29340.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$29344.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$29344.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 3)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$29675.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$29669.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$29663.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$28955.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$28955.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$29651.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$28494.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$29420.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$29406.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$29250.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$29224.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$29418.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$28303.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$28304.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$29422.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$29368.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$29368.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$29442.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$29385.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$29385.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$29385.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$29385.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$29385.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$29389.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$29371.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$29371.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$29371.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$29365.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$29365.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$29359.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$29359.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$29353.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$29353.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$29323.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$29323.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$29269.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$29270.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$28446.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$29240.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$28243.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$28154.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$29215.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$29197.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$29191.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$28963.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$28963.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$28528.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$28511.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$28477.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$28434.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$28408.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$28417.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$28401.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$28389.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$28389.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$28389.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 1)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$28389.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 1)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$28389.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 1)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$28389.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 1)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$28371.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$28371.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$28371.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 1)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$28371.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 1)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$28371.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 1)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$28371.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 1)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$28356.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$28259.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$28227.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$29536.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 3)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$29536.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 2)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$29485.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$29485.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$29485.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$29485.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$29485.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$28041.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$27652.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$27652.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$27652.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 2)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$27652.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 1)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$27652.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 1)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$27656.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$27656.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$27656.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$27656.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$27656.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$27789.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$27789.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$27661.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$27661.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$27618.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$27618.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$27618.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$27618.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$27618.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$27618.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$27622.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$27622.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$28031.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$27576.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$28021.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$28021.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$27594.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$27594.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$27594.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$27594.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$27594.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$27601.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$27580.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$27578.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$29450.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$28541.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$27576.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$27576.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$27577.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$27584.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$27580.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$27581.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$27581.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$27585.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$27584.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$27585.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$27591.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$27601.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$27594.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$27594.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$27601.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$27591.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$27617.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$27618.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$27619.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$27622.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$27624.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$27626.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$27628.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$27635.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$27638.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$27646.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$27649.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$27652.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$27652.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$27656.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$27656.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$27657.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$27660.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$27661.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$27667.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$27675.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$27682.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$27675.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$27694.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$27703.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$27714.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$27768.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$27775.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$27789.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$27805.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$27810.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$27801.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$27815.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$27827.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$29389.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$27868.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$29227.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$29242.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$27935.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$27925.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$27927.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$27815.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$27939.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$27971.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$27982.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$28037.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$28009.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$28020.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$28021.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$28022.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$28025.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$28034.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$28028.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$28031.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$28034.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$28036.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$28037.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$28040.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$28023.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$28048.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$28051.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$28052.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$28031.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$28053.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$29446.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$28080.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$28081.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$28082.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$28082.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$28124.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$28124.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$28192.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$28139.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$28139.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$28146.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$28146.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$28153.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$28153.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$28154.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$28155.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$29222.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$28160.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$28166.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$28166.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$28172.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$28172.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$28180.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$28180.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$28206.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$28191.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$28192.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$28193.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$28201.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$28201.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$28206.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$28223.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$28212.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$28212.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$28214.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$28215.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$28223.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$28226.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$28226.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$28227.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$28228.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$28238.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$28239.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$28255.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$28242.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$28242.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$28243.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$28244.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$28239.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$29235.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$29193.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$28253.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$28254.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$28255.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$28524.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$28258.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$28259.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$28258.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$28273.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$28274.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$28277.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$28277.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$28299.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$28318.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$28302.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$28302.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$28303.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$28299.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$28318.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$28319.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$28320.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$28332.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$28332.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$28337.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$28338.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$28339.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$29195.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$28349.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$28349.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$29247.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$28354.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$28355.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$28356.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$28366.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$28366.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$28371.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$28372.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$28373.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$28371.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$28373.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$28389.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$28390.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$28391.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$28389.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$28401.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$29256.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$28406.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$28407.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$28408.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$28410.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$28416.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$28419.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$28419.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$28423.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$28433.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$28433.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$28436.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$28437.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$28407.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$28443.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$28444.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$28445.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$28447.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$28443.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$29264.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$28444.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$28460.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$28461.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$28463.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$28462.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$29267.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$28461.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$28460.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$28476.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$28477.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$28479.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$28478.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$28476.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$28492.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$28493.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$28495.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$29188.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$29272.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$28492.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$28510.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$28510.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$28512.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$28524.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$28527.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$28529.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$28527.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$29196.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$28541.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$28544.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$28546.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$29438.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$28545.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$28557.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$28557.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$28558.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$28559.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$28560.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$28562.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$28558.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$29428.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$28575.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$28576.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$28578.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$28577.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$28576.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$28640.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$28591.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$28592.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$28594.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$29424.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$29300.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$28607.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$28608.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$28610.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$28608.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$28607.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$28625.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$28625.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$28627.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$29284.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$29295.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$28639.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$28640.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$28641.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$28643.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$28559.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$28649.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$28651.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$28651.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$28655.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$28656.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$28657.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$28659.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$28656.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$28674.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$28674.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$28676.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$28675.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$28658.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$28688.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$28688.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$28655.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$29996.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$28814.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$28814.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$30222.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$28941.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$28959.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$29803.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$29289.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$29400.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$29414.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$28937.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$28941.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$28945.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$28946.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$28946.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$28948.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$28952.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$28953.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$28953.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$28955.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$28959.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$28948.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$28963.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$28963.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$29398.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$29049.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$29408.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$29393.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$29402.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$29189.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$29188.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$29189.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$29190.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$29191.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$29192.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$29193.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$29190.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$29195.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$29196.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$29197.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$29198.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$29198.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$29207.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$29202.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$29203.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$29204.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$29205.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$29202.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$29207.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$29208.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$29203.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$29213.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$29215.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$29208.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$29222.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$29223.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$29224.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$29227.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$29228.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$29229.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$29231.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$29231.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$29235.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$29237.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$29237.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$29239.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$29240.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$29241.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$29242.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$29244.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$29239.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$29247.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$29250.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$29253.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$29256.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$29259.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$29261.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$29262.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$29264.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$29267.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$29269.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$29270.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$29272.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$29276.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$29276.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$29278.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$29278.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$29281.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$29283.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$29284.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$29286.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$29412.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$29289.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$28593.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$29292.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$29295.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$29292.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$29356.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$29298.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$29426.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$29300.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$29301.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$29303.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$29303.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$29315.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$29536.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$29318.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$29322.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$29325.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$29336.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$29337.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$29337.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$29339.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$29340.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$29342.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$29328.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$29344.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$28191.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$29681.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$29353.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$29368.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$29359.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$29365.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$29410.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$29385.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$29389.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$28945.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$29385.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$29281.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$29323.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$29430.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$29444.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$28591.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$29454.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$29452.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$29485.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$29485.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$29492.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$29504.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$29501.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$28215.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$29416.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$29396.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$29536.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$29213.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$29587.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$29223.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$29590.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$29432.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$29228.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$29594.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$29241.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$29599.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$29601.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$29404.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$29603.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$29605.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$29607.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$29609.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$29259.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$29261.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$29624.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$29283.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$29652.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$29640.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$29658.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$29659.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$29664.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$29651.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$29652.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$29653.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$29654.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$29655.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$29656.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$29657.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$29658.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$29659.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$29660.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$29661.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$29662.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$29663.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$29664.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$29665.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$29666.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$29667.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$29668.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$29669.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$29670.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$29671.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$29672.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$29673.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$29674.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$29675.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$29676.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$29677.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$29678.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$29679.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$29680.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$29681.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$29682.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$29672.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$29680.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$29673.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$29678.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$29679.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$29737.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$28575.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$29657.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$29350.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$28952.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$28955.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$29981.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$29981.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$30002.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$29984.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$29986.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$29996.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$29997.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$29998.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$29999.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$30001.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$30002.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$30009.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$30011.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$30011.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$30079.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$30092.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$30092.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$30094.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$30094.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$30110.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$30079.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$30110.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$30138.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$30146.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$30192.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$30138.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$30163.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$30198.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$30166.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$30171.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$30171.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$30173.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$30173.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$30179.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$30180.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$30217.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$30179.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$30192.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$30198.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$30163.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$30204.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$30204.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$30210.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$30210.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$30215.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$30228.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$30217.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$30219.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$30224.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$30222.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$30224.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$30226.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$30228.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$30219.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$30226.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$27919.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$28544.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$28639.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$27550$auto$blifparse.cc:515:parse_blif$29440.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
Removed 0 unused cells and 6266 unused wires.

24.48. Executing AUTONAME pass.
Renamed 120695 objects in module cain_test (131 iterations).

24.49. Executing HIERARCHY pass (managing design hierarchy).

24.49.1. Analyzing design hierarchy..
Top module:  \cain_test

24.49.2. Analyzing design hierarchy..
Top module:  \cain_test
Removed 0 unused modules.

24.50. Printing statistics.

=== cain_test ===

   Number of wires:               3855
   Number of wire bits:          33136
   Number of public wires:        3855
   Number of public wire bits:   33136
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               6262
     CCU2C                         287
     DP16KD                         44
     L6MUX21                        97
     LUT4                         3425
     MULT18X18D                      3
     PDPW16KD                        2
     PFUMX                         515
     TRELLIS_DPR16X4                36
     TRELLIS_FF                   1853

24.51. Executing CHECK pass (checking for obvious problems).
Checking module cain_test...
Found and reported 0 problems.

25. Executing JSON backend.

Warnings: 66 unique messages, 66 total
End of script. Logfile hash: a575d24507, CPU: user 18.00s system 0.55s, MEM: 2440.74 MB peak
Yosys 0.9+4288 (git sha1 b2e97174, x86_64-conda_cos6-linux-gnu-gcc 1.24.0.133_b0863d8_dirty -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/home/runner/work/conda-eda/conda-eda/workdir/conda-env/conda-bld/yosys_1630451134687/work=/usr/local/src/conda/yosys-0.9_5586_gb2e97174 -fdebug-prefix-map=/home/johan/miniconda3/envs/fpga=/usr/local/src/conda-prefix -fPIC -Os -fno-merge-constants)
Time spent: 33% 8x techmap (6 sec), 17% 31x opt_clean (3 sec), ...
