{
    "status": true,
    "messages": [
    "Start of IO Analysis",
    "  Get Ports",
    "    Detect input port \\clk0 (index=0, width=1, offset=0)",
    "    Detect input port \\clk1 (index=0, width=1, offset=0)",
    "    Detect input port \\clk2 (index=0, width=1, offset=0)",
    "    Detect output port \\clk_out (index=0, width=1, offset=0)",
    "    Detect output port \\delay_tap (index=0, width=6, offset=0)",
    "    Detect output port \\delay_tap (index=1, width=6, offset=0)",
    "    Detect output port \\delay_tap (index=2, width=6, offset=0)",
    "    Detect output port \\delay_tap (index=3, width=6, offset=0)",
    "    Detect output port \\delay_tap (index=4, width=6, offset=0)",
    "    Detect output port \\delay_tap (index=5, width=6, offset=0)",
    "    Detect input port \\din (index=0, width=1, offset=0)",
    "    Detect input port \\din_clk2 (index=0, width=1, offset=0)",
    "    Detect input port \\din_n (index=0, width=1, offset=0)",
    "    Detect input port \\din_p (index=0, width=1, offset=0)",
    "    Detect input port \\din_serdes (index=0, width=1, offset=0)",
    "    Detect input port \\din_serdes_clk_out (index=0, width=1, offset=0)",
    "    Detect output port \\dout (index=0, width=1, offset=0)",
    "    Detect output port \\dout_clk2 (index=0, width=1, offset=0)",
    "    Detect output port \\dout_n (index=0, width=1, offset=0)",
    "    Detect output port \\dout_osc_n (index=0, width=1, offset=0)",
    "    Detect output port \\dout_osc_p (index=0, width=1, offset=0)",
    "    Detect output port \\dout_p (index=0, width=1, offset=0)",
    "    Detect output port \\dout_serdes (index=0, width=1, offset=0)",
    "    Detect output port \\dout_serdes_clk_out (index=0, width=1, offset=0)",
    "    Detect input port \\enable (index=0, width=1, offset=0)",
    "    Detect input port \\reset (index=0, width=1, offset=0)",
    "  Get Port/Standalone Primitives",
    "    Get important connection of cell \\I_BUF $ibuf$top.$ibuf_clk0",
    "      Cell port \\I is connected to input port \\clk0",
    "        Parameter \\WEAK_KEEPER: \"NONE\"",
    "        Data Width: -2",
    "    Get important connection of cell \\I_BUF $ibuf$top.$ibuf_clk1",
    "      Cell port \\I is connected to input port \\clk1",
    "        Parameter \\WEAK_KEEPER: \"NONE\"",
    "        Data Width: -2",
    "    Get important connection of cell \\I_BUF $ibuf$top.$ibuf_clk2",
    "      Cell port \\I is connected to input port \\clk2",
    "        Parameter \\WEAK_KEEPER: \"NONE\"",
    "        Data Width: -2",
    "    Get important connection of cell \\I_BUF $ibuf$top.$ibuf_din",
    "      Cell port \\I is connected to input port \\din",
    "        Parameter \\WEAK_KEEPER: \"NONE\"",
    "        Data Width: -2",
    "    Get important connection of cell \\I_BUF $ibuf$top.$ibuf_din_clk2",
    "      Cell port \\I is connected to input port \\din_clk2",
    "        Parameter \\WEAK_KEEPER: \"NONE\"",
    "        Data Width: -2",
    "    Get important connection of cell \\I_BUF $ibuf$top.$ibuf_din_serdes",
    "      Cell port \\I is connected to input port \\din_serdes",
    "        Parameter \\WEAK_KEEPER: \"NONE\"",
    "        Data Width: -2",
    "    Get important connection of cell \\I_BUF $ibuf$top.$ibuf_din_serdes_clk_out",
    "      Cell port \\I is connected to input port \\din_serdes_clk_out",
    "        Parameter \\WEAK_KEEPER: \"NONE\"",
    "        Data Width: -2",
    "    Get important connection of cell \\I_BUF $ibuf$top.$ibuf_enable",
    "      Cell port \\I is connected to input port \\enable",
    "        Parameter \\WEAK_KEEPER: \"NONE\"",
    "        Data Width: -2",
    "    Get important connection of cell \\I_BUF $ibuf$top.$ibuf_reset",
    "      Cell port \\I is connected to input port \\reset",
    "        Parameter \\WEAK_KEEPER: \"NONE\"",
    "        Data Width: -2",
    "    Get important connection of cell \\O_BUFT $obuf$top.$obuf_clk_out",
    "      Cell port \\O is connected to output port \\clk_out",
    "        Data Width: -2",
    "    Get important connection of cell \\O_BUFT $obuf$top.$obuf_delay_tap",
    "      Cell port \\O is connected to output port \\delay_tap[0]",
    "        Data Width: -2",
    "    Get important connection of cell \\O_BUFT $obuf$top.$obuf_delay_tap_1",
    "      Cell port \\O is connected to output port \\delay_tap[1]",
    "        Data Width: -2",
    "    Get important connection of cell \\O_BUFT $obuf$top.$obuf_delay_tap_2",
    "      Cell port \\O is connected to output port \\delay_tap[2]",
    "        Data Width: -2",
    "    Get important connection of cell \\O_BUFT $obuf$top.$obuf_delay_tap_3",
    "      Cell port \\O is connected to output port \\delay_tap[3]",
    "        Data Width: -2",
    "    Get important connection of cell \\O_BUFT $obuf$top.$obuf_delay_tap_4",
    "      Cell port \\O is connected to output port \\delay_tap[4]",
    "        Data Width: -2",
    "    Get important connection of cell \\O_BUFT $obuf$top.$obuf_delay_tap_5",
    "      Cell port \\O is connected to output port \\delay_tap[5]",
    "        Data Width: -2",
    "    Get important connection of cell \\O_BUFT $obuf$top.$obuf_dout",
    "      Cell port \\O is connected to output port \\dout",
    "        Data Width: -2",
    "    Get important connection of cell \\O_BUFT $obuf$top.$obuf_dout_clk2",
    "      Cell port \\O is connected to output port \\dout_clk2",
    "        Data Width: -2",
    "    Get important connection of cell \\O_BUFT $obuf$top.$obuf_dout_serdes",
    "      Cell port \\O is connected to output port \\dout_serdes",
    "        Data Width: -2",
    "    Get important connection of cell \\O_BUFT $obuf$top.$obuf_dout_serdes_clk_out",
    "      Cell port \\O is connected to output port \\dout_serdes_clk_out",
    "        Data Width: -2",
    "    Get important connection of cell \\BOOT_CLOCK \\boot_clock",
    "        Parameter \\PERIOD: 25",
    "        Data Width: -2",
    "    Get important connection of cell \\I_BUF_DS \\i_buf_ds",
    "      Cell port \\I_N is connected to input port \\din_n",
    "      Cell port \\I_P is connected to input port \\din_p",
    "        Parameter \\DIFFERENTIAL_TERMINATION: \"TRUE\"",
    "        Parameter \\IOSTANDARD: \"DEFAULT\"",
    "        Parameter \\WEAK_KEEPER: \"NONE\"",
    "        Data Width: -2",
    "    Get important connection of cell \\O_BUF_DS \\o_buf_ds",
    "      Cell port \\O_N is connected to output port \\dout_n",
    "      Cell port \\O_P is connected to output port \\dout_p",
    "        Parameter \\DIFFERENTIAL_TERMINATION: \"TRUE\"",
    "        Parameter \\IOSTANDARD: \"DEFAULT\"",
    "        Data Width: -2",
    "    Get important connection of cell \\O_BUF_DS \\o_buf_ds_osc",
    "      Cell port \\O_N is connected to output port \\dout_osc_n",
    "      Cell port \\O_P is connected to output port \\dout_osc_p",
    "        Parameter \\DIFFERENTIAL_TERMINATION: \"TRUE\"",
    "        Parameter \\IOSTANDARD: \"DEFAULT\"",
    "        Data Width: -2",
    "  Trace \\I_BUF --> \\CLK_BUF",
    "    Try \\I_BUF $ibuf$top.$ibuf_clk0 out connection: $ibuf_clk0 -> $clkbuf$top.$ibuf_clk0",
    "      Connected $clkbuf$top.$ibuf_clk0",
    "        Data Width: -2",
    "    Try \\I_BUF $ibuf$top.$ibuf_clk1 out connection: $ibuf_clk1 -> \\clk_buf",
    "      Connected \\clk_buf",
    "        Data Width: -2",
    "    Try \\I_BUF $ibuf$top.$ibuf_clk2 out connection: $ibuf_clk2 -> $clkbuf$top.$ibuf_clk2",
    "      Connected $clkbuf$top.$ibuf_clk2",
    "        Data Width: -2",
    "  Trace \\I_BUF_DS --> \\CLK_BUF",
    "  Trace \\CLK_BUF --> \\PLL",
    "    Try \\CLK_BUF \\clk_buf out connection: \\clk1_buf -> \\pll",
    "      Connected \\pll",
    "        Parameter \\DEV_FAMILY: \"VIRGO\"",
    "        Parameter \\DIVIDE_CLK_IN_BY_2: \"FALSE\"",
    "        Parameter \\PLL_DIV: 1",
    "        Parameter \\PLL_MULT: 16",
    "        Parameter \\PLL_MULT_FRAC: 0",
    "        Parameter \\PLL_POST_DIV: 34",
    "        Data Width: -2",
    "  Trace \\BOOT_CLOCK --> \\PLL",
    "    Try \\BOOT_CLOCK \\boot_clock out connection: \\osc -> \\pll_osc",
    "      Connected \\pll_osc",
    "        Parameter \\DEV_FAMILY: \"VIRGO\"",
    "        Parameter \\DIVIDE_CLK_IN_BY_2: \"TRUE\"",
    "        Parameter \\PLL_DIV: 1",
    "        Parameter \\PLL_MULT: 16",
    "        Parameter \\PLL_MULT_FRAC: 0",
    "        Parameter \\PLL_POST_DIV: 34",
    "        Data Width: -2",
    "  Trace \\I_BUF --> \\I_DELAY",
    "    Try \\I_BUF $ibuf$top.$ibuf_din out connection: $ibuf_din -> \\i_delay",
    "      Connected \\i_delay",
    "        Parameter \\DELAY: 50",
    "        Data Width: -2",
    "  Trace \\I_BUF --> \\I_DDR",
    "  Trace \\I_BUF --> \\I_SERDES",
    "    Try \\I_BUF $ibuf$top.$ibuf_din_serdes out connection: $ibuf_din_serdes -> \\i_serdes",
    "      Connected \\i_serdes",
    "        Parameter \\DATA_RATE: \"SDR\"",
    "        Parameter \\DPA_MODE: \"DPA\"",
    "        Parameter \\WIDTH: 8",
    "        Data Width: 8",
    "  Trace \\I_BUF_DS --> \\I_DELAY",
    "  Trace \\I_BUF_DS --> \\I_DDR",
    "    Try \\I_BUF_DS \\i_buf_ds out connection: \\i_ddr_d -> \\i_ddr",
    "      Connected \\i_ddr",
    "        Data Width: -2",
    "  Trace \\I_BUF_DS --> \\I_SERDES",
    "  Trace \\I_DELAY --> \\I_DDR",
    "  Trace \\I_DELAY --> \\I_SERDES",
    "  Trace \\O_BUF --> \\O_DELAY",
    "  Trace \\O_BUF --> \\O_DDR",
    "  Trace \\O_BUF --> \\O_SERDES",
    "  Trace \\O_BUFT --> \\O_DELAY",
    "    Try \\O_BUFT $obuf$top.$obuf_dout out connection: $obuf_dout -> \\o_delay",
    "      Connected \\o_delay",
    "        Parameter \\DELAY: 60",
    "        Data Width: -2",
    "  Trace \\O_BUFT --> \\O_DDR",
    "  Trace \\O_BUFT --> \\O_SERDES",
    "    Try \\O_BUFT $obuf$top.$obuf_dout_serdes out connection: $obuf_dout_serdes -> \\o_serdes",
    "      Connected \\o_serdes",
    "        Parameter \\DATA_RATE: \"DDR\"",
    "        Parameter \\WIDTH: 8",
    "        Data Width: 8",
    "  Trace \\O_BUF_DS --> \\O_DELAY",
    "  Trace \\O_BUF_DS --> \\O_DDR",
    "    Try \\O_BUF_DS \\o_buf_ds out connection: \\o_buf_ds_i -> \\o_ddr",
    "      Connected \\o_ddr",
    "        Data Width: -2",
    "    Try \\O_BUF_DS \\o_buf_ds_osc out connection: \\o_buf_ds_i_osc -> \\o_ddr_osc",
    "      Connected \\o_ddr_osc",
    "        Data Width: -2",
    "  Trace \\O_BUF_DS --> \\O_SERDES",
    "  Trace \\O_BUFT_DS --> \\O_DELAY",
    "  Trace \\O_BUFT_DS --> \\O_DDR",
    "  Trace \\O_BUFT_DS --> \\O_SERDES",
    "  Trace \\O_DELAY --> \\O_DDR",
    "  Trace \\O_DELAY --> \\O_SERDES",
    "  Trace \\O_BUF --> \\O_SERDES_CLK",
    "  Trace \\O_BUFT --> \\O_SERDES_CLK",
    "    Try \\O_BUFT $obuf$top.$obuf_clk_out out connection: $obuf_clk_out -> \\o_serdes_clk",
    "      Connected \\o_serdes_clk",
    "        Parameter \\CLOCK_PHASE: 270",
    "        Parameter \\DATA_RATE: \"SDR\"",
    "        Data Width: -2",
    "  Trace \\O_BUF_DS --> \\O_SERDES_CLK",
    "  Trace \\O_BUFT_DS --> \\O_SERDES_CLK",
    "  Trace fabric clock buffer",
    "    Detect fabric clock buffer",
    "      \\I : \\clk0_div",
    "      \\O : $fclk_buf_clk0_div",
    "  Trace gearbox fast clock source",
    "    \\I_DELAY \\i_delay port \\CLK_IN: $clk_buf_$ibuf_clk0",
    "      Connected to \\CLK_BUF $clkbuf$top.$ibuf_clk0 port \\O",
    "    \\I_SERDES \\i_serdes port \\PLL_CLK: \\pll_clk",
    "      Connected to \\PLL \\pll port \\CLK_OUT",
    "    \\I_DDR \\i_ddr port \\C: \\pll_clk",
    "      Connected to \\PLL \\pll port \\CLK_OUT",
    "    \\O_DELAY \\o_delay port \\CLK_IN: \\clk1_buf",
    "      Connected to \\CLK_BUF \\clk_buf port \\O",
    "    \\O_SERDES \\o_serdes port \\PLL_CLK: \\pll_clk",
    "      Connected to \\PLL \\pll port \\CLK_OUT",
    "    \\O_SERDES_CLK \\o_serdes_clk port \\PLL_CLK: \\pll_clk",
    "      Connected to \\PLL \\pll port \\CLK_OUT",
    "  Trace Core/Fabric Clock",
    "    Module \\CLK_BUF $clkbuf$top.$ibuf_clk0: clock port \\O, net $clk_buf_$ibuf_clk0",
    "      Connected to cell \\DFFRE $abc$216$auto_217",
    "        Which is not a IO primitive. Send to fabric",
    "      Connected to cell \\I_DELAY \\i_delay",
    "        Which is a primitive",
    "        This is gearbox core_clk. Send to fabric",
    "      Use slot 0",
    "    Module \\CLK_BUF \\clk_buf: clock port \\O, net \\clk1_buf",
    "      Connected to cell \\O_DELAY \\o_delay",
    "        Which is a primitive",
    "        This is gearbox core_clk. Send to fabric",
    "      Connected to cell \\PLL \\pll",
    "        Which is a primitive",
    "        Does not meet core_clk checking criteria. Not sending to fabric",
    "      Use slot 1",
    "    Module \\PLL \\pll: clock port \\CLK_OUT, net \\pll_clk",
    "      Connected to cell \\I_DDR \\i_ddr",
    "        Which is a primitive",
    "        Does not meet core_clk checking criteria. Not sending to fabric",
    "      Connected to cell \\I_SERDES \\i_serdes",
    "        Which is a primitive",
    "        This is gearbox core_clk. Send to fabric",
    "      Connected to cell \\I_SERDES \\i_serdes",
    "        Which is a primitive",
    "        Does not meet core_clk checking criteria. Not sending to fabric",
    "      Connected to cell \\O_DDR \\o_ddr",
    "        Which is a primitive",
    "        This is gearbox core_clk. Send to fabric",
    "      Connected to cell \\O_SERDES \\o_serdes",
    "        Which is a primitive",
    "        This is gearbox core_clk. Send to fabric",
    "      Connected to cell \\O_SERDES \\o_serdes",
    "        Which is a primitive",
    "        Does not meet core_clk checking criteria. Not sending to fabric",
    "      Connected to cell \\O_SERDES_CLK \\o_serdes_clk",
    "        Which is a primitive",
    "        Does not meet core_clk checking criteria. Not sending to fabric",
    "      Use slot 2",
    "    Module \\PLL \\pll: clock port \\CLK_OUT_DIV4, net $delete_wire$499",
    "    Module \\CLK_BUF $clkbuf$top.$ibuf_clk2: clock port \\O, net $clk_buf_$ibuf_clk2",
    "      Connected to cell \\DFFRE $abc$220$auto_221",
    "        Which is not a IO primitive. Send to fabric",
    "      Use slot 3",
    "    Module \\I_SERDES \\i_serdes: clock port \\CLK_OUT, net \\iserdes_clk_out",
    "      Connected to cell \\DFFRE $abc$208$auto_209",
    "        Which is not a IO primitive. Send to fabric",
    "      Connected to cell \\I_SERDES \\i_serdes",
    "        Which is a primitive",
    "        Does not meet core_clk checking criteria. Not sending to fabric",
    "      Use slot 4",
    "    Module \\BOOT_CLOCK \\boot_clock: clock port \\O, net \\osc",
    "      Connected to cell \\PLL \\pll_osc",
    "        Which is a primitive",
    "        Does not meet core_clk checking criteria. Not sending to fabric",
    "    Module \\PLL \\pll_osc: clock port \\CLK_OUT, net \\osc_pll",
    "      Connected to cell \\O_DDR \\o_ddr_osc",
    "        Which is a primitive",
    "        This is gearbox core_clk. Send to fabric",
    "      Use slot 5",
    "    Module \\FCLK_BUF $clkbuf$top.clk0_div: clock port \\O, net $fclk_buf_clk0_div",
    "      Connected to cell \\DFFRE $abc$212$auto_213",
    "        Which is not a IO primitive. Send to fabric",
    "      Use slot 6",
    "  Double check Core/Fabric Clock",
    "    \\I_DELAY \\i_delay port \\CLK_IN",
    "      Good. Found clocking",
    "    \\I_SERDES \\i_serdes port \\CLK_IN",
    "      Good. Found clocking",
    "    \\O_DELAY \\o_delay port \\CLK_IN",
    "      Good. Found clocking",
    "    \\O_SERDES \\o_serdes port \\CLK_IN",
    "      Good. Found clocking",
    "    \\O_DDR \\o_ddr port \\C",
    "      Good. Found clocking",
    "    \\O_DDR \\o_ddr_osc port \\C",
    "      Good. Found clocking",
    "  Summary",
    "        |------------------------------------------------------------------------------------------------------|",
    "        |                    ***********************************************************                       |",
    "    IN  |               clk0 * I_BUF |-> CLK_BUF                                       *                       |",
    "    IN  |               clk1 * I_BUF |-> CLK_BUF |-> PLL                               *                       |",
    "    IN  |               clk2 * I_BUF |-> CLK_BUF                                       *                       |",
    "    IN  |                din * I_BUF |-> I_DELAY                                       *                       |",
    "    IN  |           din_clk2 * I_BUF                                                   *                       |",
    "    IN  |         din_serdes * I_BUF |-> I_SERDES                                      *                       |",
    "    IN  | din_serdes_clk_out * I_BUF                                                   *                       |",
    "    IN  |             enable * I_BUF                                                   *                       |",
    "    IN  |              reset * I_BUF                                                   *                       |",
    "    OUT |                    *                                 O_SERDES_CLK |-> O_BUFT * clk_out               |",
    "    OUT |                    *                                                  O_BUFT * delay_tap[0]          |",
    "    OUT |                    *                                                  O_BUFT * delay_tap[1]          |",
    "    OUT |                    *                                                  O_BUFT * delay_tap[2]          |",
    "    OUT |                    *                                                  O_BUFT * delay_tap[3]          |",
    "    OUT |                    *                                                  O_BUFT * delay_tap[4]          |",
    "    OUT |                    *                                                  O_BUFT * delay_tap[5]          |",
    "    OUT |                    *                                      O_DELAY |-> O_BUFT * dout                  |",
    "    OUT |                    *                                                  O_BUFT * dout_clk2             |",
    "    OUT |                    *                                     O_SERDES |-> O_BUFT * dout_serdes           |",
    "    OUT |                    *                                                  O_BUFT * dout_serdes_clk_out   |",
    "    IN  |       BOOT_CLOCK#0 * BOOT_CLOCK |-> PLL                                      *                       |",
    "    IN  |        din_n+din_p * I_BUF_DS |-> I_DDR                                      *                       |",
    "    OUT |                    *                                      O_DDR |-> O_BUF_DS * dout_n+dout_p         |",
    "    OUT |                    *                                      O_DDR |-> O_BUF_DS * dout_osc_n+dout_osc_p |",
    "    IN  |    FABRIC_CLKBUF#0 * FCLK_BUF                                                *                       |",
    "        |                    ***********************************************************                       |",
    "        |------------------------------------------------------------------------------------------------------|",
    "  Final checking is good",
    "  Assign location HR_1_CC_18_9P (and properties) to Port clk0",
    "  Assign location HP_1_CC_18_9P (and properties) to Port clk1",
    "  Assign location HP_1_0_0P (and properties) to Port reset",
    "  Assign location HP_1_20_10P (and properties) to Port din",
    "  Assign location HP_1_4_2P (and properties) to Port din_p",
    "  Assign location HP_1_5_2N (and properties) to Port din_n",
    "  Assign location HP_2_20_10P (and properties) to Port dout",
    "  Assign location HP_1_8_4P (and properties) to Port dout_p",
    "  Assign location HP_1_9_4N (and properties) to Port dout_n",
    "  Assign location HP_2_22_11P (and properties) to Port dout_osc_p",
    "  Assign location HP_2_23_11N (and properties) to Port dout_osc_n",
    "  Assign location HR_5_CC_38_19P (and properties) to Port clk2",
    "  Assign location HR_5_0_0P (and properties) to Port din_clk2",
    "  Assign location HR_5_1_0N (and properties) to Port dout_clk2",
    "  Assign location HR_2_0_0P (and properties) to Port din_serdes",
    "  Assign location HR_2_2_1P (and properties) to Port dout_serdes",
    "  Assign location HR_2_6_3P (and properties) to Port din_serdes_clk_out",
    "  Assign location HR_2_7_3N (and properties) to Port dout_serdes_clk_out",
    "  Assign location HR_2_4_2P (and properties) to Port clk_out",
    "  Assign location HR_2_20_10P (and properties) to Port delay_tap[0]",
    "  Assign location HR_2_22_11P (and properties) to Port delay_tap[1]",
    "  Assign location HR_2_24_12P (and properties) to Port delay_tap[2]",
    "  Assign location HR_2_26_13P (and properties) to Port delay_tap[3]",
    "  Assign location HR_2_28_14P (and properties) to Port delay_tap[4]",
    "  Assign location HR_2_30_15P (and properties) to Port delay_tap[5]",
    "  Cross-check instances vs wrapped-instances",
    "  Generate SDC",
    "    Determine data signals",
    "      Pin object=clk0, location: HR_1_CC_18_9P",
    "        Data signal from object clk0",
    "          Module=I_BUF Linked-object=clk0 Port=O Net=$flatten$auto_551.$ibuf_clk0 - Not found",
    "          Skip reason: Clock data from object clk0 port O does not need to route to fabric",
    "      Pin object=clk1, location: HP_1_CC_18_9P",
    "        Data signal from object clk1",
    "          Skip reason: Object clk1 is primitive \\PLL but data signal is not defined",
    "      Pin object=clk2, location: HR_5_CC_38_19P",
    "        Data signal from object clk2",
    "          Module=I_BUF Linked-object=clk2 Port=O Net=$flatten$auto_551.$ibuf_clk2 - Not found",
    "          Skip reason: Clock data from object clk2 port O does not need to route to fabric",
    "      Pin object=din, location: HP_1_20_10P",
    "        Data signal from object din",
    "          Module=I_DELAY Linked-object=din Port=O Net=din_delay - Found",
    "      Pin object=din_clk2, location: HR_5_0_0P",
    "        Data signal from object din_clk2",
    "          Module=I_BUF Linked-object=din_clk2 Port=O Net=$ibuf_din_clk2 - Found",
    "      Pin object=din_serdes, location: HR_2_0_0P",
    "        Data signal from object din_serdes",
    "          Module=I_SERDES Linked-object=din_serdes Port=Q Net=serdes_data[0] - Found",
    "          Module=I_SERDES Linked-object=din_serdes Port=Q Net=serdes_data[1] - Found",
    "          Module=I_SERDES Linked-object=din_serdes Port=Q Net=serdes_data[2] - Found",
    "          Module=I_SERDES Linked-object=din_serdes Port=Q Net=serdes_data[3] - Found",
    "          Module=I_SERDES Linked-object=din_serdes Port=Q Net=serdes_data[4] - Found",
    "          Module=I_SERDES Linked-object=din_serdes Port=Q Net=serdes_data[5] - Found",
    "          Module=I_SERDES Linked-object=din_serdes Port=Q Net=serdes_data[6] - Found",
    "          Module=I_SERDES Linked-object=din_serdes Port=Q Net=serdes_data[7] - Found",
    "      Pin object=din_serdes_clk_out, location: HR_2_6_3P",
    "        Data signal from object din_serdes_clk_out",
    "          Module=I_BUF Linked-object=din_serdes_clk_out Port=O Net=$ibuf_din_serdes_clk_out - Found",
    "      Pin object=enable, location: ",
    "        Pin location is not assigned",
    "      Pin object=reset, location: HP_1_0_0P",
    "        Data signal from object reset",
    "          Module=I_BUF Linked-object=reset Port=O Net=$ibuf_reset - Found",
    "      Pin object=clk_out, location: HR_2_4_2P",
    "        Data signal from object clk_out",
    "          Skip reason: Object clk_out is primitive \\O_SERDES_CLK but data signal is not defined",
    "      Pin object=delay_tap[0], location: HR_2_20_10P",
    "        Data signal from object delay_tap[0]",
    "          Module=O_BUFT Linked-object=delay_tap[0] Port=I Net=$obuf_delay_tap[0] - Found",
    "      Pin object=delay_tap[1], location: HR_2_22_11P",
    "        Data signal from object delay_tap[1]",
    "          Module=O_BUFT Linked-object=delay_tap[1] Port=I Net=$obuf_delay_tap[1] - Found",
    "      Pin object=delay_tap[2], location: HR_2_24_12P",
    "        Data signal from object delay_tap[2]",
    "          Module=O_BUFT Linked-object=delay_tap[2] Port=I Net=$obuf_delay_tap[2] - Found",
    "      Pin object=delay_tap[3], location: HR_2_26_13P",
    "        Data signal from object delay_tap[3]",
    "          Module=O_BUFT Linked-object=delay_tap[3] Port=I Net=$obuf_delay_tap[3] - Found",
    "      Pin object=delay_tap[4], location: HR_2_28_14P",
    "        Data signal from object delay_tap[4]",
    "          Module=O_BUFT Linked-object=delay_tap[4] Port=I Net=$obuf_delay_tap[4] - Found",
    "      Pin object=delay_tap[5], location: HR_2_30_15P",
    "        Data signal from object delay_tap[5]",
    "          Module=O_BUFT Linked-object=delay_tap[5] Port=I Net=$obuf_delay_tap[5] - Found",
    "      Pin object=dout, location: HP_2_20_10P",
    "        Data signal from object dout",
    "          Module=O_DELAY Linked-object=dout Port=I Net=dout_pre_delay - Found",
    "      Pin object=dout_clk2, location: HR_5_1_0N",
    "        Data signal from object dout_clk2",
    "          Module=O_BUFT Linked-object=dout_clk2 Port=I Net=$obuf_dout_clk2 - Found",
    "      Pin object=dout_serdes, location: HR_2_2_1P",
    "        Data signal from object dout_serdes",
    "          Module=O_SERDES Linked-object=dout_serdes Port=D Net=$auto_540 - Found",
    "          Module=O_SERDES Linked-object=dout_serdes Port=D Net=$auto_541 - Found",
    "          Module=O_SERDES Linked-object=dout_serdes Port=D Net=$auto_542 - Found",
    "          Module=O_SERDES Linked-object=dout_serdes Port=D Net=$auto_543 - Found",
    "          Module=O_SERDES Linked-object=dout_serdes Port=D Net=$auto_544 - Found",
    "          Module=O_SERDES Linked-object=dout_serdes Port=D Net=$auto_545 - Found",
    "          Module=O_SERDES Linked-object=dout_serdes Port=D Net=$auto_546 - Found",
    "          Module=O_SERDES Linked-object=dout_serdes Port=D Net=$auto_547 - Found",
    "      Pin object=dout_serdes_clk_out, location: HR_2_7_3N",
    "        Data signal from object dout_serdes_clk_out",
    "          Module=O_BUFT Linked-object=dout_serdes_clk_out Port=I Net=$obuf_dout_serdes_clk_out - Found",
    "      Pin object=din_n, location: HP_1_5_2N",
    "        Skip this because 'This is secondary pin. But IO bitstream generation will still make sure it is used in pair. Otherwise the IO bitstream will be invalid'",
    "      Pin object=din_p, location: HP_1_4_2P",
    "        Data signal from object din_p",
    "          Module=I_DDR Linked-object=din_n+din_p Port=Q Net=o_ddr_d[0] - Found",
    "          Module=I_DDR Linked-object=din_n+din_p Port=Q Net=o_ddr_d[1] - Found",
    "      Pin object=dout_n, location: HP_1_9_4N",
    "        Skip this because 'This is secondary pin. But IO bitstream generation will still make sure it is used in pair. Otherwise the IO bitstream will be invalid'",
    "      Pin object=dout_p, location: HP_1_8_4P",
    "        Data signal from object dout_p",
    "          Module=O_DDR Linked-object=dout_n+dout_p Port=D Net=$auto_536 - Found",
    "          Module=O_DDR Linked-object=dout_n+dout_p Port=D Net=$auto_537 - Found",
    "      Pin object=dout_osc_n, location: HP_2_23_11N",
    "        Skip this because 'This is secondary pin. But IO bitstream generation will still make sure it is used in pair. Otherwise the IO bitstream will be invalid'",
    "      Pin object=dout_osc_p, location: HP_2_22_11P",
    "        Data signal from object dout_osc_p",
    "          Module=O_DDR Linked-object=dout_osc_n+dout_osc_p Port=D Net=$auto_538 - Found",
    "          Module=O_DDR Linked-object=dout_osc_n+dout_osc_p Port=D Net=$auto_539 - Found",
    "    Determine internal control signals",
    "      Module=I_BUF LinkedObject=clk0 Location=HR_1_CC_18_9P Port=EN Signal=in:f2g_in_en_{A|B}",
    "      Module=I_BUF LinkedObject=clk1 Location=HP_1_CC_18_9P Port=EN Signal=in:f2g_in_en_{A|B}",
    "      Module=PLL LinkedObject=clk1 Location=HP_1_CC_18_9P Port=LOCK Signal=out:TO_BE_DETERMINED",
    "        Skip reason: User design does not utilize linked-object clk1 wrapped-instance port LOCK",
    "      Module=PLL LinkedObject=clk1 Location=HP_1_CC_18_9P Port=PLL_EN Signal=in:TO_BE_DETERMINED",
    "        Skip reason: TO_BE_DETERMINED",
    "      Module=I_BUF LinkedObject=clk2 Location=HR_5_CC_38_19P Port=EN Signal=in:f2g_in_en_{A|B}",
    "      Module=I_BUF LinkedObject=din Location=HP_1_20_10P Port=EN Signal=in:f2g_in_en_{A|B}",
    "      Module=I_DELAY LinkedObject=din Location=HP_1_20_10P Port=DLY_ADJ Signal=in:rule=half-first:f2g_trx_dly_adj",
    "      Module=I_DELAY LinkedObject=din Location=HP_1_20_10P Port=DLY_INCDEC Signal=in:rule=half-first:f2g_trx_dly_inc",
    "      Module=I_DELAY LinkedObject=din Location=HP_1_20_10P Port=DLY_LOAD Signal=in:rule=half-first:f2g_trx_dly_ld",
    "      Module=I_DELAY LinkedObject=din Location=HP_1_20_10P Port=DLY_TAP_VALUE Signal=out:rule=half-first:g2f_trx_dly_tap",
    "      Module=I_BUF LinkedObject=din_clk2 Location=HR_5_0_0P Port=EN Signal=in:f2g_in_en_{A|B}",
    "      Module=I_BUF LinkedObject=din_serdes Location=HR_2_0_0P Port=EN Signal=in:f2g_in_en_{A|B}",
    "      Module=I_SERDES LinkedObject=din_serdes Location=HR_2_0_0P Port=BITSLIP_ADJ Signal=in:rule=half-first:f2g_rx_bitslip_adj",
    "      Module=I_SERDES LinkedObject=din_serdes Location=HR_2_0_0P Port=DATA_VALID Signal=out:g2f_rx_dvalid_{A|B}",
    "        Skip reason: User design does not utilize linked-object din_serdes wrapped-instance port DATA_VALID",
    "      Module=I_SERDES LinkedObject=din_serdes Location=HR_2_0_0P Port=DPA_ERROR Signal=out:rule=half-first:g2f_rx_dpa_error",
    "        Skip reason: User design does not utilize linked-object din_serdes wrapped-instance port DPA_ERROR",
    "      Module=I_SERDES LinkedObject=din_serdes Location=HR_2_0_0P Port=DPA_LOCK Signal=out:rule=half-first:g2f_rx_dpa_lock",
    "        Skip reason: User design does not utilize linked-object din_serdes wrapped-instance port DPA_LOCK",
    "      Module=I_SERDES LinkedObject=din_serdes Location=HR_2_0_0P Port=EN Signal=in:TO_BE_DETERMINED",
    "        Skip reason: TO_BE_DETERMINED",
    "      Module=I_SERDES LinkedObject=din_serdes Location=HR_2_0_0P Port=RST Signal=in:f2g_trx_reset_n_{A|B}",
    "      Module=I_BUF LinkedObject=din_serdes_clk_out Location=HR_2_6_3P Port=EN Signal=in:f2g_in_en_{A|B}",
    "      Module=I_BUF LinkedObject=enable Location= Port=EN Signal=in:f2g_in_en_{A|B}",
    "        Skip reason: Location  does not have any mode to begin with",
    "      Module=I_BUF LinkedObject=reset Location=HP_1_0_0P Port=EN Signal=in:f2g_in_en_{A|B}",
    "      Module=O_BUFT LinkedObject=clk_out Location=HR_2_4_2P Port=T Signal=in:f2g_tx_oe_{A|B}",
    "      Module=O_SERDES_CLK LinkedObject=clk_out Location=HR_2_4_2P Port=CLK_EN Signal=in:f2g_tx_clk_en_{A|B} ",
    "      Module=O_BUFT LinkedObject=delay_tap[0] Location=HR_2_20_10P Port=T Signal=in:f2g_tx_oe_{A|B}",
    "      Module=O_BUFT LinkedObject=delay_tap[1] Location=HR_2_22_11P Port=T Signal=in:f2g_tx_oe_{A|B}",
    "      Module=O_BUFT LinkedObject=delay_tap[2] Location=HR_2_24_12P Port=T Signal=in:f2g_tx_oe_{A|B}",
    "      Module=O_BUFT LinkedObject=delay_tap[3] Location=HR_2_26_13P Port=T Signal=in:f2g_tx_oe_{A|B}",
    "      Module=O_BUFT LinkedObject=delay_tap[4] Location=HR_2_28_14P Port=T Signal=in:f2g_tx_oe_{A|B}",
    "      Module=O_BUFT LinkedObject=delay_tap[5] Location=HR_2_30_15P Port=T Signal=in:f2g_tx_oe_{A|B}",
    "      Module=O_BUFT LinkedObject=dout Location=HP_2_20_10P Port=T Signal=in:f2g_tx_oe_{A|B}",
    "      Module=O_DELAY LinkedObject=dout Location=HP_2_20_10P Port=DLY_ADJ Signal=in:rule=half-first:f2g_trx_dly_adj",
    "      Module=O_DELAY LinkedObject=dout Location=HP_2_20_10P Port=DLY_INCDEC Signal=in:rule=half-first:f2g_trx_dly_inc",
    "      Module=O_DELAY LinkedObject=dout Location=HP_2_20_10P Port=DLY_LOAD Signal=in:rule=half-first:f2g_trx_dly_ld",
    "      Module=O_DELAY LinkedObject=dout Location=HP_2_20_10P Port=DLY_TAP_VALUE Signal=out:rule=half-first:g2f_trx_dly_tap",
    "        Skip reason: User design does not utilize linked-object dout wrapped-instance port DLY_TAP_VALUE",
    "      Module=O_BUFT LinkedObject=dout_clk2 Location=HR_5_1_0N Port=T Signal=in:f2g_tx_oe_{A|B}",
    "      Module=O_BUFT LinkedObject=dout_serdes Location=HR_2_2_1P Port=T Signal=in:f2g_tx_oe_{A|B}",
    "      Module=O_SERDES LinkedObject=dout_serdes Location=HR_2_2_1P Port=CHANNEL_BOND_SYNC_IN Signal=in:TO_BE_DETERMINED",
    "        Skip reason: User design does not utilize linked-object dout_serdes wrapped-instance port CHANNEL_BOND_SYNC_IN",
    "      Module=O_SERDES LinkedObject=dout_serdes Location=HR_2_2_1P Port=CHANNEL_BOND_SYNC_OUT Signal=out:TO_BE_DETERMINED",
    "        Skip reason: User design does not utilize linked-object dout_serdes wrapped-instance port CHANNEL_BOND_SYNC_OUT",
    "      Module=O_SERDES LinkedObject=dout_serdes Location=HR_2_2_1P Port=DATA_VALID Signal=in:f2g_tx_dvalid_{A|B}",
    "      Module=O_SERDES LinkedObject=dout_serdes Location=HR_2_2_1P Port=OE_IN Signal=in:TO_BE_DETERMINED",
    "        Skip reason: TO_BE_DETERMINED",
    "      Module=O_SERDES LinkedObject=dout_serdes Location=HR_2_2_1P Port=OE_OUT Signal=out:TO_BE_DETERMINED",
    "        Skip reason: User design does not utilize linked-object dout_serdes wrapped-instance port OE_OUT",
    "      Module=O_SERDES LinkedObject=dout_serdes Location=HR_2_2_1P Port=PLL_LOCK Signal=in:TO_BE_DETERMINED",
    "        Skip reason: User design does not utilize linked-object dout_serdes wrapped-instance port PLL_LOCK",
    "      Module=O_SERDES LinkedObject=dout_serdes Location=HR_2_2_1P Port=RST Signal=in:f2g_trx_reset_n_{A|B}",
    "      Module=O_BUFT LinkedObject=dout_serdes_clk_out Location=HR_2_7_3N Port=T Signal=in:f2g_tx_oe_{A|B}",
    "      Module=PLL LinkedObject=BOOT_CLOCK#0 Location= Port=LOCK Signal=out:TO_BE_DETERMINED",
    "        Skip reason: Location  does not have any mode to begin with",
    "      Module=PLL LinkedObject=BOOT_CLOCK#0 Location= Port=PLL_EN Signal=in:TO_BE_DETERMINED",
    "        Skip reason: Location  does not have any mode to begin with",
    "      Module=I_BUF_DS LinkedObject=din_n+din_p Location=HP_1_4_2P Port=EN Signal=in:f2g_in_en_{A|B}",
    "      Module=I_DDR LinkedObject=din_n+din_p Location=HP_1_4_2P Port=E Signal=in:TO_BE_DETERMINED",
    "        Skip reason: TO_BE_DETERMINED",
    "      Module=I_DDR LinkedObject=din_n+din_p Location=HP_1_4_2P Port=R Signal=in:TO_BE_DETERMINED",
    "        Skip reason: TO_BE_DETERMINED",
    "      Module=O_DDR LinkedObject=dout_n+dout_p Location=HP_1_8_4P Port=E Signal=in:TO_BE_DETERMINED",
    "        Skip reason: TO_BE_DETERMINED",
    "      Module=O_DDR LinkedObject=dout_n+dout_p Location=HP_1_8_4P Port=R Signal=in:TO_BE_DETERMINED",
    "        Skip reason: TO_BE_DETERMINED",
    "      Module=O_DDR LinkedObject=dout_osc_n+dout_osc_p Location=HP_2_22_11P Port=E Signal=in:TO_BE_DETERMINED",
    "        Skip reason: TO_BE_DETERMINED",
    "      Module=O_DDR LinkedObject=dout_osc_n+dout_osc_p Location=HP_2_22_11P Port=R Signal=in:TO_BE_DETERMINED",
    "        Skip reason: TO_BE_DETERMINED",
    "End of IO Analysis"
  ],
  "instances": [
    {
      "module": "I_BUF",
      "name": "$ibuf$top.$ibuf_clk0",
      "location_object": "clk0",
      "location": "HR_1_CC_18_9P",
      "linked_object": "clk0",
      "linked_objects": {
        "clk0": {
          "location": "HR_1_CC_18_9P",
          "properties": {
          }
        }
      },
      "connectivity": {
        "I": "clk0",
        "O": "$ibuf_clk0"
      },
      "parameters": {
        "WEAK_KEEPER": "NONE"
      },
      "flags": [
        "I_BUF"
      ],
      "pre_primitive": "",
      "post_primitives": [
        "CLK_BUF"
      ],
      "route_clock_to": {
      },
      "errors": [
      ]
    },
    {
      "module": "CLK_BUF",
      "name": "$clkbuf$top.$ibuf_clk0",
      "location_object": "clk0",
      "location": "HR_1_CC_18_9P",
      "linked_object": "clk0",
      "linked_objects": {
        "clk0": {
          "location": "HR_1_CC_18_9P",
          "properties": {
            "ROUTE_TO_FABRIC_CLK": "0"
          }
        }
      },
      "connectivity": {
        "I": "$ibuf_clk0",
        "O": "$clk_buf_$ibuf_clk0"
      },
      "parameters": {
        "ROUTE_TO_FABRIC_CLK": "0"
      },
      "flags": [
        "CLK_BUF"
      ],
      "pre_primitive": "I_BUF",
      "post_primitives": [
      ],
      "route_clock_to": {
        "O": [
          "i_delay"
        ]
      },
      "errors": [
      ]
    },
    {
      "module": "I_BUF",
      "name": "$ibuf$top.$ibuf_clk1",
      "location_object": "clk1",
      "location": "HP_1_CC_18_9P",
      "linked_object": "clk1",
      "linked_objects": {
        "clk1": {
          "location": "HP_1_CC_18_9P",
          "properties": {
          }
        }
      },
      "connectivity": {
        "I": "clk1",
        "O": "$ibuf_clk1"
      },
      "parameters": {
        "WEAK_KEEPER": "NONE"
      },
      "flags": [
        "I_BUF"
      ],
      "pre_primitive": "",
      "post_primitives": [
        "CLK_BUF"
      ],
      "route_clock_to": {
      },
      "errors": [
      ]
    },
    {
      "module": "CLK_BUF",
      "name": "clk_buf",
      "location_object": "clk1",
      "location": "HP_1_CC_18_9P",
      "linked_object": "clk1",
      "linked_objects": {
        "clk1": {
          "location": "HP_1_CC_18_9P",
          "properties": {
            "ROUTE_TO_FABRIC_CLK": "1"
          }
        }
      },
      "connectivity": {
        "I": "$ibuf_clk1",
        "O": "clk1_buf"
      },
      "parameters": {
        "ROUTE_TO_FABRIC_CLK": "1"
      },
      "flags": [
        "CLK_BUF"
      ],
      "pre_primitive": "I_BUF",
      "post_primitives": [
        "PLL"
      ],
      "route_clock_to": {
        "O": [
          "o_delay"
        ]
      },
      "errors": [
      ]
    },
    {
      "module": "PLL",
      "name": "pll",
      "location_object": "clk1",
      "location": "HP_1_CC_18_9P",
      "linked_object": "clk1",
      "linked_objects": {
        "clk1": {
          "location": "HP_1_CC_18_9P",
          "properties": {
            "OUT0_ROUTE_TO_FABRIC_CLK": "2"
          }
        }
      },
      "connectivity": {
        "CLK_IN": "clk1_buf",
        "CLK_OUT": "pll_clk",
        "CLK_OUT_DIV4": "$delete_wire$499"
      },
      "parameters": {
        "DEV_FAMILY": "VIRGO",
        "DIVIDE_CLK_IN_BY_2": "FALSE",
        "OUT0_ROUTE_TO_FABRIC_CLK": "2",
        "PLL_DIV": "1",
        "PLL_MULT": "16",
        "PLL_MULT_FRAC": "0",
        "PLL_POST_DIV": "34"
      },
      "flags": [
        "PLL"
      ],
      "pre_primitive": "CLK_BUF",
      "post_primitives": [
      ],
      "route_clock_to": {
        "CLK_OUT": [
          "i_serdes",
          "i_ddr",
          "o_serdes",
          "o_serdes_clk"
        ]
      },
      "errors": [
      ]
    },
    {
      "module": "I_BUF",
      "name": "$ibuf$top.$ibuf_clk2",
      "location_object": "clk2",
      "location": "HR_5_CC_38_19P",
      "linked_object": "clk2",
      "linked_objects": {
        "clk2": {
          "location": "HR_5_CC_38_19P",
          "properties": {
          }
        }
      },
      "connectivity": {
        "I": "clk2",
        "O": "$ibuf_clk2"
      },
      "parameters": {
        "WEAK_KEEPER": "NONE"
      },
      "flags": [
        "I_BUF"
      ],
      "pre_primitive": "",
      "post_primitives": [
        "CLK_BUF"
      ],
      "route_clock_to": {
      },
      "errors": [
      ]
    },
    {
      "module": "CLK_BUF",
      "name": "$clkbuf$top.$ibuf_clk2",
      "location_object": "clk2",
      "location": "HR_5_CC_38_19P",
      "linked_object": "clk2",
      "linked_objects": {
        "clk2": {
          "location": "HR_5_CC_38_19P",
          "properties": {
            "ROUTE_TO_FABRIC_CLK": "3"
          }
        }
      },
      "connectivity": {
        "I": "$ibuf_clk2",
        "O": "$clk_buf_$ibuf_clk2"
      },
      "parameters": {
        "ROUTE_TO_FABRIC_CLK": "3"
      },
      "flags": [
        "CLK_BUF",
        "PIN_CLOCK_CORE_ONLY"
      ],
      "pre_primitive": "I_BUF",
      "post_primitives": [
      ],
      "route_clock_to": {
      },
      "errors": [
      ]
    },
    {
      "module": "I_BUF",
      "name": "$ibuf$top.$ibuf_din",
      "location_object": "din",
      "location": "HP_1_20_10P",
      "linked_object": "din",
      "linked_objects": {
        "din": {
          "location": "HP_1_20_10P",
          "properties": {
          }
        }
      },
      "connectivity": {
        "I": "din",
        "O": "$ibuf_din"
      },
      "parameters": {
        "WEAK_KEEPER": "NONE"
      },
      "flags": [
        "I_BUF"
      ],
      "pre_primitive": "",
      "post_primitives": [
        "I_DELAY"
      ],
      "route_clock_to": {
      },
      "errors": [
      ]
    },
    {
      "module": "I_DELAY",
      "name": "i_delay",
      "location_object": "din",
      "location": "HP_1_20_10P",
      "linked_object": "din",
      "linked_objects": {
        "din": {
          "location": "HP_1_20_10P",
          "properties": {
          }
        }
      },
      "connectivity": {
        "CLK_IN": "$clk_buf_$ibuf_clk0",
        "I": "$ibuf_din",
        "O": "din_delay"
      },
      "parameters": {
        "DELAY": "50"
      },
      "flags": [
        "I_DELAY"
      ],
      "pre_primitive": "I_BUF",
      "post_primitives": [
      ],
      "route_clock_to": {
      },
      "errors": [
      ]
    },
    {
      "module": "I_BUF",
      "name": "$ibuf$top.$ibuf_din_clk2",
      "location_object": "din_clk2",
      "location": "HR_5_0_0P",
      "linked_object": "din_clk2",
      "linked_objects": {
        "din_clk2": {
          "location": "HR_5_0_0P",
          "properties": {
          }
        }
      },
      "connectivity": {
        "I": "din_clk2",
        "O": "$ibuf_din_clk2"
      },
      "parameters": {
        "WEAK_KEEPER": "NONE"
      },
      "flags": [
        "I_BUF"
      ],
      "pre_primitive": "",
      "post_primitives": [
      ],
      "route_clock_to": {
      },
      "errors": [
      ]
    },
    {
      "module": "I_BUF",
      "name": "$ibuf$top.$ibuf_din_serdes",
      "location_object": "din_serdes",
      "location": "HR_2_0_0P",
      "linked_object": "din_serdes",
      "linked_objects": {
        "din_serdes": {
          "location": "HR_2_0_0P",
          "properties": {
          }
        }
      },
      "connectivity": {
        "I": "din_serdes",
        "O": "$ibuf_din_serdes"
      },
      "parameters": {
        "WEAK_KEEPER": "NONE"
      },
      "flags": [
        "I_BUF"
      ],
      "pre_primitive": "",
      "post_primitives": [
        "I_SERDES"
      ],
      "route_clock_to": {
      },
      "errors": [
      ]
    },
    {
      "module": "I_SERDES",
      "name": "i_serdes",
      "location_object": "din_serdes",
      "location": "HR_2_0_0P",
      "linked_object": "din_serdes",
      "linked_objects": {
        "din_serdes": {
          "location": "HR_2_0_0P",
          "properties": {
            "ROUTE_TO_FABRIC_CLK": "4"
          }
        }
      },
      "connectivity": {
        "CLK_IN": "pll_clk",
        "CLK_OUT": "iserdes_clk_out",
        "D": "$ibuf_din_serdes",
        "PLL_CLK": "pll_clk"
      },
      "parameters": {
        "DATA_RATE": "SDR",
        "DPA_MODE": "DPA",
        "ROUTE_TO_FABRIC_CLK": "4",
        "WIDTH": "8"
      },
      "flags": [
        "I_SERDES"
      ],
      "pre_primitive": "I_BUF",
      "post_primitives": [
      ],
      "route_clock_to": {
      },
      "errors": [
      ]
    },
    {
      "module": "I_BUF",
      "name": "$ibuf$top.$ibuf_din_serdes_clk_out",
      "location_object": "din_serdes_clk_out",
      "location": "HR_2_6_3P",
      "linked_object": "din_serdes_clk_out",
      "linked_objects": {
        "din_serdes_clk_out": {
          "location": "HR_2_6_3P",
          "properties": {
          }
        }
      },
      "connectivity": {
        "I": "din_serdes_clk_out",
        "O": "$ibuf_din_serdes_clk_out"
      },
      "parameters": {
        "WEAK_KEEPER": "NONE"
      },
      "flags": [
        "I_BUF"
      ],
      "pre_primitive": "",
      "post_primitives": [
      ],
      "route_clock_to": {
      },
      "errors": [
      ]
    },
    {
      "module": "I_BUF",
      "name": "$ibuf$top.$ibuf_enable",
      "location_object": "enable",
      "location": "",
      "linked_object": "enable",
      "linked_objects": {
        "enable": {
          "location": "",
          "properties": {
          }
        }
      },
      "connectivity": {
        "I": "enable",
        "O": "$ibuf_enable"
      },
      "parameters": {
        "WEAK_KEEPER": "NONE"
      },
      "flags": [
        "I_BUF"
      ],
      "pre_primitive": "",
      "post_primitives": [
      ],
      "route_clock_to": {
      },
      "errors": [
      ]
    },
    {
      "module": "I_BUF",
      "name": "$ibuf$top.$ibuf_reset",
      "location_object": "reset",
      "location": "HP_1_0_0P",
      "linked_object": "reset",
      "linked_objects": {
        "reset": {
          "location": "HP_1_0_0P",
          "properties": {
          }
        }
      },
      "connectivity": {
        "I": "reset",
        "O": "$ibuf_reset"
      },
      "parameters": {
        "WEAK_KEEPER": "NONE"
      },
      "flags": [
        "I_BUF"
      ],
      "pre_primitive": "",
      "post_primitives": [
      ],
      "route_clock_to": {
      },
      "errors": [
      ]
    },
    {
      "module": "O_BUFT",
      "name": "$obuf$top.$obuf_clk_out",
      "location_object": "clk_out",
      "location": "HR_2_4_2P",
      "linked_object": "clk_out",
      "linked_objects": {
        "clk_out": {
          "location": "HR_2_4_2P",
          "properties": {
          }
        }
      },
      "connectivity": {
        "I": "$obuf_clk_out",
        "O": "clk_out"
      },
      "parameters": {
      },
      "flags": [
        "O_BUFT"
      ],
      "pre_primitive": "",
      "post_primitives": [
        "O_SERDES_CLK"
      ],
      "route_clock_to": {
      },
      "errors": [
      ]
    },
    {
      "module": "O_SERDES_CLK",
      "name": "o_serdes_clk",
      "location_object": "clk_out",
      "location": "HR_2_4_2P",
      "linked_object": "clk_out",
      "linked_objects": {
        "clk_out": {
          "location": "HR_2_4_2P",
          "properties": {
          }
        }
      },
      "connectivity": {
        "OUTPUT_CLK": "$obuf_clk_out",
        "PLL_CLK": "pll_clk"
      },
      "parameters": {
        "CLOCK_PHASE": "270",
        "DATA_RATE": "SDR"
      },
      "flags": [
        "O_SERDES_CLK"
      ],
      "pre_primitive": "O_BUFT",
      "post_primitives": [
      ],
      "route_clock_to": {
      },
      "errors": [
      ]
    },
    {
      "module": "O_BUFT",
      "name": "$obuf$top.$obuf_delay_tap",
      "location_object": "delay_tap[0]",
      "location": "HR_2_20_10P",
      "linked_object": "delay_tap[0]",
      "linked_objects": {
        "delay_tap[0]": {
          "location": "HR_2_20_10P",
          "properties": {
          }
        }
      },
      "connectivity": {
        "I": "$obuf_delay_tap[0]",
        "O": "delay_tap[0]"
      },
      "parameters": {
      },
      "flags": [
        "O_BUFT"
      ],
      "pre_primitive": "",
      "post_primitives": [
      ],
      "route_clock_to": {
      },
      "errors": [
      ]
    },
    {
      "module": "O_BUFT",
      "name": "$obuf$top.$obuf_delay_tap_1",
      "location_object": "delay_tap[1]",
      "location": "HR_2_22_11P",
      "linked_object": "delay_tap[1]",
      "linked_objects": {
        "delay_tap[1]": {
          "location": "HR_2_22_11P",
          "properties": {
          }
        }
      },
      "connectivity": {
        "I": "$obuf_delay_tap[1]",
        "O": "delay_tap[1]"
      },
      "parameters": {
      },
      "flags": [
        "O_BUFT"
      ],
      "pre_primitive": "",
      "post_primitives": [
      ],
      "route_clock_to": {
      },
      "errors": [
      ]
    },
    {
      "module": "O_BUFT",
      "name": "$obuf$top.$obuf_delay_tap_2",
      "location_object": "delay_tap[2]",
      "location": "HR_2_24_12P",
      "linked_object": "delay_tap[2]",
      "linked_objects": {
        "delay_tap[2]": {
          "location": "HR_2_24_12P",
          "properties": {
          }
        }
      },
      "connectivity": {
        "I": "$obuf_delay_tap[2]",
        "O": "delay_tap[2]"
      },
      "parameters": {
      },
      "flags": [
        "O_BUFT"
      ],
      "pre_primitive": "",
      "post_primitives": [
      ],
      "route_clock_to": {
      },
      "errors": [
      ]
    },
    {
      "module": "O_BUFT",
      "name": "$obuf$top.$obuf_delay_tap_3",
      "location_object": "delay_tap[3]",
      "location": "HR_2_26_13P",
      "linked_object": "delay_tap[3]",
      "linked_objects": {
        "delay_tap[3]": {
          "location": "HR_2_26_13P",
          "properties": {
          }
        }
      },
      "connectivity": {
        "I": "$obuf_delay_tap[3]",
        "O": "delay_tap[3]"
      },
      "parameters": {
      },
      "flags": [
        "O_BUFT"
      ],
      "pre_primitive": "",
      "post_primitives": [
      ],
      "route_clock_to": {
      },
      "errors": [
      ]
    },
    {
      "module": "O_BUFT",
      "name": "$obuf$top.$obuf_delay_tap_4",
      "location_object": "delay_tap[4]",
      "location": "HR_2_28_14P",
      "linked_object": "delay_tap[4]",
      "linked_objects": {
        "delay_tap[4]": {
          "location": "HR_2_28_14P",
          "properties": {
          }
        }
      },
      "connectivity": {
        "I": "$obuf_delay_tap[4]",
        "O": "delay_tap[4]"
      },
      "parameters": {
      },
      "flags": [
        "O_BUFT"
      ],
      "pre_primitive": "",
      "post_primitives": [
      ],
      "route_clock_to": {
      },
      "errors": [
      ]
    },
    {
      "module": "O_BUFT",
      "name": "$obuf$top.$obuf_delay_tap_5",
      "location_object": "delay_tap[5]",
      "location": "HR_2_30_15P",
      "linked_object": "delay_tap[5]",
      "linked_objects": {
        "delay_tap[5]": {
          "location": "HR_2_30_15P",
          "properties": {
          }
        }
      },
      "connectivity": {
        "I": "$obuf_delay_tap[5]",
        "O": "delay_tap[5]"
      },
      "parameters": {
      },
      "flags": [
        "O_BUFT"
      ],
      "pre_primitive": "",
      "post_primitives": [
      ],
      "route_clock_to": {
      },
      "errors": [
      ]
    },
    {
      "module": "O_BUFT",
      "name": "$obuf$top.$obuf_dout",
      "location_object": "dout",
      "location": "HP_2_20_10P",
      "linked_object": "dout",
      "linked_objects": {
        "dout": {
          "location": "HP_2_20_10P",
          "properties": {
          }
        }
      },
      "connectivity": {
        "I": "$obuf_dout",
        "O": "dout"
      },
      "parameters": {
      },
      "flags": [
        "O_BUFT"
      ],
      "pre_primitive": "",
      "post_primitives": [
        "O_DELAY"
      ],
      "route_clock_to": {
      },
      "errors": [
      ]
    },
    {
      "module": "O_DELAY",
      "name": "o_delay",
      "location_object": "dout",
      "location": "HP_2_20_10P",
      "linked_object": "dout",
      "linked_objects": {
        "dout": {
          "location": "HP_2_20_10P",
          "properties": {
          }
        }
      },
      "connectivity": {
        "CLK_IN": "clk1_buf",
        "I": "dout_pre_delay",
        "O": "$obuf_dout"
      },
      "parameters": {
        "DELAY": "60"
      },
      "flags": [
        "O_DELAY"
      ],
      "pre_primitive": "O_BUFT",
      "post_primitives": [
      ],
      "route_clock_to": {
      },
      "errors": [
      ]
    },
    {
      "module": "O_BUFT",
      "name": "$obuf$top.$obuf_dout_clk2",
      "location_object": "dout_clk2",
      "location": "HR_5_1_0N",
      "linked_object": "dout_clk2",
      "linked_objects": {
        "dout_clk2": {
          "location": "HR_5_1_0N",
          "properties": {
          }
        }
      },
      "connectivity": {
        "I": "$obuf_dout_clk2",
        "O": "dout_clk2"
      },
      "parameters": {
      },
      "flags": [
        "O_BUFT"
      ],
      "pre_primitive": "",
      "post_primitives": [
      ],
      "route_clock_to": {
      },
      "errors": [
      ]
    },
    {
      "module": "O_BUFT",
      "name": "$obuf$top.$obuf_dout_serdes",
      "location_object": "dout_serdes",
      "location": "HR_2_2_1P",
      "linked_object": "dout_serdes",
      "linked_objects": {
        "dout_serdes": {
          "location": "HR_2_2_1P",
          "properties": {
          }
        }
      },
      "connectivity": {
        "I": "$obuf_dout_serdes",
        "O": "dout_serdes"
      },
      "parameters": {
      },
      "flags": [
        "O_BUFT"
      ],
      "pre_primitive": "",
      "post_primitives": [
        "O_SERDES"
      ],
      "route_clock_to": {
      },
      "errors": [
      ]
    },
    {
      "module": "O_SERDES",
      "name": "o_serdes",
      "location_object": "dout_serdes",
      "location": "HR_2_2_1P",
      "linked_object": "dout_serdes",
      "linked_objects": {
        "dout_serdes": {
          "location": "HR_2_2_1P",
          "properties": {
          }
        }
      },
      "connectivity": {
        "CLK_IN": "pll_clk",
        "PLL_CLK": "pll_clk",
        "Q": "$obuf_dout_serdes"
      },
      "parameters": {
        "DATA_RATE": "DDR",
        "WIDTH": "8"
      },
      "flags": [
        "O_SERDES"
      ],
      "pre_primitive": "O_BUFT",
      "post_primitives": [
      ],
      "route_clock_to": {
      },
      "errors": [
      ]
    },
    {
      "module": "O_BUFT",
      "name": "$obuf$top.$obuf_dout_serdes_clk_out",
      "location_object": "dout_serdes_clk_out",
      "location": "HR_2_7_3N",
      "linked_object": "dout_serdes_clk_out",
      "linked_objects": {
        "dout_serdes_clk_out": {
          "location": "HR_2_7_3N",
          "properties": {
          }
        }
      },
      "connectivity": {
        "I": "$obuf_dout_serdes_clk_out",
        "O": "dout_serdes_clk_out"
      },
      "parameters": {
      },
      "flags": [
        "O_BUFT"
      ],
      "pre_primitive": "",
      "post_primitives": [
      ],
      "route_clock_to": {
      },
      "errors": [
      ]
    },
    {
      "module": "BOOT_CLOCK",
      "name": "boot_clock",
      "location_object": "BOOT_CLOCK#0",
      "location": "",
      "linked_object": "BOOT_CLOCK#0",
      "linked_objects": {
        "BOOT_CLOCK#0": {
          "location": "",
          "properties": {
          }
        }
      },
      "connectivity": {
        "O": "osc"
      },
      "parameters": {
        "PERIOD": "25"
      },
      "flags": [
        "BOOT_CLOCK"
      ],
      "pre_primitive": "",
      "post_primitives": [
        "PLL"
      ],
      "route_clock_to": {
      },
      "errors": [
      ]
    },
    {
      "module": "PLL",
      "name": "pll_osc",
      "location_object": "BOOT_CLOCK#0",
      "location": "",
      "linked_object": "BOOT_CLOCK#0",
      "linked_objects": {
        "BOOT_CLOCK#0": {
          "location": "",
          "properties": {
            "OUT0_ROUTE_TO_FABRIC_CLK": "5"
          }
        }
      },
      "connectivity": {
        "CLK_IN": "osc",
        "CLK_OUT": "osc_pll"
      },
      "parameters": {
        "DEV_FAMILY": "VIRGO",
        "DIVIDE_CLK_IN_BY_2": "TRUE",
        "OUT0_ROUTE_TO_FABRIC_CLK": "5",
        "PLL_DIV": "1",
        "PLL_MULT": "16",
        "PLL_MULT_FRAC": "0",
        "PLL_POST_DIV": "34"
      },
      "flags": [
        "PLL"
      ],
      "pre_primitive": "BOOT_CLOCK",
      "post_primitives": [
      ],
      "route_clock_to": {
      },
      "errors": [
      ]
    },
    {
      "module": "I_BUF_DS",
      "name": "i_buf_ds",
      "location_object": "din_p",
      "location": "HP_1_4_2P",
      "linked_object": "din_n+din_p",
      "linked_objects": {
        "din_n": {
          "location": "HP_1_5_2N",
          "properties": {
          }
        },
        "din_p": {
          "location": "HP_1_4_2P",
          "properties": {
          }
        }
      },
      "connectivity": {
        "I_N": "din_n",
        "I_P": "din_p",
        "O": "i_ddr_d"
      },
      "parameters": {
        "DIFFERENTIAL_TERMINATION": "TRUE",
        "IOSTANDARD": "DEFAULT",
        "WEAK_KEEPER": "NONE"
      },
      "flags": [
        "I_BUF_DS"
      ],
      "pre_primitive": "",
      "post_primitives": [
        "I_DDR"
      ],
      "route_clock_to": {
      },
      "errors": [
      ]
    },
    {
      "module": "I_DDR",
      "name": "i_ddr",
      "location_object": "din_p",
      "location": "HP_1_4_2P",
      "linked_object": "din_n+din_p",
      "linked_objects": {
        "din_n": {
          "location": "HP_1_5_2N",
          "properties": {
          }
        },
        "din_p": {
          "location": "HP_1_4_2P",
          "properties": {
          }
        }
      },
      "connectivity": {
        "C": "pll_clk",
        "D": "i_ddr_d"
      },
      "parameters": {
      },
      "flags": [
        "I_DDR"
      ],
      "pre_primitive": "I_BUF_DS",
      "post_primitives": [
      ],
      "route_clock_to": {
      },
      "errors": [
      ]
    },
    {
      "module": "O_BUF_DS",
      "name": "o_buf_ds",
      "location_object": "dout_p",
      "location": "HP_1_8_4P",
      "linked_object": "dout_n+dout_p",
      "linked_objects": {
        "dout_n": {
          "location": "HP_1_9_4N",
          "properties": {
          }
        },
        "dout_p": {
          "location": "HP_1_8_4P",
          "properties": {
          }
        }
      },
      "connectivity": {
        "I": "o_buf_ds_i",
        "O_N": "dout_n",
        "O_P": "dout_p"
      },
      "parameters": {
        "DIFFERENTIAL_TERMINATION": "TRUE",
        "IOSTANDARD": "DEFAULT"
      },
      "flags": [
        "O_BUF_DS"
      ],
      "pre_primitive": "",
      "post_primitives": [
        "O_DDR"
      ],
      "route_clock_to": {
      },
      "errors": [
      ]
    },
    {
      "module": "O_DDR",
      "name": "o_ddr",
      "location_object": "dout_p",
      "location": "HP_1_8_4P",
      "linked_object": "dout_n+dout_p",
      "linked_objects": {
        "dout_n": {
          "location": "HP_1_9_4N",
          "properties": {
          }
        },
        "dout_p": {
          "location": "HP_1_8_4P",
          "properties": {
          }
        }
      },
      "connectivity": {
        "C": "pll_clk",
        "Q": "o_buf_ds_i"
      },
      "parameters": {
      },
      "flags": [
        "O_DDR"
      ],
      "pre_primitive": "O_BUF_DS",
      "post_primitives": [
      ],
      "route_clock_to": {
      },
      "errors": [
      ]
    },
    {
      "module": "O_BUF_DS",
      "name": "o_buf_ds_osc",
      "location_object": "dout_osc_p",
      "location": "HP_2_22_11P",
      "linked_object": "dout_osc_n+dout_osc_p",
      "linked_objects": {
        "dout_osc_n": {
          "location": "HP_2_23_11N",
          "properties": {
          }
        },
        "dout_osc_p": {
          "location": "HP_2_22_11P",
          "properties": {
          }
        }
      },
      "connectivity": {
        "I": "o_buf_ds_i_osc",
        "O_N": "dout_osc_n",
        "O_P": "dout_osc_p"
      },
      "parameters": {
        "DIFFERENTIAL_TERMINATION": "TRUE",
        "IOSTANDARD": "DEFAULT"
      },
      "flags": [
        "O_BUF_DS"
      ],
      "pre_primitive": "",
      "post_primitives": [
        "O_DDR"
      ],
      "route_clock_to": {
      },
      "errors": [
      ]
    },
    {
      "module": "O_DDR",
      "name": "o_ddr_osc",
      "location_object": "dout_osc_p",
      "location": "HP_2_22_11P",
      "linked_object": "dout_osc_n+dout_osc_p",
      "linked_objects": {
        "dout_osc_n": {
          "location": "HP_2_23_11N",
          "properties": {
          }
        },
        "dout_osc_p": {
          "location": "HP_2_22_11P",
          "properties": {
          }
        }
      },
      "connectivity": {
        "C": "osc_pll",
        "Q": "o_buf_ds_i_osc"
      },
      "parameters": {
      },
      "flags": [
        "O_DDR"
      ],
      "pre_primitive": "O_BUF_DS",
      "post_primitives": [
      ],
      "route_clock_to": {
      },
      "errors": [
      ]
    },
    {
      "module": "FCLK_BUF",
      "name": "$clkbuf$top.clk0_div",
      "location_object": "FABRIC_CLKBUF#0",
      "location": "",
      "linked_object": "FABRIC_CLKBUF#0",
      "linked_objects": {
        "FABRIC_CLKBUF#0": {
          "location": "",
          "properties": {
            "ROUTE_FROM_FABRIC_CLK": "0",
            "ROUTE_TO_FABRIC_CLK": "6"
          }
        }
      },
      "connectivity": {
        "I": "clk0_div",
        "O": "$fclk_buf_clk0_div"
      },
      "parameters": {
        "ROUTE_FROM_FABRIC_CLK": "0",
        "ROUTE_TO_FABRIC_CLK": "6"
      },
      "flags": [
        "FCLK_BUF"
      ],
      "pre_primitive": "",
      "post_primitives": [
      ],
      "route_clock_to": {
      },
      "errors": [
      ]
    }
  ]
}
