Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (lin64) Build 6140274 Wed May 21 22:58:25 MDT 2025
| Date         : Fri Jan  9 14:44:00 2026
| Host         : L-6R7WDX3 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing_summary -file /home/tim/projects/uart/synthesis/results/synth/uart_timing_synth.rpt
| Design       : TOP_FPGA
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze
  Name    Max Paths  Min Paths
  ------  ---------  ---------
  Slow    Yes        Yes
  Fast    Yes        Yes


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (3)
6. checking no_output_delay (19)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (3)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (19)
--------------------------------
 There are 19 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (3)
------------------------------------
 There are 3 input ports with partial input delay specified. (HIGH)


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------
     11.474        0.000                      0                  532        0.045        0.000                      0                  491        3.000        0.000                       0                   347


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
PAD_I_CLK             {0.000 5.000}      10.000          100.000
  clk_out1_clk_wiz_0  {0.000 10.000}     20.000          50.000
  clk_out2_clk_wiz_0  {0.000 7.692}      15.385          65.000
  clkfbout_clk_wiz_0  {0.000 5.000}      10.000          100.000


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------
PAD_I_CLK                                                                                                                                                               3.000        0.000                       0                     1
  clk_out1_clk_wiz_0       14.651        0.000                      0                  422        0.045        0.000                      0                  418        9.500        0.000                       0                   274
  clk_out2_clk_wiz_0       11.474        0.000                      0                   77        0.045        0.000                      0                   73        7.192        0.000                       0                    69
  clkfbout_clk_wiz_0                                                                                                                                                    7.845        0.000                       0                     3


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints
----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------
input port clock    clk_out1_clk_wiz_0       18.179        0.000                      0                    3
clk_out2_clk_wiz_0  clk_out1_clk_wiz_0       13.971        0.000                      0                    9
clk_out1_clk_wiz_0  clk_out2_clk_wiz_0       13.971        0.000                      0                   21


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  PAD_I_CLK
  To Clock:  PAD_I_CLK

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         PAD_I_CLK
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { PAD_I_CLK }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751                inst_pll/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633               inst_pll/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000                inst_pll/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000                inst_pll/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       14.651ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.045ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.651ns  (required time - arrival time)
  Source:                 inst_vga/inst_olo_base_cc_status/i_bcc/i_rst/RstRqstA2B_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_vga/inst_olo_base_cc_status/i_bcc/i_rst/RstRqstA2B_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (MaxDelay Path 15.385ns)
  Data Path Delay:        0.670ns  (logic 0.478ns (71.343%)  route 0.192ns (28.657%))
  Logic Levels:           0
  Timing Exception:       MaxDelay Path 15.385ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  inst_vga/inst_olo_base_cc_status/i_bcc/i_rst/RstRqstA2B_reg[0]/C
                         FDPE (Prop_fdpe_C_Q)         0.478     0.478 r  inst_vga/inst_olo_base_cc_status/i_bcc/i_rst/RstRqstA2B_reg[0]/Q
                         net (fo=1, unplaced)         0.192     0.670    inst_vga/inst_olo_base_cc_status/i_bcc/i_rst/RstRqstA2B[0]
                         FDPE                                         r  inst_vga/inst_olo_base_cc_status/i_bcc/i_rst/RstRqstA2B_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   15.385    15.385
                         FDPE (Setup_fdpe_C_D)       -0.064    15.321    inst_vga/inst_olo_base_cc_status/i_bcc/i_rst/RstRqstA2B_reg[1]
  -------------------------------------------------------------------
                         required time                         15.321
                         arrival time                          -0.670
  -------------------------------------------------------------------
                         slack                                 14.651





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 inst_olo_intf_sync/Reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_olo_intf_sync/RegN_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.228ns  (logic 0.147ns (64.493%)  route 0.081ns (35.507%))
  Logic Levels:           0
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.537ns
    Source Clock Delay      (SCD):    -0.870ns
    Clock Pessimism Removal (CPR):    0.188ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.372    inst_pll/inst/clk_in1_clk_wiz_0
                         PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.719    -1.347 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.337    -1.010    inst_pll/inst/clk_out1_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.026    -0.984 r  inst_pll/inst/clkout1_buf/O
                         net (fo=272, unplaced)       0.114    -0.870    inst_olo_intf_sync/Clk
                         FDRE                                         r  inst_olo_intf_sync/Reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147    -0.723 r  inst_olo_intf_sync/Reg0_reg[0]/Q
                         net (fo=1, unplaced)         0.081    -0.642    inst_olo_intf_sync/Reg0[0]
                         FDRE                                         r  inst_olo_intf_sync/RegN_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.705    inst_pll/inst/clk_in1_clk_wiz_0
                         PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.885    -1.180 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.355    -0.825    inst_pll/inst/clk_out1_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.029    -0.796 r  inst_pll/inst/clkout1_buf/O
                         net (fo=272, unplaced)       0.259    -0.537    inst_olo_intf_sync/Clk
                         FDRE                                         r  inst_olo_intf_sync/RegN_reg[0][0]/C
                         clock pessimism             -0.188    -0.725
                         FDRE (Hold_fdre_C_D)         0.038    -0.687    inst_olo_intf_sync/RegN_reg[0][0]
  -------------------------------------------------------------------
                         required time                          0.687
                         arrival time                          -0.642
  -------------------------------------------------------------------
                         slack                                  0.045





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { inst_pll/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     BUFG/I             n/a            2.155         20.000      17.845               inst_pll/inst/clkout1_buf/I
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       20.000      140.000              inst_pll/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C             n/a            0.500         10.000      9.500                inst_olo_intf_sync/Reg0_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         10.000      9.500                inst_olo_intf_sync/Reg0_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       11.474ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.045ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.192ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.474ns  (required time - arrival time)
  Source:                 inst_vga/horizontal_count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            inst_vga/vertical_count_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0 rise@15.385ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.495ns  (logic 1.021ns (29.213%)  route 2.474ns (70.787%))
  Logic Levels:           3  (LUT1=1 LUT6=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.744ns = ( 12.640 - 15.385 )
    Source Clock Delay      (SCD):    -3.058ns
    Clock Pessimism Removal (CPR):    -0.458ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.074    inst_pll/inst/clk_in1_clk_wiz_0
                         PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.617    -4.542 r  inst_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.800    -3.743    inst_pll/inst/clk_out2_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.101    -3.642 r  inst_pll/inst/clkout2_buf/O
                         net (fo=67, unplaced)        0.584    -3.058    inst_vga/CLK
                         FDCE                                         r  inst_vga/horizontal_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478    -2.580 r  inst_vga/horizontal_count_reg[4]/Q
                         net (fo=5, unplaced)         0.993    -1.587    inst_vga/horizontal_count_reg[4]
                         LUT6 (Prop_lut6_I0_O)        0.295    -1.292 f  inst_vga/horizontal_count[10]_i_2/O
                         net (fo=6, unplaced)         0.481    -0.811    inst_vga/horizontal_count[10]_i_2_n_0
                         LUT6 (Prop_lut6_I3_O)        0.124    -0.687 f  inst_vga/horizontal_count[5]_i_2/O
                         net (fo=7, unplaced)         0.484    -0.203    inst_vga/horizontal_count[5]_i_2_n_0
                         LUT1 (Prop_lut1_I0_O)        0.124    -0.079 r  inst_vga/vertical_count[9]_i_1/O
                         net (fo=10, unplaced)        0.516     0.437    inst_vga/sel
                         FDCE                                         r  inst_vga/vertical_count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     15.385    15.385 r
    Y9                                                0.000    15.385 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000    15.385    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    16.804 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    17.243    inst_pll/inst/clk_in1_clk_wiz_0
                         PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -5.893    11.351 r  inst_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.760    12.110    inst_pll/inst/clk_out2_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.091    12.201 r  inst_pll/inst/clkout2_buf/O
                         net (fo=67, unplaced)        0.439    12.640    inst_vga/CLK
                         FDCE                                         r  inst_vga/vertical_count_reg[0]/C
                         clock pessimism             -0.458    12.182
                         clock uncertainty           -0.069    12.113
                         FDCE (Setup_fdce_C_CE)      -0.202    11.911    inst_vga/vertical_count_reg[0]
  -------------------------------------------------------------------
                         required time                         11.911
                         arrival time                          -0.437
  -------------------------------------------------------------------
                         slack                                 11.474





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 inst_vga/inst_olo_base_cc_status/i_bcc/i_rst/i_ackb2a/Reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            inst_vga/inst_olo_base_cc_status/i_bcc/i_rst/i_ackb2a/RegN_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.228ns  (logic 0.147ns (64.493%)  route 0.081ns (35.507%))
  Logic Levels:           0
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.537ns
    Source Clock Delay      (SCD):    -0.870ns
    Clock Pessimism Removal (CPR):    0.188ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.372    inst_pll/inst/clk_in1_clk_wiz_0
                         PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.719    -1.347 r  inst_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.337    -1.010    inst_pll/inst/clk_out2_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.026    -0.984 r  inst_pll/inst/clkout2_buf/O
                         net (fo=67, unplaced)        0.114    -0.870    inst_vga/inst_olo_base_cc_status/i_bcc/i_rst/i_ackb2a/Out_Clk
                         FDRE                                         r  inst_vga/inst_olo_base_cc_status/i_bcc/i_rst/i_ackb2a/Reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147    -0.723 r  inst_vga/inst_olo_base_cc_status/i_bcc/i_rst/i_ackb2a/Reg0_reg[0]/Q
                         net (fo=1, unplaced)         0.081    -0.642    inst_vga/inst_olo_base_cc_status/i_bcc/i_rst/i_ackb2a/Reg0
                         FDRE                                         r  inst_vga/inst_olo_base_cc_status/i_bcc/i_rst/i_ackb2a/RegN_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.705    inst_pll/inst/clk_in1_clk_wiz_0
                         PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.885    -1.180 r  inst_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.355    -0.825    inst_pll/inst/clk_out2_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.029    -0.796 r  inst_pll/inst/clkout2_buf/O
                         net (fo=67, unplaced)        0.259    -0.537    inst_vga/inst_olo_base_cc_status/i_bcc/i_rst/i_ackb2a/Out_Clk
                         FDRE                                         r  inst_vga/inst_olo_base_cc_status/i_bcc/i_rst/i_ackb2a/RegN_reg[0][0]/C
                         clock pessimism             -0.188    -0.725
                         FDRE (Hold_fdre_C_D)         0.038    -0.687    inst_vga/inst_olo_base_cc_status/i_bcc/i_rst/i_ackb2a/RegN_reg[0][0]
  -------------------------------------------------------------------
                         required time                          0.687
                         arrival time                          -0.642
  -------------------------------------------------------------------
                         slack                                  0.045





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0
Waveform(ns):       { 0.000 7.692 }
Period(ns):         15.385
Sources:            { inst_pll/inst/plle2_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     BUFG/I             n/a            2.155         15.385      13.229               inst_pll/inst/clkout2_buf/I
Max Period        n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       15.385      144.615              inst_pll/inst/plle2_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDCE/C             n/a            0.500         7.692       7.192                inst_vga/O_BLUE_reg[0]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         7.692       7.192                inst_vga/O_BLUE_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { inst_pll/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period  n/a     BUFG/I             n/a            2.155         10.000      7.845                inst_pll/inst/clkf_buf/I
Max Period  n/a     PLLE2_ADV/CLKFBIN  n/a            52.633        10.000      42.633               inst_pll/inst/plle2_adv_inst/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  input port clock
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       18.179ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             18.179ns  (required time - arrival time)
  Source:                 PAD_I_SWITCH_0
                            (input port)
  Destination:            inst_olo_intf_sync/Reg0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        1.772ns  (logic 0.972ns (54.857%)  route 0.800ns (45.143%))
  Logic Levels:           1  (IBUF=1)
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F22                                               0.000     0.000 r  PAD_I_SWITCH_0 (IN)
                         net (fo=0)                   0.000     0.000    PAD_I_SWITCH_0
    F22                  IBUF (Prop_ibuf_I_O)         0.972     0.972 r  PAD_I_SWITCH_0_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.772    inst_olo_intf_sync/DataAsync[0]
                         FDRE                                         r  inst_olo_intf_sync/Reg0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000
                         FDRE (Setup_fdre_C_D)       -0.049    19.951    inst_olo_intf_sync/Reg0_reg[0]
  -------------------------------------------------------------------
                         required time                         19.951
                         arrival time                          -1.772
  -------------------------------------------------------------------
                         slack                                 18.179





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       13.971ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.971ns  (required time - arrival time)
  Source:                 inst_vga/inst_olo_base_cc_status/i_bcc/i_rst/RstALatch_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            inst_vga/inst_olo_base_cc_status/i_bcc/i_rst/RstRqstA2B_reg[0]/PRE
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.385ns  (MaxDelay Path 15.385ns)
  Data Path Delay:        0.849ns  (logic 0.478ns (56.302%)  route 0.371ns (43.698%))
  Logic Levels:           0
  Timing Exception:       MaxDelay Path 15.385ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  inst_vga/inst_olo_base_cc_status/i_bcc/i_rst/RstALatch_reg/C
                         FDRE (Prop_fdre_C_Q)         0.478     0.478 f  inst_vga/inst_olo_base_cc_status/i_bcc/i_rst/RstALatch_reg/Q
                         net (fo=5, unplaced)         0.371     0.849    inst_vga/inst_olo_base_cc_status/i_bcc/i_rst/RstALatch
                         FDPE                                         f  inst_vga/inst_olo_base_cc_status/i_bcc/i_rst/RstRqstA2B_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         max delay                   15.385    15.385
                         FDPE (Recov_fdpe_C_PRE)     -0.565    14.820    inst_vga/inst_olo_base_cc_status/i_bcc/i_rst/RstRqstA2B_reg[0]
  -------------------------------------------------------------------
                         required time                         14.820
                         arrival time                          -0.849
  -------------------------------------------------------------------
                         slack                                 13.971





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       13.971ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.971ns  (required time - arrival time)
  Source:                 inst_vga/inst_olo_base_cc_status/i_bcc/i_rst/RstBLatch_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_vga/inst_olo_base_cc_status/i_bcc/i_rst/RstRqstB2A_reg[0]/PRE
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.385ns  (MaxDelay Path 15.385ns)
  Data Path Delay:        0.849ns  (logic 0.478ns (56.302%)  route 0.371ns (43.698%))
  Logic Levels:           0
  Timing Exception:       MaxDelay Path 15.385ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  inst_vga/inst_olo_base_cc_status/i_bcc/i_rst/RstBLatch_reg/C
                         FDRE (Prop_fdre_C_Q)         0.478     0.478 f  inst_vga/inst_olo_base_cc_status/i_bcc/i_rst/RstBLatch_reg/Q
                         net (fo=5, unplaced)         0.371     0.849    inst_vga/inst_olo_base_cc_status/i_bcc/i_rst/RstBLatch
                         FDPE                                         f  inst_vga/inst_olo_base_cc_status/i_bcc/i_rst/RstRqstB2A_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         max delay                   15.385    15.385
                         FDPE (Recov_fdpe_C_PRE)     -0.565    14.820    inst_vga/inst_olo_base_cc_status/i_bcc/i_rst/RstRqstB2A_reg[0]
  -------------------------------------------------------------------
                         required time                         14.820
                         arrival time                          -0.849
  -------------------------------------------------------------------
                         slack                                 13.971
