// Seed: 1722397405
module module_0 (
    input tri id_0,
    input wire id_1,
    output tri1 id_2,
    output tri1 id_3,
    output tri id_4,
    input supply1 id_5
    , id_10,
    output tri id_6,
    input uwire id_7,
    input uwire id_8
);
  tri0 id_11 = 1;
  assign module_1.id_1 = 0;
endmodule
module module_1 #(
    parameter id_0 = 32'd9
) (
    input wire _id_0,
    output supply1 id_1,
    input supply0 id_2,
    output tri1 id_3
);
  logic [7:0] id_5;
  assign id_5[id_0] = -1'b0;
  logic [-1  &  1 : 1] id_6;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_3,
      id_1,
      id_1,
      id_2,
      id_1,
      id_2,
      id_2
  );
  wire id_7;
  not primCall (id_1, id_6);
endmodule
