
                      Design Compiler Graphical
                            DC Ultra (TM)
                             DFTMAX (TM)
                         Power Compiler (TM)
                           DesignWare (R)
                           DC Expert (TM)
                         Design Vision (TM)
                          HDL Compiler (TM)
                         VHDL Compiler (TM)
                            DFT Compiler
                        Library Compiler (TM)
                         Design Compiler(R)

         Version J-2014.09-SP5-2 for RHEL64 -- Jul 11, 2015
               Copyright (c) 1988-2015 Synopsys, Inc.

This software and the associated documentation are confidential and 
proprietary to Synopsys, Inc. Your use or disclosure of this software 
is subject to the terms and conditions of a written license agreement 
between you, or your company, and Synopsys, Inc.

Initializing...
##############################################
# Setup: fill out the following parameters: name of clock signal, clock period (ns),
# reset signal name (if used), name of top-level module, name of source file
set CLK_NAME "clk";
clk
set CLK_PERIOD 3.00000000000000000000;
3.00000000000000000000
set RST_NAME "reset";
reset
set TOP_MOD_NAME "mvm_12_12_20_1";
mvm_12_12_20_1
set SRC_FILE "test.sv";
test.sv
###############################################
source setupdc.tcl
NangateOpenCellLibrary_typical.db dw_foundation.sldb
file mkdir work_synth
define_design_lib WORK -path work_synth
1
analyze $SRC_FILE -format sverilog
Running PRESTO HDLC
Searching for ./test.sv
Compiling source file ./test.sv
Presto compilation completed successfully.
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'
Loading db file '/usr/local/synopsys/syn/libraries/syn/dw_foundation.sldb'
1
elaborate -work WORK $TOP_MOD_NAME
Loading db file '/usr/local/synopsys/syn/libraries/syn/gtech.db'
Loading db file '/usr/local/synopsys/syn/libraries/syn/standard.sldb'
  Loading link library 'NangateOpenCellLibrary'
  Loading link library 'gtech'
Running PRESTO HDLC
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'mvm_12_12_20_1'.
Information: Building the design 'multipath' instantiated from design 'mvm_12_12_20_1' with
	the parameters "12,12,20,1". (HDL-193)

Inferred memory devices in process
	in routine multipath_k12_p12_b20_g1 line 281 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      y_rd_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      done_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      delay_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'increaser' instantiated from design 'multipath_k12_p12_b20_g1' with
	the parameters "4,12". (HDL-193)

Inferred memory devices in process
	in routine increaser_b4_TOP12 line 65 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       out_reg       | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'singlepath' instantiated from design 'multipath_k12_p12_b20_g1' with
	the parameters "1,12,20,1|((E%)(E%)(E%)(E%)(E%)(E%)(X%)(E%)(E%)(E%))". (HDL-193)

Statistics for case statements in always block at line 173 in file
	'./test.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           189            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine singlepath_n_row1_n_col12_b20_g1 line 157 in file
		'./test.sv'.
================================================================================
|    Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
================================================================================
| genblk1.y_we_aux_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
================================================================================

Inferred memory devices in process
	in routine singlepath_n_row1_n_col12_b20_g1 line 173 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      y_re_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     acc_aux_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      y_we_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      ready_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      x_re_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      state_reg      | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
|      a_we_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      x_we_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      a_re_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'seqMemory' instantiated from design 'singlepath_n_row1_n_col12_b20_g1' with
	the parameters "20,12". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'seqMemory' instantiated from design 'singlepath_n_row1_n_col12_b20_g1' with
	the parameters "40,1". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'mac' instantiated from design 'singlepath_n_row1_n_col12_b20_g1' with
	the parameters "20,1". (HDL-193)
Warning:  ./test.sv:21: signed to unsigned assignment occurs. (VER-318)
Warning:  ./test.sv:42: unsigned to signed assignment occurs. (VER-318)
Warning:  ./test.sv:51: signed to unsigned assignment occurs. (VER-318)

Inferred memory devices in process
	in routine mac_b20_g1 line 44 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| genblk1.clr_aux_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| genblk1.add_in_reg  | Flip-flop |  40   |  Y  | N  | N  | N  | N  | N  | N  |
|     add_out_reg     | Flip-flop |  40   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'seqMemory_b20_SIZE12' with
	the parameters "20,12,4". (HDL-193)

Inferred memory devices in process
	in routine memory_b20_SIZE12_LOGSIZE4 line 99 in file
		'./test.sv'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|      data_out_reg       | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
| data_out_tri_enable_reg | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
===================================================================================

Inferred tri-state devices in process
	in routine memory_b20_SIZE12_LOGSIZE4 line 99 in file
		'./test.sv'.
=================================================
| Register Name |       Type       | Width | MB |
=================================================
| data_out_tri  | Tri-State Buffer |  20   | N  |
=================================================
Presto compilation completed successfully.
Information: Building the design 'increaser' instantiated from design 'seqMemory_b20_SIZE12' with
	the parameters "4,11". (HDL-193)

Inferred memory devices in process
	in routine increaser_b4_TOP11 line 65 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       out_reg       | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'seqMemory_b40_SIZE1' with
	the parameters "40,1,1". (HDL-193)

Inferred memory devices in process
	in routine memory_b40_SIZE1_LOGSIZE1 line 99 in file
		'./test.sv'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
|         mem_reg         | Flip-flop |  40   |  Y  | N  | N  | N  | N  | N  | N  |
|      data_out_reg       | Flip-flop |  40   |  Y  | N  | N  | N  | N  | N  | N  |
| data_out_tri_enable_reg | Flip-flop |  40   |  Y  | N  | N  | N  | N  | N  | N  |
===================================================================================

Inferred tri-state devices in process
	in routine memory_b40_SIZE1_LOGSIZE1 line 99 in file
		'./test.sv'.
=================================================
| Register Name |       Type       | Width | MB |
=================================================
| data_out_tri  | Tri-State Buffer |  40   | N  |
=================================================
Presto compilation completed successfully.
Information: Building the design 'increaser' instantiated from design 'seqMemory_b40_SIZE1' with
	the parameters "1,0". (HDL-193)

Inferred memory devices in process
	in routine increaser_b1_TOP0 line 65 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       out_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
1
###### CLOCKS AND PORTS #######
set CLK_PORT [get_ports $CLK_NAME]
{clk}
set TMP1 [remove_from_collection [all_inputs] $CLK_PORT]
{reset loadMatrix loadVector start data_in[19] data_in[18] data_in[17] data_in[16] data_in[15] data_in[14] data_in[13] data_in[12] data_in[11] data_in[10] data_in[9] data_in[8] data_in[7] data_in[6] data_in[5] data_in[4] data_in[3] data_in[2] data_in[1] data_in[0]}
set INPUTS [remove_from_collection $TMP1 $RST_NAME]
{loadMatrix loadVector start data_in[19] data_in[18] data_in[17] data_in[16] data_in[15] data_in[14] data_in[13] data_in[12] data_in[11] data_in[10] data_in[9] data_in[8] data_in[7] data_in[6] data_in[5] data_in[4] data_in[3] data_in[2] data_in[1] data_in[0]}
create_clock -period $CLK_PERIOD [get_ports clk]
1
#set_input_delay 1 -max -clock clk $INPUTS
#set_output_delay 1 -max -clock clk [all_outputs]
# rule of thumb: 20% of clock period
###### OPTIMIZATION #######
set_max_area 0 
1
###### RUN #####
compile
Information: Checking out the license 'DesignWare'. (SEC-104)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | J-2014.09-DWBB_201409.5.2 |   *     |
| Licensed DW Building Blocks        | J-2014.09-DWBB_201409.5.2 |   *     |
============================================================================


Information: There are 683 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Beginning Pass 1 Mapping
  ------------------------
  Processing 'mac_b20_g1_0'
  Processing 'increaser_b1_TOP0_0'
  Processing 'memory_b40_SIZE1_LOGSIZE1_0'
  Processing 'seqMemory_b40_SIZE1_0'
  Processing 'increaser_b4_TOP11_0'
  Processing 'memory_b20_SIZE12_LOGSIZE4_0'
  Processing 'seqMemory_b20_SIZE12_0'
  Processing 'singlepath_n_row1_n_col12_b20_g1_0'
Information: The register 'state_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'state_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'state_reg[5]' is a constant and will be removed. (OPT-1206)
  Processing 'increaser_b4_TOP12'
  Processing 'multipath_k12_p12_b20_g1'
  Processing 'mvm_12_12_20_1'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'mac_b20_g1_1_DW01_add_0'
  Processing 'mac_b20_g1_2_DW01_add_0'
  Processing 'mac_b20_g1_3_DW01_add_0'
  Processing 'mac_b20_g1_4_DW01_add_0'
  Processing 'mac_b20_g1_5_DW01_add_0'
  Processing 'mac_b20_g1_6_DW01_add_0'
  Processing 'mac_b20_g1_7_DW01_add_0'
  Processing 'mac_b20_g1_8_DW01_add_0'
  Processing 'mac_b20_g1_9_DW01_add_0'
  Processing 'mac_b20_g1_10_DW01_add_0'
  Processing 'mac_b20_g1_11_DW01_add_0'
  Processing 'mac_b20_g1_0_DW01_add_0'
  Mapping 'mac_b20_g1_1_DW_mult_tc_0'
  Mapping 'mac_b20_g1_2_DW_mult_tc_0'
  Mapping 'mac_b20_g1_3_DW_mult_tc_0'
  Mapping 'mac_b20_g1_4_DW_mult_tc_0'
  Mapping 'mac_b20_g1_5_DW_mult_tc_0'
  Mapping 'mac_b20_g1_6_DW_mult_tc_0'
  Mapping 'mac_b20_g1_7_DW_mult_tc_0'
  Mapping 'mac_b20_g1_8_DW_mult_tc_0'
  Mapping 'mac_b20_g1_9_DW_mult_tc_0'
  Mapping 'mac_b20_g1_10_DW_mult_tc_0'
  Mapping 'mac_b20_g1_11_DW_mult_tc_0'
  Mapping 'mac_b20_g1_0_DW_mult_tc_0'

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:17   98342.6      1.35     259.5    4736.7                          
    0:00:17   98342.6      1.35     259.5    4736.7                          
    0:00:17   98582.0      1.35     259.5    4736.7                          
    0:00:17   98821.4      1.35     259.5    4736.7                          
    0:00:18   99060.8      1.35     259.5    4736.7                          
    0:00:30  103116.0      0.88     173.7     197.1                          
    0:00:30  103106.4      0.88     173.7     197.1                          
    0:00:30  103106.4      0.88     173.7     197.1                          
    0:00:31  103106.9      0.88     173.7     197.1                          
    0:00:31  103106.9      0.88     173.7     197.1                          
    0:00:40   87020.3      0.95     166.7     197.1                          
    0:00:41   87023.2      0.90     161.9     197.1                          
    0:00:43   87024.8      0.87     159.8     189.8                          
    0:00:44   87026.7      0.86     157.5     175.2                          
    0:00:44   87032.0      0.83     155.1     172.8                          
    0:00:45   87045.0      0.83     154.2     172.8                          
    0:00:45   87049.8      0.83     153.2     172.8                          
    0:00:46   87054.4      0.83     152.3     170.3                          
    0:00:46   87058.3      0.83     151.2     170.3                          
    0:00:47   87061.0      0.83     150.6     170.3                          
    0:00:47   87065.0      0.83     150.1     167.9                          
    0:00:48   86596.6      0.83     150.1     167.9                          
    0:00:48   86596.6      0.83     150.1     167.9                          
    0:00:48   86612.8      0.83     149.9     138.7                          
    0:00:48   86625.8      0.83     149.5     109.5                          
    0:00:49   86636.2      0.83     149.5      80.3                          
    0:00:49   86645.2      0.83     149.5      51.1                          
    0:00:49   86661.7      0.83     149.5      21.9                          
    0:00:50   86678.5      0.83     149.5       0.0                          
    0:00:50   86678.5      0.83     149.5       0.0                          
    0:00:50   86678.5      0.83     149.5       0.0                          
    0:00:50   86678.5      0.83     149.5       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:50   86678.5      0.83     149.5       0.0                          
    0:00:50   86715.7      0.81     147.5       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:00:50   86748.2      0.80     146.2       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:00:50   86767.3      0.79     145.2       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:00:50   86790.7      0.78     144.3       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:00:50   86810.4      0.78     143.6       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:00:50   86836.0      0.77     141.8       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:00:51   86847.4      0.77     141.4       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[38]/D
    0:00:51   86872.4      0.76     140.5       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[38]/D
    0:00:51   86901.9      0.75     139.4       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:00:51   86913.4      0.75     138.8       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:00:51   86928.0      0.74     138.3       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:00:51   86944.8      0.73     137.7       0.0 path/path/path/genblk1.add_in_reg[38]/D
    0:00:51   87008.6      0.73     135.2      96.9 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:00:51   87060.2      0.73     133.1     145.3 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:00:51   87117.7      0.73     129.1     145.3 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:00:51   87129.1      0.72     128.3     145.3 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:00:51   87146.4      0.72     127.8     145.3 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:00:52   87149.6      0.72     127.7     145.3 path/genblk1[10].path/path/genblk1.add_in_reg[38]/D
    0:00:52   87164.7      0.72     127.1     145.3 path/genblk1[6].path/path/genblk1.add_in_reg[38]/D
    0:00:52   87184.4      0.72     126.4     145.3 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:00:52   87206.5      0.71     125.8     145.3 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:00:52   87228.3      0.71     125.0     145.3 path/genblk1[4].path/path/genblk1.add_in_reg[38]/D
    0:00:52   87240.3      0.70     124.7     145.3 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:00:52   87270.6      0.70     122.8     145.3 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:00:52   87304.1      0.70     122.0     145.3 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:00:52   87333.4      0.70     120.7     145.3 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:00:52   87379.9      0.70     117.6     145.3 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:00:52   87411.6      0.69     115.6     145.3 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:00:52   87420.4      0.69     115.4     145.3 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:00:52   87437.4      0.69     114.8     145.3 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:00:53   87445.1      0.67     114.4     145.3 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:00:53   87454.4      0.67     114.2     145.3 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:00:53   87471.7      0.67     113.8     145.3 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:00:53   87482.3      0.67     113.5     145.3 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:00:53   87490.9      0.66     113.2     145.3 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:00:53   87515.9      0.66     111.7     145.3 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:00:53   87535.5      0.66     110.6     145.3 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:00:53   87560.5      0.66     109.2     145.3 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:00:53   87577.3      0.65     108.8     145.3 path/path/path/genblk1.add_in_reg[39]/D
    0:00:53   87595.1      0.65     108.5     169.5 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:00:53   87606.0      0.65     108.3     193.7 path/genblk1[4].path/path/genblk1.add_in_reg[38]/D
    0:00:53   87606.0      0.65     108.3     193.7 path/genblk1[4].path/path/genblk1.add_in_reg[38]/D
    0:00:53   87618.5      0.64     108.1     193.7 path/genblk1[4].path/path/genblk1.add_in_reg[38]/D
    0:00:54   87633.7      0.64     107.7     193.7 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:00:54   87659.2      0.64     106.0     193.7 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:00:54   87689.3      0.64     104.6     193.7 path/genblk1[6].path/path/genblk1.add_in_reg[38]/D
    0:00:54   87702.1      0.64     104.2     193.7 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:00:54   87711.1      0.64     104.0     193.7 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:00:54   87726.5      0.63     103.5     193.7 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:00:54   87748.3      0.63     103.0     193.7 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:00:54   87773.6      0.62     102.0     193.7 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:00:54   87794.6      0.62     100.7     193.7 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:00:54   87801.5      0.62     100.5     193.7 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:00:55   87816.7      0.62     100.1     193.7 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:00:55   87835.6      0.61      99.7     193.7 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:00:55   87853.4      0.61      98.5     193.7 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:00:55   87857.9      0.61      98.4     193.7 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:00:55   87873.9      0.61      97.8     193.7 path/path/path/genblk1.add_in_reg[39]/D
    0:00:55   87893.0      0.61      96.8     193.7 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:00:55   87906.6      0.61      96.0     193.7 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:00:55   87931.6      0.60      94.8     193.7 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:00:55   87937.2      0.60      94.7     193.7 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:00:55   87961.7      0.60      94.2     218.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:00:55   87979.8      0.60      93.3     218.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:00:55   88003.4      0.59      91.8     218.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:00:55   88034.3      0.59      90.5     218.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:00:56   88040.4      0.59      90.2     218.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:00:56   88046.3      0.59      90.1     218.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:00:56   88062.8      0.59      89.3     218.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:00:56   88068.1      0.58      89.0     218.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:00:56   88089.1      0.58      88.1     218.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:00:56   88100.5      0.57      87.7     218.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:00:56   88125.0      0.57      86.4     218.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:00:56   88136.2      0.57      86.1     218.0 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:00:56   88138.8      0.57      86.0     218.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:00:56   88153.2      0.56      85.5     218.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:00:56   88158.0      0.56      85.4     218.0 path/path/path/genblk1.add_in_reg[39]/D
    0:00:56   88171.8      0.56      84.7     218.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:00:56   88173.1      0.55      84.6     218.0 path/path/path/genblk1.add_in_reg[39]/D
    0:00:57   88188.6      0.55      83.9     218.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:00:57   88206.4      0.55      82.8     218.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:00:57   88222.9      0.55      82.0     218.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:00:57   88235.1      0.55      81.8     218.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:00:57   88253.5      0.55      80.9     218.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:00:57   88272.6      0.55      80.5     218.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:00:57   88295.8      0.55      80.1     218.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:00:57   88295.8      0.55      80.1     218.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:00:57   88310.4      0.55      79.4     218.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:00:57   88322.9      0.55      79.3     218.0 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:00:57   88339.9      0.55      78.6     218.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:00:57   88356.2      0.54      77.9     218.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:00:57   88356.2      0.54      77.9     218.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:00:58   88375.6      0.54      77.5     218.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:00:58   88384.9      0.54      77.1     218.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:00:58   88417.1      0.54      75.9     218.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:00:58   88420.3      0.54      75.8     218.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:00:58   88420.8      0.54      75.8     218.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:00:58   88424.8      0.53      75.7     218.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:00:58   88442.6      0.53      75.2     218.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:00:58   88442.6      0.53      75.2     218.0 path/path/path/genblk1.add_in_reg[39]/D
    0:00:58   88453.0      0.53      74.8     218.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:00:58   88471.3      0.53      74.1     218.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:00:58   88475.3      0.52      74.0     218.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:00:59   88488.6      0.52      73.4     218.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:00:59   88488.4      0.52      73.3     218.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:00:59   88491.0      0.52      73.3     218.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:00:59   88500.6      0.51      73.0     218.0 path/path/path/genblk1.add_in_reg[39]/D
    0:00:59   88512.8      0.51      72.6     218.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:00:59   88521.1      0.51      72.2     218.0 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:00:59   88533.3      0.50      71.8     218.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:00:59   88545.3      0.50      71.4     218.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:00:59   88548.5      0.50      71.3     218.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:00   88557.0      0.50      71.0     218.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:01:00   88566.8      0.50      70.6     218.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:00   88575.9      0.49      70.3     218.0 path/path/path/genblk1.add_in_reg[39]/D
    0:01:00   88585.4      0.49      69.9     218.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:01:00   88594.0      0.49      69.5     218.0 path/path/path/genblk1.add_in_reg[39]/D
    0:01:00   88610.5      0.49      69.0     218.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:00   88620.6      0.48      68.6     218.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:00   88630.7      0.48      68.2     218.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:01:00   88645.3      0.48      67.7     218.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:00   88655.9      0.48      67.4     218.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:00   88666.3      0.48      67.0     218.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:00   88679.1      0.48      66.5     218.0 path/path/path/genblk1.add_in_reg[39]/D
    0:01:00   88683.6      0.47      66.3     218.0 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:01:00   88692.9      0.47      66.0     218.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:00   88704.3      0.47      65.6     218.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:01:01   88717.1      0.47      65.2     218.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:01   88728.3      0.47      64.8     218.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:01   88742.7      0.46      64.3     218.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:01   88758.1      0.46      63.9     218.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:01   88765.5      0.46      63.4     218.0 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:01:01   88769.3      0.46      63.3     218.0 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:01:01   88781.2      0.46      63.0     218.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:01   88787.1      0.46      62.9     218.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:01   88796.4      0.46      62.6     218.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:01:01   88808.9      0.46      62.4     218.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:01   88833.1      0.45      62.0     218.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:01   88843.5      0.45      61.7     218.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:01   88854.1      0.45      61.4     218.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:01   88867.7      0.45      60.8     218.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:02   88881.0      0.45      60.6     218.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:02   88900.9      0.44      60.2     218.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:01:02   88911.0      0.44      59.9     218.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:02   88921.9      0.44      59.5     218.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:02   88934.4      0.44      59.2     218.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:02   88937.9      0.44      59.0     218.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:02   88958.1      0.44      58.5     218.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:02   88973.5      0.44      58.1     218.0 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:01:02   88984.2      0.43      57.9     218.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:02   88995.9      0.43      57.6     218.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:02   89007.6      0.43      57.4     218.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:02   89018.5      0.43      57.3     218.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:01:02   89029.7      0.43      57.1     218.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:01:02   89037.6      0.43      56.7     218.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:02   89049.4      0.42      56.3     218.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:03   89058.4      0.42      56.2     218.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:03   89061.6      0.42      56.1     218.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:03   89072.2      0.42      55.8     218.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:03   89079.1      0.42      55.6     218.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:03   89087.9      0.42      55.3     218.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:03   89095.9      0.42      55.1     218.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:03   89099.6      0.42      55.0     218.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:03   89107.9      0.42      54.9     218.0 path/path/path/genblk1.add_in_reg[39]/D
    0:01:03   89113.5      0.41      54.8     218.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:03   89119.6      0.41      54.5     218.0 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:01:03   89124.6      0.41      54.4     218.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:03   89131.3      0.41      54.2     218.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:03   89144.0      0.41      53.8     218.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:03   89153.9      0.41      53.4     218.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:03   89164.8      0.41      53.2     218.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:04   89166.7      0.41      53.2     218.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:04   89186.1      0.40      52.8     242.2 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:04   89196.2      0.40      52.5     242.2 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:04   89202.6      0.40      52.3     242.2 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:04   89210.3      0.40      52.2     242.2 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:01:04   89217.5      0.40      51.9     242.2 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:04   89224.6      0.40      51.6     242.2 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:04   89233.7      0.40      51.4     242.2 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:04   89239.0      0.39      51.4     242.2 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:04   89246.5      0.39      51.2     242.2 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:04   89253.6      0.39      50.9     242.2 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:04   89261.6      0.39      50.7     242.2 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:04   89268.3      0.39      50.5     242.2 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:04   89277.6      0.39      50.2     242.2 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:04   89279.2      0.39      49.8     242.2 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:04   89283.7      0.39      49.8     242.2 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:05   89291.1      0.38      49.4     242.2 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:05   89294.3      0.38      49.3     242.2 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:05   89304.2      0.38      48.9     242.2 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:05   89306.6      0.38      48.8     242.2 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:05   89312.4      0.38      48.6     242.2 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:05   89316.4      0.38      48.4     242.2 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:05   89320.7      0.38      48.3     242.2 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:05   89323.9      0.38      48.2     242.2 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:05   89327.6      0.38      48.1     242.2 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:05   89334.5      0.38      47.9     242.2 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:05   89341.7      0.37      47.8     242.2 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:05   89343.3      0.37      47.8     242.2 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:05   89344.9      0.37      47.7     242.2 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:05   89350.7      0.37      47.7     242.2 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:05   89353.9      0.37      47.5     242.2 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:05   89360.6      0.37      47.4     242.2 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:05   89363.5      0.37      47.2     242.2 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:06   89372.0      0.37      47.2     242.2 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:06   89374.9      0.37      47.1     242.2 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:06   89377.3      0.37      46.9     242.2 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:06   89382.4      0.37      46.9     242.2 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:06   89390.4      0.37      46.6     242.2 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:06   89391.4      0.37      46.6     242.2 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:06   89392.8      0.37      46.6     242.2 path/path/path/genblk1.add_in_reg[39]/D
    0:01:06   89393.6      0.37      46.5     242.2 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:06   89394.6      0.37      46.5     242.2 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:06   89397.8      0.37      46.5     242.2 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:06   89398.9      0.37      46.5     242.2 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:06   89395.4      0.37      46.5     242.2 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:06   89401.3      0.37      46.4     242.2 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:06   89403.4      0.37      46.3     242.2 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:06   89404.5      0.37      46.3     242.2 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:01:06   89413.8      0.37      46.3     242.2 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:07   89414.6      0.36      46.3     242.2 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:07   89415.4      0.36      46.3     242.2 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:07   89420.4      0.36      46.3     242.2 path/path/path/genblk1.add_in_reg[39]/D
    0:01:07   89422.0      0.36      46.2     242.2 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:07   89425.2      0.36      46.2     242.2 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:07   89430.0      0.36      46.0     242.2 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:07   89432.4      0.36      46.0     242.2 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:07   89434.0      0.36      46.0     242.2 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:07   89436.6      0.36      45.8     242.2 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:01:07   89437.4      0.36      45.8     242.2 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:07   89437.4      0.36      45.8     242.2 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:07   89441.4      0.36      45.7     242.2 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:07   89444.9      0.36      45.6     242.2 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:07   89446.5      0.36      45.5     242.2 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:07   89449.1      0.36      45.4     242.2 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:07   89450.2      0.36      45.4     242.2 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:08   89451.0      0.36      45.3     242.2 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:08   89455.5      0.36      45.2     242.2 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:08   89457.1      0.36      45.2     242.2                          
    0:01:09   89429.5      0.36      45.2     242.2                          
    0:01:09   89429.5      0.36      45.2     242.2                          


  Beginning Design Rule Fixing  (max_transition)  (max_capacitance)
  ----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:01:09   89429.5      0.36      45.2     242.2                          
    0:01:09   89423.6      0.36      45.1       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:01:09   89441.4      0.36      44.0       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:09   89449.1      0.36      43.5       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:01:09   89453.9      0.36      43.4       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:09   89465.1      0.36      42.9       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:09   89480.3      0.36      42.1       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:10   89480.8      0.36      42.1       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:01:10   89481.1      0.36      42.0       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:01:10   89493.3      0.35      41.6       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:10   89495.7      0.35      41.5       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:10   89495.7      0.35      41.4       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:10   89496.0      0.35      41.4       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[38]/D
    0:01:10   89496.0      0.35      41.3       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:01:10   89496.0      0.35      41.3       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:01:10   89506.3      0.35      41.1       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:01:10   89518.0      0.35      40.9       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:10   89518.8      0.35      40.8       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:01:10   89518.8      0.35      40.8       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:01:10   89524.7      0.35      40.5       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:11   89525.2      0.35      40.5       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:11   89525.0      0.35      40.4       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:11   89525.8      0.35      40.4       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:01:11   89529.7      0.35      40.3       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:11   89529.7      0.35      40.3       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:01:11   89534.5      0.35      40.3       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:01:11   89537.2      0.35      40.1       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:12   89539.3      0.35      40.1       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[38]/D
    0:01:12   89544.4      0.35      40.0       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:01:12   89546.8      0.35      39.8       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:12   89554.0      0.35      39.5       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:12   89553.7      0.35      39.5       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:01:12   89561.9      0.34      39.1       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:12   89562.5      0.34      39.0       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:12   89567.3      0.34      39.0       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:12   89567.3      0.34      39.0       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:01:12   89567.8      0.34      38.9       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:13   89568.8      0.34      38.9       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:13   89569.9      0.34      38.8       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:13   89570.4      0.34      38.8       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:13   89571.5      0.34      38.8       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:01:13   89577.4      0.34      38.8       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:13   89577.4      0.34      38.7       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:01:13   89580.6      0.34      38.7       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:13   89586.4      0.34      38.6       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[38]/D
    0:01:13   89597.6      0.34      38.2       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:13   89604.8      0.33      38.1       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:13   89607.2      0.33      37.9       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:14   89608.0      0.33      37.9       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:14   89608.7      0.33      37.9       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:14   89609.8      0.33      37.9       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:01:14   89612.7      0.33      37.9       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:14   89612.7      0.33      37.8       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:14   89619.1      0.33      37.8       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:01:14   89619.9      0.33      37.8       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:01:14   89621.0      0.33      37.7       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:01:14   89621.5      0.33      37.7       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:14   89622.8      0.33      37.7       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:14   89623.4      0.33      37.7       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:01:14   89624.2      0.33      37.7       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:01:14   89623.9      0.33      37.7       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:15   89624.4      0.33      37.6       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:15   89624.4      0.33      37.6       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:15   89628.4      0.33      37.5       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:15   89629.2      0.32      37.4       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:01:15   89629.2      0.32      37.4       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:01:15   89631.6      0.32      37.3       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:15   89633.0      0.32      37.2       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:01:15   89633.8      0.32      37.2       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:15   89640.9      0.32      36.9       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:15   89642.0      0.32      36.9       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:01:15   89642.0      0.32      36.9       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:15   89644.1      0.32      36.6       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:16   89645.7      0.32      36.6       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:01:16   89647.6      0.32      36.5       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:16   89651.0      0.32      36.5       0.0                          


  Beginning Area-Recovery Phase  (max_area 0)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:01:16   89651.0      0.32      36.5       0.0                          
    0:01:16   89651.0      0.32      36.5       0.0                          
    0:01:19   89308.4      0.33      36.6       0.0                          
    0:01:20   89297.8      0.33      36.6       0.0                          
    0:01:20   89292.5      0.33      36.6       0.0                          
    0:01:20   89285.0      0.33      36.6       0.0                          
    0:01:20   89277.6      0.33      36.7       0.0                          
    0:01:20   89277.6      0.33      36.7       0.0                          
    0:01:20   89280.2      0.32      36.6       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:21   89284.0      0.32      36.6       0.0                          
    0:01:21   89230.5      0.33      37.0       0.0                          
    0:01:22   89229.4      0.33      37.0       0.0                          
    0:01:22   89229.4      0.33      37.0       0.0                          
    0:01:22   89229.4      0.33      37.0       0.0                          
    0:01:22   89229.4      0.33      37.0       0.0                          
    0:01:22   89229.4      0.33      37.0       0.0                          
    0:01:22   89229.4      0.33      37.0       0.0                          
    0:01:22   89233.2      0.32      36.8       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[38]/D
    0:01:22   89236.6      0.32      36.8       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:01:22   89237.4      0.32      36.7       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:22   89243.8      0.32      36.7       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[38]/D
    0:01:23   89243.8      0.32      36.7       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:01:23   89244.6      0.32      36.6       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:23   89245.4      0.32      36.6       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:01:23   89245.4      0.32      36.6       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:01:23   89245.9      0.32      36.5       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:23   89246.7      0.32      36.5       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:01:23   89246.7      0.32      36.5       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:01:23   89247.3      0.32      36.5       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:01:23   89247.0      0.32      36.4       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:24   89249.4      0.32      36.4       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:01:24   89252.6      0.32      36.4       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:01:24   89265.6      0.32      36.0       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:24   89265.6      0.32      36.0       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:24   89266.1      0.32      36.0       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:25   89266.7      0.32      36.0       0.0                          
    0:01:25   89186.1      0.32      36.0       0.0                          
    0:01:25   89080.7      0.32      36.0       0.0                          
    0:01:25   88975.4      0.32      36.0       0.0                          
    0:01:25   88870.1      0.32      36.0       0.0                          
    0:01:26   88762.1      0.32      36.0       0.0                          
    0:01:28   88653.5      0.32      36.0       0.0                          
    0:01:28   88553.0      0.32      36.0       0.0                          
    0:01:28   88452.4      0.32      36.0       0.0                          
    0:01:28   88351.9      0.32      36.0       0.0                          
    0:01:28   88296.8      0.32      35.9       0.0                          
    0:01:29   88278.2      0.32      35.9       0.0                          
    0:01:29   88270.2      0.32      35.9       0.0                          
    0:01:29   88136.2      0.32      35.9       0.0                          
    0:01:29   88100.3      0.32      35.9       0.0                          
    0:01:29   88085.9      0.32      35.9       0.0                          
    0:01:29   88084.3      0.32      35.8       0.0                          
    0:01:30   87904.0      0.32      35.8       0.0                          
    0:01:30   87710.8      0.32      35.8       0.0                          
    0:01:31   87514.5      0.32      35.8       0.0                          
    0:01:31   87508.1      0.32      35.8       0.0                          
    0:01:31   87507.3      0.32      35.8       0.0                          
    0:01:31   87504.2      0.32      35.7       0.0                          
    0:01:32   87501.0      0.32      35.7       0.0                          
    0:01:33   87499.4      0.32      35.7       0.0                          
    0:01:34   87480.0      0.32      35.7       0.0                          
    0:01:35   87479.2      0.32      35.7       0.0                          
    0:01:36   87479.2      0.32      35.7       0.0                          
    0:01:36   87470.1      0.32      35.9       0.0                          
    0:01:36   87470.1      0.32      35.9       0.0                          
    0:01:36   87470.1      0.32      35.9       0.0                          
    0:01:36   87470.1      0.32      35.9       0.0                          
    0:01:36   87470.1      0.32      35.9       0.0                          
    0:01:36   87470.1      0.32      35.9       0.0                          
    0:01:36   87471.7      0.32      35.8       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:01:36   87473.0      0.32      35.8       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:36   87476.5      0.32      35.7       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:01:36   87477.8      0.32      35.7       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:36   87480.0      0.32      35.7       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:01:36   87485.5      0.32      35.5       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:36   87485.5      0.31      35.5       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:36   87492.2      0.31      35.4       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:37   87499.4      0.31      35.1       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:01:37   87500.2      0.31      35.1       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:37   87500.2      0.31      35.1       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:01:37   87501.5      0.31      35.1       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:37   87502.3      0.31      35.1       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:01:37   87501.8      0.31      35.1       0.0                          
    0:01:37   87500.4      0.31      35.1       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:01:37   87520.1      0.31      34.5       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:38   87522.5      0.31      34.5       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:38   87524.9      0.31      34.4       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:38   87525.4      0.31      34.4       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:01:38   87527.8      0.31      34.3       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:38   87541.9      0.31      34.2       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:01:38   87544.1      0.31      34.2       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:38   87544.1      0.31      34.2       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:38   87561.3      0.31      33.7       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:39   87562.4      0.31      33.7       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:39   87562.7      0.31      33.7       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:39   87562.7      0.31      33.7       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:39   87567.2      0.31      33.6       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[38]/D
    0:01:39   87567.2      0.31      33.6       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:39   87572.0      0.31      33.6       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:01:39   87572.0      0.31      33.6       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:01:39   87572.0      0.31      33.6       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:39   87572.8      0.31      33.6       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:39   87574.4      0.31      33.6       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:01:40   87574.9      0.31      33.6       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:40   87576.8      0.31      33.5       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:40   87597.5      0.31      33.0       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:40   87601.2      0.31      32.9       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:40   87601.2      0.31      32.9       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:40   87601.2      0.31      32.9       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:01:40   87610.6      0.31      32.7       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:40   87610.6      0.31      32.7       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[38]/D
    0:01:40   87611.4      0.31      32.7       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:40   87614.5      0.31      32.6       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:41   87615.9      0.31      32.6       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:41   87618.3      0.31      32.6       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:01:41   87627.3      0.31      32.4       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:01:41   87627.8      0.31      32.4       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:01:41   87629.7      0.31      32.4       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:41   87629.7      0.30      32.4       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:41   87630.5      0.30      32.4       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:41   87630.5      0.30      32.4       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:41   87631.3      0.30      32.3       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:42   87634.5      0.30      32.2       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:42   87647.5      0.30      31.8       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:42   87647.5      0.30      31.7       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[38]/D
    0:01:42   87658.4      0.30      31.7       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:42   87660.8      0.30      31.6       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:42   87660.8      0.30      31.5       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:01:42   87660.8      0.30      31.5       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:42   87660.8      0.30      31.5       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:43   87662.2      0.30      31.5       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[38]/D
    0:01:43   87663.0      0.30      31.5       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:43   87663.8      0.30      31.5       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:43   87671.7      0.30      31.3       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[38]/D
    0:01:43   87680.2      0.30      31.0       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:43   87690.1      0.29      30.9       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:01:43   87695.7      0.29      30.8       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:01:43   87701.3      0.29      30.6       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:43   87712.2      0.29      30.3       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:01:43   87717.2      0.29      30.1       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:01:43   87722.5      0.29      30.0       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:44   87727.1      0.28      29.9       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:44   87730.0      0.28      29.8       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:01:44   87735.6      0.28      29.7       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:01:44   87741.4      0.28      29.5       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:44   87751.3      0.28      29.3       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:01:44   87758.2      0.28      29.1       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:44   87764.3      0.28      29.1       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:01:44   87767.8      0.28      29.0       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:44   87772.8      0.28      28.9       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:44   87777.3      0.27      28.8       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:44   87782.1      0.27      28.8       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:44   87786.4      0.27      28.8       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:44   87789.3      0.27      28.7       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:44   87789.3      0.27      28.7       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:44   87790.4      0.27      28.6       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:45   87796.2      0.27      28.5       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:45   87802.6      0.27      28.5       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:45   87806.9      0.27      28.4       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:01:45   87811.1      0.27      28.3       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:45   87817.8      0.27      28.1       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:45   87817.8      0.27      28.1       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:45   87824.7      0.27      28.0       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:45   87828.1      0.27      28.0       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:45   87831.9      0.27      28.0       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:45   87837.7      0.27      27.9       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:45   87841.4      0.27      27.8       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:45   87843.6      0.26      27.8       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:45   87844.4      0.26      27.8       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:45   87847.0      0.26      27.8       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:01:46   87853.1      0.26      27.7       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:46   87855.5      0.26      27.7       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Warning: Design 'mvm_12_12_20_1' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
     Net 'path/genblk1[1].path/genblk1.Vec_y_Mem/Incr/clk': 9391 load(s), 1 driver(s)
1
report_area
 
****************************************
Report : area
Design : mvm_12_12_20_1
Version: J-2014.09-SP5-2
Date   : Tue Dec  1 06:41:13 2015
****************************************

Information: Updating design information... (UID-85)
Warning: Design 'mvm_12_12_20_1' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
Library(s) Used:

    NangateOpenCellLibrary (File: /home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db)

Number of ports:                           66
Number of nets:                            66
Number of cells:                            1
Number of combinational cells:              0
Number of sequential cells:                 0
Number of macros/black boxes:               0
Number of buf/inv:                          0
Number of references:                       1

Combinational area:              43707.790315
Buf/Inv area:                     4882.696017
Noncombinational area:           44147.752484
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (Wire load has zero net area)

Total cell area:                 87855.542799
Total area:                 undefined
1
report_power
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated primary inputs. (PWR-414)
Warning: Design has unannotated sequential cell outputs. (PWR-415)
 
****************************************
Report : power
        -analysis_effort low
Design : mvm_12_12_20_1
Version: J-2014.09-SP5-2
Date   : Tue Dec  1 06:41:18 2015
****************************************


Library(s) Used:

    NangateOpenCellLibrary (File: /home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db)


Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

Design        Wire Load Model            Library
------------------------------------------------
mvm_12_12_20_1         5K_hvratio_1_1    NangateOpenCellLibrary


Global Operating Voltage = 1.1  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000ff
    Time Units = 1ns
    Dynamic Power Units = 1uW    (derived from V,C,T units)
    Leakage Power Units = 1nW


  Cell Internal Power  =  15.8419 mW   (92%)
  Net Switching Power  =   1.3356 mW    (8%)
                         ---------
Total Dynamic Power    =  17.1775 mW  (100%)

Cell Leakage Power     =   1.7083 mW


                 Internal         Switching           Leakage            Total
Power Group      Power            Power               Power              Power   (   %    )  Attrs
--------------------------------------------------------------------------------------------------
io_pad             0.0000            0.0000            0.0000            0.0000  (   0.00%)
memory             0.0000            0.0000            0.0000            0.0000  (   0.00%)
black_box          0.0000            0.0000            0.0000            0.0000  (   0.00%)
clock_network      0.0000            0.0000            0.0000            0.0000  (   0.00%)
register       1.4999e+04          185.6956        7.3785e+05        1.5923e+04  (  84.31%)
sequential         0.0000            0.0000            0.0000            0.0000  (   0.00%)
combinational    842.5534        1.1499e+03        9.7049e+05        2.9629e+03  (  15.69%)
--------------------------------------------------------------------------------------------------
Total          1.5842e+04 uW     1.3356e+03 uW     1.7083e+06 nW     1.8886e+04 uW
1
report_timing
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : mvm_12_12_20_1
Version: J-2014.09-SP5-2
Date   : Tue Dec  1 06:41:18 2015
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: path/genblk1[2].path/path/genblk1.add_in_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_12_12_20_1     5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  path/genblk1[2].path/path/genblk1.add_in_reg[0]/CK (DFF_X1)
                                                          0.00 #     0.00 r
  path/genblk1[2].path/path/genblk1.add_in_reg[0]/Q (DFF_X1)
                                                          0.08       0.08 f
  path/genblk1[2].path/path/add_42/A[0] (mac_b20_g1_10_DW01_add_0)
                                                          0.00       0.08 f
  path/genblk1[2].path/path/add_42/U40/ZN (AND2_X1)       0.04       0.13 f
  path/genblk1[2].path/path/add_42/U66/CO (FA_X1)         0.08       0.21 f
  path/genblk1[2].path/path/add_42/U129/ZN (NAND2_X1)     0.03       0.24 r
  path/genblk1[2].path/path/add_42/U108/ZN (NAND3_X1)     0.04       0.28 f
  path/genblk1[2].path/path/add_42/U154/ZN (NAND2_X1)     0.03       0.31 r
  path/genblk1[2].path/path/add_42/U157/ZN (NAND3_X1)     0.03       0.34 f
  path/genblk1[2].path/path/add_42/U1_4/CO (FA_X1)        0.09       0.43 f
  path/genblk1[2].path/path/add_42/U1_5/CO (FA_X1)        0.10       0.53 f
  path/genblk1[2].path/path/add_42/U94/ZN (NAND2_X1)      0.04       0.57 r
  path/genblk1[2].path/path/add_42/U96/ZN (NAND3_X1)      0.04       0.61 f
  path/genblk1[2].path/path/add_42/U111/ZN (NAND2_X1)     0.03       0.64 r
  path/genblk1[2].path/path/add_42/U114/ZN (NAND3_X1)     0.03       0.67 f
  path/genblk1[2].path/path/add_42/U1_8/CO (FA_X1)        0.09       0.76 f
  path/genblk1[2].path/path/add_42/U1_9/CO (FA_X1)        0.10       0.86 f
  path/genblk1[2].path/path/add_42/U35/ZN (NAND2_X1)      0.03       0.89 r
  path/genblk1[2].path/path/add_42/U37/ZN (NAND3_X1)      0.04       0.93 f
  path/genblk1[2].path/path/add_42/U1_11/CO (FA_X1)       0.10       1.02 f
  path/genblk1[2].path/path/add_42/U167/ZN (NAND2_X1)     0.04       1.06 r
  path/genblk1[2].path/path/add_42/U142/ZN (NAND3_X1)     0.04       1.10 f
  path/genblk1[2].path/path/add_42/U198/ZN (NAND2_X1)     0.04       1.14 r
  path/genblk1[2].path/path/add_42/U201/ZN (NAND3_X1)     0.04       1.17 f
  path/genblk1[2].path/path/add_42/U100/ZN (NAND2_X1)     0.03       1.21 r
  path/genblk1[2].path/path/add_42/U62/ZN (NAND3_X1)      0.04       1.25 f
  path/genblk1[2].path/path/add_42/U123/ZN (NAND2_X1)     0.04       1.28 r
  path/genblk1[2].path/path/add_42/U107/ZN (NAND3_X1)     0.04       1.32 f
  path/genblk1[2].path/path/add_42/U211/ZN (NAND2_X1)     0.04       1.35 r
  path/genblk1[2].path/path/add_42/U141/ZN (NAND3_X1)     0.04       1.39 f
  path/genblk1[2].path/path/add_42/U148/ZN (NAND2_X1)     0.03       1.42 r
  path/genblk1[2].path/path/add_42/U151/ZN (NAND3_X1)     0.03       1.45 f
  path/genblk1[2].path/path/add_42/U1_18/CO (FA_X1)       0.10       1.55 f
  path/genblk1[2].path/path/add_42/U29/ZN (NAND2_X1)      0.03       1.58 r
  path/genblk1[2].path/path/add_42/U31/ZN (NAND3_X1)      0.04       1.62 f
  path/genblk1[2].path/path/add_42/U1_20/CO (FA_X1)       0.10       1.71 f
  path/genblk1[2].path/path/add_42/U88/ZN (NAND2_X1)      0.04       1.75 r
  path/genblk1[2].path/path/add_42/U63/ZN (NAND3_X1)      0.04       1.79 f
  path/genblk1[2].path/path/add_42/U117/ZN (NAND2_X1)     0.04       1.83 r
  path/genblk1[2].path/path/add_42/U64/ZN (NAND3_X1)      0.04       1.86 f
  path/genblk1[2].path/path/add_42/U160/ZN (NAND2_X1)     0.04       1.90 r
  path/genblk1[2].path/path/add_42/U65/ZN (NAND3_X1)      0.04       1.94 f
  path/genblk1[2].path/path/add_42/U47/ZN (NAND2_X1)      0.04       1.98 r
  path/genblk1[2].path/path/add_42/U103/ZN (NAND3_X1)     0.03       2.01 f
  path/genblk1[2].path/path/add_42/U135/ZN (NAND2_X1)     0.03       2.04 r
  path/genblk1[2].path/path/add_42/U105/ZN (NAND3_X1)     0.04       2.08 f
  path/genblk1[2].path/path/add_42/U205/ZN (NAND2_X1)     0.03       2.11 r
  path/genblk1[2].path/path/add_42/U208/ZN (NAND3_X1)     0.03       2.15 f
  path/genblk1[2].path/path/add_42/U1_27/CO (FA_X1)       0.09       2.24 f
  path/genblk1[2].path/path/add_42/U1_28/CO (FA_X1)       0.10       2.33 f
  path/genblk1[2].path/path/add_42/U23/ZN (NAND2_X1)      0.03       2.36 r
  path/genblk1[2].path/path/add_42/U25/ZN (NAND3_X1)      0.04       2.40 f
  path/genblk1[2].path/path/add_42/U1_30/CO (FA_X1)       0.10       2.50 f
  path/genblk1[2].path/path/add_42/U82/ZN (NAND2_X1)      0.04       2.54 r
  path/genblk1[2].path/path/add_42/U73/ZN (NAND3_X1)      0.04       2.58 f
  path/genblk1[2].path/path/add_42/U172/ZN (NAND2_X1)     0.04       2.61 r
  path/genblk1[2].path/path/add_42/U144/ZN (NAND3_X1)     0.04       2.65 f
  path/genblk1[2].path/path/add_42/U181/ZN (NAND2_X1)     0.04       2.68 r
  path/genblk1[2].path/path/add_42/U183/ZN (NAND3_X1)     0.04       2.72 f
  path/genblk1[2].path/path/add_42/U188/ZN (NAND2_X1)     0.03       2.75 r
  path/genblk1[2].path/path/add_42/U176/ZN (NAND3_X1)     0.04       2.79 f
  path/genblk1[2].path/path/add_42/U217/ZN (NAND2_X1)     0.04       2.83 r
  path/genblk1[2].path/path/add_42/U139/ZN (NAND3_X1)     0.04       2.87 f
  path/genblk1[2].path/path/add_42/U223/ZN (NAND2_X1)     0.03       2.90 r
  path/genblk1[2].path/path/add_42/U226/ZN (NAND3_X1)     0.03       2.93 f
  path/genblk1[2].path/path/add_42/U1_37/CO (FA_X1)       0.10       3.02 f
  path/genblk1[2].path/path/add_42/U10/ZN (NAND2_X1)      0.03       3.06 r
  path/genblk1[2].path/path/add_42/U12/ZN (NAND3_X1)      0.03       3.09 f
  path/genblk1[2].path/path/add_42/U202/ZN (XNOR2_X1)     0.06       3.15 f
  path/genblk1[2].path/path/add_42/SUM[39] (mac_b20_g1_10_DW01_add_0)
                                                          0.00       3.15 f
  path/genblk1[2].path/path/out[39] (mac_b20_g1_10)       0.00       3.15 f
  path/genblk1[2].path/genblk1.Vec_y_Mem/data_in[39] (seqMemory_b40_SIZE1_10)
                                                          0.00       3.15 f
  path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/data_in[39] (memory_b40_SIZE1_LOGSIZE1_10)
                                                          0.00       3.15 f
  path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/U171/ZN (INV_X1)
                                                          0.03       3.18 r
  path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/U170/ZN (OAI22_X1)
                                                          0.03       3.21 f
  path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D (DFF_X1)
                                                          0.01       3.22 f
  data arrival time                                                  3.22

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (ideal)                             0.00       3.00
  path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/CK (DFF_X1)
                                                          0.00       3.00 r
  library setup time                                     -0.05       2.95
  data required time                                                 2.95
  --------------------------------------------------------------------------
  data required time                                                 2.95
  data arrival time                                                 -3.22
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.26


1
write -f verilog $TOP_MOD_NAME -output gates.v -hierarchy
Writing verilog file '/home/home5/lfolkerts/ese507/Project2/Project3/src/tmp/gates.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
Warning: Verilog writer has added 11 nets to module multipath_k12_p12_b20_g1 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
1
quit

Thank you...
