../../src/rtl/or_3in_gate.v
../../testbench/th_logic_3in_gate.v
