<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/alainmarcel/uhdm-integration" target="_blank">verilator-uhdm</a></h3>
<pre class="test-passed">
description: Test imported from ivtest
rc: 10 (means success: 0)
should_fail_because: this test was imported from ivtest and is designed to fail
tags: ivtest
incdirs: /tmpfs/src/github/sv-tests/third_party/tests/ivtest /tmpfs/src/github/sv-tests/third_party/tests/ivtest/ivltests
top_module: 
type: simulation
mode: simulation
files: <a href="../../../../third_party/tests/ivtest/ivltests/pr3296466b.v.html" target="file-frame">third_party/tests/ivtest/ivltests/pr3296466b.v</a>
defines: 
time_elapsed: 1.712s
ram usage: 43560 KB
</pre>
<pre class="log">

sh /tmpfs/tmp/tmpr_0e9haj/scr.sh --uhdm-ast -cc slpp_all/surelog.uhdm -Wno-fatal -Wno-UNOPTFLAT -Wno-BLKANDNBLK --top-module work_connect --Mdir vbuild --prefix Vtop --exe -o vmain vmain.cpp
+ surelog-uhdm -nopython -nobuiltin -parse -sverilog -I/tmpfs/src/github/sv-tests/third_party/tests/ivtest -I/tmpfs/src/github/sv-tests/third_party/tests/ivtest/ivltests <a href="../../../../third_party/tests/ivtest/ivltests/pr3296466b.v.html" target="file-frame">third_party/tests/ivtest/ivltests/pr3296466b.v</a>
[INF:CM0023] Creating log file ./slpp_all/surelog.log.

[WRN:PA0205] <a href="../../../../third_party/tests/ivtest/ivltests/pr3296466b.v.html#l-1" target="file-frame">third_party/tests/ivtest/ivltests/pr3296466b.v:1</a>: No timescale set for &#34;connect&#34;.

[WRN:PA0205] <a href="../../../../third_party/tests/ivtest/ivltests/pr3296466b.v.html#l-7" target="file-frame">third_party/tests/ivtest/ivltests/pr3296466b.v:7</a>: No timescale set for &#34;top&#34;.

[INF:CP0300] Compilation...

[INF:CP0303] <a href="../../../../third_party/tests/ivtest/ivltests/pr3296466b.v.html#l-1" target="file-frame">third_party/tests/ivtest/ivltests/pr3296466b.v:1</a>: Compile module &#34;work@connect&#34;.

[INF:CP0303] <a href="../../../../third_party/tests/ivtest/ivltests/pr3296466b.v.html#l-7" target="file-frame">third_party/tests/ivtest/ivltests/pr3296466b.v:7</a>: Compile module &#34;work@top&#34;.

[NTE:CP0309] <a href="../../../../third_party/tests/ivtest/ivltests/pr3296466b.v.html#l-1" target="file-frame">third_party/tests/ivtest/ivltests/pr3296466b.v:1</a>: Implicit port type (wire) for &#34;c&#34;.

[INF:EL0526] Design Elaboration...

[NTE:EL0503] <a href="../../../../third_party/tests/ivtest/ivltests/pr3296466b.v.html#l-7" target="file-frame">third_party/tests/ivtest/ivltests/pr3296466b.v:7</a>: Top level module &#34;work@top&#34;.

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 3.

[NTE:EL0510] Nb instances: 7.

[NTE:EL0511] Nb leaf instances: 3.

[ERR:UH0700] <a href="../../../../third_party/tests/ivtest/ivltests/pr3296466b.v.html#l-13" target="file-frame">third_party/tests/ivtest/ivltests/pr3296466b.v:13</a>: Unsupported expression &#34;&lt;n&lt;&gt; u&lt;90&gt; t&lt;Bit_select&gt; p&lt;101&gt; s&lt;100&gt; l&lt;13&gt;&gt; connect connect1(a[1:0]);
&#34;.

[ERR:UH0700] <a href="../../../../third_party/tests/ivtest/ivltests/pr3296466b.v.html#l-14" target="file-frame">third_party/tests/ivtest/ivltests/pr3296466b.v:14</a>: Unsupported expression &#34;&lt;n&lt;&gt; u&lt;116&gt; t&lt;Bit_select&gt; p&lt;127&gt; s&lt;126&gt; l&lt;14&gt;&gt; connect connect2(a[2:1]);
&#34;.

[ERR:UH0700] <a href="../../../../third_party/tests/ivtest/ivltests/pr3296466b.v.html#l-15" target="file-frame">third_party/tests/ivtest/ivltests/pr3296466b.v:15</a>: Unsupported expression &#34;&lt;n&lt;&gt; u&lt;142&gt; t&lt;Bit_select&gt; p&lt;153&gt; s&lt;152&gt; l&lt;15&gt;&gt; connect connect3(a[3:2]);
&#34;.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 3
[WARNING] : 2
[   NOTE] : 6
+ verilator-uhdm --uhdm-ast -cc slpp_all/surelog.uhdm -Wno-fatal -Wno-UNOPTFLAT -Wno-BLKANDNBLK --top-module work_connect --Mdir vbuild --prefix Vtop --exe -o vmain vmain.cpp
Object: work_connect of type 32 (module) @ 1
Object: work_top of type 32 (module) @ 7
Object:  of type 8 (cont_assign) @ 17
Object:  of type 39 (operation) @ 17
Object: dir of type 608 (ref_obj) @ 17
Object:  of type 7 (constant) @ 17
Object:  of type 7 (constant) @ 17
Object: a of type 106 (bit_select) @ 17
Object:  of type 7 (constant) @ 17
Object:  of type 8 (cont_assign) @ 18
Object:  of type 39 (operation) @ 18
Object: dir of type 608 (ref_obj) @ 18
Object:  of type 7 (constant) @ 18
Object:  of type 7 (constant) @ 18
Object: a of type 106 (bit_select) @ 18
Object:  of type 7 (constant) @ 18
Object:  of type 24 (initial) @ 0
Object: work_top of type 4 (begin) @ 22
Object:  of type 3 (assignment) @ 23
Object:  of type 7 (constant) @ 23
Object: dir of type 608 (ref_obj) @ 23
Object:  of type 11 (delay_control) @ 24
%Error: 	! Unhandled type: 11
Object:  of type 22 (if_stmt) @ 25
Object:  of type 39 (operation) @ 25
%Error: 	! Encountered unhandled operation: 17
Object:  of type 3 (assignment) @ 25
Object:  of type 7 (constant) @ 25
Object: pass of type 608 (ref_obj) @ 25
%Error: Internal Error: ../V3Ast.cpp:341: Null item passed to setOp1p
%Error: Command Failed /home/kbuilder/miniconda/envs/sv-test-env/bin/verilator_bin-uhdm --uhdm-ast -cc slpp_all/surelog.uhdm -Wno-fatal -Wno-UNOPTFLAT -Wno-BLKANDNBLK --top-module work_connect --Mdir vbuild --prefix Vtop --exe -o vmain vmain.cpp
+ exit 10

</pre>
</body>