<!DOCTYPE html PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<html><head>





  
  
  
  
  
  <title></title></head>
<body style="margin-left: 8px; width: 748px;">





<div align="center"><big><b><big>Sudarshan Banerjee</big></b></big><br>





</div>





<big><big><br>Conference/Journal Publications<br></big></big>





<ul>





  <li><b>S Banerjee</b>, E Bozorgzadeh, J Noguera, N Dutt,
&nbsp;"Bandwidth Management in Application Mapping for Dynamically Reconfigurable Architectures", [ACCEPTED],&nbsp;<span style="font-weight: bold;">ACM</span><b> Trans on Reconfigurable Tech. and Systems</b></li><li>J Augustine<b>, S Banerjee</b>, S Irani,
&nbsp;"Strip Packing with Precedence Constraints and Strip Packing with Release Times", [ACCEPTED],&nbsp;<span style="font-weight: bold;">Theor. Comp. Science</span></li><li><b>S Banerjee</b>, E Bozorgzadeh, N Dutt,
&nbsp;"Exploiting application data-parallelism on dynamically
reconfigurable architectures: placement and architectural
considerations", <b>IEEE Trans on VLSI, </b>Vol 17(2), Feb 2009, pp 234-247&nbsp;</li>
  <li>M Kim, <b>S Banerjee</b>, N Dutt, N Venkatasubramaniam, "Energy-aware Cosynthesis of Real Time Multimedia Applications on MPSoCs",&nbsp;<span style="font-weight: bold;">ACM Trans on Embedded Computing Systems</span>, Vol 7(2), Feb 2008, pp 1-19</li><li>A H Gholamipour, E Bozorgzadeh, <b>S Banerjee</b>,&nbsp;"Energy-Aware Co-processor Selection for Embedded Processors on FPGAs",&nbsp;IEEE <span style="font-weight: bold; font-style: italic;">ICCD</span>, Lake Tahoe (California), Oct 2007<span style="font-weight: bold;"> , </span>pp 158-163</li><li><b>S Banerjee</b>, E Bozorgzadeh, J Noguera, N Dutt<b>, &nbsp; </b>"Selective Bandwidth and Resource Management in Scheduling for Dynamically Reconfigurable Architectures", <span style="font-weight: bold; font-style: italic;">DAC</span>, San Diego (California), June 2007, pp 771-776</li><li><b>S Banerjee</b>, E Bozorgzadeh, J Noguera, N Dutt<b>, &nbsp; </b>"Minimizing
peak power for application chains on architectures with partial dynamic
reconfiguration",&nbsp;IEEE<i><b> FPT</b></i>, Bangkok, Dec 2006,
pp 273-276</li><li><b>S Banerjee</b>, E Bozorgzadeh, N Dutt, &nbsp;"Integrating
physical
constraints in HW-SW partitioning for architectures with partial
dynamic
reconfiguration", <b>IEEE Trans on VLSI</b>, Vol 14(11), Nov
2006, pp 1189-1202</li><li>M Kim, <b>S Banerjee</b>, N Dutt, N Venkatasubramaniam, "Design
Space
Exploration of Realtime Multimedia MPSoCs with Heterogeneous
&nbsp;Scheduling
Policies", ACM/IEEE <i><b>CODES+ISSS</b></i>, Seoul, Oct 2006, pp 16-21</li><li>J Augustine,&nbsp;<b>S Banerjee</b>, S Irani, "Strip Packing with
Precedence
Constraints and Strip Packing with Release Times", ACM <i><b>SPAA</b></i>,
Cambridge (Massachusetts), Aug 2006, pp 180-189</li><li>P Biswas, <b>S Banerjee</b>, N Dutt, L Pozzi, P Ienne, "ISEGEN:
An
Iterative-Improvement-based ISE Generation Technique for Fast
Customization
of Processors", <b>IEEE Trans on VLSI</b>, Vol 14(7), July 2006, pp
754-762</li><li><b>S Banerjee</b>, E Bozorgzadeh, N Dutt, "PARLGRAN: Parallelism
granularity
selection for scheduling task chains on dynamically reconfigurable
architectures", <i><b>ASP-DAC</b></i>, Yokohama (Japan), Jan 2006, pp
491-496</li><li>P Biswas,&nbsp;<b>S Banerjee</b>, N Dutt, L Pozzi, P Ienne,
"Performance and Energy Benefits of Instruction Set Extensions in an
FPGA Soft Core",<span style="font-style: italic;"><span style="font-weight: bold;"> </span></span><i><b>VLSI Design</b></i>,
Hyderabad (India), Jan 2006, pp 651-656</li><li><b>S Banerjee</b>, E Bozorgzadeh, N Dutt, "Physically-aware HW-SW
Partitioning
for reconfigurable architectures with partial dynamic reconfiguration",
    <i><b>DAC</b></i>, Anaheim (California), June 2005, pp 335-340</li><li><b>S Banerjee</b>, E Bozorgzadeh, N Dutt, "Considering runtime
reconfiguration
overhead in Task Graph Transformations for dynamically reconfigurable
architectures",
IEEE <i><b>FCCM</b></i>, Napa (California), April 2005, pp 273-274</li><li>P Biswas, <b>S Banerjee</b>, N Dutt, L Pozzi, P Ienne, "ISEGEN:
Generation
of High-Quality Instruction Set Extensions by Iterative Improvement",<i><b>
DATE</b></i>,
Munich, Mar 2005, pp 1246-1251</li><li><b>S Banerjee</b>, N Dutt, "Efficient Search Space Exploration
for
HW-SW Partitioning", ACM/IEEE <i><b>CODES+ISSS</b></i>, Stockholm,
Sept 2004,
pp 122-127</li><li>P Biswas,&nbsp;<b>S Banerjee</b>, N Dutt, L Pozzi, P Ienne, "Fast
Automated
Generation of High-Quality Instruction Set Extensions for Processor
Customization",
Workshop on Application Specific Processors (<i><b>WASP</b></i>),
Stockholm,
Sep 2004</li><li><b>S Banerjee</b>, N Dutt, "FIFO Power Optimization for On-chip
Networks",
ACM Great Lakes Symposium on VLSI (<i><b>GLSVLSI</b></i>), Boston,
April
2004, pp 187-191</li><li><b>S Banerjee</b>, S Saxena, "Parallel Algorithms for Finding the
Most
Vital Edge in Weighted Graphs",<i><b> </b></i><b>Jrnl of</b><i><b>&nbsp;</b></i><b>Parallel
and Distrib Computing</b>, Vol 46(1), 1997, pp 101-104</li><li><b>S Banerjee</b>, R K Ghosh, A P K Reddy, "Parallel Algorithm
for
Shortest Pairs of Edge-Disjoint Paths",<i><b> </b></i><b>Jrnl of</b> <b>Parallel
and Distrib Computing</b>, Vol 33(2), 1996, pp 165-171</li></ul>





<br>





<br>





</body></html>
