var veridocModuleInformation= {"moduleName":"sparc_exu_div",
"moduleFile":"Unknown",
"moduleLine":"1849",
"moduleBrief":"None",
"children":[
"dp_buffer","dp_mux2es","dp_mux2es","dp_mux2es","sparc_exu_div_32eql","sparc_exu_aluor32","mux4ds","dp_mux2es","mux3ds","dff_s","dp_mux2es","mux3ds","dff_s","dp_mux2es","sparc_exu_aluadder64","sparc_exu_aluspr","dp_mux2es","sparc_exu_div_yreg","mux3ds","dff_s","dp_mux2es","dff_s"]
,
"ports":[
{"name":"byp_div_yreg_data_w",
"type":"wire",
"range":"? : ?",
"direction":"Input",
},
{"name":"ecl_div_thr_e",
"type":"wire",
"range":"? : ?",
"direction":"Input",
},
{"name":"ecl_div_yreg_data_31_g",
"type":"wire",
"range":"? : ?",
"direction":"Input",
},
{"name":"ecl_div_yreg_shift_g",
"type":"wire",
"range":"? : ?",
"direction":"Input",
},
{"name":"ecl_div_yreg_wen_g",
"type":"wire",
"range":"? : ?",
"direction":"Input",
},
{"name":"ecl_div_yreg_wen_l",
"type":"wire",
"range":"? : ?",
"direction":"Input",
},
{"name":"ecl_div_yreg_wen_w",
"type":"wire",
"range":"? : ?",
"direction":"Input",
},
{"name":"rclk",
"type":"wire",
"range":"? : ?",
"direction":"Input",
},
{"name":"se",
"type":"wire",
"range":"? : ?",
"direction":"Input",
},
{"name":"si",
"type":"wire",
"range":"? : ?",
"direction":"Input",
},
{"name":"ecl_div_keep_d",
"type":"wire",
"range":"? : ?",
"direction":"Input",
},
{"name":"ecl_div_ld_inputs",
"type":"wire",
"range":"? : ?",
"direction":"Input",
},
{"name":"ecl_div_sel_adder",
"type":"wire",
"range":"? : ?",
"direction":"Input",
},
{"name":"ecl_div_last_cycle",
"type":"wire",
"range":"? : ?",
"direction":"Input",
},
{"name":"ecl_div_almostlast_cycle",
"type":"wire",
"range":"? : ?",
"direction":"Input",
},
{"name":"ecl_div_div64",
"type":"wire",
"range":"? : ?",
"direction":"Input",
},
{"name":"ecl_div_sel_u32",
"type":"wire",
"range":"? : ?",
"direction":"Input",
},
{"name":"ecl_div_sel_pos32",
"type":"wire",
"range":"? : ?",
"direction":"Input",
},
{"name":"ecl_div_sel_neg32",
"type":"wire",
"range":"? : ?",
"direction":"Input",
},
{"name":"ecl_div_sel_64b",
"type":"wire",
"range":"? : ?",
"direction":"Input",
},
{"name":"ecl_div_upper32_zero",
"type":"wire",
"range":"? : ?",
"direction":"Input",
},
{"name":"ecl_div_upper33_one",
"type":"wire",
"range":"? : ?",
"direction":"Input",
},
{"name":"ecl_div_upper33_zero",
"type":"wire",
"range":"? : ?",
"direction":"Input",
},
{"name":"mul_exu_data_g",
"type":"wire",
"range":"? : ?",
"direction":"Input",
},
{"name":"ecl_div_sel_div",
"type":"wire",
"range":"? : ?",
"direction":"Input",
},
{"name":"ecl_div_mul_wen",
"type":"wire",
"range":"? : ?",
"direction":"Input",
},
{"name":"ecl_div_dividend_sign",
"type":"wire",
"range":"? : ?",
"direction":"Input",
},
{"name":"ecl_div_subtract_l",
"type":"wire",
"range":"? : ?",
"direction":"Input",
},
{"name":"ecl_div_cin",
"type":"wire",
"range":"? : ?",
"direction":"Input",
},
{"name":"ecl_div_newq",
"type":"wire",
"range":"? : ?",
"direction":"Input",
},
{"name":"ecl_div_xinmask",
"type":"wire",
"range":"? : ?",
"direction":"Input",
},
{"name":"ecl_div_keepx",
"type":"wire",
"range":"? : ?",
"direction":"Input",
},
{"name":"ecl_div_mul_get_new_data",
"type":"wire",
"range":"? : ?",
"direction":"Input",
},
{"name":"ecl_div_mul_keep_data",
"type":"wire",
"range":"? : ?",
"direction":"Input",
},
{"name":"ecl_div_mul_get_32bit_data",
"type":"wire",
"range":"? : ?",
"direction":"Input",
},
{"name":"ecl_div_mul_sext_rs2_e",
"type":"wire",
"range":"? : ?",
"direction":"Input",
},
{"name":"ecl_div_mul_sext_rs1_e",
"type":"wire",
"range":"? : ?",
"direction":"Input",
},
{"name":"byp_div_rs1_data_e",
"type":"wire",
"range":"? : ?",
"direction":"Input",
},
{"name":"byp_div_rs2_data_e",
"type":"wire",
"range":"? : ?",
"direction":"Input",
},
{"name":"ecl_div_muls_rs1_31_e_l",
"type":"wire",
"range":"? : ?",
"direction":"Input",
},
{"name":"ecl_div_muls",
"type":"wire",
"range":"? : ?",
"direction":"Input",
},
{"name":"ecl_div_zero_rs2_e",
"type":"wire",
"range":"? : ?",
"direction":"Input",
},
{"name":"so",
"type":"wire",
"range":"? : ?",
"direction":"Output",
},
{"name":"div_ecl_xin_msb_l",
"type":"wire",
"range":"? : ?",
"direction":"Output",
},
{"name":"div_ecl_x_msb",
"type":"wire",
"range":"? : ?",
"direction":"Output",
},
{"name":"div_ecl_d_msb",
"type":"wire",
"range":"? : ?",
"direction":"Output",
},
{"name":"div_ecl_cout64",
"type":"wire",
"range":"? : ?",
"direction":"Output",
},
{"name":"div_ecl_cout32",
"type":"wire",
"range":"? : ?",
"direction":"Output",
},
{"name":"div_ecl_gencc_in_msb_l",
"type":"wire",
"range":"? : ?",
"direction":"Output",
},
{"name":"div_ecl_gencc_in_31",
"type":"wire",
"range":"? : ?",
"direction":"Output",
},
{"name":"div_ecl_upper32_equal",
"type":"wire",
"range":"? : ?",
"direction":"Output",
},
{"name":"div_ecl_low32_nonzero",
"type":"wire",
"range":"? : ?",
"direction":"Output",
},
{"name":"div_ecl_dividend_msb",
"type":"wire",
"range":"? : ?",
"direction":"Output",
},
{"name":"div_byp_muldivout_g",
"type":"wire",
"range":"? : ?",
"direction":"Output",
},
{"name":"div_byp_yreg_e",
"type":"wire",
"range":"? : ?",
"direction":"Output",
},
{"name":"div_ecl_yreg_0_l",
"type":"wire",
"range":"? : ?",
"direction":"Output",
},
{"name":"exu_mul_rs1_data",
"type":"wire",
"range":"? : ?",
"direction":"Output",
},
{"name":"exu_mul_rs2_data",
"type":"wire",
"range":"? : ?",
"direction":"Output",
},
{"name":"div_ecl_adder_out_31",
"type":"wire",
"range":"? : ?",
"direction":"Output",
},
{"name":"div_ecl_detect_zero_low",
"type":"wire",
"range":"? : ?",
"direction":"Output",
},
{"name":"div_ecl_detect_zero_high",
"type":"wire",
"range":"? : ?",
"direction":"Output",
},
{"name":"div_ecl_d_62",
"type":"wire",
"range":"? : ?",
"direction":"Output",
}]
,
"params":[
]
,
"instantiations":[
]
,
"nets":[
]
,
"tasks":[
]
,
"functions":[
]
,
"variables":[
]
,
"initials":[
]
,
"processes":[
]
};

veridoc_render_module();
