
001_STM32F401_GPIO_OUT_PUT.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00000410  08000194  08000194  00010194  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000000  080005a4  080005a4  00020004  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .ARM.extab    00000000  080005a4  080005a4  00020004  2**0
                  CONTENTS
  4 .ARM          00000000  080005a4  080005a4  00020004  2**0
                  CONTENTS
  5 .preinit_array 00000000  080005a4  080005a4  00020004  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080005a4  080005a4  000105a4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080005a8  080005a8  000105a8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000004  20000000  080005ac  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000020  20000004  080005b0  00020004  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000024  080005b0  00020024  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020004  2**0
                  CONTENTS, READONLY
 12 .debug_info   000011e2  00000000  00000000  00020034  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000004bf  00000000  00000000  00021216  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000000b8  00000000  00000000  000216d8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000080  00000000  00000000  00021790  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0000de7d  00000000  00000000  00021810  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00000f9b  00000000  00000000  0002f68d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0005001e  00000000  00000000  00030628  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  00080646  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000001a8  00000000  00000000  00080698  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000194 <__do_global_dtors_aux>:
 8000194:	b510      	push	{r4, lr}
 8000196:	4c05      	ldr	r4, [pc, #20]	; (80001ac <__do_global_dtors_aux+0x18>)
 8000198:	7823      	ldrb	r3, [r4, #0]
 800019a:	b933      	cbnz	r3, 80001aa <__do_global_dtors_aux+0x16>
 800019c:	4b04      	ldr	r3, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x1c>)
 800019e:	b113      	cbz	r3, 80001a6 <__do_global_dtors_aux+0x12>
 80001a0:	4804      	ldr	r0, [pc, #16]	; (80001b4 <__do_global_dtors_aux+0x20>)
 80001a2:	f3af 8000 	nop.w
 80001a6:	2301      	movs	r3, #1
 80001a8:	7023      	strb	r3, [r4, #0]
 80001aa:	bd10      	pop	{r4, pc}
 80001ac:	20000004 	.word	0x20000004
 80001b0:	00000000 	.word	0x00000000
 80001b4:	0800058c 	.word	0x0800058c

080001b8 <frame_dummy>:
 80001b8:	b508      	push	{r3, lr}
 80001ba:	4b03      	ldr	r3, [pc, #12]	; (80001c8 <frame_dummy+0x10>)
 80001bc:	b11b      	cbz	r3, 80001c6 <frame_dummy+0xe>
 80001be:	4903      	ldr	r1, [pc, #12]	; (80001cc <frame_dummy+0x14>)
 80001c0:	4803      	ldr	r0, [pc, #12]	; (80001d0 <frame_dummy+0x18>)
 80001c2:	f3af 8000 	nop.w
 80001c6:	bd08      	pop	{r3, pc}
 80001c8:	00000000 	.word	0x00000000
 80001cc:	20000008 	.word	0x20000008
 80001d0:	0800058c 	.word	0x0800058c

080001d4 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80001d4:	b480      	push	{r7}
 80001d6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80001d8:	4b06      	ldr	r3, [pc, #24]	; (80001f4 <SystemInit+0x20>)
 80001da:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80001de:	4a05      	ldr	r2, [pc, #20]	; (80001f4 <SystemInit+0x20>)
 80001e0:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80001e4:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80001e8:	bf00      	nop
 80001ea:	46bd      	mov	sp, r7
 80001ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80001f0:	4770      	bx	lr
 80001f2:	bf00      	nop
 80001f4:	e000ed00 	.word	0xe000ed00

080001f8 <gpio_port_init>:
#include "GPIO.h"

uint8_t gpio_port_init(GPIO_TypeDef *GPIO, Ts_GPIO_Handel *handel)
{
 80001f8:	b480      	push	{r7}
 80001fa:	b085      	sub	sp, #20
 80001fc:	af00      	add	r7, sp, #0
 80001fe:	6078      	str	r0, [r7, #4]
 8000200:	6039      	str	r1, [r7, #0]

	for (uint32_t index = 0; index < 16u; index++)
 8000202:	2300      	movs	r3, #0
 8000204:	60fb      	str	r3, [r7, #12]
 8000206:	e092      	b.n	800032e <gpio_port_init+0x136>
	{
		if (handel->pin & (1 << index))
 8000208:	683b      	ldr	r3, [r7, #0]
 800020a:	695b      	ldr	r3, [r3, #20]
 800020c:	2101      	movs	r1, #1
 800020e:	68fa      	ldr	r2, [r7, #12]
 8000210:	fa01 f202 	lsl.w	r2, r1, r2
 8000214:	4013      	ands	r3, r2
 8000216:	2b00      	cmp	r3, #0
 8000218:	f000 8086 	beq.w	8000328 <gpio_port_init+0x130>
		{
			REG_SET_VAL(GPIO->MODER, handel->mode, GPIO_MODE_MASK, index * 2);
 800021c:	687b      	ldr	r3, [r7, #4]
 800021e:	681a      	ldr	r2, [r3, #0]
 8000220:	68fb      	ldr	r3, [r7, #12]
 8000222:	005b      	lsls	r3, r3, #1
 8000224:	2103      	movs	r1, #3
 8000226:	fa01 f303 	lsl.w	r3, r1, r3
 800022a:	43db      	mvns	r3, r3
 800022c:	401a      	ands	r2, r3
 800022e:	687b      	ldr	r3, [r7, #4]
 8000230:	601a      	str	r2, [r3, #0]
 8000232:	687b      	ldr	r3, [r7, #4]
 8000234:	681a      	ldr	r2, [r3, #0]
 8000236:	683b      	ldr	r3, [r7, #0]
 8000238:	6819      	ldr	r1, [r3, #0]
 800023a:	68fb      	ldr	r3, [r7, #12]
 800023c:	005b      	lsls	r3, r3, #1
 800023e:	fa01 f303 	lsl.w	r3, r1, r3
 8000242:	431a      	orrs	r2, r3
 8000244:	687b      	ldr	r3, [r7, #4]
 8000246:	601a      	str	r2, [r3, #0]
			REG_SET_VAL(GPIO->OSPEEDR, handel->speed, GPIO_SPEED_MASK,
 8000248:	687b      	ldr	r3, [r7, #4]
 800024a:	689a      	ldr	r2, [r3, #8]
 800024c:	68fb      	ldr	r3, [r7, #12]
 800024e:	005b      	lsls	r3, r3, #1
 8000250:	2103      	movs	r1, #3
 8000252:	fa01 f303 	lsl.w	r3, r1, r3
 8000256:	43db      	mvns	r3, r3
 8000258:	401a      	ands	r2, r3
 800025a:	687b      	ldr	r3, [r7, #4]
 800025c:	609a      	str	r2, [r3, #8]
 800025e:	687b      	ldr	r3, [r7, #4]
 8000260:	689a      	ldr	r2, [r3, #8]
 8000262:	683b      	ldr	r3, [r7, #0]
 8000264:	6899      	ldr	r1, [r3, #8]
 8000266:	68fb      	ldr	r3, [r7, #12]
 8000268:	005b      	lsls	r3, r3, #1
 800026a:	fa01 f303 	lsl.w	r3, r1, r3
 800026e:	431a      	orrs	r2, r3
 8000270:	687b      	ldr	r3, [r7, #4]
 8000272:	609a      	str	r2, [r3, #8]
					index * 2);
			REG_SET_VAL(GPIO->OTYPER, handel->output_mode, GPIO_OUTPUT_MASK,
 8000274:	687b      	ldr	r3, [r7, #4]
 8000276:	685a      	ldr	r2, [r3, #4]
 8000278:	2101      	movs	r1, #1
 800027a:	68fb      	ldr	r3, [r7, #12]
 800027c:	fa01 f303 	lsl.w	r3, r1, r3
 8000280:	43db      	mvns	r3, r3
 8000282:	401a      	ands	r2, r3
 8000284:	687b      	ldr	r3, [r7, #4]
 8000286:	605a      	str	r2, [r3, #4]
 8000288:	687b      	ldr	r3, [r7, #4]
 800028a:	685a      	ldr	r2, [r3, #4]
 800028c:	683b      	ldr	r3, [r7, #0]
 800028e:	6859      	ldr	r1, [r3, #4]
 8000290:	68fb      	ldr	r3, [r7, #12]
 8000292:	fa01 f303 	lsl.w	r3, r1, r3
 8000296:	431a      	orrs	r2, r3
 8000298:	687b      	ldr	r3, [r7, #4]
 800029a:	605a      	str	r2, [r3, #4]
					index);
			REG_SET_VAL(GPIO->PUPDR, handel->pupdr, GPIO_PUPDR_PULL_Mask,
 800029c:	687b      	ldr	r3, [r7, #4]
 800029e:	68da      	ldr	r2, [r3, #12]
 80002a0:	68fb      	ldr	r3, [r7, #12]
 80002a2:	005b      	lsls	r3, r3, #1
 80002a4:	2103      	movs	r1, #3
 80002a6:	fa01 f303 	lsl.w	r3, r1, r3
 80002aa:	43db      	mvns	r3, r3
 80002ac:	401a      	ands	r2, r3
 80002ae:	687b      	ldr	r3, [r7, #4]
 80002b0:	60da      	str	r2, [r3, #12]
 80002b2:	687b      	ldr	r3, [r7, #4]
 80002b4:	68da      	ldr	r2, [r3, #12]
 80002b6:	683b      	ldr	r3, [r7, #0]
 80002b8:	68d9      	ldr	r1, [r3, #12]
 80002ba:	68fb      	ldr	r3, [r7, #12]
 80002bc:	005b      	lsls	r3, r3, #1
 80002be:	fa01 f303 	lsl.w	r3, r1, r3
 80002c2:	431a      	orrs	r2, r3
 80002c4:	687b      	ldr	r3, [r7, #4]
 80002c6:	60da      	str	r2, [r3, #12]
					index * 2);
			if (index > 7)
 80002c8:	68fb      	ldr	r3, [r7, #12]
 80002ca:	2b07      	cmp	r3, #7
 80002cc:	d916      	bls.n	80002fc <gpio_port_init+0x104>
				REG_SET_VAL(GPIO->AFR[1], handel->af, GPIO_PUPDR_PULL_Mask,
 80002ce:	687b      	ldr	r3, [r7, #4]
 80002d0:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80002d2:	68fb      	ldr	r3, [r7, #12]
 80002d4:	009b      	lsls	r3, r3, #2
 80002d6:	2103      	movs	r1, #3
 80002d8:	fa01 f303 	lsl.w	r3, r1, r3
 80002dc:	43db      	mvns	r3, r3
 80002de:	401a      	ands	r2, r3
 80002e0:	687b      	ldr	r3, [r7, #4]
 80002e2:	625a      	str	r2, [r3, #36]	; 0x24
 80002e4:	687b      	ldr	r3, [r7, #4]
 80002e6:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80002e8:	683b      	ldr	r3, [r7, #0]
 80002ea:	6919      	ldr	r1, [r3, #16]
 80002ec:	68fb      	ldr	r3, [r7, #12]
 80002ee:	009b      	lsls	r3, r3, #2
 80002f0:	fa01 f303 	lsl.w	r3, r1, r3
 80002f4:	431a      	orrs	r2, r3
 80002f6:	687b      	ldr	r3, [r7, #4]
 80002f8:	625a      	str	r2, [r3, #36]	; 0x24
 80002fa:	e015      	b.n	8000328 <gpio_port_init+0x130>
						index * 4);
			else
				REG_SET_VAL(GPIO->AFR[0], handel->af, GPIO_AF_MASK, index * 4);
 80002fc:	687b      	ldr	r3, [r7, #4]
 80002fe:	6a1a      	ldr	r2, [r3, #32]
 8000300:	68fb      	ldr	r3, [r7, #12]
 8000302:	009b      	lsls	r3, r3, #2
 8000304:	210f      	movs	r1, #15
 8000306:	fa01 f303 	lsl.w	r3, r1, r3
 800030a:	43db      	mvns	r3, r3
 800030c:	401a      	ands	r2, r3
 800030e:	687b      	ldr	r3, [r7, #4]
 8000310:	621a      	str	r2, [r3, #32]
 8000312:	687b      	ldr	r3, [r7, #4]
 8000314:	6a1a      	ldr	r2, [r3, #32]
 8000316:	683b      	ldr	r3, [r7, #0]
 8000318:	6919      	ldr	r1, [r3, #16]
 800031a:	68fb      	ldr	r3, [r7, #12]
 800031c:	009b      	lsls	r3, r3, #2
 800031e:	fa01 f303 	lsl.w	r3, r1, r3
 8000322:	431a      	orrs	r2, r3
 8000324:	687b      	ldr	r3, [r7, #4]
 8000326:	621a      	str	r2, [r3, #32]
	for (uint32_t index = 0; index < 16u; index++)
 8000328:	68fb      	ldr	r3, [r7, #12]
 800032a:	3301      	adds	r3, #1
 800032c:	60fb      	str	r3, [r7, #12]
 800032e:	68fb      	ldr	r3, [r7, #12]
 8000330:	2b0f      	cmp	r3, #15
 8000332:	f67f af69 	bls.w	8000208 <gpio_port_init+0x10>
		}
	}
	return 1;
 8000336:	2301      	movs	r3, #1
}
 8000338:	4618      	mov	r0, r3
 800033a:	3714      	adds	r7, #20
 800033c:	46bd      	mov	sp, r7
 800033e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000342:	4770      	bx	lr

08000344 <gpio_write_pin>:

void gpio_write_pin(GPIO_TypeDef *GPIO, uint32_t pin, Te_Pin_State state)
{
 8000344:	b480      	push	{r7}
 8000346:	b085      	sub	sp, #20
 8000348:	af00      	add	r7, sp, #0
 800034a:	60f8      	str	r0, [r7, #12]
 800034c:	60b9      	str	r1, [r7, #8]
 800034e:	4613      	mov	r3, r2
 8000350:	71fb      	strb	r3, [r7, #7]
	if (state == PIN_RESET)
 8000352:	79fb      	ldrb	r3, [r7, #7]
 8000354:	2b00      	cmp	r3, #0
 8000356:	d107      	bne.n	8000368 <gpio_write_pin+0x24>
	{
		GPIO->BSRR |= (pin << 16);
 8000358:	68fb      	ldr	r3, [r7, #12]
 800035a:	699a      	ldr	r2, [r3, #24]
 800035c:	68bb      	ldr	r3, [r7, #8]
 800035e:	041b      	lsls	r3, r3, #16
 8000360:	431a      	orrs	r2, r3
 8000362:	68fb      	ldr	r3, [r7, #12]
 8000364:	619a      	str	r2, [r3, #24]
	else
	{
		GPIO->BSRR |= (pin);
	}

}
 8000366:	e005      	b.n	8000374 <gpio_write_pin+0x30>
		GPIO->BSRR |= (pin);
 8000368:	68fb      	ldr	r3, [r7, #12]
 800036a:	699a      	ldr	r2, [r3, #24]
 800036c:	68bb      	ldr	r3, [r7, #8]
 800036e:	431a      	orrs	r2, r3
 8000370:	68fb      	ldr	r3, [r7, #12]
 8000372:	619a      	str	r2, [r3, #24]
}
 8000374:	bf00      	nop
 8000376:	3714      	adds	r7, #20
 8000378:	46bd      	mov	sp, r7
 800037a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800037e:	4770      	bx	lr

08000380 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000380:	b480      	push	{r7}
 8000382:	b083      	sub	sp, #12
 8000384:	af00      	add	r7, sp, #0
 8000386:	4603      	mov	r3, r0
 8000388:	6039      	str	r1, [r7, #0]
 800038a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800038c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000390:	2b00      	cmp	r3, #0
 8000392:	db0a      	blt.n	80003aa <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000394:	683b      	ldr	r3, [r7, #0]
 8000396:	b2da      	uxtb	r2, r3
 8000398:	490c      	ldr	r1, [pc, #48]	; (80003cc <__NVIC_SetPriority+0x4c>)
 800039a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800039e:	0112      	lsls	r2, r2, #4
 80003a0:	b2d2      	uxtb	r2, r2
 80003a2:	440b      	add	r3, r1
 80003a4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80003a8:	e00a      	b.n	80003c0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80003aa:	683b      	ldr	r3, [r7, #0]
 80003ac:	b2da      	uxtb	r2, r3
 80003ae:	4908      	ldr	r1, [pc, #32]	; (80003d0 <__NVIC_SetPriority+0x50>)
 80003b0:	79fb      	ldrb	r3, [r7, #7]
 80003b2:	f003 030f 	and.w	r3, r3, #15
 80003b6:	3b04      	subs	r3, #4
 80003b8:	0112      	lsls	r2, r2, #4
 80003ba:	b2d2      	uxtb	r2, r2
 80003bc:	440b      	add	r3, r1
 80003be:	761a      	strb	r2, [r3, #24]
}
 80003c0:	bf00      	nop
 80003c2:	370c      	adds	r7, #12
 80003c4:	46bd      	mov	sp, r7
 80003c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003ca:	4770      	bx	lr
 80003cc:	e000e100 	.word	0xe000e100
 80003d0:	e000ed00 	.word	0xe000ed00

080003d4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80003d4:	b580      	push	{r7, lr}
 80003d6:	b082      	sub	sp, #8
 80003d8:	af00      	add	r7, sp, #0
 80003da:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80003dc:	687b      	ldr	r3, [r7, #4]
 80003de:	3b01      	subs	r3, #1
 80003e0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80003e4:	d301      	bcc.n	80003ea <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80003e6:	2301      	movs	r3, #1
 80003e8:	e00f      	b.n	800040a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80003ea:	4a0a      	ldr	r2, [pc, #40]	; (8000414 <SysTick_Config+0x40>)
 80003ec:	687b      	ldr	r3, [r7, #4]
 80003ee:	3b01      	subs	r3, #1
 80003f0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80003f2:	210f      	movs	r1, #15
 80003f4:	f04f 30ff 	mov.w	r0, #4294967295
 80003f8:	f7ff ffc2 	bl	8000380 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80003fc:	4b05      	ldr	r3, [pc, #20]	; (8000414 <SysTick_Config+0x40>)
 80003fe:	2200      	movs	r2, #0
 8000400:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000402:	4b04      	ldr	r3, [pc, #16]	; (8000414 <SysTick_Config+0x40>)
 8000404:	2207      	movs	r2, #7
 8000406:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000408:	2300      	movs	r3, #0
}
 800040a:	4618      	mov	r0, r3
 800040c:	3708      	adds	r7, #8
 800040e:	46bd      	mov	sp, r7
 8000410:	bd80      	pop	{r7, pc}
 8000412:	bf00      	nop
 8000414:	e000e010 	.word	0xe000e010

08000418 <SysTick_Handler>:
#include "main.h"
#include "GPIO.h"

static volatile uint32_t tick;
void SysTick_Handler(void)
{
 8000418:	b480      	push	{r7}
 800041a:	af00      	add	r7, sp, #0
	tick++;
 800041c:	4b04      	ldr	r3, [pc, #16]	; (8000430 <SysTick_Handler+0x18>)
 800041e:	681b      	ldr	r3, [r3, #0]
 8000420:	3301      	adds	r3, #1
 8000422:	4a03      	ldr	r2, [pc, #12]	; (8000430 <SysTick_Handler+0x18>)
 8000424:	6013      	str	r3, [r2, #0]
}
 8000426:	bf00      	nop
 8000428:	46bd      	mov	sp, r7
 800042a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800042e:	4770      	bx	lr
 8000430:	20000020 	.word	0x20000020

08000434 <delay_ms>:

void delay_ms(uint32_t delay)
{
 8000434:	b480      	push	{r7}
 8000436:	b083      	sub	sp, #12
 8000438:	af00      	add	r7, sp, #0
 800043a:	6078      	str	r0, [r7, #4]
	tick = 0;
 800043c:	4b07      	ldr	r3, [pc, #28]	; (800045c <delay_ms+0x28>)
 800043e:	2200      	movs	r2, #0
 8000440:	601a      	str	r2, [r3, #0]
	while (tick < delay)
 8000442:	bf00      	nop
 8000444:	4b05      	ldr	r3, [pc, #20]	; (800045c <delay_ms+0x28>)
 8000446:	681b      	ldr	r3, [r3, #0]
 8000448:	687a      	ldr	r2, [r7, #4]
 800044a:	429a      	cmp	r2, r3
 800044c:	d8fa      	bhi.n	8000444 <delay_ms+0x10>
		;
}
 800044e:	bf00      	nop
 8000450:	bf00      	nop
 8000452:	370c      	adds	r7, #12
 8000454:	46bd      	mov	sp, r7
 8000456:	f85d 7b04 	ldr.w	r7, [sp], #4
 800045a:	4770      	bx	lr
 800045c:	20000020 	.word	0x20000020

08000460 <main>:

int main(void)
{
 8000460:	b580      	push	{r7, lr}
 8000462:	b086      	sub	sp, #24
 8000464:	af00      	add	r7, sp, #0
	/* Loop forever */
	SysTick_Config(SystemCoreClock / 1000U);
 8000466:	4b1e      	ldr	r3, [pc, #120]	; (80004e0 <main+0x80>)
 8000468:	681b      	ldr	r3, [r3, #0]
 800046a:	4a1e      	ldr	r2, [pc, #120]	; (80004e4 <main+0x84>)
 800046c:	fba2 2303 	umull	r2, r3, r2, r3
 8000470:	099b      	lsrs	r3, r3, #6
 8000472:	4618      	mov	r0, r3
 8000474:	f7ff ffae 	bl	80003d4 <SysTick_Config>
	 * - SET SPEED LOW
	 * - SET NO PULL UP PULL DOWN RESISTOR
	 * - USING ODR TO SET AND RESET PIN OR USING BSRR
	 * */

	RCC->AHB1ENR |= RCC_AHB1ENR_GPIOCEN;
 8000478:	4b1b      	ldr	r3, [pc, #108]	; (80004e8 <main+0x88>)
 800047a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800047c:	4a1a      	ldr	r2, [pc, #104]	; (80004e8 <main+0x88>)
 800047e:	f043 0304 	orr.w	r3, r3, #4
 8000482:	6313      	str	r3, [r2, #48]	; 0x30
	Ts_GPIO_Handel handel =
 8000484:	463b      	mov	r3, r7
 8000486:	2200      	movs	r2, #0
 8000488:	601a      	str	r2, [r3, #0]
 800048a:	605a      	str	r2, [r3, #4]
 800048c:	609a      	str	r2, [r3, #8]
 800048e:	60da      	str	r2, [r3, #12]
 8000490:	611a      	str	r2, [r3, #16]
 8000492:	615a      	str	r2, [r3, #20]
	{ 0 };
	handel.mode = GPIO_MODE_OUTPUT;
 8000494:	2301      	movs	r3, #1
 8000496:	603b      	str	r3, [r7, #0]
	handel.output_mode = GPIO_OUTPUT_PP;
 8000498:	2300      	movs	r3, #0
 800049a:	607b      	str	r3, [r7, #4]
	handel.speed = GPIO_SPEED_HIGH;
 800049c:	2302      	movs	r3, #2
 800049e:	60bb      	str	r3, [r7, #8]
	handel.pupdr = GPIO_PUPDR_NO_PU_PD;
 80004a0:	2300      	movs	r3, #0
 80004a2:	60fb      	str	r3, [r7, #12]
	handel.pin = GPIO_PIN_13;
 80004a4:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80004a8:	617b      	str	r3, [r7, #20]
	gpio_port_init(GPIOC, &handel);
 80004aa:	463b      	mov	r3, r7
 80004ac:	4619      	mov	r1, r3
 80004ae:	480f      	ldr	r0, [pc, #60]	; (80004ec <main+0x8c>)
 80004b0:	f7ff fea2 	bl	80001f8 <gpio_port_init>

	while (1)
	{
		gpio_write_pin(GPIOC, GPIO_PIN_13, PIN_SET);
 80004b4:	2201      	movs	r2, #1
 80004b6:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80004ba:	480c      	ldr	r0, [pc, #48]	; (80004ec <main+0x8c>)
 80004bc:	f7ff ff42 	bl	8000344 <gpio_write_pin>
		delay_ms(1000);
 80004c0:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80004c4:	f7ff ffb6 	bl	8000434 <delay_ms>
		gpio_write_pin(GPIOC, GPIO_PIN_13, PIN_RESET);
 80004c8:	2200      	movs	r2, #0
 80004ca:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80004ce:	4807      	ldr	r0, [pc, #28]	; (80004ec <main+0x8c>)
 80004d0:	f7ff ff38 	bl	8000344 <gpio_write_pin>
		delay_ms(1000);
 80004d4:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80004d8:	f7ff ffac 	bl	8000434 <delay_ms>
		gpio_write_pin(GPIOC, GPIO_PIN_13, PIN_SET);
 80004dc:	e7ea      	b.n	80004b4 <main+0x54>
 80004de:	bf00      	nop
 80004e0:	20000000 	.word	0x20000000
 80004e4:	10624dd3 	.word	0x10624dd3
 80004e8:	40023800 	.word	0x40023800
 80004ec:	40020800 	.word	0x40020800

080004f0 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80004f0:	480d      	ldr	r0, [pc, #52]	; (8000528 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80004f2:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 80004f4:	f7ff fe6e 	bl	80001d4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80004f8:	480c      	ldr	r0, [pc, #48]	; (800052c <LoopForever+0x6>)
  ldr r1, =_edata
 80004fa:	490d      	ldr	r1, [pc, #52]	; (8000530 <LoopForever+0xa>)
  ldr r2, =_sidata
 80004fc:	4a0d      	ldr	r2, [pc, #52]	; (8000534 <LoopForever+0xe>)
  movs r3, #0
 80004fe:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000500:	e002      	b.n	8000508 <LoopCopyDataInit>

08000502 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000502:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000504:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000506:	3304      	adds	r3, #4

08000508 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000508:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800050a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800050c:	d3f9      	bcc.n	8000502 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800050e:	4a0a      	ldr	r2, [pc, #40]	; (8000538 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000510:	4c0a      	ldr	r4, [pc, #40]	; (800053c <LoopForever+0x16>)
  movs r3, #0
 8000512:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000514:	e001      	b.n	800051a <LoopFillZerobss>

08000516 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000516:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000518:	3204      	adds	r2, #4

0800051a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800051a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800051c:	d3fb      	bcc.n	8000516 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 800051e:	f000 f811 	bl	8000544 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000522:	f7ff ff9d 	bl	8000460 <main>

08000526 <LoopForever>:

LoopForever:
  b LoopForever
 8000526:	e7fe      	b.n	8000526 <LoopForever>
  ldr   r0, =_estack
 8000528:	20010000 	.word	0x20010000
  ldr r0, =_sdata
 800052c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000530:	20000004 	.word	0x20000004
  ldr r2, =_sidata
 8000534:	080005ac 	.word	0x080005ac
  ldr r2, =_sbss
 8000538:	20000004 	.word	0x20000004
  ldr r4, =_ebss
 800053c:	20000024 	.word	0x20000024

08000540 <ADC_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000540:	e7fe      	b.n	8000540 <ADC_IRQHandler>
	...

08000544 <__libc_init_array>:
 8000544:	b570      	push	{r4, r5, r6, lr}
 8000546:	4d0d      	ldr	r5, [pc, #52]	; (800057c <__libc_init_array+0x38>)
 8000548:	4c0d      	ldr	r4, [pc, #52]	; (8000580 <__libc_init_array+0x3c>)
 800054a:	1b64      	subs	r4, r4, r5
 800054c:	10a4      	asrs	r4, r4, #2
 800054e:	2600      	movs	r6, #0
 8000550:	42a6      	cmp	r6, r4
 8000552:	d109      	bne.n	8000568 <__libc_init_array+0x24>
 8000554:	4d0b      	ldr	r5, [pc, #44]	; (8000584 <__libc_init_array+0x40>)
 8000556:	4c0c      	ldr	r4, [pc, #48]	; (8000588 <__libc_init_array+0x44>)
 8000558:	f000 f818 	bl	800058c <_init>
 800055c:	1b64      	subs	r4, r4, r5
 800055e:	10a4      	asrs	r4, r4, #2
 8000560:	2600      	movs	r6, #0
 8000562:	42a6      	cmp	r6, r4
 8000564:	d105      	bne.n	8000572 <__libc_init_array+0x2e>
 8000566:	bd70      	pop	{r4, r5, r6, pc}
 8000568:	f855 3b04 	ldr.w	r3, [r5], #4
 800056c:	4798      	blx	r3
 800056e:	3601      	adds	r6, #1
 8000570:	e7ee      	b.n	8000550 <__libc_init_array+0xc>
 8000572:	f855 3b04 	ldr.w	r3, [r5], #4
 8000576:	4798      	blx	r3
 8000578:	3601      	adds	r6, #1
 800057a:	e7f2      	b.n	8000562 <__libc_init_array+0x1e>
 800057c:	080005a4 	.word	0x080005a4
 8000580:	080005a4 	.word	0x080005a4
 8000584:	080005a4 	.word	0x080005a4
 8000588:	080005a8 	.word	0x080005a8

0800058c <_init>:
 800058c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800058e:	bf00      	nop
 8000590:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000592:	bc08      	pop	{r3}
 8000594:	469e      	mov	lr, r3
 8000596:	4770      	bx	lr

08000598 <_fini>:
 8000598:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800059a:	bf00      	nop
 800059c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800059e:	bc08      	pop	{r3}
 80005a0:	469e      	mov	lr, r3
 80005a2:	4770      	bx	lr
