// Seed: 2177338347
module module_0;
  wire id_1;
  assign module_1.id_5 = 0;
endmodule
module module_1 (
    input wor id_0,
    input uwire id_1,
    output supply0 id_2,
    input uwire id_3,
    output tri0 id_4,
    output wor id_5
    , id_16,
    input supply0 id_6,
    output tri0 id_7,
    input tri id_8,
    input tri0 id_9,
    input tri id_10,
    output tri0 id_11,
    input tri0 id_12,
    output tri0 id_13,
    input tri id_14
);
  always begin : LABEL_0
    id_16 <= id_14;
  end
  assign id_5 = -1;
  module_0 modCall_1 ();
endmodule
