vhdl work "C:/Users/Administrator/Desktop/VHDL_Circuit_Design/Chapter_2/pro2_1_dff/pro2_1_dff.srcs/sources_1/new/dff.vhd"
vhdl work "C:/Users/Administrator/Desktop/VHDL_Circuit_Design/Chapter_2/pro2_1_dff/pro2_1_dff.srcs/sim_1/new/dff_simulation.vhd"
verilog work "D:/vivado/Vivado/2013.3/data/verilog/src/glbl.v"
