<!DOCTYPE html><html lang="en"><head><meta charset="utf-8"><meta name="viewport" content="width=device-width, initial-scale=1.0"><meta name="generator" content="rustdoc"><meta name="description" content="Source of the Rust file `src/flashc.rs`."><meta name="keywords" content="rust, rustlang, rust-lang"><title>flashc.rs - source</title><link rel="stylesheet" type="text/css" href="../../normalize.css"><link rel="stylesheet" type="text/css" href="../../rustdoc.css" id="mainThemeStyle"><link rel="stylesheet" type="text/css" href="../../light.css"  id="themeStyle"><link rel="stylesheet" type="text/css" href="../../dark.css" disabled ><link rel="stylesheet" type="text/css" href="../../ayu.css" disabled ><script id="default-settings"></script><script src="../../storage.js"></script><script src="../../crates.js"></script><noscript><link rel="stylesheet" href="../../noscript.css"></noscript><link rel="icon" type="image/svg+xml" href="../../favicon.svg">
<link rel="alternate icon" type="image/png" href="../../favicon-16x16.png">
<link rel="alternate icon" type="image/png" href="../../favicon-32x32.png"><style type="text/css">#crate-search{background-image:url("../../down-arrow.svg");}</style></head><body class="rustdoc source"><!--[if lte IE 11]><div class="warning">This old browser is unsupported and will most likely display funky things.</div><![endif]--><nav class="sidebar"><div class="sidebar-menu" role="button">&#9776;</div><a href='../../psoc6_01_pac/index.html'><div class='logo-container rust-logo'><img src='../../rust-logo.png' alt='logo'></div></a></nav><div class="theme-picker"><button id="theme-picker" aria-label="Pick another theme!" aria-haspopup="menu" title="themes"><img src="../../brush.svg" width="18" height="18" alt="Pick another theme!"></button><div id="theme-choices" role="menu"></div></div><nav class="sub"><form class="search-form"><div class="search-container"><div><select id="crate-search"><option value="All crates">All crates</option></select><input class="search-input" name="search" disabled autocomplete="off" spellcheck="false" placeholder="Click or press ‘S’ to search, ‘?’ for more options…" type="search"></div><button type="button" id="help-button" title="help">?</button><a id="settings-menu" href="../../settings.html" title="settings"><img src="../../wheel.svg" width="18" height="18" alt="Change settings"></a></div></form></nav><section id="main" class="content"><div class="example-wrap"><pre class="line-numbers"><span id="1">  1</span>
<span id="2">  2</span>
<span id="3">  3</span>
<span id="4">  4</span>
<span id="5">  5</span>
<span id="6">  6</span>
<span id="7">  7</span>
<span id="8">  8</span>
<span id="9">  9</span>
<span id="10"> 10</span>
<span id="11"> 11</span>
<span id="12"> 12</span>
<span id="13"> 13</span>
<span id="14"> 14</span>
<span id="15"> 15</span>
<span id="16"> 16</span>
<span id="17"> 17</span>
<span id="18"> 18</span>
<span id="19"> 19</span>
<span id="20"> 20</span>
<span id="21"> 21</span>
<span id="22"> 22</span>
<span id="23"> 23</span>
<span id="24"> 24</span>
<span id="25"> 25</span>
<span id="26"> 26</span>
<span id="27"> 27</span>
<span id="28"> 28</span>
<span id="29"> 29</span>
<span id="30"> 30</span>
<span id="31"> 31</span>
<span id="32"> 32</span>
<span id="33"> 33</span>
<span id="34"> 34</span>
<span id="35"> 35</span>
<span id="36"> 36</span>
<span id="37"> 37</span>
<span id="38"> 38</span>
<span id="39"> 39</span>
<span id="40"> 40</span>
<span id="41"> 41</span>
<span id="42"> 42</span>
<span id="43"> 43</span>
<span id="44"> 44</span>
<span id="45"> 45</span>
<span id="46"> 46</span>
<span id="47"> 47</span>
<span id="48"> 48</span>
<span id="49"> 49</span>
<span id="50"> 50</span>
<span id="51"> 51</span>
<span id="52"> 52</span>
<span id="53"> 53</span>
<span id="54"> 54</span>
<span id="55"> 55</span>
<span id="56"> 56</span>
<span id="57"> 57</span>
<span id="58"> 58</span>
<span id="59"> 59</span>
<span id="60"> 60</span>
<span id="61"> 61</span>
<span id="62"> 62</span>
<span id="63"> 63</span>
<span id="64"> 64</span>
<span id="65"> 65</span>
<span id="66"> 66</span>
<span id="67"> 67</span>
<span id="68"> 68</span>
<span id="69"> 69</span>
<span id="70"> 70</span>
<span id="71"> 71</span>
<span id="72"> 72</span>
<span id="73"> 73</span>
<span id="74"> 74</span>
<span id="75"> 75</span>
<span id="76"> 76</span>
<span id="77"> 77</span>
<span id="78"> 78</span>
<span id="79"> 79</span>
<span id="80"> 80</span>
<span id="81"> 81</span>
<span id="82"> 82</span>
<span id="83"> 83</span>
<span id="84"> 84</span>
<span id="85"> 85</span>
<span id="86"> 86</span>
<span id="87"> 87</span>
<span id="88"> 88</span>
<span id="89"> 89</span>
<span id="90"> 90</span>
<span id="91"> 91</span>
<span id="92"> 92</span>
<span id="93"> 93</span>
<span id="94"> 94</span>
<span id="95"> 95</span>
<span id="96"> 96</span>
<span id="97"> 97</span>
<span id="98"> 98</span>
<span id="99"> 99</span>
<span id="100">100</span>
<span id="101">101</span>
<span id="102">102</span>
<span id="103">103</span>
<span id="104">104</span>
<span id="105">105</span>
<span id="106">106</span>
<span id="107">107</span>
<span id="108">108</span>
<span id="109">109</span>
<span id="110">110</span>
<span id="111">111</span>
<span id="112">112</span>
<span id="113">113</span>
<span id="114">114</span>
<span id="115">115</span>
<span id="116">116</span>
<span id="117">117</span>
<span id="118">118</span>
<span id="119">119</span>
<span id="120">120</span>
<span id="121">121</span>
<span id="122">122</span>
<span id="123">123</span>
<span id="124">124</span>
<span id="125">125</span>
<span id="126">126</span>
<span id="127">127</span>
<span id="128">128</span>
<span id="129">129</span>
<span id="130">130</span>
<span id="131">131</span>
<span id="132">132</span>
<span id="133">133</span>
<span id="134">134</span>
<span id="135">135</span>
<span id="136">136</span>
<span id="137">137</span>
<span id="138">138</span>
<span id="139">139</span>
<span id="140">140</span>
<span id="141">141</span>
<span id="142">142</span>
<span id="143">143</span>
<span id="144">144</span>
<span id="145">145</span>
<span id="146">146</span>
<span id="147">147</span>
<span id="148">148</span>
<span id="149">149</span>
<span id="150">150</span>
<span id="151">151</span>
<span id="152">152</span>
<span id="153">153</span>
<span id="154">154</span>
<span id="155">155</span>
<span id="156">156</span>
<span id="157">157</span>
<span id="158">158</span>
<span id="159">159</span>
<span id="160">160</span>
<span id="161">161</span>
<span id="162">162</span>
<span id="163">163</span>
<span id="164">164</span>
<span id="165">165</span>
<span id="166">166</span>
<span id="167">167</span>
<span id="168">168</span>
<span id="169">169</span>
<span id="170">170</span>
<span id="171">171</span>
<span id="172">172</span>
<span id="173">173</span>
<span id="174">174</span>
<span id="175">175</span>
<span id="176">176</span>
<span id="177">177</span>
<span id="178">178</span>
<span id="179">179</span>
<span id="180">180</span>
<span id="181">181</span>
<span id="182">182</span>
<span id="183">183</span>
<span id="184">184</span>
<span id="185">185</span>
<span id="186">186</span>
<span id="187">187</span>
<span id="188">188</span>
<span id="189">189</span>
<span id="190">190</span>
<span id="191">191</span>
<span id="192">192</span>
<span id="193">193</span>
<span id="194">194</span>
<span id="195">195</span>
<span id="196">196</span>
<span id="197">197</span>
<span id="198">198</span>
<span id="199">199</span>
<span id="200">200</span>
<span id="201">201</span>
<span id="202">202</span>
<span id="203">203</span>
<span id="204">204</span>
<span id="205">205</span>
<span id="206">206</span>
<span id="207">207</span>
<span id="208">208</span>
<span id="209">209</span>
<span id="210">210</span>
<span id="211">211</span>
<span id="212">212</span>
<span id="213">213</span>
<span id="214">214</span>
<span id="215">215</span>
<span id="216">216</span>
<span id="217">217</span>
<span id="218">218</span>
<span id="219">219</span>
<span id="220">220</span>
<span id="221">221</span>
<span id="222">222</span>
<span id="223">223</span>
<span id="224">224</span>
<span id="225">225</span>
<span id="226">226</span>
<span id="227">227</span>
<span id="228">228</span>
<span id="229">229</span>
<span id="230">230</span>
<span id="231">231</span>
<span id="232">232</span>
<span id="233">233</span>
<span id="234">234</span>
<span id="235">235</span>
<span id="236">236</span>
<span id="237">237</span>
<span id="238">238</span>
<span id="239">239</span>
<span id="240">240</span>
<span id="241">241</span>
<span id="242">242</span>
<span id="243">243</span>
<span id="244">244</span>
<span id="245">245</span>
<span id="246">246</span>
<span id="247">247</span>
<span id="248">248</span>
<span id="249">249</span>
<span id="250">250</span>
<span id="251">251</span>
<span id="252">252</span>
<span id="253">253</span>
<span id="254">254</span>
<span id="255">255</span>
<span id="256">256</span>
<span id="257">257</span>
<span id="258">258</span>
<span id="259">259</span>
<span id="260">260</span>
<span id="261">261</span>
<span id="262">262</span>
<span id="263">263</span>
<span id="264">264</span>
<span id="265">265</span>
<span id="266">266</span>
<span id="267">267</span>
<span id="268">268</span>
<span id="269">269</span>
<span id="270">270</span>
<span id="271">271</span>
<span id="272">272</span>
<span id="273">273</span>
<span id="274">274</span>
<span id="275">275</span>
<span id="276">276</span>
<span id="277">277</span>
</pre><pre class="rust">
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">r&quot;Register block&quot;</span>]</span>
<span class="attribute">#[<span class="ident">repr</span>(<span class="ident">C</span>)]</span>
<span class="kw">pub</span> <span class="kw">struct</span> <span class="ident">RegisterBlock</span> {
    <span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;0x00 - Control&quot;</span>]</span>
    <span class="kw">pub</span> <span class="ident">flash_ctl</span>: <span class="kw">crate</span><span class="ident">::Reg</span><span class="op">&lt;</span><span class="ident">flash_ctl::FLASH_CTL_SPEC</span><span class="op">&gt;</span>,
    <span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;0x04 - Flash power control&quot;</span>]</span>
    <span class="kw">pub</span> <span class="ident">flash_pwr_ctl</span>: <span class="kw">crate</span><span class="ident">::Reg</span><span class="op">&lt;</span><span class="ident">flash_pwr_ctl::FLASH_PWR_CTL_SPEC</span><span class="op">&gt;</span>,
    <span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;0x08 - Command&quot;</span>]</span>
    <span class="kw">pub</span> <span class="ident">flash_cmd</span>: <span class="kw">crate</span><span class="ident">::Reg</span><span class="op">&lt;</span><span class="ident">flash_cmd::FLASH_CMD_SPEC</span><span class="op">&gt;</span>,
    <span class="ident">_reserved3</span>: [<span class="ident">u8</span>; <span class="number">0x0294</span>],
    <span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;0x2a0 - ECC control&quot;</span>]</span>
    <span class="kw">pub</span> <span class="ident">ecc_ctl</span>: <span class="kw">crate</span><span class="ident">::Reg</span><span class="op">&lt;</span><span class="ident">ecc_ctl::ECC_CTL_SPEC</span><span class="op">&gt;</span>,
    <span class="ident">_reserved4</span>: [<span class="ident">u8</span>; <span class="number">0x0c</span>],
    <span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;0x2b0 - eCT Flash SRAM ECC control 0&quot;</span>]</span>
    <span class="kw">pub</span> <span class="ident">fm_sram_ecc_ctl0</span>: <span class="kw">crate</span><span class="ident">::Reg</span><span class="op">&lt;</span><span class="ident">fm_sram_ecc_ctl0::FM_SRAM_ECC_CTL0_SPEC</span><span class="op">&gt;</span>,
    <span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;0x2b4 - eCT Flash SRAM ECC control 1&quot;</span>]</span>
    <span class="kw">pub</span> <span class="ident">fm_sram_ecc_ctl1</span>: <span class="kw">crate</span><span class="ident">::Reg</span><span class="op">&lt;</span><span class="ident">fm_sram_ecc_ctl1::FM_SRAM_ECC_CTL1_SPEC</span><span class="op">&gt;</span>,
    <span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;0x2b8 - eCT Flash SRAM ECC control 2&quot;</span>]</span>
    <span class="kw">pub</span> <span class="ident">fm_sram_ecc_ctl2</span>: <span class="kw">crate</span><span class="ident">::Reg</span><span class="op">&lt;</span><span class="ident">fm_sram_ecc_ctl2::FM_SRAM_ECC_CTL2_SPEC</span><span class="op">&gt;</span>,
    <span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;0x2bc - eCT Flash SRAM ECC control 3&quot;</span>]</span>
    <span class="kw">pub</span> <span class="ident">fm_sram_ecc_ctl3</span>: <span class="kw">crate</span><span class="ident">::Reg</span><span class="op">&lt;</span><span class="ident">fm_sram_ecc_ctl3::FM_SRAM_ECC_CTL3_SPEC</span><span class="op">&gt;</span>,
    <span class="ident">_reserved8</span>: [<span class="ident">u8</span>; <span class="number">0x0140</span>],
    <span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;0x400 - CM0+ cache control&quot;</span>]</span>
    <span class="kw">pub</span> <span class="ident">cm0_ca_ctl0</span>: <span class="kw">crate</span><span class="ident">::Reg</span><span class="op">&lt;</span><span class="ident">cm0_ca_ctl0::CM0_CA_CTL0_SPEC</span><span class="op">&gt;</span>,
    <span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;0x404 - CM0+ cache control&quot;</span>]</span>
    <span class="kw">pub</span> <span class="ident">cm0_ca_ctl1</span>: <span class="kw">crate</span><span class="ident">::Reg</span><span class="op">&lt;</span><span class="ident">cm0_ca_ctl1::CM0_CA_CTL1_SPEC</span><span class="op">&gt;</span>,
    <span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;0x408 - CM0+ cache control&quot;</span>]</span>
    <span class="kw">pub</span> <span class="ident">cm0_ca_ctl2</span>: <span class="kw">crate</span><span class="ident">::Reg</span><span class="op">&lt;</span><span class="ident">cm0_ca_ctl2::CM0_CA_CTL2_SPEC</span><span class="op">&gt;</span>,
    <span class="ident">_reserved11</span>: [<span class="ident">u8</span>; <span class="number">0x34</span>],
    <span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;0x440 - CM0+ cache status 0&quot;</span>]</span>
    <span class="kw">pub</span> <span class="ident">cm0_ca_status0</span>: <span class="kw">crate</span><span class="ident">::Reg</span><span class="op">&lt;</span><span class="ident">cm0_ca_status0::CM0_CA_STATUS0_SPEC</span><span class="op">&gt;</span>,
    <span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;0x444 - CM0+ cache status 1&quot;</span>]</span>
    <span class="kw">pub</span> <span class="ident">cm0_ca_status1</span>: <span class="kw">crate</span><span class="ident">::Reg</span><span class="op">&lt;</span><span class="ident">cm0_ca_status1::CM0_CA_STATUS1_SPEC</span><span class="op">&gt;</span>,
    <span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;0x448 - CM0+ cache status 2&quot;</span>]</span>
    <span class="kw">pub</span> <span class="ident">cm0_ca_status2</span>: <span class="kw">crate</span><span class="ident">::Reg</span><span class="op">&lt;</span><span class="ident">cm0_ca_status2::CM0_CA_STATUS2_SPEC</span><span class="op">&gt;</span>,
    <span class="ident">_reserved14</span>: [<span class="ident">u8</span>; <span class="number">0x14</span>],
    <span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;0x460 - CM0+ interface status&quot;</span>]</span>
    <span class="kw">pub</span> <span class="ident">cm0_status</span>: <span class="kw">crate</span><span class="ident">::Reg</span><span class="op">&lt;</span><span class="ident">cm0_status::CM0_STATUS_SPEC</span><span class="op">&gt;</span>,
    <span class="ident">_reserved15</span>: [<span class="ident">u8</span>; <span class="number">0x1c</span>],
    <span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;0x480 - CM4 cache control&quot;</span>]</span>
    <span class="kw">pub</span> <span class="ident">cm4_ca_ctl0</span>: <span class="kw">crate</span><span class="ident">::Reg</span><span class="op">&lt;</span><span class="ident">cm4_ca_ctl0::CM4_CA_CTL0_SPEC</span><span class="op">&gt;</span>,
    <span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;0x484 - CM4 cache control&quot;</span>]</span>
    <span class="kw">pub</span> <span class="ident">cm4_ca_ctl1</span>: <span class="kw">crate</span><span class="ident">::Reg</span><span class="op">&lt;</span><span class="ident">cm4_ca_ctl1::CM4_CA_CTL1_SPEC</span><span class="op">&gt;</span>,
    <span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;0x488 - CM4 cache control&quot;</span>]</span>
    <span class="kw">pub</span> <span class="ident">cm4_ca_ctl2</span>: <span class="kw">crate</span><span class="ident">::Reg</span><span class="op">&lt;</span><span class="ident">cm4_ca_ctl2::CM4_CA_CTL2_SPEC</span><span class="op">&gt;</span>,
    <span class="ident">_reserved18</span>: [<span class="ident">u8</span>; <span class="number">0x34</span>],
    <span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;0x4c0 - CM4 cache status 0&quot;</span>]</span>
    <span class="kw">pub</span> <span class="ident">cm4_ca_status0</span>: <span class="kw">crate</span><span class="ident">::Reg</span><span class="op">&lt;</span><span class="ident">cm4_ca_status0::CM4_CA_STATUS0_SPEC</span><span class="op">&gt;</span>,
    <span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;0x4c4 - CM4 cache status 1&quot;</span>]</span>
    <span class="kw">pub</span> <span class="ident">cm4_ca_status1</span>: <span class="kw">crate</span><span class="ident">::Reg</span><span class="op">&lt;</span><span class="ident">cm4_ca_status1::CM4_CA_STATUS1_SPEC</span><span class="op">&gt;</span>,
    <span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;0x4c8 - CM4 cache status 2&quot;</span>]</span>
    <span class="kw">pub</span> <span class="ident">cm4_ca_status2</span>: <span class="kw">crate</span><span class="ident">::Reg</span><span class="op">&lt;</span><span class="ident">cm4_ca_status2::CM4_CA_STATUS2_SPEC</span><span class="op">&gt;</span>,
    <span class="ident">_reserved21</span>: [<span class="ident">u8</span>; <span class="number">0x14</span>],
    <span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;0x4e0 - CM4 interface status&quot;</span>]</span>
    <span class="kw">pub</span> <span class="ident">cm4_status</span>: <span class="kw">crate</span><span class="ident">::Reg</span><span class="op">&lt;</span><span class="ident">cm4_status::CM4_STATUS_SPEC</span><span class="op">&gt;</span>,
    <span class="ident">_reserved22</span>: [<span class="ident">u8</span>; <span class="number">0x1c</span>],
    <span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;0x500 - Cryptography buffer control&quot;</span>]</span>
    <span class="kw">pub</span> <span class="ident">crypto_buff_ctl</span>: <span class="kw">crate</span><span class="ident">::Reg</span><span class="op">&lt;</span><span class="ident">crypto_buff_ctl::CRYPTO_BUFF_CTL_SPEC</span><span class="op">&gt;</span>,
    <span class="ident">_reserved23</span>: [<span class="ident">u8</span>; <span class="number">0x7c</span>],
    <span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;0x580 - Datawire 0 buffer control&quot;</span>]</span>
    <span class="kw">pub</span> <span class="ident">dw0_buff_ctl</span>: <span class="kw">crate</span><span class="ident">::Reg</span><span class="op">&lt;</span><span class="ident">dw0_buff_ctl::DW0_BUFF_CTL_SPEC</span><span class="op">&gt;</span>,
    <span class="ident">_reserved24</span>: [<span class="ident">u8</span>; <span class="number">0x7c</span>],
    <span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;0x600 - Datawire 1 buffer control&quot;</span>]</span>
    <span class="kw">pub</span> <span class="ident">dw1_buff_ctl</span>: <span class="kw">crate</span><span class="ident">::Reg</span><span class="op">&lt;</span><span class="ident">dw1_buff_ctl::DW1_BUFF_CTL_SPEC</span><span class="op">&gt;</span>,
    <span class="ident">_reserved25</span>: [<span class="ident">u8</span>; <span class="number">0x7c</span>],
    <span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;0x680 - DMA controller buffer control&quot;</span>]</span>
    <span class="kw">pub</span> <span class="ident">dmac_buff_ctl</span>: <span class="kw">crate</span><span class="ident">::Reg</span><span class="op">&lt;</span><span class="ident">dmac_buff_ctl::DMAC_BUFF_CTL_SPEC</span><span class="op">&gt;</span>,
    <span class="ident">_reserved26</span>: [<span class="ident">u8</span>; <span class="number">0x7c</span>],
    <span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;0x700 - External master 0 buffer control&quot;</span>]</span>
    <span class="kw">pub</span> <span class="ident">ext_ms0_buff_ctl</span>: <span class="kw">crate</span><span class="ident">::Reg</span><span class="op">&lt;</span><span class="ident">ext_ms0_buff_ctl::EXT_MS0_BUFF_CTL_SPEC</span><span class="op">&gt;</span>,
    <span class="ident">_reserved27</span>: [<span class="ident">u8</span>; <span class="number">0x7c</span>],
    <span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;0x780 - External master 1 buffer control&quot;</span>]</span>
    <span class="kw">pub</span> <span class="ident">ext_ms1_buff_ctl</span>: <span class="kw">crate</span><span class="ident">::Reg</span><span class="op">&lt;</span><span class="ident">ext_ms1_buff_ctl::EXT_MS1_BUFF_CTL_SPEC</span><span class="op">&gt;</span>,
    <span class="ident">_reserved28</span>: [<span class="ident">u8</span>; <span class="number">0xe87c</span>],
    <span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;0xf000..0x10000 - Flash Macro Registers&quot;</span>]</span>
    <span class="kw">pub</span> <span class="ident">fm_ctl</span>: <span class="ident">FM_CTL</span>,
}
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">r&quot;Register block&quot;</span>]</span>
<span class="attribute">#[<span class="ident">repr</span>(<span class="ident">C</span>)]</span>
<span class="kw">pub</span> <span class="kw">struct</span> <span class="ident">FM_CTL</span> {
    <span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;0x00 - Flash macro control&quot;</span>]</span>
    <span class="kw">pub</span> <span class="ident">fm_ctl</span>: <span class="kw">crate</span><span class="ident">::Reg</span><span class="op">&lt;</span><span class="self">self</span><span class="ident">::fm_ctl::fm_ctl::FM_CTL_SPEC</span><span class="op">&gt;</span>,
    <span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;0x04 - Status&quot;</span>]</span>
    <span class="kw">pub</span> <span class="ident">status</span>: <span class="kw">crate</span><span class="ident">::Reg</span><span class="op">&lt;</span><span class="self">self</span><span class="ident">::fm_ctl::status::STATUS_SPEC</span><span class="op">&gt;</span>,
    <span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;0x08 - Flash macro address&quot;</span>]</span>
    <span class="kw">pub</span> <span class="ident">fm_addr</span>: <span class="kw">crate</span><span class="ident">::Reg</span><span class="op">&lt;</span><span class="self">self</span><span class="ident">::fm_ctl::fm_addr::FM_ADDR_SPEC</span><span class="op">&gt;</span>,
    <span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;0x0c - Bookmark register - keeps the current FW HV seq&quot;</span>]</span>
    <span class="kw">pub</span> <span class="ident">bookmark</span>: <span class="kw">crate</span><span class="ident">::Reg</span><span class="op">&lt;</span><span class="self">self</span><span class="ident">::fm_ctl::bookmark::BOOKMARK_SPEC</span><span class="op">&gt;</span>,
    <span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;0x10 - Regular flash geometry&quot;</span>]</span>
    <span class="kw">pub</span> <span class="ident">geometry</span>: <span class="kw">crate</span><span class="ident">::Reg</span><span class="op">&lt;</span><span class="self">self</span><span class="ident">::fm_ctl::geometry::GEOMETRY_SPEC</span><span class="op">&gt;</span>,
    <span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;0x14 - Supervisory flash geometry&quot;</span>]</span>
    <span class="kw">pub</span> <span class="ident">geometry_supervisory</span>:
        <span class="kw">crate</span><span class="ident">::Reg</span><span class="op">&lt;</span><span class="self">self</span><span class="ident">::fm_ctl::geometry_supervisory::GEOMETRY_SUPERVISORY_SPEC</span><span class="op">&gt;</span>,
    <span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;0x18 - Analog control 0&quot;</span>]</span>
    <span class="kw">pub</span> <span class="ident">ana_ctl0</span>: <span class="kw">crate</span><span class="ident">::Reg</span><span class="op">&lt;</span><span class="self">self</span><span class="ident">::fm_ctl::ana_ctl0::ANA_CTL0_SPEC</span><span class="op">&gt;</span>,
    <span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;0x1c - Analog control 1&quot;</span>]</span>
    <span class="kw">pub</span> <span class="ident">ana_ctl1</span>: <span class="kw">crate</span><span class="ident">::Reg</span><span class="op">&lt;</span><span class="self">self</span><span class="ident">::fm_ctl::ana_ctl1::ANA_CTL1_SPEC</span><span class="op">&gt;</span>,
    <span class="ident">_reserved8</span>: [<span class="ident">u8</span>; <span class="number">0x08</span>],
    <span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;0x28 - Wait State control&quot;</span>]</span>
    <span class="kw">pub</span> <span class="ident">wait_ctl</span>: <span class="kw">crate</span><span class="ident">::Reg</span><span class="op">&lt;</span><span class="self">self</span><span class="ident">::fm_ctl::wait_ctl::WAIT_CTL_SPEC</span><span class="op">&gt;</span>,
    <span class="ident">_reserved9</span>: [<span class="ident">u8</span>; <span class="number">0x08</span>],
    <span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;0x34 - Timer prescaler (clk_t to timer clock frequency divider)&quot;</span>]</span>
    <span class="kw">pub</span> <span class="ident">timer_clk_ctl</span>: <span class="kw">crate</span><span class="ident">::Reg</span><span class="op">&lt;</span><span class="self">self</span><span class="ident">::fm_ctl::timer_clk_ctl::TIMER_CLK_CTL_SPEC</span><span class="op">&gt;</span>,
    <span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;0x38 - Timer control&quot;</span>]</span>
    <span class="kw">pub</span> <span class="ident">timer_ctl</span>: <span class="kw">crate</span><span class="ident">::Reg</span><span class="op">&lt;</span><span class="self">self</span><span class="ident">::fm_ctl::timer_ctl::TIMER_CTL_SPEC</span><span class="op">&gt;</span>,
    <span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;0x3c - MPCON clock&quot;</span>]</span>
    <span class="kw">pub</span> <span class="ident">aclk_ctl</span>: <span class="kw">crate</span><span class="ident">::Reg</span><span class="op">&lt;</span><span class="self">self</span><span class="ident">::fm_ctl::aclk_ctl::ACLK_CTL_SPEC</span><span class="op">&gt;</span>,
    <span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;0x40 - Interrupt&quot;</span>]</span>
    <span class="kw">pub</span> <span class="ident">intr</span>: <span class="kw">crate</span><span class="ident">::Reg</span><span class="op">&lt;</span><span class="self">self</span><span class="ident">::fm_ctl::intr::INTR_SPEC</span><span class="op">&gt;</span>,
    <span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;0x44 - Interrupt set&quot;</span>]</span>
    <span class="kw">pub</span> <span class="ident">intr_set</span>: <span class="kw">crate</span><span class="ident">::Reg</span><span class="op">&lt;</span><span class="self">self</span><span class="ident">::fm_ctl::intr_set::INTR_SET_SPEC</span><span class="op">&gt;</span>,
    <span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;0x48 - Interrupt mask&quot;</span>]</span>
    <span class="kw">pub</span> <span class="ident">intr_mask</span>: <span class="kw">crate</span><span class="ident">::Reg</span><span class="op">&lt;</span><span class="self">self</span><span class="ident">::fm_ctl::intr_mask::INTR_MASK_SPEC</span><span class="op">&gt;</span>,
    <span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;0x4c - Interrupt masked&quot;</span>]</span>
    <span class="kw">pub</span> <span class="ident">intr_masked</span>: <span class="kw">crate</span><span class="ident">::Reg</span><span class="op">&lt;</span><span class="self">self</span><span class="ident">::fm_ctl::intr_masked::INTR_MASKED_SPEC</span><span class="op">&gt;</span>,
    <span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;0x50 - Cal control BG LO trim bits&quot;</span>]</span>
    <span class="kw">pub</span> <span class="ident">cal_ctl0</span>: <span class="kw">crate</span><span class="ident">::Reg</span><span class="op">&lt;</span><span class="self">self</span><span class="ident">::fm_ctl::cal_ctl0::CAL_CTL0_SPEC</span><span class="op">&gt;</span>,
    <span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;0x54 - Cal control BG HI trim bits&quot;</span>]</span>
    <span class="kw">pub</span> <span class="ident">cal_ctl1</span>: <span class="kw">crate</span><span class="ident">::Reg</span><span class="op">&lt;</span><span class="self">self</span><span class="ident">::fm_ctl::cal_ctl1::CAL_CTL1_SPEC</span><span class="op">&gt;</span>,
    <span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;0x58 - Cal control BG LO&amp;HI trim bits&quot;</span>]</span>
    <span class="kw">pub</span> <span class="ident">cal_ctl2</span>: <span class="kw">crate</span><span class="ident">::Reg</span><span class="op">&lt;</span><span class="self">self</span><span class="ident">::fm_ctl::cal_ctl2::CAL_CTL2_SPEC</span><span class="op">&gt;</span>,
    <span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;0x5c - Cal control osc trim bits, idac, sdac, itim&quot;</span>]</span>
    <span class="kw">pub</span> <span class="ident">cal_ctl3</span>: <span class="kw">crate</span><span class="ident">::Reg</span><span class="op">&lt;</span><span class="self">self</span><span class="ident">::fm_ctl::cal_ctl3::CAL_CTL3_SPEC</span><span class="op">&gt;</span>,
    <span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;0x60 - Cal Control Vlim, SA, fdiv, reg_act&quot;</span>]</span>
    <span class="kw">pub</span> <span class="ident">cal_ctl4</span>: <span class="kw">crate</span><span class="ident">::Reg</span><span class="op">&lt;</span><span class="self">self</span><span class="ident">::fm_ctl::cal_ctl4::CAL_CTL4_SPEC</span><span class="op">&gt;</span>,
    <span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;0x64 - Cal control&quot;</span>]</span>
    <span class="kw">pub</span> <span class="ident">cal_ctl5</span>: <span class="kw">crate</span><span class="ident">::Reg</span><span class="op">&lt;</span><span class="self">self</span><span class="ident">::fm_ctl::cal_ctl5::CAL_CTL5_SPEC</span><span class="op">&gt;</span>,
    <span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;0x68 - SA trim LP/ULP&quot;</span>]</span>
    <span class="kw">pub</span> <span class="ident">cal_ctl6</span>: <span class="kw">crate</span><span class="ident">::Reg</span><span class="op">&lt;</span><span class="self">self</span><span class="ident">::fm_ctl::cal_ctl6::CAL_CTL6_SPEC</span><span class="op">&gt;</span>,
    <span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;0x6c - Cal control&quot;</span>]</span>
    <span class="kw">pub</span> <span class="ident">cal_ctl7</span>: <span class="kw">crate</span><span class="ident">::Reg</span><span class="op">&lt;</span><span class="self">self</span><span class="ident">::fm_ctl::cal_ctl7::CAL_CTL7_SPEC</span><span class="op">&gt;</span>,
    <span class="ident">_reserved24</span>: [<span class="ident">u8</span>; <span class="number">0x10</span>],
    <span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;0x80 - Redundancy Control normal sectors 0,1&quot;</span>]</span>
    <span class="kw">pub</span> <span class="ident">red_ctl01</span>: <span class="kw">crate</span><span class="ident">::Reg</span><span class="op">&lt;</span><span class="self">self</span><span class="ident">::fm_ctl::red_ctl01::RED_CTL01_SPEC</span><span class="op">&gt;</span>,
    <span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;0x84 - Redundancy Control normal sectors 2,3&quot;</span>]</span>
    <span class="kw">pub</span> <span class="ident">red_ctl23</span>: <span class="kw">crate</span><span class="ident">::Reg</span><span class="op">&lt;</span><span class="self">self</span><span class="ident">::fm_ctl::red_ctl23::RED_CTL23_SPEC</span><span class="op">&gt;</span>,
    <span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;0x88 - Redundancy Control normal sectors 4,5&quot;</span>]</span>
    <span class="kw">pub</span> <span class="ident">red_ctl45</span>: <span class="kw">crate</span><span class="ident">::Reg</span><span class="op">&lt;</span><span class="self">self</span><span class="ident">::fm_ctl::red_ctl45::RED_CTL45_SPEC</span><span class="op">&gt;</span>,
    <span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;0x8c - Redundancy Control normal sectors 6,7&quot;</span>]</span>
    <span class="kw">pub</span> <span class="ident">red_ctl67</span>: <span class="kw">crate</span><span class="ident">::Reg</span><span class="op">&lt;</span><span class="self">self</span><span class="ident">::fm_ctl::red_ctl67::RED_CTL67_SPEC</span><span class="op">&gt;</span>,
    <span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;0x90 - Redundancy Control special sectors 0,1&quot;</span>]</span>
    <span class="kw">pub</span> <span class="ident">red_ctl_sm01</span>: <span class="kw">crate</span><span class="ident">::Reg</span><span class="op">&lt;</span><span class="self">self</span><span class="ident">::fm_ctl::red_ctl_sm01::RED_CTL_SM01_SPEC</span><span class="op">&gt;</span>,
    <span class="ident">_reserved29</span>: [<span class="ident">u8</span>; <span class="number">0x04</span>],
    <span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;0x98 - R-grant delay for program&quot;</span>]</span>
    <span class="kw">pub</span> <span class="ident">rgrant_delay_prg</span>: <span class="kw">crate</span><span class="ident">::Reg</span><span class="op">&lt;</span><span class="self">self</span><span class="ident">::fm_ctl::rgrant_delay_prg::RGRANT_DELAY_PRG_SPEC</span><span class="op">&gt;</span>,
    <span class="ident">_reserved30</span>: [<span class="ident">u8</span>; <span class="number">0x04</span>],
    <span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;0xa0 - HV Pulse Delay for seq 1&amp;2 pre&quot;</span>]</span>
    <span class="kw">pub</span> <span class="ident">pw_seq12</span>: <span class="kw">crate</span><span class="ident">::Reg</span><span class="op">&lt;</span><span class="self">self</span><span class="ident">::fm_ctl::pw_seq12::PW_SEQ12_SPEC</span><span class="op">&gt;</span>,
    <span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;0xa4 - HV Pulse Delay for seq2 post &amp; seq3&quot;</span>]</span>
    <span class="kw">pub</span> <span class="ident">pw_seq23</span>: <span class="kw">crate</span><span class="ident">::Reg</span><span class="op">&lt;</span><span class="self">self</span><span class="ident">::fm_ctl::pw_seq23::PW_SEQ23_SPEC</span><span class="op">&gt;</span>,
    <span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;0xa8 - R-grant delay scale for erase&quot;</span>]</span>
    <span class="kw">pub</span> <span class="ident">rgrant_scale_ers</span>: <span class="kw">crate</span><span class="ident">::Reg</span><span class="op">&lt;</span><span class="self">self</span><span class="ident">::fm_ctl::rgrant_scale_ers::RGRANT_SCALE_ERS_SPEC</span><span class="op">&gt;</span>,
    <span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;0xac - R-grant delay for erase&quot;</span>]</span>
    <span class="kw">pub</span> <span class="ident">rgrant_delay_ers</span>: <span class="kw">crate</span><span class="ident">::Reg</span><span class="op">&lt;</span><span class="self">self</span><span class="ident">::fm_ctl::rgrant_delay_ers::RGRANT_DELAY_ERS_SPEC</span><span class="op">&gt;</span>,
    <span class="ident">_reserved34</span>: [<span class="ident">u8</span>; <span class="number">0x074c</span>],
    <span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;0x7fc - Flash macro write page latches all&quot;</span>]</span>
    <span class="kw">pub</span> <span class="ident">fm_pl_wrdata_all</span>: <span class="kw">crate</span><span class="ident">::Reg</span><span class="op">&lt;</span><span class="self">self</span><span class="ident">::fm_ctl::fm_pl_wrdata_all::FM_PL_WRDATA_ALL_SPEC</span><span class="op">&gt;</span>,
    <span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;0x800..0xc00 - Flash macro Page Latches data&quot;</span>]</span>
    <span class="kw">pub</span> <span class="ident">fm_pl_data</span>: [<span class="kw">crate</span><span class="ident">::Reg</span><span class="op">&lt;</span><span class="self">self</span><span class="ident">::fm_ctl::fm_pl_data::FM_PL_DATA_SPEC</span><span class="op">&gt;</span>; <span class="number">256</span>],
    <span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;0xc00..0x1000 - Flash macro memory sense amplifier and column decoder data&quot;</span>]</span>
    <span class="kw">pub</span> <span class="ident">fm_mem_data</span>: [<span class="kw">crate</span><span class="ident">::Reg</span><span class="op">&lt;</span><span class="self">self</span><span class="ident">::fm_ctl::fm_mem_data::FM_MEM_DATA_SPEC</span><span class="op">&gt;</span>; <span class="number">256</span>],
}
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">r&quot;Register block&quot;</span>]</span>
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;Flash Macro Registers&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">fm_ctl</span>;
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;FLASH_CTL register accessor: an alias for `Reg&lt;FLASH_CTL_SPEC&gt;`&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">type</span> <span class="ident">FLASH_CTL</span> <span class="op">=</span> <span class="kw">crate</span><span class="ident">::Reg</span><span class="op">&lt;</span><span class="ident">flash_ctl::FLASH_CTL_SPEC</span><span class="op">&gt;</span>;
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;Control&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">flash_ctl</span>;
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;FLASH_PWR_CTL register accessor: an alias for `Reg&lt;FLASH_PWR_CTL_SPEC&gt;`&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">type</span> <span class="ident">FLASH_PWR_CTL</span> <span class="op">=</span> <span class="kw">crate</span><span class="ident">::Reg</span><span class="op">&lt;</span><span class="ident">flash_pwr_ctl::FLASH_PWR_CTL_SPEC</span><span class="op">&gt;</span>;
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;Flash power control&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">flash_pwr_ctl</span>;
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;FLASH_CMD register accessor: an alias for `Reg&lt;FLASH_CMD_SPEC&gt;`&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">type</span> <span class="ident">FLASH_CMD</span> <span class="op">=</span> <span class="kw">crate</span><span class="ident">::Reg</span><span class="op">&lt;</span><span class="ident">flash_cmd::FLASH_CMD_SPEC</span><span class="op">&gt;</span>;
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;Command&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">flash_cmd</span>;
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;ECC_CTL register accessor: an alias for `Reg&lt;ECC_CTL_SPEC&gt;`&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">type</span> <span class="ident">ECC_CTL</span> <span class="op">=</span> <span class="kw">crate</span><span class="ident">::Reg</span><span class="op">&lt;</span><span class="ident">ecc_ctl::ECC_CTL_SPEC</span><span class="op">&gt;</span>;
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;ECC control&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">ecc_ctl</span>;
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;FM_SRAM_ECC_CTL0 register accessor: an alias for `Reg&lt;FM_SRAM_ECC_CTL0_SPEC&gt;`&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">type</span> <span class="ident">FM_SRAM_ECC_CTL0</span> <span class="op">=</span> <span class="kw">crate</span><span class="ident">::Reg</span><span class="op">&lt;</span><span class="ident">fm_sram_ecc_ctl0::FM_SRAM_ECC_CTL0_SPEC</span><span class="op">&gt;</span>;
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;eCT Flash SRAM ECC control 0&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">fm_sram_ecc_ctl0</span>;
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;FM_SRAM_ECC_CTL1 register accessor: an alias for `Reg&lt;FM_SRAM_ECC_CTL1_SPEC&gt;`&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">type</span> <span class="ident">FM_SRAM_ECC_CTL1</span> <span class="op">=</span> <span class="kw">crate</span><span class="ident">::Reg</span><span class="op">&lt;</span><span class="ident">fm_sram_ecc_ctl1::FM_SRAM_ECC_CTL1_SPEC</span><span class="op">&gt;</span>;
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;eCT Flash SRAM ECC control 1&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">fm_sram_ecc_ctl1</span>;
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;FM_SRAM_ECC_CTL2 register accessor: an alias for `Reg&lt;FM_SRAM_ECC_CTL2_SPEC&gt;`&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">type</span> <span class="ident">FM_SRAM_ECC_CTL2</span> <span class="op">=</span> <span class="kw">crate</span><span class="ident">::Reg</span><span class="op">&lt;</span><span class="ident">fm_sram_ecc_ctl2::FM_SRAM_ECC_CTL2_SPEC</span><span class="op">&gt;</span>;
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;eCT Flash SRAM ECC control 2&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">fm_sram_ecc_ctl2</span>;
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;FM_SRAM_ECC_CTL3 register accessor: an alias for `Reg&lt;FM_SRAM_ECC_CTL3_SPEC&gt;`&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">type</span> <span class="ident">FM_SRAM_ECC_CTL3</span> <span class="op">=</span> <span class="kw">crate</span><span class="ident">::Reg</span><span class="op">&lt;</span><span class="ident">fm_sram_ecc_ctl3::FM_SRAM_ECC_CTL3_SPEC</span><span class="op">&gt;</span>;
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;eCT Flash SRAM ECC control 3&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">fm_sram_ecc_ctl3</span>;
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;CM0_CA_CTL0 register accessor: an alias for `Reg&lt;CM0_CA_CTL0_SPEC&gt;`&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">type</span> <span class="ident">CM0_CA_CTL0</span> <span class="op">=</span> <span class="kw">crate</span><span class="ident">::Reg</span><span class="op">&lt;</span><span class="ident">cm0_ca_ctl0::CM0_CA_CTL0_SPEC</span><span class="op">&gt;</span>;
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;CM0+ cache control&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">cm0_ca_ctl0</span>;
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;CM0_CA_CTL1 register accessor: an alias for `Reg&lt;CM0_CA_CTL1_SPEC&gt;`&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">type</span> <span class="ident">CM0_CA_CTL1</span> <span class="op">=</span> <span class="kw">crate</span><span class="ident">::Reg</span><span class="op">&lt;</span><span class="ident">cm0_ca_ctl1::CM0_CA_CTL1_SPEC</span><span class="op">&gt;</span>;
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;CM0+ cache control&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">cm0_ca_ctl1</span>;
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;CM0_CA_CTL2 register accessor: an alias for `Reg&lt;CM0_CA_CTL2_SPEC&gt;`&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">type</span> <span class="ident">CM0_CA_CTL2</span> <span class="op">=</span> <span class="kw">crate</span><span class="ident">::Reg</span><span class="op">&lt;</span><span class="ident">cm0_ca_ctl2::CM0_CA_CTL2_SPEC</span><span class="op">&gt;</span>;
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;CM0+ cache control&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">cm0_ca_ctl2</span>;
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;CM0_CA_STATUS0 register accessor: an alias for `Reg&lt;CM0_CA_STATUS0_SPEC&gt;`&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">type</span> <span class="ident">CM0_CA_STATUS0</span> <span class="op">=</span> <span class="kw">crate</span><span class="ident">::Reg</span><span class="op">&lt;</span><span class="ident">cm0_ca_status0::CM0_CA_STATUS0_SPEC</span><span class="op">&gt;</span>;
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;CM0+ cache status 0&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">cm0_ca_status0</span>;
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;CM0_CA_STATUS1 register accessor: an alias for `Reg&lt;CM0_CA_STATUS1_SPEC&gt;`&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">type</span> <span class="ident">CM0_CA_STATUS1</span> <span class="op">=</span> <span class="kw">crate</span><span class="ident">::Reg</span><span class="op">&lt;</span><span class="ident">cm0_ca_status1::CM0_CA_STATUS1_SPEC</span><span class="op">&gt;</span>;
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;CM0+ cache status 1&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">cm0_ca_status1</span>;
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;CM0_CA_STATUS2 register accessor: an alias for `Reg&lt;CM0_CA_STATUS2_SPEC&gt;`&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">type</span> <span class="ident">CM0_CA_STATUS2</span> <span class="op">=</span> <span class="kw">crate</span><span class="ident">::Reg</span><span class="op">&lt;</span><span class="ident">cm0_ca_status2::CM0_CA_STATUS2_SPEC</span><span class="op">&gt;</span>;
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;CM0+ cache status 2&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">cm0_ca_status2</span>;
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;CM0_STATUS register accessor: an alias for `Reg&lt;CM0_STATUS_SPEC&gt;`&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">type</span> <span class="ident">CM0_STATUS</span> <span class="op">=</span> <span class="kw">crate</span><span class="ident">::Reg</span><span class="op">&lt;</span><span class="ident">cm0_status::CM0_STATUS_SPEC</span><span class="op">&gt;</span>;
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;CM0+ interface status&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">cm0_status</span>;
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;CM4_CA_CTL0 register accessor: an alias for `Reg&lt;CM4_CA_CTL0_SPEC&gt;`&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">type</span> <span class="ident">CM4_CA_CTL0</span> <span class="op">=</span> <span class="kw">crate</span><span class="ident">::Reg</span><span class="op">&lt;</span><span class="ident">cm4_ca_ctl0::CM4_CA_CTL0_SPEC</span><span class="op">&gt;</span>;
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;CM4 cache control&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">cm4_ca_ctl0</span>;
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;CM4_CA_CTL1 register accessor: an alias for `Reg&lt;CM4_CA_CTL1_SPEC&gt;`&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">type</span> <span class="ident">CM4_CA_CTL1</span> <span class="op">=</span> <span class="kw">crate</span><span class="ident">::Reg</span><span class="op">&lt;</span><span class="ident">cm4_ca_ctl1::CM4_CA_CTL1_SPEC</span><span class="op">&gt;</span>;
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;CM4 cache control&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">cm4_ca_ctl1</span>;
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;CM4_CA_CTL2 register accessor: an alias for `Reg&lt;CM4_CA_CTL2_SPEC&gt;`&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">type</span> <span class="ident">CM4_CA_CTL2</span> <span class="op">=</span> <span class="kw">crate</span><span class="ident">::Reg</span><span class="op">&lt;</span><span class="ident">cm4_ca_ctl2::CM4_CA_CTL2_SPEC</span><span class="op">&gt;</span>;
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;CM4 cache control&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">cm4_ca_ctl2</span>;
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;CM4_CA_STATUS0 register accessor: an alias for `Reg&lt;CM4_CA_STATUS0_SPEC&gt;`&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">type</span> <span class="ident">CM4_CA_STATUS0</span> <span class="op">=</span> <span class="kw">crate</span><span class="ident">::Reg</span><span class="op">&lt;</span><span class="ident">cm4_ca_status0::CM4_CA_STATUS0_SPEC</span><span class="op">&gt;</span>;
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;CM4 cache status 0&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">cm4_ca_status0</span>;
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;CM4_CA_STATUS1 register accessor: an alias for `Reg&lt;CM4_CA_STATUS1_SPEC&gt;`&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">type</span> <span class="ident">CM4_CA_STATUS1</span> <span class="op">=</span> <span class="kw">crate</span><span class="ident">::Reg</span><span class="op">&lt;</span><span class="ident">cm4_ca_status1::CM4_CA_STATUS1_SPEC</span><span class="op">&gt;</span>;
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;CM4 cache status 1&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">cm4_ca_status1</span>;
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;CM4_CA_STATUS2 register accessor: an alias for `Reg&lt;CM4_CA_STATUS2_SPEC&gt;`&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">type</span> <span class="ident">CM4_CA_STATUS2</span> <span class="op">=</span> <span class="kw">crate</span><span class="ident">::Reg</span><span class="op">&lt;</span><span class="ident">cm4_ca_status2::CM4_CA_STATUS2_SPEC</span><span class="op">&gt;</span>;
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;CM4 cache status 2&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">cm4_ca_status2</span>;
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;CM4_STATUS register accessor: an alias for `Reg&lt;CM4_STATUS_SPEC&gt;`&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">type</span> <span class="ident">CM4_STATUS</span> <span class="op">=</span> <span class="kw">crate</span><span class="ident">::Reg</span><span class="op">&lt;</span><span class="ident">cm4_status::CM4_STATUS_SPEC</span><span class="op">&gt;</span>;
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;CM4 interface status&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">cm4_status</span>;
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;CRYPTO_BUFF_CTL register accessor: an alias for `Reg&lt;CRYPTO_BUFF_CTL_SPEC&gt;`&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">type</span> <span class="ident">CRYPTO_BUFF_CTL</span> <span class="op">=</span> <span class="kw">crate</span><span class="ident">::Reg</span><span class="op">&lt;</span><span class="ident">crypto_buff_ctl::CRYPTO_BUFF_CTL_SPEC</span><span class="op">&gt;</span>;
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;Cryptography buffer control&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">crypto_buff_ctl</span>;
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;DW0_BUFF_CTL register accessor: an alias for `Reg&lt;DW0_BUFF_CTL_SPEC&gt;`&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">type</span> <span class="ident">DW0_BUFF_CTL</span> <span class="op">=</span> <span class="kw">crate</span><span class="ident">::Reg</span><span class="op">&lt;</span><span class="ident">dw0_buff_ctl::DW0_BUFF_CTL_SPEC</span><span class="op">&gt;</span>;
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;Datawire 0 buffer control&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">dw0_buff_ctl</span>;
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;DW1_BUFF_CTL register accessor: an alias for `Reg&lt;DW1_BUFF_CTL_SPEC&gt;`&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">type</span> <span class="ident">DW1_BUFF_CTL</span> <span class="op">=</span> <span class="kw">crate</span><span class="ident">::Reg</span><span class="op">&lt;</span><span class="ident">dw1_buff_ctl::DW1_BUFF_CTL_SPEC</span><span class="op">&gt;</span>;
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;Datawire 1 buffer control&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">dw1_buff_ctl</span>;
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;DMAC_BUFF_CTL register accessor: an alias for `Reg&lt;DMAC_BUFF_CTL_SPEC&gt;`&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">type</span> <span class="ident">DMAC_BUFF_CTL</span> <span class="op">=</span> <span class="kw">crate</span><span class="ident">::Reg</span><span class="op">&lt;</span><span class="ident">dmac_buff_ctl::DMAC_BUFF_CTL_SPEC</span><span class="op">&gt;</span>;
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;DMA controller buffer control&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">dmac_buff_ctl</span>;
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;EXT_MS0_BUFF_CTL register accessor: an alias for `Reg&lt;EXT_MS0_BUFF_CTL_SPEC&gt;`&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">type</span> <span class="ident">EXT_MS0_BUFF_CTL</span> <span class="op">=</span> <span class="kw">crate</span><span class="ident">::Reg</span><span class="op">&lt;</span><span class="ident">ext_ms0_buff_ctl::EXT_MS0_BUFF_CTL_SPEC</span><span class="op">&gt;</span>;
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;External master 0 buffer control&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">ext_ms0_buff_ctl</span>;
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;EXT_MS1_BUFF_CTL register accessor: an alias for `Reg&lt;EXT_MS1_BUFF_CTL_SPEC&gt;`&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">type</span> <span class="ident">EXT_MS1_BUFF_CTL</span> <span class="op">=</span> <span class="kw">crate</span><span class="ident">::Reg</span><span class="op">&lt;</span><span class="ident">ext_ms1_buff_ctl::EXT_MS1_BUFF_CTL_SPEC</span><span class="op">&gt;</span>;
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;External master 1 buffer control&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">ext_ms1_buff_ctl</span>;
</pre></div>
</section><section id="search" class="content hidden"></section><div id="rustdoc-vars" data-root-path="../../" data-current-crate="psoc6_01_pac" data-search-index-js="../../search-index.js" data-search-js="../../search.js"></div><script src="../../main.js"></script><script src="../../source-script.js"></script><script src="../../source-files.js"></script></body></html>