{"lc": 1, "type": "constructor", "id": ["langchain", "schema", "document", "Document"], "kwargs": {"metadata": {"source": "/home/guanzhideng145/research/ip_portal/patent_kg/patents/221 re (Done on website already).pdf"}, "page_content": "dance with other embodiments, switch 2002, switch 2004,\n\n2028, Zero-crossing controller component 2030, and Zero\n\nand/or switch 2006 can be CCSD switches, instead of VCSD\n\nSwitches. In an aspect, the multi-phase synchronous rectifier\n\ncrossing controller component 2032 that can comprise addi\n\nof the system 2000 can be employed in high-voltage power\n\ntional circuitry and components that can respectively facili\n\n50\n\ntate at least partially controlling respective comparators (e.g.,\n\napplications (e.g., 110 V or 220 V mains) and/or high fre\n\nquency applications.\n\nCP, CP, and CPs) in the low-side portion of the SDGD\n\nSubsystem, and thereby respectively associated power\n\nIn still another aspect, the six switches 2002 through 2012\n\nswitches 2008, 2010, and 2012, by providing a small positive\n\ncan be associated with six SDGD components 2014, 2016,\n\nVoltage signal to the non-inverting inputs of comparators to\n\n2018, 2020, 2022, and 2024, wherein the SDGD components\n\n55\n\nfacilitate turning off the corresponding switches 2008, 2010,\n\n2014, 2016, and 2018 can be part of a high-side portion of an\n\nSDGD subsystem, and the SDGD components 2020, 2022,\n\nand 2012 (e.g., power MOSFETs) at desired times at or near\n\na Zero-crossing point, as more fully described herein.\n\nand 2024 can be part of a low-side portion of the SDGD\n\nTurning to FIG. 21, depicted is an example circuit diagram\n\nSubsystem, which can be employed to facilitate controlling\n\nof a system 2100 that can comprise a multi-phase (e.g., three\n\nrespective switching of the six switches 2002 through 2012.\n\n60\n\nIn an aspect, the high-side portion and low-side portion of the\n\nphase) SDSR that can be employed to receive and synchro\n\nnously rectify a multi-phase AC power signal and produce a\n\nSDGD subsystem can be symmetrical. The six SDGD com\n\nponents 2014 through 2024 (e.g., self-driven gate-drive cir\n\ndesired DC signal as an output, in accordance with another\n\ncuits) can be designed such that they consume a relatively low", "type": "Document"}}