Vivado Simulator v2020.3.0
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/110down/Vivado/2020.3/bin/unwrapped/win64.o/xelab.exe -wto b8f7f4cb0fcb4aa790cee9113fe9014f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L unisims_ver -L secureip --snapshot t_HW1_delay_behav xil_defaultlib.t_HW1_delay xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.HW1_delay
Compiling module xil_defaultlib.t_HW1_delay
Compiling module xil_defaultlib.glbl
Built simulation snapshot t_HW1_delay_behav
