simSeconds 0.110110552941
simTicks 110110809034.36499
finalTick 264639059175576.22
simFreq 999999000000.0
hostSeconds 287.64897327999995
hostTickRate 387229018.28750503
hostMemory 52631969.106752
simInsts 109999905.68551399
simOps 127456906.96635798
hostInstRate 387550.661079
hostOpRate 449082.077243
system.clk_domain.clock 999.999
system.cpu_clk_domain.clock 499.9995
system.cpu_voltage_domain.voltage 0.9999990000000001
system.l2.demandHits::switch_cpus.inst 528397.294495
system.l2.demandHits::switch_cpus.data 1731077.548062
system.l2.demandHits::total 2259474.842557
system.l2.overallHits::switch_cpus.inst 528397.294495
system.l2.overallHits::switch_cpus.data 1731077.548062
system.l2.overallHits::total 2259474.842557
system.l2.demandMisses::cpu.inst 2.812457
system.l2.demandMisses::cpu.data 4.579131
system.l2.demandMisses::switch_cpus.inst 1584.598031
system.l2.demandMisses::switch_cpus.data 1005254.6256859999
system.l2.demandMisses::total 1006839.2237169999
system.l2.overallMisses::cpu.inst 2.812457
system.l2.overallMisses::cpu.data 4.579131
system.l2.overallMisses::switch_cpus.inst 1584.598031
system.l2.overallMisses::switch_cpus.data 1005254.6256859999
system.l2.overallMisses::total 1006839.2237169999
system.l2.demandMissLatency::switch_cpus.inst 144830653.64949998
system.l2.demandMissLatency::switch_cpus.data 91386538776.3925
system.l2.demandMissLatency::total 91531369430.042
system.l2.overallMissLatency::switch_cpus.inst 144830653.64949998
system.l2.overallMissLatency::switch_cpus.data 91386538776.3925
system.l2.overallMissLatency::total 91531369430.042
system.l2.demandAccesses::cpu.inst 2.812457
system.l2.demandAccesses::cpu.data 4.579131
system.l2.demandAccesses::switch_cpus.inst 529981.8925259999
system.l2.demandAccesses::switch_cpus.data 2736332.173748
system.l2.demandAccesses::total 3266314.066274
system.l2.overallAccesses::cpu.inst 2.812457
system.l2.overallAccesses::cpu.data 4.579131
system.l2.overallAccesses::switch_cpus.inst 529981.8925259999
system.l2.overallAccesses::switch_cpus.data 2736332.173748
system.l2.overallAccesses::total 3266314.066274
system.l2.demandMissRate::cpu.inst 0.9999990000000001
system.l2.demandMissRate::cpu.data 0.9999990000000001
system.l2.demandMissRate::switch_cpus.inst 0.003005859487
system.l2.demandMissRate::switch_cpus.data 0.36605691891799996
system.l2.demandMissRate::total 0.30742201124699997
system.l2.overallMissRate::cpu.inst 0.9999990000000001
system.l2.overallMissRate::cpu.data 0.9999990000000001
system.l2.overallMissRate::switch_cpus.inst 0.003005859487
system.l2.overallMissRate::switch_cpus.data 0.36605691891799996
system.l2.overallMissRate::total 0.30742201124699997
system.l2.demandAvgMissLatency::switch_cpus.inst 91464.2365569844
system.l2.demandAvgMissLatency::switch_cpus.data 90852.79833501228
system.l2.demandAvgMissLatency::total 90853.53240101671
system.l2.overallAvgMissLatency::switch_cpus.inst 91464.2365569844
system.l2.overallAvgMissLatency::switch_cpus.data 90852.79833501228
system.l2.overallAvgMissLatency::total 90853.53240101671
system.l2.blockedCycles::no_mshrs 0.0
system.l2.blockedCycles::no_targets 0.0
system.l2.blockedCauses::no_mshrs 0.0
system.l2.blockedCauses::no_targets 0.0
system.l2.avgBlocked::no_mshrs 0.0
system.l2.avgBlocked::no_targets 0.0
system.l2.writebacks::writebacks 461715.13925600005
system.l2.writebacks::total 461715.13925600005
system.l2.demandMshrMisses::switch_cpus.inst 1584.598031
system.l2.demandMshrMisses::switch_cpus.data 1005254.6256859999
system.l2.demandMshrMisses::total 1006839.2237169999
system.l2.overallMshrMisses::switch_cpus.inst 1584.598031
system.l2.overallMshrMisses::switch_cpus.data 1005254.6256859999
system.l2.overallMshrMisses::total 1006839.2237169999
system.l2.demandMshrMissLatency::switch_cpus.inst 128984673.33949998
system.l2.demandMshrMissLatency::switch_cpus.data 81333992519.5325
system.l2.demandMshrMissLatency::total 81462977192.872
system.l2.overallMshrMissLatency::switch_cpus.inst 128984673.33949998
system.l2.overallMshrMissLatency::switch_cpus.data 81333992519.5325
system.l2.overallMshrMissLatency::total 81462977192.872
system.l2.demandMshrMissRate::switch_cpus.inst 0.003005859487
system.l2.demandMshrMissRate::switch_cpus.data 0.36605691891799996
system.l2.demandMshrMissRate::total 0.30742201124699997
system.l2.overallMshrMissRate::switch_cpus.inst 0.003005859487
system.l2.overallMshrMissRate::switch_cpus.data 0.36605691891799996
system.l2.overallMshrMissRate::total 0.30742201124699997
system.l2.demandAvgMshrMissLatency::switch_cpus.inst 81464.24655698439
system.l2.demandAvgMshrMissLatency::switch_cpus.data 80852.80833501229
system.l2.demandAvgMshrMissLatency::total 80853.54240101672
system.l2.overallAvgMshrMissLatency::switch_cpus.inst 81464.24655698439
system.l2.overallAvgMshrMissLatency::switch_cpus.data 80852.80833501229
system.l2.overallAvgMshrMissLatency::total 80853.54240101672
system.l2.replacements 1008126.482596
system.l2.InvalidateReq.hits::switch_cpus.data 9.218683
system.l2.InvalidateReq.hits::total 9.218683
system.l2.InvalidateReq.accesses::switch_cpus.data 9.407703
system.l2.InvalidateReq.accesses::total 9.407703
system.l2.ReadCleanReq.hits::switch_cpus.inst 528397.294495
system.l2.ReadCleanReq.hits::total 528397.294495
system.l2.ReadCleanReq.misses::cpu.inst 2.812457
system.l2.ReadCleanReq.misses::switch_cpus.inst 1584.598031
system.l2.ReadCleanReq.misses::total 1584.598031
system.l2.ReadCleanReq.missLatency::switch_cpus.inst 144830653.64949998
system.l2.ReadCleanReq.missLatency::total 144830653.64949998
system.l2.ReadCleanReq.accesses::cpu.inst 2.812457
system.l2.ReadCleanReq.accesses::switch_cpus.inst 529981.8925259999
system.l2.ReadCleanReq.accesses::total 529981.8925259999
system.l2.ReadCleanReq.missRate::cpu.inst 0.9999990000000001
system.l2.ReadCleanReq.missRate::switch_cpus.inst 0.003005859487
system.l2.ReadCleanReq.missRate::total 0.003005859487
system.l2.ReadCleanReq.avgMissLatency::switch_cpus.inst 91464.2365569844
system.l2.ReadCleanReq.avgMissLatency::total 91464.2365569844
system.l2.ReadCleanReq.mshrMisses::switch_cpus.inst 1584.598031
system.l2.ReadCleanReq.mshrMisses::total 1584.598031
system.l2.ReadCleanReq.mshrMissLatency::switch_cpus.inst 128984673.33949998
system.l2.ReadCleanReq.mshrMissLatency::total 128984673.33949998
system.l2.ReadCleanReq.mshrMissRate::switch_cpus.inst 0.003005859487
system.l2.ReadCleanReq.mshrMissRate::total 0.003005859487
system.l2.ReadCleanReq.avgMshrMissLatency::switch_cpus.inst 81464.24655698439
system.l2.ReadCleanReq.avgMshrMissLatency::total 81464.24655698439
system.l2.ReadExReq.hits::switch_cpus.data 207019.67083
system.l2.ReadExReq.hits::total 207019.67083
system.l2.ReadExReq.misses::switch_cpus.data 93654.164434
system.l2.ReadExReq.misses::total 93654.164434
system.l2.ReadExReq.missLatency::switch_cpus.data 8584107315.223499
system.l2.ReadExReq.missLatency::total 8584107315.223499
system.l2.ReadExReq.accesses::switch_cpus.data 300673.835264
system.l2.ReadExReq.accesses::total 300673.835264
system.l2.ReadExReq.missRate::switch_cpus.data 0.31064866599499996
system.l2.ReadExReq.missRate::total 0.31064866599499996
system.l2.ReadExReq.avgMissLatency::switch_cpus.data 91590.6020318847
system.l2.ReadExReq.avgMissLatency::total 91590.6020318847
system.l2.ReadExReq.mshrMisses::switch_cpus.data 93654.164434
system.l2.ReadExReq.mshrMisses::total 93654.164434
system.l2.ReadExReq.mshrMissLatency::switch_cpus.data 7647565670.883501
system.l2.ReadExReq.mshrMissLatency::total 7647565670.883501
system.l2.ReadExReq.mshrMissRate::switch_cpus.data 0.31064866599499996
system.l2.ReadExReq.mshrMissRate::total 0.31064866599499996
system.l2.ReadExReq.avgMshrMissLatency::switch_cpus.data 81590.6120318847
system.l2.ReadExReq.avgMshrMissLatency::total 81590.6120318847
system.l2.ReadSharedReq.hits::switch_cpus.data 1524057.877232
system.l2.ReadSharedReq.hits::total 1524057.877232
system.l2.ReadSharedReq.misses::cpu.data 3.5215299999999994
system.l2.ReadSharedReq.misses::switch_cpus.data 911600.4612520002
system.l2.ReadSharedReq.misses::total 911600.4612520002
system.l2.ReadSharedReq.missLatency::switch_cpus.data 82802431461.16899
system.l2.ReadSharedReq.missLatency::total 82802431461.16899
system.l2.ReadSharedReq.accesses::cpu.data 3.5215299999999994
system.l2.ReadSharedReq.accesses::switch_cpus.data 2435658.338484
system.l2.ReadSharedReq.accesses::total 2435658.338484
system.l2.ReadSharedReq.missRate::cpu.data 0.9999990000000001
system.l2.ReadSharedReq.missRate::switch_cpus.data 0.372935501107
system.l2.ReadSharedReq.missRate::total 0.372935501107
system.l2.ReadSharedReq.avgMissLatency::switch_cpus.data 90776.84766232582
system.l2.ReadSharedReq.avgMissLatency::total 90776.84766232582
system.l2.ReadSharedReq.mshrMisses::switch_cpus.data 911600.4612520002
system.l2.ReadSharedReq.mshrMisses::total 911600.4612520002
system.l2.ReadSharedReq.mshrMissLatency::switch_cpus.data 73686426848.649
system.l2.ReadSharedReq.mshrMissLatency::total 73686426848.649
system.l2.ReadSharedReq.mshrMissRate::switch_cpus.data 0.372935501107
system.l2.ReadSharedReq.mshrMissRate::total 0.372935501107
system.l2.ReadSharedReq.avgMshrMissLatency::switch_cpus.data 80776.85766232581
system.l2.ReadSharedReq.avgMshrMissLatency::total 80776.85766232581
system.l2.WritebackClean.hits::writebacks 529922.201088
system.l2.WritebackClean.hits::total 529922.201088
system.l2.WritebackClean.accesses::writebacks 529922.201088
system.l2.WritebackClean.accesses::total 529922.201088
system.l2.WritebackDirty.hits::writebacks 1575673.205992
system.l2.WritebackDirty.hits::total 1575673.205992
system.l2.WritebackDirty.accesses::writebacks 1575673.205992
system.l2.WritebackDirty.accesses::total 1575673.205992
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 110110809034.36499
system.l2.tags.tagsInUse 32697.959928309843
system.l2.tags.totalRefs 6893867.517139001
system.l2.tags.sampledRefs 1040873.729786
system.l2.tags.avgRefs 7.1013797912299985
system.l2.tags.warmupTick 0.0
system.l2.tags.occupancies::writebacks 76.287571882509
system.l2.tags.occupancies::cpu.inst 1.268228206877
system.l2.tags.occupancies::cpu.data 2.3356042361280003
system.l2.tags.occupancies::switch_cpus.inst 236.07005523948402
system.l2.tags.occupancies::switch_cpus.data 32382.67268212798
system.l2.tags.avgOccs::writebacks 0.002328165145
system.l2.tags.avgOccs::cpu.inst 3.8542027999999994e-05
system.l2.tags.avgOccs::cpu.data 7.127055e-05
system.l2.tags.avgOccs::switch_cpus.inst 0.007204239902
system.l2.tags.avgOccs::switch_cpus.data 0.9882408515189999
system.l2.tags.avgOccs::total 0.9978626623719999
system.l2.tags.occupanciesTaskId::1024 32738.028507000003
system.l2.tags.ageTaskId_1024::0 83.913526
system.l2.tags.ageTaskId_1024::1 848.8795889999999
system.l2.tags.ageTaskId_1024::2 8183.234512
system.l2.tags.ageTaskId_1024::3 22593.216551999998
system.l2.tags.ageTaskId_1024::4 1028.784328
system.l2.tags.ratioOccsTaskId::1024 0.999085343283
system.l2.tags.tagAccesses 53254731.357984
system.l2.tags.dataAccesses 53254731.357984
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 110110809034.36499
system.mem_ctrls.avgPriority_writebacks::samples 461715.13925600005
system.mem_ctrls.avgPriority_switch_cpus.inst::samples 1584.598031
system.mem_ctrls.avgPriority_switch_cpus.data::samples 1005052.1546990001
system.mem_ctrls.priorityMinLatency 1.8749981249999997e-08
system.mem_ctrls.priorityMaxLatency 0.0002543153192835
system.mem_ctrls.numReadWriteTurnArounds 28298.735417999997
system.mem_ctrls.numWriteReadTurnArounds 28298.735417999997
system.mem_ctrls.numStayReadState 2393914.618034
system.mem_ctrls.numStayWriteState 434106.14832100004
system.mem_ctrls.readReqs 1006838.488752
system.mem_ctrls.writeReqs 461715.13925600005
system.mem_ctrls.readBursts 1006838.488752
system.mem_ctrls.writeBursts 461715.13925600005
system.mem_ctrls.servicedByWrQ 201.736022
system.mem_ctrls.mergedWrBursts 0.0
system.mem_ctrls.neitherReadNorWriteReqs 0.0
system.mem_ctrls.avgRdQLen 1.33323457
system.mem_ctrls.avgWrQLen 25.498110750000002
system.mem_ctrls.numRdRetry 0.0
system.mem_ctrls.numWrRetry 0.0
system.mem_ctrls.readPktSize::0 0.0
system.mem_ctrls.readPktSize::1 0.0
system.mem_ctrls.readPktSize::2 0.0
system.mem_ctrls.readPktSize::3 0.0
system.mem_ctrls.readPktSize::4 0.0
system.mem_ctrls.readPktSize::5 0.0
system.mem_ctrls.readPktSize::6 1006838.488752
system.mem_ctrls.writePktSize::0 0.0
system.mem_ctrls.writePktSize::1 0.0
system.mem_ctrls.writePktSize::2 0.0
system.mem_ctrls.writePktSize::3 0.0
system.mem_ctrls.writePktSize::4 0.0
system.mem_ctrls.writePktSize::5 0.0
system.mem_ctrls.writePktSize::6 461715.13925600005
system.mem_ctrls.rdQLenPdf::0 718077.424708
system.mem_ctrls.rdQLenPdf::1 204615.789758
system.mem_ctrls.rdQLenPdf::2 66707.908848
system.mem_ctrls.rdQLenPdf::3 17230.570315
system.mem_ctrls.rdQLenPdf::4 4.900925
system.mem_ctrls.rdQLenPdf::5 0.158176
system.mem_ctrls.rdQLenPdf::6 0.0
system.mem_ctrls.rdQLenPdf::7 0.0
system.mem_ctrls.rdQLenPdf::8 0.0
system.mem_ctrls.rdQLenPdf::9 0.0
system.mem_ctrls.rdQLenPdf::10 0.0
system.mem_ctrls.rdQLenPdf::11 0.0
system.mem_ctrls.rdQLenPdf::12 0.0
system.mem_ctrls.rdQLenPdf::13 0.0
system.mem_ctrls.rdQLenPdf::14 0.0
system.mem_ctrls.rdQLenPdf::15 0.0
system.mem_ctrls.rdQLenPdf::16 0.0
system.mem_ctrls.rdQLenPdf::17 0.0
system.mem_ctrls.rdQLenPdf::18 0.0
system.mem_ctrls.rdQLenPdf::19 0.0
system.mem_ctrls.rdQLenPdf::20 0.0
system.mem_ctrls.rdQLenPdf::21 0.0
system.mem_ctrls.rdQLenPdf::22 0.0
system.mem_ctrls.rdQLenPdf::23 0.0
system.mem_ctrls.rdQLenPdf::24 0.0
system.mem_ctrls.rdQLenPdf::25 0.0
system.mem_ctrls.rdQLenPdf::26 0.0
system.mem_ctrls.rdQLenPdf::27 0.0
system.mem_ctrls.rdQLenPdf::28 0.0
system.mem_ctrls.rdQLenPdf::29 0.0
system.mem_ctrls.rdQLenPdf::30 0.0
system.mem_ctrls.rdQLenPdf::31 0.0
system.mem_ctrls.wrQLenPdf::0 0.002908
system.mem_ctrls.wrQLenPdf::1 0.002908
system.mem_ctrls.wrQLenPdf::2 0.002908
system.mem_ctrls.wrQLenPdf::3 0.002908
system.mem_ctrls.wrQLenPdf::4 0.002908
system.mem_ctrls.wrQLenPdf::5 0.002908
system.mem_ctrls.wrQLenPdf::6 0.002908
system.mem_ctrls.wrQLenPdf::7 0.002908
system.mem_ctrls.wrQLenPdf::8 0.002908
system.mem_ctrls.wrQLenPdf::9 0.002908
system.mem_ctrls.wrQLenPdf::10 0.002908
system.mem_ctrls.wrQLenPdf::11 0.002908
system.mem_ctrls.wrQLenPdf::12 0.002908
system.mem_ctrls.wrQLenPdf::13 0.002908
system.mem_ctrls.wrQLenPdf::14 0.002908
system.mem_ctrls.wrQLenPdf::15 3893.045575
system.mem_ctrls.wrQLenPdf::16 4244.677393
system.mem_ctrls.wrQLenPdf::17 23479.885791
system.mem_ctrls.wrQLenPdf::18 27425.487903999998
system.mem_ctrls.wrQLenPdf::19 28266.842951
system.mem_ctrls.wrQLenPdf::20 28458.130323999998
system.mem_ctrls.wrQLenPdf::21 28548.949414000002
system.mem_ctrls.wrQLenPdf::22 28614.870677
system.mem_ctrls.wrQLenPdf::23 28645.565674999998
system.mem_ctrls.wrQLenPdf::24 28635.250898999995
system.mem_ctrls.wrQLenPdf::25 28632.042801
system.mem_ctrls.wrQLenPdf::26 28626.508984
system.mem_ctrls.wrQLenPdf::27 28740.205342
system.mem_ctrls.wrQLenPdf::28 28932.513746999997
system.mem_ctrls.wrQLenPdf::29 30059.656875999997
system.mem_ctrls.wrQLenPdf::30 29392.643466
system.mem_ctrls.wrQLenPdf::31 28714.135828000006
system.mem_ctrls.wrQLenPdf::32 28342.570466999998
system.mem_ctrls.wrQLenPdf::33 55.403299000000004
system.mem_ctrls.wrQLenPdf::34 6.099347999999999
system.mem_ctrls.wrQLenPdf::35 0.608875
system.mem_ctrls.wrQLenPdf::36 0.0
system.mem_ctrls.wrQLenPdf::37 0.0
system.mem_ctrls.wrQLenPdf::38 0.0
system.mem_ctrls.wrQLenPdf::39 0.0
system.mem_ctrls.wrQLenPdf::40 0.0
system.mem_ctrls.wrQLenPdf::41 0.0
system.mem_ctrls.wrQLenPdf::42 0.0
system.mem_ctrls.wrQLenPdf::43 0.0
system.mem_ctrls.wrQLenPdf::44 0.0
system.mem_ctrls.wrQLenPdf::45 0.0
system.mem_ctrls.wrQLenPdf::46 0.0
system.mem_ctrls.wrQLenPdf::47 0.0
system.mem_ctrls.wrQLenPdf::48 0.0
system.mem_ctrls.wrQLenPdf::49 0.0
system.mem_ctrls.wrQLenPdf::50 0.0
system.mem_ctrls.wrQLenPdf::51 0.0
system.mem_ctrls.wrQLenPdf::52 0.0
system.mem_ctrls.wrQLenPdf::53 0.0
system.mem_ctrls.wrQLenPdf::54 0.0
system.mem_ctrls.wrQLenPdf::55 0.0
system.mem_ctrls.wrQLenPdf::56 0.0
system.mem_ctrls.wrQLenPdf::57 0.0
system.mem_ctrls.wrQLenPdf::58 0.0
system.mem_ctrls.wrQLenPdf::59 0.0
system.mem_ctrls.wrQLenPdf::60 0.0
system.mem_ctrls.wrQLenPdf::61 0.0
system.mem_ctrls.wrQLenPdf::62 0.0
system.mem_ctrls.wrQLenPdf::63 0.0
system.mem_ctrls.rdPerTurnAround::samples 28298.735417999997
system.mem_ctrls.rdPerTurnAround::mean 35.496927670371996
system.mem_ctrls.rdPerTurnAround::gmean 34.763542026888004
system.mem_ctrls.rdPerTurnAround::stdev 8.772479663503999
system.mem_ctrls.rdPerTurnAround::0-511 1994.355407
system.mem_ctrls.rdPerTurnAround::512-1023 3.1402569999999996
system.mem_ctrls.rdPerTurnAround::1024-1535 0.418613
system.mem_ctrls.rdPerTurnAround::13824-14335 0.08012
system.mem_ctrls.rdPerTurnAround::total 28298.735417999997
system.mem_ctrls.wrPerTurnAround::samples 28298.735417999997
system.mem_ctrls.wrPerTurnAround::mean 16.276000803524
system.mem_ctrls.wrPerTurnAround::gmean 16.259206473829
system.mem_ctrls.wrPerTurnAround::stdev 0.76375826886
system.mem_ctrls.wrPerTurnAround::16 23940.827751
system.mem_ctrls.wrPerTurnAround::17 385.03745999999995
system.mem_ctrls.wrPerTurnAround::18 3436.1152359999996
system.mem_ctrls.wrPerTurnAround::19 479.472978
system.mem_ctrls.wrPerTurnAround::20 52.47601
system.mem_ctrls.wrPerTurnAround::total 28298.735417999997
system.mem_ctrls.bytesReadWrQ 12911.105408
system.mem_ctrls.bytesReadSys 64437663.280128
system.mem_ctrls.bytesWrittenSys 29549768.912384003
system.mem_ctrls.avgRdBWSys 583747627.7531075
system.mem_ctrls.avgWrBWSys 267698814.05342257
system.mem_ctrls.totGap 110110895392.5205
system.mem_ctrls.avgGap 85162.36260112
system.mem_ctrls.requestorReadBytes::switch_cpus.inst 101414.273984
system.mem_ctrls.requestorReadBytes::switch_cpus.data 64323337.900736004
system.mem_ctrls.requestorWriteBytes::writebacks 29549425.286208
system.mem_ctrls.requestorReadRate::switch_cpus.inst 920052.1776166591
system.mem_ctrls.requestorReadRate::switch_cpus.data 582710533.7939527
system.mem_ctrls.requestorWriteRate::writebacks 267695627.85553735
system.mem_ctrls.requestorReadAccesses::switch_cpus.inst 1584.598031
system.mem_ctrls.requestorReadAccesses::switch_cpus.data 1005253.890721
system.mem_ctrls.requestorWriteAccesses::writebacks 461715.13925600005
system.mem_ctrls.requestorReadTotalLat::switch_cpus.inst 63603045.188999996
system.mem_ctrls.requestorReadTotalLat::switch_cpus.data 39848329598.07449
system.mem_ctrls.requestorWriteTotalLat::writebacks 2686028045824.145
system.mem_ctrls.requestorReadAvgLat::switch_cpus.inst 40203.435694759995
system.mem_ctrls.requestorReadAvgLat::switch_cpus.data 39585.07074676
system.mem_ctrls.requestorWriteAvgLat::writebacks 5936427.256441739
system.mem_ctrls.dram.bytesRead::cpu.inst 179.997248
system.mem_ctrls.dram.bytesRead::cpu.data 293.064384
system.mem_ctrls.dram.bytesRead::switch_cpus.inst 101414.273984
system.mem_ctrls.dram.bytesRead::switch_cpus.data 64336249.006144
system.mem_ctrls.dram.bytesRead::total 64437663.280128
system.mem_ctrls.dram.bytesInstRead::cpu.inst 179.997248
system.mem_ctrls.dram.bytesInstRead::switch_cpus.inst 101414.273984
system.mem_ctrls.dram.bytesInstRead::total 101414.273984
system.mem_ctrls.dram.bytesWritten::writebacks 29549768.912384003
system.mem_ctrls.dram.bytesWritten::total 29549768.912384003
system.mem_ctrls.dram.numReads::cpu.inst 2.812457
system.mem_ctrls.dram.numReads::cpu.data 4.579131
system.mem_ctrls.dram.numReads::switch_cpus.inst 1584.598031
system.mem_ctrls.dram.numReads::switch_cpus.data 1005253.890721
system.mem_ctrls.dram.numReads::total 1006838.488752
system.mem_ctrls.dram.numWrites::writebacks 461715.13925600005
system.mem_ctrls.dram.numWrites::total 461715.13925600005
system.mem_ctrls.dram.bwRead::cpu.inst 16272.207791
system.mem_ctrls.dram.bwRead::cpu.data 26562.647324999998
system.mem_ctrls.dram.bwRead::switch_cpus.inst 920052.094815
system.mem_ctrls.dram.bwRead::switch_cpus.data 582827575.5342641
system.mem_ctrls.dram.bwRead::total 583747627.878726
system.mem_ctrls.dram.bwInstRead::cpu.inst 16272.207791
system.mem_ctrls.dram.bwInstRead::switch_cpus.inst 920052.094815
system.mem_ctrls.dram.bwInstRead::total 920052.094815
system.mem_ctrls.dram.bwWrite::writebacks 267698813.923651
system.mem_ctrls.dram.bwWrite::total 267698813.923651
system.mem_ctrls.dram.bwTotal::writebacks 267698813.923651
system.mem_ctrls.dram.bwTotal::cpu.inst 16272.207791
system.mem_ctrls.dram.bwTotal::cpu.data 26562.647324999998
system.mem_ctrls.dram.bwTotal::switch_cpus.inst 920052.094815
system.mem_ctrls.dram.bwTotal::switch_cpus.data 582827575.5342641
system.mem_ctrls.dram.bwTotal::total 851446441.901824
system.mem_ctrls.dram.readBursts 1006636.75273
system.mem_ctrls.dram.writeBursts 461709.770097
system.mem_ctrls.dram.perBankRdBursts::0 61613.144099
system.mem_ctrls.dram.perBankRdBursts::1 62448.202968
system.mem_ctrls.dram.perBankRdBursts::2 63861.460053999996
system.mem_ctrls.dram.perBankRdBursts::3 63699.866857
system.mem_ctrls.dram.perBankRdBursts::4 63596.597527000005
system.mem_ctrls.dram.perBankRdBursts::5 64988.716319
system.mem_ctrls.dram.perBankRdBursts::6 65495.306114
system.mem_ctrls.dram.perBankRdBursts::7 64366.642565999995
system.mem_ctrls.dram.perBankRdBursts::8 62838.866966999994
system.mem_ctrls.dram.perBankRdBursts::9 62354.332247
system.mem_ctrls.dram.perBankRdBursts::10 61926.015747
system.mem_ctrls.dram.perBankRdBursts::11 63215.05899700001
system.mem_ctrls.dram.perBankRdBursts::12 63221.684158000004
system.mem_ctrls.dram.perBankRdBursts::13 61352.06361399999
system.mem_ctrls.dram.perBankRdBursts::14 61176.29060200001
system.mem_ctrls.dram.perBankRdBursts::15 60482.503894
system.mem_ctrls.dram.perBankWrBursts::0 27921.523586999996
system.mem_ctrls.dram.perBankWrBursts::1 28750.903108
system.mem_ctrls.dram.perBankWrBursts::2 29769.974007000004
system.mem_ctrls.dram.perBankWrBursts::3 29820.205718999998
system.mem_ctrls.dram.perBankWrBursts::4 29826.779129999995
system.mem_ctrls.dram.perBankWrBursts::5 29998.124463
system.mem_ctrls.dram.perBankWrBursts::6 30520.424700999996
system.mem_ctrls.dram.perBankWrBursts::7 29518.180694
system.mem_ctrls.dram.perBankWrBursts::8 28257.69687
system.mem_ctrls.dram.perBankWrBursts::9 28059.890612000003
system.mem_ctrls.dram.perBankWrBursts::10 27752.659992
system.mem_ctrls.dram.perBankWrBursts::11 28818.990288
system.mem_ctrls.dram.perBankWrBursts::12 29390.633516
system.mem_ctrls.dram.perBankWrBursts::13 28033.542267999997
system.mem_ctrls.dram.perBankWrBursts::14 27771.800238000003
system.mem_ctrls.dram.perBankWrBursts::15 27498.440903999995
system.mem_ctrls.dram.totQLat 21037493529.576
system.mem_ctrls.dram.totBusLat 5033183763.65
system.mem_ctrls.dram.totMemAccLat 39911932643.263504
system.mem_ctrls.dram.avgQLat 20843.74896351
system.mem_ctrls.dram.avgBusLat 4999.995
system.mem_ctrls.dram.avgMemAccLat 39593.730213509996
system.mem_ctrls.dram.readRowHits 524716.984832
system.mem_ctrls.dram.writeRowHits 26612.447285999995
system.mem_ctrls.dram.readRowHitRate 52.26490121
system.mem_ctrls.dram.writeRowHitRate 5.98351197
system.mem_ctrls.dram.bytesPerActivate::samples 917018.148407
system.mem_ctrls.dram.bytesPerActivate::mean 103.72613976826099
system.mem_ctrls.dram.bytesPerActivate::gmean 83.37892374843001
system.mem_ctrls.dram.bytesPerActivate::stdev 110.69366623788102
system.mem_ctrls.dram.bytesPerActivate::0-127 703686.363519
system.mem_ctrls.dram.bytesPerActivate::128-255 147075.88322199997
system.mem_ctrls.dram.bytesPerActivate::256-383 37928.652844
system.mem_ctrls.dram.bytesPerActivate::384-511 10243.389709000001
system.mem_ctrls.dram.bytesPerActivate::512-639 5811.935848
system.mem_ctrls.dram.bytesPerActivate::640-767 4679.623903
system.mem_ctrls.dram.bytesPerActivate::768-895 3239.1634750000003
system.mem_ctrls.dram.bytesPerActivate::896-1023 2785.011985
system.mem_ctrls.dram.bytesPerActivate::1024-1151 1568.1239019999998
system.mem_ctrls.dram.bytesPerActivate::total 917018.148407
system.mem_ctrls.dram.dramBytesRead 64424752.17472
system.mem_ctrls.dram.dramBytesWritten 29549425.286208
system.mem_ctrls.dram.avgRdBW 583.6305859798799
system.mem_ctrls.dram.avgWrBW 267.695628057477
system.mem_ctrls.dram.peakBW 12799.9872
system.mem_ctrls.dram.busUtil 6.65129753
system.mem_ctrls.dram.busUtilRead 4.56063978
system.mem_ctrls.dram.busUtilWrite 2.0906868299999997
system.mem_ctrls.dram.pageHitRate 37.76314513
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 110110809034.36499
system.mem_ctrls.dram.rank0.actEnergy 3325513866.00846
system.mem_ctrls.dram.rank0.preEnergy 1767553932.6234899
system.mem_ctrls.dram.rank0.readEnergy 3641899346.63856
system.mem_ctrls.dram.rank0.writeEnergy 1232578322.4349802
system.mem_ctrls.dram.rank0.refreshEnergy 8692177596.704163
system.mem_ctrls.dram.rank0.actBackEnergy 47652254403.809616
system.mem_ctrls.dram.rank0.preBackEnergy 2154336554.42928
system.mem_ctrls.dram.rank0.actPowerDownEnergy 0.0
system.mem_ctrls.dram.rank0.prePowerDownEnergy 0.0
system.mem_ctrls.dram.rank0.selfRefreshEnergy 0.0
system.mem_ctrls.dram.rank0.totalEnergy 68466314022.648544
system.mem_ctrls.dram.rank0.averagePower 621.434590546667
system.mem_ctrls.dram.rank0.totalIdleTime 0.0
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE 5186453259.7005005
system.mem_ctrls.dram.rank0.pwrStateTime::REF 3676894076.44
system.mem_ctrls.dram.rank0.pwrStateTime::SREF 0.0
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN 0.0
system.mem_ctrls.dram.rank0.pwrStateTime::ACT 101247461698.22449
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN 0.0
system.mem_ctrls.dram.rank1.actEnergy 3221988161.6538
system.mem_ctrls.dram.rank1.preEnergy 1712529940.581075
system.mem_ctrls.dram.rank1.readEnergy 3545487067.85364
system.mem_ctrls.dram.rank1.writeEnergy 1177546677.47136
system.mem_ctrls.dram.rank1.refreshEnergy 8692177596.704163
system.mem_ctrls.dram.rank1.actBackEnergy 47608597083.10833
system.mem_ctrls.dram.rank1.preBackEnergy 2191100613.9672003
system.mem_ctrls.dram.rank1.actPowerDownEnergy 0.0
system.mem_ctrls.dram.rank1.prePowerDownEnergy 0.0
system.mem_ctrls.dram.rank1.selfRefreshEnergy 0.0
system.mem_ctrls.dram.rank1.totalEnergy 68149427141.33957
system.mem_ctrls.dram.rank1.averagePower 618.553063199399
system.mem_ctrls.dram.rank1.totalIdleTime 0.0
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE 5281698781.84075
system.mem_ctrls.dram.rank1.pwrStateTime::REF 3676894076.44
system.mem_ctrls.dram.rank1.pwrStateTime::SREF 0.0
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN 0.0
system.mem_ctrls.dram.rank1.pwrStateTime::ACT 101152216176.08424
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN 0.0
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 110110809034.36499
system.membus.transDist::ReadResp 913185.0592830001
system.membus.transDist::WritebackDirty 461715.13925600005
system.membus.transDist::CleanEvict 544965.251907
system.membus.transDist::ReadExReq 93653.429469
system.membus.transDist::ReadExResp 93653.429469
system.membus.transDist::ReadSharedReq 913185.0592830001
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls.port 3020364.034184
system.membus.pktCount::total 3020364.034184
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port 93987432.19251199
system.membus.pktSize::total 93987432.19251199
system.membus.snoops 0.0
system.membus.snoopTraffic 0.0
system.membus.snoopFanout::samples 1006845.154269
system.membus.snoopFanout::mean 0.0
system.membus.snoopFanout::stdev 0.0
system.membus.snoopFanout::underflows 0.0
system.membus.snoopFanout::0 1006845.154269
system.membus.snoopFanout::1 0.0
system.membus.snoopFanout::overflows 0.0
system.membus.snoopFanout::min_value 0.0
system.membus.snoopFanout::max_value 0.0
system.membus.snoopFanout::total 1006845.154269
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 110110809034.36499
system.membus.reqLayer0.occupancy 4085391629.326
system.membus.reqLayer0.utilization 0.0
system.membus.respLayer1.occupancy 5424944662.304999
system.membus.respLayer1.utilization 0.0149639
system.membus.snoop_filter.totRequests 2013525.5454319995
system.membus.snoop_filter.hitSingleRequests 1006725.141124
system.membus.snoop_filter.hitMultiRequests 0.0
system.membus.snoop_filter.totSnoops 0.0
system.membus.snoop_filter.hitSingleSnoops 0.0
system.membus.snoop_filter.hitMultiSnoops 0.0
system.switch_cpus.numCycles 220221618.06873
system.switch_cpus.cpi 2.1861691367350002
system.switch_cpus.ipc 0.458455309851
system.switch_cpus.numWorkItemsStarted 0.0
system.switch_cpus.numWorkItemsCompleted 0.0
system.switch_cpus.instsAdded 135102847.25324
system.switch_cpus.nonSpecInstsAdded 10.036189
system.switch_cpus.instsIssued 129989606.204308
system.switch_cpus.squashedInstsIssued 45710.538152
system.switch_cpus.squashedInstsExamined 19234869.630925998
system.switch_cpus.squashedOperandsExamined 13477920.539766999
system.switch_cpus.squashedNonSpecRemoved 8.700945
system.switch_cpus.numIssuedDist::samples 217251307.799927
system.switch_cpus.numIssuedDist::mean 0.599576033006
system.switch_cpus.numIssuedDist::stdev 1.109902720889
system.switch_cpus.numIssuedDist::underflows 0.0
system.switch_cpus.numIssuedDist::0 152408733.33755296
system.switch_cpus.numIssuedDist::1 27120578.243878998
system.switch_cpus.numIssuedDist::2 20162719.275186
system.switch_cpus.numIssuedDist::3 11219872.731105
system.switch_cpus.numIssuedDist::4 4054827.232674
system.switch_cpus.numIssuedDist::5 1447356.3325419999
system.switch_cpus.numIssuedDist::6 529085.689643
system.switch_cpus.numIssuedDist::7 211713.173282
system.switch_cpus.numIssuedDist::8 96421.784063
system.switch_cpus.numIssuedDist::overflows 0.0
system.switch_cpus.numIssuedDist::min_value 0.0
system.switch_cpus.numIssuedDist::max_value 7.999992000000001
system.switch_cpus.numIssuedDist::total 217251307.799927
system.switch_cpus.statFuBusy::No_OpClass 0.0
system.switch_cpus.statFuBusy::IntAlu 0.0
system.switch_cpus.statFuBusy::IntMult 2.8047560000000002
system.switch_cpus.statFuBusy::IntDiv 0.0
system.switch_cpus.statFuBusy::FloatAdd 0.0
system.switch_cpus.statFuBusy::FloatCmp 0.0
system.switch_cpus.statFuBusy::FloatCvt 0.0
system.switch_cpus.statFuBusy::FloatMult 0.0
system.switch_cpus.statFuBusy::FloatMultAcc 0.0
system.switch_cpus.statFuBusy::FloatDiv 0.0
system.switch_cpus.statFuBusy::FloatMisc 0.0
system.switch_cpus.statFuBusy::FloatSqrt 0.0
system.switch_cpus.statFuBusy::SimdAdd 0.0
system.switch_cpus.statFuBusy::SimdAddAcc 0.0
system.switch_cpus.statFuBusy::SimdAlu 0.0
system.switch_cpus.statFuBusy::SimdCmp 0.0
system.switch_cpus.statFuBusy::SimdCvt 0.0
system.switch_cpus.statFuBusy::SimdMisc 0.0
system.switch_cpus.statFuBusy::SimdMult 0.0
system.switch_cpus.statFuBusy::SimdMultAcc 0.0
system.switch_cpus.statFuBusy::SimdMatMultAcc 0.0
system.switch_cpus.statFuBusy::SimdShift 0.0
system.switch_cpus.statFuBusy::SimdShiftAcc 0.0
system.switch_cpus.statFuBusy::SimdDiv 0.0
system.switch_cpus.statFuBusy::SimdSqrt 0.0
system.switch_cpus.statFuBusy::SimdFloatAdd 0.0
system.switch_cpus.statFuBusy::SimdFloatAlu 0.0
system.switch_cpus.statFuBusy::SimdFloatCmp 0.0
system.switch_cpus.statFuBusy::SimdFloatCvt 0.0
system.switch_cpus.statFuBusy::SimdFloatDiv 0.0
system.switch_cpus.statFuBusy::SimdFloatMisc 0.0
system.switch_cpus.statFuBusy::SimdFloatMult 0.0
system.switch_cpus.statFuBusy::SimdFloatMultAcc 0.0
system.switch_cpus.statFuBusy::SimdFloatMatMultAcc 0.0
system.switch_cpus.statFuBusy::SimdFloatSqrt 0.0
system.switch_cpus.statFuBusy::SimdReduceAdd 0.0
system.switch_cpus.statFuBusy::SimdReduceAlu 0.0
system.switch_cpus.statFuBusy::SimdReduceCmp 0.0
system.switch_cpus.statFuBusy::SimdFloatReduceAdd 0.0
system.switch_cpus.statFuBusy::SimdFloatReduceCmp 0.0
system.switch_cpus.statFuBusy::SimdAes 0.0
system.switch_cpus.statFuBusy::SimdAesMix 0.0
system.switch_cpus.statFuBusy::SimdSha1Hash 0.0
system.switch_cpus.statFuBusy::SimdSha1Hash2 0.0
system.switch_cpus.statFuBusy::SimdSha256Hash 0.0
system.switch_cpus.statFuBusy::SimdSha256Hash2 0.0
system.switch_cpus.statFuBusy::SimdShaSigma2 0.0
system.switch_cpus.statFuBusy::SimdShaSigma3 0.0
system.switch_cpus.statFuBusy::SimdPredAlu 0.0
system.switch_cpus.statFuBusy::Matrix 0.0
system.switch_cpus.statFuBusy::MatrixMov 0.0
system.switch_cpus.statFuBusy::MatrixOP 0.0
system.switch_cpus.statFuBusy::MemRead 91498.00823499999
system.switch_cpus.statFuBusy::MemWrite 10206.220421
system.switch_cpus.statFuBusy::FloatMemRead 0.0
system.switch_cpus.statFuBusy::FloatMemWrite 0.0
system.switch_cpus.statFuBusy::IprAccess 0.0
system.switch_cpus.statFuBusy::InstPrefetch 0.0
system.switch_cpus.statFuBusy::SimdUnitStrideLoad 0.0
system.switch_cpus.statFuBusy::SimdUnitStrideStore 0.0
system.switch_cpus.statFuBusy::SimdUnitStrideMaskLoad 0.0
system.switch_cpus.statFuBusy::SimdUnitStrideMaskStore 0.0
system.switch_cpus.statFuBusy::SimdStridedLoad 0.0
system.switch_cpus.statFuBusy::SimdStridedStore 0.0
system.switch_cpus.statFuBusy::SimdIndexedLoad 0.0
system.switch_cpus.statFuBusy::SimdIndexedStore 0.0
system.switch_cpus.statFuBusy::SimdWholeRegisterLoad 0.0
system.switch_cpus.statFuBusy::SimdWholeRegisterStore 0.0
system.switch_cpus.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad 0.0
system.switch_cpus.statFuBusy::SimdUnitStrideSegmentedLoad 0.0
system.switch_cpus.statFuBusy::SimdUnitStrideSegmentedStore 0.0
system.switch_cpus.statFuBusy::SimdExt 0.0
system.switch_cpus.statFuBusy::SimdFloatExt 0.0
system.switch_cpus.statFuBusy::SimdConfig 0.0
system.switch_cpus.statIssuedInstType_0::No_OpClass 18174.303773
system.switch_cpus.statIssuedInstType_0::IntAlu 76539164.289352
system.switch_cpus.statIssuedInstType_0::IntMult 192189.833711
system.switch_cpus.statIssuedInstType_0::IntDiv 118.61100900000001
system.switch_cpus.statIssuedInstType_0::FloatAdd 7.966761999999999
system.switch_cpus.statIssuedInstType_0::FloatCmp 122193.317957
system.switch_cpus.statIssuedInstType_0::FloatCvt 163500.749687
system.switch_cpus.statIssuedInstType_0::FloatMult 122036.642015
system.switch_cpus.statIssuedInstType_0::FloatMultAcc 7.774833999999999
system.switch_cpus.statIssuedInstType_0::FloatDiv 8.806437
system.switch_cpus.statIssuedInstType_0::FloatMisc 384907.677585
system.switch_cpus.statIssuedInstType_0::FloatSqrt 0.0
system.switch_cpus.statIssuedInstType_0::SimdAdd 134.09096499999998
system.switch_cpus.statIssuedInstType_0::SimdAddAcc 0.0
system.switch_cpus.statIssuedInstType_0::SimdAlu 1323.4303060000002
system.switch_cpus.statIssuedInstType_0::SimdCmp 36696.282411
system.switch_cpus.statIssuedInstType_0::SimdCvt 64767.959325
system.switch_cpus.statIssuedInstType_0::SimdMisc 78602.346007
system.switch_cpus.statIssuedInstType_0::SimdMult 0.0
system.switch_cpus.statIssuedInstType_0::SimdMultAcc 0.0
system.switch_cpus.statIssuedInstType_0::SimdMatMultAcc 0.0
system.switch_cpus.statIssuedInstType_0::SimdShift 40909.829864
system.switch_cpus.statIssuedInstType_0::SimdShiftAcc 0.0
system.switch_cpus.statIssuedInstType_0::SimdDiv 0.0
system.switch_cpus.statIssuedInstType_0::SimdSqrt 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatAdd 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatAlu 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatCmp 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatCvt 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatDiv 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatMisc 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatMult 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatMultAcc 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatMatMultAcc 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatSqrt 0.0
system.switch_cpus.statIssuedInstType_0::SimdReduceAdd 0.0
system.switch_cpus.statIssuedInstType_0::SimdReduceAlu 0.0
system.switch_cpus.statIssuedInstType_0::SimdReduceCmp 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatReduceAdd 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatReduceCmp 0.0
system.switch_cpus.statIssuedInstType_0::SimdAes 0.0
system.switch_cpus.statIssuedInstType_0::SimdAesMix 0.0
system.switch_cpus.statIssuedInstType_0::SimdSha1Hash 0.0
system.switch_cpus.statIssuedInstType_0::SimdSha1Hash2 0.0
system.switch_cpus.statIssuedInstType_0::SimdSha256Hash 0.0
system.switch_cpus.statIssuedInstType_0::SimdSha256Hash2 0.0
system.switch_cpus.statIssuedInstType_0::SimdShaSigma2 0.0
system.switch_cpus.statIssuedInstType_0::SimdShaSigma3 0.0
system.switch_cpus.statIssuedInstType_0::SimdPredAlu 0.0
system.switch_cpus.statIssuedInstType_0::Matrix 0.0
system.switch_cpus.statIssuedInstType_0::MatrixMov 0.0
system.switch_cpus.statIssuedInstType_0::MatrixOP 0.0
system.switch_cpus.statIssuedInstType_0::MemRead 33451655.440174997
system.switch_cpus.statIssuedInstType_0::MemWrite 18773206.852133
system.switch_cpus.statIssuedInstType_0::FloatMemRead 0.0
system.switch_cpus.statIssuedInstType_0::FloatMemWrite 0.0
system.switch_cpus.statIssuedInstType_0::IprAccess 0.0
system.switch_cpus.statIssuedInstType_0::InstPrefetch 0.0
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideLoad 0.0
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideStore 0.0
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideMaskLoad 0.0
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideMaskStore 0.0
system.switch_cpus.statIssuedInstType_0::SimdStridedLoad 0.0
system.switch_cpus.statIssuedInstType_0::SimdStridedStore 0.0
system.switch_cpus.statIssuedInstType_0::SimdIndexedLoad 0.0
system.switch_cpus.statIssuedInstType_0::SimdIndexedStore 0.0
system.switch_cpus.statIssuedInstType_0::SimdWholeRegisterLoad 0.0
system.switch_cpus.statIssuedInstType_0::SimdWholeRegisterStore 0.0
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad 0.0
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideSegmentedLoad 0.0
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideSegmentedStore 0.0
system.switch_cpus.statIssuedInstType_0::SimdExt 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatExt 0.0
system.switch_cpus.statIssuedInstType_0::SimdConfig 0.0
system.switch_cpus.statIssuedInstType_0::total 129989606.204308
system.switch_cpus.issueRate 0.591440797677
system.switch_cpus.fuBusy 101707.03341200002
system.switch_cpus.fuBusyRate 0.0007821209780000001
system.switch_cpus.intInstQueueReads 473774721.32736504
system.switch_cpus.intInstQueueWrites 152402014.63934797
system.switch_cpus.intInstQueueWakeupAccesses 125407581.613506
system.switch_cpus.fpInstQueueReads 0.0
system.switch_cpus.fpInstQueueWrites 0.0
system.switch_cpus.fpInstQueueWakeupAccesses 0.0
system.switch_cpus.vecInstQueueReads 3603215.9860929996
system.switch_cpus.vecInstQueueWrites 1935712.281007
system.switch_cpus.vecInstQueueWakeupAccesses 1793216.4866350002
system.switch_cpus.intAluAccesses 128289139.198363
system.switch_cpus.fpAluAccesses 0.0
system.switch_cpus.vecAluAccesses 1783999.7355840001
system.switch_cpus.numSquashedInsts 680395.337841
system.switch_cpus.numSwp 0.0
system.switch_cpus.timesIdled 379592.320419
system.switch_cpus.idleCycles 2970310.268803
system.switch_cpus.MemDepUnit__0.insertedLoads 34436396.267946005
system.switch_cpus.MemDepUnit__0.insertedStores 19213892.833318003
system.switch_cpus.MemDepUnit__0.conflictingLoads 12139800.500349998
system.switch_cpus.MemDepUnit__0.conflictingStores 272.670387
system.switch_cpus.MemDepUnit__0.MDPLookups 29706109.708761
system.switch_cpus.MemDepUnit__0.bypassedMDPLookups 4730286.559185
system.switch_cpus.MemDepUnit__0.LFSTReads 0.0
system.switch_cpus.MemDepUnit__0.LFSTWrites 0.0
system.switch_cpus.MemDepUnit__0.PHASTMispredictions 9963710.485003
system.switch_cpus.MemDepUnit__0.PHASTCorrectPredictions 143167.644157
system.switch_cpus.MemDepUnit__0.readsPath1 0.0
system.switch_cpus.MemDepUnit__0.readsPath2 0.0
system.switch_cpus.MemDepUnit__0.readsPath3 0.0
system.switch_cpus.MemDepUnit__0.readsPath4 0.0
system.switch_cpus.MemDepUnit__0.readsPath5 0.0
system.switch_cpus.MemDepUnit__0.readsPath6 0.0
system.switch_cpus.MemDepUnit__0.readsPath7 0.0
system.switch_cpus.MemDepUnit__0.readsPath8 0.0
system.switch_cpus.MemDepUnit__0.writesPath1 0.0
system.switch_cpus.MemDepUnit__0.writesPath2 0.0
system.switch_cpus.MemDepUnit__0.writesPath3 0.0
system.switch_cpus.MemDepUnit__0.writesPath4 0.0
system.switch_cpus.MemDepUnit__0.writesPath5 0.0
system.switch_cpus.MemDepUnit__0.writesPath6 0.0
system.switch_cpus.MemDepUnit__0.writesPath7 0.0
system.switch_cpus.MemDepUnit__0.writesPath8 0.0
system.switch_cpus.MemDepUnit__1.insertedLoads 0.0
system.switch_cpus.MemDepUnit__1.insertedStores 0.0
system.switch_cpus.MemDepUnit__1.conflictingLoads 0.0
system.switch_cpus.MemDepUnit__1.conflictingStores 0.0
system.switch_cpus.MemDepUnit__1.MDPLookups 0.0
system.switch_cpus.MemDepUnit__1.bypassedMDPLookups 0.0
system.switch_cpus.MemDepUnit__1.LFSTReads 0.0
system.switch_cpus.MemDepUnit__1.LFSTWrites 0.0
system.switch_cpus.MemDepUnit__1.PHASTMispredictions 0.0
system.switch_cpus.MemDepUnit__1.PHASTCorrectPredictions 0.0
system.switch_cpus.MemDepUnit__1.readsPath1 0.0
system.switch_cpus.MemDepUnit__1.readsPath2 0.0
system.switch_cpus.MemDepUnit__1.readsPath3 0.0
system.switch_cpus.MemDepUnit__1.readsPath4 0.0
system.switch_cpus.MemDepUnit__1.readsPath5 0.0
system.switch_cpus.MemDepUnit__1.readsPath6 0.0
system.switch_cpus.MemDepUnit__1.readsPath7 0.0
system.switch_cpus.MemDepUnit__1.readsPath8 0.0
system.switch_cpus.MemDepUnit__1.writesPath1 0.0
system.switch_cpus.MemDepUnit__1.writesPath2 0.0
system.switch_cpus.MemDepUnit__1.writesPath3 0.0
system.switch_cpus.MemDepUnit__1.writesPath4 0.0
system.switch_cpus.MemDepUnit__1.writesPath5 0.0
system.switch_cpus.MemDepUnit__1.writesPath6 0.0
system.switch_cpus.MemDepUnit__1.writesPath7 0.0
system.switch_cpus.MemDepUnit__1.writesPath8 0.0
system.switch_cpus.MemDepUnit__2.insertedLoads 0.0
system.switch_cpus.MemDepUnit__2.insertedStores 0.0
system.switch_cpus.MemDepUnit__2.conflictingLoads 0.0
system.switch_cpus.MemDepUnit__2.conflictingStores 0.0
system.switch_cpus.MemDepUnit__2.MDPLookups 0.0
system.switch_cpus.MemDepUnit__2.bypassedMDPLookups 0.0
system.switch_cpus.MemDepUnit__2.LFSTReads 0.0
system.switch_cpus.MemDepUnit__2.LFSTWrites 0.0
system.switch_cpus.MemDepUnit__2.PHASTMispredictions 0.0
system.switch_cpus.MemDepUnit__2.PHASTCorrectPredictions 0.0
system.switch_cpus.MemDepUnit__2.readsPath1 0.0
system.switch_cpus.MemDepUnit__2.readsPath2 0.0
system.switch_cpus.MemDepUnit__2.readsPath3 0.0
system.switch_cpus.MemDepUnit__2.readsPath4 0.0
system.switch_cpus.MemDepUnit__2.readsPath5 0.0
system.switch_cpus.MemDepUnit__2.readsPath6 0.0
system.switch_cpus.MemDepUnit__2.readsPath7 0.0
system.switch_cpus.MemDepUnit__2.readsPath8 0.0
system.switch_cpus.MemDepUnit__2.writesPath1 0.0
system.switch_cpus.MemDepUnit__2.writesPath2 0.0
system.switch_cpus.MemDepUnit__2.writesPath3 0.0
system.switch_cpus.MemDepUnit__2.writesPath4 0.0
system.switch_cpus.MemDepUnit__2.writesPath5 0.0
system.switch_cpus.MemDepUnit__2.writesPath6 0.0
system.switch_cpus.MemDepUnit__2.writesPath7 0.0
system.switch_cpus.MemDepUnit__2.writesPath8 0.0
system.switch_cpus.MemDepUnit__3.insertedLoads 0.0
system.switch_cpus.MemDepUnit__3.insertedStores 0.0
system.switch_cpus.MemDepUnit__3.conflictingLoads 0.0
system.switch_cpus.MemDepUnit__3.conflictingStores 0.0
system.switch_cpus.MemDepUnit__3.MDPLookups 0.0
system.switch_cpus.MemDepUnit__3.bypassedMDPLookups 0.0
system.switch_cpus.MemDepUnit__3.LFSTReads 0.0
system.switch_cpus.MemDepUnit__3.LFSTWrites 0.0
system.switch_cpus.MemDepUnit__3.PHASTMispredictions 0.0
system.switch_cpus.MemDepUnit__3.PHASTCorrectPredictions 0.0
system.switch_cpus.MemDepUnit__3.readsPath1 0.0
system.switch_cpus.MemDepUnit__3.readsPath2 0.0
system.switch_cpus.MemDepUnit__3.readsPath3 0.0
system.switch_cpus.MemDepUnit__3.readsPath4 0.0
system.switch_cpus.MemDepUnit__3.readsPath5 0.0
system.switch_cpus.MemDepUnit__3.readsPath6 0.0
system.switch_cpus.MemDepUnit__3.readsPath7 0.0
system.switch_cpus.MemDepUnit__3.readsPath8 0.0
system.switch_cpus.MemDepUnit__3.writesPath1 0.0
system.switch_cpus.MemDepUnit__3.writesPath2 0.0
system.switch_cpus.MemDepUnit__3.writesPath3 0.0
system.switch_cpus.MemDepUnit__3.writesPath4 0.0
system.switch_cpus.MemDepUnit__3.writesPath5 0.0
system.switch_cpus.MemDepUnit__3.writesPath6 0.0
system.switch_cpus.MemDepUnit__3.writesPath7 0.0
system.switch_cpus.MemDepUnit__3.writesPath8 0.0
system.switch_cpus.branchPred.lookups_0::NoBranch 0.0
system.switch_cpus.branchPred.lookups_0::Return 2735634.043104
system.switch_cpus.branchPred.lookups_0::CallDirect 1293705.533978
system.switch_cpus.branchPred.lookups_0::CallIndirect 1487009.132287
system.switch_cpus.branchPred.lookups_0::DirectCond 18798221.256677996
system.switch_cpus.branchPred.lookups_0::DirectUncond 1482609.3051369998
system.switch_cpus.branchPred.lookups_0::IndirectCond 0.0
system.switch_cpus.branchPred.lookups_0::IndirectUncond 274056.988838
system.switch_cpus.branchPred.lookups_0::total 26071236.260022
system.switch_cpus.branchPred.squashes_0::NoBranch 0.0
system.switch_cpus.branchPred.squashes_0::Return 449973.55212
system.switch_cpus.branchPred.squashes_0::CallDirect 279033.16833200003
system.switch_cpus.branchPred.squashes_0::CallIndirect 216021.43738400002
system.switch_cpus.branchPred.squashes_0::DirectCond 4837508.483331
system.switch_cpus.branchPred.squashes_0::DirectUncond 420681.426266
system.switch_cpus.branchPred.squashes_0::IndirectCond 0.0
system.switch_cpus.branchPred.squashes_0::IndirectUncond 22356.764899
system.switch_cpus.branchPred.squashes_0::total 6225574.832332
system.switch_cpus.branchPred.corrected_0::NoBranch 0.0
system.switch_cpus.branchPred.corrected_0::Return 8474.363371
system.switch_cpus.branchPred.corrected_0::CallDirect 4252.04113
system.switch_cpus.branchPred.corrected_0::CallIndirect 29953.043126999997
system.switch_cpus.branchPred.corrected_0::DirectCond 690475.205713
system.switch_cpus.branchPred.corrected_0::DirectUncond 872.413702
system.switch_cpus.branchPred.corrected_0::IndirectCond 0.0
system.switch_cpus.branchPred.corrected_0::IndirectUncond 3142.492306
system.switch_cpus.branchPred.corrected_0::total 737169.559349
system.switch_cpus.branchPred.earlyResteers_0::NoBranch 0.0
system.switch_cpus.branchPred.earlyResteers_0::Return 0.0
system.switch_cpus.branchPred.earlyResteers_0::CallDirect 0.0
system.switch_cpus.branchPred.earlyResteers_0::CallIndirect 0.0
system.switch_cpus.branchPred.earlyResteers_0::DirectCond 0.0
system.switch_cpus.branchPred.earlyResteers_0::DirectUncond 0.0
system.switch_cpus.branchPred.earlyResteers_0::IndirectCond 0.0
system.switch_cpus.branchPred.earlyResteers_0::IndirectUncond 0.0
system.switch_cpus.branchPred.earlyResteers_0::total 0.0
system.switch_cpus.branchPred.committed_0::NoBranch 0.0
system.switch_cpus.branchPred.committed_0::Return 2285660.151083
system.switch_cpus.branchPred.committed_0::CallDirect 1014672.2096279999
system.switch_cpus.branchPred.committed_0::CallIndirect 1270987.2059270001
system.switch_cpus.branchPred.committed_0::DirectCond 13960709.322550999
system.switch_cpus.branchPred.committed_0::DirectUncond 1061927.5706810001
system.switch_cpus.branchPred.committed_0::IndirectCond 0.0
system.switch_cpus.branchPred.committed_0::IndirectUncond 251700.223939
system.switch_cpus.branchPred.committed_0::total 19845656.683808997
system.switch_cpus.branchPred.mispredicted_0::NoBranch 0.0
system.switch_cpus.branchPred.mispredicted_0::Return 19.180981000000003
system.switch_cpus.branchPred.mispredicted_0::CallDirect 3454.522882
system.switch_cpus.branchPred.mispredicted_0::CallIndirect 27830.508856
system.switch_cpus.branchPred.mispredicted_0::DirectCond 597203.262769
system.switch_cpus.branchPred.mispredicted_0::DirectUncond 550.9290269999999
system.switch_cpus.branchPred.mispredicted_0::IndirectCond 0.0
system.switch_cpus.branchPred.mispredicted_0::IndirectUncond 2910.578642
system.switch_cpus.branchPred.mispredicted_0::total 631968.983157
system.switch_cpus.branchPred.targetProvider_0::NoTarget 12502637.045842
system.switch_cpus.branchPred.targetProvider_0::BTB 9186903.810413
system.switch_cpus.branchPred.targetProvider_0::RAS 2735634.043104
system.switch_cpus.branchPred.targetProvider_0::Indirect 1646061.360663
system.switch_cpus.branchPred.targetProvider_0::total 26071236.260022
system.switch_cpus.branchPred.targetWrong_0::NoBranch 441612.718019
system.switch_cpus.branchPred.targetWrong_0::Return 283610.43974299997
system.switch_cpus.branchPred.targetWrong_0::CallDirect 8474.363371
system.switch_cpus.branchPred.targetWrong_0::CallIndirect 3472.038216
system.switch_cpus.branchPred.targetWrong_0::DirectCond 0.0
system.switch_cpus.branchPred.targetWrong_0::DirectUncond 0.0
system.switch_cpus.branchPred.targetWrong_0::IndirectCond 0.0
system.switch_cpus.branchPred.targetWrong_0::IndirectUncond 0.0
system.switch_cpus.branchPred.targetWrong_0::total 737169.559349
system.switch_cpus.branchPred.condPredicted 18798221.256677996
system.switch_cpus.branchPred.condPredictedTaken 6486511.5717899995
system.switch_cpus.branchPred.condIncorrect 737169.559349
system.switch_cpus.branchPred.predTakenBTBMiss 40618.851544
system.switch_cpus.branchPred.NotTakenMispredicted 453559.119606
system.switch_cpus.branchPred.TakenMispredicted 283610.43974299997
system.switch_cpus.branchPred.BTBLookups 26071236.260022
system.switch_cpus.branchPred.BTBUpdates 411989.220802
system.switch_cpus.branchPred.BTBHits 15938829.814056
system.switch_cpus.branchPred.BTBHitRatio 0.6113001078889999
system.switch_cpus.branchPred.BTBMispredicted 44151.985636
system.switch_cpus.branchPred.indirectLookups 1761066.121125
system.switch_cpus.branchPred.indirectHits 1646061.360663
system.switch_cpus.branchPred.indirectMisses 115004.76046199999
system.switch_cpus.branchPred.indirectMispredicted 0.0
system.switch_cpus.branchPred.btb.lookups::NoBranch 0.0
system.switch_cpus.branchPred.btb.lookups::Return 2735634.043104
system.switch_cpus.branchPred.btb.lookups::CallDirect 1293705.533978
system.switch_cpus.branchPred.btb.lookups::CallIndirect 1487009.132287
system.switch_cpus.branchPred.btb.lookups::DirectCond 18798221.256677996
system.switch_cpus.branchPred.btb.lookups::DirectUncond 1482609.3051369998
system.switch_cpus.branchPred.btb.lookups::IndirectCond 0.0
system.switch_cpus.branchPred.btb.lookups::IndirectUncond 274056.988838
system.switch_cpus.branchPred.btb.lookups::total 26071236.260022
system.switch_cpus.branchPred.btb.misses::NoBranch 0.0
system.switch_cpus.branchPred.btb.misses::Return 2735634.043104
system.switch_cpus.branchPred.btb.misses::CallDirect 6099.694152
system.switch_cpus.branchPred.btb.misses::CallIndirect 1487009.132287
system.switch_cpus.branchPred.btb.misses::DirectCond 5627196.560849
system.switch_cpus.branchPred.btb.misses::DirectUncond 2410.026736
system.switch_cpus.branchPred.btb.misses::IndirectCond 0.0
system.switch_cpus.branchPred.btb.misses::IndirectUncond 274056.988838
system.switch_cpus.branchPred.btb.misses::total 10132406.445966
system.switch_cpus.branchPred.btb.updates::NoBranch 0.0
system.switch_cpus.branchPred.btb.updates::Return 0.0
system.switch_cpus.branchPred.btb.updates::CallDirect 4252.04113
system.switch_cpus.branchPred.btb.updates::CallIndirect 0.0
system.switch_cpus.branchPred.btb.updates::DirectCond 406864.76597000007
system.switch_cpus.branchPred.btb.updates::DirectUncond 872.413702
system.switch_cpus.branchPred.btb.updates::IndirectCond 0.0
system.switch_cpus.branchPred.btb.updates::IndirectUncond 0.0
system.switch_cpus.branchPred.btb.updates::total 411989.220802
system.switch_cpus.branchPred.btb.mispredict::NoBranch 0.0
system.switch_cpus.branchPred.btb.mispredict::Return 0.0
system.switch_cpus.branchPred.btb.mispredict::CallDirect 4252.04113
system.switch_cpus.branchPred.btb.mispredict::CallIndirect 0.0
system.switch_cpus.branchPred.btb.mispredict::DirectCond 406864.76597000007
system.switch_cpus.branchPred.btb.mispredict::DirectUncond 872.413702
system.switch_cpus.branchPred.btb.mispredict::IndirectCond 0.0
system.switch_cpus.branchPred.btb.mispredict::IndirectUncond 0.0
system.switch_cpus.branchPred.btb.mispredict::total 411989.220802
system.switch_cpus.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED 110110809034.36499
system.switch_cpus.branchPred.indirectBranchPred.lookups 1761066.121125
system.switch_cpus.branchPred.indirectBranchPred.hits 1646061.360663
system.switch_cpus.branchPred.indirectBranchPred.misses 115004.76046199999
system.switch_cpus.branchPred.indirectBranchPred.targetRecords 33095.535433
system.switch_cpus.branchPred.indirectBranchPred.indirectRecords 1794161.656558
system.switch_cpus.branchPred.indirectBranchPred.speculativeOverflows 0.0
system.switch_cpus.branchPred.ras.pushes 3230688.218385
system.switch_cpus.branchPred.ras.pops 3230688.6488200002
system.switch_cpus.branchPred.ras.squashes 945028.157836
system.switch_cpus.branchPred.ras.used 2285660.151083
system.switch_cpus.branchPred.ras.correct 2285640.970102
system.switch_cpus.branchPred.ras.incorrect 19.180981000000003
system.switch_cpus.commit.commitSquashedInsts 19382647.883962
system.switch_cpus.commit.branchMispredicts 732130.1973250001
system.switch_cpus.commit.numCommittedDist::samples 210209012.23488802
system.switch_cpus.commit.numCommittedDist::mean 0.5560025793080001
system.switch_cpus.commit.numCommittedDist::stdev 1.059840541647
system.switch_cpus.commit.numCommittedDist::underflows 0.0
system.switch_cpus.commit.numCommittedDist::0 157760229.040268
system.switch_cpus.commit.numCommittedDist::1 16231872.484679002
system.switch_cpus.commit.numCommittedDist::2 8280256.260131
system.switch_cpus.commit.numCommittedDist::3 27936654.44981
system.switch_cpus.commit.numCommittedDist::overflows 0.0
system.switch_cpus.commit.numCommittedDist::min_value 0.0
system.switch_cpus.commit.numCommittedDist::max_value 2.999997
system.switch_cpus.commit.numCommittedDist::total 210209012.23488802
system.switch_cpus.commit.amos 0.0
system.switch_cpus.commit.membars 0.52344
system.switch_cpus.commit.functionCalls 2285659.415555
system.switch_cpus.commit.committedInstType_0::No_OpClass 18065.093504
system.switch_cpus.commit.committedInstType_0::IntAlu 70076724.49648398
system.switch_cpus.commit.committedInstType_0::IntMult 189492.37470999997
system.switch_cpus.commit.committedInstType_0::IntDiv 118.61100900000001
system.switch_cpus.commit.committedInstType_0::FloatAdd 7.153741
system.switch_cpus.commit.committedInstType_0::FloatCmp 121181.934604
system.switch_cpus.commit.committedInstType_0::FloatCvt 161007.492635
system.switch_cpus.commit.committedInstType_0::FloatMult 121014.208401
system.switch_cpus.commit.committedInstType_0::FloatMultAcc 6.961813
system.switch_cpus.commit.committedInstType_0::FloatDiv 8.67717
system.switch_cpus.commit.committedInstType_0::FloatMisc 376242.828986
system.switch_cpus.commit.committedInstType_0::FloatSqrt 0.0
system.switch_cpus.commit.committedInstType_0::SimdAdd 132.577222
system.switch_cpus.commit.committedInstType_0::SimdAddAcc 0.0
system.switch_cpus.commit.committedInstType_0::SimdAlu 1319.965836
system.switch_cpus.commit.committedInstType_0::SimdCmp 36327.932418
system.switch_cpus.commit.committedInstType_0::SimdCvt 63321.538237999994
system.switch_cpus.commit.committedInstType_0::SimdMisc 73718.855677
system.switch_cpus.commit.committedInstType_0::SimdMult 0.0
system.switch_cpus.commit.committedInstType_0::SimdMultAcc 0.0
system.switch_cpus.commit.committedInstType_0::SimdMatMultAcc 0.0
system.switch_cpus.commit.committedInstType_0::SimdShift 40594.060438
system.switch_cpus.commit.committedInstType_0::SimdShiftAcc 0.0
system.switch_cpus.commit.committedInstType_0::SimdDiv 0.0
system.switch_cpus.commit.committedInstType_0::SimdSqrt 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatAdd 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatAlu 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatCmp 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatCvt 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatDiv 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatMisc 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatMult 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatMultAcc 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatMatMultAcc 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatSqrt 0.0
system.switch_cpus.commit.committedInstType_0::SimdReduceAdd 0.0
system.switch_cpus.commit.committedInstType_0::SimdReduceAlu 0.0
system.switch_cpus.commit.committedInstType_0::SimdReduceCmp 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceAdd 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceCmp 0.0
system.switch_cpus.commit.committedInstType_0::SimdAes 0.0
system.switch_cpus.commit.committedInstType_0::SimdAesMix 0.0
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash 0.0
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash2 0.0
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash 0.0
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash2 0.0
system.switch_cpus.commit.committedInstType_0::SimdShaSigma2 0.0
system.switch_cpus.commit.committedInstType_0::SimdShaSigma3 0.0
system.switch_cpus.commit.committedInstType_0::SimdPredAlu 0.0
system.switch_cpus.commit.committedInstType_0::Matrix 0.0
system.switch_cpus.commit.committedInstType_0::MatrixMov 0.0
system.switch_cpus.commit.committedInstType_0::MatrixOP 0.0
system.switch_cpus.commit.committedInstType_0::MemRead 28341908.939131
system.switch_cpus.commit.committedInstType_0::MemWrite 16981154.652354002
system.switch_cpus.commit.committedInstType_0::FloatMemRead 0.0
system.switch_cpus.commit.committedInstType_0::FloatMemWrite 0.0
system.switch_cpus.commit.committedInstType_0::IprAccess 0.0
system.switch_cpus.commit.committedInstType_0::InstPrefetch 0.0
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideLoad 0.0
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideStore 0.0
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideMaskLoad 0.0
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideMaskStore 0.0
system.switch_cpus.commit.committedInstType_0::SimdStridedLoad 0.0
system.switch_cpus.commit.committedInstType_0::SimdStridedStore 0.0
system.switch_cpus.commit.committedInstType_0::SimdIndexedLoad 0.0
system.switch_cpus.commit.committedInstType_0::SimdIndexedStore 0.0
system.switch_cpus.commit.committedInstType_0::SimdWholeRegisterLoad 0.0
system.switch_cpus.commit.committedInstType_0::SimdWholeRegisterStore 0.0
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad 0.0
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideSegmentedLoad 0.0
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideSegmentedStore 0.0
system.switch_cpus.commit.committedInstType_0::SimdExt 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatExt 0.0
system.switch_cpus.commit.committedInstType_0::SimdConfig 0.0
system.switch_cpus.commit.committedInstType_0::total 116602348.35437101
system.switch_cpus.commit.commitEligibleSamples 27936654.44981
system.switch_cpus.commit.memOrderViolationEvents 0.0
system.switch_cpus.commit.PNDLoadViolations 1404.568248
system.switch_cpus.commitStats0.numInsts 100734281.28887999
system.switch_cpus.commitStats0.numOps 116602348.35437101
system.switch_cpus.commitStats0.numInstsNotNOP 99999900.768082
system.switch_cpus.commitStats0.numOpsNotNOP 115867967.833573
system.switch_cpus.commitStats0.cpi 2.1861691367350002
system.switch_cpus.commitStats0.ipc 0.458455309851
system.switch_cpus.commitStats0.numMemRefs 45323063.591485
system.switch_cpus.commitStats0.numFpInsts 0.0
system.switch_cpus.commitStats0.numIntInsts 105556420.20349199
system.switch_cpus.commitStats0.numLoadInsts 28341908.939131
system.switch_cpus.commitStats0.numRMWLoadInsts 0.0
system.switch_cpus.commitStats0.numRMWALoadInsts 0.0
system.switch_cpus.commitStats0.numStoreInsts 16981154.128914
system.switch_cpus.commitStats0.numRMWStoreInsts 0.0
system.switch_cpus.commitStats0.numRMWAStoreInsts 0.0
system.switch_cpus.commitStats0.numVecInsts 1737840.589803
system.switch_cpus.commitStats0.committedInstType::No_OpClass 18065.093504
system.switch_cpus.commitStats0.committedInstType::IntAlu 70076724.49648398
system.switch_cpus.commitStats0.committedInstType::IntMult 189492.37470999997
system.switch_cpus.commitStats0.committedInstType::IntDiv 118.61100900000001
system.switch_cpus.commitStats0.committedInstType::FloatAdd 7.153741
system.switch_cpus.commitStats0.committedInstType::FloatCmp 121181.934604
system.switch_cpus.commitStats0.committedInstType::FloatCvt 161007.492635
system.switch_cpus.commitStats0.committedInstType::FloatMult 121014.208401
system.switch_cpus.commitStats0.committedInstType::FloatMultAcc 6.961813
system.switch_cpus.commitStats0.committedInstType::FloatDiv 8.67717
system.switch_cpus.commitStats0.committedInstType::FloatMisc 376242.828986
system.switch_cpus.commitStats0.committedInstType::FloatSqrt 0.0
system.switch_cpus.commitStats0.committedInstType::SimdAdd 132.577222
system.switch_cpus.commitStats0.committedInstType::SimdAddAcc 0.0
system.switch_cpus.commitStats0.committedInstType::SimdAlu 1319.965836
system.switch_cpus.commitStats0.committedInstType::SimdCmp 36327.932418
system.switch_cpus.commitStats0.committedInstType::SimdCvt 63321.538237999994
system.switch_cpus.commitStats0.committedInstType::SimdMisc 73718.855677
system.switch_cpus.commitStats0.committedInstType::SimdMult 0.0
system.switch_cpus.commitStats0.committedInstType::SimdMultAcc 0.0
system.switch_cpus.commitStats0.committedInstType::SimdMatMultAcc 0.0
system.switch_cpus.commitStats0.committedInstType::SimdShift 40594.060438
system.switch_cpus.commitStats0.committedInstType::SimdShiftAcc 0.0
system.switch_cpus.commitStats0.committedInstType::SimdDiv 0.0
system.switch_cpus.commitStats0.committedInstType::SimdSqrt 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatAdd 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatAlu 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatCmp 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatCvt 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatDiv 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatMisc 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatMult 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatMultAcc 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatMatMultAcc 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatSqrt 0.0
system.switch_cpus.commitStats0.committedInstType::SimdReduceAdd 0.0
system.switch_cpus.commitStats0.committedInstType::SimdReduceAlu 0.0
system.switch_cpus.commitStats0.committedInstType::SimdReduceCmp 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatReduceAdd 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatReduceCmp 0.0
system.switch_cpus.commitStats0.committedInstType::SimdAes 0.0
system.switch_cpus.commitStats0.committedInstType::SimdAesMix 0.0
system.switch_cpus.commitStats0.committedInstType::SimdSha1Hash 0.0
system.switch_cpus.commitStats0.committedInstType::SimdSha1Hash2 0.0
system.switch_cpus.commitStats0.committedInstType::SimdSha256Hash 0.0
system.switch_cpus.commitStats0.committedInstType::SimdSha256Hash2 0.0
system.switch_cpus.commitStats0.committedInstType::SimdShaSigma2 0.0
system.switch_cpus.commitStats0.committedInstType::SimdShaSigma3 0.0
system.switch_cpus.commitStats0.committedInstType::SimdPredAlu 0.0
system.switch_cpus.commitStats0.committedInstType::Matrix 0.0
system.switch_cpus.commitStats0.committedInstType::MatrixMov 0.0
system.switch_cpus.commitStats0.committedInstType::MatrixOP 0.0
system.switch_cpus.commitStats0.committedInstType::MemRead 28341908.939131
system.switch_cpus.commitStats0.committedInstType::MemWrite 16981154.652354002
system.switch_cpus.commitStats0.committedInstType::FloatMemRead 0.0
system.switch_cpus.commitStats0.committedInstType::FloatMemWrite 0.0
system.switch_cpus.commitStats0.committedInstType::IprAccess 0.0
system.switch_cpus.commitStats0.committedInstType::InstPrefetch 0.0
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideLoad 0.0
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideStore 0.0
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideMaskLoad 0.0
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideMaskStore 0.0
system.switch_cpus.commitStats0.committedInstType::SimdStridedLoad 0.0
system.switch_cpus.commitStats0.committedInstType::SimdStridedStore 0.0
system.switch_cpus.commitStats0.committedInstType::SimdIndexedLoad 0.0
system.switch_cpus.commitStats0.committedInstType::SimdIndexedStore 0.0
system.switch_cpus.commitStats0.committedInstType::SimdWholeRegisterLoad 0.0
system.switch_cpus.commitStats0.committedInstType::SimdWholeRegisterStore 0.0
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad 0.0
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad 0.0
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideSegmentedStore 0.0
system.switch_cpus.commitStats0.committedInstType::SimdExt 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatExt 0.0
system.switch_cpus.commitStats0.committedInstType::SimdConfig 0.0
system.switch_cpus.commitStats0.committedInstType::total 116602348.35437101
system.switch_cpus.commitStats0.committedControl::IsControl 19845657.152145
system.switch_cpus.commitStats0.committedControl::IsDirectControl 16037309.491075998
system.switch_cpus.commitStats0.committedControl::IsIndirectControl 3808347.661068999
system.switch_cpus.commitStats0.committedControl::IsCondControl 13960709.710767
system.switch_cpus.commitStats0.committedControl::IsUncondControl 5884947.441378
system.switch_cpus.commitStats0.committedControl::IsCall 2285659.415555
system.switch_cpus.commitStats0.committedControl::IsReturn 2285660.231203
system.switch_cpus.decode.idleCycles 34875827.560496
system.switch_cpus.decode.blockedCycles 123173918.61369899
system.switch_cpus.decode.runCycles 55855202.598684
system.switch_cpus.decode.unblockCycles 2610063.788718
system.switch_cpus.decode.squashCycles 736295.23833
system.switch_cpus.decode.branchResolved 8692534.453654999
system.switch_cpus.decode.branchMispred 5282.6930569999995
system.switch_cpus.decode.decodedInsts 139063357.587895
system.switch_cpus.decode.squashedInsts 4423.3967139999995
system.switch_cpus.executeStats0.numInsts 129309210.399818
system.switch_cpus.executeStats0.numNop 810992.6622560001
system.switch_cpus.executeStats0.numBranches 22058510.573823
system.switch_cpus.executeStats0.numLoadInsts 33130633.899871
system.switch_cpus.executeStats0.numStoreInsts 18693609.719399
system.switch_cpus.executeStats0.instRate 0.588346601238
system.switch_cpus.executeStats0.numCCRegReads 33267800.283996
system.switch_cpus.executeStats0.numCCRegWrites 28885412.531806
system.switch_cpus.executeStats0.numFpRegWrites 0.0
system.switch_cpus.executeStats0.numIntRegReads 147371955.436953
system.switch_cpus.executeStats0.numIntRegWrites 83867413.039457
system.switch_cpus.executeStats0.numMemRefs 51824243.61927
system.switch_cpus.executeStats0.numMiscRegReads 16535434.261059001
system.switch_cpus.executeStats0.numMiscRegWrites 587624.931765
system.switch_cpus.executeStats0.numVecAluAccesses 0.0
system.switch_cpus.executeStats0.numVecRegReads 1417453.297688
system.switch_cpus.executeStats0.numVecRegWrites 1177384.4234679998
system.switch_cpus.executeStats0.numDiscardedOps 0.0
system.switch_cpus.fetch.predictedBranches 13568599.21418
system.switch_cpus.fetch.cycles 165863005.142337
system.switch_cpus.fetch.squashCycles 1482839.386324
system.switch_cpus.fetch.miscStallCycles 160.714832
system.switch_cpus.fetch.pendingTrapStallCycles 991.2950460000001
system.switch_cpus.fetch.cacheLines 40558806.240245
system.switch_cpus.fetch.icacheSquashes 246924.459129
system.switch_cpus.fetch.nisnDist::samples 217251307.799927
system.switch_cpus.fetch.nisnDist::mean 0.6701987668539999
system.switch_cpus.fetch.nisnDist::stdev 1.1179349301250001
system.switch_cpus.fetch.nisnDist::underflows 0.0
system.switch_cpus.fetch.nisnDist::0 149427816.921278
system.switch_cpus.fetch.nisnDist::1 24437347.305451
system.switch_cpus.fetch.nisnDist::2 9241943.573251002
system.switch_cpus.fetch.nisnDist::3 34144199.999947
system.switch_cpus.fetch.nisnDist::overflows 0.0
system.switch_cpus.fetch.nisnDist::min_value 0.0
system.switch_cpus.fetch.nisnDist::max_value 2.999997
system.switch_cpus.fetch.nisnDist::total 217251307.799927
system.switch_cpus.fetchStats0.numInsts 127774350.07483
system.switch_cpus.fetchStats0.numOps 0.0
system.switch_cpus.fetchStats0.fetchRate 0.5810601565779999
system.switch_cpus.fetchStats0.numBranches 26071236.260022
system.switch_cpus.fetchStats0.branchRate 0.118580153869
system.switch_cpus.fetchStats0.icacheStallCycles 50645730.95455
system.switch_cpus.fetchStats0.numFetchSuspends 0.0
system.switch_cpus.iew.idleCycles 0.0
system.switch_cpus.iew.squashCycles 736295.23833
system.switch_cpus.iew.blockCycles 17602732.304132998
system.switch_cpus.iew.unblockCycles 34108541.062775
system.switch_cpus.iew.dispatchedInsts 135913849.951685
system.switch_cpus.iew.dispSquashedInsts 110338.61525199999
system.switch_cpus.iew.dispLoadInsts 34436396.267946005
system.switch_cpus.iew.dispStoreInsts 19213892.833318003
system.switch_cpus.iew.dispNonSpecInsts 10.036189
system.switch_cpus.iew.iqFullEvents 61768.978884000004
system.switch_cpus.iew.lsqFullEvents 33918905.744551
system.switch_cpus.iew.predictedTakenIncorrect 316168.75227999996
system.switch_cpus.iew.predictedNotTakenIncorrect 470636.343533
system.switch_cpus.iew.branchMispredicts 786805.0958129999
system.switch_cpus.iew.instsToCommit 127465421.33674398
system.switch_cpus.iew.writebackCount 127200798.100141
system.switch_cpus.iew.producerInst 60718363.42953199
system.switch_cpus.iew.consumerInst 103360714.347666
system.switch_cpus.iew.wbRate 0.578767992268
system.switch_cpus.iew.wbFanout 0.587456667002
system.switch_cpus.lsq0.forwLoads 850061.796351
system.switch_cpus.lsq0.squashedLoads 6094480.706334
system.switch_cpus.lsq0.ignoredResponses 464.401479
system.switch_cpus.lsq0.memOrderViolation 4162.574549
system.switch_cpus.lsq0.squashedStores 2232732.321232
system.switch_cpus.lsq0.rescheduledLoads 556352.88369
system.switch_cpus.lsq0.blockedByCache 201311.145931
system.switch_cpus.lsq0.loadToUse::samples 28341908.446027998
system.switch_cpus.lsq0.loadToUse::mean 12.989723510556
system.switch_cpus.lsq0.loadToUse::stdev 40.894230078752
system.switch_cpus.lsq0.loadToUse::0-9 24941185.28346
system.switch_cpus.lsq0.loadToUse::10-19 367187.289312
system.switch_cpus.lsq0.loadToUse::20-29 1550583.435542
system.switch_cpus.lsq0.loadToUse::30-39 148153.338445
system.switch_cpus.lsq0.loadToUse::40-49 9091.425886
system.switch_cpus.lsq0.loadToUse::50-59 20530.497537000003
system.switch_cpus.lsq0.loadToUse::60-69 8898.276362
system.switch_cpus.lsq0.loadToUse::70-79 4931.528289
system.switch_cpus.lsq0.loadToUse::80-89 10160.080958
system.switch_cpus.lsq0.loadToUse::90-99 10354.174022
system.switch_cpus.lsq0.loadToUse::100-109 12498.761569999999
system.switch_cpus.lsq0.loadToUse::110-119 19156.371164999997
system.switch_cpus.lsq0.loadToUse::120-129 15166.562083
system.switch_cpus.lsq0.loadToUse::130-139 27545.437582000002
system.switch_cpus.lsq0.loadToUse::140-149 499574.6088149999
system.switch_cpus.lsq0.loadToUse::150-159 89290.294816
system.switch_cpus.lsq0.loadToUse::160-169 33903.350563
system.switch_cpus.lsq0.loadToUse::170-179 168357.881903
system.switch_cpus.lsq0.loadToUse::180-189 30110.595887999996
system.switch_cpus.lsq0.loadToUse::190-199 33689.20933899999
system.switch_cpus.lsq0.loadToUse::200-209 218206.18641199998
system.switch_cpus.lsq0.loadToUse::210-219 31245.098947
system.switch_cpus.lsq0.loadToUse::220-229 6169.3555320000005
system.switch_cpus.lsq0.loadToUse::230-239 2551.604258
system.switch_cpus.lsq0.loadToUse::240-249 2034.5643409999998
system.switch_cpus.lsq0.loadToUse::250-259 2318.28721
system.switch_cpus.lsq0.loadToUse::260-269 3370.2218629999998
system.switch_cpus.lsq0.loadToUse::270-279 2908.793493
system.switch_cpus.lsq0.loadToUse::280-289 2652.097253
system.switch_cpus.lsq0.loadToUse::290-299 3523.7307769999998
system.switch_cpus.lsq0.loadToUse::overflows 66560.10531300001
system.switch_cpus.lsq0.loadToUse::min_value 0.9999990000000001
system.switch_cpus.lsq0.loadToUse::max_value 1405.3605659999998
system.switch_cpus.lsq0.loadToUse::total 28341908.446027998
system.switch_cpus.mmu.alignFaults 0.0
system.switch_cpus.mmu.prefetchFaults 0.0
system.switch_cpus.mmu.domainFaults 0.0
system.switch_cpus.mmu.permsFaults 0.0
system.switch_cpus.mmu.dtb.readHits 0.0
system.switch_cpus.mmu.dtb.readMisses 0.0
system.switch_cpus.mmu.dtb.writeHits 0.0
system.switch_cpus.mmu.dtb.writeMisses 0.0
system.switch_cpus.mmu.dtb.inserts 0.0
system.switch_cpus.mmu.dtb.flushTlb 0.0
system.switch_cpus.mmu.dtb.flushedEntries 0.0
system.switch_cpus.mmu.dtb.readAccesses 0.0
system.switch_cpus.mmu.dtb.writeAccesses 0.0
system.switch_cpus.mmu.dtb.hits 0.0
system.switch_cpus.mmu.dtb.misses 0.0
system.switch_cpus.mmu.dtb.accesses 0.0
system.switch_cpus.mmu.dtb_walker.walks 0.0
system.switch_cpus.mmu.dtb_walker.requestOrigin_Requested::Data 0.0
system.switch_cpus.mmu.dtb_walker.requestOrigin_Requested::Inst 0.0
system.switch_cpus.mmu.dtb_walker.requestOrigin_Requested::total 0.0
system.switch_cpus.mmu.dtb_walker.requestOrigin_Completed::Data 0.0
system.switch_cpus.mmu.dtb_walker.requestOrigin_Completed::Inst 0.0
system.switch_cpus.mmu.dtb_walker.requestOrigin_Completed::total 0.0
system.switch_cpus.mmu.dtb_walker.requestOrigin::total 0.0
system.switch_cpus.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 110110809034.36499
system.switch_cpus.mmu.itb.instHits 0.0
system.switch_cpus.mmu.itb.instMisses 0.0
system.switch_cpus.mmu.itb.inserts 0.0
system.switch_cpus.mmu.itb.flushTlb 0.0
system.switch_cpus.mmu.itb.flushedEntries 0.0
system.switch_cpus.mmu.itb.instAccesses 0.0
system.switch_cpus.mmu.itb.hits 0.0
system.switch_cpus.mmu.itb.misses 0.0
system.switch_cpus.mmu.itb.accesses 0.0
system.switch_cpus.mmu.itb_walker.walks 0.0
system.switch_cpus.mmu.itb_walker.requestOrigin_Requested::Data 0.0
system.switch_cpus.mmu.itb_walker.requestOrigin_Requested::Inst 0.0
system.switch_cpus.mmu.itb_walker.requestOrigin_Requested::total 0.0
system.switch_cpus.mmu.itb_walker.requestOrigin_Completed::Data 0.0
system.switch_cpus.mmu.itb_walker.requestOrigin_Completed::Inst 0.0
system.switch_cpus.mmu.itb_walker.requestOrigin_Completed::total 0.0
system.switch_cpus.mmu.itb_walker.requestOrigin::total 0.0
system.switch_cpus.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 110110809034.36499
system.switch_cpus.mmu.l2_shared.instHits 0.0
system.switch_cpus.mmu.l2_shared.instMisses 0.0
system.switch_cpus.mmu.l2_shared.inserts 0.0
system.switch_cpus.mmu.l2_shared.flushTlb 0.0
system.switch_cpus.mmu.l2_shared.flushedEntries 0.0
system.switch_cpus.mmu.l2_shared.instAccesses 0.0
system.switch_cpus.mmu.l2_shared.hits 0.0
system.switch_cpus.mmu.l2_shared.misses 0.0
system.switch_cpus.mmu.l2_shared.accesses 0.0
system.switch_cpus.mmu.stage2_dtb.readHits 0.0
system.switch_cpus.mmu.stage2_dtb.readMisses 0.0
system.switch_cpus.mmu.stage2_dtb.writeHits 0.0
system.switch_cpus.mmu.stage2_dtb.writeMisses 0.0
system.switch_cpus.mmu.stage2_dtb.inserts 0.0
system.switch_cpus.mmu.stage2_dtb.flushTlb 0.0
system.switch_cpus.mmu.stage2_dtb.flushedEntries 0.0
system.switch_cpus.mmu.stage2_dtb.readAccesses 0.0
system.switch_cpus.mmu.stage2_dtb.writeAccesses 0.0
system.switch_cpus.mmu.stage2_dtb.hits 0.0
system.switch_cpus.mmu.stage2_dtb.misses 0.0
system.switch_cpus.mmu.stage2_dtb.accesses 0.0
system.switch_cpus.mmu.stage2_dtb_walker.walks 0.0
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Requested::Data 0.0
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst 0.0
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Requested::total 0.0
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Completed::Data 0.0
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst 0.0
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Completed::total 0.0
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin::total 0.0
system.switch_cpus.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 110110809034.36499
system.switch_cpus.mmu.stage2_itb.instHits 0.0
system.switch_cpus.mmu.stage2_itb.instMisses 0.0
system.switch_cpus.mmu.stage2_itb.inserts 0.0
system.switch_cpus.mmu.stage2_itb.flushTlb 0.0
system.switch_cpus.mmu.stage2_itb.flushedEntries 0.0
system.switch_cpus.mmu.stage2_itb.instAccesses 0.0
system.switch_cpus.mmu.stage2_itb.hits 0.0
system.switch_cpus.mmu.stage2_itb.misses 0.0
system.switch_cpus.mmu.stage2_itb.accesses 0.0
system.switch_cpus.mmu.stage2_itb_walker.walks 0.0
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Requested::Data 0.0
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Requested::Inst 0.0
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Requested::total 0.0
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Completed::Data 0.0
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Completed::Inst 0.0
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Completed::total 0.0
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin::total 0.0
system.switch_cpus.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 110110809034.36499
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF 110110809034.36499
system.switch_cpus.rename.squashCycles 736295.23833
system.switch_cpus.rename.idleCycles 36184219.716717005
system.switch_cpus.rename.blockCycles 62772319.818583995
system.switch_cpus.rename.serializeStallCycles 11915696.079068
system.switch_cpus.rename.runCycles 56832236.543171
system.switch_cpus.rename.unblockCycles 48810540.404056996
system.switch_cpus.rename.renamedInsts 137817763.75723898
system.switch_cpus.rename.ROBFullEvents 1314268.956724
system.switch_cpus.rename.IQFullEvents 288895.980591
system.switch_cpus.rename.LQFullEvents 9315361.767999
system.switch_cpus.rename.SQFullEvents 35784868.141933
system.switch_cpus.rename.fullRegistersEvents 2278676.984735
system.switch_cpus.rename.renamedOperands 133311494.970109
system.switch_cpus.rename.lookups 213380395.39766002
system.switch_cpus.rename.intLookups 155867248.017595
system.switch_cpus.rename.vecLookups 1466018.71073
system.switch_cpus.rename.committedMaps 111681404.591639
system.switch_cpus.rename.undoneMaps 21630075.088758
system.switch_cpus.rename.serializing 139248.455945
system.switch_cpus.rename.tempSerializing 1.030081
system.switch_cpus.rename.skidInsts 5298112.472368
system.switch_cpus.rob.reads 318257321.95948297
system.switch_cpus.rob.writes 279025604.26387
system.switch_cpus.rob.squashedLoads 6457682.781326
system.switch_cpus.rob.squashedRMWLoads 0.0
system.switch_cpus.rob.squashedRMWALoads 0.0
system.switch_cpus.rob.squashedStores 2386732.9555720002
system.switch_cpus.rob.squashedRMWStores 0.0
system.switch_cpus.rob.squashedRMWAStores 0.0
system.switch_cpus.thread_0.numInsts 99999900.768082
system.switch_cpus.thread_0.numOps 115867967.833573
system.switch_cpus.thread_0.numMemRefs 0.0
system.tol2bus.transDist::ReadResp 2965664.228411
system.tol2bus.transDist::WritebackDirty 2037388.3452479998
system.tol2bus.transDist::WritebackClean 529935.532989
system.tol2bus.transDist::CleanEvict 1707079.235828
system.tol2bus.transDist::ReadExReq 300673.835264
system.tol2bus.transDist::ReadExResp 300673.59912599996
system.tol2bus.transDist::ReadCleanReq 530006.126159
system.tol2bus.transDist::ReadSharedReq 2435658.338484
system.tol2bus.transDist::InvalidateReq 9.407703
system.tol2bus.transDist::InvalidateResp 9.407703
system.tol2bus.pktCount::total 9798986.84526
system.tol2bus.pktSize::total 343803029.30464
system.tol2bus.snoops 1008150.7162289999
system.tol2bus.snoopTraffic 29551319.864896
system.tol2bus.snoopFanout::samples 4274493.942493
system.tol2bus.snoopFanout::mean 0.001052423002
system.tol2bus.snoopFanout::stdev 0.032213060699
system.tol2bus.snoopFanout::underflows 0.0
system.tol2bus.snoopFanout::0 4269990.321376
system.tol2bus.snoopFanout::1 4503.621117
system.tol2bus.snoopFanout::2 0.0
system.tol2bus.snoopFanout::overflows 0.0
system.tol2bus.snoopFanout::min_value 0.0
system.tol2bus.snoopFanout::max_value 0.9999990000000001
system.tol2bus.snoopFanout::total 4274493.942493
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 110110809034.36499
system.tol2bus.reqLayer0.occupancy 5371930784.664
system.tol2bus.reqLayer0.utilization 0.0002908
system.tol2bus.respLayer0.occupancy 795550866.452388
system.tol2bus.respLayer0.utilization 0.0
system.tol2bus.respLayer1.occupancy 4104867689.534109
system.tol2bus.respLayer1.utilization 0.0
system.tol2bus.snoop_filter.totRequests 6532644.091366
system.tol2bus.snoop_filter.hitSingleRequests 3266278.834388
system.tol2bus.snoop_filter.hitMultiRequests 2998.30887
system.tol2bus.snoop_filter.totSnoops 1504.208016
system.tol2bus.snoop_filter.hitSingleSnoops 1504.208016
system.tol2bus.snoop_filter.hitMultiSnoops 0.0
system.voltage_domain.voltage 0.9999990000000001
system.workload.inst.arm 0.0
system.workload.inst.quiesce 0.0
system.l2.UpgradeReq.hits::switch_cpus.data 14.010755
system.l2.UpgradeReq.hits::total 14.010755
system.l2.UpgradeReq.misses::switch_cpus.data 5.741531999999999
system.l2.UpgradeReq.misses::total 5.741531999999999
system.l2.UpgradeReq.missLatency::switch_cpus.data 169058.93600000002
system.l2.UpgradeReq.missLatency::total 169058.93600000002
system.l2.UpgradeReq.accesses::switch_cpus.data 19.752287
system.l2.UpgradeReq.accesses::total 19.752287
system.l2.UpgradeReq.missRate::switch_cpus.data 0.2975482105
system.l2.UpgradeReq.missRate::total 0.2975482105
system.l2.UpgradeReq.avgMissLatency::switch_cpus.data 29275.1875
system.l2.UpgradeReq.avgMissLatency::total 29275.1875
system.l2.UpgradeReq.mshrMisses::switch_cpus.data 5.741531999999999
system.l2.UpgradeReq.mshrMisses::total 5.741531999999999
system.l2.UpgradeReq.mshrMissLatency::switch_cpus.data 111643.61600000001
system.l2.UpgradeReq.mshrMissLatency::total 111643.61600000001
system.l2.UpgradeReq.mshrMissRate::switch_cpus.data 0.2975482105
system.l2.UpgradeReq.mshrMissRate::total 0.2975482105
system.l2.UpgradeReq.avgMshrMissLatency::switch_cpus.data 19328.6675
system.l2.UpgradeReq.avgMshrMissLatency::total 19328.6675
system.mem_ctrls.rdPerTurnAround::12-15 0.6988460000000001
system.mem_ctrls.rdPerTurnAround::16-19 49.971933
system.mem_ctrls.rdPerTurnAround::20-23 616.676545
system.mem_ctrls.rdPerTurnAround::24-27 2540.1577719999996
system.mem_ctrls.rdPerTurnAround::28-31 5232.106948000001
system.mem_ctrls.rdPerTurnAround::32-35 6587.664078
system.mem_ctrls.rdPerTurnAround::36-39 5750.733169
system.mem_ctrls.rdPerTurnAround::40-43 3831.7707259999997
system.mem_ctrls.rdPerTurnAround::44-47 2081.009158
system.mem_ctrls.rdPerTurnAround::48-51 996.577406
system.mem_ctrls.rdPerTurnAround::52-55 398.855359
system.mem_ctrls.rdPerTurnAround::56-59 137.119483
system.mem_ctrls.rdPerTurnAround::60-63 48.059646
system.mem_ctrls.rdPerTurnAround::64-67 16.217931
system.mem_ctrls.rdPerTurnAround::68-71 5.44047
system.mem_ctrls.rdPerTurnAround::72-75 1.128435
system.mem_ctrls.wrPerTurnAround::21 4.535601
system.membus.transDist::UpgradeReq 6.476496999999999
system.switch_cpus.executeStats0.numVecPredRegReads 5900.874824
system.switch_cpus.executeStats0.numVecPredRegWrites 2049.749984
system.switch_cpus.rename.vecPredLookups 4109.793866000001
system.tol2bus.transDist::UpgradeReq 19.752287
system.tol2bus.transDist::UpgradeResp 19.752287
system.l2.InvalidateReq.misses::switch_cpus.data 0.18902
system.l2.InvalidateReq.misses::total 0.18902
system.l2.InvalidateReq.missRate::switch_cpus.data 0.002779704856
system.l2.InvalidateReq.missRate::total 0.002779704856
system.l2.InvalidateReq.mshrMisses::switch_cpus.data 0.18902
system.l2.InvalidateReq.mshrMisses::total 0.18902
system.l2.InvalidateReq.mshrMissLatency::switch_cpus.data 3637.908
system.l2.InvalidateReq.mshrMissLatency::total 3637.908
system.l2.InvalidateReq.mshrMissRate::switch_cpus.data 0.002779704856
system.l2.InvalidateReq.mshrMissRate::total 0.002779704856
system.l2.InvalidateReq.avgMshrMissLatency::switch_cpus.data 55.967815384168006
system.l2.InvalidateReq.avgMshrMissLatency::total 55.967815384168006
system.l2.ReadExReq.misses::cpu.data 1.057601
system.l2.ReadExReq.accesses::cpu.data 1.057601
system.l2.ReadExReq.missRate::cpu.data 0.579978
system.membus.transDist::InvalidateReq 0.18902
system.switch_cpus.commit.commitNonSpecStalls 1.335244
system.mem_ctrls.rdPerTurnAround::0-1023 4.045028
system.mem_ctrls.rdPerTurnAround::1024-2047 0.002908
system.mem_ctrls.rdPerTurnAround::22528-23551 0.002908
system.mem_ctrls.rdPerTurnAround::15872-16383 0.069519
system.l2.CleanEvict.mshrMisses::writebacks 0.699971
system.l2.CleanEvict.mshrMisses::total 0.699971
system.l2.CleanEvict.mshrMissRate::writebacks inf
system.l2.CleanEvict.mshrMissRate::total inf
system.mem_ctrls.rdPerTurnAround::15360-15871 0.270382
system.mem_ctrls.rdPerTurnAround::76-79 0.496669
system.mem_ctrls.wrPerTurnAround::22 0.158176
system.mem_ctrls.rdPerTurnAround::1536-2047 0.236138
system.mem_ctrls.rdPerTurnAround::14848-15359 0.574631
system.mem_ctrls.wrPerTurnAround::23 0.112206
CPI 2.202218365990823

Per-Address PND Load Violations:
