#// Generated automatic by CMT,don't change!
macro_AP_ROM_SIM = y

macro_C2C_LINK = C2C_1LINK

macro_EFUSE_MEM_SIM = n

macro_EMU_VERSION = n

macro_PLD_VERSION = n

macro_SCP_ROM_SIM = n

macro_SRAM_SIM = y

macro_TRNG_SIM = y

macro_ZEBU_VERSION = n

macro_xyz_QSPI_MODEL = y

macro_xyz_SCTO_ROM_SIM = n

macro_xyz_STANDCELL_SIM = y

soft_API_ENABLE = 'uart=y','lpc=y','i2c=y','i3c=n','gic=y'

soft_BOARD_INIT = VIP_INIT

soft_BOOTRAM_ADDR = 0x1a080000

soft_BOOT_LOCATION = ddr

soft_COMPILER_OPTIONS = '-mcmodel=large','-DNO_CACHE_INVALIDATE','-march=armv8.2-a'

soft_MAIN_UART = uart1

soft_MEMORY_MAP = 1socket

soft_MMU_ATTR_DEVICE = nGnRE

soft_MMU_ATTR_RAM = ORW|IRW|OWBNT|IWBNT

unit_SKT0 = D

unit_SKT0_CLS0 = N

unit_SKT0_CLS1 = D

unit_SKT0_CLS1_CORE0 = D

unit_SKT0_CLS1_CORE1 = D

unit_SKT0_CLS1_CORE2 = D

unit_SKT0_CLS1_CORE3 = D

unit_SKT0_HM0 = D

unit_SKT1 = D

unit_SKT1_CLS0 = D

unit_SKT1_CLS0_CORE0 = D

unit_SKT1_CLS0_CORE1 = D

unit_SKT1_CLS0_CORE2 = D

unit_SKT1_CLS0_CORE3 = D

unit_SKT1_CLS1 = D

unit_SKT1_CLS1_CORE0 = D

unit_SKT1_CLS1_CORE1 = D

unit_SKT1_CLS1_CORE2 = D

unit_SKT1_CLS1_CORE3 = D

unit_SKT1_HM0 = D
