<profile>

<section name = "Vitis HLS Report for 'set_tile_broadcast'" level="0">
<item name = "Date">Tue Sep  2 16:52:39 2025
</item>
<item name = "Version">2022.2 (Build 3670227 on Oct 13 2022)</item>
<item name = "Project">spmm_prj</item>
<item name = "Solution">sol1 (Vivado IP Flow Target)</item>
<item name = "Product family">virtexuplus</item>
<item name = "Target device">xcu280-fsvh2892-2L-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">4.00 ns, 2.920 ns, 1.08 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">27, 27, 0.108 us, 0.108 us, 27, 27, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_set_tile_broadcast_Pipeline_init_seen_fu_263">set_tile_broadcast_Pipeline_init_seen, 6, 6, 24.000 ns, 24.000 ns, 6, 6, no</column>
<column name="grp_set_tile_broadcast_Pipeline_copy_tile_loop_fu_271">set_tile_broadcast_Pipeline_copy_tile_loop, 15, 15, 60.000 ns, 60.000 ns, 15, 15, no</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 4, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, 622, 835, -</column>
<column name="Memory">0, -, 66, 69, 0</column>
<column name="Multiplexer">-, -, -, 295, -</column>
<column name="Register">-, -, 140, -, -</column>
<specialColumn name="Available SLR">1344, 3008, 869120, 434560, 320</specialColumn>
<specialColumn name="Utilization SLR (%)">0, 0, ~0, ~0, 0</specialColumn>
<specialColumn name="Available">4032, 9024, 2607360, 1303680, 960</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="grp_set_tile_broadcast_Pipeline_copy_tile_loop_fu_271">set_tile_broadcast_Pipeline_copy_tile_loop, 0, 0, 617, 789, 0</column>
<column name="grp_set_tile_broadcast_Pipeline_init_seen_fu_263">set_tile_broadcast_Pipeline_init_seen, 0, 0, 5, 46, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="pkt_ref_U">set_tile_broadcast_pkt_ref_RAM_AUTO_1R1W, 0, 2, 3, 0, 4, 1, 1, 4</column>
<column name="pkt_v_value_U">set_tile_broadcast_pkt_v_value_RAM_AUTO_1R1W, 0, 32, 33, 0, 4, 32, 1, 128</column>
<column name="pkt_v_y_U">set_tile_broadcast_pkt_v_value_RAM_AUTO_1R1W, 0, 32, 33, 0, 4, 32, 1, 128</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="ap_block_state1">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state7">or, 0, 0, 2, 1, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">43, 8, 1, 8</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="m_axi_gmem1_ARVALID">9, 2, 1, 2</column>
<column name="m_axi_gmem1_RREADY">9, 2, 1, 2</column>
<column name="m_axi_gmem2_ARVALID">9, 2, 1, 2</column>
<column name="m_axi_gmem2_RREADY">9, 2, 1, 2</column>
<column name="pkt_ref_address0">20, 4, 2, 8</column>
<column name="pkt_ref_address1">14, 3, 2, 6</column>
<column name="pkt_ref_ce0">14, 3, 1, 3</column>
<column name="pkt_ref_we0">9, 2, 1, 2</column>
<column name="pkt_v_value_address0">20, 4, 2, 8</column>
<column name="pkt_v_value_address1">14, 3, 2, 6</column>
<column name="pkt_v_value_ce0">14, 3, 1, 3</column>
<column name="pkt_v_value_we0">9, 2, 1, 2</column>
<column name="pkt_v_y_address0">20, 4, 2, 8</column>
<column name="pkt_v_y_address1">14, 3, 2, 6</column>
<column name="pkt_v_y_ce0">14, 3, 1, 3</column>
<column name="pkt_v_y_we0">9, 2, 1, 2</column>
<column name="s_0_blk_n">9, 2, 1, 2</column>
<column name="s_1_blk_n">9, 2, 1, 2</column>
<column name="s_2_blk_n">9, 2, 1, 2</column>
<column name="s_3_blk_n">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">7, 0, 7, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="grp_set_tile_broadcast_Pipeline_copy_tile_loop_fu_271_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_set_tile_broadcast_Pipeline_init_seen_fu_263_ap_start_reg">1, 0, 1, 0</column>
<column name="pkt_ref_load_1_reg_491">1, 0, 1, 0</column>
<column name="pkt_ref_load_reg_486">1, 0, 1, 0</column>
<column name="pkt_v_value_load_1_reg_456">32, 0, 32, 0</column>
<column name="pkt_v_value_load_reg_446">32, 0, 32, 0</column>
<column name="pkt_v_y_load_1_reg_461">32, 0, 32, 0</column>
<column name="pkt_v_y_load_reg_451">32, 0, 32, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, set_tile_broadcast, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, set_tile_broadcast, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, set_tile_broadcast, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, set_tile_broadcast, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, set_tile_broadcast, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, set_tile_broadcast, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, set_tile_broadcast, return value</column>
<column name="m_axi_gmem1_AWVALID">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_AWREADY">in, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_AWADDR">out, 64, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_AWID">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_AWLEN">out, 32, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_AWSIZE">out, 3, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_AWBURST">out, 2, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_AWLOCK">out, 2, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_AWCACHE">out, 4, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_AWPROT">out, 3, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_AWQOS">out, 4, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_AWREGION">out, 4, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_AWUSER">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_WVALID">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_WREADY">in, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_WDATA">out, 32, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_WSTRB">out, 4, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_WLAST">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_WID">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_WUSER">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARVALID">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARREADY">in, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARADDR">out, 64, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARID">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARLEN">out, 32, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARSIZE">out, 3, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARBURST">out, 2, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARLOCK">out, 2, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARCACHE">out, 4, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARPROT">out, 3, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARQOS">out, 4, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARREGION">out, 4, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARUSER">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_RVALID">in, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_RREADY">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_RDATA">in, 32, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_RLAST">in, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_RID">in, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_RFIFONUM">in, 9, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_RUSER">in, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_RRESP">in, 2, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_BVALID">in, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_BREADY">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_BRESP">in, 2, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_BID">in, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_BUSER">in, 1, m_axi, gmem1, pointer</column>
<column name="col_idx">in, 64, ap_none, col_idx, scalar</column>
<column name="m_axi_gmem2_AWVALID">out, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_AWREADY">in, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_AWADDR">out, 64, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_AWID">out, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_AWLEN">out, 32, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_AWSIZE">out, 3, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_AWBURST">out, 2, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_AWLOCK">out, 2, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_AWCACHE">out, 4, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_AWPROT">out, 3, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_AWQOS">out, 4, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_AWREGION">out, 4, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_AWUSER">out, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_WVALID">out, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_WREADY">in, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_WDATA">out, 32, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_WSTRB">out, 4, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_WLAST">out, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_WID">out, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_WUSER">out, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_ARVALID">out, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_ARREADY">in, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_ARADDR">out, 64, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_ARID">out, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_ARLEN">out, 32, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_ARSIZE">out, 3, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_ARBURST">out, 2, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_ARLOCK">out, 2, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_ARCACHE">out, 4, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_ARPROT">out, 3, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_ARQOS">out, 4, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_ARREGION">out, 4, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_ARUSER">out, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_RVALID">in, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_RREADY">out, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_RDATA">in, 32, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_RLAST">in, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_RID">in, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_RFIFONUM">in, 9, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_RUSER">in, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_RRESP">in, 2, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_BVALID">in, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_BREADY">out, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_BRESP">in, 2, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_BID">in, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_BUSER">in, 1, m_axi, gmem2, pointer</column>
<column name="a_val">in, 64, ap_none, a_val, scalar</column>
<column name="s_0_din">out, 388, ap_fifo, s_0, pointer</column>
<column name="s_0_num_data_valid">in, 5, ap_fifo, s_0, pointer</column>
<column name="s_0_fifo_cap">in, 5, ap_fifo, s_0, pointer</column>
<column name="s_0_full_n">in, 1, ap_fifo, s_0, pointer</column>
<column name="s_0_write">out, 1, ap_fifo, s_0, pointer</column>
<column name="s_1_din">out, 388, ap_fifo, s_1, pointer</column>
<column name="s_1_num_data_valid">in, 5, ap_fifo, s_1, pointer</column>
<column name="s_1_fifo_cap">in, 5, ap_fifo, s_1, pointer</column>
<column name="s_1_full_n">in, 1, ap_fifo, s_1, pointer</column>
<column name="s_1_write">out, 1, ap_fifo, s_1, pointer</column>
<column name="s_2_din">out, 388, ap_fifo, s_2, pointer</column>
<column name="s_2_num_data_valid">in, 5, ap_fifo, s_2, pointer</column>
<column name="s_2_fifo_cap">in, 5, ap_fifo, s_2, pointer</column>
<column name="s_2_full_n">in, 1, ap_fifo, s_2, pointer</column>
<column name="s_2_write">out, 1, ap_fifo, s_2, pointer</column>
<column name="s_3_din">out, 388, ap_fifo, s_3, pointer</column>
<column name="s_3_num_data_valid">in, 5, ap_fifo, s_3, pointer</column>
<column name="s_3_fifo_cap">in, 5, ap_fifo, s_3, pointer</column>
<column name="s_3_full_n">in, 1, ap_fifo, s_3, pointer</column>
<column name="s_3_write">out, 1, ap_fifo, s_3, pointer</column>
<column name="pointer">in, 32, ap_none, pointer, scalar</column>
<column name="nnz">in, 32, ap_none, nnz, scalar</column>
</table>
</item>
</section>
</profile>
