static void T_1\r\nF_1 ( int V_1 , unsigned short V_2 )\r\n{\r\nF_2 ( 0xbc + V_1 , V_3 ) ;\r\nF_2 ( V_2 >> 2 , V_3 ) ;\r\n}\r\nstatic void T_1\r\nF_3 ( unsigned short V_4 , int V_5 , int V_6 )\r\n{\r\nunsigned int V_7 ;\r\nunsigned int V_8 ;\r\nF_2 ( 0x30 , V_4 + V_9 ) ;\r\nF_2 ( 0x01 , V_4 + V_10 ) ;\r\nF_2 ( 0x01 , V_4 + V_11 ) ;\r\nF_4 ( V_12 ) ;\r\nV_8 = ( V_5 < 16 ) ? V_13 [ V_5 ] : 0 ;\r\nV_7 = F_5 ( V_4 + V_14 ) ;\r\nif( ( ( V_7 & 0x0f ) == V_8 ) && V_8 > 0\r\n&& ! V_6 )\r\n{\r\nF_6 ( L_1\r\nL_2 ) ;\r\nF_2 ( 0x4d , V_4 + V_15 ) ;\r\n}\r\nelse\r\n{\r\nV_7 = ( V_7 & 0x0f ) | ( V_8 << 4 ) ;\r\nF_2 ( V_7 , V_4 + V_14 ) ;\r\nF_2 ( 0x6d , V_4 + V_15 ) ;\r\n}\r\n}\r\nstatic int T_1\r\nF_7 ( unsigned short V_1 )\r\n{\r\nunsigned char V_16 , V_7 ;\r\nunsigned short V_4 = V_17 [ V_1 ] . V_4 ;\r\nF_1 ( V_1 , V_4 ) ;\r\nV_16 = F_5 ( V_4 + V_18 ) ;\r\nif( V_16 == 0xff )\r\nreturn 0 ;\r\nV_7 = V_16 ^ 0xe0 ;\r\nF_2 ( V_7 , V_4 + V_18 ) ;\r\nV_7 = F_5 ( V_4 + V_18 ) ;\r\nF_2 ( V_16 , V_4 + V_18 ) ;\r\nif( V_16 != V_7 )\r\nreturn 0 ;\r\nif( ( F_5 ( V_4 + V_19 ) & 0x03 ) != 0x03 )\r\nreturn 0 ;\r\nF_2 ( 0x01 , V_4 + V_11 ) ;\r\nF_8 ( V_20 , 0x20 ) ;\r\nif( F_4 ( V_20 ) != 0x20 )\r\nreturn 0 ;\r\nF_8 ( V_20 , 0x00 ) ;\r\nif( F_4 ( V_20 ) != 0x00 )\r\nreturn 0 ;\r\nreturn 1 ;\r\n}\r\nvoid T_1 F_9 ( char * V_21 , int * V_22 )\r\n{\r\nstatic int V_23 = 0 ;\r\nint V_24 ;\r\nif ( V_22 [ 0 ] != 2 )\r\nF_6 ( L_3 ) ;\r\nelse\r\nif ( V_23 < V_25 ) {\r\nV_26 [ V_23 ] . V_4 = ( unsigned short ) V_22 [ 1 ] ;\r\nV_26 [ V_23 ] . V_5 = V_22 [ 2 ] ;\r\nfor ( V_24 = 0 ; V_24 < V_27 ; ++ V_24 )\r\nif ( V_17 [ V_24 ] . V_4 == ( unsigned short ) V_22 [ 1 ] ) {\r\nV_17 [ V_24 ] . V_28 = 1 ;\r\nbreak;\r\n}\r\n++ V_23 ;\r\n}\r\n}\r\nint T_1 F_10 ( struct V_29 * V_30 )\r\n{\r\nstatic int V_31 = 0 ;\r\nstatic unsigned short V_32 = 0 ;\r\nstruct V_33 * V_34 ;\r\nunsigned short V_4 ;\r\nint V_35 ;\r\nV_30 -> V_36 = L_4 ;\r\nV_30 -> V_37 = V_38 ;\r\nV_30 -> V_39 = V_40 ;\r\nif ( V_41 != 0 ) {\r\nV_26 [ 0 ] . V_4 = V_41 ;\r\nfor ( V_35 = 0 ; V_35 < V_27 ; ++ V_35 )\r\nif ( V_17 [ V_35 ] . V_4 == V_41 ) {\r\nV_17 [ V_35 ] . V_28 = 1 ;\r\nbreak;\r\n}\r\n}\r\nif ( V_42 != 0 )\r\nV_26 [ 0 ] . V_5 = V_42 ;\r\nfor ( V_35 = 0 ; V_31 < V_25 ; ++ V_31 ) {\r\nV_4 = 0 ;\r\nif ( V_26 [ V_31 ] . V_4 )\r\n{\r\nV_4 = V_26 [ V_31 ] . V_4 ;\r\nF_1 ( V_31 , V_4 ) ;\r\nF_3 ( V_4 , V_26 [ V_31 ] . V_5 , 1 ) ;\r\n}\r\nelse\r\nfor (; ! V_4 && ( V_32 < V_27 ) ; ++ V_32 ) {\r\n#if ( V_43 & V_44 )\r\nF_6 ( L_5 , ( unsigned int ) V_17 [ V_32 ] . V_4 ) ;\r\n#endif\r\nif ( ! V_17 [ V_32 ] . V_28 &&\r\nF_7 ( V_32 ) ) {\r\nV_4 = V_17 [ V_32 ] . V_4 ;\r\nF_3 ( V_4 , V_45 [ V_32 ] , 0 ) ;\r\n#if ( V_43 & V_44 )\r\nF_6 ( L_6 ) ;\r\n#endif\r\n}\r\n}\r\n#if F_11 ( V_43 ) && ( V_43 & V_44 )\r\nF_6 ( L_7 , ( unsigned int ) V_4 ) ;\r\n#endif\r\nif ( ! V_4 )\r\nbreak;\r\nV_34 = F_12 ( V_30 , sizeof( struct V_46 ) ) ;\r\nif( V_34 == NULL )\r\nbreak;\r\nV_34 -> V_4 = V_4 ;\r\nF_13 ( V_34 , 0 ) ;\r\nif ( V_26 [ V_31 ] . V_5 != V_47 )\r\nV_34 -> V_5 = V_26 [ V_31 ] . V_5 ;\r\nelse\r\nV_34 -> V_5 = F_14 ( V_34 , V_48 ) ;\r\nif ( V_34 -> V_5 != V_49 )\r\nif ( F_15 ( V_34 -> V_5 , V_50 , V_51 ,\r\nL_4 , V_34 ) ) {\r\nF_6 ( L_8 ,\r\nV_34 -> V_52 , V_34 -> V_5 ) ;\r\nV_34 -> V_5 = V_49 ;\r\n}\r\nif ( V_34 -> V_5 == V_49 ) {\r\nF_6 ( L_9 , V_34 -> V_52 ) ;\r\nF_6 ( L_10 , V_34 -> V_52 ) ;\r\nF_2 ( 0x4d , V_4 + V_15 ) ;\r\nF_2 ( ( F_5 ( V_4 + V_14 ) & 0x0f ) , V_4 + V_14 ) ;\r\n}\r\n#if F_11 ( V_43 ) && ( V_43 & V_44 )\r\nF_6 ( L_11 , V_34 -> V_52 , V_34 -> V_5 ) ;\r\n#endif\r\nF_6 ( L_12 , V_34 -> V_52 , ( int )\r\nV_34 -> V_4 ) ;\r\nif ( V_34 -> V_5 == V_49 )\r\nF_6 ( L_13 ) ;\r\nelse\r\nF_6 ( L_14 , V_34 -> V_5 ) ;\r\nF_6 ( L_15 ,\r\nV_53 , V_54 , V_55 ) ;\r\nF_16 ( V_34 ) ;\r\nF_6 ( L_16 ) ;\r\n++ V_31 ;\r\n++ V_35 ;\r\n}\r\nreturn V_35 ;\r\n}\r\nint F_17 ( struct V_56 * V_57 , struct V_58 * V_59 ,\r\nT_2 V_60 , int * V_61 )\r\n{\r\nint V_62 = V_60 ;\r\nV_61 [ 0 ] = 64 ;\r\nV_61 [ 1 ] = 32 ;\r\nV_61 [ 2 ] = V_62 >> 11 ;\r\nif( V_61 [ 2 ] > 1024 ) {\r\nV_61 [ 0 ] = 255 ;\r\nV_61 [ 1 ] = 63 ;\r\nV_61 [ 2 ] = V_62 / ( 63 * 255 ) ;\r\nif( V_61 [ 2 ] > 1023 )\r\nV_61 [ 2 ] = 1023 ;\r\n}\r\nreturn 0 ;\r\n}\r\nstatic inline int F_18 ( struct V_33 * V_34 , unsigned char * V_63 ,\r\nint V_64 ) {\r\nregister unsigned char * V_65 = V_63 ;\r\nregister unsigned short V_66 = ( unsigned short ) ( V_34 -> V_4 +\r\nV_67 ) ;\r\nregister int V_24 = V_64 ;\r\nint V_68 = 0 ;\r\nwhile ( ! ( F_5 ( V_34 -> V_4 + V_69 ) & V_70 ) )\r\n++ V_68 ;\r\nF_19 ( V_66 , V_65 , V_24 ) ;\r\nif ( F_5 ( V_34 -> V_4 + V_10 ) & V_71 ) {\r\nF_2 ( V_72 , V_34 -> V_4 + V_10 ) ;\r\nF_6 ( L_17 ,\r\nV_34 -> V_52 ) ;\r\nreturn - 1 ;\r\n}\r\nif ( V_68 > V_73 )\r\nV_73 = V_68 ;\r\nreturn 0 ;\r\n}\r\nstatic inline int F_20 ( struct V_33 * V_34 , unsigned char * V_74 ,\r\nint V_64 ) {\r\nregister unsigned char * V_75 = V_74 ;\r\nregister unsigned short V_66 = ( V_34 -> V_4 + V_67 ) ;\r\nregister int V_24 = V_64 ;\r\nint V_68 = 0 ;\r\nwhile ( ! ( ( F_5 ( V_34 -> V_4 + V_69 ) ) & V_70 ) )\r\n++ V_68 ;\r\nF_21 ( V_66 , V_75 , V_24 ) ;\r\nif ( F_5 ( V_34 -> V_4 + V_10 ) & V_71 ) {\r\nF_2 ( V_72 , V_34 -> V_4 + V_10 ) ;\r\nF_6 ( L_18 ,\r\nV_34 -> V_52 ) ;\r\nreturn - 1 ;\r\n}\r\nif ( V_68 > V_73 )\r\nV_76 = V_68 ;\r\nreturn 0 ;\r\n}\r\nstatic int F_22 ( struct V_33 * V_77 )\r\n{\r\nif ( V_77 -> V_5 )\r\nF_23 ( V_77 -> V_5 , V_77 ) ;\r\nF_24 ( V_77 ) ;\r\nif ( V_77 -> V_78 != 0xff )\r\nF_25 ( V_77 -> V_78 ) ;\r\nif ( V_77 -> V_4 && V_77 -> V_79 )\r\nF_26 ( V_77 -> V_4 , V_77 -> V_79 ) ;\r\nF_27 ( V_77 ) ;\r\nreturn 0 ;\r\n}
