// Generated by CIRCT unknown git version
module gap_hack(	// file.cleaned.mlir:2:3
  input  [19:0] tile,	// file.cleaned.mlir:2:26
  input  [3:0]  C_LATCH,	// file.cleaned.mlir:2:42
  input  [1:0]  map_code,	// file.cleaned.mlir:2:60
  output [24:0] CROM_ADDR	// file.cleaned.mlir:2:80
);

  wire [19:0]      _GEN = tile - 20'h8000;	// file.cleaned.mlir:11:10
  wire [19:0]      _GEN_0 = (&(tile[17:16])) ? tile - 20'h10000 : tile;	// file.cleaned.mlir:9:10, :10:10, :14:10, :15:10
  wire [3:0][19:0] _GEN_1 =
    {{tile[17:16] == 2'h1 ? _GEN : _GEN_0},
     {tile[17:16] == 2'h2 ? _GEN : _GEN_0},
     {(&(tile[17:16])) ? _GEN : tile},
     {tile}};	// file.cleaned.mlir:5:14, :6:15, :9:10, :10:10, :11:10, :12:10, :13:10, :15:10, :16:10, :17:10, :18:10, :19:11
  assign CROM_ADDR =
    {_GEN_1[map_code][17:16] + 2'h1, _GEN_1[map_code][15:0], C_LATCH, 3'h0};	// file.cleaned.mlir:5:14, :8:14, :19:11, :20:11, :21:11, :22:11, :23:11, :24:11, :25:5
endmodule

