5 8 1 * 0
8 /home/ultrav3/trevorw/covered/diags/verilog -t main -vcd always10.vcd -o always10.cdd -v always10.v
3 0 main main always10.v 1 27
2 1 8 90009 1 1 4 0 0 c
2 2 8 40004 0 1 400 0 0 b
2 3 8 40009 1 38 6006 1 2
2 4 7 60006 3 1 c 0 0 a
2 5 7 20008 b 39 400e 4 0
2 6 6 110015 16 1 c 0 0 clock
2 7 6 9000f 0 2a 20000 0 0 2 0 a
2 8 6 90015 22 27 2100a 6 7 1 0 2
2 9 23 9000c 1 0 20004 0 0 1 1 0
2 10 23 10005 0 1 400 0 0 clock
2 11 23 1000c 1 37 1006 9 10
2 12 24 17001b 15 1 1c 0 0 clock
2 13 24 160016 15 1b 2002c 12 0 1 0 1102
2 14 24 e0012 0 1 400 0 0 clock
2 15 24 e001b 15 37 602e 13 14
2 16 24 b000b 1 0 20008 0 0 32 64 4 0 0 0 0 0 0 0
2 17 24 b000b 1 0 20008 0 0 32 64 55 55 55 55 55 55 55 55
2 18 24 9000c 2b 2c 2000a 16 17 32 0 aa aa aa aa aa aa aa aa
1 clock 0 3 30005 1 16 1102
1 a 0 4 30005 1 0 1102
1 b 0 4 30008 1 0 2
1 c 0 4 3000b 1 0 2
4 3 8 8
4 5 3 8
4 8 5 0
4 15 18 18
4 18 15 0
4 11 18 18
