$date
	Fri Aug 22 12:39:22 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_mux_2x1 $end
$scope module uut $end
$var wire 2 ! in [1:0] $end
$var wire 1 " s $end
$var reg 1 # out $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0#
0"
b0 !
$end
#1000
1#
b1 !
#2000
0#
b10 !
#3000
1#
b11 !
#4000
0#
b0 !
1"
#5000
b1 !
#6000
1#
b10 !
#7000
b11 !
#8000
0#
b0 !
0"
#9000
1#
b1 !
#10000
0#
b10 !
#11000
1#
b11 !
#12000
0#
b0 !
1"
#13000
b1 !
#14000
1#
b10 !
#15000
b11 !
#16000
0#
b0 !
0"
