#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_00000233e9738890 .scope module, "MIPSSingleCycle_tb" "MIPSSingleCycle_tb" 2 3;
 .timescale 0 0;
v00000233e97a0950_0 .var "clock", 0 0;
v00000233e97a1710_0 .net "dataMemAddress", 31 0, L_00000233e97326d0;  1 drivers
v00000233e97a0630_0 .net "dataMemRead", 0 0, L_00000233e97faac0;  1 drivers
v00000233e97a08b0_0 .net "dataMemWrite", 0 0, L_00000233e97fa520;  1 drivers
v00000233e97a0090 .array "dataMemory", 1023 0, 31 0;
v00000233e97a0d10_0 .var "dataReadValue", 31 0;
v00000233e97a1990_0 .net "dataWriteValue", 31 0, L_00000233e9732740;  1 drivers
v00000233e97a03b0_0 .var/i "i", 31 0;
v00000233e97a1a30_0 .net "insMemAddress", 31 0, L_00000233e9732f90;  1 drivers
v00000233e97a0130_0 .net "insMemRead", 0 0, v00000233e979c4d0_0;  1 drivers
v00000233e97a01d0_0 .var "insReadValue", 31 0;
v00000233e97a1e90 .array "instruction", 0 1023, 255 0;
v00000233e97a1b70 .array "instructionMemory", 1023 0, 31 0;
E_00000233e9722650 .event anyedge, v00000233e979c6b0_0, v00000233e979ced0_0, v00000233e979c1b0_0, v00000233e979c930_0;
E_00000233e97232d0 .event anyedge, v00000233e979c4d0_0, v00000233e979d010_0;
S_00000233e973ac00 .scope task, "printHeader" "printHeader" 2 15, 2 15 0, S_00000233e9738890;
 .timescale 0 0;
TD_MIPSSingleCycle_tb.printHeader ;
    %vpi_call 2 17 "$display", "pc, nextPC, $at, $a0, $v0, $t0, $t1, $t2, $s0, $s1, $s2, $s3, $s4, $s5, $s6, $s7, $ra, $sp, opcode, rs, rt, rd, shamt, funct, extended, aluOut, mem[0], mem[4], mem[8], mem[c], mem[10], mem[14], stk[3ec], stk[3f0], stk[3f4], stk[3f8], stk[3fc], V, N, Z, C, instruction" {0 0 0};
    %end;
S_00000233e973b020 .scope task, "printRow" "printRow" 2 21, 2 21 0, S_00000233e9738890;
 .timescale 0 0;
TD_MIPSSingleCycle_tb.printRow ;
    %load/vec4 v00000233e979d5b0_0;
    %pad/u 33;
    %subi 4194304, 0, 33;
    %ix/vec4 4;
    %load/vec4a v00000233e97a1e90, 4;
    %vpi_call 2 23 "$display", "0x%0h, 0x%0h, %0h, %0h, %0h, %0h, %0h, %0h, %0h, %0h, %0h, %0h, %0h, %0h, %0h, %0h, %0h, %0h, %0h, %0h, %0h, %0h, %0h, %0h, %0h, %0h, %0h, %0h, %0h, %0h, %0h, %0h, %0h, %0h, %0h, %0b, %0b, %0b, %0b, %0h, %0h, %s", v00000233e979d5b0_0, v00000233e979dab0_0, &A<v00000233e979ace0, 1>, &A<v00000233e979ace0, 4>, &A<v00000233e979ace0, 2>, &A<v00000233e979ace0, 8>, &A<v00000233e979ace0, 9>, &A<v00000233e979ace0, 10>, &A<v00000233e979ace0, 16>, &A<v00000233e979ace0, 17>, &A<v00000233e979ace0, 18>, &A<v00000233e979ace0, 19>, &A<v00000233e979ace0, 20>, &A<v00000233e979ace0, 21>, &A<v00000233e979ace0, 22>, &A<v00000233e979ace0, 23>, &A<v00000233e979ace0, 31>, &A<v00000233e979ace0, 29>, v00000233e979c750_0, v00000233e97a0770_0, v00000233e97a1350_0, v00000233e979d790_0, v00000233e97a10d0_0, v00000233e979ddd0_0, v00000233e979c9d0_0, v00000233e979cf70_0, &A<v00000233e97a0090, 0>, &A<v00000233e97a0090, 4>, &A<v00000233e97a0090, 8>, &A<v00000233e97a0090, 12>, &A<v00000233e97a0090, 16>, &A<v00000233e97a0090, 20>, &A<v00000233e97a0090, 1004>, &A<v00000233e97a0090, 1008>, &A<v00000233e97a0090, 1012>, &A<v00000233e97a0090, 1016>, &A<v00000233e97a0090, 1020>, &PV<v00000233e97a1c10_0, 3, 1>, &PV<v00000233e97a1c10_0, 2, 1>, &PV<v00000233e97a1c10_0, 1, 1>, &PV<v00000233e97a1c10_0, 0, 1>, S<0,vec4,u256> {1 0 0};
    %end;
S_00000233e973b500 .scope module, "ss" "SingleCycleDataPath" 2 104, 3 196 0, S_00000233e9738890;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 32 "instruction";
    .port_info 2 /INPUT 32 "data";
    .port_info 3 /OUTPUT 32 "insMemAddress";
    .port_info 4 /OUTPUT 1 "insMemRead";
    .port_info 5 /OUTPUT 32 "dataMemAddress";
    .port_info 6 /OUTPUT 1 "dataMemRead";
    .port_info 7 /OUTPUT 1 "dataMemWrite";
    .port_info 8 /OUTPUT 32 "dataWriteValue";
P_00000233e9678260 .param/l "ADDRESS_WIDTH" 0 3 198, +C4<00000000000000000000000000100000>;
P_00000233e9678298 .param/l "DATA_WIDTH" 0 3 199, +C4<00000000000000000000000000100000>;
L_00000233e97329e0 .functor BUFZ 6, v00000233e979da10_0, C4<000000>, C4<000000>, C4<000000>;
L_00000233e9732510 .functor BUFZ 16, v00000233e979d970_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_00000233e9733150 .functor BUFZ 4, v00000233e97a1c10_0, C4<0000>, C4<0000>, C4<0000>;
RS_00000233e973e458 .resolv tri, L_00000233e9733150, L_00000233e97fa0c0;
L_00000233e97325f0 .functor BUFZ 4, RS_00000233e973e458, C4<0000>, C4<0000>, C4<0000>;
L_00000233e97326d0 .functor BUFZ 32, v00000233e979b5a0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000233e9732f90 .functor BUFZ 32, L_00000233e97a1170, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000233e9732740 .functor BUFZ 32, L_00000233e9732c80, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000233e979a6a0_0 .net "ALU_result", 31 0, L_00000233e97fa840;  1 drivers
L_00000233e97a2058 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v00000233e979c070_0 .net/2u *"_ivl_14", 31 0, L_00000233e97a2058;  1 drivers
v00000233e979d3d0_0 .net *"_ivl_21", 0 0, L_00000233e97a0270;  1 drivers
v00000233e979c570_0 .net *"_ivl_40", 3 0, L_00000233e97325f0;  1 drivers
v00000233e979c610_0 .net *"_ivl_42", 0 0, L_00000233e97fb2e0;  1 drivers
L_00000233e97a22e0 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v00000233e979dbf0_0 .net/2u *"_ivl_43", 31 0, L_00000233e97a22e0;  1 drivers
v00000233e979db50_0 .net *"_ivl_49", 29 0, L_00000233e97fa2a0;  1 drivers
L_00000233e97a2328 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000233e979cc50_0 .net *"_ivl_51", 1 0, L_00000233e97a2328;  1 drivers
v00000233e979ccf0_0 .net *"_ivl_56", 3 0, L_00000233e97fb420;  1 drivers
v00000233e979cd90_0 .net *"_ivl_58", 25 0, L_00000233e97fba60;  1 drivers
v00000233e979df10_0 .net *"_ivl_59", 25 0, L_00000233e97fb4c0;  1 drivers
v00000233e979c890_0 .net *"_ivl_61", 23 0, L_00000233e97fa200;  1 drivers
L_00000233e97a2370 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000233e979d330_0 .net *"_ivl_63", 1 0, L_00000233e97a2370;  1 drivers
v00000233e979ce30_0 .net *"_ivl_65", 29 0, L_00000233e97fb7e0;  1 drivers
L_00000233e97a23b8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000233e979d470_0 .net *"_ivl_70", 1 0, L_00000233e97a23b8;  1 drivers
v00000233e979dd30_0 .net *"_ivl_82", 0 0, L_00000233e97fbc40;  1 drivers
v00000233e979d830_0 .net *"_ivl_83", 31 0, L_00000233e97fb740;  1 drivers
L_00000233e97a2400 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000233e979c7f0_0 .net *"_ivl_86", 30 0, L_00000233e97a2400;  1 drivers
L_00000233e97a2448 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v00000233e979cb10_0 .net/2u *"_ivl_87", 31 0, L_00000233e97a2448;  1 drivers
v00000233e979d0b0_0 .net *"_ivl_89", 0 0, L_00000233e97fb060;  1 drivers
v00000233e979c2f0_0 .net "address", 15 0, L_00000233e9732510;  1 drivers
v00000233e979cf70_0 .net "aluOut", 31 0, v00000233e979b5a0_0;  1 drivers
v00000233e979c110_0 .net "alu_input_b", 31 0, L_00000233e97fae80;  1 drivers
v00000233e979ca70_0 .net "carry", 0 0, L_00000233e97fb240;  1 drivers
v00000233e979cbb0_0 .net "clock", 0 0, v00000233e97a0950_0;  1 drivers
v00000233e979d650_0 .net "control", 18 0, v00000233e979bc80_0;  1 drivers
v00000233e979dc90_0 .net "data", 31 0, v00000233e97a0d10_0;  1 drivers
v00000233e979c930_0 .net "dataMemAddress", 31 0, L_00000233e97326d0;  alias, 1 drivers
v00000233e979c1b0_0 .net "dataMemRead", 0 0, L_00000233e97faac0;  alias, 1 drivers
v00000233e979ced0_0 .net "dataMemWrite", 0 0, L_00000233e97fa520;  alias, 1 drivers
v00000233e979c6b0_0 .net "dataWriteValue", 31 0, L_00000233e9732740;  alias, 1 drivers
v00000233e979c250_0 .net "data_1", 31 0, L_00000233e9732ba0;  1 drivers
v00000233e979c390_0 .net "data_2", 31 0, L_00000233e9732c80;  1 drivers
v00000233e979c9d0_0 .net "extended", 31 0, L_00000233e97a0db0;  1 drivers
v00000233e979ddd0_0 .net "funct", 5 0, L_00000233e97329e0;  1 drivers
v00000233e979d010_0 .net "insMemAddress", 31 0, L_00000233e9732f90;  alias, 1 drivers
v00000233e979c4d0_0 .var "insMemRead", 0 0;
v00000233e979d150_0 .net "instruction", 31 0, v00000233e97a01d0_0;  1 drivers
o00000233e973e608 .functor BUFZ 1, C4<z>; HiZ drive
v00000233e979de70_0 .net "jr", 0 0, o00000233e973e608;  0 drivers
v00000233e979d510_0 .net "jumpAddress", 31 0, L_00000233e97fb560;  1 drivers
v00000233e979c430_0 .net "negative", 0 0, L_00000233e97fb1a0;  1 drivers
v00000233e979c750_0 .net "opcode", 5 0, L_00000233e97a0450;  1 drivers
v00000233e979d1f0_0 .net "operation", 4 0, v00000233e979bb40_0;  1 drivers
v00000233e979d290_0 .net "overflow", 0 0, L_00000233e97fab60;  1 drivers
v00000233e979d5b0_0 .net "pc", 31 0, v00000233e979a420_0;  1 drivers
v00000233e979d6f0_0 .net "pcPlus4", 31 0, L_00000233e97a1170;  1 drivers
v00000233e979d790_0 .net "rd", 4 0, v00000233e97a0810_0;  1 drivers
v00000233e979d8d0_0 .net "regWrite", 0 0, L_00000233e97a0a90;  1 drivers
v00000233e979d970_0 .var "reg_address", 15 0;
v00000233e979da10_0 .var "reg_funct", 5 0;
v00000233e979dab0_0 .var "reg_nextPC", 31 0;
v00000233e97a0810_0 .var "reg_rd", 4 0;
v00000233e97a0e50_0 .var "reg_rs", 4 0;
v00000233e97a1d50_0 .var "reg_rt", 4 0;
v00000233e97a1530_0 .var "reg_shamt", 4 0;
v00000233e97a0770_0 .net "rs", 4 0, v00000233e97a0e50_0;  1 drivers
v00000233e97a1350_0 .net "rt", 4 0, v00000233e97a1d50_0;  1 drivers
v00000233e97a18f0_0 .net "samt", 0 0, L_00000233e97a1cb0;  1 drivers
o00000233e973f598 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v00000233e97a10d0_0 .net "shamt", 4 0, o00000233e973f598;  0 drivers
v00000233e97a0590_0 .net "shifted", 31 0, L_00000233e97fb380;  1 drivers
v00000233e97a1df0_0 .net8 "status_out", 3 0, RS_00000233e973e458;  2 drivers
v00000233e97a1c10_0 .var "status_reg", 3 0;
v00000233e97a1ad0_0 .net "writeRegAddress", 4 0, L_00000233e97a17b0;  1 drivers
v00000233e97a1670_0 .net "writeRegData", 31 0, L_00000233e97fb920;  1 drivers
v00000233e97a1f30_0 .net "zero", 0 0, L_00000233e97fb880;  1 drivers
E_00000233e97228d0 .event anyedge, v00000233e979a2e0_0;
E_00000233e97226d0 .event anyedge, v00000233e979bc80_0, v00000233e979d510_0;
E_00000233e9722750 .event anyedge, v00000233e979bc80_0, v00000233e97a1f30_0, v00000233e979a6a0_0, v00000233e979d6f0_0;
E_00000233e9722a90 .event anyedge, v00000233e979d6f0_0;
E_00000233e9722b10 .event anyedge, v00000233e979a420_0;
E_00000233e9723fd0 .event anyedge, v00000233e979ddd0_0, v00000233e979c750_0;
L_00000233e97a1cb0 .part v00000233e97a1530_0, 0, 1;
L_00000233e97a0450 .part v00000233e97a01d0_0, 26, 6;
L_00000233e97a1170 .arith/sum 32, v00000233e979a420_0, L_00000233e97a2058;
L_00000233e97a09f0 .part v00000233e97a01d0_0, 26, 6;
L_00000233e97a0270 .part v00000233e979bc80_0, 12, 1;
L_00000233e97a17b0 .functor MUXZ 5, v00000233e97a1d50_0, v00000233e97a0810_0, L_00000233e97a0270, C4<>;
L_00000233e97a0a90 .part v00000233e979bc80_0, 0, 1;
L_00000233e97a0310 .part v00000233e97a01d0_0, 0, 16;
L_00000233e97a04f0 .part v00000233e979bc80_0, 3, 3;
L_00000233e97a0b30 .part v00000233e97a01d0_0, 0, 6;
L_00000233e97fab60 .part L_00000233e97325f0, 3, 1;
L_00000233e97fb1a0 .part L_00000233e97325f0, 2, 1;
L_00000233e97fb880 .part L_00000233e97325f0, 1, 1;
L_00000233e97fb240 .part L_00000233e97325f0, 0, 1;
L_00000233e97fb2e0 .part v00000233e979bc80_0, 1, 1;
L_00000233e97fae80 .functor MUXZ 32, L_00000233e9732c80, L_00000233e97a22e0, L_00000233e97fb2e0, C4<>;
L_00000233e97fa2a0 .part L_00000233e97a0db0, 0, 30;
L_00000233e97fb380 .concat [ 2 30 0 0], L_00000233e97a2328, L_00000233e97fa2a0;
L_00000233e97fa840 .arith/sum 32, L_00000233e97a1170, L_00000233e97fb380;
L_00000233e97fb420 .part L_00000233e97a1170, 28, 4;
L_00000233e97fba60 .part v00000233e97a01d0_0, 0, 26;
L_00000233e97fa200 .part L_00000233e97fba60, 0, 24;
L_00000233e97fb4c0 .concat [ 2 24 0 0], L_00000233e97a2370, L_00000233e97fa200;
L_00000233e97fb7e0 .concat [ 26 4 0 0], L_00000233e97fb4c0, L_00000233e97fb420;
L_00000233e97fb560 .concat [ 30 2 0 0], L_00000233e97fb7e0, L_00000233e97a23b8;
L_00000233e97fa520 .part v00000233e979bc80_0, 2, 1;
L_00000233e97faac0 .part v00000233e979bc80_0, 8, 1;
L_00000233e97fbc40 .part v00000233e979bc80_0, 6, 1;
L_00000233e97fb740 .concat [ 1 31 0 0], L_00000233e97fbc40, L_00000233e97a2400;
L_00000233e97fb060 .cmp/eq 32, L_00000233e97fb740, L_00000233e97a2448;
L_00000233e97fb920 .functor MUXZ 32, v00000233e979b5a0_0, v00000233e97a0d10_0, L_00000233e97fb060, C4<>;
S_00000233e973b690 .scope module, "alu" "ALU" 3 342, 4 28 0, S_00000233e973b500;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "control";
    .port_info 1 /INPUT 32 "a";
    .port_info 2 /INPUT 32 "b";
    .port_info 3 /INPUT 4 "statusIn";
    .port_info 4 /OUTPUT 32 "out";
    .port_info 5 /OUTPUT 4 "statusOut";
P_00000233e97245d0 .param/l "DATA_WIDTH" 0 4 29, +C4<00000000000000000000000000100000>;
L_00000233e9732f20 .functor BUFZ 1, L_00000233e97a1490, C4<0>, C4<0>, C4<0>;
v00000233e979b960_0 .net *"_ivl_13", 0 0, L_00000233e97a0ef0;  1 drivers
v00000233e979a060_0 .net *"_ivl_24", 0 0, L_00000233e9732f20;  1 drivers
v00000233e979a740_0 .net *"_ivl_3", 0 0, L_00000233e97a0bd0;  1 drivers
L_00000233e97a2130 .functor BUFT 1, C4<000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000233e979ad80_0 .net/2u *"_ivl_6", 32 0, L_00000233e97a2130;  1 drivers
v00000233e979b140_0 .net *"_ivl_8", 0 0, L_00000233e97a0c70;  1 drivers
v00000233e979a7e0_0 .net "a", 31 0, L_00000233e9732ba0;  alias, 1 drivers
v00000233e979aec0_0 .net "b", 31 0, L_00000233e9732c80;  alias, 1 drivers
v00000233e979bf00_0 .net "control", 4 0, v00000233e979bb40_0;  alias, 1 drivers
v00000233e979b5a0_0 .var "out", 31 0;
v00000233e979aa60_0 .net "overflow_wire", 0 0, L_00000233e97a1490;  1 drivers
v00000233e979b3c0_0 .var "result", 32 0;
v00000233e979ba00_0 .net "statusIn", 3 0, v00000233e97a1c10_0;  1 drivers
v00000233e979ab00_0 .net8 "statusOut", 3 0, RS_00000233e973e458;  alias, 2 drivers
E_00000233e9724a50 .event anyedge, v00000233e979ba00_0, v00000233e979aec0_0, v00000233e979a7e0_0, v00000233e972aa30_0;
L_00000233e97a0bd0 .part v00000233e979b3c0_0, 32, 1;
L_00000233e97a0c70 .cmp/eq 33, v00000233e979b3c0_0, L_00000233e97a2130;
L_00000233e97a0ef0 .part v00000233e979b3c0_0, 31, 1;
L_00000233e97fa660 .part L_00000233e9732ba0, 31, 1;
L_00000233e97fa160 .part L_00000233e9732c80, 31, 1;
L_00000233e97fa480 .part v00000233e979b3c0_0, 31, 1;
L_00000233e97fa0c0 .concat8 [ 1 1 1 1], L_00000233e97a0bd0, L_00000233e97a0c70, L_00000233e97a0ef0, L_00000233e9732f20;
S_00000233e96ca090 .scope module, "f" "overflow" 4 78, 4 82 0, S_00000233e973b690;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "result";
    .port_info 3 /INPUT 5 "ALU_CNTRL";
    .port_info 4 /OUTPUT 1 "overflow";
L_00000233e9732c10 .functor OR 1, L_00000233e97a12b0, L_00000233e97a13f0, C4<0>, C4<0>;
L_00000233e9732cf0 .functor NOT 1, L_00000233e97fa660, C4<0>, C4<0>, C4<0>;
L_00000233e9732580 .functor NOT 1, L_00000233e97fa160, C4<0>, C4<0>, C4<0>;
L_00000233e97331c0 .functor AND 1, L_00000233e9732cf0, L_00000233e9732580, C4<1>, C4<1>;
L_00000233e9732a50 .functor AND 1, L_00000233e97331c0, L_00000233e97fa480, C4<1>, C4<1>;
L_00000233e9732dd0 .functor AND 1, L_00000233e97fa660, L_00000233e97fa160, C4<1>, C4<1>;
L_00000233e9732660 .functor NOT 1, L_00000233e97fa480, C4<0>, C4<0>, C4<0>;
L_00000233e9732e40 .functor AND 1, L_00000233e9732dd0, L_00000233e9732660, C4<1>, C4<1>;
L_00000233e9733070 .functor OR 1, L_00000233e9732a50, L_00000233e9732e40, C4<0>, C4<0>;
v00000233e972aa30_0 .net "ALU_CNTRL", 4 0, v00000233e979bb40_0;  alias, 1 drivers
v00000233e97293b0_0 .net *"_ivl_0", 31 0, L_00000233e97a1030;  1 drivers
L_00000233e97a2208 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000233e9729a90_0 .net *"_ivl_11", 26 0, L_00000233e97a2208;  1 drivers
L_00000233e97a2250 .functor BUFT 1, C4<00000000000000000000000000001010>, C4<0>, C4<0>, C4<0>;
v00000233e972a170_0 .net/2u *"_ivl_12", 31 0, L_00000233e97a2250;  1 drivers
v00000233e9729b30_0 .net *"_ivl_14", 0 0, L_00000233e97a13f0;  1 drivers
v00000233e9729e50_0 .net *"_ivl_16", 0 0, L_00000233e9732c10;  1 drivers
v00000233e9729f90_0 .net *"_ivl_18", 0 0, L_00000233e9732cf0;  1 drivers
v00000233e972a030_0 .net *"_ivl_20", 0 0, L_00000233e9732580;  1 drivers
v00000233e972a0d0_0 .net *"_ivl_22", 0 0, L_00000233e97331c0;  1 drivers
v00000233e972a210_0 .net *"_ivl_24", 0 0, L_00000233e9732a50;  1 drivers
v00000233e9720ac0_0 .net *"_ivl_26", 0 0, L_00000233e9732dd0;  1 drivers
v00000233e9720fc0_0 .net *"_ivl_28", 0 0, L_00000233e9732660;  1 drivers
L_00000233e97a2178 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000233e9720c00_0 .net *"_ivl_3", 26 0, L_00000233e97a2178;  1 drivers
v00000233e979ac40_0 .net *"_ivl_30", 0 0, L_00000233e9732e40;  1 drivers
v00000233e979b320_0 .net *"_ivl_32", 0 0, L_00000233e9733070;  1 drivers
L_00000233e97a2298 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000233e979bd20_0 .net/2u *"_ivl_34", 0 0, L_00000233e97a2298;  1 drivers
L_00000233e97a21c0 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v00000233e979b000_0 .net/2u *"_ivl_4", 31 0, L_00000233e97a21c0;  1 drivers
v00000233e979b6e0_0 .net *"_ivl_6", 0 0, L_00000233e97a12b0;  1 drivers
v00000233e979baa0_0 .net *"_ivl_8", 31 0, L_00000233e97a1850;  1 drivers
v00000233e979bbe0_0 .net "a", 0 0, L_00000233e97fa660;  1 drivers
v00000233e979bdc0_0 .net "b", 0 0, L_00000233e97fa160;  1 drivers
v00000233e979be60_0 .net "overflow", 0 0, L_00000233e97a1490;  alias, 1 drivers
v00000233e979b0a0_0 .net "result", 0 0, L_00000233e97fa480;  1 drivers
L_00000233e97a1030 .concat [ 5 27 0 0], v00000233e979bb40_0, L_00000233e97a2178;
L_00000233e97a12b0 .cmp/eq 32, L_00000233e97a1030, L_00000233e97a21c0;
L_00000233e97a1850 .concat [ 5 27 0 0], v00000233e979bb40_0, L_00000233e97a2208;
L_00000233e97a13f0 .cmp/eq 32, L_00000233e97a1850, L_00000233e97a2250;
L_00000233e97a1490 .functor MUXZ 1, L_00000233e97a2298, L_00000233e9733070, L_00000233e9732c10, C4<>;
S_00000233e96ca220 .scope module, "aluctrl" "ALUControl" 3 337, 3 168 0, S_00000233e973b500;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "aluOp";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /OUTPUT 5 "operation";
    .port_info 3 /OUTPUT 1 "jr";
v00000233e979a100_0 .net "aluOp", 2 0, L_00000233e97a04f0;  1 drivers
v00000233e979a1a0_0 .net "funct", 5 0, L_00000233e97a0b30;  1 drivers
v00000233e979b460_0 .net "jr", 0 0, o00000233e973e608;  alias, 0 drivers
v00000233e979bb40_0 .var "operation", 4 0;
E_00000233e9725010 .event anyedge, v00000233e979a100_0, v00000233e979a1a0_0;
S_00000233e96de6e0 .scope module, "mainControl" "Control" 3 326, 3 139 0, S_00000233e973b500;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /OUTPUT 19 "control";
v00000233e979bc80_0 .var "control", 18 0;
v00000233e979a240_0 .net "opcode", 5 0, L_00000233e97a09f0;  1 drivers
E_00000233e9724f10 .event anyedge, v00000233e979a240_0;
S_00000233e96de870 .scope module, "pcRegister" "Register" 3 310, 4 92 0, S_00000233e973b500;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "D";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /OUTPUT 32 "Q";
P_00000233e9724950 .param/l "DATA_WIDTH" 0 4 93, +C4<00000000000000000000000000100000>;
v00000233e979a2e0_0 .net "D", 31 0, v00000233e979dab0_0;  1 drivers
v00000233e979a420_0 .var "Q", 31 0;
v00000233e979b780_0 .net "clock", 0 0, v00000233e97a0950_0;  alias, 1 drivers
E_00000233e9724e50 .event posedge, v00000233e979b780_0;
S_00000233e96d3e40 .scope module, "rf" "RegisterFile" 3 331, 4 107 0, S_00000233e973b500;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 5 "address1";
    .port_info 2 /INPUT 5 "address2";
    .port_info 3 /INPUT 5 "writeAddress";
    .port_info 4 /INPUT 32 "writeData";
    .port_info 5 /INPUT 1 "regWrite";
    .port_info 6 /OUTPUT 32 "outData1";
    .port_info 7 /OUTPUT 32 "outData2";
P_00000233e9678360 .param/l "ADDRESS_WIDTH" 0 4 108, +C4<00000000000000000000000000000101>;
P_00000233e9678398 .param/l "DATA_WIDTH" 0 4 108, +C4<00000000000000000000000000100000>;
L_00000233e9732ba0 .functor BUFZ 32, L_00000233e97a1210, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000233e9732c80 .functor BUFZ 32, L_00000233e97a06d0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000233e979a9c0_0 .net *"_ivl_0", 31 0, L_00000233e97a1210;  1 drivers
v00000233e979a880_0 .net *"_ivl_10", 6 0, L_00000233e97a0f90;  1 drivers
L_00000233e97a20e8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000233e979a920_0 .net *"_ivl_13", 1 0, L_00000233e97a20e8;  1 drivers
v00000233e979a380_0 .net *"_ivl_2", 6 0, L_00000233e97a15d0;  1 drivers
L_00000233e97a20a0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000233e979af60_0 .net *"_ivl_5", 1 0, L_00000233e97a20a0;  1 drivers
v00000233e979b1e0_0 .net *"_ivl_8", 31 0, L_00000233e97a06d0;  1 drivers
v00000233e979b500_0 .net "address1", 4 0, v00000233e97a0e50_0;  alias, 1 drivers
v00000233e979b280_0 .net "address2", 4 0, v00000233e97a1d50_0;  alias, 1 drivers
v00000233e979a4c0_0 .net "clock", 0 0, v00000233e97a0950_0;  alias, 1 drivers
v00000233e979ace0 .array "data", 0 32, 31 0;
v00000233e979ae20_0 .net "outData1", 31 0, L_00000233e9732ba0;  alias, 1 drivers
v00000233e979b820_0 .net "outData2", 31 0, L_00000233e9732c80;  alias, 1 drivers
v00000233e979b640_0 .net "regWrite", 0 0, L_00000233e97a0a90;  alias, 1 drivers
v00000233e979aba0_0 .net "writeAddress", 4 0, L_00000233e97a17b0;  alias, 1 drivers
v00000233e979b8c0_0 .net "writeData", 31 0, L_00000233e97fb920;  alias, 1 drivers
L_00000233e97a1210 .array/port v00000233e979ace0, L_00000233e97a15d0;
L_00000233e97a15d0 .concat [ 5 2 0 0], v00000233e97a0e50_0, L_00000233e97a20a0;
L_00000233e97a06d0 .array/port v00000233e979ace0, L_00000233e97a0f90;
L_00000233e97a0f90 .concat [ 5 2 0 0], v00000233e97a1d50_0, L_00000233e97a20e8;
S_00000233e96d3fd0 .scope module, "se" "SignExtend" 3 334, 4 130 0, S_00000233e973b500;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "unextended";
    .port_info 1 /OUTPUT 32 "extended";
P_00000233e9678460 .param/l "FROM_WIDTH" 0 4 131, +C4<00000000000000000000000000010000>;
P_00000233e9678498 .param/l "TO_WIDTH" 0 4 131, +C4<00000000000000000000000000100000>;
v00000233e979a560_0 .net "extended", 31 0, L_00000233e97a0db0;  alias, 1 drivers
v00000233e979a600_0 .net "unextended", 15 0, L_00000233e97a0310;  1 drivers
L_00000233e97a0db0 .extend/s 32, L_00000233e97a0310;
S_00000233e96cf890 .scope task, "tick" "tick" 2 6, 2 6 0, S_00000233e9738890;
 .timescale 0 0;
TD_MIPSSingleCycle_tb.tick ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000233e97a0950_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000233e97a0950_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000233e97a0950_0, 0, 1;
    %end;
    .scope S_00000233e96de870;
T_3 ;
    %wait E_00000233e9724e50;
    %load/vec4 v00000233e979a2e0_0;
    %assign/vec4 v00000233e979a420_0, 0;
    %jmp T_3;
    .thread T_3;
    .scope S_00000233e96de6e0;
T_4 ;
    %wait E_00000233e9724f10;
    %load/vec4 v00000233e979a240_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %pushi/vec4 131103, 0, 19;
    %assign/vec4 v00000233e979bc80_0, 0;
    %jmp T_4.9;
T_4.0 ;
    %pushi/vec4 20513, 0, 19;
    %assign/vec4 v00000233e979bc80_0, 0;
    %jmp T_4.9;
T_4.1 ;
    %pushi/vec4 16707, 0, 19;
    %assign/vec4 v00000233e979bc80_0, 0;
    %jmp T_4.9;
T_4.2 ;
    %pushi/vec4 6, 0, 19;
    %assign/vec4 v00000233e979bc80_0, 0;
    %jmp T_4.9;
T_4.3 ;
    %pushi/vec4 2056, 0, 19;
    %assign/vec4 v00000233e979bc80_0, 0;
    %jmp T_4.9;
T_4.4 ;
    %pushi/vec4 11, 0, 19;
    %assign/vec4 v00000233e979bc80_0, 0;
    %jmp T_4.9;
T_4.5 ;
    %pushi/vec4 16387, 0, 19;
    %assign/vec4 v00000233e979bc80_0, 0;
    %jmp T_4.9;
T_4.6 ;
    %pushi/vec4 16387, 0, 19;
    %assign/vec4 v00000233e979bc80_0, 0;
    %jmp T_4.9;
T_4.7 ;
    %pushi/vec4 16577, 0, 19;
    %assign/vec4 v00000233e979bc80_0, 0;
    %jmp T_4.9;
T_4.9 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_00000233e96d3e40;
T_5 ;
    %wait E_00000233e9724e50;
    %load/vec4 v00000233e979b640_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v00000233e979b8c0_0;
    %load/vec4 v00000233e979aba0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000233e979ace0, 0, 4;
T_5.0 ;
    %jmp T_5;
    .thread T_5;
    .scope S_00000233e96ca220;
T_6 ;
    %wait E_00000233e9725010;
    %load/vec4 v00000233e979a100_0;
    %cmpi/e 0, 0, 3;
    %jmp/0xz  T_6.0, 4;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v00000233e979bb40_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v00000233e979a100_0;
    %cmpi/e 1, 0, 3;
    %jmp/0xz  T_6.2, 4;
    %pushi/vec4 8, 0, 5;
    %assign/vec4 v00000233e979bb40_0, 0;
    %jmp T_6.3;
T_6.2 ;
    %load/vec4 v00000233e979a100_0;
    %cmpi/e 2, 0, 3;
    %jmp/0xz  T_6.4, 4;
    %pushi/vec4 16, 0, 5;
    %assign/vec4 v00000233e979bb40_0, 0;
    %jmp T_6.5;
T_6.4 ;
    %load/vec4 v00000233e979a100_0;
    %cmpi/e 3, 0, 3;
    %jmp/0xz  T_6.6, 4;
    %pushi/vec4 24, 0, 5;
    %assign/vec4 v00000233e979bb40_0, 0;
    %jmp T_6.7;
T_6.6 ;
    %load/vec4 v00000233e979a100_0;
    %cmpi/e 4, 0, 3;
    %jmp/0xz  T_6.8, 4;
    %load/vec4 v00000233e979a1a0_0;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_6.10, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_6.11, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_6.12, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_6.13, 6;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v00000233e979bb40_0, 0;
    %jmp T_6.15;
T_6.10 ;
    %pushi/vec4 16, 0, 5;
    %assign/vec4 v00000233e979bb40_0, 0;
    %jmp T_6.15;
T_6.11 ;
    %pushi/vec4 24, 0, 5;
    %assign/vec4 v00000233e979bb40_0, 0;
    %jmp T_6.15;
T_6.12 ;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v00000233e979bb40_0, 0;
    %jmp T_6.15;
T_6.13 ;
    %pushi/vec4 8, 0, 5;
    %assign/vec4 v00000233e979bb40_0, 0;
    %jmp T_6.15;
T_6.15 ;
    %pop/vec4 1;
    %jmp T_6.9;
T_6.8 ;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v00000233e979bb40_0, 0;
T_6.9 ;
T_6.7 ;
T_6.5 ;
T_6.3 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_00000233e973b690;
T_7 ;
    %wait E_00000233e9724a50;
    %load/vec4 v00000233e979bf00_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 5;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 5;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 5;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 5;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v00000233e979b5a0_0, 0;
    %jmp T_7.7;
T_7.0 ;
    %load/vec4 v00000233e979a7e0_0;
    %pad/u 33;
    %load/vec4 v00000233e979aec0_0;
    %pad/u 33;
    %and;
    %store/vec4 v00000233e979b3c0_0, 0, 33;
    %load/vec4 v00000233e979b3c0_0;
    %parti/s 32, 0, 2;
    %store/vec4 v00000233e979b5a0_0, 0, 32;
    %jmp T_7.7;
T_7.1 ;
    %load/vec4 v00000233e979a7e0_0;
    %pad/u 33;
    %load/vec4 v00000233e979aec0_0;
    %pad/u 33;
    %or;
    %assign/vec4 v00000233e979b3c0_0, 0;
    %load/vec4 v00000233e979b3c0_0;
    %parti/s 32, 0, 2;
    %store/vec4 v00000233e979b5a0_0, 0, 32;
    %jmp T_7.7;
T_7.2 ;
    %load/vec4 v00000233e979a7e0_0;
    %pad/u 33;
    %load/vec4 v00000233e979aec0_0;
    %pad/u 33;
    %add;
    %load/vec4 v00000233e979ba00_0;
    %parti/s 1, 0, 2;
    %pad/u 33;
    %add;
    %store/vec4 v00000233e979b3c0_0, 0, 33;
    %load/vec4 v00000233e979b3c0_0;
    %parti/s 32, 0, 2;
    %store/vec4 v00000233e979b5a0_0, 0, 32;
    %jmp T_7.7;
T_7.3 ;
    %load/vec4 v00000233e979a7e0_0;
    %pad/u 33;
    %load/vec4 v00000233e979aec0_0;
    %pad/u 33;
    %sub;
    %store/vec4 v00000233e979b3c0_0, 0, 33;
    %load/vec4 v00000233e979b3c0_0;
    %parti/s 32, 0, 2;
    %store/vec4 v00000233e979b5a0_0, 0, 32;
    %jmp T_7.7;
T_7.4 ;
    %load/vec4 v00000233e979a7e0_0;
    %load/vec4 v00000233e979aec0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_7.8, 8;
    %pushi/vec4 1, 0, 33;
    %jmp/1 T_7.9, 8;
T_7.8 ; End of true expr.
    %pushi/vec4 0, 0, 33;
    %jmp/0 T_7.9, 8;
 ; End of false expr.
    %blend;
T_7.9;
    %store/vec4 v00000233e979b3c0_0, 0, 33;
    %load/vec4 v00000233e979b3c0_0;
    %parti/s 32, 0, 2;
    %store/vec4 v00000233e979b5a0_0, 0, 32;
    %jmp T_7.7;
T_7.5 ;
    %load/vec4 v00000233e979a7e0_0;
    %load/vec4 v00000233e979aec0_0;
    %or;
    %nor/r;
    %pad/u 33;
    %store/vec4 v00000233e979b3c0_0, 0, 33;
    %load/vec4 v00000233e979b3c0_0;
    %parti/s 32, 0, 2;
    %store/vec4 v00000233e979b5a0_0, 0, 32;
    %jmp T_7.7;
T_7.7 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_00000233e973b500;
T_8 ;
    %wait E_00000233e9723fd0;
    %load/vec4 v00000233e979c750_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_8.4, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %jmp T_8.6;
T_8.0 ;
    %load/vec4 v00000233e979d150_0;
    %parti/s 5, 21, 6;
    %store/vec4 v00000233e97a0e50_0, 0, 5;
    %load/vec4 v00000233e979d150_0;
    %parti/s 5, 16, 6;
    %store/vec4 v00000233e97a1d50_0, 0, 5;
    %load/vec4 v00000233e979d150_0;
    %parti/s 5, 11, 5;
    %store/vec4 v00000233e97a0810_0, 0, 5;
    %load/vec4 v00000233e979d150_0;
    %parti/s 5, 6, 4;
    %store/vec4 v00000233e97a1530_0, 0, 5;
    %load/vec4 v00000233e979d150_0;
    %parti/s 6, 0, 2;
    %store/vec4 v00000233e979da10_0, 0, 6;
    %jmp T_8.6;
T_8.1 ;
    %load/vec4 v00000233e979d150_0;
    %parti/s 5, 21, 6;
    %store/vec4 v00000233e97a0e50_0, 0, 5;
    %load/vec4 v00000233e979d150_0;
    %parti/s 5, 16, 6;
    %store/vec4 v00000233e97a1d50_0, 0, 5;
    %load/vec4 v00000233e979d150_0;
    %parti/s 16, 0, 2;
    %store/vec4 v00000233e979d970_0, 0, 16;
    %jmp T_8.6;
T_8.2 ;
    %load/vec4 v00000233e979d150_0;
    %parti/s 5, 21, 6;
    %store/vec4 v00000233e97a0e50_0, 0, 5;
    %load/vec4 v00000233e979d150_0;
    %parti/s 5, 16, 6;
    %store/vec4 v00000233e97a1d50_0, 0, 5;
    %load/vec4 v00000233e979d150_0;
    %parti/s 16, 0, 2;
    %store/vec4 v00000233e979d970_0, 0, 16;
    %jmp T_8.6;
T_8.3 ;
    %load/vec4 v00000233e979d150_0;
    %parti/s 5, 21, 6;
    %store/vec4 v00000233e97a0e50_0, 0, 5;
    %load/vec4 v00000233e979d150_0;
    %parti/s 5, 16, 6;
    %store/vec4 v00000233e97a1d50_0, 0, 5;
    %load/vec4 v00000233e979d150_0;
    %parti/s 16, 0, 2;
    %store/vec4 v00000233e979d970_0, 0, 16;
    %jmp T_8.6;
T_8.4 ;
    %load/vec4 v00000233e979d150_0;
    %parti/s 26, 0, 2;
    %pad/u 16;
    %store/vec4 v00000233e979d970_0, 0, 16;
    %jmp T_8.6;
T_8.5 ;
    %jmp T_8.6;
T_8.6 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_00000233e973b500;
T_9 ;
    %wait E_00000233e9722b10;
    %vpi_call 3 311 "$display", "pc 0x%0h", v00000233e979d5b0_0 {0 0 0};
    %jmp T_9;
    .thread T_9, $push;
    .scope S_00000233e973b500;
T_10 ;
    %pushi/vec4 4194304, 0, 32;
    %assign/vec4 v00000233e979dab0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000233e979c4d0_0, 0;
    %end;
    .thread T_10;
    .scope S_00000233e973b500;
T_11 ;
    %wait E_00000233e9722a90;
    %vpi_call 3 319 "$display", "pcPlus4 0x%0h", v00000233e979d6f0_0 {0 0 0};
    %jmp T_11;
    .thread T_11, $push;
    .scope S_00000233e973b500;
T_12 ;
    %pushi/vec4 268502012, 0, 32;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000233e979ace0, 4, 0;
    %end;
    .thread T_12;
    .scope S_00000233e973b500;
T_13 ;
    %wait E_00000233e9722750;
    %load/vec4 v00000233e979d650_0;
    %parti/s 1, 11, 5;
    %load/vec4 v00000233e979d650_0;
    %parti/s 1, 10, 5;
    %or;
    %load/vec4 v00000233e97a1f30_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %load/vec4 v00000233e979a6a0_0;
    %store/vec4 v00000233e979dab0_0, 0, 32;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v00000233e979d6f0_0;
    %store/vec4 v00000233e979dab0_0, 0, 32;
T_13.1 ;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_00000233e973b500;
T_14 ;
    %wait E_00000233e97228d0;
    %vpi_call 3 364 "$display", "reg_nextPC 0x%0h", v00000233e979dab0_0 {0 0 0};
    %jmp T_14;
    .thread T_14, $push;
    .scope S_00000233e973b500;
T_15 ;
    %wait E_00000233e97226d0;
    %load/vec4 v00000233e979d650_0;
    %parti/s 1, 9, 5;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_15.0, 4;
    %load/vec4 v00000233e979d510_0;
    %store/vec4 v00000233e979dab0_0, 0, 32;
T_15.0 ;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_00000233e973b500;
T_16 ;
    %wait E_00000233e97228d0;
    %vpi_call 3 383 "$display", "insMemAddress 0x%0h", v00000233e979d010_0 {0 0 0};
    %jmp T_16;
    .thread T_16, $push;
    .scope S_00000233e9738890;
T_17 ;
    %wait E_00000233e97232d0;
    %load/vec4 v00000233e97a0130_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_17.0, 4;
    %load/vec4 v00000233e97a1a30_0;
    %pad/u 33;
    %subi 4194304, 0, 33;
    %ix/vec4 4;
    %load/vec4a v00000233e97a1b70, 4;
    %assign/vec4 v00000233e97a01d0_0, 0;
T_17.0 ;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_00000233e9738890;
T_18 ;
    %wait E_00000233e9722650;
    %load/vec4 v00000233e97a0630_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %load/vec4 v00000233e97a1710_0;
    %pad/u 33;
    %subi 268500992, 0, 33;
    %ix/vec4 4;
    %load/vec4a v00000233e97a0090, 4;
    %assign/vec4 v00000233e97a0d10_0, 0;
T_18.0 ;
    %jmp T_18;
    .thread T_18, $push;
    .scope S_00000233e9738890;
T_19 ;
    %wait E_00000233e9724e50;
    %load/vec4 v00000233e97a08b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %load/vec4 v00000233e97a1990_0;
    %load/vec4 v00000233e97a1710_0;
    %pad/u 33;
    %subi 268500992, 0, 33;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000233e97a0090, 0, 4;
T_19.0 ;
    %jmp T_19;
    .thread T_19;
    .scope S_00000233e9738890;
T_20 ;
    %fork TD_MIPSSingleCycle_tb.printHeader, S_00000233e973ac00;
    %join;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000233e979ace0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000233e979ace0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000233e979ace0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000233e979ace0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000233e979ace0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000233e979ace0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000233e979ace0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000233e979ace0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000233e979ace0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000233e979ace0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000233e979ace0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000233e979ace0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000233e979ace0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000233e979ace0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000233e979ace0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000233e979ace0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000233e979ace0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000233e979ace0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000233e979ace0, 0, 4;
    %pushi/vec4 19552288, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000233e97a1b70, 0, 4;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 97, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1684283428, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1949510688, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 611594540, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 539259954, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000233e97a1e90, 0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000233e97a03b0_0, 0, 32;
T_20.0 ;
    %load/vec4 v00000233e97a03b0_0;
    %cmpi/s 3, 0, 32;
    %jmp/0xz T_20.1, 5;
    %fork TD_MIPSSingleCycle_tb.tick, S_00000233e96cf890;
    %join;
    %fork TD_MIPSSingleCycle_tb.printRow, S_00000233e973b020;
    %join;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v00000233e97a03b0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v00000233e97a03b0_0, 0, 32;
    %jmp T_20.0;
T_20.1 ;
    %fork TD_MIPSSingleCycle_tb.tick, S_00000233e96cf890;
    %join;
    %fork TD_MIPSSingleCycle_tb.printRow, S_00000233e973b020;
    %join;
    %end;
    .thread T_20;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "MIPSSingleCycle_tb.v";
    "./MIPSSingleCycle.v";
    "./MIPSComponents.v";
