From 5b66bdada4a0b34d30b0b6e5b665c90611fe3dd5 Mon Sep 17 00:00:00 2001
From: Ong Hean Loong <hean.loong.ong@intel.com>
Date: Mon, 19 Dec 2016 17:03:35 +0800
Subject: [PATCH 022/120] FogBugz #421702-1: Device tree bindings Frame Buffer
 II for Display Port IP

commit c4c1e1fd417bddfae0184ac98acf70f8703a3c3b from
https://github.com/altera-opensource/linux-socfpga.git

Device tree bindings required for the Intel PSG (Altera) Frame Buffer II.

Signed-off-by: Ong Hean Loong <hean.loong.ong@intel.com>
Integrated-by: Abhishek Paliwal <paliwal.abhishek@windriver.com>
---
 .../bindings/video/altr,vip-fb2.txt           | 22 +++++++++++++++++++
 1 file changed, 22 insertions(+)
 create mode 100644 Documentation/devicetree/bindings/video/altr,vip-fb2.txt

diff --git a/Documentation/devicetree/bindings/video/altr,vip-fb2.txt b/Documentation/devicetree/bindings/video/altr,vip-fb2.txt
new file mode 100644
index 000000000000..296988aec88d
--- /dev/null
+++ b/Documentation/devicetree/bindings/video/altr,vip-fb2.txt
@@ -0,0 +1,22 @@
+Altera Video and Image Processing(VIP) Frame Buffer II bindings
+
+Required properties:
+- compatible: "altr,vip-frame-buffer-2.0"
+- reg: Physical base address and length of the framebuffer controller's
+  registers.
+- max-width: The width of the framebuffer in pixels.
+- max-height: The height of the framebuffer in pixels.
+- bits-per-symbol: only "8" is currently supported
+- mem-port-width = the bus width of the avalon master port on the frame reader
+
+Example:
+
+dp_0_frame_buf: vip@0x100000280 {
+	compatible = "altr,vip-frame-buffer-2.0";
+	reg = <0x00000001 0x00000280 0x00000040>;
+	altr,max-width = <1920>;
+	altr,max-height = <1080>;
+	altr,bits-per-symbol = <8>;
+	altr,mem-port-width = <128>;
+};
+
-- 
2.31.1

