# do compile.do
# QuestaSim-64 vmap 2025.1_1 Lib Mapping Utility 2025.02 Feb 13 2025
# vmap work work 
# Modifying modelsim.ini
# ./src/common_cells/include
# ./src/fpu_div_sqrt_mvp/hdl
# ./vendor/opene906/E906_RTL_FACTORY/gen_rtl/fdsu/rtl
# ./vendor/openc910/C910_RTL_FACTORY/gen_rtl/vfdsu/rtl
# QuestaSim-64 vlog 2025.1_1 Compiler 2025.02 Feb 13 2025
# Start time: 12:44:03 on Sep 17,2025
# vlog -sv -work work "+incdir+./src/common_cells/include" ./src/common_cells/src/cf_math_pkg.sv ./src/common_cells/src/cb_filter_pkg.sv ./src/common_cells/src/ecc_pkg.sv 
# -- Compiling package cf_math_pkg
# -- Compiling package cb_filter_pkg
# -- Compiling package ecc_pkg
# 
# Top level modules:
# 	--none--
# End time: 12:44:03 on Sep 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2025.1_1 Compiler 2025.02 Feb 13 2025
# Start time: 12:44:03 on Sep 17,2025
# vlog -sv -work work "+incdir+./src/common_cells/include" "+incdir+./src/fpu_div_sqrt_mvp/hdl" ./src/fpu_div_sqrt_mvp/hdl/defs_div_sqrt_mvp.sv 
# -- Compiling package defs_div_sqrt_mvp
# 
# Top level modules:
# 	--none--
# End time: 12:44:03 on Sep 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2025.1_1 Compiler 2025.02 Feb 13 2025
# Start time: 12:44:03 on Sep 17,2025
# vlog -sv -work work "+incdir+./src/common_cells/include" "+incdir+./src/fpu_div_sqrt_mvp/hdl" ./src/fpnew_pkg.sv 
# -- Compiling package fpnew_pkg
# 
# Top level modules:
# 	--none--
# End time: 12:44:03 on Sep 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2025.1_1 Compiler 2025.02 Feb 13 2025
# Start time: 12:44:03 on Sep 17,2025
# vlog -sv -work work "+incdir+./src/common_cells/include" ./src/common_cells/src/addr_decode.sv ./src/common_cells/src/binary_to_gray.sv ./src/common_cells/src/cb_filter.sv ./src/common_cells/src/cb_filter_pkg.sv ./src/common_cells/src/cdc_2phase.sv ./src/common_cells/src/cdc_fifo_2phase.sv ./src/common_cells/src/cdc_fifo_gray.sv ./src/common_cells/src/cf_math_pkg.sv ./src/common_cells/src/clk_div.sv ./src/common_cells/src/counter.sv ./src/common_cells/src/delta_counter.sv ./src/common_cells/src/ecc_decode.sv ./src/common_cells/src/ecc_encode.sv ./src/common_cells/src/ecc_pkg.sv ./src/common_cells/src/edge_detect.sv ./src/common_cells/src/edge_propagator.sv ./src/common_cells/src/edge_propagator_rx.sv ./src/common_cells/src/edge_propagator_tx.sv ./src/common_cells/src/exp_backoff.sv ./src/common_cells/src/fall_through_register.sv ./src/common_cells/src/fifo_v3.sv ./src/common_cells/src/gray_to_binary.sv ./src/common_cells/src/id_queue.sv ./src/common_cells/src/isochronous_spill_register.sv ./src/common_cells/src/lfsr.sv ./src/common_cells/src/lfsr_16bit.sv ./src/common_cells/src/lfsr_8bit.sv ./src/common_cells/src/lzc.sv ./src/common_cells/src/max_counter.sv ./src/common_cells/src/mv_filter.sv ./src/common_cells/src/onehot_to_bin.sv ./src/common_cells/src/plru_tree.sv ./src/common_cells/src/popcount.sv ./src/common_cells/src/rr_arb_tree.sv ./src/common_cells/src/rstgen.sv ./src/common_cells/src/rstgen_bypass.sv ./src/common_cells/src/serial_deglitch.sv ./src/common_cells/src/shift_reg.sv ./src/common_cells/src/spill_register.sv ./src/common_cells/src/stream_arbiter.sv ./src/common_cells/src/stream_arbiter_flushable.sv ./src/common_cells/src/stream_delay.sv ./src/common_cells/src/stream_demux.sv ./src/common_cells/src/stream_fifo.sv ./src/common_cells/src/stream_filter.sv ./src/common_cells/src/stream_fork.sv ./src/common_cells/src/stream_fork_dynamic.sv ./src/common_cells/src/stream_intf.sv ./src/common_cells/src/stream_join.sv ./src/common_cells/src/stream_mux.sv ./src/common_cells/src/stream_omega_net.sv ./src/common_cells/src/stream_register.sv ./src/common_cells/src/stream_to_mem.sv ./src/common_cells/src/stream_xbar.sv ./src/common_cells/src/sub_per_hash.sv ./src/common_cells/src/sync.sv ./src/common_cells/src/sync_wedge.sv ./src/common_cells/src/unread.sv 
# -- Compiling module addr_decode
# -- Importing package cf_math_pkg
# -- Compiling module binary_to_gray
# -- Compiling module cb_filter
# -- Importing package cb_filter_pkg
# -- Compiling module hash_block
# -- Compiling package cb_filter_pkg
# -- Compiling module cdc_2phase
# -- Compiling module cdc_2phase_src
# -- Compiling module cdc_2phase_dst
# -- Compiling module cdc_fifo_2phase
# -- Compiling module cdc_fifo_gray
# -- Compiling module cdc_fifo_gray_src
# -- Compiling module cdc_fifo_gray_dst
# -- Compiling package cf_math_pkg
# -- Compiling module clk_div
# -- Compiling module counter
# -- Compiling module delta_counter
# -- Compiling module ecc_decode
# -- Importing package ecc_pkg
# -- Compiling module ecc_encode
# -- Compiling package ecc_pkg
# -- Compiling module edge_detect
# -- Compiling module edge_propagator
# -- Compiling module edge_propagator_rx
# -- Compiling module edge_propagator_tx
# -- Compiling module exp_backoff
# -- Compiling module fall_through_register
# -- Compiling module fifo_v3
# -- Compiling module gray_to_binary
# -- Compiling module id_queue
# -- Compiling module isochronous_spill_register
# -- Compiling module lfsr
# -- Compiling module lfsr_16bit
# -- Compiling module lfsr_8bit
# -- Compiling module lzc
# -- Compiling module max_counter
# -- Compiling module mv_filter
# -- Compiling module onehot_to_bin
# -- Compiling module plru_tree
# -- Compiling module popcount
# -- Compiling module rr_arb_tree
# -- Compiling module rstgen
# -- Compiling module rstgen_bypass
# -- Compiling module serial_deglitch
# -- Compiling module shift_reg
# -- Compiling module spill_register
# -- Compiling module stream_arbiter
# -- Compiling module stream_arbiter_flushable
# -- Compiling module stream_delay
# -- Compiling module stream_demux
# -- Compiling module stream_fifo
# -- Compiling module stream_filter
# -- Compiling module stream_fork
# -- Compiling module stream_fork_dynamic
# -- Compiling interface STREAM_DV
# -- Compiling module stream_join
# -- Compiling module stream_mux
# -- Compiling module stream_omega_net
# -- Compiling module stream_register
# -- Compiling module stream_to_mem
# -- Compiling module stream_xbar
# -- Compiling module sub_per_hash
# -- Compiling module sync
# -- Compiling module sync_wedge
# -- Compiling module unread
# 
# Top level modules:
# 	addr_decode
# 	cb_filter
# 	cdc_fifo_2phase
# 	cdc_fifo_gray
# 	clk_div
# 	ecc_decode
# 	ecc_encode
# 	edge_detect
# 	edge_propagator
# 	edge_propagator_rx
# 	edge_propagator_tx
# 	exp_backoff
# 	fall_through_register
# 	id_queue
# 	isochronous_spill_register
# 	lfsr
# 	lfsr_8bit
# 	max_counter
# 	mv_filter
# 	plru_tree
# 	rstgen
# 	serial_deglitch
# 	shift_reg
# 	stream_arbiter
# 	stream_delay
# 	stream_filter
# 	stream_fork_dynamic
# 	stream_join
# 	stream_mux
# 	stream_omega_net
# 	stream_register
# 	stream_to_mem
# 	unread
# End time: 12:44:04 on Sep 17,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2025.1_1 Compiler 2025.02 Feb 13 2025
# Start time: 12:44:04 on Sep 17,2025
# vlog -sv -work work "+incdir+./src/common_cells/include" "+incdir+./src/fpu_div_sqrt_mvp/hdl" ./src/fpu_div_sqrt_mvp/hdl/control_mvp.sv ./src/fpu_div_sqrt_mvp/hdl/defs_div_sqrt_mvp.sv ./src/fpu_div_sqrt_mvp/hdl/div_sqrt_mvp_wrapper.sv ./src/fpu_div_sqrt_mvp/hdl/div_sqrt_top_mvp.sv ./src/fpu_div_sqrt_mvp/hdl/iteration_div_sqrt_mvp.sv ./src/fpu_div_sqrt_mvp/hdl/norm_div_sqrt_mvp.sv ./src/fpu_div_sqrt_mvp/hdl/nrbd_nrsc_mvp.sv ./src/fpu_div_sqrt_mvp/hdl/preprocess_mvp.sv 
# -- Compiling package control_mvp_sv_unit
# -- Importing package defs_div_sqrt_mvp
# -- Compiling module control_mvp
# -- Compiling package defs_div_sqrt_mvp
# -- Compiling package div_sqrt_mvp_wrapper_sv_unit
# -- Compiling module div_sqrt_mvp_wrapper
# -- Compiling package div_sqrt_top_mvp_sv_unit
# -- Compiling module div_sqrt_top_mvp
# -- Compiling module iteration_div_sqrt_mvp
# -- Compiling package norm_div_sqrt_mvp_sv_unit
# -- Compiling module norm_div_sqrt_mvp
# -- Compiling package nrbd_nrsc_mvp_sv_unit
# -- Compiling module nrbd_nrsc_mvp
# -- Compiling package preprocess_mvp_sv_unit
# -- Compiling module preprocess_mvp
# 
# Top level modules:
# 	div_sqrt_mvp_wrapper
# End time: 12:44:04 on Sep 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2025.1_1 Compiler 2025.02 Feb 13 2025
# Start time: 12:44:04 on Sep 17,2025
# vlog -sv -work work "+incdir+./src/common_cells/include" "+incdir+./src/fpu_div_sqrt_mvp/hdl" "+incdir+./vendor/opene906/E906_RTL_FACTORY/gen_rtl/fdsu/rtl" ./vendor/opene906/E906_RTL_FACTORY/gen_rtl/fdsu/rtl/pa_fdsu_ctrl.v ./vendor/opene906/E906_RTL_FACTORY/gen_rtl/fdsu/rtl/pa_fdsu_ff1.v ./vendor/opene906/E906_RTL_FACTORY/gen_rtl/fdsu/rtl/pa_fdsu_pack_single.v ./vendor/opene906/E906_RTL_FACTORY/gen_rtl/fdsu/rtl/pa_fdsu_prepare.v ./vendor/opene906/E906_RTL_FACTORY/gen_rtl/fdsu/rtl/pa_fdsu_round_single.v ./vendor/opene906/E906_RTL_FACTORY/gen_rtl/fdsu/rtl/pa_fdsu_special.v ./vendor/opene906/E906_RTL_FACTORY/gen_rtl/fdsu/rtl/pa_fdsu_srt_single.v ./vendor/opene906/E906_RTL_FACTORY/gen_rtl/fdsu/rtl/pa_fdsu_top.v 
# -- Compiling module pa_fdsu_ctrl
# -- Compiling module pa_fdsu_ff1
# -- Compiling module pa_fdsu_pack_single
# -- Compiling module pa_fdsu_prepare
# -- Compiling module pa_fdsu_round_single
# -- Compiling module pa_fdsu_special
# -- Compiling module pa_fdsu_srt_single
# -- Compiling module pa_fdsu_top
# 
# Top level modules:
# 	pa_fdsu_top
# End time: 12:44:04 on Sep 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2025.1_1 Compiler 2025.02 Feb 13 2025
# Start time: 12:44:04 on Sep 17,2025
# vlog -work work ./vendor/openc910/C910_RTL_FACTORY/gen_rtl/clk/rtl/gated_clk_cell.v 
# -- Compiling module gated_clk_cell
# 
# Top level modules:
# 	gated_clk_cell
# End time: 12:44:04 on Sep 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2025.1_1 Compiler 2025.02 Feb 13 2025
# Start time: 12:44:04 on Sep 17,2025
# vlog -work work "+incdir+./src/common_cells/include" "+incdir+./vendor/openc910/C910_RTL_FACTORY/gen_rtl/vfdsu/rtl" ./vendor/openc910/C910_RTL_FACTORY/gen_rtl/vfdsu/rtl/ct_vfdsu_ctrl.v ./vendor/openc910/C910_RTL_FACTORY/gen_rtl/vfdsu/rtl/ct_vfdsu_double.v ./vendor/openc910/C910_RTL_FACTORY/gen_rtl/vfdsu/rtl/ct_vfdsu_ff1.v ./vendor/openc910/C910_RTL_FACTORY/gen_rtl/vfdsu/rtl/ct_vfdsu_pack.v ./vendor/openc910/C910_RTL_FACTORY/gen_rtl/vfdsu/rtl/ct_vfdsu_prepare.v ./vendor/openc910/C910_RTL_FACTORY/gen_rtl/vfdsu/rtl/ct_vfdsu_round.v ./vendor/openc910/C910_RTL_FACTORY/gen_rtl/vfdsu/rtl/ct_vfdsu_scalar_dp.v ./vendor/openc910/C910_RTL_FACTORY/gen_rtl/vfdsu/rtl/ct_vfdsu_srt.v ./vendor/openc910/C910_RTL_FACTORY/gen_rtl/vfdsu/rtl/ct_vfdsu_srt_radix16_bound_table.v ./vendor/openc910/C910_RTL_FACTORY/gen_rtl/vfdsu/rtl/ct_vfdsu_srt_radix16_with_sqrt.v ./vendor/openc910/C910_RTL_FACTORY/gen_rtl/vfdsu/rtl/ct_vfdsu_top.v 
# -- Compiling module ct_vfdsu_ctrl
# -- Compiling module ct_vfdsu_double
# -- Compiling module ct_vfdsu_ff1
# -- Compiling module ct_vfdsu_pack
# -- Compiling module ct_vfdsu_prepare
# -- Compiling module ct_vfdsu_round
# -- Compiling module ct_vfdsu_scalar_dp
# -- Compiling module ct_vfdsu_srt
# -- Compiling module ct_vfdsu_srt_radix16_bound_table
# -- Compiling module ct_vfdsu_srt_radix16_with_sqrt
# -- Compiling module ct_vfdsu_top
# 
# Top level modules:
# 	ct_vfdsu_top
# End time: 12:44:04 on Sep 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2025.1_1 Compiler 2025.02 Feb 13 2025
# Start time: 12:44:04 on Sep 17,2025
# vlog -sv -work work ./src/hub_modules/adder/special_cases_detector.sv ./src/hub_modules/adder/special_result_for_adder.sv ./src/hub_modules/adder/Exponent_difference.sv ./src/hub_modules/adder/shifter.sv ./src/hub_modules/adder/LZD.sv ./src/hub_modules/adder/FPHUB_adder.sv ./src/hub_modules/adder/fpnew_hub_adder_wrapper.sv 
# -- Compiling module special_cases_detector
# -- Compiling module special_result_for_adder
# -- Compiling module Exponent_difference
# -- Compiling module shifter
# -- Compiling module LZD
# -- Compiling module FPHUB_adder
# -- Compiling module fpnew_hub_adder_wrapper
# -- Importing package fpnew_pkg
# ** Warning: ./src/hub_modules/adder/fpnew_hub_adder_wrapper.sv(9): (vlog-13314) Defaulting port 'operands_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	fpnew_hub_adder_wrapper
# End time: 12:44:04 on Sep 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# QuestaSim-64 vlog 2025.1_1 Compiler 2025.02 Feb 13 2025
# Start time: 12:44:04 on Sep 17,2025
# vlog -sv -work work "+incdir+./src/common_cells/include" "+incdir+./src/fpu_div_sqrt_mvp/hdl" "+incdir+./vendor/opene906/E906_RTL_FACTORY/gen_rtl/fdsu/rtl" "+incdir+./vendor/openc910/C910_RTL_FACTORY/gen_rtl/vfdsu/rtl" ./src/fpnew_cast_multi.sv ./src/fpnew_classifier.sv ./src/fpnew_divsqrt_multi.sv ./src/fpnew_divsqrt_th_32.sv ./src/fpnew_divsqrt_th_64_multi.sv ./src/fpnew_fma.sv ./src/fpnew_fma_multi.sv ./src/fpnew_noncomp.sv ./src/fpnew_opgroup_block.sv ./src/fpnew_opgroup_fmt_slice.sv ./src/fpnew_opgroup_multifmt_slice.sv ./src/fpnew_rounding.sv ./src/fpnew_top.sv 
# -- Compiling module fpnew_cast_multi
# -- Importing package fpnew_pkg
# -- Compiling module fpnew_classifier
# ** Warning: ./src/fpnew_classifier.sv(22): (vlog-13314) Defaulting port 'operands_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# -- Compiling module fpnew_divsqrt_multi
# ** Warning: ./src/fpnew_divsqrt_multi.sv(33): (vlog-13314) Defaulting port 'operands_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ./src/fpnew_divsqrt_multi.sv(34): (vlog-13314) Defaulting port 'is_boxed_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# -- Compiling module fpnew_divsqrt_th_32
# ** Warning: ./src/fpnew_divsqrt_th_32.sv(36): (vlog-13314) Defaulting port 'operands_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ./src/fpnew_divsqrt_th_32.sv(37): (vlog-13314) Defaulting port 'is_boxed_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# -- Compiling module fpnew_divsqrt_th_64_multi
# ** Warning: ./src/fpnew_divsqrt_th_64_multi.sv(35): (vlog-13314) Defaulting port 'operands_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ./src/fpnew_divsqrt_th_64_multi.sv(36): (vlog-13314) Defaulting port 'is_boxed_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# -- Compiling module fpnew_fma
# ** Warning: ./src/fpnew_fma.sv(31): (vlog-13314) Defaulting port 'operands_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# -- Compiling module fpnew_fma_multi
# ** Warning: ./src/fpnew_fma_multi.sv(32): (vlog-13314) Defaulting port 'operands_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ./src/fpnew_fma_multi.sv(33): (vlog-13314) Defaulting port 'is_boxed_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# -- Compiling module fpnew_noncomp
# ** Warning: ./src/fpnew_noncomp.sv(31): (vlog-13314) Defaulting port 'operands_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# -- Compiling module fpnew_opgroup_block
# ** Warning: ./src/fpnew_opgroup_block.sv(38): (vlog-13314) Defaulting port 'operands_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ./src/fpnew_opgroup_block.sv(39): (vlog-13314) Defaulting port 'is_boxed_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# -- Compiling module fpnew_opgroup_fmt_slice
# ** Warning: ./src/fpnew_opgroup_fmt_slice.sv(36): (vlog-13314) Defaulting port 'operands_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# -- Compiling module fpnew_opgroup_multifmt_slice
# ** Warning: ./src/fpnew_opgroup_multifmt_slice.sv(40): (vlog-13314) Defaulting port 'operands_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ./src/fpnew_opgroup_multifmt_slice.sv(41): (vlog-13314) Defaulting port 'is_boxed_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# -- Compiling module fpnew_rounding
# -- Compiling module fpnew_top
# ** Warning: ./src/fpnew_top.sv(34): (vlog-13314) Defaulting port 'operands_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	fpnew_fma
# 	fpnew_top
# End time: 12:44:04 on Sep 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 17
# QuestaSim-64 vlog 2025.1_1 Compiler 2025.02 Feb 13 2025
# Start time: 12:44:04 on Sep 17,2025
# vlog -sv -work work "+incdir+./src/common_cells/include" "+incdir+./src/fpu_div_sqrt_mvp/hdl" "+incdir+./vendor/opene906/E906_RTL_FACTORY/gen_rtl/fdsu/rtl" "+incdir+./vendor/openc910/C910_RTL_FACTORY/gen_rtl/vfdsu/rtl" ./src/tb_fpnew_simple.sv 
# -- Compiling package tb_fpnew_simple_sv_unit
# -- Importing package fpnew_pkg
# -- Compiling module tb_fpnew_simple
# 
# Top level modules:
# 	tb_fpnew_simple
# End time: 12:44:04 on Sep 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2025.1_1 Compiler 2025.02 Feb 13 2025
# Start time: 12:44:04 on Sep 17,2025
# vlog -sv -work work "+incdir+./src/common_cells/include" "+incdir+./src/fpu_div_sqrt_mvp/hdl" "+incdir+./vendor/opene906/E906_RTL_FACTORY/gen_rtl/fdsu/rtl" "+incdir+./vendor/openc910/C910_RTL_FACTORY/gen_rtl/vfdsu/rtl" ./src/tb_fpnew_simple_2.sv 
# -- Compiling package tb_fpnew_simple_2_sv_unit
# -- Importing package fpnew_pkg
# -- Compiling module tb_fpnew_simple_2
# 
# Top level modules:
# 	tb_fpnew_simple_2
# End time: 12:44:05 on Sep 17,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
