[{content={parts=[{text=--FlashCardSeparator--
Single
--InteriorSeparator--
What are the two main parts of the semester's course?
--InteriorSeparator--
Hardware structure of a computer and Assembly language.
--InteriorSeparator--
easy
--InteriorSeparator--
1
--FlashCardSeparator--

--FlashCardSeparator--
Single
--InteriorSeparator--
What are the four main topics covered under the "Hardware Structure" section?
--InteriorSeparator--
CPU, Peripheral Devices, Interrupt System, Operating System.
--InteriorSeparator--
easy
--InteriorSeparator--
2
--FlashCardSeparator--

--FlashCardSeparator--
Multiple
--InteriorSeparator--
Which of the following are components of the CPU structure?
--InteriorSeparator--
(right) Arithmetic and Logic Unit (ALU)
(right) General Purpose Registers
(wrong) Hard Disk Drive
(wrong) Power Supply
--InteriorSeparator--
medium
--InteriorSeparator--
5
--FlashCardSeparator--

--FlashCardSeparator--
Single
--InteriorSeparator--
What is the function of the Program Counter (PC)?
--InteriorSeparator--
Holds the address of the next instruction to be executed.
--InteriorSeparator--
medium
--InteriorSeparator--
6
--FlashCardSeparator--

--FlashCardSeparator--
Single
--InteriorSeparator--
What is the function of the Instruction Register (IR)?
--InteriorSeparator--
Holds the code of the last instruction fetched from memory.
--InteriorSeparator--
medium
--InteriorSeparator--
6
--FlashCardSeparator--

--FlashCardSeparator--
Single
--InteriorSeparator--
What is the purpose of interface registers like MAR and MDR?
--InteriorSeparator--
To facilitate communication with the system buses.
--InteriorSeparator--
medium
--InteriorSeparator--
7
--FlashCardSeparator--

--FlashCardSeparator--
Multiple
--InteriorSeparator--
How can CPU performance be improved?
--InteriorSeparator--
(right) Using cache memory
(wrong) Increasing the number of cores drastically
(right) Executing instructions in parallel
(wrong) Decreasing clock frequency
--InteriorSeparator--
medium
--InteriorSeparator--
8
--FlashCardSeparator--

--FlashCardSeparator--
Single
--InteriorSeparator--
What is the concept of "pipelining" in CPU architecture?
--InteriorSeparator--
The execution of an instruction is divided into multiple stages that can be overlapped with other instructions.
--InteriorSeparator--
hard
--InteriorSeparator--
9
--FlashCardSeparator--

--FlashCardSeparator--
Single
--InteriorSeparator--
What is the basic idea behind pipelining?
--InteriorSeparator--
To start executing a new instruction before the previous one is finished, utilizing different CPU resources in parallel.
--InteriorSeparator--
hard
--InteriorSeparator--
10
--FlashCardSeparator--

--FlashCardSeparator--
Single
--InteriorSeparator--
Describe the main components of the Intel 8086 processor in relation to pipelining.
--InteriorSeparator--
The Intel 8086 consists of a Bus Interface Unit (BIU) for external communication and an Execution Unit (EU) for actual operation execution, allowing for parallel work.
--InteriorSeparator--
hard
--InteriorSeparator--
11
--FlashCardSeparator--

--FlashCardSeparator--
Single
--InteriorSeparator--
What is a pipeline stage?
--InteriorSeparator--
A sequence of steps through which an instruction passes during its execution.
--InteriorSeparator--
medium
--InteriorSeparator--
13
--FlashCardSeparator--

--FlashCardSeparator--
Single
--InteriorSeparator--
How is clock frequency determined in a pipeline architecture?
--InteriorSeparator--
By the longest stage in the pipeline.
--InteriorSeparator--
hard
--InteriorSeparator--
14
--FlashCardSeparator--

--FlashCardSeparator--
Multiple
--InteriorSeparator--
What are the initial steps in the execution of an instruction?
--InteriorSeparator--
(right) Placing the PC value (instruction address) into MAR
(right) Reading from memory
(wrong) Writing the result to memory
(wrong) Erasing cache memory
--InteriorSeparator--
medium
--InteriorSeparator--
15
--FlashCardSeparator--

--FlashCardSeparator--
Single
--InteriorSeparator--
In the execution of an instruction, what follows after retrieving the instruction code into the MDR?
--InteriorSeparator--
The instruction code is deposited into the IR.
--InteriorSeparator--
medium
--InteriorSeparator--
15
--FlashCardSeparator--

--FlashCardSeparator--
Single
--InteriorSeparator--
What happens after the instruction is decoded by the control unit?
--InteriorSeparator--
The operand is read from memory.
--InteriorSeparator--
medium
--InteriorSeparator--
16
--FlashCardSeparator--

--FlashCardSeparator--
Single
--InteriorSeparator--
What is the function of the ALU in the instruction execution process?
--InteriorSeparator--
To perform the desired operation on the operands.
--InteriorSeparator--
medium
--InteriorSeparator--
17
--FlashCardSeparator--

--FlashCardSeparator--
Multiple
--InteriorSeparator--
What steps are involved in writing the result to memory during instruction execution?
--InteriorSeparator--
(right) Depositing the result in MDR
(right) Depositing the address in MAR
(wrong) Clearing the cache
(wrong) Incrementing the program counter
--InteriorSeparator--
medium
--InteriorSeparator--
18
--FlashCardSeparator--

--FlashCardSeparator--
Single
--InteriorSeparator--
What are the general problems that can prevent instructions from being executed in parallel?
--InteriorSeparator--
Dependencies and conflicts in accessing the same resource.
--InteriorSeparator--
hard
--InteriorSeparator--
19
--FlashCardSeparator--

--FlashCardSeparator--
Multiple
--InteriorSeparator--
What types of dependencies can occur in pipelined execution?
--InteriorSeparator--
(right) Structural
(right) Data
(wrong) Electrical
(wrong) Thermal
--InteriorSeparator--
medium
--InteriorSeparator--
20
--FlashCardSeparator--

--FlashCardSeparator--
Single
--InteriorSeparator--
Define structural dependency.
--InteriorSeparator--
When instructions in different stages require the same component.
--InteriorSeparator--
hard
--InteriorSeparator--
21
--FlashCardSeparator--

--FlashCardSeparator--
Single
--InteriorSeparator--
Provide examples of components that can cause structural dependencies.
--InteriorSeparator--
ALU and memory access.
--InteriorSeparator--
medium
--InteriorSeparator--
22
--FlashCardSeparator--

--FlashCardSeparator--
Single
--InteriorSeparator--
Define data dependency.
--InteriorSeparator--
When one instruction calculates a result that another instruction needs as input, and the second instruction requires the result before the first instruction has produced it.
--InteriorSeparator--
hard
--FlashCardSeparator--
23

--FlashCardSeparator--
Single
--InteriorSeparator--
Describe how a data dependency might occur with the instructions `mov eax, 7` and `sub eax, 3`.
--InteriorSeparator--
The `sub` instruction needs the value written to `eax` by the `mov` instruction, but the `mov` instruction writes to `eax` in its last stage, potentially after the `sub` instruction has already started decoding and needs the value.
--InteriorSeparator--
hard
--InteriorSeparator--
24
--FlashCardSeparator--

--FlashCardSeparator--
Single
--InteriorSeparator--
How is the Program Counter (PC) typically updated?
--InteriorSeparator--
By adding the size of the previous instruction's code to the old value.
--InteriorSeparator--
medium
--InteriorSeparator--
25
--FlashCardSeparator--

--FlashCardSeparator--
Multiple
--InteriorSeparator--
What are the types of jump instructions?
--InteriorSeparator--
(right) Unconditional
(right) Conditional
(wrong) Hypothetical
(wrong) Optional
--InteriorSeparator--
medium
--InteriorSeparator--
26
--FlashCardSeparator--

--FlashCardSeparator--
Single
--InteriorSeparator--
How can the jump address be expressed?
--InteriorSeparator--
As a constant value, the value from a register, or the value from a memory location.
--InteriorSeparator--
medium
--InteriorSeparator--
27
--FlashCardSeparator--

--FlashCardSeparator--
Single
--InteriorSeparator--
Why do jump instructions cause problems in pipelined execution?
--InteriorSeparator--
Because the target address is often calculated in the later stages of execution, by which time subsequent instructions have already started executing.
--InteriorSeparator--
hard
--InteriorSeparator--
28
--FlashCardSeparator--

--FlashCardSeparator--
Single
--InteriorSeparator--
What is a key problem caused by control dependencies in pipelined execution?
--InteriorSeparator--
The need to "flush" the pipeline, leading to performance loss.
--InteriorSeparator--
hard
--InteriorSeparator--
29
--FlashCardSeparator--

--FlashCardSeparator--
Single
--InteriorSeparator--
What is the consequence of "flushing" the pipeline?
--InteriorSeparator--
It leads to performance loss because of the complicated operations and the delay in finishing the first instruction, thus reducing the execution rate.
--InteriorSeparator--
hard
--InteriorSeparator--
29
--FlashCardSeparator--

--FlashCardSeparator--
Multiple
--InteriorSeparator--
What is the role of separation registers in pipelining?
--InteriorSeparator--
(right) Maintain the result obtained at each stage
(wrong) Prevent overheating of the CPU
(wrong) Increase the power consumption of the pipeline
(right) Placed between stages
--InteriorSeparator--
hard
--InteriorSeparator--
14
--FlashCardSeparator--
}], role=model}, finishReason=STOP, avgLogprobs=-0.15743534171101342}]