###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       456769   # Number of WRITE/WRITEP commands
num_reads_done                 =       809907   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       642341   # Number of read row buffer hits
num_read_cmds                  =       809898   # Number of READ/READP commands
num_writes_done                =       456770   # Number of read requests issued
num_write_row_hits             =       348259   # Number of write row buffer hits
num_act_cmds                   =       277461   # Number of ACT commands
num_pre_cmds                   =       277432   # Number of PRE commands
num_ondemand_pres              =       253540   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9562754   # Cyles of rank active rank.0
rank_active_cycles.1           =      9349582   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       437246   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       650418   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      1198547   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        11863   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         3599   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         3602   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         5299   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         6731   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =        11239   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         2122   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =          572   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          704   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        22399   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =          106   # Write cmd latency (cycles)
write_latency[20-39]           =         1555   # Write cmd latency (cycles)
write_latency[40-59]           =         2505   # Write cmd latency (cycles)
write_latency[60-79]           =         5342   # Write cmd latency (cycles)
write_latency[80-99]           =        10039   # Write cmd latency (cycles)
write_latency[100-119]         =        13405   # Write cmd latency (cycles)
write_latency[120-139]         =        18876   # Write cmd latency (cycles)
write_latency[140-159]         =        22676   # Write cmd latency (cycles)
write_latency[160-179]         =        26266   # Write cmd latency (cycles)
write_latency[180-199]         =        28428   # Write cmd latency (cycles)
write_latency[200-]            =       327571   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            9   # Read request latency (cycles)
read_latency[20-39]            =       276140   # Read request latency (cycles)
read_latency[40-59]            =       100180   # Read request latency (cycles)
read_latency[60-79]            =       105946   # Read request latency (cycles)
read_latency[80-99]            =        42416   # Read request latency (cycles)
read_latency[100-119]          =        31345   # Read request latency (cycles)
read_latency[120-139]          =        26531   # Read request latency (cycles)
read_latency[140-159]          =        20380   # Read request latency (cycles)
read_latency[160-179]          =        16948   # Read request latency (cycles)
read_latency[180-199]          =        15033   # Read request latency (cycles)
read_latency[200-]             =       174979   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  2.28019e+09   # Write energy
read_energy                    =  3.26551e+09   # Read energy
act_energy                     =  7.59133e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  2.09878e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  3.12201e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.96716e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.83414e+09   # Active standby energy rank.1
average_read_latency           =      156.428   # Average read request latency (cycles)
average_interarrival           =      7.89439   # Average request interarrival latency (cycles)
total_energy                   =  1.93329e+10   # Total energy (pJ)
average_power                  =      1933.29   # Average power (mW)
average_bandwidth              =       10.809   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       430425   # Number of WRITE/WRITEP commands
num_reads_done                 =       775155   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       632711   # Number of read row buffer hits
num_read_cmds                  =       775153   # Number of READ/READP commands
num_writes_done                =       430425   # Number of read requests issued
num_write_row_hits             =       347260   # Number of write row buffer hits
num_act_cmds                   =       226602   # Number of ACT commands
num_pre_cmds                   =       226573   # Number of PRE commands
num_ondemand_pres              =       202571   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9463917   # Cyles of rank active rank.0
rank_active_cycles.1           =      9428292   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       536083   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       571708   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      1134989   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        14274   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         3619   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         3586   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         5219   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         6729   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =        11116   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         2332   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =          603   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          729   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        22384   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =          125   # Write cmd latency (cycles)
write_latency[20-39]           =         1728   # Write cmd latency (cycles)
write_latency[40-59]           =         3051   # Write cmd latency (cycles)
write_latency[60-79]           =         6582   # Write cmd latency (cycles)
write_latency[80-99]           =        11994   # Write cmd latency (cycles)
write_latency[100-119]         =        15863   # Write cmd latency (cycles)
write_latency[120-139]         =        20411   # Write cmd latency (cycles)
write_latency[140-159]         =        23776   # Write cmd latency (cycles)
write_latency[160-179]         =        26142   # Write cmd latency (cycles)
write_latency[180-199]         =        27133   # Write cmd latency (cycles)
write_latency[200-]            =       293620   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            2   # Read request latency (cycles)
read_latency[20-39]            =       296683   # Read request latency (cycles)
read_latency[40-59]            =       101422   # Read request latency (cycles)
read_latency[60-79]            =       101406   # Read request latency (cycles)
read_latency[80-99]            =        41005   # Read request latency (cycles)
read_latency[100-119]          =        30755   # Read request latency (cycles)
read_latency[120-139]          =        25740   # Read request latency (cycles)
read_latency[140-159]          =        18156   # Read request latency (cycles)
read_latency[160-179]          =        15001   # Read request latency (cycles)
read_latency[180-199]          =        12639   # Read request latency (cycles)
read_latency[200-]             =       132346   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  2.14868e+09   # Write energy
read_energy                    =  3.12542e+09   # Read energy
act_energy                     =  6.19983e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =   2.5732e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =   2.7442e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.90548e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.88325e+09   # Active standby energy rank.1
average_read_latency           =       127.98   # Average read request latency (cycles)
average_interarrival           =      8.29446   # Average request interarrival latency (cycles)
total_energy                   =  1.89192e+10   # Total energy (pJ)
average_power                  =      1891.92   # Average power (mW)
average_bandwidth              =      10.2876   # Average bandwidth
