Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Tue Oct 17 13:47:33 2023
| Host         : VT_ZENBOOK running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file system_timing_summary_routed.rpt -pb system_timing_summary_routed.pb -rpx system_timing_summary_routed.rpx -warn_on_violation
| Design       : system
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    60          
TIMING-18  Warning           Missing input or output delay  28          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (72)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (102)
5. checking no_input_delay (15)
6. checking no_output_delay (15)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (72)
-------------------------
 There are 48 register/latch pins with no clock driven by root clock pin: uart/baudrate_gen/baud_reg/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: vga/vga_sync_unit/pixel_reg_reg[0]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: vga/vga_sync_unit/pixel_reg_reg[1]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (102)
--------------------------------------------------
 There are 102 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (15)
-------------------------------
 There are 15 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (15)
--------------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.086        0.000                      0                  110        0.258        0.000                      0                  110        4.500        0.000                       0                    71  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.086        0.000                      0                  110        0.258        0.000                      0                  110        4.500        0.000                       0                    71  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.086ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.258ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.086ns  (required time - arrival time)
  Source:                 uart/baudrate_gen/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/baudrate_gen/counter_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.428ns  (logic 2.272ns (41.855%)  route 3.156ns (58.145%))
  Logic Levels:           8  (CARRY4=6 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.560     5.081    uart/baudrate_gen/clk_IBUF_BUFG
    SLICE_X33Y35         FDRE                                         r  uart/baudrate_gen/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y35         FDRE (Prop_fdre_C_Q)         0.456     5.537 r  uart/baudrate_gen/counter_reg[0]/Q
                         net (fo=3, routed)           0.551     6.088    uart/baudrate_gen/counter_reg[0]
    SLICE_X34Y35         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.683 r  uart/baudrate_gen/counter_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.683    uart/baudrate_gen/counter_reg[0]_i_17_n_0
    SLICE_X34Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.800 r  uart/baudrate_gen/counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.800    uart/baudrate_gen/counter_reg[0]_i_13_n_0
    SLICE_X34Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.917 r  uart/baudrate_gen/counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.917    uart/baudrate_gen/counter_reg[0]_i_14_n_0
    SLICE_X34Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.034 r  uart/baudrate_gen/counter_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.034    uart/baudrate_gen/counter_reg[0]_i_16_n_0
    SLICE_X34Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.151 r  uart/baudrate_gen/counter_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.151    uart/baudrate_gen/counter_reg[0]_i_15_n_0
    SLICE_X34Y40         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.474 f  uart/baudrate_gen/counter_reg[0]_i_10/O[1]
                         net (fo=1, routed)           0.810     8.284    uart/baudrate_gen/p_0_in__1[22]
    SLICE_X35Y39         LUT6 (Prop_lut6_I4_O)        0.306     8.590 f  uart/baudrate_gen/counter[0]_i_5/O
                         net (fo=1, routed)           0.797     9.387    uart/baudrate_gen/counter[0]_i_5_n_0
    SLICE_X35Y38         LUT6 (Prop_lut6_I2_O)        0.124     9.511 r  uart/baudrate_gen/counter[0]_i_1/O
                         net (fo=33, routed)          0.998    10.510    uart/baudrate_gen/clear
    SLICE_X33Y42         FDRE                                         r  uart/baudrate_gen/counter_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.444    14.785    uart/baudrate_gen/clk_IBUF_BUFG
    SLICE_X33Y42         FDRE                                         r  uart/baudrate_gen/counter_reg[28]/C
                         clock pessimism              0.275    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X33Y42         FDRE (Setup_fdre_C_R)       -0.429    14.596    uart/baudrate_gen/counter_reg[28]
  -------------------------------------------------------------------
                         required time                         14.596    
                         arrival time                         -10.510    
  -------------------------------------------------------------------
                         slack                                  4.086    

Slack (MET) :             4.086ns  (required time - arrival time)
  Source:                 uart/baudrate_gen/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/baudrate_gen/counter_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.428ns  (logic 2.272ns (41.855%)  route 3.156ns (58.145%))
  Logic Levels:           8  (CARRY4=6 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.560     5.081    uart/baudrate_gen/clk_IBUF_BUFG
    SLICE_X33Y35         FDRE                                         r  uart/baudrate_gen/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y35         FDRE (Prop_fdre_C_Q)         0.456     5.537 r  uart/baudrate_gen/counter_reg[0]/Q
                         net (fo=3, routed)           0.551     6.088    uart/baudrate_gen/counter_reg[0]
    SLICE_X34Y35         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.683 r  uart/baudrate_gen/counter_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.683    uart/baudrate_gen/counter_reg[0]_i_17_n_0
    SLICE_X34Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.800 r  uart/baudrate_gen/counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.800    uart/baudrate_gen/counter_reg[0]_i_13_n_0
    SLICE_X34Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.917 r  uart/baudrate_gen/counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.917    uart/baudrate_gen/counter_reg[0]_i_14_n_0
    SLICE_X34Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.034 r  uart/baudrate_gen/counter_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.034    uart/baudrate_gen/counter_reg[0]_i_16_n_0
    SLICE_X34Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.151 r  uart/baudrate_gen/counter_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.151    uart/baudrate_gen/counter_reg[0]_i_15_n_0
    SLICE_X34Y40         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.474 f  uart/baudrate_gen/counter_reg[0]_i_10/O[1]
                         net (fo=1, routed)           0.810     8.284    uart/baudrate_gen/p_0_in__1[22]
    SLICE_X35Y39         LUT6 (Prop_lut6_I4_O)        0.306     8.590 f  uart/baudrate_gen/counter[0]_i_5/O
                         net (fo=1, routed)           0.797     9.387    uart/baudrate_gen/counter[0]_i_5_n_0
    SLICE_X35Y38         LUT6 (Prop_lut6_I2_O)        0.124     9.511 r  uart/baudrate_gen/counter[0]_i_1/O
                         net (fo=33, routed)          0.998    10.510    uart/baudrate_gen/clear
    SLICE_X33Y42         FDRE                                         r  uart/baudrate_gen/counter_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.444    14.785    uart/baudrate_gen/clk_IBUF_BUFG
    SLICE_X33Y42         FDRE                                         r  uart/baudrate_gen/counter_reg[29]/C
                         clock pessimism              0.275    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X33Y42         FDRE (Setup_fdre_C_R)       -0.429    14.596    uart/baudrate_gen/counter_reg[29]
  -------------------------------------------------------------------
                         required time                         14.596    
                         arrival time                         -10.510    
  -------------------------------------------------------------------
                         slack                                  4.086    

Slack (MET) :             4.086ns  (required time - arrival time)
  Source:                 uart/baudrate_gen/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/baudrate_gen/counter_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.428ns  (logic 2.272ns (41.855%)  route 3.156ns (58.145%))
  Logic Levels:           8  (CARRY4=6 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.560     5.081    uart/baudrate_gen/clk_IBUF_BUFG
    SLICE_X33Y35         FDRE                                         r  uart/baudrate_gen/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y35         FDRE (Prop_fdre_C_Q)         0.456     5.537 r  uart/baudrate_gen/counter_reg[0]/Q
                         net (fo=3, routed)           0.551     6.088    uart/baudrate_gen/counter_reg[0]
    SLICE_X34Y35         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.683 r  uart/baudrate_gen/counter_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.683    uart/baudrate_gen/counter_reg[0]_i_17_n_0
    SLICE_X34Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.800 r  uart/baudrate_gen/counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.800    uart/baudrate_gen/counter_reg[0]_i_13_n_0
    SLICE_X34Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.917 r  uart/baudrate_gen/counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.917    uart/baudrate_gen/counter_reg[0]_i_14_n_0
    SLICE_X34Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.034 r  uart/baudrate_gen/counter_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.034    uart/baudrate_gen/counter_reg[0]_i_16_n_0
    SLICE_X34Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.151 r  uart/baudrate_gen/counter_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.151    uart/baudrate_gen/counter_reg[0]_i_15_n_0
    SLICE_X34Y40         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.474 f  uart/baudrate_gen/counter_reg[0]_i_10/O[1]
                         net (fo=1, routed)           0.810     8.284    uart/baudrate_gen/p_0_in__1[22]
    SLICE_X35Y39         LUT6 (Prop_lut6_I4_O)        0.306     8.590 f  uart/baudrate_gen/counter[0]_i_5/O
                         net (fo=1, routed)           0.797     9.387    uart/baudrate_gen/counter[0]_i_5_n_0
    SLICE_X35Y38         LUT6 (Prop_lut6_I2_O)        0.124     9.511 r  uart/baudrate_gen/counter[0]_i_1/O
                         net (fo=33, routed)          0.998    10.510    uart/baudrate_gen/clear
    SLICE_X33Y42         FDRE                                         r  uart/baudrate_gen/counter_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.444    14.785    uart/baudrate_gen/clk_IBUF_BUFG
    SLICE_X33Y42         FDRE                                         r  uart/baudrate_gen/counter_reg[30]/C
                         clock pessimism              0.275    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X33Y42         FDRE (Setup_fdre_C_R)       -0.429    14.596    uart/baudrate_gen/counter_reg[30]
  -------------------------------------------------------------------
                         required time                         14.596    
                         arrival time                         -10.510    
  -------------------------------------------------------------------
                         slack                                  4.086    

Slack (MET) :             4.086ns  (required time - arrival time)
  Source:                 uart/baudrate_gen/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/baudrate_gen/counter_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.428ns  (logic 2.272ns (41.855%)  route 3.156ns (58.145%))
  Logic Levels:           8  (CARRY4=6 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.560     5.081    uart/baudrate_gen/clk_IBUF_BUFG
    SLICE_X33Y35         FDRE                                         r  uart/baudrate_gen/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y35         FDRE (Prop_fdre_C_Q)         0.456     5.537 r  uart/baudrate_gen/counter_reg[0]/Q
                         net (fo=3, routed)           0.551     6.088    uart/baudrate_gen/counter_reg[0]
    SLICE_X34Y35         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.683 r  uart/baudrate_gen/counter_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.683    uart/baudrate_gen/counter_reg[0]_i_17_n_0
    SLICE_X34Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.800 r  uart/baudrate_gen/counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.800    uart/baudrate_gen/counter_reg[0]_i_13_n_0
    SLICE_X34Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.917 r  uart/baudrate_gen/counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.917    uart/baudrate_gen/counter_reg[0]_i_14_n_0
    SLICE_X34Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.034 r  uart/baudrate_gen/counter_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.034    uart/baudrate_gen/counter_reg[0]_i_16_n_0
    SLICE_X34Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.151 r  uart/baudrate_gen/counter_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.151    uart/baudrate_gen/counter_reg[0]_i_15_n_0
    SLICE_X34Y40         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.474 f  uart/baudrate_gen/counter_reg[0]_i_10/O[1]
                         net (fo=1, routed)           0.810     8.284    uart/baudrate_gen/p_0_in__1[22]
    SLICE_X35Y39         LUT6 (Prop_lut6_I4_O)        0.306     8.590 f  uart/baudrate_gen/counter[0]_i_5/O
                         net (fo=1, routed)           0.797     9.387    uart/baudrate_gen/counter[0]_i_5_n_0
    SLICE_X35Y38         LUT6 (Prop_lut6_I2_O)        0.124     9.511 r  uart/baudrate_gen/counter[0]_i_1/O
                         net (fo=33, routed)          0.998    10.510    uart/baudrate_gen/clear
    SLICE_X33Y42         FDRE                                         r  uart/baudrate_gen/counter_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.444    14.785    uart/baudrate_gen/clk_IBUF_BUFG
    SLICE_X33Y42         FDRE                                         r  uart/baudrate_gen/counter_reg[31]/C
                         clock pessimism              0.275    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X33Y42         FDRE (Setup_fdre_C_R)       -0.429    14.596    uart/baudrate_gen/counter_reg[31]
  -------------------------------------------------------------------
                         required time                         14.596    
                         arrival time                         -10.510    
  -------------------------------------------------------------------
                         slack                                  4.086    

Slack (MET) :             4.124ns  (required time - arrival time)
  Source:                 uart/baudrate_gen/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/baudrate_gen/counter_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.390ns  (logic 2.272ns (42.153%)  route 3.118ns (57.847%))
  Logic Levels:           8  (CARRY4=6 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.560     5.081    uart/baudrate_gen/clk_IBUF_BUFG
    SLICE_X33Y35         FDRE                                         r  uart/baudrate_gen/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y35         FDRE (Prop_fdre_C_Q)         0.456     5.537 r  uart/baudrate_gen/counter_reg[0]/Q
                         net (fo=3, routed)           0.551     6.088    uart/baudrate_gen/counter_reg[0]
    SLICE_X34Y35         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.683 r  uart/baudrate_gen/counter_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.683    uart/baudrate_gen/counter_reg[0]_i_17_n_0
    SLICE_X34Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.800 r  uart/baudrate_gen/counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.800    uart/baudrate_gen/counter_reg[0]_i_13_n_0
    SLICE_X34Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.917 r  uart/baudrate_gen/counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.917    uart/baudrate_gen/counter_reg[0]_i_14_n_0
    SLICE_X34Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.034 r  uart/baudrate_gen/counter_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.034    uart/baudrate_gen/counter_reg[0]_i_16_n_0
    SLICE_X34Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.151 r  uart/baudrate_gen/counter_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.151    uart/baudrate_gen/counter_reg[0]_i_15_n_0
    SLICE_X34Y40         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.474 f  uart/baudrate_gen/counter_reg[0]_i_10/O[1]
                         net (fo=1, routed)           0.810     8.284    uart/baudrate_gen/p_0_in__1[22]
    SLICE_X35Y39         LUT6 (Prop_lut6_I4_O)        0.306     8.590 f  uart/baudrate_gen/counter[0]_i_5/O
                         net (fo=1, routed)           0.797     9.387    uart/baudrate_gen/counter[0]_i_5_n_0
    SLICE_X35Y38         LUT6 (Prop_lut6_I2_O)        0.124     9.511 r  uart/baudrate_gen/counter[0]_i_1/O
                         net (fo=33, routed)          0.960    10.471    uart/baudrate_gen/clear
    SLICE_X33Y40         FDRE                                         r  uart/baudrate_gen/counter_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.443    14.784    uart/baudrate_gen/clk_IBUF_BUFG
    SLICE_X33Y40         FDRE                                         r  uart/baudrate_gen/counter_reg[20]/C
                         clock pessimism              0.275    15.059    
                         clock uncertainty           -0.035    15.024    
    SLICE_X33Y40         FDRE (Setup_fdre_C_R)       -0.429    14.595    uart/baudrate_gen/counter_reg[20]
  -------------------------------------------------------------------
                         required time                         14.595    
                         arrival time                         -10.471    
  -------------------------------------------------------------------
                         slack                                  4.124    

Slack (MET) :             4.124ns  (required time - arrival time)
  Source:                 uart/baudrate_gen/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/baudrate_gen/counter_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.390ns  (logic 2.272ns (42.153%)  route 3.118ns (57.847%))
  Logic Levels:           8  (CARRY4=6 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.560     5.081    uart/baudrate_gen/clk_IBUF_BUFG
    SLICE_X33Y35         FDRE                                         r  uart/baudrate_gen/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y35         FDRE (Prop_fdre_C_Q)         0.456     5.537 r  uart/baudrate_gen/counter_reg[0]/Q
                         net (fo=3, routed)           0.551     6.088    uart/baudrate_gen/counter_reg[0]
    SLICE_X34Y35         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.683 r  uart/baudrate_gen/counter_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.683    uart/baudrate_gen/counter_reg[0]_i_17_n_0
    SLICE_X34Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.800 r  uart/baudrate_gen/counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.800    uart/baudrate_gen/counter_reg[0]_i_13_n_0
    SLICE_X34Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.917 r  uart/baudrate_gen/counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.917    uart/baudrate_gen/counter_reg[0]_i_14_n_0
    SLICE_X34Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.034 r  uart/baudrate_gen/counter_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.034    uart/baudrate_gen/counter_reg[0]_i_16_n_0
    SLICE_X34Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.151 r  uart/baudrate_gen/counter_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.151    uart/baudrate_gen/counter_reg[0]_i_15_n_0
    SLICE_X34Y40         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.474 f  uart/baudrate_gen/counter_reg[0]_i_10/O[1]
                         net (fo=1, routed)           0.810     8.284    uart/baudrate_gen/p_0_in__1[22]
    SLICE_X35Y39         LUT6 (Prop_lut6_I4_O)        0.306     8.590 f  uart/baudrate_gen/counter[0]_i_5/O
                         net (fo=1, routed)           0.797     9.387    uart/baudrate_gen/counter[0]_i_5_n_0
    SLICE_X35Y38         LUT6 (Prop_lut6_I2_O)        0.124     9.511 r  uart/baudrate_gen/counter[0]_i_1/O
                         net (fo=33, routed)          0.960    10.471    uart/baudrate_gen/clear
    SLICE_X33Y40         FDRE                                         r  uart/baudrate_gen/counter_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.443    14.784    uart/baudrate_gen/clk_IBUF_BUFG
    SLICE_X33Y40         FDRE                                         r  uart/baudrate_gen/counter_reg[21]/C
                         clock pessimism              0.275    15.059    
                         clock uncertainty           -0.035    15.024    
    SLICE_X33Y40         FDRE (Setup_fdre_C_R)       -0.429    14.595    uart/baudrate_gen/counter_reg[21]
  -------------------------------------------------------------------
                         required time                         14.595    
                         arrival time                         -10.471    
  -------------------------------------------------------------------
                         slack                                  4.124    

Slack (MET) :             4.124ns  (required time - arrival time)
  Source:                 uart/baudrate_gen/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/baudrate_gen/counter_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.390ns  (logic 2.272ns (42.153%)  route 3.118ns (57.847%))
  Logic Levels:           8  (CARRY4=6 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.560     5.081    uart/baudrate_gen/clk_IBUF_BUFG
    SLICE_X33Y35         FDRE                                         r  uart/baudrate_gen/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y35         FDRE (Prop_fdre_C_Q)         0.456     5.537 r  uart/baudrate_gen/counter_reg[0]/Q
                         net (fo=3, routed)           0.551     6.088    uart/baudrate_gen/counter_reg[0]
    SLICE_X34Y35         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.683 r  uart/baudrate_gen/counter_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.683    uart/baudrate_gen/counter_reg[0]_i_17_n_0
    SLICE_X34Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.800 r  uart/baudrate_gen/counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.800    uart/baudrate_gen/counter_reg[0]_i_13_n_0
    SLICE_X34Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.917 r  uart/baudrate_gen/counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.917    uart/baudrate_gen/counter_reg[0]_i_14_n_0
    SLICE_X34Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.034 r  uart/baudrate_gen/counter_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.034    uart/baudrate_gen/counter_reg[0]_i_16_n_0
    SLICE_X34Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.151 r  uart/baudrate_gen/counter_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.151    uart/baudrate_gen/counter_reg[0]_i_15_n_0
    SLICE_X34Y40         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.474 f  uart/baudrate_gen/counter_reg[0]_i_10/O[1]
                         net (fo=1, routed)           0.810     8.284    uart/baudrate_gen/p_0_in__1[22]
    SLICE_X35Y39         LUT6 (Prop_lut6_I4_O)        0.306     8.590 f  uart/baudrate_gen/counter[0]_i_5/O
                         net (fo=1, routed)           0.797     9.387    uart/baudrate_gen/counter[0]_i_5_n_0
    SLICE_X35Y38         LUT6 (Prop_lut6_I2_O)        0.124     9.511 r  uart/baudrate_gen/counter[0]_i_1/O
                         net (fo=33, routed)          0.960    10.471    uart/baudrate_gen/clear
    SLICE_X33Y40         FDRE                                         r  uart/baudrate_gen/counter_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.443    14.784    uart/baudrate_gen/clk_IBUF_BUFG
    SLICE_X33Y40         FDRE                                         r  uart/baudrate_gen/counter_reg[22]/C
                         clock pessimism              0.275    15.059    
                         clock uncertainty           -0.035    15.024    
    SLICE_X33Y40         FDRE (Setup_fdre_C_R)       -0.429    14.595    uart/baudrate_gen/counter_reg[22]
  -------------------------------------------------------------------
                         required time                         14.595    
                         arrival time                         -10.471    
  -------------------------------------------------------------------
                         slack                                  4.124    

Slack (MET) :             4.124ns  (required time - arrival time)
  Source:                 uart/baudrate_gen/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/baudrate_gen/counter_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.390ns  (logic 2.272ns (42.153%)  route 3.118ns (57.847%))
  Logic Levels:           8  (CARRY4=6 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.560     5.081    uart/baudrate_gen/clk_IBUF_BUFG
    SLICE_X33Y35         FDRE                                         r  uart/baudrate_gen/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y35         FDRE (Prop_fdre_C_Q)         0.456     5.537 r  uart/baudrate_gen/counter_reg[0]/Q
                         net (fo=3, routed)           0.551     6.088    uart/baudrate_gen/counter_reg[0]
    SLICE_X34Y35         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.683 r  uart/baudrate_gen/counter_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.683    uart/baudrate_gen/counter_reg[0]_i_17_n_0
    SLICE_X34Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.800 r  uart/baudrate_gen/counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.800    uart/baudrate_gen/counter_reg[0]_i_13_n_0
    SLICE_X34Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.917 r  uart/baudrate_gen/counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.917    uart/baudrate_gen/counter_reg[0]_i_14_n_0
    SLICE_X34Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.034 r  uart/baudrate_gen/counter_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.034    uart/baudrate_gen/counter_reg[0]_i_16_n_0
    SLICE_X34Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.151 r  uart/baudrate_gen/counter_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.151    uart/baudrate_gen/counter_reg[0]_i_15_n_0
    SLICE_X34Y40         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.474 f  uart/baudrate_gen/counter_reg[0]_i_10/O[1]
                         net (fo=1, routed)           0.810     8.284    uart/baudrate_gen/p_0_in__1[22]
    SLICE_X35Y39         LUT6 (Prop_lut6_I4_O)        0.306     8.590 f  uart/baudrate_gen/counter[0]_i_5/O
                         net (fo=1, routed)           0.797     9.387    uart/baudrate_gen/counter[0]_i_5_n_0
    SLICE_X35Y38         LUT6 (Prop_lut6_I2_O)        0.124     9.511 r  uart/baudrate_gen/counter[0]_i_1/O
                         net (fo=33, routed)          0.960    10.471    uart/baudrate_gen/clear
    SLICE_X33Y40         FDRE                                         r  uart/baudrate_gen/counter_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.443    14.784    uart/baudrate_gen/clk_IBUF_BUFG
    SLICE_X33Y40         FDRE                                         r  uart/baudrate_gen/counter_reg[23]/C
                         clock pessimism              0.275    15.059    
                         clock uncertainty           -0.035    15.024    
    SLICE_X33Y40         FDRE (Setup_fdre_C_R)       -0.429    14.595    uart/baudrate_gen/counter_reg[23]
  -------------------------------------------------------------------
                         required time                         14.595    
                         arrival time                         -10.471    
  -------------------------------------------------------------------
                         slack                                  4.124    

Slack (MET) :             4.204ns  (required time - arrival time)
  Source:                 uart/baudrate_gen/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/baudrate_gen/counter_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.311ns  (logic 2.272ns (42.779%)  route 3.039ns (57.221%))
  Logic Levels:           8  (CARRY4=6 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.560     5.081    uart/baudrate_gen/clk_IBUF_BUFG
    SLICE_X33Y35         FDRE                                         r  uart/baudrate_gen/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y35         FDRE (Prop_fdre_C_Q)         0.456     5.537 r  uart/baudrate_gen/counter_reg[0]/Q
                         net (fo=3, routed)           0.551     6.088    uart/baudrate_gen/counter_reg[0]
    SLICE_X34Y35         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.683 r  uart/baudrate_gen/counter_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.683    uart/baudrate_gen/counter_reg[0]_i_17_n_0
    SLICE_X34Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.800 r  uart/baudrate_gen/counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.800    uart/baudrate_gen/counter_reg[0]_i_13_n_0
    SLICE_X34Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.917 r  uart/baudrate_gen/counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.917    uart/baudrate_gen/counter_reg[0]_i_14_n_0
    SLICE_X34Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.034 r  uart/baudrate_gen/counter_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.034    uart/baudrate_gen/counter_reg[0]_i_16_n_0
    SLICE_X34Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.151 r  uart/baudrate_gen/counter_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.151    uart/baudrate_gen/counter_reg[0]_i_15_n_0
    SLICE_X34Y40         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.474 f  uart/baudrate_gen/counter_reg[0]_i_10/O[1]
                         net (fo=1, routed)           0.810     8.284    uart/baudrate_gen/p_0_in__1[22]
    SLICE_X35Y39         LUT6 (Prop_lut6_I4_O)        0.306     8.590 f  uart/baudrate_gen/counter[0]_i_5/O
                         net (fo=1, routed)           0.797     9.387    uart/baudrate_gen/counter[0]_i_5_n_0
    SLICE_X35Y38         LUT6 (Prop_lut6_I2_O)        0.124     9.511 r  uart/baudrate_gen/counter[0]_i_1/O
                         net (fo=33, routed)          0.881    10.392    uart/baudrate_gen/clear
    SLICE_X33Y41         FDRE                                         r  uart/baudrate_gen/counter_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.444    14.785    uart/baudrate_gen/clk_IBUF_BUFG
    SLICE_X33Y41         FDRE                                         r  uart/baudrate_gen/counter_reg[24]/C
                         clock pessimism              0.275    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X33Y41         FDRE (Setup_fdre_C_R)       -0.429    14.596    uart/baudrate_gen/counter_reg[24]
  -------------------------------------------------------------------
                         required time                         14.596    
                         arrival time                         -10.392    
  -------------------------------------------------------------------
                         slack                                  4.204    

Slack (MET) :             4.204ns  (required time - arrival time)
  Source:                 uart/baudrate_gen/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/baudrate_gen/counter_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.311ns  (logic 2.272ns (42.779%)  route 3.039ns (57.221%))
  Logic Levels:           8  (CARRY4=6 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.560     5.081    uart/baudrate_gen/clk_IBUF_BUFG
    SLICE_X33Y35         FDRE                                         r  uart/baudrate_gen/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y35         FDRE (Prop_fdre_C_Q)         0.456     5.537 r  uart/baudrate_gen/counter_reg[0]/Q
                         net (fo=3, routed)           0.551     6.088    uart/baudrate_gen/counter_reg[0]
    SLICE_X34Y35         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.683 r  uart/baudrate_gen/counter_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.683    uart/baudrate_gen/counter_reg[0]_i_17_n_0
    SLICE_X34Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.800 r  uart/baudrate_gen/counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.800    uart/baudrate_gen/counter_reg[0]_i_13_n_0
    SLICE_X34Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.917 r  uart/baudrate_gen/counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.917    uart/baudrate_gen/counter_reg[0]_i_14_n_0
    SLICE_X34Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.034 r  uart/baudrate_gen/counter_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.034    uart/baudrate_gen/counter_reg[0]_i_16_n_0
    SLICE_X34Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.151 r  uart/baudrate_gen/counter_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.151    uart/baudrate_gen/counter_reg[0]_i_15_n_0
    SLICE_X34Y40         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.474 f  uart/baudrate_gen/counter_reg[0]_i_10/O[1]
                         net (fo=1, routed)           0.810     8.284    uart/baudrate_gen/p_0_in__1[22]
    SLICE_X35Y39         LUT6 (Prop_lut6_I4_O)        0.306     8.590 f  uart/baudrate_gen/counter[0]_i_5/O
                         net (fo=1, routed)           0.797     9.387    uart/baudrate_gen/counter[0]_i_5_n_0
    SLICE_X35Y38         LUT6 (Prop_lut6_I2_O)        0.124     9.511 r  uart/baudrate_gen/counter[0]_i_1/O
                         net (fo=33, routed)          0.881    10.392    uart/baudrate_gen/clear
    SLICE_X33Y41         FDRE                                         r  uart/baudrate_gen/counter_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.444    14.785    uart/baudrate_gen/clk_IBUF_BUFG
    SLICE_X33Y41         FDRE                                         r  uart/baudrate_gen/counter_reg[25]/C
                         clock pessimism              0.275    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X33Y41         FDRE (Setup_fdre_C_R)       -0.429    14.596    uart/baudrate_gen/counter_reg[25]
  -------------------------------------------------------------------
                         required time                         14.596    
                         arrival time                         -10.392    
  -------------------------------------------------------------------
                         slack                                  4.204    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 vga/vga_sync_unit/h_count_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/vga_sync_unit/h_count_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.227ns (64.931%)  route 0.123ns (35.069%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.595     1.478    vga/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X0Y4           FDRE                                         r  vga/vga_sync_unit/h_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y4           FDRE (Prop_fdre_C_Q)         0.128     1.606 r  vga/vga_sync_unit/h_count_reg_reg[7]/Q
                         net (fo=58, routed)          0.123     1.729    vga/vga_sync_unit/x[7]
    SLICE_X0Y4           LUT6 (Prop_lut6_I3_O)        0.099     1.828 r  vga/vga_sync_unit/h_count_reg[9]_i_2/O
                         net (fo=1, routed)           0.000     1.828    vga/vga_sync_unit/h_count_reg[9]_i_2_n_0
    SLICE_X0Y4           FDRE                                         r  vga/vga_sync_unit/h_count_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.866     1.993    vga/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X0Y4           FDRE                                         r  vga/vga_sync_unit/h_count_reg_reg[9]/C
                         clock pessimism             -0.515     1.478    
    SLICE_X0Y4           FDRE (Hold_fdre_C_D)         0.092     1.570    vga/vga_sync_unit/h_count_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 uart/baudrate_gen/baud_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/baudrate_gen/baud_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.562     1.445    uart/baudrate_gen/clk_IBUF_BUFG
    SLICE_X35Y46         FDRE                                         r  uart/baudrate_gen/baud_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  uart/baudrate_gen/baud_reg/Q
                         net (fo=2, routed)           0.168     1.754    uart/baudrate_gen/baud
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.045     1.799 r  uart/baudrate_gen/baud_i_1/O
                         net (fo=1, routed)           0.000     1.799    uart/baudrate_gen/baud_i_1_n_0
    SLICE_X35Y46         FDRE                                         r  uart/baudrate_gen/baud_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.831     1.958    uart/baudrate_gen/clk_IBUF_BUFG
    SLICE_X35Y46         FDRE                                         r  uart/baudrate_gen/baud_reg/C
                         clock pessimism             -0.513     1.445    
    SLICE_X35Y46         FDRE (Hold_fdre_C_D)         0.091     1.536    uart/baudrate_gen/baud_reg
  -------------------------------------------------------------------
                         required time                         -1.536    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 uart/baudrate_gen/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/baudrate_gen/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.559     1.442    uart/baudrate_gen/clk_IBUF_BUFG
    SLICE_X33Y35         FDRE                                         r  uart/baudrate_gen/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y35         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  uart/baudrate_gen/counter_reg[3]/Q
                         net (fo=2, routed)           0.120     1.703    uart/baudrate_gen/counter_reg[3]
    SLICE_X33Y35         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.811 r  uart/baudrate_gen/counter_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.811    uart/baudrate_gen/counter_reg[0]_i_2_n_4
    SLICE_X33Y35         FDRE                                         r  uart/baudrate_gen/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.827     1.954    uart/baudrate_gen/clk_IBUF_BUFG
    SLICE_X33Y35         FDRE                                         r  uart/baudrate_gen/counter_reg[3]/C
                         clock pessimism             -0.512     1.442    
    SLICE_X33Y35         FDRE (Hold_fdre_C_D)         0.105     1.547    uart/baudrate_gen/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 uart/baudrate_gen/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/baudrate_gen/counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.559     1.442    uart/baudrate_gen/clk_IBUF_BUFG
    SLICE_X33Y36         FDRE                                         r  uart/baudrate_gen/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y36         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  uart/baudrate_gen/counter_reg[7]/Q
                         net (fo=2, routed)           0.120     1.703    uart/baudrate_gen/counter_reg[7]
    SLICE_X33Y36         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.811 r  uart/baudrate_gen/counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.811    uart/baudrate_gen/counter_reg[4]_i_1_n_4
    SLICE_X33Y36         FDRE                                         r  uart/baudrate_gen/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.827     1.954    uart/baudrate_gen/clk_IBUF_BUFG
    SLICE_X33Y36         FDRE                                         r  uart/baudrate_gen/counter_reg[7]/C
                         clock pessimism             -0.512     1.442    
    SLICE_X33Y36         FDRE (Hold_fdre_C_D)         0.105     1.547    uart/baudrate_gen/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 uart/baudrate_gen/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/baudrate_gen/counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.560     1.443    uart/baudrate_gen/clk_IBUF_BUFG
    SLICE_X33Y37         FDRE                                         r  uart/baudrate_gen/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y37         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  uart/baudrate_gen/counter_reg[11]/Q
                         net (fo=2, routed)           0.120     1.704    uart/baudrate_gen/counter_reg[11]
    SLICE_X33Y37         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.812 r  uart/baudrate_gen/counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.812    uart/baudrate_gen/counter_reg[8]_i_1_n_4
    SLICE_X33Y37         FDRE                                         r  uart/baudrate_gen/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.828     1.955    uart/baudrate_gen/clk_IBUF_BUFG
    SLICE_X33Y37         FDRE                                         r  uart/baudrate_gen/counter_reg[11]/C
                         clock pessimism             -0.512     1.443    
    SLICE_X33Y37         FDRE (Hold_fdre_C_D)         0.105     1.548    uart/baudrate_gen/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 uart/baudrate_gen/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/baudrate_gen/counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.561     1.444    uart/baudrate_gen/clk_IBUF_BUFG
    SLICE_X33Y38         FDRE                                         r  uart/baudrate_gen/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y38         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  uart/baudrate_gen/counter_reg[15]/Q
                         net (fo=2, routed)           0.120     1.705    uart/baudrate_gen/counter_reg[15]
    SLICE_X33Y38         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.813 r  uart/baudrate_gen/counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.813    uart/baudrate_gen/counter_reg[12]_i_1_n_4
    SLICE_X33Y38         FDRE                                         r  uart/baudrate_gen/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.830     1.957    uart/baudrate_gen/clk_IBUF_BUFG
    SLICE_X33Y38         FDRE                                         r  uart/baudrate_gen/counter_reg[15]/C
                         clock pessimism             -0.513     1.444    
    SLICE_X33Y38         FDRE (Hold_fdre_C_D)         0.105     1.549    uart/baudrate_gen/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 uart/baudrate_gen/counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/baudrate_gen/counter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.561     1.444    uart/baudrate_gen/clk_IBUF_BUFG
    SLICE_X33Y39         FDRE                                         r  uart/baudrate_gen/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y39         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  uart/baudrate_gen/counter_reg[19]/Q
                         net (fo=2, routed)           0.120     1.705    uart/baudrate_gen/counter_reg[19]
    SLICE_X33Y39         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.813 r  uart/baudrate_gen/counter_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.813    uart/baudrate_gen/counter_reg[16]_i_1_n_4
    SLICE_X33Y39         FDRE                                         r  uart/baudrate_gen/counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.830     1.957    uart/baudrate_gen/clk_IBUF_BUFG
    SLICE_X33Y39         FDRE                                         r  uart/baudrate_gen/counter_reg[19]/C
                         clock pessimism             -0.513     1.444    
    SLICE_X33Y39         FDRE (Hold_fdre_C_D)         0.105     1.549    uart/baudrate_gen/counter_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 uart/baudrate_gen/counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/baudrate_gen/counter_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.562     1.445    uart/baudrate_gen/clk_IBUF_BUFG
    SLICE_X33Y40         FDRE                                         r  uart/baudrate_gen/counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y40         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  uart/baudrate_gen/counter_reg[23]/Q
                         net (fo=2, routed)           0.120     1.706    uart/baudrate_gen/counter_reg[23]
    SLICE_X33Y40         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.814 r  uart/baudrate_gen/counter_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.814    uart/baudrate_gen/counter_reg[20]_i_1_n_4
    SLICE_X33Y40         FDRE                                         r  uart/baudrate_gen/counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.831     1.958    uart/baudrate_gen/clk_IBUF_BUFG
    SLICE_X33Y40         FDRE                                         r  uart/baudrate_gen/counter_reg[23]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X33Y40         FDRE (Hold_fdre_C_D)         0.105     1.550    uart/baudrate_gen/counter_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 uart/baudrate_gen/counter_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/baudrate_gen/counter_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.562     1.445    uart/baudrate_gen/clk_IBUF_BUFG
    SLICE_X33Y41         FDRE                                         r  uart/baudrate_gen/counter_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y41         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  uart/baudrate_gen/counter_reg[27]/Q
                         net (fo=2, routed)           0.120     1.706    uart/baudrate_gen/counter_reg[27]
    SLICE_X33Y41         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.814 r  uart/baudrate_gen/counter_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.814    uart/baudrate_gen/counter_reg[24]_i_1_n_4
    SLICE_X33Y41         FDRE                                         r  uart/baudrate_gen/counter_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.831     1.958    uart/baudrate_gen/clk_IBUF_BUFG
    SLICE_X33Y41         FDRE                                         r  uart/baudrate_gen/counter_reg[27]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X33Y41         FDRE (Hold_fdre_C_D)         0.105     1.550    uart/baudrate_gen/counter_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 uart/baudrate_gen/counter_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/baudrate_gen/counter_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.562     1.445    uart/baudrate_gen/clk_IBUF_BUFG
    SLICE_X33Y42         FDRE                                         r  uart/baudrate_gen/counter_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y42         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  uart/baudrate_gen/counter_reg[31]/Q
                         net (fo=2, routed)           0.120     1.706    uart/baudrate_gen/counter_reg[31]
    SLICE_X33Y42         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.814 r  uart/baudrate_gen/counter_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.814    uart/baudrate_gen/counter_reg[28]_i_1_n_4
    SLICE_X33Y42         FDRE                                         r  uart/baudrate_gen/counter_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.831     1.958    uart/baudrate_gen/clk_IBUF_BUFG
    SLICE_X33Y42         FDRE                                         r  uart/baudrate_gen/counter_reg[31]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X33Y42         FDRE (Hold_fdre_C_D)         0.105     1.550    uart/baudrate_gen/counter_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.264    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X35Y46   uart/baudrate_gen/baud_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X33Y35   uart/baudrate_gen/counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X33Y37   uart/baudrate_gen/counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X33Y37   uart/baudrate_gen/counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X33Y38   uart/baudrate_gen/counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X33Y38   uart/baudrate_gen/counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X33Y38   uart/baudrate_gen/counter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X33Y38   uart/baudrate_gen/counter_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X33Y39   uart/baudrate_gen/counter_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y46   uart/baudrate_gen/baud_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y46   uart/baudrate_gen/baud_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y35   uart/baudrate_gen/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y35   uart/baudrate_gen/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y37   uart/baudrate_gen/counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y37   uart/baudrate_gen/counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y37   uart/baudrate_gen/counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y37   uart/baudrate_gen/counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y38   uart/baudrate_gen/counter_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y38   uart/baudrate_gen/counter_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y46   uart/baudrate_gen/baud_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y46   uart/baudrate_gen/baud_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y35   uart/baudrate_gen/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y35   uart/baudrate_gen/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y37   uart/baudrate_gen/counter_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y37   uart/baudrate_gen/counter_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y37   uart/baudrate_gen/counter_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y37   uart/baudrate_gen/counter_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y38   uart/baudrate_gen/counter_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y38   uart/baudrate_gen/counter_reg[12]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           115 Endpoints
Min Delay           115 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[10]
                            (input port)
  Destination:            vga/rgb_reg_reg[8]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        27.747ns  (logic 13.565ns (48.887%)  route 14.182ns (51.113%))
  Logic Levels:           26  (CARRY4=14 DSP48E1=2 IBUF=1 LUT2=1 LUT3=2 LUT4=2 LUT5=2 LUT6=1 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T2                                                0.000     0.000 r  sw[10] (IN)
                         net (fo=0)                   0.000     0.000    sw[10]
    T2                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  sw_IBUF[10]_inst/O
                         net (fo=5, routed)           4.567     6.025    vga/sw[10]
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_B[2]_PCOUT[47])
                                                      3.851     9.876 r  vga/rgb_reg2__3/PCOUT[47]
                         net (fo=1, routed)           0.002     9.878    vga/rgb_reg2__3_n_106
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    11.396 r  vga/rgb_reg2__4/P[0]
                         net (fo=1, routed)           0.796    12.192    vga/vga_sync_unit/I11[17]
    SLICE_X12Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657    12.849 r  vga/vga_sync_unit/rgb_reg_reg[11]_i_95/CO[3]
                         net (fo=1, routed)           0.000    12.849    vga/vga_sync_unit/rgb_reg_reg[11]_i_95_n_0
    SLICE_X12Y19         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    13.164 r  vga/vga_sync_unit/rgb_reg_reg[11]_i_96/O[3]
                         net (fo=21, routed)          1.416    14.580    vga/vga_sync_unit/rgb_reg_reg[11]_i_96_n_4
    SLICE_X11Y16         LUT3 (Prop_lut3_I1_O)        0.335    14.915 r  vga/vga_sync_unit/rgb_reg[9]_i_50/O
                         net (fo=2, routed)           1.129    16.045    vga/vga_sync_unit/rgb_reg[9]_i_50_n_0
    SLICE_X11Y16         LUT4 (Prop_lut4_I3_O)        0.326    16.371 r  vga/vga_sync_unit/rgb_reg[9]_i_54/O
                         net (fo=1, routed)           0.000    16.371    vga/vga_sync_unit/rgb_reg[9]_i_54_n_0
    SLICE_X11Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.921 r  vga/vga_sync_unit/rgb_reg_reg[9]_i_26/CO[3]
                         net (fo=1, routed)           0.000    16.921    vga/vga_sync_unit/rgb_reg_reg[9]_i_26_n_0
    SLICE_X11Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.035 r  vga/vga_sync_unit/rgb_reg_reg[11]_i_100/CO[3]
                         net (fo=1, routed)           0.000    17.035    vga/vga_sync_unit/rgb_reg_reg[11]_i_100_n_0
    SLICE_X11Y18         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.257 r  vga/vga_sync_unit/rgb_reg_reg[11]_i_94/O[0]
                         net (fo=3, routed)           1.143    18.400    vga/vga_sync_unit/rgb_reg_reg[11]_i_94_n_7
    SLICE_X13Y20         LUT3 (Prop_lut3_I1_O)        0.299    18.699 r  vga/vga_sync_unit/rgb_reg[11]_i_101/O
                         net (fo=2, routed)           0.808    19.506    vga/vga_sync_unit/rgb_reg[11]_i_101_n_0
    SLICE_X13Y19         LUT5 (Prop_lut5_I4_O)        0.124    19.630 r  vga/vga_sync_unit/rgb_reg[11]_i_39/O
                         net (fo=2, routed)           0.968    20.598    vga/vga_sync_unit/rgb_reg[11]_i_39_n_0
    SLICE_X10Y18         LUT6 (Prop_lut6_I0_O)        0.124    20.722 r  vga/vga_sync_unit/rgb_reg[11]_i_43/O
                         net (fo=1, routed)           0.000    20.722    vga/vga_sync_unit/rgb_reg[11]_i_43_n_0
    SLICE_X10Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.255 r  vga/vga_sync_unit/rgb_reg_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           0.000    21.255    vga/vga_sync_unit/rgb_reg_reg[11]_i_9_n_0
    SLICE_X10Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.372 r  vga/vga_sync_unit/rgb_reg_reg[11]_i_312/CO[3]
                         net (fo=1, routed)           0.000    21.372    vga/vga_sync_unit/rgb_reg_reg[11]_i_312_n_0
    SLICE_X10Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.489 r  vga/vga_sync_unit/rgb_reg_reg[11]_i_241/CO[3]
                         net (fo=1, routed)           0.000    21.489    vga/vga_sync_unit/rgb_reg_reg[11]_i_241_n_0
    SLICE_X10Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.606 r  vga/vga_sync_unit/rgb_reg_reg[11]_i_114/CO[3]
                         net (fo=1, routed)           0.000    21.606    vga/vga_sync_unit/rgb_reg_reg[11]_i_114_n_0
    SLICE_X10Y22         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    21.825 r  vga/vga_sync_unit/rgb_reg_reg[11]_i_52/O[0]
                         net (fo=3, routed)           1.125    22.950    vga/vga_sync_unit/rgb_reg_reg[11]_i_52_n_7
    SLICE_X9Y19          LUT2 (Prop_lut2_I1_O)        0.295    23.245 r  vga/vga_sync_unit/rgb_reg[11]_i_243/O
                         net (fo=1, routed)           0.000    23.245    vga/vga_sync_unit/rgb_reg[11]_i_243_n_0
    SLICE_X9Y19          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    23.643 r  vga/vga_sync_unit/rgb_reg_reg[11]_i_113/CO[3]
                         net (fo=1, routed)           0.000    23.643    vga/vga_sync_unit/rgb_reg_reg[11]_i_113_n_0
    SLICE_X9Y20          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    23.977 r  vga/vga_sync_unit/rgb_reg_reg[11]_i_51/O[1]
                         net (fo=3, routed)           0.824    24.801    vga/vga_sync_unit/rgb_reg_reg[11]_i_51_n_6
    SLICE_X8Y21          LUT4 (Prop_lut4_I1_O)        0.303    25.104 r  vga/vga_sync_unit/rgb_reg[11]_i_111/O
                         net (fo=1, routed)           0.000    25.104    vga/vga_sync_unit/rgb_reg[11]_i_111_n_0
    SLICE_X8Y21          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.637 r  vga/vga_sync_unit/rgb_reg_reg[11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    25.637    vga/vga_sync_unit/rgb_reg_reg[11]_i_45_n_0
    SLICE_X8Y22          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.794 r  vga/vga_sync_unit/rgb_reg_reg[11]_i_10/CO[1]
                         net (fo=4, routed)           1.404    27.198    vga/vga_sync_unit/rgb_reg_reg[11]_i_10_n_2
    SLICE_X13Y12         LUT5 (Prop_lut5_I1_O)        0.332    27.530 r  vga/vga_sync_unit/rgb_reg[8]_i_3/O
                         net (fo=1, routed)           0.000    27.530    vga/vga_sync_unit/rgb_reg[8]_i_3_n_0
    SLICE_X13Y12         MUXF7 (Prop_muxf7_I1_O)      0.217    27.747 r  vga/vga_sync_unit/rgb_reg_reg[8]_i_1/O
                         net (fo=1, routed)           0.000    27.747    vga/vga_sync_unit_n_40
    SLICE_X13Y12         FDRE                                         r  vga/rgb_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[10]
                            (input port)
  Destination:            vga/rgb_reg_reg[10]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        27.596ns  (logic 13.565ns (49.156%)  route 14.031ns (50.844%))
  Logic Levels:           26  (CARRY4=14 DSP48E1=2 IBUF=1 LUT2=1 LUT3=2 LUT4=2 LUT5=2 LUT6=1 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T2                                                0.000     0.000 r  sw[10] (IN)
                         net (fo=0)                   0.000     0.000    sw[10]
    T2                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  sw_IBUF[10]_inst/O
                         net (fo=5, routed)           4.567     6.025    vga/sw[10]
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_B[2]_PCOUT[47])
                                                      3.851     9.876 r  vga/rgb_reg2__3/PCOUT[47]
                         net (fo=1, routed)           0.002     9.878    vga/rgb_reg2__3_n_106
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    11.396 r  vga/rgb_reg2__4/P[0]
                         net (fo=1, routed)           0.796    12.192    vga/vga_sync_unit/I11[17]
    SLICE_X12Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657    12.849 r  vga/vga_sync_unit/rgb_reg_reg[11]_i_95/CO[3]
                         net (fo=1, routed)           0.000    12.849    vga/vga_sync_unit/rgb_reg_reg[11]_i_95_n_0
    SLICE_X12Y19         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    13.164 r  vga/vga_sync_unit/rgb_reg_reg[11]_i_96/O[3]
                         net (fo=21, routed)          1.416    14.580    vga/vga_sync_unit/rgb_reg_reg[11]_i_96_n_4
    SLICE_X11Y16         LUT3 (Prop_lut3_I1_O)        0.335    14.915 r  vga/vga_sync_unit/rgb_reg[9]_i_50/O
                         net (fo=2, routed)           1.129    16.045    vga/vga_sync_unit/rgb_reg[9]_i_50_n_0
    SLICE_X11Y16         LUT4 (Prop_lut4_I3_O)        0.326    16.371 r  vga/vga_sync_unit/rgb_reg[9]_i_54/O
                         net (fo=1, routed)           0.000    16.371    vga/vga_sync_unit/rgb_reg[9]_i_54_n_0
    SLICE_X11Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.921 r  vga/vga_sync_unit/rgb_reg_reg[9]_i_26/CO[3]
                         net (fo=1, routed)           0.000    16.921    vga/vga_sync_unit/rgb_reg_reg[9]_i_26_n_0
    SLICE_X11Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.035 r  vga/vga_sync_unit/rgb_reg_reg[11]_i_100/CO[3]
                         net (fo=1, routed)           0.000    17.035    vga/vga_sync_unit/rgb_reg_reg[11]_i_100_n_0
    SLICE_X11Y18         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.257 r  vga/vga_sync_unit/rgb_reg_reg[11]_i_94/O[0]
                         net (fo=3, routed)           1.143    18.400    vga/vga_sync_unit/rgb_reg_reg[11]_i_94_n_7
    SLICE_X13Y20         LUT3 (Prop_lut3_I1_O)        0.299    18.699 r  vga/vga_sync_unit/rgb_reg[11]_i_101/O
                         net (fo=2, routed)           0.808    19.506    vga/vga_sync_unit/rgb_reg[11]_i_101_n_0
    SLICE_X13Y19         LUT5 (Prop_lut5_I4_O)        0.124    19.630 r  vga/vga_sync_unit/rgb_reg[11]_i_39/O
                         net (fo=2, routed)           0.968    20.598    vga/vga_sync_unit/rgb_reg[11]_i_39_n_0
    SLICE_X10Y18         LUT6 (Prop_lut6_I0_O)        0.124    20.722 r  vga/vga_sync_unit/rgb_reg[11]_i_43/O
                         net (fo=1, routed)           0.000    20.722    vga/vga_sync_unit/rgb_reg[11]_i_43_n_0
    SLICE_X10Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.255 r  vga/vga_sync_unit/rgb_reg_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           0.000    21.255    vga/vga_sync_unit/rgb_reg_reg[11]_i_9_n_0
    SLICE_X10Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.372 r  vga/vga_sync_unit/rgb_reg_reg[11]_i_312/CO[3]
                         net (fo=1, routed)           0.000    21.372    vga/vga_sync_unit/rgb_reg_reg[11]_i_312_n_0
    SLICE_X10Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.489 r  vga/vga_sync_unit/rgb_reg_reg[11]_i_241/CO[3]
                         net (fo=1, routed)           0.000    21.489    vga/vga_sync_unit/rgb_reg_reg[11]_i_241_n_0
    SLICE_X10Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.606 r  vga/vga_sync_unit/rgb_reg_reg[11]_i_114/CO[3]
                         net (fo=1, routed)           0.000    21.606    vga/vga_sync_unit/rgb_reg_reg[11]_i_114_n_0
    SLICE_X10Y22         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    21.825 r  vga/vga_sync_unit/rgb_reg_reg[11]_i_52/O[0]
                         net (fo=3, routed)           1.125    22.950    vga/vga_sync_unit/rgb_reg_reg[11]_i_52_n_7
    SLICE_X9Y19          LUT2 (Prop_lut2_I1_O)        0.295    23.245 r  vga/vga_sync_unit/rgb_reg[11]_i_243/O
                         net (fo=1, routed)           0.000    23.245    vga/vga_sync_unit/rgb_reg[11]_i_243_n_0
    SLICE_X9Y19          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    23.643 r  vga/vga_sync_unit/rgb_reg_reg[11]_i_113/CO[3]
                         net (fo=1, routed)           0.000    23.643    vga/vga_sync_unit/rgb_reg_reg[11]_i_113_n_0
    SLICE_X9Y20          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    23.977 r  vga/vga_sync_unit/rgb_reg_reg[11]_i_51/O[1]
                         net (fo=3, routed)           0.824    24.801    vga/vga_sync_unit/rgb_reg_reg[11]_i_51_n_6
    SLICE_X8Y21          LUT4 (Prop_lut4_I1_O)        0.303    25.104 r  vga/vga_sync_unit/rgb_reg[11]_i_111/O
                         net (fo=1, routed)           0.000    25.104    vga/vga_sync_unit/rgb_reg[11]_i_111_n_0
    SLICE_X8Y21          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.637 r  vga/vga_sync_unit/rgb_reg_reg[11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    25.637    vga/vga_sync_unit/rgb_reg_reg[11]_i_45_n_0
    SLICE_X8Y22          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.794 r  vga/vga_sync_unit/rgb_reg_reg[11]_i_10/CO[1]
                         net (fo=4, routed)           1.253    27.047    vga/vga_sync_unit/rgb_reg_reg[11]_i_10_n_2
    SLICE_X15Y12         LUT5 (Prop_lut5_I1_O)        0.332    27.379 r  vga/vga_sync_unit/rgb_reg[10]_i_3/O
                         net (fo=1, routed)           0.000    27.379    vga/vga_sync_unit/rgb_reg[10]_i_3_n_0
    SLICE_X15Y12         MUXF7 (Prop_muxf7_I1_O)      0.217    27.596 r  vga/vga_sync_unit/rgb_reg_reg[10]_i_1/O
                         net (fo=1, routed)           0.000    27.596    vga/vga_sync_unit_n_38
    SLICE_X15Y12         FDRE                                         r  vga/rgb_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[10]
                            (input port)
  Destination:            vga/rgb_reg_reg[11]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        27.459ns  (logic 13.593ns (49.503%)  route 13.866ns (50.497%))
  Logic Levels:           26  (CARRY4=14 DSP48E1=2 IBUF=1 LUT2=1 LUT3=2 LUT4=2 LUT5=2 LUT6=1 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T2                                                0.000     0.000 r  sw[10] (IN)
                         net (fo=0)                   0.000     0.000    sw[10]
    T2                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  sw_IBUF[10]_inst/O
                         net (fo=5, routed)           4.567     6.025    vga/sw[10]
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_B[2]_PCOUT[47])
                                                      3.851     9.876 r  vga/rgb_reg2__3/PCOUT[47]
                         net (fo=1, routed)           0.002     9.878    vga/rgb_reg2__3_n_106
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    11.396 r  vga/rgb_reg2__4/P[0]
                         net (fo=1, routed)           0.796    12.192    vga/vga_sync_unit/I11[17]
    SLICE_X12Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657    12.849 r  vga/vga_sync_unit/rgb_reg_reg[11]_i_95/CO[3]
                         net (fo=1, routed)           0.000    12.849    vga/vga_sync_unit/rgb_reg_reg[11]_i_95_n_0
    SLICE_X12Y19         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    13.164 r  vga/vga_sync_unit/rgb_reg_reg[11]_i_96/O[3]
                         net (fo=21, routed)          1.416    14.580    vga/vga_sync_unit/rgb_reg_reg[11]_i_96_n_4
    SLICE_X11Y16         LUT3 (Prop_lut3_I1_O)        0.335    14.915 r  vga/vga_sync_unit/rgb_reg[9]_i_50/O
                         net (fo=2, routed)           1.129    16.045    vga/vga_sync_unit/rgb_reg[9]_i_50_n_0
    SLICE_X11Y16         LUT4 (Prop_lut4_I3_O)        0.326    16.371 r  vga/vga_sync_unit/rgb_reg[9]_i_54/O
                         net (fo=1, routed)           0.000    16.371    vga/vga_sync_unit/rgb_reg[9]_i_54_n_0
    SLICE_X11Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.921 r  vga/vga_sync_unit/rgb_reg_reg[9]_i_26/CO[3]
                         net (fo=1, routed)           0.000    16.921    vga/vga_sync_unit/rgb_reg_reg[9]_i_26_n_0
    SLICE_X11Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.035 r  vga/vga_sync_unit/rgb_reg_reg[11]_i_100/CO[3]
                         net (fo=1, routed)           0.000    17.035    vga/vga_sync_unit/rgb_reg_reg[11]_i_100_n_0
    SLICE_X11Y18         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.257 r  vga/vga_sync_unit/rgb_reg_reg[11]_i_94/O[0]
                         net (fo=3, routed)           1.143    18.400    vga/vga_sync_unit/rgb_reg_reg[11]_i_94_n_7
    SLICE_X13Y20         LUT3 (Prop_lut3_I1_O)        0.299    18.699 r  vga/vga_sync_unit/rgb_reg[11]_i_101/O
                         net (fo=2, routed)           0.808    19.506    vga/vga_sync_unit/rgb_reg[11]_i_101_n_0
    SLICE_X13Y19         LUT5 (Prop_lut5_I4_O)        0.124    19.630 r  vga/vga_sync_unit/rgb_reg[11]_i_39/O
                         net (fo=2, routed)           0.968    20.598    vga/vga_sync_unit/rgb_reg[11]_i_39_n_0
    SLICE_X10Y18         LUT6 (Prop_lut6_I0_O)        0.124    20.722 r  vga/vga_sync_unit/rgb_reg[11]_i_43/O
                         net (fo=1, routed)           0.000    20.722    vga/vga_sync_unit/rgb_reg[11]_i_43_n_0
    SLICE_X10Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.255 r  vga/vga_sync_unit/rgb_reg_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           0.000    21.255    vga/vga_sync_unit/rgb_reg_reg[11]_i_9_n_0
    SLICE_X10Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.372 r  vga/vga_sync_unit/rgb_reg_reg[11]_i_312/CO[3]
                         net (fo=1, routed)           0.000    21.372    vga/vga_sync_unit/rgb_reg_reg[11]_i_312_n_0
    SLICE_X10Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.489 r  vga/vga_sync_unit/rgb_reg_reg[11]_i_241/CO[3]
                         net (fo=1, routed)           0.000    21.489    vga/vga_sync_unit/rgb_reg_reg[11]_i_241_n_0
    SLICE_X10Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.606 r  vga/vga_sync_unit/rgb_reg_reg[11]_i_114/CO[3]
                         net (fo=1, routed)           0.000    21.606    vga/vga_sync_unit/rgb_reg_reg[11]_i_114_n_0
    SLICE_X10Y22         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    21.825 r  vga/vga_sync_unit/rgb_reg_reg[11]_i_52/O[0]
                         net (fo=3, routed)           1.125    22.950    vga/vga_sync_unit/rgb_reg_reg[11]_i_52_n_7
    SLICE_X9Y19          LUT2 (Prop_lut2_I1_O)        0.295    23.245 r  vga/vga_sync_unit/rgb_reg[11]_i_243/O
                         net (fo=1, routed)           0.000    23.245    vga/vga_sync_unit/rgb_reg[11]_i_243_n_0
    SLICE_X9Y19          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    23.643 r  vga/vga_sync_unit/rgb_reg_reg[11]_i_113/CO[3]
                         net (fo=1, routed)           0.000    23.643    vga/vga_sync_unit/rgb_reg_reg[11]_i_113_n_0
    SLICE_X9Y20          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    23.977 r  vga/vga_sync_unit/rgb_reg_reg[11]_i_51/O[1]
                         net (fo=3, routed)           0.824    24.801    vga/vga_sync_unit/rgb_reg_reg[11]_i_51_n_6
    SLICE_X8Y21          LUT4 (Prop_lut4_I1_O)        0.303    25.104 r  vga/vga_sync_unit/rgb_reg[11]_i_111/O
                         net (fo=1, routed)           0.000    25.104    vga/vga_sync_unit/rgb_reg[11]_i_111_n_0
    SLICE_X8Y21          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.637 r  vga/vga_sync_unit/rgb_reg_reg[11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    25.637    vga/vga_sync_unit/rgb_reg_reg[11]_i_45_n_0
    SLICE_X8Y22          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.794 r  vga/vga_sync_unit/rgb_reg_reg[11]_i_10/CO[1]
                         net (fo=4, routed)           1.088    26.882    vga/vga_sync_unit/rgb_reg_reg[11]_i_10_n_2
    SLICE_X15Y12         LUT5 (Prop_lut5_I1_O)        0.332    27.214 r  vga/vga_sync_unit/rgb_reg[11]_i_3/O
                         net (fo=1, routed)           0.000    27.214    vga/vga_sync_unit/rgb_reg[11]_i_3_n_0
    SLICE_X15Y12         MUXF7 (Prop_muxf7_I1_O)      0.245    27.459 r  vga/vga_sync_unit/rgb_reg_reg[11]_i_1/O
                         net (fo=1, routed)           0.000    27.459    vga/vga_sync_unit_n_37
    SLICE_X15Y12         FDRE                                         r  vga/rgb_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[10]
                            (input port)
  Destination:            vga/rgb_reg_reg[9]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        27.373ns  (logic 13.593ns (49.658%)  route 13.780ns (50.342%))
  Logic Levels:           26  (CARRY4=14 DSP48E1=2 IBUF=1 LUT2=1 LUT3=2 LUT4=2 LUT5=2 LUT6=1 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T2                                                0.000     0.000 r  sw[10] (IN)
                         net (fo=0)                   0.000     0.000    sw[10]
    T2                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  sw_IBUF[10]_inst/O
                         net (fo=5, routed)           4.567     6.025    vga/sw[10]
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_B[2]_PCOUT[47])
                                                      3.851     9.876 r  vga/rgb_reg2__3/PCOUT[47]
                         net (fo=1, routed)           0.002     9.878    vga/rgb_reg2__3_n_106
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    11.396 r  vga/rgb_reg2__4/P[0]
                         net (fo=1, routed)           0.796    12.192    vga/vga_sync_unit/I11[17]
    SLICE_X12Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657    12.849 r  vga/vga_sync_unit/rgb_reg_reg[11]_i_95/CO[3]
                         net (fo=1, routed)           0.000    12.849    vga/vga_sync_unit/rgb_reg_reg[11]_i_95_n_0
    SLICE_X12Y19         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    13.164 r  vga/vga_sync_unit/rgb_reg_reg[11]_i_96/O[3]
                         net (fo=21, routed)          1.416    14.580    vga/vga_sync_unit/rgb_reg_reg[11]_i_96_n_4
    SLICE_X11Y16         LUT3 (Prop_lut3_I1_O)        0.335    14.915 r  vga/vga_sync_unit/rgb_reg[9]_i_50/O
                         net (fo=2, routed)           1.129    16.045    vga/vga_sync_unit/rgb_reg[9]_i_50_n_0
    SLICE_X11Y16         LUT4 (Prop_lut4_I3_O)        0.326    16.371 r  vga/vga_sync_unit/rgb_reg[9]_i_54/O
                         net (fo=1, routed)           0.000    16.371    vga/vga_sync_unit/rgb_reg[9]_i_54_n_0
    SLICE_X11Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.921 r  vga/vga_sync_unit/rgb_reg_reg[9]_i_26/CO[3]
                         net (fo=1, routed)           0.000    16.921    vga/vga_sync_unit/rgb_reg_reg[9]_i_26_n_0
    SLICE_X11Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.035 r  vga/vga_sync_unit/rgb_reg_reg[11]_i_100/CO[3]
                         net (fo=1, routed)           0.000    17.035    vga/vga_sync_unit/rgb_reg_reg[11]_i_100_n_0
    SLICE_X11Y18         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.257 r  vga/vga_sync_unit/rgb_reg_reg[11]_i_94/O[0]
                         net (fo=3, routed)           1.143    18.400    vga/vga_sync_unit/rgb_reg_reg[11]_i_94_n_7
    SLICE_X13Y20         LUT3 (Prop_lut3_I1_O)        0.299    18.699 r  vga/vga_sync_unit/rgb_reg[11]_i_101/O
                         net (fo=2, routed)           0.808    19.506    vga/vga_sync_unit/rgb_reg[11]_i_101_n_0
    SLICE_X13Y19         LUT5 (Prop_lut5_I4_O)        0.124    19.630 r  vga/vga_sync_unit/rgb_reg[11]_i_39/O
                         net (fo=2, routed)           0.968    20.598    vga/vga_sync_unit/rgb_reg[11]_i_39_n_0
    SLICE_X10Y18         LUT6 (Prop_lut6_I0_O)        0.124    20.722 r  vga/vga_sync_unit/rgb_reg[11]_i_43/O
                         net (fo=1, routed)           0.000    20.722    vga/vga_sync_unit/rgb_reg[11]_i_43_n_0
    SLICE_X10Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.255 r  vga/vga_sync_unit/rgb_reg_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           0.000    21.255    vga/vga_sync_unit/rgb_reg_reg[11]_i_9_n_0
    SLICE_X10Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.372 r  vga/vga_sync_unit/rgb_reg_reg[11]_i_312/CO[3]
                         net (fo=1, routed)           0.000    21.372    vga/vga_sync_unit/rgb_reg_reg[11]_i_312_n_0
    SLICE_X10Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.489 r  vga/vga_sync_unit/rgb_reg_reg[11]_i_241/CO[3]
                         net (fo=1, routed)           0.000    21.489    vga/vga_sync_unit/rgb_reg_reg[11]_i_241_n_0
    SLICE_X10Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.606 r  vga/vga_sync_unit/rgb_reg_reg[11]_i_114/CO[3]
                         net (fo=1, routed)           0.000    21.606    vga/vga_sync_unit/rgb_reg_reg[11]_i_114_n_0
    SLICE_X10Y22         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    21.825 r  vga/vga_sync_unit/rgb_reg_reg[11]_i_52/O[0]
                         net (fo=3, routed)           1.125    22.950    vga/vga_sync_unit/rgb_reg_reg[11]_i_52_n_7
    SLICE_X9Y19          LUT2 (Prop_lut2_I1_O)        0.295    23.245 r  vga/vga_sync_unit/rgb_reg[11]_i_243/O
                         net (fo=1, routed)           0.000    23.245    vga/vga_sync_unit/rgb_reg[11]_i_243_n_0
    SLICE_X9Y19          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    23.643 r  vga/vga_sync_unit/rgb_reg_reg[11]_i_113/CO[3]
                         net (fo=1, routed)           0.000    23.643    vga/vga_sync_unit/rgb_reg_reg[11]_i_113_n_0
    SLICE_X9Y20          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    23.977 r  vga/vga_sync_unit/rgb_reg_reg[11]_i_51/O[1]
                         net (fo=3, routed)           0.824    24.801    vga/vga_sync_unit/rgb_reg_reg[11]_i_51_n_6
    SLICE_X8Y21          LUT4 (Prop_lut4_I1_O)        0.303    25.104 r  vga/vga_sync_unit/rgb_reg[11]_i_111/O
                         net (fo=1, routed)           0.000    25.104    vga/vga_sync_unit/rgb_reg[11]_i_111_n_0
    SLICE_X8Y21          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.637 r  vga/vga_sync_unit/rgb_reg_reg[11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    25.637    vga/vga_sync_unit/rgb_reg_reg[11]_i_45_n_0
    SLICE_X8Y22          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.794 r  vga/vga_sync_unit/rgb_reg_reg[11]_i_10/CO[1]
                         net (fo=4, routed)           1.002    26.796    vga/vga_sync_unit/rgb_reg_reg[11]_i_10_n_2
    SLICE_X13Y12         LUT5 (Prop_lut5_I1_O)        0.332    27.128 r  vga/vga_sync_unit/rgb_reg[9]_i_3/O
                         net (fo=1, routed)           0.000    27.128    vga/vga_sync_unit/rgb_reg[9]_i_3_n_0
    SLICE_X13Y12         MUXF7 (Prop_muxf7_I1_O)      0.245    27.373 r  vga/vga_sync_unit/rgb_reg_reg[9]_i_1/O
                         net (fo=1, routed)           0.000    27.373    vga/vga_sync_unit_n_39
    SLICE_X13Y12         FDRE                                         r  vga/rgb_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            vga/rgb_reg_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        26.662ns  (logic 13.261ns (49.737%)  route 13.401ns (50.263%))
  Logic Levels:           22  (CARRY4=10 DSP48E1=2 IBUF=1 LUT2=1 LUT3=2 LUT4=2 LUT5=2 LUT6=1 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  sw_IBUF[0]_inst/O
                         net (fo=5, routed)           1.801     3.253    vga/sw[0]
    DSP48_X0Y0           DSP48E1 (Prop_dsp48e1_B[0]_PCOUT[47])
                                                      3.851     7.104 r  vga/rgb_reg2__5/PCOUT[47]
                         net (fo=1, routed)           0.002     7.106    vga/rgb_reg2__5_n_106
    DSP48_X0Y1           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518     8.624 r  vga/rgb_reg2__6/P[3]
                         net (fo=1, routed)           0.839     9.464    vga/vga_sync_unit/I12[20]
    SLICE_X11Y5          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    10.120 r  vga/vga_sync_unit/rgb_reg_reg[3]_i_66/CO[3]
                         net (fo=1, routed)           0.000    10.120    vga/vga_sync_unit/rgb_reg_reg[3]_i_66_n_0
    SLICE_X11Y6          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.433 r  vga/vga_sync_unit/rgb_reg_reg[3]_i_24/O[3]
                         net (fo=27, routed)          1.956    12.388    vga/vga_sync_unit/rgb_reg_reg[3]_i_24_n_4
    SLICE_X5Y6           LUT3 (Prop_lut3_I2_O)        0.334    12.722 r  vga/vga_sync_unit/rgb_reg[3]_i_164/O
                         net (fo=4, routed)           1.111    13.833    vga/vga_sync_unit/rgb_reg[3]_i_164_n_0
    SLICE_X4Y6           LUT4 (Prop_lut4_I0_O)        0.326    14.159 r  vga/vga_sync_unit/rgb_reg[3]_i_168/O
                         net (fo=1, routed)           0.000    14.159    vga/vga_sync_unit/rgb_reg[3]_i_168_n_0
    SLICE_X4Y6           CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    14.739 r  vga/vga_sync_unit/rgb_reg_reg[3]_i_83/O[2]
                         net (fo=3, routed)           1.111    15.850    vga/vga_sync_unit/rgb_reg_reg[3]_i_83_n_5
    SLICE_X11Y8          LUT3 (Prop_lut3_I1_O)        0.302    16.152 r  vga/vga_sync_unit/rgb_reg[3]_i_87/O
                         net (fo=2, routed)           1.356    17.508    vga/vga_sync_unit/rgb_reg[3]_i_87_n_0
    SLICE_X0Y7           LUT5 (Prop_lut5_I1_O)        0.150    17.658 r  vga/vga_sync_unit/rgb_reg[3]_i_31/O
                         net (fo=2, routed)           0.956    18.614    vga/vga_sync_unit/rgb_reg[3]_i_31_n_0
    SLICE_X7Y7           LUT6 (Prop_lut6_I0_O)        0.326    18.940 r  vga/vga_sync_unit/rgb_reg[3]_i_35/O
                         net (fo=1, routed)           0.000    18.940    vga/vga_sync_unit/rgb_reg[3]_i_35_n_0
    SLICE_X7Y7           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.490 r  vga/vga_sync_unit/rgb_reg_reg[3]_i_8/CO[3]
                         net (fo=1, routed)           0.000    19.490    vga/vga_sync_unit/rgb_reg_reg[3]_i_8_n_0
    SLICE_X7Y8           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.824 r  vga/vga_sync_unit/rgb_reg_reg[3]_i_265/O[1]
                         net (fo=3, routed)           1.167    20.991    vga/vga_sync_unit/rgb_reg_reg[3]_i_265_n_6
    SLICE_X2Y7           LUT2 (Prop_lut2_I1_O)        0.303    21.294 r  vga/vga_sync_unit/rgb_reg[3]_i_268/O
                         net (fo=1, routed)           0.000    21.294    vga/vga_sync_unit/rgb_reg[3]_i_268_n_0
    SLICE_X2Y7           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.827 r  vga/vga_sync_unit/rgb_reg_reg[3]_i_135/CO[3]
                         net (fo=1, routed)           0.000    21.827    vga/vga_sync_unit/rgb_reg_reg[3]_i_135_n_0
    SLICE_X2Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.944 r  vga/vga_sync_unit/rgb_reg_reg[3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    21.944    vga/vga_sync_unit/rgb_reg_reg[3]_i_67_n_0
    SLICE_X2Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.061 r  vga/vga_sync_unit/rgb_reg_reg[3]_i_25/CO[3]
                         net (fo=1, routed)           0.000    22.061    vga/vga_sync_unit/rgb_reg_reg[3]_i_25_n_0
    SLICE_X2Y10          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    22.384 r  vga/vga_sync_unit/rgb_reg_reg[3]_i_7/O[1]
                         net (fo=3, routed)           1.083    23.467    vga/vga_sync_unit/rgb_reg_reg[3]_i_7_n_6
    SLICE_X8Y9           LUT4 (Prop_lut4_I2_O)        0.306    23.773 r  vga/vga_sync_unit/rgb_reg[3]_i_22/O
                         net (fo=1, routed)           0.000    23.773    vga/vga_sync_unit/rgb_reg[3]_i_22_n_0
    SLICE_X8Y9           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    24.306 r  vga/vga_sync_unit/rgb_reg_reg[3]_i_5/CO[3]
                         net (fo=4, routed)           2.019    26.326    vga/vga_sync_unit/rgb_reg_reg[3]_i_5_n_0
    SLICE_X1Y17          LUT5 (Prop_lut5_I1_O)        0.124    26.450 r  vga/vga_sync_unit/rgb_reg[3]_i_2/O
                         net (fo=1, routed)           0.000    26.450    vga/vga_sync_unit/rgb_reg[3]_i_2_n_0
    SLICE_X1Y17          MUXF7 (Prop_muxf7_I0_O)      0.212    26.662 r  vga/vga_sync_unit/rgb_reg_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    26.662    vga/vga_sync_unit_n_45
    SLICE_X1Y17          FDRE                                         r  vga/rgb_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            vga/rgb_reg_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        26.661ns  (logic 13.258ns (49.728%)  route 13.403ns (50.272%))
  Logic Levels:           22  (CARRY4=10 DSP48E1=2 IBUF=1 LUT2=1 LUT3=2 LUT4=2 LUT5=2 LUT6=1 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  sw_IBUF[0]_inst/O
                         net (fo=5, routed)           1.801     3.253    vga/sw[0]
    DSP48_X0Y0           DSP48E1 (Prop_dsp48e1_B[0]_PCOUT[47])
                                                      3.851     7.104 r  vga/rgb_reg2__5/PCOUT[47]
                         net (fo=1, routed)           0.002     7.106    vga/rgb_reg2__5_n_106
    DSP48_X0Y1           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518     8.624 r  vga/rgb_reg2__6/P[3]
                         net (fo=1, routed)           0.839     9.464    vga/vga_sync_unit/I12[20]
    SLICE_X11Y5          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    10.120 r  vga/vga_sync_unit/rgb_reg_reg[3]_i_66/CO[3]
                         net (fo=1, routed)           0.000    10.120    vga/vga_sync_unit/rgb_reg_reg[3]_i_66_n_0
    SLICE_X11Y6          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.433 r  vga/vga_sync_unit/rgb_reg_reg[3]_i_24/O[3]
                         net (fo=27, routed)          1.956    12.388    vga/vga_sync_unit/rgb_reg_reg[3]_i_24_n_4
    SLICE_X5Y6           LUT3 (Prop_lut3_I2_O)        0.334    12.722 r  vga/vga_sync_unit/rgb_reg[3]_i_164/O
                         net (fo=4, routed)           1.111    13.833    vga/vga_sync_unit/rgb_reg[3]_i_164_n_0
    SLICE_X4Y6           LUT4 (Prop_lut4_I0_O)        0.326    14.159 r  vga/vga_sync_unit/rgb_reg[3]_i_168/O
                         net (fo=1, routed)           0.000    14.159    vga/vga_sync_unit/rgb_reg[3]_i_168_n_0
    SLICE_X4Y6           CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    14.739 r  vga/vga_sync_unit/rgb_reg_reg[3]_i_83/O[2]
                         net (fo=3, routed)           1.111    15.850    vga/vga_sync_unit/rgb_reg_reg[3]_i_83_n_5
    SLICE_X11Y8          LUT3 (Prop_lut3_I1_O)        0.302    16.152 r  vga/vga_sync_unit/rgb_reg[3]_i_87/O
                         net (fo=2, routed)           1.356    17.508    vga/vga_sync_unit/rgb_reg[3]_i_87_n_0
    SLICE_X0Y7           LUT5 (Prop_lut5_I1_O)        0.150    17.658 r  vga/vga_sync_unit/rgb_reg[3]_i_31/O
                         net (fo=2, routed)           0.956    18.614    vga/vga_sync_unit/rgb_reg[3]_i_31_n_0
    SLICE_X7Y7           LUT6 (Prop_lut6_I0_O)        0.326    18.940 r  vga/vga_sync_unit/rgb_reg[3]_i_35/O
                         net (fo=1, routed)           0.000    18.940    vga/vga_sync_unit/rgb_reg[3]_i_35_n_0
    SLICE_X7Y7           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.490 r  vga/vga_sync_unit/rgb_reg_reg[3]_i_8/CO[3]
                         net (fo=1, routed)           0.000    19.490    vga/vga_sync_unit/rgb_reg_reg[3]_i_8_n_0
    SLICE_X7Y8           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.824 r  vga/vga_sync_unit/rgb_reg_reg[3]_i_265/O[1]
                         net (fo=3, routed)           1.167    20.991    vga/vga_sync_unit/rgb_reg_reg[3]_i_265_n_6
    SLICE_X2Y7           LUT2 (Prop_lut2_I1_O)        0.303    21.294 r  vga/vga_sync_unit/rgb_reg[3]_i_268/O
                         net (fo=1, routed)           0.000    21.294    vga/vga_sync_unit/rgb_reg[3]_i_268_n_0
    SLICE_X2Y7           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.827 r  vga/vga_sync_unit/rgb_reg_reg[3]_i_135/CO[3]
                         net (fo=1, routed)           0.000    21.827    vga/vga_sync_unit/rgb_reg_reg[3]_i_135_n_0
    SLICE_X2Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.944 r  vga/vga_sync_unit/rgb_reg_reg[3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    21.944    vga/vga_sync_unit/rgb_reg_reg[3]_i_67_n_0
    SLICE_X2Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.061 r  vga/vga_sync_unit/rgb_reg_reg[3]_i_25/CO[3]
                         net (fo=1, routed)           0.000    22.061    vga/vga_sync_unit/rgb_reg_reg[3]_i_25_n_0
    SLICE_X2Y10          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    22.384 r  vga/vga_sync_unit/rgb_reg_reg[3]_i_7/O[1]
                         net (fo=3, routed)           1.083    23.467    vga/vga_sync_unit/rgb_reg_reg[3]_i_7_n_6
    SLICE_X8Y9           LUT4 (Prop_lut4_I2_O)        0.306    23.773 r  vga/vga_sync_unit/rgb_reg[3]_i_22/O
                         net (fo=1, routed)           0.000    23.773    vga/vga_sync_unit/rgb_reg[3]_i_22_n_0
    SLICE_X8Y9           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    24.306 r  vga/vga_sync_unit/rgb_reg_reg[3]_i_5/CO[3]
                         net (fo=4, routed)           2.021    26.328    vga/vga_sync_unit/rgb_reg_reg[3]_i_5_n_0
    SLICE_X2Y18          LUT5 (Prop_lut5_I1_O)        0.124    26.452 r  vga/vga_sync_unit/rgb_reg[0]_i_2/O
                         net (fo=1, routed)           0.000    26.452    vga/vga_sync_unit/rgb_reg[0]_i_2_n_0
    SLICE_X2Y18          MUXF7 (Prop_muxf7_I0_O)      0.209    26.661 r  vga/vga_sync_unit/rgb_reg_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    26.661    vga/vga_sync_unit_n_48
    SLICE_X2Y18          FDRE                                         r  vga/rgb_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[5]
                            (input port)
  Destination:            vga/rgb_reg_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        26.344ns  (logic 13.263ns (50.346%)  route 13.081ns (49.654%))
  Logic Levels:           23  (CARRY4=11 DSP48E1=2 IBUF=1 LUT2=1 LUT3=2 LUT4=2 LUT5=2 LUT6=1 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V15                                               0.000     0.000 r  sw[5] (IN)
                         net (fo=0)                   0.000     0.000    sw[5]
    V15                  IBUF (Prop_ibuf_I_O)         1.466     1.466 r  sw_IBUF[5]_inst/O
                         net (fo=5, routed)           1.569     3.035    vga/sw[5]
    DSP48_X0Y2           DSP48E1 (Prop_dsp48e1_B[1]_PCOUT[47])
                                                      3.851     6.886 r  vga/rgb_reg2__7/PCOUT[47]
                         net (fo=1, routed)           0.002     6.888    vga/rgb_reg2__7_n_106
    DSP48_X0Y3           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.406 r  vga/rgb_reg2__8/P[0]
                         net (fo=1, routed)           0.695     9.101    vga/vga_sync_unit/I13[17]
    SLICE_X10Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     9.758 r  vga/vga_sync_unit/rgb_reg_reg[7]_i_134/CO[3]
                         net (fo=1, routed)           0.000     9.758    vga/vga_sync_unit/rgb_reg_reg[7]_i_134_n_0
    SLICE_X10Y10         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.073 r  vga/vga_sync_unit/rgb_reg_reg[7]_i_66/O[3]
                         net (fo=21, routed)          2.577    12.650    vga/vga_sync_unit/rgb_reg_reg[7]_i_66_n_4
    SLICE_X7Y24          LUT3 (Prop_lut3_I2_O)        0.335    12.985 r  vga/vga_sync_unit/rgb_reg[6]_i_58/O
                         net (fo=4, routed)           1.205    14.191    vga/vga_sync_unit/rgb_reg[6]_i_58_n_0
    SLICE_X5Y15          LUT4 (Prop_lut4_I0_O)        0.326    14.517 r  vga/vga_sync_unit/rgb_reg[6]_i_62/O
                         net (fo=1, routed)           0.000    14.517    vga/vga_sync_unit/rgb_reg[6]_i_62_n_0
    SLICE_X5Y15          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.067 r  vga/vga_sync_unit/rgb_reg_reg[6]_i_24/CO[3]
                         net (fo=1, routed)           0.000    15.067    vga/vga_sync_unit/rgb_reg_reg[6]_i_24_n_0
    SLICE_X5Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.181 r  vga/vga_sync_unit/rgb_reg_reg[7]_i_81/CO[3]
                         net (fo=1, routed)           0.000    15.181    vga/vga_sync_unit/rgb_reg_reg[7]_i_81_n_0
    SLICE_X5Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.295 r  vga/vga_sync_unit/rgb_reg_reg[7]_i_90/CO[3]
                         net (fo=1, routed)           0.000    15.295    vga/vga_sync_unit/rgb_reg_reg[7]_i_90_n_0
    SLICE_X5Y18          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.534 r  vga/vga_sync_unit/rgb_reg_reg[7]_i_150/O[2]
                         net (fo=3, routed)           0.653    16.186    vga/vga_sync_unit/rgb_reg_reg[7]_i_150_n_5
    SLICE_X5Y19          LUT3 (Prop_lut3_I1_O)        0.302    16.488 r  vga/vga_sync_unit/rgb_reg[7]_i_352/O
                         net (fo=2, routed)           1.127    17.615    vga/vga_sync_unit/rgb_reg[7]_i_352_n_0
    SLICE_X5Y19          LUT5 (Prop_lut5_I4_O)        0.154    17.769 r  vga/vga_sync_unit/rgb_reg[7]_i_272/O
                         net (fo=2, routed)           0.900    18.669    vga/vga_sync_unit/rgb_reg[7]_i_272_n_0
    SLICE_X4Y19          LUT6 (Prop_lut6_I0_O)        0.327    18.996 r  vga/vga_sync_unit/rgb_reg[7]_i_276/O
                         net (fo=1, routed)           0.000    18.996    vga/vga_sync_unit/rgb_reg[7]_i_276_n_0
    SLICE_X4Y19          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.546 r  vga/vga_sync_unit/rgb_reg_reg[7]_i_136/CO[3]
                         net (fo=1, routed)           0.000    19.546    vga/vga_sync_unit/rgb_reg_reg[7]_i_136_n_0
    SLICE_X4Y20          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    19.785 r  vga/vga_sync_unit/rgb_reg_reg[7]_i_68/O[2]
                         net (fo=3, routed)           1.381    21.166    vga/vga_sync_unit/rgb_reg_reg[7]_i_68_n_5
    SLICE_X6Y24          LUT2 (Prop_lut2_I1_O)        0.302    21.468 r  vga/vga_sync_unit/rgb_reg[7]_i_70/O
                         net (fo=1, routed)           0.000    21.468    vga/vga_sync_unit/rgb_reg[7]_i_70_n_0
    SLICE_X6Y24          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    21.848 r  vga/vga_sync_unit/rgb_reg_reg[7]_i_25/CO[3]
                         net (fo=1, routed)           0.009    21.857    vga/vga_sync_unit/rgb_reg_reg[7]_i_25_n_0
    SLICE_X6Y25          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    22.180 r  vga/vga_sync_unit/rgb_reg_reg[7]_i_7/O[1]
                         net (fo=3, routed)           1.585    23.765    vga/vga_sync_unit/rgb_reg_reg[7]_i_7_n_6
    SLICE_X2Y17          LUT4 (Prop_lut4_I2_O)        0.306    24.071 r  vga/vga_sync_unit/rgb_reg[7]_i_22/O
                         net (fo=1, routed)           0.000    24.071    vga/vga_sync_unit/rgb_reg[7]_i_22_n_0
    SLICE_X2Y17          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    24.604 r  vga/vga_sync_unit/rgb_reg_reg[7]_i_5/CO[3]
                         net (fo=4, routed)           1.378    25.982    vga/vga_sync_unit/rgb_reg_reg[7]_i_5_n_0
    SLICE_X1Y14          LUT5 (Prop_lut5_I1_O)        0.124    26.106 r  vga/vga_sync_unit/rgb_reg[7]_i_2/O
                         net (fo=1, routed)           0.000    26.106    vga/vga_sync_unit/rgb_reg[7]_i_2_n_0
    SLICE_X1Y14          MUXF7 (Prop_muxf7_I0_O)      0.238    26.344 r  vga/vga_sync_unit/rgb_reg_reg[7]_i_1/O
                         net (fo=1, routed)           0.000    26.344    vga/vga_sync_unit_n_41
    SLICE_X1Y14          FDRE                                         r  vga/rgb_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            vga/rgb_reg_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        26.229ns  (logic 13.290ns (50.669%)  route 12.939ns (49.331%))
  Logic Levels:           22  (CARRY4=10 DSP48E1=2 IBUF=1 LUT2=1 LUT3=2 LUT4=2 LUT5=2 LUT6=1 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  sw_IBUF[0]_inst/O
                         net (fo=5, routed)           1.801     3.253    vga/sw[0]
    DSP48_X0Y0           DSP48E1 (Prop_dsp48e1_B[0]_PCOUT[47])
                                                      3.851     7.104 r  vga/rgb_reg2__5/PCOUT[47]
                         net (fo=1, routed)           0.002     7.106    vga/rgb_reg2__5_n_106
    DSP48_X0Y1           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518     8.624 r  vga/rgb_reg2__6/P[3]
                         net (fo=1, routed)           0.839     9.464    vga/vga_sync_unit/I12[20]
    SLICE_X11Y5          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    10.120 r  vga/vga_sync_unit/rgb_reg_reg[3]_i_66/CO[3]
                         net (fo=1, routed)           0.000    10.120    vga/vga_sync_unit/rgb_reg_reg[3]_i_66_n_0
    SLICE_X11Y6          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.433 r  vga/vga_sync_unit/rgb_reg_reg[3]_i_24/O[3]
                         net (fo=27, routed)          1.956    12.388    vga/vga_sync_unit/rgb_reg_reg[3]_i_24_n_4
    SLICE_X5Y6           LUT3 (Prop_lut3_I2_O)        0.334    12.722 r  vga/vga_sync_unit/rgb_reg[3]_i_164/O
                         net (fo=4, routed)           1.111    13.833    vga/vga_sync_unit/rgb_reg[3]_i_164_n_0
    SLICE_X4Y6           LUT4 (Prop_lut4_I0_O)        0.326    14.159 r  vga/vga_sync_unit/rgb_reg[3]_i_168/O
                         net (fo=1, routed)           0.000    14.159    vga/vga_sync_unit/rgb_reg[3]_i_168_n_0
    SLICE_X4Y6           CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    14.739 r  vga/vga_sync_unit/rgb_reg_reg[3]_i_83/O[2]
                         net (fo=3, routed)           1.111    15.850    vga/vga_sync_unit/rgb_reg_reg[3]_i_83_n_5
    SLICE_X11Y8          LUT3 (Prop_lut3_I1_O)        0.302    16.152 r  vga/vga_sync_unit/rgb_reg[3]_i_87/O
                         net (fo=2, routed)           1.356    17.508    vga/vga_sync_unit/rgb_reg[3]_i_87_n_0
    SLICE_X0Y7           LUT5 (Prop_lut5_I1_O)        0.150    17.658 r  vga/vga_sync_unit/rgb_reg[3]_i_31/O
                         net (fo=2, routed)           0.956    18.614    vga/vga_sync_unit/rgb_reg[3]_i_31_n_0
    SLICE_X7Y7           LUT6 (Prop_lut6_I0_O)        0.326    18.940 r  vga/vga_sync_unit/rgb_reg[3]_i_35/O
                         net (fo=1, routed)           0.000    18.940    vga/vga_sync_unit/rgb_reg[3]_i_35_n_0
    SLICE_X7Y7           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.490 r  vga/vga_sync_unit/rgb_reg_reg[3]_i_8/CO[3]
                         net (fo=1, routed)           0.000    19.490    vga/vga_sync_unit/rgb_reg_reg[3]_i_8_n_0
    SLICE_X7Y8           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.824 r  vga/vga_sync_unit/rgb_reg_reg[3]_i_265/O[1]
                         net (fo=3, routed)           1.167    20.991    vga/vga_sync_unit/rgb_reg_reg[3]_i_265_n_6
    SLICE_X2Y7           LUT2 (Prop_lut2_I1_O)        0.303    21.294 r  vga/vga_sync_unit/rgb_reg[3]_i_268/O
                         net (fo=1, routed)           0.000    21.294    vga/vga_sync_unit/rgb_reg[3]_i_268_n_0
    SLICE_X2Y7           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.827 r  vga/vga_sync_unit/rgb_reg_reg[3]_i_135/CO[3]
                         net (fo=1, routed)           0.000    21.827    vga/vga_sync_unit/rgb_reg_reg[3]_i_135_n_0
    SLICE_X2Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.944 r  vga/vga_sync_unit/rgb_reg_reg[3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    21.944    vga/vga_sync_unit/rgb_reg_reg[3]_i_67_n_0
    SLICE_X2Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.061 r  vga/vga_sync_unit/rgb_reg_reg[3]_i_25/CO[3]
                         net (fo=1, routed)           0.000    22.061    vga/vga_sync_unit/rgb_reg_reg[3]_i_25_n_0
    SLICE_X2Y10          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    22.384 r  vga/vga_sync_unit/rgb_reg_reg[3]_i_7/O[1]
                         net (fo=3, routed)           1.083    23.467    vga/vga_sync_unit/rgb_reg_reg[3]_i_7_n_6
    SLICE_X8Y9           LUT4 (Prop_lut4_I2_O)        0.306    23.773 r  vga/vga_sync_unit/rgb_reg[3]_i_22/O
                         net (fo=1, routed)           0.000    23.773    vga/vga_sync_unit/rgb_reg[3]_i_22_n_0
    SLICE_X8Y9           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    24.306 r  vga/vga_sync_unit/rgb_reg_reg[3]_i_5/CO[3]
                         net (fo=4, routed)           1.557    25.864    vga/vga_sync_unit/rgb_reg_reg[3]_i_5_n_0
    SLICE_X6Y17          LUT5 (Prop_lut5_I1_O)        0.124    25.988 r  vga/vga_sync_unit/rgb_reg[2]_i_2/O
                         net (fo=1, routed)           0.000    25.988    vga/vga_sync_unit/rgb_reg[2]_i_2_n_0
    SLICE_X6Y17          MUXF7 (Prop_muxf7_I0_O)      0.241    26.229 r  vga/vga_sync_unit/rgb_reg_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    26.229    vga/vga_sync_unit_n_46
    SLICE_X6Y17          FDRE                                         r  vga/rgb_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[5]
                            (input port)
  Destination:            vga/rgb_reg_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        26.126ns  (logic 13.237ns (50.666%)  route 12.889ns (49.334%))
  Logic Levels:           23  (CARRY4=11 DSP48E1=2 IBUF=1 LUT2=1 LUT3=2 LUT4=2 LUT5=2 LUT6=1 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V15                                               0.000     0.000 r  sw[5] (IN)
                         net (fo=0)                   0.000     0.000    sw[5]
    V15                  IBUF (Prop_ibuf_I_O)         1.466     1.466 r  sw_IBUF[5]_inst/O
                         net (fo=5, routed)           1.569     3.035    vga/sw[5]
    DSP48_X0Y2           DSP48E1 (Prop_dsp48e1_B[1]_PCOUT[47])
                                                      3.851     6.886 r  vga/rgb_reg2__7/PCOUT[47]
                         net (fo=1, routed)           0.002     6.888    vga/rgb_reg2__7_n_106
    DSP48_X0Y3           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.406 r  vga/rgb_reg2__8/P[0]
                         net (fo=1, routed)           0.695     9.101    vga/vga_sync_unit/I13[17]
    SLICE_X10Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     9.758 r  vga/vga_sync_unit/rgb_reg_reg[7]_i_134/CO[3]
                         net (fo=1, routed)           0.000     9.758    vga/vga_sync_unit/rgb_reg_reg[7]_i_134_n_0
    SLICE_X10Y10         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.073 r  vga/vga_sync_unit/rgb_reg_reg[7]_i_66/O[3]
                         net (fo=21, routed)          2.577    12.650    vga/vga_sync_unit/rgb_reg_reg[7]_i_66_n_4
    SLICE_X7Y24          LUT3 (Prop_lut3_I2_O)        0.335    12.985 r  vga/vga_sync_unit/rgb_reg[6]_i_58/O
                         net (fo=4, routed)           1.205    14.191    vga/vga_sync_unit/rgb_reg[6]_i_58_n_0
    SLICE_X5Y15          LUT4 (Prop_lut4_I0_O)        0.326    14.517 r  vga/vga_sync_unit/rgb_reg[6]_i_62/O
                         net (fo=1, routed)           0.000    14.517    vga/vga_sync_unit/rgb_reg[6]_i_62_n_0
    SLICE_X5Y15          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.067 r  vga/vga_sync_unit/rgb_reg_reg[6]_i_24/CO[3]
                         net (fo=1, routed)           0.000    15.067    vga/vga_sync_unit/rgb_reg_reg[6]_i_24_n_0
    SLICE_X5Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.181 r  vga/vga_sync_unit/rgb_reg_reg[7]_i_81/CO[3]
                         net (fo=1, routed)           0.000    15.181    vga/vga_sync_unit/rgb_reg_reg[7]_i_81_n_0
    SLICE_X5Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.295 r  vga/vga_sync_unit/rgb_reg_reg[7]_i_90/CO[3]
                         net (fo=1, routed)           0.000    15.295    vga/vga_sync_unit/rgb_reg_reg[7]_i_90_n_0
    SLICE_X5Y18          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.534 r  vga/vga_sync_unit/rgb_reg_reg[7]_i_150/O[2]
                         net (fo=3, routed)           0.653    16.186    vga/vga_sync_unit/rgb_reg_reg[7]_i_150_n_5
    SLICE_X5Y19          LUT3 (Prop_lut3_I1_O)        0.302    16.488 r  vga/vga_sync_unit/rgb_reg[7]_i_352/O
                         net (fo=2, routed)           1.127    17.615    vga/vga_sync_unit/rgb_reg[7]_i_352_n_0
    SLICE_X5Y19          LUT5 (Prop_lut5_I4_O)        0.154    17.769 r  vga/vga_sync_unit/rgb_reg[7]_i_272/O
                         net (fo=2, routed)           0.900    18.669    vga/vga_sync_unit/rgb_reg[7]_i_272_n_0
    SLICE_X4Y19          LUT6 (Prop_lut6_I0_O)        0.327    18.996 r  vga/vga_sync_unit/rgb_reg[7]_i_276/O
                         net (fo=1, routed)           0.000    18.996    vga/vga_sync_unit/rgb_reg[7]_i_276_n_0
    SLICE_X4Y19          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.546 r  vga/vga_sync_unit/rgb_reg_reg[7]_i_136/CO[3]
                         net (fo=1, routed)           0.000    19.546    vga/vga_sync_unit/rgb_reg_reg[7]_i_136_n_0
    SLICE_X4Y20          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    19.785 r  vga/vga_sync_unit/rgb_reg_reg[7]_i_68/O[2]
                         net (fo=3, routed)           1.381    21.166    vga/vga_sync_unit/rgb_reg_reg[7]_i_68_n_5
    SLICE_X6Y24          LUT2 (Prop_lut2_I1_O)        0.302    21.468 r  vga/vga_sync_unit/rgb_reg[7]_i_70/O
                         net (fo=1, routed)           0.000    21.468    vga/vga_sync_unit/rgb_reg[7]_i_70_n_0
    SLICE_X6Y24          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    21.848 r  vga/vga_sync_unit/rgb_reg_reg[7]_i_25/CO[3]
                         net (fo=1, routed)           0.009    21.857    vga/vga_sync_unit/rgb_reg_reg[7]_i_25_n_0
    SLICE_X6Y25          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    22.180 r  vga/vga_sync_unit/rgb_reg_reg[7]_i_7/O[1]
                         net (fo=3, routed)           1.585    23.765    vga/vga_sync_unit/rgb_reg_reg[7]_i_7_n_6
    SLICE_X2Y17          LUT4 (Prop_lut4_I2_O)        0.306    24.071 r  vga/vga_sync_unit/rgb_reg[7]_i_22/O
                         net (fo=1, routed)           0.000    24.071    vga/vga_sync_unit/rgb_reg[7]_i_22_n_0
    SLICE_X2Y17          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    24.604 r  vga/vga_sync_unit/rgb_reg_reg[7]_i_5/CO[3]
                         net (fo=4, routed)           1.186    25.790    vga/vga_sync_unit/rgb_reg_reg[7]_i_5_n_0
    SLICE_X1Y14          LUT5 (Prop_lut5_I1_O)        0.124    25.914 r  vga/vga_sync_unit/rgb_reg[6]_i_2/O
                         net (fo=1, routed)           0.000    25.914    vga/vga_sync_unit/rgb_reg[6]_i_2_n_0
    SLICE_X1Y14          MUXF7 (Prop_muxf7_I0_O)      0.212    26.126 r  vga/vga_sync_unit/rgb_reg_reg[6]_i_1/O
                         net (fo=1, routed)           0.000    26.126    vga/vga_sync_unit_n_42
    SLICE_X1Y14          FDRE                                         r  vga/rgb_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[2]
                            (input port)
  Destination:            vga/rgb_reg_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        26.069ns  (logic 13.371ns (51.289%)  route 12.699ns (48.711%))
  Logic Levels:           25  (CARRY4=13 DSP48E1=2 IBUF=1 LUT2=1 LUT3=2 LUT4=2 LUT5=2 LUT6=1 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  sw[2] (IN)
                         net (fo=0)                   0.000     0.000    sw[2]
    W16                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  sw_IBUF[2]_inst/O
                         net (fo=5, routed)           2.504     3.968    vga/sw[2]
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_B[2]_PCOUT[47])
                                                      3.851     7.819 r  vga/rgb_reg2/PCOUT[47]
                         net (fo=1, routed)           0.002     7.821    vga/rgb_reg2_n_106
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.339 r  vga/rgb_reg2__0/P[0]
                         net (fo=1, routed)           0.992    10.331    vga/vga_sync_unit/rgb_reg20_in[17]
    SLICE_X5Y24          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674    11.005 r  vga/vga_sync_unit/rgb_reg_reg[3]_i_95/CO[3]
                         net (fo=1, routed)           0.009    11.014    vga/vga_sync_unit/rgb_reg_reg[3]_i_95_n_0
    SLICE_X5Y25          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.348 r  vga/vga_sync_unit/rgb_reg_reg[3]_i_96/O[1]
                         net (fo=18, routed)          1.619    12.968    vga/vga_sync_unit/rgb_reg_reg[3]_i_96_n_6
    SLICE_X2Y25          LUT3 (Prop_lut3_I0_O)        0.332    13.300 r  vga/vga_sync_unit/rgb_reg[1]_i_48/O
                         net (fo=2, routed)           0.822    14.122    vga/vga_sync_unit/rgb_reg[1]_i_48_n_0
    SLICE_X2Y25          LUT4 (Prop_lut4_I3_O)        0.331    14.453 r  vga/vga_sync_unit/rgb_reg[1]_i_52/O
                         net (fo=1, routed)           0.000    14.453    vga/vga_sync_unit/rgb_reg[1]_i_52_n_0
    SLICE_X2Y25          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    14.829 r  vga/vga_sync_unit/rgb_reg_reg[1]_i_26/CO[3]
                         net (fo=1, routed)           0.000    14.829    vga/vga_sync_unit/rgb_reg_reg[1]_i_26_n_0
    SLICE_X2Y26          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.068 r  vga/vga_sync_unit/rgb_reg_reg[3]_i_100/O[2]
                         net (fo=3, routed)           1.290    16.358    vga/vga_sync_unit/rgb_reg_reg[3]_i_100_n_5
    SLICE_X1Y23          LUT3 (Prop_lut3_I1_O)        0.301    16.659 r  vga/vga_sync_unit/rgb_reg[1]_i_23/O
                         net (fo=2, routed)           0.682    17.340    vga/vga_sync_unit/rgb_reg[1]_i_23_n_0
    SLICE_X1Y23          LUT5 (Prop_lut5_I4_O)        0.124    17.464 r  vga/vga_sync_unit/rgb_reg[1]_i_6/O
                         net (fo=2, routed)           0.934    18.398    vga/vga_sync_unit/rgb_reg[1]_i_6_n_0
    SLICE_X3Y24          LUT6 (Prop_lut6_I0_O)        0.124    18.522 r  vga/vga_sync_unit/rgb_reg[1]_i_10/O
                         net (fo=1, routed)           0.000    18.522    vga/vga_sync_unit/rgb_reg[1]_i_10_n_0
    SLICE_X3Y24          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.923 r  vga/vga_sync_unit/rgb_reg_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.009    18.932    vga/vga_sync_unit/rgb_reg_reg[1]_i_4_n_0
    SLICE_X3Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.046 r  vga/vga_sync_unit/rgb_reg_reg[3]_i_9/CO[3]
                         net (fo=1, routed)           0.000    19.046    vga/vga_sync_unit/rgb_reg_reg[3]_i_9_n_0
    SLICE_X3Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.160 r  vga/vga_sync_unit/rgb_reg_reg[3]_i_312/CO[3]
                         net (fo=1, routed)           0.000    19.160    vga/vga_sync_unit/rgb_reg_reg[3]_i_312_n_0
    SLICE_X3Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.274 r  vga/vga_sync_unit/rgb_reg_reg[3]_i_241/CO[3]
                         net (fo=1, routed)           0.000    19.274    vga/vga_sync_unit/rgb_reg_reg[3]_i_241_n_0
    SLICE_X3Y28          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    19.513 r  vga/vga_sync_unit/rgb_reg_reg[3]_i_114/O[2]
                         net (fo=3, routed)           1.116    20.629    vga/vga_sync_unit/rgb_reg_reg[3]_i_114_n_5
    SLICE_X4Y30          LUT2 (Prop_lut2_I1_O)        0.302    20.931 r  vga/vga_sync_unit/rgb_reg[3]_i_245/O
                         net (fo=1, routed)           0.000    20.931    vga/vga_sync_unit/rgb_reg[3]_i_245_n_0
    SLICE_X4Y30          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    21.463 r  vga/vga_sync_unit/rgb_reg_reg[3]_i_113/CO[3]
                         net (fo=1, routed)           0.000    21.463    vga/vga_sync_unit/rgb_reg_reg[3]_i_113_n_0
    SLICE_X4Y31          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.797 r  vga/vga_sync_unit/rgb_reg_reg[3]_i_51/O[1]
                         net (fo=3, routed)           1.122    22.919    vga/vga_sync_unit/rgb_reg_reg[3]_i_51_n_6
    SLICE_X1Y29          LUT4 (Prop_lut4_I1_O)        0.303    23.222 r  vga/vga_sync_unit/rgb_reg[3]_i_111/O
                         net (fo=1, routed)           0.000    23.222    vga/vga_sync_unit/rgb_reg[3]_i_111_n_0
    SLICE_X1Y29          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.772 r  vga/vga_sync_unit/rgb_reg_reg[3]_i_45/CO[3]
                         net (fo=1, routed)           0.000    23.772    vga/vga_sync_unit/rgb_reg_reg[3]_i_45_n_0
    SLICE_X1Y30          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.929 r  vga/vga_sync_unit/rgb_reg_reg[3]_i_10/CO[1]
                         net (fo=4, routed)           1.597    25.526    vga/vga_sync_unit/rgb_reg_reg[3]_i_10_n_2
    SLICE_X6Y17          LUT5 (Prop_lut5_I1_O)        0.329    25.855 r  vga/vga_sync_unit/rgb_reg[1]_i_3/O
                         net (fo=1, routed)           0.000    25.855    vga/vga_sync_unit/rgb_reg[1]_i_3_n_0
    SLICE_X6Y17          MUXF7 (Prop_muxf7_I1_O)      0.214    26.069 r  vga/vga_sync_unit/rgb_reg_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    26.069    vga/vga_sync_unit_n_47
    SLICE_X6Y17          FDRE                                         r  vga/rgb_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart/receiver/received_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart/last_rec_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.230ns  (logic 0.141ns (61.419%)  route 0.089ns (38.581%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y114         FDRE                         0.000     0.000 r  uart/receiver/received_reg/C
    SLICE_X4Y114         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uart/receiver/received_reg/Q
                         net (fo=3, routed)           0.089     0.230    uart/received
    SLICE_X4Y114         FDRE                                         r  uart/last_rec_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/data_in_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart/transmitter/temp_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.258ns  (logic 0.141ns (54.680%)  route 0.117ns (45.320%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y111         FDRE                         0.000     0.000 r  uart/data_in_reg[7]/C
    SLICE_X4Y111         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uart/data_in_reg[7]/Q
                         net (fo=1, routed)           0.117     0.258    uart/transmitter/Q[7]
    SLICE_X2Y110         FDRE                                         r  uart/transmitter/temp_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/data_in_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart/transmitter/temp_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.260ns  (logic 0.141ns (54.228%)  route 0.119ns (45.773%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y112         FDRE                         0.000     0.000 r  uart/data_in_reg[5]/C
    SLICE_X4Y112         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uart/data_in_reg[5]/Q
                         net (fo=1, routed)           0.119     0.260    uart/transmitter/Q[5]
    SLICE_X3Y111         FDRE                                         r  uart/transmitter/temp_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/en_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart/transmitter/last_ena_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.270ns  (logic 0.141ns (52.274%)  route 0.129ns (47.726%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y110         FDRE                         0.000     0.000 r  uart/en_reg/C
    SLICE_X4Y110         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uart/en_reg/Q
                         net (fo=2, routed)           0.129     0.270    uart/transmitter/last_ena_reg_0
    SLICE_X3Y109         FDRE                                         r  uart/transmitter/last_ena_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/receiver/receiving_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart/receiver/received_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.295ns  (logic 0.186ns (63.037%)  route 0.109ns (36.963%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y114         FDRE                         0.000     0.000 r  uart/receiver/receiving_reg/C
    SLICE_X5Y114         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uart/receiver/receiving_reg/Q
                         net (fo=3, routed)           0.109     0.250    uart/receiver/receiving
    SLICE_X4Y114         LUT5 (Prop_lut5_I3_O)        0.045     0.295 r  uart/receiver/received_i_1/O
                         net (fo=1, routed)           0.000     0.295    uart/receiver/received_i_1_n_0
    SLICE_X4Y114         FDRE                                         r  uart/receiver/received_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/data_in_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart/transmitter/temp_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.301ns  (logic 0.128ns (42.572%)  route 0.173ns (57.428%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y111         FDRE                         0.000     0.000 r  uart/data_in_reg[4]/C
    SLICE_X4Y111         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  uart/data_in_reg[4]/Q
                         net (fo=1, routed)           0.173     0.301    uart/transmitter/Q[4]
    SLICE_X3Y111         FDRE                                         r  uart/transmitter/temp_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/transmitter/count_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart/transmitter/count_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.306ns  (logic 0.186ns (60.702%)  route 0.120ns (39.298%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y106         FDRE                         0.000     0.000 r  uart/transmitter/count_reg[1]/C
    SLICE_X3Y106         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uart/transmitter/count_reg[1]/Q
                         net (fo=7, routed)           0.120     0.261    uart/transmitter/count_reg[1]
    SLICE_X2Y106         LUT3 (Prop_lut3_I1_O)        0.045     0.306 r  uart/transmitter/count[2]_i_1__0/O
                         net (fo=1, routed)           0.000     0.306    uart/transmitter/p_0_in__0[2]
    SLICE_X2Y106         FDRE                                         r  uart/transmitter/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/data_in_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart/transmitter/temp_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.307ns  (logic 0.128ns (41.645%)  route 0.179ns (58.355%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y112         FDRE                         0.000     0.000 r  uart/data_in_reg[1]/C
    SLICE_X4Y112         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  uart/data_in_reg[1]/Q
                         net (fo=1, routed)           0.179     0.307    uart/transmitter/Q[1]
    SLICE_X2Y111         FDRE                                         r  uart/transmitter/temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/data_in_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart/transmitter/temp_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.309ns  (logic 0.141ns (45.673%)  route 0.168ns (54.327%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y111         FDRE                         0.000     0.000 r  uart/data_in_reg[3]/C
    SLICE_X4Y111         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uart/data_in_reg[3]/Q
                         net (fo=1, routed)           0.168     0.309    uart/transmitter/Q[3]
    SLICE_X3Y111         FDRE                                         r  uart/transmitter/temp_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/data_in_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart/transmitter/temp_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.310ns  (logic 0.141ns (45.479%)  route 0.169ns (54.521%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y111         FDRE                         0.000     0.000 r  uart/data_in_reg[2]/C
    SLICE_X5Y111         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uart/data_in_reg[2]/Q
                         net (fo=1, routed)           0.169     0.310    uart/transmitter/Q[2]
    SLICE_X3Y111         FDRE                                         r  uart/transmitter/temp_reg[2]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            26 Endpoints
Min Delay            26 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga/vga_sync_unit/h_count_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/rgb_reg_reg[11]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        28.789ns  (logic 12.711ns (44.152%)  route 16.078ns (55.848%))
  Logic Levels:           24  (CARRY4=13 DSP48E1=2 LUT2=1 LUT3=1 LUT4=2 LUT5=3 LUT6=1 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.638     5.159    vga/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X0Y4           FDRE                                         r  vga/vga_sync_unit/h_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y4           FDRE (Prop_fdre_C_Q)         0.419     5.578 r  vga/vga_sync_unit/h_count_reg_reg[7]/Q
                         net (fo=58, routed)          2.627     8.205    vga/vga_sync_unit/x[7]
    SLICE_X12Y5          LUT5 (Prop_lut5_I1_O)        0.327     8.532 r  vga/vga_sync_unit/rgb_reg2__5_i_3/O
                         net (fo=3, routed)           2.023    10.555    vga/rgb_reg3[9]
    DSP48_X1Y0           DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[47])
                                                      4.260    14.815 r  vga/rgb_reg2__9/PCOUT[47]
                         net (fo=1, routed)           0.002    14.817    vga/rgb_reg2__9_n_106
    DSP48_X1Y1           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    16.335 r  vga/rgb_reg2__10/P[0]
                         net (fo=1, routed)           1.102    17.437    vga/vga_sync_unit/I14[17]
    SLICE_X41Y4          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.704    18.141 f  vga/vga_sync_unit/rgb_reg_reg[11]_i_134/O[2]
                         net (fo=21, routed)          1.935    20.076    vga/vga_sync_unit/rgb_reg1[18]
    SLICE_X33Y7          LUT3 (Prop_lut3_I1_O)        0.332    20.408 r  vga/vga_sync_unit/rgb_reg[10]_i_64/O
                         net (fo=4, routed)           1.526    21.935    vga/vga_sync_unit/rgb_reg[10]_i_64_n_0
    SLICE_X40Y4          LUT4 (Prop_lut4_I0_O)        0.327    22.262 r  vga/vga_sync_unit/rgb_reg[10]_i_201/O
                         net (fo=1, routed)           0.000    22.262    vga/vga_sync_unit/rgb_reg[10]_i_201_n_0
    SLICE_X40Y4          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    22.663 r  vga/vga_sync_unit/rgb_reg_reg[10]_i_136/CO[3]
                         net (fo=1, routed)           0.000    22.663    vga/vga_sync_unit/rgb_reg_reg[10]_i_136_n_0
    SLICE_X40Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.777 r  vga/vga_sync_unit/rgb_reg_reg[10]_i_93/CO[3]
                         net (fo=1, routed)           0.000    22.777    vga/vga_sync_unit/rgb_reg_reg[10]_i_93_n_0
    SLICE_X40Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.891 r  vga/vga_sync_unit/rgb_reg_reg[10]_i_44/CO[3]
                         net (fo=1, routed)           0.000    22.891    vga/vga_sync_unit/rgb_reg_reg[10]_i_44_n_0
    SLICE_X40Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.005 r  vga/vga_sync_unit/rgb_reg_reg[10]_i_27/CO[3]
                         net (fo=1, routed)           0.000    23.005    vga/vga_sync_unit/rgb_reg_reg[10]_i_27_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.119 r  vga/vga_sync_unit/rgb_reg_reg[11]_i_85/CO[3]
                         net (fo=1, routed)           0.000    23.119    vga/vga_sync_unit/rgb_reg_reg[11]_i_85_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.276 f  vga/vga_sync_unit/rgb_reg_reg[11]_i_80/CO[1]
                         net (fo=32, routed)          1.550    24.826    vga/vga_sync_unit/rgb_reg_reg[11]_i_80_n_2
    SLICE_X37Y7          LUT5 (Prop_lut5_I3_O)        0.354    25.180 r  vga/vga_sync_unit/rgb_reg[11]_i_343/O
                         net (fo=2, routed)           0.813    25.993    vga/vga_sync_unit/rgb_reg[11]_i_343_n_0
    SLICE_X36Y8          LUT6 (Prop_lut6_I0_O)        0.332    26.325 r  vga/vga_sync_unit/rgb_reg[11]_i_347/O
                         net (fo=1, routed)           0.000    26.325    vga/vga_sync_unit/rgb_reg[11]_i_347_n_0
    SLICE_X36Y8          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    26.965 r  vga/vga_sync_unit/rgb_reg_reg[11]_i_265/O[3]
                         net (fo=3, routed)           1.412    28.377    vga/vga_sync_unit/rgb_reg_reg[11]_i_265_n_4
    SLICE_X36Y14         LUT2 (Prop_lut2_I1_O)        0.306    28.683 r  vga/vga_sync_unit/rgb_reg[11]_i_266/O
                         net (fo=1, routed)           0.000    28.683    vga/vga_sync_unit/rgb_reg[11]_i_266_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    29.084 r  vga/vga_sync_unit/rgb_reg_reg[11]_i_135/CO[3]
                         net (fo=1, routed)           0.000    29.084    vga/vga_sync_unit/rgb_reg_reg[11]_i_135_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    29.418 r  vga/vga_sync_unit/rgb_reg_reg[11]_i_67/O[1]
                         net (fo=3, routed)           1.159    30.577    vga/vga_sync_unit/rgb_reg_reg[11]_i_67_n_6
    SLICE_X37Y11         LUT4 (Prop_lut4_I2_O)        0.303    30.880 r  vga/vga_sync_unit/rgb_reg[11]_i_132/O
                         net (fo=1, routed)           0.000    30.880    vga/vga_sync_unit/rgb_reg[11]_i_132_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.430 r  vga/vga_sync_unit/rgb_reg_reg[11]_i_57/CO[3]
                         net (fo=1, routed)           0.000    31.430    vga/vga_sync_unit/rgb_reg_reg[11]_i_57_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.544 r  vga/vga_sync_unit/rgb_reg_reg[11]_i_15/CO[3]
                         net (fo=1, routed)           0.000    31.544    vga/vga_sync_unit/rgb_reg_reg[11]_i_15_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.658 r  vga/vga_sync_unit/rgb_reg_reg[11]_i_5/CO[3]
                         net (fo=4, routed)           1.928    33.586    vga/vga_sync_unit/rgb_reg_reg[11]_i_5_n_0
    SLICE_X15Y12         LUT5 (Prop_lut5_I1_O)        0.124    33.710 r  vga/vga_sync_unit/rgb_reg[11]_i_2/O
                         net (fo=1, routed)           0.000    33.710    vga/vga_sync_unit/rgb_reg[11]_i_2_n_0
    SLICE_X15Y12         MUXF7 (Prop_muxf7_I0_O)      0.238    33.948 r  vga/vga_sync_unit/rgb_reg_reg[11]_i_1/O
                         net (fo=1, routed)           0.000    33.948    vga/vga_sync_unit_n_37
    SLICE_X15Y12         FDRE                                         r  vga/rgb_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/vga_sync_unit/h_count_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/rgb_reg_reg[9]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        28.741ns  (logic 12.711ns (44.227%)  route 16.030ns (55.773%))
  Logic Levels:           24  (CARRY4=13 DSP48E1=2 LUT2=1 LUT3=1 LUT4=2 LUT5=3 LUT6=1 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.638     5.159    vga/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X0Y4           FDRE                                         r  vga/vga_sync_unit/h_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y4           FDRE (Prop_fdre_C_Q)         0.419     5.578 r  vga/vga_sync_unit/h_count_reg_reg[7]/Q
                         net (fo=58, routed)          2.627     8.205    vga/vga_sync_unit/x[7]
    SLICE_X12Y5          LUT5 (Prop_lut5_I1_O)        0.327     8.532 r  vga/vga_sync_unit/rgb_reg2__5_i_3/O
                         net (fo=3, routed)           2.023    10.555    vga/rgb_reg3[9]
    DSP48_X1Y0           DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[47])
                                                      4.260    14.815 r  vga/rgb_reg2__9/PCOUT[47]
                         net (fo=1, routed)           0.002    14.817    vga/rgb_reg2__9_n_106
    DSP48_X1Y1           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    16.335 r  vga/rgb_reg2__10/P[0]
                         net (fo=1, routed)           1.102    17.437    vga/vga_sync_unit/I14[17]
    SLICE_X41Y4          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.704    18.141 f  vga/vga_sync_unit/rgb_reg_reg[11]_i_134/O[2]
                         net (fo=21, routed)          1.935    20.076    vga/vga_sync_unit/rgb_reg1[18]
    SLICE_X33Y7          LUT3 (Prop_lut3_I1_O)        0.332    20.408 r  vga/vga_sync_unit/rgb_reg[10]_i_64/O
                         net (fo=4, routed)           1.526    21.935    vga/vga_sync_unit/rgb_reg[10]_i_64_n_0
    SLICE_X40Y4          LUT4 (Prop_lut4_I0_O)        0.327    22.262 r  vga/vga_sync_unit/rgb_reg[10]_i_201/O
                         net (fo=1, routed)           0.000    22.262    vga/vga_sync_unit/rgb_reg[10]_i_201_n_0
    SLICE_X40Y4          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    22.663 r  vga/vga_sync_unit/rgb_reg_reg[10]_i_136/CO[3]
                         net (fo=1, routed)           0.000    22.663    vga/vga_sync_unit/rgb_reg_reg[10]_i_136_n_0
    SLICE_X40Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.777 r  vga/vga_sync_unit/rgb_reg_reg[10]_i_93/CO[3]
                         net (fo=1, routed)           0.000    22.777    vga/vga_sync_unit/rgb_reg_reg[10]_i_93_n_0
    SLICE_X40Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.891 r  vga/vga_sync_unit/rgb_reg_reg[10]_i_44/CO[3]
                         net (fo=1, routed)           0.000    22.891    vga/vga_sync_unit/rgb_reg_reg[10]_i_44_n_0
    SLICE_X40Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.005 r  vga/vga_sync_unit/rgb_reg_reg[10]_i_27/CO[3]
                         net (fo=1, routed)           0.000    23.005    vga/vga_sync_unit/rgb_reg_reg[10]_i_27_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.119 r  vga/vga_sync_unit/rgb_reg_reg[11]_i_85/CO[3]
                         net (fo=1, routed)           0.000    23.119    vga/vga_sync_unit/rgb_reg_reg[11]_i_85_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.276 f  vga/vga_sync_unit/rgb_reg_reg[11]_i_80/CO[1]
                         net (fo=32, routed)          1.550    24.826    vga/vga_sync_unit/rgb_reg_reg[11]_i_80_n_2
    SLICE_X37Y7          LUT5 (Prop_lut5_I3_O)        0.354    25.180 r  vga/vga_sync_unit/rgb_reg[11]_i_343/O
                         net (fo=2, routed)           0.813    25.993    vga/vga_sync_unit/rgb_reg[11]_i_343_n_0
    SLICE_X36Y8          LUT6 (Prop_lut6_I0_O)        0.332    26.325 r  vga/vga_sync_unit/rgb_reg[11]_i_347/O
                         net (fo=1, routed)           0.000    26.325    vga/vga_sync_unit/rgb_reg[11]_i_347_n_0
    SLICE_X36Y8          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    26.965 r  vga/vga_sync_unit/rgb_reg_reg[11]_i_265/O[3]
                         net (fo=3, routed)           1.412    28.377    vga/vga_sync_unit/rgb_reg_reg[11]_i_265_n_4
    SLICE_X36Y14         LUT2 (Prop_lut2_I1_O)        0.306    28.683 r  vga/vga_sync_unit/rgb_reg[11]_i_266/O
                         net (fo=1, routed)           0.000    28.683    vga/vga_sync_unit/rgb_reg[11]_i_266_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    29.084 r  vga/vga_sync_unit/rgb_reg_reg[11]_i_135/CO[3]
                         net (fo=1, routed)           0.000    29.084    vga/vga_sync_unit/rgb_reg_reg[11]_i_135_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    29.418 r  vga/vga_sync_unit/rgb_reg_reg[11]_i_67/O[1]
                         net (fo=3, routed)           1.159    30.577    vga/vga_sync_unit/rgb_reg_reg[11]_i_67_n_6
    SLICE_X37Y11         LUT4 (Prop_lut4_I2_O)        0.303    30.880 r  vga/vga_sync_unit/rgb_reg[11]_i_132/O
                         net (fo=1, routed)           0.000    30.880    vga/vga_sync_unit/rgb_reg[11]_i_132_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.430 r  vga/vga_sync_unit/rgb_reg_reg[11]_i_57/CO[3]
                         net (fo=1, routed)           0.000    31.430    vga/vga_sync_unit/rgb_reg_reg[11]_i_57_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.544 r  vga/vga_sync_unit/rgb_reg_reg[11]_i_15/CO[3]
                         net (fo=1, routed)           0.000    31.544    vga/vga_sync_unit/rgb_reg_reg[11]_i_15_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.658 r  vga/vga_sync_unit/rgb_reg_reg[11]_i_5/CO[3]
                         net (fo=4, routed)           1.880    33.538    vga/vga_sync_unit/rgb_reg_reg[11]_i_5_n_0
    SLICE_X13Y12         LUT5 (Prop_lut5_I1_O)        0.124    33.662 r  vga/vga_sync_unit/rgb_reg[9]_i_2/O
                         net (fo=1, routed)           0.000    33.662    vga/vga_sync_unit/rgb_reg[9]_i_2_n_0
    SLICE_X13Y12         MUXF7 (Prop_muxf7_I0_O)      0.238    33.900 r  vga/vga_sync_unit/rgb_reg_reg[9]_i_1/O
                         net (fo=1, routed)           0.000    33.900    vga/vga_sync_unit_n_39
    SLICE_X13Y12         FDRE                                         r  vga/rgb_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/vga_sync_unit/h_count_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/rgb_reg_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        28.557ns  (logic 12.949ns (45.344%)  route 15.608ns (54.656%))
  Logic Levels:           24  (CARRY4=11 DSP48E1=2 LUT2=1 LUT3=2 LUT4=2 LUT5=3 LUT6=2 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.639     5.160    vga/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X0Y0           FDRE                                         r  vga/vga_sync_unit/h_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y0           FDRE (Prop_fdre_C_Q)         0.456     5.616 r  vga/vga_sync_unit/h_count_reg_reg[1]/Q
                         net (fo=38, routed)          1.801     7.417    vga/vga_sync_unit/x[1]
    SLICE_X15Y2          LUT6 (Prop_lut6_I3_O)        0.124     7.541 f  vga/vga_sync_unit/rgb_reg2__5_i_12/O
                         net (fo=11, routed)          1.000     8.542    vga/vga_sync_unit/rgb_reg2__5_i_12_n_0
    SLICE_X12Y3          LUT5 (Prop_lut5_I3_O)        0.156     8.698 r  vga/vga_sync_unit/rgb_reg2__6_i_1/O
                         net (fo=10, routed)          1.296     9.993    vga/vga_sync_unit_n_58
    DSP48_X0Y2           DSP48E1 (Prop_dsp48e1_A[12]_PCOUT[47])
                                                      4.267    14.260 r  vga/rgb_reg2__7/PCOUT[47]
                         net (fo=1, routed)           0.002    14.262    vga/rgb_reg2__7_n_106
    DSP48_X0Y3           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    15.780 r  vga/rgb_reg2__8/P[0]
                         net (fo=1, routed)           0.695    16.475    vga/vga_sync_unit/I13[17]
    SLICE_X10Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657    17.132 r  vga/vga_sync_unit/rgb_reg_reg[7]_i_134/CO[3]
                         net (fo=1, routed)           0.000    17.132    vga/vga_sync_unit/rgb_reg_reg[7]_i_134_n_0
    SLICE_X10Y10         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    17.447 r  vga/vga_sync_unit/rgb_reg_reg[7]_i_66/O[3]
                         net (fo=21, routed)          2.577    20.024    vga/vga_sync_unit/rgb_reg_reg[7]_i_66_n_4
    SLICE_X7Y24          LUT3 (Prop_lut3_I2_O)        0.335    20.359 r  vga/vga_sync_unit/rgb_reg[6]_i_58/O
                         net (fo=4, routed)           1.205    21.565    vga/vga_sync_unit/rgb_reg[6]_i_58_n_0
    SLICE_X5Y15          LUT4 (Prop_lut4_I0_O)        0.326    21.891 r  vga/vga_sync_unit/rgb_reg[6]_i_62/O
                         net (fo=1, routed)           0.000    21.891    vga/vga_sync_unit/rgb_reg[6]_i_62_n_0
    SLICE_X5Y15          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.441 r  vga/vga_sync_unit/rgb_reg_reg[6]_i_24/CO[3]
                         net (fo=1, routed)           0.000    22.441    vga/vga_sync_unit/rgb_reg_reg[6]_i_24_n_0
    SLICE_X5Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.555 r  vga/vga_sync_unit/rgb_reg_reg[7]_i_81/CO[3]
                         net (fo=1, routed)           0.000    22.555    vga/vga_sync_unit/rgb_reg_reg[7]_i_81_n_0
    SLICE_X5Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.669 r  vga/vga_sync_unit/rgb_reg_reg[7]_i_90/CO[3]
                         net (fo=1, routed)           0.000    22.669    vga/vga_sync_unit/rgb_reg_reg[7]_i_90_n_0
    SLICE_X5Y18          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    22.908 r  vga/vga_sync_unit/rgb_reg_reg[7]_i_150/O[2]
                         net (fo=3, routed)           0.653    23.560    vga/vga_sync_unit/rgb_reg_reg[7]_i_150_n_5
    SLICE_X5Y19          LUT3 (Prop_lut3_I1_O)        0.302    23.862 r  vga/vga_sync_unit/rgb_reg[7]_i_352/O
                         net (fo=2, routed)           1.127    24.989    vga/vga_sync_unit/rgb_reg[7]_i_352_n_0
    SLICE_X5Y19          LUT5 (Prop_lut5_I4_O)        0.154    25.143 r  vga/vga_sync_unit/rgb_reg[7]_i_272/O
                         net (fo=2, routed)           0.900    26.043    vga/vga_sync_unit/rgb_reg[7]_i_272_n_0
    SLICE_X4Y19          LUT6 (Prop_lut6_I0_O)        0.327    26.370 r  vga/vga_sync_unit/rgb_reg[7]_i_276/O
                         net (fo=1, routed)           0.000    26.370    vga/vga_sync_unit/rgb_reg[7]_i_276_n_0
    SLICE_X4Y19          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.920 r  vga/vga_sync_unit/rgb_reg_reg[7]_i_136/CO[3]
                         net (fo=1, routed)           0.000    26.920    vga/vga_sync_unit/rgb_reg_reg[7]_i_136_n_0
    SLICE_X4Y20          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    27.159 r  vga/vga_sync_unit/rgb_reg_reg[7]_i_68/O[2]
                         net (fo=3, routed)           1.381    28.540    vga/vga_sync_unit/rgb_reg_reg[7]_i_68_n_5
    SLICE_X6Y24          LUT2 (Prop_lut2_I1_O)        0.302    28.842 r  vga/vga_sync_unit/rgb_reg[7]_i_70/O
                         net (fo=1, routed)           0.000    28.842    vga/vga_sync_unit/rgb_reg[7]_i_70_n_0
    SLICE_X6Y24          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    29.222 r  vga/vga_sync_unit/rgb_reg_reg[7]_i_25/CO[3]
                         net (fo=1, routed)           0.009    29.231    vga/vga_sync_unit/rgb_reg_reg[7]_i_25_n_0
    SLICE_X6Y25          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    29.554 r  vga/vga_sync_unit/rgb_reg_reg[7]_i_7/O[1]
                         net (fo=3, routed)           1.585    31.139    vga/vga_sync_unit/rgb_reg_reg[7]_i_7_n_6
    SLICE_X2Y17          LUT4 (Prop_lut4_I2_O)        0.306    31.445 r  vga/vga_sync_unit/rgb_reg[7]_i_22/O
                         net (fo=1, routed)           0.000    31.445    vga/vga_sync_unit/rgb_reg[7]_i_22_n_0
    SLICE_X2Y17          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    31.978 r  vga/vga_sync_unit/rgb_reg_reg[7]_i_5/CO[3]
                         net (fo=4, routed)           1.378    33.356    vga/vga_sync_unit/rgb_reg_reg[7]_i_5_n_0
    SLICE_X1Y14          LUT5 (Prop_lut5_I1_O)        0.124    33.480 r  vga/vga_sync_unit/rgb_reg[7]_i_2/O
                         net (fo=1, routed)           0.000    33.480    vga/vga_sync_unit/rgb_reg[7]_i_2_n_0
    SLICE_X1Y14          MUXF7 (Prop_muxf7_I0_O)      0.238    33.718 r  vga/vga_sync_unit/rgb_reg_reg[7]_i_1/O
                         net (fo=1, routed)           0.000    33.718    vga/vga_sync_unit_n_41
    SLICE_X1Y14          FDRE                                         r  vga/rgb_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/vga_sync_unit/h_count_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/rgb_reg_reg[10]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        28.558ns  (logic 12.685ns (44.419%)  route 15.873ns (55.581%))
  Logic Levels:           24  (CARRY4=13 DSP48E1=2 LUT2=1 LUT3=1 LUT4=2 LUT5=3 LUT6=1 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.638     5.159    vga/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X0Y4           FDRE                                         r  vga/vga_sync_unit/h_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y4           FDRE (Prop_fdre_C_Q)         0.419     5.578 r  vga/vga_sync_unit/h_count_reg_reg[7]/Q
                         net (fo=58, routed)          2.627     8.205    vga/vga_sync_unit/x[7]
    SLICE_X12Y5          LUT5 (Prop_lut5_I1_O)        0.327     8.532 r  vga/vga_sync_unit/rgb_reg2__5_i_3/O
                         net (fo=3, routed)           2.023    10.555    vga/rgb_reg3[9]
    DSP48_X1Y0           DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[47])
                                                      4.260    14.815 r  vga/rgb_reg2__9/PCOUT[47]
                         net (fo=1, routed)           0.002    14.817    vga/rgb_reg2__9_n_106
    DSP48_X1Y1           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    16.335 r  vga/rgb_reg2__10/P[0]
                         net (fo=1, routed)           1.102    17.437    vga/vga_sync_unit/I14[17]
    SLICE_X41Y4          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.704    18.141 f  vga/vga_sync_unit/rgb_reg_reg[11]_i_134/O[2]
                         net (fo=21, routed)          1.935    20.076    vga/vga_sync_unit/rgb_reg1[18]
    SLICE_X33Y7          LUT3 (Prop_lut3_I1_O)        0.332    20.408 r  vga/vga_sync_unit/rgb_reg[10]_i_64/O
                         net (fo=4, routed)           1.526    21.935    vga/vga_sync_unit/rgb_reg[10]_i_64_n_0
    SLICE_X40Y4          LUT4 (Prop_lut4_I0_O)        0.327    22.262 r  vga/vga_sync_unit/rgb_reg[10]_i_201/O
                         net (fo=1, routed)           0.000    22.262    vga/vga_sync_unit/rgb_reg[10]_i_201_n_0
    SLICE_X40Y4          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    22.663 r  vga/vga_sync_unit/rgb_reg_reg[10]_i_136/CO[3]
                         net (fo=1, routed)           0.000    22.663    vga/vga_sync_unit/rgb_reg_reg[10]_i_136_n_0
    SLICE_X40Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.777 r  vga/vga_sync_unit/rgb_reg_reg[10]_i_93/CO[3]
                         net (fo=1, routed)           0.000    22.777    vga/vga_sync_unit/rgb_reg_reg[10]_i_93_n_0
    SLICE_X40Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.891 r  vga/vga_sync_unit/rgb_reg_reg[10]_i_44/CO[3]
                         net (fo=1, routed)           0.000    22.891    vga/vga_sync_unit/rgb_reg_reg[10]_i_44_n_0
    SLICE_X40Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.005 r  vga/vga_sync_unit/rgb_reg_reg[10]_i_27/CO[3]
                         net (fo=1, routed)           0.000    23.005    vga/vga_sync_unit/rgb_reg_reg[10]_i_27_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.119 r  vga/vga_sync_unit/rgb_reg_reg[11]_i_85/CO[3]
                         net (fo=1, routed)           0.000    23.119    vga/vga_sync_unit/rgb_reg_reg[11]_i_85_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.276 f  vga/vga_sync_unit/rgb_reg_reg[11]_i_80/CO[1]
                         net (fo=32, routed)          1.550    24.826    vga/vga_sync_unit/rgb_reg_reg[11]_i_80_n_2
    SLICE_X37Y7          LUT5 (Prop_lut5_I3_O)        0.354    25.180 r  vga/vga_sync_unit/rgb_reg[11]_i_343/O
                         net (fo=2, routed)           0.813    25.993    vga/vga_sync_unit/rgb_reg[11]_i_343_n_0
    SLICE_X36Y8          LUT6 (Prop_lut6_I0_O)        0.332    26.325 r  vga/vga_sync_unit/rgb_reg[11]_i_347/O
                         net (fo=1, routed)           0.000    26.325    vga/vga_sync_unit/rgb_reg[11]_i_347_n_0
    SLICE_X36Y8          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    26.965 r  vga/vga_sync_unit/rgb_reg_reg[11]_i_265/O[3]
                         net (fo=3, routed)           1.412    28.377    vga/vga_sync_unit/rgb_reg_reg[11]_i_265_n_4
    SLICE_X36Y14         LUT2 (Prop_lut2_I1_O)        0.306    28.683 r  vga/vga_sync_unit/rgb_reg[11]_i_266/O
                         net (fo=1, routed)           0.000    28.683    vga/vga_sync_unit/rgb_reg[11]_i_266_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    29.084 r  vga/vga_sync_unit/rgb_reg_reg[11]_i_135/CO[3]
                         net (fo=1, routed)           0.000    29.084    vga/vga_sync_unit/rgb_reg_reg[11]_i_135_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    29.418 r  vga/vga_sync_unit/rgb_reg_reg[11]_i_67/O[1]
                         net (fo=3, routed)           1.159    30.577    vga/vga_sync_unit/rgb_reg_reg[11]_i_67_n_6
    SLICE_X37Y11         LUT4 (Prop_lut4_I2_O)        0.303    30.880 r  vga/vga_sync_unit/rgb_reg[11]_i_132/O
                         net (fo=1, routed)           0.000    30.880    vga/vga_sync_unit/rgb_reg[11]_i_132_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.430 r  vga/vga_sync_unit/rgb_reg_reg[11]_i_57/CO[3]
                         net (fo=1, routed)           0.000    31.430    vga/vga_sync_unit/rgb_reg_reg[11]_i_57_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.544 r  vga/vga_sync_unit/rgb_reg_reg[11]_i_15/CO[3]
                         net (fo=1, routed)           0.000    31.544    vga/vga_sync_unit/rgb_reg_reg[11]_i_15_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.658 r  vga/vga_sync_unit/rgb_reg_reg[11]_i_5/CO[3]
                         net (fo=4, routed)           1.723    33.381    vga/vga_sync_unit/rgb_reg_reg[11]_i_5_n_0
    SLICE_X15Y12         LUT5 (Prop_lut5_I1_O)        0.124    33.505 r  vga/vga_sync_unit/rgb_reg[10]_i_2/O
                         net (fo=1, routed)           0.000    33.505    vga/vga_sync_unit/rgb_reg[10]_i_2_n_0
    SLICE_X15Y12         MUXF7 (Prop_muxf7_I0_O)      0.212    33.717 r  vga/vga_sync_unit/rgb_reg_reg[10]_i_1/O
                         net (fo=1, routed)           0.000    33.717    vga/vga_sync_unit_n_38
    SLICE_X15Y12         FDRE                                         r  vga/rgb_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/vga_sync_unit/h_count_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/rgb_reg_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        28.340ns  (logic 12.923ns (45.600%)  route 15.417ns (54.400%))
  Logic Levels:           24  (CARRY4=11 DSP48E1=2 LUT2=1 LUT3=2 LUT4=2 LUT5=3 LUT6=2 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.639     5.160    vga/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X0Y0           FDRE                                         r  vga/vga_sync_unit/h_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y0           FDRE (Prop_fdre_C_Q)         0.456     5.616 r  vga/vga_sync_unit/h_count_reg_reg[1]/Q
                         net (fo=38, routed)          1.801     7.417    vga/vga_sync_unit/x[1]
    SLICE_X15Y2          LUT6 (Prop_lut6_I3_O)        0.124     7.541 f  vga/vga_sync_unit/rgb_reg2__5_i_12/O
                         net (fo=11, routed)          1.000     8.542    vga/vga_sync_unit/rgb_reg2__5_i_12_n_0
    SLICE_X12Y3          LUT5 (Prop_lut5_I3_O)        0.156     8.698 r  vga/vga_sync_unit/rgb_reg2__6_i_1/O
                         net (fo=10, routed)          1.296     9.993    vga/vga_sync_unit_n_58
    DSP48_X0Y2           DSP48E1 (Prop_dsp48e1_A[12]_PCOUT[47])
                                                      4.267    14.260 r  vga/rgb_reg2__7/PCOUT[47]
                         net (fo=1, routed)           0.002    14.262    vga/rgb_reg2__7_n_106
    DSP48_X0Y3           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    15.780 r  vga/rgb_reg2__8/P[0]
                         net (fo=1, routed)           0.695    16.475    vga/vga_sync_unit/I13[17]
    SLICE_X10Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657    17.132 r  vga/vga_sync_unit/rgb_reg_reg[7]_i_134/CO[3]
                         net (fo=1, routed)           0.000    17.132    vga/vga_sync_unit/rgb_reg_reg[7]_i_134_n_0
    SLICE_X10Y10         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    17.447 r  vga/vga_sync_unit/rgb_reg_reg[7]_i_66/O[3]
                         net (fo=21, routed)          2.577    20.024    vga/vga_sync_unit/rgb_reg_reg[7]_i_66_n_4
    SLICE_X7Y24          LUT3 (Prop_lut3_I2_O)        0.335    20.359 r  vga/vga_sync_unit/rgb_reg[6]_i_58/O
                         net (fo=4, routed)           1.205    21.565    vga/vga_sync_unit/rgb_reg[6]_i_58_n_0
    SLICE_X5Y15          LUT4 (Prop_lut4_I0_O)        0.326    21.891 r  vga/vga_sync_unit/rgb_reg[6]_i_62/O
                         net (fo=1, routed)           0.000    21.891    vga/vga_sync_unit/rgb_reg[6]_i_62_n_0
    SLICE_X5Y15          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.441 r  vga/vga_sync_unit/rgb_reg_reg[6]_i_24/CO[3]
                         net (fo=1, routed)           0.000    22.441    vga/vga_sync_unit/rgb_reg_reg[6]_i_24_n_0
    SLICE_X5Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.555 r  vga/vga_sync_unit/rgb_reg_reg[7]_i_81/CO[3]
                         net (fo=1, routed)           0.000    22.555    vga/vga_sync_unit/rgb_reg_reg[7]_i_81_n_0
    SLICE_X5Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.669 r  vga/vga_sync_unit/rgb_reg_reg[7]_i_90/CO[3]
                         net (fo=1, routed)           0.000    22.669    vga/vga_sync_unit/rgb_reg_reg[7]_i_90_n_0
    SLICE_X5Y18          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    22.908 r  vga/vga_sync_unit/rgb_reg_reg[7]_i_150/O[2]
                         net (fo=3, routed)           0.653    23.560    vga/vga_sync_unit/rgb_reg_reg[7]_i_150_n_5
    SLICE_X5Y19          LUT3 (Prop_lut3_I1_O)        0.302    23.862 r  vga/vga_sync_unit/rgb_reg[7]_i_352/O
                         net (fo=2, routed)           1.127    24.989    vga/vga_sync_unit/rgb_reg[7]_i_352_n_0
    SLICE_X5Y19          LUT5 (Prop_lut5_I4_O)        0.154    25.143 r  vga/vga_sync_unit/rgb_reg[7]_i_272/O
                         net (fo=2, routed)           0.900    26.043    vga/vga_sync_unit/rgb_reg[7]_i_272_n_0
    SLICE_X4Y19          LUT6 (Prop_lut6_I0_O)        0.327    26.370 r  vga/vga_sync_unit/rgb_reg[7]_i_276/O
                         net (fo=1, routed)           0.000    26.370    vga/vga_sync_unit/rgb_reg[7]_i_276_n_0
    SLICE_X4Y19          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.920 r  vga/vga_sync_unit/rgb_reg_reg[7]_i_136/CO[3]
                         net (fo=1, routed)           0.000    26.920    vga/vga_sync_unit/rgb_reg_reg[7]_i_136_n_0
    SLICE_X4Y20          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    27.159 r  vga/vga_sync_unit/rgb_reg_reg[7]_i_68/O[2]
                         net (fo=3, routed)           1.381    28.540    vga/vga_sync_unit/rgb_reg_reg[7]_i_68_n_5
    SLICE_X6Y24          LUT2 (Prop_lut2_I1_O)        0.302    28.842 r  vga/vga_sync_unit/rgb_reg[7]_i_70/O
                         net (fo=1, routed)           0.000    28.842    vga/vga_sync_unit/rgb_reg[7]_i_70_n_0
    SLICE_X6Y24          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    29.222 r  vga/vga_sync_unit/rgb_reg_reg[7]_i_25/CO[3]
                         net (fo=1, routed)           0.009    29.231    vga/vga_sync_unit/rgb_reg_reg[7]_i_25_n_0
    SLICE_X6Y25          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    29.554 r  vga/vga_sync_unit/rgb_reg_reg[7]_i_7/O[1]
                         net (fo=3, routed)           1.585    31.139    vga/vga_sync_unit/rgb_reg_reg[7]_i_7_n_6
    SLICE_X2Y17          LUT4 (Prop_lut4_I2_O)        0.306    31.445 r  vga/vga_sync_unit/rgb_reg[7]_i_22/O
                         net (fo=1, routed)           0.000    31.445    vga/vga_sync_unit/rgb_reg[7]_i_22_n_0
    SLICE_X2Y17          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    31.978 r  vga/vga_sync_unit/rgb_reg_reg[7]_i_5/CO[3]
                         net (fo=4, routed)           1.186    33.164    vga/vga_sync_unit/rgb_reg_reg[7]_i_5_n_0
    SLICE_X1Y14          LUT5 (Prop_lut5_I1_O)        0.124    33.288 r  vga/vga_sync_unit/rgb_reg[6]_i_2/O
                         net (fo=1, routed)           0.000    33.288    vga/vga_sync_unit/rgb_reg[6]_i_2_n_0
    SLICE_X1Y14          MUXF7 (Prop_muxf7_I0_O)      0.212    33.500 r  vga/vga_sync_unit/rgb_reg_reg[6]_i_1/O
                         net (fo=1, routed)           0.000    33.500    vga/vga_sync_unit_n_42
    SLICE_X1Y14          FDRE                                         r  vga/rgb_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/vga_sync_unit/h_count_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/rgb_reg_reg[8]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        28.309ns  (logic 12.685ns (44.810%)  route 15.624ns (55.190%))
  Logic Levels:           24  (CARRY4=13 DSP48E1=2 LUT2=1 LUT3=1 LUT4=2 LUT5=3 LUT6=1 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.638     5.159    vga/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X0Y4           FDRE                                         r  vga/vga_sync_unit/h_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y4           FDRE (Prop_fdre_C_Q)         0.419     5.578 r  vga/vga_sync_unit/h_count_reg_reg[7]/Q
                         net (fo=58, routed)          2.627     8.205    vga/vga_sync_unit/x[7]
    SLICE_X12Y5          LUT5 (Prop_lut5_I1_O)        0.327     8.532 r  vga/vga_sync_unit/rgb_reg2__5_i_3/O
                         net (fo=3, routed)           2.023    10.555    vga/rgb_reg3[9]
    DSP48_X1Y0           DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[47])
                                                      4.260    14.815 r  vga/rgb_reg2__9/PCOUT[47]
                         net (fo=1, routed)           0.002    14.817    vga/rgb_reg2__9_n_106
    DSP48_X1Y1           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    16.335 r  vga/rgb_reg2__10/P[0]
                         net (fo=1, routed)           1.102    17.437    vga/vga_sync_unit/I14[17]
    SLICE_X41Y4          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.704    18.141 f  vga/vga_sync_unit/rgb_reg_reg[11]_i_134/O[2]
                         net (fo=21, routed)          1.935    20.076    vga/vga_sync_unit/rgb_reg1[18]
    SLICE_X33Y7          LUT3 (Prop_lut3_I1_O)        0.332    20.408 r  vga/vga_sync_unit/rgb_reg[10]_i_64/O
                         net (fo=4, routed)           1.526    21.935    vga/vga_sync_unit/rgb_reg[10]_i_64_n_0
    SLICE_X40Y4          LUT4 (Prop_lut4_I0_O)        0.327    22.262 r  vga/vga_sync_unit/rgb_reg[10]_i_201/O
                         net (fo=1, routed)           0.000    22.262    vga/vga_sync_unit/rgb_reg[10]_i_201_n_0
    SLICE_X40Y4          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    22.663 r  vga/vga_sync_unit/rgb_reg_reg[10]_i_136/CO[3]
                         net (fo=1, routed)           0.000    22.663    vga/vga_sync_unit/rgb_reg_reg[10]_i_136_n_0
    SLICE_X40Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.777 r  vga/vga_sync_unit/rgb_reg_reg[10]_i_93/CO[3]
                         net (fo=1, routed)           0.000    22.777    vga/vga_sync_unit/rgb_reg_reg[10]_i_93_n_0
    SLICE_X40Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.891 r  vga/vga_sync_unit/rgb_reg_reg[10]_i_44/CO[3]
                         net (fo=1, routed)           0.000    22.891    vga/vga_sync_unit/rgb_reg_reg[10]_i_44_n_0
    SLICE_X40Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.005 r  vga/vga_sync_unit/rgb_reg_reg[10]_i_27/CO[3]
                         net (fo=1, routed)           0.000    23.005    vga/vga_sync_unit/rgb_reg_reg[10]_i_27_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.119 r  vga/vga_sync_unit/rgb_reg_reg[11]_i_85/CO[3]
                         net (fo=1, routed)           0.000    23.119    vga/vga_sync_unit/rgb_reg_reg[11]_i_85_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.276 f  vga/vga_sync_unit/rgb_reg_reg[11]_i_80/CO[1]
                         net (fo=32, routed)          1.550    24.826    vga/vga_sync_unit/rgb_reg_reg[11]_i_80_n_2
    SLICE_X37Y7          LUT5 (Prop_lut5_I3_O)        0.354    25.180 r  vga/vga_sync_unit/rgb_reg[11]_i_343/O
                         net (fo=2, routed)           0.813    25.993    vga/vga_sync_unit/rgb_reg[11]_i_343_n_0
    SLICE_X36Y8          LUT6 (Prop_lut6_I0_O)        0.332    26.325 r  vga/vga_sync_unit/rgb_reg[11]_i_347/O
                         net (fo=1, routed)           0.000    26.325    vga/vga_sync_unit/rgb_reg[11]_i_347_n_0
    SLICE_X36Y8          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    26.965 r  vga/vga_sync_unit/rgb_reg_reg[11]_i_265/O[3]
                         net (fo=3, routed)           1.412    28.377    vga/vga_sync_unit/rgb_reg_reg[11]_i_265_n_4
    SLICE_X36Y14         LUT2 (Prop_lut2_I1_O)        0.306    28.683 r  vga/vga_sync_unit/rgb_reg[11]_i_266/O
                         net (fo=1, routed)           0.000    28.683    vga/vga_sync_unit/rgb_reg[11]_i_266_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    29.084 r  vga/vga_sync_unit/rgb_reg_reg[11]_i_135/CO[3]
                         net (fo=1, routed)           0.000    29.084    vga/vga_sync_unit/rgb_reg_reg[11]_i_135_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    29.418 r  vga/vga_sync_unit/rgb_reg_reg[11]_i_67/O[1]
                         net (fo=3, routed)           1.159    30.577    vga/vga_sync_unit/rgb_reg_reg[11]_i_67_n_6
    SLICE_X37Y11         LUT4 (Prop_lut4_I2_O)        0.303    30.880 r  vga/vga_sync_unit/rgb_reg[11]_i_132/O
                         net (fo=1, routed)           0.000    30.880    vga/vga_sync_unit/rgb_reg[11]_i_132_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.430 r  vga/vga_sync_unit/rgb_reg_reg[11]_i_57/CO[3]
                         net (fo=1, routed)           0.000    31.430    vga/vga_sync_unit/rgb_reg_reg[11]_i_57_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.544 r  vga/vga_sync_unit/rgb_reg_reg[11]_i_15/CO[3]
                         net (fo=1, routed)           0.000    31.544    vga/vga_sync_unit/rgb_reg_reg[11]_i_15_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.658 r  vga/vga_sync_unit/rgb_reg_reg[11]_i_5/CO[3]
                         net (fo=4, routed)           1.474    33.132    vga/vga_sync_unit/rgb_reg_reg[11]_i_5_n_0
    SLICE_X13Y12         LUT5 (Prop_lut5_I1_O)        0.124    33.256 r  vga/vga_sync_unit/rgb_reg[8]_i_2/O
                         net (fo=1, routed)           0.000    33.256    vga/vga_sync_unit/rgb_reg[8]_i_2_n_0
    SLICE_X13Y12         MUXF7 (Prop_muxf7_I0_O)      0.212    33.468 r  vga/vga_sync_unit/rgb_reg_reg[8]_i_1/O
                         net (fo=1, routed)           0.000    33.468    vga/vga_sync_unit_n_40
    SLICE_X13Y12         FDRE                                         r  vga/rgb_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/vga_sync_unit/v_count_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/rgb_reg_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        28.310ns  (logic 12.994ns (45.899%)  route 15.316ns (54.101%))
  Logic Levels:           26  (CARRY4=14 DSP48E1=2 LUT2=1 LUT3=2 LUT4=1 LUT5=3 LUT6=2 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.630     5.151    vga/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X1Y16          FDRE                                         r  vga/vga_sync_unit/v_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y16          FDRE (Prop_fdre_C_Q)         0.419     5.570 r  vga/vga_sync_unit/v_count_reg_reg[0]/Q
                         net (fo=41, routed)          2.780     8.350    vga/vga_sync_unit/v_count_reg_reg[0]_0[0]
    SLICE_X12Y22         LUT6 (Prop_lut6_I1_O)        0.297     8.647 f  vga/vga_sync_unit/rgb_reg2_i_12/O
                         net (fo=11, routed)          0.726     9.373    vga/vga_sync_unit/rgb_reg2_i_12_n_0
    SLICE_X12Y22         LUT5 (Prop_lut5_I4_O)        0.124     9.497 r  vga/vga_sync_unit/rgb_reg2_i_1/O
                         net (fo=10, routed)          1.724    11.222    vga/vga_sync_unit_n_2
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036    15.258 r  vga/rgb_reg2__1/PCOUT[47]
                         net (fo=1, routed)           0.002    15.260    vga/rgb_reg2__1_n_106
    DSP48_X0Y11          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    16.778 r  vga/rgb_reg2__2/P[3]
                         net (fo=1, routed)           0.825    17.602    vga/vga_sync_unit/I9[20]
    SLICE_X11Y29         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    18.258 r  vga/vga_sync_unit/rgb_reg_reg[7]_i_96/CO[3]
                         net (fo=1, routed)           0.000    18.258    vga/vga_sync_unit/rgb_reg_reg[7]_i_96_n_0
    SLICE_X11Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.372 r  vga/vga_sync_unit/rgb_reg_reg[7]_i_50/CO[3]
                         net (fo=1, routed)           0.000    18.372    vga/vga_sync_unit/rgb_reg_reg[7]_i_50_n_0
    SLICE_X11Y31         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    18.611 r  vga/vga_sync_unit/rgb_reg_reg[7]_i_11/O[2]
                         net (fo=18, routed)          1.776    20.387    vga/vga_sync_unit/rgb_reg_reg[7]_i_11_n_5
    SLICE_X10Y34         LUT3 (Prop_lut3_I0_O)        0.295    20.682 r  vga/vga_sync_unit/rgb_reg[7]_i_223/O
                         net (fo=1, routed)           0.629    21.311    vga/vga_sync_unit/rgb_reg[7]_i_223_n_0
    SLICE_X10Y30         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.603    21.914 r  vga/vga_sync_unit/rgb_reg_reg[7]_i_100/CO[3]
                         net (fo=1, routed)           0.000    21.914    vga/vga_sync_unit/rgb_reg_reg[7]_i_100_n_0
    SLICE_X10Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.031 r  vga/vga_sync_unit/rgb_reg_reg[7]_i_94/CO[3]
                         net (fo=1, routed)           0.000    22.031    vga/vga_sync_unit/rgb_reg_reg[7]_i_94_n_0
    SLICE_X10Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.148 r  vga/vga_sync_unit/rgb_reg_reg[7]_i_405/CO[3]
                         net (fo=1, routed)           0.000    22.148    vga/vga_sync_unit/rgb_reg_reg[7]_i_405_n_0
    SLICE_X10Y33         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    22.367 r  vga/vga_sync_unit/rgb_reg_reg[7]_i_403/O[0]
                         net (fo=4, routed)           1.078    23.445    vga/vga_sync_unit/rgb_reg_reg[7]_i_403_n_7
    SLICE_X10Y34         LUT3 (Prop_lut3_I1_O)        0.295    23.740 r  vga/vga_sync_unit/rgb_reg[7]_i_406/O
                         net (fo=2, routed)           0.970    24.710    vga/vga_sync_unit/rgb_reg[7]_i_406_n_0
    SLICE_X11Y32         LUT5 (Prop_lut5_I4_O)        0.152    24.862 r  vga/vga_sync_unit/rgb_reg[7]_i_319/O
                         net (fo=2, routed)           0.990    25.852    vga/vga_sync_unit/rgb_reg[7]_i_319_n_0
    SLICE_X8Y32          LUT6 (Prop_lut6_I0_O)        0.332    26.184 r  vga/vga_sync_unit/rgb_reg[7]_i_323/O
                         net (fo=1, routed)           0.000    26.184    vga/vga_sync_unit/rgb_reg[7]_i_323_n_0
    SLICE_X8Y32          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    26.717 r  vga/vga_sync_unit/rgb_reg_reg[7]_i_241/CO[3]
                         net (fo=1, routed)           0.000    26.717    vga/vga_sync_unit/rgb_reg_reg[7]_i_241_n_0
    SLICE_X8Y33          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    27.040 r  vga/vga_sync_unit/rgb_reg_reg[7]_i_114/O[1]
                         net (fo=3, routed)           0.813    27.853    vga/vga_sync_unit/rgb_reg_reg[7]_i_114_n_6
    SLICE_X9Y34          LUT2 (Prop_lut2_I1_O)        0.306    28.159 r  vga/vga_sync_unit/rgb_reg[7]_i_313/O
                         net (fo=1, routed)           0.000    28.159    vga/vga_sync_unit/rgb_reg[7]_i_313_n_0
    SLICE_X9Y34          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    28.560 r  vga/vga_sync_unit/rgb_reg_reg[7]_i_240/CO[3]
                         net (fo=1, routed)           0.000    28.560    vga/vga_sync_unit/rgb_reg_reg[7]_i_240_n_0
    SLICE_X9Y35          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.782 r  vga/vga_sync_unit/rgb_reg_reg[7]_i_113/O[0]
                         net (fo=3, routed)           1.346    30.127    vga/vga_sync_unit/rgb_reg_reg[7]_i_113_n_7
    SLICE_X9Y28          LUT4 (Prop_lut4_I1_O)        0.299    30.426 r  vga/vga_sync_unit/rgb_reg[7]_i_239/O
                         net (fo=1, routed)           0.000    30.426    vga/vga_sync_unit/rgb_reg[7]_i_239_n_0
    SLICE_X9Y28          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    30.958 r  vga/vga_sync_unit/rgb_reg_reg[7]_i_104/CO[3]
                         net (fo=1, routed)           0.000    30.958    vga/vga_sync_unit/rgb_reg_reg[7]_i_104_n_0
    SLICE_X9Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.072 r  vga/vga_sync_unit/rgb_reg_reg[7]_i_45/CO[3]
                         net (fo=1, routed)           0.000    31.072    vga/vga_sync_unit/rgb_reg_reg[7]_i_45_n_0
    SLICE_X9Y30          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.229 r  vga/vga_sync_unit/rgb_reg_reg[7]_i_10/CO[1]
                         net (fo=4, routed)           1.658    32.887    vga/vga_sync_unit/rgb_reg_reg[7]_i_10_n_2
    SLICE_X0Y15          LUT5 (Prop_lut5_I1_O)        0.329    33.216 r  vga/vga_sync_unit/rgb_reg[5]_i_3/O
                         net (fo=1, routed)           0.000    33.216    vga/vga_sync_unit/rgb_reg[5]_i_3_n_0
    SLICE_X0Y15          MUXF7 (Prop_muxf7_I1_O)      0.245    33.461 r  vga/vga_sync_unit/rgb_reg_reg[5]_i_1/O
                         net (fo=1, routed)           0.000    33.461    vga/vga_sync_unit_n_43
    SLICE_X0Y15          FDRE                                         r  vga/rgb_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/vga_sync_unit/v_count_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/rgb_reg_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        28.289ns  (logic 12.966ns (45.834%)  route 15.323ns (54.166%))
  Logic Levels:           26  (CARRY4=14 DSP48E1=2 LUT2=1 LUT3=2 LUT4=1 LUT5=3 LUT6=2 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.630     5.151    vga/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X1Y16          FDRE                                         r  vga/vga_sync_unit/v_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y16          FDRE (Prop_fdre_C_Q)         0.419     5.570 r  vga/vga_sync_unit/v_count_reg_reg[0]/Q
                         net (fo=41, routed)          2.780     8.350    vga/vga_sync_unit/v_count_reg_reg[0]_0[0]
    SLICE_X12Y22         LUT6 (Prop_lut6_I1_O)        0.297     8.647 f  vga/vga_sync_unit/rgb_reg2_i_12/O
                         net (fo=11, routed)          0.726     9.373    vga/vga_sync_unit/rgb_reg2_i_12_n_0
    SLICE_X12Y22         LUT5 (Prop_lut5_I4_O)        0.124     9.497 r  vga/vga_sync_unit/rgb_reg2_i_1/O
                         net (fo=10, routed)          1.724    11.222    vga/vga_sync_unit_n_2
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036    15.258 r  vga/rgb_reg2__1/PCOUT[47]
                         net (fo=1, routed)           0.002    15.260    vga/rgb_reg2__1_n_106
    DSP48_X0Y11          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    16.778 r  vga/rgb_reg2__2/P[3]
                         net (fo=1, routed)           0.825    17.602    vga/vga_sync_unit/I9[20]
    SLICE_X11Y29         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    18.258 r  vga/vga_sync_unit/rgb_reg_reg[7]_i_96/CO[3]
                         net (fo=1, routed)           0.000    18.258    vga/vga_sync_unit/rgb_reg_reg[7]_i_96_n_0
    SLICE_X11Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.372 r  vga/vga_sync_unit/rgb_reg_reg[7]_i_50/CO[3]
                         net (fo=1, routed)           0.000    18.372    vga/vga_sync_unit/rgb_reg_reg[7]_i_50_n_0
    SLICE_X11Y31         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    18.611 r  vga/vga_sync_unit/rgb_reg_reg[7]_i_11/O[2]
                         net (fo=18, routed)          1.776    20.387    vga/vga_sync_unit/rgb_reg_reg[7]_i_11_n_5
    SLICE_X10Y34         LUT3 (Prop_lut3_I0_O)        0.295    20.682 r  vga/vga_sync_unit/rgb_reg[7]_i_223/O
                         net (fo=1, routed)           0.629    21.311    vga/vga_sync_unit/rgb_reg[7]_i_223_n_0
    SLICE_X10Y30         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.603    21.914 r  vga/vga_sync_unit/rgb_reg_reg[7]_i_100/CO[3]
                         net (fo=1, routed)           0.000    21.914    vga/vga_sync_unit/rgb_reg_reg[7]_i_100_n_0
    SLICE_X10Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.031 r  vga/vga_sync_unit/rgb_reg_reg[7]_i_94/CO[3]
                         net (fo=1, routed)           0.000    22.031    vga/vga_sync_unit/rgb_reg_reg[7]_i_94_n_0
    SLICE_X10Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.148 r  vga/vga_sync_unit/rgb_reg_reg[7]_i_405/CO[3]
                         net (fo=1, routed)           0.000    22.148    vga/vga_sync_unit/rgb_reg_reg[7]_i_405_n_0
    SLICE_X10Y33         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    22.367 r  vga/vga_sync_unit/rgb_reg_reg[7]_i_403/O[0]
                         net (fo=4, routed)           1.078    23.445    vga/vga_sync_unit/rgb_reg_reg[7]_i_403_n_7
    SLICE_X10Y34         LUT3 (Prop_lut3_I1_O)        0.295    23.740 r  vga/vga_sync_unit/rgb_reg[7]_i_406/O
                         net (fo=2, routed)           0.970    24.710    vga/vga_sync_unit/rgb_reg[7]_i_406_n_0
    SLICE_X11Y32         LUT5 (Prop_lut5_I4_O)        0.152    24.862 r  vga/vga_sync_unit/rgb_reg[7]_i_319/O
                         net (fo=2, routed)           0.990    25.852    vga/vga_sync_unit/rgb_reg[7]_i_319_n_0
    SLICE_X8Y32          LUT6 (Prop_lut6_I0_O)        0.332    26.184 r  vga/vga_sync_unit/rgb_reg[7]_i_323/O
                         net (fo=1, routed)           0.000    26.184    vga/vga_sync_unit/rgb_reg[7]_i_323_n_0
    SLICE_X8Y32          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    26.717 r  vga/vga_sync_unit/rgb_reg_reg[7]_i_241/CO[3]
                         net (fo=1, routed)           0.000    26.717    vga/vga_sync_unit/rgb_reg_reg[7]_i_241_n_0
    SLICE_X8Y33          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    27.040 r  vga/vga_sync_unit/rgb_reg_reg[7]_i_114/O[1]
                         net (fo=3, routed)           0.813    27.853    vga/vga_sync_unit/rgb_reg_reg[7]_i_114_n_6
    SLICE_X9Y34          LUT2 (Prop_lut2_I1_O)        0.306    28.159 r  vga/vga_sync_unit/rgb_reg[7]_i_313/O
                         net (fo=1, routed)           0.000    28.159    vga/vga_sync_unit/rgb_reg[7]_i_313_n_0
    SLICE_X9Y34          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    28.560 r  vga/vga_sync_unit/rgb_reg_reg[7]_i_240/CO[3]
                         net (fo=1, routed)           0.000    28.560    vga/vga_sync_unit/rgb_reg_reg[7]_i_240_n_0
    SLICE_X9Y35          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.782 r  vga/vga_sync_unit/rgb_reg_reg[7]_i_113/O[0]
                         net (fo=3, routed)           1.346    30.127    vga/vga_sync_unit/rgb_reg_reg[7]_i_113_n_7
    SLICE_X9Y28          LUT4 (Prop_lut4_I1_O)        0.299    30.426 r  vga/vga_sync_unit/rgb_reg[7]_i_239/O
                         net (fo=1, routed)           0.000    30.426    vga/vga_sync_unit/rgb_reg[7]_i_239_n_0
    SLICE_X9Y28          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    30.958 r  vga/vga_sync_unit/rgb_reg_reg[7]_i_104/CO[3]
                         net (fo=1, routed)           0.000    30.958    vga/vga_sync_unit/rgb_reg_reg[7]_i_104_n_0
    SLICE_X9Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.072 r  vga/vga_sync_unit/rgb_reg_reg[7]_i_45/CO[3]
                         net (fo=1, routed)           0.000    31.072    vga/vga_sync_unit/rgb_reg_reg[7]_i_45_n_0
    SLICE_X9Y30          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.229 r  vga/vga_sync_unit/rgb_reg_reg[7]_i_10/CO[1]
                         net (fo=4, routed)           1.665    32.894    vga/vga_sync_unit/rgb_reg_reg[7]_i_10_n_2
    SLICE_X0Y15          LUT5 (Prop_lut5_I1_O)        0.329    33.223 r  vga/vga_sync_unit/rgb_reg[4]_i_3/O
                         net (fo=1, routed)           0.000    33.223    vga/vga_sync_unit/rgb_reg[4]_i_3_n_0
    SLICE_X0Y15          MUXF7 (Prop_muxf7_I1_O)      0.217    33.440 r  vga/vga_sync_unit/rgb_reg_reg[4]_i_1/O
                         net (fo=1, routed)           0.000    33.440    vga/vga_sync_unit_n_44
    SLICE_X0Y15          FDRE                                         r  vga/rgb_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/vga_sync_unit/h_count_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/rgb_reg_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        28.125ns  (logic 12.963ns (46.091%)  route 15.162ns (53.909%))
  Logic Levels:           22  (CARRY4=10 DSP48E1=2 LUT2=1 LUT3=2 LUT4=2 LUT5=3 LUT6=1 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.638     5.159    vga/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X0Y4           FDRE                                         r  vga/vga_sync_unit/h_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y4           FDRE (Prop_fdre_C_Q)         0.419     5.578 r  vga/vga_sync_unit/h_count_reg_reg[7]/Q
                         net (fo=58, routed)          2.627     8.205    vga/vga_sync_unit/x[7]
    SLICE_X12Y5          LUT5 (Prop_lut5_I1_O)        0.327     8.532 r  vga/vga_sync_unit/rgb_reg2__5_i_3/O
                         net (fo=3, routed)           0.935     9.466    vga/rgb_reg3[9]
    DSP48_X0Y0           DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[47])
                                                      4.260    13.726 r  vga/rgb_reg2__5/PCOUT[47]
                         net (fo=1, routed)           0.002    13.728    vga/rgb_reg2__5_n_106
    DSP48_X0Y1           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    15.246 r  vga/rgb_reg2__6/P[3]
                         net (fo=1, routed)           0.839    16.086    vga/vga_sync_unit/I12[20]
    SLICE_X11Y5          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    16.742 r  vga/vga_sync_unit/rgb_reg_reg[3]_i_66/CO[3]
                         net (fo=1, routed)           0.000    16.742    vga/vga_sync_unit/rgb_reg_reg[3]_i_66_n_0
    SLICE_X11Y6          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    17.055 r  vga/vga_sync_unit/rgb_reg_reg[3]_i_24/O[3]
                         net (fo=27, routed)          1.956    19.010    vga/vga_sync_unit/rgb_reg_reg[3]_i_24_n_4
    SLICE_X5Y6           LUT3 (Prop_lut3_I2_O)        0.334    19.344 r  vga/vga_sync_unit/rgb_reg[3]_i_164/O
                         net (fo=4, routed)           1.111    20.455    vga/vga_sync_unit/rgb_reg[3]_i_164_n_0
    SLICE_X4Y6           LUT4 (Prop_lut4_I0_O)        0.326    20.781 r  vga/vga_sync_unit/rgb_reg[3]_i_168/O
                         net (fo=1, routed)           0.000    20.781    vga/vga_sync_unit/rgb_reg[3]_i_168_n_0
    SLICE_X4Y6           CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    21.361 r  vga/vga_sync_unit/rgb_reg_reg[3]_i_83/O[2]
                         net (fo=3, routed)           1.111    22.472    vga/vga_sync_unit/rgb_reg_reg[3]_i_83_n_5
    SLICE_X11Y8          LUT3 (Prop_lut3_I1_O)        0.302    22.774 r  vga/vga_sync_unit/rgb_reg[3]_i_87/O
                         net (fo=2, routed)           1.356    24.130    vga/vga_sync_unit/rgb_reg[3]_i_87_n_0
    SLICE_X0Y7           LUT5 (Prop_lut5_I1_O)        0.150    24.280 r  vga/vga_sync_unit/rgb_reg[3]_i_31/O
                         net (fo=2, routed)           0.956    25.236    vga/vga_sync_unit/rgb_reg[3]_i_31_n_0
    SLICE_X7Y7           LUT6 (Prop_lut6_I0_O)        0.326    25.562 r  vga/vga_sync_unit/rgb_reg[3]_i_35/O
                         net (fo=1, routed)           0.000    25.562    vga/vga_sync_unit/rgb_reg[3]_i_35_n_0
    SLICE_X7Y7           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.112 r  vga/vga_sync_unit/rgb_reg_reg[3]_i_8/CO[3]
                         net (fo=1, routed)           0.000    26.112    vga/vga_sync_unit/rgb_reg_reg[3]_i_8_n_0
    SLICE_X7Y8           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    26.446 r  vga/vga_sync_unit/rgb_reg_reg[3]_i_265/O[1]
                         net (fo=3, routed)           1.167    27.613    vga/vga_sync_unit/rgb_reg_reg[3]_i_265_n_6
    SLICE_X2Y7           LUT2 (Prop_lut2_I1_O)        0.303    27.916 r  vga/vga_sync_unit/rgb_reg[3]_i_268/O
                         net (fo=1, routed)           0.000    27.916    vga/vga_sync_unit/rgb_reg[3]_i_268_n_0
    SLICE_X2Y7           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.449 r  vga/vga_sync_unit/rgb_reg_reg[3]_i_135/CO[3]
                         net (fo=1, routed)           0.000    28.449    vga/vga_sync_unit/rgb_reg_reg[3]_i_135_n_0
    SLICE_X2Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.566 r  vga/vga_sync_unit/rgb_reg_reg[3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    28.566    vga/vga_sync_unit/rgb_reg_reg[3]_i_67_n_0
    SLICE_X2Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.683 r  vga/vga_sync_unit/rgb_reg_reg[3]_i_25/CO[3]
                         net (fo=1, routed)           0.000    28.683    vga/vga_sync_unit/rgb_reg_reg[3]_i_25_n_0
    SLICE_X2Y10          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    29.006 r  vga/vga_sync_unit/rgb_reg_reg[3]_i_7/O[1]
                         net (fo=3, routed)           1.083    30.089    vga/vga_sync_unit/rgb_reg_reg[3]_i_7_n_6
    SLICE_X8Y9           LUT4 (Prop_lut4_I2_O)        0.306    30.395 r  vga/vga_sync_unit/rgb_reg[3]_i_22/O
                         net (fo=1, routed)           0.000    30.395    vga/vga_sync_unit/rgb_reg[3]_i_22_n_0
    SLICE_X8Y9           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    30.928 r  vga/vga_sync_unit/rgb_reg_reg[3]_i_5/CO[3]
                         net (fo=4, routed)           2.019    32.948    vga/vga_sync_unit/rgb_reg_reg[3]_i_5_n_0
    SLICE_X1Y17          LUT5 (Prop_lut5_I1_O)        0.124    33.072 r  vga/vga_sync_unit/rgb_reg[3]_i_2/O
                         net (fo=1, routed)           0.000    33.072    vga/vga_sync_unit/rgb_reg[3]_i_2_n_0
    SLICE_X1Y17          MUXF7 (Prop_muxf7_I0_O)      0.212    33.284 r  vga/vga_sync_unit/rgb_reg_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    33.284    vga/vga_sync_unit_n_45
    SLICE_X1Y17          FDRE                                         r  vga/rgb_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/vga_sync_unit/h_count_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/rgb_reg_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        28.123ns  (logic 12.960ns (46.083%)  route 15.163ns (53.917%))
  Logic Levels:           22  (CARRY4=10 DSP48E1=2 LUT2=1 LUT3=2 LUT4=2 LUT5=3 LUT6=1 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.638     5.159    vga/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X0Y4           FDRE                                         r  vga/vga_sync_unit/h_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y4           FDRE (Prop_fdre_C_Q)         0.419     5.578 r  vga/vga_sync_unit/h_count_reg_reg[7]/Q
                         net (fo=58, routed)          2.627     8.205    vga/vga_sync_unit/x[7]
    SLICE_X12Y5          LUT5 (Prop_lut5_I1_O)        0.327     8.532 r  vga/vga_sync_unit/rgb_reg2__5_i_3/O
                         net (fo=3, routed)           0.935     9.466    vga/rgb_reg3[9]
    DSP48_X0Y0           DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[47])
                                                      4.260    13.726 r  vga/rgb_reg2__5/PCOUT[47]
                         net (fo=1, routed)           0.002    13.728    vga/rgb_reg2__5_n_106
    DSP48_X0Y1           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    15.246 r  vga/rgb_reg2__6/P[3]
                         net (fo=1, routed)           0.839    16.086    vga/vga_sync_unit/I12[20]
    SLICE_X11Y5          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    16.742 r  vga/vga_sync_unit/rgb_reg_reg[3]_i_66/CO[3]
                         net (fo=1, routed)           0.000    16.742    vga/vga_sync_unit/rgb_reg_reg[3]_i_66_n_0
    SLICE_X11Y6          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    17.055 r  vga/vga_sync_unit/rgb_reg_reg[3]_i_24/O[3]
                         net (fo=27, routed)          1.956    19.010    vga/vga_sync_unit/rgb_reg_reg[3]_i_24_n_4
    SLICE_X5Y6           LUT3 (Prop_lut3_I2_O)        0.334    19.344 r  vga/vga_sync_unit/rgb_reg[3]_i_164/O
                         net (fo=4, routed)           1.111    20.455    vga/vga_sync_unit/rgb_reg[3]_i_164_n_0
    SLICE_X4Y6           LUT4 (Prop_lut4_I0_O)        0.326    20.781 r  vga/vga_sync_unit/rgb_reg[3]_i_168/O
                         net (fo=1, routed)           0.000    20.781    vga/vga_sync_unit/rgb_reg[3]_i_168_n_0
    SLICE_X4Y6           CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    21.361 r  vga/vga_sync_unit/rgb_reg_reg[3]_i_83/O[2]
                         net (fo=3, routed)           1.111    22.472    vga/vga_sync_unit/rgb_reg_reg[3]_i_83_n_5
    SLICE_X11Y8          LUT3 (Prop_lut3_I1_O)        0.302    22.774 r  vga/vga_sync_unit/rgb_reg[3]_i_87/O
                         net (fo=2, routed)           1.356    24.130    vga/vga_sync_unit/rgb_reg[3]_i_87_n_0
    SLICE_X0Y7           LUT5 (Prop_lut5_I1_O)        0.150    24.280 r  vga/vga_sync_unit/rgb_reg[3]_i_31/O
                         net (fo=2, routed)           0.956    25.236    vga/vga_sync_unit/rgb_reg[3]_i_31_n_0
    SLICE_X7Y7           LUT6 (Prop_lut6_I0_O)        0.326    25.562 r  vga/vga_sync_unit/rgb_reg[3]_i_35/O
                         net (fo=1, routed)           0.000    25.562    vga/vga_sync_unit/rgb_reg[3]_i_35_n_0
    SLICE_X7Y7           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.112 r  vga/vga_sync_unit/rgb_reg_reg[3]_i_8/CO[3]
                         net (fo=1, routed)           0.000    26.112    vga/vga_sync_unit/rgb_reg_reg[3]_i_8_n_0
    SLICE_X7Y8           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    26.446 r  vga/vga_sync_unit/rgb_reg_reg[3]_i_265/O[1]
                         net (fo=3, routed)           1.167    27.613    vga/vga_sync_unit/rgb_reg_reg[3]_i_265_n_6
    SLICE_X2Y7           LUT2 (Prop_lut2_I1_O)        0.303    27.916 r  vga/vga_sync_unit/rgb_reg[3]_i_268/O
                         net (fo=1, routed)           0.000    27.916    vga/vga_sync_unit/rgb_reg[3]_i_268_n_0
    SLICE_X2Y7           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.449 r  vga/vga_sync_unit/rgb_reg_reg[3]_i_135/CO[3]
                         net (fo=1, routed)           0.000    28.449    vga/vga_sync_unit/rgb_reg_reg[3]_i_135_n_0
    SLICE_X2Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.566 r  vga/vga_sync_unit/rgb_reg_reg[3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    28.566    vga/vga_sync_unit/rgb_reg_reg[3]_i_67_n_0
    SLICE_X2Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.683 r  vga/vga_sync_unit/rgb_reg_reg[3]_i_25/CO[3]
                         net (fo=1, routed)           0.000    28.683    vga/vga_sync_unit/rgb_reg_reg[3]_i_25_n_0
    SLICE_X2Y10          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    29.006 r  vga/vga_sync_unit/rgb_reg_reg[3]_i_7/O[1]
                         net (fo=3, routed)           1.083    30.089    vga/vga_sync_unit/rgb_reg_reg[3]_i_7_n_6
    SLICE_X8Y9           LUT4 (Prop_lut4_I2_O)        0.306    30.395 r  vga/vga_sync_unit/rgb_reg[3]_i_22/O
                         net (fo=1, routed)           0.000    30.395    vga/vga_sync_unit/rgb_reg[3]_i_22_n_0
    SLICE_X8Y9           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    30.928 r  vga/vga_sync_unit/rgb_reg_reg[3]_i_5/CO[3]
                         net (fo=4, routed)           2.021    32.950    vga/vga_sync_unit/rgb_reg_reg[3]_i_5_n_0
    SLICE_X2Y18          LUT5 (Prop_lut5_I1_O)        0.124    33.074 r  vga/vga_sync_unit/rgb_reg[0]_i_2/O
                         net (fo=1, routed)           0.000    33.074    vga/vga_sync_unit/rgb_reg[0]_i_2_n_0
    SLICE_X2Y18          MUXF7 (Prop_muxf7_I0_O)      0.209    33.283 r  vga/vga_sync_unit/rgb_reg_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    33.283    vga/vga_sync_unit_n_48
    SLICE_X2Y18          FDRE                                         r  vga/rgb_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga/state_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/rgb_reg_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.401ns  (logic 0.226ns (56.310%)  route 0.175ns (43.690%))
  Logic Levels:           1  (MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.590     1.473    vga/clk_IBUF_BUFG
    SLICE_X0Y16          FDRE                                         r  vga/state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y16          FDRE (Prop_fdre_C_Q)         0.141     1.614 r  vga/state_reg/Q
                         net (fo=13, routed)          0.175     1.789    vga/vga_sync_unit/state
    SLICE_X1Y17          MUXF7 (Prop_muxf7_S_O)       0.085     1.874 r  vga/vga_sync_unit/rgb_reg_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     1.874    vga/vga_sync_unit_n_45
    SLICE_X1Y17          FDRE                                         r  vga/rgb_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/state_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/rgb_reg_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.406ns  (logic 0.226ns (55.730%)  route 0.180ns (44.270%))
  Logic Levels:           1  (MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.590     1.473    vga/clk_IBUF_BUFG
    SLICE_X0Y16          FDRE                                         r  vga/state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y16          FDRE (Prop_fdre_C_Q)         0.141     1.614 r  vga/state_reg/Q
                         net (fo=13, routed)          0.180     1.794    vga/vga_sync_unit/state
    SLICE_X1Y14          MUXF7 (Prop_muxf7_S_O)       0.085     1.879 r  vga/vga_sync_unit/rgb_reg_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     1.879    vga/vga_sync_unit_n_42
    SLICE_X1Y14          FDRE                                         r  vga/rgb_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/state_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/rgb_reg_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.414ns  (logic 0.226ns (54.579%)  route 0.188ns (45.421%))
  Logic Levels:           1  (MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.590     1.473    vga/clk_IBUF_BUFG
    SLICE_X0Y16          FDRE                                         r  vga/state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y16          FDRE (Prop_fdre_C_Q)         0.141     1.614 r  vga/state_reg/Q
                         net (fo=13, routed)          0.188     1.802    vga/vga_sync_unit/state
    SLICE_X0Y15          MUXF7 (Prop_muxf7_S_O)       0.085     1.887 r  vga/vga_sync_unit/rgb_reg_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     1.887    vga/vga_sync_unit_n_44
    SLICE_X0Y15          FDRE                                         r  vga/rgb_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/state_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/rgb_reg_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.460ns  (logic 0.231ns (50.267%)  route 0.229ns (49.733%))
  Logic Levels:           1  (MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.590     1.473    vga/clk_IBUF_BUFG
    SLICE_X0Y16          FDRE                                         r  vga/state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y16          FDRE (Prop_fdre_C_Q)         0.141     1.614 r  vga/state_reg/Q
                         net (fo=13, routed)          0.229     1.843    vga/vga_sync_unit/state
    SLICE_X2Y18          MUXF7 (Prop_muxf7_S_O)       0.090     1.933 r  vga/vga_sync_unit/rgb_reg_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     1.933    vga/vga_sync_unit_n_48
    SLICE_X2Y18          FDRE                                         r  vga/rgb_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/state_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/rgb_reg_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.474ns  (logic 0.231ns (48.750%)  route 0.243ns (51.250%))
  Logic Levels:           1  (MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.590     1.473    vga/clk_IBUF_BUFG
    SLICE_X0Y16          FDRE                                         r  vga/state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y16          FDRE (Prop_fdre_C_Q)         0.141     1.614 r  vga/state_reg/Q
                         net (fo=13, routed)          0.243     1.857    vga/vga_sync_unit/state
    SLICE_X6Y17          MUXF7 (Prop_muxf7_S_O)       0.090     1.947 r  vga/vga_sync_unit/rgb_reg_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     1.947    vga/vga_sync_unit_n_47
    SLICE_X6Y17          FDRE                                         r  vga/rgb_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/state_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/rgb_reg_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.476ns  (logic 0.234ns (49.109%)  route 0.242ns (50.891%))
  Logic Levels:           1  (MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.590     1.473    vga/clk_IBUF_BUFG
    SLICE_X0Y16          FDRE                                         r  vga/state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y16          FDRE (Prop_fdre_C_Q)         0.141     1.614 r  vga/state_reg/Q
                         net (fo=13, routed)          0.242     1.857    vga/vga_sync_unit/state
    SLICE_X1Y14          MUXF7 (Prop_muxf7_S_O)       0.093     1.950 r  vga/vga_sync_unit/rgb_reg_reg[7]_i_1/O
                         net (fo=1, routed)           0.000     1.950    vga/vga_sync_unit_n_41
    SLICE_X1Y14          FDRE                                         r  vga/rgb_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/state_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/rgb_reg_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.505ns  (logic 0.237ns (46.965%)  route 0.268ns (53.035%))
  Logic Levels:           1  (MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.590     1.473    vga/clk_IBUF_BUFG
    SLICE_X0Y16          FDRE                                         r  vga/state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y16          FDRE (Prop_fdre_C_Q)         0.141     1.614 r  vga/state_reg/Q
                         net (fo=13, routed)          0.268     1.882    vga/vga_sync_unit/state
    SLICE_X6Y17          MUXF7 (Prop_muxf7_S_O)       0.096     1.978 r  vga/vga_sync_unit/rgb_reg_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     1.978    vga/vga_sync_unit_n_46
    SLICE_X6Y17          FDRE                                         r  vga/rgb_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/state_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/rgb_reg_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.537ns  (logic 0.234ns (43.595%)  route 0.303ns (56.405%))
  Logic Levels:           1  (MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.590     1.473    vga/clk_IBUF_BUFG
    SLICE_X0Y16          FDRE                                         r  vga/state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y16          FDRE (Prop_fdre_C_Q)         0.141     1.614 r  vga/state_reg/Q
                         net (fo=13, routed)          0.303     1.917    vga/vga_sync_unit/state
    SLICE_X0Y15          MUXF7 (Prop_muxf7_S_O)       0.093     2.010 r  vga/vga_sync_unit/rgb_reg_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     2.010    vga/vga_sync_unit_n_43
    SLICE_X0Y15          FDRE                                         r  vga/rgb_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/state_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/rgb_reg_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.780ns  (logic 0.226ns (28.973%)  route 0.554ns (71.027%))
  Logic Levels:           1  (MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.590     1.473    vga/clk_IBUF_BUFG
    SLICE_X0Y16          FDRE                                         r  vga/state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y16          FDRE (Prop_fdre_C_Q)         0.141     1.614 r  vga/state_reg/Q
                         net (fo=13, routed)          0.554     2.168    vga/vga_sync_unit/state
    SLICE_X13Y12         MUXF7 (Prop_muxf7_S_O)       0.085     2.253 r  vga/vga_sync_unit/rgb_reg_reg[8]_i_1/O
                         net (fo=1, routed)           0.000     2.253    vga/vga_sync_unit_n_40
    SLICE_X13Y12         FDRE                                         r  vga/rgb_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/state_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/rgb_reg_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.839ns  (logic 0.234ns (27.890%)  route 0.605ns (72.110%))
  Logic Levels:           1  (MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.590     1.473    vga/clk_IBUF_BUFG
    SLICE_X0Y16          FDRE                                         r  vga/state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y16          FDRE (Prop_fdre_C_Q)         0.141     1.614 r  vga/state_reg/Q
                         net (fo=13, routed)          0.605     2.219    vga/vga_sync_unit/state
    SLICE_X13Y12         MUXF7 (Prop_muxf7_S_O)       0.093     2.312 r  vga/vga_sync_unit/rgb_reg_reg[9]_i_1/O
                         net (fo=1, routed)           0.000     2.312    vga/vga_sync_unit_n_39
    SLICE_X13Y12         FDRE                                         r  vga/rgb_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            25 Endpoints
Min Delay            25 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[10]
                            (input port)
  Destination:            vga/rgb_reg1[-1111111109]__0/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.916ns  (logic 1.458ns (24.641%)  route 4.459ns (75.359%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.790ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T2                                                0.000     0.000 r  sw[10] (IN)
                         net (fo=0)                   0.000     0.000    sw[10]
    T2                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  sw_IBUF[10]_inst/O
                         net (fo=5, routed)           4.459     5.916    vga/sw[10]
    SLICE_X12Y7          FDRE                                         r  vga/rgb_reg1[-1111111109]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.449     4.790    vga/clk_IBUF_BUFG
    SLICE_X12Y7          FDRE                                         r  vga/rgb_reg1[-1111111109]__0/C

Slack:                    inf
  Source:                 sw[11]
                            (input port)
  Destination:            vga/rgb_reg1[-1111111108]__0/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.666ns  (logic 1.464ns (25.834%)  route 4.202ns (74.166%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.790ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R3                                                0.000     0.000 r  sw[11] (IN)
                         net (fo=0)                   0.000     0.000    sw[11]
    R3                   IBUF (Prop_ibuf_I_O)         1.464     1.464 r  sw_IBUF[11]_inst/O
                         net (fo=5, routed)           4.202     5.666    vga/sw[11]
    SLICE_X12Y7          FDRE                                         r  vga/rgb_reg1[-1111111108]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.449     4.790    vga/clk_IBUF_BUFG
    SLICE_X12Y7          FDRE                                         r  vga/rgb_reg1[-1111111108]__0/C

Slack:                    inf
  Source:                 sw[9]
                            (input port)
  Destination:            vga/rgb_reg1[-1111111110]__0/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.983ns  (logic 1.452ns (29.144%)  route 3.531ns (70.856%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.790ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T3                                                0.000     0.000 r  sw[9] (IN)
                         net (fo=0)                   0.000     0.000    sw[9]
    T3                   IBUF (Prop_ibuf_I_O)         1.452     1.452 r  sw_IBUF[9]_inst/O
                         net (fo=5, routed)           3.531     4.983    vga/sw[9]
    SLICE_X12Y7          FDRE                                         r  vga/rgb_reg1[-1111111110]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.449     4.790    vga/clk_IBUF_BUFG
    SLICE_X12Y7          FDRE                                         r  vga/rgb_reg1[-1111111110]__0/C

Slack:                    inf
  Source:                 sw[8]
                            (input port)
  Destination:            vga/rgb_reg1[-1111111111]__0/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.941ns  (logic 1.454ns (29.438%)  route 3.486ns (70.562%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.790ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 r  sw[8] (IN)
                         net (fo=0)                   0.000     0.000    sw[8]
    V2                   IBUF (Prop_ibuf_I_O)         1.454     1.454 r  sw_IBUF[8]_inst/O
                         net (fo=5, routed)           3.486     4.941    vga/sw[8]
    SLICE_X12Y7          FDRE                                         r  vga/rgb_reg1[-1111111111]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.449     4.790    vga/clk_IBUF_BUFG
    SLICE_X12Y7          FDRE                                         r  vga/rgb_reg1[-1111111111]__0/C

Slack:                    inf
  Source:                 btnL
                            (input port)
  Destination:            vga/rgb_reg1[-1111111108]__0/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.595ns  (logic 1.451ns (40.368%)  route 2.144ns (59.632%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.790ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  btnL (IN)
                         net (fo=0)                   0.000     0.000    btnL
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  btnL_IBUF_inst/O
                         net (fo=12, routed)          2.144     3.595    vga/push[0]
    SLICE_X12Y7          FDRE                                         r  vga/rgb_reg1[-1111111108]__0/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.449     4.790    vga/clk_IBUF_BUFG
    SLICE_X12Y7          FDRE                                         r  vga/rgb_reg1[-1111111108]__0/C

Slack:                    inf
  Source:                 btnL
                            (input port)
  Destination:            vga/rgb_reg1[-1111111109]__0/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.595ns  (logic 1.451ns (40.368%)  route 2.144ns (59.632%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.790ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  btnL (IN)
                         net (fo=0)                   0.000     0.000    btnL
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  btnL_IBUF_inst/O
                         net (fo=12, routed)          2.144     3.595    vga/push[0]
    SLICE_X12Y7          FDRE                                         r  vga/rgb_reg1[-1111111109]__0/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.449     4.790    vga/clk_IBUF_BUFG
    SLICE_X12Y7          FDRE                                         r  vga/rgb_reg1[-1111111109]__0/C

Slack:                    inf
  Source:                 btnL
                            (input port)
  Destination:            vga/rgb_reg1[-1111111110]__0/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.595ns  (logic 1.451ns (40.368%)  route 2.144ns (59.632%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.790ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  btnL (IN)
                         net (fo=0)                   0.000     0.000    btnL
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  btnL_IBUF_inst/O
                         net (fo=12, routed)          2.144     3.595    vga/push[0]
    SLICE_X12Y7          FDRE                                         r  vga/rgb_reg1[-1111111110]__0/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.449     4.790    vga/clk_IBUF_BUFG
    SLICE_X12Y7          FDRE                                         r  vga/rgb_reg1[-1111111110]__0/C

Slack:                    inf
  Source:                 btnL
                            (input port)
  Destination:            vga/rgb_reg1[-1111111111]__0/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.595ns  (logic 1.451ns (40.368%)  route 2.144ns (59.632%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.790ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  btnL (IN)
                         net (fo=0)                   0.000     0.000    btnL
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  btnL_IBUF_inst/O
                         net (fo=12, routed)          2.144     3.595    vga/push[0]
    SLICE_X12Y7          FDRE                                         r  vga/rgb_reg1[-1111111111]__0/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.449     4.790    vga/clk_IBUF_BUFG
    SLICE_X12Y7          FDRE                                         r  vga/rgb_reg1[-1111111111]__0/C

Slack:                    inf
  Source:                 btnL
                            (input port)
  Destination:            vga/rgb_reg1[-1111111109]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.894ns  (logic 1.451ns (50.152%)  route 1.442ns (49.848%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.859ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  btnL (IN)
                         net (fo=0)                   0.000     0.000    btnL
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  btnL_IBUF_inst/O
                         net (fo=12, routed)          1.442     2.894    vga/push[0]
    SLICE_X1Y8           FDRE                                         r  vga/rgb_reg1[-1111111109]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.518     4.859    vga/clk_IBUF_BUFG
    SLICE_X1Y8           FDRE                                         r  vga/rgb_reg1[-1111111109]/C

Slack:                    inf
  Source:                 btnL
                            (input port)
  Destination:            vga/rgb_reg1[-1111111111]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.894ns  (logic 1.451ns (50.152%)  route 1.442ns (49.848%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.859ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  btnL (IN)
                         net (fo=0)                   0.000     0.000    btnL
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  btnL_IBUF_inst/O
                         net (fo=12, routed)          1.442     2.894    vga/push[0]
    SLICE_X1Y8           FDRE                                         r  vga/rgb_reg1[-1111111111]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.518     4.859    vga/clk_IBUF_BUFG
    SLICE_X1Y8           FDRE                                         r  vga/rgb_reg1[-1111111111]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            vga/top_color_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.622ns  (logic 0.221ns (35.534%)  route 0.401ns (64.466%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.992ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  sw_IBUF[0]_inst/O
                         net (fo=5, routed)           0.401     0.622    vga/sw[0]
    SLICE_X3Y9           FDRE                                         r  vga/top_color_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.865     1.992    vga/clk_IBUF_BUFG
    SLICE_X3Y9           FDRE                                         r  vga/top_color_reg[0]/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            vga/state_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.690ns  (logic 0.267ns (38.684%)  route 0.423ns (61.316%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.986ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 r  btnU_IBUF_inst/O
                         net (fo=1, routed)           0.423     0.645    vga/btnU_IBUF
    SLICE_X0Y16          LUT2 (Prop_lut2_I0_O)        0.045     0.690 r  vga/state_i_1/O
                         net (fo=1, routed)           0.000     0.690    vga/state_i_1_n_0
    SLICE_X0Y16          FDRE                                         r  vga/state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.859     1.986    vga/clk_IBUF_BUFG
    SLICE_X0Y16          FDRE                                         r  vga/state_reg/C

Slack:                    inf
  Source:                 sw[2]
                            (input port)
  Destination:            vga/top_color_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.693ns  (logic 0.232ns (33.448%)  route 0.461ns (66.552%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.992ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  sw[2] (IN)
                         net (fo=0)                   0.000     0.000    sw[2]
    W16                  IBUF (Prop_ibuf_I_O)         0.232     0.232 r  sw_IBUF[2]_inst/O
                         net (fo=5, routed)           0.461     0.693    vga/sw[2]
    SLICE_X2Y9           FDRE                                         r  vga/top_color_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.865     1.992    vga/clk_IBUF_BUFG
    SLICE_X2Y9           FDRE                                         r  vga/top_color_reg[2]/C

Slack:                    inf
  Source:                 sw[6]
                            (input port)
  Destination:            vga/rgb_reg1[-1111111109]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.701ns  (logic 0.218ns (31.065%)  route 0.484ns (68.935%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.992ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  sw[6] (IN)
                         net (fo=0)                   0.000     0.000    sw[6]
    W14                  IBUF (Prop_ibuf_I_O)         0.218     0.218 r  sw_IBUF[6]_inst/O
                         net (fo=5, routed)           0.484     0.701    vga/sw[6]
    SLICE_X1Y8           FDRE                                         r  vga/rgb_reg1[-1111111109]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.865     1.992    vga/clk_IBUF_BUFG
    SLICE_X1Y8           FDRE                                         r  vga/rgb_reg1[-1111111109]/C

Slack:                    inf
  Source:                 sw[5]
                            (input port)
  Destination:            vga/rgb_reg1[-1111111110]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.712ns  (logic 0.234ns (32.877%)  route 0.478ns (67.123%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.992ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V15                                               0.000     0.000 r  sw[5] (IN)
                         net (fo=0)                   0.000     0.000    sw[5]
    V15                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  sw_IBUF[5]_inst/O
                         net (fo=5, routed)           0.478     0.712    vga/sw[5]
    SLICE_X2Y9           FDRE                                         r  vga/rgb_reg1[-1111111110]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.865     1.992    vga/clk_IBUF_BUFG
    SLICE_X2Y9           FDRE                                         r  vga/rgb_reg1[-1111111110]/C

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            vga/top_color_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.716ns  (logic 0.229ns (32.034%)  route 0.487ns (67.966%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.992ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  sw_IBUF[1]_inst/O
                         net (fo=5, routed)           0.487     0.716    vga/sw[1]
    SLICE_X2Y9           FDRE                                         r  vga/top_color_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.865     1.992    vga/clk_IBUF_BUFG
    SLICE_X2Y9           FDRE                                         r  vga/top_color_reg[1]/C

Slack:                    inf
  Source:                 sw[4]
                            (input port)
  Destination:            vga/rgb_reg1[-1111111111]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.729ns  (logic 0.219ns (30.020%)  route 0.510ns (69.980%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.992ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  sw[4] (IN)
                         net (fo=0)                   0.000     0.000    sw[4]
    W15                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  sw_IBUF[4]_inst/O
                         net (fo=5, routed)           0.510     0.729    vga/sw[4]
    SLICE_X1Y8           FDRE                                         r  vga/rgb_reg1[-1111111111]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.865     1.992    vga/clk_IBUF_BUFG
    SLICE_X1Y8           FDRE                                         r  vga/rgb_reg1[-1111111111]/C

Slack:                    inf
  Source:                 btnL
                            (input port)
  Destination:            vga/rgb_reg1[-1111111108]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.738ns  (logic 0.219ns (29.743%)  route 0.518ns (70.257%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.992ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  btnL (IN)
                         net (fo=0)                   0.000     0.000    btnL
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  btnL_IBUF_inst/O
                         net (fo=12, routed)          0.518     0.738    vga/push[0]
    SLICE_X3Y9           FDRE                                         r  vga/rgb_reg1[-1111111108]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.865     1.992    vga/clk_IBUF_BUFG
    SLICE_X3Y9           FDRE                                         r  vga/rgb_reg1[-1111111108]/C

Slack:                    inf
  Source:                 btnL
                            (input port)
  Destination:            vga/rgb_reg1[-1111111110]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.738ns  (logic 0.219ns (29.743%)  route 0.518ns (70.257%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.992ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  btnL (IN)
                         net (fo=0)                   0.000     0.000    btnL
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  btnL_IBUF_inst/O
                         net (fo=12, routed)          0.518     0.738    vga/push[0]
    SLICE_X2Y9           FDRE                                         r  vga/rgb_reg1[-1111111110]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.865     1.992    vga/clk_IBUF_BUFG
    SLICE_X2Y9           FDRE                                         r  vga/rgb_reg1[-1111111110]/C

Slack:                    inf
  Source:                 btnL
                            (input port)
  Destination:            vga/top_color_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.738ns  (logic 0.219ns (29.743%)  route 0.518ns (70.257%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.992ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  btnL (IN)
                         net (fo=0)                   0.000     0.000    btnL
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  btnL_IBUF_inst/O
                         net (fo=12, routed)          0.518     0.738    vga/push[0]
    SLICE_X3Y9           FDRE                                         r  vga/top_color_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.865     1.992    vga/clk_IBUF_BUFG
    SLICE_X3Y9           FDRE                                         r  vga/top_color_reg[0]/C





