
Application_1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08006400  08006400  00000400  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00001ea0  0800650c  0800650c  0000050c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000002c  080083ac  080083ac  000023ac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080083d8  080083d8  0000300c  2**0
                  CONTENTS
  4 .ARM          00000000  080083d8  080083d8  0000300c  2**0
                  CONTENTS
  5 .preinit_array 00000000  080083d8  080083d8  0000300c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080083d8  080083d8  000023d8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080083dc  080083dc  000023dc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000000c  20000000  080083e0  00003000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000068  2000000c  080083ec  0000300c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000074  080083ec  00003074  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0000300c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00007208  00000000  00000000  00003035  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001575  00000000  00000000  0000a23d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000678  00000000  00000000  0000b7b8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000004f2  00000000  00000000  0000be30  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00015f6b  00000000  00000000  0000c322  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00008129  00000000  00000000  0002228d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0007e528  00000000  00000000  0002a3b6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000a88de  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000018f8  00000000  00000000  000a8924  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000004a  00000000  00000000  000aa21c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800650c <__do_global_dtors_aux>:
 800650c:	b510      	push	{r4, lr}
 800650e:	4c05      	ldr	r4, [pc, #20]	@ (8006524 <__do_global_dtors_aux+0x18>)
 8006510:	7823      	ldrb	r3, [r4, #0]
 8006512:	b933      	cbnz	r3, 8006522 <__do_global_dtors_aux+0x16>
 8006514:	4b04      	ldr	r3, [pc, #16]	@ (8006528 <__do_global_dtors_aux+0x1c>)
 8006516:	b113      	cbz	r3, 800651e <__do_global_dtors_aux+0x12>
 8006518:	4804      	ldr	r0, [pc, #16]	@ (800652c <__do_global_dtors_aux+0x20>)
 800651a:	f3af 8000 	nop.w
 800651e:	2301      	movs	r3, #1
 8006520:	7023      	strb	r3, [r4, #0]
 8006522:	bd10      	pop	{r4, pc}
 8006524:	2000000c 	.word	0x2000000c
 8006528:	00000000 	.word	0x00000000
 800652c:	08008394 	.word	0x08008394

08006530 <frame_dummy>:
 8006530:	b508      	push	{r3, lr}
 8006532:	4b03      	ldr	r3, [pc, #12]	@ (8006540 <frame_dummy+0x10>)
 8006534:	b11b      	cbz	r3, 800653e <frame_dummy+0xe>
 8006536:	4903      	ldr	r1, [pc, #12]	@ (8006544 <frame_dummy+0x14>)
 8006538:	4803      	ldr	r0, [pc, #12]	@ (8006548 <frame_dummy+0x18>)
 800653a:	f3af 8000 	nop.w
 800653e:	bd08      	pop	{r3, pc}
 8006540:	00000000 	.word	0x00000000
 8006544:	20000010 	.word	0x20000010
 8006548:	08008394 	.word	0x08008394

0800654c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800654c:	b580      	push	{r7, lr}
 800654e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8006550:	f000 f9d0 	bl	80068f4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8006554:	f000 f81c 	bl	8006590 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8006558:	f000 f88a 	bl	8006670 <MX_GPIO_Init>
  MX_USART1_UART_Init();
 800655c:	f000 f85e 	bl	800661c <MX_USART1_UART_Init>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* USER CODE END WHILE */
	  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 8006560:	2200      	movs	r2, #0
 8006562:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8006566:	4809      	ldr	r0, [pc, #36]	@ (800658c <main+0x40>)
 8006568:	f000 fd8e 	bl	8007088 <HAL_GPIO_WritePin>
	  HAL_Delay(500);
 800656c:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8006570:	f000 fa22 	bl	80069b8 <HAL_Delay>
	  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_SET);
 8006574:	2201      	movs	r2, #1
 8006576:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800657a:	4804      	ldr	r0, [pc, #16]	@ (800658c <main+0x40>)
 800657c:	f000 fd84 	bl	8007088 <HAL_GPIO_WritePin>
	  HAL_Delay(500);
 8006580:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8006584:	f000 fa18 	bl	80069b8 <HAL_Delay>
	  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 8006588:	bf00      	nop
 800658a:	e7e9      	b.n	8006560 <main+0x14>
 800658c:	40011000 	.word	0x40011000

08006590 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8006590:	b580      	push	{r7, lr}
 8006592:	b090      	sub	sp, #64	@ 0x40
 8006594:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8006596:	f107 0318 	add.w	r3, r7, #24
 800659a:	2228      	movs	r2, #40	@ 0x28
 800659c:	2100      	movs	r1, #0
 800659e:	4618      	mov	r0, r3
 80065a0:	f001 fecc 	bl	800833c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80065a4:	1d3b      	adds	r3, r7, #4
 80065a6:	2200      	movs	r2, #0
 80065a8:	601a      	str	r2, [r3, #0]
 80065aa:	605a      	str	r2, [r3, #4]
 80065ac:	609a      	str	r2, [r3, #8]
 80065ae:	60da      	str	r2, [r3, #12]
 80065b0:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80065b2:	2301      	movs	r3, #1
 80065b4:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80065b6:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80065ba:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 80065bc:	2300      	movs	r3, #0
 80065be:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80065c0:	2301      	movs	r3, #1
 80065c2:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80065c4:	2302      	movs	r3, #2
 80065c6:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80065c8:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80065cc:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 80065ce:	f44f 13e0 	mov.w	r3, #1835008	@ 0x1c0000
 80065d2:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80065d4:	f107 0318 	add.w	r3, r7, #24
 80065d8:	4618      	mov	r0, r3
 80065da:	f000 fd6d 	bl	80070b8 <HAL_RCC_OscConfig>
 80065de:	4603      	mov	r3, r0
 80065e0:	2b00      	cmp	r3, #0
 80065e2:	d001      	beq.n	80065e8 <SystemClock_Config+0x58>
  {
    Error_Handler();
 80065e4:	f000 f890 	bl	8006708 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80065e8:	230f      	movs	r3, #15
 80065ea:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80065ec:	2302      	movs	r3, #2
 80065ee:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80065f0:	2300      	movs	r3, #0
 80065f2:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80065f4:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80065f8:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80065fa:	2300      	movs	r3, #0
 80065fc:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80065fe:	1d3b      	adds	r3, r7, #4
 8006600:	2102      	movs	r1, #2
 8006602:	4618      	mov	r0, r3
 8006604:	f000 ffda 	bl	80075bc <HAL_RCC_ClockConfig>
 8006608:	4603      	mov	r3, r0
 800660a:	2b00      	cmp	r3, #0
 800660c:	d001      	beq.n	8006612 <SystemClock_Config+0x82>
  {
    Error_Handler();
 800660e:	f000 f87b 	bl	8006708 <Error_Handler>
  }
}
 8006612:	bf00      	nop
 8006614:	3740      	adds	r7, #64	@ 0x40
 8006616:	46bd      	mov	sp, r7
 8006618:	bd80      	pop	{r7, pc}
	...

0800661c <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 800661c:	b580      	push	{r7, lr}
 800661e:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8006620:	4b11      	ldr	r3, [pc, #68]	@ (8006668 <MX_USART1_UART_Init+0x4c>)
 8006622:	4a12      	ldr	r2, [pc, #72]	@ (800666c <MX_USART1_UART_Init+0x50>)
 8006624:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 8006626:	4b10      	ldr	r3, [pc, #64]	@ (8006668 <MX_USART1_UART_Init+0x4c>)
 8006628:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 800662c:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800662e:	4b0e      	ldr	r3, [pc, #56]	@ (8006668 <MX_USART1_UART_Init+0x4c>)
 8006630:	2200      	movs	r2, #0
 8006632:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8006634:	4b0c      	ldr	r3, [pc, #48]	@ (8006668 <MX_USART1_UART_Init+0x4c>)
 8006636:	2200      	movs	r2, #0
 8006638:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800663a:	4b0b      	ldr	r3, [pc, #44]	@ (8006668 <MX_USART1_UART_Init+0x4c>)
 800663c:	2200      	movs	r2, #0
 800663e:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8006640:	4b09      	ldr	r3, [pc, #36]	@ (8006668 <MX_USART1_UART_Init+0x4c>)
 8006642:	220c      	movs	r2, #12
 8006644:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8006646:	4b08      	ldr	r3, [pc, #32]	@ (8006668 <MX_USART1_UART_Init+0x4c>)
 8006648:	2200      	movs	r2, #0
 800664a:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 800664c:	4b06      	ldr	r3, [pc, #24]	@ (8006668 <MX_USART1_UART_Init+0x4c>)
 800664e:	2200      	movs	r2, #0
 8006650:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8006652:	4805      	ldr	r0, [pc, #20]	@ (8006668 <MX_USART1_UART_Init+0x4c>)
 8006654:	f001 f940 	bl	80078d8 <HAL_UART_Init>
 8006658:	4603      	mov	r3, r0
 800665a:	2b00      	cmp	r3, #0
 800665c:	d001      	beq.n	8006662 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 800665e:	f000 f853 	bl	8006708 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8006662:	bf00      	nop
 8006664:	bd80      	pop	{r7, pc}
 8006666:	bf00      	nop
 8006668:	20000028 	.word	0x20000028
 800666c:	40013800 	.word	0x40013800

08006670 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8006670:	b580      	push	{r7, lr}
 8006672:	b088      	sub	sp, #32
 8006674:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006676:	f107 0310 	add.w	r3, r7, #16
 800667a:	2200      	movs	r2, #0
 800667c:	601a      	str	r2, [r3, #0]
 800667e:	605a      	str	r2, [r3, #4]
 8006680:	609a      	str	r2, [r3, #8]
 8006682:	60da      	str	r2, [r3, #12]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8006684:	4b1e      	ldr	r3, [pc, #120]	@ (8006700 <MX_GPIO_Init+0x90>)
 8006686:	699b      	ldr	r3, [r3, #24]
 8006688:	4a1d      	ldr	r2, [pc, #116]	@ (8006700 <MX_GPIO_Init+0x90>)
 800668a:	f043 0310 	orr.w	r3, r3, #16
 800668e:	6193      	str	r3, [r2, #24]
 8006690:	4b1b      	ldr	r3, [pc, #108]	@ (8006700 <MX_GPIO_Init+0x90>)
 8006692:	699b      	ldr	r3, [r3, #24]
 8006694:	f003 0310 	and.w	r3, r3, #16
 8006698:	60fb      	str	r3, [r7, #12]
 800669a:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800669c:	4b18      	ldr	r3, [pc, #96]	@ (8006700 <MX_GPIO_Init+0x90>)
 800669e:	699b      	ldr	r3, [r3, #24]
 80066a0:	4a17      	ldr	r2, [pc, #92]	@ (8006700 <MX_GPIO_Init+0x90>)
 80066a2:	f043 0320 	orr.w	r3, r3, #32
 80066a6:	6193      	str	r3, [r2, #24]
 80066a8:	4b15      	ldr	r3, [pc, #84]	@ (8006700 <MX_GPIO_Init+0x90>)
 80066aa:	699b      	ldr	r3, [r3, #24]
 80066ac:	f003 0320 	and.w	r3, r3, #32
 80066b0:	60bb      	str	r3, [r7, #8]
 80066b2:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80066b4:	4b12      	ldr	r3, [pc, #72]	@ (8006700 <MX_GPIO_Init+0x90>)
 80066b6:	699b      	ldr	r3, [r3, #24]
 80066b8:	4a11      	ldr	r2, [pc, #68]	@ (8006700 <MX_GPIO_Init+0x90>)
 80066ba:	f043 0304 	orr.w	r3, r3, #4
 80066be:	6193      	str	r3, [r2, #24]
 80066c0:	4b0f      	ldr	r3, [pc, #60]	@ (8006700 <MX_GPIO_Init+0x90>)
 80066c2:	699b      	ldr	r3, [r3, #24]
 80066c4:	f003 0304 	and.w	r3, r3, #4
 80066c8:	607b      	str	r3, [r7, #4]
 80066ca:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 80066cc:	2200      	movs	r2, #0
 80066ce:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80066d2:	480c      	ldr	r0, [pc, #48]	@ (8006704 <MX_GPIO_Init+0x94>)
 80066d4:	f000 fcd8 	bl	8007088 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : LED_Pin */
  GPIO_InitStruct.Pin = LED_Pin;
 80066d8:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80066dc:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80066de:	2301      	movs	r3, #1
 80066e0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80066e2:	2300      	movs	r3, #0
 80066e4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80066e6:	2302      	movs	r3, #2
 80066e8:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 80066ea:	f107 0310 	add.w	r3, r7, #16
 80066ee:	4619      	mov	r1, r3
 80066f0:	4804      	ldr	r0, [pc, #16]	@ (8006704 <MX_GPIO_Init+0x94>)
 80066f2:	f000 fb45 	bl	8006d80 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80066f6:	bf00      	nop
 80066f8:	3720      	adds	r7, #32
 80066fa:	46bd      	mov	sp, r7
 80066fc:	bd80      	pop	{r7, pc}
 80066fe:	bf00      	nop
 8006700:	40021000 	.word	0x40021000
 8006704:	40011000 	.word	0x40011000

08006708 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8006708:	b480      	push	{r7}
 800670a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800670c:	b672      	cpsid	i
}
 800670e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8006710:	bf00      	nop
 8006712:	e7fd      	b.n	8006710 <Error_Handler+0x8>

08006714 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8006714:	b480      	push	{r7}
 8006716:	b085      	sub	sp, #20
 8006718:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 800671a:	4b15      	ldr	r3, [pc, #84]	@ (8006770 <HAL_MspInit+0x5c>)
 800671c:	699b      	ldr	r3, [r3, #24]
 800671e:	4a14      	ldr	r2, [pc, #80]	@ (8006770 <HAL_MspInit+0x5c>)
 8006720:	f043 0301 	orr.w	r3, r3, #1
 8006724:	6193      	str	r3, [r2, #24]
 8006726:	4b12      	ldr	r3, [pc, #72]	@ (8006770 <HAL_MspInit+0x5c>)
 8006728:	699b      	ldr	r3, [r3, #24]
 800672a:	f003 0301 	and.w	r3, r3, #1
 800672e:	60bb      	str	r3, [r7, #8]
 8006730:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8006732:	4b0f      	ldr	r3, [pc, #60]	@ (8006770 <HAL_MspInit+0x5c>)
 8006734:	69db      	ldr	r3, [r3, #28]
 8006736:	4a0e      	ldr	r2, [pc, #56]	@ (8006770 <HAL_MspInit+0x5c>)
 8006738:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800673c:	61d3      	str	r3, [r2, #28]
 800673e:	4b0c      	ldr	r3, [pc, #48]	@ (8006770 <HAL_MspInit+0x5c>)
 8006740:	69db      	ldr	r3, [r3, #28]
 8006742:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006746:	607b      	str	r3, [r7, #4]
 8006748:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** DISABLE: JTAG-DP Disabled and SW-DP Disabled
  */
  __HAL_AFIO_REMAP_SWJ_DISABLE();
 800674a:	4b0a      	ldr	r3, [pc, #40]	@ (8006774 <HAL_MspInit+0x60>)
 800674c:	685b      	ldr	r3, [r3, #4]
 800674e:	60fb      	str	r3, [r7, #12]
 8006750:	68fb      	ldr	r3, [r7, #12]
 8006752:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 8006756:	60fb      	str	r3, [r7, #12]
 8006758:	68fb      	ldr	r3, [r7, #12]
 800675a:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800675e:	60fb      	str	r3, [r7, #12]
 8006760:	4a04      	ldr	r2, [pc, #16]	@ (8006774 <HAL_MspInit+0x60>)
 8006762:	68fb      	ldr	r3, [r7, #12]
 8006764:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8006766:	bf00      	nop
 8006768:	3714      	adds	r7, #20
 800676a:	46bd      	mov	sp, r7
 800676c:	bc80      	pop	{r7}
 800676e:	4770      	bx	lr
 8006770:	40021000 	.word	0x40021000
 8006774:	40010000 	.word	0x40010000

08006778 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8006778:	b580      	push	{r7, lr}
 800677a:	b088      	sub	sp, #32
 800677c:	af00      	add	r7, sp, #0
 800677e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006780:	f107 0310 	add.w	r3, r7, #16
 8006784:	2200      	movs	r2, #0
 8006786:	601a      	str	r2, [r3, #0]
 8006788:	605a      	str	r2, [r3, #4]
 800678a:	609a      	str	r2, [r3, #8]
 800678c:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 800678e:	687b      	ldr	r3, [r7, #4]
 8006790:	681b      	ldr	r3, [r3, #0]
 8006792:	4a20      	ldr	r2, [pc, #128]	@ (8006814 <HAL_UART_MspInit+0x9c>)
 8006794:	4293      	cmp	r3, r2
 8006796:	d139      	bne.n	800680c <HAL_UART_MspInit+0x94>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8006798:	4b1f      	ldr	r3, [pc, #124]	@ (8006818 <HAL_UART_MspInit+0xa0>)
 800679a:	699b      	ldr	r3, [r3, #24]
 800679c:	4a1e      	ldr	r2, [pc, #120]	@ (8006818 <HAL_UART_MspInit+0xa0>)
 800679e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80067a2:	6193      	str	r3, [r2, #24]
 80067a4:	4b1c      	ldr	r3, [pc, #112]	@ (8006818 <HAL_UART_MspInit+0xa0>)
 80067a6:	699b      	ldr	r3, [r3, #24]
 80067a8:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80067ac:	60fb      	str	r3, [r7, #12]
 80067ae:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80067b0:	4b19      	ldr	r3, [pc, #100]	@ (8006818 <HAL_UART_MspInit+0xa0>)
 80067b2:	699b      	ldr	r3, [r3, #24]
 80067b4:	4a18      	ldr	r2, [pc, #96]	@ (8006818 <HAL_UART_MspInit+0xa0>)
 80067b6:	f043 0304 	orr.w	r3, r3, #4
 80067ba:	6193      	str	r3, [r2, #24]
 80067bc:	4b16      	ldr	r3, [pc, #88]	@ (8006818 <HAL_UART_MspInit+0xa0>)
 80067be:	699b      	ldr	r3, [r3, #24]
 80067c0:	f003 0304 	and.w	r3, r3, #4
 80067c4:	60bb      	str	r3, [r7, #8]
 80067c6:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 80067c8:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80067cc:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80067ce:	2302      	movs	r3, #2
 80067d0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80067d2:	2303      	movs	r3, #3
 80067d4:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80067d6:	f107 0310 	add.w	r3, r7, #16
 80067da:	4619      	mov	r1, r3
 80067dc:	480f      	ldr	r0, [pc, #60]	@ (800681c <HAL_UART_MspInit+0xa4>)
 80067de:	f000 facf 	bl	8006d80 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 80067e2:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80067e6:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80067e8:	2300      	movs	r3, #0
 80067ea:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80067ec:	2300      	movs	r3, #0
 80067ee:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80067f0:	f107 0310 	add.w	r3, r7, #16
 80067f4:	4619      	mov	r1, r3
 80067f6:	4809      	ldr	r0, [pc, #36]	@ (800681c <HAL_UART_MspInit+0xa4>)
 80067f8:	f000 fac2 	bl	8006d80 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 80067fc:	2200      	movs	r2, #0
 80067fe:	2100      	movs	r1, #0
 8006800:	2025      	movs	r0, #37	@ 0x25
 8006802:	f000 f9d4 	bl	8006bae <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8006806:	2025      	movs	r0, #37	@ 0x25
 8006808:	f000 f9ed 	bl	8006be6 <HAL_NVIC_EnableIRQ>

  /* USER CODE END USART1_MspInit 1 */

  }

}
 800680c:	bf00      	nop
 800680e:	3720      	adds	r7, #32
 8006810:	46bd      	mov	sp, r7
 8006812:	bd80      	pop	{r7, pc}
 8006814:	40013800 	.word	0x40013800
 8006818:	40021000 	.word	0x40021000
 800681c:	40010800 	.word	0x40010800

08006820 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8006820:	b480      	push	{r7}
 8006822:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8006824:	bf00      	nop
 8006826:	e7fd      	b.n	8006824 <NMI_Handler+0x4>

08006828 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8006828:	b480      	push	{r7}
 800682a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800682c:	bf00      	nop
 800682e:	e7fd      	b.n	800682c <HardFault_Handler+0x4>

08006830 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8006830:	b480      	push	{r7}
 8006832:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8006834:	bf00      	nop
 8006836:	e7fd      	b.n	8006834 <MemManage_Handler+0x4>

08006838 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8006838:	b480      	push	{r7}
 800683a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800683c:	bf00      	nop
 800683e:	e7fd      	b.n	800683c <BusFault_Handler+0x4>

08006840 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8006840:	b480      	push	{r7}
 8006842:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8006844:	bf00      	nop
 8006846:	e7fd      	b.n	8006844 <UsageFault_Handler+0x4>

08006848 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8006848:	b480      	push	{r7}
 800684a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800684c:	bf00      	nop
 800684e:	46bd      	mov	sp, r7
 8006850:	bc80      	pop	{r7}
 8006852:	4770      	bx	lr

08006854 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8006854:	b480      	push	{r7}
 8006856:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8006858:	bf00      	nop
 800685a:	46bd      	mov	sp, r7
 800685c:	bc80      	pop	{r7}
 800685e:	4770      	bx	lr

08006860 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8006860:	b480      	push	{r7}
 8006862:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8006864:	bf00      	nop
 8006866:	46bd      	mov	sp, r7
 8006868:	bc80      	pop	{r7}
 800686a:	4770      	bx	lr

0800686c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800686c:	b580      	push	{r7, lr}
 800686e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8006870:	f000 f886 	bl	8006980 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8006874:	bf00      	nop
 8006876:	bd80      	pop	{r7, pc}

08006878 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8006878:	b580      	push	{r7, lr}
 800687a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 800687c:	4802      	ldr	r0, [pc, #8]	@ (8006888 <USART1_IRQHandler+0x10>)
 800687e:	f001 f87b 	bl	8007978 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8006882:	bf00      	nop
 8006884:	bd80      	pop	{r7, pc}
 8006886:	bf00      	nop
 8006888:	20000028 	.word	0x20000028

0800688c <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 800688c:	b480      	push	{r7}
 800688e:	af00      	add	r7, sp, #0
  #endif /* DATA_IN_ExtSRAM */
#endif 

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
 8006890:	4b03      	ldr	r3, [pc, #12]	@ (80068a0 <SystemInit+0x14>)
 8006892:	4a04      	ldr	r2, [pc, #16]	@ (80068a4 <SystemInit+0x18>)
 8006894:	609a      	str	r2, [r3, #8]
#endif /* USER_VECT_TAB_ADDRESS */
}
 8006896:	bf00      	nop
 8006898:	46bd      	mov	sp, r7
 800689a:	bc80      	pop	{r7}
 800689c:	4770      	bx	lr
 800689e:	bf00      	nop
 80068a0:	e000ed00 	.word	0xe000ed00
 80068a4:	08006400 	.word	0x08006400

080068a8 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 80068a8:	f7ff fff0 	bl	800688c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80068ac:	480b      	ldr	r0, [pc, #44]	@ (80068dc <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 80068ae:	490c      	ldr	r1, [pc, #48]	@ (80068e0 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 80068b0:	4a0c      	ldr	r2, [pc, #48]	@ (80068e4 <LoopFillZerobss+0x16>)
  movs r3, #0
 80068b2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80068b4:	e002      	b.n	80068bc <LoopCopyDataInit>

080068b6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80068b6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80068b8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80068ba:	3304      	adds	r3, #4

080068bc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80068bc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80068be:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80068c0:	d3f9      	bcc.n	80068b6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80068c2:	4a09      	ldr	r2, [pc, #36]	@ (80068e8 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 80068c4:	4c09      	ldr	r4, [pc, #36]	@ (80068ec <LoopFillZerobss+0x1e>)
  movs r3, #0
 80068c6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80068c8:	e001      	b.n	80068ce <LoopFillZerobss>

080068ca <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80068ca:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80068cc:	3204      	adds	r2, #4

080068ce <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80068ce:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80068d0:	d3fb      	bcc.n	80068ca <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80068d2:	f001 fd3b 	bl	800834c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80068d6:	f7ff fe39 	bl	800654c <main>
  bx lr
 80068da:	4770      	bx	lr
  ldr r0, =_sdata
 80068dc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80068e0:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 80068e4:	080083e0 	.word	0x080083e0
  ldr r2, =_sbss
 80068e8:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 80068ec:	20000074 	.word	0x20000074

080068f0 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80068f0:	e7fe      	b.n	80068f0 <ADC1_2_IRQHandler>
	...

080068f4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80068f4:	b580      	push	{r7, lr}
 80068f6:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80068f8:	4b08      	ldr	r3, [pc, #32]	@ (800691c <HAL_Init+0x28>)
 80068fa:	681b      	ldr	r3, [r3, #0]
 80068fc:	4a07      	ldr	r2, [pc, #28]	@ (800691c <HAL_Init+0x28>)
 80068fe:	f043 0310 	orr.w	r3, r3, #16
 8006902:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8006904:	2003      	movs	r0, #3
 8006906:	f000 f947 	bl	8006b98 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800690a:	200f      	movs	r0, #15
 800690c:	f000 f808 	bl	8006920 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8006910:	f7ff ff00 	bl	8006714 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8006914:	2300      	movs	r3, #0
}
 8006916:	4618      	mov	r0, r3
 8006918:	bd80      	pop	{r7, pc}
 800691a:	bf00      	nop
 800691c:	40022000 	.word	0x40022000

08006920 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8006920:	b580      	push	{r7, lr}
 8006922:	b082      	sub	sp, #8
 8006924:	af00      	add	r7, sp, #0
 8006926:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8006928:	4b12      	ldr	r3, [pc, #72]	@ (8006974 <HAL_InitTick+0x54>)
 800692a:	681a      	ldr	r2, [r3, #0]
 800692c:	4b12      	ldr	r3, [pc, #72]	@ (8006978 <HAL_InitTick+0x58>)
 800692e:	781b      	ldrb	r3, [r3, #0]
 8006930:	4619      	mov	r1, r3
 8006932:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8006936:	fbb3 f3f1 	udiv	r3, r3, r1
 800693a:	fbb2 f3f3 	udiv	r3, r2, r3
 800693e:	4618      	mov	r0, r3
 8006940:	f000 f95f 	bl	8006c02 <HAL_SYSTICK_Config>
 8006944:	4603      	mov	r3, r0
 8006946:	2b00      	cmp	r3, #0
 8006948:	d001      	beq.n	800694e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800694a:	2301      	movs	r3, #1
 800694c:	e00e      	b.n	800696c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800694e:	687b      	ldr	r3, [r7, #4]
 8006950:	2b0f      	cmp	r3, #15
 8006952:	d80a      	bhi.n	800696a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8006954:	2200      	movs	r2, #0
 8006956:	6879      	ldr	r1, [r7, #4]
 8006958:	f04f 30ff 	mov.w	r0, #4294967295
 800695c:	f000 f927 	bl	8006bae <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8006960:	4a06      	ldr	r2, [pc, #24]	@ (800697c <HAL_InitTick+0x5c>)
 8006962:	687b      	ldr	r3, [r7, #4]
 8006964:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8006966:	2300      	movs	r3, #0
 8006968:	e000      	b.n	800696c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800696a:	2301      	movs	r3, #1
}
 800696c:	4618      	mov	r0, r3
 800696e:	3708      	adds	r7, #8
 8006970:	46bd      	mov	sp, r7
 8006972:	bd80      	pop	{r7, pc}
 8006974:	20000000 	.word	0x20000000
 8006978:	20000008 	.word	0x20000008
 800697c:	20000004 	.word	0x20000004

08006980 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8006980:	b480      	push	{r7}
 8006982:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8006984:	4b05      	ldr	r3, [pc, #20]	@ (800699c <HAL_IncTick+0x1c>)
 8006986:	781b      	ldrb	r3, [r3, #0]
 8006988:	461a      	mov	r2, r3
 800698a:	4b05      	ldr	r3, [pc, #20]	@ (80069a0 <HAL_IncTick+0x20>)
 800698c:	681b      	ldr	r3, [r3, #0]
 800698e:	4413      	add	r3, r2
 8006990:	4a03      	ldr	r2, [pc, #12]	@ (80069a0 <HAL_IncTick+0x20>)
 8006992:	6013      	str	r3, [r2, #0]
}
 8006994:	bf00      	nop
 8006996:	46bd      	mov	sp, r7
 8006998:	bc80      	pop	{r7}
 800699a:	4770      	bx	lr
 800699c:	20000008 	.word	0x20000008
 80069a0:	20000070 	.word	0x20000070

080069a4 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80069a4:	b480      	push	{r7}
 80069a6:	af00      	add	r7, sp, #0
  return uwTick;
 80069a8:	4b02      	ldr	r3, [pc, #8]	@ (80069b4 <HAL_GetTick+0x10>)
 80069aa:	681b      	ldr	r3, [r3, #0]
}
 80069ac:	4618      	mov	r0, r3
 80069ae:	46bd      	mov	sp, r7
 80069b0:	bc80      	pop	{r7}
 80069b2:	4770      	bx	lr
 80069b4:	20000070 	.word	0x20000070

080069b8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80069b8:	b580      	push	{r7, lr}
 80069ba:	b084      	sub	sp, #16
 80069bc:	af00      	add	r7, sp, #0
 80069be:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80069c0:	f7ff fff0 	bl	80069a4 <HAL_GetTick>
 80069c4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80069c6:	687b      	ldr	r3, [r7, #4]
 80069c8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80069ca:	68fb      	ldr	r3, [r7, #12]
 80069cc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80069d0:	d005      	beq.n	80069de <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80069d2:	4b0a      	ldr	r3, [pc, #40]	@ (80069fc <HAL_Delay+0x44>)
 80069d4:	781b      	ldrb	r3, [r3, #0]
 80069d6:	461a      	mov	r2, r3
 80069d8:	68fb      	ldr	r3, [r7, #12]
 80069da:	4413      	add	r3, r2
 80069dc:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80069de:	bf00      	nop
 80069e0:	f7ff ffe0 	bl	80069a4 <HAL_GetTick>
 80069e4:	4602      	mov	r2, r0
 80069e6:	68bb      	ldr	r3, [r7, #8]
 80069e8:	1ad3      	subs	r3, r2, r3
 80069ea:	68fa      	ldr	r2, [r7, #12]
 80069ec:	429a      	cmp	r2, r3
 80069ee:	d8f7      	bhi.n	80069e0 <HAL_Delay+0x28>
  {
  }
}
 80069f0:	bf00      	nop
 80069f2:	bf00      	nop
 80069f4:	3710      	adds	r7, #16
 80069f6:	46bd      	mov	sp, r7
 80069f8:	bd80      	pop	{r7, pc}
 80069fa:	bf00      	nop
 80069fc:	20000008 	.word	0x20000008

08006a00 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8006a00:	b480      	push	{r7}
 8006a02:	b085      	sub	sp, #20
 8006a04:	af00      	add	r7, sp, #0
 8006a06:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8006a08:	687b      	ldr	r3, [r7, #4]
 8006a0a:	f003 0307 	and.w	r3, r3, #7
 8006a0e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8006a10:	4b0c      	ldr	r3, [pc, #48]	@ (8006a44 <__NVIC_SetPriorityGrouping+0x44>)
 8006a12:	68db      	ldr	r3, [r3, #12]
 8006a14:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8006a16:	68ba      	ldr	r2, [r7, #8]
 8006a18:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8006a1c:	4013      	ands	r3, r2
 8006a1e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8006a20:	68fb      	ldr	r3, [r7, #12]
 8006a22:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8006a24:	68bb      	ldr	r3, [r7, #8]
 8006a26:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8006a28:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8006a2c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8006a30:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8006a32:	4a04      	ldr	r2, [pc, #16]	@ (8006a44 <__NVIC_SetPriorityGrouping+0x44>)
 8006a34:	68bb      	ldr	r3, [r7, #8]
 8006a36:	60d3      	str	r3, [r2, #12]
}
 8006a38:	bf00      	nop
 8006a3a:	3714      	adds	r7, #20
 8006a3c:	46bd      	mov	sp, r7
 8006a3e:	bc80      	pop	{r7}
 8006a40:	4770      	bx	lr
 8006a42:	bf00      	nop
 8006a44:	e000ed00 	.word	0xe000ed00

08006a48 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8006a48:	b480      	push	{r7}
 8006a4a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8006a4c:	4b04      	ldr	r3, [pc, #16]	@ (8006a60 <__NVIC_GetPriorityGrouping+0x18>)
 8006a4e:	68db      	ldr	r3, [r3, #12]
 8006a50:	0a1b      	lsrs	r3, r3, #8
 8006a52:	f003 0307 	and.w	r3, r3, #7
}
 8006a56:	4618      	mov	r0, r3
 8006a58:	46bd      	mov	sp, r7
 8006a5a:	bc80      	pop	{r7}
 8006a5c:	4770      	bx	lr
 8006a5e:	bf00      	nop
 8006a60:	e000ed00 	.word	0xe000ed00

08006a64 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8006a64:	b480      	push	{r7}
 8006a66:	b083      	sub	sp, #12
 8006a68:	af00      	add	r7, sp, #0
 8006a6a:	4603      	mov	r3, r0
 8006a6c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8006a6e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006a72:	2b00      	cmp	r3, #0
 8006a74:	db0b      	blt.n	8006a8e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8006a76:	79fb      	ldrb	r3, [r7, #7]
 8006a78:	f003 021f 	and.w	r2, r3, #31
 8006a7c:	4906      	ldr	r1, [pc, #24]	@ (8006a98 <__NVIC_EnableIRQ+0x34>)
 8006a7e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006a82:	095b      	lsrs	r3, r3, #5
 8006a84:	2001      	movs	r0, #1
 8006a86:	fa00 f202 	lsl.w	r2, r0, r2
 8006a8a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8006a8e:	bf00      	nop
 8006a90:	370c      	adds	r7, #12
 8006a92:	46bd      	mov	sp, r7
 8006a94:	bc80      	pop	{r7}
 8006a96:	4770      	bx	lr
 8006a98:	e000e100 	.word	0xe000e100

08006a9c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8006a9c:	b480      	push	{r7}
 8006a9e:	b083      	sub	sp, #12
 8006aa0:	af00      	add	r7, sp, #0
 8006aa2:	4603      	mov	r3, r0
 8006aa4:	6039      	str	r1, [r7, #0]
 8006aa6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8006aa8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006aac:	2b00      	cmp	r3, #0
 8006aae:	db0a      	blt.n	8006ac6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006ab0:	683b      	ldr	r3, [r7, #0]
 8006ab2:	b2da      	uxtb	r2, r3
 8006ab4:	490c      	ldr	r1, [pc, #48]	@ (8006ae8 <__NVIC_SetPriority+0x4c>)
 8006ab6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006aba:	0112      	lsls	r2, r2, #4
 8006abc:	b2d2      	uxtb	r2, r2
 8006abe:	440b      	add	r3, r1
 8006ac0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8006ac4:	e00a      	b.n	8006adc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006ac6:	683b      	ldr	r3, [r7, #0]
 8006ac8:	b2da      	uxtb	r2, r3
 8006aca:	4908      	ldr	r1, [pc, #32]	@ (8006aec <__NVIC_SetPriority+0x50>)
 8006acc:	79fb      	ldrb	r3, [r7, #7]
 8006ace:	f003 030f 	and.w	r3, r3, #15
 8006ad2:	3b04      	subs	r3, #4
 8006ad4:	0112      	lsls	r2, r2, #4
 8006ad6:	b2d2      	uxtb	r2, r2
 8006ad8:	440b      	add	r3, r1
 8006ada:	761a      	strb	r2, [r3, #24]
}
 8006adc:	bf00      	nop
 8006ade:	370c      	adds	r7, #12
 8006ae0:	46bd      	mov	sp, r7
 8006ae2:	bc80      	pop	{r7}
 8006ae4:	4770      	bx	lr
 8006ae6:	bf00      	nop
 8006ae8:	e000e100 	.word	0xe000e100
 8006aec:	e000ed00 	.word	0xe000ed00

08006af0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8006af0:	b480      	push	{r7}
 8006af2:	b089      	sub	sp, #36	@ 0x24
 8006af4:	af00      	add	r7, sp, #0
 8006af6:	60f8      	str	r0, [r7, #12]
 8006af8:	60b9      	str	r1, [r7, #8]
 8006afa:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8006afc:	68fb      	ldr	r3, [r7, #12]
 8006afe:	f003 0307 	and.w	r3, r3, #7
 8006b02:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8006b04:	69fb      	ldr	r3, [r7, #28]
 8006b06:	f1c3 0307 	rsb	r3, r3, #7
 8006b0a:	2b04      	cmp	r3, #4
 8006b0c:	bf28      	it	cs
 8006b0e:	2304      	movcs	r3, #4
 8006b10:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8006b12:	69fb      	ldr	r3, [r7, #28]
 8006b14:	3304      	adds	r3, #4
 8006b16:	2b06      	cmp	r3, #6
 8006b18:	d902      	bls.n	8006b20 <NVIC_EncodePriority+0x30>
 8006b1a:	69fb      	ldr	r3, [r7, #28]
 8006b1c:	3b03      	subs	r3, #3
 8006b1e:	e000      	b.n	8006b22 <NVIC_EncodePriority+0x32>
 8006b20:	2300      	movs	r3, #0
 8006b22:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8006b24:	f04f 32ff 	mov.w	r2, #4294967295
 8006b28:	69bb      	ldr	r3, [r7, #24]
 8006b2a:	fa02 f303 	lsl.w	r3, r2, r3
 8006b2e:	43da      	mvns	r2, r3
 8006b30:	68bb      	ldr	r3, [r7, #8]
 8006b32:	401a      	ands	r2, r3
 8006b34:	697b      	ldr	r3, [r7, #20]
 8006b36:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8006b38:	f04f 31ff 	mov.w	r1, #4294967295
 8006b3c:	697b      	ldr	r3, [r7, #20]
 8006b3e:	fa01 f303 	lsl.w	r3, r1, r3
 8006b42:	43d9      	mvns	r1, r3
 8006b44:	687b      	ldr	r3, [r7, #4]
 8006b46:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8006b48:	4313      	orrs	r3, r2
         );
}
 8006b4a:	4618      	mov	r0, r3
 8006b4c:	3724      	adds	r7, #36	@ 0x24
 8006b4e:	46bd      	mov	sp, r7
 8006b50:	bc80      	pop	{r7}
 8006b52:	4770      	bx	lr

08006b54 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8006b54:	b580      	push	{r7, lr}
 8006b56:	b082      	sub	sp, #8
 8006b58:	af00      	add	r7, sp, #0
 8006b5a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8006b5c:	687b      	ldr	r3, [r7, #4]
 8006b5e:	3b01      	subs	r3, #1
 8006b60:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8006b64:	d301      	bcc.n	8006b6a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8006b66:	2301      	movs	r3, #1
 8006b68:	e00f      	b.n	8006b8a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8006b6a:	4a0a      	ldr	r2, [pc, #40]	@ (8006b94 <SysTick_Config+0x40>)
 8006b6c:	687b      	ldr	r3, [r7, #4]
 8006b6e:	3b01      	subs	r3, #1
 8006b70:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8006b72:	210f      	movs	r1, #15
 8006b74:	f04f 30ff 	mov.w	r0, #4294967295
 8006b78:	f7ff ff90 	bl	8006a9c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8006b7c:	4b05      	ldr	r3, [pc, #20]	@ (8006b94 <SysTick_Config+0x40>)
 8006b7e:	2200      	movs	r2, #0
 8006b80:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8006b82:	4b04      	ldr	r3, [pc, #16]	@ (8006b94 <SysTick_Config+0x40>)
 8006b84:	2207      	movs	r2, #7
 8006b86:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8006b88:	2300      	movs	r3, #0
}
 8006b8a:	4618      	mov	r0, r3
 8006b8c:	3708      	adds	r7, #8
 8006b8e:	46bd      	mov	sp, r7
 8006b90:	bd80      	pop	{r7, pc}
 8006b92:	bf00      	nop
 8006b94:	e000e010 	.word	0xe000e010

08006b98 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8006b98:	b580      	push	{r7, lr}
 8006b9a:	b082      	sub	sp, #8
 8006b9c:	af00      	add	r7, sp, #0
 8006b9e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8006ba0:	6878      	ldr	r0, [r7, #4]
 8006ba2:	f7ff ff2d 	bl	8006a00 <__NVIC_SetPriorityGrouping>
}
 8006ba6:	bf00      	nop
 8006ba8:	3708      	adds	r7, #8
 8006baa:	46bd      	mov	sp, r7
 8006bac:	bd80      	pop	{r7, pc}

08006bae <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8006bae:	b580      	push	{r7, lr}
 8006bb0:	b086      	sub	sp, #24
 8006bb2:	af00      	add	r7, sp, #0
 8006bb4:	4603      	mov	r3, r0
 8006bb6:	60b9      	str	r1, [r7, #8]
 8006bb8:	607a      	str	r2, [r7, #4]
 8006bba:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8006bbc:	2300      	movs	r3, #0
 8006bbe:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8006bc0:	f7ff ff42 	bl	8006a48 <__NVIC_GetPriorityGrouping>
 8006bc4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8006bc6:	687a      	ldr	r2, [r7, #4]
 8006bc8:	68b9      	ldr	r1, [r7, #8]
 8006bca:	6978      	ldr	r0, [r7, #20]
 8006bcc:	f7ff ff90 	bl	8006af0 <NVIC_EncodePriority>
 8006bd0:	4602      	mov	r2, r0
 8006bd2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8006bd6:	4611      	mov	r1, r2
 8006bd8:	4618      	mov	r0, r3
 8006bda:	f7ff ff5f 	bl	8006a9c <__NVIC_SetPriority>
}
 8006bde:	bf00      	nop
 8006be0:	3718      	adds	r7, #24
 8006be2:	46bd      	mov	sp, r7
 8006be4:	bd80      	pop	{r7, pc}

08006be6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8006be6:	b580      	push	{r7, lr}
 8006be8:	b082      	sub	sp, #8
 8006bea:	af00      	add	r7, sp, #0
 8006bec:	4603      	mov	r3, r0
 8006bee:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8006bf0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006bf4:	4618      	mov	r0, r3
 8006bf6:	f7ff ff35 	bl	8006a64 <__NVIC_EnableIRQ>
}
 8006bfa:	bf00      	nop
 8006bfc:	3708      	adds	r7, #8
 8006bfe:	46bd      	mov	sp, r7
 8006c00:	bd80      	pop	{r7, pc}

08006c02 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8006c02:	b580      	push	{r7, lr}
 8006c04:	b082      	sub	sp, #8
 8006c06:	af00      	add	r7, sp, #0
 8006c08:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8006c0a:	6878      	ldr	r0, [r7, #4]
 8006c0c:	f7ff ffa2 	bl	8006b54 <SysTick_Config>
 8006c10:	4603      	mov	r3, r0
}
 8006c12:	4618      	mov	r0, r3
 8006c14:	3708      	adds	r7, #8
 8006c16:	46bd      	mov	sp, r7
 8006c18:	bd80      	pop	{r7, pc}

08006c1a <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8006c1a:	b480      	push	{r7}
 8006c1c:	b085      	sub	sp, #20
 8006c1e:	af00      	add	r7, sp, #0
 8006c20:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006c22:	2300      	movs	r3, #0
 8006c24:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8006c26:	687b      	ldr	r3, [r7, #4]
 8006c28:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8006c2c:	b2db      	uxtb	r3, r3
 8006c2e:	2b02      	cmp	r3, #2
 8006c30:	d008      	beq.n	8006c44 <HAL_DMA_Abort+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8006c32:	687b      	ldr	r3, [r7, #4]
 8006c34:	2204      	movs	r2, #4
 8006c36:	639a      	str	r2, [r3, #56]	@ 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8006c38:	687b      	ldr	r3, [r7, #4]
 8006c3a:	2200      	movs	r2, #0
 8006c3c:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 8006c40:	2301      	movs	r3, #1
 8006c42:	e020      	b.n	8006c86 <HAL_DMA_Abort+0x6c>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8006c44:	687b      	ldr	r3, [r7, #4]
 8006c46:	681b      	ldr	r3, [r3, #0]
 8006c48:	681a      	ldr	r2, [r3, #0]
 8006c4a:	687b      	ldr	r3, [r7, #4]
 8006c4c:	681b      	ldr	r3, [r3, #0]
 8006c4e:	f022 020e 	bic.w	r2, r2, #14
 8006c52:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8006c54:	687b      	ldr	r3, [r7, #4]
 8006c56:	681b      	ldr	r3, [r3, #0]
 8006c58:	681a      	ldr	r2, [r3, #0]
 8006c5a:	687b      	ldr	r3, [r7, #4]
 8006c5c:	681b      	ldr	r3, [r3, #0]
 8006c5e:	f022 0201 	bic.w	r2, r2, #1
 8006c62:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8006c64:	687b      	ldr	r3, [r7, #4]
 8006c66:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8006c68:	687b      	ldr	r3, [r7, #4]
 8006c6a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006c6c:	2101      	movs	r1, #1
 8006c6e:	fa01 f202 	lsl.w	r2, r1, r2
 8006c72:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8006c74:	687b      	ldr	r3, [r7, #4]
 8006c76:	2201      	movs	r2, #1
 8006c78:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 8006c7c:	687b      	ldr	r3, [r7, #4]
 8006c7e:	2200      	movs	r2, #0
 8006c80:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 8006c84:	7bfb      	ldrb	r3, [r7, #15]
}
 8006c86:	4618      	mov	r0, r3
 8006c88:	3714      	adds	r7, #20
 8006c8a:	46bd      	mov	sp, r7
 8006c8c:	bc80      	pop	{r7}
 8006c8e:	4770      	bx	lr

08006c90 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8006c90:	b580      	push	{r7, lr}
 8006c92:	b084      	sub	sp, #16
 8006c94:	af00      	add	r7, sp, #0
 8006c96:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006c98:	2300      	movs	r3, #0
 8006c9a:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8006c9c:	687b      	ldr	r3, [r7, #4]
 8006c9e:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8006ca2:	b2db      	uxtb	r3, r3
 8006ca4:	2b02      	cmp	r3, #2
 8006ca6:	d005      	beq.n	8006cb4 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8006ca8:	687b      	ldr	r3, [r7, #4]
 8006caa:	2204      	movs	r2, #4
 8006cac:	639a      	str	r2, [r3, #56]	@ 0x38
        
    status = HAL_ERROR;
 8006cae:	2301      	movs	r3, #1
 8006cb0:	73fb      	strb	r3, [r7, #15]
 8006cb2:	e051      	b.n	8006d58 <HAL_DMA_Abort_IT+0xc8>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8006cb4:	687b      	ldr	r3, [r7, #4]
 8006cb6:	681b      	ldr	r3, [r3, #0]
 8006cb8:	681a      	ldr	r2, [r3, #0]
 8006cba:	687b      	ldr	r3, [r7, #4]
 8006cbc:	681b      	ldr	r3, [r3, #0]
 8006cbe:	f022 020e 	bic.w	r2, r2, #14
 8006cc2:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8006cc4:	687b      	ldr	r3, [r7, #4]
 8006cc6:	681b      	ldr	r3, [r3, #0]
 8006cc8:	681a      	ldr	r2, [r3, #0]
 8006cca:	687b      	ldr	r3, [r7, #4]
 8006ccc:	681b      	ldr	r3, [r3, #0]
 8006cce:	f022 0201 	bic.w	r2, r2, #1
 8006cd2:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8006cd4:	687b      	ldr	r3, [r7, #4]
 8006cd6:	681b      	ldr	r3, [r3, #0]
 8006cd8:	4a22      	ldr	r2, [pc, #136]	@ (8006d64 <HAL_DMA_Abort_IT+0xd4>)
 8006cda:	4293      	cmp	r3, r2
 8006cdc:	d029      	beq.n	8006d32 <HAL_DMA_Abort_IT+0xa2>
 8006cde:	687b      	ldr	r3, [r7, #4]
 8006ce0:	681b      	ldr	r3, [r3, #0]
 8006ce2:	4a21      	ldr	r2, [pc, #132]	@ (8006d68 <HAL_DMA_Abort_IT+0xd8>)
 8006ce4:	4293      	cmp	r3, r2
 8006ce6:	d022      	beq.n	8006d2e <HAL_DMA_Abort_IT+0x9e>
 8006ce8:	687b      	ldr	r3, [r7, #4]
 8006cea:	681b      	ldr	r3, [r3, #0]
 8006cec:	4a1f      	ldr	r2, [pc, #124]	@ (8006d6c <HAL_DMA_Abort_IT+0xdc>)
 8006cee:	4293      	cmp	r3, r2
 8006cf0:	d01a      	beq.n	8006d28 <HAL_DMA_Abort_IT+0x98>
 8006cf2:	687b      	ldr	r3, [r7, #4]
 8006cf4:	681b      	ldr	r3, [r3, #0]
 8006cf6:	4a1e      	ldr	r2, [pc, #120]	@ (8006d70 <HAL_DMA_Abort_IT+0xe0>)
 8006cf8:	4293      	cmp	r3, r2
 8006cfa:	d012      	beq.n	8006d22 <HAL_DMA_Abort_IT+0x92>
 8006cfc:	687b      	ldr	r3, [r7, #4]
 8006cfe:	681b      	ldr	r3, [r3, #0]
 8006d00:	4a1c      	ldr	r2, [pc, #112]	@ (8006d74 <HAL_DMA_Abort_IT+0xe4>)
 8006d02:	4293      	cmp	r3, r2
 8006d04:	d00a      	beq.n	8006d1c <HAL_DMA_Abort_IT+0x8c>
 8006d06:	687b      	ldr	r3, [r7, #4]
 8006d08:	681b      	ldr	r3, [r3, #0]
 8006d0a:	4a1b      	ldr	r2, [pc, #108]	@ (8006d78 <HAL_DMA_Abort_IT+0xe8>)
 8006d0c:	4293      	cmp	r3, r2
 8006d0e:	d102      	bne.n	8006d16 <HAL_DMA_Abort_IT+0x86>
 8006d10:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8006d14:	e00e      	b.n	8006d34 <HAL_DMA_Abort_IT+0xa4>
 8006d16:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8006d1a:	e00b      	b.n	8006d34 <HAL_DMA_Abort_IT+0xa4>
 8006d1c:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8006d20:	e008      	b.n	8006d34 <HAL_DMA_Abort_IT+0xa4>
 8006d22:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8006d26:	e005      	b.n	8006d34 <HAL_DMA_Abort_IT+0xa4>
 8006d28:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8006d2c:	e002      	b.n	8006d34 <HAL_DMA_Abort_IT+0xa4>
 8006d2e:	2310      	movs	r3, #16
 8006d30:	e000      	b.n	8006d34 <HAL_DMA_Abort_IT+0xa4>
 8006d32:	2301      	movs	r3, #1
 8006d34:	4a11      	ldr	r2, [pc, #68]	@ (8006d7c <HAL_DMA_Abort_IT+0xec>)
 8006d36:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8006d38:	687b      	ldr	r3, [r7, #4]
 8006d3a:	2201      	movs	r2, #1
 8006d3c:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8006d40:	687b      	ldr	r3, [r7, #4]
 8006d42:	2200      	movs	r2, #0
 8006d44:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8006d48:	687b      	ldr	r3, [r7, #4]
 8006d4a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006d4c:	2b00      	cmp	r3, #0
 8006d4e:	d003      	beq.n	8006d58 <HAL_DMA_Abort_IT+0xc8>
    {
      hdma->XferAbortCallback(hdma);
 8006d50:	687b      	ldr	r3, [r7, #4]
 8006d52:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006d54:	6878      	ldr	r0, [r7, #4]
 8006d56:	4798      	blx	r3
    } 
  }
  return status;
 8006d58:	7bfb      	ldrb	r3, [r7, #15]
}
 8006d5a:	4618      	mov	r0, r3
 8006d5c:	3710      	adds	r7, #16
 8006d5e:	46bd      	mov	sp, r7
 8006d60:	bd80      	pop	{r7, pc}
 8006d62:	bf00      	nop
 8006d64:	40020008 	.word	0x40020008
 8006d68:	4002001c 	.word	0x4002001c
 8006d6c:	40020030 	.word	0x40020030
 8006d70:	40020044 	.word	0x40020044
 8006d74:	40020058 	.word	0x40020058
 8006d78:	4002006c 	.word	0x4002006c
 8006d7c:	40020000 	.word	0x40020000

08006d80 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8006d80:	b480      	push	{r7}
 8006d82:	b08b      	sub	sp, #44	@ 0x2c
 8006d84:	af00      	add	r7, sp, #0
 8006d86:	6078      	str	r0, [r7, #4]
 8006d88:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8006d8a:	2300      	movs	r3, #0
 8006d8c:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8006d8e:	2300      	movs	r3, #0
 8006d90:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8006d92:	e169      	b.n	8007068 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8006d94:	2201      	movs	r2, #1
 8006d96:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006d98:	fa02 f303 	lsl.w	r3, r2, r3
 8006d9c:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8006d9e:	683b      	ldr	r3, [r7, #0]
 8006da0:	681b      	ldr	r3, [r3, #0]
 8006da2:	69fa      	ldr	r2, [r7, #28]
 8006da4:	4013      	ands	r3, r2
 8006da6:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8006da8:	69ba      	ldr	r2, [r7, #24]
 8006daa:	69fb      	ldr	r3, [r7, #28]
 8006dac:	429a      	cmp	r2, r3
 8006dae:	f040 8158 	bne.w	8007062 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8006db2:	683b      	ldr	r3, [r7, #0]
 8006db4:	685b      	ldr	r3, [r3, #4]
 8006db6:	4a9a      	ldr	r2, [pc, #616]	@ (8007020 <HAL_GPIO_Init+0x2a0>)
 8006db8:	4293      	cmp	r3, r2
 8006dba:	d05e      	beq.n	8006e7a <HAL_GPIO_Init+0xfa>
 8006dbc:	4a98      	ldr	r2, [pc, #608]	@ (8007020 <HAL_GPIO_Init+0x2a0>)
 8006dbe:	4293      	cmp	r3, r2
 8006dc0:	d875      	bhi.n	8006eae <HAL_GPIO_Init+0x12e>
 8006dc2:	4a98      	ldr	r2, [pc, #608]	@ (8007024 <HAL_GPIO_Init+0x2a4>)
 8006dc4:	4293      	cmp	r3, r2
 8006dc6:	d058      	beq.n	8006e7a <HAL_GPIO_Init+0xfa>
 8006dc8:	4a96      	ldr	r2, [pc, #600]	@ (8007024 <HAL_GPIO_Init+0x2a4>)
 8006dca:	4293      	cmp	r3, r2
 8006dcc:	d86f      	bhi.n	8006eae <HAL_GPIO_Init+0x12e>
 8006dce:	4a96      	ldr	r2, [pc, #600]	@ (8007028 <HAL_GPIO_Init+0x2a8>)
 8006dd0:	4293      	cmp	r3, r2
 8006dd2:	d052      	beq.n	8006e7a <HAL_GPIO_Init+0xfa>
 8006dd4:	4a94      	ldr	r2, [pc, #592]	@ (8007028 <HAL_GPIO_Init+0x2a8>)
 8006dd6:	4293      	cmp	r3, r2
 8006dd8:	d869      	bhi.n	8006eae <HAL_GPIO_Init+0x12e>
 8006dda:	4a94      	ldr	r2, [pc, #592]	@ (800702c <HAL_GPIO_Init+0x2ac>)
 8006ddc:	4293      	cmp	r3, r2
 8006dde:	d04c      	beq.n	8006e7a <HAL_GPIO_Init+0xfa>
 8006de0:	4a92      	ldr	r2, [pc, #584]	@ (800702c <HAL_GPIO_Init+0x2ac>)
 8006de2:	4293      	cmp	r3, r2
 8006de4:	d863      	bhi.n	8006eae <HAL_GPIO_Init+0x12e>
 8006de6:	4a92      	ldr	r2, [pc, #584]	@ (8007030 <HAL_GPIO_Init+0x2b0>)
 8006de8:	4293      	cmp	r3, r2
 8006dea:	d046      	beq.n	8006e7a <HAL_GPIO_Init+0xfa>
 8006dec:	4a90      	ldr	r2, [pc, #576]	@ (8007030 <HAL_GPIO_Init+0x2b0>)
 8006dee:	4293      	cmp	r3, r2
 8006df0:	d85d      	bhi.n	8006eae <HAL_GPIO_Init+0x12e>
 8006df2:	2b12      	cmp	r3, #18
 8006df4:	d82a      	bhi.n	8006e4c <HAL_GPIO_Init+0xcc>
 8006df6:	2b12      	cmp	r3, #18
 8006df8:	d859      	bhi.n	8006eae <HAL_GPIO_Init+0x12e>
 8006dfa:	a201      	add	r2, pc, #4	@ (adr r2, 8006e00 <HAL_GPIO_Init+0x80>)
 8006dfc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006e00:	08006e7b 	.word	0x08006e7b
 8006e04:	08006e55 	.word	0x08006e55
 8006e08:	08006e67 	.word	0x08006e67
 8006e0c:	08006ea9 	.word	0x08006ea9
 8006e10:	08006eaf 	.word	0x08006eaf
 8006e14:	08006eaf 	.word	0x08006eaf
 8006e18:	08006eaf 	.word	0x08006eaf
 8006e1c:	08006eaf 	.word	0x08006eaf
 8006e20:	08006eaf 	.word	0x08006eaf
 8006e24:	08006eaf 	.word	0x08006eaf
 8006e28:	08006eaf 	.word	0x08006eaf
 8006e2c:	08006eaf 	.word	0x08006eaf
 8006e30:	08006eaf 	.word	0x08006eaf
 8006e34:	08006eaf 	.word	0x08006eaf
 8006e38:	08006eaf 	.word	0x08006eaf
 8006e3c:	08006eaf 	.word	0x08006eaf
 8006e40:	08006eaf 	.word	0x08006eaf
 8006e44:	08006e5d 	.word	0x08006e5d
 8006e48:	08006e71 	.word	0x08006e71
 8006e4c:	4a79      	ldr	r2, [pc, #484]	@ (8007034 <HAL_GPIO_Init+0x2b4>)
 8006e4e:	4293      	cmp	r3, r2
 8006e50:	d013      	beq.n	8006e7a <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8006e52:	e02c      	b.n	8006eae <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8006e54:	683b      	ldr	r3, [r7, #0]
 8006e56:	68db      	ldr	r3, [r3, #12]
 8006e58:	623b      	str	r3, [r7, #32]
          break;
 8006e5a:	e029      	b.n	8006eb0 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8006e5c:	683b      	ldr	r3, [r7, #0]
 8006e5e:	68db      	ldr	r3, [r3, #12]
 8006e60:	3304      	adds	r3, #4
 8006e62:	623b      	str	r3, [r7, #32]
          break;
 8006e64:	e024      	b.n	8006eb0 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8006e66:	683b      	ldr	r3, [r7, #0]
 8006e68:	68db      	ldr	r3, [r3, #12]
 8006e6a:	3308      	adds	r3, #8
 8006e6c:	623b      	str	r3, [r7, #32]
          break;
 8006e6e:	e01f      	b.n	8006eb0 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8006e70:	683b      	ldr	r3, [r7, #0]
 8006e72:	68db      	ldr	r3, [r3, #12]
 8006e74:	330c      	adds	r3, #12
 8006e76:	623b      	str	r3, [r7, #32]
          break;
 8006e78:	e01a      	b.n	8006eb0 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8006e7a:	683b      	ldr	r3, [r7, #0]
 8006e7c:	689b      	ldr	r3, [r3, #8]
 8006e7e:	2b00      	cmp	r3, #0
 8006e80:	d102      	bne.n	8006e88 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8006e82:	2304      	movs	r3, #4
 8006e84:	623b      	str	r3, [r7, #32]
          break;
 8006e86:	e013      	b.n	8006eb0 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8006e88:	683b      	ldr	r3, [r7, #0]
 8006e8a:	689b      	ldr	r3, [r3, #8]
 8006e8c:	2b01      	cmp	r3, #1
 8006e8e:	d105      	bne.n	8006e9c <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8006e90:	2308      	movs	r3, #8
 8006e92:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8006e94:	687b      	ldr	r3, [r7, #4]
 8006e96:	69fa      	ldr	r2, [r7, #28]
 8006e98:	611a      	str	r2, [r3, #16]
          break;
 8006e9a:	e009      	b.n	8006eb0 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8006e9c:	2308      	movs	r3, #8
 8006e9e:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8006ea0:	687b      	ldr	r3, [r7, #4]
 8006ea2:	69fa      	ldr	r2, [r7, #28]
 8006ea4:	615a      	str	r2, [r3, #20]
          break;
 8006ea6:	e003      	b.n	8006eb0 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8006ea8:	2300      	movs	r3, #0
 8006eaa:	623b      	str	r3, [r7, #32]
          break;
 8006eac:	e000      	b.n	8006eb0 <HAL_GPIO_Init+0x130>
          break;
 8006eae:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8006eb0:	69bb      	ldr	r3, [r7, #24]
 8006eb2:	2bff      	cmp	r3, #255	@ 0xff
 8006eb4:	d801      	bhi.n	8006eba <HAL_GPIO_Init+0x13a>
 8006eb6:	687b      	ldr	r3, [r7, #4]
 8006eb8:	e001      	b.n	8006ebe <HAL_GPIO_Init+0x13e>
 8006eba:	687b      	ldr	r3, [r7, #4]
 8006ebc:	3304      	adds	r3, #4
 8006ebe:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8006ec0:	69bb      	ldr	r3, [r7, #24]
 8006ec2:	2bff      	cmp	r3, #255	@ 0xff
 8006ec4:	d802      	bhi.n	8006ecc <HAL_GPIO_Init+0x14c>
 8006ec6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006ec8:	009b      	lsls	r3, r3, #2
 8006eca:	e002      	b.n	8006ed2 <HAL_GPIO_Init+0x152>
 8006ecc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006ece:	3b08      	subs	r3, #8
 8006ed0:	009b      	lsls	r3, r3, #2
 8006ed2:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8006ed4:	697b      	ldr	r3, [r7, #20]
 8006ed6:	681a      	ldr	r2, [r3, #0]
 8006ed8:	210f      	movs	r1, #15
 8006eda:	693b      	ldr	r3, [r7, #16]
 8006edc:	fa01 f303 	lsl.w	r3, r1, r3
 8006ee0:	43db      	mvns	r3, r3
 8006ee2:	401a      	ands	r2, r3
 8006ee4:	6a39      	ldr	r1, [r7, #32]
 8006ee6:	693b      	ldr	r3, [r7, #16]
 8006ee8:	fa01 f303 	lsl.w	r3, r1, r3
 8006eec:	431a      	orrs	r2, r3
 8006eee:	697b      	ldr	r3, [r7, #20]
 8006ef0:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8006ef2:	683b      	ldr	r3, [r7, #0]
 8006ef4:	685b      	ldr	r3, [r3, #4]
 8006ef6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006efa:	2b00      	cmp	r3, #0
 8006efc:	f000 80b1 	beq.w	8007062 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8006f00:	4b4d      	ldr	r3, [pc, #308]	@ (8007038 <HAL_GPIO_Init+0x2b8>)
 8006f02:	699b      	ldr	r3, [r3, #24]
 8006f04:	4a4c      	ldr	r2, [pc, #304]	@ (8007038 <HAL_GPIO_Init+0x2b8>)
 8006f06:	f043 0301 	orr.w	r3, r3, #1
 8006f0a:	6193      	str	r3, [r2, #24]
 8006f0c:	4b4a      	ldr	r3, [pc, #296]	@ (8007038 <HAL_GPIO_Init+0x2b8>)
 8006f0e:	699b      	ldr	r3, [r3, #24]
 8006f10:	f003 0301 	and.w	r3, r3, #1
 8006f14:	60bb      	str	r3, [r7, #8]
 8006f16:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8006f18:	4a48      	ldr	r2, [pc, #288]	@ (800703c <HAL_GPIO_Init+0x2bc>)
 8006f1a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006f1c:	089b      	lsrs	r3, r3, #2
 8006f1e:	3302      	adds	r3, #2
 8006f20:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006f24:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8006f26:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006f28:	f003 0303 	and.w	r3, r3, #3
 8006f2c:	009b      	lsls	r3, r3, #2
 8006f2e:	220f      	movs	r2, #15
 8006f30:	fa02 f303 	lsl.w	r3, r2, r3
 8006f34:	43db      	mvns	r3, r3
 8006f36:	68fa      	ldr	r2, [r7, #12]
 8006f38:	4013      	ands	r3, r2
 8006f3a:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8006f3c:	687b      	ldr	r3, [r7, #4]
 8006f3e:	4a40      	ldr	r2, [pc, #256]	@ (8007040 <HAL_GPIO_Init+0x2c0>)
 8006f40:	4293      	cmp	r3, r2
 8006f42:	d013      	beq.n	8006f6c <HAL_GPIO_Init+0x1ec>
 8006f44:	687b      	ldr	r3, [r7, #4]
 8006f46:	4a3f      	ldr	r2, [pc, #252]	@ (8007044 <HAL_GPIO_Init+0x2c4>)
 8006f48:	4293      	cmp	r3, r2
 8006f4a:	d00d      	beq.n	8006f68 <HAL_GPIO_Init+0x1e8>
 8006f4c:	687b      	ldr	r3, [r7, #4]
 8006f4e:	4a3e      	ldr	r2, [pc, #248]	@ (8007048 <HAL_GPIO_Init+0x2c8>)
 8006f50:	4293      	cmp	r3, r2
 8006f52:	d007      	beq.n	8006f64 <HAL_GPIO_Init+0x1e4>
 8006f54:	687b      	ldr	r3, [r7, #4]
 8006f56:	4a3d      	ldr	r2, [pc, #244]	@ (800704c <HAL_GPIO_Init+0x2cc>)
 8006f58:	4293      	cmp	r3, r2
 8006f5a:	d101      	bne.n	8006f60 <HAL_GPIO_Init+0x1e0>
 8006f5c:	2303      	movs	r3, #3
 8006f5e:	e006      	b.n	8006f6e <HAL_GPIO_Init+0x1ee>
 8006f60:	2304      	movs	r3, #4
 8006f62:	e004      	b.n	8006f6e <HAL_GPIO_Init+0x1ee>
 8006f64:	2302      	movs	r3, #2
 8006f66:	e002      	b.n	8006f6e <HAL_GPIO_Init+0x1ee>
 8006f68:	2301      	movs	r3, #1
 8006f6a:	e000      	b.n	8006f6e <HAL_GPIO_Init+0x1ee>
 8006f6c:	2300      	movs	r3, #0
 8006f6e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006f70:	f002 0203 	and.w	r2, r2, #3
 8006f74:	0092      	lsls	r2, r2, #2
 8006f76:	4093      	lsls	r3, r2
 8006f78:	68fa      	ldr	r2, [r7, #12]
 8006f7a:	4313      	orrs	r3, r2
 8006f7c:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8006f7e:	492f      	ldr	r1, [pc, #188]	@ (800703c <HAL_GPIO_Init+0x2bc>)
 8006f80:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006f82:	089b      	lsrs	r3, r3, #2
 8006f84:	3302      	adds	r3, #2
 8006f86:	68fa      	ldr	r2, [r7, #12]
 8006f88:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8006f8c:	683b      	ldr	r3, [r7, #0]
 8006f8e:	685b      	ldr	r3, [r3, #4]
 8006f90:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8006f94:	2b00      	cmp	r3, #0
 8006f96:	d006      	beq.n	8006fa6 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8006f98:	4b2d      	ldr	r3, [pc, #180]	@ (8007050 <HAL_GPIO_Init+0x2d0>)
 8006f9a:	689a      	ldr	r2, [r3, #8]
 8006f9c:	492c      	ldr	r1, [pc, #176]	@ (8007050 <HAL_GPIO_Init+0x2d0>)
 8006f9e:	69bb      	ldr	r3, [r7, #24]
 8006fa0:	4313      	orrs	r3, r2
 8006fa2:	608b      	str	r3, [r1, #8]
 8006fa4:	e006      	b.n	8006fb4 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8006fa6:	4b2a      	ldr	r3, [pc, #168]	@ (8007050 <HAL_GPIO_Init+0x2d0>)
 8006fa8:	689a      	ldr	r2, [r3, #8]
 8006faa:	69bb      	ldr	r3, [r7, #24]
 8006fac:	43db      	mvns	r3, r3
 8006fae:	4928      	ldr	r1, [pc, #160]	@ (8007050 <HAL_GPIO_Init+0x2d0>)
 8006fb0:	4013      	ands	r3, r2
 8006fb2:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8006fb4:	683b      	ldr	r3, [r7, #0]
 8006fb6:	685b      	ldr	r3, [r3, #4]
 8006fb8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8006fbc:	2b00      	cmp	r3, #0
 8006fbe:	d006      	beq.n	8006fce <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8006fc0:	4b23      	ldr	r3, [pc, #140]	@ (8007050 <HAL_GPIO_Init+0x2d0>)
 8006fc2:	68da      	ldr	r2, [r3, #12]
 8006fc4:	4922      	ldr	r1, [pc, #136]	@ (8007050 <HAL_GPIO_Init+0x2d0>)
 8006fc6:	69bb      	ldr	r3, [r7, #24]
 8006fc8:	4313      	orrs	r3, r2
 8006fca:	60cb      	str	r3, [r1, #12]
 8006fcc:	e006      	b.n	8006fdc <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8006fce:	4b20      	ldr	r3, [pc, #128]	@ (8007050 <HAL_GPIO_Init+0x2d0>)
 8006fd0:	68da      	ldr	r2, [r3, #12]
 8006fd2:	69bb      	ldr	r3, [r7, #24]
 8006fd4:	43db      	mvns	r3, r3
 8006fd6:	491e      	ldr	r1, [pc, #120]	@ (8007050 <HAL_GPIO_Init+0x2d0>)
 8006fd8:	4013      	ands	r3, r2
 8006fda:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8006fdc:	683b      	ldr	r3, [r7, #0]
 8006fde:	685b      	ldr	r3, [r3, #4]
 8006fe0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006fe4:	2b00      	cmp	r3, #0
 8006fe6:	d006      	beq.n	8006ff6 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8006fe8:	4b19      	ldr	r3, [pc, #100]	@ (8007050 <HAL_GPIO_Init+0x2d0>)
 8006fea:	685a      	ldr	r2, [r3, #4]
 8006fec:	4918      	ldr	r1, [pc, #96]	@ (8007050 <HAL_GPIO_Init+0x2d0>)
 8006fee:	69bb      	ldr	r3, [r7, #24]
 8006ff0:	4313      	orrs	r3, r2
 8006ff2:	604b      	str	r3, [r1, #4]
 8006ff4:	e006      	b.n	8007004 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8006ff6:	4b16      	ldr	r3, [pc, #88]	@ (8007050 <HAL_GPIO_Init+0x2d0>)
 8006ff8:	685a      	ldr	r2, [r3, #4]
 8006ffa:	69bb      	ldr	r3, [r7, #24]
 8006ffc:	43db      	mvns	r3, r3
 8006ffe:	4914      	ldr	r1, [pc, #80]	@ (8007050 <HAL_GPIO_Init+0x2d0>)
 8007000:	4013      	ands	r3, r2
 8007002:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8007004:	683b      	ldr	r3, [r7, #0]
 8007006:	685b      	ldr	r3, [r3, #4]
 8007008:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800700c:	2b00      	cmp	r3, #0
 800700e:	d021      	beq.n	8007054 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8007010:	4b0f      	ldr	r3, [pc, #60]	@ (8007050 <HAL_GPIO_Init+0x2d0>)
 8007012:	681a      	ldr	r2, [r3, #0]
 8007014:	490e      	ldr	r1, [pc, #56]	@ (8007050 <HAL_GPIO_Init+0x2d0>)
 8007016:	69bb      	ldr	r3, [r7, #24]
 8007018:	4313      	orrs	r3, r2
 800701a:	600b      	str	r3, [r1, #0]
 800701c:	e021      	b.n	8007062 <HAL_GPIO_Init+0x2e2>
 800701e:	bf00      	nop
 8007020:	10320000 	.word	0x10320000
 8007024:	10310000 	.word	0x10310000
 8007028:	10220000 	.word	0x10220000
 800702c:	10210000 	.word	0x10210000
 8007030:	10120000 	.word	0x10120000
 8007034:	10110000 	.word	0x10110000
 8007038:	40021000 	.word	0x40021000
 800703c:	40010000 	.word	0x40010000
 8007040:	40010800 	.word	0x40010800
 8007044:	40010c00 	.word	0x40010c00
 8007048:	40011000 	.word	0x40011000
 800704c:	40011400 	.word	0x40011400
 8007050:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8007054:	4b0b      	ldr	r3, [pc, #44]	@ (8007084 <HAL_GPIO_Init+0x304>)
 8007056:	681a      	ldr	r2, [r3, #0]
 8007058:	69bb      	ldr	r3, [r7, #24]
 800705a:	43db      	mvns	r3, r3
 800705c:	4909      	ldr	r1, [pc, #36]	@ (8007084 <HAL_GPIO_Init+0x304>)
 800705e:	4013      	ands	r3, r2
 8007060:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8007062:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007064:	3301      	adds	r3, #1
 8007066:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8007068:	683b      	ldr	r3, [r7, #0]
 800706a:	681a      	ldr	r2, [r3, #0]
 800706c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800706e:	fa22 f303 	lsr.w	r3, r2, r3
 8007072:	2b00      	cmp	r3, #0
 8007074:	f47f ae8e 	bne.w	8006d94 <HAL_GPIO_Init+0x14>
  }
}
 8007078:	bf00      	nop
 800707a:	bf00      	nop
 800707c:	372c      	adds	r7, #44	@ 0x2c
 800707e:	46bd      	mov	sp, r7
 8007080:	bc80      	pop	{r7}
 8007082:	4770      	bx	lr
 8007084:	40010400 	.word	0x40010400

08007088 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8007088:	b480      	push	{r7}
 800708a:	b083      	sub	sp, #12
 800708c:	af00      	add	r7, sp, #0
 800708e:	6078      	str	r0, [r7, #4]
 8007090:	460b      	mov	r3, r1
 8007092:	807b      	strh	r3, [r7, #2]
 8007094:	4613      	mov	r3, r2
 8007096:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8007098:	787b      	ldrb	r3, [r7, #1]
 800709a:	2b00      	cmp	r3, #0
 800709c:	d003      	beq.n	80070a6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800709e:	887a      	ldrh	r2, [r7, #2]
 80070a0:	687b      	ldr	r3, [r7, #4]
 80070a2:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 80070a4:	e003      	b.n	80070ae <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 80070a6:	887b      	ldrh	r3, [r7, #2]
 80070a8:	041a      	lsls	r2, r3, #16
 80070aa:	687b      	ldr	r3, [r7, #4]
 80070ac:	611a      	str	r2, [r3, #16]
}
 80070ae:	bf00      	nop
 80070b0:	370c      	adds	r7, #12
 80070b2:	46bd      	mov	sp, r7
 80070b4:	bc80      	pop	{r7}
 80070b6:	4770      	bx	lr

080070b8 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80070b8:	b580      	push	{r7, lr}
 80070ba:	b086      	sub	sp, #24
 80070bc:	af00      	add	r7, sp, #0
 80070be:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80070c0:	687b      	ldr	r3, [r7, #4]
 80070c2:	2b00      	cmp	r3, #0
 80070c4:	d101      	bne.n	80070ca <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80070c6:	2301      	movs	r3, #1
 80070c8:	e272      	b.n	80075b0 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80070ca:	687b      	ldr	r3, [r7, #4]
 80070cc:	681b      	ldr	r3, [r3, #0]
 80070ce:	f003 0301 	and.w	r3, r3, #1
 80070d2:	2b00      	cmp	r3, #0
 80070d4:	f000 8087 	beq.w	80071e6 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80070d8:	4b92      	ldr	r3, [pc, #584]	@ (8007324 <HAL_RCC_OscConfig+0x26c>)
 80070da:	685b      	ldr	r3, [r3, #4]
 80070dc:	f003 030c 	and.w	r3, r3, #12
 80070e0:	2b04      	cmp	r3, #4
 80070e2:	d00c      	beq.n	80070fe <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80070e4:	4b8f      	ldr	r3, [pc, #572]	@ (8007324 <HAL_RCC_OscConfig+0x26c>)
 80070e6:	685b      	ldr	r3, [r3, #4]
 80070e8:	f003 030c 	and.w	r3, r3, #12
 80070ec:	2b08      	cmp	r3, #8
 80070ee:	d112      	bne.n	8007116 <HAL_RCC_OscConfig+0x5e>
 80070f0:	4b8c      	ldr	r3, [pc, #560]	@ (8007324 <HAL_RCC_OscConfig+0x26c>)
 80070f2:	685b      	ldr	r3, [r3, #4]
 80070f4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80070f8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80070fc:	d10b      	bne.n	8007116 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80070fe:	4b89      	ldr	r3, [pc, #548]	@ (8007324 <HAL_RCC_OscConfig+0x26c>)
 8007100:	681b      	ldr	r3, [r3, #0]
 8007102:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007106:	2b00      	cmp	r3, #0
 8007108:	d06c      	beq.n	80071e4 <HAL_RCC_OscConfig+0x12c>
 800710a:	687b      	ldr	r3, [r7, #4]
 800710c:	685b      	ldr	r3, [r3, #4]
 800710e:	2b00      	cmp	r3, #0
 8007110:	d168      	bne.n	80071e4 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8007112:	2301      	movs	r3, #1
 8007114:	e24c      	b.n	80075b0 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8007116:	687b      	ldr	r3, [r7, #4]
 8007118:	685b      	ldr	r3, [r3, #4]
 800711a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800711e:	d106      	bne.n	800712e <HAL_RCC_OscConfig+0x76>
 8007120:	4b80      	ldr	r3, [pc, #512]	@ (8007324 <HAL_RCC_OscConfig+0x26c>)
 8007122:	681b      	ldr	r3, [r3, #0]
 8007124:	4a7f      	ldr	r2, [pc, #508]	@ (8007324 <HAL_RCC_OscConfig+0x26c>)
 8007126:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800712a:	6013      	str	r3, [r2, #0]
 800712c:	e02e      	b.n	800718c <HAL_RCC_OscConfig+0xd4>
 800712e:	687b      	ldr	r3, [r7, #4]
 8007130:	685b      	ldr	r3, [r3, #4]
 8007132:	2b00      	cmp	r3, #0
 8007134:	d10c      	bne.n	8007150 <HAL_RCC_OscConfig+0x98>
 8007136:	4b7b      	ldr	r3, [pc, #492]	@ (8007324 <HAL_RCC_OscConfig+0x26c>)
 8007138:	681b      	ldr	r3, [r3, #0]
 800713a:	4a7a      	ldr	r2, [pc, #488]	@ (8007324 <HAL_RCC_OscConfig+0x26c>)
 800713c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8007140:	6013      	str	r3, [r2, #0]
 8007142:	4b78      	ldr	r3, [pc, #480]	@ (8007324 <HAL_RCC_OscConfig+0x26c>)
 8007144:	681b      	ldr	r3, [r3, #0]
 8007146:	4a77      	ldr	r2, [pc, #476]	@ (8007324 <HAL_RCC_OscConfig+0x26c>)
 8007148:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800714c:	6013      	str	r3, [r2, #0]
 800714e:	e01d      	b.n	800718c <HAL_RCC_OscConfig+0xd4>
 8007150:	687b      	ldr	r3, [r7, #4]
 8007152:	685b      	ldr	r3, [r3, #4]
 8007154:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8007158:	d10c      	bne.n	8007174 <HAL_RCC_OscConfig+0xbc>
 800715a:	4b72      	ldr	r3, [pc, #456]	@ (8007324 <HAL_RCC_OscConfig+0x26c>)
 800715c:	681b      	ldr	r3, [r3, #0]
 800715e:	4a71      	ldr	r2, [pc, #452]	@ (8007324 <HAL_RCC_OscConfig+0x26c>)
 8007160:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8007164:	6013      	str	r3, [r2, #0]
 8007166:	4b6f      	ldr	r3, [pc, #444]	@ (8007324 <HAL_RCC_OscConfig+0x26c>)
 8007168:	681b      	ldr	r3, [r3, #0]
 800716a:	4a6e      	ldr	r2, [pc, #440]	@ (8007324 <HAL_RCC_OscConfig+0x26c>)
 800716c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8007170:	6013      	str	r3, [r2, #0]
 8007172:	e00b      	b.n	800718c <HAL_RCC_OscConfig+0xd4>
 8007174:	4b6b      	ldr	r3, [pc, #428]	@ (8007324 <HAL_RCC_OscConfig+0x26c>)
 8007176:	681b      	ldr	r3, [r3, #0]
 8007178:	4a6a      	ldr	r2, [pc, #424]	@ (8007324 <HAL_RCC_OscConfig+0x26c>)
 800717a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800717e:	6013      	str	r3, [r2, #0]
 8007180:	4b68      	ldr	r3, [pc, #416]	@ (8007324 <HAL_RCC_OscConfig+0x26c>)
 8007182:	681b      	ldr	r3, [r3, #0]
 8007184:	4a67      	ldr	r2, [pc, #412]	@ (8007324 <HAL_RCC_OscConfig+0x26c>)
 8007186:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800718a:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800718c:	687b      	ldr	r3, [r7, #4]
 800718e:	685b      	ldr	r3, [r3, #4]
 8007190:	2b00      	cmp	r3, #0
 8007192:	d013      	beq.n	80071bc <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007194:	f7ff fc06 	bl	80069a4 <HAL_GetTick>
 8007198:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800719a:	e008      	b.n	80071ae <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800719c:	f7ff fc02 	bl	80069a4 <HAL_GetTick>
 80071a0:	4602      	mov	r2, r0
 80071a2:	693b      	ldr	r3, [r7, #16]
 80071a4:	1ad3      	subs	r3, r2, r3
 80071a6:	2b64      	cmp	r3, #100	@ 0x64
 80071a8:	d901      	bls.n	80071ae <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 80071aa:	2303      	movs	r3, #3
 80071ac:	e200      	b.n	80075b0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80071ae:	4b5d      	ldr	r3, [pc, #372]	@ (8007324 <HAL_RCC_OscConfig+0x26c>)
 80071b0:	681b      	ldr	r3, [r3, #0]
 80071b2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80071b6:	2b00      	cmp	r3, #0
 80071b8:	d0f0      	beq.n	800719c <HAL_RCC_OscConfig+0xe4>
 80071ba:	e014      	b.n	80071e6 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80071bc:	f7ff fbf2 	bl	80069a4 <HAL_GetTick>
 80071c0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80071c2:	e008      	b.n	80071d6 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80071c4:	f7ff fbee 	bl	80069a4 <HAL_GetTick>
 80071c8:	4602      	mov	r2, r0
 80071ca:	693b      	ldr	r3, [r7, #16]
 80071cc:	1ad3      	subs	r3, r2, r3
 80071ce:	2b64      	cmp	r3, #100	@ 0x64
 80071d0:	d901      	bls.n	80071d6 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 80071d2:	2303      	movs	r3, #3
 80071d4:	e1ec      	b.n	80075b0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80071d6:	4b53      	ldr	r3, [pc, #332]	@ (8007324 <HAL_RCC_OscConfig+0x26c>)
 80071d8:	681b      	ldr	r3, [r3, #0]
 80071da:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80071de:	2b00      	cmp	r3, #0
 80071e0:	d1f0      	bne.n	80071c4 <HAL_RCC_OscConfig+0x10c>
 80071e2:	e000      	b.n	80071e6 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80071e4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80071e6:	687b      	ldr	r3, [r7, #4]
 80071e8:	681b      	ldr	r3, [r3, #0]
 80071ea:	f003 0302 	and.w	r3, r3, #2
 80071ee:	2b00      	cmp	r3, #0
 80071f0:	d063      	beq.n	80072ba <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80071f2:	4b4c      	ldr	r3, [pc, #304]	@ (8007324 <HAL_RCC_OscConfig+0x26c>)
 80071f4:	685b      	ldr	r3, [r3, #4]
 80071f6:	f003 030c 	and.w	r3, r3, #12
 80071fa:	2b00      	cmp	r3, #0
 80071fc:	d00b      	beq.n	8007216 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 80071fe:	4b49      	ldr	r3, [pc, #292]	@ (8007324 <HAL_RCC_OscConfig+0x26c>)
 8007200:	685b      	ldr	r3, [r3, #4]
 8007202:	f003 030c 	and.w	r3, r3, #12
 8007206:	2b08      	cmp	r3, #8
 8007208:	d11c      	bne.n	8007244 <HAL_RCC_OscConfig+0x18c>
 800720a:	4b46      	ldr	r3, [pc, #280]	@ (8007324 <HAL_RCC_OscConfig+0x26c>)
 800720c:	685b      	ldr	r3, [r3, #4]
 800720e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8007212:	2b00      	cmp	r3, #0
 8007214:	d116      	bne.n	8007244 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8007216:	4b43      	ldr	r3, [pc, #268]	@ (8007324 <HAL_RCC_OscConfig+0x26c>)
 8007218:	681b      	ldr	r3, [r3, #0]
 800721a:	f003 0302 	and.w	r3, r3, #2
 800721e:	2b00      	cmp	r3, #0
 8007220:	d005      	beq.n	800722e <HAL_RCC_OscConfig+0x176>
 8007222:	687b      	ldr	r3, [r7, #4]
 8007224:	691b      	ldr	r3, [r3, #16]
 8007226:	2b01      	cmp	r3, #1
 8007228:	d001      	beq.n	800722e <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 800722a:	2301      	movs	r3, #1
 800722c:	e1c0      	b.n	80075b0 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800722e:	4b3d      	ldr	r3, [pc, #244]	@ (8007324 <HAL_RCC_OscConfig+0x26c>)
 8007230:	681b      	ldr	r3, [r3, #0]
 8007232:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8007236:	687b      	ldr	r3, [r7, #4]
 8007238:	695b      	ldr	r3, [r3, #20]
 800723a:	00db      	lsls	r3, r3, #3
 800723c:	4939      	ldr	r1, [pc, #228]	@ (8007324 <HAL_RCC_OscConfig+0x26c>)
 800723e:	4313      	orrs	r3, r2
 8007240:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8007242:	e03a      	b.n	80072ba <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8007244:	687b      	ldr	r3, [r7, #4]
 8007246:	691b      	ldr	r3, [r3, #16]
 8007248:	2b00      	cmp	r3, #0
 800724a:	d020      	beq.n	800728e <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800724c:	4b36      	ldr	r3, [pc, #216]	@ (8007328 <HAL_RCC_OscConfig+0x270>)
 800724e:	2201      	movs	r2, #1
 8007250:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007252:	f7ff fba7 	bl	80069a4 <HAL_GetTick>
 8007256:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007258:	e008      	b.n	800726c <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800725a:	f7ff fba3 	bl	80069a4 <HAL_GetTick>
 800725e:	4602      	mov	r2, r0
 8007260:	693b      	ldr	r3, [r7, #16]
 8007262:	1ad3      	subs	r3, r2, r3
 8007264:	2b02      	cmp	r3, #2
 8007266:	d901      	bls.n	800726c <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8007268:	2303      	movs	r3, #3
 800726a:	e1a1      	b.n	80075b0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800726c:	4b2d      	ldr	r3, [pc, #180]	@ (8007324 <HAL_RCC_OscConfig+0x26c>)
 800726e:	681b      	ldr	r3, [r3, #0]
 8007270:	f003 0302 	and.w	r3, r3, #2
 8007274:	2b00      	cmp	r3, #0
 8007276:	d0f0      	beq.n	800725a <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007278:	4b2a      	ldr	r3, [pc, #168]	@ (8007324 <HAL_RCC_OscConfig+0x26c>)
 800727a:	681b      	ldr	r3, [r3, #0]
 800727c:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8007280:	687b      	ldr	r3, [r7, #4]
 8007282:	695b      	ldr	r3, [r3, #20]
 8007284:	00db      	lsls	r3, r3, #3
 8007286:	4927      	ldr	r1, [pc, #156]	@ (8007324 <HAL_RCC_OscConfig+0x26c>)
 8007288:	4313      	orrs	r3, r2
 800728a:	600b      	str	r3, [r1, #0]
 800728c:	e015      	b.n	80072ba <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800728e:	4b26      	ldr	r3, [pc, #152]	@ (8007328 <HAL_RCC_OscConfig+0x270>)
 8007290:	2200      	movs	r2, #0
 8007292:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007294:	f7ff fb86 	bl	80069a4 <HAL_GetTick>
 8007298:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800729a:	e008      	b.n	80072ae <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800729c:	f7ff fb82 	bl	80069a4 <HAL_GetTick>
 80072a0:	4602      	mov	r2, r0
 80072a2:	693b      	ldr	r3, [r7, #16]
 80072a4:	1ad3      	subs	r3, r2, r3
 80072a6:	2b02      	cmp	r3, #2
 80072a8:	d901      	bls.n	80072ae <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 80072aa:	2303      	movs	r3, #3
 80072ac:	e180      	b.n	80075b0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80072ae:	4b1d      	ldr	r3, [pc, #116]	@ (8007324 <HAL_RCC_OscConfig+0x26c>)
 80072b0:	681b      	ldr	r3, [r3, #0]
 80072b2:	f003 0302 	and.w	r3, r3, #2
 80072b6:	2b00      	cmp	r3, #0
 80072b8:	d1f0      	bne.n	800729c <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80072ba:	687b      	ldr	r3, [r7, #4]
 80072bc:	681b      	ldr	r3, [r3, #0]
 80072be:	f003 0308 	and.w	r3, r3, #8
 80072c2:	2b00      	cmp	r3, #0
 80072c4:	d03a      	beq.n	800733c <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80072c6:	687b      	ldr	r3, [r7, #4]
 80072c8:	699b      	ldr	r3, [r3, #24]
 80072ca:	2b00      	cmp	r3, #0
 80072cc:	d019      	beq.n	8007302 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80072ce:	4b17      	ldr	r3, [pc, #92]	@ (800732c <HAL_RCC_OscConfig+0x274>)
 80072d0:	2201      	movs	r2, #1
 80072d2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80072d4:	f7ff fb66 	bl	80069a4 <HAL_GetTick>
 80072d8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80072da:	e008      	b.n	80072ee <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80072dc:	f7ff fb62 	bl	80069a4 <HAL_GetTick>
 80072e0:	4602      	mov	r2, r0
 80072e2:	693b      	ldr	r3, [r7, #16]
 80072e4:	1ad3      	subs	r3, r2, r3
 80072e6:	2b02      	cmp	r3, #2
 80072e8:	d901      	bls.n	80072ee <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 80072ea:	2303      	movs	r3, #3
 80072ec:	e160      	b.n	80075b0 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80072ee:	4b0d      	ldr	r3, [pc, #52]	@ (8007324 <HAL_RCC_OscConfig+0x26c>)
 80072f0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80072f2:	f003 0302 	and.w	r3, r3, #2
 80072f6:	2b00      	cmp	r3, #0
 80072f8:	d0f0      	beq.n	80072dc <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 80072fa:	2001      	movs	r0, #1
 80072fc:	f000 face 	bl	800789c <RCC_Delay>
 8007300:	e01c      	b.n	800733c <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8007302:	4b0a      	ldr	r3, [pc, #40]	@ (800732c <HAL_RCC_OscConfig+0x274>)
 8007304:	2200      	movs	r2, #0
 8007306:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8007308:	f7ff fb4c 	bl	80069a4 <HAL_GetTick>
 800730c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800730e:	e00f      	b.n	8007330 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8007310:	f7ff fb48 	bl	80069a4 <HAL_GetTick>
 8007314:	4602      	mov	r2, r0
 8007316:	693b      	ldr	r3, [r7, #16]
 8007318:	1ad3      	subs	r3, r2, r3
 800731a:	2b02      	cmp	r3, #2
 800731c:	d908      	bls.n	8007330 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 800731e:	2303      	movs	r3, #3
 8007320:	e146      	b.n	80075b0 <HAL_RCC_OscConfig+0x4f8>
 8007322:	bf00      	nop
 8007324:	40021000 	.word	0x40021000
 8007328:	42420000 	.word	0x42420000
 800732c:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8007330:	4b92      	ldr	r3, [pc, #584]	@ (800757c <HAL_RCC_OscConfig+0x4c4>)
 8007332:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007334:	f003 0302 	and.w	r3, r3, #2
 8007338:	2b00      	cmp	r3, #0
 800733a:	d1e9      	bne.n	8007310 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800733c:	687b      	ldr	r3, [r7, #4]
 800733e:	681b      	ldr	r3, [r3, #0]
 8007340:	f003 0304 	and.w	r3, r3, #4
 8007344:	2b00      	cmp	r3, #0
 8007346:	f000 80a6 	beq.w	8007496 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 800734a:	2300      	movs	r3, #0
 800734c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800734e:	4b8b      	ldr	r3, [pc, #556]	@ (800757c <HAL_RCC_OscConfig+0x4c4>)
 8007350:	69db      	ldr	r3, [r3, #28]
 8007352:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8007356:	2b00      	cmp	r3, #0
 8007358:	d10d      	bne.n	8007376 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800735a:	4b88      	ldr	r3, [pc, #544]	@ (800757c <HAL_RCC_OscConfig+0x4c4>)
 800735c:	69db      	ldr	r3, [r3, #28]
 800735e:	4a87      	ldr	r2, [pc, #540]	@ (800757c <HAL_RCC_OscConfig+0x4c4>)
 8007360:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007364:	61d3      	str	r3, [r2, #28]
 8007366:	4b85      	ldr	r3, [pc, #532]	@ (800757c <HAL_RCC_OscConfig+0x4c4>)
 8007368:	69db      	ldr	r3, [r3, #28]
 800736a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800736e:	60bb      	str	r3, [r7, #8]
 8007370:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8007372:	2301      	movs	r3, #1
 8007374:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007376:	4b82      	ldr	r3, [pc, #520]	@ (8007580 <HAL_RCC_OscConfig+0x4c8>)
 8007378:	681b      	ldr	r3, [r3, #0]
 800737a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800737e:	2b00      	cmp	r3, #0
 8007380:	d118      	bne.n	80073b4 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8007382:	4b7f      	ldr	r3, [pc, #508]	@ (8007580 <HAL_RCC_OscConfig+0x4c8>)
 8007384:	681b      	ldr	r3, [r3, #0]
 8007386:	4a7e      	ldr	r2, [pc, #504]	@ (8007580 <HAL_RCC_OscConfig+0x4c8>)
 8007388:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800738c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800738e:	f7ff fb09 	bl	80069a4 <HAL_GetTick>
 8007392:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007394:	e008      	b.n	80073a8 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8007396:	f7ff fb05 	bl	80069a4 <HAL_GetTick>
 800739a:	4602      	mov	r2, r0
 800739c:	693b      	ldr	r3, [r7, #16]
 800739e:	1ad3      	subs	r3, r2, r3
 80073a0:	2b64      	cmp	r3, #100	@ 0x64
 80073a2:	d901      	bls.n	80073a8 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 80073a4:	2303      	movs	r3, #3
 80073a6:	e103      	b.n	80075b0 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80073a8:	4b75      	ldr	r3, [pc, #468]	@ (8007580 <HAL_RCC_OscConfig+0x4c8>)
 80073aa:	681b      	ldr	r3, [r3, #0]
 80073ac:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80073b0:	2b00      	cmp	r3, #0
 80073b2:	d0f0      	beq.n	8007396 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80073b4:	687b      	ldr	r3, [r7, #4]
 80073b6:	68db      	ldr	r3, [r3, #12]
 80073b8:	2b01      	cmp	r3, #1
 80073ba:	d106      	bne.n	80073ca <HAL_RCC_OscConfig+0x312>
 80073bc:	4b6f      	ldr	r3, [pc, #444]	@ (800757c <HAL_RCC_OscConfig+0x4c4>)
 80073be:	6a1b      	ldr	r3, [r3, #32]
 80073c0:	4a6e      	ldr	r2, [pc, #440]	@ (800757c <HAL_RCC_OscConfig+0x4c4>)
 80073c2:	f043 0301 	orr.w	r3, r3, #1
 80073c6:	6213      	str	r3, [r2, #32]
 80073c8:	e02d      	b.n	8007426 <HAL_RCC_OscConfig+0x36e>
 80073ca:	687b      	ldr	r3, [r7, #4]
 80073cc:	68db      	ldr	r3, [r3, #12]
 80073ce:	2b00      	cmp	r3, #0
 80073d0:	d10c      	bne.n	80073ec <HAL_RCC_OscConfig+0x334>
 80073d2:	4b6a      	ldr	r3, [pc, #424]	@ (800757c <HAL_RCC_OscConfig+0x4c4>)
 80073d4:	6a1b      	ldr	r3, [r3, #32]
 80073d6:	4a69      	ldr	r2, [pc, #420]	@ (800757c <HAL_RCC_OscConfig+0x4c4>)
 80073d8:	f023 0301 	bic.w	r3, r3, #1
 80073dc:	6213      	str	r3, [r2, #32]
 80073de:	4b67      	ldr	r3, [pc, #412]	@ (800757c <HAL_RCC_OscConfig+0x4c4>)
 80073e0:	6a1b      	ldr	r3, [r3, #32]
 80073e2:	4a66      	ldr	r2, [pc, #408]	@ (800757c <HAL_RCC_OscConfig+0x4c4>)
 80073e4:	f023 0304 	bic.w	r3, r3, #4
 80073e8:	6213      	str	r3, [r2, #32]
 80073ea:	e01c      	b.n	8007426 <HAL_RCC_OscConfig+0x36e>
 80073ec:	687b      	ldr	r3, [r7, #4]
 80073ee:	68db      	ldr	r3, [r3, #12]
 80073f0:	2b05      	cmp	r3, #5
 80073f2:	d10c      	bne.n	800740e <HAL_RCC_OscConfig+0x356>
 80073f4:	4b61      	ldr	r3, [pc, #388]	@ (800757c <HAL_RCC_OscConfig+0x4c4>)
 80073f6:	6a1b      	ldr	r3, [r3, #32]
 80073f8:	4a60      	ldr	r2, [pc, #384]	@ (800757c <HAL_RCC_OscConfig+0x4c4>)
 80073fa:	f043 0304 	orr.w	r3, r3, #4
 80073fe:	6213      	str	r3, [r2, #32]
 8007400:	4b5e      	ldr	r3, [pc, #376]	@ (800757c <HAL_RCC_OscConfig+0x4c4>)
 8007402:	6a1b      	ldr	r3, [r3, #32]
 8007404:	4a5d      	ldr	r2, [pc, #372]	@ (800757c <HAL_RCC_OscConfig+0x4c4>)
 8007406:	f043 0301 	orr.w	r3, r3, #1
 800740a:	6213      	str	r3, [r2, #32]
 800740c:	e00b      	b.n	8007426 <HAL_RCC_OscConfig+0x36e>
 800740e:	4b5b      	ldr	r3, [pc, #364]	@ (800757c <HAL_RCC_OscConfig+0x4c4>)
 8007410:	6a1b      	ldr	r3, [r3, #32]
 8007412:	4a5a      	ldr	r2, [pc, #360]	@ (800757c <HAL_RCC_OscConfig+0x4c4>)
 8007414:	f023 0301 	bic.w	r3, r3, #1
 8007418:	6213      	str	r3, [r2, #32]
 800741a:	4b58      	ldr	r3, [pc, #352]	@ (800757c <HAL_RCC_OscConfig+0x4c4>)
 800741c:	6a1b      	ldr	r3, [r3, #32]
 800741e:	4a57      	ldr	r2, [pc, #348]	@ (800757c <HAL_RCC_OscConfig+0x4c4>)
 8007420:	f023 0304 	bic.w	r3, r3, #4
 8007424:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8007426:	687b      	ldr	r3, [r7, #4]
 8007428:	68db      	ldr	r3, [r3, #12]
 800742a:	2b00      	cmp	r3, #0
 800742c:	d015      	beq.n	800745a <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800742e:	f7ff fab9 	bl	80069a4 <HAL_GetTick>
 8007432:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007434:	e00a      	b.n	800744c <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007436:	f7ff fab5 	bl	80069a4 <HAL_GetTick>
 800743a:	4602      	mov	r2, r0
 800743c:	693b      	ldr	r3, [r7, #16]
 800743e:	1ad3      	subs	r3, r2, r3
 8007440:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007444:	4293      	cmp	r3, r2
 8007446:	d901      	bls.n	800744c <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8007448:	2303      	movs	r3, #3
 800744a:	e0b1      	b.n	80075b0 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800744c:	4b4b      	ldr	r3, [pc, #300]	@ (800757c <HAL_RCC_OscConfig+0x4c4>)
 800744e:	6a1b      	ldr	r3, [r3, #32]
 8007450:	f003 0302 	and.w	r3, r3, #2
 8007454:	2b00      	cmp	r3, #0
 8007456:	d0ee      	beq.n	8007436 <HAL_RCC_OscConfig+0x37e>
 8007458:	e014      	b.n	8007484 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800745a:	f7ff faa3 	bl	80069a4 <HAL_GetTick>
 800745e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8007460:	e00a      	b.n	8007478 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007462:	f7ff fa9f 	bl	80069a4 <HAL_GetTick>
 8007466:	4602      	mov	r2, r0
 8007468:	693b      	ldr	r3, [r7, #16]
 800746a:	1ad3      	subs	r3, r2, r3
 800746c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007470:	4293      	cmp	r3, r2
 8007472:	d901      	bls.n	8007478 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8007474:	2303      	movs	r3, #3
 8007476:	e09b      	b.n	80075b0 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8007478:	4b40      	ldr	r3, [pc, #256]	@ (800757c <HAL_RCC_OscConfig+0x4c4>)
 800747a:	6a1b      	ldr	r3, [r3, #32]
 800747c:	f003 0302 	and.w	r3, r3, #2
 8007480:	2b00      	cmp	r3, #0
 8007482:	d1ee      	bne.n	8007462 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8007484:	7dfb      	ldrb	r3, [r7, #23]
 8007486:	2b01      	cmp	r3, #1
 8007488:	d105      	bne.n	8007496 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800748a:	4b3c      	ldr	r3, [pc, #240]	@ (800757c <HAL_RCC_OscConfig+0x4c4>)
 800748c:	69db      	ldr	r3, [r3, #28]
 800748e:	4a3b      	ldr	r2, [pc, #236]	@ (800757c <HAL_RCC_OscConfig+0x4c4>)
 8007490:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8007494:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8007496:	687b      	ldr	r3, [r7, #4]
 8007498:	69db      	ldr	r3, [r3, #28]
 800749a:	2b00      	cmp	r3, #0
 800749c:	f000 8087 	beq.w	80075ae <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80074a0:	4b36      	ldr	r3, [pc, #216]	@ (800757c <HAL_RCC_OscConfig+0x4c4>)
 80074a2:	685b      	ldr	r3, [r3, #4]
 80074a4:	f003 030c 	and.w	r3, r3, #12
 80074a8:	2b08      	cmp	r3, #8
 80074aa:	d061      	beq.n	8007570 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80074ac:	687b      	ldr	r3, [r7, #4]
 80074ae:	69db      	ldr	r3, [r3, #28]
 80074b0:	2b02      	cmp	r3, #2
 80074b2:	d146      	bne.n	8007542 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80074b4:	4b33      	ldr	r3, [pc, #204]	@ (8007584 <HAL_RCC_OscConfig+0x4cc>)
 80074b6:	2200      	movs	r2, #0
 80074b8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80074ba:	f7ff fa73 	bl	80069a4 <HAL_GetTick>
 80074be:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80074c0:	e008      	b.n	80074d4 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80074c2:	f7ff fa6f 	bl	80069a4 <HAL_GetTick>
 80074c6:	4602      	mov	r2, r0
 80074c8:	693b      	ldr	r3, [r7, #16]
 80074ca:	1ad3      	subs	r3, r2, r3
 80074cc:	2b02      	cmp	r3, #2
 80074ce:	d901      	bls.n	80074d4 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 80074d0:	2303      	movs	r3, #3
 80074d2:	e06d      	b.n	80075b0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80074d4:	4b29      	ldr	r3, [pc, #164]	@ (800757c <HAL_RCC_OscConfig+0x4c4>)
 80074d6:	681b      	ldr	r3, [r3, #0]
 80074d8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80074dc:	2b00      	cmp	r3, #0
 80074de:	d1f0      	bne.n	80074c2 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80074e0:	687b      	ldr	r3, [r7, #4]
 80074e2:	6a1b      	ldr	r3, [r3, #32]
 80074e4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80074e8:	d108      	bne.n	80074fc <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80074ea:	4b24      	ldr	r3, [pc, #144]	@ (800757c <HAL_RCC_OscConfig+0x4c4>)
 80074ec:	685b      	ldr	r3, [r3, #4]
 80074ee:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 80074f2:	687b      	ldr	r3, [r7, #4]
 80074f4:	689b      	ldr	r3, [r3, #8]
 80074f6:	4921      	ldr	r1, [pc, #132]	@ (800757c <HAL_RCC_OscConfig+0x4c4>)
 80074f8:	4313      	orrs	r3, r2
 80074fa:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80074fc:	4b1f      	ldr	r3, [pc, #124]	@ (800757c <HAL_RCC_OscConfig+0x4c4>)
 80074fe:	685b      	ldr	r3, [r3, #4]
 8007500:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8007504:	687b      	ldr	r3, [r7, #4]
 8007506:	6a19      	ldr	r1, [r3, #32]
 8007508:	687b      	ldr	r3, [r7, #4]
 800750a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800750c:	430b      	orrs	r3, r1
 800750e:	491b      	ldr	r1, [pc, #108]	@ (800757c <HAL_RCC_OscConfig+0x4c4>)
 8007510:	4313      	orrs	r3, r2
 8007512:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8007514:	4b1b      	ldr	r3, [pc, #108]	@ (8007584 <HAL_RCC_OscConfig+0x4cc>)
 8007516:	2201      	movs	r2, #1
 8007518:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800751a:	f7ff fa43 	bl	80069a4 <HAL_GetTick>
 800751e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8007520:	e008      	b.n	8007534 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007522:	f7ff fa3f 	bl	80069a4 <HAL_GetTick>
 8007526:	4602      	mov	r2, r0
 8007528:	693b      	ldr	r3, [r7, #16]
 800752a:	1ad3      	subs	r3, r2, r3
 800752c:	2b02      	cmp	r3, #2
 800752e:	d901      	bls.n	8007534 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8007530:	2303      	movs	r3, #3
 8007532:	e03d      	b.n	80075b0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8007534:	4b11      	ldr	r3, [pc, #68]	@ (800757c <HAL_RCC_OscConfig+0x4c4>)
 8007536:	681b      	ldr	r3, [r3, #0]
 8007538:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800753c:	2b00      	cmp	r3, #0
 800753e:	d0f0      	beq.n	8007522 <HAL_RCC_OscConfig+0x46a>
 8007540:	e035      	b.n	80075ae <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007542:	4b10      	ldr	r3, [pc, #64]	@ (8007584 <HAL_RCC_OscConfig+0x4cc>)
 8007544:	2200      	movs	r2, #0
 8007546:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007548:	f7ff fa2c 	bl	80069a4 <HAL_GetTick>
 800754c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800754e:	e008      	b.n	8007562 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007550:	f7ff fa28 	bl	80069a4 <HAL_GetTick>
 8007554:	4602      	mov	r2, r0
 8007556:	693b      	ldr	r3, [r7, #16]
 8007558:	1ad3      	subs	r3, r2, r3
 800755a:	2b02      	cmp	r3, #2
 800755c:	d901      	bls.n	8007562 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 800755e:	2303      	movs	r3, #3
 8007560:	e026      	b.n	80075b0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8007562:	4b06      	ldr	r3, [pc, #24]	@ (800757c <HAL_RCC_OscConfig+0x4c4>)
 8007564:	681b      	ldr	r3, [r3, #0]
 8007566:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800756a:	2b00      	cmp	r3, #0
 800756c:	d1f0      	bne.n	8007550 <HAL_RCC_OscConfig+0x498>
 800756e:	e01e      	b.n	80075ae <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8007570:	687b      	ldr	r3, [r7, #4]
 8007572:	69db      	ldr	r3, [r3, #28]
 8007574:	2b01      	cmp	r3, #1
 8007576:	d107      	bne.n	8007588 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8007578:	2301      	movs	r3, #1
 800757a:	e019      	b.n	80075b0 <HAL_RCC_OscConfig+0x4f8>
 800757c:	40021000 	.word	0x40021000
 8007580:	40007000 	.word	0x40007000
 8007584:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8007588:	4b0b      	ldr	r3, [pc, #44]	@ (80075b8 <HAL_RCC_OscConfig+0x500>)
 800758a:	685b      	ldr	r3, [r3, #4]
 800758c:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800758e:	68fb      	ldr	r3, [r7, #12]
 8007590:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8007594:	687b      	ldr	r3, [r7, #4]
 8007596:	6a1b      	ldr	r3, [r3, #32]
 8007598:	429a      	cmp	r2, r3
 800759a:	d106      	bne.n	80075aa <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 800759c:	68fb      	ldr	r3, [r7, #12]
 800759e:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 80075a2:	687b      	ldr	r3, [r7, #4]
 80075a4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80075a6:	429a      	cmp	r2, r3
 80075a8:	d001      	beq.n	80075ae <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 80075aa:	2301      	movs	r3, #1
 80075ac:	e000      	b.n	80075b0 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 80075ae:	2300      	movs	r3, #0
}
 80075b0:	4618      	mov	r0, r3
 80075b2:	3718      	adds	r7, #24
 80075b4:	46bd      	mov	sp, r7
 80075b6:	bd80      	pop	{r7, pc}
 80075b8:	40021000 	.word	0x40021000

080075bc <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80075bc:	b580      	push	{r7, lr}
 80075be:	b084      	sub	sp, #16
 80075c0:	af00      	add	r7, sp, #0
 80075c2:	6078      	str	r0, [r7, #4]
 80075c4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80075c6:	687b      	ldr	r3, [r7, #4]
 80075c8:	2b00      	cmp	r3, #0
 80075ca:	d101      	bne.n	80075d0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80075cc:	2301      	movs	r3, #1
 80075ce:	e0d0      	b.n	8007772 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80075d0:	4b6a      	ldr	r3, [pc, #424]	@ (800777c <HAL_RCC_ClockConfig+0x1c0>)
 80075d2:	681b      	ldr	r3, [r3, #0]
 80075d4:	f003 0307 	and.w	r3, r3, #7
 80075d8:	683a      	ldr	r2, [r7, #0]
 80075da:	429a      	cmp	r2, r3
 80075dc:	d910      	bls.n	8007600 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80075de:	4b67      	ldr	r3, [pc, #412]	@ (800777c <HAL_RCC_ClockConfig+0x1c0>)
 80075e0:	681b      	ldr	r3, [r3, #0]
 80075e2:	f023 0207 	bic.w	r2, r3, #7
 80075e6:	4965      	ldr	r1, [pc, #404]	@ (800777c <HAL_RCC_ClockConfig+0x1c0>)
 80075e8:	683b      	ldr	r3, [r7, #0]
 80075ea:	4313      	orrs	r3, r2
 80075ec:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80075ee:	4b63      	ldr	r3, [pc, #396]	@ (800777c <HAL_RCC_ClockConfig+0x1c0>)
 80075f0:	681b      	ldr	r3, [r3, #0]
 80075f2:	f003 0307 	and.w	r3, r3, #7
 80075f6:	683a      	ldr	r2, [r7, #0]
 80075f8:	429a      	cmp	r2, r3
 80075fa:	d001      	beq.n	8007600 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 80075fc:	2301      	movs	r3, #1
 80075fe:	e0b8      	b.n	8007772 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8007600:	687b      	ldr	r3, [r7, #4]
 8007602:	681b      	ldr	r3, [r3, #0]
 8007604:	f003 0302 	and.w	r3, r3, #2
 8007608:	2b00      	cmp	r3, #0
 800760a:	d020      	beq.n	800764e <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800760c:	687b      	ldr	r3, [r7, #4]
 800760e:	681b      	ldr	r3, [r3, #0]
 8007610:	f003 0304 	and.w	r3, r3, #4
 8007614:	2b00      	cmp	r3, #0
 8007616:	d005      	beq.n	8007624 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8007618:	4b59      	ldr	r3, [pc, #356]	@ (8007780 <HAL_RCC_ClockConfig+0x1c4>)
 800761a:	685b      	ldr	r3, [r3, #4]
 800761c:	4a58      	ldr	r2, [pc, #352]	@ (8007780 <HAL_RCC_ClockConfig+0x1c4>)
 800761e:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8007622:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007624:	687b      	ldr	r3, [r7, #4]
 8007626:	681b      	ldr	r3, [r3, #0]
 8007628:	f003 0308 	and.w	r3, r3, #8
 800762c:	2b00      	cmp	r3, #0
 800762e:	d005      	beq.n	800763c <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8007630:	4b53      	ldr	r3, [pc, #332]	@ (8007780 <HAL_RCC_ClockConfig+0x1c4>)
 8007632:	685b      	ldr	r3, [r3, #4]
 8007634:	4a52      	ldr	r2, [pc, #328]	@ (8007780 <HAL_RCC_ClockConfig+0x1c4>)
 8007636:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 800763a:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800763c:	4b50      	ldr	r3, [pc, #320]	@ (8007780 <HAL_RCC_ClockConfig+0x1c4>)
 800763e:	685b      	ldr	r3, [r3, #4]
 8007640:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8007644:	687b      	ldr	r3, [r7, #4]
 8007646:	689b      	ldr	r3, [r3, #8]
 8007648:	494d      	ldr	r1, [pc, #308]	@ (8007780 <HAL_RCC_ClockConfig+0x1c4>)
 800764a:	4313      	orrs	r3, r2
 800764c:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800764e:	687b      	ldr	r3, [r7, #4]
 8007650:	681b      	ldr	r3, [r3, #0]
 8007652:	f003 0301 	and.w	r3, r3, #1
 8007656:	2b00      	cmp	r3, #0
 8007658:	d040      	beq.n	80076dc <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800765a:	687b      	ldr	r3, [r7, #4]
 800765c:	685b      	ldr	r3, [r3, #4]
 800765e:	2b01      	cmp	r3, #1
 8007660:	d107      	bne.n	8007672 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8007662:	4b47      	ldr	r3, [pc, #284]	@ (8007780 <HAL_RCC_ClockConfig+0x1c4>)
 8007664:	681b      	ldr	r3, [r3, #0]
 8007666:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800766a:	2b00      	cmp	r3, #0
 800766c:	d115      	bne.n	800769a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800766e:	2301      	movs	r3, #1
 8007670:	e07f      	b.n	8007772 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8007672:	687b      	ldr	r3, [r7, #4]
 8007674:	685b      	ldr	r3, [r3, #4]
 8007676:	2b02      	cmp	r3, #2
 8007678:	d107      	bne.n	800768a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800767a:	4b41      	ldr	r3, [pc, #260]	@ (8007780 <HAL_RCC_ClockConfig+0x1c4>)
 800767c:	681b      	ldr	r3, [r3, #0]
 800767e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007682:	2b00      	cmp	r3, #0
 8007684:	d109      	bne.n	800769a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8007686:	2301      	movs	r3, #1
 8007688:	e073      	b.n	8007772 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800768a:	4b3d      	ldr	r3, [pc, #244]	@ (8007780 <HAL_RCC_ClockConfig+0x1c4>)
 800768c:	681b      	ldr	r3, [r3, #0]
 800768e:	f003 0302 	and.w	r3, r3, #2
 8007692:	2b00      	cmp	r3, #0
 8007694:	d101      	bne.n	800769a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8007696:	2301      	movs	r3, #1
 8007698:	e06b      	b.n	8007772 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800769a:	4b39      	ldr	r3, [pc, #228]	@ (8007780 <HAL_RCC_ClockConfig+0x1c4>)
 800769c:	685b      	ldr	r3, [r3, #4]
 800769e:	f023 0203 	bic.w	r2, r3, #3
 80076a2:	687b      	ldr	r3, [r7, #4]
 80076a4:	685b      	ldr	r3, [r3, #4]
 80076a6:	4936      	ldr	r1, [pc, #216]	@ (8007780 <HAL_RCC_ClockConfig+0x1c4>)
 80076a8:	4313      	orrs	r3, r2
 80076aa:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80076ac:	f7ff f97a 	bl	80069a4 <HAL_GetTick>
 80076b0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80076b2:	e00a      	b.n	80076ca <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80076b4:	f7ff f976 	bl	80069a4 <HAL_GetTick>
 80076b8:	4602      	mov	r2, r0
 80076ba:	68fb      	ldr	r3, [r7, #12]
 80076bc:	1ad3      	subs	r3, r2, r3
 80076be:	f241 3288 	movw	r2, #5000	@ 0x1388
 80076c2:	4293      	cmp	r3, r2
 80076c4:	d901      	bls.n	80076ca <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80076c6:	2303      	movs	r3, #3
 80076c8:	e053      	b.n	8007772 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80076ca:	4b2d      	ldr	r3, [pc, #180]	@ (8007780 <HAL_RCC_ClockConfig+0x1c4>)
 80076cc:	685b      	ldr	r3, [r3, #4]
 80076ce:	f003 020c 	and.w	r2, r3, #12
 80076d2:	687b      	ldr	r3, [r7, #4]
 80076d4:	685b      	ldr	r3, [r3, #4]
 80076d6:	009b      	lsls	r3, r3, #2
 80076d8:	429a      	cmp	r2, r3
 80076da:	d1eb      	bne.n	80076b4 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80076dc:	4b27      	ldr	r3, [pc, #156]	@ (800777c <HAL_RCC_ClockConfig+0x1c0>)
 80076de:	681b      	ldr	r3, [r3, #0]
 80076e0:	f003 0307 	and.w	r3, r3, #7
 80076e4:	683a      	ldr	r2, [r7, #0]
 80076e6:	429a      	cmp	r2, r3
 80076e8:	d210      	bcs.n	800770c <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80076ea:	4b24      	ldr	r3, [pc, #144]	@ (800777c <HAL_RCC_ClockConfig+0x1c0>)
 80076ec:	681b      	ldr	r3, [r3, #0]
 80076ee:	f023 0207 	bic.w	r2, r3, #7
 80076f2:	4922      	ldr	r1, [pc, #136]	@ (800777c <HAL_RCC_ClockConfig+0x1c0>)
 80076f4:	683b      	ldr	r3, [r7, #0]
 80076f6:	4313      	orrs	r3, r2
 80076f8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80076fa:	4b20      	ldr	r3, [pc, #128]	@ (800777c <HAL_RCC_ClockConfig+0x1c0>)
 80076fc:	681b      	ldr	r3, [r3, #0]
 80076fe:	f003 0307 	and.w	r3, r3, #7
 8007702:	683a      	ldr	r2, [r7, #0]
 8007704:	429a      	cmp	r2, r3
 8007706:	d001      	beq.n	800770c <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8007708:	2301      	movs	r3, #1
 800770a:	e032      	b.n	8007772 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800770c:	687b      	ldr	r3, [r7, #4]
 800770e:	681b      	ldr	r3, [r3, #0]
 8007710:	f003 0304 	and.w	r3, r3, #4
 8007714:	2b00      	cmp	r3, #0
 8007716:	d008      	beq.n	800772a <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8007718:	4b19      	ldr	r3, [pc, #100]	@ (8007780 <HAL_RCC_ClockConfig+0x1c4>)
 800771a:	685b      	ldr	r3, [r3, #4]
 800771c:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8007720:	687b      	ldr	r3, [r7, #4]
 8007722:	68db      	ldr	r3, [r3, #12]
 8007724:	4916      	ldr	r1, [pc, #88]	@ (8007780 <HAL_RCC_ClockConfig+0x1c4>)
 8007726:	4313      	orrs	r3, r2
 8007728:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800772a:	687b      	ldr	r3, [r7, #4]
 800772c:	681b      	ldr	r3, [r3, #0]
 800772e:	f003 0308 	and.w	r3, r3, #8
 8007732:	2b00      	cmp	r3, #0
 8007734:	d009      	beq.n	800774a <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8007736:	4b12      	ldr	r3, [pc, #72]	@ (8007780 <HAL_RCC_ClockConfig+0x1c4>)
 8007738:	685b      	ldr	r3, [r3, #4]
 800773a:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 800773e:	687b      	ldr	r3, [r7, #4]
 8007740:	691b      	ldr	r3, [r3, #16]
 8007742:	00db      	lsls	r3, r3, #3
 8007744:	490e      	ldr	r1, [pc, #56]	@ (8007780 <HAL_RCC_ClockConfig+0x1c4>)
 8007746:	4313      	orrs	r3, r2
 8007748:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800774a:	f000 f821 	bl	8007790 <HAL_RCC_GetSysClockFreq>
 800774e:	4602      	mov	r2, r0
 8007750:	4b0b      	ldr	r3, [pc, #44]	@ (8007780 <HAL_RCC_ClockConfig+0x1c4>)
 8007752:	685b      	ldr	r3, [r3, #4]
 8007754:	091b      	lsrs	r3, r3, #4
 8007756:	f003 030f 	and.w	r3, r3, #15
 800775a:	490a      	ldr	r1, [pc, #40]	@ (8007784 <HAL_RCC_ClockConfig+0x1c8>)
 800775c:	5ccb      	ldrb	r3, [r1, r3]
 800775e:	fa22 f303 	lsr.w	r3, r2, r3
 8007762:	4a09      	ldr	r2, [pc, #36]	@ (8007788 <HAL_RCC_ClockConfig+0x1cc>)
 8007764:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8007766:	4b09      	ldr	r3, [pc, #36]	@ (800778c <HAL_RCC_ClockConfig+0x1d0>)
 8007768:	681b      	ldr	r3, [r3, #0]
 800776a:	4618      	mov	r0, r3
 800776c:	f7ff f8d8 	bl	8006920 <HAL_InitTick>

  return HAL_OK;
 8007770:	2300      	movs	r3, #0
}
 8007772:	4618      	mov	r0, r3
 8007774:	3710      	adds	r7, #16
 8007776:	46bd      	mov	sp, r7
 8007778:	bd80      	pop	{r7, pc}
 800777a:	bf00      	nop
 800777c:	40022000 	.word	0x40022000
 8007780:	40021000 	.word	0x40021000
 8007784:	080083ac 	.word	0x080083ac
 8007788:	20000000 	.word	0x20000000
 800778c:	20000004 	.word	0x20000004

08007790 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8007790:	b480      	push	{r7}
 8007792:	b087      	sub	sp, #28
 8007794:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8007796:	2300      	movs	r3, #0
 8007798:	60fb      	str	r3, [r7, #12]
 800779a:	2300      	movs	r3, #0
 800779c:	60bb      	str	r3, [r7, #8]
 800779e:	2300      	movs	r3, #0
 80077a0:	617b      	str	r3, [r7, #20]
 80077a2:	2300      	movs	r3, #0
 80077a4:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 80077a6:	2300      	movs	r3, #0
 80077a8:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80077aa:	4b1e      	ldr	r3, [pc, #120]	@ (8007824 <HAL_RCC_GetSysClockFreq+0x94>)
 80077ac:	685b      	ldr	r3, [r3, #4]
 80077ae:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80077b0:	68fb      	ldr	r3, [r7, #12]
 80077b2:	f003 030c 	and.w	r3, r3, #12
 80077b6:	2b04      	cmp	r3, #4
 80077b8:	d002      	beq.n	80077c0 <HAL_RCC_GetSysClockFreq+0x30>
 80077ba:	2b08      	cmp	r3, #8
 80077bc:	d003      	beq.n	80077c6 <HAL_RCC_GetSysClockFreq+0x36>
 80077be:	e027      	b.n	8007810 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80077c0:	4b19      	ldr	r3, [pc, #100]	@ (8007828 <HAL_RCC_GetSysClockFreq+0x98>)
 80077c2:	613b      	str	r3, [r7, #16]
      break;
 80077c4:	e027      	b.n	8007816 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80077c6:	68fb      	ldr	r3, [r7, #12]
 80077c8:	0c9b      	lsrs	r3, r3, #18
 80077ca:	f003 030f 	and.w	r3, r3, #15
 80077ce:	4a17      	ldr	r2, [pc, #92]	@ (800782c <HAL_RCC_GetSysClockFreq+0x9c>)
 80077d0:	5cd3      	ldrb	r3, [r2, r3]
 80077d2:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80077d4:	68fb      	ldr	r3, [r7, #12]
 80077d6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80077da:	2b00      	cmp	r3, #0
 80077dc:	d010      	beq.n	8007800 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80077de:	4b11      	ldr	r3, [pc, #68]	@ (8007824 <HAL_RCC_GetSysClockFreq+0x94>)
 80077e0:	685b      	ldr	r3, [r3, #4]
 80077e2:	0c5b      	lsrs	r3, r3, #17
 80077e4:	f003 0301 	and.w	r3, r3, #1
 80077e8:	4a11      	ldr	r2, [pc, #68]	@ (8007830 <HAL_RCC_GetSysClockFreq+0xa0>)
 80077ea:	5cd3      	ldrb	r3, [r2, r3]
 80077ec:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80077ee:	687b      	ldr	r3, [r7, #4]
 80077f0:	4a0d      	ldr	r2, [pc, #52]	@ (8007828 <HAL_RCC_GetSysClockFreq+0x98>)
 80077f2:	fb03 f202 	mul.w	r2, r3, r2
 80077f6:	68bb      	ldr	r3, [r7, #8]
 80077f8:	fbb2 f3f3 	udiv	r3, r2, r3
 80077fc:	617b      	str	r3, [r7, #20]
 80077fe:	e004      	b.n	800780a <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8007800:	687b      	ldr	r3, [r7, #4]
 8007802:	4a0c      	ldr	r2, [pc, #48]	@ (8007834 <HAL_RCC_GetSysClockFreq+0xa4>)
 8007804:	fb02 f303 	mul.w	r3, r2, r3
 8007808:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 800780a:	697b      	ldr	r3, [r7, #20]
 800780c:	613b      	str	r3, [r7, #16]
      break;
 800780e:	e002      	b.n	8007816 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8007810:	4b05      	ldr	r3, [pc, #20]	@ (8007828 <HAL_RCC_GetSysClockFreq+0x98>)
 8007812:	613b      	str	r3, [r7, #16]
      break;
 8007814:	bf00      	nop
    }
  }
  return sysclockfreq;
 8007816:	693b      	ldr	r3, [r7, #16]
}
 8007818:	4618      	mov	r0, r3
 800781a:	371c      	adds	r7, #28
 800781c:	46bd      	mov	sp, r7
 800781e:	bc80      	pop	{r7}
 8007820:	4770      	bx	lr
 8007822:	bf00      	nop
 8007824:	40021000 	.word	0x40021000
 8007828:	007a1200 	.word	0x007a1200
 800782c:	080083c4 	.word	0x080083c4
 8007830:	080083d4 	.word	0x080083d4
 8007834:	003d0900 	.word	0x003d0900

08007838 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8007838:	b480      	push	{r7}
 800783a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800783c:	4b02      	ldr	r3, [pc, #8]	@ (8007848 <HAL_RCC_GetHCLKFreq+0x10>)
 800783e:	681b      	ldr	r3, [r3, #0]
}
 8007840:	4618      	mov	r0, r3
 8007842:	46bd      	mov	sp, r7
 8007844:	bc80      	pop	{r7}
 8007846:	4770      	bx	lr
 8007848:	20000000 	.word	0x20000000

0800784c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800784c:	b580      	push	{r7, lr}
 800784e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8007850:	f7ff fff2 	bl	8007838 <HAL_RCC_GetHCLKFreq>
 8007854:	4602      	mov	r2, r0
 8007856:	4b05      	ldr	r3, [pc, #20]	@ (800786c <HAL_RCC_GetPCLK1Freq+0x20>)
 8007858:	685b      	ldr	r3, [r3, #4]
 800785a:	0a1b      	lsrs	r3, r3, #8
 800785c:	f003 0307 	and.w	r3, r3, #7
 8007860:	4903      	ldr	r1, [pc, #12]	@ (8007870 <HAL_RCC_GetPCLK1Freq+0x24>)
 8007862:	5ccb      	ldrb	r3, [r1, r3]
 8007864:	fa22 f303 	lsr.w	r3, r2, r3
}
 8007868:	4618      	mov	r0, r3
 800786a:	bd80      	pop	{r7, pc}
 800786c:	40021000 	.word	0x40021000
 8007870:	080083bc 	.word	0x080083bc

08007874 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8007874:	b580      	push	{r7, lr}
 8007876:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8007878:	f7ff ffde 	bl	8007838 <HAL_RCC_GetHCLKFreq>
 800787c:	4602      	mov	r2, r0
 800787e:	4b05      	ldr	r3, [pc, #20]	@ (8007894 <HAL_RCC_GetPCLK2Freq+0x20>)
 8007880:	685b      	ldr	r3, [r3, #4]
 8007882:	0adb      	lsrs	r3, r3, #11
 8007884:	f003 0307 	and.w	r3, r3, #7
 8007888:	4903      	ldr	r1, [pc, #12]	@ (8007898 <HAL_RCC_GetPCLK2Freq+0x24>)
 800788a:	5ccb      	ldrb	r3, [r1, r3]
 800788c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8007890:	4618      	mov	r0, r3
 8007892:	bd80      	pop	{r7, pc}
 8007894:	40021000 	.word	0x40021000
 8007898:	080083bc 	.word	0x080083bc

0800789c <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 800789c:	b480      	push	{r7}
 800789e:	b085      	sub	sp, #20
 80078a0:	af00      	add	r7, sp, #0
 80078a2:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80078a4:	4b0a      	ldr	r3, [pc, #40]	@ (80078d0 <RCC_Delay+0x34>)
 80078a6:	681b      	ldr	r3, [r3, #0]
 80078a8:	4a0a      	ldr	r2, [pc, #40]	@ (80078d4 <RCC_Delay+0x38>)
 80078aa:	fba2 2303 	umull	r2, r3, r2, r3
 80078ae:	0a5b      	lsrs	r3, r3, #9
 80078b0:	687a      	ldr	r2, [r7, #4]
 80078b2:	fb02 f303 	mul.w	r3, r2, r3
 80078b6:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 80078b8:	bf00      	nop
  }
  while (Delay --);
 80078ba:	68fb      	ldr	r3, [r7, #12]
 80078bc:	1e5a      	subs	r2, r3, #1
 80078be:	60fa      	str	r2, [r7, #12]
 80078c0:	2b00      	cmp	r3, #0
 80078c2:	d1f9      	bne.n	80078b8 <RCC_Delay+0x1c>
}
 80078c4:	bf00      	nop
 80078c6:	bf00      	nop
 80078c8:	3714      	adds	r7, #20
 80078ca:	46bd      	mov	sp, r7
 80078cc:	bc80      	pop	{r7}
 80078ce:	4770      	bx	lr
 80078d0:	20000000 	.word	0x20000000
 80078d4:	10624dd3 	.word	0x10624dd3

080078d8 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80078d8:	b580      	push	{r7, lr}
 80078da:	b082      	sub	sp, #8
 80078dc:	af00      	add	r7, sp, #0
 80078de:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80078e0:	687b      	ldr	r3, [r7, #4]
 80078e2:	2b00      	cmp	r3, #0
 80078e4:	d101      	bne.n	80078ea <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80078e6:	2301      	movs	r3, #1
 80078e8:	e042      	b.n	8007970 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 80078ea:	687b      	ldr	r3, [r7, #4]
 80078ec:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80078f0:	b2db      	uxtb	r3, r3
 80078f2:	2b00      	cmp	r3, #0
 80078f4:	d106      	bne.n	8007904 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80078f6:	687b      	ldr	r3, [r7, #4]
 80078f8:	2200      	movs	r2, #0
 80078fa:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80078fe:	6878      	ldr	r0, [r7, #4]
 8007900:	f7fe ff3a 	bl	8006778 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8007904:	687b      	ldr	r3, [r7, #4]
 8007906:	2224      	movs	r2, #36	@ 0x24
 8007908:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800790c:	687b      	ldr	r3, [r7, #4]
 800790e:	681b      	ldr	r3, [r3, #0]
 8007910:	68da      	ldr	r2, [r3, #12]
 8007912:	687b      	ldr	r3, [r7, #4]
 8007914:	681b      	ldr	r3, [r3, #0]
 8007916:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800791a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800791c:	6878      	ldr	r0, [r7, #4]
 800791e:	f000 fc7f 	bl	8008220 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8007922:	687b      	ldr	r3, [r7, #4]
 8007924:	681b      	ldr	r3, [r3, #0]
 8007926:	691a      	ldr	r2, [r3, #16]
 8007928:	687b      	ldr	r3, [r7, #4]
 800792a:	681b      	ldr	r3, [r3, #0]
 800792c:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8007930:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8007932:	687b      	ldr	r3, [r7, #4]
 8007934:	681b      	ldr	r3, [r3, #0]
 8007936:	695a      	ldr	r2, [r3, #20]
 8007938:	687b      	ldr	r3, [r7, #4]
 800793a:	681b      	ldr	r3, [r3, #0]
 800793c:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8007940:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8007942:	687b      	ldr	r3, [r7, #4]
 8007944:	681b      	ldr	r3, [r3, #0]
 8007946:	68da      	ldr	r2, [r3, #12]
 8007948:	687b      	ldr	r3, [r7, #4]
 800794a:	681b      	ldr	r3, [r3, #0]
 800794c:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8007950:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007952:	687b      	ldr	r3, [r7, #4]
 8007954:	2200      	movs	r2, #0
 8007956:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8007958:	687b      	ldr	r3, [r7, #4]
 800795a:	2220      	movs	r2, #32
 800795c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8007960:	687b      	ldr	r3, [r7, #4]
 8007962:	2220      	movs	r2, #32
 8007964:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007968:	687b      	ldr	r3, [r7, #4]
 800796a:	2200      	movs	r2, #0
 800796c:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 800796e:	2300      	movs	r3, #0
}
 8007970:	4618      	mov	r0, r3
 8007972:	3708      	adds	r7, #8
 8007974:	46bd      	mov	sp, r7
 8007976:	bd80      	pop	{r7, pc}

08007978 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8007978:	b580      	push	{r7, lr}
 800797a:	b0ba      	sub	sp, #232	@ 0xe8
 800797c:	af00      	add	r7, sp, #0
 800797e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8007980:	687b      	ldr	r3, [r7, #4]
 8007982:	681b      	ldr	r3, [r3, #0]
 8007984:	681b      	ldr	r3, [r3, #0]
 8007986:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800798a:	687b      	ldr	r3, [r7, #4]
 800798c:	681b      	ldr	r3, [r3, #0]
 800798e:	68db      	ldr	r3, [r3, #12]
 8007990:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8007994:	687b      	ldr	r3, [r7, #4]
 8007996:	681b      	ldr	r3, [r3, #0]
 8007998:	695b      	ldr	r3, [r3, #20]
 800799a:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 800799e:	2300      	movs	r3, #0
 80079a0:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 80079a4:	2300      	movs	r3, #0
 80079a6:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 80079aa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80079ae:	f003 030f 	and.w	r3, r3, #15
 80079b2:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 80079b6:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80079ba:	2b00      	cmp	r3, #0
 80079bc:	d10f      	bne.n	80079de <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80079be:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80079c2:	f003 0320 	and.w	r3, r3, #32
 80079c6:	2b00      	cmp	r3, #0
 80079c8:	d009      	beq.n	80079de <HAL_UART_IRQHandler+0x66>
 80079ca:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80079ce:	f003 0320 	and.w	r3, r3, #32
 80079d2:	2b00      	cmp	r3, #0
 80079d4:	d003      	beq.n	80079de <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 80079d6:	6878      	ldr	r0, [r7, #4]
 80079d8:	f000 fb63 	bl	80080a2 <UART_Receive_IT>
      return;
 80079dc:	e25b      	b.n	8007e96 <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 80079de:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80079e2:	2b00      	cmp	r3, #0
 80079e4:	f000 80de 	beq.w	8007ba4 <HAL_UART_IRQHandler+0x22c>
 80079e8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80079ec:	f003 0301 	and.w	r3, r3, #1
 80079f0:	2b00      	cmp	r3, #0
 80079f2:	d106      	bne.n	8007a02 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80079f4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80079f8:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 80079fc:	2b00      	cmp	r3, #0
 80079fe:	f000 80d1 	beq.w	8007ba4 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8007a02:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007a06:	f003 0301 	and.w	r3, r3, #1
 8007a0a:	2b00      	cmp	r3, #0
 8007a0c:	d00b      	beq.n	8007a26 <HAL_UART_IRQHandler+0xae>
 8007a0e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007a12:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007a16:	2b00      	cmp	r3, #0
 8007a18:	d005      	beq.n	8007a26 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8007a1a:	687b      	ldr	r3, [r7, #4]
 8007a1c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007a1e:	f043 0201 	orr.w	r2, r3, #1
 8007a22:	687b      	ldr	r3, [r7, #4]
 8007a24:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8007a26:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007a2a:	f003 0304 	and.w	r3, r3, #4
 8007a2e:	2b00      	cmp	r3, #0
 8007a30:	d00b      	beq.n	8007a4a <HAL_UART_IRQHandler+0xd2>
 8007a32:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007a36:	f003 0301 	and.w	r3, r3, #1
 8007a3a:	2b00      	cmp	r3, #0
 8007a3c:	d005      	beq.n	8007a4a <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8007a3e:	687b      	ldr	r3, [r7, #4]
 8007a40:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007a42:	f043 0202 	orr.w	r2, r3, #2
 8007a46:	687b      	ldr	r3, [r7, #4]
 8007a48:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8007a4a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007a4e:	f003 0302 	and.w	r3, r3, #2
 8007a52:	2b00      	cmp	r3, #0
 8007a54:	d00b      	beq.n	8007a6e <HAL_UART_IRQHandler+0xf6>
 8007a56:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007a5a:	f003 0301 	and.w	r3, r3, #1
 8007a5e:	2b00      	cmp	r3, #0
 8007a60:	d005      	beq.n	8007a6e <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8007a62:	687b      	ldr	r3, [r7, #4]
 8007a64:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007a66:	f043 0204 	orr.w	r2, r3, #4
 8007a6a:	687b      	ldr	r3, [r7, #4]
 8007a6c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8007a6e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007a72:	f003 0308 	and.w	r3, r3, #8
 8007a76:	2b00      	cmp	r3, #0
 8007a78:	d011      	beq.n	8007a9e <HAL_UART_IRQHandler+0x126>
 8007a7a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007a7e:	f003 0320 	and.w	r3, r3, #32
 8007a82:	2b00      	cmp	r3, #0
 8007a84:	d105      	bne.n	8007a92 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8007a86:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007a8a:	f003 0301 	and.w	r3, r3, #1
 8007a8e:	2b00      	cmp	r3, #0
 8007a90:	d005      	beq.n	8007a9e <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8007a92:	687b      	ldr	r3, [r7, #4]
 8007a94:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007a96:	f043 0208 	orr.w	r2, r3, #8
 8007a9a:	687b      	ldr	r3, [r7, #4]
 8007a9c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8007a9e:	687b      	ldr	r3, [r7, #4]
 8007aa0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007aa2:	2b00      	cmp	r3, #0
 8007aa4:	f000 81f2 	beq.w	8007e8c <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8007aa8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007aac:	f003 0320 	and.w	r3, r3, #32
 8007ab0:	2b00      	cmp	r3, #0
 8007ab2:	d008      	beq.n	8007ac6 <HAL_UART_IRQHandler+0x14e>
 8007ab4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007ab8:	f003 0320 	and.w	r3, r3, #32
 8007abc:	2b00      	cmp	r3, #0
 8007abe:	d002      	beq.n	8007ac6 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8007ac0:	6878      	ldr	r0, [r7, #4]
 8007ac2:	f000 faee 	bl	80080a2 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8007ac6:	687b      	ldr	r3, [r7, #4]
 8007ac8:	681b      	ldr	r3, [r3, #0]
 8007aca:	695b      	ldr	r3, [r3, #20]
 8007acc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007ad0:	2b00      	cmp	r3, #0
 8007ad2:	bf14      	ite	ne
 8007ad4:	2301      	movne	r3, #1
 8007ad6:	2300      	moveq	r3, #0
 8007ad8:	b2db      	uxtb	r3, r3
 8007ada:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8007ade:	687b      	ldr	r3, [r7, #4]
 8007ae0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007ae2:	f003 0308 	and.w	r3, r3, #8
 8007ae6:	2b00      	cmp	r3, #0
 8007ae8:	d103      	bne.n	8007af2 <HAL_UART_IRQHandler+0x17a>
 8007aea:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8007aee:	2b00      	cmp	r3, #0
 8007af0:	d04f      	beq.n	8007b92 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8007af2:	6878      	ldr	r0, [r7, #4]
 8007af4:	f000 f9f8 	bl	8007ee8 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007af8:	687b      	ldr	r3, [r7, #4]
 8007afa:	681b      	ldr	r3, [r3, #0]
 8007afc:	695b      	ldr	r3, [r3, #20]
 8007afe:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007b02:	2b00      	cmp	r3, #0
 8007b04:	d041      	beq.n	8007b8a <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007b06:	687b      	ldr	r3, [r7, #4]
 8007b08:	681b      	ldr	r3, [r3, #0]
 8007b0a:	3314      	adds	r3, #20
 8007b0c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007b10:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8007b14:	e853 3f00 	ldrex	r3, [r3]
 8007b18:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8007b1c:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8007b20:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007b24:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8007b28:	687b      	ldr	r3, [r7, #4]
 8007b2a:	681b      	ldr	r3, [r3, #0]
 8007b2c:	3314      	adds	r3, #20
 8007b2e:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8007b32:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8007b36:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007b3a:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8007b3e:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8007b42:	e841 2300 	strex	r3, r2, [r1]
 8007b46:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8007b4a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8007b4e:	2b00      	cmp	r3, #0
 8007b50:	d1d9      	bne.n	8007b06 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8007b52:	687b      	ldr	r3, [r7, #4]
 8007b54:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007b56:	2b00      	cmp	r3, #0
 8007b58:	d013      	beq.n	8007b82 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8007b5a:	687b      	ldr	r3, [r7, #4]
 8007b5c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007b5e:	4a7e      	ldr	r2, [pc, #504]	@ (8007d58 <HAL_UART_IRQHandler+0x3e0>)
 8007b60:	635a      	str	r2, [r3, #52]	@ 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8007b62:	687b      	ldr	r3, [r7, #4]
 8007b64:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007b66:	4618      	mov	r0, r3
 8007b68:	f7ff f892 	bl	8006c90 <HAL_DMA_Abort_IT>
 8007b6c:	4603      	mov	r3, r0
 8007b6e:	2b00      	cmp	r3, #0
 8007b70:	d016      	beq.n	8007ba0 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8007b72:	687b      	ldr	r3, [r7, #4]
 8007b74:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007b76:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007b78:	687a      	ldr	r2, [r7, #4]
 8007b7a:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8007b7c:	4610      	mov	r0, r2
 8007b7e:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007b80:	e00e      	b.n	8007ba0 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8007b82:	6878      	ldr	r0, [r7, #4]
 8007b84:	f000 f99c 	bl	8007ec0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007b88:	e00a      	b.n	8007ba0 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8007b8a:	6878      	ldr	r0, [r7, #4]
 8007b8c:	f000 f998 	bl	8007ec0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007b90:	e006      	b.n	8007ba0 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8007b92:	6878      	ldr	r0, [r7, #4]
 8007b94:	f000 f994 	bl	8007ec0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007b98:	687b      	ldr	r3, [r7, #4]
 8007b9a:	2200      	movs	r2, #0
 8007b9c:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 8007b9e:	e175      	b.n	8007e8c <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007ba0:	bf00      	nop
    return;
 8007ba2:	e173      	b.n	8007e8c <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007ba4:	687b      	ldr	r3, [r7, #4]
 8007ba6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007ba8:	2b01      	cmp	r3, #1
 8007baa:	f040 814f 	bne.w	8007e4c <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8007bae:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007bb2:	f003 0310 	and.w	r3, r3, #16
 8007bb6:	2b00      	cmp	r3, #0
 8007bb8:	f000 8148 	beq.w	8007e4c <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8007bbc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007bc0:	f003 0310 	and.w	r3, r3, #16
 8007bc4:	2b00      	cmp	r3, #0
 8007bc6:	f000 8141 	beq.w	8007e4c <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8007bca:	2300      	movs	r3, #0
 8007bcc:	60bb      	str	r3, [r7, #8]
 8007bce:	687b      	ldr	r3, [r7, #4]
 8007bd0:	681b      	ldr	r3, [r3, #0]
 8007bd2:	681b      	ldr	r3, [r3, #0]
 8007bd4:	60bb      	str	r3, [r7, #8]
 8007bd6:	687b      	ldr	r3, [r7, #4]
 8007bd8:	681b      	ldr	r3, [r3, #0]
 8007bda:	685b      	ldr	r3, [r3, #4]
 8007bdc:	60bb      	str	r3, [r7, #8]
 8007bde:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007be0:	687b      	ldr	r3, [r7, #4]
 8007be2:	681b      	ldr	r3, [r3, #0]
 8007be4:	695b      	ldr	r3, [r3, #20]
 8007be6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007bea:	2b00      	cmp	r3, #0
 8007bec:	f000 80b6 	beq.w	8007d5c <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8007bf0:	687b      	ldr	r3, [r7, #4]
 8007bf2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007bf4:	681b      	ldr	r3, [r3, #0]
 8007bf6:	685b      	ldr	r3, [r3, #4]
 8007bf8:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8007bfc:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8007c00:	2b00      	cmp	r3, #0
 8007c02:	f000 8145 	beq.w	8007e90 <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8007c06:	687b      	ldr	r3, [r7, #4]
 8007c08:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8007c0a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8007c0e:	429a      	cmp	r2, r3
 8007c10:	f080 813e 	bcs.w	8007e90 <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8007c14:	687b      	ldr	r3, [r7, #4]
 8007c16:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8007c1a:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8007c1c:	687b      	ldr	r3, [r7, #4]
 8007c1e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007c20:	699b      	ldr	r3, [r3, #24]
 8007c22:	2b20      	cmp	r3, #32
 8007c24:	f000 8088 	beq.w	8007d38 <HAL_UART_IRQHandler+0x3c0>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8007c28:	687b      	ldr	r3, [r7, #4]
 8007c2a:	681b      	ldr	r3, [r3, #0]
 8007c2c:	330c      	adds	r3, #12
 8007c2e:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007c32:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8007c36:	e853 3f00 	ldrex	r3, [r3]
 8007c3a:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8007c3e:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8007c42:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8007c46:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8007c4a:	687b      	ldr	r3, [r7, #4]
 8007c4c:	681b      	ldr	r3, [r3, #0]
 8007c4e:	330c      	adds	r3, #12
 8007c50:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8007c54:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8007c58:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007c5c:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8007c60:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8007c64:	e841 2300 	strex	r3, r2, [r1]
 8007c68:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8007c6c:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8007c70:	2b00      	cmp	r3, #0
 8007c72:	d1d9      	bne.n	8007c28 <HAL_UART_IRQHandler+0x2b0>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007c74:	687b      	ldr	r3, [r7, #4]
 8007c76:	681b      	ldr	r3, [r3, #0]
 8007c78:	3314      	adds	r3, #20
 8007c7a:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007c7c:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8007c7e:	e853 3f00 	ldrex	r3, [r3]
 8007c82:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8007c84:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8007c86:	f023 0301 	bic.w	r3, r3, #1
 8007c8a:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8007c8e:	687b      	ldr	r3, [r7, #4]
 8007c90:	681b      	ldr	r3, [r3, #0]
 8007c92:	3314      	adds	r3, #20
 8007c94:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8007c98:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8007c9c:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007c9e:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8007ca0:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8007ca4:	e841 2300 	strex	r3, r2, [r1]
 8007ca8:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8007caa:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8007cac:	2b00      	cmp	r3, #0
 8007cae:	d1e1      	bne.n	8007c74 <HAL_UART_IRQHandler+0x2fc>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007cb0:	687b      	ldr	r3, [r7, #4]
 8007cb2:	681b      	ldr	r3, [r3, #0]
 8007cb4:	3314      	adds	r3, #20
 8007cb6:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007cb8:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8007cba:	e853 3f00 	ldrex	r3, [r3]
 8007cbe:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8007cc0:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8007cc2:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007cc6:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8007cca:	687b      	ldr	r3, [r7, #4]
 8007ccc:	681b      	ldr	r3, [r3, #0]
 8007cce:	3314      	adds	r3, #20
 8007cd0:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8007cd4:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8007cd6:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007cd8:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8007cda:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8007cdc:	e841 2300 	strex	r3, r2, [r1]
 8007ce0:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8007ce2:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8007ce4:	2b00      	cmp	r3, #0
 8007ce6:	d1e3      	bne.n	8007cb0 <HAL_UART_IRQHandler+0x338>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8007ce8:	687b      	ldr	r3, [r7, #4]
 8007cea:	2220      	movs	r2, #32
 8007cec:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007cf0:	687b      	ldr	r3, [r7, #4]
 8007cf2:	2200      	movs	r2, #0
 8007cf4:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007cf6:	687b      	ldr	r3, [r7, #4]
 8007cf8:	681b      	ldr	r3, [r3, #0]
 8007cfa:	330c      	adds	r3, #12
 8007cfc:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007cfe:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007d00:	e853 3f00 	ldrex	r3, [r3]
 8007d04:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8007d06:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007d08:	f023 0310 	bic.w	r3, r3, #16
 8007d0c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8007d10:	687b      	ldr	r3, [r7, #4]
 8007d12:	681b      	ldr	r3, [r3, #0]
 8007d14:	330c      	adds	r3, #12
 8007d16:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8007d1a:	65ba      	str	r2, [r7, #88]	@ 0x58
 8007d1c:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007d1e:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8007d20:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8007d22:	e841 2300 	strex	r3, r2, [r1]
 8007d26:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8007d28:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007d2a:	2b00      	cmp	r3, #0
 8007d2c:	d1e3      	bne.n	8007cf6 <HAL_UART_IRQHandler+0x37e>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8007d2e:	687b      	ldr	r3, [r7, #4]
 8007d30:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007d32:	4618      	mov	r0, r3
 8007d34:	f7fe ff71 	bl	8006c1a <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8007d38:	687b      	ldr	r3, [r7, #4]
 8007d3a:	2202      	movs	r2, #2
 8007d3c:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8007d3e:	687b      	ldr	r3, [r7, #4]
 8007d40:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8007d42:	687b      	ldr	r3, [r7, #4]
 8007d44:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8007d46:	b29b      	uxth	r3, r3
 8007d48:	1ad3      	subs	r3, r2, r3
 8007d4a:	b29b      	uxth	r3, r3
 8007d4c:	4619      	mov	r1, r3
 8007d4e:	6878      	ldr	r0, [r7, #4]
 8007d50:	f000 f8bf 	bl	8007ed2 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8007d54:	e09c      	b.n	8007e90 <HAL_UART_IRQHandler+0x518>
 8007d56:	bf00      	nop
 8007d58:	08007fad 	.word	0x08007fad
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8007d5c:	687b      	ldr	r3, [r7, #4]
 8007d5e:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8007d60:	687b      	ldr	r3, [r7, #4]
 8007d62:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8007d64:	b29b      	uxth	r3, r3
 8007d66:	1ad3      	subs	r3, r2, r3
 8007d68:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8007d6c:	687b      	ldr	r3, [r7, #4]
 8007d6e:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8007d70:	b29b      	uxth	r3, r3
 8007d72:	2b00      	cmp	r3, #0
 8007d74:	f000 808e 	beq.w	8007e94 <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 8007d78:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8007d7c:	2b00      	cmp	r3, #0
 8007d7e:	f000 8089 	beq.w	8007e94 <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007d82:	687b      	ldr	r3, [r7, #4]
 8007d84:	681b      	ldr	r3, [r3, #0]
 8007d86:	330c      	adds	r3, #12
 8007d88:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007d8a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007d8c:	e853 3f00 	ldrex	r3, [r3]
 8007d90:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8007d92:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007d94:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8007d98:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8007d9c:	687b      	ldr	r3, [r7, #4]
 8007d9e:	681b      	ldr	r3, [r3, #0]
 8007da0:	330c      	adds	r3, #12
 8007da2:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 8007da6:	647a      	str	r2, [r7, #68]	@ 0x44
 8007da8:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007daa:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8007dac:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8007dae:	e841 2300 	strex	r3, r2, [r1]
 8007db2:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8007db4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007db6:	2b00      	cmp	r3, #0
 8007db8:	d1e3      	bne.n	8007d82 <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007dba:	687b      	ldr	r3, [r7, #4]
 8007dbc:	681b      	ldr	r3, [r3, #0]
 8007dbe:	3314      	adds	r3, #20
 8007dc0:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007dc2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007dc4:	e853 3f00 	ldrex	r3, [r3]
 8007dc8:	623b      	str	r3, [r7, #32]
   return(result);
 8007dca:	6a3b      	ldr	r3, [r7, #32]
 8007dcc:	f023 0301 	bic.w	r3, r3, #1
 8007dd0:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8007dd4:	687b      	ldr	r3, [r7, #4]
 8007dd6:	681b      	ldr	r3, [r3, #0]
 8007dd8:	3314      	adds	r3, #20
 8007dda:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8007dde:	633a      	str	r2, [r7, #48]	@ 0x30
 8007de0:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007de2:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8007de4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007de6:	e841 2300 	strex	r3, r2, [r1]
 8007dea:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8007dec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007dee:	2b00      	cmp	r3, #0
 8007df0:	d1e3      	bne.n	8007dba <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8007df2:	687b      	ldr	r3, [r7, #4]
 8007df4:	2220      	movs	r2, #32
 8007df6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007dfa:	687b      	ldr	r3, [r7, #4]
 8007dfc:	2200      	movs	r2, #0
 8007dfe:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007e00:	687b      	ldr	r3, [r7, #4]
 8007e02:	681b      	ldr	r3, [r3, #0]
 8007e04:	330c      	adds	r3, #12
 8007e06:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007e08:	693b      	ldr	r3, [r7, #16]
 8007e0a:	e853 3f00 	ldrex	r3, [r3]
 8007e0e:	60fb      	str	r3, [r7, #12]
   return(result);
 8007e10:	68fb      	ldr	r3, [r7, #12]
 8007e12:	f023 0310 	bic.w	r3, r3, #16
 8007e16:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8007e1a:	687b      	ldr	r3, [r7, #4]
 8007e1c:	681b      	ldr	r3, [r3, #0]
 8007e1e:	330c      	adds	r3, #12
 8007e20:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8007e24:	61fa      	str	r2, [r7, #28]
 8007e26:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007e28:	69b9      	ldr	r1, [r7, #24]
 8007e2a:	69fa      	ldr	r2, [r7, #28]
 8007e2c:	e841 2300 	strex	r3, r2, [r1]
 8007e30:	617b      	str	r3, [r7, #20]
   return(result);
 8007e32:	697b      	ldr	r3, [r7, #20]
 8007e34:	2b00      	cmp	r3, #0
 8007e36:	d1e3      	bne.n	8007e00 <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8007e38:	687b      	ldr	r3, [r7, #4]
 8007e3a:	2202      	movs	r2, #2
 8007e3c:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8007e3e:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8007e42:	4619      	mov	r1, r3
 8007e44:	6878      	ldr	r0, [r7, #4]
 8007e46:	f000 f844 	bl	8007ed2 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8007e4a:	e023      	b.n	8007e94 <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8007e4c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007e50:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007e54:	2b00      	cmp	r3, #0
 8007e56:	d009      	beq.n	8007e6c <HAL_UART_IRQHandler+0x4f4>
 8007e58:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007e5c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007e60:	2b00      	cmp	r3, #0
 8007e62:	d003      	beq.n	8007e6c <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 8007e64:	6878      	ldr	r0, [r7, #4]
 8007e66:	f000 f8b5 	bl	8007fd4 <UART_Transmit_IT>
    return;
 8007e6a:	e014      	b.n	8007e96 <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8007e6c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007e70:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007e74:	2b00      	cmp	r3, #0
 8007e76:	d00e      	beq.n	8007e96 <HAL_UART_IRQHandler+0x51e>
 8007e78:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007e7c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007e80:	2b00      	cmp	r3, #0
 8007e82:	d008      	beq.n	8007e96 <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 8007e84:	6878      	ldr	r0, [r7, #4]
 8007e86:	f000 f8f4 	bl	8008072 <UART_EndTransmit_IT>
    return;
 8007e8a:	e004      	b.n	8007e96 <HAL_UART_IRQHandler+0x51e>
    return;
 8007e8c:	bf00      	nop
 8007e8e:	e002      	b.n	8007e96 <HAL_UART_IRQHandler+0x51e>
      return;
 8007e90:	bf00      	nop
 8007e92:	e000      	b.n	8007e96 <HAL_UART_IRQHandler+0x51e>
      return;
 8007e94:	bf00      	nop
  }
}
 8007e96:	37e8      	adds	r7, #232	@ 0xe8
 8007e98:	46bd      	mov	sp, r7
 8007e9a:	bd80      	pop	{r7, pc}

08007e9c <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8007e9c:	b480      	push	{r7}
 8007e9e:	b083      	sub	sp, #12
 8007ea0:	af00      	add	r7, sp, #0
 8007ea2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8007ea4:	bf00      	nop
 8007ea6:	370c      	adds	r7, #12
 8007ea8:	46bd      	mov	sp, r7
 8007eaa:	bc80      	pop	{r7}
 8007eac:	4770      	bx	lr

08007eae <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8007eae:	b480      	push	{r7}
 8007eb0:	b083      	sub	sp, #12
 8007eb2:	af00      	add	r7, sp, #0
 8007eb4:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8007eb6:	bf00      	nop
 8007eb8:	370c      	adds	r7, #12
 8007eba:	46bd      	mov	sp, r7
 8007ebc:	bc80      	pop	{r7}
 8007ebe:	4770      	bx	lr

08007ec0 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8007ec0:	b480      	push	{r7}
 8007ec2:	b083      	sub	sp, #12
 8007ec4:	af00      	add	r7, sp, #0
 8007ec6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8007ec8:	bf00      	nop
 8007eca:	370c      	adds	r7, #12
 8007ecc:	46bd      	mov	sp, r7
 8007ece:	bc80      	pop	{r7}
 8007ed0:	4770      	bx	lr

08007ed2 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8007ed2:	b480      	push	{r7}
 8007ed4:	b083      	sub	sp, #12
 8007ed6:	af00      	add	r7, sp, #0
 8007ed8:	6078      	str	r0, [r7, #4]
 8007eda:	460b      	mov	r3, r1
 8007edc:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8007ede:	bf00      	nop
 8007ee0:	370c      	adds	r7, #12
 8007ee2:	46bd      	mov	sp, r7
 8007ee4:	bc80      	pop	{r7}
 8007ee6:	4770      	bx	lr

08007ee8 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8007ee8:	b480      	push	{r7}
 8007eea:	b095      	sub	sp, #84	@ 0x54
 8007eec:	af00      	add	r7, sp, #0
 8007eee:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007ef0:	687b      	ldr	r3, [r7, #4]
 8007ef2:	681b      	ldr	r3, [r3, #0]
 8007ef4:	330c      	adds	r3, #12
 8007ef6:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007ef8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007efa:	e853 3f00 	ldrex	r3, [r3]
 8007efe:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8007f00:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007f02:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8007f06:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007f08:	687b      	ldr	r3, [r7, #4]
 8007f0a:	681b      	ldr	r3, [r3, #0]
 8007f0c:	330c      	adds	r3, #12
 8007f0e:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8007f10:	643a      	str	r2, [r7, #64]	@ 0x40
 8007f12:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007f14:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8007f16:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8007f18:	e841 2300 	strex	r3, r2, [r1]
 8007f1c:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8007f1e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007f20:	2b00      	cmp	r3, #0
 8007f22:	d1e5      	bne.n	8007ef0 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007f24:	687b      	ldr	r3, [r7, #4]
 8007f26:	681b      	ldr	r3, [r3, #0]
 8007f28:	3314      	adds	r3, #20
 8007f2a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007f2c:	6a3b      	ldr	r3, [r7, #32]
 8007f2e:	e853 3f00 	ldrex	r3, [r3]
 8007f32:	61fb      	str	r3, [r7, #28]
   return(result);
 8007f34:	69fb      	ldr	r3, [r7, #28]
 8007f36:	f023 0301 	bic.w	r3, r3, #1
 8007f3a:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007f3c:	687b      	ldr	r3, [r7, #4]
 8007f3e:	681b      	ldr	r3, [r3, #0]
 8007f40:	3314      	adds	r3, #20
 8007f42:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8007f44:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8007f46:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007f48:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8007f4a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007f4c:	e841 2300 	strex	r3, r2, [r1]
 8007f50:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8007f52:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007f54:	2b00      	cmp	r3, #0
 8007f56:	d1e5      	bne.n	8007f24 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007f58:	687b      	ldr	r3, [r7, #4]
 8007f5a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007f5c:	2b01      	cmp	r3, #1
 8007f5e:	d119      	bne.n	8007f94 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007f60:	687b      	ldr	r3, [r7, #4]
 8007f62:	681b      	ldr	r3, [r3, #0]
 8007f64:	330c      	adds	r3, #12
 8007f66:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007f68:	68fb      	ldr	r3, [r7, #12]
 8007f6a:	e853 3f00 	ldrex	r3, [r3]
 8007f6e:	60bb      	str	r3, [r7, #8]
   return(result);
 8007f70:	68bb      	ldr	r3, [r7, #8]
 8007f72:	f023 0310 	bic.w	r3, r3, #16
 8007f76:	647b      	str	r3, [r7, #68]	@ 0x44
 8007f78:	687b      	ldr	r3, [r7, #4]
 8007f7a:	681b      	ldr	r3, [r3, #0]
 8007f7c:	330c      	adds	r3, #12
 8007f7e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8007f80:	61ba      	str	r2, [r7, #24]
 8007f82:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007f84:	6979      	ldr	r1, [r7, #20]
 8007f86:	69ba      	ldr	r2, [r7, #24]
 8007f88:	e841 2300 	strex	r3, r2, [r1]
 8007f8c:	613b      	str	r3, [r7, #16]
   return(result);
 8007f8e:	693b      	ldr	r3, [r7, #16]
 8007f90:	2b00      	cmp	r3, #0
 8007f92:	d1e5      	bne.n	8007f60 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8007f94:	687b      	ldr	r3, [r7, #4]
 8007f96:	2220      	movs	r2, #32
 8007f98:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007f9c:	687b      	ldr	r3, [r7, #4]
 8007f9e:	2200      	movs	r2, #0
 8007fa0:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8007fa2:	bf00      	nop
 8007fa4:	3754      	adds	r7, #84	@ 0x54
 8007fa6:	46bd      	mov	sp, r7
 8007fa8:	bc80      	pop	{r7}
 8007faa:	4770      	bx	lr

08007fac <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8007fac:	b580      	push	{r7, lr}
 8007fae:	b084      	sub	sp, #16
 8007fb0:	af00      	add	r7, sp, #0
 8007fb2:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8007fb4:	687b      	ldr	r3, [r7, #4]
 8007fb6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007fb8:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8007fba:	68fb      	ldr	r3, [r7, #12]
 8007fbc:	2200      	movs	r2, #0
 8007fbe:	85da      	strh	r2, [r3, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 8007fc0:	68fb      	ldr	r3, [r7, #12]
 8007fc2:	2200      	movs	r2, #0
 8007fc4:	84da      	strh	r2, [r3, #38]	@ 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8007fc6:	68f8      	ldr	r0, [r7, #12]
 8007fc8:	f7ff ff7a 	bl	8007ec0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007fcc:	bf00      	nop
 8007fce:	3710      	adds	r7, #16
 8007fd0:	46bd      	mov	sp, r7
 8007fd2:	bd80      	pop	{r7, pc}

08007fd4 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8007fd4:	b480      	push	{r7}
 8007fd6:	b085      	sub	sp, #20
 8007fd8:	af00      	add	r7, sp, #0
 8007fda:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8007fdc:	687b      	ldr	r3, [r7, #4]
 8007fde:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007fe2:	b2db      	uxtb	r3, r3
 8007fe4:	2b21      	cmp	r3, #33	@ 0x21
 8007fe6:	d13e      	bne.n	8008066 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007fe8:	687b      	ldr	r3, [r7, #4]
 8007fea:	689b      	ldr	r3, [r3, #8]
 8007fec:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007ff0:	d114      	bne.n	800801c <UART_Transmit_IT+0x48>
 8007ff2:	687b      	ldr	r3, [r7, #4]
 8007ff4:	691b      	ldr	r3, [r3, #16]
 8007ff6:	2b00      	cmp	r3, #0
 8007ff8:	d110      	bne.n	800801c <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8007ffa:	687b      	ldr	r3, [r7, #4]
 8007ffc:	6a1b      	ldr	r3, [r3, #32]
 8007ffe:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8008000:	68fb      	ldr	r3, [r7, #12]
 8008002:	881b      	ldrh	r3, [r3, #0]
 8008004:	461a      	mov	r2, r3
 8008006:	687b      	ldr	r3, [r7, #4]
 8008008:	681b      	ldr	r3, [r3, #0]
 800800a:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800800e:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8008010:	687b      	ldr	r3, [r7, #4]
 8008012:	6a1b      	ldr	r3, [r3, #32]
 8008014:	1c9a      	adds	r2, r3, #2
 8008016:	687b      	ldr	r3, [r7, #4]
 8008018:	621a      	str	r2, [r3, #32]
 800801a:	e008      	b.n	800802e <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800801c:	687b      	ldr	r3, [r7, #4]
 800801e:	6a1b      	ldr	r3, [r3, #32]
 8008020:	1c59      	adds	r1, r3, #1
 8008022:	687a      	ldr	r2, [r7, #4]
 8008024:	6211      	str	r1, [r2, #32]
 8008026:	781a      	ldrb	r2, [r3, #0]
 8008028:	687b      	ldr	r3, [r7, #4]
 800802a:	681b      	ldr	r3, [r3, #0]
 800802c:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800802e:	687b      	ldr	r3, [r7, #4]
 8008030:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8008032:	b29b      	uxth	r3, r3
 8008034:	3b01      	subs	r3, #1
 8008036:	b29b      	uxth	r3, r3
 8008038:	687a      	ldr	r2, [r7, #4]
 800803a:	4619      	mov	r1, r3
 800803c:	84d1      	strh	r1, [r2, #38]	@ 0x26
 800803e:	2b00      	cmp	r3, #0
 8008040:	d10f      	bne.n	8008062 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8008042:	687b      	ldr	r3, [r7, #4]
 8008044:	681b      	ldr	r3, [r3, #0]
 8008046:	68da      	ldr	r2, [r3, #12]
 8008048:	687b      	ldr	r3, [r7, #4]
 800804a:	681b      	ldr	r3, [r3, #0]
 800804c:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8008050:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8008052:	687b      	ldr	r3, [r7, #4]
 8008054:	681b      	ldr	r3, [r3, #0]
 8008056:	68da      	ldr	r2, [r3, #12]
 8008058:	687b      	ldr	r3, [r7, #4]
 800805a:	681b      	ldr	r3, [r3, #0]
 800805c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8008060:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8008062:	2300      	movs	r3, #0
 8008064:	e000      	b.n	8008068 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8008066:	2302      	movs	r3, #2
  }
}
 8008068:	4618      	mov	r0, r3
 800806a:	3714      	adds	r7, #20
 800806c:	46bd      	mov	sp, r7
 800806e:	bc80      	pop	{r7}
 8008070:	4770      	bx	lr

08008072 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8008072:	b580      	push	{r7, lr}
 8008074:	b082      	sub	sp, #8
 8008076:	af00      	add	r7, sp, #0
 8008078:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800807a:	687b      	ldr	r3, [r7, #4]
 800807c:	681b      	ldr	r3, [r3, #0]
 800807e:	68da      	ldr	r2, [r3, #12]
 8008080:	687b      	ldr	r3, [r7, #4]
 8008082:	681b      	ldr	r3, [r3, #0]
 8008084:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8008088:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800808a:	687b      	ldr	r3, [r7, #4]
 800808c:	2220      	movs	r2, #32
 800808e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8008092:	6878      	ldr	r0, [r7, #4]
 8008094:	f7ff ff02 	bl	8007e9c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8008098:	2300      	movs	r3, #0
}
 800809a:	4618      	mov	r0, r3
 800809c:	3708      	adds	r7, #8
 800809e:	46bd      	mov	sp, r7
 80080a0:	bd80      	pop	{r7, pc}

080080a2 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 80080a2:	b580      	push	{r7, lr}
 80080a4:	b08c      	sub	sp, #48	@ 0x30
 80080a6:	af00      	add	r7, sp, #0
 80080a8:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80080aa:	687b      	ldr	r3, [r7, #4]
 80080ac:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80080b0:	b2db      	uxtb	r3, r3
 80080b2:	2b22      	cmp	r3, #34	@ 0x22
 80080b4:	f040 80ae 	bne.w	8008214 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80080b8:	687b      	ldr	r3, [r7, #4]
 80080ba:	689b      	ldr	r3, [r3, #8]
 80080bc:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80080c0:	d117      	bne.n	80080f2 <UART_Receive_IT+0x50>
 80080c2:	687b      	ldr	r3, [r7, #4]
 80080c4:	691b      	ldr	r3, [r3, #16]
 80080c6:	2b00      	cmp	r3, #0
 80080c8:	d113      	bne.n	80080f2 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 80080ca:	2300      	movs	r3, #0
 80080cc:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 80080ce:	687b      	ldr	r3, [r7, #4]
 80080d0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80080d2:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80080d4:	687b      	ldr	r3, [r7, #4]
 80080d6:	681b      	ldr	r3, [r3, #0]
 80080d8:	685b      	ldr	r3, [r3, #4]
 80080da:	b29b      	uxth	r3, r3
 80080dc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80080e0:	b29a      	uxth	r2, r3
 80080e2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80080e4:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 80080e6:	687b      	ldr	r3, [r7, #4]
 80080e8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80080ea:	1c9a      	adds	r2, r3, #2
 80080ec:	687b      	ldr	r3, [r7, #4]
 80080ee:	629a      	str	r2, [r3, #40]	@ 0x28
 80080f0:	e026      	b.n	8008140 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 80080f2:	687b      	ldr	r3, [r7, #4]
 80080f4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80080f6:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits  = NULL;
 80080f8:	2300      	movs	r3, #0
 80080fa:	62bb      	str	r3, [r7, #40]	@ 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 80080fc:	687b      	ldr	r3, [r7, #4]
 80080fe:	689b      	ldr	r3, [r3, #8]
 8008100:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008104:	d007      	beq.n	8008116 <UART_Receive_IT+0x74>
 8008106:	687b      	ldr	r3, [r7, #4]
 8008108:	689b      	ldr	r3, [r3, #8]
 800810a:	2b00      	cmp	r3, #0
 800810c:	d10a      	bne.n	8008124 <UART_Receive_IT+0x82>
 800810e:	687b      	ldr	r3, [r7, #4]
 8008110:	691b      	ldr	r3, [r3, #16]
 8008112:	2b00      	cmp	r3, #0
 8008114:	d106      	bne.n	8008124 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8008116:	687b      	ldr	r3, [r7, #4]
 8008118:	681b      	ldr	r3, [r3, #0]
 800811a:	685b      	ldr	r3, [r3, #4]
 800811c:	b2da      	uxtb	r2, r3
 800811e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008120:	701a      	strb	r2, [r3, #0]
 8008122:	e008      	b.n	8008136 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8008124:	687b      	ldr	r3, [r7, #4]
 8008126:	681b      	ldr	r3, [r3, #0]
 8008128:	685b      	ldr	r3, [r3, #4]
 800812a:	b2db      	uxtb	r3, r3
 800812c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8008130:	b2da      	uxtb	r2, r3
 8008132:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008134:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8008136:	687b      	ldr	r3, [r7, #4]
 8008138:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800813a:	1c5a      	adds	r2, r3, #1
 800813c:	687b      	ldr	r3, [r7, #4]
 800813e:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8008140:	687b      	ldr	r3, [r7, #4]
 8008142:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8008144:	b29b      	uxth	r3, r3
 8008146:	3b01      	subs	r3, #1
 8008148:	b29b      	uxth	r3, r3
 800814a:	687a      	ldr	r2, [r7, #4]
 800814c:	4619      	mov	r1, r3
 800814e:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8008150:	2b00      	cmp	r3, #0
 8008152:	d15d      	bne.n	8008210 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8008154:	687b      	ldr	r3, [r7, #4]
 8008156:	681b      	ldr	r3, [r3, #0]
 8008158:	68da      	ldr	r2, [r3, #12]
 800815a:	687b      	ldr	r3, [r7, #4]
 800815c:	681b      	ldr	r3, [r3, #0]
 800815e:	f022 0220 	bic.w	r2, r2, #32
 8008162:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8008164:	687b      	ldr	r3, [r7, #4]
 8008166:	681b      	ldr	r3, [r3, #0]
 8008168:	68da      	ldr	r2, [r3, #12]
 800816a:	687b      	ldr	r3, [r7, #4]
 800816c:	681b      	ldr	r3, [r3, #0]
 800816e:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8008172:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8008174:	687b      	ldr	r3, [r7, #4]
 8008176:	681b      	ldr	r3, [r3, #0]
 8008178:	695a      	ldr	r2, [r3, #20]
 800817a:	687b      	ldr	r3, [r7, #4]
 800817c:	681b      	ldr	r3, [r3, #0]
 800817e:	f022 0201 	bic.w	r2, r2, #1
 8008182:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8008184:	687b      	ldr	r3, [r7, #4]
 8008186:	2220      	movs	r2, #32
 8008188:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800818c:	687b      	ldr	r3, [r7, #4]
 800818e:	2200      	movs	r2, #0
 8008190:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008192:	687b      	ldr	r3, [r7, #4]
 8008194:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008196:	2b01      	cmp	r3, #1
 8008198:	d135      	bne.n	8008206 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800819a:	687b      	ldr	r3, [r7, #4]
 800819c:	2200      	movs	r2, #0
 800819e:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80081a0:	687b      	ldr	r3, [r7, #4]
 80081a2:	681b      	ldr	r3, [r3, #0]
 80081a4:	330c      	adds	r3, #12
 80081a6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80081a8:	697b      	ldr	r3, [r7, #20]
 80081aa:	e853 3f00 	ldrex	r3, [r3]
 80081ae:	613b      	str	r3, [r7, #16]
   return(result);
 80081b0:	693b      	ldr	r3, [r7, #16]
 80081b2:	f023 0310 	bic.w	r3, r3, #16
 80081b6:	627b      	str	r3, [r7, #36]	@ 0x24
 80081b8:	687b      	ldr	r3, [r7, #4]
 80081ba:	681b      	ldr	r3, [r3, #0]
 80081bc:	330c      	adds	r3, #12
 80081be:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80081c0:	623a      	str	r2, [r7, #32]
 80081c2:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80081c4:	69f9      	ldr	r1, [r7, #28]
 80081c6:	6a3a      	ldr	r2, [r7, #32]
 80081c8:	e841 2300 	strex	r3, r2, [r1]
 80081cc:	61bb      	str	r3, [r7, #24]
   return(result);
 80081ce:	69bb      	ldr	r3, [r7, #24]
 80081d0:	2b00      	cmp	r3, #0
 80081d2:	d1e5      	bne.n	80081a0 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 80081d4:	687b      	ldr	r3, [r7, #4]
 80081d6:	681b      	ldr	r3, [r3, #0]
 80081d8:	681b      	ldr	r3, [r3, #0]
 80081da:	f003 0310 	and.w	r3, r3, #16
 80081de:	2b10      	cmp	r3, #16
 80081e0:	d10a      	bne.n	80081f8 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 80081e2:	2300      	movs	r3, #0
 80081e4:	60fb      	str	r3, [r7, #12]
 80081e6:	687b      	ldr	r3, [r7, #4]
 80081e8:	681b      	ldr	r3, [r3, #0]
 80081ea:	681b      	ldr	r3, [r3, #0]
 80081ec:	60fb      	str	r3, [r7, #12]
 80081ee:	687b      	ldr	r3, [r7, #4]
 80081f0:	681b      	ldr	r3, [r3, #0]
 80081f2:	685b      	ldr	r3, [r3, #4]
 80081f4:	60fb      	str	r3, [r7, #12]
 80081f6:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80081f8:	687b      	ldr	r3, [r7, #4]
 80081fa:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80081fc:	4619      	mov	r1, r3
 80081fe:	6878      	ldr	r0, [r7, #4]
 8008200:	f7ff fe67 	bl	8007ed2 <HAL_UARTEx_RxEventCallback>
 8008204:	e002      	b.n	800820c <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8008206:	6878      	ldr	r0, [r7, #4]
 8008208:	f7ff fe51 	bl	8007eae <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 800820c:	2300      	movs	r3, #0
 800820e:	e002      	b.n	8008216 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8008210:	2300      	movs	r3, #0
 8008212:	e000      	b.n	8008216 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8008214:	2302      	movs	r3, #2
  }
}
 8008216:	4618      	mov	r0, r3
 8008218:	3730      	adds	r7, #48	@ 0x30
 800821a:	46bd      	mov	sp, r7
 800821c:	bd80      	pop	{r7, pc}
	...

08008220 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8008220:	b580      	push	{r7, lr}
 8008222:	b084      	sub	sp, #16
 8008224:	af00      	add	r7, sp, #0
 8008226:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8008228:	687b      	ldr	r3, [r7, #4]
 800822a:	681b      	ldr	r3, [r3, #0]
 800822c:	691b      	ldr	r3, [r3, #16]
 800822e:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8008232:	687b      	ldr	r3, [r7, #4]
 8008234:	68da      	ldr	r2, [r3, #12]
 8008236:	687b      	ldr	r3, [r7, #4]
 8008238:	681b      	ldr	r3, [r3, #0]
 800823a:	430a      	orrs	r2, r1
 800823c:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 800823e:	687b      	ldr	r3, [r7, #4]
 8008240:	689a      	ldr	r2, [r3, #8]
 8008242:	687b      	ldr	r3, [r7, #4]
 8008244:	691b      	ldr	r3, [r3, #16]
 8008246:	431a      	orrs	r2, r3
 8008248:	687b      	ldr	r3, [r7, #4]
 800824a:	695b      	ldr	r3, [r3, #20]
 800824c:	4313      	orrs	r3, r2
 800824e:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8008250:	687b      	ldr	r3, [r7, #4]
 8008252:	681b      	ldr	r3, [r3, #0]
 8008254:	68db      	ldr	r3, [r3, #12]
 8008256:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 800825a:	f023 030c 	bic.w	r3, r3, #12
 800825e:	687a      	ldr	r2, [r7, #4]
 8008260:	6812      	ldr	r2, [r2, #0]
 8008262:	68b9      	ldr	r1, [r7, #8]
 8008264:	430b      	orrs	r3, r1
 8008266:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8008268:	687b      	ldr	r3, [r7, #4]
 800826a:	681b      	ldr	r3, [r3, #0]
 800826c:	695b      	ldr	r3, [r3, #20]
 800826e:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8008272:	687b      	ldr	r3, [r7, #4]
 8008274:	699a      	ldr	r2, [r3, #24]
 8008276:	687b      	ldr	r3, [r7, #4]
 8008278:	681b      	ldr	r3, [r3, #0]
 800827a:	430a      	orrs	r2, r1
 800827c:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 800827e:	687b      	ldr	r3, [r7, #4]
 8008280:	681b      	ldr	r3, [r3, #0]
 8008282:	4a2c      	ldr	r2, [pc, #176]	@ (8008334 <UART_SetConfig+0x114>)
 8008284:	4293      	cmp	r3, r2
 8008286:	d103      	bne.n	8008290 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8008288:	f7ff faf4 	bl	8007874 <HAL_RCC_GetPCLK2Freq>
 800828c:	60f8      	str	r0, [r7, #12]
 800828e:	e002      	b.n	8008296 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8008290:	f7ff fadc 	bl	800784c <HAL_RCC_GetPCLK1Freq>
 8008294:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8008296:	68fa      	ldr	r2, [r7, #12]
 8008298:	4613      	mov	r3, r2
 800829a:	009b      	lsls	r3, r3, #2
 800829c:	4413      	add	r3, r2
 800829e:	009a      	lsls	r2, r3, #2
 80082a0:	441a      	add	r2, r3
 80082a2:	687b      	ldr	r3, [r7, #4]
 80082a4:	685b      	ldr	r3, [r3, #4]
 80082a6:	009b      	lsls	r3, r3, #2
 80082a8:	fbb2 f3f3 	udiv	r3, r2, r3
 80082ac:	4a22      	ldr	r2, [pc, #136]	@ (8008338 <UART_SetConfig+0x118>)
 80082ae:	fba2 2303 	umull	r2, r3, r2, r3
 80082b2:	095b      	lsrs	r3, r3, #5
 80082b4:	0119      	lsls	r1, r3, #4
 80082b6:	68fa      	ldr	r2, [r7, #12]
 80082b8:	4613      	mov	r3, r2
 80082ba:	009b      	lsls	r3, r3, #2
 80082bc:	4413      	add	r3, r2
 80082be:	009a      	lsls	r2, r3, #2
 80082c0:	441a      	add	r2, r3
 80082c2:	687b      	ldr	r3, [r7, #4]
 80082c4:	685b      	ldr	r3, [r3, #4]
 80082c6:	009b      	lsls	r3, r3, #2
 80082c8:	fbb2 f2f3 	udiv	r2, r2, r3
 80082cc:	4b1a      	ldr	r3, [pc, #104]	@ (8008338 <UART_SetConfig+0x118>)
 80082ce:	fba3 0302 	umull	r0, r3, r3, r2
 80082d2:	095b      	lsrs	r3, r3, #5
 80082d4:	2064      	movs	r0, #100	@ 0x64
 80082d6:	fb00 f303 	mul.w	r3, r0, r3
 80082da:	1ad3      	subs	r3, r2, r3
 80082dc:	011b      	lsls	r3, r3, #4
 80082de:	3332      	adds	r3, #50	@ 0x32
 80082e0:	4a15      	ldr	r2, [pc, #84]	@ (8008338 <UART_SetConfig+0x118>)
 80082e2:	fba2 2303 	umull	r2, r3, r2, r3
 80082e6:	095b      	lsrs	r3, r3, #5
 80082e8:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80082ec:	4419      	add	r1, r3
 80082ee:	68fa      	ldr	r2, [r7, #12]
 80082f0:	4613      	mov	r3, r2
 80082f2:	009b      	lsls	r3, r3, #2
 80082f4:	4413      	add	r3, r2
 80082f6:	009a      	lsls	r2, r3, #2
 80082f8:	441a      	add	r2, r3
 80082fa:	687b      	ldr	r3, [r7, #4]
 80082fc:	685b      	ldr	r3, [r3, #4]
 80082fe:	009b      	lsls	r3, r3, #2
 8008300:	fbb2 f2f3 	udiv	r2, r2, r3
 8008304:	4b0c      	ldr	r3, [pc, #48]	@ (8008338 <UART_SetConfig+0x118>)
 8008306:	fba3 0302 	umull	r0, r3, r3, r2
 800830a:	095b      	lsrs	r3, r3, #5
 800830c:	2064      	movs	r0, #100	@ 0x64
 800830e:	fb00 f303 	mul.w	r3, r0, r3
 8008312:	1ad3      	subs	r3, r2, r3
 8008314:	011b      	lsls	r3, r3, #4
 8008316:	3332      	adds	r3, #50	@ 0x32
 8008318:	4a07      	ldr	r2, [pc, #28]	@ (8008338 <UART_SetConfig+0x118>)
 800831a:	fba2 2303 	umull	r2, r3, r2, r3
 800831e:	095b      	lsrs	r3, r3, #5
 8008320:	f003 020f 	and.w	r2, r3, #15
 8008324:	687b      	ldr	r3, [r7, #4]
 8008326:	681b      	ldr	r3, [r3, #0]
 8008328:	440a      	add	r2, r1
 800832a:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 800832c:	bf00      	nop
 800832e:	3710      	adds	r7, #16
 8008330:	46bd      	mov	sp, r7
 8008332:	bd80      	pop	{r7, pc}
 8008334:	40013800 	.word	0x40013800
 8008338:	51eb851f 	.word	0x51eb851f

0800833c <memset>:
 800833c:	4603      	mov	r3, r0
 800833e:	4402      	add	r2, r0
 8008340:	4293      	cmp	r3, r2
 8008342:	d100      	bne.n	8008346 <memset+0xa>
 8008344:	4770      	bx	lr
 8008346:	f803 1b01 	strb.w	r1, [r3], #1
 800834a:	e7f9      	b.n	8008340 <memset+0x4>

0800834c <__libc_init_array>:
 800834c:	b570      	push	{r4, r5, r6, lr}
 800834e:	2600      	movs	r6, #0
 8008350:	4d0c      	ldr	r5, [pc, #48]	@ (8008384 <__libc_init_array+0x38>)
 8008352:	4c0d      	ldr	r4, [pc, #52]	@ (8008388 <__libc_init_array+0x3c>)
 8008354:	1b64      	subs	r4, r4, r5
 8008356:	10a4      	asrs	r4, r4, #2
 8008358:	42a6      	cmp	r6, r4
 800835a:	d109      	bne.n	8008370 <__libc_init_array+0x24>
 800835c:	f000 f81a 	bl	8008394 <_init>
 8008360:	2600      	movs	r6, #0
 8008362:	4d0a      	ldr	r5, [pc, #40]	@ (800838c <__libc_init_array+0x40>)
 8008364:	4c0a      	ldr	r4, [pc, #40]	@ (8008390 <__libc_init_array+0x44>)
 8008366:	1b64      	subs	r4, r4, r5
 8008368:	10a4      	asrs	r4, r4, #2
 800836a:	42a6      	cmp	r6, r4
 800836c:	d105      	bne.n	800837a <__libc_init_array+0x2e>
 800836e:	bd70      	pop	{r4, r5, r6, pc}
 8008370:	f855 3b04 	ldr.w	r3, [r5], #4
 8008374:	4798      	blx	r3
 8008376:	3601      	adds	r6, #1
 8008378:	e7ee      	b.n	8008358 <__libc_init_array+0xc>
 800837a:	f855 3b04 	ldr.w	r3, [r5], #4
 800837e:	4798      	blx	r3
 8008380:	3601      	adds	r6, #1
 8008382:	e7f2      	b.n	800836a <__libc_init_array+0x1e>
 8008384:	080083d8 	.word	0x080083d8
 8008388:	080083d8 	.word	0x080083d8
 800838c:	080083d8 	.word	0x080083d8
 8008390:	080083dc 	.word	0x080083dc

08008394 <_init>:
 8008394:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008396:	bf00      	nop
 8008398:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800839a:	bc08      	pop	{r3}
 800839c:	469e      	mov	lr, r3
 800839e:	4770      	bx	lr

080083a0 <_fini>:
 80083a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80083a2:	bf00      	nop
 80083a4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80083a6:	bc08      	pop	{r3}
 80083a8:	469e      	mov	lr, r3
 80083aa:	4770      	bx	lr
