// Seed: 4005894113
module module_0 #(
    parameter id_6 = 32'd39
);
  wire id_1, id_2;
  wire id_3;
  wire id_4;
  wire id_5;
  defparam id_6 = 1'd0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  inout wire id_4;
  input wire id_3;
  input wire id_2;
  input wire id_1;
  assign id_5 = id_5;
  module_0 modCall_1 ();
  always id_4 = 1;
  always @(negedge -1 or negedge -1) id_5 <= -1'd0;
  wire id_6, id_7;
  wire id_8, id_9;
  wire id_10;
  wire id_11, id_12, id_13;
  genvar id_14;
endmodule
