{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1683387629906 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1683387629912 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 06 23:40:29 2023 " "Processing started: Sat May 06 23:40:29 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1683387629912 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683387629912 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Paj7620_top -c Paj7620_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off Paj7620_top -c Paj7620_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683387629912 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1683387630389 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1683387630389 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/code-file/fpga_prj/gesture_prj/src/sel_driver.v 1 1 " "Found 1 design units, including 1 entities, in source file /code-file/fpga_prj/gesture_prj/src/sel_driver.v" { { "Info" "ISGN_ENTITY_NAME" "1 sel_drive " "Found entity 1: sel_drive" {  } { { "../src/sel_driver.v" "" { Text "D:/code-file/FPGA_PRJ/gesture_prj/src/sel_driver.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683387638499 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683387638499 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/code-file/fpga_prj/gesture_prj/src/seg_driver.v 1 1 " "Found 1 design units, including 1 entities, in source file /code-file/fpga_prj/gesture_prj/src/seg_driver.v" { { "Info" "ISGN_ENTITY_NAME" "1 seg_drive " "Found entity 1: seg_drive" {  } { { "../src/seg_driver.v" "" { Text "D:/code-file/FPGA_PRJ/gesture_prj/src/seg_driver.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683387638501 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683387638501 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/code-file/fpga_prj/gesture_prj/src/prj7620_cfg.v 1 1 " "Found 1 design units, including 1 entities, in source file /code-file/fpga_prj/gesture_prj/src/prj7620_cfg.v" { { "Info" "ISGN_ENTITY_NAME" "1 prj7620_cfg " "Found entity 1: prj7620_cfg" {  } { { "../src/prj7620_cfg.v" "" { Text "D:/code-file/FPGA_PRJ/gesture_prj/src/prj7620_cfg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683387638503 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683387638503 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/code-file/fpga_prj/gesture_prj/src/prj7620_beep_seg.v 1 1 " "Found 1 design units, including 1 entities, in source file /code-file/fpga_prj/gesture_prj/src/prj7620_beep_seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 prj7620_beep_seg " "Found entity 1: prj7620_beep_seg" {  } { { "../src/prj7620_beep_seg.v" "" { Text "D:/code-file/FPGA_PRJ/gesture_prj/src/prj7620_beep_seg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683387638505 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683387638505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/code-file/fpga_prj/gesture_prj/src/paj7620_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /code-file/fpga_prj/gesture_prj/src/paj7620_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 paj7620_top " "Found entity 1: paj7620_top" {  } { { "../src/paj7620_top.v" "" { Text "D:/code-file/FPGA_PRJ/gesture_prj/src/paj7620_top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683387638507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683387638507 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "machine_driver.v(167) " "Verilog HDL information at machine_driver.v(167): always construct contains both blocking and non-blocking assignments" {  } { { "../src/machine_driver.v" "" { Text "D:/code-file/FPGA_PRJ/gesture_prj/src/machine_driver.v" 167 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1683387638509 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/code-file/fpga_prj/gesture_prj/src/machine_driver.v 1 1 " "Found 1 design units, including 1 entities, in source file /code-file/fpga_prj/gesture_prj/src/machine_driver.v" { { "Info" "ISGN_ENTITY_NAME" "1 machine_drive " "Found entity 1: machine_drive" {  } { { "../src/machine_driver.v" "" { Text "D:/code-file/FPGA_PRJ/gesture_prj/src/machine_driver.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683387638509 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683387638509 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/code-file/fpga_prj/gesture_prj/src/led_driver.v 1 1 " "Found 1 design units, including 1 entities, in source file /code-file/fpga_prj/gesture_prj/src/led_driver.v" { { "Info" "ISGN_ENTITY_NAME" "1 led_drive " "Found entity 1: led_drive" {  } { { "../src/led_driver.v" "" { Text "D:/code-file/FPGA_PRJ/gesture_prj/src/led_driver.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683387638511 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683387638511 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/code-file/fpga_prj/gesture_prj/src/lanterns.v 1 1 " "Found 1 design units, including 1 entities, in source file /code-file/fpga_prj/gesture_prj/src/lanterns.v" { { "Info" "ISGN_ENTITY_NAME" "1 lanterns " "Found entity 1: lanterns" {  } { { "../src/lanterns.v" "" { Text "D:/code-file/FPGA_PRJ/gesture_prj/src/lanterns.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683387638513 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683387638513 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/code-file/fpga_prj/gesture_prj/src/key_debounce.v 1 1 " "Found 1 design units, including 1 entities, in source file /code-file/fpga_prj/gesture_prj/src/key_debounce.v" { { "Info" "ISGN_ENTITY_NAME" "1 key_debounce " "Found entity 1: key_debounce" {  } { { "../src/key_debounce.v" "" { Text "D:/code-file/FPGA_PRJ/gesture_prj/src/key_debounce.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683387638515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683387638515 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "SLAVE_ADDR slave_addr i2c_ctrl.v(30) " "Verilog HDL Declaration information at i2c_ctrl.v(30): object \"SLAVE_ADDR\" differs only in case from object \"slave_addr\" in the same scope" {  } { { "../src/i2c_ctrl.v" "" { Text "D:/code-file/FPGA_PRJ/gesture_prj/src/i2c_ctrl.v" 30 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1683387638517 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEVICE_ADDR device_addr i2c_ctrl.v(32) " "Verilog HDL Declaration information at i2c_ctrl.v(32): object \"DEVICE_ADDR\" differs only in case from object \"device_addr\" in the same scope" {  } { { "../src/i2c_ctrl.v" "" { Text "D:/code-file/FPGA_PRJ/gesture_prj/src/i2c_ctrl.v" 32 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1683387638517 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/code-file/fpga_prj/gesture_prj/src/i2c_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /code-file/fpga_prj/gesture_prj/src/i2c_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_ctrl " "Found entity 1: i2c_ctrl" {  } { { "../src/i2c_ctrl.v" "" { Text "D:/code-file/FPGA_PRJ/gesture_prj/src/i2c_ctrl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683387638518 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683387638518 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/code-file/fpga_prj/gesture_prj/src/freq_select.v 1 1 " "Found 1 design units, including 1 entities, in source file /code-file/fpga_prj/gesture_prj/src/freq_select.v" { { "Info" "ISGN_ENTITY_NAME" "1 freq_select " "Found entity 1: freq_select" {  } { { "../src/freq_select.v" "" { Text "D:/code-file/FPGA_PRJ/gesture_prj/src/freq_select.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683387638520 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683387638520 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/code-file/fpga_prj/gesture_prj/src/beep_driver.v 1 1 " "Found 1 design units, including 1 entities, in source file /code-file/fpga_prj/gesture_prj/src/beep_driver.v" { { "Info" "ISGN_ENTITY_NAME" "1 beep_drive " "Found entity 1: beep_drive" {  } { { "../src/beep_driver.v" "" { Text "D:/code-file/FPGA_PRJ/gesture_prj/src/beep_driver.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683387638522 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683387638522 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/code-file/fpga_prj/gesture_prj/src/auto_buy.v 1 1 " "Found 1 design units, including 1 entities, in source file /code-file/fpga_prj/gesture_prj/src/auto_buy.v" { { "Info" "ISGN_ENTITY_NAME" "1 AUTO_Buy " "Found entity 1: AUTO_Buy" {  } { { "../src/AUTO_Buy.v" "" { Text "D:/code-file/FPGA_PRJ/gesture_prj/src/AUTO_Buy.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683387638524 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683387638524 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "lan_led prj7620_beep_seg.v(171) " "Verilog HDL Implicit Net warning at prj7620_beep_seg.v(171): created implicit net for \"lan_led\"" {  } { { "../src/prj7620_beep_seg.v" "" { Text "D:/code-file/FPGA_PRJ/gesture_prj/src/prj7620_beep_seg.v" 171 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683387638524 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "i2c_ctrl i2c_ctrl.v(25) " "Verilog HDL Parameter Declaration warning at i2c_ctrl.v(25): Parameter Declaration in module \"i2c_ctrl\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../src/i2c_ctrl.v" "" { Text "D:/code-file/FPGA_PRJ/gesture_prj/src/i2c_ctrl.v" 25 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1683387638526 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "i2c_ctrl i2c_ctrl.v(27) " "Verilog HDL Parameter Declaration warning at i2c_ctrl.v(27): Parameter Declaration in module \"i2c_ctrl\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../src/i2c_ctrl.v" "" { Text "D:/code-file/FPGA_PRJ/gesture_prj/src/i2c_ctrl.v" 27 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1683387638526 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "i2c_ctrl i2c_ctrl.v(38) " "Verilog HDL Parameter Declaration warning at i2c_ctrl.v(38): Parameter Declaration in module \"i2c_ctrl\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../src/i2c_ctrl.v" "" { Text "D:/code-file/FPGA_PRJ/gesture_prj/src/i2c_ctrl.v" 38 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1683387638526 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "prj7620_beep_seg " "Elaborating entity \"prj7620_beep_seg\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1683387638581 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "flag prj7620_beep_seg.v(18) " "Verilog HDL or VHDL warning at prj7620_beep_seg.v(18): object \"flag\" assigned a value but never read" {  } { { "../src/prj7620_beep_seg.v" "" { Text "D:/code-file/FPGA_PRJ/gesture_prj/src/prj7620_beep_seg.v" 18 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1683387638582 "|prj7620_beep_seg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 prj7620_beep_seg.v(30) " "Verilog HDL assignment warning at prj7620_beep_seg.v(30): truncated value with size 8 to match size of target (4)" {  } { { "../src/prj7620_beep_seg.v" "" { Text "D:/code-file/FPGA_PRJ/gesture_prj/src/prj7620_beep_seg.v" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683387638582 "|prj7620_beep_seg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 prj7620_beep_seg.v(34) " "Verilog HDL assignment warning at prj7620_beep_seg.v(34): truncated value with size 8 to match size of target (4)" {  } { { "../src/prj7620_beep_seg.v" "" { Text "D:/code-file/FPGA_PRJ/gesture_prj/src/prj7620_beep_seg.v" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683387638582 "|prj7620_beep_seg"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "led prj7620_beep_seg.v(8) " "Output port \"led\" at prj7620_beep_seg.v(8) has no driver" {  } { { "../src/prj7620_beep_seg.v" "" { Text "D:/code-file/FPGA_PRJ/gesture_prj/src/prj7620_beep_seg.v" 8 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1683387638584 "|prj7620_beep_seg"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "paj7620_top paj7620_top:paj7620_top_inst " "Elaborating entity \"paj7620_top\" for hierarchy \"paj7620_top:paj7620_top_inst\"" {  } { { "../src/prj7620_beep_seg.v" "paj7620_top_inst" { Text "D:/code-file/FPGA_PRJ/gesture_prj/src/prj7620_beep_seg.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683387638590 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "led_out paj7620_top.v(141) " "Verilog HDL Always Construct warning at paj7620_top.v(141): inferring latch(es) for variable \"led_out\", which holds its previous value in one or more paths through the always construct" {  } { { "../src/paj7620_top.v" "" { Text "D:/code-file/FPGA_PRJ/gesture_prj/src/paj7620_top.v" 141 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1683387638593 "|prj7620_beep_seg|paj7620_top:paj7620_top_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "led_out\[0\] paj7620_top.v(141) " "Inferred latch for \"led_out\[0\]\" at paj7620_top.v(141)" {  } { { "../src/paj7620_top.v" "" { Text "D:/code-file/FPGA_PRJ/gesture_prj/src/paj7620_top.v" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683387638596 "|prj7620_beep_seg|paj7620_top:paj7620_top_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "led_out\[1\] paj7620_top.v(141) " "Inferred latch for \"led_out\[1\]\" at paj7620_top.v(141)" {  } { { "../src/paj7620_top.v" "" { Text "D:/code-file/FPGA_PRJ/gesture_prj/src/paj7620_top.v" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683387638596 "|prj7620_beep_seg|paj7620_top:paj7620_top_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "led_out\[2\] paj7620_top.v(141) " "Inferred latch for \"led_out\[2\]\" at paj7620_top.v(141)" {  } { { "../src/paj7620_top.v" "" { Text "D:/code-file/FPGA_PRJ/gesture_prj/src/paj7620_top.v" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683387638596 "|prj7620_beep_seg|paj7620_top:paj7620_top_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "led_out\[3\] paj7620_top.v(141) " "Inferred latch for \"led_out\[3\]\" at paj7620_top.v(141)" {  } { { "../src/paj7620_top.v" "" { Text "D:/code-file/FPGA_PRJ/gesture_prj/src/paj7620_top.v" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683387638596 "|prj7620_beep_seg|paj7620_top:paj7620_top_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_ctrl paj7620_top:paj7620_top_inst\|i2c_ctrl:i2c_ctrl_inst " "Elaborating entity \"i2c_ctrl\" for hierarchy \"paj7620_top:paj7620_top_inst\|i2c_ctrl:i2c_ctrl_inst\"" {  } { { "../src/paj7620_top.v" "i2c_ctrl_inst" { Text "D:/code-file/FPGA_PRJ/gesture_prj/src/paj7620_top.v" 204 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683387638610 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "i2c_ctrl.v(80) " "Verilog HDL Case Statement warning at i2c_ctrl.v(80): incomplete case statement has no default case item" {  } { { "../src/i2c_ctrl.v" "" { Text "D:/code-file/FPGA_PRJ/gesture_prj/src/i2c_ctrl.v" 80 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1683387638611 "|prj7620_beep_seg|paj7620_top:paj7620_top_inst|i2c_ctrl:i2c_ctrl_inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "slave_addr i2c_ctrl.v(80) " "Verilog HDL Always Construct warning at i2c_ctrl.v(80): inferring latch(es) for variable \"slave_addr\", which holds its previous value in one or more paths through the always construct" {  } { { "../src/i2c_ctrl.v" "" { Text "D:/code-file/FPGA_PRJ/gesture_prj/src/i2c_ctrl.v" 80 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1683387638612 "|prj7620_beep_seg|paj7620_top:paj7620_top_inst|i2c_ctrl:i2c_ctrl_inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "device_addr i2c_ctrl.v(80) " "Verilog HDL Always Construct warning at i2c_ctrl.v(80): inferring latch(es) for variable \"device_addr\", which holds its previous value in one or more paths through the always construct" {  } { { "../src/i2c_ctrl.v" "" { Text "D:/code-file/FPGA_PRJ/gesture_prj/src/i2c_ctrl.v" 80 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1683387638612 "|prj7620_beep_seg|paj7620_top:paj7620_top_inst|i2c_ctrl:i2c_ctrl_inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "wr_addr i2c_ctrl.v(80) " "Verilog HDL Always Construct warning at i2c_ctrl.v(80): inferring latch(es) for variable \"wr_addr\", which holds its previous value in one or more paths through the always construct" {  } { { "../src/i2c_ctrl.v" "" { Text "D:/code-file/FPGA_PRJ/gesture_prj/src/i2c_ctrl.v" 80 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1683387638612 "|prj7620_beep_seg|paj7620_top:paj7620_top_inst|i2c_ctrl:i2c_ctrl_inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "po_data i2c_ctrl.v(542) " "Verilog HDL Always Construct warning at i2c_ctrl.v(542): inferring latch(es) for variable \"po_data\", which holds its previous value in one or more paths through the always construct" {  } { { "../src/i2c_ctrl.v" "" { Text "D:/code-file/FPGA_PRJ/gesture_prj/src/i2c_ctrl.v" 542 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1683387638615 "|prj7620_beep_seg|paj7620_top:paj7620_top_inst|i2c_ctrl:i2c_ctrl_inst"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "i2c_ctrl.v(550) " "Verilog HDL Case Statement information at i2c_ctrl.v(550): all case item expressions in this case statement are onehot" {  } { { "../src/i2c_ctrl.v" "" { Text "D:/code-file/FPGA_PRJ/gesture_prj/src/i2c_ctrl.v" 550 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1683387638616 "|prj7620_beep_seg|paj7620_top:paj7620_top_inst|i2c_ctrl:i2c_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "po_data\[0\] i2c_ctrl.v(542) " "Inferred latch for \"po_data\[0\]\" at i2c_ctrl.v(542)" {  } { { "../src/i2c_ctrl.v" "" { Text "D:/code-file/FPGA_PRJ/gesture_prj/src/i2c_ctrl.v" 542 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683387638618 "|prj7620_beep_seg|paj7620_top:paj7620_top_inst|i2c_ctrl:i2c_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "po_data\[1\] i2c_ctrl.v(542) " "Inferred latch for \"po_data\[1\]\" at i2c_ctrl.v(542)" {  } { { "../src/i2c_ctrl.v" "" { Text "D:/code-file/FPGA_PRJ/gesture_prj/src/i2c_ctrl.v" 542 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683387638618 "|prj7620_beep_seg|paj7620_top:paj7620_top_inst|i2c_ctrl:i2c_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "po_data\[2\] i2c_ctrl.v(542) " "Inferred latch for \"po_data\[2\]\" at i2c_ctrl.v(542)" {  } { { "../src/i2c_ctrl.v" "" { Text "D:/code-file/FPGA_PRJ/gesture_prj/src/i2c_ctrl.v" 542 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683387638618 "|prj7620_beep_seg|paj7620_top:paj7620_top_inst|i2c_ctrl:i2c_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "po_data\[3\] i2c_ctrl.v(542) " "Inferred latch for \"po_data\[3\]\" at i2c_ctrl.v(542)" {  } { { "../src/i2c_ctrl.v" "" { Text "D:/code-file/FPGA_PRJ/gesture_prj/src/i2c_ctrl.v" 542 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683387638618 "|prj7620_beep_seg|paj7620_top:paj7620_top_inst|i2c_ctrl:i2c_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "po_data\[4\] i2c_ctrl.v(542) " "Inferred latch for \"po_data\[4\]\" at i2c_ctrl.v(542)" {  } { { "../src/i2c_ctrl.v" "" { Text "D:/code-file/FPGA_PRJ/gesture_prj/src/i2c_ctrl.v" 542 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683387638618 "|prj7620_beep_seg|paj7620_top:paj7620_top_inst|i2c_ctrl:i2c_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "po_data\[5\] i2c_ctrl.v(542) " "Inferred latch for \"po_data\[5\]\" at i2c_ctrl.v(542)" {  } { { "../src/i2c_ctrl.v" "" { Text "D:/code-file/FPGA_PRJ/gesture_prj/src/i2c_ctrl.v" 542 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683387638619 "|prj7620_beep_seg|paj7620_top:paj7620_top_inst|i2c_ctrl:i2c_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "po_data\[6\] i2c_ctrl.v(542) " "Inferred latch for \"po_data\[6\]\" at i2c_ctrl.v(542)" {  } { { "../src/i2c_ctrl.v" "" { Text "D:/code-file/FPGA_PRJ/gesture_prj/src/i2c_ctrl.v" 542 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683387638619 "|prj7620_beep_seg|paj7620_top:paj7620_top_inst|i2c_ctrl:i2c_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "po_data\[7\] i2c_ctrl.v(542) " "Inferred latch for \"po_data\[7\]\" at i2c_ctrl.v(542)" {  } { { "../src/i2c_ctrl.v" "" { Text "D:/code-file/FPGA_PRJ/gesture_prj/src/i2c_ctrl.v" 542 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683387638619 "|prj7620_beep_seg|paj7620_top:paj7620_top_inst|i2c_ctrl:i2c_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_addr\[0\] i2c_ctrl.v(80) " "Inferred latch for \"wr_addr\[0\]\" at i2c_ctrl.v(80)" {  } { { "../src/i2c_ctrl.v" "" { Text "D:/code-file/FPGA_PRJ/gesture_prj/src/i2c_ctrl.v" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683387638620 "|prj7620_beep_seg|paj7620_top:paj7620_top_inst|i2c_ctrl:i2c_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_addr\[1\] i2c_ctrl.v(80) " "Inferred latch for \"wr_addr\[1\]\" at i2c_ctrl.v(80)" {  } { { "../src/i2c_ctrl.v" "" { Text "D:/code-file/FPGA_PRJ/gesture_prj/src/i2c_ctrl.v" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683387638620 "|prj7620_beep_seg|paj7620_top:paj7620_top_inst|i2c_ctrl:i2c_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_addr\[2\] i2c_ctrl.v(80) " "Inferred latch for \"wr_addr\[2\]\" at i2c_ctrl.v(80)" {  } { { "../src/i2c_ctrl.v" "" { Text "D:/code-file/FPGA_PRJ/gesture_prj/src/i2c_ctrl.v" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683387638620 "|prj7620_beep_seg|paj7620_top:paj7620_top_inst|i2c_ctrl:i2c_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_addr\[3\] i2c_ctrl.v(80) " "Inferred latch for \"wr_addr\[3\]\" at i2c_ctrl.v(80)" {  } { { "../src/i2c_ctrl.v" "" { Text "D:/code-file/FPGA_PRJ/gesture_prj/src/i2c_ctrl.v" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683387638620 "|prj7620_beep_seg|paj7620_top:paj7620_top_inst|i2c_ctrl:i2c_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_addr\[4\] i2c_ctrl.v(80) " "Inferred latch for \"wr_addr\[4\]\" at i2c_ctrl.v(80)" {  } { { "../src/i2c_ctrl.v" "" { Text "D:/code-file/FPGA_PRJ/gesture_prj/src/i2c_ctrl.v" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683387638620 "|prj7620_beep_seg|paj7620_top:paj7620_top_inst|i2c_ctrl:i2c_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_addr\[5\] i2c_ctrl.v(80) " "Inferred latch for \"wr_addr\[5\]\" at i2c_ctrl.v(80)" {  } { { "../src/i2c_ctrl.v" "" { Text "D:/code-file/FPGA_PRJ/gesture_prj/src/i2c_ctrl.v" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683387638620 "|prj7620_beep_seg|paj7620_top:paj7620_top_inst|i2c_ctrl:i2c_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_addr\[6\] i2c_ctrl.v(80) " "Inferred latch for \"wr_addr\[6\]\" at i2c_ctrl.v(80)" {  } { { "../src/i2c_ctrl.v" "" { Text "D:/code-file/FPGA_PRJ/gesture_prj/src/i2c_ctrl.v" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683387638620 "|prj7620_beep_seg|paj7620_top:paj7620_top_inst|i2c_ctrl:i2c_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_addr\[7\] i2c_ctrl.v(80) " "Inferred latch for \"wr_addr\[7\]\" at i2c_ctrl.v(80)" {  } { { "../src/i2c_ctrl.v" "" { Text "D:/code-file/FPGA_PRJ/gesture_prj/src/i2c_ctrl.v" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683387638620 "|prj7620_beep_seg|paj7620_top:paj7620_top_inst|i2c_ctrl:i2c_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "device_addr\[0\] i2c_ctrl.v(80) " "Inferred latch for \"device_addr\[0\]\" at i2c_ctrl.v(80)" {  } { { "../src/i2c_ctrl.v" "" { Text "D:/code-file/FPGA_PRJ/gesture_prj/src/i2c_ctrl.v" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683387638620 "|prj7620_beep_seg|paj7620_top:paj7620_top_inst|i2c_ctrl:i2c_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "device_addr\[1\] i2c_ctrl.v(80) " "Inferred latch for \"device_addr\[1\]\" at i2c_ctrl.v(80)" {  } { { "../src/i2c_ctrl.v" "" { Text "D:/code-file/FPGA_PRJ/gesture_prj/src/i2c_ctrl.v" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683387638620 "|prj7620_beep_seg|paj7620_top:paj7620_top_inst|i2c_ctrl:i2c_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "device_addr\[2\] i2c_ctrl.v(80) " "Inferred latch for \"device_addr\[2\]\" at i2c_ctrl.v(80)" {  } { { "../src/i2c_ctrl.v" "" { Text "D:/code-file/FPGA_PRJ/gesture_prj/src/i2c_ctrl.v" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683387638620 "|prj7620_beep_seg|paj7620_top:paj7620_top_inst|i2c_ctrl:i2c_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "device_addr\[3\] i2c_ctrl.v(80) " "Inferred latch for \"device_addr\[3\]\" at i2c_ctrl.v(80)" {  } { { "../src/i2c_ctrl.v" "" { Text "D:/code-file/FPGA_PRJ/gesture_prj/src/i2c_ctrl.v" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683387638620 "|prj7620_beep_seg|paj7620_top:paj7620_top_inst|i2c_ctrl:i2c_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "device_addr\[4\] i2c_ctrl.v(80) " "Inferred latch for \"device_addr\[4\]\" at i2c_ctrl.v(80)" {  } { { "../src/i2c_ctrl.v" "" { Text "D:/code-file/FPGA_PRJ/gesture_prj/src/i2c_ctrl.v" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683387638620 "|prj7620_beep_seg|paj7620_top:paj7620_top_inst|i2c_ctrl:i2c_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "device_addr\[5\] i2c_ctrl.v(80) " "Inferred latch for \"device_addr\[5\]\" at i2c_ctrl.v(80)" {  } { { "../src/i2c_ctrl.v" "" { Text "D:/code-file/FPGA_PRJ/gesture_prj/src/i2c_ctrl.v" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683387638620 "|prj7620_beep_seg|paj7620_top:paj7620_top_inst|i2c_ctrl:i2c_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "device_addr\[6\] i2c_ctrl.v(80) " "Inferred latch for \"device_addr\[6\]\" at i2c_ctrl.v(80)" {  } { { "../src/i2c_ctrl.v" "" { Text "D:/code-file/FPGA_PRJ/gesture_prj/src/i2c_ctrl.v" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683387638620 "|prj7620_beep_seg|paj7620_top:paj7620_top_inst|i2c_ctrl:i2c_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "device_addr\[7\] i2c_ctrl.v(80) " "Inferred latch for \"device_addr\[7\]\" at i2c_ctrl.v(80)" {  } { { "../src/i2c_ctrl.v" "" { Text "D:/code-file/FPGA_PRJ/gesture_prj/src/i2c_ctrl.v" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683387638620 "|prj7620_beep_seg|paj7620_top:paj7620_top_inst|i2c_ctrl:i2c_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "slave_addr\[0\] i2c_ctrl.v(80) " "Inferred latch for \"slave_addr\[0\]\" at i2c_ctrl.v(80)" {  } { { "../src/i2c_ctrl.v" "" { Text "D:/code-file/FPGA_PRJ/gesture_prj/src/i2c_ctrl.v" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683387638620 "|prj7620_beep_seg|paj7620_top:paj7620_top_inst|i2c_ctrl:i2c_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "slave_addr\[1\] i2c_ctrl.v(80) " "Inferred latch for \"slave_addr\[1\]\" at i2c_ctrl.v(80)" {  } { { "../src/i2c_ctrl.v" "" { Text "D:/code-file/FPGA_PRJ/gesture_prj/src/i2c_ctrl.v" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683387638621 "|prj7620_beep_seg|paj7620_top:paj7620_top_inst|i2c_ctrl:i2c_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "slave_addr\[2\] i2c_ctrl.v(80) " "Inferred latch for \"slave_addr\[2\]\" at i2c_ctrl.v(80)" {  } { { "../src/i2c_ctrl.v" "" { Text "D:/code-file/FPGA_PRJ/gesture_prj/src/i2c_ctrl.v" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683387638621 "|prj7620_beep_seg|paj7620_top:paj7620_top_inst|i2c_ctrl:i2c_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "slave_addr\[3\] i2c_ctrl.v(80) " "Inferred latch for \"slave_addr\[3\]\" at i2c_ctrl.v(80)" {  } { { "../src/i2c_ctrl.v" "" { Text "D:/code-file/FPGA_PRJ/gesture_prj/src/i2c_ctrl.v" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683387638621 "|prj7620_beep_seg|paj7620_top:paj7620_top_inst|i2c_ctrl:i2c_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "slave_addr\[4\] i2c_ctrl.v(80) " "Inferred latch for \"slave_addr\[4\]\" at i2c_ctrl.v(80)" {  } { { "../src/i2c_ctrl.v" "" { Text "D:/code-file/FPGA_PRJ/gesture_prj/src/i2c_ctrl.v" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683387638621 "|prj7620_beep_seg|paj7620_top:paj7620_top_inst|i2c_ctrl:i2c_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "slave_addr\[5\] i2c_ctrl.v(80) " "Inferred latch for \"slave_addr\[5\]\" at i2c_ctrl.v(80)" {  } { { "../src/i2c_ctrl.v" "" { Text "D:/code-file/FPGA_PRJ/gesture_prj/src/i2c_ctrl.v" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683387638621 "|prj7620_beep_seg|paj7620_top:paj7620_top_inst|i2c_ctrl:i2c_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "slave_addr\[6\] i2c_ctrl.v(80) " "Inferred latch for \"slave_addr\[6\]\" at i2c_ctrl.v(80)" {  } { { "../src/i2c_ctrl.v" "" { Text "D:/code-file/FPGA_PRJ/gesture_prj/src/i2c_ctrl.v" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683387638621 "|prj7620_beep_seg|paj7620_top:paj7620_top_inst|i2c_ctrl:i2c_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "slave_addr\[7\] i2c_ctrl.v(80) " "Inferred latch for \"slave_addr\[7\]\" at i2c_ctrl.v(80)" {  } { { "../src/i2c_ctrl.v" "" { Text "D:/code-file/FPGA_PRJ/gesture_prj/src/i2c_ctrl.v" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683387638621 "|prj7620_beep_seg|paj7620_top:paj7620_top_inst|i2c_ctrl:i2c_ctrl_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "prj7620_cfg paj7620_top:paj7620_top_inst\|prj7620_cfg:prj7620_cfg_inst " "Elaborating entity \"prj7620_cfg\" for hierarchy \"paj7620_top:paj7620_top_inst\|prj7620_cfg:prj7620_cfg_inst\"" {  } { { "../src/paj7620_top.v" "prj7620_cfg_inst" { Text "D:/code-file/FPGA_PRJ/gesture_prj/src/paj7620_top.v" 215 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683387638635 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sel_drive sel_drive:inst_sel_drive " "Elaborating entity \"sel_drive\" for hierarchy \"sel_drive:inst_sel_drive\"" {  } { { "../src/prj7620_beep_seg.v" "inst_sel_drive" { Text "D:/code-file/FPGA_PRJ/gesture_prj/src/prj7620_beep_seg.v" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683387638649 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 sel_driver.v(37) " "Verilog HDL assignment warning at sel_driver.v(37): truncated value with size 32 to match size of target (21)" {  } { { "../src/sel_driver.v" "" { Text "D:/code-file/FPGA_PRJ/gesture_prj/src/sel_driver.v" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683387638650 "|prj7620_beep_seg|sel_drive:inst_sel_drive"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "next_state sel_driver.v(57) " "Verilog HDL Always Construct warning at sel_driver.v(57): inferring latch(es) for variable \"next_state\", which holds its previous value in one or more paths through the always construct" {  } { { "../src/sel_driver.v" "" { Text "D:/code-file/FPGA_PRJ/gesture_prj/src/sel_driver.v" 57 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1683387638650 "|prj7620_beep_seg|sel_drive:inst_sel_drive"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "price_out sel_driver.v(101) " "Verilog HDL Always Construct warning at sel_driver.v(101): variable \"price_out\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../src/sel_driver.v" "" { Text "D:/code-file/FPGA_PRJ/gesture_prj/src/sel_driver.v" 101 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683387638650 "|prj7620_beep_seg|sel_drive:inst_sel_drive"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "price_need sel_driver.v(109) " "Verilog HDL Always Construct warning at sel_driver.v(109): variable \"price_need\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../src/sel_driver.v" "" { Text "D:/code-file/FPGA_PRJ/gesture_prj/src/sel_driver.v" 109 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683387638650 "|prj7620_beep_seg|sel_drive:inst_sel_drive"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "price_need sel_driver.v(117) " "Verilog HDL Always Construct warning at sel_driver.v(117): variable \"price_need\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../src/sel_driver.v" "" { Text "D:/code-file/FPGA_PRJ/gesture_prj/src/sel_driver.v" 117 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683387638650 "|prj7620_beep_seg|sel_drive:inst_sel_drive"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "price_put sel_driver.v(125) " "Verilog HDL Always Construct warning at sel_driver.v(125): variable \"price_put\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../src/sel_driver.v" "" { Text "D:/code-file/FPGA_PRJ/gesture_prj/src/sel_driver.v" 125 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683387638650 "|prj7620_beep_seg|sel_drive:inst_sel_drive"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "price_put sel_driver.v(133) " "Verilog HDL Always Construct warning at sel_driver.v(133): variable \"price_put\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../src/sel_driver.v" "" { Text "D:/code-file/FPGA_PRJ/gesture_prj/src/sel_driver.v" 133 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683387638650 "|prj7620_beep_seg|sel_drive:inst_sel_drive"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.state5 sel_driver.v(57) " "Inferred latch for \"next_state.state5\" at sel_driver.v(57)" {  } { { "../src/sel_driver.v" "" { Text "D:/code-file/FPGA_PRJ/gesture_prj/src/sel_driver.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683387638651 "|prj7620_beep_seg|sel_drive:inst_sel_drive"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.state4 sel_driver.v(57) " "Inferred latch for \"next_state.state4\" at sel_driver.v(57)" {  } { { "../src/sel_driver.v" "" { Text "D:/code-file/FPGA_PRJ/gesture_prj/src/sel_driver.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683387638651 "|prj7620_beep_seg|sel_drive:inst_sel_drive"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.state3 sel_driver.v(57) " "Inferred latch for \"next_state.state3\" at sel_driver.v(57)" {  } { { "../src/sel_driver.v" "" { Text "D:/code-file/FPGA_PRJ/gesture_prj/src/sel_driver.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683387638651 "|prj7620_beep_seg|sel_drive:inst_sel_drive"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.state2 sel_driver.v(57) " "Inferred latch for \"next_state.state2\" at sel_driver.v(57)" {  } { { "../src/sel_driver.v" "" { Text "D:/code-file/FPGA_PRJ/gesture_prj/src/sel_driver.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683387638651 "|prj7620_beep_seg|sel_drive:inst_sel_drive"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.state1 sel_driver.v(57) " "Inferred latch for \"next_state.state1\" at sel_driver.v(57)" {  } { { "../src/sel_driver.v" "" { Text "D:/code-file/FPGA_PRJ/gesture_prj/src/sel_driver.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683387638651 "|prj7620_beep_seg|sel_drive:inst_sel_drive"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.state0 sel_driver.v(57) " "Inferred latch for \"next_state.state0\" at sel_driver.v(57)" {  } { { "../src/sel_driver.v" "" { Text "D:/code-file/FPGA_PRJ/gesture_prj/src/sel_driver.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683387638651 "|prj7620_beep_seg|sel_drive:inst_sel_drive"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seg_drive seg_drive:inst_seg_drive " "Elaborating entity \"seg_drive\" for hierarchy \"seg_drive:inst_seg_drive\"" {  } { { "../src/prj7620_beep_seg.v" "inst_seg_drive" { Text "D:/code-file/FPGA_PRJ/gesture_prj/src/prj7620_beep_seg.v" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683387638658 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 seg_driver.v(16) " "Verilog HDL assignment warning at seg_driver.v(16): truncated value with size 32 to match size of target (4)" {  } { { "../src/seg_driver.v" "" { Text "D:/code-file/FPGA_PRJ/gesture_prj/src/seg_driver.v" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683387638658 "|prj7620_beep_seg|seg_drive:inst_seg_drive"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 seg_driver.v(17) " "Verilog HDL assignment warning at seg_driver.v(17): truncated value with size 32 to match size of target (4)" {  } { { "../src/seg_driver.v" "" { Text "D:/code-file/FPGA_PRJ/gesture_prj/src/seg_driver.v" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683387638658 "|prj7620_beep_seg|seg_drive:inst_seg_drive"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 seg_driver.v(19) " "Verilog HDL assignment warning at seg_driver.v(19): truncated value with size 32 to match size of target (4)" {  } { { "../src/seg_driver.v" "" { Text "D:/code-file/FPGA_PRJ/gesture_prj/src/seg_driver.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683387638658 "|prj7620_beep_seg|seg_drive:inst_seg_drive"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 seg_driver.v(20) " "Verilog HDL assignment warning at seg_driver.v(20): truncated value with size 32 to match size of target (4)" {  } { { "../src/seg_driver.v" "" { Text "D:/code-file/FPGA_PRJ/gesture_prj/src/seg_driver.v" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683387638658 "|prj7620_beep_seg|seg_drive:inst_seg_drive"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 seg_driver.v(22) " "Verilog HDL assignment warning at seg_driver.v(22): truncated value with size 32 to match size of target (4)" {  } { { "../src/seg_driver.v" "" { Text "D:/code-file/FPGA_PRJ/gesture_prj/src/seg_driver.v" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683387638658 "|prj7620_beep_seg|seg_drive:inst_seg_drive"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 seg_driver.v(23) " "Verilog HDL assignment warning at seg_driver.v(23): truncated value with size 32 to match size of target (4)" {  } { { "../src/seg_driver.v" "" { Text "D:/code-file/FPGA_PRJ/gesture_prj/src/seg_driver.v" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683387638659 "|prj7620_beep_seg|seg_drive:inst_seg_drive"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "machine_drive machine_drive:inst_machine_drive " "Elaborating entity \"machine_drive\" for hierarchy \"machine_drive:inst_machine_drive\"" {  } { { "../src/prj7620_beep_seg.v" "inst_machine_drive" { Text "D:/code-file/FPGA_PRJ/gesture_prj/src/prj7620_beep_seg.v" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683387638665 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "flag1 machine_driver.v(33) " "Verilog HDL or VHDL warning at machine_driver.v(33): object \"flag1\" assigned a value but never read" {  } { { "../src/machine_driver.v" "" { Text "D:/code-file/FPGA_PRJ/gesture_prj/src/machine_driver.v" 33 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1683387638665 "|prj7620_beep_seg|machine_drive:inst_machine_drive"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "flag2 machine_driver.v(34) " "Verilog HDL or VHDL warning at machine_driver.v(34): object \"flag2\" assigned a value but never read" {  } { { "../src/machine_driver.v" "" { Text "D:/code-file/FPGA_PRJ/gesture_prj/src/machine_driver.v" 34 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1683387638665 "|prj7620_beep_seg|machine_drive:inst_machine_drive"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 machine_driver.v(80) " "Verilog HDL assignment warning at machine_driver.v(80): truncated value with size 32 to match size of target (2)" {  } { { "../src/machine_driver.v" "" { Text "D:/code-file/FPGA_PRJ/gesture_prj/src/machine_driver.v" 80 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683387638666 "|prj7620_beep_seg|machine_drive:inst_machine_drive"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "freq_select freq_select:inst_freq_select " "Elaborating entity \"freq_select\" for hierarchy \"freq_select:inst_freq_select\"" {  } { { "../src/prj7620_beep_seg.v" "inst_freq_select" { Text "D:/code-file/FPGA_PRJ/gesture_prj/src/prj7620_beep_seg.v" 163 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683387638675 ""}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "freq_select.v(220) " "Verilog HDL Case Statement warning at freq_select.v(220): case item expression covers a value already covered by a previous case item" {  } { { "../src/freq_select.v" "" { Text "D:/code-file/FPGA_PRJ/gesture_prj/src/freq_select.v" 220 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1683387638678 "|prj7620_beep_seg|freq_select:inst_freq_select"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 freq_select.v(311) " "Verilog HDL assignment warning at freq_select.v(311): truncated value with size 20 to match size of target (19)" {  } { { "../src/freq_select.v" "" { Text "D:/code-file/FPGA_PRJ/gesture_prj/src/freq_select.v" 311 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683387638680 "|prj7620_beep_seg|freq_select:inst_freq_select"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lanterns lanterns:inst_lanterns " "Elaborating entity \"lanterns\" for hierarchy \"lanterns:inst_lanterns\"" {  } { { "../src/prj7620_beep_seg.v" "inst_lanterns" { Text "D:/code-file/FPGA_PRJ/gesture_prj/src/prj7620_beep_seg.v" 172 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683387638689 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "beep_drive beep_drive:inst_beep_drive " "Elaborating entity \"beep_drive\" for hierarchy \"beep_drive:inst_beep_drive\"" {  } { { "../src/prj7620_beep_seg.v" "inst_beep_drive" { Text "D:/code-file/FPGA_PRJ/gesture_prj/src/prj7620_beep_seg.v" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683387638695 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "key_debounce key_debounce:inst_key_debounce_key0 " "Elaborating entity \"key_debounce\" for hierarchy \"key_debounce:inst_key_debounce_key0\"" {  } { { "../src/prj7620_beep_seg.v" "inst_key_debounce_key0" { Text "D:/code-file/FPGA_PRJ/gesture_prj/src/prj7620_beep_seg.v" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683387638704 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 key_debounce.v(30) " "Verilog HDL assignment warning at key_debounce.v(30): truncated value with size 32 to match size of target (20)" {  } { { "../src/key_debounce.v" "" { Text "D:/code-file/FPGA_PRJ/gesture_prj/src/key_debounce.v" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683387638704 "|prj7620_beep_seg|key_debounce:inst_key_debounce_key0"}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_2924.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_2924.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_2924 " "Found entity 1: altsyncram_2924" {  } { { "db/altsyncram_2924.tdf" "" { Text "D:/code-file/FPGA_PRJ/gesture_prj/prj/db/altsyncram_2924.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683387642333 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683387642333 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_ssc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_ssc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_ssc " "Found entity 1: mux_ssc" {  } { { "db/mux_ssc.tdf" "" { Text "D:/code-file/FPGA_PRJ/gesture_prj/prj/db/mux_ssc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683387642648 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683387642648 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_dvf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_dvf " "Found entity 1: decode_dvf" {  } { { "db/decode_dvf.tdf" "" { Text "D:/code-file/FPGA_PRJ/gesture_prj/prj/db/decode_dvf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683387642723 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683387642723 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_rji.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_rji.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_rji " "Found entity 1: cntr_rji" {  } { { "db/cntr_rji.tdf" "" { Text "D:/code-file/FPGA_PRJ/gesture_prj/prj/db/cntr_rji.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683387642835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683387642835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_7ic.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_7ic.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_7ic " "Found entity 1: cmpr_7ic" {  } { { "db/cmpr_7ic.tdf" "" { Text "D:/code-file/FPGA_PRJ/gesture_prj/prj/db/cmpr_7ic.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683387642876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683387642876 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_i6j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_i6j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_i6j " "Found entity 1: cntr_i6j" {  } { { "db/cntr_i6j.tdf" "" { Text "D:/code-file/FPGA_PRJ/gesture_prj/prj/db/cntr_i6j.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683387642933 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683387642933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_egi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_egi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_egi " "Found entity 1: cntr_egi" {  } { { "db/cntr_egi.tdf" "" { Text "D:/code-file/FPGA_PRJ/gesture_prj/prj/db/cntr_egi.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683387643033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683387643033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_qgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_qgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_qgc " "Found entity 1: cmpr_qgc" {  } { { "db/cmpr_qgc.tdf" "" { Text "D:/code-file/FPGA_PRJ/gesture_prj/prj/db/cmpr_qgc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683387643074 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683387643074 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_23j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_23j " "Found entity 1: cntr_23j" {  } { { "db/cntr_23j.tdf" "" { Text "D:/code-file/FPGA_PRJ/gesture_prj/prj/db/cntr_23j.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683387643129 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683387643129 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ngc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ngc " "Found entity 1: cmpr_ngc" {  } { { "db/cmpr_ngc.tdf" "" { Text "D:/code-file/FPGA_PRJ/gesture_prj/prj/db/cmpr_ngc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683387643171 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683387643171 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated Signal Tap or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated Signal Tap or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683387643802 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1683387643958 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2023.05.06.23:40:47 Progress: Loading sld53a70f48/alt_sld_fab_wrapper_hw.tcl " "2023.05.06.23:40:47 Progress: Loading sld53a70f48/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683387647317 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683387651083 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683387651189 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683387658764 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683387658835 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683387658908 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683387659013 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683387659017 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683387659017 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1683387659681 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld53a70f48/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld53a70f48/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld53a70f48/alt_sld_fab.v" "" { Text "D:/code-file/FPGA_PRJ/gesture_prj/prj/db/ip/sld53a70f48/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683387659851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683387659851 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld53a70f48/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld53a70f48/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld53a70f48/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "D:/code-file/FPGA_PRJ/gesture_prj/prj/db/ip/sld53a70f48/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683387659916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683387659916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld53a70f48/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld53a70f48/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld53a70f48/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "D:/code-file/FPGA_PRJ/gesture_prj/prj/db/ip/sld53a70f48/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683387659925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683387659925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld53a70f48/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld53a70f48/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld53a70f48/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "D:/code-file/FPGA_PRJ/gesture_prj/prj/db/ip/sld53a70f48/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683387659988 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683387659988 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld53a70f48/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld53a70f48/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld53a70f48/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "D:/code-file/FPGA_PRJ/gesture_prj/prj/db/ip/sld53a70f48/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683387660053 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld53a70f48/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "D:/code-file/FPGA_PRJ/gesture_prj/prj/db/ip/sld53a70f48/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683387660053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683387660053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld53a70f48/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld53a70f48/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld53a70f48/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "D:/code-file/FPGA_PRJ/gesture_prj/prj/db/ip/sld53a70f48/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683387660103 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683387660103 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "10 " "Inferred 10 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "seg_drive:inst_seg_drive\|Mod5 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"seg_drive:inst_seg_drive\|Mod5\"" {  } { { "../src/seg_driver.v" "Mod5" { Text "D:/code-file/FPGA_PRJ/gesture_prj/src/seg_driver.v" 23 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683387661925 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "seg_drive:inst_seg_drive\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"seg_drive:inst_seg_drive\|Mod0\"" {  } { { "../src/seg_driver.v" "Mod0" { Text "D:/code-file/FPGA_PRJ/gesture_prj/src/seg_driver.v" 16 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683387661925 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "seg_drive:inst_seg_drive\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"seg_drive:inst_seg_drive\|Div0\"" {  } { { "../src/seg_driver.v" "Div0" { Text "D:/code-file/FPGA_PRJ/gesture_prj/src/seg_driver.v" 16 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683387661925 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "seg_drive:inst_seg_drive\|Mod4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"seg_drive:inst_seg_drive\|Mod4\"" {  } { { "../src/seg_driver.v" "Mod4" { Text "D:/code-file/FPGA_PRJ/gesture_prj/src/seg_driver.v" 22 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683387661925 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "seg_drive:inst_seg_drive\|Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"seg_drive:inst_seg_drive\|Div2\"" {  } { { "../src/seg_driver.v" "Div2" { Text "D:/code-file/FPGA_PRJ/gesture_prj/src/seg_driver.v" 22 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683387661925 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "seg_drive:inst_seg_drive\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"seg_drive:inst_seg_drive\|Mod2\"" {  } { { "../src/seg_driver.v" "Mod2" { Text "D:/code-file/FPGA_PRJ/gesture_prj/src/seg_driver.v" 19 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683387661925 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "seg_drive:inst_seg_drive\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"seg_drive:inst_seg_drive\|Div1\"" {  } { { "../src/seg_driver.v" "Div1" { Text "D:/code-file/FPGA_PRJ/gesture_prj/src/seg_driver.v" 19 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683387661925 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "seg_drive:inst_seg_drive\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"seg_drive:inst_seg_drive\|Mod1\"" {  } { { "../src/seg_driver.v" "Mod1" { Text "D:/code-file/FPGA_PRJ/gesture_prj/src/seg_driver.v" 17 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683387661925 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "seg_drive:inst_seg_drive\|Mod3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"seg_drive:inst_seg_drive\|Mod3\"" {  } { { "../src/seg_driver.v" "Mod3" { Text "D:/code-file/FPGA_PRJ/gesture_prj/src/seg_driver.v" 20 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683387661925 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "sel_drive:inst_sel_drive\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"sel_drive:inst_sel_drive\|Mod0\"" {  } { { "../src/sel_driver.v" "Mod0" { Text "D:/code-file/FPGA_PRJ/gesture_prj/src/sel_driver.v" 37 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683387661925 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1683387661925 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "seg_drive:inst_seg_drive\|lpm_divide:Mod5 " "Elaborated megafunction instantiation \"seg_drive:inst_seg_drive\|lpm_divide:Mod5\"" {  } { { "../src/seg_driver.v" "" { Text "D:/code-file/FPGA_PRJ/gesture_prj/src/seg_driver.v" 23 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683387661970 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "seg_drive:inst_seg_drive\|lpm_divide:Mod5 " "Instantiated megafunction \"seg_drive:inst_seg_drive\|lpm_divide:Mod5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 7 " "Parameter \"LPM_WIDTHN\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683387661970 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683387661970 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683387661970 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683387661970 ""}  } { { "../src/seg_driver.v" "" { Text "D:/code-file/FPGA_PRJ/gesture_prj/src/seg_driver.v" 23 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683387661970 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_l9m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_l9m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_l9m " "Found entity 1: lpm_divide_l9m" {  } { { "db/lpm_divide_l9m.tdf" "" { Text "D:/code-file/FPGA_PRJ/gesture_prj/prj/db/lpm_divide_l9m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683387662008 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683387662008 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_akh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_akh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_akh " "Found entity 1: sign_div_unsign_akh" {  } { { "db/sign_div_unsign_akh.tdf" "" { Text "D:/code-file/FPGA_PRJ/gesture_prj/prj/db/sign_div_unsign_akh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683387662028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683387662028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_84f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_84f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_84f " "Found entity 1: alt_u_div_84f" {  } { { "db/alt_u_div_84f.tdf" "" { Text "D:/code-file/FPGA_PRJ/gesture_prj/prj/db/alt_u_div_84f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683387662050 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683387662050 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "D:/code-file/FPGA_PRJ/gesture_prj/prj/db/add_sub_7pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683387662095 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683387662095 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "D:/code-file/FPGA_PRJ/gesture_prj/prj/db/add_sub_8pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683387662137 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683387662137 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "seg_drive:inst_seg_drive\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"seg_drive:inst_seg_drive\|lpm_divide:Mod0\"" {  } { { "../src/seg_driver.v" "" { Text "D:/code-file/FPGA_PRJ/gesture_prj/src/seg_driver.v" 16 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683387662153 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "seg_drive:inst_seg_drive\|lpm_divide:Mod0 " "Instantiated megafunction \"seg_drive:inst_seg_drive\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 7 " "Parameter \"LPM_WIDTHN\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683387662153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683387662153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683387662153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683387662153 ""}  } { { "../src/seg_driver.v" "" { Text "D:/code-file/FPGA_PRJ/gesture_prj/src/seg_driver.v" 16 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683387662153 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_o9m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_o9m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_o9m " "Found entity 1: lpm_divide_o9m" {  } { { "db/lpm_divide_o9m.tdf" "" { Text "D:/code-file/FPGA_PRJ/gesture_prj/prj/db/lpm_divide_o9m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683387662194 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683387662194 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_dkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_dkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_dkh " "Found entity 1: sign_div_unsign_dkh" {  } { { "db/sign_div_unsign_dkh.tdf" "" { Text "D:/code-file/FPGA_PRJ/gesture_prj/prj/db/sign_div_unsign_dkh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683387662214 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683387662214 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_e4f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_e4f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_e4f " "Found entity 1: alt_u_div_e4f" {  } { { "db/alt_u_div_e4f.tdf" "" { Text "D:/code-file/FPGA_PRJ/gesture_prj/prj/db/alt_u_div_e4f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683387662237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683387662237 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "seg_drive:inst_seg_drive\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"seg_drive:inst_seg_drive\|lpm_divide:Div0\"" {  } { { "../src/seg_driver.v" "" { Text "D:/code-file/FPGA_PRJ/gesture_prj/src/seg_driver.v" 16 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683387662260 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "seg_drive:inst_seg_drive\|lpm_divide:Div0 " "Instantiated megafunction \"seg_drive:inst_seg_drive\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 7 " "Parameter \"LPM_WIDTHN\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683387662260 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683387662260 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683387662260 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683387662260 ""}  } { { "../src/seg_driver.v" "" { Text "D:/code-file/FPGA_PRJ/gesture_prj/src/seg_driver.v" 16 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683387662260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_ihm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_ihm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_ihm " "Found entity 1: lpm_divide_ihm" {  } { { "db/lpm_divide_ihm.tdf" "" { Text "D:/code-file/FPGA_PRJ/gesture_prj/prj/db/lpm_divide_ihm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683387662300 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683387662300 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "seg_drive:inst_seg_drive\|lpm_divide:Mod2 " "Elaborated megafunction instantiation \"seg_drive:inst_seg_drive\|lpm_divide:Mod2\"" {  } { { "../src/seg_driver.v" "" { Text "D:/code-file/FPGA_PRJ/gesture_prj/src/seg_driver.v" 19 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683387662346 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "seg_drive:inst_seg_drive\|lpm_divide:Mod2 " "Instantiated megafunction \"seg_drive:inst_seg_drive\|lpm_divide:Mod2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 7 " "Parameter \"LPM_WIDTHN\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683387662347 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683387662347 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683387662347 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683387662347 ""}  } { { "../src/seg_driver.v" "" { Text "D:/code-file/FPGA_PRJ/gesture_prj/src/seg_driver.v" 19 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683387662347 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "seg_drive:inst_seg_drive\|lpm_divide:Mod3 " "Elaborated megafunction instantiation \"seg_drive:inst_seg_drive\|lpm_divide:Mod3\"" {  } { { "../src/seg_driver.v" "" { Text "D:/code-file/FPGA_PRJ/gesture_prj/src/seg_driver.v" 20 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683387662390 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "seg_drive:inst_seg_drive\|lpm_divide:Mod3 " "Instantiated megafunction \"seg_drive:inst_seg_drive\|lpm_divide:Mod3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 7 " "Parameter \"LPM_WIDTHN\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683387662390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683387662390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683387662390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683387662390 ""}  } { { "../src/seg_driver.v" "" { Text "D:/code-file/FPGA_PRJ/gesture_prj/src/seg_driver.v" 20 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683387662390 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sel_drive:inst_sel_drive\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"sel_drive:inst_sel_drive\|lpm_divide:Mod0\"" {  } { { "../src/sel_driver.v" "" { Text "D:/code-file/FPGA_PRJ/gesture_prj/src/sel_driver.v" 37 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683387662407 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sel_drive:inst_sel_drive\|lpm_divide:Mod0 " "Instantiated megafunction \"sel_drive:inst_sel_drive\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 22 " "Parameter \"LPM_WIDTHN\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683387662407 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 10 " "Parameter \"LPM_WIDTHD\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683387662407 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683387662407 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683387662407 ""}  } { { "../src/sel_driver.v" "" { Text "D:/code-file/FPGA_PRJ/gesture_prj/src/sel_driver.v" 37 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683387662407 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_fcm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_fcm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_fcm " "Found entity 1: lpm_divide_fcm" {  } { { "db/lpm_divide_fcm.tdf" "" { Text "D:/code-file/FPGA_PRJ/gesture_prj/prj/db/lpm_divide_fcm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683387662445 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683387662445 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_4nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_4nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_4nh " "Found entity 1: sign_div_unsign_4nh" {  } { { "db/sign_div_unsign_4nh.tdf" "" { Text "D:/code-file/FPGA_PRJ/gesture_prj/prj/db/sign_div_unsign_4nh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683387662464 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683387662464 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_s9f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_s9f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_s9f " "Found entity 1: alt_u_div_s9f" {  } { { "db/alt_u_div_s9f.tdf" "" { Text "D:/code-file/FPGA_PRJ/gesture_prj/prj/db/alt_u_div_s9f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683387662496 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683387662496 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1683387666483 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "paj7620_top:paj7620_top_inst\|i2c_ctrl:i2c_ctrl_inst\|slave_addr\[1\]_2049 paj7620_top:paj7620_top_inst\|i2c_ctrl:i2c_ctrl_inst\|slave_addr\[7\]_2097 " "Duplicate LATCH primitive \"paj7620_top:paj7620_top_inst\|i2c_ctrl:i2c_ctrl_inst\|slave_addr\[1\]_2049\" merged with LATCH primitive \"paj7620_top:paj7620_top_inst\|i2c_ctrl:i2c_ctrl_inst\|slave_addr\[7\]_2097\"" {  } { { "../src/i2c_ctrl.v" "" { Text "D:/code-file/FPGA_PRJ/gesture_prj/src/i2c_ctrl.v" 80 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683387666557 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "paj7620_top:paj7620_top_inst\|i2c_ctrl:i2c_ctrl_inst\|slave_addr\[6\]_2089 paj7620_top:paj7620_top_inst\|i2c_ctrl:i2c_ctrl_inst\|slave_addr\[7\]_2097 " "Duplicate LATCH primitive \"paj7620_top:paj7620_top_inst\|i2c_ctrl:i2c_ctrl_inst\|slave_addr\[6\]_2089\" merged with LATCH primitive \"paj7620_top:paj7620_top_inst\|i2c_ctrl:i2c_ctrl_inst\|slave_addr\[7\]_2097\"" {  } { { "../src/i2c_ctrl.v" "" { Text "D:/code-file/FPGA_PRJ/gesture_prj/src/i2c_ctrl.v" 80 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683387666557 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "paj7620_top:paj7620_top_inst\|i2c_ctrl:i2c_ctrl_inst\|slave_addr\[5\]_2081 paj7620_top:paj7620_top_inst\|i2c_ctrl:i2c_ctrl_inst\|slave_addr\[7\]_2097 " "Duplicate LATCH primitive \"paj7620_top:paj7620_top_inst\|i2c_ctrl:i2c_ctrl_inst\|slave_addr\[5\]_2081\" merged with LATCH primitive \"paj7620_top:paj7620_top_inst\|i2c_ctrl:i2c_ctrl_inst\|slave_addr\[7\]_2097\"" {  } { { "../src/i2c_ctrl.v" "" { Text "D:/code-file/FPGA_PRJ/gesture_prj/src/i2c_ctrl.v" 80 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683387666557 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "paj7620_top:paj7620_top_inst\|i2c_ctrl:i2c_ctrl_inst\|slave_addr\[2\]_2057 paj7620_top:paj7620_top_inst\|i2c_ctrl:i2c_ctrl_inst\|slave_addr\[7\]_2097 " "Duplicate LATCH primitive \"paj7620_top:paj7620_top_inst\|i2c_ctrl:i2c_ctrl_inst\|slave_addr\[2\]_2057\" merged with LATCH primitive \"paj7620_top:paj7620_top_inst\|i2c_ctrl:i2c_ctrl_inst\|slave_addr\[7\]_2097\"" {  } { { "../src/i2c_ctrl.v" "" { Text "D:/code-file/FPGA_PRJ/gesture_prj/src/i2c_ctrl.v" 80 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683387666557 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1683387666557 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "paj7620_top:paj7620_top_inst\|i2c_ctrl:i2c_ctrl_inst\|wr_addr\[5\]_1953 " "Latch paj7620_top:paj7620_top_inst\|i2c_ctrl:i2c_ctrl_inst\|wr_addr\[5\]_1953 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA paj7620_top:paj7620_top_inst\|i2c_ctrl:i2c_ctrl_inst\|mode\[2\] " "Ports D and ENA on the latch are fed by the same signal paj7620_top:paj7620_top_inst\|i2c_ctrl:i2c_ctrl_inst\|mode\[2\]" {  } { { "../src/i2c_ctrl.v" "" { Text "D:/code-file/FPGA_PRJ/gesture_prj/src/i2c_ctrl.v" 215 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683387666557 ""}  } { { "../src/i2c_ctrl.v" "" { Text "D:/code-file/FPGA_PRJ/gesture_prj/src/i2c_ctrl.v" 80 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683387666557 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "paj7620_top:paj7620_top_inst\|i2c_ctrl:i2c_ctrl_inst\|wr_addr\[6\]_1961 " "Latch paj7620_top:paj7620_top_inst\|i2c_ctrl:i2c_ctrl_inst\|wr_addr\[6\]_1961 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA paj7620_top:paj7620_top_inst\|i2c_ctrl:i2c_ctrl_inst\|mode\[2\] " "Ports D and ENA on the latch are fed by the same signal paj7620_top:paj7620_top_inst\|i2c_ctrl:i2c_ctrl_inst\|mode\[2\]" {  } { { "../src/i2c_ctrl.v" "" { Text "D:/code-file/FPGA_PRJ/gesture_prj/src/i2c_ctrl.v" 215 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683387666557 ""}  } { { "../src/i2c_ctrl.v" "" { Text "D:/code-file/FPGA_PRJ/gesture_prj/src/i2c_ctrl.v" 80 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683387666557 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "paj7620_top:paj7620_top_inst\|i2c_ctrl:i2c_ctrl_inst\|wr_addr\[7\]_1969 " "Latch paj7620_top:paj7620_top_inst\|i2c_ctrl:i2c_ctrl_inst\|wr_addr\[7\]_1969 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA paj7620_top:paj7620_top_inst\|i2c_ctrl:i2c_ctrl_inst\|mode\[2\] " "Ports D and ENA on the latch are fed by the same signal paj7620_top:paj7620_top_inst\|i2c_ctrl:i2c_ctrl_inst\|mode\[2\]" {  } { { "../src/i2c_ctrl.v" "" { Text "D:/code-file/FPGA_PRJ/gesture_prj/src/i2c_ctrl.v" 215 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683387666557 ""}  } { { "../src/i2c_ctrl.v" "" { Text "D:/code-file/FPGA_PRJ/gesture_prj/src/i2c_ctrl.v" 80 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683387666557 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "paj7620_top:paj7620_top_inst\|i2c_ctrl:i2c_ctrl_inst\|wr_addr\[4\]_1945 " "Latch paj7620_top:paj7620_top_inst\|i2c_ctrl:i2c_ctrl_inst\|wr_addr\[4\]_1945 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA paj7620_top:paj7620_top_inst\|i2c_ctrl:i2c_ctrl_inst\|mode\[2\] " "Ports D and ENA on the latch are fed by the same signal paj7620_top:paj7620_top_inst\|i2c_ctrl:i2c_ctrl_inst\|mode\[2\]" {  } { { "../src/i2c_ctrl.v" "" { Text "D:/code-file/FPGA_PRJ/gesture_prj/src/i2c_ctrl.v" 215 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683387666558 ""}  } { { "../src/i2c_ctrl.v" "" { Text "D:/code-file/FPGA_PRJ/gesture_prj/src/i2c_ctrl.v" 80 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683387666558 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "paj7620_top:paj7620_top_inst\|i2c_ctrl:i2c_ctrl_inst\|wr_addr\[2\]_1929 " "Latch paj7620_top:paj7620_top_inst\|i2c_ctrl:i2c_ctrl_inst\|wr_addr\[2\]_1929 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA paj7620_top:paj7620_top_inst\|i2c_ctrl:i2c_ctrl_inst\|mode\[2\] " "Ports D and ENA on the latch are fed by the same signal paj7620_top:paj7620_top_inst\|i2c_ctrl:i2c_ctrl_inst\|mode\[2\]" {  } { { "../src/i2c_ctrl.v" "" { Text "D:/code-file/FPGA_PRJ/gesture_prj/src/i2c_ctrl.v" 215 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683387666558 ""}  } { { "../src/i2c_ctrl.v" "" { Text "D:/code-file/FPGA_PRJ/gesture_prj/src/i2c_ctrl.v" 80 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683387666558 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "paj7620_top:paj7620_top_inst\|i2c_ctrl:i2c_ctrl_inst\|wr_addr\[1\]_1921 " "Latch paj7620_top:paj7620_top_inst\|i2c_ctrl:i2c_ctrl_inst\|wr_addr\[1\]_1921 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA paj7620_top:paj7620_top_inst\|i2c_ctrl:i2c_ctrl_inst\|mode\[2\] " "Ports D and ENA on the latch are fed by the same signal paj7620_top:paj7620_top_inst\|i2c_ctrl:i2c_ctrl_inst\|mode\[2\]" {  } { { "../src/i2c_ctrl.v" "" { Text "D:/code-file/FPGA_PRJ/gesture_prj/src/i2c_ctrl.v" 215 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683387666558 ""}  } { { "../src/i2c_ctrl.v" "" { Text "D:/code-file/FPGA_PRJ/gesture_prj/src/i2c_ctrl.v" 80 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683387666558 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "paj7620_top:paj7620_top_inst\|i2c_ctrl:i2c_ctrl_inst\|wr_addr\[3\]_1937 " "Latch paj7620_top:paj7620_top_inst\|i2c_ctrl:i2c_ctrl_inst\|wr_addr\[3\]_1937 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA paj7620_top:paj7620_top_inst\|i2c_ctrl:i2c_ctrl_inst\|mode\[2\] " "Ports D and ENA on the latch are fed by the same signal paj7620_top:paj7620_top_inst\|i2c_ctrl:i2c_ctrl_inst\|mode\[2\]" {  } { { "../src/i2c_ctrl.v" "" { Text "D:/code-file/FPGA_PRJ/gesture_prj/src/i2c_ctrl.v" 215 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683387666558 ""}  } { { "../src/i2c_ctrl.v" "" { Text "D:/code-file/FPGA_PRJ/gesture_prj/src/i2c_ctrl.v" 80 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683387666558 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "paj7620_top:paj7620_top_inst\|i2c_ctrl:i2c_ctrl_inst\|wr_addr\[0\]_1913 " "Latch paj7620_top:paj7620_top_inst\|i2c_ctrl:i2c_ctrl_inst\|wr_addr\[0\]_1913 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA paj7620_top:paj7620_top_inst\|i2c_ctrl:i2c_ctrl_inst\|mode\[2\] " "Ports D and ENA on the latch are fed by the same signal paj7620_top:paj7620_top_inst\|i2c_ctrl:i2c_ctrl_inst\|mode\[2\]" {  } { { "../src/i2c_ctrl.v" "" { Text "D:/code-file/FPGA_PRJ/gesture_prj/src/i2c_ctrl.v" 215 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683387666558 ""}  } { { "../src/i2c_ctrl.v" "" { Text "D:/code-file/FPGA_PRJ/gesture_prj/src/i2c_ctrl.v" 80 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683387666558 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "paj7620_top:paj7620_top_inst\|i2c_ctrl:i2c_ctrl_inst\|device_addr\[5\]_2017 " "Latch paj7620_top:paj7620_top_inst\|i2c_ctrl:i2c_ctrl_inst\|device_addr\[5\]_2017 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA paj7620_top:paj7620_top_inst\|i2c_ctrl:i2c_ctrl_inst\|mode\[2\] " "Ports D and ENA on the latch are fed by the same signal paj7620_top:paj7620_top_inst\|i2c_ctrl:i2c_ctrl_inst\|mode\[2\]" {  } { { "../src/i2c_ctrl.v" "" { Text "D:/code-file/FPGA_PRJ/gesture_prj/src/i2c_ctrl.v" 215 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683387666558 ""}  } { { "../src/i2c_ctrl.v" "" { Text "D:/code-file/FPGA_PRJ/gesture_prj/src/i2c_ctrl.v" 80 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683387666558 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "paj7620_top:paj7620_top_inst\|i2c_ctrl:i2c_ctrl_inst\|device_addr\[6\]_2025 " "Latch paj7620_top:paj7620_top_inst\|i2c_ctrl:i2c_ctrl_inst\|device_addr\[6\]_2025 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA paj7620_top:paj7620_top_inst\|i2c_ctrl:i2c_ctrl_inst\|mode\[0\] " "Ports D and ENA on the latch are fed by the same signal paj7620_top:paj7620_top_inst\|i2c_ctrl:i2c_ctrl_inst\|mode\[0\]" {  } { { "../src/i2c_ctrl.v" "" { Text "D:/code-file/FPGA_PRJ/gesture_prj/src/i2c_ctrl.v" 215 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683387666558 ""}  } { { "../src/i2c_ctrl.v" "" { Text "D:/code-file/FPGA_PRJ/gesture_prj/src/i2c_ctrl.v" 80 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683387666558 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "paj7620_top:paj7620_top_inst\|i2c_ctrl:i2c_ctrl_inst\|device_addr\[7\]_2033 " "Latch paj7620_top:paj7620_top_inst\|i2c_ctrl:i2c_ctrl_inst\|device_addr\[7\]_2033 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA paj7620_top:paj7620_top_inst\|i2c_ctrl:i2c_ctrl_inst\|mode\[2\] " "Ports D and ENA on the latch are fed by the same signal paj7620_top:paj7620_top_inst\|i2c_ctrl:i2c_ctrl_inst\|mode\[2\]" {  } { { "../src/i2c_ctrl.v" "" { Text "D:/code-file/FPGA_PRJ/gesture_prj/src/i2c_ctrl.v" 215 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683387666558 ""}  } { { "../src/i2c_ctrl.v" "" { Text "D:/code-file/FPGA_PRJ/gesture_prj/src/i2c_ctrl.v" 80 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683387666558 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "paj7620_top:paj7620_top_inst\|i2c_ctrl:i2c_ctrl_inst\|device_addr\[4\]_2009 " "Latch paj7620_top:paj7620_top_inst\|i2c_ctrl:i2c_ctrl_inst\|device_addr\[4\]_2009 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA paj7620_top:paj7620_top_inst\|i2c_ctrl:i2c_ctrl_inst\|mode\[0\] " "Ports D and ENA on the latch are fed by the same signal paj7620_top:paj7620_top_inst\|i2c_ctrl:i2c_ctrl_inst\|mode\[0\]" {  } { { "../src/i2c_ctrl.v" "" { Text "D:/code-file/FPGA_PRJ/gesture_prj/src/i2c_ctrl.v" 215 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683387666558 ""}  } { { "../src/i2c_ctrl.v" "" { Text "D:/code-file/FPGA_PRJ/gesture_prj/src/i2c_ctrl.v" 80 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683387666558 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "paj7620_top:paj7620_top_inst\|i2c_ctrl:i2c_ctrl_inst\|device_addr\[2\]_1993 " "Latch paj7620_top:paj7620_top_inst\|i2c_ctrl:i2c_ctrl_inst\|device_addr\[2\]_1993 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA paj7620_top:paj7620_top_inst\|i2c_ctrl:i2c_ctrl_inst\|mode\[2\] " "Ports D and ENA on the latch are fed by the same signal paj7620_top:paj7620_top_inst\|i2c_ctrl:i2c_ctrl_inst\|mode\[2\]" {  } { { "../src/i2c_ctrl.v" "" { Text "D:/code-file/FPGA_PRJ/gesture_prj/src/i2c_ctrl.v" 215 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683387666558 ""}  } { { "../src/i2c_ctrl.v" "" { Text "D:/code-file/FPGA_PRJ/gesture_prj/src/i2c_ctrl.v" 80 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683387666558 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "paj7620_top:paj7620_top_inst\|i2c_ctrl:i2c_ctrl_inst\|device_addr\[1\]_1985 " "Latch paj7620_top:paj7620_top_inst\|i2c_ctrl:i2c_ctrl_inst\|device_addr\[1\]_1985 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA paj7620_top:paj7620_top_inst\|i2c_ctrl:i2c_ctrl_inst\|mode\[0\] " "Ports D and ENA on the latch are fed by the same signal paj7620_top:paj7620_top_inst\|i2c_ctrl:i2c_ctrl_inst\|mode\[0\]" {  } { { "../src/i2c_ctrl.v" "" { Text "D:/code-file/FPGA_PRJ/gesture_prj/src/i2c_ctrl.v" 215 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683387666558 ""}  } { { "../src/i2c_ctrl.v" "" { Text "D:/code-file/FPGA_PRJ/gesture_prj/src/i2c_ctrl.v" 80 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683387666558 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "paj7620_top:paj7620_top_inst\|i2c_ctrl:i2c_ctrl_inst\|device_addr\[3\]_2001 " "Latch paj7620_top:paj7620_top_inst\|i2c_ctrl:i2c_ctrl_inst\|device_addr\[3\]_2001 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA paj7620_top:paj7620_top_inst\|i2c_ctrl:i2c_ctrl_inst\|mode\[2\] " "Ports D and ENA on the latch are fed by the same signal paj7620_top:paj7620_top_inst\|i2c_ctrl:i2c_ctrl_inst\|mode\[2\]" {  } { { "../src/i2c_ctrl.v" "" { Text "D:/code-file/FPGA_PRJ/gesture_prj/src/i2c_ctrl.v" 215 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683387666558 ""}  } { { "../src/i2c_ctrl.v" "" { Text "D:/code-file/FPGA_PRJ/gesture_prj/src/i2c_ctrl.v" 80 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683387666558 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "paj7620_top:paj7620_top_inst\|i2c_ctrl:i2c_ctrl_inst\|device_addr\[0\]_1977 " "Latch paj7620_top:paj7620_top_inst\|i2c_ctrl:i2c_ctrl_inst\|device_addr\[0\]_1977 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA paj7620_top:paj7620_top_inst\|i2c_ctrl:i2c_ctrl_inst\|mode\[0\] " "Ports D and ENA on the latch are fed by the same signal paj7620_top:paj7620_top_inst\|i2c_ctrl:i2c_ctrl_inst\|mode\[0\]" {  } { { "../src/i2c_ctrl.v" "" { Text "D:/code-file/FPGA_PRJ/gesture_prj/src/i2c_ctrl.v" 215 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683387666558 ""}  } { { "../src/i2c_ctrl.v" "" { Text "D:/code-file/FPGA_PRJ/gesture_prj/src/i2c_ctrl.v" 80 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683387666558 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "paj7620_top:paj7620_top_inst\|i2c_ctrl:i2c_ctrl_inst\|slave_addr\[7\]_2097 " "Latch paj7620_top:paj7620_top_inst\|i2c_ctrl:i2c_ctrl_inst\|slave_addr\[7\]_2097 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA paj7620_top:paj7620_top_inst\|i2c_ctrl:i2c_ctrl_inst\|mode\[0\] " "Ports D and ENA on the latch are fed by the same signal paj7620_top:paj7620_top_inst\|i2c_ctrl:i2c_ctrl_inst\|mode\[0\]" {  } { { "../src/i2c_ctrl.v" "" { Text "D:/code-file/FPGA_PRJ/gesture_prj/src/i2c_ctrl.v" 215 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683387666558 ""}  } { { "../src/i2c_ctrl.v" "" { Text "D:/code-file/FPGA_PRJ/gesture_prj/src/i2c_ctrl.v" 80 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683387666558 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "paj7620_top:paj7620_top_inst\|i2c_ctrl:i2c_ctrl_inst\|slave_addr\[0\]_2041 " "Latch paj7620_top:paj7620_top_inst\|i2c_ctrl:i2c_ctrl_inst\|slave_addr\[0\]_2041 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA paj7620_top:paj7620_top_inst\|i2c_ctrl:i2c_ctrl_inst\|mode\[1\] " "Ports D and ENA on the latch are fed by the same signal paj7620_top:paj7620_top_inst\|i2c_ctrl:i2c_ctrl_inst\|mode\[1\]" {  } { { "../src/i2c_ctrl.v" "" { Text "D:/code-file/FPGA_PRJ/gesture_prj/src/i2c_ctrl.v" 215 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683387666558 ""}  } { { "../src/i2c_ctrl.v" "" { Text "D:/code-file/FPGA_PRJ/gesture_prj/src/i2c_ctrl.v" 80 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683387666558 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../src/machine_driver.v" "" { Text "D:/code-file/FPGA_PRJ/gesture_prj/src/machine_driver.v" 95 -1 0 } } { "../src/beep_driver.v" "" { Text "D:/code-file/FPGA_PRJ/gesture_prj/src/beep_driver.v" 7 -1 0 } } { "../src/key_debounce.v" "" { Text "D:/code-file/FPGA_PRJ/gesture_prj/src/key_debounce.v" 8 -1 0 } } { "../src/beep_driver.v" "" { Text "D:/code-file/FPGA_PRJ/gesture_prj/src/beep_driver.v" 14 -1 0 } } { "../src/freq_select.v" "" { Text "D:/code-file/FPGA_PRJ/gesture_prj/src/freq_select.v" 230 -1 0 } } { "../src/key_debounce.v" "" { Text "D:/code-file/FPGA_PRJ/gesture_prj/src/key_debounce.v" 14 -1 0 } } { "../src/machine_driver.v" "" { Text "D:/code-file/FPGA_PRJ/gesture_prj/src/machine_driver.v" 25 -1 0 } } { "../src/machine_driver.v" "" { Text "D:/code-file/FPGA_PRJ/gesture_prj/src/machine_driver.v" 110 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1683387666561 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1683387666561 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "led\[0\] GND " "Pin \"led\[0\]\" is stuck at GND" {  } { { "../src/prj7620_beep_seg.v" "" { Text "D:/code-file/FPGA_PRJ/gesture_prj/src/prj7620_beep_seg.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683387666920 "|prj7620_beep_seg|led[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led\[1\] GND " "Pin \"led\[1\]\" is stuck at GND" {  } { { "../src/prj7620_beep_seg.v" "" { Text "D:/code-file/FPGA_PRJ/gesture_prj/src/prj7620_beep_seg.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683387666920 "|prj7620_beep_seg|led[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led\[2\] GND " "Pin \"led\[2\]\" is stuck at GND" {  } { { "../src/prj7620_beep_seg.v" "" { Text "D:/code-file/FPGA_PRJ/gesture_prj/src/prj7620_beep_seg.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683387666920 "|prj7620_beep_seg|led[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led\[3\] GND " "Pin \"led\[3\]\" is stuck at GND" {  } { { "../src/prj7620_beep_seg.v" "" { Text "D:/code-file/FPGA_PRJ/gesture_prj/src/prj7620_beep_seg.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683387666920 "|prj7620_beep_seg|led[3]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1683387666920 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683387667030 ""}
{ "Warning" "WATM_BUILD_TRI_TO_BIDIR_AND_OUTPUT_PIN" "pre_syn.bp.paj7620_top_inst_sda sda " "Output pin \"pre_syn.bp.paj7620_top_inst_sda\" driven by bidirectional pin \"sda\" cannot be tri-stated" {  } { { "../src/prj7620_beep_seg.v" "" { Text "D:/code-file/FPGA_PRJ/gesture_prj/src/prj7620_beep_seg.v" 15 -1 0 } }  } 0 14632 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Analysis & Synthesis" 0 -1 1683387667130 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "8 " "8 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1683387668881 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "seg_drive:inst_seg_drive\|lpm_divide:Mod3\|lpm_divide_l9m:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_84f:divider\|add_sub_6_result_int\[0\]~0 " "Logic cell \"seg_drive:inst_seg_drive\|lpm_divide:Mod3\|lpm_divide_l9m:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_84f:divider\|add_sub_6_result_int\[0\]~0\"" {  } { { "db/alt_u_div_84f.tdf" "add_sub_6_result_int\[0\]~0" { Text "D:/code-file/FPGA_PRJ/gesture_prj/prj/db/alt_u_div_84f.tdf" 56 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1683387668889 ""} { "Info" "ISCL_SCL_CELL_NAME" "sel_drive:inst_sel_drive\|lpm_divide:Mod0\|lpm_divide_fcm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_s9f:divider\|add_sub_20_result_int\[2\]~0 " "Logic cell \"sel_drive:inst_sel_drive\|lpm_divide:Mod0\|lpm_divide_fcm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_s9f:divider\|add_sub_20_result_int\[2\]~0\"" {  } { { "db/alt_u_div_s9f.tdf" "add_sub_20_result_int\[2\]~0" { Text "D:/code-file/FPGA_PRJ/gesture_prj/prj/db/alt_u_div_s9f.tdf" 91 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1683387668889 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1683387668889 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_buffer_manager.vhd" "" { Text "d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 356 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1683387669123 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1683387669124 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_signaltap:auto_signaltap_0 " "Timing-Driven Synthesis is running on partition \"sld_signaltap:auto_signaltap_0\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683387670803 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 386 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1683387674781 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1683387674781 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683387674893 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/code-file/FPGA_PRJ/gesture_prj/prj/output_files/Paj7620_top.map.smsg " "Generated suppressed messages file D:/code-file/FPGA_PRJ/gesture_prj/prj/output_files/Paj7620_top.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683387675402 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "auto_signaltap_0 1409 " "Successfully connected in-system debug instance \"auto_signaltap_0\" to all 1409 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Successfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "Analysis & Synthesis" 0 -1 1683387676814 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1683387676967 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683387676967 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "12071 " "Implemented 12071 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1683387677786 ""} { "Info" "ICUT_CUT_TM_OPINS" "25 " "Implemented 25 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1683387677786 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "1 " "Implemented 1 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1683387677786 ""} { "Info" "ICUT_CUT_TM_LCELLS" "11346 " "Implemented 11346 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1683387677786 ""} { "Info" "ICUT_CUT_TM_RAMS" "688 " "Implemented 688 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1683387677786 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1683387677786 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 77 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 77 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4974 " "Peak virtual memory: 4974 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1683387677843 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat May 06 23:41:17 2023 " "Processing ended: Sat May 06 23:41:17 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1683387677843 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:48 " "Elapsed time: 00:00:48" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1683387677843 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:37 " "Total CPU time (on all processors): 00:00:37" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1683387677843 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1683387677843 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1683387679015 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1683387679021 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 06 23:41:18 2023 " "Processing started: Sat May 06 23:41:18 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1683387679021 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1683387679021 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Paj7620_top -c Paj7620_top " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Paj7620_top -c Paj7620_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1683387679021 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1683387679127 ""}
{ "Info" "0" "" "Project  = Paj7620_top" {  } {  } 0 0 "Project  = Paj7620_top" 0 0 "Fitter" 0 0 1683387679127 ""}
{ "Info" "0" "" "Revision = Paj7620_top" {  } {  } 0 0 "Revision = Paj7620_top" 0 0 "Fitter" 0 0 1683387679127 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1683387679298 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1683387679298 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Paj7620_top EP4CE6F17C8 " "Selected device EP4CE6F17C8 for design \"Paj7620_top\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1683387679390 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1683387679426 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1683387679426 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1683387679598 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17C8 " "Device EP4CE10F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1683387679807 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C8 " "Device EP4CE15F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1683387679807 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22F17C8 " "Device EP4CE22F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1683387679807 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1683387679807 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "d:/environment/ide/quartus_18.1.0.625/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/environment/ide/quartus_18.1.0.625/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "D:/code-file/FPGA_PRJ/gesture_prj/prj/" { { 0 { 0 ""} 0 34482 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1683387679826 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "d:/environment/ide/quartus_18.1.0.625/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/environment/ide/quartus_18.1.0.625/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "D:/code-file/FPGA_PRJ/gesture_prj/prj/" { { 0 { 0 ""} 0 34484 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1683387679826 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "d:/environment/ide/quartus_18.1.0.625/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/environment/ide/quartus_18.1.0.625/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "D:/code-file/FPGA_PRJ/gesture_prj/prj/" { { 0 { 0 ""} 0 34486 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1683387679826 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "d:/environment/ide/quartus_18.1.0.625/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/environment/ide/quartus_18.1.0.625/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "D:/code-file/FPGA_PRJ/gesture_prj/prj/" { { 0 { 0 ""} 0 34488 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1683387679826 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1683387679826 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1683387679830 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1683387679931 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "7 32 " "No exact pin location assignment(s) for 7 pins of 32 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1683387680321 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "31 " "The Timing Analyzer is analyzing 31 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1683387680874 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1683387680883 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1683387680883 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1683387680883 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1683387680883 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Paj7620_top.sdc " "Synopsys Design Constraints File file not found: 'Paj7620_top.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1683387680936 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk " "Node: clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register paj7620_top:paj7620_top_inst\|cnt\[2\]\[25\] clk " "Register paj7620_top:paj7620_top_inst\|cnt\[2\]\[25\] is being clocked by clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1683387680968 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1683387680968 "|prj7620_beep_seg|clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "paj7620_top:paj7620_top_inst\|i2c_ctrl:i2c_ctrl_inst\|cnt_i2c_clk\[0\] " "Node: paj7620_top:paj7620_top_inst\|i2c_ctrl:i2c_ctrl_inst\|cnt_i2c_clk\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch paj7620_top:paj7620_top_inst\|i2c_ctrl:i2c_ctrl_inst\|po_data\[2\] paj7620_top:paj7620_top_inst\|i2c_ctrl:i2c_ctrl_inst\|cnt_i2c_clk\[0\] " "Latch paj7620_top:paj7620_top_inst\|i2c_ctrl:i2c_ctrl_inst\|po_data\[2\] is being clocked by paj7620_top:paj7620_top_inst\|i2c_ctrl:i2c_ctrl_inst\|cnt_i2c_clk\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1683387680969 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1683387680969 "|prj7620_beep_seg|paj7620_top:paj7620_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "paj7620_top:paj7620_top_inst\|i2c_ctrl:i2c_ctrl_inst\|i2c_clk " "Node: paj7620_top:paj7620_top_inst\|i2c_ctrl:i2c_ctrl_inst\|i2c_clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register paj7620_top:paj7620_top_inst\|i2c_ctrl:i2c_ctrl_inst\|mode\[1\] paj7620_top:paj7620_top_inst\|i2c_ctrl:i2c_ctrl_inst\|i2c_clk " "Register paj7620_top:paj7620_top_inst\|i2c_ctrl:i2c_ctrl_inst\|mode\[1\] is being clocked by paj7620_top:paj7620_top_inst\|i2c_ctrl:i2c_ctrl_inst\|i2c_clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1683387680969 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1683387680969 "|prj7620_beep_seg|paj7620_top:paj7620_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "sel_drive:inst_sel_drive\|flag " "Node: sel_drive:inst_sel_drive\|flag was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch sel_drive:inst_sel_drive\|next_state.state0_210 sel_drive:inst_sel_drive\|flag " "Latch sel_drive:inst_sel_drive\|next_state.state0_210 is being clocked by sel_drive:inst_sel_drive\|flag" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1683387680969 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1683387680969 "|prj7620_beep_seg|sel_drive:inst_sel_drive|flag"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "paj7620_top:paj7620_top_inst\|i2c_ctrl:i2c_ctrl_inst\|mode\[0\] " "Node: paj7620_top:paj7620_top_inst\|i2c_ctrl:i2c_ctrl_inst\|mode\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch paj7620_top:paj7620_top_inst\|i2c_ctrl:i2c_ctrl_inst\|slave_addr\[0\]_2041 paj7620_top:paj7620_top_inst\|i2c_ctrl:i2c_ctrl_inst\|mode\[0\] " "Latch paj7620_top:paj7620_top_inst\|i2c_ctrl:i2c_ctrl_inst\|slave_addr\[0\]_2041 is being clocked by paj7620_top:paj7620_top_inst\|i2c_ctrl:i2c_ctrl_inst\|mode\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1683387680969 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1683387680969 "|prj7620_beep_seg|paj7620_top:paj7620_top_inst|i2c_ctrl:i2c_ctrl_inst|mode[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "auto_stp_external_clock_0 " "Node: auto_stp_external_clock_0 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|buffer_write_enable_delayed auto_stp_external_clock_0 " "Register sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|buffer_write_enable_delayed is being clocked by auto_stp_external_clock_0" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1683387680969 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1683387680969 "|prj7620_beep_seg|auto_stp_external_clock_0"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1683387681042 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1683387681042 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1683387681042 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1683387681042 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1683387681042 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1683387681042 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1683387681042 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1683387681042 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "auto_stp_external_clock_0~input (placed in PIN M2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node auto_stp_external_clock_0~input (placed in PIN M2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1683387681652 ""}  } { { "temporary_test_loc" "" { Generic "D:/code-file/FPGA_PRJ/gesture_prj/prj/" { { 0 { 0 ""} 0 34475 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1683387681652 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN E1 (CLK1, DIFFCLK_0n)) " "Automatically promoted node clk~input (placed in PIN E1 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1683387681652 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|acq_trigger_in_reg\[3\] " "Destination node sld_signaltap:auto_signaltap_0\|acq_trigger_in_reg\[3\]" {  } { { "sld_signaltap.vhd" "" { Text "d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/sld_signaltap.vhd" 407 -1 0 } } { "temporary_test_loc" "" { Generic "D:/code-file/FPGA_PRJ/gesture_prj/prj/" { { 0 { 0 ""} 0 12481 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1683387681652 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|acq_data_in_reg\[3\] " "Destination node sld_signaltap:auto_signaltap_0\|acq_data_in_reg\[3\]" {  } { { "sld_signaltap.vhd" "" { Text "d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/sld_signaltap.vhd" 407 -1 0 } } { "temporary_test_loc" "" { Generic "D:/code-file/FPGA_PRJ/gesture_prj/prj/" { { 0 { 0 ""} 0 13161 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1683387681652 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|acq_trigger_in_reg\[60\] " "Destination node sld_signaltap:auto_signaltap_0\|acq_trigger_in_reg\[60\]" {  } { { "sld_signaltap.vhd" "" { Text "d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/sld_signaltap.vhd" 407 -1 0 } } { "temporary_test_loc" "" { Generic "D:/code-file/FPGA_PRJ/gesture_prj/prj/" { { 0 { 0 ""} 0 12530 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1683387681652 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|acq_data_in_reg\[60\] " "Destination node sld_signaltap:auto_signaltap_0\|acq_data_in_reg\[60\]" {  } { { "sld_signaltap.vhd" "" { Text "d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/sld_signaltap.vhd" 407 -1 0 } } { "temporary_test_loc" "" { Generic "D:/code-file/FPGA_PRJ/gesture_prj/prj/" { { 0 { 0 ""} 0 13218 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1683387681652 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|acq_trigger_in_reg\[147\] " "Destination node sld_signaltap:auto_signaltap_0\|acq_trigger_in_reg\[147\]" {  } { { "sld_signaltap.vhd" "" { Text "d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/sld_signaltap.vhd" 407 -1 0 } } { "temporary_test_loc" "" { Generic "D:/code-file/FPGA_PRJ/gesture_prj/prj/" { { 0 { 0 ""} 0 12617 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1683387681652 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|acq_data_in_reg\[147\] " "Destination node sld_signaltap:auto_signaltap_0\|acq_data_in_reg\[147\]" {  } { { "sld_signaltap.vhd" "" { Text "d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/sld_signaltap.vhd" 407 -1 0 } } { "temporary_test_loc" "" { Generic "D:/code-file/FPGA_PRJ/gesture_prj/prj/" { { 0 { 0 ""} 0 13305 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1683387681652 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|acq_trigger_in_reg\[234\] " "Destination node sld_signaltap:auto_signaltap_0\|acq_trigger_in_reg\[234\]" {  } { { "sld_signaltap.vhd" "" { Text "d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/sld_signaltap.vhd" 407 -1 0 } } { "temporary_test_loc" "" { Generic "D:/code-file/FPGA_PRJ/gesture_prj/prj/" { { 0 { 0 ""} 0 12704 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1683387681652 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|acq_data_in_reg\[234\] " "Destination node sld_signaltap:auto_signaltap_0\|acq_data_in_reg\[234\]" {  } { { "sld_signaltap.vhd" "" { Text "d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/sld_signaltap.vhd" 407 -1 0 } } { "temporary_test_loc" "" { Generic "D:/code-file/FPGA_PRJ/gesture_prj/prj/" { { 0 { 0 ""} 0 13392 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1683387681652 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|acq_trigger_in_reg\[262\] " "Destination node sld_signaltap:auto_signaltap_0\|acq_trigger_in_reg\[262\]" {  } { { "sld_signaltap.vhd" "" { Text "d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/sld_signaltap.vhd" 407 -1 0 } } { "temporary_test_loc" "" { Generic "D:/code-file/FPGA_PRJ/gesture_prj/prj/" { { 0 { 0 ""} 0 12732 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1683387681652 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|acq_data_in_reg\[262\] " "Destination node sld_signaltap:auto_signaltap_0\|acq_data_in_reg\[262\]" {  } { { "sld_signaltap.vhd" "" { Text "d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/sld_signaltap.vhd" 407 -1 0 } } { "temporary_test_loc" "" { Generic "D:/code-file/FPGA_PRJ/gesture_prj/prj/" { { 0 { 0 ""} 0 13420 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1683387681652 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1683387681652 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1683387681652 ""}  } { { "../src/prj7620_beep_seg.v" "" { Text "D:/code-file/FPGA_PRJ/gesture_prj/src/prj7620_beep_seg.v" 3 0 0 } } { "temporary_test_loc" "" { Generic "D:/code-file/FPGA_PRJ/gesture_prj/prj/" { { 0 { 0 ""} 0 34467 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1683387681652 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1683387681652 ""}  } { { "temporary_test_loc" "" { Generic "D:/code-file/FPGA_PRJ/gesture_prj/prj/" { { 0 { 0 ""} 0 4784 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1683387681652 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "paj7620_top:paj7620_top_inst\|i2c_ctrl:i2c_ctrl_inst\|i2c_clk  " "Automatically promoted node paj7620_top:paj7620_top_inst\|i2c_ctrl:i2c_ctrl_inst\|i2c_clk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1683387681652 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "paj7620_top:paj7620_top_inst\|i2c_ctrl:i2c_ctrl_inst\|i2c_clk~0 " "Destination node paj7620_top:paj7620_top_inst\|i2c_ctrl:i2c_ctrl_inst\|i2c_clk~0" {  } { { "../src/i2c_ctrl.v" "" { Text "D:/code-file/FPGA_PRJ/gesture_prj/src/i2c_ctrl.v" 18 -1 0 } } { "temporary_test_loc" "" { Generic "D:/code-file/FPGA_PRJ/gesture_prj/prj/" { { 0 { 0 ""} 0 4523 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1683387681652 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1683387681652 ""}  } { { "../src/i2c_ctrl.v" "" { Text "D:/code-file/FPGA_PRJ/gesture_prj/src/i2c_ctrl.v" 18 -1 0 } } { "temporary_test_loc" "" { Generic "D:/code-file/FPGA_PRJ/gesture_prj/prj/" { { 0 { 0 ""} 0 1689 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1683387681652 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "paj7620_top:paj7620_top_inst\|i2c_ctrl:i2c_ctrl_inst\|always9~2  " "Automatically promoted node paj7620_top:paj7620_top_inst\|i2c_ctrl:i2c_ctrl_inst\|always9~2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1683387681652 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "paj7620_top:paj7620_top_inst\|i2c_ctrl:i2c_ctrl_inst\|Selector17~1 " "Destination node paj7620_top:paj7620_top_inst\|i2c_ctrl:i2c_ctrl_inst\|Selector17~1" {  } { { "../src/i2c_ctrl.v" "" { Text "D:/code-file/FPGA_PRJ/gesture_prj/src/i2c_ctrl.v" 215 -1 0 } } { "temporary_test_loc" "" { Generic "D:/code-file/FPGA_PRJ/gesture_prj/prj/" { { 0 { 0 ""} 0 3517 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1683387681652 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1683387681652 ""}  } { { "temporary_test_loc" "" { Generic "D:/code-file/FPGA_PRJ/gesture_prj/prj/" { { 0 { 0 ""} 0 4669 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1683387681652 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "paj7620_top:paj7620_top_inst\|i2c_ctrl:i2c_ctrl_inst\|Mux11~0  " "Automatically promoted node paj7620_top:paj7620_top_inst\|i2c_ctrl:i2c_ctrl_inst\|Mux11~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1683387681652 ""}  } { { "../src/i2c_ctrl.v" "" { Text "D:/code-file/FPGA_PRJ/gesture_prj/src/i2c_ctrl.v" 80 -1 0 } } { "temporary_test_loc" "" { Generic "D:/code-file/FPGA_PRJ/gesture_prj/prj/" { { 0 { 0 ""} 0 4566 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1683387681652 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "paj7620_top:paj7620_top_inst\|i2c_ctrl:i2c_ctrl_inst\|Mux2~0  " "Automatically promoted node paj7620_top:paj7620_top_inst\|i2c_ctrl:i2c_ctrl_inst\|Mux2~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1683387681653 ""}  } { { "../src/i2c_ctrl.v" "" { Text "D:/code-file/FPGA_PRJ/gesture_prj/src/i2c_ctrl.v" 80 -1 0 } } { "temporary_test_loc" "" { Generic "D:/code-file/FPGA_PRJ/gesture_prj/prj/" { { 0 { 0 ""} 0 4604 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1683387681653 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sel_drive:inst_sel_drive\|flag  " "Automatically promoted node sel_drive:inst_sel_drive\|flag " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1683387681653 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sel_drive:inst_sel_drive\|current_state.state0 " "Destination node sel_drive:inst_sel_drive\|current_state.state0" {  } { { "../src/sel_driver.v" "" { Text "D:/code-file/FPGA_PRJ/gesture_prj/src/sel_driver.v" 20 0 0 } } { "d:/environment/ide/quartus_18.1.0.625/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/environment/ide/quartus_18.1.0.625/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sel_drive:inst_sel_drive\|current_state.state0" } } } } { "temporary_test_loc" "" { Generic "D:/code-file/FPGA_PRJ/gesture_prj/prj/" { { 0 { 0 ""} 0 471 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1683387681653 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sel_drive:inst_sel_drive\|current_state.state1 " "Destination node sel_drive:inst_sel_drive\|current_state.state1" {  } { { "../src/sel_driver.v" "" { Text "D:/code-file/FPGA_PRJ/gesture_prj/src/sel_driver.v" 20 0 0 } } { "d:/environment/ide/quartus_18.1.0.625/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/environment/ide/quartus_18.1.0.625/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sel_drive:inst_sel_drive\|current_state.state1" } } } } { "temporary_test_loc" "" { Generic "D:/code-file/FPGA_PRJ/gesture_prj/prj/" { { 0 { 0 ""} 0 472 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1683387681653 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sel_drive:inst_sel_drive\|current_state.state2 " "Destination node sel_drive:inst_sel_drive\|current_state.state2" {  } { { "../src/sel_driver.v" "" { Text "D:/code-file/FPGA_PRJ/gesture_prj/src/sel_driver.v" 20 0 0 } } { "d:/environment/ide/quartus_18.1.0.625/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/environment/ide/quartus_18.1.0.625/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sel_drive:inst_sel_drive\|current_state.state2" } } } } { "temporary_test_loc" "" { Generic "D:/code-file/FPGA_PRJ/gesture_prj/prj/" { { 0 { 0 ""} 0 473 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1683387681653 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sel_drive:inst_sel_drive\|current_state.state3 " "Destination node sel_drive:inst_sel_drive\|current_state.state3" {  } { { "../src/sel_driver.v" "" { Text "D:/code-file/FPGA_PRJ/gesture_prj/src/sel_driver.v" 20 0 0 } } { "d:/environment/ide/quartus_18.1.0.625/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/environment/ide/quartus_18.1.0.625/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sel_drive:inst_sel_drive\|current_state.state3" } } } } { "temporary_test_loc" "" { Generic "D:/code-file/FPGA_PRJ/gesture_prj/prj/" { { 0 { 0 ""} 0 474 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1683387681653 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sel_drive:inst_sel_drive\|current_state.state4 " "Destination node sel_drive:inst_sel_drive\|current_state.state4" {  } { { "../src/sel_driver.v" "" { Text "D:/code-file/FPGA_PRJ/gesture_prj/src/sel_driver.v" 20 0 0 } } { "d:/environment/ide/quartus_18.1.0.625/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/environment/ide/quartus_18.1.0.625/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sel_drive:inst_sel_drive\|current_state.state4" } } } } { "temporary_test_loc" "" { Generic "D:/code-file/FPGA_PRJ/gesture_prj/prj/" { { 0 { 0 ""} 0 475 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1683387681653 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sel_drive:inst_sel_drive\|current_state.state5 " "Destination node sel_drive:inst_sel_drive\|current_state.state5" {  } { { "../src/sel_driver.v" "" { Text "D:/code-file/FPGA_PRJ/gesture_prj/src/sel_driver.v" 20 0 0 } } { "d:/environment/ide/quartus_18.1.0.625/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/environment/ide/quartus_18.1.0.625/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sel_drive:inst_sel_drive\|current_state.state5" } } } } { "temporary_test_loc" "" { Generic "D:/code-file/FPGA_PRJ/gesture_prj/prj/" { { 0 { 0 ""} 0 476 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1683387681653 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|acq_trigger_in_reg\[649\] " "Destination node sld_signaltap:auto_signaltap_0\|acq_trigger_in_reg\[649\]" {  } { { "sld_signaltap.vhd" "" { Text "d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/sld_signaltap.vhd" 407 -1 0 } } { "temporary_test_loc" "" { Generic "D:/code-file/FPGA_PRJ/gesture_prj/prj/" { { 0 { 0 ""} 0 13119 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1683387681653 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|acq_data_in_reg\[649\] " "Destination node sld_signaltap:auto_signaltap_0\|acq_data_in_reg\[649\]" {  } { { "sld_signaltap.vhd" "" { Text "d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/sld_signaltap.vhd" 407 -1 0 } } { "temporary_test_loc" "" { Generic "D:/code-file/FPGA_PRJ/gesture_prj/prj/" { { 0 { 0 ""} 0 13807 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1683387681653 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1683387681653 ""}  } { { "../src/sel_driver.v" "" { Text "D:/code-file/FPGA_PRJ/gesture_prj/src/sel_driver.v" 23 0 0 } } { "d:/environment/ide/quartus_18.1.0.625/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/environment/ide/quartus_18.1.0.625/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sel_drive:inst_sel_drive\|flag" } } } } { "temporary_test_loc" "" { Generic "D:/code-file/FPGA_PRJ/gesture_prj/prj/" { { 0 { 0 ""} 0 470 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1683387681653 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rst_n~input (placed in PIN M15 (CLK6, DIFFCLK_3p)) " "Automatically promoted node rst_n~input (placed in PIN M15 (CLK6, DIFFCLK_3p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G6 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G6" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1683387681653 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "paj7620_top:paj7620_top_inst\|comb~0 " "Destination node paj7620_top:paj7620_top_inst\|comb~0" {  } { { "temporary_test_loc" "" { Generic "D:/code-file/FPGA_PRJ/gesture_prj/prj/" { { 0 { 0 ""} 0 3119 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1683387681653 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "paj7620_top:paj7620_top_inst\|led_out\[1\]~0 " "Destination node paj7620_top:paj7620_top_inst\|led_out\[1\]~0" {  } { { "../src/paj7620_top.v" "" { Text "D:/code-file/FPGA_PRJ/gesture_prj/src/paj7620_top.v" 141 -1 0 } } { "temporary_test_loc" "" { Generic "D:/code-file/FPGA_PRJ/gesture_prj/prj/" { { 0 { 0 ""} 0 3120 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1683387681653 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "paj7620_top:paj7620_top_inst\|led_out\[2\]~1 " "Destination node paj7620_top:paj7620_top_inst\|led_out\[2\]~1" {  } { { "../src/paj7620_top.v" "" { Text "D:/code-file/FPGA_PRJ/gesture_prj/src/paj7620_top.v" 141 -1 0 } } { "temporary_test_loc" "" { Generic "D:/code-file/FPGA_PRJ/gesture_prj/prj/" { { 0 { 0 ""} 0 3121 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1683387681653 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "paj7620_top:paj7620_top_inst\|led_out\[3\]~3 " "Destination node paj7620_top:paj7620_top_inst\|led_out\[3\]~3" {  } { { "../src/paj7620_top.v" "" { Text "D:/code-file/FPGA_PRJ/gesture_prj/src/paj7620_top.v" 141 -1 0 } } { "temporary_test_loc" "" { Generic "D:/code-file/FPGA_PRJ/gesture_prj/prj/" { { 0 { 0 ""} 0 3123 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1683387681653 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "machine_drive:inst_machine_drive\|always4~5 " "Destination node machine_drive:inst_machine_drive\|always4~5" {  } { { "temporary_test_loc" "" { Generic "D:/code-file/FPGA_PRJ/gesture_prj/prj/" { { 0 { 0 ""} 0 4700 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1683387681653 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "paj7620_top:paj7620_top_inst\|i2c_ctrl:i2c_ctrl_inst\|po_data\[0\] " "Destination node paj7620_top:paj7620_top_inst\|i2c_ctrl:i2c_ctrl_inst\|po_data\[0\]" {  } { { "../src/i2c_ctrl.v" "" { Text "D:/code-file/FPGA_PRJ/gesture_prj/src/i2c_ctrl.v" 542 0 0 } } { "d:/environment/ide/quartus_18.1.0.625/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/environment/ide/quartus_18.1.0.625/quartus/bin64/Assignment Editor.qase" 1 { { 0 "paj7620_top:paj7620_top_inst\|i2c_ctrl:i2c_ctrl_inst\|po_data\[0\]" } } } } { "temporary_test_loc" "" { Generic "D:/code-file/FPGA_PRJ/gesture_prj/prj/" { { 0 { 0 ""} 0 486 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1683387681653 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "paj7620_top:paj7620_top_inst\|i2c_ctrl:i2c_ctrl_inst\|po_data\[1\] " "Destination node paj7620_top:paj7620_top_inst\|i2c_ctrl:i2c_ctrl_inst\|po_data\[1\]" {  } { { "../src/i2c_ctrl.v" "" { Text "D:/code-file/FPGA_PRJ/gesture_prj/src/i2c_ctrl.v" 542 0 0 } } { "d:/environment/ide/quartus_18.1.0.625/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/environment/ide/quartus_18.1.0.625/quartus/bin64/Assignment Editor.qase" 1 { { 0 "paj7620_top:paj7620_top_inst\|i2c_ctrl:i2c_ctrl_inst\|po_data\[1\]" } } } } { "temporary_test_loc" "" { Generic "D:/code-file/FPGA_PRJ/gesture_prj/prj/" { { 0 { 0 ""} 0 487 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1683387681653 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "paj7620_top:paj7620_top_inst\|i2c_ctrl:i2c_ctrl_inst\|po_data\[2\] " "Destination node paj7620_top:paj7620_top_inst\|i2c_ctrl:i2c_ctrl_inst\|po_data\[2\]" {  } { { "../src/i2c_ctrl.v" "" { Text "D:/code-file/FPGA_PRJ/gesture_prj/src/i2c_ctrl.v" 542 0 0 } } { "d:/environment/ide/quartus_18.1.0.625/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/environment/ide/quartus_18.1.0.625/quartus/bin64/Assignment Editor.qase" 1 { { 0 "paj7620_top:paj7620_top_inst\|i2c_ctrl:i2c_ctrl_inst\|po_data\[2\]" } } } } { "temporary_test_loc" "" { Generic "D:/code-file/FPGA_PRJ/gesture_prj/prj/" { { 0 { 0 ""} 0 488 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1683387681653 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "paj7620_top:paj7620_top_inst\|i2c_ctrl:i2c_ctrl_inst\|po_data\[3\] " "Destination node paj7620_top:paj7620_top_inst\|i2c_ctrl:i2c_ctrl_inst\|po_data\[3\]" {  } { { "../src/i2c_ctrl.v" "" { Text "D:/code-file/FPGA_PRJ/gesture_prj/src/i2c_ctrl.v" 542 0 0 } } { "d:/environment/ide/quartus_18.1.0.625/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/environment/ide/quartus_18.1.0.625/quartus/bin64/Assignment Editor.qase" 1 { { 0 "paj7620_top:paj7620_top_inst\|i2c_ctrl:i2c_ctrl_inst\|po_data\[3\]" } } } } { "temporary_test_loc" "" { Generic "D:/code-file/FPGA_PRJ/gesture_prj/prj/" { { 0 { 0 ""} 0 489 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1683387681653 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "paj7620_top:paj7620_top_inst\|i2c_ctrl:i2c_ctrl_inst\|po_data\[4\] " "Destination node paj7620_top:paj7620_top_inst\|i2c_ctrl:i2c_ctrl_inst\|po_data\[4\]" {  } { { "../src/i2c_ctrl.v" "" { Text "D:/code-file/FPGA_PRJ/gesture_prj/src/i2c_ctrl.v" 542 0 0 } } { "d:/environment/ide/quartus_18.1.0.625/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/environment/ide/quartus_18.1.0.625/quartus/bin64/Assignment Editor.qase" 1 { { 0 "paj7620_top:paj7620_top_inst\|i2c_ctrl:i2c_ctrl_inst\|po_data\[4\]" } } } } { "temporary_test_loc" "" { Generic "D:/code-file/FPGA_PRJ/gesture_prj/prj/" { { 0 { 0 ""} 0 490 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1683387681653 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1683387681653 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1683387681653 ""}  } { { "../src/prj7620_beep_seg.v" "" { Text "D:/code-file/FPGA_PRJ/gesture_prj/src/prj7620_beep_seg.v" 4 0 0 } } { "temporary_test_loc" "" { Generic "D:/code-file/FPGA_PRJ/gesture_prj/prj/" { { 0 { 0 ""} 0 34466 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1683387681653 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all  " "Automatically promoted node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1683387681654 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|last_buffer_write_address_sig\[0\]~0 " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|last_buffer_write_address_sig\[0\]~0" {  } { { "sld_buffer_manager.vhd" "" { Text "d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 356 -1 0 } } { "temporary_test_loc" "" { Generic "D:/code-file/FPGA_PRJ/gesture_prj/prj/" { { 0 { 0 ""} 0 19878 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1683387681654 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0 " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0" {  } { { "sld_buffer_manager.vhd" "" { Text "d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 638 -1 0 } } { "temporary_test_loc" "" { Generic "D:/code-file/FPGA_PRJ/gesture_prj/prj/" { { 0 { 0 ""} 0 19898 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1683387681654 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset" {  } { { "sld_buffer_manager.vhd" "" { Text "d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 638 -1 0 } } { "temporary_test_loc" "" { Generic "D:/code-file/FPGA_PRJ/gesture_prj/prj/" { { 0 { 0 ""} 0 6006 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1683387681654 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1683387681654 ""}  } { { "sld_signaltap_impl.vhd" "" { Text "d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 882 -1 0 } } { "temporary_test_loc" "" { Generic "D:/code-file/FPGA_PRJ/gesture_prj/prj/" { { 0 { 0 ""} 0 12446 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1683387681654 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1683387682492 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1683387682509 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1683387682510 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1683387682529 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1683387682563 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1683387682592 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1683387682592 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1683387682607 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1683387682901 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1683387682919 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1683387682919 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "6 unused 2.5V 1 5 0 " "Number of I/O pins in group: 6 (unused VREF, 2.5V VCCIO, 1 input, 5 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1683387682932 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1683387682932 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1683387682932 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use 2.5V 10 11 " "I/O bank number 1 does not use VREF pins and has 2.5V VCCIO pins. 10 total pin(s) used --  11 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1683387682932 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 1 18 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  18 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1683387682932 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 26 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  26 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1683387682932 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 27 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  27 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1683387682932 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use 2.5V 4 21 " "I/O bank number 5 does not use VREF pins and has 2.5V VCCIO pins. 4 total pin(s) used --  21 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1683387682932 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 2.5V 6 8 " "I/O bank number 6 does not use VREF pins and has 2.5V VCCIO pins. 6 total pin(s) used --  8 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1683387682932 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 26 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  26 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1683387682932 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use 2.5V 13 13 " "I/O bank number 8 does not use VREF pins and has 2.5V VCCIO pins. 13 total pin(s) used --  13 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1683387682932 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1683387682932 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1683387682932 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:04 " "Fitter preparation operations ending: elapsed time is 00:00:04" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1683387683190 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1683387683202 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1683387684038 ""}
{ "Error" "EFITAPI_FITAPI_VPR_STATUS_FAILED_TOO_MANY_BLES" "9090 6272 register node " "Design contains 9090 blocks of type register node.  However, the device contains only 6272 blocks." {  } { { "d:/environment/ide/quartus_18.1.0.625/quartus/common/advisors/oa_resource_table.xml" "" { Advisor "D:/code-file/FPGA_PRJ/gesture_prj/prj/" "LE" } }  } 0 170011 "Design contains %1!d! blocks of type %3!s!.  However, the device contains only %2!d! blocks." 0 0 "Fitter" 0 -1 1683387684401 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1683387684401 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.05 " "Total time spent on timing analysis during the Fitter is 0.05 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1683387684402 ""}
{ "Error" "EFITCC_FITCC_FAIL" "" "Can't fit design in device" {  } {  } 0 171000 "Can't fit design in device" 0 0 "Fitter" 0 -1 1683387692010 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/code-file/FPGA_PRJ/gesture_prj/prj/output_files/Paj7620_top.fit.smsg " "Generated suppressed messages file D:/code-file/FPGA_PRJ/gesture_prj/prj/output_files/Paj7620_top.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1683387692389 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Fitter 2 s 14 s Quartus Prime " "Quartus Prime Fitter was unsuccessful. 2 errors, 14 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "5689 " "Peak virtual memory: 5689 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1683387692551 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat May 06 23:41:32 2023 " "Processing ended: Sat May 06 23:41:32 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1683387692551 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1683387692551 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1683387692551 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1683387692551 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 91 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 91 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1683387693219 ""}
