{
	"finish__design_powergrid__voltage__worst__net:VDD__corner:default": 1.76346,
	"finish__design_powergrid__drop__average__net:VDD__corner:default": 1.79577,
	"finish__design_powergrid__drop__worst__net:VDD__corner:default": 0.0365379,
	"finish__design_powergrid__voltage__worst__net:VSS__corner:default": 0.0379378,
	"finish__design_powergrid__drop__average__net:VSS__corner:default": 0.00529844,
	"finish__design_powergrid__drop__worst__net:VSS__corner:default": 0.0379378,
	"finish__design__instance__count__class:antenna_cell": 132,
	"finish__design__instance__area__class:antenna_cell": 330.317,
	"finish__design__instance__count__class:clock_buffer": 439,
	"finish__design__instance__area__class:clock_buffer": 9171.3,
	"finish__design__instance__count__class:timing_repair_buffer": 1112,
	"finish__design__instance__area__class:timing_repair_buffer": 11009.3,
	"finish__design__instance__count__class:inverter": 658,
	"finish__design__instance__area__class:inverter": 2691.33,
	"finish__design__instance__count__class:clock_inverter": 181,
	"finish__design__instance__area__class:clock_inverter": 2204.61,
	"finish__design__instance__count__class:sequential_cell": 2787,
	"finish__design__instance__area__class:sequential_cell": 79274.8,
	"finish__design__instance__count__class:multi_input_combinational_cell": 11785,
	"finish__design__instance__area__class:multi_input_combinational_cell": 158671,
	"finish__design__instance__count": 17094,
	"finish__design__instance__area": 263353,
	"finish__timing__setup__tns": -3.67667,
	"finish__timing__setup__ws": -0.901128,
	"finish__clock__skew__setup": 0.107478,
	"finish__clock__skew__hold": 0.107478,
	"finish__timing__drv__max_slew_limit": 0.112127,
	"finish__timing__drv__max_slew": 0,
	"finish__timing__drv__max_cap_limit": 0.740582,
	"finish__timing__drv__max_cap": 0,
	"finish__timing__drv__max_fanout_limit": 0,
	"finish__timing__drv__max_fanout": 0,
	"finish__timing__drv__setup_violation_count": 15,
	"finish__timing__drv__hold_violation_count": 0,
	"finish__power__internal__total": 0.252696,
	"finish__power__switching__total": 0.328878,
	"finish__power__leakage__total": 1.03998e-07,
	"finish__power__total": 0.581574,
	"finish__design__io": 771,
	"finish__design__die__area": 539924,
	"finish__design__core__area": 533832,
	"finish__design__instance__count": 24249,
	"finish__design__instance__area": 272305,
	"finish__design__instance__count__stdcell": 24249,
	"finish__design__instance__area__stdcell": 272305,
	"finish__design__instance__count__macros": 0,
	"finish__design__instance__area__macros": 0,
	"finish__design__instance__count__padcells": 0,
	"finish__design__instance__area__padcells": 0,
	"finish__design__instance__count__cover": 0,
	"finish__design__instance__area__cover": 0,
	"finish__design__instance__utilization": 0.510095,
	"finish__design__instance__utilization__stdcell": 0.510095,
	"finish__design__rows": 268,
	"finish__design__rows:unithd": 268,
	"finish__design__sites": 426656,
	"finish__design__sites:unithd": 426656,
	"finish__flow__warnings__count": 0,
	"finish__flow__errors__count": 0
}