INFO: [VRFC 10-2263] Analyzing Verilog file "E:/verilog/pratic1/vivadoCode/vivadoCode.srcs/sources_1/new/counter_d.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_d
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/verilog/pratic1/vivadoCode/vivadoCode.srcs/sim_1/new/counter_d_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_d_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/verilog/pratic1/vivadoCode/vivadoCode.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
