.ifndef INCLUDED_CYFITTERGNU_INC
.set INCLUDED_CYFITTERGNU_INC, 1
.include "cydevicegnu.inc"
.include "cydevicegnu_trm.inc"

/* Beep */
.set Beep__0__INTTYPE, CYREG_PICU0_INTTYPE0
.set Beep__0__MASK, 0x01
.set Beep__0__PC, CYREG_PRT0_PC0
.set Beep__0__PORT, 0
.set Beep__0__SHIFT, 0
.set Beep__AG, CYREG_PRT0_AG
.set Beep__AMUX, CYREG_PRT0_AMUX
.set Beep__BIE, CYREG_PRT0_BIE
.set Beep__BIT_MASK, CYREG_PRT0_BIT_MASK
.set Beep__BYP, CYREG_PRT0_BYP
.set Beep__CTL, CYREG_PRT0_CTL
.set Beep__DM0, CYREG_PRT0_DM0
.set Beep__DM1, CYREG_PRT0_DM1
.set Beep__DM2, CYREG_PRT0_DM2
.set Beep__DR, CYREG_PRT0_DR
.set Beep__INP_DIS, CYREG_PRT0_INP_DIS
.set Beep__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set Beep__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set Beep__LCD_EN, CYREG_PRT0_LCD_EN
.set Beep__MASK, 0x01
.set Beep__PORT, 0
.set Beep__PRT, CYREG_PRT0_PRT
.set Beep__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set Beep__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set Beep__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set Beep__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set Beep__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set Beep__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set Beep__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set Beep__PS, CYREG_PRT0_PS
.set Beep__SHIFT, 0
.set Beep__SLW, CYREG_PRT0_SLW

/* KEY_UP */
.set KEY_UP__0__INTTYPE, CYREG_PICU2_INTTYPE0
.set KEY_UP__0__MASK, 0x01
.set KEY_UP__0__PC, CYREG_PRT2_PC0
.set KEY_UP__0__PORT, 2
.set KEY_UP__0__SHIFT, 0
.set KEY_UP__AG, CYREG_PRT2_AG
.set KEY_UP__AMUX, CYREG_PRT2_AMUX
.set KEY_UP__BIE, CYREG_PRT2_BIE
.set KEY_UP__BIT_MASK, CYREG_PRT2_BIT_MASK
.set KEY_UP__BYP, CYREG_PRT2_BYP
.set KEY_UP__CTL, CYREG_PRT2_CTL
.set KEY_UP__DM0, CYREG_PRT2_DM0
.set KEY_UP__DM1, CYREG_PRT2_DM1
.set KEY_UP__DM2, CYREG_PRT2_DM2
.set KEY_UP__DR, CYREG_PRT2_DR
.set KEY_UP__INP_DIS, CYREG_PRT2_INP_DIS
.set KEY_UP__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set KEY_UP__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set KEY_UP__LCD_EN, CYREG_PRT2_LCD_EN
.set KEY_UP__MASK, 0x01
.set KEY_UP__PORT, 2
.set KEY_UP__PRT, CYREG_PRT2_PRT
.set KEY_UP__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set KEY_UP__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set KEY_UP__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set KEY_UP__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set KEY_UP__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set KEY_UP__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set KEY_UP__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set KEY_UP__PS, CYREG_PRT2_PS
.set KEY_UP__SHIFT, 0
.set KEY_UP__SLW, CYREG_PRT2_SLW

/* PTZ_UP */
.set PTZ_UP__0__INTTYPE, CYREG_PICU2_INTTYPE4
.set PTZ_UP__0__MASK, 0x10
.set PTZ_UP__0__PC, CYREG_PRT2_PC4
.set PTZ_UP__0__PORT, 2
.set PTZ_UP__0__SHIFT, 4
.set PTZ_UP__AG, CYREG_PRT2_AG
.set PTZ_UP__AMUX, CYREG_PRT2_AMUX
.set PTZ_UP__BIE, CYREG_PRT2_BIE
.set PTZ_UP__BIT_MASK, CYREG_PRT2_BIT_MASK
.set PTZ_UP__BYP, CYREG_PRT2_BYP
.set PTZ_UP__CTL, CYREG_PRT2_CTL
.set PTZ_UP__DM0, CYREG_PRT2_DM0
.set PTZ_UP__DM1, CYREG_PRT2_DM1
.set PTZ_UP__DM2, CYREG_PRT2_DM2
.set PTZ_UP__DR, CYREG_PRT2_DR
.set PTZ_UP__INP_DIS, CYREG_PRT2_INP_DIS
.set PTZ_UP__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set PTZ_UP__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set PTZ_UP__LCD_EN, CYREG_PRT2_LCD_EN
.set PTZ_UP__MASK, 0x10
.set PTZ_UP__PORT, 2
.set PTZ_UP__PRT, CYREG_PRT2_PRT
.set PTZ_UP__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set PTZ_UP__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set PTZ_UP__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set PTZ_UP__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set PTZ_UP__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set PTZ_UP__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set PTZ_UP__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set PTZ_UP__PS, CYREG_PRT2_PS
.set PTZ_UP__SHIFT, 4
.set PTZ_UP__SLW, CYREG_PRT2_SLW

/* Rx_net */
.set Rx_net__0__INTTYPE, CYREG_PICU3_INTTYPE2
.set Rx_net__0__MASK, 0x04
.set Rx_net__0__PC, CYREG_PRT3_PC2
.set Rx_net__0__PORT, 3
.set Rx_net__0__SHIFT, 2
.set Rx_net__AG, CYREG_PRT3_AG
.set Rx_net__AMUX, CYREG_PRT3_AMUX
.set Rx_net__BIE, CYREG_PRT3_BIE
.set Rx_net__BIT_MASK, CYREG_PRT3_BIT_MASK
.set Rx_net__BYP, CYREG_PRT3_BYP
.set Rx_net__CTL, CYREG_PRT3_CTL
.set Rx_net__DM0, CYREG_PRT3_DM0
.set Rx_net__DM1, CYREG_PRT3_DM1
.set Rx_net__DM2, CYREG_PRT3_DM2
.set Rx_net__DR, CYREG_PRT3_DR
.set Rx_net__INP_DIS, CYREG_PRT3_INP_DIS
.set Rx_net__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set Rx_net__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set Rx_net__LCD_EN, CYREG_PRT3_LCD_EN
.set Rx_net__MASK, 0x04
.set Rx_net__PORT, 3
.set Rx_net__PRT, CYREG_PRT3_PRT
.set Rx_net__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set Rx_net__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set Rx_net__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set Rx_net__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set Rx_net__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set Rx_net__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set Rx_net__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set Rx_net__PS, CYREG_PRT3_PS
.set Rx_net__SHIFT, 2
.set Rx_net__SLW, CYREG_PRT3_SLW

/* Tx_net */
.set Tx_net__0__INTTYPE, CYREG_PICU3_INTTYPE3
.set Tx_net__0__MASK, 0x08
.set Tx_net__0__PC, CYREG_PRT3_PC3
.set Tx_net__0__PORT, 3
.set Tx_net__0__SHIFT, 3
.set Tx_net__AG, CYREG_PRT3_AG
.set Tx_net__AMUX, CYREG_PRT3_AMUX
.set Tx_net__BIE, CYREG_PRT3_BIE
.set Tx_net__BIT_MASK, CYREG_PRT3_BIT_MASK
.set Tx_net__BYP, CYREG_PRT3_BYP
.set Tx_net__CTL, CYREG_PRT3_CTL
.set Tx_net__DM0, CYREG_PRT3_DM0
.set Tx_net__DM1, CYREG_PRT3_DM1
.set Tx_net__DM2, CYREG_PRT3_DM2
.set Tx_net__DR, CYREG_PRT3_DR
.set Tx_net__INP_DIS, CYREG_PRT3_INP_DIS
.set Tx_net__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set Tx_net__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set Tx_net__LCD_EN, CYREG_PRT3_LCD_EN
.set Tx_net__MASK, 0x08
.set Tx_net__PORT, 3
.set Tx_net__PRT, CYREG_PRT3_PRT
.set Tx_net__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set Tx_net__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set Tx_net__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set Tx_net__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set Tx_net__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set Tx_net__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set Tx_net__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set Tx_net__PS, CYREG_PRT3_PS
.set Tx_net__SHIFT, 3
.set Tx_net__SLW, CYREG_PRT3_SLW

/* Timer_1_TimerHW */
.set Timer_1_TimerHW__CAP0, CYREG_TMR0_CAP0
.set Timer_1_TimerHW__CAP1, CYREG_TMR0_CAP1
.set Timer_1_TimerHW__CFG0, CYREG_TMR0_CFG0
.set Timer_1_TimerHW__CFG1, CYREG_TMR0_CFG1
.set Timer_1_TimerHW__CFG2, CYREG_TMR0_CFG2
.set Timer_1_TimerHW__CNT_CMP0, CYREG_TMR0_CNT_CMP0
.set Timer_1_TimerHW__CNT_CMP1, CYREG_TMR0_CNT_CMP1
.set Timer_1_TimerHW__PER0, CYREG_TMR0_PER0
.set Timer_1_TimerHW__PER1, CYREG_TMR0_PER1
.set Timer_1_TimerHW__PM_ACT_CFG, CYREG_PM_ACT_CFG3
.set Timer_1_TimerHW__PM_ACT_MSK, 0x01
.set Timer_1_TimerHW__PM_STBY_CFG, CYREG_PM_STBY_CFG3
.set Timer_1_TimerHW__PM_STBY_MSK, 0x01
.set Timer_1_TimerHW__RT0, CYREG_TMR0_RT0
.set Timer_1_TimerHW__RT1, CYREG_TMR0_RT1
.set Timer_1_TimerHW__SR0, CYREG_TMR0_SR0

/* KEY_DOWN */
.set KEY_DOWN__0__INTTYPE, CYREG_PICU15_INTTYPE5
.set KEY_DOWN__0__MASK, 0x20
.set KEY_DOWN__0__PC, CYREG_IO_PC_PRT15_PC5
.set KEY_DOWN__0__PORT, 15
.set KEY_DOWN__0__SHIFT, 5
.set KEY_DOWN__AG, CYREG_PRT15_AG
.set KEY_DOWN__AMUX, CYREG_PRT15_AMUX
.set KEY_DOWN__BIE, CYREG_PRT15_BIE
.set KEY_DOWN__BIT_MASK, CYREG_PRT15_BIT_MASK
.set KEY_DOWN__BYP, CYREG_PRT15_BYP
.set KEY_DOWN__CTL, CYREG_PRT15_CTL
.set KEY_DOWN__DM0, CYREG_PRT15_DM0
.set KEY_DOWN__DM1, CYREG_PRT15_DM1
.set KEY_DOWN__DM2, CYREG_PRT15_DM2
.set KEY_DOWN__DR, CYREG_PRT15_DR
.set KEY_DOWN__INP_DIS, CYREG_PRT15_INP_DIS
.set KEY_DOWN__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU15_BASE
.set KEY_DOWN__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set KEY_DOWN__LCD_EN, CYREG_PRT15_LCD_EN
.set KEY_DOWN__MASK, 0x20
.set KEY_DOWN__PORT, 15
.set KEY_DOWN__PRT, CYREG_PRT15_PRT
.set KEY_DOWN__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set KEY_DOWN__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set KEY_DOWN__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set KEY_DOWN__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set KEY_DOWN__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set KEY_DOWN__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set KEY_DOWN__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set KEY_DOWN__PS, CYREG_PRT15_PS
.set KEY_DOWN__SHIFT, 5
.set KEY_DOWN__SLW, CYREG_PRT15_SLW

/* KEY_LEFT */
.set KEY_LEFT__0__INTTYPE, CYREG_PICU6_INTTYPE3
.set KEY_LEFT__0__MASK, 0x08
.set KEY_LEFT__0__PC, CYREG_PRT6_PC3
.set KEY_LEFT__0__PORT, 6
.set KEY_LEFT__0__SHIFT, 3
.set KEY_LEFT__AG, CYREG_PRT6_AG
.set KEY_LEFT__AMUX, CYREG_PRT6_AMUX
.set KEY_LEFT__BIE, CYREG_PRT6_BIE
.set KEY_LEFT__BIT_MASK, CYREG_PRT6_BIT_MASK
.set KEY_LEFT__BYP, CYREG_PRT6_BYP
.set KEY_LEFT__CTL, CYREG_PRT6_CTL
.set KEY_LEFT__DM0, CYREG_PRT6_DM0
.set KEY_LEFT__DM1, CYREG_PRT6_DM1
.set KEY_LEFT__DM2, CYREG_PRT6_DM2
.set KEY_LEFT__DR, CYREG_PRT6_DR
.set KEY_LEFT__INP_DIS, CYREG_PRT6_INP_DIS
.set KEY_LEFT__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU6_BASE
.set KEY_LEFT__LCD_COM_SEG, CYREG_PRT6_LCD_COM_SEG
.set KEY_LEFT__LCD_EN, CYREG_PRT6_LCD_EN
.set KEY_LEFT__MASK, 0x08
.set KEY_LEFT__PORT, 6
.set KEY_LEFT__PRT, CYREG_PRT6_PRT
.set KEY_LEFT__PRTDSI__CAPS_SEL, CYREG_PRT6_CAPS_SEL
.set KEY_LEFT__PRTDSI__DBL_SYNC_IN, CYREG_PRT6_DBL_SYNC_IN
.set KEY_LEFT__PRTDSI__OE_SEL0, CYREG_PRT6_OE_SEL0
.set KEY_LEFT__PRTDSI__OE_SEL1, CYREG_PRT6_OE_SEL1
.set KEY_LEFT__PRTDSI__OUT_SEL0, CYREG_PRT6_OUT_SEL0
.set KEY_LEFT__PRTDSI__OUT_SEL1, CYREG_PRT6_OUT_SEL1
.set KEY_LEFT__PRTDSI__SYNC_OUT, CYREG_PRT6_SYNC_OUT
.set KEY_LEFT__PS, CYREG_PRT6_PS
.set KEY_LEFT__SHIFT, 3
.set KEY_LEFT__SLW, CYREG_PRT6_SLW

/* PTZ_DOWN */
.set PTZ_DOWN__0__INTTYPE, CYREG_PICU2_INTTYPE1
.set PTZ_DOWN__0__MASK, 0x02
.set PTZ_DOWN__0__PC, CYREG_PRT2_PC1
.set PTZ_DOWN__0__PORT, 2
.set PTZ_DOWN__0__SHIFT, 1
.set PTZ_DOWN__AG, CYREG_PRT2_AG
.set PTZ_DOWN__AMUX, CYREG_PRT2_AMUX
.set PTZ_DOWN__BIE, CYREG_PRT2_BIE
.set PTZ_DOWN__BIT_MASK, CYREG_PRT2_BIT_MASK
.set PTZ_DOWN__BYP, CYREG_PRT2_BYP
.set PTZ_DOWN__CTL, CYREG_PRT2_CTL
.set PTZ_DOWN__DM0, CYREG_PRT2_DM0
.set PTZ_DOWN__DM1, CYREG_PRT2_DM1
.set PTZ_DOWN__DM2, CYREG_PRT2_DM2
.set PTZ_DOWN__DR, CYREG_PRT2_DR
.set PTZ_DOWN__INP_DIS, CYREG_PRT2_INP_DIS
.set PTZ_DOWN__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set PTZ_DOWN__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set PTZ_DOWN__LCD_EN, CYREG_PRT2_LCD_EN
.set PTZ_DOWN__MASK, 0x02
.set PTZ_DOWN__PORT, 2
.set PTZ_DOWN__PRT, CYREG_PRT2_PRT
.set PTZ_DOWN__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set PTZ_DOWN__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set PTZ_DOWN__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set PTZ_DOWN__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set PTZ_DOWN__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set PTZ_DOWN__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set PTZ_DOWN__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set PTZ_DOWN__PS, CYREG_PRT2_PS
.set PTZ_DOWN__SHIFT, 1
.set PTZ_DOWN__SLW, CYREG_PRT2_SLW

/* PTZ_LEFT */
.set PTZ_LEFT__0__INTTYPE, CYREG_PICU2_INTTYPE2
.set PTZ_LEFT__0__MASK, 0x04
.set PTZ_LEFT__0__PC, CYREG_PRT2_PC2
.set PTZ_LEFT__0__PORT, 2
.set PTZ_LEFT__0__SHIFT, 2
.set PTZ_LEFT__AG, CYREG_PRT2_AG
.set PTZ_LEFT__AMUX, CYREG_PRT2_AMUX
.set PTZ_LEFT__BIE, CYREG_PRT2_BIE
.set PTZ_LEFT__BIT_MASK, CYREG_PRT2_BIT_MASK
.set PTZ_LEFT__BYP, CYREG_PRT2_BYP
.set PTZ_LEFT__CTL, CYREG_PRT2_CTL
.set PTZ_LEFT__DM0, CYREG_PRT2_DM0
.set PTZ_LEFT__DM1, CYREG_PRT2_DM1
.set PTZ_LEFT__DM2, CYREG_PRT2_DM2
.set PTZ_LEFT__DR, CYREG_PRT2_DR
.set PTZ_LEFT__INP_DIS, CYREG_PRT2_INP_DIS
.set PTZ_LEFT__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set PTZ_LEFT__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set PTZ_LEFT__LCD_EN, CYREG_PRT2_LCD_EN
.set PTZ_LEFT__MASK, 0x04
.set PTZ_LEFT__PORT, 2
.set PTZ_LEFT__PRT, CYREG_PRT2_PRT
.set PTZ_LEFT__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set PTZ_LEFT__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set PTZ_LEFT__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set PTZ_LEFT__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set PTZ_LEFT__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set PTZ_LEFT__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set PTZ_LEFT__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set PTZ_LEFT__PS, CYREG_PRT2_PS
.set PTZ_LEFT__SHIFT, 2
.set PTZ_LEFT__SLW, CYREG_PRT2_SLW

/* UART_net_BUART */
.set UART_net_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG, CYREG_B1_UDB05_06_ACTL
.set UART_net_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG, CYREG_B1_UDB05_06_CTL
.set UART_net_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG, CYREG_B1_UDB05_06_CTL
.set UART_net_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG, CYREG_B1_UDB05_06_CTL
.set UART_net_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG, CYREG_B1_UDB05_06_CTL
.set UART_net_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG, CYREG_B1_UDB05_06_MSK
.set UART_net_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG, CYREG_B1_UDB05_06_MSK
.set UART_net_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG, CYREG_B1_UDB05_06_MSK
.set UART_net_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG, CYREG_B1_UDB05_06_MSK
.set UART_net_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG, CYREG_B1_UDB05_ACTL
.set UART_net_BUART_sRX_RxBitCounter__CONTROL_REG, CYREG_B1_UDB05_CTL
.set UART_net_BUART_sRX_RxBitCounter__CONTROL_ST_REG, CYREG_B1_UDB05_ST_CTL
.set UART_net_BUART_sRX_RxBitCounter__COUNT_REG, CYREG_B1_UDB05_CTL
.set UART_net_BUART_sRX_RxBitCounter__COUNT_ST_REG, CYREG_B1_UDB05_ST_CTL
.set UART_net_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB05_MSK_ACTL
.set UART_net_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB05_MSK_ACTL
.set UART_net_BUART_sRX_RxBitCounter__PERIOD_REG, CYREG_B1_UDB05_MSK
.set UART_net_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB05_06_ACTL
.set UART_net_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG, CYREG_B1_UDB05_06_ST
.set UART_net_BUART_sRX_RxBitCounter_ST__MASK_REG, CYREG_B1_UDB05_MSK
.set UART_net_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG, CYREG_B1_UDB05_MSK_ACTL
.set UART_net_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG, CYREG_B1_UDB05_MSK_ACTL
.set UART_net_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG, CYREG_B1_UDB05_ACTL
.set UART_net_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG, CYREG_B1_UDB05_ST_CTL
.set UART_net_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG, CYREG_B1_UDB05_ST_CTL
.set UART_net_BUART_sRX_RxBitCounter_ST__STATUS_REG, CYREG_B1_UDB05_ST
.set UART_net_BUART_sRX_RxShifter_u0__16BIT_A0_REG, CYREG_B1_UDB05_06_A0
.set UART_net_BUART_sRX_RxShifter_u0__16BIT_A1_REG, CYREG_B1_UDB05_06_A1
.set UART_net_BUART_sRX_RxShifter_u0__16BIT_D0_REG, CYREG_B1_UDB05_06_D0
.set UART_net_BUART_sRX_RxShifter_u0__16BIT_D1_REG, CYREG_B1_UDB05_06_D1
.set UART_net_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB05_06_ACTL
.set UART_net_BUART_sRX_RxShifter_u0__16BIT_F0_REG, CYREG_B1_UDB05_06_F0
.set UART_net_BUART_sRX_RxShifter_u0__16BIT_F1_REG, CYREG_B1_UDB05_06_F1
.set UART_net_BUART_sRX_RxShifter_u0__A0_A1_REG, CYREG_B1_UDB05_A0_A1
.set UART_net_BUART_sRX_RxShifter_u0__A0_REG, CYREG_B1_UDB05_A0
.set UART_net_BUART_sRX_RxShifter_u0__A1_REG, CYREG_B1_UDB05_A1
.set UART_net_BUART_sRX_RxShifter_u0__D0_D1_REG, CYREG_B1_UDB05_D0_D1
.set UART_net_BUART_sRX_RxShifter_u0__D0_REG, CYREG_B1_UDB05_D0
.set UART_net_BUART_sRX_RxShifter_u0__D1_REG, CYREG_B1_UDB05_D1
.set UART_net_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG, CYREG_B1_UDB05_ACTL
.set UART_net_BUART_sRX_RxShifter_u0__F0_F1_REG, CYREG_B1_UDB05_F0_F1
.set UART_net_BUART_sRX_RxShifter_u0__F0_REG, CYREG_B1_UDB05_F0
.set UART_net_BUART_sRX_RxShifter_u0__F1_REG, CYREG_B1_UDB05_F1
.set UART_net_BUART_sRX_RxShifter_u0__MSK_DP_AUX_CTL_REG, CYREG_B1_UDB05_MSK_ACTL
.set UART_net_BUART_sRX_RxShifter_u0__PER_DP_AUX_CTL_REG, CYREG_B1_UDB05_MSK_ACTL
.set UART_net_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB06_07_ACTL
.set UART_net_BUART_sRX_RxSts__16BIT_STATUS_REG, CYREG_B1_UDB06_07_ST
.set UART_net_BUART_sRX_RxSts__3__MASK, 0x08
.set UART_net_BUART_sRX_RxSts__3__POS, 3
.set UART_net_BUART_sRX_RxSts__4__MASK, 0x10
.set UART_net_BUART_sRX_RxSts__4__POS, 4
.set UART_net_BUART_sRX_RxSts__5__MASK, 0x20
.set UART_net_BUART_sRX_RxSts__5__POS, 5
.set UART_net_BUART_sRX_RxSts__MASK, 0x38
.set UART_net_BUART_sRX_RxSts__MASK_REG, CYREG_B1_UDB06_MSK
.set UART_net_BUART_sRX_RxSts__STATUS_AUX_CTL_REG, CYREG_B1_UDB06_ACTL
.set UART_net_BUART_sRX_RxSts__STATUS_REG, CYREG_B1_UDB06_ST
.set UART_net_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG, CYREG_B1_UDB04_05_A0
.set UART_net_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG, CYREG_B1_UDB04_05_A1
.set UART_net_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG, CYREG_B1_UDB04_05_D0
.set UART_net_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG, CYREG_B1_UDB04_05_D1
.set UART_net_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB04_05_ACTL
.set UART_net_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG, CYREG_B1_UDB04_05_F0
.set UART_net_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG, CYREG_B1_UDB04_05_F1
.set UART_net_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG, CYREG_B1_UDB04_A0_A1
.set UART_net_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG, CYREG_B1_UDB04_A0
.set UART_net_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG, CYREG_B1_UDB04_A1
.set UART_net_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG, CYREG_B1_UDB04_D0_D1
.set UART_net_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG, CYREG_B1_UDB04_D0
.set UART_net_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG, CYREG_B1_UDB04_D1
.set UART_net_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG, CYREG_B1_UDB04_ACTL
.set UART_net_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG, CYREG_B1_UDB04_F0_F1
.set UART_net_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG, CYREG_B1_UDB04_F0
.set UART_net_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG, CYREG_B1_UDB04_F1
.set UART_net_BUART_sTX_TxShifter_u0__16BIT_A0_REG, CYREG_B1_UDB07_08_A0
.set UART_net_BUART_sTX_TxShifter_u0__16BIT_A1_REG, CYREG_B1_UDB07_08_A1
.set UART_net_BUART_sTX_TxShifter_u0__16BIT_D0_REG, CYREG_B1_UDB07_08_D0
.set UART_net_BUART_sTX_TxShifter_u0__16BIT_D1_REG, CYREG_B1_UDB07_08_D1
.set UART_net_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB07_08_ACTL
.set UART_net_BUART_sTX_TxShifter_u0__16BIT_F0_REG, CYREG_B1_UDB07_08_F0
.set UART_net_BUART_sTX_TxShifter_u0__16BIT_F1_REG, CYREG_B1_UDB07_08_F1
.set UART_net_BUART_sTX_TxShifter_u0__A0_A1_REG, CYREG_B1_UDB07_A0_A1
.set UART_net_BUART_sTX_TxShifter_u0__A0_REG, CYREG_B1_UDB07_A0
.set UART_net_BUART_sTX_TxShifter_u0__A1_REG, CYREG_B1_UDB07_A1
.set UART_net_BUART_sTX_TxShifter_u0__D0_D1_REG, CYREG_B1_UDB07_D0_D1
.set UART_net_BUART_sTX_TxShifter_u0__D0_REG, CYREG_B1_UDB07_D0
.set UART_net_BUART_sTX_TxShifter_u0__D1_REG, CYREG_B1_UDB07_D1
.set UART_net_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG, CYREG_B1_UDB07_ACTL
.set UART_net_BUART_sTX_TxShifter_u0__F0_F1_REG, CYREG_B1_UDB07_F0_F1
.set UART_net_BUART_sTX_TxShifter_u0__F0_REG, CYREG_B1_UDB07_F0
.set UART_net_BUART_sTX_TxShifter_u0__F1_REG, CYREG_B1_UDB07_F1
.set UART_net_BUART_sTX_TxSts__0__MASK, 0x01
.set UART_net_BUART_sTX_TxSts__0__POS, 0
.set UART_net_BUART_sTX_TxSts__1__MASK, 0x02
.set UART_net_BUART_sTX_TxSts__1__POS, 1
.set UART_net_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB07_08_ACTL
.set UART_net_BUART_sTX_TxSts__16BIT_STATUS_REG, CYREG_B1_UDB07_08_ST
.set UART_net_BUART_sTX_TxSts__2__MASK, 0x04
.set UART_net_BUART_sTX_TxSts__2__POS, 2
.set UART_net_BUART_sTX_TxSts__3__MASK, 0x08
.set UART_net_BUART_sTX_TxSts__3__POS, 3
.set UART_net_BUART_sTX_TxSts__MASK, 0x0F
.set UART_net_BUART_sTX_TxSts__MASK_REG, CYREG_B1_UDB07_MSK
.set UART_net_BUART_sTX_TxSts__STATUS_AUX_CTL_REG, CYREG_B1_UDB07_ACTL
.set UART_net_BUART_sTX_TxSts__STATUS_REG, CYREG_B1_UDB07_ST

/* UART_net_IntClock */
.set UART_net_IntClock__CFG0, CYREG_CLKDIST_DCFG0_CFG0
.set UART_net_IntClock__CFG1, CYREG_CLKDIST_DCFG0_CFG1
.set UART_net_IntClock__CFG2, CYREG_CLKDIST_DCFG0_CFG2
.set UART_net_IntClock__CFG2_SRC_SEL_MASK, 0x07
.set UART_net_IntClock__INDEX, 0x00
.set UART_net_IntClock__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set UART_net_IntClock__PM_ACT_MSK, 0x01
.set UART_net_IntClock__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set UART_net_IntClock__PM_STBY_MSK, 0x01

/* KEY_RIGHT */
.set KEY_RIGHT__0__INTTYPE, CYREG_PICU15_INTTYPE4
.set KEY_RIGHT__0__MASK, 0x10
.set KEY_RIGHT__0__PC, CYREG_IO_PC_PRT15_PC4
.set KEY_RIGHT__0__PORT, 15
.set KEY_RIGHT__0__SHIFT, 4
.set KEY_RIGHT__AG, CYREG_PRT15_AG
.set KEY_RIGHT__AMUX, CYREG_PRT15_AMUX
.set KEY_RIGHT__BIE, CYREG_PRT15_BIE
.set KEY_RIGHT__BIT_MASK, CYREG_PRT15_BIT_MASK
.set KEY_RIGHT__BYP, CYREG_PRT15_BYP
.set KEY_RIGHT__CTL, CYREG_PRT15_CTL
.set KEY_RIGHT__DM0, CYREG_PRT15_DM0
.set KEY_RIGHT__DM1, CYREG_PRT15_DM1
.set KEY_RIGHT__DM2, CYREG_PRT15_DM2
.set KEY_RIGHT__DR, CYREG_PRT15_DR
.set KEY_RIGHT__INP_DIS, CYREG_PRT15_INP_DIS
.set KEY_RIGHT__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU15_BASE
.set KEY_RIGHT__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set KEY_RIGHT__LCD_EN, CYREG_PRT15_LCD_EN
.set KEY_RIGHT__MASK, 0x10
.set KEY_RIGHT__PORT, 15
.set KEY_RIGHT__PRT, CYREG_PRT15_PRT
.set KEY_RIGHT__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set KEY_RIGHT__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set KEY_RIGHT__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set KEY_RIGHT__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set KEY_RIGHT__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set KEY_RIGHT__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set KEY_RIGHT__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set KEY_RIGHT__PS, CYREG_PRT15_PS
.set KEY_RIGHT__SHIFT, 4
.set KEY_RIGHT__SLW, CYREG_PRT15_SLW

/* LED_START */
.set LED_START__0__INTTYPE, CYREG_PICU6_INTTYPE2
.set LED_START__0__MASK, 0x04
.set LED_START__0__PC, CYREG_PRT6_PC2
.set LED_START__0__PORT, 6
.set LED_START__0__SHIFT, 2
.set LED_START__AG, CYREG_PRT6_AG
.set LED_START__AMUX, CYREG_PRT6_AMUX
.set LED_START__BIE, CYREG_PRT6_BIE
.set LED_START__BIT_MASK, CYREG_PRT6_BIT_MASK
.set LED_START__BYP, CYREG_PRT6_BYP
.set LED_START__CTL, CYREG_PRT6_CTL
.set LED_START__DM0, CYREG_PRT6_DM0
.set LED_START__DM1, CYREG_PRT6_DM1
.set LED_START__DM2, CYREG_PRT6_DM2
.set LED_START__DR, CYREG_PRT6_DR
.set LED_START__INP_DIS, CYREG_PRT6_INP_DIS
.set LED_START__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU6_BASE
.set LED_START__LCD_COM_SEG, CYREG_PRT6_LCD_COM_SEG
.set LED_START__LCD_EN, CYREG_PRT6_LCD_EN
.set LED_START__MASK, 0x04
.set LED_START__PORT, 6
.set LED_START__PRT, CYREG_PRT6_PRT
.set LED_START__PRTDSI__CAPS_SEL, CYREG_PRT6_CAPS_SEL
.set LED_START__PRTDSI__DBL_SYNC_IN, CYREG_PRT6_DBL_SYNC_IN
.set LED_START__PRTDSI__OE_SEL0, CYREG_PRT6_OE_SEL0
.set LED_START__PRTDSI__OE_SEL1, CYREG_PRT6_OE_SEL1
.set LED_START__PRTDSI__OUT_SEL0, CYREG_PRT6_OUT_SEL0
.set LED_START__PRTDSI__OUT_SEL1, CYREG_PRT6_OUT_SEL1
.set LED_START__PRTDSI__SYNC_OUT, CYREG_PRT6_SYNC_OUT
.set LED_START__PS, CYREG_PRT6_PS
.set LED_START__SHIFT, 2
.set LED_START__SLW, CYREG_PRT6_SLW

/* PTZ_RIGHT */
.set PTZ_RIGHT__0__INTTYPE, CYREG_PICU2_INTTYPE3
.set PTZ_RIGHT__0__MASK, 0x08
.set PTZ_RIGHT__0__PC, CYREG_PRT2_PC3
.set PTZ_RIGHT__0__PORT, 2
.set PTZ_RIGHT__0__SHIFT, 3
.set PTZ_RIGHT__AG, CYREG_PRT2_AG
.set PTZ_RIGHT__AMUX, CYREG_PRT2_AMUX
.set PTZ_RIGHT__BIE, CYREG_PRT2_BIE
.set PTZ_RIGHT__BIT_MASK, CYREG_PRT2_BIT_MASK
.set PTZ_RIGHT__BYP, CYREG_PRT2_BYP
.set PTZ_RIGHT__CTL, CYREG_PRT2_CTL
.set PTZ_RIGHT__DM0, CYREG_PRT2_DM0
.set PTZ_RIGHT__DM1, CYREG_PRT2_DM1
.set PTZ_RIGHT__DM2, CYREG_PRT2_DM2
.set PTZ_RIGHT__DR, CYREG_PRT2_DR
.set PTZ_RIGHT__INP_DIS, CYREG_PRT2_INP_DIS
.set PTZ_RIGHT__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set PTZ_RIGHT__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set PTZ_RIGHT__LCD_EN, CYREG_PRT2_LCD_EN
.set PTZ_RIGHT__MASK, 0x08
.set PTZ_RIGHT__PORT, 2
.set PTZ_RIGHT__PRT, CYREG_PRT2_PRT
.set PTZ_RIGHT__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set PTZ_RIGHT__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set PTZ_RIGHT__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set PTZ_RIGHT__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set PTZ_RIGHT__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set PTZ_RIGHT__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set PTZ_RIGHT__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set PTZ_RIGHT__PS, CYREG_PRT2_PS
.set PTZ_RIGHT__SHIFT, 3
.set PTZ_RIGHT__SLW, CYREG_PRT2_SLW

/* isr_timer */
.set isr_timer__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set isr_timer__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set isr_timer__INTC_MASK, 0x02
.set isr_timer__INTC_NUMBER, 1
.set isr_timer__INTC_PRIOR_NUM, 7
.set isr_timer__INTC_PRIOR_REG, CYREG_NVIC_PRI_1
.set isr_timer__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set isr_timer__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* LED_UP_LOW */
.set LED_UP_LOW__0__INTTYPE, CYREG_PICU0_INTTYPE5
.set LED_UP_LOW__0__MASK, 0x20
.set LED_UP_LOW__0__PC, CYREG_PRT0_PC5
.set LED_UP_LOW__0__PORT, 0
.set LED_UP_LOW__0__SHIFT, 5
.set LED_UP_LOW__AG, CYREG_PRT0_AG
.set LED_UP_LOW__AMUX, CYREG_PRT0_AMUX
.set LED_UP_LOW__BIE, CYREG_PRT0_BIE
.set LED_UP_LOW__BIT_MASK, CYREG_PRT0_BIT_MASK
.set LED_UP_LOW__BYP, CYREG_PRT0_BYP
.set LED_UP_LOW__CTL, CYREG_PRT0_CTL
.set LED_UP_LOW__DM0, CYREG_PRT0_DM0
.set LED_UP_LOW__DM1, CYREG_PRT0_DM1
.set LED_UP_LOW__DM2, CYREG_PRT0_DM2
.set LED_UP_LOW__DR, CYREG_PRT0_DR
.set LED_UP_LOW__INP_DIS, CYREG_PRT0_INP_DIS
.set LED_UP_LOW__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set LED_UP_LOW__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set LED_UP_LOW__LCD_EN, CYREG_PRT0_LCD_EN
.set LED_UP_LOW__MASK, 0x20
.set LED_UP_LOW__PORT, 0
.set LED_UP_LOW__PRT, CYREG_PRT0_PRT
.set LED_UP_LOW__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set LED_UP_LOW__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set LED_UP_LOW__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set LED_UP_LOW__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set LED_UP_LOW__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set LED_UP_LOW__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set LED_UP_LOW__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set LED_UP_LOW__PS, CYREG_PRT0_PS
.set LED_UP_LOW__SHIFT, 5
.set LED_UP_LOW__SLW, CYREG_PRT0_SLW

/* isr_rx_net */
.set isr_rx_net__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set isr_rx_net__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set isr_rx_net__INTC_MASK, 0x01
.set isr_rx_net__INTC_NUMBER, 0
.set isr_rx_net__INTC_PRIOR_NUM, 7
.set isr_rx_net__INTC_PRIOR_REG, CYREG_NVIC_PRI_0
.set isr_rx_net__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set isr_rx_net__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* isr_tx_net */
.set isr_tx_net__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set isr_tx_net__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set isr_tx_net__INTC_MASK, 0x04
.set isr_tx_net__INTC_NUMBER, 2
.set isr_tx_net__INTC_PRIOR_NUM, 7
.set isr_tx_net__INTC_PRIOR_REG, CYREG_NVIC_PRI_2
.set isr_tx_net__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set isr_tx_net__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* LED_UP_HIGH */
.set LED_UP_HIGH__0__INTTYPE, CYREG_PICU0_INTTYPE4
.set LED_UP_HIGH__0__MASK, 0x10
.set LED_UP_HIGH__0__PC, CYREG_PRT0_PC4
.set LED_UP_HIGH__0__PORT, 0
.set LED_UP_HIGH__0__SHIFT, 4
.set LED_UP_HIGH__AG, CYREG_PRT0_AG
.set LED_UP_HIGH__AMUX, CYREG_PRT0_AMUX
.set LED_UP_HIGH__BIE, CYREG_PRT0_BIE
.set LED_UP_HIGH__BIT_MASK, CYREG_PRT0_BIT_MASK
.set LED_UP_HIGH__BYP, CYREG_PRT0_BYP
.set LED_UP_HIGH__CTL, CYREG_PRT0_CTL
.set LED_UP_HIGH__DM0, CYREG_PRT0_DM0
.set LED_UP_HIGH__DM1, CYREG_PRT0_DM1
.set LED_UP_HIGH__DM2, CYREG_PRT0_DM2
.set LED_UP_HIGH__DR, CYREG_PRT0_DR
.set LED_UP_HIGH__INP_DIS, CYREG_PRT0_INP_DIS
.set LED_UP_HIGH__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set LED_UP_HIGH__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set LED_UP_HIGH__LCD_EN, CYREG_PRT0_LCD_EN
.set LED_UP_HIGH__MASK, 0x10
.set LED_UP_HIGH__PORT, 0
.set LED_UP_HIGH__PRT, CYREG_PRT0_PRT
.set LED_UP_HIGH__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set LED_UP_HIGH__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set LED_UP_HIGH__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set LED_UP_HIGH__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set LED_UP_HIGH__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set LED_UP_HIGH__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set LED_UP_HIGH__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set LED_UP_HIGH__PS, CYREG_PRT0_PS
.set LED_UP_HIGH__SHIFT, 4
.set LED_UP_HIGH__SLW, CYREG_PRT0_SLW

/* LED_DOWN_LOW */
.set LED_DOWN_LOW__0__INTTYPE, CYREG_PICU0_INTTYPE7
.set LED_DOWN_LOW__0__MASK, 0x80
.set LED_DOWN_LOW__0__PC, CYREG_PRT0_PC7
.set LED_DOWN_LOW__0__PORT, 0
.set LED_DOWN_LOW__0__SHIFT, 7
.set LED_DOWN_LOW__AG, CYREG_PRT0_AG
.set LED_DOWN_LOW__AMUX, CYREG_PRT0_AMUX
.set LED_DOWN_LOW__BIE, CYREG_PRT0_BIE
.set LED_DOWN_LOW__BIT_MASK, CYREG_PRT0_BIT_MASK
.set LED_DOWN_LOW__BYP, CYREG_PRT0_BYP
.set LED_DOWN_LOW__CTL, CYREG_PRT0_CTL
.set LED_DOWN_LOW__DM0, CYREG_PRT0_DM0
.set LED_DOWN_LOW__DM1, CYREG_PRT0_DM1
.set LED_DOWN_LOW__DM2, CYREG_PRT0_DM2
.set LED_DOWN_LOW__DR, CYREG_PRT0_DR
.set LED_DOWN_LOW__INP_DIS, CYREG_PRT0_INP_DIS
.set LED_DOWN_LOW__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set LED_DOWN_LOW__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set LED_DOWN_LOW__LCD_EN, CYREG_PRT0_LCD_EN
.set LED_DOWN_LOW__MASK, 0x80
.set LED_DOWN_LOW__PORT, 0
.set LED_DOWN_LOW__PRT, CYREG_PRT0_PRT
.set LED_DOWN_LOW__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set LED_DOWN_LOW__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set LED_DOWN_LOW__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set LED_DOWN_LOW__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set LED_DOWN_LOW__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set LED_DOWN_LOW__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set LED_DOWN_LOW__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set LED_DOWN_LOW__PS, CYREG_PRT0_PS
.set LED_DOWN_LOW__SHIFT, 7
.set LED_DOWN_LOW__SLW, CYREG_PRT0_SLW

/* LED_LEFT_LOW */
.set LED_LEFT_LOW__0__INTTYPE, CYREG_PICU4_INTTYPE3
.set LED_LEFT_LOW__0__MASK, 0x08
.set LED_LEFT_LOW__0__PC, CYREG_PRT4_PC3
.set LED_LEFT_LOW__0__PORT, 4
.set LED_LEFT_LOW__0__SHIFT, 3
.set LED_LEFT_LOW__AG, CYREG_PRT4_AG
.set LED_LEFT_LOW__AMUX, CYREG_PRT4_AMUX
.set LED_LEFT_LOW__BIE, CYREG_PRT4_BIE
.set LED_LEFT_LOW__BIT_MASK, CYREG_PRT4_BIT_MASK
.set LED_LEFT_LOW__BYP, CYREG_PRT4_BYP
.set LED_LEFT_LOW__CTL, CYREG_PRT4_CTL
.set LED_LEFT_LOW__DM0, CYREG_PRT4_DM0
.set LED_LEFT_LOW__DM1, CYREG_PRT4_DM1
.set LED_LEFT_LOW__DM2, CYREG_PRT4_DM2
.set LED_LEFT_LOW__DR, CYREG_PRT4_DR
.set LED_LEFT_LOW__INP_DIS, CYREG_PRT4_INP_DIS
.set LED_LEFT_LOW__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU4_BASE
.set LED_LEFT_LOW__LCD_COM_SEG, CYREG_PRT4_LCD_COM_SEG
.set LED_LEFT_LOW__LCD_EN, CYREG_PRT4_LCD_EN
.set LED_LEFT_LOW__MASK, 0x08
.set LED_LEFT_LOW__PORT, 4
.set LED_LEFT_LOW__PRT, CYREG_PRT4_PRT
.set LED_LEFT_LOW__PRTDSI__CAPS_SEL, CYREG_PRT4_CAPS_SEL
.set LED_LEFT_LOW__PRTDSI__DBL_SYNC_IN, CYREG_PRT4_DBL_SYNC_IN
.set LED_LEFT_LOW__PRTDSI__OE_SEL0, CYREG_PRT4_OE_SEL0
.set LED_LEFT_LOW__PRTDSI__OE_SEL1, CYREG_PRT4_OE_SEL1
.set LED_LEFT_LOW__PRTDSI__OUT_SEL0, CYREG_PRT4_OUT_SEL0
.set LED_LEFT_LOW__PRTDSI__OUT_SEL1, CYREG_PRT4_OUT_SEL1
.set LED_LEFT_LOW__PRTDSI__SYNC_OUT, CYREG_PRT4_SYNC_OUT
.set LED_LEFT_LOW__PS, CYREG_PRT4_PS
.set LED_LEFT_LOW__SHIFT, 3
.set LED_LEFT_LOW__SLW, CYREG_PRT4_SLW

/* KEY_SPEED_LOW */
.set KEY_SPEED_LOW__0__INTTYPE, CYREG_PICU6_INTTYPE1
.set KEY_SPEED_LOW__0__MASK, 0x02
.set KEY_SPEED_LOW__0__PC, CYREG_PRT6_PC1
.set KEY_SPEED_LOW__0__PORT, 6
.set KEY_SPEED_LOW__0__SHIFT, 1
.set KEY_SPEED_LOW__AG, CYREG_PRT6_AG
.set KEY_SPEED_LOW__AMUX, CYREG_PRT6_AMUX
.set KEY_SPEED_LOW__BIE, CYREG_PRT6_BIE
.set KEY_SPEED_LOW__BIT_MASK, CYREG_PRT6_BIT_MASK
.set KEY_SPEED_LOW__BYP, CYREG_PRT6_BYP
.set KEY_SPEED_LOW__CTL, CYREG_PRT6_CTL
.set KEY_SPEED_LOW__DM0, CYREG_PRT6_DM0
.set KEY_SPEED_LOW__DM1, CYREG_PRT6_DM1
.set KEY_SPEED_LOW__DM2, CYREG_PRT6_DM2
.set KEY_SPEED_LOW__DR, CYREG_PRT6_DR
.set KEY_SPEED_LOW__INP_DIS, CYREG_PRT6_INP_DIS
.set KEY_SPEED_LOW__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU6_BASE
.set KEY_SPEED_LOW__LCD_COM_SEG, CYREG_PRT6_LCD_COM_SEG
.set KEY_SPEED_LOW__LCD_EN, CYREG_PRT6_LCD_EN
.set KEY_SPEED_LOW__MASK, 0x02
.set KEY_SPEED_LOW__PORT, 6
.set KEY_SPEED_LOW__PRT, CYREG_PRT6_PRT
.set KEY_SPEED_LOW__PRTDSI__CAPS_SEL, CYREG_PRT6_CAPS_SEL
.set KEY_SPEED_LOW__PRTDSI__DBL_SYNC_IN, CYREG_PRT6_DBL_SYNC_IN
.set KEY_SPEED_LOW__PRTDSI__OE_SEL0, CYREG_PRT6_OE_SEL0
.set KEY_SPEED_LOW__PRTDSI__OE_SEL1, CYREG_PRT6_OE_SEL1
.set KEY_SPEED_LOW__PRTDSI__OUT_SEL0, CYREG_PRT6_OUT_SEL0
.set KEY_SPEED_LOW__PRTDSI__OUT_SEL1, CYREG_PRT6_OUT_SEL1
.set KEY_SPEED_LOW__PRTDSI__SYNC_OUT, CYREG_PRT6_SYNC_OUT
.set KEY_SPEED_LOW__PS, CYREG_PRT6_PS
.set KEY_SPEED_LOW__SHIFT, 1
.set KEY_SPEED_LOW__SLW, CYREG_PRT6_SLW

/* LED_DOWN_HIGH */
.set LED_DOWN_HIGH__0__INTTYPE, CYREG_PICU0_INTTYPE6
.set LED_DOWN_HIGH__0__MASK, 0x40
.set LED_DOWN_HIGH__0__PC, CYREG_PRT0_PC6
.set LED_DOWN_HIGH__0__PORT, 0
.set LED_DOWN_HIGH__0__SHIFT, 6
.set LED_DOWN_HIGH__AG, CYREG_PRT0_AG
.set LED_DOWN_HIGH__AMUX, CYREG_PRT0_AMUX
.set LED_DOWN_HIGH__BIE, CYREG_PRT0_BIE
.set LED_DOWN_HIGH__BIT_MASK, CYREG_PRT0_BIT_MASK
.set LED_DOWN_HIGH__BYP, CYREG_PRT0_BYP
.set LED_DOWN_HIGH__CTL, CYREG_PRT0_CTL
.set LED_DOWN_HIGH__DM0, CYREG_PRT0_DM0
.set LED_DOWN_HIGH__DM1, CYREG_PRT0_DM1
.set LED_DOWN_HIGH__DM2, CYREG_PRT0_DM2
.set LED_DOWN_HIGH__DR, CYREG_PRT0_DR
.set LED_DOWN_HIGH__INP_DIS, CYREG_PRT0_INP_DIS
.set LED_DOWN_HIGH__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set LED_DOWN_HIGH__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set LED_DOWN_HIGH__LCD_EN, CYREG_PRT0_LCD_EN
.set LED_DOWN_HIGH__MASK, 0x40
.set LED_DOWN_HIGH__PORT, 0
.set LED_DOWN_HIGH__PRT, CYREG_PRT0_PRT
.set LED_DOWN_HIGH__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set LED_DOWN_HIGH__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set LED_DOWN_HIGH__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set LED_DOWN_HIGH__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set LED_DOWN_HIGH__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set LED_DOWN_HIGH__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set LED_DOWN_HIGH__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set LED_DOWN_HIGH__PS, CYREG_PRT0_PS
.set LED_DOWN_HIGH__SHIFT, 6
.set LED_DOWN_HIGH__SLW, CYREG_PRT0_SLW

/* LED_LEFT_HIGH */
.set LED_LEFT_HIGH__0__INTTYPE, CYREG_PICU4_INTTYPE2
.set LED_LEFT_HIGH__0__MASK, 0x04
.set LED_LEFT_HIGH__0__PC, CYREG_PRT4_PC2
.set LED_LEFT_HIGH__0__PORT, 4
.set LED_LEFT_HIGH__0__SHIFT, 2
.set LED_LEFT_HIGH__AG, CYREG_PRT4_AG
.set LED_LEFT_HIGH__AMUX, CYREG_PRT4_AMUX
.set LED_LEFT_HIGH__BIE, CYREG_PRT4_BIE
.set LED_LEFT_HIGH__BIT_MASK, CYREG_PRT4_BIT_MASK
.set LED_LEFT_HIGH__BYP, CYREG_PRT4_BYP
.set LED_LEFT_HIGH__CTL, CYREG_PRT4_CTL
.set LED_LEFT_HIGH__DM0, CYREG_PRT4_DM0
.set LED_LEFT_HIGH__DM1, CYREG_PRT4_DM1
.set LED_LEFT_HIGH__DM2, CYREG_PRT4_DM2
.set LED_LEFT_HIGH__DR, CYREG_PRT4_DR
.set LED_LEFT_HIGH__INP_DIS, CYREG_PRT4_INP_DIS
.set LED_LEFT_HIGH__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU4_BASE
.set LED_LEFT_HIGH__LCD_COM_SEG, CYREG_PRT4_LCD_COM_SEG
.set LED_LEFT_HIGH__LCD_EN, CYREG_PRT4_LCD_EN
.set LED_LEFT_HIGH__MASK, 0x04
.set LED_LEFT_HIGH__PORT, 4
.set LED_LEFT_HIGH__PRT, CYREG_PRT4_PRT
.set LED_LEFT_HIGH__PRTDSI__CAPS_SEL, CYREG_PRT4_CAPS_SEL
.set LED_LEFT_HIGH__PRTDSI__DBL_SYNC_IN, CYREG_PRT4_DBL_SYNC_IN
.set LED_LEFT_HIGH__PRTDSI__OE_SEL0, CYREG_PRT4_OE_SEL0
.set LED_LEFT_HIGH__PRTDSI__OE_SEL1, CYREG_PRT4_OE_SEL1
.set LED_LEFT_HIGH__PRTDSI__OUT_SEL0, CYREG_PRT4_OUT_SEL0
.set LED_LEFT_HIGH__PRTDSI__OUT_SEL1, CYREG_PRT4_OUT_SEL1
.set LED_LEFT_HIGH__PRTDSI__SYNC_OUT, CYREG_PRT4_SYNC_OUT
.set LED_LEFT_HIGH__PS, CYREG_PRT4_PS
.set LED_LEFT_HIGH__SHIFT, 2
.set LED_LEFT_HIGH__SLW, CYREG_PRT4_SLW

/* LED_RIGHT_LOW */
.set LED_RIGHT_LOW__0__INTTYPE, CYREG_PICU4_INTTYPE5
.set LED_RIGHT_LOW__0__MASK, 0x20
.set LED_RIGHT_LOW__0__PC, CYREG_PRT4_PC5
.set LED_RIGHT_LOW__0__PORT, 4
.set LED_RIGHT_LOW__0__SHIFT, 5
.set LED_RIGHT_LOW__AG, CYREG_PRT4_AG
.set LED_RIGHT_LOW__AMUX, CYREG_PRT4_AMUX
.set LED_RIGHT_LOW__BIE, CYREG_PRT4_BIE
.set LED_RIGHT_LOW__BIT_MASK, CYREG_PRT4_BIT_MASK
.set LED_RIGHT_LOW__BYP, CYREG_PRT4_BYP
.set LED_RIGHT_LOW__CTL, CYREG_PRT4_CTL
.set LED_RIGHT_LOW__DM0, CYREG_PRT4_DM0
.set LED_RIGHT_LOW__DM1, CYREG_PRT4_DM1
.set LED_RIGHT_LOW__DM2, CYREG_PRT4_DM2
.set LED_RIGHT_LOW__DR, CYREG_PRT4_DR
.set LED_RIGHT_LOW__INP_DIS, CYREG_PRT4_INP_DIS
.set LED_RIGHT_LOW__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU4_BASE
.set LED_RIGHT_LOW__LCD_COM_SEG, CYREG_PRT4_LCD_COM_SEG
.set LED_RIGHT_LOW__LCD_EN, CYREG_PRT4_LCD_EN
.set LED_RIGHT_LOW__MASK, 0x20
.set LED_RIGHT_LOW__PORT, 4
.set LED_RIGHT_LOW__PRT, CYREG_PRT4_PRT
.set LED_RIGHT_LOW__PRTDSI__CAPS_SEL, CYREG_PRT4_CAPS_SEL
.set LED_RIGHT_LOW__PRTDSI__DBL_SYNC_IN, CYREG_PRT4_DBL_SYNC_IN
.set LED_RIGHT_LOW__PRTDSI__OE_SEL0, CYREG_PRT4_OE_SEL0
.set LED_RIGHT_LOW__PRTDSI__OE_SEL1, CYREG_PRT4_OE_SEL1
.set LED_RIGHT_LOW__PRTDSI__OUT_SEL0, CYREG_PRT4_OUT_SEL0
.set LED_RIGHT_LOW__PRTDSI__OUT_SEL1, CYREG_PRT4_OUT_SEL1
.set LED_RIGHT_LOW__PRTDSI__SYNC_OUT, CYREG_PRT4_SYNC_OUT
.set LED_RIGHT_LOW__PS, CYREG_PRT4_PS
.set LED_RIGHT_LOW__SHIFT, 5
.set LED_RIGHT_LOW__SLW, CYREG_PRT4_SLW

/* KEY_SPEED_HIGH */
.set KEY_SPEED_HIGH__0__INTTYPE, CYREG_PICU6_INTTYPE0
.set KEY_SPEED_HIGH__0__MASK, 0x01
.set KEY_SPEED_HIGH__0__PC, CYREG_PRT6_PC0
.set KEY_SPEED_HIGH__0__PORT, 6
.set KEY_SPEED_HIGH__0__SHIFT, 0
.set KEY_SPEED_HIGH__AG, CYREG_PRT6_AG
.set KEY_SPEED_HIGH__AMUX, CYREG_PRT6_AMUX
.set KEY_SPEED_HIGH__BIE, CYREG_PRT6_BIE
.set KEY_SPEED_HIGH__BIT_MASK, CYREG_PRT6_BIT_MASK
.set KEY_SPEED_HIGH__BYP, CYREG_PRT6_BYP
.set KEY_SPEED_HIGH__CTL, CYREG_PRT6_CTL
.set KEY_SPEED_HIGH__DM0, CYREG_PRT6_DM0
.set KEY_SPEED_HIGH__DM1, CYREG_PRT6_DM1
.set KEY_SPEED_HIGH__DM2, CYREG_PRT6_DM2
.set KEY_SPEED_HIGH__DR, CYREG_PRT6_DR
.set KEY_SPEED_HIGH__INP_DIS, CYREG_PRT6_INP_DIS
.set KEY_SPEED_HIGH__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU6_BASE
.set KEY_SPEED_HIGH__LCD_COM_SEG, CYREG_PRT6_LCD_COM_SEG
.set KEY_SPEED_HIGH__LCD_EN, CYREG_PRT6_LCD_EN
.set KEY_SPEED_HIGH__MASK, 0x01
.set KEY_SPEED_HIGH__PORT, 6
.set KEY_SPEED_HIGH__PRT, CYREG_PRT6_PRT
.set KEY_SPEED_HIGH__PRTDSI__CAPS_SEL, CYREG_PRT6_CAPS_SEL
.set KEY_SPEED_HIGH__PRTDSI__DBL_SYNC_IN, CYREG_PRT6_DBL_SYNC_IN
.set KEY_SPEED_HIGH__PRTDSI__OE_SEL0, CYREG_PRT6_OE_SEL0
.set KEY_SPEED_HIGH__PRTDSI__OE_SEL1, CYREG_PRT6_OE_SEL1
.set KEY_SPEED_HIGH__PRTDSI__OUT_SEL0, CYREG_PRT6_OUT_SEL0
.set KEY_SPEED_HIGH__PRTDSI__OUT_SEL1, CYREG_PRT6_OUT_SEL1
.set KEY_SPEED_HIGH__PRTDSI__SYNC_OUT, CYREG_PRT6_SYNC_OUT
.set KEY_SPEED_HIGH__PS, CYREG_PRT6_PS
.set KEY_SPEED_HIGH__SHIFT, 0
.set KEY_SPEED_HIGH__SLW, CYREG_PRT6_SLW

/* LED_RIGHT_HIGH */
.set LED_RIGHT_HIGH__0__INTTYPE, CYREG_PICU4_INTTYPE4
.set LED_RIGHT_HIGH__0__MASK, 0x10
.set LED_RIGHT_HIGH__0__PC, CYREG_PRT4_PC4
.set LED_RIGHT_HIGH__0__PORT, 4
.set LED_RIGHT_HIGH__0__SHIFT, 4
.set LED_RIGHT_HIGH__AG, CYREG_PRT4_AG
.set LED_RIGHT_HIGH__AMUX, CYREG_PRT4_AMUX
.set LED_RIGHT_HIGH__BIE, CYREG_PRT4_BIE
.set LED_RIGHT_HIGH__BIT_MASK, CYREG_PRT4_BIT_MASK
.set LED_RIGHT_HIGH__BYP, CYREG_PRT4_BYP
.set LED_RIGHT_HIGH__CTL, CYREG_PRT4_CTL
.set LED_RIGHT_HIGH__DM0, CYREG_PRT4_DM0
.set LED_RIGHT_HIGH__DM1, CYREG_PRT4_DM1
.set LED_RIGHT_HIGH__DM2, CYREG_PRT4_DM2
.set LED_RIGHT_HIGH__DR, CYREG_PRT4_DR
.set LED_RIGHT_HIGH__INP_DIS, CYREG_PRT4_INP_DIS
.set LED_RIGHT_HIGH__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU4_BASE
.set LED_RIGHT_HIGH__LCD_COM_SEG, CYREG_PRT4_LCD_COM_SEG
.set LED_RIGHT_HIGH__LCD_EN, CYREG_PRT4_LCD_EN
.set LED_RIGHT_HIGH__MASK, 0x10
.set LED_RIGHT_HIGH__PORT, 4
.set LED_RIGHT_HIGH__PRT, CYREG_PRT4_PRT
.set LED_RIGHT_HIGH__PRTDSI__CAPS_SEL, CYREG_PRT4_CAPS_SEL
.set LED_RIGHT_HIGH__PRTDSI__DBL_SYNC_IN, CYREG_PRT4_DBL_SYNC_IN
.set LED_RIGHT_HIGH__PRTDSI__OE_SEL0, CYREG_PRT4_OE_SEL0
.set LED_RIGHT_HIGH__PRTDSI__OE_SEL1, CYREG_PRT4_OE_SEL1
.set LED_RIGHT_HIGH__PRTDSI__OUT_SEL0, CYREG_PRT4_OUT_SEL0
.set LED_RIGHT_HIGH__PRTDSI__OUT_SEL1, CYREG_PRT4_OUT_SEL1
.set LED_RIGHT_HIGH__PRTDSI__SYNC_OUT, CYREG_PRT4_SYNC_OUT
.set LED_RIGHT_HIGH__PS, CYREG_PRT4_PS
.set LED_RIGHT_HIGH__SHIFT, 4
.set LED_RIGHT_HIGH__SLW, CYREG_PRT4_SLW

/* Miscellaneous */
.set BCLK__BUS_CLK__HZ, 24000000
.set BCLK__BUS_CLK__KHZ, 24000
.set BCLK__BUS_CLK__MHZ, 24
.set CYDEV_CHIP_DIE_LEOPARD, 1
.set CYDEV_CHIP_DIE_PANTHER, 18
.set CYDEV_CHIP_DIE_PSOC4A, 10
.set CYDEV_CHIP_DIE_PSOC5LP, 17
.set CYDEV_CHIP_DIE_TMA4, 2
.set CYDEV_CHIP_DIE_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_PSOC3, 1
.set CYDEV_CHIP_FAMILY_PSOC4, 2
.set CYDEV_CHIP_FAMILY_PSOC5, 3
.set CYDEV_CHIP_FAMILY_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_USED, CYDEV_CHIP_FAMILY_PSOC5
.set CYDEV_CHIP_JTAG_ID, 0x2E133069
.set CYDEV_CHIP_MEMBER_3A, 1
.set CYDEV_CHIP_MEMBER_4A, 10
.set CYDEV_CHIP_MEMBER_4C, 15
.set CYDEV_CHIP_MEMBER_4D, 6
.set CYDEV_CHIP_MEMBER_4E, 4
.set CYDEV_CHIP_MEMBER_4F, 11
.set CYDEV_CHIP_MEMBER_4G, 2
.set CYDEV_CHIP_MEMBER_4H, 9
.set CYDEV_CHIP_MEMBER_4I, 14
.set CYDEV_CHIP_MEMBER_4J, 7
.set CYDEV_CHIP_MEMBER_4K, 8
.set CYDEV_CHIP_MEMBER_4L, 13
.set CYDEV_CHIP_MEMBER_4M, 12
.set CYDEV_CHIP_MEMBER_4N, 5
.set CYDEV_CHIP_MEMBER_4U, 3
.set CYDEV_CHIP_MEMBER_5A, 17
.set CYDEV_CHIP_MEMBER_5B, 16
.set CYDEV_CHIP_MEMBER_UNKNOWN, 0
.set CYDEV_CHIP_MEMBER_USED, CYDEV_CHIP_MEMBER_5B
.set CYDEV_CHIP_DIE_EXPECT, CYDEV_CHIP_MEMBER_USED
.set CYDEV_CHIP_DIE_ACTUAL, CYDEV_CHIP_DIE_EXPECT
.set CYDEV_CHIP_REV_LEOPARD_ES1, 0
.set CYDEV_CHIP_REV_LEOPARD_ES2, 1
.set CYDEV_CHIP_REV_LEOPARD_ES3, 3
.set CYDEV_CHIP_REV_LEOPARD_PRODUCTION, 3
.set CYDEV_CHIP_REV_PANTHER_ES0, 0
.set CYDEV_CHIP_REV_PANTHER_ES1, 1
.set CYDEV_CHIP_REV_PANTHER_PRODUCTION, 1
.set CYDEV_CHIP_REV_PSOC4A_ES0, 17
.set CYDEV_CHIP_REV_PSOC4A_PRODUCTION, 17
.set CYDEV_CHIP_REV_PSOC5LP_ES0, 0
.set CYDEV_CHIP_REV_PSOC5LP_PRODUCTION, 0
.set CYDEV_CHIP_REV_TMA4_ES, 17
.set CYDEV_CHIP_REV_TMA4_ES2, 33
.set CYDEV_CHIP_REV_TMA4_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_3A_ES1, 0
.set CYDEV_CHIP_REVISION_3A_ES2, 1
.set CYDEV_CHIP_REVISION_3A_ES3, 3
.set CYDEV_CHIP_REVISION_3A_PRODUCTION, 3
.set CYDEV_CHIP_REVISION_4A_ES0, 17
.set CYDEV_CHIP_REVISION_4A_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4C_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4D_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4E_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256K, 0
.set CYDEV_CHIP_REVISION_4G_ES, 17
.set CYDEV_CHIP_REVISION_4G_ES2, 33
.set CYDEV_CHIP_REVISION_4G_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4H_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4I_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4J_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4K_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4L_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4M_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4N_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4U_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_5A_ES0, 0
.set CYDEV_CHIP_REVISION_5A_ES1, 1
.set CYDEV_CHIP_REVISION_5A_PRODUCTION, 1
.set CYDEV_CHIP_REVISION_5B_ES0, 0
.set CYDEV_CHIP_REVISION_5B_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_USED, CYDEV_CHIP_REVISION_5B_PRODUCTION
.set CYDEV_CHIP_REV_EXPECT, CYDEV_CHIP_REVISION_USED
.set CYDEV_CONFIG_FASTBOOT_ENABLED, 1
.set CYDEV_CONFIG_UNUSED_IO_AllowButWarn, 0
.set CYDEV_CONFIG_UNUSED_IO, CYDEV_CONFIG_UNUSED_IO_AllowButWarn
.set CYDEV_CONFIG_UNUSED_IO_AllowWithInfo, 1
.set CYDEV_CONFIG_UNUSED_IO_Disallowed, 2
.set CYDEV_CONFIGURATION_COMPRESSED, 1
.set CYDEV_CONFIGURATION_DMA, 0
.set CYDEV_CONFIGURATION_ECC, 1
.set CYDEV_CONFIGURATION_IMOENABLED, CYDEV_CONFIG_FASTBOOT_ENABLED
.set CYDEV_CONFIGURATION_MODE_COMPRESSED, 0
.set CYDEV_CONFIGURATION_MODE, CYDEV_CONFIGURATION_MODE_COMPRESSED
.set CYDEV_CONFIGURATION_MODE_DMA, 2
.set CYDEV_CONFIGURATION_MODE_UNCOMPRESSED, 1
.set CYDEV_DEBUG_ENABLE_MASK, 0x20
.set CYDEV_DEBUG_ENABLE_REGISTER, CYREG_MLOGIC_DEBUG
.set CYDEV_DEBUGGING_DPS_Disable, 3
.set CYDEV_DEBUGGING_DPS_JTAG_4, 1
.set CYDEV_DEBUGGING_DPS_JTAG_5, 0
.set CYDEV_DEBUGGING_DPS_SWD, 2
.set CYDEV_DEBUGGING_DPS_SWD_SWV, 6
.set CYDEV_DEBUGGING_DPS, CYDEV_DEBUGGING_DPS_SWD_SWV
.set CYDEV_DEBUGGING_ENABLE, 1
.set CYDEV_DEBUGGING_XRES, 0
.set CYDEV_DMA_CHANNELS_AVAILABLE, 24
.set CYDEV_ECC_ENABLE, 0
.set CYDEV_HEAP_SIZE, 0x80
.set CYDEV_INSTRUCT_CACHE_ENABLED, 1
.set CYDEV_INTR_RISING, 0x00000005
.set CYDEV_IS_EXPORTING_CODE, 0
.set CYDEV_IS_IMPORTING_CODE, 0
.set CYDEV_PROJ_TYPE, 0
.set CYDEV_PROJ_TYPE_BOOTLOADER, 1
.set CYDEV_PROJ_TYPE_LAUNCHER, 5
.set CYDEV_PROJ_TYPE_LOADABLE, 2
.set CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER, 4
.set CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER, 3
.set CYDEV_PROJ_TYPE_STANDARD, 0
.set CYDEV_PROTECTION_ENABLE, 0
.set CYDEV_STACK_SIZE, 0x0800
.set CYDEV_USE_BUNDLED_CMSIS, 1
.set CYDEV_VARIABLE_VDDA, 0
.set CYDEV_VDDA_MV, 5000
.set CYDEV_VDDD_MV, 5000
.set CYDEV_VDDIO0_MV, 5000
.set CYDEV_VDDIO1_MV, 5000
.set CYDEV_VDDIO2_MV, 5000
.set CYDEV_VDDIO3_MV, 5000
.set CYDEV_VIO0_MV, 5000
.set CYDEV_VIO1_MV, 5000
.set CYDEV_VIO2_MV, 5000
.set CYDEV_VIO3_MV, 5000
.set CYIPBLOCK_ARM_CM3_VERSION, 0
.set CYIPBLOCK_P3_ANAIF_VERSION, 0
.set CYIPBLOCK_P3_CAPSENSE_VERSION, 0
.set CYIPBLOCK_P3_COMP_VERSION, 0
.set CYIPBLOCK_P3_DMA_VERSION, 0
.set CYIPBLOCK_P3_DRQ_VERSION, 0
.set CYIPBLOCK_P3_EMIF_VERSION, 0
.set CYIPBLOCK_P3_I2C_VERSION, 0
.set CYIPBLOCK_P3_LCD_VERSION, 0
.set CYIPBLOCK_P3_LPF_VERSION, 0
.set CYIPBLOCK_P3_PM_VERSION, 0
.set CYIPBLOCK_P3_TIMER_VERSION, 0
.set CYIPBLOCK_P3_USB_VERSION, 0
.set CYIPBLOCK_P3_VIDAC_VERSION, 0
.set CYIPBLOCK_P3_VREF_VERSION, 0
.set CYIPBLOCK_S8_GPIO_VERSION, 0
.set CYIPBLOCK_S8_IRQ_VERSION, 0
.set CYIPBLOCK_S8_SAR_VERSION, 0
.set CYIPBLOCK_S8_SIO_VERSION, 0
.set CYIPBLOCK_S8_UDB_VERSION, 0
.set DMA_CHANNELS_USED__MASK0, 0x00000000
.set CYDEV_BOOTLOADER_ENABLE, 0
.endif
