/**
 * @file
 * @brief Reset module IDs for nuvoton m48x
 * @ingroup reset_controller_nuvoton_m48x
 */

/*
 * Copyright (c) 2026 Fiona Behrens
 *
 * SPDX-License-Identifier: Apache-2.0
 */

#ifndef ZEPHYR_INCLUDE_DT_BINDINGS_RESET_NUMICRO_M48X_RESET_H_
#define ZEPHYR_INCLUDE_DT_BINDINGS_RESET_NUMICRO_M48X_RESET_H_

/**
 * @defgroup reset_controller_nuvoton_m48x Nuvoton M48X Reset controller Devicetree helpers
 * @ingroup reset_controller_interface
 *
 * @details Devicetree macos/defines for reset ids on Nuvoton M48x devices,
 * for use with the <tt>nuvoton,numaker-rst</tt> binding.
 *
 * @c _Pos defines represent the register bit position offsets, and @c _RST represent IDs usable for
 * the binding including register and bit offset.
 * @{
 */

/** @cond INTERNAL_HIDDEN */

/**
 * @name Register offsets
 * @{
 */

/* Beginning of M480 BSP sys_reg.h reset module copy */

#define NUMICRO_SYS_IPRST0_CHIPRST_Pos   0
#define NUMICRO_SYS_IPRST0_CPURST_Pos    1
#define NUMICRO_SYS_IPRST0_PDMARST_Pos   2
#define NUMICRO_SYS_IPRST0_EBIRST_Pos    3
#define NUMICRO_SYS_IPRST0_EMACRST_Pos   5
#define NUMICRO_SYS_IPRST0_SDH0RST_Pos   6
#define NUMICRO_SYS_IPRST0_CRCRST_Pos    7
#define NUMICRO_SYS_IPRST0_CCAPRST_Pos   8
#define NUMICRO_SYS_IPRST0_HSUSBDRST_Pos 10
#define NUMICRO_SYS_IPRST0_CRPTRST_Pos   12
#define NUMICRO_SYS_IPRST0_SPIMRST_Pos   14
#define NUMICRO_SYS_IPRST0_USBHRST_Pos   16
#define NUMICRO_SYS_IPRST0_SDH1RST_Pos   17

#define NUMICRO_SYS_IPRST1_GPIORST_Pos   1
#define NUMICRO_SYS_IPRST1_TMR0RST_Pos   2
#define NUMICRO_SYS_IPRST1_TMR1RST_Pos   3
#define NUMICRO_SYS_IPRST1_TMR2RST_Pos   4
#define NUMICRO_SYS_IPRST1_TMR3RST_Pos   5
#define NUMICRO_SYS_IPRST1_ACMP01RST_Pos 7
#define NUMICRO_SYS_IPRST1_I2C0RST_Pos   8
#define NUMICRO_SYS_IPRST1_I2C1RST_Pos   9
#define NUMICRO_SYS_IPRST1_I2C2RST_Pos   10
#define NUMICRO_SYS_IPRST1_QSPI0RST_Pos  12
#define NUMICRO_SYS_IPRST1_SPI0RST_Pos   13
#define NUMICRO_SYS_IPRST1_SPI1RST_Pos   14
#define NUMICRO_SYS_IPRST1_SPI2RST_Pos   15
#define NUMICRO_SYS_IPRST1_UART0RST_Pos  16
#define NUMICRO_SYS_IPRST1_UART1RST_Pos  17
#define NUMICRO_SYS_IPRST1_UART2RST_Pos  18
#define NUMICRO_SYS_IPRST1_UART3RST_Pos  19
#define NUMICRO_SYS_IPRST1_UART4RST_Pos  20
#define NUMICRO_SYS_IPRST1_UART5RST_Pos  21
#define NUMICRO_SYS_IPRST1_UART6RST_Pos  22
#define NUMICRO_SYS_IPRST1_UART7RST_Pos  23
#define NUMICRO_SYS_IPRST1_CAN0RST_Pos   24
#define NUMICRO_SYS_IPRST1_CAN1RST_Pos   25
#define NUMICRO_SYS_IPRST1_OTGRST_Pos    26
#define NUMICRO_SYS_IPRST1_USBDRST_Pos   27
#define NUMICRO_SYS_IPRST1_EADCRST_Pos   28
#define NUMICRO_SYS_IPRST1_I2S0RST_Pos   29
#define NUMICRO_SYS_IPRST1_HSOTGRST_Pos  30
#define NUMICRO_SYS_IPRST1_TRNGRST_Pos   31

#define NUMICRO_SYS_IPRST2_SC0RST_Pos   0
#define NUMICRO_SYS_IPRST2_SC1RST_Pos   1
#define NUMICRO_SYS_IPRST2_SC2RST_Pos   2
#define NUMICRO_SYS_IPRST2_QSPI1RST_Pos 4
#define NUMICRO_SYS_IPRST2_SPI3RST_Pos  6
#define NUMICRO_SYS_IPRST2_USCI0RST_Pos 8
#define NUMICRO_SYS_IPRST2_USCI1RST_Pos 9
#define NUMICRO_SYS_IPRST2_DACRST_Pos   12
#define NUMICRO_SYS_IPRST2_EPWM0RST_Pos 16
#define NUMICRO_SYS_IPRST2_EPWM1RST_Pos 17
#define NUMICRO_SYS_IPRST2_BPWM0RST_Pos 18
#define NUMICRO_SYS_IPRST2_BPWM1RST_Pos 19
#define NUMICRO_SYS_IPRST2_QEI0RST_Pos  22
#define NUMICRO_SYS_IPRST2_QEI1RST_Pos  23
#define NUMICRO_SYS_IPRST2_ECAP0RST_Pos 26
#define NUMICRO_SYS_IPRST2_ECAP1RST_Pos 27
#define NUMICRO_SYS_IPRST2_CAN2RST_Pos  28
#define NUMICRO_SYS_IPRST2_OPARST_Pos   30
#define NUMICRO_SYS_IPRST2_EADC1RST_Pos 31

/* End of M480 BSP sys_reg.h reset module copy */

/** @} */


/**
 * @name Register mask
 * @{
 */
#define NUMICRO_RST_ID_IPRST0 (0UL << 24)
#define NUMICRO_RST_ID_IPRST1 (4UL << 24)
#define NUMICRO_RST_ID_IPRST2 (8UL << 24)

/** @} */


/**
 * @name Reset module IDs
 * @{
 */

/* Beginning of M480 BSP sys.h reset module copy */

/* Module Reset Control Resister constant definitions. */

#define NUMICRO_PDMA_RST   (NUMICRO_RST_ID_IPRST0 | NUMICRO_SYS_IPRST0_PDMARST_Pos)
#define NUMICRO_EBI_RST    (NUMICRO_RST_ID_IPRST0 | NUMICRO_SYS_IPRST0_EBIRST_Pos)
#define NUMICRO_EMAC_RST   (NUMICRO_RST_ID_IPRST0 | NUMICRO_SYS_IPRST0_EMACRST_Pos)
#define NUMICRO_SDH0_RST   (NUMICRO_RST_ID_IPRST0 | NUMICRO_SYS_IPRST0_SDH0RST_Pos)
#define NUMICRO_CRC_RST    (NUMICRO_RST_ID_IPRST0 | NUMICRO_SYS_IPRST0_CRCRST_Pos)
#define NUMICRO_CCAP_RST   (NUMICRO_RST_ID_IPRST0 | NUMICRO_SYS_IPRST0_CCAPRST_Pos)
#define NUMICRO_HSUSBD_RST (NUMICRO_RST_ID_IPRST0 | NUMICRO_SYS_IPRST0_HSUSBDRST_Pos)
#define NUMICRO_CRPT_RST   (NUMICRO_RST_ID_IPRST0 | NUMICRO_SYS_IPRST0_CRPTRST_Pos)
#define NUMICRO_SPIM_RST   (NUMICRO_RST_ID_IPRST0 | NUMICRO_SYS_IPRST0_SPIMRST_Pos)
#define NUMICRO_USBH_RST   (NUMICRO_RST_ID_IPRST0 | NUMICRO_SYS_IPRST0_USBHRST_Pos)
#define NUMICRO_SDH1_RST   (NUMICRO_RST_ID_IPRST0 | NUMICRO_SYS_IPRST0_SDH1RST_Pos)

#define NUMICRO_GPIO_RST   (NUMICRO_RST_ID_IPRST1 | NUMICRO_SYS_IPRST1_GPIORST_Pos)
#define NUMICRO_TMR0_RST   (NUMICRO_RST_ID_IPRST1 | NUMICRO_SYS_IPRST1_TMR0RST_Pos)
#define NUMICRO_TMR1_RST   (NUMICRO_RST_ID_IPRST1 | NUMICRO_SYS_IPRST1_TMR1RST_Pos)
#define NUMICRO_TMR2_RST   (NUMICRO_RST_ID_IPRST1 | NUMICRO_SYS_IPRST1_TMR2RST_Pos)
#define NUMICRO_TMR3_RST   (NUMICRO_RST_ID_IPRST1 | NUMICRO_SYS_IPRST1_TMR3RST_Pos)
#define NUMICRO_ACMP01_RST (NUMICRO_RST_ID_IPRST1 | NUMICRO_SYS_IPRST1_ACMP01RST_Pos)
#define NUMICRO_I2C0_RST   (NUMICRO_RST_ID_IPRST1 | NUMICRO_SYS_IPRST1_I2C0RST_Pos)
#define NUMICRO_I2C1_RST   (NUMICRO_RST_ID_IPRST1 | NUMICRO_SYS_IPRST1_I2C1RST_Pos)
#define NUMICRO_I2C2_RST   (NUMICRO_RST_ID_IPRST1 | NUMICRO_SYS_IPRST1_I2C2RST_Pos)
#define NUMICRO_QSPI0_RST  (NUMICRO_RST_ID_IPRST1 | NUMICRO_SYS_IPRST1_QSPI0RST_Pos)
#define NUMICRO_SPI0_RST   (NUMICRO_RST_ID_IPRST1 | NUMICRO_SYS_IPRST1_SPI0RST_Pos)
#define NUMICRO_SPI1_RST   (NUMICRO_RST_ID_IPRST1 | NUMICRO_SYS_IPRST1_SPI1RST_Pos)
#define NUMICRO_SPI2_RST   (NUMICRO_RST_ID_IPRST1 | NUMICRO_SYS_IPRST1_SPI2RST_Pos)
#define NUMICRO_UART0_RST  (NUMICRO_RST_ID_IPRST1 | NUMICRO_SYS_IPRST1_UART0RST_Pos)
#define NUMICRO_UART1_RST  (NUMICRO_RST_ID_IPRST1 | NUMICRO_SYS_IPRST1_UART1RST_Pos)
#define NUMICRO_UART2_RST  (NUMICRO_RST_ID_IPRST1 | NUMICRO_SYS_IPRST1_UART2RST_Pos)
#define NUMICRO_UART3_RST  (NUMICRO_RST_ID_IPRST1 | NUMICRO_SYS_IPRST1_UART3RST_Pos)
#define NUMICRO_UART4_RST  (NUMICRO_RST_ID_IPRST1 | NUMICRO_SYS_IPRST1_UART4RST_Pos)
#define NUMICRO_UART5_RST  (NUMICRO_RST_ID_IPRST1 | NUMICRO_SYS_IPRST1_UART5RST_Pos)
#define NUMICRO_UART6_RST  (NUMICRO_RST_ID_IPRST1 | NUMICRO_SYS_IPRST1_UART6RST_Pos)
#define NUMICRO_UART7_RST  (NUMICRO_RST_ID_IPRST1 | NUMICRO_SYS_IPRST1_UART7RST_Pos)
#define NUMICRO_CAN0_RST   (NUMICRO_RST_ID_IPRST1 | NUMICRO_SYS_IPRST1_CAN0RST_Pos)
#define NUMICRO_CAN1_RST   (NUMICRO_RST_ID_IPRST1 | NUMICRO_SYS_IPRST1_CAN1RST_Pos)
#define NUMICRO_OTG_RST    (NUMICRO_RST_ID_IPRST1 | NUMICRO_SYS_IPRST1_OTGRST_Pos)
#define NUMICRO_USBD_RST   (NUMICRO_RST_ID_IPRST1 | NUMICRO_SYS_IPRST1_USBDRST_Pos)
#define NUMICRO_EADC_RST   (NUMICRO_RST_ID_IPRST1 | NUMICRO_SYS_IPRST1_EADCRST_Pos)
#define NUMICRO_I2S0_RST   (NUMICRO_RST_ID_IPRST1 | NUMICRO_SYS_IPRST1_I2S0RST_Pos)
#define NUMICRO_HSOTG_RST  (NUMICRO_RST_ID_IPRST1 | NUMICRO_SYS_IPRST1_HSOTGRST_Pos)
#define NUMICRO_TRNG_RST   (NUMICRO_RST_ID_IPRST1 | NUMICRO_SYS_IPRST1_TRNGRST_Pos)

#define NUMICRO_SC0_RST   (NUMICRO_RST_ID_IPRST2 | NUMICRO_SYS_IPRST2_SC0RST_Pos)
#define NUMICRO_SC1_RST   (NUMICRO_RST_ID_IPRST2 | NUMICRO_SYS_IPRST2_SC1RST_Pos)
#define NUMICRO_SC2_RST   (NUMICRO_RST_ID_IPRST2 | NUMICRO_SYS_IPRST2_SC2RST_Pos)
#define NUMICRO_QSPI1_RST (NUMICRO_RST_ID_IPRST2 | NUMICRO_SYS_IPRST2_QSPI1RST_Pos)
#define NUMICRO_SPI3_RST  (NUMICRO_RST_ID_IPRST2 | NUMICRO_SYS_IPRST2_SPI3RST_Pos)
#define NUMICRO_USCI0_RST (NUMICRO_RST_ID_IPRST2 | NUMICRO_SYS_IPRST2_USCI0RST_Pos)
#define NUMICRO_USCI1_RST (NUMICRO_RST_ID_IPRST2 | NUMICRO_SYS_IPRST2_USCI1RST_Pos)
#define NUMICRO_DAC_RST   (NUMICRO_RST_ID_IPRST2 | NUMICRO_SYS_IPRST2_DACRST_Pos)
#define NUMICRO_EPWM0_RST (NUMICRO_RST_ID_IPRST2 | NUMICRO_SYS_IPRST2_EPWM0RST_Pos)
#define NUMICRO_EPWM1_RST (NUMICRO_RST_ID_IPRST2 | NUMICRO_SYS_IPRST2_EPWM1RST_Pos)
#define NUMICRO_BPWM0_RST (NUMICRO_RST_ID_IPRST2 | NUMICRO_SYS_IPRST2_BPWM0RST_Pos)
#define NUMICRO_BPWM1_RST (NUMICRO_RST_ID_IPRST2 | NUMICRO_SYS_IPRST2_BPWM1RST_Pos)
#define NUMICRO_QEI0_RST  (NUMICRO_RST_ID_IPRST2 | NUMICRO_SYS_IPRST2_QEI0RST_Pos)
#define NUMICRO_QEI1_RST  (NUMICRO_RST_ID_IPRST2 | NUMICRO_SYS_IPRST2_QEI1RST_Pos)
#define NUMICRO_ECAP0_RST (NUMICRO_RST_ID_IPRST2 | NUMICRO_SYS_IPRST2_ECAP0RST_Pos)
#define NUMICRO_ECAP1_RST (NUMICRO_RST_ID_IPRST2 | NUMICRO_SYS_IPRST2_ECAP1RST_Pos)
#define NUMICRO_CAN2_RST  (NUMICRO_RST_ID_IPRST2 | NUMICRO_SYS_IPRST2_CAN2RST_Pos)
#define NUMICRO_OPA_RST   (NUMICRO_RST_ID_IPRST2 | NUMICRO_SYS_IPRST2_OPARST_Pos)
#define NUMICRO_EADC1_RST (NUMICRO_RST_ID_IPRST2 | NUMICRO_SYS_IPRST2_EADC1RST_Pos)

/* End of M480 BSP sys.h reset module copy */

/** @} */

/** @endcond INTERNAL_HIDDEN */

/** @} */

#endif /* ZEPHYR_INCLUDE_DT_BINDINGS_RESET_NUMICRO_M48X_RESET_H_ */
