

================================================================
== Vitis HLS Report for 'Bert_layer_Pipeline_l_S_k_0_k4'
================================================================
* Date:           Sat Sep  2 22:11:10 2023

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        out.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.256 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     3848|     3848|  38.480 us|  38.480 us|  3848|  3848|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |              |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |- l_S_k_0_k4  |     3846|     3846|        12|          5|          1|   768|       yes|
        +--------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 5, depth = 12


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 12
* Pipeline : 1
  Pipeline-0 : II = 5, D = 12, States = { 1 2 3 4 5 6 7 8 9 10 11 12 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.50>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%v163 = alloca i32 1"   --->   Operation 15 'alloca' 'v163' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%k4 = alloca i32 1"   --->   Operation 16 'alloca' 'k4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%sub_ln289_read = read i14 @_ssdm_op_Read.ap_auto.i14, i14 %sub_ln289"   --->   Operation 17 'read' 'sub_ln289_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%sub_ln290_read = read i22 @_ssdm_op_Read.ap_auto.i22, i22 %sub_ln290"   --->   Operation 18 'read' 'sub_ln290_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%tmp = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %empty"   --->   Operation 19 'read' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%v227_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %v227_load"   --->   Operation 20 'read' 'v227_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%p_cast = zext i16 %tmp"   --->   Operation 21 'zext' 'p_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %v211, void @empty_12, i32 0, i32 0, void @empty_6, i32 4294967295, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (1.58ns)   --->   "%store_ln0 = store i10 0, i10 %k4"   --->   Operation 23 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 24 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 %v227_load_read, i32 %v163"   --->   Operation 24 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc38.i28"   --->   Operation 25 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%k4_1 = load i10 %k4" [kernel.cpp:288]   --->   Operation 26 'load' 'k4_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%v227_addr = getelementptr i32 %v227, i64 0, i64 %p_cast"   --->   Operation 27 'getelementptr' 'v227_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 28 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (1.77ns)   --->   "%icmp_ln288 = icmp_eq  i10 %k4_1, i10 768" [kernel.cpp:288]   --->   Operation 29 'icmp' 'icmp_ln288' <Predicate = true> <Delay = 1.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%empty_372 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 768, i64 768, i64 768"   --->   Operation 30 'speclooptripcount' 'empty_372' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (1.73ns)   --->   "%add_ln288 = add i10 %k4_1, i10 1" [kernel.cpp:288]   --->   Operation 31 'add' 'add_ln288' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln288 = br i1 %icmp_ln288, void %for.inc38.i28.split, void %for.inc41.i31.exitStub" [kernel.cpp:288]   --->   Operation 32 'br' 'br_ln288' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%zext_ln290 = zext i10 %k4_1" [kernel.cpp:290]   --->   Operation 33 'zext' 'zext_ln290' <Predicate = (!icmp_ln288)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln290_1 = zext i10 %k4_1" [kernel.cpp:290]   --->   Operation 34 'zext' 'zext_ln290_1' <Predicate = (!icmp_ln288)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (2.25ns)   --->   "%add_ln290 = add i22 %sub_ln290_read, i22 %zext_ln290_1" [kernel.cpp:290]   --->   Operation 35 'add' 'add_ln290' <Predicate = (!icmp_ln288)> <Delay = 2.25> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln290_2 = zext i22 %add_ln290" [kernel.cpp:290]   --->   Operation 36 'zext' 'zext_ln290_2' <Predicate = (!icmp_ln288)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%v211_addr = getelementptr i32 %v211, i64 0, i64 %zext_ln290_2" [kernel.cpp:290]   --->   Operation 37 'getelementptr' 'v211_addr' <Predicate = (!icmp_ln288)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (1.81ns)   --->   "%add_ln289 = add i14 %sub_ln289_read, i14 %zext_ln290" [kernel.cpp:289]   --->   Operation 38 'add' 'add_ln289' <Predicate = (!icmp_ln288)> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln289 = zext i14 %add_ln289" [kernel.cpp:289]   --->   Operation 39 'zext' 'zext_ln289' <Predicate = (!icmp_ln288)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%v226_addr = getelementptr i32 %v226, i64 0, i64 %zext_ln289" [kernel.cpp:289]   --->   Operation 40 'getelementptr' 'v226_addr' <Predicate = (!icmp_ln288)> <Delay = 0.00>
ST_1 : Operation 41 [2/2] (3.25ns)   --->   "%v160 = load i14 %v226_addr" [kernel.cpp:289]   --->   Operation 41 'load' 'v160' <Predicate = (!icmp_ln288)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_1 : Operation 42 [2/2] (3.25ns)   --->   "%v211_load = load i22 %v211_addr" [kernel.cpp:290]   --->   Operation 42 'load' 'v211_load' <Predicate = (!icmp_ln288)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2359296> <RAM>
ST_1 : Operation 43 [1/1] (1.77ns)   --->   "%ifzero33 = icmp_eq  i10 %add_ln288, i10 768" [kernel.cpp:288]   --->   Operation 43 'icmp' 'ifzero33' <Predicate = (!icmp_ln288)> <Delay = 1.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%br_ln288 = br i1 %ifzero33, void %ifFalse32, void %ifTrue31" [kernel.cpp:288]   --->   Operation 44 'br' 'br_ln288' <Predicate = (!icmp_ln288)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 45 [1/2] (3.25ns)   --->   "%v160 = load i14 %v226_addr" [kernel.cpp:289]   --->   Operation 45 'load' 'v160' <Predicate = (!icmp_ln288)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_2 : Operation 46 [1/2] (3.25ns)   --->   "%v211_load = load i22 %v211_addr" [kernel.cpp:290]   --->   Operation 46 'load' 'v211_load' <Predicate = (!icmp_ln288)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2359296> <RAM>

State 3 <SV = 2> <Delay = 5.70>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%v161 = bitcast i32 %v211_load" [kernel.cpp:290]   --->   Operation 47 'bitcast' 'v161' <Predicate = (!icmp_ln288)> <Delay = 0.00>
ST_3 : Operation 48 [4/4] (5.70ns)   --->   "%v162 = fmul i32 %v160, i32 %v161" [kernel.cpp:291]   --->   Operation 48 'fmul' 'v162' <Predicate = (!icmp_ln288)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 5.70>
ST_4 : Operation 49 [3/4] (5.70ns)   --->   "%v162 = fmul i32 %v160, i32 %v161" [kernel.cpp:291]   --->   Operation 49 'fmul' 'v162' <Predicate = (!icmp_ln288)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 5.70>
ST_5 : Operation 50 [2/4] (5.70ns)   --->   "%v162 = fmul i32 %v160, i32 %v161" [kernel.cpp:291]   --->   Operation 50 'fmul' 'v162' <Predicate = (!icmp_ln288)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 51 [1/1] (1.58ns)   --->   "%store_ln288 = store i10 %add_ln288, i10 %k4" [kernel.cpp:288]   --->   Operation 51 'store' 'store_ln288' <Predicate = (!icmp_ln288)> <Delay = 1.58>

State 6 <SV = 5> <Delay = 5.70>
ST_6 : Operation 52 [1/4] (5.70ns)   --->   "%v162 = fmul i32 %v160, i32 %v161" [kernel.cpp:291]   --->   Operation 52 'fmul' 'v162' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 7.25>
ST_7 : Operation 53 [1/1] (0.00ns)   --->   "%v163_load = load i32 %v163" [kernel.cpp:293]   --->   Operation 53 'load' 'v163_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 54 [5/5] (7.25ns)   --->   "%v164 = fadd i32 %v163_load, i32 %v162" [kernel.cpp:293]   --->   Operation 54 'fadd' 'v164' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 64 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 64 'ret' 'ret_ln0' <Predicate = (icmp_ln288)> <Delay = 0.00>

State 8 <SV = 7> <Delay = 7.25>
ST_8 : Operation 55 [4/5] (7.25ns)   --->   "%v164 = fadd i32 %v163_load, i32 %v162" [kernel.cpp:293]   --->   Operation 55 'fadd' 'v164' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 7.25>
ST_9 : Operation 56 [3/5] (7.25ns)   --->   "%v164 = fadd i32 %v163_load, i32 %v162" [kernel.cpp:293]   --->   Operation 56 'fadd' 'v164' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 7.25>
ST_10 : Operation 57 [2/5] (7.25ns)   --->   "%v164 = fadd i32 %v163_load, i32 %v162" [kernel.cpp:293]   --->   Operation 57 'fadd' 'v164' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 7.25>
ST_11 : Operation 58 [1/1] (0.00ns)   --->   "%specloopname_ln288 = specloopname void @_ssdm_op_SpecLoopName, void @empty_0" [kernel.cpp:288]   --->   Operation 58 'specloopname' 'specloopname_ln288' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 59 [1/5] (7.25ns)   --->   "%v164 = fadd i32 %v163_load, i32 %v162" [kernel.cpp:293]   --->   Operation 59 'fadd' 'v164' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 3.25>
ST_12 : Operation 60 [1/1] (3.25ns)   --->   "%store_ln292 = store i32 %v164, i16 %v227_addr" [kernel.cpp:292]   --->   Operation 60 'store' 'store_ln292' <Predicate = (ifzero33)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36864> <RAM>
ST_12 : Operation 61 [1/1] (0.00ns)   --->   "%br_ln0 = br void %ifFalse32"   --->   Operation 61 'br' 'br_ln0' <Predicate = (ifzero33)> <Delay = 0.00>
ST_12 : Operation 62 [1/1] (1.58ns)   --->   "%store_ln293 = store i32 %v164, i32 %v163" [kernel.cpp:293]   --->   Operation 62 'store' 'store_ln293' <Predicate = true> <Delay = 1.58>
ST_12 : Operation 63 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc38.i28"   --->   Operation 63 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ v227_load]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ v227]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ empty]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ sub_ln290]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ v211]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ sub_ln289]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ v226]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
v163               (alloca           ) [ 0111111111111]
k4                 (alloca           ) [ 0111110000000]
sub_ln289_read     (read             ) [ 0000000000000]
sub_ln290_read     (read             ) [ 0000000000000]
tmp                (read             ) [ 0000000000000]
v227_load_read     (read             ) [ 0000000000000]
p_cast             (zext             ) [ 0000000000000]
specinterface_ln0  (specinterface    ) [ 0000000000000]
store_ln0          (store            ) [ 0000000000000]
store_ln0          (store            ) [ 0000000000000]
br_ln0             (br               ) [ 0000000000000]
k4_1               (load             ) [ 0000000000000]
v227_addr          (getelementptr    ) [ 0111111111111]
specpipeline_ln0   (specpipeline     ) [ 0000000000000]
icmp_ln288         (icmp             ) [ 0111111100000]
empty_372          (speclooptripcount) [ 0000000000000]
add_ln288          (add              ) [ 0011110000000]
br_ln288           (br               ) [ 0000000000000]
zext_ln290         (zext             ) [ 0000000000000]
zext_ln290_1       (zext             ) [ 0000000000000]
add_ln290          (add              ) [ 0000000000000]
zext_ln290_2       (zext             ) [ 0000000000000]
v211_addr          (getelementptr    ) [ 0010000000000]
add_ln289          (add              ) [ 0000000000000]
zext_ln289         (zext             ) [ 0000000000000]
v226_addr          (getelementptr    ) [ 0010000000000]
ifzero33           (icmp             ) [ 0111111111111]
br_ln288           (br               ) [ 0000000000000]
v160               (load             ) [ 0101111000000]
v211_load          (load             ) [ 0001000000000]
v161               (bitcast          ) [ 0100111000000]
store_ln288        (store            ) [ 0000000000000]
v162               (fmul             ) [ 0111110111110]
v163_load          (load             ) [ 0101110011110]
specloopname_ln288 (specloopname     ) [ 0000000000000]
v164               (fadd             ) [ 0010000000001]
store_ln292        (store            ) [ 0000000000000]
br_ln0             (br               ) [ 0000000000000]
store_ln293        (store            ) [ 0000000000000]
br_ln0             (br               ) [ 0000000000000]
ret_ln0            (ret              ) [ 0000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="v227_load">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v227_load"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="v227">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v227"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="empty">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="sub_ln290">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sub_ln290"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="v211">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v211"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="sub_ln289">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sub_ln289"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="v226">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v226"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i14"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i22"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.float"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="54" class="1004" name="v163_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="1" slack="0"/>
<pin id="56" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="v163/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="k4_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="1" slack="0"/>
<pin id="60" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k4/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="sub_ln289_read_read_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="14" slack="0"/>
<pin id="64" dir="0" index="1" bw="14" slack="0"/>
<pin id="65" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sub_ln289_read/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="sub_ln290_read_read_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="22" slack="0"/>
<pin id="70" dir="0" index="1" bw="22" slack="0"/>
<pin id="71" dir="1" index="2" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sub_ln290_read/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="tmp_read_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="16" slack="0"/>
<pin id="76" dir="0" index="1" bw="16" slack="0"/>
<pin id="77" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="v227_load_read_read_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="32" slack="0"/>
<pin id="82" dir="0" index="1" bw="32" slack="0"/>
<pin id="83" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="v227_load_read/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="v227_addr_gep_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="32" slack="0"/>
<pin id="88" dir="0" index="1" bw="1" slack="0"/>
<pin id="89" dir="0" index="2" bw="16" slack="0"/>
<pin id="90" dir="1" index="3" bw="16" slack="11"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v227_addr/1 "/>
</bind>
</comp>

<comp id="93" class="1004" name="v211_addr_gep_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="32" slack="0"/>
<pin id="95" dir="0" index="1" bw="1" slack="0"/>
<pin id="96" dir="0" index="2" bw="22" slack="0"/>
<pin id="97" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v211_addr/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="v226_addr_gep_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="32" slack="0"/>
<pin id="102" dir="0" index="1" bw="1" slack="0"/>
<pin id="103" dir="0" index="2" bw="14" slack="0"/>
<pin id="104" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v226_addr/1 "/>
</bind>
</comp>

<comp id="107" class="1004" name="grp_access_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="14" slack="0"/>
<pin id="109" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="110" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="111" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v160/1 "/>
</bind>
</comp>

<comp id="113" class="1004" name="grp_access_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="22" slack="0"/>
<pin id="115" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="116" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="117" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v211_load/1 "/>
</bind>
</comp>

<comp id="119" class="1004" name="store_ln292_access_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="16" slack="11"/>
<pin id="121" dir="0" index="1" bw="32" slack="1"/>
<pin id="122" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="123" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln292/12 "/>
</bind>
</comp>

<comp id="124" class="1004" name="grp_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="32" slack="0"/>
<pin id="126" dir="0" index="1" bw="32" slack="1"/>
<pin id="127" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="v164/7 "/>
</bind>
</comp>

<comp id="128" class="1004" name="grp_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="32" slack="1"/>
<pin id="130" dir="0" index="1" bw="32" slack="0"/>
<pin id="131" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="v162/3 "/>
</bind>
</comp>

<comp id="132" class="1004" name="p_cast_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="16" slack="0"/>
<pin id="134" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast/1 "/>
</bind>
</comp>

<comp id="137" class="1004" name="store_ln0_store_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="1" slack="0"/>
<pin id="139" dir="0" index="1" bw="10" slack="0"/>
<pin id="140" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="store_ln0_store_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="32" slack="0"/>
<pin id="144" dir="0" index="1" bw="32" slack="0"/>
<pin id="145" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="147" class="1004" name="k4_1_load_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="10" slack="0"/>
<pin id="149" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="k4_1/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="icmp_ln288_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="10" slack="0"/>
<pin id="152" dir="0" index="1" bw="9" slack="0"/>
<pin id="153" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln288/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="add_ln288_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="10" slack="0"/>
<pin id="158" dir="0" index="1" bw="1" slack="0"/>
<pin id="159" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln288/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="zext_ln290_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="10" slack="0"/>
<pin id="164" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln290/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="zext_ln290_1_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="10" slack="0"/>
<pin id="168" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln290_1/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="add_ln290_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="22" slack="0"/>
<pin id="172" dir="0" index="1" bw="10" slack="0"/>
<pin id="173" dir="1" index="2" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln290/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="zext_ln290_2_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="22" slack="0"/>
<pin id="178" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln290_2/1 "/>
</bind>
</comp>

<comp id="181" class="1004" name="add_ln289_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="14" slack="0"/>
<pin id="183" dir="0" index="1" bw="10" slack="0"/>
<pin id="184" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln289/1 "/>
</bind>
</comp>

<comp id="187" class="1004" name="zext_ln289_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="14" slack="0"/>
<pin id="189" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln289/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="ifzero33_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="10" slack="0"/>
<pin id="194" dir="0" index="1" bw="9" slack="0"/>
<pin id="195" dir="1" index="2" bw="1" slack="11"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="ifzero33/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="v161_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="32" slack="1"/>
<pin id="200" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="v161/3 "/>
</bind>
</comp>

<comp id="202" class="1004" name="store_ln288_store_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="10" slack="4"/>
<pin id="204" dir="0" index="1" bw="10" slack="4"/>
<pin id="205" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln288/5 "/>
</bind>
</comp>

<comp id="206" class="1004" name="v163_load_load_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="32" slack="6"/>
<pin id="208" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v163_load/7 "/>
</bind>
</comp>

<comp id="210" class="1004" name="store_ln293_store_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="32" slack="1"/>
<pin id="212" dir="0" index="1" bw="32" slack="11"/>
<pin id="213" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln293/12 "/>
</bind>
</comp>

<comp id="214" class="1005" name="v163_reg_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="32" slack="0"/>
<pin id="216" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="v163 "/>
</bind>
</comp>

<comp id="221" class="1005" name="k4_reg_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="10" slack="0"/>
<pin id="223" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="k4 "/>
</bind>
</comp>

<comp id="228" class="1005" name="v227_addr_reg_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="16" slack="11"/>
<pin id="230" dir="1" index="1" bw="16" slack="11"/>
</pin_list>
<bind>
<opset="v227_addr "/>
</bind>
</comp>

<comp id="233" class="1005" name="icmp_ln288_reg_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="1" slack="1"/>
<pin id="235" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln288 "/>
</bind>
</comp>

<comp id="237" class="1005" name="add_ln288_reg_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="10" slack="4"/>
<pin id="239" dir="1" index="1" bw="10" slack="4"/>
</pin_list>
<bind>
<opset="add_ln288 "/>
</bind>
</comp>

<comp id="242" class="1005" name="v211_addr_reg_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="22" slack="1"/>
<pin id="244" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="v211_addr "/>
</bind>
</comp>

<comp id="247" class="1005" name="v226_addr_reg_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="14" slack="1"/>
<pin id="249" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="v226_addr "/>
</bind>
</comp>

<comp id="252" class="1005" name="ifzero33_reg_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="1" slack="11"/>
<pin id="254" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="ifzero33 "/>
</bind>
</comp>

<comp id="256" class="1005" name="v160_reg_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="32" slack="1"/>
<pin id="258" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="v160 "/>
</bind>
</comp>

<comp id="261" class="1005" name="v211_load_reg_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="32" slack="1"/>
<pin id="263" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="v211_load "/>
</bind>
</comp>

<comp id="266" class="1005" name="v161_reg_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="32" slack="1"/>
<pin id="268" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="v161 "/>
</bind>
</comp>

<comp id="271" class="1005" name="v162_reg_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="32" slack="1"/>
<pin id="273" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="v162 "/>
</bind>
</comp>

<comp id="276" class="1005" name="v163_load_reg_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="32" slack="1"/>
<pin id="278" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="v163_load "/>
</bind>
</comp>

<comp id="281" class="1005" name="v164_reg_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="32" slack="1"/>
<pin id="283" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="v164 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="57"><net_src comp="14" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="61"><net_src comp="14" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="66"><net_src comp="16" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="67"><net_src comp="10" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="72"><net_src comp="18" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="73"><net_src comp="6" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="78"><net_src comp="20" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="79"><net_src comp="4" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="84"><net_src comp="22" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="85"><net_src comp="0" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="91"><net_src comp="2" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="92"><net_src comp="36" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="98"><net_src comp="8" pin="0"/><net_sink comp="93" pin=0"/></net>

<net id="99"><net_src comp="36" pin="0"/><net_sink comp="93" pin=1"/></net>

<net id="105"><net_src comp="12" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="106"><net_src comp="36" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="112"><net_src comp="100" pin="3"/><net_sink comp="107" pin=0"/></net>

<net id="118"><net_src comp="93" pin="3"/><net_sink comp="113" pin=0"/></net>

<net id="135"><net_src comp="74" pin="2"/><net_sink comp="132" pin=0"/></net>

<net id="136"><net_src comp="132" pin="1"/><net_sink comp="86" pin=2"/></net>

<net id="141"><net_src comp="34" pin="0"/><net_sink comp="137" pin=0"/></net>

<net id="146"><net_src comp="80" pin="2"/><net_sink comp="142" pin=0"/></net>

<net id="154"><net_src comp="147" pin="1"/><net_sink comp="150" pin=0"/></net>

<net id="155"><net_src comp="42" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="160"><net_src comp="147" pin="1"/><net_sink comp="156" pin=0"/></net>

<net id="161"><net_src comp="48" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="165"><net_src comp="147" pin="1"/><net_sink comp="162" pin=0"/></net>

<net id="169"><net_src comp="147" pin="1"/><net_sink comp="166" pin=0"/></net>

<net id="174"><net_src comp="68" pin="2"/><net_sink comp="170" pin=0"/></net>

<net id="175"><net_src comp="166" pin="1"/><net_sink comp="170" pin=1"/></net>

<net id="179"><net_src comp="170" pin="2"/><net_sink comp="176" pin=0"/></net>

<net id="180"><net_src comp="176" pin="1"/><net_sink comp="93" pin=2"/></net>

<net id="185"><net_src comp="62" pin="2"/><net_sink comp="181" pin=0"/></net>

<net id="186"><net_src comp="162" pin="1"/><net_sink comp="181" pin=1"/></net>

<net id="190"><net_src comp="181" pin="2"/><net_sink comp="187" pin=0"/></net>

<net id="191"><net_src comp="187" pin="1"/><net_sink comp="100" pin=2"/></net>

<net id="196"><net_src comp="156" pin="2"/><net_sink comp="192" pin=0"/></net>

<net id="197"><net_src comp="42" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="201"><net_src comp="198" pin="1"/><net_sink comp="128" pin=1"/></net>

<net id="209"><net_src comp="206" pin="1"/><net_sink comp="124" pin=0"/></net>

<net id="217"><net_src comp="54" pin="1"/><net_sink comp="214" pin=0"/></net>

<net id="218"><net_src comp="214" pin="1"/><net_sink comp="142" pin=1"/></net>

<net id="219"><net_src comp="214" pin="1"/><net_sink comp="206" pin=0"/></net>

<net id="220"><net_src comp="214" pin="1"/><net_sink comp="210" pin=1"/></net>

<net id="224"><net_src comp="58" pin="1"/><net_sink comp="221" pin=0"/></net>

<net id="225"><net_src comp="221" pin="1"/><net_sink comp="137" pin=1"/></net>

<net id="226"><net_src comp="221" pin="1"/><net_sink comp="147" pin=0"/></net>

<net id="227"><net_src comp="221" pin="1"/><net_sink comp="202" pin=1"/></net>

<net id="231"><net_src comp="86" pin="3"/><net_sink comp="228" pin=0"/></net>

<net id="232"><net_src comp="228" pin="1"/><net_sink comp="119" pin=0"/></net>

<net id="236"><net_src comp="150" pin="2"/><net_sink comp="233" pin=0"/></net>

<net id="240"><net_src comp="156" pin="2"/><net_sink comp="237" pin=0"/></net>

<net id="241"><net_src comp="237" pin="1"/><net_sink comp="202" pin=0"/></net>

<net id="245"><net_src comp="93" pin="3"/><net_sink comp="242" pin=0"/></net>

<net id="246"><net_src comp="242" pin="1"/><net_sink comp="113" pin=0"/></net>

<net id="250"><net_src comp="100" pin="3"/><net_sink comp="247" pin=0"/></net>

<net id="251"><net_src comp="247" pin="1"/><net_sink comp="107" pin=0"/></net>

<net id="255"><net_src comp="192" pin="2"/><net_sink comp="252" pin=0"/></net>

<net id="259"><net_src comp="107" pin="3"/><net_sink comp="256" pin=0"/></net>

<net id="260"><net_src comp="256" pin="1"/><net_sink comp="128" pin=0"/></net>

<net id="264"><net_src comp="113" pin="3"/><net_sink comp="261" pin=0"/></net>

<net id="265"><net_src comp="261" pin="1"/><net_sink comp="198" pin=0"/></net>

<net id="269"><net_src comp="198" pin="1"/><net_sink comp="266" pin=0"/></net>

<net id="270"><net_src comp="266" pin="1"/><net_sink comp="128" pin=1"/></net>

<net id="274"><net_src comp="128" pin="2"/><net_sink comp="271" pin=0"/></net>

<net id="275"><net_src comp="271" pin="1"/><net_sink comp="124" pin=1"/></net>

<net id="279"><net_src comp="206" pin="1"/><net_sink comp="276" pin=0"/></net>

<net id="280"><net_src comp="276" pin="1"/><net_sink comp="124" pin=0"/></net>

<net id="284"><net_src comp="124" pin="2"/><net_sink comp="281" pin=0"/></net>

<net id="285"><net_src comp="281" pin="1"/><net_sink comp="119" pin=1"/></net>

<net id="286"><net_src comp="281" pin="1"/><net_sink comp="210" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: v227 | {12 }
 - Input state : 
	Port: Bert_layer_Pipeline_l_S_k_0_k4 : v227_load | {1 }
	Port: Bert_layer_Pipeline_l_S_k_0_k4 : empty | {1 }
	Port: Bert_layer_Pipeline_l_S_k_0_k4 : sub_ln290 | {1 }
	Port: Bert_layer_Pipeline_l_S_k_0_k4 : v211 | {1 2 }
	Port: Bert_layer_Pipeline_l_S_k_0_k4 : sub_ln289 | {1 }
	Port: Bert_layer_Pipeline_l_S_k_0_k4 : v226 | {1 2 }
  - Chain level:
	State 1
		store_ln0 : 1
		k4_1 : 1
		v227_addr : 1
		icmp_ln288 : 2
		add_ln288 : 2
		br_ln288 : 3
		zext_ln290 : 2
		zext_ln290_1 : 2
		add_ln290 : 3
		zext_ln290_2 : 4
		v211_addr : 5
		add_ln289 : 3
		zext_ln289 : 4
		v226_addr : 5
		v160 : 6
		v211_load : 6
		ifzero33 : 3
		br_ln288 : 4
	State 2
	State 3
		v162 : 1
	State 4
	State 5
	State 6
	State 7
		v164 : 1
	State 8
	State 9
	State 10
	State 11
	State 12


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------|---------|---------|---------|
| Operation|      Functional Unit      |   DSP   |    FF   |   LUT   |
|----------|---------------------------|---------|---------|---------|
|   fadd   |         grp_fu_124        |    2    |   205   |   390   |
|----------|---------------------------|---------|---------|---------|
|   fmul   |         grp_fu_128        |    3    |   143   |   321   |
|----------|---------------------------|---------|---------|---------|
|          |      add_ln288_fu_156     |    0    |    0    |    13   |
|    add   |      add_ln290_fu_170     |    0    |    0    |    29   |
|          |      add_ln289_fu_181     |    0    |    0    |    17   |
|----------|---------------------------|---------|---------|---------|
|   icmp   |     icmp_ln288_fu_150     |    0    |    0    |    11   |
|          |      ifzero33_fu_192      |    0    |    0    |    11   |
|----------|---------------------------|---------|---------|---------|
|          | sub_ln289_read_read_fu_62 |    0    |    0    |    0    |
|   read   | sub_ln290_read_read_fu_68 |    0    |    0    |    0    |
|          |       tmp_read_fu_74      |    0    |    0    |    0    |
|          | v227_load_read_read_fu_80 |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|          |       p_cast_fu_132       |    0    |    0    |    0    |
|          |     zext_ln290_fu_162     |    0    |    0    |    0    |
|   zext   |    zext_ln290_1_fu_166    |    0    |    0    |    0    |
|          |    zext_ln290_2_fu_176    |    0    |    0    |    0    |
|          |     zext_ln289_fu_187     |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|   Total  |                           |    5    |   348   |   792   |
|----------|---------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------+--------+
|                  |   FF   |
+------------------+--------+
| add_ln288_reg_237|   10   |
|icmp_ln288_reg_233|    1   |
| ifzero33_reg_252 |    1   |
|    k4_reg_221    |   10   |
|   v160_reg_256   |   32   |
|   v161_reg_266   |   32   |
|   v162_reg_271   |   32   |
| v163_load_reg_276|   32   |
|   v163_reg_214   |   32   |
|   v164_reg_281   |   32   |
| v211_addr_reg_242|   22   |
| v211_load_reg_261|   32   |
| v226_addr_reg_247|   14   |
| v227_addr_reg_228|   16   |
+------------------+--------+
|       Total      |   298  |
+------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_107 |  p0  |   2  |  14  |   28   ||    9    |
| grp_access_fu_113 |  p0  |   2  |  22  |   44   ||    9    |
|     grp_fu_124    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_128    |  p1  |   2  |  32  |   64   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   200  ||  6.352  ||    36   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    5   |    -   |   348  |   792  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    6   |    -   |   36   |
|  Register |    -   |    -   |   298  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    5   |    6   |   646  |   828  |
+-----------+--------+--------+--------+--------+
