verilog work "elect_dice.v"
