$version Generated by VerilatedVcd $end
$timescale 1s $end

 $scope module TOP $end
  $var wire  4 # a [3:0] $end
  $var wire  4 $ b [3:0] $end
  $var wire  3 % op [2:0] $end
  $var wire  4 & y [3:0] $end
  $scope module top $end
   $var wire  4 # a [3:0] $end
   $var wire  4 $ b [3:0] $end
   $var wire  3 % op [2:0] $end
   $var wire  4 & y [3:0] $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#1
b0111 #
b0110 $
b000 %
b1101 &
#2
b1001 #
b0011 $
b001 %
b0110 &
#3
b0001 #
b1111 $
b010 %
b1111 &
#4
b1010 #
b1100 $
b011 %
b1000 &
#5
b1001 #
b1101 $
b100 %
b1101 &
#6
b1010 #
b1011 $
b101 %
b0001 &
#7
b0010 #
b110 %
b0000 &
#8
b0011 #
b0110 $
b111 %
#9
