0.7
v2020.2.2
Feb  9 2021
05:21:23
/media/engin/StorageA/FPGA/pipelined/pipelined.gen/sources_1/ip/ififo/sim/ififo.v,1623792562,verilog,,/media/engin/StorageA/FPGA/pipelined/pipelined.gen/sources_1/ip/iram/sim/iram.v,,ififo,,uvm,../../../../pipelined.gen/sources_1/ip/masterclock;../../../../pipelined.srcs/sources_1/new,,,,,
/media/engin/StorageA/FPGA/pipelined/pipelined.gen/sources_1/ip/iram/sim/iram.v,1623850879,verilog,,/media/engin/StorageA/FPGA/pipelined/pipelined.gen/sources_1/ip/uartfifo/sim/uartfifo.v,,iram,,uvm,../../../../pipelined.gen/sources_1/ip/masterclock;../../../../pipelined.srcs/sources_1/new,,,,,
/media/engin/StorageA/FPGA/pipelined/pipelined.gen/sources_1/ip/masterclock/masterclock.v,1623850317,verilog,,,,masterclock,,uvm,../../../../pipelined.gen/sources_1/ip/masterclock;../../../../pipelined.srcs/sources_1/new,,,,,
/media/engin/StorageA/FPGA/pipelined/pipelined.gen/sources_1/ip/masterclock/masterclock_clk_wiz.v,1623850317,verilog,,/media/engin/StorageA/FPGA/pipelined/pipelined.gen/sources_1/ip/masterclock/masterclock.v,,masterclock_clk_wiz,,uvm,../../../../pipelined.gen/sources_1/ip/masterclock;../../../../pipelined.srcs/sources_1/new,,,,,
/media/engin/StorageA/FPGA/pipelined/pipelined.gen/sources_1/ip/uartfifo/sim/uartfifo.v,1623841766,verilog,,/media/engin/StorageA/FPGA/pipelined/pipelined.gen/sources_1/ip/masterclock/masterclock_clk_wiz.v,,uartfifo,,uvm,../../../../pipelined.gen/sources_1/ip/masterclock;../../../../pipelined.srcs/sources_1/new,,,,,
/media/engin/StorageA/FPGA/pipelined/pipelined.sim/sim_1/behav/xsim/glbl.v,1605673889,verilog,,,,glbl,,uvm,,,,,,
/media/engin/StorageA/FPGA/pipelined/pipelined.srcs/sources_1/new/branchalu.sv,1623708308,systemVerilog,,/media/engin/StorageA/FPGA/pipelined/pipelined.srcs/sources_1/new/fetchcontrol.sv,/media/engin/StorageA/FPGA/pipelined/pipelined.srcs/sources_1/new/cpuops.vh,branchalu,,uvm,../../../../pipelined.gen/sources_1/ip/masterclock;../../../../pipelined.srcs/sources_1/new,,,,,
/media/engin/StorageA/FPGA/pipelined/pipelined.srcs/sources_1/new/cpuops.vh,1623805512,verilog,,,,,,,,,,,,
/media/engin/StorageA/FPGA/pipelined/pipelined.srcs/sources_1/new/fetchcontrol.sv,1623812993,systemVerilog,,/media/engin/StorageA/FPGA/pipelined/pipelined.srcs/sources_1/new/instructiondispatch.sv,/media/engin/StorageA/FPGA/pipelined/pipelined.srcs/sources_1/new/cpuops.vh,fetchcontrol,,uvm,../../../../pipelined.gen/sources_1/ip/masterclock;../../../../pipelined.srcs/sources_1/new,,,,,
/media/engin/StorageA/FPGA/pipelined/pipelined.srcs/sources_1/new/instructiondispatch.sv,1623842415,systemVerilog,,/media/engin/StorageA/FPGA/pipelined/pipelined.srcs/sources_1/new/integeralu.sv,/media/engin/StorageA/FPGA/pipelined/pipelined.srcs/sources_1/new/cpuops.vh,instructiondispatch,,uvm,../../../../pipelined.gen/sources_1/ip/masterclock;../../../../pipelined.srcs/sources_1/new,,,,,
/media/engin/StorageA/FPGA/pipelined/pipelined.srcs/sources_1/new/integeralu.sv,1623708151,systemVerilog,,/media/engin/StorageA/FPGA/pipelined/pipelined.srcs/sources_1/new/registerfile.sv,/media/engin/StorageA/FPGA/pipelined/pipelined.srcs/sources_1/new/cpuops.vh,integeralu,,uvm,../../../../pipelined.gen/sources_1/ip/masterclock;../../../../pipelined.srcs/sources_1/new,,,,,
/media/engin/StorageA/FPGA/pipelined/pipelined.srcs/sources_1/new/pipetop.sv,1623849091,systemVerilog,,,,pipetop,,uvm,../../../../pipelined.gen/sources_1/ip/masterclock;../../../../pipelined.srcs/sources_1/new,,,,,
/media/engin/StorageA/FPGA/pipelined/pipelined.srcs/sources_1/new/registerfile.sv,1623850627,systemVerilog,,/media/engin/StorageA/FPGA/pipelined/pipelined.srcs/sources_1/new/rv32soc.sv,,registerfile,,uvm,../../../../pipelined.gen/sources_1/ip/masterclock;../../../../pipelined.srcs/sources_1/new,,,,,
/media/engin/StorageA/FPGA/pipelined/pipelined.srcs/sources_1/new/rv32soc.sv,1623842309,systemVerilog,,/media/engin/StorageA/FPGA/pipelined/pipelined.srcs/sources_1/new/uart.sv,,rv32soc,,uvm,../../../../pipelined.gen/sources_1/ip/masterclock;../../../../pipelined.srcs/sources_1/new,,,,,
/media/engin/StorageA/FPGA/pipelined/pipelined.srcs/sources_1/new/uart.sv,1623841682,systemVerilog,,/media/engin/StorageA/FPGA/pipelined/pipelined.srcs/sources_1/new/pipetop.sv,,BaudTickGen;async_receiver;async_transmitter,,uvm,../../../../pipelined.gen/sources_1/ip/masterclock;../../../../pipelined.srcs/sources_1/new,,,,,
