Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Sat Sep  7 19:25:15 2024
| Host         : ECEB-4022-04 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file lab3_example_timing_summary_routed.rpt -pb lab3_example_timing_summary_routed.pb -rpx lab3_example_timing_summary_routed.rpx -warn_on_violation
| Design       : lab3_example
| Device       : 7a75t-fgg484
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  12          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (4)
6. checking no_output_delay (8)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (8)
-------------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.699        0.000                      0                   16        0.224        0.000                      0                   16        2.000        0.000                       0                    10  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock    Waveform(ns)         Period(ns)      Frequency(MHz)
-----    ------------         ----------      --------------
sys_clk  {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk             2.699        0.000                      0                   16        0.224        0.000                      0                   16        2.000        0.000                       0                    10  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk                     
(none)                      sys_clk       


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.699ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.224ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.699ns  (required time - arrival time)
  Source:                 FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            led_register_reg[0]_inv/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk rise@5.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.041ns  (logic 0.580ns (28.416%)  route 1.461ns (71.584%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 10.021 - 5.000 ) 
    Source Clock Delay      (SCD):    5.313ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     1.017     1.017 r  osc_clk/O
                         net (fo=1, routed)           2.324     3.341    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.097     3.438 r  clk_BUFG_inst/O
                         net (fo=9, routed)           1.875     5.313    clk_BUFG
    SLICE_X0Y175         FDRE                                         r  FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y175         FDRE (Prop_fdre_C_Q)         0.456     5.769 r  FSM_sequential_state_reg[0]/Q
                         net (fo=6, routed)           0.941     6.710    state__0[0]
    SLICE_X0Y175         LUT6 (Prop_lut6_I0_O)        0.124     6.834 r  led_register[7]_i_1/O
                         net (fo=7, routed)           0.520     7.354    led_register[7]_i_1_n_0
    SLICE_X1Y176         FDRE                                         r  led_register_reg[0]_inv/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    5.000     5.000 r  
    W11                                               0.000     5.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     5.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.973     5.973 r  osc_clk/O
                         net (fo=1, routed)           2.204     8.177    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092     8.269 r  clk_BUFG_inst/O
                         net (fo=9, routed)           1.752    10.021    clk_BUFG
    SLICE_X1Y176         FDRE                                         r  led_register_reg[0]_inv/C
                         clock pessimism              0.272    10.293    
                         clock uncertainty           -0.035    10.258    
    SLICE_X1Y176         FDRE (Setup_fdre_C_CE)      -0.205    10.053    led_register_reg[0]_inv
  -------------------------------------------------------------------
                         required time                         10.053    
                         arrival time                          -7.354    
  -------------------------------------------------------------------
                         slack                                  2.699    

Slack (MET) :             2.699ns  (required time - arrival time)
  Source:                 FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            led_register_reg[1]_inv/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk rise@5.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.041ns  (logic 0.580ns (28.416%)  route 1.461ns (71.584%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 10.021 - 5.000 ) 
    Source Clock Delay      (SCD):    5.313ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     1.017     1.017 r  osc_clk/O
                         net (fo=1, routed)           2.324     3.341    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.097     3.438 r  clk_BUFG_inst/O
                         net (fo=9, routed)           1.875     5.313    clk_BUFG
    SLICE_X0Y175         FDRE                                         r  FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y175         FDRE (Prop_fdre_C_Q)         0.456     5.769 r  FSM_sequential_state_reg[0]/Q
                         net (fo=6, routed)           0.941     6.710    state__0[0]
    SLICE_X0Y175         LUT6 (Prop_lut6_I0_O)        0.124     6.834 r  led_register[7]_i_1/O
                         net (fo=7, routed)           0.520     7.354    led_register[7]_i_1_n_0
    SLICE_X1Y176         FDRE                                         r  led_register_reg[1]_inv/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    5.000     5.000 r  
    W11                                               0.000     5.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     5.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.973     5.973 r  osc_clk/O
                         net (fo=1, routed)           2.204     8.177    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092     8.269 r  clk_BUFG_inst/O
                         net (fo=9, routed)           1.752    10.021    clk_BUFG
    SLICE_X1Y176         FDRE                                         r  led_register_reg[1]_inv/C
                         clock pessimism              0.272    10.293    
                         clock uncertainty           -0.035    10.258    
    SLICE_X1Y176         FDRE (Setup_fdre_C_CE)      -0.205    10.053    led_register_reg[1]_inv
  -------------------------------------------------------------------
                         required time                         10.053    
                         arrival time                          -7.354    
  -------------------------------------------------------------------
                         slack                                  2.699    

Slack (MET) :             2.699ns  (required time - arrival time)
  Source:                 FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            led_register_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk rise@5.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.041ns  (logic 0.580ns (28.416%)  route 1.461ns (71.584%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 10.021 - 5.000 ) 
    Source Clock Delay      (SCD):    5.313ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     1.017     1.017 r  osc_clk/O
                         net (fo=1, routed)           2.324     3.341    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.097     3.438 r  clk_BUFG_inst/O
                         net (fo=9, routed)           1.875     5.313    clk_BUFG
    SLICE_X0Y175         FDRE                                         r  FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y175         FDRE (Prop_fdre_C_Q)         0.456     5.769 r  FSM_sequential_state_reg[0]/Q
                         net (fo=6, routed)           0.941     6.710    state__0[0]
    SLICE_X0Y175         LUT6 (Prop_lut6_I0_O)        0.124     6.834 r  led_register[7]_i_1/O
                         net (fo=7, routed)           0.520     7.354    led_register[7]_i_1_n_0
    SLICE_X1Y176         FDRE                                         r  led_register_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    5.000     5.000 r  
    W11                                               0.000     5.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     5.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.973     5.973 r  osc_clk/O
                         net (fo=1, routed)           2.204     8.177    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092     8.269 r  clk_BUFG_inst/O
                         net (fo=9, routed)           1.752    10.021    clk_BUFG
    SLICE_X1Y176         FDRE                                         r  led_register_reg[3]/C
                         clock pessimism              0.272    10.293    
                         clock uncertainty           -0.035    10.258    
    SLICE_X1Y176         FDRE (Setup_fdre_C_CE)      -0.205    10.053    led_register_reg[3]
  -------------------------------------------------------------------
                         required time                         10.053    
                         arrival time                          -7.354    
  -------------------------------------------------------------------
                         slack                                  2.699    

Slack (MET) :             2.736ns  (required time - arrival time)
  Source:                 FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            led_register_reg[1]_inv/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk rise@5.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        1.925ns  (logic 0.606ns (31.475%)  route 1.319ns (68.525%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 10.021 - 5.000 ) 
    Source Clock Delay      (SCD):    5.313ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     1.017     1.017 r  osc_clk/O
                         net (fo=1, routed)           2.324     3.341    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.097     3.438 r  clk_BUFG_inst/O
                         net (fo=9, routed)           1.875     5.313    clk_BUFG
    SLICE_X0Y175         FDRE                                         r  FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y175         FDRE (Prop_fdre_C_Q)         0.456     5.769 r  FSM_sequential_state_reg[1]/Q
                         net (fo=7, routed)           0.703     6.472    state__0[1]
    SLICE_X0Y176         LUT2 (Prop_lut2_I1_O)        0.150     6.622 r  led_register[1]_inv_i_1/O
                         net (fo=1, routed)           0.617     7.238    led_register[1]_inv_i_1_n_0
    SLICE_X1Y176         FDRE                                         r  led_register_reg[1]_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    5.000     5.000 r  
    W11                                               0.000     5.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     5.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.973     5.973 r  osc_clk/O
                         net (fo=1, routed)           2.204     8.177    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092     8.269 r  clk_BUFG_inst/O
                         net (fo=9, routed)           1.752    10.021    clk_BUFG
    SLICE_X1Y176         FDRE                                         r  led_register_reg[1]_inv/C
                         clock pessimism              0.272    10.293    
                         clock uncertainty           -0.035    10.258    
    SLICE_X1Y176         FDRE (Setup_fdre_C_D)       -0.283     9.975    led_register_reg[1]_inv
  -------------------------------------------------------------------
                         required time                          9.975    
                         arrival time                          -7.238    
  -------------------------------------------------------------------
                         slack                                  2.736    

Slack (MET) :             2.888ns  (required time - arrival time)
  Source:                 FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            led_register_reg[2]_inv/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk rise@5.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        1.852ns  (logic 0.580ns (31.320%)  route 1.272ns (68.680%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 10.021 - 5.000 ) 
    Source Clock Delay      (SCD):    5.313ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     1.017     1.017 r  osc_clk/O
                         net (fo=1, routed)           2.324     3.341    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.097     3.438 r  clk_BUFG_inst/O
                         net (fo=9, routed)           1.875     5.313    clk_BUFG
    SLICE_X0Y175         FDRE                                         r  FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y175         FDRE (Prop_fdre_C_Q)         0.456     5.769 r  FSM_sequential_state_reg[0]/Q
                         net (fo=6, routed)           0.941     6.710    state__0[0]
    SLICE_X0Y175         LUT6 (Prop_lut6_I0_O)        0.124     6.834 r  led_register[7]_i_1/O
                         net (fo=7, routed)           0.331     7.165    led_register[7]_i_1_n_0
    SLICE_X0Y176         FDRE                                         r  led_register_reg[2]_inv/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    5.000     5.000 r  
    W11                                               0.000     5.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     5.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.973     5.973 r  osc_clk/O
                         net (fo=1, routed)           2.204     8.177    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092     8.269 r  clk_BUFG_inst/O
                         net (fo=9, routed)           1.752    10.021    clk_BUFG
    SLICE_X0Y176         FDRE                                         r  led_register_reg[2]_inv/C
                         clock pessimism              0.272    10.293    
                         clock uncertainty           -0.035    10.258    
    SLICE_X0Y176         FDRE (Setup_fdre_C_CE)      -0.205    10.053    led_register_reg[2]_inv
  -------------------------------------------------------------------
                         required time                         10.053    
                         arrival time                          -7.165    
  -------------------------------------------------------------------
                         slack                                  2.888    

Slack (MET) :             2.888ns  (required time - arrival time)
  Source:                 FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            led_register_reg[6]_inv/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk rise@5.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        1.852ns  (logic 0.580ns (31.320%)  route 1.272ns (68.680%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 10.021 - 5.000 ) 
    Source Clock Delay      (SCD):    5.313ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     1.017     1.017 r  osc_clk/O
                         net (fo=1, routed)           2.324     3.341    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.097     3.438 r  clk_BUFG_inst/O
                         net (fo=9, routed)           1.875     5.313    clk_BUFG
    SLICE_X0Y175         FDRE                                         r  FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y175         FDRE (Prop_fdre_C_Q)         0.456     5.769 r  FSM_sequential_state_reg[0]/Q
                         net (fo=6, routed)           0.941     6.710    state__0[0]
    SLICE_X0Y175         LUT6 (Prop_lut6_I0_O)        0.124     6.834 r  led_register[7]_i_1/O
                         net (fo=7, routed)           0.331     7.165    led_register[7]_i_1_n_0
    SLICE_X0Y176         FDRE                                         r  led_register_reg[6]_inv/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    5.000     5.000 r  
    W11                                               0.000     5.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     5.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.973     5.973 r  osc_clk/O
                         net (fo=1, routed)           2.204     8.177    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092     8.269 r  clk_BUFG_inst/O
                         net (fo=9, routed)           1.752    10.021    clk_BUFG
    SLICE_X0Y176         FDRE                                         r  led_register_reg[6]_inv/C
                         clock pessimism              0.272    10.293    
                         clock uncertainty           -0.035    10.258    
    SLICE_X0Y176         FDRE (Setup_fdre_C_CE)      -0.205    10.053    led_register_reg[6]_inv
  -------------------------------------------------------------------
                         required time                         10.053    
                         arrival time                          -7.165    
  -------------------------------------------------------------------
                         slack                                  2.888    

Slack (MET) :             2.888ns  (required time - arrival time)
  Source:                 FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            led_register_reg[6]_inv_lopt_replica/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk rise@5.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        1.852ns  (logic 0.580ns (31.320%)  route 1.272ns (68.680%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 10.021 - 5.000 ) 
    Source Clock Delay      (SCD):    5.313ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     1.017     1.017 r  osc_clk/O
                         net (fo=1, routed)           2.324     3.341    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.097     3.438 r  clk_BUFG_inst/O
                         net (fo=9, routed)           1.875     5.313    clk_BUFG
    SLICE_X0Y175         FDRE                                         r  FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y175         FDRE (Prop_fdre_C_Q)         0.456     5.769 r  FSM_sequential_state_reg[0]/Q
                         net (fo=6, routed)           0.941     6.710    state__0[0]
    SLICE_X0Y175         LUT6 (Prop_lut6_I0_O)        0.124     6.834 r  led_register[7]_i_1/O
                         net (fo=7, routed)           0.331     7.165    led_register[7]_i_1_n_0
    SLICE_X0Y176         FDRE                                         r  led_register_reg[6]_inv_lopt_replica/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    5.000     5.000 r  
    W11                                               0.000     5.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     5.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.973     5.973 r  osc_clk/O
                         net (fo=1, routed)           2.204     8.177    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092     8.269 r  clk_BUFG_inst/O
                         net (fo=9, routed)           1.752    10.021    clk_BUFG
    SLICE_X0Y176         FDRE                                         r  led_register_reg[6]_inv_lopt_replica/C
                         clock pessimism              0.272    10.293    
                         clock uncertainty           -0.035    10.258    
    SLICE_X0Y176         FDRE (Setup_fdre_C_CE)      -0.205    10.053    led_register_reg[6]_inv_lopt_replica
  -------------------------------------------------------------------
                         required time                         10.053    
                         arrival time                          -7.165    
  -------------------------------------------------------------------
                         slack                                  2.888    

Slack (MET) :             2.888ns  (required time - arrival time)
  Source:                 FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            led_register_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk rise@5.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        1.852ns  (logic 0.580ns (31.320%)  route 1.272ns (68.680%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 10.021 - 5.000 ) 
    Source Clock Delay      (SCD):    5.313ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     1.017     1.017 r  osc_clk/O
                         net (fo=1, routed)           2.324     3.341    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.097     3.438 r  clk_BUFG_inst/O
                         net (fo=9, routed)           1.875     5.313    clk_BUFG
    SLICE_X0Y175         FDRE                                         r  FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y175         FDRE (Prop_fdre_C_Q)         0.456     5.769 r  FSM_sequential_state_reg[0]/Q
                         net (fo=6, routed)           0.941     6.710    state__0[0]
    SLICE_X0Y175         LUT6 (Prop_lut6_I0_O)        0.124     6.834 r  led_register[7]_i_1/O
                         net (fo=7, routed)           0.331     7.165    led_register[7]_i_1_n_0
    SLICE_X0Y176         FDRE                                         r  led_register_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    5.000     5.000 r  
    W11                                               0.000     5.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     5.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.973     5.973 r  osc_clk/O
                         net (fo=1, routed)           2.204     8.177    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092     8.269 r  clk_BUFG_inst/O
                         net (fo=9, routed)           1.752    10.021    clk_BUFG
    SLICE_X0Y176         FDRE                                         r  led_register_reg[7]/C
                         clock pessimism              0.272    10.293    
                         clock uncertainty           -0.035    10.258    
    SLICE_X0Y176         FDRE (Setup_fdre_C_CE)      -0.205    10.053    led_register_reg[7]
  -------------------------------------------------------------------
                         required time                         10.053    
                         arrival time                          -7.165    
  -------------------------------------------------------------------
                         slack                                  2.888    

Slack (MET) :             2.941ns  (required time - arrival time)
  Source:                 FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            led_register_reg[6]_inv_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk rise@5.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        1.942ns  (logic 0.580ns (29.864%)  route 1.362ns (70.136%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 10.021 - 5.000 ) 
    Source Clock Delay      (SCD):    5.313ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     1.017     1.017 r  osc_clk/O
                         net (fo=1, routed)           2.324     3.341    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.097     3.438 r  clk_BUFG_inst/O
                         net (fo=9, routed)           1.875     5.313    clk_BUFG
    SLICE_X0Y175         FDRE                                         r  FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y175         FDRE (Prop_fdre_C_Q)         0.456     5.769 f  FSM_sequential_state_reg[1]/Q
                         net (fo=7, routed)           0.703     6.472    state__0[1]
    SLICE_X0Y176         LUT2 (Prop_lut2_I0_O)        0.124     6.596 r  led_register[6]_inv_i_1/O
                         net (fo=2, routed)           0.659     7.255    led_register[6]_inv_i_1_n_0
    SLICE_X0Y176         FDRE                                         r  led_register_reg[6]_inv_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    5.000     5.000 r  
    W11                                               0.000     5.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     5.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.973     5.973 r  osc_clk/O
                         net (fo=1, routed)           2.204     8.177    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092     8.269 r  clk_BUFG_inst/O
                         net (fo=9, routed)           1.752    10.021    clk_BUFG
    SLICE_X0Y176         FDRE                                         r  led_register_reg[6]_inv_lopt_replica/C
                         clock pessimism              0.272    10.293    
                         clock uncertainty           -0.035    10.258    
    SLICE_X0Y176         FDRE (Setup_fdre_C_D)       -0.062    10.196    led_register_reg[6]_inv_lopt_replica
  -------------------------------------------------------------------
                         required time                         10.196    
                         arrival time                          -7.255    
  -------------------------------------------------------------------
                         slack                                  2.941    

Slack (MET) :             3.691ns  (required time - arrival time)
  Source:                 FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            led_register_reg[6]_inv/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk rise@5.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        1.283ns  (logic 0.580ns (45.218%)  route 0.703ns (54.783%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 10.021 - 5.000 ) 
    Source Clock Delay      (SCD):    5.313ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     1.017     1.017 r  osc_clk/O
                         net (fo=1, routed)           2.324     3.341    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.097     3.438 r  clk_BUFG_inst/O
                         net (fo=9, routed)           1.875     5.313    clk_BUFG
    SLICE_X0Y175         FDRE                                         r  FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y175         FDRE (Prop_fdre_C_Q)         0.456     5.769 f  FSM_sequential_state_reg[1]/Q
                         net (fo=7, routed)           0.703     6.472    state__0[1]
    SLICE_X0Y176         LUT2 (Prop_lut2_I0_O)        0.124     6.596 r  led_register[6]_inv_i_1/O
                         net (fo=2, routed)           0.000     6.596    led_register[6]_inv_i_1_n_0
    SLICE_X0Y176         FDRE                                         r  led_register_reg[6]_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    5.000     5.000 r  
    W11                                               0.000     5.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     5.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.973     5.973 r  osc_clk/O
                         net (fo=1, routed)           2.204     8.177    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092     8.269 r  clk_BUFG_inst/O
                         net (fo=9, routed)           1.752    10.021    clk_BUFG
    SLICE_X0Y176         FDRE                                         r  led_register_reg[6]_inv/C
                         clock pessimism              0.272    10.293    
                         clock uncertainty           -0.035    10.258    
    SLICE_X0Y176         FDRE (Setup_fdre_C_D)        0.029    10.287    led_register_reg[6]_inv
  -------------------------------------------------------------------
                         required time                         10.287    
                         arrival time                          -6.596    
  -------------------------------------------------------------------
                         slack                                  3.691    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            led_register_reg[0]_inv/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.141ns (45.813%)  route 0.167ns (54.187%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.309ns
    Source Clock Delay      (SCD):    1.933ns
    Clock Pessimism Removal (CPR):    0.362ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  osc_clk/O
                         net (fo=1, routed)           0.793     1.237    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.264 r  clk_BUFG_inst/O
                         net (fo=9, routed)           0.669     1.933    clk_BUFG
    SLICE_X0Y175         FDRE                                         r  FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y175         FDRE (Prop_fdre_C_Q)         0.141     2.074 r  FSM_sequential_state_reg[1]/Q
                         net (fo=7, routed)           0.167     2.241    state__0[1]
    SLICE_X1Y176         FDRE                                         r  led_register_reg[0]_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.480     0.480 r  osc_clk/O
                         net (fo=1, routed)           0.855     1.335    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.365 r  clk_BUFG_inst/O
                         net (fo=9, routed)           0.944     2.309    clk_BUFG
    SLICE_X1Y176         FDRE                                         r  led_register_reg[0]_inv/C
                         clock pessimism             -0.362     1.947    
    SLICE_X1Y176         FDRE (Hold_fdre_C_D)         0.070     2.017    led_register_reg[0]_inv
  -------------------------------------------------------------------
                         required time                         -2.017    
                         arrival time                           2.241    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            led_register_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.141ns (40.366%)  route 0.208ns (59.634%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.309ns
    Source Clock Delay      (SCD):    1.933ns
    Clock Pessimism Removal (CPR):    0.362ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  osc_clk/O
                         net (fo=1, routed)           0.793     1.237    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.264 r  clk_BUFG_inst/O
                         net (fo=9, routed)           0.669     1.933    clk_BUFG
    SLICE_X0Y175         FDRE                                         r  FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y175         FDRE (Prop_fdre_C_Q)         0.141     2.074 r  FSM_sequential_state_reg[0]/Q
                         net (fo=6, routed)           0.208     2.283    state__0[0]
    SLICE_X1Y176         FDRE                                         r  led_register_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.480     0.480 r  osc_clk/O
                         net (fo=1, routed)           0.855     1.335    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.365 r  clk_BUFG_inst/O
                         net (fo=9, routed)           0.944     2.309    clk_BUFG
    SLICE_X1Y176         FDRE                                         r  led_register_reg[3]/C
                         clock pessimism             -0.362     1.947    
    SLICE_X1Y176         FDRE (Hold_fdre_C_D)         0.070     2.017    led_register_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.017    
                         arrival time                           2.283    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            led_register_reg[6]_inv/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.158%)  route 0.185ns (49.842%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.309ns
    Source Clock Delay      (SCD):    1.933ns
    Clock Pessimism Removal (CPR):    0.362ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  osc_clk/O
                         net (fo=1, routed)           0.793     1.237    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.264 r  clk_BUFG_inst/O
                         net (fo=9, routed)           0.669     1.933    clk_BUFG
    SLICE_X0Y175         FDRE                                         r  FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y175         FDRE (Prop_fdre_C_Q)         0.141     2.074 r  FSM_sequential_state_reg[0]/Q
                         net (fo=6, routed)           0.185     2.259    state__0[0]
    SLICE_X0Y176         LUT2 (Prop_lut2_I1_O)        0.045     2.304 r  led_register[6]_inv_i_1/O
                         net (fo=2, routed)           0.000     2.304    led_register[6]_inv_i_1_n_0
    SLICE_X0Y176         FDRE                                         r  led_register_reg[6]_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.480     0.480 r  osc_clk/O
                         net (fo=1, routed)           0.855     1.335    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.365 r  clk_BUFG_inst/O
                         net (fo=9, routed)           0.944     2.309    clk_BUFG
    SLICE_X0Y176         FDRE                                         r  led_register_reg[6]_inv/C
                         clock pessimism             -0.362     1.947    
    SLICE_X0Y176         FDRE (Hold_fdre_C_D)         0.091     2.038    led_register_reg[6]_inv
  -------------------------------------------------------------------
                         required time                         -2.038    
                         arrival time                           2.304    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            led_register_reg[2]_inv/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.186ns (50.023%)  route 0.186ns (49.977%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.309ns
    Source Clock Delay      (SCD):    1.933ns
    Clock Pessimism Removal (CPR):    0.362ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  osc_clk/O
                         net (fo=1, routed)           0.793     1.237    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.264 r  clk_BUFG_inst/O
                         net (fo=9, routed)           0.669     1.933    clk_BUFG
    SLICE_X0Y175         FDRE                                         r  FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y175         FDRE (Prop_fdre_C_Q)         0.141     2.074 f  FSM_sequential_state_reg[0]/Q
                         net (fo=6, routed)           0.186     2.260    state__0[0]
    SLICE_X0Y176         LUT2 (Prop_lut2_I0_O)        0.045     2.305 r  led_register[2]_inv_i_1/O
                         net (fo=1, routed)           0.000     2.305    led_register[2]_inv_i_1_n_0
    SLICE_X0Y176         FDRE                                         r  led_register_reg[2]_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.480     0.480 r  osc_clk/O
                         net (fo=1, routed)           0.855     1.335    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.365 r  clk_BUFG_inst/O
                         net (fo=9, routed)           0.944     2.309    clk_BUFG
    SLICE_X0Y176         FDRE                                         r  led_register_reg[2]_inv/C
                         clock pessimism             -0.362     1.947    
    SLICE_X0Y176         FDRE (Hold_fdre_C_D)         0.092     2.039    led_register_reg[2]_inv
  -------------------------------------------------------------------
                         required time                         -2.039    
                         arrival time                           2.305    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            led_register_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.141ns (39.097%)  route 0.220ns (60.903%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.309ns
    Source Clock Delay      (SCD):    1.933ns
    Clock Pessimism Removal (CPR):    0.362ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  osc_clk/O
                         net (fo=1, routed)           0.793     1.237    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.264 r  clk_BUFG_inst/O
                         net (fo=9, routed)           0.669     1.933    clk_BUFG
    SLICE_X0Y175         FDRE                                         r  FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y175         FDRE (Prop_fdre_C_Q)         0.141     2.074 r  FSM_sequential_state_reg[1]/Q
                         net (fo=7, routed)           0.220     2.294    state__0[1]
    SLICE_X0Y176         FDRE                                         r  led_register_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.480     0.480 r  osc_clk/O
                         net (fo=1, routed)           0.855     1.335    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.365 r  clk_BUFG_inst/O
                         net (fo=9, routed)           0.944     2.309    clk_BUFG
    SLICE_X0Y176         FDRE                                         r  led_register_reg[7]/C
                         clock pessimism             -0.362     1.947    
    SLICE_X0Y176         FDRE (Hold_fdre_C_D)         0.070     2.017    led_register_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.017    
                         arrival time                           2.294    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.292ns  (arrival time - required time)
  Source:                 FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.186ns (48.581%)  route 0.197ns (51.419%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.308ns
    Source Clock Delay      (SCD):    1.933ns
    Clock Pessimism Removal (CPR):    0.375ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  osc_clk/O
                         net (fo=1, routed)           0.793     1.237    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.264 r  clk_BUFG_inst/O
                         net (fo=9, routed)           0.669     1.933    clk_BUFG
    SLICE_X0Y175         FDRE                                         r  FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y175         FDRE (Prop_fdre_C_Q)         0.141     2.074 r  FSM_sequential_state_reg[1]/Q
                         net (fo=7, routed)           0.197     2.271    state__0[1]
    SLICE_X0Y175         LUT5 (Prop_lut5_I0_O)        0.045     2.316 r  FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.000     2.316    FSM_sequential_state[1]_i_1_n_0
    SLICE_X0Y175         FDRE                                         r  FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.480     0.480 r  osc_clk/O
                         net (fo=1, routed)           0.855     1.335    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.365 r  clk_BUFG_inst/O
                         net (fo=9, routed)           0.943     2.308    clk_BUFG
    SLICE_X0Y175         FDRE                                         r  FSM_sequential_state_reg[1]/C
                         clock pessimism             -0.375     1.933    
    SLICE_X0Y175         FDRE (Hold_fdre_C_D)         0.091     2.024    FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.024    
                         arrival time                           2.316    
  -------------------------------------------------------------------
                         slack                                  0.292    

Slack (MET) :             0.334ns  (arrival time - required time)
  Source:                 FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.186ns (43.695%)  route 0.240ns (56.305%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.308ns
    Source Clock Delay      (SCD):    1.933ns
    Clock Pessimism Removal (CPR):    0.375ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  osc_clk/O
                         net (fo=1, routed)           0.793     1.237    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.264 r  clk_BUFG_inst/O
                         net (fo=9, routed)           0.669     1.933    clk_BUFG
    SLICE_X0Y175         FDRE                                         r  FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y175         FDRE (Prop_fdre_C_Q)         0.141     2.074 r  FSM_sequential_state_reg[0]/Q
                         net (fo=6, routed)           0.240     2.314    state__0[0]
    SLICE_X0Y175         LUT5 (Prop_lut5_I0_O)        0.045     2.359 r  FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000     2.359    FSM_sequential_state[0]_i_1_n_0
    SLICE_X0Y175         FDRE                                         r  FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.480     0.480 r  osc_clk/O
                         net (fo=1, routed)           0.855     1.335    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.365 r  clk_BUFG_inst/O
                         net (fo=9, routed)           0.943     2.308    clk_BUFG
    SLICE_X0Y175         FDRE                                         r  FSM_sequential_state_reg[0]/C
                         clock pessimism             -0.375     1.933    
    SLICE_X0Y175         FDRE (Hold_fdre_C_D)         0.092     2.025    FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.025    
                         arrival time                           2.359    
  -------------------------------------------------------------------
                         slack                                  0.334    

Slack (MET) :             0.557ns  (arrival time - required time)
  Source:                 FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            led_register_reg[1]_inv/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.575ns  (logic 0.189ns (32.842%)  route 0.386ns (67.158%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.309ns
    Source Clock Delay      (SCD):    1.933ns
    Clock Pessimism Removal (CPR):    0.362ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  osc_clk/O
                         net (fo=1, routed)           0.793     1.237    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.264 r  clk_BUFG_inst/O
                         net (fo=9, routed)           0.669     1.933    clk_BUFG
    SLICE_X0Y175         FDRE                                         r  FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y175         FDRE (Prop_fdre_C_Q)         0.141     2.074 f  FSM_sequential_state_reg[0]/Q
                         net (fo=6, routed)           0.185     2.259    state__0[0]
    SLICE_X0Y176         LUT2 (Prop_lut2_I0_O)        0.048     2.307 r  led_register[1]_inv_i_1/O
                         net (fo=1, routed)           0.202     2.509    led_register[1]_inv_i_1_n_0
    SLICE_X1Y176         FDRE                                         r  led_register_reg[1]_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.480     0.480 r  osc_clk/O
                         net (fo=1, routed)           0.855     1.335    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.365 r  clk_BUFG_inst/O
                         net (fo=9, routed)           0.944     2.309    clk_BUFG
    SLICE_X1Y176         FDRE                                         r  led_register_reg[1]_inv/C
                         clock pessimism             -0.362     1.947    
    SLICE_X1Y176         FDRE (Hold_fdre_C_D)         0.004     1.951    led_register_reg[1]_inv
  -------------------------------------------------------------------
                         required time                         -1.951    
                         arrival time                           2.509    
  -------------------------------------------------------------------
                         slack                                  0.557    

Slack (MET) :             0.614ns  (arrival time - required time)
  Source:                 FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            led_register_reg[6]_inv_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.699ns  (logic 0.186ns (26.600%)  route 0.513ns (73.400%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.309ns
    Source Clock Delay      (SCD):    1.933ns
    Clock Pessimism Removal (CPR):    0.362ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  osc_clk/O
                         net (fo=1, routed)           0.793     1.237    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.264 r  clk_BUFG_inst/O
                         net (fo=9, routed)           0.669     1.933    clk_BUFG
    SLICE_X0Y175         FDRE                                         r  FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y175         FDRE (Prop_fdre_C_Q)         0.141     2.074 r  FSM_sequential_state_reg[0]/Q
                         net (fo=6, routed)           0.185     2.259    state__0[0]
    SLICE_X0Y176         LUT2 (Prop_lut2_I1_O)        0.045     2.304 r  led_register[6]_inv_i_1/O
                         net (fo=2, routed)           0.328     2.633    led_register[6]_inv_i_1_n_0
    SLICE_X0Y176         FDRE                                         r  led_register_reg[6]_inv_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.480     0.480 r  osc_clk/O
                         net (fo=1, routed)           0.855     1.335    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.365 r  clk_BUFG_inst/O
                         net (fo=9, routed)           0.944     2.309    clk_BUFG
    SLICE_X0Y176         FDRE                                         r  led_register_reg[6]_inv_lopt_replica/C
                         clock pessimism             -0.362     1.947    
    SLICE_X0Y176         FDRE (Hold_fdre_C_D)         0.071     2.018    led_register_reg[6]_inv_lopt_replica
  -------------------------------------------------------------------
                         required time                         -2.018    
                         arrival time                           2.633    
  -------------------------------------------------------------------
                         slack                                  0.614    

Slack (MET) :             0.632ns  (arrival time - required time)
  Source:                 FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            led_register_reg[2]_inv/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.607ns  (logic 0.186ns (30.663%)  route 0.421ns (69.337%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.309ns
    Source Clock Delay      (SCD):    1.933ns
    Clock Pessimism Removal (CPR):    0.362ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  osc_clk/O
                         net (fo=1, routed)           0.793     1.237    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.264 r  clk_BUFG_inst/O
                         net (fo=9, routed)           0.669     1.933    clk_BUFG
    SLICE_X0Y175         FDRE                                         r  FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y175         FDRE (Prop_fdre_C_Q)         0.141     2.074 r  FSM_sequential_state_reg[1]/Q
                         net (fo=7, routed)           0.308     2.383    state__0[1]
    SLICE_X0Y175         LUT6 (Prop_lut6_I1_O)        0.045     2.428 r  led_register[7]_i_1/O
                         net (fo=7, routed)           0.112     2.540    led_register[7]_i_1_n_0
    SLICE_X0Y176         FDRE                                         r  led_register_reg[2]_inv/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.480     0.480 r  osc_clk/O
                         net (fo=1, routed)           0.855     1.335    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.365 r  clk_BUFG_inst/O
                         net (fo=9, routed)           0.944     2.309    clk_BUFG
    SLICE_X0Y176         FDRE                                         r  led_register_reg[2]_inv/C
                         clock pessimism             -0.362     1.947    
    SLICE_X0Y176         FDRE (Hold_fdre_C_CE)       -0.039     1.908    led_register_reg[2]_inv
  -------------------------------------------------------------------
                         required time                         -1.908    
                         arrival time                           2.540    
  -------------------------------------------------------------------
                         slack                                  0.632    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { sys_clkp }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         5.000       2.845      BUFGCTRL_X0Y0  clk_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         5.000       4.000      SLICE_X0Y175   FSM_sequential_state_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         5.000       4.000      SLICE_X0Y175   FSM_sequential_state_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         5.000       4.000      SLICE_X1Y176   led_register_reg[0]_inv/C
Min Period        n/a     FDRE/C   n/a            1.000         5.000       4.000      SLICE_X1Y176   led_register_reg[1]_inv/C
Min Period        n/a     FDRE/C   n/a            1.000         5.000       4.000      SLICE_X0Y176   led_register_reg[2]_inv/C
Min Period        n/a     FDRE/C   n/a            1.000         5.000       4.000      SLICE_X1Y176   led_register_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         5.000       4.000      SLICE_X0Y176   led_register_reg[6]_inv/C
Min Period        n/a     FDRE/C   n/a            1.000         5.000       4.000      SLICE_X0Y176   led_register_reg[6]_inv_lopt_replica/C
Min Period        n/a     FDRE/C   n/a            1.000         5.000       4.000      SLICE_X0Y176   led_register_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X0Y175   FSM_sequential_state_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X0Y175   FSM_sequential_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X0Y175   FSM_sequential_state_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X0Y175   FSM_sequential_state_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X1Y176   led_register_reg[0]_inv/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X1Y176   led_register_reg[0]_inv/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X1Y176   led_register_reg[1]_inv/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X1Y176   led_register_reg[1]_inv/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X0Y176   led_register_reg[2]_inv/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X0Y176   led_register_reg[2]_inv/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X0Y175   FSM_sequential_state_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X0Y175   FSM_sequential_state_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X0Y175   FSM_sequential_state_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X0Y175   FSM_sequential_state_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X1Y176   led_register_reg[0]_inv/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X1Y176   led_register_reg[0]_inv/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X1Y176   led_register_reg[1]_inv/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X1Y176   led_register_reg[1]_inv/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X0Y176   led_register_reg[2]_inv/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X0Y176   led_register_reg[2]_inv/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 led_register_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.270ns  (logic 2.660ns (50.482%)  route 2.610ns (49.518%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     1.017     1.017 r  osc_clk/O
                         net (fo=1, routed)           2.324     3.341    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.097     3.438 r  clk_BUFG_inst/O
                         net (fo=9, routed)           1.877     5.315    clk_BUFG
    SLICE_X0Y176         FDRE                                         r  led_register_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y176         FDRE (Prop_fdre_C_Q)         0.456     5.771 f  led_register_reg[7]/Q
                         net (fo=1, routed)           0.649     6.420    led_register__0[7]
    SLICE_X0Y177         LUT1 (Prop_lut1_I0_O)        0.124     6.544 r  led_OBUF[7]_inst_i_1/O
                         net (fo=2, routed)           1.961     8.505    led_OBUF[5]
    A16                  OBUF (Prop_obuf_I_O)         2.080    10.585 r  led_OBUF[5]_inst/O
                         net (fo=0)                   0.000    10.585    led[5]
    A16                                                               r  led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_register_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.972ns  (logic 2.646ns (53.211%)  route 2.326ns (46.789%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     1.017     1.017 r  osc_clk/O
                         net (fo=1, routed)           2.324     3.341    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.097     3.438 r  clk_BUFG_inst/O
                         net (fo=9, routed)           1.877     5.315    clk_BUFG
    SLICE_X0Y176         FDRE                                         r  led_register_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y176         FDRE (Prop_fdre_C_Q)         0.456     5.771 f  led_register_reg[7]/Q
                         net (fo=1, routed)           0.649     6.420    led_register__0[7]
    SLICE_X0Y177         LUT1 (Prop_lut1_I0_O)        0.124     6.544 r  led_OBUF[7]_inst_i_1/O
                         net (fo=2, routed)           1.677     8.221    led_OBUF[5]
    B17                  OBUF (Prop_obuf_I_O)         2.066    10.287 r  led_OBUF[7]_inst/O
                         net (fo=0)                   0.000    10.287    led[7]
    B17                                                               r  led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_register_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.672ns  (logic 2.658ns (56.893%)  route 2.014ns (43.107%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     1.017     1.017 r  osc_clk/O
                         net (fo=1, routed)           2.324     3.341    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.097     3.438 r  clk_BUFG_inst/O
                         net (fo=9, routed)           1.877     5.315    clk_BUFG
    SLICE_X1Y176         FDRE                                         r  led_register_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y176         FDRE (Prop_fdre_C_Q)         0.456     5.771 f  led_register_reg[3]/Q
                         net (fo=1, routed)           0.305     6.076    led_register__0[3]
    SLICE_X0Y178         LUT1 (Prop_lut1_I0_O)        0.124     6.200 r  led_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.709     7.909    led_OBUF[3]
    A15                  OBUF (Prop_obuf_I_O)         2.078     9.987 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     9.987    led[3]
    A15                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_register_reg[6]_inv_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.581ns  (logic 2.659ns (58.044%)  route 1.922ns (41.956%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     1.017     1.017 r  osc_clk/O
                         net (fo=1, routed)           2.324     3.341    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.097     3.438 r  clk_BUFG_inst/O
                         net (fo=9, routed)           1.877     5.315    clk_BUFG
    SLICE_X0Y176         FDRE                                         r  led_register_reg[6]_inv_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y176         FDRE (Prop_fdre_C_Q)         0.419     5.734 r  led_register_reg[6]_inv_lopt_replica/Q
                         net (fo=1, routed)           1.922     7.656    led_register_reg[6]_inv_lopt_replica_1
    B15                  OBUF (Prop_obuf_I_O)         2.240     9.896 r  led_OBUF[4]_inst/O
                         net (fo=0)                   0.000     9.896    led[4]
    B15                                                               r  led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_register_reg[6]_inv/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.436ns  (logic 2.524ns (56.896%)  route 1.912ns (43.104%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     1.017     1.017 r  osc_clk/O
                         net (fo=1, routed)           2.324     3.341    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.097     3.438 r  clk_BUFG_inst/O
                         net (fo=9, routed)           1.877     5.315    clk_BUFG
    SLICE_X0Y176         FDRE                                         r  led_register_reg[6]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y176         FDRE (Prop_fdre_C_Q)         0.456     5.771 r  led_register_reg[6]_inv/Q
                         net (fo=1, routed)           1.912     7.683    led_OBUF[4]
    B16                  OBUF (Prop_obuf_I_O)         2.068     9.751 r  led_OBUF[6]_inst/O
                         net (fo=0)                   0.000     9.751    led[6]
    B16                                                               r  led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_register_reg[1]_inv/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.410ns  (logic 2.532ns (57.407%)  route 1.878ns (42.593%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     1.017     1.017 r  osc_clk/O
                         net (fo=1, routed)           2.324     3.341    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.097     3.438 r  clk_BUFG_inst/O
                         net (fo=9, routed)           1.877     5.315    clk_BUFG
    SLICE_X1Y176         FDRE                                         r  led_register_reg[1]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y176         FDRE (Prop_fdre_C_Q)         0.456     5.771 r  led_register_reg[1]_inv/Q
                         net (fo=1, routed)           1.878     7.649    led_OBUF[1]
    B13                  OBUF (Prop_obuf_I_O)         2.076     9.725 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.725    led[1]
    B13                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_register_reg[2]_inv/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.378ns  (logic 2.552ns (58.280%)  route 1.827ns (41.720%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     1.017     1.017 r  osc_clk/O
                         net (fo=1, routed)           2.324     3.341    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.097     3.438 r  clk_BUFG_inst/O
                         net (fo=9, routed)           1.877     5.315    clk_BUFG
    SLICE_X0Y176         FDRE                                         r  led_register_reg[2]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y176         FDRE (Prop_fdre_C_Q)         0.456     5.771 r  led_register_reg[2]_inv/Q
                         net (fo=1, routed)           1.827     7.598    led_OBUF[2]
    A14                  OBUF (Prop_obuf_I_O)         2.096     9.693 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     9.693    led[2]
    A14                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_register_reg[0]_inv/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.257ns  (logic 2.546ns (59.823%)  route 1.710ns (40.177%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     1.017     1.017 r  osc_clk/O
                         net (fo=1, routed)           2.324     3.341    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.097     3.438 r  clk_BUFG_inst/O
                         net (fo=9, routed)           1.877     5.315    clk_BUFG
    SLICE_X1Y176         FDRE                                         r  led_register_reg[0]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y176         FDRE (Prop_fdre_C_Q)         0.456     5.771 r  led_register_reg[0]_inv/Q
                         net (fo=1, routed)           1.710     7.481    led_OBUF[0]
    A13                  OBUF (Prop_obuf_I_O)         2.090     9.572 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.572    led[0]
    A13                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 led_register_reg[0]_inv/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.333ns  (logic 0.981ns (73.577%)  route 0.352ns (26.423%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  osc_clk/O
                         net (fo=1, routed)           0.793     1.237    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.264 r  clk_BUFG_inst/O
                         net (fo=9, routed)           0.670     1.934    clk_BUFG
    SLICE_X1Y176         FDRE                                         r  led_register_reg[0]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y176         FDRE (Prop_fdre_C_Q)         0.141     2.075 r  led_register_reg[0]_inv/Q
                         net (fo=1, routed)           0.352     2.428    led_OBUF[0]
    A13                  OBUF (Prop_obuf_I_O)         0.840     3.267 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.267    led[0]
    A13                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_register_reg[2]_inv/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.379ns  (logic 0.986ns (71.467%)  route 0.394ns (28.533%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  osc_clk/O
                         net (fo=1, routed)           0.793     1.237    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.264 r  clk_BUFG_inst/O
                         net (fo=9, routed)           0.670     1.934    clk_BUFG
    SLICE_X0Y176         FDRE                                         r  led_register_reg[2]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y176         FDRE (Prop_fdre_C_Q)         0.141     2.075 r  led_register_reg[2]_inv/Q
                         net (fo=1, routed)           0.394     2.469    led_OBUF[2]
    A14                  OBUF (Prop_obuf_I_O)         0.845     3.314 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.314    led[2]
    A14                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_register_reg[1]_inv/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.380ns  (logic 0.966ns (69.984%)  route 0.414ns (30.016%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  osc_clk/O
                         net (fo=1, routed)           0.793     1.237    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.264 r  clk_BUFG_inst/O
                         net (fo=9, routed)           0.670     1.934    clk_BUFG
    SLICE_X1Y176         FDRE                                         r  led_register_reg[1]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y176         FDRE (Prop_fdre_C_Q)         0.141     2.075 r  led_register_reg[1]_inv/Q
                         net (fo=1, routed)           0.414     2.490    led_OBUF[1]
    B13                  OBUF (Prop_obuf_I_O)         0.825     3.315 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.315    led[1]
    B13                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_register_reg[6]_inv/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.403ns  (logic 0.959ns (68.336%)  route 0.444ns (31.664%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  osc_clk/O
                         net (fo=1, routed)           0.793     1.237    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.264 r  clk_BUFG_inst/O
                         net (fo=9, routed)           0.670     1.934    clk_BUFG
    SLICE_X0Y176         FDRE                                         r  led_register_reg[6]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y176         FDRE (Prop_fdre_C_Q)         0.141     2.075 r  led_register_reg[6]_inv/Q
                         net (fo=1, routed)           0.444     2.520    led_OBUF[4]
    B16                  OBUF (Prop_obuf_I_O)         0.818     3.337 r  led_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.337    led[6]
    B16                                                               r  led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_register_reg[6]_inv_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.446ns  (logic 0.999ns (69.075%)  route 0.447ns (30.925%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  osc_clk/O
                         net (fo=1, routed)           0.793     1.237    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.264 r  clk_BUFG_inst/O
                         net (fo=9, routed)           0.670     1.934    clk_BUFG
    SLICE_X0Y176         FDRE                                         r  led_register_reg[6]_inv_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y176         FDRE (Prop_fdre_C_Q)         0.128     2.062 r  led_register_reg[6]_inv_lopt_replica/Q
                         net (fo=1, routed)           0.447     2.510    led_register_reg[6]_inv_lopt_replica_1
    B15                  OBUF (Prop_obuf_I_O)         0.871     3.380 r  led_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.380    led[4]
    B15                                                               r  led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_register_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.483ns  (logic 1.013ns (68.319%)  route 0.470ns (31.681%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  osc_clk/O
                         net (fo=1, routed)           0.793     1.237    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.264 r  clk_BUFG_inst/O
                         net (fo=9, routed)           0.670     1.934    clk_BUFG
    SLICE_X1Y176         FDRE                                         r  led_register_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y176         FDRE (Prop_fdre_C_Q)         0.141     2.075 f  led_register_reg[3]/Q
                         net (fo=1, routed)           0.119     2.194    led_register__0[3]
    SLICE_X0Y178         LUT1 (Prop_lut1_I0_O)        0.045     2.239 r  led_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.351     2.590    led_OBUF[3]
    A15                  OBUF (Prop_obuf_I_O)         0.827     3.418 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.418    led[3]
    A15                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_register_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.556ns  (logic 1.001ns (64.361%)  route 0.554ns (35.639%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  osc_clk/O
                         net (fo=1, routed)           0.793     1.237    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.264 r  clk_BUFG_inst/O
                         net (fo=9, routed)           0.670     1.934    clk_BUFG
    SLICE_X0Y176         FDRE                                         r  led_register_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y176         FDRE (Prop_fdre_C_Q)         0.141     2.075 f  led_register_reg[7]/Q
                         net (fo=1, routed)           0.226     2.301    led_register__0[7]
    SLICE_X0Y177         LUT1 (Prop_lut1_I0_O)        0.045     2.346 r  led_OBUF[7]_inst_i_1/O
                         net (fo=2, routed)           0.328     2.675    led_OBUF[5]
    B17                  OBUF (Prop_obuf_I_O)         0.815     3.490 r  led_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.490    led[7]
    B17                                                               r  led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_register_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.685ns  (logic 1.016ns (60.271%)  route 0.670ns (39.729%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  osc_clk/O
                         net (fo=1, routed)           0.793     1.237    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.264 r  clk_BUFG_inst/O
                         net (fo=9, routed)           0.670     1.934    clk_BUFG
    SLICE_X0Y176         FDRE                                         r  led_register_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y176         FDRE (Prop_fdre_C_Q)         0.141     2.075 f  led_register_reg[7]/Q
                         net (fo=1, routed)           0.226     2.301    led_register__0[7]
    SLICE_X0Y177         LUT1 (Prop_lut1_I0_O)        0.045     2.346 r  led_OBUF[7]_inst_i_1/O
                         net (fo=2, routed)           0.444     2.790    led_OBUF[5]
    A16                  OBUF (Prop_obuf_I_O)         0.830     3.620 r  led_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.620    led[5]
    A16                                                               r  led[5] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk

Max Delay             9 Endpoints
Min Delay             9 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 button[0]
                            (input port)
  Destination:            led_register_reg[0]_inv/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.407ns  (logic 1.672ns (26.096%)  route 4.735ns (73.904%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        5.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y11                                               0.000     0.000 f  button[0] (IN)
                         net (fo=0)                   0.000     0.000    button[0]
    Y11                  IBUF (Prop_ibuf_I_O)         1.548     1.548 f  button_IBUF[0]_inst/O
                         net (fo=3, routed)           4.214     5.762    button_IBUF[0]
    SLICE_X0Y175         LUT6 (Prop_lut6_I2_O)        0.124     5.886 r  led_register[7]_i_1/O
                         net (fo=7, routed)           0.520     6.407    led_register[7]_i_1_n_0
    SLICE_X1Y176         FDRE                                         r  led_register_reg[0]_inv/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.973     0.973 r  osc_clk/O
                         net (fo=1, routed)           2.204     3.177    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092     3.269 r  clk_BUFG_inst/O
                         net (fo=9, routed)           1.752     5.021    clk_BUFG
    SLICE_X1Y176         FDRE                                         r  led_register_reg[0]_inv/C

Slack:                    inf
  Source:                 button[0]
                            (input port)
  Destination:            led_register_reg[1]_inv/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.407ns  (logic 1.672ns (26.096%)  route 4.735ns (73.904%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        5.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y11                                               0.000     0.000 f  button[0] (IN)
                         net (fo=0)                   0.000     0.000    button[0]
    Y11                  IBUF (Prop_ibuf_I_O)         1.548     1.548 f  button_IBUF[0]_inst/O
                         net (fo=3, routed)           4.214     5.762    button_IBUF[0]
    SLICE_X0Y175         LUT6 (Prop_lut6_I2_O)        0.124     5.886 r  led_register[7]_i_1/O
                         net (fo=7, routed)           0.520     6.407    led_register[7]_i_1_n_0
    SLICE_X1Y176         FDRE                                         r  led_register_reg[1]_inv/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.973     0.973 r  osc_clk/O
                         net (fo=1, routed)           2.204     3.177    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092     3.269 r  clk_BUFG_inst/O
                         net (fo=9, routed)           1.752     5.021    clk_BUFG
    SLICE_X1Y176         FDRE                                         r  led_register_reg[1]_inv/C

Slack:                    inf
  Source:                 button[0]
                            (input port)
  Destination:            led_register_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.407ns  (logic 1.672ns (26.096%)  route 4.735ns (73.904%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        5.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y11                                               0.000     0.000 f  button[0] (IN)
                         net (fo=0)                   0.000     0.000    button[0]
    Y11                  IBUF (Prop_ibuf_I_O)         1.548     1.548 f  button_IBUF[0]_inst/O
                         net (fo=3, routed)           4.214     5.762    button_IBUF[0]
    SLICE_X0Y175         LUT6 (Prop_lut6_I2_O)        0.124     5.886 r  led_register[7]_i_1/O
                         net (fo=7, routed)           0.520     6.407    led_register[7]_i_1_n_0
    SLICE_X1Y176         FDRE                                         r  led_register_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.973     0.973 r  osc_clk/O
                         net (fo=1, routed)           2.204     3.177    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092     3.269 r  clk_BUFG_inst/O
                         net (fo=9, routed)           1.752     5.021    clk_BUFG
    SLICE_X1Y176         FDRE                                         r  led_register_reg[3]/C

Slack:                    inf
  Source:                 button[0]
                            (input port)
  Destination:            FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.281ns  (logic 1.672ns (26.619%)  route 4.609ns (73.381%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        5.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y11                                               0.000     0.000 r  button[0] (IN)
                         net (fo=0)                   0.000     0.000    button[0]
    Y11                  IBUF (Prop_ibuf_I_O)         1.548     1.548 r  button_IBUF[0]_inst/O
                         net (fo=3, routed)           4.609     6.157    button_IBUF[0]
    SLICE_X0Y175         LUT5 (Prop_lut5_I1_O)        0.124     6.281 r  FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.000     6.281    FSM_sequential_state[1]_i_1_n_0
    SLICE_X0Y175         FDRE                                         r  FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.973     0.973 r  osc_clk/O
                         net (fo=1, routed)           2.204     3.177    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092     3.269 r  clk_BUFG_inst/O
                         net (fo=9, routed)           1.750     5.019    clk_BUFG
    SLICE_X0Y175         FDRE                                         r  FSM_sequential_state_reg[1]/C

Slack:                    inf
  Source:                 button[0]
                            (input port)
  Destination:            FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.274ns  (logic 1.672ns (26.649%)  route 4.602ns (73.351%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        5.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y11                                               0.000     0.000 r  button[0] (IN)
                         net (fo=0)                   0.000     0.000    button[0]
    Y11                  IBUF (Prop_ibuf_I_O)         1.548     1.548 r  button_IBUF[0]_inst/O
                         net (fo=3, routed)           4.602     6.150    button_IBUF[0]
    SLICE_X0Y175         LUT5 (Prop_lut5_I1_O)        0.124     6.274 r  FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000     6.274    FSM_sequential_state[0]_i_1_n_0
    SLICE_X0Y175         FDRE                                         r  FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.973     0.973 r  osc_clk/O
                         net (fo=1, routed)           2.204     3.177    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092     3.269 r  clk_BUFG_inst/O
                         net (fo=9, routed)           1.750     5.019    clk_BUFG
    SLICE_X0Y175         FDRE                                         r  FSM_sequential_state_reg[0]/C

Slack:                    inf
  Source:                 button[0]
                            (input port)
  Destination:            led_register_reg[2]_inv/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.217ns  (logic 1.672ns (26.890%)  route 4.546ns (73.110%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        5.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y11                                               0.000     0.000 f  button[0] (IN)
                         net (fo=0)                   0.000     0.000    button[0]
    Y11                  IBUF (Prop_ibuf_I_O)         1.548     1.548 f  button_IBUF[0]_inst/O
                         net (fo=3, routed)           4.214     5.762    button_IBUF[0]
    SLICE_X0Y175         LUT6 (Prop_lut6_I2_O)        0.124     5.886 r  led_register[7]_i_1/O
                         net (fo=7, routed)           0.331     6.217    led_register[7]_i_1_n_0
    SLICE_X0Y176         FDRE                                         r  led_register_reg[2]_inv/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.973     0.973 r  osc_clk/O
                         net (fo=1, routed)           2.204     3.177    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092     3.269 r  clk_BUFG_inst/O
                         net (fo=9, routed)           1.752     5.021    clk_BUFG
    SLICE_X0Y176         FDRE                                         r  led_register_reg[2]_inv/C

Slack:                    inf
  Source:                 button[0]
                            (input port)
  Destination:            led_register_reg[6]_inv/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.217ns  (logic 1.672ns (26.890%)  route 4.546ns (73.110%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        5.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y11                                               0.000     0.000 f  button[0] (IN)
                         net (fo=0)                   0.000     0.000    button[0]
    Y11                  IBUF (Prop_ibuf_I_O)         1.548     1.548 f  button_IBUF[0]_inst/O
                         net (fo=3, routed)           4.214     5.762    button_IBUF[0]
    SLICE_X0Y175         LUT6 (Prop_lut6_I2_O)        0.124     5.886 r  led_register[7]_i_1/O
                         net (fo=7, routed)           0.331     6.217    led_register[7]_i_1_n_0
    SLICE_X0Y176         FDRE                                         r  led_register_reg[6]_inv/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.973     0.973 r  osc_clk/O
                         net (fo=1, routed)           2.204     3.177    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092     3.269 r  clk_BUFG_inst/O
                         net (fo=9, routed)           1.752     5.021    clk_BUFG
    SLICE_X0Y176         FDRE                                         r  led_register_reg[6]_inv/C

Slack:                    inf
  Source:                 button[0]
                            (input port)
  Destination:            led_register_reg[6]_inv_lopt_replica/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.217ns  (logic 1.672ns (26.890%)  route 4.546ns (73.110%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        5.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y11                                               0.000     0.000 f  button[0] (IN)
                         net (fo=0)                   0.000     0.000    button[0]
    Y11                  IBUF (Prop_ibuf_I_O)         1.548     1.548 f  button_IBUF[0]_inst/O
                         net (fo=3, routed)           4.214     5.762    button_IBUF[0]
    SLICE_X0Y175         LUT6 (Prop_lut6_I2_O)        0.124     5.886 r  led_register[7]_i_1/O
                         net (fo=7, routed)           0.331     6.217    led_register[7]_i_1_n_0
    SLICE_X0Y176         FDRE                                         r  led_register_reg[6]_inv_lopt_replica/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.973     0.973 r  osc_clk/O
                         net (fo=1, routed)           2.204     3.177    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092     3.269 r  clk_BUFG_inst/O
                         net (fo=9, routed)           1.752     5.021    clk_BUFG
    SLICE_X0Y176         FDRE                                         r  led_register_reg[6]_inv_lopt_replica/C

Slack:                    inf
  Source:                 button[0]
                            (input port)
  Destination:            led_register_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.217ns  (logic 1.672ns (26.890%)  route 4.546ns (73.110%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        5.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y11                                               0.000     0.000 f  button[0] (IN)
                         net (fo=0)                   0.000     0.000    button[0]
    Y11                  IBUF (Prop_ibuf_I_O)         1.548     1.548 f  button_IBUF[0]_inst/O
                         net (fo=3, routed)           4.214     5.762    button_IBUF[0]
    SLICE_X0Y175         LUT6 (Prop_lut6_I2_O)        0.124     5.886 r  led_register[7]_i_1/O
                         net (fo=7, routed)           0.331     6.217    led_register[7]_i_1_n_0
    SLICE_X0Y176         FDRE                                         r  led_register_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.973     0.973 r  osc_clk/O
                         net (fo=1, routed)           2.204     3.177    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092     3.269 r  clk_BUFG_inst/O
                         net (fo=9, routed)           1.752     5.021    clk_BUFG
    SLICE_X0Y176         FDRE                                         r  led_register_reg[7]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 button[3]
                            (input port)
  Destination:            FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.776ns  (logic 0.353ns (19.892%)  route 1.423ns (80.108%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.308ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.308ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  button[3] (IN)
                         net (fo=0)                   0.000     0.000    button[3]
    W14                  IBUF (Prop_ibuf_I_O)         0.308     0.308 r  button_IBUF[3]_inst/O
                         net (fo=3, routed)           1.423     1.731    button_IBUF[3]
    SLICE_X0Y175         LUT5 (Prop_lut5_I3_O)        0.045     1.776 r  FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.776    FSM_sequential_state[0]_i_1_n_0
    SLICE_X0Y175         FDRE                                         r  FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.480     0.480 r  osc_clk/O
                         net (fo=1, routed)           0.855     1.335    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.365 r  clk_BUFG_inst/O
                         net (fo=9, routed)           0.943     2.308    clk_BUFG
    SLICE_X0Y175         FDRE                                         r  FSM_sequential_state_reg[0]/C

Slack:                    inf
  Source:                 button[3]
                            (input port)
  Destination:            FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.865ns  (logic 0.353ns (18.946%)  route 1.512ns (81.054%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.308ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.308ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  button[3] (IN)
                         net (fo=0)                   0.000     0.000    button[3]
    W14                  IBUF (Prop_ibuf_I_O)         0.308     0.308 r  button_IBUF[3]_inst/O
                         net (fo=3, routed)           1.512     1.820    button_IBUF[3]
    SLICE_X0Y175         LUT5 (Prop_lut5_I3_O)        0.045     1.865 r  FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.865    FSM_sequential_state[1]_i_1_n_0
    SLICE_X0Y175         FDRE                                         r  FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.480     0.480 r  osc_clk/O
                         net (fo=1, routed)           0.855     1.335    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.365 r  clk_BUFG_inst/O
                         net (fo=9, routed)           0.943     2.308    clk_BUFG
    SLICE_X0Y175         FDRE                                         r  FSM_sequential_state_reg[1]/C

Slack:                    inf
  Source:                 button[3]
                            (input port)
  Destination:            led_register_reg[2]_inv/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.975ns  (logic 0.353ns (17.895%)  route 1.621ns (82.105%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.309ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  button[3] (IN)
                         net (fo=0)                   0.000     0.000    button[3]
    W14                  IBUF (Prop_ibuf_I_O)         0.308     0.308 r  button_IBUF[3]_inst/O
                         net (fo=3, routed)           1.509     1.817    button_IBUF[3]
    SLICE_X0Y175         LUT6 (Prop_lut6_I4_O)        0.045     1.862 r  led_register[7]_i_1/O
                         net (fo=7, routed)           0.112     1.975    led_register[7]_i_1_n_0
    SLICE_X0Y176         FDRE                                         r  led_register_reg[2]_inv/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.480     0.480 r  osc_clk/O
                         net (fo=1, routed)           0.855     1.335    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.365 r  clk_BUFG_inst/O
                         net (fo=9, routed)           0.944     2.309    clk_BUFG
    SLICE_X0Y176         FDRE                                         r  led_register_reg[2]_inv/C

Slack:                    inf
  Source:                 button[3]
                            (input port)
  Destination:            led_register_reg[6]_inv/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.975ns  (logic 0.353ns (17.895%)  route 1.621ns (82.105%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.309ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  button[3] (IN)
                         net (fo=0)                   0.000     0.000    button[3]
    W14                  IBUF (Prop_ibuf_I_O)         0.308     0.308 r  button_IBUF[3]_inst/O
                         net (fo=3, routed)           1.509     1.817    button_IBUF[3]
    SLICE_X0Y175         LUT6 (Prop_lut6_I4_O)        0.045     1.862 r  led_register[7]_i_1/O
                         net (fo=7, routed)           0.112     1.975    led_register[7]_i_1_n_0
    SLICE_X0Y176         FDRE                                         r  led_register_reg[6]_inv/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.480     0.480 r  osc_clk/O
                         net (fo=1, routed)           0.855     1.335    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.365 r  clk_BUFG_inst/O
                         net (fo=9, routed)           0.944     2.309    clk_BUFG
    SLICE_X0Y176         FDRE                                         r  led_register_reg[6]_inv/C

Slack:                    inf
  Source:                 button[3]
                            (input port)
  Destination:            led_register_reg[6]_inv_lopt_replica/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.975ns  (logic 0.353ns (17.895%)  route 1.621ns (82.105%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.309ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  button[3] (IN)
                         net (fo=0)                   0.000     0.000    button[3]
    W14                  IBUF (Prop_ibuf_I_O)         0.308     0.308 r  button_IBUF[3]_inst/O
                         net (fo=3, routed)           1.509     1.817    button_IBUF[3]
    SLICE_X0Y175         LUT6 (Prop_lut6_I4_O)        0.045     1.862 r  led_register[7]_i_1/O
                         net (fo=7, routed)           0.112     1.975    led_register[7]_i_1_n_0
    SLICE_X0Y176         FDRE                                         r  led_register_reg[6]_inv_lopt_replica/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.480     0.480 r  osc_clk/O
                         net (fo=1, routed)           0.855     1.335    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.365 r  clk_BUFG_inst/O
                         net (fo=9, routed)           0.944     2.309    clk_BUFG
    SLICE_X0Y176         FDRE                                         r  led_register_reg[6]_inv_lopt_replica/C

Slack:                    inf
  Source:                 button[3]
                            (input port)
  Destination:            led_register_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.975ns  (logic 0.353ns (17.895%)  route 1.621ns (82.105%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.309ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  button[3] (IN)
                         net (fo=0)                   0.000     0.000    button[3]
    W14                  IBUF (Prop_ibuf_I_O)         0.308     0.308 r  button_IBUF[3]_inst/O
                         net (fo=3, routed)           1.509     1.817    button_IBUF[3]
    SLICE_X0Y175         LUT6 (Prop_lut6_I4_O)        0.045     1.862 r  led_register[7]_i_1/O
                         net (fo=7, routed)           0.112     1.975    led_register[7]_i_1_n_0
    SLICE_X0Y176         FDRE                                         r  led_register_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.480     0.480 r  osc_clk/O
                         net (fo=1, routed)           0.855     1.335    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.365 r  clk_BUFG_inst/O
                         net (fo=9, routed)           0.944     2.309    clk_BUFG
    SLICE_X0Y176         FDRE                                         r  led_register_reg[7]/C

Slack:                    inf
  Source:                 button[3]
                            (input port)
  Destination:            led_register_reg[0]_inv/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.035ns  (logic 0.353ns (17.365%)  route 1.681ns (82.635%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.309ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  button[3] (IN)
                         net (fo=0)                   0.000     0.000    button[3]
    W14                  IBUF (Prop_ibuf_I_O)         0.308     0.308 r  button_IBUF[3]_inst/O
                         net (fo=3, routed)           1.509     1.817    button_IBUF[3]
    SLICE_X0Y175         LUT6 (Prop_lut6_I4_O)        0.045     1.862 r  led_register[7]_i_1/O
                         net (fo=7, routed)           0.172     2.035    led_register[7]_i_1_n_0
    SLICE_X1Y176         FDRE                                         r  led_register_reg[0]_inv/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.480     0.480 r  osc_clk/O
                         net (fo=1, routed)           0.855     1.335    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.365 r  clk_BUFG_inst/O
                         net (fo=9, routed)           0.944     2.309    clk_BUFG
    SLICE_X1Y176         FDRE                                         r  led_register_reg[0]_inv/C

Slack:                    inf
  Source:                 button[3]
                            (input port)
  Destination:            led_register_reg[1]_inv/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.035ns  (logic 0.353ns (17.365%)  route 1.681ns (82.635%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.309ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  button[3] (IN)
                         net (fo=0)                   0.000     0.000    button[3]
    W14                  IBUF (Prop_ibuf_I_O)         0.308     0.308 r  button_IBUF[3]_inst/O
                         net (fo=3, routed)           1.509     1.817    button_IBUF[3]
    SLICE_X0Y175         LUT6 (Prop_lut6_I4_O)        0.045     1.862 r  led_register[7]_i_1/O
                         net (fo=7, routed)           0.172     2.035    led_register[7]_i_1_n_0
    SLICE_X1Y176         FDRE                                         r  led_register_reg[1]_inv/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.480     0.480 r  osc_clk/O
                         net (fo=1, routed)           0.855     1.335    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.365 r  clk_BUFG_inst/O
                         net (fo=9, routed)           0.944     2.309    clk_BUFG
    SLICE_X1Y176         FDRE                                         r  led_register_reg[1]_inv/C

Slack:                    inf
  Source:                 button[3]
                            (input port)
  Destination:            led_register_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.035ns  (logic 0.353ns (17.365%)  route 1.681ns (82.635%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.309ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  button[3] (IN)
                         net (fo=0)                   0.000     0.000    button[3]
    W14                  IBUF (Prop_ibuf_I_O)         0.308     0.308 r  button_IBUF[3]_inst/O
                         net (fo=3, routed)           1.509     1.817    button_IBUF[3]
    SLICE_X0Y175         LUT6 (Prop_lut6_I4_O)        0.045     1.862 r  led_register[7]_i_1/O
                         net (fo=7, routed)           0.172     2.035    led_register[7]_i_1_n_0
    SLICE_X1Y176         FDRE                                         r  led_register_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.480     0.480 r  osc_clk/O
                         net (fo=1, routed)           0.855     1.335    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.365 r  clk_BUFG_inst/O
                         net (fo=9, routed)           0.944     2.309    clk_BUFG
    SLICE_X1Y176         FDRE                                         r  led_register_reg[3]/C





