# 8-Bit-Ripple-Carry-Adder
8 Bit ripple carry adder, designed and simulated in Cadence virtuoso.

This is a university project completed at the University of Western Australia for ELEC5503 Digital Microelectronics.

## Aim
To design, simulate and layout an 8 bit ripple carry adder using Cadence Virtuoso.

## Schematic
![Alt text](fulladdertopo.JPG.png?raw=true "Title")

## Layout
### Single Bit Adder
![Alt text](/falayb.png?raw=true "Title")

### 8 Bit Adder

![Alt text](/8bit.png?raw=true "Title")
