ARM GAS  /tmp/ccstEyPf.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"usb_core.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.USB_OTG_EnableCommonInt,"ax",%progbits
  18              		.align	1
  19              		.arch armv7e-m
  20              		.syntax unified
  21              		.thumb
  22              		.thumb_func
  23              		.fpu fpv4-sp-d16
  25              	USB_OTG_EnableCommonInt:
  26              	.LVL0:
  27              	.LFB126:
  28              		.file 1 "USB/core/usb_core.c"
   1:USB/core/usb_core.c **** /**
   2:USB/core/usb_core.c ****   ******************************************************************************
   3:USB/core/usb_core.c ****   * @file    usb_core.c
   4:USB/core/usb_core.c ****   * @author  MCD Application Team
   5:USB/core/usb_core.c ****   * @version V2.1.0
   6:USB/core/usb_core.c ****   * @date    19-March-2012
   7:USB/core/usb_core.c ****   * @brief   USB-OTG Core Layer
   8:USB/core/usb_core.c ****   ******************************************************************************
   9:USB/core/usb_core.c ****   * @attention
  10:USB/core/usb_core.c ****   *
  11:USB/core/usb_core.c ****   * <h2><center>&copy; COPYRIGHT 2012 STMicroelectronics</center></h2>
  12:USB/core/usb_core.c ****   *
  13:USB/core/usb_core.c ****   * Licensed under MCD-ST Liberty SW License Agreement V2, (the "License");
  14:USB/core/usb_core.c ****   * You may not use this file except in compliance with the License.
  15:USB/core/usb_core.c ****   * You may obtain a copy of the License at:
  16:USB/core/usb_core.c ****   *
  17:USB/core/usb_core.c ****   *        http://www.st.com/software_license_agreement_liberty_v2
  18:USB/core/usb_core.c ****   *
  19:USB/core/usb_core.c ****   * Unless required by applicable law or agreed to in writing, software 
  20:USB/core/usb_core.c ****   * distributed under the License is distributed on an "AS IS" BASIS, 
  21:USB/core/usb_core.c ****   * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  22:USB/core/usb_core.c ****   * See the License for the specific language governing permissions and
  23:USB/core/usb_core.c ****   * limitations under the License.
  24:USB/core/usb_core.c ****   *
  25:USB/core/usb_core.c ****   ******************************************************************************
  26:USB/core/usb_core.c ****   */
  27:USB/core/usb_core.c **** 
  28:USB/core/usb_core.c **** /* Includes ------------------------------------------------------------------*/
  29:USB/core/usb_core.c **** #include "usb_core.h"
  30:USB/core/usb_core.c **** #include "usb_bsp.h"
ARM GAS  /tmp/ccstEyPf.s 			page 2


  31:USB/core/usb_core.c **** 
  32:USB/core/usb_core.c **** 
  33:USB/core/usb_core.c **** /** @addtogroup USB_OTG_DRIVER
  34:USB/core/usb_core.c **** * @{
  35:USB/core/usb_core.c **** */
  36:USB/core/usb_core.c **** 
  37:USB/core/usb_core.c **** /** @defgroup USB_CORE 
  38:USB/core/usb_core.c **** * @brief This file includes the USB-OTG Core Layer
  39:USB/core/usb_core.c **** * @{
  40:USB/core/usb_core.c **** */
  41:USB/core/usb_core.c **** 
  42:USB/core/usb_core.c **** 
  43:USB/core/usb_core.c **** /** @defgroup USB_CORE_Private_Defines
  44:USB/core/usb_core.c **** * @{
  45:USB/core/usb_core.c **** */ 
  46:USB/core/usb_core.c **** 
  47:USB/core/usb_core.c **** /**
  48:USB/core/usb_core.c **** * @}
  49:USB/core/usb_core.c **** */ 
  50:USB/core/usb_core.c **** 
  51:USB/core/usb_core.c **** 
  52:USB/core/usb_core.c **** /** @defgroup USB_CORE_Private_TypesDefinitions
  53:USB/core/usb_core.c **** * @{
  54:USB/core/usb_core.c **** */ 
  55:USB/core/usb_core.c **** /**
  56:USB/core/usb_core.c **** * @}
  57:USB/core/usb_core.c **** */ 
  58:USB/core/usb_core.c **** 
  59:USB/core/usb_core.c **** 
  60:USB/core/usb_core.c **** 
  61:USB/core/usb_core.c **** /** @defgroup USB_CORE_Private_Macros
  62:USB/core/usb_core.c **** * @{
  63:USB/core/usb_core.c **** */ 
  64:USB/core/usb_core.c **** /**
  65:USB/core/usb_core.c **** * @}
  66:USB/core/usb_core.c **** */ 
  67:USB/core/usb_core.c **** 
  68:USB/core/usb_core.c **** 
  69:USB/core/usb_core.c **** /** @defgroup USB_CORE_Private_Variables
  70:USB/core/usb_core.c **** * @{
  71:USB/core/usb_core.c **** */ 
  72:USB/core/usb_core.c **** /**
  73:USB/core/usb_core.c **** * @}
  74:USB/core/usb_core.c **** */ 
  75:USB/core/usb_core.c **** 
  76:USB/core/usb_core.c **** 
  77:USB/core/usb_core.c **** /** @defgroup USB_CORE_Private_FunctionPrototypes
  78:USB/core/usb_core.c **** * @{
  79:USB/core/usb_core.c **** */ 
  80:USB/core/usb_core.c **** /**
  81:USB/core/usb_core.c **** * @}
  82:USB/core/usb_core.c **** */ 
  83:USB/core/usb_core.c **** 
  84:USB/core/usb_core.c **** 
  85:USB/core/usb_core.c **** /** @defgroup USB_CORE_Private_Functions
  86:USB/core/usb_core.c **** * @{
  87:USB/core/usb_core.c **** */ 
ARM GAS  /tmp/ccstEyPf.s 			page 3


  88:USB/core/usb_core.c **** 
  89:USB/core/usb_core.c **** /**
  90:USB/core/usb_core.c **** * @brief  USB_OTG_EnableCommonInt
  91:USB/core/usb_core.c **** *         Initializes the commmon interrupts, used in both device and modes
  92:USB/core/usb_core.c **** * @param  pdev : Selected device
  93:USB/core/usb_core.c **** * @retval None
  94:USB/core/usb_core.c **** */
  95:USB/core/usb_core.c **** static void USB_OTG_EnableCommonInt(USB_OTG_CORE_HANDLE *pdev)
  96:USB/core/usb_core.c **** {
  29              		.loc 1 96 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 0
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33              		@ link register save eliminated.
  97:USB/core/usb_core.c ****   USB_OTG_GINTMSK_TypeDef  int_mask;
  34              		.loc 1 97 3 view .LVU1
  98:USB/core/usb_core.c ****   
  99:USB/core/usb_core.c ****   int_mask.d32 = 0;
  35              		.loc 1 99 3 view .LVU2
 100:USB/core/usb_core.c ****   /* Clear any pending USB_OTG Interrupts */
 101:USB/core/usb_core.c **** #ifndef USE_OTG_MODE
 102:USB/core/usb_core.c ****   USB_OTG_WRITE_REG32( &pdev->regs.GREGS->GOTGINT, 0xFFFFFFFF);
  36              		.loc 1 102 3 view .LVU3
  37 0000 C368     		ldr	r3, [r0, #12]
  38 0002 4FF0FF32 		mov	r2, #-1
  39 0006 5A60     		str	r2, [r3, #4]
 103:USB/core/usb_core.c **** #endif
 104:USB/core/usb_core.c ****   /* Clear any pending interrupts */
 105:USB/core/usb_core.c ****   USB_OTG_WRITE_REG32( &pdev->regs.GREGS->GINTSTS, 0xBFFFFFFF);
  40              		.loc 1 105 3 view .LVU4
  41 0008 C368     		ldr	r3, [r0, #12]
  42 000a 6FF08042 		mvn	r2, #1073741824
  43 000e 5A61     		str	r2, [r3, #20]
 106:USB/core/usb_core.c ****   /* Enable the interrupts in the INTMSK */
 107:USB/core/usb_core.c ****   int_mask.b.wkupintr = 1;
  44              		.loc 1 107 3 view .LVU5
 108:USB/core/usb_core.c ****   int_mask.b.usbsuspend = 1; 
  45              		.loc 1 108 3 view .LVU6
  46              		.loc 1 108 25 is_stmt 0 view .LVU7
  47 0010 014B     		ldr	r3, .L2
  48              	.LVL1:
 109:USB/core/usb_core.c ****   
 110:USB/core/usb_core.c **** #ifdef USE_OTG_MODE
 111:USB/core/usb_core.c ****   int_mask.b.otgintr = 1;
 112:USB/core/usb_core.c ****   int_mask.b.sessreqintr = 1;
 113:USB/core/usb_core.c ****   int_mask.b.conidstschng = 1;
 114:USB/core/usb_core.c **** #endif
 115:USB/core/usb_core.c ****   USB_OTG_WRITE_REG32( &pdev->regs.GREGS->GINTMSK, int_mask.d32);
  49              		.loc 1 115 3 is_stmt 1 view .LVU8
  50 0012 C268     		ldr	r2, [r0, #12]
  51              	.LVL2:
  52              		.loc 1 115 3 is_stmt 0 view .LVU9
  53 0014 9361     		str	r3, [r2, #24]
 116:USB/core/usb_core.c **** }
  54              		.loc 1 116 1 view .LVU10
  55 0016 7047     		bx	lr
  56              	.L3:
ARM GAS  /tmp/ccstEyPf.s 			page 4


  57              		.align	2
  58              	.L2:
  59 0018 00080080 		.word	-2147481600
  60              		.cfi_endproc
  61              	.LFE126:
  63              		.section	.text.USB_OTG_CoreReset,"ax",%progbits
  64              		.align	1
  65              		.syntax unified
  66              		.thumb
  67              		.thumb_func
  68              		.fpu fpv4-sp-d16
  70              	USB_OTG_CoreReset:
  71              	.LVL3:
  72              	.LFB127:
 117:USB/core/usb_core.c **** 
 118:USB/core/usb_core.c **** /**
 119:USB/core/usb_core.c **** * @brief  USB_OTG_CoreReset : Soft reset of the core
 120:USB/core/usb_core.c **** * @param  pdev : Selected device
 121:USB/core/usb_core.c **** * @retval USB_OTG_STS : status
 122:USB/core/usb_core.c **** */
 123:USB/core/usb_core.c **** static USB_OTG_STS USB_OTG_CoreReset(USB_OTG_CORE_HANDLE *pdev)
 124:USB/core/usb_core.c **** {
  73              		.loc 1 124 1 is_stmt 1 view -0
  74              		.cfi_startproc
  75              		@ args = 0, pretend = 0, frame = 8
  76              		@ frame_needed = 0, uses_anonymous_args = 0
  77              		.loc 1 124 1 is_stmt 0 view .LVU12
  78 0000 30B5     		push	{r4, r5, lr}
  79              	.LCFI0:
  80              		.cfi_def_cfa_offset 12
  81              		.cfi_offset 4, -12
  82              		.cfi_offset 5, -8
  83              		.cfi_offset 14, -4
  84 0002 83B0     		sub	sp, sp, #12
  85              	.LCFI1:
  86              		.cfi_def_cfa_offset 24
  87 0004 0546     		mov	r5, r0
 125:USB/core/usb_core.c ****   USB_OTG_STS status = USB_OTG_OK;
  88              		.loc 1 125 3 is_stmt 1 view .LVU13
  89              	.LVL4:
 126:USB/core/usb_core.c ****   __IO USB_OTG_GRSTCTL_TypeDef  greset;
  90              		.loc 1 126 3 view .LVU14
 127:USB/core/usb_core.c ****   uint32_t count = 0;
  91              		.loc 1 127 3 view .LVU15
 128:USB/core/usb_core.c ****   
 129:USB/core/usb_core.c ****   greset.d32 = 0;
  92              		.loc 1 129 3 view .LVU16
  93              		.loc 1 129 14 is_stmt 0 view .LVU17
  94 0006 0024     		movs	r4, #0
  95 0008 0194     		str	r4, [sp, #4]
  96              	.LVL5:
  97              	.L6:
 130:USB/core/usb_core.c ****   /* Wait for AHB master IDLE state. */
 131:USB/core/usb_core.c ****   do
  98              		.loc 1 131 3 is_stmt 1 view .LVU18
 132:USB/core/usb_core.c ****   {
 133:USB/core/usb_core.c ****     USB_OTG_BSP_uDelay(3);
ARM GAS  /tmp/ccstEyPf.s 			page 5


  99              		.loc 1 133 5 view .LVU19
 100 000a 0320     		movs	r0, #3
 101 000c FFF7FEFF 		bl	USB_OTG_BSP_uDelay
 102              	.LVL6:
 134:USB/core/usb_core.c ****     greset.d32 = USB_OTG_READ_REG32(&pdev->regs.GREGS->GRSTCTL);
 103              		.loc 1 134 5 view .LVU20
 104              		.loc 1 134 18 is_stmt 0 view .LVU21
 105 0010 EB68     		ldr	r3, [r5, #12]
 106 0012 1A69     		ldr	r2, [r3, #16]
 107              		.loc 1 134 16 view .LVU22
 108 0014 0192     		str	r2, [sp, #4]
 135:USB/core/usb_core.c ****     if (++count > 200000)
 109              		.loc 1 135 5 is_stmt 1 view .LVU23
 110              		.loc 1 135 8 is_stmt 0 view .LVU24
 111 0016 0134     		adds	r4, r4, #1
 112              	.LVL7:
 113              		.loc 1 135 8 view .LVU25
 114 0018 0E4A     		ldr	r2, .L10
 115 001a 9442     		cmp	r4, r2
 116 001c 17D8     		bhi	.L5
 136:USB/core/usb_core.c ****     {
 137:USB/core/usb_core.c ****       return USB_OTG_OK;
 138:USB/core/usb_core.c ****     }
 139:USB/core/usb_core.c ****   }
 140:USB/core/usb_core.c ****   while (greset.b.ahbidle == 0);
 117              		.loc 1 140 18 view .LVU26
 118 001e 019A     		ldr	r2, [sp, #4]
 119              		.loc 1 140 3 view .LVU27
 120 0020 002A     		cmp	r2, #0
 121 0022 F2DA     		bge	.L6
 141:USB/core/usb_core.c ****   /* Core Soft Reset */
 142:USB/core/usb_core.c ****   count = 0;
 122              		.loc 1 142 3 is_stmt 1 view .LVU28
 123              	.LVL8:
 143:USB/core/usb_core.c ****   greset.b.csftrst = 1;
 124              		.loc 1 143 3 view .LVU29
 125              		.loc 1 143 20 is_stmt 0 view .LVU30
 126 0024 019A     		ldr	r2, [sp, #4]
 127 0026 42F00102 		orr	r2, r2, #1
 128 002a 0192     		str	r2, [sp, #4]
 144:USB/core/usb_core.c ****   USB_OTG_WRITE_REG32(&pdev->regs.GREGS->GRSTCTL, greset.d32 );
 129              		.loc 1 144 3 is_stmt 1 view .LVU31
 130 002c 019A     		ldr	r2, [sp, #4]
 131 002e 1A61     		str	r2, [r3, #16]
 142:USB/core/usb_core.c ****   greset.b.csftrst = 1;
 132              		.loc 1 142 9 is_stmt 0 view .LVU32
 133 0030 0023     		movs	r3, #0
 134              	.LVL9:
 135              	.L8:
 145:USB/core/usb_core.c ****   do
 136              		.loc 1 145 3 is_stmt 1 view .LVU33
 146:USB/core/usb_core.c ****   {
 147:USB/core/usb_core.c ****     greset.d32 = USB_OTG_READ_REG32(&pdev->regs.GREGS->GRSTCTL);
 137              		.loc 1 147 5 view .LVU34
 138              		.loc 1 147 18 is_stmt 0 view .LVU35
 139 0032 EA68     		ldr	r2, [r5, #12]
 140 0034 1269     		ldr	r2, [r2, #16]
ARM GAS  /tmp/ccstEyPf.s 			page 6


 141              		.loc 1 147 16 view .LVU36
 142 0036 0192     		str	r2, [sp, #4]
 148:USB/core/usb_core.c ****     if (++count > 200000)
 143              		.loc 1 148 5 is_stmt 1 view .LVU37
 144              		.loc 1 148 8 is_stmt 0 view .LVU38
 145 0038 0133     		adds	r3, r3, #1
 146              	.LVL10:
 147              		.loc 1 148 8 view .LVU39
 148 003a 064A     		ldr	r2, .L10
 149 003c 9342     		cmp	r3, r2
 150 003e 03D8     		bhi	.L7
 149:USB/core/usb_core.c ****     {
 150:USB/core/usb_core.c ****       break;
 151:USB/core/usb_core.c ****     }
 152:USB/core/usb_core.c ****   }
 153:USB/core/usb_core.c ****   while (greset.b.csftrst == 1);
 151              		.loc 1 153 18 view .LVU40
 152 0040 019A     		ldr	r2, [sp, #4]
 153              		.loc 1 153 3 view .LVU41
 154 0042 12F0010F 		tst	r2, #1
 155 0046 F4D1     		bne	.L8
 156              	.L7:
 154:USB/core/usb_core.c ****   /* Wait for 3 PHY Clocks*/
 155:USB/core/usb_core.c ****   USB_OTG_BSP_uDelay(3);
 157              		.loc 1 155 3 is_stmt 1 view .LVU42
 158 0048 0320     		movs	r0, #3
 159 004a FFF7FEFF 		bl	USB_OTG_BSP_uDelay
 160              	.LVL11:
 156:USB/core/usb_core.c ****   return status;
 161              		.loc 1 156 3 view .LVU43
 162              	.L5:
 157:USB/core/usb_core.c **** }
 163              		.loc 1 157 1 is_stmt 0 view .LVU44
 164 004e 0020     		movs	r0, #0
 165 0050 03B0     		add	sp, sp, #12
 166              	.LCFI2:
 167              		.cfi_def_cfa_offset 12
 168              		@ sp needed
 169 0052 30BD     		pop	{r4, r5, pc}
 170              	.LVL12:
 171              	.L11:
 172              		.loc 1 157 1 view .LVU45
 173              		.align	2
 174              	.L10:
 175 0054 400D0300 		.word	200000
 176              		.cfi_endproc
 177              	.LFE127:
 179              		.section	.text.USB_OTG_WritePacket,"ax",%progbits
 180              		.align	1
 181              		.global	USB_OTG_WritePacket
 182              		.syntax unified
 183              		.thumb
 184              		.thumb_func
 185              		.fpu fpv4-sp-d16
 187              	USB_OTG_WritePacket:
 188              	.LVL13:
 189              	.LFB128:
ARM GAS  /tmp/ccstEyPf.s 			page 7


 158:USB/core/usb_core.c **** 
 159:USB/core/usb_core.c **** /**
 160:USB/core/usb_core.c **** * @brief  USB_OTG_WritePacket : Writes a packet into the Tx FIFO associated 
 161:USB/core/usb_core.c **** *         with the EP
 162:USB/core/usb_core.c **** * @param  pdev : Selected device
 163:USB/core/usb_core.c **** * @param  src : source pointer
 164:USB/core/usb_core.c **** * @param  ch_ep_num : end point number
 165:USB/core/usb_core.c **** * @param  bytes : No. of bytes
 166:USB/core/usb_core.c **** * @retval USB_OTG_STS : status
 167:USB/core/usb_core.c **** */
 168:USB/core/usb_core.c **** USB_OTG_STS USB_OTG_WritePacket(USB_OTG_CORE_HANDLE *pdev, 
 169:USB/core/usb_core.c ****                                 uint8_t             *src, 
 170:USB/core/usb_core.c ****                                 uint8_t             ch_ep_num, 
 171:USB/core/usb_core.c ****                                 uint16_t            len)
 172:USB/core/usb_core.c **** {
 190              		.loc 1 172 1 is_stmt 1 view -0
 191              		.cfi_startproc
 192              		@ args = 0, pretend = 0, frame = 0
 193              		@ frame_needed = 0, uses_anonymous_args = 0
 194              		@ link register save eliminated.
 195              		.loc 1 172 1 is_stmt 0 view .LVU47
 196 0000 10B4     		push	{r4}
 197              	.LCFI3:
 198              		.cfi_def_cfa_offset 4
 199              		.cfi_offset 4, -4
 173:USB/core/usb_core.c ****   USB_OTG_STS status = USB_OTG_OK;
 200              		.loc 1 173 3 is_stmt 1 view .LVU48
 201              	.LVL14:
 174:USB/core/usb_core.c ****   if (pdev->cfg.dma_enable == 0)
 202              		.loc 1 174 3 view .LVU49
 203              		.loc 1 174 16 is_stmt 0 view .LVU50
 204 0002 C478     		ldrb	r4, [r0, #3]	@ zero_extendqisi2
 205              		.loc 1 174 6 view .LVU51
 206 0004 6CB9     		cbnz	r4, .L13
 207              	.LBB2:
 175:USB/core/usb_core.c ****   {
 176:USB/core/usb_core.c ****     uint32_t count32b= 0 , i= 0;
 208              		.loc 1 176 5 is_stmt 1 view .LVU52
 209              	.LVL15:
 177:USB/core/usb_core.c ****     __IO uint32_t *fifo;
 210              		.loc 1 177 5 view .LVU53
 178:USB/core/usb_core.c ****     
 179:USB/core/usb_core.c ****     count32b =  (len + 3) / 4;
 211              		.loc 1 179 5 view .LVU54
 212              		.loc 1 179 27 is_stmt 0 view .LVU55
 213 0006 0333     		adds	r3, r3, #3
 214              	.LVL16:
 215              		.loc 1 179 14 view .LVU56
 216 0008 9C10     		asrs	r4, r3, #2
 217              	.LVL17:
 180:USB/core/usb_core.c ****     fifo = pdev->regs.DFIFO[ch_ep_num];
 218              		.loc 1 180 5 is_stmt 1 view .LVU57
 219              		.loc 1 180 10 is_stmt 0 view .LVU58
 220 000a 3232     		adds	r2, r2, #50
 221              	.LVL18:
 222              		.loc 1 180 10 view .LVU59
 223 000c 00EB8200 		add	r0, r0, r2, lsl #2
ARM GAS  /tmp/ccstEyPf.s 			page 8


 224              	.LVL19:
 225              		.loc 1 180 10 view .LVU60
 226 0010 8068     		ldr	r0, [r0, #8]
 227              	.LVL20:
 181:USB/core/usb_core.c ****     for (i = 0; i < count32b; i++, src+=4)
 228              		.loc 1 181 5 is_stmt 1 view .LVU61
 229              		.loc 1 181 12 is_stmt 0 view .LVU62
 230 0012 0023     		movs	r3, #0
 231              	.LVL21:
 232              	.L15:
 233              		.loc 1 181 5 discriminator 1 view .LVU63
 234 0014 A342     		cmp	r3, r4
 235 0016 04D2     		bcs	.L13
 182:USB/core/usb_core.c ****     {
 183:USB/core/usb_core.c ****       USB_OTG_WRITE_REG32( fifo, *((__packed uint32_t *)src) );
 236              		.loc 1 183 7 is_stmt 1 discriminator 3 view .LVU64
 237 0018 51F8042B 		ldr	r2, [r1], #4
 238              	.LVL22:
 239              		.loc 1 183 7 is_stmt 0 discriminator 3 view .LVU65
 240 001c 0260     		str	r2, [r0]
 181:USB/core/usb_core.c ****     for (i = 0; i < count32b; i++, src+=4)
 241              		.loc 1 181 32 discriminator 3 view .LVU66
 242 001e 0133     		adds	r3, r3, #1
 243              	.LVL23:
 181:USB/core/usb_core.c ****     for (i = 0; i < count32b; i++, src+=4)
 244              		.loc 1 181 32 discriminator 3 view .LVU67
 245 0020 F8E7     		b	.L15
 246              	.LVL24:
 247              	.L13:
 181:USB/core/usb_core.c ****     for (i = 0; i < count32b; i++, src+=4)
 248              		.loc 1 181 32 discriminator 3 view .LVU68
 249              	.LBE2:
 184:USB/core/usb_core.c ****     }
 185:USB/core/usb_core.c ****   }
 186:USB/core/usb_core.c ****   return status;
 250              		.loc 1 186 3 is_stmt 1 view .LVU69
 187:USB/core/usb_core.c **** }
 251              		.loc 1 187 1 is_stmt 0 view .LVU70
 252 0022 0020     		movs	r0, #0
 253 0024 5DF8044B 		ldr	r4, [sp], #4
 254              	.LCFI4:
 255              		.cfi_restore 4
 256              		.cfi_def_cfa_offset 0
 257 0028 7047     		bx	lr
 258              		.cfi_endproc
 259              	.LFE128:
 261              		.section	.text.USB_OTG_ReadPacket,"ax",%progbits
 262              		.align	1
 263              		.global	USB_OTG_ReadPacket
 264              		.syntax unified
 265              		.thumb
 266              		.thumb_func
 267              		.fpu fpv4-sp-d16
 269              	USB_OTG_ReadPacket:
 270              	.LVL25:
 271              	.LFB129:
 188:USB/core/usb_core.c **** 
ARM GAS  /tmp/ccstEyPf.s 			page 9


 189:USB/core/usb_core.c **** 
 190:USB/core/usb_core.c **** /**
 191:USB/core/usb_core.c **** * @brief  USB_OTG_ReadPacket : Reads a packet from the Rx FIFO
 192:USB/core/usb_core.c **** * @param  pdev : Selected device
 193:USB/core/usb_core.c **** * @param  dest : Destination Pointer
 194:USB/core/usb_core.c **** * @param  bytes : No. of bytes
 195:USB/core/usb_core.c **** * @retval None
 196:USB/core/usb_core.c **** */
 197:USB/core/usb_core.c **** void *USB_OTG_ReadPacket(USB_OTG_CORE_HANDLE *pdev, 
 198:USB/core/usb_core.c ****                          uint8_t *dest, 
 199:USB/core/usb_core.c ****                          uint16_t len)
 200:USB/core/usb_core.c **** {
 272              		.loc 1 200 1 is_stmt 1 view -0
 273              		.cfi_startproc
 274              		@ args = 0, pretend = 0, frame = 0
 275              		@ frame_needed = 0, uses_anonymous_args = 0
 276              		@ link register save eliminated.
 277              		.loc 1 200 1 is_stmt 0 view .LVU72
 278 0000 10B4     		push	{r4}
 279              	.LCFI5:
 280              		.cfi_def_cfa_offset 4
 281              		.cfi_offset 4, -4
 201:USB/core/usb_core.c ****   uint32_t i=0;
 282              		.loc 1 201 3 is_stmt 1 view .LVU73
 283              	.LVL26:
 202:USB/core/usb_core.c ****   uint32_t count32b = (len + 3) / 4;
 284              		.loc 1 202 3 view .LVU74
 285              		.loc 1 202 33 is_stmt 0 view .LVU75
 286 0002 0332     		adds	r2, r2, #3
 287              	.LVL27:
 288              		.loc 1 202 12 view .LVU76
 289 0004 9210     		asrs	r2, r2, #2
 290              	.LVL28:
 203:USB/core/usb_core.c ****   
 204:USB/core/usb_core.c ****   __IO uint32_t *fifo = pdev->regs.DFIFO[0];
 291              		.loc 1 204 3 is_stmt 1 view .LVU77
 292              		.loc 1 204 18 is_stmt 0 view .LVU78
 293 0006 D0F8D040 		ldr	r4, [r0, #208]
 294              	.LVL29:
 205:USB/core/usb_core.c ****   
 206:USB/core/usb_core.c ****   for ( i = 0; i < count32b; i++, dest += 4 )
 295              		.loc 1 206 3 is_stmt 1 view .LVU79
 296              		.loc 1 206 11 is_stmt 0 view .LVU80
 297 000a 0023     		movs	r3, #0
 298              	.LVL30:
 299              	.L20:
 300              		.loc 1 206 3 discriminator 1 view .LVU81
 301 000c 9342     		cmp	r3, r2
 302 000e 04D2     		bcs	.L23
 207:USB/core/usb_core.c ****   {
 208:USB/core/usb_core.c ****     *(__packed uint32_t *)dest = USB_OTG_READ_REG32(fifo);
 303              		.loc 1 208 5 is_stmt 1 discriminator 3 view .LVU82
 304              		.loc 1 208 34 is_stmt 0 discriminator 3 view .LVU83
 305 0010 2068     		ldr	r0, [r4]
 306              		.loc 1 208 32 discriminator 3 view .LVU84
 307 0012 41F8040B 		str	r0, [r1], #4
 308              	.LVL31:
ARM GAS  /tmp/ccstEyPf.s 			page 10


 206:USB/core/usb_core.c ****   {
 309              		.loc 1 206 31 discriminator 3 view .LVU85
 310 0016 0133     		adds	r3, r3, #1
 311              	.LVL32:
 206:USB/core/usb_core.c ****   {
 312              		.loc 1 206 31 discriminator 3 view .LVU86
 313 0018 F8E7     		b	.L20
 314              	.L23:
 209:USB/core/usb_core.c ****     
 210:USB/core/usb_core.c ****   }
 211:USB/core/usb_core.c ****   return ((void *)dest);
 315              		.loc 1 211 3 is_stmt 1 view .LVU87
 212:USB/core/usb_core.c **** }
 316              		.loc 1 212 1 is_stmt 0 view .LVU88
 317 001a 0846     		mov	r0, r1
 318 001c 5DF8044B 		ldr	r4, [sp], #4
 319              	.LCFI6:
 320              		.cfi_restore 4
 321              		.cfi_def_cfa_offset 0
 322              	.LVL33:
 323              		.loc 1 212 1 view .LVU89
 324 0020 7047     		bx	lr
 325              		.cfi_endproc
 326              	.LFE129:
 328              		.section	.text.USB_OTG_SelectCore,"ax",%progbits
 329              		.align	1
 330              		.global	USB_OTG_SelectCore
 331              		.syntax unified
 332              		.thumb
 333              		.thumb_func
 334              		.fpu fpv4-sp-d16
 336              	USB_OTG_SelectCore:
 337              	.LVL34:
 338              	.LFB130:
 213:USB/core/usb_core.c **** 
 214:USB/core/usb_core.c **** /**
 215:USB/core/usb_core.c **** * @brief  USB_OTG_SelectCore 
 216:USB/core/usb_core.c **** *         Initialize core registers address.
 217:USB/core/usb_core.c **** * @param  pdev : Selected device
 218:USB/core/usb_core.c **** * @param  coreID : USB OTG Core ID
 219:USB/core/usb_core.c **** * @retval USB_OTG_STS : status
 220:USB/core/usb_core.c **** */
 221:USB/core/usb_core.c **** USB_OTG_STS USB_OTG_SelectCore(USB_OTG_CORE_HANDLE *pdev, 
 222:USB/core/usb_core.c ****                                USB_OTG_CORE_ID_TypeDef coreID)
 223:USB/core/usb_core.c **** {
 339              		.loc 1 223 1 is_stmt 1 view -0
 340              		.cfi_startproc
 341              		@ args = 0, pretend = 0, frame = 0
 342              		@ frame_needed = 0, uses_anonymous_args = 0
 343              		@ link register save eliminated.
 344              		.loc 1 223 1 is_stmt 0 view .LVU91
 345 0000 30B4     		push	{r4, r5}
 346              	.LCFI7:
 347              		.cfi_def_cfa_offset 8
 348              		.cfi_offset 4, -8
 349              		.cfi_offset 5, -4
 224:USB/core/usb_core.c ****   uint32_t i , baseAddress = 0;
ARM GAS  /tmp/ccstEyPf.s 			page 11


 350              		.loc 1 224 3 is_stmt 1 view .LVU92
 351              	.LVL35:
 225:USB/core/usb_core.c ****   USB_OTG_STS status = USB_OTG_OK;
 352              		.loc 1 225 3 view .LVU93
 226:USB/core/usb_core.c ****   
 227:USB/core/usb_core.c ****   pdev->cfg.dma_enable       = 0;
 353              		.loc 1 227 3 view .LVU94
 354              		.loc 1 227 30 is_stmt 0 view .LVU95
 355 0002 0023     		movs	r3, #0
 356 0004 C370     		strb	r3, [r0, #3]
 228:USB/core/usb_core.c ****   
 229:USB/core/usb_core.c ****   /* at startup the core is in FS mode */
 230:USB/core/usb_core.c ****   pdev->cfg.speed            = USB_OTG_SPEED_FULL;
 357              		.loc 1 230 3 is_stmt 1 view .LVU96
 358              		.loc 1 230 30 is_stmt 0 view .LVU97
 359 0006 0123     		movs	r3, #1
 360 0008 8370     		strb	r3, [r0, #2]
 231:USB/core/usb_core.c ****   pdev->cfg.mps              = USB_OTG_FS_MAX_PACKET_SIZE ;    
 361              		.loc 1 231 3 is_stmt 1 view .LVU98
 362              		.loc 1 231 30 is_stmt 0 view .LVU99
 363 000a 4023     		movs	r3, #64
 364 000c 8380     		strh	r3, [r0, #4]	@ movhi
 232:USB/core/usb_core.c ****   
 233:USB/core/usb_core.c ****   /* initialize device cfg following its address */
 234:USB/core/usb_core.c ****   if (coreID == USB_OTG_FS_CORE_ID)
 365              		.loc 1 234 3 is_stmt 1 view .LVU100
 366              		.loc 1 234 6 is_stmt 0 view .LVU101
 367 000e 0129     		cmp	r1, #1
 368 0010 0BD0     		beq	.L35
 235:USB/core/usb_core.c ****   {
 236:USB/core/usb_core.c ****     baseAddress                = USB_OTG_FS_BASE_ADDR;
 237:USB/core/usb_core.c ****     pdev->cfg.coreID           = USB_OTG_FS_CORE_ID;
 238:USB/core/usb_core.c ****     pdev->cfg.host_channels    = 8 ;
 239:USB/core/usb_core.c ****     pdev->cfg.dev_endpoints    = 4 ;
 240:USB/core/usb_core.c ****     pdev->cfg.TotalFifoSize    = 320; /* in 32-bits */
 241:USB/core/usb_core.c ****     pdev->cfg.phy_itface       = USB_OTG_EMBEDDED_PHY;     
 242:USB/core/usb_core.c ****     
 243:USB/core/usb_core.c **** #ifdef USB_OTG_FS_SOF_OUTPUT_ENABLED    
 244:USB/core/usb_core.c ****     pdev->cfg.Sof_output       = 1;    
 245:USB/core/usb_core.c **** #endif 
 246:USB/core/usb_core.c ****     
 247:USB/core/usb_core.c **** #ifdef USB_OTG_FS_LOW_PWR_MGMT_SUPPORT    
 248:USB/core/usb_core.c ****     pdev->cfg.low_power        = 1;    
 249:USB/core/usb_core.c **** #endif     
 250:USB/core/usb_core.c ****   }
 251:USB/core/usb_core.c ****   else if (coreID == USB_OTG_HS_CORE_ID)
 369              		.loc 1 251 8 is_stmt 1 view .LVU102
 370              		.loc 1 251 11 is_stmt 0 view .LVU103
 371 0012 81BB     		cbnz	r1, .L33
 252:USB/core/usb_core.c ****   {
 253:USB/core/usb_core.c ****     baseAddress                = USB_OTG_HS_BASE_ADDR;
 372              		.loc 1 253 5 is_stmt 1 view .LVU104
 373              	.LVL36:
 254:USB/core/usb_core.c ****     pdev->cfg.coreID           = USB_OTG_HS_CORE_ID;    
 374              		.loc 1 254 5 view .LVU105
 375              		.loc 1 254 32 is_stmt 0 view .LVU106
 376 0014 0023     		movs	r3, #0
ARM GAS  /tmp/ccstEyPf.s 			page 12


 377 0016 C372     		strb	r3, [r0, #11]
 255:USB/core/usb_core.c ****     pdev->cfg.host_channels    = 12 ;
 378              		.loc 1 255 5 is_stmt 1 view .LVU107
 379              		.loc 1 255 32 is_stmt 0 view .LVU108
 380 0018 0C23     		movs	r3, #12
 381 001a 0370     		strb	r3, [r0]
 256:USB/core/usb_core.c ****     pdev->cfg.dev_endpoints    = 6 ;
 382              		.loc 1 256 5 is_stmt 1 view .LVU109
 383              		.loc 1 256 32 is_stmt 0 view .LVU110
 384 001c 0623     		movs	r3, #6
 385 001e 4370     		strb	r3, [r0, #1]
 257:USB/core/usb_core.c ****     pdev->cfg.TotalFifoSize    = 1280;/* in 32-bits */
 386              		.loc 1 257 5 is_stmt 1 view .LVU111
 387              		.loc 1 257 32 is_stmt 0 view .LVU112
 388 0020 4FF4A063 		mov	r3, #1280
 389 0024 C380     		strh	r3, [r0, #6]	@ movhi
 253:USB/core/usb_core.c ****     pdev->cfg.coreID           = USB_OTG_HS_CORE_ID;    
 390              		.loc 1 253 32 view .LVU113
 391 0026 2A4C     		ldr	r4, .L38
 392 0028 0CE0     		b	.L26
 393              	.LVL37:
 394              	.L35:
 236:USB/core/usb_core.c ****     pdev->cfg.coreID           = USB_OTG_FS_CORE_ID;
 395              		.loc 1 236 5 is_stmt 1 view .LVU114
 237:USB/core/usb_core.c ****     pdev->cfg.host_channels    = 8 ;
 396              		.loc 1 237 5 view .LVU115
 237:USB/core/usb_core.c ****     pdev->cfg.host_channels    = 8 ;
 397              		.loc 1 237 32 is_stmt 0 view .LVU116
 398 002a 0123     		movs	r3, #1
 399 002c C372     		strb	r3, [r0, #11]
 238:USB/core/usb_core.c ****     pdev->cfg.dev_endpoints    = 4 ;
 400              		.loc 1 238 5 is_stmt 1 view .LVU117
 238:USB/core/usb_core.c ****     pdev->cfg.dev_endpoints    = 4 ;
 401              		.loc 1 238 32 is_stmt 0 view .LVU118
 402 002e 0823     		movs	r3, #8
 403 0030 0370     		strb	r3, [r0]
 239:USB/core/usb_core.c ****     pdev->cfg.TotalFifoSize    = 320; /* in 32-bits */
 404              		.loc 1 239 5 is_stmt 1 view .LVU119
 239:USB/core/usb_core.c ****     pdev->cfg.TotalFifoSize    = 320; /* in 32-bits */
 405              		.loc 1 239 32 is_stmt 0 view .LVU120
 406 0032 0423     		movs	r3, #4
 407 0034 4370     		strb	r3, [r0, #1]
 240:USB/core/usb_core.c ****     pdev->cfg.phy_itface       = USB_OTG_EMBEDDED_PHY;     
 408              		.loc 1 240 5 is_stmt 1 view .LVU121
 240:USB/core/usb_core.c ****     pdev->cfg.phy_itface       = USB_OTG_EMBEDDED_PHY;     
 409              		.loc 1 240 32 is_stmt 0 view .LVU122
 410 0036 4FF4A073 		mov	r3, #320
 411 003a C380     		strh	r3, [r0, #6]	@ movhi
 241:USB/core/usb_core.c ****     
 412              		.loc 1 241 5 is_stmt 1 view .LVU123
 241:USB/core/usb_core.c ****     
 413              		.loc 1 241 32 is_stmt 0 view .LVU124
 414 003c 0223     		movs	r3, #2
 415 003e 0372     		strb	r3, [r0, #8]
 236:USB/core/usb_core.c ****     pdev->cfg.coreID           = USB_OTG_FS_CORE_ID;
 416              		.loc 1 236 32 view .LVU125
 417 0040 4FF0A044 		mov	r4, #1342177280
ARM GAS  /tmp/ccstEyPf.s 			page 13


 418              	.LVL38:
 419              	.L26:
 258:USB/core/usb_core.c ****     
 259:USB/core/usb_core.c **** #ifdef USB_OTG_ULPI_PHY_ENABLED
 260:USB/core/usb_core.c ****     pdev->cfg.phy_itface       = USB_OTG_ULPI_PHY;
 261:USB/core/usb_core.c **** #else    
 262:USB/core/usb_core.c **** #ifdef USB_OTG_EMBEDDED_PHY_ENABLED
 263:USB/core/usb_core.c ****     pdev->cfg.phy_itface       = USB_OTG_EMBEDDED_PHY;
 264:USB/core/usb_core.c **** #endif  
 265:USB/core/usb_core.c **** #endif      
 266:USB/core/usb_core.c ****     
 267:USB/core/usb_core.c **** #ifdef USB_OTG_HS_INTERNAL_DMA_ENABLED    
 268:USB/core/usb_core.c ****     pdev->cfg.dma_enable       = 1;    
 269:USB/core/usb_core.c **** #endif
 270:USB/core/usb_core.c ****     
 271:USB/core/usb_core.c **** #ifdef USB_OTG_HS_SOF_OUTPUT_ENABLED    
 272:USB/core/usb_core.c ****     pdev->cfg.Sof_output       = 1;    
 273:USB/core/usb_core.c **** #endif 
 274:USB/core/usb_core.c ****     
 275:USB/core/usb_core.c **** #ifdef USB_OTG_HS_LOW_PWR_MGMT_SUPPORT    
 276:USB/core/usb_core.c ****     pdev->cfg.low_power        = 1;    
 277:USB/core/usb_core.c **** #endif 
 278:USB/core/usb_core.c ****     
 279:USB/core/usb_core.c ****   }
 280:USB/core/usb_core.c ****   
 281:USB/core/usb_core.c ****   pdev->regs.GREGS = (USB_OTG_GREGS *)(baseAddress + \
 420              		.loc 1 281 3 is_stmt 1 view .LVU126
 421              		.loc 1 281 20 is_stmt 0 view .LVU127
 422 0044 C460     		str	r4, [r0, #12]
 282:USB/core/usb_core.c ****     USB_OTG_CORE_GLOBAL_REGS_OFFSET);
 283:USB/core/usb_core.c ****   pdev->regs.DREGS =  (USB_OTG_DREGS  *)  (baseAddress + \
 423              		.loc 1 283 3 is_stmt 1 view .LVU128
 424              		.loc 1 283 56 is_stmt 0 view .LVU129
 425 0046 04F50063 		add	r3, r4, #2048
 426              		.loc 1 283 20 view .LVU130
 427 004a 0361     		str	r3, [r0, #16]
 284:USB/core/usb_core.c ****     USB_OTG_DEV_GLOBAL_REG_OFFSET);
 285:USB/core/usb_core.c ****   
 286:USB/core/usb_core.c ****   for (i = 0; i < pdev->cfg.dev_endpoints; i++)
 428              		.loc 1 286 3 is_stmt 1 view .LVU131
 429              	.LVL39:
 430              		.loc 1 286 10 is_stmt 0 view .LVU132
 431 004c 0023     		movs	r3, #0
 432              	.LVL40:
 433              	.L27:
 434              		.loc 1 286 28 discriminator 1 view .LVU133
 435 004e 4278     		ldrb	r2, [r0, #1]	@ zero_extendqisi2
 436              		.loc 1 286 3 discriminator 1 view .LVU134
 437 0050 9A42     		cmp	r2, r3
 438 0052 12D9     		bls	.L36
 287:USB/core/usb_core.c ****   {
 288:USB/core/usb_core.c ****     pdev->regs.INEP_REGS[i]  = (USB_OTG_INEPREGS *)  \
 439              		.loc 1 288 5 is_stmt 1 discriminator 3 view .LVU135
 289:USB/core/usb_core.c ****       (baseAddress + USB_OTG_DEV_IN_EP_REG_OFFSET + \
 440              		.loc 1 289 51 is_stmt 0 discriminator 3 view .LVU136
 441 0054 04EB4312 		add	r2, r4, r3, lsl #5
 442 0058 02F51065 		add	r5, r2, #2304
ARM GAS  /tmp/ccstEyPf.s 			page 14


 288:USB/core/usb_core.c ****       (baseAddress + USB_OTG_DEV_IN_EP_REG_OFFSET + \
 443              		.loc 1 288 30 discriminator 3 view .LVU137
 444 005c 191D     		adds	r1, r3, #4
 445 005e 00EB8101 		add	r1, r0, r1, lsl #2
 446 0062 8D60     		str	r5, [r1, #8]
 290:USB/core/usb_core.c ****         (i * USB_OTG_EP_REG_OFFSET));
 291:USB/core/usb_core.c ****     pdev->regs.OUTEP_REGS[i] = (USB_OTG_OUTEPREGS *) \
 447              		.loc 1 291 5 is_stmt 1 discriminator 3 view .LVU138
 292:USB/core/usb_core.c ****       (baseAddress + USB_OTG_DEV_OUT_EP_REG_OFFSET + \
 448              		.loc 1 292 52 is_stmt 0 discriminator 3 view .LVU139
 449 0064 02F53062 		add	r2, r2, #2816
 291:USB/core/usb_core.c ****       (baseAddress + USB_OTG_DEV_OUT_EP_REG_OFFSET + \
 450              		.loc 1 291 30 discriminator 3 view .LVU140
 451 0068 03F11401 		add	r1, r3, #20
 452 006c 00EB8101 		add	r1, r0, r1, lsl #2
 453 0070 4A60     		str	r2, [r1, #4]
 286:USB/core/usb_core.c ****   {
 454              		.loc 1 286 45 discriminator 3 view .LVU141
 455 0072 0133     		adds	r3, r3, #1
 456              	.LVL41:
 286:USB/core/usb_core.c ****   {
 457              		.loc 1 286 45 discriminator 3 view .LVU142
 458 0074 EBE7     		b	.L27
 459              	.LVL42:
 460              	.L33:
 224:USB/core/usb_core.c ****   USB_OTG_STS status = USB_OTG_OK;
 461              		.loc 1 224 16 view .LVU143
 462 0076 0024     		movs	r4, #0
 463 0078 E4E7     		b	.L26
 464              	.LVL43:
 465              	.L36:
 293:USB/core/usb_core.c ****         (i * USB_OTG_EP_REG_OFFSET));
 294:USB/core/usb_core.c ****   }
 295:USB/core/usb_core.c ****   pdev->regs.HREGS = (USB_OTG_HREGS *)(baseAddress + \
 466              		.loc 1 295 3 is_stmt 1 view .LVU144
 467              		.loc 1 295 52 is_stmt 0 view .LVU145
 468 007a 04F58063 		add	r3, r4, #1024
 469              	.LVL44:
 470              		.loc 1 295 20 view .LVU146
 471 007e 4361     		str	r3, [r0, #20]
 296:USB/core/usb_core.c ****     USB_OTG_HOST_GLOBAL_REG_OFFSET);
 297:USB/core/usb_core.c ****   pdev->regs.HPRT0 = (uint32_t *)(baseAddress + USB_OTG_HOST_PORT_REGS_OFFSET);
 472              		.loc 1 297 3 is_stmt 1 view .LVU147
 473              		.loc 1 297 47 is_stmt 0 view .LVU148
 474 0080 04F58863 		add	r3, r4, #1088
 475              		.loc 1 297 20 view .LVU149
 476 0084 C0F8CC30 		str	r3, [r0, #204]
 298:USB/core/usb_core.c ****   
 299:USB/core/usb_core.c ****   for (i = 0; i < pdev->cfg.host_channels; i++)
 477              		.loc 1 299 3 is_stmt 1 view .LVU150
 478              	.LVL45:
 479              		.loc 1 299 10 is_stmt 0 view .LVU151
 480 0088 0023     		movs	r3, #0
 481              		.loc 1 299 3 view .LVU152
 482 008a 09E0     		b	.L29
 483              	.LVL46:
 484              	.L30:
ARM GAS  /tmp/ccstEyPf.s 			page 15


 300:USB/core/usb_core.c ****   {
 301:USB/core/usb_core.c ****     pdev->regs.HC_REGS[i] = (USB_OTG_HC_REGS *)(baseAddress + \
 485              		.loc 1 301 5 is_stmt 1 discriminator 3 view .LVU153
 302:USB/core/usb_core.c ****       USB_OTG_HOST_CHAN_REGS_OFFSET + \
 486              		.loc 1 302 37 is_stmt 0 discriminator 3 view .LVU154
 487 008c 04EB4311 		add	r1, r4, r3, lsl #5
 488 0090 01F5A061 		add	r1, r1, #1280
 301:USB/core/usb_core.c ****       USB_OTG_HOST_CHAN_REGS_OFFSET + \
 489              		.loc 1 301 27 discriminator 3 view .LVU155
 490 0094 03F12202 		add	r2, r3, #34
 491 0098 00EB8202 		add	r2, r0, r2, lsl #2
 492 009c 9160     		str	r1, [r2, #8]
 299:USB/core/usb_core.c ****   {
 493              		.loc 1 299 45 discriminator 3 view .LVU156
 494 009e 0133     		adds	r3, r3, #1
 495              	.LVL47:
 496              	.L29:
 299:USB/core/usb_core.c ****   {
 497              		.loc 1 299 28 discriminator 1 view .LVU157
 498 00a0 0578     		ldrb	r5, [r0]	@ zero_extendqisi2
 299:USB/core/usb_core.c ****   {
 499              		.loc 1 299 3 discriminator 1 view .LVU158
 500 00a2 9D42     		cmp	r5, r3
 501 00a4 F2D8     		bhi	.L30
 303:USB/core/usb_core.c ****         (i * USB_OTG_CHAN_REGS_OFFSET));
 304:USB/core/usb_core.c ****   }
 305:USB/core/usb_core.c ****   for (i = 0; i < pdev->cfg.host_channels; i++)
 502              		.loc 1 305 10 view .LVU159
 503 00a6 0023     		movs	r3, #0
 504              	.LVL48:
 505              	.L31:
 506              		.loc 1 305 3 discriminator 1 view .LVU160
 507 00a8 9D42     		cmp	r5, r3
 508 00aa 0AD9     		bls	.L37
 306:USB/core/usb_core.c ****   {
 307:USB/core/usb_core.c ****     pdev->regs.DFIFO[i] = (uint32_t *)(baseAddress + USB_OTG_DATA_FIFO_OFFSET +\
 509              		.loc 1 307 5 is_stmt 1 discriminator 3 view .LVU161
 510              		.loc 1 307 79 is_stmt 0 discriminator 3 view .LVU162
 511 00ac 04EB0331 		add	r1, r4, r3, lsl #12
 512 00b0 01F58051 		add	r1, r1, #4096
 513              		.loc 1 307 25 discriminator 3 view .LVU163
 514 00b4 03F13202 		add	r2, r3, #50
 515 00b8 00EB8202 		add	r2, r0, r2, lsl #2
 516 00bc 9160     		str	r1, [r2, #8]
 305:USB/core/usb_core.c ****   {
 517              		.loc 1 305 45 discriminator 3 view .LVU164
 518 00be 0133     		adds	r3, r3, #1
 519              	.LVL49:
 305:USB/core/usb_core.c ****   {
 520              		.loc 1 305 45 discriminator 3 view .LVU165
 521 00c0 F2E7     		b	.L31
 522              	.L37:
 308:USB/core/usb_core.c ****       (i * USB_OTG_DATA_FIFO_SIZE));
 309:USB/core/usb_core.c ****   }
 310:USB/core/usb_core.c ****   pdev->regs.PCGCCTL = (uint32_t *)(baseAddress + USB_OTG_PCGCCTL_OFFSET);
 523              		.loc 1 310 3 is_stmt 1 view .LVU166
 524              		.loc 1 310 49 is_stmt 0 view .LVU167
ARM GAS  /tmp/ccstEyPf.s 			page 16


 525 00c2 04F56064 		add	r4, r4, #3584
 526              	.LVL50:
 527              		.loc 1 310 22 view .LVU168
 528 00c6 C0F80C41 		str	r4, [r0, #268]
 311:USB/core/usb_core.c ****   
 312:USB/core/usb_core.c ****   return status;
 529              		.loc 1 312 3 is_stmt 1 view .LVU169
 313:USB/core/usb_core.c **** }
 530              		.loc 1 313 1 is_stmt 0 view .LVU170
 531 00ca 0020     		movs	r0, #0
 532              	.LVL51:
 533              		.loc 1 313 1 view .LVU171
 534 00cc 30BC     		pop	{r4, r5}
 535              	.LCFI8:
 536              		.cfi_restore 5
 537              		.cfi_restore 4
 538              		.cfi_def_cfa_offset 0
 539              	.LVL52:
 540              		.loc 1 313 1 view .LVU172
 541 00ce 7047     		bx	lr
 542              	.L39:
 543              		.align	2
 544              	.L38:
 545 00d0 00000440 		.word	1074003968
 546              		.cfi_endproc
 547              	.LFE130:
 549              		.section	.text.USB_OTG_CoreInit,"ax",%progbits
 550              		.align	1
 551              		.global	USB_OTG_CoreInit
 552              		.syntax unified
 553              		.thumb
 554              		.thumb_func
 555              		.fpu fpv4-sp-d16
 557              	USB_OTG_CoreInit:
 558              	.LVL53:
 559              	.LFB131:
 314:USB/core/usb_core.c **** 
 315:USB/core/usb_core.c **** 
 316:USB/core/usb_core.c **** /**
 317:USB/core/usb_core.c **** * @brief  USB_OTG_CoreInit
 318:USB/core/usb_core.c **** *         Initializes the USB_OTG controller registers and prepares the core
 319:USB/core/usb_core.c **** *         device mode or host mode operation.
 320:USB/core/usb_core.c **** * @param  pdev : Selected device
 321:USB/core/usb_core.c **** * @retval USB_OTG_STS : status
 322:USB/core/usb_core.c **** */
 323:USB/core/usb_core.c **** USB_OTG_STS USB_OTG_CoreInit(USB_OTG_CORE_HANDLE *pdev)
 324:USB/core/usb_core.c **** {
 560              		.loc 1 324 1 is_stmt 1 view -0
 561              		.cfi_startproc
 562              		@ args = 0, pretend = 0, frame = 0
 563              		@ frame_needed = 0, uses_anonymous_args = 0
 564              		.loc 1 324 1 is_stmt 0 view .LVU174
 565 0000 38B5     		push	{r3, r4, r5, lr}
 566              	.LCFI9:
 567              		.cfi_def_cfa_offset 16
 568              		.cfi_offset 3, -16
 569              		.cfi_offset 4, -12
ARM GAS  /tmp/ccstEyPf.s 			page 17


 570              		.cfi_offset 5, -8
 571              		.cfi_offset 14, -4
 572 0002 0446     		mov	r4, r0
 325:USB/core/usb_core.c ****   USB_OTG_STS status = USB_OTG_OK;
 573              		.loc 1 325 3 is_stmt 1 view .LVU175
 574              	.LVL54:
 326:USB/core/usb_core.c ****   USB_OTG_GUSBCFG_TypeDef  usbcfg;
 575              		.loc 1 326 3 view .LVU176
 327:USB/core/usb_core.c ****   USB_OTG_GCCFG_TypeDef    gccfg;
 576              		.loc 1 327 3 view .LVU177
 328:USB/core/usb_core.c ****   USB_OTG_GAHBCFG_TypeDef  ahbcfg;
 577              		.loc 1 328 3 view .LVU178
 329:USB/core/usb_core.c ****   
 330:USB/core/usb_core.c ****   usbcfg.d32 = 0;
 578              		.loc 1 330 3 view .LVU179
 331:USB/core/usb_core.c ****   gccfg.d32 = 0;
 579              		.loc 1 331 3 view .LVU180
 332:USB/core/usb_core.c ****   ahbcfg.d32 = 0;
 580              		.loc 1 332 3 view .LVU181
 333:USB/core/usb_core.c ****   
 334:USB/core/usb_core.c ****   
 335:USB/core/usb_core.c ****   
 336:USB/core/usb_core.c ****   if (pdev->cfg.phy_itface == USB_OTG_ULPI_PHY)
 581              		.loc 1 336 3 view .LVU182
 582              		.loc 1 336 16 is_stmt 0 view .LVU183
 583 0004 037A     		ldrb	r3, [r0, #8]	@ zero_extendqisi2
 584              		.loc 1 336 6 view .LVU184
 585 0006 012B     		cmp	r3, #1
 586 0008 22D1     		bne	.L41
 587 000a 0025     		movs	r5, #0
 588              	.LVL55:
 337:USB/core/usb_core.c ****   {
 338:USB/core/usb_core.c ****     gccfg.d32 = USB_OTG_READ_REG32(&pdev->regs.GREGS->GCCFG);
 589              		.loc 1 338 5 is_stmt 1 view .LVU185
 590              		.loc 1 338 17 is_stmt 0 view .LVU186
 591 000c C268     		ldr	r2, [r0, #12]
 592 000e 936B     		ldr	r3, [r2, #56]
 593              	.LVL56:
 339:USB/core/usb_core.c ****     gccfg.b.pwdn = 0;
 594              		.loc 1 339 5 is_stmt 1 view .LVU187
 595              		.loc 1 339 18 is_stmt 0 view .LVU188
 596 0010 6FF31043 		bfc	r3, #16, #1
 340:USB/core/usb_core.c ****     
 341:USB/core/usb_core.c ****     if (pdev->cfg.Sof_output)
 597              		.loc 1 341 5 is_stmt 1 view .LVU189
 598              		.loc 1 341 18 is_stmt 0 view .LVU190
 599 0014 417A     		ldrb	r1, [r0, #9]	@ zero_extendqisi2
 600              		.loc 1 341 8 view .LVU191
 601 0016 09B1     		cbz	r1, .L42
 342:USB/core/usb_core.c ****     {
 343:USB/core/usb_core.c ****       gccfg.b.sofouten = 1;   
 602              		.loc 1 343 7 is_stmt 1 view .LVU192
 603              		.loc 1 343 24 is_stmt 0 view .LVU193
 604 0018 43F48013 		orr	r3, r3, #1048576
 605              	.LVL57:
 606              	.L42:
 344:USB/core/usb_core.c ****     }
ARM GAS  /tmp/ccstEyPf.s 			page 18


 345:USB/core/usb_core.c ****     USB_OTG_WRITE_REG32 (&pdev->regs.GREGS->GCCFG, gccfg.d32);
 607              		.loc 1 345 5 is_stmt 1 view .LVU194
 608 001c 9363     		str	r3, [r2, #56]
 346:USB/core/usb_core.c ****     
 347:USB/core/usb_core.c ****     /* Init The ULPI Interface */
 348:USB/core/usb_core.c ****     usbcfg.d32 = 0;
 609              		.loc 1 348 5 view .LVU195
 349:USB/core/usb_core.c ****     usbcfg.d32 = USB_OTG_READ_REG32(&pdev->regs.GREGS->GUSBCFG);
 610              		.loc 1 349 5 view .LVU196
 611              		.loc 1 349 18 is_stmt 0 view .LVU197
 612 001e E268     		ldr	r2, [r4, #12]
 613 0020 D368     		ldr	r3, [r2, #12]
 614              	.LVL58:
 350:USB/core/usb_core.c ****     
 351:USB/core/usb_core.c ****     usbcfg.b.physel            = 0; /* HS Interface */
 615              		.loc 1 351 5 is_stmt 1 view .LVU198
 616              		.loc 1 351 32 is_stmt 0 view .LVU199
 617 0022 6FF38613 		bfc	r3, #6, #1
 618              	.LVL59:
 352:USB/core/usb_core.c **** #ifdef USB_OTG_INTERNAL_VBUS_ENABLED
 353:USB/core/usb_core.c ****     usbcfg.b.ulpi_ext_vbus_drv = 0; /* Use internal VBUS */
 354:USB/core/usb_core.c **** #else
 355:USB/core/usb_core.c **** #ifdef USB_OTG_EXTERNAL_VBUS_ENABLED    
 356:USB/core/usb_core.c ****     usbcfg.b.ulpi_ext_vbus_drv = 1; /* Use external VBUS */
 357:USB/core/usb_core.c **** #endif
 358:USB/core/usb_core.c **** #endif 
 359:USB/core/usb_core.c ****     usbcfg.b.term_sel_dl_pulse = 0; /* Data line pulsing using utmi_txvalid */    
 619              		.loc 1 359 5 is_stmt 1 view .LVU200
 620              		.loc 1 359 32 is_stmt 0 view .LVU201
 621 0026 6FF39653 		bfc	r3, #22, #1
 360:USB/core/usb_core.c ****     
 361:USB/core/usb_core.c ****     usbcfg.b.ulpi_fsls = 0;
 622              		.loc 1 361 5 is_stmt 1 view .LVU202
 623              		.loc 1 361 24 is_stmt 0 view .LVU203
 624 002a 6FF35143 		bfc	r3, #17, #1
 362:USB/core/usb_core.c ****     usbcfg.b.ulpi_clk_sus_m = 0;
 625              		.loc 1 362 5 is_stmt 1 view .LVU204
 626              		.loc 1 362 29 is_stmt 0 view .LVU205
 627 002e 6FF3D343 		bfc	r3, #19, #1
 363:USB/core/usb_core.c ****     USB_OTG_WRITE_REG32 (&pdev->regs.GREGS->GUSBCFG, usbcfg.d32);
 628              		.loc 1 363 5 is_stmt 1 view .LVU206
 629 0032 D360     		str	r3, [r2, #12]
 364:USB/core/usb_core.c ****     
 365:USB/core/usb_core.c ****     /* Reset after a PHY select  */
 366:USB/core/usb_core.c ****     USB_OTG_CoreReset(pdev);
 630              		.loc 1 366 5 view .LVU207
 631 0034 2046     		mov	r0, r4
 632              	.LVL60:
 633              		.loc 1 366 5 is_stmt 0 view .LVU208
 634 0036 FFF7FEFF 		bl	USB_OTG_CoreReset
 635              	.LVL61:
 367:USB/core/usb_core.c ****     
 368:USB/core/usb_core.c ****     if(pdev->cfg.dma_enable == 1)
 636              		.loc 1 368 5 is_stmt 1 view .LVU209
 637              		.loc 1 368 17 is_stmt 0 view .LVU210
 638 003a E378     		ldrb	r3, [r4, #3]	@ zero_extendqisi2
 639              		.loc 1 368 7 view .LVU211
ARM GAS  /tmp/ccstEyPf.s 			page 19


 640 003c 012B     		cmp	r3, #1
 641 003e 19D1     		bne	.L43
 369:USB/core/usb_core.c ****     {
 370:USB/core/usb_core.c ****       
 371:USB/core/usb_core.c ****       ahbcfg.b.hburstlen = 5; /* 64 x 32-bits*/
 642              		.loc 1 371 7 is_stmt 1 view .LVU212
 643              		.loc 1 371 26 is_stmt 0 view .LVU213
 644 0040 0523     		movs	r3, #5
 645 0042 63F34405 		bfi	r5, r3, #1, #4
 646              	.LVL62:
 372:USB/core/usb_core.c ****       ahbcfg.b.dmaenable = 1;
 647              		.loc 1 372 7 is_stmt 1 view .LVU214
 648              		.loc 1 372 26 is_stmt 0 view .LVU215
 649 0046 45F02005 		orr	r5, r5, #32
 650              	.LVL63:
 373:USB/core/usb_core.c ****       USB_OTG_WRITE_REG32(&pdev->regs.GREGS->GAHBCFG, ahbcfg.d32);
 651              		.loc 1 373 7 is_stmt 1 view .LVU216
 652 004a E368     		ldr	r3, [r4, #12]
 653              	.LVL64:
 654              		.loc 1 373 7 is_stmt 0 view .LVU217
 655 004c 9D60     		str	r5, [r3, #8]
 656 004e 11E0     		b	.L43
 657              	.LVL65:
 658              	.L41:
 374:USB/core/usb_core.c ****       
 375:USB/core/usb_core.c ****     }    
 376:USB/core/usb_core.c ****   }
 377:USB/core/usb_core.c ****   else /* FS interface (embedded Phy) */
 378:USB/core/usb_core.c ****   {
 379:USB/core/usb_core.c ****     
 380:USB/core/usb_core.c ****     usbcfg.d32 = USB_OTG_READ_REG32(&pdev->regs.GREGS->GUSBCFG);;
 659              		.loc 1 380 5 is_stmt 1 view .LVU218
 660              		.loc 1 380 18 is_stmt 0 view .LVU219
 661 0050 C268     		ldr	r2, [r0, #12]
 662 0052 D168     		ldr	r1, [r2, #12]
 663              		.loc 1 380 65 is_stmt 1 view .LVU220
 381:USB/core/usb_core.c ****     usbcfg.b.physel  = 1; /* FS Interface */
 664              		.loc 1 381 5 view .LVU221
 665              		.loc 1 381 22 is_stmt 0 view .LVU222
 666 0054 41F04003 		orr	r3, r1, #64
 382:USB/core/usb_core.c ****     USB_OTG_WRITE_REG32 (&pdev->regs.GREGS->GUSBCFG, usbcfg.d32);
 667              		.loc 1 382 5 is_stmt 1 view .LVU223
 668              	.LVL66:
 669              		.loc 1 382 5 is_stmt 0 view .LVU224
 670 0058 D360     		str	r3, [r2, #12]
 383:USB/core/usb_core.c ****     /* Reset after a PHY select and set Host mode */
 384:USB/core/usb_core.c ****     USB_OTG_CoreReset(pdev);
 671              		.loc 1 384 5 is_stmt 1 view .LVU225
 672 005a FFF7FEFF 		bl	USB_OTG_CoreReset
 673              	.LVL67:
 385:USB/core/usb_core.c ****     /* Deactivate the power down*/
 386:USB/core/usb_core.c ****     gccfg.d32 = 0;
 674              		.loc 1 386 5 view .LVU226
 387:USB/core/usb_core.c ****     gccfg.b.pwdn = 1;
 675              		.loc 1 387 5 view .LVU227
 388:USB/core/usb_core.c ****     
 389:USB/core/usb_core.c ****     gccfg.b.vbussensingA = 1 ;
ARM GAS  /tmp/ccstEyPf.s 			page 20


 676              		.loc 1 389 5 view .LVU228
 390:USB/core/usb_core.c ****     gccfg.b.vbussensingB = 1 ;     
 677              		.loc 1 390 5 view .LVU229
 391:USB/core/usb_core.c **** #ifndef VBUS_SENSING_ENABLED
 392:USB/core/usb_core.c ****     gccfg.b.disablevbussensing = 1; 
 678              		.loc 1 392 5 view .LVU230
 679              		.loc 1 392 32 is_stmt 0 view .LVU231
 680 005e 4FF43413 		mov	r3, #2949120
 393:USB/core/usb_core.c **** #endif    
 394:USB/core/usb_core.c ****     
 395:USB/core/usb_core.c ****     if(pdev->cfg.Sof_output)
 681              		.loc 1 395 5 is_stmt 1 view .LVU232
 682              		.loc 1 395 17 is_stmt 0 view .LVU233
 683 0062 627A     		ldrb	r2, [r4, #9]	@ zero_extendqisi2
 684              		.loc 1 395 7 view .LVU234
 685 0064 0AB1     		cbz	r2, .L44
 396:USB/core/usb_core.c ****     {
 397:USB/core/usb_core.c ****       gccfg.b.sofouten = 1;  
 686              		.loc 1 397 7 is_stmt 1 view .LVU235
 687              		.loc 1 397 24 is_stmt 0 view .LVU236
 688 0066 4FF47413 		mov	r3, #3997696
 689              	.L44:
 398:USB/core/usb_core.c ****     }
 399:USB/core/usb_core.c ****     
 400:USB/core/usb_core.c ****     USB_OTG_WRITE_REG32 (&pdev->regs.GREGS->GCCFG, gccfg.d32);
 690              		.loc 1 400 5 is_stmt 1 view .LVU237
 691 006a E268     		ldr	r2, [r4, #12]
 692              	.LVL68:
 693              		.loc 1 400 5 is_stmt 0 view .LVU238
 694 006c 9363     		str	r3, [r2, #56]
 401:USB/core/usb_core.c ****     USB_OTG_BSP_mDelay(20);
 695              		.loc 1 401 5 is_stmt 1 view .LVU239
 696 006e 1420     		movs	r0, #20
 697 0070 FFF7FEFF 		bl	USB_OTG_BSP_mDelay
 698              	.LVL69:
 699              	.L43:
 402:USB/core/usb_core.c ****   }
 403:USB/core/usb_core.c ****   /* case the HS core is working in FS mode */
 404:USB/core/usb_core.c ****   if(pdev->cfg.dma_enable == 1)
 700              		.loc 1 404 3 view .LVU240
 701              		.loc 1 404 15 is_stmt 0 view .LVU241
 702 0074 E378     		ldrb	r3, [r4, #3]	@ zero_extendqisi2
 703              		.loc 1 404 5 view .LVU242
 704 0076 012B     		cmp	r3, #1
 705 0078 01D0     		beq	.L47
 706              	.L45:
 405:USB/core/usb_core.c ****   {
 406:USB/core/usb_core.c ****     
 407:USB/core/usb_core.c ****     ahbcfg.d32 = USB_OTG_READ_REG32(&pdev->regs.GREGS->GAHBCFG);
 408:USB/core/usb_core.c ****     ahbcfg.b.hburstlen = 5; /* 64 x 32-bits*/
 409:USB/core/usb_core.c ****     ahbcfg.b.dmaenable = 1;
 410:USB/core/usb_core.c ****     USB_OTG_WRITE_REG32(&pdev->regs.GREGS->GAHBCFG, ahbcfg.d32);
 411:USB/core/usb_core.c ****     
 412:USB/core/usb_core.c ****   }
 413:USB/core/usb_core.c ****   /* initialize OTG features */
 414:USB/core/usb_core.c **** #ifdef  USE_OTG_MODE
 415:USB/core/usb_core.c ****   usbcfg.d32 = USB_OTG_READ_REG32(&pdev->regs.GREGS->GUSBCFG);
ARM GAS  /tmp/ccstEyPf.s 			page 21


 416:USB/core/usb_core.c ****   usbcfg.b.hnpcap = 1;
 417:USB/core/usb_core.c ****   usbcfg.b.srpcap = 1;
 418:USB/core/usb_core.c ****   USB_OTG_WRITE_REG32(&pdev->regs.GREGS->GUSBCFG, usbcfg.d32);
 419:USB/core/usb_core.c ****   USB_OTG_EnableCommonInt(pdev);
 420:USB/core/usb_core.c **** #endif
 421:USB/core/usb_core.c ****   return status;
 707              		.loc 1 421 3 is_stmt 1 view .LVU243
 422:USB/core/usb_core.c **** }
 708              		.loc 1 422 1 is_stmt 0 view .LVU244
 709 007a 0020     		movs	r0, #0
 710 007c 38BD     		pop	{r3, r4, r5, pc}
 711              	.LVL70:
 712              	.L47:
 407:USB/core/usb_core.c ****     ahbcfg.b.hburstlen = 5; /* 64 x 32-bits*/
 713              		.loc 1 407 5 is_stmt 1 view .LVU245
 407:USB/core/usb_core.c ****     ahbcfg.b.hburstlen = 5; /* 64 x 32-bits*/
 714              		.loc 1 407 18 is_stmt 0 view .LVU246
 715 007e E368     		ldr	r3, [r4, #12]
 716 0080 9D68     		ldr	r5, [r3, #8]
 717              	.LVL71:
 408:USB/core/usb_core.c ****     ahbcfg.b.dmaenable = 1;
 718              		.loc 1 408 5 is_stmt 1 view .LVU247
 408:USB/core/usb_core.c ****     ahbcfg.b.dmaenable = 1;
 719              		.loc 1 408 24 is_stmt 0 view .LVU248
 720 0082 0522     		movs	r2, #5
 721 0084 62F34405 		bfi	r5, r2, #1, #4
 722              	.LVL72:
 409:USB/core/usb_core.c ****     USB_OTG_WRITE_REG32(&pdev->regs.GREGS->GAHBCFG, ahbcfg.d32);
 723              		.loc 1 409 5 is_stmt 1 view .LVU249
 409:USB/core/usb_core.c ****     USB_OTG_WRITE_REG32(&pdev->regs.GREGS->GAHBCFG, ahbcfg.d32);
 724              		.loc 1 409 24 is_stmt 0 view .LVU250
 725 0088 45F02005 		orr	r5, r5, #32
 726              	.LVL73:
 410:USB/core/usb_core.c ****     
 727              		.loc 1 410 5 is_stmt 1 view .LVU251
 410:USB/core/usb_core.c ****     
 728              		.loc 1 410 5 is_stmt 0 view .LVU252
 729 008c 9D60     		str	r5, [r3, #8]
 730 008e F4E7     		b	.L45
 731              		.cfi_endproc
 732              	.LFE131:
 734              		.section	.text.USB_OTG_EnableGlobalInt,"ax",%progbits
 735              		.align	1
 736              		.global	USB_OTG_EnableGlobalInt
 737              		.syntax unified
 738              		.thumb
 739              		.thumb_func
 740              		.fpu fpv4-sp-d16
 742              	USB_OTG_EnableGlobalInt:
 743              	.LVL74:
 744              	.LFB132:
 423:USB/core/usb_core.c **** /**
 424:USB/core/usb_core.c **** * @brief  USB_OTG_EnableGlobalInt
 425:USB/core/usb_core.c **** *         Enables the controller's Global Int in the AHB Config reg
 426:USB/core/usb_core.c **** * @param  pdev : Selected device
 427:USB/core/usb_core.c **** * @retval USB_OTG_STS : status
 428:USB/core/usb_core.c **** */
ARM GAS  /tmp/ccstEyPf.s 			page 22


 429:USB/core/usb_core.c **** USB_OTG_STS USB_OTG_EnableGlobalInt(USB_OTG_CORE_HANDLE *pdev)
 430:USB/core/usb_core.c **** {
 745              		.loc 1 430 1 is_stmt 1 view -0
 746              		.cfi_startproc
 747              		@ args = 0, pretend = 0, frame = 0
 748              		@ frame_needed = 0, uses_anonymous_args = 0
 749              		@ link register save eliminated.
 431:USB/core/usb_core.c ****   USB_OTG_STS status = USB_OTG_OK;
 750              		.loc 1 431 3 view .LVU254
 432:USB/core/usb_core.c ****   USB_OTG_GAHBCFG_TypeDef  ahbcfg;
 751              		.loc 1 432 3 view .LVU255
 433:USB/core/usb_core.c ****   
 434:USB/core/usb_core.c ****   ahbcfg.d32 = 0;
 752              		.loc 1 434 3 view .LVU256
 435:USB/core/usb_core.c ****   ahbcfg.b.glblintrmsk = 1; /* Enable interrupts */
 753              		.loc 1 435 3 view .LVU257
 436:USB/core/usb_core.c ****   USB_OTG_MODIFY_REG32(&pdev->regs.GREGS->GAHBCFG, 0, ahbcfg.d32);
 754              		.loc 1 436 3 view .LVU258
 755 0000 C268     		ldr	r2, [r0, #12]
 756 0002 9368     		ldr	r3, [r2, #8]
 757 0004 43F00103 		orr	r3, r3, #1
 758 0008 9360     		str	r3, [r2, #8]
 437:USB/core/usb_core.c ****   return status;
 759              		.loc 1 437 3 view .LVU259
 438:USB/core/usb_core.c **** }
 760              		.loc 1 438 1 is_stmt 0 view .LVU260
 761 000a 0020     		movs	r0, #0
 762              	.LVL75:
 763              		.loc 1 438 1 view .LVU261
 764 000c 7047     		bx	lr
 765              		.cfi_endproc
 766              	.LFE132:
 768              		.section	.text.USB_OTG_DisableGlobalInt,"ax",%progbits
 769              		.align	1
 770              		.global	USB_OTG_DisableGlobalInt
 771              		.syntax unified
 772              		.thumb
 773              		.thumb_func
 774              		.fpu fpv4-sp-d16
 776              	USB_OTG_DisableGlobalInt:
 777              	.LVL76:
 778              	.LFB133:
 439:USB/core/usb_core.c **** 
 440:USB/core/usb_core.c **** 
 441:USB/core/usb_core.c **** /**
 442:USB/core/usb_core.c **** * @brief  USB_OTG_DisableGlobalInt
 443:USB/core/usb_core.c **** *         Enables the controller's Global Int in the AHB Config reg
 444:USB/core/usb_core.c **** * @param  pdev : Selected device
 445:USB/core/usb_core.c **** * @retval USB_OTG_STS : status
 446:USB/core/usb_core.c **** */
 447:USB/core/usb_core.c **** USB_OTG_STS USB_OTG_DisableGlobalInt(USB_OTG_CORE_HANDLE *pdev)
 448:USB/core/usb_core.c **** {
 779              		.loc 1 448 1 is_stmt 1 view -0
 780              		.cfi_startproc
 781              		@ args = 0, pretend = 0, frame = 0
 782              		@ frame_needed = 0, uses_anonymous_args = 0
 783              		@ link register save eliminated.
ARM GAS  /tmp/ccstEyPf.s 			page 23


 449:USB/core/usb_core.c ****   USB_OTG_STS status = USB_OTG_OK;
 784              		.loc 1 449 3 view .LVU263
 450:USB/core/usb_core.c ****   USB_OTG_GAHBCFG_TypeDef  ahbcfg;
 785              		.loc 1 450 3 view .LVU264
 451:USB/core/usb_core.c ****   ahbcfg.d32 = 0;
 786              		.loc 1 451 3 view .LVU265
 452:USB/core/usb_core.c ****   ahbcfg.b.glblintrmsk = 1; /* Enable interrupts */
 787              		.loc 1 452 3 view .LVU266
 453:USB/core/usb_core.c ****   USB_OTG_MODIFY_REG32(&pdev->regs.GREGS->GAHBCFG, ahbcfg.d32, 0);
 788              		.loc 1 453 3 view .LVU267
 789 0000 C268     		ldr	r2, [r0, #12]
 790 0002 9368     		ldr	r3, [r2, #8]
 791 0004 23F00103 		bic	r3, r3, #1
 792 0008 9360     		str	r3, [r2, #8]
 454:USB/core/usb_core.c ****   return status;
 793              		.loc 1 454 3 view .LVU268
 455:USB/core/usb_core.c **** }
 794              		.loc 1 455 1 is_stmt 0 view .LVU269
 795 000a 0020     		movs	r0, #0
 796              	.LVL77:
 797              		.loc 1 455 1 view .LVU270
 798 000c 7047     		bx	lr
 799              		.cfi_endproc
 800              	.LFE133:
 802              		.section	.text.USB_OTG_FlushTxFifo,"ax",%progbits
 803              		.align	1
 804              		.global	USB_OTG_FlushTxFifo
 805              		.syntax unified
 806              		.thumb
 807              		.thumb_func
 808              		.fpu fpv4-sp-d16
 810              	USB_OTG_FlushTxFifo:
 811              	.LVL78:
 812              	.LFB134:
 456:USB/core/usb_core.c **** 
 457:USB/core/usb_core.c **** 
 458:USB/core/usb_core.c **** /**
 459:USB/core/usb_core.c **** * @brief  USB_OTG_FlushTxFifo : Flush a Tx FIFO
 460:USB/core/usb_core.c **** * @param  pdev : Selected device
 461:USB/core/usb_core.c **** * @param  num : FO num
 462:USB/core/usb_core.c **** * @retval USB_OTG_STS : status
 463:USB/core/usb_core.c **** */
 464:USB/core/usb_core.c **** USB_OTG_STS USB_OTG_FlushTxFifo (USB_OTG_CORE_HANDLE *pdev , uint32_t num )
 465:USB/core/usb_core.c **** {
 813              		.loc 1 465 1 is_stmt 1 view -0
 814              		.cfi_startproc
 815              		@ args = 0, pretend = 0, frame = 8
 816              		@ frame_needed = 0, uses_anonymous_args = 0
 817              		.loc 1 465 1 is_stmt 0 view .LVU272
 818 0000 00B5     		push	{lr}
 819              	.LCFI10:
 820              		.cfi_def_cfa_offset 4
 821              		.cfi_offset 14, -4
 822 0002 83B0     		sub	sp, sp, #12
 823              	.LCFI11:
 824              		.cfi_def_cfa_offset 16
 466:USB/core/usb_core.c ****   USB_OTG_STS status = USB_OTG_OK;
ARM GAS  /tmp/ccstEyPf.s 			page 24


 825              		.loc 1 466 3 is_stmt 1 view .LVU273
 826              	.LVL79:
 467:USB/core/usb_core.c ****   __IO USB_OTG_GRSTCTL_TypeDef  greset;
 827              		.loc 1 467 3 view .LVU274
 468:USB/core/usb_core.c ****   
 469:USB/core/usb_core.c ****   uint32_t count = 0;
 828              		.loc 1 469 3 view .LVU275
 470:USB/core/usb_core.c ****   greset.d32 = 0;
 829              		.loc 1 470 3 view .LVU276
 830              		.loc 1 470 14 is_stmt 0 view .LVU277
 831 0004 0023     		movs	r3, #0
 832 0006 0193     		str	r3, [sp, #4]
 471:USB/core/usb_core.c ****   greset.b.txfflsh = 1;
 833              		.loc 1 471 3 is_stmt 1 view .LVU278
 834              		.loc 1 471 20 is_stmt 0 view .LVU279
 835 0008 019A     		ldr	r2, [sp, #4]
 836 000a 42F02002 		orr	r2, r2, #32
 837 000e 0192     		str	r2, [sp, #4]
 472:USB/core/usb_core.c ****   greset.b.txfnum  = num;
 838              		.loc 1 472 3 is_stmt 1 view .LVU280
 839              		.loc 1 472 20 is_stmt 0 view .LVU281
 840 0010 019A     		ldr	r2, [sp, #4]
 841 0012 61F38A12 		bfi	r2, r1, #6, #5
 842 0016 0192     		str	r2, [sp, #4]
 473:USB/core/usb_core.c ****   USB_OTG_WRITE_REG32( &pdev->regs.GREGS->GRSTCTL, greset.d32 );
 843              		.loc 1 473 3 is_stmt 1 view .LVU282
 844 0018 C268     		ldr	r2, [r0, #12]
 845 001a 0199     		ldr	r1, [sp, #4]
 846              	.LVL80:
 847              		.loc 1 473 3 is_stmt 0 view .LVU283
 848 001c 1161     		str	r1, [r2, #16]
 849              	.LVL81:
 850              	.L52:
 474:USB/core/usb_core.c ****   do
 851              		.loc 1 474 3 is_stmt 1 view .LVU284
 475:USB/core/usb_core.c ****   {
 476:USB/core/usb_core.c ****     greset.d32 = USB_OTG_READ_REG32( &pdev->regs.GREGS->GRSTCTL);
 852              		.loc 1 476 5 view .LVU285
 853              		.loc 1 476 18 is_stmt 0 view .LVU286
 854 001e C268     		ldr	r2, [r0, #12]
 855 0020 1269     		ldr	r2, [r2, #16]
 856              		.loc 1 476 16 view .LVU287
 857 0022 0192     		str	r2, [sp, #4]
 477:USB/core/usb_core.c ****     if (++count > 200000)
 858              		.loc 1 477 5 is_stmt 1 view .LVU288
 859              		.loc 1 477 8 is_stmt 0 view .LVU289
 860 0024 0133     		adds	r3, r3, #1
 861              	.LVL82:
 862              		.loc 1 477 8 view .LVU290
 863 0026 074A     		ldr	r2, .L54
 864 0028 9342     		cmp	r3, r2
 865 002a 03D8     		bhi	.L51
 478:USB/core/usb_core.c ****     {
 479:USB/core/usb_core.c ****       break;
 480:USB/core/usb_core.c ****     }
 481:USB/core/usb_core.c ****   }
 482:USB/core/usb_core.c ****   while (greset.b.txfflsh == 1);
ARM GAS  /tmp/ccstEyPf.s 			page 25


 866              		.loc 1 482 18 view .LVU291
 867 002c 019A     		ldr	r2, [sp, #4]
 868              		.loc 1 482 3 view .LVU292
 869 002e 12F0200F 		tst	r2, #32
 870 0032 F4D1     		bne	.L52
 871              	.L51:
 483:USB/core/usb_core.c ****   /* Wait for 3 PHY Clocks*/
 484:USB/core/usb_core.c ****   USB_OTG_BSP_uDelay(3);
 872              		.loc 1 484 3 is_stmt 1 view .LVU293
 873 0034 0320     		movs	r0, #3
 874              	.LVL83:
 875              		.loc 1 484 3 is_stmt 0 view .LVU294
 876 0036 FFF7FEFF 		bl	USB_OTG_BSP_uDelay
 877              	.LVL84:
 485:USB/core/usb_core.c ****   return status;
 878              		.loc 1 485 3 is_stmt 1 view .LVU295
 486:USB/core/usb_core.c **** }
 879              		.loc 1 486 1 is_stmt 0 view .LVU296
 880 003a 0020     		movs	r0, #0
 881 003c 03B0     		add	sp, sp, #12
 882              	.LCFI12:
 883              		.cfi_def_cfa_offset 4
 884              		@ sp needed
 885 003e 5DF804FB 		ldr	pc, [sp], #4
 886              	.L55:
 887 0042 00BF     		.align	2
 888              	.L54:
 889 0044 400D0300 		.word	200000
 890              		.cfi_endproc
 891              	.LFE134:
 893              		.section	.text.USB_OTG_FlushRxFifo,"ax",%progbits
 894              		.align	1
 895              		.global	USB_OTG_FlushRxFifo
 896              		.syntax unified
 897              		.thumb
 898              		.thumb_func
 899              		.fpu fpv4-sp-d16
 901              	USB_OTG_FlushRxFifo:
 902              	.LVL85:
 903              	.LFB135:
 487:USB/core/usb_core.c **** 
 488:USB/core/usb_core.c **** 
 489:USB/core/usb_core.c **** /**
 490:USB/core/usb_core.c **** * @brief  USB_OTG_FlushRxFifo : Flush a Rx FIFO
 491:USB/core/usb_core.c **** * @param  pdev : Selected device
 492:USB/core/usb_core.c **** * @retval USB_OTG_STS : status
 493:USB/core/usb_core.c **** */
 494:USB/core/usb_core.c **** USB_OTG_STS USB_OTG_FlushRxFifo( USB_OTG_CORE_HANDLE *pdev )
 495:USB/core/usb_core.c **** {
 904              		.loc 1 495 1 is_stmt 1 view -0
 905              		.cfi_startproc
 906              		@ args = 0, pretend = 0, frame = 8
 907              		@ frame_needed = 0, uses_anonymous_args = 0
 908              		.loc 1 495 1 is_stmt 0 view .LVU298
 909 0000 00B5     		push	{lr}
 910              	.LCFI13:
 911              		.cfi_def_cfa_offset 4
ARM GAS  /tmp/ccstEyPf.s 			page 26


 912              		.cfi_offset 14, -4
 913 0002 83B0     		sub	sp, sp, #12
 914              	.LCFI14:
 915              		.cfi_def_cfa_offset 16
 496:USB/core/usb_core.c ****   USB_OTG_STS status = USB_OTG_OK;
 916              		.loc 1 496 3 is_stmt 1 view .LVU299
 917              	.LVL86:
 497:USB/core/usb_core.c ****   __IO USB_OTG_GRSTCTL_TypeDef  greset;
 918              		.loc 1 497 3 view .LVU300
 498:USB/core/usb_core.c ****   uint32_t count = 0;
 919              		.loc 1 498 3 view .LVU301
 499:USB/core/usb_core.c ****   
 500:USB/core/usb_core.c ****   greset.d32 = 0;
 920              		.loc 1 500 3 view .LVU302
 921              		.loc 1 500 14 is_stmt 0 view .LVU303
 922 0004 0023     		movs	r3, #0
 923 0006 0193     		str	r3, [sp, #4]
 501:USB/core/usb_core.c ****   greset.b.rxfflsh = 1;
 924              		.loc 1 501 3 is_stmt 1 view .LVU304
 925              		.loc 1 501 20 is_stmt 0 view .LVU305
 926 0008 019A     		ldr	r2, [sp, #4]
 927 000a 42F01002 		orr	r2, r2, #16
 928 000e 0192     		str	r2, [sp, #4]
 502:USB/core/usb_core.c ****   USB_OTG_WRITE_REG32( &pdev->regs.GREGS->GRSTCTL, greset.d32 );
 929              		.loc 1 502 3 is_stmt 1 view .LVU306
 930 0010 C268     		ldr	r2, [r0, #12]
 931 0012 0199     		ldr	r1, [sp, #4]
 932 0014 1161     		str	r1, [r2, #16]
 933              	.LVL87:
 934              	.L58:
 503:USB/core/usb_core.c ****   do
 935              		.loc 1 503 3 view .LVU307
 504:USB/core/usb_core.c ****   {
 505:USB/core/usb_core.c ****     greset.d32 = USB_OTG_READ_REG32( &pdev->regs.GREGS->GRSTCTL);
 936              		.loc 1 505 5 view .LVU308
 937              		.loc 1 505 18 is_stmt 0 view .LVU309
 938 0016 C268     		ldr	r2, [r0, #12]
 939 0018 1269     		ldr	r2, [r2, #16]
 940              		.loc 1 505 16 view .LVU310
 941 001a 0192     		str	r2, [sp, #4]
 506:USB/core/usb_core.c ****     if (++count > 200000)
 942              		.loc 1 506 5 is_stmt 1 view .LVU311
 943              		.loc 1 506 8 is_stmt 0 view .LVU312
 944 001c 0133     		adds	r3, r3, #1
 945              	.LVL88:
 946              		.loc 1 506 8 view .LVU313
 947 001e 074A     		ldr	r2, .L60
 948 0020 9342     		cmp	r3, r2
 949 0022 03D8     		bhi	.L57
 507:USB/core/usb_core.c ****     {
 508:USB/core/usb_core.c ****       break;
 509:USB/core/usb_core.c ****     }
 510:USB/core/usb_core.c ****   }
 511:USB/core/usb_core.c ****   while (greset.b.rxfflsh == 1);
 950              		.loc 1 511 18 view .LVU314
 951 0024 019A     		ldr	r2, [sp, #4]
 952              		.loc 1 511 3 view .LVU315
ARM GAS  /tmp/ccstEyPf.s 			page 27


 953 0026 12F0100F 		tst	r2, #16
 954 002a F4D1     		bne	.L58
 955              	.L57:
 512:USB/core/usb_core.c ****   /* Wait for 3 PHY Clocks*/
 513:USB/core/usb_core.c ****   USB_OTG_BSP_uDelay(3);
 956              		.loc 1 513 3 is_stmt 1 view .LVU316
 957 002c 0320     		movs	r0, #3
 958              	.LVL89:
 959              		.loc 1 513 3 is_stmt 0 view .LVU317
 960 002e FFF7FEFF 		bl	USB_OTG_BSP_uDelay
 961              	.LVL90:
 514:USB/core/usb_core.c ****   return status;
 962              		.loc 1 514 3 is_stmt 1 view .LVU318
 515:USB/core/usb_core.c **** }
 963              		.loc 1 515 1 is_stmt 0 view .LVU319
 964 0032 0020     		movs	r0, #0
 965 0034 03B0     		add	sp, sp, #12
 966              	.LCFI15:
 967              		.cfi_def_cfa_offset 4
 968              		@ sp needed
 969 0036 5DF804FB 		ldr	pc, [sp], #4
 970              	.L61:
 971 003a 00BF     		.align	2
 972              	.L60:
 973 003c 400D0300 		.word	200000
 974              		.cfi_endproc
 975              	.LFE135:
 977              		.section	.text.USB_OTG_SetCurrentMode,"ax",%progbits
 978              		.align	1
 979              		.global	USB_OTG_SetCurrentMode
 980              		.syntax unified
 981              		.thumb
 982              		.thumb_func
 983              		.fpu fpv4-sp-d16
 985              	USB_OTG_SetCurrentMode:
 986              	.LVL91:
 987              	.LFB136:
 516:USB/core/usb_core.c **** 
 517:USB/core/usb_core.c **** 
 518:USB/core/usb_core.c **** /**
 519:USB/core/usb_core.c **** * @brief  USB_OTG_SetCurrentMode : Set ID line
 520:USB/core/usb_core.c **** * @param  pdev : Selected device
 521:USB/core/usb_core.c **** * @param  mode :  (Host/device)
 522:USB/core/usb_core.c **** * @retval USB_OTG_STS : status
 523:USB/core/usb_core.c **** */
 524:USB/core/usb_core.c **** USB_OTG_STS USB_OTG_SetCurrentMode(USB_OTG_CORE_HANDLE *pdev , uint8_t mode)
 525:USB/core/usb_core.c **** {
 988              		.loc 1 525 1 is_stmt 1 view -0
 989              		.cfi_startproc
 990              		@ args = 0, pretend = 0, frame = 0
 991              		@ frame_needed = 0, uses_anonymous_args = 0
 992              		.loc 1 525 1 is_stmt 0 view .LVU321
 993 0000 08B5     		push	{r3, lr}
 994              	.LCFI16:
 995              		.cfi_def_cfa_offset 8
 996              		.cfi_offset 3, -8
 997              		.cfi_offset 14, -4
ARM GAS  /tmp/ccstEyPf.s 			page 28


 526:USB/core/usb_core.c ****   USB_OTG_STS status = USB_OTG_OK;
 998              		.loc 1 526 3 is_stmt 1 view .LVU322
 999              	.LVL92:
 527:USB/core/usb_core.c ****   USB_OTG_GUSBCFG_TypeDef  usbcfg;
 1000              		.loc 1 527 3 view .LVU323
 528:USB/core/usb_core.c ****   
 529:USB/core/usb_core.c ****   usbcfg.d32 = USB_OTG_READ_REG32(&pdev->regs.GREGS->GUSBCFG);
 1001              		.loc 1 529 3 view .LVU324
 1002              		.loc 1 529 16 is_stmt 0 view .LVU325
 1003 0002 C268     		ldr	r2, [r0, #12]
 1004 0004 D368     		ldr	r3, [r2, #12]
 1005              	.LVL93:
 530:USB/core/usb_core.c ****   
 531:USB/core/usb_core.c ****   usbcfg.b.force_host = 0;
 1006              		.loc 1 531 3 is_stmt 1 view .LVU326
 1007              		.loc 1 531 23 is_stmt 0 view .LVU327
 1008 0006 6FF35D73 		bfc	r3, #29, #1
 532:USB/core/usb_core.c ****   usbcfg.b.force_dev = 0;
 1009              		.loc 1 532 3 is_stmt 1 view .LVU328
 1010              		.loc 1 532 22 is_stmt 0 view .LVU329
 1011 000a 6FF39E73 		bfc	r3, #30, #1
 533:USB/core/usb_core.c ****   
 534:USB/core/usb_core.c ****   if ( mode == HOST_MODE)
 1012              		.loc 1 534 3 is_stmt 1 view .LVU330
 1013              		.loc 1 534 6 is_stmt 0 view .LVU331
 1014 000e 0129     		cmp	r1, #1
 1015 0010 03D0     		beq	.L66
 535:USB/core/usb_core.c ****   {
 536:USB/core/usb_core.c ****     usbcfg.b.force_host = 1;
 537:USB/core/usb_core.c ****   }
 538:USB/core/usb_core.c ****   else if ( mode == DEVICE_MODE)
 1016              		.loc 1 538 8 is_stmt 1 view .LVU332
 1017              		.loc 1 538 11 is_stmt 0 view .LVU333
 1018 0012 21B9     		cbnz	r1, .L64
 539:USB/core/usb_core.c ****   {
 540:USB/core/usb_core.c ****     usbcfg.b.force_dev = 1;
 1019              		.loc 1 540 5 is_stmt 1 view .LVU334
 1020              		.loc 1 540 24 is_stmt 0 view .LVU335
 1021 0014 43F08043 		orr	r3, r3, #1073741824
 1022              	.LVL94:
 1023              		.loc 1 540 24 view .LVU336
 1024 0018 01E0     		b	.L64
 1025              	.LVL95:
 1026              	.L66:
 536:USB/core/usb_core.c ****   }
 1027              		.loc 1 536 5 is_stmt 1 view .LVU337
 536:USB/core/usb_core.c ****   }
 1028              		.loc 1 536 25 is_stmt 0 view .LVU338
 1029 001a 43F00053 		orr	r3, r3, #536870912
 1030              	.LVL96:
 1031              	.L64:
 541:USB/core/usb_core.c ****   }
 542:USB/core/usb_core.c ****   
 543:USB/core/usb_core.c ****   USB_OTG_WRITE_REG32(&pdev->regs.GREGS->GUSBCFG, usbcfg.d32);
 1032              		.loc 1 543 3 is_stmt 1 view .LVU339
 1033 001e D360     		str	r3, [r2, #12]
 544:USB/core/usb_core.c ****   USB_OTG_BSP_mDelay(50);
ARM GAS  /tmp/ccstEyPf.s 			page 29


 1034              		.loc 1 544 3 view .LVU340
 1035 0020 3220     		movs	r0, #50
 1036              	.LVL97:
 1037              		.loc 1 544 3 is_stmt 0 view .LVU341
 1038 0022 FFF7FEFF 		bl	USB_OTG_BSP_mDelay
 1039              	.LVL98:
 545:USB/core/usb_core.c ****   return status;
 1040              		.loc 1 545 3 is_stmt 1 view .LVU342
 546:USB/core/usb_core.c **** }
 1041              		.loc 1 546 1 is_stmt 0 view .LVU343
 1042 0026 0020     		movs	r0, #0
 1043 0028 08BD     		pop	{r3, pc}
 1044              		.cfi_endproc
 1045              	.LFE136:
 1047              		.section	.text.USB_OTG_GetMode,"ax",%progbits
 1048              		.align	1
 1049              		.global	USB_OTG_GetMode
 1050              		.syntax unified
 1051              		.thumb
 1052              		.thumb_func
 1053              		.fpu fpv4-sp-d16
 1055              	USB_OTG_GetMode:
 1056              	.LVL99:
 1057              	.LFB137:
 547:USB/core/usb_core.c **** 
 548:USB/core/usb_core.c **** 
 549:USB/core/usb_core.c **** /**
 550:USB/core/usb_core.c **** * @brief  USB_OTG_GetMode : Get current mode
 551:USB/core/usb_core.c **** * @param  pdev : Selected device
 552:USB/core/usb_core.c **** * @retval current mode
 553:USB/core/usb_core.c **** */
 554:USB/core/usb_core.c **** uint32_t USB_OTG_GetMode(USB_OTG_CORE_HANDLE *pdev)
 555:USB/core/usb_core.c **** {
 1058              		.loc 1 555 1 is_stmt 1 view -0
 1059              		.cfi_startproc
 1060              		@ args = 0, pretend = 0, frame = 0
 1061              		@ frame_needed = 0, uses_anonymous_args = 0
 1062              		@ link register save eliminated.
 556:USB/core/usb_core.c ****   return (USB_OTG_READ_REG32(&pdev->regs.GREGS->GINTSTS ) & 0x1);
 1063              		.loc 1 556 3 view .LVU345
 1064              		.loc 1 556 11 is_stmt 0 view .LVU346
 1065 0000 C368     		ldr	r3, [r0, #12]
 1066 0002 5869     		ldr	r0, [r3, #20]
 1067              	.LVL100:
 557:USB/core/usb_core.c **** }
 1068              		.loc 1 557 1 view .LVU347
 1069 0004 00F00100 		and	r0, r0, #1
 1070 0008 7047     		bx	lr
 1071              		.cfi_endproc
 1072              	.LFE137:
 1074              		.section	.text.USB_OTG_IsDeviceMode,"ax",%progbits
 1075              		.align	1
 1076              		.global	USB_OTG_IsDeviceMode
 1077              		.syntax unified
 1078              		.thumb
 1079              		.thumb_func
 1080              		.fpu fpv4-sp-d16
ARM GAS  /tmp/ccstEyPf.s 			page 30


 1082              	USB_OTG_IsDeviceMode:
 1083              	.LVL101:
 1084              	.LFB138:
 558:USB/core/usb_core.c **** 
 559:USB/core/usb_core.c **** 
 560:USB/core/usb_core.c **** /**
 561:USB/core/usb_core.c **** * @brief  USB_OTG_IsDeviceMode : Check if it is device mode
 562:USB/core/usb_core.c **** * @param  pdev : Selected device
 563:USB/core/usb_core.c **** * @retval num_in_ep
 564:USB/core/usb_core.c **** */
 565:USB/core/usb_core.c **** uint8_t USB_OTG_IsDeviceMode(USB_OTG_CORE_HANDLE *pdev)
 566:USB/core/usb_core.c **** {
 1085              		.loc 1 566 1 is_stmt 1 view -0
 1086              		.cfi_startproc
 1087              		@ args = 0, pretend = 0, frame = 0
 1088              		@ frame_needed = 0, uses_anonymous_args = 0
 1089              		.loc 1 566 1 is_stmt 0 view .LVU349
 1090 0000 08B5     		push	{r3, lr}
 1091              	.LCFI17:
 1092              		.cfi_def_cfa_offset 8
 1093              		.cfi_offset 3, -8
 1094              		.cfi_offset 14, -4
 567:USB/core/usb_core.c ****   return (USB_OTG_GetMode(pdev) != HOST_MODE);
 1095              		.loc 1 567 3 is_stmt 1 view .LVU350
 1096              		.loc 1 567 11 is_stmt 0 view .LVU351
 1097 0002 FFF7FEFF 		bl	USB_OTG_GetMode
 1098              	.LVL102:
 568:USB/core/usb_core.c **** }
 1099              		.loc 1 568 1 view .LVU352
 1100 0006 10F1FF30 		adds	r0, r0, #-1
 1101 000a 18BF     		it	ne
 1102 000c 0120     		movne	r0, #1
 1103 000e 08BD     		pop	{r3, pc}
 1104              		.cfi_endproc
 1105              	.LFE138:
 1107              		.section	.text.USB_OTG_IsHostMode,"ax",%progbits
 1108              		.align	1
 1109              		.global	USB_OTG_IsHostMode
 1110              		.syntax unified
 1111              		.thumb
 1112              		.thumb_func
 1113              		.fpu fpv4-sp-d16
 1115              	USB_OTG_IsHostMode:
 1116              	.LVL103:
 1117              	.LFB139:
 569:USB/core/usb_core.c **** 
 570:USB/core/usb_core.c **** 
 571:USB/core/usb_core.c **** /**
 572:USB/core/usb_core.c **** * @brief  USB_OTG_IsHostMode : Check if it is host mode
 573:USB/core/usb_core.c **** * @param  pdev : Selected device
 574:USB/core/usb_core.c **** * @retval num_in_ep
 575:USB/core/usb_core.c **** */
 576:USB/core/usb_core.c **** uint8_t USB_OTG_IsHostMode(USB_OTG_CORE_HANDLE *pdev)
 577:USB/core/usb_core.c **** {
 1118              		.loc 1 577 1 is_stmt 1 view -0
 1119              		.cfi_startproc
 1120              		@ args = 0, pretend = 0, frame = 0
ARM GAS  /tmp/ccstEyPf.s 			page 31


 1121              		@ frame_needed = 0, uses_anonymous_args = 0
 1122              		.loc 1 577 1 is_stmt 0 view .LVU354
 1123 0000 08B5     		push	{r3, lr}
 1124              	.LCFI18:
 1125              		.cfi_def_cfa_offset 8
 1126              		.cfi_offset 3, -8
 1127              		.cfi_offset 14, -4
 578:USB/core/usb_core.c ****   return (USB_OTG_GetMode(pdev) == HOST_MODE);
 1128              		.loc 1 578 3 is_stmt 1 view .LVU355
 1129              		.loc 1 578 11 is_stmt 0 view .LVU356
 1130 0002 FFF7FEFF 		bl	USB_OTG_GetMode
 1131              	.LVL104:
 579:USB/core/usb_core.c **** }
 1132              		.loc 1 579 1 view .LVU357
 1133 0006 0128     		cmp	r0, #1
 1134 0008 14BF     		ite	ne
 1135 000a 0020     		movne	r0, #0
 1136 000c 0120     		moveq	r0, #1
 1137 000e 08BD     		pop	{r3, pc}
 1138              		.cfi_endproc
 1139              	.LFE139:
 1141              		.section	.text.USB_OTG_ReadCoreItr,"ax",%progbits
 1142              		.align	1
 1143              		.global	USB_OTG_ReadCoreItr
 1144              		.syntax unified
 1145              		.thumb
 1146              		.thumb_func
 1147              		.fpu fpv4-sp-d16
 1149              	USB_OTG_ReadCoreItr:
 1150              	.LVL105:
 1151              	.LFB140:
 580:USB/core/usb_core.c **** 
 581:USB/core/usb_core.c **** 
 582:USB/core/usb_core.c **** /**
 583:USB/core/usb_core.c **** * @brief  USB_OTG_ReadCoreItr : returns the Core Interrupt register
 584:USB/core/usb_core.c **** * @param  pdev : Selected device
 585:USB/core/usb_core.c **** * @retval Status
 586:USB/core/usb_core.c **** */
 587:USB/core/usb_core.c **** uint32_t USB_OTG_ReadCoreItr(USB_OTG_CORE_HANDLE *pdev)
 588:USB/core/usb_core.c **** {
 1152              		.loc 1 588 1 is_stmt 1 view -0
 1153              		.cfi_startproc
 1154              		@ args = 0, pretend = 0, frame = 0
 1155              		@ frame_needed = 0, uses_anonymous_args = 0
 1156              		@ link register save eliminated.
 589:USB/core/usb_core.c ****   uint32_t v = 0;
 1157              		.loc 1 589 3 view .LVU359
 590:USB/core/usb_core.c ****   v = USB_OTG_READ_REG32(&pdev->regs.GREGS->GINTSTS);
 1158              		.loc 1 590 3 view .LVU360
 1159              		.loc 1 590 7 is_stmt 0 view .LVU361
 1160 0000 C368     		ldr	r3, [r0, #12]
 1161              		.loc 1 590 5 view .LVU362
 1162 0002 5869     		ldr	r0, [r3, #20]
 1163              	.LVL106:
 591:USB/core/usb_core.c ****   v &= USB_OTG_READ_REG32(&pdev->regs.GREGS->GINTMSK);
 1164              		.loc 1 591 3 is_stmt 1 view .LVU363
 1165              		.loc 1 591 8 is_stmt 0 view .LVU364
ARM GAS  /tmp/ccstEyPf.s 			page 32


 1166 0004 9B69     		ldr	r3, [r3, #24]
 1167              	.LVL107:
 592:USB/core/usb_core.c ****   return v;
 1168              		.loc 1 592 3 is_stmt 1 view .LVU365
 593:USB/core/usb_core.c **** }
 1169              		.loc 1 593 1 is_stmt 0 view .LVU366
 1170 0006 1840     		ands	r0, r0, r3
 1171              	.LVL108:
 1172              		.loc 1 593 1 view .LVU367
 1173 0008 7047     		bx	lr
 1174              		.cfi_endproc
 1175              	.LFE140:
 1177              		.section	.text.USB_OTG_ReadOtgItr,"ax",%progbits
 1178              		.align	1
 1179              		.global	USB_OTG_ReadOtgItr
 1180              		.syntax unified
 1181              		.thumb
 1182              		.thumb_func
 1183              		.fpu fpv4-sp-d16
 1185              	USB_OTG_ReadOtgItr:
 1186              	.LVL109:
 1187              	.LFB141:
 594:USB/core/usb_core.c **** 
 595:USB/core/usb_core.c **** 
 596:USB/core/usb_core.c **** /**
 597:USB/core/usb_core.c **** * @brief  USB_OTG_ReadOtgItr : returns the USB_OTG Interrupt register
 598:USB/core/usb_core.c **** * @param  pdev : Selected device
 599:USB/core/usb_core.c **** * @retval Status
 600:USB/core/usb_core.c **** */
 601:USB/core/usb_core.c **** uint32_t USB_OTG_ReadOtgItr (USB_OTG_CORE_HANDLE *pdev)
 602:USB/core/usb_core.c **** {
 1188              		.loc 1 602 1 is_stmt 1 view -0
 1189              		.cfi_startproc
 1190              		@ args = 0, pretend = 0, frame = 0
 1191              		@ frame_needed = 0, uses_anonymous_args = 0
 1192              		@ link register save eliminated.
 603:USB/core/usb_core.c ****   return (USB_OTG_READ_REG32 (&pdev->regs.GREGS->GOTGINT));
 1193              		.loc 1 603 3 view .LVU369
 1194              		.loc 1 603 11 is_stmt 0 view .LVU370
 1195 0000 C368     		ldr	r3, [r0, #12]
 1196 0002 5868     		ldr	r0, [r3, #4]
 1197              	.LVL110:
 604:USB/core/usb_core.c **** }
 1198              		.loc 1 604 1 view .LVU371
 1199 0004 7047     		bx	lr
 1200              		.cfi_endproc
 1201              	.LFE141:
 1203              		.section	.text.USB_OTG_InitDevSpeed,"ax",%progbits
 1204              		.align	1
 1205              		.global	USB_OTG_InitDevSpeed
 1206              		.syntax unified
 1207              		.thumb
 1208              		.thumb_func
 1209              		.fpu fpv4-sp-d16
 1211              	USB_OTG_InitDevSpeed:
 1212              	.LVL111:
 1213              	.LFB142:
ARM GAS  /tmp/ccstEyPf.s 			page 33


 605:USB/core/usb_core.c **** 
 606:USB/core/usb_core.c **** #ifdef USE_HOST_MODE
 607:USB/core/usb_core.c **** /**
 608:USB/core/usb_core.c **** * @brief  USB_OTG_CoreInitHost : Initializes USB_OTG controller for host mode
 609:USB/core/usb_core.c **** * @param  pdev : Selected device
 610:USB/core/usb_core.c **** * @retval status
 611:USB/core/usb_core.c **** */
 612:USB/core/usb_core.c **** USB_OTG_STS USB_OTG_CoreInitHost(USB_OTG_CORE_HANDLE *pdev)
 613:USB/core/usb_core.c **** {
 614:USB/core/usb_core.c ****   USB_OTG_STS                     status = USB_OTG_OK;
 615:USB/core/usb_core.c ****   USB_OTG_FSIZ_TypeDef            nptxfifosize;
 616:USB/core/usb_core.c ****   USB_OTG_FSIZ_TypeDef            ptxfifosize;  
 617:USB/core/usb_core.c ****   USB_OTG_HCFG_TypeDef            hcfg;
 618:USB/core/usb_core.c ****   
 619:USB/core/usb_core.c **** #ifdef USE_OTG_MODE
 620:USB/core/usb_core.c ****   USB_OTG_OTGCTL_TypeDef          gotgctl;
 621:USB/core/usb_core.c **** #endif
 622:USB/core/usb_core.c ****   
 623:USB/core/usb_core.c ****   uint32_t                        i = 0;
 624:USB/core/usb_core.c ****   
 625:USB/core/usb_core.c ****   nptxfifosize.d32 = 0;  
 626:USB/core/usb_core.c ****   ptxfifosize.d32 = 0;
 627:USB/core/usb_core.c **** #ifdef USE_OTG_MODE
 628:USB/core/usb_core.c ****   gotgctl.d32 = 0;
 629:USB/core/usb_core.c **** #endif
 630:USB/core/usb_core.c ****   hcfg.d32 = 0;
 631:USB/core/usb_core.c ****   
 632:USB/core/usb_core.c ****   
 633:USB/core/usb_core.c ****   /* configure charge pump IO */
 634:USB/core/usb_core.c ****   USB_OTG_BSP_ConfigVBUS(pdev);
 635:USB/core/usb_core.c ****   
 636:USB/core/usb_core.c ****   /* Restart the Phy Clock */
 637:USB/core/usb_core.c ****   USB_OTG_WRITE_REG32(pdev->regs.PCGCCTL, 0);
 638:USB/core/usb_core.c ****   
 639:USB/core/usb_core.c ****   /* Initialize Host Configuration Register */
 640:USB/core/usb_core.c ****   if (pdev->cfg.phy_itface == USB_OTG_ULPI_PHY)
 641:USB/core/usb_core.c ****   {
 642:USB/core/usb_core.c ****     USB_OTG_InitFSLSPClkSel(pdev , HCFG_30_60_MHZ); 
 643:USB/core/usb_core.c ****   }
 644:USB/core/usb_core.c ****   else
 645:USB/core/usb_core.c ****   {
 646:USB/core/usb_core.c ****     USB_OTG_InitFSLSPClkSel(pdev , HCFG_48_MHZ); 
 647:USB/core/usb_core.c ****   }
 648:USB/core/usb_core.c ****   USB_OTG_ResetPort(pdev);
 649:USB/core/usb_core.c ****   
 650:USB/core/usb_core.c ****   hcfg.d32 = USB_OTG_READ_REG32(&pdev->regs.HREGS->HCFG);
 651:USB/core/usb_core.c ****   hcfg.b.fslssupp = 0;
 652:USB/core/usb_core.c ****   USB_OTG_WRITE_REG32(&pdev->regs.HREGS->HCFG, hcfg.d32);
 653:USB/core/usb_core.c ****   
 654:USB/core/usb_core.c ****   /* Configure data FIFO sizes */
 655:USB/core/usb_core.c ****   /* Rx FIFO */
 656:USB/core/usb_core.c **** #ifdef USB_OTG_FS_CORE
 657:USB/core/usb_core.c ****   if(pdev->cfg.coreID == USB_OTG_FS_CORE_ID)
 658:USB/core/usb_core.c ****   {
 659:USB/core/usb_core.c ****     /* set Rx FIFO size */
 660:USB/core/usb_core.c ****     USB_OTG_WRITE_REG32(&pdev->regs.GREGS->GRXFSIZ, RX_FIFO_FS_SIZE);
 661:USB/core/usb_core.c ****     nptxfifosize.b.startaddr = RX_FIFO_FS_SIZE;   
ARM GAS  /tmp/ccstEyPf.s 			page 34


 662:USB/core/usb_core.c ****     nptxfifosize.b.depth = TXH_NP_FS_FIFOSIZ;  
 663:USB/core/usb_core.c ****     USB_OTG_WRITE_REG32(&pdev->regs.GREGS->DIEPTXF0_HNPTXFSIZ, nptxfifosize.d32);
 664:USB/core/usb_core.c ****     
 665:USB/core/usb_core.c ****     ptxfifosize.b.startaddr = RX_FIFO_FS_SIZE + TXH_NP_FS_FIFOSIZ;
 666:USB/core/usb_core.c ****     ptxfifosize.b.depth     = TXH_P_FS_FIFOSIZ;
 667:USB/core/usb_core.c ****     USB_OTG_WRITE_REG32(&pdev->regs.GREGS->HPTXFSIZ, ptxfifosize.d32);      
 668:USB/core/usb_core.c ****   }
 669:USB/core/usb_core.c **** #endif
 670:USB/core/usb_core.c **** #ifdef USB_OTG_HS_CORE  
 671:USB/core/usb_core.c ****   if (pdev->cfg.coreID == USB_OTG_HS_CORE_ID)
 672:USB/core/usb_core.c ****   {
 673:USB/core/usb_core.c ****     /* set Rx FIFO size */
 674:USB/core/usb_core.c ****     USB_OTG_WRITE_REG32(&pdev->regs.GREGS->GRXFSIZ, RX_FIFO_HS_SIZE);
 675:USB/core/usb_core.c ****     nptxfifosize.b.startaddr = RX_FIFO_HS_SIZE;   
 676:USB/core/usb_core.c ****     nptxfifosize.b.depth = TXH_NP_HS_FIFOSIZ;  
 677:USB/core/usb_core.c ****     USB_OTG_WRITE_REG32(&pdev->regs.GREGS->DIEPTXF0_HNPTXFSIZ, nptxfifosize.d32);
 678:USB/core/usb_core.c ****     
 679:USB/core/usb_core.c ****     ptxfifosize.b.startaddr = RX_FIFO_HS_SIZE + TXH_NP_HS_FIFOSIZ;
 680:USB/core/usb_core.c ****     ptxfifosize.b.depth     = TXH_P_HS_FIFOSIZ;
 681:USB/core/usb_core.c ****     USB_OTG_WRITE_REG32(&pdev->regs.GREGS->HPTXFSIZ, ptxfifosize.d32);      
 682:USB/core/usb_core.c ****   }
 683:USB/core/usb_core.c **** #endif  
 684:USB/core/usb_core.c ****   
 685:USB/core/usb_core.c **** #ifdef USE_OTG_MODE
 686:USB/core/usb_core.c ****   /* Clear Host Set HNP Enable in the USB_OTG Control Register */
 687:USB/core/usb_core.c ****   gotgctl.b.hstsethnpen = 1;
 688:USB/core/usb_core.c ****   USB_OTG_MODIFY_REG32( &pdev->regs.GREGS->GOTGCTL, gotgctl.d32, 0);
 689:USB/core/usb_core.c **** #endif
 690:USB/core/usb_core.c ****   
 691:USB/core/usb_core.c ****   /* Make sure the FIFOs are flushed. */
 692:USB/core/usb_core.c ****   USB_OTG_FlushTxFifo(pdev, 0x10 );         /* all Tx FIFOs */
 693:USB/core/usb_core.c ****   USB_OTG_FlushRxFifo(pdev);
 694:USB/core/usb_core.c ****   
 695:USB/core/usb_core.c ****   
 696:USB/core/usb_core.c ****   /* Clear all pending HC Interrupts */
 697:USB/core/usb_core.c ****   for (i = 0; i < pdev->cfg.host_channels; i++)
 698:USB/core/usb_core.c ****   {
 699:USB/core/usb_core.c ****     USB_OTG_WRITE_REG32( &pdev->regs.HC_REGS[i]->HCINT, 0xFFFFFFFF );
 700:USB/core/usb_core.c ****     USB_OTG_WRITE_REG32( &pdev->regs.HC_REGS[i]->HCINTMSK, 0 );
 701:USB/core/usb_core.c ****   }
 702:USB/core/usb_core.c **** #ifndef USE_OTG_MODE
 703:USB/core/usb_core.c ****   USB_OTG_DriveVbus(pdev, 1);
 704:USB/core/usb_core.c **** #endif
 705:USB/core/usb_core.c ****   
 706:USB/core/usb_core.c ****   USB_OTG_EnableHostInt(pdev);
 707:USB/core/usb_core.c ****   return status;
 708:USB/core/usb_core.c **** }
 709:USB/core/usb_core.c **** 
 710:USB/core/usb_core.c **** /**
 711:USB/core/usb_core.c **** * @brief  USB_OTG_IsEvenFrame 
 712:USB/core/usb_core.c **** *         This function returns the frame number for sof packet
 713:USB/core/usb_core.c **** * @param  pdev : Selected device
 714:USB/core/usb_core.c **** * @retval Frame number
 715:USB/core/usb_core.c **** */
 716:USB/core/usb_core.c **** uint8_t USB_OTG_IsEvenFrame (USB_OTG_CORE_HANDLE *pdev) 
 717:USB/core/usb_core.c **** {
 718:USB/core/usb_core.c ****   return !(USB_OTG_READ_REG32(&pdev->regs.HREGS->HFNUM) & 0x1);
ARM GAS  /tmp/ccstEyPf.s 			page 35


 719:USB/core/usb_core.c **** }
 720:USB/core/usb_core.c **** 
 721:USB/core/usb_core.c **** /**
 722:USB/core/usb_core.c **** * @brief  USB_OTG_DriveVbus : set/reset vbus
 723:USB/core/usb_core.c **** * @param  pdev : Selected device
 724:USB/core/usb_core.c **** * @param  state : VBUS state
 725:USB/core/usb_core.c **** * @retval None
 726:USB/core/usb_core.c **** */
 727:USB/core/usb_core.c **** void USB_OTG_DriveVbus (USB_OTG_CORE_HANDLE *pdev, uint8_t state)
 728:USB/core/usb_core.c **** {
 729:USB/core/usb_core.c ****   USB_OTG_HPRT0_TypeDef     hprt0;
 730:USB/core/usb_core.c ****   
 731:USB/core/usb_core.c ****   hprt0.d32 = 0;
 732:USB/core/usb_core.c ****   
 733:USB/core/usb_core.c ****   /* enable disable the external charge pump */
 734:USB/core/usb_core.c ****   USB_OTG_BSP_DriveVBUS(pdev, state);
 735:USB/core/usb_core.c ****   
 736:USB/core/usb_core.c ****   /* Turn on the Host port power. */
 737:USB/core/usb_core.c ****   hprt0.d32 = USB_OTG_ReadHPRT0(pdev);
 738:USB/core/usb_core.c ****   if ((hprt0.b.prtpwr == 0 ) && (state == 1 ))
 739:USB/core/usb_core.c ****   {
 740:USB/core/usb_core.c ****     hprt0.b.prtpwr = 1;
 741:USB/core/usb_core.c ****     USB_OTG_WRITE_REG32(pdev->regs.HPRT0, hprt0.d32);
 742:USB/core/usb_core.c ****   }
 743:USB/core/usb_core.c ****   if ((hprt0.b.prtpwr == 1 ) && (state == 0 ))
 744:USB/core/usb_core.c ****   {
 745:USB/core/usb_core.c ****     hprt0.b.prtpwr = 0;
 746:USB/core/usb_core.c ****     USB_OTG_WRITE_REG32(pdev->regs.HPRT0, hprt0.d32);
 747:USB/core/usb_core.c ****   }
 748:USB/core/usb_core.c ****   
 749:USB/core/usb_core.c ****   USB_OTG_BSP_mDelay(200);
 750:USB/core/usb_core.c **** }
 751:USB/core/usb_core.c **** /**
 752:USB/core/usb_core.c **** * @brief  USB_OTG_EnableHostInt: Enables the Host mode interrupts
 753:USB/core/usb_core.c **** * @param  pdev : Selected device
 754:USB/core/usb_core.c **** * @retval USB_OTG_STS : status
 755:USB/core/usb_core.c **** */
 756:USB/core/usb_core.c **** USB_OTG_STS USB_OTG_EnableHostInt(USB_OTG_CORE_HANDLE *pdev)
 757:USB/core/usb_core.c **** {
 758:USB/core/usb_core.c ****   USB_OTG_STS       status = USB_OTG_OK;
 759:USB/core/usb_core.c ****   USB_OTG_GINTMSK_TypeDef  intmsk;
 760:USB/core/usb_core.c ****   intmsk.d32 = 0;
 761:USB/core/usb_core.c ****   /* Disable all interrupts. */
 762:USB/core/usb_core.c ****   USB_OTG_WRITE_REG32(&pdev->regs.GREGS->GINTMSK, 0);
 763:USB/core/usb_core.c ****   
 764:USB/core/usb_core.c ****   /* Clear any pending interrupts. */
 765:USB/core/usb_core.c ****   USB_OTG_WRITE_REG32(&pdev->regs.GREGS->GINTSTS, 0xFFFFFFFF);
 766:USB/core/usb_core.c ****   
 767:USB/core/usb_core.c ****   /* Enable the common interrupts */
 768:USB/core/usb_core.c ****   USB_OTG_EnableCommonInt(pdev);
 769:USB/core/usb_core.c ****   
 770:USB/core/usb_core.c ****   if (pdev->cfg.dma_enable == 0)
 771:USB/core/usb_core.c ****   {  
 772:USB/core/usb_core.c ****     intmsk.b.rxstsqlvl  = 1;
 773:USB/core/usb_core.c ****   }  
 774:USB/core/usb_core.c ****   intmsk.b.portintr   = 1;
 775:USB/core/usb_core.c ****   intmsk.b.hcintr     = 1;
ARM GAS  /tmp/ccstEyPf.s 			page 36


 776:USB/core/usb_core.c ****   intmsk.b.disconnect = 1;  
 777:USB/core/usb_core.c ****   intmsk.b.sofintr    = 1;  
 778:USB/core/usb_core.c ****   intmsk.b.incomplisoout  = 1; 
 779:USB/core/usb_core.c ****   USB_OTG_MODIFY_REG32(&pdev->regs.GREGS->GINTMSK, intmsk.d32, intmsk.d32);
 780:USB/core/usb_core.c ****   return status;
 781:USB/core/usb_core.c **** }
 782:USB/core/usb_core.c **** 
 783:USB/core/usb_core.c **** /**
 784:USB/core/usb_core.c **** * @brief  USB_OTG_InitFSLSPClkSel : Initializes the FSLSPClkSel field of the 
 785:USB/core/usb_core.c **** *         HCFG register on the PHY type
 786:USB/core/usb_core.c **** * @param  pdev : Selected device
 787:USB/core/usb_core.c **** * @param  freq : clock frequency
 788:USB/core/usb_core.c **** * @retval None
 789:USB/core/usb_core.c **** */
 790:USB/core/usb_core.c **** void USB_OTG_InitFSLSPClkSel(USB_OTG_CORE_HANDLE *pdev , uint8_t freq)
 791:USB/core/usb_core.c **** {
 792:USB/core/usb_core.c ****   USB_OTG_HCFG_TypeDef   hcfg;
 793:USB/core/usb_core.c ****   
 794:USB/core/usb_core.c ****   hcfg.d32 = USB_OTG_READ_REG32(&pdev->regs.HREGS->HCFG);
 795:USB/core/usb_core.c ****   hcfg.b.fslspclksel = freq;
 796:USB/core/usb_core.c ****   USB_OTG_WRITE_REG32(&pdev->regs.HREGS->HCFG, hcfg.d32);
 797:USB/core/usb_core.c **** }
 798:USB/core/usb_core.c **** 
 799:USB/core/usb_core.c **** 
 800:USB/core/usb_core.c **** /**
 801:USB/core/usb_core.c **** * @brief  USB_OTG_ReadHPRT0 : Reads HPRT0 to modify later
 802:USB/core/usb_core.c **** * @param  pdev : Selected device
 803:USB/core/usb_core.c **** * @retval HPRT0 value
 804:USB/core/usb_core.c **** */
 805:USB/core/usb_core.c **** uint32_t USB_OTG_ReadHPRT0(USB_OTG_CORE_HANDLE *pdev)
 806:USB/core/usb_core.c **** {
 807:USB/core/usb_core.c ****   USB_OTG_HPRT0_TypeDef  hprt0;
 808:USB/core/usb_core.c ****   
 809:USB/core/usb_core.c ****   hprt0.d32 = USB_OTG_READ_REG32(pdev->regs.HPRT0);
 810:USB/core/usb_core.c ****   hprt0.b.prtena = 0;
 811:USB/core/usb_core.c ****   hprt0.b.prtconndet = 0;
 812:USB/core/usb_core.c ****   hprt0.b.prtenchng = 0;
 813:USB/core/usb_core.c ****   hprt0.b.prtovrcurrchng = 0;
 814:USB/core/usb_core.c ****   return hprt0.d32;
 815:USB/core/usb_core.c **** }
 816:USB/core/usb_core.c **** 
 817:USB/core/usb_core.c **** 
 818:USB/core/usb_core.c **** /**
 819:USB/core/usb_core.c **** * @brief  USB_OTG_ReadHostAllChannels_intr : Register PCD Callbacks
 820:USB/core/usb_core.c **** * @param  pdev : Selected device
 821:USB/core/usb_core.c **** * @retval Status
 822:USB/core/usb_core.c **** */
 823:USB/core/usb_core.c **** uint32_t USB_OTG_ReadHostAllChannels_intr (USB_OTG_CORE_HANDLE *pdev)
 824:USB/core/usb_core.c **** {
 825:USB/core/usb_core.c ****   return (USB_OTG_READ_REG32 (&pdev->regs.HREGS->HAINT));
 826:USB/core/usb_core.c **** }
 827:USB/core/usb_core.c **** 
 828:USB/core/usb_core.c **** 
 829:USB/core/usb_core.c **** /**
 830:USB/core/usb_core.c **** * @brief  USB_OTG_ResetPort : Reset Host Port
 831:USB/core/usb_core.c **** * @param  pdev : Selected device
 832:USB/core/usb_core.c **** * @retval status
ARM GAS  /tmp/ccstEyPf.s 			page 37


 833:USB/core/usb_core.c **** * @note : (1)The application must wait at least 10 ms (+ 10 ms security)
 834:USB/core/usb_core.c **** *   before clearing the reset bit.
 835:USB/core/usb_core.c **** */
 836:USB/core/usb_core.c **** uint32_t USB_OTG_ResetPort(USB_OTG_CORE_HANDLE *pdev)
 837:USB/core/usb_core.c **** {
 838:USB/core/usb_core.c ****   USB_OTG_HPRT0_TypeDef  hprt0;
 839:USB/core/usb_core.c ****   
 840:USB/core/usb_core.c ****   hprt0.d32 = USB_OTG_ReadHPRT0(pdev);
 841:USB/core/usb_core.c ****   hprt0.b.prtrst = 1;
 842:USB/core/usb_core.c ****   USB_OTG_WRITE_REG32(pdev->regs.HPRT0, hprt0.d32);
 843:USB/core/usb_core.c ****   USB_OTG_BSP_mDelay (10);                                /* See Note #1 */
 844:USB/core/usb_core.c ****   hprt0.b.prtrst = 0;
 845:USB/core/usb_core.c ****   USB_OTG_WRITE_REG32(pdev->regs.HPRT0, hprt0.d32);
 846:USB/core/usb_core.c ****   USB_OTG_BSP_mDelay (20);   
 847:USB/core/usb_core.c ****   return 1;
 848:USB/core/usb_core.c **** }
 849:USB/core/usb_core.c **** 
 850:USB/core/usb_core.c **** 
 851:USB/core/usb_core.c **** /**
 852:USB/core/usb_core.c **** * @brief  USB_OTG_HC_Init : Prepares a host channel for transferring packets
 853:USB/core/usb_core.c **** * @param  pdev : Selected device
 854:USB/core/usb_core.c **** * @param  hc_num : channel number
 855:USB/core/usb_core.c **** * @retval USB_OTG_STS : status
 856:USB/core/usb_core.c **** */
 857:USB/core/usb_core.c **** USB_OTG_STS USB_OTG_HC_Init(USB_OTG_CORE_HANDLE *pdev , uint8_t hc_num)
 858:USB/core/usb_core.c **** {
 859:USB/core/usb_core.c ****   USB_OTG_STS status = USB_OTG_OK;
 860:USB/core/usb_core.c ****   uint32_t intr_enable = 0;
 861:USB/core/usb_core.c ****   USB_OTG_HCINTMSK_TypeDef  hcintmsk;
 862:USB/core/usb_core.c ****   USB_OTG_GINTMSK_TypeDef    gintmsk;
 863:USB/core/usb_core.c ****   USB_OTG_HCCHAR_TypeDef     hcchar;
 864:USB/core/usb_core.c ****   USB_OTG_HCINTn_TypeDef     hcint;
 865:USB/core/usb_core.c ****   
 866:USB/core/usb_core.c ****   
 867:USB/core/usb_core.c ****   gintmsk.d32 = 0;
 868:USB/core/usb_core.c ****   hcintmsk.d32 = 0;
 869:USB/core/usb_core.c ****   hcchar.d32 = 0;
 870:USB/core/usb_core.c ****   
 871:USB/core/usb_core.c ****   /* Clear old interrupt conditions for this host channel. */
 872:USB/core/usb_core.c ****   hcint.d32 = 0xFFFFFFFF;
 873:USB/core/usb_core.c ****   USB_OTG_WRITE_REG32(&pdev->regs.HC_REGS[hc_num]->HCINT, hcint.d32);
 874:USB/core/usb_core.c ****   
 875:USB/core/usb_core.c ****   /* Enable channel interrupts required for this transfer. */
 876:USB/core/usb_core.c ****   hcintmsk.d32 = 0;
 877:USB/core/usb_core.c ****   
 878:USB/core/usb_core.c ****   if (pdev->cfg.dma_enable == 1)
 879:USB/core/usb_core.c ****   {
 880:USB/core/usb_core.c ****     hcintmsk.b.ahberr = 1;
 881:USB/core/usb_core.c ****   }
 882:USB/core/usb_core.c ****   
 883:USB/core/usb_core.c ****   switch (pdev->host.hc[hc_num].ep_type) 
 884:USB/core/usb_core.c ****   {
 885:USB/core/usb_core.c ****   case EP_TYPE_CTRL:
 886:USB/core/usb_core.c ****   case EP_TYPE_BULK:
 887:USB/core/usb_core.c ****     hcintmsk.b.xfercompl = 1;
 888:USB/core/usb_core.c ****     hcintmsk.b.stall = 1;
 889:USB/core/usb_core.c ****     hcintmsk.b.xacterr = 1;
ARM GAS  /tmp/ccstEyPf.s 			page 38


 890:USB/core/usb_core.c ****     hcintmsk.b.datatglerr = 1;
 891:USB/core/usb_core.c ****     hcintmsk.b.nak = 1;  
 892:USB/core/usb_core.c ****     if (pdev->host.hc[hc_num].ep_is_in) 
 893:USB/core/usb_core.c ****     {
 894:USB/core/usb_core.c ****       hcintmsk.b.bblerr = 1;
 895:USB/core/usb_core.c ****     } 
 896:USB/core/usb_core.c ****     else 
 897:USB/core/usb_core.c ****     {
 898:USB/core/usb_core.c ****       hcintmsk.b.nyet = 1;
 899:USB/core/usb_core.c ****       if (pdev->host.hc[hc_num].do_ping) 
 900:USB/core/usb_core.c ****       {
 901:USB/core/usb_core.c ****         hcintmsk.b.ack = 1;
 902:USB/core/usb_core.c ****       }
 903:USB/core/usb_core.c ****     }
 904:USB/core/usb_core.c ****     break;
 905:USB/core/usb_core.c ****   case EP_TYPE_INTR:
 906:USB/core/usb_core.c ****     hcintmsk.b.xfercompl = 1;
 907:USB/core/usb_core.c ****     hcintmsk.b.nak = 1;
 908:USB/core/usb_core.c ****     hcintmsk.b.stall = 1;
 909:USB/core/usb_core.c ****     hcintmsk.b.xacterr = 1;
 910:USB/core/usb_core.c ****     hcintmsk.b.datatglerr = 1;
 911:USB/core/usb_core.c ****     hcintmsk.b.frmovrun = 1;
 912:USB/core/usb_core.c ****     
 913:USB/core/usb_core.c ****     if (pdev->host.hc[hc_num].ep_is_in) 
 914:USB/core/usb_core.c ****     {
 915:USB/core/usb_core.c ****       hcintmsk.b.bblerr = 1;
 916:USB/core/usb_core.c ****     }
 917:USB/core/usb_core.c ****     
 918:USB/core/usb_core.c ****     break;
 919:USB/core/usb_core.c ****   case EP_TYPE_ISOC:
 920:USB/core/usb_core.c ****     hcintmsk.b.xfercompl = 1;
 921:USB/core/usb_core.c ****     hcintmsk.b.frmovrun = 1;
 922:USB/core/usb_core.c ****     hcintmsk.b.ack = 1;
 923:USB/core/usb_core.c ****     
 924:USB/core/usb_core.c ****     if (pdev->host.hc[hc_num].ep_is_in) 
 925:USB/core/usb_core.c ****     {
 926:USB/core/usb_core.c ****       hcintmsk.b.xacterr = 1;
 927:USB/core/usb_core.c ****       hcintmsk.b.bblerr = 1;
 928:USB/core/usb_core.c ****     }
 929:USB/core/usb_core.c ****     break;
 930:USB/core/usb_core.c ****   }
 931:USB/core/usb_core.c ****   
 932:USB/core/usb_core.c ****   
 933:USB/core/usb_core.c ****   USB_OTG_WRITE_REG32(&pdev->regs.HC_REGS[hc_num]->HCINTMSK, hcintmsk.d32);
 934:USB/core/usb_core.c ****   
 935:USB/core/usb_core.c ****   
 936:USB/core/usb_core.c ****   /* Enable the top level host channel interrupt. */
 937:USB/core/usb_core.c ****   intr_enable = (1 << hc_num);
 938:USB/core/usb_core.c ****   USB_OTG_MODIFY_REG32(&pdev->regs.HREGS->HAINTMSK, 0, intr_enable);
 939:USB/core/usb_core.c ****   
 940:USB/core/usb_core.c ****   /* Make sure host channel interrupts are enabled. */
 941:USB/core/usb_core.c ****   gintmsk.b.hcintr = 1;
 942:USB/core/usb_core.c ****   USB_OTG_MODIFY_REG32(&pdev->regs.GREGS->GINTMSK, 0, gintmsk.d32);
 943:USB/core/usb_core.c ****   
 944:USB/core/usb_core.c ****   /* Program the HCCHAR register */
 945:USB/core/usb_core.c ****   hcchar.d32 = 0;
 946:USB/core/usb_core.c ****   hcchar.b.devaddr = pdev->host.hc[hc_num].dev_addr;
ARM GAS  /tmp/ccstEyPf.s 			page 39


 947:USB/core/usb_core.c ****   hcchar.b.epnum   = pdev->host.hc[hc_num].ep_num;
 948:USB/core/usb_core.c ****   hcchar.b.epdir   = pdev->host.hc[hc_num].ep_is_in;
 949:USB/core/usb_core.c ****   hcchar.b.lspddev = (pdev->host.hc[hc_num].speed == HPRT0_PRTSPD_LOW_SPEED);
 950:USB/core/usb_core.c ****   hcchar.b.eptype  = pdev->host.hc[hc_num].ep_type;
 951:USB/core/usb_core.c ****   hcchar.b.mps     = pdev->host.hc[hc_num].max_packet;
 952:USB/core/usb_core.c ****   if (pdev->host.hc[hc_num].ep_type == HCCHAR_INTR)
 953:USB/core/usb_core.c ****   {
 954:USB/core/usb_core.c ****     hcchar.b.oddfrm  = 1;
 955:USB/core/usb_core.c ****   }
 956:USB/core/usb_core.c ****   USB_OTG_WRITE_REG32(&pdev->regs.HC_REGS[hc_num]->HCCHAR, hcchar.d32);
 957:USB/core/usb_core.c ****   return status;
 958:USB/core/usb_core.c **** }
 959:USB/core/usb_core.c **** 
 960:USB/core/usb_core.c **** 
 961:USB/core/usb_core.c **** /**
 962:USB/core/usb_core.c **** * @brief  USB_OTG_HC_StartXfer : Start transfer
 963:USB/core/usb_core.c **** * @param  pdev : Selected device
 964:USB/core/usb_core.c **** * @param  hc_num : channel number
 965:USB/core/usb_core.c **** * @retval USB_OTG_STS : status
 966:USB/core/usb_core.c **** */
 967:USB/core/usb_core.c **** USB_OTG_STS USB_OTG_HC_StartXfer(USB_OTG_CORE_HANDLE *pdev , uint8_t hc_num)
 968:USB/core/usb_core.c **** {
 969:USB/core/usb_core.c ****   USB_OTG_STS status = USB_OTG_OK;
 970:USB/core/usb_core.c ****   USB_OTG_HCCHAR_TypeDef   hcchar;
 971:USB/core/usb_core.c ****   USB_OTG_HCTSIZn_TypeDef  hctsiz;
 972:USB/core/usb_core.c ****   USB_OTG_HNPTXSTS_TypeDef hnptxsts; 
 973:USB/core/usb_core.c ****   USB_OTG_HPTXSTS_TypeDef  hptxsts; 
 974:USB/core/usb_core.c ****   USB_OTG_GINTMSK_TypeDef  intmsk;
 975:USB/core/usb_core.c ****   uint16_t                 len_words = 0;   
 976:USB/core/usb_core.c ****   
 977:USB/core/usb_core.c ****   uint16_t num_packets;
 978:USB/core/usb_core.c ****   uint16_t max_hc_pkt_count;
 979:USB/core/usb_core.c ****   
 980:USB/core/usb_core.c ****   max_hc_pkt_count = 256;
 981:USB/core/usb_core.c ****   hctsiz.d32 = 0;
 982:USB/core/usb_core.c ****   hcchar.d32 = 0;
 983:USB/core/usb_core.c ****   intmsk.d32 = 0;
 984:USB/core/usb_core.c ****   
 985:USB/core/usb_core.c ****   /* Compute the expected number of packets associated to the transfer */
 986:USB/core/usb_core.c ****   if (pdev->host.hc[hc_num].xfer_len > 0)
 987:USB/core/usb_core.c ****   {
 988:USB/core/usb_core.c ****     num_packets = (pdev->host.hc[hc_num].xfer_len + \
 989:USB/core/usb_core.c ****       pdev->host.hc[hc_num].max_packet - 1) / pdev->host.hc[hc_num].max_packet;
 990:USB/core/usb_core.c ****     
 991:USB/core/usb_core.c ****     if (num_packets > max_hc_pkt_count)
 992:USB/core/usb_core.c ****     {
 993:USB/core/usb_core.c ****       num_packets = max_hc_pkt_count;
 994:USB/core/usb_core.c ****       pdev->host.hc[hc_num].xfer_len = num_packets * \
 995:USB/core/usb_core.c ****         pdev->host.hc[hc_num].max_packet;
 996:USB/core/usb_core.c ****     }
 997:USB/core/usb_core.c ****   }
 998:USB/core/usb_core.c ****   else
 999:USB/core/usb_core.c ****   {
1000:USB/core/usb_core.c ****     num_packets = 1;
1001:USB/core/usb_core.c ****   }
1002:USB/core/usb_core.c ****   if (pdev->host.hc[hc_num].ep_is_in)
1003:USB/core/usb_core.c ****   {
ARM GAS  /tmp/ccstEyPf.s 			page 40


1004:USB/core/usb_core.c ****     pdev->host.hc[hc_num].xfer_len = num_packets * \
1005:USB/core/usb_core.c ****       pdev->host.hc[hc_num].max_packet;
1006:USB/core/usb_core.c ****   }
1007:USB/core/usb_core.c ****   /* Initialize the HCTSIZn register */
1008:USB/core/usb_core.c ****   hctsiz.b.xfersize = pdev->host.hc[hc_num].xfer_len;
1009:USB/core/usb_core.c ****   hctsiz.b.pktcnt = num_packets;
1010:USB/core/usb_core.c ****   hctsiz.b.pid = pdev->host.hc[hc_num].data_pid;
1011:USB/core/usb_core.c ****   USB_OTG_WRITE_REG32(&pdev->regs.HC_REGS[hc_num]->HCTSIZ, hctsiz.d32);
1012:USB/core/usb_core.c ****   
1013:USB/core/usb_core.c ****   if (pdev->cfg.dma_enable == 1)
1014:USB/core/usb_core.c ****   {
1015:USB/core/usb_core.c ****     USB_OTG_WRITE_REG32(&pdev->regs.HC_REGS[hc_num]->HCDMA, (unsigned int)pdev->host.hc[hc_num].xfe
1016:USB/core/usb_core.c ****   }
1017:USB/core/usb_core.c ****   
1018:USB/core/usb_core.c ****   
1019:USB/core/usb_core.c ****   hcchar.d32 = USB_OTG_READ_REG32(&pdev->regs.HC_REGS[hc_num]->HCCHAR);
1020:USB/core/usb_core.c ****   hcchar.b.oddfrm = USB_OTG_IsEvenFrame(pdev);
1021:USB/core/usb_core.c ****   
1022:USB/core/usb_core.c ****   /* Set host channel enable */
1023:USB/core/usb_core.c ****   hcchar.b.chen = 1;
1024:USB/core/usb_core.c ****   hcchar.b.chdis = 0;
1025:USB/core/usb_core.c ****   USB_OTG_WRITE_REG32(&pdev->regs.HC_REGS[hc_num]->HCCHAR, hcchar.d32);
1026:USB/core/usb_core.c ****   
1027:USB/core/usb_core.c ****   if (pdev->cfg.dma_enable == 0) /* Slave mode */
1028:USB/core/usb_core.c ****   {  
1029:USB/core/usb_core.c ****     if((pdev->host.hc[hc_num].ep_is_in == 0) && 
1030:USB/core/usb_core.c ****        (pdev->host.hc[hc_num].xfer_len > 0))
1031:USB/core/usb_core.c ****     {
1032:USB/core/usb_core.c ****       switch(pdev->host.hc[hc_num].ep_type) 
1033:USB/core/usb_core.c ****       {
1034:USB/core/usb_core.c ****         /* Non periodic transfer */
1035:USB/core/usb_core.c ****       case EP_TYPE_CTRL:
1036:USB/core/usb_core.c ****       case EP_TYPE_BULK:
1037:USB/core/usb_core.c ****         
1038:USB/core/usb_core.c ****         hnptxsts.d32 = USB_OTG_READ_REG32(&pdev->regs.GREGS->HNPTXSTS);
1039:USB/core/usb_core.c ****         len_words = (pdev->host.hc[hc_num].xfer_len + 3) / 4;
1040:USB/core/usb_core.c ****         
1041:USB/core/usb_core.c ****         /* check if there is enough space in FIFO space */
1042:USB/core/usb_core.c ****         if(len_words > hnptxsts.b.nptxfspcavail)
1043:USB/core/usb_core.c ****         {
1044:USB/core/usb_core.c ****           /* need to process data in nptxfempty interrupt */
1045:USB/core/usb_core.c ****           intmsk.b.nptxfempty = 1;
1046:USB/core/usb_core.c ****           USB_OTG_MODIFY_REG32( &pdev->regs.GREGS->GINTMSK, 0, intmsk.d32);  
1047:USB/core/usb_core.c ****         }
1048:USB/core/usb_core.c ****         
1049:USB/core/usb_core.c ****         break;
1050:USB/core/usb_core.c ****         /* Periodic transfer */
1051:USB/core/usb_core.c ****       case EP_TYPE_INTR:
1052:USB/core/usb_core.c ****       case EP_TYPE_ISOC:
1053:USB/core/usb_core.c ****         hptxsts.d32 = USB_OTG_READ_REG32(&pdev->regs.HREGS->HPTXSTS);
1054:USB/core/usb_core.c ****         len_words = (pdev->host.hc[hc_num].xfer_len + 3) / 4;
1055:USB/core/usb_core.c ****         /* check if there is enough space in FIFO space */
1056:USB/core/usb_core.c ****         if(len_words > hptxsts.b.ptxfspcavail) /* split the transfer */
1057:USB/core/usb_core.c ****         {
1058:USB/core/usb_core.c ****           /* need to process data in ptxfempty interrupt */
1059:USB/core/usb_core.c ****           intmsk.b.ptxfempty = 1;
1060:USB/core/usb_core.c ****           USB_OTG_MODIFY_REG32( &pdev->regs.GREGS->GINTMSK, 0, intmsk.d32);  
ARM GAS  /tmp/ccstEyPf.s 			page 41


1061:USB/core/usb_core.c ****         }
1062:USB/core/usb_core.c ****         break;
1063:USB/core/usb_core.c ****         
1064:USB/core/usb_core.c ****       default:
1065:USB/core/usb_core.c ****         break;
1066:USB/core/usb_core.c ****       }
1067:USB/core/usb_core.c ****       
1068:USB/core/usb_core.c ****       /* Write packet into the Tx FIFO. */
1069:USB/core/usb_core.c ****       USB_OTG_WritePacket(pdev, 
1070:USB/core/usb_core.c ****                           pdev->host.hc[hc_num].xfer_buff , 
1071:USB/core/usb_core.c ****                           hc_num, pdev->host.hc[hc_num].xfer_len);
1072:USB/core/usb_core.c ****     }
1073:USB/core/usb_core.c ****   }
1074:USB/core/usb_core.c ****   return status;
1075:USB/core/usb_core.c **** }
1076:USB/core/usb_core.c **** 
1077:USB/core/usb_core.c **** 
1078:USB/core/usb_core.c **** /**
1079:USB/core/usb_core.c **** * @brief  USB_OTG_HC_Halt : Halt channel
1080:USB/core/usb_core.c **** * @param  pdev : Selected device
1081:USB/core/usb_core.c **** * @param  hc_num : channel number
1082:USB/core/usb_core.c **** * @retval USB_OTG_STS : status
1083:USB/core/usb_core.c **** */
1084:USB/core/usb_core.c **** USB_OTG_STS USB_OTG_HC_Halt(USB_OTG_CORE_HANDLE *pdev , uint8_t hc_num)
1085:USB/core/usb_core.c **** {
1086:USB/core/usb_core.c ****   USB_OTG_STS status = USB_OTG_OK;
1087:USB/core/usb_core.c ****   USB_OTG_HNPTXSTS_TypeDef            nptxsts;
1088:USB/core/usb_core.c ****   USB_OTG_HPTXSTS_TypeDef             hptxsts;
1089:USB/core/usb_core.c ****   USB_OTG_HCCHAR_TypeDef              hcchar;
1090:USB/core/usb_core.c ****   
1091:USB/core/usb_core.c ****   nptxsts.d32 = 0;
1092:USB/core/usb_core.c ****   hptxsts.d32 = 0;
1093:USB/core/usb_core.c ****   hcchar.d32 = USB_OTG_READ_REG32(&pdev->regs.HC_REGS[hc_num]->HCCHAR);
1094:USB/core/usb_core.c ****   hcchar.b.chen = 1;
1095:USB/core/usb_core.c ****   hcchar.b.chdis = 1;
1096:USB/core/usb_core.c ****   
1097:USB/core/usb_core.c ****   /* Check for space in the request queue to issue the halt. */
1098:USB/core/usb_core.c ****   if (hcchar.b.eptype == HCCHAR_CTRL || hcchar.b.eptype == HCCHAR_BULK)
1099:USB/core/usb_core.c ****   {
1100:USB/core/usb_core.c ****     nptxsts.d32 = USB_OTG_READ_REG32(&pdev->regs.GREGS->HNPTXSTS);
1101:USB/core/usb_core.c ****     if (nptxsts.b.nptxqspcavail == 0)
1102:USB/core/usb_core.c ****     {
1103:USB/core/usb_core.c ****       hcchar.b.chen = 0;
1104:USB/core/usb_core.c ****     }
1105:USB/core/usb_core.c ****   }
1106:USB/core/usb_core.c ****   else
1107:USB/core/usb_core.c ****   {
1108:USB/core/usb_core.c ****     hptxsts.d32 = USB_OTG_READ_REG32(&pdev->regs.HREGS->HPTXSTS);
1109:USB/core/usb_core.c ****     if (hptxsts.b.ptxqspcavail == 0)
1110:USB/core/usb_core.c ****     {
1111:USB/core/usb_core.c ****       hcchar.b.chen = 0;
1112:USB/core/usb_core.c ****     }
1113:USB/core/usb_core.c ****   }
1114:USB/core/usb_core.c ****   USB_OTG_WRITE_REG32(&pdev->regs.HC_REGS[hc_num]->HCCHAR, hcchar.d32);
1115:USB/core/usb_core.c ****   return status;
1116:USB/core/usb_core.c **** }
1117:USB/core/usb_core.c **** 
ARM GAS  /tmp/ccstEyPf.s 			page 42


1118:USB/core/usb_core.c **** /**
1119:USB/core/usb_core.c **** * @brief  Issue a ping token
1120:USB/core/usb_core.c **** * @param  None
1121:USB/core/usb_core.c **** * @retval : None
1122:USB/core/usb_core.c **** */
1123:USB/core/usb_core.c **** USB_OTG_STS USB_OTG_HC_DoPing(USB_OTG_CORE_HANDLE *pdev , uint8_t hc_num)
1124:USB/core/usb_core.c **** {
1125:USB/core/usb_core.c ****   USB_OTG_STS               status = USB_OTG_OK;
1126:USB/core/usb_core.c ****   USB_OTG_HCCHAR_TypeDef    hcchar;
1127:USB/core/usb_core.c ****   USB_OTG_HCTSIZn_TypeDef   hctsiz;  
1128:USB/core/usb_core.c ****   
1129:USB/core/usb_core.c ****   hctsiz.d32 = 0;
1130:USB/core/usb_core.c ****   hctsiz.b.dopng = 1;
1131:USB/core/usb_core.c ****   hctsiz.b.pktcnt = 1;
1132:USB/core/usb_core.c ****   USB_OTG_WRITE_REG32(&pdev->regs.HC_REGS[hc_num]->HCTSIZ, hctsiz.d32);
1133:USB/core/usb_core.c ****   
1134:USB/core/usb_core.c ****   hcchar.d32 = USB_OTG_READ_REG32(&pdev->regs.HC_REGS[hc_num]->HCCHAR);
1135:USB/core/usb_core.c ****   hcchar.b.chen = 1;
1136:USB/core/usb_core.c ****   hcchar.b.chdis = 0;
1137:USB/core/usb_core.c ****   USB_OTG_WRITE_REG32(&pdev->regs.HC_REGS[hc_num]->HCCHAR, hcchar.d32);
1138:USB/core/usb_core.c ****   return status;  
1139:USB/core/usb_core.c **** }
1140:USB/core/usb_core.c **** 
1141:USB/core/usb_core.c **** /**
1142:USB/core/usb_core.c **** * @brief  Stop the device and clean up fifo's
1143:USB/core/usb_core.c **** * @param  None
1144:USB/core/usb_core.c **** * @retval : None
1145:USB/core/usb_core.c **** */
1146:USB/core/usb_core.c **** void USB_OTG_StopHost(USB_OTG_CORE_HANDLE *pdev)
1147:USB/core/usb_core.c **** {
1148:USB/core/usb_core.c ****   USB_OTG_HCCHAR_TypeDef  hcchar;
1149:USB/core/usb_core.c ****   uint32_t                i;
1150:USB/core/usb_core.c ****   
1151:USB/core/usb_core.c ****   USB_OTG_WRITE_REG32(&pdev->regs.HREGS->HAINTMSK , 0);
1152:USB/core/usb_core.c ****   USB_OTG_WRITE_REG32(&pdev->regs.HREGS->HAINT,      0xFFFFFFFF);
1153:USB/core/usb_core.c ****   /* Flush out any leftover queued requests. */
1154:USB/core/usb_core.c ****   
1155:USB/core/usb_core.c ****   for (i = 0; i < pdev->cfg.host_channels; i++)
1156:USB/core/usb_core.c ****   {
1157:USB/core/usb_core.c ****     hcchar.d32 = USB_OTG_READ_REG32(&pdev->regs.HC_REGS[i]->HCCHAR);
1158:USB/core/usb_core.c ****     hcchar.b.chen = 0;
1159:USB/core/usb_core.c ****     hcchar.b.chdis = 1;
1160:USB/core/usb_core.c ****     hcchar.b.epdir = 0;
1161:USB/core/usb_core.c ****     USB_OTG_WRITE_REG32(&pdev->regs.HC_REGS[i]->HCCHAR, hcchar.d32);
1162:USB/core/usb_core.c ****   }
1163:USB/core/usb_core.c ****   
1164:USB/core/usb_core.c ****   /* Flush the FIFO */
1165:USB/core/usb_core.c ****   USB_OTG_FlushRxFifo(pdev);
1166:USB/core/usb_core.c ****   USB_OTG_FlushTxFifo(pdev ,  0x10 );  
1167:USB/core/usb_core.c **** }
1168:USB/core/usb_core.c **** #endif
1169:USB/core/usb_core.c **** #ifdef USE_DEVICE_MODE
1170:USB/core/usb_core.c **** /*         PCD Core Layer       */
1171:USB/core/usb_core.c **** 
1172:USB/core/usb_core.c **** /**
1173:USB/core/usb_core.c **** * @brief  USB_OTG_InitDevSpeed :Initializes the DevSpd field of DCFG register 
1174:USB/core/usb_core.c **** *         depending the PHY type and the enumeration speed of the device.
ARM GAS  /tmp/ccstEyPf.s 			page 43


1175:USB/core/usb_core.c **** * @param  pdev : Selected device
1176:USB/core/usb_core.c **** * @retval : None
1177:USB/core/usb_core.c **** */
1178:USB/core/usb_core.c **** void USB_OTG_InitDevSpeed(USB_OTG_CORE_HANDLE *pdev , uint8_t speed)
1179:USB/core/usb_core.c **** {
 1214              		.loc 1 1179 1 is_stmt 1 view -0
 1215              		.cfi_startproc
 1216              		@ args = 0, pretend = 0, frame = 0
 1217              		@ frame_needed = 0, uses_anonymous_args = 0
 1218              		@ link register save eliminated.
1180:USB/core/usb_core.c ****   USB_OTG_DCFG_TypeDef   dcfg;
 1219              		.loc 1 1180 3 view .LVU373
1181:USB/core/usb_core.c ****   
1182:USB/core/usb_core.c ****   dcfg.d32 = USB_OTG_READ_REG32(&pdev->regs.DREGS->DCFG);
 1220              		.loc 1 1182 3 view .LVU374
 1221              		.loc 1 1182 14 is_stmt 0 view .LVU375
 1222 0000 0269     		ldr	r2, [r0, #16]
 1223 0002 1368     		ldr	r3, [r2]
1183:USB/core/usb_core.c ****   dcfg.b.devspd = speed;
 1224              		.loc 1 1183 3 is_stmt 1 view .LVU376
 1225              		.loc 1 1183 17 is_stmt 0 view .LVU377
 1226 0004 61F30103 		bfi	r3, r1, #0, #2
 1227              	.LVL112:
1184:USB/core/usb_core.c ****   USB_OTG_WRITE_REG32(&pdev->regs.DREGS->DCFG, dcfg.d32);
 1228              		.loc 1 1184 3 is_stmt 1 view .LVU378
 1229 0008 1360     		str	r3, [r2]
1185:USB/core/usb_core.c **** }
 1230              		.loc 1 1185 1 is_stmt 0 view .LVU379
 1231 000a 7047     		bx	lr
 1232              		.cfi_endproc
 1233              	.LFE142:
 1235              		.section	.text.USB_OTG_EnableDevInt,"ax",%progbits
 1236              		.align	1
 1237              		.global	USB_OTG_EnableDevInt
 1238              		.syntax unified
 1239              		.thumb
 1240              		.thumb_func
 1241              		.fpu fpv4-sp-d16
 1243              	USB_OTG_EnableDevInt:
 1244              	.LVL113:
 1245              	.LFB144:
1186:USB/core/usb_core.c **** 
1187:USB/core/usb_core.c **** 
1188:USB/core/usb_core.c **** /**
1189:USB/core/usb_core.c **** * @brief  USB_OTG_CoreInitDev : Initializes the USB_OTG controller registers 
1190:USB/core/usb_core.c **** *         for device mode
1191:USB/core/usb_core.c **** * @param  pdev : Selected device
1192:USB/core/usb_core.c **** * @retval USB_OTG_STS : status
1193:USB/core/usb_core.c **** */
1194:USB/core/usb_core.c **** USB_OTG_STS USB_OTG_CoreInitDev (USB_OTG_CORE_HANDLE *pdev)
1195:USB/core/usb_core.c **** {
1196:USB/core/usb_core.c ****   USB_OTG_STS             status       = USB_OTG_OK;
1197:USB/core/usb_core.c ****   USB_OTG_DEPCTL_TypeDef  depctl;
1198:USB/core/usb_core.c ****   uint32_t i;
1199:USB/core/usb_core.c ****   USB_OTG_DCFG_TypeDef    dcfg;
1200:USB/core/usb_core.c ****   USB_OTG_FSIZ_TypeDef    nptxfifosize;
1201:USB/core/usb_core.c ****   USB_OTG_FSIZ_TypeDef    txfifosize;
ARM GAS  /tmp/ccstEyPf.s 			page 44


1202:USB/core/usb_core.c ****   USB_OTG_DIEPMSK_TypeDef msk;
1203:USB/core/usb_core.c ****   USB_OTG_DTHRCTL_TypeDef dthrctl;  
1204:USB/core/usb_core.c ****   
1205:USB/core/usb_core.c ****   depctl.d32 = 0;
1206:USB/core/usb_core.c ****   dcfg.d32 = 0;
1207:USB/core/usb_core.c ****   nptxfifosize.d32 = 0;
1208:USB/core/usb_core.c ****   txfifosize.d32 = 0;
1209:USB/core/usb_core.c ****   msk.d32 = 0;
1210:USB/core/usb_core.c ****   
1211:USB/core/usb_core.c ****   /* Restart the Phy Clock */
1212:USB/core/usb_core.c ****   USB_OTG_WRITE_REG32(pdev->regs.PCGCCTL, 0);
1213:USB/core/usb_core.c ****   /* Device configuration register */
1214:USB/core/usb_core.c ****   dcfg.d32 = USB_OTG_READ_REG32( &pdev->regs.DREGS->DCFG);
1215:USB/core/usb_core.c ****   dcfg.b.perfrint = DCFG_FRAME_INTERVAL_80;
1216:USB/core/usb_core.c ****   USB_OTG_WRITE_REG32( &pdev->regs.DREGS->DCFG, dcfg.d32 );
1217:USB/core/usb_core.c ****   
1218:USB/core/usb_core.c **** #ifdef USB_OTG_FS_CORE
1219:USB/core/usb_core.c ****   if(pdev->cfg.coreID == USB_OTG_FS_CORE_ID  )
1220:USB/core/usb_core.c ****   {  
1221:USB/core/usb_core.c ****     
1222:USB/core/usb_core.c ****     /* Set Full speed phy */
1223:USB/core/usb_core.c ****     USB_OTG_InitDevSpeed (pdev , USB_OTG_SPEED_PARAM_FULL);
1224:USB/core/usb_core.c ****     
1225:USB/core/usb_core.c ****     /* set Rx FIFO size */
1226:USB/core/usb_core.c ****     USB_OTG_WRITE_REG32(&pdev->regs.GREGS->GRXFSIZ, RX_FIFO_FS_SIZE);
1227:USB/core/usb_core.c ****     
1228:USB/core/usb_core.c ****     /* EP0 TX*/
1229:USB/core/usb_core.c ****     nptxfifosize.b.depth     = TX0_FIFO_FS_SIZE;
1230:USB/core/usb_core.c ****     nptxfifosize.b.startaddr = RX_FIFO_FS_SIZE;
1231:USB/core/usb_core.c ****     USB_OTG_WRITE_REG32( &pdev->regs.GREGS->DIEPTXF0_HNPTXFSIZ, nptxfifosize.d32 );
1232:USB/core/usb_core.c ****     
1233:USB/core/usb_core.c ****     
1234:USB/core/usb_core.c ****     /* EP1 TX*/
1235:USB/core/usb_core.c ****     txfifosize.b.startaddr = nptxfifosize.b.startaddr + nptxfifosize.b.depth;
1236:USB/core/usb_core.c ****     txfifosize.b.depth = TX1_FIFO_FS_SIZE;
1237:USB/core/usb_core.c ****     USB_OTG_WRITE_REG32( &pdev->regs.GREGS->DIEPTXF[0], txfifosize.d32 );
1238:USB/core/usb_core.c ****     
1239:USB/core/usb_core.c ****     
1240:USB/core/usb_core.c ****     /* EP2 TX*/
1241:USB/core/usb_core.c ****     txfifosize.b.startaddr += txfifosize.b.depth;
1242:USB/core/usb_core.c ****     txfifosize.b.depth = TX2_FIFO_FS_SIZE;
1243:USB/core/usb_core.c ****     USB_OTG_WRITE_REG32( &pdev->regs.GREGS->DIEPTXF[1], txfifosize.d32 );
1244:USB/core/usb_core.c ****     
1245:USB/core/usb_core.c ****     
1246:USB/core/usb_core.c ****     /* EP3 TX*/  
1247:USB/core/usb_core.c ****     txfifosize.b.startaddr += txfifosize.b.depth;
1248:USB/core/usb_core.c ****     txfifosize.b.depth = TX3_FIFO_FS_SIZE;
1249:USB/core/usb_core.c ****     USB_OTG_WRITE_REG32( &pdev->regs.GREGS->DIEPTXF[2], txfifosize.d32 );
1250:USB/core/usb_core.c ****   }
1251:USB/core/usb_core.c **** #endif
1252:USB/core/usb_core.c **** #ifdef USB_OTG_HS_CORE
1253:USB/core/usb_core.c ****   if(pdev->cfg.coreID == USB_OTG_HS_CORE_ID  )
1254:USB/core/usb_core.c ****   {
1255:USB/core/usb_core.c ****     
1256:USB/core/usb_core.c ****     /* Set High speed phy */
1257:USB/core/usb_core.c ****     
1258:USB/core/usb_core.c ****     if(pdev->cfg.phy_itface  == USB_OTG_ULPI_PHY)
ARM GAS  /tmp/ccstEyPf.s 			page 45


1259:USB/core/usb_core.c ****     {
1260:USB/core/usb_core.c ****       USB_OTG_InitDevSpeed (pdev , USB_OTG_SPEED_PARAM_HIGH);
1261:USB/core/usb_core.c ****     }
1262:USB/core/usb_core.c ****     else /* set High speed phy in Full speed mode */
1263:USB/core/usb_core.c ****     {
1264:USB/core/usb_core.c ****       USB_OTG_InitDevSpeed (pdev , USB_OTG_SPEED_PARAM_HIGH_IN_FULL);
1265:USB/core/usb_core.c ****     }
1266:USB/core/usb_core.c ****     
1267:USB/core/usb_core.c ****     /* set Rx FIFO size */
1268:USB/core/usb_core.c ****     USB_OTG_WRITE_REG32(&pdev->regs.GREGS->GRXFSIZ, RX_FIFO_HS_SIZE);
1269:USB/core/usb_core.c ****     
1270:USB/core/usb_core.c ****     /* EP0 TX*/
1271:USB/core/usb_core.c ****     nptxfifosize.b.depth     = TX0_FIFO_HS_SIZE;
1272:USB/core/usb_core.c ****     nptxfifosize.b.startaddr = RX_FIFO_HS_SIZE;
1273:USB/core/usb_core.c ****     USB_OTG_WRITE_REG32( &pdev->regs.GREGS->DIEPTXF0_HNPTXFSIZ, nptxfifosize.d32 );
1274:USB/core/usb_core.c ****     
1275:USB/core/usb_core.c ****     
1276:USB/core/usb_core.c ****     /* EP1 TX*/
1277:USB/core/usb_core.c ****     txfifosize.b.startaddr = nptxfifosize.b.startaddr + nptxfifosize.b.depth;
1278:USB/core/usb_core.c ****     txfifosize.b.depth = TX1_FIFO_HS_SIZE;
1279:USB/core/usb_core.c ****     USB_OTG_WRITE_REG32( &pdev->regs.GREGS->DIEPTXF[0], txfifosize.d32 );
1280:USB/core/usb_core.c ****     
1281:USB/core/usb_core.c ****     
1282:USB/core/usb_core.c ****     /* EP2 TX*/
1283:USB/core/usb_core.c ****     txfifosize.b.startaddr += txfifosize.b.depth;
1284:USB/core/usb_core.c ****     txfifosize.b.depth = TX2_FIFO_HS_SIZE;
1285:USB/core/usb_core.c ****     USB_OTG_WRITE_REG32( &pdev->regs.GREGS->DIEPTXF[1], txfifosize.d32 );
1286:USB/core/usb_core.c ****     
1287:USB/core/usb_core.c ****     
1288:USB/core/usb_core.c ****     /* EP3 TX*/  
1289:USB/core/usb_core.c ****     txfifosize.b.startaddr += txfifosize.b.depth;
1290:USB/core/usb_core.c ****     txfifosize.b.depth = TX3_FIFO_HS_SIZE;
1291:USB/core/usb_core.c ****     USB_OTG_WRITE_REG32( &pdev->regs.GREGS->DIEPTXF[2], txfifosize.d32 );
1292:USB/core/usb_core.c ****     
1293:USB/core/usb_core.c ****     /* EP4 TX*/
1294:USB/core/usb_core.c ****     txfifosize.b.startaddr += txfifosize.b.depth;
1295:USB/core/usb_core.c ****     txfifosize.b.depth = TX4_FIFO_HS_SIZE;
1296:USB/core/usb_core.c ****     USB_OTG_WRITE_REG32( &pdev->regs.GREGS->DIEPTXF[3], txfifosize.d32 );
1297:USB/core/usb_core.c ****     
1298:USB/core/usb_core.c ****     
1299:USB/core/usb_core.c ****     /* EP5 TX*/  
1300:USB/core/usb_core.c ****     txfifosize.b.startaddr += txfifosize.b.depth;
1301:USB/core/usb_core.c ****     txfifosize.b.depth = TX5_FIFO_HS_SIZE;
1302:USB/core/usb_core.c ****     USB_OTG_WRITE_REG32( &pdev->regs.GREGS->DIEPTXF[4], txfifosize.d32 );
1303:USB/core/usb_core.c ****   }
1304:USB/core/usb_core.c **** #endif  
1305:USB/core/usb_core.c ****   /* Flush the FIFOs */
1306:USB/core/usb_core.c ****   USB_OTG_FlushTxFifo(pdev , 0x10); /* all Tx FIFOs */
1307:USB/core/usb_core.c ****   USB_OTG_FlushRxFifo(pdev);
1308:USB/core/usb_core.c ****   /* Clear all pending Device Interrupts */
1309:USB/core/usb_core.c ****   USB_OTG_WRITE_REG32( &pdev->regs.DREGS->DIEPMSK, 0 );
1310:USB/core/usb_core.c ****   USB_OTG_WRITE_REG32( &pdev->regs.DREGS->DOEPMSK, 0 );
1311:USB/core/usb_core.c ****   USB_OTG_WRITE_REG32( &pdev->regs.DREGS->DAINT, 0xFFFFFFFF );
1312:USB/core/usb_core.c ****   USB_OTG_WRITE_REG32( &pdev->regs.DREGS->DAINTMSK, 0 );
1313:USB/core/usb_core.c ****   
1314:USB/core/usb_core.c ****   for (i = 0; i < pdev->cfg.dev_endpoints; i++)
1315:USB/core/usb_core.c ****   {
ARM GAS  /tmp/ccstEyPf.s 			page 46


1316:USB/core/usb_core.c ****     depctl.d32 = USB_OTG_READ_REG32(&pdev->regs.INEP_REGS[i]->DIEPCTL);
1317:USB/core/usb_core.c ****     if (depctl.b.epena)
1318:USB/core/usb_core.c ****     {
1319:USB/core/usb_core.c ****       depctl.d32 = 0;
1320:USB/core/usb_core.c ****       depctl.b.epdis = 1;
1321:USB/core/usb_core.c ****       depctl.b.snak = 1;
1322:USB/core/usb_core.c ****     }
1323:USB/core/usb_core.c ****     else
1324:USB/core/usb_core.c ****     {
1325:USB/core/usb_core.c ****       depctl.d32 = 0;
1326:USB/core/usb_core.c ****     }
1327:USB/core/usb_core.c ****     USB_OTG_WRITE_REG32( &pdev->regs.INEP_REGS[i]->DIEPCTL, depctl.d32);
1328:USB/core/usb_core.c ****     USB_OTG_WRITE_REG32( &pdev->regs.INEP_REGS[i]->DIEPTSIZ, 0);
1329:USB/core/usb_core.c ****     USB_OTG_WRITE_REG32( &pdev->regs.INEP_REGS[i]->DIEPINT, 0xFF);
1330:USB/core/usb_core.c ****   }
1331:USB/core/usb_core.c ****   for (i = 0; i <  pdev->cfg.dev_endpoints; i++)
1332:USB/core/usb_core.c ****   {
1333:USB/core/usb_core.c ****     USB_OTG_DEPCTL_TypeDef  depctl;
1334:USB/core/usb_core.c ****     depctl.d32 = USB_OTG_READ_REG32(&pdev->regs.OUTEP_REGS[i]->DOEPCTL);
1335:USB/core/usb_core.c ****     if (depctl.b.epena)
1336:USB/core/usb_core.c ****     {
1337:USB/core/usb_core.c ****       depctl.d32 = 0;
1338:USB/core/usb_core.c ****       depctl.b.epdis = 1;
1339:USB/core/usb_core.c ****       depctl.b.snak = 1;
1340:USB/core/usb_core.c ****     }
1341:USB/core/usb_core.c ****     else
1342:USB/core/usb_core.c ****     {
1343:USB/core/usb_core.c ****       depctl.d32 = 0;
1344:USB/core/usb_core.c ****     }
1345:USB/core/usb_core.c ****     USB_OTG_WRITE_REG32( &pdev->regs.OUTEP_REGS[i]->DOEPCTL, depctl.d32);
1346:USB/core/usb_core.c ****     USB_OTG_WRITE_REG32( &pdev->regs.OUTEP_REGS[i]->DOEPTSIZ, 0);
1347:USB/core/usb_core.c ****     USB_OTG_WRITE_REG32( &pdev->regs.OUTEP_REGS[i]->DOEPINT, 0xFF);
1348:USB/core/usb_core.c ****   }
1349:USB/core/usb_core.c ****   msk.d32 = 0;
1350:USB/core/usb_core.c ****   msk.b.txfifoundrn = 1;
1351:USB/core/usb_core.c ****   USB_OTG_MODIFY_REG32(&pdev->regs.DREGS->DIEPMSK, msk.d32, msk.d32);
1352:USB/core/usb_core.c ****   
1353:USB/core/usb_core.c ****   if (pdev->cfg.dma_enable == 1)
1354:USB/core/usb_core.c ****   {
1355:USB/core/usb_core.c ****     dthrctl.d32 = 0;
1356:USB/core/usb_core.c ****     dthrctl.b.non_iso_thr_en = 1;
1357:USB/core/usb_core.c ****     dthrctl.b.iso_thr_en = 1;
1358:USB/core/usb_core.c ****     dthrctl.b.tx_thr_len = 64;
1359:USB/core/usb_core.c ****     dthrctl.b.rx_thr_en = 1;
1360:USB/core/usb_core.c ****     dthrctl.b.rx_thr_len = 64;
1361:USB/core/usb_core.c ****     USB_OTG_WRITE_REG32(&pdev->regs.DREGS->DTHRCTL, dthrctl.d32);  
1362:USB/core/usb_core.c ****   }
1363:USB/core/usb_core.c ****   USB_OTG_EnableDevInt(pdev);
1364:USB/core/usb_core.c ****   return status;
1365:USB/core/usb_core.c **** }
1366:USB/core/usb_core.c **** 
1367:USB/core/usb_core.c **** 
1368:USB/core/usb_core.c **** /**
1369:USB/core/usb_core.c **** * @brief  USB_OTG_EnableDevInt : Enables the Device mode interrupts
1370:USB/core/usb_core.c **** * @param  pdev : Selected device
1371:USB/core/usb_core.c **** * @retval USB_OTG_STS : status
1372:USB/core/usb_core.c **** */
ARM GAS  /tmp/ccstEyPf.s 			page 47


1373:USB/core/usb_core.c **** USB_OTG_STS USB_OTG_EnableDevInt(USB_OTG_CORE_HANDLE *pdev)
1374:USB/core/usb_core.c **** {
 1246              		.loc 1 1374 1 is_stmt 1 view -0
 1247              		.cfi_startproc
 1248              		@ args = 0, pretend = 0, frame = 0
 1249              		@ frame_needed = 0, uses_anonymous_args = 0
 1250              		.loc 1 1374 1 is_stmt 0 view .LVU381
 1251 0000 38B5     		push	{r3, r4, r5, lr}
 1252              	.LCFI19:
 1253              		.cfi_def_cfa_offset 16
 1254              		.cfi_offset 3, -16
 1255              		.cfi_offset 4, -12
 1256              		.cfi_offset 5, -8
 1257              		.cfi_offset 14, -4
 1258 0002 0546     		mov	r5, r0
1375:USB/core/usb_core.c ****   USB_OTG_STS status = USB_OTG_OK;
 1259              		.loc 1 1375 3 is_stmt 1 view .LVU382
 1260              	.LVL114:
1376:USB/core/usb_core.c ****   USB_OTG_GINTMSK_TypeDef  intmsk;
 1261              		.loc 1 1376 3 view .LVU383
1377:USB/core/usb_core.c ****   
1378:USB/core/usb_core.c ****   intmsk.d32 = 0;
 1262              		.loc 1 1378 3 view .LVU384
 1263              		.loc 1 1378 14 is_stmt 0 view .LVU385
 1264 0004 0024     		movs	r4, #0
 1265              	.LVL115:
1379:USB/core/usb_core.c ****   
1380:USB/core/usb_core.c ****   /* Disable all interrupts. */
1381:USB/core/usb_core.c ****   USB_OTG_WRITE_REG32( &pdev->regs.GREGS->GINTMSK, 0);
 1266              		.loc 1 1381 3 is_stmt 1 view .LVU386
 1267 0006 C368     		ldr	r3, [r0, #12]
 1268              	.LVL116:
 1269              		.loc 1 1381 3 is_stmt 0 view .LVU387
 1270 0008 9C61     		str	r4, [r3, #24]
1382:USB/core/usb_core.c ****   /* Clear any pending interrupts */
1383:USB/core/usb_core.c ****   USB_OTG_WRITE_REG32( &pdev->regs.GREGS->GINTSTS, 0xBFFFFFFF);
 1271              		.loc 1 1383 3 is_stmt 1 view .LVU388
 1272 000a C368     		ldr	r3, [r0, #12]
 1273 000c 6FF08042 		mvn	r2, #1073741824
 1274 0010 5A61     		str	r2, [r3, #20]
1384:USB/core/usb_core.c ****   /* Enable the common interrupts */
1385:USB/core/usb_core.c ****   USB_OTG_EnableCommonInt(pdev);
 1275              		.loc 1 1385 3 view .LVU389
 1276 0012 FFF7FEFF 		bl	USB_OTG_EnableCommonInt
 1277              	.LVL117:
1386:USB/core/usb_core.c ****   
1387:USB/core/usb_core.c ****   if (pdev->cfg.dma_enable == 0)
 1278              		.loc 1 1387 3 view .LVU390
 1279              		.loc 1 1387 16 is_stmt 0 view .LVU391
 1280 0016 EB78     		ldrb	r3, [r5, #3]	@ zero_extendqisi2
 1281              		.loc 1 1387 6 view .LVU392
 1282 0018 03B9     		cbnz	r3, .L76
1388:USB/core/usb_core.c ****   {
1389:USB/core/usb_core.c ****     intmsk.b.rxstsqlvl = 1;
 1283              		.loc 1 1389 5 is_stmt 1 view .LVU393
 1284              		.loc 1 1389 24 is_stmt 0 view .LVU394
 1285 001a 1024     		movs	r4, #16
ARM GAS  /tmp/ccstEyPf.s 			page 48


 1286              	.LVL118:
 1287              	.L76:
1390:USB/core/usb_core.c ****   }
1391:USB/core/usb_core.c ****   
1392:USB/core/usb_core.c ****   /* Enable interrupts matching to the Device mode ONLY */
1393:USB/core/usb_core.c ****   intmsk.b.usbsuspend = 1;
 1288              		.loc 1 1393 3 is_stmt 1 view .LVU395
1394:USB/core/usb_core.c ****   intmsk.b.usbreset   = 1;
 1289              		.loc 1 1394 3 view .LVU396
1395:USB/core/usb_core.c ****   intmsk.b.enumdone   = 1;
 1290              		.loc 1 1395 3 view .LVU397
1396:USB/core/usb_core.c ****   intmsk.b.inepintr   = 1;
 1291              		.loc 1 1396 3 view .LVU398
1397:USB/core/usb_core.c ****   intmsk.b.outepintr  = 1;
 1292              		.loc 1 1397 3 view .LVU399
1398:USB/core/usb_core.c ****   intmsk.b.sofintr    = 1; 
 1293              		.loc 1 1398 3 view .LVU400
1399:USB/core/usb_core.c ****   
1400:USB/core/usb_core.c ****   intmsk.b.incomplisoin    = 1; 
 1294              		.loc 1 1400 3 view .LVU401
1401:USB/core/usb_core.c ****   intmsk.b.incomplisoout    = 1;   
 1295              		.loc 1 1401 3 view .LVU402
 1296              		.loc 1 1401 29 is_stmt 0 view .LVU403
 1297 001c 44F47014 		orr	r4, r4, #3932160
 1298              	.LVL119:
 1299              		.loc 1 1401 29 view .LVU404
 1300 0020 44F46054 		orr	r4, r4, #14336
 1301              	.LVL120:
 1302              		.loc 1 1401 29 view .LVU405
 1303 0024 44F00804 		orr	r4, r4, #8
 1304              	.LVL121:
1402:USB/core/usb_core.c **** #ifdef VBUS_SENSING_ENABLED
1403:USB/core/usb_core.c ****   intmsk.b.sessreqintr    = 1; 
1404:USB/core/usb_core.c ****   intmsk.b.otgintr    = 1;    
1405:USB/core/usb_core.c **** #endif  
1406:USB/core/usb_core.c ****   USB_OTG_MODIFY_REG32( &pdev->regs.GREGS->GINTMSK, intmsk.d32, intmsk.d32);
 1305              		.loc 1 1406 3 is_stmt 1 view .LVU406
 1306 0028 EA68     		ldr	r2, [r5, #12]
 1307 002a 9369     		ldr	r3, [r2, #24]
 1308              	.LVL122:
 1309              		.loc 1 1406 3 is_stmt 0 view .LVU407
 1310 002c 23EA0403 		bic	r3, r3, r4
 1311 0030 1C43     		orrs	r4, r4, r3
 1312              	.LVL123:
 1313              		.loc 1 1406 3 view .LVU408
 1314 0032 9461     		str	r4, [r2, #24]
1407:USB/core/usb_core.c ****   return status;
 1315              		.loc 1 1407 3 is_stmt 1 view .LVU409
1408:USB/core/usb_core.c **** }
 1316              		.loc 1 1408 1 is_stmt 0 view .LVU410
 1317 0034 0020     		movs	r0, #0
 1318 0036 38BD     		pop	{r3, r4, r5, pc}
 1319              		.loc 1 1408 1 view .LVU411
 1320              		.cfi_endproc
 1321              	.LFE144:
 1323              		.section	.text.USB_OTG_CoreInitDev,"ax",%progbits
 1324              		.align	1
ARM GAS  /tmp/ccstEyPf.s 			page 49


 1325              		.global	USB_OTG_CoreInitDev
 1326              		.syntax unified
 1327              		.thumb
 1328              		.thumb_func
 1329              		.fpu fpv4-sp-d16
 1331              	USB_OTG_CoreInitDev:
 1332              	.LVL124:
 1333              	.LFB143:
1195:USB/core/usb_core.c ****   USB_OTG_STS             status       = USB_OTG_OK;
 1334              		.loc 1 1195 1 is_stmt 1 view -0
 1335              		.cfi_startproc
 1336              		@ args = 0, pretend = 0, frame = 0
 1337              		@ frame_needed = 0, uses_anonymous_args = 0
1195:USB/core/usb_core.c ****   USB_OTG_STS             status       = USB_OTG_OK;
 1338              		.loc 1 1195 1 is_stmt 0 view .LVU413
 1339 0000 F8B5     		push	{r3, r4, r5, r6, r7, lr}
 1340              	.LCFI20:
 1341              		.cfi_def_cfa_offset 24
 1342              		.cfi_offset 3, -24
 1343              		.cfi_offset 4, -20
 1344              		.cfi_offset 5, -16
 1345              		.cfi_offset 6, -12
 1346              		.cfi_offset 7, -8
 1347              		.cfi_offset 14, -4
 1348 0002 0446     		mov	r4, r0
1196:USB/core/usb_core.c ****   USB_OTG_DEPCTL_TypeDef  depctl;
 1349              		.loc 1 1196 3 is_stmt 1 view .LVU414
 1350              	.LVL125:
1197:USB/core/usb_core.c ****   uint32_t i;
 1351              		.loc 1 1197 3 view .LVU415
1198:USB/core/usb_core.c ****   USB_OTG_DCFG_TypeDef    dcfg;
 1352              		.loc 1 1198 3 view .LVU416
1199:USB/core/usb_core.c ****   USB_OTG_FSIZ_TypeDef    nptxfifosize;
 1353              		.loc 1 1199 3 view .LVU417
1200:USB/core/usb_core.c ****   USB_OTG_FSIZ_TypeDef    txfifosize;
 1354              		.loc 1 1200 3 view .LVU418
1201:USB/core/usb_core.c ****   USB_OTG_DIEPMSK_TypeDef msk;
 1355              		.loc 1 1201 3 view .LVU419
1202:USB/core/usb_core.c ****   USB_OTG_DTHRCTL_TypeDef dthrctl;  
 1356              		.loc 1 1202 3 view .LVU420
1203:USB/core/usb_core.c ****   
 1357              		.loc 1 1203 3 view .LVU421
1205:USB/core/usb_core.c ****   dcfg.d32 = 0;
 1358              		.loc 1 1205 3 view .LVU422
1206:USB/core/usb_core.c ****   nptxfifosize.d32 = 0;
 1359              		.loc 1 1206 3 view .LVU423
1207:USB/core/usb_core.c ****   txfifosize.d32 = 0;
 1360              		.loc 1 1207 3 view .LVU424
1207:USB/core/usb_core.c ****   txfifosize.d32 = 0;
 1361              		.loc 1 1207 20 is_stmt 0 view .LVU425
 1362 0004 0026     		movs	r6, #0
 1363              	.LVL126:
1208:USB/core/usb_core.c ****   msk.d32 = 0;
 1364              		.loc 1 1208 3 is_stmt 1 view .LVU426
1209:USB/core/usb_core.c ****   
 1365              		.loc 1 1209 3 view .LVU427
1209:USB/core/usb_core.c ****   
ARM GAS  /tmp/ccstEyPf.s 			page 50


 1366              		.loc 1 1209 11 is_stmt 0 view .LVU428
 1367 0006 3546     		mov	r5, r6
 1368              	.LVL127:
1212:USB/core/usb_core.c ****   /* Device configuration register */
 1369              		.loc 1 1212 3 is_stmt 1 view .LVU429
 1370 0008 D0F80C31 		ldr	r3, [r0, #268]
 1371 000c 1E60     		str	r6, [r3]
1214:USB/core/usb_core.c ****   dcfg.b.perfrint = DCFG_FRAME_INTERVAL_80;
 1372              		.loc 1 1214 3 view .LVU430
1214:USB/core/usb_core.c ****   dcfg.b.perfrint = DCFG_FRAME_INTERVAL_80;
 1373              		.loc 1 1214 14 is_stmt 0 view .LVU431
 1374 000e 0269     		ldr	r2, [r0, #16]
 1375 0010 1368     		ldr	r3, [r2]
1215:USB/core/usb_core.c ****   USB_OTG_WRITE_REG32( &pdev->regs.DREGS->DCFG, dcfg.d32 );
 1376              		.loc 1 1215 3 is_stmt 1 view .LVU432
1215:USB/core/usb_core.c ****   USB_OTG_WRITE_REG32( &pdev->regs.DREGS->DCFG, dcfg.d32 );
 1377              		.loc 1 1215 19 is_stmt 0 view .LVU433
 1378 0012 66F3CC23 		bfi	r3, r6, #11, #2
 1379              	.LVL128:
1216:USB/core/usb_core.c ****   
 1380              		.loc 1 1216 3 is_stmt 1 view .LVU434
 1381 0016 1360     		str	r3, [r2]
1219:USB/core/usb_core.c ****   {  
 1382              		.loc 1 1219 3 view .LVU435
1219:USB/core/usb_core.c ****   {  
 1383              		.loc 1 1219 15 is_stmt 0 view .LVU436
 1384 0018 C37A     		ldrb	r3, [r0, #11]	@ zero_extendqisi2
 1385              	.LVL129:
1219:USB/core/usb_core.c ****   {  
 1386              		.loc 1 1219 5 view .LVU437
 1387 001a 012B     		cmp	r3, #1
 1388 001c 12D0     		beq	.L90
 1389              	.LVL130:
 1390              	.L79:
1306:USB/core/usb_core.c ****   USB_OTG_FlushRxFifo(pdev);
 1391              		.loc 1 1306 3 is_stmt 1 view .LVU438
 1392 001e 1021     		movs	r1, #16
 1393 0020 2046     		mov	r0, r4
 1394 0022 FFF7FEFF 		bl	USB_OTG_FlushTxFifo
 1395              	.LVL131:
1307:USB/core/usb_core.c ****   /* Clear all pending Device Interrupts */
 1396              		.loc 1 1307 3 view .LVU439
 1397 0026 2046     		mov	r0, r4
 1398 0028 FFF7FEFF 		bl	USB_OTG_FlushRxFifo
 1399              	.LVL132:
1309:USB/core/usb_core.c ****   USB_OTG_WRITE_REG32( &pdev->regs.DREGS->DOEPMSK, 0 );
 1400              		.loc 1 1309 3 view .LVU440
 1401 002c 2269     		ldr	r2, [r4, #16]
 1402 002e 0023     		movs	r3, #0
 1403 0030 1361     		str	r3, [r2, #16]
1310:USB/core/usb_core.c ****   USB_OTG_WRITE_REG32( &pdev->regs.DREGS->DAINT, 0xFFFFFFFF );
 1404              		.loc 1 1310 3 view .LVU441
 1405 0032 2269     		ldr	r2, [r4, #16]
 1406 0034 5361     		str	r3, [r2, #20]
1311:USB/core/usb_core.c ****   USB_OTG_WRITE_REG32( &pdev->regs.DREGS->DAINTMSK, 0 );
 1407              		.loc 1 1311 3 view .LVU442
 1408 0036 2269     		ldr	r2, [r4, #16]
ARM GAS  /tmp/ccstEyPf.s 			page 51


 1409 0038 4FF0FF31 		mov	r1, #-1
 1410 003c 9161     		str	r1, [r2, #24]
1312:USB/core/usb_core.c ****   
 1411              		.loc 1 1312 3 view .LVU443
 1412 003e 2269     		ldr	r2, [r4, #16]
 1413 0040 D361     		str	r3, [r2, #28]
1314:USB/core/usb_core.c ****   {
 1414              		.loc 1 1314 3 view .LVU444
 1415              	.LVL133:
1314:USB/core/usb_core.c ****   {
 1416              		.loc 1 1314 3 is_stmt 0 view .LVU445
 1417 0042 35E0     		b	.L80
 1418              	.LVL134:
 1419              	.L90:
1314:USB/core/usb_core.c ****   {
 1420              		.loc 1 1314 3 view .LVU446
 1421 0044 3746     		mov	r7, r6
1223:USB/core/usb_core.c ****     
 1422              		.loc 1 1223 5 is_stmt 1 view .LVU447
 1423 0046 0321     		movs	r1, #3
 1424 0048 FFF7FEFF 		bl	USB_OTG_InitDevSpeed
 1425              	.LVL135:
1226:USB/core/usb_core.c ****     
 1426              		.loc 1 1226 5 view .LVU448
 1427 004c E268     		ldr	r2, [r4, #12]
 1428 004e 8023     		movs	r3, #128
 1429 0050 5362     		str	r3, [r2, #36]
1229:USB/core/usb_core.c ****     nptxfifosize.b.startaddr = RX_FIFO_FS_SIZE;
 1430              		.loc 1 1229 5 view .LVU449
1229:USB/core/usb_core.c ****     nptxfifosize.b.startaddr = RX_FIFO_FS_SIZE;
 1431              		.loc 1 1229 30 is_stmt 0 view .LVU450
 1432 0052 2022     		movs	r2, #32
 1433 0054 62F31F46 		bfi	r6, r2, #16, #16
1230:USB/core/usb_core.c ****     USB_OTG_WRITE_REG32( &pdev->regs.GREGS->DIEPTXF0_HNPTXFSIZ, nptxfifosize.d32 );
 1434              		.loc 1 1230 5 is_stmt 1 view .LVU451
1230:USB/core/usb_core.c ****     USB_OTG_WRITE_REG32( &pdev->regs.GREGS->DIEPTXF0_HNPTXFSIZ, nptxfifosize.d32 );
 1435              		.loc 1 1230 30 is_stmt 0 view .LVU452
 1436 0058 63F30F06 		bfi	r6, r3, #0, #16
1231:USB/core/usb_core.c ****     
 1437              		.loc 1 1231 5 is_stmt 1 view .LVU453
 1438 005c E168     		ldr	r1, [r4, #12]
 1439 005e 8E62     		str	r6, [r1, #40]
1235:USB/core/usb_core.c ****     txfifosize.b.depth = TX1_FIFO_FS_SIZE;
 1440              		.loc 1 1235 5 view .LVU454
1235:USB/core/usb_core.c ****     txfifosize.b.depth = TX1_FIFO_FS_SIZE;
 1441              		.loc 1 1235 28 is_stmt 0 view .LVU455
 1442 0060 A021     		movs	r1, #160
 1443 0062 61F30F07 		bfi	r7, r1, #0, #16
 1444              	.LVL136:
1236:USB/core/usb_core.c ****     USB_OTG_WRITE_REG32( &pdev->regs.GREGS->DIEPTXF[0], txfifosize.d32 );
 1445              		.loc 1 1236 5 is_stmt 1 view .LVU456
1236:USB/core/usb_core.c ****     USB_OTG_WRITE_REG32( &pdev->regs.GREGS->DIEPTXF[0], txfifosize.d32 );
 1446              		.loc 1 1236 24 is_stmt 0 view .LVU457
 1447 0066 63F31F47 		bfi	r7, r3, #16, #16
1237:USB/core/usb_core.c ****     
 1448              		.loc 1 1237 5 is_stmt 1 view .LVU458
 1449 006a E368     		ldr	r3, [r4, #12]
ARM GAS  /tmp/ccstEyPf.s 			page 52


 1450 006c C3F80471 		str	r7, [r3, #260]
1241:USB/core/usb_core.c ****     txfifosize.b.depth = TX2_FIFO_FS_SIZE;
 1451              		.loc 1 1241 5 view .LVU459
1241:USB/core/usb_core.c ****     txfifosize.b.depth = TX2_FIFO_FS_SIZE;
 1452              		.loc 1 1241 28 is_stmt 0 view .LVU460
 1453 0070 4FF49073 		mov	r3, #288
 1454 0074 63F30F07 		bfi	r7, r3, #0, #16
1242:USB/core/usb_core.c ****     USB_OTG_WRITE_REG32( &pdev->regs.GREGS->DIEPTXF[1], txfifosize.d32 );
 1455              		.loc 1 1242 5 is_stmt 1 view .LVU461
1242:USB/core/usb_core.c ****     USB_OTG_WRITE_REG32( &pdev->regs.GREGS->DIEPTXF[1], txfifosize.d32 );
 1456              		.loc 1 1242 24 is_stmt 0 view .LVU462
 1457 0078 62F31F47 		bfi	r7, r2, #16, #16
1243:USB/core/usb_core.c ****     
 1458              		.loc 1 1243 5 is_stmt 1 view .LVU463
 1459 007c E368     		ldr	r3, [r4, #12]
 1460 007e C3F80871 		str	r7, [r3, #264]
1247:USB/core/usb_core.c ****     txfifosize.b.depth = TX3_FIFO_FS_SIZE;
 1461              		.loc 1 1247 5 view .LVU464
1247:USB/core/usb_core.c ****     txfifosize.b.depth = TX3_FIFO_FS_SIZE;
 1462              		.loc 1 1247 28 is_stmt 0 view .LVU465
 1463 0082 4FF4A073 		mov	r3, #320
 1464 0086 63F30F07 		bfi	r7, r3, #0, #16
1248:USB/core/usb_core.c ****     USB_OTG_WRITE_REG32( &pdev->regs.GREGS->DIEPTXF[2], txfifosize.d32 );
 1465              		.loc 1 1248 5 is_stmt 1 view .LVU466
1248:USB/core/usb_core.c ****     USB_OTG_WRITE_REG32( &pdev->regs.GREGS->DIEPTXF[2], txfifosize.d32 );
 1466              		.loc 1 1248 24 is_stmt 0 view .LVU467
 1467 008a 6FF31F47 		bfc	r7, #16, #16
1249:USB/core/usb_core.c ****   }
 1468              		.loc 1 1249 5 is_stmt 1 view .LVU468
 1469 008e E368     		ldr	r3, [r4, #12]
 1470 0090 C3F80C71 		str	r7, [r3, #268]
 1471 0094 C3E7     		b	.L79
 1472              	.LVL137:
 1473              	.L92:
1319:USB/core/usb_core.c ****       depctl.b.epdis = 1;
 1474              		.loc 1 1319 7 view .LVU469
1320:USB/core/usb_core.c ****       depctl.b.snak = 1;
 1475              		.loc 1 1320 7 view .LVU470
1321:USB/core/usb_core.c ****     }
 1476              		.loc 1 1321 7 view .LVU471
1321:USB/core/usb_core.c ****     }
 1477              		.loc 1 1321 21 is_stmt 0 view .LVU472
 1478 0096 4FF09041 		mov	r1, #1207959552
 1479              	.LVL138:
 1480              	.L82:
1327:USB/core/usb_core.c ****     USB_OTG_WRITE_REG32( &pdev->regs.INEP_REGS[i]->DIEPTSIZ, 0);
 1481              		.loc 1 1327 5 is_stmt 1 discriminator 2 view .LVU473
1327:USB/core/usb_core.c ****     USB_OTG_WRITE_REG32( &pdev->regs.INEP_REGS[i]->DIEPTSIZ, 0);
 1482              		.loc 1 1327 5 is_stmt 0 discriminator 2 view .LVU474
 1483 009a 1160     		str	r1, [r2]
1328:USB/core/usb_core.c ****     USB_OTG_WRITE_REG32( &pdev->regs.INEP_REGS[i]->DIEPINT, 0xFF);
 1484              		.loc 1 1328 5 is_stmt 1 discriminator 2 view .LVU475
 1485 009c 1A1D     		adds	r2, r3, #4
 1486 009e 04EB8202 		add	r2, r4, r2, lsl #2
 1487 00a2 9168     		ldr	r1, [r2, #8]
 1488              	.LVL139:
1328:USB/core/usb_core.c ****     USB_OTG_WRITE_REG32( &pdev->regs.INEP_REGS[i]->DIEPINT, 0xFF);
ARM GAS  /tmp/ccstEyPf.s 			page 53


 1489              		.loc 1 1328 5 is_stmt 0 discriminator 2 view .LVU476
 1490 00a4 0020     		movs	r0, #0
 1491 00a6 0861     		str	r0, [r1, #16]
1329:USB/core/usb_core.c ****   }
 1492              		.loc 1 1329 5 is_stmt 1 discriminator 2 view .LVU477
 1493 00a8 9268     		ldr	r2, [r2, #8]
 1494 00aa FF21     		movs	r1, #255
 1495 00ac 9160     		str	r1, [r2, #8]
1314:USB/core/usb_core.c ****   {
 1496              		.loc 1 1314 45 is_stmt 0 discriminator 2 view .LVU478
 1497 00ae 0133     		adds	r3, r3, #1
 1498              	.LVL140:
 1499              	.L80:
1314:USB/core/usb_core.c ****   {
 1500              		.loc 1 1314 28 discriminator 1 view .LVU479
 1501 00b0 6278     		ldrb	r2, [r4, #1]	@ zero_extendqisi2
1314:USB/core/usb_core.c ****   {
 1502              		.loc 1 1314 3 discriminator 1 view .LVU480
 1503 00b2 9A42     		cmp	r2, r3
 1504 00b4 08D9     		bls	.L91
1316:USB/core/usb_core.c ****     if (depctl.b.epena)
 1505              		.loc 1 1316 5 is_stmt 1 view .LVU481
1316:USB/core/usb_core.c ****     if (depctl.b.epena)
 1506              		.loc 1 1316 18 is_stmt 0 view .LVU482
 1507 00b6 1A1D     		adds	r2, r3, #4
 1508 00b8 04EB8202 		add	r2, r4, r2, lsl #2
 1509 00bc 9268     		ldr	r2, [r2, #8]
 1510 00be 1168     		ldr	r1, [r2]
1317:USB/core/usb_core.c ****     {
 1511              		.loc 1 1317 5 is_stmt 1 view .LVU483
1317:USB/core/usb_core.c ****     {
 1512              		.loc 1 1317 8 is_stmt 0 view .LVU484
 1513 00c0 0029     		cmp	r1, #0
 1514 00c2 E8DB     		blt	.L92
1325:USB/core/usb_core.c ****     }
 1515              		.loc 1 1325 7 is_stmt 1 view .LVU485
1325:USB/core/usb_core.c ****     }
 1516              		.loc 1 1325 18 is_stmt 0 view .LVU486
 1517 00c4 0021     		movs	r1, #0
1325:USB/core/usb_core.c ****     }
 1518              		.loc 1 1325 18 view .LVU487
 1519 00c6 E8E7     		b	.L82
 1520              	.L91:
1331:USB/core/usb_core.c ****   {
 1521              		.loc 1 1331 10 view .LVU488
 1522 00c8 0023     		movs	r3, #0
 1523              	.LVL141:
1331:USB/core/usb_core.c ****   {
 1524              		.loc 1 1331 10 view .LVU489
 1525 00ca 0DE0     		b	.L84
 1526              	.LVL142:
 1527              	.L94:
 1528              	.LBB3:
1337:USB/core/usb_core.c ****       depctl.b.epdis = 1;
 1529              		.loc 1 1337 7 is_stmt 1 view .LVU490
1338:USB/core/usb_core.c ****       depctl.b.snak = 1;
 1530              		.loc 1 1338 7 view .LVU491
ARM GAS  /tmp/ccstEyPf.s 			page 54


1339:USB/core/usb_core.c ****     }
 1531              		.loc 1 1339 7 view .LVU492
1339:USB/core/usb_core.c ****     }
 1532              		.loc 1 1339 21 is_stmt 0 view .LVU493
 1533 00cc 4FF09041 		mov	r1, #1207959552
 1534              	.LVL143:
 1535              	.L86:
1345:USB/core/usb_core.c ****     USB_OTG_WRITE_REG32( &pdev->regs.OUTEP_REGS[i]->DOEPTSIZ, 0);
 1536              		.loc 1 1345 5 is_stmt 1 discriminator 2 view .LVU494
1345:USB/core/usb_core.c ****     USB_OTG_WRITE_REG32( &pdev->regs.OUTEP_REGS[i]->DOEPTSIZ, 0);
 1537              		.loc 1 1345 5 is_stmt 0 discriminator 2 view .LVU495
 1538 00d0 1160     		str	r1, [r2]
1346:USB/core/usb_core.c ****     USB_OTG_WRITE_REG32( &pdev->regs.OUTEP_REGS[i]->DOEPINT, 0xFF);
 1539              		.loc 1 1346 5 is_stmt 1 discriminator 2 view .LVU496
 1540 00d2 03F11402 		add	r2, r3, #20
 1541 00d6 04EB8202 		add	r2, r4, r2, lsl #2
 1542 00da 5168     		ldr	r1, [r2, #4]
 1543              	.LVL144:
1346:USB/core/usb_core.c ****     USB_OTG_WRITE_REG32( &pdev->regs.OUTEP_REGS[i]->DOEPINT, 0xFF);
 1544              		.loc 1 1346 5 is_stmt 0 discriminator 2 view .LVU497
 1545 00dc 0020     		movs	r0, #0
 1546 00de 0861     		str	r0, [r1, #16]
1347:USB/core/usb_core.c ****   }
 1547              		.loc 1 1347 5 is_stmt 1 discriminator 2 view .LVU498
 1548 00e0 5268     		ldr	r2, [r2, #4]
 1549 00e2 FF21     		movs	r1, #255
 1550 00e4 9160     		str	r1, [r2, #8]
 1551              	.LBE3:
1331:USB/core/usb_core.c ****   {
 1552              		.loc 1 1331 46 is_stmt 0 discriminator 2 view .LVU499
 1553 00e6 0133     		adds	r3, r3, #1
 1554              	.LVL145:
 1555              	.L84:
1331:USB/core/usb_core.c ****   {
 1556              		.loc 1 1331 29 discriminator 1 view .LVU500
 1557 00e8 6278     		ldrb	r2, [r4, #1]	@ zero_extendqisi2
1331:USB/core/usb_core.c ****   {
 1558              		.loc 1 1331 3 discriminator 1 view .LVU501
 1559 00ea 9A42     		cmp	r2, r3
 1560 00ec 09D9     		bls	.L93
 1561              	.LBB4:
1333:USB/core/usb_core.c ****     depctl.d32 = USB_OTG_READ_REG32(&pdev->regs.OUTEP_REGS[i]->DOEPCTL);
 1562              		.loc 1 1333 5 is_stmt 1 view .LVU502
1334:USB/core/usb_core.c ****     if (depctl.b.epena)
 1563              		.loc 1 1334 5 view .LVU503
1334:USB/core/usb_core.c ****     if (depctl.b.epena)
 1564              		.loc 1 1334 18 is_stmt 0 view .LVU504
 1565 00ee 03F11402 		add	r2, r3, #20
 1566 00f2 04EB8202 		add	r2, r4, r2, lsl #2
 1567 00f6 5268     		ldr	r2, [r2, #4]
 1568 00f8 1168     		ldr	r1, [r2]
1335:USB/core/usb_core.c ****     {
 1569              		.loc 1 1335 5 is_stmt 1 view .LVU505
1335:USB/core/usb_core.c ****     {
 1570              		.loc 1 1335 8 is_stmt 0 view .LVU506
 1571 00fa 0029     		cmp	r1, #0
 1572 00fc E6DB     		blt	.L94
ARM GAS  /tmp/ccstEyPf.s 			page 55


1343:USB/core/usb_core.c ****     }
 1573              		.loc 1 1343 7 is_stmt 1 view .LVU507
1343:USB/core/usb_core.c ****     }
 1574              		.loc 1 1343 18 is_stmt 0 view .LVU508
 1575 00fe 0021     		movs	r1, #0
1343:USB/core/usb_core.c ****     }
 1576              		.loc 1 1343 18 view .LVU509
 1577 0100 E6E7     		b	.L86
 1578              	.L93:
 1579              	.LBE4:
1349:USB/core/usb_core.c ****   msk.b.txfifoundrn = 1;
 1580              		.loc 1 1349 3 is_stmt 1 view .LVU510
1350:USB/core/usb_core.c ****   USB_OTG_MODIFY_REG32(&pdev->regs.DREGS->DIEPMSK, msk.d32, msk.d32);
 1581              		.loc 1 1350 3 view .LVU511
 1582              	.LVL146:
1350:USB/core/usb_core.c ****   USB_OTG_MODIFY_REG32(&pdev->regs.DREGS->DIEPMSK, msk.d32, msk.d32);
 1583              		.loc 1 1350 21 is_stmt 0 view .LVU512
 1584 0102 45F48075 		orr	r5, r5, #256
 1585              	.LVL147:
1351:USB/core/usb_core.c ****   
 1586              		.loc 1 1351 3 is_stmt 1 view .LVU513
 1587 0106 2269     		ldr	r2, [r4, #16]
 1588 0108 1369     		ldr	r3, [r2, #16]
 1589              	.LVL148:
1351:USB/core/usb_core.c ****   
 1590              		.loc 1 1351 3 is_stmt 0 view .LVU514
 1591 010a 23EA0503 		bic	r3, r3, r5
 1592 010e 1D43     		orrs	r5, r5, r3
 1593              	.LVL149:
1351:USB/core/usb_core.c ****   
 1594              		.loc 1 1351 3 view .LVU515
 1595 0110 1561     		str	r5, [r2, #16]
1353:USB/core/usb_core.c ****   {
 1596              		.loc 1 1353 3 is_stmt 1 view .LVU516
1353:USB/core/usb_core.c ****   {
 1597              		.loc 1 1353 16 is_stmt 0 view .LVU517
 1598 0112 E378     		ldrb	r3, [r4, #3]	@ zero_extendqisi2
1353:USB/core/usb_core.c ****   {
 1599              		.loc 1 1353 6 view .LVU518
 1600 0114 012B     		cmp	r3, #1
 1601 0116 04D0     		beq	.L95
 1602              	.LVL150:
 1603              	.L88:
1363:USB/core/usb_core.c ****   return status;
 1604              		.loc 1 1363 3 is_stmt 1 view .LVU519
 1605 0118 2046     		mov	r0, r4
 1606 011a FFF7FEFF 		bl	USB_OTG_EnableDevInt
 1607              	.LVL151:
1364:USB/core/usb_core.c **** }
 1608              		.loc 1 1364 3 view .LVU520
1365:USB/core/usb_core.c **** 
 1609              		.loc 1 1365 1 is_stmt 0 view .LVU521
 1610 011e 0020     		movs	r0, #0
 1611 0120 F8BD     		pop	{r3, r4, r5, r6, r7, pc}
 1612              	.LVL152:
 1613              	.L95:
1355:USB/core/usb_core.c ****     dthrctl.b.non_iso_thr_en = 1;
ARM GAS  /tmp/ccstEyPf.s 			page 56


 1614              		.loc 1 1355 5 is_stmt 1 view .LVU522
1356:USB/core/usb_core.c ****     dthrctl.b.iso_thr_en = 1;
 1615              		.loc 1 1356 5 view .LVU523
1357:USB/core/usb_core.c ****     dthrctl.b.tx_thr_len = 64;
 1616              		.loc 1 1357 5 view .LVU524
1357:USB/core/usb_core.c ****     dthrctl.b.tx_thr_len = 64;
 1617              		.loc 1 1357 26 is_stmt 0 view .LVU525
 1618 0122 0323     		movs	r3, #3
1358:USB/core/usb_core.c ****     dthrctl.b.rx_thr_en = 1;
 1619              		.loc 1 1358 5 is_stmt 1 view .LVU526
1358:USB/core/usb_core.c ****     dthrctl.b.rx_thr_en = 1;
 1620              		.loc 1 1358 26 is_stmt 0 view .LVU527
 1621 0124 4022     		movs	r2, #64
 1622 0126 62F38A03 		bfi	r3, r2, #2, #9
 1623              	.LVL153:
1359:USB/core/usb_core.c ****     dthrctl.b.rx_thr_len = 64;
 1624              		.loc 1 1359 5 is_stmt 1 view .LVU528
1359:USB/core/usb_core.c ****     dthrctl.b.rx_thr_len = 64;
 1625              		.loc 1 1359 25 is_stmt 0 view .LVU529
 1626 012a 43F48033 		orr	r3, r3, #65536
 1627              	.LVL154:
1360:USB/core/usb_core.c ****     USB_OTG_WRITE_REG32(&pdev->regs.DREGS->DTHRCTL, dthrctl.d32);  
 1628              		.loc 1 1360 5 is_stmt 1 view .LVU530
1360:USB/core/usb_core.c ****     USB_OTG_WRITE_REG32(&pdev->regs.DREGS->DTHRCTL, dthrctl.d32);  
 1629              		.loc 1 1360 26 is_stmt 0 view .LVU531
 1630 012e 62F35943 		bfi	r3, r2, #17, #9
 1631              	.LVL155:
1361:USB/core/usb_core.c ****   }
 1632              		.loc 1 1361 5 is_stmt 1 view .LVU532
 1633 0132 2269     		ldr	r2, [r4, #16]
 1634 0134 1363     		str	r3, [r2, #48]
 1635 0136 EFE7     		b	.L88
 1636              		.cfi_endproc
 1637              	.LFE143:
 1639              		.section	.text.USB_OTG_GetDeviceSpeed,"ax",%progbits
 1640              		.align	1
 1641              		.global	USB_OTG_GetDeviceSpeed
 1642              		.syntax unified
 1643              		.thumb
 1644              		.thumb_func
 1645              		.fpu fpv4-sp-d16
 1647              	USB_OTG_GetDeviceSpeed:
 1648              	.LVL156:
 1649              	.LFB145:
1409:USB/core/usb_core.c **** 
1410:USB/core/usb_core.c **** 
1411:USB/core/usb_core.c **** /**
1412:USB/core/usb_core.c **** * @brief  USB_OTG_GetDeviceSpeed
1413:USB/core/usb_core.c **** *         Get the device speed from the device status register
1414:USB/core/usb_core.c **** * @param  None
1415:USB/core/usb_core.c **** * @retval status
1416:USB/core/usb_core.c **** */
1417:USB/core/usb_core.c **** enum USB_OTG_SPEED USB_OTG_GetDeviceSpeed (USB_OTG_CORE_HANDLE *pdev)
1418:USB/core/usb_core.c **** {
 1650              		.loc 1 1418 1 view -0
 1651              		.cfi_startproc
 1652              		@ args = 0, pretend = 0, frame = 0
ARM GAS  /tmp/ccstEyPf.s 			page 57


 1653              		@ frame_needed = 0, uses_anonymous_args = 0
 1654              		@ link register save eliminated.
1419:USB/core/usb_core.c ****   USB_OTG_DSTS_TypeDef  dsts;
 1655              		.loc 1 1419 3 view .LVU534
1420:USB/core/usb_core.c ****   enum USB_OTG_SPEED speed = USB_SPEED_UNKNOWN;
 1656              		.loc 1 1420 3 view .LVU535
1421:USB/core/usb_core.c ****   
1422:USB/core/usb_core.c ****   
1423:USB/core/usb_core.c ****   dsts.d32 = USB_OTG_READ_REG32(&pdev->regs.DREGS->DSTS);
 1657              		.loc 1 1423 3 view .LVU536
 1658              		.loc 1 1423 14 is_stmt 0 view .LVU537
 1659 0000 0369     		ldr	r3, [r0, #16]
 1660 0002 9B68     		ldr	r3, [r3, #8]
1424:USB/core/usb_core.c ****   
1425:USB/core/usb_core.c ****   switch (dsts.b.enumspd)
 1661              		.loc 1 1425 3 is_stmt 1 view .LVU538
 1662              		.loc 1 1425 17 is_stmt 0 view .LVU539
 1663 0004 C3F34103 		ubfx	r3, r3, #1, #2
 1664              		.loc 1 1425 3 view .LVU540
 1665 0008 022B     		cmp	r3, #2
 1666 000a 04D0     		beq	.L98
 1667 000c 05D8     		bhi	.L99
 1668 000e 012B     		cmp	r3, #1
 1669 0010 05D0     		beq	.L100
1426:USB/core/usb_core.c ****   {
1427:USB/core/usb_core.c ****   case DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ:
1428:USB/core/usb_core.c ****     speed = USB_SPEED_HIGH;
 1670              		.loc 1 1428 11 view .LVU541
 1671 0012 0320     		movs	r0, #3
 1672              	.LVL157:
 1673              		.loc 1 1428 11 view .LVU542
 1674 0014 7047     		bx	lr
 1675              	.LVL158:
 1676              	.L98:
1429:USB/core/usb_core.c ****     break;
1430:USB/core/usb_core.c ****   case DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ:
1431:USB/core/usb_core.c ****   case DSTS_ENUMSPD_FS_PHY_48MHZ:
1432:USB/core/usb_core.c ****     speed = USB_SPEED_FULL;
1433:USB/core/usb_core.c ****     break;
1434:USB/core/usb_core.c ****     
1435:USB/core/usb_core.c ****   case DSTS_ENUMSPD_LS_PHY_6MHZ:
1436:USB/core/usb_core.c ****     speed = USB_SPEED_LOW;
 1677              		.loc 1 1436 11 view .LVU543
 1678 0016 0120     		movs	r0, #1
 1679              	.LVL159:
 1680              		.loc 1 1436 11 view .LVU544
 1681 0018 7047     		bx	lr
 1682              	.LVL160:
 1683              	.L99:
1432:USB/core/usb_core.c ****     break;
 1684              		.loc 1 1432 11 view .LVU545
 1685 001a 0220     		movs	r0, #2
 1686              	.LVL161:
1432:USB/core/usb_core.c ****     break;
 1687              		.loc 1 1432 11 view .LVU546
 1688 001c 7047     		bx	lr
 1689              	.LVL162:
ARM GAS  /tmp/ccstEyPf.s 			page 58


 1690              	.L100:
1432:USB/core/usb_core.c ****     break;
 1691              		.loc 1 1432 11 view .LVU547
 1692 001e 0220     		movs	r0, #2
 1693              	.LVL163:
1437:USB/core/usb_core.c ****     break;
1438:USB/core/usb_core.c ****   }
1439:USB/core/usb_core.c ****   
1440:USB/core/usb_core.c ****   return speed;
 1694              		.loc 1 1440 3 is_stmt 1 view .LVU548
1441:USB/core/usb_core.c **** }
 1695              		.loc 1 1441 1 is_stmt 0 view .LVU549
 1696 0020 7047     		bx	lr
 1697              		.cfi_endproc
 1698              	.LFE145:
 1700              		.section	.text.USB_OTG_EP0Activate,"ax",%progbits
 1701              		.align	1
 1702              		.global	USB_OTG_EP0Activate
 1703              		.syntax unified
 1704              		.thumb
 1705              		.thumb_func
 1706              		.fpu fpv4-sp-d16
 1708              	USB_OTG_EP0Activate:
 1709              	.LVL164:
 1710              	.LFB146:
1442:USB/core/usb_core.c **** /**
1443:USB/core/usb_core.c **** * @brief  enables EP0 OUT to receive SETUP packets and configures EP0
1444:USB/core/usb_core.c **** *   for transmitting packets
1445:USB/core/usb_core.c **** * @param  None
1446:USB/core/usb_core.c **** * @retval USB_OTG_STS : status
1447:USB/core/usb_core.c **** */
1448:USB/core/usb_core.c **** USB_OTG_STS  USB_OTG_EP0Activate(USB_OTG_CORE_HANDLE *pdev)
1449:USB/core/usb_core.c **** {
 1711              		.loc 1 1449 1 is_stmt 1 view -0
 1712              		.cfi_startproc
 1713              		@ args = 0, pretend = 0, frame = 0
 1714              		@ frame_needed = 0, uses_anonymous_args = 0
 1715              		@ link register save eliminated.
1450:USB/core/usb_core.c ****   USB_OTG_STS             status = USB_OTG_OK;
 1716              		.loc 1 1450 3 view .LVU551
1451:USB/core/usb_core.c ****   USB_OTG_DSTS_TypeDef    dsts;
 1717              		.loc 1 1451 3 view .LVU552
1452:USB/core/usb_core.c ****   USB_OTG_DEPCTL_TypeDef  diepctl;
 1718              		.loc 1 1452 3 view .LVU553
1453:USB/core/usb_core.c ****   USB_OTG_DCTL_TypeDef    dctl;
 1719              		.loc 1 1453 3 view .LVU554
1454:USB/core/usb_core.c ****   
1455:USB/core/usb_core.c ****   dctl.d32 = 0;
 1720              		.loc 1 1455 3 view .LVU555
1456:USB/core/usb_core.c ****   /* Read the Device Status and Endpoint 0 Control registers */
1457:USB/core/usb_core.c ****   dsts.d32 = USB_OTG_READ_REG32(&pdev->regs.DREGS->DSTS);
 1721              		.loc 1 1457 3 view .LVU556
 1722              		.loc 1 1457 14 is_stmt 0 view .LVU557
 1723 0000 0369     		ldr	r3, [r0, #16]
 1724 0002 9B68     		ldr	r3, [r3, #8]
1458:USB/core/usb_core.c ****   diepctl.d32 = USB_OTG_READ_REG32(&pdev->regs.INEP_REGS[0]->DIEPCTL);
 1725              		.loc 1 1458 3 is_stmt 1 view .LVU558
ARM GAS  /tmp/ccstEyPf.s 			page 59


 1726              		.loc 1 1458 17 is_stmt 0 view .LVU559
 1727 0004 8269     		ldr	r2, [r0, #24]
 1728 0006 1168     		ldr	r1, [r2]
 1729              	.LVL165:
1459:USB/core/usb_core.c ****   /* Set the MPS of the IN EP based on the enumeration speed */
1460:USB/core/usb_core.c ****   switch (dsts.b.enumspd)
 1730              		.loc 1 1460 3 is_stmt 1 view .LVU560
 1731              		.loc 1 1460 17 is_stmt 0 view .LVU561
 1732 0008 C3F34103 		ubfx	r3, r3, #1, #2
 1733              		.loc 1 1460 3 view .LVU562
 1734 000c 022B     		cmp	r3, #2
 1735 000e 09D0     		beq	.L102
1461:USB/core/usb_core.c ****   {
1462:USB/core/usb_core.c ****   case DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ:
1463:USB/core/usb_core.c ****   case DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ:
1464:USB/core/usb_core.c ****   case DSTS_ENUMSPD_FS_PHY_48MHZ:
1465:USB/core/usb_core.c ****     diepctl.b.mps = DEP0CTL_MPS_64;
 1736              		.loc 1 1465 5 is_stmt 1 view .LVU563
 1737              		.loc 1 1465 19 is_stmt 0 view .LVU564
 1738 0010 6FF30A01 		bfc	r1, #0, #11
1466:USB/core/usb_core.c ****     break;
 1739              		.loc 1 1466 5 is_stmt 1 view .LVU565
 1740              	.L103:
1467:USB/core/usb_core.c ****   case DSTS_ENUMSPD_LS_PHY_6MHZ:
1468:USB/core/usb_core.c ****     diepctl.b.mps = DEP0CTL_MPS_8;
1469:USB/core/usb_core.c ****     break;
1470:USB/core/usb_core.c ****   }
1471:USB/core/usb_core.c ****   USB_OTG_WRITE_REG32(&pdev->regs.INEP_REGS[0]->DIEPCTL, diepctl.d32);
 1741              		.loc 1 1471 3 view .LVU566
 1742 0014 1160     		str	r1, [r2]
1472:USB/core/usb_core.c ****   dctl.b.cgnpinnak = 1;
 1743              		.loc 1 1472 3 view .LVU567
1473:USB/core/usb_core.c ****   USB_OTG_MODIFY_REG32(&pdev->regs.DREGS->DCTL, dctl.d32, dctl.d32);
 1744              		.loc 1 1473 3 view .LVU568
 1745 0016 0269     		ldr	r2, [r0, #16]
 1746 0018 5368     		ldr	r3, [r2, #4]
 1747 001a 43F48073 		orr	r3, r3, #256
 1748 001e 5360     		str	r3, [r2, #4]
1474:USB/core/usb_core.c ****   return status;
 1749              		.loc 1 1474 3 view .LVU569
1475:USB/core/usb_core.c **** }
 1750              		.loc 1 1475 1 is_stmt 0 view .LVU570
 1751 0020 0020     		movs	r0, #0
 1752              	.LVL166:
 1753              		.loc 1 1475 1 view .LVU571
 1754 0022 7047     		bx	lr
 1755              	.LVL167:
 1756              	.L102:
1468:USB/core/usb_core.c ****     break;
 1757              		.loc 1 1468 5 is_stmt 1 view .LVU572
1468:USB/core/usb_core.c ****     break;
 1758              		.loc 1 1468 19 is_stmt 0 view .LVU573
 1759 0024 0323     		movs	r3, #3
 1760 0026 63F30A01 		bfi	r1, r3, #0, #11
1469:USB/core/usb_core.c ****   }
 1761              		.loc 1 1469 5 is_stmt 1 view .LVU574
 1762 002a F3E7     		b	.L103
ARM GAS  /tmp/ccstEyPf.s 			page 60


 1763              		.cfi_endproc
 1764              	.LFE146:
 1766              		.section	.text.USB_OTG_EPActivate,"ax",%progbits
 1767              		.align	1
 1768              		.global	USB_OTG_EPActivate
 1769              		.syntax unified
 1770              		.thumb
 1771              		.thumb_func
 1772              		.fpu fpv4-sp-d16
 1774              	USB_OTG_EPActivate:
 1775              	.LVL168:
 1776              	.LFB147:
1476:USB/core/usb_core.c **** 
1477:USB/core/usb_core.c **** 
1478:USB/core/usb_core.c **** /**
1479:USB/core/usb_core.c **** * @brief  USB_OTG_EPActivate : Activates an EP
1480:USB/core/usb_core.c **** * @param  pdev : Selected device
1481:USB/core/usb_core.c **** * @retval USB_OTG_STS : status
1482:USB/core/usb_core.c **** */
1483:USB/core/usb_core.c **** USB_OTG_STS USB_OTG_EPActivate(USB_OTG_CORE_HANDLE *pdev , USB_OTG_EP *ep)
1484:USB/core/usb_core.c **** {
 1777              		.loc 1 1484 1 view -0
 1778              		.cfi_startproc
 1779              		@ args = 0, pretend = 0, frame = 0
 1780              		@ frame_needed = 0, uses_anonymous_args = 0
 1781              		@ link register save eliminated.
 1782              		.loc 1 1484 1 is_stmt 0 view .LVU576
 1783 0000 30B4     		push	{r4, r5}
 1784              	.LCFI21:
 1785              		.cfi_def_cfa_offset 8
 1786              		.cfi_offset 4, -8
 1787              		.cfi_offset 5, -4
1485:USB/core/usb_core.c ****   USB_OTG_STS status = USB_OTG_OK;
 1788              		.loc 1 1485 3 is_stmt 1 view .LVU577
 1789              	.LVL169:
1486:USB/core/usb_core.c ****   USB_OTG_DEPCTL_TypeDef  depctl;
 1790              		.loc 1 1486 3 view .LVU578
1487:USB/core/usb_core.c ****   USB_OTG_DAINT_TypeDef  daintmsk;
 1791              		.loc 1 1487 3 view .LVU579
1488:USB/core/usb_core.c ****   __IO uint32_t *addr;
 1792              		.loc 1 1488 3 view .LVU580
1489:USB/core/usb_core.c ****   
1490:USB/core/usb_core.c ****   
1491:USB/core/usb_core.c ****   depctl.d32 = 0;
 1793              		.loc 1 1491 3 view .LVU581
1492:USB/core/usb_core.c ****   daintmsk.d32 = 0;
 1794              		.loc 1 1492 3 view .LVU582
 1795              		.loc 1 1492 16 is_stmt 0 view .LVU583
 1796 0002 0024     		movs	r4, #0
 1797              	.LVL170:
1493:USB/core/usb_core.c ****   /* Read DEPCTLn register */
1494:USB/core/usb_core.c ****   if (ep->is_in == 1)
 1798              		.loc 1 1494 3 is_stmt 1 view .LVU584
 1799              		.loc 1 1494 9 is_stmt 0 view .LVU585
 1800 0004 4B78     		ldrb	r3, [r1, #1]	@ zero_extendqisi2
 1801              		.loc 1 1494 6 view .LVU586
 1802 0006 012B     		cmp	r3, #1
ARM GAS  /tmp/ccstEyPf.s 			page 61


 1803 0008 22D0     		beq	.L109
1495:USB/core/usb_core.c ****   {
1496:USB/core/usb_core.c ****     addr = &pdev->regs.INEP_REGS[ep->num]->DIEPCTL;
1497:USB/core/usb_core.c ****     daintmsk.ep.in = 1 << ep->num;
1498:USB/core/usb_core.c ****   }
1499:USB/core/usb_core.c ****   else
1500:USB/core/usb_core.c ****   {
1501:USB/core/usb_core.c ****     addr = &pdev->regs.OUTEP_REGS[ep->num]->DOEPCTL;
 1804              		.loc 1 1501 5 is_stmt 1 view .LVU587
 1805              		.loc 1 1501 37 is_stmt 0 view .LVU588
 1806 000a 0D78     		ldrb	r5, [r1]	@ zero_extendqisi2
 1807              		.loc 1 1501 34 view .LVU589
 1808 000c 05F11402 		add	r2, r5, #20
 1809 0010 00EB8202 		add	r2, r0, r2, lsl #2
 1810 0014 5268     		ldr	r2, [r2, #4]
 1811              	.LVL171:
1502:USB/core/usb_core.c ****     daintmsk.ep.out = 1 << ep->num;
 1812              		.loc 1 1502 5 is_stmt 1 view .LVU590
 1813              		.loc 1 1502 25 is_stmt 0 view .LVU591
 1814 0016 0123     		movs	r3, #1
 1815 0018 AB40     		lsls	r3, r3, r5
 1816              		.loc 1 1502 21 view .LVU592
 1817 001a 63F31F44 		bfi	r4, r3, #16, #16
 1818              	.LVL172:
 1819              	.L106:
1503:USB/core/usb_core.c ****   }
1504:USB/core/usb_core.c ****   /* If the EP is already active don't change the EP Control
1505:USB/core/usb_core.c ****   * register. */
1506:USB/core/usb_core.c ****   depctl.d32 = USB_OTG_READ_REG32(addr);
 1820              		.loc 1 1506 3 is_stmt 1 view .LVU593
 1821              		.loc 1 1506 16 is_stmt 0 view .LVU594
 1822 001e 1368     		ldr	r3, [r2]
 1823              	.LVL173:
1507:USB/core/usb_core.c ****   if (!depctl.b.usbactep)
 1824              		.loc 1 1507 3 is_stmt 1 view .LVU595
 1825              		.loc 1 1507 6 is_stmt 0 view .LVU596
 1826 0020 13F4004F 		tst	r3, #32768
 1827 0024 0DD1     		bne	.L107
1508:USB/core/usb_core.c ****   {
1509:USB/core/usb_core.c ****     depctl.b.mps    = ep->maxpacket;
 1828              		.loc 1 1509 5 is_stmt 1 view .LVU597
 1829              		.loc 1 1509 25 is_stmt 0 view .LVU598
 1830 0026 8D68     		ldr	r5, [r1, #8]
 1831              		.loc 1 1509 21 view .LVU599
 1832 0028 65F30A03 		bfi	r3, r5, #0, #11
1510:USB/core/usb_core.c ****     depctl.b.eptype = ep->type;
 1833              		.loc 1 1510 5 is_stmt 1 view .LVU600
 1834              		.loc 1 1510 25 is_stmt 0 view .LVU601
 1835 002c CD78     		ldrb	r5, [r1, #3]	@ zero_extendqisi2
 1836              		.loc 1 1510 21 view .LVU602
 1837 002e 65F39343 		bfi	r3, r5, #18, #2
1511:USB/core/usb_core.c ****     depctl.b.txfnum = ep->tx_fifo_num;
 1838              		.loc 1 1511 5 is_stmt 1 view .LVU603
 1839              		.loc 1 1511 25 is_stmt 0 view .LVU604
 1840 0032 8979     		ldrb	r1, [r1, #6]	@ zero_extendqisi2
 1841              	.LVL174:
 1842              		.loc 1 1511 21 view .LVU605
ARM GAS  /tmp/ccstEyPf.s 			page 62


 1843 0034 61F39953 		bfi	r3, r1, #22, #4
1512:USB/core/usb_core.c ****     depctl.b.setd0pid = 1;
 1844              		.loc 1 1512 5 is_stmt 1 view .LVU606
1513:USB/core/usb_core.c ****     depctl.b.usbactep = 1;
 1845              		.loc 1 1513 5 view .LVU607
 1846              		.loc 1 1513 23 is_stmt 0 view .LVU608
 1847 0038 43F08053 		orr	r3, r3, #268435456
 1848              	.LVL175:
 1849              		.loc 1 1513 23 view .LVU609
 1850 003c 43F40043 		orr	r3, r3, #32768
 1851              	.LVL176:
1514:USB/core/usb_core.c ****     USB_OTG_WRITE_REG32(addr, depctl.d32);
 1852              		.loc 1 1514 5 is_stmt 1 view .LVU610
 1853              		.loc 1 1514 5 is_stmt 0 view .LVU611
 1854 0040 1360     		str	r3, [r2]
 1855              	.L107:
1515:USB/core/usb_core.c ****   }
1516:USB/core/usb_core.c ****   /* Enable the Interrupt for this EP */
1517:USB/core/usb_core.c **** #ifdef USB_OTG_HS_DEDICATED_EP1_ENABLED
1518:USB/core/usb_core.c ****   if((ep->num == 1)&&(pdev->cfg.coreID == USB_OTG_HS_CORE_ID))
1519:USB/core/usb_core.c ****   {
1520:USB/core/usb_core.c ****     USB_OTG_MODIFY_REG32(&pdev->regs.DREGS->DEACHMSK, 0, daintmsk.d32);
1521:USB/core/usb_core.c ****   }
1522:USB/core/usb_core.c ****   else
1523:USB/core/usb_core.c **** #endif   
1524:USB/core/usb_core.c ****     USB_OTG_MODIFY_REG32(&pdev->regs.DREGS->DAINTMSK, 0, daintmsk.d32);
 1856              		.loc 1 1524 5 is_stmt 1 view .LVU612
 1857 0042 0269     		ldr	r2, [r0, #16]
 1858              	.LVL177:
 1859              		.loc 1 1524 5 is_stmt 0 view .LVU613
 1860 0044 D369     		ldr	r3, [r2, #28]
 1861              	.LVL178:
 1862              		.loc 1 1524 5 view .LVU614
 1863 0046 2343     		orrs	r3, r3, r4
 1864 0048 D361     		str	r3, [r2, #28]
1525:USB/core/usb_core.c ****   return status;
 1865              		.loc 1 1525 3 is_stmt 1 view .LVU615
1526:USB/core/usb_core.c **** }
 1866              		.loc 1 1526 1 is_stmt 0 view .LVU616
 1867 004a 0020     		movs	r0, #0
 1868              	.LVL179:
 1869              		.loc 1 1526 1 view .LVU617
 1870 004c 30BC     		pop	{r4, r5}
 1871              	.LCFI22:
 1872              		.cfi_remember_state
 1873              		.cfi_restore 5
 1874              		.cfi_restore 4
 1875              		.cfi_def_cfa_offset 0
 1876              	.LVL180:
 1877              		.loc 1 1526 1 view .LVU618
 1878 004e 7047     		bx	lr
 1879              	.LVL181:
 1880              	.L109:
 1881              	.LCFI23:
 1882              		.cfi_restore_state
1496:USB/core/usb_core.c ****     daintmsk.ep.in = 1 << ep->num;
 1883              		.loc 1 1496 5 is_stmt 1 view .LVU619
ARM GAS  /tmp/ccstEyPf.s 			page 63


1496:USB/core/usb_core.c ****     daintmsk.ep.in = 1 << ep->num;
 1884              		.loc 1 1496 36 is_stmt 0 view .LVU620
 1885 0050 0D78     		ldrb	r5, [r1]	@ zero_extendqisi2
1496:USB/core/usb_core.c ****     daintmsk.ep.in = 1 << ep->num;
 1886              		.loc 1 1496 33 view .LVU621
 1887 0052 2A1D     		adds	r2, r5, #4
 1888 0054 00EB8202 		add	r2, r0, r2, lsl #2
 1889 0058 9268     		ldr	r2, [r2, #8]
 1890              	.LVL182:
1497:USB/core/usb_core.c ****   }
 1891              		.loc 1 1497 5 is_stmt 1 view .LVU622
1497:USB/core/usb_core.c ****   }
 1892              		.loc 1 1497 24 is_stmt 0 view .LVU623
 1893 005a AB40     		lsls	r3, r3, r5
1497:USB/core/usb_core.c ****   }
 1894              		.loc 1 1497 20 view .LVU624
 1895 005c 63F30F04 		bfi	r4, r3, #0, #16
 1896              	.LVL183:
1497:USB/core/usb_core.c ****   }
 1897              		.loc 1 1497 20 view .LVU625
 1898 0060 DDE7     		b	.L106
 1899              		.cfi_endproc
 1900              	.LFE147:
 1902              		.section	.text.USB_OTG_EPDeactivate,"ax",%progbits
 1903              		.align	1
 1904              		.global	USB_OTG_EPDeactivate
 1905              		.syntax unified
 1906              		.thumb
 1907              		.thumb_func
 1908              		.fpu fpv4-sp-d16
 1910              	USB_OTG_EPDeactivate:
 1911              	.LVL184:
 1912              	.LFB148:
1527:USB/core/usb_core.c **** 
1528:USB/core/usb_core.c **** 
1529:USB/core/usb_core.c **** /**
1530:USB/core/usb_core.c **** * @brief  USB_OTG_EPDeactivate : Deactivates an EP
1531:USB/core/usb_core.c **** * @param  pdev : Selected device
1532:USB/core/usb_core.c **** * @retval USB_OTG_STS : status
1533:USB/core/usb_core.c **** */
1534:USB/core/usb_core.c **** USB_OTG_STS USB_OTG_EPDeactivate(USB_OTG_CORE_HANDLE *pdev , USB_OTG_EP *ep)
1535:USB/core/usb_core.c **** {
 1913              		.loc 1 1535 1 is_stmt 1 view -0
 1914              		.cfi_startproc
 1915              		@ args = 0, pretend = 0, frame = 0
 1916              		@ frame_needed = 0, uses_anonymous_args = 0
 1917              		@ link register save eliminated.
 1918              		.loc 1 1535 1 is_stmt 0 view .LVU627
 1919 0000 30B4     		push	{r4, r5}
 1920              	.LCFI24:
 1921              		.cfi_def_cfa_offset 8
 1922              		.cfi_offset 4, -8
 1923              		.cfi_offset 5, -4
1536:USB/core/usb_core.c ****   USB_OTG_STS status = USB_OTG_OK;
 1924              		.loc 1 1536 3 is_stmt 1 view .LVU628
 1925              	.LVL185:
1537:USB/core/usb_core.c ****   USB_OTG_DEPCTL_TypeDef  depctl;
ARM GAS  /tmp/ccstEyPf.s 			page 64


 1926              		.loc 1 1537 3 view .LVU629
1538:USB/core/usb_core.c ****   USB_OTG_DAINT_TypeDef  daintmsk;
 1927              		.loc 1 1538 3 view .LVU630
1539:USB/core/usb_core.c ****   __IO uint32_t *addr;
 1928              		.loc 1 1539 3 view .LVU631
1540:USB/core/usb_core.c ****   
1541:USB/core/usb_core.c ****   depctl.d32 = 0;
 1929              		.loc 1 1541 3 view .LVU632
 1930              		.loc 1 1541 14 is_stmt 0 view .LVU633
 1931 0002 0022     		movs	r2, #0
 1932              	.LVL186:
1542:USB/core/usb_core.c ****   daintmsk.d32 = 0;  
 1933              		.loc 1 1542 3 is_stmt 1 view .LVU634
 1934              		.loc 1 1542 16 is_stmt 0 view .LVU635
 1935 0004 1446     		mov	r4, r2
 1936              	.LVL187:
1543:USB/core/usb_core.c ****   /* Read DEPCTLn register */
1544:USB/core/usb_core.c ****   if (ep->is_in == 1)
 1937              		.loc 1 1544 3 is_stmt 1 view .LVU636
 1938              		.loc 1 1544 9 is_stmt 0 view .LVU637
 1939 0006 4B78     		ldrb	r3, [r1, #1]	@ zero_extendqisi2
 1940              		.loc 1 1544 6 view .LVU638
 1941 0008 012B     		cmp	r3, #1
 1942 000a 14D0     		beq	.L114
1545:USB/core/usb_core.c ****   {
1546:USB/core/usb_core.c ****     addr = &pdev->regs.INEP_REGS[ep->num]->DIEPCTL;
1547:USB/core/usb_core.c ****     daintmsk.ep.in = 1 << ep->num;
1548:USB/core/usb_core.c ****   }
1549:USB/core/usb_core.c ****   else
1550:USB/core/usb_core.c ****   {
1551:USB/core/usb_core.c ****     addr = &pdev->regs.OUTEP_REGS[ep->num]->DOEPCTL;
 1943              		.loc 1 1551 5 is_stmt 1 view .LVU639
 1944              		.loc 1 1551 37 is_stmt 0 view .LVU640
 1945 000c 0D78     		ldrb	r5, [r1]	@ zero_extendqisi2
 1946              		.loc 1 1551 34 view .LVU641
 1947 000e 05F11401 		add	r1, r5, #20
 1948              	.LVL188:
 1949              		.loc 1 1551 34 view .LVU642
 1950 0012 00EB8101 		add	r1, r0, r1, lsl #2
 1951 0016 4968     		ldr	r1, [r1, #4]
 1952              	.LVL189:
1552:USB/core/usb_core.c ****     daintmsk.ep.out = 1 << ep->num;
 1953              		.loc 1 1552 5 is_stmt 1 view .LVU643
 1954              		.loc 1 1552 25 is_stmt 0 view .LVU644
 1955 0018 0123     		movs	r3, #1
 1956 001a AB40     		lsls	r3, r3, r5
 1957              		.loc 1 1552 21 view .LVU645
 1958 001c 63F31F44 		bfi	r4, r3, #16, #16
 1959              	.LVL190:
 1960              	.L112:
1553:USB/core/usb_core.c ****   }
1554:USB/core/usb_core.c ****   depctl.b.usbactep = 0;
 1961              		.loc 1 1554 3 is_stmt 1 view .LVU646
 1962              		.loc 1 1554 21 is_stmt 0 view .LVU647
 1963 0020 6FF3CF32 		bfc	r2, #15, #1
1555:USB/core/usb_core.c ****   USB_OTG_WRITE_REG32(addr, depctl.d32);
 1964              		.loc 1 1555 3 is_stmt 1 view .LVU648
ARM GAS  /tmp/ccstEyPf.s 			page 65


 1965 0024 0A60     		str	r2, [r1]
1556:USB/core/usb_core.c ****   /* Disable the Interrupt for this EP */
1557:USB/core/usb_core.c ****   
1558:USB/core/usb_core.c **** #ifdef USB_OTG_HS_DEDICATED_EP1_ENABLED
1559:USB/core/usb_core.c ****   if((ep->num == 1)&&(pdev->cfg.coreID == USB_OTG_HS_CORE_ID))
1560:USB/core/usb_core.c ****   {
1561:USB/core/usb_core.c ****     USB_OTG_MODIFY_REG32(&pdev->regs.DREGS->DEACHMSK, daintmsk.d32, 0);
1562:USB/core/usb_core.c ****   }
1563:USB/core/usb_core.c ****   else
1564:USB/core/usb_core.c **** #endif    
1565:USB/core/usb_core.c ****     USB_OTG_MODIFY_REG32(&pdev->regs.DREGS->DAINTMSK, daintmsk.d32, 0);
 1966              		.loc 1 1565 5 view .LVU649
 1967 0026 0269     		ldr	r2, [r0, #16]
 1968              	.LVL191:
 1969              		.loc 1 1565 5 is_stmt 0 view .LVU650
 1970 0028 D369     		ldr	r3, [r2, #28]
 1971 002a 23EA0403 		bic	r3, r3, r4
 1972 002e D361     		str	r3, [r2, #28]
1566:USB/core/usb_core.c ****   return status;
 1973              		.loc 1 1566 3 is_stmt 1 view .LVU651
1567:USB/core/usb_core.c **** }
 1974              		.loc 1 1567 1 is_stmt 0 view .LVU652
 1975 0030 0020     		movs	r0, #0
 1976              	.LVL192:
 1977              		.loc 1 1567 1 view .LVU653
 1978 0032 30BC     		pop	{r4, r5}
 1979              	.LCFI25:
 1980              		.cfi_remember_state
 1981              		.cfi_restore 5
 1982              		.cfi_restore 4
 1983              		.cfi_def_cfa_offset 0
 1984              	.LVL193:
 1985              		.loc 1 1567 1 view .LVU654
 1986 0034 7047     		bx	lr
 1987              	.LVL194:
 1988              	.L114:
 1989              	.LCFI26:
 1990              		.cfi_restore_state
1546:USB/core/usb_core.c ****     daintmsk.ep.in = 1 << ep->num;
 1991              		.loc 1 1546 5 is_stmt 1 view .LVU655
1546:USB/core/usb_core.c ****     daintmsk.ep.in = 1 << ep->num;
 1992              		.loc 1 1546 36 is_stmt 0 view .LVU656
 1993 0036 0D78     		ldrb	r5, [r1]	@ zero_extendqisi2
1546:USB/core/usb_core.c ****     daintmsk.ep.in = 1 << ep->num;
 1994              		.loc 1 1546 33 view .LVU657
 1995 0038 291D     		adds	r1, r5, #4
 1996              	.LVL195:
1546:USB/core/usb_core.c ****     daintmsk.ep.in = 1 << ep->num;
 1997              		.loc 1 1546 33 view .LVU658
 1998 003a 00EB8101 		add	r1, r0, r1, lsl #2
 1999 003e 8968     		ldr	r1, [r1, #8]
 2000              	.LVL196:
1547:USB/core/usb_core.c ****   }
 2001              		.loc 1 1547 5 is_stmt 1 view .LVU659
1547:USB/core/usb_core.c ****   }
 2002              		.loc 1 1547 24 is_stmt 0 view .LVU660
 2003 0040 AB40     		lsls	r3, r3, r5
ARM GAS  /tmp/ccstEyPf.s 			page 66


1547:USB/core/usb_core.c ****   }
 2004              		.loc 1 1547 20 view .LVU661
 2005 0042 63F30F04 		bfi	r4, r3, #0, #16
 2006              	.LVL197:
1547:USB/core/usb_core.c ****   }
 2007              		.loc 1 1547 20 view .LVU662
 2008 0046 EBE7     		b	.L112
 2009              		.cfi_endproc
 2010              	.LFE148:
 2012              		.section	.text.USB_OTG_EPStartXfer,"ax",%progbits
 2013              		.align	1
 2014              		.global	USB_OTG_EPStartXfer
 2015              		.syntax unified
 2016              		.thumb
 2017              		.thumb_func
 2018              		.fpu fpv4-sp-d16
 2020              	USB_OTG_EPStartXfer:
 2021              	.LVL198:
 2022              	.LFB149:
1568:USB/core/usb_core.c **** 
1569:USB/core/usb_core.c **** 
1570:USB/core/usb_core.c **** /**
1571:USB/core/usb_core.c **** * @brief  USB_OTG_EPStartXfer : Handle the setup for data xfer for an EP and 
1572:USB/core/usb_core.c **** *         starts the xfer
1573:USB/core/usb_core.c **** * @param  pdev : Selected device
1574:USB/core/usb_core.c **** * @retval USB_OTG_STS : status
1575:USB/core/usb_core.c **** */
1576:USB/core/usb_core.c **** USB_OTG_STS USB_OTG_EPStartXfer(USB_OTG_CORE_HANDLE *pdev , USB_OTG_EP *ep)
1577:USB/core/usb_core.c **** {
 2023              		.loc 1 1577 1 is_stmt 1 view -0
 2024              		.cfi_startproc
 2025              		@ args = 0, pretend = 0, frame = 0
 2026              		@ frame_needed = 0, uses_anonymous_args = 0
 2027              		.loc 1 1577 1 is_stmt 0 view .LVU664
 2028 0000 70B5     		push	{r4, r5, r6, lr}
 2029              	.LCFI27:
 2030              		.cfi_def_cfa_offset 16
 2031              		.cfi_offset 4, -16
 2032              		.cfi_offset 5, -12
 2033              		.cfi_offset 6, -8
 2034              		.cfi_offset 14, -4
1578:USB/core/usb_core.c ****   USB_OTG_STS status = USB_OTG_OK;
 2035              		.loc 1 1578 3 is_stmt 1 view .LVU665
 2036              	.LVL199:
1579:USB/core/usb_core.c ****   USB_OTG_DEPCTL_TypeDef     depctl;
 2037              		.loc 1 1579 3 view .LVU666
1580:USB/core/usb_core.c ****   USB_OTG_DEPXFRSIZ_TypeDef  deptsiz;
 2038              		.loc 1 1580 3 view .LVU667
1581:USB/core/usb_core.c ****   USB_OTG_DSTS_TypeDef       dsts;    
 2039              		.loc 1 1581 3 view .LVU668
1582:USB/core/usb_core.c ****   uint32_t fifoemptymsk = 0;  
 2040              		.loc 1 1582 3 view .LVU669
1583:USB/core/usb_core.c ****   
1584:USB/core/usb_core.c ****   depctl.d32 = 0;
 2041              		.loc 1 1584 3 view .LVU670
1585:USB/core/usb_core.c ****   deptsiz.d32 = 0;
 2042              		.loc 1 1585 3 view .LVU671
ARM GAS  /tmp/ccstEyPf.s 			page 67


1586:USB/core/usb_core.c ****   /* IN endpoint */
1587:USB/core/usb_core.c ****   if (ep->is_in == 1)
 2043              		.loc 1 1587 3 view .LVU672
 2044              		.loc 1 1587 9 is_stmt 0 view .LVU673
 2045 0002 4B78     		ldrb	r3, [r1, #1]	@ zero_extendqisi2
 2046              		.loc 1 1587 6 view .LVU674
 2047 0004 012B     		cmp	r3, #1
 2048 0006 20D0     		beq	.L130
1588:USB/core/usb_core.c ****   {
1589:USB/core/usb_core.c ****     depctl.d32  = USB_OTG_READ_REG32(&(pdev->regs.INEP_REGS[ep->num]->DIEPCTL));
1590:USB/core/usb_core.c ****     deptsiz.d32 = USB_OTG_READ_REG32(&(pdev->regs.INEP_REGS[ep->num]->DIEPTSIZ));
1591:USB/core/usb_core.c ****     /* Zero Length Packet? */
1592:USB/core/usb_core.c ****     if (ep->xfer_len == 0)
1593:USB/core/usb_core.c ****     {
1594:USB/core/usb_core.c ****       deptsiz.b.xfersize = 0;
1595:USB/core/usb_core.c ****       deptsiz.b.pktcnt = 1;
1596:USB/core/usb_core.c ****     }
1597:USB/core/usb_core.c ****     else
1598:USB/core/usb_core.c ****     {
1599:USB/core/usb_core.c ****       /* Program the transfer size and packet count
1600:USB/core/usb_core.c ****       * as follows: xfersize = N * maxpacket +
1601:USB/core/usb_core.c ****       * short_packet pktcnt = N + (short_packet
1602:USB/core/usb_core.c ****       * exist ? 1 : 0)
1603:USB/core/usb_core.c ****       */
1604:USB/core/usb_core.c ****       deptsiz.b.xfersize = ep->xfer_len;
1605:USB/core/usb_core.c ****       deptsiz.b.pktcnt = (ep->xfer_len - 1 + ep->maxpacket) / ep->maxpacket;
1606:USB/core/usb_core.c ****       
1607:USB/core/usb_core.c ****       if (ep->type == EP_TYPE_ISOC)
1608:USB/core/usb_core.c ****       {
1609:USB/core/usb_core.c ****         deptsiz.b.mc = 1;
1610:USB/core/usb_core.c ****       }       
1611:USB/core/usb_core.c ****     }
1612:USB/core/usb_core.c ****     USB_OTG_WRITE_REG32(&pdev->regs.INEP_REGS[ep->num]->DIEPTSIZ, deptsiz.d32);
1613:USB/core/usb_core.c ****     
1614:USB/core/usb_core.c ****     if (pdev->cfg.dma_enable == 1)
1615:USB/core/usb_core.c ****     {
1616:USB/core/usb_core.c ****       USB_OTG_WRITE_REG32(&pdev->regs.INEP_REGS[ep->num]->DIEPDMA, ep->dma_addr);
1617:USB/core/usb_core.c ****     }
1618:USB/core/usb_core.c ****     else
1619:USB/core/usb_core.c ****     {
1620:USB/core/usb_core.c ****       if (ep->type != EP_TYPE_ISOC)
1621:USB/core/usb_core.c ****       {
1622:USB/core/usb_core.c ****         /* Enable the Tx FIFO Empty Interrupt for this EP */
1623:USB/core/usb_core.c ****         if (ep->xfer_len > 0)
1624:USB/core/usb_core.c ****         {
1625:USB/core/usb_core.c ****           fifoemptymsk = 1 << ep->num;
1626:USB/core/usb_core.c ****           USB_OTG_MODIFY_REG32(&pdev->regs.DREGS->DIEPEMPMSK, 0, fifoemptymsk);
1627:USB/core/usb_core.c ****         }
1628:USB/core/usb_core.c ****       }
1629:USB/core/usb_core.c ****     }
1630:USB/core/usb_core.c ****     
1631:USB/core/usb_core.c ****     
1632:USB/core/usb_core.c ****     if (ep->type == EP_TYPE_ISOC)
1633:USB/core/usb_core.c ****     {
1634:USB/core/usb_core.c ****       dsts.d32 = USB_OTG_READ_REG32(&pdev->regs.DREGS->DSTS);
1635:USB/core/usb_core.c ****       
1636:USB/core/usb_core.c ****       if (((dsts.b.soffn)&0x1) == 0)
ARM GAS  /tmp/ccstEyPf.s 			page 68


1637:USB/core/usb_core.c ****       {
1638:USB/core/usb_core.c ****         depctl.b.setd1pid = 1;
1639:USB/core/usb_core.c ****       }
1640:USB/core/usb_core.c ****       else
1641:USB/core/usb_core.c ****       {
1642:USB/core/usb_core.c ****         depctl.b.setd0pid = 1;
1643:USB/core/usb_core.c ****       }
1644:USB/core/usb_core.c ****     } 
1645:USB/core/usb_core.c ****     
1646:USB/core/usb_core.c ****     /* EP enable, IN data in FIFO */
1647:USB/core/usb_core.c ****     depctl.b.cnak = 1;
1648:USB/core/usb_core.c ****     depctl.b.epena = 1;
1649:USB/core/usb_core.c ****     USB_OTG_WRITE_REG32(&pdev->regs.INEP_REGS[ep->num]->DIEPCTL, depctl.d32);
1650:USB/core/usb_core.c ****     
1651:USB/core/usb_core.c ****     if (ep->type == EP_TYPE_ISOC)
1652:USB/core/usb_core.c ****     {
1653:USB/core/usb_core.c ****       USB_OTG_WritePacket(pdev, ep->xfer_buff, ep->num, ep->xfer_len);   
1654:USB/core/usb_core.c ****     }    
1655:USB/core/usb_core.c ****   }
1656:USB/core/usb_core.c ****   else
1657:USB/core/usb_core.c ****   {
1658:USB/core/usb_core.c ****     /* OUT endpoint */
1659:USB/core/usb_core.c ****     depctl.d32  = USB_OTG_READ_REG32(&(pdev->regs.OUTEP_REGS[ep->num]->DOEPCTL));
 2049              		.loc 1 1659 5 is_stmt 1 view .LVU675
 2050              		.loc 1 1659 19 is_stmt 0 view .LVU676
 2051 0008 0B78     		ldrb	r3, [r1]	@ zero_extendqisi2
 2052 000a 1433     		adds	r3, r3, #20
 2053 000c 00EB8303 		add	r3, r0, r3, lsl #2
 2054 0010 5D68     		ldr	r5, [r3, #4]
 2055 0012 2A68     		ldr	r2, [r5]
 2056              	.LVL200:
1660:USB/core/usb_core.c ****     deptsiz.d32 = USB_OTG_READ_REG32(&(pdev->regs.OUTEP_REGS[ep->num]->DOEPTSIZ));
 2057              		.loc 1 1660 5 is_stmt 1 view .LVU677
 2058              		.loc 1 1660 19 is_stmt 0 view .LVU678
 2059 0014 2C69     		ldr	r4, [r5, #16]
 2060              	.LVL201:
1661:USB/core/usb_core.c ****     /* Program the transfer size and packet count as follows:
1662:USB/core/usb_core.c ****     * pktcnt = N
1663:USB/core/usb_core.c ****     * xfersize = N * maxpacket
1664:USB/core/usb_core.c ****     */
1665:USB/core/usb_core.c ****     if (ep->xfer_len == 0)
 2061              		.loc 1 1665 5 is_stmt 1 view .LVU679
 2062              		.loc 1 1665 11 is_stmt 0 view .LVU680
 2063 0016 4B69     		ldr	r3, [r1, #20]
 2064              		.loc 1 1665 8 view .LVU681
 2065 0018 002B     		cmp	r3, #0
 2066 001a 6BD1     		bne	.L124
1666:USB/core/usb_core.c ****     {
1667:USB/core/usb_core.c ****       deptsiz.b.xfersize = ep->maxpacket;
 2067              		.loc 1 1667 7 is_stmt 1 view .LVU682
 2068              		.loc 1 1667 30 is_stmt 0 view .LVU683
 2069 001c 8B68     		ldr	r3, [r1, #8]
 2070              		.loc 1 1667 26 view .LVU684
 2071 001e 63F31204 		bfi	r4, r3, #0, #19
1668:USB/core/usb_core.c ****       deptsiz.b.pktcnt = 1;
 2072              		.loc 1 1668 7 is_stmt 1 view .LVU685
 2073              		.loc 1 1668 24 is_stmt 0 view .LVU686
ARM GAS  /tmp/ccstEyPf.s 			page 69


 2074 0022 0123     		movs	r3, #1
 2075 0024 63F3DC44 		bfi	r4, r3, #19, #10
 2076              	.L125:
1669:USB/core/usb_core.c ****     }
1670:USB/core/usb_core.c ****     else
1671:USB/core/usb_core.c ****     {
1672:USB/core/usb_core.c ****       deptsiz.b.pktcnt = (ep->xfer_len + (ep->maxpacket - 1)) / ep->maxpacket;
1673:USB/core/usb_core.c ****       deptsiz.b.xfersize = deptsiz.b.pktcnt * ep->maxpacket;
1674:USB/core/usb_core.c ****     }
1675:USB/core/usb_core.c ****     USB_OTG_WRITE_REG32(&pdev->regs.OUTEP_REGS[ep->num]->DOEPTSIZ, deptsiz.d32);
 2077              		.loc 1 1675 5 is_stmt 1 view .LVU687
 2078 0028 2C61     		str	r4, [r5, #16]
1676:USB/core/usb_core.c ****     
1677:USB/core/usb_core.c ****     if (pdev->cfg.dma_enable == 1)
 2079              		.loc 1 1677 5 view .LVU688
 2080              		.loc 1 1677 18 is_stmt 0 view .LVU689
 2081 002a C378     		ldrb	r3, [r0, #3]	@ zero_extendqisi2
 2082              		.loc 1 1677 8 view .LVU690
 2083 002c 012B     		cmp	r3, #1
 2084 002e 71D0     		beq	.L131
 2085              	.L126:
1678:USB/core/usb_core.c ****     {
1679:USB/core/usb_core.c ****       USB_OTG_WRITE_REG32(&pdev->regs.OUTEP_REGS[ep->num]->DOEPDMA, ep->dma_addr);
1680:USB/core/usb_core.c ****     }
1681:USB/core/usb_core.c ****     
1682:USB/core/usb_core.c ****     if (ep->type == EP_TYPE_ISOC)
 2086              		.loc 1 1682 5 is_stmt 1 view .LVU691
 2087              		.loc 1 1682 11 is_stmt 0 view .LVU692
 2088 0030 CB78     		ldrb	r3, [r1, #3]	@ zero_extendqisi2
 2089              		.loc 1 1682 8 view .LVU693
 2090 0032 012B     		cmp	r3, #1
 2091 0034 76D0     		beq	.L132
 2092              	.L127:
1683:USB/core/usb_core.c ****     {
1684:USB/core/usb_core.c ****       if (ep->even_odd_frame)
1685:USB/core/usb_core.c ****       {
1686:USB/core/usb_core.c ****         depctl.b.setd1pid = 1;
1687:USB/core/usb_core.c ****       }
1688:USB/core/usb_core.c ****       else
1689:USB/core/usb_core.c ****       {
1690:USB/core/usb_core.c ****         depctl.b.setd0pid = 1;
1691:USB/core/usb_core.c ****       }
1692:USB/core/usb_core.c ****     }
1693:USB/core/usb_core.c ****     /* EP enable */
1694:USB/core/usb_core.c ****     depctl.b.cnak = 1;
 2093              		.loc 1 1694 5 is_stmt 1 view .LVU694
1695:USB/core/usb_core.c ****     depctl.b.epena = 1;
 2094              		.loc 1 1695 5 view .LVU695
 2095              		.loc 1 1695 20 is_stmt 0 view .LVU696
 2096 0036 42F00442 		orr	r2, r2, #-2080374784
 2097              	.LVL202:
1696:USB/core/usb_core.c ****     USB_OTG_WRITE_REG32(&pdev->regs.OUTEP_REGS[ep->num]->DOEPCTL, depctl.d32);
 2098              		.loc 1 1696 5 is_stmt 1 view .LVU697
 2099 003a 0B78     		ldrb	r3, [r1]	@ zero_extendqisi2
 2100 003c 1433     		adds	r3, r3, #20
 2101 003e 00EB8300 		add	r0, r0, r3, lsl #2
 2102              	.LVL203:
ARM GAS  /tmp/ccstEyPf.s 			page 70


 2103              		.loc 1 1696 5 is_stmt 0 view .LVU698
 2104 0042 4368     		ldr	r3, [r0, #4]
 2105              	.LVL204:
 2106              		.loc 1 1696 5 view .LVU699
 2107 0044 1A60     		str	r2, [r3]
 2108              	.LVL205:
 2109              	.L123:
1697:USB/core/usb_core.c ****   }
1698:USB/core/usb_core.c ****   return status;
 2110              		.loc 1 1698 3 is_stmt 1 view .LVU700
1699:USB/core/usb_core.c **** }
 2111              		.loc 1 1699 1 is_stmt 0 view .LVU701
 2112 0046 0020     		movs	r0, #0
 2113 0048 70BD     		pop	{r4, r5, r6, pc}
 2114              	.LVL206:
 2115              	.L130:
1589:USB/core/usb_core.c ****     deptsiz.d32 = USB_OTG_READ_REG32(&(pdev->regs.INEP_REGS[ep->num]->DIEPTSIZ));
 2116              		.loc 1 1589 5 is_stmt 1 view .LVU702
1589:USB/core/usb_core.c ****     deptsiz.d32 = USB_OTG_READ_REG32(&(pdev->regs.INEP_REGS[ep->num]->DIEPTSIZ));
 2117              		.loc 1 1589 19 is_stmt 0 view .LVU703
 2118 004a 0B78     		ldrb	r3, [r1]	@ zero_extendqisi2
 2119 004c 0433     		adds	r3, r3, #4
 2120 004e 00EB8303 		add	r3, r0, r3, lsl #2
 2121 0052 9D68     		ldr	r5, [r3, #8]
 2122 0054 2A68     		ldr	r2, [r5]
 2123              	.LVL207:
1590:USB/core/usb_core.c ****     /* Zero Length Packet? */
 2124              		.loc 1 1590 5 is_stmt 1 view .LVU704
1590:USB/core/usb_core.c ****     /* Zero Length Packet? */
 2125              		.loc 1 1590 19 is_stmt 0 view .LVU705
 2126 0056 2C69     		ldr	r4, [r5, #16]
 2127              	.LVL208:
1592:USB/core/usb_core.c ****     {
 2128              		.loc 1 1592 5 is_stmt 1 view .LVU706
1592:USB/core/usb_core.c ****     {
 2129              		.loc 1 1592 11 is_stmt 0 view .LVU707
 2130 0058 4B69     		ldr	r3, [r1, #20]
1592:USB/core/usb_core.c ****     {
 2131              		.loc 1 1592 8 view .LVU708
 2132 005a B3B9     		cbnz	r3, .L117
1594:USB/core/usb_core.c ****       deptsiz.b.pktcnt = 1;
 2133              		.loc 1 1594 7 is_stmt 1 view .LVU709
1594:USB/core/usb_core.c ****       deptsiz.b.pktcnt = 1;
 2134              		.loc 1 1594 26 is_stmt 0 view .LVU710
 2135 005c 6FF31204 		bfc	r4, #0, #19
1595:USB/core/usb_core.c ****     }
 2136              		.loc 1 1595 7 is_stmt 1 view .LVU711
1595:USB/core/usb_core.c ****     }
 2137              		.loc 1 1595 24 is_stmt 0 view .LVU712
 2138 0060 0123     		movs	r3, #1
 2139 0062 63F3DC44 		bfi	r4, r3, #19, #10
 2140              	.L118:
1612:USB/core/usb_core.c ****     
 2141              		.loc 1 1612 5 is_stmt 1 view .LVU713
 2142 0066 2C61     		str	r4, [r5, #16]
1614:USB/core/usb_core.c ****     {
 2143              		.loc 1 1614 5 view .LVU714
ARM GAS  /tmp/ccstEyPf.s 			page 71


1614:USB/core/usb_core.c ****     {
 2144              		.loc 1 1614 18 is_stmt 0 view .LVU715
 2145 0068 C378     		ldrb	r3, [r0, #3]	@ zero_extendqisi2
1614:USB/core/usb_core.c ****     {
 2146              		.loc 1 1614 8 view .LVU716
 2147 006a 012B     		cmp	r3, #1
 2148 006c 1CD0     		beq	.L133
1620:USB/core/usb_core.c ****       {
 2149              		.loc 1 1620 7 is_stmt 1 view .LVU717
1620:USB/core/usb_core.c ****       {
 2150              		.loc 1 1620 13 is_stmt 0 view .LVU718
 2151 006e CB78     		ldrb	r3, [r1, #3]	@ zero_extendqisi2
1620:USB/core/usb_core.c ****       {
 2152              		.loc 1 1620 10 view .LVU719
 2153 0070 012B     		cmp	r3, #1
 2154 0072 20D0     		beq	.L120
1623:USB/core/usb_core.c ****         {
 2155              		.loc 1 1623 9 is_stmt 1 view .LVU720
1623:USB/core/usb_core.c ****         {
 2156              		.loc 1 1623 15 is_stmt 0 view .LVU721
 2157 0074 4B69     		ldr	r3, [r1, #20]
1623:USB/core/usb_core.c ****         {
 2158              		.loc 1 1623 12 view .LVU722
 2159 0076 F3B1     		cbz	r3, .L120
1625:USB/core/usb_core.c ****           USB_OTG_MODIFY_REG32(&pdev->regs.DREGS->DIEPEMPMSK, 0, fifoemptymsk);
 2160              		.loc 1 1625 11 is_stmt 1 view .LVU723
1625:USB/core/usb_core.c ****           USB_OTG_MODIFY_REG32(&pdev->regs.DREGS->DIEPEMPMSK, 0, fifoemptymsk);
 2161              		.loc 1 1625 33 is_stmt 0 view .LVU724
 2162 0078 0C78     		ldrb	r4, [r1]	@ zero_extendqisi2
 2163              	.LVL209:
1625:USB/core/usb_core.c ****           USB_OTG_MODIFY_REG32(&pdev->regs.DREGS->DIEPEMPMSK, 0, fifoemptymsk);
 2164              		.loc 1 1625 28 view .LVU725
 2165 007a 0123     		movs	r3, #1
 2166 007c 03FA04F4 		lsl	r4, r3, r4
 2167              	.LVL210:
1626:USB/core/usb_core.c ****         }
 2168              		.loc 1 1626 11 is_stmt 1 view .LVU726
 2169 0080 0569     		ldr	r5, [r0, #16]
 2170 0082 6B6B     		ldr	r3, [r5, #52]
 2171 0084 2343     		orrs	r3, r3, r4
 2172 0086 6B63     		str	r3, [r5, #52]
 2173 0088 15E0     		b	.L120
 2174              	.LVL211:
 2175              	.L117:
1604:USB/core/usb_core.c ****       deptsiz.b.pktcnt = (ep->xfer_len - 1 + ep->maxpacket) / ep->maxpacket;
 2176              		.loc 1 1604 7 view .LVU727
1604:USB/core/usb_core.c ****       deptsiz.b.pktcnt = (ep->xfer_len - 1 + ep->maxpacket) / ep->maxpacket;
 2177              		.loc 1 1604 26 is_stmt 0 view .LVU728
 2178 008a 63F31204 		bfi	r4, r3, #0, #19
1605:USB/core/usb_core.c ****       
 2179              		.loc 1 1605 7 is_stmt 1 view .LVU729
1605:USB/core/usb_core.c ****       
 2180              		.loc 1 1605 48 is_stmt 0 view .LVU730
 2181 008e 8E68     		ldr	r6, [r1, #8]
1605:USB/core/usb_core.c ****       
 2182              		.loc 1 1605 44 view .LVU731
 2183 0090 3344     		add	r3, r3, r6
ARM GAS  /tmp/ccstEyPf.s 			page 72


 2184 0092 013B     		subs	r3, r3, #1
1605:USB/core/usb_core.c ****       
 2185              		.loc 1 1605 61 view .LVU732
 2186 0094 B3FBF6F3 		udiv	r3, r3, r6
1605:USB/core/usb_core.c ****       
 2187              		.loc 1 1605 24 view .LVU733
 2188 0098 63F3DC44 		bfi	r4, r3, #19, #10
1607:USB/core/usb_core.c ****       {
 2189              		.loc 1 1607 7 is_stmt 1 view .LVU734
1607:USB/core/usb_core.c ****       {
 2190              		.loc 1 1607 13 is_stmt 0 view .LVU735
 2191 009c CB78     		ldrb	r3, [r1, #3]	@ zero_extendqisi2
1607:USB/core/usb_core.c ****       {
 2192              		.loc 1 1607 10 view .LVU736
 2193 009e 012B     		cmp	r3, #1
 2194 00a0 E1D1     		bne	.L118
1609:USB/core/usb_core.c ****       }       
 2195              		.loc 1 1609 9 is_stmt 1 view .LVU737
1609:USB/core/usb_core.c ****       }       
 2196              		.loc 1 1609 22 is_stmt 0 view .LVU738
 2197 00a2 63F35E74 		bfi	r4, r3, #29, #2
 2198 00a6 DEE7     		b	.L118
 2199              	.L133:
1616:USB/core/usb_core.c ****     }
 2200              		.loc 1 1616 7 is_stmt 1 view .LVU739
 2201 00a8 0B78     		ldrb	r3, [r1]	@ zero_extendqisi2
 2202 00aa 0433     		adds	r3, r3, #4
 2203 00ac 00EB8303 		add	r3, r0, r3, lsl #2
 2204 00b0 9B68     		ldr	r3, [r3, #8]
 2205 00b2 0C69     		ldr	r4, [r1, #16]
 2206              	.LVL212:
1616:USB/core/usb_core.c ****     }
 2207              		.loc 1 1616 7 is_stmt 0 view .LVU740
 2208 00b4 5C61     		str	r4, [r3, #20]
 2209              	.LVL213:
 2210              	.L120:
1632:USB/core/usb_core.c ****     {
 2211              		.loc 1 1632 5 is_stmt 1 view .LVU741
1632:USB/core/usb_core.c ****     {
 2212              		.loc 1 1632 11 is_stmt 0 view .LVU742
 2213 00b6 CB78     		ldrb	r3, [r1, #3]	@ zero_extendqisi2
1632:USB/core/usb_core.c ****     {
 2214              		.loc 1 1632 8 view .LVU743
 2215 00b8 012B     		cmp	r3, #1
 2216 00ba 10D0     		beq	.L134
 2217              	.L121:
1647:USB/core/usb_core.c ****     depctl.b.epena = 1;
 2218              		.loc 1 1647 5 is_stmt 1 view .LVU744
1648:USB/core/usb_core.c ****     USB_OTG_WRITE_REG32(&pdev->regs.INEP_REGS[ep->num]->DIEPCTL, depctl.d32);
 2219              		.loc 1 1648 5 view .LVU745
1648:USB/core/usb_core.c ****     USB_OTG_WRITE_REG32(&pdev->regs.INEP_REGS[ep->num]->DIEPCTL, depctl.d32);
 2220              		.loc 1 1648 20 is_stmt 0 view .LVU746
 2221 00bc 42F00442 		orr	r2, r2, #-2080374784
 2222              	.LVL214:
1649:USB/core/usb_core.c ****     
 2223              		.loc 1 1649 5 is_stmt 1 view .LVU747
 2224 00c0 0B78     		ldrb	r3, [r1]	@ zero_extendqisi2
ARM GAS  /tmp/ccstEyPf.s 			page 73


 2225 00c2 0433     		adds	r3, r3, #4
 2226 00c4 00EB8303 		add	r3, r0, r3, lsl #2
 2227 00c8 9B68     		ldr	r3, [r3, #8]
 2228              	.LVL215:
1649:USB/core/usb_core.c ****     
 2229              		.loc 1 1649 5 is_stmt 0 view .LVU748
 2230 00ca 1A60     		str	r2, [r3]
1651:USB/core/usb_core.c ****     {
 2231              		.loc 1 1651 5 is_stmt 1 view .LVU749
1651:USB/core/usb_core.c ****     {
 2232              		.loc 1 1651 11 is_stmt 0 view .LVU750
 2233 00cc CB78     		ldrb	r3, [r1, #3]	@ zero_extendqisi2
1651:USB/core/usb_core.c ****     {
 2234              		.loc 1 1651 8 view .LVU751
 2235 00ce 012B     		cmp	r3, #1
 2236 00d0 B9D1     		bne	.L123
1653:USB/core/usb_core.c ****     }    
 2237              		.loc 1 1653 7 is_stmt 1 view .LVU752
 2238 00d2 8B8A     		ldrh	r3, [r1, #20]
 2239 00d4 0A78     		ldrb	r2, [r1]	@ zero_extendqisi2
 2240              	.LVL216:
1653:USB/core/usb_core.c ****     }    
 2241              		.loc 1 1653 7 is_stmt 0 view .LVU753
 2242 00d6 C968     		ldr	r1, [r1, #12]
 2243              	.LVL217:
1653:USB/core/usb_core.c ****     }    
 2244              		.loc 1 1653 7 view .LVU754
 2245 00d8 FFF7FEFF 		bl	USB_OTG_WritePacket
 2246              	.LVL218:
1653:USB/core/usb_core.c ****     }    
 2247              		.loc 1 1653 7 view .LVU755
 2248 00dc B3E7     		b	.L123
 2249              	.LVL219:
 2250              	.L134:
1634:USB/core/usb_core.c ****       
 2251              		.loc 1 1634 7 is_stmt 1 view .LVU756
1634:USB/core/usb_core.c ****       
 2252              		.loc 1 1634 18 is_stmt 0 view .LVU757
 2253 00de 0369     		ldr	r3, [r0, #16]
 2254 00e0 9B68     		ldr	r3, [r3, #8]
1636:USB/core/usb_core.c ****       {
 2255              		.loc 1 1636 7 is_stmt 1 view .LVU758
1636:USB/core/usb_core.c ****       {
 2256              		.loc 1 1636 10 is_stmt 0 view .LVU759
 2257 00e2 13F4807F 		tst	r3, #256
 2258 00e6 02D1     		bne	.L122
1638:USB/core/usb_core.c ****       }
 2259              		.loc 1 1638 9 is_stmt 1 view .LVU760
1638:USB/core/usb_core.c ****       }
 2260              		.loc 1 1638 27 is_stmt 0 view .LVU761
 2261 00e8 42F00052 		orr	r2, r2, #536870912
 2262              	.LVL220:
1638:USB/core/usb_core.c ****       }
 2263              		.loc 1 1638 27 view .LVU762
 2264 00ec E6E7     		b	.L121
 2265              	.LVL221:
 2266              	.L122:
ARM GAS  /tmp/ccstEyPf.s 			page 74


1642:USB/core/usb_core.c ****       }
 2267              		.loc 1 1642 9 is_stmt 1 view .LVU763
1642:USB/core/usb_core.c ****       }
 2268              		.loc 1 1642 27 is_stmt 0 view .LVU764
 2269 00ee 42F08052 		orr	r2, r2, #268435456
 2270              	.LVL222:
1642:USB/core/usb_core.c ****       }
 2271              		.loc 1 1642 27 view .LVU765
 2272 00f2 E3E7     		b	.L121
 2273              	.LVL223:
 2274              	.L124:
1672:USB/core/usb_core.c ****       deptsiz.b.xfersize = deptsiz.b.pktcnt * ep->maxpacket;
 2275              		.loc 1 1672 7 is_stmt 1 view .LVU766
1672:USB/core/usb_core.c ****       deptsiz.b.xfersize = deptsiz.b.pktcnt * ep->maxpacket;
 2276              		.loc 1 1672 45 is_stmt 0 view .LVU767
 2277 00f4 8E68     		ldr	r6, [r1, #8]
1672:USB/core/usb_core.c ****       deptsiz.b.xfersize = deptsiz.b.pktcnt * ep->maxpacket;
 2278              		.loc 1 1672 40 view .LVU768
 2279 00f6 3344     		add	r3, r3, r6
 2280 00f8 013B     		subs	r3, r3, #1
1672:USB/core/usb_core.c ****       deptsiz.b.xfersize = deptsiz.b.pktcnt * ep->maxpacket;
 2281              		.loc 1 1672 63 view .LVU769
 2282 00fa B3FBF6F3 		udiv	r3, r3, r6
 2283 00fe C3F30903 		ubfx	r3, r3, #0, #10
1672:USB/core/usb_core.c ****       deptsiz.b.xfersize = deptsiz.b.pktcnt * ep->maxpacket;
 2284              		.loc 1 1672 24 view .LVU770
 2285 0102 63F3DC44 		bfi	r4, r3, #19, #10
1673:USB/core/usb_core.c ****     }
 2286              		.loc 1 1673 7 is_stmt 1 view .LVU771
1673:USB/core/usb_core.c ****     }
 2287              		.loc 1 1673 45 is_stmt 0 view .LVU772
 2288 0106 C6F31206 		ubfx	r6, r6, #0, #19
 2289 010a 03FB06F3 		mul	r3, r3, r6
1673:USB/core/usb_core.c ****     }
 2290              		.loc 1 1673 26 view .LVU773
 2291 010e 63F31204 		bfi	r4, r3, #0, #19
 2292 0112 89E7     		b	.L125
 2293              	.L131:
1679:USB/core/usb_core.c ****     }
 2294              		.loc 1 1679 7 is_stmt 1 view .LVU774
 2295 0114 0B78     		ldrb	r3, [r1]	@ zero_extendqisi2
 2296 0116 1433     		adds	r3, r3, #20
 2297 0118 00EB8303 		add	r3, r0, r3, lsl #2
 2298 011c 5B68     		ldr	r3, [r3, #4]
 2299 011e 0C69     		ldr	r4, [r1, #16]
 2300              	.LVL224:
1679:USB/core/usb_core.c ****     }
 2301              		.loc 1 1679 7 is_stmt 0 view .LVU775
 2302 0120 5C61     		str	r4, [r3, #20]
 2303 0122 85E7     		b	.L126
 2304              	.LVL225:
 2305              	.L132:
1684:USB/core/usb_core.c ****       {
 2306              		.loc 1 1684 7 is_stmt 1 view .LVU776
1684:USB/core/usb_core.c ****       {
 2307              		.loc 1 1684 13 is_stmt 0 view .LVU777
 2308 0124 4B79     		ldrb	r3, [r1, #5]	@ zero_extendqisi2
ARM GAS  /tmp/ccstEyPf.s 			page 75


1684:USB/core/usb_core.c ****       {
 2309              		.loc 1 1684 10 view .LVU778
 2310 0126 13B1     		cbz	r3, .L128
1686:USB/core/usb_core.c ****       }
 2311              		.loc 1 1686 9 is_stmt 1 view .LVU779
1686:USB/core/usb_core.c ****       }
 2312              		.loc 1 1686 27 is_stmt 0 view .LVU780
 2313 0128 42F00052 		orr	r2, r2, #536870912
 2314              	.LVL226:
1686:USB/core/usb_core.c ****       }
 2315              		.loc 1 1686 27 view .LVU781
 2316 012c 83E7     		b	.L127
 2317              	.LVL227:
 2318              	.L128:
1690:USB/core/usb_core.c ****       }
 2319              		.loc 1 1690 9 is_stmt 1 view .LVU782
1690:USB/core/usb_core.c ****       }
 2320              		.loc 1 1690 27 is_stmt 0 view .LVU783
 2321 012e 42F08052 		orr	r2, r2, #268435456
 2322              	.LVL228:
1690:USB/core/usb_core.c ****       }
 2323              		.loc 1 1690 27 view .LVU784
 2324 0132 80E7     		b	.L127
 2325              		.cfi_endproc
 2326              	.LFE149:
 2328              		.section	.text.USB_OTG_EP0StartXfer,"ax",%progbits
 2329              		.align	1
 2330              		.global	USB_OTG_EP0StartXfer
 2331              		.syntax unified
 2332              		.thumb
 2333              		.thumb_func
 2334              		.fpu fpv4-sp-d16
 2336              	USB_OTG_EP0StartXfer:
 2337              	.LVL229:
 2338              	.LFB150:
1700:USB/core/usb_core.c **** 
1701:USB/core/usb_core.c **** 
1702:USB/core/usb_core.c **** /**
1703:USB/core/usb_core.c **** * @brief  USB_OTG_EP0StartXfer : Handle the setup for a data xfer for EP0 and 
1704:USB/core/usb_core.c **** *         starts the xfer
1705:USB/core/usb_core.c **** * @param  pdev : Selected device
1706:USB/core/usb_core.c **** * @retval USB_OTG_STS : status
1707:USB/core/usb_core.c **** */
1708:USB/core/usb_core.c **** USB_OTG_STS USB_OTG_EP0StartXfer(USB_OTG_CORE_HANDLE *pdev , USB_OTG_EP *ep)
1709:USB/core/usb_core.c **** {
 2339              		.loc 1 1709 1 is_stmt 1 view -0
 2340              		.cfi_startproc
 2341              		@ args = 0, pretend = 0, frame = 8
 2342              		@ frame_needed = 0, uses_anonymous_args = 0
 2343              		@ link register save eliminated.
 2344              		.loc 1 1709 1 is_stmt 0 view .LVU786
 2345 0000 30B4     		push	{r4, r5}
 2346              	.LCFI28:
 2347              		.cfi_def_cfa_offset 8
 2348              		.cfi_offset 4, -8
 2349              		.cfi_offset 5, -4
 2350 0002 82B0     		sub	sp, sp, #8
ARM GAS  /tmp/ccstEyPf.s 			page 76


 2351              	.LCFI29:
 2352              		.cfi_def_cfa_offset 16
1710:USB/core/usb_core.c ****   USB_OTG_STS                 status = USB_OTG_OK;
 2353              		.loc 1 1710 3 is_stmt 1 view .LVU787
 2354              	.LVL230:
1711:USB/core/usb_core.c ****   USB_OTG_DEPCTL_TypeDef      depctl;
 2355              		.loc 1 1711 3 view .LVU788
1712:USB/core/usb_core.c ****   USB_OTG_DEP0XFRSIZ_TypeDef  deptsiz;
 2356              		.loc 1 1712 3 view .LVU789
1713:USB/core/usb_core.c ****   USB_OTG_INEPREGS          *in_regs;
 2357              		.loc 1 1713 3 view .LVU790
1714:USB/core/usb_core.c ****   uint32_t fifoemptymsk = 0;
 2358              		.loc 1 1714 3 view .LVU791
1715:USB/core/usb_core.c ****   
1716:USB/core/usb_core.c ****   depctl.d32   = 0;
 2359              		.loc 1 1716 3 view .LVU792
1717:USB/core/usb_core.c ****   deptsiz.d32  = 0;
 2360              		.loc 1 1717 3 view .LVU793
1718:USB/core/usb_core.c ****   /* IN endpoint */
1719:USB/core/usb_core.c ****   if (ep->is_in == 1)
 2361              		.loc 1 1719 3 view .LVU794
 2362              		.loc 1 1719 9 is_stmt 0 view .LVU795
 2363 0004 4B78     		ldrb	r3, [r1, #1]	@ zero_extendqisi2
 2364              		.loc 1 1719 6 view .LVU796
 2365 0006 012B     		cmp	r3, #1
 2366 0008 2ED0     		beq	.L147
1720:USB/core/usb_core.c ****   {
1721:USB/core/usb_core.c ****     in_regs = pdev->regs.INEP_REGS[0];
1722:USB/core/usb_core.c ****     depctl.d32  = USB_OTG_READ_REG32(&in_regs->DIEPCTL);
1723:USB/core/usb_core.c ****     deptsiz.d32 = USB_OTG_READ_REG32(&in_regs->DIEPTSIZ);
1724:USB/core/usb_core.c ****     /* Zero Length Packet? */
1725:USB/core/usb_core.c ****     if (ep->xfer_len == 0)
1726:USB/core/usb_core.c ****     {
1727:USB/core/usb_core.c ****       deptsiz.b.xfersize = 0;
1728:USB/core/usb_core.c ****       deptsiz.b.pktcnt = 1;
1729:USB/core/usb_core.c ****       
1730:USB/core/usb_core.c ****     }
1731:USB/core/usb_core.c ****     else
1732:USB/core/usb_core.c ****     {
1733:USB/core/usb_core.c ****       if (ep->xfer_len > ep->maxpacket)
1734:USB/core/usb_core.c ****       {
1735:USB/core/usb_core.c ****         ep->xfer_len = ep->maxpacket;
1736:USB/core/usb_core.c ****         deptsiz.b.xfersize = ep->maxpacket;
1737:USB/core/usb_core.c ****       }
1738:USB/core/usb_core.c ****       else
1739:USB/core/usb_core.c ****       {
1740:USB/core/usb_core.c ****         deptsiz.b.xfersize = ep->xfer_len;
1741:USB/core/usb_core.c ****       }
1742:USB/core/usb_core.c ****       deptsiz.b.pktcnt = 1;
1743:USB/core/usb_core.c ****     }
1744:USB/core/usb_core.c ****     USB_OTG_WRITE_REG32(&in_regs->DIEPTSIZ, deptsiz.d32);
1745:USB/core/usb_core.c ****     
1746:USB/core/usb_core.c ****     if (pdev->cfg.dma_enable == 1)
1747:USB/core/usb_core.c ****     {
1748:USB/core/usb_core.c ****       USB_OTG_WRITE_REG32(&pdev->regs.INEP_REGS[ep->num]->DIEPDMA, ep->dma_addr);  
1749:USB/core/usb_core.c ****     }
1750:USB/core/usb_core.c ****     
ARM GAS  /tmp/ccstEyPf.s 			page 77


1751:USB/core/usb_core.c ****     /* EP enable, IN data in FIFO */
1752:USB/core/usb_core.c ****     depctl.b.cnak = 1;
1753:USB/core/usb_core.c ****     depctl.b.epena = 1;
1754:USB/core/usb_core.c ****     USB_OTG_WRITE_REG32(&in_regs->DIEPCTL, depctl.d32);
1755:USB/core/usb_core.c ****     
1756:USB/core/usb_core.c ****     
1757:USB/core/usb_core.c ****     
1758:USB/core/usb_core.c ****     if (pdev->cfg.dma_enable == 0)
1759:USB/core/usb_core.c ****     {
1760:USB/core/usb_core.c ****       /* Enable the Tx FIFO Empty Interrupt for this EP */
1761:USB/core/usb_core.c ****       if (ep->xfer_len > 0)
1762:USB/core/usb_core.c ****       {
1763:USB/core/usb_core.c ****         {
1764:USB/core/usb_core.c ****           fifoemptymsk |= 1 << ep->num;
1765:USB/core/usb_core.c ****           USB_OTG_MODIFY_REG32(&pdev->regs.DREGS->DIEPEMPMSK, 0, fifoemptymsk);
1766:USB/core/usb_core.c ****         }
1767:USB/core/usb_core.c ****       }
1768:USB/core/usb_core.c ****     }
1769:USB/core/usb_core.c ****   }
1770:USB/core/usb_core.c ****   else
1771:USB/core/usb_core.c ****   {
1772:USB/core/usb_core.c ****     /* OUT endpoint */
1773:USB/core/usb_core.c ****     depctl.d32  = USB_OTG_READ_REG32(&pdev->regs.OUTEP_REGS[ep->num]->DOEPCTL);
 2367              		.loc 1 1773 5 is_stmt 1 view .LVU797
 2368              		.loc 1 1773 19 is_stmt 0 view .LVU798
 2369 000a 0B78     		ldrb	r3, [r1]	@ zero_extendqisi2
 2370 000c 03F11402 		add	r2, r3, #20
 2371 0010 00EB8202 		add	r2, r0, r2, lsl #2
 2372 0014 5468     		ldr	r4, [r2, #4]
 2373 0016 2268     		ldr	r2, [r4]
 2374              	.LVL231:
1774:USB/core/usb_core.c ****     deptsiz.d32 = USB_OTG_READ_REG32(&pdev->regs.OUTEP_REGS[ep->num]->DOEPTSIZ);
 2375              		.loc 1 1774 5 is_stmt 1 view .LVU799
 2376              		.loc 1 1774 19 is_stmt 0 view .LVU800
 2377 0018 2469     		ldr	r4, [r4, #16]
 2378              		.loc 1 1774 17 view .LVU801
 2379 001a 0094     		str	r4, [sp]
1775:USB/core/usb_core.c ****     /* Program the transfer size and packet count as follows:
1776:USB/core/usb_core.c ****     * xfersize = N * (maxpacket + 4 - (maxpacket % 4))
1777:USB/core/usb_core.c ****     * pktcnt = N           */
1778:USB/core/usb_core.c ****     if (ep->xfer_len == 0)
 2380              		.loc 1 1778 5 is_stmt 1 view .LVU802
 2381              		.loc 1 1778 11 is_stmt 0 view .LVU803
 2382 001c 4C69     		ldr	r4, [r1, #20]
 2383              		.loc 1 1778 8 view .LVU804
 2384 001e 002C     		cmp	r4, #0
 2385 0020 6CD1     		bne	.L143
1779:USB/core/usb_core.c ****     {
1780:USB/core/usb_core.c ****       deptsiz.b.xfersize = ep->maxpacket;
 2386              		.loc 1 1780 7 is_stmt 1 view .LVU805
 2387              		.loc 1 1780 30 is_stmt 0 view .LVU806
 2388 0022 8D68     		ldr	r5, [r1, #8]
 2389              		.loc 1 1780 26 view .LVU807
 2390 0024 9DF80040 		ldrb	r4, [sp]	@ zero_extendqisi2
 2391 0028 65F30604 		bfi	r4, r5, #0, #7
 2392 002c 8DF80040 		strb	r4, [sp]
1781:USB/core/usb_core.c ****       deptsiz.b.pktcnt = 1;
ARM GAS  /tmp/ccstEyPf.s 			page 78


 2393              		.loc 1 1781 7 is_stmt 1 view .LVU808
 2394              		.loc 1 1781 24 is_stmt 0 view .LVU809
 2395 0030 9DF80240 		ldrb	r4, [sp, #2]	@ zero_extendqisi2
 2396 0034 0125     		movs	r5, #1
 2397 0036 65F3C404 		bfi	r4, r5, #3, #2
 2398 003a 8DF80240 		strb	r4, [sp, #2]
 2399              	.L144:
1782:USB/core/usb_core.c ****     }
1783:USB/core/usb_core.c ****     else
1784:USB/core/usb_core.c ****     {
1785:USB/core/usb_core.c ****       ep->xfer_len = ep->maxpacket;
1786:USB/core/usb_core.c ****       deptsiz.b.xfersize = ep->maxpacket;
1787:USB/core/usb_core.c ****       deptsiz.b.pktcnt = 1;
1788:USB/core/usb_core.c ****     }
1789:USB/core/usb_core.c ****     USB_OTG_WRITE_REG32(&pdev->regs.OUTEP_REGS[ep->num]->DOEPTSIZ, deptsiz.d32);
 2400              		.loc 1 1789 5 is_stmt 1 view .LVU810
 2401 003e 1433     		adds	r3, r3, #20
 2402 0040 00EB8303 		add	r3, r0, r3, lsl #2
 2403 0044 5B68     		ldr	r3, [r3, #4]
 2404 0046 009C     		ldr	r4, [sp]
 2405 0048 1C61     		str	r4, [r3, #16]
1790:USB/core/usb_core.c ****     if (pdev->cfg.dma_enable == 1)
 2406              		.loc 1 1790 5 view .LVU811
 2407              		.loc 1 1790 18 is_stmt 0 view .LVU812
 2408 004a C378     		ldrb	r3, [r0, #3]	@ zero_extendqisi2
 2409              		.loc 1 1790 8 view .LVU813
 2410 004c 012B     		cmp	r3, #1
 2411 004e 65D0     		beq	.L148
 2412              	.L145:
1791:USB/core/usb_core.c ****     {
1792:USB/core/usb_core.c ****       USB_OTG_WRITE_REG32(&pdev->regs.OUTEP_REGS[ep->num]->DOEPDMA, ep->dma_addr);
1793:USB/core/usb_core.c ****     }
1794:USB/core/usb_core.c ****     /* EP enable */
1795:USB/core/usb_core.c ****     depctl.b.cnak = 1;
 2413              		.loc 1 1795 5 is_stmt 1 view .LVU814
1796:USB/core/usb_core.c ****     depctl.b.epena = 1;
 2414              		.loc 1 1796 5 view .LVU815
 2415              		.loc 1 1796 20 is_stmt 0 view .LVU816
 2416 0050 42F00442 		orr	r2, r2, #-2080374784
 2417              	.LVL232:
1797:USB/core/usb_core.c ****     USB_OTG_WRITE_REG32 (&(pdev->regs.OUTEP_REGS[ep->num]->DOEPCTL), depctl.d32);
 2418              		.loc 1 1797 5 is_stmt 1 view .LVU817
 2419 0054 0B78     		ldrb	r3, [r1]	@ zero_extendqisi2
 2420 0056 1433     		adds	r3, r3, #20
 2421 0058 00EB8300 		add	r0, r0, r3, lsl #2
 2422              	.LVL233:
 2423              		.loc 1 1797 5 is_stmt 0 view .LVU818
 2424 005c 4368     		ldr	r3, [r0, #4]
 2425              	.LVL234:
 2426              		.loc 1 1797 5 view .LVU819
 2427 005e 1A60     		str	r2, [r3]
 2428              	.LVL235:
 2429              	.L142:
1798:USB/core/usb_core.c ****     
1799:USB/core/usb_core.c ****   }
1800:USB/core/usb_core.c ****   return status;
 2430              		.loc 1 1800 3 is_stmt 1 view .LVU820
ARM GAS  /tmp/ccstEyPf.s 			page 79


1801:USB/core/usb_core.c **** }
 2431              		.loc 1 1801 1 is_stmt 0 view .LVU821
 2432 0060 0020     		movs	r0, #0
 2433 0062 02B0     		add	sp, sp, #8
 2434              	.LCFI30:
 2435              		.cfi_remember_state
 2436              		.cfi_def_cfa_offset 8
 2437              		@ sp needed
 2438 0064 30BC     		pop	{r4, r5}
 2439              	.LCFI31:
 2440              		.cfi_restore 5
 2441              		.cfi_restore 4
 2442              		.cfi_def_cfa_offset 0
 2443 0066 7047     		bx	lr
 2444              	.LVL236:
 2445              	.L147:
 2446              	.LCFI32:
 2447              		.cfi_restore_state
1721:USB/core/usb_core.c ****     depctl.d32  = USB_OTG_READ_REG32(&in_regs->DIEPCTL);
 2448              		.loc 1 1721 5 is_stmt 1 view .LVU822
1721:USB/core/usb_core.c ****     depctl.d32  = USB_OTG_READ_REG32(&in_regs->DIEPCTL);
 2449              		.loc 1 1721 13 is_stmt 0 view .LVU823
 2450 0068 8369     		ldr	r3, [r0, #24]
 2451              	.LVL237:
1722:USB/core/usb_core.c ****     deptsiz.d32 = USB_OTG_READ_REG32(&in_regs->DIEPTSIZ);
 2452              		.loc 1 1722 5 is_stmt 1 view .LVU824
1722:USB/core/usb_core.c ****     deptsiz.d32 = USB_OTG_READ_REG32(&in_regs->DIEPTSIZ);
 2453              		.loc 1 1722 19 is_stmt 0 view .LVU825
 2454 006a 1A68     		ldr	r2, [r3]
 2455              	.LVL238:
1723:USB/core/usb_core.c ****     /* Zero Length Packet? */
 2456              		.loc 1 1723 5 is_stmt 1 view .LVU826
1723:USB/core/usb_core.c ****     /* Zero Length Packet? */
 2457              		.loc 1 1723 19 is_stmt 0 view .LVU827
 2458 006c 1C69     		ldr	r4, [r3, #16]
1723:USB/core/usb_core.c ****     /* Zero Length Packet? */
 2459              		.loc 1 1723 17 view .LVU828
 2460 006e 0094     		str	r4, [sp]
1725:USB/core/usb_core.c ****     {
 2461              		.loc 1 1725 5 is_stmt 1 view .LVU829
1725:USB/core/usb_core.c ****     {
 2462              		.loc 1 1725 11 is_stmt 0 view .LVU830
 2463 0070 4C69     		ldr	r4, [r1, #20]
1725:USB/core/usb_core.c ****     {
 2464              		.loc 1 1725 8 view .LVU831
 2465 0072 14BB     		cbnz	r4, .L137
1727:USB/core/usb_core.c ****       deptsiz.b.pktcnt = 1;
 2466              		.loc 1 1727 7 is_stmt 1 view .LVU832
1727:USB/core/usb_core.c ****       deptsiz.b.pktcnt = 1;
 2467              		.loc 1 1727 26 is_stmt 0 view .LVU833
 2468 0074 9DF80040 		ldrb	r4, [sp]	@ zero_extendqisi2
 2469 0078 6FF30604 		bfc	r4, #0, #7
 2470 007c 8DF80040 		strb	r4, [sp]
1728:USB/core/usb_core.c ****       
 2471              		.loc 1 1728 7 is_stmt 1 view .LVU834
1728:USB/core/usb_core.c ****       
 2472              		.loc 1 1728 24 is_stmt 0 view .LVU835
ARM GAS  /tmp/ccstEyPf.s 			page 80


 2473 0080 9DF80240 		ldrb	r4, [sp, #2]	@ zero_extendqisi2
 2474 0084 0125     		movs	r5, #1
 2475 0086 65F3C404 		bfi	r4, r5, #3, #2
 2476 008a 8DF80240 		strb	r4, [sp, #2]
 2477              	.L138:
1744:USB/core/usb_core.c ****     
 2478              		.loc 1 1744 5 is_stmt 1 view .LVU836
 2479 008e 009C     		ldr	r4, [sp]
 2480 0090 1C61     		str	r4, [r3, #16]
1746:USB/core/usb_core.c ****     {
 2481              		.loc 1 1746 5 view .LVU837
1746:USB/core/usb_core.c ****     {
 2482              		.loc 1 1746 18 is_stmt 0 view .LVU838
 2483 0092 C478     		ldrb	r4, [r0, #3]	@ zero_extendqisi2
1746:USB/core/usb_core.c ****     {
 2484              		.loc 1 1746 8 view .LVU839
 2485 0094 012C     		cmp	r4, #1
 2486 0096 29D0     		beq	.L149
 2487              	.L141:
1752:USB/core/usb_core.c ****     depctl.b.epena = 1;
 2488              		.loc 1 1752 5 is_stmt 1 view .LVU840
1753:USB/core/usb_core.c ****     USB_OTG_WRITE_REG32(&in_regs->DIEPCTL, depctl.d32);
 2489              		.loc 1 1753 5 view .LVU841
1753:USB/core/usb_core.c ****     USB_OTG_WRITE_REG32(&in_regs->DIEPCTL, depctl.d32);
 2490              		.loc 1 1753 20 is_stmt 0 view .LVU842
 2491 0098 42F00442 		orr	r2, r2, #-2080374784
 2492              	.LVL239:
1754:USB/core/usb_core.c ****     
 2493              		.loc 1 1754 5 is_stmt 1 view .LVU843
1754:USB/core/usb_core.c ****     
 2494              		.loc 1 1754 5 is_stmt 0 view .LVU844
 2495 009c 1A60     		str	r2, [r3]
1758:USB/core/usb_core.c ****     {
 2496              		.loc 1 1758 5 is_stmt 1 view .LVU845
1758:USB/core/usb_core.c ****     {
 2497              		.loc 1 1758 18 is_stmt 0 view .LVU846
 2498 009e C378     		ldrb	r3, [r0, #3]	@ zero_extendqisi2
 2499              	.LVL240:
1758:USB/core/usb_core.c ****     {
 2500              		.loc 1 1758 8 view .LVU847
 2501 00a0 002B     		cmp	r3, #0
 2502 00a2 DDD1     		bne	.L142
1761:USB/core/usb_core.c ****       {
 2503              		.loc 1 1761 7 is_stmt 1 view .LVU848
1761:USB/core/usb_core.c ****       {
 2504              		.loc 1 1761 13 is_stmt 0 view .LVU849
 2505 00a4 4B69     		ldr	r3, [r1, #20]
1761:USB/core/usb_core.c ****       {
 2506              		.loc 1 1761 10 view .LVU850
 2507 00a6 002B     		cmp	r3, #0
 2508 00a8 DAD0     		beq	.L142
1764:USB/core/usb_core.c ****           USB_OTG_MODIFY_REG32(&pdev->regs.DREGS->DIEPEMPMSK, 0, fifoemptymsk);
 2509              		.loc 1 1764 11 is_stmt 1 view .LVU851
1764:USB/core/usb_core.c ****           USB_OTG_MODIFY_REG32(&pdev->regs.DREGS->DIEPEMPMSK, 0, fifoemptymsk);
 2510              		.loc 1 1764 34 is_stmt 0 view .LVU852
 2511 00aa 0A78     		ldrb	r2, [r1]	@ zero_extendqisi2
 2512              	.LVL241:
ARM GAS  /tmp/ccstEyPf.s 			page 81


1764:USB/core/usb_core.c ****           USB_OTG_MODIFY_REG32(&pdev->regs.DREGS->DIEPEMPMSK, 0, fifoemptymsk);
 2513              		.loc 1 1764 29 view .LVU853
 2514 00ac 0123     		movs	r3, #1
 2515 00ae 9340     		lsls	r3, r3, r2
 2516              	.LVL242:
1765:USB/core/usb_core.c ****         }
 2517              		.loc 1 1765 11 is_stmt 1 view .LVU854
 2518 00b0 0269     		ldr	r2, [r0, #16]
 2519 00b2 516B     		ldr	r1, [r2, #52]
 2520              	.LVL243:
1765:USB/core/usb_core.c ****         }
 2521              		.loc 1 1765 11 is_stmt 0 view .LVU855
 2522 00b4 0B43     		orrs	r3, r3, r1
 2523              	.LVL244:
1765:USB/core/usb_core.c ****         }
 2524              		.loc 1 1765 11 view .LVU856
 2525 00b6 5363     		str	r3, [r2, #52]
 2526              	.LVL245:
1765:USB/core/usb_core.c ****         }
 2527              		.loc 1 1765 11 view .LVU857
 2528 00b8 D2E7     		b	.L142
 2529              	.LVL246:
 2530              	.L137:
1733:USB/core/usb_core.c ****       {
 2531              		.loc 1 1733 7 is_stmt 1 view .LVU858
1733:USB/core/usb_core.c ****       {
 2532              		.loc 1 1733 28 is_stmt 0 view .LVU859
 2533 00ba 8D68     		ldr	r5, [r1, #8]
1733:USB/core/usb_core.c ****       {
 2534              		.loc 1 1733 10 view .LVU860
 2535 00bc AC42     		cmp	r4, r5
 2536 00be 0ED9     		bls	.L139
1735:USB/core/usb_core.c ****         deptsiz.b.xfersize = ep->maxpacket;
 2537              		.loc 1 1735 9 is_stmt 1 view .LVU861
1735:USB/core/usb_core.c ****         deptsiz.b.xfersize = ep->maxpacket;
 2538              		.loc 1 1735 22 is_stmt 0 view .LVU862
 2539 00c0 4D61     		str	r5, [r1, #20]
1736:USB/core/usb_core.c ****       }
 2540              		.loc 1 1736 9 is_stmt 1 view .LVU863
1736:USB/core/usb_core.c ****       }
 2541              		.loc 1 1736 28 is_stmt 0 view .LVU864
 2542 00c2 9DF80040 		ldrb	r4, [sp]	@ zero_extendqisi2
 2543 00c6 65F30604 		bfi	r4, r5, #0, #7
 2544 00ca 8DF80040 		strb	r4, [sp]
 2545              	.L140:
1742:USB/core/usb_core.c ****     }
 2546              		.loc 1 1742 7 is_stmt 1 view .LVU865
1742:USB/core/usb_core.c ****     }
 2547              		.loc 1 1742 24 is_stmt 0 view .LVU866
 2548 00ce 9DF80240 		ldrb	r4, [sp, #2]	@ zero_extendqisi2
 2549 00d2 0125     		movs	r5, #1
 2550 00d4 65F3C404 		bfi	r4, r5, #3, #2
 2551 00d8 8DF80240 		strb	r4, [sp, #2]
 2552 00dc D7E7     		b	.L138
 2553              	.L139:
1740:USB/core/usb_core.c ****       }
 2554              		.loc 1 1740 9 is_stmt 1 view .LVU867
ARM GAS  /tmp/ccstEyPf.s 			page 82


1740:USB/core/usb_core.c ****       }
 2555              		.loc 1 1740 28 is_stmt 0 view .LVU868
 2556 00de 9DF80050 		ldrb	r5, [sp]	@ zero_extendqisi2
 2557 00e2 64F30605 		bfi	r5, r4, #0, #7
 2558 00e6 8DF80050 		strb	r5, [sp]
 2559 00ea F0E7     		b	.L140
 2560              	.L149:
1748:USB/core/usb_core.c ****     }
 2561              		.loc 1 1748 7 is_stmt 1 view .LVU869
 2562 00ec 0C78     		ldrb	r4, [r1]	@ zero_extendqisi2
 2563 00ee 0434     		adds	r4, r4, #4
 2564 00f0 00EB8404 		add	r4, r0, r4, lsl #2
 2565 00f4 A468     		ldr	r4, [r4, #8]
 2566 00f6 0D69     		ldr	r5, [r1, #16]
 2567 00f8 6561     		str	r5, [r4, #20]
 2568 00fa CDE7     		b	.L141
 2569              	.LVL247:
 2570              	.L143:
1785:USB/core/usb_core.c ****       deptsiz.b.xfersize = ep->maxpacket;
 2571              		.loc 1 1785 7 view .LVU870
1785:USB/core/usb_core.c ****       deptsiz.b.xfersize = ep->maxpacket;
 2572              		.loc 1 1785 24 is_stmt 0 view .LVU871
 2573 00fc 8D68     		ldr	r5, [r1, #8]
1785:USB/core/usb_core.c ****       deptsiz.b.xfersize = ep->maxpacket;
 2574              		.loc 1 1785 20 view .LVU872
 2575 00fe 4D61     		str	r5, [r1, #20]
1786:USB/core/usb_core.c ****       deptsiz.b.pktcnt = 1;
 2576              		.loc 1 1786 7 is_stmt 1 view .LVU873
1786:USB/core/usb_core.c ****       deptsiz.b.pktcnt = 1;
 2577              		.loc 1 1786 26 is_stmt 0 view .LVU874
 2578 0100 9DF80040 		ldrb	r4, [sp]	@ zero_extendqisi2
 2579 0104 65F30604 		bfi	r4, r5, #0, #7
 2580 0108 8DF80040 		strb	r4, [sp]
1787:USB/core/usb_core.c ****     }
 2581              		.loc 1 1787 7 is_stmt 1 view .LVU875
1787:USB/core/usb_core.c ****     }
 2582              		.loc 1 1787 24 is_stmt 0 view .LVU876
 2583 010c 9DF80240 		ldrb	r4, [sp, #2]	@ zero_extendqisi2
 2584 0110 0125     		movs	r5, #1
 2585 0112 65F3C404 		bfi	r4, r5, #3, #2
 2586 0116 8DF80240 		strb	r4, [sp, #2]
 2587 011a 90E7     		b	.L144
 2588              	.L148:
1792:USB/core/usb_core.c ****     }
 2589              		.loc 1 1792 7 is_stmt 1 view .LVU877
 2590 011c 0B78     		ldrb	r3, [r1]	@ zero_extendqisi2
 2591 011e 1433     		adds	r3, r3, #20
 2592 0120 00EB8303 		add	r3, r0, r3, lsl #2
 2593 0124 5B68     		ldr	r3, [r3, #4]
 2594 0126 0C69     		ldr	r4, [r1, #16]
 2595 0128 5C61     		str	r4, [r3, #20]
 2596 012a 91E7     		b	.L145
 2597              		.cfi_endproc
 2598              	.LFE150:
 2600              		.section	.text.USB_OTG_EPSetStall,"ax",%progbits
 2601              		.align	1
 2602              		.global	USB_OTG_EPSetStall
ARM GAS  /tmp/ccstEyPf.s 			page 83


 2603              		.syntax unified
 2604              		.thumb
 2605              		.thumb_func
 2606              		.fpu fpv4-sp-d16
 2608              	USB_OTG_EPSetStall:
 2609              	.LVL248:
 2610              	.LFB151:
1802:USB/core/usb_core.c **** 
1803:USB/core/usb_core.c **** 
1804:USB/core/usb_core.c **** /**
1805:USB/core/usb_core.c **** * @brief  USB_OTG_EPSetStall : Set the EP STALL
1806:USB/core/usb_core.c **** * @param  pdev : Selected device
1807:USB/core/usb_core.c **** * @retval USB_OTG_STS : status
1808:USB/core/usb_core.c **** */
1809:USB/core/usb_core.c **** USB_OTG_STS USB_OTG_EPSetStall(USB_OTG_CORE_HANDLE *pdev , USB_OTG_EP *ep)
1810:USB/core/usb_core.c **** {
 2611              		.loc 1 1810 1 view -0
 2612              		.cfi_startproc
 2613              		@ args = 0, pretend = 0, frame = 0
 2614              		@ frame_needed = 0, uses_anonymous_args = 0
 2615              		@ link register save eliminated.
1811:USB/core/usb_core.c ****   USB_OTG_STS status = USB_OTG_OK;
 2616              		.loc 1 1811 3 view .LVU879
1812:USB/core/usb_core.c ****   USB_OTG_DEPCTL_TypeDef  depctl;
 2617              		.loc 1 1812 3 view .LVU880
1813:USB/core/usb_core.c ****   __IO uint32_t *depctl_addr;
 2618              		.loc 1 1813 3 view .LVU881
1814:USB/core/usb_core.c ****   
1815:USB/core/usb_core.c ****   depctl.d32 = 0;
 2619              		.loc 1 1815 3 view .LVU882
1816:USB/core/usb_core.c ****   if (ep->is_in == 1)
 2620              		.loc 1 1816 3 view .LVU883
 2621              		.loc 1 1816 9 is_stmt 0 view .LVU884
 2622 0000 4B78     		ldrb	r3, [r1, #1]	@ zero_extendqisi2
 2623              		.loc 1 1816 6 view .LVU885
 2624 0002 012B     		cmp	r3, #1
 2625 0004 0AD0     		beq	.L154
1817:USB/core/usb_core.c ****   {
1818:USB/core/usb_core.c ****     depctl_addr = &(pdev->regs.INEP_REGS[ep->num]->DIEPCTL);
1819:USB/core/usb_core.c ****     depctl.d32 = USB_OTG_READ_REG32(depctl_addr);
1820:USB/core/usb_core.c ****     /* set the disable and stall bits */
1821:USB/core/usb_core.c ****     if (depctl.b.epena)
1822:USB/core/usb_core.c ****     {
1823:USB/core/usb_core.c ****       depctl.b.epdis = 1;
1824:USB/core/usb_core.c ****     }
1825:USB/core/usb_core.c ****     depctl.b.stall = 1;
1826:USB/core/usb_core.c ****     USB_OTG_WRITE_REG32(depctl_addr, depctl.d32);
1827:USB/core/usb_core.c ****   }
1828:USB/core/usb_core.c ****   else
1829:USB/core/usb_core.c ****   {
1830:USB/core/usb_core.c ****     depctl_addr = &(pdev->regs.OUTEP_REGS[ep->num]->DOEPCTL);
 2626              		.loc 1 1830 5 is_stmt 1 view .LVU886
 2627              		.loc 1 1830 45 is_stmt 0 view .LVU887
 2628 0006 0B78     		ldrb	r3, [r1]	@ zero_extendqisi2
 2629              		.loc 1 1830 42 view .LVU888
 2630 0008 1433     		adds	r3, r3, #20
 2631 000a 00EB8300 		add	r0, r0, r3, lsl #2
ARM GAS  /tmp/ccstEyPf.s 			page 84


 2632              	.LVL249:
 2633              		.loc 1 1830 42 view .LVU889
 2634 000e 4268     		ldr	r2, [r0, #4]
 2635              	.LVL250:
1831:USB/core/usb_core.c ****     depctl.d32 = USB_OTG_READ_REG32(depctl_addr);
 2636              		.loc 1 1831 5 is_stmt 1 view .LVU890
 2637              		.loc 1 1831 18 is_stmt 0 view .LVU891
 2638 0010 1168     		ldr	r1, [r2]
 2639              	.LVL251:
1832:USB/core/usb_core.c ****     /* set the stall bit */
1833:USB/core/usb_core.c ****     depctl.b.stall = 1;
 2640              		.loc 1 1833 5 is_stmt 1 view .LVU892
 2641              		.loc 1 1833 20 is_stmt 0 view .LVU893
 2642 0012 41F40013 		orr	r3, r1, #2097152
 2643              	.LVL252:
1834:USB/core/usb_core.c ****     USB_OTG_WRITE_REG32(depctl_addr, depctl.d32);
 2644              		.loc 1 1834 5 is_stmt 1 view .LVU894
 2645              		.loc 1 1834 5 is_stmt 0 view .LVU895
 2646 0016 1360     		str	r3, [r2]
 2647              	.LVL253:
 2648              	.L153:
1835:USB/core/usb_core.c ****   }
1836:USB/core/usb_core.c ****   return status;
 2649              		.loc 1 1836 3 is_stmt 1 view .LVU896
1837:USB/core/usb_core.c **** }
 2650              		.loc 1 1837 1 is_stmt 0 view .LVU897
 2651 0018 0020     		movs	r0, #0
 2652 001a 7047     		bx	lr
 2653              	.LVL254:
 2654              	.L154:
1818:USB/core/usb_core.c ****     depctl.d32 = USB_OTG_READ_REG32(depctl_addr);
 2655              		.loc 1 1818 5 is_stmt 1 view .LVU898
1818:USB/core/usb_core.c ****     depctl.d32 = USB_OTG_READ_REG32(depctl_addr);
 2656              		.loc 1 1818 44 is_stmt 0 view .LVU899
 2657 001c 0B78     		ldrb	r3, [r1]	@ zero_extendqisi2
1818:USB/core/usb_core.c ****     depctl.d32 = USB_OTG_READ_REG32(depctl_addr);
 2658              		.loc 1 1818 41 view .LVU900
 2659 001e 0433     		adds	r3, r3, #4
 2660 0020 00EB8300 		add	r0, r0, r3, lsl #2
 2661              	.LVL255:
1818:USB/core/usb_core.c ****     depctl.d32 = USB_OTG_READ_REG32(depctl_addr);
 2662              		.loc 1 1818 41 view .LVU901
 2663 0024 8268     		ldr	r2, [r0, #8]
 2664              	.LVL256:
1819:USB/core/usb_core.c ****     /* set the disable and stall bits */
 2665              		.loc 1 1819 5 is_stmt 1 view .LVU902
1819:USB/core/usb_core.c ****     /* set the disable and stall bits */
 2666              		.loc 1 1819 18 is_stmt 0 view .LVU903
 2667 0026 1368     		ldr	r3, [r2]
 2668              	.LVL257:
1821:USB/core/usb_core.c ****     {
 2669              		.loc 1 1821 5 is_stmt 1 view .LVU904
1821:USB/core/usb_core.c ****     {
 2670              		.loc 1 1821 8 is_stmt 0 view .LVU905
 2671 0028 002B     		cmp	r3, #0
 2672 002a 03DB     		blt	.L155
 2673              	.L152:
ARM GAS  /tmp/ccstEyPf.s 			page 85


1825:USB/core/usb_core.c ****     USB_OTG_WRITE_REG32(depctl_addr, depctl.d32);
 2674              		.loc 1 1825 5 is_stmt 1 view .LVU906
1825:USB/core/usb_core.c ****     USB_OTG_WRITE_REG32(depctl_addr, depctl.d32);
 2675              		.loc 1 1825 20 is_stmt 0 view .LVU907
 2676 002c 43F40013 		orr	r3, r3, #2097152
 2677              	.LVL258:
1826:USB/core/usb_core.c ****   }
 2678              		.loc 1 1826 5 is_stmt 1 view .LVU908
1826:USB/core/usb_core.c ****   }
 2679              		.loc 1 1826 5 is_stmt 0 view .LVU909
 2680 0030 1360     		str	r3, [r2]
 2681 0032 F1E7     		b	.L153
 2682              	.L155:
1823:USB/core/usb_core.c ****     }
 2683              		.loc 1 1823 7 is_stmt 1 view .LVU910
1823:USB/core/usb_core.c ****     }
 2684              		.loc 1 1823 22 is_stmt 0 view .LVU911
 2685 0034 43F08043 		orr	r3, r3, #1073741824
 2686              	.LVL259:
1823:USB/core/usb_core.c ****     }
 2687              		.loc 1 1823 22 view .LVU912
 2688 0038 F8E7     		b	.L152
 2689              		.cfi_endproc
 2690              	.LFE151:
 2692              		.section	.text.USB_OTG_EPClearStall,"ax",%progbits
 2693              		.align	1
 2694              		.global	USB_OTG_EPClearStall
 2695              		.syntax unified
 2696              		.thumb
 2697              		.thumb_func
 2698              		.fpu fpv4-sp-d16
 2700              	USB_OTG_EPClearStall:
 2701              	.LVL260:
 2702              	.LFB152:
1838:USB/core/usb_core.c **** 
1839:USB/core/usb_core.c **** 
1840:USB/core/usb_core.c **** /**
1841:USB/core/usb_core.c **** * @brief  Clear the EP STALL
1842:USB/core/usb_core.c **** * @param  pdev : Selected device
1843:USB/core/usb_core.c **** * @retval USB_OTG_STS : status
1844:USB/core/usb_core.c **** */
1845:USB/core/usb_core.c **** USB_OTG_STS USB_OTG_EPClearStall(USB_OTG_CORE_HANDLE *pdev , USB_OTG_EP *ep)
1846:USB/core/usb_core.c **** {
 2703              		.loc 1 1846 1 is_stmt 1 view -0
 2704              		.cfi_startproc
 2705              		@ args = 0, pretend = 0, frame = 0
 2706              		@ frame_needed = 0, uses_anonymous_args = 0
 2707              		@ link register save eliminated.
1847:USB/core/usb_core.c ****   USB_OTG_STS status = USB_OTG_OK;
 2708              		.loc 1 1847 3 view .LVU914
1848:USB/core/usb_core.c ****   USB_OTG_DEPCTL_TypeDef  depctl;
 2709              		.loc 1 1848 3 view .LVU915
1849:USB/core/usb_core.c ****   __IO uint32_t *depctl_addr;
 2710              		.loc 1 1849 3 view .LVU916
1850:USB/core/usb_core.c ****   
1851:USB/core/usb_core.c ****   depctl.d32 = 0;
 2711              		.loc 1 1851 3 view .LVU917
ARM GAS  /tmp/ccstEyPf.s 			page 86


1852:USB/core/usb_core.c ****   
1853:USB/core/usb_core.c ****   if (ep->is_in == 1)
 2712              		.loc 1 1853 3 view .LVU918
 2713              		.loc 1 1853 9 is_stmt 0 view .LVU919
 2714 0000 4B78     		ldrb	r3, [r1, #1]	@ zero_extendqisi2
 2715              		.loc 1 1853 6 view .LVU920
 2716 0002 012B     		cmp	r3, #1
 2717 0004 0FD0     		beq	.L160
1854:USB/core/usb_core.c ****   {
1855:USB/core/usb_core.c ****     depctl_addr = &(pdev->regs.INEP_REGS[ep->num]->DIEPCTL);
1856:USB/core/usb_core.c ****   }
1857:USB/core/usb_core.c ****   else
1858:USB/core/usb_core.c ****   {
1859:USB/core/usb_core.c ****     depctl_addr = &(pdev->regs.OUTEP_REGS[ep->num]->DOEPCTL);
 2718              		.loc 1 1859 5 is_stmt 1 view .LVU921
 2719              		.loc 1 1859 45 is_stmt 0 view .LVU922
 2720 0006 0B78     		ldrb	r3, [r1]	@ zero_extendqisi2
 2721              		.loc 1 1859 42 view .LVU923
 2722 0008 1433     		adds	r3, r3, #20
 2723 000a 00EB8300 		add	r0, r0, r3, lsl #2
 2724              	.LVL261:
 2725              		.loc 1 1859 42 view .LVU924
 2726 000e 4068     		ldr	r0, [r0, #4]
 2727              	.LVL262:
 2728              	.L158:
1860:USB/core/usb_core.c ****   }
1861:USB/core/usb_core.c ****   depctl.d32 = USB_OTG_READ_REG32(depctl_addr);
 2729              		.loc 1 1861 3 is_stmt 1 view .LVU925
 2730              		.loc 1 1861 16 is_stmt 0 view .LVU926
 2731 0010 0268     		ldr	r2, [r0]
 2732              	.LVL263:
1862:USB/core/usb_core.c ****   /* clear the stall bits */
1863:USB/core/usb_core.c ****   depctl.b.stall = 0;
 2733              		.loc 1 1863 3 is_stmt 1 view .LVU927
 2734              		.loc 1 1863 18 is_stmt 0 view .LVU928
 2735 0012 6FF35552 		bfc	r2, #21, #1
1864:USB/core/usb_core.c ****   if (ep->type == EP_TYPE_INTR || ep->type == EP_TYPE_BULK)
 2736              		.loc 1 1864 3 is_stmt 1 view .LVU929
 2737              		.loc 1 1864 9 is_stmt 0 view .LVU930
 2738 0016 CB78     		ldrb	r3, [r1, #3]	@ zero_extendqisi2
 2739              		.loc 1 1864 32 view .LVU931
 2740 0018 023B     		subs	r3, r3, #2
 2741 001a DBB2     		uxtb	r3, r3
 2742              		.loc 1 1864 6 view .LVU932
 2743 001c 012B     		cmp	r3, #1
 2744 001e 08D9     		bls	.L161
 2745              	.L159:
1865:USB/core/usb_core.c ****   {
1866:USB/core/usb_core.c ****     depctl.b.setd0pid = 1; /* DATA0 */
1867:USB/core/usb_core.c ****   }
1868:USB/core/usb_core.c ****   USB_OTG_WRITE_REG32(depctl_addr, depctl.d32);
 2746              		.loc 1 1868 3 is_stmt 1 view .LVU933
 2747 0020 0260     		str	r2, [r0]
1869:USB/core/usb_core.c ****   return status;
 2748              		.loc 1 1869 3 view .LVU934
1870:USB/core/usb_core.c **** }
 2749              		.loc 1 1870 1 is_stmt 0 view .LVU935
ARM GAS  /tmp/ccstEyPf.s 			page 87


 2750 0022 0020     		movs	r0, #0
 2751              	.LVL264:
 2752              		.loc 1 1870 1 view .LVU936
 2753 0024 7047     		bx	lr
 2754              	.LVL265:
 2755              	.L160:
1855:USB/core/usb_core.c ****   }
 2756              		.loc 1 1855 5 is_stmt 1 view .LVU937
1855:USB/core/usb_core.c ****   }
 2757              		.loc 1 1855 44 is_stmt 0 view .LVU938
 2758 0026 0B78     		ldrb	r3, [r1]	@ zero_extendqisi2
1855:USB/core/usb_core.c ****   }
 2759              		.loc 1 1855 41 view .LVU939
 2760 0028 0433     		adds	r3, r3, #4
 2761 002a 00EB8300 		add	r0, r0, r3, lsl #2
 2762              	.LVL266:
1855:USB/core/usb_core.c ****   }
 2763              		.loc 1 1855 41 view .LVU940
 2764 002e 8068     		ldr	r0, [r0, #8]
 2765              	.LVL267:
1855:USB/core/usb_core.c ****   }
 2766              		.loc 1 1855 41 view .LVU941
 2767 0030 EEE7     		b	.L158
 2768              	.LVL268:
 2769              	.L161:
1866:USB/core/usb_core.c ****   }
 2770              		.loc 1 1866 5 is_stmt 1 view .LVU942
1866:USB/core/usb_core.c ****   }
 2771              		.loc 1 1866 23 is_stmt 0 view .LVU943
 2772 0032 42F08052 		orr	r2, r2, #268435456
 2773              	.LVL269:
1866:USB/core/usb_core.c ****   }
 2774              		.loc 1 1866 23 view .LVU944
 2775 0036 F3E7     		b	.L159
 2776              		.cfi_endproc
 2777              	.LFE152:
 2779              		.section	.text.USB_OTG_ReadDevAllOutEp_itr,"ax",%progbits
 2780              		.align	1
 2781              		.global	USB_OTG_ReadDevAllOutEp_itr
 2782              		.syntax unified
 2783              		.thumb
 2784              		.thumb_func
 2785              		.fpu fpv4-sp-d16
 2787              	USB_OTG_ReadDevAllOutEp_itr:
 2788              	.LVL270:
 2789              	.LFB153:
1871:USB/core/usb_core.c **** 
1872:USB/core/usb_core.c **** 
1873:USB/core/usb_core.c **** /**
1874:USB/core/usb_core.c **** * @brief  USB_OTG_ReadDevAllOutEp_itr : returns OUT endpoint interrupt bits
1875:USB/core/usb_core.c **** * @param  pdev : Selected device
1876:USB/core/usb_core.c **** * @retval OUT endpoint interrupt bits
1877:USB/core/usb_core.c **** */
1878:USB/core/usb_core.c **** uint32_t USB_OTG_ReadDevAllOutEp_itr(USB_OTG_CORE_HANDLE *pdev)
1879:USB/core/usb_core.c **** {
 2790              		.loc 1 1879 1 is_stmt 1 view -0
 2791              		.cfi_startproc
ARM GAS  /tmp/ccstEyPf.s 			page 88


 2792              		@ args = 0, pretend = 0, frame = 0
 2793              		@ frame_needed = 0, uses_anonymous_args = 0
 2794              		@ link register save eliminated.
1880:USB/core/usb_core.c ****   uint32_t v;
 2795              		.loc 1 1880 3 view .LVU946
1881:USB/core/usb_core.c ****   v  = USB_OTG_READ_REG32(&pdev->regs.DREGS->DAINT);
 2796              		.loc 1 1881 3 view .LVU947
 2797              		.loc 1 1881 8 is_stmt 0 view .LVU948
 2798 0000 0369     		ldr	r3, [r0, #16]
 2799              		.loc 1 1881 6 view .LVU949
 2800 0002 9869     		ldr	r0, [r3, #24]
 2801              	.LVL271:
1882:USB/core/usb_core.c ****   v &= USB_OTG_READ_REG32(&pdev->regs.DREGS->DAINTMSK);
 2802              		.loc 1 1882 3 is_stmt 1 view .LVU950
 2803              		.loc 1 1882 8 is_stmt 0 view .LVU951
 2804 0004 DB69     		ldr	r3, [r3, #28]
 2805              		.loc 1 1882 5 view .LVU952
 2806 0006 1840     		ands	r0, r0, r3
 2807              	.LVL272:
1883:USB/core/usb_core.c ****   return ((v & 0xffff0000) >> 16);
 2808              		.loc 1 1883 3 is_stmt 1 view .LVU953
1884:USB/core/usb_core.c **** }
 2809              		.loc 1 1884 1 is_stmt 0 view .LVU954
 2810 0008 000C     		lsrs	r0, r0, #16
 2811              	.LVL273:
 2812              		.loc 1 1884 1 view .LVU955
 2813 000a 7047     		bx	lr
 2814              		.cfi_endproc
 2815              	.LFE153:
 2817              		.section	.text.USB_OTG_ReadDevOutEP_itr,"ax",%progbits
 2818              		.align	1
 2819              		.global	USB_OTG_ReadDevOutEP_itr
 2820              		.syntax unified
 2821              		.thumb
 2822              		.thumb_func
 2823              		.fpu fpv4-sp-d16
 2825              	USB_OTG_ReadDevOutEP_itr:
 2826              	.LVL274:
 2827              	.LFB154:
1885:USB/core/usb_core.c **** 
1886:USB/core/usb_core.c **** 
1887:USB/core/usb_core.c **** /**
1888:USB/core/usb_core.c **** * @brief  USB_OTG_ReadDevOutEP_itr : returns Device OUT EP Interrupt register
1889:USB/core/usb_core.c **** * @param  pdev : Selected device
1890:USB/core/usb_core.c **** * @param  ep : end point number
1891:USB/core/usb_core.c **** * @retval Device OUT EP Interrupt register
1892:USB/core/usb_core.c **** */
1893:USB/core/usb_core.c **** uint32_t USB_OTG_ReadDevOutEP_itr(USB_OTG_CORE_HANDLE *pdev , uint8_t epnum)
1894:USB/core/usb_core.c **** {
 2828              		.loc 1 1894 1 is_stmt 1 view -0
 2829              		.cfi_startproc
 2830              		@ args = 0, pretend = 0, frame = 0
 2831              		@ frame_needed = 0, uses_anonymous_args = 0
 2832              		@ link register save eliminated.
1895:USB/core/usb_core.c ****   uint32_t v;
 2833              		.loc 1 1895 3 view .LVU957
1896:USB/core/usb_core.c ****   v  = USB_OTG_READ_REG32(&pdev->regs.OUTEP_REGS[epnum]->DOEPINT);
ARM GAS  /tmp/ccstEyPf.s 			page 89


 2834              		.loc 1 1896 3 view .LVU958
 2835              		.loc 1 1896 8 is_stmt 0 view .LVU959
 2836 0000 1431     		adds	r1, r1, #20
 2837              	.LVL275:
 2838              		.loc 1 1896 8 view .LVU960
 2839 0002 00EB8101 		add	r1, r0, r1, lsl #2
 2840 0006 4B68     		ldr	r3, [r1, #4]
 2841              		.loc 1 1896 6 view .LVU961
 2842 0008 9A68     		ldr	r2, [r3, #8]
 2843              	.LVL276:
1897:USB/core/usb_core.c ****   v &= USB_OTG_READ_REG32(&pdev->regs.DREGS->DOEPMSK);
 2844              		.loc 1 1897 3 is_stmt 1 view .LVU962
 2845              		.loc 1 1897 8 is_stmt 0 view .LVU963
 2846 000a 0369     		ldr	r3, [r0, #16]
 2847 000c 5869     		ldr	r0, [r3, #20]
 2848              	.LVL277:
1898:USB/core/usb_core.c ****   return v;
 2849              		.loc 1 1898 3 is_stmt 1 view .LVU964
1899:USB/core/usb_core.c **** }
 2850              		.loc 1 1899 1 is_stmt 0 view .LVU965
 2851 000e 1040     		ands	r0, r0, r2
 2852              	.LVL278:
 2853              		.loc 1 1899 1 view .LVU966
 2854 0010 7047     		bx	lr
 2855              		.cfi_endproc
 2856              	.LFE154:
 2858              		.section	.text.USB_OTG_ReadDevAllInEPItr,"ax",%progbits
 2859              		.align	1
 2860              		.global	USB_OTG_ReadDevAllInEPItr
 2861              		.syntax unified
 2862              		.thumb
 2863              		.thumb_func
 2864              		.fpu fpv4-sp-d16
 2866              	USB_OTG_ReadDevAllInEPItr:
 2867              	.LVL279:
 2868              	.LFB155:
1900:USB/core/usb_core.c **** 
1901:USB/core/usb_core.c **** 
1902:USB/core/usb_core.c **** /**
1903:USB/core/usb_core.c **** * @brief  USB_OTG_ReadDevAllInEPItr : Get int status register
1904:USB/core/usb_core.c **** * @param  pdev : Selected device
1905:USB/core/usb_core.c **** * @retval int status register
1906:USB/core/usb_core.c **** */
1907:USB/core/usb_core.c **** uint32_t USB_OTG_ReadDevAllInEPItr(USB_OTG_CORE_HANDLE *pdev)
1908:USB/core/usb_core.c **** {
 2869              		.loc 1 1908 1 is_stmt 1 view -0
 2870              		.cfi_startproc
 2871              		@ args = 0, pretend = 0, frame = 0
 2872              		@ frame_needed = 0, uses_anonymous_args = 0
 2873              		@ link register save eliminated.
1909:USB/core/usb_core.c ****   uint32_t v;
 2874              		.loc 1 1909 3 view .LVU968
1910:USB/core/usb_core.c ****   v = USB_OTG_READ_REG32(&pdev->regs.DREGS->DAINT);
 2875              		.loc 1 1910 3 view .LVU969
 2876              		.loc 1 1910 7 is_stmt 0 view .LVU970
 2877 0000 0369     		ldr	r3, [r0, #16]
 2878              		.loc 1 1910 5 view .LVU971
ARM GAS  /tmp/ccstEyPf.s 			page 90


 2879 0002 9869     		ldr	r0, [r3, #24]
 2880              	.LVL280:
1911:USB/core/usb_core.c ****   v &= USB_OTG_READ_REG32(&pdev->regs.DREGS->DAINTMSK);
 2881              		.loc 1 1911 3 is_stmt 1 view .LVU972
 2882              		.loc 1 1911 8 is_stmt 0 view .LVU973
 2883 0004 DB69     		ldr	r3, [r3, #28]
 2884              		.loc 1 1911 5 view .LVU974
 2885 0006 1840     		ands	r0, r0, r3
 2886              	.LVL281:
1912:USB/core/usb_core.c ****   return (v & 0xffff);
 2887              		.loc 1 1912 3 is_stmt 1 view .LVU975
1913:USB/core/usb_core.c **** }
 2888              		.loc 1 1913 1 is_stmt 0 view .LVU976
 2889 0008 80B2     		uxth	r0, r0
 2890              	.LVL282:
 2891              		.loc 1 1913 1 view .LVU977
 2892 000a 7047     		bx	lr
 2893              		.cfi_endproc
 2894              	.LFE155:
 2896              		.section	.text.USB_OTG_EP0_OutStart,"ax",%progbits
 2897              		.align	1
 2898              		.global	USB_OTG_EP0_OutStart
 2899              		.syntax unified
 2900              		.thumb
 2901              		.thumb_func
 2902              		.fpu fpv4-sp-d16
 2904              	USB_OTG_EP0_OutStart:
 2905              	.LVL283:
 2906              	.LFB156:
1914:USB/core/usb_core.c **** 
1915:USB/core/usb_core.c **** /**
1916:USB/core/usb_core.c **** * @brief  configures EPO to receive SETUP packets
1917:USB/core/usb_core.c **** * @param  None
1918:USB/core/usb_core.c **** * @retval : None
1919:USB/core/usb_core.c **** */
1920:USB/core/usb_core.c **** void USB_OTG_EP0_OutStart(USB_OTG_CORE_HANDLE *pdev)
1921:USB/core/usb_core.c **** {
 2907              		.loc 1 1921 1 is_stmt 1 view -0
 2908              		.cfi_startproc
 2909              		@ args = 0, pretend = 0, frame = 8
 2910              		@ frame_needed = 0, uses_anonymous_args = 0
 2911              		@ link register save eliminated.
 2912              		.loc 1 1921 1 is_stmt 0 view .LVU979
 2913 0000 82B0     		sub	sp, sp, #8
 2914              	.LCFI33:
 2915              		.cfi_def_cfa_offset 8
1922:USB/core/usb_core.c ****   USB_OTG_DEP0XFRSIZ_TypeDef  doeptsize0;
 2916              		.loc 1 1922 3 is_stmt 1 view .LVU980
1923:USB/core/usb_core.c ****   doeptsize0.d32 = 0;
 2917              		.loc 1 1923 3 view .LVU981
 2918              		.loc 1 1923 18 is_stmt 0 view .LVU982
 2919 0002 0023     		movs	r3, #0
 2920 0004 0093     		str	r3, [sp]
1924:USB/core/usb_core.c ****   doeptsize0.b.supcnt = 3;
 2921              		.loc 1 1924 3 is_stmt 1 view .LVU983
 2922              		.loc 1 1924 23 is_stmt 0 view .LVU984
 2923 0006 C023     		movs	r3, #192
ARM GAS  /tmp/ccstEyPf.s 			page 91


 2924 0008 8DF80330 		strb	r3, [sp, #3]
1925:USB/core/usb_core.c ****   doeptsize0.b.pktcnt = 1;
 2925              		.loc 1 1925 3 is_stmt 1 view .LVU985
 2926              		.loc 1 1925 23 is_stmt 0 view .LVU986
 2927 000c 4FF00003 		mov	r3, #0
 2928 0010 0122     		movs	r2, #1
 2929 0012 62F3C403 		bfi	r3, r2, #3, #2
 2930 0016 8DF80230 		strb	r3, [sp, #2]
1926:USB/core/usb_core.c ****   doeptsize0.b.xfersize = 8 * 3;
 2931              		.loc 1 1926 3 is_stmt 1 view .LVU987
 2932              		.loc 1 1926 25 is_stmt 0 view .LVU988
 2933 001a 1823     		movs	r3, #24
 2934 001c 8DF80030 		strb	r3, [sp]
1927:USB/core/usb_core.c ****   USB_OTG_WRITE_REG32( &pdev->regs.OUTEP_REGS[0]->DOEPTSIZ, doeptsize0.d32 );
 2935              		.loc 1 1927 3 is_stmt 1 view .LVU989
 2936 0020 436D     		ldr	r3, [r0, #84]
 2937 0022 009A     		ldr	r2, [sp]
 2938 0024 1A61     		str	r2, [r3, #16]
1928:USB/core/usb_core.c ****   
1929:USB/core/usb_core.c ****   if (pdev->cfg.dma_enable == 1)
 2939              		.loc 1 1929 3 view .LVU990
 2940              		.loc 1 1929 16 is_stmt 0 view .LVU991
 2941 0026 C378     		ldrb	r3, [r0, #3]	@ zero_extendqisi2
 2942              		.loc 1 1929 6 view .LVU992
 2943 0028 012B     		cmp	r3, #1
 2944 002a 01D0     		beq	.L168
 2945              	.L165:
1930:USB/core/usb_core.c ****   {
1931:USB/core/usb_core.c ****     USB_OTG_DEPCTL_TypeDef  doepctl;
1932:USB/core/usb_core.c ****     doepctl.d32 = 0;
1933:USB/core/usb_core.c ****     USB_OTG_WRITE_REG32( &pdev->regs.OUTEP_REGS[0]->DOEPDMA, 
1934:USB/core/usb_core.c ****                         (uint32_t)&pdev->dev.setup_packet);
1935:USB/core/usb_core.c ****     
1936:USB/core/usb_core.c ****     /* EP enable */
1937:USB/core/usb_core.c ****     doepctl.d32 = USB_OTG_READ_REG32(&pdev->regs.OUTEP_REGS[0]->DOEPCTL);
1938:USB/core/usb_core.c ****     doepctl.b.epena = 1;
1939:USB/core/usb_core.c ****     doepctl.d32 = 0x80008000;
1940:USB/core/usb_core.c ****     USB_OTG_WRITE_REG32( &pdev->regs.OUTEP_REGS[0]->DOEPCTL, doepctl.d32);
1941:USB/core/usb_core.c ****   }
1942:USB/core/usb_core.c **** }
 2946              		.loc 1 1942 1 view .LVU993
 2947 002c 02B0     		add	sp, sp, #8
 2948              	.LCFI34:
 2949              		.cfi_remember_state
 2950              		.cfi_def_cfa_offset 0
 2951              		@ sp needed
 2952 002e 7047     		bx	lr
 2953              	.L168:
 2954              	.LCFI35:
 2955              		.cfi_restore_state
 2956              	.LBB5:
1931:USB/core/usb_core.c ****     doepctl.d32 = 0;
 2957              		.loc 1 1931 5 is_stmt 1 view .LVU994
1932:USB/core/usb_core.c ****     USB_OTG_WRITE_REG32( &pdev->regs.OUTEP_REGS[0]->DOEPDMA, 
 2958              		.loc 1 1932 5 view .LVU995
1933:USB/core/usb_core.c ****                         (uint32_t)&pdev->dev.setup_packet);
 2959              		.loc 1 1933 5 view .LVU996
ARM GAS  /tmp/ccstEyPf.s 			page 92


 2960 0030 00F2CC52 		addw	r2, r0, #1484
 2961 0034 436D     		ldr	r3, [r0, #84]
 2962 0036 5A61     		str	r2, [r3, #20]
1937:USB/core/usb_core.c ****     doepctl.b.epena = 1;
 2963              		.loc 1 1937 5 view .LVU997
1937:USB/core/usb_core.c ****     doepctl.b.epena = 1;
 2964              		.loc 1 1937 19 is_stmt 0 view .LVU998
 2965 0038 436D     		ldr	r3, [r0, #84]
 2966 003a 1A68     		ldr	r2, [r3]
1938:USB/core/usb_core.c ****     doepctl.d32 = 0x80008000;
 2967              		.loc 1 1938 5 is_stmt 1 view .LVU999
1939:USB/core/usb_core.c ****     USB_OTG_WRITE_REG32( &pdev->regs.OUTEP_REGS[0]->DOEPCTL, doepctl.d32);
 2968              		.loc 1 1939 5 view .LVU1000
1940:USB/core/usb_core.c ****   }
 2969              		.loc 1 1940 5 view .LVU1001
 2970 003c 4FF08022 		mov	r2, #-2147450880
 2971 0040 1A60     		str	r2, [r3]
 2972              	.LBE5:
 2973              		.loc 1 1942 1 is_stmt 0 view .LVU1002
 2974 0042 F3E7     		b	.L165
 2975              		.cfi_endproc
 2976              	.LFE156:
 2978              		.section	.text.USB_OTG_ActiveRemoteWakeup,"ax",%progbits
 2979              		.align	1
 2980              		.global	USB_OTG_ActiveRemoteWakeup
 2981              		.syntax unified
 2982              		.thumb
 2983              		.thumb_func
 2984              		.fpu fpv4-sp-d16
 2986              	USB_OTG_ActiveRemoteWakeup:
 2987              	.LVL284:
 2988              	.LFB157:
1943:USB/core/usb_core.c **** 
1944:USB/core/usb_core.c **** /**
1945:USB/core/usb_core.c **** * @brief  USB_OTG_RemoteWakeup : active remote wakeup signalling
1946:USB/core/usb_core.c **** * @param  None
1947:USB/core/usb_core.c **** * @retval : None
1948:USB/core/usb_core.c **** */
1949:USB/core/usb_core.c **** void USB_OTG_ActiveRemoteWakeup(USB_OTG_CORE_HANDLE *pdev)
1950:USB/core/usb_core.c **** {
 2989              		.loc 1 1950 1 is_stmt 1 view -0
 2990              		.cfi_startproc
 2991              		@ args = 0, pretend = 0, frame = 0
 2992              		@ frame_needed = 0, uses_anonymous_args = 0
1951:USB/core/usb_core.c ****   
1952:USB/core/usb_core.c ****   USB_OTG_DCTL_TypeDef     dctl;
 2993              		.loc 1 1952 3 view .LVU1004
1953:USB/core/usb_core.c ****   USB_OTG_DSTS_TypeDef     dsts;
 2994              		.loc 1 1953 3 view .LVU1005
1954:USB/core/usb_core.c ****   USB_OTG_PCGCCTL_TypeDef  power;  
 2995              		.loc 1 1954 3 view .LVU1006
1955:USB/core/usb_core.c ****   
1956:USB/core/usb_core.c ****   if (pdev->dev.DevRemoteWakeup) 
 2996              		.loc 1 1956 3 view .LVU1007
 2997              		.loc 1 1956 16 is_stmt 0 view .LVU1008
 2998 0000 D0F81831 		ldr	r3, [r0, #280]
 2999              		.loc 1 1956 6 view .LVU1009
ARM GAS  /tmp/ccstEyPf.s 			page 93


 3000 0004 FBB1     		cbz	r3, .L173
1957:USB/core/usb_core.c ****   {
1958:USB/core/usb_core.c ****     dsts.d32 = USB_OTG_READ_REG32(&pdev->regs.DREGS->DSTS);
 3001              		.loc 1 1958 5 is_stmt 1 view .LVU1010
 3002              		.loc 1 1958 16 is_stmt 0 view .LVU1011
 3003 0006 0369     		ldr	r3, [r0, #16]
 3004 0008 9B68     		ldr	r3, [r3, #8]
1959:USB/core/usb_core.c ****     if(dsts.b.suspsts == 1)
 3005              		.loc 1 1959 5 is_stmt 1 view .LVU1012
 3006              		.loc 1 1959 7 is_stmt 0 view .LVU1013
 3007 000a 13F0010F 		tst	r3, #1
 3008 000e 1AD0     		beq	.L173
1950:USB/core/usb_core.c ****   
 3009              		.loc 1 1950 1 view .LVU1014
 3010 0010 10B5     		push	{r4, lr}
 3011              	.LCFI36:
 3012              		.cfi_def_cfa_offset 8
 3013              		.cfi_offset 4, -8
 3014              		.cfi_offset 14, -4
1960:USB/core/usb_core.c ****     {
1961:USB/core/usb_core.c ****       if(pdev->cfg.low_power)
 3015              		.loc 1 1961 7 is_stmt 1 view .LVU1015
 3016              		.loc 1 1961 19 is_stmt 0 view .LVU1016
 3017 0012 837A     		ldrb	r3, [r0, #10]	@ zero_extendqisi2
 3018              		.loc 1 1961 9 view .LVU1017
 3019 0014 43B1     		cbz	r3, .L171
1962:USB/core/usb_core.c ****       {
1963:USB/core/usb_core.c ****         /* un-gate USB Core clock */
1964:USB/core/usb_core.c ****         power.d32 = USB_OTG_READ_REG32(&pdev->regs.PCGCCTL);
 3020              		.loc 1 1964 9 is_stmt 1 view .LVU1018
 3021              		.loc 1 1964 21 is_stmt 0 view .LVU1019
 3022 0016 D0F80C31 		ldr	r3, [r0, #268]
1965:USB/core/usb_core.c ****         power.b.gatehclk = 0;
 3023              		.loc 1 1965 9 is_stmt 1 view .LVU1020
 3024              		.loc 1 1965 26 is_stmt 0 view .LVU1021
 3025 001a 6FF34103 		bfc	r3, #1, #1
 3026              	.LVL285:
1966:USB/core/usb_core.c ****         power.b.stoppclk = 0;
 3027              		.loc 1 1966 9 is_stmt 1 view .LVU1022
 3028              		.loc 1 1966 26 is_stmt 0 view .LVU1023
 3029 001e 6FF30003 		bfc	r3, #0, #1
1967:USB/core/usb_core.c ****         USB_OTG_WRITE_REG32(pdev->regs.PCGCCTL, power.d32);
 3030              		.loc 1 1967 9 is_stmt 1 view .LVU1024
 3031 0022 D0F80C21 		ldr	r2, [r0, #268]
 3032 0026 1360     		str	r3, [r2]
 3033              	.L171:
 3034 0028 0446     		mov	r4, r0
1968:USB/core/usb_core.c ****       }   
1969:USB/core/usb_core.c ****       /* active Remote wakeup signaling */
1970:USB/core/usb_core.c ****       dctl.d32 = 0;
 3035              		.loc 1 1970 7 view .LVU1025
1971:USB/core/usb_core.c ****       dctl.b.rmtwkupsig = 1;
 3036              		.loc 1 1971 7 view .LVU1026
1972:USB/core/usb_core.c ****       USB_OTG_MODIFY_REG32(&pdev->regs.DREGS->DCTL, 0, dctl.d32);
 3037              		.loc 1 1972 7 view .LVU1027
 3038 002a 0269     		ldr	r2, [r0, #16]
 3039 002c 5368     		ldr	r3, [r2, #4]
ARM GAS  /tmp/ccstEyPf.s 			page 94


 3040              	.LVL286:
 3041              		.loc 1 1972 7 is_stmt 0 view .LVU1028
 3042 002e 43F00103 		orr	r3, r3, #1
 3043 0032 5360     		str	r3, [r2, #4]
1973:USB/core/usb_core.c ****       USB_OTG_BSP_mDelay(5);
 3044              		.loc 1 1973 7 is_stmt 1 view .LVU1029
 3045 0034 0520     		movs	r0, #5
 3046              	.LVL287:
 3047              		.loc 1 1973 7 is_stmt 0 view .LVU1030
 3048 0036 FFF7FEFF 		bl	USB_OTG_BSP_mDelay
 3049              	.LVL288:
1974:USB/core/usb_core.c ****       USB_OTG_MODIFY_REG32(&pdev->regs.DREGS->DCTL, dctl.d32, 0 );
 3050              		.loc 1 1974 7 is_stmt 1 view .LVU1031
 3051 003a 2269     		ldr	r2, [r4, #16]
 3052 003c 5368     		ldr	r3, [r2, #4]
 3053 003e 23F00103 		bic	r3, r3, #1
 3054 0042 5360     		str	r3, [r2, #4]
1975:USB/core/usb_core.c ****     }
1976:USB/core/usb_core.c ****   }
1977:USB/core/usb_core.c **** }
 3055              		.loc 1 1977 1 is_stmt 0 view .LVU1032
 3056 0044 10BD     		pop	{r4, pc}
 3057              	.LVL289:
 3058              	.L173:
 3059              	.LCFI37:
 3060              		.cfi_def_cfa_offset 0
 3061              		.cfi_restore 4
 3062              		.cfi_restore 14
 3063              		.loc 1 1977 1 view .LVU1033
 3064 0046 7047     		bx	lr
 3065              		.cfi_endproc
 3066              	.LFE157:
 3068              		.section	.text.USB_OTG_UngateClock,"ax",%progbits
 3069              		.align	1
 3070              		.global	USB_OTG_UngateClock
 3071              		.syntax unified
 3072              		.thumb
 3073              		.thumb_func
 3074              		.fpu fpv4-sp-d16
 3076              	USB_OTG_UngateClock:
 3077              	.LVL290:
 3078              	.LFB158:
1978:USB/core/usb_core.c **** 
1979:USB/core/usb_core.c **** 
1980:USB/core/usb_core.c **** /**
1981:USB/core/usb_core.c **** * @brief  USB_OTG_UngateClock : active USB Core clock
1982:USB/core/usb_core.c **** * @param  None
1983:USB/core/usb_core.c **** * @retval : None
1984:USB/core/usb_core.c **** */
1985:USB/core/usb_core.c **** void USB_OTG_UngateClock(USB_OTG_CORE_HANDLE *pdev)
1986:USB/core/usb_core.c **** {
 3079              		.loc 1 1986 1 is_stmt 1 view -0
 3080              		.cfi_startproc
 3081              		@ args = 0, pretend = 0, frame = 0
 3082              		@ frame_needed = 0, uses_anonymous_args = 0
 3083              		@ link register save eliminated.
1987:USB/core/usb_core.c ****   if(pdev->cfg.low_power)
ARM GAS  /tmp/ccstEyPf.s 			page 95


 3084              		.loc 1 1987 3 view .LVU1035
 3085              		.loc 1 1987 15 is_stmt 0 view .LVU1036
 3086 0000 837A     		ldrb	r3, [r0, #10]	@ zero_extendqisi2
 3087              		.loc 1 1987 5 view .LVU1037
 3088 0002 6BB1     		cbz	r3, .L176
 3089              	.LBB6:
1988:USB/core/usb_core.c ****   {
1989:USB/core/usb_core.c ****     
1990:USB/core/usb_core.c ****     USB_OTG_DSTS_TypeDef     dsts;
 3090              		.loc 1 1990 5 is_stmt 1 view .LVU1038
1991:USB/core/usb_core.c ****     USB_OTG_PCGCCTL_TypeDef  power; 
 3091              		.loc 1 1991 5 view .LVU1039
1992:USB/core/usb_core.c ****     
1993:USB/core/usb_core.c ****     dsts.d32 = USB_OTG_READ_REG32(&pdev->regs.DREGS->DSTS);
 3092              		.loc 1 1993 5 view .LVU1040
 3093              		.loc 1 1993 16 is_stmt 0 view .LVU1041
 3094 0004 0369     		ldr	r3, [r0, #16]
 3095 0006 9B68     		ldr	r3, [r3, #8]
1994:USB/core/usb_core.c ****     
1995:USB/core/usb_core.c ****     if(dsts.b.suspsts == 1)
 3096              		.loc 1 1995 5 is_stmt 1 view .LVU1042
 3097              		.loc 1 1995 7 is_stmt 0 view .LVU1043
 3098 0008 13F0010F 		tst	r3, #1
 3099 000c 08D0     		beq	.L176
1996:USB/core/usb_core.c ****     {
1997:USB/core/usb_core.c ****       /* un-gate USB Core clock */
1998:USB/core/usb_core.c ****       power.d32 = USB_OTG_READ_REG32(&pdev->regs.PCGCCTL);
 3100              		.loc 1 1998 7 is_stmt 1 view .LVU1044
 3101              		.loc 1 1998 19 is_stmt 0 view .LVU1045
 3102 000e D0F80C31 		ldr	r3, [r0, #268]
1999:USB/core/usb_core.c ****       power.b.gatehclk = 0;
 3103              		.loc 1 1999 7 is_stmt 1 view .LVU1046
 3104              		.loc 1 1999 24 is_stmt 0 view .LVU1047
 3105 0012 6FF34103 		bfc	r3, #1, #1
 3106              	.LVL291:
2000:USB/core/usb_core.c ****       power.b.stoppclk = 0;
 3107              		.loc 1 2000 7 is_stmt 1 view .LVU1048
 3108              		.loc 1 2000 24 is_stmt 0 view .LVU1049
 3109 0016 6FF30003 		bfc	r3, #0, #1
2001:USB/core/usb_core.c ****       USB_OTG_WRITE_REG32(pdev->regs.PCGCCTL, power.d32);
 3110              		.loc 1 2001 7 is_stmt 1 view .LVU1050
 3111 001a D0F80C21 		ldr	r2, [r0, #268]
 3112 001e 1360     		str	r3, [r2]
 3113              	.L176:
 3114              	.LBE6:
2002:USB/core/usb_core.c ****       
2003:USB/core/usb_core.c ****     }
2004:USB/core/usb_core.c ****   }
2005:USB/core/usb_core.c **** }
 3115              		.loc 1 2005 1 is_stmt 0 view .LVU1051
 3116 0020 7047     		bx	lr
 3117              		.cfi_endproc
 3118              	.LFE158:
 3120              		.section	.text.USB_OTG_StopDevice,"ax",%progbits
 3121              		.align	1
 3122              		.global	USB_OTG_StopDevice
 3123              		.syntax unified
ARM GAS  /tmp/ccstEyPf.s 			page 96


 3124              		.thumb
 3125              		.thumb_func
 3126              		.fpu fpv4-sp-d16
 3128              	USB_OTG_StopDevice:
 3129              	.LVL292:
 3130              	.LFB159:
2006:USB/core/usb_core.c **** 
2007:USB/core/usb_core.c **** /**
2008:USB/core/usb_core.c **** * @brief  Stop the device and clean up fifo's
2009:USB/core/usb_core.c **** * @param  None
2010:USB/core/usb_core.c **** * @retval : None
2011:USB/core/usb_core.c **** */
2012:USB/core/usb_core.c **** void USB_OTG_StopDevice(USB_OTG_CORE_HANDLE *pdev)
2013:USB/core/usb_core.c **** {
 3131              		.loc 1 2013 1 is_stmt 1 view -0
 3132              		.cfi_startproc
 3133              		@ args = 0, pretend = 0, frame = 0
 3134              		@ frame_needed = 0, uses_anonymous_args = 0
 3135              		.loc 1 2013 1 is_stmt 0 view .LVU1053
 3136 0000 10B5     		push	{r4, lr}
 3137              	.LCFI38:
 3138              		.cfi_def_cfa_offset 8
 3139              		.cfi_offset 4, -8
 3140              		.cfi_offset 14, -4
 3141 0002 0446     		mov	r4, r0
2014:USB/core/usb_core.c ****   uint32_t i;
 3142              		.loc 1 2014 3 is_stmt 1 view .LVU1054
2015:USB/core/usb_core.c ****   
2016:USB/core/usb_core.c ****   pdev->dev.device_status = 1;
 3143              		.loc 1 2016 3 view .LVU1055
 3144              		.loc 1 2016 27 is_stmt 0 view .LVU1056
 3145 0004 0123     		movs	r3, #1
 3146 0006 80F81231 		strb	r3, [r0, #274]
2017:USB/core/usb_core.c ****   
2018:USB/core/usb_core.c ****   for (i = 0; i < pdev->cfg.dev_endpoints ; i++)
 3147              		.loc 1 2018 3 is_stmt 1 view .LVU1057
 3148              	.LVL293:
 3149              		.loc 1 2018 10 is_stmt 0 view .LVU1058
 3150 000a 0023     		movs	r3, #0
 3151              	.LVL294:
 3152              	.L180:
 3153              		.loc 1 2018 28 discriminator 1 view .LVU1059
 3154 000c 6278     		ldrb	r2, [r4, #1]	@ zero_extendqisi2
 3155              		.loc 1 2018 3 discriminator 1 view .LVU1060
 3156 000e 9A42     		cmp	r2, r3
 3157 0010 0DD9     		bls	.L183
2019:USB/core/usb_core.c ****   {
2020:USB/core/usb_core.c ****     USB_OTG_WRITE_REG32( &pdev->regs.INEP_REGS[i]->DIEPINT, 0xFF);
 3158              		.loc 1 2020 5 is_stmt 1 discriminator 3 view .LVU1061
 3159 0012 1A1D     		adds	r2, r3, #4
 3160 0014 04EB8202 		add	r2, r4, r2, lsl #2
 3161 0018 9268     		ldr	r2, [r2, #8]
 3162 001a FF21     		movs	r1, #255
 3163 001c 9160     		str	r1, [r2, #8]
2021:USB/core/usb_core.c ****     USB_OTG_WRITE_REG32( &pdev->regs.OUTEP_REGS[i]->DOEPINT, 0xFF);
 3164              		.loc 1 2021 5 discriminator 3 view .LVU1062
 3165 001e 03F11402 		add	r2, r3, #20
ARM GAS  /tmp/ccstEyPf.s 			page 97


 3166 0022 04EB8202 		add	r2, r4, r2, lsl #2
 3167 0026 5268     		ldr	r2, [r2, #4]
 3168 0028 9160     		str	r1, [r2, #8]
2018:USB/core/usb_core.c ****   {
 3169              		.loc 1 2018 46 is_stmt 0 discriminator 3 view .LVU1063
 3170 002a 0133     		adds	r3, r3, #1
 3171              	.LVL295:
2018:USB/core/usb_core.c ****   {
 3172              		.loc 1 2018 46 discriminator 3 view .LVU1064
 3173 002c EEE7     		b	.L180
 3174              	.L183:
2022:USB/core/usb_core.c ****   }
2023:USB/core/usb_core.c ****   
2024:USB/core/usb_core.c ****   USB_OTG_WRITE_REG32( &pdev->regs.DREGS->DIEPMSK, 0 );
 3175              		.loc 1 2024 3 is_stmt 1 view .LVU1065
 3176 002e 2269     		ldr	r2, [r4, #16]
 3177 0030 0023     		movs	r3, #0
 3178              	.LVL296:
 3179              		.loc 1 2024 3 is_stmt 0 view .LVU1066
 3180 0032 1361     		str	r3, [r2, #16]
2025:USB/core/usb_core.c ****   USB_OTG_WRITE_REG32( &pdev->regs.DREGS->DOEPMSK, 0 );
 3181              		.loc 1 2025 3 is_stmt 1 view .LVU1067
 3182 0034 2269     		ldr	r2, [r4, #16]
 3183 0036 5361     		str	r3, [r2, #20]
2026:USB/core/usb_core.c ****   USB_OTG_WRITE_REG32( &pdev->regs.DREGS->DAINTMSK, 0 );
 3184              		.loc 1 2026 3 view .LVU1068
 3185 0038 2269     		ldr	r2, [r4, #16]
 3186 003a D361     		str	r3, [r2, #28]
2027:USB/core/usb_core.c ****   USB_OTG_WRITE_REG32( &pdev->regs.DREGS->DAINT, 0xFFFFFFFF );  
 3187              		.loc 1 2027 3 view .LVU1069
 3188 003c 2369     		ldr	r3, [r4, #16]
 3189 003e 4FF0FF32 		mov	r2, #-1
 3190 0042 9A61     		str	r2, [r3, #24]
2028:USB/core/usb_core.c ****   
2029:USB/core/usb_core.c ****   /* Flush the FIFO */
2030:USB/core/usb_core.c ****   USB_OTG_FlushRxFifo(pdev);
 3191              		.loc 1 2030 3 view .LVU1070
 3192 0044 2046     		mov	r0, r4
 3193              	.LVL297:
 3194              		.loc 1 2030 3 is_stmt 0 view .LVU1071
 3195 0046 FFF7FEFF 		bl	USB_OTG_FlushRxFifo
 3196              	.LVL298:
2031:USB/core/usb_core.c ****   USB_OTG_FlushTxFifo(pdev ,  0x10 );  
 3197              		.loc 1 2031 3 is_stmt 1 view .LVU1072
 3198 004a 1021     		movs	r1, #16
 3199 004c 2046     		mov	r0, r4
 3200 004e FFF7FEFF 		bl	USB_OTG_FlushTxFifo
 3201              	.LVL299:
2032:USB/core/usb_core.c **** }
 3202              		.loc 1 2032 1 is_stmt 0 view .LVU1073
 3203 0052 10BD     		pop	{r4, pc}
 3204              		.loc 1 2032 1 view .LVU1074
 3205              		.cfi_endproc
 3206              	.LFE159:
 3208              		.section	.text.USB_OTG_GetEPStatus,"ax",%progbits
 3209              		.align	1
 3210              		.global	USB_OTG_GetEPStatus
ARM GAS  /tmp/ccstEyPf.s 			page 98


 3211              		.syntax unified
 3212              		.thumb
 3213              		.thumb_func
 3214              		.fpu fpv4-sp-d16
 3216              	USB_OTG_GetEPStatus:
 3217              	.LVL300:
 3218              	.LFB160:
2033:USB/core/usb_core.c **** 
2034:USB/core/usb_core.c **** /**
2035:USB/core/usb_core.c **** * @brief  returns the EP Status
2036:USB/core/usb_core.c **** * @param  pdev : Selected device
2037:USB/core/usb_core.c **** *         ep : endpoint structure
2038:USB/core/usb_core.c **** * @retval : EP status
2039:USB/core/usb_core.c **** */
2040:USB/core/usb_core.c **** 
2041:USB/core/usb_core.c **** uint32_t USB_OTG_GetEPStatus(USB_OTG_CORE_HANDLE *pdev ,USB_OTG_EP *ep)
2042:USB/core/usb_core.c **** {
 3219              		.loc 1 2042 1 is_stmt 1 view -0
 3220              		.cfi_startproc
 3221              		@ args = 0, pretend = 0, frame = 0
 3222              		@ frame_needed = 0, uses_anonymous_args = 0
 3223              		@ link register save eliminated.
2043:USB/core/usb_core.c ****   USB_OTG_DEPCTL_TypeDef  depctl;
 3224              		.loc 1 2043 3 view .LVU1076
2044:USB/core/usb_core.c ****   __IO uint32_t *depctl_addr;
 3225              		.loc 1 2044 3 view .LVU1077
2045:USB/core/usb_core.c ****   uint32_t Status = 0;  
 3226              		.loc 1 2045 3 view .LVU1078
2046:USB/core/usb_core.c ****   
2047:USB/core/usb_core.c ****   depctl.d32 = 0;
 3227              		.loc 1 2047 3 view .LVU1079
2048:USB/core/usb_core.c ****   if (ep->is_in == 1)
 3228              		.loc 1 2048 3 view .LVU1080
 3229              		.loc 1 2048 9 is_stmt 0 view .LVU1081
 3230 0000 4B78     		ldrb	r3, [r1, #1]	@ zero_extendqisi2
 3231              		.loc 1 2048 6 view .LVU1082
 3232 0002 012B     		cmp	r3, #1
 3233 0004 10D0     		beq	.L191
2049:USB/core/usb_core.c ****   {
2050:USB/core/usb_core.c ****     depctl_addr = &(pdev->regs.INEP_REGS[ep->num]->DIEPCTL);
2051:USB/core/usb_core.c ****     depctl.d32 = USB_OTG_READ_REG32(depctl_addr);
2052:USB/core/usb_core.c ****     
2053:USB/core/usb_core.c ****     if (depctl.b.stall == 1)  
2054:USB/core/usb_core.c ****       Status = USB_OTG_EP_TX_STALL;
2055:USB/core/usb_core.c ****     else if (depctl.b.naksts == 1)
2056:USB/core/usb_core.c ****       Status = USB_OTG_EP_TX_NAK;
2057:USB/core/usb_core.c ****     else 
2058:USB/core/usb_core.c ****       Status = USB_OTG_EP_TX_VALID;     
2059:USB/core/usb_core.c ****     
2060:USB/core/usb_core.c ****   }
2061:USB/core/usb_core.c ****   else
2062:USB/core/usb_core.c ****   {
2063:USB/core/usb_core.c ****     depctl_addr = &(pdev->regs.OUTEP_REGS[ep->num]->DOEPCTL);
 3234              		.loc 1 2063 5 is_stmt 1 view .LVU1083
 3235              		.loc 1 2063 45 is_stmt 0 view .LVU1084
 3236 0006 0B78     		ldrb	r3, [r1]	@ zero_extendqisi2
 3237              		.loc 1 2063 42 view .LVU1085
ARM GAS  /tmp/ccstEyPf.s 			page 99


 3238 0008 1433     		adds	r3, r3, #20
 3239 000a 00EB8300 		add	r0, r0, r3, lsl #2
 3240              	.LVL301:
 3241              		.loc 1 2063 42 view .LVU1086
 3242 000e 4368     		ldr	r3, [r0, #4]
 3243              	.LVL302:
2064:USB/core/usb_core.c ****     depctl.d32 = USB_OTG_READ_REG32(depctl_addr);
 3244              		.loc 1 2064 5 is_stmt 1 view .LVU1087
 3245              		.loc 1 2064 18 is_stmt 0 view .LVU1088
 3246 0010 1B68     		ldr	r3, [r3]
 3247              	.LVL303:
2065:USB/core/usb_core.c ****     if (depctl.b.stall == 1)  
 3248              		.loc 1 2065 5 is_stmt 1 view .LVU1089
 3249 0012 C3F30743 		ubfx	r3, r3, #16, #8
 3250              		.loc 1 2065 8 is_stmt 0 view .LVU1090
 3251 0016 13F0200F 		tst	r3, #32
 3252 001a 19D1     		bne	.L189
2066:USB/core/usb_core.c ****       Status = USB_OTG_EP_RX_STALL;
2067:USB/core/usb_core.c ****     else if (depctl.b.naksts == 1)
 3253              		.loc 1 2067 10 is_stmt 1 view .LVU1091
 3254              		.loc 1 2067 13 is_stmt 0 view .LVU1092
 3255 001c 13F0020F 		tst	r3, #2
 3256 0020 19D0     		beq	.L190
2068:USB/core/usb_core.c ****       Status = USB_OTG_EP_RX_NAK;
 3257              		.loc 1 2068 14 view .LVU1093
 3258 0022 4FF40050 		mov	r0, #8192
 3259              	.LVL304:
 3260              		.loc 1 2068 14 view .LVU1094
 3261 0026 7047     		bx	lr
 3262              	.LVL305:
 3263              	.L191:
2050:USB/core/usb_core.c ****     depctl.d32 = USB_OTG_READ_REG32(depctl_addr);
 3264              		.loc 1 2050 5 is_stmt 1 view .LVU1095
2050:USB/core/usb_core.c ****     depctl.d32 = USB_OTG_READ_REG32(depctl_addr);
 3265              		.loc 1 2050 44 is_stmt 0 view .LVU1096
 3266 0028 0B78     		ldrb	r3, [r1]	@ zero_extendqisi2
2050:USB/core/usb_core.c ****     depctl.d32 = USB_OTG_READ_REG32(depctl_addr);
 3267              		.loc 1 2050 41 view .LVU1097
 3268 002a 0433     		adds	r3, r3, #4
 3269 002c 00EB8300 		add	r0, r0, r3, lsl #2
 3270              	.LVL306:
2050:USB/core/usb_core.c ****     depctl.d32 = USB_OTG_READ_REG32(depctl_addr);
 3271              		.loc 1 2050 41 view .LVU1098
 3272 0030 8368     		ldr	r3, [r0, #8]
 3273              	.LVL307:
2051:USB/core/usb_core.c ****     
 3274              		.loc 1 2051 5 is_stmt 1 view .LVU1099
2051:USB/core/usb_core.c ****     
 3275              		.loc 1 2051 18 is_stmt 0 view .LVU1100
 3276 0032 1B68     		ldr	r3, [r3]
 3277              	.LVL308:
2053:USB/core/usb_core.c ****       Status = USB_OTG_EP_TX_STALL;
 3278              		.loc 1 2053 5 is_stmt 1 view .LVU1101
 3279 0034 C3F30743 		ubfx	r3, r3, #16, #8
2053:USB/core/usb_core.c ****       Status = USB_OTG_EP_TX_STALL;
 3280              		.loc 1 2053 8 is_stmt 0 view .LVU1102
 3281 0038 13F0200F 		tst	r3, #32
ARM GAS  /tmp/ccstEyPf.s 			page 100


 3282 003c 04D1     		bne	.L187
2055:USB/core/usb_core.c ****       Status = USB_OTG_EP_TX_NAK;
 3283              		.loc 1 2055 10 is_stmt 1 view .LVU1103
2055:USB/core/usb_core.c ****       Status = USB_OTG_EP_TX_NAK;
 3284              		.loc 1 2055 13 is_stmt 0 view .LVU1104
 3285 003e 13F0020F 		tst	r3, #2
 3286 0042 03D0     		beq	.L188
2056:USB/core/usb_core.c ****     else 
 3287              		.loc 1 2056 14 view .LVU1105
 3288 0044 2020     		movs	r0, #32
 3289              	.LVL309:
2056:USB/core/usb_core.c ****     else 
 3290              		.loc 1 2056 14 view .LVU1106
 3291 0046 7047     		bx	lr
 3292              	.LVL310:
 3293              	.L187:
2054:USB/core/usb_core.c ****     else if (depctl.b.naksts == 1)
 3294              		.loc 1 2054 14 view .LVU1107
 3295 0048 1020     		movs	r0, #16
 3296              	.LVL311:
2054:USB/core/usb_core.c ****     else if (depctl.b.naksts == 1)
 3297              		.loc 1 2054 14 view .LVU1108
 3298 004a 7047     		bx	lr
 3299              	.LVL312:
 3300              	.L188:
2058:USB/core/usb_core.c ****     
 3301              		.loc 1 2058 14 view .LVU1109
 3302 004c 3020     		movs	r0, #48
 3303              	.LVL313:
2058:USB/core/usb_core.c ****     
 3304              		.loc 1 2058 14 view .LVU1110
 3305 004e 7047     		bx	lr
 3306              	.LVL314:
 3307              	.L189:
2066:USB/core/usb_core.c ****     else if (depctl.b.naksts == 1)
 3308              		.loc 1 2066 14 view .LVU1111
 3309 0050 4FF48050 		mov	r0, #4096
 3310              	.LVL315:
2066:USB/core/usb_core.c ****     else if (depctl.b.naksts == 1)
 3311              		.loc 1 2066 14 view .LVU1112
 3312 0054 7047     		bx	lr
 3313              	.LVL316:
 3314              	.L190:
2069:USB/core/usb_core.c ****     else 
2070:USB/core/usb_core.c ****       Status = USB_OTG_EP_RX_VALID; 
 3315              		.loc 1 2070 14 view .LVU1113
 3316 0056 4FF44050 		mov	r0, #12288
 3317              	.LVL317:
2071:USB/core/usb_core.c ****   } 
2072:USB/core/usb_core.c ****   
2073:USB/core/usb_core.c ****   /* Return the current status */
2074:USB/core/usb_core.c ****   return Status;
 3318              		.loc 1 2074 3 is_stmt 1 view .LVU1114
2075:USB/core/usb_core.c **** }
 3319              		.loc 1 2075 1 is_stmt 0 view .LVU1115
 3320 005a 7047     		bx	lr
 3321              		.cfi_endproc
ARM GAS  /tmp/ccstEyPf.s 			page 101


 3322              	.LFE160:
 3324              		.section	.text.USB_OTG_SetEPStatus,"ax",%progbits
 3325              		.align	1
 3326              		.global	USB_OTG_SetEPStatus
 3327              		.syntax unified
 3328              		.thumb
 3329              		.thumb_func
 3330              		.fpu fpv4-sp-d16
 3332              	USB_OTG_SetEPStatus:
 3333              	.LVL318:
 3334              	.LFB161:
2076:USB/core/usb_core.c **** 
2077:USB/core/usb_core.c **** /**
2078:USB/core/usb_core.c **** * @brief  Set the EP Status
2079:USB/core/usb_core.c **** * @param  pdev : Selected device
2080:USB/core/usb_core.c **** *         Status : new Status
2081:USB/core/usb_core.c **** *         ep : EP structure
2082:USB/core/usb_core.c **** * @retval : None
2083:USB/core/usb_core.c **** */
2084:USB/core/usb_core.c **** void USB_OTG_SetEPStatus (USB_OTG_CORE_HANDLE *pdev , USB_OTG_EP *ep , uint32_t Status)
2085:USB/core/usb_core.c **** {
 3335              		.loc 1 2085 1 is_stmt 1 view -0
 3336              		.cfi_startproc
 3337              		@ args = 0, pretend = 0, frame = 0
 3338              		@ frame_needed = 0, uses_anonymous_args = 0
 3339              		.loc 1 2085 1 is_stmt 0 view .LVU1117
 3340 0000 38B5     		push	{r3, r4, r5, lr}
 3341              	.LCFI39:
 3342              		.cfi_def_cfa_offset 16
 3343              		.cfi_offset 3, -16
 3344              		.cfi_offset 4, -12
 3345              		.cfi_offset 5, -8
 3346              		.cfi_offset 14, -4
2086:USB/core/usb_core.c ****   USB_OTG_DEPCTL_TypeDef  depctl;
 3347              		.loc 1 2086 3 is_stmt 1 view .LVU1118
2087:USB/core/usb_core.c ****   __IO uint32_t *depctl_addr;
 3348              		.loc 1 2087 3 view .LVU1119
2088:USB/core/usb_core.c ****   
2089:USB/core/usb_core.c ****   depctl.d32 = 0;
 3349              		.loc 1 2089 3 view .LVU1120
2090:USB/core/usb_core.c ****   
2091:USB/core/usb_core.c ****   /* Process for IN endpoint */
2092:USB/core/usb_core.c ****   if (ep->is_in == 1)
 3350              		.loc 1 2092 3 view .LVU1121
 3351              		.loc 1 2092 9 is_stmt 0 view .LVU1122
 3352 0002 4B78     		ldrb	r3, [r1, #1]	@ zero_extendqisi2
 3353              		.loc 1 2092 6 view .LVU1123
 3354 0004 012B     		cmp	r3, #1
 3355 0006 13D0     		beq	.L206
2093:USB/core/usb_core.c ****   {
2094:USB/core/usb_core.c ****     depctl_addr = &(pdev->regs.INEP_REGS[ep->num]->DIEPCTL);
2095:USB/core/usb_core.c ****     depctl.d32 = USB_OTG_READ_REG32(depctl_addr);
2096:USB/core/usb_core.c ****     
2097:USB/core/usb_core.c ****     if (Status == USB_OTG_EP_TX_STALL)  
2098:USB/core/usb_core.c ****     {
2099:USB/core/usb_core.c ****       USB_OTG_EPSetStall(pdev, ep); return;
2100:USB/core/usb_core.c ****     }
ARM GAS  /tmp/ccstEyPf.s 			page 102


2101:USB/core/usb_core.c ****     else if (Status == USB_OTG_EP_TX_NAK)
2102:USB/core/usb_core.c ****       depctl.b.snak = 1;
2103:USB/core/usb_core.c ****     else if (Status == USB_OTG_EP_TX_VALID)
2104:USB/core/usb_core.c ****     {
2105:USB/core/usb_core.c ****       if (depctl.b.stall == 1)
2106:USB/core/usb_core.c ****       {  
2107:USB/core/usb_core.c ****         ep->even_odd_frame = 0;
2108:USB/core/usb_core.c ****         USB_OTG_EPClearStall(pdev, ep);
2109:USB/core/usb_core.c ****         return;
2110:USB/core/usb_core.c ****       }      
2111:USB/core/usb_core.c ****       depctl.b.cnak = 1;
2112:USB/core/usb_core.c ****       depctl.b.usbactep = 1; 
2113:USB/core/usb_core.c ****       depctl.b.epena = 1;
2114:USB/core/usb_core.c ****     }
2115:USB/core/usb_core.c ****     else if (Status == USB_OTG_EP_TX_DIS)
2116:USB/core/usb_core.c ****       depctl.b.usbactep = 0;
2117:USB/core/usb_core.c ****   } 
2118:USB/core/usb_core.c ****   else /* Process for OUT endpoint */
2119:USB/core/usb_core.c ****   {
2120:USB/core/usb_core.c ****     depctl_addr = &(pdev->regs.OUTEP_REGS[ep->num]->DOEPCTL);
 3356              		.loc 1 2120 5 is_stmt 1 view .LVU1124
 3357              		.loc 1 2120 45 is_stmt 0 view .LVU1125
 3358 0008 0B78     		ldrb	r3, [r1]	@ zero_extendqisi2
 3359              		.loc 1 2120 42 view .LVU1126
 3360 000a 1433     		adds	r3, r3, #20
 3361 000c 00EB8303 		add	r3, r0, r3, lsl #2
 3362 0010 5C68     		ldr	r4, [r3, #4]
 3363              	.LVL319:
2121:USB/core/usb_core.c ****     depctl.d32 = USB_OTG_READ_REG32(depctl_addr);    
 3364              		.loc 1 2121 5 is_stmt 1 view .LVU1127
 3365              		.loc 1 2121 18 is_stmt 0 view .LVU1128
 3366 0012 2568     		ldr	r5, [r4]
 3367              		.loc 1 2121 16 view .LVU1129
 3368 0014 2B46     		mov	r3, r5
 3369              	.LVL320:
2122:USB/core/usb_core.c ****     
2123:USB/core/usb_core.c ****     if (Status == USB_OTG_EP_RX_STALL)  {
 3370              		.loc 1 2123 5 is_stmt 1 view .LVU1130
 3371              		.loc 1 2123 8 is_stmt 0 view .LVU1131
 3372 0016 B2F5805F 		cmp	r2, #4096
 3373 001a 2DD0     		beq	.L207
2124:USB/core/usb_core.c ****       depctl.b.stall = 1;
2125:USB/core/usb_core.c ****     }
2126:USB/core/usb_core.c ****     else if (Status == USB_OTG_EP_RX_NAK)
 3374              		.loc 1 2126 10 is_stmt 1 view .LVU1132
 3375              		.loc 1 2126 13 is_stmt 0 view .LVU1133
 3376 001c B2F5005F 		cmp	r2, #8192
 3377 0020 2ED0     		beq	.L208
2127:USB/core/usb_core.c ****       depctl.b.snak = 1;
2128:USB/core/usb_core.c ****     else if (Status == USB_OTG_EP_RX_VALID)
 3378              		.loc 1 2128 10 is_stmt 1 view .LVU1134
 3379              		.loc 1 2128 13 is_stmt 0 view .LVU1135
 3380 0022 B2F5405F 		cmp	r2, #12288
 3381 0026 2ED0     		beq	.L209
2129:USB/core/usb_core.c ****     {
2130:USB/core/usb_core.c ****       if (depctl.b.stall == 1)
2131:USB/core/usb_core.c ****       {  
ARM GAS  /tmp/ccstEyPf.s 			page 103


2132:USB/core/usb_core.c ****         ep->even_odd_frame = 0;
2133:USB/core/usb_core.c ****         USB_OTG_EPClearStall(pdev, ep);
2134:USB/core/usb_core.c ****         return;
2135:USB/core/usb_core.c ****       }  
2136:USB/core/usb_core.c ****       depctl.b.cnak = 1;
2137:USB/core/usb_core.c ****       depctl.b.usbactep = 1;    
2138:USB/core/usb_core.c ****       depctl.b.epena = 1;
2139:USB/core/usb_core.c ****     }
2140:USB/core/usb_core.c ****     else if (Status == USB_OTG_EP_RX_DIS)
 3382              		.loc 1 2140 10 is_stmt 1 view .LVU1136
 3383              		.loc 1 2140 13 is_stmt 0 view .LVU1137
 3384 0028 42BB     		cbnz	r2, .L197
2141:USB/core/usb_core.c ****     {
2142:USB/core/usb_core.c ****       depctl.b.usbactep = 0;    
 3385              		.loc 1 2142 7 is_stmt 1 view .LVU1138
 3386              		.loc 1 2142 25 is_stmt 0 view .LVU1139
 3387 002a 6FF3CF33 		bfc	r3, #15, #1
 3388              	.LVL321:
 3389              		.loc 1 2142 25 view .LVU1140
 3390 002e 25E0     		b	.L197
 3391              	.LVL322:
 3392              	.L206:
2094:USB/core/usb_core.c ****     depctl.d32 = USB_OTG_READ_REG32(depctl_addr);
 3393              		.loc 1 2094 5 is_stmt 1 view .LVU1141
2094:USB/core/usb_core.c ****     depctl.d32 = USB_OTG_READ_REG32(depctl_addr);
 3394              		.loc 1 2094 44 is_stmt 0 view .LVU1142
 3395 0030 0B78     		ldrb	r3, [r1]	@ zero_extendqisi2
2094:USB/core/usb_core.c ****     depctl.d32 = USB_OTG_READ_REG32(depctl_addr);
 3396              		.loc 1 2094 41 view .LVU1143
 3397 0032 0433     		adds	r3, r3, #4
 3398 0034 00EB8303 		add	r3, r0, r3, lsl #2
 3399 0038 9C68     		ldr	r4, [r3, #8]
 3400              	.LVL323:
2095:USB/core/usb_core.c ****     
 3401              		.loc 1 2095 5 is_stmt 1 view .LVU1144
2095:USB/core/usb_core.c ****     
 3402              		.loc 1 2095 18 is_stmt 0 view .LVU1145
 3403 003a 2568     		ldr	r5, [r4]
2095:USB/core/usb_core.c ****     
 3404              		.loc 1 2095 16 view .LVU1146
 3405 003c 2B46     		mov	r3, r5
2097:USB/core/usb_core.c ****     {
 3406              		.loc 1 2097 5 is_stmt 1 view .LVU1147
2097:USB/core/usb_core.c ****     {
 3407              		.loc 1 2097 8 is_stmt 0 view .LVU1148
 3408 003e 102A     		cmp	r2, #16
 3409 0040 07D0     		beq	.L210
2101:USB/core/usb_core.c ****       depctl.b.snak = 1;
 3410              		.loc 1 2101 10 is_stmt 1 view .LVU1149
2101:USB/core/usb_core.c ****       depctl.b.snak = 1;
 3411              		.loc 1 2101 13 is_stmt 0 view .LVU1150
 3412 0042 202A     		cmp	r2, #32
 3413 0044 08D0     		beq	.L211
2103:USB/core/usb_core.c ****     {
 3414              		.loc 1 2103 10 is_stmt 1 view .LVU1151
2103:USB/core/usb_core.c ****     {
 3415              		.loc 1 2103 13 is_stmt 0 view .LVU1152
ARM GAS  /tmp/ccstEyPf.s 			page 104


 3416 0046 302A     		cmp	r2, #48
 3417 0048 09D0     		beq	.L212
2115:USB/core/usb_core.c ****       depctl.b.usbactep = 0;
 3418              		.loc 1 2115 10 is_stmt 1 view .LVU1153
2115:USB/core/usb_core.c ****       depctl.b.usbactep = 0;
 3419              		.loc 1 2115 13 is_stmt 0 view .LVU1154
 3420 004a BAB9     		cbnz	r2, .L197
2116:USB/core/usb_core.c ****   } 
 3421              		.loc 1 2116 7 is_stmt 1 view .LVU1155
2116:USB/core/usb_core.c ****   } 
 3422              		.loc 1 2116 25 is_stmt 0 view .LVU1156
 3423 004c 6FF3CF33 		bfc	r3, #15, #1
 3424              	.LVL324:
2116:USB/core/usb_core.c ****   } 
 3425              		.loc 1 2116 25 view .LVU1157
 3426 0050 14E0     		b	.L197
 3427              	.LVL325:
 3428              	.L210:
2099:USB/core/usb_core.c ****     }
 3429              		.loc 1 2099 7 is_stmt 1 view .LVU1158
 3430 0052 FFF7FEFF 		bl	USB_OTG_EPSetStall
 3431              	.LVL326:
2099:USB/core/usb_core.c ****     }
 3432              		.loc 1 2099 37 view .LVU1159
 3433 0056 12E0     		b	.L192
 3434              	.LVL327:
 3435              	.L211:
2102:USB/core/usb_core.c ****     else if (Status == USB_OTG_EP_TX_VALID)
 3436              		.loc 1 2102 7 view .LVU1160
2102:USB/core/usb_core.c ****     else if (Status == USB_OTG_EP_TX_VALID)
 3437              		.loc 1 2102 21 is_stmt 0 view .LVU1161
 3438 0058 45F00063 		orr	r3, r5, #134217728
2102:USB/core/usb_core.c ****     else if (Status == USB_OTG_EP_TX_VALID)
 3439              		.loc 1 2102 21 view .LVU1162
 3440 005c 0EE0     		b	.L197
 3441              	.L212:
2105:USB/core/usb_core.c ****       {  
 3442              		.loc 1 2105 7 is_stmt 1 view .LVU1163
2105:USB/core/usb_core.c ****       {  
 3443              		.loc 1 2105 10 is_stmt 0 view .LVU1164
 3444 005e 15F4001F 		tst	r5, #2097152
 3445 0062 04D1     		bne	.L213
2111:USB/core/usb_core.c ****       depctl.b.usbactep = 1; 
 3446              		.loc 1 2111 7 is_stmt 1 view .LVU1165
2112:USB/core/usb_core.c ****       depctl.b.epena = 1;
 3447              		.loc 1 2112 7 view .LVU1166
2113:USB/core/usb_core.c ****     }
 3448              		.loc 1 2113 7 view .LVU1167
2113:USB/core/usb_core.c ****     }
 3449              		.loc 1 2113 22 is_stmt 0 view .LVU1168
 3450 0064 45F00443 		orr	r3, r5, #-2080374784
 3451              	.LVL328:
2113:USB/core/usb_core.c ****     }
 3452              		.loc 1 2113 22 view .LVU1169
 3453 0068 43F40043 		orr	r3, r3, #32768
 3454              	.LVL329:
2113:USB/core/usb_core.c ****     }
ARM GAS  /tmp/ccstEyPf.s 			page 105


 3455              		.loc 1 2113 22 view .LVU1170
 3456 006c 06E0     		b	.L197
 3457              	.L213:
2107:USB/core/usb_core.c ****         USB_OTG_EPClearStall(pdev, ep);
 3458              		.loc 1 2107 9 is_stmt 1 view .LVU1171
2107:USB/core/usb_core.c ****         USB_OTG_EPClearStall(pdev, ep);
 3459              		.loc 1 2107 28 is_stmt 0 view .LVU1172
 3460 006e 0023     		movs	r3, #0
 3461 0070 4B71     		strb	r3, [r1, #5]
2108:USB/core/usb_core.c ****         return;
 3462              		.loc 1 2108 9 is_stmt 1 view .LVU1173
 3463 0072 FFF7FEFF 		bl	USB_OTG_EPClearStall
 3464              	.LVL330:
2109:USB/core/usb_core.c ****       }      
 3465              		.loc 1 2109 9 view .LVU1174
 3466 0076 02E0     		b	.L192
 3467              	.LVL331:
 3468              	.L207:
2124:USB/core/usb_core.c ****     }
 3469              		.loc 1 2124 7 view .LVU1175
2124:USB/core/usb_core.c ****     }
 3470              		.loc 1 2124 22 is_stmt 0 view .LVU1176
 3471 0078 45F40013 		orr	r3, r5, #2097152
 3472              	.LVL332:
 3473              	.L197:
2143:USB/core/usb_core.c ****     }
2144:USB/core/usb_core.c ****   }
2145:USB/core/usb_core.c ****   
2146:USB/core/usb_core.c ****   USB_OTG_WRITE_REG32(depctl_addr, depctl.d32); 
 3474              		.loc 1 2146 3 is_stmt 1 discriminator 1 view .LVU1177
 3475 007c 2360     		str	r3, [r4]
 3476              	.LVL333:
 3477              	.L192:
2147:USB/core/usb_core.c **** }
 3478              		.loc 1 2147 1 is_stmt 0 view .LVU1178
 3479 007e 38BD     		pop	{r3, r4, r5, pc}
 3480              	.LVL334:
 3481              	.L208:
2127:USB/core/usb_core.c ****     else if (Status == USB_OTG_EP_RX_VALID)
 3482              		.loc 1 2127 7 is_stmt 1 view .LVU1179
2127:USB/core/usb_core.c ****     else if (Status == USB_OTG_EP_RX_VALID)
 3483              		.loc 1 2127 21 is_stmt 0 view .LVU1180
 3484 0080 45F00063 		orr	r3, r5, #134217728
2127:USB/core/usb_core.c ****     else if (Status == USB_OTG_EP_RX_VALID)
 3485              		.loc 1 2127 21 view .LVU1181
 3486 0084 FAE7     		b	.L197
 3487              	.L209:
2130:USB/core/usb_core.c ****       {  
 3488              		.loc 1 2130 7 is_stmt 1 view .LVU1182
2130:USB/core/usb_core.c ****       {  
 3489              		.loc 1 2130 10 is_stmt 0 view .LVU1183
 3490 0086 15F4001F 		tst	r5, #2097152
 3491 008a 04D1     		bne	.L214
2136:USB/core/usb_core.c ****       depctl.b.usbactep = 1;    
 3492              		.loc 1 2136 7 is_stmt 1 view .LVU1184
2137:USB/core/usb_core.c ****       depctl.b.epena = 1;
 3493              		.loc 1 2137 7 view .LVU1185
ARM GAS  /tmp/ccstEyPf.s 			page 106


2138:USB/core/usb_core.c ****     }
 3494              		.loc 1 2138 7 view .LVU1186
2138:USB/core/usb_core.c ****     }
 3495              		.loc 1 2138 22 is_stmt 0 view .LVU1187
 3496 008c 45F00443 		orr	r3, r5, #-2080374784
 3497              	.LVL335:
2138:USB/core/usb_core.c ****     }
 3498              		.loc 1 2138 22 view .LVU1188
 3499 0090 43F40043 		orr	r3, r3, #32768
 3500              	.LVL336:
2138:USB/core/usb_core.c ****     }
 3501              		.loc 1 2138 22 view .LVU1189
 3502 0094 F2E7     		b	.L197
 3503              	.L214:
2132:USB/core/usb_core.c ****         USB_OTG_EPClearStall(pdev, ep);
 3504              		.loc 1 2132 9 is_stmt 1 view .LVU1190
2132:USB/core/usb_core.c ****         USB_OTG_EPClearStall(pdev, ep);
 3505              		.loc 1 2132 28 is_stmt 0 view .LVU1191
 3506 0096 0023     		movs	r3, #0
 3507 0098 4B71     		strb	r3, [r1, #5]
2133:USB/core/usb_core.c ****         return;
 3508              		.loc 1 2133 9 is_stmt 1 view .LVU1192
 3509 009a FFF7FEFF 		bl	USB_OTG_EPClearStall
 3510              	.LVL337:
2134:USB/core/usb_core.c ****       }  
 3511              		.loc 1 2134 9 view .LVU1193
 3512 009e EEE7     		b	.L192
 3513              		.cfi_endproc
 3514              	.LFE161:
 3516              		.text
 3517              	.Letext0:
 3518              		.file 2 "/home/bt0/stm32/compile-tool/gcc-arm-none-eabi-8-2018-q4-major-linux/gcc-arm-none-eabi-8-
 3519              		.file 3 "/home/bt0/stm32/compile-tool/gcc-arm-none-eabi-8-2018-q4-major-linux/gcc-arm-none-eabi-8-
 3520              		.file 4 "F4_CORE/core_cm4.h"
 3521              		.file 5 "USER/system_stm32f4xx.h"
 3522              		.file 6 "/home/bt0/stm32/compile-tool/gcc-arm-none-eabi-8-2018-q4-major-linux/gcc-arm-none-eabi-8-
 3523              		.file 7 "/home/bt0/stm32/compile-tool/gcc-arm-none-eabi-8-2018-q4-major-linux/gcc-arm-none-eabi-8-
 3524              		.file 8 "/home/bt0/stm32/compile-tool/gcc-arm-none-eabi-8-2018-q4-major-linux/gcc-arm-none-eabi-8-
 3525              		.file 9 "/home/bt0/stm32/compile-tool/gcc-arm-none-eabi-8-2018-q4-major-linux/gcc-arm-none-eabi-8-
 3526              		.file 10 "USB/core/usb_regs.h"
 3527              		.file 11 "USB/core/usb_defines.h"
 3528              		.file 12 "USB/core/usb_core.h"
 3529              		.file 13 "USB/core/usb_bsp.h"
ARM GAS  /tmp/ccstEyPf.s 			page 107


DEFINED SYMBOLS
                            *ABS*:0000000000000000 usb_core.c
     /tmp/ccstEyPf.s:18     .text.USB_OTG_EnableCommonInt:0000000000000000 $t
     /tmp/ccstEyPf.s:25     .text.USB_OTG_EnableCommonInt:0000000000000000 USB_OTG_EnableCommonInt
     /tmp/ccstEyPf.s:59     .text.USB_OTG_EnableCommonInt:0000000000000018 $d
     /tmp/ccstEyPf.s:64     .text.USB_OTG_CoreReset:0000000000000000 $t
     /tmp/ccstEyPf.s:70     .text.USB_OTG_CoreReset:0000000000000000 USB_OTG_CoreReset
     /tmp/ccstEyPf.s:175    .text.USB_OTG_CoreReset:0000000000000054 $d
     /tmp/ccstEyPf.s:180    .text.USB_OTG_WritePacket:0000000000000000 $t
     /tmp/ccstEyPf.s:187    .text.USB_OTG_WritePacket:0000000000000000 USB_OTG_WritePacket
     /tmp/ccstEyPf.s:262    .text.USB_OTG_ReadPacket:0000000000000000 $t
     /tmp/ccstEyPf.s:269    .text.USB_OTG_ReadPacket:0000000000000000 USB_OTG_ReadPacket
     /tmp/ccstEyPf.s:329    .text.USB_OTG_SelectCore:0000000000000000 $t
     /tmp/ccstEyPf.s:336    .text.USB_OTG_SelectCore:0000000000000000 USB_OTG_SelectCore
     /tmp/ccstEyPf.s:545    .text.USB_OTG_SelectCore:00000000000000d0 $d
     /tmp/ccstEyPf.s:550    .text.USB_OTG_CoreInit:0000000000000000 $t
     /tmp/ccstEyPf.s:557    .text.USB_OTG_CoreInit:0000000000000000 USB_OTG_CoreInit
     /tmp/ccstEyPf.s:735    .text.USB_OTG_EnableGlobalInt:0000000000000000 $t
     /tmp/ccstEyPf.s:742    .text.USB_OTG_EnableGlobalInt:0000000000000000 USB_OTG_EnableGlobalInt
     /tmp/ccstEyPf.s:769    .text.USB_OTG_DisableGlobalInt:0000000000000000 $t
     /tmp/ccstEyPf.s:776    .text.USB_OTG_DisableGlobalInt:0000000000000000 USB_OTG_DisableGlobalInt
     /tmp/ccstEyPf.s:803    .text.USB_OTG_FlushTxFifo:0000000000000000 $t
     /tmp/ccstEyPf.s:810    .text.USB_OTG_FlushTxFifo:0000000000000000 USB_OTG_FlushTxFifo
     /tmp/ccstEyPf.s:889    .text.USB_OTG_FlushTxFifo:0000000000000044 $d
     /tmp/ccstEyPf.s:894    .text.USB_OTG_FlushRxFifo:0000000000000000 $t
     /tmp/ccstEyPf.s:901    .text.USB_OTG_FlushRxFifo:0000000000000000 USB_OTG_FlushRxFifo
     /tmp/ccstEyPf.s:973    .text.USB_OTG_FlushRxFifo:000000000000003c $d
     /tmp/ccstEyPf.s:978    .text.USB_OTG_SetCurrentMode:0000000000000000 $t
     /tmp/ccstEyPf.s:985    .text.USB_OTG_SetCurrentMode:0000000000000000 USB_OTG_SetCurrentMode
     /tmp/ccstEyPf.s:1048   .text.USB_OTG_GetMode:0000000000000000 $t
     /tmp/ccstEyPf.s:1055   .text.USB_OTG_GetMode:0000000000000000 USB_OTG_GetMode
     /tmp/ccstEyPf.s:1075   .text.USB_OTG_IsDeviceMode:0000000000000000 $t
     /tmp/ccstEyPf.s:1082   .text.USB_OTG_IsDeviceMode:0000000000000000 USB_OTG_IsDeviceMode
     /tmp/ccstEyPf.s:1108   .text.USB_OTG_IsHostMode:0000000000000000 $t
     /tmp/ccstEyPf.s:1115   .text.USB_OTG_IsHostMode:0000000000000000 USB_OTG_IsHostMode
     /tmp/ccstEyPf.s:1142   .text.USB_OTG_ReadCoreItr:0000000000000000 $t
     /tmp/ccstEyPf.s:1149   .text.USB_OTG_ReadCoreItr:0000000000000000 USB_OTG_ReadCoreItr
     /tmp/ccstEyPf.s:1178   .text.USB_OTG_ReadOtgItr:0000000000000000 $t
     /tmp/ccstEyPf.s:1185   .text.USB_OTG_ReadOtgItr:0000000000000000 USB_OTG_ReadOtgItr
     /tmp/ccstEyPf.s:1204   .text.USB_OTG_InitDevSpeed:0000000000000000 $t
     /tmp/ccstEyPf.s:1211   .text.USB_OTG_InitDevSpeed:0000000000000000 USB_OTG_InitDevSpeed
     /tmp/ccstEyPf.s:1236   .text.USB_OTG_EnableDevInt:0000000000000000 $t
     /tmp/ccstEyPf.s:1243   .text.USB_OTG_EnableDevInt:0000000000000000 USB_OTG_EnableDevInt
     /tmp/ccstEyPf.s:1324   .text.USB_OTG_CoreInitDev:0000000000000000 $t
     /tmp/ccstEyPf.s:1331   .text.USB_OTG_CoreInitDev:0000000000000000 USB_OTG_CoreInitDev
     /tmp/ccstEyPf.s:1640   .text.USB_OTG_GetDeviceSpeed:0000000000000000 $t
     /tmp/ccstEyPf.s:1647   .text.USB_OTG_GetDeviceSpeed:0000000000000000 USB_OTG_GetDeviceSpeed
     /tmp/ccstEyPf.s:1701   .text.USB_OTG_EP0Activate:0000000000000000 $t
     /tmp/ccstEyPf.s:1708   .text.USB_OTG_EP0Activate:0000000000000000 USB_OTG_EP0Activate
     /tmp/ccstEyPf.s:1767   .text.USB_OTG_EPActivate:0000000000000000 $t
     /tmp/ccstEyPf.s:1774   .text.USB_OTG_EPActivate:0000000000000000 USB_OTG_EPActivate
     /tmp/ccstEyPf.s:1903   .text.USB_OTG_EPDeactivate:0000000000000000 $t
     /tmp/ccstEyPf.s:1910   .text.USB_OTG_EPDeactivate:0000000000000000 USB_OTG_EPDeactivate
     /tmp/ccstEyPf.s:2013   .text.USB_OTG_EPStartXfer:0000000000000000 $t
     /tmp/ccstEyPf.s:2020   .text.USB_OTG_EPStartXfer:0000000000000000 USB_OTG_EPStartXfer
     /tmp/ccstEyPf.s:2329   .text.USB_OTG_EP0StartXfer:0000000000000000 $t
     /tmp/ccstEyPf.s:2336   .text.USB_OTG_EP0StartXfer:0000000000000000 USB_OTG_EP0StartXfer
ARM GAS  /tmp/ccstEyPf.s 			page 108


     /tmp/ccstEyPf.s:2601   .text.USB_OTG_EPSetStall:0000000000000000 $t
     /tmp/ccstEyPf.s:2608   .text.USB_OTG_EPSetStall:0000000000000000 USB_OTG_EPSetStall
     /tmp/ccstEyPf.s:2693   .text.USB_OTG_EPClearStall:0000000000000000 $t
     /tmp/ccstEyPf.s:2700   .text.USB_OTG_EPClearStall:0000000000000000 USB_OTG_EPClearStall
     /tmp/ccstEyPf.s:2780   .text.USB_OTG_ReadDevAllOutEp_itr:0000000000000000 $t
     /tmp/ccstEyPf.s:2787   .text.USB_OTG_ReadDevAllOutEp_itr:0000000000000000 USB_OTG_ReadDevAllOutEp_itr
     /tmp/ccstEyPf.s:2818   .text.USB_OTG_ReadDevOutEP_itr:0000000000000000 $t
     /tmp/ccstEyPf.s:2825   .text.USB_OTG_ReadDevOutEP_itr:0000000000000000 USB_OTG_ReadDevOutEP_itr
     /tmp/ccstEyPf.s:2859   .text.USB_OTG_ReadDevAllInEPItr:0000000000000000 $t
     /tmp/ccstEyPf.s:2866   .text.USB_OTG_ReadDevAllInEPItr:0000000000000000 USB_OTG_ReadDevAllInEPItr
     /tmp/ccstEyPf.s:2897   .text.USB_OTG_EP0_OutStart:0000000000000000 $t
     /tmp/ccstEyPf.s:2904   .text.USB_OTG_EP0_OutStart:0000000000000000 USB_OTG_EP0_OutStart
     /tmp/ccstEyPf.s:2979   .text.USB_OTG_ActiveRemoteWakeup:0000000000000000 $t
     /tmp/ccstEyPf.s:2986   .text.USB_OTG_ActiveRemoteWakeup:0000000000000000 USB_OTG_ActiveRemoteWakeup
     /tmp/ccstEyPf.s:3069   .text.USB_OTG_UngateClock:0000000000000000 $t
     /tmp/ccstEyPf.s:3076   .text.USB_OTG_UngateClock:0000000000000000 USB_OTG_UngateClock
     /tmp/ccstEyPf.s:3121   .text.USB_OTG_StopDevice:0000000000000000 $t
     /tmp/ccstEyPf.s:3128   .text.USB_OTG_StopDevice:0000000000000000 USB_OTG_StopDevice
     /tmp/ccstEyPf.s:3209   .text.USB_OTG_GetEPStatus:0000000000000000 $t
     /tmp/ccstEyPf.s:3216   .text.USB_OTG_GetEPStatus:0000000000000000 USB_OTG_GetEPStatus
     /tmp/ccstEyPf.s:3325   .text.USB_OTG_SetEPStatus:0000000000000000 $t
     /tmp/ccstEyPf.s:3332   .text.USB_OTG_SetEPStatus:0000000000000000 USB_OTG_SetEPStatus

UNDEFINED SYMBOLS
USB_OTG_BSP_uDelay
USB_OTG_BSP_mDelay
