============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.16-s062_1
  Generated on:           Feb 27 2026  07:01:40 am
  Module:                 Camera_capture
  Operating conditions:   PVT_0P9V_125C (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================


Path 1: MET (37780 ps) Setup Check with Pin x_count_reg[9]/CK->D
          Group: p_clock
     Startpoint: (F) rst
          Clock: (R) p_clock
       Endpoint: (R) x_count_reg[9]/D
          Clock: (R) p_clock

                     Capture       Launch     
        Clock Edge:+   41660            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   41660            0     
                                              
             Setup:-     134                  
       Uncertainty:-     500                  
     Required Time:=   41026                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-    1246                  
             Slack:=   37780                  

Exceptions/Constraints:
  input_delay             2000            Camera_capture.sdc_line_9 

#-----------------------------------------------------------------------------------------
#  Timing Point    Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  rst              -       -     F     (arrival)     48 16.9     0     0    2000    (-,-) 
  g3320__2883/Y    -       B->Y  R     NOR2X1        11  4.0   202   121    2121    (-,-) 
  g3318/Y          -       A->Y  F     INVX1          5  1.6    85   152    2274    (-,-) 
  g3466/Y          -       B->Y  R     NOR2BX1        7  2.4   138   127    2400    (-,-) 
  g3296__5526/Y    -       B->Y  F     NAND2X1        6  2.3   167   174    2574    (-,-) 
  g3290/Y          -       A->Y  R     INVX1          2  0.4    44   107    2681    (-,-) 
  g3288__9315/Y    -       C->Y  F     NAND3BXL       2  0.6   170   135    2816    (-,-) 
  g3285/Y          -       A->Y  R     INVXL          2  0.4    48   120    2936    (-,-) 
  g3186__5115/Y    -       D->Y  F     NAND4XL        1  0.4   218   167    3104    (-,-) 
  g3131__5526/Y    -       B0->Y R     OAI2BB1X1      1  0.3    58   143    3246    (-,-) 
  x_count_reg[9]/D <<<     -     R     DFFHQX1        1    -     -     0    3246    (-,-) 
#-----------------------------------------------------------------------------------------

