
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.035370                       # Number of seconds simulated
sim_ticks                                 35369795301                       # Number of ticks simulated
final_tick                               564934175238                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 320208                       # Simulator instruction rate (inst/s)
host_op_rate                                   404303                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                2565161                       # Simulator tick rate (ticks/s)
host_mem_usage                               16925636                       # Number of bytes of host memory used
host_seconds                                 13788.53                       # Real time elapsed on the host
sim_insts                                  4415193701                       # Number of instructions simulated
sim_ops                                    5574746313                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1280                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      1140992                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       486016                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         2176                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       457600                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data       755584                       # Number of bytes read from this memory
system.physmem.bytes_read::total              2847104                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1280                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         2176                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            6912                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1830144                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1830144                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           10                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         8914                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         3797                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           17                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         3575                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data         5903                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 22243                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           14298                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                14298                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        36189                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     32258937                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        50665                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     13740990                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        61521                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     12937593                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst        47046                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     21362408                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                80495349                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        36189                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        50665                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        61521                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst        47046                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             195421                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          51743132                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               51743132                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          51743132                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        36189                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     32258937                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        50665                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     13740990                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        61521                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     12937593                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst        47046                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     21362408                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              132238481                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                84819654                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        30987865                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     25415815                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2014890                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     13188096                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        12099548                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         3164755                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        87356                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     32027751                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             170109303                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           30987865                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     15264303                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             36577375                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles       10802754                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       6418149                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles            1                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         15672341                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       809209                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     83778459                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.495785                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.335422                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        47201084     56.34%     56.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         3649072      4.36%     60.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         3199316      3.82%     64.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         3438200      4.10%     68.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         3024261      3.61%     72.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1579078      1.88%     74.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1028615      1.23%     75.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         2704042      3.23%     78.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        17954791     21.43%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     83778459                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.365338                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               2.005541                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        33689302                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      6001979                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         34795861                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       542561                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       8748747                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      5078806                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         6490                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     201806958                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        50938                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       8748747                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        35353273                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        2516446                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       805065                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         33645127                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      2709793                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     194978360                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents        12084                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents       1689014                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       749982                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents           46                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    270738864                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    909224454                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    909224454                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    168259218                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps       102479600                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        34160                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        18138                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          7213374                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     19252091                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores     10028617                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       243197                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      3218706                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         183883013                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        34145                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        147785525                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       280603                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     60967290                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined    186293780                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         2101                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     83778459                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.764004                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.909731                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     29583365     35.31%     35.31% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     17821339     21.27%     56.58% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11977594     14.30%     70.88% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7632350      9.11%     79.99% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7542269      9.00%     88.99% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      4440306      5.30%     94.29% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3381313      4.04%     98.33% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       745920      0.89%     99.22% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       654003      0.78%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     83778459                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu        1083654     69.97%     69.97% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult            41      0.00%     69.97% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     69.97% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     69.97% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     69.97% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     69.97% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     69.97% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     69.97% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     69.97% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     69.97% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     69.97% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     69.97% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     69.97% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     69.97% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     69.97% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     69.97% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     69.97% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     69.97% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     69.97% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     69.97% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     69.97% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     69.97% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     69.97% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     69.97% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     69.97% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     69.97% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     69.97% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.97% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     69.97% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        205131     13.24%     83.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       259966     16.79%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    121577768     82.27%     82.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2013852      1.36%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16022      0.01%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     15741392     10.65%     94.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      8436491      5.71%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     147785525                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.742350                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1548792                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.010480                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    381178900                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    244885500                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    143633621                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     149334317                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       263446                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      7039962                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          513                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation         1077                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores      2286944                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads          572                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       8748747                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        1777300                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       163283                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    183917158                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts       314086                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     19252091                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts     10028617                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        18123                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents        119186                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents         7874                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents         1077                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1231456                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1128386                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2359842                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    145201159                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     14797690                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2584362                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            22993577                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        20585234                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           8195887                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.711881                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             143779964                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            143633621                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         93703188                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        261703814                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.693400                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.358051                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122421920                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     61498108                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        32044                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2040387                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     75029712                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.631646                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.173453                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     29723904     39.62%     39.62% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     20447602     27.25%     66.87% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      8374167     11.16%     78.03% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4292516      5.72%     83.75% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3687594      4.91%     88.67% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1809314      2.41%     91.08% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1998363      2.66%     93.74% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1008704      1.34%     95.09% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      3687548      4.91%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     75029712                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122421920                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              19953799                       # Number of memory references committed
system.switch_cpus0.commit.loads             12212129                       # Number of loads committed
system.switch_cpus0.commit.membars              16022                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17573934                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110146126                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2413416                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      3687548                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           255262192                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          376597121                       # The number of ROB writes
system.switch_cpus0.timesIdled                  40363                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                1041195                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122421920                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.848197                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.848197                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.178972                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.178972                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       655593099                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      197007692                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      189234603                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         32044                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                84819654                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        31427860                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     25619281                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2097775                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     13299712                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        12287998                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         3388405                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        93136                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     31442020                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             172630317                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           31427860                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     15676403                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             38351157                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles       11149622                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       5154235                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           20                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines         15520276                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1015453                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     83973405                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.547502                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.295214                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        45622248     54.33%     54.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         2540406      3.03%     57.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         4744668      5.65%     63.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         4723972      5.63%     68.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         2933654      3.49%     72.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         2329777      2.77%     74.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1458396      1.74%     76.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         1375363      1.64%     78.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        18244921     21.73%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     83973405                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.370526                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.035263                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        32784069                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      5095273                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         36842757                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       225564                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       9025735                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      5319641                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          257                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     207113496                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1377                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       9025735                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        35163576                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1001782                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       837865                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         34643388                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      3301053                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     199717614                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents            6                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents       1369921                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents      1011550                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    280420481                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    931733481                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    931733481                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    173480947                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps       106939520                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        35581                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        17082                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          9194242                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     18475100                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      9437711                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       118623                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      3318856                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         188299146                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        34164                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        150016405                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       294722                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     63657929                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined    194690272                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.issued_per_cycle::samples     83973405                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.786475                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.897083                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     28589749     34.05%     34.05% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     18288003     21.78%     55.82% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     12138014     14.45%     70.28% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      7922006      9.43%     79.71% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      8350213      9.94%     89.66% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      4033786      4.80%     94.46% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      3185546      3.79%     98.25% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       725406      0.86%     99.12% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       740682      0.88%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     83973405                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         934550     72.54%     72.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     72.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     72.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     72.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     72.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     72.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     72.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     72.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     72.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     72.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     72.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     72.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     72.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     72.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     72.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     72.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     72.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     72.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     72.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     72.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     72.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     72.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     72.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     72.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     72.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     72.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     72.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     72.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     72.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        177571     13.78%     86.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       176262     13.68%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    125480265     83.64%     83.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2015438      1.34%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        17082      0.01%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     14517277      9.68%     94.68% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7986343      5.32%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     150016405                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.768651                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt            1288383                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.008588                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    385589320                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    251991571                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    146582742                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     151304788                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       467975                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      7165750                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses         1978                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          332                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores      2273267                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       9025735                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         520740                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        90566                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    188333313                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts       376461                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     18475100                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      9437711                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        17082                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         71128                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          332                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1312041                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1165365                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2477406                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    148031103                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     13852315                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      1985302                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            21650727                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        20991779                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7798412                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.745245                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             146628818                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            146582742                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         93424986                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        268084477                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.728170                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.348491                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    101035053                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    124403820                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     63929929                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        34164                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2123162                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     74947670                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.659876                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.150424                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     28256989     37.70%     37.70% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     21077417     28.12%     65.83% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      8755780     11.68%     77.51% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4368907      5.83%     83.34% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      4356720      5.81%     89.15% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1762648      2.35%     91.50% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1769134      2.36%     93.86% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       947402      1.26%     95.13% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      3652673      4.87%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     74947670                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    101035053                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     124403820                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              18473794                       # Number of memory references committed
system.switch_cpus1.commit.loads             11309350                       # Number of loads committed
system.switch_cpus1.commit.membars              17082                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          17956376                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        112078288                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2565824                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      3652673                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           259628746                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          385699050                       # The number of ROB writes
system.switch_cpus1.timesIdled                  32737                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 846249                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          101035053                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            124403820                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    101035053                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.839507                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.839507                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.191175                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.191175                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       664975130                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      203618830                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      190269687                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         34164                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles                84819654                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        31995785                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     26105857                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      2136379                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups     13567302                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits        12606239                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         3311258                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        94050                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles     33161258                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             173847939                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           31995785                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     15917497                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             37683193                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles       11142698                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       4667742                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.PendingTrapStallCycles            8                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines         16147897                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes       827884                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples     84500871                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.543940                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.340456                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0        46817678     55.40%     55.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         3095431      3.66%     59.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         4617867      5.46%     64.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         3214350      3.80%     68.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         2241617      2.65%     70.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         2192592      2.59%     73.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1334547      1.58%     75.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         2840074      3.36%     78.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        18146715     21.48%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total     84500871                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.377221                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               2.049619                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles        34101216                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      4901612                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         35984553                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles       525099                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       8988385                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      5387876                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          323                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     208221742                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1658                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       8988385                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles        36011452                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles         514374                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      1625128                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         34560431                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      2801096                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     202036397                       # Number of instructions processed by rename
system.switch_cpus2.rename.IQFullEvents       1170281                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       951371                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands    283423782                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    940486193                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    940486193                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    174488342                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps       108935393                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        36349                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        17398                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          8312532                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     18516079                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      9483333                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       113159                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      3011675                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         188279852                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        34730                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        150422896                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       299542                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     62744678                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined    192030783                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved           62                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples     84500871                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.780134                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.916384                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     30025203     35.53%     35.53% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     16901788     20.00%     55.53% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     12367863     14.64%     70.17% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      8138124      9.63%     79.80% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      8174365      9.67%     89.48% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      3937668      4.66%     94.14% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      3503346      4.15%     98.28% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       654978      0.78%     99.06% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       797536      0.94%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     84500871                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         819320     71.17%     71.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        162486     14.11%     85.28% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       169432     14.72%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    125829219     83.65%     83.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      1899268      1.26%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        17333      0.01%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     14783907      9.83%     94.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      7893169      5.25%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     150422896                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.773444                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt            1151238                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.007653                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    386797442                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    251059645                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    146260775                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     151574134                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       471190                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      7177996                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses         6335                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          386                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores      2273344                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       8988385                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         272587                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        50121                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    188314584                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts       651000                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     18516079                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      9483333                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        17396                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         42110                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          386                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1302405                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1161299                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2463704                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    147658450                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     13816251                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2764445                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            21518396                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        20983568                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7702145                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.740852                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             146323569                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            146260775                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         94760836                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        269238670                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.724374                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.351958                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts    101452238                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    125054275                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     63260511                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        34668                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2153495                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples     75512486                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.656074                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.176279                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     28702768     38.01%     38.01% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     21709512     28.75%     66.76% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      8203306     10.86%     77.62% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      4593254      6.08%     83.71% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      3893290      5.16%     88.86% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1742182      2.31%     91.17% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1667208      2.21%     93.38% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7      1136657      1.51%     94.88% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      3864309      5.12%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total     75512486                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts    101452238                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     125054275                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              18548066                       # Number of memory references committed
system.switch_cpus2.commit.loads             11338080                       # Number of loads committed
system.switch_cpus2.commit.membars              17334                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          18143988                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        112581085                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2586484                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      3864309                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           259962963                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          385623724                       # The number of ROB writes
system.switch_cpus2.timesIdled                  18439                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                 318783                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts          101452238                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            125054275                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total    101452238                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.836055                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.836055                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.196094                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.196094                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       663164468                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      203479796                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      191375257                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         34668                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus3.numCycles                84819654                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups        31122220                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted     25330032                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect      2079822                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups     13249198                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits        12270286                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS         3204246                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect        91797                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles     34407041                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts             169996764                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches           31122220                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches     15474532                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles             35723476                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles       10670715                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles       5146126                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.PendingTrapStallCycles           31                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.CacheLines         16819833                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes       836467                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples     83832325                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     2.497546                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     3.301106                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0        48108849     57.39%     57.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1         1928198      2.30%     59.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2         2516599      3.00%     62.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3         3782938      4.51%     67.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4         3677872      4.39%     71.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5         2793540      3.33%     74.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6         1660974      1.98%     76.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7         2487024      2.97%     79.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8        16876331     20.13%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total     83832325                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.366922                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               2.004214                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles        35543037                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles      5028544                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles         34436843                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles       268491                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles       8555409                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved      5269159                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          267                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts     203381086                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1360                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles       8555409                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles        37427370                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles        1025742                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles      1262616                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles         32776978                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles      2784204                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts     197454900                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents          735                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents       1204098                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents       873857                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.FullRegisterEvents           32                       # Number of times there has been no free registers
system.switch_cpus3.rename.RenamedOperands    275125456                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups    919615679                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups    919615679                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps    171084930                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps       104040499                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts        41867                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts        23628                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts          7864443                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads     18300675                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores      9703832                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads       188740                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores      3133129                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded         183515516                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded        39800                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued        147837207                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued       276850                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined     59663575                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined    181439870                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved         6400                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples     83832325                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     1.763487                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.898077                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0     28934362     34.51%     34.51% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1     18496546     22.06%     56.58% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2     11926737     14.23%     70.81% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3      8148359      9.72%     80.53% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4      7620433      9.09%     89.62% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5      4067402      4.85%     94.47% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6      2992739      3.57%     98.04% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7       899042      1.07%     99.11% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8       746705      0.89%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total     83832325                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu         727353     69.17%     69.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             5      0.00%     69.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     69.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     69.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     69.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     69.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     69.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     69.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     69.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     69.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     69.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     69.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     69.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     69.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     69.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     69.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     69.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     69.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     69.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     69.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     69.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     69.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     69.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     69.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     69.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     69.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     69.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     69.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead        149685     14.23%     83.40% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite       174550     16.60%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    123010682     83.21%     83.21% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult      2088974      1.41%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc        16701      0.01%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     14596128      9.87%     94.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite      8124722      5.50%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     147837207                       # Type of FU issued
system.switch_cpus3.iq.rate                  1.742959                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt            1051593                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.007113                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads    380835182                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes    243219721                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    143688686                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses     148888800                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads       500251                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads      7011021                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses         2187                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          868                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores      2467601                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked           98                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles       8555409                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles         600381                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles        98316                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts    183555321                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts      1256204                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts     18300675                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts      9703832                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts        23100                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents         74237                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          868                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect      1274137                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect      1170304                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts      2444441                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts    145009180                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts     13741982                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts      2828027                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs            21685341                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches        20310329                       # Number of branches executed
system.switch_cpus3.iew.exec_stores           7943359                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            1.709618                       # Inst execution rate
system.switch_cpus3.iew.wb_sent             143726828                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count            143688686                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers         92317755                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers        259234067                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              1.694049                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.356117                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts    100195464                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps    123144590                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts     60410988                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls        33400                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts      2114117                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples     75276916                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     1.635888                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     2.154540                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0     28827814     38.30%     38.30% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1     21718218     28.85%     67.15% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2      8004794     10.63%     77.78% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3      4583645      6.09%     83.87% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4      3822394      5.08%     88.95% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5      1878856      2.50%     91.44% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6      1873172      2.49%     93.93% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7       801223      1.06%     95.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8      3766800      5.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total     75276916                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts    100195464                       # Number of instructions committed
system.switch_cpus3.commit.committedOps     123144590                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs              18525882                       # Number of memory references committed
system.switch_cpus3.commit.loads             11289654                       # Number of loads committed
system.switch_cpus3.commit.membars              16700                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          17661853                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts        110998110                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls      2512678                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events      3766800                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads           255065694                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes          375671056                       # The number of ROB writes
system.switch_cpus3.timesIdled                  32938                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                 987329                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts          100195464                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            123144590                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total    100195464                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      0.846542                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.846542                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      1.181276                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                1.181276                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads       652563321                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      198457363                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads      187848718                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes         33400                       # number of misc regfile writes
system.l2.replacements                          22243                       # number of replacements
system.l2.tagsinuse                      65535.981593                       # Cycle average of tags in use
system.l2.total_refs                          2270352                       # Total number of references to valid blocks.
system.l2.sampled_refs                          87779                       # Sample count of references to valid blocks.
system.l2.avg_refs                          25.864409                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks          4557.880530                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst      9.868207                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   4595.004817                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     13.837463                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data   1873.129404                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst     16.009497                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data   1780.137495                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.inst     12.997059                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.data   2941.024890                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.inst              1.666424                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data          17553.979863                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data          10629.411561                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data           8119.010395                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu3.data          13432.023987                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.069548                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000151                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.070114                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000211                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.028582                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.000244                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.027163                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.inst     0.000198                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.data     0.044876                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.inst             0.000025                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.267852                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.162192                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.123886                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu3.data             0.204956                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 1.000000                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data        86547                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data        35536                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data        29898                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data        46382                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  198363                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            71148                       # number of Writeback hits
system.l2.Writeback_hits::total                 71148                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data        86547                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data        35536                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data        29898                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data        46382                       # number of demand (read+write) hits
system.l2.demand_hits::total                   198363                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data        86547                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data        35536                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data        29898                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data        46382                       # number of overall hits
system.l2.overall_hits::total                  198363                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           10                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data         8914                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data         3797                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           17                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data         3575                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data         5899                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 22239                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus3.data            4                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                   4                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst           10                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         8914                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         3797                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           17                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data         3575                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data         5903                       # number of demand (read+write) misses
system.l2.demand_misses::total                  22243                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           10                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         8914                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         3797                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           17                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data         3575                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data         5903                       # number of overall misses
system.l2.overall_misses::total                 22243                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst       442699                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data    486343764                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst       618988                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data    216583650                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst       808333                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data    199969599                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst       514598                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data    316332462                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      1221614093                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus3.data       152560                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total        152560                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst       442699                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data    486343764                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst       618988                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data    216583650                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst       808333                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data    199969599                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst       514598                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data    316485022                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1221766653                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst       442699                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data    486343764                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst       618988                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data    216583650                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst       808333                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data    199969599                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst       514598                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data    316485022                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1221766653                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           10                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        95461                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data        39333                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           17                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data        33473                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst           13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data        52281                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              220602                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        71148                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             71148                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data            4                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                 4                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           10                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        95461                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        39333                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           17                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data        33473                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data        52285                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               220606                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           10                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        95461                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        39333                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           17                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data        33473                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data        52285                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              220606                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.093378                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.096535                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.106802                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.112833                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.100811                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus3.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.093378                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.096535                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.106802                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.112900                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.100827                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.093378                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.096535                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.106802                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.112900                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.100827                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 44269.900000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 54559.542742                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 44213.428571                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 57040.729523                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst        47549                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 55935.552168                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 39584.461538                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 53624.760468                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 54931.161158                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus3.data        38140                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total        38140                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 44269.900000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 54559.542742                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 44213.428571                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 57040.729523                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst        47549                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 55935.552168                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 39584.461538                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 53614.267661                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 54928.141573                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 44269.900000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 54559.542742                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 44213.428571                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 57040.729523                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst        47549                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 55935.552168                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 39584.461538                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 53614.267661                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 54928.141573                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                14298                       # number of writebacks
system.l2.writebacks::total                     14298                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data         8914                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data         3797                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           17                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data         3575                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data         5899                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            22239                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus3.data            4                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total              4                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data         8914                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data         3797                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           17                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data         3575                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data         5903                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             22243                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data         8914                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data         3797                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           17                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data         3575                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data         5903                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            22243                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst       384792                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data    434902345                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst       537421                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data    194725854                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst       712398                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data    179294828                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst       439793                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data    282019710                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   1093017141                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus3.data       129558                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total       129558                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst       384792                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data    434902345                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst       537421                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data    194725854                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst       712398                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data    179294828                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst       439793                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data    282149268                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1093146699                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst       384792                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data    434902345                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst       537421                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data    194725854                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst       712398                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data    179294828                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst       439793                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data    282149268                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1093146699                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.093378                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.096535                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.106802                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.112833                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.100811                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus3.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.093378                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.096535                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.106802                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.112900                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.100827                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.093378                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.096535                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.106802                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.112900                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.100827                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 38479.200000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 48788.685775                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 38387.214286                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 51284.133263                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 41905.764706                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 50152.399441                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 33830.230769                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 47808.053907                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 49148.664104                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus3.data 32389.500000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 32389.500000                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 38479.200000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 48788.685775                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 38387.214286                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 51284.133263                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 41905.764706                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 50152.399441                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 33830.230769                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 47797.605963                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 49145.650272                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 38479.200000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 48788.685775                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 38387.214286                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 51284.133263                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 41905.764706                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 50152.399441                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 33830.230769                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 47797.605963                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 49145.650272                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               549.997536                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1015679991                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   550                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1846690.892727                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst     9.997536                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          540                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.016022                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.865385                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.881406                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     15672330                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       15672330                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     15672330                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        15672330                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     15672330                       # number of overall hits
system.cpu0.icache.overall_hits::total       15672330                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           11                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           11                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           11                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            11                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           11                       # number of overall misses
system.cpu0.icache.overall_misses::total           11                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst       531097                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total       531097                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst       531097                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total       531097                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst       531097                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total       531097                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     15672341                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     15672341                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     15672341                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     15672341                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     15672341                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     15672341                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 48281.545455                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 48281.545455                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 48281.545455                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 48281.545455                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 48281.545455                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 48281.545455                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            1                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            1                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           10                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           10                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst       452699                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total       452699                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst       452699                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total       452699                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst       452699                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total       452699                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 45269.900000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 45269.900000                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 45269.900000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 45269.900000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 45269.900000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 45269.900000                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 95461                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               191899197                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 95717                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               2004.860129                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   234.485485                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    21.514515                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.915959                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.084041                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     11634648                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       11634648                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7709470                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7709470                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        17235                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        17235                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16022                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16022                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     19344118                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        19344118                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     19344118                       # number of overall hits
system.cpu0.dcache.overall_hits::total       19344118                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       355115                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       355115                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           55                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           55                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       355170                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        355170                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       355170                       # number of overall misses
system.cpu0.dcache.overall_misses::total       355170                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   9483487400                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   9483487400                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      2005021                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      2005021                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   9485492421                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   9485492421                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   9485492421                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   9485492421                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     11989763                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     11989763                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        17235                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        17235                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     19699288                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     19699288                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     19699288                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     19699288                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.029618                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.029618                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000007                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000007                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.018030                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.018030                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.018030                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.018030                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 26705.397970                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 26705.397970                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 36454.927273                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 36454.927273                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 26706.907737                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 26706.907737                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 26706.907737                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 26706.907737                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        25473                       # number of writebacks
system.cpu0.dcache.writebacks::total            25473                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       259654                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       259654                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           55                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           55                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       259709                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       259709                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       259709                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       259709                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        95461                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        95461                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        95461                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        95461                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        95461                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        95461                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   1370555153                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   1370555153                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   1370555153                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   1370555153                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   1370555153                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   1370555153                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.007962                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.007962                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004846                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004846                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004846                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004846                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 14357.226019                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 14357.226019                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 14357.226019                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 14357.226019                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 14357.226019                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 14357.226019                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               462.997712                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1018480133                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2199741.107991                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    13.997712                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          449                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.022432                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.719551                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.741984                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     15520259                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       15520259                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     15520259                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        15520259                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     15520259                       # number of overall hits
system.cpu1.icache.overall_hits::total       15520259                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           17                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           17                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           17                       # number of overall misses
system.cpu1.icache.overall_misses::total           17                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst       811721                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total       811721                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst       811721                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total       811721                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst       811721                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total       811721                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     15520276                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     15520276                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     15520276                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     15520276                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     15520276                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     15520276                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 47748.294118                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 47748.294118                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 47748.294118                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 47748.294118                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 47748.294118                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 47748.294118                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            3                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            3                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst       657757                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total       657757                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst       657757                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total       657757                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst       657757                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total       657757                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 46982.642857                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 46982.642857                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 46982.642857                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 46982.642857                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 46982.642857                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 46982.642857                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 39333                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               169834974                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 39589                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4289.953623                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   231.830629                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    24.169371                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.905588                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.094412                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     10570207                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       10570207                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7130839                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7130839                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        17082                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        17082                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        17082                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        17082                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     17701046                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        17701046                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     17701046                       # number of overall hits
system.cpu1.dcache.overall_hits::total       17701046                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       103116                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       103116                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       103116                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        103116                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       103116                       # number of overall misses
system.cpu1.dcache.overall_misses::total       103116                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   3117474576                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   3117474576                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   3117474576                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   3117474576                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   3117474576                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   3117474576                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     10673323                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     10673323                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7130839                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7130839                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        17082                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        17082                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        17082                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        17082                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     17804162                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     17804162                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     17804162                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     17804162                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.009661                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.009661                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.005792                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.005792                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.005792                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.005792                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 30232.694984                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 30232.694984                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 30232.694984                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 30232.694984                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 30232.694984                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 30232.694984                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         9999                       # number of writebacks
system.cpu1.dcache.writebacks::total             9999                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        63783                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        63783                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        63783                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        63783                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        63783                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        63783                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        39333                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        39333                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        39333                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        39333                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        39333                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        39333                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    502422260                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    502422260                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    502422260                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    502422260                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    502422260                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    502422260                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.003685                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003685                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002209                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002209                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002209                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002209                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 12773.555539                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 12773.555539                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 12773.555539                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 12773.555539                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 12773.555539                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 12773.555539                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               462.009494                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1022498443                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2208419.963283                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    16.009494                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          446                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.025656                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.714744                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.740400                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     16147878                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       16147878                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     16147878                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        16147878                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     16147878                       # number of overall hits
system.cpu2.icache.overall_hits::total       16147878                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           19                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           19                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           19                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            19                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           19                       # number of overall misses
system.cpu2.icache.overall_misses::total           19                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      1000167                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      1000167                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      1000167                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      1000167                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      1000167                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      1000167                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     16147897                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     16147897                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     16147897                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     16147897                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     16147897                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     16147897                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 52640.368421                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 52640.368421                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 52640.368421                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 52640.368421                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 52640.368421                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 52640.368421                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            2                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            2                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            2                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           17                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           17                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           17                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           17                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           17                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           17                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst       845344                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total       845344                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst       845344                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total       845344                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst       845344                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total       845344                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 49726.117647                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 49726.117647                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 49726.117647                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 49726.117647                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 49726.117647                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 49726.117647                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 33473                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               164866613                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 33729                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               4887.978090                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   231.007041                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    24.992959                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.902371                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.097629                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data     10515897                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       10515897                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      7175319                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       7175319                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        17361                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        17361                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        17334                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        17334                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     17691216                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        17691216                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     17691216                       # number of overall hits
system.cpu2.dcache.overall_hits::total       17691216                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data        68927                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        68927                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data        68927                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         68927                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data        68927                       # number of overall misses
system.cpu2.dcache.overall_misses::total        68927                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   1785961674                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   1785961674                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   1785961674                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   1785961674                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   1785961674                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   1785961674                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     10584824                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     10584824                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      7175319                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      7175319                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        17361                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        17361                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        17334                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        17334                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     17760143                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     17760143                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     17760143                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     17760143                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.006512                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.006512                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.003881                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.003881                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.003881                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.003881                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 25910.915519                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 25910.915519                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 25910.915519                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 25910.915519                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 25910.915519                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 25910.915519                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        10497                       # number of writebacks
system.cpu2.dcache.writebacks::total            10497                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        35454                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        35454                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        35454                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        35454                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        35454                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        35454                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        33473                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        33473                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        33473                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        33473                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        33473                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        33473                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data    484370299                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    484370299                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data    484370299                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total    484370299                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data    484370299                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total    484370299                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.003162                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003162                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.001885                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.001885                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.001885                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.001885                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 14470.477669                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 14470.477669                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 14470.477669                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 14470.477669                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 14470.477669                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 14470.477669                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               495.997057                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1020043238                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              2056538.786290                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    12.997057                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          483                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.020829                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.774038                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.794867                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst     16819817                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       16819817                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst     16819817                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        16819817                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst     16819817                       # number of overall hits
system.cpu3.icache.overall_hits::total       16819817                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           16                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           16                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           16                       # number of overall misses
system.cpu3.icache.overall_misses::total           16                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst       693931                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total       693931                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst       693931                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total       693931                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst       693931                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total       693931                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst     16819833                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     16819833                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst     16819833                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     16819833                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst     16819833                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     16819833                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 43370.687500                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 43370.687500                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 43370.687500                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 43370.687500                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 43370.687500                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 43370.687500                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            3                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            3                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            3                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           13                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           13                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           13                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst       529414                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total       529414                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst       529414                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total       529414                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst       529414                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total       529414                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 40724.153846                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 40724.153846                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 40724.153846                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 40724.153846                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 40724.153846                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 40724.153846                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                 52285                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               174158645                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                 52541                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs               3314.718886                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   233.217753                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    22.782247                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.911007                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.088993                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data     10456388                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       10456388                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data      7198749                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       7198749                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data        17647                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        17647                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data        16700                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        16700                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data     17655137                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        17655137                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data     17655137                       # number of overall hits
system.cpu3.dcache.overall_hits::total       17655137                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data       133600                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       133600                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data         3070                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total         3070                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data       136670                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        136670                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data       136670                       # number of overall misses
system.cpu3.dcache.overall_misses::total       136670                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data   3968922662                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total   3968922662                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data    181846243                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total    181846243                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data   4150768905                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total   4150768905                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data   4150768905                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total   4150768905                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data     10589988                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     10589988                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data      7201819                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      7201819                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data        17647                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        17647                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data        16700                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        16700                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data     17791807                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     17791807                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data     17791807                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     17791807                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.012616                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.012616                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000426                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000426                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.007682                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.007682                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.007682                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.007682                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 29707.504955                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 29707.504955                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 59233.303909                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 59233.303909                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 30370.739043                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 30370.739043                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 30370.739043                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 30370.739043                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets       375697                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets             10                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets 37569.700000                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks        25179                       # number of writebacks
system.cpu3.dcache.writebacks::total            25179                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data        81319                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total        81319                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data         3066                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total         3066                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data        84385                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total        84385                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data        84385                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total        84385                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data        52281                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total        52281                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data            4                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total            4                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data        52285                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        52285                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data        52285                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        52285                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data    759049464                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total    759049464                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data       156560                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total       156560                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data    759206024                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total    759206024                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data    759206024                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total    759206024                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.004937                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.004937                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.002939                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.002939                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.002939                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.002939                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 14518.648534                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 14518.648534                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data        39140                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total        39140                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 14520.532160                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 14520.532160                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 14520.532160                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 14520.532160                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
