/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [2:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [4:0] celloutsig_0_12z;
  wire [8:0] celloutsig_0_13z;
  wire [19:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire [10:0] celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire [8:0] celloutsig_0_1z;
  reg [5:0] celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_26z;
  reg [16:0] celloutsig_0_27z;
  wire [15:0] celloutsig_0_28z;
  wire [2:0] celloutsig_0_2z;
  reg [9:0] celloutsig_0_3z;
  wire [2:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [4:0] celloutsig_1_10z;
  wire [2:0] celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire [3:0] celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire [7:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [3:0] celloutsig_1_3z;
  reg [8:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [17:0] celloutsig_1_7z;
  reg [5:0] celloutsig_1_8z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_7z = ~celloutsig_0_1z[4];
  assign celloutsig_0_19z = ~celloutsig_0_2z[1];
  assign celloutsig_0_23z = ~celloutsig_0_3z[0];
  assign celloutsig_0_26z = ~celloutsig_0_10z;
  assign celloutsig_1_5z = ~((in_data[116] | celloutsig_1_3z[2]) & (celloutsig_1_1z | celloutsig_1_4z[1]));
  assign celloutsig_0_17z = ~((celloutsig_0_12z[2] | celloutsig_0_6z) & (celloutsig_0_5z | celloutsig_0_7z));
  assign celloutsig_1_1z = ~((in_data[104] | celloutsig_1_0z) & (in_data[117] | in_data[171]));
  assign celloutsig_0_5z = celloutsig_0_2z[0] | celloutsig_0_4z[0];
  assign celloutsig_0_9z = { celloutsig_0_1z[8], celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_5z } === { celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_8z, celloutsig_0_8z };
  assign celloutsig_0_10z = { celloutsig_0_1z[7:6], celloutsig_0_4z, celloutsig_0_6z, celloutsig_0_9z } === { celloutsig_0_1z[6:3], celloutsig_0_4z };
  assign celloutsig_0_21z = { celloutsig_0_1z[7:0], celloutsig_0_11z } === { celloutsig_0_12z, celloutsig_0_0z, celloutsig_0_19z };
  assign celloutsig_1_15z = { celloutsig_1_0z, celloutsig_1_11z, celloutsig_1_14z, celloutsig_1_4z, celloutsig_1_6z } && celloutsig_1_7z;
  assign celloutsig_0_8z = { in_data[17:2], celloutsig_0_1z } && { in_data[36:34], celloutsig_0_6z, celloutsig_0_0z, celloutsig_0_6z, celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_6z };
  assign celloutsig_0_15z = { in_data[91:73], celloutsig_0_8z } % { 1'h1, in_data[39:22], celloutsig_0_7z };
  assign celloutsig_0_18z = celloutsig_0_15z[17:7] % { 1'h1, in_data[39:37], celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_11z };
  assign celloutsig_1_18z = { celloutsig_1_7z[14:8], celloutsig_1_6z } % { 1'h1, celloutsig_1_14z[1], celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_15z };
  assign celloutsig_1_3z = celloutsig_1_1z ? { celloutsig_1_0z, 1'h1, celloutsig_1_0z, celloutsig_1_0z } : in_data[160:157];
  assign celloutsig_0_13z = in_data[0] ? { celloutsig_0_0z[2:1], celloutsig_0_6z, celloutsig_0_9z, celloutsig_0_12z } : { celloutsig_0_12z[4:2], celloutsig_0_2z, celloutsig_0_4z };
  assign celloutsig_1_12z = { celloutsig_1_7z[16:1], celloutsig_1_10z, celloutsig_1_10z } != { in_data[163:147], celloutsig_1_4z };
  assign celloutsig_1_11z = - celloutsig_1_10z[4:2];
  assign celloutsig_1_6z = celloutsig_1_4z[5:0] !== { celloutsig_1_4z[4:0], celloutsig_1_5z };
  assign celloutsig_0_22z = { in_data[25:24], celloutsig_0_13z, celloutsig_0_21z, celloutsig_0_7z, celloutsig_0_6z } !== { celloutsig_0_12z[4:1], celloutsig_0_19z, celloutsig_0_1z };
  assign celloutsig_0_0z = in_data[68:66] | in_data[6:4];
  assign celloutsig_1_0z = ~^ in_data[102:100];
  assign celloutsig_1_7z = in_data[167:150] << { in_data[178:165], celloutsig_1_3z };
  assign celloutsig_0_12z = { celloutsig_0_0z[2:1], celloutsig_0_0z } << { celloutsig_0_1z[5:4], celloutsig_0_0z };
  assign celloutsig_0_2z = celloutsig_0_1z[5:3] << celloutsig_0_0z;
  assign celloutsig_0_28z = { celloutsig_0_20z, celloutsig_0_6z, celloutsig_0_22z, celloutsig_0_8z, celloutsig_0_11z, celloutsig_0_21z, celloutsig_0_23z, celloutsig_0_22z, celloutsig_0_23z, celloutsig_0_5z, celloutsig_0_21z } << { celloutsig_0_18z[9:2], celloutsig_0_2z, celloutsig_0_26z, celloutsig_0_7z, celloutsig_0_0z };
  assign celloutsig_1_10z = { celloutsig_1_7z[1], celloutsig_1_0z, celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_0z } <<< { celloutsig_1_8z[2], celloutsig_1_3z };
  assign celloutsig_0_1z = { in_data[89:84], celloutsig_0_0z } <<< { celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_4z = in_data[15:13] - celloutsig_0_3z[6:4];
  assign celloutsig_1_14z = { celloutsig_1_8z[3:1], celloutsig_1_12z } - { celloutsig_1_8z[2:0], celloutsig_1_5z };
  always_latch
    if (!celloutsig_1_19z) celloutsig_0_3z = 10'h000;
    else if (clkin_data[0]) celloutsig_0_3z = in_data[80:71];
  always_latch
    if (clkin_data[96]) celloutsig_1_4z = 9'h000;
    else if (!clkin_data[32]) celloutsig_1_4z = { celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_3z };
  always_latch
    if (clkin_data[96]) celloutsig_1_8z = 6'h00;
    else if (!clkin_data[32]) celloutsig_1_8z = { celloutsig_1_7z[17:13], celloutsig_1_6z };
  always_latch
    if (clkin_data[64]) celloutsig_0_20z = 6'h00;
    else if (!clkin_data[0]) celloutsig_0_20z = { celloutsig_0_3z[6], celloutsig_0_9z, celloutsig_0_6z, celloutsig_0_16z, celloutsig_0_10z, celloutsig_0_6z };
  always_latch
    if (!clkin_data[64]) celloutsig_0_27z = 17'h00000;
    else if (!clkin_data[0]) celloutsig_0_27z = { celloutsig_0_12z[3:0], celloutsig_0_6z, celloutsig_0_8z, celloutsig_0_11z, celloutsig_0_23z, celloutsig_0_17z, celloutsig_0_19z, celloutsig_0_7z, celloutsig_0_19z, celloutsig_0_0z, celloutsig_0_16z, celloutsig_0_23z };
  assign celloutsig_1_19z = ~((celloutsig_1_11z[2] & in_data[143]) | (celloutsig_1_3z[3] & celloutsig_1_18z[6]));
  assign celloutsig_0_6z = ~((celloutsig_0_1z[3] & celloutsig_0_3z[8]) | (in_data[59] & celloutsig_0_5z));
  assign celloutsig_0_11z = ~((celloutsig_0_6z & celloutsig_0_9z) | (celloutsig_0_5z & celloutsig_0_7z));
  assign celloutsig_0_16z = ~((celloutsig_0_6z & celloutsig_0_6z) | (celloutsig_0_10z & celloutsig_0_8z));
  assign { out_data[135:128], out_data[96], out_data[48:32], out_data[15:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_27z, celloutsig_0_28z };
endmodule
