verilog_defaults -push
verilog_defaults -add -defer
read_verilog /home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v
read_verilog /home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75e.v
verilog_defaults -pop
attrmap -tocase keep -imap keep="true" keep=1 -imap keep="false" keep=0 -remove keep=0
synth_ecp5 -abc9  -json colorlight_5a_75e.json -top colorlight_5a_75e