%TF.GenerationSoftware,KiCad,Pcbnew,8.0.9*%
%TF.CreationDate,2025-09-25T17:08:19+07:00*%
%TF.ProjectId,_autosave-CAN_Shield,5f617574-6f73-4617-9665-2d43414e5f53,rev?*%
%TF.SameCoordinates,Original*%
%TF.FileFunction,Copper,L1,Top*%
%TF.FilePolarity,Positive*%
%FSLAX46Y46*%
G04 Gerber Fmt 4.6, Leading zero omitted, Abs format (unit mm)*
G04 Created by KiCad (PCBNEW 8.0.9) date 2025-09-25 17:08:19*
%MOMM*%
%LPD*%
G01*
G04 APERTURE LIST*
G04 Aperture macros list*
%AMRoundRect*
0 Rectangle with rounded corners*
0 $1 Rounding radius*
0 $2 $3 $4 $5 $6 $7 $8 $9 X,Y pos of 4 corners*
0 Add a 4 corners polygon primitive as box body*
4,1,4,$2,$3,$4,$5,$6,$7,$8,$9,$2,$3,0*
0 Add four circle primitives for the rounded corners*
1,1,$1+$1,$2,$3*
1,1,$1+$1,$4,$5*
1,1,$1+$1,$6,$7*
1,1,$1+$1,$8,$9*
0 Add four rect primitives between the rounded corners*
20,1,$1+$1,$2,$3,$4,$5,0*
20,1,$1+$1,$4,$5,$6,$7,0*
20,1,$1+$1,$6,$7,$8,$9,0*
20,1,$1+$1,$8,$9,$2,$3,0*%
G04 Aperture macros list end*
%TA.AperFunction,ComponentPad*%
%ADD10O,2.000000X2.000000*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD11RoundRect,0.140000X0.140000X0.170000X-0.140000X0.170000X-0.140000X-0.170000X0.140000X-0.170000X0*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD12RoundRect,0.225000X-0.225000X-0.250000X0.225000X-0.250000X0.225000X0.250000X-0.225000X0.250000X0*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD13O,2.100000X0.560000*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD14RoundRect,0.250000X0.450000X0.350000X-0.450000X0.350000X-0.450000X-0.350000X0.450000X-0.350000X0*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD15RoundRect,0.200000X0.200000X0.275000X-0.200000X0.275000X-0.200000X-0.275000X0.200000X-0.275000X0*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD16O,2.050000X0.590000*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD17RoundRect,0.140000X-0.140000X-0.170000X0.140000X-0.170000X0.140000X0.170000X-0.140000X0.170000X0*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD18RoundRect,0.225000X0.250000X-0.225000X0.250000X0.225000X-0.250000X0.225000X-0.250000X-0.225000X0*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD19RoundRect,0.200000X-0.200000X-0.275000X0.200000X-0.275000X0.200000X0.275000X-0.200000X0.275000X0*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD20RoundRect,0.140000X0.170000X-0.140000X0.170000X0.140000X-0.170000X0.140000X-0.170000X-0.140000X0*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD21RoundRect,0.200000X0.275000X-0.200000X0.275000X0.200000X-0.275000X0.200000X-0.275000X-0.200000X0*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD22R,1.700000X1.700000*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD23O,1.700000X1.700000*%
%TD*%
%TA.AperFunction,ViaPad*%
%ADD24C,0.600000*%
%TD*%
%TA.AperFunction,Conductor*%
%ADD25C,0.300000*%
%TD*%
%TA.AperFunction,Conductor*%
%ADD26C,0.500000*%
%TD*%
%TA.AperFunction,Conductor*%
%ADD27C,0.200000*%
%TD*%
G04 APERTURE END LIST*
D10*
%TO.P,U1,1,1*%
%TO.N,/GPIO2{slash}SDA1*%
X12801600Y5994400D03*
%TO.P,U1,2,2*%
%TO.N,/GPIO3{slash}SCL1*%
X17881600Y5994400D03*
%TO.P,U1,3,3*%
%TO.N,/GPIO14{slash}TXD0*%
X22961600Y5994400D03*
%TO.P,U1,4,4*%
%TO.N,/GPIO15{slash}RXD0*%
X28041600Y5994400D03*
%TO.P,U1,5,5*%
%TO.N,/GPIO17*%
X33121600Y5994400D03*
%TO.P,U1,6,6*%
%TO.N,/GPIO27*%
X38201600Y5994400D03*
%TO.P,U1,7,7*%
%TO.N,GND*%
X43281600Y5994400D03*
%TO.P,U1,8,8*%
%TO.N,/CAN_D+*%
X48361600Y5994400D03*
%TO.P,U1,9,9*%
%TO.N,/CAN_D-*%
X53441600Y5994400D03*
%TD*%
D11*
%TO.P,C5,1*%
%TO.N,Net-(C5-Pad1)*%
X45483400Y18288000D03*
%TO.P,C5,2*%
%TO.N,GND*%
X44483400Y18288000D03*
%TD*%
D12*
%TO.P,C7,1*%
%TO.N,GND*%
X29682000Y34036000D03*
%TO.P,C7,2*%
%TO.N,+3V3*%
X31242000Y34036000D03*
%TD*%
D13*
%TO.P,U2,1,TXCAN*%
%TO.N,/TXCAN*%
X43154100Y34163000D03*
%TO.P,U2,2,RXCAN*%
%TO.N,/RXCAN*%
X43154100Y35433000D03*
%TO.P,U2,3,CLKOUT/SOF*%
%TO.N,unconnected-(U2-CLKOUT{slash}SOF-Pad3)*%
X43154100Y36703000D03*
%TO.P,U2,4,TX0RTS#*%
%TO.N,unconnected-(U2-TX0RTS#-Pad4)*%
X43154100Y37973000D03*
%TO.P,U2,5,TX1RTS#*%
%TO.N,unconnected-(U2-TX1RTS#-Pad5)*%
X43154100Y39243000D03*
%TO.P,U2,6,TX2RTS#*%
%TO.N,unconnected-(U2-TX2RTS#-Pad6)*%
X43154100Y40513000D03*
%TO.P,U2,7,OSC2*%
%TO.N,/OSC2*%
X43154100Y41783000D03*
%TO.P,U2,8,OSC1*%
%TO.N,/OSC1*%
X43154100Y43053000D03*
%TO.P,U2,9,VSS*%
%TO.N,GND*%
X43154100Y44323000D03*
%TO.P,U2,10,RX1BF#*%
%TO.N,unconnected-(U2-RX1BF#-Pad10)*%
X33553900Y44323000D03*
%TO.P,U2,11,RX0BF#*%
%TO.N,unconnected-(U2-RX0BF#-Pad11)*%
X33553900Y43053000D03*
%TO.P,U2,12,INT#*%
%TO.N,/GPIO25*%
X33553900Y41783000D03*
%TO.P,U2,13,SCK*%
%TO.N,/GPIO11{slash}SPI0.SCLK*%
X33553900Y40513000D03*
%TO.P,U2,14,SI*%
%TO.N,/GPIO10{slash}SPI0.MOSI*%
X33553900Y39243000D03*
%TO.P,U2,15,SO*%
%TO.N,/GPIO9{slash}SPI0.MISO*%
X33553900Y37973000D03*
%TO.P,U2,16,CS#*%
%TO.N,/GPIO8{slash}SPI0.CE0*%
X33553900Y36703000D03*
%TO.P,U2,17,RESET#*%
%TO.N,Net-(U2-RESET#)*%
X33553900Y35433000D03*
%TO.P,U2,18,VDD*%
%TO.N,+3V3*%
X33553900Y34163000D03*
%TD*%
D14*
%TO.P,X1,1,OSC*%
%TO.N,/OSC1*%
X50122000Y43552000D03*
%TO.P,X1,2,GND*%
%TO.N,GND*%
X47922000Y43552000D03*
%TO.P,X1,3,OSC*%
%TO.N,/OSC2*%
X47922000Y41792000D03*
%TO.P,X1,4,GND*%
%TO.N,GND*%
X50122000Y41792000D03*
%TD*%
D15*
%TO.P,R5,1*%
%TO.N,/CAN_D+*%
X48920400Y18288000D03*
%TO.P,R5,2*%
%TO.N,Net-(C5-Pad1)*%
X47280400Y18288000D03*
%TD*%
D16*
%TO.P,U4,1,D*%
%TO.N,/TXCAN*%
X47623600Y31729600D03*
%TO.P,U4,2,GND*%
%TO.N,GND*%
X47623600Y30459600D03*
%TO.P,U4,3,VCC*%
%TO.N,+3V3*%
X47623600Y29179600D03*
%TO.P,U4,4,R*%
%TO.N,/RXCAN*%
X47623600Y27909600D03*
%TO.P,U4,5,VREF*%
%TO.N,unconnected-(U4-VREF-Pad5)*%
X53163600Y27909600D03*
%TO.P,U4,6,CANL*%
%TO.N,/CAN_D-*%
X53163600Y29179600D03*
%TO.P,U4,7,CANH*%
%TO.N,/CAN_D+*%
X53163600Y30459600D03*
%TO.P,U4,8,RS*%
%TO.N,Net-(U4-RS)*%
X53163600Y31729600D03*
%TD*%
D17*
%TO.P,C4,1*%
%TO.N,Net-(C4-Pad1)*%
X55972200Y18237200D03*
%TO.P,C4,2*%
%TO.N,GND*%
X56972200Y18237200D03*
%TD*%
D18*
%TO.P,C3,1*%
%TO.N,+3V3*%
X44907200Y28988800D03*
%TO.P,C3,2*%
%TO.N,GND*%
X44907200Y30548800D03*
%TD*%
D19*
%TO.P,R2,1*%
%TO.N,/CAN_D-*%
X52604200Y18237200D03*
%TO.P,R2,2*%
%TO.N,Net-(C4-Pad1)*%
X54244200Y18237200D03*
%TD*%
D20*
%TO.P,C1,1*%
%TO.N,GND*%
X51891000Y42485100D03*
%TO.P,C1,2*%
%TO.N,/OSC1*%
X51891000Y43485100D03*
%TD*%
D17*
%TO.P,R3,1*%
%TO.N,+3V3*%
X30750000Y35433000D03*
%TO.P,R3,2*%
%TO.N,Net-(U2-RESET#)*%
X31750000Y35433000D03*
%TD*%
D21*
%TO.P,R4,1*%
%TO.N,/CAN_D-*%
X55803800Y28923600D03*
%TO.P,R4,2*%
%TO.N,/CAN_D+*%
X55803800Y30563600D03*
%TD*%
D20*
%TO.P,R1,1*%
%TO.N,Net-(U4-RS)*%
X53136800Y33358200D03*
%TO.P,R1,2*%
%TO.N,GND*%
X53136800Y34358200D03*
%TD*%
D11*
%TO.P,C2,1*%
%TO.N,GND*%
X49649000Y40386000D03*
%TO.P,C2,2*%
%TO.N,/OSC2*%
X48649000Y40386000D03*
%TD*%
D22*
%TO.P,J1,1,Pin_1*%
%TO.N,+3V3*%
X8370000Y51230000D03*
D23*
%TO.P,J1,2,Pin_2*%
%TO.N,+5V*%
X8370000Y53770000D03*
%TO.P,J1,3,Pin_3*%
%TO.N,/GPIO2{slash}SDA1*%
X10910000Y51230000D03*
%TO.P,J1,4,Pin_4*%
%TO.N,+5V*%
X10910000Y53770000D03*
%TO.P,J1,5,Pin_5*%
%TO.N,/GPIO3{slash}SCL1*%
X13450000Y51230000D03*
%TO.P,J1,6,Pin_6*%
%TO.N,GND*%
X13450000Y53770000D03*
%TO.P,J1,7,Pin_7*%
%TO.N,/GPIO4{slash}GPCLK0*%
X15990000Y51230000D03*
%TO.P,J1,8,Pin_8*%
%TO.N,/GPIO14{slash}TXD0*%
X15990000Y53770000D03*
%TO.P,J1,9,Pin_9*%
%TO.N,GND*%
X18530000Y51230000D03*
%TO.P,J1,10,Pin_10*%
%TO.N,/GPIO15{slash}RXD0*%
X18530000Y53770000D03*
%TO.P,J1,11,Pin_11*%
%TO.N,/GPIO17*%
X21070000Y51230000D03*
%TO.P,J1,12,Pin_12*%
%TO.N,/GPIO18{slash}PCM.CLK*%
X21070000Y53770000D03*
%TO.P,J1,13,Pin_13*%
%TO.N,/GPIO27*%
X23610000Y51230000D03*
%TO.P,J1,14,Pin_14*%
%TO.N,GND*%
X23610000Y53770000D03*
%TO.P,J1,15,Pin_15*%
%TO.N,/GPIO22*%
X26150000Y51230000D03*
%TO.P,J1,16,Pin_16*%
%TO.N,/GPIO23*%
X26150000Y53770000D03*
%TO.P,J1,17,Pin_17*%
%TO.N,+3V3*%
X28690000Y51230000D03*
%TO.P,J1,18,Pin_18*%
%TO.N,/GPIO24*%
X28690000Y53770000D03*
%TO.P,J1,19,Pin_19*%
%TO.N,/GPIO10{slash}SPI0.MOSI*%
X31230000Y51230000D03*
%TO.P,J1,20,Pin_20*%
%TO.N,GND*%
X31230000Y53770000D03*
%TO.P,J1,21,Pin_21*%
%TO.N,/GPIO9{slash}SPI0.MISO*%
X33770000Y51230000D03*
%TO.P,J1,22,Pin_22*%
%TO.N,/GPIO25*%
X33770000Y53770000D03*
%TO.P,J1,23,Pin_23*%
%TO.N,/GPIO11{slash}SPI0.SCLK*%
X36310000Y51230000D03*
%TO.P,J1,24,Pin_24*%
%TO.N,/GPIO8{slash}SPI0.CE0*%
X36310000Y53770000D03*
%TO.P,J1,25,Pin_25*%
%TO.N,GND*%
X38850000Y51230000D03*
%TO.P,J1,26,Pin_26*%
%TO.N,/GPIO7{slash}SPI0.CE1*%
X38850000Y53770000D03*
%TO.P,J1,27,Pin_27*%
%TO.N,/ID_SDA*%
X41390000Y51230000D03*
%TO.P,J1,28,Pin_28*%
%TO.N,/ID_SCL*%
X41390000Y53770000D03*
%TO.P,J1,29,Pin_29*%
%TO.N,/GPIO5*%
X43930000Y51230000D03*
%TO.P,J1,30,Pin_30*%
%TO.N,GND*%
X43930000Y53770000D03*
%TO.P,J1,31,Pin_31*%
%TO.N,/GPIO6*%
X46470000Y51230000D03*
%TO.P,J1,32,Pin_32*%
%TO.N,/GPIO12{slash}PWM0*%
X46470000Y53770000D03*
%TO.P,J1,33,Pin_33*%
%TO.N,/GPIO13{slash}PWM1*%
X49010000Y51230000D03*
%TO.P,J1,34,Pin_34*%
%TO.N,GND*%
X49010000Y53770000D03*
%TO.P,J1,35,Pin_35*%
%TO.N,/GPIO19{slash}PCM.FS*%
X51550000Y51230000D03*
%TO.P,J1,36,Pin_36*%
%TO.N,/GPIO16*%
X51550000Y53770000D03*
%TO.P,J1,37,Pin_37*%
%TO.N,/GPIO26*%
X54090000Y51230000D03*
%TO.P,J1,38,Pin_38*%
%TO.N,/GPIO20{slash}PCM.DIN*%
X54090000Y53770000D03*
%TO.P,J1,39,Pin_39*%
%TO.N,GND*%
X56630000Y51230000D03*
%TO.P,J1,40,Pin_40*%
%TO.N,/GPIO21{slash}PCM.DOUT*%
X56630000Y53770000D03*
%TD*%
D24*
%TO.N,GND*%
X43180000Y45466000D03*
X43332400Y18288000D03*
X58115200Y18237200D03*
X29667200Y35407600D03*
X43365200Y30566800D03*
X53136800Y35509200D03*
X51943000Y41148000D03*
%TO.N,/GPIO11{slash}SPI0.SCLK*%
X37812104Y41435896D03*
X35560000Y40513000D03*
%TD*%
D25*
%TO.N,GND*%
X50122000Y41792000D02*
X51882000Y41792000D01*
X49649000Y40386000D02*
X49649000Y41319000D01*
X44483400Y18288000D02*
X43332400Y18288000D01*
D26*
X43154100Y44323000D02*
X43154100Y45440100D01*
X47516400Y30566800D02*
X47623600Y30459600D01*
D25*
X48325122Y43552000D02*
X50085122Y41792000D01*
X51891000Y41783000D02*
X51891000Y41200000D01*
X56972200Y18237200D02*
X58115200Y18237200D01*
D26*
X49649000Y41319000D02*
X50122000Y41792000D01*
X51891000Y41200000D02*
X51943000Y41148000D01*
X29682000Y35392800D02*
X29682000Y34036000D01*
D25*
X48353600Y30459600D02*
X47623600Y30459600D01*
D26*
X47922000Y43552000D02*
X48325122Y43552000D01*
X50085122Y41792000D02*
X50122000Y41792000D01*
D25*
X51891000Y42485100D02*
X51891000Y41783000D01*
D26*
X43365200Y30566800D02*
X47516400Y30566800D01*
X29667200Y35407600D02*
X29682000Y35392800D01*
D25*
X53136800Y34358200D02*
X53136800Y35509200D01*
D26*
X51882000Y41792000D02*
X51891000Y41783000D01*
X43154100Y45440100D02*
X43180000Y45466000D01*
D25*
%TO.N,/GPIO2{slash}SDA1*%
X6451600Y12298400D02*
X12755600Y5994400D01*
X12755600Y5994400D02*
X12801600Y5994400D01*
X10910000Y51230000D02*
X6451600Y46771600D01*
X6451600Y46771600D02*
X6451600Y12298400D01*
%TO.N,/GPIO3{slash}SCL1*%
X13450000Y50635600D02*
X9956800Y47142400D01*
X13450000Y51230000D02*
X13450000Y50635600D01*
X9956800Y13919200D02*
X17881600Y5994400D01*
X9956800Y47142400D02*
X9956800Y13919200D01*
%TO.N,/GPIO14{slash}TXD0*%
X14790000Y52570000D02*
X14790000Y14166000D01*
X14790000Y14166000D02*
X22961600Y5994400D01*
X15990000Y53770000D02*
X14790000Y52570000D01*
%TO.N,/GPIO15{slash}RXD0*%
X18530000Y53770000D02*
X17330000Y52570000D01*
X17330000Y52570000D02*
X17330000Y16706000D01*
X17330000Y16706000D02*
X28041600Y5994400D01*
%TO.N,/GPIO17*%
X21070000Y51230000D02*
X19151600Y49311600D01*
X19151600Y49311600D02*
X19151600Y19964400D01*
X19151600Y19964400D02*
X33121600Y5994400D01*
%TO.N,/GPIO27*%
X20792400Y48412400D02*
X20777200Y48412400D01*
X23610000Y51230000D02*
X20792400Y48412400D01*
X20777200Y22453600D02*
X37236400Y5994400D01*
X37236400Y5994400D02*
X38201600Y5994400D01*
X20777200Y48412400D02*
X20777200Y22453600D01*
%TO.N,/GPIO22*%
X26150000Y51230000D02*
X25525200Y51230000D01*
%TO.N,/GPIO10{slash}SPI0.MOSI*%
X28346400Y47548800D02*
X28346400Y41630600D01*
X31230000Y50432400D02*
X28346400Y47548800D01*
X30734000Y39243000D02*
X33553900Y39243000D01*
X31230000Y51230000D02*
X31230000Y50432400D01*
X28346400Y41630600D02*
X30734000Y39243000D01*
%TO.N,/GPIO9{slash}SPI0.MISO*%
X35636200Y37973000D02*
X36779200Y39116000D01*
X33985200Y51014800D02*
X33770000Y51230000D01*
X33553900Y37973000D02*
X35636200Y37973000D01*
X36779200Y43535600D02*
X33985200Y46329600D01*
X36779200Y39116000D02*
X36779200Y43535600D01*
X33985200Y46329600D02*
X33985200Y51014800D01*
%TO.N,/GPIO25*%
X31877000Y41783000D02*
X33553900Y41783000D01*
X32512000Y48895000D02*
X31242000Y47625000D01*
X31242000Y42418000D02*
X31877000Y41783000D01*
X32512000Y52512000D02*
X32512000Y48895000D01*
X31242000Y47625000D02*
X31242000Y42418000D01*
X33770000Y53770000D02*
X32512000Y52512000D01*
%TO.N,/GPIO11{slash}SPI0.SCLK*%
X35560000Y40513000D02*
X33553900Y40513000D01*
X36310000Y46214600D02*
X36310000Y51230000D01*
X37795200Y44729400D02*
X36310000Y46214600D01*
X37812104Y41435896D02*
X37795200Y41452800D01*
X37795200Y41452800D02*
X37795200Y44729400D01*
%TO.N,/GPIO8{slash}SPI0.CE0*%
X39715200Y39562800D02*
X36855400Y36703000D01*
X37541200Y52538800D02*
X37541200Y50698400D01*
X39715200Y48524400D02*
X39715200Y39562800D01*
X36855400Y36703000D02*
X33553900Y36703000D01*
X37541200Y50698400D02*
X39715200Y48524400D01*
X36310000Y53770000D02*
X37541200Y52538800D01*
D26*
%TO.N,+3V3*%
X47450800Y29006800D02*
X47623600Y29179600D01*
X31242000Y34036000D02*
X31242000Y32702000D01*
X31369000Y34163000D02*
X31242000Y34036000D01*
X30280000Y31740000D02*
X30170000Y31630000D01*
X30750000Y34528000D02*
X30750000Y35433000D01*
X31242000Y34036000D02*
X30750000Y34528000D01*
X28690000Y51230000D02*
X27740000Y50280000D01*
X33553900Y34163000D02*
X31369000Y34163000D01*
X31242000Y32702000D02*
X30280000Y31740000D01*
X30170000Y31630000D02*
X27390000Y31630000D01*
X25280000Y33740000D02*
X27390000Y31630000D01*
X33013200Y29006800D02*
X47450800Y29006800D01*
X27740000Y50260000D02*
X25280000Y47800000D01*
X25280000Y47800000D02*
X25280000Y33740000D01*
X30280000Y31740000D02*
X33013200Y29006800D01*
X27740000Y50280000D02*
X27740000Y50260000D01*
%TO.N,/OSC2*%
X47913000Y41783000D02*
X47922000Y41792000D01*
D25*
X47922000Y41113000D02*
X48649000Y40386000D01*
D26*
X47922000Y41792000D02*
X47922000Y41113000D01*
D25*
X43154100Y41783000D02*
X47913000Y41783000D01*
D26*
%TO.N,/OSC1*%
X51824100Y43552000D02*
X51891000Y43485100D01*
D25*
X48589000Y45085000D02*
X50122000Y43552000D01*
X43154100Y43053000D02*
X44831000Y43053000D01*
X44831000Y43053000D02*
X46863000Y45085000D01*
X46863000Y45085000D02*
X48589000Y45085000D01*
X50122000Y43552000D02*
X51824100Y43552000D01*
%TO.N,Net-(C5-Pad1)*%
X45483400Y18288000D02*
X47280400Y18288000D01*
%TO.N,Net-(U4-RS)*%
X53136800Y31756400D02*
X53163600Y31729600D01*
X53136800Y33358200D02*
X53136800Y31756400D01*
D26*
%TO.N,Net-(U2-RESET#)*%
X31750000Y35433000D02*
X33553900Y35433000D01*
D25*
%TO.N,/TXCAN*%
X43154100Y33553900D02*
X44978400Y31729600D01*
X43154100Y34163000D02*
X43154100Y33553900D01*
X44978400Y31729600D02*
X47623600Y31729600D01*
%TO.N,/RXCAN*%
X46609000Y35433000D02*
X49733200Y32308800D01*
X49733200Y32308800D02*
X49733200Y29057600D01*
X43154100Y35433000D02*
X46609000Y35433000D01*
X48585200Y27909600D02*
X47623600Y27909600D01*
X49733200Y29057600D02*
X48585200Y27909600D01*
X47618600Y27914600D02*
X47623600Y27909600D01*
%TO.N,Net-(C4-Pad1)*%
X54244200Y18237200D02*
X55972200Y18237200D01*
%TO.N,/CAN_D-*%
X52604200Y18237200D02*
X51177401Y18237200D01*
D27*
X51126601Y8309399D02*
X53441600Y5994400D01*
X53163600Y29179600D02*
X52519997Y29179600D01*
X51126601Y27786204D02*
X51126601Y18186400D01*
X53163600Y29179600D02*
X55547800Y29179600D01*
X55547800Y29179600D02*
X55803800Y28923600D01*
X52519997Y29179600D02*
X51126601Y27786204D01*
X51126601Y18186400D02*
X51126601Y8309399D01*
%TO.N,/CAN_D+*%
X50676599Y8309399D02*
X48361600Y5994400D01*
X53163600Y30459600D02*
X52478600Y29774600D01*
D25*
X50574999Y18288000D02*
X50676599Y18186400D01*
X48920400Y18288000D02*
X50574999Y18288000D01*
D27*
X50676599Y18186400D02*
X50676599Y8309399D01*
D25*
X48920400Y18288000D02*
X48945800Y18313400D01*
D27*
X52478600Y29774600D02*
X52187143Y29774600D01*
X52187143Y29774600D02*
X50676599Y28264056D01*
X55699800Y30459600D02*
X55803800Y30563600D01*
X53163600Y30459600D02*
X55699800Y30459600D01*
X50676599Y28264056D02*
X50676599Y18186400D01*
%TD*%
M02*
