#   step REPORT : Synthesizing module : rom
#   step REPORT : [39.349] Optimizing module : rom
#   step REPORT : [6.1822] Got memory rom.mem (256 x 9) with 1 read port(s), 0 write port(s), and 0 RW port(s)
#   step REPORT : 
#   step REPORT : +------+-------------+-------+----------+---------------------------+---...
#   step REPORT : | type | total bits  | width |   depth  |           PORTS           | Memory name
#   step REPORT : +------+-------------+-------+----------+---------------------------+---...
#   step REPORT : | zMem |        2304 |     9 |      256 |  CW: 0   NCW: 0   R: 1    |rom.mem
#   step REPORT : +------+-------------+-------+----------+---------------------------+---...
#   step REPORT : 
#   step REPORT : [6.1690] There are 0 levels of combinational cells
#   step REPORT : [6.1689] There are 0 distinct nets driving control pins
#   step REPORT : [6.1696] Total LUT area: 0
#   step REPORT : [6.1884] Renaming SVA module instances in the netlist
#   step REPORT : [6.1882] Renaming special verilog names in the netlist
#   step REPORT : [6.1882] Special names renaming stats:
#   step REPORT : [6.1882] Total time                 : 0.000 seconds
#   step REPORT : [6.1882] Total wires renamed        : 0
#   step REPORT : [6.1882] Total instances renamed    : 0
#   step REPORT : [6.1883] Renaming wires like ports
#   step REPORT : [6.1883] Renamed wires like ports (0 ports)
#   step REPORT : [6.1885] Emitting RTLDB information for the netlist
#   step REPORT : Converting netlist 'rom' to znl format
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step STATS :  |                 reg |                 lut |                bram |                uram |             memsize |              m18x18 |                bufg |                buft |               nbI/O |                nbBB |                nbZV |                nbME |               dsp48 || name
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step STATS :  |                   0 |                   0 |                   0 |                   0 |                   0 |                   0 |                   0 |                   0 |                  18 |                   1 |                   0 |                   0 |                   0 || rom
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step REPORT : Writing netlist 'rom' to 'edif/rom/rom.edf.gz'
#   step SERIALIZE : writing netlist 'zmerge' into znl file 'edif/rom/rom.edf.gz'
#   step SERIALIZE : #bytes in: 611, #bytes out: 439, compression ratio: 1.391800
#   step REPORT : [87.28] Resource usage for rom: 0.156s 16.1M
