# UART TX Module (Verilog)

## ðŸ“Œ Project Overview
This project implements a **UART Transmitter (TX)** in Verilog HDL.  
The design is based on a **Finite State Machine (FSM)** and supports:  
- Parallel-to-Serial Conversion (PISO)  
- Optional Parity Bit Generation  
- Testbenches for verification  
- Simulation with **ModelSim**  

## ðŸ›  Features
- FSM-based control logic  
- Configurable data width  
- Optional parity enable  
- Fully verified with testbenches  

## ðŸ–¥ Tools Used
- Verilog HDL  
- ModelSim (for simulation)  
- Visual Studio Code (for editing)  

## ðŸ“Š Simulation Results
Below are placeholders for waveforms. Add your screenshots from ModelSim here.

### ðŸ”¹ Full UART TX Simulation
<img width="1010" height="324" alt="image" src="https://github.com/user-attachments/assets/d56a94c3-98d1-4337-b6f4-2378074a0d0f" />


## ðŸ“‚ Repository Structure
