<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/zachjs/sv2v" target="_blank">zachjs-sv2v</a></h3>
<pre class="test-passed">
description: Tests imported from utd-sv
rc: 0 (means success: 1)
tags: utd-sv
incdirs: /tmpfs/src/github/sv-tests/third_party/tests/utd-sv
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tests/utd-sv/fpu_out_ctl.v.html" target="file-frame">third_party/tests/utd-sv/fpu_out_ctl.v</a>
defines: 
time_elapsed: 0.087s
ram usage: 10712 KB
</pre>
<pre class="log">

zachjs-sv2v -I/tmpfs/src/github/sv-tests/third_party/tests/utd-sv <a href="../../../../third_party/tests/utd-sv/fpu_out_ctl.v.html" target="file-frame">third_party/tests/utd-sv/fpu_out_ctl.v</a>
module fpu_out_ctl (
	d8stg_fdiv_in,
	m6stg_fmul_in,
	a6stg_fadd_in,
	div_id_out_in,
	m6stg_id_in,
	add_id_out_in,
	arst_l,
	grst_l,
	rclk,
	fp_cpx_req_cq,
	req_thread,
	dest_rdy,
	add_dest_rdy,
	mul_dest_rdy,
	div_dest_rdy,
	se,
	si,
	so
);
	input d8stg_fdiv_in;
	input m6stg_fmul_in;
	input a6stg_fadd_in;
	input [9:0] div_id_out_in;
	input [9:0] m6stg_id_in;
	input [9:0] add_id_out_in;
	input arst_l;
	input grst_l;
	input rclk;
	output [7:0] fp_cpx_req_cq;
	output [1:0] req_thread;
	output [2:0] dest_rdy;
	output add_dest_rdy;
	output mul_dest_rdy;
	output div_dest_rdy;
	input se;
	input si;
	output so;
	wire reset;
	wire add_req_in;
	wire add_req_step;
	wire add_req;
	wire div_req_sel;
	wire mul_req_sel;
	wire add_req_sel;
	wire [9:0] out_id;
	wire [2:0] dest_rdy_in;
	wire out_ctl_rst_l;
	dffrl_async #(1) dffrl_out_ctl(
		.din(grst_l),
		.clk(rclk),
		.rst_l(arst_l),
		.q(out_ctl_rst_l),
		.se(se),
		.si(),
		.so()
	);
	assign reset = !out_ctl_rst_l;
	assign add_req_in = !add_req;
	assign add_req_step = add_req_sel || mul_req_sel;
	dffre_s #(1) i_add_req(
		.din(add_req_in),
		.en(add_req_step),
		.rst(reset),
		.clk(rclk),
		.q(add_req),
		.se(se),
		.si(),
		.so()
	);
	assign div_req_sel = d8stg_fdiv_in;
	assign mul_req_sel = (m6stg_fmul_in &amp;&amp; (!add_req || !a6stg_fadd_in)) &amp;&amp; !div_req_sel;
	assign add_req_sel = (a6stg_fadd_in &amp;&amp; (add_req || !m6stg_fmul_in)) &amp;&amp; !div_req_sel;
	assign out_id[9:0] = (({10 {div_req_sel}} &amp; div_id_out_in[9:0]) | ({10 {mul_req_sel}} &amp; m6stg_id_in[9:0])) | ({10 {add_req_sel}} &amp; add_id_out_in[9:0]);
	dff_s #(8) i_fp_cpx_req_cq(
		.din(out_id[9:2]),
		.clk(rclk),
		.q(fp_cpx_req_cq[7:0]),
		.se(se),
		.si(),
		.so()
	);
	dff_s #(2) i_req_thread(
		.din(out_id[1:0]),
		.clk(rclk),
		.q(req_thread[1:0]),
		.se(se),
		.si(),
		.so()
	);
	assign dest_rdy_in[2:0] = {div_req_sel, mul_req_sel, add_req_sel};
	dff_s #(3) i_dest_rdy(
		.din(dest_rdy_in[2:0]),
		.clk(rclk),
		.q(dest_rdy[2:0]),
		.se(se),
		.si(),
		.so()
	);
	dff_s i_add_dest_rdy(
		.din(add_req_sel),
		.clk(rclk),
		.q(add_dest_rdy),
		.se(se),
		.si(),
		.so()
	);
	dff_s i_mul_dest_rdy(
		.din(mul_req_sel),
		.clk(rclk),
		.q(mul_dest_rdy),
		.se(se),
		.si(),
		.so()
	);
	dff_s i_div_dest_rdy(
		.din(div_req_sel),
		.clk(rclk),
		.q(div_dest_rdy),
		.se(se),
		.si(),
		.so()
	);
endmodule

</pre>
</body>