
****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source /mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M250_W9_N6/run.tcl
# read_verilog -sv /mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M250_W9_N6/design.sv
# read_xdc /mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M250_W9_N6/design.xdc
# synth_design -top dotprod -part xczu7ev-ffvc1156-2-e
Command: synth_design -top dotprod -part xczu7ev-ffvc1156-2-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu7ev'
INFO: [Device 21-403] Loading part xczu7ev-ffvc1156-2-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 3596119
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/mnt/vault1/kmhatre/Software/AMD/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 3039.074 ; gain = 241.801 ; free physical = 90538 ; free virtual = 200987
Synthesis current peak Physical Memory [PSS] (MB): peak = 2626.538; parent = 2372.399; children = 254.139
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4012.160; parent = 3039.078; children = 973.082
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'dotprod' [/mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M250_W9_N6/design.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'dotprod' (0#1) [/mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M250_W9_N6/design.sv:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 3123.043 ; gain = 325.770 ; free physical = 90648 ; free virtual = 201097
Synthesis current peak Physical Memory [PSS] (MB): peak = 2626.538; parent = 2372.399; children = 254.139
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4096.129; parent = 3123.047; children = 973.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 3140.855 ; gain = 343.582 ; free physical = 90650 ; free virtual = 201099
Synthesis current peak Physical Memory [PSS] (MB): peak = 2626.538; parent = 2372.399; children = 254.139
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4113.941; parent = 3140.859; children = 973.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 3140.855 ; gain = 343.582 ; free physical = 90662 ; free virtual = 201112
Synthesis current peak Physical Memory [PSS] (MB): peak = 2626.538; parent = 2372.399; children = 254.139
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4113.941; parent = 3140.859; children = 973.082
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3140.855 ; gain = 0.000 ; free physical = 90657 ; free virtual = 201107
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M250_W9_N6/design.xdc]
Finished Parsing XDC File [/mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M250_W9_N6/design.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3305.574 ; gain = 0.000 ; free physical = 90629 ; free virtual = 201079
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3305.574 ; gain = 0.000 ; free physical = 90629 ; free virtual = 201079
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/mnt/vault1/kmhatre/Software/AMD/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 3305.574 ; gain = 508.301 ; free physical = 90654 ; free virtual = 201103
Synthesis current peak Physical Memory [PSS] (MB): peak = 2645.190; parent = 2391.052; children = 254.139
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4246.645; parent = 3273.562; children = 973.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu7ev-ffvc1156-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 3305.574 ; gain = 508.301 ; free physical = 90654 ; free virtual = 201103
Synthesis current peak Physical Memory [PSS] (MB): peak = 2645.190; parent = 2391.052; children = 254.139
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4246.645; parent = 3273.562; children = 973.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 3305.574 ; gain = 508.301 ; free physical = 90655 ; free virtual = 201105
Synthesis current peak Physical Memory [PSS] (MB): peak = 2645.190; parent = 2391.052; children = 254.139
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4246.645; parent = 3273.562; children = 973.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 3305.574 ; gain = 508.301 ; free physical = 90674 ; free virtual = 201124
Synthesis current peak Physical Memory [PSS] (MB): peak = 2645.190; parent = 2391.052; children = 254.139
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4246.645; parent = 3273.562; children = 973.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   23 Bit       Adders := 124   
+---Registers : 
	               23 Bit    Registers := 124   
	               16 Bit    Registers := 127   
	                1 Bit    Registers := 8     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1728 (col length:144)
BRAMs: 624 (col length: RAMB18 144 RAMB36 72)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:15 ; elapsed = 00:01:21 . Memory (MB): peak = 3370.715 ; gain = 573.441 ; free physical = 90739 ; free virtual = 201245
Synthesis current peak Physical Memory [PSS] (MB): peak = 2923.390; parent = 2669.282; children = 254.139
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4343.801; parent = 3370.719; children = 973.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:23 ; elapsed = 00:01:33 . Memory (MB): peak = 3739.074 ; gain = 941.801 ; free physical = 90252 ; free virtual = 200756
Synthesis current peak Physical Memory [PSS] (MB): peak = 3277.101; parent = 3022.993; children = 254.139
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4712.160; parent = 3739.078; children = 973.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:24 ; elapsed = 00:01:34 . Memory (MB): peak = 3769.215 ; gain = 971.941 ; free physical = 90231 ; free virtual = 200735
Synthesis current peak Physical Memory [PSS] (MB): peak = 3302.175; parent = 3048.067; children = 254.139
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4742.301; parent = 3769.219; children = 973.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:29 ; elapsed = 00:01:40 . Memory (MB): peak = 4141.090 ; gain = 1343.816 ; free physical = 89941 ; free virtual = 200445
Synthesis current peak Physical Memory [PSS] (MB): peak = 3319.983; parent = 3065.876; children = 254.139
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5114.176; parent = 4141.094; children = 973.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:32 ; elapsed = 00:01:44 . Memory (MB): peak = 4141.090 ; gain = 1343.816 ; free physical = 89914 ; free virtual = 200419
Synthesis current peak Physical Memory [PSS] (MB): peak = 3331.022; parent = 3076.915; children = 254.139
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5114.176; parent = 4141.094; children = 973.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:32 ; elapsed = 00:01:44 . Memory (MB): peak = 4141.090 ; gain = 1343.816 ; free physical = 89914 ; free virtual = 200419
Synthesis current peak Physical Memory [PSS] (MB): peak = 3331.022; parent = 3076.915; children = 254.139
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5114.176; parent = 4141.094; children = 973.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:33 ; elapsed = 00:01:44 . Memory (MB): peak = 4141.090 ; gain = 1343.816 ; free physical = 89924 ; free virtual = 200429
Synthesis current peak Physical Memory [PSS] (MB): peak = 3331.022; parent = 3076.915; children = 254.139
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5114.176; parent = 4141.094; children = 973.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:33 ; elapsed = 00:01:45 . Memory (MB): peak = 4141.090 ; gain = 1343.816 ; free physical = 89924 ; free virtual = 200429
Synthesis current peak Physical Memory [PSS] (MB): peak = 3331.022; parent = 3076.915; children = 254.139
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5114.176; parent = 4141.094; children = 973.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:33 ; elapsed = 00:01:45 . Memory (MB): peak = 4141.090 ; gain = 1343.816 ; free physical = 89926 ; free virtual = 200431
Synthesis current peak Physical Memory [PSS] (MB): peak = 3331.022; parent = 3076.915; children = 254.139
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5114.176; parent = 4141.094; children = 973.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:33 ; elapsed = 00:01:45 . Memory (MB): peak = 4141.090 ; gain = 1343.816 ; free physical = 89926 ; free virtual = 200431
Synthesis current peak Physical Memory [PSS] (MB): peak = 3331.022; parent = 3076.915; children = 254.139
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5114.176; parent = 4141.094; children = 973.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY8 |  1622|
|3     |LUT2   |  7976|
|4     |LUT3   |   500|
|5     |LUT4   |  3000|
|6     |LUT5   |  3750|
|7     |LUT6   |  6250|
|8     |FDRE   |  4267|
|9     |IBUF   |  3753|
|10    |OBUF   |    24|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:33 ; elapsed = 00:01:45 . Memory (MB): peak = 4141.090 ; gain = 1343.816 ; free physical = 89926 ; free virtual = 200431
Synthesis current peak Physical Memory [PSS] (MB): peak = 3331.022; parent = 3076.915; children = 254.139
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5114.176; parent = 4141.094; children = 973.082
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:29 ; elapsed = 00:01:41 . Memory (MB): peak = 4141.090 ; gain = 1179.098 ; free physical = 89957 ; free virtual = 200462
Synthesis Optimization Complete : Time (s): cpu = 00:01:33 ; elapsed = 00:01:45 . Memory (MB): peak = 4141.098 ; gain = 1343.816 ; free physical = 89986 ; free virtual = 200491
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.14 . Memory (MB): peak = 4141.098 ; gain = 0.000 ; free physical = 90099 ; free virtual = 200604
INFO: [Netlist 29-17] Analyzing 5376 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'dotprod' is not ideal for floorplanning, since the cellview 'dotprod' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M250_W9_N6/design.xdc]
Finished Parsing XDC File [/mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M250_W9_N6/design.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4165.102 ; gain = 0.000 ; free physical = 89777 ; free virtual = 200283
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 3754 instances were transformed.
  BUFG => BUFGCE: 1 instance 
  IBUF => IBUF (IBUFCTRL, INBUF): 3753 instances

Synth Design complete, checksum: fb19d697
INFO: [Common 17-83] Releasing license: Synthesis
19 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:47 ; elapsed = 00:01:59 . Memory (MB): peak = 4165.102 ; gain = 2460.617 ; free physical = 89987 ; free virtual = 200492
# report_utilization -file /mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M250_W9_N6/util.rpt
# report_timing_summary -file /mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M250_W9_N6/timing.rpt
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
report_timing_summary: Time (s): cpu = 00:00:17 ; elapsed = 00:00:16 . Memory (MB): peak = 4658.293 ; gain = 493.191 ; free physical = 87600 ; free virtual = 198048
# exit
INFO: [Common 17-206] Exiting Vivado at Thu Nov  6 19:36:15 2025...
