{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1657631592052 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1657631592068 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jul 12 16:13:11 2022 " "Processing started: Tue Jul 12 16:13:11 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1657631592068 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1657631592068 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Adder_7Segment -c Adder_7Segment " "Command: quartus_map --read_settings_files=on --write_settings_files=off Adder_7Segment -c Adder_7Segment" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1657631592068 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1657631592423 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1657631592423 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder7segment.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decoder7segment.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Decoder7Segment-one " "Found design unit 1: Decoder7Segment-one" {  } { { "Decoder7Segment.vhd" "" { Text "C:/Users/ariel/Desktop/works/HIT/VHDL Lab/Ex1/Tar2 - Synthesis - Quartus/Decoder7Segment.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657631600136 ""} { "Info" "ISGN_ENTITY_NAME" "1 Decoder7Segment " "Found entity 1: Decoder7Segment" {  } { { "Decoder7Segment.vhd" "" { Text "C:/Users/ariel/Desktop/works/HIT/VHDL Lab/Ex1/Tar2 - Synthesis - Quartus/Decoder7Segment.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657631600136 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1657631600136 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd_decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bcd_decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BCD_Decoder-one " "Found design unit 1: BCD_Decoder-one" {  } { { "BCD_Decoder.vhd" "" { Text "C:/Users/ariel/Desktop/works/HIT/VHDL Lab/Ex1/Tar2 - Synthesis - Quartus/BCD_Decoder.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657631600136 ""} { "Info" "ISGN_ENTITY_NAME" "1 BCD_Decoder " "Found entity 1: BCD_Decoder" {  } { { "BCD_Decoder.vhd" "" { Text "C:/Users/ariel/Desktop/works/HIT/VHDL Lab/Ex1/Tar2 - Synthesis - Quartus/BCD_Decoder.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657631600136 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1657631600136 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fa_4bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fa_4bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FA_4Bit-one " "Found design unit 1: FA_4Bit-one" {  } { { "FA_4Bit.vhd" "" { Text "C:/Users/ariel/Desktop/works/HIT/VHDL Lab/Ex1/Tar2 - Synthesis - Quartus/FA_4Bit.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657631600136 ""} { "Info" "ISGN_ENTITY_NAME" "1 FA_4Bit " "Found entity 1: FA_4Bit" {  } { { "FA_4Bit.vhd" "" { Text "C:/Users/ariel/Desktop/works/HIT/VHDL Lab/Ex1/Tar2 - Synthesis - Quartus/FA_4Bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657631600136 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1657631600136 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fa.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fa.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FA-one " "Found design unit 1: FA-one" {  } { { "FA.vhd" "" { Text "C:/Users/ariel/Desktop/works/HIT/VHDL Lab/Ex1/Tar2 - Synthesis - Quartus/FA.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657631600152 ""} { "Info" "ISGN_ENTITY_NAME" "1 FA " "Found entity 1: FA" {  } { { "FA.vhd" "" { Text "C:/Users/ariel/Desktop/works/HIT/VHDL Lab/Ex1/Tar2 - Synthesis - Quartus/FA.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657631600152 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1657631600152 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder_7segment.vhd 2 1 " "Found 2 design units, including 1 entities, in source file adder_7segment.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Adder_7Segment-one " "Found design unit 1: Adder_7Segment-one" {  } { { "Adder_7Segment.vhd" "" { Text "C:/Users/ariel/Desktop/works/HIT/VHDL Lab/Ex1/Tar2 - Synthesis - Quartus/Adder_7Segment.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657631600152 ""} { "Info" "ISGN_ENTITY_NAME" "1 Adder_7Segment " "Found entity 1: Adder_7Segment" {  } { { "Adder_7Segment.vhd" "" { Text "C:/Users/ariel/Desktop/works/HIT/VHDL Lab/Ex1/Tar2 - Synthesis - Quartus/Adder_7Segment.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657631600152 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1657631600152 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Adder_7Segment " "Elaborating entity \"Adder_7Segment\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1657631600168 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FA_4Bit FA_4Bit:U1 " "Elaborating entity \"FA_4Bit\" for hierarchy \"FA_4Bit:U1\"" {  } { { "Adder_7Segment.vhd" "U1" { Text "C:/Users/ariel/Desktop/works/HIT/VHDL Lab/Ex1/Tar2 - Synthesis - Quartus/Adder_7Segment.vhd" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1657631600183 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FA FA_4Bit:U1\|FA:\\Gen:0:U " "Elaborating entity \"FA\" for hierarchy \"FA_4Bit:U1\|FA:\\Gen:0:U\"" {  } { { "FA_4Bit.vhd" "\\Gen:0:U" { Text "C:/Users/ariel/Desktop/works/HIT/VHDL Lab/Ex1/Tar2 - Synthesis - Quartus/FA_4Bit.vhd" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1657631600183 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BCD_Decoder BCD_Decoder:U2 " "Elaborating entity \"BCD_Decoder\" for hierarchy \"BCD_Decoder:U2\"" {  } { { "Adder_7Segment.vhd" "U2" { Text "C:/Users/ariel/Desktop/works/HIT/VHDL Lab/Ex1/Tar2 - Synthesis - Quartus/Adder_7Segment.vhd" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1657631600183 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decoder7Segment Decoder7Segment:U3 " "Elaborating entity \"Decoder7Segment\" for hierarchy \"Decoder7Segment:U3\"" {  } { { "Adder_7Segment.vhd" "U3" { Text "C:/Users/ariel/Desktop/works/HIT/VHDL Lab/Ex1/Tar2 - Synthesis - Quartus/Adder_7Segment.vhd" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1657631600183 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "DispX2\[1\] GND " "Pin \"DispX2\[1\]\" is stuck at GND" {  } { { "Adder_7Segment.vhd" "" { Text "C:/Users/ariel/Desktop/works/HIT/VHDL Lab/Ex1/Tar2 - Synthesis - Quartus/Adder_7Segment.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1657631600505 "|Adder_7Segment|DispX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DispX2\[2\] GND " "Pin \"DispX2\[2\]\" is stuck at GND" {  } { { "Adder_7Segment.vhd" "" { Text "C:/Users/ariel/Desktop/works/HIT/VHDL Lab/Ex1/Tar2 - Synthesis - Quartus/Adder_7Segment.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1657631600505 "|Adder_7Segment|DispX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DispX2\[6\] VCC " "Pin \"DispX2\[6\]\" is stuck at VCC" {  } { { "Adder_7Segment.vhd" "" { Text "C:/Users/ariel/Desktop/works/HIT/VHDL Lab/Ex1/Tar2 - Synthesis - Quartus/Adder_7Segment.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1657631600505 "|Adder_7Segment|DispX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DispY2\[1\] GND " "Pin \"DispY2\[1\]\" is stuck at GND" {  } { { "Adder_7Segment.vhd" "" { Text "C:/Users/ariel/Desktop/works/HIT/VHDL Lab/Ex1/Tar2 - Synthesis - Quartus/Adder_7Segment.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1657631600505 "|Adder_7Segment|DispY2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DispY2\[2\] GND " "Pin \"DispY2\[2\]\" is stuck at GND" {  } { { "Adder_7Segment.vhd" "" { Text "C:/Users/ariel/Desktop/works/HIT/VHDL Lab/Ex1/Tar2 - Synthesis - Quartus/Adder_7Segment.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1657631600505 "|Adder_7Segment|DispY2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DispY2\[6\] VCC " "Pin \"DispY2\[6\]\" is stuck at VCC" {  } { { "Adder_7Segment.vhd" "" { Text "C:/Users/ariel/Desktop/works/HIT/VHDL Lab/Ex1/Tar2 - Synthesis - Quartus/Adder_7Segment.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1657631600505 "|Adder_7Segment|DispY2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Disp2\[1\] GND " "Pin \"Disp2\[1\]\" is stuck at GND" {  } { { "Adder_7Segment.vhd" "" { Text "C:/Users/ariel/Desktop/works/HIT/VHDL Lab/Ex1/Tar2 - Synthesis - Quartus/Adder_7Segment.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1657631600505 "|Adder_7Segment|Disp2[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1657631600505 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1657631600561 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1657631600871 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1657631600871 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "100 " "Implemented 100 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1657631600899 ""} { "Info" "ICUT_CUT_TM_OPINS" "47 " "Implemented 47 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1657631600899 ""} { "Info" "ICUT_CUT_TM_LCELLS" "45 " "Implemented 45 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1657631600899 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1657631600899 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 9 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4789 " "Peak virtual memory: 4789 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1657631600914 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jul 12 16:13:20 2022 " "Processing ended: Tue Jul 12 16:13:20 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1657631600914 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1657631600914 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1657631600914 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1657631600914 ""}
