Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Sun Mar  3 11:52:40 2024
| Host         : kobal running 64-bit Ubuntu 22.04.4 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     896         
TIMING-20  Warning           Non-clocked latch               10          
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (946)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (6218)
5. checking no_input_delay (1)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (946)
--------------------------
 There are 896 register/latch pins with no clock driven by root clock pin: design_1_i/risc_0/inst/clkDiv/reg_clk_div_reg/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: design_1_i/risc_0/inst/top_inst/pc/pc_reg_reg[0]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: design_1_i/risc_0/inst/top_inst/pc/pc_reg_reg[1]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: design_1_i/risc_0/inst/top_inst/pc/pc_reg_reg[2]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: design_1_i/risc_0/inst/top_inst/pc/pc_reg_reg[3]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: design_1_i/risc_0/inst/top_inst/pc/pc_reg_reg[4]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (6218)
---------------------------------------------------
 There are 6218 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.216        0.000                      0                 3066        0.033        0.000                      0                 3066        3.500        0.000                       0                  1737  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
clk_fpga_0   {0.000 5.000}        10.000          100.000         
sys_clk_pin  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          3.216        0.000                      0                 3001        0.033        0.000                      0                 3001        4.020        0.000                       0                  1703  
sys_clk_pin         3.868        0.000                      0                   65        0.265        0.000                      0                   65        3.500        0.000                       0                    34  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_fpga_0    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        3.216ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.033ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.216ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.682ns  (logic 2.542ns (38.042%)  route 4.140ns (61.958%))
  Logic Levels:           7  (CARRY4=2 LUT2=1 LUT3=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.734ns = ( 12.734 - 10.000 ) 
    Source Clock Delay      (SCD):    3.024ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1703, routed)        1.716     3.024    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X4Y57          FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y57          FDRE (Prop_fdre_C_Q)         0.478     3.502 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/Q
                         net (fo=4, routed)           0.874     4.376    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_ready_i
    SLICE_X4Y57          LUT2 (Prop_lut2_I0_O)        0.295     4.671 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awready[0]_INST_0/O
                         net (fo=3, routed)           0.577     5.248    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready
    SLICE_X5Y54          LUT6 (Prop_lut6_I0_O)        0.124     5.372 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=30, routed)          0.829     6.201    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0
    SLICE_X7Y52          LUT3 (Prop_lut3_I2_O)        0.119     6.320 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=23, routed)          1.051     7.372    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X5Y49          LUT4 (Prop_lut4_I3_O)        0.332     7.704 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/O
                         net (fo=1, routed)           0.000     7.704    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][1]
    SLICE_X5Y49          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.254 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.001     8.255    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X5Y50          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.568 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/O[3]
                         net (fo=1, routed)           0.808     9.375    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[7]
    SLICE_X3Y50          LUT3 (Prop_lut3_I0_O)        0.331     9.706 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[7]_i_1/O
                         net (fo=1, routed)           0.000     9.706    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[7]
    SLICE_X3Y50          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1703, routed)        1.542    12.734    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X3Y50          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]/C
                         clock pessimism              0.267    13.001    
                         clock uncertainty           -0.154    12.847    
    SLICE_X3Y50          FDRE (Setup_fdre_C_D)        0.075    12.922    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]
  -------------------------------------------------------------------
                         required time                         12.922    
                         arrival time                          -9.706    
  -------------------------------------------------------------------
                         slack                                  3.216    

Slack (MET) :             3.239ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.659ns  (logic 2.677ns (40.203%)  route 3.982ns (59.797%))
  Logic Levels:           8  (CARRY4=3 LUT2=1 LUT3=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.734ns = ( 12.734 - 10.000 ) 
    Source Clock Delay      (SCD):    3.024ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1703, routed)        1.716     3.024    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X4Y57          FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y57          FDRE (Prop_fdre_C_Q)         0.478     3.502 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/Q
                         net (fo=4, routed)           0.874     4.376    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_ready_i
    SLICE_X4Y57          LUT2 (Prop_lut2_I0_O)        0.295     4.671 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awready[0]_INST_0/O
                         net (fo=3, routed)           0.577     5.248    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready
    SLICE_X5Y54          LUT6 (Prop_lut6_I0_O)        0.124     5.372 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=30, routed)          0.829     6.201    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0
    SLICE_X7Y52          LUT3 (Prop_lut3_I2_O)        0.119     6.320 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=23, routed)          1.051     7.372    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X5Y49          LUT4 (Prop_lut4_I3_O)        0.332     7.704 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/O
                         net (fo=1, routed)           0.000     7.704    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][1]
    SLICE_X5Y49          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.254 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.001     8.255    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X5Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.369 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.369    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2_n_0
    SLICE_X5Y51          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.703 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[11]_i_3/O[1]
                         net (fo=1, routed)           0.649     9.352    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[9]
    SLICE_X3Y51          LUT3 (Prop_lut3_I0_O)        0.331     9.683 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[9]_i_1/O
                         net (fo=1, routed)           0.000     9.683    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[9]
    SLICE_X3Y51          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1703, routed)        1.542    12.734    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X3Y51          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]/C
                         clock pessimism              0.267    13.001    
                         clock uncertainty           -0.154    12.847    
    SLICE_X3Y51          FDRE (Setup_fdre_C_D)        0.075    12.922    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]
  -------------------------------------------------------------------
                         required time                         12.922    
                         arrival time                          -9.683    
  -------------------------------------------------------------------
                         slack                                  3.239    

Slack (MET) :             3.323ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.575ns  (logic 2.527ns (38.433%)  route 4.048ns (61.567%))
  Logic Levels:           8  (CARRY4=3 LUT2=1 LUT3=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.734ns = ( 12.734 - 10.000 ) 
    Source Clock Delay      (SCD):    3.024ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1703, routed)        1.716     3.024    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X4Y57          FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y57          FDRE (Prop_fdre_C_Q)         0.478     3.502 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/Q
                         net (fo=4, routed)           0.874     4.376    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_ready_i
    SLICE_X4Y57          LUT2 (Prop_lut2_I0_O)        0.295     4.671 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awready[0]_INST_0/O
                         net (fo=3, routed)           0.577     5.248    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready
    SLICE_X5Y54          LUT6 (Prop_lut6_I0_O)        0.124     5.372 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=30, routed)          0.829     6.201    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0
    SLICE_X7Y52          LUT3 (Prop_lut3_I2_O)        0.119     6.320 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=23, routed)          1.051     7.372    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X5Y49          LUT4 (Prop_lut4_I3_O)        0.332     7.704 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/O
                         net (fo=1, routed)           0.000     7.704    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][1]
    SLICE_X5Y49          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.254 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.001     8.255    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X5Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.369 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.369    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2_n_0
    SLICE_X5Y51          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.591 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[11]_i_3/O[0]
                         net (fo=1, routed)           0.716     9.306    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[8]
    SLICE_X3Y51          LUT3 (Prop_lut3_I0_O)        0.293     9.599 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[8]_i_1/O
                         net (fo=1, routed)           0.000     9.599    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[8]
    SLICE_X3Y51          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1703, routed)        1.542    12.734    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X3Y51          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]/C
                         clock pessimism              0.267    13.001    
                         clock uncertainty           -0.154    12.847    
    SLICE_X3Y51          FDRE (Setup_fdre_C_D)        0.075    12.922    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]
  -------------------------------------------------------------------
                         required time                         12.922    
                         arrival time                          -9.599    
  -------------------------------------------------------------------
                         slack                                  3.323    

Slack (MET) :             3.396ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.456ns  (logic 2.553ns (39.544%)  route 3.903ns (60.456%))
  Logic Levels:           8  (CARRY4=3 LUT2=1 LUT3=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.734ns = ( 12.734 - 10.000 ) 
    Source Clock Delay      (SCD):    3.024ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1703, routed)        1.716     3.024    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X4Y57          FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y57          FDRE (Prop_fdre_C_Q)         0.478     3.502 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/Q
                         net (fo=4, routed)           0.874     4.376    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_ready_i
    SLICE_X4Y57          LUT2 (Prop_lut2_I0_O)        0.295     4.671 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awready[0]_INST_0/O
                         net (fo=3, routed)           0.577     5.248    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready
    SLICE_X5Y54          LUT6 (Prop_lut6_I0_O)        0.124     5.372 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=30, routed)          0.829     6.201    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0
    SLICE_X7Y52          LUT3 (Prop_lut3_I2_O)        0.119     6.320 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=23, routed)          1.051     7.372    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X5Y49          LUT4 (Prop_lut4_I3_O)        0.332     7.704 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/O
                         net (fo=1, routed)           0.000     7.704    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][1]
    SLICE_X5Y49          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.254 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.001     8.255    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X5Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.369 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.369    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2_n_0
    SLICE_X5Y51          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.608 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[11]_i_3/O[2]
                         net (fo=1, routed)           0.571     9.178    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[10]
    SLICE_X3Y51          LUT3 (Prop_lut3_I0_O)        0.302     9.480 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[10]_i_1/O
                         net (fo=1, routed)           0.000     9.480    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[10]
    SLICE_X3Y51          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1703, routed)        1.542    12.734    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X3Y51          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[10]/C
                         clock pessimism              0.267    13.001    
                         clock uncertainty           -0.154    12.847    
    SLICE_X3Y51          FDRE (Setup_fdre_C_D)        0.029    12.876    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[10]
  -------------------------------------------------------------------
                         required time                         12.876    
                         arrival time                          -9.480    
  -------------------------------------------------------------------
                         slack                                  3.396    

Slack (MET) :             3.416ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.438ns  (logic 2.535ns (39.373%)  route 3.903ns (60.627%))
  Logic Levels:           7  (CARRY4=2 LUT2=1 LUT3=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.734ns = ( 12.734 - 10.000 ) 
    Source Clock Delay      (SCD):    3.024ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1703, routed)        1.716     3.024    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X4Y57          FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y57          FDRE (Prop_fdre_C_Q)         0.478     3.502 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/Q
                         net (fo=4, routed)           0.874     4.376    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_ready_i
    SLICE_X4Y57          LUT2 (Prop_lut2_I0_O)        0.295     4.671 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awready[0]_INST_0/O
                         net (fo=3, routed)           0.577     5.248    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready
    SLICE_X5Y54          LUT6 (Prop_lut6_I0_O)        0.124     5.372 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=30, routed)          0.829     6.201    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0
    SLICE_X7Y52          LUT3 (Prop_lut3_I2_O)        0.119     6.320 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=23, routed)          1.051     7.372    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X5Y49          LUT4 (Prop_lut4_I3_O)        0.332     7.704 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/O
                         net (fo=1, routed)           0.000     7.704    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][1]
    SLICE_X5Y49          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.254 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.001     8.255    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X5Y50          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.589 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/O[1]
                         net (fo=1, routed)           0.571     9.159    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[5]
    SLICE_X3Y50          LUT3 (Prop_lut3_I0_O)        0.303     9.462 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[5]_i_1/O
                         net (fo=1, routed)           0.000     9.462    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[5]
    SLICE_X3Y50          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1703, routed)        1.542    12.734    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X3Y50          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]/C
                         clock pessimism              0.267    13.001    
                         clock uncertainty           -0.154    12.847    
    SLICE_X3Y50          FDRE (Setup_fdre_C_D)        0.032    12.879    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]
  -------------------------------------------------------------------
                         required time                         12.879    
                         arrival time                          -9.462    
  -------------------------------------------------------------------
                         slack                                  3.416    

Slack (MET) :             3.447ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.451ns  (logic 2.468ns (38.255%)  route 3.983ns (61.745%))
  Logic Levels:           7  (CARRY4=2 LUT2=1 LUT3=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.734ns = ( 12.734 - 10.000 ) 
    Source Clock Delay      (SCD):    3.024ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1703, routed)        1.716     3.024    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X4Y57          FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y57          FDRE (Prop_fdre_C_Q)         0.478     3.502 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/Q
                         net (fo=4, routed)           0.874     4.376    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_ready_i
    SLICE_X4Y57          LUT2 (Prop_lut2_I0_O)        0.295     4.671 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awready[0]_INST_0/O
                         net (fo=3, routed)           0.577     5.248    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready
    SLICE_X5Y54          LUT6 (Prop_lut6_I0_O)        0.124     5.372 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=30, routed)          0.829     6.201    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0
    SLICE_X7Y52          LUT3 (Prop_lut3_I2_O)        0.119     6.320 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=23, routed)          1.051     7.372    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X5Y49          LUT4 (Prop_lut4_I3_O)        0.332     7.704 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/O
                         net (fo=1, routed)           0.000     7.704    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][1]
    SLICE_X5Y49          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.254 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.001     8.255    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X5Y50          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.494 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/O[2]
                         net (fo=1, routed)           0.651     9.144    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[6]
    SLICE_X3Y50          LUT3 (Prop_lut3_I0_O)        0.331     9.475 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[6]_i_1/O
                         net (fo=1, routed)           0.000     9.475    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[6]
    SLICE_X3Y50          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1703, routed)        1.542    12.734    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X3Y50          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[6]/C
                         clock pessimism              0.267    13.001    
                         clock uncertainty           -0.154    12.847    
    SLICE_X3Y50          FDRE (Setup_fdre_C_D)        0.075    12.922    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[6]
  -------------------------------------------------------------------
                         required time                         12.922    
                         arrival time                          -9.475    
  -------------------------------------------------------------------
                         slack                                  3.447    

Slack (MET) :             3.489ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.365ns  (logic 2.631ns (41.335%)  route 3.734ns (58.665%))
  Logic Levels:           8  (CARRY4=3 LUT2=1 LUT3=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.734ns = ( 12.734 - 10.000 ) 
    Source Clock Delay      (SCD):    3.024ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1703, routed)        1.716     3.024    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X4Y57          FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y57          FDRE (Prop_fdre_C_Q)         0.478     3.502 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/Q
                         net (fo=4, routed)           0.874     4.376    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_ready_i
    SLICE_X4Y57          LUT2 (Prop_lut2_I0_O)        0.295     4.671 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awready[0]_INST_0/O
                         net (fo=3, routed)           0.577     5.248    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready
    SLICE_X5Y54          LUT6 (Prop_lut6_I0_O)        0.124     5.372 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=30, routed)          0.829     6.201    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0
    SLICE_X7Y52          LUT3 (Prop_lut3_I2_O)        0.119     6.320 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=23, routed)          1.051     7.372    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X5Y49          LUT4 (Prop_lut4_I3_O)        0.332     7.704 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/O
                         net (fo=1, routed)           0.000     7.704    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][1]
    SLICE_X5Y49          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.254 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.001     8.255    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X5Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.369 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.369    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2_n_0
    SLICE_X5Y51          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.682 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[11]_i_3/O[3]
                         net (fo=1, routed)           0.402     9.083    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]
    SLICE_X3Y51          LUT3 (Prop_lut3_I0_O)        0.306     9.389 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_2/O
                         net (fo=1, routed)           0.000     9.389    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[11]
    SLICE_X3Y51          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1703, routed)        1.542    12.734    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X3Y51          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]/C
                         clock pessimism              0.267    13.001    
                         clock uncertainty           -0.154    12.847    
    SLICE_X3Y51          FDRE (Setup_fdre_C_D)        0.031    12.878    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]
  -------------------------------------------------------------------
                         required time                         12.878    
                         arrival time                          -9.389    
  -------------------------------------------------------------------
                         slack                                  3.489    

Slack (MET) :             3.641ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.213ns  (logic 2.230ns (35.892%)  route 3.983ns (64.108%))
  Logic Levels:           6  (CARRY4=1 LUT2=1 LUT3=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.734ns = ( 12.734 - 10.000 ) 
    Source Clock Delay      (SCD):    3.024ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1703, routed)        1.716     3.024    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X4Y57          FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y57          FDRE (Prop_fdre_C_Q)         0.478     3.502 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/Q
                         net (fo=4, routed)           0.874     4.376    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_ready_i
    SLICE_X4Y57          LUT2 (Prop_lut2_I0_O)        0.295     4.671 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awready[0]_INST_0/O
                         net (fo=3, routed)           0.577     5.248    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready
    SLICE_X5Y54          LUT6 (Prop_lut6_I0_O)        0.124     5.372 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=30, routed)          0.829     6.201    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0
    SLICE_X7Y52          LUT3 (Prop_lut3_I2_O)        0.119     6.320 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=23, routed)          1.051     7.372    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X5Y49          LUT4 (Prop_lut4_I3_O)        0.332     7.704 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/O
                         net (fo=1, routed)           0.000     7.704    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][1]
    SLICE_X5Y49          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     8.284 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/O[2]
                         net (fo=1, routed)           0.651     8.935    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[2]
    SLICE_X3Y50          LUT3 (Prop_lut3_I0_O)        0.302     9.237 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[2]_i_1/O
                         net (fo=1, routed)           0.000     9.237    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[2]
    SLICE_X3Y50          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1703, routed)        1.542    12.734    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X3Y50          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[2]/C
                         clock pessimism              0.267    13.001    
                         clock uncertainty           -0.154    12.847    
    SLICE_X3Y50          FDRE (Setup_fdre_C_D)        0.031    12.878    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[2]
  -------------------------------------------------------------------
                         required time                         12.878    
                         arrival time                          -9.237    
  -------------------------------------------------------------------
                         slack                                  3.641    

Slack (MET) :             3.703ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.151ns  (logic 2.419ns (39.325%)  route 3.732ns (60.675%))
  Logic Levels:           7  (CARRY4=2 LUT2=1 LUT3=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.734ns = ( 12.734 - 10.000 ) 
    Source Clock Delay      (SCD):    3.024ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1703, routed)        1.716     3.024    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X4Y57          FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y57          FDRE (Prop_fdre_C_Q)         0.478     3.502 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/Q
                         net (fo=4, routed)           0.874     4.376    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_ready_i
    SLICE_X4Y57          LUT2 (Prop_lut2_I0_O)        0.295     4.671 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awready[0]_INST_0/O
                         net (fo=3, routed)           0.577     5.248    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready
    SLICE_X5Y54          LUT6 (Prop_lut6_I0_O)        0.124     5.372 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=30, routed)          0.829     6.201    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0
    SLICE_X7Y52          LUT3 (Prop_lut3_I2_O)        0.119     6.320 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=23, routed)          1.051     7.372    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X5Y49          LUT4 (Prop_lut4_I3_O)        0.332     7.704 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/O
                         net (fo=1, routed)           0.000     7.704    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][1]
    SLICE_X5Y49          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.254 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.001     8.255    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X5Y50          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.477 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/O[0]
                         net (fo=1, routed)           0.400     8.876    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[4]
    SLICE_X3Y50          LUT3 (Prop_lut3_I0_O)        0.299     9.175 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[4]_i_1/O
                         net (fo=1, routed)           0.000     9.175    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[4]
    SLICE_X3Y50          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1703, routed)        1.542    12.734    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X3Y50          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]/C
                         clock pessimism              0.267    13.001    
                         clock uncertainty           -0.154    12.847    
    SLICE_X3Y50          FDRE (Setup_fdre_C_D)        0.031    12.878    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]
  -------------------------------------------------------------------
                         required time                         12.878    
                         arrival time                          -9.175    
  -------------------------------------------------------------------
                         slack                                  3.703    

Slack (MET) :             3.860ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.038ns  (logic 2.289ns (37.910%)  route 3.749ns (62.090%))
  Logic Levels:           6  (CARRY4=1 LUT2=1 LUT3=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.734ns = ( 12.734 - 10.000 ) 
    Source Clock Delay      (SCD):    3.024ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1703, routed)        1.716     3.024    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X4Y57          FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y57          FDRE (Prop_fdre_C_Q)         0.478     3.502 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/Q
                         net (fo=4, routed)           0.874     4.376    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_ready_i
    SLICE_X4Y57          LUT2 (Prop_lut2_I0_O)        0.295     4.671 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awready[0]_INST_0/O
                         net (fo=3, routed)           0.577     5.248    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready
    SLICE_X5Y54          LUT6 (Prop_lut6_I0_O)        0.124     5.372 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=30, routed)          0.829     6.201    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0
    SLICE_X7Y52          LUT3 (Prop_lut3_I2_O)        0.119     6.320 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=23, routed)          1.051     7.372    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X5Y49          LUT4 (Prop_lut4_I3_O)        0.332     7.704 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/O
                         net (fo=1, routed)           0.000     7.704    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][1]
    SLICE_X5Y49          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     8.344 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/O[3]
                         net (fo=1, routed)           0.417     8.761    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]
    SLICE_X3Y50          LUT3 (Prop_lut3_I0_O)        0.301     9.062 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_1/O
                         net (fo=1, routed)           0.000     9.062    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[3]
    SLICE_X3Y50          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1703, routed)        1.542    12.734    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X3Y50          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[3]/C
                         clock pessimism              0.267    13.001    
                         clock uncertainty           -0.154    12.847    
    SLICE_X3Y50          FDRE (Setup_fdre_C_D)        0.075    12.922    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[3]
  -------------------------------------------------------------------
                         required time                         12.922    
                         arrival time                          -9.062    
  -------------------------------------------------------------------
                         slack                                  3.860    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.141ns (33.595%)  route 0.279ns (66.405%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.222ns
    Source Clock Delay      (SCD):    0.924ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1703, routed)        0.583     0.924    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X3Y56          FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y56          FDRE (Prop_fdre_C_Q)         0.141     1.065 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[25]/Q
                         net (fo=1, routed)           0.279     1.343    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[22]
    SLICE_X0Y47          SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1703, routed)        0.852     1.222    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X0Y47          SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32/CLK
                         clock pessimism             -0.029     1.193    
    SLICE_X0Y47          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.310    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32
  -------------------------------------------------------------------
                         required time                         -1.310    
                         arrival time                           1.343    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.141ns (33.595%)  route 0.279ns (66.405%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.222ns
    Source Clock Delay      (SCD):    0.924ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1703, routed)        0.583     0.924    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X3Y56          FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y56          FDRE (Prop_fdre_C_Q)         0.141     1.065 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[26]/Q
                         net (fo=1, routed)           0.279     1.343    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[23]
    SLICE_X0Y47          SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1703, routed)        0.852     1.222    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X0Y47          SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32/CLK
                         clock pessimism             -0.029     1.193    
    SLICE_X0Y47          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.115     1.308    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32
  -------------------------------------------------------------------
                         required time                         -1.308    
                         arrival time                           1.343    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BRESP[0]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.141ns (39.192%)  route 0.219ns (60.808%))
  Logic Levels:           0  
  Clock Path Skew:        0.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.924ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1703, routed)        0.583     0.924    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X2Y53          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y53          FDRE (Prop_fdre_C_Q)         0.141     1.065 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[0]/Q
                         net (fo=1, routed)           0.219     1.283    design_1_i/processing_system7_0/inst/M_AXI_GP0_BRESP[0]
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BRESP[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1703, routed)        0.893     1.263    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BRESP[0])
                                                      0.000     1.234    design_1_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.234    
                         arrival time                           1.283    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 design_1_i/axi_gpio_inst/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[8].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_gpio_inst/U0/gpio_core_1/Not_Dual.gpio_Data_In_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.128ns (38.401%)  route 0.205ns (61.599%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1703, routed)        0.564     0.905    design_1_i/axi_gpio_inst/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X14Y48         FDRE                                         r  design_1_i/axi_gpio_inst/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[8].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y48         FDRE (Prop_fdre_C_Q)         0.128     1.033 r  design_1_i/axi_gpio_inst/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[8].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4/Q
                         net (fo=1, routed)           0.205     1.238    design_1_i/axi_gpio_inst/U0/gpio_core_1/gpio_io_i_d2[23]
    SLICE_X15Y55         FDRE                                         r  design_1_i/axi_gpio_inst/U0/gpio_core_1/Not_Dual.gpio_Data_In_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1703, routed)        0.830     1.200    design_1_i/axi_gpio_inst/U0/gpio_core_1/s_axi_aclk
    SLICE_X15Y55         FDRE                                         r  design_1_i/axi_gpio_inst/U0/gpio_core_1/Not_Dual.gpio_Data_In_reg[23]/C
                         clock pessimism             -0.029     1.171    
    SLICE_X15Y55         FDRE (Hold_fdre_C_D)         0.013     1.184    design_1_i/axi_gpio_inst/U0/gpio_core_1/Not_Dual.gpio_Data_In_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.184    
                         arrival time                           1.238    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 design_1_i/axi_gpio_pc/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[15].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_gpio_pc/U0/gpio_core_1/Not_Dual.gpio_Data_In_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.128ns (37.132%)  route 0.217ns (62.868%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1703, routed)        0.564     0.905    design_1_i/axi_gpio_pc/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X14Y49         FDRE                                         r  design_1_i/axi_gpio_pc/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[15].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y49         FDRE (Prop_fdre_C_Q)         0.128     1.033 r  design_1_i/axi_gpio_pc/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[15].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4/Q
                         net (fo=1, routed)           0.217     1.249    design_1_i/axi_gpio_pc/U0/gpio_core_1/gpio_io_i_d2[16]
    SLICE_X11Y50         FDRE                                         r  design_1_i/axi_gpio_pc/U0/gpio_core_1/Not_Dual.gpio_Data_In_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1703, routed)        0.834     1.204    design_1_i/axi_gpio_pc/U0/gpio_core_1/s_axi_aclk
    SLICE_X11Y50         FDRE                                         r  design_1_i/axi_gpio_pc/U0/gpio_core_1/Not_Dual.gpio_Data_In_reg[16]/C
                         clock pessimism             -0.029     1.175    
    SLICE_X11Y50         FDRE (Hold_fdre_C_D)         0.017     1.192    design_1_i/axi_gpio_pc/U0/gpio_core_1/Not_Dual.gpio_Data_In_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.192    
                         arrival time                           1.249    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][4]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.128ns (26.856%)  route 0.349ns (73.144%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.220ns
    Source Clock Delay      (SCD):    0.924ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1703, routed)        0.583     0.924    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X3Y56          FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y56          FDRE (Prop_fdre_C_Q)         0.128     1.052 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[7]/Q
                         net (fo=1, routed)           0.349     1.400    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[4]
    SLICE_X0Y42          SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][4]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1703, routed)        0.850     1.220    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X0Y42          SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][4]_srl32/CLK
                         clock pessimism             -0.029     1.191    
    SLICE_X0Y42          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.130     1.321    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][4]_srl32
  -------------------------------------------------------------------
                         required time                         -1.321    
                         arrival time                           1.400    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.128ns (53.025%)  route 0.113ns (46.975%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.219ns
    Source Clock Delay      (SCD):    0.922ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1703, routed)        0.581     0.922    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X1Y39          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y39          FDRE (Prop_fdre_C_Q)         0.128     1.049 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/Q
                         net (fo=1, routed)           0.113     1.163    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[8]
    SLICE_X0Y39          SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1703, routed)        0.849     1.219    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X0Y39          SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32/CLK
                         clock pessimism             -0.284     0.935    
    SLICE_X0Y39          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.130     1.065    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32
  -------------------------------------------------------------------
                         required time                         -1.065    
                         arrival time                           1.163    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[10]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.141ns (33.949%)  route 0.274ns (66.051%))
  Logic Levels:           0  
  Clock Path Skew:        0.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.924ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1703, routed)        0.583     0.924    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X2Y53          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y53          FDRE (Prop_fdre_C_Q)         0.141     1.065 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[12]/Q
                         net (fo=1, routed)           0.274     1.339    design_1_i/processing_system7_0/inst/M_AXI_GP0_BID[10]
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1703, routed)        0.893     1.263    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[10])
                                                      0.000     1.234    design_1_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.234    
                         arrival time                           1.339    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 design_1_i/axi_gpio_alu/U0/gpio_core_1/Not_Dual.ALLIN1_ND.READ_REG_GEN[25].reg1_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_gpio_alu/U0/ip2bus_data_i_D1_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1703, routed)        0.563     0.904    design_1_i/axi_gpio_alu/U0/gpio_core_1/s_axi_aclk
    SLICE_X7Y59          FDRE                                         r  design_1_i/axi_gpio_alu/U0/gpio_core_1/Not_Dual.ALLIN1_ND.READ_REG_GEN[25].reg1_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y59          FDRE (Prop_fdre_C_Q)         0.141     1.045 r  design_1_i/axi_gpio_alu/U0/gpio_core_1/Not_Dual.ALLIN1_ND.READ_REG_GEN[25].reg1_reg[25]/Q
                         net (fo=1, routed)           0.054     1.099    design_1_i/axi_gpio_alu/U0/gpio_core_1/Not_Dual.ALLIN1_ND.READ_REG_GEN[25].reg1_reg
    SLICE_X6Y59          LUT6 (Prop_lut6_I1_O)        0.045     1.144 r  design_1_i/axi_gpio_alu/U0/gpio_core_1/ip2bus_data_i_D1[25]_i_1/O
                         net (fo=1, routed)           0.000     1.144    design_1_i/axi_gpio_alu/U0/ip2bus_data[25]
    SLICE_X6Y59          FDRE                                         r  design_1_i/axi_gpio_alu/U0/ip2bus_data_i_D1_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1703, routed)        0.832     1.202    design_1_i/axi_gpio_alu/U0/s_axi_aclk
    SLICE_X6Y59          FDRE                                         r  design_1_i/axi_gpio_alu/U0/ip2bus_data_i_D1_reg[25]/C
                         clock pessimism             -0.285     0.917    
    SLICE_X6Y59          FDRE (Hold_fdre_C_D)         0.121     1.038    design_1_i/axi_gpio_alu/U0/ip2bus_data_i_D1_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.038    
                         arrival time                           1.144    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 design_1_i/axi_gpio_inst/U0/gpio_core_1/Not_Dual.gpio_Data_In_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_gpio_inst/U0/gpio_core_1/Not_Dual.ALLIN1_ND.READ_REG_GEN[6].reg1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1703, routed)        0.558     0.899    design_1_i/axi_gpio_inst/U0/gpio_core_1/s_axi_aclk
    SLICE_X17Y62         FDRE                                         r  design_1_i/axi_gpio_inst/U0/gpio_core_1/Not_Dual.gpio_Data_In_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y62         FDRE (Prop_fdre_C_Q)         0.141     1.040 r  design_1_i/axi_gpio_inst/U0/gpio_core_1/Not_Dual.gpio_Data_In_reg[6]/Q
                         net (fo=1, routed)           0.054     1.094    design_1_i/axi_gpio_inst/U0/gpio_core_1/gpio_Data_In[6]
    SLICE_X16Y62         LUT5 (Prop_lut5_I0_O)        0.045     1.139 r  design_1_i/axi_gpio_inst/U0/gpio_core_1/Not_Dual.ALLIN1_ND.READ_REG_GEN[6].reg1[6]_i_1/O
                         net (fo=1, routed)           0.000     1.139    design_1_i/axi_gpio_inst/U0/gpio_core_1/Not_Dual.ALLIN1_ND.READ_REG_GEN[6].reg1[6]_i_1_n_0
    SLICE_X16Y62         FDRE                                         r  design_1_i/axi_gpio_inst/U0/gpio_core_1/Not_Dual.ALLIN1_ND.READ_REG_GEN[6].reg1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1703, routed)        0.826     1.196    design_1_i/axi_gpio_inst/U0/gpio_core_1/s_axi_aclk
    SLICE_X16Y62         FDRE                                         r  design_1_i/axi_gpio_inst/U0/gpio_core_1/Not_Dual.ALLIN1_ND.READ_REG_GEN[6].reg1_reg[6]/C
                         clock pessimism             -0.284     0.912    
    SLICE_X16Y62         FDRE (Hold_fdre_C_D)         0.121     1.033    design_1_i/axi_gpio_inst/U0/gpio_core_1/Not_Dual.ALLIN1_ND.READ_REG_GEN[6].reg1_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.033    
                         arrival time                           1.139    
  -------------------------------------------------------------------
                         slack                                  0.106    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X15Y60   design_1_i/axi_gpio_alu/U0/ip2bus_data_i_D1_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X16Y59   design_1_i/axi_gpio_alu/U0/ip2bus_data_i_D1_reg[10]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X12Y59   design_1_i/axi_gpio_alu/U0/ip2bus_data_i_D1_reg[11]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X8Y58    design_1_i/axi_gpio_alu/U0/ip2bus_data_i_D1_reg[12]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X12Y59   design_1_i/axi_gpio_alu/U0/ip2bus_data_i_D1_reg[13]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X12Y59   design_1_i/axi_gpio_alu/U0/ip2bus_data_i_D1_reg[14]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X8Y58    design_1_i/axi_gpio_alu/U0/ip2bus_data_i_D1_reg[15]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X6Y64    design_1_i/axi_gpio_alu/U0/ip2bus_data_i_D1_reg[16]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X8Y58    design_1_i/axi_gpio_alu/U0/ip2bus_data_i_D1_reg[17]/C
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X0Y42    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X0Y42    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X4Y43    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X4Y43    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X4Y43    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X4Y43    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X4Y45    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X4Y45    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X0Y45    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X0Y45    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X0Y42    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X0Y42    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X4Y43    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X4Y43    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X4Y43    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X4Y43    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X4Y45    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X4Y45    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X0Y45    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X0Y45    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.868ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.265ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.868ns  (required time - arrival time)
  Source:                 design_1_i/risc_0/inst/clkDiv/counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/risc_0/inst/clkDiv/counter_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.547ns  (logic 0.766ns (21.593%)  route 2.781ns (78.407%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.876ns = ( 12.876 - 8.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.426ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.659     5.327    design_1_i/risc_0/inst/clkDiv/clk
    SLICE_X30Y57         FDRE                                         r  design_1_i/risc_0/inst/clkDiv/counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y57         FDRE (Prop_fdre_C_Q)         0.518     5.845 r  design_1_i/risc_0/inst/clkDiv/counter_reg[23]/Q
                         net (fo=2, routed)           0.867     6.713    design_1_i/risc_0/inst/clkDiv/counter[23]
    SLICE_X31Y57         LUT6 (Prop_lut6_I1_O)        0.124     6.837 r  design_1_i/risc_0/inst/clkDiv/counter[31]_i_6/O
                         net (fo=1, routed)           0.998     7.834    design_1_i/risc_0/inst/clkDiv/counter[31]_i_6_n_0
    SLICE_X31Y54         LUT6 (Prop_lut6_I4_O)        0.124     7.958 r  design_1_i/risc_0/inst/clkDiv/counter[31]_i_1/O
                         net (fo=33, routed)          0.916     8.875    design_1_i/risc_0/inst/clkDiv/reg_clk_div
    SLICE_X30Y58         FDRE                                         r  design_1_i/risc_0/inst/clkDiv/counter_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.485    12.876    design_1_i/risc_0/inst/clkDiv/clk
    SLICE_X30Y58         FDRE                                         r  design_1_i/risc_0/inst/clkDiv/counter_reg[25]/C
                         clock pessimism              0.426    13.302    
                         clock uncertainty           -0.035    13.267    
    SLICE_X30Y58         FDRE (Setup_fdre_C_R)       -0.524    12.743    design_1_i/risc_0/inst/clkDiv/counter_reg[25]
  -------------------------------------------------------------------
                         required time                         12.743    
                         arrival time                          -8.875    
  -------------------------------------------------------------------
                         slack                                  3.868    

Slack (MET) :             3.868ns  (required time - arrival time)
  Source:                 design_1_i/risc_0/inst/clkDiv/counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/risc_0/inst/clkDiv/counter_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.547ns  (logic 0.766ns (21.593%)  route 2.781ns (78.407%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.876ns = ( 12.876 - 8.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.426ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.659     5.327    design_1_i/risc_0/inst/clkDiv/clk
    SLICE_X30Y57         FDRE                                         r  design_1_i/risc_0/inst/clkDiv/counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y57         FDRE (Prop_fdre_C_Q)         0.518     5.845 r  design_1_i/risc_0/inst/clkDiv/counter_reg[23]/Q
                         net (fo=2, routed)           0.867     6.713    design_1_i/risc_0/inst/clkDiv/counter[23]
    SLICE_X31Y57         LUT6 (Prop_lut6_I1_O)        0.124     6.837 r  design_1_i/risc_0/inst/clkDiv/counter[31]_i_6/O
                         net (fo=1, routed)           0.998     7.834    design_1_i/risc_0/inst/clkDiv/counter[31]_i_6_n_0
    SLICE_X31Y54         LUT6 (Prop_lut6_I4_O)        0.124     7.958 r  design_1_i/risc_0/inst/clkDiv/counter[31]_i_1/O
                         net (fo=33, routed)          0.916     8.875    design_1_i/risc_0/inst/clkDiv/reg_clk_div
    SLICE_X30Y58         FDRE                                         r  design_1_i/risc_0/inst/clkDiv/counter_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.485    12.876    design_1_i/risc_0/inst/clkDiv/clk
    SLICE_X30Y58         FDRE                                         r  design_1_i/risc_0/inst/clkDiv/counter_reg[26]/C
                         clock pessimism              0.426    13.302    
                         clock uncertainty           -0.035    13.267    
    SLICE_X30Y58         FDRE (Setup_fdre_C_R)       -0.524    12.743    design_1_i/risc_0/inst/clkDiv/counter_reg[26]
  -------------------------------------------------------------------
                         required time                         12.743    
                         arrival time                          -8.875    
  -------------------------------------------------------------------
                         slack                                  3.868    

Slack (MET) :             3.868ns  (required time - arrival time)
  Source:                 design_1_i/risc_0/inst/clkDiv/counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/risc_0/inst/clkDiv/counter_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.547ns  (logic 0.766ns (21.593%)  route 2.781ns (78.407%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.876ns = ( 12.876 - 8.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.426ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.659     5.327    design_1_i/risc_0/inst/clkDiv/clk
    SLICE_X30Y57         FDRE                                         r  design_1_i/risc_0/inst/clkDiv/counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y57         FDRE (Prop_fdre_C_Q)         0.518     5.845 r  design_1_i/risc_0/inst/clkDiv/counter_reg[23]/Q
                         net (fo=2, routed)           0.867     6.713    design_1_i/risc_0/inst/clkDiv/counter[23]
    SLICE_X31Y57         LUT6 (Prop_lut6_I1_O)        0.124     6.837 r  design_1_i/risc_0/inst/clkDiv/counter[31]_i_6/O
                         net (fo=1, routed)           0.998     7.834    design_1_i/risc_0/inst/clkDiv/counter[31]_i_6_n_0
    SLICE_X31Y54         LUT6 (Prop_lut6_I4_O)        0.124     7.958 r  design_1_i/risc_0/inst/clkDiv/counter[31]_i_1/O
                         net (fo=33, routed)          0.916     8.875    design_1_i/risc_0/inst/clkDiv/reg_clk_div
    SLICE_X30Y58         FDRE                                         r  design_1_i/risc_0/inst/clkDiv/counter_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.485    12.876    design_1_i/risc_0/inst/clkDiv/clk
    SLICE_X30Y58         FDRE                                         r  design_1_i/risc_0/inst/clkDiv/counter_reg[27]/C
                         clock pessimism              0.426    13.302    
                         clock uncertainty           -0.035    13.267    
    SLICE_X30Y58         FDRE (Setup_fdre_C_R)       -0.524    12.743    design_1_i/risc_0/inst/clkDiv/counter_reg[27]
  -------------------------------------------------------------------
                         required time                         12.743    
                         arrival time                          -8.875    
  -------------------------------------------------------------------
                         slack                                  3.868    

Slack (MET) :             3.868ns  (required time - arrival time)
  Source:                 design_1_i/risc_0/inst/clkDiv/counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/risc_0/inst/clkDiv/counter_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.547ns  (logic 0.766ns (21.593%)  route 2.781ns (78.407%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.876ns = ( 12.876 - 8.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.426ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.659     5.327    design_1_i/risc_0/inst/clkDiv/clk
    SLICE_X30Y57         FDRE                                         r  design_1_i/risc_0/inst/clkDiv/counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y57         FDRE (Prop_fdre_C_Q)         0.518     5.845 r  design_1_i/risc_0/inst/clkDiv/counter_reg[23]/Q
                         net (fo=2, routed)           0.867     6.713    design_1_i/risc_0/inst/clkDiv/counter[23]
    SLICE_X31Y57         LUT6 (Prop_lut6_I1_O)        0.124     6.837 r  design_1_i/risc_0/inst/clkDiv/counter[31]_i_6/O
                         net (fo=1, routed)           0.998     7.834    design_1_i/risc_0/inst/clkDiv/counter[31]_i_6_n_0
    SLICE_X31Y54         LUT6 (Prop_lut6_I4_O)        0.124     7.958 r  design_1_i/risc_0/inst/clkDiv/counter[31]_i_1/O
                         net (fo=33, routed)          0.916     8.875    design_1_i/risc_0/inst/clkDiv/reg_clk_div
    SLICE_X30Y58         FDRE                                         r  design_1_i/risc_0/inst/clkDiv/counter_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.485    12.876    design_1_i/risc_0/inst/clkDiv/clk
    SLICE_X30Y58         FDRE                                         r  design_1_i/risc_0/inst/clkDiv/counter_reg[28]/C
                         clock pessimism              0.426    13.302    
                         clock uncertainty           -0.035    13.267    
    SLICE_X30Y58         FDRE (Setup_fdre_C_R)       -0.524    12.743    design_1_i/risc_0/inst/clkDiv/counter_reg[28]
  -------------------------------------------------------------------
                         required time                         12.743    
                         arrival time                          -8.875    
  -------------------------------------------------------------------
                         slack                                  3.868    

Slack (MET) :             3.951ns  (required time - arrival time)
  Source:                 design_1_i/risc_0/inst/clkDiv/counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/risc_0/inst/clkDiv/counter_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.464ns  (logic 0.766ns (22.116%)  route 2.698ns (77.884%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.875ns = ( 12.875 - 8.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.426ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.659     5.327    design_1_i/risc_0/inst/clkDiv/clk
    SLICE_X30Y57         FDRE                                         r  design_1_i/risc_0/inst/clkDiv/counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y57         FDRE (Prop_fdre_C_Q)         0.518     5.845 r  design_1_i/risc_0/inst/clkDiv/counter_reg[23]/Q
                         net (fo=2, routed)           0.867     6.713    design_1_i/risc_0/inst/clkDiv/counter[23]
    SLICE_X31Y57         LUT6 (Prop_lut6_I1_O)        0.124     6.837 r  design_1_i/risc_0/inst/clkDiv/counter[31]_i_6/O
                         net (fo=1, routed)           0.998     7.834    design_1_i/risc_0/inst/clkDiv/counter[31]_i_6_n_0
    SLICE_X31Y54         LUT6 (Prop_lut6_I4_O)        0.124     7.958 r  design_1_i/risc_0/inst/clkDiv/counter[31]_i_1/O
                         net (fo=33, routed)          0.832     8.791    design_1_i/risc_0/inst/clkDiv/reg_clk_div
    SLICE_X30Y59         FDRE                                         r  design_1_i/risc_0/inst/clkDiv/counter_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.484    12.875    design_1_i/risc_0/inst/clkDiv/clk
    SLICE_X30Y59         FDRE                                         r  design_1_i/risc_0/inst/clkDiv/counter_reg[29]/C
                         clock pessimism              0.426    13.301    
                         clock uncertainty           -0.035    13.266    
    SLICE_X30Y59         FDRE (Setup_fdre_C_R)       -0.524    12.742    design_1_i/risc_0/inst/clkDiv/counter_reg[29]
  -------------------------------------------------------------------
                         required time                         12.742    
                         arrival time                          -8.791    
  -------------------------------------------------------------------
                         slack                                  3.951    

Slack (MET) :             3.951ns  (required time - arrival time)
  Source:                 design_1_i/risc_0/inst/clkDiv/counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/risc_0/inst/clkDiv/counter_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.464ns  (logic 0.766ns (22.116%)  route 2.698ns (77.884%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.875ns = ( 12.875 - 8.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.426ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.659     5.327    design_1_i/risc_0/inst/clkDiv/clk
    SLICE_X30Y57         FDRE                                         r  design_1_i/risc_0/inst/clkDiv/counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y57         FDRE (Prop_fdre_C_Q)         0.518     5.845 r  design_1_i/risc_0/inst/clkDiv/counter_reg[23]/Q
                         net (fo=2, routed)           0.867     6.713    design_1_i/risc_0/inst/clkDiv/counter[23]
    SLICE_X31Y57         LUT6 (Prop_lut6_I1_O)        0.124     6.837 r  design_1_i/risc_0/inst/clkDiv/counter[31]_i_6/O
                         net (fo=1, routed)           0.998     7.834    design_1_i/risc_0/inst/clkDiv/counter[31]_i_6_n_0
    SLICE_X31Y54         LUT6 (Prop_lut6_I4_O)        0.124     7.958 r  design_1_i/risc_0/inst/clkDiv/counter[31]_i_1/O
                         net (fo=33, routed)          0.832     8.791    design_1_i/risc_0/inst/clkDiv/reg_clk_div
    SLICE_X30Y59         FDRE                                         r  design_1_i/risc_0/inst/clkDiv/counter_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.484    12.875    design_1_i/risc_0/inst/clkDiv/clk
    SLICE_X30Y59         FDRE                                         r  design_1_i/risc_0/inst/clkDiv/counter_reg[30]/C
                         clock pessimism              0.426    13.301    
                         clock uncertainty           -0.035    13.266    
    SLICE_X30Y59         FDRE (Setup_fdre_C_R)       -0.524    12.742    design_1_i/risc_0/inst/clkDiv/counter_reg[30]
  -------------------------------------------------------------------
                         required time                         12.742    
                         arrival time                          -8.791    
  -------------------------------------------------------------------
                         slack                                  3.951    

Slack (MET) :             3.951ns  (required time - arrival time)
  Source:                 design_1_i/risc_0/inst/clkDiv/counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/risc_0/inst/clkDiv/counter_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.464ns  (logic 0.766ns (22.116%)  route 2.698ns (77.884%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.875ns = ( 12.875 - 8.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.426ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.659     5.327    design_1_i/risc_0/inst/clkDiv/clk
    SLICE_X30Y57         FDRE                                         r  design_1_i/risc_0/inst/clkDiv/counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y57         FDRE (Prop_fdre_C_Q)         0.518     5.845 r  design_1_i/risc_0/inst/clkDiv/counter_reg[23]/Q
                         net (fo=2, routed)           0.867     6.713    design_1_i/risc_0/inst/clkDiv/counter[23]
    SLICE_X31Y57         LUT6 (Prop_lut6_I1_O)        0.124     6.837 r  design_1_i/risc_0/inst/clkDiv/counter[31]_i_6/O
                         net (fo=1, routed)           0.998     7.834    design_1_i/risc_0/inst/clkDiv/counter[31]_i_6_n_0
    SLICE_X31Y54         LUT6 (Prop_lut6_I4_O)        0.124     7.958 r  design_1_i/risc_0/inst/clkDiv/counter[31]_i_1/O
                         net (fo=33, routed)          0.832     8.791    design_1_i/risc_0/inst/clkDiv/reg_clk_div
    SLICE_X30Y59         FDRE                                         r  design_1_i/risc_0/inst/clkDiv/counter_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.484    12.875    design_1_i/risc_0/inst/clkDiv/clk
    SLICE_X30Y59         FDRE                                         r  design_1_i/risc_0/inst/clkDiv/counter_reg[31]/C
                         clock pessimism              0.426    13.301    
                         clock uncertainty           -0.035    13.266    
    SLICE_X30Y59         FDRE (Setup_fdre_C_R)       -0.524    12.742    design_1_i/risc_0/inst/clkDiv/counter_reg[31]
  -------------------------------------------------------------------
                         required time                         12.742    
                         arrival time                          -8.791    
  -------------------------------------------------------------------
                         slack                                  3.951    

Slack (MET) :             4.012ns  (required time - arrival time)
  Source:                 design_1_i/risc_0/inst/clkDiv/counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/risc_0/inst/clkDiv/counter_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.404ns  (logic 0.766ns (22.501%)  route 2.638ns (77.499%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.877ns = ( 12.877 - 8.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.426ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.659     5.327    design_1_i/risc_0/inst/clkDiv/clk
    SLICE_X30Y57         FDRE                                         r  design_1_i/risc_0/inst/clkDiv/counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y57         FDRE (Prop_fdre_C_Q)         0.518     5.845 r  design_1_i/risc_0/inst/clkDiv/counter_reg[23]/Q
                         net (fo=2, routed)           0.867     6.713    design_1_i/risc_0/inst/clkDiv/counter[23]
    SLICE_X31Y57         LUT6 (Prop_lut6_I1_O)        0.124     6.837 r  design_1_i/risc_0/inst/clkDiv/counter[31]_i_6/O
                         net (fo=1, routed)           0.998     7.834    design_1_i/risc_0/inst/clkDiv/counter[31]_i_6_n_0
    SLICE_X31Y54         LUT6 (Prop_lut6_I4_O)        0.124     7.958 r  design_1_i/risc_0/inst/clkDiv/counter[31]_i_1/O
                         net (fo=33, routed)          0.773     8.732    design_1_i/risc_0/inst/clkDiv/reg_clk_div
    SLICE_X30Y56         FDRE                                         r  design_1_i/risc_0/inst/clkDiv/counter_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.486    12.877    design_1_i/risc_0/inst/clkDiv/clk
    SLICE_X30Y56         FDRE                                         r  design_1_i/risc_0/inst/clkDiv/counter_reg[17]/C
                         clock pessimism              0.426    13.303    
                         clock uncertainty           -0.035    13.268    
    SLICE_X30Y56         FDRE (Setup_fdre_C_R)       -0.524    12.744    design_1_i/risc_0/inst/clkDiv/counter_reg[17]
  -------------------------------------------------------------------
                         required time                         12.744    
                         arrival time                          -8.732    
  -------------------------------------------------------------------
                         slack                                  4.012    

Slack (MET) :             4.012ns  (required time - arrival time)
  Source:                 design_1_i/risc_0/inst/clkDiv/counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/risc_0/inst/clkDiv/counter_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.404ns  (logic 0.766ns (22.501%)  route 2.638ns (77.499%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.877ns = ( 12.877 - 8.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.426ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.659     5.327    design_1_i/risc_0/inst/clkDiv/clk
    SLICE_X30Y57         FDRE                                         r  design_1_i/risc_0/inst/clkDiv/counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y57         FDRE (Prop_fdre_C_Q)         0.518     5.845 r  design_1_i/risc_0/inst/clkDiv/counter_reg[23]/Q
                         net (fo=2, routed)           0.867     6.713    design_1_i/risc_0/inst/clkDiv/counter[23]
    SLICE_X31Y57         LUT6 (Prop_lut6_I1_O)        0.124     6.837 r  design_1_i/risc_0/inst/clkDiv/counter[31]_i_6/O
                         net (fo=1, routed)           0.998     7.834    design_1_i/risc_0/inst/clkDiv/counter[31]_i_6_n_0
    SLICE_X31Y54         LUT6 (Prop_lut6_I4_O)        0.124     7.958 r  design_1_i/risc_0/inst/clkDiv/counter[31]_i_1/O
                         net (fo=33, routed)          0.773     8.732    design_1_i/risc_0/inst/clkDiv/reg_clk_div
    SLICE_X30Y56         FDRE                                         r  design_1_i/risc_0/inst/clkDiv/counter_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.486    12.877    design_1_i/risc_0/inst/clkDiv/clk
    SLICE_X30Y56         FDRE                                         r  design_1_i/risc_0/inst/clkDiv/counter_reg[18]/C
                         clock pessimism              0.426    13.303    
                         clock uncertainty           -0.035    13.268    
    SLICE_X30Y56         FDRE (Setup_fdre_C_R)       -0.524    12.744    design_1_i/risc_0/inst/clkDiv/counter_reg[18]
  -------------------------------------------------------------------
                         required time                         12.744    
                         arrival time                          -8.732    
  -------------------------------------------------------------------
                         slack                                  4.012    

Slack (MET) :             4.012ns  (required time - arrival time)
  Source:                 design_1_i/risc_0/inst/clkDiv/counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/risc_0/inst/clkDiv/counter_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.404ns  (logic 0.766ns (22.501%)  route 2.638ns (77.499%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.877ns = ( 12.877 - 8.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.426ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.659     5.327    design_1_i/risc_0/inst/clkDiv/clk
    SLICE_X30Y57         FDRE                                         r  design_1_i/risc_0/inst/clkDiv/counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y57         FDRE (Prop_fdre_C_Q)         0.518     5.845 r  design_1_i/risc_0/inst/clkDiv/counter_reg[23]/Q
                         net (fo=2, routed)           0.867     6.713    design_1_i/risc_0/inst/clkDiv/counter[23]
    SLICE_X31Y57         LUT6 (Prop_lut6_I1_O)        0.124     6.837 r  design_1_i/risc_0/inst/clkDiv/counter[31]_i_6/O
                         net (fo=1, routed)           0.998     7.834    design_1_i/risc_0/inst/clkDiv/counter[31]_i_6_n_0
    SLICE_X31Y54         LUT6 (Prop_lut6_I4_O)        0.124     7.958 r  design_1_i/risc_0/inst/clkDiv/counter[31]_i_1/O
                         net (fo=33, routed)          0.773     8.732    design_1_i/risc_0/inst/clkDiv/reg_clk_div
    SLICE_X30Y56         FDRE                                         r  design_1_i/risc_0/inst/clkDiv/counter_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.486    12.877    design_1_i/risc_0/inst/clkDiv/clk
    SLICE_X30Y56         FDRE                                         r  design_1_i/risc_0/inst/clkDiv/counter_reg[19]/C
                         clock pessimism              0.426    13.303    
                         clock uncertainty           -0.035    13.268    
    SLICE_X30Y56         FDRE (Setup_fdre_C_R)       -0.524    12.744    design_1_i/risc_0/inst/clkDiv/counter_reg[19]
  -------------------------------------------------------------------
                         required time                         12.744    
                         arrival time                          -8.732    
  -------------------------------------------------------------------
                         slack                                  4.012    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 design_1_i/risc_0/inst/clkDiv/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/risc_0/inst/clkDiv/counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.559     1.471    design_1_i/risc_0/inst/clkDiv/clk
    SLICE_X30Y53         FDRE                                         r  design_1_i/risc_0/inst/clkDiv/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y53         FDRE (Prop_fdre_C_Q)         0.164     1.635 r  design_1_i/risc_0/inst/clkDiv/counter_reg[7]/Q
                         net (fo=2, routed)           0.125     1.760    design_1_i/risc_0/inst/clkDiv/counter[7]
    SLICE_X30Y53         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.870 r  design_1_i/risc_0/inst/clkDiv/counter0_carry__0/O[2]
                         net (fo=1, routed)           0.000     1.870    design_1_i/risc_0/inst/clkDiv/p_1_in[7]
    SLICE_X30Y53         FDRE                                         r  design_1_i/risc_0/inst/clkDiv/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.828     1.987    design_1_i/risc_0/inst/clkDiv/clk
    SLICE_X30Y53         FDRE                                         r  design_1_i/risc_0/inst/clkDiv/counter_reg[7]/C
                         clock pessimism             -0.516     1.471    
    SLICE_X30Y53         FDRE (Hold_fdre_C_D)         0.134     1.605    design_1_i/risc_0/inst/clkDiv/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.870    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 design_1_i/risc_0/inst/clkDiv/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/risc_0/inst/clkDiv/counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.274ns (68.524%)  route 0.126ns (31.476%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.559     1.471    design_1_i/risc_0/inst/clkDiv/clk
    SLICE_X30Y55         FDRE                                         r  design_1_i/risc_0/inst/clkDiv/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y55         FDRE (Prop_fdre_C_Q)         0.164     1.635 r  design_1_i/risc_0/inst/clkDiv/counter_reg[15]/Q
                         net (fo=2, routed)           0.126     1.761    design_1_i/risc_0/inst/clkDiv/counter[15]
    SLICE_X30Y55         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.871 r  design_1_i/risc_0/inst/clkDiv/counter0_carry__2/O[2]
                         net (fo=1, routed)           0.000     1.871    design_1_i/risc_0/inst/clkDiv/p_1_in[15]
    SLICE_X30Y55         FDRE                                         r  design_1_i/risc_0/inst/clkDiv/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.828     1.987    design_1_i/risc_0/inst/clkDiv/clk
    SLICE_X30Y55         FDRE                                         r  design_1_i/risc_0/inst/clkDiv/counter_reg[15]/C
                         clock pessimism             -0.516     1.471    
    SLICE_X30Y55         FDRE (Hold_fdre_C_D)         0.134     1.605    design_1_i/risc_0/inst/clkDiv/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.871    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 design_1_i/risc_0/inst/clkDiv/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/risc_0/inst/clkDiv/counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.559     1.471    design_1_i/risc_0/inst/clkDiv/clk
    SLICE_X30Y54         FDRE                                         r  design_1_i/risc_0/inst/clkDiv/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y54         FDRE (Prop_fdre_C_Q)         0.164     1.635 r  design_1_i/risc_0/inst/clkDiv/counter_reg[11]/Q
                         net (fo=2, routed)           0.127     1.761    design_1_i/risc_0/inst/clkDiv/counter[11]
    SLICE_X30Y54         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.871 r  design_1_i/risc_0/inst/clkDiv/counter0_carry__1/O[2]
                         net (fo=1, routed)           0.000     1.871    design_1_i/risc_0/inst/clkDiv/p_1_in[11]
    SLICE_X30Y54         FDRE                                         r  design_1_i/risc_0/inst/clkDiv/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.828     1.987    design_1_i/risc_0/inst/clkDiv/clk
    SLICE_X30Y54         FDRE                                         r  design_1_i/risc_0/inst/clkDiv/counter_reg[11]/C
                         clock pessimism             -0.516     1.471    
    SLICE_X30Y54         FDRE (Hold_fdre_C_D)         0.134     1.605    design_1_i/risc_0/inst/clkDiv/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.871    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 design_1_i/risc_0/inst/clkDiv/counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/risc_0/inst/clkDiv/counter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.559     1.471    design_1_i/risc_0/inst/clkDiv/clk
    SLICE_X30Y56         FDRE                                         r  design_1_i/risc_0/inst/clkDiv/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y56         FDRE (Prop_fdre_C_Q)         0.164     1.635 r  design_1_i/risc_0/inst/clkDiv/counter_reg[19]/Q
                         net (fo=2, routed)           0.127     1.761    design_1_i/risc_0/inst/clkDiv/counter[19]
    SLICE_X30Y56         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.871 r  design_1_i/risc_0/inst/clkDiv/counter0_carry__3/O[2]
                         net (fo=1, routed)           0.000     1.871    design_1_i/risc_0/inst/clkDiv/p_1_in[19]
    SLICE_X30Y56         FDRE                                         r  design_1_i/risc_0/inst/clkDiv/counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.828     1.987    design_1_i/risc_0/inst/clkDiv/clk
    SLICE_X30Y56         FDRE                                         r  design_1_i/risc_0/inst/clkDiv/counter_reg[19]/C
                         clock pessimism             -0.516     1.471    
    SLICE_X30Y56         FDRE (Hold_fdre_C_D)         0.134     1.605    design_1_i/risc_0/inst/clkDiv/counter_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.871    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 design_1_i/risc_0/inst/clkDiv/counter_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/risc_0/inst/clkDiv/counter_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.558     1.470    design_1_i/risc_0/inst/clkDiv/clk
    SLICE_X30Y59         FDRE                                         r  design_1_i/risc_0/inst/clkDiv/counter_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y59         FDRE (Prop_fdre_C_Q)         0.164     1.634 r  design_1_i/risc_0/inst/clkDiv/counter_reg[31]/Q
                         net (fo=2, routed)           0.127     1.760    design_1_i/risc_0/inst/clkDiv/counter[31]
    SLICE_X30Y59         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.870 r  design_1_i/risc_0/inst/clkDiv/counter0_carry__6/O[2]
                         net (fo=1, routed)           0.000     1.870    design_1_i/risc_0/inst/clkDiv/p_1_in[31]
    SLICE_X30Y59         FDRE                                         r  design_1_i/risc_0/inst/clkDiv/counter_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.827     1.986    design_1_i/risc_0/inst/clkDiv/clk
    SLICE_X30Y59         FDRE                                         r  design_1_i/risc_0/inst/clkDiv/counter_reg[31]/C
                         clock pessimism             -0.516     1.470    
    SLICE_X30Y59         FDRE (Hold_fdre_C_D)         0.134     1.604    design_1_i/risc_0/inst/clkDiv/counter_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.870    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 design_1_i/risc_0/inst/clkDiv/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/risc_0/inst/clkDiv/counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.310ns (71.185%)  route 0.125ns (28.815%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.559     1.471    design_1_i/risc_0/inst/clkDiv/clk
    SLICE_X30Y53         FDRE                                         r  design_1_i/risc_0/inst/clkDiv/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y53         FDRE (Prop_fdre_C_Q)         0.164     1.635 r  design_1_i/risc_0/inst/clkDiv/counter_reg[7]/Q
                         net (fo=2, routed)           0.125     1.760    design_1_i/risc_0/inst/clkDiv/counter[7]
    SLICE_X30Y53         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.906 r  design_1_i/risc_0/inst/clkDiv/counter0_carry__0/O[3]
                         net (fo=1, routed)           0.000     1.906    design_1_i/risc_0/inst/clkDiv/p_1_in[8]
    SLICE_X30Y53         FDRE                                         r  design_1_i/risc_0/inst/clkDiv/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.828     1.987    design_1_i/risc_0/inst/clkDiv/clk
    SLICE_X30Y53         FDRE                                         r  design_1_i/risc_0/inst/clkDiv/counter_reg[8]/C
                         clock pessimism             -0.516     1.471    
    SLICE_X30Y53         FDRE (Hold_fdre_C_D)         0.134     1.605    design_1_i/risc_0/inst/clkDiv/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.906    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 design_1_i/risc_0/inst/clkDiv/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/risc_0/inst/clkDiv/counter_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.310ns (71.124%)  route 0.126ns (28.876%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.559     1.471    design_1_i/risc_0/inst/clkDiv/clk
    SLICE_X30Y55         FDRE                                         r  design_1_i/risc_0/inst/clkDiv/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y55         FDRE (Prop_fdre_C_Q)         0.164     1.635 r  design_1_i/risc_0/inst/clkDiv/counter_reg[15]/Q
                         net (fo=2, routed)           0.126     1.761    design_1_i/risc_0/inst/clkDiv/counter[15]
    SLICE_X30Y55         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.907 r  design_1_i/risc_0/inst/clkDiv/counter0_carry__2/O[3]
                         net (fo=1, routed)           0.000     1.907    design_1_i/risc_0/inst/clkDiv/p_1_in[16]
    SLICE_X30Y55         FDRE                                         r  design_1_i/risc_0/inst/clkDiv/counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.828     1.987    design_1_i/risc_0/inst/clkDiv/clk
    SLICE_X30Y55         FDRE                                         r  design_1_i/risc_0/inst/clkDiv/counter_reg[16]/C
                         clock pessimism             -0.516     1.471    
    SLICE_X30Y55         FDRE (Hold_fdre_C_D)         0.134     1.605    design_1_i/risc_0/inst/clkDiv/counter_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.907    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.303ns  (arrival time - required time)
  Source:                 design_1_i/risc_0/inst/clkDiv/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/risc_0/inst/clkDiv/counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.310ns (71.017%)  route 0.127ns (28.983%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.559     1.471    design_1_i/risc_0/inst/clkDiv/clk
    SLICE_X30Y54         FDRE                                         r  design_1_i/risc_0/inst/clkDiv/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y54         FDRE (Prop_fdre_C_Q)         0.164     1.635 r  design_1_i/risc_0/inst/clkDiv/counter_reg[11]/Q
                         net (fo=2, routed)           0.127     1.761    design_1_i/risc_0/inst/clkDiv/counter[11]
    SLICE_X30Y54         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.907 r  design_1_i/risc_0/inst/clkDiv/counter0_carry__1/O[3]
                         net (fo=1, routed)           0.000     1.907    design_1_i/risc_0/inst/clkDiv/p_1_in[12]
    SLICE_X30Y54         FDRE                                         r  design_1_i/risc_0/inst/clkDiv/counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.828     1.987    design_1_i/risc_0/inst/clkDiv/clk
    SLICE_X30Y54         FDRE                                         r  design_1_i/risc_0/inst/clkDiv/counter_reg[12]/C
                         clock pessimism             -0.516     1.471    
    SLICE_X30Y54         FDRE (Hold_fdre_C_D)         0.134     1.605    design_1_i/risc_0/inst/clkDiv/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.907    
  -------------------------------------------------------------------
                         slack                                  0.303    

Slack (MET) :             0.303ns  (arrival time - required time)
  Source:                 design_1_i/risc_0/inst/clkDiv/counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/risc_0/inst/clkDiv/counter_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.310ns (71.017%)  route 0.127ns (28.983%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.559     1.471    design_1_i/risc_0/inst/clkDiv/clk
    SLICE_X30Y56         FDRE                                         r  design_1_i/risc_0/inst/clkDiv/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y56         FDRE (Prop_fdre_C_Q)         0.164     1.635 r  design_1_i/risc_0/inst/clkDiv/counter_reg[19]/Q
                         net (fo=2, routed)           0.127     1.761    design_1_i/risc_0/inst/clkDiv/counter[19]
    SLICE_X30Y56         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.907 r  design_1_i/risc_0/inst/clkDiv/counter0_carry__3/O[3]
                         net (fo=1, routed)           0.000     1.907    design_1_i/risc_0/inst/clkDiv/p_1_in[20]
    SLICE_X30Y56         FDRE                                         r  design_1_i/risc_0/inst/clkDiv/counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.828     1.987    design_1_i/risc_0/inst/clkDiv/clk
    SLICE_X30Y56         FDRE                                         r  design_1_i/risc_0/inst/clkDiv/counter_reg[20]/C
                         clock pessimism             -0.516     1.471    
    SLICE_X30Y56         FDRE (Hold_fdre_C_D)         0.134     1.605    design_1_i/risc_0/inst/clkDiv/counter_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.907    
  -------------------------------------------------------------------
                         slack                                  0.303    

Slack (MET) :             0.319ns  (arrival time - required time)
  Source:                 design_1_i/risc_0/inst/clkDiv/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/risc_0/inst/clkDiv/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.453ns  (logic 0.279ns (61.561%)  route 0.174ns (38.439%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.560     1.472    design_1_i/risc_0/inst/clkDiv/clk
    SLICE_X30Y52         FDRE                                         r  design_1_i/risc_0/inst/clkDiv/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y52         FDRE (Prop_fdre_C_Q)         0.164     1.636 r  design_1_i/risc_0/inst/clkDiv/counter_reg[1]/Q
                         net (fo=2, routed)           0.174     1.810    design_1_i/risc_0/inst/clkDiv/counter[1]
    SLICE_X30Y52         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.925 r  design_1_i/risc_0/inst/clkDiv/counter0_carry/O[0]
                         net (fo=1, routed)           0.000     1.925    design_1_i/risc_0/inst/clkDiv/p_1_in[1]
    SLICE_X30Y52         FDRE                                         r  design_1_i/risc_0/inst/clkDiv/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.829     1.988    design_1_i/risc_0/inst/clkDiv/clk
    SLICE_X30Y52         FDRE                                         r  design_1_i/risc_0/inst/clkDiv/counter_reg[1]/C
                         clock pessimism             -0.516     1.472    
    SLICE_X30Y52         FDRE (Hold_fdre_C_D)         0.134     1.606    design_1_i/risc_0/inst/clkDiv/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.925    
  -------------------------------------------------------------------
                         slack                                  0.319    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X30Y52    design_1_i/risc_0/inst/clkDiv/counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X30Y54    design_1_i/risc_0/inst/clkDiv/counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X30Y54    design_1_i/risc_0/inst/clkDiv/counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X30Y54    design_1_i/risc_0/inst/clkDiv/counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X30Y55    design_1_i/risc_0/inst/clkDiv/counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X30Y55    design_1_i/risc_0/inst/clkDiv/counter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X30Y55    design_1_i/risc_0/inst/clkDiv/counter_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X30Y55    design_1_i/risc_0/inst/clkDiv/counter_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X30Y56    design_1_i/risc_0/inst/clkDiv/counter_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X30Y52    design_1_i/risc_0/inst/clkDiv/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X30Y52    design_1_i/risc_0/inst/clkDiv/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X30Y54    design_1_i/risc_0/inst/clkDiv/counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X30Y54    design_1_i/risc_0/inst/clkDiv/counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X30Y54    design_1_i/risc_0/inst/clkDiv/counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X30Y54    design_1_i/risc_0/inst/clkDiv/counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X30Y54    design_1_i/risc_0/inst/clkDiv/counter_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X30Y54    design_1_i/risc_0/inst/clkDiv/counter_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X30Y55    design_1_i/risc_0/inst/clkDiv/counter_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X30Y55    design_1_i/risc_0/inst/clkDiv/counter_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X30Y52    design_1_i/risc_0/inst/clkDiv/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X30Y52    design_1_i/risc_0/inst/clkDiv/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X30Y54    design_1_i/risc_0/inst/clkDiv/counter_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X30Y54    design_1_i/risc_0/inst/clkDiv/counter_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X30Y54    design_1_i/risc_0/inst/clkDiv/counter_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X30Y54    design_1_i/risc_0/inst/clkDiv/counter_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X30Y54    design_1_i/risc_0/inst/clkDiv/counter_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X30Y54    design_1_i/risc_0/inst/clkDiv/counter_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X30Y55    design_1_i/risc_0/inst/clkDiv/counter_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X30Y55    design_1_i/risc_0/inst/clkDiv/counter_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay            86 Endpoints
Min Delay            86 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/risc_0/inst/top_inst/pc/pc_reg_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/axi_gpio_alu/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        17.327ns  (logic 2.092ns (12.073%)  route 15.235ns (87.927%))
  Logic Levels:           8  (CARRY4=2 FDCE=1 LUT3=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y46         FDCE                         0.000     0.000 r  design_1_i/risc_0/inst/top_inst/pc/pc_reg_reg[4]/C
    SLICE_X19Y46         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  design_1_i/risc_0/inst/top_inst/pc/pc_reg_reg[4]/Q
                         net (fo=82, routed)          2.070     2.526    design_1_i/risc_0/inst/top_inst/pc/Q[4]
    SLICE_X27Y52         LUT5 (Prop_lut5_I0_O)        0.124     2.650 r  design_1_i/risc_0/inst/top_inst/pc/instruction[15]_INST_0/O
                         net (fo=163, routed)         4.575     7.226    design_1_i/risc_0/inst/top_inst/regFile/instruction[0]
    SLICE_X18Y40         LUT6 (Prop_lut6_I4_O)        0.124     7.350 r  design_1_i/risc_0/inst/top_inst/regFile/BrEq0_carry_i_87/O
                         net (fo=1, routed)           0.000     7.350    design_1_i/risc_0/inst/top_inst/regFile/BrEq0_carry_i_87_n_0
    SLICE_X18Y40         MUXF7 (Prop_muxf7_I1_O)      0.217     7.567 r  design_1_i/risc_0/inst/top_inst/regFile/BrEq0_carry_i_59/O
                         net (fo=2, routed)           1.341     8.908    design_1_i/risc_0/inst/top_inst/pc/ALU_result0_carry_i_4_0
    SLICE_X25Y42         LUT3 (Prop_lut3_I1_O)        0.299     9.207 r  design_1_i/risc_0/inst/top_inst/pc/ALU_result0_carry_i_15/O
                         net (fo=1, routed)           0.665     9.872    design_1_i/risc_0/inst/top_inst/pc/ALU_result0_carry_i_15_n_0
    SLICE_X25Y42         LUT6 (Prop_lut6_I2_O)        0.124     9.996 r  design_1_i/risc_0/inst/top_inst/pc/ALU_result0_carry_i_4/O
                         net (fo=2, routed)           0.934    10.930    design_1_i/risc_0/inst/top_inst/main_ALU/wire_A_mux_out_A[0]
    SLICE_X22Y45         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    11.456 r  design_1_i/risc_0/inst/top_inst/main_ALU/ALU_result0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.456    design_1_i/risc_0/inst/top_inst/main_ALU/ALU_result0_carry_n_0
    SLICE_X22Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.678 r  design_1_i/risc_0/inst/top_inst/main_ALU/ALU_result0_carry__0/O[0]
                         net (fo=515, routed)         5.649    17.327    design_1_i/axi_gpio_alu/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[4]
    SLICE_X10Y59         FDRE                                         r  design_1_i/axi_gpio_alu/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1703, routed)        1.495     2.687    design_1_i/axi_gpio_alu/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X10Y59         FDRE                                         r  design_1_i/axi_gpio_alu/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/risc_0/inst/top_inst/pc/pc_reg_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/axi_gpio_alu/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.627ns  (logic 2.109ns (13.496%)  route 13.518ns (86.504%))
  Logic Levels:           8  (CARRY4=2 FDCE=1 LUT3=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y46         FDCE                         0.000     0.000 r  design_1_i/risc_0/inst/top_inst/pc/pc_reg_reg[4]/C
    SLICE_X19Y46         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  design_1_i/risc_0/inst/top_inst/pc/pc_reg_reg[4]/Q
                         net (fo=82, routed)          2.070     2.526    design_1_i/risc_0/inst/top_inst/pc/Q[4]
    SLICE_X27Y52         LUT5 (Prop_lut5_I0_O)        0.124     2.650 r  design_1_i/risc_0/inst/top_inst/pc/instruction[15]_INST_0/O
                         net (fo=163, routed)         4.575     7.226    design_1_i/risc_0/inst/top_inst/regFile/instruction[0]
    SLICE_X18Y40         LUT6 (Prop_lut6_I4_O)        0.124     7.350 r  design_1_i/risc_0/inst/top_inst/regFile/BrEq0_carry_i_87/O
                         net (fo=1, routed)           0.000     7.350    design_1_i/risc_0/inst/top_inst/regFile/BrEq0_carry_i_87_n_0
    SLICE_X18Y40         MUXF7 (Prop_muxf7_I1_O)      0.217     7.567 r  design_1_i/risc_0/inst/top_inst/regFile/BrEq0_carry_i_59/O
                         net (fo=2, routed)           1.341     8.908    design_1_i/risc_0/inst/top_inst/pc/ALU_result0_carry_i_4_0
    SLICE_X25Y42         LUT3 (Prop_lut3_I1_O)        0.299     9.207 r  design_1_i/risc_0/inst/top_inst/pc/ALU_result0_carry_i_15/O
                         net (fo=1, routed)           0.665     9.872    design_1_i/risc_0/inst/top_inst/pc/ALU_result0_carry_i_15_n_0
    SLICE_X25Y42         LUT6 (Prop_lut6_I2_O)        0.124     9.996 r  design_1_i/risc_0/inst/top_inst/pc/ALU_result0_carry_i_4/O
                         net (fo=2, routed)           0.934    10.930    design_1_i/risc_0/inst/top_inst/main_ALU/wire_A_mux_out_A[0]
    SLICE_X22Y45         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    11.456 r  design_1_i/risc_0/inst/top_inst/main_ALU/ALU_result0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.456    design_1_i/risc_0/inst/top_inst/main_ALU/ALU_result0_carry_n_0
    SLICE_X22Y46         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.695 r  design_1_i/risc_0/inst/top_inst/main_ALU/ALU_result0_carry__0/O[2]
                         net (fo=771, routed)         3.932    15.627    design_1_i/axi_gpio_alu/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[6]
    SLICE_X7Y57          FDRE                                         r  design_1_i/axi_gpio_alu/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1703, routed)        1.495     2.687    design_1_i/axi_gpio_alu/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X7Y57          FDRE                                         r  design_1_i/axi_gpio_alu/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/risc_0/inst/top_inst/pc/pc_reg_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/axi_gpio_alu/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.359ns  (logic 1.900ns (12.370%)  route 13.459ns (87.630%))
  Logic Levels:           7  (CARRY4=1 FDCE=1 LUT3=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y46         FDCE                         0.000     0.000 r  design_1_i/risc_0/inst/top_inst/pc/pc_reg_reg[4]/C
    SLICE_X19Y46         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  design_1_i/risc_0/inst/top_inst/pc/pc_reg_reg[4]/Q
                         net (fo=82, routed)          2.070     2.526    design_1_i/risc_0/inst/top_inst/pc/Q[4]
    SLICE_X27Y52         LUT5 (Prop_lut5_I0_O)        0.124     2.650 r  design_1_i/risc_0/inst/top_inst/pc/instruction[15]_INST_0/O
                         net (fo=163, routed)         4.575     7.226    design_1_i/risc_0/inst/top_inst/regFile/instruction[0]
    SLICE_X18Y40         LUT6 (Prop_lut6_I4_O)        0.124     7.350 r  design_1_i/risc_0/inst/top_inst/regFile/BrEq0_carry_i_87/O
                         net (fo=1, routed)           0.000     7.350    design_1_i/risc_0/inst/top_inst/regFile/BrEq0_carry_i_87_n_0
    SLICE_X18Y40         MUXF7 (Prop_muxf7_I1_O)      0.217     7.567 r  design_1_i/risc_0/inst/top_inst/regFile/BrEq0_carry_i_59/O
                         net (fo=2, routed)           1.341     8.908    design_1_i/risc_0/inst/top_inst/pc/ALU_result0_carry_i_4_0
    SLICE_X25Y42         LUT3 (Prop_lut3_I1_O)        0.299     9.207 r  design_1_i/risc_0/inst/top_inst/pc/ALU_result0_carry_i_15/O
                         net (fo=1, routed)           0.665     9.872    design_1_i/risc_0/inst/top_inst/pc/ALU_result0_carry_i_15_n_0
    SLICE_X25Y42         LUT6 (Prop_lut6_I2_O)        0.124     9.996 r  design_1_i/risc_0/inst/top_inst/pc/ALU_result0_carry_i_4/O
                         net (fo=2, routed)           0.934    10.930    design_1_i/risc_0/inst/top_inst/main_ALU/wire_A_mux_out_A[0]
    SLICE_X22Y45         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.556    11.486 r  design_1_i/risc_0/inst/top_inst/main_ALU/ALU_result0_carry/O[2]
                         net (fo=515, routed)         3.873    15.359    design_1_i/axi_gpio_alu/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[2]
    SLICE_X7Y60          FDRE                                         r  design_1_i/axi_gpio_alu/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1703, routed)        1.494     2.686    design_1_i/axi_gpio_alu/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X7Y60          FDRE                                         r  design_1_i/axi_gpio_alu/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/risc_0/inst/top_inst/pc/pc_reg_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/axi_gpio_alu/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[7].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.288ns  (logic 2.183ns (14.279%)  route 13.105ns (85.721%))
  Logic Levels:           8  (CARRY4=2 FDCE=1 LUT3=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y46         FDCE                         0.000     0.000 r  design_1_i/risc_0/inst/top_inst/pc/pc_reg_reg[4]/C
    SLICE_X19Y46         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  design_1_i/risc_0/inst/top_inst/pc/pc_reg_reg[4]/Q
                         net (fo=82, routed)          2.070     2.526    design_1_i/risc_0/inst/top_inst/pc/Q[4]
    SLICE_X27Y52         LUT5 (Prop_lut5_I0_O)        0.124     2.650 r  design_1_i/risc_0/inst/top_inst/pc/instruction[15]_INST_0/O
                         net (fo=163, routed)         4.575     7.226    design_1_i/risc_0/inst/top_inst/regFile/instruction[0]
    SLICE_X18Y40         LUT6 (Prop_lut6_I4_O)        0.124     7.350 r  design_1_i/risc_0/inst/top_inst/regFile/BrEq0_carry_i_87/O
                         net (fo=1, routed)           0.000     7.350    design_1_i/risc_0/inst/top_inst/regFile/BrEq0_carry_i_87_n_0
    SLICE_X18Y40         MUXF7 (Prop_muxf7_I1_O)      0.217     7.567 r  design_1_i/risc_0/inst/top_inst/regFile/BrEq0_carry_i_59/O
                         net (fo=2, routed)           1.341     8.908    design_1_i/risc_0/inst/top_inst/pc/ALU_result0_carry_i_4_0
    SLICE_X25Y42         LUT3 (Prop_lut3_I1_O)        0.299     9.207 r  design_1_i/risc_0/inst/top_inst/pc/ALU_result0_carry_i_15/O
                         net (fo=1, routed)           0.665     9.872    design_1_i/risc_0/inst/top_inst/pc/ALU_result0_carry_i_15_n_0
    SLICE_X25Y42         LUT6 (Prop_lut6_I2_O)        0.124     9.996 r  design_1_i/risc_0/inst/top_inst/pc/ALU_result0_carry_i_4/O
                         net (fo=2, routed)           0.934    10.930    design_1_i/risc_0/inst/top_inst/main_ALU/wire_A_mux_out_A[0]
    SLICE_X22Y45         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    11.456 r  design_1_i/risc_0/inst/top_inst/main_ALU/ALU_result0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.456    design_1_i/risc_0/inst/top_inst/main_ALU/ALU_result0_carry_n_0
    SLICE_X22Y46         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.769 r  design_1_i/risc_0/inst/top_inst/main_ALU/ALU_result0_carry__0/O[3]
                         net (fo=643, routed)         3.519    15.288    design_1_i/axi_gpio_alu/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[7]
    SLICE_X6Y57          FDRE                                         r  design_1_i/axi_gpio_alu/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[7].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1703, routed)        1.495     2.687    design_1_i/axi_gpio_alu/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X6Y57          FDRE                                         r  design_1_i/axi_gpio_alu/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[7].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/risc_0/inst/top_inst/pc/pc_reg_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/axi_gpio_alu/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.921ns  (logic 1.751ns (11.735%)  route 13.170ns (88.265%))
  Logic Levels:           7  (CARRY4=1 FDCE=1 LUT3=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y46         FDCE                         0.000     0.000 r  design_1_i/risc_0/inst/top_inst/pc/pc_reg_reg[4]/C
    SLICE_X19Y46         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  design_1_i/risc_0/inst/top_inst/pc/pc_reg_reg[4]/Q
                         net (fo=82, routed)          2.070     2.526    design_1_i/risc_0/inst/top_inst/pc/Q[4]
    SLICE_X27Y52         LUT5 (Prop_lut5_I0_O)        0.124     2.650 r  design_1_i/risc_0/inst/top_inst/pc/instruction[15]_INST_0/O
                         net (fo=163, routed)         4.575     7.226    design_1_i/risc_0/inst/top_inst/regFile/instruction[0]
    SLICE_X18Y40         LUT6 (Prop_lut6_I4_O)        0.124     7.350 r  design_1_i/risc_0/inst/top_inst/regFile/BrEq0_carry_i_87/O
                         net (fo=1, routed)           0.000     7.350    design_1_i/risc_0/inst/top_inst/regFile/BrEq0_carry_i_87_n_0
    SLICE_X18Y40         MUXF7 (Prop_muxf7_I1_O)      0.217     7.567 r  design_1_i/risc_0/inst/top_inst/regFile/BrEq0_carry_i_59/O
                         net (fo=2, routed)           1.341     8.908    design_1_i/risc_0/inst/top_inst/pc/ALU_result0_carry_i_4_0
    SLICE_X25Y42         LUT3 (Prop_lut3_I1_O)        0.299     9.207 r  design_1_i/risc_0/inst/top_inst/pc/ALU_result0_carry_i_15/O
                         net (fo=1, routed)           0.665     9.872    design_1_i/risc_0/inst/top_inst/pc/ALU_result0_carry_i_15_n_0
    SLICE_X25Y42         LUT6 (Prop_lut6_I2_O)        0.124     9.996 r  design_1_i/risc_0/inst/top_inst/pc/ALU_result0_carry_i_4/O
                         net (fo=2, routed)           0.934    10.930    design_1_i/risc_0/inst/top_inst/main_ALU/wire_A_mux_out_A[0]
    SLICE_X22Y45         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.407    11.337 r  design_1_i/risc_0/inst/top_inst/main_ALU/ALU_result0_carry/O[1]
                         net (fo=515, routed)         3.584    14.921    design_1_i/axi_gpio_alu/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[1]
    SLICE_X8Y60          FDRE                                         r  design_1_i/axi_gpio_alu/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1703, routed)        1.495     2.687    design_1_i/axi_gpio_alu/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X8Y60          FDRE                                         r  design_1_i/axi_gpio_alu/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/risc_0/inst/top_inst/pc/pc_reg_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/axi_gpio_alu/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.436ns  (logic 1.959ns (13.570%)  route 12.477ns (86.430%))
  Logic Levels:           7  (CARRY4=1 FDCE=1 LUT3=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y46         FDCE                         0.000     0.000 r  design_1_i/risc_0/inst/top_inst/pc/pc_reg_reg[4]/C
    SLICE_X19Y46         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  design_1_i/risc_0/inst/top_inst/pc/pc_reg_reg[4]/Q
                         net (fo=82, routed)          2.070     2.526    design_1_i/risc_0/inst/top_inst/pc/Q[4]
    SLICE_X27Y52         LUT5 (Prop_lut5_I0_O)        0.124     2.650 r  design_1_i/risc_0/inst/top_inst/pc/instruction[15]_INST_0/O
                         net (fo=163, routed)         4.575     7.226    design_1_i/risc_0/inst/top_inst/regFile/instruction[0]
    SLICE_X18Y40         LUT6 (Prop_lut6_I4_O)        0.124     7.350 r  design_1_i/risc_0/inst/top_inst/regFile/BrEq0_carry_i_87/O
                         net (fo=1, routed)           0.000     7.350    design_1_i/risc_0/inst/top_inst/regFile/BrEq0_carry_i_87_n_0
    SLICE_X18Y40         MUXF7 (Prop_muxf7_I1_O)      0.217     7.567 r  design_1_i/risc_0/inst/top_inst/regFile/BrEq0_carry_i_59/O
                         net (fo=2, routed)           1.341     8.908    design_1_i/risc_0/inst/top_inst/pc/ALU_result0_carry_i_4_0
    SLICE_X25Y42         LUT3 (Prop_lut3_I1_O)        0.299     9.207 r  design_1_i/risc_0/inst/top_inst/pc/ALU_result0_carry_i_15/O
                         net (fo=1, routed)           0.665     9.872    design_1_i/risc_0/inst/top_inst/pc/ALU_result0_carry_i_15_n_0
    SLICE_X25Y42         LUT6 (Prop_lut6_I2_O)        0.124     9.996 r  design_1_i/risc_0/inst/top_inst/pc/ALU_result0_carry_i_4/O
                         net (fo=2, routed)           0.934    10.930    design_1_i/risc_0/inst/top_inst/main_ALU/wire_A_mux_out_A[0]
    SLICE_X22Y45         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.615    11.545 r  design_1_i/risc_0/inst/top_inst/main_ALU/ALU_result0_carry/O[3]
                         net (fo=515, routed)         2.891    14.436    design_1_i/axi_gpio_alu/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[3]
    SLICE_X4Y61          FDRE                                         r  design_1_i/axi_gpio_alu/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1703, routed)        1.538     2.730    design_1_i/axi_gpio_alu/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X4Y61          FDRE                                         r  design_1_i/axi_gpio_alu/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/risc_0/inst/top_inst/pc/pc_reg_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/axi_gpio_alu/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.377ns  (logic 2.204ns (15.330%)  route 12.173ns (84.670%))
  Logic Levels:           8  (CARRY4=2 FDCE=1 LUT3=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y46         FDCE                         0.000     0.000 r  design_1_i/risc_0/inst/top_inst/pc/pc_reg_reg[4]/C
    SLICE_X19Y46         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  design_1_i/risc_0/inst/top_inst/pc/pc_reg_reg[4]/Q
                         net (fo=82, routed)          2.070     2.526    design_1_i/risc_0/inst/top_inst/pc/Q[4]
    SLICE_X27Y52         LUT5 (Prop_lut5_I0_O)        0.124     2.650 r  design_1_i/risc_0/inst/top_inst/pc/instruction[15]_INST_0/O
                         net (fo=163, routed)         4.575     7.226    design_1_i/risc_0/inst/top_inst/regFile/instruction[0]
    SLICE_X18Y40         LUT6 (Prop_lut6_I4_O)        0.124     7.350 r  design_1_i/risc_0/inst/top_inst/regFile/BrEq0_carry_i_87/O
                         net (fo=1, routed)           0.000     7.350    design_1_i/risc_0/inst/top_inst/regFile/BrEq0_carry_i_87_n_0
    SLICE_X18Y40         MUXF7 (Prop_muxf7_I1_O)      0.217     7.567 r  design_1_i/risc_0/inst/top_inst/regFile/BrEq0_carry_i_59/O
                         net (fo=2, routed)           1.341     8.908    design_1_i/risc_0/inst/top_inst/pc/ALU_result0_carry_i_4_0
    SLICE_X25Y42         LUT3 (Prop_lut3_I1_O)        0.299     9.207 r  design_1_i/risc_0/inst/top_inst/pc/ALU_result0_carry_i_15/O
                         net (fo=1, routed)           0.665     9.872    design_1_i/risc_0/inst/top_inst/pc/ALU_result0_carry_i_15_n_0
    SLICE_X25Y42         LUT6 (Prop_lut6_I2_O)        0.124     9.996 r  design_1_i/risc_0/inst/top_inst/pc/ALU_result0_carry_i_4/O
                         net (fo=2, routed)           0.934    10.930    design_1_i/risc_0/inst/top_inst/main_ALU/wire_A_mux_out_A[0]
    SLICE_X22Y45         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    11.456 r  design_1_i/risc_0/inst/top_inst/main_ALU/ALU_result0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.456    design_1_i/risc_0/inst/top_inst/main_ALU/ALU_result0_carry_n_0
    SLICE_X22Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.790 r  design_1_i/risc_0/inst/top_inst/main_ALU/ALU_result0_carry__0/O[1]
                         net (fo=515, routed)         2.586    14.377    design_1_i/axi_gpio_alu/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[5]
    SLICE_X10Y58         FDRE                                         r  design_1_i/axi_gpio_alu/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1703, routed)        1.496     2.688    design_1_i/axi_gpio_alu/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X10Y58         FDRE                                         r  design_1_i/axi_gpio_alu/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/risc_0/inst/top_inst/pc/pc_reg_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/axi_gpio_alu/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.212ns  (logic 1.715ns (12.067%)  route 12.497ns (87.933%))
  Logic Levels:           8  (CARRY4=1 FDCE=1 LUT3=1 LUT5=1 LUT6=3 MUXF7=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y46         FDCE                         0.000     0.000 r  design_1_i/risc_0/inst/top_inst/pc/pc_reg_reg[4]/C
    SLICE_X19Y46         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  design_1_i/risc_0/inst/top_inst/pc/pc_reg_reg[4]/Q
                         net (fo=82, routed)          2.070     2.526    design_1_i/risc_0/inst/top_inst/pc/Q[4]
    SLICE_X27Y52         LUT5 (Prop_lut5_I0_O)        0.124     2.650 r  design_1_i/risc_0/inst/top_inst/pc/instruction[15]_INST_0/O
                         net (fo=163, routed)         4.575     7.226    design_1_i/risc_0/inst/top_inst/regFile/instruction[0]
    SLICE_X18Y40         LUT6 (Prop_lut6_I4_O)        0.124     7.350 r  design_1_i/risc_0/inst/top_inst/regFile/BrEq0_carry_i_87/O
                         net (fo=1, routed)           0.000     7.350    design_1_i/risc_0/inst/top_inst/regFile/BrEq0_carry_i_87_n_0
    SLICE_X18Y40         MUXF7 (Prop_muxf7_I1_O)      0.217     7.567 r  design_1_i/risc_0/inst/top_inst/regFile/BrEq0_carry_i_59/O
                         net (fo=2, routed)           1.341     8.908    design_1_i/risc_0/inst/top_inst/pc/ALU_result0_carry_i_4_0
    SLICE_X25Y42         LUT3 (Prop_lut3_I1_O)        0.299     9.207 r  design_1_i/risc_0/inst/top_inst/pc/ALU_result0_carry_i_15/O
                         net (fo=1, routed)           0.665     9.872    design_1_i/risc_0/inst/top_inst/pc/ALU_result0_carry_i_15_n_0
    SLICE_X25Y42         LUT6 (Prop_lut6_I2_O)        0.124     9.996 r  design_1_i/risc_0/inst/top_inst/pc/ALU_result0_carry_i_4/O
                         net (fo=2, routed)           0.748    10.744    design_1_i/risc_0/inst/top_inst/controller/wire_A_mux_out_A[0]
    SLICE_X22Y45         LUT6 (Prop_lut6_I5_O)        0.124    10.868 r  design_1_i/risc_0/inst/top_inst/controller/ALU_result0_carry_i_8/O
                         net (fo=1, routed)           0.000    10.868    design_1_i/risc_0/inst/top_inst/main_ALU/S[0]
    SLICE_X22Y45         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    11.115 r  design_1_i/risc_0/inst/top_inst/main_ALU/ALU_result0_carry/O[0]
                         net (fo=515, routed)         3.097    14.212    design_1_i/axi_gpio_alu/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[0]
    SLICE_X9Y62          FDRE                                         r  design_1_i/axi_gpio_alu/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1703, routed)        1.493     2.685    design_1_i/axi_gpio_alu/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X9Y62          FDRE                                         r  design_1_i/axi_gpio_alu/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/risc_0/inst/top_inst/pc/pc_reg_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/axi_gpio_alu/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[9].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.209ns  (logic 2.318ns (16.313%)  route 11.891ns (83.687%))
  Logic Levels:           9  (CARRY4=3 FDCE=1 LUT3=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y46         FDCE                         0.000     0.000 r  design_1_i/risc_0/inst/top_inst/pc/pc_reg_reg[4]/C
    SLICE_X19Y46         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  design_1_i/risc_0/inst/top_inst/pc/pc_reg_reg[4]/Q
                         net (fo=82, routed)          2.070     2.526    design_1_i/risc_0/inst/top_inst/pc/Q[4]
    SLICE_X27Y52         LUT5 (Prop_lut5_I0_O)        0.124     2.650 r  design_1_i/risc_0/inst/top_inst/pc/instruction[15]_INST_0/O
                         net (fo=163, routed)         4.575     7.226    design_1_i/risc_0/inst/top_inst/regFile/instruction[0]
    SLICE_X18Y40         LUT6 (Prop_lut6_I4_O)        0.124     7.350 r  design_1_i/risc_0/inst/top_inst/regFile/BrEq0_carry_i_87/O
                         net (fo=1, routed)           0.000     7.350    design_1_i/risc_0/inst/top_inst/regFile/BrEq0_carry_i_87_n_0
    SLICE_X18Y40         MUXF7 (Prop_muxf7_I1_O)      0.217     7.567 r  design_1_i/risc_0/inst/top_inst/regFile/BrEq0_carry_i_59/O
                         net (fo=2, routed)           1.341     8.908    design_1_i/risc_0/inst/top_inst/pc/ALU_result0_carry_i_4_0
    SLICE_X25Y42         LUT3 (Prop_lut3_I1_O)        0.299     9.207 r  design_1_i/risc_0/inst/top_inst/pc/ALU_result0_carry_i_15/O
                         net (fo=1, routed)           0.665     9.872    design_1_i/risc_0/inst/top_inst/pc/ALU_result0_carry_i_15_n_0
    SLICE_X25Y42         LUT6 (Prop_lut6_I2_O)        0.124     9.996 r  design_1_i/risc_0/inst/top_inst/pc/ALU_result0_carry_i_4/O
                         net (fo=2, routed)           0.934    10.930    design_1_i/risc_0/inst/top_inst/main_ALU/wire_A_mux_out_A[0]
    SLICE_X22Y45         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    11.456 r  design_1_i/risc_0/inst/top_inst/main_ALU/ALU_result0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.456    design_1_i/risc_0/inst/top_inst/main_ALU/ALU_result0_carry_n_0
    SLICE_X22Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.570 r  design_1_i/risc_0/inst/top_inst/main_ALU/ALU_result0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.570    design_1_i/risc_0/inst/top_inst/main_ALU/ALU_result0_carry__0_n_0
    SLICE_X22Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.904 r  design_1_i/risc_0/inst/top_inst/main_ALU/ALU_result0_carry__1/O[1]
                         net (fo=39, routed)          2.305    14.209    design_1_i/axi_gpio_alu/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[9]
    SLICE_X9Y54          FDRE                                         r  design_1_i/axi_gpio_alu/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[9].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1703, routed)        1.497     2.689    design_1_i/axi_gpio_alu/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X9Y54          FDRE                                         r  design_1_i/axi_gpio_alu/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[9].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/risc_0/inst/top_inst/pc/pc_reg_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/axi_gpio_alu/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[25].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.637ns  (logic 2.774ns (20.341%)  route 10.863ns (79.659%))
  Logic Levels:           13  (CARRY4=7 FDCE=1 LUT3=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y46         FDCE                         0.000     0.000 r  design_1_i/risc_0/inst/top_inst/pc/pc_reg_reg[4]/C
    SLICE_X19Y46         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  design_1_i/risc_0/inst/top_inst/pc/pc_reg_reg[4]/Q
                         net (fo=82, routed)          2.070     2.526    design_1_i/risc_0/inst/top_inst/pc/Q[4]
    SLICE_X27Y52         LUT5 (Prop_lut5_I0_O)        0.124     2.650 r  design_1_i/risc_0/inst/top_inst/pc/instruction[15]_INST_0/O
                         net (fo=163, routed)         4.575     7.226    design_1_i/risc_0/inst/top_inst/regFile/instruction[0]
    SLICE_X18Y40         LUT6 (Prop_lut6_I4_O)        0.124     7.350 r  design_1_i/risc_0/inst/top_inst/regFile/BrEq0_carry_i_87/O
                         net (fo=1, routed)           0.000     7.350    design_1_i/risc_0/inst/top_inst/regFile/BrEq0_carry_i_87_n_0
    SLICE_X18Y40         MUXF7 (Prop_muxf7_I1_O)      0.217     7.567 r  design_1_i/risc_0/inst/top_inst/regFile/BrEq0_carry_i_59/O
                         net (fo=2, routed)           1.341     8.908    design_1_i/risc_0/inst/top_inst/pc/ALU_result0_carry_i_4_0
    SLICE_X25Y42         LUT3 (Prop_lut3_I1_O)        0.299     9.207 r  design_1_i/risc_0/inst/top_inst/pc/ALU_result0_carry_i_15/O
                         net (fo=1, routed)           0.665     9.872    design_1_i/risc_0/inst/top_inst/pc/ALU_result0_carry_i_15_n_0
    SLICE_X25Y42         LUT6 (Prop_lut6_I2_O)        0.124     9.996 r  design_1_i/risc_0/inst/top_inst/pc/ALU_result0_carry_i_4/O
                         net (fo=2, routed)           0.934    10.930    design_1_i/risc_0/inst/top_inst/main_ALU/wire_A_mux_out_A[0]
    SLICE_X22Y45         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    11.456 r  design_1_i/risc_0/inst/top_inst/main_ALU/ALU_result0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.456    design_1_i/risc_0/inst/top_inst/main_ALU/ALU_result0_carry_n_0
    SLICE_X22Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.570 r  design_1_i/risc_0/inst/top_inst/main_ALU/ALU_result0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.570    design_1_i/risc_0/inst/top_inst/main_ALU/ALU_result0_carry__0_n_0
    SLICE_X22Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.684 r  design_1_i/risc_0/inst/top_inst/main_ALU/ALU_result0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.684    design_1_i/risc_0/inst/top_inst/main_ALU/ALU_result0_carry__1_n_0
    SLICE_X22Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.798 r  design_1_i/risc_0/inst/top_inst/main_ALU/ALU_result0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.798    design_1_i/risc_0/inst/top_inst/main_ALU/ALU_result0_carry__2_n_0
    SLICE_X22Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.912 r  design_1_i/risc_0/inst/top_inst/main_ALU/ALU_result0_carry__3/CO[3]
                         net (fo=1, routed)           0.001    11.913    design_1_i/risc_0/inst/top_inst/main_ALU/ALU_result0_carry__3_n_0
    SLICE_X22Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.027 r  design_1_i/risc_0/inst/top_inst/main_ALU/ALU_result0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    12.027    design_1_i/risc_0/inst/top_inst/main_ALU/ALU_result0_carry__4_n_0
    SLICE_X22Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.361 r  design_1_i/risc_0/inst/top_inst/main_ALU/ALU_result0_carry__5/O[1]
                         net (fo=3, routed)           1.276    13.637    design_1_i/axi_gpio_alu/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[25]
    SLICE_X20Y59         FDRE                                         r  design_1_i/axi_gpio_alu/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[25].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1703, routed)        1.487     2.679    design_1_i/axi_gpio_alu/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X20Y59         FDRE                                         r  design_1_i/axi_gpio_alu/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[25].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/risc_0/inst/top_inst/pc/pc_reg_reg[10]/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/axi_gpio_pc/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[10].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.325ns  (logic 0.141ns (43.356%)  route 0.184ns (56.644%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y48         FDCE                         0.000     0.000 r  design_1_i/risc_0/inst/top_inst/pc/pc_reg_reg[10]/C
    SLICE_X17Y48         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  design_1_i/risc_0/inst/top_inst/pc/pc_reg_reg[10]/Q
                         net (fo=4, routed)           0.184     0.325    design_1_i/axi_gpio_pc/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[10]
    SLICE_X15Y50         FDRE                                         r  design_1_i/axi_gpio_pc/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[10].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1703, routed)        0.831     1.201    design_1_i/axi_gpio_pc/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X15Y50         FDRE                                         r  design_1_i/axi_gpio_pc/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[10].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/risc_0/inst/top_inst/pc/pc_reg_reg[31]/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/axi_gpio_pc/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[31].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.355ns  (logic 0.128ns (36.071%)  route 0.227ns (63.929%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y53         FDCE                         0.000     0.000 r  design_1_i/risc_0/inst/top_inst/pc/pc_reg_reg[31]/C
    SLICE_X19Y53         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  design_1_i/risc_0/inst/top_inst/pc/pc_reg_reg[31]/Q
                         net (fo=3, routed)           0.227     0.355    design_1_i/axi_gpio_pc/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[31]
    SLICE_X19Y60         FDRE                                         r  design_1_i/axi_gpio_pc/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[31].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1703, routed)        0.828     1.198    design_1_i/axi_gpio_pc/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X19Y60         FDRE                                         r  design_1_i/axi_gpio_pc/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[31].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/risc_0/inst/top_inst/pc/pc_reg_reg[15]/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/axi_gpio_pc/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[15].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.362ns  (logic 0.141ns (38.956%)  route 0.221ns (61.044%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y48         FDCE                         0.000     0.000 r  design_1_i/risc_0/inst/top_inst/pc/pc_reg_reg[15]/C
    SLICE_X19Y48         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  design_1_i/risc_0/inst/top_inst/pc/pc_reg_reg[15]/Q
                         net (fo=4, routed)           0.221     0.362    design_1_i/axi_gpio_pc/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[15]
    SLICE_X14Y49         FDRE                                         r  design_1_i/axi_gpio_pc/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[15].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1703, routed)        0.832     1.202    design_1_i/axi_gpio_pc/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X14Y49         FDRE                                         r  design_1_i/axi_gpio_pc/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[15].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/risc_0/inst/top_inst/pc/pc_reg_reg[20]/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/axi_gpio_pc/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[20].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.387ns  (logic 0.141ns (36.468%)  route 0.246ns (63.532%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y52         FDCE                         0.000     0.000 r  design_1_i/risc_0/inst/top_inst/pc/pc_reg_reg[20]/C
    SLICE_X19Y52         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  design_1_i/risc_0/inst/top_inst/pc/pc_reg_reg[20]/Q
                         net (fo=4, routed)           0.246     0.387    design_1_i/axi_gpio_pc/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[20]
    SLICE_X18Y54         FDRE                                         r  design_1_i/axi_gpio_pc/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[20].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1703, routed)        0.830     1.200    design_1_i/axi_gpio_pc/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X18Y54         FDRE                                         r  design_1_i/axi_gpio_pc/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[20].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/risc_0/inst/top_inst/pc/pc_reg_reg[18]/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/axi_gpio_pc/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[18].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.387ns  (logic 0.141ns (36.429%)  route 0.246ns (63.571%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y49         FDCE                         0.000     0.000 r  design_1_i/risc_0/inst/top_inst/pc/pc_reg_reg[18]/C
    SLICE_X21Y49         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  design_1_i/risc_0/inst/top_inst/pc/pc_reg_reg[18]/Q
                         net (fo=4, routed)           0.246     0.387    design_1_i/axi_gpio_pc/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[18]
    SLICE_X17Y54         FDRE                                         r  design_1_i/axi_gpio_pc/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[18].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1703, routed)        0.830     1.200    design_1_i/axi_gpio_pc/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X17Y54         FDRE                                         r  design_1_i/axi_gpio_pc/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[18].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/risc_0/inst/top_inst/pc/pc_reg_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/axi_gpio_pc/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.396ns  (logic 0.141ns (35.585%)  route 0.255ns (64.415%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y46         FDCE                         0.000     0.000 r  design_1_i/risc_0/inst/top_inst/pc/pc_reg_reg[6]/C
    SLICE_X19Y46         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  design_1_i/risc_0/inst/top_inst/pc/pc_reg_reg[6]/Q
                         net (fo=4, routed)           0.255     0.396    design_1_i/axi_gpio_pc/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[6]
    SLICE_X14Y48         FDRE                                         r  design_1_i/axi_gpio_pc/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1703, routed)        0.832     1.202    design_1_i/axi_gpio_pc/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X14Y48         FDRE                                         r  design_1_i/axi_gpio_pc/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/risc_0/inst/top_inst/pc/pc_reg_reg[14]/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/axi_gpio_pc/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[14].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.402ns  (logic 0.141ns (35.113%)  route 0.261ns (64.887%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y50         FDCE                         0.000     0.000 r  design_1_i/risc_0/inst/top_inst/pc/pc_reg_reg[14]/C
    SLICE_X17Y50         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  design_1_i/risc_0/inst/top_inst/pc/pc_reg_reg[14]/Q
                         net (fo=4, routed)           0.261     0.402    design_1_i/axi_gpio_pc/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[14]
    SLICE_X11Y54         FDRE                                         r  design_1_i/axi_gpio_pc/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[14].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1703, routed)        0.833     1.203    design_1_i/axi_gpio_pc/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X11Y54         FDRE                                         r  design_1_i/axi_gpio_pc/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[14].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/risc_0/inst/top_inst/pc/pc_reg_reg[30]/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/axi_gpio_pc/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[30].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.408ns  (logic 0.141ns (34.567%)  route 0.267ns (65.433%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y54         FDCE                         0.000     0.000 r  design_1_i/risc_0/inst/top_inst/pc/pc_reg_reg[30]/C
    SLICE_X22Y54         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  design_1_i/risc_0/inst/top_inst/pc/pc_reg_reg[30]/Q
                         net (fo=4, routed)           0.267     0.408    design_1_i/axi_gpio_pc/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[30]
    SLICE_X23Y61         FDRE                                         r  design_1_i/axi_gpio_pc/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[30].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1703, routed)        0.825     1.195    design_1_i/axi_gpio_pc/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X23Y61         FDRE                                         r  design_1_i/axi_gpio_pc/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[30].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/risc_0/inst/top_inst/pc/pc_reg_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/axi_gpio_pc/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.413ns  (logic 0.128ns (30.996%)  route 0.285ns (69.004%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y46         FDCE                         0.000     0.000 r  design_1_i/risc_0/inst/top_inst/pc/pc_reg_reg[5]/C
    SLICE_X19Y46         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  design_1_i/risc_0/inst/top_inst/pc/pc_reg_reg[5]/Q
                         net (fo=4, routed)           0.285     0.413    design_1_i/axi_gpio_pc/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[5]
    SLICE_X11Y50         FDRE                                         r  design_1_i/axi_gpio_pc/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1703, routed)        0.834     1.204    design_1_i/axi_gpio_pc/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X11Y50         FDRE                                         r  design_1_i/axi_gpio_pc/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/risc_0/inst/top_inst/pc/pc_reg_reg[22]/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/axi_gpio_pc/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[22].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.420ns  (logic 0.141ns (33.589%)  route 0.279ns (66.411%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y52         FDCE                         0.000     0.000 r  design_1_i/risc_0/inst/top_inst/pc/pc_reg_reg[22]/C
    SLICE_X21Y52         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  design_1_i/risc_0/inst/top_inst/pc/pc_reg_reg[22]/Q
                         net (fo=4, routed)           0.279     0.420    design_1_i/axi_gpio_pc/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[22]
    SLICE_X19Y58         FDRE                                         r  design_1_i/axi_gpio_pc/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[22].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1703, routed)        0.829     1.199    design_1_i/axi_gpio_pc/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X19Y58         FDRE                                         r  design_1_i/axi_gpio_pc/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[22].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          6222 Endpoints
Min Delay          6222 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/risc_0/inst/top_inst/pc/pc_reg_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/risc_0/inst/top_inst/regFile/register_File_reg[5][18]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        23.977ns  (logic 3.175ns (13.242%)  route 20.802ns (86.758%))
  Logic Levels:           13  (CARRY4=2 FDCE=1 LUT3=1 LUT5=2 LUT6=3 MUXF7=2 MUXF8=1 RAMS64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y46         FDCE                         0.000     0.000 r  design_1_i/risc_0/inst/top_inst/pc/pc_reg_reg[4]/C
    SLICE_X19Y46         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  design_1_i/risc_0/inst/top_inst/pc/pc_reg_reg[4]/Q
                         net (fo=82, routed)          2.070     2.526    design_1_i/risc_0/inst/top_inst/pc/Q[4]
    SLICE_X27Y52         LUT5 (Prop_lut5_I0_O)        0.124     2.650 r  design_1_i/risc_0/inst/top_inst/pc/instruction[15]_INST_0/O
                         net (fo=163, routed)         4.575     7.226    design_1_i/risc_0/inst/top_inst/regFile/instruction[0]
    SLICE_X18Y40         LUT6 (Prop_lut6_I4_O)        0.124     7.350 r  design_1_i/risc_0/inst/top_inst/regFile/BrEq0_carry_i_87/O
                         net (fo=1, routed)           0.000     7.350    design_1_i/risc_0/inst/top_inst/regFile/BrEq0_carry_i_87_n_0
    SLICE_X18Y40         MUXF7 (Prop_muxf7_I1_O)      0.217     7.567 r  design_1_i/risc_0/inst/top_inst/regFile/BrEq0_carry_i_59/O
                         net (fo=2, routed)           1.341     8.908    design_1_i/risc_0/inst/top_inst/pc/ALU_result0_carry_i_4_0
    SLICE_X25Y42         LUT3 (Prop_lut3_I1_O)        0.299     9.207 r  design_1_i/risc_0/inst/top_inst/pc/ALU_result0_carry_i_15/O
                         net (fo=1, routed)           0.665     9.872    design_1_i/risc_0/inst/top_inst/pc/ALU_result0_carry_i_15_n_0
    SLICE_X25Y42         LUT6 (Prop_lut6_I2_O)        0.124     9.996 r  design_1_i/risc_0/inst/top_inst/pc/ALU_result0_carry_i_4/O
                         net (fo=2, routed)           0.934    10.930    design_1_i/risc_0/inst/top_inst/main_ALU/wire_A_mux_out_A[0]
    SLICE_X22Y45         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    11.456 r  design_1_i/risc_0/inst/top_inst/main_ALU/ALU_result0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.456    design_1_i/risc_0/inst/top_inst/main_ALU/ALU_result0_carry_n_0
    SLICE_X22Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.678 r  design_1_i/risc_0/inst/top_inst/main_ALU/ALU_result0_carry__0/O[0]
                         net (fo=515, routed)         7.714    19.392    design_1_i/risc_0/inst/top_inst/DMEM/mem_reg_768_1023_18_18/A4
    SLICE_X16Y48         RAMS64E (Prop_rams64e_ADR4_O)
                                                      0.295    19.687 r  design_1_i/risc_0/inst/top_inst/DMEM/mem_reg_768_1023_18_18/RAMS64E_C/O
                         net (fo=1, routed)           0.000    19.687    design_1_i/risc_0/inst/top_inst/DMEM/mem_reg_768_1023_18_18/OC
    SLICE_X16Y48         MUXF7 (Prop_muxf7_I1_O)      0.247    19.934 r  design_1_i/risc_0/inst/top_inst/DMEM/mem_reg_768_1023_18_18/F7.B/O
                         net (fo=1, routed)           0.000    19.934    design_1_i/risc_0/inst/top_inst/DMEM/mem_reg_768_1023_18_18/O0
    SLICE_X16Y48         MUXF8 (Prop_muxf8_I0_O)      0.098    20.032 r  design_1_i/risc_0/inst/top_inst/DMEM/mem_reg_768_1023_18_18/F8/O
                         net (fo=1, routed)           0.810    20.842    design_1_i/risc_0/inst/top_inst/DMEM/mem_reg_768_1023_18_18_n_0
    SLICE_X17Y47         LUT6 (Prop_lut6_I2_O)        0.319    21.161 r  design_1_i/risc_0/inst/top_inst/DMEM/register_File[31][18]_i_2/O
                         net (fo=1, routed)           0.703    21.864    design_1_i/risc_0/inst/top_inst/controller/wire_data_R[18]
    SLICE_X21Y49         LUT5 (Prop_lut5_I4_O)        0.124    21.988 r  design_1_i/risc_0/inst/top_inst/controller/register_File[31][18]_i_1/O
                         net (fo=11, routed)          1.989    23.977    design_1_i/risc_0/inst/top_inst/regFile/D[18]
    SLICE_X28Y45         FDRE                                         r  design_1_i/risc_0/inst/top_inst/regFile/register_File_reg[5][18]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/risc_0/inst/top_inst/pc/pc_reg_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/risc_0/inst/top_inst/regFile/register_File_reg[4][18]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        23.936ns  (logic 3.175ns (13.264%)  route 20.761ns (86.736%))
  Logic Levels:           13  (CARRY4=2 FDCE=1 LUT3=1 LUT5=2 LUT6=3 MUXF7=2 MUXF8=1 RAMS64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y46         FDCE                         0.000     0.000 r  design_1_i/risc_0/inst/top_inst/pc/pc_reg_reg[4]/C
    SLICE_X19Y46         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  design_1_i/risc_0/inst/top_inst/pc/pc_reg_reg[4]/Q
                         net (fo=82, routed)          2.070     2.526    design_1_i/risc_0/inst/top_inst/pc/Q[4]
    SLICE_X27Y52         LUT5 (Prop_lut5_I0_O)        0.124     2.650 r  design_1_i/risc_0/inst/top_inst/pc/instruction[15]_INST_0/O
                         net (fo=163, routed)         4.575     7.226    design_1_i/risc_0/inst/top_inst/regFile/instruction[0]
    SLICE_X18Y40         LUT6 (Prop_lut6_I4_O)        0.124     7.350 r  design_1_i/risc_0/inst/top_inst/regFile/BrEq0_carry_i_87/O
                         net (fo=1, routed)           0.000     7.350    design_1_i/risc_0/inst/top_inst/regFile/BrEq0_carry_i_87_n_0
    SLICE_X18Y40         MUXF7 (Prop_muxf7_I1_O)      0.217     7.567 r  design_1_i/risc_0/inst/top_inst/regFile/BrEq0_carry_i_59/O
                         net (fo=2, routed)           1.341     8.908    design_1_i/risc_0/inst/top_inst/pc/ALU_result0_carry_i_4_0
    SLICE_X25Y42         LUT3 (Prop_lut3_I1_O)        0.299     9.207 r  design_1_i/risc_0/inst/top_inst/pc/ALU_result0_carry_i_15/O
                         net (fo=1, routed)           0.665     9.872    design_1_i/risc_0/inst/top_inst/pc/ALU_result0_carry_i_15_n_0
    SLICE_X25Y42         LUT6 (Prop_lut6_I2_O)        0.124     9.996 r  design_1_i/risc_0/inst/top_inst/pc/ALU_result0_carry_i_4/O
                         net (fo=2, routed)           0.934    10.930    design_1_i/risc_0/inst/top_inst/main_ALU/wire_A_mux_out_A[0]
    SLICE_X22Y45         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    11.456 r  design_1_i/risc_0/inst/top_inst/main_ALU/ALU_result0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.456    design_1_i/risc_0/inst/top_inst/main_ALU/ALU_result0_carry_n_0
    SLICE_X22Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.678 r  design_1_i/risc_0/inst/top_inst/main_ALU/ALU_result0_carry__0/O[0]
                         net (fo=515, routed)         7.714    19.392    design_1_i/risc_0/inst/top_inst/DMEM/mem_reg_768_1023_18_18/A4
    SLICE_X16Y48         RAMS64E (Prop_rams64e_ADR4_O)
                                                      0.295    19.687 r  design_1_i/risc_0/inst/top_inst/DMEM/mem_reg_768_1023_18_18/RAMS64E_C/O
                         net (fo=1, routed)           0.000    19.687    design_1_i/risc_0/inst/top_inst/DMEM/mem_reg_768_1023_18_18/OC
    SLICE_X16Y48         MUXF7 (Prop_muxf7_I1_O)      0.247    19.934 r  design_1_i/risc_0/inst/top_inst/DMEM/mem_reg_768_1023_18_18/F7.B/O
                         net (fo=1, routed)           0.000    19.934    design_1_i/risc_0/inst/top_inst/DMEM/mem_reg_768_1023_18_18/O0
    SLICE_X16Y48         MUXF8 (Prop_muxf8_I0_O)      0.098    20.032 r  design_1_i/risc_0/inst/top_inst/DMEM/mem_reg_768_1023_18_18/F8/O
                         net (fo=1, routed)           0.810    20.842    design_1_i/risc_0/inst/top_inst/DMEM/mem_reg_768_1023_18_18_n_0
    SLICE_X17Y47         LUT6 (Prop_lut6_I2_O)        0.319    21.161 r  design_1_i/risc_0/inst/top_inst/DMEM/register_File[31][18]_i_2/O
                         net (fo=1, routed)           0.703    21.864    design_1_i/risc_0/inst/top_inst/controller/wire_data_R[18]
    SLICE_X21Y49         LUT5 (Prop_lut5_I4_O)        0.124    21.988 r  design_1_i/risc_0/inst/top_inst/controller/register_File[31][18]_i_1/O
                         net (fo=11, routed)          1.949    23.936    design_1_i/risc_0/inst/top_inst/regFile/D[18]
    SLICE_X29Y46         FDRE                                         r  design_1_i/risc_0/inst/top_inst/regFile/register_File_reg[4][18]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/risc_0/inst/top_inst/pc/pc_reg_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/risc_0/inst/top_inst/regFile/register_File_reg[4][21]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        23.774ns  (logic 3.589ns (15.095%)  route 20.185ns (84.905%))
  Logic Levels:           13  (CARRY4=2 FDCE=1 LUT3=1 LUT5=2 LUT6=3 MUXF7=2 MUXF8=1 RAMS64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y46         FDCE                         0.000     0.000 r  design_1_i/risc_0/inst/top_inst/pc/pc_reg_reg[4]/C
    SLICE_X19Y46         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  design_1_i/risc_0/inst/top_inst/pc/pc_reg_reg[4]/Q
                         net (fo=82, routed)          2.070     2.526    design_1_i/risc_0/inst/top_inst/pc/Q[4]
    SLICE_X27Y52         LUT5 (Prop_lut5_I0_O)        0.124     2.650 r  design_1_i/risc_0/inst/top_inst/pc/instruction[15]_INST_0/O
                         net (fo=163, routed)         4.575     7.226    design_1_i/risc_0/inst/top_inst/regFile/instruction[0]
    SLICE_X18Y40         LUT6 (Prop_lut6_I4_O)        0.124     7.350 r  design_1_i/risc_0/inst/top_inst/regFile/BrEq0_carry_i_87/O
                         net (fo=1, routed)           0.000     7.350    design_1_i/risc_0/inst/top_inst/regFile/BrEq0_carry_i_87_n_0
    SLICE_X18Y40         MUXF7 (Prop_muxf7_I1_O)      0.217     7.567 r  design_1_i/risc_0/inst/top_inst/regFile/BrEq0_carry_i_59/O
                         net (fo=2, routed)           1.341     8.908    design_1_i/risc_0/inst/top_inst/pc/ALU_result0_carry_i_4_0
    SLICE_X25Y42         LUT3 (Prop_lut3_I1_O)        0.299     9.207 r  design_1_i/risc_0/inst/top_inst/pc/ALU_result0_carry_i_15/O
                         net (fo=1, routed)           0.665     9.872    design_1_i/risc_0/inst/top_inst/pc/ALU_result0_carry_i_15_n_0
    SLICE_X25Y42         LUT6 (Prop_lut6_I2_O)        0.124     9.996 r  design_1_i/risc_0/inst/top_inst/pc/ALU_result0_carry_i_4/O
                         net (fo=2, routed)           0.934    10.930    design_1_i/risc_0/inst/top_inst/main_ALU/wire_A_mux_out_A[0]
    SLICE_X22Y45         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    11.456 r  design_1_i/risc_0/inst/top_inst/main_ALU/ALU_result0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.456    design_1_i/risc_0/inst/top_inst/main_ALU/ALU_result0_carry_n_0
    SLICE_X22Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.678 r  design_1_i/risc_0/inst/top_inst/main_ALU/ALU_result0_carry__0/O[0]
                         net (fo=515, routed)         7.949    19.628    design_1_i/risc_0/inst/top_inst/DMEM/mem_reg_512_767_21_21/A4
    SLICE_X24Y48         RAMS64E (Prop_rams64e_ADR4_O)
                                                      0.752    20.379 r  design_1_i/risc_0/inst/top_inst/DMEM/mem_reg_512_767_21_21/RAMS64E_A/O
                         net (fo=1, routed)           0.000    20.379    design_1_i/risc_0/inst/top_inst/DMEM/mem_reg_512_767_21_21/OA
    SLICE_X24Y48         MUXF7 (Prop_muxf7_I1_O)      0.214    20.593 r  design_1_i/risc_0/inst/top_inst/DMEM/mem_reg_512_767_21_21/F7.A/O
                         net (fo=1, routed)           0.000    20.593    design_1_i/risc_0/inst/top_inst/DMEM/mem_reg_512_767_21_21/O1
    SLICE_X24Y48         MUXF8 (Prop_muxf8_I1_O)      0.088    20.681 r  design_1_i/risc_0/inst/top_inst/DMEM/mem_reg_512_767_21_21/F8/O
                         net (fo=1, routed)           0.443    21.125    design_1_i/risc_0/inst/top_inst/DMEM/mem_reg_512_767_21_21_n_0
    SLICE_X21Y48         LUT6 (Prop_lut6_I3_O)        0.319    21.444 r  design_1_i/risc_0/inst/top_inst/DMEM/register_File[31][21]_i_2/O
                         net (fo=1, routed)           0.726    22.169    design_1_i/risc_0/inst/top_inst/controller/wire_data_R[21]
    SLICE_X21Y50         LUT5 (Prop_lut5_I1_O)        0.124    22.293 r  design_1_i/risc_0/inst/top_inst/controller/register_File[31][21]_i_1/O
                         net (fo=11, routed)          1.481    23.774    design_1_i/risc_0/inst/top_inst/regFile/D[21]
    SLICE_X29Y46         FDRE                                         r  design_1_i/risc_0/inst/top_inst/regFile/register_File_reg[4][21]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/risc_0/inst/top_inst/pc/pc_reg_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/risc_0/inst/top_inst/regFile/register_File_reg[7][18]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        23.719ns  (logic 3.175ns (13.386%)  route 20.544ns (86.614%))
  Logic Levels:           13  (CARRY4=2 FDCE=1 LUT3=1 LUT5=2 LUT6=3 MUXF7=2 MUXF8=1 RAMS64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y46         FDCE                         0.000     0.000 r  design_1_i/risc_0/inst/top_inst/pc/pc_reg_reg[4]/C
    SLICE_X19Y46         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  design_1_i/risc_0/inst/top_inst/pc/pc_reg_reg[4]/Q
                         net (fo=82, routed)          2.070     2.526    design_1_i/risc_0/inst/top_inst/pc/Q[4]
    SLICE_X27Y52         LUT5 (Prop_lut5_I0_O)        0.124     2.650 r  design_1_i/risc_0/inst/top_inst/pc/instruction[15]_INST_0/O
                         net (fo=163, routed)         4.575     7.226    design_1_i/risc_0/inst/top_inst/regFile/instruction[0]
    SLICE_X18Y40         LUT6 (Prop_lut6_I4_O)        0.124     7.350 r  design_1_i/risc_0/inst/top_inst/regFile/BrEq0_carry_i_87/O
                         net (fo=1, routed)           0.000     7.350    design_1_i/risc_0/inst/top_inst/regFile/BrEq0_carry_i_87_n_0
    SLICE_X18Y40         MUXF7 (Prop_muxf7_I1_O)      0.217     7.567 r  design_1_i/risc_0/inst/top_inst/regFile/BrEq0_carry_i_59/O
                         net (fo=2, routed)           1.341     8.908    design_1_i/risc_0/inst/top_inst/pc/ALU_result0_carry_i_4_0
    SLICE_X25Y42         LUT3 (Prop_lut3_I1_O)        0.299     9.207 r  design_1_i/risc_0/inst/top_inst/pc/ALU_result0_carry_i_15/O
                         net (fo=1, routed)           0.665     9.872    design_1_i/risc_0/inst/top_inst/pc/ALU_result0_carry_i_15_n_0
    SLICE_X25Y42         LUT6 (Prop_lut6_I2_O)        0.124     9.996 r  design_1_i/risc_0/inst/top_inst/pc/ALU_result0_carry_i_4/O
                         net (fo=2, routed)           0.934    10.930    design_1_i/risc_0/inst/top_inst/main_ALU/wire_A_mux_out_A[0]
    SLICE_X22Y45         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    11.456 r  design_1_i/risc_0/inst/top_inst/main_ALU/ALU_result0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.456    design_1_i/risc_0/inst/top_inst/main_ALU/ALU_result0_carry_n_0
    SLICE_X22Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.678 r  design_1_i/risc_0/inst/top_inst/main_ALU/ALU_result0_carry__0/O[0]
                         net (fo=515, routed)         7.714    19.392    design_1_i/risc_0/inst/top_inst/DMEM/mem_reg_768_1023_18_18/A4
    SLICE_X16Y48         RAMS64E (Prop_rams64e_ADR4_O)
                                                      0.295    19.687 r  design_1_i/risc_0/inst/top_inst/DMEM/mem_reg_768_1023_18_18/RAMS64E_C/O
                         net (fo=1, routed)           0.000    19.687    design_1_i/risc_0/inst/top_inst/DMEM/mem_reg_768_1023_18_18/OC
    SLICE_X16Y48         MUXF7 (Prop_muxf7_I1_O)      0.247    19.934 r  design_1_i/risc_0/inst/top_inst/DMEM/mem_reg_768_1023_18_18/F7.B/O
                         net (fo=1, routed)           0.000    19.934    design_1_i/risc_0/inst/top_inst/DMEM/mem_reg_768_1023_18_18/O0
    SLICE_X16Y48         MUXF8 (Prop_muxf8_I0_O)      0.098    20.032 r  design_1_i/risc_0/inst/top_inst/DMEM/mem_reg_768_1023_18_18/F8/O
                         net (fo=1, routed)           0.810    20.842    design_1_i/risc_0/inst/top_inst/DMEM/mem_reg_768_1023_18_18_n_0
    SLICE_X17Y47         LUT6 (Prop_lut6_I2_O)        0.319    21.161 r  design_1_i/risc_0/inst/top_inst/DMEM/register_File[31][18]_i_2/O
                         net (fo=1, routed)           0.703    21.864    design_1_i/risc_0/inst/top_inst/controller/wire_data_R[18]
    SLICE_X21Y49         LUT5 (Prop_lut5_I4_O)        0.124    21.988 r  design_1_i/risc_0/inst/top_inst/controller/register_File[31][18]_i_1/O
                         net (fo=11, routed)          1.731    23.719    design_1_i/risc_0/inst/top_inst/regFile/D[18]
    SLICE_X31Y46         FDRE                                         r  design_1_i/risc_0/inst/top_inst/regFile/register_File_reg[7][18]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/risc_0/inst/top_inst/pc/pc_reg_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/risc_0/inst/top_inst/regFile/register_File_reg[31][18]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        23.656ns  (logic 3.175ns (13.422%)  route 20.481ns (86.578%))
  Logic Levels:           13  (CARRY4=2 FDCE=1 LUT3=1 LUT5=2 LUT6=3 MUXF7=2 MUXF8=1 RAMS64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y46         FDCE                         0.000     0.000 r  design_1_i/risc_0/inst/top_inst/pc/pc_reg_reg[4]/C
    SLICE_X19Y46         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  design_1_i/risc_0/inst/top_inst/pc/pc_reg_reg[4]/Q
                         net (fo=82, routed)          2.070     2.526    design_1_i/risc_0/inst/top_inst/pc/Q[4]
    SLICE_X27Y52         LUT5 (Prop_lut5_I0_O)        0.124     2.650 r  design_1_i/risc_0/inst/top_inst/pc/instruction[15]_INST_0/O
                         net (fo=163, routed)         4.575     7.226    design_1_i/risc_0/inst/top_inst/regFile/instruction[0]
    SLICE_X18Y40         LUT6 (Prop_lut6_I4_O)        0.124     7.350 r  design_1_i/risc_0/inst/top_inst/regFile/BrEq0_carry_i_87/O
                         net (fo=1, routed)           0.000     7.350    design_1_i/risc_0/inst/top_inst/regFile/BrEq0_carry_i_87_n_0
    SLICE_X18Y40         MUXF7 (Prop_muxf7_I1_O)      0.217     7.567 r  design_1_i/risc_0/inst/top_inst/regFile/BrEq0_carry_i_59/O
                         net (fo=2, routed)           1.341     8.908    design_1_i/risc_0/inst/top_inst/pc/ALU_result0_carry_i_4_0
    SLICE_X25Y42         LUT3 (Prop_lut3_I1_O)        0.299     9.207 r  design_1_i/risc_0/inst/top_inst/pc/ALU_result0_carry_i_15/O
                         net (fo=1, routed)           0.665     9.872    design_1_i/risc_0/inst/top_inst/pc/ALU_result0_carry_i_15_n_0
    SLICE_X25Y42         LUT6 (Prop_lut6_I2_O)        0.124     9.996 r  design_1_i/risc_0/inst/top_inst/pc/ALU_result0_carry_i_4/O
                         net (fo=2, routed)           0.934    10.930    design_1_i/risc_0/inst/top_inst/main_ALU/wire_A_mux_out_A[0]
    SLICE_X22Y45         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    11.456 r  design_1_i/risc_0/inst/top_inst/main_ALU/ALU_result0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.456    design_1_i/risc_0/inst/top_inst/main_ALU/ALU_result0_carry_n_0
    SLICE_X22Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.678 r  design_1_i/risc_0/inst/top_inst/main_ALU/ALU_result0_carry__0/O[0]
                         net (fo=515, routed)         7.714    19.392    design_1_i/risc_0/inst/top_inst/DMEM/mem_reg_768_1023_18_18/A4
    SLICE_X16Y48         RAMS64E (Prop_rams64e_ADR4_O)
                                                      0.295    19.687 r  design_1_i/risc_0/inst/top_inst/DMEM/mem_reg_768_1023_18_18/RAMS64E_C/O
                         net (fo=1, routed)           0.000    19.687    design_1_i/risc_0/inst/top_inst/DMEM/mem_reg_768_1023_18_18/OC
    SLICE_X16Y48         MUXF7 (Prop_muxf7_I1_O)      0.247    19.934 r  design_1_i/risc_0/inst/top_inst/DMEM/mem_reg_768_1023_18_18/F7.B/O
                         net (fo=1, routed)           0.000    19.934    design_1_i/risc_0/inst/top_inst/DMEM/mem_reg_768_1023_18_18/O0
    SLICE_X16Y48         MUXF8 (Prop_muxf8_I0_O)      0.098    20.032 r  design_1_i/risc_0/inst/top_inst/DMEM/mem_reg_768_1023_18_18/F8/O
                         net (fo=1, routed)           0.810    20.842    design_1_i/risc_0/inst/top_inst/DMEM/mem_reg_768_1023_18_18_n_0
    SLICE_X17Y47         LUT6 (Prop_lut6_I2_O)        0.319    21.161 r  design_1_i/risc_0/inst/top_inst/DMEM/register_File[31][18]_i_2/O
                         net (fo=1, routed)           0.703    21.864    design_1_i/risc_0/inst/top_inst/controller/wire_data_R[18]
    SLICE_X21Y49         LUT5 (Prop_lut5_I4_O)        0.124    21.988 r  design_1_i/risc_0/inst/top_inst/controller/register_File[31][18]_i_1/O
                         net (fo=11, routed)          1.668    23.656    design_1_i/risc_0/inst/top_inst/regFile/D[18]
    SLICE_X29Y43         FDRE                                         r  design_1_i/risc_0/inst/top_inst/regFile/register_File_reg[31][18]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/risc_0/inst/top_inst/pc/pc_reg_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/risc_0/inst/top_inst/regFile/register_File_reg[31][21]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        23.633ns  (logic 3.589ns (15.185%)  route 20.044ns (84.815%))
  Logic Levels:           13  (CARRY4=2 FDCE=1 LUT3=1 LUT5=2 LUT6=3 MUXF7=2 MUXF8=1 RAMS64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y46         FDCE                         0.000     0.000 r  design_1_i/risc_0/inst/top_inst/pc/pc_reg_reg[4]/C
    SLICE_X19Y46         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  design_1_i/risc_0/inst/top_inst/pc/pc_reg_reg[4]/Q
                         net (fo=82, routed)          2.070     2.526    design_1_i/risc_0/inst/top_inst/pc/Q[4]
    SLICE_X27Y52         LUT5 (Prop_lut5_I0_O)        0.124     2.650 r  design_1_i/risc_0/inst/top_inst/pc/instruction[15]_INST_0/O
                         net (fo=163, routed)         4.575     7.226    design_1_i/risc_0/inst/top_inst/regFile/instruction[0]
    SLICE_X18Y40         LUT6 (Prop_lut6_I4_O)        0.124     7.350 r  design_1_i/risc_0/inst/top_inst/regFile/BrEq0_carry_i_87/O
                         net (fo=1, routed)           0.000     7.350    design_1_i/risc_0/inst/top_inst/regFile/BrEq0_carry_i_87_n_0
    SLICE_X18Y40         MUXF7 (Prop_muxf7_I1_O)      0.217     7.567 r  design_1_i/risc_0/inst/top_inst/regFile/BrEq0_carry_i_59/O
                         net (fo=2, routed)           1.341     8.908    design_1_i/risc_0/inst/top_inst/pc/ALU_result0_carry_i_4_0
    SLICE_X25Y42         LUT3 (Prop_lut3_I1_O)        0.299     9.207 r  design_1_i/risc_0/inst/top_inst/pc/ALU_result0_carry_i_15/O
                         net (fo=1, routed)           0.665     9.872    design_1_i/risc_0/inst/top_inst/pc/ALU_result0_carry_i_15_n_0
    SLICE_X25Y42         LUT6 (Prop_lut6_I2_O)        0.124     9.996 r  design_1_i/risc_0/inst/top_inst/pc/ALU_result0_carry_i_4/O
                         net (fo=2, routed)           0.934    10.930    design_1_i/risc_0/inst/top_inst/main_ALU/wire_A_mux_out_A[0]
    SLICE_X22Y45         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    11.456 r  design_1_i/risc_0/inst/top_inst/main_ALU/ALU_result0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.456    design_1_i/risc_0/inst/top_inst/main_ALU/ALU_result0_carry_n_0
    SLICE_X22Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.678 r  design_1_i/risc_0/inst/top_inst/main_ALU/ALU_result0_carry__0/O[0]
                         net (fo=515, routed)         7.949    19.628    design_1_i/risc_0/inst/top_inst/DMEM/mem_reg_512_767_21_21/A4
    SLICE_X24Y48         RAMS64E (Prop_rams64e_ADR4_O)
                                                      0.752    20.379 r  design_1_i/risc_0/inst/top_inst/DMEM/mem_reg_512_767_21_21/RAMS64E_A/O
                         net (fo=1, routed)           0.000    20.379    design_1_i/risc_0/inst/top_inst/DMEM/mem_reg_512_767_21_21/OA
    SLICE_X24Y48         MUXF7 (Prop_muxf7_I1_O)      0.214    20.593 r  design_1_i/risc_0/inst/top_inst/DMEM/mem_reg_512_767_21_21/F7.A/O
                         net (fo=1, routed)           0.000    20.593    design_1_i/risc_0/inst/top_inst/DMEM/mem_reg_512_767_21_21/O1
    SLICE_X24Y48         MUXF8 (Prop_muxf8_I1_O)      0.088    20.681 r  design_1_i/risc_0/inst/top_inst/DMEM/mem_reg_512_767_21_21/F8/O
                         net (fo=1, routed)           0.443    21.125    design_1_i/risc_0/inst/top_inst/DMEM/mem_reg_512_767_21_21_n_0
    SLICE_X21Y48         LUT6 (Prop_lut6_I3_O)        0.319    21.444 r  design_1_i/risc_0/inst/top_inst/DMEM/register_File[31][21]_i_2/O
                         net (fo=1, routed)           0.726    22.169    design_1_i/risc_0/inst/top_inst/controller/wire_data_R[21]
    SLICE_X21Y50         LUT5 (Prop_lut5_I1_O)        0.124    22.293 r  design_1_i/risc_0/inst/top_inst/controller/register_File[31][21]_i_1/O
                         net (fo=11, routed)          1.340    23.633    design_1_i/risc_0/inst/top_inst/regFile/D[21]
    SLICE_X29Y47         FDRE                                         r  design_1_i/risc_0/inst/top_inst/regFile/register_File_reg[31][21]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/risc_0/inst/top_inst/pc/pc_reg_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/risc_0/inst/top_inst/regFile/register_File_reg[6][23]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        23.618ns  (logic 3.491ns (14.781%)  route 20.127ns (85.219%))
  Logic Levels:           13  (CARRY4=2 FDCE=1 LUT3=1 LUT5=2 LUT6=3 MUXF7=2 MUXF8=1 RAMS64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y46         FDCE                         0.000     0.000 r  design_1_i/risc_0/inst/top_inst/pc/pc_reg_reg[4]/C
    SLICE_X19Y46         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  design_1_i/risc_0/inst/top_inst/pc/pc_reg_reg[4]/Q
                         net (fo=82, routed)          2.070     2.526    design_1_i/risc_0/inst/top_inst/pc/Q[4]
    SLICE_X27Y52         LUT5 (Prop_lut5_I0_O)        0.124     2.650 r  design_1_i/risc_0/inst/top_inst/pc/instruction[15]_INST_0/O
                         net (fo=163, routed)         4.575     7.226    design_1_i/risc_0/inst/top_inst/regFile/instruction[0]
    SLICE_X18Y40         LUT6 (Prop_lut6_I4_O)        0.124     7.350 r  design_1_i/risc_0/inst/top_inst/regFile/BrEq0_carry_i_87/O
                         net (fo=1, routed)           0.000     7.350    design_1_i/risc_0/inst/top_inst/regFile/BrEq0_carry_i_87_n_0
    SLICE_X18Y40         MUXF7 (Prop_muxf7_I1_O)      0.217     7.567 r  design_1_i/risc_0/inst/top_inst/regFile/BrEq0_carry_i_59/O
                         net (fo=2, routed)           1.341     8.908    design_1_i/risc_0/inst/top_inst/pc/ALU_result0_carry_i_4_0
    SLICE_X25Y42         LUT3 (Prop_lut3_I1_O)        0.299     9.207 r  design_1_i/risc_0/inst/top_inst/pc/ALU_result0_carry_i_15/O
                         net (fo=1, routed)           0.665     9.872    design_1_i/risc_0/inst/top_inst/pc/ALU_result0_carry_i_15_n_0
    SLICE_X25Y42         LUT6 (Prop_lut6_I2_O)        0.124     9.996 r  design_1_i/risc_0/inst/top_inst/pc/ALU_result0_carry_i_4/O
                         net (fo=2, routed)           0.934    10.930    design_1_i/risc_0/inst/top_inst/main_ALU/wire_A_mux_out_A[0]
    SLICE_X22Y45         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    11.456 r  design_1_i/risc_0/inst/top_inst/main_ALU/ALU_result0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.456    design_1_i/risc_0/inst/top_inst/main_ALU/ALU_result0_carry_n_0
    SLICE_X22Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.678 r  design_1_i/risc_0/inst/top_inst/main_ALU/ALU_result0_carry__0/O[0]
                         net (fo=515, routed)         8.243    19.921    design_1_i/risc_0/inst/top_inst/DMEM/mem_reg_0_255_23_23/A4
    SLICE_X24Y51         RAMS64E (Prop_rams64e_ADR4_O)
                                                      0.659    20.580 r  design_1_i/risc_0/inst/top_inst/DMEM/mem_reg_0_255_23_23/RAMS64E_B/O
                         net (fo=1, routed)           0.000    20.580    design_1_i/risc_0/inst/top_inst/DMEM/mem_reg_0_255_23_23/OB
    SLICE_X24Y51         MUXF7 (Prop_muxf7_I0_O)      0.209    20.789 r  design_1_i/risc_0/inst/top_inst/DMEM/mem_reg_0_255_23_23/F7.A/O
                         net (fo=1, routed)           0.000    20.789    design_1_i/risc_0/inst/top_inst/DMEM/mem_reg_0_255_23_23/O1
    SLICE_X24Y51         MUXF8 (Prop_muxf8_I1_O)      0.088    20.877 r  design_1_i/risc_0/inst/top_inst/DMEM/mem_reg_0_255_23_23/F8/O
                         net (fo=1, routed)           0.810    21.687    design_1_i/risc_0/inst/top_inst/DMEM/mem_reg_0_255_23_23_n_0
    SLICE_X25Y50         LUT6 (Prop_lut6_I5_O)        0.319    22.006 r  design_1_i/risc_0/inst/top_inst/DMEM/register_File[31][23]_i_2/O
                         net (fo=1, routed)           0.264    22.271    design_1_i/risc_0/inst/top_inst/controller/wire_data_R[23]
    SLICE_X25Y50         LUT5 (Prop_lut5_I1_O)        0.124    22.395 r  design_1_i/risc_0/inst/top_inst/controller/register_File[31][23]_i_1/O
                         net (fo=11, routed)          1.224    23.618    design_1_i/risc_0/inst/top_inst/regFile/D[23]
    SLICE_X27Y51         FDRE                                         r  design_1_i/risc_0/inst/top_inst/regFile/register_File_reg[6][23]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/risc_0/inst/top_inst/pc/pc_reg_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/risc_0/inst/top_inst/regFile/register_File_reg[0][21]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        23.617ns  (logic 3.589ns (15.195%)  route 20.028ns (84.805%))
  Logic Levels:           13  (CARRY4=2 FDCE=1 LUT3=1 LUT5=2 LUT6=3 MUXF7=2 MUXF8=1 RAMS64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y46         FDCE                         0.000     0.000 r  design_1_i/risc_0/inst/top_inst/pc/pc_reg_reg[4]/C
    SLICE_X19Y46         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  design_1_i/risc_0/inst/top_inst/pc/pc_reg_reg[4]/Q
                         net (fo=82, routed)          2.070     2.526    design_1_i/risc_0/inst/top_inst/pc/Q[4]
    SLICE_X27Y52         LUT5 (Prop_lut5_I0_O)        0.124     2.650 r  design_1_i/risc_0/inst/top_inst/pc/instruction[15]_INST_0/O
                         net (fo=163, routed)         4.575     7.226    design_1_i/risc_0/inst/top_inst/regFile/instruction[0]
    SLICE_X18Y40         LUT6 (Prop_lut6_I4_O)        0.124     7.350 r  design_1_i/risc_0/inst/top_inst/regFile/BrEq0_carry_i_87/O
                         net (fo=1, routed)           0.000     7.350    design_1_i/risc_0/inst/top_inst/regFile/BrEq0_carry_i_87_n_0
    SLICE_X18Y40         MUXF7 (Prop_muxf7_I1_O)      0.217     7.567 r  design_1_i/risc_0/inst/top_inst/regFile/BrEq0_carry_i_59/O
                         net (fo=2, routed)           1.341     8.908    design_1_i/risc_0/inst/top_inst/pc/ALU_result0_carry_i_4_0
    SLICE_X25Y42         LUT3 (Prop_lut3_I1_O)        0.299     9.207 r  design_1_i/risc_0/inst/top_inst/pc/ALU_result0_carry_i_15/O
                         net (fo=1, routed)           0.665     9.872    design_1_i/risc_0/inst/top_inst/pc/ALU_result0_carry_i_15_n_0
    SLICE_X25Y42         LUT6 (Prop_lut6_I2_O)        0.124     9.996 r  design_1_i/risc_0/inst/top_inst/pc/ALU_result0_carry_i_4/O
                         net (fo=2, routed)           0.934    10.930    design_1_i/risc_0/inst/top_inst/main_ALU/wire_A_mux_out_A[0]
    SLICE_X22Y45         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    11.456 r  design_1_i/risc_0/inst/top_inst/main_ALU/ALU_result0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.456    design_1_i/risc_0/inst/top_inst/main_ALU/ALU_result0_carry_n_0
    SLICE_X22Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.678 r  design_1_i/risc_0/inst/top_inst/main_ALU/ALU_result0_carry__0/O[0]
                         net (fo=515, routed)         7.949    19.628    design_1_i/risc_0/inst/top_inst/DMEM/mem_reg_512_767_21_21/A4
    SLICE_X24Y48         RAMS64E (Prop_rams64e_ADR4_O)
                                                      0.752    20.379 r  design_1_i/risc_0/inst/top_inst/DMEM/mem_reg_512_767_21_21/RAMS64E_A/O
                         net (fo=1, routed)           0.000    20.379    design_1_i/risc_0/inst/top_inst/DMEM/mem_reg_512_767_21_21/OA
    SLICE_X24Y48         MUXF7 (Prop_muxf7_I1_O)      0.214    20.593 r  design_1_i/risc_0/inst/top_inst/DMEM/mem_reg_512_767_21_21/F7.A/O
                         net (fo=1, routed)           0.000    20.593    design_1_i/risc_0/inst/top_inst/DMEM/mem_reg_512_767_21_21/O1
    SLICE_X24Y48         MUXF8 (Prop_muxf8_I1_O)      0.088    20.681 r  design_1_i/risc_0/inst/top_inst/DMEM/mem_reg_512_767_21_21/F8/O
                         net (fo=1, routed)           0.443    21.125    design_1_i/risc_0/inst/top_inst/DMEM/mem_reg_512_767_21_21_n_0
    SLICE_X21Y48         LUT6 (Prop_lut6_I3_O)        0.319    21.444 r  design_1_i/risc_0/inst/top_inst/DMEM/register_File[31][21]_i_2/O
                         net (fo=1, routed)           0.726    22.169    design_1_i/risc_0/inst/top_inst/controller/wire_data_R[21]
    SLICE_X21Y50         LUT5 (Prop_lut5_I1_O)        0.124    22.293 r  design_1_i/risc_0/inst/top_inst/controller/register_File[31][21]_i_1/O
                         net (fo=11, routed)          1.323    23.617    design_1_i/risc_0/inst/top_inst/regFile/D[21]
    SLICE_X30Y47         FDRE                                         r  design_1_i/risc_0/inst/top_inst/regFile/register_File_reg[0][21]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/risc_0/inst/top_inst/pc/pc_reg_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/risc_0/inst/top_inst/regFile/register_File_reg[2][23]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        23.535ns  (logic 3.491ns (14.833%)  route 20.044ns (85.167%))
  Logic Levels:           13  (CARRY4=2 FDCE=1 LUT3=1 LUT5=2 LUT6=3 MUXF7=2 MUXF8=1 RAMS64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y46         FDCE                         0.000     0.000 r  design_1_i/risc_0/inst/top_inst/pc/pc_reg_reg[4]/C
    SLICE_X19Y46         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  design_1_i/risc_0/inst/top_inst/pc/pc_reg_reg[4]/Q
                         net (fo=82, routed)          2.070     2.526    design_1_i/risc_0/inst/top_inst/pc/Q[4]
    SLICE_X27Y52         LUT5 (Prop_lut5_I0_O)        0.124     2.650 r  design_1_i/risc_0/inst/top_inst/pc/instruction[15]_INST_0/O
                         net (fo=163, routed)         4.575     7.226    design_1_i/risc_0/inst/top_inst/regFile/instruction[0]
    SLICE_X18Y40         LUT6 (Prop_lut6_I4_O)        0.124     7.350 r  design_1_i/risc_0/inst/top_inst/regFile/BrEq0_carry_i_87/O
                         net (fo=1, routed)           0.000     7.350    design_1_i/risc_0/inst/top_inst/regFile/BrEq0_carry_i_87_n_0
    SLICE_X18Y40         MUXF7 (Prop_muxf7_I1_O)      0.217     7.567 r  design_1_i/risc_0/inst/top_inst/regFile/BrEq0_carry_i_59/O
                         net (fo=2, routed)           1.341     8.908    design_1_i/risc_0/inst/top_inst/pc/ALU_result0_carry_i_4_0
    SLICE_X25Y42         LUT3 (Prop_lut3_I1_O)        0.299     9.207 r  design_1_i/risc_0/inst/top_inst/pc/ALU_result0_carry_i_15/O
                         net (fo=1, routed)           0.665     9.872    design_1_i/risc_0/inst/top_inst/pc/ALU_result0_carry_i_15_n_0
    SLICE_X25Y42         LUT6 (Prop_lut6_I2_O)        0.124     9.996 r  design_1_i/risc_0/inst/top_inst/pc/ALU_result0_carry_i_4/O
                         net (fo=2, routed)           0.934    10.930    design_1_i/risc_0/inst/top_inst/main_ALU/wire_A_mux_out_A[0]
    SLICE_X22Y45         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    11.456 r  design_1_i/risc_0/inst/top_inst/main_ALU/ALU_result0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.456    design_1_i/risc_0/inst/top_inst/main_ALU/ALU_result0_carry_n_0
    SLICE_X22Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.678 r  design_1_i/risc_0/inst/top_inst/main_ALU/ALU_result0_carry__0/O[0]
                         net (fo=515, routed)         8.243    19.921    design_1_i/risc_0/inst/top_inst/DMEM/mem_reg_0_255_23_23/A4
    SLICE_X24Y51         RAMS64E (Prop_rams64e_ADR4_O)
                                                      0.659    20.580 r  design_1_i/risc_0/inst/top_inst/DMEM/mem_reg_0_255_23_23/RAMS64E_B/O
                         net (fo=1, routed)           0.000    20.580    design_1_i/risc_0/inst/top_inst/DMEM/mem_reg_0_255_23_23/OB
    SLICE_X24Y51         MUXF7 (Prop_muxf7_I0_O)      0.209    20.789 r  design_1_i/risc_0/inst/top_inst/DMEM/mem_reg_0_255_23_23/F7.A/O
                         net (fo=1, routed)           0.000    20.789    design_1_i/risc_0/inst/top_inst/DMEM/mem_reg_0_255_23_23/O1
    SLICE_X24Y51         MUXF8 (Prop_muxf8_I1_O)      0.088    20.877 r  design_1_i/risc_0/inst/top_inst/DMEM/mem_reg_0_255_23_23/F8/O
                         net (fo=1, routed)           0.810    21.687    design_1_i/risc_0/inst/top_inst/DMEM/mem_reg_0_255_23_23_n_0
    SLICE_X25Y50         LUT6 (Prop_lut6_I5_O)        0.319    22.006 r  design_1_i/risc_0/inst/top_inst/DMEM/register_File[31][23]_i_2/O
                         net (fo=1, routed)           0.264    22.271    design_1_i/risc_0/inst/top_inst/controller/wire_data_R[23]
    SLICE_X25Y50         LUT5 (Prop_lut5_I1_O)        0.124    22.395 r  design_1_i/risc_0/inst/top_inst/controller/register_File[31][23]_i_1/O
                         net (fo=11, routed)          1.140    23.535    design_1_i/risc_0/inst/top_inst/regFile/D[23]
    SLICE_X28Y50         FDRE                                         r  design_1_i/risc_0/inst/top_inst/regFile/register_File_reg[2][23]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/risc_0/inst/top_inst/pc/pc_reg_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/risc_0/inst/top_inst/regFile/register_File_reg[6][18]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        23.530ns  (logic 3.175ns (13.493%)  route 20.355ns (86.507%))
  Logic Levels:           13  (CARRY4=2 FDCE=1 LUT3=1 LUT5=2 LUT6=3 MUXF7=2 MUXF8=1 RAMS64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y46         FDCE                         0.000     0.000 r  design_1_i/risc_0/inst/top_inst/pc/pc_reg_reg[4]/C
    SLICE_X19Y46         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  design_1_i/risc_0/inst/top_inst/pc/pc_reg_reg[4]/Q
                         net (fo=82, routed)          2.070     2.526    design_1_i/risc_0/inst/top_inst/pc/Q[4]
    SLICE_X27Y52         LUT5 (Prop_lut5_I0_O)        0.124     2.650 r  design_1_i/risc_0/inst/top_inst/pc/instruction[15]_INST_0/O
                         net (fo=163, routed)         4.575     7.226    design_1_i/risc_0/inst/top_inst/regFile/instruction[0]
    SLICE_X18Y40         LUT6 (Prop_lut6_I4_O)        0.124     7.350 r  design_1_i/risc_0/inst/top_inst/regFile/BrEq0_carry_i_87/O
                         net (fo=1, routed)           0.000     7.350    design_1_i/risc_0/inst/top_inst/regFile/BrEq0_carry_i_87_n_0
    SLICE_X18Y40         MUXF7 (Prop_muxf7_I1_O)      0.217     7.567 r  design_1_i/risc_0/inst/top_inst/regFile/BrEq0_carry_i_59/O
                         net (fo=2, routed)           1.341     8.908    design_1_i/risc_0/inst/top_inst/pc/ALU_result0_carry_i_4_0
    SLICE_X25Y42         LUT3 (Prop_lut3_I1_O)        0.299     9.207 r  design_1_i/risc_0/inst/top_inst/pc/ALU_result0_carry_i_15/O
                         net (fo=1, routed)           0.665     9.872    design_1_i/risc_0/inst/top_inst/pc/ALU_result0_carry_i_15_n_0
    SLICE_X25Y42         LUT6 (Prop_lut6_I2_O)        0.124     9.996 r  design_1_i/risc_0/inst/top_inst/pc/ALU_result0_carry_i_4/O
                         net (fo=2, routed)           0.934    10.930    design_1_i/risc_0/inst/top_inst/main_ALU/wire_A_mux_out_A[0]
    SLICE_X22Y45         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    11.456 r  design_1_i/risc_0/inst/top_inst/main_ALU/ALU_result0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.456    design_1_i/risc_0/inst/top_inst/main_ALU/ALU_result0_carry_n_0
    SLICE_X22Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.678 r  design_1_i/risc_0/inst/top_inst/main_ALU/ALU_result0_carry__0/O[0]
                         net (fo=515, routed)         7.714    19.392    design_1_i/risc_0/inst/top_inst/DMEM/mem_reg_768_1023_18_18/A4
    SLICE_X16Y48         RAMS64E (Prop_rams64e_ADR4_O)
                                                      0.295    19.687 r  design_1_i/risc_0/inst/top_inst/DMEM/mem_reg_768_1023_18_18/RAMS64E_C/O
                         net (fo=1, routed)           0.000    19.687    design_1_i/risc_0/inst/top_inst/DMEM/mem_reg_768_1023_18_18/OC
    SLICE_X16Y48         MUXF7 (Prop_muxf7_I1_O)      0.247    19.934 r  design_1_i/risc_0/inst/top_inst/DMEM/mem_reg_768_1023_18_18/F7.B/O
                         net (fo=1, routed)           0.000    19.934    design_1_i/risc_0/inst/top_inst/DMEM/mem_reg_768_1023_18_18/O0
    SLICE_X16Y48         MUXF8 (Prop_muxf8_I0_O)      0.098    20.032 r  design_1_i/risc_0/inst/top_inst/DMEM/mem_reg_768_1023_18_18/F8/O
                         net (fo=1, routed)           0.810    20.842    design_1_i/risc_0/inst/top_inst/DMEM/mem_reg_768_1023_18_18_n_0
    SLICE_X17Y47         LUT6 (Prop_lut6_I2_O)        0.319    21.161 r  design_1_i/risc_0/inst/top_inst/DMEM/register_File[31][18]_i_2/O
                         net (fo=1, routed)           0.703    21.864    design_1_i/risc_0/inst/top_inst/controller/wire_data_R[18]
    SLICE_X21Y49         LUT5 (Prop_lut5_I4_O)        0.124    21.988 r  design_1_i/risc_0/inst/top_inst/controller/register_File[31][18]_i_1/O
                         net (fo=11, routed)          1.542    23.530    design_1_i/risc_0/inst/top_inst/regFile/D[18]
    SLICE_X30Y46         FDRE                                         r  design_1_i/risc_0/inst/top_inst/regFile/register_File_reg[6][18]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/risc_0/inst/top_inst/pc/pc_reg_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/risc_0/inst/top_inst/pc/pc_reg_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.422ns  (logic 0.186ns (44.043%)  route 0.236ns (55.957%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y53         FDCE                         0.000     0.000 r  design_1_i/risc_0/inst/top_inst/pc/pc_reg_reg[0]/C
    SLICE_X19Y53         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  design_1_i/risc_0/inst/top_inst/pc/pc_reg_reg[0]/Q
                         net (fo=39, routed)          0.236     0.377    design_1_i/risc_0/inst/top_inst/main_ALU/Q[0]
    SLICE_X19Y53         LUT3 (Prop_lut3_I2_O)        0.045     0.422 r  design_1_i/risc_0/inst/top_inst/main_ALU/pc_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     0.422    design_1_i/risc_0/inst/top_inst/pc/D[0]
    SLICE_X19Y53         FDCE                                         r  design_1_i/risc_0/inst/top_inst/pc/pc_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/risc_0/inst/top_inst/regFile/register_File_reg[5][7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/risc_0/inst/top_inst/DMEM/mem_reg_0_255_7_7/RAMS64E_A/I
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.454ns  (logic 0.260ns (57.302%)  route 0.194ns (42.698%))
  Logic Levels:           3  (FDRE=1 LUT6=1 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y42         FDRE                         0.000     0.000 r  design_1_i/risc_0/inst/top_inst/regFile/register_File_reg[5][7]/C
    SLICE_X18Y42         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  design_1_i/risc_0/inst/top_inst/regFile/register_File_reg[5][7]/Q
                         net (fo=2, routed)           0.062     0.203    design_1_i/risc_0/inst/top_inst/regFile/register_File_reg[5]_5[7]
    SLICE_X19Y42         LUT6 (Prop_lut6_I3_O)        0.045     0.248 r  design_1_i/risc_0/inst/top_inst/regFile/mem_reg_0_255_7_7_i_3/O
                         net (fo=1, routed)           0.000     0.248    design_1_i/risc_0/inst/top_inst/regFile/mem_reg_0_255_7_7_i_3_n_0
    SLICE_X19Y42         MUXF7 (Prop_muxf7_I1_O)      0.074     0.322 r  design_1_i/risc_0/inst/top_inst/regFile/mem_reg_0_255_7_7_i_1/O
                         net (fo=18, routed)          0.132     0.454    design_1_i/risc_0/inst/top_inst/DMEM/mem_reg_0_255_7_7/D
    SLICE_X16Y41         RAMS64E                                      r  design_1_i/risc_0/inst/top_inst/DMEM/mem_reg_0_255_7_7/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/risc_0/inst/top_inst/regFile/register_File_reg[5][7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/risc_0/inst/top_inst/DMEM/mem_reg_0_255_7_7/RAMS64E_B/I
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.454ns  (logic 0.260ns (57.302%)  route 0.194ns (42.698%))
  Logic Levels:           3  (FDRE=1 LUT6=1 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y42         FDRE                         0.000     0.000 r  design_1_i/risc_0/inst/top_inst/regFile/register_File_reg[5][7]/C
    SLICE_X18Y42         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  design_1_i/risc_0/inst/top_inst/regFile/register_File_reg[5][7]/Q
                         net (fo=2, routed)           0.062     0.203    design_1_i/risc_0/inst/top_inst/regFile/register_File_reg[5]_5[7]
    SLICE_X19Y42         LUT6 (Prop_lut6_I3_O)        0.045     0.248 r  design_1_i/risc_0/inst/top_inst/regFile/mem_reg_0_255_7_7_i_3/O
                         net (fo=1, routed)           0.000     0.248    design_1_i/risc_0/inst/top_inst/regFile/mem_reg_0_255_7_7_i_3_n_0
    SLICE_X19Y42         MUXF7 (Prop_muxf7_I1_O)      0.074     0.322 r  design_1_i/risc_0/inst/top_inst/regFile/mem_reg_0_255_7_7_i_1/O
                         net (fo=18, routed)          0.132     0.454    design_1_i/risc_0/inst/top_inst/DMEM/mem_reg_0_255_7_7/D
    SLICE_X16Y41         RAMS64E                                      r  design_1_i/risc_0/inst/top_inst/DMEM/mem_reg_0_255_7_7/RAMS64E_B/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/risc_0/inst/top_inst/regFile/register_File_reg[5][7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/risc_0/inst/top_inst/DMEM/mem_reg_0_255_7_7/RAMS64E_C/I
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.454ns  (logic 0.260ns (57.302%)  route 0.194ns (42.698%))
  Logic Levels:           3  (FDRE=1 LUT6=1 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y42         FDRE                         0.000     0.000 r  design_1_i/risc_0/inst/top_inst/regFile/register_File_reg[5][7]/C
    SLICE_X18Y42         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  design_1_i/risc_0/inst/top_inst/regFile/register_File_reg[5][7]/Q
                         net (fo=2, routed)           0.062     0.203    design_1_i/risc_0/inst/top_inst/regFile/register_File_reg[5]_5[7]
    SLICE_X19Y42         LUT6 (Prop_lut6_I3_O)        0.045     0.248 r  design_1_i/risc_0/inst/top_inst/regFile/mem_reg_0_255_7_7_i_3/O
                         net (fo=1, routed)           0.000     0.248    design_1_i/risc_0/inst/top_inst/regFile/mem_reg_0_255_7_7_i_3_n_0
    SLICE_X19Y42         MUXF7 (Prop_muxf7_I1_O)      0.074     0.322 r  design_1_i/risc_0/inst/top_inst/regFile/mem_reg_0_255_7_7_i_1/O
                         net (fo=18, routed)          0.132     0.454    design_1_i/risc_0/inst/top_inst/DMEM/mem_reg_0_255_7_7/D
    SLICE_X16Y41         RAMS64E                                      r  design_1_i/risc_0/inst/top_inst/DMEM/mem_reg_0_255_7_7/RAMS64E_C/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/risc_0/inst/top_inst/regFile/register_File_reg[5][7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/risc_0/inst/top_inst/DMEM/mem_reg_0_255_7_7/RAMS64E_D/I
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.454ns  (logic 0.260ns (57.302%)  route 0.194ns (42.698%))
  Logic Levels:           3  (FDRE=1 LUT6=1 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y42         FDRE                         0.000     0.000 r  design_1_i/risc_0/inst/top_inst/regFile/register_File_reg[5][7]/C
    SLICE_X18Y42         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  design_1_i/risc_0/inst/top_inst/regFile/register_File_reg[5][7]/Q
                         net (fo=2, routed)           0.062     0.203    design_1_i/risc_0/inst/top_inst/regFile/register_File_reg[5]_5[7]
    SLICE_X19Y42         LUT6 (Prop_lut6_I3_O)        0.045     0.248 r  design_1_i/risc_0/inst/top_inst/regFile/mem_reg_0_255_7_7_i_3/O
                         net (fo=1, routed)           0.000     0.248    design_1_i/risc_0/inst/top_inst/regFile/mem_reg_0_255_7_7_i_3_n_0
    SLICE_X19Y42         MUXF7 (Prop_muxf7_I1_O)      0.074     0.322 r  design_1_i/risc_0/inst/top_inst/regFile/mem_reg_0_255_7_7_i_1/O
                         net (fo=18, routed)          0.132     0.454    design_1_i/risc_0/inst/top_inst/DMEM/mem_reg_0_255_7_7/D
    SLICE_X16Y41         RAMS64E                                      r  design_1_i/risc_0/inst/top_inst/DMEM/mem_reg_0_255_7_7/RAMS64E_D/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/risc_0/inst/top_inst/pc/pc_reg_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/risc_0/inst/top_inst/controller/MemRW_reg_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.459ns  (logic 0.189ns (41.155%)  route 0.270ns (58.845%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y46         FDCE                         0.000     0.000 r  design_1_i/risc_0/inst/top_inst/pc/pc_reg_reg[4]/C
    SLICE_X19Y46         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  design_1_i/risc_0/inst/top_inst/pc/pc_reg_reg[4]/Q
                         net (fo=82, routed)          0.270     0.411    design_1_i/risc_0/inst/top_inst/pc/Q[4]
    SLICE_X14Y42         LUT5 (Prop_lut5_I2_O)        0.048     0.459 r  design_1_i/risc_0/inst/top_inst/pc/MemRW_reg_reg_i_1/O
                         net (fo=1, routed)           0.000     0.459    design_1_i/risc_0/inst/top_inst/controller/MemRW_reg
    SLICE_X14Y42         LDCE                                         r  design_1_i/risc_0/inst/top_inst/controller/MemRW_reg_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/risc_0/inst/top_inst/controller/PC_temp_reg/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/risc_0/inst/top_inst/pc/pc_reg_reg[18]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.477ns  (logic 0.265ns (55.529%)  route 0.212ns (44.471%))
  Logic Levels:           2  (LDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y50         LDCE                         0.000     0.000 r  design_1_i/risc_0/inst/top_inst/controller/PC_temp_reg/G
    SLICE_X23Y50         LDCE (EnToQ_ldce_G_Q)        0.220     0.220 r  design_1_i/risc_0/inst/top_inst/controller/PC_temp_reg/Q
                         net (fo=32, routed)          0.212     0.432    design_1_i/risc_0/inst/top_inst/main_ALU/wire_PCSel
    SLICE_X21Y49         LUT3 (Prop_lut3_I1_O)        0.045     0.477 r  design_1_i/risc_0/inst/top_inst/main_ALU/pc_reg[18]_i_1/O
                         net (fo=1, routed)           0.000     0.477    design_1_i/risc_0/inst/top_inst/pc/D[18]
    SLICE_X21Y49         FDCE                                         r  design_1_i/risc_0/inst/top_inst/pc/pc_reg_reg[18]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/risc_0/inst/top_inst/controller/WBSel_reg_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/risc_0/inst/top_inst/regFile/register_File_reg[3][7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.490ns  (logic 0.203ns (41.466%)  route 0.287ns (58.534%))
  Logic Levels:           2  (LDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y43         LDCE                         0.000     0.000 r  design_1_i/risc_0/inst/top_inst/controller/WBSel_reg_reg[1]/G
    SLICE_X18Y43         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  design_1_i/risc_0/inst/top_inst/controller/WBSel_reg_reg[1]/Q
                         net (fo=32, routed)          0.220     0.378    design_1_i/risc_0/inst/top_inst/controller/wire_WBsel[1]
    SLICE_X18Y43         LUT5 (Prop_lut5_I3_O)        0.045     0.423 r  design_1_i/risc_0/inst/top_inst/controller/register_File[31][7]_i_1/O
                         net (fo=11, routed)          0.066     0.490    design_1_i/risc_0/inst/top_inst/regFile/D[7]
    SLICE_X19Y43         FDRE                                         r  design_1_i/risc_0/inst/top_inst/regFile/register_File_reg[3][7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/risc_0/inst/top_inst/regFile/register_File_reg[2][20]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/risc_0/inst/top_inst/DMEM/mem_reg_256_511_20_20/RAMS64E_A/I
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.516ns  (logic 0.257ns (49.783%)  route 0.259ns (50.217%))
  Logic Levels:           3  (FDRE=1 LUT6=1 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y51         FDRE                         0.000     0.000 r  design_1_i/risc_0/inst/top_inst/regFile/register_File_reg[2][20]/C
    SLICE_X21Y51         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  design_1_i/risc_0/inst/top_inst/regFile/register_File_reg[2][20]/Q
                         net (fo=2, routed)           0.125     0.266    design_1_i/risc_0/inst/top_inst/regFile/register_File_reg[2]_8[20]
    SLICE_X19Y51         LUT6 (Prop_lut6_I1_O)        0.045     0.311 r  design_1_i/risc_0/inst/top_inst/regFile/mem_reg_0_255_20_20_i_2/O
                         net (fo=1, routed)           0.000     0.311    design_1_i/risc_0/inst/top_inst/regFile/mem_reg_0_255_20_20_i_2_n_0
    SLICE_X19Y51         MUXF7 (Prop_muxf7_I0_O)      0.071     0.382 r  design_1_i/risc_0/inst/top_inst/regFile/mem_reg_0_255_20_20_i_1/O
                         net (fo=18, routed)          0.134     0.516    design_1_i/risc_0/inst/top_inst/DMEM/mem_reg_256_511_20_20/D
    SLICE_X16Y50         RAMS64E                                      r  design_1_i/risc_0/inst/top_inst/DMEM/mem_reg_256_511_20_20/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/risc_0/inst/top_inst/regFile/register_File_reg[2][20]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/risc_0/inst/top_inst/DMEM/mem_reg_256_511_20_20/RAMS64E_B/I
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.516ns  (logic 0.257ns (49.783%)  route 0.259ns (50.217%))
  Logic Levels:           3  (FDRE=1 LUT6=1 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y51         FDRE                         0.000     0.000 r  design_1_i/risc_0/inst/top_inst/regFile/register_File_reg[2][20]/C
    SLICE_X21Y51         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  design_1_i/risc_0/inst/top_inst/regFile/register_File_reg[2][20]/Q
                         net (fo=2, routed)           0.125     0.266    design_1_i/risc_0/inst/top_inst/regFile/register_File_reg[2]_8[20]
    SLICE_X19Y51         LUT6 (Prop_lut6_I1_O)        0.045     0.311 r  design_1_i/risc_0/inst/top_inst/regFile/mem_reg_0_255_20_20_i_2/O
                         net (fo=1, routed)           0.000     0.311    design_1_i/risc_0/inst/top_inst/regFile/mem_reg_0_255_20_20_i_2_n_0
    SLICE_X19Y51         MUXF7 (Prop_muxf7_I0_O)      0.071     0.382 r  design_1_i/risc_0/inst/top_inst/regFile/mem_reg_0_255_20_20_i_1/O
                         net (fo=18, routed)          0.134     0.516    design_1_i/risc_0/inst/top_inst/DMEM/mem_reg_256_511_20_20/D
    SLICE_X16Y50         RAMS64E                                      r  design_1_i/risc_0/inst/top_inst/DMEM/mem_reg_256_511_20_20/RAMS64E_B/I
  -------------------------------------------------------------------    -------------------





