# Day 18 â€“ SR Latch Using NOR and NAND Gates (Gate-Level Modeling)

ğŸ› ï¸ **Tools:** Xilinx Vivado  
ğŸ“˜ **Modeling Style:** Gate-Level Modeling  
ğŸ“ **Folder:** Day-18_SR_Latch 
ğŸ“… **50-Day Verilog HDL Challenge**

---

## ğŸ§  Overview

In this dayâ€™s challenge, I implemented the **SR (Set-Reset) Latch** using both:

- **NOR gates** (Active-High Inputs)
- **NAND gates** (Active-Low Inputs)

The SR Latch is a basic memory element that stores 1-bit data. It is the building block for sequential circuits like flip-flops and registers.

---

## âœ… SR Latch Using NOR Gates

- **Active-High Inputs**
- **Q = ~(R + Qn)**  
- **Qn = ~(S + Q)**

| S | R | Q | Qn | Description |
|---|---|---|----|-------------|
| 0 | 0 | Q | Qn | Hold        |
| 1 | 0 | 1 | 0  | Set         |
| 0 | 1 | 0 | 1  | Reset       |
| 1 | 1 | X | X  | Invalid     |

---

## âœ… SR Latch Using NAND Gates

- **Active-Low Inputs**
- **Q = ~(S Â· Qn)**  
- **Qn = ~(R Â· Q)**

| S | R | Q | Qn | Description |
|---|---|---|----|-------------|
| 1 | 1 | Q | Qn | Hold        |
| 0 | 1 | 1 | 0  | Set         |
| 1 | 0 | 0 | 1  | Reset       |
| 0 | 0 | X | X  | Invalid     |

---

## ğŸ” Simulation Details

- Simulated in **Vivado**
- Monitored waveforms using testbenches
- Verified Set, Reset, Hold, and Invalid conditions

---

> ğŸ”— [GitHub Repo](https://github.com/dedeep-vlsi-fe-engg/verilog-50day-challenge.git)