Samuel Luckenbill , Ju-Yueh Lee , Yu Hu , Rupak Majumdar , Lei He, RALF: reliability analysis for logic faults: an exact algorithm and its applications, Proceedings of the Conference on Design, Automation and Test in Europe, March 08-12, 2010, Dresden, Germany
Min Li , Michael S. Hsiao, RAG: an efficient reliability analysis of logic circuits on graphics processing units, Proceedings of the Conference on Design, Automation and Test in Europe, March 12-16, 2012, Dresden, Germany
Jinghang Liang , Jie Han , Linbin Chen , Fabrizio Lombardi, Design and reliability analysis of multiple valued logic gates using carbon nanotube FETs, Proceedings of the 2012 IEEE/ACM International Symposium on Nanoscale Architectures, July 04-06, 2012, Amsterdam, The Netherlands
Catherine Dezan , Sara Zermani, Stochastic reliability evaluation of sea-of-tiles based on double gate controllable-polarity FETs, Proceedings of the 2014 IEEE/ACM International Symposium on Nanoscale Architectures, July 08-10, 2014, Paris, France
Timothy J. Dysart , Peter M. Kogge, Organizing wires for reliability in magnetic QCA, ACM Journal on Emerging Technologies in Computing Systems (JETC), v.5 n.4, p.1-10, November 2009
Ran Xiao , Chunhong Chen, Gate-Level circuit reliability analysis: a survey, VLSI Design, 2014, p.4-4, January 2014
Timothy J. Dysart , Peter M. Kogge, Analyzing the inherent reliability of moderately sized magnetic and electrostatic QCA circuits via probabilistic transfer matrices, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.17 n.4, p.507-516, April 2009
Natasa Miskov-Zivanov , Diana Marculescu, Multiple transient faults in combinational and sequential circuits: a systematic approach, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.29 n.10, p.1614-1627, October 2010
Chunhong Chen , Ran Xiao, A fast model for analysis and improvement of gate-level circuit reliability, Integration, the VLSI Journal, v.50 n.C, p.107-115, June 2015
Zheng Wang , Kapil Singh , Chao Chen , Anupam Chattopadhyay, Accurate and efficient reliability estimation techniques during ADL-driven embedded processor design, Proceedings of the Conference on Design, Automation and Test in Europe, March 18-22, 2013, Grenoble, France
Lakshmi N. B. Chakrapani , Krishna V. Palem, A probabilistic Boolean logic for energy efficient circuit and system design, Proceedings of the 2010 Asia and South Pacific Design Automation Conference, January 18-21, 2010, Taipei, Taiwan
Rajeev R. Rao , Vivek Joshi , David Blaauw , Dennis Sylvester, Circuit optimization techniques to mitigate the effects of soft errors in combinational logic, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.15 n.1, p.1-27, December 2009
Souheib Baarir , Cécile Braunstein , Emmanuelle Encrenaz , Jean-Michel Ilié , Isabelle Mounier , Denis Poitrenaud , Sana Younes, Feasibility analysis for robustness quantification by symbolic model checking, Formal Methods in System Design, v.39 n.2, p.165-184, October   2011
Arman Roohi , Ronald F. DeMara , Navid Khoshavi, Design and evaluation of an ultra-area-efficient fault-tolerant QCA full adder, Microelectronics Journal, v.46 n.6, p.531-542, June 2015
