<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › sh › kernel › cpu › sh4a › perf_event.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../../index.html"></a><h1>perf_event.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * Performance events support for SH-4A performance counters</span>
<span class="cm"> *</span>
<span class="cm"> *  Copyright (C) 2009, 2010  Paul Mundt</span>
<span class="cm"> *</span>
<span class="cm"> * This file is subject to the terms and conditions of the GNU General Public</span>
<span class="cm"> * License.  See the file &quot;COPYING&quot; in the main directory of this archive</span>
<span class="cm"> * for more details.</span>
<span class="cm"> */</span>
<span class="cp">#include &lt;linux/kernel.h&gt;</span>
<span class="cp">#include &lt;linux/init.h&gt;</span>
<span class="cp">#include &lt;linux/io.h&gt;</span>
<span class="cp">#include &lt;linux/irq.h&gt;</span>
<span class="cp">#include &lt;linux/perf_event.h&gt;</span>
<span class="cp">#include &lt;asm/processor.h&gt;</span>

<span class="cp">#define PPC_CCBR(idx)	(0xff200800 + (sizeof(u32) * idx))</span>
<span class="cp">#define PPC_PMCTR(idx)	(0xfc100000 + (sizeof(u32) * idx))</span>

<span class="cp">#define CCBR_CIT_MASK	(0x7ff &lt;&lt; 6)</span>
<span class="cp">#define CCBR_DUC	(1 &lt;&lt; 3)</span>
<span class="cp">#define CCBR_CMDS	(1 &lt;&lt; 1)</span>
<span class="cp">#define CCBR_PPCE	(1 &lt;&lt; 0)</span>

<span class="cp">#ifdef CONFIG_CPU_SHX3</span>
<span class="cm">/*</span>
<span class="cm"> * The PMCAT location for SH-X3 CPUs was quietly moved, while the CCBR</span>
<span class="cm"> * and PMCTR locations remains tentatively constant. This change remains</span>
<span class="cm"> * wholly undocumented, and was simply found through trial and error.</span>
<span class="cm"> *</span>
<span class="cm"> * Early cuts of SH-X3 still appear to use the SH-X/SH-X2 locations, and</span>
<span class="cm"> * it&#39;s unclear when this ceased to be the case. For now we always use</span>
<span class="cm"> * the new location (if future parts keep up with this trend then</span>
<span class="cm"> * scanning for them at runtime also remains a viable option.)</span>
<span class="cm"> *</span>
<span class="cm"> * The gap in the register space also suggests that there are other</span>
<span class="cm"> * undocumented counters, so this will need to be revisited at a later</span>
<span class="cm"> * point in time.</span>
<span class="cm"> */</span>
<span class="cp">#define PPC_PMCAT	0xfc100240</span>
<span class="cp">#else</span>
<span class="cp">#define PPC_PMCAT	0xfc100080</span>
<span class="cp">#endif</span>

<span class="cp">#define PMCAT_OVF3	(1 &lt;&lt; 27)</span>
<span class="cp">#define PMCAT_CNN3	(1 &lt;&lt; 26)</span>
<span class="cp">#define PMCAT_CLR3	(1 &lt;&lt; 25)</span>
<span class="cp">#define PMCAT_OVF2	(1 &lt;&lt; 19)</span>
<span class="cp">#define PMCAT_CLR2	(1 &lt;&lt; 17)</span>
<span class="cp">#define PMCAT_OVF1	(1 &lt;&lt; 11)</span>
<span class="cp">#define PMCAT_CNN1	(1 &lt;&lt; 10)</span>
<span class="cp">#define PMCAT_CLR1	(1 &lt;&lt; 9)</span>
<span class="cp">#define PMCAT_OVF0	(1 &lt;&lt; 3)</span>
<span class="cp">#define PMCAT_CLR0	(1 &lt;&lt; 1)</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">sh_pmu</span> <span class="n">sh4a_pmu</span><span class="p">;</span>

<span class="cm">/*</span>
<span class="cm"> * Supported raw event codes:</span>
<span class="cm"> *</span>
<span class="cm"> *	Event Code	Description</span>
<span class="cm"> *	----------	-----------</span>
<span class="cm"> *</span>
<span class="cm"> *	0x0000		number of elapsed cycles</span>
<span class="cm"> *	0x0200		number of elapsed cycles in privileged mode</span>
<span class="cm"> *	0x0280		number of elapsed cycles while SR.BL is asserted</span>
<span class="cm"> *	0x0202		instruction execution</span>
<span class="cm"> *	0x0203		instruction execution in parallel</span>
<span class="cm"> *	0x0204		number of unconditional branches</span>
<span class="cm"> *	0x0208		number of exceptions</span>
<span class="cm"> *	0x0209		number of interrupts</span>
<span class="cm"> *	0x0220		UTLB miss caused by instruction fetch</span>
<span class="cm"> *	0x0222		UTLB miss caused by operand access</span>
<span class="cm"> *	0x02a0		number of ITLB misses</span>
<span class="cm"> *	0x0028		number of accesses to instruction memories</span>
<span class="cm"> *	0x0029		number of accesses to instruction cache</span>
<span class="cm"> *	0x002a		instruction cache miss</span>
<span class="cm"> *	0x022e		number of access to instruction X/Y memory</span>
<span class="cm"> *	0x0030		number of reads to operand memories</span>
<span class="cm"> *	0x0038		number of writes to operand memories</span>
<span class="cm"> *	0x0031		number of operand cache read accesses</span>
<span class="cm"> *	0x0039		number of operand cache write accesses</span>
<span class="cm"> *	0x0032		operand cache read miss</span>
<span class="cm"> *	0x003a		operand cache write miss</span>
<span class="cm"> *	0x0236		number of reads to operand X/Y memory</span>
<span class="cm"> *	0x023e		number of writes to operand X/Y memory</span>
<span class="cm"> *	0x0237		number of reads to operand U memory</span>
<span class="cm"> *	0x023f		number of writes to operand U memory</span>
<span class="cm"> *	0x0337		number of U memory read buffer misses</span>
<span class="cm"> *	0x02b4		number of wait cycles due to operand read access</span>
<span class="cm"> *	0x02bc		number of wait cycles due to operand write access</span>
<span class="cm"> *	0x0033		number of wait cycles due to operand cache read miss</span>
<span class="cm"> *	0x003b		number of wait cycles due to operand cache write miss</span>
<span class="cm"> */</span>

<span class="cm">/*</span>
<span class="cm"> * Special reserved bits used by hardware emulators, read values will</span>
<span class="cm"> * vary, but writes must always be 0.</span>
<span class="cm"> */</span>
<span class="cp">#define PMCAT_EMU_CLR_MASK	((1 &lt;&lt; 24) | (1 &lt;&lt; 16) | (1 &lt;&lt; 8) | (1 &lt;&lt; 0))</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">int</span> <span class="n">sh4a_general_events</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">[</span><span class="n">PERF_COUNT_HW_CPU_CYCLES</span><span class="p">]</span>		<span class="o">=</span> <span class="mh">0x0000</span><span class="p">,</span>
	<span class="p">[</span><span class="n">PERF_COUNT_HW_INSTRUCTIONS</span><span class="p">]</span>		<span class="o">=</span> <span class="mh">0x0202</span><span class="p">,</span>
	<span class="p">[</span><span class="n">PERF_COUNT_HW_CACHE_REFERENCES</span><span class="p">]</span>	<span class="o">=</span> <span class="mh">0x0029</span><span class="p">,</span>	<span class="cm">/* I-cache */</span>
	<span class="p">[</span><span class="n">PERF_COUNT_HW_CACHE_MISSES</span><span class="p">]</span>		<span class="o">=</span> <span class="mh">0x002a</span><span class="p">,</span>	<span class="cm">/* I-cache */</span>
	<span class="p">[</span><span class="n">PERF_COUNT_HW_BRANCH_INSTRUCTIONS</span><span class="p">]</span>	<span class="o">=</span> <span class="mh">0x0204</span><span class="p">,</span>
	<span class="p">[</span><span class="n">PERF_COUNT_HW_BRANCH_MISSES</span><span class="p">]</span>		<span class="o">=</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span>
	<span class="p">[</span><span class="n">PERF_COUNT_HW_BUS_CYCLES</span><span class="p">]</span>		<span class="o">=</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span>
<span class="p">};</span>

<span class="cp">#define C(x)	PERF_COUNT_HW_CACHE_##x</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">int</span> <span class="n">sh4a_cache_events</span>
			<span class="p">[</span><span class="n">PERF_COUNT_HW_CACHE_MAX</span><span class="p">]</span>
			<span class="p">[</span><span class="n">PERF_COUNT_HW_CACHE_OP_MAX</span><span class="p">]</span>
			<span class="p">[</span><span class="n">PERF_COUNT_HW_CACHE_RESULT_MAX</span><span class="p">]</span> <span class="o">=</span>
<span class="p">{</span>
	<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">L1D</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">OP_READ</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
			<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">RESULT_ACCESS</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="mh">0x0031</span><span class="p">,</span>
			<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">RESULT_MISS</span><span class="p">)</span>   <span class="p">]</span> <span class="o">=</span> <span class="mh">0x0032</span><span class="p">,</span>
		<span class="p">},</span>
		<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">OP_WRITE</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
			<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">RESULT_ACCESS</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="mh">0x0039</span><span class="p">,</span>
			<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">RESULT_MISS</span><span class="p">)</span>   <span class="p">]</span> <span class="o">=</span> <span class="mh">0x003a</span><span class="p">,</span>
		<span class="p">},</span>
		<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">OP_PREFETCH</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
			<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">RESULT_ACCESS</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
			<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">RESULT_MISS</span><span class="p">)</span>   <span class="p">]</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
		<span class="p">},</span>
	<span class="p">},</span>

	<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">L1I</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">OP_READ</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
			<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">RESULT_ACCESS</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="mh">0x0029</span><span class="p">,</span>
			<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">RESULT_MISS</span><span class="p">)</span>   <span class="p">]</span> <span class="o">=</span> <span class="mh">0x002a</span><span class="p">,</span>
		<span class="p">},</span>
		<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">OP_WRITE</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
			<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">RESULT_ACCESS</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span>
			<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">RESULT_MISS</span><span class="p">)</span>   <span class="p">]</span> <span class="o">=</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span>
		<span class="p">},</span>
		<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">OP_PREFETCH</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
			<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">RESULT_ACCESS</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
			<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">RESULT_MISS</span><span class="p">)</span>   <span class="p">]</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
		<span class="p">},</span>
	<span class="p">},</span>

	<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">LL</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">OP_READ</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
			<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">RESULT_ACCESS</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="mh">0x0030</span><span class="p">,</span>
			<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">RESULT_MISS</span><span class="p">)</span>   <span class="p">]</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
		<span class="p">},</span>
		<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">OP_WRITE</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
			<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">RESULT_ACCESS</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="mh">0x0038</span><span class="p">,</span>
			<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">RESULT_MISS</span><span class="p">)</span>   <span class="p">]</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
		<span class="p">},</span>
		<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">OP_PREFETCH</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
			<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">RESULT_ACCESS</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
			<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">RESULT_MISS</span><span class="p">)</span>   <span class="p">]</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
		<span class="p">},</span>
	<span class="p">},</span>

	<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">DTLB</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">OP_READ</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
			<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">RESULT_ACCESS</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="mh">0x0222</span><span class="p">,</span>
			<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">RESULT_MISS</span><span class="p">)</span>   <span class="p">]</span> <span class="o">=</span> <span class="mh">0x0220</span><span class="p">,</span>
		<span class="p">},</span>
		<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">OP_WRITE</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
			<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">RESULT_ACCESS</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
			<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">RESULT_MISS</span><span class="p">)</span>   <span class="p">]</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
		<span class="p">},</span>
		<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">OP_PREFETCH</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
			<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">RESULT_ACCESS</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
			<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">RESULT_MISS</span><span class="p">)</span>   <span class="p">]</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
		<span class="p">},</span>
	<span class="p">},</span>

	<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">ITLB</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">OP_READ</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
			<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">RESULT_ACCESS</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
			<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">RESULT_MISS</span><span class="p">)</span>   <span class="p">]</span> <span class="o">=</span> <span class="mh">0x02a0</span><span class="p">,</span>
		<span class="p">},</span>
		<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">OP_WRITE</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
			<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">RESULT_ACCESS</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span>
			<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">RESULT_MISS</span><span class="p">)</span>   <span class="p">]</span> <span class="o">=</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span>
		<span class="p">},</span>
		<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">OP_PREFETCH</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
			<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">RESULT_ACCESS</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span>
			<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">RESULT_MISS</span><span class="p">)</span>   <span class="p">]</span> <span class="o">=</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span>
		<span class="p">},</span>
	<span class="p">},</span>

	<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">BPU</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">OP_READ</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
			<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">RESULT_ACCESS</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span>
			<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">RESULT_MISS</span><span class="p">)</span>   <span class="p">]</span> <span class="o">=</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span>
		<span class="p">},</span>
		<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">OP_WRITE</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
			<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">RESULT_ACCESS</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span>
			<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">RESULT_MISS</span><span class="p">)</span>   <span class="p">]</span> <span class="o">=</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span>
		<span class="p">},</span>
		<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">OP_PREFETCH</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
			<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">RESULT_ACCESS</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span>
			<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">RESULT_MISS</span><span class="p">)</span>   <span class="p">]</span> <span class="o">=</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span>
		<span class="p">},</span>
	<span class="p">},</span>

	<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">NODE</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">OP_READ</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
			<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">RESULT_ACCESS</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span>
			<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">RESULT_MISS</span><span class="p">)</span>   <span class="p">]</span> <span class="o">=</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span>
		<span class="p">},</span>
		<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">OP_WRITE</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
			<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">RESULT_ACCESS</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span>
			<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">RESULT_MISS</span><span class="p">)</span>   <span class="p">]</span> <span class="o">=</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span>
		<span class="p">},</span>
		<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">OP_PREFETCH</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
			<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">RESULT_ACCESS</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span>
			<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">RESULT_MISS</span><span class="p">)</span>   <span class="p">]</span> <span class="o">=</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span>
		<span class="p">},</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">sh4a_event_map</span><span class="p">(</span><span class="kt">int</span> <span class="n">event</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">sh4a_general_events</span><span class="p">[</span><span class="n">event</span><span class="p">];</span>
<span class="p">}</span>

<span class="k">static</span> <span class="n">u64</span> <span class="nf">sh4a_pmu_read</span><span class="p">(</span><span class="kt">int</span> <span class="n">idx</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">__raw_readl</span><span class="p">(</span><span class="n">PPC_PMCTR</span><span class="p">(</span><span class="n">idx</span><span class="p">));</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">sh4a_pmu_disable</span><span class="p">(</span><span class="k">struct</span> <span class="n">hw_perf_event</span> <span class="o">*</span><span class="n">hwc</span><span class="p">,</span> <span class="kt">int</span> <span class="n">idx</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">tmp</span><span class="p">;</span>

	<span class="n">tmp</span> <span class="o">=</span> <span class="n">__raw_readl</span><span class="p">(</span><span class="n">PPC_CCBR</span><span class="p">(</span><span class="n">idx</span><span class="p">));</span>
	<span class="n">tmp</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="p">(</span><span class="n">CCBR_CIT_MASK</span> <span class="o">|</span> <span class="n">CCBR_DUC</span><span class="p">);</span>
	<span class="n">__raw_writel</span><span class="p">(</span><span class="n">tmp</span><span class="p">,</span> <span class="n">PPC_CCBR</span><span class="p">(</span><span class="n">idx</span><span class="p">));</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">sh4a_pmu_enable</span><span class="p">(</span><span class="k">struct</span> <span class="n">hw_perf_event</span> <span class="o">*</span><span class="n">hwc</span><span class="p">,</span> <span class="kt">int</span> <span class="n">idx</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">tmp</span><span class="p">;</span>

	<span class="n">tmp</span> <span class="o">=</span> <span class="n">__raw_readl</span><span class="p">(</span><span class="n">PPC_PMCAT</span><span class="p">);</span>
	<span class="n">tmp</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">PMCAT_EMU_CLR_MASK</span><span class="p">;</span>
	<span class="n">tmp</span> <span class="o">|=</span> <span class="n">idx</span> <span class="o">?</span> <span class="n">PMCAT_CLR1</span> <span class="o">:</span> <span class="n">PMCAT_CLR0</span><span class="p">;</span>
	<span class="n">__raw_writel</span><span class="p">(</span><span class="n">tmp</span><span class="p">,</span> <span class="n">PPC_PMCAT</span><span class="p">);</span>

	<span class="n">tmp</span> <span class="o">=</span> <span class="n">__raw_readl</span><span class="p">(</span><span class="n">PPC_CCBR</span><span class="p">(</span><span class="n">idx</span><span class="p">));</span>
	<span class="n">tmp</span> <span class="o">|=</span> <span class="p">(</span><span class="n">hwc</span><span class="o">-&gt;</span><span class="n">config</span> <span class="o">&lt;&lt;</span> <span class="mi">6</span><span class="p">)</span> <span class="o">|</span> <span class="n">CCBR_CMDS</span> <span class="o">|</span> <span class="n">CCBR_PPCE</span><span class="p">;</span>
	<span class="n">__raw_writel</span><span class="p">(</span><span class="n">tmp</span><span class="p">,</span> <span class="n">PPC_CCBR</span><span class="p">(</span><span class="n">idx</span><span class="p">));</span>

	<span class="n">__raw_writel</span><span class="p">(</span><span class="n">__raw_readl</span><span class="p">(</span><span class="n">PPC_CCBR</span><span class="p">(</span><span class="n">idx</span><span class="p">))</span> <span class="o">|</span> <span class="n">CCBR_DUC</span><span class="p">,</span> <span class="n">PPC_CCBR</span><span class="p">(</span><span class="n">idx</span><span class="p">));</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">sh4a_pmu_disable_all</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">sh4a_pmu</span><span class="p">.</span><span class="n">num_events</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span>
		<span class="n">__raw_writel</span><span class="p">(</span><span class="n">__raw_readl</span><span class="p">(</span><span class="n">PPC_CCBR</span><span class="p">(</span><span class="n">i</span><span class="p">))</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">CCBR_DUC</span><span class="p">,</span> <span class="n">PPC_CCBR</span><span class="p">(</span><span class="n">i</span><span class="p">));</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">sh4a_pmu_enable_all</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">sh4a_pmu</span><span class="p">.</span><span class="n">num_events</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span>
		<span class="n">__raw_writel</span><span class="p">(</span><span class="n">__raw_readl</span><span class="p">(</span><span class="n">PPC_CCBR</span><span class="p">(</span><span class="n">i</span><span class="p">))</span> <span class="o">|</span> <span class="n">CCBR_DUC</span><span class="p">,</span> <span class="n">PPC_CCBR</span><span class="p">(</span><span class="n">i</span><span class="p">));</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">sh_pmu</span> <span class="n">sh4a_pmu</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;sh4a&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">num_events</span>	<span class="o">=</span> <span class="mi">2</span><span class="p">,</span>
	<span class="p">.</span><span class="n">event_map</span>	<span class="o">=</span> <span class="n">sh4a_event_map</span><span class="p">,</span>
	<span class="p">.</span><span class="n">max_events</span>	<span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">sh4a_general_events</span><span class="p">),</span>
	<span class="p">.</span><span class="n">raw_event_mask</span>	<span class="o">=</span> <span class="mh">0x3ff</span><span class="p">,</span>
	<span class="p">.</span><span class="n">cache_events</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">sh4a_cache_events</span><span class="p">,</span>
	<span class="p">.</span><span class="n">read</span>		<span class="o">=</span> <span class="n">sh4a_pmu_read</span><span class="p">,</span>
	<span class="p">.</span><span class="n">disable</span>	<span class="o">=</span> <span class="n">sh4a_pmu_disable</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable</span>		<span class="o">=</span> <span class="n">sh4a_pmu_enable</span><span class="p">,</span>
	<span class="p">.</span><span class="n">disable_all</span>	<span class="o">=</span> <span class="n">sh4a_pmu_disable_all</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_all</span>	<span class="o">=</span> <span class="n">sh4a_pmu_enable_all</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kt">int</span> <span class="n">__init</span> <span class="nf">sh4a_pmu_init</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="cm">/*</span>
<span class="cm">	 * Make sure this CPU actually has perf counters.</span>
<span class="cm">	 */</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">boot_cpu_data</span><span class="p">.</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">CPU_HAS_PERF_COUNTER</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">pr_notice</span><span class="p">(</span><span class="s">&quot;HW perf events unsupported, software events only.</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">ENODEV</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="n">register_sh_pmu</span><span class="p">(</span><span class="o">&amp;</span><span class="n">sh4a_pmu</span><span class="p">);</span>
<span class="p">}</span>
<span class="n">early_initcall</span><span class="p">(</span><span class="n">sh4a_pmu_init</span><span class="p">);</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:5}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../../javascript/docco.min.js"></script>
</html>
