// Seed: 1572019722
module module_0 (
    output wand id_0,
    input  wor  id_1,
    input  wor  id_2
);
  wire id_4;
  wire id_5;
  wire id_6;
  wire id_7;
endmodule
module module_1 (
    output wand id_0,
    output supply0 id_1,
    output tri0 id_2,
    input uwire id_3,
    input tri1 id_4
);
  module_0(
      id_0, id_3, id_4
  );
endmodule
module module_2;
  always_comb id_1 = 1;
  wire id_2;
  assign id_2 = id_2;
  wire id_3;
endmodule
macromodule module_3 (
    input supply1 id_0,
    input supply0 id_1
);
  module_2();
  wire id_3;
endmodule
