// Seed: 4118280956
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  input wire id_3;
  input wire id_2;
  input wire id_1;
  reg id_5;
  always id_5 <= 1;
  wire id_6;
  wire id_7, id_8;
  tri  id_9 = 1;
  wire id_10;
endmodule
module module_1 (
    output tri id_0,
    input supply0 id_1,
    output supply1 id_2,
    output logic id_3
);
  wire id_5;
  always id_3 <= 1;
  assign id_2 = id_1 == 1;
  assign id_3 = 1;
  module_0(
      id_5, id_5, id_5, id_5
  );
  wire id_6;
  assign id_2 = 1;
  assign id_6 = id_5;
  wire id_7 = id_7;
  assign id_0 = 1'h0;
endmodule
