Analysis & Synthesis report for DE2_115_Lab
Wed Nov 30 20:13:45 2022
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. Registers Removed During Synthesis
 11. General Register Statistics
 12. Inverted Register Statistics
 13. Multiplexer Restructuring Statistics (Restructuring Performed)
 14. Source assignments for JtagForDebug:jtagForDebug_inst
 15. Source assignments for Lab_Top:Lab_inst|ControlMemory:CM|altsyncram:altsyncram_component|altsyncram_g4d1:auto_generated|altsyncram_1oe2:altsyncram1
 16. Parameter Settings for User Entity Instance: Lab_Top:Lab_inst|R:uAR_inst
 17. Parameter Settings for User Entity Instance: Lab_Top:Lab_inst|ControlMemory:CM|altsyncram:altsyncram_component
 18. Parameter Settings for User Entity Instance: Lab_Top:Lab_inst|R:uIR_inst
 19. Parameter Settings for User Entity Instance: Lab_Top:Lab_inst|R:IR_inst
 20. Parameter Settings for User Entity Instance: Lab_Top:Lab_inst|ALU:ALU_inst
 21. Parameter Settings for User Entity Instance: Lab_Top:Lab_inst|GRS:GRS_inst
 22. Parameter Settings for User Entity Instance: Lab_Top:Lab_inst|R:A_inst
 23. Parameter Settings for User Entity Instance: Lab_Top:Lab_inst|SHIFTER:SHIFTER_inst
 24. Parameter Settings for User Entity Instance: Lab_Top:Lab_inst|R:PSW_inst
 25. Parameter Settings for User Entity Instance: JtagForDebug:jtagForDebug_inst
 26. Parameter Settings for User Entity Instance: BSC:bsc_SW
 27. Parameter Settings for User Entity Instance: BSC:bsc_KEY
 28. Parameter Settings for User Entity Instance: BSC:bsc_LED
 29. Parameter Settings for User Entity Instance: BSC:bsc_HEX
 30. altsyncram Parameter Settings by Entity Instance
 31. Port Connectivity Checks: "BSC:bsc_HEX"
 32. Port Connectivity Checks: "BSC:bsc_LED"
 33. Port Connectivity Checks: "GlobalCLK:globalTCK_inst"
 34. Port Connectivity Checks: "Lab_Top:Lab_inst|uAG:uAG_inst"
 35. Port Connectivity Checks: "Lab_Top:Lab_inst|R:uIR_inst"
 36. Port Connectivity Checks: "Lab_Top:Lab_inst|R:uAR_inst"
 37. Port Connectivity Checks: "Lab_Top:Lab_inst|Sequencer:Sequencer_inst"
 38. In-System Memory Content Editor Settings
 39. Elapsed Time Per Partition
 40. Analysis & Synthesis Messages
 41. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                          ;
+------------------------------------+--------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Wed Nov 30 20:13:45 2022            ;
; Quartus II 64-Bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Full Version ;
; Revision Name                      ; DE2_115_Lab                                      ;
; Top-level Entity Name              ; DE2_115_TOP                                      ;
; Family                             ; Cyclone IV E                                     ;
; Total logic elements               ; 618                                              ;
;     Total combinational functions  ; 541                                              ;
;     Dedicated logic registers      ; 370                                              ;
; Total registers                    ; 370                                              ;
; Total pins                         ; 487                                              ;
; Total virtual pins                 ; 0                                                ;
; Total memory bits                  ; 1,280                                            ;
; Embedded Multiplier 9-bit elements ; 0                                                ;
; Total PLLs                         ; 0                                                ;
+------------------------------------+--------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                                      ; DE2_115_TOP        ; DE2_115_Lab        ;
; Family name                                                                ; Cyclone IV E       ; Stratix II         ;
; Use smart compilation                                                      ; On                 ; Off                ;
; Maximum processors allowed for parallel compilation                        ; 2                  ;                    ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-16        ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                    ;
+----------------------------------+-----------------+-----------------------------------+--------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                         ; File Name with Absolute Path                                                                           ; Library ;
+----------------------------------+-----------------+-----------------------------------+--------------------------------------------------------------------------------------------------------+---------+
; DE2_115_TOP.v                    ; yes             ; User Verilog HDL File             ; S:/Computer _composition_experience/Experience classes/class_4_20221130/DE2-115/DE2_115_TOP.v          ;         ;
; SEG7_LUT.v                       ; yes             ; User Verilog HDL File             ; S:/Computer _composition_experience/Experience classes/class_4_20221130/DE2-115/SEG7_LUT.v             ;         ;
; JTAG/BSC.v                       ; yes             ; User Verilog HDL File             ; S:/Computer _composition_experience/Experience classes/class_4_20221130/DE2-115/JTAG/BSC.v             ;         ;
; JTAG/GlobalCLK.v                 ; yes             ; User Wizard-Generated File        ; S:/Computer _composition_experience/Experience classes/class_4_20221130/DE2-115/JTAG/GlobalCLK.v       ;         ;
; JTAG/JtagForDebug.qxp            ; yes             ; User File                         ; S:/Computer _composition_experience/Experience classes/class_4_20221130/DE2-115/JTAG/JtagForDebug.qxp  ;         ;
; lab_top.v                        ; yes             ; Auto-Found Verilog HDL File       ; S:/Computer _composition_experience/Experience classes/class_4_20221130/DE2-115/lab_top.v              ;         ;
; sequencer.v                      ; yes             ; Auto-Found Verilog HDL File       ; S:/Computer _composition_experience/Experience classes/class_4_20221130/DE2-115/sequencer.v            ;         ;
; r.v                              ; yes             ; Auto-Found Verilog HDL File       ; S:/Computer _composition_experience/Experience classes/class_4_20221130/DE2-115/r.v                    ;         ;
; controlmemory.v                  ; yes             ; Auto-Found Wizard-Generated File  ; S:/Computer _composition_experience/Experience classes/class_4_20221130/DE2-115/controlmemory.v        ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                      ; s:/quartusii/quartus/libraries/megafunctions/altsyncram.tdf                                            ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                      ; s:/quartusii/quartus/libraries/megafunctions/stratix_ram_block.inc                                     ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                      ; s:/quartusii/quartus/libraries/megafunctions/lpm_mux.inc                                               ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                      ; s:/quartusii/quartus/libraries/megafunctions/lpm_decode.inc                                            ;         ;
; aglobal130.inc                   ; yes             ; Megafunction                      ; s:/quartusii/quartus/libraries/megafunctions/aglobal130.inc                                            ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                      ; s:/quartusii/quartus/libraries/megafunctions/a_rdenreg.inc                                             ;         ;
; altrom.inc                       ; yes             ; Megafunction                      ; s:/quartusii/quartus/libraries/megafunctions/altrom.inc                                                ;         ;
; altram.inc                       ; yes             ; Megafunction                      ; s:/quartusii/quartus/libraries/megafunctions/altram.inc                                                ;         ;
; altdpram.inc                     ; yes             ; Megafunction                      ; s:/quartusii/quartus/libraries/megafunctions/altdpram.inc                                              ;         ;
; db/altsyncram_g4d1.tdf           ; yes             ; Auto-Generated Megafunction       ; S:/Computer _composition_experience/Experience classes/class_4_20221130/DE2-115/db/altsyncram_g4d1.tdf ;         ;
; db/altsyncram_1oe2.tdf           ; yes             ; Auto-Generated Megafunction       ; S:/Computer _composition_experience/Experience classes/class_4_20221130/DE2-115/db/altsyncram_1oe2.tdf ;         ;
; sld_mod_ram_rom.vhd              ; yes             ; Encrypted Megafunction            ; s:/quartusii/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd                                       ;         ;
; sld_rom_sr.vhd                   ; yes             ; Encrypted Megafunction            ; s:/quartusii/quartus/libraries/megafunctions/sld_rom_sr.vhd                                            ;         ;
; uag.v                            ; yes             ; Auto-Found Verilog HDL File       ; S:/Computer _composition_experience/Experience classes/class_4_20221130/DE2-115/uag.v                  ;         ;
; alu.v                            ; yes             ; Auto-Found Verilog HDL File       ; S:/Computer _composition_experience/Experience classes/class_4_20221130/DE2-115/alu.v                  ;         ;
; grs.v                            ; yes             ; Auto-Found Verilog HDL File       ; S:/Computer _composition_experience/Experience classes/class_4_20221130/DE2-115/grs.v                  ;         ;
; shifter.v                        ; yes             ; Auto-Found Verilog HDL File       ; S:/Computer _composition_experience/Experience classes/class_4_20221130/DE2-115/shifter.v              ;         ;
; sld_hub.vhd                      ; yes             ; Encrypted Megafunction            ; s:/quartusii/quartus/libraries/megafunctions/sld_hub.vhd                                               ;         ;
; sld_jtag_hub.vhd                 ; yes             ; Encrypted Megafunction            ; s:/quartusii/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                          ;         ;
+----------------------------------+-----------------+-----------------------------------+--------------------------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                                             ;
+---------------------------------------------+-----------------------------------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                                                     ;
+---------------------------------------------+-----------------------------------------------------------------------------------------------------------+
; Estimated Total logic elements              ; 618                                                                                                       ;
;                                             ;                                                                                                           ;
; Total combinational functions               ; 541                                                                                                       ;
; Logic element usage by number of LUT inputs ;                                                                                                           ;
;     -- 4 input functions                    ; 303                                                                                                       ;
;     -- 3 input functions                    ; 156                                                                                                       ;
;     -- <=2 input functions                  ; 82                                                                                                        ;
;                                             ;                                                                                                           ;
; Logic elements by mode                      ;                                                                                                           ;
;     -- normal mode                          ; 515                                                                                                       ;
;     -- arithmetic mode                      ; 26                                                                                                        ;
;                                             ;                                                                                                           ;
; Total registers                             ; 370                                                                                                       ;
;     -- Dedicated logic registers            ; 370                                                                                                       ;
;     -- I/O registers                        ; 0                                                                                                         ;
;                                             ;                                                                                                           ;
; I/O pins                                    ; 487                                                                                                       ;
; Total memory bits                           ; 1280                                                                                                      ;
; Embedded Multiplier 9-bit elements          ; 0                                                                                                         ;
; Maximum fan-out node                        ; GlobalCLK:globalTCK_inst|GlobalCLK_altclkctrl_7ji:GlobalCLK_altclkctrl_7ji_component|wire_clkctrl1_outclk ;
; Maximum fan-out                             ; 180                                                                                                       ;
; Total fan-out                               ; 4026                                                                                                      ;
; Average fan-out                             ; 1.96                                                                                                      ;
+---------------------------------------------+-----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                            ;
+------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                             ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                        ; Library Name ;
+------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |DE2_115_TOP                                                           ; 541 (3)           ; 370 (0)      ; 1280        ; 0            ; 0       ; 0         ; 487  ; 0            ; |DE2_115_TOP                                                                                                                                                                               ; work         ;
;    |BSC:bsc_HEX|                                                       ; 57 (57)           ; 56 (56)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_TOP|BSC:bsc_HEX                                                                                                                                                                   ; work         ;
;    |BSC:bsc_KEY|                                                       ; 7 (7)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_TOP|BSC:bsc_KEY                                                                                                                                                                   ; work         ;
;    |BSC:bsc_LED|                                                       ; 29 (29)           ; 27 (27)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_TOP|BSC:bsc_LED                                                                                                                                                                   ; work         ;
;    |BSC:bsc_SW|                                                        ; 29 (29)           ; 28 (28)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_TOP|BSC:bsc_SW                                                                                                                                                                    ; work         ;
;    |GlobalCLK:globalTCK_inst|                                          ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_TOP|GlobalCLK:globalTCK_inst                                                                                                                                                      ; work         ;
;       |GlobalCLK_altclkctrl_7ji:GlobalCLK_altclkctrl_7ji_component|    ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_TOP|GlobalCLK:globalTCK_inst|GlobalCLK_altclkctrl_7ji:GlobalCLK_altclkctrl_7ji_component                                                                                          ; work         ;
;    |JtagForDebug:jtagForDebug_inst|                                    ; 89 (12)           ; 63 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_TOP|JtagForDebug:jtagForDebug_inst                                                                                                                                                ; work         ;
;       |BSC:BSC_IDCODE|                                                 ; 34 (34)           ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_TOP|JtagForDebug:jtagForDebug_inst|BSC:BSC_IDCODE                                                                                                                                 ;              ;
;       |BSC:BSC_MODE|                                                   ; 7 (7)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_TOP|JtagForDebug:jtagForDebug_inst|BSC:BSC_MODE                                                                                                                                   ;              ;
;       |JTAG_InstructionDecoder:JTAG_InstructionDecoder_inst|           ; 14 (14)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_TOP|JtagForDebug:jtagForDebug_inst|JTAG_InstructionDecoder:JTAG_InstructionDecoder_inst                                                                                           ;              ;
;       |TAP_Controller:M5|                                              ; 17 (17)           ; 18 (18)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_TOP|JtagForDebug:jtagForDebug_inst|TAP_Controller:M5                                                                                                                              ;              ;
;       |TAP_Instruction_Register:M3|                                    ; 5 (5)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_TOP|JtagForDebug:jtagForDebug_inst|TAP_Instruction_Register:M3                                                                                                                    ;              ;
;    |Lab_Top:Lab_inst|                                                  ; 153 (19)          ; 110 (0)      ; 1280        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_TOP|Lab_Top:Lab_inst                                                                                                                                                              ; work         ;
;       |ALU:ALU_inst|                                                   ; 30 (30)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_TOP|Lab_Top:Lab_inst|ALU:ALU_inst                                                                                                                                                 ; work         ;
;       |ControlMemory:CM|                                               ; 73 (0)            ; 46 (0)       ; 1280        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_TOP|Lab_Top:Lab_inst|ControlMemory:CM                                                                                                                                             ; work         ;
;          |altsyncram:altsyncram_component|                             ; 73 (0)            ; 46 (0)       ; 1280        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_TOP|Lab_Top:Lab_inst|ControlMemory:CM|altsyncram:altsyncram_component                                                                                                             ; work         ;
;             |altsyncram_g4d1:auto_generated|                           ; 73 (0)            ; 46 (0)       ; 1280        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_TOP|Lab_Top:Lab_inst|ControlMemory:CM|altsyncram:altsyncram_component|altsyncram_g4d1:auto_generated                                                                              ; work         ;
;                |altsyncram_1oe2:altsyncram1|                           ; 0 (0)             ; 0 (0)        ; 1280        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_TOP|Lab_Top:Lab_inst|ControlMemory:CM|altsyncram:altsyncram_component|altsyncram_g4d1:auto_generated|altsyncram_1oe2:altsyncram1                                                  ; work         ;
;                |sld_mod_ram_rom:mgl_prim2|                             ; 73 (53)           ; 46 (37)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_TOP|Lab_Top:Lab_inst|ControlMemory:CM|altsyncram:altsyncram_component|altsyncram_g4d1:auto_generated|sld_mod_ram_rom:mgl_prim2                                                    ; work         ;
;                   |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr| ; 20 (20)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_TOP|Lab_Top:Lab_inst|ControlMemory:CM|altsyncram:altsyncram_component|altsyncram_g4d1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr ; work         ;
;       |GRS:GRS_inst|                                                   ; 12 (12)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_TOP|Lab_Top:Lab_inst|GRS:GRS_inst                                                                                                                                                 ; work         ;
;       |R:A_inst|                                                       ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_TOP|Lab_Top:Lab_inst|R:A_inst                                                                                                                                                     ; work         ;
;       |R:IR_inst|                                                      ; 0 (0)             ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_TOP|Lab_Top:Lab_inst|R:IR_inst                                                                                                                                                    ; work         ;
;       |R:PSW_inst|                                                     ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_TOP|Lab_Top:Lab_inst|R:PSW_inst                                                                                                                                                   ; work         ;
;       |R:uAR_inst|                                                     ; 0 (0)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_TOP|Lab_Top:Lab_inst|R:uAR_inst                                                                                                                                                   ; work         ;
;       |R:uIR_inst|                                                     ; 0 (0)             ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_TOP|Lab_Top:Lab_inst|R:uIR_inst                                                                                                                                                   ; work         ;
;       |SHIFTER:SHIFTER_inst|                                           ; 10 (10)           ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_TOP|Lab_Top:Lab_inst|SHIFTER:SHIFTER_inst                                                                                                                                         ; work         ;
;       |Sequencer:Sequencer_inst|                                       ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_TOP|Lab_Top:Lab_inst|Sequencer:Sequencer_inst                                                                                                                                     ; work         ;
;       |uAG:uAG_inst|                                                   ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_TOP|Lab_Top:Lab_inst|uAG:uAG_inst                                                                                                                                                 ; work         ;
;    |SEG7_LUT:u0|                                                       ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_TOP|SEG7_LUT:u0                                                                                                                                                                   ; work         ;
;    |SEG7_LUT:u1|                                                       ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_TOP|SEG7_LUT:u1                                                                                                                                                                   ; work         ;
;    |SEG7_LUT:u2|                                                       ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_TOP|SEG7_LUT:u2                                                                                                                                                                   ; work         ;
;    |SEG7_LUT:u3|                                                       ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_TOP|SEG7_LUT:u3                                                                                                                                                                   ; work         ;
;    |SEG7_LUT:u4|                                                       ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_TOP|SEG7_LUT:u4                                                                                                                                                                   ; work         ;
;    |SEG7_LUT:u5|                                                       ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_TOP|SEG7_LUT:u5                                                                                                                                                                   ; work         ;
;    |SEG7_LUT:u6|                                                       ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_TOP|SEG7_LUT:u6                                                                                                                                                                   ; work         ;
;    |SEG7_LUT:u7|                                                       ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_TOP|SEG7_LUT:u7                                                                                                                                                                   ; work         ;
;    |sld_hub:auto_hub|                                                  ; 118 (1)           ; 80 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_TOP|sld_hub:auto_hub                                                                                                                                                              ; work         ;
;       |sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|                   ; 117 (80)          ; 80 (52)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_TOP|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst                                                                                                                 ; work         ;
;          |sld_rom_sr:hub_info_reg|                                     ; 20 (20)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_TOP|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg                                                                                         ; work         ;
;          |sld_shadow_jsm:shadow_jsm|                                   ; 17 (17)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_TOP|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm                                                                                       ; work         ;
+------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                          ;
+-----------------------------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+------+------+
; Name                                                                                                                                    ; Type ; Mode           ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF  ;
+-----------------------------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+------+------+
; Lab_Top:Lab_inst|ControlMemory:CM|altsyncram:altsyncram_component|altsyncram_g4d1:auto_generated|altsyncram_1oe2:altsyncram1|ALTSYNCRAM ; AUTO ; True Dual Port ; 64           ; 20           ; 64           ; 20           ; 1280 ; None ;
+-----------------------------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+------+------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                             ;
+--------+--------------+---------+--------------+--------------+------------------------------------------------+--------------------------------------------------------------------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                ; IP Include File                                                                                  ;
+--------+--------------+---------+--------------+--------------+------------------------------------------------+--------------------------------------------------------------------------------------------------+
; Altera ; ROM: 1-PORT  ; N/A     ; N/A          ; N/A          ; |DE2_115_TOP|Lab_Top:Lab_inst|ControlMemory:CM ; S:/Computer _composition_experience/Experience classes/class_4_20221130/DE2-115/controlmemory.v  ;
; Altera ; ALTCLKCTRL   ; N/A     ; N/A          ; N/A          ; |DE2_115_TOP|GlobalCLK:globalTCK_inst          ; S:/Computer _composition_experience/Experience classes/class_4_20221130/DE2-115/JTAG/GlobalCLK.v ;
+--------+--------------+---------+--------------+--------------+------------------------------------------------+--------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                             ;
+---------------------------------------+----------------------------------------+
; Register name                         ; Reason for Removal                     ;
+---------------------------------------+----------------------------------------+
; Lab_Top:Lab_inst|R:uAR_inst|Q[5]      ; Stuck at GND due to stuck port data_in ;
; Total Number of Removed Registers = 1 ;                                        ;
+---------------------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 370   ;
; Number of registers using Synchronous Clear  ; 24    ;
; Number of registers using Synchronous Load   ; 17    ;
; Number of registers using Asynchronous Clear ; 97    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 286   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+----------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                           ;
+------------------------------------------------------------------------------+---------+
; Inverted Register                                                            ; Fan out ;
+------------------------------------------------------------------------------+---------+
; Lab_Top:Lab_inst|Sequencer:Sequencer_inst|CP2                                ; 22      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo            ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2] ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1] ; 3       ;
; Total number of inverted registers = 4                                       ;         ;
+------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |DE2_115_TOP|Lab_Top:Lab_inst|SHIFTER:SHIFTER_inst|data[1]                                                                                                                                                 ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |DE2_115_TOP|Lab_Top:Lab_inst|ControlMemory:CM|altsyncram:altsyncram_component|altsyncram_g4d1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                     ;
; 3:1                ; 20 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |DE2_115_TOP|Lab_Top:Lab_inst|ControlMemory:CM|altsyncram:altsyncram_component|altsyncram_g4d1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[11]                                               ;
; 3:1                ; 18 bits   ; 36 LEs        ; 18 LEs               ; 18 LEs                 ; Yes        ; |DE2_115_TOP|BSC:bsc_SW|BSC_Capture_Register[12]                                                                                                                                                           ;
; 3:1                ; 26 bits   ; 52 LEs        ; 26 LEs               ; 26 LEs                 ; Yes        ; |DE2_115_TOP|BSC:bsc_LED|BSC_Capture_Register[16]                                                                                                                                                          ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |DE2_115_TOP|BSC:bsc_KEY|BSC_Capture_Register[3]                                                                                                                                                           ;
; 3:1                ; 56 bits   ; 112 LEs       ; 56 LEs               ; 56 LEs                 ; Yes        ; |DE2_115_TOP|BSC:bsc_HEX|BSC_Capture_Register[10]                                                                                                                                                          ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |DE2_115_TOP|Lab_Top:Lab_inst|ControlMemory:CM|altsyncram:altsyncram_component|altsyncram_g4d1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                ;
; 5:1                ; 5 bits    ; 15 LEs        ; 5 LEs                ; 10 LEs                 ; Yes        ; |DE2_115_TOP|Lab_Top:Lab_inst|ControlMemory:CM|altsyncram:altsyncram_component|altsyncram_g4d1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4] ;
; 24:1               ; 4 bits    ; 64 LEs        ; 28 LEs               ; 36 LEs                 ; Yes        ; |DE2_115_TOP|Lab_Top:Lab_inst|ControlMemory:CM|altsyncram:altsyncram_component|altsyncram_g4d1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]      ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |DE2_115_TOP|Lab_Top:Lab_inst|ShiftLeft1                                                                                                                                                                   ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |DE2_115_TOP|Lab_Top:Lab_inst|ALU:ALU_inst|ShiftLeft0                                                                                                                                                      ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |DE2_115_TOP|Lab_Top:Lab_inst|ShiftLeft0                                                                                                                                                                   ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |DE2_115_TOP|Lab_Top:Lab_inst|BUS[3]                                                                                                                                                                       ;
; 16:1               ; 4 bits    ; 40 LEs        ; 12 LEs               ; 28 LEs                 ; No         ; |DE2_115_TOP|Lab_Top:Lab_inst|ALU:ALU_inst|Mux0                                                                                                                                                            ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |DE2_115_TOP|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                                            ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |DE2_115_TOP|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                                                                                                               ;
; 5:1                ; 5 bits    ; 15 LEs        ; 5 LEs                ; 10 LEs                 ; Yes        ; |DE2_115_TOP|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[1]                                                                                         ;
; 6:1                ; 4 bits    ; 16 LEs        ; 4 LEs                ; 12 LEs                 ; Yes        ; |DE2_115_TOP|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                     ;
; 34:1               ; 4 bits    ; 88 LEs        ; 52 LEs               ; 36 LEs                 ; Yes        ; |DE2_115_TOP|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]                                                                                                              ;
; 20:1               ; 4 bits    ; 52 LEs        ; 32 LEs               ; 20 LEs                 ; Yes        ; |DE2_115_TOP|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                                              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Source assignments for JtagForDebug:jtagForDebug_inst                                                           ;
+--------------------------------------------------------------------------------+--------------------+------+----+
; Assignment                                                                     ; Value              ; From ; To ;
+--------------------------------------------------------------------------------+--------------------+------+----+
; ADV_NETLIST_OPT_SYNTH_WYSIWYG_REMAP                                            ; OFF                ;      ;    ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH                                          ; 2                  ;      ;    ;
; OPTIMIZE_POWER_DURING_SYNTHESIS                                                ; NORMAL COMPILATION ;      ;    ;
; TXPMA_SLEW_RATE                                                                ; LOW                ;      ;    ;
; ADCE_ENABLED                                                                   ; AUTO               ;      ;    ;
; BLOCK_RAM_TO_MLAB_CELL_CONVERSION                                              ; ON                 ;      ;    ;
; BLOCK_RAM_AND_MLAB_EQUIVALENT_POWER_UP_CONDITIONS                              ; AUTO               ;      ;    ;
; BLOCK_RAM_AND_MLAB_EQUIVALENT_PAUSED_READ_CAPABILITIES                         ; CARE               ;      ;    ;
; OPTIMIZE_POWER_DURING_FITTING                                                  ; NORMAL COMPILATION ;      ;    ;
; PHYSICAL_SYNTHESIS_COMBO_LOGIC_FOR_AREA                                        ; OFF                ;      ;    ;
; PHYSICAL_SYNTHESIS_COMBO_LOGIC                                                 ; OFF                ;      ;    ;
; PHYSICAL_SYNTHESIS_REGISTER_DUPLICATION                                        ; OFF                ;      ;    ;
; PHYSICAL_SYNTHESIS_MAP_LOGIC_TO_MEMORY_FOR_AREA                                ; OFF                ;      ;    ;
; PHYSICAL_SYNTHESIS_REGISTER_RETIMING                                           ; OFF                ;      ;    ;
; PHYSICAL_SYNTHESIS_ASYNCHRONOUS_SIGNAL_PIPELINING                              ; OFF                ;      ;    ;
; ENABLE_BENEFICIAL_SKEW_OPTIMIZATION                                            ; ON                 ;      ;    ;
; POWER_REPORT_SIGNAL_ACTIVITY                                                   ; OFF                ;      ;    ;
; POWER_REPORT_POWER_DISSIPATION                                                 ; OFF                ;      ;    ;
; ARRIAIIGX_RX_CDR_LOCKUP_FIX_OVERRIDE                                           ; OFF                ;      ;    ;
; MUX_RESTRUCTURE                                                                ; AUTO               ;      ;    ;
; MLAB_ADD_TIMING_CONSTRAINTS_FOR_MIXED_PORT_FEED_THROUGH_MODE_SETTING_DONT_CARE ; OFF                ;      ;    ;
; STATE_MACHINE_PROCESSING                                                       ; AUTO               ;      ;    ;
; SAFE_STATE_MACHINE                                                             ; OFF                ;      ;    ;
; IGNORE_VERILOG_INITIAL_CONSTRUCTS                                              ; OFF                ;      ;    ;
; VERILOG_CONSTANT_LOOP_LIMIT                                                    ; 5000               ;      ;    ;
; VERILOG_NON_CONSTANT_LOOP_LIMIT                                                ; 250                ;      ;    ;
; INFER_RAMS_FROM_RAW_LOGIC                                                      ; ON                 ;      ;    ;
; DSP_BLOCK_BALANCING                                                            ; AUTO               ;      ;    ;
; NOT_GATE_PUSH_BACK                                                             ; ON                 ;      ;    ;
; REMOVE_REDUNDANT_LOGIC_CELLS                                                   ; OFF                ;      ;    ;
; REMOVE_DUPLICATE_REGISTERS                                                     ; ON                 ;      ;    ;
; IGNORE_CARRY_BUFFERS                                                           ; OFF                ;      ;    ;
; IGNORE_CASCADE_BUFFERS                                                         ; OFF                ;      ;    ;
; IGNORE_GLOBAL_BUFFERS                                                          ; OFF                ;      ;    ;
; IGNORE_ROW_GLOBAL_BUFFERS                                                      ; OFF                ;      ;    ;
; IGNORE_LCELL_BUFFERS                                                           ; OFF                ;      ;    ;
; MAX7000_IGNORE_LCELL_BUFFERS                                                   ; AUTO               ;      ;    ;
; IGNORE_SOFT_BUFFERS                                                            ; ON                 ;      ;    ;
; MAX7000_IGNORE_SOFT_BUFFERS                                                    ; OFF                ;      ;    ;
; AUTO_GLOBAL_CLOCK_MAX                                                          ; ON                 ;      ;    ;
; AUTO_GLOBAL_OE_MAX                                                             ; ON                 ;      ;    ;
; MAX_AUTO_GLOBAL_REGISTER_CONTROLS                                              ; ON                 ;      ;    ;
; AUTO_IMPLEMENT_IN_ROM                                                          ; OFF                ;      ;    ;
; APEX20K_TECHNOLOGY_MAPPER                                                      ; LUT                ;      ;    ;
; OPTIMIZATION_TECHNIQUE                                                         ; BALANCED           ;      ;    ;
; STRATIXII_OPTIMIZATION_TECHNIQUE                                               ; BALANCED           ;      ;    ;
; CYCLONE_OPTIMIZATION_TECHNIQUE                                                 ; BALANCED           ;      ;    ;
; CYCLONEII_OPTIMIZATION_TECHNIQUE                                               ; BALANCED           ;      ;    ;
; STRATIX_OPTIMIZATION_TECHNIQUE                                                 ; BALANCED           ;      ;    ;
; MAXII_OPTIMIZATION_TECHNIQUE                                                   ; BALANCED           ;      ;    ;
; MAX7000_OPTIMIZATION_TECHNIQUE                                                 ; SPEED              ;      ;    ;
; APEX20K_OPTIMIZATION_TECHNIQUE                                                 ; BALANCED           ;      ;    ;
; MERCURY_OPTIMIZATION_TECHNIQUE                                                 ; AREA               ;      ;    ;
; FLEX6K_OPTIMIZATION_TECHNIQUE                                                  ; AREA               ;      ;    ;
; FLEX10K_OPTIMIZATION_TECHNIQUE                                                 ; AREA               ;      ;    ;
; ALLOW_XOR_GATE_USAGE                                                           ; ON                 ;      ;    ;
; AUTO_LCELL_INSERTION                                                           ; ON                 ;      ;    ;
; CARRY_CHAIN_LENGTH                                                             ; 48                 ;      ;    ;
; FLEX6K_CARRY_CHAIN_LENGTH                                                      ; 32                 ;      ;    ;
; FLEX10K_CARRY_CHAIN_LENGTH                                                     ; 32                 ;      ;    ;
; MERCURY_CARRY_CHAIN_LENGTH                                                     ; 48                 ;      ;    ;
; STRATIX_CARRY_CHAIN_LENGTH                                                     ; 70                 ;      ;    ;
; STRATIXII_CARRY_CHAIN_LENGTH                                                   ; 70                 ;      ;    ;
; CASCADE_CHAIN_LENGTH                                                           ; 2                  ;      ;    ;
; PARALLEL_EXPANDER_CHAIN_LENGTH                                                 ; 16                 ;      ;    ;
; MAX7000_PARALLEL_EXPANDER_CHAIN_LENGTH                                         ; 4                  ;      ;    ;
; AUTO_CARRY_CHAINS                                                              ; ON                 ;      ;    ;
; AUTO_CASCADE_CHAINS                                                            ; ON                 ;      ;    ;
; AUTO_PARALLEL_EXPANDERS                                                        ; ON                 ;      ;    ;
; AUTO_OPEN_DRAIN_PINS                                                           ; ON                 ;      ;    ;
; AUTO_ROM_RECOGNITION                                                           ; ON                 ;      ;    ;
; AUTO_RAM_RECOGNITION                                                           ; ON                 ;      ;    ;
; AUTO_DSP_RECOGNITION                                                           ; ON                 ;      ;    ;
; AUTO_SHIFT_REGISTER_RECOGNITION                                                ; AUTO               ;      ;    ;
; ALLOW_SHIFT_REGISTER_MERGING_ACROSS_HIERARCHIES                                ; AUTO               ;      ;    ;
; AUTO_CLOCK_ENABLE_RECOGNITION                                                  ; ON                 ;      ;    ;
; STRICT_RAM_RECOGNITION                                                         ; OFF                ;      ;    ;
; ALLOW_SYNCH_CTRL_USAGE                                                         ; ON                 ;      ;    ;
; FORCE_SYNCH_CLEAR                                                              ; OFF                ;      ;    ;
; AUTO_RAM_TO_LCELL_CONVERSION                                                   ; OFF                ;      ;    ;
; AUTO_RESOURCE_SHARING                                                          ; OFF                ;      ;    ;
; ALLOW_ANY_RAM_SIZE_FOR_RECOGNITION                                             ; OFF                ;      ;    ;
; ALLOW_ANY_ROM_SIZE_FOR_RECOGNITION                                             ; OFF                ;      ;    ;
; ALLOW_ANY_SHIFT_REGISTER_SIZE_FOR_RECOGNITION                                  ; OFF                ;      ;    ;
; MAX7000_FANIN_PER_CELL                                                         ; 100                ;      ;    ;
; SYNTH_TIMING_DRIVEN_SYNTHESIS                                                  ; ON                 ;      ;    ;
; IGNORE_MAX_FANOUT_ASSIGNMENTS                                                  ; OFF                ;      ;    ;
; USE_HIGH_SPEED_ADDER                                                           ; AUTO               ;      ;    ;
; SYNTH_GATED_CLOCK_CONVERSION                                                   ; OFF                ;      ;    ;
; BLOCK_DESIGN_NAMING                                                            ; AUTO               ;      ;    ;
; SHIFT_REGISTER_RECOGNITION_ACLR_SIGNAL                                         ; ON                 ;      ;    ;
; AUTO_MERGE_PLLS                                                                ; ON                 ;      ;    ;
; IGNORE_MODE_FOR_MERGE                                                          ; OFF                ;      ;    ;
; SLOW_SLEW_RATE                                                                 ; OFF                ;      ;    ;
; PCI_IO                                                                         ; OFF                ;      ;    ;
; TURBO_BIT                                                                      ; ON                 ;      ;    ;
; WEAK_PULL_UP_RESISTOR                                                          ; OFF                ;      ;    ;
; ENABLE_BUS_HOLD_CIRCUITRY                                                      ; OFF                ;      ;    ;
; AUTO_GLOBAL_MEMORY_CONTROLS                                                    ; OFF                ;      ;    ;
; AUTO_PACKED_REGISTERS_STRATIXII                                                ; AUTO               ;      ;    ;
; AUTO_PACKED_REGISTERS_MAXII                                                    ; AUTO               ;      ;    ;
; AUTO_PACKED_REGISTERS_CYCLONE                                                  ; AUTO               ;      ;    ;
; AUTO_PACKED_REGISTERS                                                          ; OFF                ;      ;    ;
; AUTO_PACKED_REGISTERS_STRATIX                                                  ; AUTO               ;      ;    ;
; NORMAL_LCELL_INSERT                                                            ; ON                 ;      ;    ;
; CARRY_OUT_PINS_LCELL_INSERT                                                    ; ON                 ;      ;    ;
; XSTL_INPUT_ALLOW_SE_BUFFER                                                     ; OFF                ;      ;    ;
; TREAT_BIDIR_AS_OUTPUT                                                          ; OFF                ;      ;    ;
; AUTO_TURBO_BIT                                                                 ; ON                 ;      ;    ;
; AUTO_GLOBAL_CLOCK                                                              ; ON                 ;      ;    ;
; AUTO_GLOBAL_OE                                                                 ; ON                 ;      ;    ;
; AUTO_GLOBAL_REGISTER_CONTROLS                                                  ; ON                 ;      ;    ;
; SYNCHRONIZER_IDENTIFICATION                                                    ; OFF                ;      ;    ;
; M144K_BLOCK_READ_CLOCK_DUTY_CYCLE_DEPENDENCY                                   ; OFF                ;      ;    ;
; CLAMPING_DIODE                                                                 ; OFF                ;      ;    ;
; IMPLEMENT_MLAB_IN_16_BIT_DEEP_MODE                                             ; OFF                ;      ;    ;
+--------------------------------------------------------------------------------+--------------------+------+----+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Lab_Top:Lab_inst|ControlMemory:CM|altsyncram:altsyncram_component|altsyncram_g4d1:auto_generated|altsyncram_1oe2:altsyncram1 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                    ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                     ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab_Top:Lab_inst|R:uAR_inst ;
+----------------+-------+-------------------------------------------------+
; Parameter Name ; Value ; Type                                            ;
+----------------+-------+-------------------------------------------------+
; DATAWIDTH      ; 6     ; Signed Integer                                  ;
+----------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab_Top:Lab_inst|ControlMemory:CM|altsyncram:altsyncram_component ;
+------------------------------------+-----------------------------+---------------------------------------------+
; Parameter Name                     ; Value                       ; Type                                        ;
+------------------------------------+-----------------------------+---------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                           ; Untyped                                     ;
; AUTO_CARRY_CHAINS                  ; ON                          ; AUTO_CARRY                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                         ; IGNORE_CARRY                                ;
; AUTO_CASCADE_CHAINS                ; ON                          ; AUTO_CASCADE                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                         ; IGNORE_CASCADE                              ;
; WIDTH_BYTEENA                      ; 1                           ; Untyped                                     ;
; OPERATION_MODE                     ; ROM                         ; Untyped                                     ;
; WIDTH_A                            ; 20                          ; Signed Integer                              ;
; WIDTHAD_A                          ; 6                           ; Signed Integer                              ;
; NUMWORDS_A                         ; 64                          ; Signed Integer                              ;
; OUTDATA_REG_A                      ; UNREGISTERED                ; Untyped                                     ;
; ADDRESS_ACLR_A                     ; NONE                        ; Untyped                                     ;
; OUTDATA_ACLR_A                     ; NONE                        ; Untyped                                     ;
; WRCONTROL_ACLR_A                   ; NONE                        ; Untyped                                     ;
; INDATA_ACLR_A                      ; NONE                        ; Untyped                                     ;
; BYTEENA_ACLR_A                     ; NONE                        ; Untyped                                     ;
; WIDTH_B                            ; 1                           ; Untyped                                     ;
; WIDTHAD_B                          ; 1                           ; Untyped                                     ;
; NUMWORDS_B                         ; 1                           ; Untyped                                     ;
; INDATA_REG_B                       ; CLOCK1                      ; Untyped                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                      ; Untyped                                     ;
; RDCONTROL_REG_B                    ; CLOCK1                      ; Untyped                                     ;
; ADDRESS_REG_B                      ; CLOCK1                      ; Untyped                                     ;
; OUTDATA_REG_B                      ; UNREGISTERED                ; Untyped                                     ;
; BYTEENA_REG_B                      ; CLOCK1                      ; Untyped                                     ;
; INDATA_ACLR_B                      ; NONE                        ; Untyped                                     ;
; WRCONTROL_ACLR_B                   ; NONE                        ; Untyped                                     ;
; ADDRESS_ACLR_B                     ; NONE                        ; Untyped                                     ;
; OUTDATA_ACLR_B                     ; NONE                        ; Untyped                                     ;
; RDCONTROL_ACLR_B                   ; NONE                        ; Untyped                                     ;
; BYTEENA_ACLR_B                     ; NONE                        ; Untyped                                     ;
; WIDTH_BYTEENA_A                    ; 1                           ; Signed Integer                              ;
; WIDTH_BYTEENA_B                    ; 1                           ; Untyped                                     ;
; RAM_BLOCK_TYPE                     ; AUTO                        ; Untyped                                     ;
; BYTE_SIZE                          ; 8                           ; Untyped                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                   ; Untyped                                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ        ; Untyped                                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ        ; Untyped                                     ;
; INIT_FILE                          ; ../lab7_verilog/lab7_CM.mif ; Untyped                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A                      ; Untyped                                     ;
; MAXIMUM_DEPTH                      ; 0                           ; Untyped                                     ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                      ; Untyped                                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                      ; Untyped                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                      ; Untyped                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                      ; Untyped                                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN             ; Untyped                                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN             ; Untyped                                     ;
; ENABLE_ECC                         ; FALSE                       ; Untyped                                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                       ; Untyped                                     ;
; WIDTH_ECCSTATUS                    ; 3                           ; Untyped                                     ;
; DEVICE_FAMILY                      ; Cyclone IV E                ; Untyped                                     ;
; CBXI_PARAMETER                     ; altsyncram_g4d1             ; Untyped                                     ;
+------------------------------------+-----------------------------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab_Top:Lab_inst|R:uIR_inst ;
+----------------+-------+-------------------------------------------------+
; Parameter Name ; Value ; Type                                            ;
+----------------+-------+-------------------------------------------------+
; DATAWIDTH      ; 20    ; Signed Integer                                  ;
+----------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab_Top:Lab_inst|R:IR_inst ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; DATAWIDTH      ; 10    ; Signed Integer                                 ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab_Top:Lab_inst|ALU:ALU_inst ;
+----------------+-------+---------------------------------------------------+
; Parameter Name ; Value ; Type                                              ;
+----------------+-------+---------------------------------------------------+
; DATAWIDTH      ; 4     ; Signed Integer                                    ;
+----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab_Top:Lab_inst|GRS:GRS_inst ;
+----------------+-------+---------------------------------------------------+
; Parameter Name ; Value ; Type                                              ;
+----------------+-------+---------------------------------------------------+
; DATAWIDTH      ; 4     ; Signed Integer                                    ;
; INDEXWIDTH     ; 2     ; Signed Integer                                    ;
+----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab_Top:Lab_inst|R:A_inst ;
+----------------+-------+-----------------------------------------------+
; Parameter Name ; Value ; Type                                          ;
+----------------+-------+-----------------------------------------------+
; DATAWIDTH      ; 4     ; Signed Integer                                ;
+----------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab_Top:Lab_inst|SHIFTER:SHIFTER_inst ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; DATAWIDTH      ; 4     ; Signed Integer                                            ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab_Top:Lab_inst|R:PSW_inst ;
+----------------+-------+-------------------------------------------------+
; Parameter Name ; Value ; Type                                            ;
+----------------+-------+-------------------------------------------------+
; DATAWIDTH      ; 4     ; Signed Integer                                  ;
+----------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: JtagForDebug:jtagForDebug_inst ;
+----------------+----------------------------------+-------------------------+
; Parameter Name ; Value                            ; Type                    ;
+----------------+----------------------------------+-------------------------+
; IDCODE_VALUE   ; 00010011000001110001000100010101 ; Unsigned Binary         ;
+----------------+----------------------------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------+
; Parameter Settings for User Entity Instance: BSC:bsc_SW ;
+----------------+-------+--------------------------------+
; Parameter Name ; Value ; Type                           ;
+----------------+-------+--------------------------------+
; DATAWIDTH      ; 18    ; Signed Integer                 ;
+----------------+-------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------+
; Parameter Settings for User Entity Instance: BSC:bsc_KEY ;
+----------------+-------+---------------------------------+
; Parameter Name ; Value ; Type                            ;
+----------------+-------+---------------------------------+
; DATAWIDTH      ; 4     ; Signed Integer                  ;
+----------------+-------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------+
; Parameter Settings for User Entity Instance: BSC:bsc_LED ;
+----------------+-------+---------------------------------+
; Parameter Name ; Value ; Type                            ;
+----------------+-------+---------------------------------+
; DATAWIDTH      ; 27    ; Signed Integer                  ;
+----------------+-------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------+
; Parameter Settings for User Entity Instance: BSC:bsc_HEX ;
+----------------+-------+---------------------------------+
; Parameter Name ; Value ; Type                            ;
+----------------+-------+---------------------------------+
; DATAWIDTH      ; 56    ; Signed Integer                  ;
+----------------+-------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                              ;
+-------------------------------------------+-------------------------------------------------------------------+
; Name                                      ; Value                                                             ;
+-------------------------------------------+-------------------------------------------------------------------+
; Number of entity instances                ; 1                                                                 ;
; Entity Instance                           ; Lab_Top:Lab_inst|ControlMemory:CM|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                               ;
;     -- WIDTH_A                            ; 20                                                                ;
;     -- NUMWORDS_A                         ; 64                                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                      ;
;     -- WIDTH_B                            ; 1                                                                 ;
;     -- NUMWORDS_B                         ; 1                                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                            ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                      ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                              ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                         ;
+-------------------------------------------+-------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "BSC:bsc_HEX"                                                                                                                                                                           ;
+----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                                                            ;
+----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DataOut  ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; Mode     ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; Mode[-1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
+----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "BSC:bsc_LED"                                                                                                                                                                           ;
+----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                                                            ;
+----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DataOut  ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; Mode     ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; Mode[-1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
+----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; Port Connectivity Checks: "GlobalCLK:globalTCK_inst" ;
+------+-------+----------+----------------------------+
; Port ; Type  ; Severity ; Details                    ;
+------+-------+----------+----------------------------+
; ena  ; Input ; Info     ; Stuck at VCC               ;
+------+-------+----------+----------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Lab_Top:Lab_inst|uAG:uAG_inst"                                                                                                            ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                    ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------+
; NA   ; Input ; Warning  ; Input port expression (5 bits) is smaller than the input port (6 bits) it drives.  Extra input bit(s) "NA[5..5]" will be connected to GND. ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Lab_Top:Lab_inst|R:uIR_inst"                                                        ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Q[5] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ce   ; Input  ; Info     ; Stuck at VCC                                                                        ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------+
; Port Connectivity Checks: "Lab_Top:Lab_inst|R:uAR_inst" ;
+------+-------+----------+-------------------------------+
; Port ; Type  ; Severity ; Details                       ;
+------+-------+----------+-------------------------------+
; ce   ; Input ; Info     ; Stuck at VCC                  ;
+------+-------+----------+-------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Lab_Top:Lab_inst|Sequencer:Sequencer_inst"                                                                                                  ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                      ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Run  ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; In-System Memory Content Editor Settings                                                                                                                     ;
+----------------+-------------+-------+-------+------------+--------------------------------------------------------------------------------------------------+
; Instance Index ; Instance ID ; Width ; Depth ; Mode       ; Hierarchy Location                                                                               ;
+----------------+-------------+-------+-------+------------+--------------------------------------------------------------------------------------------------+
; 0              ; CM          ; 20    ; 64    ; Read/Write ; Lab_Top:Lab_inst|ControlMemory:CM|altsyncram:altsyncram_component|altsyncram_g4d1:auto_generated ;
+----------------+-------------+-------+-------+------------+--------------------------------------------------------------------------------------------------+


+---------------------------------+
; Elapsed Time Per Partition      ;
+------------------+--------------+
; Partition Name   ; Elapsed Time ;
+------------------+--------------+
; Top              ; 00:00:00     ;
; sld_hub:auto_hub ; 00:00:00     ;
+------------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Processing started: Wed Nov 30 20:13:41 2022
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off DE2_115_Lab -c DE2_115_Lab
Info (20032): Parallel compilation is enabled and will use up to 2 processors
Info (12021): Found 1 design units, including 1 entities, in source file de2_115_top.v
    Info (12023): Found entity 1: DE2_115_TOP
Info (12021): Found 1 design units, including 1 entities, in source file seg7_lut.v
    Info (12023): Found entity 1: SEG7_LUT
Info (12021): Found 1 design units, including 1 entities, in source file jtag/bsc.v
    Info (12023): Found entity 1: BSC
Info (12021): Found 2 design units, including 2 entities, in source file jtag/globalclk.v
    Info (12023): Found entity 1: GlobalCLK_altclkctrl_7ji
    Info (12023): Found entity 2: GlobalCLK
Info (12021): Found 1 design units, including 1 entities, in source file jtag/jtagfordebug.qxp
    Info (12023): Found entity 1: JtagForDebug
Info (12127): Elaborating entity "DE2_115_TOP" for the top level hierarchy
Warning (10034): Output port "VGA_B" at DE2_115_TOP.v(60) has no driver
Warning (10034): Output port "VGA_G" at DE2_115_TOP.v(63) has no driver
Warning (10034): Output port "VGA_R" at DE2_115_TOP.v(65) has no driver
Warning (10034): Output port "ENET0_TX_DATA" at DE2_115_TOP.v(98) has no driver
Warning (10034): Output port "ENET1_TX_DATA" at DE2_115_TOP.v(116) has no driver
Warning (10034): Output port "OTG_ADDR" at DE2_115_TOP.v(131) has no driver
Warning (10034): Output port "OTG_DACK_N" at DE2_115_TOP.v(138) has no driver
Warning (10034): Output port "DRAM_ADDR" at DE2_115_TOP.v(146) has no driver
Warning (10034): Output port "DRAM_BA" at DE2_115_TOP.v(147) has no driver
Warning (10034): Output port "DRAM_DQM" at DE2_115_TOP.v(153) has no driver
Warning (10034): Output port "SRAM_ADDR" at DE2_115_TOP.v(158) has no driver
Warning (10034): Output port "FL_ADDR" at DE2_115_TOP.v(167) has no driver
Warning (10034): Output port "HSMC_TX_D_P" at DE2_115_TOP.v(195) has no driver
Warning (10034): Output port "SMA_CLKOUT" at DE2_115_TOP.v(11) has no driver
Warning (10034): Output port "LCD_BLON" at DE2_115_TOP.v(34) has no driver
Warning (10034): Output port "LCD_EN" at DE2_115_TOP.v(36) has no driver
Warning (10034): Output port "LCD_ON" at DE2_115_TOP.v(37) has no driver
Warning (10034): Output port "LCD_RS" at DE2_115_TOP.v(38) has no driver
Warning (10034): Output port "LCD_RW" at DE2_115_TOP.v(39) has no driver
Warning (10034): Output port "UART_CTS" at DE2_115_TOP.v(42) has no driver
Warning (10034): Output port "UART_TXD" at DE2_115_TOP.v(45) has no driver
Warning (10034): Output port "SD_CLK" at DE2_115_TOP.v(54) has no driver
Warning (10034): Output port "VGA_BLANK_N" at DE2_115_TOP.v(61) has no driver
Warning (10034): Output port "VGA_CLK" at DE2_115_TOP.v(62) has no driver
Warning (10034): Output port "VGA_HS" at DE2_115_TOP.v(64) has no driver
Warning (10034): Output port "VGA_SYNC_N" at DE2_115_TOP.v(66) has no driver
Warning (10034): Output port "VGA_VS" at DE2_115_TOP.v(67) has no driver
Warning (10034): Output port "AUD_DACDAT" at DE2_115_TOP.v(73) has no driver
Warning (10034): Output port "AUD_XCK" at DE2_115_TOP.v(75) has no driver
Warning (10034): Output port "EEP_I2C_SCLK" at DE2_115_TOP.v(78) has no driver
Warning (10034): Output port "I2C_SCLK" at DE2_115_TOP.v(82) has no driver
Warning (10034): Output port "ENET0_GTX_CLK" at DE2_115_TOP.v(86) has no driver
Warning (10034): Output port "ENET0_MDC" at DE2_115_TOP.v(88) has no driver
Warning (10034): Output port "ENET0_RST_N" at DE2_115_TOP.v(90) has no driver
Warning (10034): Output port "ENET0_TX_EN" at DE2_115_TOP.v(99) has no driver
Warning (10034): Output port "ENET0_TX_ER" at DE2_115_TOP.v(100) has no driver
Warning (10034): Output port "ENET1_GTX_CLK" at DE2_115_TOP.v(104) has no driver
Warning (10034): Output port "ENET1_MDC" at DE2_115_TOP.v(106) has no driver
Warning (10034): Output port "ENET1_RST_N" at DE2_115_TOP.v(108) has no driver
Warning (10034): Output port "ENET1_TX_EN" at DE2_115_TOP.v(117) has no driver
Warning (10034): Output port "ENET1_TX_ER" at DE2_115_TOP.v(118) has no driver
Warning (10034): Output port "TD_RESET_N" at DE2_115_TOP.v(125) has no driver
Warning (10034): Output port "OTG_CS_N" at DE2_115_TOP.v(132) has no driver
Warning (10034): Output port "OTG_WR_N" at DE2_115_TOP.v(133) has no driver
Warning (10034): Output port "OTG_RD_N" at DE2_115_TOP.v(134) has no driver
Warning (10034): Output port "OTG_RST_N" at DE2_115_TOP.v(136) has no driver
Warning (10034): Output port "DRAM_CAS_N" at DE2_115_TOP.v(148) has no driver
Warning (10034): Output port "DRAM_CKE" at DE2_115_TOP.v(149) has no driver
Warning (10034): Output port "DRAM_CLK" at DE2_115_TOP.v(150) has no driver
Warning (10034): Output port "DRAM_CS_N" at DE2_115_TOP.v(151) has no driver
Warning (10034): Output port "DRAM_RAS_N" at DE2_115_TOP.v(154) has no driver
Warning (10034): Output port "DRAM_WE_N" at DE2_115_TOP.v(155) has no driver
Warning (10034): Output port "SRAM_CE_N" at DE2_115_TOP.v(159) has no driver
Warning (10034): Output port "SRAM_LB_N" at DE2_115_TOP.v(161) has no driver
Warning (10034): Output port "SRAM_OE_N" at DE2_115_TOP.v(162) has no driver
Warning (10034): Output port "SRAM_UB_N" at DE2_115_TOP.v(163) has no driver
Warning (10034): Output port "SRAM_WE_N" at DE2_115_TOP.v(164) has no driver
Warning (10034): Output port "FL_CE_N" at DE2_115_TOP.v(168) has no driver
Warning (10034): Output port "FL_OE_N" at DE2_115_TOP.v(170) has no driver
Warning (10034): Output port "FL_RST_N" at DE2_115_TOP.v(171) has no driver
Warning (10034): Output port "FL_WE_N" at DE2_115_TOP.v(173) has no driver
Warning (10034): Output port "FL_WP_N" at DE2_115_TOP.v(174) has no driver
Warning (10034): Output port "HSMC_CLKOUT_P1" at DE2_115_TOP.v(188) has no driver
Warning (10034): Output port "HSMC_CLKOUT_P2" at DE2_115_TOP.v(189) has no driver
Warning (10034): Output port "HSMC_CLKOUT0" at DE2_115_TOP.v(190) has no driver
Warning (12125): Using design file lab_top.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: Lab_Top
Info (12128): Elaborating entity "Lab_Top" for hierarchy "Lab_Top:Lab_inst"
Warning (10036): Verilog HDL or VHDL warning at lab_top.v(59): object "NOP1" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at lab_top.v(60): object "NOP2" assigned a value but never read
Warning (10230): Verilog HDL assignment warning at lab_top.v(61): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at lab_top.v(62): truncated value with size 32 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at lab_top.v(66): truncated value with size 6 to match size of target (5)
Warning (12125): Using design file sequencer.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: Sequencer
Info (12128): Elaborating entity "Sequencer" for hierarchy "Lab_Top:Lab_inst|Sequencer:Sequencer_inst"
Warning (12125): Using design file r.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: R
Info (12128): Elaborating entity "R" for hierarchy "Lab_Top:Lab_inst|R:uAR_inst"
Warning (12125): Using design file controlmemory.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: ControlMemory
Info (12128): Elaborating entity "ControlMemory" for hierarchy "Lab_Top:Lab_inst|ControlMemory:CM"
Info (12128): Elaborating entity "altsyncram" for hierarchy "Lab_Top:Lab_inst|ControlMemory:CM|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "Lab_Top:Lab_inst|ControlMemory:CM|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "Lab_Top:Lab_inst|ControlMemory:CM|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "../lab7_verilog/lab7_CM.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=CM"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "64"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "6"
    Info (12134): Parameter "width_a" = "20"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_g4d1.tdf
    Info (12023): Found entity 1: altsyncram_g4d1
Info (12128): Elaborating entity "altsyncram_g4d1" for hierarchy "Lab_Top:Lab_inst|ControlMemory:CM|altsyncram:altsyncram_component|altsyncram_g4d1:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_1oe2.tdf
    Info (12023): Found entity 1: altsyncram_1oe2
Info (12128): Elaborating entity "altsyncram_1oe2" for hierarchy "Lab_Top:Lab_inst|ControlMemory:CM|altsyncram:altsyncram_component|altsyncram_g4d1:auto_generated|altsyncram_1oe2:altsyncram1"
Critical Warning (127003): Can't find Memory Initialization File or Hexadecimal (Intel-Format) File ../lab7_verilog/lab7_CM.mif -- setting all initial values to 0
Info (12128): Elaborating entity "sld_mod_ram_rom" for hierarchy "Lab_Top:Lab_inst|ControlMemory:CM|altsyncram:altsyncram_component|altsyncram_g4d1:auto_generated|sld_mod_ram_rom:mgl_prim2"
Info (12130): Elaborated megafunction instantiation "Lab_Top:Lab_inst|ControlMemory:CM|altsyncram:altsyncram_component|altsyncram_g4d1:auto_generated|sld_mod_ram_rom:mgl_prim2"
Info (12133): Instantiated megafunction "Lab_Top:Lab_inst|ControlMemory:CM|altsyncram:altsyncram_component|altsyncram_g4d1:auto_generated|sld_mod_ram_rom:mgl_prim2" with the following parameter:
    Info (12134): Parameter "CVALUE" = "00000000000000000000"
    Info (12134): Parameter "IS_DATA_IN_RAM" = "1"
    Info (12134): Parameter "IS_READABLE" = "1"
    Info (12134): Parameter "NODE_NAME" = "1129119744"
    Info (12134): Parameter "NUMWORDS" = "64"
    Info (12134): Parameter "SHIFT_COUNT_BITS" = "5"
    Info (12134): Parameter "WIDTH_WORD" = "20"
    Info (12134): Parameter "WIDTHAD" = "6"
Info (12128): Elaborating entity "sld_rom_sr" for hierarchy "Lab_Top:Lab_inst|ControlMemory:CM|altsyncram:altsyncram_component|altsyncram_g4d1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr"
Info (12128): Elaborating entity "R" for hierarchy "Lab_Top:Lab_inst|R:uIR_inst"
Info (12128): Elaborating entity "R" for hierarchy "Lab_Top:Lab_inst|R:IR_inst"
Warning (12125): Using design file uag.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: uAG
Info (12128): Elaborating entity "uAG" for hierarchy "Lab_Top:Lab_inst|uAG:uAG_inst"
Warning (12125): Using design file alu.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: ALU
Info (12128): Elaborating entity "ALU" for hierarchy "Lab_Top:Lab_inst|ALU:ALU_inst"
Warning (10036): Verilog HDL or VHDL warning at alu.v(11): object "NOP" assigned a value but never read
Warning (10230): Verilog HDL assignment warning at alu.v(18): truncated value with size 32 to match size of target (11)
Info (10264): Verilog HDL Case Statement information at alu.v(30): all case item expressions in this case statement are onehot
Warning (12125): Using design file grs.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: GRS
Info (12128): Elaborating entity "GRS" for hierarchy "Lab_Top:Lab_inst|GRS:GRS_inst"
Info (12128): Elaborating entity "R" for hierarchy "Lab_Top:Lab_inst|R:A_inst"
Warning (12125): Using design file shifter.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: SHIFTER
Info (12128): Elaborating entity "SHIFTER" for hierarchy "Lab_Top:Lab_inst|SHIFTER:SHIFTER_inst"
Info (12128): Elaborating entity "SEG7_LUT" for hierarchy "SEG7_LUT:u7"
Info (12128): Elaborating entity "GlobalCLK" for hierarchy "GlobalCLK:globalTCK_inst"
Info (12128): Elaborating entity "GlobalCLK_altclkctrl_7ji" for hierarchy "GlobalCLK:globalTCK_inst|GlobalCLK_altclkctrl_7ji:GlobalCLK_altclkctrl_7ji_component"
Info (12128): Elaborating entity "JtagForDebug" for hierarchy "JtagForDebug:jtagForDebug_inst"
Info (12128): Elaborating entity "BSC" for hierarchy "BSC:bsc_SW"
Info (12128): Elaborating entity "BSC" for hierarchy "BSC:bsc_KEY"
Info (12128): Elaborating entity "BSC" for hierarchy "BSC:bsc_LED"
Info (12128): Elaborating entity "BSC" for hierarchy "BSC:bsc_HEX"
Warning (12240): Synthesis found one or more imported partitions that will be treated as black boxes for timing analysis during synthesis
Warning (19016): Clock multiplexers are found and protected
    Warning (19017): Found clock multiplexer BSC:bsc_KEY|DataOut[1]
Warning (13046): Tri-state node(s) do not directly drive top-level pin(s)
    Warning (13048): Converted tri-state node "Lab_Top:Lab_inst|BUS[3]" into a selector
    Warning (13048): Converted tri-state node "Lab_Top:Lab_inst|BUS[2]" into a selector
    Warning (13048): Converted tri-state node "Lab_Top:Lab_inst|BUS[1]" into a selector
    Warning (13048): Converted tri-state node "Lab_Top:Lab_inst|BUS[0]" into a selector
Info (276014): Found 1 instances of uninferred RAM logic
    Info (276004): RAM logic "Lab_Top:Lab_inst|GRS:GRS_inst|regSet" is uninferred due to inappropriate RAM size
Warning (12241): 4 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13039): The following bidir pins have no drivers
    Warning (13040): Bidir "LCD_DATA[0]" has no driver
    Warning (13040): Bidir "LCD_DATA[1]" has no driver
    Warning (13040): Bidir "LCD_DATA[2]" has no driver
    Warning (13040): Bidir "LCD_DATA[3]" has no driver
    Warning (13040): Bidir "LCD_DATA[4]" has no driver
    Warning (13040): Bidir "LCD_DATA[5]" has no driver
    Warning (13040): Bidir "LCD_DATA[6]" has no driver
    Warning (13040): Bidir "LCD_DATA[7]" has no driver
    Warning (13040): Bidir "PS2_CLK" has no driver
    Warning (13040): Bidir "PS2_DAT" has no driver
    Warning (13040): Bidir "PS2_CLK2" has no driver
    Warning (13040): Bidir "PS2_DAT2" has no driver
    Warning (13040): Bidir "SD_CMD" has no driver
    Warning (13040): Bidir "EEP_I2C_SDAT" has no driver
    Warning (13040): Bidir "ENET0_MDIO" has no driver
    Warning (13040): Bidir "ENET1_MDIO" has no driver
    Warning (13040): Bidir "OTG_DATA[0]" has no driver
    Warning (13040): Bidir "OTG_DATA[1]" has no driver
    Warning (13040): Bidir "OTG_DATA[2]" has no driver
    Warning (13040): Bidir "OTG_DATA[3]" has no driver
    Warning (13040): Bidir "OTG_DATA[4]" has no driver
    Warning (13040): Bidir "OTG_DATA[5]" has no driver
    Warning (13040): Bidir "OTG_DATA[6]" has no driver
    Warning (13040): Bidir "OTG_DATA[7]" has no driver
    Warning (13040): Bidir "OTG_DATA[8]" has no driver
    Warning (13040): Bidir "OTG_DATA[9]" has no driver
    Warning (13040): Bidir "OTG_DATA[10]" has no driver
    Warning (13040): Bidir "OTG_DATA[11]" has no driver
    Warning (13040): Bidir "OTG_DATA[12]" has no driver
    Warning (13040): Bidir "OTG_DATA[13]" has no driver
    Warning (13040): Bidir "OTG_DATA[14]" has no driver
    Warning (13040): Bidir "OTG_DATA[15]" has no driver
    Warning (13040): Bidir "OTG_FSPEED" has no driver
    Warning (13040): Bidir "OTG_LSPEED" has no driver
    Warning (13040): Bidir "HSMC_D[0]" has no driver
    Warning (13040): Bidir "HSMC_D[1]" has no driver
    Warning (13040): Bidir "HSMC_D[2]" has no driver
    Warning (13040): Bidir "HSMC_D[3]" has no driver
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "SMA_CLKOUT" is stuck at GND
    Warning (13410): Pin "LEDR[5]" is stuck at GND
    Warning (13410): Pin "LCD_BLON" is stuck at GND
    Warning (13410): Pin "LCD_EN" is stuck at GND
    Warning (13410): Pin "LCD_ON" is stuck at GND
    Warning (13410): Pin "LCD_RS" is stuck at GND
    Warning (13410): Pin "LCD_RW" is stuck at GND
    Warning (13410): Pin "UART_CTS" is stuck at GND
    Warning (13410): Pin "UART_TXD" is stuck at GND
    Warning (13410): Pin "SD_CLK" is stuck at GND
    Warning (13410): Pin "VGA_B[0]" is stuck at GND
    Warning (13410): Pin "VGA_B[1]" is stuck at GND
    Warning (13410): Pin "VGA_B[2]" is stuck at GND
    Warning (13410): Pin "VGA_B[3]" is stuck at GND
    Warning (13410): Pin "VGA_B[4]" is stuck at GND
    Warning (13410): Pin "VGA_B[5]" is stuck at GND
    Warning (13410): Pin "VGA_B[6]" is stuck at GND
    Warning (13410): Pin "VGA_B[7]" is stuck at GND
    Warning (13410): Pin "VGA_BLANK_N" is stuck at GND
    Warning (13410): Pin "VGA_CLK" is stuck at GND
    Warning (13410): Pin "VGA_G[0]" is stuck at GND
    Warning (13410): Pin "VGA_G[1]" is stuck at GND
    Warning (13410): Pin "VGA_G[2]" is stuck at GND
    Warning (13410): Pin "VGA_G[3]" is stuck at GND
    Warning (13410): Pin "VGA_G[4]" is stuck at GND
    Warning (13410): Pin "VGA_G[5]" is stuck at GND
    Warning (13410): Pin "VGA_G[6]" is stuck at GND
    Warning (13410): Pin "VGA_G[7]" is stuck at GND
    Warning (13410): Pin "VGA_HS" is stuck at GND
    Warning (13410): Pin "VGA_R[0]" is stuck at GND
    Warning (13410): Pin "VGA_R[1]" is stuck at GND
    Warning (13410): Pin "VGA_R[2]" is stuck at GND
    Warning (13410): Pin "VGA_R[3]" is stuck at GND
    Warning (13410): Pin "VGA_R[4]" is stuck at GND
    Warning (13410): Pin "VGA_R[5]" is stuck at GND
    Warning (13410): Pin "VGA_R[6]" is stuck at GND
    Warning (13410): Pin "VGA_R[7]" is stuck at GND
    Warning (13410): Pin "VGA_SYNC_N" is stuck at GND
    Warning (13410): Pin "VGA_VS" is stuck at GND
    Warning (13410): Pin "AUD_DACDAT" is stuck at GND
    Warning (13410): Pin "AUD_XCK" is stuck at GND
    Warning (13410): Pin "EEP_I2C_SCLK" is stuck at GND
    Warning (13410): Pin "I2C_SCLK" is stuck at GND
    Warning (13410): Pin "ENET0_GTX_CLK" is stuck at GND
    Warning (13410): Pin "ENET0_MDC" is stuck at GND
    Warning (13410): Pin "ENET0_RST_N" is stuck at GND
    Warning (13410): Pin "ENET0_TX_DATA[0]" is stuck at GND
    Warning (13410): Pin "ENET0_TX_DATA[1]" is stuck at GND
    Warning (13410): Pin "ENET0_TX_DATA[2]" is stuck at GND
    Warning (13410): Pin "ENET0_TX_DATA[3]" is stuck at GND
    Warning (13410): Pin "ENET0_TX_EN" is stuck at GND
    Warning (13410): Pin "ENET0_TX_ER" is stuck at GND
    Warning (13410): Pin "ENET1_GTX_CLK" is stuck at GND
    Warning (13410): Pin "ENET1_MDC" is stuck at GND
    Warning (13410): Pin "ENET1_RST_N" is stuck at GND
    Warning (13410): Pin "ENET1_TX_DATA[0]" is stuck at GND
    Warning (13410): Pin "ENET1_TX_DATA[1]" is stuck at GND
    Warning (13410): Pin "ENET1_TX_DATA[2]" is stuck at GND
    Warning (13410): Pin "ENET1_TX_DATA[3]" is stuck at GND
    Warning (13410): Pin "ENET1_TX_EN" is stuck at GND
    Warning (13410): Pin "ENET1_TX_ER" is stuck at GND
    Warning (13410): Pin "TD_RESET_N" is stuck at GND
    Warning (13410): Pin "OTG_ADDR[0]" is stuck at GND
    Warning (13410): Pin "OTG_ADDR[1]" is stuck at GND
    Warning (13410): Pin "OTG_CS_N" is stuck at GND
    Warning (13410): Pin "OTG_WR_N" is stuck at GND
    Warning (13410): Pin "OTG_RD_N" is stuck at GND
    Warning (13410): Pin "OTG_RST_N" is stuck at GND
    Warning (13410): Pin "OTG_DACK_N[0]" is stuck at GND
    Warning (13410): Pin "OTG_DACK_N[1]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[0]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[1]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[2]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[3]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[4]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[5]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[6]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[7]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[8]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[9]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[10]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[11]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[12]" is stuck at GND
    Warning (13410): Pin "DRAM_BA[0]" is stuck at GND
    Warning (13410): Pin "DRAM_BA[1]" is stuck at GND
    Warning (13410): Pin "DRAM_CAS_N" is stuck at GND
    Warning (13410): Pin "DRAM_CKE" is stuck at GND
    Warning (13410): Pin "DRAM_CLK" is stuck at GND
    Warning (13410): Pin "DRAM_CS_N" is stuck at GND
    Warning (13410): Pin "DRAM_DQM[0]" is stuck at GND
    Warning (13410): Pin "DRAM_DQM[1]" is stuck at GND
    Warning (13410): Pin "DRAM_DQM[2]" is stuck at GND
    Warning (13410): Pin "DRAM_DQM[3]" is stuck at GND
    Warning (13410): Pin "DRAM_RAS_N" is stuck at GND
    Warning (13410): Pin "DRAM_WE_N" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[0]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[1]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[2]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[3]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[4]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[5]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[6]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[7]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[8]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[9]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[10]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[11]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[12]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[13]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[14]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[15]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[16]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[17]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[18]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[19]" is stuck at GND
    Warning (13410): Pin "SRAM_CE_N" is stuck at GND
    Warning (13410): Pin "SRAM_LB_N" is stuck at GND
    Warning (13410): Pin "SRAM_OE_N" is stuck at GND
    Warning (13410): Pin "SRAM_UB_N" is stuck at GND
    Warning (13410): Pin "SRAM_WE_N" is stuck at GND
    Warning (13410): Pin "FL_ADDR[0]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[1]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[2]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[3]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[4]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[5]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[6]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[7]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[8]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[9]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[10]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[11]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[12]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[13]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[14]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[15]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[16]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[17]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[18]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[19]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[20]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[21]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[22]" is stuck at GND
    Warning (13410): Pin "FL_CE_N" is stuck at GND
    Warning (13410): Pin "FL_OE_N" is stuck at GND
    Warning (13410): Pin "FL_RST_N" is stuck at GND
    Warning (13410): Pin "FL_WE_N" is stuck at GND
    Warning (13410): Pin "FL_WP_N" is stuck at GND
    Warning (13410): Pin "HSMC_CLKOUT_P1" is stuck at GND
    Warning (13410): Pin "HSMC_CLKOUT_P2" is stuck at GND
    Warning (13410): Pin "HSMC_CLKOUT0" is stuck at GND
    Warning (13410): Pin "HSMC_TX_D_P[0]" is stuck at GND
    Warning (13410): Pin "HSMC_TX_D_P[1]" is stuck at GND
    Warning (13410): Pin "HSMC_TX_D_P[2]" is stuck at GND
    Warning (13410): Pin "HSMC_TX_D_P[3]" is stuck at GND
    Warning (13410): Pin "HSMC_TX_D_P[4]" is stuck at GND
    Warning (13410): Pin "HSMC_TX_D_P[5]" is stuck at GND
    Warning (13410): Pin "HSMC_TX_D_P[6]" is stuck at GND
    Warning (13410): Pin "HSMC_TX_D_P[7]" is stuck at GND
    Warning (13410): Pin "HSMC_TX_D_P[8]" is stuck at GND
    Warning (13410): Pin "HSMC_TX_D_P[9]" is stuck at GND
    Warning (13410): Pin "HSMC_TX_D_P[10]" is stuck at GND
    Warning (13410): Pin "HSMC_TX_D_P[11]" is stuck at GND
    Warning (13410): Pin "HSMC_TX_D_P[12]" is stuck at GND
    Warning (13410): Pin "HSMC_TX_D_P[13]" is stuck at GND
    Warning (13410): Pin "HSMC_TX_D_P[14]" is stuck at GND
    Warning (13410): Pin "HSMC_TX_D_P[15]" is stuck at GND
    Warning (13410): Pin "HSMC_TX_D_P[16]" is stuck at GND
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "sld_hub:auto_hub|receive[0][0]" is stuck at GND
Info (286031): Timing-Driven Synthesis is running on partition "sld_hub:auto_hub"
Info (144001): Generated suppressed messages file S:/Computer _composition_experience/Experience classes/class_4_20221130/DE2-115/output/DE2_115_Lab.map.smsg
Info (35026): Attempting to remove 58 I/O cell(s) that do not connect to top-level pins or have illegal connectivity
    Info (35027): Removed I/O cell "JtagForDebug:jtagForDebug_inst|oBSR_Select[0]~output"
    Info (35027): Removed I/O cell "JtagForDebug:jtagForDebug_inst|oBSR_Select[0]"
    Info (35027): Removed I/O cell "JtagForDebug:jtagForDebug_inst|oBSR_Select[1]~output"
    Info (35027): Removed I/O cell "JtagForDebug:jtagForDebug_inst|oBSR_Select[1]"
    Info (35027): Removed I/O cell "JtagForDebug:jtagForDebug_inst|oBSR_Select[2]~output"
    Info (35027): Removed I/O cell "JtagForDebug:jtagForDebug_inst|oBSR_Select[2]"
    Info (35027): Removed I/O cell "JtagForDebug:jtagForDebug_inst|oBSR_Select[3]~output"
    Info (35027): Removed I/O cell "JtagForDebug:jtagForDebug_inst|oBSR_Select[3]"
    Info (35027): Removed I/O cell "JtagForDebug:jtagForDebug_inst|oBSR_Select[4]~output"
    Info (35027): Removed I/O cell "JtagForDebug:jtagForDebug_inst|oBSR_Select[4]"
    Info (35027): Removed I/O cell "JtagForDebug:jtagForDebug_inst|oBSR_Select[5]~output"
    Info (35027): Removed I/O cell "JtagForDebug:jtagForDebug_inst|oBSR_Select[5]"
    Info (35027): Removed I/O cell "JtagForDebug:jtagForDebug_inst|oBSR_Select[6]~output"
    Info (35027): Removed I/O cell "JtagForDebug:jtagForDebug_inst|oBSR_Select[6]"
    Info (35027): Removed I/O cell "JtagForDebug:jtagForDebug_inst|oBSR_Select[7]~output"
    Info (35027): Removed I/O cell "JtagForDebug:jtagForDebug_inst|oBSR_Select[7]"
    Info (35027): Removed I/O cell "JtagForDebug:jtagForDebug_inst|oBSR_Select[8]~output"
    Info (35027): Removed I/O cell "JtagForDebug:jtagForDebug_inst|oBSR_Select[8]"
    Info (35027): Removed I/O cell "JtagForDebug:jtagForDebug_inst|oBSR_Select[9]~output"
    Info (35027): Removed I/O cell "JtagForDebug:jtagForDebug_inst|oBSR_Select[9]"
    Info (35027): Removed I/O cell "JtagForDebug:jtagForDebug_inst|oBSR_Select[10]~output"
    Info (35027): Removed I/O cell "JtagForDebug:jtagForDebug_inst|oBSR_Select[10]"
    Info (35027): Removed I/O cell "JtagForDebug:jtagForDebug_inst|oShiftDR~output"
    Info (35027): Removed I/O cell "JtagForDebug:jtagForDebug_inst|oShiftDR"
    Info (35027): Removed I/O cell "JtagForDebug:jtagForDebug_inst|oCaptureDR~output"
    Info (35027): Removed I/O cell "JtagForDebug:jtagForDebug_inst|oCaptureDR"
    Info (35027): Removed I/O cell "JtagForDebug:jtagForDebug_inst|oUpdateDR~output"
    Info (35027): Removed I/O cell "JtagForDebug:jtagForDebug_inst|oUpdateDR"
    Info (35027): Removed I/O cell "JtagForDebug:jtagForDebug_inst|oMode~output"
    Info (35027): Removed I/O cell "JtagForDebug:jtagForDebug_inst|oMode"
    Info (35027): Removed I/O cell "JtagForDebug:jtagForDebug_inst|oJTAG_Reset~output"
    Info (35027): Removed I/O cell "JtagForDebug:jtagForDebug_inst|oJTAG_Reset"
    Info (35027): Removed I/O cell "JtagForDebug:jtagForDebug_inst|iBSR_ScanOut[10]~input"
    Info (35027): Removed I/O cell "JtagForDebug:jtagForDebug_inst|iBSR_ScanOut[10]"
    Info (35027): Removed I/O cell "JtagForDebug:jtagForDebug_inst|iBSR_ScanOut[9]~input"
    Info (35027): Removed I/O cell "JtagForDebug:jtagForDebug_inst|iBSR_ScanOut[9]"
    Info (35027): Removed I/O cell "JtagForDebug:jtagForDebug_inst|iBSR_ScanOut[8]~input"
    Info (35027): Removed I/O cell "JtagForDebug:jtagForDebug_inst|iBSR_ScanOut[8]"
    Info (35027): Removed I/O cell "JtagForDebug:jtagForDebug_inst|iBSR_ScanOut[7]~input"
    Info (35027): Removed I/O cell "JtagForDebug:jtagForDebug_inst|iBSR_ScanOut[7]"
    Info (35027): Removed I/O cell "JtagForDebug:jtagForDebug_inst|iBSR_ScanOut[6]~input"
    Info (35027): Removed I/O cell "JtagForDebug:jtagForDebug_inst|iBSR_ScanOut[6]"
    Info (35027): Removed I/O cell "JtagForDebug:jtagForDebug_inst|iBSR_ScanOut[5]~input"
    Info (35027): Removed I/O cell "JtagForDebug:jtagForDebug_inst|iBSR_ScanOut[5]"
    Info (35027): Removed I/O cell "JtagForDebug:jtagForDebug_inst|iBSR_ScanOut[4]~input"
    Info (35027): Removed I/O cell "JtagForDebug:jtagForDebug_inst|iBSR_ScanOut[4]"
    Info (35027): Removed I/O cell "JtagForDebug:jtagForDebug_inst|iBSR_ScanOut[3]~input"
    Info (35027): Removed I/O cell "JtagForDebug:jtagForDebug_inst|iBSR_ScanOut[3]"
    Info (35027): Removed I/O cell "JtagForDebug:jtagForDebug_inst|iBSR_ScanOut[2]~input"
    Info (35027): Removed I/O cell "JtagForDebug:jtagForDebug_inst|iBSR_ScanOut[2]"
    Info (35027): Removed I/O cell "JtagForDebug:jtagForDebug_inst|iBSR_ScanOut[1]~input"
    Info (35027): Removed I/O cell "JtagForDebug:jtagForDebug_inst|iBSR_ScanOut[1]"
    Info (35027): Removed I/O cell "JtagForDebug:jtagForDebug_inst|iBSR_ScanOut[0]~input"
    Info (35027): Removed I/O cell "JtagForDebug:jtagForDebug_inst|iBSR_ScanOut[0]"
    Info (35027): Removed I/O cell "JtagForDebug:jtagForDebug_inst|iTDI~input"
    Info (35027): Removed I/O cell "JtagForDebug:jtagForDebug_inst|iTDI"
    Info (35027): Removed I/O cell "JtagForDebug:jtagForDebug_inst|iTCK~input"
    Info (35027): Removed I/O cell "JtagForDebug:jtagForDebug_inst|iTCK"
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 71 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "CLOCK_50"
    Warning (15610): No output dependent on input pin "CLOCK2_50"
    Warning (15610): No output dependent on input pin "CLOCK3_50"
    Warning (15610): No output dependent on input pin "ENETCLK_25"
    Warning (15610): No output dependent on input pin "SMA_CLKIN"
    Warning (15610): No output dependent on input pin "UART_RTS"
    Warning (15610): No output dependent on input pin "UART_RXD"
    Warning (15610): No output dependent on input pin "SD_WP_N"
    Warning (15610): No output dependent on input pin "AUD_ADCDAT"
    Warning (15610): No output dependent on input pin "ENET0_INT_N"
    Warning (15610): No output dependent on input pin "ENET0_RX_CLK"
    Warning (15610): No output dependent on input pin "ENET0_RX_COL"
    Warning (15610): No output dependent on input pin "ENET0_RX_CRS"
    Warning (15610): No output dependent on input pin "ENET0_RX_DATA[0]"
    Warning (15610): No output dependent on input pin "ENET0_RX_DATA[1]"
    Warning (15610): No output dependent on input pin "ENET0_RX_DATA[2]"
    Warning (15610): No output dependent on input pin "ENET0_RX_DATA[3]"
    Warning (15610): No output dependent on input pin "ENET0_RX_DV"
    Warning (15610): No output dependent on input pin "ENET0_RX_ER"
    Warning (15610): No output dependent on input pin "ENET0_TX_CLK"
    Warning (15610): No output dependent on input pin "ENET0_LINK100"
    Warning (15610): No output dependent on input pin "ENET1_INT_N"
    Warning (15610): No output dependent on input pin "ENET1_RX_CLK"
    Warning (15610): No output dependent on input pin "ENET1_RX_COL"
    Warning (15610): No output dependent on input pin "ENET1_RX_CRS"
    Warning (15610): No output dependent on input pin "ENET1_RX_DATA[0]"
    Warning (15610): No output dependent on input pin "ENET1_RX_DATA[1]"
    Warning (15610): No output dependent on input pin "ENET1_RX_DATA[2]"
    Warning (15610): No output dependent on input pin "ENET1_RX_DATA[3]"
    Warning (15610): No output dependent on input pin "ENET1_RX_DV"
    Warning (15610): No output dependent on input pin "ENET1_RX_ER"
    Warning (15610): No output dependent on input pin "ENET1_TX_CLK"
    Warning (15610): No output dependent on input pin "ENET1_LINK100"
    Warning (15610): No output dependent on input pin "TD_CLK27"
    Warning (15610): No output dependent on input pin "TD_DATA[0]"
    Warning (15610): No output dependent on input pin "TD_DATA[1]"
    Warning (15610): No output dependent on input pin "TD_DATA[2]"
    Warning (15610): No output dependent on input pin "TD_DATA[3]"
    Warning (15610): No output dependent on input pin "TD_DATA[4]"
    Warning (15610): No output dependent on input pin "TD_DATA[5]"
    Warning (15610): No output dependent on input pin "TD_DATA[6]"
    Warning (15610): No output dependent on input pin "TD_DATA[7]"
    Warning (15610): No output dependent on input pin "TD_HS"
    Warning (15610): No output dependent on input pin "TD_VS"
    Warning (15610): No output dependent on input pin "OTG_INT[0]"
    Warning (15610): No output dependent on input pin "OTG_INT[1]"
    Warning (15610): No output dependent on input pin "OTG_DREQ[0]"
    Warning (15610): No output dependent on input pin "OTG_DREQ[1]"
    Warning (15610): No output dependent on input pin "IRDA_RXD"
    Warning (15610): No output dependent on input pin "FL_RY"
    Warning (15610): No output dependent on input pin "HSMC_CLKIN_P1"
    Warning (15610): No output dependent on input pin "HSMC_CLKIN_P2"
    Warning (15610): No output dependent on input pin "HSMC_CLKIN0"
    Warning (15610): No output dependent on input pin "HSMC_RX_D_P[0]"
    Warning (15610): No output dependent on input pin "HSMC_RX_D_P[1]"
    Warning (15610): No output dependent on input pin "HSMC_RX_D_P[2]"
    Warning (15610): No output dependent on input pin "HSMC_RX_D_P[3]"
    Warning (15610): No output dependent on input pin "HSMC_RX_D_P[4]"
    Warning (15610): No output dependent on input pin "HSMC_RX_D_P[5]"
    Warning (15610): No output dependent on input pin "HSMC_RX_D_P[6]"
    Warning (15610): No output dependent on input pin "HSMC_RX_D_P[7]"
    Warning (15610): No output dependent on input pin "HSMC_RX_D_P[8]"
    Warning (15610): No output dependent on input pin "HSMC_RX_D_P[9]"
    Warning (15610): No output dependent on input pin "HSMC_RX_D_P[10]"
    Warning (15610): No output dependent on input pin "HSMC_RX_D_P[11]"
    Warning (15610): No output dependent on input pin "HSMC_RX_D_P[12]"
    Warning (15610): No output dependent on input pin "HSMC_RX_D_P[13]"
    Warning (15610): No output dependent on input pin "HSMC_RX_D_P[14]"
    Warning (15610): No output dependent on input pin "HSMC_RX_D_P[15]"
    Warning (15610): No output dependent on input pin "HSMC_RX_D_P[16]"
    Warning (15610): No output dependent on input pin "JTRST_n"
Info (21057): Implemented 1145 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 100 input pins
    Info (21059): Implemented 253 output pins
    Info (21060): Implemented 138 bidirectional pins
    Info (21061): Implemented 632 logic cells
    Info (21064): Implemented 20 RAM segments
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 372 warnings
    Info: Peak virtual memory: 4664 megabytes
    Info: Processing ended: Wed Nov 30 20:13:45 2022
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:04


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in S:/Computer _composition_experience/Experience classes/class_4_20221130/DE2-115/output/DE2_115_Lab.map.smsg.


