<?xml version="1.0" encoding="utf-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.1//EN" "http://www.w3.org/TR/xhtml11/DTD/xhtml11.dtd">
<html xmlns="http://www.w3.org/1999/xhtml"><head><link rel="stylesheet" type="text/css" href="insn.css"/><meta name="generator" content="iform.xsl"/><title>STM, STMIA, STMEA -- AArch32</title></head><body><table style="margin: 0 auto;"><tr><td><div class="topbar"><a href="index.html">Base Instructions</a></div></td><td><div class="topbar"><a href="fpsimdindex.html">SIMD&amp;FP Instructions</a></div></td><td><div class="topbar"><a href="a32_encindex.html">A32 Instructions by Encoding</a></div></td><td><div class="topbar"><a href="t32_encindex.html">T32 Instructions by Encoding</a></div></td><td><div class="topbar"><a href="shared_pseudocode.html">Shared Pseudocode</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><hr/><h2 class="instruction-section">STM, STMIA, STMEA</h2>
      <p class="aml">Store Multiple (Increment After, Empty Ascending) stores multiple registers to consecutive memory locations using an address from a base register. The consecutive memory locations start at this address, and the address just above the last of those locations can optionally be written back to the base register.</p>
      <p class="aml">The lowest-numbered register is loaded from the lowest memory address, through to the highest-numbered register from the highest memory address. See also <a class="armarm-xref" title="Reference to Armv8 ARM section">Encoding of lists of general-purpose registers and the PC</a>.</p>
      <p class="aml">Armv8.2 permits the deprecation of some Store Multiple ordering behaviors in AArch32 state, for more information see <a class="armarm-xref" title="Reference to Armv8 ARM section">FEAT_LSMAOC</a>. For details of related system instructions see <a class="armarm-xref" title="Reference to Armv8 ARM section">STM (User registers)</a>.</p>
    
    <p class="desc">
      It has encodings from the following instruction sets:
       A32 (
      <a href="#iclass_a1">A1</a>
      )
       and 
       T32 (
      <a href="#iclass_t1">T1</a>
       and 
      <a href="#iclass_t2">T2</a>
      )
      .
    </p>
    <h3 class="classheading"><a id="iclass_a1"/>A1</h3><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td colspan="4" class="lr">!= 1111</td><td class="l">1</td><td>0</td><td class="r">0</td><td class="lr">0</td><td class="lr">1</td><td class="lr">0</td><td class="lr">W</td><td class="lr">0</td><td colspan="4" class="lr">Rn</td><td colspan="16" class="lr">register_list</td></tr><tr class="secondrow"><td colspan="4" class="droppedname">cond</td><td colspan="3"/><td/><td/><td/><td/><td/><td colspan="4"/><td colspan="16"/></tr></tbody></table></div><div class="encoding"><h4 class="encoding">A1</h4><a id="STM_A1"/><p class="asm-code">STM<a href="#sa_ia" title="Optional suffix for Increment After form">{IA}</a>{<a href="#sa_c" title="See {xref{ARMARM_Babbefhf}{Standard assembler syntax fields}}">&lt;c&gt;</a>}{<a href="#sa_q" title="See {xref{ARMARM_Babbefhf}{Standard assembler syntax fields}}">&lt;q&gt;</a>} <a href="#sa_rn" title="General-purpose base register (field &quot;Rn&quot;)">&lt;Rn&gt;</a><a href="#sa_0d33" title="The address adjusted by the size of data loaded is written back to the base register (field &quot;W&quot;)">{!}</a>, <a href="#sa_registers_2" title="List of one or more registers to be stored">&lt;registers&gt;</a>
        //
      
        (Preferred syntax)
      </p><p class="asm-code">STMEA{<a href="#sa_c" title="See {xref{ARMARM_Babbefhf}{Standard assembler syntax fields}}">&lt;c&gt;</a>}{<a href="#sa_q" title="See {xref{ARMARM_Babbefhf}{Standard assembler syntax fields}}">&lt;q&gt;</a>} <a href="#sa_rn" title="General-purpose base register (field &quot;Rn&quot;)">&lt;Rn&gt;</a><a href="#sa_0d33" title="The address adjusted by the size of data loaded is written back to the base register (field &quot;W&quot;)">{!}</a>, <a href="#sa_registers_2" title="List of one or more registers to be stored">&lt;registers&gt;</a>
        //
      
        (Alternate syntax, Empty Ascending stack)
      </p></div><p class="pseudocode">n = <a href="shared_pseudocode.html#impl-shared.UInt.1" title="function: integer UInt(bits(N) x)">UInt</a>(Rn);  registers = register_list;  wback = (W == '1');
if n == 15 || <a href="shared_pseudocode.html#impl-shared.BitCount.1" title="function: integer BitCount(bits(N) x)">BitCount</a>(registers) &lt; 1 then UNPREDICTABLE;</p><h3>CONSTRAINED UNPREDICTABLE behavior</h3><p>If <span class="pseudocode">BitCount(registers) &lt; 1</span>, then one of the following behaviors must occur:</p><ul><li>The instruction is <span class="arm-defined-word">undefined</span>.</li><li>The instruction executes as <span class="asm-code">NOP</span>.</li><li>The instruction operates as an <span class="asm-code">STM</span> with the same addressing mode but targeting an unspecified set of registers. These registers might include R15. If the instruction specifies writeback, the modification to the base address on writeback might differ from the number of registers stored.</li></ul><p>If <span class="pseudocode">n == 15 &amp;&amp; wback</span>, then one of the following behaviors must occur:</p><ul><li>The instruction is <span class="arm-defined-word">undefined</span>.</li><li>The instruction executes as <span class="asm-code">NOP</span>.</li><li>The instruction executes without writeback of the base address.</li><li>The instruction executes with writeback to the PC. The instruction is handled as described in <a class="armarm-xref" title="Reference to Armv8 ARM section">Using R15</a>.</li></ul>
    <h3 class="classheading"><a id="iclass_t1"/>T1</h3><div class="regdiagram-16"><table class="regdiagram"><thead><tr><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>0</td><td class="r">0</td><td class="lr">0</td><td colspan="3" class="lr">Rn</td><td colspan="8" class="lr">register_list</td></tr></tbody></table></div><div class="encoding"><h4 class="encoding">T1</h4><a id="STM_T1"/><p class="asm-code">STM<a href="#sa_ia" title="Optional suffix for Increment After form">{IA}</a>{<a href="#sa_c" title="See {xref{ARMARM_Babbefhf}{Standard assembler syntax fields}}">&lt;c&gt;</a>}{<a href="#sa_q" title="See {xref{ARMARM_Babbefhf}{Standard assembler syntax fields}}">&lt;q&gt;</a>} <a href="#sa_rn" title="General-purpose base register (field &quot;Rn&quot;)">&lt;Rn&gt;</a>!, <a href="#sa_registers" title="List of one or more registers to be stored (field &quot;register_list&quot;)">&lt;registers&gt;</a>
        //
      
        (Preferred syntax)
      </p><p class="asm-code">STMEA{<a href="#sa_c" title="See {xref{ARMARM_Babbefhf}{Standard assembler syntax fields}}">&lt;c&gt;</a>}{<a href="#sa_q" title="See {xref{ARMARM_Babbefhf}{Standard assembler syntax fields}}">&lt;q&gt;</a>} <a href="#sa_rn" title="General-purpose base register (field &quot;Rn&quot;)">&lt;Rn&gt;</a>!, <a href="#sa_registers" title="List of one or more registers to be stored (field &quot;register_list&quot;)">&lt;registers&gt;</a>
        //
      
        (Alternate syntax, Empty Ascending stack)
      </p></div><p class="pseudocode">n = <a href="shared_pseudocode.html#impl-shared.UInt.1" title="function: integer UInt(bits(N) x)">UInt</a>(Rn);  registers = '00000000':register_list;  wback = TRUE;
if <a href="shared_pseudocode.html#impl-shared.BitCount.1" title="function: integer BitCount(bits(N) x)">BitCount</a>(registers) &lt; 1 then UNPREDICTABLE;</p><h3>CONSTRAINED UNPREDICTABLE behavior</h3><p>If <span class="pseudocode">BitCount(registers) &lt; 1</span>, then one of the following behaviors must occur:</p><ul><li>The instruction is <span class="arm-defined-word">undefined</span>.</li><li>The instruction executes as <span class="asm-code">NOP</span>.</li><li>The instruction operates as an <span class="asm-code">STM</span> with the same addressing mode but targeting an unspecified set of registers. These registers might include R15. If the instruction specifies writeback, the modification to the base address on writeback might differ from the number of registers stored.</li></ul><p>If <span class="pseudocode">n == 15 &amp;&amp; wback</span>, then one of the following behaviors must occur:</p><ul><li>The instruction is <span class="arm-defined-word">undefined</span>.</li><li>The instruction executes as <span class="asm-code">NOP</span>.</li><li>The instruction executes without writeback of the base address.</li><li>The instruction executes with writeback to the PC. The instruction is handled as described in <a class="armarm-xref" title="Reference to Armv8 ARM section">Using R15</a>.</li></ul>
    <h3 class="classheading"><a id="iclass_t2"/>T2</h3><div class="regdiagram-16x2"><table class="regdiagram"><thead><tr><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td><td class="r">0</td><td class="l">0</td><td class="r">1</td><td class="lr">0</td><td class="lr">W</td><td class="lr">0</td><td colspan="4" class="lr">Rn</td><td class="lr">(0)</td><td class="lr">M</td><td colspan="14" class="lr">register_list</td></tr><tr class="secondrow"><td colspan="7"/><td colspan="2"/><td/><td/><td/><td colspan="4"/><td class="droppedname">P</td><td/><td colspan="14"/></tr></tbody></table></div><div class="encoding"><h4 class="encoding">T2</h4><a id="STM_T2"/><p class="asm-code">STM<a href="#sa_ia" title="Optional suffix for Increment After form">{IA}</a>{<a href="#sa_c" title="See {xref{ARMARM_Babbefhf}{Standard assembler syntax fields}}">&lt;c&gt;</a>}.W <a href="#sa_rn" title="General-purpose base register (field &quot;Rn&quot;)">&lt;Rn&gt;</a><a href="#sa_0d33" title="The address adjusted by the size of data loaded is written back to the base register (field &quot;W&quot;)">{!}</a>, <a href="#sa_registers_1" title="List of one or more registers to be stored (field &quot;register_list&quot;)">&lt;registers&gt;</a>
        //
      
        (Preferred syntax, if &lt;Rn&gt;, '!' and &lt;registers&gt; can be represented in T1)
      </p><p class="asm-code">STMEA{<a href="#sa_c" title="See {xref{ARMARM_Babbefhf}{Standard assembler syntax fields}}">&lt;c&gt;</a>}.W <a href="#sa_rn" title="General-purpose base register (field &quot;Rn&quot;)">&lt;Rn&gt;</a><a href="#sa_0d33" title="The address adjusted by the size of data loaded is written back to the base register (field &quot;W&quot;)">{!}</a>, <a href="#sa_registers_1" title="List of one or more registers to be stored (field &quot;register_list&quot;)">&lt;registers&gt;</a>
        //
      
        (Alternate syntax, Empty Ascending stack, if &lt;Rn&gt;, '!' and &lt;registers&gt; can be represented in T1)
      </p><p class="asm-code">STM<a href="#sa_ia" title="Optional suffix for Increment After form">{IA}</a>{<a href="#sa_c" title="See {xref{ARMARM_Babbefhf}{Standard assembler syntax fields}}">&lt;c&gt;</a>}{<a href="#sa_q" title="See {xref{ARMARM_Babbefhf}{Standard assembler syntax fields}}">&lt;q&gt;</a>} <a href="#sa_rn" title="General-purpose base register (field &quot;Rn&quot;)">&lt;Rn&gt;</a><a href="#sa_0d33" title="The address adjusted by the size of data loaded is written back to the base register (field &quot;W&quot;)">{!}</a>, <a href="#sa_registers_1" title="List of one or more registers to be stored (field &quot;register_list&quot;)">&lt;registers&gt;</a>
        //
      
        (Preferred syntax)
      </p><p class="asm-code">STMEA{<a href="#sa_c" title="See {xref{ARMARM_Babbefhf}{Standard assembler syntax fields}}">&lt;c&gt;</a>}{<a href="#sa_q" title="See {xref{ARMARM_Babbefhf}{Standard assembler syntax fields}}">&lt;q&gt;</a>} <a href="#sa_rn" title="General-purpose base register (field &quot;Rn&quot;)">&lt;Rn&gt;</a><a href="#sa_0d33" title="The address adjusted by the size of data loaded is written back to the base register (field &quot;W&quot;)">{!}</a>, <a href="#sa_registers_1" title="List of one or more registers to be stored (field &quot;register_list&quot;)">&lt;registers&gt;</a>
        //
      
        (Alternate syntax, Empty Ascending stack)
      </p></div><p class="pseudocode">n = <a href="shared_pseudocode.html#impl-shared.UInt.1" title="function: integer UInt(bits(N) x)">UInt</a>(Rn);  registers = P:M:register_list;  wback = (W == '1');
if n == 15 || <a href="shared_pseudocode.html#impl-shared.BitCount.1" title="function: integer BitCount(bits(N) x)">BitCount</a>(registers) &lt; 2 then UNPREDICTABLE;
if wback &amp;&amp; registers&lt;n&gt; == '1' then UNPREDICTABLE;
if registers&lt;13&gt; == '1' then UNPREDICTABLE;
if registers&lt;15&gt; == '1' then UNPREDICTABLE;</p><h3>CONSTRAINED UNPREDICTABLE behavior</h3><p>If <span class="pseudocode">BitCount(registers) &lt; 1</span>, then one of the following behaviors must occur:</p><ul><li>The instruction is <span class="arm-defined-word">undefined</span>.</li><li>The instruction executes as <span class="asm-code">NOP</span>.</li><li>The instruction operates as an <span class="asm-code">STM</span> with the same addressing mode but targeting an unspecified set of registers. These registers might include R15. If the instruction specifies writeback, the modification to the base address on writeback might differ from the number of registers stored.</li></ul><p>If <span class="pseudocode">BitCount(registers) == 1</span>, then one of the following behaviors must occur:</p><ul><li>The instruction is <span class="arm-defined-word">undefined</span>.</li><li>The instruction executes as <span class="asm-code">NOP</span>.</li><li>The instruction executes as described, with no change to its behavior and no additional side effects.</li><li>The instruction operates as an <span class="asm-code">STM</span> with the same addressing mode but targeting an unspecified set of registers. These registers might include R15.</li></ul><p>If <span class="pseudocode">wback &amp;&amp; registers&lt;n&gt; == '1'</span>, then one of the following behaviors must occur:</p><ul><li>The instruction is <span class="arm-defined-word">undefined</span>.</li><li>The instruction executes as <span class="asm-code">NOP</span>.</li><li>The store instruction executes but the value stored for the base register is <span class="arm-defined-word">unknown</span>.</li></ul><p>If <span class="pseudocode">registers&lt;13&gt; == '1'</span>, then one of the following behaviors must occur:</p><ul><li>The instruction is <span class="arm-defined-word">undefined</span>.</li><li>The instruction executes as <span class="asm-code">NOP</span>.</li><li>The store instruction performs all of the stores using the specified addressing mode but the value of R13 is <span class="arm-defined-word">unknown</span>.</li></ul><p>If <span class="pseudocode">registers&lt;15&gt; == '1'</span>, then one of the following behaviors must occur:</p><ul><li>The instruction is <span class="arm-defined-word">undefined</span>.</li><li>The instruction executes as <span class="asm-code">NOP</span>.</li><li>The store instruction performs all of the stores using the specified addressing mode but the value of R15 is <span class="arm-defined-word">unknown</span>.</li></ul><p>If <span class="pseudocode">n == 15 &amp;&amp; wback</span>, then one of the following behaviors must occur:</p><ul><li>The instruction is <span class="arm-defined-word">undefined</span>.</li><li>The instruction executes as <span class="asm-code">NOP</span>.</li><li>The instruction executes without writeback of the base address.</li><li>The instruction executes with writeback to the PC. The instruction is handled as described in <a class="armarm-xref" title="Reference to Armv8 ARM section">Using R15</a>.</li></ul>
  <div class="encoding-notes">
      <p class="aml">For more information about the <span class="arm-defined-word">constrained unpredictable</span> behavior of this instruction, see <a class="armarm-xref" title="Reference to Armv8 ARM section">Architectural Constraints on UNPREDICTABLE behaviors</a>.</p>
    </div><h3 class="explanations">Assembler Symbols</h3><div class="explanations"><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>IA</td><td><a id="sa_ia"/>
        
          <p class="aml">Is an optional suffix for the Increment After form.</p>
        
      </td></tr></table><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;c&gt;</td><td><a id="sa_c"/>
        
          <p class="aml">See <a class="armarm-xref" title="Reference to Armv8 ARM section">Standard assembler syntax fields</a>.</p>
        
      </td></tr></table><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;q&gt;</td><td><a id="sa_q"/>
        
          <p class="aml">See <a class="armarm-xref" title="Reference to Armv8 ARM section">Standard assembler syntax fields</a>.</p>
        
      </td></tr></table><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;Rn&gt;</td><td><a id="sa_rn"/>
        
          <p class="aml">Is the general-purpose base register, encoded in the "Rn" field.</p>
        
      </td></tr></table><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>!</td><td><a id="sa_0d33"/>
        
          <p class="aml">The address adjusted by the size of the data loaded is written back to the base register. If specified, it is encoded in the "W" field as 1, otherwise this field defaults to 0.</p>
        
      </td></tr></table><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;registers&gt;</td><td><a id="sa_registers_2"/>
        
          
          
        
        
          <p class="aml">For encoding A1: is a list of one or more registers to be stored, separated by commas and surrounded by { and }.</p>
          <p class="aml">The PC can be in the list. However, Arm deprecates the use of instructions that include the PC in the list.</p>
          <p class="aml">If base register writeback is specified, and the base register is not the lowest-numbered register in the list, such an instruction stores an <span class="arm-defined-word">unknown</span> value for the base register.</p>
        
      </td></tr><tr><td/><td><a id="sa_registers"/>
        
          
          
        
        
          <p class="aml">For encoding T1: is a list of one or more registers to be stored, separated by commas and surrounded by { and }. The registers in the list must be in the range R0-R7, encoded in the "register_list" field. If the base register is not the lowest-numbered register in the list, such an instruction stores an <span class="arm-defined-word">unknown</span> value for the base register.</p>
        
      </td></tr><tr><td/><td><a id="sa_registers_1"/>
        
          
          
        
        
          <p class="aml">For encoding T2: is a list of one or more registers to be stored, separated by commas and surrounded by { and }.</p>
          <p class="aml">The registers in the list must be in the range R0-R12, encoded in the "register_list" field, and can optionally contain the LR. If the LR is in the list, the "M" field is set to 1, otherwise it defaults to 0.</p>
        
      </td></tr></table></div><div class="syntax-notes"/>
    <div class="ps"><a id="execute"/><h3 class="pseudocode">Operation</h3>
      <p class="pseudocode">if <a href="shared_pseudocode.html#impl-aarch32.ConditionPassed.0" title="function: boolean ConditionPassed()">ConditionPassed</a>() then
    EncodingSpecificOperations();
    address = <a href="shared_pseudocode.html#impl-aarch32.R.read.1" title="accessor: bits(32) R[integer n]">R</a>[n];
    for i = 0 to 14
        if registers&lt;i&gt; == '1' then
            if i == n &amp;&amp; wback &amp;&amp; i != <a href="shared_pseudocode.html#impl-shared.LowestSetBit.1" title="function: integer LowestSetBit(bits(N) x)">LowestSetBit</a>(registers) then
                <a href="shared_pseudocode.html#impl-aarch32.MemS.write.2" title="accessor: MemS[bits(32) address, integer size] = bits(8*size) value">MemS</a>[address,4] = bits(32) UNKNOWN;  // Only possible for encodings T1 and A1
            else
                <a href="shared_pseudocode.html#impl-aarch32.MemS.write.2" title="accessor: MemS[bits(32) address, integer size] = bits(8*size) value">MemS</a>[address,4] = <a href="shared_pseudocode.html#impl-aarch32.R.read.1" title="accessor: bits(32) R[integer n]">R</a>[i];
            address = address + 4;
    if registers&lt;15&gt; == '1' then  // Only possible for encoding A1
        <a href="shared_pseudocode.html#impl-aarch32.MemS.write.2" title="accessor: MemS[bits(32) address, integer size] = bits(8*size) value">MemS</a>[address,4] = <a href="shared_pseudocode.html#impl-aarch32.PCStoreValue.0" title="function: bits(32) PCStoreValue()">PCStoreValue</a>();
    if wback then <a href="shared_pseudocode.html#impl-aarch32.R.write.1" title="accessor: R[integer n] = bits(32) value">R</a>[n] = <a href="shared_pseudocode.html#impl-aarch32.R.read.1" title="accessor: bits(32) R[integer n]">R</a>[n] + 4*<a href="shared_pseudocode.html#impl-shared.BitCount.1" title="function: integer BitCount(bits(N) x)">BitCount</a>(registers);</p>
    </div>
  <h3>Operational information</h3>
    <p class="aml">If CPSR.DIT is 1, the timing of this instruction is insensitive to the value of the data being loaded or stored.</p>
  <hr/><table style="margin: 0 auto;"><tr><td><div class="topbar"><a href="index.html">Base Instructions</a></div></td><td><div class="topbar"><a href="fpsimdindex.html">SIMD&amp;FP Instructions</a></div></td><td><div class="topbar"><a href="a32_encindex.html">A32 Instructions by Encoding</a></div></td><td><div class="topbar"><a href="t32_encindex.html">T32 Instructions by Encoding</a></div></td><td><div class="topbar"><a href="shared_pseudocode.html">Shared Pseudocode</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><p class="versions">
      Internal version only: isa v01_31, pseudocode v2023-06_rel, sve v2023-06_rel
      ; Build timestamp: 2023-07-04T18:06
    </p><p class="copyconf">
      Copyright © 2010-2023 Arm Limited or its affiliates. All rights reserved.
      This document is Non-Confidential.
    </p></body></html>
