// Seed: 114756306
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout id_3;
  inout id_2;
  output id_1;
  logic id_3, id_4, id_5;
endmodule
`define pp_3 0
`timescale 1 ps / 1ps
