$date
	Tue Aug  5 12:00:17 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module demux_tb $end
$var reg 3 ! sel [2:0] $end
$upscope $end
$scope module demux_tb $end
$var reg 1 " i $end
$upscope $end
$scope module demux_tb $end
$var reg 1 # clk $end
$upscope $end
$scope module demux_tb $end
$var wire 1 $ y0 $end
$upscope $end
$scope module demux_tb $end
$var wire 1 % y1 $end
$upscope $end
$scope module demux_tb $end
$var wire 1 & y2 $end
$upscope $end
$scope module demux_tb $end
$var wire 1 ' y3 $end
$upscope $end
$scope module demux_tb $end
$var wire 1 ( y4 $end
$upscope $end
$scope module demux_tb $end
$var wire 1 ) y5 $end
$upscope $end
$scope module demux_tb $end
$var wire 1 * y6 $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x*
x)
x(
x'
x&
x%
x$
0#
1"
bx !
$end
#50000
1#
#100000
0#
#150000
1#
#200000
0#
#250000
1#
#300000
0#
#350000
1#
#400000
0#
#450000
1#
#500000
0#
b0 !
#550000
1$
0%
0&
0'
0(
0)
0*
1#
#600000
0#
#650000
1#
#700000
0#
#750000
1#
#800000
0#
#850000
1#
#900000
0#
#950000
1#
#1000000
0#
b1 !
#1050000
0$
1%
1#
#1100000
0#
#1150000
1#
#1200000
0#
#1250000
1#
#1300000
0#
#1350000
1#
#1400000
0#
#1450000
1#
#1500000
0#
b10 !
#1550000
0%
1&
1#
#1600000
0#
#1650000
1#
#1700000
0#
#1750000
1#
#1800000
0#
#1850000
1#
#1900000
0#
#1950000
1#
#2000000
0#
b11 !
#2050000
0&
1'
1#
#2100000
0#
#2150000
1#
#2200000
0#
#2250000
1#
#2300000
0#
#2350000
1#
#2400000
0#
#2450000
1#
#2500000
0#
b100 !
#2550000
0'
1(
1#
#2600000
0#
#2650000
1#
#2700000
0#
#2750000
1#
#2800000
0#
#2850000
1#
#2900000
0#
#2950000
1#
#3000000
0#
b101 !
#3050000
0(
1)
1#
#3100000
0#
#3150000
1#
#3200000
0#
#3250000
1#
#3300000
0#
#3350000
1#
#3400000
0#
#3450000
1#
#3500000
0#
b110 !
#3550000
0)
1#
#3600000
0#
#3650000
1#
#3700000
0#
#3750000
1#
#3800000
0#
#3850000
1#
#3900000
0#
#3950000
1#
#4000000
0#
