

================================================================
== Vivado HLS Report for 'Loop_out_proc24'
================================================================
* Date:           Sat Feb 15 15:59:54 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        Video_Mandelbrot_Generator
* Solution:       solution4_full_pipeline
* Product family: artix7
* Target device:  xc7a35t-cpg236-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.666|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   74|   74|   74|   74|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |             |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |- out_inner  |   72|   72|        26|          1|          1|    48|    yes   |
        +-------------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 26


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 28
* Pipeline : 1
  Pipeline-0 : II = 1, D = 26, States = { 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 28 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 2 
28 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.74>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %img_0_data_stream_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 29 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %img_0_data_stream_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 30 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %img_0_data_stream_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 31 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%zoom_factor_V_read = call i18 @_ssdm_op_Read.ap_auto.i18(i18 %zoom_factor_V)"   --->   Operation 32 'read' 'zoom_factor_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%re_V_read = call i18 @_ssdm_op_Read.ap_auto.i18(i18 %re_V)"   --->   Operation 33 'read' 're_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%im_V_read = call i18 @_ssdm_op_Read.ap_auto.i18(i18 %im_V)"   --->   Operation 34 'read' 'im_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%shl_ln = call i35 @_ssdm_op_BitConcatenate.i35.i18.i17(i18 %zoom_factor_V_read, i17 0)" [src/cpp/video_mandelbrot_generator.cpp:44]   --->   Operation 35 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%sext_ln1118 = sext i35 %shl_ln to i36" [src/cpp/video_mandelbrot_generator.cpp:44]   --->   Operation 36 'sext' 'sext_ln1118' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%shl_ln1118_1 = call i33 @_ssdm_op_BitConcatenate.i33.i18.i15(i18 %zoom_factor_V_read, i15 0)" [src/cpp/video_mandelbrot_generator.cpp:44]   --->   Operation 37 'bitconcatenate' 'shl_ln1118_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%sext_ln1118_3 = sext i33 %shl_ln1118_1 to i36" [src/cpp/video_mandelbrot_generator.cpp:44]   --->   Operation 38 'sext' 'sext_ln1118_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (2.76ns)   --->   "%r_V = sub i36 %sext_ln1118, %sext_ln1118_3" [src/cpp/video_mandelbrot_generator.cpp:44]   --->   Operation 39 'sub' 'r_V' <Predicate = true> <Delay = 2.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%p_Result_2 = call i1 @_ssdm_op_BitSelect.i1.i36.i32(i36 %r_V, i32 35)" [src/cpp/video_mandelbrot_generator.cpp:44]   --->   Operation 40 'bitselect' 'p_Result_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%p_Val2_4 = call i18 @_ssdm_op_PartSelect.i18.i36.i32.i32(i36 %r_V, i32 15, i32 32)" [src/cpp/video_mandelbrot_generator.cpp:44]   --->   Operation 41 'partselect' 'p_Val2_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%p_Result_3 = call i1 @_ssdm_op_BitSelect.i1.i36.i32(i36 %r_V, i32 32)" [src/cpp/video_mandelbrot_generator.cpp:44]   --->   Operation 42 'bitselect' 'p_Result_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%tmp_7 = call i1 @_ssdm_op_BitSelect.i1.i36.i32(i36 %r_V, i32 33)" [src/cpp/video_mandelbrot_generator.cpp:44]   --->   Operation 43 'bitselect' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.97ns)   --->   "%xor_ln779 = xor i1 %tmp_7, true" [src/cpp/video_mandelbrot_generator.cpp:44]   --->   Operation 44 'xor' 'xor_ln779' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (0.97ns)   --->   "%xor_ln785_1 = xor i1 %p_Result_2, true" [src/cpp/video_mandelbrot_generator.cpp:44]   --->   Operation 45 'xor' 'xor_ln785_1' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%rhs_V = call i33 @_ssdm_op_BitConcatenate.i33.i18.i15(i18 %re_V_read, i15 0)" [src/cpp/video_mandelbrot_generator.cpp:45]   --->   Operation 46 'bitconcatenate' 'rhs_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%sext_ln728 = sext i33 %rhs_V to i36" [src/cpp/video_mandelbrot_generator.cpp:45]   --->   Operation 47 'sext' 'sext_ln728' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%shl_ln1118_2 = call i34 @_ssdm_op_BitConcatenate.i34.i18.i16(i18 %zoom_factor_V_read, i16 0)" [src/cpp/video_mandelbrot_generator.cpp:48]   --->   Operation 48 'bitconcatenate' 'shl_ln1118_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%sext_ln1118_4 = sext i34 %shl_ln1118_2 to i35" [src/cpp/video_mandelbrot_generator.cpp:48]   --->   Operation 49 'sext' 'sext_ln1118_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (2.74ns)   --->   "%r_V_3 = sub i35 0, %sext_ln1118_4" [src/cpp/video_mandelbrot_generator.cpp:48]   --->   Operation 50 'sub' 'r_V_3' <Predicate = true> <Delay = 2.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%p_Result_11 = call i1 @_ssdm_op_BitSelect.i1.i35.i32(i35 %r_V_3, i32 34)" [src/cpp/video_mandelbrot_generator.cpp:48]   --->   Operation 51 'bitselect' 'p_Result_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%p_Result_12 = call i1 @_ssdm_op_BitSelect.i1.i35.i32(i35 %r_V_3, i32 32)" [src/cpp/video_mandelbrot_generator.cpp:48]   --->   Operation 52 'bitselect' 'p_Result_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%tmp_10 = call i1 @_ssdm_op_BitSelect.i1.i35.i32(i35 %r_V_3, i32 33)" [src/cpp/video_mandelbrot_generator.cpp:48]   --->   Operation 53 'bitselect' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.97ns)   --->   "%xor_ln779_1 = xor i1 %tmp_10, true" [src/cpp/video_mandelbrot_generator.cpp:48]   --->   Operation 54 'xor' 'xor_ln779_1' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 55 [1/1] (0.97ns)   --->   "%xor_ln785_5 = xor i1 %p_Result_11, true" [src/cpp/video_mandelbrot_generator.cpp:48]   --->   Operation 55 'xor' 'xor_ln785_5' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%sext_ln703_8 = sext i18 %im_V_read to i19" [src/cpp/video_mandelbrot_generator.cpp:49]   --->   Operation 56 'sext' 'sext_ln703_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (1.66ns)   --->   "br label %0"   --->   Operation 57 'br' <Predicate = true> <Delay = 1.66>

State 2 <SV = 1> <Delay = 8.49>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i6 [ 0, %newFuncRoot ], [ %add_ln26, %inner_begin ]" [src/cpp/video_mandelbrot_generator.cpp:26]   --->   Operation 58 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%p_Val2_s = phi i3 [ 0, %newFuncRoot ], [ %select_ln26, %inner_begin ]" [src/cpp/video_mandelbrot_generator.cpp:26]   --->   Operation 59 'phi' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%p_Val2_1 = phi i4 [ 0, %newFuncRoot ], [ %col, %inner_begin ]"   --->   Operation 60 'phi' 'p_Val2_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%trunc_ln746 = trunc i3 %p_Val2_s to i2" [src/cpp/video_mandelbrot_generator.cpp:47]   --->   Operation 61 'trunc' 'trunc_ln746' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%shl_ln1 = call i17 @_ssdm_op_BitConcatenate.i17.i2.i15(i2 %trunc_ln746, i15 0)" [src/cpp/video_mandelbrot_generator.cpp:47]   --->   Operation 62 'bitconcatenate' 'shl_ln1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%p_Result_8 = call i1 @_ssdm_op_BitSelect.i1.i3.i32(i3 %p_Val2_s, i32 2)" [src/cpp/video_mandelbrot_generator.cpp:47]   --->   Operation 63 'bitselect' 'p_Result_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (1.31ns)   --->   "%p_Val2_11 = select i1 %p_Result_8, i17 -1, i17 %shl_ln1" [src/cpp/video_mandelbrot_generator.cpp:47]   --->   Operation 64 'select' 'p_Val2_11' <Predicate = true> <Delay = 1.31> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%zext_ln340 = zext i17 %p_Val2_11 to i31" [src/cpp/video_mandelbrot_generator.cpp:47]   --->   Operation 65 'zext' 'zext_ln340' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (7.18ns) (root node of the DSP)   --->   "%r_V_2 = mul i31 5461, %zext_ln340" [src/cpp/video_mandelbrot_generator.cpp:47]   --->   Operation 66 'mul' 'r_V_2' <Predicate = true> <Delay = 7.18> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 7.18> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%trunc_ln703 = trunc i31 %r_V_2 to i30" [src/cpp/video_mandelbrot_generator.cpp:47]   --->   Operation 67 'trunc' 'trunc_ln703' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%tmp_12 = call i1 @_ssdm_op_BitSelect.i1.i31.i32(i31 %r_V_2, i32 29)" [src/cpp/video_mandelbrot_generator.cpp:47]   --->   Operation 68 'bitselect' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%tmp_14 = call i1 @_ssdm_op_BitSelect.i1.i31.i32(i31 %r_V_2, i32 29)" [src/cpp/video_mandelbrot_generator.cpp:47]   --->   Operation 69 'bitselect' 'tmp_14' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (1.45ns)   --->   "%icmp_ln26 = icmp eq i6 %indvar_flatten, -16" [src/cpp/video_mandelbrot_generator.cpp:26]   --->   Operation 70 'icmp' 'icmp_ln26' <Predicate = true> <Delay = 1.45> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 71 [1/1] (1.94ns)   --->   "%add_ln26 = add i6 1, %indvar_flatten" [src/cpp/video_mandelbrot_generator.cpp:26]   --->   Operation 71 'add' 'add_ln26' <Predicate = true> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 72 [1/1] (1.44ns)   --->   "%icmp_ln28 = icmp eq i4 %p_Val2_1, -8" [src/cpp/video_mandelbrot_generator.cpp:28]   --->   Operation 72 'icmp' 'icmp_ln28' <Predicate = (!icmp_ln26)> <Delay = 1.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 73 [1/1] (0.99ns)   --->   "%select_ln746 = select i1 %icmp_ln28, i4 0, i4 %p_Val2_1" [src/cpp/video_mandelbrot_generator.cpp:47]   --->   Operation 73 'select' 'select_ln746' <Predicate = (!icmp_ln26)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 74 [1/1] (1.68ns)   --->   "%add_ln26_1 = add i3 %p_Val2_s, 1" [src/cpp/video_mandelbrot_generator.cpp:26]   --->   Operation 74 'add' 'add_ln26_1' <Predicate = (!icmp_ln26)> <Delay = 1.68> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%trunc_ln746_1 = trunc i3 %add_ln26_1 to i2" [src/cpp/video_mandelbrot_generator.cpp:47]   --->   Operation 75 'trunc' 'trunc_ln746_1' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%tmp_15 = call i1 @_ssdm_op_BitSelect.i1.i3.i32(i3 %add_ln26_1, i32 2)" [src/cpp/video_mandelbrot_generator.cpp:47]   --->   Operation 76 'bitselect' 'tmp_15' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (0.98ns)   --->   "%select_ln26 = select i1 %icmp_ln28, i3 %add_ln26_1, i3 %p_Val2_s" [src/cpp/video_mandelbrot_generator.cpp:26]   --->   Operation 77 'select' 'select_ln26' <Predicate = (!icmp_ln26)> <Delay = 0.98> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_27)   --->   "%trunc_ln746_2 = trunc i4 %select_ln746 to i2" [src/cpp/video_mandelbrot_generator.cpp:43]   --->   Operation 78 'trunc' 'trunc_ln746_2' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_27)   --->   "%trunc_ln2 = call i17 @_ssdm_op_BitConcatenate.i17.i2.i15(i2 %trunc_ln746_2, i15 0)" [src/cpp/video_mandelbrot_generator.cpp:43]   --->   Operation 79 'bitconcatenate' 'trunc_ln2' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_27)   --->   "%p_Result_s = call i1 @_ssdm_op_BitSelect.i1.i4.i32(i4 %select_ln746, i32 2)" [src/cpp/video_mandelbrot_generator.cpp:43]   --->   Operation 80 'bitselect' 'p_Result_s' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_27)   --->   "%tmp_27 = call i1 @_ssdm_op_BitSelect.i1.i4.i32(i4 %select_ln746, i32 3)" [src/cpp/video_mandelbrot_generator.cpp:43]   --->   Operation 81 'bitselect' 'tmp_27' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_27)   --->   "%overflow = or i1 %p_Result_s, %tmp_27" [src/cpp/video_mandelbrot_generator.cpp:43]   --->   Operation 82 'or' 'overflow' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 83 [1/1] (1.31ns) (out node of the LUT)   --->   "%select_ln340_27 = select i1 %overflow, i17 -1, i17 %trunc_ln2" [src/cpp/video_mandelbrot_generator.cpp:43]   --->   Operation 83 'select' 'select_ln340_27' <Predicate = (!icmp_ln26)> <Delay = 1.31> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%tmp_1 = call i14 @_ssdm_op_PartSelect.i14.i17.i32.i32(i17 %select_ln340_27, i32 3, i32 16)" [src/cpp/video_mandelbrot_generator.cpp:43]   --->   Operation 84 'partselect' 'tmp_1' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%trunc_ln414 = trunc i17 %select_ln340_27 to i3" [src/cpp/video_mandelbrot_generator.cpp:43]   --->   Operation 85 'trunc' 'trunc_ln414' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%tmp_4 = call i15 @_ssdm_op_BitConcatenate.i15.i3.i12(i3 %trunc_ln414, i12 0)" [src/cpp/video_mandelbrot_generator.cpp:43]   --->   Operation 86 'bitconcatenate' 'tmp_4' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_2 : Operation 87 [1/1] (2.26ns)   --->   "%icmp_ln414_16 = icmp ne i15 %tmp_4, 0" [src/cpp/video_mandelbrot_generator.cpp:43]   --->   Operation 87 'icmp' 'icmp_ln414_16' <Predicate = (!icmp_ln26)> <Delay = 2.26> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 88 [1/1] (1.77ns)   --->   "%col = add i4 %select_ln746, 1" [src/cpp/video_mandelbrot_generator.cpp:28]   --->   Operation 88 'add' 'col' <Predicate = (!icmp_ln26)> <Delay = 1.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 8.49>
ST_3 : Operation 89 [1/1] (0.99ns)   --->   "%ret_V_1 = xor i30 %trunc_ln703, -536870912" [src/cpp/video_mandelbrot_generator.cpp:47]   --->   Operation 89 'xor' 'ret_V_1' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 90 [1/1] (0.00ns)   --->   "%trunc_ln708_s = call i15 @_ssdm_op_PartSelect.i15.i30.i32.i32(i30 %ret_V_1, i32 15, i32 29)" [src/cpp/video_mandelbrot_generator.cpp:47]   --->   Operation 90 'partselect' 'trunc_ln708_s' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_3 : Operation 91 [1/1] (0.00ns)   --->   "%p_Result_9 = call i1 @_ssdm_op_BitSelect.i1.i30.i32(i30 %ret_V_1, i32 29)" [src/cpp/video_mandelbrot_generator.cpp:47]   --->   Operation 91 'bitselect' 'p_Result_9' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_3 : Operation 92 [1/1] (0.00ns)   --->   "br i1 %icmp_ln26, label %video_mandelbrot_generator_.exit.exitStub, label %inner_begin" [src/cpp/video_mandelbrot_generator.cpp:26]   --->   Operation 92 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 93 [1/1] (0.00ns)   --->   "%shl_ln746_mid1 = call i17 @_ssdm_op_BitConcatenate.i17.i2.i15(i2 %trunc_ln746_1, i15 0)" [src/cpp/video_mandelbrot_generator.cpp:47]   --->   Operation 93 'bitconcatenate' 'shl_ln746_mid1' <Predicate = (!icmp_ln26 & !tmp_15)> <Delay = 0.00>
ST_3 : Operation 94 [1/1] (1.31ns)   --->   "%select_ln340_26 = select i1 %tmp_15, i17 -1, i17 %shl_ln746_mid1" [src/cpp/video_mandelbrot_generator.cpp:47]   --->   Operation 94 'select' 'select_ln340_26' <Predicate = (!icmp_ln26)> <Delay = 1.31> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 95 [1/1] (0.00ns)   --->   "%zext_ln340_1 = zext i17 %select_ln340_26 to i31" [src/cpp/video_mandelbrot_generator.cpp:47]   --->   Operation 95 'zext' 'zext_ln340_1' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_3 : Operation 96 [1/1] (7.18ns) (root node of the DSP)   --->   "%mul_ln1118_12 = mul i31 %zext_ln340_1, 5461" [src/cpp/video_mandelbrot_generator.cpp:47]   --->   Operation 96 'mul' 'mul_ln1118_12' <Predicate = (!icmp_ln26)> <Delay = 7.18> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 7.18> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 97 [1/1] (0.00ns)   --->   "%trunc_ln703_1 = trunc i31 %mul_ln1118_12 to i30" [src/cpp/video_mandelbrot_generator.cpp:47]   --->   Operation 97 'trunc' 'trunc_ln703_1' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_3 : Operation 98 [1/1] (0.00ns)   --->   "%tmp_17 = call i1 @_ssdm_op_BitSelect.i1.i31.i32(i31 %mul_ln1118_12, i32 29)" [src/cpp/video_mandelbrot_generator.cpp:47]   --->   Operation 98 'bitselect' 'tmp_17' <Predicate = (!icmp_ln26 & icmp_ln28)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 7.48>
ST_4 : Operation 99 [1/1] (0.99ns)   --->   "%xor_ln1193_1 = xor i30 %trunc_ln703_1, -536870912" [src/cpp/video_mandelbrot_generator.cpp:47]   --->   Operation 99 'xor' 'xor_ln1193_1' <Predicate = (!icmp_ln26)> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 100 [1/1] (1.09ns)   --->   "%select_ln746_1 = select i1 %icmp_ln28, i30 %xor_ln1193_1, i30 %ret_V_1" [src/cpp/video_mandelbrot_generator.cpp:47]   --->   Operation 100 'select' 'select_ln746_1' <Predicate = (!icmp_ln26)> <Delay = 1.09> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 101 [1/1] (0.99ns)   --->   "%select_ln746_7 = select i1 %icmp_ln28, i1 %tmp_17, i1 %tmp_12" [src/cpp/video_mandelbrot_generator.cpp:47]   --->   Operation 101 'select' 'select_ln746_7' <Predicate = (!icmp_ln26)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 102 [1/1] (0.97ns)   --->   "%xor_ln746 = xor i1 %select_ln746_7, true" [src/cpp/video_mandelbrot_generator.cpp:47]   --->   Operation 102 'xor' 'xor_ln746' <Predicate = (!icmp_ln26)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 103 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_14)   --->   "%trunc_ln708_15_mid1 = call i15 @_ssdm_op_PartSelect.i15.i30.i32.i32(i30 %xor_ln1193_1, i32 15, i32 29)" [src/cpp/video_mandelbrot_generator.cpp:47]   --->   Operation 103 'partselect' 'trunc_ln708_15_mid1' <Predicate = (!icmp_ln26 & icmp_ln28)> <Delay = 0.00>
ST_4 : Operation 104 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_14)   --->   "%select_ln746_3 = select i1 %icmp_ln28, i15 %trunc_ln708_15_mid1, i15 %trunc_ln708_s" [src/cpp/video_mandelbrot_generator.cpp:47]   --->   Operation 104 'select' 'select_ln746_3' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 105 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_14)   --->   "%sext_ln746 = sext i15 %select_ln746_3 to i16" [src/cpp/video_mandelbrot_generator.cpp:47]   --->   Operation 105 'sext' 'sext_ln746' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_4 : Operation 106 [1/1] (0.00ns)   --->   "%tmp_18 = call i1 @_ssdm_op_BitSelect.i1.i30.i32(i30 %xor_ln1193_1, i32 29)" [src/cpp/video_mandelbrot_generator.cpp:47]   --->   Operation 106 'bitselect' 'tmp_18' <Predicate = (!icmp_ln26 & icmp_ln28)> <Delay = 0.00>
ST_4 : Operation 107 [1/1] (0.99ns)   --->   "%select_ln746_4 = select i1 %icmp_ln28, i1 %tmp_18, i1 %p_Result_9" [src/cpp/video_mandelbrot_generator.cpp:47]   --->   Operation 107 'select' 'select_ln746_4' <Predicate = (!icmp_ln26)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 108 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln414_2)   --->   "%tmp_19 = call i1 @_ssdm_op_BitSelect.i1.i31.i32(i31 %mul_ln1118_12, i32 14)" [src/cpp/video_mandelbrot_generator.cpp:47]   --->   Operation 108 'bitselect' 'tmp_19' <Predicate = (!icmp_ln26 & icmp_ln28)> <Delay = 0.00>
ST_4 : Operation 109 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln414_2)   --->   "%tmp_21 = call i1 @_ssdm_op_BitSelect.i1.i31.i32(i31 %r_V_2, i32 14)" [src/cpp/video_mandelbrot_generator.cpp:47]   --->   Operation 109 'bitselect' 'tmp_21' <Predicate = (!icmp_ln26 & !icmp_ln28)> <Delay = 0.00>
ST_4 : Operation 110 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln414_2)   --->   "%select_ln746_5 = select i1 %icmp_ln28, i1 %tmp_19, i1 %tmp_21" [src/cpp/video_mandelbrot_generator.cpp:47]   --->   Operation 110 'select' 'select_ln746_5' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 111 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_4)   --->   "%tmp_23 = call i1 @_ssdm_op_BitSelect.i1.i31.i32(i31 %mul_ln1118_12, i32 29)" [src/cpp/video_mandelbrot_generator.cpp:47]   --->   Operation 111 'bitselect' 'tmp_23' <Predicate = (!icmp_ln26 & icmp_ln28)> <Delay = 0.00>
ST_4 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_4)   --->   "%select_ln746_6 = select i1 %icmp_ln28, i1 %tmp_23, i1 %tmp_14" [src/cpp/video_mandelbrot_generator.cpp:47]   --->   Operation 112 'select' 'select_ln746_6' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 113 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln414_2)   --->   "%trunc_ln718_1 = trunc i30 %select_ln746_1 to i14" [src/cpp/video_mandelbrot_generator.cpp:47]   --->   Operation 113 'trunc' 'trunc_ln718_1' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_4 : Operation 114 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln414_2)   --->   "%tmp_s = call i15 @_ssdm_op_BitConcatenate.i15.i1.i14(i1 %select_ln746_5, i14 %trunc_ln718_1)" [src/cpp/video_mandelbrot_generator.cpp:47]   --->   Operation 114 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_4 : Operation 115 [1/1] (2.26ns) (out node of the LUT)   --->   "%icmp_ln414_2 = icmp ne i15 %tmp_s, 0" [src/cpp/video_mandelbrot_generator.cpp:47]   --->   Operation 115 'icmp' 'icmp_ln414_2' <Predicate = (!icmp_ln26)> <Delay = 2.26> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 116 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_14)   --->   "%and_ln700_12 = and i1 %icmp_ln414_2, %xor_ln746" [src/cpp/video_mandelbrot_generator.cpp:47]   --->   Operation 116 'and' 'and_ln700_12' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 117 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_14)   --->   "%zext_ln402 = zext i1 %and_ln700_12 to i16" [src/cpp/video_mandelbrot_generator.cpp:47]   --->   Operation 117 'zext' 'zext_ln402' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_4 : Operation 118 [1/1] (2.14ns) (out node of the LUT)   --->   "%p_Val2_14 = add i16 %zext_ln402, %sext_ln746" [src/cpp/video_mandelbrot_generator.cpp:47]   --->   Operation 118 'add' 'p_Val2_14' <Predicate = (!icmp_ln26)> <Delay = 2.14> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 119 [1/1] (0.00ns)   --->   "%tmp_42 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_14, i32 15)" [src/cpp/video_mandelbrot_generator.cpp:47]   --->   Operation 119 'bitselect' 'tmp_42' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_4 : Operation 120 [1/1] (0.00ns) (grouped into LUT with out node carry_6)   --->   "%xor_ln416_4 = xor i1 %tmp_42, true" [src/cpp/video_mandelbrot_generator.cpp:47]   --->   Operation 120 'xor' 'xor_ln416_4' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 121 [1/1] (0.97ns) (out node of the LUT)   --->   "%carry_6 = and i1 %select_ln746_4, %xor_ln416_4" [src/cpp/video_mandelbrot_generator.cpp:47]   --->   Operation 121 'and' 'carry_6' <Predicate = (!icmp_ln26)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 122 [1/1] (0.00ns)   --->   "%p_Result_10 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_14, i32 15)" [src/cpp/video_mandelbrot_generator.cpp:47]   --->   Operation 122 'bitselect' 'p_Result_10' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_4 : Operation 123 [1/1] (0.00ns)   --->   "%Range2_all_ones_5 = call i1 @_ssdm_op_BitSelect.i1.i30.i32(i30 %select_ln746_1, i32 29)" [src/cpp/video_mandelbrot_generator.cpp:47]   --->   Operation 123 'bitselect' 'Range2_all_ones_5' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_4 : Operation 124 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_4)   --->   "%xor_ln416_5 = xor i1 %select_ln746_4, true" [src/cpp/video_mandelbrot_generator.cpp:47]   --->   Operation 124 'xor' 'xor_ln416_5' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 125 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_4)   --->   "%or_ln416_1 = or i1 %tmp_42, %xor_ln416_5" [src/cpp/video_mandelbrot_generator.cpp:47]   --->   Operation 125 'or' 'or_ln416_1' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 126 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_4)   --->   "%or_ln416 = or i1 %select_ln746_6, %or_ln416_1" [src/cpp/video_mandelbrot_generator.cpp:47]   --->   Operation 126 'or' 'or_ln416' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 127 [1/1] (0.99ns) (out node of the LUT)   --->   "%and_ln786_4 = and i1 %or_ln416, %p_Result_10" [src/cpp/video_mandelbrot_generator.cpp:47]   --->   Operation 127 'and' 'and_ln786_4' <Predicate = (!icmp_ln26)> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.63>
ST_5 : Operation 128 [1/1] (0.00ns)   --->   "%trunc_ln718 = trunc i36 %r_V to i14" [src/cpp/video_mandelbrot_generator.cpp:44]   --->   Operation 128 'trunc' 'trunc_ln718' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_5 : Operation 129 [1/1] (2.15ns)   --->   "%icmp_ln414 = icmp ne i14 %trunc_ln718, 0" [src/cpp/video_mandelbrot_generator.cpp:44]   --->   Operation 129 'icmp' 'icmp_ln414' <Predicate = (!icmp_ln26)> <Delay = 2.15> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 130 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_5)   --->   "%and_ln414 = and i1 %p_Result_2, %icmp_ln414" [src/cpp/video_mandelbrot_generator.cpp:44]   --->   Operation 130 'and' 'and_ln414' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 131 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_5)   --->   "%zext_ln415_1 = zext i1 %and_ln414 to i18" [src/cpp/video_mandelbrot_generator.cpp:44]   --->   Operation 131 'zext' 'zext_ln415_1' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_5 : Operation 132 [1/1] (2.21ns) (out node of the LUT)   --->   "%p_Val2_5 = add i18 %zext_ln415_1, %p_Val2_4" [src/cpp/video_mandelbrot_generator.cpp:44]   --->   Operation 132 'add' 'p_Val2_5' <Predicate = (!icmp_ln26)> <Delay = 2.21> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 133 [1/1] (0.00ns) (grouped into LUT with out node carry_2)   --->   "%tmp = call i1 @_ssdm_op_BitSelect.i1.i18.i32(i18 %p_Val2_5, i32 17)" [src/cpp/video_mandelbrot_generator.cpp:44]   --->   Operation 133 'bitselect' 'tmp' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_5 : Operation 134 [1/1] (0.00ns) (grouped into LUT with out node carry_2)   --->   "%xor_ln416_2 = xor i1 %tmp, true" [src/cpp/video_mandelbrot_generator.cpp:44]   --->   Operation 134 'xor' 'xor_ln416_2' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 135 [1/1] (0.97ns) (out node of the LUT)   --->   "%carry_2 = and i1 %p_Result_3, %xor_ln416_2" [src/cpp/video_mandelbrot_generator.cpp:44]   --->   Operation 135 'and' 'carry_2' <Predicate = (!icmp_ln26)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 136 [1/1] (0.00ns)   --->   "%p_Result_4 = call i1 @_ssdm_op_BitSelect.i1.i18.i32(i18 %p_Val2_5, i32 17)" [src/cpp/video_mandelbrot_generator.cpp:44]   --->   Operation 136 'bitselect' 'p_Result_4' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_5 : Operation 137 [1/1] (0.00ns)   --->   "%sext_ln415_1 = sext i16 %p_Val2_14 to i18" [src/cpp/video_mandelbrot_generator.cpp:47]   --->   Operation 137 'sext' 'sext_ln415_1' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_5 : Operation 138 [1/1] (0.97ns)   --->   "%and_ln781_2 = and i1 %carry_6, %Range2_all_ones_5" [src/cpp/video_mandelbrot_generator.cpp:47]   --->   Operation 138 'and' 'and_ln781_2' <Predicate = (!icmp_ln26)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 139 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_3)   --->   "%xor_ln785_4 = xor i1 %Range2_all_ones_5, %carry_6" [src/cpp/video_mandelbrot_generator.cpp:47]   --->   Operation 139 'xor' 'xor_ln785_4' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 140 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_3)   --->   "%or_ln785_3 = or i1 %p_Result_10, %xor_ln785_4" [src/cpp/video_mandelbrot_generator.cpp:47]   --->   Operation 140 'or' 'or_ln785_3' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 141 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_3)   --->   "%overflow_4 = and i1 %or_ln785_3, %select_ln746_7" [src/cpp/video_mandelbrot_generator.cpp:47]   --->   Operation 141 'and' 'overflow_4' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 142 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln786_5 = and i1 %and_ln786_4, %Range2_all_ones_5" [src/cpp/video_mandelbrot_generator.cpp:47]   --->   Operation 142 'and' 'and_ln786_5' <Predicate = (!icmp_ln26)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 143 [1/1] (0.00ns) (grouped into LUT with out node underflow_2)   --->   "%or_ln786_9 = or i1 %and_ln781_2, %and_ln786_5" [src/cpp/video_mandelbrot_generator.cpp:47]   --->   Operation 143 'or' 'or_ln786_9' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 144 [1/1] (0.00ns) (grouped into LUT with out node underflow_2)   --->   "%xor_ln786_2 = xor i1 %or_ln786_9, true" [src/cpp/video_mandelbrot_generator.cpp:47]   --->   Operation 144 'xor' 'xor_ln786_2' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 145 [1/1] (0.97ns) (out node of the LUT)   --->   "%underflow_2 = and i1 %xor_ln746, %xor_ln786_2" [src/cpp/video_mandelbrot_generator.cpp:47]   --->   Operation 145 'and' 'underflow_2' <Predicate = (!icmp_ln26)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 146 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_3)   --->   "%or_ln340_6 = or i1 %underflow_2, %overflow_4" [src/cpp/video_mandelbrot_generator.cpp:47]   --->   Operation 146 'or' 'or_ln340_6' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 147 [1/1] (0.00ns) (grouped into LUT with out node imag_top_V)   --->   "%or_ln340_8 = or i1 %and_ln786_5, %select_ln746_7" [src/cpp/video_mandelbrot_generator.cpp:47]   --->   Operation 147 'or' 'or_ln340_8' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 148 [1/1] (0.00ns) (grouped into LUT with out node imag_top_V)   --->   "%or_ln340_7 = or i1 %or_ln340_8, %and_ln781_2" [src/cpp/video_mandelbrot_generator.cpp:47]   --->   Operation 148 'or' 'or_ln340_7' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 149 [1/1] (1.34ns) (out node of the LUT)   --->   "%select_ln340_3 = select i1 %or_ln340_6, i18 131071, i18 %sext_ln415_1" [src/cpp/video_mandelbrot_generator.cpp:47]   --->   Operation 149 'select' 'select_ln340_3' <Predicate = (!icmp_ln26)> <Delay = 1.34> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 150 [1/1] (0.00ns) (grouped into LUT with out node imag_top_V)   --->   "%select_ln388_2 = select i1 %underflow_2, i18 -131072, i18 %sext_ln415_1" [src/cpp/video_mandelbrot_generator.cpp:47]   --->   Operation 150 'select' 'select_ln388_2' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 151 [1/1] (1.34ns) (out node of the LUT)   --->   "%imag_top_V = select i1 %or_ln340_7, i18 %select_ln340_3, i18 %select_ln388_2" [src/cpp/video_mandelbrot_generator.cpp:47]   --->   Operation 151 'select' 'imag_top_V' <Predicate = (!icmp_ln26)> <Delay = 1.34> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 152 [1/1] (0.00ns)   --->   "%trunc_ln718_2 = trunc i35 %r_V_3 to i14" [src/cpp/video_mandelbrot_generator.cpp:48]   --->   Operation 152 'trunc' 'trunc_ln718_2' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_5 : Operation 153 [1/1] (2.15ns)   --->   "%icmp_ln414_3 = icmp ne i14 %trunc_ln718_2, 0" [src/cpp/video_mandelbrot_generator.cpp:48]   --->   Operation 153 'icmp' 'icmp_ln414_3' <Predicate = (!icmp_ln26)> <Delay = 2.15> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 154 [1/1] (0.97ns)   --->   "%and_ln414_1 = and i1 %p_Result_11, %icmp_ln414_3" [src/cpp/video_mandelbrot_generator.cpp:48]   --->   Operation 154 'and' 'and_ln414_1' <Predicate = (!icmp_ln26)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 155 [1/1] (0.00ns)   --->   "%tmp_5 = call i17 @_ssdm_op_PartSelect.i17.i35.i32.i32(i35 %r_V_3, i32 16, i32 32)" [src/cpp/video_mandelbrot_generator.cpp:48]   --->   Operation 155 'partselect' 'tmp_5' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_5 : Operation 156 [1/1] (0.00ns)   --->   "%p_Val2_16 = call i18 @_ssdm_op_BitConcatenate.i18.i17.i1(i17 %tmp_5, i1 %and_ln414_1)" [src/cpp/video_mandelbrot_generator.cpp:48]   --->   Operation 156 'bitconcatenate' 'p_Val2_16' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_5 : Operation 157 [1/1] (0.00ns) (grouped into LUT with out node carry_8)   --->   "%tmp_45 = call i1 @_ssdm_op_BitSelect.i1.i35.i32(i35 %r_V_3, i32 32)" [src/cpp/video_mandelbrot_generator.cpp:48]   --->   Operation 157 'bitselect' 'tmp_45' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_5 : Operation 158 [1/1] (0.00ns) (grouped into LUT with out node carry_8)   --->   "%xor_ln416 = xor i1 %tmp_45, true" [src/cpp/video_mandelbrot_generator.cpp:48]   --->   Operation 158 'xor' 'xor_ln416' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 159 [1/1] (0.97ns) (out node of the LUT)   --->   "%carry_8 = and i1 %p_Result_12, %xor_ln416" [src/cpp/video_mandelbrot_generator.cpp:48]   --->   Operation 159 'and' 'carry_8' <Predicate = (!icmp_ln26)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 160 [1/1] (0.00ns)   --->   "%p_Result_13 = call i1 @_ssdm_op_BitSelect.i1.i35.i32(i35 %r_V_3, i32 32)" [src/cpp/video_mandelbrot_generator.cpp:48]   --->   Operation 160 'bitselect' 'p_Result_13' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_5 : Operation 161 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_7)   --->   "%Range2_all_ones_3 = call i1 @_ssdm_op_BitSelect.i1.i35.i32(i35 %r_V_3, i32 34)" [src/cpp/video_mandelbrot_generator.cpp:48]   --->   Operation 161 'bitselect' 'Range2_all_ones_3' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_5 : Operation 162 [1/1] (0.00ns)   --->   "%tmp_8 = call i2 @_ssdm_op_PartSelect.i2.i35.i32.i32(i35 %r_V_3, i32 33, i32 34)" [src/cpp/video_mandelbrot_generator.cpp:48]   --->   Operation 162 'partselect' 'tmp_8' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_5 : Operation 163 [1/1] (0.93ns)   --->   "%Range1_all_ones_3 = icmp eq i2 %tmp_8, -1" [src/cpp/video_mandelbrot_generator.cpp:48]   --->   Operation 163 'icmp' 'Range1_all_ones_3' <Predicate = (!icmp_ln26)> <Delay = 0.93> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 164 [1/1] (0.93ns)   --->   "%Range1_all_zeros_2 = icmp eq i2 %tmp_8, 0" [src/cpp/video_mandelbrot_generator.cpp:48]   --->   Operation 164 'icmp' 'Range1_all_zeros_2' <Predicate = (!icmp_ln26)> <Delay = 0.93> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 165 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_9)   --->   "%deleted_zeros_2 = select i1 %carry_8, i1 %Range1_all_ones_3, i1 %Range1_all_zeros_2" [src/cpp/video_mandelbrot_generator.cpp:48]   --->   Operation 165 'select' 'deleted_zeros_2' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 166 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_7)   --->   "%and_ln779_2 = and i1 %Range2_all_ones_3, %xor_ln779_1" [src/cpp/video_mandelbrot_generator.cpp:48]   --->   Operation 166 'and' 'and_ln779_2' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 167 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_7)   --->   "%deleted_ones_2 = select i1 %carry_8, i1 %and_ln779_2, i1 %Range1_all_ones_3" [src/cpp/video_mandelbrot_generator.cpp:48]   --->   Operation 167 'select' 'deleted_ones_2' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 168 [1/1] (0.97ns)   --->   "%and_ln781_3 = and i1 %carry_8, %Range1_all_ones_3" [src/cpp/video_mandelbrot_generator.cpp:48]   --->   Operation 168 'and' 'and_ln781_3' <Predicate = (!icmp_ln26)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 169 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_9)   --->   "%xor_ln785_6 = xor i1 %deleted_zeros_2, true" [src/cpp/video_mandelbrot_generator.cpp:48]   --->   Operation 169 'xor' 'xor_ln785_6' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 170 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_9)   --->   "%or_ln785_4 = or i1 %p_Result_13, %xor_ln785_6" [src/cpp/video_mandelbrot_generator.cpp:48]   --->   Operation 170 'or' 'or_ln785_4' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 171 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_9)   --->   "%overflow_5 = and i1 %or_ln785_4, %xor_ln785_5" [src/cpp/video_mandelbrot_generator.cpp:48]   --->   Operation 171 'and' 'overflow_5' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 172 [1/1] (0.99ns) (out node of the LUT)   --->   "%and_ln786_7 = and i1 %p_Result_13, %deleted_ones_2" [src/cpp/video_mandelbrot_generator.cpp:48]   --->   Operation 172 'and' 'and_ln786_7' <Predicate = (!icmp_ln26)> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 173 [1/1] (0.00ns) (grouped into LUT with out node underflow_3)   --->   "%or_ln786_10 = or i1 %and_ln781_3, %and_ln786_7" [src/cpp/video_mandelbrot_generator.cpp:48]   --->   Operation 173 'or' 'or_ln786_10' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 174 [1/1] (0.00ns) (grouped into LUT with out node underflow_3)   --->   "%xor_ln786_3 = xor i1 %or_ln786_10, true" [src/cpp/video_mandelbrot_generator.cpp:48]   --->   Operation 174 'xor' 'xor_ln786_3' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 175 [1/1] (0.97ns) (out node of the LUT)   --->   "%underflow_3 = and i1 %p_Result_11, %xor_ln786_3" [src/cpp/video_mandelbrot_generator.cpp:48]   --->   Operation 175 'and' 'underflow_3' <Predicate = (!icmp_ln26)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 176 [1/1] (0.99ns) (out node of the LUT)   --->   "%or_ln340_9 = or i1 %underflow_3, %overflow_5" [src/cpp/video_mandelbrot_generator.cpp:48]   --->   Operation 176 'or' 'or_ln340_9' <Predicate = (!icmp_ln26)> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 177 [1/1] (0.00ns) (grouped into LUT with out node imag_btm_V)   --->   "%or_ln340_11 = or i1 %and_ln786_7, %xor_ln785_5" [src/cpp/video_mandelbrot_generator.cpp:48]   --->   Operation 177 'or' 'or_ln340_11' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 178 [1/1] (0.00ns) (grouped into LUT with out node imag_btm_V)   --->   "%or_ln340_10 = or i1 %or_ln340_11, %and_ln781_3" [src/cpp/video_mandelbrot_generator.cpp:48]   --->   Operation 178 'or' 'or_ln340_10' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 179 [1/1] (1.34ns) (out node of the LUT)   --->   "%select_ln340_4 = select i1 %or_ln340_9, i18 131071, i18 %p_Val2_16" [src/cpp/video_mandelbrot_generator.cpp:48]   --->   Operation 179 'select' 'select_ln340_4' <Predicate = (!icmp_ln26)> <Delay = 1.34> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 180 [1/1] (0.00ns) (grouped into LUT with out node imag_btm_V)   --->   "%select_ln388_3 = select i1 %underflow_3, i18 -131072, i18 %p_Val2_16" [src/cpp/video_mandelbrot_generator.cpp:48]   --->   Operation 180 'select' 'select_ln388_3' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 181 [1/1] (1.34ns) (out node of the LUT)   --->   "%imag_btm_V = select i1 %or_ln340_10, i18 %select_ln340_4, i18 %select_ln388_3" [src/cpp/video_mandelbrot_generator.cpp:48]   --->   Operation 181 'select' 'imag_btm_V' <Predicate = (!icmp_ln26)> <Delay = 1.34> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 6 <SV = 5> <Delay = 7.18>
ST_6 : Operation 182 [1/1] (0.00ns)   --->   "%trunc_ln708_11 = call i15 @_ssdm_op_BitConcatenate.i15.i1.i14(i1 true, i14 %tmp_1)" [src/cpp/video_mandelbrot_generator.cpp:43]   --->   Operation 182 'bitconcatenate' 'trunc_ln708_11' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_6 : Operation 183 [1/1] (0.00ns)   --->   "%sext_ln718 = sext i15 %trunc_ln708_11 to i16" [src/cpp/video_mandelbrot_generator.cpp:43]   --->   Operation 183 'sext' 'sext_ln718' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_6 : Operation 184 [1/1] (0.00ns)   --->   "%zext_ln415 = zext i1 %icmp_ln414_16 to i16" [src/cpp/video_mandelbrot_generator.cpp:43]   --->   Operation 184 'zext' 'zext_ln415' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_6 : Operation 185 [1/1] (2.14ns)   --->   "%p_Val2_2 = add i16 %zext_ln415, %sext_ln718" [src/cpp/video_mandelbrot_generator.cpp:43]   --->   Operation 185 'add' 'p_Val2_2' <Predicate = (!icmp_ln26)> <Delay = 2.14> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 186 [1/1] (0.00ns) (grouped into LUT with out node real_top_V)   --->   "%sext_ln415 = sext i16 %p_Val2_2 to i18" [src/cpp/video_mandelbrot_generator.cpp:43]   --->   Operation 186 'sext' 'sext_ln415' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_6 : Operation 187 [1/1] (0.00ns) (grouped into LUT with out node real_top_V)   --->   "%tmp_29 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_2, i32 15)" [src/cpp/video_mandelbrot_generator.cpp:43]   --->   Operation 187 'bitselect' 'tmp_29' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_6 : Operation 188 [1/1] (0.00ns) (grouped into LUT with out node real_top_V)   --->   "%carry = xor i1 %tmp_29, true" [src/cpp/video_mandelbrot_generator.cpp:43]   --->   Operation 188 'xor' 'carry' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 189 [1/1] (0.00ns) (grouped into LUT with out node real_top_V)   --->   "%p_Result_1 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_2, i32 15)" [src/cpp/video_mandelbrot_generator.cpp:43]   --->   Operation 189 'bitselect' 'p_Result_1' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_6 : Operation 190 [1/1] (0.00ns) (grouped into LUT with out node real_top_V)   --->   "%or_ln786_7 = or i1 %p_Result_1, %carry" [src/cpp/video_mandelbrot_generator.cpp:43]   --->   Operation 190 'or' 'or_ln786_7' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 191 [1/1] (1.34ns) (out node of the LUT)   --->   "%real_top_V = select i1 %or_ln786_7, i18 %sext_ln415, i18 -131072" [src/cpp/video_mandelbrot_generator.cpp:43]   --->   Operation 191 'select' 'real_top_V' <Predicate = (!icmp_ln26)> <Delay = 1.34> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 192 [1/1] (0.00ns)   --->   "%p_Result_84_i = call i2 @_ssdm_op_PartSelect.i2.i36.i32.i32(i36 %r_V, i32 34, i32 35)" [src/cpp/video_mandelbrot_generator.cpp:44]   --->   Operation 192 'partselect' 'p_Result_84_i' <Predicate = (!icmp_ln26 & carry_2)> <Delay = 0.00>
ST_6 : Operation 193 [1/1] (0.93ns)   --->   "%Range2_all_ones = icmp eq i2 %p_Result_84_i, -1" [src/cpp/video_mandelbrot_generator.cpp:44]   --->   Operation 193 'icmp' 'Range2_all_ones' <Predicate = (!icmp_ln26 & carry_2)> <Delay = 0.93> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 194 [1/1] (0.00ns)   --->   "%p_Result_85_i = call i3 @_ssdm_op_PartSelect.i3.i36.i32.i32(i36 %r_V, i32 33, i32 35)" [src/cpp/video_mandelbrot_generator.cpp:44]   --->   Operation 194 'partselect' 'p_Result_85_i' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_6 : Operation 195 [1/1] (1.18ns)   --->   "%Range1_all_ones = icmp eq i3 %p_Result_85_i, -1" [src/cpp/video_mandelbrot_generator.cpp:44]   --->   Operation 195 'icmp' 'Range1_all_ones' <Predicate = (!icmp_ln26)> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 196 [1/1] (1.18ns)   --->   "%Range1_all_zeros = icmp eq i3 %p_Result_85_i, 0" [src/cpp/video_mandelbrot_generator.cpp:44]   --->   Operation 196 'icmp' 'Range1_all_zeros' <Predicate = (!icmp_ln26 & !carry_2)> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 197 [1/1] (0.00ns) (grouped into LUT with out node or_ln340)   --->   "%deleted_zeros = select i1 %carry_2, i1 %Range1_all_ones, i1 %Range1_all_zeros" [src/cpp/video_mandelbrot_generator.cpp:44]   --->   Operation 197 'select' 'deleted_zeros' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 198 [1/1] (0.00ns) (grouped into LUT with out node and_ln786)   --->   "%and_ln779 = and i1 %Range2_all_ones, %xor_ln779" [src/cpp/video_mandelbrot_generator.cpp:44]   --->   Operation 198 'and' 'and_ln779' <Predicate = (!icmp_ln26 & carry_2)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 199 [1/1] (0.00ns) (grouped into LUT with out node and_ln786)   --->   "%deleted_ones = select i1 %carry_2, i1 %and_ln779, i1 %Range1_all_ones" [src/cpp/video_mandelbrot_generator.cpp:44]   --->   Operation 199 'select' 'deleted_ones' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 200 [1/1] (0.97ns)   --->   "%and_ln781 = and i1 %carry_2, %Range1_all_ones" [src/cpp/video_mandelbrot_generator.cpp:44]   --->   Operation 200 'and' 'and_ln781' <Predicate = (!icmp_ln26)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 201 [1/1] (0.00ns) (grouped into LUT with out node or_ln340)   --->   "%xor_ln785 = xor i1 %deleted_zeros, true" [src/cpp/video_mandelbrot_generator.cpp:44]   --->   Operation 201 'xor' 'xor_ln785' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 202 [1/1] (0.00ns) (grouped into LUT with out node or_ln340)   --->   "%or_ln785 = or i1 %p_Result_4, %xor_ln785" [src/cpp/video_mandelbrot_generator.cpp:44]   --->   Operation 202 'or' 'or_ln785' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 203 [1/1] (0.00ns) (grouped into LUT with out node or_ln340)   --->   "%overflow_1 = and i1 %or_ln785, %xor_ln785_1" [src/cpp/video_mandelbrot_generator.cpp:44]   --->   Operation 203 'and' 'overflow_1' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 204 [1/1] (0.99ns) (out node of the LUT)   --->   "%and_ln786 = and i1 %p_Result_4, %deleted_ones" [src/cpp/video_mandelbrot_generator.cpp:44]   --->   Operation 204 'and' 'and_ln786' <Predicate = (!icmp_ln26)> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 205 [1/1] (0.00ns) (grouped into LUT with out node underflow)   --->   "%or_ln786 = or i1 %and_ln781, %and_ln786" [src/cpp/video_mandelbrot_generator.cpp:44]   --->   Operation 205 'or' 'or_ln786' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 206 [1/1] (0.00ns) (grouped into LUT with out node underflow)   --->   "%xor_ln786 = xor i1 %or_ln786, true" [src/cpp/video_mandelbrot_generator.cpp:44]   --->   Operation 206 'xor' 'xor_ln786' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 207 [1/1] (0.97ns) (out node of the LUT)   --->   "%underflow = and i1 %p_Result_2, %xor_ln786" [src/cpp/video_mandelbrot_generator.cpp:44]   --->   Operation 207 'and' 'underflow' <Predicate = (!icmp_ln26)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 208 [1/1] (0.99ns) (out node of the LUT)   --->   "%or_ln340 = or i1 %underflow, %overflow_1" [src/cpp/video_mandelbrot_generator.cpp:44]   --->   Operation 208 'or' 'or_ln340' <Predicate = (!icmp_ln26)> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 209 [1/1] (0.00ns) (grouped into LUT with out node real_btm_V)   --->   "%or_ln340_2 = or i1 %and_ln786, %xor_ln785_1" [src/cpp/video_mandelbrot_generator.cpp:44]   --->   Operation 209 'or' 'or_ln340_2' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 210 [1/1] (0.00ns) (grouped into LUT with out node real_btm_V)   --->   "%or_ln340_1 = or i1 %or_ln340_2, %and_ln781" [src/cpp/video_mandelbrot_generator.cpp:44]   --->   Operation 210 'or' 'or_ln340_1' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 211 [1/1] (1.34ns) (out node of the LUT)   --->   "%select_ln340 = select i1 %or_ln340, i18 131071, i18 %p_Val2_5" [src/cpp/video_mandelbrot_generator.cpp:44]   --->   Operation 211 'select' 'select_ln340' <Predicate = (!icmp_ln26)> <Delay = 1.34> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 212 [1/1] (0.00ns) (grouped into LUT with out node real_btm_V)   --->   "%select_ln388 = select i1 %underflow, i18 -131072, i18 %p_Val2_5" [src/cpp/video_mandelbrot_generator.cpp:44]   --->   Operation 212 'select' 'select_ln388' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 213 [1/1] (1.34ns) (out node of the LUT)   --->   "%real_btm_V = select i1 %or_ln340_1, i18 %select_ln340, i18 %select_ln388" [src/cpp/video_mandelbrot_generator.cpp:44]   --->   Operation 213 'select' 'real_btm_V' <Predicate = (!icmp_ln26)> <Delay = 1.34> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 214 [1/1] (0.00ns)   --->   "%sext_ln1118_2 = sext i18 %imag_btm_V to i36" [src/cpp/video_mandelbrot_generator.cpp:49]   --->   Operation 214 'sext' 'sext_ln1118_2' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_6 : Operation 215 [1/1] (0.00ns)   --->   "%sext_ln1116_12 = sext i18 %imag_top_V to i36" [src/cpp/video_mandelbrot_generator.cpp:49]   --->   Operation 215 'sext' 'sext_ln1116_12' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_6 : Operation 216 [1/1] (7.18ns) (root node of the DSP)   --->   "%r_V_4 = mul nsw i36 %sext_ln1118_2, %sext_ln1116_12" [src/cpp/video_mandelbrot_generator.cpp:49]   --->   Operation 216 'mul' 'r_V_4' <Predicate = (!icmp_ln26)> <Delay = 7.18> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 7.18> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 217 [1/1] (0.00ns)   --->   "%p_Result_14 = call i1 @_ssdm_op_BitSelect.i1.i36.i32(i36 %r_V_4, i32 35)" [src/cpp/video_mandelbrot_generator.cpp:49]   --->   Operation 217 'bitselect' 'p_Result_14' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_6 : Operation 218 [1/1] (0.00ns)   --->   "%trunc_ln414_2 = trunc i36 %r_V_4 to i15" [src/cpp/video_mandelbrot_generator.cpp:49]   --->   Operation 218 'trunc' 'trunc_ln414_2' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_6 : Operation 219 [1/1] (0.00ns)   --->   "%p_Result_106_i = call i2 @_ssdm_op_PartSelect.i2.i36.i32.i32(i36 %r_V_4, i32 34, i32 35)" [src/cpp/video_mandelbrot_generator.cpp:49]   --->   Operation 219 'partselect' 'p_Result_106_i' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_6 : Operation 220 [1/1] (0.00ns)   --->   "%p_Result_107_i = call i3 @_ssdm_op_PartSelect.i3.i36.i32.i32(i36 %r_V_4, i32 33, i32 35)" [src/cpp/video_mandelbrot_generator.cpp:49]   --->   Operation 220 'partselect' 'p_Result_107_i' <Predicate = (!icmp_ln26)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 8.42>
ST_7 : Operation 221 [1/1] (0.00ns)   --->   "%sext_ln1118_1 = sext i18 %real_btm_V to i36" [src/cpp/video_mandelbrot_generator.cpp:45]   --->   Operation 221 'sext' 'sext_ln1118_1' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_7 : Operation 222 [1/1] (0.00ns)   --->   "%sext_ln1116_11 = sext i18 %real_top_V to i36" [src/cpp/video_mandelbrot_generator.cpp:45]   --->   Operation 222 'sext' 'sext_ln1116_11' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_7 : Operation 223 [1/1] (7.18ns) (root node of the DSP)   --->   "%r_V_1 = mul nsw i36 %sext_ln1116_11, %sext_ln1118_1" [src/cpp/video_mandelbrot_generator.cpp:45]   --->   Operation 223 'mul' 'r_V_1' <Predicate = (!icmp_ln26)> <Delay = 7.18> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 7.18> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 224 [1/1] (0.00ns)   --->   "%trunc_ln414_1 = trunc i36 %r_V_1 to i15" [src/cpp/video_mandelbrot_generator.cpp:45]   --->   Operation 224 'trunc' 'trunc_ln414_1' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_7 : Operation 225 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_19)   --->   "%p_Val2_18 = call i18 @_ssdm_op_PartSelect.i18.i36.i32.i32(i36 %r_V_4, i32 15, i32 32)" [src/cpp/video_mandelbrot_generator.cpp:49]   --->   Operation 225 'partselect' 'p_Val2_18' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_7 : Operation 226 [1/1] (0.00ns) (grouped into LUT with out node carry_10)   --->   "%p_Result_15 = call i1 @_ssdm_op_BitSelect.i1.i36.i32(i36 %r_V_4, i32 32)" [src/cpp/video_mandelbrot_generator.cpp:49]   --->   Operation 226 'bitselect' 'p_Result_15' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_7 : Operation 227 [1/1] (2.26ns)   --->   "%icmp_ln414_4 = icmp ne i15 %trunc_ln414_2, 0" [src/cpp/video_mandelbrot_generator.cpp:49]   --->   Operation 227 'icmp' 'icmp_ln414_4' <Predicate = (!icmp_ln26)> <Delay = 2.26> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 228 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_19)   --->   "%and_ln700_13 = and i1 %p_Result_14, %icmp_ln414_4" [src/cpp/video_mandelbrot_generator.cpp:49]   --->   Operation 228 'and' 'and_ln700_13' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 229 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_19)   --->   "%zext_ln415_3 = zext i1 %and_ln700_13 to i18" [src/cpp/video_mandelbrot_generator.cpp:49]   --->   Operation 229 'zext' 'zext_ln415_3' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_7 : Operation 230 [1/1] (2.21ns) (out node of the LUT)   --->   "%p_Val2_19 = add i18 %zext_ln415_3, %p_Val2_18" [src/cpp/video_mandelbrot_generator.cpp:49]   --->   Operation 230 'add' 'p_Val2_19' <Predicate = (!icmp_ln26)> <Delay = 2.21> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 231 [1/1] (0.00ns) (grouped into LUT with out node carry_10)   --->   "%tmp_50 = call i1 @_ssdm_op_BitSelect.i1.i18.i32(i18 %p_Val2_19, i32 17)" [src/cpp/video_mandelbrot_generator.cpp:49]   --->   Operation 231 'bitselect' 'tmp_50' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_7 : Operation 232 [1/1] (0.00ns) (grouped into LUT with out node carry_10)   --->   "%xor_ln416_6 = xor i1 %tmp_50, true" [src/cpp/video_mandelbrot_generator.cpp:49]   --->   Operation 232 'xor' 'xor_ln416_6' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 233 [1/1] (0.97ns) (out node of the LUT)   --->   "%carry_10 = and i1 %p_Result_15, %xor_ln416_6" [src/cpp/video_mandelbrot_generator.cpp:49]   --->   Operation 233 'and' 'carry_10' <Predicate = (!icmp_ln26)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 234 [1/1] (0.00ns)   --->   "%p_Result_16 = call i1 @_ssdm_op_BitSelect.i1.i18.i32(i18 %p_Val2_19, i32 17)" [src/cpp/video_mandelbrot_generator.cpp:49]   --->   Operation 234 'bitselect' 'p_Result_16' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_7 : Operation 235 [1/1] (0.93ns)   --->   "%Range2_all_ones_4 = icmp eq i2 %p_Result_106_i, -1" [src/cpp/video_mandelbrot_generator.cpp:49]   --->   Operation 235 'icmp' 'Range2_all_ones_4' <Predicate = (!icmp_ln26)> <Delay = 0.93> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 236 [1/1] (1.18ns)   --->   "%Range1_all_ones_4 = icmp eq i3 %p_Result_107_i, -1" [src/cpp/video_mandelbrot_generator.cpp:49]   --->   Operation 236 'icmp' 'Range1_all_ones_4' <Predicate = (!icmp_ln26)> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 237 [1/1] (1.18ns)   --->   "%Range1_all_zeros_3 = icmp eq i3 %p_Result_107_i, 0" [src/cpp/video_mandelbrot_generator.cpp:49]   --->   Operation 237 'icmp' 'Range1_all_zeros_3' <Predicate = (!icmp_ln26)> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 238 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_12)   --->   "%deleted_zeros_3 = select i1 %carry_10, i1 %Range1_all_ones_4, i1 %Range1_all_zeros_3" [src/cpp/video_mandelbrot_generator.cpp:49]   --->   Operation 238 'select' 'deleted_zeros_3' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 239 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_9)   --->   "%tmp_52 = call i1 @_ssdm_op_BitSelect.i1.i36.i32(i36 %r_V_4, i32 33)" [src/cpp/video_mandelbrot_generator.cpp:49]   --->   Operation 239 'bitselect' 'tmp_52' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_7 : Operation 240 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_9)   --->   "%xor_ln779_3 = xor i1 %tmp_52, true" [src/cpp/video_mandelbrot_generator.cpp:49]   --->   Operation 240 'xor' 'xor_ln779_3' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 241 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_9)   --->   "%and_ln779_3 = and i1 %Range2_all_ones_4, %xor_ln779_3" [src/cpp/video_mandelbrot_generator.cpp:49]   --->   Operation 241 'and' 'and_ln779_3' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 242 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_9)   --->   "%deleted_ones_3 = select i1 %carry_10, i1 %and_ln779_3, i1 %Range1_all_ones_4" [src/cpp/video_mandelbrot_generator.cpp:49]   --->   Operation 242 'select' 'deleted_ones_3' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 243 [1/1] (0.97ns)   --->   "%and_ln781_4 = and i1 %carry_10, %Range1_all_ones_4" [src/cpp/video_mandelbrot_generator.cpp:49]   --->   Operation 243 'and' 'and_ln781_4' <Predicate = (!icmp_ln26)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 244 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_12)   --->   "%xor_ln785_7 = xor i1 %deleted_zeros_3, true" [src/cpp/video_mandelbrot_generator.cpp:49]   --->   Operation 244 'xor' 'xor_ln785_7' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 245 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_12)   --->   "%or_ln785_5 = or i1 %p_Result_16, %xor_ln785_7" [src/cpp/video_mandelbrot_generator.cpp:49]   --->   Operation 245 'or' 'or_ln785_5' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 246 [1/1] (0.97ns)   --->   "%xor_ln785_8 = xor i1 %p_Result_14, true" [src/cpp/video_mandelbrot_generator.cpp:49]   --->   Operation 246 'xor' 'xor_ln785_8' <Predicate = (!icmp_ln26)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 247 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_12)   --->   "%overflow_6 = and i1 %or_ln785_5, %xor_ln785_8" [src/cpp/video_mandelbrot_generator.cpp:49]   --->   Operation 247 'and' 'overflow_6' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 248 [1/1] (0.99ns) (out node of the LUT)   --->   "%and_ln786_9 = and i1 %p_Result_16, %deleted_ones_3" [src/cpp/video_mandelbrot_generator.cpp:49]   --->   Operation 248 'and' 'and_ln786_9' <Predicate = (!icmp_ln26)> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 249 [1/1] (0.00ns) (grouped into LUT with out node underflow_4)   --->   "%or_ln786_11 = or i1 %and_ln781_4, %and_ln786_9" [src/cpp/video_mandelbrot_generator.cpp:49]   --->   Operation 249 'or' 'or_ln786_11' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 250 [1/1] (0.00ns) (grouped into LUT with out node underflow_4)   --->   "%xor_ln786_4 = xor i1 %or_ln786_11, true" [src/cpp/video_mandelbrot_generator.cpp:49]   --->   Operation 250 'xor' 'xor_ln786_4' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 251 [1/1] (0.97ns) (out node of the LUT)   --->   "%underflow_4 = and i1 %p_Result_14, %xor_ln786_4" [src/cpp/video_mandelbrot_generator.cpp:49]   --->   Operation 251 'and' 'underflow_4' <Predicate = (!icmp_ln26)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 252 [1/1] (0.99ns) (out node of the LUT)   --->   "%or_ln340_12 = or i1 %underflow_4, %overflow_6" [src/cpp/video_mandelbrot_generator.cpp:49]   --->   Operation 252 'or' 'or_ln340_12' <Predicate = (!icmp_ln26)> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 7.95>
ST_8 : Operation 253 [1/1] (2.79ns)   --->   "%ret_V = add i36 %sext_ln728, %r_V_1" [src/cpp/video_mandelbrot_generator.cpp:45]   --->   Operation 253 'add' 'ret_V' <Predicate = (!icmp_ln26)> <Delay = 2.79> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 254 [1/1] (0.00ns)   --->   "%p_Result_5 = call i1 @_ssdm_op_BitSelect.i1.i36.i32(i36 %ret_V, i32 35)" [src/cpp/video_mandelbrot_generator.cpp:45]   --->   Operation 254 'bitselect' 'p_Result_5' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_8 : Operation 255 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_9)   --->   "%p_Val2_8 = call i18 @_ssdm_op_PartSelect.i18.i36.i32.i32(i36 %ret_V, i32 15, i32 32)" [src/cpp/video_mandelbrot_generator.cpp:45]   --->   Operation 255 'partselect' 'p_Val2_8' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_8 : Operation 256 [1/1] (0.00ns) (grouped into LUT with out node carry_4)   --->   "%p_Result_6 = call i1 @_ssdm_op_BitSelect.i1.i36.i32(i36 %ret_V, i32 32)" [src/cpp/video_mandelbrot_generator.cpp:45]   --->   Operation 256 'bitselect' 'p_Result_6' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_8 : Operation 257 [1/1] (2.26ns)   --->   "%icmp_ln414_1 = icmp ne i15 %trunc_ln414_1, 0" [src/cpp/video_mandelbrot_generator.cpp:45]   --->   Operation 257 'icmp' 'icmp_ln414_1' <Predicate = (!icmp_ln26)> <Delay = 2.26> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 258 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_9)   --->   "%and_ln700_11 = and i1 %p_Result_5, %icmp_ln414_1" [src/cpp/video_mandelbrot_generator.cpp:45]   --->   Operation 258 'and' 'and_ln700_11' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 259 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_9)   --->   "%zext_ln415_2 = zext i1 %and_ln700_11 to i18" [src/cpp/video_mandelbrot_generator.cpp:45]   --->   Operation 259 'zext' 'zext_ln415_2' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_8 : Operation 260 [1/1] (2.21ns) (out node of the LUT)   --->   "%p_Val2_9 = add i18 %zext_ln415_2, %p_Val2_8" [src/cpp/video_mandelbrot_generator.cpp:45]   --->   Operation 260 'add' 'p_Val2_9' <Predicate = (!icmp_ln26)> <Delay = 2.21> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 261 [1/1] (0.00ns) (grouped into LUT with out node carry_4)   --->   "%tmp_39 = call i1 @_ssdm_op_BitSelect.i1.i18.i32(i18 %p_Val2_9, i32 17)" [src/cpp/video_mandelbrot_generator.cpp:45]   --->   Operation 261 'bitselect' 'tmp_39' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_8 : Operation 262 [1/1] (0.00ns) (grouped into LUT with out node carry_4)   --->   "%xor_ln416_3 = xor i1 %tmp_39, true" [src/cpp/video_mandelbrot_generator.cpp:45]   --->   Operation 262 'xor' 'xor_ln416_3' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 263 [1/1] (0.97ns) (out node of the LUT)   --->   "%carry_4 = and i1 %p_Result_6, %xor_ln416_3" [src/cpp/video_mandelbrot_generator.cpp:45]   --->   Operation 263 'and' 'carry_4' <Predicate = (!icmp_ln26)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 264 [1/1] (0.00ns)   --->   "%p_Result_7 = call i1 @_ssdm_op_BitSelect.i1.i18.i32(i18 %p_Val2_9, i32 17)" [src/cpp/video_mandelbrot_generator.cpp:45]   --->   Operation 264 'bitselect' 'p_Result_7' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_8 : Operation 265 [1/1] (0.00ns)   --->   "%tmp_3 = call i2 @_ssdm_op_PartSelect.i2.i36.i32.i32(i36 %ret_V, i32 34, i32 35)" [src/cpp/video_mandelbrot_generator.cpp:45]   --->   Operation 265 'partselect' 'tmp_3' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_8 : Operation 266 [1/1] (0.93ns)   --->   "%Range2_all_ones_1 = icmp eq i2 %tmp_3, -1" [src/cpp/video_mandelbrot_generator.cpp:45]   --->   Operation 266 'icmp' 'Range2_all_ones_1' <Predicate = (!icmp_ln26)> <Delay = 0.93> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 267 [1/1] (0.00ns)   --->   "%tmp_6 = call i3 @_ssdm_op_PartSelect.i3.i36.i32.i32(i36 %ret_V, i32 33, i32 35)" [src/cpp/video_mandelbrot_generator.cpp:45]   --->   Operation 267 'partselect' 'tmp_6' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_8 : Operation 268 [1/1] (1.18ns)   --->   "%Range1_all_ones_1 = icmp eq i3 %tmp_6, -1" [src/cpp/video_mandelbrot_generator.cpp:45]   --->   Operation 268 'icmp' 'Range1_all_ones_1' <Predicate = (!icmp_ln26)> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 269 [1/1] (1.18ns)   --->   "%Range1_all_zeros_1 = icmp eq i3 %tmp_6, 0" [src/cpp/video_mandelbrot_generator.cpp:45]   --->   Operation 269 'icmp' 'Range1_all_zeros_1' <Predicate = (!icmp_ln26)> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 270 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_2)   --->   "%tmp_41 = call i1 @_ssdm_op_BitSelect.i1.i36.i32(i36 %ret_V, i32 33)" [src/cpp/video_mandelbrot_generator.cpp:45]   --->   Operation 270 'bitselect' 'tmp_41' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_8 : Operation 271 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_2)   --->   "%xor_ln779_2 = xor i1 %tmp_41, true" [src/cpp/video_mandelbrot_generator.cpp:45]   --->   Operation 271 'xor' 'xor_ln779_2' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 272 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_2)   --->   "%and_ln779_1 = and i1 %Range2_all_ones_1, %xor_ln779_2" [src/cpp/video_mandelbrot_generator.cpp:45]   --->   Operation 272 'and' 'and_ln779_1' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 273 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_2)   --->   "%deleted_ones_1 = select i1 %carry_4, i1 %and_ln779_1, i1 %Range1_all_ones_1" [src/cpp/video_mandelbrot_generator.cpp:45]   --->   Operation 273 'select' 'deleted_ones_1' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 274 [1/1] (0.97ns)   --->   "%and_ln781_1 = and i1 %carry_4, %Range1_all_ones_1" [src/cpp/video_mandelbrot_generator.cpp:45]   --->   Operation 274 'and' 'and_ln781_1' <Predicate = (!icmp_ln26)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 275 [1/1] (0.97ns)   --->   "%xor_ln785_3 = xor i1 %p_Result_5, true" [src/cpp/video_mandelbrot_generator.cpp:45]   --->   Operation 275 'xor' 'xor_ln785_3' <Predicate = (!icmp_ln26)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 276 [1/1] (0.99ns) (out node of the LUT)   --->   "%and_ln786_2 = and i1 %p_Result_7, %deleted_ones_1" [src/cpp/video_mandelbrot_generator.cpp:45]   --->   Operation 276 'and' 'and_ln786_2' <Predicate = (!icmp_ln26)> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 277 [1/1] (0.00ns) (grouped into LUT with out node underflow_1)   --->   "%or_ln786_8 = or i1 %and_ln781_1, %and_ln786_2" [src/cpp/video_mandelbrot_generator.cpp:45]   --->   Operation 277 'or' 'or_ln786_8' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 278 [1/1] (0.00ns) (grouped into LUT with out node underflow_1)   --->   "%xor_ln786_1 = xor i1 %or_ln786_8, true" [src/cpp/video_mandelbrot_generator.cpp:45]   --->   Operation 278 'xor' 'xor_ln786_1' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 279 [1/1] (0.97ns) (out node of the LUT)   --->   "%underflow_1 = and i1 %p_Result_5, %xor_ln786_1" [src/cpp/video_mandelbrot_generator.cpp:45]   --->   Operation 279 'and' 'underflow_1' <Predicate = (!icmp_ln26)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 280 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_20)   --->   "%or_ln340_14 = or i1 %and_ln786_9, %xor_ln785_8" [src/cpp/video_mandelbrot_generator.cpp:49]   --->   Operation 280 'or' 'or_ln340_14' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 281 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_20)   --->   "%or_ln340_13 = or i1 %or_ln340_14, %and_ln781_4" [src/cpp/video_mandelbrot_generator.cpp:49]   --->   Operation 281 'or' 'or_ln340_13' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 282 [1/1] (1.34ns) (out node of the LUT)   --->   "%select_ln340_5 = select i1 %or_ln340_12, i18 131071, i18 %p_Val2_19" [src/cpp/video_mandelbrot_generator.cpp:49]   --->   Operation 282 'select' 'select_ln340_5' <Predicate = (!icmp_ln26)> <Delay = 1.34> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 283 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_20)   --->   "%select_ln388_4 = select i1 %underflow_4, i18 -131072, i18 %p_Val2_19" [src/cpp/video_mandelbrot_generator.cpp:49]   --->   Operation 283 'select' 'select_ln388_4' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 284 [1/1] (1.34ns) (out node of the LUT)   --->   "%p_Val2_20 = select i1 %or_ln340_13, i18 %select_ln340_5, i18 %select_ln388_4" [src/cpp/video_mandelbrot_generator.cpp:49]   --->   Operation 284 'select' 'p_Val2_20' <Predicate = (!icmp_ln26)> <Delay = 1.34> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 285 [1/1] (0.00ns)   --->   "%lhs_V = sext i18 %p_Val2_20 to i19" [src/cpp/video_mandelbrot_generator.cpp:49]   --->   Operation 285 'sext' 'lhs_V' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_8 : Operation 286 [1/1] (2.21ns)   --->   "%ret_V_2 = add nsw i19 %lhs_V, %sext_ln703_8" [src/cpp/video_mandelbrot_generator.cpp:49]   --->   Operation 286 'add' 'ret_V_2' <Predicate = (!icmp_ln26)> <Delay = 2.21> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 287 [1/1] (0.00ns)   --->   "%p_Result_17 = call i1 @_ssdm_op_BitSelect.i1.i19.i32(i19 %ret_V_2, i32 18)" [src/cpp/video_mandelbrot_generator.cpp:49]   --->   Operation 287 'bitselect' 'p_Result_17' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_8 : Operation 288 [1/1] (2.21ns)   --->   "%p_Val2_22 = add i18 %p_Val2_20, %im_V_read" [src/cpp/video_mandelbrot_generator.cpp:49]   --->   Operation 288 'add' 'p_Val2_22' <Predicate = (!icmp_ln26)> <Delay = 2.21> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 289 [1/1] (0.00ns)   --->   "%p_Result_18 = call i1 @_ssdm_op_BitSelect.i1.i18.i32(i18 %p_Val2_22, i32 17)" [src/cpp/video_mandelbrot_generator.cpp:49]   --->   Operation 289 'bitselect' 'p_Result_18' <Predicate = (!icmp_ln26)> <Delay = 0.00>

State 9 <SV = 8> <Delay = 8.55>
ST_9 : Operation 290 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_3)   --->   "%deleted_zeros_1 = select i1 %carry_4, i1 %Range1_all_ones_1, i1 %Range1_all_zeros_1" [src/cpp/video_mandelbrot_generator.cpp:45]   --->   Operation 290 'select' 'deleted_zeros_1' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 291 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_3)   --->   "%xor_ln785_2 = xor i1 %deleted_zeros_1, true" [src/cpp/video_mandelbrot_generator.cpp:45]   --->   Operation 291 'xor' 'xor_ln785_2' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 292 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_3)   --->   "%or_ln785_1 = or i1 %p_Result_7, %xor_ln785_2" [src/cpp/video_mandelbrot_generator.cpp:45]   --->   Operation 292 'or' 'or_ln785_1' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 293 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_3)   --->   "%overflow_2 = and i1 %or_ln785_1, %xor_ln785_3" [src/cpp/video_mandelbrot_generator.cpp:45]   --->   Operation 293 'and' 'overflow_2' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 294 [1/1] (0.99ns) (out node of the LUT)   --->   "%or_ln340_3 = or i1 %underflow_1, %overflow_2" [src/cpp/video_mandelbrot_generator.cpp:45]   --->   Operation 294 'or' 'or_ln340_3' <Predicate = (!icmp_ln26)> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 295 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_24)   --->   "%or_ln340_5 = or i1 %and_ln786_2, %xor_ln785_3" [src/cpp/video_mandelbrot_generator.cpp:45]   --->   Operation 295 'or' 'or_ln340_5' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 296 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_24)   --->   "%or_ln340_4 = or i1 %or_ln340_5, %and_ln781_1" [src/cpp/video_mandelbrot_generator.cpp:45]   --->   Operation 296 'or' 'or_ln340_4' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 297 [1/1] (1.34ns) (out node of the LUT)   --->   "%select_ln340_1 = select i1 %or_ln340_3, i18 131071, i18 %p_Val2_9" [src/cpp/video_mandelbrot_generator.cpp:45]   --->   Operation 297 'select' 'select_ln340_1' <Predicate = (!icmp_ln26)> <Delay = 1.34> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 298 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_24)   --->   "%select_ln388_1 = select i1 %underflow_1, i18 -131072, i18 %p_Val2_9" [src/cpp/video_mandelbrot_generator.cpp:45]   --->   Operation 298 'select' 'select_ln388_1' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 299 [1/1] (1.34ns) (out node of the LUT)   --->   "%p_Val2_24 = select i1 %or_ln340_4, i18 %select_ln340_1, i18 %select_ln388_1" [src/cpp/video_mandelbrot_generator.cpp:45]   --->   Operation 299 'select' 'p_Val2_24' <Predicate = (!icmp_ln26)> <Delay = 1.34> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 300 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_6)   --->   "%trunc_ln700 = trunc i18 %p_Val2_24 to i17" [src/cpp/video_mandelbrot_generator.cpp:58]   --->   Operation 300 'trunc' 'trunc_ln700' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_9 : Operation 301 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_5)   --->   "%xor_ln786_5 = xor i1 %p_Result_18, true" [src/cpp/video_mandelbrot_generator.cpp:49]   --->   Operation 301 'xor' 'xor_ln786_5' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 302 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_5)   --->   "%underflow_5 = and i1 %p_Result_17, %xor_ln786_5" [src/cpp/video_mandelbrot_generator.cpp:49]   --->   Operation 302 'and' 'underflow_5' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 303 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_25)   --->   "%xor_ln340 = xor i1 %p_Result_17, %p_Result_18" [src/cpp/video_mandelbrot_generator.cpp:49]   --->   Operation 303 'xor' 'xor_ln340' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 304 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_25)   --->   "%xor_ln340_1 = xor i1 %p_Result_17, true" [src/cpp/video_mandelbrot_generator.cpp:49]   --->   Operation 304 'xor' 'xor_ln340_1' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 305 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_25)   --->   "%or_ln340_15 = or i1 %p_Result_18, %xor_ln340_1" [src/cpp/video_mandelbrot_generator.cpp:49]   --->   Operation 305 'or' 'or_ln340_15' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 306 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_25)   --->   "%select_ln340_6 = select i1 %xor_ln340, i18 131071, i18 %p_Val2_22" [src/cpp/video_mandelbrot_generator.cpp:49]   --->   Operation 306 'select' 'select_ln340_6' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 307 [1/1] (1.34ns) (out node of the LUT)   --->   "%select_ln388_5 = select i1 %underflow_5, i18 -131072, i18 %p_Val2_22" [src/cpp/video_mandelbrot_generator.cpp:49]   --->   Operation 307 'select' 'select_ln388_5' <Predicate = (!icmp_ln26)> <Delay = 1.34> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 308 [1/1] (1.34ns) (out node of the LUT)   --->   "%p_Val2_25 = select i1 %or_ln340_15, i18 %select_ln340_6, i18 %select_ln388_5" [src/cpp/video_mandelbrot_generator.cpp:49]   --->   Operation 308 'select' 'p_Val2_25' <Predicate = (!icmp_ln26)> <Delay = 1.34> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 309 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_7)   --->   "%trunc_ln700_1 = trunc i18 %p_Val2_25 to i17" [src/cpp/video_mandelbrot_generator.cpp:59]   --->   Operation 309 'trunc' 'trunc_ln700_1' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_9 : Operation 310 [1/1] (0.00ns)   --->   "%tmp_55 = call i1 @_ssdm_op_BitSelect.i1.i18.i32(i18 %p_Val2_24, i32 17)" [src/cpp/video_mandelbrot_generator.cpp:58]   --->   Operation 310 'bitselect' 'tmp_55' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_9 : Operation 311 [1/1] (0.00ns)   --->   "%tmp_56 = call i1 @_ssdm_op_BitSelect.i1.i18.i32(i18 %p_Val2_24, i32 17)" [src/cpp/video_mandelbrot_generator.cpp:58]   --->   Operation 311 'bitselect' 'tmp_56' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_9 : Operation 312 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_6)   --->   "%xor_ln786_6 = xor i1 %tmp_56, true" [src/cpp/video_mandelbrot_generator.cpp:58]   --->   Operation 312 'xor' 'xor_ln786_6' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 313 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_6)   --->   "%and_ln786_12 = and i1 %tmp_55, %xor_ln786_6" [src/cpp/video_mandelbrot_generator.cpp:58]   --->   Operation 313 'and' 'and_ln786_12' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 314 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_34)   --->   "%xor_ln340_2 = xor i1 %tmp_55, %tmp_56" [src/cpp/video_mandelbrot_generator.cpp:58]   --->   Operation 314 'xor' 'xor_ln340_2' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 315 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_34)   --->   "%xor_ln340_3 = xor i1 %tmp_55, true" [src/cpp/video_mandelbrot_generator.cpp:58]   --->   Operation 315 'xor' 'xor_ln340_3' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 316 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_34)   --->   "%or_ln340_16 = or i1 %tmp_56, %xor_ln340_3" [src/cpp/video_mandelbrot_generator.cpp:58]   --->   Operation 316 'or' 'or_ln340_16' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 317 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_34)   --->   "%select_ln340_7 = select i1 %xor_ln340_2, i18 131071, i18 %p_Val2_24" [src/cpp/video_mandelbrot_generator.cpp:58]   --->   Operation 317 'select' 'select_ln340_7' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 318 [1/1] (1.31ns) (out node of the LUT)   --->   "%select_ln388_6 = select i1 %and_ln786_12, i17 0, i17 %trunc_ln700" [src/cpp/video_mandelbrot_generator.cpp:58]   --->   Operation 318 'select' 'select_ln388_6' <Predicate = (!icmp_ln26)> <Delay = 1.31> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 319 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_34)   --->   "%zext_ln388 = zext i17 %select_ln388_6 to i18" [src/cpp/video_mandelbrot_generator.cpp:58]   --->   Operation 319 'zext' 'zext_ln388' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_9 : Operation 320 [1/1] (1.34ns) (out node of the LUT)   --->   "%select_ln340_34 = select i1 %or_ln340_16, i18 %select_ln340_7, i18 %zext_ln388" [src/cpp/video_mandelbrot_generator.cpp:58]   --->   Operation 320 'select' 'select_ln340_34' <Predicate = (!icmp_ln26)> <Delay = 1.34> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 321 [1/1] (0.00ns)   --->   "%tmp_57 = call i1 @_ssdm_op_BitSelect.i1.i18.i32(i18 %p_Val2_25, i32 17)" [src/cpp/video_mandelbrot_generator.cpp:59]   --->   Operation 321 'bitselect' 'tmp_57' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_9 : Operation 322 [1/1] (0.00ns)   --->   "%tmp_58 = call i1 @_ssdm_op_BitSelect.i1.i18.i32(i18 %p_Val2_25, i32 17)" [src/cpp/video_mandelbrot_generator.cpp:59]   --->   Operation 322 'bitselect' 'tmp_58' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_9 : Operation 323 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_7)   --->   "%xor_ln786_7 = xor i1 %tmp_58, true" [src/cpp/video_mandelbrot_generator.cpp:59]   --->   Operation 323 'xor' 'xor_ln786_7' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 324 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_7)   --->   "%and_ln786_13 = and i1 %tmp_57, %xor_ln786_7" [src/cpp/video_mandelbrot_generator.cpp:59]   --->   Operation 324 'and' 'and_ln786_13' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 325 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_35)   --->   "%xor_ln340_4 = xor i1 %tmp_57, %tmp_58" [src/cpp/video_mandelbrot_generator.cpp:59]   --->   Operation 325 'xor' 'xor_ln340_4' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 326 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_35)   --->   "%xor_ln340_5 = xor i1 %tmp_57, true" [src/cpp/video_mandelbrot_generator.cpp:59]   --->   Operation 326 'xor' 'xor_ln340_5' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 327 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_35)   --->   "%or_ln340_17 = or i1 %tmp_58, %xor_ln340_5" [src/cpp/video_mandelbrot_generator.cpp:59]   --->   Operation 327 'or' 'or_ln340_17' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 328 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_35)   --->   "%select_ln340_8 = select i1 %xor_ln340_4, i18 131071, i18 %p_Val2_25" [src/cpp/video_mandelbrot_generator.cpp:59]   --->   Operation 328 'select' 'select_ln340_8' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 329 [1/1] (1.31ns) (out node of the LUT)   --->   "%select_ln388_7 = select i1 %and_ln786_13, i17 0, i17 %trunc_ln700_1" [src/cpp/video_mandelbrot_generator.cpp:59]   --->   Operation 329 'select' 'select_ln388_7' <Predicate = (!icmp_ln26)> <Delay = 1.31> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 330 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_35)   --->   "%zext_ln388_1 = zext i17 %select_ln388_7 to i18" [src/cpp/video_mandelbrot_generator.cpp:59]   --->   Operation 330 'zext' 'zext_ln388_1' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_9 : Operation 331 [1/1] (1.34ns) (out node of the LUT)   --->   "%select_ln340_35 = select i1 %or_ln340_17, i18 %select_ln340_8, i18 %zext_ln388_1" [src/cpp/video_mandelbrot_generator.cpp:59]   --->   Operation 331 'select' 'select_ln340_35' <Predicate = (!icmp_ln26)> <Delay = 1.34> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 332 [1/1] (0.00ns)   --->   "%sext_ln703 = sext i18 %select_ln340_34 to i19" [src/cpp/video_mandelbrot_generator.cpp:64]   --->   Operation 332 'sext' 'sext_ln703' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_9 : Operation 333 [1/1] (0.00ns)   --->   "%sext_ln703_1 = sext i18 %select_ln340_35 to i19" [src/cpp/video_mandelbrot_generator.cpp:64]   --->   Operation 333 'sext' 'sext_ln703_1' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_9 : Operation 334 [1/1] (2.21ns)   --->   "%add_ln1192 = add nsw i19 %sext_ln703_1, %sext_ln703" [src/cpp/video_mandelbrot_generator.cpp:64]   --->   Operation 334 'add' 'add_ln1192' <Predicate = (!icmp_ln26)> <Delay = 2.21> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 7.18>
ST_10 : Operation 335 [1/1] (0.00ns)   --->   "%sext_ln1116 = sext i18 %select_ln340_34 to i36" [src/cpp/video_mandelbrot_generator.cpp:61]   --->   Operation 335 'sext' 'sext_ln1116' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_10 : Operation 336 [1/1] (7.18ns) (root node of the DSP)   --->   "%mul_ln1118 = mul nsw i36 %sext_ln1116, %sext_ln1116" [src/cpp/video_mandelbrot_generator.cpp:61]   --->   Operation 336 'mul' 'mul_ln1118' <Predicate = (!icmp_ln26)> <Delay = 7.18> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 7.18> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 337 [1/1] (0.00ns)   --->   "%tmp_59 = call i1 @_ssdm_op_BitSelect.i1.i36.i32(i36 %mul_ln1118, i32 35)" [src/cpp/video_mandelbrot_generator.cpp:61]   --->   Operation 337 'bitselect' 'tmp_59' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_10 : Operation 338 [1/1] (0.00ns)   --->   "%trunc_ln414_3 = trunc i36 %mul_ln1118 to i15" [src/cpp/video_mandelbrot_generator.cpp:61]   --->   Operation 338 'trunc' 'trunc_ln414_3' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_10 : Operation 339 [1/1] (0.00ns)   --->   "%p_Result_119_i = call i2 @_ssdm_op_PartSelect.i2.i36.i32.i32(i36 %mul_ln1118, i32 34, i32 35)" [src/cpp/video_mandelbrot_generator.cpp:61]   --->   Operation 339 'partselect' 'p_Result_119_i' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_10 : Operation 340 [1/1] (0.00ns)   --->   "%p_Result_120_i = call i3 @_ssdm_op_PartSelect.i3.i36.i32.i32(i36 %mul_ln1118, i32 33, i32 35)" [src/cpp/video_mandelbrot_generator.cpp:61]   --->   Operation 340 'partselect' 'p_Result_120_i' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_10 : Operation 341 [1/1] (0.00ns)   --->   "%sext_ln1116_1 = sext i18 %select_ln340_35 to i36" [src/cpp/video_mandelbrot_generator.cpp:62]   --->   Operation 341 'sext' 'sext_ln1116_1' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_10 : Operation 342 [1/1] (7.18ns) (root node of the DSP)   --->   "%mul_ln1118_1 = mul nsw i36 %sext_ln1116_1, %sext_ln1116_1" [src/cpp/video_mandelbrot_generator.cpp:62]   --->   Operation 342 'mul' 'mul_ln1118_1' <Predicate = (!icmp_ln26)> <Delay = 7.18> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 7.18> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 343 [1/1] (0.00ns)   --->   "%tmp_64 = call i1 @_ssdm_op_BitSelect.i1.i36.i32(i36 %mul_ln1118_1, i32 35)" [src/cpp/video_mandelbrot_generator.cpp:62]   --->   Operation 343 'bitselect' 'tmp_64' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_10 : Operation 344 [1/1] (0.00ns)   --->   "%trunc_ln414_4 = trunc i36 %mul_ln1118_1 to i15" [src/cpp/video_mandelbrot_generator.cpp:62]   --->   Operation 344 'trunc' 'trunc_ln414_4' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_10 : Operation 345 [1/1] (0.00ns)   --->   "%p_Result_124_i = call i2 @_ssdm_op_PartSelect.i2.i36.i32.i32(i36 %mul_ln1118_1, i32 34, i32 35)" [src/cpp/video_mandelbrot_generator.cpp:62]   --->   Operation 345 'partselect' 'p_Result_124_i' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_10 : Operation 346 [1/1] (0.00ns)   --->   "%p_Result_125_i = call i3 @_ssdm_op_PartSelect.i3.i36.i32.i32(i36 %mul_ln1118_1, i32 33, i32 35)" [src/cpp/video_mandelbrot_generator.cpp:62]   --->   Operation 346 'partselect' 'p_Result_125_i' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_10 : Operation 347 [1/1] (0.00ns)   --->   "%sext_ln1116_2 = sext i19 %add_ln1192 to i38" [src/cpp/video_mandelbrot_generator.cpp:64]   --->   Operation 347 'sext' 'sext_ln1116_2' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_10 : Operation 348 [1/1] (7.18ns) (root node of the DSP)   --->   "%mul_ln1118_2 = mul nsw i38 %sext_ln1116_2, %sext_ln1116_2" [src/cpp/video_mandelbrot_generator.cpp:64]   --->   Operation 348 'mul' 'mul_ln1118_2' <Predicate = (!icmp_ln26)> <Delay = 7.18> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 7.18> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 349 [1/1] (0.00ns)   --->   "%tmp_69 = call i1 @_ssdm_op_BitSelect.i1.i38.i32(i38 %mul_ln1118_2, i32 37)" [src/cpp/video_mandelbrot_generator.cpp:64]   --->   Operation 349 'bitselect' 'tmp_69' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_10 : Operation 350 [1/1] (0.00ns)   --->   "%trunc_ln414_5 = trunc i38 %mul_ln1118_2 to i15" [src/cpp/video_mandelbrot_generator.cpp:64]   --->   Operation 350 'trunc' 'trunc_ln414_5' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_10 : Operation 351 [1/1] (0.00ns)   --->   "%p_Result_129_i = call i4 @_ssdm_op_PartSelect.i4.i38.i32.i32(i38 %mul_ln1118_2, i32 34, i32 37)" [src/cpp/video_mandelbrot_generator.cpp:64]   --->   Operation 351 'partselect' 'p_Result_129_i' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_10 : Operation 352 [1/1] (0.00ns)   --->   "%p_Result_130_i = call i5 @_ssdm_op_PartSelect.i5.i38.i32.i32(i38 %mul_ln1118_2, i32 33, i32 37)" [src/cpp/video_mandelbrot_generator.cpp:64]   --->   Operation 352 'partselect' 'p_Result_130_i' <Predicate = (!icmp_ln26)> <Delay = 0.00>

State 11 <SV = 10> <Delay = 8.42>
ST_11 : Operation 353 [1/1] (0.00ns) (grouped into LUT with out node add_ln415)   --->   "%trunc_ln4 = call i18 @_ssdm_op_PartSelect.i18.i36.i32.i32(i36 %mul_ln1118, i32 15, i32 32)" [src/cpp/video_mandelbrot_generator.cpp:61]   --->   Operation 353 'partselect' 'trunc_ln4' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_11 : Operation 354 [1/1] (0.00ns) (grouped into LUT with out node and_ln416)   --->   "%tmp_60 = call i1 @_ssdm_op_BitSelect.i1.i36.i32(i36 %mul_ln1118, i32 32)" [src/cpp/video_mandelbrot_generator.cpp:61]   --->   Operation 354 'bitselect' 'tmp_60' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_11 : Operation 355 [1/1] (2.26ns)   --->   "%icmp_ln414_5 = icmp ne i15 %trunc_ln414_3, 0" [src/cpp/video_mandelbrot_generator.cpp:61]   --->   Operation 355 'icmp' 'icmp_ln414_5' <Predicate = (!icmp_ln26)> <Delay = 2.26> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 356 [1/1] (0.00ns) (grouped into LUT with out node add_ln415)   --->   "%and_ln700 = and i1 %tmp_59, %icmp_ln414_5" [src/cpp/video_mandelbrot_generator.cpp:61]   --->   Operation 356 'and' 'and_ln700' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 357 [1/1] (0.00ns) (grouped into LUT with out node add_ln415)   --->   "%zext_ln415_4 = zext i1 %and_ln700 to i18" [src/cpp/video_mandelbrot_generator.cpp:61]   --->   Operation 357 'zext' 'zext_ln415_4' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_11 : Operation 358 [1/1] (2.21ns) (out node of the LUT)   --->   "%add_ln415 = add i18 %zext_ln415_4, %trunc_ln4" [src/cpp/video_mandelbrot_generator.cpp:61]   --->   Operation 358 'add' 'add_ln415' <Predicate = (!icmp_ln26)> <Delay = 2.21> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 359 [1/1] (0.00ns) (grouped into LUT with out node and_ln416)   --->   "%tmp_61 = call i1 @_ssdm_op_BitSelect.i1.i18.i32(i18 %add_ln415, i32 17)" [src/cpp/video_mandelbrot_generator.cpp:61]   --->   Operation 359 'bitselect' 'tmp_61' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_11 : Operation 360 [1/1] (0.00ns) (grouped into LUT with out node and_ln416)   --->   "%xor_ln416_7 = xor i1 %tmp_61, true" [src/cpp/video_mandelbrot_generator.cpp:61]   --->   Operation 360 'xor' 'xor_ln416_7' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 361 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln416 = and i1 %tmp_60, %xor_ln416_7" [src/cpp/video_mandelbrot_generator.cpp:61]   --->   Operation 361 'and' 'and_ln416' <Predicate = (!icmp_ln26)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 362 [1/1] (0.00ns)   --->   "%tmp_62 = call i1 @_ssdm_op_BitSelect.i1.i18.i32(i18 %add_ln415, i32 17)" [src/cpp/video_mandelbrot_generator.cpp:61]   --->   Operation 362 'bitselect' 'tmp_62' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_11 : Operation 363 [1/1] (0.93ns)   --->   "%icmp_ln879 = icmp eq i2 %p_Result_119_i, -1" [src/cpp/video_mandelbrot_generator.cpp:61]   --->   Operation 363 'icmp' 'icmp_ln879' <Predicate = (!icmp_ln26)> <Delay = 0.93> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 364 [1/1] (1.18ns)   --->   "%icmp_ln879_1 = icmp eq i3 %p_Result_120_i, -1" [src/cpp/video_mandelbrot_generator.cpp:61]   --->   Operation 364 'icmp' 'icmp_ln879_1' <Predicate = (!icmp_ln26)> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 365 [1/1] (1.18ns)   --->   "%icmp_ln768 = icmp eq i3 %p_Result_120_i, 0" [src/cpp/video_mandelbrot_generator.cpp:61]   --->   Operation 365 'icmp' 'icmp_ln768' <Predicate = (!icmp_ln26)> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 366 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_18)   --->   "%select_ln777 = select i1 %and_ln416, i1 %icmp_ln879_1, i1 %icmp_ln768" [src/cpp/video_mandelbrot_generator.cpp:61]   --->   Operation 366 'select' 'select_ln777' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 367 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_14)   --->   "%tmp_63 = call i1 @_ssdm_op_BitSelect.i1.i36.i32(i36 %mul_ln1118, i32 33)" [src/cpp/video_mandelbrot_generator.cpp:61]   --->   Operation 367 'bitselect' 'tmp_63' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_11 : Operation 368 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_14)   --->   "%xor_ln779_4 = xor i1 %tmp_63, true" [src/cpp/video_mandelbrot_generator.cpp:61]   --->   Operation 368 'xor' 'xor_ln779_4' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 369 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_14)   --->   "%and_ln779_4 = and i1 %icmp_ln879, %xor_ln779_4" [src/cpp/video_mandelbrot_generator.cpp:61]   --->   Operation 369 'and' 'and_ln779_4' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 370 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_14)   --->   "%select_ln416 = select i1 %and_ln416, i1 %and_ln779_4, i1 %icmp_ln879_1" [src/cpp/video_mandelbrot_generator.cpp:61]   --->   Operation 370 'select' 'select_ln416' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 371 [1/1] (0.97ns)   --->   "%and_ln781_5 = and i1 %and_ln416, %icmp_ln879_1" [src/cpp/video_mandelbrot_generator.cpp:61]   --->   Operation 371 'and' 'and_ln781_5' <Predicate = (!icmp_ln26)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 372 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_18)   --->   "%xor_ln785_9 = xor i1 %select_ln777, true" [src/cpp/video_mandelbrot_generator.cpp:61]   --->   Operation 372 'xor' 'xor_ln785_9' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 373 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_18)   --->   "%or_ln785_6 = or i1 %tmp_62, %xor_ln785_9" [src/cpp/video_mandelbrot_generator.cpp:61]   --->   Operation 373 'or' 'or_ln785_6' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 374 [1/1] (0.97ns)   --->   "%xor_ln785_10 = xor i1 %tmp_59, true" [src/cpp/video_mandelbrot_generator.cpp:61]   --->   Operation 374 'xor' 'xor_ln785_10' <Predicate = (!icmp_ln26)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 375 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_18)   --->   "%and_ln785 = and i1 %or_ln785_6, %xor_ln785_10" [src/cpp/video_mandelbrot_generator.cpp:61]   --->   Operation 375 'and' 'and_ln785' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 376 [1/1] (0.99ns) (out node of the LUT)   --->   "%and_ln786_14 = and i1 %tmp_62, %select_ln416" [src/cpp/video_mandelbrot_generator.cpp:61]   --->   Operation 376 'and' 'and_ln786_14' <Predicate = (!icmp_ln26)> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 377 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_15)   --->   "%or_ln786_12 = or i1 %and_ln781_5, %and_ln786_14" [src/cpp/video_mandelbrot_generator.cpp:61]   --->   Operation 377 'or' 'or_ln786_12' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 378 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_15)   --->   "%xor_ln786_8 = xor i1 %or_ln786_12, true" [src/cpp/video_mandelbrot_generator.cpp:61]   --->   Operation 378 'xor' 'xor_ln786_8' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 379 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln786_15 = and i1 %tmp_59, %xor_ln786_8" [src/cpp/video_mandelbrot_generator.cpp:61]   --->   Operation 379 'and' 'and_ln786_15' <Predicate = (!icmp_ln26)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 380 [1/1] (0.99ns) (out node of the LUT)   --->   "%or_ln340_18 = or i1 %and_ln786_15, %and_ln785" [src/cpp/video_mandelbrot_generator.cpp:61]   --->   Operation 380 'or' 'or_ln340_18' <Predicate = (!icmp_ln26)> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 381 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_1)   --->   "%trunc_ln708_1 = call i18 @_ssdm_op_PartSelect.i18.i36.i32.i32(i36 %mul_ln1118_1, i32 15, i32 32)" [src/cpp/video_mandelbrot_generator.cpp:62]   --->   Operation 381 'partselect' 'trunc_ln708_1' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_11 : Operation 382 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_1)   --->   "%tmp_65 = call i1 @_ssdm_op_BitSelect.i1.i36.i32(i36 %mul_ln1118_1, i32 32)" [src/cpp/video_mandelbrot_generator.cpp:62]   --->   Operation 382 'bitselect' 'tmp_65' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_11 : Operation 383 [1/1] (2.26ns)   --->   "%icmp_ln414_6 = icmp ne i15 %trunc_ln414_4, 0" [src/cpp/video_mandelbrot_generator.cpp:62]   --->   Operation 383 'icmp' 'icmp_ln414_6' <Predicate = (!icmp_ln26)> <Delay = 2.26> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 384 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_1)   --->   "%and_ln700_1 = and i1 %tmp_64, %icmp_ln414_6" [src/cpp/video_mandelbrot_generator.cpp:62]   --->   Operation 384 'and' 'and_ln700_1' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 385 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_1)   --->   "%zext_ln415_5 = zext i1 %and_ln700_1 to i18" [src/cpp/video_mandelbrot_generator.cpp:62]   --->   Operation 385 'zext' 'zext_ln415_5' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_11 : Operation 386 [1/1] (2.21ns) (out node of the LUT)   --->   "%add_ln415_1 = add i18 %zext_ln415_5, %trunc_ln708_1" [src/cpp/video_mandelbrot_generator.cpp:62]   --->   Operation 386 'add' 'add_ln415_1' <Predicate = (!icmp_ln26)> <Delay = 2.21> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 387 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_1)   --->   "%tmp_66 = call i1 @_ssdm_op_BitSelect.i1.i18.i32(i18 %add_ln415_1, i32 17)" [src/cpp/video_mandelbrot_generator.cpp:62]   --->   Operation 387 'bitselect' 'tmp_66' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_11 : Operation 388 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_1)   --->   "%xor_ln416_8 = xor i1 %tmp_66, true" [src/cpp/video_mandelbrot_generator.cpp:62]   --->   Operation 388 'xor' 'xor_ln416_8' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 389 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln416_1 = and i1 %tmp_65, %xor_ln416_8" [src/cpp/video_mandelbrot_generator.cpp:62]   --->   Operation 389 'and' 'and_ln416_1' <Predicate = (!icmp_ln26)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 390 [1/1] (0.00ns)   --->   "%tmp_67 = call i1 @_ssdm_op_BitSelect.i1.i18.i32(i18 %add_ln415_1, i32 17)" [src/cpp/video_mandelbrot_generator.cpp:62]   --->   Operation 390 'bitselect' 'tmp_67' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_11 : Operation 391 [1/1] (0.93ns)   --->   "%icmp_ln879_2 = icmp eq i2 %p_Result_124_i, -1" [src/cpp/video_mandelbrot_generator.cpp:62]   --->   Operation 391 'icmp' 'icmp_ln879_2' <Predicate = (!icmp_ln26)> <Delay = 0.93> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 392 [1/1] (1.18ns)   --->   "%icmp_ln879_3 = icmp eq i3 %p_Result_125_i, -1" [src/cpp/video_mandelbrot_generator.cpp:62]   --->   Operation 392 'icmp' 'icmp_ln879_3' <Predicate = (!icmp_ln26)> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 393 [1/1] (1.18ns)   --->   "%icmp_ln768_1 = icmp eq i3 %p_Result_125_i, 0" [src/cpp/video_mandelbrot_generator.cpp:62]   --->   Operation 393 'icmp' 'icmp_ln768_1' <Predicate = (!icmp_ln26)> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 394 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_21)   --->   "%select_ln777_1 = select i1 %and_ln416_1, i1 %icmp_ln879_3, i1 %icmp_ln768_1" [src/cpp/video_mandelbrot_generator.cpp:62]   --->   Operation 394 'select' 'select_ln777_1' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 395 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_16)   --->   "%tmp_68 = call i1 @_ssdm_op_BitSelect.i1.i36.i32(i36 %mul_ln1118_1, i32 33)" [src/cpp/video_mandelbrot_generator.cpp:62]   --->   Operation 395 'bitselect' 'tmp_68' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_11 : Operation 396 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_16)   --->   "%xor_ln779_5 = xor i1 %tmp_68, true" [src/cpp/video_mandelbrot_generator.cpp:62]   --->   Operation 396 'xor' 'xor_ln779_5' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 397 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_16)   --->   "%and_ln779_5 = and i1 %icmp_ln879_2, %xor_ln779_5" [src/cpp/video_mandelbrot_generator.cpp:62]   --->   Operation 397 'and' 'and_ln779_5' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 398 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_16)   --->   "%select_ln416_1 = select i1 %and_ln416_1, i1 %and_ln779_5, i1 %icmp_ln879_3" [src/cpp/video_mandelbrot_generator.cpp:62]   --->   Operation 398 'select' 'select_ln416_1' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 399 [1/1] (0.97ns)   --->   "%and_ln781_6 = and i1 %and_ln416_1, %icmp_ln879_3" [src/cpp/video_mandelbrot_generator.cpp:62]   --->   Operation 399 'and' 'and_ln781_6' <Predicate = (!icmp_ln26)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 400 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_21)   --->   "%xor_ln785_11 = xor i1 %select_ln777_1, true" [src/cpp/video_mandelbrot_generator.cpp:62]   --->   Operation 400 'xor' 'xor_ln785_11' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 401 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_21)   --->   "%or_ln785_7 = or i1 %tmp_67, %xor_ln785_11" [src/cpp/video_mandelbrot_generator.cpp:62]   --->   Operation 401 'or' 'or_ln785_7' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 402 [1/1] (0.97ns)   --->   "%xor_ln785_12 = xor i1 %tmp_64, true" [src/cpp/video_mandelbrot_generator.cpp:62]   --->   Operation 402 'xor' 'xor_ln785_12' <Predicate = (!icmp_ln26)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 403 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_21)   --->   "%and_ln785_1 = and i1 %or_ln785_7, %xor_ln785_12" [src/cpp/video_mandelbrot_generator.cpp:62]   --->   Operation 403 'and' 'and_ln785_1' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 404 [1/1] (0.99ns) (out node of the LUT)   --->   "%and_ln786_16 = and i1 %tmp_67, %select_ln416_1" [src/cpp/video_mandelbrot_generator.cpp:62]   --->   Operation 404 'and' 'and_ln786_16' <Predicate = (!icmp_ln26)> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 405 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_17)   --->   "%or_ln786_13 = or i1 %and_ln781_6, %and_ln786_16" [src/cpp/video_mandelbrot_generator.cpp:62]   --->   Operation 405 'or' 'or_ln786_13' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 406 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_17)   --->   "%xor_ln786_9 = xor i1 %or_ln786_13, true" [src/cpp/video_mandelbrot_generator.cpp:62]   --->   Operation 406 'xor' 'xor_ln786_9' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 407 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln786_17 = and i1 %tmp_64, %xor_ln786_9" [src/cpp/video_mandelbrot_generator.cpp:62]   --->   Operation 407 'and' 'and_ln786_17' <Predicate = (!icmp_ln26)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 408 [1/1] (0.99ns) (out node of the LUT)   --->   "%or_ln340_21 = or i1 %and_ln786_17, %and_ln785_1" [src/cpp/video_mandelbrot_generator.cpp:62]   --->   Operation 408 'or' 'or_ln340_21' <Predicate = (!icmp_ln26)> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 409 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_2)   --->   "%trunc_ln708_2 = call i18 @_ssdm_op_PartSelect.i18.i38.i32.i32(i38 %mul_ln1118_2, i32 15, i32 32)" [src/cpp/video_mandelbrot_generator.cpp:64]   --->   Operation 409 'partselect' 'trunc_ln708_2' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_11 : Operation 410 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_2)   --->   "%tmp_70 = call i1 @_ssdm_op_BitSelect.i1.i38.i32(i38 %mul_ln1118_2, i32 32)" [src/cpp/video_mandelbrot_generator.cpp:64]   --->   Operation 410 'bitselect' 'tmp_70' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_11 : Operation 411 [1/1] (2.26ns)   --->   "%icmp_ln414_7 = icmp ne i15 %trunc_ln414_5, 0" [src/cpp/video_mandelbrot_generator.cpp:64]   --->   Operation 411 'icmp' 'icmp_ln414_7' <Predicate = (!icmp_ln26)> <Delay = 2.26> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 412 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_2)   --->   "%and_ln700_2 = and i1 %tmp_69, %icmp_ln414_7" [src/cpp/video_mandelbrot_generator.cpp:64]   --->   Operation 412 'and' 'and_ln700_2' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 413 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_2)   --->   "%zext_ln415_6 = zext i1 %and_ln700_2 to i18" [src/cpp/video_mandelbrot_generator.cpp:64]   --->   Operation 413 'zext' 'zext_ln415_6' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_11 : Operation 414 [1/1] (2.21ns) (out node of the LUT)   --->   "%add_ln415_2 = add i18 %zext_ln415_6, %trunc_ln708_2" [src/cpp/video_mandelbrot_generator.cpp:64]   --->   Operation 414 'add' 'add_ln415_2' <Predicate = (!icmp_ln26)> <Delay = 2.21> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 415 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_2)   --->   "%tmp_71 = call i1 @_ssdm_op_BitSelect.i1.i18.i32(i18 %add_ln415_2, i32 17)" [src/cpp/video_mandelbrot_generator.cpp:64]   --->   Operation 415 'bitselect' 'tmp_71' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_11 : Operation 416 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_2)   --->   "%xor_ln416_9 = xor i1 %tmp_71, true" [src/cpp/video_mandelbrot_generator.cpp:64]   --->   Operation 416 'xor' 'xor_ln416_9' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 417 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln416_2 = and i1 %tmp_70, %xor_ln416_9" [src/cpp/video_mandelbrot_generator.cpp:64]   --->   Operation 417 'and' 'and_ln416_2' <Predicate = (!icmp_ln26)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 418 [1/1] (0.00ns)   --->   "%tmp_72 = call i1 @_ssdm_op_BitSelect.i1.i18.i32(i18 %add_ln415_2, i32 17)" [src/cpp/video_mandelbrot_generator.cpp:64]   --->   Operation 418 'bitselect' 'tmp_72' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_11 : Operation 419 [1/1] (1.44ns)   --->   "%icmp_ln879_4 = icmp eq i4 %p_Result_129_i, -1" [src/cpp/video_mandelbrot_generator.cpp:64]   --->   Operation 419 'icmp' 'icmp_ln879_4' <Predicate = (!icmp_ln26)> <Delay = 1.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 420 [1/1] (1.44ns)   --->   "%icmp_ln879_5 = icmp eq i5 %p_Result_130_i, -1" [src/cpp/video_mandelbrot_generator.cpp:64]   --->   Operation 420 'icmp' 'icmp_ln879_5' <Predicate = (!icmp_ln26)> <Delay = 1.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 421 [1/1] (1.44ns)   --->   "%icmp_ln768_2 = icmp eq i5 %p_Result_130_i, 0" [src/cpp/video_mandelbrot_generator.cpp:64]   --->   Operation 421 'icmp' 'icmp_ln768_2' <Predicate = (!icmp_ln26)> <Delay = 1.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 422 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_24)   --->   "%select_ln777_2 = select i1 %and_ln416_2, i1 %icmp_ln879_5, i1 %icmp_ln768_2" [src/cpp/video_mandelbrot_generator.cpp:64]   --->   Operation 422 'select' 'select_ln777_2' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 423 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_18)   --->   "%tmp_73 = call i1 @_ssdm_op_BitSelect.i1.i38.i32(i38 %mul_ln1118_2, i32 33)" [src/cpp/video_mandelbrot_generator.cpp:64]   --->   Operation 423 'bitselect' 'tmp_73' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_11 : Operation 424 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_18)   --->   "%xor_ln779_6 = xor i1 %tmp_73, true" [src/cpp/video_mandelbrot_generator.cpp:64]   --->   Operation 424 'xor' 'xor_ln779_6' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 425 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_18)   --->   "%and_ln779_6 = and i1 %icmp_ln879_4, %xor_ln779_6" [src/cpp/video_mandelbrot_generator.cpp:64]   --->   Operation 425 'and' 'and_ln779_6' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 426 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_18)   --->   "%select_ln416_2 = select i1 %and_ln416_2, i1 %and_ln779_6, i1 %icmp_ln879_5" [src/cpp/video_mandelbrot_generator.cpp:64]   --->   Operation 426 'select' 'select_ln416_2' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 427 [1/1] (0.97ns)   --->   "%and_ln781_7 = and i1 %and_ln416_2, %icmp_ln879_5" [src/cpp/video_mandelbrot_generator.cpp:64]   --->   Operation 427 'and' 'and_ln781_7' <Predicate = (!icmp_ln26)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 428 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_24)   --->   "%xor_ln785_13 = xor i1 %select_ln777_2, true" [src/cpp/video_mandelbrot_generator.cpp:64]   --->   Operation 428 'xor' 'xor_ln785_13' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 429 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_24)   --->   "%or_ln785_8 = or i1 %tmp_72, %xor_ln785_13" [src/cpp/video_mandelbrot_generator.cpp:64]   --->   Operation 429 'or' 'or_ln785_8' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 430 [1/1] (0.97ns)   --->   "%xor_ln785_14 = xor i1 %tmp_69, true" [src/cpp/video_mandelbrot_generator.cpp:64]   --->   Operation 430 'xor' 'xor_ln785_14' <Predicate = (!icmp_ln26)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 431 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_24)   --->   "%and_ln785_2 = and i1 %or_ln785_8, %xor_ln785_14" [src/cpp/video_mandelbrot_generator.cpp:64]   --->   Operation 431 'and' 'and_ln785_2' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 432 [1/1] (0.99ns) (out node of the LUT)   --->   "%and_ln786_18 = and i1 %tmp_72, %select_ln416_2" [src/cpp/video_mandelbrot_generator.cpp:64]   --->   Operation 432 'and' 'and_ln786_18' <Predicate = (!icmp_ln26)> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 433 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_19)   --->   "%or_ln786_14 = or i1 %and_ln781_7, %and_ln786_18" [src/cpp/video_mandelbrot_generator.cpp:64]   --->   Operation 433 'or' 'or_ln786_14' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 434 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_19)   --->   "%xor_ln786_10 = xor i1 %or_ln786_14, true" [src/cpp/video_mandelbrot_generator.cpp:64]   --->   Operation 434 'xor' 'xor_ln786_10' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 435 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln786_19 = and i1 %tmp_69, %xor_ln786_10" [src/cpp/video_mandelbrot_generator.cpp:64]   --->   Operation 435 'and' 'and_ln786_19' <Predicate = (!icmp_ln26)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 436 [1/1] (0.99ns) (out node of the LUT)   --->   "%or_ln340_24 = or i1 %and_ln786_19, %and_ln785_2" [src/cpp/video_mandelbrot_generator.cpp:64]   --->   Operation 436 'or' 'or_ln340_24' <Predicate = (!icmp_ln26)> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 2.68>
ST_12 : Operation 437 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_36)   --->   "%or_ln340_19 = or i1 %and_ln786_14, %xor_ln785_10" [src/cpp/video_mandelbrot_generator.cpp:61]   --->   Operation 437 'or' 'or_ln340_19' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 438 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_36)   --->   "%or_ln340_20 = or i1 %or_ln340_19, %and_ln781_5" [src/cpp/video_mandelbrot_generator.cpp:61]   --->   Operation 438 'or' 'or_ln340_20' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 439 [1/1] (1.34ns) (out node of the LUT)   --->   "%select_ln340_9 = select i1 %or_ln340_18, i18 131071, i18 %add_ln415" [src/cpp/video_mandelbrot_generator.cpp:61]   --->   Operation 439 'select' 'select_ln340_9' <Predicate = (!icmp_ln26)> <Delay = 1.34> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 440 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_36)   --->   "%select_ln388_8 = select i1 %and_ln786_15, i18 -131072, i18 %add_ln415" [src/cpp/video_mandelbrot_generator.cpp:61]   --->   Operation 440 'select' 'select_ln388_8' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 441 [1/1] (1.34ns) (out node of the LUT)   --->   "%select_ln340_36 = select i1 %or_ln340_20, i18 %select_ln340_9, i18 %select_ln388_8" [src/cpp/video_mandelbrot_generator.cpp:61]   --->   Operation 441 'select' 'select_ln340_36' <Predicate = (!icmp_ln26)> <Delay = 1.34> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 442 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_37)   --->   "%or_ln340_22 = or i1 %and_ln786_16, %xor_ln785_12" [src/cpp/video_mandelbrot_generator.cpp:62]   --->   Operation 442 'or' 'or_ln340_22' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 443 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_37)   --->   "%or_ln340_23 = or i1 %or_ln340_22, %and_ln781_6" [src/cpp/video_mandelbrot_generator.cpp:62]   --->   Operation 443 'or' 'or_ln340_23' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 444 [1/1] (1.34ns) (out node of the LUT)   --->   "%select_ln340_10 = select i1 %or_ln340_21, i18 131071, i18 %add_ln415_1" [src/cpp/video_mandelbrot_generator.cpp:62]   --->   Operation 444 'select' 'select_ln340_10' <Predicate = (!icmp_ln26)> <Delay = 1.34> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 445 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_37)   --->   "%select_ln388_9 = select i1 %and_ln786_17, i18 -131072, i18 %add_ln415_1" [src/cpp/video_mandelbrot_generator.cpp:62]   --->   Operation 445 'select' 'select_ln388_9' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 446 [1/1] (1.34ns) (out node of the LUT)   --->   "%select_ln340_37 = select i1 %or_ln340_23, i18 %select_ln340_10, i18 %select_ln388_9" [src/cpp/video_mandelbrot_generator.cpp:62]   --->   Operation 446 'select' 'select_ln340_37' <Predicate = (!icmp_ln26)> <Delay = 1.34> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 447 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_38)   --->   "%or_ln340_25 = or i1 %and_ln786_18, %xor_ln785_14" [src/cpp/video_mandelbrot_generator.cpp:64]   --->   Operation 447 'or' 'or_ln340_25' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 448 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_38)   --->   "%or_ln340_26 = or i1 %or_ln340_25, %and_ln781_7" [src/cpp/video_mandelbrot_generator.cpp:64]   --->   Operation 448 'or' 'or_ln340_26' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 449 [1/1] (1.34ns) (out node of the LUT)   --->   "%select_ln340_11 = select i1 %or_ln340_24, i18 131071, i18 %add_ln415_2" [src/cpp/video_mandelbrot_generator.cpp:64]   --->   Operation 449 'select' 'select_ln340_11' <Predicate = (!icmp_ln26)> <Delay = 1.34> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 450 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_38)   --->   "%select_ln388_10 = select i1 %and_ln786_19, i18 -131072, i18 %add_ln415_2" [src/cpp/video_mandelbrot_generator.cpp:64]   --->   Operation 450 'select' 'select_ln388_10' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 451 [1/1] (1.34ns) (out node of the LUT)   --->   "%select_ln340_38 = select i1 %or_ln340_26, i18 %select_ln340_11, i18 %select_ln388_10" [src/cpp/video_mandelbrot_generator.cpp:64]   --->   Operation 451 'select' 'select_ln340_38' <Predicate = (!icmp_ln26)> <Delay = 1.34> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 13 <SV = 12> <Delay = 8.66>
ST_13 : Operation 452 [1/1] (0.00ns)   --->   "%sext_ln703_26 = sext i18 %p_Val2_25 to i20" [src/cpp/video_mandelbrot_generator.cpp:59]   --->   Operation 452 'sext' 'sext_ln703_26' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_13 : Operation 453 [1/1] (0.00ns)   --->   "%rhs_V_1 = sext i18 %p_Val2_24 to i20" [src/cpp/video_mandelbrot_generator.cpp:58]   --->   Operation 453 'sext' 'rhs_V_1' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_13 : Operation 454 [1/1] (0.00ns)   --->   "%sext_ln703_2 = sext i18 %select_ln340_36 to i19" [src/cpp/video_mandelbrot_generator.cpp:56]   --->   Operation 454 'sext' 'sext_ln703_2' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_13 : Operation 455 [1/1] (0.00ns)   --->   "%sext_ln703_3 = sext i18 %select_ln340_37 to i19" [src/cpp/video_mandelbrot_generator.cpp:56]   --->   Operation 455 'sext' 'sext_ln703_3' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_13 : Operation 456 [1/1] (2.21ns)   --->   "%add_ln1192_1 = add nsw i19 %sext_ln703_2, %sext_ln703_3" [src/cpp/video_mandelbrot_generator.cpp:56]   --->   Operation 456 'add' 'add_ln1192_1' <Predicate = (!icmp_ln26)> <Delay = 2.21> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 457 [1/1] (0.00ns)   --->   "%tmp_74 = call i2 @_ssdm_op_PartSelect.i2.i19.i32.i32(i19 %add_ln1192_1, i32 17, i32 18)" [src/cpp/video_mandelbrot_generator.cpp:56]   --->   Operation 457 'partselect' 'tmp_74' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_13 : Operation 458 [1/1] (0.93ns)   --->   "%icmp_ln1497 = icmp ne i2 %tmp_74, 1" [src/cpp/video_mandelbrot_generator.cpp:56]   --->   Operation 458 'icmp' 'icmp_ln1497' <Predicate = (!icmp_ln26)> <Delay = 0.93> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 459 [1/1] (2.21ns)   --->   "%sub_ln1193 = sub i19 %sext_ln703_2, %sext_ln703_3" [src/cpp/video_mandelbrot_generator.cpp:58]   --->   Operation 459 'sub' 'sub_ln1193' <Predicate = (!icmp_ln26)> <Delay = 2.21> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 460 [1/1] (0.00ns)   --->   "%trunc_ln1192 = trunc i19 %sub_ln1193 to i18" [src/cpp/video_mandelbrot_generator.cpp:58]   --->   Operation 460 'trunc' 'trunc_ln1192' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_13 : Operation 461 [1/1] (0.00ns)   --->   "%sext_ln703_4 = sext i19 %sub_ln1193 to i20" [src/cpp/video_mandelbrot_generator.cpp:58]   --->   Operation 461 'sext' 'sext_ln703_4' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_13 : Operation 462 [1/1] (2.25ns)   --->   "%add_ln1192_2 = add nsw i20 %rhs_V_1, %sext_ln703_4" [src/cpp/video_mandelbrot_generator.cpp:58]   --->   Operation 462 'add' 'add_ln1192_2' <Predicate = (!icmp_ln26)> <Delay = 2.25> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 463 [1/1] (0.00ns)   --->   "%tmp_75 = call i1 @_ssdm_op_BitSelect.i1.i20.i32(i20 %add_ln1192_2, i32 19)" [src/cpp/video_mandelbrot_generator.cpp:58]   --->   Operation 463 'bitselect' 'tmp_75' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_13 : Operation 464 [1/1] (2.21ns)   --->   "%add_ln703 = add i18 %trunc_ln1192, %p_Val2_24" [src/cpp/video_mandelbrot_generator.cpp:58]   --->   Operation 464 'add' 'add_ln703' <Predicate = (!icmp_ln26)> <Delay = 2.21> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 465 [1/1] (0.00ns)   --->   "%tmp_76 = call i1 @_ssdm_op_BitSelect.i1.i18.i32(i18 %add_ln703, i32 17)" [src/cpp/video_mandelbrot_generator.cpp:58]   --->   Operation 465 'bitselect' 'tmp_76' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_13 : Operation 466 [1/1] (0.00ns)   --->   "%p_Result_112_i_1 = call i2 @_ssdm_op_PartSelect.i2.i20.i32.i32(i20 %add_ln1192_2, i32 18, i32 19)" [src/cpp/video_mandelbrot_generator.cpp:58]   --->   Operation 466 'partselect' 'p_Result_112_i_1' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_13 : Operation 467 [1/1] (0.93ns)   --->   "%icmp_ln785 = icmp ne i2 %p_Result_112_i_1, 0" [src/cpp/video_mandelbrot_generator.cpp:58]   --->   Operation 467 'icmp' 'icmp_ln785' <Predicate = (!icmp_ln26)> <Delay = 0.93> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 468 [1/1] (0.00ns) (grouped into LUT with out node and_ln785_16)   --->   "%or_ln785_9 = or i1 %tmp_76, %icmp_ln785" [src/cpp/video_mandelbrot_generator.cpp:58]   --->   Operation 468 'or' 'or_ln785_9' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 469 [1/1] (0.00ns) (grouped into LUT with out node and_ln785_16)   --->   "%xor_ln785_15 = xor i1 %tmp_75, true" [src/cpp/video_mandelbrot_generator.cpp:58]   --->   Operation 469 'xor' 'xor_ln785_15' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 470 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln785_16 = and i1 %or_ln785_9, %xor_ln785_15" [src/cpp/video_mandelbrot_generator.cpp:58]   --->   Operation 470 'and' 'and_ln785_16' <Predicate = (!icmp_ln26)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 471 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_20)   --->   "%xor_ln786_11 = xor i1 %tmp_76, true" [src/cpp/video_mandelbrot_generator.cpp:58]   --->   Operation 471 'xor' 'xor_ln786_11' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 472 [1/1] (0.93ns)   --->   "%icmp_ln786 = icmp ne i2 %p_Result_112_i_1, -1" [src/cpp/video_mandelbrot_generator.cpp:58]   --->   Operation 472 'icmp' 'icmp_ln786' <Predicate = (!icmp_ln26)> <Delay = 0.93> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 473 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_20)   --->   "%or_ln786_1 = or i1 %icmp_ln786, %xor_ln786_11" [src/cpp/video_mandelbrot_generator.cpp:58]   --->   Operation 473 'or' 'or_ln786_1' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 474 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln786_20 = and i1 %or_ln786_1, %tmp_75" [src/cpp/video_mandelbrot_generator.cpp:58]   --->   Operation 474 'and' 'and_ln786_20' <Predicate = (!icmp_ln26)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 475 [1/1] (0.00ns) (grouped into LUT with out node sub_ln1193_1)   --->   "%sext_ln703_5 = sext i18 %select_ln340_38 to i19" [src/cpp/video_mandelbrot_generator.cpp:59]   --->   Operation 475 'sext' 'sext_ln703_5' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_13 : Operation 476 [1/1] (2.21ns) (out node of the LUT)   --->   "%sub_ln1193_1 = sub i19 %sext_ln703_5, %sext_ln703_2" [src/cpp/video_mandelbrot_generator.cpp:59]   --->   Operation 476 'sub' 'sub_ln1193_1' <Predicate = (!icmp_ln26)> <Delay = 2.21> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 477 [1/1] (0.00ns)   --->   "%sext_ln703_6 = sext i19 %sub_ln1193_1 to i20" [src/cpp/video_mandelbrot_generator.cpp:59]   --->   Operation 477 'sext' 'sext_ln703_6' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_13 : Operation 478 [1/1] (0.00ns)   --->   "%sext_ln703_7 = sext i18 %select_ln340_37 to i20" [src/cpp/video_mandelbrot_generator.cpp:59]   --->   Operation 478 'sext' 'sext_ln703_7' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_13 : Operation 479 [1/1] (2.25ns)   --->   "%sub_ln1193_2 = sub i20 %sext_ln703_6, %sext_ln703_7" [src/cpp/video_mandelbrot_generator.cpp:59]   --->   Operation 479 'sub' 'sub_ln1193_2' <Predicate = (!icmp_ln26)> <Delay = 2.25> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 480 [1/1] (0.00ns)   --->   "%trunc_ln1192_1 = trunc i20 %sub_ln1193_2 to i18" [src/cpp/video_mandelbrot_generator.cpp:59]   --->   Operation 480 'trunc' 'trunc_ln1192_1' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_13 : Operation 481 [1/1] (2.28ns)   --->   "%add_ln1192_3 = add i20 %sext_ln703_26, %sub_ln1193_2" [src/cpp/video_mandelbrot_generator.cpp:59]   --->   Operation 481 'add' 'add_ln1192_3' <Predicate = (!icmp_ln26)> <Delay = 2.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 482 [1/1] (0.00ns)   --->   "%tmp_77 = call i1 @_ssdm_op_BitSelect.i1.i20.i32(i20 %add_ln1192_3, i32 19)" [src/cpp/video_mandelbrot_generator.cpp:59]   --->   Operation 482 'bitselect' 'tmp_77' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_13 : Operation 483 [1/1] (2.21ns)   --->   "%add_ln703_1 = add i18 %p_Val2_25, %trunc_ln1192_1" [src/cpp/video_mandelbrot_generator.cpp:59]   --->   Operation 483 'add' 'add_ln703_1' <Predicate = (!icmp_ln26)> <Delay = 2.21> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 484 [1/1] (0.00ns)   --->   "%tmp_78 = call i1 @_ssdm_op_BitSelect.i1.i18.i32(i18 %add_ln703_1, i32 17)" [src/cpp/video_mandelbrot_generator.cpp:59]   --->   Operation 484 'bitselect' 'tmp_78' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_13 : Operation 485 [1/1] (0.00ns)   --->   "%tmp_9 = call i2 @_ssdm_op_PartSelect.i2.i20.i32.i32(i20 %add_ln1192_3, i32 18, i32 19)" [src/cpp/video_mandelbrot_generator.cpp:59]   --->   Operation 485 'partselect' 'tmp_9' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_13 : Operation 486 [1/1] (0.93ns)   --->   "%icmp_ln785_1 = icmp ne i2 %tmp_9, 0" [src/cpp/video_mandelbrot_generator.cpp:59]   --->   Operation 486 'icmp' 'icmp_ln785_1' <Predicate = (!icmp_ln26)> <Delay = 0.93> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 487 [1/1] (0.00ns) (grouped into LUT with out node and_ln785_17)   --->   "%or_ln785_10 = or i1 %tmp_78, %icmp_ln785_1" [src/cpp/video_mandelbrot_generator.cpp:59]   --->   Operation 487 'or' 'or_ln785_10' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 488 [1/1] (0.00ns) (grouped into LUT with out node and_ln785_17)   --->   "%xor_ln785_16 = xor i1 %tmp_77, true" [src/cpp/video_mandelbrot_generator.cpp:59]   --->   Operation 488 'xor' 'xor_ln785_16' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 489 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln785_17 = and i1 %or_ln785_10, %xor_ln785_16" [src/cpp/video_mandelbrot_generator.cpp:59]   --->   Operation 489 'and' 'and_ln785_17' <Predicate = (!icmp_ln26)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 490 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_21)   --->   "%xor_ln786_12 = xor i1 %tmp_78, true" [src/cpp/video_mandelbrot_generator.cpp:59]   --->   Operation 490 'xor' 'xor_ln786_12' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 491 [1/1] (0.93ns)   --->   "%icmp_ln786_1 = icmp ne i2 %tmp_9, -1" [src/cpp/video_mandelbrot_generator.cpp:59]   --->   Operation 491 'icmp' 'icmp_ln786_1' <Predicate = (!icmp_ln26)> <Delay = 0.93> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 492 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_21)   --->   "%or_ln786_2 = or i1 %icmp_ln786_1, %xor_ln786_12" [src/cpp/video_mandelbrot_generator.cpp:59]   --->   Operation 492 'or' 'or_ln786_2' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 493 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln786_21 = and i1 %or_ln786_2, %tmp_77" [src/cpp/video_mandelbrot_generator.cpp:59]   --->   Operation 493 'and' 'and_ln786_21' <Predicate = (!icmp_ln26)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 4.90>
ST_14 : Operation 494 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_12)   --->   "%or_ln340_27 = or i1 %and_ln786_20, %and_ln785_16" [src/cpp/video_mandelbrot_generator.cpp:58]   --->   Operation 494 'or' 'or_ln340_27' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 495 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_39)   --->   "%xor_ln340_6 = xor i1 %and_ln786_20, true" [src/cpp/video_mandelbrot_generator.cpp:58]   --->   Operation 495 'xor' 'xor_ln340_6' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 496 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_39)   --->   "%or_ln340_28 = or i1 %and_ln785_16, %xor_ln340_6" [src/cpp/video_mandelbrot_generator.cpp:58]   --->   Operation 496 'or' 'or_ln340_28' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 497 [1/1] (1.34ns) (out node of the LUT)   --->   "%select_ln340_12 = select i1 %or_ln340_27, i18 131071, i18 %add_ln703" [src/cpp/video_mandelbrot_generator.cpp:58]   --->   Operation 497 'select' 'select_ln340_12' <Predicate = (!icmp_ln26)> <Delay = 1.34> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 498 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_39)   --->   "%select_ln388_11 = select i1 %and_ln786_20, i18 -131072, i18 %add_ln703" [src/cpp/video_mandelbrot_generator.cpp:58]   --->   Operation 498 'select' 'select_ln388_11' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 499 [1/1] (1.34ns) (out node of the LUT)   --->   "%select_ln340_39 = select i1 %or_ln340_28, i18 %select_ln340_12, i18 %select_ln388_11" [src/cpp/video_mandelbrot_generator.cpp:58]   --->   Operation 499 'select' 'select_ln340_39' <Predicate = (!icmp_ln26)> <Delay = 1.34> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 500 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_13)   --->   "%or_ln340_29 = or i1 %and_ln786_21, %and_ln785_17" [src/cpp/video_mandelbrot_generator.cpp:59]   --->   Operation 500 'or' 'or_ln340_29' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 501 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_40)   --->   "%xor_ln340_7 = xor i1 %and_ln786_21, true" [src/cpp/video_mandelbrot_generator.cpp:59]   --->   Operation 501 'xor' 'xor_ln340_7' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 502 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_40)   --->   "%or_ln340_30 = or i1 %and_ln785_17, %xor_ln340_7" [src/cpp/video_mandelbrot_generator.cpp:59]   --->   Operation 502 'or' 'or_ln340_30' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 503 [1/1] (1.34ns) (out node of the LUT)   --->   "%select_ln340_13 = select i1 %or_ln340_29, i18 131071, i18 %add_ln703_1" [src/cpp/video_mandelbrot_generator.cpp:59]   --->   Operation 503 'select' 'select_ln340_13' <Predicate = (!icmp_ln26)> <Delay = 1.34> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 504 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_40)   --->   "%select_ln388_12 = select i1 %and_ln786_21, i18 -131072, i18 %add_ln703_1" [src/cpp/video_mandelbrot_generator.cpp:59]   --->   Operation 504 'select' 'select_ln388_12' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 505 [1/1] (1.34ns) (out node of the LUT)   --->   "%select_ln340_40 = select i1 %or_ln340_30, i18 %select_ln340_13, i18 %select_ln388_12" [src/cpp/video_mandelbrot_generator.cpp:59]   --->   Operation 505 'select' 'select_ln340_40' <Predicate = (!icmp_ln26)> <Delay = 1.34> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 506 [1/1] (0.00ns)   --->   "%sext_ln703_9 = sext i18 %select_ln340_39 to i19" [src/cpp/video_mandelbrot_generator.cpp:64]   --->   Operation 506 'sext' 'sext_ln703_9' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_14 : Operation 507 [1/1] (0.00ns)   --->   "%sext_ln703_10 = sext i18 %select_ln340_40 to i19" [src/cpp/video_mandelbrot_generator.cpp:64]   --->   Operation 507 'sext' 'sext_ln703_10' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_14 : Operation 508 [1/1] (2.21ns)   --->   "%add_ln1192_4 = add nsw i19 %sext_ln703_10, %sext_ln703_9" [src/cpp/video_mandelbrot_generator.cpp:64]   --->   Operation 508 'add' 'add_ln1192_4' <Predicate = (!icmp_ln26)> <Delay = 2.21> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 7.18>
ST_15 : Operation 509 [1/1] (0.00ns)   --->   "%sext_ln1116_3 = sext i18 %select_ln340_39 to i36" [src/cpp/video_mandelbrot_generator.cpp:61]   --->   Operation 509 'sext' 'sext_ln1116_3' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_15 : Operation 510 [1/1] (7.18ns) (root node of the DSP)   --->   "%mul_ln1118_3 = mul nsw i36 %sext_ln1116_3, %sext_ln1116_3" [src/cpp/video_mandelbrot_generator.cpp:61]   --->   Operation 510 'mul' 'mul_ln1118_3' <Predicate = (!icmp_ln26)> <Delay = 7.18> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 7.18> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 511 [1/1] (0.00ns)   --->   "%tmp_79 = call i1 @_ssdm_op_BitSelect.i1.i36.i32(i36 %mul_ln1118_3, i32 35)" [src/cpp/video_mandelbrot_generator.cpp:61]   --->   Operation 511 'bitselect' 'tmp_79' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_15 : Operation 512 [1/1] (0.00ns)   --->   "%trunc_ln414_6 = trunc i36 %mul_ln1118_3 to i15" [src/cpp/video_mandelbrot_generator.cpp:61]   --->   Operation 512 'trunc' 'trunc_ln414_6' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_15 : Operation 513 [1/1] (0.00ns)   --->   "%p_Result_119_i_1 = call i2 @_ssdm_op_PartSelect.i2.i36.i32.i32(i36 %mul_ln1118_3, i32 34, i32 35)" [src/cpp/video_mandelbrot_generator.cpp:61]   --->   Operation 513 'partselect' 'p_Result_119_i_1' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_15 : Operation 514 [1/1] (0.00ns)   --->   "%p_Result_120_i_1 = call i3 @_ssdm_op_PartSelect.i3.i36.i32.i32(i36 %mul_ln1118_3, i32 33, i32 35)" [src/cpp/video_mandelbrot_generator.cpp:61]   --->   Operation 514 'partselect' 'p_Result_120_i_1' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_15 : Operation 515 [1/1] (0.00ns)   --->   "%sext_ln1116_4 = sext i18 %select_ln340_40 to i36" [src/cpp/video_mandelbrot_generator.cpp:62]   --->   Operation 515 'sext' 'sext_ln1116_4' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_15 : Operation 516 [1/1] (7.18ns) (root node of the DSP)   --->   "%mul_ln1118_4 = mul nsw i36 %sext_ln1116_4, %sext_ln1116_4" [src/cpp/video_mandelbrot_generator.cpp:62]   --->   Operation 516 'mul' 'mul_ln1118_4' <Predicate = (!icmp_ln26)> <Delay = 7.18> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 7.18> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 517 [1/1] (0.00ns)   --->   "%tmp_84 = call i1 @_ssdm_op_BitSelect.i1.i36.i32(i36 %mul_ln1118_4, i32 35)" [src/cpp/video_mandelbrot_generator.cpp:62]   --->   Operation 517 'bitselect' 'tmp_84' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_15 : Operation 518 [1/1] (0.00ns)   --->   "%trunc_ln414_7 = trunc i36 %mul_ln1118_4 to i15" [src/cpp/video_mandelbrot_generator.cpp:62]   --->   Operation 518 'trunc' 'trunc_ln414_7' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_15 : Operation 519 [1/1] (0.00ns)   --->   "%p_Result_124_i_1 = call i2 @_ssdm_op_PartSelect.i2.i36.i32.i32(i36 %mul_ln1118_4, i32 34, i32 35)" [src/cpp/video_mandelbrot_generator.cpp:62]   --->   Operation 519 'partselect' 'p_Result_124_i_1' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_15 : Operation 520 [1/1] (0.00ns)   --->   "%p_Result_125_i_1 = call i3 @_ssdm_op_PartSelect.i3.i36.i32.i32(i36 %mul_ln1118_4, i32 33, i32 35)" [src/cpp/video_mandelbrot_generator.cpp:62]   --->   Operation 520 'partselect' 'p_Result_125_i_1' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_15 : Operation 521 [1/1] (0.00ns)   --->   "%sext_ln1116_5 = sext i19 %add_ln1192_4 to i38" [src/cpp/video_mandelbrot_generator.cpp:64]   --->   Operation 521 'sext' 'sext_ln1116_5' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_15 : Operation 522 [1/1] (7.18ns) (root node of the DSP)   --->   "%mul_ln1118_5 = mul nsw i38 %sext_ln1116_5, %sext_ln1116_5" [src/cpp/video_mandelbrot_generator.cpp:64]   --->   Operation 522 'mul' 'mul_ln1118_5' <Predicate = (!icmp_ln26)> <Delay = 7.18> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 7.18> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 523 [1/1] (0.00ns)   --->   "%tmp_89 = call i1 @_ssdm_op_BitSelect.i1.i38.i32(i38 %mul_ln1118_5, i32 37)" [src/cpp/video_mandelbrot_generator.cpp:64]   --->   Operation 523 'bitselect' 'tmp_89' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_15 : Operation 524 [1/1] (0.00ns)   --->   "%trunc_ln414_8 = trunc i38 %mul_ln1118_5 to i15" [src/cpp/video_mandelbrot_generator.cpp:64]   --->   Operation 524 'trunc' 'trunc_ln414_8' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_15 : Operation 525 [1/1] (0.00ns)   --->   "%p_Result_129_i_1 = call i4 @_ssdm_op_PartSelect.i4.i38.i32.i32(i38 %mul_ln1118_5, i32 34, i32 37)" [src/cpp/video_mandelbrot_generator.cpp:64]   --->   Operation 525 'partselect' 'p_Result_129_i_1' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_15 : Operation 526 [1/1] (0.00ns)   --->   "%p_Result_130_i_1 = call i5 @_ssdm_op_PartSelect.i5.i38.i32.i32(i38 %mul_ln1118_5, i32 33, i32 37)" [src/cpp/video_mandelbrot_generator.cpp:64]   --->   Operation 526 'partselect' 'p_Result_130_i_1' <Predicate = (!icmp_ln26)> <Delay = 0.00>

State 16 <SV = 15> <Delay = 8.42>
ST_16 : Operation 527 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_3)   --->   "%trunc_ln708_3 = call i18 @_ssdm_op_PartSelect.i18.i36.i32.i32(i36 %mul_ln1118_3, i32 15, i32 32)" [src/cpp/video_mandelbrot_generator.cpp:61]   --->   Operation 527 'partselect' 'trunc_ln708_3' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_16 : Operation 528 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_3)   --->   "%tmp_80 = call i1 @_ssdm_op_BitSelect.i1.i36.i32(i36 %mul_ln1118_3, i32 32)" [src/cpp/video_mandelbrot_generator.cpp:61]   --->   Operation 528 'bitselect' 'tmp_80' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_16 : Operation 529 [1/1] (2.26ns)   --->   "%icmp_ln414_8 = icmp ne i15 %trunc_ln414_6, 0" [src/cpp/video_mandelbrot_generator.cpp:61]   --->   Operation 529 'icmp' 'icmp_ln414_8' <Predicate = (!icmp_ln26)> <Delay = 2.26> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 530 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_3)   --->   "%and_ln700_3 = and i1 %tmp_79, %icmp_ln414_8" [src/cpp/video_mandelbrot_generator.cpp:61]   --->   Operation 530 'and' 'and_ln700_3' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 531 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_3)   --->   "%zext_ln415_7 = zext i1 %and_ln700_3 to i18" [src/cpp/video_mandelbrot_generator.cpp:61]   --->   Operation 531 'zext' 'zext_ln415_7' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_16 : Operation 532 [1/1] (2.21ns) (out node of the LUT)   --->   "%add_ln415_3 = add i18 %zext_ln415_7, %trunc_ln708_3" [src/cpp/video_mandelbrot_generator.cpp:61]   --->   Operation 532 'add' 'add_ln415_3' <Predicate = (!icmp_ln26)> <Delay = 2.21> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 533 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_3)   --->   "%tmp_81 = call i1 @_ssdm_op_BitSelect.i1.i18.i32(i18 %add_ln415_3, i32 17)" [src/cpp/video_mandelbrot_generator.cpp:61]   --->   Operation 533 'bitselect' 'tmp_81' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_16 : Operation 534 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_3)   --->   "%xor_ln416_10 = xor i1 %tmp_81, true" [src/cpp/video_mandelbrot_generator.cpp:61]   --->   Operation 534 'xor' 'xor_ln416_10' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 535 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln416_3 = and i1 %tmp_80, %xor_ln416_10" [src/cpp/video_mandelbrot_generator.cpp:61]   --->   Operation 535 'and' 'and_ln416_3' <Predicate = (!icmp_ln26)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 536 [1/1] (0.00ns)   --->   "%tmp_82 = call i1 @_ssdm_op_BitSelect.i1.i18.i32(i18 %add_ln415_3, i32 17)" [src/cpp/video_mandelbrot_generator.cpp:61]   --->   Operation 536 'bitselect' 'tmp_82' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_16 : Operation 537 [1/1] (0.93ns)   --->   "%icmp_ln879_6 = icmp eq i2 %p_Result_119_i_1, -1" [src/cpp/video_mandelbrot_generator.cpp:61]   --->   Operation 537 'icmp' 'icmp_ln879_6' <Predicate = (!icmp_ln26)> <Delay = 0.93> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 538 [1/1] (1.18ns)   --->   "%icmp_ln879_7 = icmp eq i3 %p_Result_120_i_1, -1" [src/cpp/video_mandelbrot_generator.cpp:61]   --->   Operation 538 'icmp' 'icmp_ln879_7' <Predicate = (!icmp_ln26)> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 539 [1/1] (1.18ns)   --->   "%icmp_ln768_3 = icmp eq i3 %p_Result_120_i_1, 0" [src/cpp/video_mandelbrot_generator.cpp:61]   --->   Operation 539 'icmp' 'icmp_ln768_3' <Predicate = (!icmp_ln26)> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 540 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_31)   --->   "%select_ln777_3 = select i1 %and_ln416_3, i1 %icmp_ln879_7, i1 %icmp_ln768_3" [src/cpp/video_mandelbrot_generator.cpp:61]   --->   Operation 540 'select' 'select_ln777_3' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 541 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_22)   --->   "%tmp_83 = call i1 @_ssdm_op_BitSelect.i1.i36.i32(i36 %mul_ln1118_3, i32 33)" [src/cpp/video_mandelbrot_generator.cpp:61]   --->   Operation 541 'bitselect' 'tmp_83' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_16 : Operation 542 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_22)   --->   "%xor_ln779_7 = xor i1 %tmp_83, true" [src/cpp/video_mandelbrot_generator.cpp:61]   --->   Operation 542 'xor' 'xor_ln779_7' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 543 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_22)   --->   "%and_ln779_7 = and i1 %icmp_ln879_6, %xor_ln779_7" [src/cpp/video_mandelbrot_generator.cpp:61]   --->   Operation 543 'and' 'and_ln779_7' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 544 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_22)   --->   "%select_ln416_3 = select i1 %and_ln416_3, i1 %and_ln779_7, i1 %icmp_ln879_7" [src/cpp/video_mandelbrot_generator.cpp:61]   --->   Operation 544 'select' 'select_ln416_3' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 545 [1/1] (0.97ns)   --->   "%and_ln781_8 = and i1 %and_ln416_3, %icmp_ln879_7" [src/cpp/video_mandelbrot_generator.cpp:61]   --->   Operation 545 'and' 'and_ln781_8' <Predicate = (!icmp_ln26)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 546 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_31)   --->   "%xor_ln785_17 = xor i1 %select_ln777_3, true" [src/cpp/video_mandelbrot_generator.cpp:61]   --->   Operation 546 'xor' 'xor_ln785_17' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 547 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_31)   --->   "%or_ln785_11 = or i1 %tmp_82, %xor_ln785_17" [src/cpp/video_mandelbrot_generator.cpp:61]   --->   Operation 547 'or' 'or_ln785_11' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 548 [1/1] (0.97ns)   --->   "%xor_ln785_18 = xor i1 %tmp_79, true" [src/cpp/video_mandelbrot_generator.cpp:61]   --->   Operation 548 'xor' 'xor_ln785_18' <Predicate = (!icmp_ln26)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 549 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_31)   --->   "%and_ln785_3 = and i1 %or_ln785_11, %xor_ln785_18" [src/cpp/video_mandelbrot_generator.cpp:61]   --->   Operation 549 'and' 'and_ln785_3' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 550 [1/1] (0.99ns) (out node of the LUT)   --->   "%and_ln786_22 = and i1 %tmp_82, %select_ln416_3" [src/cpp/video_mandelbrot_generator.cpp:61]   --->   Operation 550 'and' 'and_ln786_22' <Predicate = (!icmp_ln26)> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 551 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_23)   --->   "%or_ln786_15 = or i1 %and_ln781_8, %and_ln786_22" [src/cpp/video_mandelbrot_generator.cpp:61]   --->   Operation 551 'or' 'or_ln786_15' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 552 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_23)   --->   "%xor_ln786_13 = xor i1 %or_ln786_15, true" [src/cpp/video_mandelbrot_generator.cpp:61]   --->   Operation 552 'xor' 'xor_ln786_13' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 553 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln786_23 = and i1 %tmp_79, %xor_ln786_13" [src/cpp/video_mandelbrot_generator.cpp:61]   --->   Operation 553 'and' 'and_ln786_23' <Predicate = (!icmp_ln26)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 554 [1/1] (0.99ns) (out node of the LUT)   --->   "%or_ln340_31 = or i1 %and_ln786_23, %and_ln785_3" [src/cpp/video_mandelbrot_generator.cpp:61]   --->   Operation 554 'or' 'or_ln340_31' <Predicate = (!icmp_ln26)> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 555 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_4)   --->   "%trunc_ln708_4 = call i18 @_ssdm_op_PartSelect.i18.i36.i32.i32(i36 %mul_ln1118_4, i32 15, i32 32)" [src/cpp/video_mandelbrot_generator.cpp:62]   --->   Operation 555 'partselect' 'trunc_ln708_4' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_16 : Operation 556 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_4)   --->   "%tmp_85 = call i1 @_ssdm_op_BitSelect.i1.i36.i32(i36 %mul_ln1118_4, i32 32)" [src/cpp/video_mandelbrot_generator.cpp:62]   --->   Operation 556 'bitselect' 'tmp_85' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_16 : Operation 557 [1/1] (2.26ns)   --->   "%icmp_ln414_9 = icmp ne i15 %trunc_ln414_7, 0" [src/cpp/video_mandelbrot_generator.cpp:62]   --->   Operation 557 'icmp' 'icmp_ln414_9' <Predicate = (!icmp_ln26)> <Delay = 2.26> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 558 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_4)   --->   "%and_ln700_4 = and i1 %tmp_84, %icmp_ln414_9" [src/cpp/video_mandelbrot_generator.cpp:62]   --->   Operation 558 'and' 'and_ln700_4' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 559 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_4)   --->   "%zext_ln415_8 = zext i1 %and_ln700_4 to i18" [src/cpp/video_mandelbrot_generator.cpp:62]   --->   Operation 559 'zext' 'zext_ln415_8' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_16 : Operation 560 [1/1] (2.21ns) (out node of the LUT)   --->   "%add_ln415_4 = add i18 %zext_ln415_8, %trunc_ln708_4" [src/cpp/video_mandelbrot_generator.cpp:62]   --->   Operation 560 'add' 'add_ln415_4' <Predicate = (!icmp_ln26)> <Delay = 2.21> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 561 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_4)   --->   "%tmp_86 = call i1 @_ssdm_op_BitSelect.i1.i18.i32(i18 %add_ln415_4, i32 17)" [src/cpp/video_mandelbrot_generator.cpp:62]   --->   Operation 561 'bitselect' 'tmp_86' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_16 : Operation 562 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_4)   --->   "%xor_ln416_11 = xor i1 %tmp_86, true" [src/cpp/video_mandelbrot_generator.cpp:62]   --->   Operation 562 'xor' 'xor_ln416_11' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 563 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln416_4 = and i1 %tmp_85, %xor_ln416_11" [src/cpp/video_mandelbrot_generator.cpp:62]   --->   Operation 563 'and' 'and_ln416_4' <Predicate = (!icmp_ln26)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 564 [1/1] (0.00ns)   --->   "%tmp_87 = call i1 @_ssdm_op_BitSelect.i1.i18.i32(i18 %add_ln415_4, i32 17)" [src/cpp/video_mandelbrot_generator.cpp:62]   --->   Operation 564 'bitselect' 'tmp_87' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_16 : Operation 565 [1/1] (0.93ns)   --->   "%icmp_ln879_8 = icmp eq i2 %p_Result_124_i_1, -1" [src/cpp/video_mandelbrot_generator.cpp:62]   --->   Operation 565 'icmp' 'icmp_ln879_8' <Predicate = (!icmp_ln26)> <Delay = 0.93> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 566 [1/1] (1.18ns)   --->   "%icmp_ln879_9 = icmp eq i3 %p_Result_125_i_1, -1" [src/cpp/video_mandelbrot_generator.cpp:62]   --->   Operation 566 'icmp' 'icmp_ln879_9' <Predicate = (!icmp_ln26)> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 567 [1/1] (1.18ns)   --->   "%icmp_ln768_4 = icmp eq i3 %p_Result_125_i_1, 0" [src/cpp/video_mandelbrot_generator.cpp:62]   --->   Operation 567 'icmp' 'icmp_ln768_4' <Predicate = (!icmp_ln26)> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 568 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_34)   --->   "%select_ln777_4 = select i1 %and_ln416_4, i1 %icmp_ln879_9, i1 %icmp_ln768_4" [src/cpp/video_mandelbrot_generator.cpp:62]   --->   Operation 568 'select' 'select_ln777_4' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 569 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_24)   --->   "%tmp_88 = call i1 @_ssdm_op_BitSelect.i1.i36.i32(i36 %mul_ln1118_4, i32 33)" [src/cpp/video_mandelbrot_generator.cpp:62]   --->   Operation 569 'bitselect' 'tmp_88' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_16 : Operation 570 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_24)   --->   "%xor_ln779_8 = xor i1 %tmp_88, true" [src/cpp/video_mandelbrot_generator.cpp:62]   --->   Operation 570 'xor' 'xor_ln779_8' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 571 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_24)   --->   "%and_ln779_8 = and i1 %icmp_ln879_8, %xor_ln779_8" [src/cpp/video_mandelbrot_generator.cpp:62]   --->   Operation 571 'and' 'and_ln779_8' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 572 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_24)   --->   "%select_ln416_4 = select i1 %and_ln416_4, i1 %and_ln779_8, i1 %icmp_ln879_9" [src/cpp/video_mandelbrot_generator.cpp:62]   --->   Operation 572 'select' 'select_ln416_4' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 573 [1/1] (0.97ns)   --->   "%and_ln781_9 = and i1 %and_ln416_4, %icmp_ln879_9" [src/cpp/video_mandelbrot_generator.cpp:62]   --->   Operation 573 'and' 'and_ln781_9' <Predicate = (!icmp_ln26)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 574 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_34)   --->   "%xor_ln785_19 = xor i1 %select_ln777_4, true" [src/cpp/video_mandelbrot_generator.cpp:62]   --->   Operation 574 'xor' 'xor_ln785_19' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 575 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_34)   --->   "%or_ln785_12 = or i1 %tmp_87, %xor_ln785_19" [src/cpp/video_mandelbrot_generator.cpp:62]   --->   Operation 575 'or' 'or_ln785_12' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 576 [1/1] (0.97ns)   --->   "%xor_ln785_20 = xor i1 %tmp_84, true" [src/cpp/video_mandelbrot_generator.cpp:62]   --->   Operation 576 'xor' 'xor_ln785_20' <Predicate = (!icmp_ln26)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 577 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_34)   --->   "%and_ln785_4 = and i1 %or_ln785_12, %xor_ln785_20" [src/cpp/video_mandelbrot_generator.cpp:62]   --->   Operation 577 'and' 'and_ln785_4' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 578 [1/1] (0.99ns) (out node of the LUT)   --->   "%and_ln786_24 = and i1 %tmp_87, %select_ln416_4" [src/cpp/video_mandelbrot_generator.cpp:62]   --->   Operation 578 'and' 'and_ln786_24' <Predicate = (!icmp_ln26)> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 579 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_25)   --->   "%or_ln786_16 = or i1 %and_ln781_9, %and_ln786_24" [src/cpp/video_mandelbrot_generator.cpp:62]   --->   Operation 579 'or' 'or_ln786_16' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 580 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_25)   --->   "%xor_ln786_14 = xor i1 %or_ln786_16, true" [src/cpp/video_mandelbrot_generator.cpp:62]   --->   Operation 580 'xor' 'xor_ln786_14' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 581 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln786_25 = and i1 %tmp_84, %xor_ln786_14" [src/cpp/video_mandelbrot_generator.cpp:62]   --->   Operation 581 'and' 'and_ln786_25' <Predicate = (!icmp_ln26)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 582 [1/1] (0.99ns) (out node of the LUT)   --->   "%or_ln340_34 = or i1 %and_ln786_25, %and_ln785_4" [src/cpp/video_mandelbrot_generator.cpp:62]   --->   Operation 582 'or' 'or_ln340_34' <Predicate = (!icmp_ln26)> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 583 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_5)   --->   "%trunc_ln708_5 = call i18 @_ssdm_op_PartSelect.i18.i38.i32.i32(i38 %mul_ln1118_5, i32 15, i32 32)" [src/cpp/video_mandelbrot_generator.cpp:64]   --->   Operation 583 'partselect' 'trunc_ln708_5' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_16 : Operation 584 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_5)   --->   "%tmp_90 = call i1 @_ssdm_op_BitSelect.i1.i38.i32(i38 %mul_ln1118_5, i32 32)" [src/cpp/video_mandelbrot_generator.cpp:64]   --->   Operation 584 'bitselect' 'tmp_90' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_16 : Operation 585 [1/1] (2.26ns)   --->   "%icmp_ln414_10 = icmp ne i15 %trunc_ln414_8, 0" [src/cpp/video_mandelbrot_generator.cpp:64]   --->   Operation 585 'icmp' 'icmp_ln414_10' <Predicate = (!icmp_ln26)> <Delay = 2.26> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 586 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_5)   --->   "%and_ln700_5 = and i1 %tmp_89, %icmp_ln414_10" [src/cpp/video_mandelbrot_generator.cpp:64]   --->   Operation 586 'and' 'and_ln700_5' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 587 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_5)   --->   "%zext_ln415_9 = zext i1 %and_ln700_5 to i18" [src/cpp/video_mandelbrot_generator.cpp:64]   --->   Operation 587 'zext' 'zext_ln415_9' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_16 : Operation 588 [1/1] (2.21ns) (out node of the LUT)   --->   "%add_ln415_5 = add i18 %zext_ln415_9, %trunc_ln708_5" [src/cpp/video_mandelbrot_generator.cpp:64]   --->   Operation 588 'add' 'add_ln415_5' <Predicate = (!icmp_ln26)> <Delay = 2.21> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 589 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_5)   --->   "%tmp_91 = call i1 @_ssdm_op_BitSelect.i1.i18.i32(i18 %add_ln415_5, i32 17)" [src/cpp/video_mandelbrot_generator.cpp:64]   --->   Operation 589 'bitselect' 'tmp_91' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_16 : Operation 590 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_5)   --->   "%xor_ln416_12 = xor i1 %tmp_91, true" [src/cpp/video_mandelbrot_generator.cpp:64]   --->   Operation 590 'xor' 'xor_ln416_12' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 591 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln416_5 = and i1 %tmp_90, %xor_ln416_12" [src/cpp/video_mandelbrot_generator.cpp:64]   --->   Operation 591 'and' 'and_ln416_5' <Predicate = (!icmp_ln26)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 592 [1/1] (0.00ns)   --->   "%tmp_92 = call i1 @_ssdm_op_BitSelect.i1.i18.i32(i18 %add_ln415_5, i32 17)" [src/cpp/video_mandelbrot_generator.cpp:64]   --->   Operation 592 'bitselect' 'tmp_92' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_16 : Operation 593 [1/1] (1.44ns)   --->   "%icmp_ln879_10 = icmp eq i4 %p_Result_129_i_1, -1" [src/cpp/video_mandelbrot_generator.cpp:64]   --->   Operation 593 'icmp' 'icmp_ln879_10' <Predicate = (!icmp_ln26)> <Delay = 1.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 594 [1/1] (1.44ns)   --->   "%icmp_ln879_11 = icmp eq i5 %p_Result_130_i_1, -1" [src/cpp/video_mandelbrot_generator.cpp:64]   --->   Operation 594 'icmp' 'icmp_ln879_11' <Predicate = (!icmp_ln26)> <Delay = 1.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 595 [1/1] (1.44ns)   --->   "%icmp_ln768_5 = icmp eq i5 %p_Result_130_i_1, 0" [src/cpp/video_mandelbrot_generator.cpp:64]   --->   Operation 595 'icmp' 'icmp_ln768_5' <Predicate = (!icmp_ln26)> <Delay = 1.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 596 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_37)   --->   "%select_ln777_5 = select i1 %and_ln416_5, i1 %icmp_ln879_11, i1 %icmp_ln768_5" [src/cpp/video_mandelbrot_generator.cpp:64]   --->   Operation 596 'select' 'select_ln777_5' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 597 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_26)   --->   "%tmp_93 = call i1 @_ssdm_op_BitSelect.i1.i38.i32(i38 %mul_ln1118_5, i32 33)" [src/cpp/video_mandelbrot_generator.cpp:64]   --->   Operation 597 'bitselect' 'tmp_93' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_16 : Operation 598 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_26)   --->   "%xor_ln779_9 = xor i1 %tmp_93, true" [src/cpp/video_mandelbrot_generator.cpp:64]   --->   Operation 598 'xor' 'xor_ln779_9' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 599 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_26)   --->   "%and_ln779_9 = and i1 %icmp_ln879_10, %xor_ln779_9" [src/cpp/video_mandelbrot_generator.cpp:64]   --->   Operation 599 'and' 'and_ln779_9' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 600 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_26)   --->   "%select_ln416_5 = select i1 %and_ln416_5, i1 %and_ln779_9, i1 %icmp_ln879_11" [src/cpp/video_mandelbrot_generator.cpp:64]   --->   Operation 600 'select' 'select_ln416_5' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 601 [1/1] (0.97ns)   --->   "%and_ln781_10 = and i1 %and_ln416_5, %icmp_ln879_11" [src/cpp/video_mandelbrot_generator.cpp:64]   --->   Operation 601 'and' 'and_ln781_10' <Predicate = (!icmp_ln26)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 602 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_37)   --->   "%xor_ln785_21 = xor i1 %select_ln777_5, true" [src/cpp/video_mandelbrot_generator.cpp:64]   --->   Operation 602 'xor' 'xor_ln785_21' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 603 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_37)   --->   "%or_ln785_13 = or i1 %tmp_92, %xor_ln785_21" [src/cpp/video_mandelbrot_generator.cpp:64]   --->   Operation 603 'or' 'or_ln785_13' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 604 [1/1] (0.97ns)   --->   "%xor_ln785_22 = xor i1 %tmp_89, true" [src/cpp/video_mandelbrot_generator.cpp:64]   --->   Operation 604 'xor' 'xor_ln785_22' <Predicate = (!icmp_ln26)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 605 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_37)   --->   "%and_ln785_5 = and i1 %or_ln785_13, %xor_ln785_22" [src/cpp/video_mandelbrot_generator.cpp:64]   --->   Operation 605 'and' 'and_ln785_5' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 606 [1/1] (0.99ns) (out node of the LUT)   --->   "%and_ln786_26 = and i1 %tmp_92, %select_ln416_5" [src/cpp/video_mandelbrot_generator.cpp:64]   --->   Operation 606 'and' 'and_ln786_26' <Predicate = (!icmp_ln26)> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 607 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_27)   --->   "%or_ln786_17 = or i1 %and_ln781_10, %and_ln786_26" [src/cpp/video_mandelbrot_generator.cpp:64]   --->   Operation 607 'or' 'or_ln786_17' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 608 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_27)   --->   "%xor_ln786_15 = xor i1 %or_ln786_17, true" [src/cpp/video_mandelbrot_generator.cpp:64]   --->   Operation 608 'xor' 'xor_ln786_15' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 609 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln786_27 = and i1 %tmp_89, %xor_ln786_15" [src/cpp/video_mandelbrot_generator.cpp:64]   --->   Operation 609 'and' 'and_ln786_27' <Predicate = (!icmp_ln26)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 610 [1/1] (0.99ns) (out node of the LUT)   --->   "%or_ln340_37 = or i1 %and_ln786_27, %and_ln785_5" [src/cpp/video_mandelbrot_generator.cpp:64]   --->   Operation 610 'or' 'or_ln340_37' <Predicate = (!icmp_ln26)> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 7.15>
ST_17 : Operation 611 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_41)   --->   "%or_ln340_32 = or i1 %and_ln786_22, %xor_ln785_18" [src/cpp/video_mandelbrot_generator.cpp:61]   --->   Operation 611 'or' 'or_ln340_32' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 612 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_41)   --->   "%or_ln340_33 = or i1 %or_ln340_32, %and_ln781_8" [src/cpp/video_mandelbrot_generator.cpp:61]   --->   Operation 612 'or' 'or_ln340_33' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 613 [1/1] (1.34ns) (out node of the LUT)   --->   "%select_ln340_14 = select i1 %or_ln340_31, i18 131071, i18 %add_ln415_3" [src/cpp/video_mandelbrot_generator.cpp:61]   --->   Operation 613 'select' 'select_ln340_14' <Predicate = (!icmp_ln26)> <Delay = 1.34> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 614 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_41)   --->   "%select_ln388_13 = select i1 %and_ln786_23, i18 -131072, i18 %add_ln415_3" [src/cpp/video_mandelbrot_generator.cpp:61]   --->   Operation 614 'select' 'select_ln388_13' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 615 [1/1] (1.34ns) (out node of the LUT)   --->   "%select_ln340_41 = select i1 %or_ln340_33, i18 %select_ln340_14, i18 %select_ln388_13" [src/cpp/video_mandelbrot_generator.cpp:61]   --->   Operation 615 'select' 'select_ln340_41' <Predicate = (!icmp_ln26)> <Delay = 1.34> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 616 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_42)   --->   "%or_ln340_35 = or i1 %and_ln786_24, %xor_ln785_20" [src/cpp/video_mandelbrot_generator.cpp:62]   --->   Operation 616 'or' 'or_ln340_35' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 617 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_42)   --->   "%or_ln340_36 = or i1 %or_ln340_35, %and_ln781_9" [src/cpp/video_mandelbrot_generator.cpp:62]   --->   Operation 617 'or' 'or_ln340_36' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 618 [1/1] (1.34ns) (out node of the LUT)   --->   "%select_ln340_15 = select i1 %or_ln340_34, i18 131071, i18 %add_ln415_4" [src/cpp/video_mandelbrot_generator.cpp:62]   --->   Operation 618 'select' 'select_ln340_15' <Predicate = (!icmp_ln26)> <Delay = 1.34> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 619 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_42)   --->   "%select_ln388_14 = select i1 %and_ln786_25, i18 -131072, i18 %add_ln415_4" [src/cpp/video_mandelbrot_generator.cpp:62]   --->   Operation 619 'select' 'select_ln388_14' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 620 [1/1] (1.34ns) (out node of the LUT)   --->   "%select_ln340_42 = select i1 %or_ln340_36, i18 %select_ln340_15, i18 %select_ln388_14" [src/cpp/video_mandelbrot_generator.cpp:62]   --->   Operation 620 'select' 'select_ln340_42' <Predicate = (!icmp_ln26)> <Delay = 1.34> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 621 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_43)   --->   "%or_ln340_38 = or i1 %and_ln786_26, %xor_ln785_22" [src/cpp/video_mandelbrot_generator.cpp:64]   --->   Operation 621 'or' 'or_ln340_38' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 622 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_43)   --->   "%or_ln340_39 = or i1 %or_ln340_38, %and_ln781_10" [src/cpp/video_mandelbrot_generator.cpp:64]   --->   Operation 622 'or' 'or_ln340_39' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 623 [1/1] (1.34ns) (out node of the LUT)   --->   "%select_ln340_16 = select i1 %or_ln340_37, i18 131071, i18 %add_ln415_5" [src/cpp/video_mandelbrot_generator.cpp:64]   --->   Operation 623 'select' 'select_ln340_16' <Predicate = (!icmp_ln26)> <Delay = 1.34> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 624 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_43)   --->   "%select_ln388_15 = select i1 %and_ln786_27, i18 -131072, i18 %add_ln415_5" [src/cpp/video_mandelbrot_generator.cpp:64]   --->   Operation 624 'select' 'select_ln388_15' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 625 [1/1] (1.34ns) (out node of the LUT)   --->   "%select_ln340_43 = select i1 %or_ln340_39, i18 %select_ln340_16, i18 %select_ln388_15" [src/cpp/video_mandelbrot_generator.cpp:64]   --->   Operation 625 'select' 'select_ln340_43' <Predicate = (!icmp_ln26)> <Delay = 1.34> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 626 [1/1] (0.00ns)   --->   "%sext_ln703_11 = sext i18 %select_ln340_41 to i19" [src/cpp/video_mandelbrot_generator.cpp:56]   --->   Operation 626 'sext' 'sext_ln703_11' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_17 : Operation 627 [1/1] (0.00ns)   --->   "%sext_ln703_12 = sext i18 %select_ln340_42 to i19" [src/cpp/video_mandelbrot_generator.cpp:56]   --->   Operation 627 'sext' 'sext_ln703_12' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_17 : Operation 628 [1/1] (2.21ns)   --->   "%add_ln1192_5 = add nsw i19 %sext_ln703_11, %sext_ln703_12" [src/cpp/video_mandelbrot_generator.cpp:56]   --->   Operation 628 'add' 'add_ln1192_5' <Predicate = (!icmp_ln26)> <Delay = 2.21> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 629 [1/1] (0.00ns)   --->   "%tmp_94 = call i2 @_ssdm_op_PartSelect.i2.i19.i32.i32(i19 %add_ln1192_5, i32 17, i32 18)" [src/cpp/video_mandelbrot_generator.cpp:56]   --->   Operation 629 'partselect' 'tmp_94' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_17 : Operation 630 [1/1] (0.93ns)   --->   "%icmp_ln1497_1 = icmp ne i2 %tmp_94, 1" [src/cpp/video_mandelbrot_generator.cpp:56]   --->   Operation 630 'icmp' 'icmp_ln1497_1' <Predicate = (!icmp_ln26)> <Delay = 0.93> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 631 [1/1] (2.21ns)   --->   "%sub_ln1193_3 = sub i19 %sext_ln703_11, %sext_ln703_12" [src/cpp/video_mandelbrot_generator.cpp:58]   --->   Operation 631 'sub' 'sub_ln1193_3' <Predicate = (!icmp_ln26)> <Delay = 2.21> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 632 [1/1] (0.00ns)   --->   "%trunc_ln1192_2 = trunc i19 %sub_ln1193_3 to i18" [src/cpp/video_mandelbrot_generator.cpp:58]   --->   Operation 632 'trunc' 'trunc_ln1192_2' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_17 : Operation 633 [1/1] (0.00ns)   --->   "%sext_ln703_13 = sext i19 %sub_ln1193_3 to i20" [src/cpp/video_mandelbrot_generator.cpp:58]   --->   Operation 633 'sext' 'sext_ln703_13' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_17 : Operation 634 [1/1] (2.25ns)   --->   "%add_ln1192_6 = add nsw i20 %rhs_V_1, %sext_ln703_13" [src/cpp/video_mandelbrot_generator.cpp:58]   --->   Operation 634 'add' 'add_ln1192_6' <Predicate = (!icmp_ln26)> <Delay = 2.25> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 635 [1/1] (0.00ns)   --->   "%tmp_95 = call i1 @_ssdm_op_BitSelect.i1.i20.i32(i20 %add_ln1192_6, i32 19)" [src/cpp/video_mandelbrot_generator.cpp:58]   --->   Operation 635 'bitselect' 'tmp_95' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_17 : Operation 636 [1/1] (0.00ns)   --->   "%p_Result_112_i_2 = call i2 @_ssdm_op_PartSelect.i2.i20.i32.i32(i20 %add_ln1192_6, i32 18, i32 19)" [src/cpp/video_mandelbrot_generator.cpp:58]   --->   Operation 636 'partselect' 'p_Result_112_i_2' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_17 : Operation 637 [1/1] (0.00ns) (grouped into LUT with out node sub_ln1193_4)   --->   "%sext_ln703_14 = sext i18 %select_ln340_43 to i19" [src/cpp/video_mandelbrot_generator.cpp:59]   --->   Operation 637 'sext' 'sext_ln703_14' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_17 : Operation 638 [1/1] (2.21ns) (out node of the LUT)   --->   "%sub_ln1193_4 = sub i19 %sext_ln703_14, %sext_ln703_11" [src/cpp/video_mandelbrot_generator.cpp:59]   --->   Operation 638 'sub' 'sub_ln1193_4' <Predicate = (!icmp_ln26)> <Delay = 2.21> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 639 [1/1] (0.00ns)   --->   "%sext_ln703_15 = sext i19 %sub_ln1193_4 to i20" [src/cpp/video_mandelbrot_generator.cpp:59]   --->   Operation 639 'sext' 'sext_ln703_15' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_17 : Operation 640 [1/1] (0.00ns)   --->   "%sext_ln703_16 = sext i18 %select_ln340_42 to i20" [src/cpp/video_mandelbrot_generator.cpp:59]   --->   Operation 640 'sext' 'sext_ln703_16' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_17 : Operation 641 [1/1] (2.25ns)   --->   "%sub_ln1193_5 = sub i20 %sext_ln703_15, %sext_ln703_16" [src/cpp/video_mandelbrot_generator.cpp:59]   --->   Operation 641 'sub' 'sub_ln1193_5' <Predicate = (!icmp_ln26)> <Delay = 2.25> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 642 [1/1] (0.00ns)   --->   "%trunc_ln1192_3 = trunc i20 %sub_ln1193_5 to i18" [src/cpp/video_mandelbrot_generator.cpp:59]   --->   Operation 642 'trunc' 'trunc_ln1192_3' <Predicate = (!icmp_ln26)> <Delay = 0.00>

State 18 <SV = 17> <Delay = 6.88>
ST_18 : Operation 643 [1/1] (2.21ns)   --->   "%add_ln703_2 = add i18 %trunc_ln1192_2, %p_Val2_24" [src/cpp/video_mandelbrot_generator.cpp:58]   --->   Operation 643 'add' 'add_ln703_2' <Predicate = (!icmp_ln26)> <Delay = 2.21> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 644 [1/1] (0.00ns)   --->   "%tmp_96 = call i1 @_ssdm_op_BitSelect.i1.i18.i32(i18 %add_ln703_2, i32 17)" [src/cpp/video_mandelbrot_generator.cpp:58]   --->   Operation 644 'bitselect' 'tmp_96' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_18 : Operation 645 [1/1] (0.93ns)   --->   "%icmp_ln785_2 = icmp ne i2 %p_Result_112_i_2, 0" [src/cpp/video_mandelbrot_generator.cpp:58]   --->   Operation 645 'icmp' 'icmp_ln785_2' <Predicate = (!icmp_ln26)> <Delay = 0.93> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 646 [1/1] (0.00ns) (grouped into LUT with out node and_ln785_18)   --->   "%or_ln785_14 = or i1 %tmp_96, %icmp_ln785_2" [src/cpp/video_mandelbrot_generator.cpp:58]   --->   Operation 646 'or' 'or_ln785_14' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 647 [1/1] (0.00ns) (grouped into LUT with out node and_ln785_18)   --->   "%xor_ln785_23 = xor i1 %tmp_95, true" [src/cpp/video_mandelbrot_generator.cpp:58]   --->   Operation 647 'xor' 'xor_ln785_23' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 648 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln785_18 = and i1 %or_ln785_14, %xor_ln785_23" [src/cpp/video_mandelbrot_generator.cpp:58]   --->   Operation 648 'and' 'and_ln785_18' <Predicate = (!icmp_ln26)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 649 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_28)   --->   "%xor_ln786_16 = xor i1 %tmp_96, true" [src/cpp/video_mandelbrot_generator.cpp:58]   --->   Operation 649 'xor' 'xor_ln786_16' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 650 [1/1] (0.93ns)   --->   "%icmp_ln786_2 = icmp ne i2 %p_Result_112_i_2, -1" [src/cpp/video_mandelbrot_generator.cpp:58]   --->   Operation 650 'icmp' 'icmp_ln786_2' <Predicate = (!icmp_ln26)> <Delay = 0.93> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 651 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_28)   --->   "%or_ln786_3 = or i1 %icmp_ln786_2, %xor_ln786_16" [src/cpp/video_mandelbrot_generator.cpp:58]   --->   Operation 651 'or' 'or_ln786_3' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 652 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln786_28 = and i1 %or_ln786_3, %tmp_95" [src/cpp/video_mandelbrot_generator.cpp:58]   --->   Operation 652 'and' 'and_ln786_28' <Predicate = (!icmp_ln26)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 653 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_17)   --->   "%or_ln340_40 = or i1 %and_ln786_28, %and_ln785_18" [src/cpp/video_mandelbrot_generator.cpp:58]   --->   Operation 653 'or' 'or_ln340_40' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 654 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_44)   --->   "%xor_ln340_8 = xor i1 %and_ln786_28, true" [src/cpp/video_mandelbrot_generator.cpp:58]   --->   Operation 654 'xor' 'xor_ln340_8' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 655 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_44)   --->   "%or_ln340_41 = or i1 %and_ln785_18, %xor_ln340_8" [src/cpp/video_mandelbrot_generator.cpp:58]   --->   Operation 655 'or' 'or_ln340_41' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 656 [1/1] (1.34ns) (out node of the LUT)   --->   "%select_ln340_17 = select i1 %or_ln340_40, i18 131071, i18 %add_ln703_2" [src/cpp/video_mandelbrot_generator.cpp:58]   --->   Operation 656 'select' 'select_ln340_17' <Predicate = (!icmp_ln26)> <Delay = 1.34> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 657 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_44)   --->   "%select_ln388_16 = select i1 %and_ln786_28, i18 -131072, i18 %add_ln703_2" [src/cpp/video_mandelbrot_generator.cpp:58]   --->   Operation 657 'select' 'select_ln388_16' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 658 [1/1] (1.34ns) (out node of the LUT)   --->   "%select_ln340_44 = select i1 %or_ln340_41, i18 %select_ln340_17, i18 %select_ln388_16" [src/cpp/video_mandelbrot_generator.cpp:58]   --->   Operation 658 'select' 'select_ln340_44' <Predicate = (!icmp_ln26)> <Delay = 1.34> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 659 [1/1] (2.28ns)   --->   "%add_ln1192_7 = add i20 %sext_ln703_26, %sub_ln1193_5" [src/cpp/video_mandelbrot_generator.cpp:59]   --->   Operation 659 'add' 'add_ln1192_7' <Predicate = (!icmp_ln26)> <Delay = 2.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 660 [1/1] (0.00ns)   --->   "%tmp_97 = call i1 @_ssdm_op_BitSelect.i1.i20.i32(i20 %add_ln1192_7, i32 19)" [src/cpp/video_mandelbrot_generator.cpp:59]   --->   Operation 660 'bitselect' 'tmp_97' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_18 : Operation 661 [1/1] (2.21ns)   --->   "%add_ln703_3 = add i18 %p_Val2_25, %trunc_ln1192_3" [src/cpp/video_mandelbrot_generator.cpp:59]   --->   Operation 661 'add' 'add_ln703_3' <Predicate = (!icmp_ln26)> <Delay = 2.21> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 662 [1/1] (0.00ns)   --->   "%tmp_98 = call i1 @_ssdm_op_BitSelect.i1.i18.i32(i18 %add_ln703_3, i32 17)" [src/cpp/video_mandelbrot_generator.cpp:59]   --->   Operation 662 'bitselect' 'tmp_98' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_18 : Operation 663 [1/1] (0.00ns)   --->   "%tmp_11 = call i2 @_ssdm_op_PartSelect.i2.i20.i32.i32(i20 %add_ln1192_7, i32 18, i32 19)" [src/cpp/video_mandelbrot_generator.cpp:59]   --->   Operation 663 'partselect' 'tmp_11' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_18 : Operation 664 [1/1] (0.93ns)   --->   "%icmp_ln785_3 = icmp ne i2 %tmp_11, 0" [src/cpp/video_mandelbrot_generator.cpp:59]   --->   Operation 664 'icmp' 'icmp_ln785_3' <Predicate = (!icmp_ln26)> <Delay = 0.93> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 665 [1/1] (0.00ns) (grouped into LUT with out node and_ln785_19)   --->   "%or_ln785_15 = or i1 %tmp_98, %icmp_ln785_3" [src/cpp/video_mandelbrot_generator.cpp:59]   --->   Operation 665 'or' 'or_ln785_15' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 666 [1/1] (0.00ns) (grouped into LUT with out node and_ln785_19)   --->   "%xor_ln785_24 = xor i1 %tmp_97, true" [src/cpp/video_mandelbrot_generator.cpp:59]   --->   Operation 666 'xor' 'xor_ln785_24' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 667 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln785_19 = and i1 %or_ln785_15, %xor_ln785_24" [src/cpp/video_mandelbrot_generator.cpp:59]   --->   Operation 667 'and' 'and_ln785_19' <Predicate = (!icmp_ln26)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 668 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_29)   --->   "%xor_ln786_17 = xor i1 %tmp_98, true" [src/cpp/video_mandelbrot_generator.cpp:59]   --->   Operation 668 'xor' 'xor_ln786_17' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 669 [1/1] (0.93ns)   --->   "%icmp_ln786_3 = icmp ne i2 %tmp_11, -1" [src/cpp/video_mandelbrot_generator.cpp:59]   --->   Operation 669 'icmp' 'icmp_ln786_3' <Predicate = (!icmp_ln26)> <Delay = 0.93> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 670 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_29)   --->   "%or_ln786_4 = or i1 %icmp_ln786_3, %xor_ln786_17" [src/cpp/video_mandelbrot_generator.cpp:59]   --->   Operation 670 'or' 'or_ln786_4' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 671 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln786_29 = and i1 %or_ln786_4, %tmp_97" [src/cpp/video_mandelbrot_generator.cpp:59]   --->   Operation 671 'and' 'and_ln786_29' <Predicate = (!icmp_ln26)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 672 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_18)   --->   "%or_ln340_42 = or i1 %and_ln786_29, %and_ln785_19" [src/cpp/video_mandelbrot_generator.cpp:59]   --->   Operation 672 'or' 'or_ln340_42' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 673 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_45)   --->   "%xor_ln340_9 = xor i1 %and_ln786_29, true" [src/cpp/video_mandelbrot_generator.cpp:59]   --->   Operation 673 'xor' 'xor_ln340_9' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 674 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_45)   --->   "%or_ln340_43 = or i1 %and_ln785_19, %xor_ln340_9" [src/cpp/video_mandelbrot_generator.cpp:59]   --->   Operation 674 'or' 'or_ln340_43' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 675 [1/1] (1.34ns) (out node of the LUT)   --->   "%select_ln340_18 = select i1 %or_ln340_42, i18 131071, i18 %add_ln703_3" [src/cpp/video_mandelbrot_generator.cpp:59]   --->   Operation 675 'select' 'select_ln340_18' <Predicate = (!icmp_ln26)> <Delay = 1.34> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 676 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_45)   --->   "%select_ln388_17 = select i1 %and_ln786_29, i18 -131072, i18 %add_ln703_3" [src/cpp/video_mandelbrot_generator.cpp:59]   --->   Operation 676 'select' 'select_ln388_17' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 677 [1/1] (1.34ns) (out node of the LUT)   --->   "%select_ln340_45 = select i1 %or_ln340_43, i18 %select_ln340_18, i18 %select_ln388_17" [src/cpp/video_mandelbrot_generator.cpp:59]   --->   Operation 677 'select' 'select_ln340_45' <Predicate = (!icmp_ln26)> <Delay = 1.34> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 19 <SV = 18> <Delay = 7.18>
ST_19 : Operation 678 [1/1] (0.00ns)   --->   "%sext_ln1116_6 = sext i18 %select_ln340_44 to i36" [src/cpp/video_mandelbrot_generator.cpp:61]   --->   Operation 678 'sext' 'sext_ln1116_6' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_19 : Operation 679 [1/1] (7.18ns) (root node of the DSP)   --->   "%mul_ln1118_6 = mul nsw i36 %sext_ln1116_6, %sext_ln1116_6" [src/cpp/video_mandelbrot_generator.cpp:61]   --->   Operation 679 'mul' 'mul_ln1118_6' <Predicate = (!icmp_ln26)> <Delay = 7.18> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 7.18> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 680 [1/1] (0.00ns)   --->   "%tmp_99 = call i1 @_ssdm_op_BitSelect.i1.i36.i32(i36 %mul_ln1118_6, i32 35)" [src/cpp/video_mandelbrot_generator.cpp:61]   --->   Operation 680 'bitselect' 'tmp_99' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_19 : Operation 681 [1/1] (0.00ns)   --->   "%trunc_ln414_9 = trunc i36 %mul_ln1118_6 to i15" [src/cpp/video_mandelbrot_generator.cpp:61]   --->   Operation 681 'trunc' 'trunc_ln414_9' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_19 : Operation 682 [1/1] (0.00ns)   --->   "%p_Result_119_i_2 = call i2 @_ssdm_op_PartSelect.i2.i36.i32.i32(i36 %mul_ln1118_6, i32 34, i32 35)" [src/cpp/video_mandelbrot_generator.cpp:61]   --->   Operation 682 'partselect' 'p_Result_119_i_2' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_19 : Operation 683 [1/1] (0.00ns)   --->   "%p_Result_120_i_2 = call i3 @_ssdm_op_PartSelect.i3.i36.i32.i32(i36 %mul_ln1118_6, i32 33, i32 35)" [src/cpp/video_mandelbrot_generator.cpp:61]   --->   Operation 683 'partselect' 'p_Result_120_i_2' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_19 : Operation 684 [1/1] (0.00ns)   --->   "%sext_ln1116_7 = sext i18 %select_ln340_45 to i36" [src/cpp/video_mandelbrot_generator.cpp:62]   --->   Operation 684 'sext' 'sext_ln1116_7' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_19 : Operation 685 [1/1] (7.18ns) (root node of the DSP)   --->   "%mul_ln1118_7 = mul nsw i36 %sext_ln1116_7, %sext_ln1116_7" [src/cpp/video_mandelbrot_generator.cpp:62]   --->   Operation 685 'mul' 'mul_ln1118_7' <Predicate = (!icmp_ln26)> <Delay = 7.18> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 7.18> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 686 [1/1] (0.00ns)   --->   "%tmp_104 = call i1 @_ssdm_op_BitSelect.i1.i36.i32(i36 %mul_ln1118_7, i32 35)" [src/cpp/video_mandelbrot_generator.cpp:62]   --->   Operation 686 'bitselect' 'tmp_104' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_19 : Operation 687 [1/1] (0.00ns)   --->   "%trunc_ln414_10 = trunc i36 %mul_ln1118_7 to i15" [src/cpp/video_mandelbrot_generator.cpp:62]   --->   Operation 687 'trunc' 'trunc_ln414_10' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_19 : Operation 688 [1/1] (0.00ns)   --->   "%p_Result_124_i_2 = call i2 @_ssdm_op_PartSelect.i2.i36.i32.i32(i36 %mul_ln1118_7, i32 34, i32 35)" [src/cpp/video_mandelbrot_generator.cpp:62]   --->   Operation 688 'partselect' 'p_Result_124_i_2' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_19 : Operation 689 [1/1] (0.00ns)   --->   "%p_Result_125_i_2 = call i3 @_ssdm_op_PartSelect.i3.i36.i32.i32(i36 %mul_ln1118_7, i32 33, i32 35)" [src/cpp/video_mandelbrot_generator.cpp:62]   --->   Operation 689 'partselect' 'p_Result_125_i_2' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_19 : Operation 690 [1/1] (0.00ns)   --->   "%sext_ln703_18 = sext i18 %select_ln340_44 to i19" [src/cpp/video_mandelbrot_generator.cpp:64]   --->   Operation 690 'sext' 'sext_ln703_18' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_19 : Operation 691 [1/1] (0.00ns)   --->   "%sext_ln703_19 = sext i18 %select_ln340_45 to i19" [src/cpp/video_mandelbrot_generator.cpp:64]   --->   Operation 691 'sext' 'sext_ln703_19' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_19 : Operation 692 [1/1] (2.21ns)   --->   "%add_ln1192_8 = add nsw i19 %sext_ln703_19, %sext_ln703_18" [src/cpp/video_mandelbrot_generator.cpp:64]   --->   Operation 692 'add' 'add_ln1192_8' <Predicate = (!icmp_ln26)> <Delay = 2.21> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 8.42>
ST_20 : Operation 693 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_6)   --->   "%trunc_ln708_6 = call i18 @_ssdm_op_PartSelect.i18.i36.i32.i32(i36 %mul_ln1118_6, i32 15, i32 32)" [src/cpp/video_mandelbrot_generator.cpp:61]   --->   Operation 693 'partselect' 'trunc_ln708_6' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_20 : Operation 694 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_6)   --->   "%tmp_100 = call i1 @_ssdm_op_BitSelect.i1.i36.i32(i36 %mul_ln1118_6, i32 32)" [src/cpp/video_mandelbrot_generator.cpp:61]   --->   Operation 694 'bitselect' 'tmp_100' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_20 : Operation 695 [1/1] (2.26ns)   --->   "%icmp_ln414_11 = icmp ne i15 %trunc_ln414_9, 0" [src/cpp/video_mandelbrot_generator.cpp:61]   --->   Operation 695 'icmp' 'icmp_ln414_11' <Predicate = (!icmp_ln26)> <Delay = 2.26> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 696 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_6)   --->   "%and_ln700_6 = and i1 %tmp_99, %icmp_ln414_11" [src/cpp/video_mandelbrot_generator.cpp:61]   --->   Operation 696 'and' 'and_ln700_6' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 697 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_6)   --->   "%zext_ln415_10 = zext i1 %and_ln700_6 to i18" [src/cpp/video_mandelbrot_generator.cpp:61]   --->   Operation 697 'zext' 'zext_ln415_10' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_20 : Operation 698 [1/1] (2.21ns) (out node of the LUT)   --->   "%add_ln415_6 = add i18 %zext_ln415_10, %trunc_ln708_6" [src/cpp/video_mandelbrot_generator.cpp:61]   --->   Operation 698 'add' 'add_ln415_6' <Predicate = (!icmp_ln26)> <Delay = 2.21> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 699 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_6)   --->   "%tmp_101 = call i1 @_ssdm_op_BitSelect.i1.i18.i32(i18 %add_ln415_6, i32 17)" [src/cpp/video_mandelbrot_generator.cpp:61]   --->   Operation 699 'bitselect' 'tmp_101' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_20 : Operation 700 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_6)   --->   "%xor_ln416_13 = xor i1 %tmp_101, true" [src/cpp/video_mandelbrot_generator.cpp:61]   --->   Operation 700 'xor' 'xor_ln416_13' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 701 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln416_6 = and i1 %tmp_100, %xor_ln416_13" [src/cpp/video_mandelbrot_generator.cpp:61]   --->   Operation 701 'and' 'and_ln416_6' <Predicate = (!icmp_ln26)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 702 [1/1] (0.00ns)   --->   "%tmp_102 = call i1 @_ssdm_op_BitSelect.i1.i18.i32(i18 %add_ln415_6, i32 17)" [src/cpp/video_mandelbrot_generator.cpp:61]   --->   Operation 702 'bitselect' 'tmp_102' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_20 : Operation 703 [1/1] (0.93ns)   --->   "%icmp_ln879_12 = icmp eq i2 %p_Result_119_i_2, -1" [src/cpp/video_mandelbrot_generator.cpp:61]   --->   Operation 703 'icmp' 'icmp_ln879_12' <Predicate = (!icmp_ln26)> <Delay = 0.93> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 704 [1/1] (1.18ns)   --->   "%icmp_ln879_13 = icmp eq i3 %p_Result_120_i_2, -1" [src/cpp/video_mandelbrot_generator.cpp:61]   --->   Operation 704 'icmp' 'icmp_ln879_13' <Predicate = (!icmp_ln26)> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 705 [1/1] (1.18ns)   --->   "%icmp_ln768_6 = icmp eq i3 %p_Result_120_i_2, 0" [src/cpp/video_mandelbrot_generator.cpp:61]   --->   Operation 705 'icmp' 'icmp_ln768_6' <Predicate = (!icmp_ln26)> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 706 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_44)   --->   "%select_ln777_6 = select i1 %and_ln416_6, i1 %icmp_ln879_13, i1 %icmp_ln768_6" [src/cpp/video_mandelbrot_generator.cpp:61]   --->   Operation 706 'select' 'select_ln777_6' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 707 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_30)   --->   "%tmp_103 = call i1 @_ssdm_op_BitSelect.i1.i36.i32(i36 %mul_ln1118_6, i32 33)" [src/cpp/video_mandelbrot_generator.cpp:61]   --->   Operation 707 'bitselect' 'tmp_103' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_20 : Operation 708 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_30)   --->   "%xor_ln779_10 = xor i1 %tmp_103, true" [src/cpp/video_mandelbrot_generator.cpp:61]   --->   Operation 708 'xor' 'xor_ln779_10' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 709 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_30)   --->   "%and_ln779_10 = and i1 %icmp_ln879_12, %xor_ln779_10" [src/cpp/video_mandelbrot_generator.cpp:61]   --->   Operation 709 'and' 'and_ln779_10' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 710 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_30)   --->   "%select_ln416_6 = select i1 %and_ln416_6, i1 %and_ln779_10, i1 %icmp_ln879_13" [src/cpp/video_mandelbrot_generator.cpp:61]   --->   Operation 710 'select' 'select_ln416_6' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 711 [1/1] (0.97ns)   --->   "%and_ln781_11 = and i1 %and_ln416_6, %icmp_ln879_13" [src/cpp/video_mandelbrot_generator.cpp:61]   --->   Operation 711 'and' 'and_ln781_11' <Predicate = (!icmp_ln26)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 712 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_44)   --->   "%xor_ln785_25 = xor i1 %select_ln777_6, true" [src/cpp/video_mandelbrot_generator.cpp:61]   --->   Operation 712 'xor' 'xor_ln785_25' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 713 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_44)   --->   "%or_ln785_16 = or i1 %tmp_102, %xor_ln785_25" [src/cpp/video_mandelbrot_generator.cpp:61]   --->   Operation 713 'or' 'or_ln785_16' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 714 [1/1] (0.97ns)   --->   "%xor_ln785_26 = xor i1 %tmp_99, true" [src/cpp/video_mandelbrot_generator.cpp:61]   --->   Operation 714 'xor' 'xor_ln785_26' <Predicate = (!icmp_ln26)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 715 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_44)   --->   "%and_ln785_6 = and i1 %or_ln785_16, %xor_ln785_26" [src/cpp/video_mandelbrot_generator.cpp:61]   --->   Operation 715 'and' 'and_ln785_6' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 716 [1/1] (0.99ns) (out node of the LUT)   --->   "%and_ln786_30 = and i1 %tmp_102, %select_ln416_6" [src/cpp/video_mandelbrot_generator.cpp:61]   --->   Operation 716 'and' 'and_ln786_30' <Predicate = (!icmp_ln26)> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 717 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_31)   --->   "%or_ln786_18 = or i1 %and_ln781_11, %and_ln786_30" [src/cpp/video_mandelbrot_generator.cpp:61]   --->   Operation 717 'or' 'or_ln786_18' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 718 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_31)   --->   "%xor_ln786_18 = xor i1 %or_ln786_18, true" [src/cpp/video_mandelbrot_generator.cpp:61]   --->   Operation 718 'xor' 'xor_ln786_18' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 719 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln786_31 = and i1 %tmp_99, %xor_ln786_18" [src/cpp/video_mandelbrot_generator.cpp:61]   --->   Operation 719 'and' 'and_ln786_31' <Predicate = (!icmp_ln26)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 720 [1/1] (0.99ns) (out node of the LUT)   --->   "%or_ln340_44 = or i1 %and_ln786_31, %and_ln785_6" [src/cpp/video_mandelbrot_generator.cpp:61]   --->   Operation 720 'or' 'or_ln340_44' <Predicate = (!icmp_ln26)> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 721 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_7)   --->   "%trunc_ln708_7 = call i18 @_ssdm_op_PartSelect.i18.i36.i32.i32(i36 %mul_ln1118_7, i32 15, i32 32)" [src/cpp/video_mandelbrot_generator.cpp:62]   --->   Operation 721 'partselect' 'trunc_ln708_7' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_20 : Operation 722 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_7)   --->   "%tmp_105 = call i1 @_ssdm_op_BitSelect.i1.i36.i32(i36 %mul_ln1118_7, i32 32)" [src/cpp/video_mandelbrot_generator.cpp:62]   --->   Operation 722 'bitselect' 'tmp_105' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_20 : Operation 723 [1/1] (2.26ns)   --->   "%icmp_ln414_12 = icmp ne i15 %trunc_ln414_10, 0" [src/cpp/video_mandelbrot_generator.cpp:62]   --->   Operation 723 'icmp' 'icmp_ln414_12' <Predicate = (!icmp_ln26)> <Delay = 2.26> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 724 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_7)   --->   "%and_ln700_7 = and i1 %tmp_104, %icmp_ln414_12" [src/cpp/video_mandelbrot_generator.cpp:62]   --->   Operation 724 'and' 'and_ln700_7' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 725 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_7)   --->   "%zext_ln415_11 = zext i1 %and_ln700_7 to i18" [src/cpp/video_mandelbrot_generator.cpp:62]   --->   Operation 725 'zext' 'zext_ln415_11' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_20 : Operation 726 [1/1] (2.21ns) (out node of the LUT)   --->   "%add_ln415_7 = add i18 %zext_ln415_11, %trunc_ln708_7" [src/cpp/video_mandelbrot_generator.cpp:62]   --->   Operation 726 'add' 'add_ln415_7' <Predicate = (!icmp_ln26)> <Delay = 2.21> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 727 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_7)   --->   "%tmp_106 = call i1 @_ssdm_op_BitSelect.i1.i18.i32(i18 %add_ln415_7, i32 17)" [src/cpp/video_mandelbrot_generator.cpp:62]   --->   Operation 727 'bitselect' 'tmp_106' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_20 : Operation 728 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_7)   --->   "%xor_ln416_14 = xor i1 %tmp_106, true" [src/cpp/video_mandelbrot_generator.cpp:62]   --->   Operation 728 'xor' 'xor_ln416_14' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 729 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln416_7 = and i1 %tmp_105, %xor_ln416_14" [src/cpp/video_mandelbrot_generator.cpp:62]   --->   Operation 729 'and' 'and_ln416_7' <Predicate = (!icmp_ln26)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 730 [1/1] (0.00ns)   --->   "%tmp_107 = call i1 @_ssdm_op_BitSelect.i1.i18.i32(i18 %add_ln415_7, i32 17)" [src/cpp/video_mandelbrot_generator.cpp:62]   --->   Operation 730 'bitselect' 'tmp_107' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_20 : Operation 731 [1/1] (0.93ns)   --->   "%icmp_ln879_14 = icmp eq i2 %p_Result_124_i_2, -1" [src/cpp/video_mandelbrot_generator.cpp:62]   --->   Operation 731 'icmp' 'icmp_ln879_14' <Predicate = (!icmp_ln26)> <Delay = 0.93> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 732 [1/1] (1.18ns)   --->   "%icmp_ln879_15 = icmp eq i3 %p_Result_125_i_2, -1" [src/cpp/video_mandelbrot_generator.cpp:62]   --->   Operation 732 'icmp' 'icmp_ln879_15' <Predicate = (!icmp_ln26)> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 733 [1/1] (1.18ns)   --->   "%icmp_ln768_7 = icmp eq i3 %p_Result_125_i_2, 0" [src/cpp/video_mandelbrot_generator.cpp:62]   --->   Operation 733 'icmp' 'icmp_ln768_7' <Predicate = (!icmp_ln26)> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 734 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_47)   --->   "%select_ln777_7 = select i1 %and_ln416_7, i1 %icmp_ln879_15, i1 %icmp_ln768_7" [src/cpp/video_mandelbrot_generator.cpp:62]   --->   Operation 734 'select' 'select_ln777_7' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 735 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_32)   --->   "%tmp_108 = call i1 @_ssdm_op_BitSelect.i1.i36.i32(i36 %mul_ln1118_7, i32 33)" [src/cpp/video_mandelbrot_generator.cpp:62]   --->   Operation 735 'bitselect' 'tmp_108' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_20 : Operation 736 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_32)   --->   "%xor_ln779_11 = xor i1 %tmp_108, true" [src/cpp/video_mandelbrot_generator.cpp:62]   --->   Operation 736 'xor' 'xor_ln779_11' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 737 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_32)   --->   "%and_ln779_11 = and i1 %icmp_ln879_14, %xor_ln779_11" [src/cpp/video_mandelbrot_generator.cpp:62]   --->   Operation 737 'and' 'and_ln779_11' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 738 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_32)   --->   "%select_ln416_7 = select i1 %and_ln416_7, i1 %and_ln779_11, i1 %icmp_ln879_15" [src/cpp/video_mandelbrot_generator.cpp:62]   --->   Operation 738 'select' 'select_ln416_7' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 739 [1/1] (0.97ns)   --->   "%and_ln781_12 = and i1 %and_ln416_7, %icmp_ln879_15" [src/cpp/video_mandelbrot_generator.cpp:62]   --->   Operation 739 'and' 'and_ln781_12' <Predicate = (!icmp_ln26)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 740 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_47)   --->   "%xor_ln785_27 = xor i1 %select_ln777_7, true" [src/cpp/video_mandelbrot_generator.cpp:62]   --->   Operation 740 'xor' 'xor_ln785_27' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 741 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_47)   --->   "%or_ln785_17 = or i1 %tmp_107, %xor_ln785_27" [src/cpp/video_mandelbrot_generator.cpp:62]   --->   Operation 741 'or' 'or_ln785_17' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 742 [1/1] (0.97ns)   --->   "%xor_ln785_28 = xor i1 %tmp_104, true" [src/cpp/video_mandelbrot_generator.cpp:62]   --->   Operation 742 'xor' 'xor_ln785_28' <Predicate = (!icmp_ln26)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 743 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_47)   --->   "%and_ln785_7 = and i1 %or_ln785_17, %xor_ln785_28" [src/cpp/video_mandelbrot_generator.cpp:62]   --->   Operation 743 'and' 'and_ln785_7' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 744 [1/1] (0.99ns) (out node of the LUT)   --->   "%and_ln786_32 = and i1 %tmp_107, %select_ln416_7" [src/cpp/video_mandelbrot_generator.cpp:62]   --->   Operation 744 'and' 'and_ln786_32' <Predicate = (!icmp_ln26)> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 745 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_33)   --->   "%or_ln786_19 = or i1 %and_ln781_12, %and_ln786_32" [src/cpp/video_mandelbrot_generator.cpp:62]   --->   Operation 745 'or' 'or_ln786_19' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 746 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_33)   --->   "%xor_ln786_19 = xor i1 %or_ln786_19, true" [src/cpp/video_mandelbrot_generator.cpp:62]   --->   Operation 746 'xor' 'xor_ln786_19' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 747 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln786_33 = and i1 %tmp_104, %xor_ln786_19" [src/cpp/video_mandelbrot_generator.cpp:62]   --->   Operation 747 'and' 'and_ln786_33' <Predicate = (!icmp_ln26)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 748 [1/1] (0.99ns) (out node of the LUT)   --->   "%or_ln340_47 = or i1 %and_ln786_33, %and_ln785_7" [src/cpp/video_mandelbrot_generator.cpp:62]   --->   Operation 748 'or' 'or_ln340_47' <Predicate = (!icmp_ln26)> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 749 [1/1] (0.00ns)   --->   "%sext_ln1116_8 = sext i19 %add_ln1192_8 to i38" [src/cpp/video_mandelbrot_generator.cpp:64]   --->   Operation 749 'sext' 'sext_ln1116_8' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_20 : Operation 750 [1/1] (7.18ns) (root node of the DSP)   --->   "%mul_ln1118_8 = mul nsw i38 %sext_ln1116_8, %sext_ln1116_8" [src/cpp/video_mandelbrot_generator.cpp:64]   --->   Operation 750 'mul' 'mul_ln1118_8' <Predicate = (!icmp_ln26)> <Delay = 7.18> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 7.18> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 751 [1/1] (0.00ns)   --->   "%tmp_109 = call i1 @_ssdm_op_BitSelect.i1.i38.i32(i38 %mul_ln1118_8, i32 37)" [src/cpp/video_mandelbrot_generator.cpp:64]   --->   Operation 751 'bitselect' 'tmp_109' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_20 : Operation 752 [1/1] (0.00ns)   --->   "%trunc_ln414_11 = trunc i38 %mul_ln1118_8 to i15" [src/cpp/video_mandelbrot_generator.cpp:64]   --->   Operation 752 'trunc' 'trunc_ln414_11' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_20 : Operation 753 [1/1] (0.00ns)   --->   "%p_Result_129_i_2 = call i4 @_ssdm_op_PartSelect.i4.i38.i32.i32(i38 %mul_ln1118_8, i32 34, i32 37)" [src/cpp/video_mandelbrot_generator.cpp:64]   --->   Operation 753 'partselect' 'p_Result_129_i_2' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_20 : Operation 754 [1/1] (0.00ns)   --->   "%p_Result_130_i_2 = call i5 @_ssdm_op_PartSelect.i5.i38.i32.i32(i38 %mul_ln1118_8, i32 33, i32 37)" [src/cpp/video_mandelbrot_generator.cpp:64]   --->   Operation 754 'partselect' 'p_Result_130_i_2' <Predicate = (!icmp_ln26)> <Delay = 0.00>

State 21 <SV = 20> <Delay = 8.42>
ST_21 : Operation 755 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_46)   --->   "%or_ln340_45 = or i1 %and_ln786_30, %xor_ln785_26" [src/cpp/video_mandelbrot_generator.cpp:61]   --->   Operation 755 'or' 'or_ln340_45' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 756 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_46)   --->   "%or_ln340_46 = or i1 %or_ln340_45, %and_ln781_11" [src/cpp/video_mandelbrot_generator.cpp:61]   --->   Operation 756 'or' 'or_ln340_46' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 757 [1/1] (1.34ns) (out node of the LUT)   --->   "%select_ln340_19 = select i1 %or_ln340_44, i18 131071, i18 %add_ln415_6" [src/cpp/video_mandelbrot_generator.cpp:61]   --->   Operation 757 'select' 'select_ln340_19' <Predicate = (!icmp_ln26)> <Delay = 1.34> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 758 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_46)   --->   "%select_ln388_18 = select i1 %and_ln786_31, i18 -131072, i18 %add_ln415_6" [src/cpp/video_mandelbrot_generator.cpp:61]   --->   Operation 758 'select' 'select_ln388_18' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 759 [1/1] (1.34ns) (out node of the LUT)   --->   "%select_ln340_46 = select i1 %or_ln340_46, i18 %select_ln340_19, i18 %select_ln388_18" [src/cpp/video_mandelbrot_generator.cpp:61]   --->   Operation 759 'select' 'select_ln340_46' <Predicate = (!icmp_ln26)> <Delay = 1.34> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 760 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_47)   --->   "%or_ln340_48 = or i1 %and_ln786_32, %xor_ln785_28" [src/cpp/video_mandelbrot_generator.cpp:62]   --->   Operation 760 'or' 'or_ln340_48' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 761 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_47)   --->   "%or_ln340_49 = or i1 %or_ln340_48, %and_ln781_12" [src/cpp/video_mandelbrot_generator.cpp:62]   --->   Operation 761 'or' 'or_ln340_49' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 762 [1/1] (1.34ns) (out node of the LUT)   --->   "%select_ln340_20 = select i1 %or_ln340_47, i18 131071, i18 %add_ln415_7" [src/cpp/video_mandelbrot_generator.cpp:62]   --->   Operation 762 'select' 'select_ln340_20' <Predicate = (!icmp_ln26)> <Delay = 1.34> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 763 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_47)   --->   "%select_ln388_19 = select i1 %and_ln786_33, i18 -131072, i18 %add_ln415_7" [src/cpp/video_mandelbrot_generator.cpp:62]   --->   Operation 763 'select' 'select_ln388_19' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 764 [1/1] (1.34ns) (out node of the LUT)   --->   "%select_ln340_47 = select i1 %or_ln340_49, i18 %select_ln340_20, i18 %select_ln388_19" [src/cpp/video_mandelbrot_generator.cpp:62]   --->   Operation 764 'select' 'select_ln340_47' <Predicate = (!icmp_ln26)> <Delay = 1.34> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 765 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_8)   --->   "%trunc_ln708_8 = call i18 @_ssdm_op_PartSelect.i18.i38.i32.i32(i38 %mul_ln1118_8, i32 15, i32 32)" [src/cpp/video_mandelbrot_generator.cpp:64]   --->   Operation 765 'partselect' 'trunc_ln708_8' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_21 : Operation 766 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_8)   --->   "%tmp_110 = call i1 @_ssdm_op_BitSelect.i1.i38.i32(i38 %mul_ln1118_8, i32 32)" [src/cpp/video_mandelbrot_generator.cpp:64]   --->   Operation 766 'bitselect' 'tmp_110' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_21 : Operation 767 [1/1] (2.26ns)   --->   "%icmp_ln414_13 = icmp ne i15 %trunc_ln414_11, 0" [src/cpp/video_mandelbrot_generator.cpp:64]   --->   Operation 767 'icmp' 'icmp_ln414_13' <Predicate = (!icmp_ln26)> <Delay = 2.26> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 768 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_8)   --->   "%and_ln700_8 = and i1 %tmp_109, %icmp_ln414_13" [src/cpp/video_mandelbrot_generator.cpp:64]   --->   Operation 768 'and' 'and_ln700_8' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 769 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_8)   --->   "%zext_ln415_12 = zext i1 %and_ln700_8 to i18" [src/cpp/video_mandelbrot_generator.cpp:64]   --->   Operation 769 'zext' 'zext_ln415_12' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_21 : Operation 770 [1/1] (2.21ns) (out node of the LUT)   --->   "%add_ln415_8 = add i18 %zext_ln415_12, %trunc_ln708_8" [src/cpp/video_mandelbrot_generator.cpp:64]   --->   Operation 770 'add' 'add_ln415_8' <Predicate = (!icmp_ln26)> <Delay = 2.21> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 771 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_8)   --->   "%tmp_111 = call i1 @_ssdm_op_BitSelect.i1.i18.i32(i18 %add_ln415_8, i32 17)" [src/cpp/video_mandelbrot_generator.cpp:64]   --->   Operation 771 'bitselect' 'tmp_111' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_21 : Operation 772 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_8)   --->   "%xor_ln416_15 = xor i1 %tmp_111, true" [src/cpp/video_mandelbrot_generator.cpp:64]   --->   Operation 772 'xor' 'xor_ln416_15' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 773 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln416_8 = and i1 %tmp_110, %xor_ln416_15" [src/cpp/video_mandelbrot_generator.cpp:64]   --->   Operation 773 'and' 'and_ln416_8' <Predicate = (!icmp_ln26)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 774 [1/1] (0.00ns)   --->   "%tmp_112 = call i1 @_ssdm_op_BitSelect.i1.i18.i32(i18 %add_ln415_8, i32 17)" [src/cpp/video_mandelbrot_generator.cpp:64]   --->   Operation 774 'bitselect' 'tmp_112' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_21 : Operation 775 [1/1] (1.44ns)   --->   "%icmp_ln879_16 = icmp eq i4 %p_Result_129_i_2, -1" [src/cpp/video_mandelbrot_generator.cpp:64]   --->   Operation 775 'icmp' 'icmp_ln879_16' <Predicate = (!icmp_ln26)> <Delay = 1.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 776 [1/1] (1.44ns)   --->   "%icmp_ln879_17 = icmp eq i5 %p_Result_130_i_2, -1" [src/cpp/video_mandelbrot_generator.cpp:64]   --->   Operation 776 'icmp' 'icmp_ln879_17' <Predicate = (!icmp_ln26)> <Delay = 1.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 777 [1/1] (1.44ns)   --->   "%icmp_ln768_8 = icmp eq i5 %p_Result_130_i_2, 0" [src/cpp/video_mandelbrot_generator.cpp:64]   --->   Operation 777 'icmp' 'icmp_ln768_8' <Predicate = (!icmp_ln26)> <Delay = 1.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 778 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_50)   --->   "%select_ln777_8 = select i1 %and_ln416_8, i1 %icmp_ln879_17, i1 %icmp_ln768_8" [src/cpp/video_mandelbrot_generator.cpp:64]   --->   Operation 778 'select' 'select_ln777_8' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 779 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_34)   --->   "%tmp_113 = call i1 @_ssdm_op_BitSelect.i1.i38.i32(i38 %mul_ln1118_8, i32 33)" [src/cpp/video_mandelbrot_generator.cpp:64]   --->   Operation 779 'bitselect' 'tmp_113' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_21 : Operation 780 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_34)   --->   "%xor_ln779_12 = xor i1 %tmp_113, true" [src/cpp/video_mandelbrot_generator.cpp:64]   --->   Operation 780 'xor' 'xor_ln779_12' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 781 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_34)   --->   "%and_ln779_12 = and i1 %icmp_ln879_16, %xor_ln779_12" [src/cpp/video_mandelbrot_generator.cpp:64]   --->   Operation 781 'and' 'and_ln779_12' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 782 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_34)   --->   "%select_ln416_8 = select i1 %and_ln416_8, i1 %and_ln779_12, i1 %icmp_ln879_17" [src/cpp/video_mandelbrot_generator.cpp:64]   --->   Operation 782 'select' 'select_ln416_8' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 783 [1/1] (0.97ns)   --->   "%and_ln781_13 = and i1 %and_ln416_8, %icmp_ln879_17" [src/cpp/video_mandelbrot_generator.cpp:64]   --->   Operation 783 'and' 'and_ln781_13' <Predicate = (!icmp_ln26)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 784 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_50)   --->   "%xor_ln785_29 = xor i1 %select_ln777_8, true" [src/cpp/video_mandelbrot_generator.cpp:64]   --->   Operation 784 'xor' 'xor_ln785_29' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 785 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_50)   --->   "%or_ln785_18 = or i1 %tmp_112, %xor_ln785_29" [src/cpp/video_mandelbrot_generator.cpp:64]   --->   Operation 785 'or' 'or_ln785_18' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 786 [1/1] (0.97ns)   --->   "%xor_ln785_30 = xor i1 %tmp_109, true" [src/cpp/video_mandelbrot_generator.cpp:64]   --->   Operation 786 'xor' 'xor_ln785_30' <Predicate = (!icmp_ln26)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 787 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_50)   --->   "%and_ln785_8 = and i1 %or_ln785_18, %xor_ln785_30" [src/cpp/video_mandelbrot_generator.cpp:64]   --->   Operation 787 'and' 'and_ln785_8' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 788 [1/1] (0.99ns) (out node of the LUT)   --->   "%and_ln786_34 = and i1 %tmp_112, %select_ln416_8" [src/cpp/video_mandelbrot_generator.cpp:64]   --->   Operation 788 'and' 'and_ln786_34' <Predicate = (!icmp_ln26)> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 789 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_35)   --->   "%or_ln786_20 = or i1 %and_ln781_13, %and_ln786_34" [src/cpp/video_mandelbrot_generator.cpp:64]   --->   Operation 789 'or' 'or_ln786_20' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 790 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_35)   --->   "%xor_ln786_20 = xor i1 %or_ln786_20, true" [src/cpp/video_mandelbrot_generator.cpp:64]   --->   Operation 790 'xor' 'xor_ln786_20' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 791 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln786_35 = and i1 %tmp_109, %xor_ln786_20" [src/cpp/video_mandelbrot_generator.cpp:64]   --->   Operation 791 'and' 'and_ln786_35' <Predicate = (!icmp_ln26)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 792 [1/1] (0.99ns) (out node of the LUT)   --->   "%or_ln340_50 = or i1 %and_ln786_35, %and_ln785_8" [src/cpp/video_mandelbrot_generator.cpp:64]   --->   Operation 792 'or' 'or_ln340_50' <Predicate = (!icmp_ln26)> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 793 [1/1] (0.00ns)   --->   "%sext_ln703_20 = sext i18 %select_ln340_46 to i19" [src/cpp/video_mandelbrot_generator.cpp:56]   --->   Operation 793 'sext' 'sext_ln703_20' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_21 : Operation 794 [1/1] (0.00ns)   --->   "%sext_ln703_21 = sext i18 %select_ln340_47 to i19" [src/cpp/video_mandelbrot_generator.cpp:56]   --->   Operation 794 'sext' 'sext_ln703_21' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_21 : Operation 795 [1/1] (2.21ns)   --->   "%add_ln1192_9 = add nsw i19 %sext_ln703_20, %sext_ln703_21" [src/cpp/video_mandelbrot_generator.cpp:56]   --->   Operation 795 'add' 'add_ln1192_9' <Predicate = (!icmp_ln26)> <Delay = 2.21> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 796 [1/1] (0.00ns)   --->   "%tmp_114 = call i2 @_ssdm_op_PartSelect.i2.i19.i32.i32(i19 %add_ln1192_9, i32 17, i32 18)" [src/cpp/video_mandelbrot_generator.cpp:56]   --->   Operation 796 'partselect' 'tmp_114' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_21 : Operation 797 [1/1] (0.93ns)   --->   "%icmp_ln1497_2 = icmp ne i2 %tmp_114, 1" [src/cpp/video_mandelbrot_generator.cpp:56]   --->   Operation 797 'icmp' 'icmp_ln1497_2' <Predicate = (!icmp_ln26)> <Delay = 0.93> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 798 [1/1] (2.21ns)   --->   "%sub_ln1193_6 = sub i19 %sext_ln703_20, %sext_ln703_21" [src/cpp/video_mandelbrot_generator.cpp:58]   --->   Operation 798 'sub' 'sub_ln1193_6' <Predicate = (!icmp_ln26)> <Delay = 2.21> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 799 [1/1] (0.00ns)   --->   "%trunc_ln1192_4 = trunc i19 %sub_ln1193_6 to i18" [src/cpp/video_mandelbrot_generator.cpp:58]   --->   Operation 799 'trunc' 'trunc_ln1192_4' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_21 : Operation 800 [1/1] (0.00ns)   --->   "%sext_ln703_22 = sext i19 %sub_ln1193_6 to i20" [src/cpp/video_mandelbrot_generator.cpp:58]   --->   Operation 800 'sext' 'sext_ln703_22' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_21 : Operation 801 [1/1] (2.25ns)   --->   "%add_ln1192_10 = add nsw i20 %rhs_V_1, %sext_ln703_22" [src/cpp/video_mandelbrot_generator.cpp:58]   --->   Operation 801 'add' 'add_ln1192_10' <Predicate = (!icmp_ln26)> <Delay = 2.25> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 802 [1/1] (0.00ns)   --->   "%tmp_115 = call i1 @_ssdm_op_BitSelect.i1.i20.i32(i20 %add_ln1192_10, i32 19)" [src/cpp/video_mandelbrot_generator.cpp:58]   --->   Operation 802 'bitselect' 'tmp_115' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_21 : Operation 803 [1/1] (2.21ns)   --->   "%add_ln703_4 = add i18 %trunc_ln1192_4, %p_Val2_24" [src/cpp/video_mandelbrot_generator.cpp:58]   --->   Operation 803 'add' 'add_ln703_4' <Predicate = (!icmp_ln26)> <Delay = 2.21> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 804 [1/1] (0.00ns)   --->   "%tmp_116 = call i1 @_ssdm_op_BitSelect.i1.i18.i32(i18 %add_ln703_4, i32 17)" [src/cpp/video_mandelbrot_generator.cpp:58]   --->   Operation 804 'bitselect' 'tmp_116' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_21 : Operation 805 [1/1] (0.00ns)   --->   "%p_Result_112_i_3 = call i2 @_ssdm_op_PartSelect.i2.i20.i32.i32(i20 %add_ln1192_10, i32 18, i32 19)" [src/cpp/video_mandelbrot_generator.cpp:58]   --->   Operation 805 'partselect' 'p_Result_112_i_3' <Predicate = (!icmp_ln26)> <Delay = 0.00>

State 22 <SV = 21> <Delay = 7.15>
ST_22 : Operation 806 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_48)   --->   "%or_ln340_51 = or i1 %and_ln786_34, %xor_ln785_30" [src/cpp/video_mandelbrot_generator.cpp:64]   --->   Operation 806 'or' 'or_ln340_51' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 807 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_48)   --->   "%or_ln340_52 = or i1 %or_ln340_51, %and_ln781_13" [src/cpp/video_mandelbrot_generator.cpp:64]   --->   Operation 807 'or' 'or_ln340_52' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 808 [1/1] (1.34ns) (out node of the LUT)   --->   "%select_ln340_21 = select i1 %or_ln340_50, i18 131071, i18 %add_ln415_8" [src/cpp/video_mandelbrot_generator.cpp:64]   --->   Operation 808 'select' 'select_ln340_21' <Predicate = (!icmp_ln26)> <Delay = 1.34> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 809 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_48)   --->   "%select_ln388_20 = select i1 %and_ln786_35, i18 -131072, i18 %add_ln415_8" [src/cpp/video_mandelbrot_generator.cpp:64]   --->   Operation 809 'select' 'select_ln388_20' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 810 [1/1] (1.34ns) (out node of the LUT)   --->   "%select_ln340_48 = select i1 %or_ln340_52, i18 %select_ln340_21, i18 %select_ln388_20" [src/cpp/video_mandelbrot_generator.cpp:64]   --->   Operation 810 'select' 'select_ln340_48' <Predicate = (!icmp_ln26)> <Delay = 1.34> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 811 [1/1] (0.93ns)   --->   "%icmp_ln785_4 = icmp ne i2 %p_Result_112_i_3, 0" [src/cpp/video_mandelbrot_generator.cpp:58]   --->   Operation 811 'icmp' 'icmp_ln785_4' <Predicate = (!icmp_ln26)> <Delay = 0.93> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 812 [1/1] (0.00ns) (grouped into LUT with out node and_ln785_20)   --->   "%or_ln785_19 = or i1 %tmp_116, %icmp_ln785_4" [src/cpp/video_mandelbrot_generator.cpp:58]   --->   Operation 812 'or' 'or_ln785_19' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 813 [1/1] (0.00ns) (grouped into LUT with out node and_ln785_20)   --->   "%xor_ln785_31 = xor i1 %tmp_115, true" [src/cpp/video_mandelbrot_generator.cpp:58]   --->   Operation 813 'xor' 'xor_ln785_31' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 814 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln785_20 = and i1 %or_ln785_19, %xor_ln785_31" [src/cpp/video_mandelbrot_generator.cpp:58]   --->   Operation 814 'and' 'and_ln785_20' <Predicate = (!icmp_ln26)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 815 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_36)   --->   "%xor_ln786_21 = xor i1 %tmp_116, true" [src/cpp/video_mandelbrot_generator.cpp:58]   --->   Operation 815 'xor' 'xor_ln786_21' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 816 [1/1] (0.93ns)   --->   "%icmp_ln786_4 = icmp ne i2 %p_Result_112_i_3, -1" [src/cpp/video_mandelbrot_generator.cpp:58]   --->   Operation 816 'icmp' 'icmp_ln786_4' <Predicate = (!icmp_ln26)> <Delay = 0.93> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 817 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_36)   --->   "%or_ln786_5 = or i1 %icmp_ln786_4, %xor_ln786_21" [src/cpp/video_mandelbrot_generator.cpp:58]   --->   Operation 817 'or' 'or_ln786_5' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 818 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln786_36 = and i1 %or_ln786_5, %tmp_115" [src/cpp/video_mandelbrot_generator.cpp:58]   --->   Operation 818 'and' 'and_ln786_36' <Predicate = (!icmp_ln26)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 819 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_22)   --->   "%or_ln340_53 = or i1 %and_ln786_36, %and_ln785_20" [src/cpp/video_mandelbrot_generator.cpp:58]   --->   Operation 819 'or' 'or_ln340_53' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 820 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_49)   --->   "%xor_ln340_10 = xor i1 %and_ln786_36, true" [src/cpp/video_mandelbrot_generator.cpp:58]   --->   Operation 820 'xor' 'xor_ln340_10' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 821 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_49)   --->   "%or_ln340_54 = or i1 %and_ln785_20, %xor_ln340_10" [src/cpp/video_mandelbrot_generator.cpp:58]   --->   Operation 821 'or' 'or_ln340_54' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 822 [1/1] (1.34ns) (out node of the LUT)   --->   "%select_ln340_22 = select i1 %or_ln340_53, i18 131071, i18 %add_ln703_4" [src/cpp/video_mandelbrot_generator.cpp:58]   --->   Operation 822 'select' 'select_ln340_22' <Predicate = (!icmp_ln26)> <Delay = 1.34> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 823 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_49)   --->   "%select_ln388_21 = select i1 %and_ln786_36, i18 -131072, i18 %add_ln703_4" [src/cpp/video_mandelbrot_generator.cpp:58]   --->   Operation 823 'select' 'select_ln388_21' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 824 [1/1] (1.34ns) (out node of the LUT)   --->   "%select_ln340_49 = select i1 %or_ln340_54, i18 %select_ln340_22, i18 %select_ln388_21" [src/cpp/video_mandelbrot_generator.cpp:58]   --->   Operation 824 'select' 'select_ln340_49' <Predicate = (!icmp_ln26)> <Delay = 1.34> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 825 [1/1] (0.00ns) (grouped into LUT with out node sub_ln1193_7)   --->   "%sext_ln703_23 = sext i18 %select_ln340_48 to i19" [src/cpp/video_mandelbrot_generator.cpp:59]   --->   Operation 825 'sext' 'sext_ln703_23' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_22 : Operation 826 [1/1] (2.21ns) (out node of the LUT)   --->   "%sub_ln1193_7 = sub i19 %sext_ln703_23, %sext_ln703_20" [src/cpp/video_mandelbrot_generator.cpp:59]   --->   Operation 826 'sub' 'sub_ln1193_7' <Predicate = (!icmp_ln26)> <Delay = 2.21> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 827 [1/1] (0.00ns)   --->   "%sext_ln703_24 = sext i19 %sub_ln1193_7 to i20" [src/cpp/video_mandelbrot_generator.cpp:59]   --->   Operation 827 'sext' 'sext_ln703_24' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_22 : Operation 828 [1/1] (0.00ns)   --->   "%sext_ln703_25 = sext i18 %select_ln340_47 to i20" [src/cpp/video_mandelbrot_generator.cpp:59]   --->   Operation 828 'sext' 'sext_ln703_25' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_22 : Operation 829 [1/1] (2.25ns)   --->   "%sub_ln1193_8 = sub i20 %sext_ln703_24, %sext_ln703_25" [src/cpp/video_mandelbrot_generator.cpp:59]   --->   Operation 829 'sub' 'sub_ln1193_8' <Predicate = (!icmp_ln26)> <Delay = 2.25> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 830 [1/1] (0.00ns)   --->   "%trunc_ln1192_5 = trunc i20 %sub_ln1193_8 to i18" [src/cpp/video_mandelbrot_generator.cpp:59]   --->   Operation 830 'trunc' 'trunc_ln1192_5' <Predicate = (!icmp_ln26)> <Delay = 0.00>

State 23 <SV = 22> <Delay = 6.88>
ST_23 : Operation 831 [1/1] (2.28ns)   --->   "%add_ln1192_11 = add i20 %sext_ln703_26, %sub_ln1193_8" [src/cpp/video_mandelbrot_generator.cpp:59]   --->   Operation 831 'add' 'add_ln1192_11' <Predicate = (!icmp_ln26)> <Delay = 2.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 832 [1/1] (0.00ns)   --->   "%tmp_117 = call i1 @_ssdm_op_BitSelect.i1.i20.i32(i20 %add_ln1192_11, i32 19)" [src/cpp/video_mandelbrot_generator.cpp:59]   --->   Operation 832 'bitselect' 'tmp_117' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_23 : Operation 833 [1/1] (2.21ns)   --->   "%add_ln703_5 = add i18 %p_Val2_25, %trunc_ln1192_5" [src/cpp/video_mandelbrot_generator.cpp:59]   --->   Operation 833 'add' 'add_ln703_5' <Predicate = (!icmp_ln26)> <Delay = 2.21> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 834 [1/1] (0.00ns)   --->   "%tmp_118 = call i1 @_ssdm_op_BitSelect.i1.i18.i32(i18 %add_ln703_5, i32 17)" [src/cpp/video_mandelbrot_generator.cpp:59]   --->   Operation 834 'bitselect' 'tmp_118' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_23 : Operation 835 [1/1] (0.00ns)   --->   "%tmp_13 = call i2 @_ssdm_op_PartSelect.i2.i20.i32.i32(i20 %add_ln1192_11, i32 18, i32 19)" [src/cpp/video_mandelbrot_generator.cpp:59]   --->   Operation 835 'partselect' 'tmp_13' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_23 : Operation 836 [1/1] (0.93ns)   --->   "%icmp_ln785_5 = icmp ne i2 %tmp_13, 0" [src/cpp/video_mandelbrot_generator.cpp:59]   --->   Operation 836 'icmp' 'icmp_ln785_5' <Predicate = (!icmp_ln26)> <Delay = 0.93> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 837 [1/1] (0.00ns) (grouped into LUT with out node and_ln785_21)   --->   "%or_ln785_20 = or i1 %tmp_118, %icmp_ln785_5" [src/cpp/video_mandelbrot_generator.cpp:59]   --->   Operation 837 'or' 'or_ln785_20' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 838 [1/1] (0.00ns) (grouped into LUT with out node and_ln785_21)   --->   "%xor_ln785_32 = xor i1 %tmp_117, true" [src/cpp/video_mandelbrot_generator.cpp:59]   --->   Operation 838 'xor' 'xor_ln785_32' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 839 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln785_21 = and i1 %or_ln785_20, %xor_ln785_32" [src/cpp/video_mandelbrot_generator.cpp:59]   --->   Operation 839 'and' 'and_ln785_21' <Predicate = (!icmp_ln26)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 840 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_37)   --->   "%xor_ln786_22 = xor i1 %tmp_118, true" [src/cpp/video_mandelbrot_generator.cpp:59]   --->   Operation 840 'xor' 'xor_ln786_22' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 841 [1/1] (0.93ns)   --->   "%icmp_ln786_5 = icmp ne i2 %tmp_13, -1" [src/cpp/video_mandelbrot_generator.cpp:59]   --->   Operation 841 'icmp' 'icmp_ln786_5' <Predicate = (!icmp_ln26)> <Delay = 0.93> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 842 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_37)   --->   "%or_ln786_6 = or i1 %icmp_ln786_5, %xor_ln786_22" [src/cpp/video_mandelbrot_generator.cpp:59]   --->   Operation 842 'or' 'or_ln786_6' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 843 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln786_37 = and i1 %or_ln786_6, %tmp_117" [src/cpp/video_mandelbrot_generator.cpp:59]   --->   Operation 843 'and' 'and_ln786_37' <Predicate = (!icmp_ln26)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 844 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_23)   --->   "%or_ln340_55 = or i1 %and_ln786_37, %and_ln785_21" [src/cpp/video_mandelbrot_generator.cpp:59]   --->   Operation 844 'or' 'or_ln340_55' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 845 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_50)   --->   "%xor_ln340_11 = xor i1 %and_ln786_37, true" [src/cpp/video_mandelbrot_generator.cpp:59]   --->   Operation 845 'xor' 'xor_ln340_11' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 846 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_50)   --->   "%or_ln340_56 = or i1 %and_ln785_21, %xor_ln340_11" [src/cpp/video_mandelbrot_generator.cpp:59]   --->   Operation 846 'or' 'or_ln340_56' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 847 [1/1] (1.34ns) (out node of the LUT)   --->   "%select_ln340_23 = select i1 %or_ln340_55, i18 131071, i18 %add_ln703_5" [src/cpp/video_mandelbrot_generator.cpp:59]   --->   Operation 847 'select' 'select_ln340_23' <Predicate = (!icmp_ln26)> <Delay = 1.34> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 848 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_50)   --->   "%select_ln388_22 = select i1 %and_ln786_37, i18 -131072, i18 %add_ln703_5" [src/cpp/video_mandelbrot_generator.cpp:59]   --->   Operation 848 'select' 'select_ln388_22' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 849 [1/1] (1.34ns) (out node of the LUT)   --->   "%select_ln340_50 = select i1 %or_ln340_56, i18 %select_ln340_23, i18 %select_ln388_22" [src/cpp/video_mandelbrot_generator.cpp:59]   --->   Operation 849 'select' 'select_ln340_50' <Predicate = (!icmp_ln26)> <Delay = 1.34> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 24 <SV = 23> <Delay = 7.18>
ST_24 : Operation 850 [1/1] (0.00ns)   --->   "%sext_ln1116_9 = sext i18 %select_ln340_49 to i36" [src/cpp/video_mandelbrot_generator.cpp:61]   --->   Operation 850 'sext' 'sext_ln1116_9' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_24 : Operation 851 [1/1] (7.18ns) (root node of the DSP)   --->   "%mul_ln1118_9 = mul nsw i36 %sext_ln1116_9, %sext_ln1116_9" [src/cpp/video_mandelbrot_generator.cpp:61]   --->   Operation 851 'mul' 'mul_ln1118_9' <Predicate = (!icmp_ln26)> <Delay = 7.18> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 7.18> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 852 [1/1] (0.00ns)   --->   "%tmp_119 = call i1 @_ssdm_op_BitSelect.i1.i36.i32(i36 %mul_ln1118_9, i32 35)" [src/cpp/video_mandelbrot_generator.cpp:61]   --->   Operation 852 'bitselect' 'tmp_119' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_24 : Operation 853 [1/1] (0.00ns)   --->   "%trunc_ln414_12 = trunc i36 %mul_ln1118_9 to i15" [src/cpp/video_mandelbrot_generator.cpp:61]   --->   Operation 853 'trunc' 'trunc_ln414_12' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_24 : Operation 854 [1/1] (0.00ns)   --->   "%p_Result_119_i_3 = call i2 @_ssdm_op_PartSelect.i2.i36.i32.i32(i36 %mul_ln1118_9, i32 34, i32 35)" [src/cpp/video_mandelbrot_generator.cpp:61]   --->   Operation 854 'partselect' 'p_Result_119_i_3' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_24 : Operation 855 [1/1] (0.00ns)   --->   "%p_Result_120_i_3 = call i3 @_ssdm_op_PartSelect.i3.i36.i32.i32(i36 %mul_ln1118_9, i32 33, i32 35)" [src/cpp/video_mandelbrot_generator.cpp:61]   --->   Operation 855 'partselect' 'p_Result_120_i_3' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_24 : Operation 856 [1/1] (0.00ns)   --->   "%sext_ln1116_10 = sext i18 %select_ln340_50 to i36" [src/cpp/video_mandelbrot_generator.cpp:62]   --->   Operation 856 'sext' 'sext_ln1116_10' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_24 : Operation 857 [1/1] (7.18ns) (root node of the DSP)   --->   "%mul_ln1118_10 = mul nsw i36 %sext_ln1116_10, %sext_ln1116_10" [src/cpp/video_mandelbrot_generator.cpp:62]   --->   Operation 857 'mul' 'mul_ln1118_10' <Predicate = (!icmp_ln26)> <Delay = 7.18> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 7.18> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 858 [1/1] (0.00ns)   --->   "%tmp_124 = call i1 @_ssdm_op_BitSelect.i1.i36.i32(i36 %mul_ln1118_10, i32 35)" [src/cpp/video_mandelbrot_generator.cpp:62]   --->   Operation 858 'bitselect' 'tmp_124' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_24 : Operation 859 [1/1] (0.00ns)   --->   "%trunc_ln414_13 = trunc i36 %mul_ln1118_10 to i15" [src/cpp/video_mandelbrot_generator.cpp:62]   --->   Operation 859 'trunc' 'trunc_ln414_13' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_24 : Operation 860 [1/1] (0.00ns)   --->   "%p_Result_124_i_3 = call i2 @_ssdm_op_PartSelect.i2.i36.i32.i32(i36 %mul_ln1118_10, i32 34, i32 35)" [src/cpp/video_mandelbrot_generator.cpp:62]   --->   Operation 860 'partselect' 'p_Result_124_i_3' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_24 : Operation 861 [1/1] (0.00ns)   --->   "%p_Result_125_i_3 = call i3 @_ssdm_op_PartSelect.i3.i36.i32.i32(i36 %mul_ln1118_10, i32 33, i32 35)" [src/cpp/video_mandelbrot_generator.cpp:62]   --->   Operation 861 'partselect' 'p_Result_125_i_3' <Predicate = (!icmp_ln26)> <Delay = 0.00>

State 25 <SV = 24> <Delay = 8.42>
ST_25 : Operation 862 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_9)   --->   "%trunc_ln708_9 = call i18 @_ssdm_op_PartSelect.i18.i36.i32.i32(i36 %mul_ln1118_9, i32 15, i32 32)" [src/cpp/video_mandelbrot_generator.cpp:61]   --->   Operation 862 'partselect' 'trunc_ln708_9' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_25 : Operation 863 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_9)   --->   "%tmp_120 = call i1 @_ssdm_op_BitSelect.i1.i36.i32(i36 %mul_ln1118_9, i32 32)" [src/cpp/video_mandelbrot_generator.cpp:61]   --->   Operation 863 'bitselect' 'tmp_120' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_25 : Operation 864 [1/1] (2.26ns)   --->   "%icmp_ln414_14 = icmp ne i15 %trunc_ln414_12, 0" [src/cpp/video_mandelbrot_generator.cpp:61]   --->   Operation 864 'icmp' 'icmp_ln414_14' <Predicate = (!icmp_ln26)> <Delay = 2.26> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 865 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_9)   --->   "%and_ln700_9 = and i1 %tmp_119, %icmp_ln414_14" [src/cpp/video_mandelbrot_generator.cpp:61]   --->   Operation 865 'and' 'and_ln700_9' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 866 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_9)   --->   "%zext_ln415_13 = zext i1 %and_ln700_9 to i18" [src/cpp/video_mandelbrot_generator.cpp:61]   --->   Operation 866 'zext' 'zext_ln415_13' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_25 : Operation 867 [1/1] (2.21ns) (out node of the LUT)   --->   "%add_ln415_9 = add i18 %zext_ln415_13, %trunc_ln708_9" [src/cpp/video_mandelbrot_generator.cpp:61]   --->   Operation 867 'add' 'add_ln415_9' <Predicate = (!icmp_ln26)> <Delay = 2.21> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 868 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_9)   --->   "%tmp_121 = call i1 @_ssdm_op_BitSelect.i1.i18.i32(i18 %add_ln415_9, i32 17)" [src/cpp/video_mandelbrot_generator.cpp:61]   --->   Operation 868 'bitselect' 'tmp_121' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_25 : Operation 869 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_9)   --->   "%xor_ln416_16 = xor i1 %tmp_121, true" [src/cpp/video_mandelbrot_generator.cpp:61]   --->   Operation 869 'xor' 'xor_ln416_16' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 870 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln416_9 = and i1 %tmp_120, %xor_ln416_16" [src/cpp/video_mandelbrot_generator.cpp:61]   --->   Operation 870 'and' 'and_ln416_9' <Predicate = (!icmp_ln26)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 871 [1/1] (0.00ns)   --->   "%tmp_122 = call i1 @_ssdm_op_BitSelect.i1.i18.i32(i18 %add_ln415_9, i32 17)" [src/cpp/video_mandelbrot_generator.cpp:61]   --->   Operation 871 'bitselect' 'tmp_122' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_25 : Operation 872 [1/1] (0.93ns)   --->   "%icmp_ln879_18 = icmp eq i2 %p_Result_119_i_3, -1" [src/cpp/video_mandelbrot_generator.cpp:61]   --->   Operation 872 'icmp' 'icmp_ln879_18' <Predicate = (!icmp_ln26)> <Delay = 0.93> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 873 [1/1] (1.18ns)   --->   "%icmp_ln879_19 = icmp eq i3 %p_Result_120_i_3, -1" [src/cpp/video_mandelbrot_generator.cpp:61]   --->   Operation 873 'icmp' 'icmp_ln879_19' <Predicate = (!icmp_ln26)> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 874 [1/1] (1.18ns)   --->   "%icmp_ln768_9 = icmp eq i3 %p_Result_120_i_3, 0" [src/cpp/video_mandelbrot_generator.cpp:61]   --->   Operation 874 'icmp' 'icmp_ln768_9' <Predicate = (!icmp_ln26)> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 875 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_57)   --->   "%select_ln777_9 = select i1 %and_ln416_9, i1 %icmp_ln879_19, i1 %icmp_ln768_9" [src/cpp/video_mandelbrot_generator.cpp:61]   --->   Operation 875 'select' 'select_ln777_9' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 876 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_38)   --->   "%tmp_123 = call i1 @_ssdm_op_BitSelect.i1.i36.i32(i36 %mul_ln1118_9, i32 33)" [src/cpp/video_mandelbrot_generator.cpp:61]   --->   Operation 876 'bitselect' 'tmp_123' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_25 : Operation 877 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_38)   --->   "%xor_ln779_13 = xor i1 %tmp_123, true" [src/cpp/video_mandelbrot_generator.cpp:61]   --->   Operation 877 'xor' 'xor_ln779_13' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 878 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_38)   --->   "%and_ln779_13 = and i1 %icmp_ln879_18, %xor_ln779_13" [src/cpp/video_mandelbrot_generator.cpp:61]   --->   Operation 878 'and' 'and_ln779_13' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 879 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_38)   --->   "%select_ln416_9 = select i1 %and_ln416_9, i1 %and_ln779_13, i1 %icmp_ln879_19" [src/cpp/video_mandelbrot_generator.cpp:61]   --->   Operation 879 'select' 'select_ln416_9' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 880 [1/1] (0.97ns)   --->   "%and_ln781_14 = and i1 %and_ln416_9, %icmp_ln879_19" [src/cpp/video_mandelbrot_generator.cpp:61]   --->   Operation 880 'and' 'and_ln781_14' <Predicate = (!icmp_ln26)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 881 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_57)   --->   "%xor_ln785_33 = xor i1 %select_ln777_9, true" [src/cpp/video_mandelbrot_generator.cpp:61]   --->   Operation 881 'xor' 'xor_ln785_33' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 882 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_57)   --->   "%or_ln785_21 = or i1 %tmp_122, %xor_ln785_33" [src/cpp/video_mandelbrot_generator.cpp:61]   --->   Operation 882 'or' 'or_ln785_21' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 883 [1/1] (0.97ns)   --->   "%xor_ln785_34 = xor i1 %tmp_119, true" [src/cpp/video_mandelbrot_generator.cpp:61]   --->   Operation 883 'xor' 'xor_ln785_34' <Predicate = (!icmp_ln26)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 884 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_57)   --->   "%and_ln785_9 = and i1 %or_ln785_21, %xor_ln785_34" [src/cpp/video_mandelbrot_generator.cpp:61]   --->   Operation 884 'and' 'and_ln785_9' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 885 [1/1] (0.99ns) (out node of the LUT)   --->   "%and_ln786_38 = and i1 %tmp_122, %select_ln416_9" [src/cpp/video_mandelbrot_generator.cpp:61]   --->   Operation 885 'and' 'and_ln786_38' <Predicate = (!icmp_ln26)> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 886 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_39)   --->   "%or_ln786_21 = or i1 %and_ln781_14, %and_ln786_38" [src/cpp/video_mandelbrot_generator.cpp:61]   --->   Operation 886 'or' 'or_ln786_21' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 887 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_39)   --->   "%xor_ln786_23 = xor i1 %or_ln786_21, true" [src/cpp/video_mandelbrot_generator.cpp:61]   --->   Operation 887 'xor' 'xor_ln786_23' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 888 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln786_39 = and i1 %tmp_119, %xor_ln786_23" [src/cpp/video_mandelbrot_generator.cpp:61]   --->   Operation 888 'and' 'and_ln786_39' <Predicate = (!icmp_ln26)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 889 [1/1] (0.99ns) (out node of the LUT)   --->   "%or_ln340_57 = or i1 %and_ln786_39, %and_ln785_9" [src/cpp/video_mandelbrot_generator.cpp:61]   --->   Operation 889 'or' 'or_ln340_57' <Predicate = (!icmp_ln26)> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 890 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_10)   --->   "%trunc_ln708_10 = call i18 @_ssdm_op_PartSelect.i18.i36.i32.i32(i36 %mul_ln1118_10, i32 15, i32 32)" [src/cpp/video_mandelbrot_generator.cpp:62]   --->   Operation 890 'partselect' 'trunc_ln708_10' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_25 : Operation 891 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_10)   --->   "%tmp_125 = call i1 @_ssdm_op_BitSelect.i1.i36.i32(i36 %mul_ln1118_10, i32 32)" [src/cpp/video_mandelbrot_generator.cpp:62]   --->   Operation 891 'bitselect' 'tmp_125' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_25 : Operation 892 [1/1] (2.26ns)   --->   "%icmp_ln414_15 = icmp ne i15 %trunc_ln414_13, 0" [src/cpp/video_mandelbrot_generator.cpp:62]   --->   Operation 892 'icmp' 'icmp_ln414_15' <Predicate = (!icmp_ln26)> <Delay = 2.26> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 893 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_10)   --->   "%and_ln700_10 = and i1 %tmp_124, %icmp_ln414_15" [src/cpp/video_mandelbrot_generator.cpp:62]   --->   Operation 893 'and' 'and_ln700_10' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 894 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_10)   --->   "%zext_ln415_14 = zext i1 %and_ln700_10 to i18" [src/cpp/video_mandelbrot_generator.cpp:62]   --->   Operation 894 'zext' 'zext_ln415_14' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_25 : Operation 895 [1/1] (2.21ns) (out node of the LUT)   --->   "%add_ln415_10 = add i18 %zext_ln415_14, %trunc_ln708_10" [src/cpp/video_mandelbrot_generator.cpp:62]   --->   Operation 895 'add' 'add_ln415_10' <Predicate = (!icmp_ln26)> <Delay = 2.21> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 896 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_10)   --->   "%tmp_126 = call i1 @_ssdm_op_BitSelect.i1.i18.i32(i18 %add_ln415_10, i32 17)" [src/cpp/video_mandelbrot_generator.cpp:62]   --->   Operation 896 'bitselect' 'tmp_126' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_25 : Operation 897 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_10)   --->   "%xor_ln416_17 = xor i1 %tmp_126, true" [src/cpp/video_mandelbrot_generator.cpp:62]   --->   Operation 897 'xor' 'xor_ln416_17' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 898 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln416_10 = and i1 %tmp_125, %xor_ln416_17" [src/cpp/video_mandelbrot_generator.cpp:62]   --->   Operation 898 'and' 'and_ln416_10' <Predicate = (!icmp_ln26)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 899 [1/1] (0.00ns)   --->   "%tmp_127 = call i1 @_ssdm_op_BitSelect.i1.i18.i32(i18 %add_ln415_10, i32 17)" [src/cpp/video_mandelbrot_generator.cpp:62]   --->   Operation 899 'bitselect' 'tmp_127' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_25 : Operation 900 [1/1] (0.93ns)   --->   "%icmp_ln879_20 = icmp eq i2 %p_Result_124_i_3, -1" [src/cpp/video_mandelbrot_generator.cpp:62]   --->   Operation 900 'icmp' 'icmp_ln879_20' <Predicate = (!icmp_ln26)> <Delay = 0.93> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 901 [1/1] (1.18ns)   --->   "%icmp_ln879_21 = icmp eq i3 %p_Result_125_i_3, -1" [src/cpp/video_mandelbrot_generator.cpp:62]   --->   Operation 901 'icmp' 'icmp_ln879_21' <Predicate = (!icmp_ln26)> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 902 [1/1] (1.18ns)   --->   "%icmp_ln768_10 = icmp eq i3 %p_Result_125_i_3, 0" [src/cpp/video_mandelbrot_generator.cpp:62]   --->   Operation 902 'icmp' 'icmp_ln768_10' <Predicate = (!icmp_ln26)> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 903 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_60)   --->   "%select_ln777_10 = select i1 %and_ln416_10, i1 %icmp_ln879_21, i1 %icmp_ln768_10" [src/cpp/video_mandelbrot_generator.cpp:62]   --->   Operation 903 'select' 'select_ln777_10' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 904 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_40)   --->   "%tmp_128 = call i1 @_ssdm_op_BitSelect.i1.i36.i32(i36 %mul_ln1118_10, i32 33)" [src/cpp/video_mandelbrot_generator.cpp:62]   --->   Operation 904 'bitselect' 'tmp_128' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_25 : Operation 905 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_40)   --->   "%xor_ln779_14 = xor i1 %tmp_128, true" [src/cpp/video_mandelbrot_generator.cpp:62]   --->   Operation 905 'xor' 'xor_ln779_14' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 906 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_40)   --->   "%and_ln779_14 = and i1 %icmp_ln879_20, %xor_ln779_14" [src/cpp/video_mandelbrot_generator.cpp:62]   --->   Operation 906 'and' 'and_ln779_14' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 907 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_40)   --->   "%select_ln416_10 = select i1 %and_ln416_10, i1 %and_ln779_14, i1 %icmp_ln879_21" [src/cpp/video_mandelbrot_generator.cpp:62]   --->   Operation 907 'select' 'select_ln416_10' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 908 [1/1] (0.97ns)   --->   "%and_ln781_15 = and i1 %and_ln416_10, %icmp_ln879_21" [src/cpp/video_mandelbrot_generator.cpp:62]   --->   Operation 908 'and' 'and_ln781_15' <Predicate = (!icmp_ln26)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 909 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_60)   --->   "%xor_ln785_35 = xor i1 %select_ln777_10, true" [src/cpp/video_mandelbrot_generator.cpp:62]   --->   Operation 909 'xor' 'xor_ln785_35' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 910 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_60)   --->   "%or_ln785_22 = or i1 %tmp_127, %xor_ln785_35" [src/cpp/video_mandelbrot_generator.cpp:62]   --->   Operation 910 'or' 'or_ln785_22' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 911 [1/1] (0.97ns)   --->   "%xor_ln785_36 = xor i1 %tmp_124, true" [src/cpp/video_mandelbrot_generator.cpp:62]   --->   Operation 911 'xor' 'xor_ln785_36' <Predicate = (!icmp_ln26)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 912 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_60)   --->   "%and_ln785_10 = and i1 %or_ln785_22, %xor_ln785_36" [src/cpp/video_mandelbrot_generator.cpp:62]   --->   Operation 912 'and' 'and_ln785_10' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 913 [1/1] (0.99ns) (out node of the LUT)   --->   "%and_ln786_40 = and i1 %tmp_127, %select_ln416_10" [src/cpp/video_mandelbrot_generator.cpp:62]   --->   Operation 913 'and' 'and_ln786_40' <Predicate = (!icmp_ln26)> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 914 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_41)   --->   "%or_ln786_22 = or i1 %and_ln781_15, %and_ln786_40" [src/cpp/video_mandelbrot_generator.cpp:62]   --->   Operation 914 'or' 'or_ln786_22' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 915 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_41)   --->   "%xor_ln786_24 = xor i1 %or_ln786_22, true" [src/cpp/video_mandelbrot_generator.cpp:62]   --->   Operation 915 'xor' 'xor_ln786_24' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 916 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln786_41 = and i1 %tmp_124, %xor_ln786_24" [src/cpp/video_mandelbrot_generator.cpp:62]   --->   Operation 916 'and' 'and_ln786_41' <Predicate = (!icmp_ln26)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 917 [1/1] (0.99ns) (out node of the LUT)   --->   "%or_ln340_60 = or i1 %and_ln786_41, %and_ln785_10" [src/cpp/video_mandelbrot_generator.cpp:62]   --->   Operation 917 'or' 'or_ln340_60' <Predicate = (!icmp_ln26)> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 6.82>
ST_26 : Operation 918 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_51)   --->   "%or_ln340_58 = or i1 %and_ln786_38, %xor_ln785_34" [src/cpp/video_mandelbrot_generator.cpp:61]   --->   Operation 918 'or' 'or_ln340_58' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 919 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_51)   --->   "%or_ln340_59 = or i1 %or_ln340_58, %and_ln781_14" [src/cpp/video_mandelbrot_generator.cpp:61]   --->   Operation 919 'or' 'or_ln340_59' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 920 [1/1] (1.34ns) (out node of the LUT)   --->   "%select_ln340_24 = select i1 %or_ln340_57, i18 131071, i18 %add_ln415_9" [src/cpp/video_mandelbrot_generator.cpp:61]   --->   Operation 920 'select' 'select_ln340_24' <Predicate = (!icmp_ln26)> <Delay = 1.34> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 921 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_51)   --->   "%select_ln388_23 = select i1 %and_ln786_39, i18 -131072, i18 %add_ln415_9" [src/cpp/video_mandelbrot_generator.cpp:61]   --->   Operation 921 'select' 'select_ln388_23' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 922 [1/1] (1.34ns) (out node of the LUT)   --->   "%select_ln340_51 = select i1 %or_ln340_59, i18 %select_ln340_24, i18 %select_ln388_23" [src/cpp/video_mandelbrot_generator.cpp:61]   --->   Operation 922 'select' 'select_ln340_51' <Predicate = (!icmp_ln26)> <Delay = 1.34> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 923 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_52)   --->   "%or_ln340_61 = or i1 %and_ln786_40, %xor_ln785_36" [src/cpp/video_mandelbrot_generator.cpp:62]   --->   Operation 923 'or' 'or_ln340_61' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 924 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_52)   --->   "%or_ln340_62 = or i1 %or_ln340_61, %and_ln781_15" [src/cpp/video_mandelbrot_generator.cpp:62]   --->   Operation 924 'or' 'or_ln340_62' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 925 [1/1] (1.34ns) (out node of the LUT)   --->   "%select_ln340_25 = select i1 %or_ln340_60, i18 131071, i18 %add_ln415_10" [src/cpp/video_mandelbrot_generator.cpp:62]   --->   Operation 925 'select' 'select_ln340_25' <Predicate = (!icmp_ln26)> <Delay = 1.34> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 926 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_52)   --->   "%select_ln388_24 = select i1 %and_ln786_41, i18 -131072, i18 %add_ln415_10" [src/cpp/video_mandelbrot_generator.cpp:62]   --->   Operation 926 'select' 'select_ln388_24' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 927 [1/1] (1.34ns) (out node of the LUT)   --->   "%select_ln340_52 = select i1 %or_ln340_62, i18 %select_ln340_25, i18 %select_ln388_24" [src/cpp/video_mandelbrot_generator.cpp:62]   --->   Operation 927 'select' 'select_ln340_52' <Predicate = (!icmp_ln26)> <Delay = 1.34> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 928 [1/1] (0.00ns) (grouped into LUT with out node add_ln1192_12)   --->   "%sext_ln703_28 = sext i18 %select_ln340_52 to i19" [src/cpp/video_mandelbrot_generator.cpp:56]   --->   Operation 928 'sext' 'sext_ln703_28' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_26 : Operation 929 [1/1] (0.00ns) (grouped into LUT with out node add_ln1192_12)   --->   "%sext_ln703_27 = sext i18 %select_ln340_51 to i19" [src/cpp/video_mandelbrot_generator.cpp:56]   --->   Operation 929 'sext' 'sext_ln703_27' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_26 : Operation 930 [1/1] (2.21ns) (out node of the LUT)   --->   "%add_ln1192_12 = add nsw i19 %sext_ln703_27, %sext_ln703_28" [src/cpp/video_mandelbrot_generator.cpp:56]   --->   Operation 930 'add' 'add_ln1192_12' <Predicate = (!icmp_ln26)> <Delay = 2.21> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 931 [1/1] (0.00ns)   --->   "%tmp_129 = call i2 @_ssdm_op_PartSelect.i2.i19.i32.i32(i19 %add_ln1192_12, i32 17, i32 18)" [src/cpp/video_mandelbrot_generator.cpp:56]   --->   Operation 931 'partselect' 'tmp_129' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_26 : Operation 932 [1/1] (0.93ns)   --->   "%icmp_ln1497_3 = icmp ne i2 %tmp_129, 1" [src/cpp/video_mandelbrot_generator.cpp:56]   --->   Operation 932 'icmp' 'icmp_ln1497_3' <Predicate = (!icmp_ln26)> <Delay = 0.93> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 933 [1/1] (0.00ns) (grouped into LUT with out node tmp_131)   --->   "%p_s = select i1 %icmp_ln1497_3, i3 -3, i3 -4" [src/cpp/video_mandelbrot_generator.cpp:56]   --->   Operation 933 'select' 'p_s' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 934 [1/1] (0.00ns) (grouped into LUT with out node select_ln1497_1)   --->   "%xor_ln1497 = xor i1 %icmp_ln1497_1, true" [src/cpp/video_mandelbrot_generator.cpp:56]   --->   Operation 934 'xor' 'xor_ln1497' <Predicate = (!icmp_ln26 & icmp_ln1497)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 935 [1/1] (0.00ns) (grouped into LUT with out node select_ln1497_1)   --->   "%and_ln1497 = and i1 %icmp_ln1497, %xor_ln1497" [src/cpp/video_mandelbrot_generator.cpp:56]   --->   Operation 935 'and' 'and_ln1497' <Predicate = (!icmp_ln26 & icmp_ln1497)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 936 [1/1] (0.00ns) (grouped into LUT with out node select_ln1497_1)   --->   "%select_ln1497 = select i1 %and_ln1497, i2 -2, i2 -1" [src/cpp/video_mandelbrot_generator.cpp:56]   --->   Operation 936 'select' 'select_ln1497' <Predicate = (!icmp_ln26 & icmp_ln1497)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 937 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln1497_1 = select i1 %icmp_ln1497, i2 %select_ln1497, i2 1" [src/cpp/video_mandelbrot_generator.cpp:56]   --->   Operation 937 'select' 'select_ln1497_1' <Predicate = (!icmp_ln26)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 938 [1/1] (0.00ns) (grouped into LUT with out node tmp_131)   --->   "%zext_ln1497 = zext i2 %select_ln1497_1 to i3" [src/cpp/video_mandelbrot_generator.cpp:56]   --->   Operation 938 'zext' 'zext_ln1497' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_26 : Operation 939 [1/1] (0.00ns) (grouped into LUT with out node tmp_131)   --->   "%and_ln1497_1 = and i1 %icmp_ln1497_1, %icmp_ln1497_2" [src/cpp/video_mandelbrot_generator.cpp:56]   --->   Operation 939 'and' 'and_ln1497_1' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 940 [1/1] (0.00ns) (grouped into LUT with out node tmp_131)   --->   "%and_ln1497_2 = and i1 %and_ln1497_1, %icmp_ln1497" [src/cpp/video_mandelbrot_generator.cpp:56]   --->   Operation 940 'and' 'and_ln1497_2' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 941 [1/1] (0.98ns) (out node of the LUT)   --->   "%tmp_131 = select i1 %and_ln1497_2, i3 %p_s, i3 %zext_ln1497" [src/cpp/video_mandelbrot_generator.cpp:56]   --->   Operation 941 'select' 'tmp_131' <Predicate = (!icmp_ln26)> <Delay = 0.98> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 27 <SV = 26> <Delay = 3.90>
ST_27 : Operation 942 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @out_inner_str)"   --->   Operation 942 'specloopname' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_27 : Operation 943 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 48, i64 48, i64 48)"   --->   Operation 943 'speclooptripcount' 'empty' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_27 : Operation 944 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @p_str6) nounwind" [src/cpp/video_mandelbrot_generator.cpp:29]   --->   Operation 944 'specloopname' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_27 : Operation 945 [1/1] (0.00ns)   --->   "%tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([6 x i8]* @p_str6)" [src/cpp/video_mandelbrot_generator.cpp:29]   --->   Operation 945 'specregionbegin' 'tmp_2' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_27 : Operation 946 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [src/cpp/video_mandelbrot_generator.cpp:30]   --->   Operation 946 'specpipeline' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_27 : Operation 947 [1/1] (0.00ns)   --->   "%tmp_132 = zext i3 %tmp_131 to i8" [src/cpp/video_mandelbrot_generator.cpp:68]   --->   Operation 947 'zext' 'tmp_132' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_27 : Operation 948 [1/1] (0.00ns)   --->   "%tmp_16 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str20)" [/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_core.h:696->src/cpp/video_mandelbrot_generator.cpp:73]   --->   Operation 948 'specregionbegin' 'tmp_16' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_27 : Operation 949 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str) nounwind" [/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_core.h:700->src/cpp/video_mandelbrot_generator.cpp:73]   --->   Operation 949 'specprotocol' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_27 : Operation 950 [1/1] (0.00ns)   --->   "%tmp_130 = zext i4 %select_ln746 to i8" [src/cpp/video_mandelbrot_generator.cpp:68]   --->   Operation 950 'zext' 'tmp_130' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_27 : Operation 951 [1/1] (3.90ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %img_0_data_stream_0_V, i8 %tmp_130)" [/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_core.h:703->src/cpp/video_mandelbrot_generator.cpp:73]   --->   Operation 951 'write' <Predicate = (!icmp_ln26)> <Delay = 3.90> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.90> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_27 : Operation 952 [1/1] (3.90ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %img_0_data_stream_1_V, i8 %tmp_132)" [/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_core.h:703->src/cpp/video_mandelbrot_generator.cpp:73]   --->   Operation 952 'write' <Predicate = (!icmp_ln26)> <Delay = 3.90> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.90> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_27 : Operation 953 [1/1] (3.90ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %img_0_data_stream_2_V, i8 %tmp_132)" [/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_core.h:703->src/cpp/video_mandelbrot_generator.cpp:73]   --->   Operation 953 'write' <Predicate = (!icmp_ln26)> <Delay = 3.90> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.90> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_27 : Operation 954 [1/1] (0.00ns)   --->   "%empty_107 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str20, i32 %tmp_16)" [/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_core.h:705->src/cpp/video_mandelbrot_generator.cpp:73]   --->   Operation 954 'specregionend' 'empty_107' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_27 : Operation 955 [1/1] (0.00ns)   --->   "%empty_108 = call i32 (...)* @_ssdm_op_SpecRegionEnd([6 x i8]* @p_str6, i32 %tmp_2)" [src/cpp/video_mandelbrot_generator.cpp:74]   --->   Operation 955 'specregionend' 'empty_108' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_27 : Operation 956 [1/1] (0.00ns)   --->   "br label %0"   --->   Operation 956 'br' <Predicate = (!icmp_ln26)> <Delay = 0.00>

State 28 <SV = 3> <Delay = 0.00>
ST_28 : Operation 957 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 957 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 3.75ns
The critical path consists of the following:
	wire read on port 'zoom_factor_V' [10]  (0 ns)
	'sub' operation ('r.V', src/cpp/video_mandelbrot_generator.cpp:44) [17]  (2.77 ns)
	'xor' operation ('xor_ln779', src/cpp/video_mandelbrot_generator.cpp:44) [22]  (0.978 ns)

 <State 2>: 8.5ns
The critical path consists of the following:
	'phi' operation ('v', src/cpp/video_mandelbrot_generator.cpp:26) with incoming values : ('select_ln26', src/cpp/video_mandelbrot_generator.cpp:26) [38]  (0 ns)
	'select' operation ('__Val2__', src/cpp/video_mandelbrot_generator.cpp:47) [43]  (1.32 ns)
	'mul' operation of DSP[45] ('r.V', src/cpp/video_mandelbrot_generator.cpp:47) [45]  (7.18 ns)

 <State 3>: 8.5ns
The critical path consists of the following:
	'select' operation ('select_ln340_26', src/cpp/video_mandelbrot_generator.cpp:47) [64]  (1.32 ns)
	'mul' operation of DSP[66] ('mul_ln1118_12', src/cpp/video_mandelbrot_generator.cpp:47) [66]  (7.18 ns)

 <State 4>: 7.49ns
The critical path consists of the following:
	'xor' operation ('xor_ln1193_1', src/cpp/video_mandelbrot_generator.cpp:47) [68]  (0.994 ns)
	'select' operation ('select_ln746_1', src/cpp/video_mandelbrot_generator.cpp:47) [69]  (1.09 ns)
	'icmp' operation ('icmp_ln414_2', src/cpp/video_mandelbrot_generator.cpp:47) [182]  (2.27 ns)
	'and' operation ('qb', src/cpp/video_mandelbrot_generator.cpp:47) [183]  (0 ns)
	'add' operation ('__Val2__', src/cpp/video_mandelbrot_generator.cpp:47) [185]  (2.14 ns)
	'and' operation ('and_ln786_4', src/cpp/video_mandelbrot_generator.cpp:47) [199]  (0.993 ns)

 <State 5>: 6.63ns
The critical path consists of the following:
	'xor' operation ('xor_ln416', src/cpp/video_mandelbrot_generator.cpp:48) [216]  (0 ns)
	'and' operation ('carry', src/cpp/video_mandelbrot_generator.cpp:48) [217]  (0.978 ns)
	'select' operation ('deleted_ones', src/cpp/video_mandelbrot_generator.cpp:48) [225]  (0 ns)
	'and' operation ('and_ln786_7', src/cpp/video_mandelbrot_generator.cpp:48) [230]  (0.993 ns)
	'or' operation ('or_ln786_10', src/cpp/video_mandelbrot_generator.cpp:48) [231]  (0 ns)
	'xor' operation ('xor_ln786_3', src/cpp/video_mandelbrot_generator.cpp:48) [232]  (0 ns)
	'and' operation ('underflow', src/cpp/video_mandelbrot_generator.cpp:48) [233]  (0.978 ns)
	'or' operation ('or_ln340_9', src/cpp/video_mandelbrot_generator.cpp:48) [234]  (0.993 ns)
	'select' operation ('select_ln340_4', src/cpp/video_mandelbrot_generator.cpp:48) [237]  (1.34 ns)
	'select' operation ('imag_btm.V', src/cpp/video_mandelbrot_generator.cpp:48) [239]  (1.34 ns)

 <State 6>: 7.18ns
The critical path consists of the following:
	'mul' operation of DSP[242] ('r.V', src/cpp/video_mandelbrot_generator.cpp:49) [242]  (7.18 ns)

 <State 7>: 8.42ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln414_4', src/cpp/video_mandelbrot_generator.cpp:49) [247]  (2.27 ns)
	'and' operation ('qb', src/cpp/video_mandelbrot_generator.cpp:49) [248]  (0 ns)
	'add' operation ('__Val2__', src/cpp/video_mandelbrot_generator.cpp:49) [250]  (2.22 ns)
	'xor' operation ('xor_ln416_6', src/cpp/video_mandelbrot_generator.cpp:49) [252]  (0 ns)
	'and' operation ('carry', src/cpp/video_mandelbrot_generator.cpp:49) [253]  (0.978 ns)
	'select' operation ('deleted_ones', src/cpp/video_mandelbrot_generator.cpp:49) [264]  (0 ns)
	'and' operation ('and_ln786_9', src/cpp/video_mandelbrot_generator.cpp:49) [270]  (0.993 ns)
	'or' operation ('or_ln786_11', src/cpp/video_mandelbrot_generator.cpp:49) [271]  (0 ns)
	'xor' operation ('xor_ln786_4', src/cpp/video_mandelbrot_generator.cpp:49) [272]  (0 ns)
	'and' operation ('underflow', src/cpp/video_mandelbrot_generator.cpp:49) [273]  (0.978 ns)
	'or' operation ('or_ln340_12', src/cpp/video_mandelbrot_generator.cpp:49) [274]  (0.993 ns)

 <State 8>: 7.96ns
The critical path consists of the following:
	'add' operation ('ret.V', src/cpp/video_mandelbrot_generator.cpp:45) [141]  (2.79 ns)
	'add' operation ('__Val2__', src/cpp/video_mandelbrot_generator.cpp:45) [149]  (2.22 ns)
	'xor' operation ('xor_ln416_3', src/cpp/video_mandelbrot_generator.cpp:45) [151]  (0 ns)
	'and' operation ('carry', src/cpp/video_mandelbrot_generator.cpp:45) [152]  (0.978 ns)
	'select' operation ('deleted_ones', src/cpp/video_mandelbrot_generator.cpp:45) [163]  (0 ns)
	'and' operation ('and_ln786_2', src/cpp/video_mandelbrot_generator.cpp:45) [169]  (0.993 ns)
	'or' operation ('or_ln786_8', src/cpp/video_mandelbrot_generator.cpp:45) [170]  (0 ns)
	'xor' operation ('xor_ln786_1', src/cpp/video_mandelbrot_generator.cpp:45) [171]  (0 ns)
	'and' operation ('underflow', src/cpp/video_mandelbrot_generator.cpp:45) [172]  (0.978 ns)

 <State 9>: 8.56ns
The critical path consists of the following:
	'select' operation ('deleted_zeros', src/cpp/video_mandelbrot_generator.cpp:45) [159]  (0 ns)
	'xor' operation ('xor_ln785_2', src/cpp/video_mandelbrot_generator.cpp:45) [165]  (0 ns)
	'or' operation ('or_ln785_1', src/cpp/video_mandelbrot_generator.cpp:45) [166]  (0 ns)
	'and' operation ('overflow', src/cpp/video_mandelbrot_generator.cpp:45) [168]  (0 ns)
	'or' operation ('or_ln340_3', src/cpp/video_mandelbrot_generator.cpp:45) [173]  (0.993 ns)
	'select' operation ('select_ln340_1', src/cpp/video_mandelbrot_generator.cpp:45) [176]  (1.34 ns)
	'select' operation ('__Val2__', src/cpp/video_mandelbrot_generator.cpp:45) [178]  (1.34 ns)
	'and' operation ('and_ln786_12', src/cpp/video_mandelbrot_generator.cpp:58) [299]  (0 ns)
	'select' operation ('select_ln388_6', src/cpp/video_mandelbrot_generator.cpp:58) [304]  (1.32 ns)
	'select' operation ('select_ln340_34', src/cpp/video_mandelbrot_generator.cpp:58) [306]  (1.34 ns)
	'add' operation ('add_ln1192', src/cpp/video_mandelbrot_generator.cpp:64) [398]  (2.22 ns)

 <State 10>: 7.18ns
The critical path consists of the following:
	'mul' operation of DSP[319] ('mul_ln1118', src/cpp/video_mandelbrot_generator.cpp:61) [319]  (7.18 ns)

 <State 11>: 8.42ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln414_5', src/cpp/video_mandelbrot_generator.cpp:61) [324]  (2.27 ns)
	'and' operation ('and_ln700', src/cpp/video_mandelbrot_generator.cpp:61) [325]  (0 ns)
	'add' operation ('add_ln415', src/cpp/video_mandelbrot_generator.cpp:61) [327]  (2.22 ns)
	'xor' operation ('xor_ln416_7', src/cpp/video_mandelbrot_generator.cpp:61) [329]  (0 ns)
	'and' operation ('and_ln416', src/cpp/video_mandelbrot_generator.cpp:61) [330]  (0.978 ns)
	'select' operation ('select_ln416', src/cpp/video_mandelbrot_generator.cpp:61) [341]  (0 ns)
	'and' operation ('and_ln786_14', src/cpp/video_mandelbrot_generator.cpp:61) [347]  (0.993 ns)
	'or' operation ('or_ln786_12', src/cpp/video_mandelbrot_generator.cpp:61) [348]  (0 ns)
	'xor' operation ('xor_ln786_8', src/cpp/video_mandelbrot_generator.cpp:61) [349]  (0 ns)
	'and' operation ('and_ln786_15', src/cpp/video_mandelbrot_generator.cpp:61) [350]  (0.978 ns)
	'or' operation ('or_ln340_18', src/cpp/video_mandelbrot_generator.cpp:61) [351]  (0.993 ns)

 <State 12>: 2.69ns
The critical path consists of the following:
	'select' operation ('select_ln340_9', src/cpp/video_mandelbrot_generator.cpp:61) [354]  (1.34 ns)
	'select' operation ('select_ln340_36', src/cpp/video_mandelbrot_generator.cpp:61) [356]  (1.34 ns)

 <State 13>: 8.67ns
The critical path consists of the following:
	'sub' operation ('sub_ln1193_1', src/cpp/video_mandelbrot_generator.cpp:59) [466]  (2.22 ns)
	'sub' operation ('sub_ln1193_2', src/cpp/video_mandelbrot_generator.cpp:59) [469]  (2.25 ns)
	'add' operation ('add_ln1192_3', src/cpp/video_mandelbrot_generator.cpp:59) [471]  (2.29 ns)
	'icmp' operation ('icmp_ln785_1', src/cpp/video_mandelbrot_generator.cpp:59) [476]  (0.937 ns)
	'or' operation ('or_ln785_10', src/cpp/video_mandelbrot_generator.cpp:59) [477]  (0 ns)
	'and' operation ('and_ln785_17', src/cpp/video_mandelbrot_generator.cpp:59) [479]  (0.978 ns)

 <State 14>: 4.9ns
The critical path consists of the following:
	'or' operation ('or_ln340_27', src/cpp/video_mandelbrot_generator.cpp:58) [459]  (0 ns)
	'select' operation ('select_ln340_12', src/cpp/video_mandelbrot_generator.cpp:58) [462]  (1.34 ns)
	'select' operation ('select_ln340_39', src/cpp/video_mandelbrot_generator.cpp:58) [464]  (1.34 ns)
	'add' operation ('add_ln1192_4', src/cpp/video_mandelbrot_generator.cpp:64) [570]  (2.22 ns)

 <State 15>: 7.18ns
The critical path consists of the following:
	'mul' operation of DSP[491] ('mul_ln1118_3', src/cpp/video_mandelbrot_generator.cpp:61) [491]  (7.18 ns)

 <State 16>: 8.42ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln414_8', src/cpp/video_mandelbrot_generator.cpp:61) [496]  (2.27 ns)
	'and' operation ('and_ln700_3', src/cpp/video_mandelbrot_generator.cpp:61) [497]  (0 ns)
	'add' operation ('add_ln415_3', src/cpp/video_mandelbrot_generator.cpp:61) [499]  (2.22 ns)
	'xor' operation ('xor_ln416_10', src/cpp/video_mandelbrot_generator.cpp:61) [501]  (0 ns)
	'and' operation ('and_ln416_3', src/cpp/video_mandelbrot_generator.cpp:61) [502]  (0.978 ns)
	'select' operation ('select_ln416_3', src/cpp/video_mandelbrot_generator.cpp:61) [513]  (0 ns)
	'and' operation ('and_ln786_22', src/cpp/video_mandelbrot_generator.cpp:61) [519]  (0.993 ns)
	'or' operation ('or_ln786_15', src/cpp/video_mandelbrot_generator.cpp:61) [520]  (0 ns)
	'xor' operation ('xor_ln786_13', src/cpp/video_mandelbrot_generator.cpp:61) [521]  (0 ns)
	'and' operation ('and_ln786_23', src/cpp/video_mandelbrot_generator.cpp:61) [522]  (0.978 ns)
	'or' operation ('or_ln340_31', src/cpp/video_mandelbrot_generator.cpp:61) [523]  (0.993 ns)

 <State 17>: 7.15ns
The critical path consists of the following:
	'select' operation ('select_ln340_14', src/cpp/video_mandelbrot_generator.cpp:61) [526]  (1.34 ns)
	'select' operation ('select_ln340_41', src/cpp/video_mandelbrot_generator.cpp:61) [528]  (1.34 ns)
	'sub' operation ('sub_ln1193_3', src/cpp/video_mandelbrot_generator.cpp:58) [615]  (2.22 ns)
	'add' operation ('add_ln1192_6', src/cpp/video_mandelbrot_generator.cpp:58) [618]  (2.25 ns)

 <State 18>: 6.89ns
The critical path consists of the following:
	'add' operation ('add_ln1192_7', src/cpp/video_mandelbrot_generator.cpp:59) [643]  (2.29 ns)
	'icmp' operation ('icmp_ln785_3', src/cpp/video_mandelbrot_generator.cpp:59) [648]  (0.937 ns)
	'or' operation ('or_ln785_15', src/cpp/video_mandelbrot_generator.cpp:59) [649]  (0 ns)
	'and' operation ('and_ln785_19', src/cpp/video_mandelbrot_generator.cpp:59) [651]  (0.978 ns)
	'or' operation ('or_ln340_42', src/cpp/video_mandelbrot_generator.cpp:59) [656]  (0 ns)
	'select' operation ('select_ln340_18', src/cpp/video_mandelbrot_generator.cpp:59) [659]  (1.34 ns)
	'select' operation ('select_ln340_45', src/cpp/video_mandelbrot_generator.cpp:59) [661]  (1.34 ns)

 <State 19>: 7.18ns
The critical path consists of the following:
	'mul' operation of DSP[663] ('mul_ln1118_6', src/cpp/video_mandelbrot_generator.cpp:61) [663]  (7.18 ns)

 <State 20>: 8.42ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln414_11', src/cpp/video_mandelbrot_generator.cpp:61) [668]  (2.27 ns)
	'and' operation ('and_ln700_6', src/cpp/video_mandelbrot_generator.cpp:61) [669]  (0 ns)
	'add' operation ('add_ln415_6', src/cpp/video_mandelbrot_generator.cpp:61) [671]  (2.22 ns)
	'xor' operation ('xor_ln416_13', src/cpp/video_mandelbrot_generator.cpp:61) [673]  (0 ns)
	'and' operation ('and_ln416_6', src/cpp/video_mandelbrot_generator.cpp:61) [674]  (0.978 ns)
	'select' operation ('select_ln416_6', src/cpp/video_mandelbrot_generator.cpp:61) [685]  (0 ns)
	'and' operation ('and_ln786_30', src/cpp/video_mandelbrot_generator.cpp:61) [691]  (0.993 ns)
	'or' operation ('or_ln786_18', src/cpp/video_mandelbrot_generator.cpp:61) [692]  (0 ns)
	'xor' operation ('xor_ln786_18', src/cpp/video_mandelbrot_generator.cpp:61) [693]  (0 ns)
	'and' operation ('and_ln786_31', src/cpp/video_mandelbrot_generator.cpp:61) [694]  (0.978 ns)
	'or' operation ('or_ln340_44', src/cpp/video_mandelbrot_generator.cpp:61) [695]  (0.993 ns)

 <State 21>: 8.42ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln414_13', src/cpp/video_mandelbrot_generator.cpp:64) [749]  (2.27 ns)
	'and' operation ('and_ln700_8', src/cpp/video_mandelbrot_generator.cpp:64) [750]  (0 ns)
	'add' operation ('add_ln415_8', src/cpp/video_mandelbrot_generator.cpp:64) [752]  (2.22 ns)
	'xor' operation ('xor_ln416_15', src/cpp/video_mandelbrot_generator.cpp:64) [754]  (0 ns)
	'and' operation ('and_ln416_8', src/cpp/video_mandelbrot_generator.cpp:64) [755]  (0.978 ns)
	'select' operation ('select_ln416_8', src/cpp/video_mandelbrot_generator.cpp:64) [766]  (0 ns)
	'and' operation ('and_ln786_34', src/cpp/video_mandelbrot_generator.cpp:64) [772]  (0.993 ns)
	'or' operation ('or_ln786_20', src/cpp/video_mandelbrot_generator.cpp:64) [773]  (0 ns)
	'xor' operation ('xor_ln786_20', src/cpp/video_mandelbrot_generator.cpp:64) [774]  (0 ns)
	'and' operation ('and_ln786_35', src/cpp/video_mandelbrot_generator.cpp:64) [775]  (0.978 ns)
	'or' operation ('or_ln340_50', src/cpp/video_mandelbrot_generator.cpp:64) [776]  (0.993 ns)

 <State 22>: 7.15ns
The critical path consists of the following:
	'select' operation ('select_ln340_21', src/cpp/video_mandelbrot_generator.cpp:64) [779]  (1.34 ns)
	'select' operation ('select_ln340_48', src/cpp/video_mandelbrot_generator.cpp:64) [781]  (1.34 ns)
	'sub' operation ('sub_ln1193_7', src/cpp/video_mandelbrot_generator.cpp:59) [810]  (2.22 ns)
	'sub' operation ('sub_ln1193_8', src/cpp/video_mandelbrot_generator.cpp:59) [813]  (2.25 ns)

 <State 23>: 6.89ns
The critical path consists of the following:
	'add' operation ('add_ln1192_11', src/cpp/video_mandelbrot_generator.cpp:59) [815]  (2.29 ns)
	'icmp' operation ('icmp_ln785_5', src/cpp/video_mandelbrot_generator.cpp:59) [820]  (0.937 ns)
	'or' operation ('or_ln785_20', src/cpp/video_mandelbrot_generator.cpp:59) [821]  (0 ns)
	'and' operation ('and_ln785_21', src/cpp/video_mandelbrot_generator.cpp:59) [823]  (0.978 ns)
	'or' operation ('or_ln340_55', src/cpp/video_mandelbrot_generator.cpp:59) [828]  (0 ns)
	'select' operation ('select_ln340_23', src/cpp/video_mandelbrot_generator.cpp:59) [831]  (1.34 ns)
	'select' operation ('select_ln340_50', src/cpp/video_mandelbrot_generator.cpp:59) [833]  (1.34 ns)

 <State 24>: 7.18ns
The critical path consists of the following:
	'mul' operation of DSP[835] ('mul_ln1118_9', src/cpp/video_mandelbrot_generator.cpp:61) [835]  (7.18 ns)

 <State 25>: 8.42ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln414_14', src/cpp/video_mandelbrot_generator.cpp:61) [840]  (2.27 ns)
	'and' operation ('and_ln700_9', src/cpp/video_mandelbrot_generator.cpp:61) [841]  (0 ns)
	'add' operation ('add_ln415_9', src/cpp/video_mandelbrot_generator.cpp:61) [843]  (2.22 ns)
	'xor' operation ('xor_ln416_16', src/cpp/video_mandelbrot_generator.cpp:61) [845]  (0 ns)
	'and' operation ('and_ln416_9', src/cpp/video_mandelbrot_generator.cpp:61) [846]  (0.978 ns)
	'select' operation ('select_ln416_9', src/cpp/video_mandelbrot_generator.cpp:61) [857]  (0 ns)
	'and' operation ('and_ln786_38', src/cpp/video_mandelbrot_generator.cpp:61) [863]  (0.993 ns)
	'or' operation ('or_ln786_21', src/cpp/video_mandelbrot_generator.cpp:61) [864]  (0 ns)
	'xor' operation ('xor_ln786_23', src/cpp/video_mandelbrot_generator.cpp:61) [865]  (0 ns)
	'and' operation ('and_ln786_39', src/cpp/video_mandelbrot_generator.cpp:61) [866]  (0.978 ns)
	'or' operation ('or_ln340_57', src/cpp/video_mandelbrot_generator.cpp:61) [867]  (0.993 ns)

 <State 26>: 6.82ns
The critical path consists of the following:
	'select' operation ('select_ln340_24', src/cpp/video_mandelbrot_generator.cpp:61) [870]  (1.34 ns)
	'select' operation ('select_ln340_51', src/cpp/video_mandelbrot_generator.cpp:61) [872]  (1.34 ns)
	'add' operation ('add_ln1192_12', src/cpp/video_mandelbrot_generator.cpp:56) [914]  (2.22 ns)
	'icmp' operation ('icmp_ln1497_3', src/cpp/video_mandelbrot_generator.cpp:56) [916]  (0.937 ns)
	'select' operation ('p_s', src/cpp/video_mandelbrot_generator.cpp:56) [917]  (0 ns)
	'select' operation ('tmp', src/cpp/video_mandelbrot_generator.cpp:56) [925]  (0.98 ns)

 <State 27>: 3.91ns
The critical path consists of the following:
	fifo write on port 'img_0_data_stream_1_V' (/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_core.h:703->src/cpp/video_mandelbrot_generator.cpp:73) [931]  (3.91 ns)

 <State 28>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
