ARM GAS  C:\Users\gigig\AppData\Local\Temp\ccSTL1kB.s 			page 1


   1              		.cpu cortex-m7
   2              		.arch armv7e-m
   3              		.fpu fpv5-d16
   4              		.eabi_attribute 28, 1
   5              		.eabi_attribute 20, 1
   6              		.eabi_attribute 21, 1
   7              		.eabi_attribute 23, 3
   8              		.eabi_attribute 24, 1
   9              		.eabi_attribute 25, 1
  10              		.eabi_attribute 26, 1
  11              		.eabi_attribute 30, 1
  12              		.eabi_attribute 34, 1
  13              		.eabi_attribute 18, 4
  14              		.file	"stm32h7xx_hal_msp.c"
  15              		.text
  16              	.Ltext0:
  17              		.cfi_sections	.debug_frame
  18              		.section	.text.HAL_MspInit,"ax",%progbits
  19              		.align	1
  20              		.global	HAL_MspInit
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  25              	HAL_MspInit:
  26              	.LFB144:
  27              		.file 1 "../../CM7/Core/Src/stm32h7xx_hal_msp.c"
   1:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** /* USER CODE BEGIN Header */
   2:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** /**
   3:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****   ******************************************************************************
   4:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****   * @file         stm32h7xx_hal_msp.c
   5:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****   * @brief        This file provides code for the MSP Initialization
   6:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****   *               and de-Initialization codes.
   7:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****   ******************************************************************************
   8:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****   * @attention
   9:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****   *
  10:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****   * Copyright (c) 2024 STMicroelectronics.
  11:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****   * All rights reserved.
  12:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****   *
  13:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****   * in the root directory of this software component.
  15:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****   *
  17:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****   ******************************************************************************
  18:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****   */
  19:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** /* USER CODE END Header */
  20:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** 
  21:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** /* Includes ------------------------------------------------------------------*/
  22:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** #include "main.h"
  23:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** 
  24:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** /* USER CODE BEGIN Includes */
  25:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** 
  26:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** /* USER CODE END Includes */
  27:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** extern DMA_HandleTypeDef hdma_usart3_rx;
  28:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** 
  29:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** extern DMA_HandleTypeDef hdma_usart3_tx;
  30:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** 
  31:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** /* Private typedef -----------------------------------------------------------*/
ARM GAS  C:\Users\gigig\AppData\Local\Temp\ccSTL1kB.s 			page 2


  32:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** /* USER CODE BEGIN TD */
  33:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** 
  34:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** /* USER CODE END TD */
  35:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** 
  36:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** /* Private define ------------------------------------------------------------*/
  37:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** /* USER CODE BEGIN Define */
  38:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** 
  39:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** /* USER CODE END Define */
  40:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** 
  41:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** /* Private macro -------------------------------------------------------------*/
  42:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** /* USER CODE BEGIN Macro */
  43:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** 
  44:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** /* USER CODE END Macro */
  45:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** 
  46:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** /* Private variables ---------------------------------------------------------*/
  47:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** /* USER CODE BEGIN PV */
  48:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** 
  49:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** /* USER CODE END PV */
  50:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** 
  51:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** /* Private function prototypes -----------------------------------------------*/
  52:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** /* USER CODE BEGIN PFP */
  53:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** 
  54:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** /* USER CODE END PFP */
  55:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** 
  56:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** /* External functions --------------------------------------------------------*/
  57:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** /* USER CODE BEGIN ExternalFunctions */
  58:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** 
  59:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** /* USER CODE END ExternalFunctions */
  60:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** 
  61:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** /* USER CODE BEGIN 0 */
  62:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** 
  63:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** /* USER CODE END 0 */
  64:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** /**
  65:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****   * Initializes the Global MSP.
  66:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****   */
  67:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** void HAL_MspInit(void)
  68:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** {
  28              		.loc 1 68 1 view -0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 8
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32 0000 00B5     		push	{lr}
  33              	.LCFI0:
  34              		.cfi_def_cfa_offset 4
  35              		.cfi_offset 14, -4
  36 0002 83B0     		sub	sp, sp, #12
  37              	.LCFI1:
  38              		.cfi_def_cfa_offset 16
  69:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 0 */
  70:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** 
  71:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE END MspInit 0 */
  72:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** 
  73:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****   __HAL_RCC_SYSCFG_CLK_ENABLE();
  39              		.loc 1 73 3 view .LVU1
  40              	.LBB2:
  41              		.loc 1 73 3 view .LVU2
  42              		.loc 1 73 3 view .LVU3
ARM GAS  C:\Users\gigig\AppData\Local\Temp\ccSTL1kB.s 			page 3


  43 0004 0A4B     		ldr	r3, .L3
  44 0006 D3F8F420 		ldr	r2, [r3, #244]
  45 000a 42F00202 		orr	r2, r2, #2
  46 000e C3F8F420 		str	r2, [r3, #244]
  47              		.loc 1 73 3 view .LVU4
  48 0012 D3F8F430 		ldr	r3, [r3, #244]
  49 0016 03F00203 		and	r3, r3, #2
  50 001a 0193     		str	r3, [sp, #4]
  51              		.loc 1 73 3 view .LVU5
  52 001c 019B     		ldr	r3, [sp, #4]
  53              	.LBE2:
  54              		.loc 1 73 3 view .LVU6
  74:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** 
  75:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****   /* System interrupt init*/
  76:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****   /* PendSV_IRQn interrupt configuration */
  77:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****   HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
  55              		.loc 1 77 3 view .LVU7
  56 001e 0022     		movs	r2, #0
  57 0020 0F21     		movs	r1, #15
  58 0022 6FF00100 		mvn	r0, #1
  59 0026 FFF7FEFF 		bl	HAL_NVIC_SetPriority
  60              	.LVL0:
  78:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** 
  79:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 1 */
  80:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** 
  81:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE END MspInit 1 */
  82:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** }
  61              		.loc 1 82 1 is_stmt 0 view .LVU8
  62 002a 03B0     		add	sp, sp, #12
  63              	.LCFI2:
  64              		.cfi_def_cfa_offset 4
  65              		@ sp needed
  66 002c 5DF804FB 		ldr	pc, [sp], #4
  67              	.L4:
  68              		.align	2
  69              	.L3:
  70 0030 00440258 		.word	1476543488
  71              		.cfi_endproc
  72              	.LFE144:
  74              		.section	.text.HAL_RTC_MspInit,"ax",%progbits
  75              		.align	1
  76              		.global	HAL_RTC_MspInit
  77              		.syntax unified
  78              		.thumb
  79              		.thumb_func
  81              	HAL_RTC_MspInit:
  82              	.LVL1:
  83              	.LFB145:
  83:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** 
  84:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** /**
  85:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** * @brief RTC MSP Initialization
  86:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** * This function configures the hardware resources used in this example
  87:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** * @param hrtc: RTC handle pointer
  88:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** * @retval None
  89:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** */
  90:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
  91:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** {
ARM GAS  C:\Users\gigig\AppData\Local\Temp\ccSTL1kB.s 			page 4


  84              		.loc 1 91 1 is_stmt 1 view -0
  85              		.cfi_startproc
  86              		@ args = 0, pretend = 0, frame = 192
  87              		@ frame_needed = 0, uses_anonymous_args = 0
  88              		.loc 1 91 1 is_stmt 0 view .LVU10
  89 0000 10B5     		push	{r4, lr}
  90              	.LCFI3:
  91              		.cfi_def_cfa_offset 8
  92              		.cfi_offset 4, -8
  93              		.cfi_offset 14, -4
  94 0002 B0B0     		sub	sp, sp, #192
  95              	.LCFI4:
  96              		.cfi_def_cfa_offset 200
  97 0004 0446     		mov	r4, r0
  92:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
  98              		.loc 1 92 3 is_stmt 1 view .LVU11
  99              		.loc 1 92 28 is_stmt 0 view .LVU12
 100 0006 C022     		movs	r2, #192
 101 0008 0021     		movs	r1, #0
 102 000a 6846     		mov	r0, sp
 103              	.LVL2:
 104              		.loc 1 92 28 view .LVU13
 105 000c FFF7FEFF 		bl	memset
 106              	.LVL3:
  93:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****   if(hrtc->Instance==RTC)
 107              		.loc 1 93 3 is_stmt 1 view .LVU14
 108              		.loc 1 93 10 is_stmt 0 view .LVU15
 109 0010 2268     		ldr	r2, [r4]
 110              		.loc 1 93 5 view .LVU16
 111 0012 0D4B     		ldr	r3, .L11
 112 0014 9A42     		cmp	r2, r3
 113 0016 01D0     		beq	.L9
 114              	.L5:
  94:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****   {
  95:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN RTC_MspInit 0 */
  96:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** 
  97:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE END RTC_MspInit 0 */
  98:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** 
  99:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****   /** Initializes the peripherals clock
 100:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****   */
 101:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 102:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 103:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 104:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     {
 105:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****       Error_Handler();
 106:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     }
 107:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** 
 108:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     /* Peripheral clock enable */
 109:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_RTC_ENABLE();
 110:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN RTC_MspInit 1 */
 111:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** 
 112:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE END RTC_MspInit 1 */
 113:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****   }
 114:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** 
 115:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** }
 115              		.loc 1 115 1 view .LVU17
 116 0018 30B0     		add	sp, sp, #192
ARM GAS  C:\Users\gigig\AppData\Local\Temp\ccSTL1kB.s 			page 5


 117              	.LCFI5:
 118              		.cfi_remember_state
 119              		.cfi_def_cfa_offset 8
 120              		@ sp needed
 121 001a 10BD     		pop	{r4, pc}
 122              	.LVL4:
 123              	.L9:
 124              	.LCFI6:
 125              		.cfi_restore_state
 101:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 126              		.loc 1 101 5 is_stmt 1 view .LVU18
 101:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 127              		.loc 1 101 46 is_stmt 0 view .LVU19
 128 001c 4FF48002 		mov	r2, #4194304
 129 0020 0023     		movs	r3, #0
 130 0022 CDE90023 		strd	r2, [sp]
 102:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 131              		.loc 1 102 5 is_stmt 1 view .LVU20
 102:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 132              		.loc 1 102 43 is_stmt 0 view .LVU21
 133 0026 4FF40073 		mov	r3, #512
 134 002a 2D93     		str	r3, [sp, #180]
 103:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     {
 135              		.loc 1 103 5 is_stmt 1 view .LVU22
 103:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     {
 136              		.loc 1 103 9 is_stmt 0 view .LVU23
 137 002c 6846     		mov	r0, sp
 138 002e FFF7FEFF 		bl	HAL_RCCEx_PeriphCLKConfig
 139              	.LVL5:
 103:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     {
 140              		.loc 1 103 8 view .LVU24
 141 0032 28B9     		cbnz	r0, .L10
 142              	.L7:
 109:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN RTC_MspInit 1 */
 143              		.loc 1 109 5 is_stmt 1 view .LVU25
 144 0034 054A     		ldr	r2, .L11+4
 145 0036 136F     		ldr	r3, [r2, #112]
 146 0038 43F40043 		orr	r3, r3, #32768
 147 003c 1367     		str	r3, [r2, #112]
 148              		.loc 1 115 1 is_stmt 0 view .LVU26
 149 003e EBE7     		b	.L5
 150              	.L10:
 105:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     }
 151              		.loc 1 105 7 is_stmt 1 view .LVU27
 152 0040 FFF7FEFF 		bl	Error_Handler
 153              	.LVL6:
 154 0044 F6E7     		b	.L7
 155              	.L12:
 156 0046 00BF     		.align	2
 157              	.L11:
 158 0048 00400058 		.word	1476411392
 159 004c 00440258 		.word	1476543488
 160              		.cfi_endproc
 161              	.LFE145:
 163              		.section	.text.HAL_RTC_MspDeInit,"ax",%progbits
 164              		.align	1
 165              		.global	HAL_RTC_MspDeInit
ARM GAS  C:\Users\gigig\AppData\Local\Temp\ccSTL1kB.s 			page 6


 166              		.syntax unified
 167              		.thumb
 168              		.thumb_func
 170              	HAL_RTC_MspDeInit:
 171              	.LVL7:
 172              	.LFB146:
 116:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** 
 117:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** /**
 118:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** * @brief RTC MSP De-Initialization
 119:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 120:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** * @param hrtc: RTC handle pointer
 121:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** * @retval None
 122:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** */
 123:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** void HAL_RTC_MspDeInit(RTC_HandleTypeDef* hrtc)
 124:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** {
 173              		.loc 1 124 1 view -0
 174              		.cfi_startproc
 175              		@ args = 0, pretend = 0, frame = 0
 176              		@ frame_needed = 0, uses_anonymous_args = 0
 177              		@ link register save eliminated.
 125:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****   if(hrtc->Instance==RTC)
 178              		.loc 1 125 3 view .LVU29
 179              		.loc 1 125 10 is_stmt 0 view .LVU30
 180 0000 0268     		ldr	r2, [r0]
 181              		.loc 1 125 5 view .LVU31
 182 0002 054B     		ldr	r3, .L16
 183 0004 9A42     		cmp	r2, r3
 184 0006 00D0     		beq	.L15
 185              	.L13:
 126:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****   {
 127:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN RTC_MspDeInit 0 */
 128:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** 
 129:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE END RTC_MspDeInit 0 */
 130:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     /* Peripheral clock disable */
 131:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_RTC_DISABLE();
 132:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN RTC_MspDeInit 1 */
 133:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** 
 134:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE END RTC_MspDeInit 1 */
 135:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****   }
 136:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** 
 137:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** }
 186              		.loc 1 137 1 view .LVU32
 187 0008 7047     		bx	lr
 188              	.L15:
 131:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN RTC_MspDeInit 1 */
 189              		.loc 1 131 5 is_stmt 1 view .LVU33
 190 000a 044A     		ldr	r2, .L16+4
 191 000c 136F     		ldr	r3, [r2, #112]
 192 000e 23F40043 		bic	r3, r3, #32768
 193 0012 1367     		str	r3, [r2, #112]
 194              		.loc 1 137 1 is_stmt 0 view .LVU34
 195 0014 F8E7     		b	.L13
 196              	.L17:
 197 0016 00BF     		.align	2
 198              	.L16:
 199 0018 00400058 		.word	1476411392
 200 001c 00440258 		.word	1476543488
ARM GAS  C:\Users\gigig\AppData\Local\Temp\ccSTL1kB.s 			page 7


 201              		.cfi_endproc
 202              	.LFE146:
 204              		.section	.text.HAL_UART_MspInit,"ax",%progbits
 205              		.align	1
 206              		.global	HAL_UART_MspInit
 207              		.syntax unified
 208              		.thumb
 209              		.thumb_func
 211              	HAL_UART_MspInit:
 212              	.LVL8:
 213              	.LFB147:
 138:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** 
 139:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** /**
 140:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** * @brief UART MSP Initialization
 141:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** * This function configures the hardware resources used in this example
 142:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** * @param huart: UART handle pointer
 143:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** * @retval None
 144:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** */
 145:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** void HAL_UART_MspInit(UART_HandleTypeDef* huart)
 146:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** {
 214              		.loc 1 146 1 is_stmt 1 view -0
 215              		.cfi_startproc
 216              		@ args = 0, pretend = 0, frame = 224
 217              		@ frame_needed = 0, uses_anonymous_args = 0
 218              		.loc 1 146 1 is_stmt 0 view .LVU36
 219 0000 30B5     		push	{r4, r5, lr}
 220              	.LCFI7:
 221              		.cfi_def_cfa_offset 12
 222              		.cfi_offset 4, -12
 223              		.cfi_offset 5, -8
 224              		.cfi_offset 14, -4
 225 0002 B9B0     		sub	sp, sp, #228
 226              	.LCFI8:
 227              		.cfi_def_cfa_offset 240
 228 0004 0446     		mov	r4, r0
 147:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 229              		.loc 1 147 3 is_stmt 1 view .LVU37
 230              		.loc 1 147 20 is_stmt 0 view .LVU38
 231 0006 0021     		movs	r1, #0
 232 0008 3391     		str	r1, [sp, #204]
 233 000a 3491     		str	r1, [sp, #208]
 234 000c 3591     		str	r1, [sp, #212]
 235 000e 3691     		str	r1, [sp, #216]
 236 0010 3791     		str	r1, [sp, #220]
 148:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 237              		.loc 1 148 3 is_stmt 1 view .LVU39
 238              		.loc 1 148 28 is_stmt 0 view .LVU40
 239 0012 C022     		movs	r2, #192
 240 0014 02A8     		add	r0, sp, #8
 241              	.LVL9:
 242              		.loc 1 148 28 view .LVU41
 243 0016 FFF7FEFF 		bl	memset
 244              	.LVL10:
 149:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****   if(huart->Instance==USART3)
 245              		.loc 1 149 3 is_stmt 1 view .LVU42
 246              		.loc 1 149 11 is_stmt 0 view .LVU43
 247 001a 2268     		ldr	r2, [r4]
ARM GAS  C:\Users\gigig\AppData\Local\Temp\ccSTL1kB.s 			page 8


 248              		.loc 1 149 5 view .LVU44
 249 001c 3A4B     		ldr	r3, .L28
 250 001e 9A42     		cmp	r2, r3
 251 0020 01D0     		beq	.L24
 252              	.L18:
 150:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****   {
 151:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN USART3_MspInit 0 */
 152:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** 
 153:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE END USART3_MspInit 0 */
 154:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** 
 155:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****   /** Initializes the peripherals clock
 156:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****   */
 157:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 158:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 159:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 160:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     {
 161:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****       Error_Handler();
 162:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     }
 163:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** 
 164:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     /* Peripheral clock enable */
 165:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_USART3_CLK_ENABLE();
 166:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** 
 167:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_GPIOD_CLK_ENABLE();
 168:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     /**USART3 GPIO Configuration
 169:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     PD8     ------> USART3_TX
 170:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     PD9     ------> USART3_RX
 171:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     */
 172:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pin = STLINK_RX_Pin|STLINK_TX_Pin;
 173:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 174:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 175:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 176:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 177:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 178:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** 
 179:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     /* USART3 DMA Init */
 180:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     /* USART3_RX Init */
 181:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     hdma_usart3_rx.Instance = DMA1_Stream0;
 182:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     hdma_usart3_rx.Init.Request = DMA_REQUEST_USART3_RX;
 183:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     hdma_usart3_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 184:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     hdma_usart3_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 185:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     hdma_usart3_rx.Init.MemInc = DMA_MINC_ENABLE;
 186:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     hdma_usart3_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 187:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     hdma_usart3_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 188:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     hdma_usart3_rx.Init.Mode = DMA_NORMAL;
 189:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     hdma_usart3_rx.Init.Priority = DMA_PRIORITY_MEDIUM;
 190:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     hdma_usart3_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 191:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_usart3_rx) != HAL_OK)
 192:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     {
 193:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****       Error_Handler();
 194:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     }
 195:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** 
 196:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     __HAL_LINKDMA(huart,hdmarx,hdma_usart3_rx);
 197:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** 
 198:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     /* USART3_TX Init */
 199:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     hdma_usart3_tx.Instance = DMA1_Stream1;
 200:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     hdma_usart3_tx.Init.Request = DMA_REQUEST_USART3_TX;
 201:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     hdma_usart3_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
ARM GAS  C:\Users\gigig\AppData\Local\Temp\ccSTL1kB.s 			page 9


 202:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     hdma_usart3_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 203:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     hdma_usart3_tx.Init.MemInc = DMA_MINC_ENABLE;
 204:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     hdma_usart3_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 205:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     hdma_usart3_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 206:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     hdma_usart3_tx.Init.Mode = DMA_NORMAL;
 207:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     hdma_usart3_tx.Init.Priority = DMA_PRIORITY_LOW;
 208:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     hdma_usart3_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 209:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_usart3_tx) != HAL_OK)
 210:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     {
 211:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****       Error_Handler();
 212:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     }
 213:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** 
 214:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     __HAL_LINKDMA(huart,hdmatx,hdma_usart3_tx);
 215:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** 
 216:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     /* USART3 interrupt Init */
 217:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     HAL_NVIC_SetPriority(USART3_IRQn, 5, 0);
 218:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(USART3_IRQn);
 219:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN USART3_MspInit 1 */
 220:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** 
 221:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE END USART3_MspInit 1 */
 222:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****   }
 223:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** 
 224:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** }
 253              		.loc 1 224 1 view .LVU45
 254 0022 39B0     		add	sp, sp, #228
 255              	.LCFI9:
 256              		.cfi_remember_state
 257              		.cfi_def_cfa_offset 12
 258              		@ sp needed
 259 0024 30BD     		pop	{r4, r5, pc}
 260              	.LVL11:
 261              	.L24:
 262              	.LCFI10:
 263              		.cfi_restore_state
 157:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 264              		.loc 1 157 5 is_stmt 1 view .LVU46
 157:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 265              		.loc 1 157 46 is_stmt 0 view .LVU47
 266 0026 0222     		movs	r2, #2
 267 0028 0023     		movs	r3, #0
 268 002a CDE90223 		strd	r2, [sp, #8]
 158:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 269              		.loc 1 158 5 is_stmt 1 view .LVU48
 159:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     {
 270              		.loc 1 159 5 view .LVU49
 159:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     {
 271              		.loc 1 159 9 is_stmt 0 view .LVU50
 272 002e 02A8     		add	r0, sp, #8
 273 0030 FFF7FEFF 		bl	HAL_RCCEx_PeriphCLKConfig
 274              	.LVL12:
 159:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     {
 275              		.loc 1 159 8 view .LVU51
 276 0034 0028     		cmp	r0, #0
 277 0036 5ED1     		bne	.L25
 278              	.L20:
 165:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** 
 279              		.loc 1 165 5 is_stmt 1 view .LVU52
ARM GAS  C:\Users\gigig\AppData\Local\Temp\ccSTL1kB.s 			page 10


 280              	.LBB3:
 165:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** 
 281              		.loc 1 165 5 view .LVU53
 165:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** 
 282              		.loc 1 165 5 view .LVU54
 283 0038 344B     		ldr	r3, .L28+4
 284 003a D3F8E820 		ldr	r2, [r3, #232]
 285 003e 42F48022 		orr	r2, r2, #262144
 286 0042 C3F8E820 		str	r2, [r3, #232]
 165:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** 
 287              		.loc 1 165 5 view .LVU55
 288 0046 D3F8E820 		ldr	r2, [r3, #232]
 289 004a 02F48022 		and	r2, r2, #262144
 290 004e 0092     		str	r2, [sp]
 165:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** 
 291              		.loc 1 165 5 view .LVU56
 292 0050 009A     		ldr	r2, [sp]
 293              	.LBE3:
 165:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** 
 294              		.loc 1 165 5 view .LVU57
 167:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     /**USART3 GPIO Configuration
 295              		.loc 1 167 5 view .LVU58
 296              	.LBB4:
 167:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     /**USART3 GPIO Configuration
 297              		.loc 1 167 5 view .LVU59
 167:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     /**USART3 GPIO Configuration
 298              		.loc 1 167 5 view .LVU60
 299 0052 D3F8E020 		ldr	r2, [r3, #224]
 300 0056 42F00802 		orr	r2, r2, #8
 301 005a C3F8E020 		str	r2, [r3, #224]
 167:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     /**USART3 GPIO Configuration
 302              		.loc 1 167 5 view .LVU61
 303 005e D3F8E030 		ldr	r3, [r3, #224]
 304 0062 03F00803 		and	r3, r3, #8
 305 0066 0193     		str	r3, [sp, #4]
 167:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     /**USART3 GPIO Configuration
 306              		.loc 1 167 5 view .LVU62
 307 0068 019B     		ldr	r3, [sp, #4]
 308              	.LBE4:
 167:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     /**USART3 GPIO Configuration
 309              		.loc 1 167 5 view .LVU63
 172:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 310              		.loc 1 172 5 view .LVU64
 172:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 311              		.loc 1 172 25 is_stmt 0 view .LVU65
 312 006a 4FF44073 		mov	r3, #768
 313 006e 3393     		str	r3, [sp, #204]
 173:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 314              		.loc 1 173 5 is_stmt 1 view .LVU66
 173:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 315              		.loc 1 173 26 is_stmt 0 view .LVU67
 316 0070 0223     		movs	r3, #2
 317 0072 3493     		str	r3, [sp, #208]
 174:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 318              		.loc 1 174 5 is_stmt 1 view .LVU68
 174:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 319              		.loc 1 174 26 is_stmt 0 view .LVU69
ARM GAS  C:\Users\gigig\AppData\Local\Temp\ccSTL1kB.s 			page 11


 320 0074 0025     		movs	r5, #0
 321 0076 3595     		str	r5, [sp, #212]
 175:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 322              		.loc 1 175 5 is_stmt 1 view .LVU70
 175:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 323              		.loc 1 175 27 is_stmt 0 view .LVU71
 324 0078 3695     		str	r5, [sp, #216]
 176:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 325              		.loc 1 176 5 is_stmt 1 view .LVU72
 176:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 326              		.loc 1 176 31 is_stmt 0 view .LVU73
 327 007a 0723     		movs	r3, #7
 328 007c 3793     		str	r3, [sp, #220]
 177:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** 
 329              		.loc 1 177 5 is_stmt 1 view .LVU74
 330 007e 33A9     		add	r1, sp, #204
 331 0080 2348     		ldr	r0, .L28+8
 332 0082 FFF7FEFF 		bl	HAL_GPIO_Init
 333              	.LVL13:
 181:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     hdma_usart3_rx.Init.Request = DMA_REQUEST_USART3_RX;
 334              		.loc 1 181 5 view .LVU75
 181:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     hdma_usart3_rx.Init.Request = DMA_REQUEST_USART3_RX;
 335              		.loc 1 181 29 is_stmt 0 view .LVU76
 336 0086 2348     		ldr	r0, .L28+12
 337 0088 234B     		ldr	r3, .L28+16
 338 008a 0360     		str	r3, [r0]
 182:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     hdma_usart3_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 339              		.loc 1 182 5 is_stmt 1 view .LVU77
 182:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     hdma_usart3_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 340              		.loc 1 182 33 is_stmt 0 view .LVU78
 341 008c 2D23     		movs	r3, #45
 342 008e 4360     		str	r3, [r0, #4]
 183:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     hdma_usart3_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 343              		.loc 1 183 5 is_stmt 1 view .LVU79
 183:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     hdma_usart3_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 344              		.loc 1 183 35 is_stmt 0 view .LVU80
 345 0090 8560     		str	r5, [r0, #8]
 184:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     hdma_usart3_rx.Init.MemInc = DMA_MINC_ENABLE;
 346              		.loc 1 184 5 is_stmt 1 view .LVU81
 184:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     hdma_usart3_rx.Init.MemInc = DMA_MINC_ENABLE;
 347              		.loc 1 184 35 is_stmt 0 view .LVU82
 348 0092 C560     		str	r5, [r0, #12]
 185:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     hdma_usart3_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 349              		.loc 1 185 5 is_stmt 1 view .LVU83
 185:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     hdma_usart3_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 350              		.loc 1 185 32 is_stmt 0 view .LVU84
 351 0094 4FF48063 		mov	r3, #1024
 352 0098 0361     		str	r3, [r0, #16]
 186:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     hdma_usart3_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 353              		.loc 1 186 5 is_stmt 1 view .LVU85
 186:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     hdma_usart3_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 354              		.loc 1 186 45 is_stmt 0 view .LVU86
 355 009a 4561     		str	r5, [r0, #20]
 187:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     hdma_usart3_rx.Init.Mode = DMA_NORMAL;
 356              		.loc 1 187 5 is_stmt 1 view .LVU87
 187:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     hdma_usart3_rx.Init.Mode = DMA_NORMAL;
 357              		.loc 1 187 42 is_stmt 0 view .LVU88
ARM GAS  C:\Users\gigig\AppData\Local\Temp\ccSTL1kB.s 			page 12


 358 009c 8561     		str	r5, [r0, #24]
 188:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     hdma_usart3_rx.Init.Priority = DMA_PRIORITY_MEDIUM;
 359              		.loc 1 188 5 is_stmt 1 view .LVU89
 188:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     hdma_usart3_rx.Init.Priority = DMA_PRIORITY_MEDIUM;
 360              		.loc 1 188 30 is_stmt 0 view .LVU90
 361 009e C561     		str	r5, [r0, #28]
 189:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     hdma_usart3_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 362              		.loc 1 189 5 is_stmt 1 view .LVU91
 189:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     hdma_usart3_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 363              		.loc 1 189 34 is_stmt 0 view .LVU92
 364 00a0 4FF48033 		mov	r3, #65536
 365 00a4 0362     		str	r3, [r0, #32]
 190:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_usart3_rx) != HAL_OK)
 366              		.loc 1 190 5 is_stmt 1 view .LVU93
 190:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_usart3_rx) != HAL_OK)
 367              		.loc 1 190 34 is_stmt 0 view .LVU94
 368 00a6 4562     		str	r5, [r0, #36]
 191:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     {
 369              		.loc 1 191 5 is_stmt 1 view .LVU95
 191:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     {
 370              		.loc 1 191 9 is_stmt 0 view .LVU96
 371 00a8 FFF7FEFF 		bl	HAL_DMA_Init
 372              	.LVL14:
 191:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     {
 373              		.loc 1 191 8 view .LVU97
 374 00ac 30BB     		cbnz	r0, .L26
 375              	.L21:
 196:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** 
 376              		.loc 1 196 5 is_stmt 1 view .LVU98
 196:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** 
 377              		.loc 1 196 5 view .LVU99
 378 00ae 194B     		ldr	r3, .L28+12
 379 00b0 C4F88030 		str	r3, [r4, #128]
 196:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** 
 380              		.loc 1 196 5 view .LVU100
 381 00b4 9C63     		str	r4, [r3, #56]
 196:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** 
 382              		.loc 1 196 5 view .LVU101
 199:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     hdma_usart3_tx.Init.Request = DMA_REQUEST_USART3_TX;
 383              		.loc 1 199 5 view .LVU102
 199:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     hdma_usart3_tx.Init.Request = DMA_REQUEST_USART3_TX;
 384              		.loc 1 199 29 is_stmt 0 view .LVU103
 385 00b6 1948     		ldr	r0, .L28+20
 386 00b8 194B     		ldr	r3, .L28+24
 387 00ba 0360     		str	r3, [r0]
 200:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     hdma_usart3_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 388              		.loc 1 200 5 is_stmt 1 view .LVU104
 200:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     hdma_usart3_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 389              		.loc 1 200 33 is_stmt 0 view .LVU105
 390 00bc 2E23     		movs	r3, #46
 391 00be 4360     		str	r3, [r0, #4]
 201:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     hdma_usart3_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 392              		.loc 1 201 5 is_stmt 1 view .LVU106
 201:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     hdma_usart3_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 393              		.loc 1 201 35 is_stmt 0 view .LVU107
 394 00c0 4023     		movs	r3, #64
 395 00c2 8360     		str	r3, [r0, #8]
ARM GAS  C:\Users\gigig\AppData\Local\Temp\ccSTL1kB.s 			page 13


 202:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     hdma_usart3_tx.Init.MemInc = DMA_MINC_ENABLE;
 396              		.loc 1 202 5 is_stmt 1 view .LVU108
 202:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     hdma_usart3_tx.Init.MemInc = DMA_MINC_ENABLE;
 397              		.loc 1 202 35 is_stmt 0 view .LVU109
 398 00c4 0023     		movs	r3, #0
 399 00c6 C360     		str	r3, [r0, #12]
 203:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     hdma_usart3_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 400              		.loc 1 203 5 is_stmt 1 view .LVU110
 203:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     hdma_usart3_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 401              		.loc 1 203 32 is_stmt 0 view .LVU111
 402 00c8 4FF48062 		mov	r2, #1024
 403 00cc 0261     		str	r2, [r0, #16]
 204:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     hdma_usart3_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 404              		.loc 1 204 5 is_stmt 1 view .LVU112
 204:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     hdma_usart3_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 405              		.loc 1 204 45 is_stmt 0 view .LVU113
 406 00ce 4361     		str	r3, [r0, #20]
 205:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     hdma_usart3_tx.Init.Mode = DMA_NORMAL;
 407              		.loc 1 205 5 is_stmt 1 view .LVU114
 205:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     hdma_usart3_tx.Init.Mode = DMA_NORMAL;
 408              		.loc 1 205 42 is_stmt 0 view .LVU115
 409 00d0 8361     		str	r3, [r0, #24]
 206:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     hdma_usart3_tx.Init.Priority = DMA_PRIORITY_LOW;
 410              		.loc 1 206 5 is_stmt 1 view .LVU116
 206:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     hdma_usart3_tx.Init.Priority = DMA_PRIORITY_LOW;
 411              		.loc 1 206 30 is_stmt 0 view .LVU117
 412 00d2 C361     		str	r3, [r0, #28]
 207:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     hdma_usart3_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 413              		.loc 1 207 5 is_stmt 1 view .LVU118
 207:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     hdma_usart3_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 414              		.loc 1 207 34 is_stmt 0 view .LVU119
 415 00d4 0362     		str	r3, [r0, #32]
 208:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_usart3_tx) != HAL_OK)
 416              		.loc 1 208 5 is_stmt 1 view .LVU120
 208:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_usart3_tx) != HAL_OK)
 417              		.loc 1 208 34 is_stmt 0 view .LVU121
 418 00d6 4362     		str	r3, [r0, #36]
 209:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     {
 419              		.loc 1 209 5 is_stmt 1 view .LVU122
 209:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     {
 420              		.loc 1 209 9 is_stmt 0 view .LVU123
 421 00d8 FFF7FEFF 		bl	HAL_DMA_Init
 422              	.LVL15:
 209:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     {
 423              		.loc 1 209 8 view .LVU124
 424 00dc 88B9     		cbnz	r0, .L27
 425              	.L22:
 214:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** 
 426              		.loc 1 214 5 is_stmt 1 view .LVU125
 214:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** 
 427              		.loc 1 214 5 view .LVU126
 428 00de 0F4B     		ldr	r3, .L28+20
 429 00e0 E367     		str	r3, [r4, #124]
 214:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** 
 430              		.loc 1 214 5 view .LVU127
 431 00e2 9C63     		str	r4, [r3, #56]
 214:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** 
ARM GAS  C:\Users\gigig\AppData\Local\Temp\ccSTL1kB.s 			page 14


 432              		.loc 1 214 5 view .LVU128
 217:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(USART3_IRQn);
 433              		.loc 1 217 5 view .LVU129
 434 00e4 0022     		movs	r2, #0
 435 00e6 0521     		movs	r1, #5
 436 00e8 2720     		movs	r0, #39
 437 00ea FFF7FEFF 		bl	HAL_NVIC_SetPriority
 438              	.LVL16:
 218:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN USART3_MspInit 1 */
 439              		.loc 1 218 5 view .LVU130
 440 00ee 2720     		movs	r0, #39
 441 00f0 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 442              	.LVL17:
 443              		.loc 1 224 1 is_stmt 0 view .LVU131
 444 00f4 95E7     		b	.L18
 445              	.L25:
 161:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     }
 446              		.loc 1 161 7 is_stmt 1 view .LVU132
 447 00f6 FFF7FEFF 		bl	Error_Handler
 448              	.LVL18:
 449 00fa 9DE7     		b	.L20
 450              	.L26:
 193:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     }
 451              		.loc 1 193 7 view .LVU133
 452 00fc FFF7FEFF 		bl	Error_Handler
 453              	.LVL19:
 454 0100 D5E7     		b	.L21
 455              	.L27:
 211:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     }
 456              		.loc 1 211 7 view .LVU134
 457 0102 FFF7FEFF 		bl	Error_Handler
 458              	.LVL20:
 459 0106 EAE7     		b	.L22
 460              	.L29:
 461              		.align	2
 462              	.L28:
 463 0108 00480040 		.word	1073760256
 464 010c 00440258 		.word	1476543488
 465 0110 000C0258 		.word	1476529152
 466 0114 00000000 		.word	hdma_usart3_rx
 467 0118 10000240 		.word	1073872912
 468 011c 00000000 		.word	hdma_usart3_tx
 469 0120 28000240 		.word	1073872936
 470              		.cfi_endproc
 471              	.LFE147:
 473              		.section	.text.HAL_UART_MspDeInit,"ax",%progbits
 474              		.align	1
 475              		.global	HAL_UART_MspDeInit
 476              		.syntax unified
 477              		.thumb
 478              		.thumb_func
 480              	HAL_UART_MspDeInit:
 481              	.LVL21:
 482              	.LFB148:
 225:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** 
 226:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** /**
 227:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** * @brief UART MSP De-Initialization
ARM GAS  C:\Users\gigig\AppData\Local\Temp\ccSTL1kB.s 			page 15


 228:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 229:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** * @param huart: UART handle pointer
 230:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** * @retval None
 231:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** */
 232:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** void HAL_UART_MspDeInit(UART_HandleTypeDef* huart)
 233:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** {
 483              		.loc 1 233 1 view -0
 484              		.cfi_startproc
 485              		@ args = 0, pretend = 0, frame = 0
 486              		@ frame_needed = 0, uses_anonymous_args = 0
 234:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****   if(huart->Instance==USART3)
 487              		.loc 1 234 3 view .LVU136
 488              		.loc 1 234 11 is_stmt 0 view .LVU137
 489 0000 0268     		ldr	r2, [r0]
 490              		.loc 1 234 5 view .LVU138
 491 0002 0E4B     		ldr	r3, .L37
 492 0004 9A42     		cmp	r2, r3
 493 0006 00D0     		beq	.L36
 494 0008 7047     		bx	lr
 495              	.L36:
 233:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****   if(huart->Instance==USART3)
 496              		.loc 1 233 1 view .LVU139
 497 000a 10B5     		push	{r4, lr}
 498              	.LCFI11:
 499              		.cfi_def_cfa_offset 8
 500              		.cfi_offset 4, -8
 501              		.cfi_offset 14, -4
 502 000c 0446     		mov	r4, r0
 235:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****   {
 236:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN USART3_MspDeInit 0 */
 237:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** 
 238:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE END USART3_MspDeInit 0 */
 239:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     /* Peripheral clock disable */
 240:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_USART3_CLK_DISABLE();
 503              		.loc 1 240 5 is_stmt 1 view .LVU140
 504 000e 0C4A     		ldr	r2, .L37+4
 505 0010 D2F8E830 		ldr	r3, [r2, #232]
 506 0014 23F48023 		bic	r3, r3, #262144
 507 0018 C2F8E830 		str	r3, [r2, #232]
 241:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** 
 242:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     /**USART3 GPIO Configuration
 243:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     PD8     ------> USART3_TX
 244:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     PD9     ------> USART3_RX
 245:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     */
 246:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOD, STLINK_RX_Pin|STLINK_TX_Pin);
 508              		.loc 1 246 5 view .LVU141
 509 001c 4FF44071 		mov	r1, #768
 510 0020 0848     		ldr	r0, .L37+8
 511              	.LVL22:
 512              		.loc 1 246 5 is_stmt 0 view .LVU142
 513 0022 FFF7FEFF 		bl	HAL_GPIO_DeInit
 514              	.LVL23:
 247:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** 
 248:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     /* USART3 DMA DeInit */
 249:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     HAL_DMA_DeInit(huart->hdmarx);
 515              		.loc 1 249 5 is_stmt 1 view .LVU143
 516 0026 D4F88000 		ldr	r0, [r4, #128]
ARM GAS  C:\Users\gigig\AppData\Local\Temp\ccSTL1kB.s 			page 16


 517 002a FFF7FEFF 		bl	HAL_DMA_DeInit
 518              	.LVL24:
 250:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     HAL_DMA_DeInit(huart->hdmatx);
 519              		.loc 1 250 5 view .LVU144
 520 002e E06F     		ldr	r0, [r4, #124]
 521 0030 FFF7FEFF 		bl	HAL_DMA_DeInit
 522              	.LVL25:
 251:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** 
 252:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     /* USART3 interrupt DeInit */
 253:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(USART3_IRQn);
 523              		.loc 1 253 5 view .LVU145
 524 0034 2720     		movs	r0, #39
 525 0036 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 526              	.LVL26:
 254:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN USART3_MspDeInit 1 */
 255:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** 
 256:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE END USART3_MspDeInit 1 */
 257:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****   }
 258:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** 
 259:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** }
 527              		.loc 1 259 1 is_stmt 0 view .LVU146
 528 003a 10BD     		pop	{r4, pc}
 529              	.LVL27:
 530              	.L38:
 531              		.loc 1 259 1 view .LVU147
 532              		.align	2
 533              	.L37:
 534 003c 00480040 		.word	1073760256
 535 0040 00440258 		.word	1476543488
 536 0044 000C0258 		.word	1476529152
 537              		.cfi_endproc
 538              	.LFE148:
 540              		.text
 541              	.Letext0:
 542              		.file 2 "c:\\program files (x86)\\gnu arm embedded toolchain\\10 2021.10\\arm-none-eabi\\include\\
 543              		.file 3 "c:\\program files (x86)\\gnu arm embedded toolchain\\10 2021.10\\arm-none-eabi\\include\\
 544              		.file 4 "../../Drivers/CMSIS/Device/ST/STM32H7xx/Include/stm32h755xx.h"
 545              		.file 5 "../../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_def.h"
 546              		.file 6 "../../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_rcc_ex.h"
 547              		.file 7 "../../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_gpio.h"
 548              		.file 8 "../../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_dma.h"
 549              		.file 9 "../../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_rtc.h"
 550              		.file 10 "../../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_uart.h"
 551              		.file 11 "../../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_cortex.h"
 552              		.file 12 "../../CM7/Core/Inc/main.h"
 553              		.file 13 "<built-in>"
ARM GAS  C:\Users\gigig\AppData\Local\Temp\ccSTL1kB.s 			page 17


DEFINED SYMBOLS
                            *ABS*:00000000 stm32h7xx_hal_msp.c
C:\Users\gigig\AppData\Local\Temp\ccSTL1kB.s:19     .text.HAL_MspInit:00000000 $t
C:\Users\gigig\AppData\Local\Temp\ccSTL1kB.s:25     .text.HAL_MspInit:00000000 HAL_MspInit
C:\Users\gigig\AppData\Local\Temp\ccSTL1kB.s:70     .text.HAL_MspInit:00000030 $d
C:\Users\gigig\AppData\Local\Temp\ccSTL1kB.s:75     .text.HAL_RTC_MspInit:00000000 $t
C:\Users\gigig\AppData\Local\Temp\ccSTL1kB.s:81     .text.HAL_RTC_MspInit:00000000 HAL_RTC_MspInit
C:\Users\gigig\AppData\Local\Temp\ccSTL1kB.s:158    .text.HAL_RTC_MspInit:00000048 $d
C:\Users\gigig\AppData\Local\Temp\ccSTL1kB.s:164    .text.HAL_RTC_MspDeInit:00000000 $t
C:\Users\gigig\AppData\Local\Temp\ccSTL1kB.s:170    .text.HAL_RTC_MspDeInit:00000000 HAL_RTC_MspDeInit
C:\Users\gigig\AppData\Local\Temp\ccSTL1kB.s:199    .text.HAL_RTC_MspDeInit:00000018 $d
C:\Users\gigig\AppData\Local\Temp\ccSTL1kB.s:205    .text.HAL_UART_MspInit:00000000 $t
C:\Users\gigig\AppData\Local\Temp\ccSTL1kB.s:211    .text.HAL_UART_MspInit:00000000 HAL_UART_MspInit
C:\Users\gigig\AppData\Local\Temp\ccSTL1kB.s:463    .text.HAL_UART_MspInit:00000108 $d
C:\Users\gigig\AppData\Local\Temp\ccSTL1kB.s:474    .text.HAL_UART_MspDeInit:00000000 $t
C:\Users\gigig\AppData\Local\Temp\ccSTL1kB.s:480    .text.HAL_UART_MspDeInit:00000000 HAL_UART_MspDeInit
C:\Users\gigig\AppData\Local\Temp\ccSTL1kB.s:534    .text.HAL_UART_MspDeInit:0000003c $d

UNDEFINED SYMBOLS
HAL_NVIC_SetPriority
memset
HAL_RCCEx_PeriphCLKConfig
Error_Handler
HAL_GPIO_Init
HAL_DMA_Init
HAL_NVIC_EnableIRQ
hdma_usart3_rx
hdma_usart3_tx
HAL_GPIO_DeInit
HAL_DMA_DeInit
HAL_NVIC_DisableIRQ
