{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1672331136494 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1672331136498 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 30 00:25:35 2022 " "Processing started: Fri Dec 30 00:25:35 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1672331136498 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1672331136498 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta FinalProject -c FinalProject " "Command: quartus_sta FinalProject -c FinalProject" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1672331136498 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1672331136628 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1672331137297 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1672331137297 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1672331137326 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1672331137326 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "33 " "The Timing Analyzer is analyzing 33 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1672331137598 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "FinalProject.sdc " "Synopsys Design Constraints File file not found: 'FinalProject.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1672331137623 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1672331137623 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name check check " "create_clock -period 1.000 -name check check" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1672331137623 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name divClk divClk " "create_clock -period 1.000 -name divClk divClk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1672331137623 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name start start " "create_clock -period 1.000 -name start start" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1672331137623 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1672331137623 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "A3~34\|combout " "Node \"A3~34\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1672331137623 ""} { "Warning" "WSTA_SCC_NODE" "A3\[1\]~6\|dataa " "Node \"A3\[1\]~6\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1672331137623 ""} { "Warning" "WSTA_SCC_NODE" "A3\[1\]~6\|combout " "Node \"A3\[1\]~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1672331137623 ""} { "Warning" "WSTA_SCC_NODE" "A3~34\|datad " "Node \"A3~34\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1672331137623 ""}  } { { "FinalProject.v" "" { Text "C:/Verilog/FinalProject/FinalProject.v" 14 -1 0 } } { "FinalProject.v" "" { Text "C:/Verilog/FinalProject/FinalProject.v" 52 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1672331137623 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "A3~33\|combout " "Node \"A3~33\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1672331137623 ""} { "Warning" "WSTA_SCC_NODE" "A3\[0\]~2\|datad " "Node \"A3\[0\]~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1672331137623 ""} { "Warning" "WSTA_SCC_NODE" "A3\[0\]~2\|combout " "Node \"A3\[0\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1672331137623 ""} { "Warning" "WSTA_SCC_NODE" "A3~33\|datad " "Node \"A3~33\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1672331137623 ""}  } { { "FinalProject.v" "" { Text "C:/Verilog/FinalProject/FinalProject.v" 14 -1 0 } } { "FinalProject.v" "" { Text "C:/Verilog/FinalProject/FinalProject.v" 52 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1672331137623 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "A3~32\|combout " "Node \"A3~32\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1672331137623 ""} { "Warning" "WSTA_SCC_NODE" "A3\[3\]~14\|datac " "Node \"A3\[3\]~14\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1672331137623 ""} { "Warning" "WSTA_SCC_NODE" "A3\[3\]~14\|combout " "Node \"A3\[3\]~14\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1672331137623 ""} { "Warning" "WSTA_SCC_NODE" "A3~32\|dataa " "Node \"A3~32\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1672331137623 ""}  } { { "FinalProject.v" "" { Text "C:/Verilog/FinalProject/FinalProject.v" 14 -1 0 } } { "FinalProject.v" "" { Text "C:/Verilog/FinalProject/FinalProject.v" 52 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1672331137623 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "A3~31\|combout " "Node \"A3~31\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1672331137623 ""} { "Warning" "WSTA_SCC_NODE" "A3\[2\]~10\|dataa " "Node \"A3\[2\]~10\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1672331137623 ""} { "Warning" "WSTA_SCC_NODE" "A3\[2\]~10\|combout " "Node \"A3\[2\]~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1672331137623 ""} { "Warning" "WSTA_SCC_NODE" "A3~31\|dataa " "Node \"A3~31\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1672331137623 ""}  } { { "FinalProject.v" "" { Text "C:/Verilog/FinalProject/FinalProject.v" 14 -1 0 } } { "FinalProject.v" "" { Text "C:/Verilog/FinalProject/FinalProject.v" 52 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1672331137623 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "A2~30\|combout " "Node \"A2~30\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1672331137623 ""} { "Warning" "WSTA_SCC_NODE" "A2\[1\]~6\|datad " "Node \"A2\[1\]~6\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1672331137623 ""} { "Warning" "WSTA_SCC_NODE" "A2\[1\]~6\|combout " "Node \"A2\[1\]~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1672331137623 ""} { "Warning" "WSTA_SCC_NODE" "A2~30\|datab " "Node \"A2~30\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1672331137623 ""}  } { { "FinalProject.v" "" { Text "C:/Verilog/FinalProject/FinalProject.v" 14 -1 0 } } { "FinalProject.v" "" { Text "C:/Verilog/FinalProject/FinalProject.v" 52 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1672331137623 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "A2~29\|combout " "Node \"A2~29\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1672331137623 ""} { "Warning" "WSTA_SCC_NODE" "A2\[0\]~2\|datac " "Node \"A2\[0\]~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1672331137623 ""} { "Warning" "WSTA_SCC_NODE" "A2\[0\]~2\|combout " "Node \"A2\[0\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1672331137623 ""} { "Warning" "WSTA_SCC_NODE" "A2~29\|datac " "Node \"A2~29\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1672331137623 ""}  } { { "FinalProject.v" "" { Text "C:/Verilog/FinalProject/FinalProject.v" 14 -1 0 } } { "FinalProject.v" "" { Text "C:/Verilog/FinalProject/FinalProject.v" 52 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1672331137623 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "A2~28\|combout " "Node \"A2~28\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1672331137623 ""} { "Warning" "WSTA_SCC_NODE" "A2\[3\]~14\|datad " "Node \"A2\[3\]~14\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1672331137623 ""} { "Warning" "WSTA_SCC_NODE" "A2\[3\]~14\|combout " "Node \"A2\[3\]~14\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1672331137623 ""} { "Warning" "WSTA_SCC_NODE" "A2~28\|datad " "Node \"A2~28\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1672331137623 ""}  } { { "FinalProject.v" "" { Text "C:/Verilog/FinalProject/FinalProject.v" 14 -1 0 } } { "FinalProject.v" "" { Text "C:/Verilog/FinalProject/FinalProject.v" 52 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1672331137623 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "A2~27\|combout " "Node \"A2~27\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1672331137623 ""} { "Warning" "WSTA_SCC_NODE" "A2\[2\]~10\|datad " "Node \"A2\[2\]~10\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1672331137623 ""} { "Warning" "WSTA_SCC_NODE" "A2\[2\]~10\|combout " "Node \"A2\[2\]~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1672331137623 ""} { "Warning" "WSTA_SCC_NODE" "A2~27\|datad " "Node \"A2~27\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1672331137623 ""}  } { { "FinalProject.v" "" { Text "C:/Verilog/FinalProject/FinalProject.v" 14 -1 0 } } { "FinalProject.v" "" { Text "C:/Verilog/FinalProject/FinalProject.v" 52 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1672331137623 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "A1~31\|combout " "Node \"A1~31\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1672331137623 ""} { "Warning" "WSTA_SCC_NODE" "A1\[2\]~10\|datad " "Node \"A1\[2\]~10\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1672331137623 ""} { "Warning" "WSTA_SCC_NODE" "A1\[2\]~10\|combout " "Node \"A1\[2\]~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1672331137623 ""} { "Warning" "WSTA_SCC_NODE" "A1~31\|dataa " "Node \"A1~31\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1672331137623 ""}  } { { "FinalProject.v" "" { Text "C:/Verilog/FinalProject/FinalProject.v" 14 -1 0 } } { "FinalProject.v" "" { Text "C:/Verilog/FinalProject/FinalProject.v" 52 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1672331137623 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "A1~30\|combout " "Node \"A1~30\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1672331137623 ""} { "Warning" "WSTA_SCC_NODE" "A1\[1\]~6\|datab " "Node \"A1\[1\]~6\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1672331137623 ""} { "Warning" "WSTA_SCC_NODE" "A1\[1\]~6\|combout " "Node \"A1\[1\]~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1672331137623 ""} { "Warning" "WSTA_SCC_NODE" "A1~30\|datab " "Node \"A1~30\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1672331137623 ""}  } { { "FinalProject.v" "" { Text "C:/Verilog/FinalProject/FinalProject.v" 14 -1 0 } } { "FinalProject.v" "" { Text "C:/Verilog/FinalProject/FinalProject.v" 52 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1672331137623 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "A1~29\|combout " "Node \"A1~29\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1672331137623 ""} { "Warning" "WSTA_SCC_NODE" "A1\[0\]~2\|datac " "Node \"A1\[0\]~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1672331137623 ""} { "Warning" "WSTA_SCC_NODE" "A1\[0\]~2\|combout " "Node \"A1\[0\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1672331137623 ""} { "Warning" "WSTA_SCC_NODE" "A1~29\|dataa " "Node \"A1~29\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1672331137623 ""}  } { { "FinalProject.v" "" { Text "C:/Verilog/FinalProject/FinalProject.v" 14 -1 0 } } { "FinalProject.v" "" { Text "C:/Verilog/FinalProject/FinalProject.v" 52 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1672331137623 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "A1~28\|combout " "Node \"A1~28\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1672331137623 ""} { "Warning" "WSTA_SCC_NODE" "A1\[3\]~14\|datad " "Node \"A1\[3\]~14\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1672331137623 ""} { "Warning" "WSTA_SCC_NODE" "A1\[3\]~14\|combout " "Node \"A1\[3\]~14\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1672331137623 ""} { "Warning" "WSTA_SCC_NODE" "A1~28\|datad " "Node \"A1~28\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1672331137623 ""}  } { { "FinalProject.v" "" { Text "C:/Verilog/FinalProject/FinalProject.v" 14 -1 0 } } { "FinalProject.v" "" { Text "C:/Verilog/FinalProject/FinalProject.v" 52 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1672331137623 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1672331137629 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1672331137629 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1672331137629 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1672331137635 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1672331137665 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1672331137665 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -8.024 " "Worst-case setup slack is -8.024" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1672331137665 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1672331137665 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.024            -184.576 check  " "   -8.024            -184.576 check " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1672331137665 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.653            -126.823 divClk  " "   -7.653            -126.823 divClk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1672331137665 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.212            -113.206 start  " "   -6.212            -113.206 start " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1672331137665 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1672331137665 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.285 " "Worst-case hold slack is 0.285" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1672331137671 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1672331137671 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.285               0.000 check  " "    0.285               0.000 check " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1672331137671 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.423               0.000 divClk  " "    0.423               0.000 divClk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1672331137671 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.590               0.000 start  " "    0.590               0.000 start " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1672331137671 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1672331137671 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.915 " "Worst-case recovery slack is -2.915" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1672331137677 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1672331137677 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.915             -32.993 divClk  " "   -2.915             -32.993 divClk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1672331137677 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.491             -87.576 check  " "   -2.491             -87.576 check " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1672331137677 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1672331137677 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.288 " "Worst-case removal slack is 1.288" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1672331137677 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1672331137677 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.288               0.000 check  " "    1.288               0.000 check " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1672331137677 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.409               0.000 divClk  " "    1.409               0.000 divClk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1672331137677 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1672331137677 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.538 " "Worst-case minimum pulse width slack is -0.538" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1672331137683 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1672331137683 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538             -32.164 check  " "   -0.538             -32.164 check " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1672331137683 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538             -21.983 divClk  " "   -0.538             -21.983 divClk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1672331137683 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.014               0.000 start  " "    0.014               0.000 start " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1672331137683 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1672331137683 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1672331137700 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1672331137733 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1672331139099 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1672331139202 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1672331139202 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1672331139202 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -8.057 " "Worst-case setup slack is -8.057" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1672331139202 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1672331139202 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.057            -178.208 check  " "   -8.057            -178.208 check " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1672331139202 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.401            -120.081 divClk  " "   -7.401            -120.081 divClk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1672331139202 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.033            -115.024 start  " "   -6.033            -115.024 start " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1672331139202 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1672331139202 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.374 " "Worst-case hold slack is 0.374" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1672331139217 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1672331139217 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.374               0.000 check  " "    0.374               0.000 check " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1672331139217 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.433               0.000 divClk  " "    0.433               0.000 divClk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1672331139217 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.705               0.000 start  " "    0.705               0.000 start " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1672331139217 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1672331139217 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.599 " "Worst-case recovery slack is -2.599" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1672331139217 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1672331139217 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.599             -29.304 divClk  " "   -2.599             -29.304 divClk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1672331139217 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.290             -80.772 check  " "   -2.290             -80.772 check " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1672331139217 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1672331139217 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.172 " "Worst-case removal slack is 1.172" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1672331139217 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1672331139217 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.172               0.000 divClk  " "    1.172               0.000 divClk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1672331139217 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.213               0.000 check  " "    1.213               0.000 check " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1672331139217 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1672331139217 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.538 " "Worst-case minimum pulse width slack is -0.538" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1672331139233 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1672331139233 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538             -33.188 check  " "   -0.538             -33.188 check " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1672331139233 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538             -22.823 divClk  " "   -0.538             -22.823 divClk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1672331139233 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.020              -0.040 start  " "   -0.020              -0.040 start " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1672331139233 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1672331139233 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1672331139233 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1672331139467 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1672331140138 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1672331140205 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1672331140208 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1672331140208 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.845 " "Worst-case setup slack is -3.845" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1672331140210 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1672331140210 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.845             -70.797 check  " "   -3.845             -70.797 check " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1672331140210 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.137             -60.396 divClk  " "   -3.137             -60.396 divClk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1672331140210 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.784             -43.703 start  " "   -2.784             -43.703 start " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1672331140210 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1672331140210 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.158 " "Worst-case hold slack is 0.158" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1672331140216 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1672331140216 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.158               0.000 check  " "    0.158               0.000 check " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1672331140216 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.195               0.000 divClk  " "    0.195               0.000 divClk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1672331140216 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.213               0.000 start  " "    0.213               0.000 start " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1672331140216 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1672331140216 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.666 " "Worst-case recovery slack is -1.666" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1672331140221 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1672331140221 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.666             -18.643 divClk  " "   -1.666             -18.643 divClk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1672331140221 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.647             -21.274 check  " "   -0.647             -21.274 check " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1672331140221 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1672331140221 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.582 " "Worst-case removal slack is 0.582" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1672331140224 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1672331140224 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.582               0.000 divClk  " "    0.582               0.000 divClk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1672331140224 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.610               0.000 check  " "    0.610               0.000 check " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1672331140224 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1672331140224 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.209 " "Worst-case minimum pulse width slack is -0.209" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1672331140229 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1672331140229 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.209              -3.070 start  " "   -0.209              -3.070 start " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1672331140229 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.096              -2.499 divClk  " "   -0.096              -2.499 divClk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1672331140229 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.065              -2.308 check  " "   -0.065              -2.308 check " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1672331140229 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1672331140229 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1672331140242 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1672331140382 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1672331140385 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1672331140385 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.461 " "Worst-case setup slack is -3.461" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1672331140388 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1672331140388 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.461             -61.516 check  " "   -3.461             -61.516 check " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1672331140388 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.684             -51.275 divClk  " "   -2.684             -51.275 divClk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1672331140388 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.376             -37.494 start  " "   -2.376             -37.494 start " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1672331140388 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1672331140388 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.084 " "Worst-case hold slack is 0.084" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1672331140393 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1672331140393 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.084               0.000 divClk  " "    0.084               0.000 divClk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1672331140393 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.163               0.000 check  " "    0.163               0.000 check " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1672331140393 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.221               0.000 start  " "    0.221               0.000 start " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1672331140393 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1672331140393 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.430 " "Worst-case recovery slack is -1.430" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1672331140398 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1672331140398 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.430             -15.954 divClk  " "   -1.430             -15.954 divClk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1672331140398 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.450             -14.141 check  " "   -0.450             -14.141 check " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1672331140398 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1672331140398 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.421 " "Worst-case removal slack is 0.421" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1672331140401 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1672331140401 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.421               0.000 divClk  " "    0.421               0.000 divClk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1672331140401 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.514               0.000 check  " "    0.514               0.000 check " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1672331140401 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1672331140401 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.181 " "Worst-case minimum pulse width slack is -0.181" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1672331140405 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1672331140405 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.181              -2.428 start  " "   -0.181              -2.428 start " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1672331140405 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.094              -2.516 divClk  " "   -0.094              -2.516 divClk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1672331140405 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.089              -3.077 check  " "   -0.089              -3.077 check " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1672331140405 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1672331140405 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1672331141721 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1672331141722 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 67 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 67 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5253 " "Peak virtual memory: 5253 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1672331141777 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 30 00:25:41 2022 " "Processing ended: Fri Dec 30 00:25:41 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1672331141777 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1672331141777 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1672331141777 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1672331141777 ""}
