Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Tue Apr  1 14:20:16 2025
| Host         : gougou running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xc7a100t
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   145 |
| Unused register locations in slices containing registers |   616 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |            2 |
|      4 |            5 |
|      5 |            1 |
|      8 |            2 |
|      9 |           66 |
|     10 |            6 |
|     11 |            1 |
|     12 |            1 |
|     13 |            4 |
|    16+ |           57 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             325 |          155 |
| No           | No                    | Yes                    |               1 |            1 |
| No           | Yes                   | No                     |             103 |           32 |
| Yes          | No                    | No                     |              90 |           29 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             841 |          359 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                        Clock Signal                       |                                                                                                Enable Signal                                                                                                |                                                     Set/Reset Signal                                                     | Slice Load Count | Bel Load Count |
+-----------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  vsync_0_IBUF                                             |                                                                                                                                                                                                             |                                                                                                                          |                1 |              1 |
|  vsync_0_IBUF                                             |                                                                                                                                                                                                             | design_1_i/debounce_1/inst/o                                                                                             |                1 |              1 |
| ~design_1_i/ps2_top_0/inst/u_PS2_interface/u_debouncer/O0 | design_1_i/ps2_top_0/inst/u_PS2_interface/r_cnt                                                                                                                                                             | design_1_i/ps2_top_0/inst/u_PS2_interface/r_cnt[3]_i_1_n_0                                                               |                1 |              4 |
|  pclk_0_IBUF_BUFG                                         |                                                                                                                                                                                                             | someport_0_IBUF                                                                                                          |                3 |              4 |
|  pclk_0_IBUF_BUFG                                         |                                                                                                                                                                                                             | design_1_i/img_proc_top_0/inst/u_gaussian/b_out[9]                                                                       |                1 |              4 |
|  pclk_0_IBUF_BUFG                                         |                                                                                                                                                                                                             | design_1_i/img_proc_top_0/inst/u_gaussian/g_out[10]                                                                      |                1 |              4 |
|  pclk_0_IBUF_BUFG                                         |                                                                                                                                                                                                             | design_1_i/img_proc_top_0/inst/u_gaussian/r_out[9]                                                                       |                1 |              4 |
|  design_1_i/ps2_top_0/inst/r_CLK50MHZ                     | design_1_i/ps2_top_0/inst/u_PS2_interface/u_debouncer/cnt1[4]_i_2_n_0                                                                                                                                       | design_1_i/ps2_top_0/inst/u_PS2_interface/u_debouncer/cnt1[4]_i_1_n_0                                                    |                1 |              5 |
|  design_1_i/ps2_top_0/inst/u_PS2_interface/r_flag         | design_1_i/ps2_top_0/inst/u_PS2_interface/r_scancode[6]_i_1_n_0                                                                                                                                             |                                                                                                                          |                1 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1                       | design_1_i/ov7670_controller_0/inst/Inst_ov7670_registers/busy_sr_reg[31][0]                                                                                                                                |                                                                                                                          |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1                       | design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_185 | design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/psbram_and_n_47 |                6 |              9 |
|  design_1_i/clk_wiz_0/inst/clk_out1                       | design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_183 | design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/psbram_and_n_23 |                4 |              9 |
|  design_1_i/clk_wiz_0/inst/clk_out1                       | design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_184 | design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/psbram_and_n_22 |                6 |              9 |
|  design_1_i/clk_wiz_0/inst/clk_out1                       | design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_189 | design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/psbram_and_n_25 |                5 |              9 |
|  design_1_i/clk_wiz_0/inst/clk_out1                       | design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_188 | design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/psbram_and_n_1  |                4 |              9 |
|  design_1_i/clk_wiz_0/inst/clk_out1                       | design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_190 | design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/psbram_and_n_43 |                4 |              9 |
|  design_1_i/clk_wiz_0/inst/clk_out1                       | design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_191 | design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/psbram_and_n_15 |                3 |              9 |
|  design_1_i/clk_wiz_0/inst/clk_out1                       | design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[43].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_192 | design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/psbram_and_n_3  |                4 |              9 |
|  design_1_i/clk_wiz_0/inst/clk_out1                       | design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_194 | design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/psbram_and_n_2  |                4 |              9 |
|  design_1_i/clk_wiz_0/inst/clk_out1                       | design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[46].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_195 | design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/psbram_and_n_12 |                4 |              9 |
|  design_1_i/clk_wiz_0/inst/clk_out1                       | design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_197 | design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/psbram_and_n_51 |                4 |              9 |
|  design_1_i/clk_wiz_0/inst/clk_out1                       | design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_196 | design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/psbram_and_n_42 |                6 |              9 |
|  design_1_i/clk_wiz_0/inst/clk_out1                       | design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_193 | design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/psbram_and_n_44 |                5 |              9 |
|  design_1_i/clk_wiz_0/inst/clk_out1                       | design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[50].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_199 | design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/psbram_and_n_18 |                4 |              9 |
|  design_1_i/clk_wiz_0/inst/clk_out1                       | design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_201  | design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/psbram_and_n_55 |                3 |              9 |
|  design_1_i/clk_wiz_0/inst/clk_out1                       | design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_203  | design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/psbram_and_n_36 |                3 |              9 |
|  design_1_i/clk_wiz_0/inst/clk_out1                       | design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_198 | design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/psbram_and_n_5  |                4 |              9 |
|  design_1_i/clk_wiz_0/inst/clk_out1                       | design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_200 | design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/psbram_and_n_29 |                4 |              9 |
|  design_1_i/clk_wiz_0/inst/clk_out1                       | design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_202  | design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/psbram_and_n_63 |                5 |              9 |
|  design_1_i/clk_wiz_0/inst/clk_out1                       | design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_207 | design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/psbram_and_n_6  |                2 |              9 |
|  design_1_i/clk_wiz_0/inst/clk_out1                       | design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_206 | design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/psbram_and_n_11 |                4 |              9 |
|  design_1_i/clk_wiz_0/inst/clk_out1                       | design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_204  | design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/psbram_and_n_54 |                2 |              9 |
|  design_1_i/clk_wiz_0/inst/clk_out1                       | design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_205 | design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/psbram_and_n_45 |                3 |              9 |
|  design_1_i/clk_wiz_0/inst/clk_out1                       | design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_208 | design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/psbram_and_n_26 |                5 |              9 |
|  design_1_i/clk_wiz_0/inst/clk_out1                       | design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_212 | design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/psbram_and_n_14 |                7 |              9 |
|  design_1_i/clk_wiz_0/inst/clk_out1                       | design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_209 | design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/psbram_and_n_60 |                5 |              9 |
|  design_1_i/clk_wiz_0/inst/clk_out1                       | design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_210 | design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/psbram_and_n_30 |                4 |              9 |
|  design_1_i/clk_wiz_0/inst/clk_out1                       | design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_211 | design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/psbram_and_n_39 |                4 |              9 |
|  design_1_i/clk_wiz_0/inst/clk_out1                       | design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_213 | design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/psbram_and_n_49 |                3 |              9 |
|  design_1_i/clk_wiz_0/inst/clk_out1                       | design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[61].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_214 | design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/psbram_and_n_24 |                5 |              9 |
|  design_1_i/clk_wiz_0/inst/clk_out1                       | design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_216 | design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/psbram_and_n_4  |                6 |              9 |
|  design_1_i/clk_wiz_0/inst/clk_out1                       | design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_215 | design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/psbram_and_n_19 |                4 |              9 |
|  design_1_i/clk_wiz_0/inst/clk_out1                       | design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_167 | design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/psbram_and_n_33 |                4 |              9 |
|  design_1_i/clk_wiz_0/inst/clk_out1                       | design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_170 | design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/psbram_and_n_35 |                5 |              9 |
|  design_1_i/clk_wiz_0/inst/clk_out1                       | design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_168 | design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/psbram_and_n_10 |                6 |              9 |
|  design_1_i/clk_wiz_0/inst/clk_out1                       | design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_169 | design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/psbram_and_n_50 |                2 |              9 |
|  design_1_i/clk_wiz_0/inst/clk_out1                       | design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_173 | design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/psbram_and_n_46 |                7 |              9 |
|  design_1_i/clk_wiz_0/inst/clk_out1                       | design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_176 | design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/psbram_and_n_31 |                7 |              9 |
|  design_1_i/clk_wiz_0/inst/clk_out1                       | design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_174 | design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/psbram_and_n_34 |                7 |              9 |
|  design_1_i/clk_wiz_0/inst/clk_out1                       | design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_172 | design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/psbram_and_n_7  |                4 |              9 |
|  design_1_i/clk_wiz_0/inst/clk_out1                       | design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_175 | design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/psbram_and_n_32 |                6 |              9 |
|  design_1_i/clk_wiz_0/inst/clk_out1                       | design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_153  | design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/psbram_and_n_48 |                5 |              9 |
|  design_1_i/clk_wiz_0/inst/clk_out1                       | design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_157 | design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/psbram_and_n_37 |                6 |              9 |
|  design_1_i/clk_wiz_0/inst/clk_out1                       | design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_158 | design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/psbram_and_n_62 |                6 |              9 |
|  design_1_i/clk_wiz_0/inst/clk_out1                       | design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_155  | design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/psbram_and_n_40 |                3 |              9 |
|  design_1_i/clk_wiz_0/inst/clk_out1                       | design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_154  | design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/psbram_and_n_58 |                4 |              9 |
|  design_1_i/clk_wiz_0/inst/clk_out1                       | design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_156  | design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/psbram_and_n_41 |                3 |              9 |
|  design_1_i/clk_wiz_0/inst/clk_out1                       | design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_159  | design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/psbram_and_n_57 |                4 |              9 |
|  design_1_i/clk_wiz_0/inst/clk_out1                       | design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_160  | design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/psbram_and_n_52 |                4 |              9 |
|  design_1_i/clk_wiz_0/inst/clk_out1                       | design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_163 | design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/psbram_and_n_28 |                5 |              9 |
|  design_1_i/clk_wiz_0/inst/clk_out1                       | design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_180 | design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/psbram_and_n_27 |                7 |              9 |
|  design_1_i/clk_wiz_0/inst/clk_out1                       | design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_164 | design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/psbram_and_n_16 |                3 |              9 |
|  design_1_i/clk_wiz_0/inst/clk_out1                       | design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_161 | design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/psbram_and_n_61 |                4 |              9 |
|  design_1_i/clk_wiz_0/inst/clk_out1                       | design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_166 | design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/psbram_and_n_13 |                6 |              9 |
|  design_1_i/clk_wiz_0/inst/clk_out1                       | design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_165 | design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/psbram_and_n_56 |                8 |              9 |
| ~design_1_i/ps2_top_0/inst/u_PS2_interface/u_debouncer/O0 |                                                                                                                                                                                                             |                                                                                                                          |                4 |              9 |
|  design_1_i/ps2_top_0/inst/r_CLK50MHZ                     |                                                                                                                                                                                                             |                                                                                                                          |                3 |              9 |
|  design_1_i/clk_wiz_0/inst/clk_out1                       | design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_162 | design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/psbram_and_n_59 |                3 |              9 |
|  design_1_i/clk_wiz_0/inst/clk_out1                       | design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_178 | design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/psbram_and_n_53 |                4 |              9 |
|  design_1_i/clk_wiz_0/inst/clk_out1                       | design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_177 | design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/psbram_and_n_9  |                4 |              9 |
|  design_1_i/clk_wiz_0/inst/clk_out1                       | design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_179 | design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/psbram_and_n_21 |                5 |              9 |
|  design_1_i/clk_wiz_0/inst/clk_out1                       | design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_181 | design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/psbram_and_n_8  |                3 |              9 |
|  design_1_i/clk_wiz_0/inst/clk_out1                       | design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_171 | design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/psbram_and_n_38 |                3 |              9 |
|  design_1_i/clk_wiz_0/inst/clk_out1                       | design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_182 | design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/psbram_and_n_20 |                3 |              9 |
|  design_1_i/clk_wiz_0/inst/clk_out1                       | design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_187 | design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/psbram_and_n    |                4 |              9 |
|  design_1_i/clk_wiz_0/inst/clk_out1                       | design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_186 | design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/psbram_and_n_17 |                4 |              9 |
|  pclk_0_IBUF_BUFG                                         | design_1_i/img_proc_top_0/inst/u_control/buf2/write_ptr[9]_i_1__0_n_0                                                                                                                                       | someport_0_IBUF                                                                                                          |                3 |             10 |
|  pclk_0_IBUF_BUFG                                         | design_1_i/img_proc_top_0/inst/u_control/buf3/write_ptr[9]_i_1_n_0                                                                                                                                          | someport_0_IBUF                                                                                                          |                4 |             10 |
|  pclk_0_IBUF_BUFG                                         | design_1_i/img_proc_top_0/inst/u_control/buf1/write_ptr[9]_i_1__1_n_0                                                                                                                                       | someport_0_IBUF                                                                                                          |                3 |             10 |
|  pclk_0_IBUF_BUFG                                         | design_1_i/img_proc_top_0/inst/u_control/buf0/write_ptr[9]_i_1__2_n_0                                                                                                                                       | someport_0_IBUF                                                                                                          |                4 |             10 |
|  pclk_0_IBUF_BUFG                                         | design_1_i/img_proc_top_0/inst/u_control/pix_read_cnt01_out                                                                                                                                                 | design_1_i/img_proc_top_0/inst/u_control/pix_read_cnt[9]_i_1_n_0                                                         |                3 |             10 |
|  pclk_0_IBUF_BUFG                                         | design_1_i/img_proc_top_0/inst/u_control/pix_write_cnt03_out                                                                                                                                                | design_1_i/img_proc_top_0/inst/u_control/pix_write_cnt[9]_i_1_n_0                                                        |                3 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out1                       | design_1_i/ov7670_controller_0/inst/Inst_i2c_sender/busy_sr0                                                                                                                                                | design_1_i/ov7670_controller_0/inst/Inst_i2c_sender/data_sr[30]_i_1_n_0                                                  |                3 |             11 |
|  pclk_0_IBUF_BUFG                                         | design_1_i/img_proc_top_0/inst/u_control/total_pix_cnt[0]_i_1_n_0                                                                                                                                           | someport_0_IBUF                                                                                                          |                3 |             12 |
|  pclk_0_IBUF_BUFG                                         | design_1_i/img_proc_top_0/inst/u_control/buf2/buff_rd_en[2]                                                                                                                                                 | someport_0_IBUF                                                                                                          |                5 |             13 |
|  pclk_0_IBUF_BUFG                                         | design_1_i/img_proc_top_0/inst/u_control/buf3/buff_rd_en[3]                                                                                                                                                 | someport_0_IBUF                                                                                                          |                5 |             13 |
|  pclk_0_IBUF_BUFG                                         | design_1_i/img_proc_top_0/inst/u_control/buf1/buff_rd_en[1]                                                                                                                                                 | someport_0_IBUF                                                                                                          |                4 |             13 |
|  pclk_0_IBUF_BUFG                                         | design_1_i/img_proc_top_0/inst/u_control/buf0/buff_rd_en[0]                                                                                                                                                 | someport_0_IBUF                                                                                                          |                3 |             13 |
|  design_1_i/clk_wiz_0/inst/clk_out1                       | design_1_i/ov7670_controller_0/inst/Inst_i2c_sender/E[0]                                                                                                                                                    | design_1_i/debounce_0/inst/o                                                                                             |                4 |             16 |
|  pclk_0_IBUF_BUFG                                         | design_1_i/img_proc_top_0/inst/u_sobel/filter_addr_ctr                                                                                                                                                      | design_1_i/img_proc_top_0/inst/u_sobel/filter_addr_ctr[18]_i_1__0_n_0                                                    |                5 |             18 |
|  design_1_i/clk_wiz_0/inst/clk_out3                       |                                                                                                                                                                                                             |                                                                                                                          |                7 |             18 |
|  pclk_0_IBUF_BUFG                                         | design_1_i/img_proc_top_0/inst/u_gaussian/filter_addr_ctr                                                                                                                                                   | design_1_i/img_proc_top_0/inst/u_gaussian/filter_addr_ctr[18]_i_1_n_0                                                    |                5 |             18 |
|  pclk_0_IBUF_BUFG                                         | design_1_i/ov7670_capture_0/inst/p_0_in1_in                                                                                                                                                                 | vsync_0_IBUF                                                                                                             |                5 |             19 |
|  design_1_i/clk_wiz_0/inst/clk_out2                       | design_1_i/ov7670_vga_0/inst/sel                                                                                                                                                                            | design_1_i/ov7670_vga_0/inst/clear                                                                                       |                5 |             19 |
|  design_1_i/clk_wiz_0/inst/clk_out3                       |                                                                                                                                                                                                             | design_1_i/ps2_top_0/inst/u_PS2_decoder/r_clkdiv[19]_i_1_n_0                                                             |                5 |             19 |
|  pclk_0_IBUF_BUFG                                         |                                                                                                                                                                                                             | vsync_0_IBUF                                                                                                             |                9 |             20 |
|  design_1_i/clk_wiz_0/inst/clk_out1                       | design_1_i/ov7670_controller_0/inst/Inst_i2c_sender/busy_sr0                                                                                                                                                |                                                                                                                          |                5 |             21 |
|  design_1_i/clk_wiz_0/inst/clk_out1                       |                                                                                                                                                                                                             |                                                                                                                          |               17 |             22 |
|  pclk_0_IBUF_BUFG                                         |                                                                                                                                                                                                             | design_1_i/debounce_1/inst/clear                                                                                         |                6 |             24 |
|  design_1_i/clk_wiz_0/inst/clk_out1                       |                                                                                                                                                                                                             | design_1_i/debounce_0/inst/clear                                                                                         |                6 |             24 |
|  design_1_i/clk_wiz_0/inst/clk_out2                       | design_1_i/ov7670_vga_0/inst/vCounter[9]_i_1_n_0                                                                                                                                                            |                                                                                                                          |               13 |             26 |
|  pclk_0_IBUF_BUFG                                         | design_1_i/ov7670_capture_0/inst/p_0_in                                                                                                                                                                     |                                                                                                                          |                8 |             27 |
|  design_1_i/clk_wiz_0/inst/clk_out1                       | design_1_i/ov7670_controller_0/inst/Inst_i2c_sender/busy_sr0                                                                                                                                                | design_1_i/ov7670_controller_0/inst/Inst_i2c_sender/busy_sr[31]_i_1_n_0                                                  |                5 |             31 |
|  design_1_i/clk_wiz_0/inst/clk_out2                       |                                                                                                                                                                                                             |                                                                                                                          |               27 |             46 |
|  pclk_0_IBUF_BUFG                                         | design_1_i/img_proc_top_0/inst/u_control/buf1/write_ptr_reg[9]_0                                                                                                                                            |                                                                                                                          |               17 |             66 |
|  pclk_0_IBUF_BUFG                                         | design_1_i/img_proc_top_0/inst/u_control/buf1/write_ptr_reg[9]_1                                                                                                                                            |                                                                                                                          |               17 |             66 |
|  pclk_0_IBUF_BUFG                                         | design_1_i/img_proc_top_0/inst/u_control/buf1/write_ptr_reg[9]_2                                                                                                                                            |                                                                                                                          |               17 |             66 |
|  pclk_0_IBUF_BUFG                                         | design_1_i/img_proc_top_0/inst/u_control/buf1/write_ptr_reg[7]_0                                                                                                                                            |                                                                                                                          |               17 |             66 |
|  pclk_0_IBUF_BUFG                                         | design_1_i/img_proc_top_0/inst/u_control/buf1/write_ptr_reg[7]_2                                                                                                                                            |                                                                                                                          |               17 |             66 |
|  pclk_0_IBUF_BUFG                                         | design_1_i/img_proc_top_0/inst/u_control/buf1/write_ptr_reg[8]_2                                                                                                                                            |                                                                                                                          |               17 |             66 |
|  pclk_0_IBUF_BUFG                                         | design_1_i/img_proc_top_0/inst/u_control/buf3/write_ptr_reg[7]_2                                                                                                                                            |                                                                                                                          |               17 |             66 |
|  pclk_0_IBUF_BUFG                                         | design_1_i/img_proc_top_0/inst/u_control/buf1/write_ptr_reg[8]_1                                                                                                                                            |                                                                                                                          |               17 |             66 |
|  pclk_0_IBUF_BUFG                                         | design_1_i/img_proc_top_0/inst/u_control/buf1/write_ptr_reg[8]_0                                                                                                                                            |                                                                                                                          |               17 |             66 |
|  pclk_0_IBUF_BUFG                                         | design_1_i/img_proc_top_0/inst/u_control/buf3/write_ptr_reg[9]_1                                                                                                                                            |                                                                                                                          |               17 |             66 |
|  pclk_0_IBUF_BUFG                                         | design_1_i/img_proc_top_0/inst/u_control/buf0/write_ptr_reg[7]_1                                                                                                                                            |                                                                                                                          |               17 |             66 |
|  pclk_0_IBUF_BUFG                                         | design_1_i/img_proc_top_0/inst/u_control/buf0/write_ptr_reg[8]_1                                                                                                                                            |                                                                                                                          |               17 |             66 |
|  pclk_0_IBUF_BUFG                                         | design_1_i/img_proc_top_0/inst/u_control/buf0/write_ptr_reg[8]_2                                                                                                                                            |                                                                                                                          |               17 |             66 |
|  pclk_0_IBUF_BUFG                                         | design_1_i/img_proc_top_0/inst/u_control/buf0/write_ptr_reg[9]_0                                                                                                                                            |                                                                                                                          |               17 |             66 |
|  pclk_0_IBUF_BUFG                                         | design_1_i/img_proc_top_0/inst/u_control/buf0/write_ptr_reg[9]_3                                                                                                                                            |                                                                                                                          |               17 |             66 |
|  pclk_0_IBUF_BUFG                                         | design_1_i/img_proc_top_0/inst/u_control/buf0/write_ptr_reg[7]_0                                                                                                                                            |                                                                                                                          |               17 |             66 |
|  pclk_0_IBUF_BUFG                                         | design_1_i/img_proc_top_0/inst/u_control/buf0/write_ptr_reg[8]_0                                                                                                                                            |                                                                                                                          |               17 |             66 |
|  pclk_0_IBUF_BUFG                                         | design_1_i/img_proc_top_0/inst/u_control/buf0/write_ptr_reg[9]_1                                                                                                                                            |                                                                                                                          |               17 |             66 |
|  pclk_0_IBUF_BUFG                                         | design_1_i/img_proc_top_0/inst/u_control/buf0/write_ptr_reg[9]_2                                                                                                                                            |                                                                                                                          |               17 |             66 |
|  pclk_0_IBUF_BUFG                                         | design_1_i/img_proc_top_0/inst/u_control/buf0/write_ptr_reg[7]_2                                                                                                                                            |                                                                                                                          |               17 |             66 |
|  pclk_0_IBUF_BUFG                                         | design_1_i/img_proc_top_0/inst/u_control/buf3/write_ptr_reg[7]_0                                                                                                                                            |                                                                                                                          |               17 |             66 |
|  pclk_0_IBUF_BUFG                                         | design_1_i/img_proc_top_0/inst/u_control/buf3/write_ptr_reg[7]_1                                                                                                                                            |                                                                                                                          |               17 |             66 |
|  pclk_0_IBUF_BUFG                                         | design_1_i/img_proc_top_0/inst/u_control/buf3/write_ptr_reg[8]_0                                                                                                                                            |                                                                                                                          |               17 |             66 |
|  pclk_0_IBUF_BUFG                                         | design_1_i/img_proc_top_0/inst/u_control/buf3/write_ptr_reg[8]_2                                                                                                                                            |                                                                                                                          |               17 |             66 |
|  pclk_0_IBUF_BUFG                                         | design_1_i/img_proc_top_0/inst/u_control/buf3/write_ptr_reg[9]_0                                                                                                                                            |                                                                                                                          |               17 |             66 |
|  pclk_0_IBUF_BUFG                                         | design_1_i/img_proc_top_0/inst/u_control/buf3/write_ptr_reg[9]_2                                                                                                                                            |                                                                                                                          |               17 |             66 |
|  pclk_0_IBUF_BUFG                                         | design_1_i/img_proc_top_0/inst/u_control/buf3/write_ptr_reg[8]_1                                                                                                                                            |                                                                                                                          |               17 |             66 |
|  pclk_0_IBUF_BUFG                                         | design_1_i/img_proc_top_0/inst/u_control/buf3/write_ptr_reg[9]_3                                                                                                                                            |                                                                                                                          |               17 |             66 |
|  pclk_0_IBUF_BUFG                                         | design_1_i/img_proc_top_0/inst/u_control/buf2/write_ptr_reg[7]_0                                                                                                                                            |                                                                                                                          |               17 |             66 |
|  pclk_0_IBUF_BUFG                                         | design_1_i/img_proc_top_0/inst/u_control/buf2/write_ptr_reg[7]_1                                                                                                                                            |                                                                                                                          |               17 |             66 |
|  pclk_0_IBUF_BUFG                                         | design_1_i/img_proc_top_0/inst/u_control/buf2/write_ptr_reg[7]_2                                                                                                                                            |                                                                                                                          |               17 |             66 |
|  pclk_0_IBUF_BUFG                                         | design_1_i/img_proc_top_0/inst/u_control/buf1/write_ptr_reg[9]_3                                                                                                                                            |                                                                                                                          |               17 |             66 |
|  pclk_0_IBUF_BUFG                                         | design_1_i/img_proc_top_0/inst/u_control/buf2/write_ptr_reg[8]_0                                                                                                                                            |                                                                                                                          |               17 |             66 |
|  pclk_0_IBUF_BUFG                                         | design_1_i/img_proc_top_0/inst/u_control/buf2/write_ptr_reg[9]_1                                                                                                                                            |                                                                                                                          |               17 |             66 |
|  pclk_0_IBUF_BUFG                                         | design_1_i/img_proc_top_0/inst/u_control/buf2/write_ptr_reg[9]_2                                                                                                                                            |                                                                                                                          |               17 |             66 |
|  pclk_0_IBUF_BUFG                                         | design_1_i/img_proc_top_0/inst/u_control/buf1/write_ptr_reg[7]_1                                                                                                                                            |                                                                                                                          |               17 |             66 |
|  pclk_0_IBUF_BUFG                                         | design_1_i/img_proc_top_0/inst/u_control/buf2/write_ptr_reg[9]_3                                                                                                                                            |                                                                                                                          |               17 |             66 |
|  pclk_0_IBUF_BUFG                                         | design_1_i/img_proc_top_0/inst/u_control/buf2/write_ptr_reg[8]_1                                                                                                                                            |                                                                                                                          |               17 |             66 |
|  pclk_0_IBUF_BUFG                                         | design_1_i/img_proc_top_0/inst/u_control/buf2/write_ptr_reg[8]_2                                                                                                                                            |                                                                                                                          |               17 |             66 |
|  pclk_0_IBUF_BUFG                                         | design_1_i/img_proc_top_0/inst/u_control/buf2/write_ptr_reg[9]_0                                                                                                                                            |                                                                                                                          |               17 |             66 |
|  pclk_0_IBUF_BUFG                                         |                                                                                                                                                                                                             |                                                                                                                          |               96 |            221 |
+-----------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


