

        *** GPGPU-Sim Simulator Version 3.2.2  [build 0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim PTX: overriding embedded ptx with ptx file (PTX_SIM_USE_PTX_FILE is set)
DEBUG2 File name parsing = test.ptx
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1536:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  4:128:24,L:R:m:N:L,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 64:64:2,L:R:f:N:L,A:2:32,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     4:128:4,L:R:f:N:L,A:2:32,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     32:128:4,L:L:m:N:H,A:32:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PreShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                32768 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                       8 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      15 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   49152 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                    6 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    8 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        2,1,1,2,1,1,2 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     2 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:8,L:B:m:W:L,A:32:4,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                            6 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    2 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   16 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=4:CCDL=3:RTPL=2 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.BBBCCCCB.CCSSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file  gpuwattch_gtx480.xml # GPUWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 700.0:700.0:700.0:924.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,1,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp         8,16,8,8,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    3 # column to column delay between accesses to different bank groups
RTPL                                    2 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 12
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 000000000000e100 	high:16 low:8
addr_dec_mask[ROW]   = 000000000fff0000 	high:28 low:16
addr_dec_mask[COL]   = 0000000000001eff 	high:13 low:0
addr_dec_mask[BURST] = 000000000000003f 	high:6 low:0
sub_partition_id_mask = 0000000000000100
GPGPU-Sim uArch: clock freqs: 700000000.000000:700000000.000000:700000000.000000:924000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000142857142857:0.00000000142857142857:0.00000000142857142857:0.00000000108225108225
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
ae640c8759f48e4e8e9ec798b93ef572  /home/min/a/gupta286/ece695_ftc/gpgpusim-workloads/matrixMulOpt/matrixMul_packed
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=matrixMul_packed.cu
self exe links to: /home/min/a/gupta286/ece695_ftc/gpgpusim-workloads/matrixMulOpt/matrixMul_packed
Running md5sum using "md5sum /home/min/a/gupta286/ece695_ftc/gpgpusim-workloads/matrixMulOpt/matrixMul_packed "
Running cuobjdump using "$CUDA_INSTALL_PATH/bin/cuobjdump -ptx -elf -sass /home/min/a/gupta286/ece695_ftc/gpgpusim-workloads/matrixMulOpt/matrixMul_packed > _cuobjdump_complete_output_A028HI"
Parsing file _cuobjdump_complete_output_A028HI
######### cuobjdump parser ########
## Adding new section ELF
Adding arch: sm_20
Adding identifier: matrixMul_packed.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_20
Adding identifier: matrixMul_packed.cu
Done parsing!!!
GPGPU-Sim PTX: __cudaRegisterFunction _Z12matrixMulGPUPjS_Pii : hostFun 0x0x401225, fat_cubin_handle = 1
DEBUG File name parsing 2 = test.ptx
GPGPU-Sim PTX: overriding embedded ptx with 'test.ptx' (PTX_SIM_USE_PTX_FILE is set)
GPGPU-Sim PTX: allocating shared region for "__cuda_local_var_16200_47_non_const_As" from 0x0 to 0x100 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda_local_var_16204_47_non_const_Bs" from 0x100 to 0x200 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z12matrixMulGPUPjS_Pii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z12matrixMulGPUPjS_Pii'...
GPGPU-Sim PTX: Finding dominators for '_Z12matrixMulGPUPjS_Pii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z12matrixMulGPUPjS_Pii'...
GPGPU-Sim PTX: Finding postdominators for '_Z12matrixMulGPUPjS_Pii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z12matrixMulGPUPjS_Pii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z12matrixMulGPUPjS_Pii'...
GPGPU-Sim PTX: reconvergence points for _Z12matrixMulGPUPjS_Pii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x070 (_1.ptx:52) @%p2 bra BB0_5;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x218 (_1.ptx:130) mov.u32 %r69, %ctaid.y;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x0f0 (_1.ptx:76) @!%p1 bra BB0_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x178 (_1.ptx:101) bar.sync 0;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x200 (_1.ptx:122) @%p3 bra BB0_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x208 (_1.ptx:123) bra.uni BB0_6;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x208 (_1.ptx:123) bra.uni BB0_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x218 (_1.ptx:130) mov.u32 %r69, %ctaid.y;
GPGPU-Sim PTX: ... end of reconvergence points for _Z12matrixMulGPUPjS_Pii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z12matrixMulGPUPjS_Pii'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _1.ptx
Adding _cuobjdump_1.ptx with cubin handle 1
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_W0c1ON"
Running: cat _ptx_W0c1ON | sed 's/.version 1.5/.version 1.4/' | sed '/addk_k/d' | sed 's/_quadi//' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_re3xST
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_re3xST --output-file  /dev/null 2> _ptx_W0c1ONinfo"
GPGPU-Sim PTX: Kernel '_Z12matrixMulGPUPjS_Pii' : regs=19, lmem=0, smem=512, cmem=60
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_W0c1ON _ptx2_re3xST _ptx_W0c1ONinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.

GPGPU-Sim PTX: cudaLaunch for 0x0x401225 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z12matrixMulGPUPjS_Pii' to stream 0, gridDim= (16,16,1) blockDim = (16,16,1) 
kernel '_Z12matrixMulGPUPjS_Pii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z12matrixMulGPUPjS_Pii'
GPGPU-Sim uArch: CTA/core = 6, limited by: threads regs
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z12matrixMulGPUPjS_Pii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z12matrixMulGPUPjS_Pii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z12matrixMulGPUPjS_Pii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z12matrixMulGPUPjS_Pii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z12matrixMulGPUPjS_Pii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z12matrixMulGPUPjS_Pii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z12matrixMulGPUPjS_Pii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z12matrixMulGPUPjS_Pii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z12matrixMulGPUPjS_Pii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z12matrixMulGPUPjS_Pii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z12matrixMulGPUPjS_Pii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z12matrixMulGPUPjS_Pii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z12matrixMulGPUPjS_Pii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z12matrixMulGPUPjS_Pii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: cycles simulated: 500  inst.: 17760 (ipc=35.5) sim_rate=17760 (inst/sec) elapsed = 0:0:00:01 / Fri Dec 16 03:12:17 2016
GPGPU-Sim PTX: 100000 instructions simulated : ctaid=(12,0,0) tid=(15,7,0)
GPGPU-Sim PTX: 200000 instructions simulated : ctaid=(15,2,0) tid=(15,3,0)
GPGPU-Sim PTX: 300000 instructions simulated : ctaid=(10,3,0) tid=(15,13,0)
GPGPU-Sim uArch: cycles simulated: 1000  inst.: 356288 (ipc=356.3) sim_rate=178144 (inst/sec) elapsed = 0:0:00:02 / Fri Dec 16 03:12:18 2016
GPGPU-Sim PTX: 400000 instructions simulated : ctaid=(8,1,0) tid=(15,15,0)
GPGPU-Sim PTX: 500000 instructions simulated : ctaid=(0,0,0) tid=(15,11,0)
GPGPU-Sim PTX: 600000 instructions simulated : ctaid=(5,2,0) tid=(15,11,0)
GPGPU-Sim PTX: 700000 instructions simulated : ctaid=(8,3,0) tid=(15,15,0)
GPGPU-Sim uArch: cycles simulated: 2000  inst.: 720584 (ipc=360.3) sim_rate=240194 (inst/sec) elapsed = 0:0:00:03 / Fri Dec 16 03:12:19 2016
GPGPU-Sim PTX: 800000 instructions simulated : ctaid=(2,0,0) tid=(7,12,0)
GPGPU-Sim uArch: cycles simulated: 3500  inst.: 807232 (ipc=230.6) sim_rate=201808 (inst/sec) elapsed = 0:0:00:04 / Fri Dec 16 03:12:20 2016
GPGPU-Sim PTX: 900000 instructions simulated : ctaid=(15,2,0) tid=(7,3,0)
GPGPU-Sim PTX: 1000000 instructions simulated : ctaid=(2,2,0) tid=(3,15,0)
GPGPU-Sim PTX: 1100000 instructions simulated : ctaid=(6,0,0) tid=(3,15,0)
GPGPU-Sim PTX: 1200000 instructions simulated : ctaid=(6,3,0) tid=(15,15,0)
GPGPU-Sim uArch: cycles simulated: 5000  inst.: 1215520 (ipc=243.1) sim_rate=243104 (inst/sec) elapsed = 0:0:00:05 / Fri Dec 16 03:12:21 2016
GPGPU-Sim PTX: 1300000 instructions simulated : ctaid=(9,5,0) tid=(15,3,0)
GPGPU-Sim PTX: 1400000 instructions simulated : ctaid=(6,0,0) tid=(15,14,0)
GPGPU-Sim PTX: 1500000 instructions simulated : ctaid=(12,1,0) tid=(15,7,0)
GPGPU-Sim PTX: 1600000 instructions simulated : ctaid=(11,0,0) tid=(15,1,0)
GPGPU-Sim uArch: cycles simulated: 6000  inst.: 1633136 (ipc=272.2) sim_rate=272189 (inst/sec) elapsed = 0:0:00:06 / Fri Dec 16 03:12:22 2016
GPGPU-Sim PTX: 1700000 instructions simulated : ctaid=(4,1,0) tid=(7,14,0)
GPGPU-Sim PTX: 1800000 instructions simulated : ctaid=(9,1,0) tid=(7,7,0)
GPGPU-Sim PTX: 1900000 instructions simulated : ctaid=(14,0,0) tid=(15,12,0)
GPGPU-Sim PTX: 2000000 instructions simulated : ctaid=(4,0,0) tid=(15,5,0)
GPGPU-Sim PTX: 2100000 instructions simulated : ctaid=(8,1,0) tid=(15,7,0)
GPGPU-Sim PTX: 2200000 instructions simulated : ctaid=(5,2,0) tid=(15,2,0)
GPGPU-Sim PTX: 2300000 instructions simulated : ctaid=(7,0,0) tid=(15,8,0)
GPGPU-Sim uArch: cycles simulated: 7500  inst.: 2292976 (ipc=305.7) sim_rate=327568 (inst/sec) elapsed = 0:0:00:07 / Fri Dec 16 03:12:23 2016
GPGPU-Sim PTX: 2400000 instructions simulated : ctaid=(1,1,0) tid=(15,6,0)
GPGPU-Sim PTX: 2500000 instructions simulated : ctaid=(6,2,0) tid=(15,3,0)
GPGPU-Sim PTX: 2600000 instructions simulated : ctaid=(12,0,0) tid=(3,5,0)
GPGPU-Sim PTX: 2700000 instructions simulated : ctaid=(5,0,0) tid=(7,12,0)
GPGPU-Sim uArch: cycles simulated: 8500  inst.: 2728776 (ipc=321.0) sim_rate=341097 (inst/sec) elapsed = 0:0:00:08 / Fri Dec 16 03:12:24 2016
GPGPU-Sim PTX: 2800000 instructions simulated : ctaid=(6,1,0) tid=(3,1,0)
GPGPU-Sim PTX: 2900000 instructions simulated : ctaid=(10,1,0) tid=(15,1,0)
GPGPU-Sim PTX: 3000000 instructions simulated : ctaid=(10,2,0) tid=(7,14,0)
GPGPU-Sim PTX: 3100000 instructions simulated : ctaid=(13,3,0) tid=(7,7,0)
GPGPU-Sim PTX: 3200000 instructions simulated : ctaid=(6,0,0) tid=(7,4,0)
GPGPU-Sim PTX: 3300000 instructions simulated : ctaid=(7,1,0) tid=(15,14,0)
GPGPU-Sim uArch: cycles simulated: 10000  inst.: 3301872 (ipc=330.2) sim_rate=366874 (inst/sec) elapsed = 0:0:00:09 / Fri Dec 16 03:12:25 2016
GPGPU-Sim PTX: 3400000 instructions simulated : ctaid=(6,0,0) tid=(15,4,0)
GPGPU-Sim PTX: 3500000 instructions simulated : ctaid=(10,4,0) tid=(3,1,0)
GPGPU-Sim PTX: 3600000 instructions simulated : ctaid=(5,2,0) tid=(7,3,0)
GPGPU-Sim PTX: 3700000 instructions simulated : ctaid=(5,0,0) tid=(15,4,0)
GPGPU-Sim uArch: cycles simulated: 11000  inst.: 3690048 (ipc=335.5) sim_rate=369004 (inst/sec) elapsed = 0:0:00:10 / Fri Dec 16 03:12:26 2016
GPGPU-Sim PTX: 3800000 instructions simulated : ctaid=(14,0,0) tid=(7,12,0)
GPGPU-Sim PTX: 3900000 instructions simulated : ctaid=(11,0,0) tid=(15,7,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (11528,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(11529,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (11552,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(11553,0)
GPGPU-Sim PTX: 4000000 instructions simulated : ctaid=(10,1,0) tid=(7,8,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (11618,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(11619,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (11671,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(11672,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (11776,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(11777,0)
GPGPU-Sim PTX: 4100000 instructions simulated : ctaid=(12,0,0) tid=(3,15,0)
GPGPU-Sim uArch: cycles simulated: 12000  inst.: 4102224 (ipc=341.9) sim_rate=372929 (inst/sec) elapsed = 0:0:00:11 / Fri Dec 16 03:12:27 2016
GPGPU-Sim uArch: Shader 0 finished CTA #0 (12064,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(12065,0)
GPGPU-Sim PTX: 4200000 instructions simulated : ctaid=(13,0,0) tid=(3,9,0)
GPGPU-Sim PTX: 4300000 instructions simulated : ctaid=(12,1,0) tid=(7,6,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (12308,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(12309,0)
GPGPU-Sim PTX: 4400000 instructions simulated : ctaid=(5,2,0) tid=(15,13,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (12720,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(12721,0)
GPGPU-Sim PTX: 4500000 instructions simulated : ctaid=(5,3,0) tid=(15,7,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (12970,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(12971,0)
GPGPU-Sim uArch: cycles simulated: 13000  inst.: 4493048 (ipc=345.6) sim_rate=374420 (inst/sec) elapsed = 0:0:00:12 / Fri Dec 16 03:12:28 2016
GPGPU-Sim PTX: 4600000 instructions simulated : ctaid=(6,3,0) tid=(15,1,0)
GPGPU-Sim PTX: 4700000 instructions simulated : ctaid=(10,4,0) tid=(3,9,0)
GPGPU-Sim PTX: 4800000 instructions simulated : ctaid=(14,1,0) tid=(7,5,0)
GPGPU-Sim PTX: 4900000 instructions simulated : ctaid=(9,2,0) tid=(7,13,0)
GPGPU-Sim uArch: cycles simulated: 14000  inst.: 4872896 (ipc=348.1) sim_rate=374838 (inst/sec) elapsed = 0:0:00:13 / Fri Dec 16 03:12:29 2016
GPGPU-Sim uArch: Shader 8 finished CTA #1 (14053,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(14054,0)
GPGPU-Sim PTX: 5000000 instructions simulated : ctaid=(4,0,0) tid=(15,5,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (14195,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(14196,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (14308,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(14309,0)
GPGPU-Sim PTX: 5100000 instructions simulated : ctaid=(4,2,0) tid=(15,9,0)
GPGPU-Sim uArch: cycles simulated: 14500  inst.: 5095416 (ipc=351.4) sim_rate=363958 (inst/sec) elapsed = 0:0:00:14 / Fri Dec 16 03:12:30 2016
GPGPU-Sim PTX: 5200000 instructions simulated : ctaid=(14,1,0) tid=(7,4,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (14610,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(14611,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (14746,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(14747,0)
GPGPU-Sim PTX: 5300000 instructions simulated : ctaid=(12,3,0) tid=(7,7,0)
GPGPU-Sim PTX: 5400000 instructions simulated : ctaid=(4,2,0) tid=(15,2,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (15102,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(15103,0)
GPGPU-Sim PTX: 5500000 instructions simulated : ctaid=(2,4,0) tid=(7,7,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (15223,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(15224,0)
GPGPU-Sim PTX: 5600000 instructions simulated : ctaid=(15,1,0) tid=(7,5,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (15415,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(15416,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (15471,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(15472,0)
GPGPU-Sim uArch: cycles simulated: 15500  inst.: 5550504 (ipc=358.1) sim_rate=370033 (inst/sec) elapsed = 0:0:00:15 / Fri Dec 16 03:12:31 2016
GPGPU-Sim uArch: Shader 13 finished CTA #0 (15506,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(15507,0)
GPGPU-Sim PTX: 5700000 instructions simulated : ctaid=(12,6,0) tid=(15,4,0)
GPGPU-Sim PTX: 5800000 instructions simulated : ctaid=(1,3,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 16000  inst.: 5793696 (ipc=362.1) sim_rate=362106 (inst/sec) elapsed = 0:0:00:16 / Fri Dec 16 03:12:32 2016
GPGPU-Sim PTX: 5900000 instructions simulated : ctaid=(4,3,0) tid=(7,12,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (16087,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(16088,0)
GPGPU-Sim PTX: 6000000 instructions simulated : ctaid=(15,3,0) tid=(15,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (16286,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(16287,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (16287,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(16288,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (16296,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(16297,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (16394,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(16395,0)
GPGPU-Sim PTX: 6100000 instructions simulated : ctaid=(8,1,0) tid=(15,2,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (16505,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(16506,0)
GPGPU-Sim PTX: 6200000 instructions simulated : ctaid=(15,6,0) tid=(15,5,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (16654,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(16655,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (16806,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(16807,0)
GPGPU-Sim PTX: 6300000 instructions simulated : ctaid=(10,3,0) tid=(15,11,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (16949,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(16950,0)
GPGPU-Sim uArch: cycles simulated: 17000  inst.: 6272704 (ipc=369.0) sim_rate=368982 (inst/sec) elapsed = 0:0:00:17 / Fri Dec 16 03:12:33 2016
GPGPU-Sim PTX: 6400000 instructions simulated : ctaid=(9,4,0) tid=(3,15,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (17156,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(17157,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (17225,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(17226,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (17233,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(17234,0)
GPGPU-Sim PTX: 6500000 instructions simulated : ctaid=(11,2,0) tid=(15,8,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (17363,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(17364,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (17366,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(17367,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (17414,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(17415,0)
GPGPU-Sim PTX: 6600000 instructions simulated : ctaid=(9,1,0) tid=(7,8,0)
GPGPU-Sim PTX: 6700000 instructions simulated : ctaid=(1,3,0) tid=(15,0,0)
GPGPU-Sim PTX: 6800000 instructions simulated : ctaid=(7,3,0) tid=(15,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (17941,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(17942,0)
GPGPU-Sim uArch: cycles simulated: 18000  inst.: 6714280 (ipc=373.0) sim_rate=373015 (inst/sec) elapsed = 0:0:00:18 / Fri Dec 16 03:12:34 2016
GPGPU-Sim uArch: Shader 14 finished CTA #2 (18181,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(18182,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (18193,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(18194,0)
GPGPU-Sim PTX: 6900000 instructions simulated : ctaid=(11,3,0) tid=(7,10,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (18211,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(18212,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (18233,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(18234,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (18253,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(18254,0)
GPGPU-Sim PTX: 7000000 instructions simulated : ctaid=(0,8,0) tid=(7,5,0)
GPGPU-Sim PTX: 7100000 instructions simulated : ctaid=(6,2,0) tid=(15,6,0)
GPGPU-Sim PTX: 7200000 instructions simulated : ctaid=(10,3,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 19000  inst.: 7125640 (ipc=375.0) sim_rate=375033 (inst/sec) elapsed = 0:0:00:19 / Fri Dec 16 03:12:35 2016
GPGPU-Sim uArch: Shader 0 finished CTA #2 (19006,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(19007,0)
GPGPU-Sim PTX: 7300000 instructions simulated : ctaid=(0,3,0) tid=(7,4,0)
GPGPU-Sim PTX: 7400000 instructions simulated : ctaid=(0,7,0) tid=(15,3,0)
GPGPU-Sim PTX: 7500000 instructions simulated : ctaid=(15,3,0) tid=(7,8,0)
GPGPU-Sim PTX: 7600000 instructions simulated : ctaid=(14,2,0) tid=(15,15,0)
GPGPU-Sim uArch: cycles simulated: 20000  inst.: 7520272 (ipc=376.0) sim_rate=376013 (inst/sec) elapsed = 0:0:00:20 / Fri Dec 16 03:12:36 2016
GPGPU-Sim PTX: 7700000 instructions simulated : ctaid=(12,5,0) tid=(7,12,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (20173,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(20174,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (20192,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(20193,0)
GPGPU-Sim PTX: 7800000 instructions simulated : ctaid=(14,5,0) tid=(15,7,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (20470,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(20471,0)
GPGPU-Sim PTX: 7900000 instructions simulated : ctaid=(10,3,0) tid=(7,5,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (20594,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(20595,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (20751,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(20752,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (20771,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(20772,0)
GPGPU-Sim PTX: 8000000 instructions simulated : ctaid=(5,5,0) tid=(7,10,0)
GPGPU-Sim PTX: 8100000 instructions simulated : ctaid=(14,7,0) tid=(15,6,0)
GPGPU-Sim uArch: cycles simulated: 21000  inst.: 7973264 (ipc=379.7) sim_rate=379679 (inst/sec) elapsed = 0:0:00:21 / Fri Dec 16 03:12:37 2016
GPGPU-Sim PTX: 8200000 instructions simulated : ctaid=(9,6,0) tid=(7,0,0)
GPGPU-Sim PTX: 8300000 instructions simulated : ctaid=(15,3,0) tid=(3,13,0)
GPGPU-Sim PTX: 8400000 instructions simulated : ctaid=(0,5,0) tid=(15,10,0)
GPGPU-Sim PTX: 8500000 instructions simulated : ctaid=(5,3,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 22000  inst.: 8393896 (ipc=381.5) sim_rate=381540 (inst/sec) elapsed = 0:0:00:22 / Fri Dec 16 03:12:38 2016
GPGPU-Sim uArch: Shader 12 finished CTA #3 (22065,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(22066,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (22126,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(22127,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (22157,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(22158,0)
GPGPU-Sim PTX: 8600000 instructions simulated : ctaid=(7,4,0) tid=(15,2,0)
GPGPU-Sim PTX: 8700000 instructions simulated : ctaid=(14,5,0) tid=(7,5,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (22424,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(22425,0)
GPGPU-Sim uArch: cycles simulated: 22500  inst.: 8603480 (ipc=382.4) sim_rate=374064 (inst/sec) elapsed = 0:0:00:23 / Fri Dec 16 03:12:39 2016
GPGPU-Sim uArch: Shader 13 finished CTA #2 (22540,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(22541,0)
GPGPU-Sim PTX: 8800000 instructions simulated : ctaid=(14,4,0) tid=(3,11,0)
GPGPU-Sim PTX: 8900000 instructions simulated : ctaid=(4,4,0) tid=(7,0,0)
GPGPU-Sim PTX: 9000000 instructions simulated : ctaid=(11,5,0) tid=(3,5,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (23190,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(23191,0)
GPGPU-Sim PTX: 9100000 instructions simulated : ctaid=(11,3,0) tid=(7,15,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (23311,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(23312,0)
GPGPU-Sim PTX: 9200000 instructions simulated : ctaid=(4,4,0) tid=(15,14,0)
GPGPU-Sim uArch: cycles simulated: 23500  inst.: 9060160 (ipc=385.5) sim_rate=377506 (inst/sec) elapsed = 0:0:00:24 / Fri Dec 16 03:12:40 2016
GPGPU-Sim PTX: 9300000 instructions simulated : ctaid=(10,3,0) tid=(3,13,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (23871,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(23872,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (23922,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(23923,0)
GPGPU-Sim PTX: 9400000 instructions simulated : ctaid=(12,4,0) tid=(7,13,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (24120,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(24121,0)
GPGPU-Sim PTX: 9500000 instructions simulated : ctaid=(3,5,0) tid=(7,3,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (24277,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(24278,0)
GPGPU-Sim PTX: 9600000 instructions simulated : ctaid=(7,6,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 24500  inst.: 9529592 (ipc=389.0) sim_rate=381183 (inst/sec) elapsed = 0:0:00:25 / Fri Dec 16 03:12:41 2016
GPGPU-Sim PTX: 9700000 instructions simulated : ctaid=(10,3,0) tid=(7,7,0)
GPGPU-Sim PTX: 9800000 instructions simulated : ctaid=(11,4,0) tid=(7,2,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (24803,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(24804,0)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (24884,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(24885,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (24930,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(24931,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (24938,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(24939,0)
GPGPU-Sim PTX: 9900000 instructions simulated : ctaid=(6,4,0) tid=(7,0,0)
GPGPU-Sim PTX: 10000000 instructions simulated : ctaid=(4,6,0) tid=(7,5,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (25255,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(25256,0)
GPGPU-Sim PTX: 10100000 instructions simulated : ctaid=(0,4,0) tid=(15,4,0)
GPGPU-Sim uArch: cycles simulated: 25500  inst.: 10006664 (ipc=392.4) sim_rate=384871 (inst/sec) elapsed = 0:0:00:26 / Fri Dec 16 03:12:42 2016
GPGPU-Sim PTX: 10200000 instructions simulated : ctaid=(13,6,0) tid=(3,11,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (25675,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(25676,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (25697,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(25698,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (25757,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(25758,0)
GPGPU-Sim PTX: 10300000 instructions simulated : ctaid=(4,9,0) tid=(3,1,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (25909,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(25910,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (25926,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(25927,0)
GPGPU-Sim PTX: 10400000 instructions simulated : ctaid=(4,9,0) tid=(3,13,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (26069,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(26070,0)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (26172,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(26173,0)
GPGPU-Sim PTX: 10500000 instructions simulated : ctaid=(13,6,0) tid=(7,4,0)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (26308,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(26309,0)
GPGPU-Sim PTX: 10600000 instructions simulated : ctaid=(9,5,0) tid=(7,8,0)
GPGPU-Sim uArch: cycles simulated: 26500  inst.: 10446664 (ipc=394.2) sim_rate=386913 (inst/sec) elapsed = 0:0:00:27 / Fri Dec 16 03:12:43 2016
GPGPU-Sim PTX: 10700000 instructions simulated : ctaid=(7,7,0) tid=(7,4,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (26799,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(26800,0)
GPGPU-Sim PTX: 10800000 instructions simulated : ctaid=(15,6,0) tid=(7,10,0)
GPGPU-Sim PTX: 10900000 instructions simulated : ctaid=(9,4,0) tid=(15,4,0)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (27180,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(27181,0)
GPGPU-Sim PTX: 11000000 instructions simulated : ctaid=(1,4,0) tid=(7,12,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (27360,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(27361,0)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (27376,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(27377,0)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (27422,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(27423,0)
GPGPU-Sim uArch: cycles simulated: 27500  inst.: 10887568 (ipc=395.9) sim_rate=388841 (inst/sec) elapsed = 0:0:00:28 / Fri Dec 16 03:12:44 2016
GPGPU-Sim uArch: Shader 14 finished CTA #4 (27502,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(27503,0)
GPGPU-Sim PTX: 11100000 instructions simulated : ctaid=(6,6,0) tid=(3,3,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (27735,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(27736,0)
GPGPU-Sim PTX: 11200000 instructions simulated : ctaid=(8,5,0) tid=(3,15,0)
GPGPU-Sim PTX: 11300000 instructions simulated : ctaid=(6,6,0) tid=(15,0,0)
GPGPU-Sim PTX: 11400000 instructions simulated : ctaid=(4,8,0) tid=(3,7,0)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (28312,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(28313,0)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (28442,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(28443,0)
GPGPU-Sim PTX: 11500000 instructions simulated : ctaid=(14,5,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 28500  inst.: 11342656 (ipc=398.0) sim_rate=391126 (inst/sec) elapsed = 0:0:00:29 / Fri Dec 16 03:12:45 2016
GPGPU-Sim PTX: 11600000 instructions simulated : ctaid=(5,10,0) tid=(15,10,0)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (28736,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(28737,0)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (28739,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(28740,0)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (28743,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(28744,0)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (28847,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(28848,0)
GPGPU-Sim PTX: 11700000 instructions simulated : ctaid=(8,5,0) tid=(15,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (28956,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(28957,0)
GPGPU-Sim PTX: 11800000 instructions simulated : ctaid=(12,10,0) tid=(3,9,0)
GPGPU-Sim PTX: 11900000 instructions simulated : ctaid=(12,4,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 29500  inst.: 11805040 (ipc=400.2) sim_rate=393501 (inst/sec) elapsed = 0:0:00:30 / Fri Dec 16 03:12:46 2016
GPGPU-Sim PTX: 12000000 instructions simulated : ctaid=(14,5,0) tid=(15,10,0)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (29574,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(29575,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (29646,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(29647,0)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (29714,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(29715,0)
GPGPU-Sim PTX: 12100000 instructions simulated : ctaid=(4,7,0) tid=(7,10,0)
GPGPU-Sim PTX: 12200000 instructions simulated : ctaid=(2,6,0) tid=(3,1,0)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (29976,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(29977,0)
GPGPU-Sim uArch: cycles simulated: 30000  inst.: 12038552 (ipc=401.3) sim_rate=388340 (inst/sec) elapsed = 0:0:00:31 / Fri Dec 16 03:12:47 2016
GPGPU-Sim PTX: 12300000 instructions simulated : ctaid=(12,5,0) tid=(7,2,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (30357,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(30358,0)
GPGPU-Sim PTX: 12400000 instructions simulated : ctaid=(8,6,0) tid=(15,3,0)
GPGPU-Sim uArch: cycles simulated: 30500  inst.: 12263208 (ipc=402.1) sim_rate=383225 (inst/sec) elapsed = 0:0:00:32 / Fri Dec 16 03:12:48 2016
GPGPU-Sim PTX: 12500000 instructions simulated : ctaid=(3,11,0) tid=(7,0,0)
GPGPU-Sim PTX: 12600000 instructions simulated : ctaid=(12,6,0) tid=(15,10,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (30918,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(30919,0)
GPGPU-Sim PTX: 12700000 instructions simulated : ctaid=(0,7,0) tid=(3,13,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (31145,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(31146,0)
GPGPU-Sim PTX: 12800000 instructions simulated : ctaid=(4,5,0) tid=(3,5,0)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (31444,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(31445,0)
GPGPU-Sim PTX: 12900000 instructions simulated : ctaid=(11,6,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 31500  inst.: 12724496 (ipc=404.0) sim_rate=385590 (inst/sec) elapsed = 0:0:00:33 / Fri Dec 16 03:12:49 2016
GPGPU-Sim uArch: Shader 7 finished CTA #0 (31528,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(31529,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (31543,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(31544,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (31595,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(31596,0)
GPGPU-Sim PTX: 13000000 instructions simulated : ctaid=(8,9,0) tid=(3,5,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (31780,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(31781,0)
GPGPU-Sim PTX: 13100000 instructions simulated : ctaid=(6,8,0) tid=(15,8,0)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (31930,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(31931,0)
GPGPU-Sim uArch: cycles simulated: 32000  inst.: 12970536 (ipc=405.3) sim_rate=381486 (inst/sec) elapsed = 0:0:00:34 / Fri Dec 16 03:12:50 2016
GPGPU-Sim PTX: 13200000 instructions simulated : ctaid=(14,7,0) tid=(7,11,0)
GPGPU-Sim PTX: 13300000 instructions simulated : ctaid=(11,6,0) tid=(15,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (32434,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(32435,0)
GPGPU-Sim PTX: 13400000 instructions simulated : ctaid=(0,9,0) tid=(7,15,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (32515,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(32516,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (32607,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(32608,0)
GPGPU-Sim PTX: 13500000 instructions simulated : ctaid=(11,6,0) tid=(7,14,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (32866,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(32867,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (32873,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(32874,0)
GPGPU-Sim PTX: 13600000 instructions simulated : ctaid=(2,6,0) tid=(7,1,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (32903,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(32904,0)
GPGPU-Sim uArch: cycles simulated: 33000  inst.: 13447888 (ipc=407.5) sim_rate=384225 (inst/sec) elapsed = 0:0:00:35 / Fri Dec 16 03:12:51 2016
GPGPU-Sim PTX: 13700000 instructions simulated : ctaid=(9,7,0) tid=(15,5,0)
GPGPU-Sim PTX: 13800000 instructions simulated : ctaid=(11,6,0) tid=(7,2,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (33492,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(33493,0)
GPGPU-Sim PTX: 13900000 instructions simulated : ctaid=(11,8,0) tid=(15,2,0)
GPGPU-Sim PTX: 14000000 instructions simulated : ctaid=(5,9,0) tid=(15,11,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (33776,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(33777,0)
GPGPU-Sim PTX: 14100000 instructions simulated : ctaid=(13,7,0) tid=(15,14,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (33935,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(33936,0)
GPGPU-Sim uArch: cycles simulated: 34000  inst.: 13911640 (ipc=409.2) sim_rate=386434 (inst/sec) elapsed = 0:0:00:36 / Fri Dec 16 03:12:52 2016
GPGPU-Sim uArch: Shader 12 finished CTA #1 (34013,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(34014,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (34133,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(34134,0)
GPGPU-Sim PTX: 14200000 instructions simulated : ctaid=(5,7,0) tid=(15,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (34181,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(34182,0)
GPGPU-Sim PTX: 14300000 instructions simulated : ctaid=(6,12,0) tid=(15,2,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (34376,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(34377,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (34491,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(34492,0)
GPGPU-Sim PTX: 14400000 instructions simulated : ctaid=(5,10,0) tid=(15,6,0)
GPGPU-Sim PTX: 14500000 instructions simulated : ctaid=(10,8,0) tid=(15,6,0)
GPGPU-Sim uArch: cycles simulated: 35000  inst.: 14373656 (ipc=410.7) sim_rate=388477 (inst/sec) elapsed = 0:0:00:37 / Fri Dec 16 03:12:53 2016
GPGPU-Sim PTX: 14600000 instructions simulated : ctaid=(4,8,0) tid=(15,8,0)
GPGPU-Sim PTX: 14700000 instructions simulated : ctaid=(10,8,0) tid=(3,5,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (35288,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(35289,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (35381,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(35382,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (35431,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(35432,0)
GPGPU-Sim PTX: 14800000 instructions simulated : ctaid=(13,7,0) tid=(7,1,0)
GPGPU-Sim PTX: 14900000 instructions simulated : ctaid=(8,7,0) tid=(3,11,0)
GPGPU-Sim PTX: 15000000 instructions simulated : ctaid=(1,7,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 36000  inst.: 14797456 (ipc=411.0) sim_rate=389406 (inst/sec) elapsed = 0:0:00:38 / Fri Dec 16 03:12:54 2016
GPGPU-Sim uArch: Shader 8 finished CTA #1 (36046,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(36047,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (36083,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(36084,0)
GPGPU-Sim PTX: 15100000 instructions simulated : ctaid=(4,9,0) tid=(15,10,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (36327,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(36328,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (36372,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(36373,0)
GPGPU-Sim PTX: 15200000 instructions simulated : ctaid=(15,8,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 36500  inst.: 15025016 (ipc=411.6) sim_rate=385256 (inst/sec) elapsed = 0:0:00:39 / Fri Dec 16 03:12:55 2016
GPGPU-Sim PTX: 15300000 instructions simulated : ctaid=(1,8,0) tid=(7,15,0)
GPGPU-Sim PTX: 15400000 instructions simulated : ctaid=(9,8,0) tid=(7,4,0)
GPGPU-Sim PTX: 15500000 instructions simulated : ctaid=(3,8,0) tid=(7,7,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (37160,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(37161,0)
GPGPU-Sim PTX: 15600000 instructions simulated : ctaid=(11,8,0) tid=(15,4,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (37297,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(37298,0)
GPGPU-Sim PTX: 15700000 instructions simulated : ctaid=(8,7,0) tid=(7,9,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (37466,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(37467,0)
GPGPU-Sim uArch: cycles simulated: 37500  inst.: 15483200 (ipc=412.9) sim_rate=387080 (inst/sec) elapsed = 0:0:00:40 / Fri Dec 16 03:12:56 2016
GPGPU-Sim PTX: 15800000 instructions simulated : ctaid=(3,13,0) tid=(7,1,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (37658,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(37659,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (37792,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(37793,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (37814,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(37815,0)
GPGPU-Sim PTX: 15900000 instructions simulated : ctaid=(11,8,0) tid=(7,14,0)
GPGPU-Sim PTX: 16000000 instructions simulated : ctaid=(4,11,0) tid=(3,1,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (38225,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(38226,0)
GPGPU-Sim PTX: 16100000 instructions simulated : ctaid=(6,13,0) tid=(7,13,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (38325,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(38326,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (38403,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(38404,0)
GPGPU-Sim PTX: 16200000 instructions simulated : ctaid=(5,8,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 38500  inst.: 15955032 (ipc=414.4) sim_rate=389147 (inst/sec) elapsed = 0:0:00:41 / Fri Dec 16 03:12:57 2016
GPGPU-Sim uArch: Shader 7 finished CTA #2 (38629,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(38630,0)
GPGPU-Sim PTX: 16300000 instructions simulated : ctaid=(2,9,0) tid=(15,13,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (38785,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(38786,0)
GPGPU-Sim PTX: 16400000 instructions simulated : ctaid=(5,8,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 39000  inst.: 16185272 (ipc=415.0) sim_rate=385363 (inst/sec) elapsed = 0:0:00:42 / Fri Dec 16 03:12:58 2016
GPGPU-Sim uArch: Shader 6 finished CTA #2 (39003,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(39004,0)
GPGPU-Sim PTX: 16500000 instructions simulated : ctaid=(6,8,0) tid=(15,4,0)
GPGPU-Sim PTX: 16600000 instructions simulated : ctaid=(2,9,0) tid=(3,3,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (39401,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(39402,0)
GPGPU-Sim PTX: 16700000 instructions simulated : ctaid=(7,8,0) tid=(7,7,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (39716,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(39717,0)
GPGPU-Sim PTX: 16800000 instructions simulated : ctaid=(0,9,0) tid=(7,15,0)
GPGPU-Sim uArch: cycles simulated: 40000  inst.: 16634792 (ipc=415.9) sim_rate=386855 (inst/sec) elapsed = 0:0:00:43 / Fri Dec 16 03:12:59 2016
GPGPU-Sim PTX: 16900000 instructions simulated : ctaid=(8,8,0) tid=(15,9,0)
GPGPU-Sim PTX: 17000000 instructions simulated : ctaid=(0,13,0) tid=(7,12,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (40386,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(40387,0)
GPGPU-Sim PTX: 17100000 instructions simulated : ctaid=(8,9,0) tid=(15,4,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (40672,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(40673,0)
GPGPU-Sim PTX: 17200000 instructions simulated : ctaid=(0,10,0) tid=(7,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (40719,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(40720,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (40786,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(40787,0)
GPGPU-Sim PTX: 17300000 instructions simulated : ctaid=(7,8,0) tid=(15,10,0)
GPGPU-Sim uArch: cycles simulated: 41000  inst.: 17085736 (ipc=416.7) sim_rate=388312 (inst/sec) elapsed = 0:0:00:44 / Fri Dec 16 03:13:00 2016
GPGPU-Sim PTX: 17400000 instructions simulated : ctaid=(14,8,0) tid=(15,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (41308,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(41309,0)
GPGPU-Sim PTX: 17500000 instructions simulated : ctaid=(13,9,0) tid=(15,11,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (41352,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(41353,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (41508,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(41509,0)
GPGPU-Sim PTX: 17600000 instructions simulated : ctaid=(10,10,0) tid=(3,11,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (41728,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(41729,0)
GPGPU-Sim PTX: 17700000 instructions simulated : ctaid=(7,9,0) tid=(15,11,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (41901,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(41902,0)
GPGPU-Sim PTX: 17800000 instructions simulated : ctaid=(3,11,0) tid=(7,10,0)
GPGPU-Sim uArch: cycles simulated: 42000  inst.: 17548232 (ipc=417.8) sim_rate=389960 (inst/sec) elapsed = 0:0:00:45 / Fri Dec 16 03:13:01 2016
GPGPU-Sim PTX: 17900000 instructions simulated : ctaid=(14,9,0) tid=(7,5,0)
GPGPU-Sim PTX: 18000000 instructions simulated : ctaid=(10,11,0) tid=(7,12,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (42410,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(42411,0)
GPGPU-Sim uArch: cycles simulated: 42500  inst.: 17774424 (ipc=418.2) sim_rate=386400 (inst/sec) elapsed = 0:0:00:46 / Fri Dec 16 03:13:02 2016
GPGPU-Sim uArch: Shader 13 finished CTA #2 (42509,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(42510,0)
GPGPU-Sim PTX: 18100000 instructions simulated : ctaid=(14,9,0) tid=(15,2,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (42697,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(42698,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (42787,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(42788,0)
GPGPU-Sim PTX: 18200000 instructions simulated : ctaid=(6,12,0) tid=(7,4,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (42825,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(42826,0)
GPGPU-Sim PTX: 18300000 instructions simulated : ctaid=(2,9,0) tid=(15,10,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (43152,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(43153,0)
GPGPU-Sim PTX: 18400000 instructions simulated : ctaid=(4,10,0) tid=(7,4,0)
GPGPU-Sim PTX: 18500000 instructions simulated : ctaid=(11,10,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 43500  inst.: 18248632 (ipc=419.5) sim_rate=388268 (inst/sec) elapsed = 0:0:00:47 / Fri Dec 16 03:13:03 2016
GPGPU-Sim PTX: 18600000 instructions simulated : ctaid=(8,14,0) tid=(7,11,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (43729,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(43730,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (43762,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(43763,0)
GPGPU-Sim PTX: 18700000 instructions simulated : ctaid=(2,11,0) tid=(15,5,0)
GPGPU-Sim uArch: cycles simulated: 44000  inst.: 18469656 (ipc=419.8) sim_rate=384784 (inst/sec) elapsed = 0:0:00:48 / Fri Dec 16 03:13:04 2016
GPGPU-Sim PTX: 18800000 instructions simulated : ctaid=(0,12,0) tid=(7,15,0)
GPGPU-Sim PTX: 18900000 instructions simulated : ctaid=(9,9,0) tid=(7,10,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (44325,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(44326,0)
GPGPU-Sim PTX: 19000000 instructions simulated : ctaid=(9,11,0) tid=(7,11,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (44743,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(44744,0)
GPGPU-Sim PTX: 19100000 instructions simulated : ctaid=(1,15,0) tid=(7,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (44874,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(44875,0)
GPGPU-Sim PTX: 19200000 instructions simulated : ctaid=(3,10,0) tid=(15,0,0)
GPGPU-Sim uArch: cycles simulated: 45000  inst.: 18916208 (ipc=420.4) sim_rate=386045 (inst/sec) elapsed = 0:0:00:49 / Fri Dec 16 03:13:05 2016
GPGPU-Sim uArch: Shader 11 finished CTA #4 (45163,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(45164,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (45198,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(45199,0)
GPGPU-Sim PTX: 19300000 instructions simulated : ctaid=(2,11,0) tid=(15,2,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (45248,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(45249,0)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (45373,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(45374,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (45378,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(45379,0)
GPGPU-Sim PTX: 19400000 instructions simulated : ctaid=(7,10,0) tid=(7,9,0)
GPGPU-Sim PTX: 19500000 instructions simulated : ctaid=(13,10,0) tid=(7,14,0)
GPGPU-Sim PTX: 19600000 instructions simulated : ctaid=(5,10,0) tid=(15,12,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (45861,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(45862,0)
GPGPU-Sim uArch: cycles simulated: 46000  inst.: 19389984 (ipc=421.5) sim_rate=387799 (inst/sec) elapsed = 0:0:00:50 / Fri Dec 16 03:13:06 2016
GPGPU-Sim PTX: 19700000 instructions simulated : ctaid=(13,11,0) tid=(15,3,0)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (46087,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(46088,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (46157,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(46158,0)
GPGPU-Sim PTX: 19800000 instructions simulated : ctaid=(6,10,0) tid=(3,3,0)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (46354,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(46355,0)
GPGPU-Sim PTX: 19900000 instructions simulated : ctaid=(11,11,0) tid=(7,14,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (46494,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(46495,0)
GPGPU-Sim uArch: cycles simulated: 46500  inst.: 19610368 (ipc=421.7) sim_rate=384517 (inst/sec) elapsed = 0:0:00:51 / Fri Dec 16 03:13:07 2016
GPGPU-Sim PTX: 20000000 instructions simulated : ctaid=(7,10,0) tid=(15,6,0)
GPGPU-Sim PTX: 20100000 instructions simulated : ctaid=(0,11,0) tid=(7,15,0)
GPGPU-Sim PTX: 20200000 instructions simulated : ctaid=(6,13,0) tid=(7,8,0)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (47157,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(47158,0)
GPGPU-Sim PTX: 20300000 instructions simulated : ctaid=(12,10,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 47500  inst.: 20074048 (ipc=422.6) sim_rate=386039 (inst/sec) elapsed = 0:0:00:52 / Fri Dec 16 03:13:08 2016
GPGPU-Sim PTX: 20400000 instructions simulated : ctaid=(10,11,0) tid=(15,13,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (47567,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(47568,0)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (47654,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(47655,0)
GPGPU-Sim PTX: 20500000 instructions simulated : ctaid=(2,12,0) tid=(15,13,0)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (47890,0), 5 CTAs running
GPGPU-Sim PTX: 20600000 instructions simulated : ctaid=(10,12,0) tid=(15,15,0)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (47978,0), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (48081,0), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (48110,0), 5 CTAs running
GPGPU-Sim PTX: 20700000 instructions simulated : ctaid=(2,12,0) tid=(15,7,0)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (48184,0), 5 CTAs running
GPGPU-Sim PTX: 20800000 instructions simulated : ctaid=(6,12,0) tid=(7,12,0)
GPGPU-Sim uArch: cycles simulated: 48500  inst.: 20539264 (ipc=423.5) sim_rate=387533 (inst/sec) elapsed = 0:0:00:53 / Fri Dec 16 03:13:09 2016
GPGPU-Sim PTX: 20900000 instructions simulated : ctaid=(8,12,0) tid=(15,1,0)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (48656,0), 5 CTAs running
GPGPU-Sim PTX: 21000000 instructions simulated : ctaid=(10,12,0) tid=(15,6,0)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (48867,0), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 49000  inst.: 20751704 (ipc=423.5) sim_rate=384290 (inst/sec) elapsed = 0:0:00:54 / Fri Dec 16 03:13:10 2016
GPGPU-Sim PTX: 21100000 instructions simulated : ctaid=(11,11,0) tid=(15,7,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (49223,0), 5 CTAs running
GPGPU-Sim PTX: 21200000 instructions simulated : ctaid=(6,12,0) tid=(7,5,0)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (49357,0), 5 CTAs running
GPGPU-Sim PTX: 21300000 instructions simulated : ctaid=(7,11,0) tid=(7,9,0)
GPGPU-Sim PTX: 21400000 instructions simulated : ctaid=(7,11,0) tid=(7,15,0)
GPGPU-Sim uArch: cycles simulated: 50000  inst.: 21158024 (ipc=423.2) sim_rate=384691 (inst/sec) elapsed = 0:0:00:55 / Fri Dec 16 03:13:11 2016
GPGPU-Sim PTX: 21500000 instructions simulated : ctaid=(0,14,0) tid=(7,8,0)
GPGPU-Sim PTX: 21600000 instructions simulated : ctaid=(1,12,0) tid=(15,5,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (50319,0), 4 CTAs running
GPGPU-Sim PTX: 21700000 instructions simulated : ctaid=(2,10,0) tid=(15,5,0)
GPGPU-Sim PTX: 21800000 instructions simulated : ctaid=(5,12,0) tid=(7,5,0)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (50895,0), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (50929,0), 4 CTAs running
GPGPU-Sim PTX: 21900000 instructions simulated : ctaid=(7,14,0) tid=(15,11,0)
GPGPU-Sim uArch: cycles simulated: 51000  inst.: 21591192 (ipc=423.4) sim_rate=385557 (inst/sec) elapsed = 0:0:00:56 / Fri Dec 16 03:13:12 2016
GPGPU-Sim uArch: Shader 7 finished CTA #5 (51189,0), 5 CTAs running
GPGPU-Sim PTX: 22000000 instructions simulated : ctaid=(0,13,0) tid=(15,1,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (51193,0), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (51217,0), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (51400,0), 5 CTAs running
GPGPU-Sim PTX: 22100000 instructions simulated : ctaid=(9,14,0) tid=(7,8,0)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (51474,0), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (51518,0), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (51566,0), 4 CTAs running
GPGPU-Sim PTX: 22200000 instructions simulated : ctaid=(1,12,0) tid=(3,13,0)
GPGPU-Sim PTX: 22300000 instructions simulated : ctaid=(1,12,0) tid=(7,10,0)
GPGPU-Sim uArch: cycles simulated: 52000  inst.: 22020000 (ipc=423.5) sim_rate=386315 (inst/sec) elapsed = 0:0:00:57 / Fri Dec 16 03:13:13 2016
GPGPU-Sim PTX: 22400000 instructions simulated : ctaid=(12,12,0) tid=(3,5,0)
GPGPU-Sim PTX: 22500000 instructions simulated : ctaid=(5,14,0) tid=(7,6,0)
GPGPU-Sim PTX: 22600000 instructions simulated : ctaid=(4,12,0) tid=(15,7,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (52756,0), 4 CTAs running
GPGPU-Sim PTX: 22700000 instructions simulated : ctaid=(9,12,0) tid=(3,9,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (52878,0), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 53000  inst.: 22460464 (ipc=423.8) sim_rate=387249 (inst/sec) elapsed = 0:0:00:58 / Fri Dec 16 03:13:14 2016
GPGPU-Sim PTX: 22800000 instructions simulated : ctaid=(4,12,0) tid=(15,7,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (53108,0), 4 CTAs running
GPGPU-Sim PTX: 22900000 instructions simulated : ctaid=(4,13,0) tid=(15,3,0)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (53388,0), 5 CTAs running
GPGPU-Sim PTX: 23000000 instructions simulated : ctaid=(13,12,0) tid=(7,4,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (53476,0), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (53544,0), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (53554,0), 4 CTAs running
GPGPU-Sim PTX: 23100000 instructions simulated : ctaid=(14,12,0) tid=(7,4,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (53858,0), 4 CTAs running
GPGPU-Sim PTX: 23200000 instructions simulated : ctaid=(3,12,0) tid=(15,8,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (53887,0), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 54000  inst.: 22910416 (ipc=424.3) sim_rate=388312 (inst/sec) elapsed = 0:0:00:59 / Fri Dec 16 03:13:15 2016
GPGPU-Sim PTX: 23300000 instructions simulated : ctaid=(12,13,0) tid=(15,6,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (54200,0), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (54232,0), 3 CTAs running
GPGPU-Sim PTX: 23400000 instructions simulated : ctaid=(15,12,0) tid=(15,7,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (54356,0), 3 CTAs running
GPGPU-Sim PTX: 23500000 instructions simulated : ctaid=(0,14,0) tid=(15,7,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (54562,0), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (54664,0), 4 CTAs running
GPGPU-Sim PTX: 23600000 instructions simulated : ctaid=(8,12,0) tid=(7,1,0)
GPGPU-Sim PTX: 23700000 instructions simulated : ctaid=(11,13,0) tid=(7,14,0)
GPGPU-Sim uArch: cycles simulated: 55000  inst.: 23356312 (ipc=424.7) sim_rate=389271 (inst/sec) elapsed = 0:0:01:00 / Fri Dec 16 03:13:16 2016
GPGPU-Sim PTX: 23800000 instructions simulated : ctaid=(3,13,0) tid=(3,5,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (55214,0), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (55251,0), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (55429,0), 3 CTAs running
GPGPU-Sim PTX: 23900000 instructions simulated : ctaid=(4,13,0) tid=(3,1,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (55665,0), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (55694,0), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (55702,0), 3 CTAs running
GPGPU-Sim PTX: 24000000 instructions simulated : ctaid=(11,13,0) tid=(15,2,0)
GPGPU-Sim PTX: 24100000 instructions simulated : ctaid=(4,13,0) tid=(15,5,0)
GPGPU-Sim uArch: cycles simulated: 56000  inst.: 23772912 (ipc=424.5) sim_rate=389719 (inst/sec) elapsed = 0:0:01:01 / Fri Dec 16 03:13:17 2016
GPGPU-Sim PTX: 24200000 instructions simulated : ctaid=(8,14,0) tid=(7,15,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (56272,0), 3 CTAs running
GPGPU-Sim PTX: 24300000 instructions simulated : ctaid=(7,13,0) tid=(7,8,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (56549,0), 3 CTAs running
GPGPU-Sim PTX: 24400000 instructions simulated : ctaid=(7,13,0) tid=(15,1,0)
GPGPU-Sim PTX: 24500000 instructions simulated : ctaid=(2,14,0) tid=(7,1,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (56955,0), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (56966,0), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 57000  inst.: 24189720 (ipc=424.4) sim_rate=390156 (inst/sec) elapsed = 0:0:01:02 / Fri Dec 16 03:13:18 2016
GPGPU-Sim PTX: 24600000 instructions simulated : ctaid=(6,13,0) tid=(15,3,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (57164,0), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (57253,0), 2 CTAs running
GPGPU-Sim PTX: 24700000 instructions simulated : ctaid=(12,13,0) tid=(3,3,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (57436,0), 2 CTAs running
GPGPU-Sim PTX: 24800000 instructions simulated : ctaid=(8,15,0) tid=(7,5,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (57680,0), 3 CTAs running
GPGPU-Sim PTX: 24900000 instructions simulated : ctaid=(12,13,0) tid=(7,13,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (57814,0), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (57856,0), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 58000  inst.: 24621224 (ipc=424.5) sim_rate=390813 (inst/sec) elapsed = 0:0:01:03 / Fri Dec 16 03:13:19 2016
GPGPU-Sim PTX: 25000000 instructions simulated : ctaid=(11,14,0) tid=(7,11,0)
GPGPU-Sim PTX: 25100000 instructions simulated : ctaid=(11,14,0) tid=(15,2,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (58323,0), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (58384,0), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (58456,0), 2 CTAs running
GPGPU-Sim PTX: 25200000 instructions simulated : ctaid=(7,14,0) tid=(15,3,0)
GPGPU-Sim PTX: 25300000 instructions simulated : ctaid=(2,14,0) tid=(7,7,0)
GPGPU-Sim PTX: 25400000 instructions simulated : ctaid=(7,14,0) tid=(3,1,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (58992,0), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 59000  inst.: 25036352 (ipc=424.3) sim_rate=391193 (inst/sec) elapsed = 0:0:01:04 / Fri Dec 16 03:13:20 2016
GPGPU-Sim uArch: Shader 9 finished CTA #0 (59063,0), 3 CTAs running
GPGPU-Sim PTX: 25500000 instructions simulated : ctaid=(11,14,0) tid=(15,12,0)
GPGPU-Sim PTX: 25600000 instructions simulated : ctaid=(1,14,0) tid=(7,15,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (59669,0), 2 CTAs running
GPGPU-Sim PTX: 25700000 instructions simulated : ctaid=(12,15,0) tid=(3,11,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (59676,0), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (59714,0), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (59888,0), 2 CTAs running
GPGPU-Sim PTX: 25800000 instructions simulated : ctaid=(10,15,0) tid=(3,13,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (59981,0), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 60000  inst.: 25452240 (ipc=424.2) sim_rate=391572 (inst/sec) elapsed = 0:0:01:05 / Fri Dec 16 03:13:21 2016
GPGPU-Sim uArch: Shader 9 finished CTA #2 (60096,0), 2 CTAs running
GPGPU-Sim PTX: 25900000 instructions simulated : ctaid=(12,14,0) tid=(7,3,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (60233,0), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (60436,0), 1 CTAs running
GPGPU-Sim PTX: 26000000 instructions simulated : ctaid=(14,15,0) tid=(7,15,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (60698,0), 2 CTAs running
GPGPU-Sim PTX: 26100000 instructions simulated : ctaid=(15,14,0) tid=(15,10,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (60731,0), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (60843,0), 1 CTAs running
GPGPU-Sim PTX: 26200000 instructions simulated : ctaid=(3,14,0) tid=(15,11,0)
GPGPU-Sim uArch: cycles simulated: 61000  inst.: 25829576 (ipc=423.4) sim_rate=391357 (inst/sec) elapsed = 0:0:01:06 / Fri Dec 16 03:13:22 2016
GPGPU-Sim uArch: Shader 8 finished CTA #3 (61196,0), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (61295,0), 1 CTAs running
GPGPU-Sim PTX: 26300000 instructions simulated : ctaid=(8,15,0) tid=(15,14,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (61333,0), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (61545,0), 1 CTAs running
GPGPU-Sim PTX: 26400000 instructions simulated : ctaid=(12,14,0) tid=(7,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (61606,0), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (61777,0), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (61914,0), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 1 '_Z12matrixMulGPUPjS_Pii').
GPGPU-Sim PTX: 26500000 instructions simulated : ctaid=(13,15,0) tid=(15,5,0)
GPGPU-Sim uArch: cycles simulated: 62000  inst.: 26135016 (ipc=421.5) sim_rate=390074 (inst/sec) elapsed = 0:0:01:07 / Fri Dec 16 03:13:23 2016
GPGPU-Sim PTX: 26600000 instructions simulated : ctaid=(13,15,0) tid=(15,10,0)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (62461,0), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 1 '_Z12matrixMulGPUPjS_Pii').
GPGPU-Sim PTX: 26700000 instructions simulated : ctaid=(14,15,0) tid=(7,1,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (62698,0), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (62720,0), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 1 '_Z12matrixMulGPUPjS_Pii').
GPGPU-Sim PTX: 26800000 instructions simulated : ctaid=(4,15,0) tid=(7,9,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (63225,0), 1 CTAs running
GPGPU-Sim PTX: 26900000 instructions simulated : ctaid=(4,15,0) tid=(7,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (63431,0), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 1 '_Z12matrixMulGPUPjS_Pii').
GPGPU-Sim uArch: cycles simulated: 63500  inst.: 26546640 (ipc=418.1) sim_rate=390391 (inst/sec) elapsed = 0:0:01:08 / Fri Dec 16 03:13:24 2016
GPGPU-Sim uArch: Shader 0 finished CTA #4 (63716,0), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 1 '_Z12matrixMulGPUPjS_Pii').
GPGPU-Sim uArch: Shader 8 finished CTA #4 (63783,0), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 1 '_Z12matrixMulGPUPjS_Pii').
GPGPU-Sim uArch: Shader 9 finished CTA #4 (63802,0), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 1 '_Z12matrixMulGPUPjS_Pii').
GPGPU-Sim PTX: 27000000 instructions simulated : ctaid=(14,15,0) tid=(7,2,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (63894,0), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (63907,0), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (63989,0), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 1 '_Z12matrixMulGPUPjS_Pii').
GPGPU-Sim uArch: Shader 11 finished CTA #4 (64336,0), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 1 '_Z12matrixMulGPUPjS_Pii').
GPGPU-Sim uArch: Shader 7 finished CTA #4 (64480,0), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 1 '_Z12matrixMulGPUPjS_Pii').
GPGPU-Sim PTX: 27100000 instructions simulated : ctaid=(12,15,0) tid=(15,2,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (64965,0), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 1 '_Z12matrixMulGPUPjS_Pii').
GPGPU-Sim uArch: Shader 6 finished CTA #4 (65125,0), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 1 '_Z12matrixMulGPUPjS_Pii').
GPGPU-Sim uArch: Shader 4 finished CTA #5 (65810,0), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 1 '_Z12matrixMulGPUPjS_Pii').
GPGPU-Sim uArch: Shader 1 finished CTA #5 (65816,0), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 1 '_Z12matrixMulGPUPjS_Pii').
GPGPU-Sim uArch: Shader 5 finished CTA #5 (66198,0), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 1 '_Z12matrixMulGPUPjS_Pii').
GPGPU-Sim uArch: GPU detected kernel '_Z12matrixMulGPUPjS_Pii' finished on shader 5.
kernel_name = _Z12matrixMulGPUPjS_Pii 
kernel_launch_uid = 1 
gpu_sim_cycle = 66199
gpu_sim_insn = 26804224
gpu_ipc =     404.9037
gpu_tot_sim_cycle = 66199
gpu_tot_sim_insn = 26804224
gpu_tot_ipc =     404.9037
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 27321
gpu_stall_icnt2sh    = 312166
gpu_total_sim_rate=394179

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 641099
	L1I_total_cache_misses = 2123
	L1I_total_cache_miss_rate = 0.0033
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 5166
L1D_cache:
	L1D_cache_core[0]: Access = 8976, Miss = 3516, Miss_rate = 0.392, Pending_hits = 15, Reservation_fails = 4807
	L1D_cache_core[1]: Access = 9504, Miss = 2223, Miss_rate = 0.234, Pending_hits = 43, Reservation_fails = 2887
	L1D_cache_core[2]: Access = 8976, Miss = 2722, Miss_rate = 0.303, Pending_hits = 30, Reservation_fails = 3730
	L1D_cache_core[3]: Access = 8976, Miss = 2910, Miss_rate = 0.324, Pending_hits = 66, Reservation_fails = 3804
	L1D_cache_core[4]: Access = 9504, Miss = 3125, Miss_rate = 0.329, Pending_hits = 50, Reservation_fails = 3411
	L1D_cache_core[5]: Access = 9504, Miss = 2970, Miss_rate = 0.312, Pending_hits = 70, Reservation_fails = 4204
	L1D_cache_core[6]: Access = 8976, Miss = 3686, Miss_rate = 0.411, Pending_hits = 10, Reservation_fails = 5923
	L1D_cache_core[7]: Access = 8976, Miss = 3360, Miss_rate = 0.374, Pending_hits = 36, Reservation_fails = 5378
	L1D_cache_core[8]: Access = 8976, Miss = 3130, Miss_rate = 0.349, Pending_hits = 8, Reservation_fails = 4537
	L1D_cache_core[9]: Access = 8976, Miss = 3370, Miss_rate = 0.375, Pending_hits = 2, Reservation_fails = 4723
	L1D_cache_core[10]: Access = 8448, Miss = 3656, Miss_rate = 0.433, Pending_hits = 10, Reservation_fails = 6505
	L1D_cache_core[11]: Access = 8976, Miss = 3492, Miss_rate = 0.389, Pending_hits = 80, Reservation_fails = 4643
	L1D_cache_core[12]: Access = 8976, Miss = 2761, Miss_rate = 0.308, Pending_hits = 35, Reservation_fails = 4669
	L1D_cache_core[13]: Access = 8976, Miss = 4028, Miss_rate = 0.449, Pending_hits = 7, Reservation_fails = 5787
	L1D_cache_core[14]: Access = 8448, Miss = 3885, Miss_rate = 0.460, Pending_hits = 28, Reservation_fails = 6598
	L1D_total_cache_accesses = 135168
	L1D_total_cache_misses = 48834
	L1D_total_cache_miss_rate = 0.3613
	L1D_total_cache_pending_hits = 490
	L1D_total_cache_reservation_fails = 71606
	L1D_cache_data_port_util = 0.089
	L1D_cache_fill_port_util = 0.046
L1C_cache:
	L1C_total_cache_accesses = 71680
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0067
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3420
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 85844
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 490
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 44738
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 71504
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 71200
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3420
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 4096
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 102
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 638976
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2123
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 5166
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
1821, 1821, 1821, 1821, 1821, 1821, 1821, 1821, 1821, 1821, 1821, 1821, 1821, 1821, 1821, 1821, 1821, 1821, 1821, 1821, 1821, 1821, 1821, 1821, 1821, 1821, 1821, 1821, 1821, 1821, 1821, 1821, 1821, 1821, 1821, 1821, 1821, 1821, 1821, 1821, 1214, 1214, 1214, 1214, 1214, 1214, 1214, 1214, 
gpgpu_n_tot_thrd_icount = 39780352
gpgpu_n_tot_w_icount = 1243136
gpgpu_n_stall_shd_mem = 273682
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 44738
gpgpu_n_mem_write_global = 4096
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 524288
gpgpu_n_store_insn = 65536
gpgpu_n_shmem_insn = 8912896
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 720896
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3420
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3420
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 131072
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 139190
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:395587	W0_Idle:56746	W0_Scoreboard:229653	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:524288	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:718848
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 357904 {8:44738,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 294912 {72:4096,}
traffic_breakdown_coretomem[INST_ACC_R] = 720 {8:90,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 6084368 {136:44738,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 32768 {8:4096,}
traffic_breakdown_memtocore[INST_ACC_R] = 12240 {136:90,}
maxmrqlatency = 141 
maxdqlatency = 0 
maxmflatency = 862 
averagemflatency = 234 
max_icnt2mem_latency = 491 
max_icnt2sh_latency = 66198 
mrq_lat_table:2011 	99 	304 	800 	1309 	607 	78 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	33316 	14623 	910 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	38439 	5140 	2972 	992 	1043 	353 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	3641 	18160 	18523 	4383 	46 	0 	0 	0 	0 	0 	386 	1250 	2412 	48 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	109 	21 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0        10        10         0         0         0         0         0         0         0         0         0         0 
dram[1]:         2         0         0         0        10        10         0         0         0         0         0         0         0         0         0         0 
dram[2]:         2         0         0         0        10        12         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0        10        12         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0        10        12         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0        10        12         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:     36120     38219     47860     50788     56433     57844      1754      1760      2475      2469      2516      2621     17060     17785     26924     28621 
dram[1]:     38217     41110     50149     50947     58364     59380      1751      1759      2522      2468      2535      2619     16975     18779     27069     30227 
dram[2]:     34593     37019     50791     47841     57851     56440      1757      1935      2556      2422      2440      2607     17804     17071     28625     26866 
dram[3]:     41113     39585     50938     50157     59387     58374      1754      1941      2549      2438      2438      2634     18784     16999     30231     27074 
dram[4]:     37000     38228     47834     50800     56423     57865      1763      1868      2426      2497      2619      2682     17057     17834     26859     28637 
dram[5]:     39578     41118     50143     50943     58369     59403      1760      1866      2475      2485      2649      2672     16972     18791     27156     30240 
average row accesses per activate:
dram[0]: 16.750000 64.000000 64.000000 64.000000 27.000000 27.000000 32.000000 32.000000 32.000000 32.000000 57.000000 54.000000 64.000000 69.000000 64.000000 64.000000 
dram[1]: 33.000000 64.000000 69.000000 78.000000 27.000000 27.000000 32.000000 32.000000 32.000000 32.000000 52.000000 54.000000 64.000000 64.000000 64.000000 64.000000 
dram[2]: 33.000000 64.000000 64.000000 64.000000 27.000000 26.000000 32.000000 32.000000 32.000000 32.000000 52.000000 59.000000 69.000000 64.000000 64.000000 64.000000 
dram[3]: 64.000000 64.000000 78.000000 69.000000 27.000000 26.000000 32.000000 32.000000 32.000000 32.000000 52.000000 54.000000 64.000000 64.000000 64.000000 64.000000 
dram[4]: 64.000000 64.000000 64.000000 64.000000 27.000000 26.000000 32.000000 32.000000 32.000000 32.000000 60.000000 54.000000 64.000000 67.000000 64.000000 64.000000 
dram[5]: 64.000000 64.000000 70.000000 79.000000 27.000000 26.000000 32.000000 32.000000 32.000000 32.000000 54.000000 54.000000 64.000000 64.000000 64.000000 64.000000 
average row locality = 5215/113 = 46.150444
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        35        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        34        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        34        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
total reads: 3079
bank skew: 35/32 = 1.09
chip skew: 515/512 = 1.01
number of total write accesses:
dram[0]:        32        32        32        32        22        22         0         0         0         0        25        22        32        37        32        32 
dram[1]:        32        32        37        46        22        22         0         0         0         0        20        22        32        32        32        32 
dram[2]:        32        32        32        32        22        20         0         0         0         0        20        27        37        32        32        32 
dram[3]:        32        32        46        37        22        20         0         0         0         0        20        22        32        32        32        32 
dram[4]:        32        32        32        32        22        20         0         0         0         0        28        22        32        35        32        32 
dram[5]:        32        32        38        47        22        20         0         0         0         0        22        22        32        32        32        32 
total reads: 2136
min_bank_accesses = 0!
chip skew: 363/350 = 1.04
average mf latency per bank:
dram[0]:        305       290       269       242      2764      2260      9008      8511     10329      9290      2327      1892       259       293       284       284
dram[1]:        271       285       247       249      3070      2460      9895      8523     11560      9638      2781      1979       317       271       290       241
dram[2]:        257       254       268       247      2709      3631      9145      7932     10547      9567      2437      1792       300       272       281       265
dram[3]:        289       265       246       267      2888      3649      9629      8597     11241     10359      2608      2072       334       318       255       274
dram[4]:        275       256       252       258      2895      3411      8595      8484      9815     10106      1897      2035       266       337       271       284
dram[5]:        286       277       238       271      2874      3273      9031      7948     10326      9716      2139      1967       305       291       282       243
maximum mf latency per bank:
dram[0]:        486       554       423       415       748       448       652       433       790       508       838       454       476       550       525       478
dram[1]:        435       442       455       476       742       455       706       482       820       550       766       438       442       446       510       346
dram[2]:        468       465       472       404       642       738       658       646       690       748       623       760       636       431       502       449
dram[3]:        437       408       447       425       524       760       548       712       562       772       528       862       547       497       373       396
dram[4]:        389       453       381       432       664       484       634       482       640       496       735       523       435       606       459       465
dram[5]:        421       452       389       482       653       436       694       504       754       478       808       523       411       465       493       374

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=87382 n_nop=85974 n_act=21 n_pre=5 n_req=867 n_rd=1030 n_write=352 bw_util=0.03163
n_activity=11046 dram_eff=0.2502
bk0: 70a 86545i bk1: 64a 86622i bk2: 64a 86623i bk3: 64a 86602i bk4: 64a 86812i bk5: 64a 86766i bk6: 64a 87210i bk7: 64a 87218i bk8: 64a 87208i bk9: 64a 87214i bk10: 64a 86774i bk11: 64a 86780i bk12: 64a 86608i bk13: 64a 86591i bk14: 64a 86521i bk15: 64a 86533i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.191401
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=87382 n_nop=85971 n_act=19 n_pre=3 n_req=875 n_rd=1028 n_write=361 bw_util=0.03179
n_activity=11086 dram_eff=0.2506
bk0: 68a 86555i bk1: 64a 86593i bk2: 64a 86618i bk3: 64a 86588i bk4: 64a 86780i bk5: 64a 86762i bk6: 64a 87204i bk7: 64a 87213i bk8: 64a 87198i bk9: 64a 87159i bk10: 64a 86817i bk11: 64a 86745i bk12: 64a 86615i bk13: 64a 86634i bk14: 64a 86587i bk15: 64a 86643i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.165904
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=87382 n_nop=85982 n_act=19 n_pre=3 n_req=864 n_rd=1028 n_write=350 bw_util=0.03154
n_activity=11056 dram_eff=0.2493
bk0: 68a 86607i bk1: 64a 86640i bk2: 64a 86636i bk3: 64a 86608i bk4: 64a 86780i bk5: 64a 86813i bk6: 64a 87221i bk7: 64a 87229i bk8: 64a 87227i bk9: 64a 87192i bk10: 64a 86854i bk11: 64a 86730i bk12: 64a 86616i bk13: 64a 86599i bk14: 64a 86548i bk15: 64a 86553i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.184443
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=87382 n_nop=85979 n_act=18 n_pre=2 n_req=871 n_rd=1024 n_write=359 bw_util=0.03165
n_activity=11071 dram_eff=0.2498
bk0: 64a 86616i bk1: 64a 86617i bk2: 64a 86574i bk3: 64a 86612i bk4: 64a 86779i bk5: 64a 86826i bk6: 64a 87226i bk7: 64a 87223i bk8: 64a 87224i bk9: 64a 87187i bk10: 64a 86834i bk11: 64a 86768i bk12: 64a 86568i bk13: 64a 86631i bk14: 64a 86609i bk15: 64a 86575i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.152297
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=87382 n_nop=85987 n_act=18 n_pre=2 n_req=863 n_rd=1024 n_write=351 bw_util=0.03147
n_activity=11096 dram_eff=0.2478
bk0: 64a 86642i bk1: 64a 86631i bk2: 64a 86591i bk3: 64a 86610i bk4: 64a 86791i bk5: 64a 86822i bk6: 64a 87229i bk7: 64a 87222i bk8: 64a 87216i bk9: 64a 87198i bk10: 64a 86734i bk11: 64a 86818i bk12: 64a 86618i bk13: 64a 86627i bk14: 64a 86572i bk15: 64a 86529i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.203028
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=87382 n_nop=85975 n_act=18 n_pre=2 n_req=875 n_rd=1024 n_write=363 bw_util=0.03175
n_activity=11099 dram_eff=0.2499
bk0: 64a 86616i bk1: 64a 86573i bk2: 64a 86603i bk3: 64a 86586i bk4: 64a 86796i bk5: 64a 86813i bk6: 64a 87217i bk7: 64a 87216i bk8: 64a 87202i bk9: 64a 87190i bk10: 64a 86787i bk11: 64a 86818i bk12: 64a 86621i bk13: 64a 86580i bk14: 64a 86529i bk15: 64a 86600i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.164359

========= L2 cache stats =========
L2_cache_bank[0]: Access = 4235, Miss = 259, Miss_rate = 0.061, Pending_hits = 46, Reservation_fails = 434
L2_cache_bank[1]: Access = 3966, Miss = 256, Miss_rate = 0.065, Pending_hits = 27, Reservation_fails = 178
L2_cache_bank[2]: Access = 4220, Miss = 258, Miss_rate = 0.061, Pending_hits = 41, Reservation_fails = 293
L2_cache_bank[3]: Access = 3964, Miss = 256, Miss_rate = 0.065, Pending_hits = 36, Reservation_fails = 163
L2_cache_bank[4]: Access = 4092, Miss = 258, Miss_rate = 0.063, Pending_hits = 31, Reservation_fails = 161
L2_cache_bank[5]: Access = 4148, Miss = 256, Miss_rate = 0.062, Pending_hits = 37, Reservation_fails = 242
L2_cache_bank[6]: Access = 4064, Miss = 256, Miss_rate = 0.063, Pending_hits = 37, Reservation_fails = 159
L2_cache_bank[7]: Access = 4148, Miss = 256, Miss_rate = 0.062, Pending_hits = 34, Reservation_fails = 215
L2_cache_bank[8]: Access = 4079, Miss = 256, Miss_rate = 0.063, Pending_hits = 27, Reservation_fails = 93
L2_cache_bank[9]: Access = 3975, Miss = 256, Miss_rate = 0.064, Pending_hits = 30, Reservation_fails = 137
L2_cache_bank[10]: Access = 4080, Miss = 256, Miss_rate = 0.063, Pending_hits = 33, Reservation_fails = 89
L2_cache_bank[11]: Access = 3968, Miss = 256, Miss_rate = 0.065, Pending_hits = 40, Reservation_fails = 94
L2_total_cache_accesses = 48939
L2_total_cache_misses = 3079
L2_total_cache_miss_rate = 0.0629
L2_total_cache_pending_hits = 419
L2_total_cache_reservation_fails = 2258
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 43401
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 313
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1024
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1704
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1960
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 88
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2048
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 17
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 69
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 15
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 428
L2_cache_data_port_util = 0.224
L2_cache_fill_port_util = 0.016

icnt_total_pkts_mem_to_simt=228281
icnt_total_pkts_simt_to_mem=57131
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 23.6226
	minimum = 6
	maximum = 344
Network latency average = 18.5059
	minimum = 6
	maximum = 344
Slowest packet = 3085
Flit latency average = 18.0243
	minimum = 6
	maximum = 344
Slowest flit = 8323
Fragmentation average = 0.00236008
	minimum = 0
	maximum = 150
Injected packet rate average = 0.0547608
	minimum = 0.0336863 (at node 1)
	maximum = 0.0639738 (at node 15)
Accepted packet rate average = 0.0547608
	minimum = 0.0336863 (at node 1)
	maximum = 0.0639738 (at node 15)
Injected flit rate average = 0.159682
	minimum = 0.0423873 (at node 1)
	maximum = 0.298872 (at node 15)
Accepted flit rate average= 0.159682
	minimum = 0.0702125 (at node 26)
	maximum = 0.288297 (at node 13)
Injected packet length average = 2.916
Accepted packet length average = 2.916
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 23.6226 (1 samples)
	minimum = 6 (1 samples)
	maximum = 344 (1 samples)
Network latency average = 18.5059 (1 samples)
	minimum = 6 (1 samples)
	maximum = 344 (1 samples)
Flit latency average = 18.0243 (1 samples)
	minimum = 6 (1 samples)
	maximum = 344 (1 samples)
Fragmentation average = 0.00236008 (1 samples)
	minimum = 0 (1 samples)
	maximum = 150 (1 samples)
Injected packet rate average = 0.0547608 (1 samples)
	minimum = 0.0336863 (1 samples)
	maximum = 0.0639738 (1 samples)
Accepted packet rate average = 0.0547608 (1 samples)
	minimum = 0.0336863 (1 samples)
	maximum = 0.0639738 (1 samples)
Injected flit rate average = 0.159682 (1 samples)
	minimum = 0.0423873 (1 samples)
	maximum = 0.298872 (1 samples)
Accepted flit rate average = 0.159682 (1 samples)
	minimum = 0.0702125 (1 samples)
	maximum = 0.288297 (1 samples)
Injected packet size average = 2.916 (1 samples)
Accepted packet size average = 2.916 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 1 min, 8 sec (68 sec)
gpgpu_simulation_rate = 394179 (inst/sec)
gpgpu_simulation_rate = 973 (cycle/sec)
The GPU Elapsed Time:67.352295 Sec.
The CPU Elapsed Time:0.061529 Sec.
Verifying
Verify Success!!
