INFO: [VRFC 10-2263] Analyzing Verilog file "/home/shiki/repos/590cse-project1/CPU16/CPU16.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/shiki/repos/590cse-project1/CPU16/CPU16.srcs/sources_1/new/ALUControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUControl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/shiki/repos/590cse-project1/CPU16/CPU16.srcs/sources_1/new/ALURegisterMux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALURegisterMux
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/shiki/repos/590cse-project1/CPU16/CPU16.srcs/sources_1/new/Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/shiki/repos/590cse-project1/CPU16/CPU16.srcs/sources_1/new/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/shiki/repos/590cse-project1/CPU16/CPU16.srcs/sources_1/new/InstructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/shiki/repos/590cse-project1/CPU16/CPU16.srcs/sources_1/new/PCUpdate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgramCounterUpdate
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/shiki/repos/590cse-project1/CPU16/CPU16.srcs/sources_1/new/ProgramCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgramCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/shiki/repos/590cse-project1/CPU16/CPU16.srcs/sources_1/new/RegisterDmuMux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterDmuMux
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/shiki/repos/590cse-project1/CPU16/CPU16.srcs/sources_1/new/register_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/shiki/repos/590cse-project1/CPU16/CPU16.srcs/sim_1/new/Complete.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Complete
WARNING: [VRFC 10-3248] data object 'PCNext' is already declared [/home/shiki/repos/590cse-project1/CPU16/CPU16.srcs/sim_1/new/Complete.v:34]
WARNING: [VRFC 10-9364] second declaration of 'PCNext' is ignored [/home/shiki/repos/590cse-project1/CPU16/CPU16.srcs/sim_1/new/Complete.v:34]
WARNING: [VRFC 10-2938] 'AluZeroOut' is already implicitly declared on line 44 [/home/shiki/repos/590cse-project1/CPU16/CPU16.srcs/sim_1/new/Complete.v:56]
