<div align="center">

  <!-- íƒ€ì´í•‘ ì• ë‹ˆë©”ì´ì…˜ -->
  <img src="https://readme-typing-svg.vercel.app/?font=JetBrains+Mono&weight=600&size=35&pause=1000&color=2E8B57&center=true&vCenter=true&width=750&height=100&lines=Hello%2C%20I'm%20MinKyu%20Kim;Hardware%20Engineer%20%7C%20RTL%20Designer;FPGA%20%7C%20SystemVerilog%20%7C%20AI" alt="Typing SVG" />

  <br/>

  <!-- í”„ë¡œí•„ ë±ƒì§€ -->
  [![GitHub](https://img.shields.io/badge/GitHub-MEGA--MK05-181717?style=for-the-badge&logo=github)](https://github.com/MEGA-MK05)
  [![Email](https://img.shields.io/badge/Email-prcsc05%40gmail.com-D14836?style=for-the-badge&logo=gmail&logoColor=white)](mailto:prcsc05@gmail.com)

</div>

---

##  Profile

-  **2018.03 ~ 2025.03**: ê°€ì²œëŒ€í•™êµ ì „ìê³µí•™ê³¼ ì¡¸ì—…  
-  **2025.03 ~ 2025.10**: AI ë°˜ë„ì²´ ì„¤ê³„ êµìœ¡ê³¼ì • ìˆ˜ë£Œ  
-  ê´€ì‹¬ ë¶„ì•¼: **RTL Design, FPGA Optimization, Embedded System, AI Hardware**

---

##  Major Projects

###  Hardware / FPGA Projects

<a href="https://github.com/MEGA-MK05/512point_FFT_pipeline_architecture">
  <img src="https://github-readme-stats.vercel.app/api/pin/?username=MEGA-MK05&repo=512point_FFT_pipeline_architecture&theme=dark&cache_seconds=86400" width="400" />
</a>
<a href="https://github.com/MEGA-MK05/multi_sensor_control_to_uart_system">
  <img src="https://github-readme-stats.vercel.app/api/pin/?username=MEGA-MK05&repo=multi_sensor_control_to_uart_system&theme=dark&cache_seconds=86400" width="400" />
</a>
<a href="https://github.com/MEGA-MK05/32bit_multicycle_risc_v_CPU">
  <img src="https://github-readme-stats.vercel.app/api/pin/?username=MEGA-MK05&repo=32bit_multicycle_risc_v_CPU&theme=dark&cache_seconds=86400" width="400" />
</a>

<a href="https://github.com/MEGA-MK05/Real-time-video-processing-photo-booth">
  <img src="https://github-readme-stats.vercel.app/api/pin/?username=MEGA-MK05&repo=Real-time-video-processing-photo-booth&theme=dark&cache_seconds=86400" width="400" />
</a>

** ì£¼ìš” ê¸°ìˆ :** SystemVerilog, Pipeline Architecture, FFT Algorithm  
** í•µì‹¬ ì„±ê³¼:** ê³ ì† ì‹ í˜¸ ì²˜ë¦¬, ì‹¤ì‹œê°„ ë°ì´í„° ë³€í™˜, í•˜ë“œì›¨ì–´ ìµœì í™”

---

###  AI / Machine Learning Projects

<a href="https://github.com/MEGA-MK05/AI_skindoctor_by_CNN_architecture">
  <img src="https://github-readme-stats.vercel.app/api/pin/?username=MEGA-MK05&repo=AI_skindoctor_by_CNN_architecture&theme=dark&cache_seconds=86400" width="400" />
</a>

** ì£¼ìš” ê¸°ìˆ :** CNN, TensorFlow/Keras, Medical Image Processing  
** í•µì‹¬ ì„±ê³¼:** 8ê°œ í”¼ë¶€ì§ˆí™˜ ë¶„ë¥˜, 95%+ ì •í™•ë„, ì‹¤ì‹œê°„ ì§„ë‹¨ ì‹œìŠ¤í…œ êµ¬í˜„

---

###  Embedded System Projects

<a href="https://github.com/MEGA-MK05/use_Arm_cortex_for_game">
  <img src="https://github-readme-stats.vercel.app/api/pin/?username=MEGA-MK05&repo=use_Arm_cortex_for_game&theme=dark&cache_seconds=86400" width="400" />
</a>

** ì£¼ìš” ê¸°ìˆ :** ARM Cortex-M3, Embedded C, GPIO / UART / Timer  
** í•µì‹¬ ì„±ê³¼:** ì‹¤ì‹œê°„ ê²Œì„ ë¡œì§ êµ¬í˜„, ì£¼ë³€ì¥ì¹˜ ì œì–´, ì„ë² ë””ë“œ ì‹œìŠ¤í…œ ì„¤ê³„

---

##  Tech Stack

<div align="center">

![C](https://img.shields.io/badge/C-00599C?style=for-the-badge&logo=c&logoColor=white)
![SystemVerilog](https://img.shields.io/badge/SystemVerilog-DA1F26?style=for-the-badge&logo=verilog&logoColor=white)
![Verilog](https://img.shields.io/badge/Verilog-000000?style=for-the-badge&logo=verilog&logoColor=white)
![Python](https://img.shields.io/badge/Python-3776AB?style=for-the-badge&logo=python&logoColor=white)
![MATLAB](https://img.shields.io/badge/MATLAB-0076A8?style=for-the-badge&logo=matlab&logoColor=white)

</div>

---

## Contact

> âœ‰ï¸ **Email:** [prcsc05@gmail.com](mailto:prcsc05@gmail.com)  
> ğŸ§° **GitHub:** [MEGA-MK05](https://github.com/MEGA-MK05)

---
