#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000027961cbd520 .scope module, "mem_reg_test" "mem_reg_test" 2 4;
 .timescale -9 -9;
v0000027961d4f240_0 .var "clk", 0 0;
v0000027961d4fe20_0 .var "control", 2 0;
v0000027961d4f2e0_0 .net "out", 2 0, L_0000027961d4fba0;  1 drivers
S_0000027961cbd6b0 .scope module, "dd0" "mem_reg" 2 12, 3 3 0, S_0000027961cbd520;
 .timescale -9 -9;
    .port_info 0 /INPUT 3 "control";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 3 "out";
v0000027961d4fd80_0 .net "clk", 0 0, v0000027961d4f240_0;  1 drivers
v0000027961d4f1a0_0 .net "control", 2 0, v0000027961d4fe20_0;  1 drivers
v0000027961d4fb00_0 .net "out", 2 0, L_0000027961d4fba0;  alias, 1 drivers
L_0000027961d4fec0 .part v0000027961d4fe20_0, 0, 1;
L_0000027961d4ff60 .part v0000027961d4fe20_0, 1, 1;
L_0000027961d4fa60 .part v0000027961d4fe20_0, 2, 1;
L_0000027961d4fba0 .concat8 [ 1 1 1 0], v0000027961d062d0_0, v0000027961d4fc40_0, v0000027961d4f880_0;
S_0000027961cbd840 .scope module, "dd0" "d_trigger" 3 7, 4 2 0, S_0000027961cbd6b0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qbar";
L_0000027961d04780 .functor NOT 1, v0000027961d062d0_0, C4<0>, C4<0>, C4<0>;
v0000027961cf7170_0 .net "clk", 0 0, v0000027961d4f240_0;  alias, 1 drivers
v0000027961cf4c80_0 .net "d", 0 0, L_0000027961d4fec0;  1 drivers
v0000027961d062d0_0 .var "q", 0 0;
v0000027961cfa1d0_0 .net "qbar", 0 0, L_0000027961d04780;  1 drivers
E_0000027961d08810/0 .event negedge, v0000027961cf4c80_0;
E_0000027961d08810/1 .event posedge, v0000027961cf4c80_0;
E_0000027961d08810 .event/or E_0000027961d08810/0, E_0000027961d08810/1;
S_0000027961cb6960 .scope module, "dd1" "d_trigger" 3 8, 4 2 0, S_0000027961cbd6b0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qbar";
L_0000027961cf5f10 .functor NOT 1, v0000027961d4fc40_0, C4<0>, C4<0>, C4<0>;
v0000027961d4f420_0 .net "clk", 0 0, v0000027961d4f240_0;  alias, 1 drivers
v0000027961d4f4c0_0 .net "d", 0 0, L_0000027961d4ff60;  1 drivers
v0000027961d4fc40_0 .var "q", 0 0;
v0000027961d4fce0_0 .net "qbar", 0 0, L_0000027961cf5f10;  1 drivers
E_0000027961d09090/0 .event negedge, v0000027961d4f4c0_0;
E_0000027961d09090/1 .event posedge, v0000027961d4f4c0_0;
E_0000027961d09090 .event/or E_0000027961d09090/0, E_0000027961d09090/1;
S_0000027961cb6af0 .scope module, "dd2" "d_trigger" 3 9, 4 2 0, S_0000027961cbd6b0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qbar";
L_0000027961cb6c80 .functor NOT 1, v0000027961d4f880_0, C4<0>, C4<0>, C4<0>;
v0000027961d4f380_0 .net "clk", 0 0, v0000027961d4f240_0;  alias, 1 drivers
v0000027961d4f060_0 .net "d", 0 0, L_0000027961d4fa60;  1 drivers
v0000027961d4f880_0 .var "q", 0 0;
v0000027961d4f9c0_0 .net "qbar", 0 0, L_0000027961cb6c80;  1 drivers
E_0000027961d08f50/0 .event negedge, v0000027961d4f060_0;
E_0000027961d08f50/1 .event posedge, v0000027961d4f060_0;
E_0000027961d08f50 .event/or E_0000027961d08f50/0, E_0000027961d08f50/1;
    .scope S_0000027961cbd840;
T_0 ;
    %wait E_0000027961d08810;
    %load/vec4 v0000027961cf7170_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %delay 1, 0;
    %load/vec4 v0000027961cf4c80_0;
    %store/vec4 v0000027961d062d0_0, 0, 1;
T_0.0 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0000027961cb6960;
T_1 ;
    %wait E_0000027961d09090;
    %load/vec4 v0000027961d4f420_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %delay 1, 0;
    %load/vec4 v0000027961d4f4c0_0;
    %store/vec4 v0000027961d4fc40_0, 0, 1;
T_1.0 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0000027961cb6af0;
T_2 ;
    %wait E_0000027961d08f50;
    %load/vec4 v0000027961d4f380_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %delay 1, 0;
    %load/vec4 v0000027961d4f060_0;
    %store/vec4 v0000027961d4f880_0, 0, 1;
T_2.0 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0000027961cbd520;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027961d4f240_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000027961d4fe20_0, 0;
    %end;
    .thread T_3;
    .scope S_0000027961cbd520;
T_4 ;
    %delay 50, 0;
    %load/vec4 v0000027961d4f240_0;
    %inv;
    %store/vec4 v0000027961d4f240_0, 0, 1;
    %jmp T_4;
    .thread T_4;
    .scope S_0000027961cbd520;
T_5 ;
    %delay 30, 0;
    %load/vec4 v0000027961d4fe20_0;
    %parti/s 1, 0, 2;
    %inv;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000027961d4fe20_0, 4, 1;
    %jmp T_5;
    .thread T_5;
    .scope S_0000027961cbd520;
T_6 ;
    %delay 27, 0;
    %load/vec4 v0000027961d4fe20_0;
    %parti/s 1, 1, 2;
    %inv;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000027961d4fe20_0, 4, 1;
    %jmp T_6;
    .thread T_6;
    .scope S_0000027961cbd520;
T_7 ;
    %delay 25, 0;
    %load/vec4 v0000027961d4fe20_0;
    %parti/s 1, 2, 3;
    %inv;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000027961d4fe20_0, 4, 1;
    %jmp T_7;
    .thread T_7;
    .scope S_0000027961cbd520;
T_8 ;
    %vpi_call 2 18 "$dumpfile", "mem_reg_test.vcd" {0 0 0};
    %vpi_call 2 19 "$dumpvars" {0 0 0};
    %vpi_call 2 20 "$display", "test complete" {0 0 0};
    %delay 400, 0;
    %vpi_call 2 22 "$finish" {0 0 0};
    %end;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "mem_reg_test.v";
    "./mem_reg.v";
    "./basic_modules/d_trigger/d_trigger.v";
