#Build: Fabric Compiler 2020.3-Lite, Build 71107, Mar 15 18:01 2021
#Install: D:\pango\PDS_2020.3-Lite\bin
#Application name: pds_shell.exe
#OS: Windows 10 10.0.19044
#Hostname: DESKTOP-CRQ4OKO
Generated by Fabric Compiler (version 2020.3-Lite build 71107) at Thu Oct 13 21:02:26 2022
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Reading design from compile DB
Reading design from compile DB successfully.
Constraint check start.
Compiling prim grid devices.
Building architecture model.
Loading device packaging model 'MBG324'.
Building architecture floorplan logic view.
Executing : get_pins u_GTP_SCANCHAIN_PG.TCK_USER
Executing : get_pins u_GTP_SCANCHAIN_PG.TCK_USER successfully.
Executing : create_clock -name DebugCore_JCLK [get_pins u_GTP_SCANCHAIN_PG.TCK_USER] -period 50.000 -waveform {0.000 25.000}
Executing : create_clock -name DebugCore_JCLK [get_pins u_GTP_SCANCHAIN_PG.TCK_USER] -period 50.000 -waveform {0.000 25.000} successfully.
Executing : get_pins u_GTP_SCANCHAIN_PG.CAPDR
Executing : get_pins u_GTP_SCANCHAIN_PG.CAPDR successfully.
Executing : create_clock -name DebugCore_CAPTURE [get_pins u_GTP_SCANCHAIN_PG.CAPDR] -period 100.000 -waveform {25.000 75.000}
Executing : create_clock -name DebugCore_CAPTURE [get_pins u_GTP_SCANCHAIN_PG.CAPDR] -period 100.000 -waveform {25.000 75.000} successfully.
Executing : set_clock_groups -name DebugCoreClockGroup -asynchronous -group {DebugCore_JCLK DebugCore_CAPTURE}
Executing : set_clock_groups -name DebugCoreClockGroup -asynchronous -group {DebugCore_JCLK DebugCore_CAPTURE} successfully.
W: ConstraintEditor-4019: Port 'dbc_urck_in' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'dbc_utdi_in' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'fla0_clk' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'fla0_data_i[0]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'fla0_data_i[1]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'fla0_data_i[2]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'fla0_data_i[3]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'fla0_data_i[4]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'fla0_rstn' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'fla0_trig0_i[0]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'fla0_trig0_i[1]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'fla0_trig0_i[2]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'fla0_trig0_i[3]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'fla0_trig0_i[4]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'fla0_trig1_i[0]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'fla0_trig1_i[1]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'fla0_trig1_i[2]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'fla0_trig1_i[3]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'fla0_trig1_i[4]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'fla0_trig1_i[5]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'fla0_trig1_i[6]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'fla0_trig1_i[7]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'fla0_trig2_i[0]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'fla0_trig2_i[1]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'fla0_trig2_i[2]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'fla0_trig2_i[3]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'fla0_trig2_i[4]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'fla0_trig2_i[5]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'fla0_trig2_i[6]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'fla0_trig2_i[7]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'fla0_trig3_i[0]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'fla0_trig3_i[1]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'fla0_trig3_i[2]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'fla0_trig3_i[3]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'fla0_trig3_i[4]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'fla0_trig3_i[5]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'fla0_trig3_i[6]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'fla0_trig3_i[7]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'fla0_trig4_i[0]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'fla0_trig4_i[1]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'fla0_trig4_i[2]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'fla0_trig4_i[3]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'fla0_trig4_i[4]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'fla0_trig4_i[5]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'fla0_trig4_i[6]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'fla0_trig4_i[7]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'fla0_trig5_i[0]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'fla0_trig5_i[1]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'fla0_trig5_i[2]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'fla0_trig5_i[3]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'fla0_trig5_i[4]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'fla0_trig5_i[5]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'fla0_trig5_i[6]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'fla0_trig5_i[7]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'fla0_trig6_i[0]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'fla0_trig6_i[1]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'fla0_trig6_i[2]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'fla0_trig6_i[3]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'fla0_trig6_i[4]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'fla0_trig6_i[5]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'fla0_trig6_i[6]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'fla0_trig6_i[7]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'fla0_trig7_i[0]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'fla0_trig7_i[1]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'fla0_trig7_i[2]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'fla0_trig7_i[3]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'fla0_trig7_i[4]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'fla0_trig7_i[5]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'fla0_trig7_i[6]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'fla0_trig7_i[7]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'fla0_trig8_i[0]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'fla0_trig8_i[1]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'fla0_trig8_i[2]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'fla0_trig8_i[3]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'fla0_trig8_i[4]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'fla0_trig8_i[5]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'fla0_trig8_i[6]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'fla0_trig8_i[7]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'fla0_trig9_i[0]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'fla0_trig9_i[1]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'fla0_trig9_i[2]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'fla0_trig9_i[3]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'fla0_trig9_i[4]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'fla0_trig9_i[5]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'fla0_trig9_i[6]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'fla0_trig9_i[7]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'fla0_trig10_i[0]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'fla0_trig10_i[1]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'fla0_trig10_i[2]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'fla0_trig10_i[3]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'fla0_trig10_i[4]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'fla0_trig10_i[5]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'fla0_trig10_i[6]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'fla0_trig10_i[7]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'fla0_trig11_i[0]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'fla0_trig11_i[1]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'fla0_trig11_i[2]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'fla0_trig11_i[3]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'fla0_trig11_i[4]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'fla0_trig11_i[5]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'fla0_trig11_i[6]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'fla0_trig11_i[7]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'fla0_trig12_i[0]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'fla0_trig12_i[1]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'fla0_trig12_i[2]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'fla0_trig12_i[3]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'fla0_trig12_i[4]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'fla0_trig12_i[5]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'fla0_trig12_i[6]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'fla0_trig12_i[7]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'fla0_trig13_i[0]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'fla0_trig13_i[1]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'fla0_trig13_i[2]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'fla0_trig13_i[3]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'fla0_trig13_i[4]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'fla0_trig13_i[5]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'fla0_trig13_i[6]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'fla0_trig13_i[7]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'fla0_trig14_i[0]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'fla0_trig14_i[1]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'fla0_trig14_i[2]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'fla0_trig14_i[3]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'fla0_trig14_i[4]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'fla0_trig14_i[5]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'fla0_trig14_i[6]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'fla0_trig14_i[7]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'fla0_trig15_i[0]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'fla0_trig15_i[1]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'fla0_trig15_i[2]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'fla0_trig15_i[3]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'fla0_trig15_i[4]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'fla0_trig15_i[5]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'fla0_trig15_i[6]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'fla0_trig15_i[7]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'fla1_clk' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'fla1_data_i[0]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'fla1_data_i[1]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'fla1_data_i[2]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'fla1_data_i[3]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'fla1_data_i[4]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'fla1_data_i[5]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'fla1_data_i[6]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'fla1_data_i[7]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'fla1_data_i[8]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'fla1_data_i[9]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'fla1_data_i[10]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'fla1_data_i[11]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'fla1_data_i[12]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'fla1_data_i[13]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'fla1_data_i[14]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'fla1_data_i[15]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'fla1_data_i[16]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'fla1_data_i[17]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'fla1_data_i[18]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'fla1_data_i[19]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'fla1_data_i[20]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'fla1_data_i[21]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'fla1_data_i[22]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'fla1_data_i[23]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'fla1_rstn' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'fla1_trig0_i[0]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'fla1_trig0_i[1]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'fla1_trig0_i[2]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'fla1_trig0_i[3]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'fla1_trig0_i[4]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'fla1_trig0_i[5]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'fla1_trig0_i[6]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'fla1_trig0_i[7]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'fla1_trig0_i[8]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'fla1_trig0_i[9]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'fla1_trig0_i[10]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'fla1_trig0_i[11]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'fla1_trig0_i[12]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'fla1_trig0_i[13]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'fla1_trig0_i[14]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'fla1_trig0_i[15]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'fla1_trig0_i[16]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'fla1_trig0_i[17]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'fla1_trig0_i[18]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'fla1_trig0_i[19]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'fla1_trig0_i[20]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'fla1_trig0_i[21]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'fla1_trig0_i[22]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'fla1_trig0_i[23]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'fla1_trig1_i[0]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'fla1_trig1_i[1]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'fla1_trig1_i[2]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'fla1_trig1_i[3]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'fla1_trig1_i[4]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'fla1_trig1_i[5]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'fla1_trig1_i[6]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'fla1_trig1_i[7]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'fla1_trig2_i[0]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'fla1_trig2_i[1]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'fla1_trig2_i[2]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'fla1_trig2_i[3]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'fla1_trig2_i[4]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'fla1_trig2_i[5]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'fla1_trig2_i[6]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'fla1_trig2_i[7]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'fla1_trig3_i[0]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'fla1_trig3_i[1]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'fla1_trig3_i[2]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'fla1_trig3_i[3]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'fla1_trig3_i[4]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'fla1_trig3_i[5]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'fla1_trig3_i[6]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'fla1_trig3_i[7]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'fla1_trig4_i[0]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'fla1_trig4_i[1]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'fla1_trig4_i[2]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'fla1_trig4_i[3]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'fla1_trig4_i[4]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'fla1_trig4_i[5]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'fla1_trig4_i[6]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'fla1_trig4_i[7]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'fla1_trig5_i[0]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'fla1_trig5_i[1]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'fla1_trig5_i[2]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'fla1_trig5_i[3]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'fla1_trig5_i[4]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'fla1_trig5_i[5]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'fla1_trig5_i[6]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'fla1_trig5_i[7]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'fla1_trig6_i[0]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'fla1_trig6_i[1]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'fla1_trig6_i[2]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'fla1_trig6_i[3]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'fla1_trig6_i[4]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'fla1_trig6_i[5]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'fla1_trig6_i[6]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'fla1_trig6_i[7]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'fla1_trig7_i[0]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'fla1_trig7_i[1]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'fla1_trig7_i[2]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'fla1_trig7_i[3]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'fla1_trig7_i[4]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'fla1_trig7_i[5]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'fla1_trig7_i[6]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'fla1_trig7_i[7]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'fla1_trig8_i[0]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'fla1_trig8_i[1]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'fla1_trig8_i[2]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'fla1_trig8_i[3]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'fla1_trig8_i[4]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'fla1_trig8_i[5]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'fla1_trig8_i[6]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'fla1_trig8_i[7]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'fla1_trig9_i[0]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'fla1_trig9_i[1]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'fla1_trig9_i[2]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'fla1_trig9_i[3]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'fla1_trig9_i[4]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'fla1_trig9_i[5]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'fla1_trig9_i[6]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'fla1_trig9_i[7]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'fla1_trig10_i[0]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'fla1_trig10_i[1]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'fla1_trig10_i[2]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'fla1_trig10_i[3]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'fla1_trig10_i[4]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'fla1_trig10_i[5]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'fla1_trig10_i[6]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'fla1_trig10_i[7]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'fla1_trig11_i[0]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'fla1_trig11_i[1]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'fla1_trig11_i[2]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'fla1_trig11_i[3]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'fla1_trig11_i[4]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'fla1_trig11_i[5]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'fla1_trig11_i[6]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'fla1_trig11_i[7]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'fla1_trig12_i[0]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'fla1_trig12_i[1]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'fla1_trig12_i[2]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'fla1_trig12_i[3]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'fla1_trig12_i[4]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'fla1_trig12_i[5]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'fla1_trig12_i[6]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'fla1_trig12_i[7]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'fla1_trig13_i[0]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'fla1_trig13_i[1]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'fla1_trig13_i[2]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'fla1_trig13_i[3]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'fla1_trig13_i[4]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'fla1_trig13_i[5]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'fla1_trig13_i[6]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'fla1_trig13_i[7]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'fla1_trig14_i[0]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'fla1_trig14_i[1]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'fla1_trig14_i[2]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'fla1_trig14_i[3]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'fla1_trig14_i[4]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'fla1_trig14_i[5]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'fla1_trig14_i[6]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'fla1_trig14_i[7]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'fla1_trig15_i[0]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'fla1_trig15_i[1]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'fla1_trig15_i[2]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'fla1_trig15_i[3]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'fla1_trig15_i[4]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'fla1_trig15_i[5]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'fla1_trig15_i[6]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'fla1_trig15_i[7]' unspecified I/O constraint.
Constraint check end.
Start pre-mapping.
I: Removed bmsWIDEDFFCPE inst match_single_to_16[2] that is redundant to match_single_to_16[1]
I: Removed bmsWIDEDFFCPE inst match_single_to_16[3] that is redundant to match_single_to_16[1]
I: Removed bmsWIDEDFFCPE inst match_single_to_16[4] that is redundant to match_single_to_16[1]
I: Removed bmsWIDEDFFCPE inst match_single_to_16[5] that is redundant to match_single_to_16[1]
I: Removed bmsWIDEDFFCPE inst match_single_to_16[6] that is redundant to match_single_to_16[1]
I: Removed bmsWIDEDFFCPE inst match_single_to_16[7] that is redundant to match_single_to_16[1]
I: Removed bmsWIDEDFFCPE inst match_single_to_16[8] that is redundant to match_single_to_16[1]
I: Removed bmsWIDEDFFCPE inst match_single_to_16[9] that is redundant to match_single_to_16[1]
I: Removed bmsWIDEDFFCPE inst match_single_to_16[10] that is redundant to match_single_to_16[1]
I: Removed bmsWIDEDFFCPE inst match_single_to_16[11] that is redundant to match_single_to_16[1]
I: Removed bmsWIDEDFFCPE inst match_single_to_16[12] that is redundant to match_single_to_16[1]
I: Removed bmsWIDEDFFCPE inst match_single_to_16[13] that is redundant to match_single_to_16[1]
I: Removed bmsWIDEDFFCPE inst match_single_to_16[14] that is redundant to match_single_to_16[1]
I: Removed bmsWIDEDFFCPE inst match_single_to_16[15] that is redundant to match_single_to_16[1]
I: Removed bmsWIDEDFFCPE inst match_single_to_16[3] that is redundant to match_single_to_16[2]
I: Removed bmsWIDEDFFCPE inst match_single_to_16[4] that is redundant to match_single_to_16[2]
I: Removed bmsWIDEDFFCPE inst match_single_to_16[5] that is redundant to match_single_to_16[2]
I: Removed bmsWIDEDFFCPE inst match_single_to_16[6] that is redundant to match_single_to_16[2]
I: Removed bmsWIDEDFFCPE inst match_single_to_16[7] that is redundant to match_single_to_16[2]
I: Removed bmsWIDEDFFCPE inst match_single_to_16[8] that is redundant to match_single_to_16[2]
I: Removed bmsWIDEDFFCPE inst match_single_to_16[9] that is redundant to match_single_to_16[2]
I: Removed bmsWIDEDFFCPE inst match_single_to_16[10] that is redundant to match_single_to_16[2]
I: Removed bmsWIDEDFFCPE inst match_single_to_16[11] that is redundant to match_single_to_16[2]
I: Removed bmsWIDEDFFCPE inst match_single_to_16[12] that is redundant to match_single_to_16[2]
I: Removed bmsWIDEDFFCPE inst match_single_to_16[13] that is redundant to match_single_to_16[2]
I: Removed bmsWIDEDFFCPE inst match_single_to_16[14] that is redundant to match_single_to_16[2]
I: Removed bmsWIDEDFFCPE inst match_single_to_16[15] that is redundant to match_single_to_16[2]
Executing : pre-mapping successfully.
Start mod-gen.
W: Public-4008: Instance 'u_less_than/result_equal_to' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_less_than/result_equal_to_16' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_less_than/result_larger_than' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_less_than/result_larger_than_8h[1:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_less_than/result_larger_than_8l' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_less_than/sub[15].I_subtract_16b/subtract_16b_equal_to_zero' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_less_than/sub[15].I_subtract_16b/subtract_16b_flag' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_less_than/sub[0].I_subtract_16b/subtract_16b_equal_to_zero' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_less_than/sub[0].I_subtract_16b/subtract_16b_flag' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_less_than/sub[1].I_subtract_16b/subtract_16b_equal_to_zero' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_less_than/sub[1].I_subtract_16b/subtract_16b_flag' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_less_than/sub[2].I_subtract_16b/subtract_16b_equal_to_zero' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_less_than/sub[2].I_subtract_16b/subtract_16b_flag' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_less_than/sub[3].I_subtract_16b/subtract_16b_equal_to_zero' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_less_than/sub[3].I_subtract_16b/subtract_16b_flag' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_less_than/sub[4].I_subtract_16b/subtract_16b_equal_to_zero' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_less_than/sub[4].I_subtract_16b/subtract_16b_flag' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_less_than/sub[5].I_subtract_16b/subtract_16b_equal_to_zero' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_less_than/sub[5].I_subtract_16b/subtract_16b_flag' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_less_than/sub[6].I_subtract_16b/subtract_16b_equal_to_zero' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_less_than/sub[6].I_subtract_16b/subtract_16b_flag' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_less_than/sub[7].I_subtract_16b/subtract_16b_equal_to_zero' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_less_than/sub[7].I_subtract_16b/subtract_16b_flag' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_less_than/sub[8].I_subtract_16b/subtract_16b_equal_to_zero' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_less_than/sub[8].I_subtract_16b/subtract_16b_flag' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_less_than/sub[9].I_subtract_16b/subtract_16b_equal_to_zero' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_less_than/sub[9].I_subtract_16b/subtract_16b_flag' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_less_than/sub[10].I_subtract_16b/subtract_16b_equal_to_zero' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_less_than/sub[10].I_subtract_16b/subtract_16b_flag' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_less_than/sub[11].I_subtract_16b/subtract_16b_equal_to_zero' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_less_than/sub[11].I_subtract_16b/subtract_16b_flag' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_less_than/sub[12].I_subtract_16b/subtract_16b_equal_to_zero' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_less_than/sub[12].I_subtract_16b/subtract_16b_flag' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_less_than/sub[13].I_subtract_16b/subtract_16b_equal_to_zero' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_less_than/sub[13].I_subtract_16b/subtract_16b_flag' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_less_than/sub[14].I_subtract_16b/subtract_16b_equal_to_zero' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_less_than/sub[14].I_subtract_16b/subtract_16b_flag' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_larger_than/result_equal_to' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_larger_than/result_equal_to_16' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_larger_than/result_larger_than' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_larger_than/result_larger_than_8h[1:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_larger_than/result_larger_than_8l' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_larger_than/sub[15].I_subtract_16b/subtract_16b_equal_to_zero' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_larger_than/sub[15].I_subtract_16b/subtract_16b_flag' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_larger_than/sub[0].I_subtract_16b/subtract_16b_equal_to_zero' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_larger_than/sub[0].I_subtract_16b/subtract_16b_flag' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_larger_than/sub[1].I_subtract_16b/subtract_16b_equal_to_zero' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_larger_than/sub[1].I_subtract_16b/subtract_16b_flag' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_larger_than/sub[2].I_subtract_16b/subtract_16b_equal_to_zero' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_larger_than/sub[2].I_subtract_16b/subtract_16b_flag' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_larger_than/sub[3].I_subtract_16b/subtract_16b_equal_to_zero' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_larger_than/sub[3].I_subtract_16b/subtract_16b_flag' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_larger_than/sub[4].I_subtract_16b/subtract_16b_equal_to_zero' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_larger_than/sub[4].I_subtract_16b/subtract_16b_flag' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_larger_than/sub[5].I_subtract_16b/subtract_16b_equal_to_zero' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_larger_than/sub[5].I_subtract_16b/subtract_16b_flag' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_larger_than/sub[6].I_subtract_16b/subtract_16b_equal_to_zero' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_larger_than/sub[6].I_subtract_16b/subtract_16b_flag' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_larger_than/sub[7].I_subtract_16b/subtract_16b_equal_to_zero' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_larger_than/sub[7].I_subtract_16b/subtract_16b_flag' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_larger_than/sub[8].I_subtract_16b/subtract_16b_equal_to_zero' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_larger_than/sub[8].I_subtract_16b/subtract_16b_flag' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_larger_than/sub[9].I_subtract_16b/subtract_16b_equal_to_zero' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_larger_than/sub[9].I_subtract_16b/subtract_16b_flag' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_larger_than/sub[10].I_subtract_16b/subtract_16b_equal_to_zero' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_larger_than/sub[10].I_subtract_16b/subtract_16b_flag' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_larger_than/sub[11].I_subtract_16b/subtract_16b_equal_to_zero' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_larger_than/sub[11].I_subtract_16b/subtract_16b_flag' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_larger_than/sub[12].I_subtract_16b/subtract_16b_equal_to_zero' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_larger_than/sub[12].I_subtract_16b/subtract_16b_flag' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_larger_than/sub[13].I_subtract_16b/subtract_16b_equal_to_zero' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_larger_than/sub[13].I_subtract_16b/subtract_16b_flag' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_larger_than/sub[14].I_subtract_16b/subtract_16b_equal_to_zero' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_larger_than/sub[14].I_subtract_16b/subtract_16b_flag' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u0_trig_unit/u_cfg_reg_file/cfg_rdlast' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u0_trig_unit/test_reg0' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_Storage_Condition/u_cfg_reg_file/cfg_rdlast' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_Trigger_Condition/u_cfg_reg_file/cfg_rdlast' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_larger_than/result_equal_to' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_larger_than/result_equal_to_16' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_larger_than/result_larger_than' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_larger_than/result_larger_than_8h[1:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_larger_than/result_larger_than_8l' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_larger_than/sub[15].I_subtract_16b/subtract_16b_equal_to_zero' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_larger_than/sub[15].I_subtract_16b/subtract_16b_flag' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_larger_than/sub[0].I_subtract_16b/subtract_16b_equal_to_zero' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_larger_than/sub[0].I_subtract_16b/subtract_16b_flag' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_larger_than/sub[1].I_subtract_16b/subtract_16b_equal_to_zero' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_larger_than/sub[1].I_subtract_16b/subtract_16b_flag' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_larger_than/sub[2].I_subtract_16b/subtract_16b_equal_to_zero' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_larger_than/sub[2].I_subtract_16b/subtract_16b_flag' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_larger_than/sub[3].I_subtract_16b/subtract_16b_equal_to_zero' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_larger_than/sub[3].I_subtract_16b/subtract_16b_flag' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_larger_than/sub[4].I_subtract_16b/subtract_16b_equal_to_zero' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_larger_than/sub[4].I_subtract_16b/subtract_16b_flag' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_larger_than/sub[5].I_subtract_16b/subtract_16b_equal_to_zero' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_larger_than/sub[5].I_subtract_16b/subtract_16b_flag' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_larger_than/sub[6].I_subtract_16b/subtract_16b_equal_to_zero' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_larger_than/sub[6].I_subtract_16b/subtract_16b_flag' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_larger_than/sub[7].I_subtract_16b/subtract_16b_equal_to_zero' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_larger_than/sub[7].I_subtract_16b/subtract_16b_flag' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_larger_than/sub[8].I_subtract_16b/subtract_16b_equal_to_zero' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_larger_than/sub[8].I_subtract_16b/subtract_16b_flag' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_larger_than/sub[9].I_subtract_16b/subtract_16b_equal_to_zero' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_larger_than/sub[9].I_subtract_16b/subtract_16b_flag' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_larger_than/sub[10].I_subtract_16b/subtract_16b_equal_to_zero' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_larger_than/sub[10].I_subtract_16b/subtract_16b_flag' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_larger_than/sub[11].I_subtract_16b/subtract_16b_equal_to_zero' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_larger_than/sub[11].I_subtract_16b/subtract_16b_flag' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_larger_than/sub[12].I_subtract_16b/subtract_16b_equal_to_zero' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_larger_than/sub[12].I_subtract_16b/subtract_16b_flag' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_larger_than/sub[13].I_subtract_16b/subtract_16b_equal_to_zero' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_larger_than/sub[13].I_subtract_16b/subtract_16b_flag' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_larger_than/sub[14].I_subtract_16b/subtract_16b_equal_to_zero' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_larger_than/sub[14].I_subtract_16b/subtract_16b_flag' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_less_than/result_equal_to' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_less_than/result_equal_to_16' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_less_than/result_larger_than' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_less_than/result_larger_than_8h[1:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_less_than/result_larger_than_8l' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_less_than/sub[15].I_subtract_16b/subtract_16b_equal_to_zero' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_less_than/sub[15].I_subtract_16b/subtract_16b_flag' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_less_than/sub[0].I_subtract_16b/subtract_16b_equal_to_zero' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_less_than/sub[0].I_subtract_16b/subtract_16b_flag' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_less_than/sub[1].I_subtract_16b/subtract_16b_equal_to_zero' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_less_than/sub[1].I_subtract_16b/subtract_16b_flag' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_less_than/sub[2].I_subtract_16b/subtract_16b_equal_to_zero' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_less_than/sub[2].I_subtract_16b/subtract_16b_flag' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_less_than/sub[3].I_subtract_16b/subtract_16b_equal_to_zero' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_less_than/sub[3].I_subtract_16b/subtract_16b_flag' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_less_than/sub[4].I_subtract_16b/subtract_16b_equal_to_zero' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_less_than/sub[4].I_subtract_16b/subtract_16b_flag' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_less_than/sub[5].I_subtract_16b/subtract_16b_equal_to_zero' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_less_than/sub[5].I_subtract_16b/subtract_16b_flag' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_less_than/sub[6].I_subtract_16b/subtract_16b_equal_to_zero' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_less_than/sub[6].I_subtract_16b/subtract_16b_flag' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_less_than/sub[7].I_subtract_16b/subtract_16b_equal_to_zero' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_less_than/sub[7].I_subtract_16b/subtract_16b_flag' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_less_than/sub[8].I_subtract_16b/subtract_16b_equal_to_zero' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_less_than/sub[8].I_subtract_16b/subtract_16b_flag' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_less_than/sub[9].I_subtract_16b/subtract_16b_equal_to_zero' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_less_than/sub[9].I_subtract_16b/subtract_16b_flag' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_less_than/sub[10].I_subtract_16b/subtract_16b_equal_to_zero' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_less_than/sub[10].I_subtract_16b/subtract_16b_flag' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_less_than/sub[11].I_subtract_16b/subtract_16b_equal_to_zero' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_less_than/sub[11].I_subtract_16b/subtract_16b_flag' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_less_than/sub[12].I_subtract_16b/subtract_16b_equal_to_zero' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_less_than/sub[12].I_subtract_16b/subtract_16b_flag' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_less_than/sub[13].I_subtract_16b/subtract_16b_equal_to_zero' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_less_than/sub[13].I_subtract_16b/subtract_16b_flag' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_less_than/sub[14].I_subtract_16b/subtract_16b_equal_to_zero' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_less_than/sub[14].I_subtract_16b/subtract_16b_flag' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u0_trig_unit/test_reg0' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u0_trig_unit/u_cfg_reg_file/cfg_rdlast' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_Storage_Condition/u_cfg_reg_file/cfg_rdlast' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_Trigger_Condition/u_cfg_reg_file/cfg_rdlast' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
I: Constant propagation done on u_debug_core_0/u_Storage_Condition/N238 (bmsREDOR).
I: Constant propagation done on u_debug_core_0/u_Storage_Condition/N201 (bmsWIDEMUX).
I: Constant propagation done on u_debug_core_0/u_Storage_Condition/N372 (bmsREDAND).
I: Constant propagation done on u_debug_core_1/u_Storage_Condition/N201 (bmsWIDEMUX).
I: Constant propagation done on u_debug_core_1/u_Storage_Condition/N238 (bmsREDOR).
I: Constant propagation done on u_debug_core_1/u_Storage_Condition/N372 (bmsREDAND).
I: Constant propagation done on u_debug_core_0/u0_trig_unit/N519 (bmsREDAND).
I: Constant propagation done on u_debug_core_0/u0_trig_unit/N517 (bmsWIDEINV).
I: Constant propagation done on u_debug_core_1/u0_trig_unit/N1608 (bmsREDAND).
I: Constant propagation done on u_debug_core_1/u0_trig_unit/N1606 (bmsWIDEINV).
I: Removed bmsWIDEDFFCPE inst u_debug_core_0/u0_trig_unit/signal_dly[4:0] that is redundant to u_debug_core_0/TRIG0_ff[1][4:0]
I: Removed bmsWIDEDFFCPE inst u_debug_core_1/u0_trig_unit/signal_dly[23:0] that is redundant to u_debug_core_1/TRIG0_ff[1][23:0]
Executing : mod-gen successfully.
Start logic-optimization.
Executing : logic-optimization successfully.
Start tech-mapping phase 1.
W: Public-4008: Instance 'conf_sel[10]' of 'GTP_DFF' unit is dangling and will be cleaned.
W: Public-4008: Instance 'conf_sel[11]' of 'GTP_DFF' unit is dangling and will be cleaned.
W: Public-4008: Instance 'conf_sel[12]' of 'GTP_DFF' unit is dangling and will be cleaned.
W: Public-4008: Instance 'conf_sel[13]' of 'GTP_DFF' unit is dangling and will be cleaned.
W: Public-4008: Instance 'conf_sel[14]' of 'GTP_DFF' unit is dangling and will be cleaned.
W: Public-4008: Instance 'conf_sel[15]' of 'GTP_DFF' unit is dangling and will be cleaned.
W: Public-4008: Instance 'conf_sel[2]' of 'GTP_DFF' unit is dangling and will be cleaned.
W: Public-4008: Instance 'conf_sel[3]' of 'GTP_DFF' unit is dangling and will be cleaned.
W: Public-4008: Instance 'conf_sel[4]' of 'GTP_DFF' unit is dangling and will be cleaned.
W: Public-4008: Instance 'conf_sel[5]' of 'GTP_DFF' unit is dangling and will be cleaned.
W: Public-4008: Instance 'conf_sel[6]' of 'GTP_DFF' unit is dangling and will be cleaned.
W: Public-4008: Instance 'conf_sel[7]' of 'GTP_DFF' unit is dangling and will be cleaned.
W: Public-4008: Instance 'conf_sel[8]' of 'GTP_DFF' unit is dangling and will be cleaned.
W: Public-4008: Instance 'conf_sel[9]' of 'GTP_DFF' unit is dangling and will be cleaned.
Executing : tech-mapping phase 1 successfully.
Start tech-mapping phase 2.
Executing : tech-mapping phase 2 successfully.
Start tech-optimization.
I: Adm-6001: Trying to disconnect a un-connected port 'conf_sel[2]'.
I: Adm-6001: Trying to disconnect a un-connected port 'conf_sel[3]'.
I: Adm-6001: Trying to disconnect a un-connected port 'conf_sel[4]'.
I: Adm-6001: Trying to disconnect a un-connected port 'conf_sel[5]'.
I: Adm-6001: Trying to disconnect a un-connected port 'conf_sel[6]'.
I: Adm-6001: Trying to disconnect a un-connected port 'conf_sel[7]'.
I: Adm-6001: Trying to disconnect a un-connected port 'conf_sel[8]'.
I: Adm-6001: Trying to disconnect a un-connected port 'conf_sel[9]'.
I: Adm-6001: Trying to disconnect a un-connected port 'conf_sel[10]'.
I: Adm-6001: Trying to disconnect a un-connected port 'conf_sel[11]'.
I: Adm-6001: Trying to disconnect a un-connected port 'conf_sel[12]'.
I: Adm-6001: Trying to disconnect a un-connected port 'conf_sel[13]'.
I: Adm-6001: Trying to disconnect a un-connected port 'conf_sel[14]'.
I: Adm-6001: Trying to disconnect a un-connected port 'conf_sel[15]'.
I: Adm-6001: Trying to disconnect a un-connected port 'h_rstn'.
I: Adm-6001: Trying to disconnect a un-connected port 'hub_tdo[2]'.
I: Adm-6001: Trying to disconnect a un-connected port 'hub_tdo[3]'.
I: Adm-6001: Trying to disconnect a un-connected port 'hub_tdo[4]'.
I: Adm-6001: Trying to disconnect a un-connected port 'hub_tdo[5]'.
I: Adm-6001: Trying to disconnect a un-connected port 'hub_tdo[6]'.
I: Adm-6001: Trying to disconnect a un-connected port 'hub_tdo[7]'.
I: Adm-6001: Trying to disconnect a un-connected port 'hub_tdo[8]'.
I: Adm-6001: Trying to disconnect a un-connected port 'hub_tdo[9]'.
I: Adm-6001: Trying to disconnect a un-connected port 'hub_tdo[10]'.
I: Adm-6001: Trying to disconnect a un-connected port 'hub_tdo[11]'.
I: Adm-6001: Trying to disconnect a un-connected port 'hub_tdo[12]'.
I: Adm-6001: Trying to disconnect a un-connected port 'hub_tdo[13]'.
I: Adm-6001: Trying to disconnect a un-connected port 'hub_tdo[14]'.
I: Adm-6001: Trying to disconnect a un-connected port 'hub_tdo[15]'.
Executing : tech-optimization successfully.
Start phys-optimization.
Executing : phys-optimization successfully.
Start restore-hierarchy.
Executing : restore-hierarchy successfully.

Cell Usage:
GTP_DFF                     104 uses
GTP_DFF_C                   478 uses
GTP_DFF_CE                  223 uses
GTP_DFF_E                     9 uses
GTP_DFF_P                    26 uses
GTP_DFF_PE                   40 uses
GTP_DRM18K                    1 use
GTP_DRM9K                     1 use
GTP_INV                       6 uses
GTP_LUT1                      5 uses
GTP_LUT2                    390 uses
GTP_LUT3                     40 uses
GTP_LUT4                    110 uses
GTP_LUT5                    200 uses
GTP_LUT5CARRY               113 uses
GTP_LUT5M                    76 uses
GTP_MUX2LUT6                 20 uses
GTP_MUX2LUT7                  7 uses
GTP_MUX2LUT8                  2 uses
GTP_ROM32X1                  40 uses
GTP_SCANCHAIN_E1              1 use

I/O ports: 0

Mapping Summary:
Total LUTs: 974 of 17536 (5.55%)
	LUTs as dram: 0 of 4440 (0.00%)
	LUTs as logic: 974
Total Registers: 880 of 26304 (3.35%)
Total Latches: 0

DRM18K:
Total DRM18K = 1.5 of 48 (3.13%)

APMs:
Total APMs = 0.00 of 30 (0.00%)

Total I/O ports = 0 of 240 (0.00%)


Number of unique control sets : 44
  CLK(drck_o)                                      : 2
  CLK(~drck_o)                                     : 7
  CLK(fla0_clk)                                    : 19
  CLK(fla1_clk)                                    : 76
  CLK(drck_o), CE(u_jtag_hub.N156)                 : 9
  CLK(fla0_clk), P(u_debug_core_0.resetn)          : 1
  CLK(fla1_clk), P(u_debug_core_1.resetn)          : 1
  CLK(fla0_clk), P(u_debug_core_0.u_rd_addr_gen.N54)     : 2
  CLK(fla1_clk), P(u_debug_core_1.u_rd_addr_gen.N54)     : 2
  CLK(drck_o), C(~u_debug_core_0.resetn)           : 3
  CLK(drck_o), C(~u_debug_core_1.resetn)           : 3
  CLK(capt_o), C(~fla0_rstn)                       : 6
  CLK(capt_o), C(~fla1_rstn)                       : 6
  CLK(drck_o), CP(~fla0_rstn)                      : 61
      CLK(drck_o), C(~fla0_rstn)                   : 53
      CLK(drck_o), P(~fla0_rstn)                   : 8
  CLK(drck_o), CP(~fla1_rstn)                      : 61
      CLK(drck_o), C(~fla1_rstn)                   : 53
      CLK(drck_o), P(~fla1_rstn)                   : 8
  CLK(fla0_clk), CP(~u_debug_core_0.resetn)        : 93
      CLK(fla0_clk), C(~u_debug_core_0.resetn)     : 91
      CLK(fla0_clk), P(~u_debug_core_0.resetn)     : 2
  CLK(fla1_clk), CP(~u_debug_core_1.resetn)        : 265
      CLK(fla1_clk), C(~u_debug_core_1.resetn)     : 263
      CLK(fla1_clk), P(~u_debug_core_1.resetn)     : 2
  CLK(drck_o), C(~sel1_wire), CE(update_wire)      : 1
  CLK(drck_o), C(~u_debug_core_0.resetn), CE(u_debug_core_0.u_Trigger_Condition.u_cfg_reg_file.N145)     : 2
  CLK(drck_o), C(~u_debug_core_1.resetn), CE(u_debug_core_1.u_Trigger_Condition.u_cfg_reg_file.N145)     : 2
  CLK(drck_o), C(~u_debug_core_0.resetn), CE(u_debug_core_0.u_Trigger_Condition.N114)  : 3
  CLK(drck_o), C(~u_debug_core_1.resetn), CE(u_debug_core_1.u_Trigger_Condition.N114)  : 3
  CLK(drck_o), C(~u_debug_core_0.resetn), CE(u_debug_core_0.u0_trig_unit.u_cfg_reg_file.N212)      : 4
  CLK(drck_o), C(~u_debug_core_0.resetn), CE(u_debug_core_0.u_Storage_Condition.u_cfg_reg_file.N213)     : 4
  CLK(drck_o), C(~u_debug_core_1.resetn), CE(u_debug_core_1.u_Storage_Condition.u_cfg_reg_file.N213)     : 4
  CLK(capt_o), C(~fla0_rstn), CE(conf_sel[0])      : 5
  CLK(capt_o), C(~fla1_rstn), CE(conf_sel[1])      : 5
  CLK(drck_o), C(~fla0_rstn), CE(u_debug_core_0.u_hub_data_decode.N357)    : 5
  CLK(drck_o), C(~fla1_rstn), CE(u_debug_core_1.u_hub_data_decode.N357)    : 5
  CLK(drck_o), C(~u_debug_core_1.resetn), CE(u_debug_core_1.u0_trig_unit.u_cfg_reg_file.N413)      : 7
  CLK(drck_o), C(~fla0_rstn), CE(u_debug_core_0.u_rd_addr_gen.N479)  : 9
  CLK(drck_o), C(~fla1_rstn), CE(u_debug_core_1.u_rd_addr_gen.N479)  : 9
  CLK(fla0_clk), C(~u_debug_core_0.resetn), CE(u_debug_core_0.u_Storage_Condition.N370)      : 9
  CLK(fla1_clk), C(~u_debug_core_1.resetn), CE(u_debug_core_1.u_Storage_Condition.N370)      : 9
  CLK(fla0_clk), P(~fla0_rstn), CE(u_debug_core_0.u_rd_addr_gen.N483)      : 10
  CLK(fla0_clk), C(~u_debug_core_0.resetn), CE(u_debug_core_0.u_Storage_Condition.N362)      : 10
  CLK(fla0_clk), P(~u_debug_core_0.resetn), CE(u_debug_core_0.u_Storage_Condition.N378)      : 10
  CLK(fla1_clk), P(~fla1_rstn), CE(u_debug_core_1.u_rd_addr_gen.N483)      : 10
  CLK(fla1_clk), C(~u_debug_core_1.resetn), CE(u_debug_core_1.u_Storage_Condition.N362)      : 10
  CLK(fla1_clk), P(~u_debug_core_1.resetn), CE(u_debug_core_1.u_Storage_Condition.N378)      : 10
  CLK(drck_o), C(~u_debug_core_0.resetn), CE(u_debug_core_0.u_Storage_Condition.N366)  : 14
  CLK(drck_o), C(~u_debug_core_1.resetn), CE(u_debug_core_1.u_Storage_Condition.N366)  : 14
  CLK(drck_o), C(~u_debug_core_0.resetn), CE(u_debug_core_0.u0_trig_unit.N522)   : 16
  CLK(drck_o), C(~u_debug_core_1.resetn), CE(u_debug_core_1.u0_trig_unit.N1611)  : 73


Number of DFF:CE Signals : 28
  update_wire(from GTP_SCANCHAIN_E1:UPDR)          : 1
  u_debug_core_0.u_Trigger_Condition.u_cfg_reg_file.N145(from GTP_LUT5:Z)  : 2
  u_debug_core_1.u_Trigger_Condition.u_cfg_reg_file.N145(from GTP_LUT5:Z)  : 2
  u_debug_core_0.u_Trigger_Condition.N114(from GTP_LUT3:Z)     : 3
  u_debug_core_1.u_Trigger_Condition.N114(from GTP_LUT3:Z)     : 3
  u_debug_core_0.u0_trig_unit.u_cfg_reg_file.N212(from GTP_LUT5:Z)   : 4
  u_debug_core_0.u_Storage_Condition.u_cfg_reg_file.N213(from GTP_LUT5:Z)  : 4
  u_debug_core_1.u_Storage_Condition.u_cfg_reg_file.N213(from GTP_LUT5:Z)  : 4
  conf_sel[0](from GTP_DFF:Q)                      : 5
  conf_sel[1](from GTP_DFF:Q)                      : 5
  u_debug_core_0.u_hub_data_decode.N357(from GTP_LUT3:Z)       : 5
  u_debug_core_1.u_hub_data_decode.N357(from GTP_LUT3:Z)       : 5
  u_debug_core_1.u0_trig_unit.u_cfg_reg_file.N413(from GTP_LUT5:Z)   : 7
  u_debug_core_0.u_Storage_Condition.N370(from GTP_LUT3:Z)     : 9
  u_debug_core_0.u_rd_addr_gen.N479(from GTP_LUT5:Z)     : 9
  u_debug_core_1.u_Storage_Condition.N370(from GTP_LUT3:Z)     : 9
  u_debug_core_1.u_rd_addr_gen.N479(from GTP_LUT5:Z)     : 9
  u_jtag_hub.N156(from GTP_LUT4:Z)                 : 9
  u_debug_core_0.u_Storage_Condition.N362(from GTP_LUT4:Z)     : 10
  u_debug_core_0.u_Storage_Condition.N378(from GTP_LUT5:Z)     : 10
  u_debug_core_0.u_rd_addr_gen.N483(from GTP_LUT2:Z)     : 10
  u_debug_core_1.u_Storage_Condition.N362(from GTP_LUT4:Z)     : 10
  u_debug_core_1.u_Storage_Condition.N378(from GTP_LUT5:Z)     : 10
  u_debug_core_1.u_rd_addr_gen.N483(from GTP_LUT2:Z)     : 10
  u_debug_core_0.u_Storage_Condition.N366(from GTP_LUT3:Z)     : 14
  u_debug_core_1.u_Storage_Condition.N366(from GTP_LUT3:Z)     : 14
  u_debug_core_0.u0_trig_unit.N522(from GTP_LUT3:Z)      : 16
  u_debug_core_1.u0_trig_unit.N1611(from GTP_LUT3:Z)     : 73

Number of DFF:CLK Signals : 5
  ~drck_o(from GTP_INV:Z)                          : 7
  capt_o(from GTP_SCANCHAIN_E1:CAPDR)              : 22
  fla0_clk(from fla0_clk)                          : 154
  drck_o(from GTP_SCANCHAIN_E1:TCK_USER)           : 314
  fla1_clk(from fla1_clk)                          : 383

Number of DFF:CP Signals : 9
  u_debug_core_0.resetn(from GTP_DFF:Q)            : 1
  u_debug_core_1.resetn(from GTP_DFF:Q)            : 1
  ~sel1_wire(from GTP_INV:Z)                       : 1
  u_debug_core_0.u_rd_addr_gen.N54(from GTP_LUT2:Z)      : 2
  u_debug_core_1.u_rd_addr_gen.N54(from GTP_LUT2:Z)      : 2
  ~fla0_rstn(from GTP_INV:Z)                       : 96
  ~fla1_rstn(from GTP_INV:Z)                       : 96
  ~u_debug_core_0.resetn(from GTP_INV:Z)           : 168
  ~u_debug_core_1.resetn(from GTP_INV:Z)           : 400

Design 'CORES' has been successfully synthesized to architecture-specific objects.
Saving design to DB.
Saving design to CORES_syn.vm
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'u_debug_core_0/u_Storage_Condition/address_nsa[0]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'u_debug_core_0/u_Storage_Condition/address_nsa[1]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'u_debug_core_0/u_Storage_Condition/address_nsa[2]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'u_debug_core_0/u_Storage_Condition/address_nsa[3]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'u_debug_core_0/u_Storage_Condition/address_nsa[4]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'u_debug_core_0/u_Storage_Condition/address_nsa[5]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'u_debug_core_0/u_Storage_Condition/address_nsa[6]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'u_debug_core_0/u_Storage_Condition/address_nsa[7]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'u_debug_core_0/u_Storage_Condition/address_nsa[8]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'u_debug_core_0/u_Storage_Condition/address_win[0]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'u_debug_core_0/u_Storage_Condition/address_win[1]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'u_debug_core_0/u_Storage_Condition/address_win[2]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'u_debug_core_0/u_Storage_Condition/address_win[3]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'u_debug_core_0/u_Storage_Condition/address_win[4]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'u_debug_core_0/u_Storage_Condition/address_win[5]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'u_debug_core_0/u_Storage_Condition/address_win[6]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'u_debug_core_0/u_Storage_Condition/address_win[7]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'u_debug_core_0/u_Storage_Condition/address_win[8]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'u_debug_core_0/u_Storage_Condition/conf_reg[0]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'u_debug_core_0/u_Storage_Condition/conf_reg[1]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'u_debug_core_0/u_Storage_Condition/conf_reg[2]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'u_debug_core_0/u_Storage_Condition/conf_reg[3]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'u_debug_core_0/u_Storage_Condition/conf_reg[4]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'u_debug_core_0/u_Storage_Condition/conf_reg[5]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'u_debug_core_0/u_Storage_Condition/conf_reg[6]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'u_debug_core_0/u_Storage_Condition/conf_reg[7]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'u_debug_core_0/u_Storage_Condition/conf_reg[8]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'u_debug_core_0/u_Storage_Condition/conf_reg[9]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'u_debug_core_0/u_Storage_Condition/conf_reg[10]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'u_debug_core_0/u_Storage_Condition/conf_reg[11]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'u_debug_core_0/u_Storage_Condition/conf_reg[12]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'u_debug_core_0/u_Storage_Condition/conf_reg[13]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'u_debug_core_0/u_Storage_Condition/counter_win[0]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'u_debug_core_0/u_Storage_Condition/counter_win[1]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'u_debug_core_0/u_Storage_Condition/counter_win[2]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'u_debug_core_0/u_Storage_Condition/counter_win[3]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'u_debug_core_0/u_Storage_Condition/counter_win[4]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'u_debug_core_0/u_Storage_Condition/counter_win[5]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'u_debug_core_0/u_Storage_Condition/counter_win[6]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'u_debug_core_0/u_Storage_Condition/counter_win[7]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'u_debug_core_0/u_Storage_Condition/counter_win[8]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'u_debug_core_0/u_Storage_Condition/counter_win[9]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'u_debug_core_0/u_Storage_Condition/counter_win_p[0]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'u_debug_core_0/u_Storage_Condition/counter_win_p[1]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'u_debug_core_0/u_Storage_Condition/counter_win_p[2]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'u_debug_core_0/u_Storage_Condition/counter_win_p[3]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'u_debug_core_0/u_Storage_Condition/counter_win_p[4]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'u_debug_core_0/u_Storage_Condition/counter_win_p[5]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'u_debug_core_0/u_Storage_Condition/counter_win_p[6]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'u_debug_core_0/u_Storage_Condition/counter_win_p[7]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'u_debug_core_0/u_Storage_Condition/counter_win_p[8]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'u_debug_core_0/u_Storage_Condition/counter_win_p[9]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'u_debug_core_0/u_Storage_Condition/stor_en_nsa_d1' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'u_debug_core_0/u_Storage_Condition/trig_condition' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'u_debug_core_0/u_Storage_Condition/trig_mask_nsa' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'u_debug_core_0/u_Storage_Condition/trig_mask_win' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'u_debug_core_0/u_Storage_Condition/trig_mask_win_p' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'u_debug_core_0/u_Storage_Condition/trigger_d1' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'u_debug_core_0/u_Storage_Condition/trigger_nsa_d1' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'u_debug_core_0/u_hub_data_decode/conf_id[0]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'u_debug_core_0/u_hub_data_decode/conf_id[1]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'u_debug_core_0/u_hub_data_decode/conf_id[2]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'u_debug_core_0/u_hub_data_decode/conf_id[3]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'u_debug_core_0/u_hub_data_decode/conf_id[4]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'u_debug_core_0/u_hub_data_decode/conf_id_d1[0]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'u_debug_core_0/u_hub_data_decode/conf_id_d1[1]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'u_debug_core_0/u_hub_data_decode/conf_id_d1[2]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'u_debug_core_0/u_hub_data_decode/conf_id_d1[3]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'u_debug_core_0/u_hub_data_decode/conf_id_d1[4]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'u_debug_core_0/u_hub_data_decode/conf_id_ini[0]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'u_debug_core_0/u_hub_data_decode/conf_id_ini[1]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'u_debug_core_0/u_hub_data_decode/conf_id_ini[2]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'u_debug_core_0/u_hub_data_decode/conf_id_ini[3]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'u_debug_core_0/u_hub_data_decode/conf_id_ini[4]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'u_debug_core_0/u_hub_data_decode/conf_rden[0]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'u_debug_core_0/u_hub_data_decode/conf_rden[1]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'u_debug_core_0/u_hub_data_decode/conf_rden[2]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'u_debug_core_0/u_hub_data_decode/conf_rden[3]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'u_debug_core_0/u_hub_data_decode/conf_rden[4]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'u_debug_core_0/u_hub_data_decode/conf_rden[5]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'u_debug_core_0/u_hub_data_decode/conf_rden[6]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'u_debug_core_0/u_hub_data_decode/conf_rden[7]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'u_debug_core_0/u_hub_data_decode/conf_rden[8]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'u_debug_core_0/u_hub_data_decode/conf_rden[9]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'u_debug_core_0/u_hub_data_decode/conf_rden[10]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'u_debug_core_0/u_hub_data_decode/conf_rden[11]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'u_debug_core_0/u_hub_data_decode/conf_rden[12]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'u_debug_core_0/u_hub_data_decode/conf_rden[13]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'u_debug_core_0/u_hub_data_decode/conf_rden[14]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'u_debug_core_0/u_hub_data_decode/conf_rden[15]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'u_debug_core_0/u_hub_data_decode/conf_rden[16]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'u_debug_core_0/u_hub_data_decode/conf_rden[17]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'u_debug_core_0/u_hub_data_decode/conf_rden[18]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'u_debug_core_0/u_hub_data_decode/conf_rden[19]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'u_debug_core_0/u_hub_data_decode/conf_reg_rb[0]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'u_debug_core_0/u_hub_data_decode/conf_reg_rb[1]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'u_debug_core_0/u_hub_data_decode/conf_reg_rb[2]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'u_debug_core_0/u_hub_data_decode/conf_reg_rb[3]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'u_debug_core_0/u_hub_data_decode/conf_reg_rb[4]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'u_debug_core_0/u_hub_data_decode/conf_rst' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'u_debug_core_0/u_hub_data_decode/conf_sel_ini' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'u_debug_core_0/u_hub_data_decode/conf_sel_ini_d1' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'u_debug_core_0/u_hub_data_decode/conf_sel_int[0]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'u_debug_core_0/u_hub_data_decode/conf_sel_int[1]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'u_debug_core_0/u_hub_data_decode/conf_sel_int[2]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'u_debug_core_0/u_hub_data_decode/conf_sel_int[3]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'u_debug_core_0/u_hub_data_decode/conf_sel_int[4]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'u_debug_core_0/u_hub_data_decode/conf_sel_int[5]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'u_debug_core_0/u_hub_data_decode/conf_sel_int[6]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'u_debug_core_0/u_hub_data_decode/conf_sel_int[7]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'u_debug_core_0/u_hub_data_decode/conf_sel_int[8]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'u_debug_core_0/u_hub_data_decode/conf_sel_int[9]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'u_debug_core_0/u_hub_data_decode/conf_sel_int[10]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'u_debug_core_0/u_hub_data_decode/conf_sel_int[11]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'u_debug_core_0/u_hub_data_decode/conf_sel_int[12]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'u_debug_core_0/u_hub_data_decode/conf_sel_int[13]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'u_debug_core_0/u_hub_data_decode/conf_sel_int[14]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'u_debug_core_0/u_hub_data_decode/conf_sel_int[15]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'u_debug_core_0/u_hub_data_decode/conf_sel_int[16]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'u_debug_core_0/u_hub_data_decode/conf_sel_int[17]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'u_debug_core_0/u_hub_data_decode/conf_sel_int[18]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'u_debug_core_0/u_hub_data_decode/conf_sel_int[19]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'u_debug_core_0/u_hub_data_decode/conf_sel_rb' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'u_debug_core_0/u_hub_data_decode/conf_tdi_s' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'u_debug_core_0/u_hub_data_decode/start' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'u_debug_core_1/u_Storage_Condition/address_nsa[0]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'u_debug_core_1/u_Storage_Condition/address_nsa[1]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'u_debug_core_1/u_Storage_Condition/address_nsa[2]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'u_debug_core_1/u_Storage_Condition/address_nsa[3]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'u_debug_core_1/u_Storage_Condition/address_nsa[4]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'u_debug_core_1/u_Storage_Condition/address_nsa[5]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'u_debug_core_1/u_Storage_Condition/address_nsa[6]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'u_debug_core_1/u_Storage_Condition/address_nsa[7]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'u_debug_core_1/u_Storage_Condition/address_nsa[8]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'u_debug_core_1/u_Storage_Condition/address_win[0]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'u_debug_core_1/u_Storage_Condition/address_win[1]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'u_debug_core_1/u_Storage_Condition/address_win[2]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'u_debug_core_1/u_Storage_Condition/address_win[3]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'u_debug_core_1/u_Storage_Condition/address_win[4]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'u_debug_core_1/u_Storage_Condition/address_win[5]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'u_debug_core_1/u_Storage_Condition/address_win[6]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'u_debug_core_1/u_Storage_Condition/address_win[7]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'u_debug_core_1/u_Storage_Condition/address_win[8]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'u_debug_core_1/u_Storage_Condition/conf_reg[0]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'u_debug_core_1/u_Storage_Condition/conf_reg[1]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'u_debug_core_1/u_Storage_Condition/conf_reg[2]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'u_debug_core_1/u_Storage_Condition/conf_reg[3]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'u_debug_core_1/u_Storage_Condition/conf_reg[4]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'u_debug_core_1/u_Storage_Condition/conf_reg[5]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'u_debug_core_1/u_Storage_Condition/conf_reg[6]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'u_debug_core_1/u_Storage_Condition/conf_reg[7]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'u_debug_core_1/u_Storage_Condition/conf_reg[8]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'u_debug_core_1/u_Storage_Condition/conf_reg[9]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'u_debug_core_1/u_Storage_Condition/conf_reg[10]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'u_debug_core_1/u_Storage_Condition/conf_reg[11]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'u_debug_core_1/u_Storage_Condition/conf_reg[12]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'u_debug_core_1/u_Storage_Condition/conf_reg[13]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'u_debug_core_1/u_Storage_Condition/counter_win[0]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'u_debug_core_1/u_Storage_Condition/counter_win[1]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'u_debug_core_1/u_Storage_Condition/counter_win[2]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'u_debug_core_1/u_Storage_Condition/counter_win[3]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'u_debug_core_1/u_Storage_Condition/counter_win[4]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'u_debug_core_1/u_Storage_Condition/counter_win[5]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'u_debug_core_1/u_Storage_Condition/counter_win[6]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'u_debug_core_1/u_Storage_Condition/counter_win[7]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'u_debug_core_1/u_Storage_Condition/counter_win[8]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'u_debug_core_1/u_Storage_Condition/counter_win[9]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'u_debug_core_1/u_Storage_Condition/counter_win_p[0]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'u_debug_core_1/u_Storage_Condition/counter_win_p[1]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'u_debug_core_1/u_Storage_Condition/counter_win_p[2]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'u_debug_core_1/u_Storage_Condition/counter_win_p[3]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'u_debug_core_1/u_Storage_Condition/counter_win_p[4]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'u_debug_core_1/u_Storage_Condition/counter_win_p[5]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'u_debug_core_1/u_Storage_Condition/counter_win_p[6]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'u_debug_core_1/u_Storage_Condition/counter_win_p[7]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'u_debug_core_1/u_Storage_Condition/counter_win_p[8]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'u_debug_core_1/u_Storage_Condition/counter_win_p[9]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'u_debug_core_1/u_Storage_Condition/stor_en_nsa_d1' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'u_debug_core_1/u_Storage_Condition/trig_condition' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'u_debug_core_1/u_Storage_Condition/trig_mask_nsa' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'u_debug_core_1/u_Storage_Condition/trig_mask_win' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'u_debug_core_1/u_Storage_Condition/trig_mask_win_p' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'u_debug_core_1/u_Storage_Condition/trigger_d1' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'u_debug_core_1/u_Storage_Condition/trigger_nsa_d1' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'u_debug_core_1/u_hub_data_decode/conf_id[0]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'u_debug_core_1/u_hub_data_decode/conf_id[1]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'u_debug_core_1/u_hub_data_decode/conf_id[2]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'u_debug_core_1/u_hub_data_decode/conf_id[3]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'u_debug_core_1/u_hub_data_decode/conf_id[4]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'u_debug_core_1/u_hub_data_decode/conf_id_d1[0]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'u_debug_core_1/u_hub_data_decode/conf_id_d1[1]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'u_debug_core_1/u_hub_data_decode/conf_id_d1[2]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'u_debug_core_1/u_hub_data_decode/conf_id_d1[3]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'u_debug_core_1/u_hub_data_decode/conf_id_d1[4]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'u_debug_core_1/u_hub_data_decode/conf_id_ini[0]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'u_debug_core_1/u_hub_data_decode/conf_id_ini[1]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'u_debug_core_1/u_hub_data_decode/conf_id_ini[2]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'u_debug_core_1/u_hub_data_decode/conf_id_ini[3]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'u_debug_core_1/u_hub_data_decode/conf_id_ini[4]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'u_debug_core_1/u_hub_data_decode/conf_rden[0]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'u_debug_core_1/u_hub_data_decode/conf_rden[1]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'u_debug_core_1/u_hub_data_decode/conf_rden[2]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'u_debug_core_1/u_hub_data_decode/conf_rden[3]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'u_debug_core_1/u_hub_data_decode/conf_rden[4]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'u_debug_core_1/u_hub_data_decode/conf_rden[5]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'u_debug_core_1/u_hub_data_decode/conf_rden[6]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'u_debug_core_1/u_hub_data_decode/conf_rden[7]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'u_debug_core_1/u_hub_data_decode/conf_rden[8]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'u_debug_core_1/u_hub_data_decode/conf_rden[9]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'u_debug_core_1/u_hub_data_decode/conf_rden[10]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'u_debug_core_1/u_hub_data_decode/conf_rden[11]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'u_debug_core_1/u_hub_data_decode/conf_rden[12]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'u_debug_core_1/u_hub_data_decode/conf_rden[13]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'u_debug_core_1/u_hub_data_decode/conf_rden[14]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'u_debug_core_1/u_hub_data_decode/conf_rden[15]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'u_debug_core_1/u_hub_data_decode/conf_rden[16]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'u_debug_core_1/u_hub_data_decode/conf_rden[17]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'u_debug_core_1/u_hub_data_decode/conf_rden[18]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'u_debug_core_1/u_hub_data_decode/conf_rden[19]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'u_debug_core_1/u_hub_data_decode/conf_reg_rb[0]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'u_debug_core_1/u_hub_data_decode/conf_reg_rb[1]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'u_debug_core_1/u_hub_data_decode/conf_reg_rb[2]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'u_debug_core_1/u_hub_data_decode/conf_reg_rb[3]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'u_debug_core_1/u_hub_data_decode/conf_reg_rb[4]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'u_debug_core_1/u_hub_data_decode/conf_rst' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'u_debug_core_1/u_hub_data_decode/conf_sel_ini' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'u_debug_core_1/u_hub_data_decode/conf_sel_ini_d1' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'u_debug_core_1/u_hub_data_decode/conf_sel_int[0]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'u_debug_core_1/u_hub_data_decode/conf_sel_int[1]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'u_debug_core_1/u_hub_data_decode/conf_sel_int[2]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'u_debug_core_1/u_hub_data_decode/conf_sel_int[3]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'u_debug_core_1/u_hub_data_decode/conf_sel_int[4]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'u_debug_core_1/u_hub_data_decode/conf_sel_int[5]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'u_debug_core_1/u_hub_data_decode/conf_sel_int[6]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'u_debug_core_1/u_hub_data_decode/conf_sel_int[7]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'u_debug_core_1/u_hub_data_decode/conf_sel_int[8]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'u_debug_core_1/u_hub_data_decode/conf_sel_int[9]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'u_debug_core_1/u_hub_data_decode/conf_sel_int[10]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'u_debug_core_1/u_hub_data_decode/conf_sel_int[11]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'u_debug_core_1/u_hub_data_decode/conf_sel_int[12]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'u_debug_core_1/u_hub_data_decode/conf_sel_int[13]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'u_debug_core_1/u_hub_data_decode/conf_sel_int[14]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'u_debug_core_1/u_hub_data_decode/conf_sel_int[15]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'u_debug_core_1/u_hub_data_decode/conf_sel_int[16]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'u_debug_core_1/u_hub_data_decode/conf_sel_int[17]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'u_debug_core_1/u_hub_data_decode/conf_sel_int[18]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'u_debug_core_1/u_hub_data_decode/conf_sel_int[19]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'u_debug_core_1/u_hub_data_decode/conf_sel_rb' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'u_debug_core_1/u_hub_data_decode/conf_tdi_s' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'u_debug_core_1/u_hub_data_decode/start' is overwritten by new value.
Constructing timing graph ...
Timing graph has been constructed successfully
Check timing ...
C: STA-3011: Clock pin 'u_debug_core_1/DATA_ff[0][0]/CLK' (GTP_DFF.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_0/DATA_ff[0][0]/CLK' (GTP_DFF.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_0/DATA_ff[0][1]/CLK' (GTP_DFF.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_0/DATA_ff[0][2]/CLK' (GTP_DFF.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_0/DATA_ff[0][3]/CLK' (GTP_DFF.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_0/DATA_ff[0][4]/CLK' (GTP_DFF.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_0/TRIG0_ff[0][0]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_0/TRIG0_ff[0][1]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_0/TRIG0_ff[0][2]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_0/TRIG0_ff[0][3]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_0/TRIG0_ff[0][4]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_0/TRIG0_ff[1][0]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_0/TRIG0_ff[1][1]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_0/TRIG0_ff[1][2]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_0/TRIG0_ff[1][3]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_0/TRIG0_ff[1][4]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_0/data_pipe[0][0]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_0/data_pipe[0][1]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_0/data_pipe[0][2]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_0/data_pipe[0][3]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_0/data_pipe[0][4]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_0/data_pipe[1][0]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_0/data_pipe[1][1]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_0/data_pipe[1][2]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_0/data_pipe[1][3]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_0/data_pipe[1][4]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_0/data_pipe[2][0]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_0/data_pipe[2][1]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_0/data_pipe[2][2]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_0/data_pipe[2][3]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_0/data_pipe[2][4]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_0/data_pipe[3][0]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_0/data_pipe[3][1]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_0/data_pipe[3][2]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_0/data_pipe[3][3]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_0/data_pipe[3][4]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_0/data_pipe[4][0]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_0/data_pipe[4][1]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_0/data_pipe[4][2]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_0/data_pipe[4][3]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_0/data_pipe[4][4]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_0/data_start/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_0/data_start_d1/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_0/operation_ind/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_0/ram_wadr[0]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_0/ram_wadr[1]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_0/ram_wadr[2]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_0/ram_wadr[3]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_0/ram_wadr[4]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_0/ram_wadr[5]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_0/ram_wadr[6]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_0/ram_wadr[7]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_0/ram_wadr[8]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_0/ram_wdat0/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_0/ram_wren/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_0/resetn/CLK' (GTP_DFF.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_0/rst_trig[0]/CLK' (GTP_DFF_P.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_0/rst_trig[1]/CLK' (GTP_DFF_P.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_0/rstn_i_d1/CLK' (GTP_DFF.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_0/start_d1/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_0/start_d2/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_0/start_d3/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_0/status[0]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_0/status[1]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_0/status[2]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_0/status[3]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_0/status[4]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_0/status[5]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_0/status[6]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_0/status[7]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_0/status[8]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_0/status[9]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_0/trig0_d1[0]/CLK' (GTP_DFF.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_0/trig0_d1[1]/CLK' (GTP_DFF.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_0/trig0_d1[2]/CLK' (GTP_DFF.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_0/trig0_d1[3]/CLK' (GTP_DFF.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_0/trig0_d1[4]/CLK' (GTP_DFF.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_0/trig0_d2[0]/CLK' (GTP_DFF.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_0/trig0_d2[1]/CLK' (GTP_DFF.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_0/trig0_d2[2]/CLK' (GTP_DFF.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_0/trig0_d2[3]/CLK' (GTP_DFF.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_0/trig0_d2[4]/CLK' (GTP_DFF.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data/CLKA' (GTP_DRM9K.CLKA) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_1/DATA_ff[0][1]/CLK' (GTP_DFF.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_1/DATA_ff[0][2]/CLK' (GTP_DFF.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_1/DATA_ff[0][3]/CLK' (GTP_DFF.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_1/DATA_ff[0][4]/CLK' (GTP_DFF.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_1/DATA_ff[0][5]/CLK' (GTP_DFF.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_1/DATA_ff[0][6]/CLK' (GTP_DFF.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_1/DATA_ff[0][7]/CLK' (GTP_DFF.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_1/DATA_ff[0][8]/CLK' (GTP_DFF.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_1/DATA_ff[0][9]/CLK' (GTP_DFF.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_1/DATA_ff[0][10]/CLK' (GTP_DFF.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_1/DATA_ff[0][11]/CLK' (GTP_DFF.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_1/DATA_ff[0][12]/CLK' (GTP_DFF.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_1/DATA_ff[0][13]/CLK' (GTP_DFF.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_1/DATA_ff[0][14]/CLK' (GTP_DFF.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_1/DATA_ff[0][15]/CLK' (GTP_DFF.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_1/DATA_ff[0][16]/CLK' (GTP_DFF.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_1/DATA_ff[0][17]/CLK' (GTP_DFF.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_1/DATA_ff[0][18]/CLK' (GTP_DFF.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_1/DATA_ff[0][19]/CLK' (GTP_DFF.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_1/DATA_ff[0][20]/CLK' (GTP_DFF.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_1/DATA_ff[0][21]/CLK' (GTP_DFF.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_1/DATA_ff[0][22]/CLK' (GTP_DFF.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_1/DATA_ff[0][23]/CLK' (GTP_DFF.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_1/TRIG0_ff[0][0]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_1/TRIG0_ff[0][1]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_1/TRIG0_ff[0][2]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_1/TRIG0_ff[0][3]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_1/TRIG0_ff[0][4]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_1/TRIG0_ff[0][5]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_1/TRIG0_ff[0][6]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_1/TRIG0_ff[0][7]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_1/TRIG0_ff[0][8]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_1/TRIG0_ff[0][9]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_1/TRIG0_ff[0][10]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_1/TRIG0_ff[0][11]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_1/TRIG0_ff[0][12]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_1/TRIG0_ff[0][13]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_1/TRIG0_ff[0][14]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_1/TRIG0_ff[0][15]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_1/TRIG0_ff[0][16]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_1/TRIG0_ff[0][17]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_1/TRIG0_ff[0][18]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_1/TRIG0_ff[0][19]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_1/TRIG0_ff[0][20]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_1/TRIG0_ff[0][21]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_1/TRIG0_ff[0][22]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_1/TRIG0_ff[0][23]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_1/TRIG0_ff[1][0]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_1/TRIG0_ff[1][1]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_1/TRIG0_ff[1][2]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_1/TRIG0_ff[1][3]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_1/TRIG0_ff[1][4]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_1/TRIG0_ff[1][5]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_1/TRIG0_ff[1][6]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_1/TRIG0_ff[1][7]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_1/TRIG0_ff[1][8]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_1/TRIG0_ff[1][9]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_1/TRIG0_ff[1][10]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_1/TRIG0_ff[1][11]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_1/TRIG0_ff[1][12]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_1/TRIG0_ff[1][13]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_1/TRIG0_ff[1][14]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_1/TRIG0_ff[1][15]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_1/TRIG0_ff[1][16]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_1/TRIG0_ff[1][17]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_1/TRIG0_ff[1][18]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_1/TRIG0_ff[1][19]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_1/TRIG0_ff[1][20]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_1/TRIG0_ff[1][21]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_1/TRIG0_ff[1][22]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_1/TRIG0_ff[1][23]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_1/data_pipe[0][0]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_1/data_pipe[0][1]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_1/data_pipe[0][2]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_1/data_pipe[0][3]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_1/data_pipe[0][4]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_1/data_pipe[0][5]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_1/data_pipe[0][6]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_1/data_pipe[0][7]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_1/data_pipe[0][8]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_1/data_pipe[0][9]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_1/data_pipe[0][10]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_1/data_pipe[0][11]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_1/data_pipe[0][12]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_1/data_pipe[0][13]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_1/data_pipe[0][14]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_1/data_pipe[0][15]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_1/data_pipe[0][16]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_1/data_pipe[0][17]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_1/data_pipe[0][18]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_1/data_pipe[0][19]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_1/data_pipe[0][20]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_1/data_pipe[0][21]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_1/data_pipe[0][22]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_1/data_pipe[0][23]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_1/data_pipe[1][0]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_1/data_pipe[1][1]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_1/data_pipe[1][2]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_1/data_pipe[1][3]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_1/data_pipe[1][4]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_1/data_pipe[1][5]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_1/data_pipe[1][6]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_1/data_pipe[1][7]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_1/data_pipe[1][8]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_1/data_pipe[1][9]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_1/data_pipe[1][10]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_1/data_pipe[1][11]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_1/data_pipe[1][12]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_1/data_pipe[1][13]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_1/data_pipe[1][14]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_1/data_pipe[1][15]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_1/data_pipe[1][16]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_1/data_pipe[1][17]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_1/data_pipe[1][18]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_1/data_pipe[1][19]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_1/data_pipe[1][20]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_1/data_pipe[1][21]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_1/data_pipe[1][22]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_1/data_pipe[1][23]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_1/data_pipe[2][0]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_1/data_pipe[2][1]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_1/data_pipe[2][2]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_1/data_pipe[2][3]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_1/data_pipe[2][4]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_1/data_pipe[2][5]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_1/data_pipe[2][6]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_1/data_pipe[2][7]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_1/data_pipe[2][8]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_1/data_pipe[2][9]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_1/data_pipe[2][10]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_1/data_pipe[2][11]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_1/data_pipe[2][12]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_1/data_pipe[2][13]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_1/data_pipe[2][14]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_1/data_pipe[2][15]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_1/data_pipe[2][16]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_1/data_pipe[2][17]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_1/data_pipe[2][18]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_1/data_pipe[2][19]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_1/data_pipe[2][20]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_1/data_pipe[2][21]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_1/data_pipe[2][22]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_1/data_pipe[2][23]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_1/data_pipe[3][0]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_1/data_pipe[3][1]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_1/data_pipe[3][2]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_1/data_pipe[3][3]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_1/data_pipe[3][4]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_1/data_pipe[3][5]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_1/data_pipe[3][6]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_1/data_pipe[3][7]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_1/data_pipe[3][8]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_1/data_pipe[3][9]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_1/data_pipe[3][10]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_1/data_pipe[3][11]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_1/data_pipe[3][12]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_1/data_pipe[3][13]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_1/data_pipe[3][14]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_1/data_pipe[3][15]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_1/data_pipe[3][16]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_1/data_pipe[3][17]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_1/data_pipe[3][18]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_1/data_pipe[3][19]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_1/data_pipe[3][20]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_1/data_pipe[3][21]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_1/data_pipe[3][22]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_1/data_pipe[3][23]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_1/data_pipe[4][0]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_1/data_pipe[4][1]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_1/data_pipe[4][2]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_1/data_pipe[4][3]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_1/data_pipe[4][4]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_1/data_pipe[4][5]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_1/data_pipe[4][6]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_1/data_pipe[4][7]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_1/data_pipe[4][8]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_1/data_pipe[4][9]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_1/data_pipe[4][10]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_1/data_pipe[4][11]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_1/data_pipe[4][12]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_1/data_pipe[4][13]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_1/data_pipe[4][14]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_1/data_pipe[4][15]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_1/data_pipe[4][16]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_1/data_pipe[4][17]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_1/data_pipe[4][18]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_1/data_pipe[4][19]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_1/data_pipe[4][20]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_1/data_pipe[4][21]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_1/data_pipe[4][22]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_1/data_pipe[4][23]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_1/data_start/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_1/data_start_d1/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_1/operation_ind/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_1/ram_wadr[0]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_1/ram_wadr[1]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_1/ram_wadr[2]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_1/ram_wadr[3]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_1/ram_wadr[4]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_1/ram_wadr[5]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_1/ram_wadr[6]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_1/ram_wadr[7]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_1/ram_wadr[8]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_1/ram_wdat0/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_1/ram_wren/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_1/resetn/CLK' (GTP_DFF.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_1/rst_trig[0]/CLK' (GTP_DFF_P.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_1/rst_trig[1]/CLK' (GTP_DFF_P.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_1/rstn_i_d1/CLK' (GTP_DFF.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_1/start_d1/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_1/start_d2/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_1/start_d3/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_1/status[0]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_1/status[1]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_1/status[2]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_1/status[3]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_1/status[4]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_1/status[5]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_1/status[6]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_1/status[7]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_1/status[8]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_1/status[9]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_1/trig0_d1[0]/CLK' (GTP_DFF.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_1/trig0_d1[1]/CLK' (GTP_DFF.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_1/trig0_d1[2]/CLK' (GTP_DFF.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_1/trig0_d1[3]/CLK' (GTP_DFF.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_1/trig0_d1[4]/CLK' (GTP_DFF.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_1/trig0_d1[5]/CLK' (GTP_DFF.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_1/trig0_d1[6]/CLK' (GTP_DFF.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_1/trig0_d1[7]/CLK' (GTP_DFF.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_1/trig0_d1[8]/CLK' (GTP_DFF.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_1/trig0_d1[9]/CLK' (GTP_DFF.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_1/trig0_d1[10]/CLK' (GTP_DFF.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_1/trig0_d1[11]/CLK' (GTP_DFF.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_1/trig0_d1[12]/CLK' (GTP_DFF.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_1/trig0_d1[13]/CLK' (GTP_DFF.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_1/trig0_d1[14]/CLK' (GTP_DFF.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_1/trig0_d1[15]/CLK' (GTP_DFF.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_1/trig0_d1[16]/CLK' (GTP_DFF.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_1/trig0_d1[17]/CLK' (GTP_DFF.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_1/trig0_d1[18]/CLK' (GTP_DFF.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_1/trig0_d1[19]/CLK' (GTP_DFF.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_1/trig0_d1[20]/CLK' (GTP_DFF.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_1/trig0_d1[21]/CLK' (GTP_DFF.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_1/trig0_d1[22]/CLK' (GTP_DFF.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_1/trig0_d1[23]/CLK' (GTP_DFF.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_1/trig0_d2[0]/CLK' (GTP_DFF.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_1/trig0_d2[1]/CLK' (GTP_DFF.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_1/trig0_d2[2]/CLK' (GTP_DFF.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_1/trig0_d2[3]/CLK' (GTP_DFF.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_1/trig0_d2[4]/CLK' (GTP_DFF.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_1/trig0_d2[5]/CLK' (GTP_DFF.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_1/trig0_d2[6]/CLK' (GTP_DFF.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_1/trig0_d2[7]/CLK' (GTP_DFF.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_1/trig0_d2[8]/CLK' (GTP_DFF.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_1/trig0_d2[9]/CLK' (GTP_DFF.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_1/trig0_d2[10]/CLK' (GTP_DFF.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_1/trig0_d2[11]/CLK' (GTP_DFF.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_1/trig0_d2[12]/CLK' (GTP_DFF.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_1/trig0_d2[13]/CLK' (GTP_DFF.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_1/trig0_d2[14]/CLK' (GTP_DFF.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_1/trig0_d2[15]/CLK' (GTP_DFF.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_1/trig0_d2[16]/CLK' (GTP_DFF.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_1/trig0_d2[17]/CLK' (GTP_DFF.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_1/trig0_d2[18]/CLK' (GTP_DFF.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_1/trig0_d2[19]/CLK' (GTP_DFF.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_1/trig0_d2[20]/CLK' (GTP_DFF.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_1/trig0_d2[21]/CLK' (GTP_DFF.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_1/trig0_d2[22]/CLK' (GTP_DFF.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_1/trig0_d2[23]/CLK' (GTP_DFF.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_1/u_Data_Capture_Memory/block_ram.ram_data/CLKA' (GTP_DRM18K.CLKA) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_0/u0_trig_unit/match_single[0]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_0/u0_trig_unit/match_single[1]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_0/u0_trig_unit/match_single[2]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_0/u0_trig_unit/match_single[3]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_0/u0_trig_unit/match_single[4]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_0/u0_trig_unit/match_single_to_16[0]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_0/u0_trig_unit/match_single_to_16[1]/CLK' (GTP_DFF_P.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_0/u0_trig_unit/match_single_to_all/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_0/u0_trig_unit/signal_ff_dly[0]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_0/u0_trig_unit/signal_ff_dly[1]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_0/u0_trig_unit/signal_ff_dly[2]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_0/u0_trig_unit/signal_ff_dly[3]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_0/u0_trig_unit/signal_ff_dly[4]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_0/u_Storage_Condition/address_nsa[0]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_0/u_Storage_Condition/address_nsa[1]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_0/u_Storage_Condition/address_nsa[2]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_0/u_Storage_Condition/address_nsa[3]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_0/u_Storage_Condition/address_nsa[4]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_0/u_Storage_Condition/address_nsa[5]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_0/u_Storage_Condition/address_nsa[6]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_0/u_Storage_Condition/address_nsa[7]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_0/u_Storage_Condition/address_nsa[8]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_0/u_Storage_Condition/address_win[0]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_0/u_Storage_Condition/address_win[1]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_0/u_Storage_Condition/address_win[2]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_0/u_Storage_Condition/address_win[3]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_0/u_Storage_Condition/address_win[4]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_0/u_Storage_Condition/address_win[5]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_0/u_Storage_Condition/address_win[6]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_0/u_Storage_Condition/address_win[7]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_0/u_Storage_Condition/address_win[8]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_0/u_Storage_Condition/counter_win[0]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_0/u_Storage_Condition/counter_win[1]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_0/u_Storage_Condition/counter_win[2]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_0/u_Storage_Condition/counter_win[3]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_0/u_Storage_Condition/counter_win[4]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_0/u_Storage_Condition/counter_win[5]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_0/u_Storage_Condition/counter_win[6]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_0/u_Storage_Condition/counter_win[7]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_0/u_Storage_Condition/counter_win[8]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_0/u_Storage_Condition/counter_win[9]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_0/u_Storage_Condition/counter_win_p[0]/CLK' (GTP_DFF_PE.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_0/u_Storage_Condition/counter_win_p[1]/CLK' (GTP_DFF_PE.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_0/u_Storage_Condition/counter_win_p[2]/CLK' (GTP_DFF_PE.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_0/u_Storage_Condition/counter_win_p[3]/CLK' (GTP_DFF_PE.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_0/u_Storage_Condition/counter_win_p[4]/CLK' (GTP_DFF_PE.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_0/u_Storage_Condition/counter_win_p[5]/CLK' (GTP_DFF_PE.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_0/u_Storage_Condition/counter_win_p[6]/CLK' (GTP_DFF_PE.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_0/u_Storage_Condition/counter_win_p[7]/CLK' (GTP_DFF_PE.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_0/u_Storage_Condition/counter_win_p[8]/CLK' (GTP_DFF_PE.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_0/u_Storage_Condition/counter_win_p[9]/CLK' (GTP_DFF_PE.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_0/u_Storage_Condition/stor_en_nsa_d1/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_0/u_Storage_Condition/trig_condition/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_0/u_Storage_Condition/trig_mask_nsa/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_0/u_Storage_Condition/trig_mask_win/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_0/u_Storage_Condition/trig_mask_win_p/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_0/u_Storage_Condition/trigger_d1/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_0/u_Storage_Condition/trigger_nsa_d1/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_0/u_Trigger_Condition/bool_match[0]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_0/u_rd_addr_gen/rst_conf_d1/CLK' (GTP_DFF.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_0/u_rd_addr_gen/rst_conf_d2/CLK' (GTP_DFF.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_0/u_rd_addr_gen/status_ff[0]/CLK' (GTP_DFF_PE.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_0/u_rd_addr_gen/status_ff[1]/CLK' (GTP_DFF_PE.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_0/u_rd_addr_gen/status_ff[2]/CLK' (GTP_DFF_PE.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_0/u_rd_addr_gen/status_ff[3]/CLK' (GTP_DFF_PE.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_0/u_rd_addr_gen/status_ff[4]/CLK' (GTP_DFF_PE.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_0/u_rd_addr_gen/status_ff[5]/CLK' (GTP_DFF_PE.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_0/u_rd_addr_gen/status_ff[6]/CLK' (GTP_DFF_PE.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_0/u_rd_addr_gen/status_ff[7]/CLK' (GTP_DFF_PE.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_0/u_rd_addr_gen/status_ff[8]/CLK' (GTP_DFF_PE.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_0/u_rd_addr_gen/status_ff[9]/CLK' (GTP_DFF_PE.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_0/u_rd_addr_gen/status_ff_en[0]/CLK' (GTP_DFF_P.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_0/u_rd_addr_gen/status_ff_en[1]/CLK' (GTP_DFF_P.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_1/u0_trig_unit/match_single[0]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_1/u0_trig_unit/match_single[1]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_1/u0_trig_unit/match_single[2]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_1/u0_trig_unit/match_single[3]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_1/u0_trig_unit/match_single[4]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_1/u0_trig_unit/match_single[5]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_1/u0_trig_unit/match_single[6]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_1/u0_trig_unit/match_single[7]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_1/u0_trig_unit/match_single[8]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_1/u0_trig_unit/match_single[9]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_1/u0_trig_unit/match_single[10]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_1/u0_trig_unit/match_single[11]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_1/u0_trig_unit/match_single[12]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_1/u0_trig_unit/match_single[13]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_1/u0_trig_unit/match_single[14]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_1/u0_trig_unit/match_single[15]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_1/u0_trig_unit/match_single[16]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_1/u0_trig_unit/match_single[17]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_1/u0_trig_unit/match_single[18]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_1/u0_trig_unit/match_single[19]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_1/u0_trig_unit/match_single[20]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_1/u0_trig_unit/match_single[21]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_1/u0_trig_unit/match_single[22]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_1/u0_trig_unit/match_single[23]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_1/u0_trig_unit/match_single_to_16[0]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_1/u0_trig_unit/match_single_to_16[1]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_1/u0_trig_unit/match_single_to_16[2]/CLK' (GTP_DFF_P.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_1/u0_trig_unit/match_single_to_all/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_1/u0_trig_unit/signal_ff_dly[0]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_1/u0_trig_unit/signal_ff_dly[1]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_1/u0_trig_unit/signal_ff_dly[2]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_1/u0_trig_unit/signal_ff_dly[3]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_1/u0_trig_unit/signal_ff_dly[4]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_1/u0_trig_unit/signal_ff_dly[5]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_1/u0_trig_unit/signal_ff_dly[6]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_1/u0_trig_unit/signal_ff_dly[7]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_1/u0_trig_unit/signal_ff_dly[8]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_1/u0_trig_unit/signal_ff_dly[9]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_1/u0_trig_unit/signal_ff_dly[10]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_1/u0_trig_unit/signal_ff_dly[11]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_1/u0_trig_unit/signal_ff_dly[12]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_1/u0_trig_unit/signal_ff_dly[13]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_1/u0_trig_unit/signal_ff_dly[14]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_1/u0_trig_unit/signal_ff_dly[15]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_1/u0_trig_unit/signal_ff_dly[16]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_1/u0_trig_unit/signal_ff_dly[17]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_1/u0_trig_unit/signal_ff_dly[18]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_1/u0_trig_unit/signal_ff_dly[19]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_1/u0_trig_unit/signal_ff_dly[20]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_1/u0_trig_unit/signal_ff_dly[21]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_1/u0_trig_unit/signal_ff_dly[22]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_1/u0_trig_unit/signal_ff_dly[23]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_1/u_Storage_Condition/address_nsa[0]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_1/u_Storage_Condition/address_nsa[1]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_1/u_Storage_Condition/address_nsa[2]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_1/u_Storage_Condition/address_nsa[3]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_1/u_Storage_Condition/address_nsa[4]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_1/u_Storage_Condition/address_nsa[5]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_1/u_Storage_Condition/address_nsa[6]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_1/u_Storage_Condition/address_nsa[7]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_1/u_Storage_Condition/address_nsa[8]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_1/u_Storage_Condition/address_win[0]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_1/u_Storage_Condition/address_win[1]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_1/u_Storage_Condition/address_win[2]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_1/u_Storage_Condition/address_win[3]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_1/u_Storage_Condition/address_win[4]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_1/u_Storage_Condition/address_win[5]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_1/u_Storage_Condition/address_win[6]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_1/u_Storage_Condition/address_win[7]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_1/u_Storage_Condition/address_win[8]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_1/u_Storage_Condition/counter_win[0]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_1/u_Storage_Condition/counter_win[1]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_1/u_Storage_Condition/counter_win[2]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_1/u_Storage_Condition/counter_win[3]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_1/u_Storage_Condition/counter_win[4]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_1/u_Storage_Condition/counter_win[5]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_1/u_Storage_Condition/counter_win[6]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_1/u_Storage_Condition/counter_win[7]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_1/u_Storage_Condition/counter_win[8]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_1/u_Storage_Condition/counter_win[9]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_1/u_Storage_Condition/counter_win_p[0]/CLK' (GTP_DFF_PE.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_1/u_Storage_Condition/counter_win_p[1]/CLK' (GTP_DFF_PE.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_1/u_Storage_Condition/counter_win_p[2]/CLK' (GTP_DFF_PE.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_1/u_Storage_Condition/counter_win_p[3]/CLK' (GTP_DFF_PE.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_1/u_Storage_Condition/counter_win_p[4]/CLK' (GTP_DFF_PE.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_1/u_Storage_Condition/counter_win_p[5]/CLK' (GTP_DFF_PE.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_1/u_Storage_Condition/counter_win_p[6]/CLK' (GTP_DFF_PE.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_1/u_Storage_Condition/counter_win_p[7]/CLK' (GTP_DFF_PE.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_1/u_Storage_Condition/counter_win_p[8]/CLK' (GTP_DFF_PE.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_1/u_Storage_Condition/counter_win_p[9]/CLK' (GTP_DFF_PE.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_1/u_Storage_Condition/stor_en_nsa_d1/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_1/u_Storage_Condition/trig_condition/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_1/u_Storage_Condition/trig_mask_nsa/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_1/u_Storage_Condition/trig_mask_win/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_1/u_Storage_Condition/trig_mask_win_p/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_1/u_Storage_Condition/trigger_d1/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_1/u_Storage_Condition/trigger_nsa_d1/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_1/u_Trigger_Condition/bool_match[0]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_1/u_rd_addr_gen/rst_conf_d1/CLK' (GTP_DFF.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_1/u_rd_addr_gen/rst_conf_d2/CLK' (GTP_DFF.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_1/u_rd_addr_gen/status_ff[0]/CLK' (GTP_DFF_PE.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_1/u_rd_addr_gen/status_ff[1]/CLK' (GTP_DFF_PE.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_1/u_rd_addr_gen/status_ff[2]/CLK' (GTP_DFF_PE.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_1/u_rd_addr_gen/status_ff[3]/CLK' (GTP_DFF_PE.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_1/u_rd_addr_gen/status_ff[4]/CLK' (GTP_DFF_PE.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_1/u_rd_addr_gen/status_ff[5]/CLK' (GTP_DFF_PE.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_1/u_rd_addr_gen/status_ff[6]/CLK' (GTP_DFF_PE.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_1/u_rd_addr_gen/status_ff[7]/CLK' (GTP_DFF_PE.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_1/u_rd_addr_gen/status_ff[8]/CLK' (GTP_DFF_PE.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_1/u_rd_addr_gen/status_ff[9]/CLK' (GTP_DFF_PE.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_1/u_rd_addr_gen/status_ff_en[0]/CLK' (GTP_DFF_P.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_debug_core_1/u_rd_addr_gen/status_ff_en[1]/CLK' (GTP_DFF_P.CLK) has no clock, timing propagation is disabled at the pin.
W: Timing-4086: Port 'dbc_urck_in' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'dbc_utdi_in' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'fla0_clk' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'fla0_data_i[0]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'fla0_data_i[1]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'fla0_data_i[2]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'fla0_data_i[3]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'fla0_data_i[4]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'fla0_rstn' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'fla0_trig0_i[0]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'fla0_trig0_i[1]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'fla0_trig0_i[2]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'fla0_trig0_i[3]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'fla0_trig0_i[4]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'fla0_trig1_i[0]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'fla0_trig1_i[1]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'fla0_trig1_i[2]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'fla0_trig1_i[3]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'fla0_trig1_i[4]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'fla0_trig1_i[5]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'fla0_trig1_i[6]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'fla0_trig1_i[7]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'fla0_trig2_i[0]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'fla0_trig2_i[1]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'fla0_trig2_i[2]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'fla0_trig2_i[3]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'fla0_trig2_i[4]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'fla0_trig2_i[5]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'fla0_trig2_i[6]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'fla0_trig2_i[7]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'fla0_trig3_i[0]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'fla0_trig3_i[1]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'fla0_trig3_i[2]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'fla0_trig3_i[3]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'fla0_trig3_i[4]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'fla0_trig3_i[5]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'fla0_trig3_i[6]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'fla0_trig3_i[7]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'fla0_trig4_i[0]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'fla0_trig4_i[1]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'fla0_trig4_i[2]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'fla0_trig4_i[3]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'fla0_trig4_i[4]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'fla0_trig4_i[5]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'fla0_trig4_i[6]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'fla0_trig4_i[7]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'fla0_trig5_i[0]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'fla0_trig5_i[1]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'fla0_trig5_i[2]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'fla0_trig5_i[3]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'fla0_trig5_i[4]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'fla0_trig5_i[5]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'fla0_trig5_i[6]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'fla0_trig5_i[7]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'fla0_trig6_i[0]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'fla0_trig6_i[1]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'fla0_trig6_i[2]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'fla0_trig6_i[3]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'fla0_trig6_i[4]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'fla0_trig6_i[5]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'fla0_trig6_i[6]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'fla0_trig6_i[7]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'fla0_trig7_i[0]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'fla0_trig7_i[1]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'fla0_trig7_i[2]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'fla0_trig7_i[3]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'fla0_trig7_i[4]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'fla0_trig7_i[5]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'fla0_trig7_i[6]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'fla0_trig7_i[7]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'fla0_trig8_i[0]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'fla0_trig8_i[1]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'fla0_trig8_i[2]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'fla0_trig8_i[3]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'fla0_trig8_i[4]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'fla0_trig8_i[5]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'fla0_trig8_i[6]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'fla0_trig8_i[7]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'fla0_trig9_i[0]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'fla0_trig9_i[1]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'fla0_trig9_i[2]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'fla0_trig9_i[3]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'fla0_trig9_i[4]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'fla0_trig9_i[5]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'fla0_trig9_i[6]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'fla0_trig9_i[7]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'fla0_trig10_i[0]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'fla0_trig10_i[1]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'fla0_trig10_i[2]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'fla0_trig10_i[3]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'fla0_trig10_i[4]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'fla0_trig10_i[5]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'fla0_trig10_i[6]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'fla0_trig10_i[7]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'fla0_trig11_i[0]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'fla0_trig11_i[1]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'fla0_trig11_i[2]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'fla0_trig11_i[3]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'fla0_trig11_i[4]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'fla0_trig11_i[5]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'fla0_trig11_i[6]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'fla0_trig11_i[7]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'fla0_trig12_i[0]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'fla0_trig12_i[1]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'fla0_trig12_i[2]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'fla0_trig12_i[3]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'fla0_trig12_i[4]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'fla0_trig12_i[5]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'fla0_trig12_i[6]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'fla0_trig12_i[7]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'fla0_trig13_i[0]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'fla0_trig13_i[1]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'fla0_trig13_i[2]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'fla0_trig13_i[3]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'fla0_trig13_i[4]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'fla0_trig13_i[5]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'fla0_trig13_i[6]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'fla0_trig13_i[7]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'fla0_trig14_i[0]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'fla0_trig14_i[1]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'fla0_trig14_i[2]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'fla0_trig14_i[3]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'fla0_trig14_i[4]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'fla0_trig14_i[5]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'fla0_trig14_i[6]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'fla0_trig14_i[7]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'fla0_trig15_i[0]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'fla0_trig15_i[1]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'fla0_trig15_i[2]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'fla0_trig15_i[3]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'fla0_trig15_i[4]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'fla0_trig15_i[5]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'fla0_trig15_i[6]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'fla0_trig15_i[7]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'fla1_clk' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'fla1_data_i[0]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'fla1_data_i[1]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'fla1_data_i[2]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'fla1_data_i[3]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'fla1_data_i[4]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'fla1_data_i[5]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'fla1_data_i[6]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'fla1_data_i[7]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'fla1_data_i[8]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'fla1_data_i[9]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'fla1_data_i[10]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'fla1_data_i[11]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'fla1_data_i[12]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'fla1_data_i[13]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'fla1_data_i[14]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'fla1_data_i[15]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'fla1_data_i[16]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'fla1_data_i[17]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'fla1_data_i[18]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'fla1_data_i[19]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'fla1_data_i[20]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'fla1_data_i[21]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'fla1_data_i[22]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'fla1_data_i[23]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'fla1_rstn' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'fla1_trig0_i[0]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'fla1_trig0_i[1]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'fla1_trig0_i[2]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'fla1_trig0_i[3]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'fla1_trig0_i[4]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'fla1_trig0_i[5]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'fla1_trig0_i[6]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'fla1_trig0_i[7]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'fla1_trig0_i[8]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'fla1_trig0_i[9]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'fla1_trig0_i[10]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'fla1_trig0_i[11]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'fla1_trig0_i[12]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'fla1_trig0_i[13]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'fla1_trig0_i[14]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'fla1_trig0_i[15]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'fla1_trig0_i[16]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'fla1_trig0_i[17]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'fla1_trig0_i[18]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'fla1_trig0_i[19]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'fla1_trig0_i[20]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'fla1_trig0_i[21]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'fla1_trig0_i[22]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'fla1_trig0_i[23]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'fla1_trig1_i[0]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'fla1_trig1_i[1]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'fla1_trig1_i[2]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'fla1_trig1_i[3]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'fla1_trig1_i[4]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'fla1_trig1_i[5]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'fla1_trig1_i[6]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'fla1_trig1_i[7]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'fla1_trig2_i[0]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'fla1_trig2_i[1]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'fla1_trig2_i[2]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'fla1_trig2_i[3]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'fla1_trig2_i[4]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'fla1_trig2_i[5]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'fla1_trig2_i[6]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'fla1_trig2_i[7]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'fla1_trig3_i[0]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'fla1_trig3_i[1]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'fla1_trig3_i[2]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'fla1_trig3_i[3]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'fla1_trig3_i[4]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'fla1_trig3_i[5]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'fla1_trig3_i[6]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'fla1_trig3_i[7]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'fla1_trig4_i[0]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'fla1_trig4_i[1]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'fla1_trig4_i[2]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'fla1_trig4_i[3]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'fla1_trig4_i[4]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'fla1_trig4_i[5]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'fla1_trig4_i[6]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'fla1_trig4_i[7]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'fla1_trig5_i[0]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'fla1_trig5_i[1]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'fla1_trig5_i[2]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'fla1_trig5_i[3]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'fla1_trig5_i[4]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'fla1_trig5_i[5]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'fla1_trig5_i[6]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'fla1_trig5_i[7]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'fla1_trig6_i[0]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'fla1_trig6_i[1]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'fla1_trig6_i[2]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'fla1_trig6_i[3]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'fla1_trig6_i[4]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'fla1_trig6_i[5]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'fla1_trig6_i[6]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'fla1_trig6_i[7]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'fla1_trig7_i[0]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'fla1_trig7_i[1]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'fla1_trig7_i[2]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'fla1_trig7_i[3]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'fla1_trig7_i[4]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'fla1_trig7_i[5]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'fla1_trig7_i[6]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'fla1_trig7_i[7]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'fla1_trig8_i[0]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'fla1_trig8_i[1]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'fla1_trig8_i[2]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'fla1_trig8_i[3]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'fla1_trig8_i[4]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'fla1_trig8_i[5]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'fla1_trig8_i[6]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'fla1_trig8_i[7]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'fla1_trig9_i[0]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'fla1_trig9_i[1]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'fla1_trig9_i[2]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'fla1_trig9_i[3]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'fla1_trig9_i[4]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'fla1_trig9_i[5]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'fla1_trig9_i[6]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'fla1_trig9_i[7]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'fla1_trig10_i[0]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'fla1_trig10_i[1]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'fla1_trig10_i[2]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'fla1_trig10_i[3]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'fla1_trig10_i[4]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'fla1_trig10_i[5]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'fla1_trig10_i[6]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'fla1_trig10_i[7]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'fla1_trig11_i[0]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'fla1_trig11_i[1]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'fla1_trig11_i[2]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'fla1_trig11_i[3]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'fla1_trig11_i[4]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'fla1_trig11_i[5]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'fla1_trig11_i[6]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'fla1_trig11_i[7]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'fla1_trig12_i[0]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'fla1_trig12_i[1]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'fla1_trig12_i[2]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'fla1_trig12_i[3]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'fla1_trig12_i[4]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'fla1_trig12_i[5]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'fla1_trig12_i[6]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'fla1_trig12_i[7]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'fla1_trig13_i[0]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'fla1_trig13_i[1]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'fla1_trig13_i[2]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'fla1_trig13_i[3]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'fla1_trig13_i[4]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'fla1_trig13_i[5]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'fla1_trig13_i[6]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'fla1_trig13_i[7]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'fla1_trig14_i[0]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'fla1_trig14_i[1]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'fla1_trig14_i[2]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'fla1_trig14_i[3]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'fla1_trig14_i[4]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'fla1_trig14_i[5]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'fla1_trig14_i[6]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'fla1_trig14_i[7]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'fla1_trig15_i[0]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'fla1_trig15_i[1]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'fla1_trig15_i[2]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'fla1_trig15_i[3]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'fla1_trig15_i[4]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'fla1_trig15_i[5]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'fla1_trig15_i[6]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'fla1_trig15_i[7]' is not constrained, it is treated as combinational input.
Begin dump timing report
Detailed Timing Report:

Timing analysis mode : single corner

 Clock Summary:                                                                                     
****************************************************************************************************
                                                                           Clock   Non-clock        
 Clock                    Period       Waveform       Type                 Loads       Loads  Sources
----------------------------------------------------------------------------------------------------
 DebugCore_JCLK           50.000       {0 25}         Declared               323           0  {u_GTP_SCANCHAIN_PG/TCK_USER}
 DebugCore_CAPTURE        100.000      {25 75}        Declared                22           0  {u_GTP_SCANCHAIN_PG/CAPDR}
====================================================================================================

 Clock Groups:                                                                                    
**************************************************************************************************
 Clock Group                   Group Type                 clocks                                  
--------------------------------------------------------------------------------------------------
 DebugCoreClockGroup           asynchronous               DebugCore_JCLK  DebugCore_CAPTURE       
==================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 DebugCore_JCLK              20.000 MHz     167.645 MHz         50.000          5.965         44.035
====================================================================================================

Design Summary : All Constraints Met.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 DebugCore_CAPTURE      DebugCore_JCLK              21.945       0.000              0            164
 DebugCore_JCLK         DebugCore_JCLK              23.707       0.000              0            504
 DebugCore_JCLK         DebugCore_CAPTURE           47.814       0.000              0             32
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 DebugCore_CAPTURE      DebugCore_JCLK              24.764       0.000              0            164
 DebugCore_JCLK         DebugCore_JCLK               0.643       0.000              0            504
 DebugCore_JCLK         DebugCore_CAPTURE            1.726       0.000              0             32
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 DebugCore_JCLK                                     24.102       0.000              0            323
 DebugCore_CAPTURE                                  49.380       0.000              0             22
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

default
****************************************************************************************************
====================================================================================================

Startpoint  : u_debug_core_0/u_hub_data_decode/conf_id[4]/CLK (GTP_DFF_CE)
Endpoint    : u_debug_core_0/u_rd_addr_gen/counter[4]/D (GTP_DFF_P)
Path Group  : DebugCore_JCLK
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.981  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.666
  Launch Clock Delay      :  0.685
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
                                                         0.000      25.000 r       u_GTP_SCANCHAIN_PG/CAPDR (GTP_SCANCHAIN_E1)
                                   net (fanout=22)       0.685      25.685         capt_o           
                                                                           r       u_debug_core_0/u_hub_data_decode/conf_id[4]/CLK (GTP_DFF_CE)

                                   tco                   0.325      26.010 r       u_debug_core_0/u_hub_data_decode/conf_id[4]/Q (GTP_DFF_CE)
                                   net (fanout=5)        0.534      26.544         u_debug_core_0/conf_id_o [4]
                                                                                   u_debug_core_0/u_rd_addr_gen/N133_1/I1 (GTP_LUT2)
                                   td                    0.203      26.747 f       u_debug_core_0/u_rd_addr_gen/N133_1/Z (GTP_LUT2)
                                   net (fanout=5)        0.534      27.281         u_debug_core_0/_N1702
                                                                                   u_debug_core_0/u_rd_addr_gen/N68_27/I4 (GTP_LUT5)
                                   td                    0.174      27.455 f       u_debug_core_0/u_rd_addr_gen/N68_27/Z (GTP_LUT5)
                                   net (fanout=9)        0.594      28.049         u_debug_core_0/u_rd_addr_gen/_N1786
                                                                                   u_debug_core_0/u_rd_addr_gen/N35_31[4]_1/I0 (GTP_LUT5)
                                   td                    0.239      28.288 f       u_debug_core_0/u_rd_addr_gen/N35_31[4]_1/Z (GTP_LUT5)
                                   net (fanout=8)        0.582      28.870         u_debug_core_0/u_rd_addr_gen/_N1710
                                                                                   u_debug_core_0/u_rd_addr_gen/N35_33[4]/ID (GTP_LUT5M)
                                   td                    0.235      29.105 f       u_debug_core_0/u_rd_addr_gen/N35_33[4]/Z (GTP_LUT5M)
                                   net (fanout=1)        0.370      29.475         u_debug_core_0/u_rd_addr_gen/N35 [4]
                                                                                   u_debug_core_0/u_rd_addr_gen/N476[4]/I1 (GTP_LUT2)
                                   td                    0.164      29.639 r       u_debug_core_0/u_rd_addr_gen/N476[4]/Z (GTP_LUT2)
                                   net (fanout=1)        0.000      29.639         u_debug_core_0/u_rd_addr_gen/N476 [4]
                                                                           r       u_debug_core_0/u_rd_addr_gen/counter[4]/D (GTP_DFF_P)

 Data arrival time                                                  29.639         Logic Levels: 5  
                                                                                   Logic: 1.340ns(33.890%), Route: 2.614ns(66.110%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
                                                         0.000      50.000 r       u_GTP_SCANCHAIN_PG/TCK_USER (GTP_SCANCHAIN_E1)
                                   net (fanout=317)      1.666      51.666         drck_o           
                                                                           r       u_debug_core_0/u_rd_addr_gen/counter[4]/CLK (GTP_DFF_P)
 clock pessimism                                         0.000      51.666                          
 clock uncertainty                                      -0.050      51.616                          

 Setup time                                             -0.032      51.584                          

 Data required time                                                 51.584                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 51.584                          
 Data arrival time                                                 -29.639                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        21.945                          
====================================================================================================

====================================================================================================

Startpoint  : u_debug_core_0/u_hub_data_decode/conf_id[4]/CLK (GTP_DFF_CE)
Endpoint    : u_debug_core_0/u_rd_addr_gen/counter[3]/D (GTP_DFF_P)
Path Group  : DebugCore_JCLK
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.981  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.666
  Launch Clock Delay      :  0.685
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
                                                         0.000      25.000 r       u_GTP_SCANCHAIN_PG/CAPDR (GTP_SCANCHAIN_E1)
                                   net (fanout=22)       0.685      25.685         capt_o           
                                                                           r       u_debug_core_0/u_hub_data_decode/conf_id[4]/CLK (GTP_DFF_CE)

                                   tco                   0.325      26.010 r       u_debug_core_0/u_hub_data_decode/conf_id[4]/Q (GTP_DFF_CE)
                                   net (fanout=5)        0.534      26.544         u_debug_core_0/conf_id_o [4]
                                                                                   u_debug_core_0/u_rd_addr_gen/N133_1/I1 (GTP_LUT2)
                                   td                    0.203      26.747 f       u_debug_core_0/u_rd_addr_gen/N133_1/Z (GTP_LUT2)
                                   net (fanout=5)        0.534      27.281         u_debug_core_0/_N1702
                                                                                   u_debug_core_0/u_rd_addr_gen/N68_27/I4 (GTP_LUT5)
                                   td                    0.174      27.455 f       u_debug_core_0/u_rd_addr_gen/N68_27/Z (GTP_LUT5)
                                   net (fanout=9)        0.594      28.049         u_debug_core_0/u_rd_addr_gen/_N1786
                                                                                   u_debug_core_0/u_rd_addr_gen/N35_31[4]_1/I0 (GTP_LUT5)
                                   td                    0.239      28.288 f       u_debug_core_0/u_rd_addr_gen/N35_31[4]_1/Z (GTP_LUT5)
                                   net (fanout=8)        0.582      28.870         u_debug_core_0/u_rd_addr_gen/_N1710
                                                                                   u_debug_core_0/u_rd_addr_gen/N35_33[3]/ID (GTP_LUT5M)
                                   td                    0.235      29.105 f       u_debug_core_0/u_rd_addr_gen/N35_33[3]/Z (GTP_LUT5M)
                                   net (fanout=1)        0.370      29.475         u_debug_core_0/u_rd_addr_gen/N35 [3]
                                                                                   u_debug_core_0/u_rd_addr_gen/N476[3]/I1 (GTP_LUT2)
                                   td                    0.164      29.639 r       u_debug_core_0/u_rd_addr_gen/N476[3]/Z (GTP_LUT2)
                                   net (fanout=1)        0.000      29.639         u_debug_core_0/u_rd_addr_gen/N476 [3]
                                                                           r       u_debug_core_0/u_rd_addr_gen/counter[3]/D (GTP_DFF_P)

 Data arrival time                                                  29.639         Logic Levels: 5  
                                                                                   Logic: 1.340ns(33.890%), Route: 2.614ns(66.110%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
                                                         0.000      50.000 r       u_GTP_SCANCHAIN_PG/TCK_USER (GTP_SCANCHAIN_E1)
                                   net (fanout=317)      1.666      51.666         drck_o           
                                                                           r       u_debug_core_0/u_rd_addr_gen/counter[3]/CLK (GTP_DFF_P)
 clock pessimism                                         0.000      51.666                          
 clock uncertainty                                      -0.050      51.616                          

 Setup time                                             -0.032      51.584                          

 Data required time                                                 51.584                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 51.584                          
 Data arrival time                                                 -29.639                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        21.945                          
====================================================================================================

====================================================================================================

Startpoint  : u_debug_core_0/u_hub_data_decode/conf_id[4]/CLK (GTP_DFF_CE)
Endpoint    : u_debug_core_0/u_rd_addr_gen/counter[0]/D (GTP_DFF_P)
Path Group  : DebugCore_JCLK
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.981  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.666
  Launch Clock Delay      :  0.685
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
                                                         0.000      25.000 r       u_GTP_SCANCHAIN_PG/CAPDR (GTP_SCANCHAIN_E1)
                                   net (fanout=22)       0.685      25.685         capt_o           
                                                                           r       u_debug_core_0/u_hub_data_decode/conf_id[4]/CLK (GTP_DFF_CE)

                                   tco                   0.325      26.010 r       u_debug_core_0/u_hub_data_decode/conf_id[4]/Q (GTP_DFF_CE)
                                   net (fanout=5)        0.534      26.544         u_debug_core_0/conf_id_o [4]
                                                                                   u_debug_core_0/u_rd_addr_gen/N133_1/I1 (GTP_LUT2)
                                   td                    0.203      26.747 f       u_debug_core_0/u_rd_addr_gen/N133_1/Z (GTP_LUT2)
                                   net (fanout=5)        0.534      27.281         u_debug_core_0/_N1702
                                                                                   u_debug_core_0/u_rd_addr_gen/N68_27/I4 (GTP_LUT5)
                                   td                    0.174      27.455 f       u_debug_core_0/u_rd_addr_gen/N68_27/Z (GTP_LUT5)
                                   net (fanout=9)        0.594      28.049         u_debug_core_0/u_rd_addr_gen/_N1786
                                                                                   u_debug_core_0/u_rd_addr_gen/N35_31[4]_1/I0 (GTP_LUT5)
                                   td                    0.239      28.288 f       u_debug_core_0/u_rd_addr_gen/N35_31[4]_1/Z (GTP_LUT5)
                                   net (fanout=8)        0.582      28.870         u_debug_core_0/u_rd_addr_gen/_N1710
                                                                                   u_debug_core_0/u_rd_addr_gen/N35_33[0]/ID (GTP_LUT5M)
                                   td                    0.235      29.105 f       u_debug_core_0/u_rd_addr_gen/N35_33[0]/Z (GTP_LUT5M)
                                   net (fanout=1)        0.370      29.475         u_debug_core_0/u_rd_addr_gen/N35 [0]
                                                                                   u_debug_core_0/u_rd_addr_gen/N476[0]/I1 (GTP_LUT2)
                                   td                    0.164      29.639 r       u_debug_core_0/u_rd_addr_gen/N476[0]/Z (GTP_LUT2)
                                   net (fanout=1)        0.000      29.639         u_debug_core_0/u_rd_addr_gen/N476 [0]
                                                                           r       u_debug_core_0/u_rd_addr_gen/counter[0]/D (GTP_DFF_P)

 Data arrival time                                                  29.639         Logic Levels: 5  
                                                                                   Logic: 1.340ns(33.890%), Route: 2.614ns(66.110%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
                                                         0.000      50.000 r       u_GTP_SCANCHAIN_PG/TCK_USER (GTP_SCANCHAIN_E1)
                                   net (fanout=317)      1.666      51.666         drck_o           
                                                                           r       u_debug_core_0/u_rd_addr_gen/counter[0]/CLK (GTP_DFF_P)
 clock pessimism                                         0.000      51.666                          
 clock uncertainty                                      -0.050      51.616                          

 Setup time                                             -0.032      51.584                          

 Data required time                                                 51.584                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 51.584                          
 Data arrival time                                                 -29.639                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        21.945                          
====================================================================================================

====================================================================================================

Startpoint  : u_debug_core_0/u_hub_data_decode/conf_sel_ini/CLK (GTP_DFF_C)
Endpoint    : u_debug_core_0/u_hub_data_decode/conf_sel_ini_d1/D (GTP_DFF_C)
Path Group  : DebugCore_JCLK
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.981  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.666
  Launch Clock Delay      :  0.685
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
                                                         0.000      25.000 r       u_GTP_SCANCHAIN_PG/CAPDR (GTP_SCANCHAIN_E1)
                                   net (fanout=22)       0.685      25.685         capt_o           
                                                                           r       u_debug_core_0/u_hub_data_decode/conf_sel_ini/CLK (GTP_DFF_C)

                                   tco                   0.317      26.002 f       u_debug_core_0/u_hub_data_decode/conf_sel_ini/Q (GTP_DFF_C)
                                   net (fanout=4)        0.511      26.513         u_debug_core_0/conf_sel_o
                                                                           f       u_debug_core_0/u_hub_data_decode/conf_sel_ini_d1/D (GTP_DFF_C)

 Data arrival time                                                  26.513         Logic Levels: 0  
                                                                                   Logic: 0.317ns(38.285%), Route: 0.511ns(61.715%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       u_GTP_SCANCHAIN_PG/TCK_USER (GTP_SCANCHAIN_E1)
                                   net (fanout=317)      1.666       1.666         drck_o           
                                                                           r       u_debug_core_0/u_hub_data_decode/conf_sel_ini_d1/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       1.666                          
 clock uncertainty                                       0.050       1.716                          

 Hold time                                               0.033       1.749                          

 Data required time                                                  1.749                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.749                          
 Data arrival time                                                 -26.513                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        24.764                          
====================================================================================================

====================================================================================================

Startpoint  : u_debug_core_1/u_hub_data_decode/conf_sel_ini/CLK (GTP_DFF_C)
Endpoint    : u_debug_core_1/u_hub_data_decode/conf_sel_ini_d1/D (GTP_DFF_C)
Path Group  : DebugCore_JCLK
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.981  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.666
  Launch Clock Delay      :  0.685
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
                                                         0.000      25.000 r       u_GTP_SCANCHAIN_PG/CAPDR (GTP_SCANCHAIN_E1)
                                   net (fanout=22)       0.685      25.685         capt_o           
                                                                           r       u_debug_core_1/u_hub_data_decode/conf_sel_ini/CLK (GTP_DFF_C)

                                   tco                   0.317      26.002 f       u_debug_core_1/u_hub_data_decode/conf_sel_ini/Q (GTP_DFF_C)
                                   net (fanout=4)        0.511      26.513         u_debug_core_1/conf_sel_o
                                                                           f       u_debug_core_1/u_hub_data_decode/conf_sel_ini_d1/D (GTP_DFF_C)

 Data arrival time                                                  26.513         Logic Levels: 0  
                                                                                   Logic: 0.317ns(38.285%), Route: 0.511ns(61.715%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       u_GTP_SCANCHAIN_PG/TCK_USER (GTP_SCANCHAIN_E1)
                                   net (fanout=317)      1.666       1.666         drck_o           
                                                                           r       u_debug_core_1/u_hub_data_decode/conf_sel_ini_d1/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       1.666                          
 clock uncertainty                                       0.050       1.716                          

 Hold time                                               0.033       1.749                          

 Data required time                                                  1.749                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.749                          
 Data arrival time                                                 -26.513                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        24.764                          
====================================================================================================

====================================================================================================

Startpoint  : u_debug_core_0/u_hub_data_decode/conf_id[4]/CLK (GTP_DFF_CE)
Endpoint    : u_debug_core_0/u_hub_data_decode/conf_id_d1[4]/D (GTP_DFF_C)
Path Group  : DebugCore_JCLK
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.981  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.666
  Launch Clock Delay      :  0.685
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
                                                         0.000      25.000 r       u_GTP_SCANCHAIN_PG/CAPDR (GTP_SCANCHAIN_E1)
                                   net (fanout=22)       0.685      25.685         capt_o           
                                                                           r       u_debug_core_0/u_hub_data_decode/conf_id[4]/CLK (GTP_DFF_CE)

                                   tco                   0.317      26.002 f       u_debug_core_0/u_hub_data_decode/conf_id[4]/Q (GTP_DFF_CE)
                                   net (fanout=5)        0.534      26.536         u_debug_core_0/conf_id_o [4]
                                                                           f       u_debug_core_0/u_hub_data_decode/conf_id_d1[4]/D (GTP_DFF_C)

 Data arrival time                                                  26.536         Logic Levels: 0  
                                                                                   Logic: 0.317ns(37.250%), Route: 0.534ns(62.750%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       u_GTP_SCANCHAIN_PG/TCK_USER (GTP_SCANCHAIN_E1)
                                   net (fanout=317)      1.666       1.666         drck_o           
                                                                           r       u_debug_core_0/u_hub_data_decode/conf_id_d1[4]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       1.666                          
 clock uncertainty                                       0.050       1.716                          

 Hold time                                               0.033       1.749                          

 Data required time                                                  1.749                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.749                          
 Data arrival time                                                 -26.536                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        24.787                          
====================================================================================================

====================================================================================================

Startpoint  : u_jtag_hub/data_ctrl/CLK (GTP_DFF_CE)
Endpoint    : u_jtag_hub/conf_sel[1]/D (GTP_DFF)
Path Group  : DebugCore_JCLK
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.666
  Launch Clock Delay      :  1.666
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       u_GTP_SCANCHAIN_PG/TCK_USER (GTP_SCANCHAIN_E1)
                                   net (fanout=317)      1.666       1.666         drck_o           
                                                                           r       u_jtag_hub/data_ctrl/CLK (GTP_DFF_CE)

                                   tco                   0.325       1.991 r       u_jtag_hub/data_ctrl/Q (GTP_DFF_CE)
                                   net (fanout=12)       0.623       2.614         u_jtag_hub/data_ctrl
                                                                                   u_jtag_hub/N137_1/I4 (GTP_LUT5)
                                   td                    0.263       2.877 r       u_jtag_hub/N137_1/Z (GTP_LUT5)
                                   net (fanout=1)        0.000       2.877         u_jtag_hub/N137  
                                                                           r       u_jtag_hub/conf_sel[1]/D (GTP_DFF)

 Data arrival time                                                   2.877         Logic Levels: 1  
                                                                                   Logic: 0.588ns(48.555%), Route: 0.623ns(51.445%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
                                                         0.000      25.000 f       u_GTP_SCANCHAIN_PG/TCK_USER (GTP_SCANCHAIN_E1)
                                   net (fanout=317)      0.000      25.000         drck_o           
                                                                                   u_jtag_hub/N158/I (GTP_INV)
                                   td                    0.000      25.000 r       u_jtag_hub/N158/Z (GTP_INV)
                                   net (fanout=7)        1.666      26.666         u_jtag_hub/N158  
                                                                           r       u_jtag_hub/conf_sel[1]/CLK (GTP_DFF)
 clock pessimism                                         0.000      26.666                          
 clock uncertainty                                      -0.050      26.616                          

 Setup time                                             -0.032      26.584                          

 Data required time                                                 26.584                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 26.584                          
 Data arrival time                                                  -2.877                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.707                          
====================================================================================================

====================================================================================================

Startpoint  : u_jtag_hub/data_ctrl/CLK (GTP_DFF_CE)
Endpoint    : u_jtag_hub/conf_sel[0]/D (GTP_DFF)
Path Group  : DebugCore_JCLK
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.666
  Launch Clock Delay      :  1.666
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       u_GTP_SCANCHAIN_PG/TCK_USER (GTP_SCANCHAIN_E1)
                                   net (fanout=317)      1.666       1.666         drck_o           
                                                                           r       u_jtag_hub/data_ctrl/CLK (GTP_DFF_CE)

                                   tco                   0.325       1.991 r       u_jtag_hub/data_ctrl/Q (GTP_DFF_CE)
                                   net (fanout=12)       0.623       2.614         u_jtag_hub/data_ctrl
                                                                                   u_jtag_hub/N135_1/I4 (GTP_LUT5)
                                   td                    0.263       2.877 r       u_jtag_hub/N135_1/Z (GTP_LUT5)
                                   net (fanout=1)        0.000       2.877         u_jtag_hub/N135  
                                                                           r       u_jtag_hub/conf_sel[0]/D (GTP_DFF)

 Data arrival time                                                   2.877         Logic Levels: 1  
                                                                                   Logic: 0.588ns(48.555%), Route: 0.623ns(51.445%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
                                                         0.000      25.000 f       u_GTP_SCANCHAIN_PG/TCK_USER (GTP_SCANCHAIN_E1)
                                   net (fanout=317)      0.000      25.000         drck_o           
                                                                                   u_jtag_hub/N158/I (GTP_INV)
                                   td                    0.000      25.000 r       u_jtag_hub/N158/Z (GTP_INV)
                                   net (fanout=7)        1.666      26.666         u_jtag_hub/N158  
                                                                           r       u_jtag_hub/conf_sel[0]/CLK (GTP_DFF)
 clock pessimism                                         0.000      26.666                          
 clock uncertainty                                      -0.050      26.616                          

 Setup time                                             -0.032      26.584                          

 Data required time                                                 26.584                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 26.584                          
 Data arrival time                                                  -2.877                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.707                          
====================================================================================================

====================================================================================================

Startpoint  : u_jtag_hub/data_ctrl/CLK (GTP_DFF_CE)
Endpoint    : u_jtag_hub/id_o[4]/D (GTP_DFF)
Path Group  : DebugCore_JCLK
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.666
  Launch Clock Delay      :  1.666
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       u_GTP_SCANCHAIN_PG/TCK_USER (GTP_SCANCHAIN_E1)
                                   net (fanout=317)      1.666       1.666         drck_o           
                                                                           r       u_jtag_hub/data_ctrl/CLK (GTP_DFF_CE)

                                   tco                   0.325       1.991 r       u_jtag_hub/data_ctrl/Q (GTP_DFF_CE)
                                   net (fanout=12)       0.623       2.614         u_jtag_hub/data_ctrl
                                                                                   u_jtag_hub/N159[4]/I1 (GTP_LUT2)
                                   td                    0.184       2.798 f       u_jtag_hub/N159[4]/Z (GTP_LUT2)
                                   net (fanout=1)        0.000       2.798         u_jtag_hub/_N17  
                                                                           f       u_jtag_hub/id_o[4]/D (GTP_DFF)

 Data arrival time                                                   2.798         Logic Levels: 1  
                                                                                   Logic: 0.509ns(44.965%), Route: 0.623ns(55.035%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
                                                         0.000      25.000 f       u_GTP_SCANCHAIN_PG/TCK_USER (GTP_SCANCHAIN_E1)
                                   net (fanout=317)      0.000      25.000         drck_o           
                                                                                   u_jtag_hub/N158/I (GTP_INV)
                                   td                    0.000      25.000 r       u_jtag_hub/N158/Z (GTP_INV)
                                   net (fanout=7)        1.666      26.666         u_jtag_hub/N158  
                                                                           r       u_jtag_hub/id_o[4]/CLK (GTP_DFF)
 clock pessimism                                         0.000      26.666                          
 clock uncertainty                                      -0.050      26.616                          

 Setup time                                             -0.017      26.599                          

 Data required time                                                 26.599                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 26.599                          
 Data arrival time                                                  -2.798                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.801                          
====================================================================================================

====================================================================================================

Startpoint  : u_debug_core_0/u_rd_addr_gen/ram_radr[4]/CLK (GTP_DFF_CE)
Endpoint    : u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data/ADDRB[7] (GTP_DRM9K)
Path Group  : DebugCore_JCLK
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.410  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.076
  Launch Clock Delay      :  1.666
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       u_GTP_SCANCHAIN_PG/TCK_USER (GTP_SCANCHAIN_E1)
                                   net (fanout=317)      1.666       1.666         drck_o           
                                                                           r       u_debug_core_0/u_rd_addr_gen/ram_radr[4]/CLK (GTP_DFF_CE)

                                   tco                   0.325       1.991 r       u_debug_core_0/u_rd_addr_gen/ram_radr[4]/Q (GTP_DFF_CE)
                                   net (fanout=2)        0.851       2.842         u_debug_core_0/ram_radr [4]
                                                                           r       u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data/ADDRB[7] (GTP_DRM9K)

 Data arrival time                                                   2.842         Logic Levels: 0  
                                                                                   Logic: 0.325ns(27.636%), Route: 0.851ns(72.364%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       u_GTP_SCANCHAIN_PG/TCK_USER (GTP_SCANCHAIN_E1)
                                   net (fanout=317)      2.076       2.076         drck_o           
                                                                           r       u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data/CLKB (GTP_DRM9K)
 clock pessimism                                         0.000       2.076                          
 clock uncertainty                                       0.000       2.076                          

 Hold time                                               0.123       2.199                          

 Data required time                                                  2.199                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.199                          
 Data arrival time                                                  -2.842                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.643                          
====================================================================================================

====================================================================================================

Startpoint  : u_debug_core_0/u_rd_addr_gen/ram_radr[2]/CLK (GTP_DFF_CE)
Endpoint    : u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data/ADDRB[5] (GTP_DRM9K)
Path Group  : DebugCore_JCLK
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.410  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.076
  Launch Clock Delay      :  1.666
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       u_GTP_SCANCHAIN_PG/TCK_USER (GTP_SCANCHAIN_E1)
                                   net (fanout=317)      1.666       1.666         drck_o           
                                                                           r       u_debug_core_0/u_rd_addr_gen/ram_radr[2]/CLK (GTP_DFF_CE)

                                   tco                   0.325       1.991 r       u_debug_core_0/u_rd_addr_gen/ram_radr[2]/Q (GTP_DFF_CE)
                                   net (fanout=2)        0.851       2.842         u_debug_core_0/ram_radr [2]
                                                                           r       u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data/ADDRB[5] (GTP_DRM9K)

 Data arrival time                                                   2.842         Logic Levels: 0  
                                                                                   Logic: 0.325ns(27.636%), Route: 0.851ns(72.364%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       u_GTP_SCANCHAIN_PG/TCK_USER (GTP_SCANCHAIN_E1)
                                   net (fanout=317)      2.076       2.076         drck_o           
                                                                           r       u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data/CLKB (GTP_DRM9K)
 clock pessimism                                         0.000       2.076                          
 clock uncertainty                                       0.000       2.076                          

 Hold time                                               0.123       2.199                          

 Data required time                                                  2.199                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.199                          
 Data arrival time                                                  -2.842                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.643                          
====================================================================================================

====================================================================================================

Startpoint  : u_debug_core_0/u_rd_addr_gen/ram_radr[3]/CLK (GTP_DFF_CE)
Endpoint    : u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data/ADDRB[6] (GTP_DRM9K)
Path Group  : DebugCore_JCLK
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.410  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.076
  Launch Clock Delay      :  1.666
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       u_GTP_SCANCHAIN_PG/TCK_USER (GTP_SCANCHAIN_E1)
                                   net (fanout=317)      1.666       1.666         drck_o           
                                                                           r       u_debug_core_0/u_rd_addr_gen/ram_radr[3]/CLK (GTP_DFF_CE)

                                   tco                   0.325       1.991 r       u_debug_core_0/u_rd_addr_gen/ram_radr[3]/Q (GTP_DFF_CE)
                                   net (fanout=2)        0.851       2.842         u_debug_core_0/ram_radr [3]
                                                                           r       u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data/ADDRB[6] (GTP_DRM9K)

 Data arrival time                                                   2.842         Logic Levels: 0  
                                                                                   Logic: 0.325ns(27.636%), Route: 0.851ns(72.364%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       u_GTP_SCANCHAIN_PG/TCK_USER (GTP_SCANCHAIN_E1)
                                   net (fanout=317)      2.076       2.076         drck_o           
                                                                           r       u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data/CLKB (GTP_DRM9K)
 clock pessimism                                         0.000       2.076                          
 clock uncertainty                                       0.000       2.076                          

 Hold time                                               0.123       2.199                          

 Data required time                                                  2.199                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.199                          
 Data arrival time                                                  -2.842                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.643                          
====================================================================================================

====================================================================================================

Startpoint  : u_jtag_hub/conf_sel[1]/CLK (GTP_DFF)
Endpoint    : u_debug_core_1/u_hub_data_decode/conf_id[0]/CE (GTP_DFF_CE)
Path Group  : DebugCore_CAPTURE
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.981  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.685
  Launch Clock Delay      :  1.666
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
                                                         0.000      75.000 f       u_GTP_SCANCHAIN_PG/TCK_USER (GTP_SCANCHAIN_E1)
                                   net (fanout=317)      0.000      75.000         drck_o           
                                                                                   u_jtag_hub/N158/I (GTP_INV)
                                   td                    0.000      75.000 r       u_jtag_hub/N158/Z (GTP_INV)
                                   net (fanout=7)        1.666      76.666         u_jtag_hub/N158  
                                                                           r       u_jtag_hub/conf_sel[1]/CLK (GTP_DFF)

                                   tco                   0.325      76.991 r       u_jtag_hub/conf_sel[1]/Q (GTP_DFF)
                                   net (fanout=6)        0.553      77.544         conf_sel[1]      
                                                                           r       u_debug_core_1/u_hub_data_decode/conf_id[0]/CE (GTP_DFF_CE)

 Data arrival time                                                  77.544         Logic Levels: 0  
                                                                                   Logic: 0.325ns(37.016%), Route: 0.553ns(62.984%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
                                                         0.000     125.000 r       u_GTP_SCANCHAIN_PG/CAPDR (GTP_SCANCHAIN_E1)
                                   net (fanout=22)       0.685     125.685         capt_o           
                                                                           r       u_debug_core_1/u_hub_data_decode/conf_id[0]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000     125.685                          
 clock uncertainty                                      -0.050     125.635                          

 Setup time                                             -0.277     125.358                          

 Data required time                                                125.358                          
----------------------------------------------------------------------------------------------------
 Data required time                                                125.358                          
 Data arrival time                                                 -77.544                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        47.814                          
====================================================================================================

====================================================================================================

Startpoint  : u_jtag_hub/conf_sel[0]/CLK (GTP_DFF)
Endpoint    : u_debug_core_0/u_hub_data_decode/conf_id[0]/CE (GTP_DFF_CE)
Path Group  : DebugCore_CAPTURE
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.981  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.685
  Launch Clock Delay      :  1.666
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
                                                         0.000      75.000 f       u_GTP_SCANCHAIN_PG/TCK_USER (GTP_SCANCHAIN_E1)
                                   net (fanout=317)      0.000      75.000         drck_o           
                                                                                   u_jtag_hub/N158/I (GTP_INV)
                                   td                    0.000      75.000 r       u_jtag_hub/N158/Z (GTP_INV)
                                   net (fanout=7)        1.666      76.666         u_jtag_hub/N158  
                                                                           r       u_jtag_hub/conf_sel[0]/CLK (GTP_DFF)

                                   tco                   0.325      76.991 r       u_jtag_hub/conf_sel[0]/Q (GTP_DFF)
                                   net (fanout=6)        0.553      77.544         conf_sel[0]      
                                                                           r       u_debug_core_0/u_hub_data_decode/conf_id[0]/CE (GTP_DFF_CE)

 Data arrival time                                                  77.544         Logic Levels: 0  
                                                                                   Logic: 0.325ns(37.016%), Route: 0.553ns(62.984%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
                                                         0.000     125.000 r       u_GTP_SCANCHAIN_PG/CAPDR (GTP_SCANCHAIN_E1)
                                   net (fanout=22)       0.685     125.685         capt_o           
                                                                           r       u_debug_core_0/u_hub_data_decode/conf_id[0]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000     125.685                          
 clock uncertainty                                      -0.050     125.635                          

 Setup time                                             -0.277     125.358                          

 Data required time                                                125.358                          
----------------------------------------------------------------------------------------------------
 Data required time                                                125.358                          
 Data arrival time                                                 -77.544                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        47.814                          
====================================================================================================

====================================================================================================

Startpoint  : u_jtag_hub/conf_sel[1]/CLK (GTP_DFF)
Endpoint    : u_debug_core_1/u_hub_data_decode/conf_id[4]/CE (GTP_DFF_CE)
Path Group  : DebugCore_CAPTURE
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.981  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.685
  Launch Clock Delay      :  1.666
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
                                                         0.000      75.000 f       u_GTP_SCANCHAIN_PG/TCK_USER (GTP_SCANCHAIN_E1)
                                   net (fanout=317)      0.000      75.000         drck_o           
                                                                                   u_jtag_hub/N158/I (GTP_INV)
                                   td                    0.000      75.000 r       u_jtag_hub/N158/Z (GTP_INV)
                                   net (fanout=7)        1.666      76.666         u_jtag_hub/N158  
                                                                           r       u_jtag_hub/conf_sel[1]/CLK (GTP_DFF)

                                   tco                   0.325      76.991 r       u_jtag_hub/conf_sel[1]/Q (GTP_DFF)
                                   net (fanout=6)        0.553      77.544         conf_sel[1]      
                                                                           r       u_debug_core_1/u_hub_data_decode/conf_id[4]/CE (GTP_DFF_CE)

 Data arrival time                                                  77.544         Logic Levels: 0  
                                                                                   Logic: 0.325ns(37.016%), Route: 0.553ns(62.984%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
                                                         0.000     125.000 r       u_GTP_SCANCHAIN_PG/CAPDR (GTP_SCANCHAIN_E1)
                                   net (fanout=22)       0.685     125.685         capt_o           
                                                                           r       u_debug_core_1/u_hub_data_decode/conf_id[4]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000     125.685                          
 clock uncertainty                                      -0.050     125.635                          

 Setup time                                             -0.277     125.358                          

 Data required time                                                125.358                          
----------------------------------------------------------------------------------------------------
 Data required time                                                125.358                          
 Data arrival time                                                 -77.544                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        47.814                          
====================================================================================================

====================================================================================================

Startpoint  : u_jtag_hub/id_o[0]/CLK (GTP_DFF)
Endpoint    : u_debug_core_0/u_hub_data_decode/conf_id_ini[0]/D (GTP_DFF_C)
Path Group  : DebugCore_CAPTURE
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -0.981  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.685
  Launch Clock Delay      :  1.666
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
                                                         0.000     125.000 f       u_GTP_SCANCHAIN_PG/TCK_USER (GTP_SCANCHAIN_E1)
                                   net (fanout=317)      0.000     125.000         drck_o           
                                                                                   u_jtag_hub/N158/I (GTP_INV)
                                   td                    0.000     125.000 r       u_jtag_hub/N158/Z (GTP_INV)
                                   net (fanout=7)        1.666     126.666         u_jtag_hub/N158  
                                                                           r       u_jtag_hub/id_o[0]/CLK (GTP_DFF)

                                   tco                   0.317     126.983 f       u_jtag_hub/id_o[0]/Q (GTP_DFF)
                                   net (fanout=4)        0.511     127.494         id_o[0]          
                                                                           f       u_debug_core_0/u_hub_data_decode/conf_id_ini[0]/D (GTP_DFF_C)

 Data arrival time                                                 127.494         Logic Levels: 0  
                                                                                   Logic: 0.317ns(38.285%), Route: 0.511ns(61.715%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
                                                         0.000     125.000 r       u_GTP_SCANCHAIN_PG/CAPDR (GTP_SCANCHAIN_E1)
                                   net (fanout=22)       0.685     125.685         capt_o           
                                                                           r       u_debug_core_0/u_hub_data_decode/conf_id_ini[0]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000     125.685                          
 clock uncertainty                                       0.050     125.735                          

 Hold time                                               0.033     125.768                          

 Data required time                                                125.768                          
----------------------------------------------------------------------------------------------------
 Data required time                                                125.768                          
 Data arrival time                                                -127.494                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.726                          
====================================================================================================

====================================================================================================

Startpoint  : u_jtag_hub/id_o[4]/CLK (GTP_DFF)
Endpoint    : u_debug_core_1/u_hub_data_decode/conf_id_ini[4]/D (GTP_DFF_C)
Path Group  : DebugCore_CAPTURE
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -0.981  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.685
  Launch Clock Delay      :  1.666
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
                                                         0.000     125.000 f       u_GTP_SCANCHAIN_PG/TCK_USER (GTP_SCANCHAIN_E1)
                                   net (fanout=317)      0.000     125.000         drck_o           
                                                                                   u_jtag_hub/N158/I (GTP_INV)
                                   td                    0.000     125.000 r       u_jtag_hub/N158/Z (GTP_INV)
                                   net (fanout=7)        1.666     126.666         u_jtag_hub/N158  
                                                                           r       u_jtag_hub/id_o[4]/CLK (GTP_DFF)

                                   tco                   0.317     126.983 f       u_jtag_hub/id_o[4]/Q (GTP_DFF)
                                   net (fanout=4)        0.511     127.494         id_o[4]          
                                                                           f       u_debug_core_1/u_hub_data_decode/conf_id_ini[4]/D (GTP_DFF_C)

 Data arrival time                                                 127.494         Logic Levels: 0  
                                                                                   Logic: 0.317ns(38.285%), Route: 0.511ns(61.715%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
                                                         0.000     125.000 r       u_GTP_SCANCHAIN_PG/CAPDR (GTP_SCANCHAIN_E1)
                                   net (fanout=22)       0.685     125.685         capt_o           
                                                                           r       u_debug_core_1/u_hub_data_decode/conf_id_ini[4]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000     125.685                          
 clock uncertainty                                       0.050     125.735                          

 Hold time                                               0.033     125.768                          

 Data required time                                                125.768                          
----------------------------------------------------------------------------------------------------
 Data required time                                                125.768                          
 Data arrival time                                                -127.494                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.726                          
====================================================================================================

====================================================================================================

Startpoint  : u_jtag_hub/id_o[0]/CLK (GTP_DFF)
Endpoint    : u_debug_core_0/u_hub_data_decode/conf_id[0]/D (GTP_DFF_CE)
Path Group  : DebugCore_CAPTURE
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -0.981  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.685
  Launch Clock Delay      :  1.666
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
                                                         0.000     125.000 f       u_GTP_SCANCHAIN_PG/TCK_USER (GTP_SCANCHAIN_E1)
                                   net (fanout=317)      0.000     125.000         drck_o           
                                                                                   u_jtag_hub/N158/I (GTP_INV)
                                   td                    0.000     125.000 r       u_jtag_hub/N158/Z (GTP_INV)
                                   net (fanout=7)        1.666     126.666         u_jtag_hub/N158  
                                                                           r       u_jtag_hub/id_o[0]/CLK (GTP_DFF)

                                   tco                   0.317     126.983 f       u_jtag_hub/id_o[0]/Q (GTP_DFF)
                                   net (fanout=4)        0.511     127.494         id_o[0]          
                                                                           f       u_debug_core_0/u_hub_data_decode/conf_id[0]/D (GTP_DFF_CE)

 Data arrival time                                                 127.494         Logic Levels: 0  
                                                                                   Logic: 0.317ns(38.285%), Route: 0.511ns(61.715%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
                                                         0.000     125.000 r       u_GTP_SCANCHAIN_PG/CAPDR (GTP_SCANCHAIN_E1)
                                   net (fanout=22)       0.685     125.685         capt_o           
                                                                           r       u_debug_core_0/u_hub_data_decode/conf_id[0]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000     125.685                          
 clock uncertainty                                       0.050     125.735                          

 Hold time                                               0.033     125.768                          

 Data required time                                                125.768                          
----------------------------------------------------------------------------------------------------
 Data required time                                                125.768                          
 Data arrival time                                                -127.494                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.726                          
====================================================================================================

====================================================================================================

Startpoint  : fla0_rstn (port)
Endpoint    : u_debug_core_0/u_hub_data_decode/start/C (GTP_DFF_C)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 fla0_rstn                                               0.000       0.000 r       fla0_rstn (port) 
                                   net (fanout=2)        0.000       0.000         fla0_rstn        
                                                                                   u_debug_core_0/u_hub_data_decode/N0/I (GTP_INV)
                                   td                    0.000       0.000 f       u_debug_core_0/u_hub_data_decode/N0/Z (GTP_INV)
                                   net (fanout=96)       1.008       1.008         u_debug_core_0/u_rd_addr_gen/N3
                                                                           f       u_debug_core_0/u_hub_data_decode/start/C (GTP_DFF_C)

 Data arrival time                                                   1.008         Logic Levels: 1  
                                                                                   Logic: 0.000ns(0.000%), Route: 1.008ns(100.000%)
====================================================================================================

====================================================================================================

Startpoint  : fla1_rstn (port)
Endpoint    : u_debug_core_1/u_hub_data_decode/start/C (GTP_DFF_C)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 fla1_rstn                                               0.000       0.000 r       fla1_rstn (port) 
                                   net (fanout=2)        0.000       0.000         fla1_rstn        
                                                                                   u_debug_core_1/u_hub_data_decode/N0/I (GTP_INV)
                                   td                    0.000       0.000 f       u_debug_core_1/u_hub_data_decode/N0/Z (GTP_INV)
                                   net (fanout=96)       1.008       1.008         u_debug_core_1/u_rd_addr_gen/N3
                                                                           f       u_debug_core_1/u_hub_data_decode/start/C (GTP_DFF_C)

 Data arrival time                                                   1.008         Logic Levels: 1  
                                                                                   Logic: 0.000ns(0.000%), Route: 1.008ns(100.000%)
====================================================================================================

====================================================================================================

Startpoint  : fla1_rstn (port)
Endpoint    : u_debug_core_1/u_rd_addr_gen/tdo_mux_d2/C (GTP_DFF_C)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 fla1_rstn                                               0.000       0.000 r       fla1_rstn (port) 
                                   net (fanout=2)        0.000       0.000         fla1_rstn        
                                                                                   u_debug_core_1/u_hub_data_decode/N0/I (GTP_INV)
                                   td                    0.000       0.000 f       u_debug_core_1/u_hub_data_decode/N0/Z (GTP_INV)
                                   net (fanout=96)       1.008       1.008         u_debug_core_1/u_rd_addr_gen/N3
                                                                           f       u_debug_core_1/u_rd_addr_gen/tdo_mux_d2/C (GTP_DFF_C)

 Data arrival time                                                   1.008         Logic Levels: 1  
                                                                                   Logic: 0.000ns(0.000%), Route: 1.008ns(100.000%)
====================================================================================================

====================================================================================================

Startpoint  : fla0_rstn (port)
Endpoint    : u_debug_core_0/u_hub_data_decode/start/C (GTP_DFF_C)
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 fla0_rstn                                               0.000       0.000 r       fla0_rstn (port) 
                                   net (fanout=2)        0.000       0.000         fla0_rstn        
                                                                                   u_debug_core_0/u_hub_data_decode/N0/I (GTP_INV)
                                   td                    0.000       0.000 f       u_debug_core_0/u_hub_data_decode/N0/Z (GTP_INV)
                                   net (fanout=96)       1.008       1.008         u_debug_core_0/u_rd_addr_gen/N3
                                                                           f       u_debug_core_0/u_hub_data_decode/start/C (GTP_DFF_C)

 Data arrival time                                                   1.008         Logic Levels: 1  
                                                                                   Logic: 0.000ns(0.000%), Route: 1.008ns(100.000%)
====================================================================================================

====================================================================================================

Startpoint  : fla1_rstn (port)
Endpoint    : u_debug_core_1/u_hub_data_decode/start/C (GTP_DFF_C)
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 fla1_rstn                                               0.000       0.000 r       fla1_rstn (port) 
                                   net (fanout=2)        0.000       0.000         fla1_rstn        
                                                                                   u_debug_core_1/u_hub_data_decode/N0/I (GTP_INV)
                                   td                    0.000       0.000 f       u_debug_core_1/u_hub_data_decode/N0/Z (GTP_INV)
                                   net (fanout=96)       1.008       1.008         u_debug_core_1/u_rd_addr_gen/N3
                                                                           f       u_debug_core_1/u_hub_data_decode/start/C (GTP_DFF_C)

 Data arrival time                                                   1.008         Logic Levels: 1  
                                                                                   Logic: 0.000ns(0.000%), Route: 1.008ns(100.000%)
====================================================================================================

====================================================================================================

Startpoint  : fla1_rstn (port)
Endpoint    : u_debug_core_1/u_rd_addr_gen/tdo_mux_d2/C (GTP_DFF_C)
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 fla1_rstn                                               0.000       0.000 r       fla1_rstn (port) 
                                   net (fanout=2)        0.000       0.000         fla1_rstn        
                                                                                   u_debug_core_1/u_hub_data_decode/N0/I (GTP_INV)
                                   td                    0.000       0.000 f       u_debug_core_1/u_hub_data_decode/N0/Z (GTP_INV)
                                   net (fanout=96)       1.008       1.008         u_debug_core_1/u_rd_addr_gen/N3
                                                                           f       u_debug_core_1/u_rd_addr_gen/tdo_mux_d2/C (GTP_DFF_C)

 Data arrival time                                                   1.008         Logic Levels: 1  
                                                                                   Logic: 0.000ns(0.000%), Route: 1.008ns(100.000%)
====================================================================================================

====================================================================================================
End dump timing report

0. checking no_clock
--------------------

1. checking virtual_clock
--------------------

2. checking unexpandable_clocks
--------------------

3. checking no_input_delay
--------------------

4. checking no_output_delay
--------------------

5. checking partial_input_delay
--------------------

6. checking partial_output_delay
--------------------

7. checking io_min_max_delay_consistency
--------------------

8. checking input_delay_assigned_to_clock
--------------------

9. checking loops
--------------------

10. checking latches
--------------------
Action synthesize: Real time elapsed is 28.000 sec
Action synthesize: CPU time elapsed is 26.313 sec
Current time: Thu Oct 13 21:02:51 2022
Action synthesize: Peak memory pool usage is 262,139,904 bytes
