

================================================================
== Vitis HLS Report for 'MVAU_hls_3'
================================================================
* Date:           Fri Nov  8 14:17:12 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        project_MVAU_hls_3
* Solution:       sol1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  8.173 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   302859|   302859|  3.029 ms|  3.029 ms|  302860|  302860|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------------------+-------------------------------------+---------+---------+----------+----------+--------+--------+---------+
        |                                               |                                     |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
        |                    Instance                   |                Module               |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
        +-----------------------------------------------+-------------------------------------+---------+---------+----------+----------+--------+--------+---------+
        |grp_Matrix_Vector_Activate_Stream_Batch_fu_86  |Matrix_Vector_Activate_Stream_Batch  |   302856|   302856|  3.029 ms|  3.029 ms|  302856|  302856|       no|
        +-----------------------------------------------+-------------------------------------+---------+---------+----------+----------+--------+--------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|      2|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        0|   24|    2786|   2021|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     43|    -|
|Register         |        -|    -|       5|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|   24|    2791|   2066|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|   10|       2|      3|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------------------+-------------------------------------+---------+----+------+------+-----+
    |                    Instance                   |                Module               | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +-----------------------------------------------+-------------------------------------+---------+----+------+------+-----+
    |grp_Matrix_Vector_Activate_Stream_Batch_fu_86  |Matrix_Vector_Activate_Stream_Batch  |        0|  24|  2786|  2021|    0|
    +-----------------------------------------------+-------------------------------------+---------+----+------+------+-----+
    |Total                                          |                                     |        0|  24|  2786|  2021|    0|
    +-----------------------------------------------+-------------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------------------------------+----------+----+---+----+------------+------------+
    |                        Variable Name                       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------------------------------+----------+----+---+----+------------+------------+
    |grp_Matrix_Vector_Activate_Stream_Batch_fu_86_out_V_TREADY  |       and|   0|  0|   2|           1|           1|
    +------------------------------------------------------------+----------+----+---+----+------------+------------+
    |Total                                                       |          |   0|  0|   2|           1|           1|
    +------------------------------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------+----+-----------+-----+-----------+
    |              Name             | LUT| Input Size| Bits| Total Bits|
    +-------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                      |  25|          5|    1|          5|
    |in0_V_TREADY_int_regslice      |   9|          2|    1|          2|
    |weights_V_TREADY_int_regslice  |   9|          2|    1|          2|
    +-------------------------------+----+-----------+-----+-----------+
    |Total                          |  43|          9|    3|          9|
    +-------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------------------+---+----+-----+-----------+
    |                            Name                            | FF| LUT| Bits| Const Bits|
    +------------------------------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                                                   |  4|   0|    4|          0|
    |grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg  |  1|   0|    1|          0|
    +------------------------------------------------------------+---+----+-----+-----------+
    |Total                                                       |  5|   0|    5|          0|
    +------------------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+--------------+--------------+--------------+
|     RTL Ports    | Dir | Bits|   Protocol   | Source Object|    C Type    |
+------------------+-----+-----+--------------+--------------+--------------+
|ap_clk            |   in|    1|  ap_ctrl_none|    MVAU_hls_3|  return value|
|ap_rst_n          |   in|    1|  ap_ctrl_none|    MVAU_hls_3|  return value|
|in0_V_TDATA       |   in|   32|          axis|         in0_V|       pointer|
|in0_V_TVALID      |   in|    1|          axis|         in0_V|       pointer|
|in0_V_TREADY      |  out|    1|          axis|         in0_V|       pointer|
|weights_V_TDATA   |   in|  288|          axis|     weights_V|       pointer|
|weights_V_TVALID  |   in|    1|          axis|     weights_V|       pointer|
|weights_V_TREADY  |  out|    1|          axis|     weights_V|       pointer|
|out_V_TDATA       |  out|   16|          axis|         out_V|       pointer|
|out_V_TVALID      |  out|    1|          axis|         out_V|       pointer|
|out_V_TREADY      |   in|    1|          axis|         out_V|       pointer|
+------------------+-----+-----+--------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.58>
ST_2 : Operation 5 [2/2] (1.58ns)   --->   "%call_ln37 = call void @Matrix_Vector_Activate_Stream_Batch, i32 %in0_V, i16 %out_V, i288 %weights_V, i11 %p_ZL7threshs_0_0, i12 %p_ZL7threshs_0_1, i12 %p_ZL7threshs_0_2, i12 %p_ZL7threshs_0_3, i12 %p_ZL7threshs_0_4, i12 %p_ZL7threshs_0_5, i13 %p_ZL7threshs_0_6, i12 %p_ZL7threshs_1_0, i12 %p_ZL7threshs_1_1, i11 %p_ZL7threshs_1_2, i12 %p_ZL7threshs_1_3, i12 %p_ZL7threshs_1_4, i12 %p_ZL7threshs_1_5, i12 %p_ZL7threshs_1_6, i13 %p_ZL7threshs_2_0, i12 %p_ZL7threshs_2_1, i12 %p_ZL7threshs_2_2, i12 %p_ZL7threshs_2_3, i13 %p_ZL7threshs_2_4, i13 %p_ZL7threshs_2_5, i13 %p_ZL7threshs_2_6, i12 %p_ZL7threshs_3_0, i12 %p_ZL7threshs_3_1, i12 %p_ZL7threshs_3_2, i12 %p_ZL7threshs_3_3, i12 %p_ZL7threshs_3_4, i12 %p_ZL7threshs_3_5, i13 %p_ZL7threshs_3_6" [/tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_3_5vl2hbpw/top_MVAU_hls_3.cpp:37]   --->   Operation 5 'call' 'call_ln37' <Predicate = true> <Delay = 1.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 8.17>
ST_3 : Operation 6 [1/2] (8.17ns)   --->   "%call_ln37 = call void @Matrix_Vector_Activate_Stream_Batch, i32 %in0_V, i16 %out_V, i288 %weights_V, i11 %p_ZL7threshs_0_0, i12 %p_ZL7threshs_0_1, i12 %p_ZL7threshs_0_2, i12 %p_ZL7threshs_0_3, i12 %p_ZL7threshs_0_4, i12 %p_ZL7threshs_0_5, i13 %p_ZL7threshs_0_6, i12 %p_ZL7threshs_1_0, i12 %p_ZL7threshs_1_1, i11 %p_ZL7threshs_1_2, i12 %p_ZL7threshs_1_3, i12 %p_ZL7threshs_1_4, i12 %p_ZL7threshs_1_5, i12 %p_ZL7threshs_1_6, i13 %p_ZL7threshs_2_0, i12 %p_ZL7threshs_2_1, i12 %p_ZL7threshs_2_2, i12 %p_ZL7threshs_2_3, i13 %p_ZL7threshs_2_4, i13 %p_ZL7threshs_2_5, i13 %p_ZL7threshs_2_6, i12 %p_ZL7threshs_3_0, i12 %p_ZL7threshs_3_1, i12 %p_ZL7threshs_3_2, i12 %p_ZL7threshs_3_3, i12 %p_ZL7threshs_3_4, i12 %p_ZL7threshs_3_5, i13 %p_ZL7threshs_3_6" [/tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_3_5vl2hbpw/top_MVAU_hls_3.cpp:37]   --->   Operation 6 'call' 'call_ln37' <Predicate = true> <Delay = 8.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 7 [1/1] (0.00ns)   --->   "%spectopmodule_ln25 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_2" [/tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_3_5vl2hbpw/top_MVAU_hls_3.cpp:25]   --->   Operation 7 'spectopmodule' 'spectopmodule_ln25' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln25 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0" [/tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_3_5vl2hbpw/top_MVAU_hls_3.cpp:25]   --->   Operation 8 'specinterface' 'specinterface_ln25' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %in0_V, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 10 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %in0_V"   --->   Operation 10 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i288 %weights_V, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 12 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i288 %weights_V"   --->   Operation 12 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_V, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 14 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %out_V"   --->   Operation 14 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 15 [1/1] (0.00ns)   --->   "%ret_ln39 = ret" [/tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_3_5vl2hbpw/top_MVAU_hls_3.cpp:39]   --->   Operation 15 'ret' 'ret_ln39' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_none:ce=0
Port [ in0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ weights_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ out_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ p_ZL7threshs_0_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ p_ZL7threshs_0_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ p_ZL7threshs_0_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ p_ZL7threshs_0_3]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ p_ZL7threshs_0_4]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ p_ZL7threshs_0_5]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ p_ZL7threshs_0_6]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ p_ZL7threshs_1_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ p_ZL7threshs_1_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ p_ZL7threshs_1_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ p_ZL7threshs_1_3]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ p_ZL7threshs_1_4]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ p_ZL7threshs_1_5]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ p_ZL7threshs_1_6]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ p_ZL7threshs_2_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ p_ZL7threshs_2_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ p_ZL7threshs_2_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ p_ZL7threshs_2_3]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ p_ZL7threshs_2_4]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ p_ZL7threshs_2_5]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ p_ZL7threshs_2_6]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ p_ZL7threshs_3_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ p_ZL7threshs_3_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ p_ZL7threshs_3_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ p_ZL7threshs_3_3]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ p_ZL7threshs_3_4]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ p_ZL7threshs_3_5]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ p_ZL7threshs_3_6]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
call_ln37          (call         ) [ 00000]
spectopmodule_ln25 (spectopmodule) [ 00000]
specinterface_ln25 (specinterface) [ 00000]
specinterface_ln0  (specinterface) [ 00000]
specbitsmap_ln0    (specbitsmap  ) [ 00000]
specinterface_ln0  (specinterface) [ 00000]
specbitsmap_ln0    (specbitsmap  ) [ 00000]
specinterface_ln0  (specinterface) [ 00000]
specbitsmap_ln0    (specbitsmap  ) [ 00000]
ret_ln39           (ret          ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in0_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in0_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="weights_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="out_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="p_ZL7threshs_0_0">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL7threshs_0_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="p_ZL7threshs_0_1">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL7threshs_0_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="p_ZL7threshs_0_2">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL7threshs_0_2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="p_ZL7threshs_0_3">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL7threshs_0_3"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="p_ZL7threshs_0_4">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL7threshs_0_4"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="p_ZL7threshs_0_5">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL7threshs_0_5"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="p_ZL7threshs_0_6">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL7threshs_0_6"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="p_ZL7threshs_1_0">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL7threshs_1_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="p_ZL7threshs_1_1">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL7threshs_1_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="p_ZL7threshs_1_2">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL7threshs_1_2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="p_ZL7threshs_1_3">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL7threshs_1_3"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="p_ZL7threshs_1_4">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL7threshs_1_4"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="p_ZL7threshs_1_5">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL7threshs_1_5"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="p_ZL7threshs_1_6">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL7threshs_1_6"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="p_ZL7threshs_2_0">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL7threshs_2_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="p_ZL7threshs_2_1">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL7threshs_2_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="p_ZL7threshs_2_2">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL7threshs_2_2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="p_ZL7threshs_2_3">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL7threshs_2_3"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="p_ZL7threshs_2_4">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL7threshs_2_4"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="p_ZL7threshs_2_5">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL7threshs_2_5"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="p_ZL7threshs_2_6">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL7threshs_2_6"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="p_ZL7threshs_3_0">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL7threshs_3_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="p_ZL7threshs_3_1">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL7threshs_3_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="p_ZL7threshs_3_2">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL7threshs_3_2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="p_ZL7threshs_3_3">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL7threshs_3_3"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="p_ZL7threshs_3_4">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL7threshs_3_4"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="p_ZL7threshs_3_5">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL7threshs_3_5"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="60" class="1000" name="p_ZL7threshs_3_6">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL7threshs_3_6"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Matrix_Vector_Activate_Stream_Batch"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="86" class="1004" name="grp_Matrix_Vector_Activate_Stream_Batch_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="0" slack="0"/>
<pin id="88" dir="0" index="1" bw="32" slack="0"/>
<pin id="89" dir="0" index="2" bw="16" slack="0"/>
<pin id="90" dir="0" index="3" bw="288" slack="0"/>
<pin id="91" dir="0" index="4" bw="11" slack="0"/>
<pin id="92" dir="0" index="5" bw="12" slack="0"/>
<pin id="93" dir="0" index="6" bw="12" slack="0"/>
<pin id="94" dir="0" index="7" bw="12" slack="0"/>
<pin id="95" dir="0" index="8" bw="12" slack="0"/>
<pin id="96" dir="0" index="9" bw="12" slack="0"/>
<pin id="97" dir="0" index="10" bw="13" slack="0"/>
<pin id="98" dir="0" index="11" bw="12" slack="0"/>
<pin id="99" dir="0" index="12" bw="12" slack="0"/>
<pin id="100" dir="0" index="13" bw="11" slack="0"/>
<pin id="101" dir="0" index="14" bw="12" slack="0"/>
<pin id="102" dir="0" index="15" bw="12" slack="0"/>
<pin id="103" dir="0" index="16" bw="12" slack="0"/>
<pin id="104" dir="0" index="17" bw="12" slack="0"/>
<pin id="105" dir="0" index="18" bw="13" slack="0"/>
<pin id="106" dir="0" index="19" bw="12" slack="0"/>
<pin id="107" dir="0" index="20" bw="12" slack="0"/>
<pin id="108" dir="0" index="21" bw="12" slack="0"/>
<pin id="109" dir="0" index="22" bw="13" slack="0"/>
<pin id="110" dir="0" index="23" bw="13" slack="0"/>
<pin id="111" dir="0" index="24" bw="13" slack="0"/>
<pin id="112" dir="0" index="25" bw="12" slack="0"/>
<pin id="113" dir="0" index="26" bw="12" slack="0"/>
<pin id="114" dir="0" index="27" bw="12" slack="0"/>
<pin id="115" dir="0" index="28" bw="12" slack="0"/>
<pin id="116" dir="0" index="29" bw="12" slack="0"/>
<pin id="117" dir="0" index="30" bw="12" slack="0"/>
<pin id="118" dir="0" index="31" bw="13" slack="0"/>
<pin id="119" dir="1" index="32" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln37/2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="120"><net_src comp="62" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="121"><net_src comp="0" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="122"><net_src comp="4" pin="0"/><net_sink comp="86" pin=2"/></net>

<net id="123"><net_src comp="2" pin="0"/><net_sink comp="86" pin=3"/></net>

<net id="124"><net_src comp="6" pin="0"/><net_sink comp="86" pin=4"/></net>

<net id="125"><net_src comp="8" pin="0"/><net_sink comp="86" pin=5"/></net>

<net id="126"><net_src comp="10" pin="0"/><net_sink comp="86" pin=6"/></net>

<net id="127"><net_src comp="12" pin="0"/><net_sink comp="86" pin=7"/></net>

<net id="128"><net_src comp="14" pin="0"/><net_sink comp="86" pin=8"/></net>

<net id="129"><net_src comp="16" pin="0"/><net_sink comp="86" pin=9"/></net>

<net id="130"><net_src comp="18" pin="0"/><net_sink comp="86" pin=10"/></net>

<net id="131"><net_src comp="20" pin="0"/><net_sink comp="86" pin=11"/></net>

<net id="132"><net_src comp="22" pin="0"/><net_sink comp="86" pin=12"/></net>

<net id="133"><net_src comp="24" pin="0"/><net_sink comp="86" pin=13"/></net>

<net id="134"><net_src comp="26" pin="0"/><net_sink comp="86" pin=14"/></net>

<net id="135"><net_src comp="28" pin="0"/><net_sink comp="86" pin=15"/></net>

<net id="136"><net_src comp="30" pin="0"/><net_sink comp="86" pin=16"/></net>

<net id="137"><net_src comp="32" pin="0"/><net_sink comp="86" pin=17"/></net>

<net id="138"><net_src comp="34" pin="0"/><net_sink comp="86" pin=18"/></net>

<net id="139"><net_src comp="36" pin="0"/><net_sink comp="86" pin=19"/></net>

<net id="140"><net_src comp="38" pin="0"/><net_sink comp="86" pin=20"/></net>

<net id="141"><net_src comp="40" pin="0"/><net_sink comp="86" pin=21"/></net>

<net id="142"><net_src comp="42" pin="0"/><net_sink comp="86" pin=22"/></net>

<net id="143"><net_src comp="44" pin="0"/><net_sink comp="86" pin=23"/></net>

<net id="144"><net_src comp="46" pin="0"/><net_sink comp="86" pin=24"/></net>

<net id="145"><net_src comp="48" pin="0"/><net_sink comp="86" pin=25"/></net>

<net id="146"><net_src comp="50" pin="0"/><net_sink comp="86" pin=26"/></net>

<net id="147"><net_src comp="52" pin="0"/><net_sink comp="86" pin=27"/></net>

<net id="148"><net_src comp="54" pin="0"/><net_sink comp="86" pin=28"/></net>

<net id="149"><net_src comp="56" pin="0"/><net_sink comp="86" pin=29"/></net>

<net id="150"><net_src comp="58" pin="0"/><net_sink comp="86" pin=30"/></net>

<net id="151"><net_src comp="60" pin="0"/><net_sink comp="86" pin=31"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_V | {2 3 }
 - Input state : 
	Port: MVAU_hls_3 : in0_V | {2 3 }
	Port: MVAU_hls_3 : weights_V | {2 3 }
	Port: MVAU_hls_3 : p_ZL7threshs_0_0 | {2 3 }
	Port: MVAU_hls_3 : p_ZL7threshs_0_1 | {2 3 }
	Port: MVAU_hls_3 : p_ZL7threshs_0_2 | {2 3 }
	Port: MVAU_hls_3 : p_ZL7threshs_0_3 | {2 3 }
	Port: MVAU_hls_3 : p_ZL7threshs_0_4 | {2 3 }
	Port: MVAU_hls_3 : p_ZL7threshs_0_5 | {2 3 }
	Port: MVAU_hls_3 : p_ZL7threshs_0_6 | {2 3 }
	Port: MVAU_hls_3 : p_ZL7threshs_1_0 | {2 3 }
	Port: MVAU_hls_3 : p_ZL7threshs_1_1 | {2 3 }
	Port: MVAU_hls_3 : p_ZL7threshs_1_2 | {2 3 }
	Port: MVAU_hls_3 : p_ZL7threshs_1_3 | {2 3 }
	Port: MVAU_hls_3 : p_ZL7threshs_1_4 | {2 3 }
	Port: MVAU_hls_3 : p_ZL7threshs_1_5 | {2 3 }
	Port: MVAU_hls_3 : p_ZL7threshs_1_6 | {2 3 }
	Port: MVAU_hls_3 : p_ZL7threshs_2_0 | {2 3 }
	Port: MVAU_hls_3 : p_ZL7threshs_2_1 | {2 3 }
	Port: MVAU_hls_3 : p_ZL7threshs_2_2 | {2 3 }
	Port: MVAU_hls_3 : p_ZL7threshs_2_3 | {2 3 }
	Port: MVAU_hls_3 : p_ZL7threshs_2_4 | {2 3 }
	Port: MVAU_hls_3 : p_ZL7threshs_2_5 | {2 3 }
	Port: MVAU_hls_3 : p_ZL7threshs_2_6 | {2 3 }
	Port: MVAU_hls_3 : p_ZL7threshs_3_0 | {2 3 }
	Port: MVAU_hls_3 : p_ZL7threshs_3_1 | {2 3 }
	Port: MVAU_hls_3 : p_ZL7threshs_3_2 | {2 3 }
	Port: MVAU_hls_3 : p_ZL7threshs_3_3 | {2 3 }
	Port: MVAU_hls_3 : p_ZL7threshs_3_4 | {2 3 }
	Port: MVAU_hls_3 : p_ZL7threshs_3_5 | {2 3 }
	Port: MVAU_hls_3 : p_ZL7threshs_3_6 | {2 3 }
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------------------------|---------|---------|---------|---------|
| Operation|                Functional Unit                |   DSP   |  Delay  |    FF   |   LUT   |
|----------|-----------------------------------------------|---------|---------|---------|---------|
|   call   | grp_Matrix_Vector_Activate_Stream_Batch_fu_86 |    24   | 123.551 |   2765  |   2459  |
|----------|-----------------------------------------------|---------|---------|---------|---------|
|   Total  |                                               |    24   | 123.551 |   2765  |   2459  |
|----------|-----------------------------------------------|---------|---------|---------|---------|

Memories:
+----------------+--------+--------+--------+
|                |  BRAM  |   FF   |   LUT  |
+----------------+--------+--------+--------+
|p_ZL7threshs_0_0|    0   |   11   |    3   |
|p_ZL7threshs_0_1|    0   |   12   |    3   |
|p_ZL7threshs_0_2|    0   |   12   |    3   |
|p_ZL7threshs_0_3|    0   |   12   |    3   |
|p_ZL7threshs_0_4|    0   |   12   |    3   |
|p_ZL7threshs_0_5|    0   |   12   |    3   |
|p_ZL7threshs_0_6|    0   |   13   |    3   |
|p_ZL7threshs_1_0|    0   |   12   |    3   |
|p_ZL7threshs_1_1|    0   |   12   |    3   |
|p_ZL7threshs_1_2|    0   |   11   |    3   |
|p_ZL7threshs_1_3|    0   |   12   |    3   |
|p_ZL7threshs_1_4|    0   |   12   |    3   |
|p_ZL7threshs_1_5|    0   |   12   |    3   |
|p_ZL7threshs_1_6|    0   |   12   |    3   |
|p_ZL7threshs_2_0|    0   |   13   |    3   |
|p_ZL7threshs_2_1|    0   |   12   |    3   |
|p_ZL7threshs_2_2|    0   |   12   |    3   |
|p_ZL7threshs_2_3|    0   |   12   |    3   |
|p_ZL7threshs_2_4|    0   |   13   |    3   |
|p_ZL7threshs_2_5|    0   |   13   |    3   |
|p_ZL7threshs_2_6|    0   |   13   |    3   |
|p_ZL7threshs_3_0|    0   |   12   |    3   |
|p_ZL7threshs_3_1|    0   |   12   |    3   |
|p_ZL7threshs_3_2|    0   |   12   |    3   |
|p_ZL7threshs_3_3|    0   |   12   |    3   |
|p_ZL7threshs_3_4|    0   |   12   |    3   |
|p_ZL7threshs_3_5|    0   |   12   |    3   |
|p_ZL7threshs_3_6|    0   |   13   |    3   |
+----------------+--------+--------+--------+
|      Total     |    0   |   340  |   84   |
+----------------+--------+--------+--------+

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |   24   |   123  |  2765  |  2459  |
|   Memory  |    0   |    -   |    -   |   340  |   84   |
|Multiplexer|    -   |    -   |    -   |    -   |    -   |
|  Register |    -   |    -   |    -   |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    0   |   24   |   123  |  3105  |  2543  |
+-----------+--------+--------+--------+--------+--------+
