Warning: Derate summary report may not match the output of report_timing without timing derates applied. (UITE-447)
****************************************
Report : timing
	-path_type full_clock_expanded
	-delay_type max
	-input_pins
	-nets
	-nworst 5
	-slack_lesser_than 10.0000
	-max_paths 10000
	-unique_pins
	-transition_time
	-capacitance
	-crosstalk_delta
	-derate
	-sort_by slack
	-include_hierarchical_pins
Design : user_project_wrapper
Version: T-2022.03-SP3
Date   : Sun Dec 11 06:23:08 2022
****************************************


  Startpoint: mprj/o_FF[45]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[13]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2370   1.0500   0.0000   0.1260 &   0.1260 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   1.0500            3.3357 &   3.4617 r
  mprj/clk (net)                                       826   2.9126 
  mprj/o_FF[45]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.7995   1.0500   0.0000   0.7299 &   4.1915 r
  mprj/o_FF[45]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2211   1.0500            1.1069 &   5.2985 r
  mprj/o_q[45] (net)                                     2   0.0096 
  mprj/o_dly[45]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.2211   1.0500   0.0000   0.0001 &   5.2986 r
  mprj/o_dly[45]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.1622   1.0500            2.3340 &   7.6326 r
  mprj/o_q_dly[45] (net)                                 1   0.0047 
  mprj/o_BUF[45]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.1622   1.0500   0.0000   0.0001 &   7.6326 r
  mprj/o_BUF[45]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            8.5356   1.0500            5.0554 &  12.6880 r
  mprj/la_data_out[13] (net)                             1   0.5015 
  mprj/la_data_out[13] (user_proj_example)                                     0.0000   1.0500            0.0000 &  12.6880 r
  la_data_out[13] (net) 
  la_data_out[13] (out)                                              10.9866   8.5478   1.0500   6.0175   6.5239 &  19.2119 r
  data arrival time                                                                                                 19.2119

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -19.2119
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -11.3119

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.9149 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.9149 

  slack (with derating applied) (VIOLATED)                                                              -11.3119 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -10.3971 



  Startpoint: mprj/o_FF[49]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[17]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2370   1.0500   0.0000   0.1260 &   0.1260 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   1.0500            3.3357 &   3.4617 r
  mprj/clk (net)                                       826   2.9126 
  mprj/o_FF[49]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.7989   1.0500   0.0000   0.7308 &   4.1925 r
  mprj/o_FF[49]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1530   1.0500            1.0609 &   5.2534 r
  mprj/o_q[49] (net)                                     1   0.0051 
  mprj/o_dly[49]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.1530   1.0500   0.0000   0.0001 &   5.2535 r
  mprj/o_dly[49]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.1747   1.0500            2.3348 &   7.5883 r
  mprj/o_q_dly[49] (net)                                 1   0.0055 
  mprj/o_BUF[49]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.1747   1.0500   0.0000   0.0000 &   7.5884 r
  mprj/o_BUF[49]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            8.3168   1.0500            4.9388 &  12.5272 r
  mprj/la_data_out[17] (net)                             1   0.4890 
  mprj/la_data_out[17] (user_proj_example)                                     0.0000   1.0500            0.0000 &  12.5272 r
  la_data_out[17] (net) 
  la_data_out[17] (out)                                              10.7034   8.3275   1.0500   5.8839   6.3682 &  18.8954 r
  data arrival time                                                                                                 18.8954

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -18.8954
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -10.9954

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.8998 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.8998 

  slack (with derating applied) (VIOLATED)                                                              -10.9954 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -10.0956 



  Startpoint: mprj/o_FF[47]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[15]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2370   1.0500   0.0000   0.1260 &   0.1260 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   1.0500            3.3357 &   3.4617 r
  mprj/clk (net)                                       826   2.9126 
  mprj/o_FF[47]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.7992   1.0500   0.0000   0.7304 &   4.1921 r
  mprj/o_FF[47]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2576   1.0500            1.1295 &   5.3216 r
  mprj/o_q[47] (net)                                     2   0.0120 
  mprj/o_dly[47]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0165   0.2576   1.0500   0.0065   0.0070 &   5.3287 r
  mprj/o_dly[47]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.3163   1.0500            2.4427 &   7.7714 r
  mprj/o_q_dly[47] (net)                                 2   0.0148 
  mprj/o_BUF[47]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.3163   1.0500   0.0000   0.0002 &   7.7716 r
  mprj/o_BUF[47]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            8.1803   1.0500            4.8624 &  12.6341 r
  mprj/la_data_out[15] (net)                             1   0.4797 
  mprj/la_data_out[15] (user_proj_example)                                     0.0000   1.0500            0.0000 &  12.6341 r
  la_data_out[15] (net) 
  la_data_out[15] (out)                                              10.5277   8.1908   1.0500   5.7707   6.2473 &  18.8813 r
  data arrival time                                                                                                 18.8813

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -18.8813
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -10.9813

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.8991 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.8991 

  slack (with derating applied) (VIOLATED)                                                              -10.9813 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -10.0822 



  Startpoint: mprj/o_FF[48]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[16]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2370   1.0500   0.0000   0.1260 &   0.1260 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   1.0500            3.3357 &   3.4617 r
  mprj/clk (net)                                       826   2.9126 
  mprj/o_FF[48]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.7991   1.0500   0.0000   0.7305 &   4.1922 r
  mprj/o_FF[48]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1889   1.0500            1.0860 &   5.2782 r
  mprj/o_q[48] (net)                                     1   0.0075 
  mprj/o_dly[48]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.1889   1.0500   0.0000   0.0001 &   5.2783 r
  mprj/o_dly[48]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.3624   1.0500            2.4647 &   7.7430 r
  mprj/o_q_dly[48] (net)                                 2   0.0178 
  mprj/o_BUF[48]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0185   0.3624   1.0500   0.0075   0.0082 &   7.7511 r
  mprj/o_BUF[48]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            8.1238   1.0500            4.8364 &  12.5876 r
  mprj/la_data_out[16] (net)                             1   0.4765 
  mprj/la_data_out[16] (user_proj_example)                                     0.0000   1.0500            0.0000 &  12.5876 r
  la_data_out[16] (net) 
  la_data_out[16] (out)                                              10.4549   8.1342   1.0500   5.7473   6.2193 &  18.8069 r
  data arrival time                                                                                                 18.8069

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -18.8069
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -10.9069

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.8956 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.8956 

  slack (with derating applied) (VIOLATED)                                                              -10.9069 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -10.0114 



  Startpoint: mprj/o_FF[138]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[1] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2370   1.0500   0.0000   0.1260 &   0.1260 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   1.0500            3.3357 &   3.4617 r
  mprj/clk (net)                                       826   2.9126 
  mprj/o_FF[138]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.7991   1.0500   0.0000   0.6934 &   4.1551 r
  mprj/o_FF[138]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.2289   1.0500            1.1117 &   5.2668 r
  mprj/o_q[138] (net)                                    2   0.0101 
  mprj/o_dly[138]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.2289   1.0500   0.0000   0.0001 &   5.2670 r
  mprj/o_dly[138]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.1519   1.0500            2.3274 &   7.5944 r
  mprj/o_q_dly[138] (net)                                1   0.0040 
  mprj/o_BUF[138]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.1519   1.0500   0.0000   0.0001 &   7.5944 r
  mprj/o_BUF[138]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                          10.2524   1.0500            5.9264 &  13.5209 r
  mprj/io_oeb[1] (net)                                   1   0.6034 
  mprj/io_oeb[1] (user_proj_example)                                           0.0000   1.0500            0.0000 &  13.5209 r
  io_oeb[1] (net) 
  io_oeb[1] (out)                                                    10.5593  10.2868   1.0500   4.4327   5.0689 &  18.5898 r
  data arrival time                                                                                                 18.5898

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -18.5898
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -10.6898

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.8852 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.8852 

  slack (with derating applied) (VIOLATED)                                                              -10.6898 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -9.8045 



  Startpoint: mprj/o_FF[99]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[0] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2370   1.0500   0.0000   0.1260 &   0.1260 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   1.0500            3.3357 &   3.4617 r
  mprj/clk (net)                                       826   2.9126 
  mprj/o_FF[99]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.7991   1.0500   0.0000   0.6931 &   4.1548 r
  mprj/o_FF[99]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2589   1.0500            1.1303 &   5.2851 r
  mprj/o_q[99] (net)                                     2   0.0120 
  mprj/o_dly[99]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.2589   1.0500   0.0000   0.0002 &   5.2853 r
  mprj/o_dly[99]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.1690   1.0500            2.3434 &   7.6288 r
  mprj/o_q_dly[99] (net)                                 1   0.0051 
  mprj/o_BUF[99]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.1690   1.0500   0.0000   0.0001 &   7.6288 r
  mprj/o_BUF[99]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            9.1175   1.0500            5.2310 &  12.8599 r
  mprj/io_out[0] (net)                                   1   0.5340 
  mprj/io_out[0] (user_proj_example)                                           0.0000   1.0500            0.0000 &  12.8599 r
  io_out[0] (net) 
  io_out[0] (out)                                                     6.0487   9.1614   1.0500   2.4646   3.0113 &  15.8712 r
  data arrival time                                                                                                 15.8712

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -15.8712
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -7.9712

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.7558 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.7558 

  slack (with derating applied) (VIOLATED)                                                               -7.9712 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -7.2154 



  Startpoint: mprj/o_FF[174]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[37] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2370   1.0500   0.0000   0.1260 &   0.1260 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   1.0500            3.3357 &   3.4617 r
  mprj/clk (net)                                       826   2.9126 
  mprj/o_FF[174]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.8049   1.0500   0.0000   0.8280 &   4.2897 r
  mprj/o_FF[174]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.2682   1.0500            1.1362 &   5.4259 r
  mprj/o_q[174] (net)                                    2   0.0126 
  mprj/o_dly[174]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.2682   1.0500   0.0000   0.0002 &   5.4261 r
  mprj/o_dly[174]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.1430   1.0500            2.3257 &   7.7518 r
  mprj/o_q_dly[174] (net)                                1   0.0034 
  mprj/o_BUF[174]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.1430   1.0500   0.0000   0.0000 &   7.7518 r
  mprj/o_BUF[174]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           9.2500   1.0500            5.2419 &  12.9937 r
  mprj/io_oeb[37] (net)                                  1   0.5403 
  mprj/io_oeb[37] (user_proj_example)                                          0.0000   1.0500            0.0000 &  12.9937 r
  io_oeb[37] (net) 
  io_oeb[37] (out)                                                    4.0885   9.3142   1.0500   1.6613   2.2511 &  15.2448 r
  data arrival time                                                                                                 15.2448

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -15.2448
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -7.3448

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.7259 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.7259 

  slack (with derating applied) (VIOLATED)                                                               -7.3448 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -6.6188 



  Startpoint: mprj/o_FF[124]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[25] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2370   1.0500   0.0000   0.1260 &   0.1260 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   1.0500            3.3357 &   3.4617 r
  mprj/clk (net)                                       826   2.9126 
  mprj/o_FF[124]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.8051   1.0500   0.0000   0.7838 &   4.2455 r
  mprj/o_FF[124]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1464   1.0500            1.0564 &   5.3020 r
  mprj/o_q[124] (net)                                    1   0.0046 
  mprj/o_dly[124]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.1464   1.0500   0.0000   0.0001 &   5.3020 r
  mprj/o_dly[124]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.5240   1.0500            2.5588 &   7.8608 r
  mprj/o_q_dly[124] (net)                                2   0.0280 
  mprj/o_BUF[124]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0862   0.5240   1.0500   0.0351   0.0375 &   7.8983 r
  mprj/o_BUF[124]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           7.0930   1.0500            4.2428 &  12.1411 r
  mprj/io_out[25] (net)                                  1   0.4150 
  mprj/io_out[25] (user_proj_example)                                          0.0000   1.0500            0.0000 &  12.1411 r
  io_out[25] (net) 
  io_out[25] (out)                                                    6.5840   7.1064   1.0500   2.7646   3.1002 &  15.2414 r
  data arrival time                                                                                                 15.2414

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -15.2414
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -7.3414

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.7258 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.7258 

  slack (with derating applied) (VIOLATED)                                                               -7.3414 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -6.6156 



  Startpoint: mprj/o_FF[125]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[26] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2370   1.0500   0.0000   0.1260 &   0.1260 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   1.0500            3.3357 &   3.4617 r
  mprj/clk (net)                                       826   2.9126 
  mprj/o_FF[125]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.8052   1.0500   0.0000   0.7941 &   4.2558 r
  mprj/o_FF[125]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1587   1.0500            1.0650 &   5.3208 r
  mprj/o_q[125] (net)                                    1   0.0055 
  mprj/o_dly[125]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.1587   1.0500   0.0000   0.0001 &   5.3209 r
  mprj/o_dly[125]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.3794   1.0500            2.4723 &   7.7931 r
  mprj/o_q_dly[125] (net)                                2   0.0189 
  mprj/o_BUF[125]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.3794   1.0500   0.0000   0.0003 &   7.7935 r
  mprj/o_BUF[125]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           7.0111   1.0500            4.1815 &  11.9750 r
  mprj/io_out[26] (net)                                  1   0.4097 
  mprj/io_out[26] (user_proj_example)                                          0.0000   1.0500            0.0000 &  11.9750 r
  io_out[26] (net) 
  io_out[26] (out)                                                    6.6239   7.0237   1.0500   2.7957   3.1231 &  15.0981 r
  data arrival time                                                                                                 15.0981

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -15.0981
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -7.1981

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.7190 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.7190 

  slack (with derating applied) (VIOLATED)                                                               -7.1981 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -6.4791 



  Startpoint: mprj/o_FF[46]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[14]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2370   1.0500   0.0000   0.1260 &   0.1260 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   1.0500            3.3357 &   3.4617 r
  mprj/clk (net)                                       826   2.9126 
  mprj/o_FF[46]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.7994   1.0500   0.0000   0.7301 &   4.1918 r
  mprj/o_FF[46]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2442   1.0500            1.1212 &   5.3130 r
  mprj/o_q[46] (net)                                     2   0.0111 
  mprj/o_dly[46]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0253   0.2442   1.0500   0.0101   0.0107 &   5.3238 r
  mprj/o_dly[46]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.1818   1.0500            2.3510 &   7.6748 r
  mprj/o_q_dly[46] (net)                                 1   0.0060 
  mprj/o_BUF[46]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.1818   1.0500   0.0000   0.0001 &   7.6748 r
  mprj/o_BUF[46]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            6.3218   1.0500            3.7853 &  11.4601 r
  mprj/la_data_out[14] (net)                             1   0.3705 
  mprj/la_data_out[14] (user_proj_example)                                     0.0000   1.0500            0.0000 &  11.4601 r
  la_data_out[14] (net) 
  la_data_out[14] (out)                                               6.9750   6.3311   1.0500   3.1051   3.4131 &  14.8732 r
  data arrival time                                                                                                 14.8732

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -14.8732
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -6.9732

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.7082 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.7082 

  slack (with derating applied) (VIOLATED)                                                               -6.9732 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -6.2649 



  Startpoint: mprj/o_FF[51]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[19]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2370   1.0500   0.0000   0.1260 &   0.1260 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   1.0500            3.3357 &   3.4617 r
  mprj/clk (net)                                       826   2.9126 
  mprj/o_FF[51]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.7989   1.0500   0.0000   0.7308 &   4.1925 r
  mprj/o_FF[51]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.3158   1.0500            1.1656 &   5.3580 r
  mprj/o_q[51] (net)                                     2   0.0157 
  mprj/o_dly[51]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.3158   1.0500   0.0000   0.0002 &   5.3582 r
  mprj/o_dly[51]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.1585   1.0500            2.3427 &   7.7009 r
  mprj/o_q_dly[51] (net)                                 1   0.0044 
  mprj/o_BUF[51]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.1585   1.0500   0.0000   0.0001 &   7.7009 r
  mprj/o_BUF[51]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            6.4763   1.0500            3.8684 &  11.5693 r
  mprj/la_data_out[19] (net)                             1   0.3795 
  mprj/la_data_out[19] (user_proj_example)                                     0.0000   1.0500            0.0000 &  11.5693 r
  la_data_out[19] (net) 
  la_data_out[19] (out)                                               6.3008   6.4865   1.0500   2.6743   2.9710 &  14.5403 r
  data arrival time                                                                                                 14.5403

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -14.5403
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -6.6403

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.6924 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.6924 

  slack (with derating applied) (VIOLATED)                                                               -6.6403 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -5.9479 



  Startpoint: mprj/o_FF[56]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[24]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2370   1.0500   0.0000   0.1260 &   0.1260 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   1.0500            3.3357 &   3.4617 r
  mprj/clk (net)                                       826   2.9126 
  mprj/o_FF[56]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.8293   1.0500   0.0000   0.8587 &   4.3204 r
  mprj/o_FF[56]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2002   1.0500            1.0943 &   5.4146 r
  mprj/o_q[56] (net)                                     1   0.0083 
  mprj/o_dly[56]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0576   0.2002   1.0500   0.0227   0.0239 &   5.4386 r
  mprj/o_dly[56]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.3024   1.0500            2.4269 &   7.8655 r
  mprj/o_q_dly[56] (net)                                 2   0.0139 
  mprj/o_BUF[56]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.3024   1.0500   0.0000   0.0002 &   7.8657 r
  mprj/o_BUF[56]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            6.2025   1.0500            3.7309 &  11.5966 r
  mprj/la_data_out[24] (net)                             1   0.3632 
  mprj/la_data_out[24] (user_proj_example)                                     0.0000   1.0500            0.0000 &  11.5966 r
  la_data_out[24] (net) 
  la_data_out[24] (out)                                               6.0732   6.2108   1.0500   2.5972   2.8708 &  14.4674 r
  data arrival time                                                                                                 14.4674

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -14.4674
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -6.5674

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.6889 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.6889 

  slack (with derating applied) (VIOLATED)                                                               -6.5674 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -5.8785 



  Startpoint: mprj/o_FF[68]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[36]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2370   1.0500   0.0000   0.1260 &   0.1260 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   1.0500            3.3357 &   3.4617 r
  mprj/clk (net)                                       826   2.9126 
  mprj/o_FF[68]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.8245   1.0500   0.0000   0.9550 &   4.4167 r
  mprj/o_FF[68]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2190   1.0500            1.1060 &   5.5227 r
  mprj/o_q[68] (net)                                     2   0.0095 
  mprj/o_dly[68]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.2190   1.0500   0.0000   0.0001 &   5.5228 r
  mprj/o_dly[68]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.5546   1.0500            2.5856 &   8.1084 r
  mprj/o_q_dly[68] (net)                                 2   0.0299 
  mprj/o_BUF[68]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.5546   1.0500   0.0000   0.0007 &   8.1090 r
  mprj/o_BUF[68]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            6.1675   1.0500            3.7314 &  11.8404 r
  mprj/la_data_out[36] (net)                             1   0.3614 
  mprj/la_data_out[36] (user_proj_example)                                     0.0000   1.0500            0.0000 &  11.8404 r
  la_data_out[36] (net) 
  la_data_out[36] (out)                                               5.4947   6.1764   1.0500   2.2792   2.5454 &  14.3859 r
  data arrival time                                                                                                 14.3859

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -14.3859
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -6.4859

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.6850 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.6850 

  slack (with derating applied) (VIOLATED)                                                               -6.4859 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -5.8008 



  Startpoint: mprj/o_FF[52]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[20]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2370   1.0500   0.0000   0.1260 &   0.1260 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   1.0500            3.3357 &   3.4617 r
  mprj/clk (net)                                       826   2.9126 
  mprj/o_FF[52]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.8234   1.0500   0.0000   0.9581 &   4.4198 r
  mprj/o_FF[52]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2646   1.0500            1.1343 &   5.5541 r
  mprj/o_q[52] (net)                                     2   0.0124 
  mprj/o_dly[52]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0566   0.2646   1.0500   0.0230   0.0243 &   5.5783 r
  mprj/o_dly[52]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.2355   1.0500            2.3912 &   7.9695 r
  mprj/o_q_dly[52] (net)                                 1   0.0095 
  mprj/o_BUF[52]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0681   0.2355   1.0500   0.0276   0.0291 &   7.9986 r
  mprj/o_BUF[52]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            6.1611   1.0500            3.7021 &  11.7007 r
  mprj/la_data_out[20] (net)                             1   0.3611 
  mprj/la_data_out[20] (user_proj_example)                                     0.0000   1.0500            0.0000 &  11.7007 r
  la_data_out[20] (net) 
  la_data_out[20] (out)                                               5.6779   6.1693   1.0500   2.3795   2.6396 &  14.3403 r
  data arrival time                                                                                                 14.3403

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -14.3403
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -6.4403

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.6829 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.6829 

  slack (with derating applied) (VIOLATED)                                                               -6.4403 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -5.7574 



  Startpoint: mprj/o_FF[57]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[25]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2370   1.0500   0.0000   0.1260 &   0.1260 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   1.0500            3.3357 &   3.4617 r
  mprj/clk (net)                                       826   2.9126 
  mprj/o_FF[57]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.8295   1.0500   0.0000   0.8570 &   4.3187 r
  mprj/o_FF[57]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.3829   1.0500            1.2074 &   5.5261 r
  mprj/o_q[57] (net)                                     2   0.0199 
  mprj/o_dly[57]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.1057   0.3829   1.0500   0.0430   0.0455 &   5.5716 r
  mprj/o_dly[57]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.4530   1.0500            2.5386 &   8.1102 r
  mprj/o_q_dly[57] (net)                                 2   0.0236 
  mprj/o_BUF[57]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.2396   0.4530   1.0500   0.0951   0.1003 &   8.2105 r
  mprj/o_BUF[57]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            5.9591   1.0500            3.6036 &  11.8141 r
  mprj/la_data_out[25] (net)                             1   0.3489 
  mprj/la_data_out[25] (user_proj_example)                                     0.0000   1.0500            0.0000 &  11.8141 r
  la_data_out[25] (net) 
  la_data_out[25] (out)                                               5.4247   5.9676   1.0500   2.2650   2.5183 &  14.3324 r
  data arrival time                                                                                                 14.3324

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -14.3324
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -6.4324

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.6825 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.6825 

  slack (with derating applied) (VIOLATED)                                                               -6.4324 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -5.7499 



  Startpoint: mprj/o_FF[55]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[23]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2370   1.0500   0.0000   0.1260 &   0.1260 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   1.0500            3.3357 &   3.4617 r
  mprj/clk (net)                                       826   2.9126 
  mprj/o_FF[55]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.8293   1.0500   0.0000   0.8581 &   4.3197 r
  mprj/o_FF[55]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.3274   1.0500            1.1732 &   5.4930 r
  mprj/o_q[55] (net)                                     2   0.0164 
  mprj/o_dly[55]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0960   0.3274   1.0500   0.0389   0.0412 &   5.5341 r
  mprj/o_dly[55]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.3148   1.0500            2.4500 &   7.9841 r
  mprj/o_q_dly[55] (net)                                 2   0.0147 
  mprj/o_BUF[55]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.3148   1.0500   0.0000   0.0002 &   7.9843 r
  mprj/o_BUF[55]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            5.8979   1.0500            3.5553 &  11.5396 r
  mprj/la_data_out[23] (net)                             1   0.3451 
  mprj/la_data_out[23] (user_proj_example)                                     0.0000   1.0500            0.0000 &  11.5396 r
  la_data_out[23] (net) 
  la_data_out[23] (out)                                               5.4886   5.9062   1.0500   2.3067   2.5593 &  14.0988 r
  data arrival time                                                                                                 14.0988

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -14.0988
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -6.1988

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.6714 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.6714 

  slack (with derating applied) (VIOLATED)                                                               -6.1988 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -5.5275 



  Startpoint: mprj/o_FF[50]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[18]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2370   1.0500   0.0000   0.1260 &   0.1260 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   1.0500            3.3357 &   3.4617 r
  mprj/clk (net)                                       826   2.9126 
  mprj/o_FF[50]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.7989   1.0500   0.0000   0.7308 &   4.1925 r
  mprj/o_FF[50]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2538   1.0500            1.1272 &   5.3197 r
  mprj/o_q[50] (net)                                     2   0.0117 
  mprj/o_dly[50]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.2538   1.0500   0.0000   0.0002 &   5.3199 r
  mprj/o_dly[50]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.1580   1.0500            2.3349 &   7.6547 r
  mprj/o_q_dly[50] (net)                                 1   0.0044 
  mprj/o_BUF[50]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.1580   1.0500   0.0000   0.0001 &   7.6548 r
  mprj/o_BUF[50]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            6.1208   1.0500            3.6710 &  11.3258 r
  mprj/la_data_out[18] (net)                             1   0.3589 
  mprj/la_data_out[18] (user_proj_example)                                     0.0000   1.0500            0.0000 &  11.3258 r
  la_data_out[18] (net) 
  la_data_out[18] (out)                                               5.7014   6.1294   1.0500   2.3837   2.6465 &  13.9723 r
  data arrival time                                                                                                 13.9723

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -13.9723
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -6.0723

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.6653 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.6653 

  slack (with derating applied) (VIOLATED)                                                               -6.0723 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -5.4070 



  Startpoint: mprj/o_FF[152]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[15] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2370   1.0500   0.0000   0.1260 &   0.1260 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   1.0500            3.3357 &   3.4617 r
  mprj/clk (net)                                       826   2.9126 
  mprj/o_FF[152]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.7908   1.0500   0.0000   0.6840 &   4.1456 r
  mprj/o_FF[152]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1517   1.0500            1.0599 &   5.2055 r
  mprj/o_q[152] (net)                                    1   0.0050 
  mprj/o_dly[152]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.1517   1.0500   0.0000   0.0001 &   5.2056 r
  mprj/o_dly[152]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.4107   1.0500            2.4908 &   7.6964 r
  mprj/o_q_dly[152] (net)                                2   0.0209 
  mprj/o_BUF[152]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.4107   1.0500   0.0000   0.0004 &   7.6968 r
  mprj/o_BUF[152]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           6.2447   1.0500            3.7345 &  11.4314 r
  mprj/io_oeb[15] (net)                                  1   0.3639 
  mprj/io_oeb[15] (user_proj_example)                                          0.0000   1.0500            0.0000 &  11.4314 r
  io_oeb[15] (net) 
  io_oeb[15] (out)                                                    5.4581   6.2580   1.0500   2.2236   2.5077 &  13.9391 r
  data arrival time                                                                                                 13.9391

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -13.9391
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -6.0391

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.6638 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.6638 

  slack (with derating applied) (VIOLATED)                                                               -6.0391 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -5.3753 



  Startpoint: mprj/o_FF[59]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[27]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2370   1.0500   0.0000   0.1260 &   0.1260 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   1.0500            3.3357 &   3.4617 r
  mprj/clk (net)                                       826   2.9126 
  mprj/o_FF[59]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.8292   1.0500   0.0000   0.8588 &   4.3205 r
  mprj/o_FF[59]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1402   1.0500            1.0525 &   5.3729 r
  mprj/o_q[59] (net)                                     1   0.0042 
  mprj/o_dly[59]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.1402   1.0500   0.0000   0.0001 &   5.3730 r
  mprj/o_dly[59]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.2567   1.0500            2.3898 &   7.7627 r
  mprj/o_q_dly[59] (net)                                 2   0.0109 
  mprj/o_BUF[59]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.2567   1.0500   0.0000   0.0001 &   7.7629 r
  mprj/o_BUF[59]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            5.9808   1.0500            3.6037 &  11.3666 r
  mprj/la_data_out[27] (net)                             1   0.3506 
  mprj/la_data_out[27] (user_proj_example)                                     0.0000   1.0500            0.0000 &  11.3666 r
  la_data_out[27] (net) 
  la_data_out[27] (out)                                               5.4079   5.9883   1.0500   2.2535   2.5032 &  13.8698 r
  data arrival time                                                                                                 13.8698

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -13.8698
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -5.9698

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.6605 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.6605 

  slack (with derating applied) (VIOLATED)                                                               -5.9698 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -5.3093 



  Startpoint: mprj/o_FF[132]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[33] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2370   1.0500   0.0000   0.1260 &   0.1260 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   1.0500            3.3357 &   3.4617 r
  mprj/clk (net)                                       826   2.9126 
  mprj/o_FF[132]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.8051   1.0500   0.0000   0.8210 &   4.2827 r
  mprj/o_FF[132]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1975   1.0500            1.0920 &   5.3748 r
  mprj/o_q[132] (net)                                    1   0.0081 
  mprj/o_dly[132]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0452   0.1975   1.0500   0.0181   0.0191 &   5.3939 r
  mprj/o_dly[132]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.3069   1.0500            2.4295 &   7.8234 r
  mprj/o_q_dly[132] (net)                                2   0.0142 
  mprj/o_BUF[132]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.3069   1.0500   0.0000   0.0002 &   7.8236 r
  mprj/o_BUF[132]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           7.5904   1.0500            4.4254 &  12.2490 r
  mprj/io_out[33] (net)                                  1   0.4444 
  mprj/io_out[33] (user_proj_example)                                          0.0000   1.0500            0.0000 &  12.2490 r
  io_out[33] (net) 
  io_out[33] (out)                                                    2.7176   7.6182   1.0500   1.0951   1.4533 &  13.7024 r
  data arrival time                                                                                                 13.7024

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -13.7024
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -5.8024

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.6525 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.6525 

  slack (with derating applied) (VIOLATED)                                                               -5.8024 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -5.1499 



  Startpoint: mprj/o_FF[30]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[30]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2370   1.0500   0.0000   0.1260 &   0.1260 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   1.0500            3.3357 &   3.4617 r
  mprj/clk (net)                                       826   2.9126 
  mprj/o_FF[30]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.7397   1.0500   0.0000   0.3830 &   3.8447 r
  mprj/o_FF[30]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2838   1.0500            1.1449 &   4.9896 r
  mprj/o_q[30] (net)                                     2   0.0136 
  mprj/o_dly[30]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0214   0.2838   1.0500   0.0087   0.0093 &   4.9989 r
  mprj/o_dly[30]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.2898   1.0500            2.4286 &   7.4275 r
  mprj/o_q_dly[30] (net)                                 2   0.0131 
  mprj/o_BUF[30]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.2898   1.0500   0.0000   0.0002 &   7.4277 r
  mprj/o_BUF[30]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            6.5388   1.0500            3.9089 &  11.3366 r
  mprj/wbs_dat_o[30] (net)                               1   0.3823 
  mprj/wbs_dat_o[30] (user_proj_example)                                       0.0000   1.0500            0.0000 &  11.3366 r
  wbs_dat_o[30] (net) 
  wbs_dat_o[30] (out)                                                 4.9418   6.5494   1.0500   2.0278   2.3036 &  13.6402 r
  data arrival time                                                                                                 13.6402

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -13.6402
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -5.7402

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.6495 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.6495 

  slack (with derating applied) (VIOLATED)                                                               -5.7402 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -5.0907 



  Startpoint: mprj/o_FF[136]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[37] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2370   1.0500   0.0000   0.1260 &   0.1260 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   1.0500            3.3357 &   3.4617 r
  mprj/clk (net)                                       826   2.9126 
  mprj/o_FF[136]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.8049   1.0500   0.0000   0.8282 &   4.2899 r
  mprj/o_FF[136]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.2371   1.0500            1.1169 &   5.4068 r
  mprj/o_q[136] (net)                                    2   0.0107 
  mprj/o_dly[136]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.2371   1.0500   0.0000   0.0001 &   5.4069 r
  mprj/o_dly[136]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.1982   1.0500            2.3621 &   7.7690 r
  mprj/o_q_dly[136] (net)                                1   0.0071 
  mprj/o_BUF[136]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.1982   1.0500   0.0000   0.0001 &   7.7691 r
  mprj/o_BUF[136]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           8.2216   1.0500            4.7401 &  12.5092 r
  mprj/io_out[37] (net)                                  1   0.4813 
  mprj/io_out[37] (user_proj_example)                                          0.0000   1.0500            0.0000 &  12.5092 r
  io_out[37] (net) 
  io_out[37] (out)                                                    1.7072   8.2643   1.0500   0.6817   1.1158 &  13.6250 r
  data arrival time                                                                                                 13.6250

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -13.6250
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -5.7250

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.6488 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.6488 

  slack (with derating applied) (VIOLATED)                                                               -5.7250 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -5.0762 



  Startpoint: mprj/o_FF[8]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[8]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2370   1.0500   0.0000   0.1260 &   0.1260 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   1.0500            3.3357 &   3.4617 r
  mprj/clk (net)                                       826   2.9126 
  mprj/o_FF[8]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   6.6431   1.0500   0.0000   0.1343 &   3.5960 r
  mprj/o_FF[8]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                             0.2982   1.0500            1.1524 &   4.7484 r
  mprj/o_q[8] (net)                                      2   0.0145 
  mprj/o_dly[8]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                   0.0000   0.2982   1.0500   0.0000   0.0002 &   4.7486 r
  mprj/o_dly[8]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                            0.3962   1.0500            2.4989 &   7.2475 r
  mprj/o_q_dly[8] (net)                                  2   0.0200 
  mprj/o_BUF[8]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                    0.1093   0.3962   1.0500   0.0445   0.0470 &   7.2945 r
  mprj/o_BUF[8]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                             6.6547   1.0500            3.9947 &  11.2892 r
  mprj/wbs_dat_o[8] (net)                                1   0.3897 
  mprj/wbs_dat_o[8] (user_proj_example)                                        0.0000   1.0500            0.0000 &  11.2892 r
  wbs_dat_o[8] (net) 
  wbs_dat_o[8] (out)                                                  4.7008   6.6650   1.0500   1.9208   2.1965 &  13.4856 r
  data arrival time                                                                                                 13.4856

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -13.4856
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -5.5856

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.6422 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.6422 

  slack (with derating applied) (VIOLATED)                                                               -5.5856 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -4.9435 



  Startpoint: mprj/o_FF[135]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[36] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2370   1.0500   0.0000   0.1260 &   0.1260 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   1.0500            3.3357 &   3.4617 r
  mprj/clk (net)                                       826   2.9126 
  mprj/o_FF[135]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.8049   1.0500   0.0000   0.8281 &   4.2898 r
  mprj/o_FF[135]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.3231   1.0500            1.1702 &   5.4600 r
  mprj/o_q[135] (net)                                    2   0.0161 
  mprj/o_dly[135]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.2084   0.3231   1.0500   0.0849   0.0894 &   5.5494 r
  mprj/o_dly[135]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.2364   1.0500            2.3987 &   7.9481 r
  mprj/o_q_dly[135] (net)                                1   0.0096 
  mprj/o_BUF[135]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0621   0.2364   1.0500   0.0253   0.0266 &   7.9747 r
  mprj/o_BUF[135]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           8.1051   1.0500            4.6955 &  12.6702 r
  mprj/io_out[36] (net)                                  1   0.4748 
  mprj/io_out[36] (user_proj_example)                                          0.0000   1.0500            0.0000 &  12.6702 r
  io_out[36] (net) 
  io_out[36] (out)                                                    0.9399   8.1423   1.0500   0.3718   0.7648 &  13.4351 r
  data arrival time                                                                                                 13.4351

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -13.4351
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -5.5351

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.6398 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.6398 

  slack (with derating applied) (VIOLATED)                                                               -5.5351 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -4.8953 



  Startpoint: mprj/o_FF[6]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[6]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2370   1.0500   0.0000   0.1260 &   0.1260 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   1.0500            3.3357 &   3.4617 r
  mprj/clk (net)                                       826   2.9126 
  mprj/o_FF[6]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   6.6431   1.0500   0.0000   0.1342 &   3.5959 r
  mprj/o_FF[6]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                             0.1615   1.0500            1.0646 &   4.6604 r
  mprj/o_q[6] (net)                                      1   0.0056 
  mprj/o_dly[6]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                   0.0000   0.1615   1.0500   0.0000   0.0001 &   4.6605 r
  mprj/o_dly[6]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                            0.4762   1.0500            2.5316 &   7.1921 r
  mprj/o_q_dly[6] (net)                                  2   0.0250 
  mprj/o_BUF[6]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                    0.1042   0.4762   1.0500   0.0424   0.0450 &   7.2371 r
  mprj/o_BUF[6]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                             6.7454   1.0500            4.0546 &  11.2917 r
  mprj/wbs_dat_o[6] (net)                                1   0.3953 
  mprj/wbs_dat_o[6] (user_proj_example)                                        0.0000   1.0500            0.0000 &  11.2917 r
  wbs_dat_o[6] (net) 
  wbs_dat_o[6] (out)                                                  4.5599   6.7561   1.0500   1.8574   2.1353 &  13.4270 r
  data arrival time                                                                                                 13.4270

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -13.4270
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -5.5270

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.6394 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.6394 

  slack (with derating applied) (VIOLATED)                                                               -5.5270 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -4.8876 



  Startpoint: mprj/o_FF[95]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[63]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2370   1.0500   0.0000   0.1260 &   0.1260 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   1.0500            3.3357 &   3.4617 r
  mprj/clk (net)                                       826   2.9126 
  mprj/o_FF[95]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.8422   1.0500   0.0000   1.0182 &   4.4799 r
  mprj/o_FF[95]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2314   1.0500            1.1139 &   5.5938 r
  mprj/o_q[95] (net)                                     2   0.0103 
  mprj/o_dly[95]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0152   0.2314   1.0500   0.0061   0.0065 &   5.6003 r
  mprj/o_dly[95]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.6374   1.0500            2.6371 &   8.2374 r
  mprj/o_q_dly[95] (net)                                 2   0.0351 
  mprj/o_BUF[95]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.1182   0.6374   1.0500   0.0480   0.0512 &   8.2886 r
  mprj/o_BUF[95]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            6.3379   1.0500            3.7817 &  12.0703 r
  mprj/la_data_out[63] (net)                             1   0.3723 
  mprj/la_data_out[63] (user_proj_example)                                     0.0000   1.0500            0.0000 &  12.0703 r
  la_data_out[63] (net) 
  la_data_out[63] (out)                                               2.3224   6.3559   1.0500   0.9142   1.1745 &  13.2448 r
  data arrival time                                                                                                 13.2448

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -13.2448
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -5.3448

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.6307 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.6307 

  slack (with derating applied) (VIOLATED)                                                               -5.3448 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -4.7141 



  Startpoint: mprj/o_FF[141]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[4] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2370   1.0500   0.0000   0.1260 &   0.1260 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   1.0500            3.3357 &   3.4617 r
  mprj/clk (net)                                       826   2.9126 
  mprj/o_FF[141]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.7992   1.0500   0.0000   0.6868 &   4.1485 r
  mprj/o_FF[141]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1821   1.0500            1.0812 &   5.2297 r
  mprj/o_q[141] (net)                                    1   0.0071 
  mprj/o_dly[141]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.1821   1.0500   0.0000   0.0001 &   5.2298 r
  mprj/o_dly[141]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.3530   1.0500            2.4578 &   7.6876 r
  mprj/o_q_dly[141] (net)                                2   0.0172 
  mprj/o_BUF[141]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.3530   1.0500   0.0000   0.0002 &   7.6878 r
  mprj/o_BUF[141]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           7.4329   1.0500            4.3533 &  12.0411 r
  mprj/io_oeb[4] (net)                                   1   0.4355 
  mprj/io_oeb[4] (user_proj_example)                                           0.0000   1.0500            0.0000 &  12.0411 r
  io_oeb[4] (net) 
  io_oeb[4] (out)                                                     1.7703   7.4571   1.0500   0.7219   1.0358 &  13.0769 r
  data arrival time                                                                                                 13.0769

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -13.0769
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -5.1769

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.6227 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.6227 

  slack (with derating applied) (VIOLATED)                                                               -5.1769 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -4.5542 



  Startpoint: mprj/o_FF[173]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[36] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2370   1.0500   0.0000   0.1260 &   0.1260 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   1.0500            3.3357 &   3.4617 r
  mprj/clk (net)                                       826   2.9126 
  mprj/o_FF[173]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.8049   1.0500   0.0000   0.8281 &   4.2898 r
  mprj/o_FF[173]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.4056   1.0500            1.2204 &   5.5102 r
  mprj/o_q[173] (net)                                    2   0.0213 
  mprj/o_dly[173]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.2818   0.4056   1.0500   0.1157   0.1218 &   5.6320 r
  mprj/o_dly[173]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.3073   1.0500            2.4479 &   8.0799 r
  mprj/o_q_dly[173] (net)                                2   0.0142 
  mprj/o_BUF[173]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.3073   1.0500   0.0000   0.0002 &   8.0800 r
  mprj/o_BUF[173]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           7.6102   1.0500            4.3979 &  12.4779 r
  mprj/io_oeb[36] (net)                                  1   0.4443 
  mprj/io_oeb[36] (user_proj_example)                                          0.0000   1.0500            0.0000 &  12.4779 r
  io_oeb[36] (net) 
  io_oeb[36] (out)                                                    0.4700   7.6521   1.0500   0.1776   0.5604 &  13.0383 r
  data arrival time                                                                                                 13.0383

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -13.0383
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -5.1383

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.6209 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.6209 

  slack (with derating applied) (VIOLATED)                                                               -5.1383 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -4.5175 



  Startpoint: mprj/o_FF[172]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[35] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2370   1.0500   0.0000   0.1260 &   0.1260 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   1.0500            3.3357 &   3.4617 r
  mprj/clk (net)                                       826   2.9126 
  mprj/o_FF[172]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.8050   1.0500   0.0000   0.8275 &   4.2892 r
  mprj/o_FF[172]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1822   1.0500            1.0814 &   5.3705 r
  mprj/o_q[172] (net)                                    1   0.0071 
  mprj/o_dly[172]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0241   0.1822   1.0500   0.0098   0.0104 &   5.3809 r
  mprj/o_dly[172]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.2391   1.0500            2.3835 &   7.7644 r
  mprj/o_q_dly[172] (net)                                2   0.0097 
  mprj/o_BUF[172]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.2391   1.0500   0.0000   0.0001 &   7.7645 r
  mprj/o_BUF[172]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           8.3097   1.0500            4.8144 &  12.5789 r
  mprj/io_oeb[35] (net)                                  1   0.4870 
  mprj/io_oeb[35] (user_proj_example)                                          0.0000   1.0500            0.0000 &  12.5789 r
  io_oeb[35] (net) 
  io_oeb[35] (out)                                                    0.0000   8.3437   1.0500   0.0000   0.3617 &  12.9406 r
  data arrival time                                                                                                 12.9406

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -12.9406
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -5.0406

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.6162 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.6162 

  slack (with derating applied) (VIOLATED)                                                               -5.0406 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -4.4244 



  Startpoint: mprj/o_FF[165]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[28] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2370   1.0500   0.0000   0.1260 &   0.1260 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   1.0500            3.3357 &   3.4617 r
  mprj/clk (net)                                       826   2.9126 
  mprj/o_FF[165]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.8052   1.0500   0.0000   0.8057 &   4.2673 r
  mprj/o_FF[165]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1402   1.0500            1.0521 &   5.3194 r
  mprj/o_q[165] (net)                                    1   0.0042 
  mprj/o_dly[165]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.1402   1.0500   0.0000   0.0001 &   5.3195 r
  mprj/o_dly[165]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.2851   1.0500            2.4083 &   7.7278 r
  mprj/o_q_dly[165] (net)                                2   0.0127 
  mprj/o_BUF[165]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.2851   1.0500   0.0000   0.0002 &   7.7280 r
  mprj/o_BUF[165]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           5.9742   1.0500            3.5919 &  11.3199 r
  mprj/io_oeb[28] (net)                                  1   0.3494 
  mprj/io_oeb[28] (user_proj_example)                                          0.0000   1.0500            0.0000 &  11.3199 r
  io_oeb[28] (net) 
  io_oeb[28] (out)                                                    3.3298   5.9840   1.0500   1.3510   1.5798 &  12.8996 r
  data arrival time                                                                                                 12.8996

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -12.8996
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -4.9996

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.6143 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.6143 

  slack (with derating applied) (VIOLATED)                                                               -4.9997 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -4.3854 



  Startpoint: mprj/o_FF[122]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[23] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2370   1.0500   0.0000   0.1260 &   0.1260 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   1.0500            3.3357 &   3.4617 r
  mprj/clk (net)                                       826   2.9126 
  mprj/o_FF[122]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.8043   1.0500   0.0000   0.7524 &   4.2140 r
  mprj/o_FF[122]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1795   1.0500            1.0795 &   5.2935 r
  mprj/o_q[122] (net)                                    1   0.0069 
  mprj/o_dly[122]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.1795   1.0500   0.0000   0.0001 &   5.2936 r
  mprj/o_dly[122]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.4856   1.0500            2.5393 &   7.8329 r
  mprj/o_q_dly[122] (net)                                2   0.0256 
  mprj/o_BUF[122]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.4856   1.0500   0.0000   0.0005 &   7.8334 r
  mprj/o_BUF[122]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           5.9529   1.0500            3.5554 &  11.3888 r
  mprj/io_out[23] (net)                                  1   0.3493 
  mprj/io_out[23] (user_proj_example)                                          0.0000   1.0500            0.0000 &  11.3888 r
  io_out[23] (net) 
  io_out[23] (out)                                                    3.1156   5.9677   1.0500   1.2397   1.4863 &  12.8751 r
  data arrival time                                                                                                 12.8751

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -12.8751
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -4.9751

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.6131 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.6131 

  slack (with derating applied) (VIOLATED)                                                               -4.9751 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -4.3620 



  Startpoint: mprj/o_FF[134]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[35] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2370   1.0500   0.0000   0.1260 &   0.1260 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   1.0500            3.3357 &   3.4617 r
  mprj/clk (net)                                       826   2.9126 
  mprj/o_FF[134]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.8049   1.0500   0.0000   0.8282 &   4.2899 r
  mprj/o_FF[134]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.3683   1.0500            1.1982 &   5.4882 r
  mprj/o_q[134] (net)                                    2   0.0190 
  mprj/o_dly[134]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0518   0.3683   1.0500   0.0207   0.0221 &   5.5103 r
  mprj/o_dly[134]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.2370   1.0500            2.4011 &   7.9114 r
  mprj/o_q_dly[134] (net)                                2   0.0096 
  mprj/o_BUF[134]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.2370   1.0500   0.0000   0.0001 &   7.9115 r
  mprj/o_BUF[134]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           7.1615   1.0500            4.1630 &  12.0745 r
  mprj/io_out[35] (net)                                  1   0.4190 
  mprj/io_out[35] (user_proj_example)                                          0.0000   1.0500            0.0000 &  12.0745 r
  io_out[35] (net) 
  io_out[35] (out)                                                    1.1177   7.1950   1.0500   0.4489   0.7949 &  12.8694 r
  data arrival time                                                                                                 12.8694

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -12.8694
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -4.9694

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.6128 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.6128 

  slack (with derating applied) (VIOLATED)                                                               -4.9694 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -4.3566 



  Startpoint: mprj/o_FF[89]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[57]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2370   1.0500   0.0000   0.1260 &   0.1260 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   1.0500            3.3357 &   3.4617 r
  mprj/clk (net)                                       826   2.9126 
  mprj/o_FF[89]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.8422   1.0500   0.0000   1.0194 &   4.4810 r
  mprj/o_FF[89]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2462   1.0500            1.1231 &   5.6042 r
  mprj/o_q[89] (net)                                     2   0.0112 
  mprj/o_dly[89]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.2462   1.0500   0.0000   0.0002 &   5.6043 r
  mprj/o_dly[89]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.6180   1.0500            2.6271 &   8.2314 r
  mprj/o_q_dly[89] (net)                                 2   0.0339 
  mprj/o_BUF[89]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0866   0.6180   1.0500   0.0339   0.0364 &   8.2678 r
  mprj/o_BUF[89]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            5.5129   1.0500            3.3553 &  11.6231 r
  mprj/la_data_out[57] (net)                             1   0.3225 
  mprj/la_data_out[57] (user_proj_example)                                     0.0000   1.0500            0.0000 &  11.6231 r
  la_data_out[57] (net) 
  la_data_out[57] (out)                                               2.3359   5.5228   1.0500   0.9376   1.1364 &  12.7595 r
  data arrival time                                                                                                 12.7595

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -12.7595
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -4.8595

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.6076 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.6076 

  slack (with derating applied) (VIOLATED)                                                               -4.8595 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -4.2519 



  Startpoint: mprj/o_FF[94]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[62]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2370   1.0500   0.0000   0.1260 &   0.1260 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   1.0500            3.3357 &   3.4617 r
  mprj/clk (net)                                       826   2.9126 
  mprj/o_FF[94]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.8422   1.0500   0.0000   1.0168 &   4.4785 r
  mprj/o_FF[94]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.3730   1.0500            1.2017 &   5.6802 r
  mprj/o_q[94] (net)                                     2   0.0193 
  mprj/o_dly[94]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0387   0.3730   1.0500   0.0152   0.0163 &   5.6965 r
  mprj/o_dly[94]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.6853   1.0500            2.6784 &   8.3749 r
  mprj/o_q_dly[94] (net)                                 2   0.0381 
  mprj/o_BUF[94]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0437   0.6853   1.0500   0.0165   0.0183 &   8.3932 r
  mprj/o_BUF[94]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            5.5550   1.0500            3.3722 &  11.7654 r
  mprj/la_data_out[62] (net)                             1   0.3245 
  mprj/la_data_out[62] (user_proj_example)                                     0.0000   1.0500            0.0000 &  11.7654 r
  la_data_out[62] (net) 
  la_data_out[62] (out)                                               1.7297   5.5665   1.0500   0.6985   0.8980 &  12.6635 r
  data arrival time                                                                                                 12.6635

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -12.6635
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -4.7635

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.6030 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.6030 

  slack (with derating applied) (VIOLATED)                                                               -4.7635 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -4.1604 



  Startpoint: mprj/o_FF[126]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[27] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2370   1.0500   0.0000   0.1260 &   0.1260 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   1.0500            3.3357 &   3.4617 r
  mprj/clk (net)                                       826   2.9126 
  mprj/o_FF[126]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.8051   1.0500   0.0000   0.7881 &   4.2498 r
  mprj/o_FF[126]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1539   1.0500            1.0617 &   5.3115 r
  mprj/o_q[126] (net)                                    1   0.0051 
  mprj/o_dly[126]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.1539   1.0500   0.0000   0.0001 &   5.3115 r
  mprj/o_dly[126]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.3147   1.0500            2.4295 &   7.7410 r
  mprj/o_q_dly[126] (net)                                2   0.0147 
  mprj/o_BUF[126]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.3147   1.0500   0.0000   0.0002 &   7.7413 r
  mprj/o_BUF[126]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           5.6649   1.0500            3.4246 &  11.1658 r
  mprj/io_out[27] (net)                                  1   0.3315 
  mprj/io_out[27] (user_proj_example)                                          0.0000   1.0500            0.0000 &  11.1658 r
  io_out[27] (net) 
  io_out[27] (out)                                                    3.1540   5.6725   1.0500   1.2880   1.4905 &  12.6563 r
  data arrival time                                                                                                 12.6563

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -12.6563
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -4.7563

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.6027 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.6027 

  slack (with derating applied) (VIOLATED)                                                               -4.7563 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -4.1537 



  Startpoint: mprj/o_FF[82]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[50]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2370   1.0500   0.0000   0.1260 &   0.1260 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   1.0500            3.3357 &   3.4617 r
  mprj/clk (net)                                       826   2.9126 
  mprj/o_FF[82]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.8205   1.0500   0.0000   0.9649 &   4.4266 r
  mprj/o_FF[82]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2277   1.0500            1.1113 &   5.5379 r
  mprj/o_q[82] (net)                                     2   0.0101 
  mprj/o_dly[82]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.2277   1.0500   0.0000   0.0001 &   5.5380 r
  mprj/o_dly[82]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.4569   1.0500            2.5275 &   8.0655 r
  mprj/o_q_dly[82] (net)                                 2   0.0238 
  mprj/o_BUF[82]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.4569   1.0500   0.0000   0.0005 &   8.0660 r
  mprj/o_BUF[82]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            5.5190   1.0500            3.3529 &  11.4189 r
  mprj/la_data_out[50] (net)                             1   0.3231 
  mprj/la_data_out[50] (user_proj_example)                                     0.0000   1.0500            0.0000 &  11.4189 r
  la_data_out[50] (net) 
  la_data_out[50] (out)                                               2.5439   5.5273   1.0500   1.0363   1.2294 &  12.6483 r
  data arrival time                                                                                                 12.6483

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -12.6483
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -4.7483

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.6023 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.6023 

  slack (with derating applied) (VIOLATED)                                                               -4.7483 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -4.1460 



  Startpoint: mprj/o_FF[137]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[0] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2370   1.0500   0.0000   0.1260 &   0.1260 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   1.0500            3.3357 &   3.4617 r
  mprj/clk (net)                                       826   2.9126 
  mprj/o_FF[137]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.7991   1.0500   0.0000   0.6933 &   4.1550 r
  mprj/o_FF[137]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.3151   1.0500            1.1652 &   5.3202 r
  mprj/o_q[137] (net)                                    2   0.0156 
  mprj/o_dly[137]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0381   0.3151   1.0500   0.0151   0.0161 &   5.3363 r
  mprj/o_dly[137]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.1818   1.0500            2.3595 &   7.6958 r
  mprj/o_q_dly[137] (net)                                1   0.0060 
  mprj/o_BUF[137]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.1818   1.0500   0.0000   0.0001 &   7.6959 r
  mprj/o_BUF[137]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           7.1796   1.0500            4.1607 &  11.8567 r
  mprj/io_oeb[0] (net)                                   1   0.4201 
  mprj/io_oeb[0] (user_proj_example)                                           0.0000   1.0500            0.0000 &  11.8567 r
  io_oeb[0] (net) 
  io_oeb[0] (out)                                                     1.0500   7.2154   1.0500   0.4205   0.7742 &  12.6309 r
  data arrival time                                                                                                 12.6309

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -12.6309
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -4.7309

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.6015 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.6015 

  slack (with derating applied) (VIOLATED)                                                               -4.7309 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -4.1294 



  Startpoint: mprj/o_FF[168]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[31] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2370   1.0500   0.0000   0.1260 &   0.1260 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   1.0500            3.3357 &   3.4617 r
  mprj/clk (net)                                       826   2.9126 
  mprj/o_FF[168]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.8052   1.0500   0.0000   0.8171 &   4.2788 r
  mprj/o_FF[168]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1666   1.0500            1.0705 &   5.3493 r
  mprj/o_q[168] (net)                                    1   0.0060 
  mprj/o_dly[168]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0486   0.1666   1.0500   0.0197   0.0207 &   5.3700 r
  mprj/o_dly[168]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.3054   1.0500            2.4249 &   7.7950 r
  mprj/o_q_dly[168] (net)                                2   0.0141 
  mprj/o_BUF[168]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.3054   1.0500   0.0000   0.0002 &   7.7952 r
  mprj/o_BUF[168]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           6.6621   1.0500            3.9265 &  11.7216 r
  mprj/io_oeb[31] (net)                                  1   0.3905 
  mprj/io_oeb[31] (user_proj_example)                                          0.0000   1.0500            0.0000 &  11.7216 r
  io_oeb[31] (net) 
  io_oeb[31] (out)                                                    1.4606   6.6832   1.0500   0.5942   0.8689 &  12.5906 r
  data arrival time                                                                                                 12.5906

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -12.5906
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -4.6906

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5996 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5995 

  slack (with derating applied) (VIOLATED)                                                               -4.6906 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -4.0910 



  Startpoint: mprj/o_FF[93]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[61]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2370   1.0500   0.0000   0.1260 &   0.1260 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   1.0500            3.3357 &   3.4617 r
  mprj/clk (net)                                       826   2.9126 
  mprj/o_FF[93]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.8422   1.0500   0.0000   1.0177 &   4.4794 r
  mprj/o_FF[93]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.3022   1.0500            1.1578 &   5.6372 r
  mprj/o_q[93] (net)                                     2   0.0148 
  mprj/o_dly[93]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0164   0.3022   1.0500   0.0064   0.0070 &   5.6442 r
  mprj/o_dly[93]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.6104   1.0500            2.6288 &   8.2730 r
  mprj/o_q_dly[93] (net)                                 2   0.0334 
  mprj/o_BUF[93]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.6104   1.0500   0.0000   0.0009 &   8.2738 r
  mprj/o_BUF[93]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            5.5416   1.0500            3.3646 &  11.6384 r
  mprj/la_data_out[61] (net)                             1   0.3238 
  mprj/la_data_out[61] (user_proj_example)                                     0.0000   1.0500            0.0000 &  11.6384 r
  la_data_out[61] (net) 
  la_data_out[61] (out)                                               1.8559   5.5529   1.0500   0.7494   0.9489 &  12.5873 r
  data arrival time                                                                                                 12.5873

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -12.5873
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -4.6873

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5994 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5994 

  slack (with derating applied) (VIOLATED)                                                               -4.6873 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -4.0879 



  Startpoint: mprj/o_FF[83]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[51]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2370   1.0500   0.0000   0.1260 &   0.1260 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   1.0500            3.3357 &   3.4617 r
  mprj/clk (net)                                       826   2.9126 
  mprj/o_FF[83]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.8205   1.0500   0.0000   0.9650 &   4.4267 r
  mprj/o_FF[83]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1994   1.0500            1.0936 &   5.5203 r
  mprj/o_q[83] (net)                                     2   0.0082 
  mprj/o_dly[83]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.1994   1.0500   0.0000   0.0001 &   5.5204 r
  mprj/o_dly[83]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.4781   1.0500            2.5371 &   8.0575 r
  mprj/o_q_dly[83] (net)                                 2   0.0251 
  mprj/o_BUF[83]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.4781   1.0500   0.0000   0.0005 &   8.0580 r
  mprj/o_BUF[83]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            5.5650   1.0500            3.3759 &  11.4338 r
  mprj/la_data_out[51] (net)                             1   0.3255 
  mprj/la_data_out[51] (user_proj_example)                                     0.0000   1.0500            0.0000 &  11.4338 r
  la_data_out[51] (net) 
  la_data_out[51] (out)                                               2.3121   5.5743   1.0500   0.9377   1.1331 &  12.5669 r
  data arrival time                                                                                                 12.5669

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -12.5669
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -4.6669

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5984 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5984 

  slack (with derating applied) (VIOLATED)                                                               -4.6669 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -4.0685 



  Startpoint: mprj/o_FF[127]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[28] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2370   1.0500   0.0000   0.1260 &   0.1260 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   1.0500            3.3357 &   3.4617 r
  mprj/clk (net)                                       826   2.9126 
  mprj/o_FF[127]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.8052   1.0500   0.0000   0.8056 &   4.2672 r
  mprj/o_FF[127]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1385   1.0500            1.0509 &   5.3182 r
  mprj/o_q[127] (net)                                    1   0.0041 
  mprj/o_dly[127]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.1385   1.0500   0.0000   0.0000 &   5.3182 r
  mprj/o_dly[127]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.2858   1.0500            2.4085 &   7.7266 r
  mprj/o_q_dly[127] (net)                                2   0.0128 
  mprj/o_BUF[127]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.2858   1.0500   0.0000   0.0001 &   7.7268 r
  mprj/o_BUF[127]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           5.9260   1.0500            3.5627 &  11.2895 r
  mprj/io_out[28] (net)                                  1   0.3465 
  mprj/io_out[28] (user_proj_example)                                          0.0000   1.0500            0.0000 &  11.2895 r
  io_out[28] (net) 
  io_out[28] (out)                                                    2.6426   5.9355   1.0500   1.0615   1.2730 &  12.5625 r
  data arrival time                                                                                                 12.5625

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -12.5625
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -4.6625

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5982 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5982 

  slack (with derating applied) (VIOLATED)                                                               -4.6625 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -4.0643 



  Startpoint: mprj/o_FF[140]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[3] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2370   1.0500   0.0000   0.1260 &   0.1260 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   1.0500            3.3357 &   3.4617 r
  mprj/clk (net)                                       826   2.9126 
  mprj/o_FF[140]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.7991   1.0500   0.0000   0.6921 &   4.1537 r
  mprj/o_FF[140]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1559   1.0500            1.0630 &   5.2167 r
  mprj/o_q[140] (net)                                    1   0.0053 
  mprj/o_dly[140]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.1559   1.0500   0.0000   0.0001 &   5.2168 r
  mprj/o_dly[140]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.3080   1.0500            2.4254 &   7.6422 r
  mprj/o_q_dly[140] (net)                                2   0.0142 
  mprj/o_BUF[140]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.3080   1.0500   0.0000   0.0002 &   7.6423 r
  mprj/o_BUF[140]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           6.7567   1.0500            3.9711 &  11.6134 r
  mprj/io_oeb[3] (net)                                   1   0.3957 
  mprj/io_oeb[3] (user_proj_example)                                           0.0000   1.0500            0.0000 &  11.6134 r
  io_oeb[3] (net) 
  io_oeb[3] (out)                                                     1.5246   6.7799   1.0500   0.6207   0.9138 &  12.5272 r
  data arrival time                                                                                                 12.5272

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -12.5272
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -4.6272

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5965 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5965 

  slack (with derating applied) (VIOLATED)                                                               -4.6272 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -4.0307 



  Startpoint: mprj/o_FF[102]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[3] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2370   1.0500   0.0000   0.1260 &   0.1260 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   1.0500            3.3357 &   3.4617 r
  mprj/clk (net)                                       826   2.9126 
  mprj/o_FF[102]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.7991   1.0500   0.0000   0.6922 &   4.1539 r
  mprj/o_FF[102]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1938   1.0500            1.0893 &   5.2432 r
  mprj/o_q[102] (net)                                    1   0.0079 
  mprj/o_dly[102]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0855   0.1938   1.0500   0.0347   0.0365 &   5.2797 r
  mprj/o_dly[102]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.2669   1.0500            2.4031 &   7.6828 r
  mprj/o_q_dly[102] (net)                                2   0.0116 
  mprj/o_BUF[102]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.2669   1.0500   0.0000   0.0002 &   7.6830 r
  mprj/o_BUF[102]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           6.6835   1.0500            3.9217 &  11.6047 r
  mprj/io_out[3] (net)                                   1   0.3914 
  mprj/io_out[3] (user_proj_example)                                           0.0000   1.0500            0.0000 &  11.6047 r
  io_out[3] (net) 
  io_out[3] (out)                                                     1.5053   6.7079   1.0500   0.6129   0.9090 &  12.5137 r
  data arrival time                                                                                                 12.5137

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -12.5137
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -4.6137

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5959 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5959 

  slack (with derating applied) (VIOLATED)                                                               -4.6137 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -4.0178 



  Startpoint: mprj/o_FF[36]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[4]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2370   1.0500   0.0000   0.1260 &   0.1260 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   1.0500            3.3357 &   3.4617 r
  mprj/clk (net)                                       826   2.9126 
  mprj/o_FF[36]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.7756   1.0500   0.0000   0.6114 &   4.0731 r
  mprj/o_FF[36]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1520   1.0500            1.0599 &   5.1330 r
  mprj/o_q[36] (net)                                     1   0.0050 
  mprj/o_dly[36]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.1520   1.0500   0.0000   0.0001 &   5.1331 r
  mprj/o_dly[36]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.2448   1.0500            2.3836 &   7.5167 r
  mprj/o_q_dly[36] (net)                                 2   0.0101 
  mprj/o_BUF[36]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.2448   1.0500   0.0000   0.0001 &   7.5168 r
  mprj/o_BUF[36]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            5.5769   1.0500            3.3448 &  10.8617 r
  mprj/la_data_out[4] (net)                              1   0.3251 
  mprj/la_data_out[4] (user_proj_example)                                      0.0000   1.0500            0.0000 &  10.8617 r
  la_data_out[4] (net) 
  la_data_out[4] (out)                                                3.4784   5.5889   1.0500   1.4000   1.6280 &  12.4896 r
  data arrival time                                                                                                 12.4896

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -12.4896
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -4.5896

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5947 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5947 

  slack (with derating applied) (VIOLATED)                                                               -4.5896 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.9949 



  Startpoint: mprj/o_FF[133]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[34] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2370   1.0500   0.0000   0.1260 &   0.1260 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   1.0500            3.3357 &   3.4617 r
  mprj/clk (net)                                       826   2.9126 
  mprj/o_FF[133]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.8050   1.0500   0.0000   0.8267 &   4.2883 r
  mprj/o_FF[133]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.2185   1.0500            1.1054 &   5.3937 r
  mprj/o_q[133] (net)                                    2   0.0095 
  mprj/o_dly[133]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.2185   1.0500   0.0000   0.0001 &   5.3939 r
  mprj/o_dly[133]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.3516   1.0500            2.4611 &   7.8549 r
  mprj/o_q_dly[133] (net)                                2   0.0171 
  mprj/o_BUF[133]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0773   0.3516   1.0500   0.0312   0.0330 &   7.8880 r
  mprj/o_BUF[133]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           7.2796   1.0500            4.2339 &  12.1218 r
  mprj/io_out[34] (net)                                  1   0.4253 
  mprj/io_out[34] (user_proj_example)                                          0.0000   1.0500            0.0000 &  12.1218 r
  io_out[34] (net) 
  io_out[34] (out)                                                    0.0000   7.3141   1.0500   0.0000   0.3225 &  12.4443 r
  data arrival time                                                                                                 12.4443

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -12.4443
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -4.5443

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5926 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5926 

  slack (with derating applied) (VIOLATED)                                                               -4.5443 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.9517 



  Startpoint: mprj/o_FF[81]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[49]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2370   1.0500   0.0000   0.1260 &   0.1260 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   1.0500            3.3357 &   3.4617 r
  mprj/clk (net)                                       826   2.9126 
  mprj/o_FF[81]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.8207   1.0500   0.0000   0.9645 &   4.4262 r
  mprj/o_FF[81]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1505   1.0500            1.0595 &   5.4857 r
  mprj/o_q[81] (net)                                     1   0.0049 
  mprj/o_dly[81]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.1505   1.0500   0.0000   0.0001 &   5.4858 r
  mprj/o_dly[81]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.4978   1.0500            2.5434 &   8.0291 r
  mprj/o_q_dly[81] (net)                                 2   0.0264 
  mprj/o_BUF[81]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0400   0.4978   1.0500   0.0156   0.0169 &   8.0460 r
  mprj/o_BUF[81]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            5.5587   1.0500            3.3732 &  11.4192 r
  mprj/la_data_out[49] (net)                             1   0.3251 
  mprj/la_data_out[49] (user_proj_example)                                     0.0000   1.0500            0.0000 &  11.4192 r
  la_data_out[49] (net) 
  la_data_out[49] (out)                                               1.9989   5.5681   1.0500   0.8053   0.9928 &  12.4120 r
  data arrival time                                                                                                 12.4120

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -12.4120
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -4.5120

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5910 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5910 

  slack (with derating applied) (VIOLATED)                                                               -4.5120 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.9210 



  Startpoint: mprj/o_FF[96]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: user_irq[0]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2370   1.0500   0.0000   0.1260 &   0.1260 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   1.0500            3.3357 &   3.4617 r
  mprj/clk (net)                                       826   2.9126 
  mprj/o_FF[96]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.8422   1.0500   0.0000   1.0182 &   4.4799 r
  mprj/o_FF[96]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1989   1.0500            1.0935 &   5.5734 r
  mprj/o_q[96] (net)                                     1   0.0082 
  mprj/o_dly[96]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.1989   1.0500   0.0000   0.0001 &   5.5735 r
  mprj/o_dly[96]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.5430   1.0500            2.5762 &   8.1498 r
  mprj/o_q_dly[96] (net)                                 2   0.0292 
  mprj/o_BUF[96]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.5430   1.0500   0.0000   0.0006 &   8.1504 r
  mprj/o_BUF[96]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            5.6914   1.0500            3.4412 &  11.5916 r
  mprj/irq[0] (net)                                      1   0.3323 
  mprj/irq[0] (user_proj_example)                                              0.0000   1.0500            0.0000 &  11.5916 r
  user_irq[0] (net) 
  user_irq[0] (out)                                                   1.5044   5.7036   1.0500   0.6130   0.8155 &  12.4071 r
  data arrival time                                                                                                 12.4071

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -12.4071
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -4.5071

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5908 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5908 

  slack (with derating applied) (VIOLATED)                                                               -4.5071 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.9163 



  Startpoint: mprj/o_FF[128]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[29] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2370   1.0500   0.0000   0.1260 &   0.1260 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   1.0500            3.3357 &   3.4617 r
  mprj/clk (net)                                       826   2.9126 
  mprj/o_FF[128]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.8052   1.0500   0.0000   0.8084 &   4.2701 r
  mprj/o_FF[128]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1347   1.0500            1.0483 &   5.3184 r
  mprj/o_q[128] (net)                                    1   0.0038 
  mprj/o_dly[128]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.1347   1.0500   0.0000   0.0000 &   5.3184 r
  mprj/o_dly[128]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.3341   1.0500            2.4393 &   7.7577 r
  mprj/o_q_dly[128] (net)                                2   0.0159 
  mprj/o_BUF[128]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0882   0.3341   1.0500   0.0359   0.0379 &   7.7956 r
  mprj/o_BUF[128]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           5.7947   1.0500            3.4761 &  11.2717 r
  mprj/io_out[29] (net)                                  1   0.3376 
  mprj/io_out[29] (user_proj_example)                                          0.0000   1.0500            0.0000 &  11.2717 r
  io_out[29] (net) 
  io_out[29] (out)                                                    2.2505   5.8069   1.0500   0.9079   1.1287 &  12.4004 r
  data arrival time                                                                                                 12.4004

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -12.4004
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -4.5004

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5905 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5905 

  slack (with derating applied) (VIOLATED)                                                               -4.5004 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.9099 



  Startpoint: mprj/o_FF[92]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[60]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2370   1.0500   0.0000   0.1260 &   0.1260 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   1.0500            3.3357 &   3.4617 r
  mprj/clk (net)                                       826   2.9126 
  mprj/o_FF[92]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.8422   1.0500   0.0000   1.0168 &   4.4784 r
  mprj/o_FF[92]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.3634   1.0500            1.1958 &   5.6742 r
  mprj/o_q[92] (net)                                     2   0.0187 
  mprj/o_dly[92]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0175   0.3634   1.0500   0.0071   0.0077 &   5.6819 r
  mprj/o_dly[92]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.6512   1.0500            2.6577 &   8.3396 r
  mprj/o_q_dly[92] (net)                                 2   0.0360 
  mprj/o_BUF[92]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.1810   0.6512   1.0500   0.0703   0.0746 &   8.4143 r
  mprj/o_BUF[92]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            5.2428   1.0500            3.1949 &  11.6092 r
  mprj/la_data_out[60] (net)                             1   0.3062 
  mprj/la_data_out[60] (user_proj_example)                                     0.0000   1.0500            0.0000 &  11.6092 r
  la_data_out[60] (net) 
  la_data_out[60] (out)                                               1.4163   5.2535   1.0500   0.5765   0.7571 &  12.3662 r
  data arrival time                                                                                                 12.3662

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -12.3662
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -4.4662

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5889 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5889 

  slack (with derating applied) (VIOLATED)                                                               -4.4662 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.8774 



  Startpoint: mprj/o_FF[142]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[5] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2370   1.0500   0.0000   0.1260 &   0.1260 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   1.0500            3.3357 &   3.4617 r
  mprj/clk (net)                                       826   2.9126 
  mprj/o_FF[142]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.7992   1.0500   0.0000   0.6854 &   4.1471 r
  mprj/o_FF[142]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.2157   1.0500            1.1036 &   5.2507 r
  mprj/o_q[142] (net)                                    1   0.0093 
  mprj/o_dly[142]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0119   0.2157   1.0500   0.0048   0.0052 &   5.2559 r
  mprj/o_dly[142]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.4455   1.0500            2.5192 &   7.7751 r
  mprj/o_q_dly[142] (net)                                2   0.0231 
  mprj/o_BUF[142]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.1738   0.4455   1.0500   0.0702   0.0741 &   7.8492 r
  mprj/o_BUF[142]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           6.1967   1.0500            3.6428 &  11.4920 r
  mprj/io_oeb[5] (net)                                   1   0.3619 
  mprj/io_oeb[5] (user_proj_example)                                           0.0000   1.0500            0.0000 &  11.4920 r
  io_oeb[5] (net) 
  io_oeb[5] (out)                                                     1.4289   6.2246   1.0500   0.5714   0.8513 &  12.3432 r
  data arrival time                                                                                                 12.3432

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -12.3432
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -4.4432

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5878 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5878 

  slack (with derating applied) (VIOLATED)                                                               -4.4432 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.8555 



  Startpoint: mprj/o_FF[38]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[6]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2370   1.0500   0.0000   0.1260 &   0.1260 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   1.0500            3.3357 &   3.4617 r
  mprj/clk (net)                                       826   2.9126 
  mprj/o_FF[38]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.7743   1.0500   0.0000   0.6034 &   4.0651 r
  mprj/o_FF[38]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2226   1.0500            1.1075 &   5.1726 r
  mprj/o_q[38] (net)                                     2   0.0097 
  mprj/o_dly[38]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.2226   1.0500   0.0000   0.0001 &   5.1727 r
  mprj/o_dly[38]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.3223   1.0500            2.4425 &   7.6153 r
  mprj/o_q_dly[38] (net)                                 2   0.0152 
  mprj/o_BUF[38]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.3223   1.0500   0.0000   0.0002 &   7.6155 r
  mprj/o_BUF[38]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            5.2614   1.0500            3.1728 &  10.7883 r
  mprj/la_data_out[6] (net)                              1   0.3064 
  mprj/la_data_out[6] (user_proj_example)                                      0.0000   1.0500            0.0000 &  10.7883 r
  la_data_out[6] (net) 
  la_data_out[6] (out)                                                3.2045   5.2724   1.0500   1.2901   1.5000 &  12.2884 r
  data arrival time                                                                                                 12.2884

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -12.2884
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -4.3884

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5852 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5852 

  slack (with derating applied) (VIOLATED)                                                               -4.3884 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.8032 



  Startpoint: mprj/o_FF[171]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[34] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2370   1.0500   0.0000   0.1260 &   0.1260 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   1.0500            3.3357 &   3.4617 r
  mprj/clk (net)                                       826   2.9126 
  mprj/o_FF[171]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.8051   1.0500   0.0000   0.8238 &   4.2854 r
  mprj/o_FF[171]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.2203   1.0500            1.1065 &   5.3919 r
  mprj/o_q[171] (net)                                    2   0.0096 
  mprj/o_dly[171]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.2203   1.0500   0.0000   0.0001 &   5.3920 r
  mprj/o_dly[171]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.3175   1.0500            2.4391 &   7.8312 r
  mprj/o_q_dly[171] (net)                                2   0.0149 
  mprj/o_BUF[171]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.3175   1.0500   0.0000   0.0002 &   7.8314 r
  mprj/o_BUF[171]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           6.8963   1.0500            4.0251 &  11.8565 r
  mprj/io_oeb[34] (net)                                  1   0.4030 
  mprj/io_oeb[34] (user_proj_example)                                          0.0000   1.0500            0.0000 &  11.8565 r
  io_oeb[34] (net) 
  io_oeb[34] (out)                                                    0.2852   6.9273   1.0500   0.1078   0.4162 &  12.2727 r
  data arrival time                                                                                                 12.2727

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -12.2727
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -4.3727

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5844 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5844 

  slack (with derating applied) (VIOLATED)                                                               -4.3727 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.7883 



  Startpoint: mprj/o_FF[84]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[52]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2370   1.0500   0.0000   0.1260 &   0.1260 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   1.0500            3.3357 &   3.4617 r
  mprj/clk (net)                                       826   2.9126 
  mprj/o_FF[84]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.8422   1.0500   0.0000   1.0177 &   4.4794 r
  mprj/o_FF[84]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2907   1.0500            1.1507 &   5.6301 r
  mprj/o_q[84] (net)                                     2   0.0141 
  mprj/o_dly[84]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.1560   0.2907   1.0500   0.0644   0.0678 &   5.6978 r
  mprj/o_dly[84]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.4209   1.0500            2.5129 &   8.2108 r
  mprj/o_q_dly[84] (net)                                 2   0.0215 
  mprj/o_BUF[84]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0722   0.4209   1.0500   0.0279   0.0297 &   8.2404 r
  mprj/o_BUF[84]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            5.2519   1.0500            3.1886 &  11.4290 r
  mprj/la_data_out[52] (net)                             1   0.3067 
  mprj/la_data_out[52] (user_proj_example)                                     0.0000   1.0500            0.0000 &  11.4290 r
  la_data_out[52] (net) 
  la_data_out[52] (out)                                               1.4501   5.2611   1.0500   0.5898   0.7613 &  12.1903 r
  data arrival time                                                                                                 12.1903

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -12.1903
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -4.2903

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5805 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5805 

  slack (with derating applied) (VIOLATED)                                                               -4.2903 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.7098 



  Startpoint: mprj/o_FF[170]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[33] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2370   1.0500   0.0000   0.1260 &   0.1260 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   1.0500            3.3357 &   3.4617 r
  mprj/clk (net)                                       826   2.9126 
  mprj/o_FF[170]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.8052   1.0500   0.0000   0.8182 &   4.2799 r
  mprj/o_FF[170]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1296   1.0500            1.0447 &   5.3246 r
  mprj/o_q[170] (net)                                    1   0.0035 
  mprj/o_dly[170]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.1296   1.0500   0.0000   0.0000 &   5.3246 r
  mprj/o_dly[170]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.2873   1.0500            2.4078 &   7.7324 r
  mprj/o_q_dly[170] (net)                                2   0.0129 
  mprj/o_BUF[170]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0381   0.2873   1.0500   0.0152   0.0161 &   7.7485 r
  mprj/o_BUF[170]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           6.5781   1.0500            3.8538 &  11.6024 r
  mprj/io_oeb[33] (net)                                  1   0.3847 
  mprj/io_oeb[33] (user_proj_example)                                          0.0000   1.0500            0.0000 &  11.6024 r
  io_oeb[33] (net) 
  io_oeb[33] (out)                                                    0.7352   6.6051   1.0500   0.2901   0.5787 &  12.1811 r
  data arrival time                                                                                                 12.1811

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -12.1811
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -4.2811

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5801 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5801 

  slack (with derating applied) (VIOLATED)                                                               -4.2811 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.7010 



  Startpoint: mprj/o_FF[86]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[54]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2370   1.0500   0.0000   0.1260 &   0.1260 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   1.0500            3.3357 &   3.4617 r
  mprj/clk (net)                                       826   2.9126 
  mprj/o_FF[86]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.8422   1.0500   0.0000   1.0184 &   4.4801 r
  mprj/o_FF[86]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2347   1.0500            1.1160 &   5.5960 r
  mprj/o_q[86] (net)                                     1   0.0105 
  mprj/o_dly[86]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0858   0.2347   1.0500   0.0351   0.0370 &   5.6330 r
  mprj/o_dly[86]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.3856   1.0500            2.4851 &   8.1181 r
  mprj/o_q_dly[86] (net)                                 2   0.0193 
  mprj/o_BUF[86]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.3856   1.0500   0.0000   0.0003 &   8.1184 r
  mprj/o_BUF[86]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            5.2379   1.0500            3.1741 &  11.2925 r
  mprj/la_data_out[54] (net)                             1   0.3056 
  mprj/la_data_out[54] (user_proj_example)                                     0.0000   1.0500            0.0000 &  11.2925 r
  la_data_out[54] (net) 
  la_data_out[54] (out)                                               1.7530   5.2477   1.0500   0.7079   0.8885 &  12.1810 r
  data arrival time                                                                                                 12.1810

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -12.1810
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -4.2810

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5800 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5800 

  slack (with derating applied) (VIOLATED)                                                               -4.2810 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.7010 



  Startpoint: mprj/o_FF[35]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[3]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2370   1.0500   0.0000   0.1260 &   0.1260 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   1.0500            3.3357 &   3.4617 r
  mprj/clk (net)                                       826   2.9126 
  mprj/o_FF[35]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.7770   1.0500   0.0000   0.6215 &   4.0832 r
  mprj/o_FF[35]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1784   1.0500            1.0783 &   5.1615 r
  mprj/o_q[35] (net)                                     1   0.0068 
  mprj/o_dly[35]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.1784   1.0500   0.0000   0.0001 &   5.1616 r
  mprj/o_dly[35]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.3170   1.0500            2.4339 &   7.5954 r
  mprj/o_q_dly[35] (net)                                 2   0.0148 
  mprj/o_BUF[35]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.3170   1.0500   0.0000   0.0002 &   7.5956 r
  mprj/o_BUF[35]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            5.3169   1.0500            3.1984 &  10.7940 r
  mprj/la_data_out[3] (net)                              1   0.3093 
  mprj/la_data_out[3] (user_proj_example)                                      0.0000   1.0500            0.0000 &  10.7940 r
  la_data_out[3] (net) 
  la_data_out[3] (out)                                                2.8110   5.3292   1.0500   1.1381   1.3496 &  12.1435 r
  data arrival time                                                                                                 12.1435

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -12.1435
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -4.2435

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5783 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5783 

  slack (with derating applied) (VIOLATED)                                                               -4.2435 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.6653 



  Startpoint: mprj/o_FF[146]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[9] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2370   1.0500   0.0000   0.1260 &   0.1260 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   1.0500            3.3357 &   3.4617 r
  mprj/clk (net)                                       826   2.9126 
  mprj/o_FF[146]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.7732   1.0500   0.0000   0.6812 &   4.1429 r
  mprj/o_FF[146]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1462   1.0500            1.0558 &   5.1987 r
  mprj/o_q[146] (net)                                    1   0.0046 
  mprj/o_dly[146]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.1462   1.0500   0.0000   0.0000 &   5.1987 r
  mprj/o_dly[146]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.4446   1.0500            2.5107 &   7.7094 r
  mprj/o_q_dly[146] (net)                                2   0.0230 
  mprj/o_BUF[146]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0281   0.4446   1.0500   0.0112   0.0122 &   7.7216 r
  mprj/o_BUF[146]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           5.3367   1.0500            3.2474 &  10.9690 r
  mprj/io_oeb[9] (net)                                   1   0.3123 
  mprj/io_oeb[9] (user_proj_example)                                           0.0000   1.0500            0.0000 &  10.9690 r
  io_oeb[9] (net) 
  io_oeb[9] (out)                                                     2.3753   5.3444   1.0500   0.9658   1.1466 &  12.1156 r
  data arrival time                                                                                                 12.1156

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -12.1156
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -4.2156

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5769 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5769 

  slack (with derating applied) (VIOLATED)                                                               -4.2156 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.6386 



  Startpoint: mprj/o_FF[77]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[45]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2370   1.0500   0.0000   0.1260 &   0.1260 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   1.0500            3.3357 &   3.4617 r
  mprj/clk (net)                                       826   2.9126 
  mprj/o_FF[77]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.8230   1.0500   0.0000   0.9589 &   4.4205 r
  mprj/o_FF[77]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2018   1.0500            1.0953 &   5.5158 r
  mprj/o_q[77] (net)                                     1   0.0084 
  mprj/o_dly[77]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.2018   1.0500   0.0000   0.0001 &   5.5159 r
  mprj/o_dly[77]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.5126   1.0500            2.5582 &   8.0741 r
  mprj/o_q_dly[77] (net)                                 2   0.0273 
  mprj/o_BUF[77]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.5126   1.0500   0.0000   0.0005 &   8.0746 r
  mprj/o_BUF[77]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            5.2212   1.0500            3.1815 &  11.2561 r
  mprj/la_data_out[45] (net)                             1   0.3052 
  mprj/la_data_out[45] (user_proj_example)                                     0.0000   1.0500            0.0000 &  11.2561 r
  la_data_out[45] (net) 
  la_data_out[45] (out)                                               1.4308   5.2299   1.0500   0.5705   0.7353 &  11.9914 r
  data arrival time                                                                                                 11.9914

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -11.9914
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -4.0914

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5710 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5710 

  slack (with derating applied) (VIOLATED)                                                               -4.0914 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.5204 



  Startpoint: mprj/o_FF[2]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[2]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2370   1.0500   0.0000   0.1260 &   0.1260 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   1.0500            3.3357 &   3.4617 r
  mprj/clk (net)                                       826   2.9126 
  mprj/o_FF[2]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   6.6430   1.0500   0.0000   0.1346 &   3.5963 r
  mprj/o_FF[2]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                             0.2090   1.0500            1.0971 &   4.6934 r
  mprj/o_q[2] (net)                                      2   0.0089 
  mprj/o_dly[2]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                   0.0000   0.2090   1.0500   0.0000   0.0001 &   4.6935 r
  mprj/o_dly[2]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                            0.3672   1.0500            2.4701 &   7.1637 r
  mprj/o_q_dly[2] (net)                                  2   0.0181 
  mprj/o_BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                    0.0259   0.3672   1.0500   0.0103   0.0110 &   7.1747 r
  mprj/o_BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                             6.0760   1.0500            3.6391 &  10.8138 r
  mprj/wbs_dat_o[2] (net)                                1   0.3542 
  mprj/wbs_dat_o[2] (user_proj_example)                                        0.0000   1.0500            0.0000 &  10.8138 r
  wbs_dat_o[2] (net) 
  wbs_dat_o[2] (out)                                                  2.2334   6.0896   1.0500   0.8992   1.1343 &  11.9481 r
  data arrival time                                                                                                 11.9481

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -11.9481
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -4.0481

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5690 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5690 

  slack (with derating applied) (VIOLATED)                                                               -4.0481 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.4791 



  Startpoint: mprj/o_FF[91]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[59]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2370   1.0500   0.0000   0.1260 &   0.1260 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   1.0500            3.3357 &   3.4617 r
  mprj/clk (net)                                       826   2.9126 
  mprj/o_FF[91]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.8422   1.0500   0.0000   1.0175 &   4.4792 r
  mprj/o_FF[91]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.3697   1.0500            1.1997 &   5.6789 r
  mprj/o_q[91] (net)                                     2   0.0191 
  mprj/o_dly[91]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.2298   0.3697   1.0500   0.0934   0.0984 &   5.7772 r
  mprj/o_dly[91]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.5682   1.0500            2.6078 &   8.3850 r
  mprj/o_q_dly[91] (net)                                 2   0.0308 
  mprj/o_BUF[91]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.1870   0.5682   1.0500   0.0741   0.0785 &   8.4635 r
  mprj/o_BUF[91]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            4.9358   1.0500            3.0078 &  11.4713 r
  mprj/la_data_out[59] (net)                             1   0.2876 
  mprj/la_data_out[59] (user_proj_example)                                     0.0000   1.0500            0.0000 &  11.4713 r
  la_data_out[59] (net) 
  la_data_out[59] (out)                                               0.7567   4.9472   1.0500   0.3037   0.4672 &  11.9385 r
  data arrival time                                                                                                 11.9385

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -11.9385
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -4.0385

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5685 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5685 

  slack (with derating applied) (VIOLATED)                                                               -4.0385 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.4700 



  Startpoint: mprj/o_FF[19]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[19]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2370   1.0500   0.0000   0.1260 &   0.1260 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   1.0500            3.3357 &   3.4617 r
  mprj/clk (net)                                       826   2.9126 
  mprj/o_FF[19]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.7309   1.0500   0.0000   0.3549 &   3.8166 r
  mprj/o_FF[19]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.3646   1.0500            1.1948 &   5.0114 r
  mprj/o_q[19] (net)                                     2   0.0188 
  mprj/o_dly[19]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0648   0.3646   1.0500   0.0264   0.0280 &   5.0394 r
  mprj/o_dly[19]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.2352   1.0500            2.3998 &   7.4392 r
  mprj/o_q_dly[19] (net)                                 2   0.0095 
  mprj/o_BUF[19]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.2352   1.0500   0.0000   0.0001 &   7.4393 r
  mprj/o_BUF[19]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            5.6687   1.0500            3.4130 &  10.8523 r
  mprj/wbs_dat_o[19] (net)                               1   0.3316 
  mprj/wbs_dat_o[19] (user_proj_example)                                       0.0000   1.0500            0.0000 &  10.8523 r
  wbs_dat_o[19] (net) 
  wbs_dat_o[19] (out)                                                 2.1811   5.6782   1.0500   0.8794   1.0766 &  11.9288 r
  data arrival time                                                                                                 11.9288

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -11.9288
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -4.0288

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5680 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5680 

  slack (with derating applied) (VIOLATED)                                                               -4.0288 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.4608 



  Startpoint: mprj/o_FF[90]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[58]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2370   1.0500   0.0000   0.1260 &   0.1260 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   1.0500            3.3357 &   3.4617 r
  mprj/clk (net)                                       826   2.9126 
  mprj/o_FF[90]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.8422   1.0500   0.0000   1.0195 &   4.4812 r
  mprj/o_FF[90]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2216   1.0500            1.1079 &   5.5890 r
  mprj/o_q[90] (net)                                     2   0.0097 
  mprj/o_dly[90]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.2216   1.0500   0.0000   0.0001 &   5.5892 r
  mprj/o_dly[90]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.6544   1.0500            2.6463 &   8.2354 r
  mprj/o_q_dly[90] (net)                                 2   0.0362 
  mprj/o_BUF[90]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0379   0.6544   1.0500   0.0146   0.0162 &   8.2517 r
  mprj/o_BUF[90]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            5.1917   1.0500            3.1580 &  11.4096 r
  mprj/la_data_out[58] (net)                             1   0.3027 
  mprj/la_data_out[58] (user_proj_example)                                     0.0000   1.0500            0.0000 &  11.4096 r
  la_data_out[58] (net) 
  la_data_out[58] (out)                                               0.8477   5.2036   1.0500   0.3412   0.5143 &  11.9240 r
  data arrival time                                                                                                 11.9240

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -11.9240
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -4.0240

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5678 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5678 

  slack (with derating applied) (VIOLATED)                                                               -4.0240 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.4562 



  Startpoint: mprj/o_FF[72]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[40]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2370   1.0500   0.0000   0.1260 &   0.1260 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   1.0500            3.3357 &   3.4617 r
  mprj/clk (net)                                       826   2.9126 
  mprj/o_FF[72]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.8237   1.0500   0.0000   0.9573 &   4.4190 r
  mprj/o_FF[72]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2554   1.0500            1.1286 &   5.5475 r
  mprj/o_q[72] (net)                                     2   0.0118 
  mprj/o_dly[72]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.2554   1.0500   0.0000   0.0002 &   5.5477 r
  mprj/o_dly[72]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.7388   1.0500            2.7000 &   8.2477 r
  mprj/o_q_dly[72] (net)                                 2   0.0413 
  mprj/o_BUF[72]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.7388   1.0500   0.0000   0.0013 &   8.2490 r
  mprj/o_BUF[72]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            4.9282   1.0500            3.0138 &  11.2628 r
  mprj/la_data_out[40] (net)                             1   0.2875 
  mprj/la_data_out[40] (user_proj_example)                                     0.0000   1.0500            0.0000 &  11.2628 r
  la_data_out[40] (net) 
  la_data_out[40] (out)                                               1.2640   4.9382   1.0500   0.4994   0.6602 &  11.9229 r
  data arrival time                                                                                                 11.9229

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -11.9229
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -4.0229

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5678 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5678 

  slack (with derating applied) (VIOLATED)                                                               -4.0229 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.4552 



  Startpoint: mprj/o_FF[85]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[53]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2370   1.0500   0.0000   0.1260 &   0.1260 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   1.0500            3.3357 &   3.4617 r
  mprj/clk (net)                                       826   2.9126 
  mprj/o_FF[85]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.8422   1.0500   0.0000   1.0180 &   4.4797 r
  mprj/o_FF[85]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2252   1.0500            1.1101 &   5.5897 r
  mprj/o_q[85] (net)                                     2   0.0099 
  mprj/o_dly[85]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.2252   1.0500   0.0000   0.0001 &   5.5899 r
  mprj/o_dly[85]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.5108   1.0500            2.5598 &   8.1496 r
  mprj/o_q_dly[85] (net)                                 2   0.0272 
  mprj/o_BUF[85]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0651   0.5108   1.0500   0.0262   0.0279 &   8.1775 r
  mprj/o_BUF[85]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            5.0501   1.0500            3.0746 &  11.2521 r
  mprj/la_data_out[53] (net)                             1   0.2946 
  mprj/la_data_out[53] (user_proj_example)                                     0.0000   1.0500            0.0000 &  11.2521 r
  la_data_out[53] (net) 
  la_data_out[53] (out)                                               1.2029   5.0603   1.0500   0.4906   0.6591 &  11.9112 r
  data arrival time                                                                                                 11.9112

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -11.9112
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -4.0112

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5672 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5672 

  slack (with derating applied) (VIOLATED)                                                               -4.0112 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.4440 



  Startpoint: mprj/o_FF[100]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[1] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2370   1.0500   0.0000   0.1260 &   0.1260 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   1.0500            3.3357 &   3.4617 r
  mprj/clk (net)                                       826   2.9126 
  mprj/o_FF[100]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.7991   1.0500   0.0000   0.6934 &   4.1551 r
  mprj/o_FF[100]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.2410   1.0500            1.1193 &   5.2744 r
  mprj/o_q[100] (net)                                    2   0.0109 
  mprj/o_dly[100]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0310   0.2410   1.0500   0.0123   0.0131 &   5.2875 r
  mprj/o_dly[100]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.1632   1.0500            2.3371 &   7.6246 r
  mprj/o_q_dly[100] (net)                                1   0.0047 
  mprj/o_BUF[100]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.1632   1.0500   0.0000   0.0001 &   7.6246 r
  mprj/o_BUF[100]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           6.8291   1.0500            3.9662 &  11.5909 r
  mprj/io_out[1] (net)                                   1   0.3996 
  mprj/io_out[1] (user_proj_example)                                           0.0000   1.0500            0.0000 &  11.5909 r
  io_out[1] (net) 
  io_out[1] (out)                                                     0.0000   6.8635   1.0500   0.0000   0.3127 &  11.9035 r
  data arrival time                                                                                                 11.9035

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -11.9035
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -4.0035

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5668 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5668 

  slack (with derating applied) (VIOLATED)                                                               -4.0035 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.4367 



  Startpoint: mprj/o_FF[169]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[32] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2370   1.0500   0.0000   0.1260 &   0.1260 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   1.0500            3.3357 &   3.4617 r
  mprj/clk (net)                                       826   2.9126 
  mprj/o_FF[169]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.8052   1.0500   0.0000   0.8170 &   4.2787 r
  mprj/o_FF[169]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1904   1.0500            1.0871 &   5.3658 r
  mprj/o_q[169] (net)                                    1   0.0076 
  mprj/o_dly[169]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0504   0.1904   1.0500   0.0205   0.0216 &   5.3874 r
  mprj/o_dly[169]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.2742   1.0500            2.4074 &   7.7948 r
  mprj/o_q_dly[169] (net)                                2   0.0120 
  mprj/o_BUF[169]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0877   0.2743   1.0500   0.0355   0.0373 &   7.8322 r
  mprj/o_BUF[169]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           6.2720   1.0500            3.6905 &  11.5226 r
  mprj/io_oeb[32] (net)                                  1   0.3671 
  mprj/io_oeb[32] (user_proj_example)                                          0.0000   1.0500            0.0000 &  11.5226 r
  io_oeb[32] (net) 
  io_oeb[32] (out)                                                    0.3231   6.2955   1.0500   0.1221   0.3762 &  11.8988 r
  data arrival time                                                                                                 11.8988

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -11.8988
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.9988

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5666 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5666 

  slack (with derating applied) (VIOLATED)                                                               -3.9988 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.4322 



  Startpoint: mprj/o_FF[71]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[39]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2370   1.0500   0.0000   0.1260 &   0.1260 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   1.0500            3.3357 &   3.4617 r
  mprj/clk (net)                                       826   2.9126 
  mprj/o_FF[71]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.8240   1.0500   0.0000   0.9565 &   4.4182 r
  mprj/o_FF[71]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2037   1.0500            1.0965 &   5.5147 r
  mprj/o_q[71] (net)                                     2   0.0085 
  mprj/o_dly[71]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.2037   1.0500   0.0000   0.0001 &   5.5148 r
  mprj/o_dly[71]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.7098   1.0500            2.6769 &   8.1917 r
  mprj/o_q_dly[71] (net)                                 2   0.0396 
  mprj/o_BUF[71]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.1472   0.7098   1.0500   0.0575   0.0614 &   8.2531 r
  mprj/o_BUF[71]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            4.8035   1.0500            2.9533 &  11.2064 r
  mprj/la_data_out[39] (net)                             1   0.2808 
  mprj/la_data_out[39] (user_proj_example)                                     0.0000   1.0500            0.0000 &  11.2064 r
  la_data_out[39] (net) 
  la_data_out[39] (out)                                               1.3118   4.8113   1.0500   0.5338   0.6833 &  11.8897 r
  data arrival time                                                                                                 11.8897

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -11.8897
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.9897

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5662 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5662 

  slack (with derating applied) (VIOLATED)                                                               -3.9897 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.4235 



  Startpoint: mprj/o_FF[78]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[46]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2370   1.0500   0.0000   0.1260 &   0.1260 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   1.0500            3.3357 &   3.4617 r
  mprj/clk (net)                                       826   2.9126 
  mprj/o_FF[78]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.8216   1.0500   0.0000   0.9622 &   4.4239 r
  mprj/o_FF[78]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1872   1.0500            1.0851 &   5.5090 r
  mprj/o_q[78] (net)                                     1   0.0074 
  mprj/o_dly[78]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.1872   1.0500   0.0000   0.0001 &   5.5091 r
  mprj/o_dly[78]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.4131   1.0500            2.4963 &   8.0055 r
  mprj/o_q_dly[78] (net)                                 2   0.0210 
  mprj/o_BUF[78]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0494   0.4131   1.0500   0.0201   0.0214 &   8.0269 r
  mprj/o_BUF[78]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            5.0023   1.0500            3.0417 &  11.0686 r
  mprj/la_data_out[46] (net)                             1   0.2918 
  mprj/la_data_out[46] (user_proj_example)                                     0.0000   1.0500            0.0000 &  11.0686 r
  la_data_out[46] (net) 
  la_data_out[46] (out)                                               1.4996   5.0116   1.0500   0.6080   0.7747 &  11.8433 r
  data arrival time                                                                                                 11.8433

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -11.8433
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.9433

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5640 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5640 

  slack (with derating applied) (VIOLATED)                                                               -3.9433 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.3793 



  Startpoint: mprj/o_FF[34]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[2]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2370   1.0500   0.0000   0.1260 &   0.1260 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   1.0500            3.3357 &   3.4617 r
  mprj/clk (net)                                       826   2.9126 
  mprj/o_FF[34]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.7782   1.0500   0.0000   0.6294 &   4.0911 r
  mprj/o_FF[34]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1574   1.0500            1.0637 &   5.1548 r
  mprj/o_q[34] (net)                                     1   0.0054 
  mprj/o_dly[34]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.1574   1.0500   0.0000   0.0000 &   5.1548 r
  mprj/o_dly[34]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.2829   1.0500            2.4092 &   7.5640 r
  mprj/o_q_dly[34] (net)                                 2   0.0126 
  mprj/o_BUF[34]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.2829   1.0500   0.0000   0.0002 &   7.5641 r
  mprj/o_BUF[34]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            5.0918   1.0500            3.0769 &  10.6411 r
  mprj/la_data_out[2] (net)                              1   0.2968 
  mprj/la_data_out[2] (user_proj_example)                                      0.0000   1.0500            0.0000 &  10.6411 r
  la_data_out[2] (net) 
  la_data_out[2] (out)                                                2.4290   5.1018   1.0500   0.9845   1.1741 &  11.8152 r
  data arrival time                                                                                                 11.8152

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -11.8152
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.9152

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5626 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5626 

  slack (with derating applied) (VIOLATED)                                                               -3.9152 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.3526 



  Startpoint: mprj/o_FF[79]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[47]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2370   1.0500   0.0000   0.1260 &   0.1260 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   1.0500            3.3357 &   3.4617 r
  mprj/clk (net)                                       826   2.9126 
  mprj/o_FF[79]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.8212   1.0500   0.0000   0.9633 &   4.4250 r
  mprj/o_FF[79]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1656   1.0500            1.0701 &   5.4950 r
  mprj/o_q[79] (net)                                     1   0.0059 
  mprj/o_dly[79]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.1656   1.0500   0.0000   0.0001 &   5.4951 r
  mprj/o_dly[79]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.5948   1.0500            2.6038 &   8.0990 r
  mprj/o_q_dly[79] (net)                                 2   0.0324 
  mprj/o_BUF[79]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0728   0.5948   1.0500   0.0287   0.0308 &   8.1298 r
  mprj/o_BUF[79]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            4.9136   1.0500            3.0085 &  11.1383 r
  mprj/la_data_out[47] (net)                             1   0.2870 
  mprj/la_data_out[47] (user_proj_example)                                     0.0000   1.0500            0.0000 &  11.1383 r
  la_data_out[47] (net) 
  la_data_out[47] (out)                                               1.1598   4.9224   1.0500   0.4729   0.6285 &  11.7668 r
  data arrival time                                                                                                 11.7668

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -11.7668
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.8668

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5603 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5603 

  slack (with derating applied) (VIOLATED)                                                               -3.8668 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.3064 



  Startpoint: mprj/o_FF[97]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: user_irq[1]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2370   1.0500   0.0000   0.1260 &   0.1260 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   1.0500            3.3357 &   3.4617 r
  mprj/clk (net)                                       826   2.9126 
  mprj/o_FF[97]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.8422   1.0500   0.0000   1.0180 &   4.4797 r
  mprj/o_FF[97]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1537   1.0500            1.0620 &   5.5417 r
  mprj/o_q[97] (net)                                     1   0.0051 
  mprj/o_dly[97]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.1537   1.0500   0.0000   0.0001 &   5.5418 r
  mprj/o_dly[97]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.3945   1.0500            2.4812 &   8.0230 r
  mprj/o_q_dly[97] (net)                                 2   0.0199 
  mprj/o_BUF[97]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.3945   1.0500   0.0000   0.0003 &   8.0233 r
  mprj/o_BUF[97]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            5.2719   1.0500            3.1673 &  11.1906 r
  mprj/irq[1] (net)                                      1   0.3090 
  mprj/irq[1] (user_proj_example)                                              0.0000   1.0500            0.0000 &  11.1906 r
  user_irq[1] (net) 
  user_irq[1] (out)                                                   0.8667   5.2858   1.0500   0.3489   0.5361 &  11.7267 r
  data arrival time                                                                                                 11.7267

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -11.7267
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.8267

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5584 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5584 

  slack (with derating applied) (VIOLATED)                                                               -3.8267 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.2683 



  Startpoint: mprj/o_FF[101]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[2] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2370   1.0500   0.0000   0.1260 &   0.1260 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   1.0500            3.3357 &   3.4617 r
  mprj/clk (net)                                       826   2.9126 
  mprj/o_FF[101]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.7991   1.0500   0.0000   0.6926 &   4.1542 r
  mprj/o_FF[101]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.2561   1.0500            1.1286 &   5.2828 r
  mprj/o_q[101] (net)                                    2   0.0119 
  mprj/o_dly[101]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0832   0.2561   1.0500   0.0336   0.0355 &   5.3183 r
  mprj/o_dly[101]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.1545   1.0500            2.3326 &   7.6509 r
  mprj/o_q_dly[101] (net)                                1   0.0042 
  mprj/o_BUF[101]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.1545   1.0500   0.0000   0.0000 &   7.6509 r
  mprj/o_BUF[101]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           6.4401   1.0500            3.7619 &  11.4128 r
  mprj/io_out[2] (net)                                   1   0.3771 
  mprj/io_out[2] (user_proj_example)                                           0.0000   1.0500            0.0000 &  11.4128 r
  io_out[2] (net) 
  io_out[2] (out)                                                     0.0000   6.4685   1.0500   0.0000   0.2772 &  11.6900 r
  data arrival time                                                                                                 11.6900

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -11.6900
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.7900

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5567 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5567 

  slack (with derating applied) (VIOLATED)                                                               -3.7900 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.2334 



  Startpoint: mprj/o_FF[131]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[32] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2370   1.0500   0.0000   0.1260 &   0.1260 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   1.0500            3.3357 &   3.4617 r
  mprj/clk (net)                                       826   2.9126 
  mprj/o_FF[131]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.8052   1.0500   0.0000   0.8172 &   4.2789 r
  mprj/o_FF[131]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1949   1.0500            1.0902 &   5.3691 r
  mprj/o_q[131] (net)                                    1   0.0079 
  mprj/o_dly[131]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.1949   1.0500   0.0000   0.0001 &   5.3692 r
  mprj/o_dly[131]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.2849   1.0500            2.4149 &   7.7841 r
  mprj/o_q_dly[131] (net)                                2   0.0127 
  mprj/o_BUF[131]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0560   0.2849   1.0500   0.0216   0.0229 &   7.8070 r
  mprj/o_BUF[131]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           6.1722   1.0500            3.6461 &  11.4531 r
  mprj/io_out[32] (net)                                  1   0.3615 
  mprj/io_out[32] (user_proj_example)                                          0.0000   1.0500            0.0000 &  11.4531 r
  io_out[32] (net) 
  io_out[32] (out)                                                    0.0000   6.1930   1.0500   0.0000   0.2335 &  11.6866 r
  data arrival time                                                                                                 11.6866

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -11.6866
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.7866

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5565 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5565 

  slack (with derating applied) (VIOLATED)                                                               -3.7866 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.2301 



  Startpoint: mprj/o_FF[129]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[30] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2370   1.0500   0.0000   0.1260 &   0.1260 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   1.0500            3.3357 &   3.4617 r
  mprj/clk (net)                                       826   2.9126 
  mprj/o_FF[129]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.8052   1.0500   0.0000   0.8168 &   4.2785 r
  mprj/o_FF[129]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1577   1.0500            1.0643 &   5.3428 r
  mprj/o_q[129] (net)                                    1   0.0054 
  mprj/o_dly[129]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0592   0.1577   1.0500   0.0238   0.0250 &   5.3678 r
  mprj/o_dly[129]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.3372   1.0500            2.4446 &   7.8124 r
  mprj/o_q_dly[129] (net)                                2   0.0161 
  mprj/o_BUF[129]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0969   0.3372   1.0500   0.0393   0.0415 &   7.8538 r
  mprj/o_BUF[129]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           5.5784   1.0500            3.3236 &  11.1774 r
  mprj/io_out[30] (net)                                  1   0.3265 
  mprj/io_out[30] (user_proj_example)                                          0.0000   1.0500            0.0000 &  11.1774 r
  io_out[30] (net) 
  io_out[30] (out)                                                    0.7726   5.5947   1.0500   0.3002   0.5064 &  11.6839 r
  data arrival time                                                                                                 11.6839

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -11.6839
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.7839

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5564 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5564 

  slack (with derating applied) (VIOLATED)                                                               -3.7839 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.2275 



  Startpoint: mprj/o_FF[139]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[2] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2370   1.0500   0.0000   0.1260 &   0.1260 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   1.0500            3.3357 &   3.4617 r
  mprj/clk (net)                                       826   2.9126 
  mprj/o_FF[139]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.7991   1.0500   0.0000   0.6928 &   4.1545 r
  mprj/o_FF[139]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.2931   1.0500            1.1516 &   5.3061 r
  mprj/o_q[139] (net)                                    2   0.0142 
  mprj/o_dly[139]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0128   0.2931   1.0500   0.0050   0.0055 &   5.3116 r
  mprj/o_dly[139]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.1409   1.0500            2.3271 &   7.6387 r
  mprj/o_q_dly[139] (net)                                1   0.0032 
  mprj/o_BUF[139]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.1409   1.0500   0.0000   0.0000 &   7.6387 r
  mprj/o_BUF[139]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           6.4493   1.0500            3.7648 &  11.4035 r
  mprj/io_oeb[2] (net)                                   1   0.3777 
  mprj/io_oeb[2] (user_proj_example)                                           0.0000   1.0500            0.0000 &  11.4035 r
  io_oeb[2] (net) 
  io_oeb[2] (out)                                                     0.0000   6.4778   1.0500   0.0000   0.2762 &  11.6797 r
  data arrival time                                                                                                 11.6797

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -11.6797
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.7797

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5562 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5562 

  slack (with derating applied) (VIOLATED)                                                               -3.7797 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.2236 



  Startpoint: mprj/o_FF[16]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[16]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2370   1.0500   0.0000   0.1260 &   0.1260 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   1.0500            3.3357 &   3.4617 r
  mprj/clk (net)                                       826   2.9126 
  mprj/o_FF[16]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.6989   1.0500   0.0000   0.2604 &   3.7221 r
  mprj/o_FF[16]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2531   1.0500            1.1252 &   4.8473 r
  mprj/o_q[16] (net)                                     2   0.0117 
  mprj/o_dly[16]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0632   0.2531   1.0500   0.0252   0.0266 &   4.8739 r
  mprj/o_dly[16]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.3912   1.0500            2.4906 &   7.3646 r
  mprj/o_q_dly[16] (net)                                 2   0.0197 
  mprj/o_BUF[16]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0750   0.3912   1.0500   0.0304   0.0321 &   7.3967 r
  mprj/o_BUF[16]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            5.5431   1.0500            3.3438 &  10.7405 r
  mprj/wbs_dat_o[16] (net)                               1   0.3233 
  mprj/wbs_dat_o[16] (user_proj_example)                                       0.0000   1.0500            0.0000 &  10.7405 r
  wbs_dat_o[16] (net) 
  wbs_dat_o[16] (out)                                                 1.8068   5.5541   1.0500   0.7303   0.9259 &  11.6665 r
  data arrival time                                                                                                 11.6665

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -11.6665
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.7665

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5555 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5555 

  slack (with derating applied) (VIOLATED)                                                               -3.7665 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.2109 



  Startpoint: mprj/o_FF[88]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[56]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2370   1.0500   0.0000   0.1260 &   0.1260 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   1.0500            3.3357 &   3.4617 r
  mprj/clk (net)                                       826   2.9126 
  mprj/o_FF[88]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.8422   1.0500   0.0000   1.0186 &   4.4802 r
  mprj/o_FF[88]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2130   1.0500            1.1025 &   5.5827 r
  mprj/o_q[88] (net)                                     2   0.0091 
  mprj/o_dly[88]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.2130   1.0500   0.0000   0.0001 &   5.5829 r
  mprj/o_dly[88]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.5805   1.0500            2.6005 &   8.1834 r
  mprj/o_q_dly[88] (net)                                 2   0.0315 
  mprj/o_BUF[88]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.1935   0.5805   1.0500   0.0752   0.0796 &   8.2630 r
  mprj/o_BUF[88]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            4.7426   1.0500            2.8980 &  11.1610 r
  mprj/la_data_out[56] (net)                             1   0.2762 
  mprj/la_data_out[56] (user_proj_example)                                     0.0000   1.0500            0.0000 &  11.1610 r
  la_data_out[56] (net) 
  la_data_out[56] (out)                                               0.8509   4.7536   1.0500   0.3438   0.5020 &  11.6630 r
  data arrival time                                                                                                 11.6630

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -11.6630
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.7630

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5554 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5554 

  slack (with derating applied) (VIOLATED)                                                               -3.7630 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.2076 



  Startpoint: mprj/o_FF[1]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[1]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2370   1.0500   0.0000   0.1260 &   0.1260 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   1.0500            3.3357 &   3.4617 r
  mprj/clk (net)                                       826   2.9126 
  mprj/o_FF[1]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   6.6431   1.0500   0.0000   0.1339 &   3.5956 r
  mprj/o_FF[1]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                             0.2327   1.0500            1.1118 &   4.7074 r
  mprj/o_q[1] (net)                                      2   0.0104 
  mprj/o_dly[1]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                   0.0000   0.2327   1.0500   0.0000   0.0001 &   4.7075 r
  mprj/o_dly[1]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                            0.3572   1.0500            2.4664 &   7.1739 r
  mprj/o_q_dly[1] (net)                                  2   0.0175 
  mprj/o_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                    0.0252   0.3572   1.0500   0.0099   0.0107 &   7.1846 r
  mprj/o_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                             5.8594   1.0500            3.5110 &  10.6956 r
  mprj/wbs_dat_o[1] (net)                                1   0.3412 
  mprj/wbs_dat_o[1] (user_proj_example)                                        0.0000   1.0500            0.0000 &  10.6956 r
  wbs_dat_o[1] (net) 
  wbs_dat_o[1] (out)                                                  1.7863   5.8734   1.0500   0.7237   0.9469 &  11.6425 r
  data arrival time                                                                                                 11.6425

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -11.6425
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.7425

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5544 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5544 

  slack (with derating applied) (VIOLATED)                                                               -3.7425 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.1881 



  Startpoint: mprj/o_FF[76]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[44]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2370   1.0500   0.0000   0.1260 &   0.1260 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   1.0500            3.3357 &   3.4617 r
  mprj/clk (net)                                       826   2.9126 
  mprj/o_FF[76]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.8211   1.0500   0.0000   0.9634 &   4.4251 r
  mprj/o_FF[76]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2106   1.0500            1.1007 &   5.5258 r
  mprj/o_q[76] (net)                                     2   0.0090 
  mprj/o_dly[76]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.2106   1.0500   0.0000   0.0001 &   5.5259 r
  mprj/o_dly[76]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.5282   1.0500            2.5686 &   8.0946 r
  mprj/o_q_dly[76] (net)                                 2   0.0283 
  mprj/o_BUF[76]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.5282   1.0500   0.0000   0.0006 &   8.0951 r
  mprj/o_BUF[76]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            4.8056   1.0500            2.9402 &  11.0353 r
  mprj/la_data_out[44] (net)                             1   0.2804 
  mprj/la_data_out[44] (user_proj_example)                                     0.0000   1.0500            0.0000 &  11.0353 r
  la_data_out[44] (net) 
  la_data_out[44] (out)                                               1.1097   4.8144   1.0500   0.4524   0.6034 &  11.6387 r
  data arrival time                                                                                                 11.6387

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -11.6387
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.7387

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5542 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5542 

  slack (with derating applied) (VIOLATED)                                                               -3.7387 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.1845 



  Startpoint: mprj/o_FF[145]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[8] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2370   1.0500   0.0000   0.1260 &   0.1260 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   1.0500            3.3357 &   3.4617 r
  mprj/clk (net)                                       826   2.9126 
  mprj/o_FF[145]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.7992   1.0500   0.0000   0.6866 &   4.1482 r
  mprj/o_FF[145]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1279   1.0500            1.0434 &   5.1916 r
  mprj/o_q[145] (net)                                    1   0.0033 
  mprj/o_dly[145]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.1279   1.0500   0.0000   0.0000 &   5.1917 r
  mprj/o_dly[145]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.2605   1.0500            2.3901 &   7.5818 r
  mprj/o_q_dly[145] (net)                                2   0.0111 
  mprj/o_BUF[145]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.2605   1.0500   0.0000   0.0001 &   7.5819 r
  mprj/o_BUF[145]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           5.5417   1.0500            3.3382 &  10.9201 r
  mprj/io_oeb[8] (net)                                   1   0.3237 
  mprj/io_oeb[8] (user_proj_example)                                           0.0000   1.0500            0.0000 &  10.9201 r
  io_oeb[8] (net) 
  io_oeb[8] (out)                                                     1.3223   5.5514   1.0500   0.5393   0.7167 &  11.6368 r
  data arrival time                                                                                                 11.6368

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -11.6368
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.7368

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5541 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5541 

  slack (with derating applied) (VIOLATED)                                                               -3.7368 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.1827 



  Startpoint: mprj/o_FF[87]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[55]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2370   1.0500   0.0000   0.1260 &   0.1260 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   1.0500            3.3357 &   3.4617 r
  mprj/clk (net)                                       826   2.9126 
  mprj/o_FF[87]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.8422   1.0500   0.0000   1.0189 &   4.4806 r
  mprj/o_FF[87]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2355   1.0500            1.1165 &   5.5971 r
  mprj/o_q[87] (net)                                     2   0.0106 
  mprj/o_dly[87]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.2355   1.0500   0.0000   0.0002 &   5.5972 r
  mprj/o_dly[87]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.4932   1.0500            2.5503 &   8.1476 r
  mprj/o_q_dly[87] (net)                                 2   0.0261 
  mprj/o_BUF[87]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.4932   1.0500   0.0000   0.0005 &   8.1481 r
  mprj/o_BUF[87]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            4.8655   1.0500            2.9610 &  11.1091 r
  mprj/la_data_out[55] (net)                             1   0.2833 
  mprj/la_data_out[55] (user_proj_example)                                     0.0000   1.0500            0.0000 &  11.1091 r
  la_data_out[55] (net) 
  la_data_out[55] (out)                                               0.6805   4.8766   1.0500   0.2720   0.4313 &  11.5404 r
  data arrival time                                                                                                 11.5404

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -11.5404
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.6404

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5495 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5495 

  slack (with derating applied) (VIOLATED)                                                               -3.6404 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.0909 



  Startpoint: mprj/o_FF[65]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[33]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2370   1.0500   0.0000   0.1260 &   0.1260 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   1.0500            3.3357 &   3.4617 r
  mprj/clk (net)                                       826   2.9126 
  mprj/o_FF[65]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.8250   1.0500   0.0000   0.9453 &   4.4070 r
  mprj/o_FF[65]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1461   1.0500            1.0565 &   5.4636 r
  mprj/o_q[65] (net)                                     1   0.0046 
  mprj/o_dly[65]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.1461   1.0500   0.0000   0.0001 &   5.4636 r
  mprj/o_dly[65]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.3936   1.0500            2.4798 &   7.9434 r
  mprj/o_q_dly[65] (net)                                 2   0.0198 
  mprj/o_BUF[65]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0723   0.3936   1.0500   0.0292   0.0310 &   7.9745 r
  mprj/o_BUF[65]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            4.7728   1.0500            2.9158 &  10.8903 r
  mprj/la_data_out[33] (net)                             1   0.2787 
  mprj/la_data_out[33] (user_proj_example)                                     0.0000   1.0500            0.0000 &  10.8903 r
  la_data_out[33] (net) 
  la_data_out[33] (out)                                               1.2521   4.7805   1.0500   0.4966   0.6419 &  11.5322 r
  data arrival time                                                                                                 11.5322

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -11.5322
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.6322

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5491 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5491 

  slack (with derating applied) (VIOLATED)                                                               -3.6322 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.0830 



  Startpoint: mprj/o_FF[164]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[27] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2370   1.0500   0.0000   0.1260 &   0.1260 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   1.0500            3.3357 &   3.4617 r
  mprj/clk (net)                                       826   2.9126 
  mprj/o_FF[164]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.8051   1.0500   0.0000   0.7881 &   4.2498 r
  mprj/o_FF[164]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1598   1.0500            1.0657 &   5.3155 r
  mprj/o_q[164] (net)                                    1   0.0055 
  mprj/o_dly[164]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.1598   1.0500   0.0000   0.0001 &   5.3156 r
  mprj/o_dly[164]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.3608   1.0500            2.4603 &   7.7759 r
  mprj/o_q_dly[164] (net)                                2   0.0177 
  mprj/o_BUF[164]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0229   0.3608   1.0500   0.0093   0.0101 &   7.7859 r
  mprj/o_BUF[164]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           4.9719   1.0500            3.0214 &  10.8074 r
  mprj/io_oeb[27] (net)                                  1   0.2900 
  mprj/io_oeb[27] (user_proj_example)                                          0.0000   1.0500            0.0000 &  10.8074 r
  io_oeb[27] (net) 
  io_oeb[27] (out)                                                    1.4096   4.9806   1.0500   0.5629   0.7245 &  11.5318 r
  data arrival time                                                                                                 11.5318

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -11.5318
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.6318

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5491 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5491 

  slack (with derating applied) (VIOLATED)                                                               -3.6318 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.0827 



  Startpoint: mprj/o_FF[130]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[31] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2370   1.0500   0.0000   0.1260 &   0.1260 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   1.0500            3.3357 &   3.4617 r
  mprj/clk (net)                                       826   2.9126 
  mprj/o_FF[130]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.8052   1.0500   0.0000   0.8082 &   4.2699 r
  mprj/o_FF[130]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1623   1.0500            1.0675 &   5.3374 r
  mprj/o_q[130] (net)                                    1   0.0057 
  mprj/o_dly[130]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0310   0.1623   1.0500   0.0125   0.0132 &   5.3506 r
  mprj/o_dly[130]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.3136   1.0500            2.4297 &   7.7804 r
  mprj/o_q_dly[130] (net)                                2   0.0146 
  mprj/o_BUF[130]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0989   0.3136   1.0500   0.0400   0.0422 &   7.8226 r
  mprj/o_BUF[130]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           5.8811   1.0500            3.4865 &  11.3091 r
  mprj/io_out[31] (net)                                  1   0.3443 
  mprj/io_out[31] (user_proj_example)                                          0.0000   1.0500            0.0000 &  11.3091 r
  io_out[31] (net) 
  io_out[31] (out)                                                    0.0000   5.9000   1.0500   0.0000   0.2149 &  11.5240 r
  data arrival time                                                                                                 11.5240

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -11.5240
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.6240

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5488 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5488 

  slack (with derating applied) (VIOLATED)                                                               -3.6240 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.0752 



  Startpoint: mprj/o_FF[41]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[9]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2370   1.0500   0.0000   0.1260 &   0.1260 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   1.0500            3.3357 &   3.4617 r
  mprj/clk (net)                                       826   2.9126 
  mprj/o_FF[41]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.7710   1.0500   0.0000   0.5810 &   4.0426 r
  mprj/o_FF[41]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2959   1.0500            1.1529 &   5.1955 r
  mprj/o_q[41] (net)                                     2   0.0144 
  mprj/o_dly[41]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.2959   1.0500   0.0000   0.0002 &   5.1958 r
  mprj/o_dly[41]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.2630   1.0500            2.4127 &   7.6085 r
  mprj/o_q_dly[41] (net)                                 2   0.0113 
  mprj/o_BUF[41]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.2630   1.0500   0.0000   0.0002 &   7.6086 r
  mprj/o_BUF[41]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            4.8788   1.0500            2.9571 &  10.5657 r
  mprj/la_data_out[9] (net)                              1   0.2845 
  mprj/la_data_out[9] (user_proj_example)                                      0.0000   1.0500            0.0000 &  10.5657 r
  la_data_out[9] (net) 
  la_data_out[9] (out)                                                1.9178   4.8878   1.0500   0.7742   0.9397 &  11.5054 r
  data arrival time                                                                                                 11.5054

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -11.5054
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.6054

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5479 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5479 

  slack (with derating applied) (VIOLATED)                                                               -3.6054 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.0576 



  Startpoint: mprj/o_FF[27]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[27]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2370   1.0500   0.0000   0.1260 &   0.1260 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   1.0500            3.3357 &   3.4617 r
  mprj/clk (net)                                       826   2.9126 
  mprj/o_FF[27]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.7495   1.0500   0.0000   0.4108 &   3.8725 r
  mprj/o_FF[27]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1694   1.0500            1.0716 &   4.9442 r
  mprj/o_q[27] (net)                                     1   0.0062 
  mprj/o_dly[27]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.1694   1.0500   0.0000   0.0001 &   4.9442 r
  mprj/o_dly[27]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.1680   1.0500            2.3319 &   7.2762 r
  mprj/o_q_dly[27] (net)                                 1   0.0050 
  mprj/o_BUF[27]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.1680   1.0500   0.0000   0.0001 &   7.2763 r
  mprj/o_BUF[27]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            5.4410   1.0500            3.2782 &  10.5545 r
  mprj/wbs_dat_o[27] (net)                               1   0.3185 
  mprj/wbs_dat_o[27] (user_proj_example)                                       0.0000   1.0500            0.0000 &  10.5545 r
  wbs_dat_o[27] (net) 
  wbs_dat_o[27] (out)                                                 1.8705   5.4497   1.0500   0.7547   0.9359 &  11.4903 r
  data arrival time                                                                                                 11.4903

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -11.4903
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.5903

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5472 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5472 

  slack (with derating applied) (VIOLATED)                                                               -3.5903 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.0432 



  Startpoint: mprj/o_FF[175]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_ack_o (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2370   1.0500   0.0000   0.1260 &   0.1260 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   1.0500            3.3357 &   3.4617 r
  mprj/clk (net)                                       826   2.9126 
  mprj/o_FF[175]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.6432   1.0500   0.0000   0.1334 &   3.5951 r
  mprj/o_FF[175]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1608   1.0500            1.0641 &   4.6592 r
  mprj/o_q[175] (net)                                    1   0.0056 
  mprj/o_dly[175]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.1608   1.0500   0.0000   0.0001 &   4.6592 r
  mprj/o_dly[175]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.2771   1.0500            2.4058 &   7.0650 r
  mprj/o_q_dly[175] (net)                                2   0.0122 
  mprj/o_BUF[175]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.2771   1.0500   0.0000   0.0001 &   7.0652 r
  mprj/o_BUF[175]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           5.9855   1.0500            3.5790 &  10.6442 r
  mprj/wbs_ack_o (net)                                   1   0.3490 
  mprj/wbs_ack_o (user_proj_example)                                           0.0000   1.0500            0.0000 &  10.6442 r
  wbs_ack_o (net) 
  wbs_ack_o (out)                                                     1.5214   5.9994   1.0500   0.6209   0.8427 &  11.4869 r
  data arrival time                                                                                                 11.4869

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -11.4869
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.5869

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5470 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5470 

  slack (with derating applied) (VIOLATED)                                                               -3.5869 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.0399 



  Startpoint: mprj/o_FF[73]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[41]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2370   1.0500   0.0000   0.1260 &   0.1260 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   1.0500            3.3357 &   3.4617 r
  mprj/clk (net)                                       826   2.9126 
  mprj/o_FF[73]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.8238   1.0500   0.0000   0.9571 &   4.4187 r
  mprj/o_FF[73]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2474   1.0500            1.1236 &   5.5423 r
  mprj/o_q[73] (net)                                     2   0.0113 
  mprj/o_dly[73]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.2474   1.0500   0.0000   0.0002 &   5.5425 r
  mprj/o_dly[73]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.5682   1.0500            2.5970 &   8.1395 r
  mprj/o_q_dly[73] (net)                                 2   0.0308 
  mprj/o_BUF[73]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.5682   1.0500   0.0000   0.0008 &   8.1403 r
  mprj/o_BUF[73]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            4.5975   1.0500            2.8241 &  10.9645 r
  mprj/la_data_out[41] (net)                             1   0.2682 
  mprj/la_data_out[41] (user_proj_example)                                     0.0000   1.0500            0.0000 &  10.9645 r
  la_data_out[41] (net) 
  la_data_out[41] (out)                                               0.9282   4.6058   1.0500   0.3766   0.5171 &  11.4815 r
  data arrival time                                                                                                 11.4815

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -11.4815
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.5815

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5467 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5467 

  slack (with derating applied) (VIOLATED)                                                               -3.5815 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.0348 



  Startpoint: mprj/o_FF[70]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[38]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2370   1.0500   0.0000   0.1260 &   0.1260 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   1.0500            3.3357 &   3.4617 r
  mprj/clk (net)                                       826   2.9126 
  mprj/o_FF[70]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.8236   1.0500   0.0000   0.9575 &   4.4192 r
  mprj/o_FF[70]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2452   1.0500            1.1222 &   5.5414 r
  mprj/o_q[70] (net)                                     2   0.0112 
  mprj/o_dly[70]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.2452   1.0500   0.0000   0.0002 &   5.5416 r
  mprj/o_dly[70]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.6129   1.0500            2.6239 &   8.1654 r
  mprj/o_q_dly[70] (net)                                 2   0.0336 
  mprj/o_BUF[70]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.6129   1.0500   0.0000   0.0011 &   8.1665 r
  mprj/o_BUF[70]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            4.7336   1.0500            2.9034 &  11.0699 r
  mprj/la_data_out[38] (net)                             1   0.2762 
  mprj/la_data_out[38] (user_proj_example)                                     0.0000   1.0500            0.0000 &  11.0699 r
  la_data_out[38] (net) 
  la_data_out[38] (out)                                               0.6641   4.7426   1.0500   0.2654   0.4072 &  11.4771 r
  data arrival time                                                                                                 11.4771

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -11.4771
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.5771

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5465 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5465 

  slack (with derating applied) (VIOLATED)                                                               -3.5771 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.0305 



  Startpoint: mprj/o_FF[104]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[5] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2370   1.0500   0.0000   0.1260 &   0.1260 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   1.0500            3.3357 &   3.4617 r
  mprj/clk (net)                                       826   2.9126 
  mprj/o_FF[104]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.7992   1.0500   0.0000   0.6859 &   4.1476 r
  mprj/o_FF[104]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1763   1.0500            1.0772 &   5.2247 r
  mprj/o_q[104] (net)                                    1   0.0067 
  mprj/o_dly[104]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.1763   1.0500   0.0000   0.0001 &   5.2248 r
  mprj/o_dly[104]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.4986   1.0500            2.5468 &   7.7717 r
  mprj/o_q_dly[104] (net)                                2   0.0264 
  mprj/o_BUF[104]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.1872   0.4986   1.0500   0.0764   0.0807 &   7.8524 r
  mprj/o_BUF[104]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           5.6829   1.0500            3.3912 &  11.2436 r
  mprj/io_out[5] (net)                                   1   0.3329 
  mprj/io_out[5] (user_proj_example)                                           0.0000   1.0500            0.0000 &  11.2436 r
  io_out[5] (net) 
  io_out[5] (out)                                                     0.0000   5.7015   1.0500   0.0000   0.2079 &  11.4515 r
  data arrival time                                                                                                 11.4515

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -11.4515
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.5515

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5453 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5453 

  slack (with derating applied) (VIOLATED)                                                               -3.5515 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.0062 



  Startpoint: mprj/o_FF[64]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[32]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2370   1.0500   0.0000   0.1260 &   0.1260 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   1.0500            3.3357 &   3.4617 r
  mprj/clk (net)                                       826   2.9126 
  mprj/o_FF[64]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.8244   1.0500   0.0000   0.9553 &   4.4170 r
  mprj/o_FF[64]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1845   1.0500            1.0833 &   5.5003 r
  mprj/o_q[64] (net)                                     1   0.0072 
  mprj/o_dly[64]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.1845   1.0500   0.0000   0.0001 &   5.5004 r
  mprj/o_dly[64]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.5016   1.0500            2.5496 &   8.0500 r
  mprj/o_q_dly[64] (net)                                 2   0.0266 
  mprj/o_BUF[64]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.5016   1.0500   0.0000   0.0007 &   8.0507 r
  mprj/o_BUF[64]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            4.6564   1.0500            2.8476 &  10.8983 r
  mprj/la_data_out[32] (net)                             1   0.2713 
  mprj/la_data_out[32] (user_proj_example)                                     0.0000   1.0500            0.0000 &  10.8983 r
  la_data_out[32] (net) 
  la_data_out[32] (out)                                               0.9805   4.6656   1.0500   0.3924   0.5390 &  11.4373 r
  data arrival time                                                                                                 11.4373

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -11.4373
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.5373

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5446 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5446 

  slack (with derating applied) (VIOLATED)                                                               -3.5373 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.9927 



  Startpoint: mprj/o_FF[167]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[30] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2370   1.0500   0.0000   0.1260 &   0.1260 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   1.0500            3.3357 &   3.4617 r
  mprj/clk (net)                                       826   2.9126 
  mprj/o_FF[167]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.8052   1.0500   0.0000   0.8169 &   4.2786 r
  mprj/o_FF[167]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1394   1.0500            1.0516 &   5.3302 r
  mprj/o_q[167] (net)                                    1   0.0041 
  mprj/o_dly[167]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.1394   1.0500   0.0000   0.0001 &   5.3302 r
  mprj/o_dly[167]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.2936   1.0500            2.4138 &   7.7440 r
  mprj/o_q_dly[167] (net)                                2   0.0133 
  mprj/o_BUF[167]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.2936   1.0500   0.0000   0.0001 &   7.7441 r
  mprj/o_BUF[167]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           5.7450   1.0500            3.4177 &  11.1619 r
  mprj/io_oeb[30] (net)                                  1   0.3367 
  mprj/io_oeb[30] (user_proj_example)                                          0.0000   1.0500            0.0000 &  11.1619 r
  io_oeb[30] (net) 
  io_oeb[30] (out)                                                    0.1996   5.7611   1.0500   0.0754   0.2747 &  11.4366 r
  data arrival time                                                                                                 11.4366

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -11.4366
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.5366

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5446 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5446 

  slack (with derating applied) (VIOLATED)                                                               -3.5366 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.9920 



  Startpoint: mprj/o_FF[75]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[43]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2370   1.0500   0.0000   0.1260 &   0.1260 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   1.0500            3.3357 &   3.4617 r
  mprj/clk (net)                                       826   2.9126 
  mprj/o_FF[75]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.8230   1.0500   0.0000   0.9589 &   4.4206 r
  mprj/o_FF[75]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2131   1.0500            1.1023 &   5.5229 r
  mprj/o_q[75] (net)                                     2   0.0091 
  mprj/o_dly[75]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.2131   1.0500   0.0000   0.0001 &   5.5230 r
  mprj/o_dly[75]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.4609   1.0500            2.5282 &   8.0512 r
  mprj/o_q_dly[75] (net)                                 2   0.0240 
  mprj/o_BUF[75]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.4609   1.0500   0.0000   0.0005 &   8.0517 r
  mprj/o_BUF[75]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            4.6736   1.0500            2.8555 &  10.9072 r
  mprj/la_data_out[43] (net)                             1   0.2723 
  mprj/la_data_out[43] (user_proj_example)                                     0.0000   1.0500            0.0000 &  10.9072 r
  la_data_out[43] (net) 
  la_data_out[43] (out)                                               0.8920   4.6827   1.0500   0.3625   0.5083 &  11.4155 r
  data arrival time                                                                                                 11.4155

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -11.4155
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.5155

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5436 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5436 

  slack (with derating applied) (VIOLATED)                                                               -3.5155 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.9719 



  Startpoint: mprj/o_FF[103]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[4] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2370   1.0500   0.0000   0.1260 &   0.1260 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   1.0500            3.3357 &   3.4617 r
  mprj/clk (net)                                       826   2.9126 
  mprj/o_FF[103]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.7992   1.0500   0.0000   0.6858 &   4.1475 r
  mprj/o_FF[103]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.2226   1.0500            1.1079 &   5.2553 r
  mprj/o_q[103] (net)                                    2   0.0097 
  mprj/o_dly[103]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.2226   1.0500   0.0000   0.0001 &   5.2554 r
  mprj/o_dly[103]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.3848   1.0500            2.4832 &   7.7386 r
  mprj/o_q_dly[103] (net)                                2   0.0193 
  mprj/o_BUF[103]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.3848   1.0500   0.0000   0.0003 &   7.7389 r
  mprj/o_BUF[103]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           5.7920   1.0500            3.4168 &  11.1557 r
  mprj/io_out[4] (net)                                   1   0.3382 
  mprj/io_out[4] (user_proj_example)                                           0.0000   1.0500            0.0000 &  11.1557 r
  io_out[4] (net) 
  io_out[4] (out)                                                     0.0000   5.8178   1.0500   0.0000   0.2421 &  11.3978 r
  data arrival time                                                                                                 11.3978

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -11.3978
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.4978

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5428 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5427 

  slack (with derating applied) (VIOLATED)                                                               -3.4978 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.9550 



  Startpoint: mprj/o_FF[63]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[31]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2370   1.0500   0.0000   0.1260 &   0.1260 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   1.0500            3.3357 &   3.4617 r
  mprj/clk (net)                                       826   2.9126 
  mprj/o_FF[63]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.8288   1.0500   0.0000   0.9352 &   4.3969 r
  mprj/o_FF[63]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1346   1.0500            1.0486 &   5.4455 r
  mprj/o_q[63] (net)                                     1   0.0038 
  mprj/o_dly[63]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.1346   1.0500   0.0000   0.0000 &   5.4455 r
  mprj/o_dly[63]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.2549   1.0500            2.3876 &   7.8332 r
  mprj/o_q_dly[63] (net)                                 2   0.0108 
  mprj/o_BUF[63]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.2549   1.0500   0.0000   0.0001 &   7.8333 r
  mprj/o_BUF[63]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            5.0451   1.0500            3.0629 &  10.8962 r
  mprj/la_data_out[31] (net)                             1   0.2951 
  mprj/la_data_out[31] (user_proj_example)                                     0.0000   1.0500            0.0000 &  10.8962 r
  la_data_out[31] (net) 
  la_data_out[31] (out)                                               0.8538   5.0524   1.0500   0.3461   0.4851 &  11.3814 r
  data arrival time                                                                                                 11.3814

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -11.3814
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.4814

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5420 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5420 

  slack (with derating applied) (VIOLATED)                                                               -3.4814 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.9394 



  Startpoint: mprj/o_FF[43]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[11]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2370   1.0500   0.0000   0.1260 &   0.1260 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   1.0500            3.3357 &   3.4617 r
  mprj/clk (net)                                       826   2.9126 
  mprj/o_FF[43]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.8036   1.0500   0.0000   0.7153 &   4.1770 r
  mprj/o_FF[43]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2656   1.0500            1.1346 &   5.3115 r
  mprj/o_q[43] (net)                                     2   0.0125 
  mprj/o_dly[43]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.2656   1.0500   0.0000   0.0002 &   5.3117 r
  mprj/o_dly[43]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.1648   1.0500            2.3412 &   7.6529 r
  mprj/o_q_dly[43] (net)                                 1   0.0048 
  mprj/o_BUF[43]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.1648   1.0500   0.0000   0.0000 &   7.6530 r
  mprj/o_BUF[43]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            4.7536   1.0500            2.8749 &  10.5279 r
  mprj/la_data_out[11] (net)                             1   0.2774 
  mprj/la_data_out[11] (user_proj_example)                                     0.0000   1.0500            0.0000 &  10.5279 r
  la_data_out[11] (net) 
  la_data_out[11] (out)                                               1.6896   4.7623   1.0500   0.6901   0.8476 &  11.3755 r
  data arrival time                                                                                                 11.3755

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -11.3755
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.4755

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5417 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5417 

  slack (with derating applied) (VIOLATED)                                                               -3.4755 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.9338 



  Startpoint: mprj/o_FF[69]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[37]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2370   1.0500   0.0000   0.1260 &   0.1260 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   1.0500            3.3357 &   3.4617 r
  mprj/clk (net)                                       826   2.9126 
  mprj/o_FF[69]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.8255   1.0500   0.0000   0.9441 &   4.4058 r
  mprj/o_FF[69]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2229   1.0500            1.1084 &   5.5142 r
  mprj/o_q[69] (net)                                     2   0.0098 
  mprj/o_dly[69]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.2229   1.0500   0.0000   0.0001 &   5.5143 r
  mprj/o_dly[69]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.5209   1.0500            2.5656 &   8.0800 r
  mprj/o_q_dly[69] (net)                                 2   0.0278 
  mprj/o_BUF[69]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.5209   1.0500   0.0000   0.0006 &   8.0806 r
  mprj/o_BUF[69]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            4.7000   1.0500            2.8788 &  10.9593 r
  mprj/la_data_out[37] (net)                             1   0.2742 
  mprj/la_data_out[37] (user_proj_example)                                     0.0000   1.0500            0.0000 &  10.9593 r
  la_data_out[37] (net) 
  la_data_out[37] (out)                                               0.6403   4.7086   1.0500   0.2556   0.3943 &  11.3536 r
  data arrival time                                                                                                 11.3536

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -11.3536
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.4536

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5406 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5406 

  slack (with derating applied) (VIOLATED)                                                               -3.4536 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.9130 



  Startpoint: mprj/o_FF[74]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[42]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2370   1.0500   0.0000   0.1260 &   0.1260 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   1.0500            3.3357 &   3.4617 r
  mprj/clk (net)                                       826   2.9126 
  mprj/o_FF[74]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.8230   1.0500   0.0000   0.9589 &   4.4206 r
  mprj/o_FF[74]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2246   1.0500            1.1094 &   5.5300 r
  mprj/o_q[74] (net)                                     2   0.0099 
  mprj/o_dly[74]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.2246   1.0500   0.0000   0.0001 &   5.5301 r
  mprj/o_dly[74]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.5640   1.0500            2.5919 &   8.1220 r
  mprj/o_q_dly[74] (net)                                 2   0.0305 
  mprj/o_BUF[74]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.5640   1.0500   0.0000   0.0007 &   8.1228 r
  mprj/o_BUF[74]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            4.5156   1.0500            2.7723 &  10.8950 r
  mprj/la_data_out[42] (net)                             1   0.2631 
  mprj/la_data_out[42] (user_proj_example)                                     0.0000   1.0500            0.0000 &  10.8950 r
  la_data_out[42] (net) 
  la_data_out[42] (out)                                               0.7147   4.5246   1.0500   0.2873   0.4252 &  11.3202 r
  data arrival time                                                                                                 11.3202

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -11.3202
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.4202

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5391 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5391 

  slack (with derating applied) (VIOLATED)                                                               -3.4202 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.8811 



  Startpoint: mprj/o_FF[108]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[9] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2370   1.0500   0.0000   0.1260 &   0.1260 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   1.0500            3.3357 &   3.4617 r
  mprj/clk (net)                                       826   2.9126 
  mprj/o_FF[108]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.7758   1.0500   0.0000   0.6786 &   4.1402 r
  mprj/o_FF[108]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1763   1.0500            1.0769 &   5.2171 r
  mprj/o_q[108] (net)                                    1   0.0067 
  mprj/o_dly[108]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.1763   1.0500   0.0000   0.0001 &   5.2172 r
  mprj/o_dly[108]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.4003   1.0500            2.4873 &   7.7045 r
  mprj/o_q_dly[108] (net)                                2   0.0202 
  mprj/o_BUF[108]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.4003   1.0500   0.0000   0.0004 &   7.7049 r
  mprj/o_BUF[108]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           4.8990   1.0500            2.9837 &  10.6886 r
  mprj/io_out[9] (net)                                   1   0.2858 
  mprj/io_out[9] (user_proj_example)                                           0.0000   1.0500            0.0000 &  10.6886 r
  io_out[9] (net) 
  io_out[9] (out)                                                     1.1044   4.9076   1.0500   0.4497   0.6030 &  11.2916 r
  data arrival time                                                                                                 11.2916

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -11.2916
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.3916

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5377 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5377 

  slack (with derating applied) (VIOLATED)                                                               -3.3916 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.8539 



  Startpoint: mprj/o_FF[60]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[28]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2370   1.0500   0.0000   0.1260 &   0.1260 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   1.0500            3.3357 &   3.4617 r
  mprj/clk (net)                                       826   2.9126 
  mprj/o_FF[60]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.8292   1.0500   0.0000   0.8588 &   4.3205 r
  mprj/o_FF[60]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2584   1.0500            1.1305 &   5.4510 r
  mprj/o_q[60] (net)                                     2   0.0120 
  mprj/o_dly[60]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.2584   1.0500   0.0000   0.0002 &   5.4511 r
  mprj/o_dly[60]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.4333   1.0500            2.5167 &   7.9678 r
  mprj/o_q_dly[60] (net)                                 2   0.0223 
  mprj/o_BUF[60]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0336   0.4333   1.0500   0.0134   0.0144 &   7.9823 r
  mprj/o_BUF[60]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            4.6226   1.0500            2.8206 &  10.8029 r
  mprj/la_data_out[28] (net)                             1   0.2691 
  mprj/la_data_out[28] (user_proj_example)                                     0.0000   1.0500            0.0000 &  10.8029 r
  la_data_out[28] (net) 
  la_data_out[28] (out)                                               0.8348   4.6323   1.0500   0.3372   0.4781 &  11.2810 r
  data arrival time                                                                                                 11.2810

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -11.2810
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.3810

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5372 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5372 

  slack (with derating applied) (VIOLATED)                                                               -3.3810 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.8438 



  Startpoint: mprj/o_FF[107]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[8] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2370   1.0500   0.0000   0.1260 &   0.1260 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   1.0500            3.3357 &   3.4617 r
  mprj/clk (net)                                       826   2.9126 
  mprj/o_FF[107]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.7992   1.0500   0.0000   0.6865 &   4.1482 r
  mprj/o_FF[107]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1627   1.0500            1.0677 &   5.2159 r
  mprj/o_q[107] (net)                                    1   0.0057 
  mprj/o_dly[107]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.1627   1.0500   0.0000   0.0001 &   5.2159 r
  mprj/o_dly[107]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.2625   1.0500            2.3965 &   7.6124 r
  mprj/o_q_dly[107] (net)                                2   0.0113 
  mprj/o_BUF[107]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.2625   1.0500   0.0000   0.0001 &   7.6125 r
  mprj/o_BUF[107]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           5.0423   1.0500            3.0465 &  10.6590 r
  mprj/io_out[8] (net)                                   1   0.2939 
  mprj/io_out[8] (user_proj_example)                                           0.0000   1.0500            0.0000 &  10.6590 r
  io_out[8] (net) 
  io_out[8] (out)                                                     1.0703   5.0527   1.0500   0.4350   0.6025 &  11.2615 r
  data arrival time                                                                                                 11.2615

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -11.2615
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.3615

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5363 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5363 

  slack (with derating applied) (VIOLATED)                                                               -3.3615 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.8252 



  Startpoint: mprj/o_FF[98]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: user_irq[2]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2370   1.0500   0.0000   0.1260 &   0.1260 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   1.0500            3.3357 &   3.4617 r
  mprj/clk (net)                                       826   2.9126 
  mprj/o_FF[98]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.8233   1.0500   0.0000   0.9839 &   4.4456 r
  mprj/o_FF[98]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2515   1.0500            1.1261 &   5.5717 r
  mprj/o_q[98] (net)                                     2   0.0116 
  mprj/o_dly[98]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.2515   1.0500   0.0000   0.0002 &   5.5718 r
  mprj/o_dly[98]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.2811   1.0500            2.4191 &   7.9910 r
  mprj/o_q_dly[98] (net)                                 2   0.0125 
  mprj/o_BUF[98]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.2811   1.0500   0.0000   0.0002 &   7.9912 r
  mprj/o_BUF[98]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            5.0066   1.0500            3.0039 &  10.9950 r
  mprj/irq[2] (net)                                      1   0.2932 
  mprj/irq[2] (user_proj_example)                                              0.0000   1.0500            0.0000 &  10.9950 r
  user_irq[2] (net) 
  user_irq[2] (out)                                                   0.2388   5.0205   1.0500   0.0936   0.2615 &  11.2565 r
  data arrival time                                                                                                 11.2565

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -11.2565
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.3565

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5360 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5360 

  slack (with derating applied) (VIOLATED)                                                               -3.3565 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.8205 



  Startpoint: mprj/o_FF[11]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[11]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2370   1.0500   0.0000   0.1260 &   0.1260 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   1.0500            3.3357 &   3.4617 r
  mprj/clk (net)                                       826   2.9126 
  mprj/o_FF[11]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.7397   1.0500   0.0000   0.3846 &   3.8463 r
  mprj/o_FF[11]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1471   1.0500            1.0560 &   4.9022 r
  mprj/o_q[11] (net)                                     1   0.0047 
  mprj/o_dly[11]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.1471   1.0500   0.0000   0.0001 &   4.9023 r
  mprj/o_dly[11]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.4110   1.0500            2.4905 &   7.3928 r
  mprj/o_q_dly[11] (net)                                 2   0.0209 
  mprj/o_BUF[11]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.4110   1.0500   0.0000   0.0004 &   7.3931 r
  mprj/o_BUF[11]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            5.1549   1.0500            3.1002 &  10.4933 r
  mprj/wbs_dat_o[11] (net)                               1   0.3020 
  mprj/wbs_dat_o[11] (user_proj_example)                                       0.0000   1.0500            0.0000 &  10.4933 r
  wbs_dat_o[11] (net) 
  wbs_dat_o[11] (out)                                                 1.3274   5.1683   1.0500   0.5319   0.7198 &  11.2131 r
  data arrival time                                                                                                 11.2131

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -11.2131
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.3131

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5340 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5340 

  slack (with derating applied) (VIOLATED)                                                               -3.3131 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.7791 



  Startpoint: mprj/o_FF[33]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[1]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2370   1.0500   0.0000   0.1260 &   0.1260 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   1.0500            3.3357 &   3.4617 r
  mprj/clk (net)                                       826   2.9126 
  mprj/o_FF[33]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.7792   1.0500   0.0000   0.6365 &   4.0982 r
  mprj/o_FF[33]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2406   1.0500            1.1187 &   5.2169 r
  mprj/o_q[33] (net)                                     2   0.0109 
  mprj/o_dly[33]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.2406   1.0500   0.0000   0.0001 &   5.2170 r
  mprj/o_dly[33]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.3843   1.0500            2.4849 &   7.7019 r
  mprj/o_q_dly[33] (net)                                 2   0.0192 
  mprj/o_BUF[33]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.3843   1.0500   0.0000   0.0003 &   7.7022 r
  mprj/o_BUF[33]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            4.9397   1.0500            3.0027 &  10.7049 r
  mprj/la_data_out[1] (net)                              1   0.2880 
  mprj/la_data_out[1] (user_proj_example)                                      0.0000   1.0500            0.0000 &  10.7049 r
  la_data_out[1] (net) 
  la_data_out[1] (out)                                                0.8637   4.9489   1.0500   0.3486   0.5023 &  11.2072 r
  data arrival time                                                                                                 11.2072

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -11.2072
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.3072

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5337 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5337 

  slack (with derating applied) (VIOLATED)                                                               -3.3072 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.7736 



  Startpoint: mprj/o_FF[160]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[23] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2370   1.0500   0.0000   0.1260 &   0.1260 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   1.0500            3.3357 &   3.4617 r
  mprj/clk (net)                                       826   2.9126 
  mprj/o_FF[160]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.8051   1.0500   0.0000   0.7877 &   4.2494 r
  mprj/o_FF[160]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1272   1.0500            1.0431 &   5.2924 r
  mprj/o_q[160] (net)                                    1   0.0033 
  mprj/o_dly[160]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.1272   1.0500   0.0000   0.0000 &   5.2925 r
  mprj/o_dly[160]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.3432   1.0500            2.4439 &   7.7363 r
  mprj/o_q_dly[160] (net)                                2   0.0165 
  mprj/o_BUF[160]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0237   0.3432   1.0500   0.0096   0.0102 &   7.7466 r
  mprj/o_BUF[160]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           5.0053   1.0500            3.0239 &  10.7704 r
  mprj/io_oeb[23] (net)                                  1   0.2910 
  mprj/io_oeb[23] (user_proj_example)                                          0.0000   1.0500            0.0000 &  10.7704 r
  io_oeb[23] (net) 
  io_oeb[23] (out)                                                    0.6595   5.0177   1.0500   0.2628   0.4322 &  11.2026 r
  data arrival time                                                                                                 11.2026

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -11.2026
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.3026

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5335 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5335 

  slack (with derating applied) (VIOLATED)                                                               -3.3026 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.7692 



  Startpoint: mprj/o_FF[32]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[0]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2370   1.0500   0.0000   0.1260 &   0.1260 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   1.0500            3.3357 &   3.4617 r
  mprj/clk (net)                                       826   2.9126 
  mprj/o_FF[32]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.7800   1.0500   0.0000   0.6421 &   4.1038 r
  mprj/o_FF[32]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1872   1.0500            1.0845 &   5.1882 r
  mprj/o_q[32] (net)                                     1   0.0074 
  mprj/o_dly[32]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.1872   1.0500   0.0000   0.0001 &   5.1884 r
  mprj/o_dly[32]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.3445   1.0500            2.4529 &   7.6412 r
  mprj/o_q_dly[32] (net)                                 2   0.0166 
  mprj/o_BUF[32]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.3445   1.0500   0.0000   0.0003 &   7.6415 r
  mprj/o_BUF[32]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            4.9245   1.0500            2.9891 &  10.6306 r
  mprj/la_data_out[0] (net)                              1   0.2869 
  mprj/la_data_out[0] (user_proj_example)                                      0.0000   1.0500            0.0000 &  10.6306 r
  la_data_out[0] (net) 
  la_data_out[0] (out)                                                0.9853   4.9339   1.0500   0.3997   0.5560 &  11.1866 r
  data arrival time                                                                                                 11.1866

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -11.1866
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.2866

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5327 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5327 

  slack (with derating applied) (VIOLATED)                                                               -3.2866 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.7539 



  Startpoint: mprj/o_FF[105]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[6] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2370   1.0500   0.0000   0.1260 &   0.1260 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   1.0500            3.3357 &   3.4617 r
  mprj/clk (net)                                       826   2.9126 
  mprj/o_FF[105]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.7757   1.0500   0.0000   0.6787 &   4.1404 r
  mprj/o_FF[105]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.4131   1.0500            1.2243 &   5.3647 r
  mprj/o_q[105] (net)                                    2   0.0218 
  mprj/o_dly[105]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.4131   1.0500   0.0000   0.0003 &   5.3650 r
  mprj/o_dly[105]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.1576   1.0500            2.3464 &   7.7114 r
  mprj/o_q_dly[105] (net)                                1   0.0044 
  mprj/o_BUF[105]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.1576   1.0500   0.0000   0.0000 &   7.7114 r
  mprj/o_BUF[105]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           5.4885   1.0500            3.2601 &  10.9716 r
  mprj/io_out[6] (net)                                   1   0.3220 
  mprj/io_out[6] (user_proj_example)                                           0.0000   1.0500            0.0000 &  10.9716 r
  io_out[6] (net) 
  io_out[6] (out)                                                     0.0000   5.5043   1.0500   0.0000   0.1871 &  11.1587 r
  data arrival time                                                                                                 11.1587

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -11.1587
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.2587

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5314 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5314 

  slack (with derating applied) (VIOLATED)                                                               -3.2587 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.7273 



  Startpoint: mprj/o_FF[151]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[14] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2370   1.0500   0.0000   0.1260 &   0.1260 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   1.0500            3.3357 &   3.4617 r
  mprj/clk (net)                                       826   2.9126 
  mprj/o_FF[151]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.7888   1.0500   0.0000   0.6770 &   4.1387 r
  mprj/o_FF[151]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1478   1.0500            1.0571 &   5.1958 r
  mprj/o_q[151] (net)                                    1   0.0047 
  mprj/o_dly[151]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.1478   1.0500   0.0000   0.0001 &   5.1959 r
  mprj/o_dly[151]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.4109   1.0500            2.4905 &   7.6863 r
  mprj/o_q_dly[151] (net)                                2   0.0209 
  mprj/o_BUF[151]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.4109   1.0500   0.0000   0.0004 &   7.6868 r
  mprj/o_BUF[151]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           4.8169   1.0500            2.9019 &  10.5887 r
  mprj/io_oeb[14] (net)                                  1   0.2817 
  mprj/io_oeb[14] (user_proj_example)                                          0.0000   1.0500            0.0000 &  10.5887 r
  io_oeb[14] (net) 
  io_oeb[14] (out)                                                    0.8324   4.8310   1.0500   0.3374   0.5073 &  11.0960 r
  data arrival time                                                                                                 11.0960

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -11.0960
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.1960

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5284 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5284 

  slack (with derating applied) (VIOLATED)                                                               -3.1960 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.6676 



  Startpoint: mprj/o_FF[67]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[35]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2370   1.0500   0.0000   0.1260 &   0.1260 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   1.0500            3.3357 &   3.4617 r
  mprj/clk (net)                                       826   2.9126 
  mprj/o_FF[67]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.8246   1.0500   0.0000   0.9548 &   4.4165 r
  mprj/o_FF[67]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1611   1.0500            1.0669 &   5.4835 r
  mprj/o_q[67] (net)                                     1   0.0056 
  mprj/o_dly[67]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.1611   1.0500   0.0000   0.0001 &   5.4835 r
  mprj/o_dly[67]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.4876   1.0500            2.5384 &   8.0220 r
  mprj/o_q_dly[67] (net)                                 2   0.0257 
  mprj/o_BUF[67]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0207   0.4876   1.0500   0.0083   0.0093 &   8.0312 r
  mprj/o_BUF[67]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            4.3828   1.0500            2.6989 &  10.7302 r
  mprj/la_data_out[35] (net)                             1   0.2557 
  mprj/la_data_out[35] (user_proj_example)                                     0.0000   1.0500            0.0000 &  10.7302 r
  la_data_out[35] (net) 
  la_data_out[35] (out)                                               0.6057   4.3901   1.0500   0.2419   0.3644 &  11.0946 r
  data arrival time                                                                                                 11.0946

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -11.0946
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.1946

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5283 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5283 

  slack (with derating applied) (VIOLATED)                                                               -3.1946 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.6663 



  Startpoint: mprj/o_FF[143]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[6] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2370   1.0500   0.0000   0.1260 &   0.1260 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   1.0500            3.3357 &   3.4617 r
  mprj/clk (net)                                       826   2.9126 
  mprj/o_FF[143]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.7991   1.0500   0.0000   0.6934 &   4.1551 r
  mprj/o_FF[143]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1445   1.0500            1.0550 &   5.2101 r
  mprj/o_q[143] (net)                                    1   0.0045 
  mprj/o_dly[143]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.1445   1.0500   0.0000   0.0001 &   5.2102 r
  mprj/o_dly[143]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.2498   1.0500            2.3860 &   7.5961 r
  mprj/o_q_dly[143] (net)                                2   0.0104 
  mprj/o_BUF[143]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.2498   1.0500   0.0000   0.0001 &   7.5962 r
  mprj/o_BUF[143]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           5.4937   1.0500            3.2746 &  10.8709 r
  mprj/io_oeb[6] (net)                                   1   0.3221 
  mprj/io_oeb[6] (user_proj_example)                                           0.0000   1.0500            0.0000 &  10.8709 r
  io_oeb[6] (net) 
  io_oeb[6] (out)                                                     0.0000   5.5089   1.0500   0.0000   0.1849 &  11.0558 r
  data arrival time                                                                                                 11.0558

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -11.0558
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.1558

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5265 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5265 

  slack (with derating applied) (VIOLATED)                                                               -3.1558 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.6293 



  Startpoint: mprj/o_FF[29]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[29]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2370   1.0500   0.0000   0.1260 &   0.1260 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   1.0500            3.3357 &   3.4617 r
  mprj/clk (net)                                       826   2.9126 
  mprj/o_FF[29]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.7397   1.0500   0.0000   0.3805 &   3.8422 r
  mprj/o_FF[29]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2653   1.0500            1.1335 &   4.9756 r
  mprj/o_q[29] (net)                                     2   0.0125 
  mprj/o_dly[29]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0833   0.2653   1.0500   0.0337   0.0355 &   5.0112 r
  mprj/o_dly[29]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.1403   1.0500            2.3234 &   7.3345 r
  mprj/o_q_dly[29] (net)                                 1   0.0032 
  mprj/o_BUF[29]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.1403   1.0500   0.0000   0.0000 &   7.3346 r
  mprj/o_BUF[29]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            5.1623   1.0500            3.0756 &  10.4102 r
  mprj/wbs_dat_o[29] (net)                               1   0.3028 
  mprj/wbs_dat_o[29] (user_proj_example)                                       0.0000   1.0500            0.0000 &  10.4102 r
  wbs_dat_o[29] (net) 
  wbs_dat_o[29] (out)                                                 1.1304   5.1766   1.0500   0.4598   0.6439 &  11.0541 r
  data arrival time                                                                                                 11.0541

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -11.0541
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.1541

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5264 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5264 

  slack (with derating applied) (VIOLATED)                                                               -3.1541 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.6277 



  Startpoint: mprj/o_FF[121]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[22] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2370   1.0500   0.0000   0.1260 &   0.1260 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   1.0500            3.3357 &   3.4617 r
  mprj/clk (net)                                       826   2.9126 
  mprj/o_FF[121]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.8051   1.0500   0.0000   0.7876 &   4.2493 r
  mprj/o_FF[121]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1657   1.0500            1.0698 &   5.3191 r
  mprj/o_q[121] (net)                                    1   0.0059 
  mprj/o_dly[121]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.1657   1.0500   0.0000   0.0001 &   5.3192 r
  mprj/o_dly[121]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.4445   1.0500            2.5129 &   7.8321 r
  mprj/o_q_dly[121] (net)                                2   0.0230 
  mprj/o_BUF[121]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0695   0.4445   1.0500   0.0285   0.0303 &   7.8623 r
  mprj/o_BUF[121]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           4.5149   1.0500            2.7722 &  10.6345 r
  mprj/io_out[22] (net)                                  1   0.2635 
  mprj/io_out[22] (user_proj_example)                                          0.0000   1.0500            0.0000 &  10.6345 r
  io_out[22] (net) 
  io_out[22] (out)                                                    0.6939   4.5223   1.0500   0.2806   0.4090 &  11.0435 r
  data arrival time                                                                                                 11.0435

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -11.0435
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.1435

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5259 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5259 

  slack (with derating applied) (VIOLATED)                                                               -3.1435 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.6176 



  Startpoint: mprj/o_FF[17]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[17]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2370   1.0500   0.0000   0.1260 &   0.1260 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   1.0500            3.3357 &   3.4617 r
  mprj/clk (net)                                       826   2.9126 
  mprj/o_FF[17]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.7135   1.0500   0.0000   0.3007 &   3.7624 r
  mprj/o_FF[17]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2479   1.0500            1.1222 &   4.8847 r
  mprj/o_q[17] (net)                                     2   0.0113 
  mprj/o_dly[17]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.2479   1.0500   0.0000   0.0001 &   4.8848 r
  mprj/o_dly[17]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.3639   1.0500            2.4725 &   7.3573 r
  mprj/o_q_dly[17] (net)                                 2   0.0179 
  mprj/o_BUF[17]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0887   0.3639   1.0500   0.0335   0.0354 &   7.3927 r
  mprj/o_BUF[17]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            5.2666   1.0500            3.1796 &  10.5723 r
  mprj/wbs_dat_o[17] (net)                               1   0.3067 
  mprj/wbs_dat_o[17] (user_proj_example)                                       0.0000   1.0500            0.0000 &  10.5723 r
  wbs_dat_o[17] (net) 
  wbs_dat_o[17] (out)                                                 0.7435   5.2778   1.0500   0.2973   0.4676 &  11.0399 r
  data arrival time                                                                                                 11.0399

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -11.0399
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.1399

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5257 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5257 

  slack (with derating applied) (VIOLATED)                                                               -3.1399 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.6142 



  Startpoint: mprj/o_FF[23]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[23]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2370   1.0500   0.0000   0.1260 &   0.1260 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   1.0500            3.3357 &   3.4617 r
  mprj/clk (net)                                       826   2.9126 
  mprj/o_FF[23]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.7396   1.0500   0.0000   0.3853 &   3.8469 r
  mprj/o_FF[23]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2148   1.0500            1.1021 &   4.9491 r
  mprj/o_q[23] (net)                                     2   0.0092 
  mprj/o_dly[23]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0285   0.2148   1.0500   0.0113   0.0120 &   4.9611 r
  mprj/o_dly[23]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.1941   1.0500            2.3563 &   7.3174 r
  mprj/o_q_dly[23] (net)                                 1   0.0068 
  mprj/o_BUF[23]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.1941   1.0500   0.0000   0.0001 &   7.3175 r
  mprj/o_BUF[23]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            5.0596   1.0500            3.0424 &  10.3599 r
  mprj/wbs_dat_o[23] (net)                               1   0.2947 
  mprj/wbs_dat_o[23] (user_proj_example)                                       0.0000   1.0500            0.0000 &  10.3599 r
  wbs_dat_o[23] (net) 
  wbs_dat_o[23] (out)                                                 1.1685   5.0714   1.0500   0.4699   0.6449 &  11.0049 r
  data arrival time                                                                                                 11.0049

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -11.0049
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.1049

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5240 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5240 

  slack (with derating applied) (VIOLATED)                                                               -3.1049 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.5808 



  Startpoint: mprj/o_FF[40]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[8]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2370   1.0500   0.0000   0.1260 &   0.1260 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   1.0500            3.3357 &   3.4617 r
  mprj/clk (net)                                       826   2.9126 
  mprj/o_FF[40]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.7714   1.0500   0.0000   0.5832 &   4.0449 r
  mprj/o_FF[40]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2448   1.0500            1.1212 &   5.1661 r
  mprj/o_q[40] (net)                                     2   0.0111 
  mprj/o_dly[40]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.2448   1.0500   0.0000   0.0002 &   5.1663 r
  mprj/o_dly[40]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.3174   1.0500            2.4419 &   7.6082 r
  mprj/o_q_dly[40] (net)                                 2   0.0149 
  mprj/o_BUF[40]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.3174   1.0500   0.0000   0.0002 &   7.6084 r
  mprj/o_BUF[40]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            4.4914   1.0500            2.7347 &  10.3431 r
  mprj/la_data_out[8] (net)                              1   0.2612 
  mprj/la_data_out[8] (user_proj_example)                                      0.0000   1.0500            0.0000 &  10.3431 r
  la_data_out[8] (net) 
  la_data_out[8] (out)                                                1.2544   4.5012   1.0500   0.5031   0.6519 &  10.9950 r
  data arrival time                                                                                                 10.9950

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -10.9950
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.0950

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5236 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5236 

  slack (with derating applied) (VIOLATED)                                                               -3.0950 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.5714 



  Startpoint: mprj/o_FF[37]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[5]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2370   1.0500   0.0000   0.1260 &   0.1260 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   1.0500            3.3357 &   3.4617 r
  mprj/clk (net)                                       826   2.9126 
  mprj/o_FF[37]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.7743   1.0500   0.0000   0.6034 &   4.0650 r
  mprj/o_FF[37]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2078   1.0500            1.0983 &   5.1634 r
  mprj/o_q[37] (net)                                     1   0.0088 
  mprj/o_dly[37]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.2078   1.0500   0.0000   0.0001 &   5.1635 r
  mprj/o_dly[37]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.2739   1.0500            2.4093 &   7.5728 r
  mprj/o_q_dly[37] (net)                                 2   0.0120 
  mprj/o_BUF[37]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.2739   1.0500   0.0000   0.0002 &   7.5729 r
  mprj/o_BUF[37]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            4.9030   1.0500            2.9668 &  10.5397 r
  mprj/la_data_out[5] (net)                              1   0.2856 
  mprj/la_data_out[5] (user_proj_example)                                      0.0000   1.0500            0.0000 &  10.5397 r
  la_data_out[5] (net) 
  la_data_out[5] (out)                                                0.6960   4.9131   1.0500   0.2801   0.4327 &  10.9724 r
  data arrival time                                                                                                 10.9724

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -10.9724
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.0724

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5225 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5225 

  slack (with derating applied) (VIOLATED)                                                               -3.0724 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.5499 



  Startpoint: mprj/o_FF[147]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[10] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2370   1.0500   0.0000   0.1260 &   0.1260 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   1.0500            3.3357 &   3.4617 r
  mprj/clk (net)                                       826   2.9126 
  mprj/o_FF[147]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.7992   1.0500   0.0000   0.6858 &   4.1475 r
  mprj/o_FF[147]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1690   1.0500            1.0721 &   5.2195 r
  mprj/o_q[147] (net)                                    1   0.0062 
  mprj/o_dly[147]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.1690   1.0500   0.0000   0.0001 &   5.2196 r
  mprj/o_dly[147]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.3635   1.0500            2.4631 &   7.6828 r
  mprj/o_q_dly[147] (net)                                2   0.0179 
  mprj/o_BUF[147]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.3635   1.0500   0.0000   0.0003 &   7.6831 r
  mprj/o_BUF[147]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           4.4136   1.0500            2.7101 &  10.3932 r
  mprj/io_oeb[10] (net)                                  1   0.2576 
  mprj/io_oeb[10] (user_proj_example)                                          0.0000   1.0500            0.0000 &  10.3932 r
  io_oeb[10] (net) 
  io_oeb[10] (out)                                                    1.0818   4.4200   1.0500   0.4416   0.5692 &  10.9624 r
  data arrival time                                                                                                 10.9624

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -10.9624
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.0624

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5220 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5220 

  slack (with derating applied) (VIOLATED)                                                               -3.0624 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.5404 



  Startpoint: mprj/o_FF[106]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[7] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2370   1.0500   0.0000   0.1260 &   0.1260 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   1.0500            3.3357 &   3.4617 r
  mprj/clk (net)                                       826   2.9126 
  mprj/o_FF[106]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.7992   1.0500   0.0000   0.6867 &   4.1484 r
  mprj/o_FF[106]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1255   1.0500            1.0417 &   5.1901 r
  mprj/o_q[106] (net)                                    1   0.0032 
  mprj/o_dly[106]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.1255   1.0500   0.0000   0.0000 &   5.1902 r
  mprj/o_dly[106]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.2290   1.0500            2.3691 &   7.5593 r
  mprj/o_q_dly[106] (net)                                2   0.0091 
  mprj/o_BUF[106]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.2290   1.0500   0.0000   0.0001 &   7.5594 r
  mprj/o_BUF[106]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           5.3859   1.0500            3.2154 &  10.7748 r
  mprj/io_out[7] (net)                                   1   0.3159 
  mprj/io_out[7] (user_proj_example)                                           0.0000   1.0500            0.0000 &  10.7748 r
  io_out[7] (net) 
  io_out[7] (out)                                                     0.0000   5.4002   1.0500   0.0000   0.1730 &  10.9478 r
  data arrival time                                                                                                 10.9478

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -10.9478
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.0478

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5213 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5213 

  slack (with derating applied) (VIOLATED)                                                               -3.0478 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.5265 



  Startpoint: mprj/o_FF[144]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[7] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2370   1.0500   0.0000   0.1260 &   0.1260 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   1.0500            3.3357 &   3.4617 r
  mprj/clk (net)                                       826   2.9126 
  mprj/o_FF[144]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.7991   1.0500   0.0000   0.6921 &   4.1538 r
  mprj/o_FF[144]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1507   1.0500            1.0594 &   5.2131 r
  mprj/o_q[144] (net)                                    1   0.0049 
  mprj/o_dly[144]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.1507   1.0500   0.0000   0.0001 &   5.2132 r
  mprj/o_dly[144]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.1708   1.0500            2.3317 &   7.5449 r
  mprj/o_q_dly[144] (net)                                1   0.0052 
  mprj/o_BUF[144]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.1708   1.0500   0.0000   0.0001 &   7.5450 r
  mprj/o_BUF[144]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           5.3601   1.0500            3.1979 &  10.7429 r
  mprj/io_oeb[7] (net)                                   1   0.3147 
  mprj/io_oeb[7] (user_proj_example)                                           0.0000   1.0500            0.0000 &  10.7429 r
  io_oeb[7] (net) 
  io_oeb[7] (out)                                                     0.0000   5.3736   1.0500   0.0000   0.1692 &  10.9121 r
  data arrival time                                                                                                 10.9121

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -10.9121
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.0121

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5196 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5196 

  slack (with derating applied) (VIOLATED)                                                               -3.0121 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.4924 



  Startpoint: mprj/o_FF[80]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[48]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2370   1.0500   0.0000   0.1260 &   0.1260 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   1.0500            3.3357 &   3.4617 r
  mprj/clk (net)                                       826   2.9126 
  mprj/o_FF[80]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.8211   1.0500   0.0000   0.9635 &   4.4252 r
  mprj/o_FF[80]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1484   1.0500            1.0580 &   5.4832 r
  mprj/o_q[80] (net)                                     1   0.0047 
  mprj/o_dly[80]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.1484   1.0500   0.0000   0.0000 &   5.4833 r
  mprj/o_dly[80]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.4404   1.0500            2.5084 &   7.9917 r
  mprj/o_q_dly[80] (net)                                 2   0.0228 
  mprj/o_BUF[80]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.4404   1.0500   0.0000   0.0004 &   7.9921 r
  mprj/o_BUF[80]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            4.4165   1.0500            2.7005 &  10.6927 r
  mprj/la_data_out[48] (net)                             1   0.2568 
  mprj/la_data_out[48] (user_proj_example)                                     0.0000   1.0500            0.0000 &  10.6927 r
  la_data_out[48] (net) 
  la_data_out[48] (out)                                               0.1386   4.4266   1.0500   0.0524   0.1840 &  10.8767 r
  data arrival time                                                                                                 10.8767

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -10.8767
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.9767

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5179 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5179 

  slack (with derating applied) (VIOLATED)                                                               -2.9767 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.4587 



  Startpoint: mprj/o_FF[28]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[28]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2370   1.0500   0.0000   0.1260 &   0.1260 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   1.0500            3.3357 &   3.4617 r
  mprj/clk (net)                                       826   2.9126 
  mprj/o_FF[28]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.7538   1.0500   0.0000   0.4251 &   3.8868 r
  mprj/o_FF[28]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2758   1.0500            1.1401 &   5.0269 r
  mprj/o_q[28] (net)                                     2   0.0131 
  mprj/o_dly[28]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0180   0.2758   1.0500   0.0071   0.0077 &   5.0345 r
  mprj/o_dly[28]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.1699   1.0500            2.3462 &   7.3807 r
  mprj/o_q_dly[28] (net)                                 1   0.0052 
  mprj/o_BUF[28]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.1699   1.0500   0.0000   0.0001 &   7.3808 r
  mprj/o_BUF[28]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            5.0178   1.0500            3.0188 &  10.3996 r
  mprj/wbs_dat_o[28] (net)                               1   0.2925 
  mprj/wbs_dat_o[28] (user_proj_example)                                       0.0000   1.0500            0.0000 &  10.3996 r
  wbs_dat_o[28] (net) 
  wbs_dat_o[28] (out)                                                 0.7438   5.0288   1.0500   0.2985   0.4595 &  10.8591 r
  data arrival time                                                                                                 10.8591

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -10.8591
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.9591

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5171 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5171 

  slack (with derating applied) (VIOLATED)                                                               -2.9591 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.4420 



  Startpoint: mprj/o_FF[66]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[34]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2370   1.0500   0.0000   0.1260 &   0.1260 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   1.0500            3.3357 &   3.4617 r
  mprj/clk (net)                                       826   2.9126 
  mprj/o_FF[66]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.8259   1.0500   0.0000   0.9431 &   4.4048 r
  mprj/o_FF[66]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2093   1.0500            1.1000 &   5.5048 r
  mprj/o_q[66] (net)                                     1   0.0089 
  mprj/o_dly[66]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.2093   1.0500   0.0000   0.0001 &   5.5049 r
  mprj/o_dly[66]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.3178   1.0500            2.4380 &   7.9429 r
  mprj/o_q_dly[66] (net)                                 2   0.0149 
  mprj/o_BUF[66]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.3178   1.0500   0.0000   0.0002 &   7.9431 r
  mprj/o_BUF[66]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            4.3083   1.0500            2.6380 &  10.5811 r
  mprj/la_data_out[34] (net)                             1   0.2509 
  mprj/la_data_out[34] (user_proj_example)                                     0.0000   1.0500            0.0000 &  10.5811 r
  la_data_out[34] (net) 
  la_data_out[34] (out)                                               0.3717   4.3162   1.0500   0.1456   0.2663 &  10.8474 r
  data arrival time                                                                                                 10.8474

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -10.8474
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.9474

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5165 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5165 

  slack (with derating applied) (VIOLATED)                                                               -2.9474 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.4308 



  Startpoint: mprj/o_FF[54]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[22]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2370   1.0500   0.0000   0.1260 &   0.1260 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   1.0500            3.3357 &   3.4617 r
  mprj/clk (net)                                       826   2.9126 
  mprj/o_FF[54]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.8243   1.0500   0.0000   0.9555 &   4.4172 r
  mprj/o_FF[54]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1618   1.0500            1.0674 &   5.4847 r
  mprj/o_q[54] (net)                                     1   0.0057 
  mprj/o_dly[54]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0484   0.1618   1.0500   0.0196   0.0206 &   5.5053 r
  mprj/o_dly[54]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.3303   1.0500            2.4406 &   7.9459 r
  mprj/o_q_dly[54] (net)                                 2   0.0157 
  mprj/o_BUF[54]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0845   0.3303   1.0500   0.0336   0.0355 &   7.9814 r
  mprj/o_BUF[54]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            3.9873   1.0500            2.4597 &  10.4411 r
  mprj/la_data_out[22] (net)                             1   0.2322 
  mprj/la_data_out[22] (user_proj_example)                                     0.0000   1.0500            0.0000 &  10.4411 r
  la_data_out[22] (net) 
  la_data_out[22] (out)                                               0.7272   3.9941   1.0500   0.2940   0.4059 &  10.8470 r
  data arrival time                                                                                                 10.8470

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -10.8470
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.9470

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5165 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5165 

  slack (with derating applied) (VIOLATED)                                                               -2.9470 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.4304 



  Startpoint: mprj/o_FF[166]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[29] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2370   1.0500   0.0000   0.1260 &   0.1260 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   1.0500            3.3357 &   3.4617 r
  mprj/clk (net)                                       826   2.9126 
  mprj/o_FF[166]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.8052   1.0500   0.0000   0.8018 &   4.2635 r
  mprj/o_FF[166]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1392   1.0500            1.0514 &   5.3149 r
  mprj/o_q[166] (net)                                    1   0.0041 
  mprj/o_dly[166]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.1392   1.0500   0.0000   0.0001 &   5.3149 r
  mprj/o_dly[166]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.3403   1.0500            2.4442 &   7.7591 r
  mprj/o_q_dly[166] (net)                                2   0.0163 
  mprj/o_BUF[166]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.3403   1.0500   0.0000   0.0002 &   7.7593 r
  mprj/o_BUF[166]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           4.8525   1.0500            2.9108 &  10.6701 r
  mprj/io_oeb[29] (net)                                  1   0.2835 
  mprj/io_oeb[29] (user_proj_example)                                          0.0000   1.0500            0.0000 &  10.6701 r
  io_oeb[29] (net) 
  io_oeb[29] (out)                                                    0.0000   4.8676   1.0500   0.0000   0.1683 &  10.8384 r
  data arrival time                                                                                                 10.8384

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -10.8384
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.9384

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5161 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5161 

  slack (with derating applied) (VIOLATED)                                                               -2.9384 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.4223 



  Startpoint: mprj/o_FF[110]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[11] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2370   1.0500   0.0000   0.1260 &   0.1260 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   1.0500            3.3357 &   3.4617 r
  mprj/clk (net)                                       826   2.9126 
  mprj/o_FF[110]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.7992   1.0500   0.0000   0.6859 &   4.1475 r
  mprj/o_FF[110]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1616   1.0500            1.0669 &   5.2144 r
  mprj/o_q[110] (net)                                    1   0.0057 
  mprj/o_dly[110]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.1616   1.0500   0.0000   0.0001 &   5.2145 r
  mprj/o_dly[110]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.3383   1.0500            2.4458 &   7.6603 r
  mprj/o_q_dly[110] (net)                                2   0.0162 
  mprj/o_BUF[110]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.3383   1.0500   0.0000   0.0003 &   7.6606 r
  mprj/o_BUF[110]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           4.1548   1.0500            2.5649 &  10.2255 r
  mprj/io_out[11] (net)                                  1   0.2426 
  mprj/io_out[11] (user_proj_example)                                          0.0000   1.0500            0.0000 &  10.2255 r
  io_out[11] (net) 
  io_out[11] (out)                                                    1.2390   4.1601   1.0500   0.4964   0.6125 &  10.8380 r
  data arrival time                                                                                                 10.8380

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -10.8380
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.9380

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5161 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5161 

  slack (with derating applied) (VIOLATED)                                                               -2.9380 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.4219 



  Startpoint: mprj/o_FF[20]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[20]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2370   1.0500   0.0000   0.1260 &   0.1260 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   1.0500            3.3357 &   3.4617 r
  mprj/clk (net)                                       826   2.9126 
  mprj/o_FF[20]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.7310   1.0500   0.0000   0.3537 &   3.8154 r
  mprj/o_FF[20]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.3057   1.0500            1.1583 &   4.9738 r
  mprj/o_q[20] (net)                                     2   0.0150 
  mprj/o_dly[20]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0342   0.3057   1.0500   0.0138   0.0147 &   4.9884 r
  mprj/o_dly[20]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.2817   1.0500            2.4260 &   7.4144 r
  mprj/o_q_dly[20] (net)                                 2   0.0125 
  mprj/o_BUF[20]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.2817   1.0500   0.0000   0.0001 &   7.4145 r
  mprj/o_BUF[20]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            4.9403   1.0500            2.9865 &  10.4010 r
  mprj/wbs_dat_o[20] (net)                               1   0.2876 
  mprj/wbs_dat_o[20] (user_proj_example)                                       0.0000   1.0500            0.0000 &  10.4010 r
  wbs_dat_o[20] (net) 
  wbs_dat_o[20] (out)                                                 0.6653   4.9511   1.0500   0.2688   0.4282 &  10.8292 r
  data arrival time                                                                                                 10.8292

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -10.8292
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.9292

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5157 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5157 

  slack (with derating applied) (VIOLATED)                                                               -2.9292 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.4135 



  Startpoint: mprj/o_FF[39]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[7]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2370   1.0500   0.0000   0.1260 &   0.1260 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   1.0500            3.3357 &   3.4617 r
  mprj/clk (net)                                       826   2.9126 
  mprj/o_FF[39]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.7731   1.0500   0.0000   0.5951 &   4.0568 r
  mprj/o_FF[39]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1874   1.0500            1.0845 &   5.1413 r
  mprj/o_q[39] (net)                                     1   0.0074 
  mprj/o_dly[39]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.1874   1.0500   0.0000   0.0001 &   5.1414 r
  mprj/o_dly[39]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.2951   1.0500            2.4206 &   7.5621 r
  mprj/o_q_dly[39] (net)                                 2   0.0134 
  mprj/o_BUF[39]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.2951   1.0500   0.0000   0.0002 &   7.5622 r
  mprj/o_BUF[39]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            4.5790   1.0500            2.7837 &  10.3460 r
  mprj/la_data_out[7] (net)                              1   0.2665 
  mprj/la_data_out[7] (user_proj_example)                                      0.0000   1.0500            0.0000 &  10.3460 r
  la_data_out[7] (net) 
  la_data_out[7] (out)                                                0.8537   4.5887   1.0500   0.3379   0.4811 &  10.8271 r
  data arrival time                                                                                                 10.8271

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -10.8271
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.9271

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5156 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5156 

  slack (with derating applied) (VIOLATED)                                                               -2.9271 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.4115 



  Startpoint: mprj/o_FF[42]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[10]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2370   1.0500   0.0000   0.1260 &   0.1260 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   1.0500            3.3357 &   3.4617 r
  mprj/clk (net)                                       826   2.9126 
  mprj/o_FF[42]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.8018   1.0500   0.0000   0.7263 &   4.1880 r
  mprj/o_FF[42]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2681   1.0500            1.1361 &   5.3241 r
  mprj/o_q[42] (net)                                     2   0.0126 
  mprj/o_dly[42]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.2681   1.0500   0.0000   0.0002 &   5.3242 r
  mprj/o_dly[42]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.1609   1.0500            2.3387 &   7.6629 r
  mprj/o_q_dly[42] (net)                                 1   0.0046 
  mprj/o_BUF[42]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.1609   1.0500   0.0000   0.0000 &   7.6629 r
  mprj/o_BUF[42]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            4.4694   1.0500            2.7085 &  10.3714 r
  mprj/la_data_out[10] (net)                             1   0.2604 
  mprj/la_data_out[10] (user_proj_example)                                     0.0000   1.0500            0.0000 &  10.3714 r
  la_data_out[10] (net) 
  la_data_out[10] (out)                                               0.7974   4.4785   1.0500   0.3171   0.4523 &  10.8237 r
  data arrival time                                                                                                 10.8237

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -10.8237
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.9237

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5154 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5154 

  slack (with derating applied) (VIOLATED)                                                               -2.9237 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.4083 



  Startpoint: mprj/o_FF[161]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[24] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2370   1.0500   0.0000   0.1260 &   0.1260 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   1.0500            3.3357 &   3.4617 r
  mprj/clk (net)                                       826   2.9126 
  mprj/o_FF[161]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.7787   1.0500   0.0000   0.7467 &   4.2083 r
  mprj/o_FF[161]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1636   1.0500            1.0680 &   5.2764 r
  mprj/o_q[161] (net)                                    1   0.0058 
  mprj/o_dly[161]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.1636   1.0500   0.0000   0.0001 &   5.2765 r
  mprj/o_dly[161]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.5285   1.0500            2.5635 &   7.8400 r
  mprj/o_q_dly[161] (net)                                2   0.0283 
  mprj/o_BUF[161]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.5285   1.0500   0.0000   0.0007 &   7.8407 r
  mprj/o_BUF[161]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           4.6023   1.0500            2.7991 &  10.6398 r
  mprj/io_oeb[24] (net)                                  1   0.2695 
  mprj/io_oeb[24] (user_proj_example)                                          0.0000   1.0500            0.0000 &  10.6398 r
  io_oeb[24] (net) 
  io_oeb[24] (out)                                                    0.0954   4.6142   1.0500   0.0360   0.1797 &  10.8195 r
  data arrival time                                                                                                 10.8195

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -10.8195
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.9195

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5152 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5152 

  slack (with derating applied) (VIOLATED)                                                               -2.9195 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.4043 



  Startpoint: mprj/o_FF[123]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[24] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2370   1.0500   0.0000   0.1260 &   0.1260 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   1.0500            3.3357 &   3.4617 r
  mprj/clk (net)                                       826   2.9126 
  mprj/o_FF[123]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.8043   1.0500   0.0000   0.7545 &   4.2161 r
  mprj/o_FF[123]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1753   1.0500            1.0765 &   5.2927 r
  mprj/o_q[123] (net)                                    1   0.0066 
  mprj/o_dly[123]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.1753   1.0500   0.0000   0.0001 &   5.2928 r
  mprj/o_dly[123]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.5565   1.0500            2.5818 &   7.8746 r
  mprj/o_q_dly[123] (net)                                2   0.0300 
  mprj/o_BUF[123]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.5565   1.0500   0.0000   0.0007 &   7.8753 r
  mprj/o_BUF[123]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           4.5424   1.0500            2.7647 &  10.6400 r
  mprj/io_out[24] (net)                                  1   0.2659 
  mprj/io_out[24] (user_proj_example)                                          0.0000   1.0500            0.0000 &  10.6400 r
  io_out[24] (net) 
  io_out[24] (out)                                                    0.0847   4.5548   1.0500   0.0320   0.1776 &  10.8177 r
  data arrival time                                                                                                 10.8177

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -10.8177
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.9177

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5151 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5151 

  slack (with derating applied) (VIOLATED)                                                               -2.9177 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.4025 



  Startpoint: mprj/o_FF[44]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[12]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2370   1.0500   0.0000   0.1260 &   0.1260 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   1.0500            3.3357 &   3.4617 r
  mprj/clk (net)                                       826   2.9126 
  mprj/o_FF[44]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.8004   1.0500   0.0000   0.7286 &   4.1903 r
  mprj/o_FF[44]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2360   1.0500            1.1162 &   5.3064 r
  mprj/o_q[44] (net)                                     2   0.0106 
  mprj/o_dly[44]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.2360   1.0500   0.0000   0.0001 &   5.3066 r
  mprj/o_dly[44]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.1564   1.0500            2.3315 &   7.6381 r
  mprj/o_q_dly[44] (net)                                 1   0.0043 
  mprj/o_BUF[44]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.1564   1.0500   0.0000   0.0001 &   7.6382 r
  mprj/o_BUF[44]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            4.2948   1.0500            2.6081 &  10.2463 r
  mprj/la_data_out[12] (net)                             1   0.2501 
  mprj/la_data_out[12] (user_proj_example)                                     0.0000   1.0500            0.0000 &  10.2463 r
  la_data_out[12] (net) 
  la_data_out[12] (out)                                               1.0630   4.3035   1.0500   0.4340   0.5696 &  10.8159 r
  data arrival time                                                                                                 10.8159

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -10.8159
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.9159

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5150 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5150 

  slack (with derating applied) (VIOLATED)                                                               -2.9159 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.4009 



  Startpoint: mprj/o_FF[53]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[21]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2370   1.0500   0.0000   0.1260 &   0.1260 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   1.0500            3.3357 &   3.4617 r
  mprj/clk (net)                                       826   2.9126 
  mprj/o_FF[53]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.8235   1.0500   0.0000   0.9580 &   4.4196 r
  mprj/o_FF[53]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1670   1.0500            1.0710 &   5.4907 r
  mprj/o_q[53] (net)                                     1   0.0060 
  mprj/o_dly[53]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.1670   1.0500   0.0000   0.0001 &   5.4907 r
  mprj/o_dly[53]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.3286   1.0500            2.4401 &   7.9308 r
  mprj/o_q_dly[53] (net)                                 2   0.0156 
  mprj/o_BUF[53]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.1021   0.3286   1.0500   0.0413   0.0436 &   7.9744 r
  mprj/o_BUF[53]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            3.9082   1.0500            2.4168 &  10.3913 r
  mprj/la_data_out[21] (net)                             1   0.2277 
  mprj/la_data_out[21] (user_proj_example)                                     0.0000   1.0500            0.0000 &  10.3913 r
  la_data_out[21] (net) 
  la_data_out[21] (out)                                               0.7150   3.9145   1.0500   0.2891   0.3961 &  10.7874 r
  data arrival time                                                                                                 10.7874

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -10.7874
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.8874

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5137 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5137 

  slack (with derating applied) (VIOLATED)                                                               -2.8874 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.3737 



  Startpoint: mprj/o_FF[10]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[10]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2370   1.0500   0.0000   0.1260 &   0.1260 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   1.0500            3.3357 &   3.4617 r
  mprj/clk (net)                                       826   2.9126 
  mprj/o_FF[10]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.6430   1.0500   0.0000   0.1347 &   3.5963 r
  mprj/o_FF[10]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2006   1.0500            1.0918 &   4.6882 r
  mprj/o_q[10] (net)                                     2   0.0083 
  mprj/o_dly[10]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.2006   1.0500   0.0000   0.0001 &   4.6883 r
  mprj/o_dly[10]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.4872   1.0500            2.5427 &   7.2309 r
  mprj/o_q_dly[10] (net)                                 2   0.0257 
  mprj/o_BUF[10]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0902   0.4872   1.0500   0.0359   0.0382 &   7.2692 r
  mprj/o_BUF[10]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            4.9869   1.0500            3.0137 &  10.2829 r
  mprj/wbs_dat_o[10] (net)                               1   0.2923 
  mprj/wbs_dat_o[10] (user_proj_example)                                       0.0000   1.0500            0.0000 &  10.2829 r
  wbs_dat_o[10] (net) 
  wbs_dat_o[10] (out)                                                 0.7045   4.9997   1.0500   0.2773   0.4484 &  10.7313 r
  data arrival time                                                                                                 10.7313

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -10.7313
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.8313

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5110 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5110 

  slack (with derating applied) (VIOLATED)                                                               -2.8313 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.3203 



  Startpoint: mprj/o_FF[58]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[26]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2370   1.0500   0.0000   0.1260 &   0.1260 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   1.0500            3.3357 &   3.4617 r
  mprj/clk (net)                                       826   2.9126 
  mprj/o_FF[58]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.8294   1.0500   0.0000   0.8576 &   4.3193 r
  mprj/o_FF[58]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2276   1.0500            1.1114 &   5.4307 r
  mprj/o_q[58] (net)                                     1   0.0101 
  mprj/o_dly[58]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.2276   1.0500   0.0000   0.0001 &   5.4308 r
  mprj/o_dly[58]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.2664   1.0500            2.4068 &   7.8376 r
  mprj/o_q_dly[58] (net)                                 2   0.0115 
  mprj/o_BUF[58]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.2664   1.0500   0.0000   0.0001 &   7.8377 r
  mprj/o_BUF[58]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            4.2393   1.0500            2.5988 &  10.4365 r
  mprj/la_data_out[26] (net)                             1   0.2473 
  mprj/la_data_out[26] (user_proj_example)                                     0.0000   1.0500            0.0000 &  10.4365 r
  la_data_out[26] (net) 
  la_data_out[26] (out)                                               0.4478   4.2462   1.0500   0.1801   0.2929 &  10.7294 r
  data arrival time                                                                                                 10.7294

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -10.7294
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.8294

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5109 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5109 

  slack (with derating applied) (VIOLATED)                                                               -2.8294 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.3185 



  Startpoint: mprj/o_FF[62]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[30]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2370   1.0500   0.0000   0.1260 &   0.1260 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   1.0500            3.3357 &   3.4617 r
  mprj/clk (net)                                       826   2.9126 
  mprj/o_FF[62]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.8308   1.0500   0.0000   0.9185 &   4.3802 r
  mprj/o_FF[62]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1409   1.0500            1.0529 &   5.4331 r
  mprj/o_q[62] (net)                                     1   0.0042 
  mprj/o_dly[62]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.1409   1.0500   0.0000   0.0000 &   5.4332 r
  mprj/o_dly[62]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.2647   1.0500            2.3951 &   7.8283 r
  mprj/o_q_dly[62] (net)                                 2   0.0114 
  mprj/o_BUF[62]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.2647   1.0500   0.0000   0.0001 &   7.8284 r
  mprj/o_BUF[62]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            4.2411   1.0500            2.5901 &  10.4186 r
  mprj/la_data_out[30] (net)                             1   0.2468 
  mprj/la_data_out[30] (user_proj_example)                                     0.0000   1.0500            0.0000 &  10.4186 r
  la_data_out[30] (net) 
  la_data_out[30] (out)                                               0.4531   4.2497   1.0500   0.1839   0.3058 &  10.7244 r
  data arrival time                                                                                                 10.7244

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -10.7244
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.8244

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5107 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5107 

  slack (with derating applied) (VIOLATED)                                                               -2.8244 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.3137 



  Startpoint: mprj/o_FF[15]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[15]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2370   1.0500   0.0000   0.1260 &   0.1260 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   1.0500            3.3357 &   3.4617 r
  mprj/clk (net)                                       826   2.9126 
  mprj/o_FF[15]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.7397   1.0500   0.0000   0.3849 &   3.8466 r
  mprj/o_FF[15]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1824   1.0500            1.0805 &   4.9271 r
  mprj/o_q[15] (net)                                     1   0.0071 
  mprj/o_dly[15]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.1824   1.0500   0.0000   0.0001 &   4.9272 r
  mprj/o_dly[15]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.4783   1.0500            2.5352 &   7.4624 r
  mprj/o_q_dly[15] (net)                                 2   0.0251 
  mprj/o_BUF[15]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.1788   0.4783   1.0500   0.0689   0.0728 &   7.5352 r
  mprj/o_BUF[15]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            4.6965   1.0500            2.8624 &  10.3976 r
  mprj/wbs_dat_o[15] (net)                               1   0.2733 
  mprj/wbs_dat_o[15] (user_proj_example)                                       0.0000   1.0500            0.0000 &  10.3976 r
  wbs_dat_o[15] (net) 
  wbs_dat_o[15] (out)                                                 0.4507   4.7074   1.0500   0.1761   0.3265 &  10.7241 r
  data arrival time                                                                                                 10.7241

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -10.7241
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.8241

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5107 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5107 

  slack (with derating applied) (VIOLATED)                                                               -2.8241 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.3134 



  Startpoint: mprj/o_FF[21]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[21]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2370   1.0500   0.0000   0.1260 &   0.1260 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   1.0500            3.3357 &   3.4617 r
  mprj/clk (net)                                       826   2.9126 
  mprj/o_FF[21]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.7332   1.0500   0.0000   0.3595 &   3.8212 r
  mprj/o_FF[21]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.3533   1.0500            1.1879 &   5.0090 r
  mprj/o_q[21] (net)                                     2   0.0180 
  mprj/o_dly[21]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0495   0.3533   1.0500   0.0198   0.0210 &   5.0300 r
  mprj/o_dly[21]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.3173   1.0500            2.4525 &   7.4825 r
  mprj/o_q_dly[21] (net)                                 2   0.0149 
  mprj/o_BUF[21]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.3173   1.0500   0.0000   0.0002 &   7.4827 r
  mprj/o_BUF[21]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            4.8243   1.0500            2.9277 &  10.4104 r
  mprj/wbs_dat_o[21] (net)                               1   0.2810 
  mprj/wbs_dat_o[21] (user_proj_example)                                       0.0000   1.0500            0.0000 &  10.4104 r
  wbs_dat_o[21] (net) 
  wbs_dat_o[21] (out)                                                 0.3988   4.8343   1.0500   0.1591   0.3068 &  10.7172 r
  data arrival time                                                                                                 10.7172

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -10.7172
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.8172

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5103 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5103 

  slack (with derating applied) (VIOLATED)                                                               -2.8172 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.3069 



  Startpoint: mprj/o_FF[163]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[26] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2370   1.0500   0.0000   0.1260 &   0.1260 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   1.0500            3.3357 &   3.4617 r
  mprj/clk (net)                                       826   2.9126 
  mprj/o_FF[163]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.8052   1.0500   0.0000   0.7911 &   4.2528 r
  mprj/o_FF[163]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1654   1.0500            1.0697 &   5.3225 r
  mprj/o_q[163] (net)                                    1   0.0059 
  mprj/o_dly[163]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.1654   1.0500   0.0000   0.0001 &   5.3225 r
  mprj/o_dly[163]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.4026   1.0500            2.4875 &   7.8100 r
  mprj/o_q_dly[163] (net)                                2   0.0204 
  mprj/o_BUF[163]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.4026   1.0500   0.0000   0.0004 &   7.8104 r
  mprj/o_BUF[163]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           4.2706   1.0500            2.6201 &  10.4305 r
  mprj/io_oeb[26] (net)                                  1   0.2485 
  mprj/io_oeb[26] (user_proj_example)                                          0.0000   1.0500            0.0000 &  10.4305 r
  io_oeb[26] (net) 
  io_oeb[26] (out)                                                    0.4012   4.2790   1.0500   0.1564   0.2800 &  10.7106 r
  data arrival time                                                                                                 10.7106

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -10.7106
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.8106

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5100 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5100 

  slack (with derating applied) (VIOLATED)                                                               -2.8106 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.3005 



  Startpoint: mprj/o_FF[162]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[25] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2370   1.0500   0.0000   0.1260 &   0.1260 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   1.0500            3.3357 &   3.4617 r
  mprj/clk (net)                                       826   2.9126 
  mprj/o_FF[162]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.8050   1.0500   0.0000   0.7786 &   4.2403 r
  mprj/o_FF[162]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1747   1.0500            1.0762 &   5.3164 r
  mprj/o_q[162] (net)                                    1   0.0066 
  mprj/o_dly[162]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.1747   1.0500   0.0000   0.0001 &   5.3165 r
  mprj/o_dly[162]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.6152   1.0500            2.6172 &   7.9337 r
  mprj/o_q_dly[162] (net)                                2   0.0337 
  mprj/o_BUF[162]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.1404   0.6152   1.0500   0.0564   0.0602 &   7.9939 r
  mprj/o_BUF[162]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           4.1800   1.0500            2.5752 &  10.5691 r
  mprj/io_oeb[25] (net)                                  1   0.2428 
  mprj/io_oeb[25] (user_proj_example)                                          0.0000   1.0500            0.0000 &  10.5691 r
  io_oeb[25] (net) 
  io_oeb[25] (out)                                                    0.0000   4.1902   1.0500   0.0000   0.1242 &  10.6933 r
  data arrival time                                                                                                 10.6933

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -10.6933
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.7933

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5092 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5092 

  slack (with derating applied) (VIOLATED)                                                               -2.7933 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.2841 



  Startpoint: mprj/o_FF[18]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[18]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2370   1.0500   0.0000   0.1260 &   0.1260 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   1.0500            3.3357 &   3.4617 r
  mprj/clk (net)                                       826   2.9126 
  mprj/o_FF[18]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.7152   1.0500   0.0000   0.3070 &   3.7686 r
  mprj/o_FF[18]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1894   1.0500            1.0851 &   4.8537 r
  mprj/o_q[18] (net)                                     1   0.0076 
  mprj/o_dly[18]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.1894   1.0500   0.0000   0.0001 &   4.8539 r
  mprj/o_dly[18]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.2202   1.0500            2.3721 &   7.2260 r
  mprj/o_q_dly[18] (net)                                 1   0.0085 
  mprj/o_BUF[18]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.2202   1.0500   0.0000   0.0001 &   7.2261 r
  mprj/o_BUF[18]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            4.9540   1.0500            2.9862 &  10.2122 r
  mprj/wbs_dat_o[18] (net)                               1   0.2885 
  mprj/wbs_dat_o[18] (user_proj_example)                                       0.0000   1.0500            0.0000 &  10.2122 r
  wbs_dat_o[18] (net) 
  wbs_dat_o[18] (out)                                                 0.7208   4.9653   1.0500   0.2916   0.4542 &  10.6665 r
  data arrival time                                                                                                 10.6665

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -10.6665
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.7665

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5079 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5079 

  slack (with derating applied) (VIOLATED)                                                               -2.7665 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.2585 



  Startpoint: mprj/o_FF[149]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[12] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2370   1.0500   0.0000   0.1260 &   0.1260 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   1.0500            3.3357 &   3.4617 r
  mprj/clk (net)                                       826   2.9126 
  mprj/o_FF[149]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.7807   1.0500   0.0000   0.6727 &   4.1344 r
  mprj/o_FF[149]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1277   1.0500            1.0430 &   5.1775 r
  mprj/o_q[149] (net)                                    1   0.0033 
  mprj/o_dly[149]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.1277   1.0500   0.0000   0.0000 &   5.1775 r
  mprj/o_dly[149]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.3808   1.0500            2.4684 &   7.6459 r
  mprj/o_q_dly[149] (net)                                2   0.0190 
  mprj/o_BUF[149]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.3808   1.0500   0.0000   0.0004 &   7.6463 r
  mprj/o_BUF[149]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           4.2600   1.0500            2.6177 &  10.2640 r
  mprj/io_oeb[12] (net)                                  1   0.2482 
  mprj/io_oeb[12] (user_proj_example)                                          0.0000   1.0500            0.0000 &  10.2640 r
  io_oeb[12] (net) 
  io_oeb[12] (out)                                                    0.5961   4.2672   1.0500   0.2382   0.3590 &  10.6230 r
  data arrival time                                                                                                 10.6230

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -10.6230
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.7230

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5059 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5059 

  slack (with derating applied) (VIOLATED)                                                               -2.7230 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.2171 



  Startpoint: mprj/o_FF[12]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[12]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2370   1.0500   0.0000   0.1260 &   0.1260 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   1.0500            3.3357 &   3.4617 r
  mprj/clk (net)                                       826   2.9126 
  mprj/o_FF[12]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.7397   1.0500   0.0000   0.3841 &   3.8457 r
  mprj/o_FF[12]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1279   1.0500            1.0426 &   4.8883 r
  mprj/o_q[12] (net)                                     1   0.0033 
  mprj/o_dly[12]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.1279   1.0500   0.0000   0.0000 &   4.8883 r
  mprj/o_dly[12]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.3635   1.0500            2.4572 &   7.3455 r
  mprj/o_q_dly[12] (net)                                 2   0.0179 
  mprj/o_BUF[12]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.3635   1.0500   0.0000   0.0003 &   7.3458 r
  mprj/o_BUF[12]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            4.8749   1.0500            2.9516 &  10.2975 r
  mprj/wbs_dat_o[12] (net)                               1   0.2834 
  mprj/wbs_dat_o[12] (user_proj_example)                                       0.0000   1.0500            0.0000 &  10.2975 r
  wbs_dat_o[12] (net) 
  wbs_dat_o[12] (out)                                                 0.3917   4.8868   1.0500   0.1508   0.3091 &  10.6065 r
  data arrival time                                                                                                 10.6065

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -10.6065
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.7065

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5051 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5051 

  slack (with derating applied) (VIOLATED)                                                               -2.7065 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.2015 



  Startpoint: mprj/o_FF[24]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[24]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2370   1.0500   0.0000   0.1260 &   0.1260 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   1.0500            3.3357 &   3.4617 r
  mprj/clk (net)                                       826   2.9126 
  mprj/o_FF[24]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.7397   1.0500   0.0000   0.3833 &   3.8450 r
  mprj/o_FF[24]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1443   1.0500            1.0540 &   4.8990 r
  mprj/o_q[24] (net)                                     1   0.0045 
  mprj/o_dly[24]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.1443   1.0500   0.0000   0.0001 &   4.8991 r
  mprj/o_dly[24]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.1518   1.0500            2.3172 &   7.2163 r
  mprj/o_q_dly[24] (net)                                 1   0.0040 
  mprj/o_BUF[24]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.1518   1.0500   0.0000   0.0000 &   7.2163 r
  mprj/o_BUF[24]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            4.9360   1.0500            2.9726 &  10.1888 r
  mprj/wbs_dat_o[24] (net)                               1   0.2878 
  mprj/wbs_dat_o[24] (user_proj_example)                                       0.0000   1.0500            0.0000 &  10.1888 r
  wbs_dat_o[24] (net) 
  wbs_dat_o[24] (out)                                                 0.6463   4.9466   1.0500   0.2574   0.4142 &  10.6031 r
  data arrival time                                                                                                 10.6031

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -10.6031
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.7031

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5049 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5049 

  slack (with derating applied) (VIOLATED)                                                               -2.7031 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.1982 



  Startpoint: mprj/o_FF[61]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[29]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2370   1.0500   0.0000   0.1260 &   0.1260 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   1.0500            3.3357 &   3.4617 r
  mprj/clk (net)                                       826   2.9126 
  mprj/o_FF[61]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.8308   1.0500   0.0000   0.9186 &   4.3803 r
  mprj/o_FF[61]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1723   1.0500            1.0749 &   5.4551 r
  mprj/o_q[61] (net)                                     1   0.0064 
  mprj/o_dly[61]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.1723   1.0500   0.0000   0.0001 &   5.4552 r
  mprj/o_dly[61]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.2686   1.0500            2.4016 &   7.8568 r
  mprj/o_q_dly[61] (net)                                 2   0.0117 
  mprj/o_BUF[61]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.2686   1.0500   0.0000   0.0001 &   7.8570 r
  mprj/o_BUF[61]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            4.1189   1.0500            2.5243 &  10.3813 r
  mprj/la_data_out[29] (net)                             1   0.2398 
  mprj/la_data_out[29] (user_proj_example)                                     0.0000   1.0500            0.0000 &  10.3813 r
  la_data_out[29] (net) 
  la_data_out[29] (out)                                               0.2358   4.1266   1.0500   0.0935   0.2045 &  10.5858 r
  data arrival time                                                                                                 10.5858

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -10.5858
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.6858

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5041 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5041 

  slack (with derating applied) (VIOLATED)                                                               -2.6858 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.1817 



  Startpoint: mprj/o_FF[13]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[13]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2370   1.0500   0.0000   0.1260 &   0.1260 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   1.0500            3.3357 &   3.4617 r
  mprj/clk (net)                                       826   2.9126 
  mprj/o_FF[13]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.7397   1.0500   0.0000   0.3845 &   3.8462 r
  mprj/o_FF[13]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2284   1.0500            1.1106 &   4.9568 r
  mprj/o_q[13] (net)                                     2   0.0101 
  mprj/o_dly[13]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.2284   1.0500   0.0000   0.0001 &   4.9569 r
  mprj/o_dly[13]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.4139   1.0500            2.5016 &   7.4585 r
  mprj/o_q_dly[13] (net)                                 2   0.0211 
  mprj/o_BUF[13]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.4139   1.0500   0.0000   0.0004 &   7.4589 r
  mprj/o_BUF[13]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            4.7159   1.0500            2.8641 &  10.3230 r
  mprj/wbs_dat_o[13] (net)                               1   0.2741 
  mprj/wbs_dat_o[13] (user_proj_example)                                       0.0000   1.0500            0.0000 &  10.3230 r
  wbs_dat_o[13] (net) 
  wbs_dat_o[13] (out)                                                 0.2766   4.7277   1.0500   0.1045   0.2567 &  10.5797 r
  data arrival time                                                                                                 10.5797

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -10.5797
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.6797

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5038 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5038 

  slack (with derating applied) (VIOLATED)                                                               -2.6797 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.1759 



  Startpoint: mprj/o_FF[120]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[21] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2370   1.0500   0.0000   0.1260 &   0.1260 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   1.0500            3.3357 &   3.4617 r
  mprj/clk (net)                                       826   2.9126 
  mprj/o_FF[120]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.8052   1.0500   0.0000   0.7905 &   4.2521 r
  mprj/o_FF[120]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1954   1.0500            1.0906 &   5.3427 r
  mprj/o_q[120] (net)                                    1   0.0080 
  mprj/o_dly[120]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.1954   1.0500   0.0000   0.0001 &   5.3428 r
  mprj/o_dly[120]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.3150   1.0500            2.4346 &   7.7774 r
  mprj/o_q_dly[120] (net)                                2   0.0147 
  mprj/o_BUF[120]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0491   0.3150   1.0500   0.0189   0.0200 &   7.7975 r
  mprj/o_BUF[120]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           4.0544   1.0500            2.5000 &  10.2975 r
  mprj/io_out[21] (net)                                  1   0.2364 
  mprj/io_out[21] (user_proj_example)                                          0.0000   1.0500            0.0000 &  10.2975 r
  io_out[21] (net) 
  io_out[21] (out)                                                    0.4119   4.0602   1.0500   0.1638   0.2663 &  10.5638 r
  data arrival time                                                                                                 10.5638

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -10.5638
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.6638

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5030 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5030 

  slack (with derating applied) (VIOLATED)                                                               -2.6638 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.1607 



  Startpoint: mprj/o_FF[14]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[14]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2370   1.0500   0.0000   0.1260 &   0.1260 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   1.0500            3.3357 &   3.4617 r
  mprj/clk (net)                                       826   2.9126 
  mprj/o_FF[14]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.6816   1.0500   0.0000   0.2169 &   3.6786 r
  mprj/o_FF[14]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1707   1.0500            1.0715 &   4.7501 r
  mprj/o_q[14] (net)                                     1   0.0063 
  mprj/o_dly[14]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.1707   1.0500   0.0000   0.0001 &   4.7502 r
  mprj/o_dly[14]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.3887   1.0500            2.4797 &   7.2299 r
  mprj/o_q_dly[14] (net)                                 2   0.0195 
  mprj/o_BUF[14]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.3887   1.0500   0.0000   0.0004 &   7.2302 r
  mprj/o_BUF[14]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            4.8801   1.0500            2.9572 &  10.1875 r
  mprj/wbs_dat_o[14] (net)                               1   0.2838 
  mprj/wbs_dat_o[14] (user_proj_example)                                       0.0000   1.0500            0.0000 &  10.1875 r
  wbs_dat_o[14] (net) 
  wbs_dat_o[14] (out)                                                 0.4541   4.8917   1.0500   0.1769   0.3348 &  10.5222 r
  data arrival time                                                                                                 10.5222

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -10.5222
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.6222

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5011 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5011 

  slack (with derating applied) (VIOLATED)                                                               -2.6222 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.1212 



  Startpoint: mprj/o_FF[22]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[22]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2370   1.0500   0.0000   0.1260 &   0.1260 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   1.0500            3.3357 &   3.4617 r
  mprj/clk (net)                                       826   2.9126 
  mprj/o_FF[22]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.7332   1.0500   0.0000   0.3595 &   3.8212 r
  mprj/o_FF[22]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2966   1.0500            1.1528 &   4.9739 r
  mprj/o_q[22] (net)                                     2   0.0144 
  mprj/o_dly[22]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0447   0.2966   1.0500   0.0182   0.0193 &   4.9932 r
  mprj/o_dly[22]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.2535   1.0500            2.4066 &   7.3998 r
  mprj/o_q_dly[22] (net)                                 2   0.0107 
  mprj/o_BUF[22]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.2535   1.0500   0.0000   0.0001 &   7.3999 r
  mprj/o_BUF[22]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            4.6869   1.0500            2.8399 &  10.2399 r
  mprj/wbs_dat_o[22] (net)                               1   0.2729 
  mprj/wbs_dat_o[22] (user_proj_example)                                       0.0000   1.0500            0.0000 &  10.2399 r
  wbs_dat_o[22] (net) 
  wbs_dat_o[22] (out)                                                 0.3439   4.6973   1.0500   0.1313   0.2756 &  10.5154 r
  data arrival time                                                                                                 10.5154

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -10.5154
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.6154

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5007 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5007 

  slack (with derating applied) (VIOLATED)                                                               -2.6154 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.1147 



  Startpoint: mprj/o_FF[159]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[22] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2370   1.0500   0.0000   0.1260 &   0.1260 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   1.0500            3.3357 &   3.4617 r
  mprj/clk (net)                                       826   2.9126 
  mprj/o_FF[159]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.8051   1.0500   0.0000   0.7879 &   4.2495 r
  mprj/o_FF[159]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1628   1.0500            1.0678 &   5.3174 r
  mprj/o_q[159] (net)                                    1   0.0057 
  mprj/o_dly[159]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.1628   1.0500   0.0000   0.0001 &   5.3175 r
  mprj/o_dly[159]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.3531   1.0500            2.4556 &   7.7731 r
  mprj/o_q_dly[159] (net)                                2   0.0172 
  mprj/o_BUF[159]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.3531   1.0500   0.0000   0.0003 &   7.7734 r
  mprj/o_BUF[159]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           4.1907   1.0500            2.5642 &  10.3376 r
  mprj/io_oeb[22] (net)                                  1   0.2433 
  mprj/io_oeb[22] (user_proj_example)                                          0.0000   1.0500            0.0000 &  10.3376 r
  io_oeb[22] (net) 
  io_oeb[22] (out)                                                    0.1338   4.2004   1.0500   0.0505   0.1748 &  10.5124 r
  data arrival time                                                                                                 10.5124

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -10.5124
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.6124

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5006 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5006 

  slack (with derating applied) (VIOLATED)                                                               -2.6124 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.1118 



  Startpoint: mprj/o_FF[113]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[14] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2370   1.0500   0.0000   0.1260 &   0.1260 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   1.0500            3.3357 &   3.4617 r
  mprj/clk (net)                                       826   2.9126 
  mprj/o_FF[113]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.7896   1.0500   0.0000   0.6798 &   4.1414 r
  mprj/o_FF[113]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.3087   1.0500            1.1610 &   5.3025 r
  mprj/o_q[113] (net)                                    2   0.0152 
  mprj/o_dly[113]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.3087   1.0500   0.0000   0.0002 &   5.3027 r
  mprj/o_dly[113]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.3481   1.0500            2.4693 &   7.7720 r
  mprj/o_q_dly[113] (net)                                2   0.0169 
  mprj/o_BUF[113]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.3481   1.0500   0.0000   0.0003 &   7.7723 r
  mprj/o_BUF[113]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           4.2351   1.0500            2.5885 &  10.3608 r
  mprj/io_out[14] (net)                                  1   0.2459 
  mprj/io_out[14] (user_proj_example)                                          0.0000   1.0500            0.0000 &  10.3608 r
  io_out[14] (net) 
  io_out[14] (out)                                                    0.0000   4.2449   1.0500   0.0000   0.1239 &  10.4847 r
  data arrival time                                                                                                 10.4847

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -10.4847
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.5847

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4993 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4993 

  slack (with derating applied) (VIOLATED)                                                               -2.5847 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.0854 



  Startpoint: mprj/o_FF[4]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[4]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2370   1.0500   0.0000   0.1260 &   0.1260 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   1.0500            3.3357 &   3.4617 r
  mprj/clk (net)                                       826   2.9126 
  mprj/o_FF[4]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   6.6430   1.0500   0.0000   0.1346 &   3.5963 r
  mprj/o_FF[4]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                             0.1748   1.0500            1.0738 &   4.6702 r
  mprj/o_q[4] (net)                                      1   0.0066 
  mprj/o_dly[4]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                   0.0300   0.1748   1.0500   0.0121   0.0127 &   4.6829 r
  mprj/o_dly[4]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                            0.3075   1.0500            2.4272 &   7.1101 r
  mprj/o_q_dly[4] (net)                                  2   0.0142 
  mprj/o_BUF[4]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                    0.0000   0.3075   1.0500   0.0000   0.0002 &   7.1103 r
  mprj/o_BUF[4]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                             4.9730   1.0500            2.9895 &  10.0998 r
  mprj/wbs_dat_o[4] (net)                                1   0.2912 
  mprj/wbs_dat_o[4] (user_proj_example)                                        0.0000   1.0500            0.0000 &  10.0998 r
  wbs_dat_o[4] (net) 
  wbs_dat_o[4] (out)                                                  0.4595   4.9863   1.0500   0.1790   0.3487 &  10.4485 r
  data arrival time                                                                                                 10.4485

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -10.4485
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.5485

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4975 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4975 

  slack (with derating applied) (VIOLATED)                                                               -2.5485 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.0510 



  Startpoint: mprj/o_FF[5]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[5]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2370   1.0500   0.0000   0.1260 &   0.1260 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   1.0500            3.3357 &   3.4617 r
  mprj/clk (net)                                       826   2.9126 
  mprj/o_FF[5]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   6.6431   1.0500   0.0000   0.1342 &   3.5959 r
  mprj/o_FF[5]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                             0.2500   1.0500            1.1225 &   4.7184 r
  mprj/o_q[5] (net)                                      2   0.0115 
  mprj/o_dly[5]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                   0.0579   0.2500   1.0500   0.0236   0.0249 &   4.7433 r
  mprj/o_dly[5]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                            0.3395   1.0500            2.4569 &   7.2002 r
  mprj/o_q_dly[5] (net)                                  2   0.0163 
  mprj/o_BUF[5]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                    0.0440   0.3395   1.0500   0.0178   0.0190 &   7.2191 r
  mprj/o_BUF[5]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                             4.8720   1.0500            2.9314 &  10.1506 r
  mprj/wbs_dat_o[5] (net)                                1   0.2851 
  mprj/wbs_dat_o[5] (user_proj_example)                                        0.0000   1.0500            0.0000 &  10.1506 r
  wbs_dat_o[5] (net) 
  wbs_dat_o[5] (out)                                                  0.2929   4.8857   1.0500   0.1107   0.2767 &  10.4273 r
  data arrival time                                                                                                 10.4273

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -10.4273
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.5273

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4965 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4965 

  slack (with derating applied) (VIOLATED)                                                               -2.5273 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.0307 



  Startpoint: mprj/o_FF[25]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[25]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2370   1.0500   0.0000   0.1260 &   0.1260 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   1.0500            3.3357 &   3.4617 r
  mprj/clk (net)                                       826   2.9126 
  mprj/o_FF[25]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.7397   1.0500   0.0000   0.3826 &   3.8443 r
  mprj/o_FF[25]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1411   1.0500            1.0518 &   4.8961 r
  mprj/o_q[25] (net)                                     1   0.0042 
  mprj/o_dly[25]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.1411   1.0500   0.0000   0.0001 &   4.8962 r
  mprj/o_dly[25]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.1754   1.0500            2.3338 &   7.2299 r
  mprj/o_q_dly[25] (net)                                 1   0.0055 
  mprj/o_BUF[25]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.1754   1.0500   0.0000   0.0001 &   7.2300 r
  mprj/o_BUF[25]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            4.7462   1.0500            2.8681 &  10.0981 r
  mprj/wbs_dat_o[25] (net)                               1   0.2767 
  mprj/wbs_dat_o[25] (user_proj_example)                                       0.0000   1.0500            0.0000 &  10.0981 r
  wbs_dat_o[25] (net) 
  wbs_dat_o[25] (out)                                                 0.4391   4.7560   1.0500   0.1758   0.3209 &  10.4191 r
  data arrival time                                                                                                 10.4191

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -10.4191
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.5191

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4961 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4961 

  slack (with derating applied) (VIOLATED)                                                               -2.5191 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.0229 



  Startpoint: mprj/o_FF[9]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[9]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2370   1.0500   0.0000   0.1260 &   0.1260 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   1.0500            3.3357 &   3.4617 r
  mprj/clk (net)                                       826   2.9126 
  mprj/o_FF[9]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   6.6430   1.0500   0.0000   0.1345 &   3.5961 r
  mprj/o_FF[9]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                             0.2530   1.0500            1.1244 &   4.7205 r
  mprj/o_q[9] (net)                                      2   0.0117 
  mprj/o_dly[9]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                   0.0297   0.2530   1.0500   0.0117   0.0125 &   4.7330 r
  mprj/o_dly[9]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                            0.5149   1.0500            2.5654 &   7.2985 r
  mprj/o_q_dly[9] (net)                                  2   0.0274 
  mprj/o_BUF[9]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                    0.0000   0.5149   1.0500   0.0000   0.0005 &   7.2990 r
  mprj/o_BUF[9]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                             4.7500   1.0500            2.8795 &  10.1785 r
  mprj/wbs_dat_o[9] (net)                                1   0.2782 
  mprj/wbs_dat_o[9] (user_proj_example)                                        0.0000   1.0500            0.0000 &  10.1785 r
  wbs_dat_o[9] (net) 
  wbs_dat_o[9] (out)                                                  0.1676   4.7626   1.0500   0.0633   0.2181 &  10.3966 r
  data arrival time                                                                                                 10.3966

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -10.3966
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.4966

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4951 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4951 

  slack (with derating applied) (VIOLATED)                                                               -2.4966 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.0015 



  Startpoint: mprj/o_FF[150]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[13] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2370   1.0500   0.0000   0.1260 &   0.1260 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   1.0500            3.3357 &   3.4617 r
  mprj/clk (net)                                       826   2.9126 
  mprj/o_FF[150]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.7813   1.0500   0.0000   0.6719 &   4.1336 r
  mprj/o_FF[150]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1444   1.0500            1.0547 &   5.1882 r
  mprj/o_q[150] (net)                                    1   0.0045 
  mprj/o_dly[150]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.1444   1.0500   0.0000   0.0000 &   5.1883 r
  mprj/o_dly[150]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.4479   1.0500            2.5125 &   7.7008 r
  mprj/o_q_dly[150] (net)                                2   0.0232 
  mprj/o_BUF[150]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.4480   1.0500   0.0000   0.0005 &   7.7013 r
  mprj/o_BUF[150]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           4.1831   1.0500            2.5659 &  10.2672 r
  mprj/io_oeb[13] (net)                                  1   0.2429 
  mprj/io_oeb[13] (user_proj_example)                                          0.0000   1.0500            0.0000 &  10.2672 r
  io_oeb[13] (net) 
  io_oeb[13] (out)                                                    0.0000   4.1927   1.0500   0.0000   0.1209 &  10.3881 r
  data arrival time                                                                                                 10.3881

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -10.3881
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.4881

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4947 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4947 

  slack (with derating applied) (VIOLATED)                                                               -2.4881 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.9934 



  Startpoint: mprj/o_FF[26]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[26]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2370   1.0500   0.0000   0.1260 &   0.1260 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   1.0500            3.3357 &   3.4617 r
  mprj/clk (net)                                       826   2.9126 
  mprj/o_FF[26]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.7397   1.0500   0.0000   0.3810 &   3.8427 r
  mprj/o_FF[26]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1755   1.0500            1.0758 &   4.9184 r
  mprj/o_q[26] (net)                                     1   0.0066 
  mprj/o_dly[26]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.1755   1.0500   0.0000   0.0001 &   4.9185 r
  mprj/o_dly[26]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.1589   1.0500            2.3261 &   7.2446 r
  mprj/o_q_dly[26] (net)                                 1   0.0044 
  mprj/o_BUF[26]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.1589   1.0500   0.0000   0.0001 &   7.2447 r
  mprj/o_BUF[26]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            4.6215   1.0500            2.7928 &  10.0375 r
  mprj/wbs_dat_o[26] (net)                               1   0.2692 
  mprj/wbs_dat_o[26] (user_proj_example)                                       0.0000   1.0500            0.0000 &  10.0375 r
  wbs_dat_o[26] (net) 
  wbs_dat_o[26] (out)                                                 0.4826   4.6317   1.0500   0.1945   0.3387 &  10.3761 r
  data arrival time                                                                                                 10.3761

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -10.3761
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.4761

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4941 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4941 

  slack (with derating applied) (VIOLATED)                                                               -2.4761 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.9820 



  Startpoint: mprj/o_FF[31]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[31]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2370   1.0500   0.0000   0.1260 &   0.1260 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   1.0500            3.3357 &   3.4617 r
  mprj/clk (net)                                       826   2.9126 
  mprj/o_FF[31]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.7397   1.0500   0.0000   0.3831 &   3.8447 r
  mprj/o_FF[31]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2696   1.0500            1.1361 &   4.9808 r
  mprj/o_q[31] (net)                                     2   0.0127 
  mprj/o_dly[31]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.2696   1.0500   0.0000   0.0002 &   4.9810 r
  mprj/o_dly[31]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.4224   1.0500            2.5114 &   7.4924 r
  mprj/o_q_dly[31] (net)                                 2   0.0216 
  mprj/o_BUF[31]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.4224   1.0500   0.0000   0.0004 &   7.4928 r
  mprj/o_BUF[31]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            4.5028   1.0500            2.7466 &  10.2394 r
  mprj/wbs_dat_o[31] (net)                               1   0.2617 
  mprj/wbs_dat_o[31] (user_proj_example)                                       0.0000   1.0500            0.0000 &  10.2394 r
  wbs_dat_o[31] (net) 
  wbs_dat_o[31] (out)                                                 0.0000   4.5134   1.0500   0.0000   0.1334 &  10.3729 r
  data arrival time                                                                                                 10.3729

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -10.3729
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.4729

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4939 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4939 

  slack (with derating applied) (VIOLATED)                                                               -2.4729 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.9789 



  Startpoint: mprj/o_FF[0]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[0]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2370   1.0500   0.0000   0.1260 &   0.1260 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   1.0500            3.3357 &   3.4617 r
  mprj/clk (net)                                       826   2.9126 
  mprj/o_FF[0]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   6.6431   1.0500   0.0000   0.1342 &   3.5959 r
  mprj/o_FF[0]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                             0.1802   1.0500            1.0776 &   4.6735 r
  mprj/o_q[0] (net)                                      1   0.0069 
  mprj/o_dly[0]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                   0.0000   0.1802   1.0500   0.0000   0.0001 &   4.6736 r
  mprj/o_dly[0]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                            0.2823   1.0500            2.4115 &   7.0850 r
  mprj/o_q_dly[0] (net)                                  2   0.0126 
  mprj/o_BUF[0]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                    0.0000   0.2823   1.0500   0.0000   0.0001 &   7.0852 r
  mprj/o_BUF[0]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                             5.0631   1.0500            3.0240 &  10.1091 r
  mprj/wbs_dat_o[0] (net)                                1   0.2961 
  mprj/wbs_dat_o[0] (user_proj_example)                                        0.0000   1.0500            0.0000 &  10.1091 r
  wbs_dat_o[0] (net) 
  wbs_dat_o[0] (out)                                                  0.2097   5.0795   1.0500   0.0792   0.2619 &  10.3710 r
  data arrival time                                                                                                 10.3710

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -10.3710
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.4710

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4939 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4939 

  slack (with derating applied) (VIOLATED)                                                               -2.4710 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.9772 



  Startpoint: mprj/o_FF[112]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[13] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2370   1.0500   0.0000   0.1260 &   0.1260 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   1.0500            3.3357 &   3.4617 r
  mprj/clk (net)                                       826   2.9126 
  mprj/o_FF[112]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.7827   1.0500   0.0000   0.6603 &   4.1220 r
  mprj/o_FF[112]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1416   1.0500            1.0528 &   5.1748 r
  mprj/o_q[112] (net)                                    1   0.0043 
  mprj/o_dly[112]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.1416   1.0500   0.0000   0.0001 &   5.1748 r
  mprj/o_dly[112]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.6069   1.0500            2.6082 &   7.7831 r
  mprj/o_q_dly[112] (net)                                2   0.0332 
  mprj/o_BUF[112]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.6069   1.0500   0.0000   0.0009 &   7.7840 r
  mprj/o_BUF[112]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           3.9853   1.0500            2.4677 &  10.2516 r
  mprj/io_out[13] (net)                                  1   0.2316 
  mprj/io_out[13] (user_proj_example)                                          0.0000   1.0500            0.0000 &  10.2516 r
  io_out[13] (net) 
  io_out[13] (out)                                                    0.0000   3.9940   1.0500   0.0000   0.1113 &  10.3630 r
  data arrival time                                                                                                 10.3630

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -10.3630
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.4630

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4935 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4935 

  slack (with derating applied) (VIOLATED)                                                               -2.4630 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.9695 



  Startpoint: mprj/o_FF[114]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[15] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2370   1.0500   0.0000   0.1260 &   0.1260 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   1.0500            3.3357 &   3.4617 r
  mprj/clk (net)                                       826   2.9126 
  mprj/o_FF[114]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.7907   1.0500   0.0000   0.6840 &   4.1457 r
  mprj/o_FF[114]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1514   1.0500            1.0597 &   5.2054 r
  mprj/o_q[114] (net)                                    1   0.0050 
  mprj/o_dly[114]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.1514   1.0500   0.0000   0.0001 &   5.2055 r
  mprj/o_dly[114]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.4083   1.0500            2.4893 &   7.6948 r
  mprj/o_q_dly[114] (net)                                2   0.0207 
  mprj/o_BUF[114]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.4083   1.0500   0.0000   0.0004 &   7.6952 r
  mprj/o_BUF[114]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           4.0875   1.0500            2.5118 &  10.2070 r
  mprj/io_out[15] (net)                                  1   0.2375 
  mprj/io_out[15] (user_proj_example)                                          0.0000   1.0500            0.0000 &  10.2070 r
  io_out[15] (net) 
  io_out[15] (out)                                                    0.0000   4.0968   1.0500   0.0000   0.1154 &  10.3224 r
  data arrival time                                                                                                 10.3224

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -10.3224
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.4224

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4915 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4915 

  slack (with derating applied) (VIOLATED)                                                               -2.4224 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.9309 



  Startpoint: mprj/o_FF[148]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[11] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2370   1.0500   0.0000   0.1260 &   0.1260 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   1.0500            3.3357 &   3.4617 r
  mprj/clk (net)                                       826   2.9126 
  mprj/o_FF[148]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.7992   1.0500   0.0000   0.6859 &   4.1476 r
  mprj/o_FF[148]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1525   1.0500            1.0606 &   5.2082 r
  mprj/o_q[148] (net)                                    1   0.0050 
  mprj/o_dly[148]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.1525   1.0500   0.0000   0.0000 &   5.2082 r
  mprj/o_dly[148]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.3571   1.0500            2.4570 &   7.6652 r
  mprj/o_q_dly[148] (net)                                2   0.0175 
  mprj/o_BUF[148]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.3571   1.0500   0.0000   0.0003 &   7.6655 r
  mprj/o_BUF[148]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           3.8641   1.0500            2.3928 &  10.0583 r
  mprj/io_oeb[11] (net)                                  1   0.2250 
  mprj/io_oeb[11] (user_proj_example)                                          0.0000   1.0500            0.0000 &  10.0583 r
  io_oeb[11] (net) 
  io_oeb[11] (out)                                                    0.3763   3.8710   1.0500   0.1472   0.2492 &  10.3074 r
  data arrival time                                                                                                 10.3074

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -10.3074
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.4074

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4908 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4908 

  slack (with derating applied) (VIOLATED)                                                               -2.4074 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.9166 



  Startpoint: mprj/o_FF[7]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[7]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2370   1.0500   0.0000   0.1260 &   0.1260 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   1.0500            3.3357 &   3.4617 r
  mprj/clk (net)                                       826   2.9126 
  mprj/o_FF[7]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   6.6431   1.0500   0.0000   0.1342 &   3.5959 r
  mprj/o_FF[7]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                             0.2888   1.0500            1.1465 &   4.7425 r
  mprj/o_q[7] (net)                                      2   0.0139 
  mprj/o_dly[7]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                   0.0624   0.2888   1.0500   0.0254   0.0269 &   4.7693 r
  mprj/o_dly[7]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                            0.3658   1.0500            2.4785 &   7.2478 r
  mprj/o_q_dly[7] (net)                                  2   0.0180 
  mprj/o_BUF[7]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                    0.0000   0.3658   1.0500   0.0000   0.0003 &   7.2481 r
  mprj/o_BUF[7]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                             4.7057   1.0500            2.8343 &  10.0824 r
  mprj/wbs_dat_o[7] (net)                                1   0.2751 
  mprj/wbs_dat_o[7] (user_proj_example)                                        0.0000   1.0500            0.0000 &  10.0824 r
  wbs_dat_o[7] (net) 
  wbs_dat_o[7] (out)                                                  0.1671   4.7200   1.0500   0.0631   0.2236 &  10.3060 r
  data arrival time                                                                                                 10.3060

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -10.3060
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.4060

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4908 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4908 

  slack (with derating applied) (VIOLATED)                                                               -2.4060 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.9152 



  Startpoint: mprj/o_FF[158]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[21] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2370   1.0500   0.0000   0.1260 &   0.1260 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   1.0500            3.3357 &   3.4617 r
  mprj/clk (net)                                       826   2.9126 
  mprj/o_FF[158]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.8051   1.0500   0.0000   0.7823 &   4.2440 r
  mprj/o_FF[158]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.2409   1.0500            1.1193 &   5.3632 r
  mprj/o_q[158] (net)                                    2   0.0109 
  mprj/o_dly[158]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.2409   1.0500   0.0000   0.0001 &   5.3634 r
  mprj/o_dly[158]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.3324   1.0500            2.4512 &   7.8146 r
  mprj/o_q_dly[158] (net)                                2   0.0158 
  mprj/o_BUF[158]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0683   0.3324   1.0500   0.0271   0.0287 &   7.8433 r
  mprj/o_BUF[158]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           3.7963   1.0500            2.3475 &  10.1908 r
  mprj/io_oeb[21] (net)                                  1   0.2207 
  mprj/io_oeb[21] (user_proj_example)                                          0.0000   1.0500            0.0000 &  10.1908 r
  io_oeb[21] (net) 
  io_oeb[21] (out)                                                    0.0000   3.8030   1.0500   0.0000   0.0955 &  10.2863 r
  data arrival time                                                                                                 10.2863

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -10.2863
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.3863

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4898 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4898 

  slack (with derating applied) (VIOLATED)                                                               -2.3863 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.8965 



  Startpoint: mprj/o_FF[3]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[3]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2370   1.0500   0.0000   0.1260 &   0.1260 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   1.0500            3.3357 &   3.4617 r
  mprj/clk (net)                                       826   2.9126 
  mprj/o_FF[3]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   6.6430   1.0500   0.0000   0.1347 &   3.5964 r
  mprj/o_FF[3]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                             0.1446   1.0500            1.0528 &   4.6492 r
  mprj/o_q[3] (net)                                      1   0.0045 
  mprj/o_dly[3]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                   0.0000   0.1446   1.0500   0.0000   0.0001 &   4.6492 r
  mprj/o_dly[3]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                            0.3497   1.0500            2.4512 &   7.1005 r
  mprj/o_q_dly[3] (net)                                  2   0.0170 
  mprj/o_BUF[3]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                    0.0882   0.3497   1.0500   0.0358   0.0378 &   7.1383 r
  mprj/o_BUF[3]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                             4.9389   1.0500            2.9650 &  10.1033 r
  mprj/wbs_dat_o[3] (net)                                1   0.2888 
  mprj/wbs_dat_o[3] (user_proj_example)                                        0.0000   1.0500            0.0000 &  10.1033 r
  wbs_dat_o[3] (net) 
  wbs_dat_o[3] (out)                                                  0.0000   4.9539   1.0500   0.0000   0.1677 &  10.2710 r
  data arrival time                                                                                                 10.2710

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -10.2710
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.3710

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4891 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4891 

  slack (with derating applied) (VIOLATED)                                                               -2.3710 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.8819 



  Startpoint: mprj/o_FF[109]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[10] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2370   1.0500   0.0000   0.1260 &   0.1260 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   1.0500            3.3357 &   3.4617 r
  mprj/clk (net)                                       826   2.9126 
  mprj/o_FF[109]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.7992   1.0500   0.0000   0.6859 &   4.1476 r
  mprj/o_FF[109]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1562   1.0500            1.0632 &   5.2107 r
  mprj/o_q[109] (net)                                    1   0.0053 
  mprj/o_dly[109]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.1562   1.0500   0.0000   0.0000 &   5.2108 r
  mprj/o_dly[109]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.3402   1.0500            2.4464 &   7.6572 r
  mprj/o_q_dly[109] (net)                                2   0.0164 
  mprj/o_BUF[109]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.3402   1.0500   0.0000   0.0003 &   7.6575 r
  mprj/o_BUF[109]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           4.0683   1.0500            2.4970 &  10.1545 r
  mprj/io_out[10] (net)                                  1   0.2363 
  mprj/io_out[10] (user_proj_example)                                          0.0000   1.0500            0.0000 &  10.1545 r
  io_out[10] (net) 
  io_out[10] (out)                                                    0.0000   4.0768   1.0500   0.0000   0.1125 &  10.2670 r
  data arrival time                                                                                                 10.2670

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -10.2670
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.3670

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4889 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4889 

  slack (with derating applied) (VIOLATED)                                                               -2.3670 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.8781 



  Startpoint: mprj/o_FF[153]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[16] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2370   1.0500   0.0000   0.1260 &   0.1260 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   1.0500            3.3357 &   3.4617 r
  mprj/clk (net)                                       826   2.9126 
  mprj/o_FF[153]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.7901   1.0500   0.0000   0.6960 &   4.1577 r
  mprj/o_FF[153]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1500   1.0500            1.0587 &   5.2164 r
  mprj/o_q[153] (net)                                    1   0.0049 
  mprj/o_dly[153]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.1500   1.0500   0.0000   0.0001 &   5.2165 r
  mprj/o_dly[153]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.4575   1.0500            2.5190 &   7.7355 r
  mprj/o_q_dly[153] (net)                                2   0.0238 
  mprj/o_BUF[153]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.4575   1.0500   0.0000   0.0005 &   7.7360 r
  mprj/o_BUF[153]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           3.6629   1.0500            2.2853 &  10.0212 r
  mprj/io_oeb[16] (net)                                  1   0.2132 
  mprj/io_oeb[16] (user_proj_example)                                          0.0000   1.0500            0.0000 &  10.0212 r
  io_oeb[16] (net) 
  io_oeb[16] (out)                                                    0.2161   3.6682   1.0500   0.0816   0.1701 &  10.1913 r
  data arrival time                                                                                                 10.1913

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -10.1913
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.2913

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4853 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4853 

  slack (with derating applied) (VIOLATED)                                                               -2.2913 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.8060 



  Startpoint: mprj/o_FF[115]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[16] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2370   1.0500   0.0000   0.1260 &   0.1260 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   1.0500            3.3357 &   3.4617 r
  mprj/clk (net)                                       826   2.9126 
  mprj/o_FF[115]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.7854   1.0500   0.0000   0.7241 &   4.1858 r
  mprj/o_FF[115]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1334   1.0500            1.0470 &   5.2328 r
  mprj/o_q[115] (net)                                    1   0.0037 
  mprj/o_dly[115]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.1334   1.0500   0.0000   0.0000 &   5.2329 r
  mprj/o_dly[115]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.4824   1.0500            2.5313 &   7.7642 r
  mprj/o_q_dly[115] (net)                                2   0.0254 
  mprj/o_BUF[115]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.4824   1.0500   0.0000   0.0005 &   7.7647 r
  mprj/o_BUF[115]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           3.6972   1.0500            2.2997 &  10.0644 r
  mprj/io_out[16] (net)                                  1   0.2148 
  mprj/io_out[16] (user_proj_example)                                          0.0000   1.0500            0.0000 &  10.0644 r
  io_out[16] (net) 
  io_out[16] (out)                                                    0.0000   3.7041   1.0500   0.0000   0.0938 &  10.1581 r
  data arrival time                                                                                                 10.1581

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -10.1581
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.2581

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4837 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4837 

  slack (with derating applied) (VIOLATED)                                                               -2.2581 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.7744 



  Startpoint: mprj/o_FF[111]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[12] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2370   1.0500   0.0000   0.1260 &   0.1260 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   1.0500            3.3357 &   3.4617 r
  mprj/clk (net)                                       826   2.9126 
  mprj/o_FF[111]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.7807   1.0500   0.0000   0.6727 &   4.1344 r
  mprj/o_FF[111]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1739   1.0500            1.0752 &   5.2096 r
  mprj/o_q[111] (net)                                    1   0.0065 
  mprj/o_dly[111]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.1739   1.0500   0.0000   0.0001 &   5.2097 r
  mprj/o_dly[111]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.3877   1.0500            2.4795 &   7.6892 r
  mprj/o_q_dly[111] (net)                                2   0.0195 
  mprj/o_BUF[111]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.3877   1.0500   0.0000   0.0004 &   7.6895 r
  mprj/o_BUF[111]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           3.8010   1.0500            2.3512 &  10.0407 r
  mprj/io_out[12] (net)                                  1   0.2208 
  mprj/io_out[12] (user_proj_example)                                          0.0000   1.0500            0.0000 &  10.0407 r
  io_out[12] (net) 
  io_out[12] (out)                                                    0.0000   3.8085   1.0500   0.0000   0.0998 &  10.1405 r
  data arrival time                                                                                                 10.1405

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -10.1405
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.2405

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4829 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4829 

  slack (with derating applied) (VIOLATED)                                                               -2.2405 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.7576 



  Startpoint: mprj/o_FF[157]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[20] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2370   1.0500   0.0000   0.1260 &   0.1260 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   1.0500            3.3357 &   3.4617 r
  mprj/clk (net)                                       826   2.9126 
  mprj/o_FF[157]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.8049   1.0500   0.0000   0.7771 &   4.2388 r
  mprj/o_FF[157]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.2732   1.0500            1.1393 &   5.3780 r
  mprj/o_q[157] (net)                                    2   0.0130 
  mprj/o_dly[157]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.2732   1.0500   0.0000   0.0002 &   5.3782 r
  mprj/o_dly[157]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.3389   1.0500            2.4592 &   7.8374 r
  mprj/o_q_dly[157] (net)                                2   0.0163 
  mprj/o_BUF[157]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0256   0.3389   1.0500   0.0104   0.0111 &   7.8486 r
  mprj/o_BUF[157]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           3.4996   1.0500            2.1873 &  10.0359 r
  mprj/io_oeb[20] (net)                                  1   0.2038 
  mprj/io_oeb[20] (user_proj_example)                                          0.0000   1.0500            0.0000 &  10.0359 r
  io_oeb[20] (net) 
  io_oeb[20] (out)                                                    0.0000   3.5044   1.0500   0.0000   0.0760 &  10.1119 r
  data arrival time                                                                                                 10.1119

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -10.1119
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.2119

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4815 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4815 

  slack (with derating applied) (VIOLATED)                                                               -2.2119 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.7304 



  Startpoint: mprj/o_FF[154]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[17] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2370   1.0500   0.0000   0.1260 &   0.1260 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   1.0500            3.3357 &   3.4617 r
  mprj/clk (net)                                       826   2.9126 
  mprj/o_FF[154]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.7843   1.0500   0.0000   0.7283 &   4.1900 r
  mprj/o_FF[154]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1411   1.0500            1.0524 &   5.2424 r
  mprj/o_q[154] (net)                                    1   0.0042 
  mprj/o_dly[154]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.1411   1.0500   0.0000   0.0000 &   5.2424 r
  mprj/o_dly[154]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.4409   1.0500            2.5077 &   7.7501 r
  mprj/o_q_dly[154] (net)                                2   0.0228 
  mprj/o_BUF[154]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.4409   1.0500   0.0000   0.0005 &   7.7506 r
  mprj/o_BUF[154]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           3.4487   1.0500            2.1701 &   9.9207 r
  mprj/io_oeb[17] (net)                                  1   0.2011 
  mprj/io_oeb[17] (user_proj_example)                                          0.0000   1.0500            0.0000 &   9.9207 r
  io_oeb[17] (net) 
  io_oeb[17] (out)                                                    0.2354   3.4523   1.0500   0.0892   0.1600 &  10.0807 r
  data arrival time                                                                                                 10.0807

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -10.0807
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.1807

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4800 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4800 

  slack (with derating applied) (VIOLATED)                                                               -2.1807 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.7007 



  Startpoint: mprj/o_FF[117]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[18] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2370   1.0500   0.0000   0.1260 &   0.1260 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   1.0500            3.3357 &   3.4617 r
  mprj/clk (net)                                       826   2.9126 
  mprj/o_FF[117]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.8045   1.0500   0.0000   0.7606 &   4.2223 r
  mprj/o_FF[117]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.2265   1.0500            1.1103 &   5.3326 r
  mprj/o_q[117] (net)                                    2   0.0100 
  mprj/o_dly[117]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.2265   1.0500   0.0000   0.0001 &   5.3328 r
  mprj/o_dly[117]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.4623   1.0500            2.5306 &   7.8634 r
  mprj/o_q_dly[117] (net)                                2   0.0241 
  mprj/o_BUF[117]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.4623   1.0500   0.0000   0.0005 &   7.8638 r
  mprj/o_BUF[117]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           3.2943   1.0500            2.0857 &   9.9495 r
  mprj/io_out[18] (net)                                  1   0.1922 
  mprj/io_out[18] (user_proj_example)                                          0.0000   1.0500            0.0000 &   9.9495 r
  io_out[18] (net) 
  io_out[18] (out)                                                    0.1231   3.2973   1.0500   0.0503   0.1099 &  10.0594 r
  data arrival time                                                                                                 10.0594

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -10.0594
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.1594

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4790 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4790 

  slack (with derating applied) (VIOLATED)                                                               -2.1594 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.6804 



  Startpoint: mprj/o_FF[119]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[20] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2370   1.0500   0.0000   0.1260 &   0.1260 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   1.0500            3.3357 &   3.4617 r
  mprj/clk (net)                                       826   2.9126 
  mprj/o_FF[119]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.8049   1.0500   0.0000   0.7735 &   4.2352 r
  mprj/o_FF[119]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.2494   1.0500            1.1245 &   5.3597 r
  mprj/o_q[119] (net)                                    2   0.0114 
  mprj/o_dly[119]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.2494   1.0500   0.0000   0.0001 &   5.3599 r
  mprj/o_dly[119]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.3413   1.0500            2.4580 &   7.8178 r
  mprj/o_q_dly[119] (net)                                2   0.0164 
  mprj/o_BUF[119]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0276   0.3413   1.0500   0.0113   0.0121 &   7.8299 r
  mprj/o_BUF[119]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           3.4012   1.0500            2.1327 &   9.9626 r
  mprj/io_out[20] (net)                                  1   0.1981 
  mprj/io_out[20] (user_proj_example)                                          0.0000   1.0500            0.0000 &   9.9626 r
  io_out[20] (net) 
  io_out[20] (out)                                                    0.0000   3.4054   1.0500   0.0000   0.0703 &  10.0329 r
  data arrival time                                                                                                 10.0329

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -10.0329
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.1329

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4778 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4778 

  slack (with derating applied) (VIOLATED)                                                               -2.1329 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.6551 



  Startpoint: mprj/o_FF[116]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[17] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2370   1.0500   0.0000   0.1260 &   0.1260 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   1.0500            3.3357 &   3.4617 r
  mprj/clk (net)                                       826   2.9126 
  mprj/o_FF[116]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.8049   1.0500   0.0000   0.7774 &   4.2390 r
  mprj/o_FF[116]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1456   1.0500            1.0559 &   5.2949 r
  mprj/o_q[116] (net)                                    1   0.0046 
  mprj/o_dly[116]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.1456   1.0500   0.0000   0.0000 &   5.2950 r
  mprj/o_dly[116]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.4557   1.0500            2.5173 &   7.8123 r
  mprj/o_q_dly[116] (net)                                2   0.0237 
  mprj/o_BUF[116]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.4557   1.0500   0.0000   0.0005 &   7.8128 r
  mprj/o_BUF[116]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           3.3251   1.0500            2.0932 &   9.9060 r
  mprj/io_out[17] (net)                                  1   0.1934 
  mprj/io_out[17] (user_proj_example)                                          0.0000   1.0500            0.0000 &   9.9060 r
  io_out[17] (net) 
  io_out[17] (out)                                                    0.0000   3.3296   1.0500   0.0000   0.0717 &   9.9777 r
  data arrival time                                                                                                  9.9777

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -9.9777
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.0777

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4751 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4751 

  slack (with derating applied) (VIOLATED)                                                               -2.0777 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.6026 



  Startpoint: mprj/o_FF[156]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[19] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2370   1.0500   0.0000   0.1260 &   0.1260 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   1.0500            3.3357 &   3.4617 r
  mprj/clk (net)                                       826   2.9126 
  mprj/o_FF[156]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.8045   1.0500   0.0000   0.7577 &   4.2194 r
  mprj/o_FF[156]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1326   1.0500            1.0468 &   5.2662 r
  mprj/o_q[156] (net)                                    1   0.0037 
  mprj/o_dly[156]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.1326   1.0500   0.0000   0.0000 &   5.2662 r
  mprj/o_dly[156]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.3487   1.0500            2.4485 &   7.7147 r
  mprj/o_q_dly[156] (net)                                2   0.0169 
  mprj/o_BUF[156]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.3487   1.0500   0.0000   0.0002 &   7.7149 r
  mprj/o_BUF[156]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           3.2927   1.0500            2.0811 &   9.7960 r
  mprj/io_oeb[19] (net)                                  1   0.1923 
  mprj/io_oeb[19] (user_proj_example)                                          0.0000   1.0500            0.0000 &   9.7960 r
  io_oeb[19] (net) 
  io_oeb[19] (out)                                                    0.1793   3.2954   1.0500   0.0725   0.1318 &   9.9278 r
  data arrival time                                                                                                  9.9278

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -9.9278
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.0278

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4728 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4728 

  slack (with derating applied) (VIOLATED)                                                               -2.0278 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.5550 



  Startpoint: mprj/o_FF[118]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[19] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2370   1.0500   0.0000   0.1260 &   0.1260 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   1.0500            3.3357 &   3.4617 r
  mprj/clk (net)                                       826   2.9126 
  mprj/o_FF[118]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.8047   1.0500   0.0000   0.7652 &   4.2269 r
  mprj/o_FF[118]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1461   1.0500            1.0562 &   5.2831 r
  mprj/o_q[118] (net)                                    1   0.0046 
  mprj/o_dly[118]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.1461   1.0500   0.0000   0.0000 &   5.2831 r
  mprj/o_dly[118]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.4213   1.0500            2.4966 &   7.7797 r
  mprj/o_q_dly[118] (net)                                2   0.0216 
  mprj/o_BUF[118]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.4213   1.0500   0.0000   0.0004 &   7.7801 r
  mprj/o_BUF[118]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           2.9655   1.0500            1.8964 &   9.6765 r
  mprj/io_out[19] (net)                                  1   0.1729 
  mprj/io_out[19] (user_proj_example)                                          0.0000   1.0500            0.0000 &   9.6765 r
  io_out[19] (net) 
  io_out[19] (out)                                                    0.1787   2.9678   1.0500   0.0675   0.1188 &   9.7953 r
  data arrival time                                                                                                  9.7953

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -9.7953
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.8953

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4664 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4664 

  slack (with derating applied) (VIOLATED)                                                               -1.8953 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.4289 



  Startpoint: mprj/o_FF[155]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[18] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2370   1.0500   0.0000   0.1260 &   0.1260 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   1.0500            3.3357 &   3.4617 r
  mprj/clk (net)                                       826   2.9126 
  mprj/o_FF[155]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.8043   1.0500   0.0000   0.7524 &   4.2141 r
  mprj/o_FF[155]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1609   1.0500            1.0665 &   5.2806 r
  mprj/o_q[155] (net)                                    1   0.0056 
  mprj/o_dly[155]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.1609   1.0500   0.0000   0.0001 &   5.2806 r
  mprj/o_dly[155]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.3656   1.0500            2.4635 &   7.7442 r
  mprj/o_q_dly[155] (net)                                2   0.0180 
  mprj/o_BUF[155]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.3656   1.0500   0.0000   0.0003 &   7.7444 r
  mprj/o_BUF[155]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           2.9684   1.0500            1.8970 &   9.6414 r
  mprj/io_oeb[18] (net)                                  1   0.1732 
  mprj/io_oeb[18] (user_proj_example)                                          0.0000   1.0500            0.0000 &   9.6414 r
  io_oeb[18] (net) 
  io_oeb[18] (out)                                                    0.1046   2.9705   1.0500   0.0400   0.0870 &   9.7284 r
  data arrival time                                                                                                  9.7284

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -9.7284
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.8284

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4633 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4633 

  slack (with derating applied) (VIOLATED)                                                               -1.8284 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.3651 



  Startpoint: la_data_in[12]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[140]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[12] (in)                                                          7.4530                     4.2737 &  26.2737 r
  la_data_in[12] (net)                                   2   0.4391 
  mprj/la_data_in[12] (user_proj_example)                                      0.0000   1.0500            0.0000 &  26.2737 r
  mprj/la_data_in[12] (net) 
  mprj/i_BUF[140]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  9.5908   7.4609   1.0500   5.2539   5.6735 &  31.9472 r
  mprj/i_BUF[140]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1725   1.0500           -0.0551 &  31.8921 r
  mprj/buf_i[140] (net)                                  1   0.0036 
  mprj/i_FF[140]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1725   1.0500   0.0000   0.0000 &  31.8921 r
  data arrival time                                                                                                 31.8921

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0061   0.2370   0.9500  -0.0021   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   0.9500            3.0180 &  33.1298 r
  mprj/clk (net)                                       826   2.9126 
  mprj/i_FF[140]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.8217   0.9500   0.0000   0.7242 &  33.8539 r
  clock reconvergence pessimism                                                                           0.0000    33.8539
  clock uncertainty                                                                                      -0.1000    33.7539
  library setup time                                                                    1.0000           -0.0895    33.6645
  data required time                                                                                                33.6645
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.6645
  data arrival time                                                                                                -31.8921
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        1.7723

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2031 
  total derate : arrival time                                                                            -0.2731 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4761 

  slack (with derating applied) (MET)                                                                     1.7723 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          2.2485 



  Startpoint: la_data_in[0]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[128]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[0] (in)                                                           6.7597                     3.8576 &  25.8576 r
  la_data_in[0] (net)                                    2   0.3969 
  mprj/la_data_in[0] (user_proj_example)                                       0.0000   1.0500            0.0000 &  25.8576 r
  mprj/la_data_in[0] (net) 
  mprj/i_BUF[128]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  8.2155   6.7693   1.0500   3.7494   4.1046 &  29.9621 r
  mprj/i_BUF[128]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1683   1.0500           -0.0181 &  29.9441 r
  mprj/buf_i[128] (net)                                  1   0.0063 
  mprj/i_FF[128]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1683   1.0500   0.0000   0.0001 &  29.9441 r
  data arrival time                                                                                                 29.9441

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0061   0.2370   0.9500  -0.0021   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   0.9500            3.0180 &  33.1298 r
  mprj/clk (net)                                       826   2.9126 
  mprj/i_FF[128]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.7710   0.9500   0.0000   0.5256 &  33.6554 r
  clock reconvergence pessimism                                                                           0.0000    33.6554
  clock uncertainty                                                                                      -0.1000    33.5554
  library setup time                                                                    1.0000           -0.0886    33.4668
  data required time                                                                                                33.4668
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.4668
  data arrival time                                                                                                -29.9441
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        3.5227

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1926 
  total derate : arrival time                                                                            -0.1964 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3890 

  slack (with derating applied) (MET)                                                                     3.5227 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          3.9117 



  Startpoint: wbs_dat_i[7]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[7]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[7] (in)                                                            5.9925                     3.3478 &  25.3478 r
  wbs_dat_i[7] (net)                                     2   0.3514 
  mprj/wbs_dat_i[7] (user_proj_example)                                        0.0000   1.0500            0.0000 &  25.3478 r
  mprj/wbs_dat_i[7] (net) 
  mprj/i_BUF[7]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                    7.2014   6.0126   1.0500   3.3247   3.6960 &  29.0438 r
  mprj/i_BUF[7]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                             0.1786   1.0500            0.0409 &  29.0847 r
  mprj/buf_i[7] (net)                                    2   0.0171 
  mprj/i_FF[7]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                    0.0158   0.1786   1.0500   0.0061   0.0067 &  29.0914 r
  data arrival time                                                                                                 29.0914

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0061   0.2370   0.9500  -0.0021   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   0.9500            3.0180 &  33.1298 r
  mprj/clk (net)                                       826   2.9126 
  mprj/i_FF[7]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   6.5817   0.9500   0.0000   0.0185 &  33.1483 r
  clock reconvergence pessimism                                                                           0.0000    33.1483
  clock uncertainty                                                                                      -0.1000    33.0483
  library setup time                                                                    1.0000           -0.0869    32.9614
  data required time                                                                                                32.9614
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.9614
  data arrival time                                                                                                -29.0914
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        3.8700

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1659 
  total derate : arrival time                                                                            -0.1783 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3442 

  slack (with derating applied) (MET)                                                                     3.8700 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          4.2142 



  Startpoint: io_in[10] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[202]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[10] (in)                                                               6.6607                     3.8188 &  25.8188 r
  io_in[10] (net)                                        2   0.3922 
  mprj/io_in[10] (user_proj_example)                                           0.0000   1.0500            0.0000 &  25.8188 r
  mprj/io_in[10] (net) 
  mprj/i_BUF[202]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  6.3621   6.6679   1.0500   2.7147   2.9930 &  28.8117 r
  mprj/i_BUF[202]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2077   1.0500            0.0301 &  28.8418 r
  mprj/buf_i[202] (net)                                  2   0.0290 
  mprj/i_FF[202]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.2077   1.0500   0.0000   0.0008 &  28.8426 r
  data arrival time                                                                                                 28.8426

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0061   0.2370   0.9500  -0.0021   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   0.9500            3.0180 &  33.1298 r
  mprj/clk (net)                                       826   2.9126 
  mprj/i_FF[202]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.7813   0.9500   0.0000   0.6079 &  33.7376 r
  clock reconvergence pessimism                                                                           0.0000    33.7376
  clock uncertainty                                                                                      -0.1000    33.6376
  library setup time                                                                    1.0000           -0.0909    33.5467
  data required time                                                                                                33.5467
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.5467
  data arrival time                                                                                                -28.8426
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        4.7041

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1969 
  total derate : arrival time                                                                            -0.1440 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3409 

  slack (with derating applied) (MET)                                                                     4.7041 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          5.0450 



  Startpoint: la_oenb[4] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[68]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[4] (in)                                                              6.2437                     3.5635 &  25.5635 r
  la_oenb[4] (net)                                       2   0.3665 
  mprj/la_oenb[4] (user_proj_example)                                          0.0000   1.0500            0.0000 &  25.5635 r
  mprj/la_oenb[4] (net) 
  mprj/i_BUF[68]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   6.2027   6.2524   1.0500   2.8369   3.1273 &  28.6907 r
  mprj/i_BUF[68]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1591   1.0500            0.0028 &  28.6935 r
  mprj/buf_i[68] (net)                                   1   0.0051 
  mprj/i_FF[68]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0093   0.1591   1.0500   0.0035   0.0037 &  28.6972 r
  data arrival time                                                                                                 28.6972

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0061   0.2370   0.9500  -0.0021   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   0.9500            3.0180 &  33.1298 r
  mprj/clk (net)                                       826   2.9126 
  mprj/i_FF[68]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.8027   0.9500   0.0000   0.6558 &  33.7856 r
  clock reconvergence pessimism                                                                           0.0000    33.7856
  clock uncertainty                                                                                      -0.1000    33.6856
  library setup time                                                                    1.0000           -0.0885    33.5971
  data required time                                                                                                33.5971
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.5971
  data arrival time                                                                                                -28.6972
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        4.8998

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1995 
  total derate : arrival time                                                                            -0.1492 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3487 

  slack (with derating applied) (MET)                                                                     4.8998 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          5.2485 



  Startpoint: la_oenb[7] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[71]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[7] (in)                                                              5.6916                     3.2543 &  25.2543 r
  la_oenb[7] (net)                                       2   0.3344 
  mprj/la_oenb[7] (user_proj_example)                                          0.0000   1.0500            0.0000 &  25.2543 r
  mprj/la_oenb[7] (net) 
  mprj/i_BUF[71]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   6.4274   5.6980   1.0500   2.9788   3.2521 &  28.5065 r
  mprj/i_BUF[71]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1489   1.0500            0.0270 &  28.5335 r
  mprj/buf_i[71] (net)                                   1   0.0037 
  mprj/i_FF[71]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1489   1.0500   0.0000   0.0000 &  28.5335 r
  data arrival time                                                                                                 28.5335

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0061   0.2370   0.9500  -0.0021   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   0.9500            3.0180 &  33.1298 r
  mprj/clk (net)                                       826   2.9126 
  mprj/i_FF[71]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.8133   0.9500   0.0000   0.6809 &  33.8106 r
  clock reconvergence pessimism                                                                           0.0000    33.8106
  clock uncertainty                                                                                      -0.1000    33.7106
  library setup time                                                                    1.0000           -0.0880    33.6226
  data required time                                                                                                33.6226
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.6226
  data arrival time                                                                                                -28.5335
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        5.0891

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2008 
  total derate : arrival time                                                                            -0.1562 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3569 

  slack (with derating applied) (MET)                                                                     5.0891 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          5.4460 



  Startpoint: la_oenb[0] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[64]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[0] (in)                                                              6.0958                     3.4817 &  25.4817 r
  la_oenb[0] (net)                                       2   0.3580 
  mprj/la_oenb[0] (user_proj_example)                                          0.0000   1.0500            0.0000 &  25.4817 r
  mprj/la_oenb[0] (net) 
  mprj/i_BUF[64]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   6.1117   6.1036   1.0500   2.6360   2.9129 &  28.3946 r
  mprj/i_BUF[64]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1548   1.0500            0.0074 &  28.4020 r
  mprj/buf_i[64] (net)                                   1   0.0040 
  mprj/i_FF[64]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1548   1.0500   0.0000   0.0000 &  28.4021 r
  data arrival time                                                                                                 28.4021

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0061   0.2370   0.9500  -0.0021   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   0.9500            3.0180 &  33.1298 r
  mprj/clk (net)                                       826   2.9126 
  mprj/i_FF[64]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.8016   0.9500   0.0000   0.6574 &  33.7872 r
  clock reconvergence pessimism                                                                           0.0000    33.7872
  clock uncertainty                                                                                      -0.1000    33.6872
  library setup time                                                                    1.0000           -0.0882    33.5990
  data required time                                                                                                33.5990
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.5990
  data arrival time                                                                                                -28.4021
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        5.1969

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1996 
  total derate : arrival time                                                                            -0.1391 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3386 

  slack (with derating applied) (MET)                                                                     5.1969 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          5.5355 



  Startpoint: io_in[24] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[216]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[24] (in)                                                               6.3421                     3.6000 &  25.6000 r
  io_in[24] (net)                                        2   0.3711 
  mprj/io_in[24] (user_proj_example)                                           0.0000   1.0500            0.0000 &  25.6000 r
  mprj/io_in[24] (net) 
  mprj/i_BUF[216]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  5.6149   6.3525   1.0500   2.2980   2.5884 &  28.1884 r
  mprj/i_BUF[216]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2130   1.0500            0.0547 &  28.2431 r
  mprj/buf_i[216] (net)                                  2   0.0346 
  mprj/i_FF[216]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0474   0.2130   1.0500   0.0193   0.0212 &  28.2642 r
  data arrival time                                                                                                 28.2642

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0061   0.2370   0.9500  -0.0021   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   0.9500            3.0180 &  33.1298 r
  mprj/clk (net)                                       826   2.9126 
  mprj/i_FF[216]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.8052   0.9500   0.0000   0.7226 &  33.8524 r
  clock reconvergence pessimism                                                                           0.0000    33.8524
  clock uncertainty                                                                                      -0.1000    33.7524
  library setup time                                                                    1.0000           -0.0915    33.6609
  data required time                                                                                                33.6609
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.6609
  data arrival time                                                                                                -28.2642
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        5.3967

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2030 
  total derate : arrival time                                                                            -0.1269 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3298 

  slack (with derating applied) (MET)                                                                     5.3967 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          5.7265 



  Startpoint: la_data_in[8]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[136]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[8] (in)                                                           5.6291                     3.2210 &  25.2210 r
  la_data_in[8] (net)                                    2   0.3308 
  mprj/la_data_in[8] (user_proj_example)                                       0.0000   1.0500            0.0000 &  25.2210 r
  mprj/la_data_in[8] (net) 
  mprj/i_BUF[136]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  6.0167   5.6351   1.0500   2.6644   2.9194 &  28.1404 r
  mprj/i_BUF[136]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1503   1.0500            0.0328 &  28.1732 r
  mprj/buf_i[136] (net)                                  1   0.0049 
  mprj/i_FF[136]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1503   1.0500   0.0000   0.0000 &  28.1732 r
  data arrival time                                                                                                 28.1732

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0061   0.2370   0.9500  -0.0021   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   0.9500            3.0180 &  33.1298 r
  mprj/clk (net)                                       826   2.9126 
  mprj/i_FF[136]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.8173   0.9500   0.0000   0.7003 &  33.8301 r
  clock reconvergence pessimism                                                                           0.0000    33.8301
  clock uncertainty                                                                                      -0.1000    33.7301
  library setup time                                                                    1.0000           -0.0882    33.6419
  data required time                                                                                                33.6419
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.6419
  data arrival time                                                                                                -28.1732
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        5.4687

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2018 
  total derate : arrival time                                                                            -0.1406 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3424 

  slack (with derating applied) (MET)                                                                     5.4687 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          5.8111 



  Startpoint: la_data_in[22]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[150]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[22] (in)                                                          5.1918                     2.9753 &  24.9753 r
  la_data_in[22] (net)                                   2   0.3053 
  mprj/la_data_in[22] (user_proj_example)                                      0.0000   1.0500            0.0000 &  24.9753 r
  mprj/la_data_in[22] (net) 
  mprj/i_BUF[150]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  6.1702   5.1964   1.0500   2.9256   3.1739 &  28.1492 r
  mprj/i_BUF[150]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1444   1.0500            0.0546 &  28.2038 r
  mprj/buf_i[150] (net)                                  1   0.0049 
  mprj/i_FF[150]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0064   0.1444   1.0500   0.0024   0.0026 &  28.2063 r
  data arrival time                                                                                                 28.2063

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0061   0.2370   0.9500  -0.0021   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   0.9500            3.0180 &  33.1298 r
  mprj/clk (net)                                       826   2.9126 
  mprj/i_FF[150]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.8291   0.9500   0.0000   0.8573 &  33.9871 r
  clock reconvergence pessimism                                                                           0.0000    33.9871
  clock uncertainty                                                                                      -0.1000    33.8871
  library setup time                                                                    1.0000           -0.0880    33.7991
  data required time                                                                                                33.7991
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.7991
  data arrival time                                                                                                -28.2063
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        5.5928

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2101 
  total derate : arrival time                                                                            -0.1539 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3639 

  slack (with derating applied) (MET)                                                                     5.5928 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          5.9567 



  Startpoint: la_oenb[20]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[84]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[20] (in)                                                             5.1434                     2.9490 &  24.9490 r
  la_oenb[20] (net)                                      2   0.3025 
  mprj/la_oenb[20] (user_proj_example)                                         0.0000   1.0500            0.0000 &  24.9490 r
  mprj/la_oenb[20] (net) 
  mprj/i_BUF[84]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   6.0659   5.1479   1.0500   2.8688   3.1115 &  28.0605 r
  mprj/i_BUF[84]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1444   1.0500            0.0577 &  28.1182 r
  mprj/buf_i[84] (net)                                   1   0.0052 
  mprj/i_FF[84]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1444   1.0500   0.0000   0.0000 &  28.1183 r
  data arrival time                                                                                                 28.1183

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0061   0.2370   0.9500  -0.0021   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   0.9500            3.0180 &  33.1298 r
  mprj/clk (net)                                       826   2.9126 
  mprj/i_FF[84]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.8316   0.9500   0.0000   0.8230 &  33.9528 r
  clock reconvergence pessimism                                                                           0.0000    33.9528
  clock uncertainty                                                                                      -0.1000    33.8528
  library setup time                                                                    1.0000           -0.0880    33.7648
  data required time                                                                                                33.7648
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.7648
  data arrival time                                                                                                -28.1183
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        5.6465

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2083 
  total derate : arrival time                                                                            -0.1509 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3592 

  slack (with derating applied) (MET)                                                                     5.6465 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.0057 



  Startpoint: la_oenb[11]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[75]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[11] (in)                                                             5.4043                     3.0916 &  25.0916 r
  la_oenb[11] (net)                                      2   0.3175 
  mprj/la_oenb[11] (user_proj_example)                                         0.0000   1.0500            0.0000 &  25.0916 r
  mprj/la_oenb[11] (net) 
  mprj/i_BUF[75]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   5.8905   5.4099   1.0500   2.6402   2.8860 &  27.9776 r
  mprj/i_BUF[75]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1438   1.0500            0.0400 &  28.0176 r
  mprj/buf_i[75] (net)                                   1   0.0031 
  mprj/i_FF[75]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1438   1.0500   0.0000   0.0000 &  28.0176 r
  data arrival time                                                                                                 28.0176

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0061   0.2370   0.9500  -0.0021   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   0.9500            3.0180 &  33.1298 r
  mprj/clk (net)                                       826   2.9126 
  mprj/i_FF[75]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.8273   0.9500   0.0000   0.7568 &  33.8866 r
  clock reconvergence pessimism                                                                           0.0000    33.8866
  clock uncertainty                                                                                      -0.1000    33.7866
  library setup time                                                                    1.0000           -0.0879    33.6987
  data required time                                                                                                33.6987
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.6987
  data arrival time                                                                                                -28.0176
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        5.6811

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2048 
  total derate : arrival time                                                                            -0.1393 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3441 

  slack (with derating applied) (MET)                                                                     5.6811 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.0252 



  Startpoint: la_data_in[26]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[154]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[26] (in)                                                          5.4940                     3.1491 &  25.1491 r
  la_data_in[26] (net)                                   2   0.3232 
  mprj/la_data_in[26] (user_proj_example)                                      0.0000   1.0500            0.0000 &  25.1491 r
  mprj/la_data_in[26] (net) 
  mprj/i_BUF[154]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  5.8175   5.4993   1.0500   2.5564   2.7973 &  27.9464 r
  mprj/i_BUF[154]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1790   1.0500            0.0727 &  28.0191 r
  mprj/buf_i[154] (net)                                  2   0.0214 
  mprj/i_FF[154]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.1030   0.1790   1.0500   0.0407   0.0430 &  28.0621 r
  data arrival time                                                                                                 28.0621

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0061   0.2370   0.9500  -0.0021   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   0.9500            3.0180 &  33.1298 r
  mprj/clk (net)                                       826   2.9126 
  mprj/i_FF[154]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.8422   0.9500   0.0000   0.9035 &  34.0333 r
  clock reconvergence pessimism                                                                           0.0000    34.0333
  clock uncertainty                                                                                      -0.1000    33.9333
  library setup time                                                                    1.0000           -0.0901    33.8432
  data required time                                                                                                33.8432
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.8432
  data arrival time                                                                                                -28.0621
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        5.7811

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2125 
  total derate : arrival time                                                                            -0.1387 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3512 

  slack (with derating applied) (MET)                                                                     5.7811 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.1323 



  Startpoint: io_in[30] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[222]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[30] (in)                                                               6.0516                     3.3815 &  25.3815 r
  io_in[30] (net)                                        2   0.3549 
  mprj/io_in[30] (user_proj_example)                                           0.0000   1.0500            0.0000 &  25.3815 r
  mprj/io_in[30] (net) 
  mprj/i_BUF[222]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  5.0662   6.0710   1.0500   2.1210   2.4324 &  27.8139 r
  mprj/i_BUF[222]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1888   1.0500            0.0475 &  27.8615 r
  mprj/buf_i[222] (net)                                  2   0.0227 
  mprj/i_FF[222]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1888   1.0500   0.0000   0.0005 &  27.8620 r
  data arrival time                                                                                                 27.8620

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0061   0.2370   0.9500  -0.0021   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   0.9500            3.0180 &  33.1298 r
  mprj/clk (net)                                       826   2.9126 
  mprj/i_FF[222]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.8051   0.9500   0.0000   0.7437 &  33.8735 r
  clock reconvergence pessimism                                                                           0.0000    33.8735
  clock uncertainty                                                                                      -0.1000    33.7735
  library setup time                                                                    1.0000           -0.0902    33.6833
  data required time                                                                                                33.6833
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.6833
  data arrival time                                                                                                -27.8620
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        5.8213

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2041 
  total derate : arrival time                                                                            -0.1181 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3222 

  slack (with derating applied) (MET)                                                                     5.8214 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.1436 



  Startpoint: wbs_adr_i[1]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[33]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[1] (in)                                                            5.9286                     3.3063 &  25.3063 r
  wbs_adr_i[1] (net)                                     2   0.3475 
  mprj/wbs_adr_i[1] (user_proj_example)                                        0.0000   1.0500            0.0000 &  25.3063 r
  mprj/wbs_adr_i[1] (net) 
  mprj/i_BUF[33]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   4.0907   5.9507   1.0500   1.5775   1.8725 &  27.1788 r
  mprj/i_BUF[33]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1600   1.0500            0.0237 &  27.2025 r
  mprj/buf_i[33] (net)                                   1   0.0077 
  mprj/i_FF[33]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0423   0.1600   1.0500   0.0172   0.0181 &  27.2206 r
  data arrival time                                                                                                 27.2206

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0061   0.2370   0.9500  -0.0021   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   0.9500            3.0180 &  33.1298 r
  mprj/clk (net)                                       826   2.9126 
  mprj/i_FF[33]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.6434   0.9500   0.0000   0.1190 &  33.2488 r
  clock reconvergence pessimism                                                                           0.0000    33.2488
  clock uncertainty                                                                                      -0.1000    33.1488
  library setup time                                                                    1.0000           -0.0866    33.0622
  data required time                                                                                                33.0622
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.0622
  data arrival time                                                                                                -27.2206
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        5.8416

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1712 
  total derate : arrival time                                                                            -0.0912 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2624 

  slack (with derating applied) (MET)                                                                     5.8416 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.1040 



  Startpoint: la_oenb[22]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[86]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[22] (in)                                                             5.5101                     3.1458 &  25.1458 r
  la_oenb[22] (net)                                      2   0.3234 
  mprj/la_oenb[22] (user_proj_example)                                         0.0000   1.0500            0.0000 &  25.1458 r
  mprj/la_oenb[22] (net) 
  mprj/i_BUF[86]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   5.5664   5.5170   1.0500   2.4072   2.6522 &  27.7980 r
  mprj/i_BUF[86]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1474   1.0500            0.0372 &  27.8351 r
  mprj/buf_i[86] (net)                                   1   0.0042 
  mprj/i_FF[86]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1474   1.0500   0.0000   0.0000 &  27.8352 r
  data arrival time                                                                                                 27.8352

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0061   0.2370   0.9500  -0.0021   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   0.9500            3.0180 &  33.1298 r
  mprj/clk (net)                                       826   2.9126 
  mprj/i_FF[86]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.8291   0.9500   0.0000   0.8589 &  33.9887 r
  clock reconvergence pessimism                                                                           0.0000    33.9887
  clock uncertainty                                                                                      -0.1000    33.8887
  library setup time                                                                    1.0000           -0.0882    33.8006
  data required time                                                                                                33.8006
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.8006
  data arrival time                                                                                                -27.8352
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        5.9654

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2102 
  total derate : arrival time                                                                            -0.1281 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3382 

  slack (with derating applied) (MET)                                                                     5.9654 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.3036 



  Startpoint: la_oenb[36]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[100]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[36] (in)                                                             5.5417                     3.1556 &  25.1556 r
  la_oenb[36] (net)                                      2   0.3247 
  mprj/la_oenb[36] (user_proj_example)                                         0.0000   1.0500            0.0000 &  25.1556 r
  mprj/la_oenb[36] (net) 
  mprj/i_BUF[100]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  5.5256   5.5496   1.0500   2.3785   2.6322 &  27.7878 r
  mprj/i_BUF[100]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1472   1.0500            0.0349 &  27.8227 r
  mprj/buf_i[100] (net)                                  1   0.0039 
  mprj/i_FF[100]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1472   1.0500   0.0000   0.0001 &  27.8227 r
  data arrival time                                                                                                 27.8227

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0061   0.2370   0.9500  -0.0021   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   0.9500            3.0180 &  33.1298 r
  mprj/clk (net)                                       826   2.9126 
  mprj/i_FF[100]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.8255   0.9500   0.0000   0.8543 &  33.9841 r
  clock reconvergence pessimism                                                                           0.0000    33.9841
  clock uncertainty                                                                                      -0.1000    33.8841
  library setup time                                                                    1.0000           -0.0881    33.7960
  data required time                                                                                                33.7960
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.7960
  data arrival time                                                                                                -27.8227
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        5.9732

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2099 
  total derate : arrival time                                                                            -0.1270 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3369 

  slack (with derating applied) (MET)                                                                     5.9732 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.3102 



  Startpoint: la_oenb[37]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[101]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[37] (in)                                                             5.3742                     3.0543 &  25.0543 r
  la_oenb[37] (net)                                      2   0.3145 
  mprj/la_oenb[37] (user_proj_example)                                         0.0000   1.0500            0.0000 &  25.0543 r
  mprj/la_oenb[37] (net) 
  mprj/i_BUF[101]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  5.5703   5.3827   1.0500   2.4167   2.6731 &  27.7274 r
  mprj/i_BUF[101]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1585   1.0500            0.0586 &  27.7860 r
  mprj/buf_i[101] (net)                                  2   0.0108 
  mprj/i_FF[101]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0068   0.1585   1.0500   0.0026   0.0028 &  27.7888 r
  data arrival time                                                                                                 27.7888

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0061   0.2370   0.9500  -0.0021   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   0.9500            3.0180 &  33.1298 r
  mprj/clk (net)                                       826   2.9126 
  mprj/i_FF[101]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.8257   0.9500   0.0000   0.8537 &  33.9835 r
  clock reconvergence pessimism                                                                           0.0000    33.9835
  clock uncertainty                                                                                      -0.1000    33.8835
  library setup time                                                                    1.0000           -0.0887    33.7947
  data required time                                                                                                33.7947
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.7947
  data arrival time                                                                                                -27.7888
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.0059

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2099 
  total derate : arrival time                                                                            -0.1302 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3401 

  slack (with derating applied) (MET)                                                                     6.0059 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.3460 



  Startpoint: la_oenb[25]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[89]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[25] (in)                                                             5.2125                     2.9837 &  24.9837 r
  la_oenb[25] (net)                                      2   0.3063 
  mprj/la_oenb[25] (user_proj_example)                                         0.0000   1.0500            0.0000 &  24.9837 r
  mprj/la_oenb[25] (net) 
  mprj/i_BUF[89]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   5.4989   5.2176   1.0500   2.4134   2.6420 &  27.6257 r
  mprj/i_BUF[89]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1693   1.0500            0.0805 &  27.7062 r
  mprj/buf_i[89] (net)                                   2   0.0179 
  mprj/i_FF[89]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0449   0.1693   1.0500   0.0179   0.0191 &  27.7252 r
  data arrival time                                                                                                 27.7252

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0061   0.2370   0.9500  -0.0021   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   0.9500            3.0180 &  33.1298 r
  mprj/clk (net)                                       826   2.9126 
  mprj/i_FF[89]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.8183   0.9500   0.0000   0.8989 &  34.0286 r
  clock reconvergence pessimism                                                                           0.0000    34.0286
  clock uncertainty                                                                                      -0.1000    33.9286
  library setup time                                                                    1.0000           -0.0892    33.8394
  data required time                                                                                                33.8394
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.8394
  data arrival time                                                                                                -27.7252
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.1142

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2123 
  total derate : arrival time                                                                            -0.1306 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3428 

  slack (with derating applied) (MET)                                                                     6.1142 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.4570 



  Startpoint: la_oenb[21]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[85]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[21] (in)                                                             5.0607                     2.8982 &  24.8982 r
  la_oenb[21] (net)                                      2   0.2974 
  mprj/la_oenb[21] (user_proj_example)                                         0.0000   1.0500            0.0000 &  24.8982 r
  mprj/la_oenb[21] (net) 
  mprj/i_BUF[85]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   5.5809   5.0654   1.0500   2.4844   2.7093 &  27.6075 r
  mprj/i_BUF[85]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1428   1.0500            0.0613 &  27.6688 r
  mprj/buf_i[85] (net)                                   1   0.0050 
  mprj/i_FF[85]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0061   0.1428   1.0500   0.0023   0.0024 &  27.6712 r
  data arrival time                                                                                                 27.6712

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0061   0.2370   0.9500  -0.0021   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   0.9500            3.0180 &  33.1298 r
  mprj/clk (net)                                       826   2.9126 
  mprj/i_FF[85]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.8291   0.9500   0.0000   0.8574 &  33.9872 r
  clock reconvergence pessimism                                                                           0.0000    33.9872
  clock uncertainty                                                                                      -0.1000    33.8872
  library setup time                                                                    1.0000           -0.0877    33.7995
  data required time                                                                                                33.7995
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.7995
  data arrival time                                                                                                -27.6712
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.1283

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2101 
  total derate : arrival time                                                                            -0.1320 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3421 

  slack (with derating applied) (MET)                                                                     6.1283 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.4704 



  Startpoint: la_data_in[3]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[131]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[3] (in)                                                           5.8049                     3.3193 &  25.3193 r
  la_data_in[3] (net)                                    2   0.3411 
  mprj/la_data_in[3] (user_proj_example)                                       0.0000   1.0500            0.0000 &  25.3193 r
  mprj/la_data_in[3] (net) 
  mprj/i_BUF[131]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  4.5686   5.8116   1.0500   1.8803   2.1056 &  27.4249 r
  mprj/i_BUF[131]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1625   1.0500            0.0357 &  27.4606 r
  mprj/buf_i[131] (net)                                  2   0.0099 
  mprj/i_FF[131]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0108   0.1625   1.0500   0.0041   0.0044 &  27.4650 r
  data arrival time                                                                                                 27.4650

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0061   0.2370   0.9500  -0.0021   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   0.9500            3.0180 &  33.1298 r
  mprj/clk (net)                                       826   2.9126 
  mprj/i_FF[131]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.8024   0.9500   0.0000   0.6563 &  33.7861 r
  clock reconvergence pessimism                                                                           0.0000    33.7861
  clock uncertainty                                                                                      -0.1000    33.6861
  library setup time                                                                    1.0000           -0.0887    33.5975
  data required time                                                                                                33.5975
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.5975
  data arrival time                                                                                                -27.4650
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.1325

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1995 
  total derate : arrival time                                                                            -0.1022 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3017 

  slack (with derating applied) (MET)                                                                     6.1325 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.4341 



  Startpoint: la_data_in[21]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[149]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[21] (in)                                                          5.0277                     2.8849 &  24.8849 r
  la_data_in[21] (net)                                   2   0.2958 
  mprj/la_data_in[21] (user_proj_example)                                      0.0000   1.0500            0.0000 &  24.8849 r
  mprj/la_data_in[21] (net) 
  mprj/i_BUF[149]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  5.4931   5.0317   1.0500   2.4383   2.6552 &  27.5401 r
  mprj/i_BUF[149]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1450   1.0500            0.0659 &  27.6059 r
  mprj/buf_i[149] (net)                                  1   0.0063 
  mprj/i_FF[149]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1450   1.0500   0.0000   0.0001 &  27.6060 r
  data arrival time                                                                                                 27.6060

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0061   0.2370   0.9500  -0.0021   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   0.9500            3.0180 &  33.1298 r
  mprj/clk (net)                                       826   2.9126 
  mprj/i_FF[149]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.8304   0.9500   0.0000   0.8350 &  33.9648 r
  clock reconvergence pessimism                                                                           0.0000    33.9648
  clock uncertainty                                                                                      -0.1000    33.8648
  library setup time                                                                    1.0000           -0.0880    33.7767
  data required time                                                                                                33.7767
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.7767
  data arrival time                                                                                                -27.6060
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.1707

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2089 
  total derate : arrival time                                                                            -0.1296 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3385 

  slack (with derating applied) (MET)                                                                     6.1707 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.5092 



  Startpoint: io_in[15] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[207]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[15] (in)                                                               5.7427                     3.2835 &  25.2835 r
  io_in[15] (net)                                        2   0.3374 
  mprj/io_in[15] (user_proj_example)                                           0.0000   1.0500            0.0000 &  25.2835 r
  mprj/io_in[15] (net) 
  mprj/i_BUF[207]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  4.4727   5.7484   1.0500   1.8406   2.0613 &  27.3448 r
  mprj/i_BUF[207]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1910   1.0500            0.0694 &  27.4141 r
  mprj/buf_i[207] (net)                                  2   0.0266 
  mprj/i_FF[207]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1910   1.0500   0.0000   0.0006 &  27.4148 r
  data arrival time                                                                                                 27.4148

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0061   0.2370   0.9500  -0.0021   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   0.9500            3.0180 &  33.1298 r
  mprj/clk (net)                                       826   2.9126 
  mprj/i_FF[207]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.7837   0.9500   0.0000   0.6608 &  33.7906 r
  clock reconvergence pessimism                                                                           0.0000    33.7906
  clock uncertainty                                                                                      -0.1000    33.6906
  library setup time                                                                    1.0000           -0.0900    33.6005
  data required time                                                                                                33.6005
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.6005
  data arrival time                                                                                                -27.4148
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.1858

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1997 
  total derate : arrival time                                                                            -0.1015 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3012 

  slack (with derating applied) (MET)                                                                     6.1858 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.4870 



  Startpoint: la_oenb[41]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[105]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[41] (in)                                                             5.4034                     3.0751 &  25.0751 r
  la_oenb[41] (net)                                      2   0.3165 
  mprj/la_oenb[41] (user_proj_example)                                         0.0000   1.0500            0.0000 &  25.0751 r
  mprj/la_oenb[41] (net) 
  mprj/i_BUF[105]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  5.1420   5.4110   1.0500   2.1758   2.4163 &  27.4914 r
  mprj/i_BUF[105]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1650   1.0500            0.0643 &  27.5556 r
  mprj/buf_i[105] (net)                                  2   0.0139 
  mprj/i_FF[105]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0290   0.1650   1.0500   0.0117   0.0124 &  27.5681 r
  data arrival time                                                                                                 27.5681

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0061   0.2370   0.9500  -0.0021   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   0.9500            3.0180 &  33.1298 r
  mprj/clk (net)                                       826   2.9126 
  mprj/i_FF[105]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.8233   0.9500   0.0000   0.8902 &  34.0200 r
  clock reconvergence pessimism                                                                           0.0000    34.0200
  clock uncertainty                                                                                      -0.1000    33.9200
  library setup time                                                                    1.0000           -0.0891    33.8309
  data required time                                                                                                33.8309
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.8309
  data arrival time                                                                                                -27.5681
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.2628

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2118 
  total derate : arrival time                                                                            -0.1187 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3305 

  slack (with derating applied) (MET)                                                                     6.2628 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.5933 



  Startpoint: wbs_adr_i[10]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[42]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[10] (in)                                                           5.6920                     3.1846 &  25.1846 r
  wbs_adr_i[10] (net)                                    2   0.3339 
  mprj/wbs_adr_i[10] (user_proj_example)                                       0.0000   1.0500            0.0000 &  25.1846 r
  mprj/wbs_adr_i[10] (net) 
  mprj/i_BUF[42]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   3.5463   5.7100   1.0500   1.4520   1.7149 &  26.8995 r
  mprj/i_BUF[42]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1503   1.0500            0.0279 &  26.9274 r
  mprj/buf_i[42] (net)                                   1   0.0044 
  mprj/i_FF[42]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1503   1.0500   0.0000   0.0000 &  26.9275 r
  data arrival time                                                                                                 26.9275

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0061   0.2370   0.9500  -0.0021   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   0.9500            3.0180 &  33.1298 r
  mprj/clk (net)                                       826   2.9126 
  mprj/i_FF[42]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.7051   0.9500   0.0000   0.2507 &  33.3804 r
  clock reconvergence pessimism                                                                           0.0000    33.3804
  clock uncertainty                                                                                      -0.1000    33.2804
  library setup time                                                                    1.0000           -0.0868    33.1936
  data required time                                                                                                33.1936
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.1936
  data arrival time                                                                                                -26.9275
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.2662

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1781 
  total derate : arrival time                                                                            -0.0830 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2611 

  slack (with derating applied) (MET)                                                                     6.2662 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.5273 



  Startpoint: wbs_adr_i[13]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[45]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[13] (in)                                                           5.6960                     3.1888 &  25.1888 r
  wbs_adr_i[13] (net)                                    2   0.3342 
  mprj/wbs_adr_i[13] (user_proj_example)                                       0.0000   1.0500            0.0000 &  25.1888 r
  mprj/wbs_adr_i[13] (net) 
  mprj/i_BUF[45]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   3.6466   5.7136   1.0500   1.4923   1.7550 &  26.9437 r
  mprj/i_BUF[45]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1538   1.0500            0.0318 &  26.9756 r
  mprj/buf_i[45] (net)                                   1   0.0062 
  mprj/i_FF[45]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0125   0.1538   1.0500   0.0048   0.0051 &  26.9807 r
  data arrival time                                                                                                 26.9807

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0061   0.2370   0.9500  -0.0021   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   0.9500            3.0180 &  33.1298 r
  mprj/clk (net)                                       826   2.9126 
  mprj/i_FF[45]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.7396   0.9500   0.0000   0.3485 &  33.4783 r
  clock reconvergence pessimism                                                                           0.0000    33.4783
  clock uncertainty                                                                                      -0.1000    33.3783
  library setup time                                                                    1.0000           -0.0874    33.2909
  data required time                                                                                                33.2909
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.2909
  data arrival time                                                                                                -26.9807
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.3102

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1833 
  total derate : arrival time                                                                            -0.0853 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2686 

  slack (with derating applied) (MET)                                                                     6.3102 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.5788 



  Startpoint: la_data_in[13]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[141]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[13] (in)                                                          5.4084                     3.0976 &  25.0976 r
  la_data_in[13] (net)                                   2   0.3180 
  mprj/la_data_in[13] (user_proj_example)                                      0.0000   1.0500            0.0000 &  25.0976 r
  mprj/la_data_in[13] (net) 
  mprj/i_BUF[141]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  4.5763   5.4136   1.0500   1.9382   2.1470 &  27.2446 r
  mprj/i_BUF[141]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1441   1.0500            0.0401 &  27.2846 r
  mprj/buf_i[141] (net)                                  1   0.0033 
  mprj/i_FF[141]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1441   1.0500   0.0000   0.0000 &  27.2847 r
  data arrival time                                                                                                 27.2847

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0061   0.2370   0.9500  -0.0021   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   0.9500            3.0180 &  33.1298 r
  mprj/clk (net)                                       826   2.9126 
  mprj/i_FF[141]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.8295   0.9500   0.0000   0.7754 &  33.9052 r
  clock reconvergence pessimism                                                                           0.0000    33.9052
  clock uncertainty                                                                                      -0.1000    33.8052
  library setup time                                                                    1.0000           -0.0880    33.7172
  data required time                                                                                                33.7172
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.7172
  data arrival time                                                                                                -27.2847
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.4326

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2058 
  total derate : arrival time                                                                            -0.1041 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3099 

  slack (with derating applied) (MET)                                                                     6.4326 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.7425 



  Startpoint: io_in[0] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[192]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[0] (in)                                                                7.1902                     3.9979 &  25.9979 r
  io_in[0] (net)                                         2   0.4215 
  mprj/io_in[0] (user_proj_example)                                            0.0000   1.0500            0.0000 &  25.9979 r
  mprj/io_in[0] (net) 
  mprj/i_BUF[192]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  1.8833   7.2194   1.0500   0.7662   1.1173 &  27.1153 r
  mprj/i_BUF[192]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1912   1.0500           -0.0188 &  27.0964 r
  mprj/buf_i[192] (net)                                  2   0.0152 
  mprj/i_FF[192]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1912   1.0500   0.0000   0.0002 &  27.0967 r
  data arrival time                                                                                                 27.0967

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0061   0.2370   0.9500  -0.0021   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   0.9500            3.0180 &  33.1298 r
  mprj/clk (net)                                       826   2.9126 
  mprj/i_FF[192]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.7991   0.9500   0.0000   0.6262 &  33.7560 r
  clock reconvergence pessimism                                                                           0.0000    33.7560
  clock uncertainty                                                                                      -0.1000    33.6560
  library setup time                                                                    1.0000           -0.0902    33.5657
  data required time                                                                                                33.5657
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.5657
  data arrival time                                                                                                -27.0967
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.4691

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1979 
  total derate : arrival time                                                                            -0.0542 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2521 

  slack (with derating applied) (MET)                                                                     6.4691 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.7212 



  Startpoint: wbs_adr_i[15]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[47]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[15] (in)                                                           5.3616                     3.0115 &  25.0115 r
  wbs_adr_i[15] (net)                                    2   0.3148 
  mprj/wbs_adr_i[15] (user_proj_example)                                       0.0000   1.0500            0.0000 &  25.0115 r
  mprj/wbs_adr_i[15] (net) 
  mprj/i_BUF[47]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   3.5160   5.3758   1.0500   1.4327   1.6707 &  26.6822 r
  mprj/i_BUF[47]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1450   1.0500            0.0435 &  26.7258 r
  mprj/buf_i[47] (net)                                   1   0.0040 
  mprj/i_FF[47]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0092   0.1450   1.0500   0.0035   0.0037 &  26.7295 r
  data arrival time                                                                                                 26.7295

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0061   0.2370   0.9500  -0.0021   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   0.9500            3.0180 &  33.1298 r
  mprj/clk (net)                                       826   2.9126 
  mprj/i_FF[47]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.7152   0.9500   0.0000   0.2790 &  33.4088 r
  clock reconvergence pessimism                                                                           0.0000    33.4088
  clock uncertainty                                                                                      -0.1000    33.3088
  library setup time                                                                    1.0000           -0.0866    33.2222
  data required time                                                                                                33.2222
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.2222
  data arrival time                                                                                                -26.7295
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.4927

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1796 
  total derate : arrival time                                                                            -0.0818 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2614 

  slack (with derating applied) (MET)                                                                     6.4927 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.7541 



  Startpoint: io_in[22] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[214]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[22] (in)                                                               5.0935                     2.9281 &  24.9281 r
  io_in[22] (net)                                        2   0.3001 
  mprj/io_in[22] (user_proj_example)                                           0.0000   1.0500            0.0000 &  24.9281 r
  mprj/io_in[22] (net) 
  mprj/i_BUF[214]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  4.6994   5.0969   1.0500   1.9293   2.1173 &  27.0454 r
  mprj/i_BUF[214]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1938   1.0500            0.1117 &  27.1570 r
  mprj/buf_i[214] (net)                                  2   0.0336 
  mprj/i_FF[214]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0127   0.1939   1.0500   0.0048   0.0059 &  27.1629 r
  data arrival time                                                                                                 27.1629

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0061   0.2370   0.9500  -0.0021   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   0.9500            3.0180 &  33.1298 r
  mprj/clk (net)                                       826   2.9126 
  mprj/i_FF[214]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.8052   0.9500   0.0000   0.7220 &  33.8518 r
  clock reconvergence pessimism                                                                           0.0000    33.8518
  clock uncertainty                                                                                      -0.1000    33.7518
  library setup time                                                                    1.0000           -0.0904    33.6614
  data required time                                                                                                33.6614
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.6614
  data arrival time                                                                                                -27.1629
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.4985

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2029 
  total derate : arrival time                                                                            -0.1064 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3094 

  slack (with derating applied) (MET)                                                                     6.4985 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.8078 



  Startpoint: wbs_adr_i[16]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[48]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[16] (in)                                                           5.4301                     3.0447 &  25.0447 r
  wbs_adr_i[16] (net)                                    2   0.3186 
  mprj/wbs_adr_i[16] (user_proj_example)                                       0.0000   1.0500            0.0000 &  25.0447 r
  mprj/wbs_adr_i[16] (net) 
  mprj/i_BUF[48]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   3.3998   5.4458   1.0500   1.3897   1.6308 &  26.6755 r
  mprj/i_BUF[48]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1539   1.0500            0.0493 &  26.7248 r
  mprj/buf_i[48] (net)                                   1   0.0080 
  mprj/i_FF[48]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0683   0.1539   1.0500   0.0277   0.0292 &  26.7540 r
  data arrival time                                                                                                 26.7540

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0061   0.2370   0.9500  -0.0021   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   0.9500            3.0180 &  33.1298 r
  mprj/clk (net)                                       826   2.9126 
  mprj/i_FF[48]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.7309   0.9500   0.0000   0.3206 &  33.4504 r
  clock reconvergence pessimism                                                                           0.0000    33.4504
  clock uncertainty                                                                                      -0.1000    33.3504
  library setup time                                                                    1.0000           -0.0873    33.2630
  data required time                                                                                                33.2630
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.2630
  data arrival time                                                                                                -26.7540
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.5090

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1818 
  total derate : arrival time                                                                            -0.0814 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2632 

  slack (with derating applied) (MET)                                                                     6.5090 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.7722 



  Startpoint: la_oenb[26]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[90]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[26] (in)                                                             5.1693                     2.9535 &  24.9535 r
  la_oenb[26] (net)                                      2   0.3034 
  mprj/la_oenb[26] (user_proj_example)                                         0.0000   1.0500            0.0000 &  24.9535 r
  mprj/la_oenb[26] (net) 
  mprj/i_BUF[90]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   4.8688   5.1751   1.0500   2.0692   2.2845 &  27.2380 r
  mprj/i_BUF[90]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1730   1.0500            0.0866 &  27.3246 r
  mprj/buf_i[90] (net)                                   2   0.0204 
  mprj/i_FF[90]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0293   0.1730   1.0500   0.0113   0.0122 &  27.3369 r
  data arrival time                                                                                                 27.3369

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0061   0.2370   0.9500  -0.0021   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   0.9500            3.0180 &  33.1298 r
  mprj/clk (net)                                       826   2.9126 
  mprj/i_FF[90]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.8422   0.9500   0.0000   0.9086 &  34.0384 r
  clock reconvergence pessimism                                                                           0.0000    34.0384
  clock uncertainty                                                                                      -0.1000    33.9384
  library setup time                                                                    1.0000           -0.0897    33.8487
  data required time                                                                                                33.8487
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.8487
  data arrival time                                                                                                -27.3369
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.5118

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2128 
  total derate : arrival time                                                                            -0.1135 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3263 

  slack (with derating applied) (MET)                                                                     6.5118 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.8381 



  Startpoint: wbs_dat_i[31]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[31]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[31] (in)                                                           5.6265                     3.1887 &  25.1887 r
  wbs_dat_i[31] (net)                                    2   0.3288 
  mprj/wbs_dat_i[31] (user_proj_example)                                       0.0000   1.0500            0.0000 &  25.1887 r
  mprj/wbs_dat_i[31] (net) 
  mprj/i_BUF[31]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   3.4620   5.6370   1.0500   1.4213   1.6444 &  26.8330 r
  mprj/i_BUF[31]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1490   1.0500            0.0312 &  26.8642 r
  mprj/buf_i[31] (net)                                   1   0.0042 
  mprj/i_FF[31]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1490   1.0500   0.0000   0.0000 &  26.8642 r
  data arrival time                                                                                                 26.8642

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0061   0.2370   0.9500  -0.0021   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   0.9500            3.0180 &  33.1298 r
  mprj/clk (net)                                       826   2.9126 
  mprj/i_FF[31]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.7717   0.9500   0.0000   0.4437 &  33.5735 r
  clock reconvergence pessimism                                                                           0.0000    33.5735
  clock uncertainty                                                                                      -0.1000    33.4735
  library setup time                                                                    1.0000           -0.0875    33.3860
  data required time                                                                                                33.3860
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.3860
  data arrival time                                                                                                -26.8642
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.5217

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1883 
  total derate : arrival time                                                                            -0.0798 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2681 

  slack (with derating applied) (MET)                                                                     6.5217 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.7898 



  Startpoint: la_oenb[23]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[87]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[23] (in)                                                             5.0839                     2.9030 &  24.9030 r
  la_oenb[23] (net)                                      2   0.2983 
  mprj/la_oenb[23] (user_proj_example)                                         0.0000   1.0500            0.0000 &  24.9030 r
  mprj/la_oenb[23] (net) 
  mprj/i_BUF[87]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   4.8700   5.0898   1.0500   2.0777   2.2926 &  27.1956 r
  mprj/i_BUF[87]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1491   1.0500            0.0667 &  27.2623 r
  mprj/buf_i[87] (net)                                   1   0.0080 
  mprj/i_FF[87]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0264   0.1491   1.0500   0.0106   0.0113 &  27.2736 r
  data arrival time                                                                                                 27.2736

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0061   0.2370   0.9500  -0.0021   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   0.9500            3.0180 &  33.1298 r
  mprj/clk (net)                                       826   2.9126 
  mprj/i_FF[87]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.8279   0.9500   0.0000   0.8683 &  33.9981 r
  clock reconvergence pessimism                                                                           0.0000    33.9981
  clock uncertainty                                                                                      -0.1000    33.8981
  library setup time                                                                    1.0000           -0.0882    33.8098
  data required time                                                                                                33.8098
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.8098
  data arrival time                                                                                                -27.2736
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.5363

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2106 
  total derate : arrival time                                                                            -0.1129 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3235 

  slack (with derating applied) (MET)                                                                     6.5363 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.8598 



  Startpoint: la_oenb[35]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[99]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[35] (in)                                                             5.4598                     3.1112 &  25.1112 r
  la_oenb[35] (net)                                      2   0.3200 
  mprj/la_oenb[35] (user_proj_example)                                         0.0000   1.0500            0.0000 &  25.1112 r
  mprj/la_oenb[35] (net) 
  mprj/i_BUF[99]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   4.3202   5.4672   1.0500   1.8496   2.0712 &  27.1824 r
  mprj/i_BUF[99]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1514   1.0500            0.0451 &  27.2274 r
  mprj/buf_i[99] (net)                                   1   0.0066 
  mprj/i_FF[99]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0239   0.1514   1.0500   0.0096   0.0102 &  27.2376 r
  data arrival time                                                                                                 27.2376

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0061   0.2370   0.9500  -0.0021   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   0.9500            3.0180 &  33.1298 r
  mprj/clk (net)                                       826   2.9126 
  mprj/i_FF[99]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.8292   0.9500   0.0000   0.8543 &  33.9841 r
  clock reconvergence pessimism                                                                           0.0000    33.9841
  clock uncertainty                                                                                      -0.1000    33.8841
  library setup time                                                                    1.0000           -0.0884    33.7957
  data required time                                                                                                33.7957
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.7957
  data arrival time                                                                                                -27.2376
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.5581

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2099 
  total derate : arrival time                                                                            -0.1013 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3112 

  slack (with derating applied) (MET)                                                                     6.5581 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.8693 



  Startpoint: la_oenb[13]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[77]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[13] (in)                                                             5.2425                     2.9993 &  24.9993 r
  la_oenb[13] (net)                                      2   0.3080 
  mprj/la_oenb[13] (user_proj_example)                                         0.0000   1.0500            0.0000 &  24.9993 r
  mprj/la_oenb[13] (net) 
  mprj/i_BUF[77]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   4.3269   5.2479   1.0500   1.8830   2.0870 &  27.0862 r
  mprj/i_BUF[77]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1594   1.0500            0.0683 &  27.1545 r
  mprj/buf_i[77] (net)                                   2   0.0121 
  mprj/i_FF[77]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1594   1.0500   0.0000   0.0002 &  27.1546 r
  data arrival time                                                                                                 27.1546

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0061   0.2370   0.9500  -0.0021   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   0.9500            3.0180 &  33.1298 r
  mprj/clk (net)                                       826   2.9126 
  mprj/i_FF[77]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.8294   0.9500   0.0000   0.7756 &  33.9054 r
  clock reconvergence pessimism                                                                           0.0000    33.9054
  clock uncertainty                                                                                      -0.1000    33.8054
  library setup time                                                                    1.0000           -0.0888    33.7166
  data required time                                                                                                33.7166
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.7166
  data arrival time                                                                                                -27.1546
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.5619

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2058 
  total derate : arrival time                                                                            -0.1026 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3084 

  slack (with derating applied) (MET)                                                                     6.5619 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.8703 



  Startpoint: la_data_in[16]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[144]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[16] (in)                                                          5.3200                     3.0445 &  25.0445 r
  la_data_in[16] (net)                                   2   0.3126 
  mprj/la_data_in[16] (user_proj_example)                                      0.0000   1.0500            0.0000 &  25.0445 r
  mprj/la_data_in[16] (net) 
  mprj/i_BUF[144]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  4.4276   5.3255   1.0500   1.8833   2.0899 &  27.1344 r
  mprj/i_BUF[144]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1470   1.0500            0.0492 &  27.1836 r
  mprj/buf_i[144] (net)                                  1   0.0053 
  mprj/i_FF[144]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0205   0.1470   1.0500   0.0082   0.0086 &  27.1922 r
  data arrival time                                                                                                 27.1922

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0061   0.2370   0.9500  -0.0021   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   0.9500            3.0180 &  33.1298 r
  mprj/clk (net)                                       826   2.9126 
  mprj/i_FF[144]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.8308   0.9500   0.0000   0.8311 &  33.9609 r
  clock reconvergence pessimism                                                                           0.0000    33.9609
  clock uncertainty                                                                                      -0.1000    33.8609
  library setup time                                                                    1.0000           -0.0882    33.7727
  data required time                                                                                                33.7727
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.7727
  data arrival time                                                                                                -27.1922
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.5805

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2087 
  total derate : arrival time                                                                            -0.1023 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3110 

  slack (with derating applied) (MET)                                                                     6.5805 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.8915 



  Startpoint: la_data_in[15]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[143]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[15] (in)                                                          5.2609                     3.0096 &  25.0096 r
  la_data_in[15] (net)                                   2   0.3091 
  mprj/la_data_in[15] (user_proj_example)                                      0.0000   1.0500            0.0000 &  25.0096 r
  mprj/la_data_in[15] (net) 
  mprj/i_BUF[143]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  4.4109   5.2664   1.0500   1.8681   2.0728 &  27.0824 r
  mprj/i_BUF[143]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1471   1.0500            0.0531 &  27.1355 r
  mprj/buf_i[143] (net)                                  1   0.0058 
  mprj/i_FF[143]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1471   1.0500   0.0000   0.0001 &  27.1356 r
  data arrival time                                                                                                 27.1356

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0061   0.2370   0.9500  -0.0021   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   0.9500            3.0180 &  33.1298 r
  mprj/clk (net)                                       826   2.9126 
  mprj/i_FF[143]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.8295   0.9500   0.0000   0.7752 &  33.9050 r
  clock reconvergence pessimism                                                                           0.0000    33.9050
  clock uncertainty                                                                                      -0.1000    33.8050
  library setup time                                                                    1.0000           -0.0881    33.7169
  data required time                                                                                                33.7169
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.7169
  data arrival time                                                                                                -27.1356
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.5813

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2057 
  total derate : arrival time                                                                            -0.1012 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3070 

  slack (with derating applied) (MET)                                                                     6.5813 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.8883 



  Startpoint: io_in[9] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[201]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[9] (in)                                                                5.6065                     3.1886 &  25.1886 r
  io_in[9] (net)                                         2   0.3283 
  mprj/io_in[9] (user_proj_example)                                            0.0000   1.0500            0.0000 &  25.1886 r
  mprj/io_in[9] (net) 
  mprj/i_BUF[201]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  3.8202   5.6163   1.0500   1.4465   1.6627 &  26.8514 r
  mprj/i_BUF[201]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1938   1.0500            0.0802 &  26.9316 r
  mprj/buf_i[201] (net)                                  2   0.0293 
  mprj/i_FF[201]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1938   1.0500   0.0000   0.0008 &  26.9324 r
  data arrival time                                                                                                 26.9324

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0061   0.2370   0.9500  -0.0021   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   0.9500            3.0180 &  33.1298 r
  mprj/clk (net)                                       826   2.9126 
  mprj/i_FF[201]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.7804   0.9500   0.0000   0.6089 &  33.7387 r
  clock reconvergence pessimism                                                                           0.0000    33.7387
  clock uncertainty                                                                                      -0.1000    33.6387
  library setup time                                                                    1.0000           -0.0901    33.5485
  data required time                                                                                                33.5485
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.5485
  data arrival time                                                                                                -26.9324
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.6162

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1970 
  total derate : arrival time                                                                            -0.0830 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2800 

  slack (with derating applied) (MET)                                                                     6.6162 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.8962 



  Startpoint: wbs_adr_i[2]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[34]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[2] (in)                                                            5.3314                     2.9792 &  24.9792 r
  wbs_adr_i[2] (net)                                     2   0.3125 
  mprj/wbs_adr_i[2] (user_proj_example)                                        0.0000   1.0500            0.0000 &  24.9792 r
  mprj/wbs_adr_i[2] (net) 
  mprj/i_BUF[34]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   2.7214   5.3491   1.0500   1.1130   1.3558 &  26.3350 r
  mprj/i_BUF[34]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1720   1.0500            0.0751 &  26.4101 r
  mprj/buf_i[34] (net)                                   2   0.0185 
  mprj/i_FF[34]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0509   0.1720   1.0500   0.0205   0.0218 &  26.4319 r
  data arrival time                                                                                                 26.4319

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0061   0.2370   0.9500  -0.0021   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   0.9500            3.0180 &  33.1298 r
  mprj/clk (net)                                       826   2.9126 
  mprj/i_FF[34]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.6448   0.9500   0.0000   0.1198 &  33.2495 r
  clock reconvergence pessimism                                                                           0.0000    33.2495
  clock uncertainty                                                                                      -0.1000    33.1495
  library setup time                                                                    1.0000           -0.0873    33.0622
  data required time                                                                                                33.0622
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.0622
  data arrival time                                                                                                -26.4319
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.6304

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1713 
  total derate : arrival time                                                                            -0.0692 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2404 

  slack (with derating applied) (MET)                                                                     6.6304 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.8708 



  Startpoint: wbs_adr_i[14]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[46]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[14] (in)                                                           5.1608                     2.8924 &  24.8924 r
  wbs_adr_i[14] (net)                                    2   0.3027 
  mprj/wbs_adr_i[14] (user_proj_example)                                       0.0000   1.0500            0.0000 &  24.8924 r
  mprj/wbs_adr_i[14] (net) 
  mprj/i_BUF[46]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   3.4619   5.1760   1.0500   1.3933   1.6289 &  26.5213 r
  mprj/i_BUF[46]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1419   1.0500            0.0531 &  26.5744 r
  mprj/buf_i[46] (net)                                   1   0.0038 
  mprj/i_FF[46]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0057   0.1419   1.0500   0.0021   0.0023 &  26.5767 r
  data arrival time                                                                                                 26.5767

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0061   0.2370   0.9500  -0.0021   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   0.9500            3.0180 &  33.1298 r
  mprj/clk (net)                                       826   2.9126 
  mprj/i_FF[46]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.7152   0.9500   0.0000   0.2786 &  33.4084 r
  clock reconvergence pessimism                                                                           0.0000    33.4084
  clock uncertainty                                                                                      -0.1000    33.3084
  library setup time                                                                    1.0000           -0.0861    33.2223
  data required time                                                                                                33.2223
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.2223
  data arrival time                                                                                                -26.5767
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.6456

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1796 
  total derate : arrival time                                                                            -0.0802 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2598 

  slack (with derating applied) (MET)                                                                     6.6456 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.9054 



  Startpoint: la_oenb[12]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[76]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[12] (in)                                                             5.1749                     2.9578 &  24.9578 r
  la_oenb[12] (net)                                      2   0.3038 
  mprj/la_oenb[12] (user_proj_example)                                         0.0000   1.0500            0.0000 &  24.9578 r
  mprj/la_oenb[12] (net) 
  mprj/i_BUF[76]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   4.1971   5.1804   1.0500   1.7636   1.9618 &  26.9196 r
  mprj/i_BUF[76]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1449   1.0500            0.0561 &  26.9757 r
  mprj/buf_i[76] (net)                                   1   0.0052 
  mprj/i_FF[76]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1449   1.0500   0.0000   0.0001 &  26.9758 r
  data arrival time                                                                                                 26.9758

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0061   0.2370   0.9500  -0.0021   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   0.9500            3.0180 &  33.1298 r
  mprj/clk (net)                                       826   2.9126 
  mprj/i_FF[76]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.8252   0.9500   0.0000   0.7434 &  33.8732 r
  clock reconvergence pessimism                                                                           0.0000    33.8732
  clock uncertainty                                                                                      -0.1000    33.7732
  library setup time                                                                    1.0000           -0.0880    33.6853
  data required time                                                                                                33.6853
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.6853
  data arrival time                                                                                                -26.9758
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.7095

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2041 
  total derate : arrival time                                                                            -0.0961 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3002 

  slack (with derating applied) (MET)                                                                     6.7095 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.0096 



  Startpoint: wbs_adr_i[12]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[44]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[12] (in)                                                           5.2650                     2.9488 &  24.9488 r
  wbs_adr_i[12] (net)                                    2   0.3088 
  mprj/wbs_adr_i[12] (user_proj_example)                                       0.0000   1.0500            0.0000 &  24.9488 r
  mprj/wbs_adr_i[12] (net) 
  mprj/i_BUF[44]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   3.1449   5.2806   1.0500   1.2815   1.5166 &  26.4655 r
  mprj/i_BUF[44]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1424   1.0500            0.0468 &  26.5123 r
  mprj/buf_i[44] (net)                                   1   0.0033 
  mprj/i_FF[44]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1424   1.0500   0.0000   0.0000 &  26.5123 r
  data arrival time                                                                                                 26.5123

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0061   0.2370   0.9500  -0.0021   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   0.9500            3.0180 &  33.1298 r
  mprj/clk (net)                                       826   2.9126 
  mprj/i_FF[44]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.7281   0.9500   0.0000   0.3108 &  33.4405 r
  clock reconvergence pessimism                                                                           0.0000    33.4405
  clock uncertainty                                                                                      -0.1000    33.3405
  library setup time                                                                    1.0000           -0.0864    33.2541
  data required time                                                                                                33.2541
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.2541
  data arrival time                                                                                                -26.5123
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.7418

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1813 
  total derate : arrival time                                                                            -0.0745 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2558 

  slack (with derating applied) (MET)                                                                     6.7418 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.9976 



  Startpoint: wbs_dat_i[6]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[6]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[6] (in)                                                            5.0774                     2.8470 &  24.8470 r
  wbs_dat_i[6] (net)                                     2   0.2978 
  mprj/wbs_dat_i[6] (user_proj_example)                                        0.0000   1.0500            0.0000 &  24.8470 r
  mprj/wbs_dat_i[6] (net) 
  mprj/i_BUF[6]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                    2.6236   5.0916   1.0500   1.0727   1.2898 &  26.1368 r
  mprj/i_BUF[6]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                             0.1544   1.0500            0.0726 &  26.2094 r
  mprj/buf_i[6] (net)                                    2   0.0106 
  mprj/i_FF[6]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                    0.0000   0.1544   1.0500   0.0000   0.0001 &  26.2095 r
  data arrival time                                                                                                 26.2095

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0061   0.2370   0.9500  -0.0021   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   0.9500            3.0180 &  33.1298 r
  mprj/clk (net)                                       826   2.9126 
  mprj/i_FF[6]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   6.5863   0.9500   0.0000   0.0238 &  33.1536 r
  clock reconvergence pessimism                                                                           0.0000    33.1536
  clock uncertainty                                                                                      -0.1000    33.0536
  library setup time                                                                    1.0000           -0.0856    32.9680
  data required time                                                                                                32.9680
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.9680
  data arrival time                                                                                                -26.2095
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.7585

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1662 
  total derate : arrival time                                                                            -0.0649 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2311 

  slack (with derating applied) (MET)                                                                     6.7585 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.9896 



  Startpoint: la_data_in[60]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[188]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[60] (in)                                                          5.3121                     2.9749 &  24.9749 r
  la_data_in[60] (net)                                   2   0.3115 
  mprj/la_data_in[60] (user_proj_example)                                      0.0000   1.0500            0.0000 &  24.9749 r
  mprj/la_data_in[60] (net) 
  mprj/i_BUF[188]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  3.9302   5.3282   1.0500   1.6107   1.8638 &  26.8387 r
  mprj/i_BUF[188]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2180   1.0500            0.1213 &  26.9601 r
  mprj/buf_i[188] (net)                                  2   0.0461 
  mprj/i_FF[188]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.1422   0.2180   1.0500   0.0579   0.0622 &  27.0222 r
  data arrival time                                                                                                 27.0222

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0061   0.2370   0.9500  -0.0021   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   0.9500            3.0180 &  33.1298 r
  mprj/clk (net)                                       826   2.9126 
  mprj/i_FF[188]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.8292   0.9500   0.0000   0.8615 &  33.9913 r
  clock reconvergence pessimism                                                                           0.0000    33.9913
  clock uncertainty                                                                                      -0.1000    33.8913
  library setup time                                                                    1.0000           -0.0921    33.7992
  data required time                                                                                                33.7992
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.7992
  data arrival time                                                                                                -27.0222
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.7770

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2103 
  total derate : arrival time                                                                            -0.0975 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3078 

  slack (with derating applied) (MET)                                                                     6.7770 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.0848 



  Startpoint: la_data_in[17]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[145]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[17] (in)                                                          5.0336                     2.8831 &  24.8831 r
  la_data_in[17] (net)                                   2   0.2959 
  mprj/la_data_in[17] (user_proj_example)                                      0.0000   1.0500            0.0000 &  24.8831 r
  mprj/la_data_in[17] (net) 
  mprj/i_BUF[145]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  4.0883   5.0382   1.0500   1.7474   1.9350 &  26.8181 r
  mprj/i_BUF[145]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1414   1.0500            0.0614 &  26.8795 r
  mprj/buf_i[145] (net)                                  1   0.0044 
  mprj/i_FF[145]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1414   1.0500   0.0000   0.0001 &  26.8795 r
  data arrival time                                                                                                 26.8795

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0061   0.2370   0.9500  -0.0021   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   0.9500            3.0180 &  33.1298 r
  mprj/clk (net)                                       826   2.9126 
  mprj/i_FF[145]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.8286   0.9500   0.0000   0.7649 &  33.8947 r
  clock reconvergence pessimism                                                                           0.0000    33.8947
  clock uncertainty                                                                                      -0.1000    33.7947
  library setup time                                                                    1.0000           -0.0874    33.7073
  data required time                                                                                                33.7073
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.7073
  data arrival time                                                                                                -26.8795
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.8278

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2052 
  total derate : arrival time                                                                            -0.0951 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3003 

  slack (with derating applied) (MET)                                                                     6.8278 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.1280 



  Startpoint: wbs_adr_i[9]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[41]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[9] (in)                                                            4.9308                     2.7655 &  24.7655 r
  wbs_adr_i[9] (net)                                     2   0.2892 
  mprj/wbs_adr_i[9] (user_proj_example)                                        0.0000   1.0500            0.0000 &  24.7655 r
  mprj/wbs_adr_i[9] (net) 
  mprj/i_BUF[41]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   2.5299   4.9446   1.0500   1.0346   1.2442 &  26.0097 r
  mprj/i_BUF[41]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1550   1.0500            0.0827 &  26.0923 r
  mprj/buf_i[41] (net)                                   2   0.0119 
  mprj/i_FF[41]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0454   0.1550   1.0500   0.0184   0.0195 &  26.1118 r
  data arrival time                                                                                                 26.1118

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0061   0.2370   0.9500  -0.0021   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   0.9500            3.0180 &  33.1298 r
  mprj/clk (net)                                       826   2.9126 
  mprj/i_FF[41]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.5817   0.9500   0.0000   0.0186 &  33.1483 r
  clock reconvergence pessimism                                                                           0.0000    33.1483
  clock uncertainty                                                                                      -0.1000    33.0483
  library setup time                                                                    1.0000           -0.0856    32.9628
  data required time                                                                                                32.9628
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.9628
  data arrival time                                                                                                -26.1118
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.8510

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1659 
  total derate : arrival time                                                                            -0.0641 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2300 

  slack (with derating applied) (MET)                                                                     6.8510 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.0810 



  Startpoint: la_oenb[15]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[79]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[15] (in)                                                             5.0702                     2.8965 &  24.8965 r
  la_oenb[15] (net)                                      2   0.2975 
  mprj/la_oenb[15] (user_proj_example)                                         0.0000   1.0500            0.0000 &  24.8965 r
  mprj/la_oenb[15] (net) 
  mprj/i_BUF[79]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   3.9961   5.0759   1.0500   1.6775   1.8704 &  26.7669 r
  mprj/i_BUF[79]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1541   1.0500            0.0733 &  26.8401 r
  mprj/buf_i[79] (net)                                   1   0.0106 
  mprj/i_FF[79]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0372   0.1541   1.0500   0.0148   0.0157 &  26.8558 r
  data arrival time                                                                                                 26.8558

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0061   0.2370   0.9500  -0.0021   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   0.9500            3.0180 &  33.1298 r
  mprj/clk (net)                                       826   2.9126 
  mprj/i_FF[79]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.8295   0.9500   0.0000   0.7754 &  33.9051 r
  clock reconvergence pessimism                                                                           0.0000    33.9051
  clock uncertainty                                                                                      -0.1000    33.8051
  library setup time                                                                    1.0000           -0.0885    33.7166
  data required time                                                                                                33.7166
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.7166
  data arrival time                                                                                                -26.8558
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.8608

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2058 
  total derate : arrival time                                                                            -0.0933 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2991 

  slack (with derating applied) (MET)                                                                     6.8608 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.1598 



  Startpoint: la_data_in[24]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[152]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[24] (in)                                                          5.2300                     2.9945 &  24.9945 r
  la_data_in[24] (net)                                   2   0.3074 
  mprj/la_data_in[24] (user_proj_example)                                      0.0000   1.0500            0.0000 &  24.9945 r
  mprj/la_data_in[24] (net) 
  mprj/i_BUF[152]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  3.8270   5.2351   1.0500   1.6525   1.8425 &  26.8370 r
  mprj/i_BUF[152]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1620   1.0500            0.0720 &  26.9090 r
  mprj/buf_i[152] (net)                                  2   0.0135 
  mprj/i_FF[152]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0542   0.1620   1.0500   0.0209   0.0221 &  26.9311 r
  data arrival time                                                                                                 26.9311

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0061   0.2370   0.9500  -0.0021   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   0.9500            3.0180 &  33.1298 r
  mprj/clk (net)                                       826   2.9126 
  mprj/i_FF[152]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.8275   0.9500   0.0000   0.8698 &  33.9995 r
  clock reconvergence pessimism                                                                           0.0000    33.9995
  clock uncertainty                                                                                      -0.1000    33.8995
  library setup time                                                                    1.0000           -0.0889    33.8106
  data required time                                                                                                33.8106
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.8106
  data arrival time                                                                                                -26.9311
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.8795

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2107 
  total derate : arrival time                                                                            -0.0922 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3029 

  slack (with derating applied) (MET)                                                                     6.8795 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.1824 



  Startpoint: la_oenb[19]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[83]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[19] (in)                                                             5.2350                     3.0008 &  25.0008 r
  la_oenb[19] (net)                                      2   0.3079 
  mprj/la_oenb[19] (user_proj_example)                                         0.0000   1.0500            0.0000 &  25.0008 r
  mprj/la_oenb[19] (net) 
  mprj/i_BUF[83]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   3.8019   5.2397   1.0500   1.6055   1.7882 &  26.7890 r
  mprj/i_BUF[83]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1462   1.0500            0.0538 &  26.8428 r
  mprj/buf_i[83] (net)                                   1   0.0055 
  mprj/i_FF[83]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1462   1.0500   0.0000   0.0001 &  26.8429 r
  data arrival time                                                                                                 26.8429

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0061   0.2370   0.9500  -0.0021   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   0.9500            3.0180 &  33.1298 r
  mprj/clk (net)                                       826   2.9126 
  mprj/i_FF[83]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.8328   0.9500   0.0000   0.8029 &  33.9327 r
  clock reconvergence pessimism                                                                           0.0000    33.9327
  clock uncertainty                                                                                      -0.1000    33.8327
  library setup time                                                                    1.0000           -0.0881    33.7446
  data required time                                                                                                33.7446
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.7446
  data arrival time                                                                                                -26.8429
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.9017

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2072 
  total derate : arrival time                                                                            -0.0877 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2949 

  slack (with derating applied) (MET)                                                                     6.9017 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.1966 



  Startpoint: la_oenb[14]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[78]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[14] (in)                                                             5.0999                     2.9072 &  24.9072 r
  la_oenb[14] (net)                                      2   0.2989 
  mprj/la_oenb[14] (user_proj_example)                                         0.0000   1.0500            0.0000 &  24.9072 r
  mprj/la_oenb[14] (net) 
  mprj/i_BUF[78]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   3.9338   5.1062   1.0500   1.6383   1.8352 &  26.7424 r
  mprj/i_BUF[78]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1485   1.0500            0.0650 &  26.8074 r
  mprj/buf_i[78] (net)                                   1   0.0076 
  mprj/i_FF[78]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0053   0.1485   1.0500   0.0020   0.0022 &  26.8096 r
  data arrival time                                                                                                 26.8096

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0061   0.2370   0.9500  -0.0021   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   0.9500            3.0180 &  33.1298 r
  mprj/clk (net)                                       826   2.9126 
  mprj/i_FF[78]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.8296   0.9500   0.0000   0.7746 &  33.9044 r
  clock reconvergence pessimism                                                                           0.0000    33.9044
  clock uncertainty                                                                                      -0.1000    33.8044
  library setup time                                                                    1.0000           -0.0882    33.7162
  data required time                                                                                                33.7162
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.7162
  data arrival time                                                                                                -26.8096
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.9066

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2057 
  total derate : arrival time                                                                            -0.0906 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2963 

  slack (with derating applied) (MET)                                                                     6.9066 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.2029 



  Startpoint: io_in[36] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[228]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[36] (in)                                                               7.9569                     4.3712 &  26.3712 r
  io_in[36] (net)                                        2   0.4649 
  mprj/io_in[36] (user_proj_example)                                           0.0000   1.0500            0.0000 &  26.3712 r
  mprj/io_in[36] (net) 
  mprj/i_BUF[228]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   8.0070   1.0500   0.0000   0.3893 &  26.7605 r
  mprj/i_BUF[228]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2320   1.0500           -0.0242 &  26.7364 r
  mprj/buf_i[228] (net)                                  2   0.0325 
  mprj/i_FF[228]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.2320   1.0500   0.0000   0.0009 &  26.7373 r
  data arrival time                                                                                                 26.7373

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0061   0.2370   0.9500  -0.0021   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   0.9500            3.0180 &  33.1298 r
  mprj/clk (net)                                       826   2.9126 
  mprj/i_FF[228]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.8052   0.9500   0.0000   0.7395 &  33.8693 r
  clock reconvergence pessimism                                                                           0.0000    33.8693
  clock uncertainty                                                                                      -0.1000    33.7693
  library setup time                                                                    1.0000           -0.0926    33.6767
  data required time                                                                                                33.6767
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.6767
  data arrival time                                                                                                -26.7373
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.9394

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2039 
  total derate : arrival time                                                                            -0.0199 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2237 

  slack (with derating applied) (MET)                                                                     6.9394 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.1632 



  Startpoint: la_oenb[16]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[80]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[16] (in)                                                             5.0018                     2.8612 &  24.8612 r
  la_oenb[16] (net)                                      2   0.2937 
  mprj/la_oenb[16] (user_proj_example)                                         0.0000   1.0500            0.0000 &  24.8612 r
  mprj/la_oenb[16] (net) 
  mprj/i_BUF[80]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   3.9338   5.0068   1.0500   1.6570   1.8427 &  26.7039 r
  mprj/i_BUF[80]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1410   1.0500            0.0631 &  26.7669 r
  mprj/buf_i[80] (net)                                   1   0.0045 
  mprj/i_FF[80]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1410   1.0500   0.0000   0.0001 &  26.7670 r
  data arrival time                                                                                                 26.7670

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0061   0.2370   0.9500  -0.0021   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   0.9500            3.0180 &  33.1298 r
  mprj/clk (net)                                       826   2.9126 
  mprj/i_FF[80]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.8296   0.9500   0.0000   0.7746 &  33.9044 r
  clock reconvergence pessimism                                                                           0.0000    33.9044
  clock uncertainty                                                                                      -0.1000    33.8044
  library setup time                                                                    1.0000           -0.0873    33.7171
  data required time                                                                                                33.7171
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.7171
  data arrival time                                                                                                -26.7670
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.9501

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2057 
  total derate : arrival time                                                                            -0.0908 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2965 

  slack (with derating applied) (MET)                                                                     6.9501 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.2465 



  Startpoint: wbs_adr_i[6]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[38]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[6] (in)                                                            5.1059                     2.8607 &  24.8607 r
  wbs_adr_i[6] (net)                                     2   0.2994 
  mprj/wbs_adr_i[6] (user_proj_example)                                        0.0000   1.0500            0.0000 &  24.8607 r
  mprj/wbs_adr_i[6] (net) 
  mprj/i_BUF[38]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   2.0441   5.1209   1.0500   0.8362   1.0455 &  25.9062 r
  mprj/i_BUF[38]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1579   1.0500            0.0747 &  25.9809 r
  mprj/buf_i[38] (net)                                   2   0.0122 
  mprj/i_FF[38]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0488   0.1579   1.0500   0.0197   0.0209 &  26.0018 r
  data arrival time                                                                                                 26.0018

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0061   0.2370   0.9500  -0.0021   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   0.9500            3.0180 &  33.1298 r
  mprj/clk (net)                                       826   2.9126 
  mprj/i_FF[38]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.5840   0.9500   0.0000   0.0206 &  33.1504 r
  clock reconvergence pessimism                                                                           0.0000    33.1504
  clock uncertainty                                                                                      -0.1000    33.0504
  library setup time                                                                    1.0000           -0.0857    32.9646
  data required time                                                                                                32.9646
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.9646
  data arrival time                                                                                                -26.0018
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.9629

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1660 
  total derate : arrival time                                                                            -0.0543 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2204 

  slack (with derating applied) (MET)                                                                     6.9629 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.1832 



  Startpoint: io_in[28] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[220]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[28] (in)                                                               5.0253                     2.8278 &  24.8278 r
  io_in[28] (net)                                        2   0.2951 
  mprj/io_in[28] (user_proj_example)                                           0.0000   1.0500            0.0000 &  24.8278 r
  mprj/io_in[28] (net) 
  mprj/i_BUF[220]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  3.7822   5.0369   1.0500   1.5460   1.7648 &  26.5926 r
  mprj/i_BUF[220]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1736   1.0500            0.0956 &  26.6882 r
  mprj/buf_i[220] (net)                                  2   0.0219 
  mprj/i_FF[220]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1736   1.0500   0.0000   0.0004 &  26.6886 r
  data arrival time                                                                                                 26.6886

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0061   0.2370   0.9500  -0.0021   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   0.9500            3.0180 &  33.1298 r
  mprj/clk (net)                                       826   2.9126 
  mprj/i_FF[220]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.8052   0.9500   0.0000   0.7340 &  33.8638 r
  clock reconvergence pessimism                                                                           0.0000    33.8638
  clock uncertainty                                                                                      -0.1000    33.7638
  library setup time                                                                    1.0000           -0.0893    33.6745
  data required time                                                                                                33.6745
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.6745
  data arrival time                                                                                                -26.6886
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.9859

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2036 
  total derate : arrival time                                                                            -0.0886 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2922 

  slack (with derating applied) (MET)                                                                     6.9859 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.2781 



  Startpoint: wbs_dat_i[13]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[13]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[13] (in)                                                           5.0914                     2.8562 &  24.8562 r
  wbs_dat_i[13] (net)                                    2   0.2987 
  mprj/wbs_dat_i[13] (user_proj_example)                                       0.0000   1.0500            0.0000 &  24.8562 r
  mprj/wbs_dat_i[13] (net) 
  mprj/i_BUF[13]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   2.7454   5.1053   1.0500   1.1209   1.3382 &  26.1945 r
  mprj/i_BUF[13]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1438   1.0500            0.0598 &  26.2542 r
  mprj/buf_i[13] (net)                                   1   0.0052 
  mprj/i_FF[13]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1438   1.0500   0.0000   0.0000 &  26.2543 r
  data arrival time                                                                                                 26.2543

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0061   0.2370   0.9500  -0.0021   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   0.9500            3.0180 &  33.1298 r
  mprj/clk (net)                                       826   2.9126 
  mprj/i_FF[13]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.7310   0.9500   0.0000   0.3200 &  33.4498 r
  clock reconvergence pessimism                                                                           0.0000    33.4498
  clock uncertainty                                                                                      -0.1000    33.3498
  library setup time                                                                    1.0000           -0.0867    33.2630
  data required time                                                                                                33.2630
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.2630
  data arrival time                                                                                                -26.2543
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.0088

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1818 
  total derate : arrival time                                                                            -0.0666 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2484 

  slack (with derating applied) (MET)                                                                     7.0088 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.2571 



  Startpoint: la_data_in[27]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[155]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[27] (in)                                                          5.1841                     2.9591 &  24.9591 r
  la_data_in[27] (net)                                   2   0.3041 
  mprj/la_data_in[27] (user_proj_example)                                      0.0000   1.0500            0.0000 &  24.9591 r
  mprj/la_data_in[27] (net) 
  mprj/i_BUF[155]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  3.7444   5.1904   1.0500   1.5918   1.7868 &  26.7459 r
  mprj/i_BUF[155]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1716   1.0500            0.0843 &  26.8302 r
  mprj/buf_i[155] (net)                                  2   0.0195 
  mprj/i_FF[155]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0329   0.1716   1.0500   0.0133   0.0143 &  26.8445 r
  data arrival time                                                                                                 26.8445

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0061   0.2370   0.9500  -0.0021   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   0.9500            3.0180 &  33.1298 r
  mprj/clk (net)                                       826   2.9126 
  mprj/i_FF[155]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.8422   0.9500   0.0000   0.9153 &  34.0451 r
  clock reconvergence pessimism                                                                           0.0000    34.0451
  clock uncertainty                                                                                      -0.1000    33.9451
  library setup time                                                                    1.0000           -0.0896    33.8555
  data required time                                                                                                33.8555
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.8555
  data arrival time                                                                                                -26.8445
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.0110

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2131 
  total derate : arrival time                                                                            -0.0898 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3029 

  slack (with derating applied) (MET)                                                                     7.0110 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.3139 



  Startpoint: wbs_dat_i[9]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[9]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[9] (in)                                                            4.7456                     2.6637 &  24.6637 r
  wbs_dat_i[9] (net)                                     2   0.2783 
  mprj/wbs_dat_i[9] (user_proj_example)                                        0.0000   1.0500            0.0000 &  24.6637 r
  mprj/wbs_dat_i[9] (net) 
  mprj/i_BUF[9]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                    2.2544   4.7579   1.0500   0.9198   1.1131 &  25.7768 r
  mprj/i_BUF[9]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                             0.1581   1.0500            0.0976 &  25.8744 r
  mprj/buf_i[9] (net)                                    2   0.0148 
  mprj/i_FF[9]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                    0.0652   0.1581   1.0500   0.0264   0.0279 &  25.9023 r
  data arrival time                                                                                                 25.9023

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0061   0.2370   0.9500  -0.0021   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   0.9500            3.0180 &  33.1298 r
  mprj/clk (net)                                       826   2.9126 
  mprj/i_FF[9]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   6.5817   0.9500   0.0000   0.0185 &  33.1483 r
  clock reconvergence pessimism                                                                           0.0000    33.1483
  clock uncertainty                                                                                      -0.1000    33.0483
  library setup time                                                                    1.0000           -0.0857    32.9626
  data required time                                                                                                32.9626
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.9626
  data arrival time                                                                                                -25.9023
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.0603

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1659 
  total derate : arrival time                                                                            -0.0590 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2249 

  slack (with derating applied) (MET)                                                                     7.0603 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.2852 



  Startpoint: io_in[33] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[225]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[33] (in)                                                               6.1069                     3.4087 &  25.4087 r
  io_in[33] (net)                                        2   0.3581 
  mprj/io_in[33] (user_proj_example)                                           0.0000   1.0500            0.0000 &  25.4087 r
  mprj/io_in[33] (net) 
  mprj/i_BUF[225]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  2.1977   6.1277   1.0500   0.8855   1.1599 &  26.5686 r
  mprj/i_BUF[225]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1836   1.0500            0.0388 &  26.6074 r
  mprj/buf_i[225] (net)                                  2   0.0192 
  mprj/i_FF[225]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0123   0.1836   1.0500   0.0047   0.0053 &  26.6127 r
  data arrival time                                                                                                 26.6127

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0061   0.2370   0.9500  -0.0021   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   0.9500            3.0180 &  33.1298 r
  mprj/clk (net)                                       826   2.9126 
  mprj/i_FF[225]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.8050   0.9500   0.0000   0.7476 &  33.8774 r
  clock reconvergence pessimism                                                                           0.0000    33.8774
  clock uncertainty                                                                                      -0.1000    33.7774
  library setup time                                                                    1.0000           -0.0899    33.6875
  data required time                                                                                                33.6875
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.6875
  data arrival time                                                                                                -26.6127
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.0748

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2043 
  total derate : arrival time                                                                            -0.0573 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2616 

  slack (with derating applied) (MET)                                                                     7.0748 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.3364 



  Startpoint: wbs_adr_i[5]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[37]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[5] (in)                                                            5.0418                     2.8231 &  24.8231 r
  wbs_adr_i[5] (net)                                     2   0.2956 
  mprj/wbs_adr_i[5] (user_proj_example)                                        0.0000   1.0500            0.0000 &  24.8231 r
  mprj/wbs_adr_i[5] (net) 
  mprj/i_BUF[37]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   2.2826   5.0569   1.0500   0.9290   1.1439 &  25.9669 r
  mprj/i_BUF[37]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1490   1.0500            0.0688 &  26.0357 r
  mprj/buf_i[37] (net)                                   1   0.0082 
  mprj/i_FF[37]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0093   0.1490   1.0500   0.0035   0.0038 &  26.0395 r
  data arrival time                                                                                                 26.0395

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0061   0.2370   0.9500  -0.0021   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   0.9500            3.0180 &  33.1298 r
  mprj/clk (net)                                       826   2.9126 
  mprj/i_FF[37]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.6844   0.9500   0.0000   0.2020 &  33.3318 r
  clock reconvergence pessimism                                                                           0.0000    33.3318
  clock uncertainty                                                                                      -0.1000    33.2318
  library setup time                                                                    1.0000           -0.0865    33.1453
  data required time                                                                                                33.1453
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.1453
  data arrival time                                                                                                -26.0395
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.1058

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1756 
  total derate : arrival time                                                                            -0.0579 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2335 

  slack (with derating applied) (MET)                                                                     7.1058 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.3393 



  Startpoint: la_data_in[25]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[153]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[25] (in)                                                          5.0220                     2.8711 &  24.8711 r
  la_data_in[25] (net)                                   2   0.2948 
  mprj/la_data_in[25] (user_proj_example)                                      0.0000   1.0500            0.0000 &  24.8711 r
  mprj/la_data_in[25] (net) 
  mprj/i_BUF[153]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  3.6607   5.0273   1.0500   1.5438   1.7260 &  26.5971 r
  mprj/i_BUF[153]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1659   1.0500            0.0888 &  26.6859 r
  mprj/buf_i[153] (net)                                  2   0.0174 
  mprj/i_FF[153]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0222   0.1659   1.0500   0.0086   0.0093 &  26.6952 r
  data arrival time                                                                                                 26.6952

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0061   0.2370   0.9500  -0.0021   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   0.9500            3.0180 &  33.1298 r
  mprj/clk (net)                                       826   2.9126 
  mprj/i_FF[153]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.8243   0.9500   0.0000   0.8872 &  34.0170 r
  clock reconvergence pessimism                                                                           0.0000    34.0170
  clock uncertainty                                                                                      -0.1000    33.9170
  library setup time                                                                    1.0000           -0.0891    33.8278
  data required time                                                                                                33.8278
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.8278
  data arrival time                                                                                                -26.6952
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.1326

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2116 
  total derate : arrival time                                                                            -0.0869 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2985 

  slack (with derating applied) (MET)                                                                     7.1326 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.4311 



  Startpoint: wbs_adr_i[18]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[50]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[18] (in)                                                           4.8689                     2.7316 &  24.7316 r
  wbs_adr_i[18] (net)                                    2   0.2855 
  mprj/wbs_adr_i[18] (user_proj_example)                                       0.0000   1.0500            0.0000 &  24.7316 r
  mprj/wbs_adr_i[18] (net) 
  mprj/i_BUF[50]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   2.7909   4.8819   1.0500   1.1393   1.3458 &  26.0773 r
  mprj/i_BUF[50]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1405   1.0500            0.0705 &  26.1479 r
  mprj/buf_i[50] (net)                                   1   0.0051 
  mprj/i_FF[50]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1405   1.0500   0.0000   0.0000 &  26.1479 r
  data arrival time                                                                                                 26.1479

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0061   0.2370   0.9500  -0.0021   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   0.9500            3.0180 &  33.1298 r
  mprj/clk (net)                                       826   2.9126 
  mprj/i_FF[50]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.7397   0.9500   0.0000   0.3441 &  33.4739 r
  clock reconvergence pessimism                                                                           0.0000    33.4739
  clock uncertainty                                                                                      -0.1000    33.3739
  library setup time                                                                    1.0000           -0.0861    33.2877
  data required time                                                                                                33.2877
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.2877
  data arrival time                                                                                                -26.1479
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.1398

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1831 
  total derate : arrival time                                                                            -0.0674 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2505 

  slack (with derating applied) (MET)                                                                     7.1398 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.3903 



  Startpoint: la_data_in[23]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[151]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[23] (in)                                                          5.0193                     2.8756 &  24.8756 r
  la_data_in[23] (net)                                   2   0.2951 
  mprj/la_data_in[23] (user_proj_example)                                      0.0000   1.0500            0.0000 &  24.8756 r
  mprj/la_data_in[23] (net) 
  mprj/i_BUF[151]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  3.5913   5.0238   1.0500   1.5227   1.6984 &  26.5740 r
  mprj/i_BUF[151]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1428   1.0500            0.0640 &  26.6380 r
  mprj/buf_i[151] (net)                                  1   0.0053 
  mprj/i_FF[151]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0051   0.1428   1.0500   0.0019   0.0021 &  26.6401 r
  data arrival time                                                                                                 26.6401

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0061   0.2370   0.9500  -0.0021   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   0.9500            3.0180 &  33.1298 r
  mprj/clk (net)                                       826   2.9126 
  mprj/i_FF[151]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.8292   0.9500   0.0000   0.8607 &  33.9905 r
  clock reconvergence pessimism                                                                           0.0000    33.9905
  clock uncertainty                                                                                      -0.1000    33.8905
  library setup time                                                                    1.0000           -0.0877    33.8028
  data required time                                                                                                33.8028
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.8028
  data arrival time                                                                                                -26.6401
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.1627

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2102 
  total derate : arrival time                                                                            -0.0840 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2943 

  slack (with derating applied) (MET)                                                                     7.1627 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.4570 



  Startpoint: wbs_dat_i[3]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[3]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[3] (in)                                                            4.9823                     2.7899 &  24.7899 r
  wbs_dat_i[3] (net)                                     2   0.2921 
  mprj/wbs_dat_i[3] (user_proj_example)                                        0.0000   1.0500            0.0000 &  24.7899 r
  mprj/wbs_dat_i[3] (net) 
  mprj/i_BUF[3]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                    1.8248   4.9972   1.0500   0.7349   0.9379 &  25.7279 r
  mprj/i_BUF[3]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                             0.1433   1.0500            0.0662 &  25.7941 r
  mprj/buf_i[3] (net)                                    1   0.0057 
  mprj/i_FF[3]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                    0.0000   0.1433   1.0500   0.0000   0.0000 &  25.7941 r
  data arrival time                                                                                                 25.7941

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0061   0.2370   0.9500  -0.0021   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   0.9500            3.0180 &  33.1298 r
  mprj/clk (net)                                       826   2.9126 
  mprj/i_FF[3]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   6.5817   0.9500   0.0000   0.0183 &  33.1481 r
  clock reconvergence pessimism                                                                           0.0000    33.1481
  clock uncertainty                                                                                      -0.1000    33.0481
  library setup time                                                                    1.0000           -0.0848    32.9633
  data required time                                                                                                32.9633
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.9633
  data arrival time                                                                                                -25.7941
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.1692

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1659 
  total derate : arrival time                                                                            -0.0478 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2137 

  slack (with derating applied) (MET)                                                                     7.1692 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.3829 



  Startpoint: wbs_dat_i[2]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[2]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[2] (in)                                                            5.0597                     2.8258 &  24.8258 r
  wbs_dat_i[2] (net)                                     2   0.2964 
  mprj/wbs_dat_i[2] (user_proj_example)                                        0.0000   1.0500            0.0000 &  24.8258 r
  mprj/wbs_dat_i[2] (net) 
  mprj/i_BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                    1.7882   5.0766   1.0500   0.7209   0.9350 &  25.7608 r
  mprj/i_BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                             0.1717   1.0500            0.0914 &  25.8521 r
  mprj/buf_i[2] (net)                                    2   0.0204 
  mprj/i_FF[2]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                    0.0340   0.1717   1.0500   0.0131   0.0141 &  25.8663 r
  data arrival time                                                                                                 25.8663

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0061   0.2370   0.9500  -0.0021   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   0.9500            3.0180 &  33.1298 r
  mprj/clk (net)                                       826   2.9126 
  mprj/i_FF[2]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   6.6448   0.9500   0.0000   0.1198 &  33.2495 r
  clock reconvergence pessimism                                                                           0.0000    33.2495
  clock uncertainty                                                                                      -0.1000    33.1496
  library setup time                                                                    1.0000           -0.0873    33.0623
  data required time                                                                                                33.0623
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.0623
  data arrival time                                                                                                -25.8663
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.1960

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1712 
  total derate : arrival time                                                                            -0.0495 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2208 

  slack (with derating applied) (MET)                                                                     7.1960 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.4168 



  Startpoint: wbs_adr_i[4]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[36]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[4] (in)                                                            5.0547                     2.8297 &  24.8297 r
  wbs_adr_i[4] (net)                                     2   0.2963 
  mprj/wbs_adr_i[4] (user_proj_example)                                        0.0000   1.0500            0.0000 &  24.8297 r
  mprj/wbs_adr_i[4] (net) 
  mprj/i_BUF[36]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   2.0064   5.0701   1.0500   0.8105   1.0211 &  25.8508 r
  mprj/i_BUF[36]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1466   1.0500            0.0652 &  25.9160 r
  mprj/buf_i[36] (net)                                   1   0.0069 
  mprj/i_FF[36]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0042   0.1466   1.0500   0.0016   0.0017 &  25.9178 r
  data arrival time                                                                                                 25.9178

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0061   0.2370   0.9500  -0.0021   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   0.9500            3.0180 &  33.1298 r
  mprj/clk (net)                                       826   2.9126 
  mprj/i_FF[36]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.6718   0.9500   0.0000   0.1746 &  33.3044 r
  clock reconvergence pessimism                                                                           0.0000    33.3044
  clock uncertainty                                                                                      -0.1000    33.2044
  library setup time                                                                    1.0000           -0.0862    33.1183
  data required time                                                                                                33.1183
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.1183
  data arrival time                                                                                                -25.9178
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.2005

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1741 
  total derate : arrival time                                                                            -0.0518 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2260 

  slack (with derating applied) (MET)                                                                     7.2005 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.4264 



  Startpoint: wbs_adr_i[20]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[52]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[20] (in)                                                           4.8724                     2.7356 &  24.7356 r
  wbs_adr_i[20] (net)                                    2   0.2858 
  mprj/wbs_adr_i[20] (user_proj_example)                                       0.0000   1.0500            0.0000 &  24.7356 r
  mprj/wbs_adr_i[20] (net) 
  mprj/i_BUF[52]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   2.5559   4.8852   1.0500   1.0448   1.2454 &  25.9810 r
  mprj/i_BUF[52]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1376   1.0500            0.0672 &  26.0482 r
  mprj/buf_i[52] (net)                                   1   0.0036 
  mprj/i_FF[52]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1376   1.0500   0.0000   0.0000 &  26.0482 r
  data arrival time                                                                                                 26.0482

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0061   0.2370   0.9500  -0.0021   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   0.9500            3.0180 &  33.1298 r
  mprj/clk (net)                                       826   2.9126 
  mprj/i_FF[52]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.7309   0.9500   0.0000   0.3220 &  33.4518 r
  clock reconvergence pessimism                                                                           0.0000    33.4518
  clock uncertainty                                                                                      -0.1000    33.3518
  library setup time                                                                    1.0000           -0.0854    33.2664
  data required time                                                                                                33.2664
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.2664
  data arrival time                                                                                                -26.0482
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.2181

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1819 
  total derate : arrival time                                                                            -0.0625 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2444 

  slack (with derating applied) (MET)                                                                     7.2181 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.4625 



  Startpoint: wbs_sel_i[3]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[233]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_sel_i[3] (in)                                                            4.8246                     2.7010 &  24.7010 r
  wbs_sel_i[3] (net)                                     2   0.2827 
  mprj/wbs_sel_i[3] (user_proj_example)                                        0.0000   1.0500            0.0000 &  24.7010 r
  mprj/wbs_sel_i[3] (net) 
  mprj/i_BUF[233]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  1.8718   4.8387   1.0500   0.7551   0.9523 &  25.6533 r
  mprj/i_BUF[233]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1486   1.0500            0.0823 &  25.7356 r
  mprj/buf_i[233] (net)                                  2   0.0094 
  mprj/i_FF[233]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1486   1.0500   0.0000   0.0001 &  25.7357 r
  data arrival time                                                                                                 25.7357

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0061   0.2370   0.9500  -0.0021   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   0.9500            3.0180 &  33.1298 r
  mprj/clk (net)                                       826   2.9126 
  mprj/i_FF[233]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.5817   0.9500   0.0000   0.0183 &  33.1481 r
  clock reconvergence pessimism                                                                           0.0000    33.1481
  clock uncertainty                                                                                      -0.1000    33.0481
  library setup time                                                                    1.0000           -0.0852    32.9629
  data required time                                                                                                32.9629
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.9629
  data arrival time                                                                                                -25.7357
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.2272

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1659 
  total derate : arrival time                                                                            -0.0493 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2152 

  slack (with derating applied) (MET)                                                                     7.2272 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.4424 



  Startpoint: wbs_adr_i[0]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[32]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[0] (in)                                                            5.2272                     2.9370 &  24.9370 r
  wbs_adr_i[0] (net)                                     2   0.3069 
  mprj/wbs_adr_i[0] (user_proj_example)                                        0.0000   1.0500            0.0000 &  24.9370 r
  mprj/wbs_adr_i[0] (net) 
  mprj/i_BUF[32]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   1.3763   5.2413   1.0500   0.5608   0.7608 &  25.6979 r
  mprj/i_BUF[32]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1524   1.0500            0.0607 &  25.7586 r
  mprj/buf_i[32] (net)                                   1   0.0086 
  mprj/i_FF[32]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0491   0.1524   1.0500   0.0198   0.0209 &  25.7795 r
  data arrival time                                                                                                 25.7795

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0061   0.2370   0.9500  -0.0021   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   0.9500            3.0180 &  33.1298 r
  mprj/clk (net)                                       826   2.9126 
  mprj/i_FF[32]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.6495   0.9500   0.0000   0.1290 &  33.2588 r
  clock reconvergence pessimism                                                                           0.0000    33.2588
  clock uncertainty                                                                                      -0.1000    33.1588
  library setup time                                                                    1.0000           -0.0862    33.0726
  data required time                                                                                                33.0726
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.0726
  data arrival time                                                                                                -25.7795
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.2931

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1717 
  total derate : arrival time                                                                            -0.0401 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2119 

  slack (with derating applied) (MET)                                                                     7.2931 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.5049 



  Startpoint: wbs_dat_i[17]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[17]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[17] (in)                                                           4.7377                     2.6574 &  24.6574 r
  wbs_dat_i[17] (net)                                    2   0.2778 
  mprj/wbs_dat_i[17] (user_proj_example)                                       0.0000   1.0500            0.0000 &  24.6574 r
  mprj/wbs_dat_i[17] (net) 
  mprj/i_BUF[17]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   2.4923   4.7506   1.0500   1.0188   1.2160 &  25.8734 r
  mprj/i_BUF[17]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1362   1.0500            0.0743 &  25.9477 r
  mprj/buf_i[17] (net)                                   1   0.0038 
  mprj/i_FF[17]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1362   1.0500   0.0000   0.0000 &  25.9477 r
  data arrival time                                                                                                 25.9477

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0061   0.2370   0.9500  -0.0021   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   0.9500            3.0180 &  33.1298 r
  mprj/clk (net)                                       826   2.9126 
  mprj/i_FF[17]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.7309   0.9500   0.0000   0.3216 &  33.4514 r
  clock reconvergence pessimism                                                                           0.0000    33.4514
  clock uncertainty                                                                                      -0.1000    33.3514
  library setup time                                                                    1.0000           -0.0851    33.2663
  data required time                                                                                                33.2663
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.2663
  data arrival time                                                                                                -25.9477
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.3186

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1819 
  total derate : arrival time                                                                            -0.0614 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2433 

  slack (with derating applied) (MET)                                                                     7.3186 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.5619 



  Startpoint: wbs_dat_i[20]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[20]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[20] (in)                                                           4.8275                     2.7093 &  24.7093 r
  wbs_dat_i[20] (net)                                    2   0.2831 
  mprj/wbs_dat_i[20] (user_proj_example)                                       0.0000   1.0500            0.0000 &  24.7093 r
  mprj/wbs_dat_i[20] (net) 
  mprj/i_BUF[20]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   2.4990   4.8404   1.0500   1.0218   1.2203 &  25.9295 r
  mprj/i_BUF[20]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1373   1.0500            0.0698 &  25.9993 r
  mprj/buf_i[20] (net)                                   1   0.0038 
  mprj/i_FF[20]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1373   1.0500   0.0000   0.0000 &  25.9993 r
  data arrival time                                                                                                 25.9993

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0061   0.2370   0.9500  -0.0021   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   0.9500            3.0180 &  33.1298 r
  mprj/clk (net)                                       826   2.9126 
  mprj/i_FF[20]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.7620   0.9500   0.0000   0.4109 &  33.5407 r
  clock reconvergence pessimism                                                                           0.0000    33.5407
  clock uncertainty                                                                                      -0.1000    33.4407
  library setup time                                                                    1.0000           -0.0857    33.3550
  data required time                                                                                                33.3550
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.3550
  data arrival time                                                                                                -25.9993
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.3557

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1866 
  total derate : arrival time                                                                            -0.0614 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2480 

  slack (with derating applied) (MET)                                                                     7.3557 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.6037 



  Startpoint: wbs_adr_i[17]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[49]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[17] (in)                                                           4.8767                     2.7360 &  24.7360 r
  wbs_adr_i[17] (net)                                    2   0.2860 
  mprj/wbs_adr_i[17] (user_proj_example)                                       0.0000   1.0500            0.0000 &  24.7360 r
  mprj/wbs_adr_i[17] (net) 
  mprj/i_BUF[49]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   2.1202   4.8900   1.0500   0.8671   1.0615 &  25.7975 r
  mprj/i_BUF[49]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1370   1.0500            0.0661 &  25.8636 r
  mprj/buf_i[49] (net)                                   1   0.0032 
  mprj/i_FF[49]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1370   1.0500   0.0000   0.0000 &  25.8636 r
  data arrival time                                                                                                 25.8636

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0061   0.2370   0.9500  -0.0021   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   0.9500            3.0180 &  33.1298 r
  mprj/clk (net)                                       826   2.9126 
  mprj/i_FF[49]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.7152   0.9500   0.0000   0.2782 &  33.4080 r
  clock reconvergence pessimism                                                                           0.0000    33.4080
  clock uncertainty                                                                                      -0.1000    33.3080
  library setup time                                                                    1.0000           -0.0851    33.2229
  data required time                                                                                                33.2229
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.2229
  data arrival time                                                                                                -25.8636
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.3593

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1796 
  total derate : arrival time                                                                            -0.0537 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2333 

  slack (with derating applied) (MET)                                                                     7.3593 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.5926 



  Startpoint: io_in[5] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[197]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[5] (in)                                                                5.7170                     3.2051 &  25.2051 r
  io_in[5] (net)                                         2   0.3356 
  mprj/io_in[5] (user_proj_example)                                            0.0000   1.0500            0.0000 &  25.2051 r
  mprj/io_in[5] (net) 
  mprj/i_BUF[197]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  1.6386   5.7329   1.0500   0.6654   0.8938 &  26.0989 r
  mprj/i_BUF[197]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1903   1.0500            0.0696 &  26.1685 r
  mprj/buf_i[197] (net)                                  2   0.0263 
  mprj/i_FF[197]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0245   0.1903   1.0500   0.0097   0.0108 &  26.1793 r
  data arrival time                                                                                                 26.1793

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0061   0.2370   0.9500  -0.0021   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   0.9500            3.0180 &  33.1298 r
  mprj/clk (net)                                       826   2.9126 
  mprj/i_FF[197]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.7992   0.9500   0.0000   0.6216 &  33.7514 r
  clock reconvergence pessimism                                                                           0.0000    33.7514
  clock uncertainty                                                                                      -0.1000    33.6514
  library setup time                                                                    1.0000           -0.0902    33.5612
  data required time                                                                                                33.5612
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.5612
  data arrival time                                                                                                -26.1793
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.3819

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1977 
  total derate : arrival time                                                                            -0.0464 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2441 

  slack (with derating applied) (MET)                                                                     7.3820 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.6260 



  Startpoint: la_data_in[54]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[182]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[54] (in)                                                          5.2460                     2.9434 &  24.9434 r
  la_data_in[54] (net)                                   2   0.3078 
  mprj/la_data_in[54] (user_proj_example)                                      0.0000   1.0500            0.0000 &  24.9434 r
  mprj/la_data_in[54] (net) 
  mprj/i_BUF[182]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  2.8633   5.2605   1.0500   1.1564   1.3777 &  26.3211 r
  mprj/i_BUF[182]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1650   1.0500            0.0736 &  26.3947 r
  mprj/buf_i[182] (net)                                  2   0.0150 
  mprj/i_FF[182]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0553   0.1650   1.0500   0.0223   0.0236 &  26.4184 r
  data arrival time                                                                                                 26.4184

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0061   0.2370   0.9500  -0.0021   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   0.9500            3.0180 &  33.1298 r
  mprj/clk (net)                                       826   2.9126 
  mprj/i_FF[182]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.8422   0.9500   0.0000   0.9199 &  34.0497 r
  clock reconvergence pessimism                                                                           0.0000    34.0497
  clock uncertainty                                                                                      -0.1000    33.9497
  library setup time                                                                    1.0000           -0.0893    33.8604
  data required time                                                                                                33.8604
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.8604
  data arrival time                                                                                                -26.4184
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.4420

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2134 
  total derate : arrival time                                                                            -0.0702 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2836 

  slack (with derating applied) (MET)                                                                     7.4420 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.7256 



  Startpoint: wbs_dat_i[11]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[11]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[11] (in)                                                           5.0879                     2.8493 &  24.8493 r
  wbs_dat_i[11] (net)                                    2   0.2983 
  mprj/wbs_dat_i[11] (user_proj_example)                                       0.0000   1.0500            0.0000 &  24.8493 r
  mprj/wbs_dat_i[11] (net) 
  mprj/i_BUF[11]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   1.7268   5.1029   1.0500   0.7018   0.9026 &  25.7519 r
  mprj/i_BUF[11]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1415   1.0500            0.0574 &  25.8093 r
  mprj/buf_i[11] (net)                                   1   0.0041 
  mprj/i_FF[11]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1415   1.0500   0.0000   0.0001 &  25.8094 r
  data arrival time                                                                                                 25.8094

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0061   0.2370   0.9500  -0.0021   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   0.9500            3.0180 &  33.1298 r
  mprj/clk (net)                                       826   2.9126 
  mprj/i_FF[11]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.7309   0.9500   0.0000   0.3208 &  33.4506 r
  clock reconvergence pessimism                                                                           0.0000    33.4506
  clock uncertainty                                                                                      -0.1000    33.3506
  library setup time                                                                    1.0000           -0.0862    33.2643
  data required time                                                                                                33.2643
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.2643
  data arrival time                                                                                                -25.8094
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.4550

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1818 
  total derate : arrival time                                                                            -0.0457 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2275 

  slack (with derating applied) (MET)                                                                     7.4550 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.6825 



  Startpoint: wbs_dat_i[16]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[16]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[16] (in)                                                           4.6615                     2.6205 &  24.6205 r
  wbs_dat_i[16] (net)                                    2   0.2735 
  mprj/wbs_dat_i[16] (user_proj_example)                                       0.0000   1.0500            0.0000 &  24.6205 r
  mprj/wbs_dat_i[16] (net) 
  mprj/i_BUF[16]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   2.1784   4.6728   1.0500   0.8911   1.0745 &  25.6949 r
  mprj/i_BUF[16]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1444   1.0500            0.0883 &  25.7832 r
  mprj/buf_i[16] (net)                                   1   0.0084 
  mprj/i_FF[16]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0414   0.1444   1.0500   0.0168   0.0177 &  25.8009 r
  data arrival time                                                                                                 25.8009

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0061   0.2370   0.9500  -0.0021   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   0.9500            3.0180 &  33.1298 r
  mprj/clk (net)                                       826   2.9126 
  mprj/i_FF[16]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.7309   0.9500   0.0000   0.3205 &  33.4503 r
  clock reconvergence pessimism                                                                           0.0000    33.4503
  clock uncertainty                                                                                      -0.1000    33.3503
  library setup time                                                                    1.0000           -0.0868    33.2636
  data required time                                                                                                33.2636
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.2636
  data arrival time                                                                                                -25.8009
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.4626

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1818 
  total derate : arrival time                                                                            -0.0562 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2380 

  slack (with derating applied) (MET)                                                                     7.4626 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.7007 



  Startpoint: wbs_adr_i[8]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[40]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[8] (in)                                                            4.5274                     2.5368 &  24.5368 r
  wbs_adr_i[8] (net)                                     2   0.2652 
  mprj/wbs_adr_i[8] (user_proj_example)                                        0.0000   1.0500            0.0000 &  24.5368 r
  mprj/wbs_adr_i[8] (net) 
  mprj/i_BUF[40]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   1.6641   4.5400   1.0500   0.6702   0.8493 &  25.3861 r
  mprj/i_BUF[40]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1519   1.0500            0.1048 &  25.4909 r
  mprj/buf_i[40] (net)                                   2   0.0131 
  mprj/i_FF[40]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1519   1.0500   0.0000   0.0002 &  25.4910 r
  data arrival time                                                                                                 25.4910

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0061   0.2370   0.9500  -0.0021   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   0.9500            3.0180 &  33.1298 r
  mprj/clk (net)                                       826   2.9126 
  mprj/i_FF[40]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.5817   0.9500   0.0000   0.0185 &  33.1483 r
  clock reconvergence pessimism                                                                           0.0000    33.1483
  clock uncertainty                                                                                      -0.1000    33.0483
  library setup time                                                                    1.0000           -0.0854    32.9629
  data required time                                                                                                32.9629
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.9629
  data arrival time                                                                                                -25.4910
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.4718

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1659 
  total derate : arrival time                                                                            -0.0454 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2114 

  slack (with derating applied) (MET)                                                                     7.4718 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.6832 



  Startpoint: io_in[32] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[224]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[32] (in)                                                               5.7644                     3.2082 &  25.2082 r
  io_in[32] (net)                                        2   0.3376 
  mprj/io_in[32] (user_proj_example)                                           0.0000   1.0500            0.0000 &  25.2082 r
  mprj/io_in[32] (net) 
  mprj/i_BUF[224]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  1.6308   5.7867   1.0500   0.6618   0.9151 &  26.1232 r
  mprj/i_BUF[224]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1833   1.0500            0.0594 &  26.1826 r
  mprj/buf_i[224] (net)                                  2   0.0217 
  mprj/i_FF[224]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0528   0.1833   1.0500   0.0211   0.0225 &  26.2051 r
  data arrival time                                                                                                 26.2051

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0061   0.2370   0.9500  -0.0021   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   0.9500            3.0180 &  33.1298 r
  mprj/clk (net)                                       826   2.9126 
  mprj/i_FF[224]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.8050   0.9500   0.0000   0.7482 &  33.8779 r
  clock reconvergence pessimism                                                                           0.0000    33.8779
  clock uncertainty                                                                                      -0.1000    33.7779
  library setup time                                                                    1.0000           -0.0899    33.6881
  data required time                                                                                                33.6881
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.6881
  data arrival time                                                                                                -26.2051
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.4830

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2043 
  total derate : arrival time                                                                            -0.0475 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2518 

  slack (with derating applied) (MET)                                                                     7.4830 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.7348 



  Startpoint: la_data_in[57]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[185]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[57] (in)                                                          5.0893                     2.8551 &  24.8551 r
  la_data_in[57] (net)                                   2   0.2986 
  mprj/la_data_in[57] (user_proj_example)                                      0.0000   1.0500            0.0000 &  24.8551 r
  mprj/la_data_in[57] (net) 
  mprj/i_BUF[185]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  2.7388   5.1032   1.0500   1.1176   1.3336 &  26.1887 r
  mprj/i_BUF[185]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1856   1.0500            0.1032 &  26.2919 r
  mprj/buf_i[185] (net)                                  2   0.0286 
  mprj/i_FF[185]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0622   0.1856   1.0500   0.0246   0.0265 &  26.3184 r
  data arrival time                                                                                                 26.3184

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0061   0.2370   0.9500  -0.0021   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   0.9500            3.0180 &  33.1298 r
  mprj/clk (net)                                       826   2.9126 
  mprj/i_FF[185]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.8273   0.9500   0.0000   0.8705 &  34.0003 r
  clock reconvergence pessimism                                                                           0.0000    34.0003
  clock uncertainty                                                                                      -0.1000    33.9003
  library setup time                                                                    1.0000           -0.0902    33.8101
  data required time                                                                                                33.8101
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.8101
  data arrival time                                                                                                -26.3184
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.4917

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2108 
  total derate : arrival time                                                                            -0.0697 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2804 

  slack (with derating applied) (MET)                                                                     7.4917 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.7721 



  Startpoint: wbs_dat_i[1]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[1]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[1] (in)                                                            4.7864                     2.6783 &  24.6783 r
  wbs_dat_i[1] (net)                                     2   0.2804 
  mprj/wbs_dat_i[1] (user_proj_example)                                        0.0000   1.0500            0.0000 &  24.6783 r
  mprj/wbs_dat_i[1] (net) 
  mprj/i_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                    1.4797   4.8012   1.0500   0.5992   0.7929 &  25.4712 r
  mprj/i_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                             0.1438   1.0500            0.0793 &  25.5506 r
  mprj/buf_i[1] (net)                                    1   0.0073 
  mprj/i_FF[1]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                    0.0000   0.1438   1.0500   0.0000   0.0001 &  25.5507 r
  data arrival time                                                                                                 25.5507

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0061   0.2370   0.9500  -0.0021   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   0.9500            3.0180 &  33.1298 r
  mprj/clk (net)                                       826   2.9126 
  mprj/i_FF[1]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   6.6435   0.9500   0.0000   0.1178 &  33.2476 r
  clock reconvergence pessimism                                                                           0.0000    33.2476
  clock uncertainty                                                                                      -0.1000    33.1476
  library setup time                                                                    1.0000           -0.0856    33.0619
  data required time                                                                                                33.0619
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.0619
  data arrival time                                                                                                -25.5507
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.5113

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1711 
  total derate : arrival time                                                                            -0.0415 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2127 

  slack (with derating applied) (MET)                                                                     7.5113 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.7240 



  Startpoint: la_data_in[55]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[183]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[55] (in)                                                          5.1549                     2.8899 &  24.8899 r
  la_data_in[55] (net)                                   2   0.3024 
  mprj/la_data_in[55] (user_proj_example)                                      0.0000   1.0500            0.0000 &  24.8899 r
  mprj/la_data_in[55] (net) 
  mprj/i_BUF[183]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  2.6573   5.1694   1.0500   1.0850   1.3020 &  26.1919 r
  mprj/i_BUF[183]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1795   1.0500            0.0933 &  26.2852 r
  mprj/buf_i[183] (net)                                  2   0.0244 
  mprj/i_FF[183]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0882   0.1795   1.0500   0.0360   0.0382 &  26.3235 r
  data arrival time                                                                                                 26.3235

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0061   0.2370   0.9500  -0.0021   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   0.9500            3.0180 &  33.1298 r
  mprj/clk (net)                                       826   2.9126 
  mprj/i_FF[183]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.8422   0.9500   0.0000   0.9200 &  34.0498 r
  clock reconvergence pessimism                                                                           0.0000    34.0498
  clock uncertainty                                                                                      -0.1000    33.9498
  library setup time                                                                    1.0000           -0.0901    33.8597
  data required time                                                                                                33.8597
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.8597
  data arrival time                                                                                                -26.3235
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.5362

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2134 
  total derate : arrival time                                                                            -0.0683 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2816 

  slack (with derating applied) (MET)                                                                     7.5362 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.8178 



  Startpoint: wbs_sel_i[2]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[232]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_sel_i[2] (in)                                                            4.7872                     2.6793 &  24.6793 r
  wbs_sel_i[2] (net)                                     2   0.2805 
  mprj/wbs_sel_i[2] (user_proj_example)                                        0.0000   1.0500            0.0000 &  24.6793 r
  mprj/wbs_sel_i[2] (net) 
  mprj/i_BUF[232]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  1.2443   4.8017   1.0500   0.5072   0.6949 &  25.3742 r
  mprj/i_BUF[232]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1635   1.0500            0.1002 &  25.4744 r
  mprj/buf_i[232] (net)                                  2   0.0177 
  mprj/i_FF[232]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0176   0.1635   1.0500   0.0069   0.0075 &  25.4819 r
  data arrival time                                                                                                 25.4819

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0061   0.2370   0.9500  -0.0021   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   0.9500            3.0180 &  33.1298 r
  mprj/clk (net)                                       826   2.9126 
  mprj/i_FF[232]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.6299   0.9500   0.0000   0.0935 &  33.2233 r
  clock reconvergence pessimism                                                                           0.0000    33.2233
  clock uncertainty                                                                                      -0.1000    33.1233
  library setup time                                                                    1.0000           -0.0866    33.0366
  data required time                                                                                                33.0366
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.0366
  data arrival time                                                                                                -25.4819
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.5547

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1699 
  total derate : arrival time                                                                            -0.0382 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2081 

  slack (with derating applied) (MET)                                                                     7.5547 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.7628 



  Startpoint: wbs_stb_i (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[235]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_stb_i (in)                                                               5.0302                     2.8161 &  24.8161 r
  wbs_stb_i (net)                                        2   0.2949 
  mprj/wbs_stb_i (user_proj_example)                                           0.0000   1.0500            0.0000 &  24.8161 r
  mprj/wbs_stb_i (net) 
  mprj/i_BUF[235]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  1.0160   5.0457   1.0500   0.4121   0.6072 &  25.4233 r
  mprj/i_BUF[235]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1471   1.0500            0.0673 &  25.4906 r
  mprj/buf_i[235] (net)                                  1   0.0073 
  mprj/i_FF[235]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0451   0.1471   1.0500   0.0183   0.0193 &  25.5098 r
  data arrival time                                                                                                 25.5098

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0061   0.2370   0.9500  -0.0021   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   0.9500            3.0180 &  33.1298 r
  mprj/clk (net)                                       826   2.9126 
  mprj/i_FF[235]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.6650   0.9500   0.0000   0.1604 &  33.2901 r
  clock reconvergence pessimism                                                                           0.0000    33.2901
  clock uncertainty                                                                                      -0.1000    33.1901
  library setup time                                                                    1.0000           -0.0861    33.1040
  data required time                                                                                                33.1040
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.1040
  data arrival time                                                                                                -25.5098
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.5942

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1734 
  total derate : arrival time                                                                            -0.0330 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2064 

  slack (with derating applied) (MET)                                                                     7.5942 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.8006 



  Startpoint: wbs_dat_i[12]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[12]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[12] (in)                                                           4.8311                     2.7079 &  24.7079 r
  wbs_dat_i[12] (net)                                    2   0.2832 
  mprj/wbs_dat_i[12] (user_proj_example)                                       0.0000   1.0500            0.0000 &  24.7079 r
  mprj/wbs_dat_i[12] (net) 
  mprj/i_BUF[12]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   1.6910   4.8447   1.0500   0.6811   0.8697 &  25.5777 r
  mprj/i_BUF[12]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1431   1.0500            0.0758 &  25.6535 r
  mprj/buf_i[12] (net)                                   1   0.0066 
  mprj/i_FF[12]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0309   0.1431   1.0500   0.0125   0.0132 &  25.6667 r
  data arrival time                                                                                                 25.6667

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0061   0.2370   0.9500  -0.0021   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   0.9500            3.0180 &  33.1298 r
  mprj/clk (net)                                       826   2.9126 
  mprj/i_FF[12]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.7396   0.9500   0.0000   0.3484 &  33.4782 r
  clock reconvergence pessimism                                                                           0.0000    33.4782
  clock uncertainty                                                                                      -0.1000    33.3782
  library setup time                                                                    1.0000           -0.0867    33.2915
  data required time                                                                                                33.2915
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.2915
  data arrival time                                                                                                -25.6667
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.6248

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1833 
  total derate : arrival time                                                                            -0.0457 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2289 

  slack (with derating applied) (MET)                                                                     7.6248 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.8538 



  Startpoint: la_data_in[10]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[138]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[10] (in)                                                          4.2203                     2.4167 &  24.4167 r
  la_data_in[10] (net)                                   2   0.2478 
  mprj/la_data_in[10] (user_proj_example)                                      0.0000   1.0500            0.0000 &  24.4167 r
  mprj/la_data_in[10] (net) 
  mprj/i_BUF[138]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  3.1907   4.2237   1.0500   1.3074   1.4557 &  25.8723 r
  mprj/i_BUF[138]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1328   1.0500            0.1044 &  25.9768 r
  mprj/buf_i[138] (net)                                  1   0.0057 
  mprj/i_FF[138]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1328   1.0500   0.0000   0.0001 &  25.9769 r
  data arrival time                                                                                                 25.9769

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0061   0.2370   0.9500  -0.0021   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   0.9500            3.0180 &  33.1298 r
  mprj/clk (net)                                       826   2.9126 
  mprj/i_FF[138]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.8100   0.9500   0.0000   0.6655 &  33.7953 r
  clock reconvergence pessimism                                                                           0.0000    33.7953
  clock uncertainty                                                                                      -0.1000    33.6953
  library setup time                                                                    1.0000           -0.0853    33.6100
  data required time                                                                                                33.6100
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.6100
  data arrival time                                                                                                -25.9769
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.6331

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2000 
  total derate : arrival time                                                                            -0.0743 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2743 

  slack (with derating applied) (MET)                                                                     7.6331 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.9074 



  Startpoint: wbs_dat_i[15]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[15]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[15] (in)                                                           4.7639                     2.6764 &  24.6764 r
  wbs_dat_i[15] (net)                                    2   0.2795 
  mprj/wbs_dat_i[15] (user_proj_example)                                       0.0000   1.0500            0.0000 &  24.6764 r
  mprj/wbs_dat_i[15] (net) 
  mprj/i_BUF[15]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   1.5865   4.7758   1.0500   0.6448   0.8218 &  25.4982 r
  mprj/i_BUF[15]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1389   1.0500            0.0756 &  25.5738 r
  mprj/buf_i[15] (net)                                   1   0.0050 
  mprj/i_FF[15]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0235   0.1389   1.0500   0.0095   0.0100 &  25.5837 r
  data arrival time                                                                                                 25.5837

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0061   0.2370   0.9500  -0.0021   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   0.9500            3.0180 &  33.1298 r
  mprj/clk (net)                                       826   2.9126 
  mprj/i_FF[15]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.7152   0.9500   0.0000   0.2789 &  33.4087 r
  clock reconvergence pessimism                                                                           0.0000    33.4087
  clock uncertainty                                                                                      -0.1000    33.3087
  library setup time                                                                    1.0000           -0.0855    33.2232
  data required time                                                                                                33.2232
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.2232
  data arrival time                                                                                                -25.5837
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.6394

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1796 
  total derate : arrival time                                                                            -0.0432 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2228 

  slack (with derating applied) (MET)                                                                     7.6394 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.8623 



  Startpoint: la_data_in[51]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[179]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[51] (in)                                                          4.8957                     2.7519 &  24.7519 r
  la_data_in[51] (net)                                   2   0.2873 
  mprj/la_data_in[51] (user_proj_example)                                      0.0000   1.0500            0.0000 &  24.7519 r
  mprj/la_data_in[51] (net) 
  mprj/i_BUF[179]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  2.8326   4.9080   1.0500   1.1544   1.3560 &  26.1078 r
  mprj/i_BUF[179]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1437   1.0500            0.0724 &  26.1802 r
  mprj/buf_i[179] (net)                                  1   0.0065 
  mprj/i_FF[179]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0451   0.1437   1.0500   0.0182   0.0192 &  26.1994 r
  data arrival time                                                                                                 26.1994

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0061   0.2370   0.9500  -0.0021   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   0.9500            3.0180 &  33.1298 r
  mprj/clk (net)                                       826   2.9126 
  mprj/i_FF[179]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.8422   0.9500   0.0000   0.9042 &  34.0340 r
  clock reconvergence pessimism                                                                           0.0000    34.0340
  clock uncertainty                                                                                      -0.1000    33.9340
  library setup time                                                                    1.0000           -0.0881    33.8460
  data required time                                                                                                33.8460
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.8460
  data arrival time                                                                                                -26.1994
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.6465

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2125 
  total derate : arrival time                                                                            -0.0689 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2815 

  slack (with derating applied) (MET)                                                                     7.6466 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.9280 



  Startpoint: wbs_dat_i[0]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[0]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[0] (in)                                                            4.6756                     2.6179 &  24.6179 r
  wbs_dat_i[0] (net)                                     2   0.2739 
  mprj/wbs_dat_i[0] (user_proj_example)                                        0.0000   1.0500            0.0000 &  24.6179 r
  mprj/wbs_dat_i[0] (net) 
  mprj/i_BUF[0]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                    1.1700   4.6896   1.0500   0.4767   0.6585 &  25.2764 r
  mprj/i_BUF[0]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                             0.1537   1.0500            0.0973 &  25.3737 r
  mprj/buf_i[0] (net)                                    2   0.0130 
  mprj/i_FF[0]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                    0.0404   0.1537   1.0500   0.0164   0.0174 &  25.3911 r
  data arrival time                                                                                                 25.3911

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0061   0.2370   0.9500  -0.0021   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   0.9500            3.0180 &  33.1298 r
  mprj/clk (net)                                       826   2.9126 
  mprj/i_FF[0]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   6.6434   0.9500   0.0000   0.1190 &  33.2488 r
  clock reconvergence pessimism                                                                           0.0000    33.2488
  clock uncertainty                                                                                      -0.1000    33.1488
  library setup time                                                                    1.0000           -0.0862    33.0625
  data required time                                                                                                33.0625
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.0625
  data arrival time                                                                                                -25.3911
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.6715

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1712 
  total derate : arrival time                                                                            -0.0368 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2080 

  slack (with derating applied) (MET)                                                                     7.6715 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.8795 



  Startpoint: wbs_adr_i[3]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[35]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[3] (in)                                                            4.5980                     2.5765 &  24.5765 r
  wbs_adr_i[3] (net)                                     2   0.2694 
  mprj/wbs_adr_i[3] (user_proj_example)                                        0.0000   1.0500            0.0000 &  24.5765 r
  mprj/wbs_adr_i[3] (net) 
  mprj/i_BUF[35]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   1.0812   4.6111   1.0500   0.4407   0.6142 &  25.1907 r
  mprj/i_BUF[35]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1604   1.0500            0.1088 &  25.2995 r
  mprj/buf_i[35] (net)                                   2   0.0174 
  mprj/i_FF[35]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0541   0.1604   1.0500   0.0218   0.0232 &  25.3227 r
  data arrival time                                                                                                 25.3227

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0061   0.2370   0.9500  -0.0021   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   0.9500            3.0180 &  33.1298 r
  mprj/clk (net)                                       826   2.9126 
  mprj/i_FF[35]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.6144   0.9500   0.0000   0.0661 &  33.1959 r
  clock reconvergence pessimism                                                                           0.0000    33.1959
  clock uncertainty                                                                                      -0.1000    33.0959
  library setup time                                                                    1.0000           -0.0863    33.0096
  data required time                                                                                                33.0096
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.0096
  data arrival time                                                                                                -25.3227
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.6869

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1684 
  total derate : arrival time                                                                            -0.0355 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2040 

  slack (with derating applied) (MET)                                                                     7.6869 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.8909 



  Startpoint: wbs_dat_i[30]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[30]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[30] (in)                                                           4.8953                     2.7684 &  24.7684 r
  wbs_dat_i[30] (net)                                    2   0.2855 
  mprj/wbs_dat_i[30] (user_proj_example)                                       0.0000   1.0500            0.0000 &  24.7684 r
  mprj/wbs_dat_i[30] (net) 
  mprj/i_BUF[30]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   1.9238   4.9058   1.0500   0.7767   0.9524 &  25.7208 r
  mprj/i_BUF[30]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1404   1.0500            0.0689 &  25.7897 r
  mprj/buf_i[30] (net)                                   1   0.0049 
  mprj/i_FF[30]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1404   1.0500   0.0000   0.0000 &  25.7897 r
  data arrival time                                                                                                 25.7897

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0061   0.2370   0.9500  -0.0021   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   0.9500            3.0180 &  33.1298 r
  mprj/clk (net)                                       826   2.9126 
  mprj/i_FF[30]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.7813   0.9500   0.0000   0.5545 &  33.6843 r
  clock reconvergence pessimism                                                                           0.0000    33.6843
  clock uncertainty                                                                                      -0.1000    33.5843
  library setup time                                                                    1.0000           -0.0866    33.4977
  data required time                                                                                                33.4977
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.4977
  data arrival time                                                                                                -25.7897
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.7080

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1941 
  total derate : arrival time                                                                            -0.0486 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2428 

  slack (with derating applied) (MET)                                                                     7.7080 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.9507 



  Startpoint: wbs_dat_i[14]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[14]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[14] (in)                                                           4.5302                     2.5447 &  24.5447 r
  wbs_dat_i[14] (net)                                    2   0.2656 
  mprj/wbs_dat_i[14] (user_proj_example)                                       0.0000   1.0500            0.0000 &  24.5447 r
  mprj/wbs_dat_i[14] (net) 
  mprj/i_BUF[14]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   1.7142   4.5415   1.0500   0.6921   0.8645 &  25.4092 r
  mprj/i_BUF[14]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1346   1.0500            0.0860 &  25.4952 r
  mprj/buf_i[14] (net)                                   1   0.0044 
  mprj/i_FF[14]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0245   0.1346   1.0500   0.0099   0.0104 &  25.5056 r
  data arrival time                                                                                                 25.5056

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0061   0.2370   0.9500  -0.0021   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   0.9500            3.0180 &  33.1298 r
  mprj/clk (net)                                       826   2.9126 
  mprj/i_FF[14]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.7152   0.9500   0.0000   0.2786 &  33.4084 r
  clock reconvergence pessimism                                                                           0.0000    33.4084
  clock uncertainty                                                                                      -0.1000    33.3084
  library setup time                                                                    1.0000           -0.0846    33.2238
  data required time                                                                                                33.2238
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.2238
  data arrival time                                                                                                -25.5056
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.7182

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1796 
  total derate : arrival time                                                                            -0.0458 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2254 

  slack (with derating applied) (MET)                                                                     7.7182 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.9436 



  Startpoint: wbs_dat_i[4]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[4]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[4] (in)                                                            4.5969                     2.5746 &  24.5746 r
  wbs_dat_i[4] (net)                                     2   0.2693 
  mprj/wbs_dat_i[4] (user_proj_example)                                        0.0000   1.0500            0.0000 &  24.5746 r
  mprj/wbs_dat_i[4] (net) 
  mprj/i_BUF[4]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                    1.4036   4.6102   1.0500   0.5680   0.7484 &  25.3231 r
  mprj/i_BUF[4]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                             0.1390   1.0500            0.0864 &  25.4095 r
  mprj/buf_i[4] (net)                                    1   0.0062 
  mprj/i_FF[4]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                    0.0164   0.1390   1.0500   0.0065   0.0069 &  25.4164 r
  data arrival time                                                                                                 25.4164

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0061   0.2370   0.9500  -0.0021   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   0.9500            3.0180 &  33.1298 r
  mprj/clk (net)                                       826   2.9126 
  mprj/i_FF[4]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   6.6816   0.9500   0.0000   0.1962 &  33.3260 r
  clock reconvergence pessimism                                                                           0.0000    33.3260
  clock uncertainty                                                                                      -0.1000    33.2260
  library setup time                                                                    1.0000           -0.0851    33.1409
  data required time                                                                                                33.1409
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.1409
  data arrival time                                                                                                -25.4164
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.7245

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1753 
  total derate : arrival time                                                                            -0.0401 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2154 

  slack (with derating applied) (MET)                                                                     7.7245 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.9398 



  Startpoint: la_oenb[63]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[127]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[63] (in)                                                             4.7226                     2.6507 &  24.6507 r
  la_oenb[63] (net)                                      2   0.2769 
  mprj/la_oenb[63] (user_proj_example)                                         0.0000   1.0500            0.0000 &  24.6507 r
  mprj/la_oenb[63] (net) 
  mprj/i_BUF[127]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  2.1937   4.7351   1.0500   0.8940   1.0864 &  25.7371 r
  mprj/i_BUF[127]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2422   1.0500            0.1734 &  25.9104 r
  mprj/buf_i[127] (net)                                  2   0.0627 
  mprj/i_FF[127]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0019   0.2425   1.0500   0.0007   0.0065 &  25.9170 r
  data arrival time                                                                                                 25.9170

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0061   0.2370   0.9500  -0.0021   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   0.9500            3.0180 &  33.1298 r
  mprj/clk (net)                                       826   2.9126 
  mprj/i_FF[127]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.8217   0.9500   0.0000   0.7242 &  33.8539 r
  clock reconvergence pessimism                                                                           0.0000    33.8539
  clock uncertainty                                                                                      -0.1000    33.7539
  library setup time                                                                    1.0000           -0.0933    33.6606
  data required time                                                                                                33.6606
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.6606
  data arrival time                                                                                                -25.9170
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.7436

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2031 
  total derate : arrival time                                                                            -0.0603 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2634 

  slack (with derating applied) (MET)                                                                     7.7437 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.0070 



  Startpoint: la_data_in[52]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[180]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[52] (in)                                                          4.8785                     2.7402 &  24.7402 r
  la_data_in[52] (net)                                   2   0.2862 
  mprj/la_data_in[52] (user_proj_example)                                      0.0000   1.0500            0.0000 &  24.7402 r
  mprj/la_data_in[52] (net) 
  mprj/i_BUF[180]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  2.6498   4.8912   1.0500   1.0811   1.2816 &  26.0218 r
  mprj/i_BUF[180]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1390   1.0500            0.0683 &  26.0901 r
  mprj/buf_i[180] (net)                                  1   0.0043 
  mprj/i_FF[180]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0105   0.1390   1.0500   0.0040   0.0043 &  26.0944 r
  data arrival time                                                                                                 26.0944

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0061   0.2370   0.9500  -0.0021   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   0.9500            3.0180 &  33.1298 r
  mprj/clk (net)                                       826   2.9126 
  mprj/i_FF[180]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.8422   0.9500   0.0000   0.9194 &  34.0492 r
  clock reconvergence pessimism                                                                           0.0000    34.0492
  clock uncertainty                                                                                      -0.1000    33.9492
  library setup time                                                                    1.0000           -0.0871    33.8621
  data required time                                                                                                33.8621
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.8621
  data arrival time                                                                                                -26.0944
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.7677

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2133 
  total derate : arrival time                                                                            -0.0645 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2778 

  slack (with derating applied) (MET)                                                                     7.7677 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.0456 



  Startpoint: wbs_we_i (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[234]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_we_i (in)                                                                5.0326                     2.8363 &  24.8363 r
  wbs_we_i (net)                                         2   0.2957 
  mprj/wbs_we_i (user_proj_example)                                            0.0000   1.0500            0.0000 &  24.8363 r
  mprj/wbs_we_i (net) 
  mprj/i_BUF[234]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.6153   5.0437   1.0500   0.2440   0.4129 &  25.2493 r
  mprj/i_BUF[234]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1491   1.0500            0.0698 &  25.3190 r
  mprj/buf_i[234] (net)                                  1   0.0083 
  mprj/i_FF[234]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0119   0.1491   1.0500   0.0046   0.0049 &  25.3239 r
  data arrival time                                                                                                 25.3239

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0061   0.2370   0.9500  -0.0021   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   0.9500            3.0180 &  33.1298 r
  mprj/clk (net)                                       826   2.9126 
  mprj/i_FF[234]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.6593   0.9500   0.0000   0.1486 &  33.2784 r
  clock reconvergence pessimism                                                                           0.0000    33.2784
  clock uncertainty                                                                                      -0.1000    33.1784
  library setup time                                                                    1.0000           -0.0862    33.0923
  data required time                                                                                                33.0923
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.0923
  data arrival time                                                                                                -25.3239
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.7683

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1728 
  total derate : arrival time                                                                            -0.0232 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1960 

  slack (with derating applied) (MET)                                                                     7.7683 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.9643 



  Startpoint: wbs_dat_i[8]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[8]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[8] (in)                                                            4.5250                     2.5415 &  24.5415 r
  wbs_dat_i[8] (net)                                     2   0.2653 
  mprj/wbs_dat_i[8] (user_proj_example)                                        0.0000   1.0500            0.0000 &  24.5415 r
  mprj/wbs_dat_i[8] (net) 
  mprj/i_BUF[8]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                    0.8533   4.5365   1.0500   0.3453   0.5047 &  25.0461 r
  mprj/i_BUF[8]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                             0.1376   1.0500            0.0896 &  25.1357 r
  mprj/buf_i[8] (net)                                    1   0.0060 
  mprj/i_FF[8]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                    0.0264   0.1376   1.0500   0.0107   0.0113 &  25.1470 r
  data arrival time                                                                                                 25.1470

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0061   0.2370   0.9500  -0.0021   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   0.9500            3.0180 &  33.1298 r
  mprj/clk (net)                                       826   2.9126 
  mprj/i_FF[8]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   6.5817   0.9500   0.0000   0.0183 &  33.1481 r
  clock reconvergence pessimism                                                                           0.0000    33.1481
  clock uncertainty                                                                                      -0.1000    33.0481
  library setup time                                                                    1.0000           -0.0836    32.9645
  data required time                                                                                                32.9645
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.9645
  data arrival time                                                                                                -25.1470
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.8176

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1659 
  total derate : arrival time                                                                            -0.0288 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1947 

  slack (with derating applied) (MET)                                                                     7.8176 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.0123 



  Startpoint: la_data_in[50]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[178]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[50] (in)                                                          4.7819                     2.6857 &  24.6857 r
  la_data_in[50] (net)                                   2   0.2805 
  mprj/la_data_in[50] (user_proj_example)                                      0.0000   1.0500            0.0000 &  24.6857 r
  mprj/la_data_in[50] (net) 
  mprj/i_BUF[178]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  2.4570   4.7942   1.0500   1.0033   1.1958 &  25.8815 r
  mprj/i_BUF[178]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1537   1.0500            0.0907 &  25.9722 r
  mprj/buf_i[178] (net)                                  2   0.0123 
  mprj/i_FF[178]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0349   0.1537   1.0500   0.0142   0.0150 &  25.9872 r
  data arrival time                                                                                                 25.9872

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0061   0.2370   0.9500  -0.0021   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   0.9500            3.0180 &  33.1298 r
  mprj/clk (net)                                       826   2.9126 
  mprj/i_FF[178]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.8422   0.9500   0.0000   0.9052 &  34.0350 r
  clock reconvergence pessimism                                                                           0.0000    34.0350
  clock uncertainty                                                                                      -0.1000    33.9350
  library setup time                                                                    1.0000           -0.0887    33.8464
  data required time                                                                                                33.8464
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.8464
  data arrival time                                                                                                -25.9872
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.8591

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2126 
  total derate : arrival time                                                                            -0.0620 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2746 

  slack (with derating applied) (MET)                                                                     7.8591 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.1337 



  Startpoint: io_in[1] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[193]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[1] (in)                                                                5.7959                     3.2094 &  25.2094 r
  io_in[1] (net)                                         2   0.3389 
  mprj/io_in[1] (user_proj_example)                                            0.0000   1.0500            0.0000 &  25.2094 r
  mprj/io_in[1] (net) 
  mprj/i_BUF[193]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.4192   5.8237   1.0500   0.1596   0.4264 &  25.6357 r
  mprj/i_BUF[193]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1841   1.0500            0.0579 &  25.6936 r
  mprj/buf_i[193] (net)                                  2   0.0219 
  mprj/i_FF[193]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1841   1.0500   0.0000   0.0004 &  25.6941 r
  data arrival time                                                                                                 25.6941

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0061   0.2370   0.9500  -0.0021   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   0.9500            3.0180 &  33.1298 r
  mprj/clk (net)                                       826   2.9126 
  mprj/i_FF[193]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.7991   0.9500   0.0000   0.6262 &  33.7560 r
  clock reconvergence pessimism                                                                           0.0000    33.7560
  clock uncertainty                                                                                      -0.1000    33.6560
  library setup time                                                                    1.0000           -0.0898    33.5662
  data required time                                                                                                33.5662
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.5662
  data arrival time                                                                                                -25.6941
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.8721

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1979 
  total derate : arrival time                                                                            -0.0231 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2210 

  slack (with derating applied) (MET)                                                                     7.8721 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.0931 



  Startpoint: io_in[37] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[229]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[37] (in)                                                               6.2308                     3.4351 &  25.4351 r
  io_in[37] (net)                                        2   0.3640 
  mprj/io_in[37] (user_proj_example)                                           0.0000   1.0500            0.0000 &  25.4351 r
  mprj/io_in[37] (net) 
  mprj/i_BUF[229]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   6.2661   1.0500   0.0000   0.3024 &  25.7375 r
  mprj/i_BUF[229]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2100   1.0500            0.0569 &  25.7944 r
  mprj/buf_i[229] (net)                                  2   0.0336 
  mprj/i_FF[229]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.2100   1.0500   0.0000   0.0011 &  25.7954 r
  data arrival time                                                                                                 25.7954

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0061   0.2370   0.9500  -0.0021   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   0.9500            3.0180 &  33.1298 r
  mprj/clk (net)                                       826   2.9126 
  mprj/i_FF[229]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.8052   0.9500   0.0000   0.7395 &  33.8693 r
  clock reconvergence pessimism                                                                           0.0000    33.8693
  clock uncertainty                                                                                      -0.1000    33.7693
  library setup time                                                                    1.0000           -0.0913    33.6779
  data required time                                                                                                33.6779
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.6779
  data arrival time                                                                                                -25.7954
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.8825

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2039 
  total derate : arrival time                                                                            -0.0172 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2210 

  slack (with derating applied) (MET)                                                                     7.8825 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.1035 



  Startpoint: wbs_adr_i[7]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[39]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[7] (in)                                                            4.4330                     2.4858 &  24.4858 r
  wbs_adr_i[7] (net)                                     2   0.2597 
  mprj/wbs_adr_i[7] (user_proj_example)                                        0.0000   1.0500            0.0000 &  24.4858 r
  mprj/wbs_adr_i[7] (net) 
  mprj/i_BUF[39]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   1.0791   4.4451   1.0500   0.4402   0.6042 &  25.0901 r
  mprj/i_BUF[39]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1494   1.0500            0.1080 &  25.1981 r
  mprj/buf_i[39] (net)                                   2   0.0124 
  mprj/i_FF[39]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0100   0.1494   1.0500   0.0038   0.0042 &  25.2023 r
  data arrival time                                                                                                 25.2023

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0061   0.2370   0.9500  -0.0021   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   0.9500            3.0180 &  33.1298 r
  mprj/clk (net)                                       826   2.9126 
  mprj/i_FF[39]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.7152   0.9500   0.0000   0.2793 &  33.4091 r
  clock reconvergence pessimism                                                                           0.0000    33.4091
  clock uncertainty                                                                                      -0.1000    33.3091
  library setup time                                                                    1.0000           -0.0869    33.2222
  data required time                                                                                                33.2222
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.2222
  data arrival time                                                                                                -25.2023
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.0199

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1796 
  total derate : arrival time                                                                            -0.0341 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2138 

  slack (with derating applied) (MET)                                                                     8.0199 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.2337 



  Startpoint: wbs_adr_i[19]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[51]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[19] (in)                                                           4.5368                     2.5503 &  24.5503 r
  wbs_adr_i[19] (net)                                    2   0.2661 
  mprj/wbs_adr_i[19] (user_proj_example)                                       0.0000   1.0500            0.0000 &  24.5503 r
  mprj/wbs_adr_i[19] (net) 
  mprj/i_BUF[51]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   1.0905   4.5478   1.0500   0.4421   0.5991 &  25.1494 r
  mprj/i_BUF[51]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1408   1.0500            0.0923 &  25.2417 r
  mprj/buf_i[51] (net)                                   1   0.0075 
  mprj/i_FF[51]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0417   0.1408   1.0500   0.0169   0.0178 &  25.2595 r
  data arrival time                                                                                                 25.2595

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0061   0.2370   0.9500  -0.0021   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   0.9500            3.0180 &  33.1298 r
  mprj/clk (net)                                       826   2.9126 
  mprj/i_FF[51]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.7426   0.9500   0.0000   0.3517 &  33.4815 r
  clock reconvergence pessimism                                                                           0.0000    33.4815
  clock uncertainty                                                                                      -0.1000    33.3815
  library setup time                                                                    1.0000           -0.0862    33.2952
  data required time                                                                                                33.2952
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.2952
  data arrival time                                                                                                -25.2595
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.0357

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1835 
  total derate : arrival time                                                                            -0.0338 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2172 

  slack (with derating applied) (MET)                                                                     8.0357 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.2530 



  Startpoint: wbs_adr_i[31]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[63]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[31] (in)                                                           4.2947                     2.4256 &  24.4256 r
  wbs_adr_i[31] (net)                                    2   0.2501 
  mprj/wbs_adr_i[31] (user_proj_example)                                       0.0000   1.0500            0.0000 &  24.4256 r
  mprj/wbs_adr_i[31] (net) 
  mprj/i_BUF[63]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   1.8188   4.3040   1.0500   0.7376   0.8935 &  25.3192 r
  mprj/i_BUF[63]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1333   1.0500            0.0998 &  25.4190 r
  mprj/buf_i[63] (net)                                   1   0.0053 
  mprj/i_FF[63]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1333   1.0500   0.0000   0.0001 &  25.4190 r
  data arrival time                                                                                                 25.4190

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0061   0.2370   0.9500  -0.0021   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   0.9500            3.0180 &  33.1298 r
  mprj/clk (net)                                       826   2.9126 
  mprj/i_FF[63]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.7706   0.9500   0.0000   0.5209 &  33.6507 r
  clock reconvergence pessimism                                                                           0.0000    33.6507
  clock uncertainty                                                                                      -0.1000    33.5507
  library setup time                                                                    1.0000           -0.0850    33.4657
  data required time                                                                                                33.4657
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.4657
  data arrival time                                                                                                -25.4190
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.0467

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1924 
  total derate : arrival time                                                                            -0.0473 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2397 

  slack (with derating applied) (MET)                                                                     8.0467 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.2864 



  Startpoint: la_data_in[49]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[177]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[49] (in)                                                          4.5723                     2.5670 &  24.5670 r
  la_data_in[49] (net)                                   2   0.2681 
  mprj/la_data_in[49] (user_proj_example)                                      0.0000   1.0500            0.0000 &  24.5670 r
  mprj/la_data_in[49] (net) 
  mprj/i_BUF[177]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  2.3013   4.5840   1.0500   0.9414   1.1244 &  25.6914 r
  mprj/i_BUF[177]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1554   1.0500            0.1057 &  25.7971 r
  mprj/buf_i[177] (net)                                  2   0.0146 
  mprj/i_FF[177]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0237   0.1554   1.0500   0.0095   0.0102 &  25.8073 r
  data arrival time                                                                                                 25.8073

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0061   0.2370   0.9500  -0.0021   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   0.9500            3.0180 &  33.1298 r
  mprj/clk (net)                                       826   2.9126 
  mprj/i_FF[177]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.8422   0.9500   0.0000   0.9205 &  34.0502 r
  clock reconvergence pessimism                                                                           0.0000    34.0502
  clock uncertainty                                                                                      -0.1000    33.9502
  library setup time                                                                    1.0000           -0.0888    33.8615
  data required time                                                                                                33.8615
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.8615
  data arrival time                                                                                                -25.8073
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.0542

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2134 
  total derate : arrival time                                                                            -0.0591 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2725 

  slack (with derating applied) (MET)                                                                     8.0542 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.3267 



  Startpoint: wbs_adr_i[23]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[55]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[23] (in)                                                           4.2283                     2.3878 &  24.3878 r
  wbs_adr_i[23] (net)                                    2   0.2462 
  mprj/wbs_adr_i[23] (user_proj_example)                                       0.0000   1.0500            0.0000 &  24.3878 r
  mprj/wbs_adr_i[23] (net) 
  mprj/i_BUF[55]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   1.3802   4.2372   1.0500   0.5578   0.7047 &  25.0925 r
  mprj/i_BUF[55]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1306   1.0500            0.1012 &  25.1937 r
  mprj/buf_i[55] (net)                                   1   0.0045 
  mprj/i_FF[55]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1306   1.0500   0.0000   0.0000 &  25.1937 r
  data arrival time                                                                                                 25.1937

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0061   0.2370   0.9500  -0.0021   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   0.9500            3.0180 &  33.1298 r
  mprj/clk (net)                                       826   2.9126 
  mprj/i_FF[55]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.7309   0.9500   0.0000   0.3214 &  33.4512 r
  clock reconvergence pessimism                                                                           0.0000    33.4512
  clock uncertainty                                                                                      -0.1000    33.3512
  library setup time                                                                    1.0000           -0.0839    33.2673
  data required time                                                                                                33.2673
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.2673
  data arrival time                                                                                                -25.1937
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.0736

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1819 
  total derate : arrival time                                                                            -0.0384 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2202 

  slack (with derating applied) (MET)                                                                     8.0736 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.2938 



  Startpoint: wbs_dat_i[10]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[10]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[10] (in)                                                           4.4411                     2.4919 &  24.4919 r
  wbs_dat_i[10] (net)                                    2   0.2603 
  mprj/wbs_dat_i[10] (user_proj_example)                                       0.0000   1.0500            0.0000 &  24.4919 r
  mprj/wbs_dat_i[10] (net) 
  mprj/i_BUF[10]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   1.1526   4.4528   1.0500   0.4612   0.6241 &  25.1160 r
  mprj/i_BUF[10]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1302   1.0500            0.0870 &  25.2030 r
  mprj/buf_i[10] (net)                                   1   0.0028 
  mprj/i_FF[10]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1302   1.0500   0.0000   0.0000 &  25.2030 r
  data arrival time                                                                                                 25.2030

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0061   0.2370   0.9500  -0.0021   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   0.9500            3.0180 &  33.1298 r
  mprj/clk (net)                                       826   2.9126 
  mprj/i_FF[10]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.7396   0.9500   0.0000   0.3485 &  33.4783 r
  clock reconvergence pessimism                                                                           0.0000    33.4783
  clock uncertainty                                                                                      -0.1000    33.3783
  library setup time                                                                    1.0000           -0.0839    33.2944
  data required time                                                                                                33.2944
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.2944
  data arrival time                                                                                                -25.2030
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.0913

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1833 
  total derate : arrival time                                                                            -0.0339 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2172 

  slack (with derating applied) (MET)                                                                     8.0914 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.3085 



  Startpoint: wbs_dat_i[23]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[23]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[23] (in)                                                           4.2129                     2.3791 &  24.3791 r
  wbs_dat_i[23] (net)                                    2   0.2453 
  mprj/wbs_dat_i[23] (user_proj_example)                                       0.0000   1.0500            0.0000 &  24.3791 r
  mprj/wbs_dat_i[23] (net) 
  mprj/i_BUF[23]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   1.3769   4.2218   1.0500   0.5492   0.6955 &  25.0746 r
  mprj/i_BUF[23]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1292   1.0500            0.1008 &  25.1753 r
  mprj/buf_i[23] (net)                                   1   0.0039 
  mprj/i_FF[23]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1292   1.0500   0.0000   0.0000 &  25.1754 r
  data arrival time                                                                                                 25.1754

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0061   0.2370   0.9500  -0.0021   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   0.9500            3.0180 &  33.1298 r
  mprj/clk (net)                                       826   2.9126 
  mprj/i_FF[23]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.7309   0.9500   0.0000   0.3213 &  33.4511 r
  clock reconvergence pessimism                                                                           0.0000    33.4511
  clock uncertainty                                                                                      -0.1000    33.3511
  library setup time                                                                    1.0000           -0.0836    33.2675
  data required time                                                                                                33.2675
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.2675
  data arrival time                                                                                                -25.1754
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.0921

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1819 
  total derate : arrival time                                                                            -0.0379 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2198 

  slack (with derating applied) (MET)                                                                     8.0921 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.3119 



  Startpoint: wbs_dat_i[28]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[28]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[28] (in)                                                           4.3839                     2.4672 &  24.4672 r
  wbs_dat_i[28] (net)                                    2   0.2571 
  mprj/wbs_dat_i[28] (user_proj_example)                                       0.0000   1.0500            0.0000 &  24.4672 r
  mprj/wbs_dat_i[28] (net) 
  mprj/i_BUF[28]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   1.8058   4.3938   1.0500   0.7367   0.8966 &  25.3638 r
  mprj/i_BUF[28]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1314   1.0500            0.0920 &  25.4558 r
  mprj/buf_i[28] (net)                                   1   0.0038 
  mprj/i_FF[28]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1314   1.0500   0.0000   0.0000 &  25.4559 r
  data arrival time                                                                                                 25.4559

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0061   0.2370   0.9500  -0.0021   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   0.9500            3.0180 &  33.1298 r
  mprj/clk (net)                                       826   2.9126 
  mprj/i_FF[28]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.8003   0.9500   0.0000   0.6145 &  33.7443 r
  clock reconvergence pessimism                                                                           0.0000    33.7443
  clock uncertainty                                                                                      -0.1000    33.6443
  library setup time                                                                    1.0000           -0.0849    33.5593
  data required time                                                                                                33.5593
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.5593
  data arrival time                                                                                                -25.4559
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.1035

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1973 
  total derate : arrival time                                                                            -0.0471 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2444 

  slack (with derating applied) (MET)                                                                     8.1035 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.3479 



  Startpoint: la_data_in[34]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[162]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[34] (in)                                                          4.6528                     2.6344 &  24.6344 r
  la_data_in[34] (net)                                   2   0.2715 
  mprj/la_data_in[34] (user_proj_example)                                      0.0000   1.0500            0.0000 &  24.6344 r
  mprj/la_data_in[34] (net) 
  mprj/i_BUF[162]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  2.0733   4.6621   1.0500   0.7807   0.9462 &  25.5806 r
  mprj/i_BUF[162]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1530   1.0500            0.0983 &  25.6789 r
  mprj/buf_i[162] (net)                                  2   0.0128 
  mprj/i_FF[162]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0097   0.1530   1.0500   0.0037   0.0040 &  25.6829 r
  data arrival time                                                                                                 25.6829

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0061   0.2370   0.9500  -0.0021   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   0.9500            3.0180 &  33.1298 r
  mprj/clk (net)                                       826   2.9126 
  mprj/i_FF[162]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.8269   0.9500   0.0000   0.8510 &  33.9807 r
  clock reconvergence pessimism                                                                           0.0000    33.9807
  clock uncertainty                                                                                      -0.1000    33.8807
  library setup time                                                                    1.0000           -0.0884    33.7923
  data required time                                                                                                33.7923
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.7923
  data arrival time                                                                                                -25.6829
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.1094

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2097 
  total derate : arrival time                                                                            -0.0499 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2597 

  slack (with derating applied) (MET)                                                                     8.1094 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.3691 



  Startpoint: wbs_adr_i[21]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[53]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[21] (in)                                                           4.2695                     2.4105 &  24.4105 r
  wbs_adr_i[21] (net)                                    2   0.2486 
  mprj/wbs_adr_i[21] (user_proj_example)                                       0.0000   1.0500            0.0000 &  24.4105 r
  mprj/wbs_adr_i[21] (net) 
  mprj/i_BUF[53]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   1.4175   4.2786   1.0500   0.5726   0.7227 &  25.1332 r
  mprj/i_BUF[53]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1294   1.0500            0.0973 &  25.2305 r
  mprj/buf_i[53] (net)                                   1   0.0036 
  mprj/i_FF[53]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1294   1.0500   0.0000   0.0000 &  25.2305 r
  data arrival time                                                                                                 25.2305

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0061   0.2370   0.9500  -0.0021   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   0.9500            3.0180 &  33.1298 r
  mprj/clk (net)                                       826   2.9126 
  mprj/i_FF[53]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.7620   0.9500   0.0000   0.4109 &  33.5406 r
  clock reconvergence pessimism                                                                           0.0000    33.5406
  clock uncertainty                                                                                      -0.1000    33.4406
  library setup time                                                                    1.0000           -0.0840    33.3566
  data required time                                                                                                33.3566
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.3566
  data arrival time                                                                                                -25.2305
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.1261

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1866 
  total derate : arrival time                                                                            -0.0390 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2256 

  slack (with derating applied) (MET)                                                                     8.1261 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.3518 



  Startpoint: io_in[13] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[205]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[13] (in)                                                               4.2043                     2.4071 &  24.4071 r
  io_in[13] (net)                                        2   0.2468 
  mprj/io_in[13] (user_proj_example)                                           0.0000   1.0500            0.0000 &  24.4071 r
  mprj/io_in[13] (net) 
  mprj/i_BUF[205]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  1.9584   4.2085   1.0500   0.7573   0.8810 &  25.2881 r
  mprj/i_BUF[205]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1857   1.0500            0.1571 &  25.4452 r
  mprj/buf_i[205] (net)                                  2   0.0360 
  mprj/i_FF[205]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1857   1.0500   0.0000   0.0009 &  25.4461 r
  data arrival time                                                                                                 25.4461

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0061   0.2370   0.9500  -0.0021   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   0.9500            3.0180 &  33.1298 r
  mprj/clk (net)                                       826   2.9126 
  mprj/i_FF[205]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.7895   0.9500   0.0000   0.6325 &  33.7623 r
  clock reconvergence pessimism                                                                           0.0000    33.7623
  clock uncertainty                                                                                      -0.1000    33.6623
  library setup time                                                                    1.0000           -0.0898    33.5725
  data required time                                                                                                33.5725
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.5725
  data arrival time                                                                                                -25.4461
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.1263

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1982 
  total derate : arrival time                                                                            -0.0495 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2477 

  slack (with derating applied) (MET)                                                                     8.1263 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.3741 



  Startpoint: wbs_adr_i[30]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[62]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[30] (in)                                                           4.2158                     2.3711 &  24.3711 r
  wbs_adr_i[30] (net)                                    2   0.2471 
  mprj/wbs_adr_i[30] (user_proj_example)                                       0.0000   1.0500            0.0000 &  24.3711 r
  mprj/wbs_adr_i[30] (net) 
  mprj/i_BUF[62]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   1.7800   4.2254   1.0500   0.7217   0.8762 &  25.2473 r
  mprj/i_BUF[62]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1315   1.0500            0.1029 &  25.3502 r
  mprj/buf_i[62] (net)                                   1   0.0050 
  mprj/i_FF[62]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1315   1.0500   0.0000   0.0000 &  25.3502 r
  data arrival time                                                                                                 25.3502

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0061   0.2370   0.9500  -0.0021   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   0.9500            3.0180 &  33.1298 r
  mprj/clk (net)                                       826   2.9126 
  mprj/i_FF[62]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.7890   0.9500   0.0000   0.5804 &  33.7102 r
  clock reconvergence pessimism                                                                           0.0000    33.7102
  clock uncertainty                                                                                      -0.1000    33.6102
  library setup time                                                                    1.0000           -0.0848    33.5254
  data required time                                                                                                33.5254
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.5254
  data arrival time                                                                                                -25.3502
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.1752

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1955 
  total derate : arrival time                                                                            -0.0466 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2421 

  slack (with derating applied) (MET)                                                                     8.1752 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.4173 



  Startpoint: wbs_cyc_i (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[236]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_cyc_i (in)                                                               4.4833                     2.5063 &  24.5063 r
  wbs_cyc_i (net)                                        2   0.2624 
  mprj/wbs_cyc_i (user_proj_example)                                           0.0000   1.0500            0.0000 &  24.5063 r
  mprj/wbs_cyc_i (net) 
  mprj/i_BUF[236]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.4164   4.4970   1.0500   0.1621   0.3250 &  24.8313 r
  mprj/i_BUF[236]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1425   1.0500            0.0974 &  24.9287 r
  mprj/buf_i[236] (net)                                  2   0.0087 
  mprj/i_FF[236]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0090   0.1425   1.0500   0.0034   0.0037 &  24.9324 r
  data arrival time                                                                                                 24.9324

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0061   0.2370   0.9500  -0.0021   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   0.9500            3.0180 &  33.1298 r
  mprj/clk (net)                                       826   2.9126 
  mprj/i_FF[236]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.6665   0.9500   0.0000   0.1635 &  33.2933 r
  clock reconvergence pessimism                                                                           0.0000    33.2933
  clock uncertainty                                                                                      -0.1000    33.1933
  library setup time                                                                    1.0000           -0.0857    33.1076
  data required time                                                                                                33.1076
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.1076
  data arrival time                                                                                                -24.9324
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.1752

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1736 
  total derate : arrival time                                                                            -0.0203 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1938 

  slack (with derating applied) (MET)                                                                     8.1752 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.3690 



  Startpoint: io_in[21] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[213]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[21] (in)                                                               3.9126                     2.2511 &  24.2511 r
  io_in[21] (net)                                        2   0.2303 
  mprj/io_in[21] (user_proj_example)                                           0.0000   1.0500            0.0000 &  24.2511 r
  mprj/io_in[21] (net) 
  mprj/i_BUF[213]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  2.3698   3.9142   1.0500   0.9555   1.0614 &  25.3125 r
  mprj/i_BUF[213]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1669   1.0500            0.1572 &  25.4697 r
  mprj/buf_i[213] (net)                                  2   0.0271 
  mprj/i_FF[213]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1669   1.0500   0.0000   0.0007 &  25.4704 r
  data arrival time                                                                                                 25.4704

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0061   0.2370   0.9500  -0.0021   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   0.9500            3.0180 &  33.1298 r
  mprj/clk (net)                                       826   2.9126 
  mprj/i_FF[213]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.8051   0.9500   0.0000   0.7092 &  33.8390 r
  clock reconvergence pessimism                                                                           0.0000    33.8390
  clock uncertainty                                                                                      -0.1000    33.7390
  library setup time                                                                    1.0000           -0.0889    33.6500
  data required time                                                                                                33.6500
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.6500
  data arrival time                                                                                                -25.4704
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.1796

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2023 
  total derate : arrival time                                                                            -0.0581 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2603 

  slack (with derating applied) (MET)                                                                     8.1796 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.4399 



  Startpoint: wbs_adr_i[22]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[54]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[22] (in)                                                           4.2814                     2.4090 &  24.4090 r
  wbs_adr_i[22] (net)                                    2   0.2511 
  mprj/wbs_adr_i[22] (user_proj_example)                                       0.0000   1.0500            0.0000 &  24.4090 r
  mprj/wbs_adr_i[22] (net) 
  mprj/i_BUF[54]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   1.3103   4.2909   1.0500   0.5308   0.6787 &  25.0877 r
  mprj/i_BUF[54]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1325   1.0500            0.0998 &  25.1874 r
  mprj/buf_i[54] (net)                                   1   0.0050 
  mprj/i_FF[54]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1325   1.0500   0.0000   0.0000 &  25.1875 r
  data arrival time                                                                                                 25.1875

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0061   0.2370   0.9500  -0.0021   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   0.9500            3.0180 &  33.1298 r
  mprj/clk (net)                                       826   2.9126 
  mprj/i_FF[54]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.7672   0.9500   0.0000   0.4282 &  33.5580 r
  clock reconvergence pessimism                                                                           0.0000    33.5580
  clock uncertainty                                                                                      -0.1000    33.4580
  library setup time                                                                    1.0000           -0.0847    33.3733
  data required time                                                                                                33.3733
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.3733
  data arrival time                                                                                                -25.1875
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.1858

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1875 
  total derate : arrival time                                                                            -0.0371 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2246 

  slack (with derating applied) (MET)                                                                     8.1858 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.4104 



  Startpoint: io_in[35] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[227]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[35] (in)                                                               5.7240                     3.1713 &  25.1713 r
  io_in[35] (net)                                        2   0.3347 
  mprj/io_in[35] (user_proj_example)                                           0.0000   1.0500            0.0000 &  25.1713 r
  mprj/io_in[35] (net) 
  mprj/i_BUF[227]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   5.7507   1.0500   0.0000   0.2514 &  25.4226 r
  mprj/i_BUF[227]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1885   1.0500            0.0667 &  25.4894 r
  mprj/buf_i[227] (net)                                  2   0.0250 
  mprj/i_FF[227]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0106   0.1885   1.0500   0.0043   0.0050 &  25.4943 r
  data arrival time                                                                                                 25.4943

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0061   0.2370   0.9500  -0.0021   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   0.9500            3.0180 &  33.1298 r
  mprj/clk (net)                                       826   2.9126 
  mprj/i_FF[227]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.8051   0.9500   0.0000   0.7452 &  33.8750 r
  clock reconvergence pessimism                                                                           0.0000    33.8750
  clock uncertainty                                                                                      -0.1000    33.7750
  library setup time                                                                    1.0000           -0.0901    33.6848
  data required time                                                                                                33.6848
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.6848
  data arrival time                                                                                                -25.4943
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.1905

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2042 
  total derate : arrival time                                                                            -0.0154 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2196 

  slack (with derating applied) (MET)                                                                     8.1905 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.4101 



  Startpoint: la_oenb[18]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[82]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[18] (in)                                                             3.4079                     1.9406 &  23.9406 r
  la_oenb[18] (net)                                      2   0.1991 
  mprj/la_oenb[18] (user_proj_example)                                         0.0000   1.0500            0.0000 &  23.9406 r
  mprj/la_oenb[18] (net) 
  mprj/i_BUF[82]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   3.0967   3.4114   1.0500   1.2922   1.4256 &  25.3662 r
  mprj/i_BUF[82]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1211   1.0500            0.1438 &  25.5100 r
  mprj/buf_i[82] (net)                                   1   0.0052 
  mprj/i_FF[82]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1211   1.0500   0.0000   0.0001 &  25.5101 r
  data arrival time                                                                                                 25.5101

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0061   0.2370   0.9500  -0.0021   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   0.9500            3.0180 &  33.1298 r
  mprj/clk (net)                                       826   2.9126 
  mprj/i_FF[82]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.8302   0.9500   0.0000   0.7753 &  33.9051 r
  clock reconvergence pessimism                                                                           0.0000    33.9051
  clock uncertainty                                                                                      -0.1000    33.8051
  library setup time                                                                    1.0000           -0.0830    33.7221
  data required time                                                                                                33.7221
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.7221
  data arrival time                                                                                                -25.5101
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.2120

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2058 
  total derate : arrival time                                                                            -0.0747 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2805 

  slack (with derating applied) (MET)                                                                     8.2120 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.4925 



  Startpoint: io_in[2] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[194]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[2] (in)                                                                5.4422                     3.0216 &  25.0216 r
  io_in[2] (net)                                         2   0.3183 
  mprj/io_in[2] (user_proj_example)                                            0.0000   1.0500            0.0000 &  25.0216 r
  mprj/io_in[2] (net) 
  mprj/i_BUF[194]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   5.4654   1.0500   0.0000   0.2292 &  25.2508 r
  mprj/i_BUF[194]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1847   1.0500            0.0804 &  25.3312 r
  mprj/buf_i[194] (net)                                  2   0.0251 
  mprj/i_FF[194]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0230   0.1848   1.0500   0.0091   0.0101 &  25.3413 r
  data arrival time                                                                                                 25.3413

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0061   0.2370   0.9500  -0.0021   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   0.9500            3.0180 &  33.1298 r
  mprj/clk (net)                                       826   2.9126 
  mprj/i_FF[194]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.7992   0.9500   0.0000   0.6244 &  33.7542 r
  clock reconvergence pessimism                                                                           0.0000    33.7542
  clock uncertainty                                                                                      -0.1000    33.6542
  library setup time                                                                    1.0000           -0.0899    33.5644
  data required time                                                                                                33.5644
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.5644
  data arrival time                                                                                                -25.3413
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.2230

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1978 
  total derate : arrival time                                                                            -0.0152 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2130 

  slack (with derating applied) (MET)                                                                     8.2230 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.4361 



  Startpoint: la_data_in[59]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[187]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[59] (in)                                                          4.7443                     2.6651 &  24.6651 r
  la_data_in[59] (net)                                   2   0.2783 
  mprj/la_data_in[59] (user_proj_example)                                      0.0000   1.0500            0.0000 &  24.6651 r
  mprj/la_data_in[59] (net) 
  mprj/i_BUF[187]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  1.4554   4.7564   1.0500   0.5865   0.7612 &  25.4263 r
  mprj/i_BUF[187]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1884   1.0500            0.1269 &  25.5532 r
  mprj/buf_i[187] (net)                                  2   0.0332 
  mprj/i_FF[187]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0623   0.1884   1.0500   0.0248   0.0271 &  25.5803 r
  data arrival time                                                                                                 25.5803

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0061   0.2370   0.9500  -0.0021   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   0.9500            3.0180 &  33.1298 r
  mprj/clk (net)                                       826   2.9126 
  mprj/i_FF[187]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.8238   0.9500   0.0000   0.8655 &  33.9953 r
  clock reconvergence pessimism                                                                           0.0000    33.9953
  clock uncertainty                                                                                      -0.1000    33.8953
  library setup time                                                                    1.0000           -0.0904    33.8050
  data required time                                                                                                33.8050
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.8050
  data arrival time                                                                                                -25.5803
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.2247

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2105 
  total derate : arrival time                                                                            -0.0436 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2541 

  slack (with derating applied) (MET)                                                                     8.2247 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.4788 



  Startpoint: la_data_in[48]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[176]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[48] (in)                                                          4.4088                     2.4801 &  24.4801 r
  la_data_in[48] (net)                                   2   0.2586 
  mprj/la_data_in[48] (user_proj_example)                                      0.0000   1.0500            0.0000 &  24.4801 r
  mprj/la_data_in[48] (net) 
  mprj/i_BUF[176]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  2.1204   4.4191   1.0500   0.8657   1.0348 &  25.5149 r
  mprj/i_BUF[176]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1479   1.0500            0.1081 &  25.6230 r
  mprj/buf_i[176] (net)                                  2   0.0119 
  mprj/i_FF[176]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0296   0.1479   1.0500   0.0119   0.0126 &  25.6356 r
  data arrival time                                                                                                 25.6356

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0061   0.2370   0.9500  -0.0021   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   0.9500            3.0180 &  33.1298 r
  mprj/clk (net)                                       826   2.9126 
  mprj/i_FF[176]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.8422   0.9500   0.0000   0.9194 &  34.0492 r
  clock reconvergence pessimism                                                                           0.0000    34.0492
  clock uncertainty                                                                                      -0.1000    33.9492
  library setup time                                                                    1.0000           -0.0883    33.8608
  data required time                                                                                                33.8608
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.8608
  data arrival time                                                                                                -25.6356
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.2252

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2133 
  total derate : arrival time                                                                            -0.0550 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2684 

  slack (with derating applied) (MET)                                                                     8.2252 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.4936 



  Startpoint: wbs_dat_i[24]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[24]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[24] (in)                                                           4.2994                     2.4330 &  24.4330 r
  wbs_dat_i[24] (net)                                    2   0.2507 
  mprj/wbs_dat_i[24] (user_proj_example)                                       0.0000   1.0500            0.0000 &  24.4330 r
  mprj/wbs_dat_i[24] (net) 
  mprj/i_BUF[24]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   1.1917   4.3075   1.0500   0.4832   0.6235 &  25.0565 r
  mprj/i_BUF[24]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1339   1.0500            0.1002 &  25.1567 r
  mprj/buf_i[24] (net)                                   1   0.0056 
  mprj/i_FF[24]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1339   1.0500   0.0000   0.0000 &  25.1568 r
  data arrival time                                                                                                 25.1568

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0061   0.2370   0.9500  -0.0021   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   0.9500            3.0180 &  33.1298 r
  mprj/clk (net)                                       826   2.9126 
  mprj/i_FF[24]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.7486   0.9500   0.0000   0.4540 &  33.5838 r
  clock reconvergence pessimism                                                                           0.0000    33.5838
  clock uncertainty                                                                                      -0.1000    33.4838
  library setup time                                                                    1.0000           -0.0848    33.3990
  data required time                                                                                                33.3990
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.3990
  data arrival time                                                                                                -25.1568
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.2422

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1888 
  total derate : arrival time                                                                            -0.0345 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2233 

  slack (with derating applied) (MET)                                                                     8.2422 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.4655 



  Startpoint: wbs_sel_i[0]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[230]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_sel_i[0] (in)                                                            4.3148                     2.4178 &  24.4178 r
  wbs_sel_i[0] (net)                                     2   0.2527 
  mprj/wbs_sel_i[0] (user_proj_example)                                        0.0000   1.0500            0.0000 &  24.4178 r
  mprj/wbs_sel_i[0] (net) 
  mprj/i_BUF[230]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.2957   4.3266   1.0500   0.1120   0.2603 &  24.6781 r
  mprj/i_BUF[230]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1483   1.0500            0.1143 &  24.7923 r
  mprj/buf_i[230] (net)                                  2   0.0126 
  mprj/i_FF[230]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0300   0.1483   1.0500   0.0121   0.0129 &  24.8053 r
  data arrival time                                                                                                 24.8053

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0061   0.2370   0.9500  -0.0021   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   0.9500            3.0180 &  33.1298 r
  mprj/clk (net)                                       826   2.9126 
  mprj/i_FF[230]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.6432   0.9500   0.0000   0.1205 &  33.2502 r
  clock reconvergence pessimism                                                                           0.0000    33.2502
  clock uncertainty                                                                                      -0.1000    33.1502
  library setup time                                                                    1.0000           -0.0859    33.0643
  data required time                                                                                                33.0643
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.0643
  data arrival time                                                                                                -24.8053
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.2591

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1713 
  total derate : arrival time                                                                            -0.0185 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1897 

  slack (with derating applied) (MET)                                                                     8.2591 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.4488 



  Startpoint: la_data_in[47]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[175]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[47] (in)                                                          4.3730                     2.4606 &  24.4606 r
  la_data_in[47] (net)                                   2   0.2565 
  mprj/la_data_in[47] (user_proj_example)                                      0.0000   1.0500            0.0000 &  24.4606 r
  mprj/la_data_in[47] (net) 
  mprj/i_BUF[175]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  2.0032   4.3830   1.0500   0.8158   0.9805 &  25.4412 r
  mprj/i_BUF[175]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1650   1.0500            0.1270 &  25.5682 r
  mprj/buf_i[175] (net)                                  2   0.0220 
  mprj/i_FF[175]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0652   0.1650   1.0500   0.0263   0.0280 &  25.5962 r
  data arrival time                                                                                                 25.5962

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0061   0.2370   0.9500  -0.0021   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   0.9500            3.0180 &  33.1298 r
  mprj/clk (net)                                       826   2.9126 
  mprj/i_FF[175]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.8422   0.9500   0.0000   0.9209 &  34.0507 r
  clock reconvergence pessimism                                                                           0.0000    34.0507
  clock uncertainty                                                                                      -0.1000    33.9507
  library setup time                                                                    1.0000           -0.0893    33.8614
  data required time                                                                                                33.8614
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.8614
  data arrival time                                                                                                -25.5962
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.2652

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2134 
  total derate : arrival time                                                                            -0.0541 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2675 

  slack (with derating applied) (MET)                                                                     8.2652 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.5327 



  Startpoint: la_oenb[1] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[65]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[1] (in)                                                              4.2590                     2.4046 &  24.4046 r
  la_oenb[1] (net)                                       2   0.2479 
  mprj/la_oenb[1] (user_proj_example)                                          0.0000   1.0500            0.0000 &  24.4046 r
  mprj/la_oenb[1] (net) 
  mprj/i_BUF[65]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   1.6233   4.2682   1.0500   0.6541   0.8055 &  25.2101 r
  mprj/i_BUF[65]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1367   1.0500            0.1057 &  25.3158 r
  mprj/buf_i[65] (net)                                   1   0.0073 
  mprj/i_FF[65]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0033   0.1367   1.0500   0.0013   0.0014 &  25.3172 r
  data arrival time                                                                                                 25.3172

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0061   0.2370   0.9500  -0.0021   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   0.9500            3.0180 &  33.1298 r
  mprj/clk (net)                                       826   2.9126 
  mprj/i_FF[65]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.8020   0.9500   0.0000   0.6569 &  33.7867 r
  clock reconvergence pessimism                                                                           0.0000    33.7867
  clock uncertainty                                                                                      -0.1000    33.6867
  library setup time                                                                    1.0000           -0.0861    33.6007
  data required time                                                                                                33.6007
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.6007
  data arrival time                                                                                                -25.3172
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.2834

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1995 
  total derate : arrival time                                                                            -0.0435 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2430 

  slack (with derating applied) (MET)                                                                     8.2834 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.5264 



  Startpoint: wbs_dat_i[25]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[25]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[25] (in)                                                           4.1394                     2.3391 &  24.3391 r
  wbs_dat_i[25] (net)                                    2   0.2411 
  mprj/wbs_dat_i[25] (user_proj_example)                                       0.0000   1.0500            0.0000 &  24.3391 r
  mprj/wbs_dat_i[25] (net) 
  mprj/i_BUF[25]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   1.3432   4.1477   1.0500   0.5408   0.6814 &  25.0204 r
  mprj/i_BUF[25]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1302   1.0500            0.1065 &  25.1269 r
  mprj/buf_i[25] (net)                                   1   0.0048 
  mprj/i_FF[25]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1302   1.0500   0.0000   0.0000 &  25.1270 r
  data arrival time                                                                                                 25.1270

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0061   0.2370   0.9500  -0.0021   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   0.9500            3.0180 &  33.1298 r
  mprj/clk (net)                                       826   2.9126 
  mprj/i_FF[25]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.7662   0.9500   0.0000   0.5046 &  33.6344 r
  clock reconvergence pessimism                                                                           0.0000    33.6344
  clock uncertainty                                                                                      -0.1000    33.5344
  library setup time                                                                    1.0000           -0.0842    33.4501
  data required time                                                                                                33.4501
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.4501
  data arrival time                                                                                                -25.1270
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.3232

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1915 
  total derate : arrival time                                                                            -0.0375 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2290 

  slack (with derating applied) (MET)                                                                     8.3232 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.5522 



  Startpoint: io_in[23] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[215]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[23] (in)                                                               4.3259                     2.4567 &  24.4567 r
  io_in[23] (net)                                        2   0.2527 
  mprj/io_in[23] (user_proj_example)                                           0.0000   1.0500            0.0000 &  24.4567 r
  mprj/io_in[23] (net) 
  mprj/i_BUF[215]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  1.5243   4.3322   1.0500   0.5969   0.7346 &  25.1913 r
  mprj/i_BUF[215]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1817   1.0500            0.1459 &  25.3372 r
  mprj/buf_i[215] (net)                                  2   0.0326 
  mprj/i_FF[215]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1817   1.0500   0.0000   0.0009 &  25.3381 r
  data arrival time                                                                                                 25.3381

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0061   0.2370   0.9500  -0.0021   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   0.9500            3.0180 &  33.1298 r
  mprj/clk (net)                                       826   2.9126 
  mprj/i_FF[215]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.8052   0.9500   0.0000   0.7226 &  33.8524 r
  clock reconvergence pessimism                                                                           0.0000    33.8524
  clock uncertainty                                                                                      -0.1000    33.7524
  library setup time                                                                    1.0000           -0.0898    33.6626
  data required time                                                                                                33.6626
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.6626
  data arrival time                                                                                                -25.3381
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.3245

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2030 
  total derate : arrival time                                                                            -0.0420 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2450 

  slack (with derating applied) (MET)                                                                     8.3245 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.5694 



  Startpoint: io_in[34] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[226]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[34] (in)                                                               5.4876                     3.0471 &  25.0471 r
  io_in[34] (net)                                        2   0.3210 
  mprj/io_in[34] (user_proj_example)                                           0.0000   1.0500            0.0000 &  25.0471 r
  mprj/io_in[34] (net) 
  mprj/i_BUF[226]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   5.5112   1.0500   0.0000   0.2288 &  25.2758 r
  mprj/i_BUF[226]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1801   1.0500            0.0731 &  25.3489 r
  mprj/buf_i[226] (net)                                  2   0.0220 
  mprj/i_FF[226]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1801   1.0500   0.0000   0.0005 &  25.3494 r
  data arrival time                                                                                                 25.3494

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0061   0.2370   0.9500  -0.0021   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   0.9500            3.0180 &  33.1298 r
  mprj/clk (net)                                       826   2.9126 
  mprj/i_FF[226]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.8050   0.9500   0.0000   0.7471 &  33.8769 r
  clock reconvergence pessimism                                                                           0.0000    33.8769
  clock uncertainty                                                                                      -0.1000    33.7769
  library setup time                                                                    1.0000           -0.0897    33.6872
  data required time                                                                                                33.6872
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.6872
  data arrival time                                                                                                -25.3494
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.3378

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2043 
  total derate : arrival time                                                                            -0.0144 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2187 

  slack (with derating applied) (MET)                                                                     8.3378 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.5565 



  Startpoint: la_data_in[53]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[181]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[53] (in)                                                          4.5970                     2.5840 &  24.5840 r
  la_data_in[53] (net)                                   2   0.2696 
  mprj/la_data_in[53] (user_proj_example)                                      0.0000   1.0500            0.0000 &  24.5840 r
  mprj/la_data_in[53] (net) 
  mprj/i_BUF[181]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  1.6761   4.6082   1.0500   0.6820   0.8525 &  25.4365 r
  mprj/i_BUF[181]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1377   1.0500            0.0851 &  25.5216 r
  mprj/buf_i[181] (net)                                  1   0.0055 
  mprj/i_FF[181]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1377   1.0500   0.0000   0.0000 &  25.5216 r
  data arrival time                                                                                                 25.5216

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0061   0.2370   0.9500  -0.0021   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   0.9500            3.0180 &  33.1298 r
  mprj/clk (net)                                       826   2.9126 
  mprj/i_FF[181]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.8422   0.9500   0.0000   0.9198 &  34.0495 r
  clock reconvergence pessimism                                                                           0.0000    34.0495
  clock uncertainty                                                                                      -0.1000    33.9495
  library setup time                                                                    1.0000           -0.0868    33.8627
  data required time                                                                                                33.8627
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.8627
  data arrival time                                                                                                -25.5216
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.3411

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2134 
  total derate : arrival time                                                                            -0.0446 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2580 

  slack (with derating applied) (MET)                                                                     8.3411 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.5991 



  Startpoint: wbs_adr_i[24]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[56]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[24] (in)                                                           4.0691                     2.3027 &  24.3027 r
  wbs_adr_i[24] (net)                                    2   0.2372 
  mprj/wbs_adr_i[24] (user_proj_example)                                       0.0000   1.0500            0.0000 &  24.3027 r
  mprj/wbs_adr_i[24] (net) 
  mprj/i_BUF[56]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.9408   4.0766   1.0500   0.3833   0.5110 &  24.8137 r
  mprj/i_BUF[56]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1274   1.0500            0.1081 &  24.9218 r
  mprj/buf_i[56] (net)                                   1   0.0040 
  mprj/i_FF[56]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1274   1.0500   0.0000   0.0000 &  24.9219 r
  data arrival time                                                                                                 24.9219

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0061   0.2370   0.9500  -0.0021   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   0.9500            3.0180 &  33.1298 r
  mprj/clk (net)                                       826   2.9126 
  mprj/i_FF[56]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.7309   0.9500   0.0000   0.3220 &  33.4518 r
  clock reconvergence pessimism                                                                           0.0000    33.4518
  clock uncertainty                                                                                      -0.1000    33.3518
  library setup time                                                                    1.0000           -0.0832    33.2686
  data required time                                                                                                33.2686
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.2686
  data arrival time                                                                                                -24.9219
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.3467

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1819 
  total derate : arrival time                                                                            -0.0295 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2114 

  slack (with derating applied) (MET)                                                                     8.3467 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.5581 



  Startpoint: la_data_in[58]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[186]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[58] (in)                                                          4.5678                     2.5684 &  24.5684 r
  la_data_in[58] (net)                                   2   0.2680 
  mprj/la_data_in[58] (user_proj_example)                                      0.0000   1.0500            0.0000 &  24.5684 r
  mprj/la_data_in[58] (net) 
  mprj/i_BUF[186]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  1.4550   4.5788   1.0500   0.5886   0.7561 &  25.3245 r
  mprj/i_BUF[186]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1681   1.0500            0.1182 &  25.4427 r
  mprj/buf_i[186] (net)                                  2   0.0224 
  mprj/i_FF[186]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0269   0.1681   1.0500   0.0108   0.0119 &  25.4546 r
  data arrival time                                                                                                 25.4546

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0061   0.2370   0.9500  -0.0021   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   0.9500            3.0180 &  33.1298 r
  mprj/clk (net)                                       826   2.9126 
  mprj/i_FF[186]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.8219   0.9500   0.0000   0.8699 &  33.9997 r
  clock reconvergence pessimism                                                                           0.0000    33.9997
  clock uncertainty                                                                                      -0.1000    33.8997
  library setup time                                                                    1.0000           -0.0892    33.8105
  data required time                                                                                                33.8105
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.8105
  data arrival time                                                                                                -25.4546
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.3559

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2107 
  total derate : arrival time                                                                            -0.0422 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2529 

  slack (with derating applied) (MET)                                                                     8.3559 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.6088 



  Startpoint: la_oenb[62]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[126]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[62] (in)                                                             4.5373                     2.5471 &  24.5471 r
  la_oenb[62] (net)                                      2   0.2660 
  mprj/la_oenb[62] (user_proj_example)                                         0.0000   1.0500            0.0000 &  24.5471 r
  mprj/la_oenb[62] (net) 
  mprj/i_BUF[126]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.9101   4.5490   1.0500   0.3709   0.5303 &  25.0774 r
  mprj/i_BUF[126]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2567   1.0500            0.1933 &  25.2708 r
  mprj/buf_i[126] (net)                                  2   0.0720 
  mprj/i_FF[126]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.1020   0.2570   1.0500   0.0412   0.0491 &  25.3199 r
  data arrival time                                                                                                 25.3199

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0061   0.2370   0.9500  -0.0021   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   0.9500            3.0180 &  33.1298 r
  mprj/clk (net)                                       826   2.9126 
  mprj/i_FF[126]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.8261   0.9500   0.0000   0.7492 &  33.8789 r
  clock reconvergence pessimism                                                                           0.0000    33.8789
  clock uncertainty                                                                                      -0.1000    33.7789
  library setup time                                                                    1.0000           -0.0942    33.6848
  data required time                                                                                                33.6848
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.6848
  data arrival time                                                                                                -25.3199
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.3648

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2044 
  total derate : arrival time                                                                            -0.0368 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2412 

  slack (with derating applied) (MET)                                                                     8.3648 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.6060 



  Startpoint: la_data_in[62]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[190]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[62] (in)                                                          4.4489                     2.5011 &  24.5011 r
  la_data_in[62] (net)                                   2   0.2609 
  mprj/la_data_in[62] (user_proj_example)                                      0.0000   1.0500            0.0000 &  24.5011 r
  mprj/la_data_in[62] (net) 
  mprj/i_BUF[190]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  1.1934   4.4597   1.0500   0.4858   0.6460 &  25.1471 r
  mprj/i_BUF[190]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2219   1.0500            0.1728 &  25.3199 r
  mprj/buf_i[190] (net)                                  2   0.0537 
  mprj/i_FF[190]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0393   0.2221   1.0500   0.0159   0.0206 &  25.3405 r
  data arrival time                                                                                                 25.3405

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0061   0.2370   0.9500  -0.0021   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   0.9500            3.0180 &  33.1298 r
  mprj/clk (net)                                       826   2.9126 
  mprj/i_FF[190]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.8295   0.9500   0.0000   0.7753 &  33.9051 r
  clock reconvergence pessimism                                                                           0.0000    33.9051
  clock uncertainty                                                                                      -0.1000    33.8051
  library setup time                                                                    1.0000           -0.0923    33.7128
  data required time                                                                                                33.7128
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.7128
  data arrival time                                                                                                -25.3405
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.3723

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2058 
  total derate : arrival time                                                                            -0.0400 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2457 

  slack (with derating applied) (MET)                                                                     8.3723 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.6181 



  Startpoint: la_data_in[46]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[174]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[46] (in)                                                          4.4154                     2.4842 &  24.4842 r
  la_data_in[46] (net)                                   2   0.2590 
  mprj/la_data_in[46] (user_proj_example)                                      0.0000   1.0500            0.0000 &  24.4842 r
  mprj/la_data_in[46] (net) 
  mprj/i_BUF[174]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  1.7718   4.4255   1.0500   0.7241   0.8846 &  25.3688 r
  mprj/i_BUF[174]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1517   1.0500            0.1117 &  25.4805 r
  mprj/buf_i[174] (net)                                  2   0.0137 
  mprj/i_FF[174]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1517   1.0500   0.0000   0.0002 &  25.4807 r
  data arrival time                                                                                                 25.4807

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0061   0.2370   0.9500  -0.0021   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   0.9500            3.0180 &  33.1298 r
  mprj/clk (net)                                       826   2.9126 
  mprj/i_FF[174]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.8422   0.9500   0.0000   0.9184 &  34.0482 r
  clock reconvergence pessimism                                                                           0.0000    34.0482
  clock uncertainty                                                                                      -0.1000    33.9482
  library setup time                                                                    1.0000           -0.0886    33.8596
  data required time                                                                                                33.8596
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.8596
  data arrival time                                                                                                -25.4807
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.3789

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2133 
  total derate : arrival time                                                                            -0.0475 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2607 

  slack (with derating applied) (MET)                                                                     8.3789 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.6396 



  Startpoint: io_in[3] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[195]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[3] (in)                                                                5.1850                     2.8856 &  24.8856 r
  io_in[3] (net)                                         2   0.3034 
  mprj/io_in[3] (user_proj_example)                                            0.0000   1.0500            0.0000 &  24.8856 r
  mprj/io_in[3] (net) 
  mprj/i_BUF[195]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   5.2049   1.0500   0.0000   0.2063 &  25.0919 r
  mprj/i_BUF[195]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1780   1.0500            0.0897 &  25.1816 r
  mprj/buf_i[195] (net)                                  2   0.0232 
  mprj/i_FF[195]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1780   1.0500   0.0000   0.0005 &  25.1821 r
  data arrival time                                                                                                 25.1821

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0061   0.2370   0.9500  -0.0021   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   0.9500            3.0180 &  33.1298 r
  mprj/clk (net)                                       826   2.9126 
  mprj/i_FF[195]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.7992   0.9500   0.0000   0.6233 &  33.7531 r
  clock reconvergence pessimism                                                                           0.0000    33.7531
  clock uncertainty                                                                                      -0.1000    33.6531
  library setup time                                                                    1.0000           -0.0895    33.5636
  data required time                                                                                                33.5636
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.5636
  data arrival time                                                                                                -25.1821
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.3815

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1978 
  total derate : arrival time                                                                            -0.0141 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2119 

  slack (with derating applied) (MET)                                                                     8.3815 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.5934 



  Startpoint: la_oenb[61]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[125]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[61] (in)                                                             4.5239                     2.5360 &  24.5360 r
  la_oenb[61] (net)                                      2   0.2651 
  mprj/la_oenb[61] (user_proj_example)                                         0.0000   1.0500            0.0000 &  24.5360 r
  mprj/la_oenb[61] (net) 
  mprj/i_BUF[125]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  1.2807   4.5363   1.0500   0.5178   0.6884 &  25.2244 r
  mprj/i_BUF[125]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1965   1.0500            0.1480 &  25.3724 r
  mprj/buf_i[125] (net)                                  2   0.0400 
  mprj/i_FF[125]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0167   0.1966   1.0500   0.0065   0.0082 &  25.3806 r
  data arrival time                                                                                                 25.3806

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0061   0.2370   0.9500  -0.0021   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   0.9500            3.0180 &  33.1298 r
  mprj/clk (net)                                       826   2.9126 
  mprj/i_FF[125]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.8309   0.9500   0.0000   0.8308 &  33.9606 r
  clock reconvergence pessimism                                                                           0.0000    33.9606
  clock uncertainty                                                                                      -0.1000    33.8606
  library setup time                                                                    1.0000           -0.0909    33.7697
  data required time                                                                                                33.7697
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.7697
  data arrival time                                                                                                -25.3806
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.3891

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2087 
  total derate : arrival time                                                                            -0.0402 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2489 

  slack (with derating applied) (MET)                                                                     8.3891 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.6380 



  Startpoint: wbs_adr_i[27]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[59]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[27] (in)                                                           4.0488                     2.2866 &  24.2866 r
  wbs_adr_i[27] (net)                                    2   0.2357 
  mprj/wbs_adr_i[27] (user_proj_example)                                       0.0000   1.0500            0.0000 &  24.2866 r
  mprj/wbs_adr_i[27] (net) 
  mprj/i_BUF[59]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   1.4693   4.0571   1.0500   0.5851   0.7250 &  25.0116 r
  mprj/i_BUF[59]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1367   1.0500            0.1190 &  25.1306 r
  mprj/buf_i[59] (net)                                   1   0.0087 
  mprj/i_FF[59]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1367   1.0500   0.0000   0.0001 &  25.1307 r
  data arrival time                                                                                                 25.1307

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0061   0.2370   0.9500  -0.0021   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   0.9500            3.0180 &  33.1298 r
  mprj/clk (net)                                       826   2.9126 
  mprj/i_FF[59]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.7935   0.9500   0.0000   0.5892 &  33.7190 r
  clock reconvergence pessimism                                                                           0.0000    33.7190
  clock uncertainty                                                                                      -0.1000    33.6190
  library setup time                                                                    1.0000           -0.0860    33.5330
  data required time                                                                                                33.5330
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.5330
  data arrival time                                                                                                -25.1307
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.4023

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1960 
  total derate : arrival time                                                                            -0.0402 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2362 

  slack (with derating applied) (MET)                                                                     8.4023 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.6384 



  Startpoint: la_data_in[39]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[167]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[39] (in)                                                          4.1268                     2.3308 &  24.3308 r
  la_data_in[39] (net)                                   2   0.2403 
  mprj/la_data_in[39] (user_proj_example)                                      0.0000   1.0500            0.0000 &  24.3308 r
  mprj/la_data_in[39] (net) 
  mprj/i_BUF[167]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  2.0332   4.1354   1.0500   0.8119   0.9645 &  25.2954 r
  mprj/i_BUF[167]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1349   1.0500            0.1123 &  25.4076 r
  mprj/buf_i[167] (net)                                  1   0.0073 
  mprj/i_FF[167]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1349   1.0500   0.0000   0.0001 &  25.4077 r
  data arrival time                                                                                                 25.4077

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0061   0.2370   0.9500  -0.0021   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   0.9500            3.0180 &  33.1298 r
  mprj/clk (net)                                       826   2.9126 
  mprj/i_FF[167]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.8219   0.9500   0.0000   0.8700 &  33.9998 r
  clock reconvergence pessimism                                                                           0.0000    33.9998
  clock uncertainty                                                                                      -0.1000    33.8998
  library setup time                                                                    1.0000           -0.0859    33.8139
  data required time                                                                                                33.8139
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.8139
  data arrival time                                                                                                -25.4077
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.4062

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2107 
  total derate : arrival time                                                                            -0.0513 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2620 

  slack (with derating applied) (MET)                                                                     8.4062 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.6682 



  Startpoint: wbs_adr_i[11]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[43]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[11] (in)                                                           4.0767                     2.2894 &  24.2894 r
  wbs_adr_i[11] (net)                                    2   0.2388 
  mprj/wbs_adr_i[11] (user_proj_example)                                       0.0000   1.0500            0.0000 &  24.2894 r
  mprj/wbs_adr_i[11] (net) 
  mprj/i_BUF[43]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.6995   4.0867   1.0500   0.2820   0.4204 &  24.7099 r
  mprj/i_BUF[43]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1256   1.0500            0.1056 &  24.8155 r
  mprj/buf_i[43] (net)                                   1   0.0030 
  mprj/i_FF[43]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1256   1.0500   0.0000   0.0000 &  24.8155 r
  data arrival time                                                                                                 24.8155

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0061   0.2370   0.9500  -0.0021   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   0.9500            3.0180 &  33.1298 r
  mprj/clk (net)                                       826   2.9126 
  mprj/i_FF[43]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.7152   0.9500   0.0000   0.2777 &  33.4075 r
  clock reconvergence pessimism                                                                           0.0000    33.4075
  clock uncertainty                                                                                      -0.1000    33.3075
  library setup time                                                                    1.0000           -0.0827    33.2248
  data required time                                                                                                33.2248
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.2248
  data arrival time                                                                                                -24.8155
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.4093

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1796 
  total derate : arrival time                                                                            -0.0251 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2046 

  slack (with derating applied) (MET)                                                                     8.4093 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.6139 



  Startpoint: io_in[29] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[221]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[29] (in)                                                               4.6389                     2.6028 &  24.6028 r
  io_in[29] (net)                                        2   0.2719 
  mprj/io_in[29] (user_proj_example)                                           0.0000   1.0500            0.0000 &  24.6028 r
  mprj/io_in[29] (net) 
  mprj/i_BUF[221]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.9598   4.6506   1.0500   0.3902   0.5505 &  25.1533 r
  mprj/i_BUF[221]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1696   1.0500            0.1152 &  25.2685 r
  mprj/buf_i[221] (net)                                  2   0.0226 
  mprj/i_FF[221]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1696   1.0500   0.0000   0.0005 &  25.2690 r
  data arrival time                                                                                                 25.2690

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0061   0.2370   0.9500  -0.0021   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   0.9500            3.0180 &  33.1298 r
  mprj/clk (net)                                       826   2.9126 
  mprj/i_FF[221]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.8052   0.9500   0.0000   0.7394 &  33.8692 r
  clock reconvergence pessimism                                                                           0.0000    33.8692
  clock uncertainty                                                                                      -0.1000    33.7692
  library setup time                                                                    1.0000           -0.0891    33.6801
  data required time                                                                                                33.6801
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.6801
  data arrival time                                                                                                -25.2690
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.4111

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2039 
  total derate : arrival time                                                                            -0.0317 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2356 

  slack (with derating applied) (MET)                                                                     8.4111 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.6467 



  Startpoint: la_oenb[39]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[103]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[39] (in)                                                             4.3943                     2.4883 &  24.4883 r
  la_oenb[39] (net)                                      2   0.2563 
  mprj/la_oenb[39] (user_proj_example)                                         0.0000   1.0500            0.0000 &  24.4883 r
  mprj/la_oenb[39] (net) 
  mprj/i_BUF[103]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  1.6422   4.4028   1.0500   0.6388   0.7898 &  25.2781 r
  mprj/i_BUF[103]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1497   1.0500            0.1111 &  25.3891 r
  mprj/buf_i[103] (net)                                  2   0.0129 
  mprj/i_FF[103]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0087   0.1497   1.0500   0.0035   0.0039 &  25.3930 r
  data arrival time                                                                                                 25.3930

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0061   0.2370   0.9500  -0.0021   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   0.9500            3.0180 &  33.1298 r
  mprj/clk (net)                                       826   2.9126 
  mprj/i_FF[103]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.8214   0.9500   0.0000   0.8712 &  34.0009 r
  clock reconvergence pessimism                                                                           0.0000    34.0009
  clock uncertainty                                                                                      -0.1000    33.9009
  library setup time                                                                    1.0000           -0.0882    33.8128
  data required time                                                                                                33.8128
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.8128
  data arrival time                                                                                                -25.3930
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.4198

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2108 
  total derate : arrival time                                                                            -0.0431 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2539 

  slack (with derating applied) (MET)                                                                     8.4198 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.6736 



  Startpoint: la_data_in[45]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[173]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[45] (in)                                                          4.2961                     2.4146 &  24.4146 r
  la_data_in[45] (net)                                   2   0.2518 
  mprj/la_data_in[45] (user_proj_example)                                      0.0000   1.0500            0.0000 &  24.4146 r
  mprj/la_data_in[45] (net) 
  mprj/i_BUF[173]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  1.8200   4.3062   1.0500   0.7380   0.8971 &  25.3117 r
  mprj/i_BUF[173]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1573   1.0500            0.1244 &  25.4361 r
  mprj/buf_i[173] (net)                                  2   0.0180 
  mprj/i_FF[173]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0059   0.1573   1.0500   0.0023   0.0027 &  25.4388 r
  data arrival time                                                                                                 25.4388

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0061   0.2370   0.9500  -0.0021   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   0.9500            3.0180 &  33.1298 r
  mprj/clk (net)                                       826   2.9126 
  mprj/i_FF[173]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.8422   0.9500   0.0000   0.9187 &  34.0485 r
  clock reconvergence pessimism                                                                           0.0000    34.0485
  clock uncertainty                                                                                      -0.1000    33.9485
  library setup time                                                                    1.0000           -0.0889    33.8596
  data required time                                                                                                33.8596
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.8596
  data arrival time                                                                                                -25.4388
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.4208

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2133 
  total derate : arrival time                                                                            -0.0488 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2621 

  slack (with derating applied) (MET)                                                                     8.4208 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.6828 



  Startpoint: io_in[4] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[196]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[4] (in)                                                                5.1016                     2.8432 &  24.8432 r
  io_in[4] (net)                                         2   0.2986 
  mprj/io_in[4] (user_proj_example)                                            0.0000   1.0500            0.0000 &  24.8432 r
  mprj/io_in[4] (net) 
  mprj/i_BUF[196]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   5.1201   1.0500   0.0000   0.1947 &  25.0379 r
  mprj/i_BUF[196]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1769   1.0500            0.0938 &  25.1317 r
  mprj/buf_i[196] (net)                                  2   0.0232 
  mprj/i_FF[196]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1769   1.0500   0.0000   0.0005 &  25.1322 r
  data arrival time                                                                                                 25.1322

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0061   0.2370   0.9500  -0.0021   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   0.9500            3.0180 &  33.1298 r
  mprj/clk (net)                                       826   2.9126 
  mprj/i_FF[196]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.7992   0.9500   0.0000   0.6220 &  33.7518 r
  clock reconvergence pessimism                                                                           0.0000    33.7518
  clock uncertainty                                                                                      -0.1000    33.6518
  library setup time                                                                    1.0000           -0.0894    33.5624
  data required time                                                                                                33.5624
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.5624
  data arrival time                                                                                                -25.1322
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.4302

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1977 
  total derate : arrival time                                                                            -0.0138 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2115 

  slack (with derating applied) (MET)                                                                     8.4302 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.6417 



  Startpoint: io_in[14] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[206]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[14] (in)                                                               3.9848                     2.2738 &  24.2738 r
  io_in[14] (net)                                        2   0.2334 
  mprj/io_in[14] (user_proj_example)                                           0.0000   1.0500            0.0000 &  24.2738 r
  mprj/io_in[14] (net) 
  mprj/i_BUF[206]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  1.5071   3.9893   1.0500   0.5822   0.6998 &  24.9736 r
  mprj/i_BUF[206]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1692   1.0500            0.1548 &  25.1284 r
  mprj/buf_i[206] (net)                                  2   0.0279 
  mprj/i_FF[206]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1692   1.0500   0.0000   0.0007 &  25.1291 r
  data arrival time                                                                                                 25.1291

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0061   0.2370   0.9500  -0.0021   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   0.9500            3.0180 &  33.1298 r
  mprj/clk (net)                                       826   2.9126 
  mprj/i_FF[206]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.7868   0.9500   0.0000   0.6500 &  33.7798 r
  clock reconvergence pessimism                                                                           0.0000    33.7798
  clock uncertainty                                                                                      -0.1000    33.6798
  library setup time                                                                    1.0000           -0.0889    33.5910
  data required time                                                                                                33.5910
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.5910
  data arrival time                                                                                                -25.1291
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.4619

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1992 
  total derate : arrival time                                                                            -0.0407 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2399 

  slack (with derating applied) (MET)                                                                     8.4619 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.7018 



  Startpoint: la_oenb[3] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[67]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[3] (in)                                                              3.9442                     2.2421 &  24.2421 r
  la_oenb[3] (net)                                       2   0.2305 
  mprj/la_oenb[3] (user_proj_example)                                          0.0000   1.0500            0.0000 &  24.2421 r
  mprj/la_oenb[3] (net) 
  mprj/i_BUF[67]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   1.5570   3.9495   1.0500   0.6308   0.7561 &  24.9982 r
  mprj/i_BUF[67]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1269   1.0500            0.1157 &  25.1139 r
  mprj/buf_i[67] (net)                                   1   0.0045 
  mprj/i_FF[67]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1269   1.0500   0.0000   0.0000 &  25.1139 r
  data arrival time                                                                                                 25.1139

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0061   0.2370   0.9500  -0.0021   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   0.9500            3.0180 &  33.1298 r
  mprj/clk (net)                                       826   2.9126 
  mprj/i_FF[67]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.8026   0.9500   0.0000   0.6560 &  33.7858 r
  clock reconvergence pessimism                                                                           0.0000    33.7858
  clock uncertainty                                                                                      -0.1000    33.6858
  library setup time                                                                    1.0000           -0.0840    33.6019
  data required time                                                                                                33.6019
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.6019
  data arrival time                                                                                                -25.1139
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.4880

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1995 
  total derate : arrival time                                                                            -0.0415 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2410 

  slack (with derating applied) (MET)                                                                     8.4880 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.7290 



  Startpoint: la_oenb[59]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[123]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[59] (in)                                                             4.3464                     2.4413 &  24.4413 r
  la_oenb[59] (net)                                      2   0.2547 
  mprj/la_oenb[59] (user_proj_example)                                         0.0000   1.0500            0.0000 &  24.4413 r
  mprj/la_oenb[59] (net) 
  mprj/i_BUF[123]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  1.3602   4.3572   1.0500   0.5505   0.7098 &  25.1511 r
  mprj/i_BUF[123]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1748   1.0500            0.1380 &  25.2891 r
  mprj/buf_i[123] (net)                                  2   0.0282 
  mprj/i_FF[123]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0490   0.1748   1.0500   0.0196   0.0214 &  25.3105 r
  data arrival time                                                                                                 25.3105

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0061   0.2370   0.9500  -0.0021   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   0.9500            3.0180 &  33.1298 r
  mprj/clk (net)                                       826   2.9126 
  mprj/i_FF[123]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.8290   0.9500   0.0000   0.8645 &  33.9943 r
  clock reconvergence pessimism                                                                           0.0000    33.9943
  clock uncertainty                                                                                      -0.1000    33.8943
  library setup time                                                                    1.0000           -0.0897    33.8046
  data required time                                                                                                33.8046
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.8046
  data arrival time                                                                                                -25.3105
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.4942

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2104 
  total derate : arrival time                                                                            -0.0414 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2518 

  slack (with derating applied) (MET)                                                                     8.4942 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.7460 



  Startpoint: la_data_in[44]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[172]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[44] (in)                                                          4.1400                     2.3391 &  24.3391 r
  la_data_in[44] (net)                                   2   0.2411 
  mprj/la_data_in[44] (user_proj_example)                                      0.0000   1.0500            0.0000 &  24.3391 r
  mprj/la_data_in[44] (net) 
  mprj/i_BUF[172]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  1.8115   4.1486   1.0500   0.7359   0.8852 &  25.2243 r
  mprj/i_BUF[172]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1448   1.0500            0.1218 &  25.3460 r
  mprj/buf_i[172] (net)                                  2   0.0121 
  mprj/i_FF[172]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0097   0.1448   1.0500   0.0036   0.0040 &  25.3500 r
  data arrival time                                                                                                 25.3500

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0061   0.2370   0.9500  -0.0021   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   0.9500            3.0180 &  33.1298 r
  mprj/clk (net)                                       826   2.9126 
  mprj/i_FF[172]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.8422   0.9500   0.0000   0.9104 &  34.0402 r
  clock reconvergence pessimism                                                                           0.0000    34.0402
  clock uncertainty                                                                                      -0.1000    33.9402
  library setup time                                                                    1.0000           -0.0882    33.8520
  data required time                                                                                                33.8520
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.8520
  data arrival time                                                                                                -25.3500
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.5020

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2129 
  total derate : arrival time                                                                            -0.0481 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2610 

  slack (with derating applied) (MET)                                                                     8.5020 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.7630 



  Startpoint: wbs_sel_i[1]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[231]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_sel_i[1] (in)                                                            4.0844                     2.2936 &  24.2936 r
  wbs_sel_i[1] (net)                                     2   0.2392 
  mprj/wbs_sel_i[1] (user_proj_example)                                        0.0000   1.0500            0.0000 &  24.2936 r
  mprj/wbs_sel_i[1] (net) 
  mprj/i_BUF[231]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   4.0943   1.0500   0.0000   0.1287 &  24.4223 r
  mprj/i_BUF[231]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1461   1.0500            0.1265 &  24.5488 r
  mprj/buf_i[231] (net)                                  2   0.0131 
  mprj/i_FF[231]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0225   0.1461   1.0500   0.0090   0.0096 &  24.5585 r
  data arrival time                                                                                                 24.5585

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0061   0.2370   0.9500  -0.0021   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   0.9500            3.0180 &  33.1298 r
  mprj/clk (net)                                       826   2.9126 
  mprj/i_FF[231]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.6435   0.9500   0.0000   0.1175 &  33.2473 r
  clock reconvergence pessimism                                                                           0.0000    33.2473
  clock uncertainty                                                                                      -0.1000    33.1473
  library setup time                                                                    1.0000           -0.0858    33.0615
  data required time                                                                                                33.0615
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.0615
  data arrival time                                                                                                -24.5585
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.5031

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1711 
  total derate : arrival time                                                                            -0.0126 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1837 

  slack (with derating applied) (MET)                                                                     8.5031 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.6868 



  Startpoint: la_oenb[54]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[118]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[54] (in)                                                             4.6357                     2.6230 &  24.6230 r
  la_oenb[54] (net)                                      2   0.2704 
  mprj/la_oenb[54] (user_proj_example)                                         0.0000   1.0500            0.0000 &  24.6230 r
  mprj/la_oenb[54] (net) 
  mprj/i_BUF[118]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.9924   4.6449   1.0500   0.4051   0.5569 &  25.1799 r
  mprj/i_BUF[118]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1682   1.0500            0.1142 &  25.2942 r
  mprj/buf_i[118] (net)                                  2   0.0218 
  mprj/i_FF[118]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0439   0.1682   1.0500   0.0175   0.0188 &  25.3130 r
  data arrival time                                                                                                 25.3130

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0061   0.2370   0.9500  -0.0021   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   0.9500            3.0180 &  33.1298 r
  mprj/clk (net)                                       826   2.9126 
  mprj/i_FF[118]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.8201   0.9500   0.0000   0.8959 &  34.0257 r
  clock reconvergence pessimism                                                                           0.0000    34.0257
  clock uncertainty                                                                                      -0.1000    33.9257
  library setup time                                                                    1.0000           -0.0892    33.8365
  data required time                                                                                                33.8365
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.8365
  data arrival time                                                                                                -25.3130
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.5235

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2121 
  total derate : arrival time                                                                            -0.0329 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2450 

  slack (with derating applied) (MET)                                                                     8.5235 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.7685 



  Startpoint: la_oenb[10]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[74]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[10] (in)                                                             3.8019                     2.1608 &  24.1608 r
  la_oenb[10] (net)                                      2   0.2221 
  mprj/la_oenb[10] (user_proj_example)                                         0.0000   1.0500            0.0000 &  24.1608 r
  mprj/la_oenb[10] (net) 
  mprj/i_BUF[74]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   1.7989   3.8069   1.0500   0.7285   0.8511 &  25.0119 r
  mprj/i_BUF[74]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1228   1.0500            0.1205 &  25.1324 r
  mprj/buf_i[74] (net)                                   1   0.0035 
  mprj/i_FF[74]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1228   1.0500   0.0000   0.0000 &  25.1325 r
  data arrival time                                                                                                 25.1325

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0061   0.2370   0.9500  -0.0021   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   0.9500            3.0180 &  33.1298 r
  mprj/clk (net)                                       826   2.9126 
  mprj/i_FF[74]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.8208   0.9500   0.0000   0.7190 &  33.8488 r
  clock reconvergence pessimism                                                                           0.0000    33.8488
  clock uncertainty                                                                                      -0.1000    33.7488
  library setup time                                                                    1.0000           -0.0833    33.6655
  data required time                                                                                                33.6655
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.6655
  data arrival time                                                                                                -25.1325
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.5331

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2028 
  total derate : arrival time                                                                            -0.0463 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2491 

  slack (with derating applied) (MET)                                                                     8.5331 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.7821 



  Startpoint: la_oenb[6] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[70]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[6] (in)                                                              3.8774                     2.2092 &  24.2092 r
  la_oenb[6] (net)                                       2   0.2268 
  mprj/la_oenb[6] (user_proj_example)                                          0.0000   1.0500            0.0000 &  24.2092 r
  mprj/la_oenb[6] (net) 
  mprj/i_BUF[70]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   1.5318   3.8817   1.0500   0.6257   0.7426 &  24.9518 r
  mprj/i_BUF[70]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1258   1.0500            0.1188 &  25.0707 r
  mprj/buf_i[70] (net)                                   1   0.0044 
  mprj/i_FF[70]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1258   1.0500   0.0000   0.0001 &  25.0707 r
  data arrival time                                                                                                 25.0707

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0061   0.2370   0.9500  -0.0021   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   0.9500            3.0180 &  33.1298 r
  mprj/clk (net)                                       826   2.9126 
  mprj/i_FF[70]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.8004   0.9500   0.0000   0.6592 &  33.7890 r
  clock reconvergence pessimism                                                                           0.0000    33.7890
  clock uncertainty                                                                                      -0.1000    33.6890
  library setup time                                                                    1.0000           -0.0837    33.6053
  data required time                                                                                                33.6053
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.6053
  data arrival time                                                                                                -25.0707
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.5346

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1996 
  total derate : arrival time                                                                            -0.0410 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2407 

  slack (with derating applied) (MET)                                                                     8.5346 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.7753 



  Startpoint: wbs_dat_i[27]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[27]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[27] (in)                                                           4.0010                     2.2591 &  24.2591 r
  wbs_dat_i[27] (net)                                    2   0.2328 
  mprj/wbs_dat_i[27] (user_proj_example)                                       0.0000   1.0500            0.0000 &  24.2591 r
  mprj/wbs_dat_i[27] (net) 
  mprj/i_BUF[27]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   1.1731   4.0092   1.0500   0.4743   0.6081 &  24.8671 r
  mprj/i_BUF[27]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1467   1.0500            0.1325 &  24.9996 r
  mprj/buf_i[27] (net)                                   2   0.0140 
  mprj/i_FF[27]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1467   1.0500   0.0000   0.0002 &  24.9998 r
  data arrival time                                                                                                 24.9998

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0061   0.2370   0.9500  -0.0021   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   0.9500            3.0180 &  33.1298 r
  mprj/clk (net)                                       826   2.9126 
  mprj/i_FF[27]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.7968   0.9500   0.0000   0.6013 &  33.7311 r
  clock reconvergence pessimism                                                                           0.0000    33.7311
  clock uncertainty                                                                                      -0.1000    33.6311
  library setup time                                                                    1.0000           -0.0877    33.5434
  data required time                                                                                                33.5434
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.5434
  data arrival time                                                                                                -24.9998
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.5436

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1966 
  total derate : arrival time                                                                            -0.0353 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2319 

  slack (with derating applied) (MET)                                                                     8.5436 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.7755 



  Startpoint: la_data_in[42]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[170]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[42] (in)                                                          4.0823                     2.3069 &  24.3069 r
  la_data_in[42] (net)                                   2   0.2377 
  mprj/la_data_in[42] (user_proj_example)                                      0.0000   1.0500            0.0000 &  24.3069 r
  mprj/la_data_in[42] (net) 
  mprj/i_BUF[170]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  1.7287   4.0906   1.0500   0.7010   0.8457 &  25.1526 r
  mprj/i_BUF[170]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1449   1.0500            0.1255 &  25.2781 r
  mprj/buf_i[170] (net)                                  2   0.0125 
  mprj/i_FF[170]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0078   0.1449   1.0500   0.0030   0.0033 &  25.2813 r
  data arrival time                                                                                                 25.2813

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0061   0.2370   0.9500  -0.0021   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   0.9500            3.0180 &  33.1298 r
  mprj/clk (net)                                       826   2.9126 
  mprj/i_FF[170]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.8242   0.9500   0.0000   0.8876 &  34.0174 r
  clock reconvergence pessimism                                                                           0.0000    34.0174
  clock uncertainty                                                                                      -0.1000    33.9174
  library setup time                                                                    1.0000           -0.0880    33.8294
  data required time                                                                                                33.8294
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.8294
  data arrival time                                                                                                -25.2813
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.5481

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2117 
  total derate : arrival time                                                                            -0.0464 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2581 

  slack (with derating applied) (MET)                                                                     8.5481 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.8062 



  Startpoint: wbs_adr_i[26]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[58]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[26] (in)                                                           3.9969                     2.2588 &  24.2588 r
  wbs_adr_i[26] (net)                                    2   0.2327 
  mprj/wbs_adr_i[26] (user_proj_example)                                       0.0000   1.0500            0.0000 &  24.2588 r
  mprj/wbs_adr_i[26] (net) 
  mprj/i_BUF[58]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   1.0476   4.0048   1.0500   0.4269   0.5566 &  24.8154 r
  mprj/i_BUF[58]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1282   1.0500            0.1135 &  24.9289 r
  mprj/buf_i[58] (net)                                   1   0.0048 
  mprj/i_FF[58]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1282   1.0500   0.0000   0.0000 &  24.9289 r
  data arrival time                                                                                                 24.9289

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0061   0.2370   0.9500  -0.0021   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   0.9500            3.0180 &  33.1298 r
  mprj/clk (net)                                       826   2.9126 
  mprj/i_FF[58]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.7747   0.9500   0.0000   0.5335 &  33.6633 r
  clock reconvergence pessimism                                                                           0.0000    33.6633
  clock uncertainty                                                                                      -0.1000    33.5633
  library setup time                                                                    1.0000           -0.0839    33.4794
  data required time                                                                                                33.4794
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.4794
  data arrival time                                                                                                -24.9289
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.5505

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1930 
  total derate : arrival time                                                                            -0.0319 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2249 

  slack (with derating applied) (MET)                                                                     8.5505 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.7754 



  Startpoint: wbs_dat_i[5]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[5]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[5] (in)                                                            4.1068                     2.3046 &  24.3046 r
  wbs_dat_i[5] (net)                                     2   0.2405 
  mprj/wbs_dat_i[5] (user_proj_example)                                        0.0000   1.0500            0.0000 &  24.3046 r
  mprj/wbs_dat_i[5] (net) 
  mprj/i_BUF[5]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                    0.2960   4.1171   1.0500   0.1182   0.2526 &  24.5572 r
  mprj/i_BUF[5]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                             0.1324   1.0500            0.1108 &  24.6680 r
  mprj/buf_i[5] (net)                                    1   0.0062 
  mprj/i_FF[5]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                    0.0149   0.1324   1.0500   0.0059   0.0063 &  24.6742 r
  data arrival time                                                                                                 24.6742

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0061   0.2370   0.9500  -0.0021   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   0.9500            3.0180 &  33.1298 r
  mprj/clk (net)                                       826   2.9126 
  mprj/i_FF[5]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   6.7152   0.9500   0.0000   0.2792 &  33.4090 r
  clock reconvergence pessimism                                                                           0.0000    33.4090
  clock uncertainty                                                                                      -0.1000    33.3090
  library setup time                                                                    1.0000           -0.0841    33.2249
  data required time                                                                                                33.2249
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.2249
  data arrival time                                                                                                -24.6742
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.5506

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1796 
  total derate : arrival time                                                                            -0.0176 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1972 

  slack (with derating applied) (MET)                                                                     8.5506 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.7479 



  Startpoint: la_oenb[5] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[69]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[5] (in)                                                              4.0822                     2.3155 &  24.3155 r
  la_oenb[5] (net)                                       2   0.2383 
  mprj/la_oenb[5] (user_proj_example)                                          0.0000   1.0500            0.0000 &  24.3155 r
  mprj/la_oenb[5] (net) 
  mprj/i_BUF[69]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   1.1377   4.0891   1.0500   0.4562   0.5841 &  24.8996 r
  mprj/i_BUF[69]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1321   1.0500            0.1123 &  25.0118 r
  mprj/buf_i[69] (net)                                   1   0.0062 
  mprj/i_FF[69]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1321   1.0500   0.0000   0.0001 &  25.0119 r
  data arrival time                                                                                                 25.0119

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0061   0.2370   0.9500  -0.0021   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   0.9500            3.0180 &  33.1298 r
  mprj/clk (net)                                       826   2.9126 
  mprj/i_FF[69]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.8009   0.9500   0.0000   0.6584 &  33.7882 r
  clock reconvergence pessimism                                                                           0.0000    33.7882
  clock uncertainty                                                                                      -0.1000    33.6882
  library setup time                                                                    1.0000           -0.0851    33.6031
  data required time                                                                                                33.6031
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.6031
  data arrival time                                                                                                -25.0119
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.5912

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1996 
  total derate : arrival time                                                                            -0.0332 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2328 

  slack (with derating applied) (MET)                                                                     8.5912 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.8239 



  Startpoint: io_in[6] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[198]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[6] (in)                                                                4.6535                     2.6149 &  24.6149 r
  io_in[6] (net)                                         2   0.2730 
  mprj/io_in[6] (user_proj_example)                                            0.0000   1.0500            0.0000 &  24.6149 r
  mprj/io_in[6] (net) 
  mprj/i_BUF[198]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.1658   4.6650   1.0500   0.0626   0.2144 &  24.8293 r
  mprj/i_BUF[198]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1730   1.0500            0.1176 &  24.9469 r
  mprj/buf_i[198] (net)                                  2   0.0246 
  mprj/i_FF[198]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0063   0.1730   1.0500   0.0024   0.0030 &  24.9500 r
  data arrival time                                                                                                 24.9500

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0061   0.2370   0.9500  -0.0021   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   0.9500            3.0180 &  33.1298 r
  mprj/clk (net)                                       826   2.9126 
  mprj/i_FF[198]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.7992   0.9500   0.0000   0.6206 &  33.7504 r
  clock reconvergence pessimism                                                                           0.0000    33.7504
  clock uncertainty                                                                                      -0.1000    33.6504
  library setup time                                                                    1.0000           -0.0892    33.5612
  data required time                                                                                                33.5612
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.5612
  data arrival time                                                                                                -24.9500
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.6113

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1976 
  total derate : arrival time                                                                            -0.0160 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2136 

  slack (with derating applied) (MET)                                                                     8.6113 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.8248 



  Startpoint: wbs_adr_i[25]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[57]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[25] (in)                                                           3.8952                     2.2019 &  24.2019 r
  wbs_adr_i[25] (net)                                    2   0.2268 
  mprj/wbs_adr_i[25] (user_proj_example)                                       0.0000   1.0500            0.0000 &  24.2019 r
  mprj/wbs_adr_i[25] (net) 
  mprj/i_BUF[57]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.9567   3.9028   1.0500   0.3904   0.5143 &  24.7163 r
  mprj/i_BUF[57]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1280   1.0500            0.1198 &  24.8360 r
  mprj/buf_i[57] (net)                                   1   0.0054 
  mprj/i_FF[57]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1280   1.0500   0.0000   0.0001 &  24.8361 r
  data arrival time                                                                                                 24.8361

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0061   0.2370   0.9500  -0.0021   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   0.9500            3.0180 &  33.1298 r
  mprj/clk (net)                                       826   2.9126 
  mprj/i_FF[57]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.7655   0.9500   0.0000   0.5021 &  33.6319 r
  clock reconvergence pessimism                                                                           0.0000    33.6319
  clock uncertainty                                                                                      -0.1000    33.5319
  library setup time                                                                    1.0000           -0.0838    33.4481
  data required time                                                                                                33.4481
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.4481
  data arrival time                                                                                                -24.8361
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.6121

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1914 
  total derate : arrival time                                                                            -0.0302 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2216 

  slack (with derating applied) (MET)                                                                     8.6121 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.8336 



  Startpoint: la_oenb[55]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[119]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[55] (in)                                                             4.3341                     2.4488 &  24.4488 r
  la_oenb[55] (net)                                      2   0.2525 
  mprj/la_oenb[55] (user_proj_example)                                         0.0000   1.0500            0.0000 &  24.4488 r
  mprj/la_oenb[55] (net) 
  mprj/i_BUF[119]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  1.1067   4.3434   1.0500   0.4490   0.5972 &  25.0460 r
  mprj/i_BUF[119]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1668   1.0500            0.1311 &  25.1772 r
  mprj/buf_i[119] (net)                                  2   0.0234 
  mprj/i_FF[119]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0183   0.1668   1.0500   0.0073   0.0081 &  25.1853 r
  data arrival time                                                                                                 25.1853

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0061   0.2370   0.9500  -0.0021   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   0.9500            3.0180 &  33.1298 r
  mprj/clk (net)                                       826   2.9126 
  mprj/i_FF[119]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.8244   0.9500   0.0000   0.8869 &  34.0167 r
  clock reconvergence pessimism                                                                           0.0000    34.0167
  clock uncertainty                                                                                      -0.1000    33.9167
  library setup time                                                                    1.0000           -0.0892    33.8276
  data required time                                                                                                33.8276
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.8276
  data arrival time                                                                                                -25.1853
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.6423

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2116 
  total derate : arrival time                                                                            -0.0351 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2467 

  slack (with derating applied) (MET)                                                                     8.6423 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.8890 



  Startpoint: io_in[27] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[219]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[27] (in)                                                               3.9741                     2.2550 &  24.2550 r
  io_in[27] (net)                                        2   0.2320 
  mprj/io_in[27] (user_proj_example)                                           0.0000   1.0500            0.0000 &  24.2550 r
  mprj/io_in[27] (net) 
  mprj/i_BUF[219]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  1.2329   3.9800   1.0500   0.4901   0.6096 &  24.8646 r
  mprj/i_BUF[219]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1631   1.0500            0.1496 &  25.0142 r
  mprj/buf_i[219] (net)                                  2   0.0241 
  mprj/i_FF[219]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1631   1.0500   0.0000   0.0005 &  25.0146 r
  data arrival time                                                                                                 25.0146

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0061   0.2370   0.9500  -0.0021   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   0.9500            3.0180 &  33.1298 r
  mprj/clk (net)                                       826   2.9126 
  mprj/i_FF[219]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.8052   0.9500   0.0000   0.7321 &  33.8619 r
  clock reconvergence pessimism                                                                           0.0000    33.8619
  clock uncertainty                                                                                      -0.1000    33.7619
  library setup time                                                                    1.0000           -0.0887    33.6731
  data required time                                                                                                33.6731
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.6731
  data arrival time                                                                                                -25.0146
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.6585

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2035 
  total derate : arrival time                                                                            -0.0362 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2396 

  slack (with derating applied) (MET)                                                                     8.6585 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.8981 



  Startpoint: la_data_in[56]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[184]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[56] (in)                                                          4.2941                     2.4268 &  24.4268 r
  la_data_in[56] (net)                                   2   0.2502 
  mprj/la_data_in[56] (user_proj_example)                                      0.0000   1.0500            0.0000 &  24.4268 r
  mprj/la_data_in[56] (net) 
  mprj/i_BUF[184]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  1.0049   4.3033   1.0500   0.3989   0.5435 &  24.9703 r
  mprj/i_BUF[184]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1667   1.0500            0.1335 &  25.1038 r
  mprj/buf_i[184] (net)                                  2   0.0237 
  mprj/i_FF[184]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0462   0.1668   1.0500   0.0183   0.0196 &  25.1235 r
  data arrival time                                                                                                 25.1235

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0061   0.2370   0.9500  -0.0021   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   0.9500            3.0180 &  33.1298 r
  mprj/clk (net)                                       826   2.9126 
  mprj/i_FF[184]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.8251   0.9500   0.0000   0.8847 &  34.0145 r
  clock reconvergence pessimism                                                                           0.0000    34.0145
  clock uncertainty                                                                                      -0.1000    33.9145
  library setup time                                                                    1.0000           -0.0892    33.8253
  data required time                                                                                                33.8253
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.8253
  data arrival time                                                                                                -25.1235
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.7018

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2115 
  total derate : arrival time                                                                            -0.0332 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2447 

  slack (with derating applied) (MET)                                                                     8.7018 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.9465 



  Startpoint: wbs_dat_i[19]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[19]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[19] (in)                                                           3.9193                     2.2104 &  24.2104 r
  wbs_dat_i[19] (net)                                    2   0.2279 
  mprj/wbs_dat_i[19] (user_proj_example)                                       0.0000   1.0500            0.0000 &  24.2104 r
  mprj/wbs_dat_i[19] (net) 
  mprj/i_BUF[19]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.3537   3.9278   1.0500   0.1406   0.2620 &  24.4724 r
  mprj/i_BUF[19]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1275   1.0500            0.1177 &  24.5901 r
  mprj/buf_i[19] (net)                                   1   0.0050 
  mprj/i_FF[19]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1275   1.0500   0.0000   0.0000 &  24.5902 r
  data arrival time                                                                                                 24.5902

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0061   0.2370   0.9500  -0.0021   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   0.9500            3.0180 &  33.1298 r
  mprj/clk (net)                                       826   2.9126 
  mprj/i_FF[19]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.7440   0.9500   0.0000   0.3557 &  33.4854 r
  clock reconvergence pessimism                                                                           0.0000    33.4854
  clock uncertainty                                                                                      -0.1000    33.3854
  library setup time                                                                    1.0000           -0.0834    33.3020
  data required time                                                                                                33.3020
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.3020
  data arrival time                                                                                                -24.5902
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.7118

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1837 
  total derate : arrival time                                                                            -0.0181 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2018 

  slack (with derating applied) (MET)                                                                     8.7119 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.9136 



  Startpoint: la_oenb[49]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[113]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[49] (in)                                                             4.1155                     2.3230 &  24.3230 r
  la_oenb[49] (net)                                      2   0.2395 
  mprj/la_oenb[49] (user_proj_example)                                         0.0000   1.0500            0.0000 &  24.3230 r
  mprj/la_oenb[49] (net) 
  mprj/i_BUF[113]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  1.3072   4.1244   1.0500   0.5288   0.6706 &  24.9935 r
  mprj/i_BUF[113]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1541   1.0500            0.1324 &  25.1259 r
  mprj/buf_i[113] (net)                                  2   0.0174 
  mprj/i_FF[113]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0399   0.1541   1.0500   0.0158   0.0168 &  25.1428 r
  data arrival time                                                                                                 25.1428

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0061   0.2370   0.9500  -0.0021   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   0.9500            3.0180 &  33.1298 r
  mprj/clk (net)                                       826   2.9126 
  mprj/i_FF[113]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.8422   0.9500   0.0000   0.9153 &  34.0451 r
  clock reconvergence pessimism                                                                           0.0000    34.0451
  clock uncertainty                                                                                      -0.1000    33.9451
  library setup time                                                                    1.0000           -0.0887    33.8564
  data required time                                                                                                33.8564
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.8564
  data arrival time                                                                                                -25.1428
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.7137

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2131 
  total derate : arrival time                                                                            -0.0390 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2522 

  slack (with derating applied) (MET)                                                                     8.7137 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.9658 



  Startpoint: wbs_adr_i[29]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[61]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[29] (in)                                                           3.8840                     2.1959 &  24.1959 r
  wbs_adr_i[29] (net)                                    2   0.2262 
  mprj/wbs_adr_i[29] (user_proj_example)                                       0.0000   1.0500            0.0000 &  24.1959 r
  mprj/wbs_adr_i[29] (net) 
  mprj/i_BUF[61]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.9391   3.8914   1.0500   0.3830   0.5050 &  24.7009 r
  mprj/i_BUF[61]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1233   1.0500            0.1157 &  24.8165 r
  mprj/buf_i[61] (net)                                   1   0.0031 
  mprj/i_FF[61]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1233   1.0500   0.0000   0.0000 &  24.8166 r
  data arrival time                                                                                                 24.8166

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0061   0.2370   0.9500  -0.0021   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   0.9500            3.0180 &  33.1298 r
  mprj/clk (net)                                       826   2.9126 
  mprj/i_FF[61]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.7929   0.9500   0.0000   0.5873 &  33.7170 r
  clock reconvergence pessimism                                                                           0.0000    33.7170
  clock uncertainty                                                                                      -0.1000    33.6170
  library setup time                                                                    1.0000           -0.0831    33.5340
  data required time                                                                                                33.5340
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.5340
  data arrival time                                                                                                -24.8166
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.7174

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1959 
  total derate : arrival time                                                                            -0.0296 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2254 

  slack (with derating applied) (MET)                                                                     8.7174 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.9428 



  Startpoint: io_in[8] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[200]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[8] (in)                                                                4.2851                     2.4208 &  24.4208 r
  io_in[8] (net)                                         2   0.2496 
  mprj/io_in[8] (user_proj_example)                                            0.0000   1.0500            0.0000 &  24.4208 r
  mprj/io_in[8] (net) 
  mprj/i_BUF[200]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.3529   4.2940   1.0500   0.1370   0.2657 &  24.6865 r
  mprj/i_BUF[200]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1739   1.0500            0.1409 &  24.8274 r
  mprj/buf_i[200] (net)                                  2   0.0282 
  mprj/i_FF[200]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1740   1.0500   0.0000   0.0007 &  24.8282 r
  data arrival time                                                                                                 24.8282

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0061   0.2370   0.9500  -0.0021   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   0.9500            3.0180 &  33.1298 r
  mprj/clk (net)                                       826   2.9126 
  mprj/i_FF[200]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.7769   0.9500   0.0000   0.6127 &  33.7425 r
  clock reconvergence pessimism                                                                           0.0000    33.7425
  clock uncertainty                                                                                      -0.1000    33.6425
  library setup time                                                                    1.0000           -0.0890    33.5535
  data required time                                                                                                33.5535
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.5535
  data arrival time                                                                                                -24.8282
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.7254

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1972 
  total derate : arrival time                                                                            -0.0194 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2166 

  slack (with derating applied) (MET)                                                                     8.7254 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.9420 



  Startpoint: la_oenb[43]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[107]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[43] (in)                                                             4.0009                     2.2631 &  24.2631 r
  la_oenb[43] (net)                                      2   0.2331 
  mprj/la_oenb[43] (user_proj_example)                                         0.0000   1.0500            0.0000 &  24.2631 r
  mprj/la_oenb[43] (net) 
  mprj/i_BUF[107]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  1.4728   4.0085   1.0500   0.5777   0.7129 &  24.9760 r
  mprj/i_BUF[107]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1524   1.0500            0.1379 &  25.1139 r
  mprj/buf_i[107] (net)                                  2   0.0174 
  mprj/i_FF[107]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0076   0.1524   1.0500   0.0029   0.0033 &  25.1171 r
  data arrival time                                                                                                 25.1171

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0061   0.2370   0.9500  -0.0021   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   0.9500            3.0180 &  33.1298 r
  mprj/clk (net)                                       826   2.9126 
  mprj/i_FF[107]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.8422   0.9500   0.0000   0.9106 &  34.0403 r
  clock reconvergence pessimism                                                                           0.0000    34.0403
  clock uncertainty                                                                                      -0.1000    33.9403
  library setup time                                                                    1.0000           -0.0886    33.8517
  data required time                                                                                                33.8517
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.8517
  data arrival time                                                                                                -25.1171
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.7346

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2129 
  total derate : arrival time                                                                            -0.0407 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2535 

  slack (with derating applied) (MET)                                                                     8.7346 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.9881 



  Startpoint: la_oenb[45]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[109]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[45] (in)                                                             4.1530                     2.3585 &  24.3585 r
  la_oenb[45] (net)                                      2   0.2426 
  mprj/la_oenb[45] (user_proj_example)                                         0.0000   1.0500            0.0000 &  24.3585 r
  mprj/la_oenb[45] (net) 
  mprj/i_BUF[109]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  1.1629   4.1591   1.0500   0.4688   0.5950 &  24.9536 r
  mprj/i_BUF[109]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1585   1.0500            0.1345 &  25.0881 r
  mprj/buf_i[109] (net)                                  2   0.0199 
  mprj/i_FF[109]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0716   0.1585   1.0500   0.0291   0.0309 &  25.1189 r
  data arrival time                                                                                                 25.1189

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0061   0.2370   0.9500  -0.0021   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   0.9500            3.0180 &  33.1298 r
  mprj/clk (net)                                       826   2.9126 
  mprj/i_FF[109]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.8422   0.9500   0.0000   0.9189 &  34.0487 r
  clock reconvergence pessimism                                                                           0.0000    34.0487
  clock uncertainty                                                                                      -0.1000    33.9487
  library setup time                                                                    1.0000           -0.0889    33.8598
  data required time                                                                                                33.8598
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.8598
  data arrival time                                                                                                -25.1189
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.7409

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2133 
  total derate : arrival time                                                                            -0.0362 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2495 

  slack (with derating applied) (MET)                                                                     8.7409 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.9904 



  Startpoint: wbs_dat_i[18]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[18]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[18] (in)                                                           3.8337                     2.1613 &  24.1613 r
  wbs_dat_i[18] (net)                                    2   0.2228 
  mprj/wbs_dat_i[18] (user_proj_example)                                       0.0000   1.0500            0.0000 &  24.1613 r
  mprj/wbs_dat_i[18] (net) 
  mprj/i_BUF[18]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.3368   3.8420   1.0500   0.1332   0.2515 &  24.4128 r
  mprj/i_BUF[18]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1269   1.0500            0.1225 &  24.5354 r
  mprj/buf_i[18] (net)                                   1   0.0053 
  mprj/i_FF[18]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1269   1.0500   0.0000   0.0000 &  24.5354 r
  data arrival time                                                                                                 24.5354

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0061   0.2370   0.9500  -0.0021   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   0.9500            3.0180 &  33.1298 r
  mprj/clk (net)                                       826   2.9126 
  mprj/i_FF[18]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.7430   0.9500   0.0000   0.3530 &  33.4828 r
  clock reconvergence pessimism                                                                           0.0000    33.4828
  clock uncertainty                                                                                      -0.1000    33.3828
  library setup time                                                                    1.0000           -0.0833    33.2995
  data required time                                                                                                33.2995
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.2995
  data arrival time                                                                                                -24.5354
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.7641

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1835 
  total derate : arrival time                                                                            -0.0178 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2013 

  slack (with derating applied) (MET)                                                                     8.7641 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.9654 



  Startpoint: wbs_dat_i[22]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[22]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[22] (in)                                                           3.7088                     2.0942 &  24.0942 r
  wbs_dat_i[22] (net)                                    2   0.2157 
  mprj/wbs_dat_i[22] (user_proj_example)                                       0.0000   1.0500            0.0000 &  24.0942 r
  mprj/wbs_dat_i[22] (net) 
  mprj/i_BUF[22]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.3965   3.7161   1.0500   0.1589   0.2692 &  24.3634 r
  mprj/i_BUF[22]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1262   1.0500            0.1298 &  24.4932 r
  mprj/buf_i[22] (net)                                   1   0.0058 
  mprj/i_FF[22]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1262   1.0500   0.0000   0.0000 &  24.4932 r
  data arrival time                                                                                                 24.4932

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0061   0.2370   0.9500  -0.0021   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   0.9500            3.0180 &  33.1298 r
  mprj/clk (net)                                       826   2.9126 
  mprj/i_FF[22]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.7309   0.9500   0.0000   0.3219 &  33.4517 r
  clock reconvergence pessimism                                                                           0.0000    33.4517
  clock uncertainty                                                                                      -0.1000    33.3517
  library setup time                                                                    1.0000           -0.0830    33.2688
  data required time                                                                                                33.2688
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.2688
  data arrival time                                                                                                -24.4932
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.7756

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1819 
  total derate : arrival time                                                                            -0.0190 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2009 

  slack (with derating applied) (MET)                                                                     8.7756 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.9764 



  Startpoint: la_data_in[6]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[134]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[6] (in)                                                           3.9630                     2.2450 &  24.2450 r
  la_data_in[6] (net)                                    2   0.2311 
  mprj/la_data_in[6] (user_proj_example)                                       0.0000   1.0500            0.0000 &  24.2450 r
  mprj/la_data_in[6] (net) 
  mprj/i_BUF[134]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.7742   3.9696   1.0500   0.3147   0.4321 &  24.6772 r
  mprj/i_BUF[134]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1256   1.0500            0.1130 &  24.7902 r
  mprj/buf_i[134] (net)                                  1   0.0038 
  mprj/i_FF[134]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1256   1.0500   0.0000   0.0000 &  24.7903 r
  data arrival time                                                                                                 24.7903

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0061   0.2370   0.9500  -0.0021   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   0.9500            3.0180 &  33.1298 r
  mprj/clk (net)                                       826   2.9126 
  mprj/i_FF[134]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.8000   0.9500   0.0000   0.6597 &  33.7895 r
  clock reconvergence pessimism                                                                           0.0000    33.7895
  clock uncertainty                                                                                      -0.1000    33.6895
  library setup time                                                                    1.0000           -0.0837    33.6059
  data required time                                                                                                33.6059
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.6059
  data arrival time                                                                                                -24.7903
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.8156

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1997 
  total derate : arrival time                                                                            -0.0260 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2256 

  slack (with derating applied) (MET)                                                                     8.8156 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.0412 



  Startpoint: wbs_adr_i[28]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[60]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[28] (in)                                                           3.8764                     2.1914 &  24.1914 r
  wbs_adr_i[28] (net)                                    2   0.2257 
  mprj/wbs_adr_i[28] (user_proj_example)                                       0.0000   1.0500            0.0000 &  24.1914 r
  mprj/wbs_adr_i[28] (net) 
  mprj/i_BUF[60]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.7877   3.8838   1.0500   0.3196   0.4389 &  24.6303 r
  mprj/i_BUF[60]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1307   1.0500            0.1238 &  24.7541 r
  mprj/buf_i[60] (net)                                   1   0.0069 
  mprj/i_FF[60]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1307   1.0500   0.0000   0.0001 &  24.7542 r
  data arrival time                                                                                                 24.7542

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0061   0.2370   0.9500  -0.0021   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   0.9500            3.0180 &  33.1298 r
  mprj/clk (net)                                       826   2.9126 
  mprj/i_FF[60]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.8024   0.9500   0.0000   0.6251 &  33.7549 r
  clock reconvergence pessimism                                                                           0.0000    33.7549
  clock uncertainty                                                                                      -0.1000    33.6549
  library setup time                                                                    1.0000           -0.0848    33.5701
  data required time                                                                                                33.5701
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.5701
  data arrival time                                                                                                -24.7542
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.8160

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1978 
  total derate : arrival time                                                                            -0.0268 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2246 

  slack (with derating applied) (MET)                                                                     8.8160 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.0406 



  Startpoint: la_data_in[1]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[129]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[1] (in)                                                           3.7849                     2.1544 &  24.1544 r
  la_data_in[1] (net)                                    2   0.2213 
  mprj/la_data_in[1] (user_proj_example)                                       0.0000   1.0500            0.0000 &  24.1544 r
  mprj/la_data_in[1] (net) 
  mprj/i_BUF[129]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.9797   3.7898   1.0500   0.3746   0.4820 &  24.6365 r
  mprj/i_BUF[129]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1243   1.0500            0.1231 &  24.7596 r
  mprj/buf_i[129] (net)                                  1   0.0043 
  mprj/i_FF[129]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1243   1.0500   0.0000   0.0000 &  24.7596 r
  data arrival time                                                                                                 24.7596

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0061   0.2370   0.9500  -0.0021   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   0.9500            3.0180 &  33.1298 r
  mprj/clk (net)                                       826   2.9126 
  mprj/i_FF[129]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.8017   0.9500   0.0000   0.6574 &  33.7871 r
  clock reconvergence pessimism                                                                           0.0000    33.7871
  clock uncertainty                                                                                      -0.1000    33.6871
  library setup time                                                                    1.0000           -0.0834    33.6037
  data required time                                                                                                33.6037
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.6037
  data arrival time                                                                                                -24.7596
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.8441

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1995 
  total derate : arrival time                                                                            -0.0288 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2284 

  slack (with derating applied) (MET)                                                                     8.8441 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.0725 



  Startpoint: wbs_dat_i[21]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[21]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[21] (in)                                                           3.8018                     2.1439 &  24.1439 r
  wbs_dat_i[21] (net)                                    2   0.2210 
  mprj/wbs_dat_i[21] (user_proj_example)                                       0.0000   1.0500            0.0000 &  24.1439 r
  mprj/wbs_dat_i[21] (net) 
  mprj/i_BUF[21]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.3702   3.8099   1.0500   0.1476   0.2643 &  24.4082 r
  mprj/i_BUF[21]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1227   1.0500            0.1202 &  24.5284 r
  mprj/buf_i[21] (net)                                   1   0.0034 
  mprj/i_FF[21]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1227   1.0500   0.0000   0.0000 &  24.5284 r
  data arrival time                                                                                                 24.5284

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0061   0.2370   0.9500  -0.0021   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   0.9500            3.0180 &  33.1298 r
  mprj/clk (net)                                       826   2.9126 
  mprj/i_FF[21]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.7680   0.9500   0.0000   0.4308 &  33.5606 r
  clock reconvergence pessimism                                                                           0.0000    33.5606
  clock uncertainty                                                                                      -0.1000    33.4606
  library setup time                                                                    1.0000           -0.0826    33.3779
  data required time                                                                                                33.3779
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.3779
  data arrival time                                                                                                -24.5284
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.8495

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1876 
  total derate : arrival time                                                                            -0.0183 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2059 

  slack (with derating applied) (MET)                                                                     8.8495 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.0555 



  Startpoint: io_in[31] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[223]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[31] (in)                                                               4.5179                     2.5308 &  24.5308 r
  io_in[31] (net)                                        2   0.2646 
  mprj/io_in[31] (user_proj_example)                                           0.0000   1.0500            0.0000 &  24.5308 r
  mprj/io_in[31] (net) 
  mprj/i_BUF[223]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   4.5307   1.0500   0.0000   0.1499 &  24.6808 r
  mprj/i_BUF[223]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1678   1.0500            0.1207 &  24.8015 r
  mprj/buf_i[223] (net)                                  2   0.0225 
  mprj/i_FF[223]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0392   0.1678   1.0500   0.0159   0.0172 &  24.8187 r
  data arrival time                                                                                                 24.8187

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0061   0.2370   0.9500  -0.0021   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   0.9500            3.0180 &  33.1298 r
  mprj/clk (net)                                       826   2.9126 
  mprj/i_FF[223]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.8050   0.9500   0.0000   0.7465 &  33.8763 r
  clock reconvergence pessimism                                                                           0.0000    33.8763
  clock uncertainty                                                                                      -0.1000    33.7763
  library setup time                                                                    1.0000           -0.0890    33.6873
  data required time                                                                                                33.6873
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.6873
  data arrival time                                                                                                -24.8187
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.8686

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2042 
  total derate : arrival time                                                                            -0.0137 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2179 

  slack (with derating applied) (MET)                                                                     8.8686 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.0865 



  Startpoint: la_data_in[2]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[130]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[2] (in)                                                           3.7434                     2.1148 &  24.1148 r
  la_data_in[2] (net)                                    2   0.2178 
  mprj/la_data_in[2] (user_proj_example)                                       0.0000   1.0500            0.0000 &  24.1148 r
  mprj/la_data_in[2] (net) 
  mprj/i_BUF[130]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.8573   3.7506   1.0500   0.3491   0.4652 &  24.5800 r
  mprj/i_BUF[130]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1358   1.0500            0.1374 &  24.7174 r
  mprj/buf_i[130] (net)                                  1   0.0103 
  mprj/i_FF[130]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0040   0.1358   1.0500   0.0015   0.0017 &  24.7191 r
  data arrival time                                                                                                 24.7191

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0061   0.2370   0.9500  -0.0021   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   0.9500            3.0180 &  33.1298 r
  mprj/clk (net)                                       826   2.9126 
  mprj/i_FF[130]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.8020   0.9500   0.0000   0.6568 &  33.7866 r
  clock reconvergence pessimism                                                                           0.0000    33.7866
  clock uncertainty                                                                                      -0.1000    33.6866
  library setup time                                                                    1.0000           -0.0859    33.6007
  data required time                                                                                                33.6007
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.6007
  data arrival time                                                                                                -24.7191
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.8817

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1995 
  total derate : arrival time                                                                            -0.0288 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2283 

  slack (with derating applied) (MET)                                                                     8.8817 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.1100 



  Startpoint: io_in[7] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[199]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[7] (in)                                                                4.2880                     2.4073 &  24.4073 r
  io_in[7] (net)                                         2   0.2513 
  mprj/io_in[7] (user_proj_example)                                            0.0000   1.0500            0.0000 &  24.4073 r
  mprj/io_in[7] (net) 
  mprj/i_BUF[199]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   4.2985   1.0500   0.0000   0.1325 &  24.5399 r
  mprj/i_BUF[199]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1682   1.0500            0.1353 &  24.6751 r
  mprj/buf_i[199] (net)                                  2   0.0247 
  mprj/i_FF[199]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1683   1.0500   0.0000   0.0005 &  24.6756 r
  data arrival time                                                                                                 24.6756

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0061   0.2370   0.9500  -0.0021   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   0.9500            3.0180 &  33.1298 r
  mprj/clk (net)                                       826   2.9126 
  mprj/i_FF[199]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.7992   0.9500   0.0000   0.6186 &  33.7484 r
  clock reconvergence pessimism                                                                           0.0000    33.7484
  clock uncertainty                                                                                      -0.1000    33.6484
  library setup time                                                                    1.0000           -0.0889    33.5594
  data required time                                                                                                33.5594
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.5594
  data arrival time                                                                                                -24.6756
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.8838

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1975 
  total derate : arrival time                                                                            -0.0128 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2103 

  slack (with derating applied) (MET)                                                                     8.8838 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.0941 



  Startpoint: io_in[11] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[203]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[11] (in)                                                               3.6157                     2.0507 &  24.0507 r
  io_in[11] (net)                                        2   0.2108 
  mprj/io_in[11] (user_proj_example)                                           0.0000   1.0500            0.0000 &  24.0507 r
  mprj/io_in[11] (net) 
  mprj/i_BUF[203]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.8133   3.6205   1.0500   0.3310   0.4281 &  24.4789 r
  mprj/i_BUF[203]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1646   1.0500            0.1727 &  24.6516 r
  mprj/buf_i[203] (net)                                  2   0.0282 
  mprj/i_FF[203]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1647   1.0500   0.0000   0.0007 &  24.6523 r
  data arrival time                                                                                                 24.6523

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0061   0.2370   0.9500  -0.0021   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   0.9500            3.0180 &  33.1298 r
  mprj/clk (net)                                       826   2.9126 
  mprj/i_FF[203]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.7842   0.9500   0.0000   0.5979 &  33.7277 r
  clock reconvergence pessimism                                                                           0.0000    33.7277
  clock uncertainty                                                                                      -0.1000    33.6277
  library setup time                                                                    1.0000           -0.0886    33.5391
  data required time                                                                                                33.5391
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.5391
  data arrival time                                                                                                -24.6523
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.8868

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1964 
  total derate : arrival time                                                                            -0.0286 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2251 

  slack (with derating applied) (MET)                                                                     8.8868 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.1119 



  Startpoint: la_data_in[5]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[133]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[5] (in)                                                           3.7024                     2.0973 &  24.0973 r
  la_data_in[5] (net)                                    2   0.2158 
  mprj/la_data_in[5] (user_proj_example)                                       0.0000   1.0500            0.0000 &  24.0973 r
  mprj/la_data_in[5] (net) 
  mprj/i_BUF[133]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.9138   3.7087   1.0500   0.3729   0.4843 &  24.5816 r
  mprj/i_BUF[133]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1217   1.0500            0.1256 &  24.7072 r
  mprj/buf_i[133] (net)                                  1   0.0036 
  mprj/i_FF[133]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1217   1.0500   0.0000   0.0000 &  24.7072 r
  data arrival time                                                                                                 24.7072

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0061   0.2370   0.9500  -0.0021   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   0.9500            3.0180 &  33.1298 r
  mprj/clk (net)                                       826   2.9126 
  mprj/i_FF[133]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.8030   0.9500   0.0000   0.6554 &  33.7852 r
  clock reconvergence pessimism                                                                           0.0000    33.7852
  clock uncertainty                                                                                      -0.1000    33.6852
  library setup time                                                                    1.0000           -0.0829    33.6023
  data required time                                                                                                33.6023
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.6023
  data arrival time                                                                                                -24.7072
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.8951

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1994 
  total derate : arrival time                                                                            -0.0290 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2285 

  slack (with derating applied) (MET)                                                                     8.8951 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.1236 



  Startpoint: la_data_in[61]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[189]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[61] (in)                                                          4.1917                     2.3711 &  24.3711 r
  la_data_in[61] (net)                                   2   0.2443 
  mprj/la_data_in[61] (user_proj_example)                                      0.0000   1.0500            0.0000 &  24.3711 r
  mprj/la_data_in[61] (net) 
  mprj/i_BUF[189]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.5151   4.2001   1.0500   0.2043   0.3347 &  24.7057 r
  mprj/i_BUF[189]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2009   1.0500            0.1721 &  24.8778 r
  mprj/buf_i[189] (net)                                  2   0.0455 
  mprj/i_FF[189]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0129   0.2009   1.0500   0.0051   0.0068 &  24.8846 r
  data arrival time                                                                                                 24.8846

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0061   0.2370   0.9500  -0.0021   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   0.9500            3.0180 &  33.1298 r
  mprj/clk (net)                                       826   2.9126 
  mprj/i_FF[189]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.8291   0.9500   0.0000   0.8573 &  33.9870 r
  clock reconvergence pessimism                                                                           0.0000    33.9870
  clock uncertainty                                                                                      -0.1000    33.8870
  library setup time                                                                    1.0000           -0.0911    33.7959
  data required time                                                                                                33.7959
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.7959
  data arrival time                                                                                                -24.8846
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.9114

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2101 
  total derate : arrival time                                                                            -0.0245 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2345 

  slack (with derating applied) (MET)                                                                     8.9114 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.1459 



  Startpoint: la_oenb[2] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[66]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[2] (in)                                                              3.8333                     2.1661 &  24.1660 r
  la_oenb[2] (net)                                       2   0.2231 
  mprj/la_oenb[2] (user_proj_example)                                          0.0000   1.0500            0.0000 &  24.1660 r
  mprj/la_oenb[2] (net) 
  mprj/i_BUF[66]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.6856   3.8407   1.0500   0.2768   0.3925 &  24.5585 r
  mprj/i_BUF[66]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1285   1.0500            0.1242 &  24.6827 r
  mprj/buf_i[66] (net)                                   1   0.0061 
  mprj/i_FF[66]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0101   0.1285   1.0500   0.0039   0.0041 &  24.6869 r
  data arrival time                                                                                                 24.6869

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0061   0.2370   0.9500  -0.0021   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   0.9500            3.0180 &  33.1298 r
  mprj/clk (net)                                       826   2.9126 
  mprj/i_FF[66]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.8022   0.9500   0.0000   0.6566 &  33.7864 r
  clock reconvergence pessimism                                                                           0.0000    33.7864
  clock uncertainty                                                                                      -0.1000    33.6864
  library setup time                                                                    1.0000           -0.0843    33.6021
  data required time                                                                                                33.6021
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.6021
  data arrival time                                                                                                -24.6869
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.9153

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1995 
  total derate : arrival time                                                                            -0.0248 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2243 

  slack (with derating applied) (MET)                                                                     8.9153 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.1396 



  Startpoint: la_oenb[38]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[102]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[38] (in)                                                             3.8004                     2.1508 &  24.1508 r
  la_oenb[38] (net)                                      2   0.2214 
  mprj/la_oenb[38] (user_proj_example)                                         0.0000   1.0500            0.0000 &  24.1508 r
  mprj/la_oenb[38] (net) 
  mprj/i_BUF[102]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  1.1691   3.8071   1.0500   0.4616   0.5820 &  24.7328 r
  mprj/i_BUF[102]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1319   1.0500            0.1298 &  24.8627 r
  mprj/buf_i[102] (net)                                  1   0.0080 
  mprj/i_FF[102]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0530   0.1319   1.0500   0.0214   0.0226 &  24.8852 r
  data arrival time                                                                                                 24.8852

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0061   0.2370   0.9500  -0.0021   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   0.9500            3.0180 &  33.1298 r
  mprj/clk (net)                                       826   2.9126 
  mprj/i_FF[102]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.8237   0.9500   0.0000   0.8659 &  33.9956 r
  clock reconvergence pessimism                                                                           0.0000    33.9956
  clock uncertainty                                                                                      -0.1000    33.8956
  library setup time                                                                    1.0000           -0.0853    33.8103
  data required time                                                                                                33.8103
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.8103
  data arrival time                                                                                                -24.8852
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.9251

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2105 
  total derate : arrival time                                                                            -0.0350 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2455 

  slack (with derating applied) (MET)                                                                     8.9251 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.1706 



  Startpoint: io_in[16] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[208]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[16] (in)                                                               3.6078                     2.0549 &  24.0549 r
  io_in[16] (net)                                        2   0.2109 
  mprj/io_in[16] (user_proj_example)                                           0.0000   1.0500            0.0000 &  24.0549 r
  mprj/io_in[16] (net) 
  mprj/i_BUF[208]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.8964   3.6115   1.0500   0.3550   0.4485 &  24.5034 r
  mprj/i_BUF[208]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1577   1.0500            0.1668 &  24.6702 r
  mprj/buf_i[208] (net)                                  2   0.0239 
  mprj/i_FF[208]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1577   1.0500   0.0000   0.0005 &  24.6707 r
  data arrival time                                                                                                 24.6707

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0061   0.2370   0.9500  -0.0021   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   0.9500            3.0180 &  33.1298 r
  mprj/clk (net)                                       826   2.9126 
  mprj/i_FF[208]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.7807   0.9500   0.0000   0.6698 &  33.7996 r
  clock reconvergence pessimism                                                                           0.0000    33.7996
  clock uncertainty                                                                                      -0.1000    33.6996
  library setup time                                                                    1.0000           -0.0881    33.6115
  data required time                                                                                                33.6115
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.6115
  data arrival time                                                                                                -24.6707
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.9408

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2002 
  total derate : arrival time                                                                            -0.0293 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2295 

  slack (with derating applied) (MET)                                                                     8.9408 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.1703 



  Startpoint: wbs_dat_i[26]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[26]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[26] (in)                                                           3.7637                     2.1270 &  24.1270 r
  wbs_dat_i[26] (net)                                    2   0.2191 
  mprj/wbs_dat_i[26] (user_proj_example)                                       0.0000   1.0500            0.0000 &  24.1270 r
  mprj/wbs_dat_i[26] (net) 
  mprj/i_BUF[26]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.4070   3.7709   1.0500   0.1636   0.2731 &  24.4001 r
  mprj/i_BUF[26]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1250   1.0500            0.1251 &  24.5252 r
  mprj/buf_i[26] (net)                                   1   0.0048 
  mprj/i_FF[26]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1250   1.0500   0.0000   0.0001 &  24.5253 r
  data arrival time                                                                                                 24.5253

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0061   0.2370   0.9500  -0.0021   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   0.9500            3.0180 &  33.1298 r
  mprj/clk (net)                                       826   2.9126 
  mprj/i_FF[26]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.7813   0.9500   0.0000   0.5545 &  33.6843 r
  clock reconvergence pessimism                                                                           0.0000    33.6843
  clock uncertainty                                                                                      -0.1000    33.5843
  library setup time                                                                    1.0000           -0.0833    33.5010
  data required time                                                                                                33.5010
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.5010
  data arrival time                                                                                                -24.5253
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.9757

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1941 
  total derate : arrival time                                                                            -0.0190 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2131 

  slack (with derating applied) (MET)                                                                     8.9757 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.1888 



  Startpoint: la_data_in[63]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[191]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[63] (in)                                                          3.9750                     2.2424 &  24.2424 r
  la_data_in[63] (net)                                   2   0.2312 
  mprj/la_data_in[63] (user_proj_example)                                      0.0000   1.0500            0.0000 &  24.2424 r
  mprj/la_data_in[63] (net) 
  mprj/i_BUF[191]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.2953   3.9837   1.0500   0.1128   0.2373 &  24.4796 r
  mprj/i_BUF[191]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2218   1.0500            0.1997 &  24.6793 r
  mprj/buf_i[191] (net)                                  2   0.0573 
  mprj/i_FF[191]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0265   0.2221   1.0500   0.0105   0.0161 &  24.6954 r
  data arrival time                                                                                                 24.6954

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0061   0.2370   0.9500  -0.0021   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   0.9500            3.0180 &  33.1298 r
  mprj/clk (net)                                       826   2.9126 
  mprj/i_FF[191]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.8247   0.9500   0.0000   0.7407 &  33.8705 r
  clock reconvergence pessimism                                                                           0.0000    33.8705
  clock uncertainty                                                                                      -0.1000    33.7705
  library setup time                                                                    1.0000           -0.0922    33.6782
  data required time                                                                                                33.6782
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.6782
  data arrival time                                                                                                -24.6954
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.9828

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2039 
  total derate : arrival time                                                                            -0.0216 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2255 

  slack (with derating applied) (MET)                                                                     8.9828 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.2083 



  Startpoint: la_data_in[19]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[147]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[19] (in)                                                          3.1277                     1.7761 &  23.7761 r
  la_data_in[19] (net)                                   2   0.1823 
  mprj/la_data_in[19] (user_proj_example)                                      0.0000   1.0500            0.0000 &  23.7761 r
  mprj/la_data_in[19] (net) 
  mprj/i_BUF[147]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  1.7427   3.1313   1.0500   0.7112   0.8126 &  24.5888 r
  mprj/i_BUF[147]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1179   1.0500            0.1582 &  24.7470 r
  mprj/buf_i[147] (net)                                  1   0.0055 
  mprj/i_FF[147]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1179   1.0500   0.0000   0.0001 &  24.7470 r
  data arrival time                                                                                                 24.7470

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0061   0.2370   0.9500  -0.0021   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   0.9500            3.0180 &  33.1298 r
  mprj/clk (net)                                       826   2.9126 
  mprj/i_FF[147]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.8319   0.9500   0.0000   0.7858 &  33.9155 r
  clock reconvergence pessimism                                                                           0.0000    33.9155
  clock uncertainty                                                                                      -0.1000    33.8155
  library setup time                                                                    1.0000           -0.0824    33.7332
  data required time                                                                                                33.7332
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.7332
  data arrival time                                                                                                -24.7470
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.9861

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2063 
  total derate : arrival time                                                                            -0.0462 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2525 

  slack (with derating applied) (MET)                                                                     8.9861 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.2387 



  Startpoint: la_data_in[41]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[169]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[41] (in)                                                          3.8235                     2.1617 &  24.1617 r
  la_data_in[41] (net)                                   2   0.2226 
  mprj/la_data_in[41] (user_proj_example)                                      0.0000   1.0500            0.0000 &  24.1617 r
  mprj/la_data_in[41] (net) 
  mprj/i_BUF[169]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.8401   3.8307   1.0500   0.3416   0.4594 &  24.6211 r
  mprj/i_BUF[169]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1407   1.0500            0.1374 &  24.7585 r
  mprj/buf_i[169] (net)                                  2   0.0122 
  mprj/i_FF[169]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0214   0.1407   1.0500   0.0083   0.0089 &  24.7673 r
  data arrival time                                                                                                 24.7673

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0061   0.2370   0.9500  -0.0021   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   0.9500            3.0180 &  33.1298 r
  mprj/clk (net)                                       826   2.9126 
  mprj/i_FF[169]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.8207   0.9500   0.0000   0.8726 &  34.0023 r
  clock reconvergence pessimism                                                                           0.0000    34.0023
  clock uncertainty                                                                                      -0.1000    33.9023
  library setup time                                                                    1.0000           -0.0872    33.8152
  data required time                                                                                                33.8152
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.8152
  data arrival time                                                                                                -24.7673
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.0478

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2109 
  total derate : arrival time                                                                            -0.0288 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2397 

  slack (with derating applied) (MET)                                                                     9.0478 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.2875 



  Startpoint: la_data_in[38]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[166]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[38] (in)                                                          3.7903                     2.1432 &  24.1432 r
  la_data_in[38] (net)                                   2   0.2207 
  mprj/la_data_in[38] (user_proj_example)                                      0.0000   1.0500            0.0000 &  24.1432 r
  mprj/la_data_in[38] (net) 
  mprj/i_BUF[166]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.8744   3.7974   1.0500   0.3561   0.4737 &  24.6169 r
  mprj/i_BUF[166]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1392   1.0500            0.1379 &  24.7547 r
  mprj/buf_i[166] (net)                                  2   0.0116 
  mprj/i_FF[166]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0093   0.1392   1.0500   0.0035   0.0039 &  24.7586 r
  data arrival time                                                                                                 24.7586

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0061   0.2370   0.9500  -0.0021   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   0.9500            3.0180 &  33.1298 r
  mprj/clk (net)                                       826   2.9126 
  mprj/i_FF[166]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.8238   0.9500   0.0000   0.8655 &  33.9953 r
  clock reconvergence pessimism                                                                           0.0000    33.9953
  clock uncertainty                                                                                      -0.1000    33.8953
  library setup time                                                                    1.0000           -0.0869    33.8085
  data required time                                                                                                33.8085
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.8085
  data arrival time                                                                                                -24.7586
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.0499

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2105 
  total derate : arrival time                                                                            -0.0293 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2398 

  slack (with derating applied) (MET)                                                                     9.0499 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.2897 



  Startpoint: la_data_in[35]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[163]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[35] (in)                                                          3.8624                     2.1818 &  24.1818 r
  la_data_in[35] (net)                                   2   0.2248 
  mprj/la_data_in[35] (user_proj_example)                                      0.0000   1.0500            0.0000 &  24.1818 r
  mprj/la_data_in[35] (net) 
  mprj/i_BUF[163]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.7611   3.8701   1.0500   0.3084   0.4281 &  24.6098 r
  mprj/i_BUF[163]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1315   1.0500            0.1255 &  24.7353 r
  mprj/buf_i[163] (net)                                  1   0.0074 
  mprj/i_FF[163]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1315   1.0500   0.0000   0.0001 &  24.7354 r
  data arrival time                                                                                                 24.7354

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0061   0.2370   0.9500  -0.0021   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   0.9500            3.0180 &  33.1298 r
  mprj/clk (net)                                       826   2.9126 
  mprj/i_FF[163]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.8292   0.9500   0.0000   0.8515 &  33.9813 r
  clock reconvergence pessimism                                                                           0.0000    33.9813
  clock uncertainty                                                                                      -0.1000    33.8813
  library setup time                                                                    1.0000           -0.0853    33.7960
  data required time                                                                                                33.7960
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.7960
  data arrival time                                                                                                -24.7354
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.0606

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2098 
  total derate : arrival time                                                                            -0.0264 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2361 

  slack (with derating applied) (MET)                                                                     9.0606 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.2967 



  Startpoint: la_data_in[11]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[139]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[11] (in)                                                          3.3033                     1.8834 &  23.8834 r
  la_data_in[11] (net)                                   2   0.1931 
  mprj/la_data_in[11] (user_proj_example)                                      0.0000   1.0500            0.0000 &  23.8834 r
  mprj/la_data_in[11] (net) 
  mprj/i_BUF[139]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  1.2025   3.3061   1.0500   0.4773   0.5677 &  24.4511 r
  mprj/i_BUF[139]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1177   1.0500            0.1471 &  24.5982 r
  mprj/buf_i[139] (net)                                  1   0.0043 
  mprj/i_FF[139]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1177   1.0500   0.0000   0.0000 &  24.5982 r
  data arrival time                                                                                                 24.5982

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0061   0.2370   0.9500  -0.0021   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   0.9500            3.0180 &  33.1298 r
  mprj/clk (net)                                       826   2.9126 
  mprj/i_FF[139]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.8209   0.9500   0.0000   0.7197 &  33.8495 r
  clock reconvergence pessimism                                                                           0.0000    33.8495
  clock uncertainty                                                                                      -0.1000    33.7495
  library setup time                                                                    1.0000           -0.0822    33.6673
  data required time                                                                                                33.6673
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.6673
  data arrival time                                                                                                -24.5982
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.0690

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2028 
  total derate : arrival time                                                                            -0.0340 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2369 

  slack (with derating applied) (MET)                                                                     9.0690 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.3059 



  Startpoint: la_oenb[34]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[98]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[34] (in)                                                             3.6996                     2.1093 &  24.1093 r
  la_oenb[34] (net)                                      2   0.2165 
  mprj/la_oenb[34] (user_proj_example)                                         0.0000   1.0500            0.0000 &  24.1093 r
  mprj/la_oenb[34] (net) 
  mprj/i_BUF[98]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.8754   3.7037   1.0500   0.3550   0.4546 &  24.5639 r
  mprj/i_BUF[98]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1273   1.0500            0.1317 &  24.6956 r
  mprj/buf_i[98] (net)                                   1   0.0064 
  mprj/i_FF[98]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1273   1.0500   0.0000   0.0001 &  24.6957 r
  data arrival time                                                                                                 24.6957

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0061   0.2370   0.9500  -0.0021   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   0.9500            3.0180 &  33.1298 r
  mprj/clk (net)                                       826   2.9126 
  mprj/i_FF[98]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.8287   0.9500   0.0000   0.8464 &  33.9762 r
  clock reconvergence pessimism                                                                           0.0000    33.9762
  clock uncertainty                                                                                      -0.1000    33.8762
  library setup time                                                                    1.0000           -0.0844    33.7919
  data required time                                                                                                33.7919
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.7919
  data arrival time                                                                                                -24.6957
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.0962

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2095 
  total derate : arrival time                                                                            -0.0279 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2374 

  slack (with derating applied) (MET)                                                                     9.0962 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.3336 



  Startpoint: la_data_in[29]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[157]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[29] (in)                                                          3.5252                     2.0066 &  24.0065 r
  la_data_in[29] (net)                                   2   0.2060 
  mprj/la_data_in[29] (user_proj_example)                                      0.0000   1.0500            0.0000 &  24.0065 r
  mprj/la_data_in[29] (net) 
  mprj/i_BUF[157]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  1.2493   3.5293   1.0500   0.4629   0.5629 &  24.5695 r
  mprj/i_BUF[157]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1402   1.0500            0.1556 &  24.7251 r
  mprj/buf_i[157] (net)                                  2   0.0139 
  mprj/i_FF[157]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0261   0.1402   1.0500   0.0105   0.0113 &  24.7364 r
  data arrival time                                                                                                 24.7364

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0061   0.2370   0.9500  -0.0021   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   0.9500            3.0180 &  33.1298 r
  mprj/clk (net)                                       826   2.9126 
  mprj/i_FF[157]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.8222   0.9500   0.0000   0.8921 &  34.0218 r
  clock reconvergence pessimism                                                                           0.0000    34.0218
  clock uncertainty                                                                                      -0.1000    33.9218
  library setup time                                                                    1.0000           -0.0871    33.8348
  data required time                                                                                                33.8348
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.8348
  data arrival time                                                                                                -24.7364
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.0984

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2119 
  total derate : arrival time                                                                            -0.0348 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2466 

  slack (with derating applied) (MET)                                                                     9.0984 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.3451 



  Startpoint: la_data_in[36]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[164]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[36] (in)                                                          3.8122                     2.1535 &  24.1535 r
  la_data_in[36] (net)                                   2   0.2219 
  mprj/la_data_in[36] (user_proj_example)                                      0.0000   1.0500            0.0000 &  24.1535 r
  mprj/la_data_in[36] (net) 
  mprj/i_BUF[164]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.7193   3.8197   1.0500   0.2910   0.4079 &  24.5614 r
  mprj/i_BUF[164]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1282   1.0500            0.1253 &  24.6867 r
  mprj/buf_i[164] (net)                                  1   0.0061 
  mprj/i_FF[164]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0099   0.1282   1.0500   0.0039   0.0042 &  24.6909 r
  data arrival time                                                                                                 24.6909

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0061   0.2370   0.9500  -0.0021   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   0.9500            3.0180 &  33.1298 r
  mprj/clk (net)                                       826   2.9126 
  mprj/i_FF[164]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.8292   0.9500   0.0000   0.8452 &  33.9750 r
  clock reconvergence pessimism                                                                           0.0000    33.9750
  clock uncertainty                                                                                      -0.1000    33.8750
  library setup time                                                                    1.0000           -0.0846    33.7904
  data required time                                                                                                33.7904
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.7904
  data arrival time                                                                                                -24.6909
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.0995

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2094 
  total derate : arrival time                                                                            -0.0256 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2350 

  slack (with derating applied) (MET)                                                                     9.0995 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.3345 



  Startpoint: la_oenb[8] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[72]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[8] (in)                                                              3.3238                     1.8899 &  23.8899 r
  la_oenb[8] (net)                                       2   0.1940 
  mprj/la_oenb[8] (user_proj_example)                                          0.0000   1.0500            0.0000 &  23.8899 r
  mprj/la_oenb[8] (net) 
  mprj/i_BUF[72]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.9462   3.3275   1.0500   0.3833   0.4754 &  24.3653 r
  mprj/i_BUF[72]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1174   1.0500            0.1455 &  24.5107 r
  mprj/buf_i[72] (net)                                   1   0.0040 
  mprj/i_FF[72]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1174   1.0500   0.0000   0.0000 &  24.5108 r
  data arrival time                                                                                                 24.5108

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0061   0.2370   0.9500  -0.0021   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   0.9500            3.0180 &  33.1298 r
  mprj/clk (net)                                       826   2.9126 
  mprj/i_FF[72]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.8100   0.9500   0.0000   0.6656 &  33.7953 r
  clock reconvergence pessimism                                                                           0.0000    33.7953
  clock uncertainty                                                                                      -0.1000    33.6953
  library setup time                                                                    1.0000           -0.0820    33.6133
  data required time                                                                                                33.6133
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.6133
  data arrival time                                                                                                -24.5108
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.1025

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2000 
  total derate : arrival time                                                                            -0.0296 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2295 

  slack (with derating applied) (MET)                                                                     9.1026 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.3321 



  Startpoint: la_data_in[4]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[132]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[4] (in)                                                           3.5253                     2.0009 &  24.0009 r
  la_data_in[4] (net)                                    2   0.2056 
  mprj/la_data_in[4] (user_proj_example)                                       0.0000   1.0500            0.0000 &  24.0009 r
  mprj/la_data_in[4] (net) 
  mprj/i_BUF[132]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.5927   3.5304   1.0500   0.2349   0.3312 &  24.3322 r
  mprj/i_BUF[132]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1276   1.0500            0.1429 &  24.4750 r
  mprj/buf_i[132] (net)                                  1   0.0077 
  mprj/i_FF[132]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0036   0.1276   1.0500   0.0013   0.0015 &  24.4765 r
  data arrival time                                                                                                 24.4765

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0061   0.2370   0.9500  -0.0021   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   0.9500            3.0180 &  33.1298 r
  mprj/clk (net)                                       826   2.9126 
  mprj/i_FF[132]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.8017   0.9500   0.0000   0.6574 &  33.7871 r
  clock reconvergence pessimism                                                                           0.0000    33.7871
  clock uncertainty                                                                                      -0.1000    33.6871
  library setup time                                                                    1.0000           -0.0841    33.6030
  data required time                                                                                                33.6030
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.6030
  data arrival time                                                                                                -24.4765
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.1265

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1995 
  total derate : arrival time                                                                            -0.0226 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2222 

  slack (with derating applied) (MET)                                                                     9.1265 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.3487 



  Startpoint: la_data_in[37]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[165]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[37] (in)                                                          3.7612                     2.1238 &  24.1238 r
  la_data_in[37] (net)                                   2   0.2188 
  mprj/la_data_in[37] (user_proj_example)                                      0.0000   1.0500            0.0000 &  24.1238 r
  mprj/la_data_in[37] (net) 
  mprj/i_BUF[165]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.6894   3.7686   1.0500   0.2786   0.3934 &  24.5172 r
  mprj/i_BUF[165]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1311   1.0500            0.1315 &  24.6487 r
  mprj/buf_i[165] (net)                                  1   0.0079 
  mprj/i_FF[165]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0098   0.1311   1.0500   0.0039   0.0042 &  24.6529 r
  data arrival time                                                                                                 24.6529

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0061   0.2370   0.9500  -0.0021   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   0.9500            3.0180 &  33.1298 r
  mprj/clk (net)                                       826   2.9126 
  mprj/i_FF[165]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.8255   0.9500   0.0000   0.8542 &  33.9840 r
  clock reconvergence pessimism                                                                           0.0000    33.9840
  clock uncertainty                                                                                      -0.1000    33.8840
  library setup time                                                                    1.0000           -0.0852    33.7988
  data required time                                                                                                33.7988
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.7988
  data arrival time                                                                                                -24.6529
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.1459

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2099 
  total derate : arrival time                                                                            -0.0252 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2351 

  slack (with derating applied) (MET)                                                                     9.1459 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.3810 



  Startpoint: la_data_in[43]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[171]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[43] (in)                                                          3.6808                     2.0824 &  24.0824 r
  la_data_in[43] (net)                                   2   0.2143 
  mprj/la_data_in[43] (user_proj_example)                                      0.0000   1.0500            0.0000 &  24.0824 r
  mprj/la_data_in[43] (net) 
  mprj/i_BUF[171]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.7289   3.6873   1.0500   0.2954   0.4043 &  24.4866 r
  mprj/i_BUF[171]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1599   1.0500            0.1643 &  24.6509 r
  mprj/buf_i[171] (net)                                  2   0.0246 
  mprj/i_FF[171]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.1170   0.1600   1.0500   0.0479   0.0507 &  24.7016 r
  data arrival time                                                                                                 24.7016

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0061   0.2370   0.9500  -0.0021   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   0.9500            3.0180 &  33.1298 r
  mprj/clk (net)                                       826   2.9126 
  mprj/i_FF[171]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.8422   0.9500   0.0000   0.9106 &  34.0404 r
  clock reconvergence pessimism                                                                           0.0000    34.0404
  clock uncertainty                                                                                      -0.1000    33.9404
  library setup time                                                                    1.0000           -0.0890    33.8514
  data required time                                                                                                33.8514
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.8514
  data arrival time                                                                                                -24.7016
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.1498

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2129 
  total derate : arrival time                                                                            -0.0295 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2424 

  slack (with derating applied) (MET)                                                                     9.1498 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.3922 



  Startpoint: la_oenb[30]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[94]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[30] (in)                                                             3.6394                     2.0613 &  24.0613 r
  la_oenb[30] (net)                                      2   0.2121 
  mprj/la_oenb[30] (user_proj_example)                                         0.0000   1.0500            0.0000 &  24.0613 r
  mprj/la_oenb[30] (net) 
  mprj/i_BUF[94]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.7607   3.6452   1.0500   0.3092   0.4126 &  24.4739 r
  mprj/i_BUF[94]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1373   1.0500            0.1455 &  24.6194 r
  mprj/buf_i[94] (net)                                   2   0.0117 
  mprj/i_FF[94]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0172   0.1373   1.0500   0.0069   0.0074 &  24.6268 r
  data arrival time                                                                                                 24.6268

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0061   0.2370   0.9500  -0.0021   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   0.9500            3.0180 &  33.1298 r
  mprj/clk (net)                                       826   2.9126 
  mprj/i_FF[94]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.8270   0.9500   0.0000   0.8715 &  34.0013 r
  clock reconvergence pessimism                                                                           0.0000    34.0013
  clock uncertainty                                                                                      -0.1000    33.9013
  library setup time                                                                    1.0000           -0.0865    33.8147
  data required time                                                                                                33.8147
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.8147
  data arrival time                                                                                                -24.6268
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.1879

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2108 
  total derate : arrival time                                                                            -0.0269 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2377 

  slack (with derating applied) (MET)                                                                     9.1879 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.4257 



  Startpoint: la_data_in[20]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[148]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[20] (in)                                                          3.0761                     1.7469 &  23.7469 r
  la_data_in[20] (net)                                   2   0.1793 
  mprj/la_data_in[20] (user_proj_example)                                      0.0000   1.0500            0.0000 &  23.7469 r
  mprj/la_data_in[20] (net) 
  mprj/i_BUF[148]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  1.3963   3.0795   1.0500   0.5679   0.6607 &  24.4076 r
  mprj/i_BUF[148]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1162   1.0500            0.1598 &  24.5674 r
  mprj/buf_i[148] (net)                                  1   0.0050 
  mprj/i_FF[148]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1162   1.0500   0.0000   0.0000 &  24.5675 r
  data arrival time                                                                                                 24.5675

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0061   0.2370   0.9500  -0.0021   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   0.9500            3.0180 &  33.1298 r
  mprj/clk (net)                                       826   2.9126 
  mprj/i_FF[148]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.8325   0.9500   0.0000   0.8106 &  33.9404 r
  clock reconvergence pessimism                                                                           0.0000    33.9404
  clock uncertainty                                                                                      -0.1000    33.8404
  library setup time                                                                    1.0000           -0.0820    33.7584
  data required time                                                                                                33.7584
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.7584
  data arrival time                                                                                                -24.5675
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.1909

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2076 
  total derate : arrival time                                                                            -0.0391 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2467 

  slack (with derating applied) (MET)                                                                     9.1909 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.4376 



  Startpoint: la_data_in[40]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[168]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[40] (in)                                                          3.6848                     2.0834 &  24.0835 r
  la_data_in[40] (net)                                   2   0.2145 
  mprj/la_data_in[40] (user_proj_example)                                      0.0000   1.0500            0.0000 &  24.0835 r
  mprj/la_data_in[40] (net) 
  mprj/i_BUF[168]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.6901   3.6915   1.0500   0.2805   0.3895 &  24.4729 r
  mprj/i_BUF[168]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1395   1.0500            0.1448 &  24.6177 r
  mprj/buf_i[168] (net)                                  2   0.0125 
  mprj/i_FF[168]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0068   0.1395   1.0500   0.0027   0.0030 &  24.6207 r
  data arrival time                                                                                                 24.6207

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0061   0.2370   0.9500  -0.0021   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   0.9500            3.0180 &  33.1298 r
  mprj/clk (net)                                       826   2.9126 
  mprj/i_FF[168]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.8210   0.9500   0.0000   0.8719 &  34.0017 r
  clock reconvergence pessimism                                                                           0.0000    34.0017
  clock uncertainty                                                                                      -0.1000    33.9017
  library setup time                                                                    1.0000           -0.0869    33.8148
  data required time                                                                                                33.8148
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.8148
  data arrival time                                                                                                -24.6207
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.1941

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2108 
  total derate : arrival time                                                                            -0.0256 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2364 

  slack (with derating applied) (MET)                                                                     9.1941 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.4305 



  Startpoint: la_oenb[9] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[73]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[9] (in)                                                              3.2194                     1.8265 &  23.8265 r
  la_oenb[9] (net)                                       2   0.1876 
  mprj/la_oenb[9] (user_proj_example)                                          0.0000   1.0500            0.0000 &  23.8265 r
  mprj/la_oenb[9] (net) 
  mprj/i_BUF[73]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.7558   3.2233   1.0500   0.3079   0.3957 &  24.2223 r
  mprj/i_BUF[73]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1150   1.0500            0.1496 &  24.3719 r
  mprj/buf_i[73] (net)                                   1   0.0035 
  mprj/i_FF[73]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1150   1.0500   0.0000   0.0000 &  24.3719 r
  data arrival time                                                                                                 24.3719

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0061   0.2370   0.9500  -0.0021   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   0.9500            3.0180 &  33.1298 r
  mprj/clk (net)                                       826   2.9126 
  mprj/i_FF[73]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.8041   0.9500   0.0000   0.6358 &  33.7656 r
  clock reconvergence pessimism                                                                           0.0000    33.7656
  clock uncertainty                                                                                      -0.1000    33.6656
  library setup time                                                                    1.0000           -0.0814    33.5842
  data required time                                                                                                33.5842
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.5842
  data arrival time                                                                                                -24.3719
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.2123

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1984 
  total derate : arrival time                                                                            -0.0260 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2244 

  slack (with derating applied) (MET)                                                                     9.2123 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.4367 



  Startpoint: la_data_in[33]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[161]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[33] (in)                                                          3.5854                     2.0329 &  24.0329 r
  la_data_in[33] (net)                                   2   0.2090 
  mprj/la_data_in[33] (user_proj_example)                                      0.0000   1.0500            0.0000 &  24.0329 r
  mprj/la_data_in[33] (net) 
  mprj/i_BUF[161]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.7538   3.5906   1.0500   0.3068   0.4065 &  24.4394 r
  mprj/i_BUF[161]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1268   1.0500            0.1383 &  24.5777 r
  mprj/buf_i[161] (net)                                  1   0.0069 
  mprj/i_FF[161]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1268   1.0500   0.0000   0.0001 &  24.5778 r
  data arrival time                                                                                                 24.5778

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0061   0.2370   0.9500  -0.0021   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   0.9500            3.0180 &  33.1298 r
  mprj/clk (net)                                       826   2.9126 
  mprj/i_FF[161]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.8238   0.9500   0.0000   0.8655 &  33.9953 r
  clock reconvergence pessimism                                                                           0.0000    33.9953
  clock uncertainty                                                                                      -0.1000    33.8953
  library setup time                                                                    1.0000           -0.0842    33.8111
  data required time                                                                                                33.8111
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.8111
  data arrival time                                                                                                -24.5778
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.2333

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2105 
  total derate : arrival time                                                                            -0.0259 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2364 

  slack (with derating applied) (MET)                                                                     9.2333 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.4697 



  Startpoint: la_data_in[14]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[142]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[14] (in)                                                          3.3110                     1.8837 &  23.8837 r
  la_data_in[14] (net)                                   2   0.1933 
  mprj/la_data_in[14] (user_proj_example)                                      0.0000   1.0500            0.0000 &  23.8837 r
  mprj/la_data_in[14] (net) 
  mprj/i_BUF[142]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.8893   3.3146   1.0500   0.3557   0.4442 &  24.3279 r
  mprj/i_BUF[142]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1213   1.0500            0.1501 &  24.4780 r
  mprj/buf_i[142] (net)                                  1   0.0060 
  mprj/i_FF[142]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1213   1.0500   0.0000   0.0001 &  24.4781 r
  data arrival time                                                                                                 24.4781

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0061   0.2370   0.9500  -0.0021   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   0.9500            3.0180 &  33.1298 r
  mprj/clk (net)                                       826   2.9126 
  mprj/i_FF[142]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.8295   0.9500   0.0000   0.7754 &  33.9051 r
  clock reconvergence pessimism                                                                           0.0000    33.9051
  clock uncertainty                                                                                      -0.1000    33.8051
  library setup time                                                                    1.0000           -0.0831    33.7221
  data required time                                                                                                33.7221
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.7221
  data arrival time                                                                                                -24.4781
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.2439

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2058 
  total derate : arrival time                                                                            -0.0283 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2341 

  slack (with derating applied) (MET)                                                                     9.2439 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.4780 



  Startpoint: wbs_dat_i[29]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[29]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[29] (in)                                                           3.4770                     1.9656 &  23.9656 r
  wbs_dat_i[29] (net)                                    2   0.2023 
  mprj/wbs_dat_i[29] (user_proj_example)                                       0.0000   1.0500            0.0000 &  23.9656 r
  mprj/wbs_dat_i[29] (net) 
  mprj/i_BUF[29]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.1990   3.4831   1.0500   0.0765   0.1706 &  24.1362 r
  mprj/i_BUF[29]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1221   1.0500            0.1403 &  24.2764 r
  mprj/buf_i[29] (net)                                   1   0.0053 
  mprj/i_FF[29]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1221   1.0500   0.0000   0.0000 &  24.2765 r
  data arrival time                                                                                                 24.2765

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0061   0.2370   0.9500  -0.0021   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   0.9500            3.0180 &  33.1298 r
  mprj/clk (net)                                       826   2.9126 
  mprj/i_FF[29]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.7929   0.9500   0.0000   0.5873 &  33.7171 r
  clock reconvergence pessimism                                                                           0.0000    33.7171
  clock uncertainty                                                                                      -0.1000    33.6171
  library setup time                                                                    1.0000           -0.0828    33.5342
  data required time                                                                                                33.5342
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.5342
  data arrival time                                                                                                -24.2765
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.2578

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1959 
  total derate : arrival time                                                                            -0.0148 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2107 

  slack (with derating applied) (MET)                                                                     9.2578 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.4684 



  Startpoint: la_oenb[52]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[116]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[52] (in)                                                             3.8088                     2.1500 &  24.1500 r
  la_oenb[52] (net)                                      2   0.2216 
  mprj/la_oenb[52] (user_proj_example)                                         0.0000   1.0500            0.0000 &  24.1500 r
  mprj/la_oenb[52] (net) 
  mprj/i_BUF[116]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.4448   3.8167   1.0500   0.1759   0.2922 &  24.4422 r
  mprj/i_BUF[116]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1273   1.0500            0.1245 &  24.5667 r
  mprj/buf_i[116] (net)                                  1   0.0056 
  mprj/i_FF[116]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0293   0.1273   1.0500   0.0119   0.0126 &  24.5793 r
  data arrival time                                                                                                 24.5793

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0061   0.2370   0.9500  -0.0021   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   0.9500            3.0180 &  33.1298 r
  mprj/clk (net)                                       826   2.9126 
  mprj/i_FF[116]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.8422   0.9500   0.0000   0.9195 &  34.0493 r
  clock reconvergence pessimism                                                                           0.0000    34.0493
  clock uncertainty                                                                                      -0.1000    33.9493
  library setup time                                                                    1.0000           -0.0845    33.8647
  data required time                                                                                                33.8647
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.8647
  data arrival time                                                                                                -24.5793
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.2854

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2133 
  total derate : arrival time                                                                            -0.0204 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2338 

  slack (with derating applied) (MET)                                                                     9.2854 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.5192 



  Startpoint: io_in[17] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[209]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[17] (in)                                                               3.0758                     1.7564 &  23.7564 r
  io_in[17] (net)                                        2   0.1799 
  mprj/io_in[17] (user_proj_example)                                           0.0000   1.0500            0.0000 &  23.7564 r
  mprj/io_in[17] (net) 
  mprj/i_BUF[209]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.7574   3.0778   1.0500   0.3089   0.3764 &  24.1327 r
  mprj/i_BUF[209]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1598   1.0500            0.2006 &  24.3334 r
  mprj/buf_i[209] (net)                                  2   0.0297 
  mprj/i_FF[209]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1598   1.0500   0.0000   0.0007 &  24.3341 r
  data arrival time                                                                                                 24.3341

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0061   0.2370   0.9500  -0.0021   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   0.9500            3.0180 &  33.1298 r
  mprj/clk (net)                                       826   2.9126 
  mprj/i_FF[209]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.8049   0.9500   0.0000   0.7033 &  33.8331 r
  clock reconvergence pessimism                                                                           0.0000    33.8331
  clock uncertainty                                                                                      -0.1000    33.7331
  library setup time                                                                    1.0000           -0.0885    33.6446
  data required time                                                                                                33.6446
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.6446
  data arrival time                                                                                                -24.3341
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.3105

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2020 
  total derate : arrival time                                                                            -0.0275 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2295 

  slack (with derating applied) (MET)                                                                     9.3105 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.5400 



  Startpoint: la_oenb[56]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[120]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[56] (in)                                                             3.7694                     2.1286 &  24.1286 r
  la_oenb[56] (net)                                      2   0.2193 
  mprj/la_oenb[56] (user_proj_example)                                         0.0000   1.0500            0.0000 &  24.1286 r
  mprj/la_oenb[56] (net) 
  mprj/i_BUF[120]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.1403   3.7770   1.0500   0.0529   0.1627 &  24.2912 r
  mprj/i_BUF[120]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1758   1.0500            0.1736 &  24.4648 r
  mprj/buf_i[120] (net)                                  2   0.0336 
  mprj/i_FF[120]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0809   0.1758   1.0500   0.0329   0.0354 &  24.5002 r
  data arrival time                                                                                                 24.5002

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0061   0.2370   0.9500  -0.0021   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   0.9500            3.0180 &  33.1298 r
  mprj/clk (net)                                       826   2.9126 
  mprj/i_FF[120]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.8259   0.9500   0.0000   0.8745 &  34.0043 r
  clock reconvergence pessimism                                                                           0.0000    34.0043
  clock uncertainty                                                                                      -0.1000    33.9043
  library setup time                                                                    1.0000           -0.0897    33.8146
  data required time                                                                                                33.8146
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.8146
  data arrival time                                                                                                -24.5002
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.3144

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2110 
  total derate : arrival time                                                                            -0.0177 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2287 

  slack (with derating applied) (MET)                                                                     9.3144 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.5431 



  Startpoint: la_data_in[32]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[160]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[32] (in)                                                          3.4733                     1.9665 &  23.9665 r
  la_data_in[32] (net)                                   2   0.2023 
  mprj/la_data_in[32] (user_proj_example)                                      0.0000   1.0500            0.0000 &  23.9665 r
  mprj/la_data_in[32] (net) 
  mprj/i_BUF[160]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.6756   3.4786   1.0500   0.2587   0.3561 &  24.3226 r
  mprj/i_BUF[160]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1293   1.0500            0.1478 &  24.4704 r
  mprj/buf_i[160] (net)                                  1   0.0089 
  mprj/i_FF[160]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0591   0.1293   1.0500   0.0240   0.0253 &  24.4957 r
  data arrival time                                                                                                 24.4957

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0061   0.2370   0.9500  -0.0021   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   0.9500            3.0180 &  33.1298 r
  mprj/clk (net)                                       826   2.9126 
  mprj/i_FF[160]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.8237   0.9500   0.0000   0.8659 &  33.9957 r
  clock reconvergence pessimism                                                                           0.0000    33.9957
  clock uncertainty                                                                                      -0.1000    33.8956
  library setup time                                                                    1.0000           -0.0848    33.8109
  data required time                                                                                                33.8109
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.8109
  data arrival time                                                                                                -24.4957
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.3152

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2105 
  total derate : arrival time                                                                            -0.0252 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2357 

  slack (with derating applied) (MET)                                                                     9.3152 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.5509 



  Startpoint: la_oenb[57]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[121]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[57] (in)                                                             3.9501                     2.2201 &  24.2201 r
  la_oenb[57] (net)                                      2   0.2314 
  mprj/la_oenb[57] (user_proj_example)                                         0.0000   1.0500            0.0000 &  24.2201 r
  mprj/la_oenb[57] (net) 
  mprj/i_BUF[121]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   3.9591   1.0500   0.0000   0.1170 &  24.3370 r
  mprj/i_BUF[121]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1545   1.0500            0.1429 &  24.4799 r
  mprj/buf_i[121] (net)                                  2   0.0191 
  mprj/i_FF[121]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1545   1.0500   0.0000   0.0004 &  24.4803 r
  data arrival time                                                                                                 24.4803

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0061   0.2370   0.9500  -0.0021   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   0.9500            3.0180 &  33.1298 r
  mprj/clk (net)                                       826   2.9126 
  mprj/i_FF[121]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.8212   0.9500   0.0000   0.8716 &  34.0014 r
  clock reconvergence pessimism                                                                           0.0000    34.0014
  clock uncertainty                                                                                      -0.1000    33.9014
  library setup time                                                                    1.0000           -0.0885    33.8129
  data required time                                                                                                33.8129
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.8129
  data arrival time                                                                                                -24.4803
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.3326

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2108 
  total derate : arrival time                                                                            -0.0124 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2232 

  slack (with derating applied) (MET)                                                                     9.3326 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.5558 



  Startpoint: la_oenb[24]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[88]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[24] (in)                                                             3.5036                     1.9885 &  23.9885 r
  la_oenb[24] (net)                                      2   0.2044 
  mprj/la_oenb[24] (user_proj_example)                                         0.0000   1.0500            0.0000 &  23.9885 r
  mprj/la_oenb[24] (net) 
  mprj/i_BUF[88]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.5530   3.5085   1.0500   0.2178   0.3098 &  24.2983 r
  mprj/i_BUF[88]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1419   1.0500            0.1585 &  24.4568 r
  mprj/buf_i[88] (net)                                   2   0.0150 
  mprj/i_FF[88]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0219   0.1419   1.0500   0.0087   0.0093 &  24.4661 r
  data arrival time                                                                                                 24.4661

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0061   0.2370   0.9500  -0.0021   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   0.9500            3.0180 &  33.1298 r
  mprj/clk (net)                                       826   2.9126 
  mprj/i_FF[88]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.8267   0.9500   0.0000   0.8721 &  34.0019 r
  clock reconvergence pessimism                                                                           0.0000    34.0019
  clock uncertainty                                                                                      -0.1000    33.9019
  library setup time                                                                    1.0000           -0.0875    33.8144
  data required time                                                                                                33.8144
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.8144
  data arrival time                                                                                                -24.4661
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.3483

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2108 
  total derate : arrival time                                                                            -0.0227 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2336 

  slack (with derating applied) (MET)                                                                     9.3483 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.5819 



  Startpoint: la_data_in[30]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[158]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[30] (in)                                                          3.3990                     1.9252 &  23.9252 r
  la_data_in[30] (net)                                   2   0.1980 
  mprj/la_data_in[30] (user_proj_example)                                      0.0000   1.0500            0.0000 &  23.9252 r
  mprj/la_data_in[30] (net) 
  mprj/i_BUF[158]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.6589   3.4040   1.0500   0.2620   0.3551 &  24.2803 r
  mprj/i_BUF[158]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1351   1.0500            0.1582 &  24.4385 r
  mprj/buf_i[158] (net)                                  1   0.0122 
  mprj/i_FF[158]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0873   0.1351   1.0500   0.0355   0.0375 &  24.4760 r
  data arrival time                                                                                                 24.4760

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0061   0.2370   0.9500  -0.0021   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   0.9500            3.0180 &  33.1298 r
  mprj/clk (net)                                       826   2.9126 
  mprj/i_FF[158]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.8251   0.9500   0.0000   0.8847 &  34.0145 r
  clock reconvergence pessimism                                                                           0.0000    34.0145
  clock uncertainty                                                                                      -0.1000    33.9145
  library setup time                                                                    1.0000           -0.0860    33.8285
  data required time                                                                                                33.8285
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.8285
  data arrival time                                                                                                -24.4760
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.3525

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2115 
  total derate : arrival time                                                                            -0.0262 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2377 

  slack (with derating applied) (MET)                                                                     9.3525 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.5903 



  Startpoint: la_oenb[53]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[117]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[53] (in)                                                             3.8214                     2.1573 &  24.1573 r
  la_oenb[53] (net)                                      2   0.2223 
  mprj/la_oenb[53] (user_proj_example)                                         0.0000   1.0500            0.0000 &  24.1573 r
  mprj/la_oenb[53] (net) 
  mprj/i_BUF[117]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.2570   3.8292   1.0500   0.1013   0.2158 &  24.3730 r
  mprj/i_BUF[117]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1341   1.0500            0.1307 &  24.5038 r
  mprj/buf_i[117] (net)                                  1   0.0089 
  mprj/i_FF[117]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1341   1.0500   0.0000   0.0001 &  24.5039 r
  data arrival time                                                                                                 24.5039

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0061   0.2370   0.9500  -0.0021   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   0.9500            3.0180 &  33.1298 r
  mprj/clk (net)                                       826   2.9126 
  mprj/i_FF[117]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.8422   0.9500   0.0000   0.9207 &  34.0505 r
  clock reconvergence pessimism                                                                           0.0000    34.0505
  clock uncertainty                                                                                      -0.1000    33.9505
  library setup time                                                                    1.0000           -0.0860    33.8645
  data required time                                                                                                33.8645
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.8645
  data arrival time                                                                                                -24.5039
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.3606

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2134 
  total derate : arrival time                                                                            -0.0165 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2299 

  slack (with derating applied) (MET)                                                                     9.3606 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.5905 



  Startpoint: la_oenb[58]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[122]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[58] (in)                                                             3.8497                     2.1631 &  24.1631 r
  la_oenb[58] (net)                                      2   0.2254 
  mprj/la_oenb[58] (user_proj_example)                                         0.0000   1.0500            0.0000 &  24.1631 r
  mprj/la_oenb[58] (net) 
  mprj/i_BUF[122]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   3.8583   1.0500   0.0000   0.1151 &  24.2782 r
  mprj/i_BUF[122]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1583   1.0500            0.1525 &  24.4307 r
  mprj/buf_i[122] (net)                                  2   0.0223 
  mprj/i_FF[122]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0234   0.1583   1.0500   0.0092   0.0103 &  24.4409 r
  data arrival time                                                                                                 24.4409

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0061   0.2370   0.9500  -0.0021   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   0.9500            3.0180 &  33.1298 r
  mprj/clk (net)                                       826   2.9126 
  mprj/i_FF[122]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.8222   0.9500   0.0000   0.8693 &  33.9991 r
  clock reconvergence pessimism                                                                           0.0000    33.9991
  clock uncertainty                                                                                      -0.1000    33.8991
  library setup time                                                                    1.0000           -0.0887    33.8104
  data required time                                                                                                33.8104
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.8104
  data arrival time                                                                                                -24.4409
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.3695

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2107 
  total derate : arrival time                                                                            -0.0132 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2239 

  slack (with derating applied) (MET)                                                                     9.3695 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.5934 



  Startpoint: la_oenb[46]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[110]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[46] (in)                                                             3.6152                     2.0412 &  24.0412 r
  la_oenb[46] (net)                                      2   0.2103 
  mprj/la_oenb[46] (user_proj_example)                                         0.0000   1.0500            0.0000 &  24.0412 r
  mprj/la_oenb[46] (net) 
  mprj/i_BUF[110]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.3602   3.6221   1.0500   0.1409   0.2465 &  24.2878 r
  mprj/i_BUF[110]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1598   1.0500            0.1680 &  24.4558 r
  mprj/buf_i[110] (net)                                  2   0.0250 
  mprj/i_FF[110]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0558   0.1598   1.0500   0.0227   0.0243 &  24.4801 r
  data arrival time                                                                                                 24.4801

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0061   0.2370   0.9500  -0.0021   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   0.9500            3.0180 &  33.1298 r
  mprj/clk (net)                                       826   2.9126 
  mprj/i_FF[110]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.8422   0.9500   0.0000   0.9207 &  34.0505 r
  clock reconvergence pessimism                                                                           0.0000    34.0505
  clock uncertainty                                                                                      -0.1000    33.9505
  library setup time                                                                    1.0000           -0.0890    33.8615
  data required time                                                                                                33.8615
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.8615
  data arrival time                                                                                                -24.4801
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.3815

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2134 
  total derate : arrival time                                                                            -0.0209 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2343 

  slack (with derating applied) (MET)                                                                     9.3815 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.6158 



  Startpoint: la_oenb[51]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[115]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[51] (in)                                                             3.7131                     2.1042 &  24.1042 r
  la_oenb[51] (net)                                      2   0.2165 
  mprj/la_oenb[51] (user_proj_example)                                         0.0000   1.0500            0.0000 &  24.1042 r
  mprj/la_oenb[51] (net) 
  mprj/i_BUF[115]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.3448   3.7188   1.0500   0.1342   0.2363 &  24.3404 r
  mprj/i_BUF[115]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1289   1.0500            0.1323 &  24.4727 r
  mprj/buf_i[115] (net)                                  1   0.0071 
  mprj/i_FF[115]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0182   0.1289   1.0500   0.0074   0.0078 &  24.4806 r
  data arrival time                                                                                                 24.4806

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0061   0.2370   0.9500  -0.0021   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   0.9500            3.0180 &  33.1298 r
  mprj/clk (net)                                       826   2.9126 
  mprj/i_FF[115]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.8422   0.9500   0.0000   0.9177 &  34.0475 r
  clock reconvergence pessimism                                                                           0.0000    34.0475
  clock uncertainty                                                                                      -0.1000    33.9475
  library setup time                                                                    1.0000           -0.0849    33.8626
  data required time                                                                                                33.8626
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.8626
  data arrival time                                                                                                -24.4806
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.3821

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2132 
  total derate : arrival time                                                                            -0.0179 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2312 

  slack (with derating applied) (MET)                                                                     9.3821 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.6132 



  Startpoint: io_in[25] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[217]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[25] (in)                                                               3.5032                     1.9776 &  23.9776 r
  io_in[25] (net)                                        2   0.2037 
  mprj/io_in[25] (user_proj_example)                                           0.0000   1.0500            0.0000 &  23.9776 r
  mprj/io_in[25] (net) 
  mprj/i_BUF[217]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0966   3.5099   1.0500   0.0364   0.1350 &  24.1126 r
  mprj/i_BUF[217]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1573   1.0500            0.1725 &  24.2851 r
  mprj/buf_i[217] (net)                                  2   0.0245 
  mprj/i_FF[217]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1573   1.0500   0.0000   0.0005 &  24.2856 r
  data arrival time                                                                                                 24.2856

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0061   0.2370   0.9500  -0.0021   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   0.9500            3.0180 &  33.1298 r
  mprj/clk (net)                                       826   2.9126 
  mprj/i_FF[217]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.8052   0.9500   0.0000   0.7283 &  33.8581 r
  clock reconvergence pessimism                                                                           0.0000    33.8581
  clock uncertainty                                                                                      -0.1000    33.7581
  library setup time                                                                    1.0000           -0.0884    33.6697
  data required time                                                                                                33.6697
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.6697
  data arrival time                                                                                                -24.2856
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.3841

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2033 
  total derate : arrival time                                                                            -0.0147 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2179 

  slack (with derating applied) (MET)                                                                     9.3841 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.6020 



  Startpoint: la_oenb[40]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[104]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[40] (in)                                                             3.5381                     2.0125 &  24.0125 r
  la_oenb[40] (net)                                      2   0.2067 
  mprj/la_oenb[40] (user_proj_example)                                         0.0000   1.0500            0.0000 &  24.0125 r
  mprj/la_oenb[40] (net) 
  mprj/i_BUF[104]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.3965   3.5424   1.0500   0.1581   0.2479 &  24.2604 r
  mprj/i_BUF[104]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1332   1.0500            0.1477 &  24.4082 r
  mprj/buf_i[104] (net)                                  2   0.0104 
  mprj/i_FF[104]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1332   1.0500   0.0000   0.0001 &  24.4083 r
  data arrival time                                                                                                 24.4083

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0061   0.2370   0.9500  -0.0021   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   0.9500            3.0180 &  33.1298 r
  mprj/clk (net)                                       826   2.9126 
  mprj/i_FF[104]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.8210   0.9500   0.0000   0.8720 &  34.0018 r
  clock reconvergence pessimism                                                                           0.0000    34.0018
  clock uncertainty                                                                                      -0.1000    33.9018
  library setup time                                                                    1.0000           -0.0856    33.8163
  data required time                                                                                                33.8163
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.8163
  data arrival time                                                                                                -24.4083
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.4079

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2108 
  total derate : arrival time                                                                            -0.0188 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2297 

  slack (with derating applied) (MET)                                                                     9.4080 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.6376 



  Startpoint: io_in[12] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[204]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[12] (in)                                                               2.9996                     1.7055 &  23.7055 r
  io_in[12] (net)                                        2   0.1749 
  mprj/io_in[12] (user_proj_example)                                           0.0000   1.0500            0.0000 &  23.7055 r
  mprj/io_in[12] (net) 
  mprj/i_BUF[204]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.4127   3.0028   1.0500   0.1618   0.2307 &  23.9362 r
  mprj/i_BUF[204]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1537   1.0500            0.1994 &  24.1356 r
  mprj/buf_i[204] (net)                                  2   0.0266 
  mprj/i_FF[204]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1537   1.0500   0.0000   0.0007 &  24.1362 r
  data arrival time                                                                                                 24.1362

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0061   0.2370   0.9500  -0.0021   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   0.9500            3.0180 &  33.1298 r
  mprj/clk (net)                                       826   2.9126 
  mprj/i_FF[204]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.7894   0.9500   0.0000   0.6143 &  33.7441 r
  clock reconvergence pessimism                                                                           0.0000    33.7441
  clock uncertainty                                                                                      -0.1000    33.6441
  library setup time                                                                    1.0000           -0.0880    33.5560
  data required time                                                                                                33.5560
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.5560
  data arrival time                                                                                                -24.1362
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.4198

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1973 
  total derate : arrival time                                                                            -0.0205 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2178 

  slack (with derating applied) (MET)                                                                     9.4198 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.6376 



  Startpoint: la_oenb[60]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[124]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[60] (in)                                                             3.7050                     2.0929 &  24.0929 r
  la_oenb[60] (net)                                      2   0.2156 
  mprj/la_oenb[60] (user_proj_example)                                         0.0000   1.0500            0.0000 &  24.0929 r
  mprj/la_oenb[60] (net) 
  mprj/i_BUF[124]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   3.7122   1.0500   0.0000   0.1047 &  24.1976 r
  mprj/i_BUF[124]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1712   1.0500            0.1733 &  24.3709 r
  mprj/buf_i[124] (net)                                  2   0.0315 
  mprj/i_FF[124]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0122   0.1712   1.0500   0.0047   0.0058 &  24.3767 r
  data arrival time                                                                                                 24.3767

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0061   0.2370   0.9500  -0.0021   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   0.9500            3.0180 &  33.1298 r
  mprj/clk (net)                                       826   2.9126 
  mprj/i_FF[124]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.8291   0.9500   0.0000   0.8597 &  33.9895 r
  clock reconvergence pessimism                                                                           0.0000    33.9895
  clock uncertainty                                                                                      -0.1000    33.8895
  library setup time                                                                    1.0000           -0.0895    33.8000
  data required time                                                                                                33.8000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.8000
  data arrival time                                                                                                -24.3767
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.4233

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2102 
  total derate : arrival time                                                                            -0.0135 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2237 

  slack (with derating applied) (MET)                                                                     9.4233 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.6470 



  Startpoint: la_data_in[31]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[159]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[31] (in)                                                          3.3380                     1.8912 &  23.8912 r
  la_data_in[31] (net)                                   2   0.1944 
  mprj/la_data_in[31] (user_proj_example)                                      0.0000   1.0500            0.0000 &  23.8912 r
  mprj/la_data_in[31] (net) 
  mprj/i_BUF[159]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.5948   3.3430   1.0500   0.2325   0.3231 &  24.2144 r
  mprj/i_BUF[159]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1322   1.0500            0.1591 &  24.3734 r
  mprj/buf_i[159] (net)                                  2   0.0111 
  mprj/i_FF[159]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0180   0.1322   1.0500   0.0072   0.0077 &  24.3811 r
  data arrival time                                                                                                 24.3811

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0061   0.2370   0.9500  -0.0021   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   0.9500            3.0180 &  33.1298 r
  mprj/clk (net)                                       826   2.9126 
  mprj/i_FF[159]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.8273   0.9500   0.0000   0.8705 &  34.0003 r
  clock reconvergence pessimism                                                                           0.0000    34.0003
  clock uncertainty                                                                                      -0.1000    33.9003
  library setup time                                                                    1.0000           -0.0854    33.8149
  data required time                                                                                                33.8149
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.8149
  data arrival time                                                                                                -24.3811
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.4338

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2108 
  total derate : arrival time                                                                            -0.0233 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2341 

  slack (with derating applied) (MET)                                                                     9.4338 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.6679 



  Startpoint: la_oenb[47]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[111]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[47] (in)                                                             3.5964                     2.0338 &  24.0338 r
  la_oenb[47] (net)                                      2   0.2093 
  mprj/la_oenb[47] (user_proj_example)                                         0.0000   1.0500            0.0000 &  24.0338 r
  mprj/la_oenb[47] (net) 
  mprj/i_BUF[111]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.2886   3.6026   1.0500   0.1132   0.2136 &  24.2474 r
  mprj/i_BUF[111]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1441   1.0500            0.1547 &  24.4021 r
  mprj/buf_i[111] (net)                                  2   0.0156 
  mprj/i_FF[111]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0469   0.1441   1.0500   0.0187   0.0199 &  24.4220 r
  data arrival time                                                                                                 24.4220

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0061   0.2370   0.9500  -0.0021   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   0.9500            3.0180 &  33.1298 r
  mprj/clk (net)                                       826   2.9126 
  mprj/i_FF[111]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.8422   0.9500   0.0000   0.9207 &  34.0504 r
  clock reconvergence pessimism                                                                           0.0000    34.0504
  clock uncertainty                                                                                      -0.1000    33.9504
  library setup time                                                                    1.0000           -0.0881    33.8623
  data required time                                                                                                33.8623
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.8623
  data arrival time                                                                                                -24.4220
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.4403

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2134 
  total derate : arrival time                                                                            -0.0185 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2319 

  slack (with derating applied) (MET)                                                                     9.4403 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.6722 



  Startpoint: la_oenb[27]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[91]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[27] (in)                                                             3.2843                     1.8598 &  23.8598 r
  la_oenb[27] (net)                                      2   0.1912 
  mprj/la_oenb[27] (user_proj_example)                                         0.0000   1.0500            0.0000 &  23.8598 r
  mprj/la_oenb[27] (net) 
  mprj/i_BUF[91]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.5601   3.2891   1.0500   0.2256   0.3139 &  24.1737 r
  mprj/i_BUF[91]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1440   1.0500            0.1736 &  24.3472 r
  mprj/buf_i[91] (net)                                   2   0.0181 
  mprj/i_FF[91]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0235   0.1440   1.0500   0.0092   0.0100 &  24.3572 r
  data arrival time                                                                                                 24.3572

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0061   0.2370   0.9500  -0.0021   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   0.9500            3.0180 &  33.1298 r
  mprj/clk (net)                                       826   2.9126 
  mprj/i_FF[91]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.8422   0.9500   0.0000   0.9107 &  34.0405 r
  clock reconvergence pessimism                                                                           0.0000    34.0405
  clock uncertainty                                                                                      -0.1000    33.9405
  library setup time                                                                    1.0000           -0.0881    33.8524
  data required time                                                                                                33.8524
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.8524
  data arrival time                                                                                                -24.3572
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.4952

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2129 
  total derate : arrival time                                                                            -0.0237 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2366 

  slack (with derating applied) (MET)                                                                     9.4952 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.7317 



  Startpoint: la_oenb[44]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[108]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[44] (in)                                                             3.4096                     1.9311 &  23.9311 r
  la_oenb[44] (net)                                      2   0.1986 
  mprj/la_oenb[44] (user_proj_example)                                         0.0000   1.0500            0.0000 &  23.9311 r
  mprj/la_oenb[44] (net) 
  mprj/i_BUF[108]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.4113   3.4147   1.0500   0.1585   0.2515 &  24.1827 r
  mprj/i_BUF[108]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1388   1.0500            0.1612 &  24.3438 r
  mprj/buf_i[108] (net)                                  2   0.0139 
  mprj/i_FF[108]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0384   0.1388   1.0500   0.0156   0.0165 &  24.3604 r
  data arrival time                                                                                                 24.3604

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0061   0.2370   0.9500  -0.0021   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   0.9500            3.0180 &  33.1298 r
  mprj/clk (net)                                       826   2.9126 
  mprj/i_FF[108]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.8422   0.9500   0.0000   0.9153 &  34.0451 r
  clock reconvergence pessimism                                                                           0.0000    34.0451
  clock uncertainty                                                                                      -0.1000    33.9451
  library setup time                                                                    1.0000           -0.0870    33.8581
  data required time                                                                                                33.8581
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.8581
  data arrival time                                                                                                -24.3604
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.4978

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2131 
  total derate : arrival time                                                                            -0.0204 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2336 

  slack (with derating applied) (MET)                                                                     9.4978 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.7313 



  Startpoint: la_oenb[50]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[114]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[50] (in)                                                             3.5533                     2.0089 &  24.0089 r
  la_oenb[50] (net)                                      2   0.2068 
  mprj/la_oenb[50] (user_proj_example)                                         0.0000   1.0500            0.0000 &  24.0089 r
  mprj/la_oenb[50] (net) 
  mprj/i_BUF[114]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.1857   3.5598   1.0500   0.0700   0.1684 &  24.1773 r
  mprj/i_BUF[114]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1297   1.0500            0.1431 &  24.3204 r
  mprj/buf_i[114] (net)                                  1   0.0085 
  mprj/i_FF[114]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0698   0.1297   1.0500   0.0285   0.0300 &  24.3504 r
  data arrival time                                                                                                 24.3504

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0061   0.2370   0.9500  -0.0021   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   0.9500            3.0180 &  33.1298 r
  mprj/clk (net)                                       826   2.9126 
  mprj/i_FF[114]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.8422   0.9500   0.0000   0.9041 &  34.0339 r
  clock reconvergence pessimism                                                                           0.0000    34.0339
  clock uncertainty                                                                                      -0.1000    33.9339
  library setup time                                                                    1.0000           -0.0851    33.8489
  data required time                                                                                                33.8489
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.8489
  data arrival time                                                                                                -24.3504
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.4984

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2125 
  total derate : arrival time                                                                            -0.0163 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2288 

  slack (with derating applied) (MET)                                                                     9.4984 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.7272 



  Startpoint: la_oenb[33]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[97]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[33] (in)                                                             3.3230                     1.8826 &  23.8826 r
  la_oenb[33] (net)                                      2   0.1935 
  mprj/la_oenb[33] (user_proj_example)                                         0.0000   1.0500            0.0000 &  23.8826 r
  mprj/la_oenb[33] (net) 
  mprj/i_BUF[97]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.3876   3.3279   1.0500   0.1560   0.2432 &  24.1258 r
  mprj/i_BUF[97]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1386   1.0500            0.1663 &  24.2921 r
  mprj/buf_i[97] (net)                                   2   0.0145 
  mprj/i_FF[97]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0050   0.1386   1.0500   0.0019   0.0022 &  24.2944 r
  data arrival time                                                                                                 24.2944

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0061   0.2370   0.9500  -0.0021   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   0.9500            3.0180 &  33.1298 r
  mprj/clk (net)                                       826   2.9126 
  mprj/i_FF[97]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.8249   0.9500   0.0000   0.8553 &  33.9851 r
  clock reconvergence pessimism                                                                           0.0000    33.9851
  clock uncertainty                                                                                      -0.1000    33.8851
  library setup time                                                                    1.0000           -0.0868    33.7983
  data required time                                                                                                33.7983
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.7983
  data arrival time                                                                                                -24.2944
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.5040

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2100 
  total derate : arrival time                                                                            -0.0196 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2296 

  slack (with derating applied) (MET)                                                                     9.5040 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.7336 



  Startpoint: la_data_in[7]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[135]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[7] (in)                                                           3.1976                     1.8110 &  23.8110 r
  la_data_in[7] (net)                                    2   0.1861 
  mprj/la_data_in[7] (user_proj_example)                                       0.0000   1.0500            0.0000 &  23.8110 r
  mprj/la_data_in[7] (net) 
  mprj/i_BUF[135]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.2010   3.2020   1.0500   0.0766   0.1558 &  23.9668 r
  mprj/i_BUF[135]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1160   1.0500            0.1520 &  24.1188 r
  mprj/buf_i[135] (net)                                  1   0.0042 
  mprj/i_FF[135]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1160   1.0500   0.0000   0.0000 &  24.1188 r
  data arrival time                                                                                                 24.1188

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0061   0.2370   0.9500  -0.0021   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   0.9500            3.0180 &  33.1298 r
  mprj/clk (net)                                       826   2.9126 
  mprj/i_FF[135]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.8135   0.9500   0.0000   0.6819 &  33.8117 r
  clock reconvergence pessimism                                                                           0.0000    33.8117
  clock uncertainty                                                                                      -0.1000    33.7117
  library setup time                                                                    1.0000           -0.0818    33.6299
  data required time                                                                                                33.6299
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.6299
  data arrival time                                                                                                -24.1188
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.5111

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2008 
  total derate : arrival time                                                                            -0.0147 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2155 

  slack (with derating applied) (MET)                                                                     9.5111 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.7266 



  Startpoint: la_data_in[28]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[156]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[28] (in)                                                          3.1924                     1.8071 &  23.8071 r
  la_data_in[28] (net)                                   2   0.1858 
  mprj/la_data_in[28] (user_proj_example)                                      0.0000   1.0500            0.0000 &  23.8071 r
  mprj/la_data_in[28] (net) 
  mprj/i_BUF[156]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.4149   3.1970   1.0500   0.1682   0.2526 &  24.0597 r
  mprj/i_BUF[156]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1641   1.0500            0.1974 &  24.2571 r
  mprj/buf_i[156] (net)                                  2   0.0313 
  mprj/i_FF[156]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0857   0.1641   1.0500   0.0350   0.0373 &  24.2944 r
  data arrival time                                                                                                 24.2944

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0061   0.2370   0.9500  -0.0021   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   0.9500            3.0180 &  33.1298 r
  mprj/clk (net)                                       826   2.9126 
  mprj/i_FF[156]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.8422   0.9500   0.0000   0.9107 &  34.0405 r
  clock reconvergence pessimism                                                                           0.0000    34.0405
  clock uncertainty                                                                                      -0.1000    33.9405
  library setup time                                                                    1.0000           -0.0892    33.8513
  data required time                                                                                                33.8513
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.8513
  data arrival time                                                                                                -24.2944
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.5569

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2129 
  total derate : arrival time                                                                            -0.0232 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2361 

  slack (with derating applied) (MET)                                                                     9.5569 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.7930 



  Startpoint: la_oenb[28]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[92]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[28] (in)                                                             3.1069                     1.7614 &  23.7614 r
  la_oenb[28] (net)                                      2   0.1809 
  mprj/la_oenb[28] (user_proj_example)                                         0.0000   1.0500            0.0000 &  23.7614 r
  mprj/la_oenb[28] (net) 
  mprj/i_BUF[92]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.4563   3.1110   1.0500   0.1825   0.2605 &  24.0220 r
  mprj/i_BUF[92]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1577   1.0500            0.1967 &  24.2187 r
  mprj/buf_i[92] (net)                                   2   0.0280 
  mprj/i_FF[92]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0722   0.1577   1.0500   0.0287   0.0307 &  24.2493 r
  data arrival time                                                                                                 24.2493

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0061   0.2370   0.9500  -0.0021   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   0.9500            3.0180 &  33.1298 r
  mprj/clk (net)                                       826   2.9126 
  mprj/i_FF[92]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.8169   0.9500   0.0000   0.9011 &  34.0308 r
  clock reconvergence pessimism                                                                           0.0000    34.0308
  clock uncertainty                                                                                      -0.1000    33.9308
  library setup time                                                                    1.0000           -0.0886    33.8423
  data required time                                                                                                33.8423
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.8423
  data arrival time                                                                                                -24.2493
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.5929

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2124 
  total derate : arrival time                                                                            -0.0232 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2356 

  slack (with derating applied) (MET)                                                                     9.5929 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.8285 



  Startpoint: io_in[26] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[218]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[26] (in)                                                               3.1665                     1.7893 &  23.7893 r
  io_in[26] (net)                                        2   0.1841 
  mprj/io_in[26] (user_proj_example)                                           0.0000   1.0500            0.0000 &  23.7893 r
  mprj/io_in[26] (net) 
  mprj/i_BUF[218]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   3.1716   1.0500   0.0000   0.0804 &  23.8697 r
  mprj/i_BUF[218]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1605   1.0500            0.1957 &  24.0654 r
  mprj/buf_i[218] (net)                                  2   0.0293 
  mprj/i_FF[218]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1606   1.0500   0.0000   0.0006 &  24.0660 r
  data arrival time                                                                                                 24.0660

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0061   0.2370   0.9500  -0.0021   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   0.9500            3.0180 &  33.1298 r
  mprj/clk (net)                                       826   2.9126 
  mprj/i_FF[218]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.8052   0.9500   0.0000   0.7249 &  33.8547 r
  clock reconvergence pessimism                                                                           0.0000    33.8547
  clock uncertainty                                                                                      -0.1000    33.7547
  library setup time                                                                    1.0000           -0.0886    33.6661
  data required time                                                                                                33.6661
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.6661
  data arrival time                                                                                                -24.0660
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.6001

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2031 
  total derate : arrival time                                                                            -0.0132 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2163 

  slack (with derating applied) (MET)                                                                     9.6001 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.8164 



  Startpoint: la_oenb[48]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[112]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[48] (in)                                                             3.4862                     1.9690 &  23.9690 r
  la_oenb[48] (net)                                      2   0.2027 
  mprj/la_oenb[48] (user_proj_example)                                         0.0000   1.0500            0.0000 &  23.9690 r
  mprj/la_oenb[48] (net) 
  mprj/i_BUF[112]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   3.4926   1.0500   0.0000   0.0941 &  24.0631 r
  mprj/i_BUF[112]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1395   1.0500            0.1572 &  24.2203 r
  mprj/buf_i[112] (net)                                  2   0.0138 
  mprj/i_FF[112]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0176   0.1395   1.0500   0.0070   0.0075 &  24.2278 r
  data arrival time                                                                                                 24.2278

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0061   0.2370   0.9500  -0.0021   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   0.9500            3.0180 &  33.1298 r
  mprj/clk (net)                                       826   2.9126 
  mprj/i_FF[112]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.8422   0.9500   0.0000   0.9206 &  34.0504 r
  clock reconvergence pessimism                                                                           0.0000    34.0504
  clock uncertainty                                                                                      -0.1000    33.9504
  library setup time                                                                    1.0000           -0.0872    33.8632
  data required time                                                                                                33.8632
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.8632
  data arrival time                                                                                                -24.2278
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.6354

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2134 
  total derate : arrival time                                                                            -0.0123 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2257 

  slack (with derating applied) (MET)                                                                     9.6354 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.8611 



  Startpoint: la_data_in[9]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[137]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[9] (in)                                                           3.0416                     1.7243 &  23.7243 r
  la_data_in[9] (net)                                    2   0.1771 
  mprj/la_data_in[9] (user_proj_example)                                       0.0000   1.0500            0.0000 &  23.7243 r
  mprj/la_data_in[9] (net) 
  mprj/i_BUF[137]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.1688   3.0454   1.0500   0.0654   0.1367 &  23.8610 r
  mprj/i_BUF[137]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1116   1.0500            0.1576 &  24.0186 r
  mprj/buf_i[137] (net)                                  1   0.0030 
  mprj/i_FF[137]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1116   1.0500   0.0000   0.0000 &  24.0186 r
  data arrival time                                                                                                 24.0186

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0061   0.2370   0.9500  -0.0021   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   0.9500            3.0180 &  33.1298 r
  mprj/clk (net)                                       826   2.9126 
  mprj/i_FF[137]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.8189   0.9500   0.0000   0.7086 &  33.8384 r
  clock reconvergence pessimism                                                                           0.0000    33.8384
  clock uncertainty                                                                                      -0.1000    33.7384
  library setup time                                                                    1.0000           -0.0809    33.6575
  data required time                                                                                                33.6575
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.6575
  data arrival time                                                                                                -24.0186
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.6389

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2022 
  total derate : arrival time                                                                            -0.0140 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2163 

  slack (with derating applied) (MET)                                                                     9.6389 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.8551 



  Startpoint: la_oenb[31]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[95]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[31] (in)                                                             3.1558                     1.7878 &  23.7878 r
  la_oenb[31] (net)                                      2   0.1837 
  mprj/la_oenb[31] (user_proj_example)                                         0.0000   1.0500            0.0000 &  23.7878 r
  mprj/la_oenb[31] (net) 
  mprj/i_BUF[95]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.3088   3.1601   1.0500   0.1227   0.2019 &  23.9897 r
  mprj/i_BUF[95]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1343   1.0500            0.1725 &  24.1622 r
  mprj/buf_i[95] (net)                                   2   0.0134 
  mprj/i_FF[95]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1343   1.0500   0.0000   0.0002 &  24.1624 r
  data arrival time                                                                                                 24.1624

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0061   0.2370   0.9500  -0.0021   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   0.9500            3.0180 &  33.1298 r
  mprj/clk (net)                                       826   2.9126 
  mprj/i_FF[95]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.8236   0.9500   0.0000   0.8661 &  33.9958 r
  clock reconvergence pessimism                                                                           0.0000    33.9958
  clock uncertainty                                                                                      -0.1000    33.8958
  library setup time                                                                    1.0000           -0.0858    33.8100
  data required time                                                                                                33.8100
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.8100
  data arrival time                                                                                                -24.1624
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.6476

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2105 
  total derate : arrival time                                                                            -0.0178 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2284 

  slack (with derating applied) (MET)                                                                     9.6476 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.8760 



  Startpoint: la_oenb[42]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[106]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[42] (in)                                                             3.3055                     1.8687 &  23.8687 r
  la_oenb[42] (net)                                      2   0.1923 
  mprj/la_oenb[42] (user_proj_example)                                         0.0000   1.0500            0.0000 &  23.8687 r
  mprj/la_oenb[42] (net) 
  mprj/i_BUF[106]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.1141   3.3110   1.0500   0.0430   0.1292 &  23.9978 r
  mprj/i_BUF[106]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1389   1.0500            0.1676 &  24.1655 r
  mprj/buf_i[106] (net)                                  2   0.0148 
  mprj/i_FF[106]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0059   0.1389   1.0500   0.0022   0.0025 &  24.1680 r
  data arrival time                                                                                                 24.1680

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0061   0.2370   0.9500  -0.0021   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   0.9500            3.0180 &  33.1298 r
  mprj/clk (net)                                       826   2.9126 
  mprj/i_FF[106]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.8422   0.9500   0.0000   0.9041 &  34.0339 r
  clock reconvergence pessimism                                                                           0.0000    34.0339
  clock uncertainty                                                                                      -0.1000    33.9339
  library setup time                                                                    1.0000           -0.0870    33.8468
  data required time                                                                                                33.8468
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.8468
  data arrival time                                                                                                -24.1680
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.6788

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2125 
  total derate : arrival time                                                                            -0.0143 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2268 

  slack (with derating applied) (MET)                                                                     9.6788 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.9056 



  Startpoint: la_oenb[32]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[96]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[32] (in)                                                             3.0785                     1.7444 &  23.7444 r
  la_oenb[32] (net)                                      2   0.1792 
  mprj/la_oenb[32] (user_proj_example)                                         0.0000   1.0500            0.0000 &  23.7444 r
  mprj/la_oenb[32] (net) 
  mprj/i_BUF[96]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.2200   3.0826   1.0500   0.0862   0.1611 &  23.9055 r
  mprj/i_BUF[96]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1163   1.0500            0.1597 &  24.0652 r
  mprj/buf_i[96] (net)                                   1   0.0051 
  mprj/i_FF[96]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0061   0.1163   1.0500   0.0023   0.0025 &  24.0677 r
  data arrival time                                                                                                 24.0677

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0061   0.2370   0.9500  -0.0021   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   0.9500            3.0180 &  33.1298 r
  mprj/clk (net)                                       826   2.9126 
  mprj/i_FF[96]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.8238   0.9500   0.0000   0.8657 &  33.9955 r
  clock reconvergence pessimism                                                                           0.0000    33.9955
  clock uncertainty                                                                                      -0.1000    33.8955
  library setup time                                                                    1.0000           -0.0819    33.8136
  data required time                                                                                                33.8136
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.8136
  data arrival time                                                                                                -24.0677
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.7459

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2105 
  total derate : arrival time                                                                            -0.0154 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2259 

  slack (with derating applied) (MET)                                                                     9.7459 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.9718 



  Startpoint: la_oenb[29]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[93]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[29] (in)                                                             3.0248                     1.7124 &  23.7124 r
  la_oenb[29] (net)                                      2   0.1760 
  mprj/la_oenb[29] (user_proj_example)                                         0.0000   1.0500            0.0000 &  23.7124 r
  mprj/la_oenb[29] (net) 
  mprj/i_BUF[93]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.1067   3.0291   1.0500   0.0402   0.1118 &  23.8243 r
  mprj/i_BUF[93]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1345   1.0500            0.1807 &  24.0049 r
  mprj/buf_i[93] (net)                                   2   0.0144 
  mprj/i_FF[93]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0456   0.1345   1.0500   0.0180   0.0191 &  24.0240 r
  data arrival time                                                                                                 24.0240

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0061   0.2370   0.9500  -0.0021   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   0.9500            3.0180 &  33.1298 r
  mprj/clk (net)                                       826   2.9126 
  mprj/i_FF[93]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.8244   0.9500   0.0000   0.8869 &  34.0167 r
  clock reconvergence pessimism                                                                           0.0000    34.0167
  clock uncertainty                                                                                      -0.1000    33.9167
  library setup time                                                                    1.0000           -0.0859    33.8308
  data required time                                                                                                33.8308
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.8308
  data arrival time                                                                                                -24.0240
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.8068

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2116 
  total derate : arrival time                                                                            -0.0148 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2265 

  slack (with derating applied) (MET)                                                                     9.8068 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                         10.0333 



  Startpoint: la_oenb[17]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[81]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[17] (in)                                                             2.9737                     1.6895 &  23.6895 r
  la_oenb[17] (net)                                      2   0.1733 
  mprj/la_oenb[17] (user_proj_example)                                         0.0000   1.0500            0.0000 &  23.6895 r
  mprj/la_oenb[17] (net) 
  mprj/i_BUF[81]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.0000   2.9768   1.0500   0.0000   0.0608 &  23.7503 r
  mprj/i_BUF[81]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1139   1.0500            0.1637 &  23.9140 r
  mprj/buf_i[81] (net)                                   1   0.0047 
  mprj/i_FF[81]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1139   1.0500   0.0000   0.0000 &  23.9140 r
  data arrival time                                                                                                 23.9140

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0061   0.2370   0.9500  -0.0021   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   0.9500            3.0180 &  33.1298 r
  mprj/clk (net)                                       826   2.9126 
  mprj/i_FF[81]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.8297   0.9500   0.0000   0.7735 &  33.9033 r
  clock reconvergence pessimism                                                                           0.0000    33.9033
  clock uncertainty                                                                                      -0.1000    33.8033
  library setup time                                                                    1.0000           -0.0815    33.7218
  data required time                                                                                                33.7218
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.7218
  data arrival time                                                                                                -23.9140
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.8078

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2057 
  total derate : arrival time                                                                            -0.0107 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2164 

  slack (with derating applied) (MET)                                                                     9.8078 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                         10.0242 



  Startpoint: la_data_in[18]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[146]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[18] (in)                                                          2.9277                     1.6584 &  23.6584 r
  la_data_in[18] (net)                                   2   0.1703 
  mprj/la_data_in[18] (user_proj_example)                                      0.0000   1.0500            0.0000 &  23.6584 r
  mprj/la_data_in[18] (net) 
  mprj/i_BUF[146]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   2.9314   1.0500   0.0000   0.0658 &  23.7242 r
  mprj/i_BUF[146]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1132   1.0500            0.1655 &  23.8897 r
  mprj/buf_i[146] (net)                                  1   0.0047 
  mprj/i_FF[146]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1132   1.0500   0.0000   0.0001 &  23.8898 r
  data arrival time                                                                                                 23.8898

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0061   0.2370   0.9500  -0.0021   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   0.9500            3.0180 &  33.1298 r
  mprj/clk (net)                                       826   2.9126 
  mprj/i_FF[146]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.8286   0.9500   0.0000   0.7649 &  33.8947 r
  clock reconvergence pessimism                                                                           0.0000    33.8947
  clock uncertainty                                                                                      -0.1000    33.7947
  library setup time                                                                    1.0000           -0.0813    33.7134
  data required time                                                                                                33.7134
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.7134
  data arrival time                                                                                                -23.8898
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.8236

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2052 
  total derate : arrival time                                                                            -0.0110 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2162 

  slack (with derating applied) (MET)                                                                     9.8236 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                         10.0398 



  Startpoint: io_in[18] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[210]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[18] (in)                                                               2.2945                     1.3102 &  23.3102 r
  io_in[18] (net)                                        2   0.1338 
  mprj/io_in[18] (user_proj_example)                                           0.0000   1.0500            0.0000 &  23.3102 r
  mprj/io_in[18] (net) 
  mprj/i_BUF[210]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.2098   2.2956   1.0500   0.0850   0.1210 &  23.4312 r
  mprj/i_BUF[210]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1460   1.0500            0.2287 &  23.6599 r
  mprj/buf_i[210] (net)                                  2   0.0288 
  mprj/i_FF[210]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1460   1.0500   0.0000   0.0007 &  23.6606 r
  data arrival time                                                                                                 23.6606

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0061   0.2370   0.9500  -0.0021   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   0.9500            3.0180 &  33.1298 r
  mprj/clk (net)                                       826   2.9126 
  mprj/i_FF[210]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.8049   0.9500   0.0000   0.7032 &  33.8330 r
  clock reconvergence pessimism                                                                           0.0000    33.8330
  clock uncertainty                                                                                      -0.1000    33.7330
  library setup time                                                                    1.0000           -0.0878    33.6452
  data required time                                                                                                33.6452
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.6452
  data arrival time                                                                                                -23.6606
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.9846

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2020 
  total derate : arrival time                                                                            -0.0167 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2186 

  slack (with derating applied) (MET)                                                                     9.9846 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                         10.2032 



1
