

================================================================
== Vivado HLS Report for 'convergence'
================================================================
* Date:           Fri Nov 29 11:19:46 2019

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        fractale_hls
* Solution:       solution1
* Product family: artix7
* Target device:  xc7a100tcsg324-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     3.908|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    1|  100|    1|  100|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %clk), !map !186"   --->   Operation 3 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %reset), !map !190"   --->   Operation 4 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %zoom), !map !194"   --->   Operation 5 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %offset_X), !map !198"   --->   Operation 6 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %offset_Y), !map !202"   --->   Operation 7 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %s_out), !map !206"   --->   Operation 8 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i10* %out_x), !map !210"   --->   Operation 9 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i9* %out_y), !map !214"   --->   Operation 10 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %s_out, [8 x i8]* @p_str26, i32 0, i32 0, [1 x i8]* @p_str24, i32 0, i32 0, [1 x i8]* @p_str24, [1 x i8]* @p_str24, [1 x i8]* @p_str24, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str24, [1 x i8]* @p_str24) nounwind" [fractale_hls/src/convergence.h:19]   --->   Operation 11 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPort([1 x i8]* @p_str24, i32 5, [1 x i8]* @p_str24, [1 x i8]* @p_str24, i32 0, i32 0, i8* %s_out) nounwind" [fractale_hls/src/convergence.h:19]   --->   Operation 12 'specport' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([12 x i8]* @p_str4, [12 x i8]* @p_str4) nounwind" [fractale_hls/src/convergence.h:20]   --->   Operation 13 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%convergence_ssdm_s = load i1* @convergence_ssdm_thread_M_do_convergence, align 1" [fractale_hls/src/convergence.h:21]   --->   Operation 14 'load' 'convergence_ssdm_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "br i1 %convergence_ssdm_s, label %1, label %._crit_edge" [fractale_hls/src/convergence.h:21]   --->   Operation 15 'br' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [2/2] (0.00ns)   --->   "call void @"convergence::do_convergence"(i1* %clk, i1* %reset, i8* %zoom, float* %offset_X, float* %offset_Y, i8* %s_out, i10* %out_x, i9* %out_y)" [fractale_hls/src/convergence.h:21]   --->   Operation 16 'call' <Predicate = (convergence_ssdm_s)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 17 [1/2] (0.00ns)   --->   "call void @"convergence::do_convergence"(i1* %clk, i1* %reset, i8* %zoom, float* %offset_X, float* %offset_Y, i8* %s_out, i10* %out_x, i9* %out_y)" [fractale_hls/src/convergence.h:21]   --->   Operation 17 'call' <Predicate = (convergence_ssdm_s)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "br label %._crit_edge" [fractale_hls/src/convergence.h:21]   --->   Operation 18 'br' <Predicate = (convergence_ssdm_s)> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecProcessDecl([12 x i8]* @p_str4, i32 2, [15 x i8]* @p_str28) nounwind" [fractale_hls/src/convergence.h:21]   --->   Operation 19 'specprocessdecl' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecSensitive([15 x i8]* @p_str28, [4 x i8]* @p_str8, i1* %clk, i32 1) nounwind" [fractale_hls/src/convergence.h:22]   --->   Operation 20 'specsensitive' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecSensitive([15 x i8]* @p_str28, [6 x i8]* @p_str9, i1* %reset, i32 3) nounwind" [fractale_hls/src/convergence.h:23]   --->   Operation 21 'specsensitive' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPort([12 x i8]* @p_str4, i32 0, [7 x i8]* @p_str7, [4 x i8]* @p_str8, i32 0, i32 0, i1* %clk) nounwind" [fractale_hls/src/convergence.h:24]   --->   Operation 22 'specport' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPort([12 x i8]* @p_str4, i32 0, [7 x i8]* @p_str7, [6 x i8]* @p_str9, i32 0, i32 0, i1* %reset) nounwind" [fractale_hls/src/convergence.h:25]   --->   Operation 23 'specport' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPort([12 x i8]* @p_str4, i32 0, [13 x i8]* @p_str16, [5 x i8]* @p_str17, i32 0, i32 0, i8* %zoom) nounwind" [fractale_hls/src/convergence.h:26]   --->   Operation 24 'specport' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPort([12 x i8]* @p_str4, i32 0, [8 x i8]* @p_str18, [9 x i8]* @p_str19, i32 0, i32 0, float* %offset_X) nounwind" [fractale_hls/src/convergence.h:27]   --->   Operation 25 'specport' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPort([12 x i8]* @p_str4, i32 0, [8 x i8]* @p_str18, [9 x i8]* @p_str20, i32 0, i32 0, float* %offset_Y) nounwind" [fractale_hls/src/convergence.h:28]   --->   Operation 26 'specport' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %s_out, [8 x i8]* @p_str26, i32 0, i32 0, [1 x i8]* @p_str24, i32 0, i32 0, [1 x i8]* @p_str24, [1 x i8]* @p_str24, [1 x i8]* @p_str24, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str24, [1 x i8]* @p_str24) nounwind" [fractale_hls/src/convergence.h:29]   --->   Operation 27 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPort([12 x i8]* @p_str4, i32 5, [13 x i8]* @p_str16, [6 x i8]* @p_str29, i32 0, i32 0, i8* %s_out) nounwind" [fractale_hls/src/convergence.h:30]   --->   Operation 28 'specport' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPort([12 x i8]* @p_str4, i32 1, [14 x i8]* @p_str10, [6 x i8]* @p_str30, i32 0, i32 0, i10* %out_x) nounwind" [fractale_hls/src/convergence.h:31]   --->   Operation 29 'specport' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPort([12 x i8]* @p_str4, i32 1, [13 x i8]* @p_str12, [6 x i8]* @p_str31, i32 0, i32 0, i9* %out_y) nounwind" [fractale_hls/src/convergence.h:32]   --->   Operation 30 'specport' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "ret void" [fractale_hls/src/convergence.h:23]   --->   Operation 31 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 0ns
The critical path consists of the following:

 <State 2>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
