#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Wed May 11 09:37:35 2022
# Process ID: 12239
# Current directory: /home/ingargio/4IR/Projet_Info/Processor/Processor.runs/synth_1
# Command line: vivado -log Chemin_donnees.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source Chemin_donnees.tcl
# Log file: /home/ingargio/4IR/Projet_Info/Processor/Processor.runs/synth_1/Chemin_donnees.vds
# Journal file: /home/ingargio/4IR/Projet_Info/Processor/Processor.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source Chemin_donnees.tcl -notrace
Command: synth_design -top Chemin_donnees -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 12338 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1255.270 ; gain = 83.828 ; free physical = 59292 ; free virtual = 70845
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Chemin_donnees' [/home/ingargio/4IR/Projet_Info/Processor/Processor.srcs/sources_1/new/Chemin_donnees.vhd:46]
INFO: [Synth 8-3491] module 'Banc_Memoire_Instructions' declared at '/home/ingargio/4IR/Projet_Info/Processor/Processor.srcs/sources_1/new/Banc_Memoire_Instructions.vhd:36' bound to instance 'Uut_inst' of component 'Banc_Memoire_Instructions' [/home/ingargio/4IR/Projet_Info/Processor/Processor.srcs/sources_1/new/Chemin_donnees.vhd:143]
INFO: [Synth 8-638] synthesizing module 'Banc_Memoire_Instructions' [/home/ingargio/4IR/Projet_Info/Processor/Processor.srcs/sources_1/new/Banc_Memoire_Instructions.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'Banc_Memoire_Instructions' (1#1) [/home/ingargio/4IR/Projet_Info/Processor/Processor.srcs/sources_1/new/Banc_Memoire_Instructions.vhd:42]
INFO: [Synth 8-3491] module 'Banc_Memoire_Donnees' declared at '/home/ingargio/4IR/Projet_Info/Processor/Processor.srcs/sources_1/new/Banc_Memoire_Donnees.vhd:36' bound to instance 'Uut_don' of component 'Banc_Memoire_Donnees' [/home/ingargio/4IR/Projet_Info/Processor/Processor.srcs/sources_1/new/Chemin_donnees.vhd:149]
INFO: [Synth 8-638] synthesizing module 'Banc_Memoire_Donnees' [/home/ingargio/4IR/Projet_Info/Processor/Processor.srcs/sources_1/new/Banc_Memoire_Donnees.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'Banc_Memoire_Donnees' (2#1) [/home/ingargio/4IR/Projet_Info/Processor/Processor.srcs/sources_1/new/Banc_Memoire_Donnees.vhd:45]
INFO: [Synth 8-3491] module 'Banc_Registre' declared at '/home/ingargio/4IR/Projet_Info/Processor/Processor.srcs/sources_1/new/Banc_Registre.vhd:36' bound to instance 'Uut_reg' of component 'Banc_Registre' [/home/ingargio/4IR/Projet_Info/Processor/Processor.srcs/sources_1/new/Chemin_donnees.vhd:158]
INFO: [Synth 8-638] synthesizing module 'Banc_Registre' [/home/ingargio/4IR/Projet_Info/Processor/Processor.srcs/sources_1/new/Banc_Registre.vhd:48]
INFO: [Synth 8-256] done synthesizing module 'Banc_Registre' (3#1) [/home/ingargio/4IR/Projet_Info/Processor/Processor.srcs/sources_1/new/Banc_Registre.vhd:48]
INFO: [Synth 8-3491] module 'UAL' declared at '/home/ingargio/4IR/Projet_Info/Processor/Processor.srcs/sources_1/new/UAL.vhd:37' bound to instance 'Uut_ual' of component 'UAL' [/home/ingargio/4IR/Projet_Info/Processor/Processor.srcs/sources_1/new/Chemin_donnees.vhd:170]
INFO: [Synth 8-638] synthesizing module 'UAL' [/home/ingargio/4IR/Projet_Info/Processor/Processor.srcs/sources_1/new/UAL.vhd:53]
INFO: [Synth 8-256] done synthesizing module 'UAL' (4#1) [/home/ingargio/4IR/Projet_Info/Processor/Processor.srcs/sources_1/new/UAL.vhd:53]
WARNING: [Synth 8-6014] Unused sequential element C_DI_EX_reg was removed.  [/home/ingargio/4IR/Projet_Info/Processor/Processor.srcs/sources_1/new/Chemin_donnees.vhd:239]
WARNING: [Synth 8-3936] Found unconnected internal register 'A_MEM_RE_reg' and it is trimmed from '8' to '4' bits. [/home/ingargio/4IR/Projet_Info/Processor/Processor.srcs/sources_1/new/Chemin_donnees.vhd:218]
WARNING: [Synth 8-3936] Found unconnected internal register 'C_LI_DI_reg' and it is trimmed from '8' to '4' bits. [/home/ingargio/4IR/Projet_Info/Processor/Processor.srcs/sources_1/new/Chemin_donnees.vhd:197]
INFO: [Synth 8-256] done synthesizing module 'Chemin_donnees' (5#1) [/home/ingargio/4IR/Projet_Info/Processor/Processor.srcs/sources_1/new/Chemin_donnees.vhd:46]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1322.895 ; gain = 151.453 ; free physical = 59277 ; free virtual = 70832
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1322.895 ; gain = 151.453 ; free physical = 59282 ; free virtual = 70838
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1330.898 ; gain = 159.457 ; free physical = 59281 ; free virtual = 70836
---------------------------------------------------------------------------------
WARNING: [Synth 8-327] inferring latch for variable 'result_reg' [/home/ingargio/4IR/Projet_Info/Processor/Processor.srcs/sources_1/new/UAL.vhd:60]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1366.039 ; gain = 194.598 ; free physical = 59179 ; free virtual = 70751
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               31 Bit    Registers := 1     
	                8 Bit    Registers := 291   
	                4 Bit    Registers := 5     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   3 Input     31 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 302   
	 256 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 547   
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Chemin_donnees 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 18    
	                4 Bit    Registers := 5     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 1     
Module Banc_Memoire_Instructions 
Detailed RTL Component Info : 
+---Registers : 
	               31 Bit    Registers := 1     
+---Muxes : 
	   3 Input     31 Bit        Muxes := 1     
	 256 Input      2 Bit        Muxes := 1     
Module Banc_Memoire_Donnees 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 257   
+---Muxes : 
	   2 Input      8 Bit        Muxes := 264   
	   2 Input      1 Bit        Muxes := 512   
Module Banc_Registre 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 16    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 34    
	   2 Input      1 Bit        Muxes := 32    
Module UAL 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3886] merging instance 'Uut_inst/Vout_reg[28]' (FD) to 'Uut_inst/Vout_reg[30]'
INFO: [Synth 8-3886] merging instance 'Uut_inst/Vout_reg[29]' (FD) to 'Uut_inst/Vout_reg[27]'
INFO: [Synth 8-3886] merging instance 'Uut_inst/Vout_reg[5]' (FD) to 'Uut_inst/Vout_reg[27]'
INFO: [Synth 8-3886] merging instance 'Uut_inst/Vout_reg[4]' (FD) to 'Uut_inst/Vout_reg[27]'
INFO: [Synth 8-3886] merging instance 'Uut_inst/Vout_reg[30]' (FD) to 'Uut_inst/Vout_reg[26]'
INFO: [Synth 8-3886] merging instance 'Uut_inst/Vout_reg[12]' (FD) to 'Uut_inst/Vout_reg[27]'
INFO: [Synth 8-3886] merging instance 'Uut_inst/Vout_reg[13]' (FD) to 'Uut_inst/Vout_reg[27]'
INFO: [Synth 8-3886] merging instance 'Uut_inst/Vout_reg[14]' (FD) to 'Uut_inst/Vout_reg[27]'
INFO: [Synth 8-3886] merging instance 'Uut_inst/Vout_reg[27]' (FD) to 'Uut_inst/Vout_reg[25]'
INFO: [Synth 8-3886] merging instance 'Uut_inst/Vout_reg[24]' (FD) to 'Uut_inst/Vout_reg[8]'
INFO: [Synth 8-3886] merging instance 'Uut_inst/Vout_reg[25]' (FD) to 'Uut_inst/Vout_reg[23]'
INFO: [Synth 8-3886] merging instance 'Uut_inst/Vout_reg[26]' (FD) to 'Uut_inst/Vout_reg[16]'
INFO: [Synth 8-3886] merging instance 'Uut_inst/Vout_reg[15]' (FD) to 'Uut_inst/Vout_reg[23]'
INFO: [Synth 8-3886] merging instance 'Uut_inst/Vout_reg[23]' (FD) to 'Uut_inst/Vout_reg[22]'
INFO: [Synth 8-3886] merging instance 'Uut_inst/Vout_reg[22]' (FD) to 'Uut_inst/Vout_reg[21]'
INFO: [Synth 8-3886] merging instance 'Uut_inst/Vout_reg[20]' (FD) to 'Uut_inst/Vout_reg[21]'
INFO: [Synth 8-3886] merging instance 'Uut_inst/Vout_reg[21]' (FD) to 'Uut_inst/Vout_reg[19]'
INFO: [Synth 8-3886] merging instance 'Uut_inst/Vout_reg[17]' (FD) to 'Uut_inst/Vout_reg[2]'
INFO: [Synth 8-3886] merging instance 'Uut_inst/Vout_reg[18]' (FD) to 'Uut_inst/Vout_reg[8]'
INFO: [Synth 8-3886] merging instance 'Uut_inst/Vout_reg[16]' (FD) to 'Uut_inst/Vout_reg[3]'
INFO: [Synth 8-3886] merging instance 'Uut_inst/Vout_reg[19]' (FD) to 'Uut_inst/Vout_reg[11]'
INFO: [Synth 8-3886] merging instance 'A_LI_DI_reg[4]' (FD) to 'OP_LI_DI_reg[0]'
INFO: [Synth 8-3886] merging instance 'A_LI_DI_reg[5]' (FD) to 'OP_LI_DI_reg[3]'
INFO: [Synth 8-3886] merging instance 'A_LI_DI_reg[6]' (FD) to 'OP_LI_DI_reg[0]'
INFO: [Synth 8-3886] merging instance 'B_LI_DI_reg[4]' (FD) to 'OP_LI_DI_reg[3]'
INFO: [Synth 8-3886] merging instance 'B_LI_DI_reg[5]' (FD) to 'OP_LI_DI_reg[3]'
INFO: [Synth 8-3886] merging instance 'B_LI_DI_reg[6]' (FD) to 'OP_LI_DI_reg[3]'
INFO: [Synth 8-3886] merging instance 'A_LI_DI_reg[3]' (FD) to 'OP_LI_DI_reg[3]'
INFO: [Synth 8-3886] merging instance 'A_LI_DI_reg[0]' (FD) to 'OP_LI_DI_reg[2]'
INFO: [Synth 8-3886] merging instance 'A_LI_DI_reg[1]' (FD) to 'OP_LI_DI_reg[3]'
INFO: [Synth 8-3886] merging instance 'A_LI_DI_reg[2]' (FD) to 'OP_LI_DI_reg[0]'
INFO: [Synth 8-3886] merging instance 'Ctrl_Alu_aux_ual_reg[0]' (FD) to 'OP_EX_MEM_reg[0]'
INFO: [Synth 8-3886] merging instance 'Ctrl_Alu_aux_ual_reg[1]' (FD) to 'OP_EX_MEM_reg[1]'
INFO: [Synth 8-3886] merging instance 'B_LI_DI_reg[7]' (FD) to 'OP_LI_DI_reg[3]'
INFO: [Synth 8-3886] merging instance 'OP_LI_DI_reg[7]' (FD) to 'OP_LI_DI_reg[3]'
INFO: [Synth 8-3886] merging instance 'OP_LI_DI_reg[6]' (FD) to 'OP_LI_DI_reg[3]'
INFO: [Synth 8-3886] merging instance 'OP_LI_DI_reg[4]' (FD) to 'OP_LI_DI_reg[3]'
INFO: [Synth 8-3886] merging instance 'OP_LI_DI_reg[5]' (FD) to 'OP_LI_DI_reg[3]'
INFO: [Synth 8-3886] merging instance 'OP_LI_DI_reg[1]' (FD) to 'C_LI_DI_reg[2]'
INFO: [Synth 8-3886] merging instance 'OP_LI_DI_reg[2]' (FD) to 'B_LI_DI_reg[0]'
INFO: [Synth 8-3886] merging instance 'OP_LI_DI_reg[0]' (FD) to 'C_LI_DI_reg[3]'
INFO: [Synth 8-3886] merging instance 'OP_LI_DI_reg[3]' (FD) to 'B_LI_DI_reg[3]'
INFO: [Synth 8-3886] merging instance 'A_DI_EX_reg[4]' (FD) to 'OP_DI_EX_reg[0]'
INFO: [Synth 8-3886] merging instance 'A_DI_EX_reg[5]' (FD) to 'OP_DI_EX_reg[3]'
INFO: [Synth 8-3886] merging instance 'A_DI_EX_reg[6]' (FD) to 'OP_DI_EX_reg[0]'
INFO: [Synth 8-3886] merging instance 'Uut_ual/result_reg[1]' (LD) to 'Uut_ual/result_reg[7]'
INFO: [Synth 8-3886] merging instance 'Uut_ual/result_reg[2]' (LD) to 'Uut_ual/result_reg[7]'
INFO: [Synth 8-3886] merging instance 'Uut_ual/result_reg[3]' (LD) to 'Uut_ual/result_reg[7]'
INFO: [Synth 8-3886] merging instance 'Uut_ual/result_reg[4]' (LD) to 'Uut_ual/result_reg[7]'
INFO: [Synth 8-3886] merging instance 'Uut_ual/result_reg[5]' (LD) to 'Uut_ual/result_reg[7]'
INFO: [Synth 8-3886] merging instance 'Uut_ual/result_reg[6]' (LD) to 'Uut_ual/result_reg[7]'
INFO: [Synth 8-3886] merging instance 'A_DI_EX_reg[3]' (FD) to 'OP_DI_EX_reg[3]'
INFO: [Synth 8-3886] merging instance 'A_DI_EX_reg[0]' (FD) to 'OP_DI_EX_reg[2]'
INFO: [Synth 8-3886] merging instance 'A_DI_EX_reg[1]' (FD) to 'OP_DI_EX_reg[3]'
INFO: [Synth 8-3886] merging instance 'A_DI_EX_reg[2]' (FD) to 'OP_DI_EX_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Uut_ual/result_reg[7] )
INFO: [Synth 8-3886] merging instance 'OP_DI_EX_reg[6]' (FD) to 'OP_DI_EX_reg[3]'
INFO: [Synth 8-3886] merging instance 'OP_DI_EX_reg[1]' (FD) to 'addr_B_aux_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'OP_DI_EX_reg[5]' (FD) to 'OP_DI_EX_reg[3]'
INFO: [Synth 8-3886] merging instance 'OP_DI_EX_reg[4]' (FD) to 'OP_DI_EX_reg[3]'
INFO: [Synth 8-3886] merging instance 'OP_DI_EX_reg[3]' (FD) to 'OP_DI_EX_reg[7]'
INFO: [Synth 8-3886] merging instance 'OP_DI_EX_reg[2]' (FD) to 'addr_A_aux_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'OP_DI_EX_reg[0]' (FD) to 'addr_B_aux_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'OP_DI_EX_reg[7]' (FD) to 'addr_A_aux_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'A_EX_MEM_reg[4]' (FD) to 'OP_EX_MEM_reg[0]'
INFO: [Synth 8-3886] merging instance 'A_EX_MEM_reg[5]' (FD) to 'OP_EX_MEM_reg[7]'
INFO: [Synth 8-3886] merging instance 'A_EX_MEM_reg[6]' (FD) to 'OP_EX_MEM_reg[0]'
INFO: [Synth 8-3886] merging instance 'Uut_inst/Vout_reg[0]' (FD) to 'Uut_inst/Vout_reg[11]'
INFO: [Synth 8-3886] merging instance 'Uut_inst/Vout_reg[1]' (FD) to 'Uut_inst/Vout_reg[11]'
INFO: [Synth 8-3886] merging instance 'Uut_inst/Vout_reg[2]' (FD) to 'Uut_inst/Vout_reg[9]'
INFO: [Synth 8-3886] merging instance 'A_EX_MEM_reg[3]' (FD) to 'OP_EX_MEM_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Uut_inst/Vout_reg[11] )
INFO: [Synth 8-3886] merging instance 'A_EX_MEM_reg[0]' (FD) to 'OP_EX_MEM_reg[2]'
INFO: [Synth 8-3886] merging instance 'A_EX_MEM_reg[1]' (FD) to 'OP_EX_MEM_reg[7]'
INFO: [Synth 8-3886] merging instance 'Uut_inst/Vout_reg[9]' (FD) to 'Uut_inst/Vout_reg[10]'
INFO: [Synth 8-3886] merging instance 'A_EX_MEM_reg[2]' (FD) to 'OP_EX_MEM_reg[0]'
INFO: [Synth 8-3886] merging instance 'OP_EX_MEM_reg[7]' (FD) to 'OP_EX_MEM_reg[4]'
INFO: [Synth 8-3886] merging instance 'OP_EX_MEM_reg[6]' (FD) to 'OP_EX_MEM_reg[4]'
INFO: [Synth 8-3886] merging instance 'OP_EX_MEM_reg[4]' (FD) to 'OP_EX_MEM_reg[5]'
INFO: [Synth 8-3886] merging instance 'OP_EX_MEM_reg[5]' (FD) to 'OP_EX_MEM_reg[3]'
INFO: [Synth 8-3886] merging instance 'C_LI_DI_reg[0]' (FD) to 'B_LI_DI_reg[3]'
INFO: [Synth 8-3886] merging instance 'C_LI_DI_reg[1]' (FD) to 'B_LI_DI_reg[3]'
INFO: [Synth 8-3886] merging instance 'C_LI_DI_reg[2]' (FD) to 'B_LI_DI_reg[1]'
INFO: [Synth 8-3886] merging instance 'A_MEM_RE_reg[3]' (FD) to 'OP_MEM_RE_reg[5]'
INFO: [Synth 8-3886] merging instance 'A_MEM_RE_reg[0]' (FD) to 'OP_MEM_RE_reg[2]'
INFO: [Synth 8-3886] merging instance 'A_MEM_RE_reg[1]' (FD) to 'OP_MEM_RE_reg[5]'
INFO: [Synth 8-3886] merging instance 'B_LI_DI_reg[1]' (FD) to 'B_LI_DI_reg[2]'
INFO: [Synth 8-3886] merging instance 'A_MEM_RE_reg[2]' (FD) to 'OP_MEM_RE_reg[0]'
INFO: [Synth 8-3886] merging instance 'OP_MEM_RE_reg[7]' (FD) to 'OP_MEM_RE_reg[5]'
INFO: [Synth 8-3886] merging instance 'OP_MEM_RE_reg[6]' (FD) to 'OP_MEM_RE_reg[5]'
INFO: [Synth 8-3886] merging instance 'OP_MEM_RE_reg[4]' (FD) to 'OP_MEM_RE_reg[5]'
INFO: [Synth 8-3886] merging instance 'OP_MEM_RE_reg[5]' (FD) to 'OP_MEM_RE_reg[3]'
INFO: [Synth 8-3886] merging instance 'addr_B_aux_reg_reg[0]' (FD) to 'addr_B_aux_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'addr_B_aux_reg_reg[1]' (FD) to 'addr_A_aux_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'addr_B_aux_reg_reg[2]' (FD) to 'addr_A_aux_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'addr_W_aux_reg_reg[3]' (FD) to 'addr_W_aux_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'addr_A_aux_reg_reg[1]' (FD) to 'addr_A_aux_reg_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\B_LI_DI_reg[3] )
INFO: [Synth 8-3886] merging instance 'Uut_reg/Reg_reg[8][0]' (FDE) to 'Uut_reg/Reg_reg[8][7]'
INFO: [Synth 8-3886] merging instance 'Uut_reg/Reg_reg[8][1]' (FDE) to 'Uut_reg/Reg_reg[8][7]'
INFO: [Synth 8-3886] merging instance 'Uut_reg/Reg_reg[8][2]' (FDE) to 'Uut_reg/Reg_reg[8][7]'
INFO: [Synth 8-3886] merging instance 'Uut_reg/Reg_reg[8][3]' (FDE) to 'Uut_reg/Reg_reg[8][7]'
INFO: [Synth 8-3886] merging instance 'Uut_reg/Reg_reg[8][4]' (FDE) to 'Uut_reg/Reg_reg[8][7]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Uut_reg/Reg_reg[8][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\B_LI_DI_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\OP_EX_MEM_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\OP_EX_MEM_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Uut_don/\Mem_reg[255][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Uut_don/\Mem_reg[254][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Uut_don/\Mem_reg[253][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Uut_don/\Mem_reg[252][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Uut_don/\Mem_reg[251][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Uut_don/\Mem_reg[250][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Uut_don/\Mem_reg[249][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Uut_don/\Mem_reg[248][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Uut_don/\Mem_reg[247][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Uut_don/\Mem_reg[246][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Uut_don/\Mem_reg[245][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Uut_don/\Mem_reg[244][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Uut_don/\Mem_reg[243][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Uut_don/\Mem_reg[242][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Uut_don/\Mem_reg[241][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Uut_don/\Mem_reg[240][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Uut_don/\Mem_reg[239][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Uut_don/\Mem_reg[238][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Uut_don/\Mem_reg[237][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Uut_don/\Mem_reg[236][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Uut_don/\Mem_reg[235][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Uut_don/\Mem_reg[234][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Uut_don/\Mem_reg[233][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Uut_don/\Mem_reg[232][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Uut_don/\Mem_reg[231][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Uut_don/\Mem_reg[230][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Uut_don/\Mem_reg[229][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Uut_don/\Mem_reg[228][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Uut_don/\Mem_reg[227][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Uut_don/\Mem_reg[226][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Uut_don/\Mem_reg[225][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Uut_don/\Mem_reg[224][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Uut_don/\Mem_reg[223][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Uut_don/\Mem_reg[222][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Uut_don/\Mem_reg[221][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Uut_don/\Mem_reg[220][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Uut_don/\Mem_reg[219][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Uut_don/\Mem_reg[218][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Uut_don/\Mem_reg[217][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Uut_don/\Mem_reg[216][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Uut_don/\Mem_reg[215][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Uut_don/\Mem_reg[214][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Uut_don/\Mem_reg[213][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Uut_don/\Mem_reg[212][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Uut_don/\Mem_reg[211][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Uut_don/\Mem_reg[210][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Uut_don/\Mem_reg[209][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Uut_don/\Mem_reg[208][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Uut_don/\Mem_reg[207][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Uut_don/\Mem_reg[206][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Uut_don/\Mem_reg[205][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Uut_don/\Mem_reg[204][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Uut_don/\Mem_reg[203][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Uut_don/\Mem_reg[202][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Uut_don/\Mem_reg[201][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Uut_don/\Mem_reg[200][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Uut_don/\Mem_reg[199][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Uut_don/\Mem_reg[198][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Uut_don/\Mem_reg[197][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Uut_don/\Mem_reg[196][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Uut_don/\Mem_reg[195][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Uut_don/\Mem_reg[194][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Uut_don/\Mem_reg[193][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Uut_don/\Mem_reg[192][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Uut_don/\Mem_reg[191][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Uut_don/\Mem_reg[190][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Uut_don/\Mem_reg[189][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Uut_don/\Mem_reg[188][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Uut_don/\Mem_reg[187][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Uut_don/\Mem_reg[186][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Uut_don/\Mem_reg[185][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Uut_don/\Mem_reg[184][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Uut_don/\Mem_reg[183][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Uut_don/\Mem_reg[182][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Uut_don/\Mem_reg[181][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Uut_don/\Mem_reg[180][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Uut_don/\Mem_reg[179][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Uut_don/\Mem_reg[178][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Uut_don/\Mem_reg[177][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Uut_don/\Mem_reg[176][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Uut_don/\Mem_reg[175][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Uut_don/\Mem_reg[174][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Uut_don/\Mem_reg[173][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Uut_don/\Mem_reg[172][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Uut_don/\Mem_reg[171][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Uut_don/\Mem_reg[170][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Uut_don/\Mem_reg[169][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Uut_don/\Mem_reg[168][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Uut_don/\Mem_reg[167][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Uut_don/\Mem_reg[166][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Uut_don/\Mem_reg[165][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Uut_don/\Mem_reg[164][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Uut_don/\Mem_reg[163][0] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3332] Sequential element (Mem_reg[0][7]) is unused and will be removed from module Banc_Memoire_Donnees.
WARNING: [Synth 8-3332] Sequential element (Mem_reg[0][6]) is unused and will be removed from module Banc_Memoire_Donnees.
WARNING: [Synth 8-3332] Sequential element (Mem_reg[0][5]) is unused and will be removed from module Banc_Memoire_Donnees.
WARNING: [Synth 8-3332] Sequential element (Mem_reg[0][4]) is unused and will be removed from module Banc_Memoire_Donnees.
WARNING: [Synth 8-3332] Sequential element (Mem_reg[0][3]) is unused and will be removed from module Banc_Memoire_Donnees.
WARNING: [Synth 8-3332] Sequential element (Mem_reg[0][2]) is unused and will be removed from module Banc_Memoire_Donnees.
WARNING: [Synth 8-3332] Sequential element (Mem_reg[0][1]) is unused and will be removed from module Banc_Memoire_Donnees.
WARNING: [Synth 8-3332] Sequential element (Mem_reg[0][0]) is unused and will be removed from module Banc_Memoire_Donnees.
WARNING: [Synth 8-3332] Sequential element (Mem_reg[1][7]) is unused and will be removed from module Banc_Memoire_Donnees.
WARNING: [Synth 8-3332] Sequential element (Mem_reg[1][6]) is unused and will be removed from module Banc_Memoire_Donnees.
WARNING: [Synth 8-3332] Sequential element (Mem_reg[1][5]) is unused and will be removed from module Banc_Memoire_Donnees.
WARNING: [Synth 8-3332] Sequential element (Mem_reg[1][4]) is unused and will be removed from module Banc_Memoire_Donnees.
WARNING: [Synth 8-3332] Sequential element (Mem_reg[1][3]) is unused and will be removed from module Banc_Memoire_Donnees.
WARNING: [Synth 8-3332] Sequential element (Mem_reg[1][2]) is unused and will be removed from module Banc_Memoire_Donnees.
WARNING: [Synth 8-3332] Sequential element (Mem_reg[1][1]) is unused and will be removed from module Banc_Memoire_Donnees.
WARNING: [Synth 8-3332] Sequential element (Mem_reg[1][0]) is unused and will be removed from module Banc_Memoire_Donnees.
WARNING: [Synth 8-3332] Sequential element (Mem_reg[2][7]) is unused and will be removed from module Banc_Memoire_Donnees.
WARNING: [Synth 8-3332] Sequential element (Mem_reg[2][6]) is unused and will be removed from module Banc_Memoire_Donnees.
WARNING: [Synth 8-3332] Sequential element (Mem_reg[2][5]) is unused and will be removed from module Banc_Memoire_Donnees.
WARNING: [Synth 8-3332] Sequential element (Mem_reg[2][4]) is unused and will be removed from module Banc_Memoire_Donnees.
WARNING: [Synth 8-3332] Sequential element (Mem_reg[2][3]) is unused and will be removed from module Banc_Memoire_Donnees.
WARNING: [Synth 8-3332] Sequential element (Mem_reg[2][2]) is unused and will be removed from module Banc_Memoire_Donnees.
WARNING: [Synth 8-3332] Sequential element (Mem_reg[2][1]) is unused and will be removed from module Banc_Memoire_Donnees.
WARNING: [Synth 8-3332] Sequential element (Mem_reg[2][0]) is unused and will be removed from module Banc_Memoire_Donnees.
WARNING: [Synth 8-3332] Sequential element (Mem_reg[3][7]) is unused and will be removed from module Banc_Memoire_Donnees.
WARNING: [Synth 8-3332] Sequential element (Mem_reg[3][6]) is unused and will be removed from module Banc_Memoire_Donnees.
WARNING: [Synth 8-3332] Sequential element (Mem_reg[3][5]) is unused and will be removed from module Banc_Memoire_Donnees.
WARNING: [Synth 8-3332] Sequential element (Mem_reg[3][4]) is unused and will be removed from module Banc_Memoire_Donnees.
WARNING: [Synth 8-3332] Sequential element (Mem_reg[3][3]) is unused and will be removed from module Banc_Memoire_Donnees.
WARNING: [Synth 8-3332] Sequential element (Mem_reg[3][2]) is unused and will be removed from module Banc_Memoire_Donnees.
WARNING: [Synth 8-3332] Sequential element (Mem_reg[3][1]) is unused and will be removed from module Banc_Memoire_Donnees.
WARNING: [Synth 8-3332] Sequential element (Mem_reg[3][0]) is unused and will be removed from module Banc_Memoire_Donnees.
WARNING: [Synth 8-3332] Sequential element (Mem_reg[4][7]) is unused and will be removed from module Banc_Memoire_Donnees.
WARNING: [Synth 8-3332] Sequential element (Mem_reg[4][6]) is unused and will be removed from module Banc_Memoire_Donnees.
WARNING: [Synth 8-3332] Sequential element (Mem_reg[4][5]) is unused and will be removed from module Banc_Memoire_Donnees.
WARNING: [Synth 8-3332] Sequential element (Mem_reg[4][4]) is unused and will be removed from module Banc_Memoire_Donnees.
WARNING: [Synth 8-3332] Sequential element (Mem_reg[4][3]) is unused and will be removed from module Banc_Memoire_Donnees.
WARNING: [Synth 8-3332] Sequential element (Mem_reg[4][2]) is unused and will be removed from module Banc_Memoire_Donnees.
WARNING: [Synth 8-3332] Sequential element (Mem_reg[4][1]) is unused and will be removed from module Banc_Memoire_Donnees.
WARNING: [Synth 8-3332] Sequential element (Mem_reg[4][0]) is unused and will be removed from module Banc_Memoire_Donnees.
WARNING: [Synth 8-3332] Sequential element (Mem_reg[5][7]) is unused and will be removed from module Banc_Memoire_Donnees.
WARNING: [Synth 8-3332] Sequential element (Mem_reg[5][6]) is unused and will be removed from module Banc_Memoire_Donnees.
WARNING: [Synth 8-3332] Sequential element (Mem_reg[5][5]) is unused and will be removed from module Banc_Memoire_Donnees.
WARNING: [Synth 8-3332] Sequential element (Mem_reg[5][4]) is unused and will be removed from module Banc_Memoire_Donnees.
WARNING: [Synth 8-3332] Sequential element (Mem_reg[5][3]) is unused and will be removed from module Banc_Memoire_Donnees.
WARNING: [Synth 8-3332] Sequential element (Mem_reg[5][2]) is unused and will be removed from module Banc_Memoire_Donnees.
WARNING: [Synth 8-3332] Sequential element (Mem_reg[5][1]) is unused and will be removed from module Banc_Memoire_Donnees.
WARNING: [Synth 8-3332] Sequential element (Mem_reg[5][0]) is unused and will be removed from module Banc_Memoire_Donnees.
WARNING: [Synth 8-3332] Sequential element (Mem_reg[6][7]) is unused and will be removed from module Banc_Memoire_Donnees.
WARNING: [Synth 8-3332] Sequential element (Mem_reg[6][6]) is unused and will be removed from module Banc_Memoire_Donnees.
WARNING: [Synth 8-3332] Sequential element (Mem_reg[6][5]) is unused and will be removed from module Banc_Memoire_Donnees.
WARNING: [Synth 8-3332] Sequential element (Mem_reg[6][4]) is unused and will be removed from module Banc_Memoire_Donnees.
WARNING: [Synth 8-3332] Sequential element (Mem_reg[6][3]) is unused and will be removed from module Banc_Memoire_Donnees.
WARNING: [Synth 8-3332] Sequential element (Mem_reg[6][2]) is unused and will be removed from module Banc_Memoire_Donnees.
WARNING: [Synth 8-3332] Sequential element (Mem_reg[6][1]) is unused and will be removed from module Banc_Memoire_Donnees.
WARNING: [Synth 8-3332] Sequential element (Mem_reg[6][0]) is unused and will be removed from module Banc_Memoire_Donnees.
WARNING: [Synth 8-3332] Sequential element (Mem_reg[7][7]) is unused and will be removed from module Banc_Memoire_Donnees.
WARNING: [Synth 8-3332] Sequential element (Mem_reg[7][6]) is unused and will be removed from module Banc_Memoire_Donnees.
WARNING: [Synth 8-3332] Sequential element (Mem_reg[7][5]) is unused and will be removed from module Banc_Memoire_Donnees.
WARNING: [Synth 8-3332] Sequential element (Mem_reg[7][4]) is unused and will be removed from module Banc_Memoire_Donnees.
WARNING: [Synth 8-3332] Sequential element (Mem_reg[7][3]) is unused and will be removed from module Banc_Memoire_Donnees.
WARNING: [Synth 8-3332] Sequential element (Mem_reg[7][2]) is unused and will be removed from module Banc_Memoire_Donnees.
WARNING: [Synth 8-3332] Sequential element (Mem_reg[7][1]) is unused and will be removed from module Banc_Memoire_Donnees.
WARNING: [Synth 8-3332] Sequential element (Mem_reg[7][0]) is unused and will be removed from module Banc_Memoire_Donnees.
WARNING: [Synth 8-3332] Sequential element (Mem_reg[8][7]) is unused and will be removed from module Banc_Memoire_Donnees.
WARNING: [Synth 8-3332] Sequential element (Mem_reg[8][6]) is unused and will be removed from module Banc_Memoire_Donnees.
WARNING: [Synth 8-3332] Sequential element (Mem_reg[8][5]) is unused and will be removed from module Banc_Memoire_Donnees.
WARNING: [Synth 8-3332] Sequential element (Mem_reg[8][4]) is unused and will be removed from module Banc_Memoire_Donnees.
WARNING: [Synth 8-3332] Sequential element (Mem_reg[8][3]) is unused and will be removed from module Banc_Memoire_Donnees.
WARNING: [Synth 8-3332] Sequential element (Mem_reg[8][2]) is unused and will be removed from module Banc_Memoire_Donnees.
WARNING: [Synth 8-3332] Sequential element (Mem_reg[8][1]) is unused and will be removed from module Banc_Memoire_Donnees.
WARNING: [Synth 8-3332] Sequential element (Mem_reg[8][0]) is unused and will be removed from module Banc_Memoire_Donnees.
WARNING: [Synth 8-3332] Sequential element (Mem_reg[9][7]) is unused and will be removed from module Banc_Memoire_Donnees.
WARNING: [Synth 8-3332] Sequential element (Mem_reg[9][6]) is unused and will be removed from module Banc_Memoire_Donnees.
WARNING: [Synth 8-3332] Sequential element (Mem_reg[9][5]) is unused and will be removed from module Banc_Memoire_Donnees.
WARNING: [Synth 8-3332] Sequential element (Mem_reg[9][4]) is unused and will be removed from module Banc_Memoire_Donnees.
WARNING: [Synth 8-3332] Sequential element (Mem_reg[9][3]) is unused and will be removed from module Banc_Memoire_Donnees.
WARNING: [Synth 8-3332] Sequential element (Mem_reg[9][2]) is unused and will be removed from module Banc_Memoire_Donnees.
WARNING: [Synth 8-3332] Sequential element (Mem_reg[9][1]) is unused and will be removed from module Banc_Memoire_Donnees.
WARNING: [Synth 8-3332] Sequential element (Mem_reg[9][0]) is unused and will be removed from module Banc_Memoire_Donnees.
WARNING: [Synth 8-3332] Sequential element (Mem_reg[10][7]) is unused and will be removed from module Banc_Memoire_Donnees.
WARNING: [Synth 8-3332] Sequential element (Mem_reg[10][6]) is unused and will be removed from module Banc_Memoire_Donnees.
WARNING: [Synth 8-3332] Sequential element (Mem_reg[10][5]) is unused and will be removed from module Banc_Memoire_Donnees.
WARNING: [Synth 8-3332] Sequential element (Mem_reg[10][4]) is unused and will be removed from module Banc_Memoire_Donnees.
WARNING: [Synth 8-3332] Sequential element (Mem_reg[10][3]) is unused and will be removed from module Banc_Memoire_Donnees.
WARNING: [Synth 8-3332] Sequential element (Mem_reg[10][2]) is unused and will be removed from module Banc_Memoire_Donnees.
WARNING: [Synth 8-3332] Sequential element (Mem_reg[10][1]) is unused and will be removed from module Banc_Memoire_Donnees.
WARNING: [Synth 8-3332] Sequential element (Mem_reg[10][0]) is unused and will be removed from module Banc_Memoire_Donnees.
WARNING: [Synth 8-3332] Sequential element (Mem_reg[11][7]) is unused and will be removed from module Banc_Memoire_Donnees.
WARNING: [Synth 8-3332] Sequential element (Mem_reg[11][6]) is unused and will be removed from module Banc_Memoire_Donnees.
WARNING: [Synth 8-3332] Sequential element (Mem_reg[11][5]) is unused and will be removed from module Banc_Memoire_Donnees.
WARNING: [Synth 8-3332] Sequential element (Mem_reg[11][4]) is unused and will be removed from module Banc_Memoire_Donnees.
WARNING: [Synth 8-3332] Sequential element (Mem_reg[11][3]) is unused and will be removed from module Banc_Memoire_Donnees.
WARNING: [Synth 8-3332] Sequential element (Mem_reg[11][2]) is unused and will be removed from module Banc_Memoire_Donnees.
WARNING: [Synth 8-3332] Sequential element (Mem_reg[11][1]) is unused and will be removed from module Banc_Memoire_Donnees.
WARNING: [Synth 8-3332] Sequential element (Mem_reg[11][0]) is unused and will be removed from module Banc_Memoire_Donnees.
WARNING: [Synth 8-3332] Sequential element (Mem_reg[12][7]) is unused and will be removed from module Banc_Memoire_Donnees.
WARNING: [Synth 8-3332] Sequential element (Mem_reg[12][6]) is unused and will be removed from module Banc_Memoire_Donnees.
WARNING: [Synth 8-3332] Sequential element (Mem_reg[12][5]) is unused and will be removed from module Banc_Memoire_Donnees.
WARNING: [Synth 8-3332] Sequential element (Mem_reg[12][4]) is unused and will be removed from module Banc_Memoire_Donnees.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:22 . Memory (MB): peak = 1468.102 ; gain = 296.660 ; free physical = 59068 ; free virtual = 70652
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:22 . Memory (MB): peak = 1468.102 ; gain = 296.660 ; free physical = 59048 ; free virtual = 70632
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:15 ; elapsed = 00:00:22 . Memory (MB): peak = 1468.102 ; gain = 296.660 ; free physical = 59047 ; free virtual = 70631
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:16 ; elapsed = 00:00:23 . Memory (MB): peak = 1468.102 ; gain = 296.660 ; free physical = 58877 ; free virtual = 70474
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:16 ; elapsed = 00:00:23 . Memory (MB): peak = 1468.102 ; gain = 296.660 ; free physical = 58877 ; free virtual = 70474
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:16 ; elapsed = 00:00:23 . Memory (MB): peak = 1468.102 ; gain = 296.660 ; free physical = 58877 ; free virtual = 70474
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:16 ; elapsed = 00:00:23 . Memory (MB): peak = 1468.102 ; gain = 296.660 ; free physical = 58877 ; free virtual = 70474
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:16 ; elapsed = 00:00:23 . Memory (MB): peak = 1468.102 ; gain = 296.660 ; free physical = 58877 ; free virtual = 70474
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:16 ; elapsed = 00:00:23 . Memory (MB): peak = 1468.102 ; gain = 296.660 ; free physical = 58877 ; free virtual = 70474
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
|2     |LUT1 |     3|
|3     |LUT2 |     1|
|4     |LUT3 |    12|
|5     |LUT4 |     9|
|6     |LUT5 |     9|
|7     |LUT6 |     8|
|8     |FDRE |    53|
|9     |IBUF |     2|
|10    |OBUF |    24|
+------+-----+------+

Report Instance Areas: 
+------+-----------+--------------------------+------+
|      |Instance   |Module                    |Cells |
+------+-----------+--------------------------+------+
|1     |top        |                          |   122|
|2     |  Uut_inst |Banc_Memoire_Instructions |     7|
|3     |  Uut_reg  |Banc_Registre             |    28|
+------+-----------+--------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:16 ; elapsed = 00:00:23 . Memory (MB): peak = 1468.102 ; gain = 296.660 ; free physical = 58877 ; free virtual = 70474
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2184 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:23 . Memory (MB): peak = 1468.102 ; gain = 296.660 ; free physical = 58879 ; free virtual = 70476
Synthesis Optimization Complete : Time (s): cpu = 00:00:16 ; elapsed = 00:00:23 . Memory (MB): peak = 1468.109 ; gain = 296.660 ; free physical = 58889 ; free virtual = 70485
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
226 Infos, 104 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:24 . Memory (MB): peak = 1580.129 ; gain = 420.312 ; free physical = 59042 ; free virtual = 70641
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint '/home/ingargio/4IR/Projet_Info/Processor/Processor.runs/synth_1/Chemin_donnees.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Chemin_donnees_utilization_synth.rpt -pb Chemin_donnees_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.14 . Memory (MB): peak = 1604.141 ; gain = 0.000 ; free physical = 59042 ; free virtual = 70642
INFO: [Common 17-206] Exiting Vivado at Wed May 11 09:38:13 2022...
