#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Wed Oct 11 13:09:39 2023
# Process ID: 69834
# Current directory: /home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/neorv32
# Command line: vivado neorv32.xpr
# Log file: /home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/neorv32/vivado.log
# Journal file: /home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/neorv32/vivado.jou
# Running On: binhkieudo, OS: Linux, CPU Frequency: 3300.000 MHz, CPU Physical cores: 10, Host memory: 134739 MB
#-----------------------------------------------------------
start_gui
open_project neorv32.xpr
update_compile_order -fileset sources_1
close [ open /home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/neorv32/neorv32.srcs/sources_1/new/rv32_package.vh w ]
add_files /home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/neorv32/neorv32.srcs/sources_1/new/rv32_package.vh
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 20
wait_on_run synth_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top ip_fifo [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
launch_simulation
source tb_fifo.tcl
relaunch_sim
set_property target_simulator Questa [current_project]
set_property -name {questa.simulate.log_all_signals} -value {true} -objects [get_filesets sim_1]
set_property dataflow_viewer_settings "min_width=16"   [current_fileset]
set_property compxlib.questa_compiled_library_dir /home/binhkieudo/Public/xil_lib [current_project]
close_sim
launch_simulation
set_property target_simulator XSim [current_project]
launch_simulation
source tb_fifo.tcl
relaunch_sim
close_sim
launch_simulation
source tb_fifo.tcl
current_wave_config {Untitled 3}
add_wave {{/tb_fifo/udt/r_pnt}} 
relaunch_sim
relaunch_sim
close_sim
