==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0
INFO: [HLS 200-1510] Running: set_part xck26-sfvc784-2LV-c 
INFO: [HLS 200-1611] Setting target device to 'xck26-sfvc784-2LV-c'
INFO: [HLS 200-1510] Running: create_clock -period 10 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: csim_design 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 7.65 seconds. CPU system time: 0.84 seconds. Elapsed time: 8.45 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 748.215 MB.
INFO: [HLS 200-10] Analyzing design file 'activation_accelerator.cpp' ... 
WARNING: [HLS 207-5292] unused parameter 'rows' (activation_accelerator.cpp:1215:61)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 29.79 seconds. CPU system time: 1.73 seconds. Elapsed time: 31.54 seconds; current allocated memory: 755.289 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'exp_reduce_::exp(float)' into 'hls::expf(float)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/expfloat.cpp:22:9)
INFO: [HLS 214-131] Inlining function 'hls::expf(float)' into 'float row_exp_bucket_sum<64>(float const*, int, float, float*)' (activation_accelerator.cpp:1164:39)
INFO: [HLS 214-131] Inlining function 'float row_max_hls<64>(float const*, int)' into 'void float_safe_softmax3<64>(float const*, unsigned short*, int, int)' (activation_accelerator.cpp:1236:18)
INFO: [HLS 214-131] Inlining function 'float row_exp_bucket_sum<64>(float const*, int, float, float*)' into 'void float_safe_softmax3<64>(float const*, unsigned short*, int, int)' (activation_accelerator.cpp:1238:17)
INFO: [HLS 214-131] Inlining function 'void row_norm_store_hls<64>(float const*, float, unsigned short*, int)' into 'void float_safe_softmax3<64>(float const*, unsigned short*, int, int)' (activation_accelerator.cpp:1240:5)
INFO: [HLS 214-186] Unrolling loop 'lane_loop' (activation_accelerator.cpp:1203:9) in function 'float_safe_softmax3<64>' completely with a factor of 64 (activation_accelerator.cpp:1215:0)
INFO: [HLS 214-186] Unrolling loop 'reduce_partial' (activation_accelerator.cpp:1181:5) in function 'float_safe_softmax3<64>' completely with a factor of 64 (activation_accelerator.cpp:1215:0)
INFO: [HLS 214-186] Unrolling loop 'exp_inner' (activation_accelerator.cpp:1161:9) in function 'float_safe_softmax3<64>' completely with a factor of 64 (activation_accelerator.cpp:1215:0)
INFO: [HLS 214-186] Unrolling loop 'bucket_add' (activation_accelerator.cpp:1171:9) in function 'float_safe_softmax3<64>' completely with a factor of 65 (activation_accelerator.cpp:1215:0)
INFO: [HLS 214-186] Unrolling loop 'final_reduce' (activation_accelerator.cpp:1130:5) in function 'float_safe_softmax3<64>' completely with a factor of 63 (activation_accelerator.cpp:1215:0)
INFO: [HLS 214-186] Unrolling loop 'lane_reduce' (activation_accelerator.cpp:1118:9) in function 'float_safe_softmax3<64>' completely with a factor of 64 (activation_accelerator.cpp:1215:0)
INFO: [HLS 214-186] Unrolling loop 'init_lane_max' (activation_accelerator.cpp:1107:5) in function 'float_safe_softmax3<64>' completely with a factor of 64 (activation_accelerator.cpp:1215:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'int generic_isnan<float>(float)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:16:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::data() const (.48.55.61.69.75.83.89.97.103.111)' into 'fp_struct<float>::to_float() const' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:351:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::to_float() const' into 'fp_struct<float>::to_ieee() const' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:375:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::data() const (.48.55.61.69.75.83.89.97.103.111)' into 'fp_struct<float>::to_int() const' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:348:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'float generic_fmax<float>(float, float)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fmax.h:20:0)
INFO: [HLS 214-178] Inlining function 'int generic_isnan<float>(float)' into 'float generic_fmax<float>(float, float)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fmax.h:20:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::to_ieee() const' into 'float generic_fmax<float>(float, float)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fmax.h:20:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::to_int() const' into 'float generic_fmax<float>(float, float)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fmax.h:20:0)
INFO: [HLS 214-178] Inlining function 'hls::fmax(float, float)' into 'hls::fmaxf(float, float)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/fmaxfloat.cpp:10:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'unsigned short generic_cast_IEEE754<unsigned short, (ap_q_mode)6, float>(float, bool, hls::enable_if<!(std::numeric_limits<unsigned short>::is_signed), bool>::type)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:65:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::mantissa() const' into 'unsigned short generic_cast_IEEE754<unsigned short, (ap_q_mode)6, float>(float, bool, hls::enable_if<!(std::numeric_limits<unsigned short>::is_signed), bool>::type)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:65:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::expv() const' into 'unsigned short generic_cast_IEEE754<unsigned short, (ap_q_mode)6, float>(float, bool, hls::enable_if<!(std::numeric_limits<unsigned short>::is_signed), bool>::type)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:65:0)
INFO: [HLS 214-178] Inlining function 'unsigned short generic_cast_IEEE754<unsigned short, (ap_q_mode)6, float>(float, bool, hls::enable_if<!(std::numeric_limits<unsigned short>::is_signed), bool>::type)' into 'unsigned short generic_cast_IEEE754<unsigned short, float>(float, bool)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116:0)
INFO: [HLS 214-178] Inlining function 'unsigned short generic_cast_IEEE754<unsigned short, float>(float, bool)' into '__hls_fptoui_float_i16' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:64:0)
INFO: [HLS 214-178] Inlining function 'pack_bf16(unsigned short, unsigned short, unsigned short)' into 'bf16add_fast(unsigned short, unsigned short)' (./bf16_accl.h:114:0)
INFO: [HLS 214-178] Inlining function 'clz32(unsigned int)' into 'bf16add_fast(unsigned short, unsigned short)' (./bf16_accl.h:114:0)
INFO: [HLS 214-178] Inlining function '__hls_fptoui_float_i16' into 'void float_safe_softmax3<64>(float const*, unsigned short*, int, int)' (activation_accelerator.cpp:1215:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ22activation_acceleratorPtS_S_iiE4buf2': Block partitioning with factor 64 on dimension 1. (activation_accelerator.cpp:1313:0)
INFO: [HLS 214-248] Applying array_partition to 'exp_x': Cyclic partitioning with factor 64 on dimension 1. (activation_accelerator.cpp:1220:8)
INFO: [HLS 214-248] Applying array_partition to 'x': Block partitioning with factor 64 on dimension 1. (activation_accelerator.cpp:1314:11)
INFO: [HLS 214-115] Multiple burst reads of length 49152 and bit width 16 in loop 'stage_0_load0'(activation_accelerator.cpp:1324:9) has been inferred on bundle 'gmem0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (activation_accelerator.cpp:1324:9)
INFO: [HLS 214-115] Multiple burst writes of length 49152 and bit width 16 in loop 'stage_2_store'(activation_accelerator.cpp:1380:9) has been inferred on bundle 'gmem2'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (activation_accelerator.cpp:1380:9)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 14.72 seconds. CPU system time: 1.31 seconds. Elapsed time: 16.05 seconds; current allocated memory: 755.695 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 755.695 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 1.71 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.73 seconds; current allocated memory: 814.348 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'generic_fmax<float>' into 'hls::fmaxf' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/fmaxfloat.cpp:7) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 1.63 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.68 seconds; current allocated memory: 877.906 MB.
INFO: [XFORM 203-510] Pipelining loop 'step_loop' (activation_accelerator.cpp:1118) in function 'float_safe_softmax3<64>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'exp_and_bucket' (activation_accelerator.cpp:1154) in function 'float_safe_softmax3<64>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'step_loop' (activation_accelerator.cpp:1203) in function 'float_safe_softmax3<64>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'bf16_to_float_loop' (./bf16_accl.h:49) in function 'bf16_to_float' automatically.
INFO: [XFORM 203-510] Pipelining loop 'stage_0_load0' (activation_accelerator.cpp:1324) in function 'activation_accelerator' automatically.
INFO: [XFORM 203-510] Pipelining loop 'stage_2_store' (activation_accelerator.cpp:1380) in function 'activation_accelerator' automatically.
INFO: [XFORM 203-602] Inlining function 'generic_fmax<float>' into 'hls::fmaxf' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/fmaxfloat.cpp:7) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./bf16_accl.h:57:9) to (./bf16_accl.h:108:1) in function 'round_float32_to_bf16_ieee'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/fmaxfloat.cpp:10:21) to (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/fmaxfloat.cpp:11:5) in function 'hls::fmaxf'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./bf16_accl.h:114:57) to (./bf16_accl.h:254:1) in function 'bf16add_fast'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 6.4 seconds. CPU system time: 0.12 seconds. Elapsed time: 6.53 seconds; current allocated memory: 960.785 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'exp_x' (activation_accelerator.cpp:1166:49)
INFO: [HLS 200-472] Inferring partial write operation for 'activation_accelerator(unsigned short*, unsigned short*, unsigned short*, int, i' (activation_accelerator.cpp:1208:29)
INFO: [HLS 200-472] Inferring partial write operation for 'out_0' (./bf16_accl.h:51:16)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0' (activation_accelerator.cpp:1325:21)
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.63' (activation_accelerator.cpp:1220).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.62' (activation_accelerator.cpp:1220).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.61' (activation_accelerator.cpp:1220).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.60' (activation_accelerator.cpp:1220).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.59' (activation_accelerator.cpp:1220).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.58' (activation_accelerator.cpp:1220).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.57' (activation_accelerator.cpp:1220).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.56' (activation_accelerator.cpp:1220).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.55' (activation_accelerator.cpp:1220).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.54' (activation_accelerator.cpp:1220).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.53' (activation_accelerator.cpp:1220).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.52' (activation_accelerator.cpp:1220).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.51' (activation_accelerator.cpp:1220).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.50' (activation_accelerator.cpp:1220).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.49' (activation_accelerator.cpp:1220).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.48' (activation_accelerator.cpp:1220).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.47' (activation_accelerator.cpp:1220).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.46' (activation_accelerator.cpp:1220).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.45' (activation_accelerator.cpp:1220).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.44' (activation_accelerator.cpp:1220).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.43' (activation_accelerator.cpp:1220).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.42' (activation_accelerator.cpp:1220).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.41' (activation_accelerator.cpp:1220).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.40' (activation_accelerator.cpp:1220).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.39' (activation_accelerator.cpp:1220).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.38' (activation_accelerator.cpp:1220).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.37' (activation_accelerator.cpp:1220).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.36' (activation_accelerator.cpp:1220).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.35' (activation_accelerator.cpp:1220).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.34' (activation_accelerator.cpp:1220).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.33' (activation_accelerator.cpp:1220).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.32' (activation_accelerator.cpp:1220).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.31' (activation_accelerator.cpp:1220).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.30' (activation_accelerator.cpp:1220).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.29' (activation_accelerator.cpp:1220).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.28' (activation_accelerator.cpp:1220).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.27' (activation_accelerator.cpp:1220).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.26' (activation_accelerator.cpp:1220).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.25' (activation_accelerator.cpp:1220).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.24' (activation_accelerator.cpp:1220).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.23' (activation_accelerator.cpp:1220).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.22' (activation_accelerator.cpp:1220).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.21' (activation_accelerator.cpp:1220).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.20' (activation_accelerator.cpp:1220).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.19' (activation_accelerator.cpp:1220).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.18' (activation_accelerator.cpp:1220).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.17' (activation_accelerator.cpp:1220).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.16' (activation_accelerator.cpp:1220).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.15' (activation_accelerator.cpp:1220).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.14' (activation_accelerator.cpp:1220).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.13' (activation_accelerator.cpp:1220).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.12' (activation_accelerator.cpp:1220).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.11' (activation_accelerator.cpp:1220).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.10' (activation_accelerator.cpp:1220).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.9' (activation_accelerator.cpp:1220).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.8' (activation_accelerator.cpp:1220).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.7' (activation_accelerator.cpp:1220).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.6' (activation_accelerator.cpp:1220).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.5' (activation_accelerator.cpp:1220).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.4' (activation_accelerator.cpp:1220).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.3' (activation_accelerator.cpp:1220).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.2' (activation_accelerator.cpp:1220).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.1' (activation_accelerator.cpp:1220).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x' (activation_accelerator.cpp:1220).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'x_63'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'x_62'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'x_61'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'x_60'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'x_59'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'x_58'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'x_57'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'x_56'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'x_55'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'x_54'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'x_53'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'x_52'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'x_51'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'x_50'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'x_49'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'x_48'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'x_47'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'x_46'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'x_45'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'x_44'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'x_43'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'x_42'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'x_41'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'x_40'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'x_39'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'x_38'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'x_37'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'x_36'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'x_35'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'x_34'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'x_33'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'x_32'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'x_31'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'x_30'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'x_29'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'x_28'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'x_27'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'x_26'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'x_25'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'x_24'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'x_23'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'x_22'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'x_21'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'x_20'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'x_19'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'x_18'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'x_17'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'x_16'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'x_15'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'x_14'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'x_13'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'x_12'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'x_11'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'x_10'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'x_9'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'x_8'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'x_7'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'x_6'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'x_5'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'x_4'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'x_3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'x_2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'x_1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'x' (activation_accelerator.cpp:1314).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'activation_accelerator(unsigned short*, unsigned short*, unsigned short*, int, i'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.63' (activation_accelerator.cpp:1220).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.62' (activation_accelerator.cpp:1220).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.61' (activation_accelerator.cpp:1220).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.60' (activation_accelerator.cpp:1220).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.59' (activation_accelerator.cpp:1220).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.58' (activation_accelerator.cpp:1220).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.57' (activation_accelerator.cpp:1220).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.56' (activation_accelerator.cpp:1220).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.55' (activation_accelerator.cpp:1220).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.54' (activation_accelerator.cpp:1220).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.53' (activation_accelerator.cpp:1220).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.52' (activation_accelerator.cpp:1220).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.51' (activation_accelerator.cpp:1220).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.50' (activation_accelerator.cpp:1220).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.49' (activation_accelerator.cpp:1220).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.48' (activation_accelerator.cpp:1220).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.47' (activation_accelerator.cpp:1220).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.46' (activation_accelerator.cpp:1220).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.45' (activation_accelerator.cpp:1220).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.44' (activation_accelerator.cpp:1220).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.43' (activation_accelerator.cpp:1220).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.42' (activation_accelerator.cpp:1220).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.41' (activation_accelerator.cpp:1220).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.40' (activation_accelerator.cpp:1220).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.39' (activation_accelerator.cpp:1220).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.38' (activation_accelerator.cpp:1220).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.37' (activation_accelerator.cpp:1220).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.36' (activation_accelerator.cpp:1220).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.35' (activation_accelerator.cpp:1220).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.34' (activation_accelerator.cpp:1220).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.33' (activation_accelerator.cpp:1220).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.32' (activation_accelerator.cpp:1220).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.31' (activation_accelerator.cpp:1220).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.30' (activation_accelerator.cpp:1220).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.29' (activation_accelerator.cpp:1220).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.28' (activation_accelerator.cpp:1220).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.27' (activation_accelerator.cpp:1220).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.26' (activation_accelerator.cpp:1220).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.25' (activation_accelerator.cpp:1220).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.24' (activation_accelerator.cpp:1220).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.23' (activation_accelerator.cpp:1220).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.22' (activation_accelerator.cpp:1220).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.21' (activation_accelerator.cpp:1220).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.20' (activation_accelerator.cpp:1220).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.19' (activation_accelerator.cpp:1220).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.18' (activation_accelerator.cpp:1220).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.17' (activation_accelerator.cpp:1220).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.16' (activation_accelerator.cpp:1220).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.15' (activation_accelerator.cpp:1220).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.14' (activation_accelerator.cpp:1220).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.13' (activation_accelerator.cpp:1220).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.12' (activation_accelerator.cpp:1220).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.11' (activation_accelerator.cpp:1220).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.10' (activation_accelerator.cpp:1220).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.9' (activation_accelerator.cpp:1220).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.8' (activation_accelerator.cpp:1220).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.7' (activation_accelerator.cpp:1220).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.6' (activation_accelerator.cpp:1220).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.5' (activation_accelerator.cpp:1220).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.4' (activation_accelerator.cpp:1220).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.3' (activation_accelerator.cpp:1220).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.2' (activation_accelerator.cpp:1220).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.1' (activation_accelerator.cpp:1220).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x' (activation_accelerator.cpp:1220).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'x_63'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'x_62'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'x_61'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'x_60'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'x_59'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'x_58'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'x_57'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'x_56'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'x_55'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'x_54'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'x_53'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'x_52'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'x_51'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'x_50'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'x_49'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'x_48'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'x_47'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'x_46'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'x_45'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'x_44'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'x_43'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'x_42'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'x_41'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'x_40'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'x_39'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'x_38'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'x_37'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'x_36'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'x_35'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'x_34'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'x_33'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'x_32'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'x_31'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'x_30'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'x_29'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'x_28'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'x_27'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'x_26'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'x_25'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'x_24'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'x_23'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'x_22'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'x_21'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'x_20'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'x_19'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'x_18'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'x_17'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'x_16'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'x_15'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'x_14'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'x_13'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'x_12'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'x_11'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'x_10'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'x_9'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'x_8'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'x_7'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'x_6'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'x_5'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'x_4'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'x_3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'x_2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'x_1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'x' (activation_accelerator.cpp:1314).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'activation_accelerator(unsigned short*, unsigned short*, unsigned short*, int, i'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 5.34 seconds. CPU system time: 0.13 seconds. Elapsed time: 5.54 seconds; current allocated memory: 1.079 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'activation_accelerator' ...
WARNING: [SYN 201-103] Legalizing function name 'float_safe_softmax3<64>_Pipeline_step_loop' to 'float_safe_softmax3_64_Pipeline_step_loop'.
WARNING: [SYN 201-103] Legalizing function name 'float_safe_softmax3<64>_Pipeline_exp_and_bucket' to 'float_safe_softmax3_64_Pipeline_exp_and_bucket'.
WARNING: [SYN 201-103] Legalizing function name 'float_safe_softmax3<64>_Pipeline_step_loop69' to 'float_safe_softmax3_64_Pipeline_step_loop69'.
WARNING: [SYN 201-103] Legalizing function name 'float_safe_softmax3<64>' to 'float_safe_softmax3_64_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'activation_accelerator_Pipeline_stage_2_store' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'stage_2_store'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'stage_2_store'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.75 seconds. CPU system time: 0.08 seconds. Elapsed time: 0.83 seconds; current allocated memory: 1.083 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.083 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bf16_to_float' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'out_0'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'bf16_to_float_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'bf16_to_float_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.086 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.086 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fmaxf' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'fmaxf'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, function 'fmaxf'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.086 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.086 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'float_safe_softmax3_64_Pipeline_step_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'x_0'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'step_loop'.
WARNING: [HLS 200-885] The II Violation in module 'float_safe_softmax3_64_Pipeline_step_loop' (loop 'step_loop'): Unable to schedule 'load' operation ('v', activation_accelerator.cpp:1122) on array 'x_0' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'x_0'.
WARNING: [HLS 200-885] The II Violation in module 'float_safe_softmax3_64_Pipeline_step_loop' (loop 'step_loop'): Unable to schedule 'load' operation ('v', activation_accelerator.cpp:1122) on array 'x_0' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'x_0'.
WARNING: [HLS 200-885] The II Violation in module 'float_safe_softmax3_64_Pipeline_step_loop' (loop 'step_loop'): Unable to schedule 'load' operation ('v', activation_accelerator.cpp:1122) on array 'x_0' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'x_0'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 5, loop 'step_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.72 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.72 seconds; current allocated memory: 1.090 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.65 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.65 seconds; current allocated memory: 1.090 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'float_safe_softmax3_64_Pipeline_exp_and_bucket' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'x_0'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'exp_and_bucket'.
WARNING: [HLS 200-885] The II Violation in module 'float_safe_softmax3_64_Pipeline_exp_and_bucket' (loop 'exp_and_bucket'): Unable to schedule 'load' operation ('x_0_load_715', activation_accelerator.cpp:1164) on array 'x_0' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'x_0'.
WARNING: [HLS 200-885] The II Violation in module 'float_safe_softmax3_64_Pipeline_exp_and_bucket' (loop 'exp_and_bucket'): Unable to schedule 'load' operation ('x_0_load_738', activation_accelerator.cpp:1164) on array 'x_0' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'x_0'.
WARNING: [HLS 200-885] The II Violation in module 'float_safe_softmax3_64_Pipeline_exp_and_bucket' (loop 'exp_and_bucket'): Unable to schedule 'load' operation ('x_0_load_743', activation_accelerator.cpp:1164) on array 'x_0' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'x_0'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 17, loop 'exp_and_bucket'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 16.29 seconds. CPU system time: 0.05 seconds. Elapsed time: 16.34 seconds; current allocated memory: 1.134 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 10.67 seconds. CPU system time: 0.05 seconds. Elapsed time: 10.73 seconds; current allocated memory: 1.134 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bf16add_fast' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 10.23 seconds. CPU system time: 0.09 seconds. Elapsed time: 10.32 seconds; current allocated memory: 1.135 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.135 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bf16_to_f32' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.135 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.135 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'round_float32_to_bf16_ieee' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'round_float32_to_bf16_ieee'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, function 'round_float32_to_bf16_ieee'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.135 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.135 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'float_safe_softmax3_64_Pipeline_step_loop69' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'step_loop'.
WARNING: [HLS 200-880] The II Violation in module 'float_safe_softmax3_64_Pipeline_step_loop69' (loop 'step_loop'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_21_write_ln1208', activation_accelerator.cpp:1208) of variable 'tmp_41', activation_accelerator.cpp:1208 on array 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i' and 'store' operation ('activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_write_ln1208', activation_accelerator.cpp:1208) of variable 'tmp_1', activation_accelerator.cpp:1208 on array 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i'.
WARNING: [HLS 200-885] The II Violation in module 'float_safe_softmax3_64_Pipeline_step_loop69' (loop 'step_loop'): Unable to schedule 'store' operation ('activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_write_ln1208', activation_accelerator.cpp:1208) of variable 'tmp_13', activation_accelerator.cpp:1208 on array 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i'.
WARNING: [HLS 200-885] The II Violation in module 'float_safe_softmax3_64_Pipeline_step_loop69' (loop 'step_loop'): Unable to schedule 'store' operation ('activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_write_ln1208', activation_accelerator.cpp:1208) of variable 'tmp_9', activation_accelerator.cpp:1208 on array 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i'.
WARNING: [HLS 200-885] The II Violation in module 'float_safe_softmax3_64_Pipeline_step_loop69' (loop 'step_loop'): Unable to schedule 'store' operation ('activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_write_ln1208', activation_accelerator.cpp:1208) of variable 'tmp_3', activation_accelerator.cpp:1208 on array 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i'.
WARNING: [HLS 200-885] The II Violation in module 'float_safe_softmax3_64_Pipeline_step_loop69' (loop 'step_loop'): Unable to schedule 'store' operation ('activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_20_write_ln1208', activation_accelerator.cpp:1208) of variable 'tmp_39', activation_accelerator.cpp:1208 on array 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i' due to limited memory ports (II = 19). Please consider using a memory core with more ports or partitioning the array 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i'.
WARNING: [HLS 200-885] The II Violation in module 'float_safe_softmax3_64_Pipeline_step_loop69' (loop 'step_loop'): Unable to schedule 'store' operation ('activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_18_write_ln1208', activation_accelerator.cpp:1208) of variable 'tmp_35', activation_accelerator.cpp:1208 on array 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i' due to limited memory ports (II = 27). Please consider using a memory core with more ports or partitioning the array 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i'.
WARNING: [HLS 200-885] The II Violation in module 'float_safe_softmax3_64_Pipeline_step_loop69' (loop 'step_loop'): Unable to schedule 'store' operation ('activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_55_write_ln1208', activation_accelerator.cpp:1208) of variable 'tmp_109', activation_accelerator.cpp:1208 on array 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i' due to limited memory ports (II = 31). Please consider using a memory core with more ports or partitioning the array 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 32, Depth = 36, loop 'step_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 256.87 seconds. CPU system time: 0.08 seconds. Elapsed time: 257.06 seconds; current allocated memory: 1.154 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.11 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.12 seconds; current allocated memory: 1.154 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'float_safe_softmax3_64_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.58 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.62 seconds; current allocated memory: 1.155 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.22 seconds; current allocated memory: 1.155 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'activation_accelerator_Pipeline_stage_0_load0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'stage_0_load0'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'stage_0_load0'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.57 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.58 seconds; current allocated memory: 1.155 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.155 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'activation_accelerator' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.156 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.02 seconds. CPU system time: 0 seconds. Elapsed time: 1.02 seconds; current allocated memory: 1.156 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'activation_accelerator_Pipeline_stage_2_store' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'activation_accelerator_Pipeline_stage_2_store' pipeline 'stage_2_store' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator_Pipeline_stage_2_store/m_axi_gmem2_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator_Pipeline_stage_2_store/m_axi_gmem2_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator_Pipeline_stage_2_store/m_axi_gmem2_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator_Pipeline_stage_2_store/m_axi_gmem2_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator_Pipeline_stage_2_store/m_axi_gmem2_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator_Pipeline_stage_2_store/m_axi_gmem2_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator_Pipeline_stage_2_store/m_axi_gmem2_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator_Pipeline_stage_2_store/m_axi_gmem2_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator_Pipeline_stage_2_store/m_axi_gmem2_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator_Pipeline_stage_2_store/m_axi_gmem2_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator_Pipeline_stage_2_store/m_axi_gmem2_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator_Pipeline_stage_2_store/m_axi_gmem2_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator_Pipeline_stage_2_store/m_axi_gmem2_BREADY' to 0.
INFO: [RTGEN 206-100] Generating core module 'mux_646_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'activation_accelerator_Pipeline_stage_2_store'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.53 seconds. CPU system time: 0 seconds. Elapsed time: 2.53 seconds; current allocated memory: 1.156 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bf16_to_float' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'bf16_to_float' pipeline 'bf16_to_float_loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'bf16_to_float'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.158 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fmaxf' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'fmaxf'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.163 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'float_safe_softmax3_64_Pipeline_step_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'float_safe_softmax3_64_Pipeline_step_loop' pipeline 'step_loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'float_safe_softmax3_64_Pipeline_step_loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.39 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.39 seconds; current allocated memory: 1.166 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'float_safe_softmax3_64_Pipeline_exp_and_bucket' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'float_safe_softmax3_64_Pipeline_exp_and_bucket' pipeline 'exp_and_bucket' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fexp_32ns_32ns_32_8_full_dsp_1': 17 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_4_full_dsp_1': 17 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'float_safe_softmax3_64_Pipeline_exp_and_bucket'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 5.93 seconds. CPU system time: 0.06 seconds. Elapsed time: 5.99 seconds; current allocated memory: 1.193 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bf16add_fast' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'bf16add_fast'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 15.63 seconds. CPU system time: 0.16 seconds. Elapsed time: 15.86 seconds; current allocated memory: 1.270 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bf16_to_f32' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'bf16_to_f32'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.270 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'round_float32_to_bf16_ieee' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'round_float32_to_bf16_ieee'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.270 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'float_safe_softmax3_64_Pipeline_step_loop69' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'float_safe_softmax3_64_Pipeline_step_loop69' pipeline 'step_loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_124_32_1_1': 61 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'float_safe_softmax3_64_Pipeline_step_loop69'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.61 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.62 seconds; current allocated memory: 1.270 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'float_safe_softmax3_64_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_9_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'float_safe_softmax3_64_s'.
INFO: [RTMG 210-278] Implementing memory 'activation_accelerator_float_safe_softmax3_64_s_exp_x_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'activation_accelerator_float_safe_softmax3_64_s_exp_x_60_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.13 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.19 seconds; current allocated memory: 1.306 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'activation_accelerator_Pipeline_stage_0_load0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'activation_accelerator_Pipeline_stage_0_load0' pipeline 'stage_0_load0' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator_Pipeline_stage_0_load0/m_axi_gmem0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator_Pipeline_stage_0_load0/m_axi_gmem0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator_Pipeline_stage_0_load0/m_axi_gmem0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator_Pipeline_stage_0_load0/m_axi_gmem0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator_Pipeline_stage_0_load0/m_axi_gmem0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator_Pipeline_stage_0_load0/m_axi_gmem0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator_Pipeline_stage_0_load0/m_axi_gmem0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator_Pipeline_stage_0_load0/m_axi_gmem0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator_Pipeline_stage_0_load0/m_axi_gmem0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator_Pipeline_stage_0_load0/m_axi_gmem0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator_Pipeline_stage_0_load0/m_axi_gmem0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator_Pipeline_stage_0_load0/m_axi_gmem0_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'activation_accelerator_Pipeline_stage_0_load0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3.43 seconds. CPU system time: 0.05 seconds. Elapsed time: 3.48 seconds; current allocated memory: 1.327 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'activation_accelerator' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'activation_accelerator/gmem0' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'activation_accelerator/gmem1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'activation_accelerator/gmem2' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'activation_accelerator/in0' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'activation_accelerator/in1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'activation_accelerator/out_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'activation_accelerator/stage' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'activation_accelerator/config_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'activation_accelerator' to 's_axilite & ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_RAM_AUTO_1R1W' to 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_RAMbkb' due to the length limit 80
INFO: [RTGEN 206-100] Bundling port 'in0', 'in1', 'out_r', 'stage', 'config_r' and 'return' to AXI-Lite port control.
WARNING: [RTGEN 206-101] Port 'activation_accelerator/m_axi_gmem1_AWVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator/m_axi_gmem1_AWVALID' to 0.
WARNING: [RTGEN 206-101] Port 'activation_accelerator/m_axi_gmem1_AWREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'activation_accelerator/m_axi_gmem1_AWADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator/m_axi_gmem1_AWADDR' to 0.
WARNING: [RTGEN 206-101] Port 'activation_accelerator/m_axi_gmem1_AWID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator/m_axi_gmem1_AWID' to 0.
WARNING: [RTGEN 206-101] Port 'activation_accelerator/m_axi_gmem1_AWLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator/m_axi_gmem1_AWLEN' to 0.
WARNING: [RTGEN 206-101] Port 'activation_accelerator/m_axi_gmem1_AWSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator/m_axi_gmem1_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'activation_accelerator/m_axi_gmem1_AWBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator/m_axi_gmem1_AWBURST' to 0.
WARNING: [RTGEN 206-101] Port 'activation_accelerator/m_axi_gmem1_AWLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator/m_axi_gmem1_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'activation_accelerator/m_axi_gmem1_AWCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator/m_axi_gmem1_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'activation_accelerator/m_axi_gmem1_AWPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator/m_axi_gmem1_AWPROT' to 0.
WARNING: [RTGEN 206-101] Port 'activation_accelerator/m_axi_gmem1_AWQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator/m_axi_gmem1_AWQOS' to 0.
WARNING: [RTGEN 206-101] Port 'activation_accelerator/m_axi_gmem1_AWREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator/m_axi_gmem1_AWREGION' to 0.
WARNING: [RTGEN 206-101] Port 'activation_accelerator/m_axi_gmem1_AWUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator/m_axi_gmem1_AWUSER' to 0.
WARNING: [RTGEN 206-101] Port 'activation_accelerator/m_axi_gmem1_WVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator/m_axi_gmem1_WVALID' to 0.
WARNING: [RTGEN 206-101] Port 'activation_accelerator/m_axi_gmem1_WREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'activation_accelerator/m_axi_gmem1_WDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator/m_axi_gmem1_WDATA' to 0.
WARNING: [RTGEN 206-101] Port 'activation_accelerator/m_axi_gmem1_WSTRB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator/m_axi_gmem1_WSTRB' to 0.
WARNING: [RTGEN 206-101] Port 'activation_accelerator/m_axi_gmem1_WLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator/m_axi_gmem1_WLAST' to 0.
WARNING: [RTGEN 206-101] Port 'activation_accelerator/m_axi_gmem1_WID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator/m_axi_gmem1_WID' to 0.
WARNING: [RTGEN 206-101] Port 'activation_accelerator/m_axi_gmem1_WUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator/m_axi_gmem1_WUSER' to 0.
WARNING: [RTGEN 206-101] Port 'activation_accelerator/m_axi_gmem1_ARVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator/m_axi_gmem1_ARVALID' to 0.
WARNING: [RTGEN 206-101] Port 'activation_accelerator/m_axi_gmem1_ARREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'activation_accelerator/m_axi_gmem1_ARADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator/m_axi_gmem1_ARADDR' to 0.
WARNING: [RTGEN 206-101] Port 'activation_accelerator/m_axi_gmem1_ARID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator/m_axi_gmem1_ARID' to 0.
WARNING: [RTGEN 206-101] Port 'activation_accelerator/m_axi_gmem1_ARLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator/m_axi_gmem1_ARLEN' to 0.
WARNING: [RTGEN 206-101] Port 'activation_accelerator/m_axi_gmem1_ARSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator/m_axi_gmem1_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'activation_accelerator/m_axi_gmem1_ARBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator/m_axi_gmem1_ARBURST' to 0.
WARNING: [RTGEN 206-101] Port 'activation_accelerator/m_axi_gmem1_ARLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator/m_axi_gmem1_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'activation_accelerator/m_axi_gmem1_ARCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator/m_axi_gmem1_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'activation_accelerator/m_axi_gmem1_ARPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator/m_axi_gmem1_ARPROT' to 0.
WARNING: [RTGEN 206-101] Port 'activation_accelerator/m_axi_gmem1_ARQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator/m_axi_gmem1_ARQOS' to 0.
WARNING: [RTGEN 206-101] Port 'activation_accelerator/m_axi_gmem1_ARREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator/m_axi_gmem1_ARREGION' to 0.
WARNING: [RTGEN 206-101] Port 'activation_accelerator/m_axi_gmem1_ARUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator/m_axi_gmem1_ARUSER' to 0.
WARNING: [RTGEN 206-101] Port 'activation_accelerator/m_axi_gmem1_RVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'activation_accelerator/m_axi_gmem1_RREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator/m_axi_gmem1_RREADY' to 0.
WARNING: [RTGEN 206-101] Port 'activation_accelerator/m_axi_gmem1_RDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'activation_accelerator/m_axi_gmem1_RLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'activation_accelerator/m_axi_gmem1_RID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'activation_accelerator/m_axi_gmem1_RUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'activation_accelerator/m_axi_gmem1_RRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'activation_accelerator/m_axi_gmem1_BVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
