Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date              : Wed Oct 22 15:08:44 2025
| Host              : hvm1 running 64-bit Ubuntu 22.04.5 LTS
| Command           : report_timing_summary -file reports/25_9_timing_fx.rpt
| Design            : waiz_benchmark
| Device            : xcvu13p-fhga2104
| Speed File        : -3  PRODUCTION 1.23 03-18-2019
| Temperature Grade : E
-----------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 402 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 126 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.701        0.000                      0               254831        0.015        0.000                      0               254831        2.225        0.000                       0                 65450  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
ap_clk  {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              0.701        0.000                      0               254831        0.015        0.000                      0               254831        2.225        0.000                       0                 65450  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.701ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.015ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.225ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.701ns  (required time - arrival time)
  Source:                 denselayer1/output_data_reg[4][2]/C
                            (rising edge-triggered cell FDCE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            denselayer2/INPUT_SIZE_rows[4].OUTPUT_SIZE_cols[10].sa/data_out_reg[40]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.058ns  (logic 0.734ns (18.088%)  route 3.324ns (81.912%))
  Logic Levels:           7  (CARRY8=4 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.229ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.308ns = ( 8.308 - 5.000 ) 
    Source Clock Delay      (SCD):    3.911ns
    Clock Pessimism Removal (CPR):    0.374ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.955ns (routing 1.269ns, distribution 1.686ns)
  Clock Net Delay (Destination): 2.597ns (routing 1.150ns, distribution 1.447ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
    BC10                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BC10                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.593     0.593 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.593    clk_IBUF_inst/OUT
    BC10                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.593 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.335     0.928    clk_IBUF
    BUFGCE_X0Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.956 r  clk_IBUF_BUFG_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=80084, routed)       2.955     3.911    denselayer1/clk_IBUF_BUFG
    SLICE_X195Y393       FDCE                                         r  denselayer1/output_data_reg[4][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X195Y393       FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.070     3.981 f  denselayer1/output_data_reg[4][2]/Q
                         net (fo=61, routed)          2.744     6.725    denselayer1/O254[2]
    SLICE_X173Y296       LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.032     6.757 r  denselayer1/data_out[21]_i_40__18/O
                         net (fo=1, routed)           0.012     6.769    denselayer1/data_out[21]_i_40__18_n_0
    SLICE_X173Y296       CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.137     6.906 r  denselayer1/data_out_reg[21]_i_34__0/CO[7]
                         net (fo=1, routed)           0.023     6.929    denselayer1/data_out_reg[21]_i_34__0_n_0
    SLICE_X173Y297       CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.103     7.032 r  denselayer1/data_out_reg[40]_i_13__4/O[7]
                         net (fo=2, routed)           0.153     7.185    denselayer1/INPUT_SIZE_rows[4].OUTPUT_SIZE_cols[10].sa/data_out_reg[29]_0[7]
    SLICE_X174Y298       LUT4 (Prop_C5LUT_SLICEL_I3_O)
                                                      0.063     7.248 r  denselayer1/INPUT_SIZE_rows[4].OUTPUT_SIZE_cols[10].sa/data_out[29]_i_6__37/O
                         net (fo=2, routed)           0.333     7.581    denselayer1/INPUT_SIZE_rows[4].OUTPUT_SIZE_cols[10].sa/data_out[29]_i_6__37_n_0
    SLICE_X174Y298       LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.089     7.670 r  denselayer1/INPUT_SIZE_rows[4].OUTPUT_SIZE_cols[10].sa/data_out[29]_i_14__35/O
                         net (fo=1, routed)           0.012     7.682    denselayer1/INPUT_SIZE_rows[4].OUTPUT_SIZE_cols[10].sa/data_out[29]_i_14__35_n_0
    SLICE_X174Y298       CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.137     7.819 r  denselayer1/INPUT_SIZE_rows[4].OUTPUT_SIZE_cols[10].sa/data_out_reg[29]_i_1__36/CO[7]
                         net (fo=1, routed)           0.023     7.842    denselayer1/INPUT_SIZE_rows[4].OUTPUT_SIZE_cols[10].sa/data_out_reg[29]_i_1__36_n_0
    SLICE_X174Y299       CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.103     7.945 r  denselayer1/INPUT_SIZE_rows[4].OUTPUT_SIZE_cols[10].sa/data_out_reg[40]_i_1__236/O[5]
                         net (fo=1, routed)           0.024     7.969    denselayer2/INPUT_SIZE_rows[4].OUTPUT_SIZE_cols[10].sa/data_out_reg[40]_2[19]
    SLICE_X174Y299       FDRE                                         r  denselayer2/INPUT_SIZE_rows[4].OUTPUT_SIZE_cols[10].sa/data_out_reg[40]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
    BC10                                              0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk_IBUF_inst/I
    BC10                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.389     5.389 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.389    clk_IBUF_inst/OUT
    BC10                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.389 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.298     5.687    clk_IBUF
    BUFGCE_X0Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.711 r  clk_IBUF_BUFG_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=80084, routed)       2.597     8.308    denselayer2/INPUT_SIZE_rows[4].OUTPUT_SIZE_cols[10].sa/CLK
    SLICE_X174Y299       FDRE                                         r  denselayer2/INPUT_SIZE_rows[4].OUTPUT_SIZE_cols[10].sa/data_out_reg[40]/C
                         clock pessimism              0.374     8.682    
                         clock uncertainty           -0.035     8.647    
    SLICE_X174Y299       FDRE (Setup_FFF_SLICEL_C_D)
                                                      0.023     8.670    denselayer2/INPUT_SIZE_rows[4].OUTPUT_SIZE_cols[10].sa/data_out_reg[40]
  -------------------------------------------------------------------
                         required time                          8.670    
                         arrival time                          -7.969    
  -------------------------------------------------------------------
                         slack                                  0.701    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.015ns  (arrival time - required time)
  Source:                 denselayer2/sum_all/col_trees[4].column_tree/genblk2[0].genblk1[1].tree_reg[1][8]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            denselayer2/sum_all/col_trees[4].column_tree/output_data_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.145ns  (logic 0.054ns (37.241%)  route 0.091ns (62.759%))
  Logic Levels:           0  
  Clock Path Skew:        0.083ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.697ns
    Source Clock Delay      (SCD):    3.199ns
    Clock Pessimism Removal (CPR):    0.416ns
  Clock Net Delay (Source):      2.488ns (routing 1.150ns, distribution 1.338ns)
  Clock Net Delay (Destination): 2.741ns (routing 1.269ns, distribution 1.472ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
    BC10                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BC10                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.389     0.389 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.389    clk_IBUF_inst/OUT
    BC10                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.389 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.298     0.687    clk_IBUF
    BUFGCE_X0Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.711 r  clk_IBUF_BUFG_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=80084, routed)       2.488     3.199    denselayer2/sum_all/col_trees[4].column_tree/CLK
    SLICE_X136Y260       FDRE                                         r  denselayer2/sum_all/col_trees[4].column_tree/genblk2[0].genblk1[1].tree_reg[1][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X136Y260       FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.054     3.253 r  denselayer2/sum_all/col_trees[4].column_tree/genblk2[0].genblk1[1].tree_reg[1][8]/Q
                         net (fo=1, routed)           0.091     3.344    denselayer2/sum_all/col_trees[4].column_tree/genblk2[0].genblk1[1].tree_reg[1]_140[8]
    SLICE_X138Y259       FDRE                                         r  denselayer2/sum_all/col_trees[4].column_tree/output_data_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
    BC10                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BC10                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.593     0.593 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.593    clk_IBUF_inst/OUT
    BC10                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.593 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.335     0.928    clk_IBUF
    BUFGCE_X0Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.956 r  clk_IBUF_BUFG_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=80084, routed)       2.741     3.697    denselayer2/sum_all/col_trees[4].column_tree/CLK
    SLICE_X138Y259       FDRE                                         r  denselayer2/sum_all/col_trees[4].column_tree/output_data_reg[8]/C
                         clock pessimism             -0.416     3.281    
    SLICE_X138Y259       FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     3.328    denselayer2/sum_all/col_trees[4].column_tree/output_data_reg[8]
  -------------------------------------------------------------------
                         required time                         -3.328    
                         arrival time                           3.344    
  -------------------------------------------------------------------
                         slack                                  0.015    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { clk }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFGCE/I  n/a            1.122         5.000       3.878      BUFGCE_X0Y146   clk_IBUF_BUFG_inst/I
Low Pulse Width   Slow    FDRE/C    n/a            0.275         2.500       2.225      SLICE_X160Y367  denselayer2/INPUT_SIZE_rows[23].OUTPUT_SIZE_cols[24].sa/data_out_reg[25]/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         2.500       2.225      SLICE_X160Y423  denselayer1/INPUT_SIZE_rows[5].OUTPUT_SIZE_cols[19].sa/data_out_reg[19]/C



