// Seed: 882509766
module module_0;
  id_1 :
  assert property (@(posedge 1 - id_1) id_1)
  else begin : LABEL_0
    id_1 <= -1;
  end
  assign module_1.id_2 = 0;
  wire id_2;
  ;
endmodule
module module_1 #(
    parameter id_4 = 32'd3,
    parameter id_5 = 32'd87,
    parameter id_8 = 32'd54
) (
    output wire id_0,
    input wire id_1,
    output tri1 id_2,
    output tri1 id_3,
    input supply1 _id_4,
    input wand _id_5,
    output tri1 id_6
);
  wire _id_8;
  localparam id_9 = 1'b0;
  reg id_10;
  assign id_6 = 1;
  tri  [ id_4 : id_8] id_11 = -1;
  wire [id_5 : 1 'd0] id_12 = (~id_5);
  id_13 :
  assert property (@(-1) id_8)
  else begin : LABEL_0
    id_10 = id_12;
  end
  parameter id_14 = -1;
  module_0 modCall_1 ();
  tri0 id_15 = id_14, id_16 = 1;
  string [1  - "" : 1] id_17 = "";
endmodule
