;
; File Name: cyfitterrv.inc
; 
; PSoC Creator  4.3
;
; Description:
; 
;
;-------------------------------------------------------------------------------
; Copyright (c) 2007-2019 Cypress Semiconductor.  All rights reserved.
; You may use this file only in accordance with the license, terms, conditions, 
; disclaimers, and limitations in the end user license agreement accompanying 
; the software package with which this file was provided.
;-------------------------------------------------------------------------------

    IF :LNOT::DEF:INCLUDED_CYFITTERRV_INC
INCLUDED_CYFITTERRV_INC EQU 1
    GET cydevicerv_trm.inc

; IR
IR__0__DR EQU CYREG_GPIO_PRT0_DR
IR__0__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
IR__0__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
IR__0__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
IR__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
IR__0__HSIOM_MASK EQU 0xF0000000
IR__0__HSIOM_SHIFT EQU 28
IR__0__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
IR__0__INTR EQU CYREG_GPIO_PRT0_INTR
IR__0__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
IR__0__INTSTAT EQU CYREG_GPIO_PRT0_INTR
IR__0__MASK EQU 0x80
IR__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
IR__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
IR__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
IR__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
IR__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
IR__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
IR__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
IR__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
IR__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
IR__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
IR__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
IR__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
IR__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
IR__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
IR__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
IR__0__PC EQU CYREG_GPIO_PRT0_PC
IR__0__PC2 EQU CYREG_GPIO_PRT0_PC2
IR__0__PORT EQU 0
IR__0__PS EQU CYREG_GPIO_PRT0_PS
IR__0__SHIFT EQU 7
IR__DR EQU CYREG_GPIO_PRT0_DR
IR__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
IR__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
IR__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
IR__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
IR__INTR EQU CYREG_GPIO_PRT0_INTR
IR__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
IR__INTSTAT EQU CYREG_GPIO_PRT0_INTR
IR__MASK EQU 0x80
IR__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
IR__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
IR__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
IR__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
IR__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
IR__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
IR__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
IR__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
IR__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
IR__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
IR__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
IR__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
IR__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
IR__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
IR__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
IR__PC EQU CYREG_GPIO_PRT0_PC
IR__PC2 EQU CYREG_GPIO_PRT0_PC2
IR__PORT EQU 0
IR__PS EQU CYREG_GPIO_PRT0_PS
IR__SHIFT EQU 7

; LED
LED__0__DR EQU CYREG_GPIO_PRT1_DR
LED__0__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
LED__0__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
LED__0__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
LED__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
LED__0__HSIOM_MASK EQU 0x0F000000
LED__0__HSIOM_SHIFT EQU 24
LED__0__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
LED__0__INTR EQU CYREG_GPIO_PRT1_INTR
LED__0__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
LED__0__INTSTAT EQU CYREG_GPIO_PRT1_INTR
LED__0__MASK EQU 0x40
LED__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
LED__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
LED__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
LED__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
LED__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
LED__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
LED__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
LED__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
LED__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
LED__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
LED__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
LED__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
LED__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
LED__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
LED__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
LED__0__PC EQU CYREG_GPIO_PRT1_PC
LED__0__PC2 EQU CYREG_GPIO_PRT1_PC2
LED__0__PORT EQU 1
LED__0__PS EQU CYREG_GPIO_PRT1_PS
LED__0__SHIFT EQU 6
LED__DR EQU CYREG_GPIO_PRT1_DR
LED__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
LED__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
LED__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
LED__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
LED__INTR EQU CYREG_GPIO_PRT1_INTR
LED__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
LED__INTSTAT EQU CYREG_GPIO_PRT1_INTR
LED__MASK EQU 0x40
LED__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
LED__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
LED__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
LED__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
LED__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
LED__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
LED__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
LED__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
LED__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
LED__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
LED__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
LED__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
LED__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
LED__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
LED__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
LED__PC EQU CYREG_GPIO_PRT1_PC
LED__PC2 EQU CYREG_GPIO_PRT1_PC2
LED__PORT EQU 1
LED__PS EQU CYREG_GPIO_PRT1_PS
LED__SHIFT EQU 6

; ISR1
ISR1__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
ISR1__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
ISR1__INTC_MASK EQU 0x01
ISR1__INTC_NUMBER EQU 0
ISR1__INTC_PRIOR_MASK EQU 0xC0
ISR1__INTC_PRIOR_NUM EQU 3
ISR1__INTC_PRIOR_REG EQU CYREG_CM0_IPR0
ISR1__INTC_SET_EN_REG EQU CYREG_CM0_ISER
ISR1__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

; M_BL
M_BL__0__DR EQU CYREG_GPIO_PRT0_DR
M_BL__0__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
M_BL__0__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
M_BL__0__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
M_BL__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
M_BL__0__HSIOM_MASK EQU 0x000000F0
M_BL__0__HSIOM_SHIFT EQU 4
M_BL__0__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
M_BL__0__INTR EQU CYREG_GPIO_PRT0_INTR
M_BL__0__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
M_BL__0__INTSTAT EQU CYREG_GPIO_PRT0_INTR
M_BL__0__MASK EQU 0x02
M_BL__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
M_BL__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
M_BL__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
M_BL__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
M_BL__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
M_BL__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
M_BL__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
M_BL__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
M_BL__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
M_BL__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
M_BL__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
M_BL__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
M_BL__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
M_BL__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
M_BL__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
M_BL__0__PC EQU CYREG_GPIO_PRT0_PC
M_BL__0__PC2 EQU CYREG_GPIO_PRT0_PC2
M_BL__0__PORT EQU 0
M_BL__0__PS EQU CYREG_GPIO_PRT0_PS
M_BL__0__SHIFT EQU 1
M_BL__DR EQU CYREG_GPIO_PRT0_DR
M_BL__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
M_BL__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
M_BL__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
M_BL__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
M_BL__INTR EQU CYREG_GPIO_PRT0_INTR
M_BL__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
M_BL__INTSTAT EQU CYREG_GPIO_PRT0_INTR
M_BL__MASK EQU 0x02
M_BL__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
M_BL__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
M_BL__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
M_BL__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
M_BL__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
M_BL__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
M_BL__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
M_BL__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
M_BL__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
M_BL__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
M_BL__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
M_BL__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
M_BL__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
M_BL__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
M_BL__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
M_BL__PC EQU CYREG_GPIO_PRT0_PC
M_BL__PC2 EQU CYREG_GPIO_PRT0_PC2
M_BL__PORT EQU 0
M_BL__PS EQU CYREG_GPIO_PRT0_PS
M_BL__SHIFT EQU 1

; M_BR
M_BR__0__DR EQU CYREG_GPIO_PRT0_DR
M_BR__0__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
M_BR__0__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
M_BR__0__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
M_BR__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
M_BR__0__HSIOM_MASK EQU 0x0000F000
M_BR__0__HSIOM_SHIFT EQU 12
M_BR__0__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
M_BR__0__INTR EQU CYREG_GPIO_PRT0_INTR
M_BR__0__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
M_BR__0__INTSTAT EQU CYREG_GPIO_PRT0_INTR
M_BR__0__MASK EQU 0x08
M_BR__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
M_BR__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
M_BR__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
M_BR__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
M_BR__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
M_BR__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
M_BR__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
M_BR__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
M_BR__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
M_BR__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
M_BR__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
M_BR__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
M_BR__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
M_BR__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
M_BR__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
M_BR__0__PC EQU CYREG_GPIO_PRT0_PC
M_BR__0__PC2 EQU CYREG_GPIO_PRT0_PC2
M_BR__0__PORT EQU 0
M_BR__0__PS EQU CYREG_GPIO_PRT0_PS
M_BR__0__SHIFT EQU 3
M_BR__DR EQU CYREG_GPIO_PRT0_DR
M_BR__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
M_BR__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
M_BR__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
M_BR__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
M_BR__INTR EQU CYREG_GPIO_PRT0_INTR
M_BR__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
M_BR__INTSTAT EQU CYREG_GPIO_PRT0_INTR
M_BR__MASK EQU 0x08
M_BR__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
M_BR__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
M_BR__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
M_BR__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
M_BR__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
M_BR__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
M_BR__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
M_BR__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
M_BR__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
M_BR__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
M_BR__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
M_BR__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
M_BR__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
M_BR__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
M_BR__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
M_BR__PC EQU CYREG_GPIO_PRT0_PC
M_BR__PC2 EQU CYREG_GPIO_PRT0_PC2
M_BR__PORT EQU 0
M_BR__PS EQU CYREG_GPIO_PRT0_PS
M_BR__SHIFT EQU 3

; M_FL
M_FL__0__DR EQU CYREG_GPIO_PRT0_DR
M_FL__0__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
M_FL__0__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
M_FL__0__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
M_FL__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
M_FL__0__HSIOM_MASK EQU 0x0000000F
M_FL__0__HSIOM_SHIFT EQU 0
M_FL__0__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
M_FL__0__INTR EQU CYREG_GPIO_PRT0_INTR
M_FL__0__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
M_FL__0__INTSTAT EQU CYREG_GPIO_PRT0_INTR
M_FL__0__MASK EQU 0x01
M_FL__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
M_FL__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
M_FL__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
M_FL__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
M_FL__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
M_FL__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
M_FL__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
M_FL__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
M_FL__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
M_FL__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
M_FL__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
M_FL__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
M_FL__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
M_FL__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
M_FL__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
M_FL__0__PC EQU CYREG_GPIO_PRT0_PC
M_FL__0__PC2 EQU CYREG_GPIO_PRT0_PC2
M_FL__0__PORT EQU 0
M_FL__0__PS EQU CYREG_GPIO_PRT0_PS
M_FL__0__SHIFT EQU 0
M_FL__DR EQU CYREG_GPIO_PRT0_DR
M_FL__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
M_FL__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
M_FL__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
M_FL__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
M_FL__INTR EQU CYREG_GPIO_PRT0_INTR
M_FL__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
M_FL__INTSTAT EQU CYREG_GPIO_PRT0_INTR
M_FL__MASK EQU 0x01
M_FL__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
M_FL__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
M_FL__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
M_FL__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
M_FL__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
M_FL__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
M_FL__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
M_FL__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
M_FL__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
M_FL__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
M_FL__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
M_FL__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
M_FL__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
M_FL__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
M_FL__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
M_FL__PC EQU CYREG_GPIO_PRT0_PC
M_FL__PC2 EQU CYREG_GPIO_PRT0_PC2
M_FL__PORT EQU 0
M_FL__PS EQU CYREG_GPIO_PRT0_PS
M_FL__SHIFT EQU 0

; M_FR
M_FR__0__DR EQU CYREG_GPIO_PRT0_DR
M_FR__0__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
M_FR__0__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
M_FR__0__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
M_FR__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
M_FR__0__HSIOM_MASK EQU 0x00000F00
M_FR__0__HSIOM_SHIFT EQU 8
M_FR__0__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
M_FR__0__INTR EQU CYREG_GPIO_PRT0_INTR
M_FR__0__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
M_FR__0__INTSTAT EQU CYREG_GPIO_PRT0_INTR
M_FR__0__MASK EQU 0x04
M_FR__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
M_FR__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
M_FR__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
M_FR__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
M_FR__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
M_FR__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
M_FR__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
M_FR__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
M_FR__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
M_FR__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
M_FR__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
M_FR__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
M_FR__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
M_FR__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
M_FR__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
M_FR__0__PC EQU CYREG_GPIO_PRT0_PC
M_FR__0__PC2 EQU CYREG_GPIO_PRT0_PC2
M_FR__0__PORT EQU 0
M_FR__0__PS EQU CYREG_GPIO_PRT0_PS
M_FR__0__SHIFT EQU 2
M_FR__DR EQU CYREG_GPIO_PRT0_DR
M_FR__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
M_FR__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
M_FR__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
M_FR__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
M_FR__INTR EQU CYREG_GPIO_PRT0_INTR
M_FR__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
M_FR__INTSTAT EQU CYREG_GPIO_PRT0_INTR
M_FR__MASK EQU 0x04
M_FR__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
M_FR__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
M_FR__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
M_FR__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
M_FR__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
M_FR__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
M_FR__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
M_FR__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
M_FR__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
M_FR__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
M_FR__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
M_FR__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
M_FR__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
M_FR__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
M_FR__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
M_FR__PC EQU CYREG_GPIO_PRT0_PC
M_FR__PC2 EQU CYREG_GPIO_PRT0_PC2
M_FR__PORT EQU 0
M_FR__PS EQU CYREG_GPIO_PRT0_PS
M_FR__SHIFT EQU 2

; UART1
UART1_rx__0__DR EQU CYREG_GPIO_PRT7_DR
UART1_rx__0__DR_CLR EQU CYREG_GPIO_PRT7_DR_CLR
UART1_rx__0__DR_INV EQU CYREG_GPIO_PRT7_DR_INV
UART1_rx__0__DR_SET EQU CYREG_GPIO_PRT7_DR_SET
UART1_rx__0__HSIOM EQU CYREG_HSIOM_PORT_SEL7
UART1_rx__0__HSIOM_GPIO EQU 0
UART1_rx__0__HSIOM_I2C EQU 14
UART1_rx__0__HSIOM_I2C_SCL EQU 14
UART1_rx__0__HSIOM_MASK EQU 0x0000000F
UART1_rx__0__HSIOM_SHIFT EQU 0
UART1_rx__0__HSIOM_SPI EQU 15
UART1_rx__0__HSIOM_SPI_MOSI EQU 15
UART1_rx__0__HSIOM_UART EQU 9
UART1_rx__0__HSIOM_UART_RX EQU 9
UART1_rx__0__INTCFG EQU CYREG_GPIO_PRT7_INTR_CFG
UART1_rx__0__INTR EQU CYREG_GPIO_PRT7_INTR
UART1_rx__0__INTR_CFG EQU CYREG_GPIO_PRT7_INTR_CFG
UART1_rx__0__INTSTAT EQU CYREG_GPIO_PRT7_INTR
UART1_rx__0__MASK EQU 0x01
UART1_rx__0__PC EQU CYREG_GPIO_PRT7_PC
UART1_rx__0__PC2 EQU CYREG_GPIO_PRT7_PC2
UART1_rx__0__PORT EQU 7
UART1_rx__0__PS EQU CYREG_GPIO_PRT7_PS
UART1_rx__0__SHIFT EQU 0
UART1_rx__DR EQU CYREG_GPIO_PRT7_DR
UART1_rx__DR_CLR EQU CYREG_GPIO_PRT7_DR_CLR
UART1_rx__DR_INV EQU CYREG_GPIO_PRT7_DR_INV
UART1_rx__DR_SET EQU CYREG_GPIO_PRT7_DR_SET
UART1_rx__INTCFG EQU CYREG_GPIO_PRT7_INTR_CFG
UART1_rx__INTR EQU CYREG_GPIO_PRT7_INTR
UART1_rx__INTR_CFG EQU CYREG_GPIO_PRT7_INTR_CFG
UART1_rx__INTSTAT EQU CYREG_GPIO_PRT7_INTR
UART1_rx__MASK EQU 0x01
UART1_rx__PC EQU CYREG_GPIO_PRT7_PC
UART1_rx__PC2 EQU CYREG_GPIO_PRT7_PC2
UART1_rx__PORT EQU 7
UART1_rx__PS EQU CYREG_GPIO_PRT7_PS
UART1_rx__SHIFT EQU 0
UART1_SCB__CTRL EQU CYREG_SCB3_CTRL
UART1_SCB__EZ_DATA0 EQU CYREG_SCB3_EZ_DATA0
UART1_SCB__EZ_DATA1 EQU CYREG_SCB3_EZ_DATA1
UART1_SCB__EZ_DATA10 EQU CYREG_SCB3_EZ_DATA10
UART1_SCB__EZ_DATA11 EQU CYREG_SCB3_EZ_DATA11
UART1_SCB__EZ_DATA12 EQU CYREG_SCB3_EZ_DATA12
UART1_SCB__EZ_DATA13 EQU CYREG_SCB3_EZ_DATA13
UART1_SCB__EZ_DATA14 EQU CYREG_SCB3_EZ_DATA14
UART1_SCB__EZ_DATA15 EQU CYREG_SCB3_EZ_DATA15
UART1_SCB__EZ_DATA16 EQU CYREG_SCB3_EZ_DATA16
UART1_SCB__EZ_DATA17 EQU CYREG_SCB3_EZ_DATA17
UART1_SCB__EZ_DATA18 EQU CYREG_SCB3_EZ_DATA18
UART1_SCB__EZ_DATA19 EQU CYREG_SCB3_EZ_DATA19
UART1_SCB__EZ_DATA2 EQU CYREG_SCB3_EZ_DATA2
UART1_SCB__EZ_DATA20 EQU CYREG_SCB3_EZ_DATA20
UART1_SCB__EZ_DATA21 EQU CYREG_SCB3_EZ_DATA21
UART1_SCB__EZ_DATA22 EQU CYREG_SCB3_EZ_DATA22
UART1_SCB__EZ_DATA23 EQU CYREG_SCB3_EZ_DATA23
UART1_SCB__EZ_DATA24 EQU CYREG_SCB3_EZ_DATA24
UART1_SCB__EZ_DATA25 EQU CYREG_SCB3_EZ_DATA25
UART1_SCB__EZ_DATA26 EQU CYREG_SCB3_EZ_DATA26
UART1_SCB__EZ_DATA27 EQU CYREG_SCB3_EZ_DATA27
UART1_SCB__EZ_DATA28 EQU CYREG_SCB3_EZ_DATA28
UART1_SCB__EZ_DATA29 EQU CYREG_SCB3_EZ_DATA29
UART1_SCB__EZ_DATA3 EQU CYREG_SCB3_EZ_DATA3
UART1_SCB__EZ_DATA30 EQU CYREG_SCB3_EZ_DATA30
UART1_SCB__EZ_DATA31 EQU CYREG_SCB3_EZ_DATA31
UART1_SCB__EZ_DATA4 EQU CYREG_SCB3_EZ_DATA4
UART1_SCB__EZ_DATA5 EQU CYREG_SCB3_EZ_DATA5
UART1_SCB__EZ_DATA6 EQU CYREG_SCB3_EZ_DATA6
UART1_SCB__EZ_DATA7 EQU CYREG_SCB3_EZ_DATA7
UART1_SCB__EZ_DATA8 EQU CYREG_SCB3_EZ_DATA8
UART1_SCB__EZ_DATA9 EQU CYREG_SCB3_EZ_DATA9
UART1_SCB__I2C_CFG EQU CYREG_SCB3_I2C_CFG
UART1_SCB__I2C_CTRL EQU CYREG_SCB3_I2C_CTRL
UART1_SCB__I2C_M_CMD EQU CYREG_SCB3_I2C_M_CMD
UART1_SCB__I2C_S_CMD EQU CYREG_SCB3_I2C_S_CMD
UART1_SCB__I2C_STATUS EQU CYREG_SCB3_I2C_STATUS
UART1_SCB__INTR_CAUSE EQU CYREG_SCB3_INTR_CAUSE
UART1_SCB__INTR_I2C_EC EQU CYREG_SCB3_INTR_I2C_EC
UART1_SCB__INTR_I2C_EC_MASK EQU CYREG_SCB3_INTR_I2C_EC_MASK
UART1_SCB__INTR_I2C_EC_MASKED EQU CYREG_SCB3_INTR_I2C_EC_MASKED
UART1_SCB__INTR_M EQU CYREG_SCB3_INTR_M
UART1_SCB__INTR_M_MASK EQU CYREG_SCB3_INTR_M_MASK
UART1_SCB__INTR_M_MASKED EQU CYREG_SCB3_INTR_M_MASKED
UART1_SCB__INTR_M_SET EQU CYREG_SCB3_INTR_M_SET
UART1_SCB__INTR_RX EQU CYREG_SCB3_INTR_RX
UART1_SCB__INTR_RX_MASK EQU CYREG_SCB3_INTR_RX_MASK
UART1_SCB__INTR_RX_MASKED EQU CYREG_SCB3_INTR_RX_MASKED
UART1_SCB__INTR_RX_SET EQU CYREG_SCB3_INTR_RX_SET
UART1_SCB__INTR_S EQU CYREG_SCB3_INTR_S
UART1_SCB__INTR_S_MASK EQU CYREG_SCB3_INTR_S_MASK
UART1_SCB__INTR_S_MASKED EQU CYREG_SCB3_INTR_S_MASKED
UART1_SCB__INTR_S_SET EQU CYREG_SCB3_INTR_S_SET
UART1_SCB__INTR_SPI_EC EQU CYREG_SCB3_INTR_SPI_EC
UART1_SCB__INTR_SPI_EC_MASK EQU CYREG_SCB3_INTR_SPI_EC_MASK
UART1_SCB__INTR_SPI_EC_MASKED EQU CYREG_SCB3_INTR_SPI_EC_MASKED
UART1_SCB__INTR_TX EQU CYREG_SCB3_INTR_TX
UART1_SCB__INTR_TX_MASK EQU CYREG_SCB3_INTR_TX_MASK
UART1_SCB__INTR_TX_MASKED EQU CYREG_SCB3_INTR_TX_MASKED
UART1_SCB__INTR_TX_SET EQU CYREG_SCB3_INTR_TX_SET
UART1_SCB__RX_CTRL EQU CYREG_SCB3_RX_CTRL
UART1_SCB__RX_FIFO_CTRL EQU CYREG_SCB3_RX_FIFO_CTRL
UART1_SCB__RX_FIFO_RD EQU CYREG_SCB3_RX_FIFO_RD
UART1_SCB__RX_FIFO_RD_SILENT EQU CYREG_SCB3_RX_FIFO_RD_SILENT
UART1_SCB__RX_FIFO_STATUS EQU CYREG_SCB3_RX_FIFO_STATUS
UART1_SCB__RX_MATCH EQU CYREG_SCB3_RX_MATCH
UART1_SCB__SPI_CTRL EQU CYREG_SCB3_SPI_CTRL
UART1_SCB__SPI_STATUS EQU CYREG_SCB3_SPI_STATUS
UART1_SCB__SS0_POSISTION EQU 0
UART1_SCB__SS1_POSISTION EQU 1
UART1_SCB__SS2_POSISTION EQU 2
UART1_SCB__SS3_POSISTION EQU 3
UART1_SCB__STATUS EQU CYREG_SCB3_STATUS
UART1_SCB__TX_CTRL EQU CYREG_SCB3_TX_CTRL
UART1_SCB__TX_FIFO_CTRL EQU CYREG_SCB3_TX_FIFO_CTRL
UART1_SCB__TX_FIFO_STATUS EQU CYREG_SCB3_TX_FIFO_STATUS
UART1_SCB__TX_FIFO_WR EQU CYREG_SCB3_TX_FIFO_WR
UART1_SCB__UART_CTRL EQU CYREG_SCB3_UART_CTRL
UART1_SCB__UART_FLOW_CTRL EQU CYREG_SCB3_UART_FLOW_CTRL
UART1_SCB__UART_RX_CTRL EQU CYREG_SCB3_UART_RX_CTRL
UART1_SCB__UART_RX_STATUS EQU CYREG_SCB3_UART_RX_STATUS
UART1_SCB__UART_TX_CTRL EQU CYREG_SCB3_UART_TX_CTRL
UART1_tx__0__DR EQU CYREG_GPIO_PRT7_DR
UART1_tx__0__DR_CLR EQU CYREG_GPIO_PRT7_DR_CLR
UART1_tx__0__DR_INV EQU CYREG_GPIO_PRT7_DR_INV
UART1_tx__0__DR_SET EQU CYREG_GPIO_PRT7_DR_SET
UART1_tx__0__HSIOM EQU CYREG_HSIOM_PORT_SEL7
UART1_tx__0__HSIOM_GPIO EQU 0
UART1_tx__0__HSIOM_I2C EQU 14
UART1_tx__0__HSIOM_I2C_SDA EQU 14
UART1_tx__0__HSIOM_MASK EQU 0x000000F0
UART1_tx__0__HSIOM_SHIFT EQU 4
UART1_tx__0__HSIOM_SPI EQU 15
UART1_tx__0__HSIOM_SPI_MISO EQU 15
UART1_tx__0__HSIOM_UART EQU 9
UART1_tx__0__HSIOM_UART_TX EQU 9
UART1_tx__0__INTCFG EQU CYREG_GPIO_PRT7_INTR_CFG
UART1_tx__0__INTR EQU CYREG_GPIO_PRT7_INTR
UART1_tx__0__INTR_CFG EQU CYREG_GPIO_PRT7_INTR_CFG
UART1_tx__0__INTSTAT EQU CYREG_GPIO_PRT7_INTR
UART1_tx__0__MASK EQU 0x02
UART1_tx__0__PC EQU CYREG_GPIO_PRT7_PC
UART1_tx__0__PC2 EQU CYREG_GPIO_PRT7_PC2
UART1_tx__0__PORT EQU 7
UART1_tx__0__PS EQU CYREG_GPIO_PRT7_PS
UART1_tx__0__SHIFT EQU 1
UART1_tx__DR EQU CYREG_GPIO_PRT7_DR
UART1_tx__DR_CLR EQU CYREG_GPIO_PRT7_DR_CLR
UART1_tx__DR_INV EQU CYREG_GPIO_PRT7_DR_INV
UART1_tx__DR_SET EQU CYREG_GPIO_PRT7_DR_SET
UART1_tx__INTCFG EQU CYREG_GPIO_PRT7_INTR_CFG
UART1_tx__INTR EQU CYREG_GPIO_PRT7_INTR
UART1_tx__INTR_CFG EQU CYREG_GPIO_PRT7_INTR_CFG
UART1_tx__INTSTAT EQU CYREG_GPIO_PRT7_INTR
UART1_tx__MASK EQU 0x02
UART1_tx__PC EQU CYREG_GPIO_PRT7_PC
UART1_tx__PC2 EQU CYREG_GPIO_PRT7_PC2
UART1_tx__PORT EQU 7
UART1_tx__PS EQU CYREG_GPIO_PRT7_PS
UART1_tx__SHIFT EQU 1

; Timer1
Timer1_TimerUDB_rstSts_stsreg__0__MASK EQU 0x01
Timer1_TimerUDB_rstSts_stsreg__0__POS EQU 0
Timer1_TimerUDB_rstSts_stsreg__1__MASK EQU 0x02
Timer1_TimerUDB_rstSts_stsreg__1__POS EQU 1
Timer1_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL1
Timer1_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG EQU CYREG_UDB_W16_ST1
Timer1_TimerUDB_rstSts_stsreg__2__MASK EQU 0x04
Timer1_TimerUDB_rstSts_stsreg__2__POS EQU 2
Timer1_TimerUDB_rstSts_stsreg__3__MASK EQU 0x08
Timer1_TimerUDB_rstSts_stsreg__3__POS EQU 3
Timer1_TimerUDB_rstSts_stsreg__MASK EQU 0x0F
Timer1_TimerUDB_rstSts_stsreg__MASK_REG EQU CYREG_UDB_W8_MSK1
Timer1_TimerUDB_rstSts_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK1
Timer1_TimerUDB_rstSts_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK1
Timer1_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL1
Timer1_TimerUDB_rstSts_stsreg__STATUS_CNT_REG EQU CYREG_UDB_CAT16_CTL_ST1
Timer1_TimerUDB_rstSts_stsreg__STATUS_CONTROL_REG EQU CYREG_UDB_CAT16_CTL_ST1
Timer1_TimerUDB_rstSts_stsreg__STATUS_REG EQU CYREG_UDB_W8_ST1
Timer1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL1
Timer1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_UDB_W16_CTL1
Timer1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_UDB_W16_CTL1
Timer1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_UDB_W16_CTL1
Timer1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_UDB_W16_CTL1
Timer1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_UDB_W16_MSK1
Timer1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_UDB_W16_MSK1
Timer1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_UDB_W16_MSK1
Timer1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_UDB_W16_MSK1
Timer1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK EQU 0x80
Timer1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS EQU 7
Timer1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL1
Timer1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG EQU CYREG_UDB_W8_CTL1
Timer1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG EQU CYREG_UDB_CAT16_CTL_ST1
Timer1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG EQU CYREG_UDB_W8_CTL1
Timer1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG EQU CYREG_UDB_CAT16_CTL_ST1
Timer1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK EQU 0x80
Timer1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK1
Timer1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK1
Timer1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG EQU CYREG_UDB_W8_MSK1
Timer1_TimerUDB_sT16_timerdp_u0__16BIT_A0_REG EQU CYREG_UDB_W16_A00
Timer1_TimerUDB_sT16_timerdp_u0__16BIT_A1_REG EQU CYREG_UDB_W16_A10
Timer1_TimerUDB_sT16_timerdp_u0__16BIT_D0_REG EQU CYREG_UDB_W16_D00
Timer1_TimerUDB_sT16_timerdp_u0__16BIT_D1_REG EQU CYREG_UDB_W16_D10
Timer1_TimerUDB_sT16_timerdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL0
Timer1_TimerUDB_sT16_timerdp_u0__16BIT_F0_REG EQU CYREG_UDB_W16_F00
Timer1_TimerUDB_sT16_timerdp_u0__16BIT_F1_REG EQU CYREG_UDB_W16_F10
Timer1_TimerUDB_sT16_timerdp_u0__32BIT_A0_REG EQU CYREG_UDB_W32_A0
Timer1_TimerUDB_sT16_timerdp_u0__32BIT_A1_REG EQU CYREG_UDB_W32_A1
Timer1_TimerUDB_sT16_timerdp_u0__32BIT_D0_REG EQU CYREG_UDB_W32_D0
Timer1_TimerUDB_sT16_timerdp_u0__32BIT_D1_REG EQU CYREG_UDB_W32_D1
Timer1_TimerUDB_sT16_timerdp_u0__32BIT_DP_AUX_CTL_REG EQU CYREG_UDB_W32_ACTL
Timer1_TimerUDB_sT16_timerdp_u0__32BIT_F0_REG EQU CYREG_UDB_W32_F0
Timer1_TimerUDB_sT16_timerdp_u0__32BIT_F1_REG EQU CYREG_UDB_W32_F1
Timer1_TimerUDB_sT16_timerdp_u0__A0_A1_REG EQU CYREG_UDB_CAT16_A0
Timer1_TimerUDB_sT16_timerdp_u0__A0_REG EQU CYREG_UDB_W8_A00
Timer1_TimerUDB_sT16_timerdp_u0__A1_REG EQU CYREG_UDB_W8_A10
Timer1_TimerUDB_sT16_timerdp_u0__D0_D1_REG EQU CYREG_UDB_CAT16_D0
Timer1_TimerUDB_sT16_timerdp_u0__D0_REG EQU CYREG_UDB_W8_D00
Timer1_TimerUDB_sT16_timerdp_u0__D1_REG EQU CYREG_UDB_W8_D10
Timer1_TimerUDB_sT16_timerdp_u0__DP_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL0
Timer1_TimerUDB_sT16_timerdp_u0__F0_F1_REG EQU CYREG_UDB_CAT16_F0
Timer1_TimerUDB_sT16_timerdp_u0__F0_REG EQU CYREG_UDB_W8_F00
Timer1_TimerUDB_sT16_timerdp_u0__F1_REG EQU CYREG_UDB_W8_F10
Timer1_TimerUDB_sT16_timerdp_u1__16BIT_A0_REG EQU CYREG_UDB_W16_A01
Timer1_TimerUDB_sT16_timerdp_u1__16BIT_A1_REG EQU CYREG_UDB_W16_A11
Timer1_TimerUDB_sT16_timerdp_u1__16BIT_D0_REG EQU CYREG_UDB_W16_D01
Timer1_TimerUDB_sT16_timerdp_u1__16BIT_D1_REG EQU CYREG_UDB_W16_D11
Timer1_TimerUDB_sT16_timerdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL1
Timer1_TimerUDB_sT16_timerdp_u1__16BIT_F0_REG EQU CYREG_UDB_W16_F01
Timer1_TimerUDB_sT16_timerdp_u1__16BIT_F1_REG EQU CYREG_UDB_W16_F11
Timer1_TimerUDB_sT16_timerdp_u1__A0_A1_REG EQU CYREG_UDB_CAT16_A1
Timer1_TimerUDB_sT16_timerdp_u1__A0_REG EQU CYREG_UDB_W8_A01
Timer1_TimerUDB_sT16_timerdp_u1__A1_REG EQU CYREG_UDB_W8_A11
Timer1_TimerUDB_sT16_timerdp_u1__D0_D1_REG EQU CYREG_UDB_CAT16_D1
Timer1_TimerUDB_sT16_timerdp_u1__D0_REG EQU CYREG_UDB_W8_D01
Timer1_TimerUDB_sT16_timerdp_u1__D1_REG EQU CYREG_UDB_W8_D11
Timer1_TimerUDB_sT16_timerdp_u1__DP_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL1
Timer1_TimerUDB_sT16_timerdp_u1__F0_F1_REG EQU CYREG_UDB_CAT16_F1
Timer1_TimerUDB_sT16_timerdp_u1__F0_REG EQU CYREG_UDB_W8_F01
Timer1_TimerUDB_sT16_timerdp_u1__F1_REG EQU CYREG_UDB_W8_F11
Timer1_TimerUDB_sT16_timerdp_u1__MSK_DP_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK1
Timer1_TimerUDB_sT16_timerdp_u1__PER_DP_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK1

; Timer2
Timer2_TimerUDB_rstSts_stsreg__0__MASK EQU 0x01
Timer2_TimerUDB_rstSts_stsreg__0__POS EQU 0
Timer2_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL2
Timer2_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG EQU CYREG_UDB_W16_ST2
Timer2_TimerUDB_rstSts_stsreg__2__MASK EQU 0x04
Timer2_TimerUDB_rstSts_stsreg__2__POS EQU 2
Timer2_TimerUDB_rstSts_stsreg__3__MASK EQU 0x08
Timer2_TimerUDB_rstSts_stsreg__3__POS EQU 3
Timer2_TimerUDB_rstSts_stsreg__MASK EQU 0x0D
Timer2_TimerUDB_rstSts_stsreg__MASK_REG EQU CYREG_UDB_W8_MSK2
Timer2_TimerUDB_rstSts_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK2
Timer2_TimerUDB_rstSts_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK2
Timer2_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL2
Timer2_TimerUDB_rstSts_stsreg__STATUS_CNT_REG EQU CYREG_UDB_CAT16_CTL_ST2
Timer2_TimerUDB_rstSts_stsreg__STATUS_CONTROL_REG EQU CYREG_UDB_CAT16_CTL_ST2
Timer2_TimerUDB_rstSts_stsreg__STATUS_REG EQU CYREG_UDB_W8_ST2
Timer2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL2
Timer2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_UDB_W16_CTL2
Timer2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_UDB_W16_CTL2
Timer2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_UDB_W16_CTL2
Timer2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_UDB_W16_CTL2
Timer2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_UDB_W16_MSK2
Timer2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_UDB_W16_MSK2
Timer2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_UDB_W16_MSK2
Timer2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_UDB_W16_MSK2
Timer2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK EQU 0x80
Timer2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS EQU 7
Timer2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL2
Timer2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG EQU CYREG_UDB_W8_CTL2
Timer2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG EQU CYREG_UDB_CAT16_CTL_ST2
Timer2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG EQU CYREG_UDB_W8_CTL2
Timer2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG EQU CYREG_UDB_CAT16_CTL_ST2
Timer2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK EQU 0x80
Timer2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK2
Timer2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK2
Timer2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG EQU CYREG_UDB_W8_MSK2
Timer2_TimerUDB_sT8_timerdp_u0__16BIT_A0_REG EQU CYREG_UDB_W16_A02
Timer2_TimerUDB_sT8_timerdp_u0__16BIT_A1_REG EQU CYREG_UDB_W16_A12
Timer2_TimerUDB_sT8_timerdp_u0__16BIT_D0_REG EQU CYREG_UDB_W16_D02
Timer2_TimerUDB_sT8_timerdp_u0__16BIT_D1_REG EQU CYREG_UDB_W16_D12
Timer2_TimerUDB_sT8_timerdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL2
Timer2_TimerUDB_sT8_timerdp_u0__16BIT_F0_REG EQU CYREG_UDB_W16_F02
Timer2_TimerUDB_sT8_timerdp_u0__16BIT_F1_REG EQU CYREG_UDB_W16_F12
Timer2_TimerUDB_sT8_timerdp_u0__A0_A1_REG EQU CYREG_UDB_CAT16_A2
Timer2_TimerUDB_sT8_timerdp_u0__A0_REG EQU CYREG_UDB_W8_A02
Timer2_TimerUDB_sT8_timerdp_u0__A1_REG EQU CYREG_UDB_W8_A12
Timer2_TimerUDB_sT8_timerdp_u0__D0_D1_REG EQU CYREG_UDB_CAT16_D2
Timer2_TimerUDB_sT8_timerdp_u0__D0_REG EQU CYREG_UDB_W8_D02
Timer2_TimerUDB_sT8_timerdp_u0__D1_REG EQU CYREG_UDB_W8_D12
Timer2_TimerUDB_sT8_timerdp_u0__DP_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL2
Timer2_TimerUDB_sT8_timerdp_u0__F0_F1_REG EQU CYREG_UDB_CAT16_F2
Timer2_TimerUDB_sT8_timerdp_u0__F0_REG EQU CYREG_UDB_W8_F02
Timer2_TimerUDB_sT8_timerdp_u0__F1_REG EQU CYREG_UDB_W8_F12
Timer2_TimerUDB_sT8_timerdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK2
Timer2_TimerUDB_sT8_timerdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK2

; timer_clk2
timer_clk2__CTRL_REGISTER EQU CYREG_PERI_PCLK_CTL22
timer_clk2__DIV_ID EQU 0x00000041
timer_clk2__DIV_REGISTER EQU CYREG_PERI_DIV_16_CTL1
timer_clk2__PA_DIV_ID EQU 0x000000FF

; timer_clock
timer_clock__CTRL_REGISTER EQU CYREG_PERI_PCLK_CTL20
timer_clock__DIV_ID EQU 0x00000080
timer_clock__DIV_REGISTER EQU CYREG_PERI_DIV_16_5_CTL0
timer_clock__FRAC_MASK EQU 0x000000F8
timer_clock__PA_DIV_ID EQU 0x000000FF
timer_clock_1__CTRL_REGISTER EQU CYREG_PERI_PCLK_CTL5
timer_clock_1__DIV_ID EQU 0x00000040
timer_clock_1__DIV_REGISTER EQU CYREG_PERI_DIV_16_CTL0
timer_clock_1__PA_DIV_ID EQU 0x000000FF

; Miscellaneous
CYDEV_BCLK__HFCLK__HZ EQU 48000000
CYDEV_BCLK__HFCLK__KHZ EQU 48000
CYDEV_BCLK__HFCLK__MHZ EQU 48
CYDEV_BCLK__SYSCLK__HZ EQU 48000000
CYDEV_BCLK__SYSCLK__KHZ EQU 48000
CYDEV_BCLK__SYSCLK__MHZ EQU 48
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 24
CYDEV_CHIP_DIE_PSOC5LP EQU 2
CYDEV_CHIP_DIE_PSOC5TM EQU 3
CYDEV_CHIP_DIE_TMA4 EQU 4
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 5
CYDEV_CHIP_FAMILY_FM3 EQU 6
CYDEV_CHIP_FAMILY_FM4 EQU 7
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_PSOC6 EQU 4
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC4
CYDEV_CHIP_JTAG_ID EQU 0x112D11A1
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 24
CYDEV_CHIP_MEMBER_4AA EQU 23
CYDEV_CHIP_MEMBER_4AB EQU 28
CYDEV_CHIP_MEMBER_4AC EQU 14
CYDEV_CHIP_MEMBER_4D EQU 18
CYDEV_CHIP_MEMBER_4E EQU 6
CYDEV_CHIP_MEMBER_4F EQU 25
CYDEV_CHIP_MEMBER_4G EQU 4
CYDEV_CHIP_MEMBER_4H EQU 22
CYDEV_CHIP_MEMBER_4I EQU 30
CYDEV_CHIP_MEMBER_4J EQU 19
CYDEV_CHIP_MEMBER_4K EQU 20
CYDEV_CHIP_MEMBER_4L EQU 29
CYDEV_CHIP_MEMBER_4M EQU 27
CYDEV_CHIP_MEMBER_4N EQU 11
CYDEV_CHIP_MEMBER_4O EQU 8
CYDEV_CHIP_MEMBER_4P EQU 26
CYDEV_CHIP_MEMBER_4Q EQU 15
CYDEV_CHIP_MEMBER_4R EQU 9
CYDEV_CHIP_MEMBER_4S EQU 12
CYDEV_CHIP_MEMBER_4T EQU 10
CYDEV_CHIP_MEMBER_4U EQU 5
CYDEV_CHIP_MEMBER_4V EQU 21
CYDEV_CHIP_MEMBER_4W EQU 13
CYDEV_CHIP_MEMBER_4X EQU 7
CYDEV_CHIP_MEMBER_4Y EQU 16
CYDEV_CHIP_MEMBER_4Z EQU 17
CYDEV_CHIP_MEMBER_5A EQU 3
CYDEV_CHIP_MEMBER_5B EQU 2
CYDEV_CHIP_MEMBER_6A EQU 31
CYDEV_CHIP_MEMBER_FM3 EQU 35
CYDEV_CHIP_MEMBER_FM4 EQU 36
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 32
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 33
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 34
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_4M
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4AA_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AB_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AC_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4R_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4S_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4T_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4V_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4W_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4X_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Y_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Z_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_6A_ES EQU 17
CYDEV_CHIP_REVISION_6A_NO_UDB EQU 33
CYDEV_CHIP_REVISION_6A_PRODUCTION EQU 33
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_4M_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_READ_ACCELERATOR EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_Disallowed
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_PROTECT_KILL EQU 4
CYDEV_DEBUG_PROTECT_OPEN EQU 1
CYDEV_DEBUG_PROTECT EQU CYDEV_DEBUG_PROTECT_OPEN
CYDEV_DEBUG_PROTECT_PROTECTED EQU 2
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DFT_SELECT_CLK0 EQU 10
CYDEV_DFT_SELECT_CLK1 EQU 11
CYDEV_DMA_CHANNELS_AVAILABLE EQU 8
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_IMO_TRIMMED_BY_USB EQU 0
CYDEV_IMO_TRIMMED_BY_WCO EQU 0
CYDEV_INTR_NUMBER_DMA EQU 13
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 1
CYDEV_VDDA_MV EQU 3300
CYDEV_VDDD_MV EQU 3300
CYDEV_VDDIO_MV EQU 3300
CYDEV_WDT_GENERATE_ISR EQU 1
CYIPBLOCK_m0s8can_VERSION EQU 1
CYIPBLOCK_m0s8cpussv2_VERSION EQU 1
CYIPBLOCK_m0s8csd_VERSION EQU 1
CYIPBLOCK_m0s8ioss_VERSION EQU 1
CYIPBLOCK_m0s8lcd_VERSION EQU 2
CYIPBLOCK_m0s8lpcomp_VERSION EQU 2
CYIPBLOCK_m0s8peri_VERSION EQU 1
CYIPBLOCK_m0s8scb_VERSION EQU 2
CYIPBLOCK_m0s8srssv2_VERSION EQU 1
CYIPBLOCK_m0s8tcpwm_VERSION EQU 2
CYIPBLOCK_m0s8udbif_VERSION EQU 1
CYIPBLOCK_m0s8wco_VERSION EQU 1
CYIPBLOCK_s8pass4al_VERSION EQU 1
DMA_CHANNELS_USED__MASK EQU 0
CYDEV_BOOTLOADER_ENABLE EQU 0
    ENDIF
    END
