{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1747390780282 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1747390780293 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 16 18:19:40 2025 " "Processing started: Fri May 16 18:19:40 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1747390780293 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747390780293 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off two_sum_two -c two_sum_two " "Command: quartus_map --read_settings_files=on --write_settings_files=off two_sum_two -c two_sum_two" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747390780293 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1747390780697 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1747390780697 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "two_sum_two.v 3 3 " "Found 3 design units, including 3 entities, in source file two_sum_two.v" { { "Info" "ISGN_ENTITY_NAME" "1 _1bitAdder " "Found entity 1: _1bitAdder" {  } { { "two_sum_two.v" "" { Text "D:/Quartus_Project/two_sum_two/two_sum_two.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747390785877 ""} { "Info" "ISGN_ENTITY_NAME" "2 _2bitAdder " "Found entity 2: _2bitAdder" {  } { { "two_sum_two.v" "" { Text "D:/Quartus_Project/two_sum_two/two_sum_two.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747390785877 ""} { "Info" "ISGN_ENTITY_NAME" "3 two_sum_two " "Found entity 3: two_sum_two" {  } { { "two_sum_two.v" "" { Text "D:/Quartus_Project/two_sum_two/two_sum_two.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747390785877 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747390785877 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "two_sum_two " "Elaborating entity \"two_sum_two\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1747390785895 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "seg_patterns.data_a 0 two_sum_two.v(58) " "Net \"seg_patterns.data_a\" at two_sum_two.v(58) has no driver or initial value, using a default initial value '0'" {  } { { "two_sum_two.v" "" { Text "D:/Quartus_Project/two_sum_two/two_sum_two.v" 58 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1747390785895 "|two_sum_two"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "seg_patterns.waddr_a 0 two_sum_two.v(58) " "Net \"seg_patterns.waddr_a\" at two_sum_two.v(58) has no driver or initial value, using a default initial value '0'" {  } { { "two_sum_two.v" "" { Text "D:/Quartus_Project/two_sum_two/two_sum_two.v" 58 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1747390785895 "|two_sum_two"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "seg_patterns.we_a 0 two_sum_two.v(58) " "Net \"seg_patterns.we_a\" at two_sum_two.v(58) has no driver or initial value, using a default initial value '0'" {  } { { "two_sum_two.v" "" { Text "D:/Quartus_Project/two_sum_two/two_sum_two.v" 58 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1747390785895 "|two_sum_two"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "led_C1 two_sum_two.v(35) " "Output port \"led_C1\" at two_sum_two.v(35) has no driver" {  } { { "two_sum_two.v" "" { Text "D:/Quartus_Project/two_sum_two/two_sum_two.v" 35 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1747390785895 "|two_sum_two"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "led_C0 two_sum_two.v(36) " "Output port \"led_C0\" at two_sum_two.v(36) has no driver" {  } { { "two_sum_two.v" "" { Text "D:/Quartus_Project/two_sum_two/two_sum_two.v" 36 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1747390785895 "|two_sum_two"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "led_Cout two_sum_two.v(37) " "Output port \"led_Cout\" at two_sum_two.v(37) has no driver" {  } { { "two_sum_two.v" "" { Text "D:/Quartus_Project/two_sum_two/two_sum_two.v" 37 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1747390785895 "|two_sum_two"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_2bitAdder _2bitAdder:adder_inst " "Elaborating entity \"_2bitAdder\" for hierarchy \"_2bitAdder:adder_inst\"" {  } { { "two_sum_two.v" "adder_inst" { Text "D:/Quartus_Project/two_sum_two/two_sum_two.v" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747390785905 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_1bitAdder _2bitAdder:adder_inst\|_1bitAdder:add0 " "Elaborating entity \"_1bitAdder\" for hierarchy \"_2bitAdder:adder_inst\|_1bitAdder:add0\"" {  } { { "two_sum_two.v" "add0" { Text "D:/Quartus_Project/two_sum_two/two_sum_two.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747390785906 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "16 10 D:/Quartus_Project/two_sum_two/db/two_sum_two.ram0_two_sum_two_47d0f541.hdl.mif " "Memory depth (16) in the design file differs from memory depth (10) in the Memory Initialization File \"D:/Quartus_Project/two_sum_two/db/two_sum_two.ram0_two_sum_two_47d0f541.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1747390785998 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "seg_patterns " "RAM logic \"seg_patterns\" is uninferred because MIF is not supported for the selected family" {  } { { "two_sum_two.v" "seg_patterns" { Text "D:/Quartus_Project/two_sum_two/two_sum_two.v" 58 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1747390786018 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1747390786018 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "led_C1 GND " "Pin \"led_C1\" is stuck at GND" {  } { { "two_sum_two.v" "" { Text "D:/Quartus_Project/two_sum_two/two_sum_two.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1747390786126 "|two_sum_two|led_C1"} { "Warning" "WMLS_MLS_STUCK_PIN" "led_C0 GND " "Pin \"led_C0\" is stuck at GND" {  } { { "two_sum_two.v" "" { Text "D:/Quartus_Project/two_sum_two/two_sum_two.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1747390786126 "|two_sum_two|led_C0"} { "Warning" "WMLS_MLS_STUCK_PIN" "led_Cout GND " "Pin \"led_Cout\" is stuck at GND" {  } { { "two_sum_two.v" "" { Text "D:/Quartus_Project/two_sum_two/two_sum_two.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1747390786126 "|two_sum_two|led_Cout"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg\[7\] GND " "Pin \"seg\[7\]\" is stuck at GND" {  } { { "two_sum_two.v" "" { Text "D:/Quartus_Project/two_sum_two/two_sum_two.v" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1747390786126 "|two_sum_two|seg[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg\[8\] GND " "Pin \"seg\[8\]\" is stuck at GND" {  } { { "two_sum_two.v" "" { Text "D:/Quartus_Project/two_sum_two/two_sum_two.v" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1747390786126 "|two_sum_two|seg[8]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1747390786126 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1747390786172 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1747390786428 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747390786428 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "23 " "Implemented 23 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1747390786440 ""} { "Info" "ICUT_CUT_TM_OPINS" "12 " "Implemented 12 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1747390786440 ""} { "Info" "ICUT_CUT_TM_LCELLS" "7 " "Implemented 7 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1747390786440 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1747390786440 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 14 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4776 " "Peak virtual memory: 4776 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1747390786440 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 16 18:19:46 2025 " "Processing ended: Fri May 16 18:19:46 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1747390786440 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1747390786440 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1747390786440 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1747390786440 ""}
