// Seed: 2866233860
module module_0 (
    output tri id_0,
    input tri0 id_1,
    output uwire id_2,
    input wor id_3,
    input supply1 id_4,
    output uwire id_5,
    input tri1 id_6,
    input wire id_7,
    output wor id_8,
    output logic id_9,
    input uwire id_10,
    input wire id_11,
    output tri id_12,
    input wand id_13,
    input tri0 id_14,
    output wand id_15,
    input tri1 id_16,
    output supply1 id_17,
    input wor id_18,
    input wor id_19,
    input supply1 id_20
);
  assign (pull1, supply0) id_8 = (id_13) == id_19;
  initial id_9 = id_16;
endmodule
module module_1 #(
    parameter id_11 = 32'd67,
    parameter id_15 = 32'd47,
    parameter id_6  = 32'd23,
    parameter id_8  = 32'd87,
    parameter id_9  = 32'd31
) (
    output logic id_0,
    output uwire id_1,
    output supply1 id_2,
    input wand id_3,
    output tri1 id_4,
    output tri1 id_5,
    input supply0 _id_6,
    output uwire id_7,
    input wand _id_8,
    input tri1 _id_9,
    input tri1 id_10,
    input wor _id_11
);
  logic id_13;
  wire [1 'h0 : ~  -1] id_14, _id_15;
  assign id_2 = -1;
  wire [(  id_15  ) : 1] id_16;
  function void id_17;
    input [id_8  -  id_6  .  id_9 : id_11] id_18;
    if (-1) id_0 <= -1;
  endfunction
  module_0 modCall_1 (
      id_7,
      id_3,
      id_1,
      id_10,
      id_3,
      id_1,
      id_10,
      id_3,
      id_7,
      id_0,
      id_10,
      id_10,
      id_7,
      id_3,
      id_3,
      id_7,
      id_10,
      id_4,
      id_3,
      id_10,
      id_10
  );
  assign modCall_1.id_11 = 0;
  initial begin
    id_17(id_13);
  end
endmodule
