// Seed: 749593446
module module_0 (
    input  id_0,
    output id_1,
    input  id_2
);
  assign id_1 = 1;
  logic id_3;
  logic id_4 = id_4;
  type_9(
      id_2, 1, 1, 1
  );
  assign id_4 = 1'h0;
  assign id_1 = id_0;
  logic id_5 = id_5;
  type_11 id_6 (
      .id_0(1),
      .id_1(id_2),
      .id_2(id_1),
      .id_3(id_0),
      .id_4(id_0)
  );
endmodule
