
*** Running vivado
    with args -log uart_top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source uart_top.tcl


****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source uart_top.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/XilinxVivado/Vivado/2017.2/data/ip'.
add_files: Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 244.465 ; gain = 22.105
Command: synth_design -top uart_top -part xc7z010clg400-1 -flatten_hierarchy full
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010-clg400'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010-clg400'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 4000 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 327.086 ; gain = 74.055
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'uart_top' [C:/xup/fpga_flow/2016_2_zynq_labs/lab2/lab2.srcs/sources_1/imports/lab2/uart_top.v:23]
INFO: [Synth 8-638] synthesizing module 'uart_led' [C:/xup/fpga_flow/2016_2_zynq_labs/lab2/lab2.srcs/sources_1/imports/lab2/uart_led.v:25]
	Parameter BAUD_RATE bound to: 115200 - type: integer 
	Parameter CLOCK_RATE bound to: 125000000 - type: integer 
INFO: [Synth 8-638] synthesizing module 'meta_harden' [C:/xup/fpga_flow/2016_2_zynq_labs/lab2/lab2.srcs/sources_1/imports/lab2/meta_harden.v:27]
INFO: [Synth 8-256] done synthesizing module 'meta_harden' (1#1) [C:/xup/fpga_flow/2016_2_zynq_labs/lab2/lab2.srcs/sources_1/imports/lab2/meta_harden.v:27]
INFO: [Synth 8-638] synthesizing module 'uart_rx' [C:/xup/fpga_flow/2016_2_zynq_labs/lab2/lab2.srcs/sources_1/imports/lab2/uart_rx.v:37]
	Parameter BAUD_RATE bound to: 115200 - type: integer 
	Parameter CLOCK_RATE bound to: 125000000 - type: integer 
INFO: [Synth 8-638] synthesizing module 'uart_baud_gen' [C:/xup/fpga_flow/2016_2_zynq_labs/lab2/lab2.srcs/sources_1/imports/lab2/uart_baud_gen.v:35]
	Parameter BAUD_RATE bound to: 115200 - type: integer 
	Parameter CLOCK_RATE bound to: 125000000 - type: integer 
	Parameter OVERSAMPLE_RATE bound to: 1843200 - type: integer 
	Parameter DIVIDER bound to: 68 - type: integer 
	Parameter OVERSAMPLE_VALUE bound to: 67 - type: integer 
	Parameter CNT_WID bound to: 7 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'uart_baud_gen' (2#1) [C:/xup/fpga_flow/2016_2_zynq_labs/lab2/lab2.srcs/sources_1/imports/lab2/uart_baud_gen.v:35]
INFO: [Synth 8-638] synthesizing module 'uart_rx_ctl' [C:/xup/fpga_flow/2016_2_zynq_labs/lab2/lab2.srcs/sources_1/imports/lab2/uart_rx_ctl.v:52]
	Parameter IDLE bound to: 2'b00 
	Parameter START bound to: 2'b01 
	Parameter DATA bound to: 2'b10 
	Parameter STOP bound to: 2'b11 
INFO: [Synth 8-256] done synthesizing module 'uart_rx_ctl' (3#1) [C:/xup/fpga_flow/2016_2_zynq_labs/lab2/lab2.srcs/sources_1/imports/lab2/uart_rx_ctl.v:52]
INFO: [Synth 8-256] done synthesizing module 'uart_rx' (4#1) [C:/xup/fpga_flow/2016_2_zynq_labs/lab2/lab2.srcs/sources_1/imports/lab2/uart_rx.v:37]
INFO: [Synth 8-638] synthesizing module 'led_ctl' [C:/xup/fpga_flow/2016_2_zynq_labs/lab2/lab2.srcs/sources_1/imports/lab2/led_ctl.v:27]
INFO: [Synth 8-256] done synthesizing module 'led_ctl' (5#1) [C:/xup/fpga_flow/2016_2_zynq_labs/lab2/lab2.srcs/sources_1/imports/lab2/led_ctl.v:27]
INFO: [Synth 8-256] done synthesizing module 'uart_led' (6#1) [C:/xup/fpga_flow/2016_2_zynq_labs/lab2/lab2.srcs/sources_1/imports/lab2/uart_led.v:25]
INFO: [Synth 8-638] synthesizing module 'system_wrapper' [C:/xup/fpga_flow/2016_2_ZYNQ_labs/lab2/lab2.srcs/sources_1/bd/system/hdl/system_wrapper.v:12]
INFO: [Synth 8-638] synthesizing module 'system' [C:/xup/fpga_flow/2016_2_zynq_labs/lab2/lab2.srcs/sources_1/bd/system/hdl/system.v:13]
INFO: [Synth 8-638] synthesizing module 'system_processing_system7_0_0' [C:/xup/fpga_flow/2016_2_zynq_labs/lab2/lab2.runs/synth_flatten/.Xil/Vivado-14864-Berna/realtime/system_processing_system7_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_processing_system7_0_0' (7#1) [C:/xup/fpga_flow/2016_2_zynq_labs/lab2/lab2.runs/synth_flatten/.Xil/Vivado-14864-Berna/realtime/system_processing_system7_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'processing_system7_0' of module 'system_processing_system7_0_0' requires 24 connections, but only 23 given [C:/xup/fpga_flow/2016_2_zynq_labs/lab2/lab2.srcs/sources_1/bd/system/hdl/system.v:83]
INFO: [Synth 8-256] done synthesizing module 'system' (8#1) [C:/xup/fpga_flow/2016_2_zynq_labs/lab2/lab2.srcs/sources_1/bd/system/hdl/system.v:13]
INFO: [Synth 8-256] done synthesizing module 'system_wrapper' (9#1) [C:/xup/fpga_flow/2016_2_ZYNQ_labs/lab2/lab2.srcs/sources_1/bd/system/hdl/system_wrapper.v:12]
INFO: [Synth 8-256] done synthesizing module 'uart_top' (10#1) [C:/xup/fpga_flow/2016_2_zynq_labs/lab2/lab2.srcs/sources_1/imports/lab2/uart_top.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 367.164 ; gain = 114.133
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 367.164 ; gain = 114.133
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/xup/fpga_flow/2016_2_zynq_labs/lab2/lab2.runs/synth_flatten/.Xil/Vivado-14864-Berna/dcp3/system_processing_system7_0_0_in_context.xdc] for cell 'U1/system_i/processing_system7_0'
Finished Parsing XDC File [C:/xup/fpga_flow/2016_2_zynq_labs/lab2/lab2.runs/synth_flatten/.Xil/Vivado-14864-Berna/dcp3/system_processing_system7_0_0_in_context.xdc] for cell 'U1/system_i/processing_system7_0'
Parsing XDC File [C:/xup/fpga_flow/2016_2_zynq_labs/lab2/lab2.srcs/constrs_1/imports/lab2/uart_led_timing_Zybo.xdc]
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'virtual_clock' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [C:/xup/fpga_flow/2016_2_zynq_labs/lab2/lab2.srcs/constrs_1/imports/lab2/uart_led_timing_Zybo.xdc:7]
Finished Parsing XDC File [C:/xup/fpga_flow/2016_2_zynq_labs/lab2/lab2.srcs/constrs_1/imports/lab2/uart_led_timing_Zybo.xdc]
Parsing XDC File [C:/xup/fpga_flow/2016_2_zynq_labs/lab2/lab2.srcs/constrs_1/imports/lab2/uart_led_pins_Zybo.xdc]
Finished Parsing XDC File [C:/xup/fpga_flow/2016_2_zynq_labs/lab2/lab2.srcs/constrs_1/imports/lab2/uart_led_pins_Zybo.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/xup/fpga_flow/2016_2_zynq_labs/lab2/lab2.srcs/constrs_1/imports/lab2/uart_led_pins_Zybo.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/uart_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/uart_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/xup/fpga_flow/2016_2_zynq_labs/lab2/lab2.runs/synth_flatten/dont_touch.xdc]
Finished Parsing XDC File [C:/xup/fpga_flow/2016_2_zynq_labs/lab2/lab2.runs/synth_flatten/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 683.406 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:19 ; elapsed = 00:00:29 . Memory (MB): peak = 683.406 ; gain = 430.375
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:19 ; elapsed = 00:00:29 . Memory (MB): peak = 683.406 ; gain = 430.375
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for U1/system_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U1/system_i/processing_system7_0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:29 . Memory (MB): peak = 683.406 ; gain = 430.375
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "bit_cnt" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "bit_cnt" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rx_data_rdy" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:19 ; elapsed = 00:00:29 . Memory (MB): peak = 683.406 ; gain = 430.375
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 4     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 3     
	   5 Input      4 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   4 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module meta_harden 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module uart_baud_gen 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module uart_rx_ctl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 3     
	   5 Input      4 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   4 Input      1 Bit        Muxes := 1     
Module led_ctl 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element U0/uart_rx_i0/uart_rx_ctl_i0/frm_err_reg was removed.  [C:/xup/fpga_flow/2016_2_zynq_labs/lab2/lab2.srcs/sources_1/imports/lab2/uart_rx_ctl.v:257]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:30 . Memory (MB): peak = 683.406 ; gain = 430.375
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:34 ; elapsed = 00:00:44 . Memory (MB): peak = 683.406 ; gain = 430.375
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:34 ; elapsed = 00:00:44 . Memory (MB): peak = 683.406 ; gain = 430.375
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:34 ; elapsed = 00:00:45 . Memory (MB): peak = 683.406 ; gain = 430.375
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:35 ; elapsed = 00:00:46 . Memory (MB): peak = 683.406 ; gain = 430.375
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:35 ; elapsed = 00:00:46 . Memory (MB): peak = 683.406 ; gain = 430.375
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:35 ; elapsed = 00:00:46 . Memory (MB): peak = 683.406 ; gain = 430.375
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+------------------------------+----------+
|      |BlackBox name                 |Instances |
+------+------------------------------+----------+
|1     |system_processing_system7_0_0 |         1|
+------+------------------------------+----------+

Report Cell Usage: 
+------+------------------------------+------+
|      |Cell                          |Count |
+------+------------------------------+------+
|1     |system_processing_system7_0_0 |     1|
|2     |BUFG                          |     1|
|3     |LUT1                          |     2|
|4     |LUT2                          |     4|
|5     |LUT3                          |    10|
|6     |LUT4                          |    15|
|7     |LUT5                          |    17|
|8     |LUT6                          |     9|
|9     |FDRE                          |    54|
|10    |FDSE                          |     3|
|11    |IBUF                          |     3|
|12    |OBUF                          |     8|
+------+------------------------------+------+

Report Instance Areas: 
+------+----------------+-------+------+
|      |Instance        |Module |Cells |
+------+----------------+-------+------+
|1     |top             |       |   128|
|2     |  \U1/system_i  |system |     2|
+------+----------------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:35 ; elapsed = 00:00:46 . Memory (MB): peak = 683.406 ; gain = 430.375
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:21 ; elapsed = 00:00:32 . Memory (MB): peak = 683.406 ; gain = 114.133
Synthesis Optimization Complete : Time (s): cpu = 00:00:36 ; elapsed = 00:00:46 . Memory (MB): peak = 683.406 ; gain = 430.375
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 3 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

38 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:38 ; elapsed = 00:00:53 . Memory (MB): peak = 683.406 ; gain = 438.941
INFO: [Common 17-1381] The checkpoint 'C:/xup/fpga_flow/2016_2_zynq_labs/lab2/lab2.runs/synth_flatten/uart_top.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.035 . Memory (MB): peak = 683.406 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Tue Sep 26 23:40:28 2017...
