// Seed: 1075437153
module automatic module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16
);
  output wire id_16;
  inout wire id_15;
  input wire id_14;
  input wire id_13;
  output wire id_12;
  inout wire id_11;
  input wire id_10;
  output wire id_9;
  inout wire id_8;
  output tri0 id_7;
  inout wire id_6;
  input wire id_5;
  input wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_7  = -1;
  assign id_16 = ~$signed(35);
  ;
endmodule
module module_1 (
    id_1,
    id_2
);
  inout wire id_2;
  output wire id_1;
  union packed {
    logic id_3;
    logic id_4;
    logic id_5;
    logic id_6;
  } id_7;
  parameter id_8 = -1;
  module_0 modCall_1 (
      id_3,
      id_6,
      id_6,
      id_2,
      id_7,
      id_5,
      id_6,
      id_7,
      id_4,
      id_4,
      id_4,
      id_8,
      id_6,
      id_4,
      id_3,
      id_3
  );
  wire [{  -1  {  -1  }  } : 1] id_9;
  wire id_10, id_11;
  wire id_12;
  assign id_9 = ~id_2;
  assign id_2 = id_2 < 1 == id_2;
endmodule
