<html><body>
<pre>
 
cpldfit:  version P.20131013                        Xilinx Inc.
                                  Fitter Report
Design Name: top                                 Date:  1-23-2023,  5:37PM
Device Used: XC95108-7-TQ100
Fitting Status: Successful

*************************  Mapped Resource Summary  **************************

Macrocells     Product Terms    Function Block   Registers      Pins           
Used/Tot       Used/Tot         Inps Used/Tot    Used/Tot       Used/Tot       
97 /108 ( 90%) 187 /540  ( 35%) 192/216 ( 89%)   46 /108 ( 43%) 73 /81  ( 90%)

** Function Block Resources **

Function    Mcells      FB Inps     Signals     Pterms      IO          
Block       Used/Tot    Used/Tot    Used        Used/Tot    Used/Tot    
FB1          17/18       31/36       31          40/90       2/14
FB2          18/18*      36/36*      38          29/90      12/14
FB3          16/18       28/36       28          23/90      14/14*
FB4          15/18       30/36       30          36/90       3/13
FB5          17/18       32/36       48          30/90      13/13*
FB6          14/18       35/36       35          29/90       1/13
             -----       -----                   -----       -----     
             97/108     192/216                 187/540     45/81 

* - Resource is exhausted

** Global Control Resources **

Signal 'SYSCLK_EXT' mapped onto global clock net GCK1.
The complement of 'nAS_EXT' mapped onto global clock net GCK2.
The complement of 'SYSCLK_EXT' mapped onto global clock net GCK3.
Global output enable net(s) unused.
The complement of 'nRESET_EXT' mapped onto global set/reset net GSR.

** Pin Resources **

Signal Type    Required     Mapped  |  Pin Type            Used    Total 
------------------------------------|------------------------------------
Input         :   25          25    |  I/O              :    67      75
Output        :   33          33    |  GCK/IO           :     3       3
Bidirectional :   12          12    |  GTS/IO           :     2       2
GCK           :    2           2    |  GSR/IO           :     1       1
GTS           :    0           0    |
GSR           :    1           1    |
                 ----        ----
        Total     73          73

** Power Data **

There are 97 macrocells in high performance mode (MCHP).
There are 0 macrocells in low power mode (MCLP).
End of Mapped Resource Summary
**************************  Errors and Warnings  ***************************

WARNING:Cpld - Unable to retrieve the path to the iSE Project Repository. Will
   use the default filename of 'top.ise'.
INFO:Cpld - Inferring BUFG constraint for signal 'SYSCLK_EXT' based upon the LOC
   constraint 'P22'. It is recommended that you declare this BUFG explicitedly
   in your design. Note that for certain device families the output of a BUFG
   constraint can not drive a gated clock, and the BUFG constraint will be
   ignored.
INFO:Cpld - Inferring BUFG constraint for signal 'nAS_EXT' based upon the LOC
   constraint 'P23'. It is recommended that you declare this BUFG explicitedly
   in your design. Note that for certain device families the output of a BUFG
   constraint can not drive a gated clock, and the BUFG constraint will be
   ignored.
WARNING:Cpld:1007 - Removing unused input(s) 'A_EXT<8>'.  The input(s) are
   unused after optimization. Please verify functionality via simulation.
WARNING:Cpld:1007 - Removing unused input(s) 'A_EXT<9>'.  The input(s) are
   unused after optimization. Please verify functionality via simulation.
WARNING:Cpld:1007 - Removing unused input(s) 'A_EXT<10>'.  The input(s) are
   unused after optimization. Please verify functionality via simulation.
WARNING:Cpld:1007 - Removing unused input(s) 'A_EXT<11>'.  The input(s) are
   unused after optimization. Please verify functionality via simulation.
WARNING:Cpld:1007 - Removing unused input(s) 'A_EXT<15>'.  The input(s) are
   unused after optimization. Please verify functionality via simulation.
WARNING:Cpld:1007 - Removing unused input(s) 'A_EXT<14>'.  The input(s) are
   unused after optimization. Please verify functionality via simulation.
WARNING:Cpld:1007 - Removing unused input(s) 'A_EXT<13>'.  The input(s) are
   unused after optimization. Please verify functionality via simulation.
WARNING:Cpld:1007 - Removing unused input(s) 'A_EXT<12>'.  The input(s) are
   unused after optimization. Please verify functionality via simulation.
WARNING:Cpld:1007 - Removing unused input(s) 'A_EXT<4>'.  The input(s) are
   unused after optimization. Please verify functionality via simulation.
WARNING:Cpld:1007 - Removing unused input(s) 'A_EXT<5>'.  The input(s) are
   unused after optimization. Please verify functionality via simulation.
WARNING:Cpld:1007 - Removing unused input(s) 'A_EXT<6>'.  The input(s) are
   unused after optimization. Please verify functionality via simulation.
WARNING:Cpld:1007 - Removing unused input(s) 'A_EXT<7>'.  The input(s) are
   unused after optimization. Please verify functionality via simulation.
WARNING:Cpld:1007 - Removing unused input(s) 'A_EXT<3>'.  The input(s) are
   unused after optimization. Please verify functionality via simulation.
WARNING:Cpld:1007 - Removing unused input(s) 'A_EXT<2>'.  The input(s) are
   unused after optimization. Please verify functionality via simulation.
WARNING:Cpld:1007 - Removing unused input(s) 'A_EXT<19>'.  The input(s) are
   unused after optimization. Please verify functionality via simulation.
WARNING:Cpld:1007 - Removing unused input(s) 'A_EXT<18>'.  The input(s) are
   unused after optimization. Please verify functionality via simulation.
WARNING:Cpld:1007 - Removing unused input(s) 'A_EXT<17>'.  The input(s) are
   unused after optimization. Please verify functionality via simulation.
WARNING:Cpld:1007 - Removing unused input(s) 'A_EXT<16>'.  The input(s) are
   unused after optimization. Please verify functionality via simulation.
WARNING:Cpld:829 - Signal 'XLXN_900$BUF2.TRST' has been minimized to 'GND'.
WARNING:Cpld:822 - Timespec OFFSET =
   IN:40.000nS:VALID:10.000nS:BEFORE:SYSCLK_EXT:RISING is invalid for CPLD
   designs. This constraint will be ignored.
WARNING:Cpld:822 - Timespec OFFSET =
   IN:40.000nS:VALID:10.000nS:BEFORE:SYSCLK_EXT:RISING is invalid for CPLD
   designs. This constraint will be ignored.
WARNING:Cpld:822 - Timespec OFFSET =
   IN:40.000nS:VALID:10.000nS:BEFORE:SYSCLK_EXT:RISING is invalid for CPLD
   designs. This constraint will be ignored.
WARNING:Cpld:822 - Timespec OFFSET =
   IN:40.000nS:VALID:10.000nS:BEFORE:SYSCLK_EXT:RISING is invalid for CPLD
   designs. This constraint will be ignored.
WARNING:Cpld:822 - Timespec OFFSET =
   IN:40.000nS:VALID:10.000nS:BEFORE:SYSCLK_EXT:RISING is invalid for CPLD
   designs. This constraint will be ignored.
WARNING:Cpld:822 - Timespec OFFSET =
   IN:40.000nS:VALID:10.000nS:BEFORE:SYSCLK_EXT:RISING is invalid for CPLD
   designs. This constraint will be ignored.
WARNING:Cpld:822 - Timespec OFFSET =
   IN:40.000nS:VALID:10.000nS:BEFORE:SYSCLK_EXT:RISING is invalid for CPLD
   designs. This constraint will be ignored.
WARNING:Cpld:822 - Timespec OFFSET =
   IN:40.000nS:VALID:10.000nS:BEFORE:SYSCLK_EXT:RISING is invalid for CPLD
   designs. This constraint will be ignored.
WARNING:Cpld:822 - Timespec OFFSET =
   IN:40.000nS:VALID:10.000nS:BEFORE:SYSCLK_EXT:RISING is invalid for CPLD
   designs. This constraint will be ignored.
WARNING:Cpld:822 - Timespec OFFSET =
   IN:40.000nS:VALID:10.000nS:BEFORE:SYSCLK_EXT:RISING is invalid for CPLD
   designs. This constraint will be ignored.
WARNING:Cpld:822 - Timespec OFFSET =
   IN:40.000nS:VALID:10.000nS:BEFORE:SYSCLK_EXT:RISING is invalid for CPLD
   designs. This constraint will be ignored.
WARNING:Cpld:822 - Timespec OFFSET =
   IN:40.000nS:VALID:10.000nS:BEFORE:SYSCLK_EXT:RISING is invalid for CPLD
   designs. This constraint will be ignored.
WARNING:Cpld:822 - Timespec OFFSET =
   IN:40.000nS:VALID:10.000nS:BEFORE:SYSCLK_EXT:RISING is invalid for CPLD
   designs. This constraint will be ignored.
WARNING:Cpld:822 - Timespec OFFSET =
   IN:40.000nS:VALID:10.000nS:BEFORE:SYSCLK_EXT:RISING is invalid for CPLD
   designs. This constraint will be ignored.
WARNING:Cpld:822 - Timespec OFFSET =
   IN:40.000nS:VALID:10.000nS:BEFORE:SYSCLK_EXT:RISING is invalid for CPLD
   designs. This constraint will be ignored.
WARNING:Cpld:822 - Timespec OFFSET =
   IN:40.000nS:VALID:10.000nS:BEFORE:SYSCLK_EXT:RISING is invalid for CPLD
   designs. This constraint will be ignored.
WARNING:Cpld:822 - Timespec OFFSET =
   IN:40.000nS:VALID:10.000nS:BEFORE:SYSCLK_EXT:RISING is invalid for CPLD
   designs. This constraint will be ignored.
WARNING:Cpld:822 - Timespec OFFSET =
   IN:40.000nS:VALID:10.000nS:BEFORE:SYSCLK_EXT:RISING is invalid for CPLD
   designs. This constraint will be ignored.
WARNING:Cpld:822 - Timespec OFFSET =
   IN:40.000nS:VALID:10.000nS:BEFORE:SYSCLK_EXT:RISING is invalid for CPLD
   designs. This constraint will be ignored.
WARNING:Cpld:822 - Timespec OFFSET =
   IN:40.000nS:VALID:10.000nS:BEFORE:SYSCLK_EXT:RISING is invalid for CPLD
   designs. This constraint will be ignored.
WARNING:Cpld:822 - Timespec OFFSET =
   IN:40.000nS:VALID:10.000nS:BEFORE:SYSCLK_EXT:RISING is invalid for CPLD
   designs. This constraint will be ignored.
WARNING:Cpld:822 - Timespec OFFSET =
   IN:40.000nS:VALID:10.000nS:BEFORE:SYSCLK_EXT:RISING is invalid for CPLD
   designs. This constraint will be ignored.
WARNING:Cpld:822 - Timespec OFFSET =
   IN:10.000nS:VALID:10.000nS:BEFORE:SYSCLK_EXT:FALLING is invalid for CPLD
   designs. This constraint will be ignored.
WARNING:Cpld:822 - Timespec OFFSET =
   IN:10.000nS:VALID:10.000nS:BEFORE:SYSCLK_EXT:FALLING is invalid for CPLD
   designs. This constraint will be ignored.
WARNING:Cpld:310 - Cannot apply TIMESPEC AUTO_TS_2003 =
   FROM:INT_CLK_SYSCLK_EXT:TO:INT_TNM_n68230CS:15.0 because of one of the
   following: (a) a signal name was not found; (b) a signal was removed or
   renamed due to optimization; (c) there is no path between the FROM node and
   TO node in the TIMESPEC.
INFO:Cpld:994 - Exhaustive fitting is trying pterm limit: 90 and input limit: 36
*************************  Summary of Mapped Logic  ************************

** 45 Outputs **

Signal                            Total Total Loc     Pin  Pin     Pin     Pwr  Slew Reg Init
Name                              Pts   Inps          No.  Type    Use     Mode Rate State
nCIIN_EXT                         3     14    FB1_6   16   I/O     O       STD  SLOW 
nCLK                              1     1     FB1_16  27   GCK/I/O O       STD  FAST 
nCBACK_EXT                        0     0     FB2_2   96   I/O     O       STD  SLOW 
CBREQ                             1     1     FB2_4   2    I/O     O       STD  FAST 
nRESET_OUT                        1     1     FB2_6   1    I/O     O       STD  SLOW 
UMD                               1     2     FB2_8   3    GTS/I/O O       STD  FAST 
nIOSEL                            1     9     FB2_9   4    GTS/I/O O       STD  FAST 
nDSACK1                           1     1     FB2_10  7    I/O     O       STD  SLOW 
nDSACK0                           1     1     FB2_11  6    I/O     O       STD  SLOW 
nSTERM                            0     0     FB2_12  8    I/O     O       STD  SLOW 
nHALT                             1     1     FB2_14  9    I/O     O       STD  SLOW 
nBERR                             1     1     FB2_15  10   I/O     O       STD  SLOW 
nWR                               1     1     FB2_16  11   I/O     O       STD  FAST 
nRD                               1     1     FB2_17  12   I/O     O       STD  FAST 
nRDUU                             1     1     FB3_2   29   I/O     O       STD  FAST 
nRDUM                             1     1     FB3_3   30   I/O     O       STD  FAST 
nWRUU                             1     3     FB3_4   34   I/O     O       STD  FAST 
nRDLM                             1     1     FB3_5   32   I/O     O       STD  FAST 
nRDLL                             1     1     FB3_6   33   I/O     O       STD  FAST 
nWRUM                             1     3     FB3_8   35   I/O     I/O     STD  FAST 
nWRLM                             4     6     FB3_9   36   I/O     I/O     STD  FAST 
DS                                1     1     FB3_10  43   I/O     O       STD  FAST 
nWRLL                             1     2     FB3_11  37   I/O     O       STD  FAST 
nUDS                              1     2     FB3_12  39   I/O     O       STD  FAST 
nLDS                              1     4     FB3_14  40   I/O     I/O     STD  FAST 
OCS                               1     1     FB3_15  41   I/O     O       STD  FAST 
nIOCS0                            1     13    FB3_16  42   I/O     O       STD  FAST 
nIOCS1                            1     13    FB3_17  49   I/O     O       STD  FAST 
UUD                               2     3     FB4_2   81   I/O     O       STD  FAST 
LMD                               1     2     FB4_6   86   I/O     O       STD  FAST 
RMC                               1     1     FB4_12  91   I/O     O       STD  FAST 
D_EXT<1>                          2     17    FB5_2   50   I/O     I/O     STD  FAST 
D_EXT<2>                          2     17    FB5_3   52   I/O     I/O     STD  FAST 
D_EXT<0>                          2     17    FB5_4   46   I/O     I/O     STD  FAST 
D_EXT<3>                          2     17    FB5_5   53   I/O     I/O     STD  FAST 
D_EXT<4>                          2     17    FB5_6   54   I/O     I/O     STD  FAST 
D_EXT<5>                          2     17    FB5_8   55   I/O     I/O     STD  FAST 
D_EXT<6>                          2     17    FB5_9   56   I/O     I/O     STD  FAST 
D_EXT<7>                          2     17    FB5_11  58   I/O     I/O     STD  FAST 
nFLASHCS                          1     10    FB5_12  60   I/O     O       STD  FAST 

Signal                            Total Total Loc     Pin  Pin     Pin     Pwr  Slew Reg Init
Name                              Pts   Inps          No.  Type    Use     Mode Rate State
nBOOTCS                           2     14    FB5_14  61   I/O     O       STD  FAST 
n68561CS                          1     13    FB5_15  63   I/O     O       STD  FAST 
nRAMCS                            1     11    FB5_16  59   I/O     O       STD  FAST 
n68230CS                          1     13    FB5_17  64   I/O     O       STD  FAST 
LLD                               3     6     FB6_16  79   I/O     I/O     STD  FAST 

** 52 Buried Nodes **

Signal                            Total Total Loc     Pwr  Reg Init
Name                              Pts   Inps          Mode State
XLXN_281/XLXN_281_D2              1     16    FB1_2   STD  
REG1<7>                           2     3     FB1_3   STD  RESET
REG1<6>                           2     3     FB1_4   STD  RESET
REG1<5>                           2     3     FB1_5   STD  RESET
REG1<4>                           2     3     FB1_7   STD  RESET
REG0<6>                           2     3     FB1_8   STD  RESET
REG0<5>                           2     3     FB1_9   STD  RESET
REG0<4>                           2     3     FB1_10  STD  RESET
DO<7>\$WA0                        3     19    FB1_11  STD  RESET
DO<6>\$WA1                        3     19    FB1_12  STD  RESET
DO<6>\$WA0                        3     19    FB1_13  STD  RESET
DO<5>\$WA1                        3     19    FB1_14  STD  RESET
DO<5>\$WA0                        3     19    FB1_15  STD  RESET
DO<4>\$WA1                        3     19    FB1_17  STD  RESET
DO<4>\$WA0                        3     19    FB1_18  STD  RESET
XLXN_900$BUF3/XLXN_900$BUF3_TRST  3     19    FB2_1   STD  
DO<3>\$WA1                        3     19    FB2_3   STD  RESET
DO<3>\$WA0                        3     19    FB2_5   STD  RESET
DO<2>\$WA1                        3     19    FB2_7   STD  RESET
DO<2>\$WA0                        3     19    FB2_13  STD  RESET
XLXN_900$BUF4/XLXN_900$BUF4_TRST  4     20    FB2_18  STD  
DO<0>\$WA1                        3     19    FB3_13  STD  RESET
DO<0>\$WA0                        3     19    FB3_18  STD  RESET
XLXI_158/boot_cycle_count_reg<3>  1     1     FB4_5   STD  RESET
REG1<3>                           2     3     FB4_7   STD  RESET
REG1<2>                           2     3     FB4_8   STD  RESET
REG1<1>                           2     3     FB4_9   STD  RESET
REG1<0>                           2     3     FB4_10  STD  RESET
REG0<3>                           2     3     FB4_11  STD  RESET
REG0<2>                           2     3     FB4_13  STD  RESET
REG0<1>                           2     3     FB4_14  STD  RESET
REG0<0>                           2     3     FB4_15  STD  RESET
BUS_TIMEOUT                       2     7     FB4_16  STD  RESET
BCC<4>                            2     6     FB4_17  STD  RESET
ACK_CS0                           11    12    FB4_18  STD  RESET
XLXN_252/XLXN_252_D2              1     16    FB5_7   STD  
BCC<0>/BCC<0>_RSTF                1     2     FB5_10  STD  
DO<1>\$WA1                        3     19    FB5_13  STD  RESET
DO<1>\$WA0                        3     19    FB5_18  STD  RESET
XLXI_158/boot_in_progress         1     5     FB6_5   STD  RESET

Signal                            Total Total Loc     Pwr  Reg Init
Name                              Pts   Inps          Mode State
XLXI_158/boot_cycle_count_reg<1>  1     2     FB6_6   STD  RESET
XLXI_158/boot_cycle_count_reg<0>  1     1     FB6_7   STD  RESET
$OpTx$FX_DC$133                   1     4     FB6_8   STD  
XLXI_158/boot_cycle_count_reg<2>  2     5     FB6_9   STD  RESET
REG0<7>                           2     3     FB6_10  STD  RESET
BCC<3>                            2     5     FB6_11  STD  RESET
BCC<2>                            2     4     FB6_12  STD  RESET
BCC<1>                            2     3     FB6_13  STD  RESET
BCC<0>                            2     2     FB6_14  STD  RESET
DO<7>\$WA1                        3     19    FB6_15  STD  RESET
ACK_RAM_ROM                       3     13    FB6_17  STD  RESET
ACK_BOOT                          4     18    FB6_18  STD  RESET

** 28 Inputs **

Signal                            Loc     Pin  Pin     Pin     
Name                                      No.  Type    Use     
nECS_EXT                          FB1_2   13   I/O     I
nOCS_EXT                          FB1_3   14   I/O     I
nRMC                              FB1_4   19   I/O     I
RnW                               FB1_5   15   I/O     I
nCIOUT_EXT                        FB1_8   17   I/O     I
nDS                               FB1_9   18   I/O     I
SIZ_0                             FB1_10  24   I/O     I
SIZ_1                             FB1_11  20   I/O     I
SYSCLK_EXT                        FB1_12  22   GCK/I/O GCK/I
nAS_EXT                           FB1_14  23   GCK/I/O GCK/I
A_EXT<0>                          FB1_15  25   I/O     I
A_EXT<1>                          FB1_17  28   I/O     I
nCBREQ_EXT                        FB2_3   97   I/O     I
nRESET_EXT                        FB2_5   99   GSR/I/O GSR/I
nM230DTACK                        FB4_15  94   I/O     I
nR561DTACK                        FB4_17  95   I/O     I
A_EXT<20>                         FB6_2   65   I/O     I
A_EXT<21>                         FB6_3   66   I/O     I
A_EXT<27>                         FB6_4   73   I/O     I
A_EXT<22>                         FB6_5   67   I/O     I
A_EXT<23>                         FB6_6   68   I/O     I
A_EXT<24>                         FB6_8   70   I/O     I
A_EXT<25>                         FB6_9   71   I/O     I
A_EXT<26>                         FB6_11  72   I/O     I
A_EXT<28>                         FB6_12  74   I/O     I
A_EXT<29>                         FB6_14  76   I/O     I
A_EXT<30>                         FB6_15  77   I/O     I
A_EXT<31>                         FB6_17  78   I/O     I

Legend:
Pin No. - ~ - User Assigned
**************************  Function Block Details  ************************
Legend:
Total Pt     - Total product terms used by the macrocell signal
Imp Pt       - Product terms imported from other macrocells
Exp Pt       - Product terms exported to other macrocells
               in direction shown
Unused Pt    - Unused local product terms remaining in macrocell
Loc          - Location where logic was mapped in device
Pin Type/Use - I  - Input             GCK - Global Clock
               O  - Output            GTS - Global Output Enable
              (b) - Buried macrocell  GSR - Global Set/Reset
X(@)         - Signal used as input (wire-AND input) to the macrocell logic.
               The number of Signals Used may exceed the number of FB Inputs
               Used due to wire-ANDing in the switch matrix.
Pin No.      - ~  - User Assigned
*********************************** FB1  ***********************************
Number of function block inputs used/remaining:               31/5
Number of signals used by logic mapping into function block:  31
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
(unused)              0       0     0   5     FB1_1         (b)     
XLXN_281/XLXN_281_D2
                      1       0     0   4     FB1_2   13    I/O     I
REG1<7>               2       0     0   3     FB1_3   14    I/O     I
REG1<6>               2       0     0   3     FB1_4   19    I/O     I
REG1<5>               2       0     0   3     FB1_5   15    I/O     I
nCIIN_EXT             3       0     0   2     FB1_6   16    I/O     O
REG1<4>               2       0     0   3     FB1_7         (b)     (b)
REG0<6>               2       0     0   3     FB1_8   17    I/O     I
REG0<5>               2       0     0   3     FB1_9   18    I/O     I
REG0<4>               2       0     0   3     FB1_10  24    I/O     I
DO<7>\$WA0            3       0     0   2     FB1_11  20    I/O     I
DO<6>\$WA1            3       0     0   2     FB1_12  22    GCK/I/O GCK/I
DO<6>\$WA0            3       0     0   2     FB1_13        (b)     (b)
DO<5>\$WA1            3       0     0   2     FB1_14  23    GCK/I/O GCK/I
DO<5>\$WA0            3       0     0   2     FB1_15  25    I/O     I
nCLK                  1       0     0   4     FB1_16  27    GCK/I/O O
DO<4>\$WA1            3       0     0   2     FB1_17  28    I/O     I
DO<4>\$WA0            3       0     0   2     FB1_18        (b)     (b)

Signals Used by Logic in Function Block
  1: A_EXT<0>          12: A_EXT<29>         22: REG0<5>.LFBK 
  2: A_EXT<1>          13: A_EXT<30>         23: REG0<6>.LFBK 
  3: A_EXT<20>         14: A_EXT<31>         24: REG1<4>.LFBK 
  4: A_EXT<21>         15: SYSCLK_EXT        25: REG1<5>.LFBK 
  5: A_EXT<22>         16: D_EXT<4>.PIN      26: REG1<6>.LFBK 
  6: A_EXT<23>         17: D_EXT<5>.PIN      27: REG1<7>.LFBK 
  7: A_EXT<24>         18: D_EXT<6>.PIN      28: XLXN_252/XLXN_252_D2 
  8: A_EXT<25>         19: D_EXT<7>.PIN      29: XLXN_281/XLXN_281_D2.LFBK 
  9: A_EXT<26>         20: RnW               30: nAS_EXT 
 10: A_EXT<27>         21: REG0<4>.LFBK      31: nCIOUT_EXT 
 11: A_EXT<28>        

Signal                        1         2         3         4 Signals FB
Name                0----+----0----+----0----+----0----+----0 Used    Inputs
XLXN_281/XLXN_281_D2 
                     .XXXXXXXXXXXXX.....X.......X.X.......... 16      16
REG1<7>              ..................X.......X.X........... 3       3
REG1<6>              .................X.......X..X........... 3       3
REG1<5>              ................X.......X...X........... 3       3
nCIIN_EXT            ..XXXXXXXXXXXX...............XX......... 14      14
REG1<4>              ...............X.......X....X........... 3       3
REG0<6>              .................X....X....X............ 3       3
REG0<5>              ................X....X.....X............ 3       3
REG0<4>              ...............X....X......X............ 3       3
DO<7>\$WA0           XXXXXXXXXXXXXX....XX......X.XX.......... 19      19
DO<6>\$WA1           XXXXXXXXXXXXXX...X.X..X....X.X.......... 19      19
DO<6>\$WA0           XXXXXXXXXXXXXX...X.X.....X..XX.......... 19      19
DO<5>\$WA1           XXXXXXXXXXXXXX..X..X.X.....X.X.......... 19      19
DO<5>\$WA0           XXXXXXXXXXXXXX..X..X....X...XX.......... 19      19
nCLK                 ..............X......................... 1       1
DO<4>\$WA1           XXXXXXXXXXXXXX.X...XX......X.X.......... 19      19
DO<4>\$WA0           XXXXXXXXXXXXXX.X...X...X....XX.......... 19      19
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*********************************** FB2  ***********************************
Number of function block inputs used/remaining:               36/0
Number of signals used by logic mapping into function block:  38
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
XLXN_900$BUF3/XLXN_900$BUF3_TRST
                      3       0     0   2     FB2_1         (b)     (b)
nCBACK_EXT            0       0     0   5     FB2_2   96    I/O     O
DO<3>\$WA1            3       0     0   2     FB2_3   97    I/O     I
CBREQ                 1       0     0   4     FB2_4   2     I/O     O
DO<3>\$WA0            3       0     0   2     FB2_5   99    GSR/I/O GSR/I
nRESET_OUT            1       0     0   4     FB2_6   1     I/O     O
DO<2>\$WA1            3       0     0   2     FB2_7         (b)     (b)
UMD                   1       0     0   4     FB2_8   3     GTS/I/O O
nIOSEL                1       0     0   4     FB2_9   4     GTS/I/O O
nDSACK1               1       0     0   4     FB2_10  7     I/O     O
nDSACK0               1       0     0   4     FB2_11  6     I/O     O
nSTERM                0       0     0   5     FB2_12  8     I/O     O
DO<2>\$WA0            3       0     0   2     FB2_13        (b)     (b)
nHALT                 1       0     0   4     FB2_14  9     I/O     O
nBERR                 1       0     0   4     FB2_15  10    I/O     O
nWR                   1       0     0   4     FB2_16  11    I/O     O
nRD                   1       0     0   4     FB2_17  12    I/O     O
XLXN_900$BUF4/XLXN_900$BUF4_TRST
                      4       0     0   1     FB2_18        (b)     (b)

Signals Used by Logic in Function Block
  1: A_EXT<0>          14: A_EXT<31>         27: REG1<2> 
  2: A_EXT<1>          15: ACK_BOOT          28: REG1<3> 
  3: A_EXT<20>         16: ACK_CS0           29: XLXN_252/XLXN_252_D2 
  4: A_EXT<21>         17: ACK_RAM_ROM       30: XLXN_281/XLXN_281_D2 
  5: A_EXT<22>         18: BUS_TIMEOUT       31: XLXN_900$BUF3/XLXN_900$BUF3_TRST.LFBK 
  6: A_EXT<23>         19: D_EXT<2>.PIN      32: XLXN_900$BUF4/XLXN_900$BUF4_TRST.LFBK 
  7: A_EXT<24>         20: D_EXT<3>.PIN      33: nAS_EXT 
  8: A_EXT<25>         21: FC_0_.OUT         34: nCBREQ_EXT 
  9: A_EXT<26>         22: RnW               35: nM230DTACK 
 10: A_EXT<27>         23: REG0<2>           36: nR561DTACK 
 11: A_EXT<28>         24: REG0<3>           37: nRESET_EXT 
 12: A_EXT<29>         25: REG0<5>           38: nWRUM.PIN 
 13: A_EXT<30>         26: REG0<6>          

Signal                        1         2         3         4 Signals FB
Name                0----+----0----+----0----+----0----+----0 Used    Inputs
XLXN_900$BUF3/XLXN_900$BUF3_TRST 
                     ..XXXXXXXXXXXX.@X...X...@X......X..X.... 19      17
nCBACK_EXT           ........................................ 0       0
DO<3>\$WA1           XXXXXXXXXXXXXX.....X.X.X....X...X....... 19      19
CBREQ                .................................X...... 1       1
DO<3>\$WA0           XXXXXXXXXXXXXX.....X.X.....X.X..X....... 19      19
nRESET_OUT           ....................................X... 1       1
DO<2>\$WA1           XXXXXXXXXXXXXX....X..XX.....X...X....... 19      19
UMD                  .....................X...............X.. 2       2
nIOSEL               ......XXXXXXXX..................X....... 9       9
nDSACK1              ..............................X......... 1       1
nDSACK0              ...............................X........ 1       1
nSTERM               ........................................ 0       0
DO<2>\$WA0           XXXXXXXXXXXXXX....X..X....X..X..X....... 19      19
nHALT                ....................................X... 1       1
nBERR                .................X...................... 1       1
nWR                  .....................X.................. 1       1
nRD                  .....................X.................. 1       1
XLXN_900$BUF4/XLXN_900$BUF4_TRST 
                     ..XXXXXXXXXXXXX@X...X...@X......X.X..... 20      18
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*********************************** FB3  ***********************************
Number of function block inputs used/remaining:               28/8
Number of signals used by logic mapping into function block:  28
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
(unused)              0       0     0   5     FB3_1         (b)     
nRDUU                 1       0     0   4     FB3_2   29    I/O     O
nRDUM                 1       0     0   4     FB3_3   30    I/O     O
nWRUU                 1       0     0   4     FB3_4   34    I/O     O
nRDLM                 1       0     0   4     FB3_5   32    I/O     O
nRDLL                 1       0     0   4     FB3_6   33    I/O     O
(unused)              0       0     0   5     FB3_7         (b)     
nWRUM                 1       0     0   4     FB3_8   35    I/O     I/O
nWRLM                 4       0     0   1     FB3_9   36    I/O     I/O
DS                    1       0     0   4     FB3_10  43    I/O     O
nWRLL                 1       0     0   4     FB3_11  37    I/O     O
nUDS                  1       0     0   4     FB3_12  39    I/O     O
DO<0>\$WA1            3       0     0   2     FB3_13        (b)     (b)
nLDS                  1       0     0   4     FB3_14  40    I/O     I/O
OCS                   1       0     0   4     FB3_15  41    I/O     O
nIOCS0                1       0     0   4     FB3_16  42    I/O     O
nIOCS1                1       0     0   4     FB3_17  49    I/O     O
DO<0>\$WA0            3       0     0   2     FB3_18        (b)     (b)

Signals Used by Logic in Function Block
  1: A_EXT<0>          11: A_EXT<28>         20: SIZ_0 
  2: A_EXT<1>          12: A_EXT<29>         21: SIZ_1 
  3: A_EXT<20>         13: A_EXT<30>         22: XLXN_252/XLXN_252_D2 
  4: A_EXT<21>         14: A_EXT<31>         23: XLXN_281/XLXN_281_D2 
  5: A_EXT<22>         15: D_EXT<0>.PIN      24: nAS_EXT 
  6: A_EXT<23>         16: LLD.PIN           25: nDS 
  7: A_EXT<24>         17: RnW               26: nLDS_OBUF.LFBK 
  8: A_EXT<25>         18: REG0<0>           27: nOCS_EXT 
  9: A_EXT<26>         19: REG1<0>           28: nWRUM_OBUF.LFBK 
 10: A_EXT<27>        

Signal                        1         2         3         4 Signals FB
Name                0----+----0----+----0----+----0----+----0 Used    Inputs
nRDUU                ................X....................... 1       1
nRDUM                ................X....................... 1       1
nWRUU                XX..............X....................... 3       3
nRDLM                ................X....................... 1       1
nRDLL                ................X....................... 1       1
nWRUM                .X..............X........X.............. 3       3
nWRLM                XX..............X..XX......X............ 6       6
DS                   ........................X............... 1       1
nWRLL                ...............XX....................... 2       2
nUDS                 X...............X....................... 2       2
DO<0>\$WA1           XXXXXXXXXXXXXXX.XX...X.X................ 19      19
nLDS                 X...............X..XX................... 4       4
OCS                  ..........................X............. 1       1
nIOCS0               ..XXXXXXXXXXXX.........X................ 13      13
nIOCS1               ..XXXXXXXXXXXX.........X................ 13      13
DO<0>\$WA0           XXXXXXXXXXXXXXX.X.X...XX................ 19      19
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*********************************** FB4  ***********************************
Number of function block inputs used/remaining:               30/6
Number of signals used by logic mapping into function block:  30
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
(unused)              0       0   /\4   1     FB4_1         (b)     (b)
UUD                   2       0     0   3     FB4_2   81    I/O     O
(unused)              0       0     0   5     FB4_3   82    I/O     
(unused)              0       0     0   5     FB4_4   80    I/O     
XLXI_158/boot_cycle_count_reg<3>
                      1       0     0   4     FB4_5   85    I/O     (b)
LMD                   1       0     0   4     FB4_6   86    I/O     O
REG1<3>               2       0     0   3     FB4_7         (b)     (b)
REG1<2>               2       0     0   3     FB4_8   87    I/O     (b)
REG1<1>               2       0     0   3     FB4_9   89    I/O     (b)
REG1<0>               2       0     0   3     FB4_10        (b)     (b)
REG0<3>               2       0     0   3     FB4_11  90    I/O     (b)
RMC                   1       0     0   4     FB4_12  91    I/O     O
REG0<2>               2       0     0   3     FB4_13        (b)     (b)
REG0<1>               2       0     0   3     FB4_14  93    I/O     (b)
REG0<0>               2       0     0   3     FB4_15  94    I/O     I
BUS_TIMEOUT           2       0     0   3     FB4_16  92    I/O     (b)
BCC<4>                2       0   \/2   1     FB4_17  95    I/O     I
ACK_CS0              11       6<-   0   0     FB4_18        (b)     (b)

Signals Used by Logic in Function Block
  1: $OpTx$FX_DC$133     11: BUS_TIMEOUT.LFBK  21: REG0<4> 
  2: A_EXT<0>            12: D_EXT<0>.PIN      22: REG1<0>.LFBK 
  3: A_EXT<1>            13: D_EXT<1>.PIN      23: REG1<1>.LFBK 
  4: ACK_CS0.LFBK        14: D_EXT<2>.PIN      24: REG1<2>.LFBK 
  5: BCC<0>              15: D_EXT<3>.PIN      25: REG1<3>.LFBK 
  6: BCC<0>/BCC<0>_RSTF  16: RnW               26: XLXN_252/XLXN_252_D2 
  7: BCC<1>              17: REG0<0>.LFBK      27: XLXN_281/XLXN_281_D2 
  8: BCC<2>              18: REG0<1>.LFBK      28: nAS_EXT 
  9: BCC<3>              19: REG0<2>.LFBK      29: nRMC 
 10: BCC<4>.LFBK         20: REG0<3>.LFBK      30: nWRLM.PIN 

Signal                        1         2         3         4 Signals FB
Name                0----+----0----+----0----+----0----+----0 Used    Inputs
UUD                  .XX............X........................ 3       3
XLXI_158/boot_cycle_count_reg<3> 
                     X....................................... 1       1
LMD                  ...............X.............X.......... 2       2
REG1<3>              ..............X.........X.X............. 3       3
REG1<2>              .............X.........X..X............. 3       3
REG1<1>              ............X.........X...X............. 3       3
REG1<0>              ...........X.........X....X............. 3       3
REG0<3>              ..............X....X.....X.............. 3       3
RMC                  ............................X........... 1       1
REG0<2>              .............X....X......X.............. 3       3
REG0<1>              ............X....X.......X.............. 3       3
REG0<0>              ...........X....X........X.............. 3       3
BUS_TIMEOUT          ....X.XXXXX................X............ 7       7
BCC<4>               ....XXXXX..................X............ 6       6
ACK_CS0              ...XX.XXXX......XXXXX......X............ 12      12
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*********************************** FB5  ***********************************
Number of function block inputs used/remaining:               32/4
Number of signals used by logic mapping into function block:  48
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
(unused)              0       0     0   5     FB5_1         (b)     
D_EXT<1>              2       0     0   3     FB5_2   50    I/O     I/O
D_EXT<2>              2       0     0   3     FB5_3   52    I/O     I/O
D_EXT<0>              2       0     0   3     FB5_4   46    I/O     I/O
D_EXT<3>              2       0     0   3     FB5_5   53    I/O     I/O
D_EXT<4>              2       0     0   3     FB5_6   54    I/O     I/O
XLXN_252/XLXN_252_D2
                      1       0     0   4     FB5_7         (b)     (b)
D_EXT<5>              2       0     0   3     FB5_8   55    I/O     I/O
D_EXT<6>              2       0     0   3     FB5_9   56    I/O     I/O
BCC<0>/BCC<0>_RSTF    1       0     0   4     FB5_10        (b)     (b)
D_EXT<7>              2       0     0   3     FB5_11  58    I/O     I/O
nFLASHCS              1       0     0   4     FB5_12  60    I/O     O
DO<1>\$WA1            3       0     0   2     FB5_13        (b)     (b)
nBOOTCS               2       0     0   3     FB5_14  61    I/O     O
n68561CS              1       0     0   4     FB5_15  63    I/O     O
nRAMCS                1       0     0   4     FB5_16  59    I/O     O
n68230CS              1       0     0   4     FB5_17  64    I/O     O
DO<1>\$WA0            3       0     0   2     FB5_18        (b)     (b)

Signals Used by Logic in Function Block
  1: A_EXT<0>          17: DO<0>\$WA0        33: DO<5>\$WA1 
  2: A_EXT<1>          18: DO<0>\$WA1        34: DO<6> 
  3: A_EXT<20>         19: DO<1>             35: DO<6>\$WA0 
  4: A_EXT<21>         20: DO<1>\$WA0        36: DO<6>\$WA1 
  5: A_EXT<22>         21: DO<1>\$WA1        37: DO<7> 
  6: A_EXT<23>         22: DO<2>             38: DO<7>\$WA0 
  7: A_EXT<24>         23: DO<2>\$WA0        39: DO<7>\$WA1 
  8: A_EXT<25>         24: DO<2>\$WA1        40: RnW 
  9: A_EXT<26>         25: DO<3>             41: REG0<1> 
 10: A_EXT<27>         26: DO<3>\$WA0        42: REG1<1> 
 11: A_EXT<28>         27: DO<3>\$WA1        43: XLXI_158/boot_in_progress 
 12: A_EXT<29>         28: DO<4>             44: XLXN_252/XLXN_252_D2.LFBK 
 13: A_EXT<30>         29: DO<4>\$WA0        45: XLXN_281/XLXN_281_D2 
 14: A_EXT<31>         30: DO<4>\$WA1        46: nAS_EXT 
 15: D_EXT<1>.PIN      31: DO<5>             47: nECS_EXT 
 16: DO<0>             32: DO<5>\$WA0        48: nRESET_EXT 

Signal                        1         2         3         4         5 Signals FB
Name                0----+----0----+----0----+----0----+----0----+----0 Used    Inputs
D_EXT<1>             ..XXXXXXXXXXXX....X@@..................X.....X.... 17      15
D_EXT<2>             ..XXXXXXXXXXXX.......X@@...............X.....X.... 17      15
D_EXT<0>             ..XXXXXXXXXXXX.X@@.....................X.....X.... 17      15
D_EXT<3>             ..XXXXXXXXXXXX..........X@@............X.....X.... 17      15
D_EXT<4>             ..XXXXXXXXXXXX.............X@@.........X.....X.... 17      15
XLXN_252/XLXN_252_D2 
                     XXXXXXXXXXXXXX.........................X.....X.... 16      16
D_EXT<5>             ..XXXXXXXXXXXX................X@@......X.....X.... 17      15
D_EXT<6>             ..XXXXXXXXXXXX...................X@@...X.....X.... 17      15
BCC<0>/BCC<0>_RSTF   ..............................................XX.. 2       2
D_EXT<7>             ..XXXXXXXXXXXX......................X@@X.....X.... 17      15
nFLASHCS             .....XXXXXXXXX...............................X.... 10      10
DO<1>\$WA1           XXXXXXXXXXXXXXX........................XX..X.X.... 19      19
nBOOTCS              ..XXXXXXXXXXXX............................X..X.... 14      14
n68561CS             ..XXXXXXXXXXXX...............................X.... 13      13
nRAMCS               .....XXXXXXXXX............................X..X.... 11      11
n68230CS             ..XXXXXXXXXXXX...............................X.... 13      13
DO<1>\$WA0           XXXXXXXXXXXXXXX........................X.X..XX.... 19      19
                    0----+----1----+----2----+----3----+----4----+----5
                              0         0         0         0         0
*********************************** FB6  ***********************************
Number of function block inputs used/remaining:               35/1
Number of signals used by logic mapping into function block:  35
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
(unused)              0       0     0   5     FB6_1         (b)     
(unused)              0       0     0   5     FB6_2   65    I/O     I
(unused)              0       0     0   5     FB6_3   66    I/O     I
(unused)              0       0     0   5     FB6_4   73    I/O     I
XLXI_158/boot_in_progress
                      1       0     0   4     FB6_5   67    I/O     I
XLXI_158/boot_cycle_count_reg<1>
                      1       0     0   4     FB6_6   68    I/O     I
XLXI_158/boot_cycle_count_reg<0>
                      1       0     0   4     FB6_7         (b)     (b)
$OpTx$FX_DC$133       1       0     0   4     FB6_8   70    I/O     I
XLXI_158/boot_cycle_count_reg<2>
                      2       0     0   3     FB6_9   71    I/O     I
REG0<7>               2       0     0   3     FB6_10        (b)     (b)
BCC<3>                2       0     0   3     FB6_11  72    I/O     I
BCC<2>                2       0     0   3     FB6_12  74    I/O     I
BCC<1>                2       0     0   3     FB6_13        (b)     (b)
BCC<0>                2       0     0   3     FB6_14  76    I/O     I
DO<7>\$WA1            3       0     0   2     FB6_15  77    I/O     I
LLD                   3       0     0   2     FB6_16  79    I/O     I/O
ACK_RAM_ROM           3       0     0   2     FB6_17  78    I/O     I
ACK_BOOT              4       0     0   1     FB6_18        (b)     (b)

Signals Used by Logic in Function Block
  1: $OpTx$FX_DC$133.LFBK  13: A_EXT<29>           25: SIZ_0 
  2: A_EXT<0>              14: A_EXT<30>           26: SIZ_1 
  3: A_EXT<1>              15: A_EXT<31>           27: XLXI_158/boot_cycle_count_reg<0>.LFBK 
  4: A_EXT<20>             16: ACK_BOOT.LFBK       28: XLXI_158/boot_cycle_count_reg<1>.LFBK 
  5: A_EXT<21>             17: ACK_RAM_ROM.LFBK    29: XLXI_158/boot_cycle_count_reg<2>.LFBK 
  6: A_EXT<22>             18: BCC<0>.LFBK         30: XLXI_158/boot_cycle_count_reg<3> 
  7: A_EXT<23>             19: BCC<0>/BCC<0>_RSTF  31: XLXI_158/boot_in_progress.LFBK 
  8: A_EXT<24>             20: BCC<1>.LFBK         32: XLXN_252/XLXN_252_D2 
  9: A_EXT<25>             21: BCC<2>.LFBK         33: nAS_EXT 
 10: A_EXT<26>             22: D_EXT<7>.PIN        34: nLDS.PIN 
 11: A_EXT<27>             23: RnW                 35: nWRUM.PIN 
 12: A_EXT<28>             24: REG0<7>.LFBK       

Signal                        1         2         3         4 Signals FB
Name                0----+----0----+----0----+----0----+----0 Used    Inputs
XLXI_158/boot_in_progress 
                     ..........................XXXXX......... 5       5
XLXI_158/boot_cycle_count_reg<1> 
                     ..........................X...X......... 2       2
XLXI_158/boot_cycle_count_reg<0> 
                     ..............................X......... 1       1
$OpTx$FX_DC$133      ..........................XXX.X......... 4       4
XLXI_158/boot_cycle_count_reg<2> 
                     X.........................XXX.X......... 5       5
REG0<7>              .....................X.X.......X........ 3       3
BCC<3>               .................XXXX...........X....... 5       5
BCC<2>               .................XXX............X....... 4       4
BCC<1>               .................XX.............X....... 3       3
BCC<0>               ..................X.............X....... 2       2
DO<7>\$WA1           .XXXXXXXXXXXXXX......XXX.......XX....... 19      19
LLD                  .X....................X.XX.......XX..... 6       6
ACK_RAM_ROM          ......XXXXXXXXX.XX............X.X....... 13      13
ACK_BOOT             ...XXXXXXXXXXXXX.X.XX.........X.X....... 18      18
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*******************************  Equations  ********************************

********** Mapped Logic **********


$OpTx$FX_DC$133 <= (XLXI_158/boot_in_progress.LFBK AND 
	XLXI_158/boot_cycle_count_reg(0).LFBK AND XLXI_158/boot_cycle_count_reg(1).LFBK AND 
	XLXI_158/boot_cycle_count_reg(2).LFBK);

FDCPE_ACK_BOOT: FDCPE port map (ACK_BOOT,ACK_BOOT_D,NOT SYSCLK_EXT,'0','0');
ACK_BOOT_D <= ((NOT nAS_EXT AND ACK_BOOT.LFBK)
	OR (NOT nAS_EXT AND XLXI_158/boot_in_progress.LFBK AND 
	BCC(0).LFBK AND BCC(1).LFBK AND BCC(2).LFBK)
	OR (A_EXT(28) AND A_EXT(29) AND A_EXT(30) AND A_EXT(31) AND 
	A_EXT(27) AND A_EXT(26) AND A_EXT(25) AND NOT nAS_EXT AND A_EXT(23) AND 
	A_EXT(22) AND A_EXT(21) AND A_EXT(20) AND A_EXT(24) AND BCC(0).LFBK AND 
	BCC(1).LFBK AND BCC(2).LFBK)
	OR (A_EXT(28) AND A_EXT(29) AND A_EXT(30) AND A_EXT(31) AND 
	A_EXT(27) AND A_EXT(26) AND A_EXT(25) AND NOT nAS_EXT AND NOT A_EXT(23) AND 
	A_EXT(22) AND NOT A_EXT(21) AND NOT A_EXT(20) AND A_EXT(24) AND BCC(0).LFBK AND 
	BCC(1).LFBK AND BCC(2).LFBK));

FDCPE_ACK_CS0: FDCPE port map (ACK_CS0,ACK_CS0_D,SYSCLK_EXT,'0','0');
ACK_CS0_D <= ((nAS_EXT)
	OR (BCC(0) AND NOT ACK_CS0.LFBK AND NOT REG0(0).LFBK)
	OR (NOT BCC(0) AND NOT ACK_CS0.LFBK AND REG0(0).LFBK)
	OR (REG0(4) AND NOT ACK_CS0.LFBK AND NOT BCC(4).LFBK)
	OR (NOT REG0(4) AND NOT ACK_CS0.LFBK AND BCC(4).LFBK)
	OR (BCC(1) AND NOT REG0(1).LFBK AND NOT ACK_CS0.LFBK)
	OR (NOT BCC(1) AND REG0(1).LFBK AND NOT ACK_CS0.LFBK)
	OR (BCC(2) AND NOT ACK_CS0.LFBK AND NOT REG0(2).LFBK)
	OR (NOT BCC(2) AND NOT ACK_CS0.LFBK AND REG0(2).LFBK)
	OR (BCC(3) AND NOT ACK_CS0.LFBK AND NOT REG0(3).LFBK)
	OR (NOT BCC(3) AND NOT ACK_CS0.LFBK AND REG0(3).LFBK));

FDCPE_ACK_RAM_ROM: FDCPE port map (ACK_RAM_ROM,ACK_RAM_ROM_D,NOT SYSCLK_EXT,'0','0');
ACK_RAM_ROM_D <= ((NOT nAS_EXT AND ACK_RAM_ROM.LFBK)
	OR (NOT A_EXT(28) AND NOT A_EXT(29) AND NOT A_EXT(30) AND NOT A_EXT(31) AND 
	NOT A_EXT(27) AND NOT A_EXT(26) AND NOT A_EXT(25) AND NOT nAS_EXT AND A_EXT(23) AND 
	NOT A_EXT(24) AND BCC(0).LFBK)
	OR (NOT A_EXT(28) AND NOT A_EXT(29) AND NOT A_EXT(30) AND NOT A_EXT(31) AND 
	NOT A_EXT(27) AND NOT A_EXT(26) AND NOT A_EXT(25) AND NOT nAS_EXT AND NOT A_EXT(24) AND 
	NOT XLXI_158/boot_in_progress.LFBK AND BCC(0).LFBK));

FTCPE_BCC0: FTCPE port map (BCC(0),nAS_EXT,NOT SYSCLK_EXT,NOT BCC(0)/BCC(0)_RSTF,'0');


BCC(0)/BCC(0)_RSTF <= (nRESET_EXT AND nECS_EXT);

FTCPE_BCC1: FTCPE port map (BCC(1),BCC_T(1),NOT SYSCLK_EXT,NOT BCC(0)/BCC(0)_RSTF,'0');
BCC_T(1) <= (NOT nAS_EXT AND BCC(0).LFBK);

FTCPE_BCC2: FTCPE port map (BCC(2),BCC_T(2),NOT SYSCLK_EXT,NOT BCC(0)/BCC(0)_RSTF,'0');
BCC_T(2) <= (NOT nAS_EXT AND BCC(0).LFBK AND BCC(1).LFBK);

FTCPE_BCC3: FTCPE port map (BCC(3),BCC_T(3),NOT SYSCLK_EXT,NOT BCC(0)/BCC(0)_RSTF,'0');
BCC_T(3) <= (NOT nAS_EXT AND BCC(0).LFBK AND BCC(1).LFBK AND 
	BCC(2).LFBK);

FTCPE_BCC4: FTCPE port map (BCC(4),BCC_T(4),NOT SYSCLK_EXT,NOT BCC(0)/BCC(0)_RSTF,'0');
BCC_T(4) <= (NOT nAS_EXT AND BCC(0) AND BCC(1) AND BCC(2) AND BCC(3));

FDCPE_BUS_TIMEOUT: FDCPE port map (BUS_TIMEOUT,BUS_TIMEOUT_D,NOT SYSCLK_EXT,'0','0');
BUS_TIMEOUT_D <= ((NOT nAS_EXT AND BUS_TIMEOUT.LFBK)
	OR (NOT nAS_EXT AND BCC(0) AND BCC(1) AND BCC(2) AND BCC(3) AND 
	BCC(4).LFBK));


CBREQ <= NOT nCBREQ_EXT;

FDCPE_DO0\$WA1: FDCPE port map (DO(0)\$WA1,DO_D(0)\$WA1,SYSCLK_EXT,NOT nRESET_EXT,'0');
DO_D(0)\$WA1 <= ((REG0(0) AND NOT XLXN_252/XLXN_252_D2)
	OR (D_EXT(0).PIN AND XLXN_252/XLXN_252_D2));

FDCPE_DO0\$WA0: FDCPE port map (DO(0)\$WA0,DO_D(0)\$WA0,SYSCLK_EXT,NOT nRESET_EXT,'0');
DO_D(0)\$WA0 <= ((REG1(0) AND NOT XLXN_281/XLXN_281_D2)
	OR (D_EXT(0).PIN AND XLXN_281/XLXN_281_D2));

FDCPE_DO1\$WA1: FDCPE port map (DO(1)\$WA1,DO_D(1)\$WA1,SYSCLK_EXT,NOT nRESET_EXT,'0');
DO_D(1)\$WA1 <= ((REG0(1) AND NOT XLXN_252/XLXN_252_D2.LFBK)
	OR (D_EXT(1).PIN AND XLXN_252/XLXN_252_D2.LFBK));

FDCPE_DO1\$WA0: FDCPE port map (DO(1)\$WA0,DO_D(1)\$WA0,SYSCLK_EXT,NOT nRESET_EXT,'0');
DO_D(1)\$WA0 <= ((REG1(1) AND NOT XLXN_281/XLXN_281_D2)
	OR (D_EXT(1).PIN AND XLXN_281/XLXN_281_D2));

FDCPE_DO2\$WA0: FDCPE port map (DO(2)\$WA0,DO_D(2)\$WA0,SYSCLK_EXT,NOT nRESET_EXT,'0');
DO_D(2)\$WA0 <= ((REG1(2) AND NOT XLXN_281/XLXN_281_D2)
	OR (D_EXT(2).PIN AND XLXN_281/XLXN_281_D2));

FDCPE_DO2\$WA1: FDCPE port map (DO(2)\$WA1,DO_D(2)\$WA1,SYSCLK_EXT,NOT nRESET_EXT,'0');
DO_D(2)\$WA1 <= ((REG0(2) AND NOT XLXN_252/XLXN_252_D2)
	OR (D_EXT(2).PIN AND XLXN_252/XLXN_252_D2));

FDCPE_DO3\$WA0: FDCPE port map (DO(3)\$WA0,DO_D(3)\$WA0,SYSCLK_EXT,NOT nRESET_EXT,'0');
DO_D(3)\$WA0 <= ((REG1(3) AND NOT XLXN_281/XLXN_281_D2)
	OR (D_EXT(3).PIN AND XLXN_281/XLXN_281_D2));

FDCPE_DO3\$WA1: FDCPE port map (DO(3)\$WA1,DO_D(3)\$WA1,SYSCLK_EXT,NOT nRESET_EXT,'0');
DO_D(3)\$WA1 <= ((REG0(3) AND NOT XLXN_252/XLXN_252_D2)
	OR (D_EXT(3).PIN AND XLXN_252/XLXN_252_D2));

FDCPE_DO4\$WA1: FDCPE port map (DO(4)\$WA1,DO_D(4)\$WA1,SYSCLK_EXT,NOT nRESET_EXT,'0');
DO_D(4)\$WA1 <= ((D_EXT(4).PIN AND XLXN_252/XLXN_252_D2)
	OR (NOT XLXN_252/XLXN_252_D2 AND REG0(4).LFBK));

FDCPE_DO4\$WA0: FDCPE port map (DO(4)\$WA0,DO_D(4)\$WA0,SYSCLK_EXT,NOT nRESET_EXT,'0');
DO_D(4)\$WA0 <= ((D_EXT(4).PIN AND XLXN_281/XLXN_281_D2.LFBK)
	OR (REG1(4).LFBK AND NOT XLXN_281/XLXN_281_D2.LFBK));

FDCPE_DO5\$WA0: FDCPE port map (DO(5)\$WA0,DO_D(5)\$WA0,SYSCLK_EXT,NOT nRESET_EXT,'0');
DO_D(5)\$WA0 <= ((D_EXT(5).PIN AND XLXN_281/XLXN_281_D2.LFBK)
	OR (NOT XLXN_281/XLXN_281_D2.LFBK AND REG1(5).LFBK));

FDCPE_DO5\$WA1: FDCPE port map (DO(5)\$WA1,DO_D(5)\$WA1,SYSCLK_EXT,NOT nRESET_EXT,'0');
DO_D(5)\$WA1 <= ((D_EXT(5).PIN AND XLXN_252/XLXN_252_D2)
	OR (NOT XLXN_252/XLXN_252_D2 AND REG0(5).LFBK));

FDCPE_DO6\$WA0: FDCPE port map (DO(6)\$WA0,DO_D(6)\$WA0,SYSCLK_EXT,NOT nRESET_EXT,'0');
DO_D(6)\$WA0 <= ((D_EXT(6).PIN AND XLXN_281/XLXN_281_D2.LFBK)
	OR (NOT XLXN_281/XLXN_281_D2.LFBK AND REG1(6).LFBK));

FDCPE_DO6\$WA1: FDCPE port map (DO(6)\$WA1,DO_D(6)\$WA1,SYSCLK_EXT,NOT nRESET_EXT,'0');
DO_D(6)\$WA1 <= ((D_EXT(6).PIN AND XLXN_252/XLXN_252_D2)
	OR (NOT XLXN_252/XLXN_252_D2 AND REG0(6).LFBK));

FDCPE_DO7\$WA1: FDCPE port map (DO(7)\$WA1,DO_D(7)\$WA1,SYSCLK_EXT,NOT nRESET_EXT,'0');
DO_D(7)\$WA1 <= ((D_EXT(7).PIN AND XLXN_252/XLXN_252_D2)
	OR (NOT XLXN_252/XLXN_252_D2 AND REG0(7).LFBK));

FDCPE_DO7\$WA0: FDCPE port map (DO(7)\$WA0,DO_D(7)\$WA0,SYSCLK_EXT,NOT nRESET_EXT,'0');
DO_D(7)\$WA0 <= ((D_EXT(7).PIN AND XLXN_281/XLXN_281_D2.LFBK)
	OR (NOT XLXN_281/XLXN_281_D2.LFBK AND REG1(7).LFBK));


DS <= NOT nDS;


D_EXT_I(0) <= DO(0);
D_EXT(0) <= D_EXT_I(0) when D_EXT_OE(0) = '1' else 'Z';
D_EXT_OE(0) <= (A_EXT(28) AND A_EXT(29) AND A_EXT(30) AND A_EXT(31) AND 
	A_EXT(27) AND A_EXT(26) AND A_EXT(25) AND NOT nAS_EXT AND NOT A_EXT(23) AND 
	A_EXT(22) AND NOT A_EXT(21) AND NOT A_EXT(20) AND RnW AND A_EXT(24));


D_EXT_I(1) <= DO(1);
D_EXT(1) <= D_EXT_I(1) when D_EXT_OE(1) = '1' else 'Z';
D_EXT_OE(1) <= (A_EXT(28) AND A_EXT(29) AND A_EXT(30) AND A_EXT(31) AND 
	A_EXT(27) AND A_EXT(26) AND A_EXT(25) AND NOT nAS_EXT AND NOT A_EXT(23) AND 
	A_EXT(22) AND NOT A_EXT(21) AND NOT A_EXT(20) AND RnW AND A_EXT(24));


D_EXT_I(2) <= DO(2);
D_EXT(2) <= D_EXT_I(2) when D_EXT_OE(2) = '1' else 'Z';
D_EXT_OE(2) <= (A_EXT(28) AND A_EXT(29) AND A_EXT(30) AND A_EXT(31) AND 
	A_EXT(27) AND A_EXT(26) AND A_EXT(25) AND NOT nAS_EXT AND NOT A_EXT(23) AND 
	A_EXT(22) AND NOT A_EXT(21) AND NOT A_EXT(20) AND RnW AND A_EXT(24));


D_EXT_I(3) <= DO(3);
D_EXT(3) <= D_EXT_I(3) when D_EXT_OE(3) = '1' else 'Z';
D_EXT_OE(3) <= (A_EXT(28) AND A_EXT(29) AND A_EXT(30) AND A_EXT(31) AND 
	A_EXT(27) AND A_EXT(26) AND A_EXT(25) AND NOT nAS_EXT AND NOT A_EXT(23) AND 
	A_EXT(22) AND NOT A_EXT(21) AND NOT A_EXT(20) AND RnW AND A_EXT(24));


D_EXT_I(4) <= DO(4);
D_EXT(4) <= D_EXT_I(4) when D_EXT_OE(4) = '1' else 'Z';
D_EXT_OE(4) <= (A_EXT(28) AND A_EXT(29) AND A_EXT(30) AND A_EXT(31) AND 
	A_EXT(27) AND A_EXT(26) AND A_EXT(25) AND NOT nAS_EXT AND NOT A_EXT(23) AND 
	A_EXT(22) AND NOT A_EXT(21) AND NOT A_EXT(20) AND RnW AND A_EXT(24));


D_EXT_I(5) <= DO(5);
D_EXT(5) <= D_EXT_I(5) when D_EXT_OE(5) = '1' else 'Z';
D_EXT_OE(5) <= (A_EXT(28) AND A_EXT(29) AND A_EXT(30) AND A_EXT(31) AND 
	A_EXT(27) AND A_EXT(26) AND A_EXT(25) AND NOT nAS_EXT AND NOT A_EXT(23) AND 
	A_EXT(22) AND NOT A_EXT(21) AND NOT A_EXT(20) AND RnW AND A_EXT(24));


D_EXT_I(6) <= DO(6);
D_EXT(6) <= D_EXT_I(6) when D_EXT_OE(6) = '1' else 'Z';
D_EXT_OE(6) <= (A_EXT(28) AND A_EXT(29) AND A_EXT(30) AND A_EXT(31) AND 
	A_EXT(27) AND A_EXT(26) AND A_EXT(25) AND NOT nAS_EXT AND NOT A_EXT(23) AND 
	A_EXT(22) AND NOT A_EXT(21) AND NOT A_EXT(20) AND RnW AND A_EXT(24));


D_EXT_I(7) <= DO(7);
D_EXT(7) <= D_EXT_I(7) when D_EXT_OE(7) = '1' else 'Z';
D_EXT_OE(7) <= (A_EXT(28) AND A_EXT(29) AND A_EXT(30) AND A_EXT(31) AND 
	A_EXT(27) AND A_EXT(26) AND A_EXT(25) AND NOT nAS_EXT AND NOT A_EXT(23) AND 
	A_EXT(22) AND NOT A_EXT(21) AND NOT A_EXT(20) AND RnW AND A_EXT(24));




LLD <= ((NOT SIZ_1 AND NOT SIZ_0)
	OR (NOT nLDS.PIN AND nWRUM.PIN)
	OR (A_EXT(0) AND NOT RnW AND SIZ_1 AND SIZ_0));


LMD <= NOT ((NOT RnW AND nWRLM.PIN));


OCS <= NOT nOCS_EXT;

FDCPE_REG00: FDCPE port map (REG0(0),REG0_D(0),SYSCLK_EXT,NOT nRESET_EXT,'0');
REG0_D(0) <= ((D_EXT(0).PIN AND XLXN_252/XLXN_252_D2)
	OR (NOT XLXN_252/XLXN_252_D2 AND REG0(0).LFBK));

FDCPE_REG01: FDCPE port map (REG0(1),REG0_D(1),SYSCLK_EXT,NOT nRESET_EXT,'0');
REG0_D(1) <= ((D_EXT(1).PIN AND XLXN_252/XLXN_252_D2)
	OR (NOT XLXN_252/XLXN_252_D2 AND REG0(1).LFBK));

FDCPE_REG02: FDCPE port map (REG0(2),REG0_D(2),SYSCLK_EXT,NOT nRESET_EXT,'0');
REG0_D(2) <= ((D_EXT(2).PIN AND XLXN_252/XLXN_252_D2)
	OR (NOT XLXN_252/XLXN_252_D2 AND REG0(2).LFBK));

FDCPE_REG03: FDCPE port map (REG0(3),REG0_D(3),SYSCLK_EXT,NOT nRESET_EXT,'0');
REG0_D(3) <= ((D_EXT(3).PIN AND XLXN_252/XLXN_252_D2)
	OR (NOT XLXN_252/XLXN_252_D2 AND REG0(3).LFBK));

FDCPE_REG04: FDCPE port map (REG0(4),REG0_D(4),SYSCLK_EXT,NOT nRESET_EXT,'0');
REG0_D(4) <= ((D_EXT(4).PIN AND XLXN_252/XLXN_252_D2)
	OR (NOT XLXN_252/XLXN_252_D2 AND REG0(4).LFBK));

FDCPE_REG05: FDCPE port map (REG0(5),REG0_D(5),SYSCLK_EXT,NOT nRESET_EXT,'0');
REG0_D(5) <= ((D_EXT(5).PIN AND XLXN_252/XLXN_252_D2)
	OR (NOT XLXN_252/XLXN_252_D2 AND REG0(5).LFBK));

FDCPE_REG06: FDCPE port map (REG0(6),REG0_D(6),SYSCLK_EXT,NOT nRESET_EXT,'0');
REG0_D(6) <= ((D_EXT(6).PIN AND XLXN_252/XLXN_252_D2)
	OR (NOT XLXN_252/XLXN_252_D2 AND REG0(6).LFBK));

FDCPE_REG07: FDCPE port map (REG0(7),REG0_D(7),SYSCLK_EXT,NOT nRESET_EXT,'0');
REG0_D(7) <= ((D_EXT(7).PIN AND XLXN_252/XLXN_252_D2)
	OR (NOT XLXN_252/XLXN_252_D2 AND REG0(7).LFBK));

FDCPE_REG10: FDCPE port map (REG1(0),REG1_D(0),SYSCLK_EXT,NOT nRESET_EXT,'0');
REG1_D(0) <= ((D_EXT(0).PIN AND XLXN_281/XLXN_281_D2)
	OR (NOT XLXN_281/XLXN_281_D2 AND REG1(0).LFBK));

FDCPE_REG11: FDCPE port map (REG1(1),REG1_D(1),SYSCLK_EXT,NOT nRESET_EXT,'0');
REG1_D(1) <= ((D_EXT(1).PIN AND XLXN_281/XLXN_281_D2)
	OR (NOT XLXN_281/XLXN_281_D2 AND REG1(1).LFBK));

FDCPE_REG12: FDCPE port map (REG1(2),REG1_D(2),SYSCLK_EXT,NOT nRESET_EXT,'0');
REG1_D(2) <= ((D_EXT(2).PIN AND XLXN_281/XLXN_281_D2)
	OR (NOT XLXN_281/XLXN_281_D2 AND REG1(2).LFBK));

FDCPE_REG13: FDCPE port map (REG1(3),REG1_D(3),SYSCLK_EXT,NOT nRESET_EXT,'0');
REG1_D(3) <= ((D_EXT(3).PIN AND XLXN_281/XLXN_281_D2)
	OR (NOT XLXN_281/XLXN_281_D2 AND REG1(3).LFBK));

FDCPE_REG14: FDCPE port map (REG1(4),REG1_D(4),SYSCLK_EXT,NOT nRESET_EXT,'0');
REG1_D(4) <= ((D_EXT(4).PIN AND XLXN_281/XLXN_281_D2.LFBK)
	OR (REG1(4).LFBK AND NOT XLXN_281/XLXN_281_D2.LFBK));

FDCPE_REG15: FDCPE port map (REG1(5),REG1_D(5),SYSCLK_EXT,NOT nRESET_EXT,'0');
REG1_D(5) <= ((D_EXT(5).PIN AND XLXN_281/XLXN_281_D2.LFBK)
	OR (NOT XLXN_281/XLXN_281_D2.LFBK AND REG1(5).LFBK));

FDCPE_REG16: FDCPE port map (REG1(6),REG1_D(6),SYSCLK_EXT,NOT nRESET_EXT,'0');
REG1_D(6) <= ((D_EXT(6).PIN AND XLXN_281/XLXN_281_D2.LFBK)
	OR (NOT XLXN_281/XLXN_281_D2.LFBK AND REG1(6).LFBK));

FDCPE_REG17: FDCPE port map (REG1(7),REG1_D(7),SYSCLK_EXT,NOT nRESET_EXT,'0');
REG1_D(7) <= ((D_EXT(7).PIN AND XLXN_281/XLXN_281_D2.LFBK)
	OR (NOT XLXN_281/XLXN_281_D2.LFBK AND REG1(7).LFBK));


RMC <= NOT nRMC;


UMD <= NOT ((NOT RnW AND nWRUM.PIN));


UUD <= ((RnW)
	OR (NOT A_EXT(0) AND NOT A_EXT(1)));

FTCPE_XLXI_158/boot_cycle_count_reg0: FTCPE port map (XLXI_158/boot_cycle_count_reg(0),XLXI_158/boot_in_progress.LFBK,NOT nAS_EXT,NOT nRESET_EXT,'0');

FTCPE_XLXI_158/boot_cycle_count_reg1: FTCPE port map (XLXI_158/boot_cycle_count_reg(1),XLXI_158/boot_cycle_count_reg_T(1),NOT nAS_EXT,NOT nRESET_EXT,'0');
XLXI_158/boot_cycle_count_reg_T(1) <= (XLXI_158/boot_in_progress.LFBK AND 
	XLXI_158/boot_cycle_count_reg(0).LFBK);

FDCPE_XLXI_158/boot_cycle_count_reg2: FDCPE port map (XLXI_158/boot_cycle_count_reg(2),XLXI_158/boot_cycle_count_reg_D(2),NOT nAS_EXT,NOT nRESET_EXT,'0');
XLXI_158/boot_cycle_count_reg_D(2) <= ((XLXI_158/boot_cycle_count_reg(2).LFBK AND 
	NOT $OpTx$FX_DC$133.LFBK)
	OR (XLXI_158/boot_in_progress.LFBK AND 
	XLXI_158/boot_cycle_count_reg(0).LFBK AND XLXI_158/boot_cycle_count_reg(1).LFBK AND 
	NOT XLXI_158/boot_cycle_count_reg(2).LFBK));

FTCPE_XLXI_158/boot_cycle_count_reg3: FTCPE port map (XLXI_158/boot_cycle_count_reg(3),$OpTx$FX_DC$133,NOT nAS_EXT,NOT nRESET_EXT,'0');

FTCPE_XLXI_158/boot_in_progress: FTCPE port map (XLXI_158/boot_in_progress,XLXI_158/boot_in_progress_T,NOT nAS_EXT,'0',NOT nRESET_EXT);
XLXI_158/boot_in_progress_T <= (XLXI_158/boot_cycle_count_reg(3) AND 
	XLXI_158/boot_in_progress.LFBK AND NOT XLXI_158/boot_cycle_count_reg(0).LFBK AND 
	NOT XLXI_158/boot_cycle_count_reg(1).LFBK AND NOT XLXI_158/boot_cycle_count_reg(2).LFBK);


XLXN_252/XLXN_252_D2 <= (A_EXT(28) AND A_EXT(29) AND A_EXT(30) AND A_EXT(31) AND 
	A_EXT(27) AND A_EXT(26) AND A_EXT(25) AND NOT nAS_EXT AND NOT A_EXT(23) AND 
	A_EXT(22) AND NOT A_EXT(21) AND NOT A_EXT(20) AND NOT A_EXT(0) AND NOT A_EXT(1) AND 
	NOT RnW AND A_EXT(24));


XLXN_281/XLXN_281_D2 <= (A_EXT(28) AND A_EXT(29) AND A_EXT(30) AND A_EXT(31) AND 
	A_EXT(27) AND A_EXT(26) AND A_EXT(25) AND NOT nAS_EXT AND NOT A_EXT(23) AND 
	A_EXT(22) AND NOT A_EXT(21) AND NOT A_EXT(20) AND NOT A_EXT(1) AND NOT RnW AND 
	A_EXT(24) AND NOT XLXN_252/XLXN_252_D2);


XLXN_900$BUF3/XLXN_900$BUF3_TRST.LFBK <= ((ACK_RAM_ROM)
	OR (NOT nR561DTACK)
	OR (A_EXT(28) AND A_EXT(29) AND A_EXT(30) AND A_EXT(31) AND 
	A_EXT(27) AND A_EXT(26) AND A_EXT(25) AND NOT nAS_EXT AND NOT A_EXT(23) AND 
	NOT A_EXT(22) AND A_EXT(21) AND NOT A_EXT(20) AND NOT REG0(6) AND A_EXT(24) AND 
	FC_0_.OUT));


XLXN_900$BUF4/XLXN_900$BUF4_TRST.LFBK <= ((ACK_RAM_ROM)
	OR (ACK_BOOT)
	OR (NOT nM230DTACK)
	OR (A_EXT(28) AND A_EXT(29) AND A_EXT(30) AND A_EXT(31) AND 
	A_EXT(27) AND A_EXT(26) AND A_EXT(25) AND NOT nAS_EXT AND NOT A_EXT(23) AND 
	NOT A_EXT(22) AND A_EXT(21) AND NOT A_EXT(20) AND REG0(6) AND A_EXT(24) AND 
	FC_0_.OUT));


n68230CS <= NOT ((A_EXT(28) AND A_EXT(29) AND A_EXT(30) AND A_EXT(31) AND 
	A_EXT(27) AND A_EXT(26) AND A_EXT(25) AND NOT nAS_EXT AND NOT A_EXT(23) AND 
	NOT A_EXT(22) AND NOT A_EXT(21) AND NOT A_EXT(20) AND A_EXT(24)));


n68561CS <= NOT ((A_EXT(28) AND A_EXT(29) AND A_EXT(30) AND A_EXT(31) AND 
	A_EXT(27) AND A_EXT(26) AND A_EXT(25) AND NOT nAS_EXT AND NOT A_EXT(23) AND 
	NOT A_EXT(22) AND NOT A_EXT(21) AND A_EXT(20) AND A_EXT(24)));


nBERR_I <= '0';
nBERR <= nBERR_I when nBERR_OE = '1' else 'Z';
nBERR_OE <= BUS_TIMEOUT;


nBOOTCS <= NOT (((NOT nAS_EXT AND XLXI_158/boot_in_progress)
	OR (A_EXT(28) AND A_EXT(29) AND A_EXT(30) AND A_EXT(31) AND 
	A_EXT(27) AND A_EXT(26) AND A_EXT(25) AND NOT nAS_EXT AND A_EXT(23) AND 
	A_EXT(22) AND A_EXT(21) AND A_EXT(20) AND A_EXT(24))));


nCBACK_EXT <= '1';


nCIIN_EXT <= NOT (((NOT nCIOUT_EXT)
	OR (A_EXT(28) AND A_EXT(29) AND A_EXT(30) AND A_EXT(31) AND 
	A_EXT(27) AND A_EXT(26) AND A_EXT(25) AND NOT nAS_EXT AND NOT A_EXT(23) AND 
	NOT A_EXT(22) AND A_EXT(24))
	OR (A_EXT(28) AND A_EXT(29) AND A_EXT(30) AND A_EXT(31) AND 
	A_EXT(27) AND A_EXT(26) AND A_EXT(25) AND NOT nAS_EXT AND NOT A_EXT(23) AND 
	NOT A_EXT(21) AND NOT A_EXT(20) AND A_EXT(24))));


nCLK <= NOT SYSCLK_EXT;


nDSACK0_I <= '0';
nDSACK0 <= nDSACK0_I when nDSACK0_OE = '1' else 'Z';
nDSACK0_OE <= XLXN_900$BUF4/XLXN_900$BUF4_TRST.LFBK;


nDSACK1_I <= '0';
nDSACK1 <= nDSACK1_I when nDSACK1_OE = '1' else 'Z';
nDSACK1_OE <= XLXN_900$BUF3/XLXN_900$BUF3_TRST.LFBK;


nFLASHCS <= NOT ((NOT A_EXT(28) AND NOT A_EXT(29) AND NOT A_EXT(30) AND NOT A_EXT(31) AND 
	NOT A_EXT(27) AND NOT A_EXT(26) AND NOT A_EXT(25) AND NOT nAS_EXT AND A_EXT(23) AND 
	NOT A_EXT(24)));


nHALT_I <= '0';
nHALT <= nHALT_I when nHALT_OE = '1' else 'Z';
nHALT_OE <= NOT nRESET_EXT;


nIOCS0 <= NOT ((A_EXT(28) AND A_EXT(29) AND A_EXT(30) AND A_EXT(31) AND 
	A_EXT(27) AND A_EXT(26) AND A_EXT(25) AND NOT nAS_EXT AND NOT A_EXT(23) AND 
	NOT A_EXT(22) AND A_EXT(21) AND NOT A_EXT(20) AND A_EXT(24)));


nIOCS1 <= NOT ((A_EXT(28) AND A_EXT(29) AND A_EXT(30) AND A_EXT(31) AND 
	A_EXT(27) AND A_EXT(26) AND A_EXT(25) AND NOT nAS_EXT AND NOT A_EXT(23) AND 
	NOT A_EXT(22) AND A_EXT(21) AND A_EXT(20) AND A_EXT(24)));


nIOSEL <= NOT ((A_EXT(28) AND A_EXT(29) AND A_EXT(30) AND A_EXT(31) AND 
	A_EXT(27) AND A_EXT(26) AND A_EXT(25) AND NOT nAS_EXT AND A_EXT(24)));


nLDS <= (NOT A_EXT(0) AND NOT RnW AND NOT SIZ_1 AND SIZ_0);


nRAMCS <= NOT ((NOT A_EXT(28) AND NOT A_EXT(29) AND NOT A_EXT(30) AND NOT A_EXT(31) AND 
	NOT A_EXT(27) AND NOT A_EXT(26) AND NOT A_EXT(25) AND NOT nAS_EXT AND NOT A_EXT(23) AND 
	NOT XLXI_158/boot_in_progress AND NOT A_EXT(24)));


nRD <= NOT RnW;


nRDLL <= NOT RnW;


nRDLM <= NOT RnW;


nRDUM <= NOT RnW;


nRDUU <= NOT RnW;


nRESET_OUT_I <= '0';
nRESET_OUT <= nRESET_OUT_I when nRESET_OUT_OE = '1' else 'Z';
nRESET_OUT_OE <= NOT nRESET_EXT;


nSTERM_I <= '0';
nSTERM <= nSTERM_I when nSTERM_OE = '1' else 'Z';
nSTERM_OE <= '0';


nUDS <= (A_EXT(0) AND NOT RnW);


nWR <= RnW;


nWRLL <= NOT ((NOT RnW AND LLD.PIN));


nWRLM <= ((RnW)
	OR (A_EXT(0) AND nWRUM_OBUF.LFBK)
	OR (NOT A_EXT(1) AND NOT SIZ_1 AND SIZ_0)
	OR (NOT A_EXT(0) AND NOT A_EXT(1) AND SIZ_1 AND NOT SIZ_0));


nWRUM <= NOT ((NOT A_EXT(1) AND NOT RnW AND NOT nLDS_OBUF.LFBK));


nWRUU <= NOT ((NOT A_EXT(0) AND NOT A_EXT(1) AND NOT RnW));

Register Legend:
 FDCPE (Q,D,C,CLR,PRE); 
 FTCPE (Q,D,C,CLR,PRE); 
 LDCP  (Q,D,G,CLR,PRE); 

******************************  Device Pin Out *****************************

Device : XC95108-7-TQ100


   --------------------------------------------------  
  /100 98  96  94  92  90  88  86  84  82  80  78  76  \
 |   99  97  95  93  91  89  87  85  83  81  79  77    |
 | 1                                               75  | 
 | 2                                               74  | 
 | 3                                               73  | 
 | 4                                               72  | 
 | 5                                               71  | 
 | 6                                               70  | 
 | 7                                               69  | 
 | 8                                               68  | 
 | 9                                               67  | 
 | 10                                              66  | 
 | 11                                              65  | 
 | 12                                              64  | 
 | 13                XC95108-7-TQ100               63  | 
 | 14                                              62  | 
 | 15                                              61  | 
 | 16                                              60  | 
 | 17                                              59  | 
 | 18                                              58  | 
 | 19                                              57  | 
 | 20                                              56  | 
 | 21                                              55  | 
 | 22                                              54  | 
 | 23                                              53  | 
 | 24                                              52  | 
 | 25                                              51  | 
 |   27  29  31  33  35  37  39  41  43  45  47  49    |
  \26  28  30  32  34  36  38  40  42  44  46  48  50  /
   --------------------------------------------------  


Pin Signal                         Pin Signal                        
No. Name                           No. Name                          
  1 nRESET_OUT                       51 VCC                           
  2 CBREQ                            52 D_EXT<2>                      
  3 UMD                              53 D_EXT<3>                      
  4 nIOSEL                           54 D_EXT<4>                      
  5 VCC                              55 D_EXT<5>                      
  6 nDSACK0                          56 D_EXT<6>                      
  7 nDSACK1                          57 VCC                           
  8 nSTERM                           58 D_EXT<7>                      
  9 nHALT                            59 nRAMCS                        
 10 nBERR                            60 nFLASHCS                      
 11 nWR                              61 nBOOTCS                       
 12 nRD                              62 GND                           
 13 nECS_EXT                         63 n68561CS                      
 14 nOCS_EXT                         64 n68230CS                      
 15 RnW                              65 A_EXT<20>                     
 16 nCIIN_EXT                        66 A_EXT<21>                     
 17 nCIOUT_EXT                       67 A_EXT<22>                     
 18 nDS                              68 A_EXT<23>                     
 19 nRMC                             69 GND                           
 20 SIZ_1                            70 A_EXT<24>                     
 21 GND                              71 A_EXT<25>                     
 22 SYSCLK_EXT                       72 A_EXT<26>                     
 23 nAS_EXT                          73 A_EXT<27>                     
 24 SIZ_0                            74 A_EXT<28>                     
 25 A_EXT<0>                         75 GND                           
 26 VCC                              76 A_EXT<29>                     
 27 nCLK                             77 A_EXT<30>                     
 28 A_EXT<1>                         78 A_EXT<31>                     
 29 nRDUU                            79 LLD                           
 30 nRDUM                            80 PGND                          
 31 GND                              81 UUD                           
 32 nRDLM                            82 PGND                          
 33 nRDLL                            83 TDO                           
 34 nWRUU                            84 GND                           
 35 nWRUM                            85 PGND                          
 36 nWRLM                            86 LMD                           
 37 nWRLL                            87 PGND                          
 38 VCC                              88 VCC                           
 39 nUDS                             89 PGND                          
 40 nLDS                             90 PGND                          
 41 OCS                              91 RMC                           
 42 nIOCS0                           92 PGND                          
 43 DS                               93 PGND                          
 44 GND                              94 nM230DTACK                    
 45 TDI                              95 nR561DTACK                    
 46 D_EXT<0>                         96 nCBACK_EXT                    
 47 TMS                              97 nCBREQ_EXT                    
 48 TCK                              98 VCC                           
 49 nIOCS1                           99 nRESET_EXT                    
 50 D_EXT<1>                        100 GND                           


Legend :  NC  = Not Connected, unbonded pin
         PGND = Unused I/O configured as additional Ground pin
         TIE  = Unused I/O floating -- must tie to VCC, GND or other signal
         VCC  = Dedicated Power Pin
         GND  = Dedicated Ground Pin
         TDI  = Test Data In, JTAG pin
         TDO  = Test Data Out, JTAG pin
         TCK  = Test Clock, JTAG pin
         TMS  = Test Mode Select, JTAG pin
  PROHIBITED  = User reserved pin
****************************  Compiler Options  ****************************

Following is a list of all global compiler options used by the fitter run.

Device(s) Specified                         : xc95108-7-TQ100
Optimization Method                         : DENSITY
Multi-Level Logic Optimization              : ON
Ignore Timing Specifications                : OFF
Default Register Power Up Value             : LOW
Keep User Location Constraints              : ON
What-You-See-Is-What-You-Get                : OFF
Exhaustive Fitting                          : ON
Keep Unused Inputs                          : OFF
Slew Rate                                   : FAST
Power Mode                                  : STD
Ground on Unused IOs                        : ON
Global Clock Optimization                   : ON
Global Set/Reset Optimization               : ON
Global Ouput Enable Optimization            : ON
FASTConnect/UIM optimzation                 : ON
Local Feedback                              : ON
Pin Feedback                                : ON
Input Limit                                 : 36
Pterm Limit                                 : 90
</pre>
<form><span class="pgRef"><table width="90%" align="center"><tr>
<td align="left"><input type="button" onclick="javascript:parent.leftnav.showTop()" onmouseover="window.status='goto top of page'; return true;" onmouseout="window.status=''" value="back to top"></td>
<td align="right"><input type="button" onclick="window.print()" onmouseover="window.status='print page'; return true;" onmouseout="window.status=''" value="print page"></td>
</tr></table></span></form>
</body></html>
