    IF :LNOT::DEF:INCLUDED_CYFITTERRV_INC
INCLUDED_CYFITTERRV_INC EQU 1
    GET cydevicerv_trm.inc

; ADC_cy_psoc4_sar
ADC_cy_psoc4_sar__SAR_ANA_TRIM EQU CYREG_SAR_ANA_TRIM
ADC_cy_psoc4_sar__SAR_CHAN_CONFIG00 EQU CYREG_SAR_CHAN_CONFIG0
ADC_cy_psoc4_sar__SAR_CHAN_CONFIG01 EQU CYREG_SAR_CHAN_CONFIG1
ADC_cy_psoc4_sar__SAR_CHAN_CONFIG02 EQU CYREG_SAR_CHAN_CONFIG2
ADC_cy_psoc4_sar__SAR_CHAN_CONFIG03 EQU CYREG_SAR_CHAN_CONFIG3
ADC_cy_psoc4_sar__SAR_CHAN_CONFIG04 EQU CYREG_SAR_CHAN_CONFIG4
ADC_cy_psoc4_sar__SAR_CHAN_CONFIG05 EQU CYREG_SAR_CHAN_CONFIG5
ADC_cy_psoc4_sar__SAR_CHAN_CONFIG06 EQU CYREG_SAR_CHAN_CONFIG6
ADC_cy_psoc4_sar__SAR_CHAN_CONFIG07 EQU CYREG_SAR_CHAN_CONFIG7
ADC_cy_psoc4_sar__SAR_CHAN_CONFIG08 EQU CYREG_SAR_CHAN_CONFIG8
ADC_cy_psoc4_sar__SAR_CHAN_CONFIG09 EQU CYREG_SAR_CHAN_CONFIG9
ADC_cy_psoc4_sar__SAR_CHAN_CONFIG10 EQU CYREG_SAR_CHAN_CONFIG10
ADC_cy_psoc4_sar__SAR_CHAN_CONFIG11 EQU CYREG_SAR_CHAN_CONFIG11
ADC_cy_psoc4_sar__SAR_CHAN_CONFIG12 EQU CYREG_SAR_CHAN_CONFIG12
ADC_cy_psoc4_sar__SAR_CHAN_CONFIG13 EQU CYREG_SAR_CHAN_CONFIG13
ADC_cy_psoc4_sar__SAR_CHAN_CONFIG14 EQU CYREG_SAR_CHAN_CONFIG14
ADC_cy_psoc4_sar__SAR_CHAN_CONFIG15 EQU CYREG_SAR_CHAN_CONFIG15
ADC_cy_psoc4_sar__SAR_CHAN_EN EQU CYREG_SAR_CHAN_EN
ADC_cy_psoc4_sar__SAR_CHAN_RESULT_VALID EQU CYREG_SAR_CHAN_RESULT_VALID
ADC_cy_psoc4_sar__SAR_CHAN_RESULT00 EQU CYREG_SAR_CHAN_RESULT0
ADC_cy_psoc4_sar__SAR_CHAN_RESULT01 EQU CYREG_SAR_CHAN_RESULT1
ADC_cy_psoc4_sar__SAR_CHAN_RESULT02 EQU CYREG_SAR_CHAN_RESULT2
ADC_cy_psoc4_sar__SAR_CHAN_RESULT03 EQU CYREG_SAR_CHAN_RESULT3
ADC_cy_psoc4_sar__SAR_CHAN_RESULT04 EQU CYREG_SAR_CHAN_RESULT4
ADC_cy_psoc4_sar__SAR_CHAN_RESULT05 EQU CYREG_SAR_CHAN_RESULT5
ADC_cy_psoc4_sar__SAR_CHAN_RESULT06 EQU CYREG_SAR_CHAN_RESULT6
ADC_cy_psoc4_sar__SAR_CHAN_RESULT07 EQU CYREG_SAR_CHAN_RESULT7
ADC_cy_psoc4_sar__SAR_CHAN_RESULT08 EQU CYREG_SAR_CHAN_RESULT8
ADC_cy_psoc4_sar__SAR_CHAN_RESULT09 EQU CYREG_SAR_CHAN_RESULT9
ADC_cy_psoc4_sar__SAR_CHAN_RESULT10 EQU CYREG_SAR_CHAN_RESULT10
ADC_cy_psoc4_sar__SAR_CHAN_RESULT11 EQU CYREG_SAR_CHAN_RESULT11
ADC_cy_psoc4_sar__SAR_CHAN_RESULT12 EQU CYREG_SAR_CHAN_RESULT12
ADC_cy_psoc4_sar__SAR_CHAN_RESULT13 EQU CYREG_SAR_CHAN_RESULT13
ADC_cy_psoc4_sar__SAR_CHAN_RESULT14 EQU CYREG_SAR_CHAN_RESULT14
ADC_cy_psoc4_sar__SAR_CHAN_RESULT15 EQU CYREG_SAR_CHAN_RESULT15
ADC_cy_psoc4_sar__SAR_CHAN_WORK_VALID EQU CYREG_SAR_CHAN_WORK_VALID
ADC_cy_psoc4_sar__SAR_CHAN_WORK00 EQU CYREG_SAR_CHAN_WORK0
ADC_cy_psoc4_sar__SAR_CHAN_WORK01 EQU CYREG_SAR_CHAN_WORK1
ADC_cy_psoc4_sar__SAR_CHAN_WORK02 EQU CYREG_SAR_CHAN_WORK2
ADC_cy_psoc4_sar__SAR_CHAN_WORK03 EQU CYREG_SAR_CHAN_WORK3
ADC_cy_psoc4_sar__SAR_CHAN_WORK04 EQU CYREG_SAR_CHAN_WORK4
ADC_cy_psoc4_sar__SAR_CHAN_WORK05 EQU CYREG_SAR_CHAN_WORK5
ADC_cy_psoc4_sar__SAR_CHAN_WORK06 EQU CYREG_SAR_CHAN_WORK6
ADC_cy_psoc4_sar__SAR_CHAN_WORK07 EQU CYREG_SAR_CHAN_WORK7
ADC_cy_psoc4_sar__SAR_CHAN_WORK08 EQU CYREG_SAR_CHAN_WORK8
ADC_cy_psoc4_sar__SAR_CHAN_WORK09 EQU CYREG_SAR_CHAN_WORK9
ADC_cy_psoc4_sar__SAR_CHAN_WORK10 EQU CYREG_SAR_CHAN_WORK10
ADC_cy_psoc4_sar__SAR_CHAN_WORK11 EQU CYREG_SAR_CHAN_WORK11
ADC_cy_psoc4_sar__SAR_CHAN_WORK12 EQU CYREG_SAR_CHAN_WORK12
ADC_cy_psoc4_sar__SAR_CHAN_WORK13 EQU CYREG_SAR_CHAN_WORK13
ADC_cy_psoc4_sar__SAR_CHAN_WORK14 EQU CYREG_SAR_CHAN_WORK14
ADC_cy_psoc4_sar__SAR_CHAN_WORK15 EQU CYREG_SAR_CHAN_WORK15
ADC_cy_psoc4_sar__SAR_CTRL EQU CYREG_SAR_CTRL
ADC_cy_psoc4_sar__SAR_DFT_CTRL EQU CYREG_SAR_DFT_CTRL
ADC_cy_psoc4_sar__SAR_INTR EQU CYREG_SAR_INTR
ADC_cy_psoc4_sar__SAR_INTR_CAUSE EQU CYREG_SAR_INTR_CAUSE
ADC_cy_psoc4_sar__SAR_INTR_MASK EQU CYREG_SAR_INTR_MASK
ADC_cy_psoc4_sar__SAR_INTR_MASKED EQU CYREG_SAR_INTR_MASKED
ADC_cy_psoc4_sar__SAR_INTR_SET EQU CYREG_SAR_INTR_SET
ADC_cy_psoc4_sar__SAR_MUX_SWITCH_HW_CTRL EQU CYREG_SAR_MUX_SWITCH_HW_CTRL
ADC_cy_psoc4_sar__SAR_MUX_SWITCH0 EQU CYREG_SAR_MUX_SWITCH0
ADC_cy_psoc4_sar__SAR_NUMBER EQU 0
ADC_cy_psoc4_sar__SAR_PUMP_CTRL EQU CYREG_SAR_PUMP_CTRL
ADC_cy_psoc4_sar__SAR_RANGE_COND EQU CYREG_SAR_RANGE_COND
ADC_cy_psoc4_sar__SAR_RANGE_INTR EQU CYREG_SAR_RANGE_INTR
ADC_cy_psoc4_sar__SAR_RANGE_INTR_MASK EQU CYREG_SAR_RANGE_INTR_MASK
ADC_cy_psoc4_sar__SAR_RANGE_INTR_MASKED EQU CYREG_SAR_RANGE_INTR_MASKED
ADC_cy_psoc4_sar__SAR_RANGE_INTR_SET EQU CYREG_SAR_RANGE_INTR_SET
ADC_cy_psoc4_sar__SAR_RANGE_THRES EQU CYREG_SAR_RANGE_THRES
ADC_cy_psoc4_sar__SAR_SAMPLE_CTRL EQU CYREG_SAR_SAMPLE_CTRL
ADC_cy_psoc4_sar__SAR_SAMPLE_TIME01 EQU CYREG_SAR_SAMPLE_TIME01
ADC_cy_psoc4_sar__SAR_SAMPLE_TIME23 EQU CYREG_SAR_SAMPLE_TIME23
ADC_cy_psoc4_sar__SAR_SATURATE_INTR EQU CYREG_SAR_SATURATE_INTR
ADC_cy_psoc4_sar__SAR_SATURATE_INTR_MASK EQU CYREG_SAR_SATURATE_INTR_MASK
ADC_cy_psoc4_sar__SAR_SATURATE_INTR_MASKED EQU CYREG_SAR_SATURATE_INTR_MASKED
ADC_cy_psoc4_sar__SAR_SATURATE_INTR_SET EQU CYREG_SAR_SATURATE_INTR_SET
ADC_cy_psoc4_sar__SAR_START_CTRL EQU CYREG_SAR_START_CTRL
ADC_cy_psoc4_sar__SAR_STATUS EQU CYREG_SAR_STATUS
ADC_cy_psoc4_sar__SAR_WOUNDING EQU CYREG_SAR_WOUNDING

; ADC_intClock
ADC_intClock__CTRL_REGISTER EQU CYREG_PERI_PCLK_CTL6
ADC_intClock__DIV_ID EQU 0x00000041
ADC_intClock__DIV_REGISTER EQU CYREG_PERI_DIV_16_CTL1
ADC_intClock__PA_DIV_ID EQU 0x000000FF

; ADC_IRQ
ADC_IRQ__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
ADC_IRQ__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
ADC_IRQ__INTC_MASK EQU 0x8000
ADC_IRQ__INTC_NUMBER EQU 15
ADC_IRQ__INTC_PRIOR_MASK EQU 0xC0000000
ADC_IRQ__INTC_PRIOR_NUM EQU 3
ADC_IRQ__INTC_PRIOR_REG EQU CYREG_CM0_IPR3
ADC_IRQ__INTC_SET_EN_REG EQU CYREG_CM0_ISER
ADC_IRQ__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

; I2C_SCB
I2C_SCB__CTRL EQU CYREG_SCB1_CTRL
I2C_SCB__EZ_DATA0 EQU CYREG_SCB1_EZ_DATA0
I2C_SCB__EZ_DATA1 EQU CYREG_SCB1_EZ_DATA1
I2C_SCB__EZ_DATA10 EQU CYREG_SCB1_EZ_DATA10
I2C_SCB__EZ_DATA11 EQU CYREG_SCB1_EZ_DATA11
I2C_SCB__EZ_DATA12 EQU CYREG_SCB1_EZ_DATA12
I2C_SCB__EZ_DATA13 EQU CYREG_SCB1_EZ_DATA13
I2C_SCB__EZ_DATA14 EQU CYREG_SCB1_EZ_DATA14
I2C_SCB__EZ_DATA15 EQU CYREG_SCB1_EZ_DATA15
I2C_SCB__EZ_DATA16 EQU CYREG_SCB1_EZ_DATA16
I2C_SCB__EZ_DATA17 EQU CYREG_SCB1_EZ_DATA17
I2C_SCB__EZ_DATA18 EQU CYREG_SCB1_EZ_DATA18
I2C_SCB__EZ_DATA19 EQU CYREG_SCB1_EZ_DATA19
I2C_SCB__EZ_DATA2 EQU CYREG_SCB1_EZ_DATA2
I2C_SCB__EZ_DATA20 EQU CYREG_SCB1_EZ_DATA20
I2C_SCB__EZ_DATA21 EQU CYREG_SCB1_EZ_DATA21
I2C_SCB__EZ_DATA22 EQU CYREG_SCB1_EZ_DATA22
I2C_SCB__EZ_DATA23 EQU CYREG_SCB1_EZ_DATA23
I2C_SCB__EZ_DATA24 EQU CYREG_SCB1_EZ_DATA24
I2C_SCB__EZ_DATA25 EQU CYREG_SCB1_EZ_DATA25
I2C_SCB__EZ_DATA26 EQU CYREG_SCB1_EZ_DATA26
I2C_SCB__EZ_DATA27 EQU CYREG_SCB1_EZ_DATA27
I2C_SCB__EZ_DATA28 EQU CYREG_SCB1_EZ_DATA28
I2C_SCB__EZ_DATA29 EQU CYREG_SCB1_EZ_DATA29
I2C_SCB__EZ_DATA3 EQU CYREG_SCB1_EZ_DATA3
I2C_SCB__EZ_DATA30 EQU CYREG_SCB1_EZ_DATA30
I2C_SCB__EZ_DATA31 EQU CYREG_SCB1_EZ_DATA31
I2C_SCB__EZ_DATA4 EQU CYREG_SCB1_EZ_DATA4
I2C_SCB__EZ_DATA5 EQU CYREG_SCB1_EZ_DATA5
I2C_SCB__EZ_DATA6 EQU CYREG_SCB1_EZ_DATA6
I2C_SCB__EZ_DATA7 EQU CYREG_SCB1_EZ_DATA7
I2C_SCB__EZ_DATA8 EQU CYREG_SCB1_EZ_DATA8
I2C_SCB__EZ_DATA9 EQU CYREG_SCB1_EZ_DATA9
I2C_SCB__I2C_CFG EQU CYREG_SCB1_I2C_CFG
I2C_SCB__I2C_CTRL EQU CYREG_SCB1_I2C_CTRL
I2C_SCB__I2C_M_CMD EQU CYREG_SCB1_I2C_M_CMD
I2C_SCB__I2C_S_CMD EQU CYREG_SCB1_I2C_S_CMD
I2C_SCB__I2C_STATUS EQU CYREG_SCB1_I2C_STATUS
I2C_SCB__INTR_CAUSE EQU CYREG_SCB1_INTR_CAUSE
I2C_SCB__INTR_I2C_EC EQU CYREG_SCB1_INTR_I2C_EC
I2C_SCB__INTR_I2C_EC_MASK EQU CYREG_SCB1_INTR_I2C_EC_MASK
I2C_SCB__INTR_I2C_EC_MASKED EQU CYREG_SCB1_INTR_I2C_EC_MASKED
I2C_SCB__INTR_M EQU CYREG_SCB1_INTR_M
I2C_SCB__INTR_M_MASK EQU CYREG_SCB1_INTR_M_MASK
I2C_SCB__INTR_M_MASKED EQU CYREG_SCB1_INTR_M_MASKED
I2C_SCB__INTR_M_SET EQU CYREG_SCB1_INTR_M_SET
I2C_SCB__INTR_RX EQU CYREG_SCB1_INTR_RX
I2C_SCB__INTR_RX_MASK EQU CYREG_SCB1_INTR_RX_MASK
I2C_SCB__INTR_RX_MASKED EQU CYREG_SCB1_INTR_RX_MASKED
I2C_SCB__INTR_RX_SET EQU CYREG_SCB1_INTR_RX_SET
I2C_SCB__INTR_S EQU CYREG_SCB1_INTR_S
I2C_SCB__INTR_S_MASK EQU CYREG_SCB1_INTR_S_MASK
I2C_SCB__INTR_S_MASKED EQU CYREG_SCB1_INTR_S_MASKED
I2C_SCB__INTR_S_SET EQU CYREG_SCB1_INTR_S_SET
I2C_SCB__INTR_SPI_EC EQU CYREG_SCB1_INTR_SPI_EC
I2C_SCB__INTR_SPI_EC_MASK EQU CYREG_SCB1_INTR_SPI_EC_MASK
I2C_SCB__INTR_SPI_EC_MASKED EQU CYREG_SCB1_INTR_SPI_EC_MASKED
I2C_SCB__INTR_TX EQU CYREG_SCB1_INTR_TX
I2C_SCB__INTR_TX_MASK EQU CYREG_SCB1_INTR_TX_MASK
I2C_SCB__INTR_TX_MASKED EQU CYREG_SCB1_INTR_TX_MASKED
I2C_SCB__INTR_TX_SET EQU CYREG_SCB1_INTR_TX_SET
I2C_SCB__RX_CTRL EQU CYREG_SCB1_RX_CTRL
I2C_SCB__RX_FIFO_CTRL EQU CYREG_SCB1_RX_FIFO_CTRL
I2C_SCB__RX_FIFO_RD EQU CYREG_SCB1_RX_FIFO_RD
I2C_SCB__RX_FIFO_RD_SILENT EQU CYREG_SCB1_RX_FIFO_RD_SILENT
I2C_SCB__RX_FIFO_STATUS EQU CYREG_SCB1_RX_FIFO_STATUS
I2C_SCB__RX_MATCH EQU CYREG_SCB1_RX_MATCH
I2C_SCB__SPI_CTRL EQU CYREG_SCB1_SPI_CTRL
I2C_SCB__SPI_STATUS EQU CYREG_SCB1_SPI_STATUS
I2C_SCB__SS0_POSISTION EQU 0
I2C_SCB__SS1_POSISTION EQU 1
I2C_SCB__SS2_POSISTION EQU 2
I2C_SCB__SS3_POSISTION EQU 3
I2C_SCB__STATUS EQU CYREG_SCB1_STATUS
I2C_SCB__TX_CTRL EQU CYREG_SCB1_TX_CTRL
I2C_SCB__TX_FIFO_CTRL EQU CYREG_SCB1_TX_FIFO_CTRL
I2C_SCB__TX_FIFO_STATUS EQU CYREG_SCB1_TX_FIFO_STATUS
I2C_SCB__TX_FIFO_WR EQU CYREG_SCB1_TX_FIFO_WR
I2C_SCB__UART_CTRL EQU CYREG_SCB1_UART_CTRL
I2C_SCB__UART_FLOW_CTRL EQU CYREG_SCB1_UART_FLOW_CTRL
I2C_SCB__UART_RX_CTRL EQU CYREG_SCB1_UART_RX_CTRL
I2C_SCB__UART_RX_STATUS EQU CYREG_SCB1_UART_RX_STATUS
I2C_SCB__UART_TX_CTRL EQU CYREG_SCB1_UART_TX_CTRL

; I2C_SCB_IRQ
I2C_SCB_IRQ__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
I2C_SCB_IRQ__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
I2C_SCB_IRQ__INTC_MASK EQU 0x400
I2C_SCB_IRQ__INTC_NUMBER EQU 10
I2C_SCB_IRQ__INTC_PRIOR_MASK EQU 0xC00000
I2C_SCB_IRQ__INTC_PRIOR_NUM EQU 3
I2C_SCB_IRQ__INTC_PRIOR_REG EQU CYREG_CM0_IPR2
I2C_SCB_IRQ__INTC_SET_EN_REG EQU CYREG_CM0_ISER
I2C_SCB_IRQ__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

; I2C_SCBCLK
I2C_SCBCLK__CTRL_REGISTER EQU CYREG_PERI_PCLK_CTL2
I2C_SCBCLK__DIV_ID EQU 0x00000040
I2C_SCBCLK__DIV_REGISTER EQU CYREG_PERI_DIV_16_CTL0
I2C_SCBCLK__PA_DIV_ID EQU 0x000000FF

; I2C_scl
I2C_scl__0__DR EQU CYREG_GPIO_PRT5_DR
I2C_scl__0__DR_CLR EQU CYREG_GPIO_PRT5_DR_CLR
I2C_scl__0__DR_INV EQU CYREG_GPIO_PRT5_DR_INV
I2C_scl__0__DR_SET EQU CYREG_GPIO_PRT5_DR_SET
I2C_scl__0__HSIOM EQU CYREG_HSIOM_PORT_SEL5
I2C_scl__0__HSIOM_GPIO EQU 0
I2C_scl__0__HSIOM_I2C EQU 14
I2C_scl__0__HSIOM_I2C_SCL EQU 14
I2C_scl__0__HSIOM_MASK EQU 0x000000F0
I2C_scl__0__HSIOM_SHIFT EQU 4
I2C_scl__0__HSIOM_SPI EQU 15
I2C_scl__0__HSIOM_SPI_CLK EQU 15
I2C_scl__0__HSIOM_UART EQU 9
I2C_scl__0__HSIOM_UART_TX EQU 9
I2C_scl__0__INTCFG EQU CYREG_GPIO_PRT5_INTR_CFG
I2C_scl__0__INTR EQU CYREG_GPIO_PRT5_INTR
I2C_scl__0__INTR_CFG EQU CYREG_GPIO_PRT5_INTR_CFG
I2C_scl__0__INTSTAT EQU CYREG_GPIO_PRT5_INTR
I2C_scl__0__MASK EQU 0x02
I2C_scl__0__PC EQU CYREG_GPIO_PRT5_PC
I2C_scl__0__PC2 EQU CYREG_GPIO_PRT5_PC2
I2C_scl__0__PORT EQU 5
I2C_scl__0__PS EQU CYREG_GPIO_PRT5_PS
I2C_scl__0__SHIFT EQU 1
I2C_scl__DR EQU CYREG_GPIO_PRT5_DR
I2C_scl__DR_CLR EQU CYREG_GPIO_PRT5_DR_CLR
I2C_scl__DR_INV EQU CYREG_GPIO_PRT5_DR_INV
I2C_scl__DR_SET EQU CYREG_GPIO_PRT5_DR_SET
I2C_scl__INTCFG EQU CYREG_GPIO_PRT5_INTR_CFG
I2C_scl__INTR EQU CYREG_GPIO_PRT5_INTR
I2C_scl__INTR_CFG EQU CYREG_GPIO_PRT5_INTR_CFG
I2C_scl__INTSTAT EQU CYREG_GPIO_PRT5_INTR
I2C_scl__MASK EQU 0x02
I2C_scl__PC EQU CYREG_GPIO_PRT5_PC
I2C_scl__PC2 EQU CYREG_GPIO_PRT5_PC2
I2C_scl__PORT EQU 5
I2C_scl__PS EQU CYREG_GPIO_PRT5_PS
I2C_scl__SHIFT EQU 1

; I2C_sda
I2C_sda__0__DR EQU CYREG_GPIO_PRT5_DR
I2C_sda__0__DR_CLR EQU CYREG_GPIO_PRT5_DR_CLR
I2C_sda__0__DR_INV EQU CYREG_GPIO_PRT5_DR_INV
I2C_sda__0__DR_SET EQU CYREG_GPIO_PRT5_DR_SET
I2C_sda__0__HSIOM EQU CYREG_HSIOM_PORT_SEL5
I2C_sda__0__HSIOM_GPIO EQU 0
I2C_sda__0__HSIOM_I2C EQU 14
I2C_sda__0__HSIOM_I2C_SDA EQU 14
I2C_sda__0__HSIOM_MASK EQU 0x0000000F
I2C_sda__0__HSIOM_SHIFT EQU 0
I2C_sda__0__HSIOM_SPI EQU 15
I2C_sda__0__HSIOM_SPI_SELECT0 EQU 15
I2C_sda__0__HSIOM_UART EQU 9
I2C_sda__0__HSIOM_UART_RX EQU 9
I2C_sda__0__INTCFG EQU CYREG_GPIO_PRT5_INTR_CFG
I2C_sda__0__INTR EQU CYREG_GPIO_PRT5_INTR
I2C_sda__0__INTR_CFG EQU CYREG_GPIO_PRT5_INTR_CFG
I2C_sda__0__INTSTAT EQU CYREG_GPIO_PRT5_INTR
I2C_sda__0__MASK EQU 0x01
I2C_sda__0__PC EQU CYREG_GPIO_PRT5_PC
I2C_sda__0__PC2 EQU CYREG_GPIO_PRT5_PC2
I2C_sda__0__PORT EQU 5
I2C_sda__0__PS EQU CYREG_GPIO_PRT5_PS
I2C_sda__0__SHIFT EQU 0
I2C_sda__DR EQU CYREG_GPIO_PRT5_DR
I2C_sda__DR_CLR EQU CYREG_GPIO_PRT5_DR_CLR
I2C_sda__DR_INV EQU CYREG_GPIO_PRT5_DR_INV
I2C_sda__DR_SET EQU CYREG_GPIO_PRT5_DR_SET
I2C_sda__INTCFG EQU CYREG_GPIO_PRT5_INTR_CFG
I2C_sda__INTR EQU CYREG_GPIO_PRT5_INTR
I2C_sda__INTR_CFG EQU CYREG_GPIO_PRT5_INTR_CFG
I2C_sda__INTSTAT EQU CYREG_GPIO_PRT5_INTR
I2C_sda__MASK EQU 0x01
I2C_sda__PC EQU CYREG_GPIO_PRT5_PC
I2C_sda__PC2 EQU CYREG_GPIO_PRT5_PC2
I2C_sda__PORT EQU 5
I2C_sda__PS EQU CYREG_GPIO_PRT5_PS
I2C_sda__SHIFT EQU 0

; SW2
SW2__0__DR EQU CYREG_GPIO_PRT1_DR
SW2__0__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
SW2__0__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
SW2__0__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
SW2__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
SW2__0__HSIOM_MASK EQU 0x000F0000
SW2__0__HSIOM_SHIFT EQU 16
SW2__0__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
SW2__0__INTR EQU CYREG_GPIO_PRT1_INTR
SW2__0__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
SW2__0__INTSTAT EQU CYREG_GPIO_PRT1_INTR
SW2__0__MASK EQU 0x10
SW2__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
SW2__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
SW2__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
SW2__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
SW2__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
SW2__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
SW2__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
SW2__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
SW2__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
SW2__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
SW2__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
SW2__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
SW2__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
SW2__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
SW2__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
SW2__0__PC EQU CYREG_GPIO_PRT1_PC
SW2__0__PC2 EQU CYREG_GPIO_PRT1_PC2
SW2__0__PORT EQU 1
SW2__0__PS EQU CYREG_GPIO_PRT1_PS
SW2__0__SHIFT EQU 4
SW2__DR EQU CYREG_GPIO_PRT1_DR
SW2__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
SW2__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
SW2__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
SW2__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
SW2__INTR EQU CYREG_GPIO_PRT1_INTR
SW2__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
SW2__INTSTAT EQU CYREG_GPIO_PRT1_INTR
SW2__MASK EQU 0x10
SW2__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
SW2__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
SW2__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
SW2__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
SW2__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
SW2__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
SW2__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
SW2__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
SW2__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
SW2__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
SW2__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
SW2__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
SW2__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
SW2__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
SW2__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
SW2__PC EQU CYREG_GPIO_PRT1_PC
SW2__PC2 EQU CYREG_GPIO_PRT1_PC2
SW2__PORT EQU 1
SW2__PS EQU CYREG_GPIO_PRT1_PS
SW2__SHIFT EQU 4

; VIN
VIN__0__DR EQU CYREG_GPIO_PRT3_DR
VIN__0__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
VIN__0__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
VIN__0__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
VIN__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
VIN__0__HSIOM_MASK EQU 0x000F0000
VIN__0__HSIOM_SHIFT EQU 16
VIN__0__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
VIN__0__INTR EQU CYREG_GPIO_PRT3_INTR
VIN__0__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
VIN__0__INTSTAT EQU CYREG_GPIO_PRT3_INTR
VIN__0__MASK EQU 0x10
VIN__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
VIN__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
VIN__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
VIN__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
VIN__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
VIN__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
VIN__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
VIN__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
VIN__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
VIN__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
VIN__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
VIN__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
VIN__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
VIN__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
VIN__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
VIN__0__PC EQU CYREG_GPIO_PRT3_PC
VIN__0__PC2 EQU CYREG_GPIO_PRT3_PC2
VIN__0__PORT EQU 3
VIN__0__PS EQU CYREG_GPIO_PRT3_PS
VIN__0__SHIFT EQU 4
VIN__DR EQU CYREG_GPIO_PRT3_DR
VIN__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
VIN__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
VIN__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
VIN__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
VIN__INTR EQU CYREG_GPIO_PRT3_INTR
VIN__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
VIN__INTSTAT EQU CYREG_GPIO_PRT3_INTR
VIN__MASK EQU 0x10
VIN__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
VIN__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
VIN__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
VIN__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
VIN__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
VIN__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
VIN__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
VIN__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
VIN__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
VIN__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
VIN__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
VIN__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
VIN__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
VIN__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
VIN__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
VIN__PC EQU CYREG_GPIO_PRT3_PC
VIN__PC2 EQU CYREG_GPIO_PRT3_PC2
VIN__PORT EQU 3
VIN__PS EQU CYREG_GPIO_PRT3_PS
VIN__SHIFT EQU 4

; MOTOR
MOTOR__0__DR EQU CYREG_GPIO_PRT0_DR
MOTOR__0__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
MOTOR__0__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
MOTOR__0__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
MOTOR__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
MOTOR__0__HSIOM_MASK EQU 0x000F0000
MOTOR__0__HSIOM_SHIFT EQU 16
MOTOR__0__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
MOTOR__0__INTR EQU CYREG_GPIO_PRT0_INTR
MOTOR__0__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
MOTOR__0__INTSTAT EQU CYREG_GPIO_PRT0_INTR
MOTOR__0__MASK EQU 0x10
MOTOR__0__OUT_SEL EQU CYREG_UDB_PA0_CFG10
MOTOR__0__OUT_SEL_SHIFT EQU 8
MOTOR__0__OUT_SEL_VAL EQU 2
MOTOR__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
MOTOR__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
MOTOR__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
MOTOR__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
MOTOR__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
MOTOR__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
MOTOR__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
MOTOR__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
MOTOR__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
MOTOR__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
MOTOR__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
MOTOR__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
MOTOR__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
MOTOR__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
MOTOR__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
MOTOR__0__PC EQU CYREG_GPIO_PRT0_PC
MOTOR__0__PC2 EQU CYREG_GPIO_PRT0_PC2
MOTOR__0__PORT EQU 0
MOTOR__0__PS EQU CYREG_GPIO_PRT0_PS
MOTOR__0__SHIFT EQU 4
MOTOR__DR EQU CYREG_GPIO_PRT0_DR
MOTOR__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
MOTOR__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
MOTOR__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
MOTOR__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
MOTOR__INTR EQU CYREG_GPIO_PRT0_INTR
MOTOR__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
MOTOR__INTSTAT EQU CYREG_GPIO_PRT0_INTR
MOTOR__MASK EQU 0x10
MOTOR__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
MOTOR__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
MOTOR__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
MOTOR__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
MOTOR__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
MOTOR__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
MOTOR__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
MOTOR__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
MOTOR__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
MOTOR__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
MOTOR__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
MOTOR__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
MOTOR__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
MOTOR__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
MOTOR__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
MOTOR__PC EQU CYREG_GPIO_PRT0_PC
MOTOR__PC2 EQU CYREG_GPIO_PRT0_PC2
MOTOR__PORT EQU 0
MOTOR__PS EQU CYREG_GPIO_PRT0_PS
MOTOR__SHIFT EQU 4

; Clock_1
Clock_1__CTRL_REGISTER EQU CYREG_PERI_PCLK_CTL7
Clock_1__DIV_ID EQU 0x00000042
Clock_1__DIV_REGISTER EQU CYREG_PERI_DIV_16_CTL2
Clock_1__PA_DIV_ID EQU 0x000000FF

; Clock_5
Clock_5__CTRL_REGISTER EQU CYREG_PERI_PCLK_CTL11
Clock_5__DIV_ID EQU 0x00000043
Clock_5__DIV_REGISTER EQU CYREG_PERI_DIV_16_CTL3
Clock_5__PA_DIV_ID EQU 0x000000FF

; INVN_INT
INVN_INT__0__DR EQU CYREG_GPIO_PRT1_DR
INVN_INT__0__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
INVN_INT__0__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
INVN_INT__0__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
INVN_INT__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
INVN_INT__0__HSIOM_MASK EQU 0x0F000000
INVN_INT__0__HSIOM_SHIFT EQU 24
INVN_INT__0__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
INVN_INT__0__INTR EQU CYREG_GPIO_PRT1_INTR
INVN_INT__0__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
INVN_INT__0__INTSTAT EQU CYREG_GPIO_PRT1_INTR
INVN_INT__0__MASK EQU 0x40
INVN_INT__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
INVN_INT__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
INVN_INT__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
INVN_INT__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
INVN_INT__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
INVN_INT__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
INVN_INT__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
INVN_INT__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
INVN_INT__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
INVN_INT__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
INVN_INT__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
INVN_INT__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
INVN_INT__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
INVN_INT__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
INVN_INT__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
INVN_INT__0__PC EQU CYREG_GPIO_PRT1_PC
INVN_INT__0__PC2 EQU CYREG_GPIO_PRT1_PC2
INVN_INT__0__PORT EQU 1
INVN_INT__0__PS EQU CYREG_GPIO_PRT1_PS
INVN_INT__0__SHIFT EQU 6
INVN_INT__DR EQU CYREG_GPIO_PRT1_DR
INVN_INT__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
INVN_INT__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
INVN_INT__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
INVN_INT__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
INVN_INT__INTR EQU CYREG_GPIO_PRT1_INTR
INVN_INT__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
INVN_INT__INTSTAT EQU CYREG_GPIO_PRT1_INTR
INVN_INT__MASK EQU 0x40
INVN_INT__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
INVN_INT__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
INVN_INT__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
INVN_INT__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
INVN_INT__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
INVN_INT__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
INVN_INT__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
INVN_INT__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
INVN_INT__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
INVN_INT__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
INVN_INT__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
INVN_INT__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
INVN_INT__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
INVN_INT__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
INVN_INT__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
INVN_INT__PC EQU CYREG_GPIO_PRT1_PC
INVN_INT__PC2 EQU CYREG_GPIO_PRT1_PC2
INVN_INT__PORT EQU 1
INVN_INT__PS EQU CYREG_GPIO_PRT1_PS
INVN_INT__SHIFT EQU 6
INVN_INT__SNAP EQU CYREG_GPIO_PRT1_INTR

; MotorPWM_PWMUDB
MotorPWM_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL1
MotorPWM_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_UDB_W16_CTL1
MotorPWM_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_UDB_W16_CTL1
MotorPWM_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_UDB_W16_CTL1
MotorPWM_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_UDB_W16_CTL1
MotorPWM_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_UDB_W16_MSK1
MotorPWM_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_UDB_W16_MSK1
MotorPWM_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_UDB_W16_MSK1
MotorPWM_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_UDB_W16_MSK1
MotorPWM_PWMUDB_genblk1_ctrlreg__7__MASK EQU 0x80
MotorPWM_PWMUDB_genblk1_ctrlreg__7__POS EQU 7
MotorPWM_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL1
MotorPWM_PWMUDB_genblk1_ctrlreg__CONTROL_REG EQU CYREG_UDB_W8_CTL1
MotorPWM_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG EQU CYREG_UDB_CAT16_CTL_ST1
MotorPWM_PWMUDB_genblk1_ctrlreg__COUNT_REG EQU CYREG_UDB_W8_CTL1
MotorPWM_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG EQU CYREG_UDB_CAT16_CTL_ST1
MotorPWM_PWMUDB_genblk1_ctrlreg__MASK EQU 0x80
MotorPWM_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK1
MotorPWM_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK1
MotorPWM_PWMUDB_genblk1_ctrlreg__PERIOD_REG EQU CYREG_UDB_W8_MSK1
MotorPWM_PWMUDB_genblk8_stsreg__0__MASK EQU 0x01
MotorPWM_PWMUDB_genblk8_stsreg__0__POS EQU 0
MotorPWM_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL1
MotorPWM_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG EQU CYREG_UDB_W16_ST1
MotorPWM_PWMUDB_genblk8_stsreg__2__MASK EQU 0x04
MotorPWM_PWMUDB_genblk8_stsreg__2__POS EQU 2
MotorPWM_PWMUDB_genblk8_stsreg__3__MASK EQU 0x08
MotorPWM_PWMUDB_genblk8_stsreg__3__POS EQU 3
MotorPWM_PWMUDB_genblk8_stsreg__MASK EQU 0x0D
MotorPWM_PWMUDB_genblk8_stsreg__MASK_REG EQU CYREG_UDB_W8_MSK1
MotorPWM_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK1
MotorPWM_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK1
MotorPWM_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL1
MotorPWM_PWMUDB_genblk8_stsreg__STATUS_CNT_REG EQU CYREG_UDB_CAT16_CTL_ST1
MotorPWM_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG EQU CYREG_UDB_CAT16_CTL_ST1
MotorPWM_PWMUDB_genblk8_stsreg__STATUS_REG EQU CYREG_UDB_W8_ST1
MotorPWM_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG EQU CYREG_UDB_W16_A00
MotorPWM_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG EQU CYREG_UDB_W16_A10
MotorPWM_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG EQU CYREG_UDB_W16_D00
MotorPWM_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG EQU CYREG_UDB_W16_D10
MotorPWM_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL0
MotorPWM_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG EQU CYREG_UDB_W16_F00
MotorPWM_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG EQU CYREG_UDB_W16_F10
MotorPWM_PWMUDB_sP16_pwmdp_u0__32BIT_A0_REG EQU CYREG_UDB_W32_A0
MotorPWM_PWMUDB_sP16_pwmdp_u0__32BIT_A1_REG EQU CYREG_UDB_W32_A1
MotorPWM_PWMUDB_sP16_pwmdp_u0__32BIT_D0_REG EQU CYREG_UDB_W32_D0
MotorPWM_PWMUDB_sP16_pwmdp_u0__32BIT_D1_REG EQU CYREG_UDB_W32_D1
MotorPWM_PWMUDB_sP16_pwmdp_u0__32BIT_DP_AUX_CTL_REG EQU CYREG_UDB_W32_ACTL
MotorPWM_PWMUDB_sP16_pwmdp_u0__32BIT_F0_REG EQU CYREG_UDB_W32_F0
MotorPWM_PWMUDB_sP16_pwmdp_u0__32BIT_F1_REG EQU CYREG_UDB_W32_F1
MotorPWM_PWMUDB_sP16_pwmdp_u0__A0_A1_REG EQU CYREG_UDB_CAT16_A0
MotorPWM_PWMUDB_sP16_pwmdp_u0__A0_REG EQU CYREG_UDB_W8_A00
MotorPWM_PWMUDB_sP16_pwmdp_u0__A1_REG EQU CYREG_UDB_W8_A10
MotorPWM_PWMUDB_sP16_pwmdp_u0__D0_D1_REG EQU CYREG_UDB_CAT16_D0
MotorPWM_PWMUDB_sP16_pwmdp_u0__D0_REG EQU CYREG_UDB_W8_D00
MotorPWM_PWMUDB_sP16_pwmdp_u0__D1_REG EQU CYREG_UDB_W8_D10
MotorPWM_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL0
MotorPWM_PWMUDB_sP16_pwmdp_u0__F0_F1_REG EQU CYREG_UDB_CAT16_F0
MotorPWM_PWMUDB_sP16_pwmdp_u0__F0_REG EQU CYREG_UDB_W8_F00
MotorPWM_PWMUDB_sP16_pwmdp_u0__F1_REG EQU CYREG_UDB_W8_F10
MotorPWM_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG EQU CYREG_UDB_W16_A01
MotorPWM_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG EQU CYREG_UDB_W16_A11
MotorPWM_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG EQU CYREG_UDB_W16_D01
MotorPWM_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG EQU CYREG_UDB_W16_D11
MotorPWM_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL1
MotorPWM_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG EQU CYREG_UDB_W16_F01
MotorPWM_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG EQU CYREG_UDB_W16_F11
MotorPWM_PWMUDB_sP16_pwmdp_u1__A0_A1_REG EQU CYREG_UDB_CAT16_A1
MotorPWM_PWMUDB_sP16_pwmdp_u1__A0_REG EQU CYREG_UDB_W8_A01
MotorPWM_PWMUDB_sP16_pwmdp_u1__A1_REG EQU CYREG_UDB_W8_A11
MotorPWM_PWMUDB_sP16_pwmdp_u1__D0_D1_REG EQU CYREG_UDB_CAT16_D1
MotorPWM_PWMUDB_sP16_pwmdp_u1__D0_REG EQU CYREG_UDB_W8_D01
MotorPWM_PWMUDB_sP16_pwmdp_u1__D1_REG EQU CYREG_UDB_W8_D11
MotorPWM_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL1
MotorPWM_PWMUDB_sP16_pwmdp_u1__F0_F1_REG EQU CYREG_UDB_CAT16_F1
MotorPWM_PWMUDB_sP16_pwmdp_u1__F0_REG EQU CYREG_UDB_W8_F01
MotorPWM_PWMUDB_sP16_pwmdp_u1__F1_REG EQU CYREG_UDB_W8_F11
MotorPWM_PWMUDB_sP16_pwmdp_u1__MSK_DP_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK1
MotorPWM_PWMUDB_sP16_pwmdp_u1__PER_DP_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK1

; Timer1ms_cy_m0s8_tcpwm_1
Timer1ms_cy_m0s8_tcpwm_1__CC EQU CYREG_TCPWM_CNT0_CC
Timer1ms_cy_m0s8_tcpwm_1__CC_BUFF EQU CYREG_TCPWM_CNT0_CC_BUFF
Timer1ms_cy_m0s8_tcpwm_1__COUNTER EQU CYREG_TCPWM_CNT0_COUNTER
Timer1ms_cy_m0s8_tcpwm_1__CTRL EQU CYREG_TCPWM_CNT0_CTRL
Timer1ms_cy_m0s8_tcpwm_1__INTR EQU CYREG_TCPWM_CNT0_INTR
Timer1ms_cy_m0s8_tcpwm_1__INTR_MASK EQU CYREG_TCPWM_CNT0_INTR_MASK
Timer1ms_cy_m0s8_tcpwm_1__INTR_MASKED EQU CYREG_TCPWM_CNT0_INTR_MASKED
Timer1ms_cy_m0s8_tcpwm_1__INTR_SET EQU CYREG_TCPWM_CNT0_INTR_SET
Timer1ms_cy_m0s8_tcpwm_1__PERIOD EQU CYREG_TCPWM_CNT0_PERIOD
Timer1ms_cy_m0s8_tcpwm_1__PERIOD_BUFF EQU CYREG_TCPWM_CNT0_PERIOD_BUFF
Timer1ms_cy_m0s8_tcpwm_1__STATUS EQU CYREG_TCPWM_CNT0_STATUS
Timer1ms_cy_m0s8_tcpwm_1__TCPWM_CMD EQU CYREG_TCPWM_CMD
Timer1ms_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK EQU 0x01
Timer1ms_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT EQU 0
Timer1ms_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK EQU 0x100
Timer1ms_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT EQU 8
Timer1ms_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK EQU 0x1000000
Timer1ms_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT EQU 24
Timer1ms_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK EQU 0x10000
Timer1ms_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT EQU 16
Timer1ms_cy_m0s8_tcpwm_1__TCPWM_CTRL EQU CYREG_TCPWM_CTRL
Timer1ms_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK EQU 0x01
Timer1ms_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT EQU 0
Timer1ms_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE EQU CYREG_TCPWM_INTR_CAUSE
Timer1ms_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK EQU 0x01
Timer1ms_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT EQU 0
Timer1ms_cy_m0s8_tcpwm_1__TCPWM_NUMBER EQU 0
Timer1ms_cy_m0s8_tcpwm_1__TR_CTRL0 EQU CYREG_TCPWM_CNT0_TR_CTRL0
Timer1ms_cy_m0s8_tcpwm_1__TR_CTRL1 EQU CYREG_TCPWM_CNT0_TR_CTRL1
Timer1ms_cy_m0s8_tcpwm_1__TR_CTRL2 EQU CYREG_TCPWM_CNT0_TR_CTRL2

; LowPower_LED
LowPower_LED__0__DR EQU CYREG_GPIO_PRT3_DR
LowPower_LED__0__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
LowPower_LED__0__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
LowPower_LED__0__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
LowPower_LED__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
LowPower_LED__0__HSIOM_MASK EQU 0xF0000000
LowPower_LED__0__HSIOM_SHIFT EQU 28
LowPower_LED__0__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
LowPower_LED__0__INTR EQU CYREG_GPIO_PRT3_INTR
LowPower_LED__0__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
LowPower_LED__0__INTSTAT EQU CYREG_GPIO_PRT3_INTR
LowPower_LED__0__MASK EQU 0x80
LowPower_LED__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
LowPower_LED__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
LowPower_LED__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
LowPower_LED__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
LowPower_LED__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
LowPower_LED__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
LowPower_LED__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
LowPower_LED__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
LowPower_LED__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
LowPower_LED__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
LowPower_LED__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
LowPower_LED__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
LowPower_LED__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
LowPower_LED__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
LowPower_LED__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
LowPower_LED__0__PC EQU CYREG_GPIO_PRT3_PC
LowPower_LED__0__PC2 EQU CYREG_GPIO_PRT3_PC2
LowPower_LED__0__PORT EQU 3
LowPower_LED__0__PS EQU CYREG_GPIO_PRT3_PS
LowPower_LED__0__SHIFT EQU 7
LowPower_LED__DR EQU CYREG_GPIO_PRT3_DR
LowPower_LED__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
LowPower_LED__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
LowPower_LED__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
LowPower_LED__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
LowPower_LED__INTR EQU CYREG_GPIO_PRT3_INTR
LowPower_LED__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
LowPower_LED__INTSTAT EQU CYREG_GPIO_PRT3_INTR
LowPower_LED__MASK EQU 0x80
LowPower_LED__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
LowPower_LED__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
LowPower_LED__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
LowPower_LED__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
LowPower_LED__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
LowPower_LED__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
LowPower_LED__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
LowPower_LED__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
LowPower_LED__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
LowPower_LED__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
LowPower_LED__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
LowPower_LED__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
LowPower_LED__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
LowPower_LED__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
LowPower_LED__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
LowPower_LED__PC EQU CYREG_GPIO_PRT3_PC
LowPower_LED__PC2 EQU CYREG_GPIO_PRT3_PC2
LowPower_LED__PORT EQU 3
LowPower_LED__PS EQU CYREG_GPIO_PRT3_PS
LowPower_LED__SHIFT EQU 7

; isr_INVN_INT
isr_INVN_INT__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
isr_INVN_INT__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
isr_INVN_INT__INTC_MASK EQU 0x02
isr_INVN_INT__INTC_NUMBER EQU 1
isr_INVN_INT__INTC_PRIOR_MASK EQU 0xC000
isr_INVN_INT__INTC_PRIOR_NUM EQU 3
isr_INVN_INT__INTC_PRIOR_REG EQU CYREG_CM0_IPR0
isr_INVN_INT__INTC_SET_EN_REG EQU CYREG_CM0_ISER
isr_INVN_INT__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

; isr_Timer1ms
isr_Timer1ms__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
isr_Timer1ms__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
isr_Timer1ms__INTC_MASK EQU 0x04
isr_Timer1ms__INTC_NUMBER EQU 2
isr_Timer1ms__INTC_PRIOR_MASK EQU 0xC00000
isr_Timer1ms__INTC_PRIOR_NUM EQU 3
isr_Timer1ms__INTC_PRIOR_REG EQU CYREG_CM0_IPR0
isr_Timer1ms__INTC_SET_EN_REG EQU CYREG_CM0_ISER
isr_Timer1ms__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

; Disconnect_LED
Disconnect_LED__0__DR EQU CYREG_GPIO_PRT1_DR
Disconnect_LED__0__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
Disconnect_LED__0__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
Disconnect_LED__0__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
Disconnect_LED__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
Disconnect_LED__0__HSIOM_MASK EQU 0x00F00000
Disconnect_LED__0__HSIOM_SHIFT EQU 20
Disconnect_LED__0__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
Disconnect_LED__0__INTR EQU CYREG_GPIO_PRT1_INTR
Disconnect_LED__0__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
Disconnect_LED__0__INTSTAT EQU CYREG_GPIO_PRT1_INTR
Disconnect_LED__0__MASK EQU 0x20
Disconnect_LED__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
Disconnect_LED__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
Disconnect_LED__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
Disconnect_LED__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
Disconnect_LED__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
Disconnect_LED__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
Disconnect_LED__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
Disconnect_LED__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
Disconnect_LED__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
Disconnect_LED__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
Disconnect_LED__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
Disconnect_LED__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
Disconnect_LED__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
Disconnect_LED__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
Disconnect_LED__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
Disconnect_LED__0__PC EQU CYREG_GPIO_PRT1_PC
Disconnect_LED__0__PC2 EQU CYREG_GPIO_PRT1_PC2
Disconnect_LED__0__PORT EQU 1
Disconnect_LED__0__PS EQU CYREG_GPIO_PRT1_PS
Disconnect_LED__0__SHIFT EQU 5
Disconnect_LED__DR EQU CYREG_GPIO_PRT1_DR
Disconnect_LED__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
Disconnect_LED__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
Disconnect_LED__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
Disconnect_LED__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
Disconnect_LED__INTR EQU CYREG_GPIO_PRT1_INTR
Disconnect_LED__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
Disconnect_LED__INTSTAT EQU CYREG_GPIO_PRT1_INTR
Disconnect_LED__MASK EQU 0x20
Disconnect_LED__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
Disconnect_LED__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
Disconnect_LED__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
Disconnect_LED__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
Disconnect_LED__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
Disconnect_LED__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
Disconnect_LED__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
Disconnect_LED__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
Disconnect_LED__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
Disconnect_LED__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
Disconnect_LED__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
Disconnect_LED__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
Disconnect_LED__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
Disconnect_LED__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
Disconnect_LED__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
Disconnect_LED__PC EQU CYREG_GPIO_PRT1_PC
Disconnect_LED__PC2 EQU CYREG_GPIO_PRT1_PC2
Disconnect_LED__PORT EQU 1
Disconnect_LED__PS EQU CYREG_GPIO_PRT1_PS
Disconnect_LED__SHIFT EQU 5

; Advertising_LED
Advertising_LED__0__DR EQU CYREG_GPIO_PRT3_DR
Advertising_LED__0__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
Advertising_LED__0__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
Advertising_LED__0__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
Advertising_LED__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
Advertising_LED__0__HSIOM_MASK EQU 0x0F000000
Advertising_LED__0__HSIOM_SHIFT EQU 24
Advertising_LED__0__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
Advertising_LED__0__INTR EQU CYREG_GPIO_PRT3_INTR
Advertising_LED__0__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
Advertising_LED__0__INTSTAT EQU CYREG_GPIO_PRT3_INTR
Advertising_LED__0__MASK EQU 0x40
Advertising_LED__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
Advertising_LED__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
Advertising_LED__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
Advertising_LED__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
Advertising_LED__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
Advertising_LED__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
Advertising_LED__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
Advertising_LED__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
Advertising_LED__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
Advertising_LED__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
Advertising_LED__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
Advertising_LED__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
Advertising_LED__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
Advertising_LED__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
Advertising_LED__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
Advertising_LED__0__PC EQU CYREG_GPIO_PRT3_PC
Advertising_LED__0__PC2 EQU CYREG_GPIO_PRT3_PC2
Advertising_LED__0__PORT EQU 3
Advertising_LED__0__PS EQU CYREG_GPIO_PRT3_PS
Advertising_LED__0__SHIFT EQU 6
Advertising_LED__DR EQU CYREG_GPIO_PRT3_DR
Advertising_LED__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
Advertising_LED__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
Advertising_LED__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
Advertising_LED__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
Advertising_LED__INTR EQU CYREG_GPIO_PRT3_INTR
Advertising_LED__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
Advertising_LED__INTSTAT EQU CYREG_GPIO_PRT3_INTR
Advertising_LED__MASK EQU 0x40
Advertising_LED__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
Advertising_LED__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
Advertising_LED__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
Advertising_LED__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
Advertising_LED__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
Advertising_LED__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
Advertising_LED__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
Advertising_LED__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
Advertising_LED__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
Advertising_LED__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
Advertising_LED__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
Advertising_LED__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
Advertising_LED__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
Advertising_LED__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
Advertising_LED__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
Advertising_LED__PC EQU CYREG_GPIO_PRT3_PC
Advertising_LED__PC2 EQU CYREG_GPIO_PRT3_PC2
Advertising_LED__PORT EQU 3
Advertising_LED__PS EQU CYREG_GPIO_PRT3_PS
Advertising_LED__SHIFT EQU 6

; Miscellaneous
CYDEV_BCLK__HFCLK__HZ EQU 48000000
CYDEV_BCLK__HFCLK__KHZ EQU 48000
CYDEV_BCLK__HFCLK__MHZ EQU 48
CYDEV_BCLK__SYSCLK__HZ EQU 24000000
CYDEV_BCLK__SYSCLK__KHZ EQU 24000
CYDEV_BCLK__SYSCLK__MHZ EQU 24
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PANTHER EQU 19
CYDEV_CHIP_DIE_PSOC4A EQU 11
CYDEV_CHIP_DIE_PSOC5LP EQU 18
CYDEV_CHIP_DIE_TMA4 EQU 2
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC4
CYDEV_CHIP_JTAG_ID EQU 0x135111A3
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 11
CYDEV_CHIP_MEMBER_4C EQU 16
CYDEV_CHIP_MEMBER_4D EQU 7
CYDEV_CHIP_MEMBER_4E EQU 4
CYDEV_CHIP_MEMBER_4F EQU 12
CYDEV_CHIP_MEMBER_4G EQU 2
CYDEV_CHIP_MEMBER_4H EQU 10
CYDEV_CHIP_MEMBER_4I EQU 15
CYDEV_CHIP_MEMBER_4J EQU 8
CYDEV_CHIP_MEMBER_4K EQU 9
CYDEV_CHIP_MEMBER_4L EQU 14
CYDEV_CHIP_MEMBER_4M EQU 13
CYDEV_CHIP_MEMBER_4N EQU 6
CYDEV_CHIP_MEMBER_4O EQU 5
CYDEV_CHIP_MEMBER_4U EQU 3
CYDEV_CHIP_MEMBER_5A EQU 18
CYDEV_CHIP_MEMBER_5B EQU 17
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_4F
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PANTHER_ES0 EQU 0
CYDEV_CHIP_REV_PANTHER_ES1 EQU 1
CYDEV_CHIP_REV_PANTHER_PRODUCTION EQU 1
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4C_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_4F_PRODUCTION_256K
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_READ_ACCELERATOR EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_PROTECT_KILL EQU 4
CYDEV_DEBUG_PROTECT_OPEN EQU 1
CYDEV_DEBUG_PROTECT EQU CYDEV_DEBUG_PROTECT_OPEN
CYDEV_DEBUG_PROTECT_PROTECTED EQU 2
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DFT_SELECT_CLK0 EQU 10
CYDEV_DFT_SELECT_CLK1 EQU 11
CYDEV_HEAP_SIZE EQU 0x400
CYDEV_IMO_TRIMMED_BY_USB EQU 0
CYDEV_IMO_TRIMMED_BY_WCO EQU 0
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 2
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 1
CYDEV_VDD_MV EQU 3300
CYDEV_VDDR_MV EQU 3300
CYDEV_WDT_GENERATE_ISR EQU 0
CYIPBLOCK_m0s8bless_VERSION EQU 1
CYIPBLOCK_m0s8cpussv2_VERSION EQU 1
CYIPBLOCK_m0s8csd_VERSION EQU 1
CYIPBLOCK_m0s8ioss_VERSION EQU 1
CYIPBLOCK_m0s8lcd_VERSION EQU 2
CYIPBLOCK_m0s8peri_VERSION EQU 1
CYIPBLOCK_m0s8scb_VERSION EQU 2
CYIPBLOCK_m0s8srssv2_VERSION EQU 1
CYIPBLOCK_m0s8tcpwm_VERSION EQU 2
CYIPBLOCK_m0s8udbif_VERSION EQU 1
CYIPBLOCK_s8pass4al_VERSION EQU 1
CYDEV_BOOTLOADER_ENABLE EQU 0
    ENDIF
    END
