# pipelined-riscv-cpu
A fully-functional 5-stage pipelined RISC-Vâ€“based processor I implementd in VHDL
