[
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~Cache|Cache>io_cacheRespBundle_bits_data",
    "sources":[
      "~Cache|Cache>io_memResp_bits_data"
    ]
  },
  {
    "class":"firrtl.options.TargetDirAnnotation",
    "directory":"generated"
  },
  {
    "class":"firrtl.EmitCircuitAnnotation",
    "emitter":"firrtl.VerilogEmitter"
  },
  {
    "class":"firrtl.options.OutputAnnotationFileAnnotation",
    "file":"Cache"
  },
  {
    "class":"firrtl.transforms.BlackBoxTargetDirAnno",
    "targetDir":"generated"
  }
]