irun(64): 15.20-s018: (c) Copyright 1995-2017 Cadence Design Systems, Inc.
TOOL:	irun(64)	15.20-s018: Started on Aug 23, 2017 at 11:50:13 MEST
irun
	-L/workspaces/dzhao/anaconda3/lib
	-debug
	-64
	-sv
	-v93
	-loadvpi pyvpi.so
	libvpi.so
	+access+rwc
	-nclibdirname sim_build
	-plinowarn
	test.sv
	-ncfatal CUNOTB
	-nowarn CUVWSP:CSINVI:CUNDDR:CUDEFB:CUSRCH
	-licqueue
	-aps_args "+lqt 120"
	-incdir /mirror/8500/libraries/ams/include/1V2
	-relax

   The following environmental variables have been detected. 
   These options will be used directly by the executables and ignored by irun.
	NCVLOGOPTS:  -incdir "/mirror/8500/libraries/ams/include/1V2"

file: test.sv
	module worklib.top:sv
		errors: 0, warnings: 0
ncvlog: *W,SPDUSD: Include directory /mirror/8500/libraries/ams/include/1V2 given but not used.
ncvlog: *W,SPDUSD: Include directory /mirror/8500/libraries/ams/include/1V2 given but not used.
	Total errors/warnings found outside modules and primitives:
		errors: 0, warnings: 2
$CDSROOT = /cad/eda/cadence/INCISIV/15.20.018/linux_i
$TESTDIR = /workspaces/dzhao/Projects/playground/pyvpi_example/test3

TOOL:	ncsc(64)	15.20-s018
make[1]: Entering directory `/workspaces/dzhao/Projects/playground/pyvpi_example/test3'
building library run.so
make[1]: Leaving directory `/workspaces/dzhao/Projects/playground/pyvpi_example/test3'

		Caching library 'worklib' ....... Done
	Elaborating the design hierarchy:
	Top level design units:
		top
ncelab: *W,DSEMEL: This SystemVerilog design will be simulated as per IEEE 1800-2009 SystemVerilog simulation semantics. Use -disable_sem2009 option for turning off SV 2009 simulation semantics.
	Building instance overlay tables: .................... Done
	Generating native compiled code:
		worklib.top:sv <0x223e69b8>
			streams:   6, words:  5821
	Building instance specific data structures.
	Loading native compiled code:     .................... Done
	Design hierarchy summary:
		            Instances  Unique
		Modules:            1       1
		Registers:          3       3
		Vectored wires:     1       -
		Always blocks:      1       1
		Initial blocks:     3       3
		Cont. assignments:  1       1
	Writing initial simulation snapshot: worklib.top:sv
Loading snapshot worklib.top:sv .................... Done
ncsim: *W,DSEM2009: This SystemVerilog design is simulated as per IEEE 1800-2009 SystemVerilog simulation semantics. Use -disable_sem2009 option for turning off SV 2009 simulation semantics.
ncsim> source /cad/eda/cadence/INCISIV/15.20.018/linux_i/tools/inca/files/ncsimrc
ncsim> run
0: a=00000000 ; b=00000000 ; o=000000000; c=0
./test.sv:35     $finish(0);
ncsim> exit
TOOL:	irun(64)	15.20-s018: Exiting on Aug 23, 2017 at 11:50:19 MEST  (total: 00:00:06)
