# Loading project vsim
# Compile of 5_3_sum_it_up.sv failed with 1 errors.
# Compile of 5_3_sum_it_up.sv was successful.
vsim work.tb_sum_it_up
# vsim work.tb_sum_it_up 
# Start time: 11:52:54 on Jun 30,2024
# Loading sv_std.std
# Loading work.tb_sum_it_up
# Loading work.sum_it_up
run
#                    0go = 0 ina =     0 Got sum=0, err=0, done=1
#                    5go = 1 ina =    10 Got sum=0, err=0, done=1
#                   15go = 1 ina =    20 Got sum=0, err=0, done=1
#                   25go = 1 ina =    30 Got sum=0, err=0, done=1
#                   35go = 1 ina =     0 Got sum=0, err=0, done=1
#                   45go = 0 ina =     0 Got sum=0, err=0, done=1
#                   50go = 0 ina =     0 Got sum=0, err=0, done=0
# ERROR in Normal addition, no overflow: Expected sum=60, err=0, done=1; Got sum=0, err=0, done=0
#                   55go = 1 ina = 65535 Got sum=0, err=0, done=1
#                   60go = 1 ina = 65535 Got sum=65535, err=0, done=1
#                   65go = 1 ina =    10 Got sum=65535, err=0, done=1
#                   70go = 1 ina =    10 Got sum=9, err=0, done=1
#                   75go = 1 ina =     5 Got sum=9, err=0, done=1
#                   80go = 1 ina =     5 Got sum=14, err=0, done=1
#                   85go = 1 ina =     0 Got sum=14, err=0, done=0
#                   90go = 1 ina =     0 Got sum=14, err=0, done=1
#                   95go = 0 ina =     0 Got sum=14, err=0, done=1
#                  100go = 0 ina =     0 Got sum=14, err=0, done=0
# ERROR in With overflow: Expected sum=0, err=1, done=0; Got sum=14, err=0, done=0
# ** Note: $finish    : /home/pasko/projects/logic_design_and_verification_using_systemverilog_solutions/chapter_5_hardware_threads/5_3_sum_it_up.sv(110)
#    Time: 105 ns  Iteration: 0  Instance: /tb_sum_it_up
# 1
# Break in Module tb_sum_it_up at /home/pasko/projects/logic_design_and_verification_using_systemverilog_solutions/chapter_5_hardware_threads/5_3_sum_it_up.sv line 110
# Compile of 5_3_sum_it_up.sv was successful.
vsim work.tb_sum_it_up
# End time: 11:58:53 on Jun 30,2024, Elapsed time: 0:05:59
# Errors: 0, Warnings: 4
# vsim work.tb_sum_it_up 
# Start time: 11:58:53 on Jun 30,2024
# Loading sv_std.std
# Loading work.tb_sum_it_up
# Loading work.sum_it_up
run
#                    0go = 0 ina =     0 Got sum=0, err=0, done=0
#                    5go = 1 ina =    10 Got sum=0, err=0, done=0
#                   15go = 1 ina =    20 Got sum=0, err=0, done=0
#                   25go = 1 ina =    30 Got sum=0, err=0, done=0
#                   35go = 1 ina =     0 Got sum=0, err=0, done=0
#                   45go = 0 ina =     0 Got sum=0, err=0, done=0
#                   50go = 0 ina =     0 Got sum=0, err=0, done=1
# ERROR in Normal addition, no overflow: Expected sum=60, err=0, done=1; Got sum=0, err=0, done=1
#                   55go = 1 ina = 65535 Got sum=0, err=0, done=0
#                   60go = 1 ina = 65535 Got sum=65535, err=0, done=0
#                   65go = 1 ina =    10 Got sum=65535, err=0, done=0
#                   70go = 1 ina =    10 Got sum=9, err=0, done=0
#                   75go = 1 ina =     5 Got sum=9, err=0, done=0
#                   80go = 1 ina =     5 Got sum=14, err=0, done=0
#                   85go = 1 ina =     0 Got sum=14, err=0, done=1
#                   90go = 1 ina =     0 Got sum=14, err=0, done=0
#                   95go = 0 ina =     0 Got sum=14, err=0, done=0
#                  100go = 0 ina =     0 Got sum=14, err=0, done=1
# ERROR in With overflow: Expected sum=0, err=1, done=0; Got sum=14, err=0, done=1
# ** Note: $finish    : /home/pasko/projects/logic_design_and_verification_using_systemverilog_solutions/chapter_5_hardware_threads/5_3_sum_it_up.sv(110)
#    Time: 105 ns  Iteration: 0  Instance: /tb_sum_it_up
# 1
# Break in Module tb_sum_it_up at /home/pasko/projects/logic_design_and_verification_using_systemverilog_solutions/chapter_5_hardware_threads/5_3_sum_it_up.sv line 110
# Compile of 5_3_sum_it_up.sv was successful.
vsim work.tb_sum_it_up
# End time: 12:00:59 on Jun 30,2024, Elapsed time: 0:02:06
# Errors: 0, Warnings: 2
# vsim work.tb_sum_it_up 
# Start time: 12:00:59 on Jun 30,2024
# Loading sv_std.std
# Loading work.tb_sum_it_up
# Loading work.sum_it_up
run
#                    0go = 0 ina =     0  sum=0, err=0, done=0
#                    5go = 1 ina =    10  sum=0, err=0, done=0
#                   15go = 1 ina =    20  sum=0, err=0, done=0
#                   25go = 1 ina =    30  sum=0, err=0, done=0
#                   35go = 1 ina =     0  sum=0, err=0, done=0
#                   45go = 0 ina =     0  sum=0, err=0, done=0
#                   50go = 0 ina =     0  sum=0, err=0, done=1
# ERROR in Normal addition, no overflow: Expected sum=60, err=0, done=1; Got sum=0, err=0, done=1
#                   55go = 1 ina = 65535  sum=0, err=0, done=0
#                   60go = 1 ina = 65535  sum=65535, err=0, done=0
#                   65go = 1 ina =    10  sum=65535, err=0, done=0
#                   70go = 1 ina =    10  sum=9, err=0, done=0
#                   75go = 1 ina =     5  sum=9, err=0, done=0
#                   80go = 1 ina =     5  sum=14, err=0, done=0
#                   85go = 1 ina =     0  sum=14, err=0, done=1
#                   90go = 1 ina =     0  sum=14, err=0, done=0
#                   95go = 0 ina =     0  sum=14, err=0, done=0
#                  100go = 0 ina =     0  sum=14, err=0, done=1
# ERROR in With overflow: Expected sum=0, err=1, done=0; Got sum=14, err=0, done=1
# ** Note: $finish    : /home/pasko/projects/logic_design_and_verification_using_systemverilog_solutions/chapter_5_hardware_threads/5_3_sum_it_up.sv(110)
#    Time: 105 ns  Iteration: 0  Instance: /tb_sum_it_up
# 1
# Break in Module tb_sum_it_up at /home/pasko/projects/logic_design_and_verification_using_systemverilog_solutions/chapter_5_hardware_threads/5_3_sum_it_up.sv line 110
add wave -position insertpoint  \
sim:/tb_sum_it_up/clk \
sim:/tb_sum_it_up/rstn \
sim:/tb_sum_it_up/gon \
sim:/tb_sum_it_up/done \
sim:/tb_sum_it_up/err \
sim:/tb_sum_it_up/ina \
sim:/tb_sum_it_up/sum
restart
run
#                    0go = 0 ina =     0  sum=0, err=0, done=0
#                    5go = 1 ina =    10  sum=0, err=0, done=0
#                   15go = 1 ina =    20  sum=0, err=0, done=0
#                   25go = 1 ina =    30  sum=0, err=0, done=0
#                   35go = 1 ina =     0  sum=0, err=0, done=0
#                   45go = 0 ina =     0  sum=0, err=0, done=0
#                   50go = 0 ina =     0  sum=0, err=0, done=1
# ERROR in Normal addition, no overflow: Expected sum=60, err=0, done=1; Got sum=0, err=0, done=1
#                   55go = 1 ina = 65535  sum=0, err=0, done=0
#                   60go = 1 ina = 65535  sum=65535, err=0, done=0
#                   65go = 1 ina =    10  sum=65535, err=0, done=0
#                   70go = 1 ina =    10  sum=9, err=0, done=0
#                   75go = 1 ina =     5  sum=9, err=0, done=0
#                   80go = 1 ina =     5  sum=14, err=0, done=0
#                   85go = 1 ina =     0  sum=14, err=0, done=1
#                   90go = 1 ina =     0  sum=14, err=0, done=0
#                   95go = 0 ina =     0  sum=14, err=0, done=0
#                  100go = 0 ina =     0  sum=14, err=0, done=1
# ERROR in With overflow: Expected sum=0, err=1, done=0; Got sum=14, err=0, done=1
# ** Note: $finish    : /home/pasko/projects/logic_design_and_verification_using_systemverilog_solutions/chapter_5_hardware_threads/5_3_sum_it_up.sv(110)
#    Time: 105 ns  Iteration: 0  Instance: /tb_sum_it_up
# 1
# Break in Module tb_sum_it_up at /home/pasko/projects/logic_design_and_verification_using_systemverilog_solutions/chapter_5_hardware_threads/5_3_sum_it_up.sv line 110
add wave -position insertpoint  \
sim:/tb_sum_it_up/dut/ldn \
sim:/tb_sum_it_up/dut/cln \
sim:/tb_sum_it_up/dut/in_aeq \
sim:/tb_sum_it_up/dut/overflow \
sim:/tb_sum_it_up/dut/add_out \
sim:/tb_sum_it_up/dut/st
restart
run
#                    0go = 0 ina =     0  sum=0, err=0, done=0
#                    5go = 1 ina =    10  sum=0, err=0, done=0
#                   15go = 1 ina =    20  sum=0, err=0, done=0
#                   25go = 1 ina =    30  sum=0, err=0, done=0
#                   35go = 1 ina =     0  sum=0, err=0, done=0
#                   45go = 0 ina =     0  sum=0, err=0, done=0
#                   50go = 0 ina =     0  sum=0, err=0, done=1
# ERROR in Normal addition, no overflow: Expected sum=60, err=0, done=1; Got sum=0, err=0, done=1
#                   55go = 1 ina = 65535  sum=0, err=0, done=0
#                   60go = 1 ina = 65535  sum=65535, err=0, done=0
#                   65go = 1 ina =    10  sum=65535, err=0, done=0
#                   70go = 1 ina =    10  sum=9, err=0, done=0
#                   75go = 1 ina =     5  sum=9, err=0, done=0
#                   80go = 1 ina =     5  sum=14, err=0, done=0
#                   85go = 1 ina =     0  sum=14, err=0, done=1
#                   90go = 1 ina =     0  sum=14, err=0, done=0
#                   95go = 0 ina =     0  sum=14, err=0, done=0
#                  100go = 0 ina =     0  sum=14, err=0, done=1
# ERROR in With overflow: Expected sum=0, err=1, done=0; Got sum=14, err=0, done=1
# ** Note: $finish    : /home/pasko/projects/logic_design_and_verification_using_systemverilog_solutions/chapter_5_hardware_threads/5_3_sum_it_up.sv(110)
#    Time: 105 ns  Iteration: 0  Instance: /tb_sum_it_up
# 1
# Break in Module tb_sum_it_up at /home/pasko/projects/logic_design_and_verification_using_systemverilog_solutions/chapter_5_hardware_threads/5_3_sum_it_up.sv line 110
# Compile of 5_3_sum_it_up.sv was successful.
vsim work.tb_sum_it_up
# End time: 12:32:03 on Jun 30,2024, Elapsed time: 0:31:04
# Errors: 0, Warnings: 2
# vsim work.tb_sum_it_up 
# Start time: 12:32:03 on Jun 30,2024
# Loading sv_std.std
# Loading work.tb_sum_it_up
# Loading work.sum_it_up
add wave -position insertpoint  \
sim:/tb_sum_it_up/dut/ldn \
sim:/tb_sum_it_up/dut/cln \
sim:/tb_sum_it_up/dut/in_aeq \
sim:/tb_sum_it_up/dut/overflow \
sim:/tb_sum_it_up/dut/add_out \
sim:/tb_sum_it_up/dut/st
add wave -position insertpoint  \
sim:/tb_sum_it_up/clk \
sim:/tb_sum_it_up/rstn \
sim:/tb_sum_it_up/gon \
sim:/tb_sum_it_up/done \
sim:/tb_sum_it_up/err \
sim:/tb_sum_it_up/ina \
sim:/tb_sum_it_up/sum
run
#                    0go = 0 ina =     0  sum=0, err=0, done=0
#                    5go = 1 ina =    10  sum=0, err=0, done=0
#                   15go = 1 ina =    20  sum=0, err=0, done=0
#                   25go = 1 ina =    30  sum=0, err=0, done=0
#                   35go = 1 ina =     0  sum=0, err=0, done=0
#                   45go = 0 ina =     0  sum=0, err=0, done=0
#                   50go = 0 ina =     0  sum=0, err=0, done=1
# ERROR in Normal addition, no overflow: Expected sum=60, err=0, done=1; Got sum=0, err=0, done=1
#                   55go = 1 ina = 65535  sum=0, err=0, done=0
#                   65go = 1 ina =    10  sum=0, err=0, done=0
#                   75go = 1 ina =     5  sum=0, err=0, done=0
#                   85go = 1 ina =     0  sum=0, err=0, done=1
#                   90go = 1 ina =     0  sum=0, err=0, done=0
#                   95go = 0 ina =     0  sum=0, err=0, done=0
#                  100go = 0 ina =     0  sum=0, err=0, done=1
# ERROR in With overflow: Expected sum=0, err=1, done=0; Got sum=0, err=0, done=1
# ** Note: $finish    : /home/pasko/projects/logic_design_and_verification_using_systemverilog_solutions/chapter_5_hardware_threads/5_3_sum_it_up.sv(110)
#    Time: 105 ns  Iteration: 0  Instance: /tb_sum_it_up
# 1
# Break in Module tb_sum_it_up at /home/pasko/projects/logic_design_and_verification_using_systemverilog_solutions/chapter_5_hardware_threads/5_3_sum_it_up.sv line 110
# Compile of 5_3_sum_it_up.sv failed with 1 errors.
# Compile of 5_3_sum_it_up.sv was successful.
vsim work.tb_sum_it_up
# End time: 12:36:37 on Jun 30,2024, Elapsed time: 0:04:34
# Errors: 0, Warnings: 3
# vsim work.tb_sum_it_up 
# Start time: 12:36:37 on Jun 30,2024
# Loading sv_std.std
# Loading work.tb_sum_it_up
# Loading work.sum_it_up
run
#                    0go = 0 ina =     0  sum=0, err=0, done=0
#                    5go = 1 ina =    10  sum=0, err=0, done=0
#                   15go = 1 ina =    20  sum=0, err=0, done=0
#                   25go = 1 ina =    30  sum=0, err=0, done=0
#                   35go = 1 ina =     0  sum=0, err=0, done=0
#                   45go = 0 ina =     0  sum=0, err=0, done=0
#                   50go = 0 ina =     0  sum=0, err=0, done=1
# ERROR in Normal addition, no overflow: Expected sum=60, err=0, done=1; Got sum=0, err=0, done=1
#                   55go = 1 ina = 65535  sum=0, err=0, done=0
#                   60go = 1 ina = 65535  sum=65535, err=0, done=0
#                   65go = 1 ina =    10  sum=65535, err=0, done=0
#                   70go = 1 ina =    10  sum=9, err=0, done=0
#                   75go = 1 ina =     5  sum=9, err=0, done=0
#                   80go = 1 ina =     5  sum=14, err=0, done=0
#                   85go = 1 ina =     0  sum=14, err=0, done=1
#                   90go = 1 ina =     0  sum=14, err=0, done=0
#                   95go = 0 ina =     0  sum=14, err=0, done=0
#                  100go = 0 ina =     0  sum=14, err=0, done=1
# ERROR in With overflow: Expected sum=0, err=1, done=0; Got sum=14, err=0, done=1
# ** Note: $finish    : /home/pasko/projects/logic_design_and_verification_using_systemverilog_solutions/chapter_5_hardware_threads/5_3_sum_it_up.sv(110)
#    Time: 105 ns  Iteration: 0  Instance: /tb_sum_it_up
# 1
# Break in Module tb_sum_it_up at /home/pasko/projects/logic_design_and_verification_using_systemverilog_solutions/chapter_5_hardware_threads/5_3_sum_it_up.sv line 110
