{
    "nl": "/mnt/c/Users/neilt/Documents/PSU/HW_For_AI/FinalProject/TinyAES-HW/TinyAES-HW-A-Hardware-Accelerator-for-AES-Column-Transformation/openlane_v1/runs/RUN_2025-06-10_04-02-43/36-openroad-resizertimingpostcts/aes_core.nl.v",
    "pnl": "/mnt/c/Users/neilt/Documents/PSU/HW_For_AI/FinalProject/TinyAES-HW/TinyAES-HW-A-Hardware-Accelerator-for-AES-Column-Transformation/openlane_v1/runs/RUN_2025-06-10_04-02-43/36-openroad-resizertimingpostcts/aes_core.pnl.v",
    "pnl-sdf-friendly": null,
    "pnl-npc": null,
    "def": "/mnt/c/Users/neilt/Documents/PSU/HW_For_AI/FinalProject/TinyAES-HW/TinyAES-HW-A-Hardware-Accelerator-for-AES-Column-Transformation/openlane_v1/runs/RUN_2025-06-10_04-02-43/36-openroad-resizertimingpostcts/aes_core.def",
    "lef": null,
    "openroad-lef": null,
    "odb": "/mnt/c/Users/neilt/Documents/PSU/HW_For_AI/FinalProject/TinyAES-HW/TinyAES-HW-A-Hardware-Accelerator-for-AES-Column-Transformation/openlane_v1/runs/RUN_2025-06-10_04-02-43/36-openroad-resizertimingpostcts/aes_core.odb",
    "sdc": "/mnt/c/Users/neilt/Documents/PSU/HW_For_AI/FinalProject/TinyAES-HW/TinyAES-HW-A-Hardware-Accelerator-for-AES-Column-Transformation/openlane_v1/runs/RUN_2025-06-10_04-02-43/36-openroad-resizertimingpostcts/aes_core.sdc",
    "sdf": {
        "nom_tt_025C_1v80": "/mnt/c/Users/neilt/Documents/PSU/HW_For_AI/FinalProject/TinyAES-HW/TinyAES-HW-A-Hardware-Accelerator-for-AES-Column-Transformation/openlane_v1/runs/RUN_2025-06-10_04-02-43/12-openroad-staprepnr/nom_tt_025C_1v80/aes_core__nom_tt_025C_1v80.sdf",
        "nom_ss_100C_1v60": "/mnt/c/Users/neilt/Documents/PSU/HW_For_AI/FinalProject/TinyAES-HW/TinyAES-HW-A-Hardware-Accelerator-for-AES-Column-Transformation/openlane_v1/runs/RUN_2025-06-10_04-02-43/12-openroad-staprepnr/nom_ss_100C_1v60/aes_core__nom_ss_100C_1v60.sdf",
        "nom_ff_n40C_1v95": "/mnt/c/Users/neilt/Documents/PSU/HW_For_AI/FinalProject/TinyAES-HW/TinyAES-HW-A-Hardware-Accelerator-for-AES-Column-Transformation/openlane_v1/runs/RUN_2025-06-10_04-02-43/12-openroad-staprepnr/nom_ff_n40C_1v95/aes_core__nom_ff_n40C_1v95.sdf"
    },
    "spef": null,
    "lib": null,
    "spice": null,
    "mag": null,
    "gds": null,
    "mag_gds": null,
    "klayout_gds": null,
    "json_h": "/mnt/c/Users/neilt/Documents/PSU/HW_For_AI/FinalProject/TinyAES-HW/TinyAES-HW-A-Hardware-Accelerator-for-AES-Column-Transformation/openlane_v1/runs/RUN_2025-06-10_04-02-43/05-yosys-jsonheader/aes_core.h.json",
    "vh": "/mnt/c/Users/neilt/Documents/PSU/HW_For_AI/FinalProject/TinyAES-HW/TinyAES-HW-A-Hardware-Accelerator-for-AES-Column-Transformation/openlane_v1/runs/RUN_2025-06-10_04-02-43/28-odb-writeverilogheader/aes_core.vh",
    "metrics": {
        "design__lint_error__count": 0,
        "design__lint_timing_construct__count": 0,
        "design__lint_warning__count": 3,
        "design__inferred_latch__count": 0,
        "design__instance__count": 21958,
        "design__instance__area": 200321,
        "design__instance_unmapped__count": 0,
        "synthesis__check_error__count": 0,
        "design__max_slew_violation__count__corner:nom_tt_025C_1v80": 0,
        "design__max_fanout_violation__count__corner:nom_tt_025C_1v80": 0,
        "design__max_cap_violation__count__corner:nom_tt_025C_1v80": 0,
        "power__internal__total": 0.0143609,
        "power__switching__total": 0.0103852,
        "power__leakage__total": 9.09453e-08,
        "power__total": 0.0247463,
        "clock__skew__worst_hold__corner:nom_tt_025C_1v80": 0.186839,
        "clock__skew__worst_setup__corner:nom_tt_025C_1v80": 0.186839,
        "timing__hold__ws__corner:nom_tt_025C_1v80": 0.474491,
        "timing__setup__ws__corner:nom_tt_025C_1v80": 12.4311,
        "timing__hold__tns__corner:nom_tt_025C_1v80": 0,
        "timing__setup__tns__corner:nom_tt_025C_1v80": 0,
        "timing__hold__wns__corner:nom_tt_025C_1v80": 0,
        "timing__setup__wns__corner:nom_tt_025C_1v80": 0,
        "timing__hold_vio__count__corner:nom_tt_025C_1v80": 0,
        "timing__hold_r2r__ws__corner:nom_tt_025C_1v80": 0.474491,
        "timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80": 0,
        "timing__setup_vio__count__corner:nom_tt_025C_1v80": 0,
        "timing__setup_r2r__ws__corner:nom_tt_025C_1v80": 12.4311,
        "timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80": 0,
        "design__max_slew_violation__count__corner:nom_ss_100C_1v60": 7254,
        "design__max_fanout_violation__count__corner:nom_ss_100C_1v60": 0,
        "design__max_cap_violation__count__corner:nom_ss_100C_1v60": 75,
        "clock__skew__worst_hold__corner:nom_ss_100C_1v60": 0,
        "clock__skew__worst_setup__corner:nom_ss_100C_1v60": 0,
        "timing__hold__ws__corner:nom_ss_100C_1v60": 0.9306937706161482,
        "timing__setup__ws__corner:nom_ss_100C_1v60": -0.17585933207426638,
        "timing__hold__tns__corner:nom_ss_100C_1v60": 0,
        "timing__setup__tns__corner:nom_ss_100C_1v60": -8.596013033574588,
        "timing__hold__wns__corner:nom_ss_100C_1v60": 0,
        "timing__setup__wns__corner:nom_ss_100C_1v60": -0.17585933207426638,
        "timing__hold_vio__count__corner:nom_ss_100C_1v60": 0,
        "timing__hold_r2r__ws__corner:nom_ss_100C_1v60": 0.930694,
        "timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60": 0,
        "timing__setup_vio__count__corner:nom_ss_100C_1v60": 137,
        "timing__setup_r2r__ws__corner:nom_ss_100C_1v60": -0.175859,
        "timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60": 137,
        "design__max_slew_violation__count__corner:nom_ff_n40C_1v95": 4471,
        "design__max_fanout_violation__count__corner:nom_ff_n40C_1v95": 0,
        "design__max_cap_violation__count__corner:nom_ff_n40C_1v95": 35,
        "clock__skew__worst_hold__corner:nom_ff_n40C_1v95": 0,
        "clock__skew__worst_setup__corner:nom_ff_n40C_1v95": 0,
        "timing__hold__ws__corner:nom_ff_n40C_1v95": 0.27560929318870386,
        "timing__setup__ws__corner:nom_ff_n40C_1v95": 12.612300893984912,
        "timing__hold__tns__corner:nom_ff_n40C_1v95": 0,
        "timing__setup__tns__corner:nom_ff_n40C_1v95": 0,
        "timing__hold__wns__corner:nom_ff_n40C_1v95": 0,
        "timing__setup__wns__corner:nom_ff_n40C_1v95": 0,
        "timing__hold_vio__count__corner:nom_ff_n40C_1v95": 0,
        "timing__hold_r2r__ws__corner:nom_ff_n40C_1v95": 0.275609,
        "timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95": 0,
        "timing__setup_vio__count__corner:nom_ff_n40C_1v95": 0,
        "timing__setup_r2r__ws__corner:nom_ff_n40C_1v95": 12.612295,
        "timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95": 0,
        "design__max_slew_violation__count": 0,
        "design__max_fanout_violation__count": 0,
        "design__max_cap_violation__count": 0,
        "clock__skew__worst_hold": 0.186839,
        "clock__skew__worst_setup": 0.186839,
        "timing__hold__ws": 0.474491,
        "timing__setup__ws": 12.4311,
        "timing__hold__tns": 0,
        "timing__setup__tns": 0,
        "timing__hold__wns": 0,
        "timing__setup__wns": 0,
        "timing__hold_vio__count": 0,
        "timing__hold_r2r__ws": 0.474491,
        "timing__hold_r2r_vio__count": 0,
        "timing__setup_vio__count": 0,
        "timing__setup_r2r__ws": 12.4311,
        "timing__setup_r2r_vio__count": 0,
        "design__die__bbox": "0.0 0.0 664.435 675.155",
        "design__core__bbox": "5.52 10.88 658.72 663.68",
        "design__io": 522,
        "design__die__area": 448597,
        "design__core__area": 426409,
        "design__instance__count__stdcell": 21958,
        "design__instance__area__stdcell": 200321,
        "design__instance__count__macros": 0,
        "design__instance__area__macros": 0,
        "design__instance__utilization": 0.469786,
        "design__instance__utilization__stdcell": 0.469786,
        "design__instance__count__class:inverter": 93,
        "design__instance__count__class:sequential_cell": 2476,
        "design__instance__count__class:multi_input_combinational_cell": 12056,
        "flow__warnings__count": 0,
        "flow__errors__count": 0,
        "design__instance__count__class:fill_cell": 480,
        "design__instance__count__class:tap_cell": 6050,
        "design__power_grid_violation__count__net:VGND": 0,
        "design__power_grid_violation__count__net:VPWR": 0,
        "design__power_grid_violation__count": 0,
        "timing__drv__floating__nets": 0,
        "timing__drv__floating__pins": 0,
        "design__instance__displacement__total": 0,
        "design__instance__displacement__mean": 0,
        "design__instance__displacement__max": 0,
        "route__wirelength__estimated": 783040,
        "design__violations": 0,
        "design__instance__count__class:timing_repair_buffer": 729,
        "design__instance__count__class:clock_buffer": 357,
        "design__instance__count__class:clock_inverter": 197,
        "design__instance__count__setup_buffer": 0,
        "design__instance__count__hold_buffer": 0
    }
}