0.6
2019.2
Nov  6 2019
21:57:16
E:/College/Verilog_practice/4bit_ripple_carry_adder/4bit_ripple_carry_adder.sim/sim_1/behav/xsim/glbl.v,1573089660,verilog,,,,glbl,,,,,,,,
E:/College/Verilog_practice/4bit_ripple_carry_adder/4bit_ripple_carry_adder.srcs/sources_1/imports/Verilog_practice/Half_Adder.v,1751918221,verilog,,E:/College/Verilog_practice/4bit_ripple_carry_adder/4bit_ripple_carry_adder.srcs/sources_1/imports/new/full_adder.v,,Half_Adder,,,,,,,,
E:/College/Verilog_practice/4bit_ripple_carry_adder/4bit_ripple_carry_adder.srcs/sources_1/imports/new/full_adder.v,1752041369,verilog,,E:/College/Verilog_practice/4bit_ripple_carry_adder/4bit_ripple_carry_adder.srcs/sources_1/new/4bit_ripple_carry_adder.v,,full_adder,,,,,,,,
E:/College/Verilog_practice/4bit_ripple_carry_adder/4bit_ripple_carry_adder.srcs/sources_1/new/4bit_ripple_carry_adder.v,1752054414,verilog,,,,ripple_carry_adder_4bit,,,,,,,,
