

================================================================
== Synthesis Summary Report of 'train_step'
================================================================
+ General Information: 
    * Date:           Wed May 21 10:33:44 2025
    * Version:        2024.2 (Build 5238294 on Nov  8 2024)
    * Project:        train_step
    * Solution:       hls (Vivado IP Flow Target)
    * Product family: artix7
    * Target device:  xc7a100t-csg324-1
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +--------------------------------------------------------+------+------+---------+-----------+----------+---------+------+----------+--------+-----------+-----------+-------------+-----+
    |                         Modules                        | Issue|      | Latency |  Latency  | Iteration|         | Trip |          |        |           |           |             |     |
    |                         & Loops                        | Type | Slack| (cycles)|    (ns)   |  Latency | Interval| Count| Pipelined|  BRAM  |    DSP    |     FF    |     LUT     | URAM|
    +--------------------------------------------------------+------+------+---------+-----------+----------+---------+------+----------+--------+-----------+-----------+-------------+-----+
    |+ train_step                                            |     -|  0.00|     7705|  7.705e+04|         -|     7706|     -|        no|  3 (1%)|  124 (51%)|  5088 (4%)|  10758 (16%)|    -|
    | + forwardHidden                                        |     -|  0.00|     2066|  2.066e+04|         -|     2066|     -|        no|       -|   32 (13%)|  1554 (1%)|    2824 (4%)|    -|
    |  + forwardHidden_Pipeline_VITIS_LOOP_36_1              |     -|  0.00|     2057|  2.057e+04|         -|     2057|     -|        no|       -|   32 (13%)|  1479 (1%)|    2353 (3%)|    -|
    |   o VITIS_LOOP_36_1                                    |    II|  7.30|     2055|  2.055e+04|        72|       64|    32|       yes|       -|          -|          -|            -|    -|
    | + forwardOutput                                        |     -|  0.00|      338|  3.380e+03|         -|      338|     -|        no|       -|    16 (6%)|  800 (~0%)|    1471 (2%)|    -|
    |  + forwardOutput_Pipeline_VITIS_LOOP_54_1              |     -|  0.00|      329|  3.290e+03|         -|      329|     -|        no|       -|    16 (6%)|  769 (~0%)|    1198 (1%)|    -|
    |   o VITIS_LOOP_54_1                                    |    II|  7.30|      327|  3.270e+03|        40|       32|    10|       yes|       -|          -|          -|            -|    -|
    | + train_step_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_75_2  |     -|  0.00|     2067|  2.067e+04|         -|     2067|     -|        no|       -|          -|  290 (~0%)|     787 (1%)|    -|
    |  o VITIS_LOOP_73_1_VITIS_LOOP_75_2                     |     -|  7.30|     2065|  2.065e+04|        19|        1|  2048|       yes|       -|          -|          -|            -|    -|
    | + updateOutput                                         |     -|  0.00|      782|  7.820e+03|         -|      782|     -|        no|       -|   32 (13%)|  647 (~0%)|    1042 (1%)|    -|
    |  o VITIS_LOOP_92_1                                     |    II|  7.30|      780|  7.800e+03|        79|       78|    10|       yes|       -|          -|          -|            -|    -|
    +--------------------------------------------------------+------+------+---------+-----------+----------+---------+------+----------+--------+-----------+-----------+-------------+-----+


================================================================
== HW Interfaces
================================================================
* M_AXI
+---------------+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+
| Interface     | Read/Write | Data Width | Address Width | Latency | Offset | Register | Max Widen | Max Read     | Max Write    | Num Read    | Num Write   | Resource Estimate |
|               |            | (SW->HW)   |               |         |        |          | Bitwidth  | Burst Length | Burst Length | Outstanding | Outstanding |                   |
+---------------+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+
| m_axi_WEIGHTS | READ_WRITE | 8 -> 8     | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          | BRAM=3            |
+---------------+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+

* S_AXILITE Interfaces
+---------------+------------+---------------+--------+----------+
| Interface     | Data Width | Address Width | Offset | Register |
+---------------+------------+---------------+--------+----------+
| s_axi_CTRL    | 32         | 5             | 16     | 0        |
| s_axi_control | 32         | 6             | 16     | 0        |
+---------------+------------+---------------+--------+----------+

* S_AXILITE Registers
+---------------+------------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| Interface     | Register   | Offset | Width | Access | Description                      | Bit Fields                                                           |
+---------------+------------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| s_axi_CTRL    | CTRL       | 0x00   | 32    | RW     | Control signals                  | 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 7=AUTO_RESTART 9=INTERRUPT |
| s_axi_CTRL    | GIER       | 0x04   | 32    | RW     | Global Interrupt Enable Register | 0=Enable                                                             |
| s_axi_CTRL    | IP_IER     | 0x08   | 32    | RW     | IP Interrupt Enable Register     | 0=CHAN0_INT_EN 1=CHAN1_INT_EN                                        |
| s_axi_CTRL    | IP_ISR     | 0x0c   | 32    | RW     | IP Interrupt Status Register     | 0=CHAN0_INT_ST 1=CHAN1_INT_ST                                        |
| s_axi_CTRL    | sample_idx | 0x10   | 32    | W      | Data signal of sample_idx        |                                                                      |
| s_axi_control | W1_1       | 0x10   | 32    | W      | Data signal of W1                |                                                                      |
| s_axi_control | W1_2       | 0x14   | 32    | W      | Data signal of W1                |                                                                      |
| s_axi_control | W2_1       | 0x1c   | 32    | W      | Data signal of W2                |                                                                      |
| s_axi_control | W2_2       | 0x20   | 32    | W      | Data signal of W2                |                                                                      |
+---------------+------------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+

* AP_MEMORY
+------------------+-----------+----------+
| Port             | Direction | Bitwidth |
+------------------+-----------+----------+
| img_neg_address0 | out       | 6        |
| img_neg_address1 | out       | 6        |
| img_neg_q0       | in        | 8        |
| img_neg_q1       | in        | 8        |
| img_pos_address0 | out       | 6        |
| img_pos_address1 | out       | 6        |
| img_pos_q0       | in        | 8        |
| img_pos_q1       | in        | 8        |
+------------------+-----------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------+
| Interface | Type       | Ports     |
+-----------+------------+-----------+
| ap_clk    | clock      | ap_clk    |
| ap_rst_n  | reset      | ap_rst_n  |
| interrupt | interrupt  | interrupt |
| ap_ctrl   | ap_ctrl_hs |           |
+-----------+------------+-----------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+------------+-----------+-------------------------------------+
| Argument   | Direction | Datatype                            |
+------------+-----------+-------------------------------------+
| img_pos    | in        | unsigned char const *               |
| img_neg    | in        | unsigned char const *               |
| sample_idx | in        | int                                 |
| W1         | inout     | ap_fixed<8, 8, AP_TRN, AP_WRAP, 0>* |
| W2         | inout     | ap_fixed<8, 8, AP_TRN, AP_WRAP, 0>* |
+------------+-----------+-------------------------------------+

* SW-to-HW Mapping
+------------+------------------+-----------+----------+--------------------------------------+
| Argument   | HW Interface     | HW Type   | HW Usage | HW Info                              |
+------------+------------------+-----------+----------+--------------------------------------+
| img_pos    | img_pos_address0 | port      | offset   |                                      |
| img_pos    | img_pos_ce0      | port      |          |                                      |
| img_pos    | img_pos_q0       | port      |          |                                      |
| img_pos    | img_pos_address1 | port      | offset   |                                      |
| img_pos    | img_pos_ce1      | port      |          |                                      |
| img_pos    | img_pos_q1       | port      |          |                                      |
| img_neg    | img_neg_address0 | port      | offset   |                                      |
| img_neg    | img_neg_ce0      | port      |          |                                      |
| img_neg    | img_neg_q0       | port      |          |                                      |
| img_neg    | img_neg_address1 | port      | offset   |                                      |
| img_neg    | img_neg_ce1      | port      |          |                                      |
| img_neg    | img_neg_q1       | port      |          |                                      |
| sample_idx | s_axi_CTRL       | register  |          | name=sample_idx offset=0x10 range=32 |
| W1         | m_axi_WEIGHTS    | interface |          | channel=0                            |
| W1         | s_axi_control    | register  | offset   | name=W1_1 offset=0x10 range=32       |
| W1         | s_axi_control    | register  | offset   | name=W1_2 offset=0x14 range=32       |
| W2         | m_axi_WEIGHTS    | interface |          | channel=0                            |
| W2         | s_axi_control    | register  | offset   | name=W2_1 offset=0x1c range=32       |
| W2         | s_axi_control    | register  | offset   | name=W2_2 offset=0x20 range=32       |
+------------+------------------+-----------+----------+--------------------------------------+


================================================================
== M_AXI Burst Information
================================================================
 Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.

* Inferred Burst Summary
+---------------+-----------+--------+-------+-----------------+-----------------------------+
| HW Interface  | Direction | Length | Width | Loop            | Loop Location               |
+---------------+-----------+--------+-------+-----------------+-----------------------------+
| m_axi_WEIGHTS | read      | 2048   | 8     | VITIS_LOOP_36_1 | ../src/forward_fw.cpp:36:22 |
| m_axi_WEIGHTS | read      | 320    | 8     | VITIS_LOOP_54_1 | ../src/forward_fw.cpp:54:22 |
| m_axi_WEIGHTS | write     | 32     | 8     |                 |                             |
| m_axi_WEIGHTS | read      | 32     | 8     |                 |                             |
+---------------+-----------+--------+-------+-----------------+-----------------------------+

* All M_AXI Variable Accesses
+---------------+----------+-----------------------------+-----------+--------------+--------+-----------------+-----------------------------+------------+------------------------------------------------------------------------------------------------------+
| HW Interface  | Variable | Access Location             | Direction | Burst Status | Length | Loop            | Loop Location               | Resolution | Problem                                                                                              |
+---------------+----------+-----------------------------+-----------+--------------+--------+-----------------+-----------------------------+------------+------------------------------------------------------------------------------------------------------+
| m_axi_WEIGHTS | W1       | ../src/forward_fw.cpp:41:27 | read      | Widen Fail   |        | VITIS_LOOP_36_1 | ../src/forward_fw.cpp:36:22 | 214-353    | Could not widen since type i8 size is greater than or equal to the max_widen_bitwidth threshold of 0 |
| m_axi_WEIGHTS | W1       | ../src/forward_fw.cpp:41:27 | read      | Inferred     | 2048   | VITIS_LOOP_36_1 | ../src/forward_fw.cpp:36:22 |            |                                                                                                      |
| m_axi_WEIGHTS | W2       | ../src/forward_fw.cpp:58:28 | read      | Widen Fail   |        | VITIS_LOOP_54_1 | ../src/forward_fw.cpp:54:22 | 214-353    | Could not widen since type i8 size is greater than or equal to the max_widen_bitwidth threshold of 0 |
| m_axi_WEIGHTS | W2       | ../src/forward_fw.cpp:58:28 | read      | Inferred     | 320    | VITIS_LOOP_54_1 | ../src/forward_fw.cpp:54:22 |            |                                                                                                      |
| m_axi_WEIGHTS | W1       | ../src/forward_fw.cpp:76:27 | read      | Fail         |        |                 |                             | 214-231    | Access is clobbered by store                                                                         |
| m_axi_WEIGHTS | W1       | ../src/forward_fw.cpp:78:22 | write     | Fail         |        |                 |                             | 214-231    | Access is clobbered by load                                                                          |
| m_axi_WEIGHTS | W2       | ../src/forward_fw.cpp:96:16 | read      | Widen Fail   |        |                 |                             | 214-353    | Could not widen since type i8 size is greater than or equal to the max_widen_bitwidth threshold of 0 |
| m_axi_WEIGHTS | W2       | ../src/forward_fw.cpp:96:16 | read      | Inferred     | 32     | VITIS_LOOP_92_1 | ../src/forward_fw.cpp:92:22 |            |                                                                                                      |
| m_axi_WEIGHTS | W2       | ../src/forward_fw.cpp:98:22 | write     | Widen Fail   |        |                 |                             | 214-353    | Could not widen since type i8 size is greater than or equal to the max_widen_bitwidth threshold of 0 |
| m_axi_WEIGHTS | W2       | ../src/forward_fw.cpp:98:22 | write     | Inferred     | 32     | VITIS_LOOP_92_1 | ../src/forward_fw.cpp:92:22 |            |                                                                                                      |
+---------------+----------+-----------------------------+-----------+--------------+--------+-----------------+-----------------------------+------------+------------------------------------------------------------------------------------------------------+

    * Resolution URL: docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=XXX-YYY.html (replace XXX-YYY with column value)

================================================================
== Bind Op Report
================================================================
+--------------------------------------------------------+-----+--------+----------------+-----------+--------------------------+---------+
| Name                                                   | DSP | Pragma | Variable       | Op        | Impl                     | Latency |
+--------------------------------------------------------+-----+--------+----------------+-----------+--------------------------+---------+
| + train_step                                           | 124 |        |                |           |                          |         |
|   in_pos_fu_2066_p3                                    |     |        | in_pos         | select    | auto_sel                 | 0       |
|   in_neg_fu_2644_p3                                    |     |        | in_neg         | select    | auto_sel                 | 0       |
|   in_pos_1_fu_2073_p3                                  |     |        | in_pos_1       | select    | auto_sel                 | 0       |
|   in_neg_1_fu_2651_p3                                  |     |        | in_neg_1       | select    | auto_sel                 | 0       |
|   in_pos_2_fu_2080_p3                                  |     |        | in_pos_2       | select    | auto_sel                 | 0       |
|   in_neg_2_fu_2658_p3                                  |     |        | in_neg_2       | select    | auto_sel                 | 0       |
|   in_pos_3_fu_2087_p3                                  |     |        | in_pos_3       | select    | auto_sel                 | 0       |
|   in_neg_3_fu_2665_p3                                  |     |        | in_neg_3       | select    | auto_sel                 | 0       |
|   in_pos_4_fu_2094_p3                                  |     |        | in_pos_4       | select    | auto_sel                 | 0       |
|   in_neg_4_fu_2672_p3                                  |     |        | in_neg_4       | select    | auto_sel                 | 0       |
|   in_pos_5_fu_2101_p3                                  |     |        | in_pos_5       | select    | auto_sel                 | 0       |
|   in_neg_5_fu_2679_p3                                  |     |        | in_neg_5       | select    | auto_sel                 | 0       |
|   in_pos_6_fu_2108_p3                                  |     |        | in_pos_6       | select    | auto_sel                 | 0       |
|   in_neg_6_fu_2686_p3                                  |     |        | in_neg_6       | select    | auto_sel                 | 0       |
|   in_pos_7_fu_2115_p3                                  |     |        | in_pos_7       | select    | auto_sel                 | 0       |
|   in_neg_7_fu_2693_p3                                  |     |        | in_neg_7       | select    | auto_sel                 | 0       |
|   in_pos_8_fu_2122_p3                                  |     |        | in_pos_8       | select    | auto_sel                 | 0       |
|   in_neg_8_fu_2700_p3                                  |     |        | in_neg_8       | select    | auto_sel                 | 0       |
|   in_pos_9_fu_2129_p3                                  |     |        | in_pos_9       | select    | auto_sel                 | 0       |
|   in_neg_9_fu_2707_p3                                  |     |        | in_neg_9       | select    | auto_sel                 | 0       |
|   in_pos_10_fu_2136_p3                                 |     |        | in_pos_10      | select    | auto_sel                 | 0       |
|   in_neg_10_fu_2714_p3                                 |     |        | in_neg_10      | select    | auto_sel                 | 0       |
|   in_pos_11_fu_2143_p3                                 |     |        | in_pos_11      | select    | auto_sel                 | 0       |
|   in_neg_11_fu_2721_p3                                 |     |        | in_neg_11      | select    | auto_sel                 | 0       |
|   in_pos_12_fu_2150_p3                                 |     |        | in_pos_12      | select    | auto_sel                 | 0       |
|   in_neg_12_fu_2728_p3                                 |     |        | in_neg_12      | select    | auto_sel                 | 0       |
|   in_pos_13_fu_2157_p3                                 |     |        | in_pos_13      | select    | auto_sel                 | 0       |
|   in_neg_13_fu_2735_p3                                 |     |        | in_neg_13      | select    | auto_sel                 | 0       |
|   in_pos_14_fu_2164_p3                                 |     |        | in_pos_14      | select    | auto_sel                 | 0       |
|   in_neg_14_fu_2742_p3                                 |     |        | in_neg_14      | select    | auto_sel                 | 0       |
|   in_pos_15_fu_2171_p3                                 |     |        | in_pos_15      | select    | auto_sel                 | 0       |
|   in_neg_15_fu_2749_p3                                 |     |        | in_neg_15      | select    | auto_sel                 | 0       |
|   in_pos_16_fu_2178_p3                                 |     |        | in_pos_16      | select    | auto_sel                 | 0       |
|   in_neg_16_fu_2756_p3                                 |     |        | in_neg_16      | select    | auto_sel                 | 0       |
|   in_pos_17_fu_2185_p3                                 |     |        | in_pos_17      | select    | auto_sel                 | 0       |
|   in_neg_17_fu_2763_p3                                 |     |        | in_neg_17      | select    | auto_sel                 | 0       |
|   in_pos_18_fu_2192_p3                                 |     |        | in_pos_18      | select    | auto_sel                 | 0       |
|   in_neg_18_fu_2770_p3                                 |     |        | in_neg_18      | select    | auto_sel                 | 0       |
|   in_pos_19_fu_2199_p3                                 |     |        | in_pos_19      | select    | auto_sel                 | 0       |
|   in_neg_19_fu_2777_p3                                 |     |        | in_neg_19      | select    | auto_sel                 | 0       |
|   in_pos_20_fu_2206_p3                                 |     |        | in_pos_20      | select    | auto_sel                 | 0       |
|   in_neg_20_fu_2784_p3                                 |     |        | in_neg_20      | select    | auto_sel                 | 0       |
|   in_pos_21_fu_2213_p3                                 |     |        | in_pos_21      | select    | auto_sel                 | 0       |
|   in_neg_21_fu_2791_p3                                 |     |        | in_neg_21      | select    | auto_sel                 | 0       |
|   in_pos_22_fu_2220_p3                                 |     |        | in_pos_22      | select    | auto_sel                 | 0       |
|   in_neg_22_fu_2798_p3                                 |     |        | in_neg_22      | select    | auto_sel                 | 0       |
|   in_pos_23_fu_2227_p3                                 |     |        | in_pos_23      | select    | auto_sel                 | 0       |
|   in_neg_23_fu_2805_p3                                 |     |        | in_neg_23      | select    | auto_sel                 | 0       |
|   in_pos_24_fu_2234_p3                                 |     |        | in_pos_24      | select    | auto_sel                 | 0       |
|   in_neg_24_fu_2812_p3                                 |     |        | in_neg_24      | select    | auto_sel                 | 0       |
|   in_pos_25_fu_2241_p3                                 |     |        | in_pos_25      | select    | auto_sel                 | 0       |
|   in_neg_25_fu_2819_p3                                 |     |        | in_neg_25      | select    | auto_sel                 | 0       |
|   in_pos_26_fu_2248_p3                                 |     |        | in_pos_26      | select    | auto_sel                 | 0       |
|   in_neg_26_fu_2826_p3                                 |     |        | in_neg_26      | select    | auto_sel                 | 0       |
|   in_pos_27_fu_2255_p3                                 |     |        | in_pos_27      | select    | auto_sel                 | 0       |
|   in_neg_27_fu_2833_p3                                 |     |        | in_neg_27      | select    | auto_sel                 | 0       |
|   in_pos_28_fu_2262_p3                                 |     |        | in_pos_28      | select    | auto_sel                 | 0       |
|   in_neg_28_fu_2840_p3                                 |     |        | in_neg_28      | select    | auto_sel                 | 0       |
|   in_pos_29_fu_2269_p3                                 |     |        | in_pos_29      | select    | auto_sel                 | 0       |
|   in_neg_29_fu_2847_p3                                 |     |        | in_neg_29      | select    | auto_sel                 | 0       |
|   in_pos_30_fu_2276_p3                                 |     |        | in_pos_30      | select    | auto_sel                 | 0       |
|   in_neg_30_fu_2854_p3                                 |     |        | in_neg_30      | select    | auto_sel                 | 0       |
|   in_pos_31_fu_2283_p3                                 |     |        | in_pos_31      | select    | auto_sel                 | 0       |
|   in_neg_31_fu_2861_p3                                 |     |        | in_neg_31      | select    | auto_sel                 | 0       |
|   in_pos_32_fu_2290_p3                                 |     |        | in_pos_32      | select    | auto_sel                 | 0       |
|   in_neg_32_fu_2868_p3                                 |     |        | in_neg_32      | select    | auto_sel                 | 0       |
|   in_pos_33_fu_2297_p3                                 |     |        | in_pos_33      | select    | auto_sel                 | 0       |
|   in_neg_33_fu_2875_p3                                 |     |        | in_neg_33      | select    | auto_sel                 | 0       |
|   in_pos_34_fu_2304_p3                                 |     |        | in_pos_34      | select    | auto_sel                 | 0       |
|   in_neg_34_fu_2882_p3                                 |     |        | in_neg_34      | select    | auto_sel                 | 0       |
|   in_pos_35_fu_2311_p3                                 |     |        | in_pos_35      | select    | auto_sel                 | 0       |
|   in_neg_35_fu_2889_p3                                 |     |        | in_neg_35      | select    | auto_sel                 | 0       |
|   in_pos_36_fu_2318_p3                                 |     |        | in_pos_36      | select    | auto_sel                 | 0       |
|   in_neg_36_fu_2896_p3                                 |     |        | in_neg_36      | select    | auto_sel                 | 0       |
|   in_pos_37_fu_2325_p3                                 |     |        | in_pos_37      | select    | auto_sel                 | 0       |
|   in_neg_37_fu_2903_p3                                 |     |        | in_neg_37      | select    | auto_sel                 | 0       |
|   in_pos_38_fu_2332_p3                                 |     |        | in_pos_38      | select    | auto_sel                 | 0       |
|   in_neg_38_fu_2910_p3                                 |     |        | in_neg_38      | select    | auto_sel                 | 0       |
|   in_pos_39_fu_2339_p3                                 |     |        | in_pos_39      | select    | auto_sel                 | 0       |
|   in_neg_39_fu_2917_p3                                 |     |        | in_neg_39      | select    | auto_sel                 | 0       |
|   in_pos_40_fu_2346_p3                                 |     |        | in_pos_40      | select    | auto_sel                 | 0       |
|   in_neg_40_fu_2924_p3                                 |     |        | in_neg_40      | select    | auto_sel                 | 0       |
|   in_pos_41_fu_2353_p3                                 |     |        | in_pos_41      | select    | auto_sel                 | 0       |
|   in_neg_41_fu_2931_p3                                 |     |        | in_neg_41      | select    | auto_sel                 | 0       |
|   in_pos_42_fu_2360_p3                                 |     |        | in_pos_42      | select    | auto_sel                 | 0       |
|   in_neg_42_fu_2938_p3                                 |     |        | in_neg_42      | select    | auto_sel                 | 0       |
|   in_pos_43_fu_2367_p3                                 |     |        | in_pos_43      | select    | auto_sel                 | 0       |
|   in_neg_43_fu_2945_p3                                 |     |        | in_neg_43      | select    | auto_sel                 | 0       |
|   in_pos_44_fu_2374_p3                                 |     |        | in_pos_44      | select    | auto_sel                 | 0       |
|   in_neg_44_fu_2952_p3                                 |     |        | in_neg_44      | select    | auto_sel                 | 0       |
|   in_pos_45_fu_2381_p3                                 |     |        | in_pos_45      | select    | auto_sel                 | 0       |
|   in_neg_45_fu_2959_p3                                 |     |        | in_neg_45      | select    | auto_sel                 | 0       |
|   in_pos_46_fu_2388_p3                                 |     |        | in_pos_46      | select    | auto_sel                 | 0       |
|   in_neg_46_fu_2966_p3                                 |     |        | in_neg_46      | select    | auto_sel                 | 0       |
|   in_pos_47_fu_2395_p3                                 |     |        | in_pos_47      | select    | auto_sel                 | 0       |
|   in_neg_47_fu_2973_p3                                 |     |        | in_neg_47      | select    | auto_sel                 | 0       |
|   in_pos_48_fu_2402_p3                                 |     |        | in_pos_48      | select    | auto_sel                 | 0       |
|   in_neg_48_fu_2980_p3                                 |     |        | in_neg_48      | select    | auto_sel                 | 0       |
|   in_pos_49_fu_2409_p3                                 |     |        | in_pos_49      | select    | auto_sel                 | 0       |
|   in_neg_49_fu_2987_p3                                 |     |        | in_neg_49      | select    | auto_sel                 | 0       |
|   in_pos_50_fu_2416_p3                                 |     |        | in_pos_50      | select    | auto_sel                 | 0       |
|   in_neg_50_fu_2994_p3                                 |     |        | in_neg_50      | select    | auto_sel                 | 0       |
|   in_pos_51_fu_2423_p3                                 |     |        | in_pos_51      | select    | auto_sel                 | 0       |
|   in_neg_51_fu_3001_p3                                 |     |        | in_neg_51      | select    | auto_sel                 | 0       |
|   in_pos_52_fu_2430_p3                                 |     |        | in_pos_52      | select    | auto_sel                 | 0       |
|   in_neg_52_fu_3008_p3                                 |     |        | in_neg_52      | select    | auto_sel                 | 0       |
|   in_pos_53_fu_2437_p3                                 |     |        | in_pos_53      | select    | auto_sel                 | 0       |
|   in_neg_53_fu_3015_p3                                 |     |        | in_neg_53      | select    | auto_sel                 | 0       |
|   in_pos_54_fu_2444_p3                                 |     |        | in_pos_54      | select    | auto_sel                 | 0       |
|   in_neg_54_fu_3022_p3                                 |     |        | in_neg_54      | select    | auto_sel                 | 0       |
|   in_pos_55_fu_2451_p3                                 |     |        | in_pos_55      | select    | auto_sel                 | 0       |
|   in_neg_55_fu_3029_p3                                 |     |        | in_neg_55      | select    | auto_sel                 | 0       |
|   in_pos_56_fu_2458_p3                                 |     |        | in_pos_56      | select    | auto_sel                 | 0       |
|   in_neg_56_fu_3036_p3                                 |     |        | in_neg_56      | select    | auto_sel                 | 0       |
|   in_pos_57_fu_2465_p3                                 |     |        | in_pos_57      | select    | auto_sel                 | 0       |
|   in_neg_57_fu_3043_p3                                 |     |        | in_neg_57      | select    | auto_sel                 | 0       |
|   in_pos_58_fu_2472_p3                                 |     |        | in_pos_58      | select    | auto_sel                 | 0       |
|   in_neg_58_fu_3050_p3                                 |     |        | in_neg_58      | select    | auto_sel                 | 0       |
|   in_pos_59_fu_2479_p3                                 |     |        | in_pos_59      | select    | auto_sel                 | 0       |
|   in_neg_59_fu_3057_p3                                 |     |        | in_neg_59      | select    | auto_sel                 | 0       |
|   in_pos_60_fu_2486_p3                                 |     |        | in_pos_60      | select    | auto_sel                 | 0       |
|   in_neg_60_fu_3064_p3                                 |     |        | in_neg_60      | select    | auto_sel                 | 0       |
|   in_pos_61_fu_2493_p3                                 |     |        | in_pos_61      | select    | auto_sel                 | 0       |
|   in_neg_61_fu_3071_p3                                 |     |        | in_neg_61      | select    | auto_sel                 | 0       |
|   in_pos_62_fu_2500_p3                                 |     |        | in_pos_62      | select    | auto_sel                 | 0       |
|   in_neg_62_fu_3078_p3                                 |     |        | in_neg_62      | select    | auto_sel                 | 0       |
|   in_pos_63_fu_2508_p3                                 |     |        | in_pos_63      | select    | auto_sel                 | 0       |
|   in_neg_63_fu_3086_p3                                 |     |        | in_neg_63      | select    | auto_sel                 | 0       |
|   mac_muladd_2s_2s_4s_5_4_1_U606                       | 1   |        | acc            | mul       | dsp_slice                | 3       |
|   mac_muladd_2s_2s_4s_5_4_1_U606                       | 1   |        | sext_ln24_1    | sext      | dsp_slice                | 3       |
|   mul_2s_2s_4_1_1_U566                                 |     |        | mul_ln24_1     | mul       | auto                     | 0       |
|   mul_2s_2s_4_1_1_U567                                 |     |        | mul_ln24_2     | mul       | auto                     | 0       |
|   mac_muladd_2s_2s_4s_5_4_1_U607                       | 1   |        | mul_ln24_3     | mul       | dsp_slice                | 3       |
|   mac_muladd_2s_2s_4s_5_4_1_U607                       | 1   |        | sext_ln24_7    | sext      | dsp_slice                | 3       |
|   mul_2s_2s_4_1_1_U568                                 |     |        | mul_ln24_4     | mul       | auto                     | 0       |
|   mac_muladd_2s_2s_4s_5_4_1_U608                       | 1   |        | mul_ln24_5     | mul       | dsp_slice                | 3       |
|   mac_muladd_2s_2s_4s_5_4_1_U608                       | 1   |        | sext_ln24_11   | sext      | dsp_slice                | 3       |
|   mul_2s_2s_4_1_1_U569                                 |     |        | mul_ln24_6     | mul       | auto                     | 0       |
|   mac_muladd_2s_2s_4s_5_4_1_U609                       | 1   |        | mul_ln24_7     | mul       | dsp_slice                | 3       |
|   mac_muladd_2s_2s_4s_5_4_1_U609                       | 1   |        | sext_ln24_15   | sext      | dsp_slice                | 3       |
|   mul_2s_2s_4_1_1_U570                                 |     |        | mul_ln24_8     | mul       | auto                     | 0       |
|   mac_muladd_2s_2s_4s_5_4_1_U610                       | 1   |        | mul_ln24_9     | mul       | dsp_slice                | 3       |
|   mac_muladd_2s_2s_4s_5_4_1_U610                       | 1   |        | sext_ln24_19   | sext      | dsp_slice                | 3       |
|   mul_2s_2s_4_1_1_U571                                 |     |        | mul_ln24_10    | mul       | auto                     | 0       |
|   mac_muladd_2s_2s_4s_5_4_1_U611                       | 1   |        | mul_ln24_11    | mul       | dsp_slice                | 3       |
|   mac_muladd_2s_2s_4s_5_4_1_U611                       | 1   |        | sext_ln24_23   | sext      | dsp_slice                | 3       |
|   mul_2s_2s_4_1_1_U572                                 |     |        | mul_ln24_12    | mul       | auto                     | 0       |
|   mac_muladd_2s_2s_4s_5_4_1_U612                       | 1   |        | mul_ln24_13    | mul       | dsp_slice                | 3       |
|   mac_muladd_2s_2s_4s_5_4_1_U612                       | 1   |        | sext_ln24_27   | sext      | dsp_slice                | 3       |
|   mul_2s_2s_4_1_1_U573                                 |     |        | mul_ln24_14    | mul       | auto                     | 0       |
|   mac_muladd_2s_2s_4s_5_4_1_U613                       | 1   |        | mul_ln24_15    | mul       | dsp_slice                | 3       |
|   mac_muladd_2s_2s_4s_5_4_1_U613                       | 1   |        | sext_ln24_31   | sext      | dsp_slice                | 3       |
|   mul_2s_2s_4_1_1_U574                                 |     |        | mul_ln24_16    | mul       | auto                     | 0       |
|   mac_muladd_2s_2s_4s_5_4_1_U614                       | 1   |        | mul_ln24_17    | mul       | dsp_slice                | 3       |
|   mac_muladd_2s_2s_4s_5_4_1_U614                       | 1   |        | sext_ln24_35   | sext      | dsp_slice                | 3       |
|   mul_2s_2s_4_1_1_U575                                 |     |        | mul_ln24_18    | mul       | auto                     | 0       |
|   mac_muladd_2s_2s_4s_5_4_1_U615                       | 1   |        | mul_ln24_19    | mul       | dsp_slice                | 3       |
|   mac_muladd_2s_2s_4s_5_4_1_U615                       | 1   |        | sext_ln24_39   | sext      | dsp_slice                | 3       |
|   mul_2s_2s_4_1_1_U576                                 |     |        | mul_ln24_20    | mul       | auto                     | 0       |
|   mac_muladd_2s_2s_4s_5_4_1_U616                       | 1   |        | mul_ln24_21    | mul       | dsp_slice                | 3       |
|   mac_muladd_2s_2s_4s_5_4_1_U616                       | 1   |        | sext_ln24_43   | sext      | dsp_slice                | 3       |
|   mul_2s_2s_4_1_1_U577                                 |     |        | mul_ln24_22    | mul       | auto                     | 0       |
|   mac_muladd_2s_2s_4s_5_4_1_U617                       | 1   |        | mul_ln24_23    | mul       | dsp_slice                | 3       |
|   mac_muladd_2s_2s_4s_5_4_1_U617                       | 1   |        | sext_ln24_47   | sext      | dsp_slice                | 3       |
|   mul_2s_2s_4_1_1_U578                                 |     |        | mul_ln24_24    | mul       | auto                     | 0       |
|   mac_muladd_2s_2s_4s_5_4_1_U618                       | 1   |        | mul_ln24_25    | mul       | dsp_slice                | 3       |
|   mac_muladd_2s_2s_4s_5_4_1_U618                       | 1   |        | sext_ln24_51   | sext      | dsp_slice                | 3       |
|   mul_2s_2s_4_1_1_U579                                 |     |        | mul_ln24_26    | mul       | auto                     | 0       |
|   mac_muladd_2s_2s_4s_5_4_1_U619                       | 1   |        | mul_ln24_27    | mul       | dsp_slice                | 3       |
|   mac_muladd_2s_2s_4s_5_4_1_U619                       | 1   |        | sext_ln24_55   | sext      | dsp_slice                | 3       |
|   mul_2s_2s_4_1_1_U580                                 |     |        | mul_ln24_28    | mul       | auto                     | 0       |
|   mac_muladd_2s_2s_4s_5_4_1_U620                       | 1   |        | mul_ln24_29    | mul       | dsp_slice                | 3       |
|   mac_muladd_2s_2s_4s_5_4_1_U620                       | 1   |        | sext_ln24_59   | sext      | dsp_slice                | 3       |
|   mul_2s_2s_4_1_1_U581                                 |     |        | mul_ln24_30    | mul       | auto                     | 0       |
|   mac_muladd_2s_2s_4s_5_4_1_U621                       | 1   |        | mul_ln24_31    | mul       | dsp_slice                | 3       |
|   mac_muladd_2s_2s_4s_5_4_1_U621                       | 1   |        | sext_ln24_63   | sext      | dsp_slice                | 3       |
|   mac_muladd_2s_2s_4s_5_4_1_U606                       | 1   |        | add_ln24       | add       | dsp_slice                | 3       |
|   mac_muladd_2s_2s_4s_5_4_1_U607                       | 1   |        | add_ln24_1     | add       | dsp_slice                | 3       |
|   add_ln24_2_fu_3548_p2                                |     |        | add_ln24_2     | add       | fabric                   | 0       |
|   mac_muladd_2s_2s_4s_5_4_1_U608                       | 1   |        | add_ln24_3     | add       | dsp_slice                | 3       |
|   mac_muladd_2s_2s_4s_5_4_1_U609                       | 1   |        | add_ln24_4     | add       | dsp_slice                | 3       |
|   add_ln24_5_fu_3564_p2                                |     |        | add_ln24_5     | add       | fabric                   | 0       |
|   add_ln24_6_fu_3574_p2                                |     |        | add_ln24_6     | add       | fabric                   | 0       |
|   mac_muladd_2s_2s_4s_5_4_1_U610                       | 1   |        | add_ln24_7     | add       | dsp_slice                | 3       |
|   mac_muladd_2s_2s_4s_5_4_1_U611                       | 1   |        | add_ln24_8     | add       | dsp_slice                | 3       |
|   add_ln24_9_fu_3586_p2                                |     |        | add_ln24_9     | add       | fabric                   | 0       |
|   mac_muladd_2s_2s_4s_5_4_1_U612                       | 1   |        | add_ln24_10    | add       | dsp_slice                | 3       |
|   mac_muladd_2s_2s_4s_5_4_1_U613                       | 1   |        | add_ln24_11    | add       | dsp_slice                | 3       |
|   add_ln24_12_fu_3602_p2                               |     |        | add_ln24_12    | add       | fabric                   | 0       |
|   add_ln24_13_fu_3612_p2                               |     |        | add_ln24_13    | add       | fabric                   | 0       |
|   add_ln24_14_fu_3936_p2                               |     |        | add_ln24_14    | add       | fabric                   | 0       |
|   mac_muladd_2s_2s_4s_5_4_1_U614                       | 1   |        | add_ln24_15    | add       | dsp_slice                | 3       |
|   mac_muladd_2s_2s_4s_5_4_1_U615                       | 1   |        | add_ln24_16    | add       | dsp_slice                | 3       |
|   add_ln24_17_fu_3624_p2                               |     |        | add_ln24_17    | add       | fabric                   | 0       |
|   mac_muladd_2s_2s_4s_5_4_1_U616                       | 1   |        | add_ln24_18    | add       | dsp_slice                | 3       |
|   mac_muladd_2s_2s_4s_5_4_1_U617                       | 1   |        | add_ln24_19    | add       | dsp_slice                | 3       |
|   add_ln24_20_fu_3640_p2                               |     |        | add_ln24_20    | add       | fabric                   | 0       |
|   add_ln24_21_fu_3650_p2                               |     |        | add_ln24_21    | add       | fabric                   | 0       |
|   mac_muladd_2s_2s_4s_5_4_1_U618                       | 1   |        | add_ln24_22    | add       | dsp_slice                | 3       |
|   mac_muladd_2s_2s_4s_5_4_1_U619                       | 1   |        | add_ln24_23    | add       | dsp_slice                | 3       |
|   add_ln24_24_fu_3662_p2                               |     |        | add_ln24_24    | add       | fabric                   | 0       |
|   mac_muladd_2s_2s_4s_5_4_1_U620                       | 1   |        | add_ln24_25    | add       | dsp_slice                | 3       |
|   mac_muladd_2s_2s_4s_5_4_1_U621                       | 1   |        | add_ln24_26    | add       | dsp_slice                | 3       |
|   add_ln24_27_fu_3678_p2                               |     |        | add_ln24_27    | add       | fabric                   | 0       |
|   add_ln24_28_fu_3688_p2                               |     |        | add_ln24_28    | add       | fabric                   | 0       |
|   add_ln24_29_fu_3952_p2                               |     |        | add_ln24_29    | add       | fabric                   | 0       |
|   add_ln24_30_fu_3962_p2                               |     |        | add_ln24_30    | add       | fabric                   | 0       |
|   mac_muladd_2s_2s_4s_5_4_1_U622                       | 1   |        | acc_1          | mul       | dsp_slice                | 3       |
|   mac_muladd_2s_2s_4s_5_4_1_U622                       | 1   |        | sext_ln24_95   | sext      | dsp_slice                | 3       |
|   mul_2s_2s_4_1_1_U582                                 |     |        | mul_ln24_32    | mul       | auto                     | 0       |
|   mul_2s_2s_4_1_1_U583                                 |     |        | mul_ln24_33    | mul       | auto                     | 0       |
|   mac_muladd_2s_2s_4s_5_4_1_U623                       | 1   |        | mul_ln24_34    | mul       | dsp_slice                | 3       |
|   mac_muladd_2s_2s_4s_5_4_1_U623                       | 1   |        | sext_ln24_101  | sext      | dsp_slice                | 3       |
|   mul_2s_2s_4_1_1_U584                                 |     |        | mul_ln24_35    | mul       | auto                     | 0       |
|   mac_muladd_2s_2s_4s_5_4_1_U624                       | 1   |        | mul_ln24_36    | mul       | dsp_slice                | 3       |
|   mac_muladd_2s_2s_4s_5_4_1_U624                       | 1   |        | sext_ln24_105  | sext      | dsp_slice                | 3       |
|   mul_2s_2s_4_1_1_U585                                 |     |        | mul_ln24_37    | mul       | auto                     | 0       |
|   mac_muladd_2s_2s_4s_5_4_1_U625                       | 1   |        | mul_ln24_38    | mul       | dsp_slice                | 3       |
|   mac_muladd_2s_2s_4s_5_4_1_U625                       | 1   |        | sext_ln24_109  | sext      | dsp_slice                | 3       |
|   mul_2s_2s_4_1_1_U586                                 |     |        | mul_ln24_39    | mul       | auto                     | 0       |
|   mac_muladd_2s_2s_4s_5_4_1_U626                       | 1   |        | mul_ln24_40    | mul       | dsp_slice                | 3       |
|   mac_muladd_2s_2s_4s_5_4_1_U626                       | 1   |        | sext_ln24_113  | sext      | dsp_slice                | 3       |
|   mul_2s_2s_4_1_1_U587                                 |     |        | mul_ln24_41    | mul       | auto                     | 0       |
|   mac_muladd_2s_2s_4s_5_4_1_U627                       | 1   |        | mul_ln24_42    | mul       | dsp_slice                | 3       |
|   mac_muladd_2s_2s_4s_5_4_1_U627                       | 1   |        | sext_ln24_117  | sext      | dsp_slice                | 3       |
|   mul_2s_2s_4_1_1_U588                                 |     |        | mul_ln24_43    | mul       | auto                     | 0       |
|   mac_muladd_2s_2s_4s_5_4_1_U628                       | 1   |        | mul_ln24_44    | mul       | dsp_slice                | 3       |
|   mac_muladd_2s_2s_4s_5_4_1_U628                       | 1   |        | sext_ln24_121  | sext      | dsp_slice                | 3       |
|   mul_2s_2s_4_1_1_U589                                 |     |        | mul_ln24_45    | mul       | auto                     | 0       |
|   mac_muladd_2s_2s_4s_5_4_1_U629                       | 1   |        | mul_ln24_46    | mul       | dsp_slice                | 3       |
|   mac_muladd_2s_2s_4s_5_4_1_U629                       | 1   |        | sext_ln24_125  | sext      | dsp_slice                | 3       |
|   mul_2s_2s_4_1_1_U590                                 |     |        | mul_ln24_47    | mul       | auto                     | 0       |
|   mac_muladd_2s_2s_4s_5_4_1_U630                       | 1   |        | mul_ln24_48    | mul       | dsp_slice                | 3       |
|   mac_muladd_2s_2s_4s_5_4_1_U630                       | 1   |        | sext_ln24_129  | sext      | dsp_slice                | 3       |
|   mul_2s_2s_4_1_1_U591                                 |     |        | mul_ln24_49    | mul       | auto                     | 0       |
|   mac_muladd_2s_2s_4s_5_4_1_U631                       | 1   |        | mul_ln24_50    | mul       | dsp_slice                | 3       |
|   mac_muladd_2s_2s_4s_5_4_1_U631                       | 1   |        | sext_ln24_133  | sext      | dsp_slice                | 3       |
|   mul_2s_2s_4_1_1_U592                                 |     |        | mul_ln24_51    | mul       | auto                     | 0       |
|   mac_muladd_2s_2s_4s_5_4_1_U632                       | 1   |        | mul_ln24_52    | mul       | dsp_slice                | 3       |
|   mac_muladd_2s_2s_4s_5_4_1_U632                       | 1   |        | sext_ln24_137  | sext      | dsp_slice                | 3       |
|   mul_2s_2s_4_1_1_U593                                 |     |        | mul_ln24_53    | mul       | auto                     | 0       |
|   mac_muladd_2s_2s_4s_5_4_1_U633                       | 1   |        | mul_ln24_54    | mul       | dsp_slice                | 3       |
|   mac_muladd_2s_2s_4s_5_4_1_U633                       | 1   |        | sext_ln24_141  | sext      | dsp_slice                | 3       |
|   mul_2s_2s_4_1_1_U594                                 |     |        | mul_ln24_55    | mul       | auto                     | 0       |
|   mac_muladd_2s_2s_4s_5_4_1_U634                       | 1   |        | mul_ln24_56    | mul       | dsp_slice                | 3       |
|   mac_muladd_2s_2s_4s_5_4_1_U634                       | 1   |        | sext_ln24_145  | sext      | dsp_slice                | 3       |
|   mul_2s_2s_4_1_1_U595                                 |     |        | mul_ln24_57    | mul       | auto                     | 0       |
|   mac_muladd_2s_2s_4s_5_4_1_U635                       | 1   |        | mul_ln24_58    | mul       | dsp_slice                | 3       |
|   mac_muladd_2s_2s_4s_5_4_1_U635                       | 1   |        | sext_ln24_149  | sext      | dsp_slice                | 3       |
|   mul_2s_2s_4_1_1_U596                                 |     |        | mul_ln24_59    | mul       | auto                     | 0       |
|   mac_muladd_2s_2s_4s_5_4_1_U636                       | 1   |        | mul_ln24_60    | mul       | dsp_slice                | 3       |
|   mac_muladd_2s_2s_4s_5_4_1_U636                       | 1   |        | sext_ln24_153  | sext      | dsp_slice                | 3       |
|   mul_2s_2s_4_1_1_U597                                 |     |        | mul_ln24_61    | mul       | auto                     | 0       |
|   mac_muladd_2s_2s_4s_5_4_1_U637                       | 1   |        | mul_ln24_62    | mul       | dsp_slice                | 3       |
|   mac_muladd_2s_2s_4s_5_4_1_U637                       | 1   |        | sext_ln24_157  | sext      | dsp_slice                | 3       |
|   mac_muladd_2s_2s_4s_5_4_1_U622                       | 1   |        | add_ln24_31    | add       | dsp_slice                | 3       |
|   mac_muladd_2s_2s_4s_5_4_1_U623                       | 1   |        | add_ln24_32    | add       | dsp_slice                | 3       |
|   add_ln24_33_fu_3974_p2                               |     |        | add_ln24_33    | add       | fabric                   | 0       |
|   mac_muladd_2s_2s_4s_5_4_1_U624                       | 1   |        | add_ln24_34    | add       | dsp_slice                | 3       |
|   mac_muladd_2s_2s_4s_5_4_1_U625                       | 1   |        | add_ln24_35    | add       | dsp_slice                | 3       |
|   add_ln24_36_fu_3990_p2                               |     |        | add_ln24_36    | add       | fabric                   | 0       |
|   add_ln24_37_fu_4000_p2                               |     |        | add_ln24_37    | add       | fabric                   | 0       |
|   mac_muladd_2s_2s_4s_5_4_1_U626                       | 1   |        | add_ln24_38    | add       | dsp_slice                | 3       |
|   mac_muladd_2s_2s_4s_5_4_1_U627                       | 1   |        | add_ln24_39    | add       | dsp_slice                | 3       |
|   add_ln24_40_fu_4012_p2                               |     |        | add_ln24_40    | add       | fabric                   | 0       |
|   mac_muladd_2s_2s_4s_5_4_1_U628                       | 1   |        | add_ln24_41    | add       | dsp_slice                | 3       |
|   mac_muladd_2s_2s_4s_5_4_1_U629                       | 1   |        | add_ln24_42    | add       | dsp_slice                | 3       |
|   add_ln24_43_fu_4028_p2                               |     |        | add_ln24_43    | add       | fabric                   | 0       |
|   add_ln24_44_fu_4038_p2                               |     |        | add_ln24_44    | add       | fabric                   | 0       |
|   add_ln24_45_fu_4182_p2                               |     |        | add_ln24_45    | add       | fabric                   | 0       |
|   mac_muladd_2s_2s_4s_5_4_1_U630                       | 1   |        | add_ln24_46    | add       | dsp_slice                | 3       |
|   mac_muladd_2s_2s_4s_5_4_1_U631                       | 1   |        | add_ln24_47    | add       | dsp_slice                | 3       |
|   add_ln24_48_fu_4050_p2                               |     |        | add_ln24_48    | add       | fabric                   | 0       |
|   mac_muladd_2s_2s_4s_5_4_1_U632                       | 1   |        | add_ln24_49    | add       | dsp_slice                | 3       |
|   mac_muladd_2s_2s_4s_5_4_1_U633                       | 1   |        | add_ln24_50    | add       | dsp_slice                | 3       |
|   add_ln24_51_fu_4066_p2                               |     |        | add_ln24_51    | add       | fabric                   | 0       |
|   add_ln24_52_fu_4076_p2                               |     |        | add_ln24_52    | add       | fabric                   | 0       |
|   mac_muladd_2s_2s_4s_5_4_1_U634                       | 1   |        | add_ln24_53    | add       | dsp_slice                | 3       |
|   mac_muladd_2s_2s_4s_5_4_1_U635                       | 1   |        | add_ln24_54    | add       | dsp_slice                | 3       |
|   add_ln24_55_fu_4088_p2                               |     |        | add_ln24_55    | add       | fabric                   | 0       |
|   mac_muladd_2s_2s_4s_5_4_1_U636                       | 1   |        | add_ln24_56    | add       | dsp_slice                | 3       |
|   mac_muladd_2s_2s_4s_5_4_1_U637                       | 1   |        | add_ln24_57    | add       | dsp_slice                | 3       |
|   add_ln24_58_fu_4104_p2                               |     |        | add_ln24_58    | add       | fabric                   | 0       |
|   add_ln24_59_fu_4114_p2                               |     |        | add_ln24_59    | add       | fabric                   | 0       |
|   add_ln24_60_fu_4198_p2                               |     |        | add_ln24_60    | add       | fabric                   | 0       |
|   mac_muladd_2s_2s_4s_5_4_1_U642                       | 1   |        | acc_2          | mul       | dsp_slice                | 3       |
|   mac_muladd_2s_2s_4s_5_4_1_U642                       | 1   |        | sext_ln24_189  | sext      | dsp_slice                | 3       |
|   mul_2s_2s_4_1_1_U602                                 |     |        | mul_ln24_63    | mul       | auto                     | 0       |
|   mac_muladd_2s_2s_5s_5_4_1_U643                       | 1   |        | mul_ln24_64    | mul       | dsp_slice                | 3       |
|   mac_muladd_2s_2s_5s_5_4_1_U643                       | 1   |        | sext_ln24_193  | sext      | dsp_slice                | 3       |
|   mul_2s_2s_4_1_1_U598                                 |     |        | mul_ln24_65    | mul       | auto                     | 0       |
|   mac_muladd_2s_2s_4s_5_4_1_U638                       | 1   |        | mul_ln24_66    | mul       | dsp_slice                | 3       |
|   mac_muladd_2s_2s_4s_5_4_1_U638                       | 1   |        | sext_ln24_197  | sext      | dsp_slice                | 3       |
|   mul_2s_2s_4_1_1_U603                                 |     |        | mul_ln24_67    | mul       | auto                     | 0       |
|   mac_muladd_2s_2s_4s_5_4_1_U644                       | 1   |        | mul_ln24_68    | mul       | dsp_slice                | 3       |
|   mac_muladd_2s_2s_4s_5_4_1_U644                       | 1   |        | sext_ln24_201  | sext      | dsp_slice                | 3       |
|   mac_muladd_2s_2s_5s_5_4_1_U645                       | 1   |        | mul_ln24_69    | mul       | dsp_slice                | 3       |
|   mac_muladd_2s_2s_5s_5_4_1_U645                       | 1   |        | sext_ln24_203  | sext      | dsp_slice                | 3       |
|   mul_2s_2s_4_1_1_U599                                 |     |        | mul_ln24_70    | mul       | auto                     | 0       |
|   mac_muladd_2s_2s_4s_5_4_1_U639                       | 1   |        | mul_ln24_71    | mul       | dsp_slice                | 3       |
|   mac_muladd_2s_2s_4s_5_4_1_U639                       | 1   |        | sext_ln24_207  | sext      | dsp_slice                | 3       |
|   mac_muladd_2s_2s_4s_5_4_1_U642                       | 1   |        | add_ln24_62    | add       | dsp_slice                | 3       |
|   mac_muladd_2s_2s_4s_5_4_1_U638                       | 1   |        | add_ln24_63    | add       | dsp_slice                | 3       |
|   mac_muladd_2s_2s_5s_5_4_1_U643                       | 1   |        | add_ln24_64    | add       | dsp_slice                | 3       |
|   add_ln24_65_fu_4376_p2                               |     |        | add_ln24_65    | add       | fabric                   | 0       |
|   mac_muladd_2s_2s_4s_5_4_1_U644                       | 1   |        | add_ln24_66    | add       | dsp_slice                | 3       |
|   mac_muladd_2s_2s_4s_5_4_1_U639                       | 1   |        | add_ln24_67    | add       | dsp_slice                | 3       |
|   mac_muladd_2s_2s_5s_5_4_1_U645                       | 1   |        | add_ln24_68    | add       | dsp_slice                | 3       |
|   add_ln24_69_fu_4392_p2                               |     |        | add_ln24_69    | add       | fabric                   | 0       |
|   add_ln24_70_fu_4402_p2                               |     |        | add_ln24_70    | add       | fabric                   | 0       |
|   mac_muladd_2s_2s_4s_5_4_1_U646                       | 1   |        | acc_3          | mul       | dsp_slice                | 3       |
|   mac_muladd_2s_2s_4s_5_4_1_U646                       | 1   |        | sext_ln24_215  | sext      | dsp_slice                | 3       |
|   mul_2s_2s_4_1_1_U604                                 |     |        | mul_ln24_72    | mul       | auto                     | 0       |
|   mac_muladd_2s_2s_5s_5_4_1_U647                       | 1   |        | mul_ln24_73    | mul       | dsp_slice                | 3       |
|   mac_muladd_2s_2s_5s_5_4_1_U647                       | 1   |        | sext_ln24_219  | sext      | dsp_slice                | 3       |
|   mul_2s_2s_4_1_1_U600                                 |     |        | mul_ln24_74    | mul       | auto                     | 0       |
|   mac_muladd_2s_2s_4s_5_4_1_U640                       | 1   |        | mul_ln24_75    | mul       | dsp_slice                | 3       |
|   mac_muladd_2s_2s_4s_5_4_1_U640                       | 1   |        | sext_ln24_223  | sext      | dsp_slice                | 3       |
|   mul_2s_2s_4_1_1_U605                                 |     |        | mul_ln24_76    | mul       | auto                     | 0       |
|   mac_muladd_2s_2s_4s_5_4_1_U648                       | 1   |        | mul_ln24_77    | mul       | dsp_slice                | 3       |
|   mac_muladd_2s_2s_4s_5_4_1_U648                       | 1   |        | sext_ln24_227  | sext      | dsp_slice                | 3       |
|   mac_muladd_2s_2s_5s_5_4_1_U649                       | 1   |        | mul_ln24_78    | mul       | dsp_slice                | 3       |
|   mac_muladd_2s_2s_5s_5_4_1_U649                       | 1   |        | sext_ln24_229  | sext      | dsp_slice                | 3       |
|   mul_2s_2s_4_1_1_U601                                 |     |        | mul_ln24_79    | mul       | auto                     | 0       |
|   mac_muladd_2s_2s_4s_5_4_1_U641                       | 1   |        | mul_ln24_80    | mul       | dsp_slice                | 3       |
|   mac_muladd_2s_2s_4s_5_4_1_U641                       | 1   |        | sext_ln24_233  | sext      | dsp_slice                | 3       |
|   mac_muladd_2s_2s_4s_5_4_1_U646                       | 1   |        | add_ln24_71    | add       | dsp_slice                | 3       |
|   mac_muladd_2s_2s_4s_5_4_1_U640                       | 1   |        | add_ln24_72    | add       | dsp_slice                | 3       |
|   mac_muladd_2s_2s_5s_5_4_1_U647                       | 1   |        | add_ln24_73    | add       | dsp_slice                | 3       |
|   add_ln24_74_fu_4414_p2                               |     |        | add_ln24_74    | add       | fabric                   | 0       |
|   mac_muladd_2s_2s_4s_5_4_1_U648                       | 1   |        | add_ln24_75    | add       | dsp_slice                | 3       |
|   mac_muladd_2s_2s_4s_5_4_1_U641                       | 1   |        | add_ln24_76    | add       | dsp_slice                | 3       |
|   mac_muladd_2s_2s_5s_5_4_1_U649                       | 1   |        | add_ln24_77    | add       | dsp_slice                | 3       |
|   add_ln24_78_fu_4430_p2                               |     |        | add_ln24_78    | add       | fabric                   | 0       |
|   add_ln24_79_fu_4440_p2                               |     |        | add_ln24_79    | add       | fabric                   | 0       |
|   icmp_ln158_fu_4365_p2                                |     |        | icmp_ln158     | setlt     | auto                     | 0       |
|   sub_ln159_fu_4446_p2                                 |     |        | sub_ln159      | sub       | fabric                   | 0       |
|   icmp_ln159_fu_4460_p2                                |     |        | icmp_ln159     | setlt     | auto                     | 0       |
|  + forwardHidden                                       | 32  |        |                |           |                          |         |
|   + forwardHidden_Pipeline_VITIS_LOOP_36_1             | 32  |        |                |           |                          |         |
|     icmp_ln36_fu_1201_p2                               |     |        | icmp_ln36      | seteq     | auto                     | 0       |
|     add_ln36_fu_1207_p2                                |     |        | add_ln36       | add       | fabric                   | 0       |
|     mac_muladd_8s_2s_10s_10_4_1_U33                    | 1   |        | sum            | mul       | dsp_slice                | 3       |
|     mul_8s_2s_10_1_1_U1                                |     |        | mul_ln41       | mul       | auto                     | 0       |
|     mul_8s_2s_10_1_1_U2                                |     |        | mul_ln41_1     | mul       | auto                     | 0       |
|     mac_muladd_8s_2s_10s_10_4_1_U34                    | 1   |        | mul_ln41_2     | mul       | dsp_slice                | 3       |
|     mul_8s_2s_10_1_1_U3                                |     |        | mul_ln41_3     | mul       | auto                     | 0       |
|     mac_muladd_8s_2s_10s_10_4_1_U35                    | 1   |        | mul_ln41_4     | mul       | dsp_slice                | 3       |
|     mul_8s_2s_10_1_1_U4                                |     |        | mul_ln41_5     | mul       | auto                     | 0       |
|     mac_muladd_8s_2s_10s_10_4_1_U36                    | 1   |        | mul_ln41_6     | mul       | dsp_slice                | 3       |
|     mul_8s_2s_10_1_1_U5                                |     |        | mul_ln41_7     | mul       | auto                     | 0       |
|     mac_muladd_8s_2s_10s_10_4_1_U37                    | 1   |        | mul_ln41_8     | mul       | dsp_slice                | 3       |
|     mul_8s_2s_10_1_1_U6                                |     |        | mul_ln41_9     | mul       | auto                     | 0       |
|     mac_muladd_8s_2s_10s_10_4_1_U38                    | 1   |        | mul_ln41_10    | mul       | dsp_slice                | 3       |
|     mul_8s_2s_10_1_1_U7                                |     |        | mul_ln41_11    | mul       | auto                     | 0       |
|     mac_muladd_8s_2s_10s_10_4_1_U39                    | 1   |        | mul_ln41_12    | mul       | dsp_slice                | 3       |
|     mul_8s_2s_10_1_1_U8                                |     |        | mul_ln41_13    | mul       | auto                     | 0       |
|     mac_muladd_8s_2s_10s_10_4_1_U40                    | 1   |        | mul_ln41_14    | mul       | dsp_slice                | 3       |
|     mul_8s_2s_10_1_1_U9                                |     |        | mul_ln41_15    | mul       | auto                     | 0       |
|     mac_muladd_8s_2s_10s_10_4_1_U41                    | 1   |        | mul_ln41_16    | mul       | dsp_slice                | 3       |
|     mul_8s_2s_10_1_1_U10                               |     |        | mul_ln41_17    | mul       | auto                     | 0       |
|     mac_muladd_8s_2s_10s_10_4_1_U42                    | 1   |        | mul_ln41_18    | mul       | dsp_slice                | 3       |
|     mul_8s_2s_10_1_1_U11                               |     |        | mul_ln41_19    | mul       | auto                     | 0       |
|     mac_muladd_8s_2s_10s_10_4_1_U43                    | 1   |        | mul_ln41_20    | mul       | dsp_slice                | 3       |
|     mul_8s_2s_10_1_1_U12                               |     |        | mul_ln41_21    | mul       | auto                     | 0       |
|     mac_muladd_8s_2s_10s_10_4_1_U44                    | 1   |        | mul_ln41_22    | mul       | dsp_slice                | 3       |
|     mul_8s_2s_10_1_1_U13                               |     |        | mul_ln41_23    | mul       | auto                     | 0       |
|     mac_muladd_8s_2s_10s_10_4_1_U45                    | 1   |        | mul_ln41_24    | mul       | dsp_slice                | 3       |
|     mul_8s_2s_10_1_1_U14                               |     |        | mul_ln41_25    | mul       | auto                     | 0       |
|     mac_muladd_8s_2s_10s_10_4_1_U46                    | 1   |        | mul_ln41_26    | mul       | dsp_slice                | 3       |
|     mul_8s_2s_10_1_1_U15                               |     |        | mul_ln41_27    | mul       | auto                     | 0       |
|     mac_muladd_8s_2s_10s_10_4_1_U47                    | 1   |        | mul_ln41_28    | mul       | dsp_slice                | 3       |
|     mul_8s_2s_10_1_1_U16                               |     |        | mul_ln41_29    | mul       | auto                     | 0       |
|     mac_muladd_8s_2s_10s_10_4_1_U48                    | 1   |        | mul_ln41_30    | mul       | dsp_slice                | 3       |
|     mul_8s_2s_10_1_1_U17                               |     |        | mul_ln41_31    | mul       | auto                     | 0       |
|     mac_muladd_8s_2s_10s_10_4_1_U49                    | 1   |        | mul_ln41_32    | mul       | dsp_slice                | 3       |
|     mul_8s_2s_10_1_1_U18                               |     |        | mul_ln41_33    | mul       | auto                     | 0       |
|     mac_muladd_8s_2s_10s_10_4_1_U50                    | 1   |        | mul_ln41_34    | mul       | dsp_slice                | 3       |
|     mul_8s_2s_10_1_1_U19                               |     |        | mul_ln41_35    | mul       | auto                     | 0       |
|     mac_muladd_8s_2s_10s_10_4_1_U51                    | 1   |        | mul_ln41_36    | mul       | dsp_slice                | 3       |
|     mul_8s_2s_10_1_1_U20                               |     |        | mul_ln41_37    | mul       | auto                     | 0       |
|     mac_muladd_8s_2s_10s_10_4_1_U52                    | 1   |        | mul_ln41_38    | mul       | dsp_slice                | 3       |
|     mul_8s_2s_10_1_1_U21                               |     |        | mul_ln41_39    | mul       | auto                     | 0       |
|     mac_muladd_8s_2s_10s_10_4_1_U53                    | 1   |        | mul_ln41_40    | mul       | dsp_slice                | 3       |
|     mul_8s_2s_10_1_1_U22                               |     |        | mul_ln41_41    | mul       | auto                     | 0       |
|     mac_muladd_8s_2s_10s_10_4_1_U54                    | 1   |        | mul_ln41_42    | mul       | dsp_slice                | 3       |
|     mul_8s_2s_10_1_1_U23                               |     |        | mul_ln41_43    | mul       | auto                     | 0       |
|     mac_muladd_8s_2s_10s_10_4_1_U55                    | 1   |        | mul_ln41_44    | mul       | dsp_slice                | 3       |
|     mul_8s_2s_10_1_1_U24                               |     |        | mul_ln41_45    | mul       | auto                     | 0       |
|     mac_muladd_8s_2s_10s_10_4_1_U56                    | 1   |        | mul_ln41_46    | mul       | dsp_slice                | 3       |
|     mul_8s_2s_10_1_1_U25                               |     |        | mul_ln41_47    | mul       | auto                     | 0       |
|     mac_muladd_8s_2s_10s_10_4_1_U57                    | 1   |        | mul_ln41_48    | mul       | dsp_slice                | 3       |
|     mul_8s_2s_10_1_1_U26                               |     |        | mul_ln41_49    | mul       | auto                     | 0       |
|     mac_muladd_8s_2s_10s_10_4_1_U58                    | 1   |        | mul_ln41_50    | mul       | dsp_slice                | 3       |
|     mul_8s_2s_10_1_1_U27                               |     |        | mul_ln41_51    | mul       | auto                     | 0       |
|     mac_muladd_8s_2s_10s_10_4_1_U59                    | 1   |        | mul_ln41_52    | mul       | dsp_slice                | 3       |
|     mul_8s_2s_10_1_1_U28                               |     |        | mul_ln41_53    | mul       | auto                     | 0       |
|     mac_muladd_8s_2s_10s_10_4_1_U60                    | 1   |        | mul_ln41_54    | mul       | dsp_slice                | 3       |
|     mul_8s_2s_10_1_1_U29                               |     |        | mul_ln41_55    | mul       | auto                     | 0       |
|     mac_muladd_8s_2s_10s_10_4_1_U61                    | 1   |        | mul_ln41_56    | mul       | dsp_slice                | 3       |
|     mul_8s_2s_10_1_1_U30                               |     |        | mul_ln41_57    | mul       | auto                     | 0       |
|     mac_muladd_8s_2s_10s_10_4_1_U62                    | 1   |        | mul_ln41_58    | mul       | dsp_slice                | 3       |
|     mul_8s_2s_10_1_1_U31                               |     |        | mul_ln41_59    | mul       | auto                     | 0       |
|     mac_muladd_8s_2s_10s_10_4_1_U63                    | 1   |        | mul_ln41_60    | mul       | dsp_slice                | 3       |
|     mul_8s_2s_10_1_1_U32                               |     |        | mul_ln41_61    | mul       | auto                     | 0       |
|     mac_muladd_8s_2s_10s_10_4_1_U64                    | 1   |        | mul_ln41_62    | mul       | dsp_slice                | 3       |
|     mac_muladd_8s_2s_10s_10_4_1_U33                    | 1   |        | add_ln41       | add       | dsp_slice                | 3       |
|     mac_muladd_8s_2s_10s_10_4_1_U34                    | 1   |        | add_ln41_1     | add       | dsp_slice                | 3       |
|     add_ln41_2_fu_1281_p2                              |     |        | add_ln41_2     | add       | fabric                   | 0       |
|     mac_muladd_8s_2s_10s_10_4_1_U35                    | 1   |        | add_ln41_3     | add       | dsp_slice                | 3       |
|     mac_muladd_8s_2s_10s_10_4_1_U36                    | 1   |        | add_ln41_4     | add       | dsp_slice                | 3       |
|     add_ln41_5_fu_1319_p2                              |     |        | add_ln41_5     | add       | fabric                   | 0       |
|     mac_muladd_8s_2s_10s_10_4_1_U37                    | 1   |        | add_ln41_7     | add       | dsp_slice                | 3       |
|     mac_muladd_8s_2s_10s_10_4_1_U38                    | 1   |        | add_ln41_8     | add       | dsp_slice                | 3       |
|     add_ln41_9_fu_1357_p2                              |     |        | add_ln41_9     | add       | fabric                   | 0       |
|     mac_muladd_8s_2s_10s_10_4_1_U39                    | 1   |        | add_ln41_10    | add       | dsp_slice                | 3       |
|     mac_muladd_8s_2s_10s_10_4_1_U40                    | 1   |        | add_ln41_11    | add       | dsp_slice                | 3       |
|     add_ln41_12_fu_1398_p2                             |     |        | add_ln41_12    | add       | fabric                   | 0       |
|     add_ln41_13_fu_1408_p2                             |     |        | add_ln41_13    | add       | fabric                   | 0       |
|     mac_muladd_8s_2s_10s_10_4_1_U41                    | 1   |        | add_ln41_15    | add       | dsp_slice                | 3       |
|     mac_muladd_8s_2s_10s_10_4_1_U42                    | 1   |        | add_ln41_16    | add       | dsp_slice                | 3       |
|     add_ln41_17_fu_1463_p2                             |     |        | add_ln41_17    | add       | fabric                   | 0       |
|     mac_muladd_8s_2s_10s_10_4_1_U43                    | 1   |        | add_ln41_18    | add       | dsp_slice                | 3       |
|     mac_muladd_8s_2s_10s_10_4_1_U44                    | 1   |        | add_ln41_19    | add       | dsp_slice                | 3       |
|     add_ln41_20_fu_1501_p2                             |     |        | add_ln41_20    | add       | fabric                   | 0       |
|     mac_muladd_8s_2s_10s_10_4_1_U45                    | 1   |        | add_ln41_22    | add       | dsp_slice                | 3       |
|     mac_muladd_8s_2s_10s_10_4_1_U46                    | 1   |        | add_ln41_23    | add       | dsp_slice                | 3       |
|     add_ln41_24_fu_1539_p2                             |     |        | add_ln41_24    | add       | fabric                   | 0       |
|     mac_muladd_8s_2s_10s_10_4_1_U47                    | 1   |        | add_ln41_25    | add       | dsp_slice                | 3       |
|     mac_muladd_8s_2s_10s_10_4_1_U48                    | 1   |        | add_ln41_26    | add       | dsp_slice                | 3       |
|     add_ln41_27_fu_1580_p2                             |     |        | add_ln41_27    | add       | fabric                   | 0       |
|     add_ln41_28_fu_1590_p2                             |     |        | add_ln41_28    | add       | fabric                   | 0       |
|     mac_muladd_8s_2s_10s_10_4_1_U49                    | 1   |        | add_ln41_31    | add       | dsp_slice                | 3       |
|     mac_muladd_8s_2s_10s_10_4_1_U50                    | 1   |        | add_ln41_32    | add       | dsp_slice                | 3       |
|     add_ln41_33_fu_1645_p2                             |     |        | add_ln41_33    | add       | fabric                   | 0       |
|     mac_muladd_8s_2s_10s_10_4_1_U51                    | 1   |        | add_ln41_34    | add       | dsp_slice                | 3       |
|     mac_muladd_8s_2s_10s_10_4_1_U52                    | 1   |        | add_ln41_35    | add       | dsp_slice                | 3       |
|     add_ln41_36_fu_1686_p2                             |     |        | add_ln41_36    | add       | fabric                   | 0       |
|     add_ln41_37_fu_1696_p2                             |     |        | add_ln41_37    | add       | fabric                   | 0       |
|     mac_muladd_8s_2s_10s_10_4_1_U53                    | 1   |        | add_ln41_38    | add       | dsp_slice                | 3       |
|     mac_muladd_8s_2s_10s_10_4_1_U54                    | 1   |        | add_ln41_39    | add       | dsp_slice                | 3       |
|     add_ln41_40_fu_1734_p2                             |     |        | add_ln41_40    | add       | fabric                   | 0       |
|     mac_muladd_8s_2s_10s_10_4_1_U55                    | 1   |        | add_ln41_41    | add       | dsp_slice                | 3       |
|     mac_muladd_8s_2s_10s_10_4_1_U56                    | 1   |        | add_ln41_42    | add       | dsp_slice                | 3       |
|     add_ln41_43_fu_1775_p2                             |     |        | add_ln41_43    | add       | fabric                   | 0       |
|     add_ln41_44_fu_1785_p2                             |     |        | add_ln41_44    | add       | fabric                   | 0       |
|     mac_muladd_8s_2s_10s_10_4_1_U57                    | 1   |        | add_ln41_46    | add       | dsp_slice                | 3       |
|     mac_muladd_8s_2s_10s_10_4_1_U58                    | 1   |        | add_ln41_47    | add       | dsp_slice                | 3       |
|     add_ln41_48_fu_1823_p2                             |     |        | add_ln41_48    | add       | fabric                   | 0       |
|     mac_muladd_8s_2s_10s_10_4_1_U59                    | 1   |        | add_ln41_49    | add       | dsp_slice                | 3       |
|     mac_muladd_8s_2s_10s_10_4_1_U60                    | 1   |        | add_ln41_50    | add       | dsp_slice                | 3       |
|     add_ln41_51_fu_1861_p2                             |     |        | add_ln41_51    | add       | fabric                   | 0       |
|     mac_muladd_8s_2s_10s_10_4_1_U61                    | 1   |        | add_ln41_53    | add       | dsp_slice                | 3       |
|     mac_muladd_8s_2s_10s_10_4_1_U62                    | 1   |        | add_ln41_54    | add       | dsp_slice                | 3       |
|     add_ln41_55_fu_1899_p2                             |     |        | add_ln41_55    | add       | fabric                   | 0       |
|     mac_muladd_8s_2s_10s_10_4_1_U63                    | 1   |        | add_ln41_56    | add       | dsp_slice                | 3       |
|     mac_muladd_8s_2s_10s_10_4_1_U64                    | 1   |        | add_ln41_57    | add       | dsp_slice                | 3       |
|     add_ln41_58_fu_1918_p2                             |     |        | add_ln41_58    | add       | fabric                   | 0       |
|     add_ln41_59_fu_1928_p2                             |     |        | add_ln41_59    | add       | fabric                   | 0       |
|     select_ln13_fu_1977_p3                             |     |        | select_ln13    | select    | auto_sel                 | 0       |
|  + forwardOutput                                       | 16  |        |                |           |                          |         |
|   + forwardOutput_Pipeline_VITIS_LOOP_54_1             | 16  |        |                |           |                          |         |
|     icmp_ln54_fu_571_p2                                |     |        | icmp_ln54      | seteq     | auto                     | 0       |
|     add_ln54_fu_577_p2                                 |     |        | add_ln54       | add       | fabric                   | 0       |
|     mac_muladd_8s_2s_10s_11_4_1_U279                   | 1   |        | sum            | mul       | dsp_slice                | 3       |
|     mac_muladd_8s_2s_10s_11_4_1_U279                   | 1   |        | sext_ln55      | sext      | dsp_slice                | 3       |
|     mul_8s_2s_10_1_1_U263                              |     |        | mul_ln58       | mul       | auto                     | 0       |
|     mul_8s_2s_10_1_1_U264                              |     |        | mul_ln58_1     | mul       | auto                     | 0       |
|     mac_muladd_8s_2s_10s_11_4_1_U280                   | 1   |        | mul_ln58_2     | mul       | dsp_slice                | 3       |
|     mac_muladd_8s_2s_10s_11_4_1_U280                   | 1   |        | sext_ln58_37   | sext      | dsp_slice                | 3       |
|     mul_8s_2s_10_1_1_U265                              |     |        | mul_ln58_3     | mul       | auto                     | 0       |
|     mac_muladd_8s_2s_10s_11_4_1_U281                   | 1   |        | mul_ln58_4     | mul       | dsp_slice                | 3       |
|     mac_muladd_8s_2s_10s_11_4_1_U281                   | 1   |        | sext_ln58_41   | sext      | dsp_slice                | 3       |
|     mul_8s_2s_10_1_1_U266                              |     |        | mul_ln58_5     | mul       | auto                     | 0       |
|     mac_muladd_8s_2s_10s_11_4_1_U282                   | 1   |        | mul_ln58_6     | mul       | dsp_slice                | 3       |
|     mac_muladd_8s_2s_10s_11_4_1_U282                   | 1   |        | sext_ln58_45   | sext      | dsp_slice                | 3       |
|     mul_8s_2s_10_1_1_U267                              |     |        | mul_ln58_7     | mul       | auto                     | 0       |
|     mac_muladd_8s_2s_10s_11_4_1_U283                   | 1   |        | mul_ln58_8     | mul       | dsp_slice                | 3       |
|     mac_muladd_8s_2s_10s_11_4_1_U283                   | 1   |        | sext_ln58_49   | sext      | dsp_slice                | 3       |
|     mul_8s_2s_10_1_1_U268                              |     |        | mul_ln58_9     | mul       | auto                     | 0       |
|     mac_muladd_8s_2s_10s_11_4_1_U284                   | 1   |        | mul_ln58_10    | mul       | dsp_slice                | 3       |
|     mac_muladd_8s_2s_10s_11_4_1_U284                   | 1   |        | sext_ln58_53   | sext      | dsp_slice                | 3       |
|     mul_8s_2s_10_1_1_U269                              |     |        | mul_ln58_11    | mul       | auto                     | 0       |
|     mac_muladd_8s_2s_10s_11_4_1_U285                   | 1   |        | mul_ln58_12    | mul       | dsp_slice                | 3       |
|     mac_muladd_8s_2s_10s_11_4_1_U285                   | 1   |        | sext_ln58_57   | sext      | dsp_slice                | 3       |
|     mul_8s_2s_10_1_1_U270                              |     |        | mul_ln58_13    | mul       | auto                     | 0       |
|     mac_muladd_8s_2s_10s_11_4_1_U286                   | 1   |        | mul_ln58_14    | mul       | dsp_slice                | 3       |
|     mac_muladd_8s_2s_10s_11_4_1_U286                   | 1   |        | sext_ln58_61   | sext      | dsp_slice                | 3       |
|     mul_8s_2s_10_1_1_U271                              |     |        | mul_ln58_15    | mul       | auto                     | 0       |
|     mac_muladd_8s_2s_10s_11_4_1_U287                   | 1   |        | mul_ln58_16    | mul       | dsp_slice                | 3       |
|     mac_muladd_8s_2s_10s_11_4_1_U287                   | 1   |        | sext_ln58_65   | sext      | dsp_slice                | 3       |
|     mul_8s_2s_10_1_1_U272                              |     |        | mul_ln58_17    | mul       | auto                     | 0       |
|     mac_muladd_8s_2s_10s_11_4_1_U288                   | 1   |        | mul_ln58_18    | mul       | dsp_slice                | 3       |
|     mac_muladd_8s_2s_10s_11_4_1_U288                   | 1   |        | sext_ln58_69   | sext      | dsp_slice                | 3       |
|     mul_8s_2s_10_1_1_U273                              |     |        | mul_ln58_19    | mul       | auto                     | 0       |
|     mac_muladd_8s_2s_10s_11_4_1_U289                   | 1   |        | mul_ln58_20    | mul       | dsp_slice                | 3       |
|     mac_muladd_8s_2s_10s_11_4_1_U289                   | 1   |        | sext_ln58_73   | sext      | dsp_slice                | 3       |
|     mul_8s_2s_10_1_1_U274                              |     |        | mul_ln58_21    | mul       | auto                     | 0       |
|     mac_muladd_8s_2s_10s_11_4_1_U290                   | 1   |        | mul_ln58_22    | mul       | dsp_slice                | 3       |
|     mac_muladd_8s_2s_10s_11_4_1_U290                   | 1   |        | sext_ln58_77   | sext      | dsp_slice                | 3       |
|     mul_8s_2s_10_1_1_U275                              |     |        | mul_ln58_23    | mul       | auto                     | 0       |
|     mac_muladd_8s_2s_10s_11_4_1_U291                   | 1   |        | mul_ln58_24    | mul       | dsp_slice                | 3       |
|     mac_muladd_8s_2s_10s_11_4_1_U291                   | 1   |        | sext_ln58_81   | sext      | dsp_slice                | 3       |
|     mul_8s_2s_10_1_1_U276                              |     |        | mul_ln58_25    | mul       | auto                     | 0       |
|     mac_muladd_8s_2s_10s_11_4_1_U292                   | 1   |        | mul_ln58_26    | mul       | dsp_slice                | 3       |
|     mac_muladd_8s_2s_10s_11_4_1_U292                   | 1   |        | sext_ln58_85   | sext      | dsp_slice                | 3       |
|     mul_8s_2s_10_1_1_U277                              |     |        | mul_ln58_27    | mul       | auto                     | 0       |
|     mac_muladd_8s_2s_10s_11_4_1_U293                   | 1   |        | mul_ln58_28    | mul       | dsp_slice                | 3       |
|     mac_muladd_8s_2s_10s_11_4_1_U293                   | 1   |        | sext_ln58_89   | sext      | dsp_slice                | 3       |
|     mul_8s_2s_10_1_1_U278                              |     |        | mul_ln58_29    | mul       | auto                     | 0       |
|     mac_muladd_8s_2s_10s_11_4_1_U294                   | 1   |        | mul_ln58_30    | mul       | dsp_slice                | 3       |
|     mac_muladd_8s_2s_10s_11_4_1_U294                   | 1   |        | sext_ln58_93   | sext      | dsp_slice                | 3       |
|     mac_muladd_8s_2s_10s_11_4_1_U279                   | 1   |        | add_ln58       | add       | dsp_slice                | 3       |
|     mac_muladd_8s_2s_10s_11_4_1_U280                   | 1   |        | add_ln58_1     | add       | dsp_slice                | 3       |
|     mac_muladd_8s_2s_10s_11_4_1_U281                   | 1   |        | add_ln58_3     | add       | dsp_slice                | 3       |
|     mac_muladd_8s_2s_10s_11_4_1_U282                   | 1   |        | add_ln58_4     | add       | dsp_slice                | 3       |
|     add_ln58_5_fu_685_p2                               |     |        | add_ln58_5     | add       | fabric                   | 0       |
|     mac_muladd_8s_2s_10s_11_4_1_U283                   | 1   |        | add_ln58_7     | add       | dsp_slice                | 3       |
|     mac_muladd_8s_2s_10s_11_4_1_U284                   | 1   |        | add_ln58_8     | add       | dsp_slice                | 3       |
|     mac_muladd_8s_2s_10s_11_4_1_U285                   | 1   |        | add_ln58_10    | add       | dsp_slice                | 3       |
|     mac_muladd_8s_2s_10s_11_4_1_U286                   | 1   |        | add_ln58_11    | add       | dsp_slice                | 3       |
|     add_ln58_12_fu_778_p2                              |     |        | add_ln58_12    | add       | fabric                   | 0       |
|     mac_muladd_8s_2s_10s_11_4_1_U287                   | 1   |        | add_ln58_15    | add       | dsp_slice                | 3       |
|     mac_muladd_8s_2s_10s_11_4_1_U288                   | 1   |        | add_ln58_16    | add       | dsp_slice                | 3       |
|     add_ln58_17_fu_839_p2                              |     |        | add_ln58_17    | add       | fabric                   | 0       |
|     mac_muladd_8s_2s_10s_11_4_1_U289                   | 1   |        | add_ln58_18    | add       | dsp_slice                | 3       |
|     mac_muladd_8s_2s_10s_11_4_1_U290                   | 1   |        | add_ln58_19    | add       | dsp_slice                | 3       |
|     add_ln58_20_fu_883_p2                              |     |        | add_ln58_20    | add       | fabric                   | 0       |
|     mac_muladd_8s_2s_10s_11_4_1_U291                   | 1   |        | add_ln58_22    | add       | dsp_slice                | 3       |
|     mac_muladd_8s_2s_10s_11_4_1_U292                   | 1   |        | add_ln58_23    | add       | dsp_slice                | 3       |
|     mac_muladd_8s_2s_10s_11_4_1_U293                   | 1   |        | add_ln58_25    | add       | dsp_slice                | 3       |
|     mac_muladd_8s_2s_10s_11_4_1_U294                   | 1   |        | add_ln58_26    | add       | dsp_slice                | 3       |
|     add_ln58_27_fu_937_p2                              |     |        | add_ln58_27    | add       | fabric                   | 0       |
|     select_ln13_fu_986_p3                              |     |        | select_ln13    | select    | auto_sel                 | 0       |
|  + train_step_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_75_2 | 0   |        |                |           |                          |         |
|    icmp_ln73_fu_960_p2                                 |     |        | icmp_ln73      | seteq     | auto                     | 0       |
|    add_ln73_fu_966_p2                                  |     |        | add_ln73       | add       | fabric                   | 0       |
|    icmp_ln75_fu_983_p2                                 |     |        | icmp_ln75      | seteq     | auto                     | 0       |
|    select_ln73_fu_989_p3                               |     |        | select_ln73    | select    | auto_sel                 | 0       |
|    add_ln73_1_fu_997_p2                                |     |        | add_ln73_1     | add       | fabric                   | 0       |
|    select_ln73_1_fu_1003_p3                            |     |        | select_ln73_1  | select    | auto_sel                 | 0       |
|    sparsemux_21_4_2_1_1_U384                           |     |        | tmp            | sparsemux | compactencoding_dontcare | 0       |
|    sparsemux_21_4_2_1_1_U385                           |     |        | tmp_2          | sparsemux | compactencoding_dontcare | 0       |
|    delta_fu_1099_p2                                    |     |        | delta          | sub       | fabric                   | 0       |
|    sparsemux_129_6_2_1_1_U386                          |     |        | tmp_3          | sparsemux | compactencoding_dontcare | 0       |
|    mul_2s_3s_4_1_1_U387                                |     |        | mul_ln76       | mul       | auto                     | 0       |
|    w_new_fu_1378_p2                                    |     |        | w_new          | add       | fabric                   | 0       |
|    select_ln78_fu_1392_p3                              |     |        | select_ln78    | select    | auto_sel                 | 0       |
|    add_ln75_fu_1313_p2                                 |     |        | add_ln75       | add       | fabric                   | 0       |
|  + updateOutput                                        | 32  |        |                |           |                          |         |
|    icmp_ln92_fu_926_p2                                 |     |        | icmp_ln92      | seteq     | auto                     | 0       |
|    add_ln92_fu_932_p2                                  |     |        | add_ln92       | add       | fabric                   | 0       |
|    add_ln93_fu_950_p2                                  |     |        | add_ln93       | add       | fabric                   | 0       |
|    sparsemux_21_4_2_1_1_U477                           |     |        | tmp            | sparsemux | compactencoding_dontcare | 0       |
|    sparsemux_21_4_2_1_1_U478                           |     |        | tmp_1          | sparsemux | compactencoding_dontcare | 0       |
|    delta_fu_1060_p2                                    |     |        | delta          | sub       | fabric                   | 0       |
|    mac_muladd_3s_2s_8s_9_4_1_U479                      | 1   |        | mul_ln96       | mul       | dsp_slice                | 3       |
|    mac_muladd_3s_2s_8s_9_4_1_U479                      | 1   |        | sext_ln96_33   | sext      | dsp_slice                | 3       |
|    mac_muladd_3s_2s_8s_9_4_1_U479                      | 1   |        | w_new          | add       | dsp_slice                | 3       |
|    select_ln96_fu_1414_p3                              |     |        | select_ln96    | select    | auto_sel                 | 0       |
|    mac_muladd_3s_2s_8s_9_4_1_U480                      | 1   |        | mul_ln96_1     | mul       | dsp_slice                | 3       |
|    mac_muladd_3s_2s_8s_9_4_1_U480                      | 1   |        | sext_ln96_35   | sext      | dsp_slice                | 3       |
|    mac_muladd_3s_2s_8s_9_4_1_U480                      | 1   |        | w_new_1        | add       | dsp_slice                | 3       |
|    select_ln96_1_fu_1432_p3                            |     |        | select_ln96_1  | select    | auto_sel                 | 0       |
|    mac_muladd_3s_2s_8s_9_4_1_U481                      | 1   |        | mul_ln96_2     | mul       | dsp_slice                | 3       |
|    mac_muladd_3s_2s_8s_9_4_1_U481                      | 1   |        | sext_ln96_37   | sext      | dsp_slice                | 3       |
|    mac_muladd_3s_2s_8s_9_4_1_U481                      | 1   |        | w_new_2        | add       | dsp_slice                | 3       |
|    select_ln96_2_fu_1446_p3                            |     |        | select_ln96_2  | select    | auto_sel                 | 0       |
|    mac_muladd_3s_2s_8s_9_4_1_U482                      | 1   |        | mul_ln96_3     | mul       | dsp_slice                | 3       |
|    mac_muladd_3s_2s_8s_9_4_1_U482                      | 1   |        | sext_ln96_39   | sext      | dsp_slice                | 3       |
|    mac_muladd_3s_2s_8s_9_4_1_U482                      | 1   |        | w_new_3        | add       | dsp_slice                | 3       |
|    select_ln96_3_fu_1453_p3                            |     |        | select_ln96_3  | select    | auto_sel                 | 0       |
|    mac_muladd_3s_2s_8s_9_4_1_U483                      | 1   |        | mul_ln96_4     | mul       | dsp_slice                | 3       |
|    mac_muladd_3s_2s_8s_9_4_1_U483                      | 1   |        | sext_ln96_41   | sext      | dsp_slice                | 3       |
|    mac_muladd_3s_2s_8s_9_4_1_U483                      | 1   |        | w_new_4        | add       | dsp_slice                | 3       |
|    select_ln96_4_fu_1460_p3                            |     |        | select_ln96_4  | select    | auto_sel                 | 0       |
|    mac_muladd_3s_2s_8s_9_4_1_U484                      | 1   |        | mul_ln96_5     | mul       | dsp_slice                | 3       |
|    mac_muladd_3s_2s_8s_9_4_1_U484                      | 1   |        | sext_ln96_43   | sext      | dsp_slice                | 3       |
|    mac_muladd_3s_2s_8s_9_4_1_U484                      | 1   |        | w_new_5        | add       | dsp_slice                | 3       |
|    select_ln96_5_fu_1467_p3                            |     |        | select_ln96_5  | select    | auto_sel                 | 0       |
|    mac_muladd_3s_2s_8s_9_4_1_U485                      | 1   |        | mul_ln96_6     | mul       | dsp_slice                | 3       |
|    mac_muladd_3s_2s_8s_9_4_1_U485                      | 1   |        | sext_ln96_45   | sext      | dsp_slice                | 3       |
|    mac_muladd_3s_2s_8s_9_4_1_U485                      | 1   |        | w_new_6        | add       | dsp_slice                | 3       |
|    select_ln96_6_fu_1474_p3                            |     |        | select_ln96_6  | select    | auto_sel                 | 0       |
|    mac_muladd_3s_2s_8s_9_4_1_U486                      | 1   |        | mul_ln96_7     | mul       | dsp_slice                | 3       |
|    mac_muladd_3s_2s_8s_9_4_1_U486                      | 1   |        | sext_ln96_47   | sext      | dsp_slice                | 3       |
|    mac_muladd_3s_2s_8s_9_4_1_U486                      | 1   |        | w_new_7        | add       | dsp_slice                | 3       |
|    select_ln96_7_fu_1481_p3                            |     |        | select_ln96_7  | select    | auto_sel                 | 0       |
|    mac_muladd_3s_2s_8s_9_4_1_U487                      | 1   |        | mul_ln96_8     | mul       | dsp_slice                | 3       |
|    mac_muladd_3s_2s_8s_9_4_1_U487                      | 1   |        | sext_ln96_49   | sext      | dsp_slice                | 3       |
|    mac_muladd_3s_2s_8s_9_4_1_U487                      | 1   |        | w_new_8        | add       | dsp_slice                | 3       |
|    select_ln96_8_fu_1488_p3                            |     |        | select_ln96_8  | select    | auto_sel                 | 0       |
|    mac_muladd_3s_2s_8s_9_4_1_U488                      | 1   |        | mul_ln96_9     | mul       | dsp_slice                | 3       |
|    mac_muladd_3s_2s_8s_9_4_1_U488                      | 1   |        | sext_ln96_51   | sext      | dsp_slice                | 3       |
|    mac_muladd_3s_2s_8s_9_4_1_U488                      | 1   |        | w_new_9        | add       | dsp_slice                | 3       |
|    select_ln96_9_fu_1495_p3                            |     |        | select_ln96_9  | select    | auto_sel                 | 0       |
|    mac_muladd_3s_2s_8s_9_4_1_U489                      | 1   |        | mul_ln96_10    | mul       | dsp_slice                | 3       |
|    mac_muladd_3s_2s_8s_9_4_1_U489                      | 1   |        | sext_ln96_53   | sext      | dsp_slice                | 3       |
|    mac_muladd_3s_2s_8s_9_4_1_U489                      | 1   |        | w_new_10       | add       | dsp_slice                | 3       |
|    select_ln96_10_fu_1502_p3                           |     |        | select_ln96_10 | select    | auto_sel                 | 0       |
|    mac_muladd_3s_2s_8s_9_4_1_U490                      | 1   |        | mul_ln96_11    | mul       | dsp_slice                | 3       |
|    mac_muladd_3s_2s_8s_9_4_1_U490                      | 1   |        | sext_ln96_55   | sext      | dsp_slice                | 3       |
|    mac_muladd_3s_2s_8s_9_4_1_U490                      | 1   |        | w_new_11       | add       | dsp_slice                | 3       |
|    select_ln96_11_fu_1509_p3                           |     |        | select_ln96_11 | select    | auto_sel                 | 0       |
|    mac_muladd_3s_2s_8s_9_4_1_U491                      | 1   |        | mul_ln96_12    | mul       | dsp_slice                | 3       |
|    mac_muladd_3s_2s_8s_9_4_1_U491                      | 1   |        | sext_ln96_57   | sext      | dsp_slice                | 3       |
|    mac_muladd_3s_2s_8s_9_4_1_U491                      | 1   |        | w_new_12       | add       | dsp_slice                | 3       |
|    select_ln96_12_fu_1516_p3                           |     |        | select_ln96_12 | select    | auto_sel                 | 0       |
|    mac_muladd_3s_2s_8s_9_4_1_U492                      | 1   |        | mul_ln96_13    | mul       | dsp_slice                | 3       |
|    mac_muladd_3s_2s_8s_9_4_1_U492                      | 1   |        | sext_ln96_59   | sext      | dsp_slice                | 3       |
|    mac_muladd_3s_2s_8s_9_4_1_U492                      | 1   |        | w_new_13       | add       | dsp_slice                | 3       |
|    select_ln96_13_fu_1523_p3                           |     |        | select_ln96_13 | select    | auto_sel                 | 0       |
|    mac_muladd_3s_2s_8s_9_4_1_U493                      | 1   |        | mul_ln96_14    | mul       | dsp_slice                | 3       |
|    mac_muladd_3s_2s_8s_9_4_1_U493                      | 1   |        | sext_ln96_61   | sext      | dsp_slice                | 3       |
|    mac_muladd_3s_2s_8s_9_4_1_U493                      | 1   |        | w_new_14       | add       | dsp_slice                | 3       |
|    select_ln96_14_fu_1530_p3                           |     |        | select_ln96_14 | select    | auto_sel                 | 0       |
|    mac_muladd_3s_2s_8s_9_4_1_U494                      | 1   |        | mul_ln96_15    | mul       | dsp_slice                | 3       |
|    mac_muladd_3s_2s_8s_9_4_1_U494                      | 1   |        | sext_ln96_63   | sext      | dsp_slice                | 3       |
|    mac_muladd_3s_2s_8s_9_4_1_U494                      | 1   |        | w_new_15       | add       | dsp_slice                | 3       |
|    select_ln96_15_fu_1537_p3                           |     |        | select_ln96_15 | select    | auto_sel                 | 0       |
|    mac_muladd_3s_2s_8s_9_4_1_U495                      | 1   |        | mul_ln96_16    | mul       | dsp_slice                | 3       |
|    mac_muladd_3s_2s_8s_9_4_1_U495                      | 1   |        | sext_ln96_65   | sext      | dsp_slice                | 3       |
|    mac_muladd_3s_2s_8s_9_4_1_U495                      | 1   |        | w_new_16       | add       | dsp_slice                | 3       |
|    select_ln96_16_fu_1544_p3                           |     |        | select_ln96_16 | select    | auto_sel                 | 0       |
|    mac_muladd_3s_2s_8s_9_4_1_U496                      | 1   |        | mul_ln96_17    | mul       | dsp_slice                | 3       |
|    mac_muladd_3s_2s_8s_9_4_1_U496                      | 1   |        | sext_ln96_67   | sext      | dsp_slice                | 3       |
|    mac_muladd_3s_2s_8s_9_4_1_U496                      | 1   |        | w_new_17       | add       | dsp_slice                | 3       |
|    select_ln96_17_fu_1551_p3                           |     |        | select_ln96_17 | select    | auto_sel                 | 0       |
|    mac_muladd_3s_2s_8s_9_4_1_U497                      | 1   |        | mul_ln96_18    | mul       | dsp_slice                | 3       |
|    mac_muladd_3s_2s_8s_9_4_1_U497                      | 1   |        | sext_ln96_69   | sext      | dsp_slice                | 3       |
|    mac_muladd_3s_2s_8s_9_4_1_U497                      | 1   |        | w_new_18       | add       | dsp_slice                | 3       |
|    select_ln96_18_fu_1558_p3                           |     |        | select_ln96_18 | select    | auto_sel                 | 0       |
|    mac_muladd_3s_2s_8s_9_4_1_U498                      | 1   |        | mul_ln96_19    | mul       | dsp_slice                | 3       |
|    mac_muladd_3s_2s_8s_9_4_1_U498                      | 1   |        | sext_ln96_71   | sext      | dsp_slice                | 3       |
|    mac_muladd_3s_2s_8s_9_4_1_U498                      | 1   |        | w_new_19       | add       | dsp_slice                | 3       |
|    select_ln96_19_fu_1565_p3                           |     |        | select_ln96_19 | select    | auto_sel                 | 0       |
|    mac_muladd_3s_2s_8s_9_4_1_U499                      | 1   |        | mul_ln96_20    | mul       | dsp_slice                | 3       |
|    mac_muladd_3s_2s_8s_9_4_1_U499                      | 1   |        | sext_ln96_73   | sext      | dsp_slice                | 3       |
|    mac_muladd_3s_2s_8s_9_4_1_U499                      | 1   |        | w_new_20       | add       | dsp_slice                | 3       |
|    select_ln96_20_fu_1572_p3                           |     |        | select_ln96_20 | select    | auto_sel                 | 0       |
|    mac_muladd_3s_2s_8s_9_4_1_U500                      | 1   |        | mul_ln96_21    | mul       | dsp_slice                | 3       |
|    mac_muladd_3s_2s_8s_9_4_1_U500                      | 1   |        | sext_ln96_75   | sext      | dsp_slice                | 3       |
|    mac_muladd_3s_2s_8s_9_4_1_U500                      | 1   |        | w_new_21       | add       | dsp_slice                | 3       |
|    select_ln96_21_fu_1579_p3                           |     |        | select_ln96_21 | select    | auto_sel                 | 0       |
|    mac_muladd_3s_2s_8s_9_4_1_U501                      | 1   |        | mul_ln96_22    | mul       | dsp_slice                | 3       |
|    mac_muladd_3s_2s_8s_9_4_1_U501                      | 1   |        | sext_ln96_77   | sext      | dsp_slice                | 3       |
|    mac_muladd_3s_2s_8s_9_4_1_U501                      | 1   |        | w_new_22       | add       | dsp_slice                | 3       |
|    select_ln96_22_fu_1586_p3                           |     |        | select_ln96_22 | select    | auto_sel                 | 0       |
|    mac_muladd_3s_2s_8s_9_4_1_U502                      | 1   |        | mul_ln96_23    | mul       | dsp_slice                | 3       |
|    mac_muladd_3s_2s_8s_9_4_1_U502                      | 1   |        | sext_ln96_79   | sext      | dsp_slice                | 3       |
|    mac_muladd_3s_2s_8s_9_4_1_U502                      | 1   |        | w_new_23       | add       | dsp_slice                | 3       |
|    select_ln96_23_fu_1593_p3                           |     |        | select_ln96_23 | select    | auto_sel                 | 0       |
|    mac_muladd_3s_2s_8s_9_4_1_U503                      | 1   |        | mul_ln96_24    | mul       | dsp_slice                | 3       |
|    mac_muladd_3s_2s_8s_9_4_1_U503                      | 1   |        | sext_ln96_81   | sext      | dsp_slice                | 3       |
|    mac_muladd_3s_2s_8s_9_4_1_U503                      | 1   |        | w_new_24       | add       | dsp_slice                | 3       |
|    select_ln96_24_fu_1600_p3                           |     |        | select_ln96_24 | select    | auto_sel                 | 0       |
|    mac_muladd_3s_2s_8s_9_4_1_U504                      | 1   |        | mul_ln96_25    | mul       | dsp_slice                | 3       |
|    mac_muladd_3s_2s_8s_9_4_1_U504                      | 1   |        | sext_ln96_83   | sext      | dsp_slice                | 3       |
|    mac_muladd_3s_2s_8s_9_4_1_U504                      | 1   |        | w_new_25       | add       | dsp_slice                | 3       |
|    select_ln96_25_fu_1607_p3                           |     |        | select_ln96_25 | select    | auto_sel                 | 0       |
|    mac_muladd_3s_2s_8s_9_4_1_U505                      | 1   |        | mul_ln96_26    | mul       | dsp_slice                | 3       |
|    mac_muladd_3s_2s_8s_9_4_1_U505                      | 1   |        | sext_ln96_85   | sext      | dsp_slice                | 3       |
|    mac_muladd_3s_2s_8s_9_4_1_U505                      | 1   |        | w_new_26       | add       | dsp_slice                | 3       |
|    select_ln96_26_fu_1614_p3                           |     |        | select_ln96_26 | select    | auto_sel                 | 0       |
|    mac_muladd_3s_2s_8s_9_4_1_U506                      | 1   |        | mul_ln96_27    | mul       | dsp_slice                | 3       |
|    mac_muladd_3s_2s_8s_9_4_1_U506                      | 1   |        | sext_ln96_87   | sext      | dsp_slice                | 3       |
|    mac_muladd_3s_2s_8s_9_4_1_U506                      | 1   |        | w_new_27       | add       | dsp_slice                | 3       |
|    select_ln96_27_fu_1621_p3                           |     |        | select_ln96_27 | select    | auto_sel                 | 0       |
|    mac_muladd_3s_2s_8s_9_4_1_U507                      | 1   |        | mul_ln96_28    | mul       | dsp_slice                | 3       |
|    mac_muladd_3s_2s_8s_9_4_1_U507                      | 1   |        | sext_ln96_89   | sext      | dsp_slice                | 3       |
|    mac_muladd_3s_2s_8s_9_4_1_U507                      | 1   |        | w_new_28       | add       | dsp_slice                | 3       |
|    select_ln96_28_fu_1628_p3                           |     |        | select_ln96_28 | select    | auto_sel                 | 0       |
|    mac_muladd_3s_2s_8s_9_4_1_U508                      | 1   |        | mul_ln96_29    | mul       | dsp_slice                | 3       |
|    mac_muladd_3s_2s_8s_9_4_1_U508                      | 1   |        | sext_ln96_91   | sext      | dsp_slice                | 3       |
|    mac_muladd_3s_2s_8s_9_4_1_U508                      | 1   |        | w_new_29       | add       | dsp_slice                | 3       |
|    select_ln96_29_fu_1635_p3                           |     |        | select_ln96_29 | select    | auto_sel                 | 0       |
|    mac_muladd_3s_2s_8s_9_4_1_U509                      | 1   |        | mul_ln96_30    | mul       | dsp_slice                | 3       |
|    mac_muladd_3s_2s_8s_9_4_1_U509                      | 1   |        | sext_ln96_93   | sext      | dsp_slice                | 3       |
|    mac_muladd_3s_2s_8s_9_4_1_U509                      | 1   |        | w_new_30       | add       | dsp_slice                | 3       |
|    select_ln96_30_fu_1642_p3                           |     |        | select_ln96_30 | select    | auto_sel                 | 0       |
|    mac_muladd_3s_2s_8s_9_4_1_U510                      | 1   |        | mul_ln96_31    | mul       | dsp_slice                | 3       |
|    mac_muladd_3s_2s_8s_9_4_1_U510                      | 1   |        | sext_ln96_95   | sext      | dsp_slice                | 3       |
|    mac_muladd_3s_2s_8s_9_4_1_U510                      | 1   |        | w_new_31       | add       | dsp_slice                | 3       |
|    select_ln92_fu_1649_p3                              |     |        | select_ln92    | select    | auto_sel                 | 0       |
+--------------------------------------------------------+-----+--------+----------------+-----------+--------------------------+---------+


================================================================
== Storage Report
================================================================
+-------------------+-----------+-----------+------+------+--------+----------+------+---------+------------------+
| Name              | Usage     | Type      | BRAM | URAM | Pragma | Variable | Impl | Latency | Bitwidth, Depth, |
|                   |           |           |      |      |        |          |      |         | Banks            |
+-------------------+-----------+-----------+------+------+--------+----------+------+---------+------------------+
| + train_step      |           |           | 3    | 0    |        |          |      |         |                  |
|   CTRL_s_axi_U    | interface | s_axilite |      |      |        |          |      |         |                  |
|   control_s_axi_U | interface | s_axilite |      |      |        |          |      |         |                  |
|   WEIGHTS_m_axi_U | interface | m_axi     | 3    |      |        |          |      |         |                  |
+-------------------+-----------+-----------+------+------+--------+----------+------+---------+------------------+


================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+-----------------+-------------------------------------------------------------------+-----------------------------------------------------+
| Type            | Options                                                           | Location                                            |
+-----------------+-------------------------------------------------------------------+-----------------------------------------------------+
| unroll          |                                                                   | ../src/forward_fw.cpp:23 in computegoodness         |
| unroll          |                                                                   | ../src/forward_fw.cpp:40 in forwardhidden           |
| unroll          |                                                                   | ../src/forward_fw.cpp:57 in forwardoutput           |
| unroll          |                                                                   | ../src/forward_fw.cpp:95 in updateoutput            |
| interface       | m_axi port=W1 offset=slave bundle=WEIGHTS depth=N_HIDDEN*N_INPUT  | ../src/forward_fw.cpp:115 in train_step, W1         |
| interface       | m_axi port=W2 offset=slave bundle=WEIGHTS depth=N_OUTPUT*N_HIDDEN | ../src/forward_fw.cpp:116 in train_step, W2         |
| interface       | s_axilite port=sample_idx bundle=CTRL                             | ../src/forward_fw.cpp:121 in train_step, sample_idx |
| interface       | s_axilite port=return bundle=CTRL                                 | ../src/forward_fw.cpp:122 in train_step, return     |
| array_partition | variable=in_pos complete                                          | ../src/forward_fw.cpp:126 in train_step, in_pos     |
| array_partition | variable=in_neg complete                                          | ../src/forward_fw.cpp:127 in train_step, in_neg     |
| unroll          |                                                                   | ../src/forward_fw.cpp:130 in train_step             |
| array_partition | variable=hidden_pos complete                                      | ../src/forward_fw.cpp:138 in train_step, hidden_pos |
| array_partition | variable=hidden_neg complete                                      | ../src/forward_fw.cpp:139 in train_step, hidden_neg |
| array_partition | variable=out_pos complete                                         | ../src/forward_fw.cpp:140 in train_step, out_pos    |
| array_partition | variable=out_neg complete                                         | ../src/forward_fw.cpp:141 in train_step, out_neg    |
+-----------------+-------------------------------------------------------------------+-----------------------------------------------------+


