<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p3812" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_3812{left:69px;bottom:68px;letter-spacing:0.12px;}
#t2_3812{left:117px;bottom:68px;letter-spacing:0.1px;}
#t3_3812{left:69px;bottom:1141px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t4_3812{left:69px;bottom:1086px;letter-spacing:0.13px;}
#t5_3812{left:155px;bottom:1086px;letter-spacing:0.12px;word-spacing:0.03px;}
#t6_3812{left:69px;bottom:1062px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#t7_3812{left:69px;bottom:1045px;letter-spacing:-0.14px;word-spacing:-0.84px;}
#t8_3812{left:69px;bottom:1028px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t9_3812{left:69px;bottom:970px;letter-spacing:0.13px;}
#ta_3812{left:151px;bottom:970px;letter-spacing:0.15px;word-spacing:0.01px;}
#tb_3812{left:69px;bottom:946px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#tc_3812{left:69px;bottom:929px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#td_3812{left:69px;bottom:912px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#te_3812{left:69px;bottom:895px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#tf_3812{left:69px;bottom:878px;letter-spacing:-0.14px;word-spacing:-0.58px;}
#tg_3812{left:69px;bottom:862px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#th_3812{left:69px;bottom:837px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#ti_3812{left:69px;bottom:811px;}
#tj_3812{left:95px;bottom:814px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#tk_3812{left:95px;bottom:797px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tl_3812{left:69px;bottom:771px;}
#tm_3812{left:95px;bottom:774px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#tn_3812{left:95px;bottom:758px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#to_3812{left:69px;bottom:731px;}
#tp_3812{left:95px;bottom:735px;letter-spacing:-0.14px;word-spacing:-0.5px;}
#tq_3812{left:69px;bottom:708px;}
#tr_3812{left:95px;bottom:712px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#ts_3812{left:95px;bottom:695px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tt_3812{left:69px;bottom:669px;}
#tu_3812{left:95px;bottom:672px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tv_3812{left:69px;bottom:646px;}
#tw_3812{left:95px;bottom:649px;letter-spacing:-0.15px;word-spacing:-0.49px;}
#tx_3812{left:69px;bottom:623px;}
#ty_3812{left:95px;bottom:626px;letter-spacing:-0.14px;word-spacing:-0.94px;}
#tz_3812{left:95px;bottom:609px;letter-spacing:-0.16px;word-spacing:-0.47px;}
#t10_3812{left:69px;bottom:583px;}
#t11_3812{left:95px;bottom:587px;letter-spacing:-0.15px;word-spacing:-1.06px;}
#t12_3812{left:95px;bottom:570px;letter-spacing:-0.14px;}
#t13_3812{left:69px;bottom:543px;}
#t14_3812{left:95px;bottom:547px;letter-spacing:-0.14px;word-spacing:-0.7px;}
#t15_3812{left:95px;bottom:530px;letter-spacing:-0.15px;word-spacing:-0.41px;}
#t16_3812{left:69px;bottom:506px;letter-spacing:-0.15px;word-spacing:-0.93px;}
#t17_3812{left:69px;bottom:489px;letter-spacing:-0.17px;word-spacing:-0.44px;}
#t18_3812{left:733px;bottom:489px;letter-spacing:-0.14px;}
#t19_3812{left:69px;bottom:472px;letter-spacing:-0.15px;}
#t1a_3812{left:191px;bottom:421px;letter-spacing:0.12px;word-spacing:0.02px;}
#t1b_3812{left:286px;bottom:421px;letter-spacing:0.14px;word-spacing:-0.03px;}
#t1c_3812{left:270px;bottom:403px;letter-spacing:0.12px;word-spacing:0.01px;}
#t1d_3812{left:187px;bottom:380px;letter-spacing:-0.14px;}
#t1e_3812{left:449px;bottom:380px;letter-spacing:-0.13px;}
#t1f_3812{left:698px;bottom:380px;letter-spacing:-0.15px;}
#t1g_3812{left:76px;bottom:356px;letter-spacing:-0.19px;}
#t1h_3812{left:252px;bottom:356px;letter-spacing:-0.15px;}
#t1i_3812{left:299px;bottom:356px;letter-spacing:-0.13px;}
#t1j_3812{left:359px;bottom:356px;letter-spacing:-0.17px;}
#t1k_3812{left:524px;bottom:356px;letter-spacing:-0.13px;}
#t1l_3812{left:583px;bottom:356px;letter-spacing:-0.17px;}
#t1m_3812{left:744px;bottom:356px;letter-spacing:-0.15px;}
#t1n_3812{left:787px;bottom:356px;letter-spacing:-0.13px;}
#t1o_3812{left:76px;bottom:331px;letter-spacing:-0.16px;}
#t1p_3812{left:252px;bottom:331px;}
#t1q_3812{left:299px;bottom:331px;letter-spacing:-0.16px;}
#t1r_3812{left:359px;bottom:331px;letter-spacing:-0.15px;}
#t1s_3812{left:524px;bottom:331px;letter-spacing:-0.16px;}
#t1t_3812{left:583px;bottom:331px;letter-spacing:-0.15px;}
#t1u_3812{left:583px;bottom:318px;letter-spacing:-0.14px;}
#t1v_3812{left:583px;bottom:304px;letter-spacing:-0.15px;}
#t1w_3812{left:583px;bottom:290px;letter-spacing:-0.15px;}
#t1x_3812{left:583px;bottom:276px;letter-spacing:-0.15px;}
#t1y_3812{left:583px;bottom:263px;letter-spacing:-0.14px;}
#t1z_3812{left:583px;bottom:249px;letter-spacing:-0.14px;}
#t20_3812{left:583px;bottom:235px;letter-spacing:-0.14px;}
#t21_3812{left:744px;bottom:331px;}
#t22_3812{left:744px;bottom:318px;}
#t23_3812{left:744px;bottom:304px;}
#t24_3812{left:744px;bottom:290px;}
#t25_3812{left:744px;bottom:276px;}
#t26_3812{left:744px;bottom:263px;}
#t27_3812{left:744px;bottom:249px;}
#t28_3812{left:744px;bottom:235px;}
#t29_3812{left:787px;bottom:331px;letter-spacing:-0.15px;}
#t2a_3812{left:787px;bottom:318px;letter-spacing:-0.15px;}
#t2b_3812{left:787px;bottom:304px;letter-spacing:-0.13px;}
#t2c_3812{left:787px;bottom:290px;letter-spacing:-0.14px;}
#t2d_3812{left:787px;bottom:276px;letter-spacing:-0.15px;}
#t2e_3812{left:787px;bottom:263px;letter-spacing:-0.15px;}
#t2f_3812{left:787px;bottom:249px;letter-spacing:-0.15px;}
#t2g_3812{left:787px;bottom:235px;letter-spacing:-0.15px;}

.s1_3812{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_3812{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_3812{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s4_3812{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s5_3812{font-size:18px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s6_3812{font-size:21px;font-family:TimesNewRoman_b5y;color:#000;}
.s7_3812{font-size:14px;font-family:Verdana_b5t;color:#0860A8;}
.s8_3812{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
.s9_3812{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts3812" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_b5y;
	src: url("fonts/TimesNewRoman_b5y.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg3812Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg3812" style="-webkit-user-select: none;"><object width="935" height="1210" data="3812/3812.svg" type="image/svg+xml" id="pdf3812" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_3812" class="t s1_3812">20-104 </span><span id="t2_3812" class="t s1_3812">Vol. 3B </span>
<span id="t3_3812" class="t s2_3812">PERFORMANCE MONITORING </span>
<span id="t4_3812" class="t s3_3812">20.6.2.4.4 </span><span id="t5_3812" class="t s3_3812">Re-configuring PEBS Facilities </span>
<span id="t6_3812" class="t s4_3812">When software needs to reconfigure PEBS facilities, it should allow a quiescent period between stopping the prior </span>
<span id="t7_3812" class="t s4_3812">event counting and setting up a new PEBS event. The quiescent period is to allow any latent residual PEBS records </span>
<span id="t8_3812" class="t s4_3812">to complete its capture at their previously specified buffer address (provided by IA32_DS_AREA). </span>
<span id="t9_3812" class="t s5_3812">20.6.3 </span><span id="ta_3812" class="t s5_3812">Performance Monitoring (Processors Based on Intel NetBurst® Microarchitecture) </span>
<span id="tb_3812" class="t s4_3812">The performance monitoring mechanism provided in processors based on Intel NetBurst microarchitecture is </span>
<span id="tc_3812" class="t s4_3812">different from that provided in the P6 family and Pentium processors. While the general concept of selecting, </span>
<span id="td_3812" class="t s4_3812">filtering, counting, and reading performance events through the WRMSR, RDMSR, and RDPMC instructions is </span>
<span id="te_3812" class="t s4_3812">unchanged, the setup mechanism and MSR layouts are incompatible with the P6 family and Pentium processor </span>
<span id="tf_3812" class="t s4_3812">mechanisms. Also, the RDPMC instruction has been extended to support faster reading of counters and to read all </span>
<span id="tg_3812" class="t s4_3812">performance counters available in processors based on Intel NetBurst microarchitecture. </span>
<span id="th_3812" class="t s4_3812">The event monitoring mechanism consists of the following facilities: </span>
<span id="ti_3812" class="t s6_3812">• </span><span id="tj_3812" class="t s4_3812">The IA32_MISC_ENABLE MSR, which indicates the availability in an Intel 64 or IA-32 processor of the </span>
<span id="tk_3812" class="t s4_3812">performance monitoring and processor event-based sampling (PEBS) facilities. </span>
<span id="tl_3812" class="t s6_3812">• </span><span id="tm_3812" class="t s4_3812">Event selection control (ESCR) MSRs for selecting events to be monitored with specific performance counters. </span>
<span id="tn_3812" class="t s4_3812">The number available differs by family and model (43 to 45). </span>
<span id="to_3812" class="t s6_3812">• </span><span id="tp_3812" class="t s4_3812">18 performance counter MSRs for counting events. </span>
<span id="tq_3812" class="t s6_3812">• </span><span id="tr_3812" class="t s4_3812">18 counter configuration control (CCCR) MSRs, with one CCCR associated with each performance counter. </span>
<span id="ts_3812" class="t s4_3812">CCCRs sets up an associated performance counter for a specific method of counting. </span>
<span id="tt_3812" class="t s6_3812">• </span><span id="tu_3812" class="t s4_3812">A debug store (DS) save area in memory for storing PEBS records. </span>
<span id="tv_3812" class="t s6_3812">• </span><span id="tw_3812" class="t s4_3812">The IA32_DS_AREA MSR, which establishes the location of the DS save area. </span>
<span id="tx_3812" class="t s6_3812">• </span><span id="ty_3812" class="t s4_3812">The debug store (DS) feature flag (bit 21) returned by the CPUID instruction, which indicates the availability of </span>
<span id="tz_3812" class="t s4_3812">the DS mechanism. </span>
<span id="t10_3812" class="t s6_3812">• </span><span id="t11_3812" class="t s4_3812">The MSR_PEBS_ENABLE MSR, which enables the PEBS facilities and replay tagging used in at-retirement event </span>
<span id="t12_3812" class="t s4_3812">counting. </span>
<span id="t13_3812" class="t s6_3812">• </span><span id="t14_3812" class="t s4_3812">A set of predefined events and event metrics that simplify the setting up of the performance counters to count </span>
<span id="t15_3812" class="t s4_3812">specific events. </span>
<span id="t16_3812" class="t s4_3812">Table 20-86 lists the performance counters and their associated CCCRs, along with the ESCRs that select events to </span>
<span id="t17_3812" class="t s4_3812">be counted for each performance counter. Predefined event metrics and events can be found at: </span><span id="t18_3812" class="t s7_3812">https://perfmon- </span>
<span id="t19_3812" class="t s7_3812">events.intel.com/. </span>
<span id="t1a_3812" class="t s3_3812">Table 20-86. </span><span id="t1b_3812" class="t s3_3812">Performance Counter MSRs and Associated CCCR and ESCR MSRs </span>
<span id="t1c_3812" class="t s3_3812">(Processors Based on Intel NetBurst Microarchitecture) </span>
<span id="t1d_3812" class="t s8_3812">Counter </span><span id="t1e_3812" class="t s8_3812">CCCR </span><span id="t1f_3812" class="t s8_3812">ESCR </span>
<span id="t1g_3812" class="t s8_3812">Name </span><span id="t1h_3812" class="t s8_3812">No. </span><span id="t1i_3812" class="t s8_3812">Addr </span><span id="t1j_3812" class="t s8_3812">Name </span><span id="t1k_3812" class="t s8_3812">Addr </span><span id="t1l_3812" class="t s8_3812">Name </span><span id="t1m_3812" class="t s8_3812">No. </span><span id="t1n_3812" class="t s8_3812">Addr </span>
<span id="t1o_3812" class="t s9_3812">MSR_BPU_COUNTER0 </span><span id="t1p_3812" class="t s9_3812">0 </span><span id="t1q_3812" class="t s9_3812">300H </span><span id="t1r_3812" class="t s9_3812">MSR_BPU_CCCR0 </span><span id="t1s_3812" class="t s9_3812">360H </span><span id="t1t_3812" class="t s9_3812">MSR_BSU_ESCR0 </span>
<span id="t1u_3812" class="t s9_3812">MSR_FSB_ESCR0 </span>
<span id="t1v_3812" class="t s9_3812">MSR_MOB_ESCR0 </span>
<span id="t1w_3812" class="t s9_3812">MSR_PMH_ESCR0 </span>
<span id="t1x_3812" class="t s9_3812">MSR_BPU_ESCR0 </span>
<span id="t1y_3812" class="t s9_3812">MSR_IS_ESCR0 </span>
<span id="t1z_3812" class="t s9_3812">MSR_ITLB_ESCR0 </span>
<span id="t20_3812" class="t s9_3812">MSR_IX_ESCR0 </span>
<span id="t21_3812" class="t s9_3812">7 </span>
<span id="t22_3812" class="t s9_3812">6 </span>
<span id="t23_3812" class="t s9_3812">2 </span>
<span id="t24_3812" class="t s9_3812">4 </span>
<span id="t25_3812" class="t s9_3812">0 </span>
<span id="t26_3812" class="t s9_3812">1 </span>
<span id="t27_3812" class="t s9_3812">3 </span>
<span id="t28_3812" class="t s9_3812">5 </span>
<span id="t29_3812" class="t s9_3812">3A0H </span>
<span id="t2a_3812" class="t s9_3812">3A2H </span>
<span id="t2b_3812" class="t s9_3812">3AAH </span>
<span id="t2c_3812" class="t s9_3812">3ACH </span>
<span id="t2d_3812" class="t s9_3812">3B2H </span>
<span id="t2e_3812" class="t s9_3812">3B4H </span>
<span id="t2f_3812" class="t s9_3812">3B6H </span>
<span id="t2g_3812" class="t s9_3812">3C8H </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
