INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/robin/Documents/GitHub/Studywork/Vivado_receiver/Vivado_receiver.srcs/sim_1/new/Testbench_synchronisation.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Testbench_synchronisation'
