# NYU-6463-RV321
Implementation of a subset of the open source RISCV architecture on an FPGA to create a functional CPU

# Group Members
  Dajr Alfred:        <b>dva240<b/><br>
  Artem Shlepchenko:  as14836<br>
  Shubham Shandilya:  ss15590<br>
