
*** Running xst
    with args -ifn "mojo_top_0.xst" -ofn "mojo_top_0.srp" -intstyle ise

Reading design: mojo_top_0.prj

=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:/Users/Owner/Documents/GitHub/Mojo/1D_8bit_ALU/work/planAhead/1D_8bit_ALU/1D_8bit_ALU.srcs/sources_1/imports/verilog/shift8_3.v" into library work
Parsing module <shift8_3>.
Analyzing Verilog file "C:/Users/Owner/Documents/GitHub/Mojo/1D_8bit_ALU/work/planAhead/1D_8bit_ALU/1D_8bit_ALU.srcs/sources_1/imports/verilog/reset_conditioner_5.v" into library work
Parsing module <reset_conditioner_5>.
Analyzing Verilog file "C:/Users/Owner/Documents/GitHub/Mojo/1D_8bit_ALU/work/planAhead/1D_8bit_ALU/1D_8bit_ALU.srcs/sources_1/imports/verilog/cmp8_4.v" into library work
Parsing module <cmp8_4>.
Analyzing Verilog file "C:/Users/Owner/Documents/GitHub/Mojo/1D_8bit_ALU/work/planAhead/1D_8bit_ALU/1D_8bit_ALU.srcs/sources_1/imports/verilog/bool8_2.v" into library work
Parsing module <bool8_2>.
Analyzing Verilog file "C:/Users/Owner/Documents/GitHub/Mojo/1D_8bit_ALU/work/planAhead/1D_8bit_ALU/1D_8bit_ALU.srcs/sources_1/imports/verilog/adder8_1.v" into library work
Parsing module <adder8_1>.
Analyzing Verilog file "C:/Users/Owner/Documents/GitHub/Mojo/1D_8bit_ALU/work/planAhead/1D_8bit_ALU/1D_8bit_ALU.srcs/sources_1/imports/verilog/mojo_top_0.v" into library work
Parsing module <mojo_top_0>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <mojo_top_0>.

Elaborating module <adder8_1>.

Elaborating module <bool8_2>.
WARNING:HDLCompiler:295 - "C:/Users/Owner/Documents/GitHub/Mojo/1D_8bit_ALU/work/planAhead/1D_8bit_ALU/1D_8bit_ALU.srcs/sources_1/imports/verilog/bool8_2.v" Line 26: case condition never applies
WARNING:HDLCompiler:295 - "C:/Users/Owner/Documents/GitHub/Mojo/1D_8bit_ALU/work/planAhead/1D_8bit_ALU/1D_8bit_ALU.srcs/sources_1/imports/verilog/bool8_2.v" Line 29: case condition never applies

Elaborating module <shift8_3>.
WARNING:HDLCompiler:295 - "C:/Users/Owner/Documents/GitHub/Mojo/1D_8bit_ALU/work/planAhead/1D_8bit_ALU/1D_8bit_ALU.srcs/sources_1/imports/verilog/shift8_3.v" Line 25: case condition never applies

Elaborating module <cmp8_4>.
WARNING:HDLCompiler:295 - "C:/Users/Owner/Documents/GitHub/Mojo/1D_8bit_ALU/work/planAhead/1D_8bit_ALU/1D_8bit_ALU.srcs/sources_1/imports/verilog/cmp8_4.v" Line 23: case condition never applies
WARNING:HDLCompiler:295 - "C:/Users/Owner/Documents/GitHub/Mojo/1D_8bit_ALU/work/planAhead/1D_8bit_ALU/1D_8bit_ALU.srcs/sources_1/imports/verilog/cmp8_4.v" Line 26: case condition never applies

Elaborating module <reset_conditioner_5>.
WARNING:HDLCompiler:295 - "C:/Users/Owner/Documents/GitHub/Mojo/1D_8bit_ALU/work/planAhead/1D_8bit_ALU/1D_8bit_ALU.srcs/sources_1/imports/verilog/mojo_top_0.v" Line 119: case condition never applies
WARNING:HDLCompiler:295 - "C:/Users/Owner/Documents/GitHub/Mojo/1D_8bit_ALU/work/planAhead/1D_8bit_ALU/1D_8bit_ALU.srcs/sources_1/imports/verilog/mojo_top_0.v" Line 122: case condition never applies
WARNING:HDLCompiler:1127 - "C:/Users/Owner/Documents/GitHub/Mojo/1D_8bit_ALU/work/planAhead/1D_8bit_ALU/1D_8bit_ALU.srcs/sources_1/imports/verilog/mojo_top_0.v" Line 87: Assignment to rst ignored, since the identifier is never used
WARNING:Xst:2972 - "C:/Users/Owner/Documents/GitHub/Mojo/1D_8bit_ALU/work/planAhead/1D_8bit_ALU/1D_8bit_ALU.srcs/sources_1/imports/verilog/mojo_top_0.v" line 61. All outputs of instance <shift> of block <shift8_3> are unconnected in block <mojo_top_0>. Underlying logic will be removed.
WARNING:Xst:2972 - "C:/Users/Owner/Documents/GitHub/Mojo/1D_8bit_ALU/work/planAhead/1D_8bit_ALU/1D_8bit_ALU.srcs/sources_1/imports/verilog/mojo_top_0.v" line 72. All outputs of instance <cmp> of block <cmp8_4> are unconnected in block <mojo_top_0>. Underlying logic will be removed.
WARNING:Xst:2972 - "C:/Users/Owner/Documents/GitHub/Mojo/1D_8bit_ALU/work/planAhead/1D_8bit_ALU/1D_8bit_ALU.srcs/sources_1/imports/verilog/mojo_top_0.v" line 81. All outputs of instance <reset_cond> of block <reset_conditioner_5> are unconnected in block <mojo_top_0>. Underlying logic will be removed.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <mojo_top_0>.
    Related source file is "C:/Users/Owner/Documents/GitHub/Mojo/1D_8bit_ALU/work/planAhead/1D_8bit_ALU/1D_8bit_ALU.srcs/sources_1/imports/verilog/mojo_top_0.v".
WARNING:Xst:647 - Input <io_button> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <io_dip<23:22>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cclk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <spi_ss> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <spi_mosi> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <spi_sck> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <avr_tx> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <avr_rx_busy> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "C:/Users/Owner/Documents/GitHub/Mojo/1D_8bit_ALU/work/planAhead/1D_8bit_ALU/1D_8bit_ALU.srcs/sources_1/imports/verilog/mojo_top_0.v" line 61: Output port <z> of the instance <shift> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Users/Owner/Documents/GitHub/Mojo/1D_8bit_ALU/work/planAhead/1D_8bit_ALU/1D_8bit_ALU.srcs/sources_1/imports/verilog/mojo_top_0.v" line 72: Output port <cmp> of the instance <cmp> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Users/Owner/Documents/GitHub/Mojo/1D_8bit_ALU/work/planAhead/1D_8bit_ALU/1D_8bit_ALU.srcs/sources_1/imports/verilog/mojo_top_0.v" line 81: Output port <out> of the instance <reset_cond> is unconnected or connected to loadless signal.
    Found 1-bit tristate buffer for signal <spi_miso> created at line 87
    Found 1-bit tristate buffer for signal <spi_channel<3>> created at line 87
    Found 1-bit tristate buffer for signal <spi_channel<2>> created at line 87
    Found 1-bit tristate buffer for signal <spi_channel<1>> created at line 87
    Found 1-bit tristate buffer for signal <spi_channel<0>> created at line 87
    Found 1-bit tristate buffer for signal <avr_rx> created at line 87
    Summary:
	inferred   6 Tristate(s).
Unit <mojo_top_0> synthesized.

Synthesizing Unit <adder8_1>.
    Related source file is "C:/Users/Owner/Documents/GitHub/Mojo/1D_8bit_ALU/work/planAhead/1D_8bit_ALU/1D_8bit_ALU.srcs/sources_1/imports/verilog/adder8_1.v".
WARNING:Xst:647 - Input <alufn<5:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 8-bit subtractor for signal <a[7]_b[7]_sub_2_OUT> created at line 24.
    Found 8-bit adder for signal <a[7]_b[7]_add_0_OUT> created at line 21.
    Summary:
	inferred   2 Adder/Subtractor(s).
Unit <adder8_1> synthesized.

Synthesizing Unit <bool8_2>.
    Related source file is "C:/Users/Owner/Documents/GitHub/Mojo/1D_8bit_ALU/work/planAhead/1D_8bit_ALU/1D_8bit_ALU.srcs/sources_1/imports/verilog/bool8_2.v".
WARNING:Xst:647 - Input <alufn<5:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <bool8_2> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 2
 8-bit adder                                           : 1
 8-bit subtractor                                      : 1
# Tristates                                            : 6
 1-bit tristate buffer                                 : 6

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 2
 8-bit adder                                           : 1
 8-bit subtractor                                      : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <mojo_top_0> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 0) on block mojo_top_0, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Found no macro
=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Clock Information:
------------------
No clock signals found in this design

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: No path found
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: No path found
   Maximum combinational path delay: 8.791ns

=========================================================================
