# zsim stats
===
root: # Stats
 contention: # Contention simulation stats
  domain-0: # Domain stats
   time: 756917587 # Weave simulation time
 time: # Simulator time breakdown
  init: 73607408690525
  bound: 64125076321
  weave: 18953782995
  ff: 0
 trigger: 20000 # Reason for this stats dump
 phase: 7851 # Simulated phases
 westmere: # Core stats
  westmere-0: # Core stats
   cycles: 78510574 # Simulated unhalted cycles
   cCycles: 7538990 # Cycles due to contention stalls
   instrs: 100010080 # Simulated instructions
   uops: 132226757 # Retired micro-ops
   bbls: 1458088 # Basic blocks
   approxInstrs: 967646 # Instrs with approx uop decoding
   mispredBranches: 1057 # Mispredicted branches
   condBranches: 120272 # conditional branches
 l1i: # Cache stats
  l1i-0: # Filter cache stats
   fhGETS: 6774044 # Filtered GETS hits
   fhGETX: 0 # Filtered GETX hits
   hGETS: 4033274 # GETS hits
   hGETX: 0 # GETX hits
   mGETS: 701 # GETS misses
   mGETXIM: 0 # GETX I->M misses
   mGETXSM: 0 # GETX S->M misses (upgrade misses)
   PUTS: 0 # Clean evictions (from lower level)
   PUTX: 0 # Dirty evictions (from lower level)
   INV: 459 # Invalidates (from upper level)
   INVX: 0 # Downgrades (from upper level)
   FWD: 0 # Forwards (from upper level)
   latGETnl: 85844 # GET request latency on next level
   latGETnet: 0 # GET request latency on network to next level
 l1d: # Cache stats
  l1d-0: # Filter cache stats
   fhGETS: 37141444 # Filtered GETS hits
   fhGETX: 9740531 # Filtered GETX hits
   hGETS: 5063176 # GETS hits
   hGETX: 1468760 # GETX hits
   mGETS: 619021 # GETS misses
   mGETXIM: 140176 # GETX I->M misses
   mGETXSM: 0 # GETX S->M misses (upgrade misses)
   PUTS: 0 # Clean evictions (from lower level)
   PUTX: 0 # Dirty evictions (from lower level)
   INV: 27319 # Invalidates (from upper level)
   INVX: 0 # Downgrades (from upper level)
   FWD: 0 # Forwards (from upper level)
   latGETnl: 52787822 # GET request latency on next level
   latGETnet: 0 # GET request latency on network to next level
 l2: # Cache stats
  l2-0: # Cache stats
   hGETS: 249440 # GETS hits
   hGETX: 4 # GETX hits
   mGETS: 370282 # GETS misses
   mGETXIM: 140172 # GETX I->M misses
   mGETXSM: 0 # GETX S->M misses (upgrade misses)
   PUTS: 595671 # Clean evictions (from lower level)
   PUTX: 135695 # Dirty evictions (from lower level)
   INV: 66058 # Invalidates (from upper level)
   INVX: 0 # Downgrades (from upper level)
   FWD: 0 # Forwards (from upper level)
   latGETnl: 45274686 # GET request latency on next level
   latGETnet: 0 # GET request latency on network to next level
 l3: # Cache stats
  l3-0: # Cache stats
   hGETS: 106015 # GETS hits
   hGETX: 37508 # GETX hits
   mGETS: 264267 # GETS misses
   mGETXIM: 102664 # GETX I->M misses
   mGETXSM: 0 # GETX S->M misses (upgrade misses)
   PUTS: 318444 # Clean evictions (from lower level)
   PUTX: 121916 # Dirty evictions (from lower level)
   INV: 0 # Invalidates (from upper level)
   INVX: 0 # Downgrades (from upper level)
   FWD: 0 # Forwards (from upper level)
   latGETnl: 33023790 # GET request latency on next level
   latGETnet: 0 # GET request latency on network to next level
 mem: # Memory controller stats
  mem-0: # Memory controller stats
   rd: 91861 # Read requests
   wr: 26241 # Write requests
   rdlat: 13799905 # Total latency experienced by read requests
   wrlat: 4616409 # Total latency experienced by write requests
   rdhits: 7 # Read row hits
   wrhits: 44 # Write row hits
   mlh: # latency histogram for memory requests
    0: 0
    1: 0
    2: 0
    3: 0
    4: 0
    5: 0
    6: 0
    7: 0
    8: 0
    9: 0
    10: 0
    11: 0
    12: 0
    13: 56240
    14: 13261
    15: 5181
    16: 975
    17: 5092
    18: 2740
    19: 1855
    20: 182
    21: 123
    22: 1417
    23: 97
    24: 209
    25: 2427
    26: 1030
    27: 45
    28: 39
    29: 48
    30: 44
    31: 35
    32: 46
    33: 34
    34: 46
    35: 56
    36: 64
    37: 43
    38: 57
    39: 58
    40: 54
    41: 52
    42: 46
    43: 33
    44: 18
    45: 16
    46: 7
    47: 30
    48: 38
    49: 25
    50: 15
    51: 7
    52: 10
    53: 7
    54: 8
    55: 19
    56: 9
    57: 4
    58: 5
    59: 11
    60: 3
    61: 0
    62: 0
    63: 0
    64: 0
    65: 0
    66: 0
    67: 0
    68: 0
    69: 0
    70: 0
    71: 0
    72: 0
    73: 0
    74: 0
    75: 0
    76: 0
    77: 0
    78: 0
    79: 0
    80: 0
    81: 0
    82: 0
    83: 0
    84: 0
    85: 0
    86: 0
    87: 0
    88: 0
    89: 0
    90: 0
    91: 0
    92: 0
    93: 0
    94: 0
    95: 0
    96: 0
    97: 0
    98: 0
    99: 0
  mem-1: # Memory controller stats
   rd: 91823 # Read requests
   wr: 26169 # Write requests
   rdlat: 13814915 # Total latency experienced by read requests
   wrlat: 4601021 # Total latency experienced by write requests
   rdhits: 3 # Read row hits
   wrhits: 45 # Write row hits
   mlh: # latency histogram for memory requests
    0: 0
    1: 0
    2: 0
    3: 0
    4: 0
    5: 0
    6: 0
    7: 0
    8: 0
    9: 0
    10: 0
    11: 0
    12: 0
    13: 56127
    14: 13204
    15: 5198
    16: 968
    17: 5025
    18: 2762
    19: 1856
    20: 201
    21: 143
    22: 1424
    23: 113
    24: 244
    25: 2375
    26: 1079
    27: 41
    28: 37
    29: 47
    30: 47
    31: 49
    32: 51
    33: 47
    34: 49
    35: 72
    36: 71
    37: 62
    38: 55
    39: 50
    40: 55
    41: 51
    42: 62
    43: 47
    44: 19
    45: 24
    46: 8
    47: 28
    48: 42
    49: 24
    50: 10
    51: 9
    52: 9
    53: 1
    54: 3
    55: 12
    56: 8
    57: 6
    58: 3
    59: 4
    60: 1
    61: 0
    62: 0
    63: 0
    64: 0
    65: 0
    66: 0
    67: 0
    68: 0
    69: 0
    70: 0
    71: 0
    72: 0
    73: 0
    74: 0
    75: 0
    76: 0
    77: 0
    78: 0
    79: 0
    80: 0
    81: 0
    82: 0
    83: 0
    84: 0
    85: 0
    86: 0
    87: 0
    88: 0
    89: 0
    90: 0
    91: 0
    92: 0
    93: 0
    94: 0
    95: 0
    96: 0
    97: 0
    98: 0
    99: 0
  mem-2: # Memory controller stats
   rd: 91589 # Read requests
   wr: 26135 # Write requests
   rdlat: 13788524 # Total latency experienced by read requests
   wrlat: 4583409 # Total latency experienced by write requests
   rdhits: 1 # Read row hits
   wrhits: 38 # Write row hits
   mlh: # latency histogram for memory requests
    0: 0
    1: 0
    2: 0
    3: 0
    4: 0
    5: 0
    6: 0
    7: 0
    8: 0
    9: 0
    10: 0
    11: 0
    12: 0
    13: 55827
    14: 13343
    15: 5288
    16: 993
    17: 4909
    18: 2811
    19: 1779
    20: 186
    21: 123
    22: 1413
    23: 111
    24: 217
    25: 2415
    26: 1044
    27: 47
    28: 48
    29: 42
    30: 40
    31: 35
    32: 41
    33: 46
    34: 58
    35: 56
    36: 60
    37: 68
    38: 70
    39: 55
    40: 65
    41: 40
    42: 59
    43: 46
    44: 20
    45: 18
    46: 12
    47: 41
    48: 36
    49: 29
    50: 14
    51: 12
    52: 13
    53: 4
    54: 4
    55: 19
    56: 11
    57: 5
    58: 5
    59: 7
    60: 4
    61: 0
    62: 0
    63: 0
    64: 0
    65: 0
    66: 0
    67: 0
    68: 0
    69: 0
    70: 0
    71: 0
    72: 0
    73: 0
    74: 0
    75: 0
    76: 0
    77: 0
    78: 0
    79: 0
    80: 0
    81: 0
    82: 0
    83: 0
    84: 0
    85: 0
    86: 0
    87: 0
    88: 0
    89: 0
    90: 0
    91: 0
    92: 0
    93: 0
    94: 0
    95: 0
    96: 0
    97: 0
    98: 0
    99: 0
  mem-3: # Memory controller stats
   rd: 91658 # Read requests
   wr: 26111 # Write requests
   rdlat: 13798664 # Total latency experienced by read requests
   wrlat: 4551313 # Total latency experienced by write requests
   rdhits: 3 # Read row hits
   wrhits: 34 # Write row hits
   mlh: # latency histogram for memory requests
    0: 0
    1: 0
    2: 0
    3: 0
    4: 0
    5: 0
    6: 0
    7: 0
    8: 0
    9: 0
    10: 0
    11: 1
    12: 0
    13: 55912
    14: 13247
    15: 5319
    16: 986
    17: 4894
    18: 2835
    19: 1781
    20: 189
    21: 130
    22: 1410
    23: 109
    24: 223
    25: 2435
    26: 1059
    27: 60
    28: 46
    29: 59
    30: 40
    31: 40
    32: 44
    33: 41
    34: 67
    35: 48
    36: 51
    37: 38
    38: 63
    39: 55
    40: 72
    41: 54
    42: 55
    43: 40
    44: 23
    45: 25
    46: 12
    47: 27
    48: 51
    49: 35
    50: 8
    51: 12
    52: 15
    53: 5
    54: 10
    55: 12
    56: 4
    57: 2
    58: 5
    59: 8
    60: 1
    61: 0
    62: 0
    63: 0
    64: 0
    65: 0
    66: 0
    67: 0
    68: 0
    69: 0
    70: 0
    71: 0
    72: 0
    73: 0
    74: 0
    75: 0
    76: 0
    77: 0
    78: 0
    79: 0
    80: 0
    81: 0
    82: 0
    83: 0
    84: 0
    85: 0
    86: 0
    87: 0
    88: 0
    89: 0
    90: 0
    91: 0
    92: 0
    93: 0
    94: 0
    95: 0
    96: 0
    97: 0
    98: 0
    99: 0
 sched: # Scheduler stats
  thCr: 1 # Threads created
  thFn: 1 # Threads finished
  schedEvs: 1 # Schedule events
  waitEvs: 0 # Wait events
  handoffEvs: 0 # Handoff events
  sleepEvs: 0 # Sleep events
  idlePhases: 0 # Phases with no thread active
  idlePeriods: 0 # Periods with no thread active
  occHist: # Occupancy histogram
   0: 0
   1: 7851
  rqSzHist: # Run queue size histogram
   0: 7851
   1: 0
   2: 0
   3: 0
   4: 0
   5: 0
   6: 0
   7: 0
   8: 0
   9: 0
   10: 0
   11: 0
   12: 0
   13: 0
   14: 0
   15: 0
   16: 0
 procCycles: # Per-process unhalted core cycles
  0: 78510574
  1: 0
  2: 0
  3: 0
  4: 0
  5: 0
  6: 0
  7: 0
  8: 0
  9: 0
  10: 0
  11: 0
  12: 0
  13: 0
  14: 0
  15: 0
  16: 0
  17: 0
  18: 0
  19: 0
  20: 0
  21: 0
  22: 0
  23: 0
  24: 0
  25: 0
  26: 0
  27: 0
  28: 0
  29: 0
  30: 0
  31: 0
  32: 0
  33: 0
  34: 0
  35: 0
  36: 0
  37: 0
  38: 0
  39: 0
  40: 0
  41: 0
  42: 0
  43: 0
  44: 0
  45: 0
  46: 0
  47: 0
  48: 0
  49: 0
  50: 0
  51: 0
  52: 0
  53: 0
  54: 0
  55: 0
  56: 0
  57: 0
  58: 0
  59: 0
  60: 0
  61: 0
  62: 0
  63: 0
 procInstrs: # Per-process instructions
  0: 100010080
  1: 0
  2: 0
  3: 0
  4: 0
  5: 0
  6: 0
  7: 0
  8: 0
  9: 0
  10: 0
  11: 0
  12: 0
  13: 0
  14: 0
  15: 0
  16: 0
  17: 0
  18: 0
  19: 0
  20: 0
  21: 0
  22: 0
  23: 0
  24: 0
  25: 0
  26: 0
  27: 0
  28: 0
  29: 0
  30: 0
  31: 0
  32: 0
  33: 0
  34: 0
  35: 0
  36: 0
  37: 0
  38: 0
  39: 0
  40: 0
  41: 0
  42: 0
  43: 0
  44: 0
  45: 0
  46: 0
  47: 0
  48: 0
  49: 0
  50: 0
  51: 0
  52: 0
  53: 0
  54: 0
  55: 0
  56: 0
  57: 0
  58: 0
  59: 0
  60: 0
  61: 0
  62: 0
  63: 0
 heartbeats: # Per-process heartbeats
  0: 0
  1: 0
  2: 0
  3: 0
  4: 0
  5: 0
  6: 0
  7: 0
  8: 0
  9: 0
  10: 0
  11: 0
  12: 0
  13: 0
  14: 0
  15: 0
  16: 0
  17: 0
  18: 0
  19: 0
  20: 0
  21: 0
  22: 0
  23: 0
  24: 0
  25: 0
  26: 0
  27: 0
  28: 0
  29: 0
  30: 0
  31: 0
  32: 0
  33: 0
  34: 0
  35: 0
  36: 0
  37: 0
  38: 0
  39: 0
  40: 0
  41: 0
  42: 0
  43: 0
  44: 0
  45: 0
  46: 0
  47: 0
  48: 0
  49: 0
  50: 0
  51: 0
  52: 0
  53: 0
  54: 0
  55: 0
  56: 0
  57: 0
  58: 0
  59: 0
  60: 0
  61: 0
  62: 0
  63: 0
===
