hcompute_input_glb_stencil() {
// _input_host_stencil_1 added as input _input_host_stencil_1
// connected _input_host_stencil_1 to the output port
}

hcompute_input_glb_stencil_1() {
// _input_host_stencil_2 added as input _input_host_stencil_2
// connected _input_host_stencil_2 to the output port
}

hcompute_input_glb_stencil_2() {
// _input_host_stencil_3 added as input _input_host_stencil_3
// connected _input_host_stencil_3 to the output port
}

hcompute_input_glb_stencil_3() {
// _input_host_stencil_4 added as input _input_host_stencil_4
// connected _input_host_stencil_4 to the output port
}

hcompute_input_glb_stencil_4() {
// _input_host_stencil_5 added as input _input_host_stencil_5
// connected _input_host_stencil_5 to the output port
}

hcompute_input_glb_stencil_5() {
// _input_host_stencil_6 added as input _input_host_stencil_6
// connected _input_host_stencil_6 to the output port
}

hcompute_input_glb_stencil_6() {
// _input_host_stencil_7 added as input _input_host_stencil_7
// connected _input_host_stencil_7 to the output port
}

hcompute_input_glb_stencil_7() {
// _input_host_stencil_8 added as input _input_host_stencil_8
// connected _input_host_stencil_8 to the output port
}

hcompute_kernel_glb_stencil() {
// _kernel_host_stencil_1 added as input _kernel_host_stencil_1
// connected _kernel_host_stencil_1 to the output port
}

hcompute_kernel_glb_stencil_1() {
// _kernel_host_stencil_2 added as input _kernel_host_stencil_2
// connected _kernel_host_stencil_2 to the output port
}

hcompute_kernel_glb_stencil_2() {
// _kernel_host_stencil_3 added as input _kernel_host_stencil_3
// connected _kernel_host_stencil_3 to the output port
}

hcompute_kernel_glb_stencil_3() {
// _kernel_host_stencil_4 added as input _kernel_host_stencil_4
// connected _kernel_host_stencil_4 to the output port
}

hcompute_output_cgra_stencil() {
int16_t _722 = (int16_t)(0);
// created const: const_p0__722 with name _722
// connected _722 to the output port
}

hcompute_output_cgra_stencil_1() {
int16_t _725 = (int16_t)(0);
// created const: const_p0__725 with name _725
// connected _725 to the output port
}

hcompute_output_cgra_stencil_2() {
int16_t _728 = (int16_t)(0);
// created const: const_p0__728 with name _728
// connected _728 to the output port
}

hcompute_output_cgra_stencil_3() {
int16_t _731 = (int16_t)(0);
// created const: const_p0__731 with name _731
// connected _731 to the output port
}

hcompute_output_cgra_stencil_4() {
int16_t _734 = (int16_t)(0);
// created const: const_p0__734 with name _734
// connected _734 to the output port
}

hcompute_output_cgra_stencil_5() {
int16_t _737 = (int16_t)(0);
// created const: const_p0__737 with name _737
// connected _737 to the output port
}

hcompute_output_cgra_stencil_6() {
int16_t _740 = (int16_t)(0);
// created const: const_p0__740 with name _740
// connected _740 to the output port
}

hcompute_output_cgra_stencil_7() {
int16_t _743 = (int16_t)(0);
// created const: const_p0__743 with name _743
// connected _743 to the output port
}

hcompute_output_cgra_stencil_8() {
int16_t _746 = (int16_t)(0);
// created const: const_p0__746 with name _746
// connected _746 to the output port
}

hcompute_output_cgra_stencil_9() {
int16_t _749 = (int16_t)(0);
// created const: const_p0__749 with name _749
// connected _749 to the output port
}

hcompute_output_cgra_stencil_10() {
int16_t _752 = (int16_t)(0);
// created const: const_p0__752 with name _752
// connected _752 to the output port
}

hcompute_output_cgra_stencil_11() {
int16_t _755 = (int16_t)(0);
// created const: const_p0__755 with name _755
// connected _755 to the output port
}

hcompute_output_cgra_stencil_12() {
int16_t _758 = (int16_t)(0);
// created const: const_p0__758 with name _758
// connected _758 to the output port
}

hcompute_output_cgra_stencil_13() {
int16_t _761 = (int16_t)(0);
// created const: const_p0__761 with name _761
// connected _761 to the output port
}

hcompute_output_cgra_stencil_14() {
int16_t _764 = (int16_t)(0);
// created const: const_p0__764 with name _764
// connected _764 to the output port
}

hcompute_output_cgra_stencil_15() {
int16_t _767 = (int16_t)(0);
// created const: const_p0__767 with name _767
// connected _767 to the output port
}

hcompute_input_cgra_stencil() {
// _input_glb_stencil_1 added as input _input_glb_stencil_1
// connected _input_glb_stencil_1 to the output port
}

hcompute_input_cgra_stencil_1() {
// _input_glb_stencil_2 added as input _input_glb_stencil_2
// connected _input_glb_stencil_2 to the output port
}

hcompute_input_cgra_stencil_2() {
// _input_glb_stencil_3 added as input _input_glb_stencil_3
// connected _input_glb_stencil_3 to the output port
}

hcompute_input_cgra_stencil_3() {
// _input_glb_stencil_4 added as input _input_glb_stencil_4
// connected _input_glb_stencil_4 to the output port
}

hcompute_input_cgra_stencil_4() {
// _input_glb_stencil_5 added as input _input_glb_stencil_5
// connected _input_glb_stencil_5 to the output port
}

hcompute_input_cgra_stencil_5() {
// _input_glb_stencil_6 added as input _input_glb_stencil_6
// connected _input_glb_stencil_6 to the output port
}

hcompute_input_cgra_stencil_6() {
// _input_glb_stencil_7 added as input _input_glb_stencil_7
// connected _input_glb_stencil_7 to the output port
}

hcompute_input_cgra_stencil_7() {
// _input_glb_stencil_8 added as input _input_glb_stencil_8
// connected _input_glb_stencil_8 to the output port
}

hcompute_kernel_cgra_stencil() {
// _kernel_glb_stencil_1 added as input _kernel_glb_stencil_1
// connected _kernel_glb_stencil_1 to the output port
}

hcompute_kernel_cgra_stencil_1() {
// _kernel_glb_stencil_2 added as input _kernel_glb_stencil_2
// connected _kernel_glb_stencil_2 to the output port
}

hcompute_kernel_cgra_stencil_2() {
// _kernel_glb_stencil_3 added as input _kernel_glb_stencil_3
// connected _kernel_glb_stencil_3 to the output port
}

hcompute_kernel_cgra_stencil_3() {
// _kernel_glb_stencil_4 added as input _kernel_glb_stencil_4
// connected _kernel_glb_stencil_4 to the output port
}

hcompute_output_cgra_stencil_16() {
int16_t _889 = _kernel_cgra_stencil_1 * _input_cgra_stencil_1;
// _kernel_cgra_stencil_1 added as input _kernel_cgra_stencil_1
// _input_cgra_stencil_1 added as input _input_cgra_stencil_1
// mula: self.in // mulb: self.in o: _889 with obitwidth:16
int16_t _890 = _kernel_cgra_stencil_2 * _input_cgra_stencil_2;
// _kernel_cgra_stencil_2 added as input _kernel_cgra_stencil_2
// _input_cgra_stencil_2 added as input _input_cgra_stencil_2
// mula: self.in // mulb: self.in o: _890 with obitwidth:16
int16_t _891 = _kernel_cgra_stencil_3 * _input_cgra_stencil_3;
// _kernel_cgra_stencil_3 added as input _kernel_cgra_stencil_3
// _input_cgra_stencil_3 added as input _input_cgra_stencil_3
// mula: self.in // mulb: self.in o: _891 with obitwidth:16
int16_t _892 = _kernel_cgra_stencil_4 * _input_cgra_stencil_4;
// _kernel_cgra_stencil_4 added as input _kernel_cgra_stencil_4
// _input_cgra_stencil_4 added as input _input_cgra_stencil_4
// mula: self.in // mulb: self.in o: _892 with obitwidth:16
int16_t _893 = _kernel_cgra_stencil_5 * _input_cgra_stencil_5;
// _kernel_cgra_stencil_5 added as input _kernel_cgra_stencil_5
// _input_cgra_stencil_5 added as input _input_cgra_stencil_5
// mula: self.in // mulb: self.in o: _893 with obitwidth:16
int16_t _894 = _kernel_cgra_stencil_6 * _input_cgra_stencil_6;
// _kernel_cgra_stencil_6 added as input _kernel_cgra_stencil_6
// _input_cgra_stencil_6 added as input _input_cgra_stencil_6
// mula: self.in // mulb: self.in o: _894 with obitwidth:16
int16_t _895 = _kernel_cgra_stencil_7 * _input_cgra_stencil_7;
// _kernel_cgra_stencil_7 added as input _kernel_cgra_stencil_7
// _input_cgra_stencil_7 added as input _input_cgra_stencil_7
// mula: self.in // mulb: self.in o: _895 with obitwidth:16
int16_t _896 = _kernel_cgra_stencil_8 * _input_cgra_stencil_8;
// _kernel_cgra_stencil_8 added as input _kernel_cgra_stencil_8
// _input_cgra_stencil_8 added as input _input_cgra_stencil_8
// mula: self.in // mulb: self.in o: _896 with obitwidth:16
int16_t _897 = _kernel_cgra_stencil_9 * _input_cgra_stencil_9;
// _kernel_cgra_stencil_9 added as input _kernel_cgra_stencil_9
// _input_cgra_stencil_9 added as input _input_cgra_stencil_9
// mula: self.in // mulb: self.in o: _897 with obitwidth:16
int16_t _898 = _kernel_cgra_stencil_10 * _input_cgra_stencil_10;
// _kernel_cgra_stencil_10 added as input _kernel_cgra_stencil_10
// _input_cgra_stencil_10 added as input _input_cgra_stencil_10
// mula: self.in // mulb: self.in o: _898 with obitwidth:16
int16_t _899 = _kernel_cgra_stencil_11 * _input_cgra_stencil_11;
// _kernel_cgra_stencil_11 added as input _kernel_cgra_stencil_11
// _input_cgra_stencil_11 added as input _input_cgra_stencil_11
// mula: self.in // mulb: self.in o: _899 with obitwidth:16
int16_t _900 = _kernel_cgra_stencil_12 * _input_cgra_stencil_12;
// _kernel_cgra_stencil_12 added as input _kernel_cgra_stencil_12
// _input_cgra_stencil_12 added as input _input_cgra_stencil_12
// mula: self.in // mulb: self.in o: _900 with obitwidth:16
int16_t _901 = _kernel_cgra_stencil_13 * _input_cgra_stencil_13;
// _kernel_cgra_stencil_13 added as input _kernel_cgra_stencil_13
// _input_cgra_stencil_13 added as input _input_cgra_stencil_13
// mula: self.in // mulb: self.in o: _901 with obitwidth:16
int16_t _902 = _kernel_cgra_stencil_14 * _input_cgra_stencil_14;
// _kernel_cgra_stencil_14 added as input _kernel_cgra_stencil_14
// _input_cgra_stencil_14 added as input _input_cgra_stencil_14
// mula: self.in // mulb: self.in o: _902 with obitwidth:16
int16_t _903 = _kernel_cgra_stencil_15 * _input_cgra_stencil_15;
// _kernel_cgra_stencil_15 added as input _kernel_cgra_stencil_15
// _input_cgra_stencil_15 added as input _input_cgra_stencil_15
// mula: self.in // mulb: self.in o: _903 with obitwidth:16
int16_t _904 = _kernel_cgra_stencil_16 * _input_cgra_stencil_16;
// _kernel_cgra_stencil_16 added as input _kernel_cgra_stencil_16
// _input_cgra_stencil_16 added as input _input_cgra_stencil_16
// mula: self.in // mulb: self.in o: _904 with obitwidth:16
int16_t _905 = _903 + _904;
// adda: _903 // addb: _904 o: _905 with obitwidth:16
int16_t _906 = _902 + _905;
// adda: _902 // addb: _905 o: _906 with obitwidth:16
int16_t _907 = _901 + _906;
// adda: _901 // addb: _906 o: _907 with obitwidth:16
int16_t _908 = _900 + _907;
// adda: _900 // addb: _907 o: _908 with obitwidth:16
int16_t _909 = _899 + _908;
// adda: _899 // addb: _908 o: _909 with obitwidth:16
int16_t _910 = _898 + _909;
// adda: _898 // addb: _909 o: _910 with obitwidth:16
int16_t _911 = _897 + _910;
// adda: _897 // addb: _910 o: _911 with obitwidth:16
int16_t _912 = _896 + _911;
// adda: _896 // addb: _911 o: _912 with obitwidth:16
int16_t _913 = _895 + _912;
// adda: _895 // addb: _912 o: _913 with obitwidth:16
int16_t _914 = _894 + _913;
// adda: _894 // addb: _913 o: _914 with obitwidth:16
int16_t _915 = _893 + _914;
// adda: _893 // addb: _914 o: _915 with obitwidth:16
int16_t _916 = _892 + _915;
// adda: _892 // addb: _915 o: _916 with obitwidth:16
int16_t _917 = _891 + _916;
// adda: _891 // addb: _916 o: _917 with obitwidth:16
int16_t _918 = _890 + _917;
// adda: _890 // addb: _917 o: _918 with obitwidth:16
int16_t _919 = _output_cgra_stencil_1 + _918;
// _output_cgra_stencil_1 added as input _output_cgra_stencil_1
// adda: self.in // addb: _918 o: _919 with obitwidth:16
int16_t _920 = _889 + _919;
// adda: _889 // addb: _919 o: _920 with obitwidth:16
// connected _920 to the output port
}

hcompute_output_cgra_stencil_17() {
int16_t _1022 = _kernel_cgra_stencil_17 * _input_cgra_stencil_17;
// _kernel_cgra_stencil_17 added as input _kernel_cgra_stencil_17
// _input_cgra_stencil_17 added as input _input_cgra_stencil_17
// mula: self.in // mulb: self.in o: _1022 with obitwidth:16
int16_t _1023 = _kernel_cgra_stencil_18 * _input_cgra_stencil_18;
// _kernel_cgra_stencil_18 added as input _kernel_cgra_stencil_18
// _input_cgra_stencil_18 added as input _input_cgra_stencil_18
// mula: self.in // mulb: self.in o: _1023 with obitwidth:16
int16_t _1024 = _kernel_cgra_stencil_19 * _input_cgra_stencil_19;
// _kernel_cgra_stencil_19 added as input _kernel_cgra_stencil_19
// _input_cgra_stencil_19 added as input _input_cgra_stencil_19
// mula: self.in // mulb: self.in o: _1024 with obitwidth:16
int16_t _1025 = _kernel_cgra_stencil_20 * _input_cgra_stencil_20;
// _kernel_cgra_stencil_20 added as input _kernel_cgra_stencil_20
// _input_cgra_stencil_20 added as input _input_cgra_stencil_20
// mula: self.in // mulb: self.in o: _1025 with obitwidth:16
int16_t _1026 = _kernel_cgra_stencil_21 * _input_cgra_stencil_21;
// _kernel_cgra_stencil_21 added as input _kernel_cgra_stencil_21
// _input_cgra_stencil_21 added as input _input_cgra_stencil_21
// mula: self.in // mulb: self.in o: _1026 with obitwidth:16
int16_t _1027 = _kernel_cgra_stencil_22 * _input_cgra_stencil_22;
// _kernel_cgra_stencil_22 added as input _kernel_cgra_stencil_22
// _input_cgra_stencil_22 added as input _input_cgra_stencil_22
// mula: self.in // mulb: self.in o: _1027 with obitwidth:16
int16_t _1028 = _kernel_cgra_stencil_23 * _input_cgra_stencil_23;
// _kernel_cgra_stencil_23 added as input _kernel_cgra_stencil_23
// _input_cgra_stencil_23 added as input _input_cgra_stencil_23
// mula: self.in // mulb: self.in o: _1028 with obitwidth:16
int16_t _1029 = _kernel_cgra_stencil_24 * _input_cgra_stencil_24;
// _kernel_cgra_stencil_24 added as input _kernel_cgra_stencil_24
// _input_cgra_stencil_24 added as input _input_cgra_stencil_24
// mula: self.in // mulb: self.in o: _1029 with obitwidth:16
int16_t _1030 = _kernel_cgra_stencil_25 * _input_cgra_stencil_25;
// _kernel_cgra_stencil_25 added as input _kernel_cgra_stencil_25
// _input_cgra_stencil_25 added as input _input_cgra_stencil_25
// mula: self.in // mulb: self.in o: _1030 with obitwidth:16
int16_t _1031 = _kernel_cgra_stencil_26 * _input_cgra_stencil_26;
// _kernel_cgra_stencil_26 added as input _kernel_cgra_stencil_26
// _input_cgra_stencil_26 added as input _input_cgra_stencil_26
// mula: self.in // mulb: self.in o: _1031 with obitwidth:16
int16_t _1032 = _kernel_cgra_stencil_27 * _input_cgra_stencil_27;
// _kernel_cgra_stencil_27 added as input _kernel_cgra_stencil_27
// _input_cgra_stencil_27 added as input _input_cgra_stencil_27
// mula: self.in // mulb: self.in o: _1032 with obitwidth:16
int16_t _1033 = _kernel_cgra_stencil_28 * _input_cgra_stencil_28;
// _kernel_cgra_stencil_28 added as input _kernel_cgra_stencil_28
// _input_cgra_stencil_28 added as input _input_cgra_stencil_28
// mula: self.in // mulb: self.in o: _1033 with obitwidth:16
int16_t _1034 = _kernel_cgra_stencil_29 * _input_cgra_stencil_29;
// _kernel_cgra_stencil_29 added as input _kernel_cgra_stencil_29
// _input_cgra_stencil_29 added as input _input_cgra_stencil_29
// mula: self.in // mulb: self.in o: _1034 with obitwidth:16
int16_t _1035 = _kernel_cgra_stencil_30 * _input_cgra_stencil_30;
// _kernel_cgra_stencil_30 added as input _kernel_cgra_stencil_30
// _input_cgra_stencil_30 added as input _input_cgra_stencil_30
// mula: self.in // mulb: self.in o: _1035 with obitwidth:16
int16_t _1036 = _kernel_cgra_stencil_31 * _input_cgra_stencil_31;
// _kernel_cgra_stencil_31 added as input _kernel_cgra_stencil_31
// _input_cgra_stencil_31 added as input _input_cgra_stencil_31
// mula: self.in // mulb: self.in o: _1036 with obitwidth:16
int16_t _1037 = _kernel_cgra_stencil_32 * _input_cgra_stencil_32;
// _kernel_cgra_stencil_32 added as input _kernel_cgra_stencil_32
// _input_cgra_stencil_32 added as input _input_cgra_stencil_32
// mula: self.in // mulb: self.in o: _1037 with obitwidth:16
int16_t _1038 = _1036 + _1037;
// adda: _1036 // addb: _1037 o: _1038 with obitwidth:16
int16_t _1039 = _1035 + _1038;
// adda: _1035 // addb: _1038 o: _1039 with obitwidth:16
int16_t _1040 = _1034 + _1039;
// adda: _1034 // addb: _1039 o: _1040 with obitwidth:16
int16_t _1041 = _1033 + _1040;
// adda: _1033 // addb: _1040 o: _1041 with obitwidth:16
int16_t _1042 = _1032 + _1041;
// adda: _1032 // addb: _1041 o: _1042 with obitwidth:16
int16_t _1043 = _1031 + _1042;
// adda: _1031 // addb: _1042 o: _1043 with obitwidth:16
int16_t _1044 = _1030 + _1043;
// adda: _1030 // addb: _1043 o: _1044 with obitwidth:16
int16_t _1045 = _1029 + _1044;
// adda: _1029 // addb: _1044 o: _1045 with obitwidth:16
int16_t _1046 = _1028 + _1045;
// adda: _1028 // addb: _1045 o: _1046 with obitwidth:16
int16_t _1047 = _1027 + _1046;
// adda: _1027 // addb: _1046 o: _1047 with obitwidth:16
int16_t _1048 = _1026 + _1047;
// adda: _1026 // addb: _1047 o: _1048 with obitwidth:16
int16_t _1049 = _1025 + _1048;
// adda: _1025 // addb: _1048 o: _1049 with obitwidth:16
int16_t _1050 = _1024 + _1049;
// adda: _1024 // addb: _1049 o: _1050 with obitwidth:16
int16_t _1051 = _1023 + _1050;
// adda: _1023 // addb: _1050 o: _1051 with obitwidth:16
int16_t _1052 = _output_cgra_stencil_2 + _1051;
// _output_cgra_stencil_2 added as input _output_cgra_stencil_2
// adda: self.in // addb: _1051 o: _1052 with obitwidth:16
int16_t _1053 = _1022 + _1052;
// adda: _1022 // addb: _1052 o: _1053 with obitwidth:16
// connected _1053 to the output port
}

hcompute_output_cgra_stencil_18() {
int16_t _1155 = _kernel_cgra_stencil_33 * _input_cgra_stencil_33;
// _kernel_cgra_stencil_33 added as input _kernel_cgra_stencil_33
// _input_cgra_stencil_33 added as input _input_cgra_stencil_33
// mula: self.in // mulb: self.in o: _1155 with obitwidth:16
int16_t _1156 = _kernel_cgra_stencil_34 * _input_cgra_stencil_34;
// _kernel_cgra_stencil_34 added as input _kernel_cgra_stencil_34
// _input_cgra_stencil_34 added as input _input_cgra_stencil_34
// mula: self.in // mulb: self.in o: _1156 with obitwidth:16
int16_t _1157 = _kernel_cgra_stencil_35 * _input_cgra_stencil_35;
// _kernel_cgra_stencil_35 added as input _kernel_cgra_stencil_35
// _input_cgra_stencil_35 added as input _input_cgra_stencil_35
// mula: self.in // mulb: self.in o: _1157 with obitwidth:16
int16_t _1158 = _kernel_cgra_stencil_36 * _input_cgra_stencil_36;
// _kernel_cgra_stencil_36 added as input _kernel_cgra_stencil_36
// _input_cgra_stencil_36 added as input _input_cgra_stencil_36
// mula: self.in // mulb: self.in o: _1158 with obitwidth:16
int16_t _1159 = _kernel_cgra_stencil_37 * _input_cgra_stencil_37;
// _kernel_cgra_stencil_37 added as input _kernel_cgra_stencil_37
// _input_cgra_stencil_37 added as input _input_cgra_stencil_37
// mula: self.in // mulb: self.in o: _1159 with obitwidth:16
int16_t _1160 = _kernel_cgra_stencil_38 * _input_cgra_stencil_38;
// _kernel_cgra_stencil_38 added as input _kernel_cgra_stencil_38
// _input_cgra_stencil_38 added as input _input_cgra_stencil_38
// mula: self.in // mulb: self.in o: _1160 with obitwidth:16
int16_t _1161 = _kernel_cgra_stencil_39 * _input_cgra_stencil_39;
// _kernel_cgra_stencil_39 added as input _kernel_cgra_stencil_39
// _input_cgra_stencil_39 added as input _input_cgra_stencil_39
// mula: self.in // mulb: self.in o: _1161 with obitwidth:16
int16_t _1162 = _kernel_cgra_stencil_40 * _input_cgra_stencil_40;
// _kernel_cgra_stencil_40 added as input _kernel_cgra_stencil_40
// _input_cgra_stencil_40 added as input _input_cgra_stencil_40
// mula: self.in // mulb: self.in o: _1162 with obitwidth:16
int16_t _1163 = _kernel_cgra_stencil_41 * _input_cgra_stencil_41;
// _kernel_cgra_stencil_41 added as input _kernel_cgra_stencil_41
// _input_cgra_stencil_41 added as input _input_cgra_stencil_41
// mula: self.in // mulb: self.in o: _1163 with obitwidth:16
int16_t _1164 = _kernel_cgra_stencil_42 * _input_cgra_stencil_42;
// _kernel_cgra_stencil_42 added as input _kernel_cgra_stencil_42
// _input_cgra_stencil_42 added as input _input_cgra_stencil_42
// mula: self.in // mulb: self.in o: _1164 with obitwidth:16
int16_t _1165 = _kernel_cgra_stencil_43 * _input_cgra_stencil_43;
// _kernel_cgra_stencil_43 added as input _kernel_cgra_stencil_43
// _input_cgra_stencil_43 added as input _input_cgra_stencil_43
// mula: self.in // mulb: self.in o: _1165 with obitwidth:16
int16_t _1166 = _kernel_cgra_stencil_44 * _input_cgra_stencil_44;
// _kernel_cgra_stencil_44 added as input _kernel_cgra_stencil_44
// _input_cgra_stencil_44 added as input _input_cgra_stencil_44
// mula: self.in // mulb: self.in o: _1166 with obitwidth:16
int16_t _1167 = _kernel_cgra_stencil_45 * _input_cgra_stencil_45;
// _kernel_cgra_stencil_45 added as input _kernel_cgra_stencil_45
// _input_cgra_stencil_45 added as input _input_cgra_stencil_45
// mula: self.in // mulb: self.in o: _1167 with obitwidth:16
int16_t _1168 = _kernel_cgra_stencil_46 * _input_cgra_stencil_46;
// _kernel_cgra_stencil_46 added as input _kernel_cgra_stencil_46
// _input_cgra_stencil_46 added as input _input_cgra_stencil_46
// mula: self.in // mulb: self.in o: _1168 with obitwidth:16
int16_t _1169 = _kernel_cgra_stencil_47 * _input_cgra_stencil_47;
// _kernel_cgra_stencil_47 added as input _kernel_cgra_stencil_47
// _input_cgra_stencil_47 added as input _input_cgra_stencil_47
// mula: self.in // mulb: self.in o: _1169 with obitwidth:16
int16_t _1170 = _kernel_cgra_stencil_48 * _input_cgra_stencil_48;
// _kernel_cgra_stencil_48 added as input _kernel_cgra_stencil_48
// _input_cgra_stencil_48 added as input _input_cgra_stencil_48
// mula: self.in // mulb: self.in o: _1170 with obitwidth:16
int16_t _1171 = _1169 + _1170;
// adda: _1169 // addb: _1170 o: _1171 with obitwidth:16
int16_t _1172 = _1168 + _1171;
// adda: _1168 // addb: _1171 o: _1172 with obitwidth:16
int16_t _1173 = _1167 + _1172;
// adda: _1167 // addb: _1172 o: _1173 with obitwidth:16
int16_t _1174 = _1166 + _1173;
// adda: _1166 // addb: _1173 o: _1174 with obitwidth:16
int16_t _1175 = _1165 + _1174;
// adda: _1165 // addb: _1174 o: _1175 with obitwidth:16
int16_t _1176 = _1164 + _1175;
// adda: _1164 // addb: _1175 o: _1176 with obitwidth:16
int16_t _1177 = _1163 + _1176;
// adda: _1163 // addb: _1176 o: _1177 with obitwidth:16
int16_t _1178 = _1162 + _1177;
// adda: _1162 // addb: _1177 o: _1178 with obitwidth:16
int16_t _1179 = _1161 + _1178;
// adda: _1161 // addb: _1178 o: _1179 with obitwidth:16
int16_t _1180 = _1160 + _1179;
// adda: _1160 // addb: _1179 o: _1180 with obitwidth:16
int16_t _1181 = _1159 + _1180;
// adda: _1159 // addb: _1180 o: _1181 with obitwidth:16
int16_t _1182 = _1158 + _1181;
// adda: _1158 // addb: _1181 o: _1182 with obitwidth:16
int16_t _1183 = _1157 + _1182;
// adda: _1157 // addb: _1182 o: _1183 with obitwidth:16
int16_t _1184 = _1156 + _1183;
// adda: _1156 // addb: _1183 o: _1184 with obitwidth:16
int16_t _1185 = _output_cgra_stencil_3 + _1184;
// _output_cgra_stencil_3 added as input _output_cgra_stencil_3
// adda: self.in // addb: _1184 o: _1185 with obitwidth:16
int16_t _1186 = _1155 + _1185;
// adda: _1155 // addb: _1185 o: _1186 with obitwidth:16
// connected _1186 to the output port
}

hcompute_output_cgra_stencil_19() {
int16_t _1288 = _kernel_cgra_stencil_49 * _input_cgra_stencil_49;
// _kernel_cgra_stencil_49 added as input _kernel_cgra_stencil_49
// _input_cgra_stencil_49 added as input _input_cgra_stencil_49
// mula: self.in // mulb: self.in o: _1288 with obitwidth:16
int16_t _1289 = _kernel_cgra_stencil_50 * _input_cgra_stencil_50;
// _kernel_cgra_stencil_50 added as input _kernel_cgra_stencil_50
// _input_cgra_stencil_50 added as input _input_cgra_stencil_50
// mula: self.in // mulb: self.in o: _1289 with obitwidth:16
int16_t _1290 = _kernel_cgra_stencil_51 * _input_cgra_stencil_51;
// _kernel_cgra_stencil_51 added as input _kernel_cgra_stencil_51
// _input_cgra_stencil_51 added as input _input_cgra_stencil_51
// mula: self.in // mulb: self.in o: _1290 with obitwidth:16
int16_t _1291 = _kernel_cgra_stencil_52 * _input_cgra_stencil_52;
// _kernel_cgra_stencil_52 added as input _kernel_cgra_stencil_52
// _input_cgra_stencil_52 added as input _input_cgra_stencil_52
// mula: self.in // mulb: self.in o: _1291 with obitwidth:16
int16_t _1292 = _kernel_cgra_stencil_53 * _input_cgra_stencil_53;
// _kernel_cgra_stencil_53 added as input _kernel_cgra_stencil_53
// _input_cgra_stencil_53 added as input _input_cgra_stencil_53
// mula: self.in // mulb: self.in o: _1292 with obitwidth:16
int16_t _1293 = _kernel_cgra_stencil_54 * _input_cgra_stencil_54;
// _kernel_cgra_stencil_54 added as input _kernel_cgra_stencil_54
// _input_cgra_stencil_54 added as input _input_cgra_stencil_54
// mula: self.in // mulb: self.in o: _1293 with obitwidth:16
int16_t _1294 = _kernel_cgra_stencil_55 * _input_cgra_stencil_55;
// _kernel_cgra_stencil_55 added as input _kernel_cgra_stencil_55
// _input_cgra_stencil_55 added as input _input_cgra_stencil_55
// mula: self.in // mulb: self.in o: _1294 with obitwidth:16
int16_t _1295 = _kernel_cgra_stencil_56 * _input_cgra_stencil_56;
// _kernel_cgra_stencil_56 added as input _kernel_cgra_stencil_56
// _input_cgra_stencil_56 added as input _input_cgra_stencil_56
// mula: self.in // mulb: self.in o: _1295 with obitwidth:16
int16_t _1296 = _kernel_cgra_stencil_57 * _input_cgra_stencil_57;
// _kernel_cgra_stencil_57 added as input _kernel_cgra_stencil_57
// _input_cgra_stencil_57 added as input _input_cgra_stencil_57
// mula: self.in // mulb: self.in o: _1296 with obitwidth:16
int16_t _1297 = _kernel_cgra_stencil_58 * _input_cgra_stencil_58;
// _kernel_cgra_stencil_58 added as input _kernel_cgra_stencil_58
// _input_cgra_stencil_58 added as input _input_cgra_stencil_58
// mula: self.in // mulb: self.in o: _1297 with obitwidth:16
int16_t _1298 = _kernel_cgra_stencil_59 * _input_cgra_stencil_59;
// _kernel_cgra_stencil_59 added as input _kernel_cgra_stencil_59
// _input_cgra_stencil_59 added as input _input_cgra_stencil_59
// mula: self.in // mulb: self.in o: _1298 with obitwidth:16
int16_t _1299 = _kernel_cgra_stencil_60 * _input_cgra_stencil_60;
// _kernel_cgra_stencil_60 added as input _kernel_cgra_stencil_60
// _input_cgra_stencil_60 added as input _input_cgra_stencil_60
// mula: self.in // mulb: self.in o: _1299 with obitwidth:16
int16_t _1300 = _kernel_cgra_stencil_61 * _input_cgra_stencil_61;
// _kernel_cgra_stencil_61 added as input _kernel_cgra_stencil_61
// _input_cgra_stencil_61 added as input _input_cgra_stencil_61
// mula: self.in // mulb: self.in o: _1300 with obitwidth:16
int16_t _1301 = _kernel_cgra_stencil_62 * _input_cgra_stencil_62;
// _kernel_cgra_stencil_62 added as input _kernel_cgra_stencil_62
// _input_cgra_stencil_62 added as input _input_cgra_stencil_62
// mula: self.in // mulb: self.in o: _1301 with obitwidth:16
int16_t _1302 = _kernel_cgra_stencil_63 * _input_cgra_stencil_63;
// _kernel_cgra_stencil_63 added as input _kernel_cgra_stencil_63
// _input_cgra_stencil_63 added as input _input_cgra_stencil_63
// mula: self.in // mulb: self.in o: _1302 with obitwidth:16
int16_t _1303 = _kernel_cgra_stencil_64 * _input_cgra_stencil_64;
// _kernel_cgra_stencil_64 added as input _kernel_cgra_stencil_64
// _input_cgra_stencil_64 added as input _input_cgra_stencil_64
// mula: self.in // mulb: self.in o: _1303 with obitwidth:16
int16_t _1304 = _1302 + _1303;
// adda: _1302 // addb: _1303 o: _1304 with obitwidth:16
int16_t _1305 = _1301 + _1304;
// adda: _1301 // addb: _1304 o: _1305 with obitwidth:16
int16_t _1306 = _1300 + _1305;
// adda: _1300 // addb: _1305 o: _1306 with obitwidth:16
int16_t _1307 = _1299 + _1306;
// adda: _1299 // addb: _1306 o: _1307 with obitwidth:16
int16_t _1308 = _1298 + _1307;
// adda: _1298 // addb: _1307 o: _1308 with obitwidth:16
int16_t _1309 = _1297 + _1308;
// adda: _1297 // addb: _1308 o: _1309 with obitwidth:16
int16_t _1310 = _1296 + _1309;
// adda: _1296 // addb: _1309 o: _1310 with obitwidth:16
int16_t _1311 = _1295 + _1310;
// adda: _1295 // addb: _1310 o: _1311 with obitwidth:16
int16_t _1312 = _1294 + _1311;
// adda: _1294 // addb: _1311 o: _1312 with obitwidth:16
int16_t _1313 = _1293 + _1312;
// adda: _1293 // addb: _1312 o: _1313 with obitwidth:16
int16_t _1314 = _1292 + _1313;
// adda: _1292 // addb: _1313 o: _1314 with obitwidth:16
int16_t _1315 = _1291 + _1314;
// adda: _1291 // addb: _1314 o: _1315 with obitwidth:16
int16_t _1316 = _1290 + _1315;
// adda: _1290 // addb: _1315 o: _1316 with obitwidth:16
int16_t _1317 = _1289 + _1316;
// adda: _1289 // addb: _1316 o: _1317 with obitwidth:16
int16_t _1318 = _output_cgra_stencil_4 + _1317;
// _output_cgra_stencil_4 added as input _output_cgra_stencil_4
// adda: self.in // addb: _1317 o: _1318 with obitwidth:16
int16_t _1319 = _1288 + _1318;
// adda: _1288 // addb: _1318 o: _1319 with obitwidth:16
// connected _1319 to the output port
}

hcompute_output_cgra_stencil_20() {
int16_t _1421 = _kernel_cgra_stencil_65 * _input_cgra_stencil_65;
// _kernel_cgra_stencil_65 added as input _kernel_cgra_stencil_65
// _input_cgra_stencil_65 added as input _input_cgra_stencil_65
// mula: self.in // mulb: self.in o: _1421 with obitwidth:16
int16_t _1422 = _kernel_cgra_stencil_66 * _input_cgra_stencil_66;
// _kernel_cgra_stencil_66 added as input _kernel_cgra_stencil_66
// _input_cgra_stencil_66 added as input _input_cgra_stencil_66
// mula: self.in // mulb: self.in o: _1422 with obitwidth:16
int16_t _1423 = _kernel_cgra_stencil_67 * _input_cgra_stencil_67;
// _kernel_cgra_stencil_67 added as input _kernel_cgra_stencil_67
// _input_cgra_stencil_67 added as input _input_cgra_stencil_67
// mula: self.in // mulb: self.in o: _1423 with obitwidth:16
int16_t _1424 = _kernel_cgra_stencil_68 * _input_cgra_stencil_68;
// _kernel_cgra_stencil_68 added as input _kernel_cgra_stencil_68
// _input_cgra_stencil_68 added as input _input_cgra_stencil_68
// mula: self.in // mulb: self.in o: _1424 with obitwidth:16
int16_t _1425 = _kernel_cgra_stencil_69 * _input_cgra_stencil_69;
// _kernel_cgra_stencil_69 added as input _kernel_cgra_stencil_69
// _input_cgra_stencil_69 added as input _input_cgra_stencil_69
// mula: self.in // mulb: self.in o: _1425 with obitwidth:16
int16_t _1426 = _kernel_cgra_stencil_70 * _input_cgra_stencil_70;
// _kernel_cgra_stencil_70 added as input _kernel_cgra_stencil_70
// _input_cgra_stencil_70 added as input _input_cgra_stencil_70
// mula: self.in // mulb: self.in o: _1426 with obitwidth:16
int16_t _1427 = _kernel_cgra_stencil_71 * _input_cgra_stencil_71;
// _kernel_cgra_stencil_71 added as input _kernel_cgra_stencil_71
// _input_cgra_stencil_71 added as input _input_cgra_stencil_71
// mula: self.in // mulb: self.in o: _1427 with obitwidth:16
int16_t _1428 = _kernel_cgra_stencil_72 * _input_cgra_stencil_72;
// _kernel_cgra_stencil_72 added as input _kernel_cgra_stencil_72
// _input_cgra_stencil_72 added as input _input_cgra_stencil_72
// mula: self.in // mulb: self.in o: _1428 with obitwidth:16
int16_t _1429 = _kernel_cgra_stencil_73 * _input_cgra_stencil_73;
// _kernel_cgra_stencil_73 added as input _kernel_cgra_stencil_73
// _input_cgra_stencil_73 added as input _input_cgra_stencil_73
// mula: self.in // mulb: self.in o: _1429 with obitwidth:16
int16_t _1430 = _kernel_cgra_stencil_74 * _input_cgra_stencil_74;
// _kernel_cgra_stencil_74 added as input _kernel_cgra_stencil_74
// _input_cgra_stencil_74 added as input _input_cgra_stencil_74
// mula: self.in // mulb: self.in o: _1430 with obitwidth:16
int16_t _1431 = _kernel_cgra_stencil_75 * _input_cgra_stencil_75;
// _kernel_cgra_stencil_75 added as input _kernel_cgra_stencil_75
// _input_cgra_stencil_75 added as input _input_cgra_stencil_75
// mula: self.in // mulb: self.in o: _1431 with obitwidth:16
int16_t _1432 = _kernel_cgra_stencil_76 * _input_cgra_stencil_76;
// _kernel_cgra_stencil_76 added as input _kernel_cgra_stencil_76
// _input_cgra_stencil_76 added as input _input_cgra_stencil_76
// mula: self.in // mulb: self.in o: _1432 with obitwidth:16
int16_t _1433 = _kernel_cgra_stencil_77 * _input_cgra_stencil_77;
// _kernel_cgra_stencil_77 added as input _kernel_cgra_stencil_77
// _input_cgra_stencil_77 added as input _input_cgra_stencil_77
// mula: self.in // mulb: self.in o: _1433 with obitwidth:16
int16_t _1434 = _kernel_cgra_stencil_78 * _input_cgra_stencil_78;
// _kernel_cgra_stencil_78 added as input _kernel_cgra_stencil_78
// _input_cgra_stencil_78 added as input _input_cgra_stencil_78
// mula: self.in // mulb: self.in o: _1434 with obitwidth:16
int16_t _1435 = _kernel_cgra_stencil_79 * _input_cgra_stencil_79;
// _kernel_cgra_stencil_79 added as input _kernel_cgra_stencil_79
// _input_cgra_stencil_79 added as input _input_cgra_stencil_79
// mula: self.in // mulb: self.in o: _1435 with obitwidth:16
int16_t _1436 = _kernel_cgra_stencil_80 * _input_cgra_stencil_80;
// _kernel_cgra_stencil_80 added as input _kernel_cgra_stencil_80
// _input_cgra_stencil_80 added as input _input_cgra_stencil_80
// mula: self.in // mulb: self.in o: _1436 with obitwidth:16
int16_t _1437 = _1435 + _1436;
// adda: _1435 // addb: _1436 o: _1437 with obitwidth:16
int16_t _1438 = _1434 + _1437;
// adda: _1434 // addb: _1437 o: _1438 with obitwidth:16
int16_t _1439 = _1433 + _1438;
// adda: _1433 // addb: _1438 o: _1439 with obitwidth:16
int16_t _1440 = _1432 + _1439;
// adda: _1432 // addb: _1439 o: _1440 with obitwidth:16
int16_t _1441 = _1431 + _1440;
// adda: _1431 // addb: _1440 o: _1441 with obitwidth:16
int16_t _1442 = _1430 + _1441;
// adda: _1430 // addb: _1441 o: _1442 with obitwidth:16
int16_t _1443 = _1429 + _1442;
// adda: _1429 // addb: _1442 o: _1443 with obitwidth:16
int16_t _1444 = _1428 + _1443;
// adda: _1428 // addb: _1443 o: _1444 with obitwidth:16
int16_t _1445 = _1427 + _1444;
// adda: _1427 // addb: _1444 o: _1445 with obitwidth:16
int16_t _1446 = _1426 + _1445;
// adda: _1426 // addb: _1445 o: _1446 with obitwidth:16
int16_t _1447 = _1425 + _1446;
// adda: _1425 // addb: _1446 o: _1447 with obitwidth:16
int16_t _1448 = _1424 + _1447;
// adda: _1424 // addb: _1447 o: _1448 with obitwidth:16
int16_t _1449 = _1423 + _1448;
// adda: _1423 // addb: _1448 o: _1449 with obitwidth:16
int16_t _1450 = _1422 + _1449;
// adda: _1422 // addb: _1449 o: _1450 with obitwidth:16
int16_t _1451 = _output_cgra_stencil_5 + _1450;
// _output_cgra_stencil_5 added as input _output_cgra_stencil_5
// adda: self.in // addb: _1450 o: _1451 with obitwidth:16
int16_t _1452 = _1421 + _1451;
// adda: _1421 // addb: _1451 o: _1452 with obitwidth:16
// connected _1452 to the output port
}

hcompute_output_cgra_stencil_21() {
int16_t _1554 = _kernel_cgra_stencil_81 * _input_cgra_stencil_81;
// _kernel_cgra_stencil_81 added as input _kernel_cgra_stencil_81
// _input_cgra_stencil_81 added as input _input_cgra_stencil_81
// mula: self.in // mulb: self.in o: _1554 with obitwidth:16
int16_t _1555 = _kernel_cgra_stencil_82 * _input_cgra_stencil_82;
// _kernel_cgra_stencil_82 added as input _kernel_cgra_stencil_82
// _input_cgra_stencil_82 added as input _input_cgra_stencil_82
// mula: self.in // mulb: self.in o: _1555 with obitwidth:16
int16_t _1556 = _kernel_cgra_stencil_83 * _input_cgra_stencil_83;
// _kernel_cgra_stencil_83 added as input _kernel_cgra_stencil_83
// _input_cgra_stencil_83 added as input _input_cgra_stencil_83
// mula: self.in // mulb: self.in o: _1556 with obitwidth:16
int16_t _1557 = _kernel_cgra_stencil_84 * _input_cgra_stencil_84;
// _kernel_cgra_stencil_84 added as input _kernel_cgra_stencil_84
// _input_cgra_stencil_84 added as input _input_cgra_stencil_84
// mula: self.in // mulb: self.in o: _1557 with obitwidth:16
int16_t _1558 = _kernel_cgra_stencil_85 * _input_cgra_stencil_85;
// _kernel_cgra_stencil_85 added as input _kernel_cgra_stencil_85
// _input_cgra_stencil_85 added as input _input_cgra_stencil_85
// mula: self.in // mulb: self.in o: _1558 with obitwidth:16
int16_t _1559 = _kernel_cgra_stencil_86 * _input_cgra_stencil_86;
// _kernel_cgra_stencil_86 added as input _kernel_cgra_stencil_86
// _input_cgra_stencil_86 added as input _input_cgra_stencil_86
// mula: self.in // mulb: self.in o: _1559 with obitwidth:16
int16_t _1560 = _kernel_cgra_stencil_87 * _input_cgra_stencil_87;
// _kernel_cgra_stencil_87 added as input _kernel_cgra_stencil_87
// _input_cgra_stencil_87 added as input _input_cgra_stencil_87
// mula: self.in // mulb: self.in o: _1560 with obitwidth:16
int16_t _1561 = _kernel_cgra_stencil_88 * _input_cgra_stencil_88;
// _kernel_cgra_stencil_88 added as input _kernel_cgra_stencil_88
// _input_cgra_stencil_88 added as input _input_cgra_stencil_88
// mula: self.in // mulb: self.in o: _1561 with obitwidth:16
int16_t _1562 = _kernel_cgra_stencil_89 * _input_cgra_stencil_89;
// _kernel_cgra_stencil_89 added as input _kernel_cgra_stencil_89
// _input_cgra_stencil_89 added as input _input_cgra_stencil_89
// mula: self.in // mulb: self.in o: _1562 with obitwidth:16
int16_t _1563 = _kernel_cgra_stencil_90 * _input_cgra_stencil_90;
// _kernel_cgra_stencil_90 added as input _kernel_cgra_stencil_90
// _input_cgra_stencil_90 added as input _input_cgra_stencil_90
// mula: self.in // mulb: self.in o: _1563 with obitwidth:16
int16_t _1564 = _kernel_cgra_stencil_91 * _input_cgra_stencil_91;
// _kernel_cgra_stencil_91 added as input _kernel_cgra_stencil_91
// _input_cgra_stencil_91 added as input _input_cgra_stencil_91
// mula: self.in // mulb: self.in o: _1564 with obitwidth:16
int16_t _1565 = _kernel_cgra_stencil_92 * _input_cgra_stencil_92;
// _kernel_cgra_stencil_92 added as input _kernel_cgra_stencil_92
// _input_cgra_stencil_92 added as input _input_cgra_stencil_92
// mula: self.in // mulb: self.in o: _1565 with obitwidth:16
int16_t _1566 = _kernel_cgra_stencil_93 * _input_cgra_stencil_93;
// _kernel_cgra_stencil_93 added as input _kernel_cgra_stencil_93
// _input_cgra_stencil_93 added as input _input_cgra_stencil_93
// mula: self.in // mulb: self.in o: _1566 with obitwidth:16
int16_t _1567 = _kernel_cgra_stencil_94 * _input_cgra_stencil_94;
// _kernel_cgra_stencil_94 added as input _kernel_cgra_stencil_94
// _input_cgra_stencil_94 added as input _input_cgra_stencil_94
// mula: self.in // mulb: self.in o: _1567 with obitwidth:16
int16_t _1568 = _kernel_cgra_stencil_95 * _input_cgra_stencil_95;
// _kernel_cgra_stencil_95 added as input _kernel_cgra_stencil_95
// _input_cgra_stencil_95 added as input _input_cgra_stencil_95
// mula: self.in // mulb: self.in o: _1568 with obitwidth:16
int16_t _1569 = _kernel_cgra_stencil_96 * _input_cgra_stencil_96;
// _kernel_cgra_stencil_96 added as input _kernel_cgra_stencil_96
// _input_cgra_stencil_96 added as input _input_cgra_stencil_96
// mula: self.in // mulb: self.in o: _1569 with obitwidth:16
int16_t _1570 = _1568 + _1569;
// adda: _1568 // addb: _1569 o: _1570 with obitwidth:16
int16_t _1571 = _1567 + _1570;
// adda: _1567 // addb: _1570 o: _1571 with obitwidth:16
int16_t _1572 = _1566 + _1571;
// adda: _1566 // addb: _1571 o: _1572 with obitwidth:16
int16_t _1573 = _1565 + _1572;
// adda: _1565 // addb: _1572 o: _1573 with obitwidth:16
int16_t _1574 = _1564 + _1573;
// adda: _1564 // addb: _1573 o: _1574 with obitwidth:16
int16_t _1575 = _1563 + _1574;
// adda: _1563 // addb: _1574 o: _1575 with obitwidth:16
int16_t _1576 = _1562 + _1575;
// adda: _1562 // addb: _1575 o: _1576 with obitwidth:16
int16_t _1577 = _1561 + _1576;
// adda: _1561 // addb: _1576 o: _1577 with obitwidth:16
int16_t _1578 = _1560 + _1577;
// adda: _1560 // addb: _1577 o: _1578 with obitwidth:16
int16_t _1579 = _1559 + _1578;
// adda: _1559 // addb: _1578 o: _1579 with obitwidth:16
int16_t _1580 = _1558 + _1579;
// adda: _1558 // addb: _1579 o: _1580 with obitwidth:16
int16_t _1581 = _1557 + _1580;
// adda: _1557 // addb: _1580 o: _1581 with obitwidth:16
int16_t _1582 = _1556 + _1581;
// adda: _1556 // addb: _1581 o: _1582 with obitwidth:16
int16_t _1583 = _1555 + _1582;
// adda: _1555 // addb: _1582 o: _1583 with obitwidth:16
int16_t _1584 = _output_cgra_stencil_6 + _1583;
// _output_cgra_stencil_6 added as input _output_cgra_stencil_6
// adda: self.in // addb: _1583 o: _1584 with obitwidth:16
int16_t _1585 = _1554 + _1584;
// adda: _1554 // addb: _1584 o: _1585 with obitwidth:16
// connected _1585 to the output port
}

hcompute_output_cgra_stencil_22() {
int16_t _1687 = _kernel_cgra_stencil_97 * _input_cgra_stencil_97;
// _kernel_cgra_stencil_97 added as input _kernel_cgra_stencil_97
// _input_cgra_stencil_97 added as input _input_cgra_stencil_97
// mula: self.in // mulb: self.in o: _1687 with obitwidth:16
int16_t _1688 = _kernel_cgra_stencil_98 * _input_cgra_stencil_98;
// _kernel_cgra_stencil_98 added as input _kernel_cgra_stencil_98
// _input_cgra_stencil_98 added as input _input_cgra_stencil_98
// mula: self.in // mulb: self.in o: _1688 with obitwidth:16
int16_t _1689 = _kernel_cgra_stencil_99 * _input_cgra_stencil_99;
// _kernel_cgra_stencil_99 added as input _kernel_cgra_stencil_99
// _input_cgra_stencil_99 added as input _input_cgra_stencil_99
// mula: self.in // mulb: self.in o: _1689 with obitwidth:16
int16_t _1690 = _kernel_cgra_stencil_100 * _input_cgra_stencil_100;
// _kernel_cgra_stencil_100 added as input _kernel_cgra_stencil_100
// _input_cgra_stencil_100 added as input _input_cgra_stencil_100
// mula: self.in // mulb: self.in o: _1690 with obitwidth:16
int16_t _1691 = _kernel_cgra_stencil_101 * _input_cgra_stencil_101;
// _kernel_cgra_stencil_101 added as input _kernel_cgra_stencil_101
// _input_cgra_stencil_101 added as input _input_cgra_stencil_101
// mula: self.in // mulb: self.in o: _1691 with obitwidth:16
int16_t _1692 = _kernel_cgra_stencil_102 * _input_cgra_stencil_102;
// _kernel_cgra_stencil_102 added as input _kernel_cgra_stencil_102
// _input_cgra_stencil_102 added as input _input_cgra_stencil_102
// mula: self.in // mulb: self.in o: _1692 with obitwidth:16
int16_t _1693 = _kernel_cgra_stencil_103 * _input_cgra_stencil_103;
// _kernel_cgra_stencil_103 added as input _kernel_cgra_stencil_103
// _input_cgra_stencil_103 added as input _input_cgra_stencil_103
// mula: self.in // mulb: self.in o: _1693 with obitwidth:16
int16_t _1694 = _kernel_cgra_stencil_104 * _input_cgra_stencil_104;
// _kernel_cgra_stencil_104 added as input _kernel_cgra_stencil_104
// _input_cgra_stencil_104 added as input _input_cgra_stencil_104
// mula: self.in // mulb: self.in o: _1694 with obitwidth:16
int16_t _1695 = _kernel_cgra_stencil_105 * _input_cgra_stencil_105;
// _kernel_cgra_stencil_105 added as input _kernel_cgra_stencil_105
// _input_cgra_stencil_105 added as input _input_cgra_stencil_105
// mula: self.in // mulb: self.in o: _1695 with obitwidth:16
int16_t _1696 = _kernel_cgra_stencil_106 * _input_cgra_stencil_106;
// _kernel_cgra_stencil_106 added as input _kernel_cgra_stencil_106
// _input_cgra_stencil_106 added as input _input_cgra_stencil_106
// mula: self.in // mulb: self.in o: _1696 with obitwidth:16
int16_t _1697 = _kernel_cgra_stencil_107 * _input_cgra_stencil_107;
// _kernel_cgra_stencil_107 added as input _kernel_cgra_stencil_107
// _input_cgra_stencil_107 added as input _input_cgra_stencil_107
// mula: self.in // mulb: self.in o: _1697 with obitwidth:16
int16_t _1698 = _kernel_cgra_stencil_108 * _input_cgra_stencil_108;
// _kernel_cgra_stencil_108 added as input _kernel_cgra_stencil_108
// _input_cgra_stencil_108 added as input _input_cgra_stencil_108
// mula: self.in // mulb: self.in o: _1698 with obitwidth:16
int16_t _1699 = _kernel_cgra_stencil_109 * _input_cgra_stencil_109;
// _kernel_cgra_stencil_109 added as input _kernel_cgra_stencil_109
// _input_cgra_stencil_109 added as input _input_cgra_stencil_109
// mula: self.in // mulb: self.in o: _1699 with obitwidth:16
int16_t _1700 = _kernel_cgra_stencil_110 * _input_cgra_stencil_110;
// _kernel_cgra_stencil_110 added as input _kernel_cgra_stencil_110
// _input_cgra_stencil_110 added as input _input_cgra_stencil_110
// mula: self.in // mulb: self.in o: _1700 with obitwidth:16
int16_t _1701 = _kernel_cgra_stencil_111 * _input_cgra_stencil_111;
// _kernel_cgra_stencil_111 added as input _kernel_cgra_stencil_111
// _input_cgra_stencil_111 added as input _input_cgra_stencil_111
// mula: self.in // mulb: self.in o: _1701 with obitwidth:16
int16_t _1702 = _kernel_cgra_stencil_112 * _input_cgra_stencil_112;
// _kernel_cgra_stencil_112 added as input _kernel_cgra_stencil_112
// _input_cgra_stencil_112 added as input _input_cgra_stencil_112
// mula: self.in // mulb: self.in o: _1702 with obitwidth:16
int16_t _1703 = _1701 + _1702;
// adda: _1701 // addb: _1702 o: _1703 with obitwidth:16
int16_t _1704 = _1700 + _1703;
// adda: _1700 // addb: _1703 o: _1704 with obitwidth:16
int16_t _1705 = _1699 + _1704;
// adda: _1699 // addb: _1704 o: _1705 with obitwidth:16
int16_t _1706 = _1698 + _1705;
// adda: _1698 // addb: _1705 o: _1706 with obitwidth:16
int16_t _1707 = _1697 + _1706;
// adda: _1697 // addb: _1706 o: _1707 with obitwidth:16
int16_t _1708 = _1696 + _1707;
// adda: _1696 // addb: _1707 o: _1708 with obitwidth:16
int16_t _1709 = _1695 + _1708;
// adda: _1695 // addb: _1708 o: _1709 with obitwidth:16
int16_t _1710 = _1694 + _1709;
// adda: _1694 // addb: _1709 o: _1710 with obitwidth:16
int16_t _1711 = _1693 + _1710;
// adda: _1693 // addb: _1710 o: _1711 with obitwidth:16
int16_t _1712 = _1692 + _1711;
// adda: _1692 // addb: _1711 o: _1712 with obitwidth:16
int16_t _1713 = _1691 + _1712;
// adda: _1691 // addb: _1712 o: _1713 with obitwidth:16
int16_t _1714 = _1690 + _1713;
// adda: _1690 // addb: _1713 o: _1714 with obitwidth:16
int16_t _1715 = _1689 + _1714;
// adda: _1689 // addb: _1714 o: _1715 with obitwidth:16
int16_t _1716 = _1688 + _1715;
// adda: _1688 // addb: _1715 o: _1716 with obitwidth:16
int16_t _1717 = _output_cgra_stencil_7 + _1716;
// _output_cgra_stencil_7 added as input _output_cgra_stencil_7
// adda: self.in // addb: _1716 o: _1717 with obitwidth:16
int16_t _1718 = _1687 + _1717;
// adda: _1687 // addb: _1717 o: _1718 with obitwidth:16
// connected _1718 to the output port
}

hcompute_output_cgra_stencil_23() {
int16_t _1820 = _kernel_cgra_stencil_113 * _input_cgra_stencil_113;
// _kernel_cgra_stencil_113 added as input _kernel_cgra_stencil_113
// _input_cgra_stencil_113 added as input _input_cgra_stencil_113
// mula: self.in // mulb: self.in o: _1820 with obitwidth:16
int16_t _1821 = _kernel_cgra_stencil_114 * _input_cgra_stencil_114;
// _kernel_cgra_stencil_114 added as input _kernel_cgra_stencil_114
// _input_cgra_stencil_114 added as input _input_cgra_stencil_114
// mula: self.in // mulb: self.in o: _1821 with obitwidth:16
int16_t _1822 = _kernel_cgra_stencil_115 * _input_cgra_stencil_115;
// _kernel_cgra_stencil_115 added as input _kernel_cgra_stencil_115
// _input_cgra_stencil_115 added as input _input_cgra_stencil_115
// mula: self.in // mulb: self.in o: _1822 with obitwidth:16
int16_t _1823 = _kernel_cgra_stencil_116 * _input_cgra_stencil_116;
// _kernel_cgra_stencil_116 added as input _kernel_cgra_stencil_116
// _input_cgra_stencil_116 added as input _input_cgra_stencil_116
// mula: self.in // mulb: self.in o: _1823 with obitwidth:16
int16_t _1824 = _kernel_cgra_stencil_117 * _input_cgra_stencil_117;
// _kernel_cgra_stencil_117 added as input _kernel_cgra_stencil_117
// _input_cgra_stencil_117 added as input _input_cgra_stencil_117
// mula: self.in // mulb: self.in o: _1824 with obitwidth:16
int16_t _1825 = _kernel_cgra_stencil_118 * _input_cgra_stencil_118;
// _kernel_cgra_stencil_118 added as input _kernel_cgra_stencil_118
// _input_cgra_stencil_118 added as input _input_cgra_stencil_118
// mula: self.in // mulb: self.in o: _1825 with obitwidth:16
int16_t _1826 = _kernel_cgra_stencil_119 * _input_cgra_stencil_119;
// _kernel_cgra_stencil_119 added as input _kernel_cgra_stencil_119
// _input_cgra_stencil_119 added as input _input_cgra_stencil_119
// mula: self.in // mulb: self.in o: _1826 with obitwidth:16
int16_t _1827 = _kernel_cgra_stencil_120 * _input_cgra_stencil_120;
// _kernel_cgra_stencil_120 added as input _kernel_cgra_stencil_120
// _input_cgra_stencil_120 added as input _input_cgra_stencil_120
// mula: self.in // mulb: self.in o: _1827 with obitwidth:16
int16_t _1828 = _kernel_cgra_stencil_121 * _input_cgra_stencil_121;
// _kernel_cgra_stencil_121 added as input _kernel_cgra_stencil_121
// _input_cgra_stencil_121 added as input _input_cgra_stencil_121
// mula: self.in // mulb: self.in o: _1828 with obitwidth:16
int16_t _1829 = _kernel_cgra_stencil_122 * _input_cgra_stencil_122;
// _kernel_cgra_stencil_122 added as input _kernel_cgra_stencil_122
// _input_cgra_stencil_122 added as input _input_cgra_stencil_122
// mula: self.in // mulb: self.in o: _1829 with obitwidth:16
int16_t _1830 = _kernel_cgra_stencil_123 * _input_cgra_stencil_123;
// _kernel_cgra_stencil_123 added as input _kernel_cgra_stencil_123
// _input_cgra_stencil_123 added as input _input_cgra_stencil_123
// mula: self.in // mulb: self.in o: _1830 with obitwidth:16
int16_t _1831 = _kernel_cgra_stencil_124 * _input_cgra_stencil_124;
// _kernel_cgra_stencil_124 added as input _kernel_cgra_stencil_124
// _input_cgra_stencil_124 added as input _input_cgra_stencil_124
// mula: self.in // mulb: self.in o: _1831 with obitwidth:16
int16_t _1832 = _kernel_cgra_stencil_125 * _input_cgra_stencil_125;
// _kernel_cgra_stencil_125 added as input _kernel_cgra_stencil_125
// _input_cgra_stencil_125 added as input _input_cgra_stencil_125
// mula: self.in // mulb: self.in o: _1832 with obitwidth:16
int16_t _1833 = _kernel_cgra_stencil_126 * _input_cgra_stencil_126;
// _kernel_cgra_stencil_126 added as input _kernel_cgra_stencil_126
// _input_cgra_stencil_126 added as input _input_cgra_stencil_126
// mula: self.in // mulb: self.in o: _1833 with obitwidth:16
int16_t _1834 = _kernel_cgra_stencil_127 * _input_cgra_stencil_127;
// _kernel_cgra_stencil_127 added as input _kernel_cgra_stencil_127
// _input_cgra_stencil_127 added as input _input_cgra_stencil_127
// mula: self.in // mulb: self.in o: _1834 with obitwidth:16
int16_t _1835 = _kernel_cgra_stencil_128 * _input_cgra_stencil_128;
// _kernel_cgra_stencil_128 added as input _kernel_cgra_stencil_128
// _input_cgra_stencil_128 added as input _input_cgra_stencil_128
// mula: self.in // mulb: self.in o: _1835 with obitwidth:16
int16_t _1836 = _1834 + _1835;
// adda: _1834 // addb: _1835 o: _1836 with obitwidth:16
int16_t _1837 = _1833 + _1836;
// adda: _1833 // addb: _1836 o: _1837 with obitwidth:16
int16_t _1838 = _1832 + _1837;
// adda: _1832 // addb: _1837 o: _1838 with obitwidth:16
int16_t _1839 = _1831 + _1838;
// adda: _1831 // addb: _1838 o: _1839 with obitwidth:16
int16_t _1840 = _1830 + _1839;
// adda: _1830 // addb: _1839 o: _1840 with obitwidth:16
int16_t _1841 = _1829 + _1840;
// adda: _1829 // addb: _1840 o: _1841 with obitwidth:16
int16_t _1842 = _1828 + _1841;
// adda: _1828 // addb: _1841 o: _1842 with obitwidth:16
int16_t _1843 = _1827 + _1842;
// adda: _1827 // addb: _1842 o: _1843 with obitwidth:16
int16_t _1844 = _1826 + _1843;
// adda: _1826 // addb: _1843 o: _1844 with obitwidth:16
int16_t _1845 = _1825 + _1844;
// adda: _1825 // addb: _1844 o: _1845 with obitwidth:16
int16_t _1846 = _1824 + _1845;
// adda: _1824 // addb: _1845 o: _1846 with obitwidth:16
int16_t _1847 = _1823 + _1846;
// adda: _1823 // addb: _1846 o: _1847 with obitwidth:16
int16_t _1848 = _1822 + _1847;
// adda: _1822 // addb: _1847 o: _1848 with obitwidth:16
int16_t _1849 = _1821 + _1848;
// adda: _1821 // addb: _1848 o: _1849 with obitwidth:16
int16_t _1850 = _output_cgra_stencil_8 + _1849;
// _output_cgra_stencil_8 added as input _output_cgra_stencil_8
// adda: self.in // addb: _1849 o: _1850 with obitwidth:16
int16_t _1851 = _1820 + _1850;
// adda: _1820 // addb: _1850 o: _1851 with obitwidth:16
// connected _1851 to the output port
}

hcompute_output_cgra_stencil_24() {
int16_t _1953 = _kernel_cgra_stencil_129 * _input_cgra_stencil_129;
// _kernel_cgra_stencil_129 added as input _kernel_cgra_stencil_129
// _input_cgra_stencil_129 added as input _input_cgra_stencil_129
// mula: self.in // mulb: self.in o: _1953 with obitwidth:16
int16_t _1954 = _kernel_cgra_stencil_130 * _input_cgra_stencil_130;
// _kernel_cgra_stencil_130 added as input _kernel_cgra_stencil_130
// _input_cgra_stencil_130 added as input _input_cgra_stencil_130
// mula: self.in // mulb: self.in o: _1954 with obitwidth:16
int16_t _1955 = _kernel_cgra_stencil_131 * _input_cgra_stencil_131;
// _kernel_cgra_stencil_131 added as input _kernel_cgra_stencil_131
// _input_cgra_stencil_131 added as input _input_cgra_stencil_131
// mula: self.in // mulb: self.in o: _1955 with obitwidth:16
int16_t _1956 = _kernel_cgra_stencil_132 * _input_cgra_stencil_132;
// _kernel_cgra_stencil_132 added as input _kernel_cgra_stencil_132
// _input_cgra_stencil_132 added as input _input_cgra_stencil_132
// mula: self.in // mulb: self.in o: _1956 with obitwidth:16
int16_t _1957 = _kernel_cgra_stencil_133 * _input_cgra_stencil_133;
// _kernel_cgra_stencil_133 added as input _kernel_cgra_stencil_133
// _input_cgra_stencil_133 added as input _input_cgra_stencil_133
// mula: self.in // mulb: self.in o: _1957 with obitwidth:16
int16_t _1958 = _kernel_cgra_stencil_134 * _input_cgra_stencil_134;
// _kernel_cgra_stencil_134 added as input _kernel_cgra_stencil_134
// _input_cgra_stencil_134 added as input _input_cgra_stencil_134
// mula: self.in // mulb: self.in o: _1958 with obitwidth:16
int16_t _1959 = _kernel_cgra_stencil_135 * _input_cgra_stencil_135;
// _kernel_cgra_stencil_135 added as input _kernel_cgra_stencil_135
// _input_cgra_stencil_135 added as input _input_cgra_stencil_135
// mula: self.in // mulb: self.in o: _1959 with obitwidth:16
int16_t _1960 = _kernel_cgra_stencil_136 * _input_cgra_stencil_136;
// _kernel_cgra_stencil_136 added as input _kernel_cgra_stencil_136
// _input_cgra_stencil_136 added as input _input_cgra_stencil_136
// mula: self.in // mulb: self.in o: _1960 with obitwidth:16
int16_t _1961 = _kernel_cgra_stencil_137 * _input_cgra_stencil_137;
// _kernel_cgra_stencil_137 added as input _kernel_cgra_stencil_137
// _input_cgra_stencil_137 added as input _input_cgra_stencil_137
// mula: self.in // mulb: self.in o: _1961 with obitwidth:16
int16_t _1962 = _kernel_cgra_stencil_138 * _input_cgra_stencil_138;
// _kernel_cgra_stencil_138 added as input _kernel_cgra_stencil_138
// _input_cgra_stencil_138 added as input _input_cgra_stencil_138
// mula: self.in // mulb: self.in o: _1962 with obitwidth:16
int16_t _1963 = _kernel_cgra_stencil_139 * _input_cgra_stencil_139;
// _kernel_cgra_stencil_139 added as input _kernel_cgra_stencil_139
// _input_cgra_stencil_139 added as input _input_cgra_stencil_139
// mula: self.in // mulb: self.in o: _1963 with obitwidth:16
int16_t _1964 = _kernel_cgra_stencil_140 * _input_cgra_stencil_140;
// _kernel_cgra_stencil_140 added as input _kernel_cgra_stencil_140
// _input_cgra_stencil_140 added as input _input_cgra_stencil_140
// mula: self.in // mulb: self.in o: _1964 with obitwidth:16
int16_t _1965 = _kernel_cgra_stencil_141 * _input_cgra_stencil_141;
// _kernel_cgra_stencil_141 added as input _kernel_cgra_stencil_141
// _input_cgra_stencil_141 added as input _input_cgra_stencil_141
// mula: self.in // mulb: self.in o: _1965 with obitwidth:16
int16_t _1966 = _kernel_cgra_stencil_142 * _input_cgra_stencil_142;
// _kernel_cgra_stencil_142 added as input _kernel_cgra_stencil_142
// _input_cgra_stencil_142 added as input _input_cgra_stencil_142
// mula: self.in // mulb: self.in o: _1966 with obitwidth:16
int16_t _1967 = _kernel_cgra_stencil_143 * _input_cgra_stencil_143;
// _kernel_cgra_stencil_143 added as input _kernel_cgra_stencil_143
// _input_cgra_stencil_143 added as input _input_cgra_stencil_143
// mula: self.in // mulb: self.in o: _1967 with obitwidth:16
int16_t _1968 = _kernel_cgra_stencil_144 * _input_cgra_stencil_144;
// _kernel_cgra_stencil_144 added as input _kernel_cgra_stencil_144
// _input_cgra_stencil_144 added as input _input_cgra_stencil_144
// mula: self.in // mulb: self.in o: _1968 with obitwidth:16
int16_t _1969 = _1967 + _1968;
// adda: _1967 // addb: _1968 o: _1969 with obitwidth:16
int16_t _1970 = _1966 + _1969;
// adda: _1966 // addb: _1969 o: _1970 with obitwidth:16
int16_t _1971 = _1965 + _1970;
// adda: _1965 // addb: _1970 o: _1971 with obitwidth:16
int16_t _1972 = _1964 + _1971;
// adda: _1964 // addb: _1971 o: _1972 with obitwidth:16
int16_t _1973 = _1963 + _1972;
// adda: _1963 // addb: _1972 o: _1973 with obitwidth:16
int16_t _1974 = _1962 + _1973;
// adda: _1962 // addb: _1973 o: _1974 with obitwidth:16
int16_t _1975 = _1961 + _1974;
// adda: _1961 // addb: _1974 o: _1975 with obitwidth:16
int16_t _1976 = _1960 + _1975;
// adda: _1960 // addb: _1975 o: _1976 with obitwidth:16
int16_t _1977 = _1959 + _1976;
// adda: _1959 // addb: _1976 o: _1977 with obitwidth:16
int16_t _1978 = _1958 + _1977;
// adda: _1958 // addb: _1977 o: _1978 with obitwidth:16
int16_t _1979 = _1957 + _1978;
// adda: _1957 // addb: _1978 o: _1979 with obitwidth:16
int16_t _1980 = _1956 + _1979;
// adda: _1956 // addb: _1979 o: _1980 with obitwidth:16
int16_t _1981 = _1955 + _1980;
// adda: _1955 // addb: _1980 o: _1981 with obitwidth:16
int16_t _1982 = _1954 + _1981;
// adda: _1954 // addb: _1981 o: _1982 with obitwidth:16
int16_t _1983 = _output_cgra_stencil_9 + _1982;
// _output_cgra_stencil_9 added as input _output_cgra_stencil_9
// adda: self.in // addb: _1982 o: _1983 with obitwidth:16
int16_t _1984 = _1953 + _1983;
// adda: _1953 // addb: _1983 o: _1984 with obitwidth:16
// connected _1984 to the output port
}

hcompute_output_cgra_stencil_25() {
int16_t _2086 = _kernel_cgra_stencil_145 * _input_cgra_stencil_145;
// _kernel_cgra_stencil_145 added as input _kernel_cgra_stencil_145
// _input_cgra_stencil_145 added as input _input_cgra_stencil_145
// mula: self.in // mulb: self.in o: _2086 with obitwidth:16
int16_t _2087 = _kernel_cgra_stencil_146 * _input_cgra_stencil_146;
// _kernel_cgra_stencil_146 added as input _kernel_cgra_stencil_146
// _input_cgra_stencil_146 added as input _input_cgra_stencil_146
// mula: self.in // mulb: self.in o: _2087 with obitwidth:16
int16_t _2088 = _kernel_cgra_stencil_147 * _input_cgra_stencil_147;
// _kernel_cgra_stencil_147 added as input _kernel_cgra_stencil_147
// _input_cgra_stencil_147 added as input _input_cgra_stencil_147
// mula: self.in // mulb: self.in o: _2088 with obitwidth:16
int16_t _2089 = _kernel_cgra_stencil_148 * _input_cgra_stencil_148;
// _kernel_cgra_stencil_148 added as input _kernel_cgra_stencil_148
// _input_cgra_stencil_148 added as input _input_cgra_stencil_148
// mula: self.in // mulb: self.in o: _2089 with obitwidth:16
int16_t _2090 = _kernel_cgra_stencil_149 * _input_cgra_stencil_149;
// _kernel_cgra_stencil_149 added as input _kernel_cgra_stencil_149
// _input_cgra_stencil_149 added as input _input_cgra_stencil_149
// mula: self.in // mulb: self.in o: _2090 with obitwidth:16
int16_t _2091 = _kernel_cgra_stencil_150 * _input_cgra_stencil_150;
// _kernel_cgra_stencil_150 added as input _kernel_cgra_stencil_150
// _input_cgra_stencil_150 added as input _input_cgra_stencil_150
// mula: self.in // mulb: self.in o: _2091 with obitwidth:16
int16_t _2092 = _kernel_cgra_stencil_151 * _input_cgra_stencil_151;
// _kernel_cgra_stencil_151 added as input _kernel_cgra_stencil_151
// _input_cgra_stencil_151 added as input _input_cgra_stencil_151
// mula: self.in // mulb: self.in o: _2092 with obitwidth:16
int16_t _2093 = _kernel_cgra_stencil_152 * _input_cgra_stencil_152;
// _kernel_cgra_stencil_152 added as input _kernel_cgra_stencil_152
// _input_cgra_stencil_152 added as input _input_cgra_stencil_152
// mula: self.in // mulb: self.in o: _2093 with obitwidth:16
int16_t _2094 = _kernel_cgra_stencil_153 * _input_cgra_stencil_153;
// _kernel_cgra_stencil_153 added as input _kernel_cgra_stencil_153
// _input_cgra_stencil_153 added as input _input_cgra_stencil_153
// mula: self.in // mulb: self.in o: _2094 with obitwidth:16
int16_t _2095 = _kernel_cgra_stencil_154 * _input_cgra_stencil_154;
// _kernel_cgra_stencil_154 added as input _kernel_cgra_stencil_154
// _input_cgra_stencil_154 added as input _input_cgra_stencil_154
// mula: self.in // mulb: self.in o: _2095 with obitwidth:16
int16_t _2096 = _kernel_cgra_stencil_155 * _input_cgra_stencil_155;
// _kernel_cgra_stencil_155 added as input _kernel_cgra_stencil_155
// _input_cgra_stencil_155 added as input _input_cgra_stencil_155
// mula: self.in // mulb: self.in o: _2096 with obitwidth:16
int16_t _2097 = _kernel_cgra_stencil_156 * _input_cgra_stencil_156;
// _kernel_cgra_stencil_156 added as input _kernel_cgra_stencil_156
// _input_cgra_stencil_156 added as input _input_cgra_stencil_156
// mula: self.in // mulb: self.in o: _2097 with obitwidth:16
int16_t _2098 = _kernel_cgra_stencil_157 * _input_cgra_stencil_157;
// _kernel_cgra_stencil_157 added as input _kernel_cgra_stencil_157
// _input_cgra_stencil_157 added as input _input_cgra_stencil_157
// mula: self.in // mulb: self.in o: _2098 with obitwidth:16
int16_t _2099 = _kernel_cgra_stencil_158 * _input_cgra_stencil_158;
// _kernel_cgra_stencil_158 added as input _kernel_cgra_stencil_158
// _input_cgra_stencil_158 added as input _input_cgra_stencil_158
// mula: self.in // mulb: self.in o: _2099 with obitwidth:16
int16_t _2100 = _kernel_cgra_stencil_159 * _input_cgra_stencil_159;
// _kernel_cgra_stencil_159 added as input _kernel_cgra_stencil_159
// _input_cgra_stencil_159 added as input _input_cgra_stencil_159
// mula: self.in // mulb: self.in o: _2100 with obitwidth:16
int16_t _2101 = _kernel_cgra_stencil_160 * _input_cgra_stencil_160;
// _kernel_cgra_stencil_160 added as input _kernel_cgra_stencil_160
// _input_cgra_stencil_160 added as input _input_cgra_stencil_160
// mula: self.in // mulb: self.in o: _2101 with obitwidth:16
int16_t _2102 = _2100 + _2101;
// adda: _2100 // addb: _2101 o: _2102 with obitwidth:16
int16_t _2103 = _2099 + _2102;
// adda: _2099 // addb: _2102 o: _2103 with obitwidth:16
int16_t _2104 = _2098 + _2103;
// adda: _2098 // addb: _2103 o: _2104 with obitwidth:16
int16_t _2105 = _2097 + _2104;
// adda: _2097 // addb: _2104 o: _2105 with obitwidth:16
int16_t _2106 = _2096 + _2105;
// adda: _2096 // addb: _2105 o: _2106 with obitwidth:16
int16_t _2107 = _2095 + _2106;
// adda: _2095 // addb: _2106 o: _2107 with obitwidth:16
int16_t _2108 = _2094 + _2107;
// adda: _2094 // addb: _2107 o: _2108 with obitwidth:16
int16_t _2109 = _2093 + _2108;
// adda: _2093 // addb: _2108 o: _2109 with obitwidth:16
int16_t _2110 = _2092 + _2109;
// adda: _2092 // addb: _2109 o: _2110 with obitwidth:16
int16_t _2111 = _2091 + _2110;
// adda: _2091 // addb: _2110 o: _2111 with obitwidth:16
int16_t _2112 = _2090 + _2111;
// adda: _2090 // addb: _2111 o: _2112 with obitwidth:16
int16_t _2113 = _2089 + _2112;
// adda: _2089 // addb: _2112 o: _2113 with obitwidth:16
int16_t _2114 = _2088 + _2113;
// adda: _2088 // addb: _2113 o: _2114 with obitwidth:16
int16_t _2115 = _2087 + _2114;
// adda: _2087 // addb: _2114 o: _2115 with obitwidth:16
int16_t _2116 = _output_cgra_stencil_10 + _2115;
// _output_cgra_stencil_10 added as input _output_cgra_stencil_10
// adda: self.in // addb: _2115 o: _2116 with obitwidth:16
int16_t _2117 = _2086 + _2116;
// adda: _2086 // addb: _2116 o: _2117 with obitwidth:16
// connected _2117 to the output port
}

hcompute_output_cgra_stencil_26() {
int16_t _2219 = _kernel_cgra_stencil_161 * _input_cgra_stencil_161;
// _kernel_cgra_stencil_161 added as input _kernel_cgra_stencil_161
// _input_cgra_stencil_161 added as input _input_cgra_stencil_161
// mula: self.in // mulb: self.in o: _2219 with obitwidth:16
int16_t _2220 = _kernel_cgra_stencil_162 * _input_cgra_stencil_162;
// _kernel_cgra_stencil_162 added as input _kernel_cgra_stencil_162
// _input_cgra_stencil_162 added as input _input_cgra_stencil_162
// mula: self.in // mulb: self.in o: _2220 with obitwidth:16
int16_t _2221 = _kernel_cgra_stencil_163 * _input_cgra_stencil_163;
// _kernel_cgra_stencil_163 added as input _kernel_cgra_stencil_163
// _input_cgra_stencil_163 added as input _input_cgra_stencil_163
// mula: self.in // mulb: self.in o: _2221 with obitwidth:16
int16_t _2222 = _kernel_cgra_stencil_164 * _input_cgra_stencil_164;
// _kernel_cgra_stencil_164 added as input _kernel_cgra_stencil_164
// _input_cgra_stencil_164 added as input _input_cgra_stencil_164
// mula: self.in // mulb: self.in o: _2222 with obitwidth:16
int16_t _2223 = _kernel_cgra_stencil_165 * _input_cgra_stencil_165;
// _kernel_cgra_stencil_165 added as input _kernel_cgra_stencil_165
// _input_cgra_stencil_165 added as input _input_cgra_stencil_165
// mula: self.in // mulb: self.in o: _2223 with obitwidth:16
int16_t _2224 = _kernel_cgra_stencil_166 * _input_cgra_stencil_166;
// _kernel_cgra_stencil_166 added as input _kernel_cgra_stencil_166
// _input_cgra_stencil_166 added as input _input_cgra_stencil_166
// mula: self.in // mulb: self.in o: _2224 with obitwidth:16
int16_t _2225 = _kernel_cgra_stencil_167 * _input_cgra_stencil_167;
// _kernel_cgra_stencil_167 added as input _kernel_cgra_stencil_167
// _input_cgra_stencil_167 added as input _input_cgra_stencil_167
// mula: self.in // mulb: self.in o: _2225 with obitwidth:16
int16_t _2226 = _kernel_cgra_stencil_168 * _input_cgra_stencil_168;
// _kernel_cgra_stencil_168 added as input _kernel_cgra_stencil_168
// _input_cgra_stencil_168 added as input _input_cgra_stencil_168
// mula: self.in // mulb: self.in o: _2226 with obitwidth:16
int16_t _2227 = _kernel_cgra_stencil_169 * _input_cgra_stencil_169;
// _kernel_cgra_stencil_169 added as input _kernel_cgra_stencil_169
// _input_cgra_stencil_169 added as input _input_cgra_stencil_169
// mula: self.in // mulb: self.in o: _2227 with obitwidth:16
int16_t _2228 = _kernel_cgra_stencil_170 * _input_cgra_stencil_170;
// _kernel_cgra_stencil_170 added as input _kernel_cgra_stencil_170
// _input_cgra_stencil_170 added as input _input_cgra_stencil_170
// mula: self.in // mulb: self.in o: _2228 with obitwidth:16
int16_t _2229 = _kernel_cgra_stencil_171 * _input_cgra_stencil_171;
// _kernel_cgra_stencil_171 added as input _kernel_cgra_stencil_171
// _input_cgra_stencil_171 added as input _input_cgra_stencil_171
// mula: self.in // mulb: self.in o: _2229 with obitwidth:16
int16_t _2230 = _kernel_cgra_stencil_172 * _input_cgra_stencil_172;
// _kernel_cgra_stencil_172 added as input _kernel_cgra_stencil_172
// _input_cgra_stencil_172 added as input _input_cgra_stencil_172
// mula: self.in // mulb: self.in o: _2230 with obitwidth:16
int16_t _2231 = _kernel_cgra_stencil_173 * _input_cgra_stencil_173;
// _kernel_cgra_stencil_173 added as input _kernel_cgra_stencil_173
// _input_cgra_stencil_173 added as input _input_cgra_stencil_173
// mula: self.in // mulb: self.in o: _2231 with obitwidth:16
int16_t _2232 = _kernel_cgra_stencil_174 * _input_cgra_stencil_174;
// _kernel_cgra_stencil_174 added as input _kernel_cgra_stencil_174
// _input_cgra_stencil_174 added as input _input_cgra_stencil_174
// mula: self.in // mulb: self.in o: _2232 with obitwidth:16
int16_t _2233 = _kernel_cgra_stencil_175 * _input_cgra_stencil_175;
// _kernel_cgra_stencil_175 added as input _kernel_cgra_stencil_175
// _input_cgra_stencil_175 added as input _input_cgra_stencil_175
// mula: self.in // mulb: self.in o: _2233 with obitwidth:16
int16_t _2234 = _kernel_cgra_stencil_176 * _input_cgra_stencil_176;
// _kernel_cgra_stencil_176 added as input _kernel_cgra_stencil_176
// _input_cgra_stencil_176 added as input _input_cgra_stencil_176
// mula: self.in // mulb: self.in o: _2234 with obitwidth:16
int16_t _2235 = _2233 + _2234;
// adda: _2233 // addb: _2234 o: _2235 with obitwidth:16
int16_t _2236 = _2232 + _2235;
// adda: _2232 // addb: _2235 o: _2236 with obitwidth:16
int16_t _2237 = _2231 + _2236;
// adda: _2231 // addb: _2236 o: _2237 with obitwidth:16
int16_t _2238 = _2230 + _2237;
// adda: _2230 // addb: _2237 o: _2238 with obitwidth:16
int16_t _2239 = _2229 + _2238;
// adda: _2229 // addb: _2238 o: _2239 with obitwidth:16
int16_t _2240 = _2228 + _2239;
// adda: _2228 // addb: _2239 o: _2240 with obitwidth:16
int16_t _2241 = _2227 + _2240;
// adda: _2227 // addb: _2240 o: _2241 with obitwidth:16
int16_t _2242 = _2226 + _2241;
// adda: _2226 // addb: _2241 o: _2242 with obitwidth:16
int16_t _2243 = _2225 + _2242;
// adda: _2225 // addb: _2242 o: _2243 with obitwidth:16
int16_t _2244 = _2224 + _2243;
// adda: _2224 // addb: _2243 o: _2244 with obitwidth:16
int16_t _2245 = _2223 + _2244;
// adda: _2223 // addb: _2244 o: _2245 with obitwidth:16
int16_t _2246 = _2222 + _2245;
// adda: _2222 // addb: _2245 o: _2246 with obitwidth:16
int16_t _2247 = _2221 + _2246;
// adda: _2221 // addb: _2246 o: _2247 with obitwidth:16
int16_t _2248 = _2220 + _2247;
// adda: _2220 // addb: _2247 o: _2248 with obitwidth:16
int16_t _2249 = _output_cgra_stencil_11 + _2248;
// _output_cgra_stencil_11 added as input _output_cgra_stencil_11
// adda: self.in // addb: _2248 o: _2249 with obitwidth:16
int16_t _2250 = _2219 + _2249;
// adda: _2219 // addb: _2249 o: _2250 with obitwidth:16
// connected _2250 to the output port
}

hcompute_output_cgra_stencil_27() {
int16_t _2352 = _kernel_cgra_stencil_177 * _input_cgra_stencil_177;
// _kernel_cgra_stencil_177 added as input _kernel_cgra_stencil_177
// _input_cgra_stencil_177 added as input _input_cgra_stencil_177
// mula: self.in // mulb: self.in o: _2352 with obitwidth:16
int16_t _2353 = _kernel_cgra_stencil_178 * _input_cgra_stencil_178;
// _kernel_cgra_stencil_178 added as input _kernel_cgra_stencil_178
// _input_cgra_stencil_178 added as input _input_cgra_stencil_178
// mula: self.in // mulb: self.in o: _2353 with obitwidth:16
int16_t _2354 = _kernel_cgra_stencil_179 * _input_cgra_stencil_179;
// _kernel_cgra_stencil_179 added as input _kernel_cgra_stencil_179
// _input_cgra_stencil_179 added as input _input_cgra_stencil_179
// mula: self.in // mulb: self.in o: _2354 with obitwidth:16
int16_t _2355 = _kernel_cgra_stencil_180 * _input_cgra_stencil_180;
// _kernel_cgra_stencil_180 added as input _kernel_cgra_stencil_180
// _input_cgra_stencil_180 added as input _input_cgra_stencil_180
// mula: self.in // mulb: self.in o: _2355 with obitwidth:16
int16_t _2356 = _kernel_cgra_stencil_181 * _input_cgra_stencil_181;
// _kernel_cgra_stencil_181 added as input _kernel_cgra_stencil_181
// _input_cgra_stencil_181 added as input _input_cgra_stencil_181
// mula: self.in // mulb: self.in o: _2356 with obitwidth:16
int16_t _2357 = _kernel_cgra_stencil_182 * _input_cgra_stencil_182;
// _kernel_cgra_stencil_182 added as input _kernel_cgra_stencil_182
// _input_cgra_stencil_182 added as input _input_cgra_stencil_182
// mula: self.in // mulb: self.in o: _2357 with obitwidth:16
int16_t _2358 = _kernel_cgra_stencil_183 * _input_cgra_stencil_183;
// _kernel_cgra_stencil_183 added as input _kernel_cgra_stencil_183
// _input_cgra_stencil_183 added as input _input_cgra_stencil_183
// mula: self.in // mulb: self.in o: _2358 with obitwidth:16
int16_t _2359 = _kernel_cgra_stencil_184 * _input_cgra_stencil_184;
// _kernel_cgra_stencil_184 added as input _kernel_cgra_stencil_184
// _input_cgra_stencil_184 added as input _input_cgra_stencil_184
// mula: self.in // mulb: self.in o: _2359 with obitwidth:16
int16_t _2360 = _kernel_cgra_stencil_185 * _input_cgra_stencil_185;
// _kernel_cgra_stencil_185 added as input _kernel_cgra_stencil_185
// _input_cgra_stencil_185 added as input _input_cgra_stencil_185
// mula: self.in // mulb: self.in o: _2360 with obitwidth:16
int16_t _2361 = _kernel_cgra_stencil_186 * _input_cgra_stencil_186;
// _kernel_cgra_stencil_186 added as input _kernel_cgra_stencil_186
// _input_cgra_stencil_186 added as input _input_cgra_stencil_186
// mula: self.in // mulb: self.in o: _2361 with obitwidth:16
int16_t _2362 = _kernel_cgra_stencil_187 * _input_cgra_stencil_187;
// _kernel_cgra_stencil_187 added as input _kernel_cgra_stencil_187
// _input_cgra_stencil_187 added as input _input_cgra_stencil_187
// mula: self.in // mulb: self.in o: _2362 with obitwidth:16
int16_t _2363 = _kernel_cgra_stencil_188 * _input_cgra_stencil_188;
// _kernel_cgra_stencil_188 added as input _kernel_cgra_stencil_188
// _input_cgra_stencil_188 added as input _input_cgra_stencil_188
// mula: self.in // mulb: self.in o: _2363 with obitwidth:16
int16_t _2364 = _kernel_cgra_stencil_189 * _input_cgra_stencil_189;
// _kernel_cgra_stencil_189 added as input _kernel_cgra_stencil_189
// _input_cgra_stencil_189 added as input _input_cgra_stencil_189
// mula: self.in // mulb: self.in o: _2364 with obitwidth:16
int16_t _2365 = _kernel_cgra_stencil_190 * _input_cgra_stencil_190;
// _kernel_cgra_stencil_190 added as input _kernel_cgra_stencil_190
// _input_cgra_stencil_190 added as input _input_cgra_stencil_190
// mula: self.in // mulb: self.in o: _2365 with obitwidth:16
int16_t _2366 = _kernel_cgra_stencil_191 * _input_cgra_stencil_191;
// _kernel_cgra_stencil_191 added as input _kernel_cgra_stencil_191
// _input_cgra_stencil_191 added as input _input_cgra_stencil_191
// mula: self.in // mulb: self.in o: _2366 with obitwidth:16
int16_t _2367 = _kernel_cgra_stencil_192 * _input_cgra_stencil_192;
// _kernel_cgra_stencil_192 added as input _kernel_cgra_stencil_192
// _input_cgra_stencil_192 added as input _input_cgra_stencil_192
// mula: self.in // mulb: self.in o: _2367 with obitwidth:16
int16_t _2368 = _2366 + _2367;
// adda: _2366 // addb: _2367 o: _2368 with obitwidth:16
int16_t _2369 = _2365 + _2368;
// adda: _2365 // addb: _2368 o: _2369 with obitwidth:16
int16_t _2370 = _2364 + _2369;
// adda: _2364 // addb: _2369 o: _2370 with obitwidth:16
int16_t _2371 = _2363 + _2370;
// adda: _2363 // addb: _2370 o: _2371 with obitwidth:16
int16_t _2372 = _2362 + _2371;
// adda: _2362 // addb: _2371 o: _2372 with obitwidth:16
int16_t _2373 = _2361 + _2372;
// adda: _2361 // addb: _2372 o: _2373 with obitwidth:16
int16_t _2374 = _2360 + _2373;
// adda: _2360 // addb: _2373 o: _2374 with obitwidth:16
int16_t _2375 = _2359 + _2374;
// adda: _2359 // addb: _2374 o: _2375 with obitwidth:16
int16_t _2376 = _2358 + _2375;
// adda: _2358 // addb: _2375 o: _2376 with obitwidth:16
int16_t _2377 = _2357 + _2376;
// adda: _2357 // addb: _2376 o: _2377 with obitwidth:16
int16_t _2378 = _2356 + _2377;
// adda: _2356 // addb: _2377 o: _2378 with obitwidth:16
int16_t _2379 = _2355 + _2378;
// adda: _2355 // addb: _2378 o: _2379 with obitwidth:16
int16_t _2380 = _2354 + _2379;
// adda: _2354 // addb: _2379 o: _2380 with obitwidth:16
int16_t _2381 = _2353 + _2380;
// adda: _2353 // addb: _2380 o: _2381 with obitwidth:16
int16_t _2382 = _output_cgra_stencil_12 + _2381;
// _output_cgra_stencil_12 added as input _output_cgra_stencil_12
// adda: self.in // addb: _2381 o: _2382 with obitwidth:16
int16_t _2383 = _2352 + _2382;
// adda: _2352 // addb: _2382 o: _2383 with obitwidth:16
// connected _2383 to the output port
}

hcompute_output_cgra_stencil_28() {
int16_t _2485 = _kernel_cgra_stencil_193 * _input_cgra_stencil_193;
// _kernel_cgra_stencil_193 added as input _kernel_cgra_stencil_193
// _input_cgra_stencil_193 added as input _input_cgra_stencil_193
// mula: self.in // mulb: self.in o: _2485 with obitwidth:16
int16_t _2486 = _kernel_cgra_stencil_194 * _input_cgra_stencil_194;
// _kernel_cgra_stencil_194 added as input _kernel_cgra_stencil_194
// _input_cgra_stencil_194 added as input _input_cgra_stencil_194
// mula: self.in // mulb: self.in o: _2486 with obitwidth:16
int16_t _2487 = _kernel_cgra_stencil_195 * _input_cgra_stencil_195;
// _kernel_cgra_stencil_195 added as input _kernel_cgra_stencil_195
// _input_cgra_stencil_195 added as input _input_cgra_stencil_195
// mula: self.in // mulb: self.in o: _2487 with obitwidth:16
int16_t _2488 = _kernel_cgra_stencil_196 * _input_cgra_stencil_196;
// _kernel_cgra_stencil_196 added as input _kernel_cgra_stencil_196
// _input_cgra_stencil_196 added as input _input_cgra_stencil_196
// mula: self.in // mulb: self.in o: _2488 with obitwidth:16
int16_t _2489 = _kernel_cgra_stencil_197 * _input_cgra_stencil_197;
// _kernel_cgra_stencil_197 added as input _kernel_cgra_stencil_197
// _input_cgra_stencil_197 added as input _input_cgra_stencil_197
// mula: self.in // mulb: self.in o: _2489 with obitwidth:16
int16_t _2490 = _kernel_cgra_stencil_198 * _input_cgra_stencil_198;
// _kernel_cgra_stencil_198 added as input _kernel_cgra_stencil_198
// _input_cgra_stencil_198 added as input _input_cgra_stencil_198
// mula: self.in // mulb: self.in o: _2490 with obitwidth:16
int16_t _2491 = _kernel_cgra_stencil_199 * _input_cgra_stencil_199;
// _kernel_cgra_stencil_199 added as input _kernel_cgra_stencil_199
// _input_cgra_stencil_199 added as input _input_cgra_stencil_199
// mula: self.in // mulb: self.in o: _2491 with obitwidth:16
int16_t _2492 = _kernel_cgra_stencil_200 * _input_cgra_stencil_200;
// _kernel_cgra_stencil_200 added as input _kernel_cgra_stencil_200
// _input_cgra_stencil_200 added as input _input_cgra_stencil_200
// mula: self.in // mulb: self.in o: _2492 with obitwidth:16
int16_t _2493 = _kernel_cgra_stencil_201 * _input_cgra_stencil_201;
// _kernel_cgra_stencil_201 added as input _kernel_cgra_stencil_201
// _input_cgra_stencil_201 added as input _input_cgra_stencil_201
// mula: self.in // mulb: self.in o: _2493 with obitwidth:16
int16_t _2494 = _kernel_cgra_stencil_202 * _input_cgra_stencil_202;
// _kernel_cgra_stencil_202 added as input _kernel_cgra_stencil_202
// _input_cgra_stencil_202 added as input _input_cgra_stencil_202
// mula: self.in // mulb: self.in o: _2494 with obitwidth:16
int16_t _2495 = _kernel_cgra_stencil_203 * _input_cgra_stencil_203;
// _kernel_cgra_stencil_203 added as input _kernel_cgra_stencil_203
// _input_cgra_stencil_203 added as input _input_cgra_stencil_203
// mula: self.in // mulb: self.in o: _2495 with obitwidth:16
int16_t _2496 = _kernel_cgra_stencil_204 * _input_cgra_stencil_204;
// _kernel_cgra_stencil_204 added as input _kernel_cgra_stencil_204
// _input_cgra_stencil_204 added as input _input_cgra_stencil_204
// mula: self.in // mulb: self.in o: _2496 with obitwidth:16
int16_t _2497 = _kernel_cgra_stencil_205 * _input_cgra_stencil_205;
// _kernel_cgra_stencil_205 added as input _kernel_cgra_stencil_205
// _input_cgra_stencil_205 added as input _input_cgra_stencil_205
// mula: self.in // mulb: self.in o: _2497 with obitwidth:16
int16_t _2498 = _kernel_cgra_stencil_206 * _input_cgra_stencil_206;
// _kernel_cgra_stencil_206 added as input _kernel_cgra_stencil_206
// _input_cgra_stencil_206 added as input _input_cgra_stencil_206
// mula: self.in // mulb: self.in o: _2498 with obitwidth:16
int16_t _2499 = _kernel_cgra_stencil_207 * _input_cgra_stencil_207;
// _kernel_cgra_stencil_207 added as input _kernel_cgra_stencil_207
// _input_cgra_stencil_207 added as input _input_cgra_stencil_207
// mula: self.in // mulb: self.in o: _2499 with obitwidth:16
int16_t _2500 = _kernel_cgra_stencil_208 * _input_cgra_stencil_208;
// _kernel_cgra_stencil_208 added as input _kernel_cgra_stencil_208
// _input_cgra_stencil_208 added as input _input_cgra_stencil_208
// mula: self.in // mulb: self.in o: _2500 with obitwidth:16
int16_t _2501 = _2499 + _2500;
// adda: _2499 // addb: _2500 o: _2501 with obitwidth:16
int16_t _2502 = _2498 + _2501;
// adda: _2498 // addb: _2501 o: _2502 with obitwidth:16
int16_t _2503 = _2497 + _2502;
// adda: _2497 // addb: _2502 o: _2503 with obitwidth:16
int16_t _2504 = _2496 + _2503;
// adda: _2496 // addb: _2503 o: _2504 with obitwidth:16
int16_t _2505 = _2495 + _2504;
// adda: _2495 // addb: _2504 o: _2505 with obitwidth:16
int16_t _2506 = _2494 + _2505;
// adda: _2494 // addb: _2505 o: _2506 with obitwidth:16
int16_t _2507 = _2493 + _2506;
// adda: _2493 // addb: _2506 o: _2507 with obitwidth:16
int16_t _2508 = _2492 + _2507;
// adda: _2492 // addb: _2507 o: _2508 with obitwidth:16
int16_t _2509 = _2491 + _2508;
// adda: _2491 // addb: _2508 o: _2509 with obitwidth:16
int16_t _2510 = _2490 + _2509;
// adda: _2490 // addb: _2509 o: _2510 with obitwidth:16
int16_t _2511 = _2489 + _2510;
// adda: _2489 // addb: _2510 o: _2511 with obitwidth:16
int16_t _2512 = _2488 + _2511;
// adda: _2488 // addb: _2511 o: _2512 with obitwidth:16
int16_t _2513 = _2487 + _2512;
// adda: _2487 // addb: _2512 o: _2513 with obitwidth:16
int16_t _2514 = _2486 + _2513;
// adda: _2486 // addb: _2513 o: _2514 with obitwidth:16
int16_t _2515 = _output_cgra_stencil_13 + _2514;
// _output_cgra_stencil_13 added as input _output_cgra_stencil_13
// adda: self.in // addb: _2514 o: _2515 with obitwidth:16
int16_t _2516 = _2485 + _2515;
// adda: _2485 // addb: _2515 o: _2516 with obitwidth:16
// connected _2516 to the output port
}

hcompute_output_cgra_stencil_29() {
int16_t _2618 = _kernel_cgra_stencil_209 * _input_cgra_stencil_209;
// _kernel_cgra_stencil_209 added as input _kernel_cgra_stencil_209
// _input_cgra_stencil_209 added as input _input_cgra_stencil_209
// mula: self.in // mulb: self.in o: _2618 with obitwidth:16
int16_t _2619 = _kernel_cgra_stencil_210 * _input_cgra_stencil_210;
// _kernel_cgra_stencil_210 added as input _kernel_cgra_stencil_210
// _input_cgra_stencil_210 added as input _input_cgra_stencil_210
// mula: self.in // mulb: self.in o: _2619 with obitwidth:16
int16_t _2620 = _kernel_cgra_stencil_211 * _input_cgra_stencil_211;
// _kernel_cgra_stencil_211 added as input _kernel_cgra_stencil_211
// _input_cgra_stencil_211 added as input _input_cgra_stencil_211
// mula: self.in // mulb: self.in o: _2620 with obitwidth:16
int16_t _2621 = _kernel_cgra_stencil_212 * _input_cgra_stencil_212;
// _kernel_cgra_stencil_212 added as input _kernel_cgra_stencil_212
// _input_cgra_stencil_212 added as input _input_cgra_stencil_212
// mula: self.in // mulb: self.in o: _2621 with obitwidth:16
int16_t _2622 = _kernel_cgra_stencil_213 * _input_cgra_stencil_213;
// _kernel_cgra_stencil_213 added as input _kernel_cgra_stencil_213
// _input_cgra_stencil_213 added as input _input_cgra_stencil_213
// mula: self.in // mulb: self.in o: _2622 with obitwidth:16
int16_t _2623 = _kernel_cgra_stencil_214 * _input_cgra_stencil_214;
// _kernel_cgra_stencil_214 added as input _kernel_cgra_stencil_214
// _input_cgra_stencil_214 added as input _input_cgra_stencil_214
// mula: self.in // mulb: self.in o: _2623 with obitwidth:16
int16_t _2624 = _kernel_cgra_stencil_215 * _input_cgra_stencil_215;
// _kernel_cgra_stencil_215 added as input _kernel_cgra_stencil_215
// _input_cgra_stencil_215 added as input _input_cgra_stencil_215
// mula: self.in // mulb: self.in o: _2624 with obitwidth:16
int16_t _2625 = _kernel_cgra_stencil_216 * _input_cgra_stencil_216;
// _kernel_cgra_stencil_216 added as input _kernel_cgra_stencil_216
// _input_cgra_stencil_216 added as input _input_cgra_stencil_216
// mula: self.in // mulb: self.in o: _2625 with obitwidth:16
int16_t _2626 = _kernel_cgra_stencil_217 * _input_cgra_stencil_217;
// _kernel_cgra_stencil_217 added as input _kernel_cgra_stencil_217
// _input_cgra_stencil_217 added as input _input_cgra_stencil_217
// mula: self.in // mulb: self.in o: _2626 with obitwidth:16
int16_t _2627 = _kernel_cgra_stencil_218 * _input_cgra_stencil_218;
// _kernel_cgra_stencil_218 added as input _kernel_cgra_stencil_218
// _input_cgra_stencil_218 added as input _input_cgra_stencil_218
// mula: self.in // mulb: self.in o: _2627 with obitwidth:16
int16_t _2628 = _kernel_cgra_stencil_219 * _input_cgra_stencil_219;
// _kernel_cgra_stencil_219 added as input _kernel_cgra_stencil_219
// _input_cgra_stencil_219 added as input _input_cgra_stencil_219
// mula: self.in // mulb: self.in o: _2628 with obitwidth:16
int16_t _2629 = _kernel_cgra_stencil_220 * _input_cgra_stencil_220;
// _kernel_cgra_stencil_220 added as input _kernel_cgra_stencil_220
// _input_cgra_stencil_220 added as input _input_cgra_stencil_220
// mula: self.in // mulb: self.in o: _2629 with obitwidth:16
int16_t _2630 = _kernel_cgra_stencil_221 * _input_cgra_stencil_221;
// _kernel_cgra_stencil_221 added as input _kernel_cgra_stencil_221
// _input_cgra_stencil_221 added as input _input_cgra_stencil_221
// mula: self.in // mulb: self.in o: _2630 with obitwidth:16
int16_t _2631 = _kernel_cgra_stencil_222 * _input_cgra_stencil_222;
// _kernel_cgra_stencil_222 added as input _kernel_cgra_stencil_222
// _input_cgra_stencil_222 added as input _input_cgra_stencil_222
// mula: self.in // mulb: self.in o: _2631 with obitwidth:16
int16_t _2632 = _kernel_cgra_stencil_223 * _input_cgra_stencil_223;
// _kernel_cgra_stencil_223 added as input _kernel_cgra_stencil_223
// _input_cgra_stencil_223 added as input _input_cgra_stencil_223
// mula: self.in // mulb: self.in o: _2632 with obitwidth:16
int16_t _2633 = _kernel_cgra_stencil_224 * _input_cgra_stencil_224;
// _kernel_cgra_stencil_224 added as input _kernel_cgra_stencil_224
// _input_cgra_stencil_224 added as input _input_cgra_stencil_224
// mula: self.in // mulb: self.in o: _2633 with obitwidth:16
int16_t _2634 = _2632 + _2633;
// adda: _2632 // addb: _2633 o: _2634 with obitwidth:16
int16_t _2635 = _2631 + _2634;
// adda: _2631 // addb: _2634 o: _2635 with obitwidth:16
int16_t _2636 = _2630 + _2635;
// adda: _2630 // addb: _2635 o: _2636 with obitwidth:16
int16_t _2637 = _2629 + _2636;
// adda: _2629 // addb: _2636 o: _2637 with obitwidth:16
int16_t _2638 = _2628 + _2637;
// adda: _2628 // addb: _2637 o: _2638 with obitwidth:16
int16_t _2639 = _2627 + _2638;
// adda: _2627 // addb: _2638 o: _2639 with obitwidth:16
int16_t _2640 = _2626 + _2639;
// adda: _2626 // addb: _2639 o: _2640 with obitwidth:16
int16_t _2641 = _2625 + _2640;
// adda: _2625 // addb: _2640 o: _2641 with obitwidth:16
int16_t _2642 = _2624 + _2641;
// adda: _2624 // addb: _2641 o: _2642 with obitwidth:16
int16_t _2643 = _2623 + _2642;
// adda: _2623 // addb: _2642 o: _2643 with obitwidth:16
int16_t _2644 = _2622 + _2643;
// adda: _2622 // addb: _2643 o: _2644 with obitwidth:16
int16_t _2645 = _2621 + _2644;
// adda: _2621 // addb: _2644 o: _2645 with obitwidth:16
int16_t _2646 = _2620 + _2645;
// adda: _2620 // addb: _2645 o: _2646 with obitwidth:16
int16_t _2647 = _2619 + _2646;
// adda: _2619 // addb: _2646 o: _2647 with obitwidth:16
int16_t _2648 = _output_cgra_stencil_14 + _2647;
// _output_cgra_stencil_14 added as input _output_cgra_stencil_14
// adda: self.in // addb: _2647 o: _2648 with obitwidth:16
int16_t _2649 = _2618 + _2648;
// adda: _2618 // addb: _2648 o: _2649 with obitwidth:16
// connected _2649 to the output port
}

hcompute_output_cgra_stencil_30() {
int16_t _2751 = _kernel_cgra_stencil_225 * _input_cgra_stencil_225;
// _kernel_cgra_stencil_225 added as input _kernel_cgra_stencil_225
// _input_cgra_stencil_225 added as input _input_cgra_stencil_225
// mula: self.in // mulb: self.in o: _2751 with obitwidth:16
int16_t _2752 = _kernel_cgra_stencil_226 * _input_cgra_stencil_226;
// _kernel_cgra_stencil_226 added as input _kernel_cgra_stencil_226
// _input_cgra_stencil_226 added as input _input_cgra_stencil_226
// mula: self.in // mulb: self.in o: _2752 with obitwidth:16
int16_t _2753 = _kernel_cgra_stencil_227 * _input_cgra_stencil_227;
// _kernel_cgra_stencil_227 added as input _kernel_cgra_stencil_227
// _input_cgra_stencil_227 added as input _input_cgra_stencil_227
// mula: self.in // mulb: self.in o: _2753 with obitwidth:16
int16_t _2754 = _kernel_cgra_stencil_228 * _input_cgra_stencil_228;
// _kernel_cgra_stencil_228 added as input _kernel_cgra_stencil_228
// _input_cgra_stencil_228 added as input _input_cgra_stencil_228
// mula: self.in // mulb: self.in o: _2754 with obitwidth:16
int16_t _2755 = _kernel_cgra_stencil_229 * _input_cgra_stencil_229;
// _kernel_cgra_stencil_229 added as input _kernel_cgra_stencil_229
// _input_cgra_stencil_229 added as input _input_cgra_stencil_229
// mula: self.in // mulb: self.in o: _2755 with obitwidth:16
int16_t _2756 = _kernel_cgra_stencil_230 * _input_cgra_stencil_230;
// _kernel_cgra_stencil_230 added as input _kernel_cgra_stencil_230
// _input_cgra_stencil_230 added as input _input_cgra_stencil_230
// mula: self.in // mulb: self.in o: _2756 with obitwidth:16
int16_t _2757 = _kernel_cgra_stencil_231 * _input_cgra_stencil_231;
// _kernel_cgra_stencil_231 added as input _kernel_cgra_stencil_231
// _input_cgra_stencil_231 added as input _input_cgra_stencil_231
// mula: self.in // mulb: self.in o: _2757 with obitwidth:16
int16_t _2758 = _kernel_cgra_stencil_232 * _input_cgra_stencil_232;
// _kernel_cgra_stencil_232 added as input _kernel_cgra_stencil_232
// _input_cgra_stencil_232 added as input _input_cgra_stencil_232
// mula: self.in // mulb: self.in o: _2758 with obitwidth:16
int16_t _2759 = _kernel_cgra_stencil_233 * _input_cgra_stencil_233;
// _kernel_cgra_stencil_233 added as input _kernel_cgra_stencil_233
// _input_cgra_stencil_233 added as input _input_cgra_stencil_233
// mula: self.in // mulb: self.in o: _2759 with obitwidth:16
int16_t _2760 = _kernel_cgra_stencil_234 * _input_cgra_stencil_234;
// _kernel_cgra_stencil_234 added as input _kernel_cgra_stencil_234
// _input_cgra_stencil_234 added as input _input_cgra_stencil_234
// mula: self.in // mulb: self.in o: _2760 with obitwidth:16
int16_t _2761 = _kernel_cgra_stencil_235 * _input_cgra_stencil_235;
// _kernel_cgra_stencil_235 added as input _kernel_cgra_stencil_235
// _input_cgra_stencil_235 added as input _input_cgra_stencil_235
// mula: self.in // mulb: self.in o: _2761 with obitwidth:16
int16_t _2762 = _kernel_cgra_stencil_236 * _input_cgra_stencil_236;
// _kernel_cgra_stencil_236 added as input _kernel_cgra_stencil_236
// _input_cgra_stencil_236 added as input _input_cgra_stencil_236
// mula: self.in // mulb: self.in o: _2762 with obitwidth:16
int16_t _2763 = _kernel_cgra_stencil_237 * _input_cgra_stencil_237;
// _kernel_cgra_stencil_237 added as input _kernel_cgra_stencil_237
// _input_cgra_stencil_237 added as input _input_cgra_stencil_237
// mula: self.in // mulb: self.in o: _2763 with obitwidth:16
int16_t _2764 = _kernel_cgra_stencil_238 * _input_cgra_stencil_238;
// _kernel_cgra_stencil_238 added as input _kernel_cgra_stencil_238
// _input_cgra_stencil_238 added as input _input_cgra_stencil_238
// mula: self.in // mulb: self.in o: _2764 with obitwidth:16
int16_t _2765 = _kernel_cgra_stencil_239 * _input_cgra_stencil_239;
// _kernel_cgra_stencil_239 added as input _kernel_cgra_stencil_239
// _input_cgra_stencil_239 added as input _input_cgra_stencil_239
// mula: self.in // mulb: self.in o: _2765 with obitwidth:16
int16_t _2766 = _kernel_cgra_stencil_240 * _input_cgra_stencil_240;
// _kernel_cgra_stencil_240 added as input _kernel_cgra_stencil_240
// _input_cgra_stencil_240 added as input _input_cgra_stencil_240
// mula: self.in // mulb: self.in o: _2766 with obitwidth:16
int16_t _2767 = _2765 + _2766;
// adda: _2765 // addb: _2766 o: _2767 with obitwidth:16
int16_t _2768 = _2764 + _2767;
// adda: _2764 // addb: _2767 o: _2768 with obitwidth:16
int16_t _2769 = _2763 + _2768;
// adda: _2763 // addb: _2768 o: _2769 with obitwidth:16
int16_t _2770 = _2762 + _2769;
// adda: _2762 // addb: _2769 o: _2770 with obitwidth:16
int16_t _2771 = _2761 + _2770;
// adda: _2761 // addb: _2770 o: _2771 with obitwidth:16
int16_t _2772 = _2760 + _2771;
// adda: _2760 // addb: _2771 o: _2772 with obitwidth:16
int16_t _2773 = _2759 + _2772;
// adda: _2759 // addb: _2772 o: _2773 with obitwidth:16
int16_t _2774 = _2758 + _2773;
// adda: _2758 // addb: _2773 o: _2774 with obitwidth:16
int16_t _2775 = _2757 + _2774;
// adda: _2757 // addb: _2774 o: _2775 with obitwidth:16
int16_t _2776 = _2756 + _2775;
// adda: _2756 // addb: _2775 o: _2776 with obitwidth:16
int16_t _2777 = _2755 + _2776;
// adda: _2755 // addb: _2776 o: _2777 with obitwidth:16
int16_t _2778 = _2754 + _2777;
// adda: _2754 // addb: _2777 o: _2778 with obitwidth:16
int16_t _2779 = _2753 + _2778;
// adda: _2753 // addb: _2778 o: _2779 with obitwidth:16
int16_t _2780 = _2752 + _2779;
// adda: _2752 // addb: _2779 o: _2780 with obitwidth:16
int16_t _2781 = _output_cgra_stencil_15 + _2780;
// _output_cgra_stencil_15 added as input _output_cgra_stencil_15
// adda: self.in // addb: _2780 o: _2781 with obitwidth:16
int16_t _2782 = _2751 + _2781;
// adda: _2751 // addb: _2781 o: _2782 with obitwidth:16
// connected _2782 to the output port
}

hcompute_output_cgra_stencil_31() {
int16_t _2884 = _kernel_cgra_stencil_241 * _input_cgra_stencil_241;
// _kernel_cgra_stencil_241 added as input _kernel_cgra_stencil_241
// _input_cgra_stencil_241 added as input _input_cgra_stencil_241
// mula: self.in // mulb: self.in o: _2884 with obitwidth:16
int16_t _2885 = _kernel_cgra_stencil_242 * _input_cgra_stencil_242;
// _kernel_cgra_stencil_242 added as input _kernel_cgra_stencil_242
// _input_cgra_stencil_242 added as input _input_cgra_stencil_242
// mula: self.in // mulb: self.in o: _2885 with obitwidth:16
int16_t _2886 = _kernel_cgra_stencil_243 * _input_cgra_stencil_243;
// _kernel_cgra_stencil_243 added as input _kernel_cgra_stencil_243
// _input_cgra_stencil_243 added as input _input_cgra_stencil_243
// mula: self.in // mulb: self.in o: _2886 with obitwidth:16
int16_t _2887 = _kernel_cgra_stencil_244 * _input_cgra_stencil_244;
// _kernel_cgra_stencil_244 added as input _kernel_cgra_stencil_244
// _input_cgra_stencil_244 added as input _input_cgra_stencil_244
// mula: self.in // mulb: self.in o: _2887 with obitwidth:16
int16_t _2888 = _kernel_cgra_stencil_245 * _input_cgra_stencil_245;
// _kernel_cgra_stencil_245 added as input _kernel_cgra_stencil_245
// _input_cgra_stencil_245 added as input _input_cgra_stencil_245
// mula: self.in // mulb: self.in o: _2888 with obitwidth:16
int16_t _2889 = _kernel_cgra_stencil_246 * _input_cgra_stencil_246;
// _kernel_cgra_stencil_246 added as input _kernel_cgra_stencil_246
// _input_cgra_stencil_246 added as input _input_cgra_stencil_246
// mula: self.in // mulb: self.in o: _2889 with obitwidth:16
int16_t _2890 = _kernel_cgra_stencil_247 * _input_cgra_stencil_247;
// _kernel_cgra_stencil_247 added as input _kernel_cgra_stencil_247
// _input_cgra_stencil_247 added as input _input_cgra_stencil_247
// mula: self.in // mulb: self.in o: _2890 with obitwidth:16
int16_t _2891 = _kernel_cgra_stencil_248 * _input_cgra_stencil_248;
// _kernel_cgra_stencil_248 added as input _kernel_cgra_stencil_248
// _input_cgra_stencil_248 added as input _input_cgra_stencil_248
// mula: self.in // mulb: self.in o: _2891 with obitwidth:16
int16_t _2892 = _kernel_cgra_stencil_249 * _input_cgra_stencil_249;
// _kernel_cgra_stencil_249 added as input _kernel_cgra_stencil_249
// _input_cgra_stencil_249 added as input _input_cgra_stencil_249
// mula: self.in // mulb: self.in o: _2892 with obitwidth:16
int16_t _2893 = _kernel_cgra_stencil_250 * _input_cgra_stencil_250;
// _kernel_cgra_stencil_250 added as input _kernel_cgra_stencil_250
// _input_cgra_stencil_250 added as input _input_cgra_stencil_250
// mula: self.in // mulb: self.in o: _2893 with obitwidth:16
int16_t _2894 = _kernel_cgra_stencil_251 * _input_cgra_stencil_251;
// _kernel_cgra_stencil_251 added as input _kernel_cgra_stencil_251
// _input_cgra_stencil_251 added as input _input_cgra_stencil_251
// mula: self.in // mulb: self.in o: _2894 with obitwidth:16
int16_t _2895 = _kernel_cgra_stencil_252 * _input_cgra_stencil_252;
// _kernel_cgra_stencil_252 added as input _kernel_cgra_stencil_252
// _input_cgra_stencil_252 added as input _input_cgra_stencil_252
// mula: self.in // mulb: self.in o: _2895 with obitwidth:16
int16_t _2896 = _kernel_cgra_stencil_253 * _input_cgra_stencil_253;
// _kernel_cgra_stencil_253 added as input _kernel_cgra_stencil_253
// _input_cgra_stencil_253 added as input _input_cgra_stencil_253
// mula: self.in // mulb: self.in o: _2896 with obitwidth:16
int16_t _2897 = _kernel_cgra_stencil_254 * _input_cgra_stencil_254;
// _kernel_cgra_stencil_254 added as input _kernel_cgra_stencil_254
// _input_cgra_stencil_254 added as input _input_cgra_stencil_254
// mula: self.in // mulb: self.in o: _2897 with obitwidth:16
int16_t _2898 = _kernel_cgra_stencil_255 * _input_cgra_stencil_255;
// _kernel_cgra_stencil_255 added as input _kernel_cgra_stencil_255
// _input_cgra_stencil_255 added as input _input_cgra_stencil_255
// mula: self.in // mulb: self.in o: _2898 with obitwidth:16
int16_t _2899 = _kernel_cgra_stencil_256 * _input_cgra_stencil_256;
// _kernel_cgra_stencil_256 added as input _kernel_cgra_stencil_256
// _input_cgra_stencil_256 added as input _input_cgra_stencil_256
// mula: self.in // mulb: self.in o: _2899 with obitwidth:16
int16_t _2900 = _2898 + _2899;
// adda: _2898 // addb: _2899 o: _2900 with obitwidth:16
int16_t _2901 = _2897 + _2900;
// adda: _2897 // addb: _2900 o: _2901 with obitwidth:16
int16_t _2902 = _2896 + _2901;
// adda: _2896 // addb: _2901 o: _2902 with obitwidth:16
int16_t _2903 = _2895 + _2902;
// adda: _2895 // addb: _2902 o: _2903 with obitwidth:16
int16_t _2904 = _2894 + _2903;
// adda: _2894 // addb: _2903 o: _2904 with obitwidth:16
int16_t _2905 = _2893 + _2904;
// adda: _2893 // addb: _2904 o: _2905 with obitwidth:16
int16_t _2906 = _2892 + _2905;
// adda: _2892 // addb: _2905 o: _2906 with obitwidth:16
int16_t _2907 = _2891 + _2906;
// adda: _2891 // addb: _2906 o: _2907 with obitwidth:16
int16_t _2908 = _2890 + _2907;
// adda: _2890 // addb: _2907 o: _2908 with obitwidth:16
int16_t _2909 = _2889 + _2908;
// adda: _2889 // addb: _2908 o: _2909 with obitwidth:16
int16_t _2910 = _2888 + _2909;
// adda: _2888 // addb: _2909 o: _2910 with obitwidth:16
int16_t _2911 = _2887 + _2910;
// adda: _2887 // addb: _2910 o: _2911 with obitwidth:16
int16_t _2912 = _2886 + _2911;
// adda: _2886 // addb: _2911 o: _2912 with obitwidth:16
int16_t _2913 = _2885 + _2912;
// adda: _2885 // addb: _2912 o: _2913 with obitwidth:16
int16_t _2914 = _output_cgra_stencil_16 + _2913;
// _output_cgra_stencil_16 added as input _output_cgra_stencil_16
// adda: self.in // addb: _2913 o: _2914 with obitwidth:16
int16_t _2915 = _2884 + _2914;
// adda: _2884 // addb: _2914 o: _2915 with obitwidth:16
// connected _2915 to the output port
}

hcompute_output_glb_stencil() {
// _output_cgra_stencil_17 added as input _output_cgra_stencil_17
// connected _output_cgra_stencil_17 to the output port
}

hcompute_output_glb_stencil_1() {
// _output_cgra_stencil_18 added as input _output_cgra_stencil_18
// connected _output_cgra_stencil_18 to the output port
}

hcompute_output_glb_stencil_2() {
// _output_cgra_stencil_19 added as input _output_cgra_stencil_19
// connected _output_cgra_stencil_19 to the output port
}

hcompute_output_glb_stencil_3() {
// _output_cgra_stencil_20 added as input _output_cgra_stencil_20
// connected _output_cgra_stencil_20 to the output port
}

hcompute_output_glb_stencil_4() {
// _output_cgra_stencil_21 added as input _output_cgra_stencil_21
// connected _output_cgra_stencil_21 to the output port
}

hcompute_output_glb_stencil_5() {
// _output_cgra_stencil_22 added as input _output_cgra_stencil_22
// connected _output_cgra_stencil_22 to the output port
}

hcompute_output_glb_stencil_6() {
// _output_cgra_stencil_23 added as input _output_cgra_stencil_23
// connected _output_cgra_stencil_23 to the output port
}

hcompute_output_glb_stencil_7() {
// _output_cgra_stencil_24 added as input _output_cgra_stencil_24
// connected _output_cgra_stencil_24 to the output port
}

hcompute_hw_output_stencil() {
// _output_glb_stencil_1 added as input _output_glb_stencil_1
// connected _output_glb_stencil_1 to the output port
}

hcompute_hw_output_stencil_1() {
// _output_glb_stencil_2 added as input _output_glb_stencil_2
// connected _output_glb_stencil_2 to the output port
}

hcompute_hw_output_stencil_2() {
// _output_glb_stencil_3 added as input _output_glb_stencil_3
// connected _output_glb_stencil_3 to the output port
}

hcompute_hw_output_stencil_3() {
// _output_glb_stencil_4 added as input _output_glb_stencil_4
// connected _output_glb_stencil_4 to the output port
}

hcompute_hw_output_stencil_4() {
// _output_glb_stencil_5 added as input _output_glb_stencil_5
// connected _output_glb_stencil_5 to the output port
}

hcompute_hw_output_stencil_5() {
// _output_glb_stencil_6 added as input _output_glb_stencil_6
// connected _output_glb_stencil_6 to the output port
}

hcompute_hw_output_stencil_6() {
// _output_glb_stencil_7 added as input _output_glb_stencil_7
// connected _output_glb_stencil_7 to the output port
}

hcompute_hw_output_stencil_7() {
// _output_glb_stencil_8 added as input _output_glb_stencil_8
// connected _output_glb_stencil_8 to the output port
}

