$date
  Sat Sep 19 18:18:17 2020
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module tb_mux $end
$var reg 1 ! a $end
$var reg 1 " b $end
$var reg 1 # c $end
$var reg 1 $ d $end
$var reg 1 % s0 $end
$var reg 1 & s1 $end
$var reg 1 ' z $end
$scope module uut $end
$var reg 1 ( a $end
$var reg 1 ) b $end
$var reg 1 * c $end
$var reg 1 + d $end
$var reg 1 , s0 $end
$var reg 1 - s1 $end
$var reg 1 . z $end
$var reg 1 / temp1 $end
$var reg 1 0 temp2 $end
$scope module m1 $end
$var reg 1 1 a $end
$var reg 1 2 b $end
$var reg 1 3 s $end
$var reg 1 4 z $end
$upscope $end
$scope module m2 $end
$var reg 1 5 a $end
$var reg 1 6 b $end
$var reg 1 7 s $end
$var reg 1 8 z $end
$upscope $end
$scope module m3 $end
$var reg 1 9 a $end
$var reg 1 : b $end
$var reg 1 ; s $end
$var reg 1 < z $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
0!
0"
0#
0$
0%
0&
0'
0(
0)
0*
0+
0,
0-
0.
0/
00
01
02
03
04
05
06
07
08
09
0:
0;
0<
#100000000
1!
1#
1'
1(
1*
1.
1/
10
11
14
15
18
19
1:
1<
#200000000
1%
0'
1,
0.
0/
00
13
04
17
08
09
0:
0<
#300000000
0%
1&
1'
0,
1-
1.
1/
10
03
14
07
18
19
1:
1;
1<
#400000000
1%
0'
1,
0.
0/
00
13
04
17
08
09
0:
0<
#500000000
