design_1.v,verilog,xil_defaultlib,../../../bd/design_1/sim/design_1.v,
design_1_Register_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_Register_0_0/sim/design_1_Register_0_0.v,
xlconstant_v1_1_vl_rfs.v,verilog,xlconstant_v1_1_5,../../../../az_CA_arm.srcs/sources_1/bd/design_1/ipshared/4649/hdl/xlconstant_v1_1_vl_rfs.v,
design_1_xlconstant_3_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_xlconstant_3_0/sim/design_1_xlconstant_3_0.v,
design_1_Control_Unit_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_Control_Unit_0_0/sim/design_1_Control_Unit_0_0.v,
xlslice_v1_0_vl_rfs.v,verilog,xlslice_v1_0_1,../../../../az_CA_arm.srcs/sources_1/bd/design_1/ipshared/f3db/hdl/xlslice_v1_0_vl_rfs.v,
design_1_xlslice_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_xlslice_0_0/sim/design_1_xlslice_0_0.v,
design_1_xlslice_1_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_xlslice_1_0/sim/design_1_xlslice_1_0.v,
design_1_xlslice_0_1.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_xlslice_0_1/sim/design_1_xlslice_0_1.v,
design_1_status_register_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_status_register_0_0/sim/design_1_status_register_0_0.v,
design_1_Condition_Check_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_Condition_Check_0_0/sim/design_1_Condition_Check_0_0.v,
design_1_xlslice_0_2.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_xlslice_0_2/sim/design_1_xlslice_0_2.v,
design_1_RegisterFile_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_RegisterFile_0_0/sim/design_1_RegisterFile_0_0.v,
design_1_xlslice_0_3.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_xlslice_0_3/sim/design_1_xlslice_0_3.v,
design_1_xlslice_0_4.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_xlslice_0_4/sim/design_1_xlslice_0_4.v,
design_1_Mux_1_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_Mux_1_0/sim/design_1_Mux_1_0.v,
design_1_xlconstant_0_1.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_xlconstant_0_1/sim/design_1_xlconstant_0_1.v,
xlconcat_v2_1_vl_rfs.v,verilog,xlconcat_v2_1_1,../../../../az_CA_arm.srcs/sources_1/bd/design_1/ipshared/2f66/hdl/xlconcat_v2_1_vl_rfs.v,
design_1_xlconcat_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_xlconcat_0_0/sim/design_1_xlconcat_0_0.v,
design_1_not_gate_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_not_gate_0_0/sim/design_1_not_gate_0_0.v,
design_1_OR_Gate_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_OR_Gate_0_0/sim/design_1_OR_Gate_0_0.v,
design_1_xlslice_0_5.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_xlslice_0_5/sim/design_1_xlslice_0_5.v,
design_1_Adder_32_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_Adder_32_0_0/sim/design_1_Adder_32_0_0.v,
design_1_ALU_1_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_ALU_1_0/sim/design_1_ALU_1_0.v,
design_1_OR_Gate_1_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_OR_Gate_1_0/sim/design_1_OR_Gate_1_0.v,
design_1_xlslice_0_6.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_xlslice_0_6/sim/design_1_xlslice_0_6.v,
design_1_xlslice_0_7.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_xlslice_0_7/sim/design_1_xlslice_0_7.v,
design_1_xlslice_0_11.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_xlslice_0_11/sim/design_1_xlslice_0_11.v,
design_1_xlslice_0_12.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_xlslice_0_12/sim/design_1_xlslice_0_12.v,
design_1_xlslice_0_13.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_xlslice_0_13/sim/design_1_xlslice_0_13.v,
design_1_xlslice_0_14.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_xlslice_0_14/sim/design_1_xlslice_0_14.v,
design_1_xlslice_0_8.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_xlslice_0_8/sim/design_1_xlslice_0_8.v,
design_1_xlslice_0_9.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_xlslice_0_9/sim/design_1_xlslice_0_9.v,
design_1_Id_Exe_Pipeline_Regi_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_Id_Exe_Pipeline_Regi_0_0/sim/design_1_Id_Exe_Pipeline_Regi_0_0.v,
design_1_xlconstant_2_5.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_xlconstant_2_5/sim/design_1_xlconstant_2_5.v,
design_1_xlslice_0_10.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_xlslice_0_10/sim/design_1_xlslice_0_10.v,
dist_mem_gen_v8_0.v,verilog,dist_mem_gen_v8_0_12,../../../../az_CA_arm.srcs/sources_1/bd/design_1/ipshared/d46a/simulation/dist_mem_gen_v8_0.v,
design_1_dist_mem_gen_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_dist_mem_gen_0_0/sim/design_1_dist_mem_gen_0_0.v,
design_1_dist_mem_gen_1_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_dist_mem_gen_1_0/sim/design_1_dist_mem_gen_1_0.v,
design_1_Hazard_unit_0_4.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_Hazard_unit_0_4/sim/design_1_Hazard_unit_0_4.v,
design_1_not_gate_0_1.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_not_gate_0_1/sim/design_1_not_gate_0_1.v,
design_1_OR_Gate_0_1.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_OR_Gate_0_1/sim/design_1_OR_Gate_0_1.v,
design_1_xlslice_0_15.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_xlslice_0_15/sim/design_1_xlslice_0_15.v,
design_1_Adder_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_Adder_0_0_1/sim/design_1_Adder_0_0.v,
design_1_PC_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_PC_0_0_1/sim/design_1_PC_0_0.v,
design_1_xlconstant_1_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_xlconstant_1_0/sim/design_1_xlconstant_1_0.v,
design_1_xlconstant_1_1.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_xlconstant_1_1/sim/design_1_xlconstant_1_1.v,
design_1_Execute_Memory_Stage_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_Execute_Memory_Stage_0_0/sim/design_1_Execute_Memory_Stage_0_0.v,
design_1_Memory_WriteBack_Sta_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_Memory_WriteBack_Sta_0_0/sim/design_1_Memory_WriteBack_Sta_0_0.v,
design_1_Val2_Generator_1_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_Val2_Generator_1_0/sim/design_1_Val2_Generator_1_0.v,
design_1_My_mux_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_My_mux_0_0/sim/design_1_My_mux_0_0.v,
design_1_My_mux_1_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_My_mux_1_0/sim/design_1_My_mux_1_0.v,
design_1_My_mux_2_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_My_mux_2_0/sim/design_1_My_mux_2_0.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
