// Seed: 812749607
module module_0 (
    input wor id_0,
    output supply1 id_1,
    input tri0 id_2,
    output tri id_3,
    input wand id_4,
    input tri id_5,
    output wor id_6,
    input supply0 id_7,
    input wor id_8,
    output tri0 id_9,
    input wand id_10,
    input wire module_0,
    output supply0 id_12,
    input tri0 id_13,
    output wire id_14,
    input supply1 id_15,
    output uwire id_16,
    input tri0 id_17
);
  wire [-1 : 1 'b0] id_19 = id_0;
  assign module_1.id_3 = 0;
endmodule
module module_1 (
    input supply1 id_0,
    input uwire id_1,
    input wire id_2,
    input tri0 id_3,
    output wor id_4,
    input supply1 id_5,
    input supply1 id_6,
    output supply0 id_7,
    input supply1 id_8,
    input supply0 id_9,
    input wire id_10,
    input uwire id_11,
    input wand id_12,
    output wand id_13
);
  logic id_15;
  ;
  module_0 modCall_1 (
      id_8,
      id_4,
      id_11,
      id_4,
      id_9,
      id_2,
      id_7,
      id_5,
      id_1,
      id_7,
      id_9,
      id_10,
      id_7,
      id_12,
      id_4,
      id_1,
      id_4,
      id_3
  );
  wire id_16;
  ;
endmodule
