#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Thu Mar 24 15:15:41 2022
# Process ID: 10192
# Current directory: C:/Users/yvvan/Documents/Research/Vivado_Verilog_Tutorial/lab6/lab6_2_4_up_counter
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent9428 C:\Users\yvvan\Documents\Research\Vivado_Verilog_Tutorial\lab6\lab6_2_4_up_counter\lab6_2_4.xpr
# Log file: C:/Users/yvvan/Documents/Research/Vivado_Verilog_Tutorial/lab6/lab6_2_4_up_counter/vivado.log
# Journal file: C:/Users/yvvan/Documents/Research/Vivado_Verilog_Tutorial/lab6/lab6_2_4_up_counter\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/yvvan/Documents/Research/Vivado_Verilog_Tutorial/lab6/lab6_2_4_up_counter/lab6_2_4.xpr
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
launch_simulation
source down_counter_tb.tcl
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
close_sim
