

Microchip MPLAB XC8 Assembler V2.30 build 20200825195618 
                                                                                               Thu Oct 08 19:54:35 2020

Microchip MPLAB XC8 C Compiler v2.30 (Free license) build 20200825195618 Og1 
     1                           	processor	18F2550
     2                           	fnconf	rparam,??,?,0
     3                           	pagewidth 120
     4                           	opt	flic
     5                           	psect	cinit,global,reloc=2,class=CODE,delta=1
     6                           	psect	cstackCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
     7                           	psect	text0,global,reloc=2,class=CODE,delta=1
     8                           	psect	intsave_regs,global,class=BIGRAM,space=1,delta=1,noexec
     9                           	psect	rparam,global,class=COMRAM,space=1,delta=1,noexec
    10                           	psect	idloc,global,abs,ovrld,class=IDLOC,space=5,delta=1,noexec
    11                           	psect	config,global,abs,ovrld,class=CONFIG,space=4,delta=1,noexec
    12  0000                     
    13                           ; Version 2.20
    14                           ; Generated 12/02/2020 GMT
    15                           ; 
    16                           ; Copyright Â© 2020, Microchip Technology Inc. and its subsidiaries ("Microchip")
    17                           ; All rights reserved.
    18                           ; 
    19                           ; This software is developed by Microchip Technology Inc. and its subsidiaries ("Microch
      +                          ip").
    20                           ; 
    21                           ; Redistribution and use in source and binary forms, with or without modification, are
    22                           ; permitted provided that the following conditions are met:
    23                           ; 
    24                           ;     1. Redistributions of source code must retain the above copyright notice, this lis
      +                          t of
    25                           ;        conditions and the following disclaimer.
    26                           ; 
    27                           ;     2. Redistributions in binary form must reproduce the above copyright notice, this 
      +                          list
    28                           ;        of conditions and the following disclaimer in the documentation and/or other
    29                           ;        materials provided with the distribution.
    30                           ; 
    31                           ;     3. Microchip's name may not be used to endorse or promote products derived from th
      +                          is
    32                           ;        software without specific prior written permission.
    33                           ; 
    34                           ; THIS SOFTWARE IS PROVIDED BY MICROCHIP "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
    35                           ; INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS F
      +                          OR
    36                           ; PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL MICROCHIP BE LIABLE FOR ANY DIRECT, INDIREC
      +                          T,
    37                           ; INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING BUT NOT LIMITED TO
    38                           ; PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA OR PROFITS; OR BUSINESS
    39                           ; INTERRUPTION) HOWSOEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, ST
      +                          RICT
    40                           ; LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE U
      +                          SE OF
    41                           ; THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
    42                           ; 
    43                           ; 
    44                           ; Code-generator required, PIC18F2550 Definitions
    45                           ; 
    46                           ; SFR Addresses
    47  0000                     _T2CONbits	set	4042
    48  0000                     _TMR2	set	4044
    49  0000                     _CCP1CON	set	4029
    50  0000                     _T2CON	set	4042
    51  0000                     _TRISCbits	set	3988
    52  0000                     _CCPR1L	set	4030
    53  0000                     _PR2	set	4043
    54                           
    55                           ; #config settings
    56                           
    57                           	psect	cinit
    58  007FD8                     __pcinit:
    59                           	callstack 0
    60  007FD8                     start_initialization:
    61                           	callstack 0
    62  007FD8                     __initialization:
    63                           	callstack 0
    64  007FD8                     end_of_initialization:
    65                           	callstack 0
    66  007FD8                     __end_of__initialization:
    67                           	callstack 0
    68  007FD8  0100               	movlb	0
    69  007FDA  EFEF  F03F         	goto	_main	;jump to C main() function
    70                           
    71                           	psect	cstackCOMRAM
    72  000000                     __pcstackCOMRAM:
    73                           	callstack 0
    74  000000                     
    75                           ; 1 bytes @ 0x0
    76 ;;
    77 ;;Main: autosize = 0, tempsize = 0, incstack = 0, save=0
    78 ;;
    79 ;; *************** function _main *****************
    80 ;; Defined at:
    81 ;;		line 72 in file "PWM.c"
    82 ;; Parameters:    Size  Location     Type
    83 ;;		None
    84 ;; Auto vars:     Size  Location     Type
    85 ;;		None
    86 ;; Return value:  Size  Location     Type
    87 ;;                  1    wreg      void 
    88 ;; Registers used:
    89 ;;		wreg, status,2
    90 ;; Tracked objects:
    91 ;;		On entry : 0/0
    92 ;;		On exit  : 0/0
    93 ;;		Unchanged: 0/0
    94 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7
    95 ;;      Params:         0       0       0       0       0       0       0       0       0
    96 ;;      Locals:         0       0       0       0       0       0       0       0       0
    97 ;;      Temps:          0       0       0       0       0       0       0       0       0
    98 ;;      Totals:         0       0       0       0       0       0       0       0       0
    99 ;;Total ram usage:        0 bytes
   100 ;; This function calls:
   101 ;;		Nothing
   102 ;; This function is called by:
   103 ;;		Startup code after reset
   104 ;; This function uses a non-reentrant model
   105 ;;
   106                           
   107                           	psect	text0
   108  007FDE                     __ptext0:
   109                           	callstack 0
   110  007FDE                     _main:
   111                           	callstack 31
   112  007FDE                     
   113                           ;PWM.c: 73:     PR2 = 0x26;
   114  007FDE  0E26               	movlw	38
   115  007FE0  6ECB               	movwf	203,c	;volatile
   116                           
   117                           ;PWM.c: 74:     CCPR1L = 0x1F;
   118  007FE2  0E1F               	movlw	31
   119  007FE4  6EBE               	movwf	190,c	;volatile
   120  007FE6                     
   121                           ;PWM.c: 75:     TRISCbits.RC1 = 0;
   122  007FE6  9294               	bcf	148,1,c	;volatile
   123  007FE8                     
   124                           ;PWM.c: 76:     TRISCbits.RC2 = 0;
   125  007FE8  9494               	bcf	148,2,c	;volatile
   126                           
   127                           ;PWM.c: 77:     T2CON = 0x03;
   128  007FEA  0E03               	movlw	3
   129  007FEC  6ECA               	movwf	202,c	;volatile
   130                           
   131                           ;PWM.c: 78:     CCP1CON = 0x0C;
   132  007FEE  0E0C               	movlw	12
   133  007FF0  6EBD               	movwf	189,c	;volatile
   134                           
   135                           ;PWM.c: 79:     TMR2 = 0;
   136  007FF2  0E00               	movlw	0
   137  007FF4  6ECC               	movwf	204,c	;volatile
   138  007FF6                     
   139                           ;PWM.c: 80:     T2CONbits.TMR2ON = 1;
   140  007FF6  84CA               	bsf	202,2,c	;volatile
   141  007FF8                     l19:
   142  007FF8  EFFC  F03F         	goto	l19
   143  007FFC  EF00  F000         	goto	start
   144  008000                     __end_of_main:
   145                           	callstack 0
   146  0000                     
   147                           	psect	rparam
   148  0000                     
   149                           	psect	idloc
   150                           
   151                           ;Config register IDLOC0 @ 0x200000
   152                           ;	unspecified, using default values
   153  200000                     	org	2097152
   154  200000  FF                 	db	255
   155                           
   156                           ;Config register IDLOC1 @ 0x200001
   157                           ;	unspecified, using default values
   158  200001                     	org	2097153
   159  200001  FF                 	db	255
   160                           
   161                           ;Config register IDLOC2 @ 0x200002
   162                           ;	unspecified, using default values
   163  200002                     	org	2097154
   164  200002  FF                 	db	255
   165                           
   166                           ;Config register IDLOC3 @ 0x200003
   167                           ;	unspecified, using default values
   168  200003                     	org	2097155
   169  200003  FF                 	db	255
   170                           
   171                           ;Config register IDLOC4 @ 0x200004
   172                           ;	unspecified, using default values
   173  200004                     	org	2097156
   174  200004  FF                 	db	255
   175                           
   176                           ;Config register IDLOC5 @ 0x200005
   177                           ;	unspecified, using default values
   178  200005                     	org	2097157
   179  200005  FF                 	db	255
   180                           
   181                           ;Config register IDLOC6 @ 0x200006
   182                           ;	unspecified, using default values
   183  200006                     	org	2097158
   184  200006  FF                 	db	255
   185                           
   186                           ;Config register IDLOC7 @ 0x200007
   187                           ;	unspecified, using default values
   188  200007                     	org	2097159
   189  200007  FF                 	db	255
   190                           
   191                           	psect	config
   192                           
   193                           ;Config register CONFIG1L @ 0x300000
   194                           ;	PLL Prescaler Selection bits
   195                           ;	PLLDIV = 1, No prescale (4 MHz oscillator input drives PLL directly)
   196                           ;	System Clock Postscaler Selection bits
   197                           ;	CPUDIV = OSC1_PLL2, [Primary Oscillator Src: /1][96 MHz PLL Src: /2]
   198                           ;	USB Clock Selection bit (used in Full-Speed USB mode only; UCFG:FSEN = 1)
   199                           ;	USBDIV = 1, USB clock source comes directly from the primary oscillator block with no 
      +                          postscale
   200  300000                     	org	3145728
   201  300000  00                 	db	0
   202                           
   203                           ;Config register CONFIG1H @ 0x300001
   204                           ;	Oscillator Selection bits
   205                           ;	FOSC = INTOSCIO_EC, Internal oscillator, port function on RA6, EC used by USB (INTIO)
   206                           ;	Fail-Safe Clock Monitor Enable bit
   207                           ;	FCMEN = OFF, Fail-Safe Clock Monitor disabled
   208                           ;	Internal/External Oscillator Switchover bit
   209                           ;	IESO = ON, Oscillator Switchover mode enabled
   210  300001                     	org	3145729
   211  300001  88                 	db	136
   212                           
   213                           ;Config register CONFIG2L @ 0x300002
   214                           ;	Power-up Timer Enable bit
   215                           ;	PWRT = ON, PWRT enabled
   216                           ;	Brown-out Reset Enable bits
   217                           ;	BOR = OFF, Brown-out Reset disabled in hardware and software
   218                           ;	Brown-out Reset Voltage bits
   219                           ;	BORV = 3, Minimum setting 2.05V
   220                           ;	USB Voltage Regulator Enable bit
   221                           ;	VREGEN = OFF, USB voltage regulator disabled
   222  300002                     	org	3145730
   223  300002  18                 	db	24
   224                           
   225                           ;Config register CONFIG2H @ 0x300003
   226                           ;	Watchdog Timer Enable bit
   227                           ;	WDT = OFF, WDT disabled (control is placed on the SWDTEN bit)
   228                           ;	Watchdog Timer Postscale Select bits
   229                           ;	WDTPS = 32768, 1:32768
   230  300003                     	org	3145731
   231  300003  1E                 	db	30
   232                           
   233                           ; Padding undefined space
   234  300004                     	org	3145732
   235  300004  FF                 	db	255
   236                           
   237                           ;Config register CONFIG3H @ 0x300005
   238                           ;	CCP2 MUX bit
   239                           ;	CCP2MX = ON, CCP2 input/output is multiplexed with RC1
   240                           ;	PORTB A/D Enable bit
   241                           ;	PBADEN = OFF, PORTB<4:0> pins are configured as digital I/O on Reset
   242                           ;	Low-Power Timer 1 Oscillator Enable bit
   243                           ;	LPT1OSC = OFF, Timer1 configured for higher power operation
   244                           ;	MCLR Pin Enable bit
   245                           ;	MCLRE = OFF, RE3 input pin enabled; MCLR pin disabled
   246  300005                     	org	3145733
   247  300005  01                 	db	1
   248                           
   249                           ;Config register CONFIG4L @ 0x300006
   250                           ;	Stack Full/Underflow Reset Enable bit
   251                           ;	STVREN = ON, Stack full/underflow will cause Reset
   252                           ;	Single-Supply ICSP Enable bit
   253                           ;	LVP = OFF, Single-Supply ICSP disabled
   254                           ;	Extended Instruction Set Enable bit
   255                           ;	XINST = OFF, Instruction set extension and Indexed Addressing mode disabled (Legacy mo
      +                          de)
   256                           ;	Background Debugger Enable bit
   257                           ;	DEBUG = 0x1, unprogrammed default
   258  300006                     	org	3145734
   259  300006  81                 	db	129
   260                           
   261                           ; Padding undefined space
   262  300007                     	org	3145735
   263  300007  FF                 	db	255
   264                           
   265                           ;Config register CONFIG5L @ 0x300008
   266                           ;	Code Protection bit
   267                           ;	CP0 = OFF, Block 0 (000800-001FFFh) is not code-protected
   268                           ;	Code Protection bit
   269                           ;	CP1 = OFF, Block 1 (002000-003FFFh) is not code-protected
   270                           ;	Code Protection bit
   271                           ;	CP2 = OFF, Block 2 (004000-005FFFh) is not code-protected
   272                           ;	Code Protection bit
   273                           ;	CP3 = OFF, Block 3 (006000-007FFFh) is not code-protected
   274  300008                     	org	3145736
   275  300008  0F                 	db	15
   276                           
   277                           ;Config register CONFIG5H @ 0x300009
   278                           ;	Boot Block Code Protection bit
   279                           ;	CPB = OFF, Boot block (000000-0007FFh) is not code-protected
   280                           ;	Data EEPROM Code Protection bit
   281                           ;	CPD = OFF, Data EEPROM is not code-protected
   282  300009                     	org	3145737
   283  300009  C0                 	db	192
   284                           
   285                           ;Config register CONFIG6L @ 0x30000A
   286                           ;	Write Protection bit
   287                           ;	WRT0 = OFF, Block 0 (000800-001FFFh) is not write-protected
   288                           ;	Write Protection bit
   289                           ;	WRT1 = OFF, Block 1 (002000-003FFFh) is not write-protected
   290                           ;	Write Protection bit
   291                           ;	WRT2 = OFF, Block 2 (004000-005FFFh) is not write-protected
   292                           ;	Write Protection bit
   293                           ;	WRT3 = OFF, Block 3 (006000-007FFFh) is not write-protected
   294  30000A                     	org	3145738
   295  30000A  0F                 	db	15
   296                           
   297                           ;Config register CONFIG6H @ 0x30000B
   298                           ;	Configuration Register Write Protection bit
   299                           ;	WRTC = OFF, Configuration registers (300000-3000FFh) are not write-protected
   300                           ;	Boot Block Write Protection bit
   301                           ;	WRTB = OFF, Boot block (000000-0007FFh) is not write-protected
   302                           ;	Data EEPROM Write Protection bit
   303                           ;	WRTD = OFF, Data EEPROM is not write-protected
   304  30000B                     	org	3145739
   305  30000B  E0                 	db	224
   306                           
   307                           ;Config register CONFIG7L @ 0x30000C
   308                           ;	Table Read Protection bit
   309                           ;	EBTR0 = OFF, Block 0 (000800-001FFFh) is not protected from table reads executed in ot
      +                          her blocks
   310                           ;	Table Read Protection bit
   311                           ;	EBTR1 = OFF, Block 1 (002000-003FFFh) is not protected from table reads executed in ot
      +                          her blocks
   312                           ;	Table Read Protection bit
   313                           ;	EBTR2 = OFF, Block 2 (004000-005FFFh) is not protected from table reads executed in ot
      +                          her blocks
   314                           ;	Table Read Protection bit
   315                           ;	EBTR3 = OFF, Block 3 (006000-007FFFh) is not protected from table reads executed in ot
      +                          her blocks
   316  30000C                     	org	3145740
   317  30000C  0F                 	db	15
   318                           
   319                           ;Config register CONFIG7H @ 0x30000D
   320                           ;	Boot Block Table Read Protection bit
   321                           ;	EBTRB = OFF, Boot block (000000-0007FFh) is not protected from table reads executed in
      +                           other blocks
   322  30000D                     	org	3145741
   323  30000D  40                 	db	64
   324                           tosu	equ	0xFFF
   325                           tosh	equ	0xFFE
   326                           tosl	equ	0xFFD
   327                           stkptr	equ	0xFFC
   328                           pclatu	equ	0xFFB
   329                           pclath	equ	0xFFA
   330                           pcl	equ	0xFF9
   331                           tblptru	equ	0xFF8
   332                           tblptrh	equ	0xFF7
   333                           tblptrl	equ	0xFF6
   334                           tablat	equ	0xFF5
   335                           prodh	equ	0xFF4
   336                           prodl	equ	0xFF3
   337                           indf0	equ	0xFEF
   338                           postinc0	equ	0xFEE
   339                           postdec0	equ	0xFED
   340                           preinc0	equ	0xFEC
   341                           plusw0	equ	0xFEB
   342                           fsr0h	equ	0xFEA
   343                           fsr0l	equ	0xFE9
   344                           wreg	equ	0xFE8
   345                           indf1	equ	0xFE7
   346                           postinc1	equ	0xFE6
   347                           postdec1	equ	0xFE5
   348                           preinc1	equ	0xFE4
   349                           plusw1	equ	0xFE3
   350                           fsr1h	equ	0xFE2
   351                           fsr1l	equ	0xFE1
   352                           bsr	equ	0xFE0
   353                           indf2	equ	0xFDF
   354                           postinc2	equ	0xFDE
   355                           postdec2	equ	0xFDD
   356                           preinc2	equ	0xFDC
   357                           plusw2	equ	0xFDB
   358                           fsr2h	equ	0xFDA
   359                           fsr2l	equ	0xFD9
   360                           status	equ	0xFD8

Data Sizes:
    Strings     0
    Constant    0
    Data        0
    BSS         0
    Persistent  0
    Stack       0

Auto Spaces:
    Space          Size  Autos    Used
    COMRAM           95      0       0
    BANK0           160      0       0
    BANK1           256      0       0
    BANK2           256      0       0
    BANK3           256      0       0
    BANK4           256      0       0
    BANK5           256      0       0
    BANK6           256      0       0
    BANK7           256      0       0

Pointer List with Targets:

    None.

Critical Paths under _main in COMRAM

    None.

Critical Paths under _main in BANK0

    None.

Critical Paths under _main in BANK1

    None.

Critical Paths under _main in BANK2

    None.

Critical Paths under _main in BANK3

    None.

Critical Paths under _main in BANK4

    None.

Critical Paths under _main in BANK5

    None.

Critical Paths under _main in BANK6

    None.

Critical Paths under _main in BANK7

    None.

Call Graph Tables:

 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (0) _main                                                 0     0      0       0
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 0
 ---------------------------------------------------------------------------------

 Call Graph Graphs:

 _main (ROOT)

 Address spaces:
Name               Size   Autos  Total    Cost      Usage
BITCOMRAM           5F      0       0       0        0.0%
EEDATA             100      0       0       0        0.0%
NULL                 0      0       0       0        0.0%
CODE                 0      0       0       0        0.0%
COMRAM              5F      0       0       1        0.0%
STACK                0      0       0       2        0.0%
DATA                 0      0       0       3        0.0%
BITBANK0            A0      0       0       4        0.0%
BANK0               A0      0       0       5        0.0%
BITBANK1           100      0       0       6        0.0%
BANK1              100      0       0       7        0.0%
BITBANK2           100      0       0       8        0.0%
BANK2              100      0       0       9        0.0%
BITBANK3           100      0       0      10        0.0%
BANK3              100      0       0      11        0.0%
BITBANK4           100      0       0      12        0.0%
BANK4              100      0       0      13        0.0%
BITBANK5           100      0       0      14        0.0%
BANK5              100      0       0      15        0.0%
BITBANK6           100      0       0      16        0.0%
BANK6              100      0       0      17        0.0%
BITBANK7           100      0       0      18        0.0%
BANK7              100      0       0      19        0.0%
ABS                  0      0       0      20        0.0%
BIGRAM             7FF      0       0      21        0.0%
BITSFR               0      0       0     200        0.0%
SFR                  0      0       0     200        0.0%


Microchip Technology PIC18 Macro Assembler V2.30 build 20200825195618 
Symbol Table                                                                                   Thu Oct 08 19:54:35 2020

                     l20 7FF8                       l19 7FF8                      l700 7FE6  
                    l702 7FE8                      l704 7FF6                      l698 7FDE  
                    _PR2 000FCB                     _TMR2 000FCC                     _main 7FDE  
                   start 0000             ___param_bank 000000                    ?_main 0000  
                  _T2CON 000FCA          __initialization 7FD8             __end_of_main 8000  
                 ??_main 0000            __activetblptr 000000                   _CCPR1L 000FBE  
             __accesstop 0060  __end_of__initialization 7FD8            ___rparam_used 000001  
         __pcstackCOMRAM 0000                  _CCP1CON 000FBD                  __Hparam 0000  
                __Lparam 0000                  __pcinit 7FD8                  __ramtop 0800  
                __ptext0 7FDE                _T2CONbits 000FCA     end_of_initialization 7FD8  
              _TRISCbits 000F94      start_initialization 7FD8                 __Hrparam 0000  
               __Lrparam 0000            __size_of_main 0022  
