/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/tb/ariane_axi_pkg.sv /home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/tb/axi_intf.sv /home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/register_interface/src/reg_intf.sv /home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/tb/ariane_soc_pkg.sv /home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/riscv-dbg/src/dm_pkg.sv /home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/tb/ariane_axi_soc_pkg.sv
/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/fpga-support/rtl/SyncDpRam.sv /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/fpga-support/rtl/AsyncDpRam.sv /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/fpga-support/rtl/AsyncThreePortRam.sv /home/mustafa/projects/cva6_intel_fpga/cva6/core/cvfpu/src/fpnew_pkg.sv /home/mustafa/projects/cva6_intel_fpga/cva6/core/cvfpu/src/fpnew_cast_multi.sv /home/mustafa/projects/cva6_intel_fpga/cva6/core/cvfpu/src/fpnew_classifier.sv /home/mustafa/projects/cva6_intel_fpga/cva6/core/cvfpu/src/fpnew_divsqrt_multi.sv /home/mustafa/projects/cva6_intel_fpga/cva6/core/cvfpu/src/fpnew_fma_multi.sv /home/mustafa/projects/cva6_intel_fpga/cva6/core/cvfpu/src/fpnew_fma.sv /home/mustafa/projects/cva6_intel_fpga/cva6/core/cvfpu/src/fpnew_noncomp.sv /home/mustafa/projects/cva6_intel_fpga/cva6/core/cvfpu/src/fpnew_opgroup_block.sv /home/mustafa/projects/cva6_intel_fpga/cva6/core/cvfpu/src/fpnew_opgroup_fmt_slice.sv /home/mustafa/projects/cva6_intel_fpga/cva6/core/cvfpu/src/fpnew_opgroup_multifmt_slice.sv /home/mustafa/projects/cva6_intel_fpga/cva6/core/cvfpu/src/fpnew_rounding.sv /home/mustafa/projects/cva6_intel_fpga/cva6/core/cvfpu/src/fpnew_top.sv /home/mustafa/projects/cva6_intel_fpga/cva6/core/cvfpu/src/fpu_div_sqrt_mvp/hdl/defs_div_sqrt_mvp.sv /home/mustafa/projects/cva6_intel_fpga/cva6/core/cvfpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv /home/mustafa/projects/cva6_intel_fpga/cva6/core/cvfpu/src/fpu_div_sqrt_mvp/hdl/div_sqrt_top_mvp.sv /home/mustafa/projects/cva6_intel_fpga/cva6/core/cvfpu/src/fpu_div_sqrt_mvp/hdl/iteration_div_sqrt_mvp.sv /home/mustafa/projects/cva6_intel_fpga/cva6/core/cvfpu/src/fpu_div_sqrt_mvp/hdl/norm_div_sqrt_mvp.sv /home/mustafa/projects/cva6_intel_fpga/cva6/core/cvfpu/src/fpu_div_sqrt_mvp/hdl/nrbd_nrsc_mvp.sv /home/mustafa/projects/cva6_intel_fpga/cva6/core/cvfpu/src/fpu_div_sqrt_mvp/hdl/preprocess_mvp.sv /home/mustafa/projects/cva6_intel_fpga/cva6/core/include/config_pkg.sv /home/mustafa/projects/cva6_intel_fpga/cva6/core/include/cv32a6_ima_sv32_fpga_config_pkg.sv /home/mustafa/projects/cva6_intel_fpga/cva6/core/include/riscv_pkg.sv /home/mustafa/projects/cva6_intel_fpga/cva6/core/include/ariane_pkg.sv /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_pkg.sv /home/mustafa/projects/cva6_intel_fpga/cva6/core/include/wt_cache_pkg.sv /home/mustafa/projects/cva6_intel_fpga/cva6/core/include/std_cache_pkg.sv /home/mustafa/projects/cva6_intel_fpga/cva6/core/include/build_config_pkg.sv /home/mustafa/projects/cva6_intel_fpga/cva6/core/include/cvxif_pkg.sv /home/mustafa/projects/cva6_intel_fpga/cva6/core/cvxif_example/include/cvxif_instr_pkg.sv /home/mustafa/projects/cva6_intel_fpga/cva6/core/cvxif_fu.sv /home/mustafa/projects/cva6_intel_fpga/cva6/core/cvxif_example/cvxif_example_coprocessor.sv /home/mustafa/projects/cva6_intel_fpga/cva6/core/cvxif_example/instr_decoder.sv /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/common_cells/src/cf_math_pkg.sv /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/common_cells/src/fifo_v3.sv /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/common_cells/src/lfsr.sv /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/common_cells/src/lfsr_8bit.sv /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/common_cells/src/stream_arbiter.sv /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/common_cells/src/stream_arbiter_flushable.sv /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/common_cells/src/stream_mux.sv /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/common_cells/src/stream_demux.sv /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/common_cells/src/lzc.sv /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/common_cells/src/rr_arb_tree.sv /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/common_cells/src/shift_reg.sv /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/common_cells/src/unread.sv /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/common_cells/src/popcount.sv /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/common_cells/src/exp_backoff.sv /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/common_cells/src/counter.sv /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/common_cells/src/delta_counter.sv /home/mustafa/projects/cva6_intel_fpga/cva6/core/cva6.sv /home/mustafa/projects/cva6_intel_fpga/cva6/core/cva6_rvfi_probes.sv /home/mustafa/projects/cva6_intel_fpga/cva6/core/alu.sv /home/mustafa/projects/cva6_intel_fpga/cva6/core/fpu_wrap.sv /home/mustafa/projects/cva6_intel_fpga/cva6/core/branch_unit.sv /home/mustafa/projects/cva6_intel_fpga/cva6/core/compressed_decoder.sv /home/mustafa/projects/cva6_intel_fpga/cva6/core/macro_decoder.sv /home/mustafa/projects/cva6_intel_fpga/cva6/core/controller.sv /home/mustafa/projects/cva6_intel_fpga/cva6/core/csr_buffer.sv /home/mustafa/projects/cva6_intel_fpga/cva6/core/csr_regfile.sv /home/mustafa/projects/cva6_intel_fpga/cva6/core/decoder.sv /home/mustafa/projects/cva6_intel_fpga/cva6/core/ex_stage.sv /home/mustafa/projects/cva6_intel_fpga/cva6/core/instr_realign.sv /home/mustafa/projects/cva6_intel_fpga/cva6/core/id_stage.sv /home/mustafa/projects/cva6_intel_fpga/cva6/core/issue_read_operands.sv /home/mustafa/projects/cva6_intel_fpga/cva6/core/issue_stage.sv /home/mustafa/projects/cva6_intel_fpga/cva6/core/load_unit.sv /home/mustafa/projects/cva6_intel_fpga/cva6/core/load_store_unit.sv /home/mustafa/projects/cva6_intel_fpga/cva6/core/lsu_bypass.sv /home/mustafa/projects/cva6_intel_fpga/cva6/core/mult.sv /home/mustafa/projects/cva6_intel_fpga/cva6/core/multiplier.sv /home/mustafa/projects/cva6_intel_fpga/cva6/core/serdiv.sv /home/mustafa/projects/cva6_intel_fpga/cva6/core/perf_counters.sv /home/mustafa/projects/cva6_intel_fpga/cva6/core/ariane_regfile_ff.sv /home/mustafa/projects/cva6_intel_fpga/cva6/core/ariane_regfile_fpga.sv /home/mustafa/projects/cva6_intel_fpga/cva6/core/scoreboard.sv /home/mustafa/projects/cva6_intel_fpga/cva6/core/store_buffer.sv /home/mustafa/projects/cva6_intel_fpga/cva6/core/amo_buffer.sv /home/mustafa/projects/cva6_intel_fpga/cva6/core/store_unit.sv /home/mustafa/projects/cva6_intel_fpga/cva6/core/commit_stage.sv /home/mustafa/projects/cva6_intel_fpga/cva6/core/axi_shim.sv /home/mustafa/projects/cva6_intel_fpga/cva6/core/cva6_accel_first_pass_decoder_stub.sv /home/mustafa/projects/cva6_intel_fpga/cva6/core/acc_dispatcher.sv /home/mustafa/projects/cva6_intel_fpga/cva6/core/cva6_fifo_v3.sv /home/mustafa/projects/cva6_intel_fpga/cva6/core/frontend/btb.sv /home/mustafa/projects/cva6_intel_fpga/cva6/core/frontend/bht.sv /home/mustafa/projects/cva6_intel_fpga/cva6/core/frontend/ras.sv /home/mustafa/projects/cva6_intel_fpga/cva6/core/frontend/instr_scan.sv /home/mustafa/projects/cva6_intel_fpga/cva6/core/frontend/instr_queue.sv /home/mustafa/projects/cva6_intel_fpga/cva6/core/frontend/frontend.sv /home/mustafa/projects/cva6_intel_fpga/cva6/core/cache_subsystem/wt_dcache_ctrl.sv /home/mustafa/projects/cva6_intel_fpga/cva6/core/cache_subsystem/wt_dcache_mem.sv /home/mustafa/projects/cva6_intel_fpga/cva6/core/cache_subsystem/wt_dcache_missunit.sv /home/mustafa/projects/cva6_intel_fpga/cva6/core/cache_subsystem/wt_dcache_wbuffer.sv /home/mustafa/projects/cva6_intel_fpga/cva6/core/cache_subsystem/wt_dcache.sv /home/mustafa/projects/cva6_intel_fpga/cva6/core/cache_subsystem/cva6_icache.sv /home/mustafa/projects/cva6_intel_fpga/cva6/core/cache_subsystem/wt_cache_subsystem.sv /home/mustafa/projects/cva6_intel_fpga/cva6/core/cache_subsystem/wt_axi_adapter.sv /home/mustafa/projects/cva6_intel_fpga/cva6/core/cache_subsystem/tag_cmp.sv /home/mustafa/projects/cva6_intel_fpga/cva6/core/cache_subsystem/axi_adapter.sv /home/mustafa/projects/cva6_intel_fpga/cva6/core/cache_subsystem/miss_handler.sv /home/mustafa/projects/cva6_intel_fpga/cva6/core/cache_subsystem/cache_ctrl.sv /home/mustafa/projects/cva6_intel_fpga/cva6/core/cache_subsystem/cva6_icache_axi_wrapper.sv /home/mustafa/projects/cva6_intel_fpga/cva6/core/cache_subsystem/std_cache_subsystem.sv /home/mustafa/projects/cva6_intel_fpga/cva6/core/cache_subsystem/std_nbdcache.sv /home/mustafa/projects/cva6_intel_fpga/cva6/core/cache_subsystem/hpdcache/rtl/src/hpdcache_pkg.sv /home/mustafa/projects/cva6_intel_fpga/cva6/core/cache_subsystem/hpdcache/rtl/src/common/hpdcache_demux.sv /home/mustafa/projects/cva6_intel_fpga/cva6/core/cache_subsystem/hpdcache/rtl/src/common/hpdcache_lfsr.sv /home/mustafa/projects/cva6_intel_fpga/cva6/core/cache_subsystem/hpdcache/rtl/src/common/hpdcache_sync_buffer.sv /home/mustafa/projects/cva6_intel_fpga/cva6/core/cache_subsystem/hpdcache/rtl/src/common/hpdcache_fifo_reg.sv /home/mustafa/projects/cva6_intel_fpga/cva6/core/cache_subsystem/hpdcache/rtl/src/common/hpdcache_fifo_reg_initialized.sv /home/mustafa/projects/cva6_intel_fpga/cva6/core/cache_subsystem/hpdcache/rtl/src/common/hpdcache_fxarb.sv /home/mustafa/projects/cva6_intel_fpga/cva6/core/cache_subsystem/hpdcache/rtl/src/common/hpdcache_rrarb.sv /home/mustafa/projects/cva6_intel_fpga/cva6/core/cache_subsystem/hpdcache/rtl/src/common/hpdcache_mux.sv /home/mustafa/projects/cva6_intel_fpga/cva6/core/cache_subsystem/hpdcache/rtl/src/common/hpdcache_prio_1hot_encoder.sv /home/mustafa/projects/cva6_intel_fpga/cva6/core/cache_subsystem/hpdcache/rtl/src/common/hpdcache_sram.sv /home/mustafa/projects/cva6_intel_fpga/cva6/core/cache_subsystem/hpdcache/rtl/src/common/hpdcache_sram_wbyteenable.sv /home/mustafa/projects/cva6_intel_fpga/cva6/core/cache_subsystem/hpdcache/rtl/src/common/hpdcache_sram_wmask.sv /home/mustafa/projects/cva6_intel_fpga/cva6/core/cache_subsystem/hpdcache/rtl/src/common/hpdcache_regbank_wbyteenable_1rw.sv /home/mustafa/projects/cva6_intel_fpga/cva6/core/cache_subsystem/hpdcache/rtl/src/common/hpdcache_regbank_wmask_1rw.sv /home/mustafa/projects/cva6_intel_fpga/cva6/core/cache_subsystem/hpdcache/rtl/src/common/hpdcache_data_downsize.sv /home/mustafa/projects/cva6_intel_fpga/cva6/core/cache_subsystem/hpdcache/rtl/src/common/hpdcache_data_upsize.sv /home/mustafa/projects/cva6_intel_fpga/cva6/core/cache_subsystem/hpdcache/rtl/src/hwpf_stride/hwpf_stride_pkg.sv /home/mustafa/projects/cva6_intel_fpga/cva6/core/cache_subsystem/hpdcache/rtl/src/hwpf_stride/hwpf_stride.sv /home/mustafa/projects/cva6_intel_fpga/cva6/core/cache_subsystem/hpdcache/rtl/src/hwpf_stride/hwpf_stride_arb.sv /home/mustafa/projects/cva6_intel_fpga/cva6/core/cache_subsystem/hpdcache/rtl/src/hwpf_stride/hwpf_stride_wrapper.sv /home/mustafa/projects/cva6_intel_fpga/cva6/core/cache_subsystem/hpdcache/rtl/src/hpdcache.sv /home/mustafa/projects/cva6_intel_fpga/cva6/core/cache_subsystem/hpdcache/rtl/src/hpdcache_amo.sv /home/mustafa/projects/cva6_intel_fpga/cva6/core/cache_subsystem/hpdcache/rtl/src/hpdcache_cmo.sv /home/mustafa/projects/cva6_intel_fpga/cva6/core/cache_subsystem/hpdcache/rtl/src/hpdcache_core_arbiter.sv /home/mustafa/projects/cva6_intel_fpga/cva6/core/cache_subsystem/hpdcache/rtl/src/hpdcache_ctrl.sv /home/mustafa/projects/cva6_intel_fpga/cva6/core/cache_subsystem/hpdcache/rtl/src/hpdcache_ctrl_pe.sv /home/mustafa/projects/cva6_intel_fpga/cva6/core/cache_subsystem/hpdcache/rtl/src/hpdcache_memctrl.sv /home/mustafa/projects/cva6_intel_fpga/cva6/core/cache_subsystem/hpdcache/rtl/src/hpdcache_miss_handler.sv /home/mustafa/projects/cva6_intel_fpga/cva6/core/cache_subsystem/hpdcache/rtl/src/hpdcache_mshr.sv /home/mustafa/projects/cva6_intel_fpga/cva6/core/cache_subsystem/hpdcache/rtl/src/hpdcache_plru.sv /home/mustafa/projects/cva6_intel_fpga/cva6/core/cache_subsystem/hpdcache/rtl/src/hpdcache_rtab.sv /home/mustafa/projects/cva6_intel_fpga/cva6/core/cache_subsystem/hpdcache/rtl/src/hpdcache_uncached.sv /home/mustafa/projects/cva6_intel_fpga/cva6/core/cache_subsystem/hpdcache/rtl/src/hpdcache_victim_sel.sv /home/mustafa/projects/cva6_intel_fpga/cva6/core/cache_subsystem/hpdcache/rtl/src/hpdcache_wbuf.sv /home/mustafa/projects/cva6_intel_fpga/cva6/core/cache_subsystem/hpdcache/rtl/src/utils/hpdcache_mem_req_read_arbiter.sv /home/mustafa/projects/cva6_intel_fpga/cva6/core/cache_subsystem/hpdcache/rtl/src/utils/hpdcache_mem_req_write_arbiter.sv /home/mustafa/projects/cva6_intel_fpga/cva6/core/cache_subsystem/hpdcache/rtl/src/utils/hpdcache_mem_resp_demux.sv /home/mustafa/projects/cva6_intel_fpga/cva6/core/cache_subsystem/hpdcache/rtl/src/utils/hpdcache_mem_to_axi_read.sv /home/mustafa/projects/cva6_intel_fpga/cva6/core/cache_subsystem/hpdcache/rtl/src/utils/hpdcache_mem_to_axi_write.sv /home/mustafa/projects/cva6_intel_fpga/cva6/core/cache_subsystem/cva6_hpdcache_subsystem.sv /home/mustafa/projects/cva6_intel_fpga/cva6/core/cache_subsystem/cva6_hpdcache_subsystem_axi_arbiter.sv /home/mustafa/projects/cva6_intel_fpga/cva6/core/cache_subsystem/cva6_hpdcache_if_adapter.sv /home/mustafa/projects/cva6_intel_fpga/cva6/core/cache_subsystem/cva6_hpdcache_wrapper.sv /home/mustafa/projects/cva6_intel_fpga/cva6/core/cache_subsystem/hpdcache/rtl/src/common/macros/behav/hpdcache_sram_1rw.sv /home/mustafa/projects/cva6_intel_fpga/cva6/core/cache_subsystem/hpdcache/rtl/src/common/macros/behav/hpdcache_sram_wbyteenable_1rw.sv /home/mustafa/projects/cva6_intel_fpga/cva6/core/cache_subsystem/hpdcache/rtl/src/common/macros/behav/hpdcache_sram_wmask_1rw.sv /home/mustafa/projects/cva6_intel_fpga/cva6/core/pmp/src/pmp.sv /home/mustafa/projects/cva6_intel_fpga/cva6/core/pmp/src/pmp_entry.sv /home/mustafa/projects/cva6_intel_fpga/cva6/common/local/util/tc_sram_wrapper_cache_techno.sv /home/mustafa/projects/cva6_intel_fpga/cva6/common/local/util/sram.sv /home/mustafa/projects/cva6_intel_fpga/cva6/common/local/util/sram_cache.sv /home/mustafa/projects/cva6_intel_fpga/cva6/core/cva6_mmu/cva6_mmu.sv /home/mustafa/projects/cva6_intel_fpga/cva6/core/cva6_mmu/cva6_ptw.sv /home/mustafa/projects/cva6_intel_fpga/cva6/core/cva6_mmu/cva6_tlb.sv /home/mustafa/projects/cva6_intel_fpga/cva6/core/cva6_mmu/cva6_shared_tlb.sv
/home/mustafa/projects/cva6_intel_fpga/cva6/core/cva6_rvfi.sv /home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/src/ariane.sv /home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/clint/axi_lite_interface.sv /home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/clint/clint.sv /home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/axi2apb/src/axi2apb_wrap.sv /home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/axi2apb/src/axi2apb.sv /home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/axi2apb/src/axi2apb_64_32.sv /home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/apb_timer/apb_timer.sv /home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/apb_timer/timer.sv /home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/axi_slice/src/axi_w_buffer.sv /home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/axi_slice/src/axi_b_buffer.sv /home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/axi_slice/src/axi_slice_wrap.sv /home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/axi_slice/src/axi_slice.sv /home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/axi_slice/src/axi_single_slice.sv /home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/axi_slice/src/axi_ar_buffer.sv /home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/axi_slice/src/axi_r_buffer.sv /home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/axi_slice/src/axi_aw_buffer.sv /home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/src/axi_riscv_atomics/src/axi_riscv_amos.sv /home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/src/axi_riscv_atomics/src/axi_riscv_atomics.sv /home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/src/axi_riscv_atomics/src/axi_res_tbl.sv /home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/src/axi_riscv_atomics/src/axi_riscv_lrsc_wrap.sv /home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/src/axi_riscv_atomics/src/axi_riscv_amos_alu.sv /home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/src/axi_riscv_atomics/src/axi_riscv_lrsc.sv /home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/src/axi_riscv_atomics/src/axi_riscv_atomics_wrap.sv /home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/axi_mem_if/src/axi2mem.sv /home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/rv_plic/rtl/rv_plic_target.sv /home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/rv_plic/rtl/rv_plic_gateway.sv /home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/rv_plic/rtl/plic_regmap.sv /home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/rv_plic/rtl/plic_top.sv /home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/riscv-dbg/src/dmi_cdc.sv /home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/riscv-dbg/src/dmi_jtag.sv /home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/riscv-dbg/src/dmi_jtag_tap.sv /home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/riscv-dbg/src/dm_csrs.sv /home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/riscv-dbg/src/dm_mem.sv /home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/riscv-dbg/src/dm_sba.sv /home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/riscv-dbg/src/dm_top.sv /home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/riscv-dbg/debug_rom/debug_rom.sv /home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/register_interface/src/apb_to_reg.sv /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_multicut.sv /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/common_cells/src/rstgen_bypass.sv /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/common_cells/src/rstgen.sv /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/common_cells/src/addr_decode.sv /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/common_cells/src/stream_register.sv /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cut.sv /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_join.sv /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_delayer.sv /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_to_axi_lite.sv /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_id_prepend.sv /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_atop_filter.sv /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_err_slv.sv /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_mux.sv /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_demux.sv /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_xbar.sv /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/common_cells/src/cdc_2phase.sv /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/common_cells/src/spill_register_flushable.sv /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/common_cells/src/spill_register.sv /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/common_cells/src/deprecated/fifo_v1.sv /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/common_cells/src/deprecated/fifo_v2.sv /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/common_cells/src/stream_delay.sv /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/common_cells/src/lfsr_16bit.sv /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/tech_cells_generic/src/deprecated/cluster_clk_cells.sv /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/tech_cells_generic/src/deprecated/pulp_clk_cells.sv /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/tech_cells_generic/src/rtl/tc_clk.sv
/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/ariane_peripherals_xilinx.sv /home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/fan_ctrl.sv /home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/ariane-ethernet/ssio_ddr_in.sv /home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/ariane-ethernet/rgmii_soc.sv /home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/ariane-ethernet/eth_mac_1g_rgmii.sv /home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/ariane-ethernet/axis_gmii_rx.sv /home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/ariane-ethernet/oddr.sv /home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/ariane-ethernet/dualmem_widen.sv /home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/ariane-ethernet/axis_gmii_tx.sv /home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/ariane-ethernet/rgmii_phy_if.sv /home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/ariane-ethernet/dualmem_widen8.sv /home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/ariane-ethernet/rgmii_lfsr.sv /home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/ariane-ethernet/rgmii_core.sv /home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/ariane-ethernet/eth_mac_1g.sv /home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/ariane-ethernet/eth_mac_1g_rgmii_fifo.sv /home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/ariane-ethernet/iddr.sv /home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/ariane-ethernet/framing_top.sv /home/mustafa/projects/cva6_intel_fpga/cva6/common/local/util/tc_sram_fpga_wrapper.sv /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/fpga-support/rtl/SyncSpRamBeNx64.sv src/bootrom/bootrom_32.sv
/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/src/altera_merlin_multiplexer_1922/synth/cva6_intel_altera_merlin_multiplexer_1922_bnupvua.sv /home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/src/altera_merlin_multiplexer_1922/synth/cva6_intel_altera_merlin_multiplexer_1922_senucyq.sv /home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/src/altera_merlin_multiplexer_1922/synth/altera_merlin_arbitrator.sv /home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/src/altera_merlin_multiplexer_1922/synth/cva6_intel_altera_merlin_multiplexer_1922_745klti.sv /home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/src/altera_merlin_multiplexer_1922/synth/cva6_intel_altera_merlin_multiplexer_1922_iqaypey.sv /home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/src/cva6_intel_peripherals.sv /home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/src/cva6_intel.sv /home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/src/altera_merlin_axi_master_ni_1980/synth/altera_merlin_address_alignment.sv /home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/src/altera_merlin_axi_master_ni_1980/synth/cva6_intel_altera_merlin_axi_master_ni_1980_4qd7sla.sv /home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/src/altera_merlin_axi_translator_1950/synth/cva6_intel_altera_merlin_axi_translator_1950_sjnedva.sv /home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/src/altera_merlin_width_adapter_1940/synth/cva6_intel_altera_merlin_width_adapter_1940_7beubrq.sv /home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/src/altera_merlin_width_adapter_1940/synth/cva6_intel_altera_merlin_width_adapter_1940_oerlvea.sv /home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/src/altera_merlin_width_adapter_1940/synth/altera_merlin_burst_uncompressor.sv /home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/src/altera_merlin_width_adapter_1940/synth/cva6_intel_altera_merlin_width_adapter_1940_23tf3cy.sv /home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/src/altera_merlin_width_adapter_1940/synth/altera_merlin_address_alignment.sv /home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/src/altera_merlin_width_adapter_1940/synth/cva6_intel_altera_merlin_width_adapter_1940_n3kmvxq.sv /home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/src/altera_avalon_sc_fifo_1932/synth/cva6_intel_altera_avalon_sc_fifo_1932_w27kryi.v /home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/src/altera_merlin_router_1921/synth/cva6_intel_altera_merlin_router_1921_wn3ne5y.sv /home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/src/altera_merlin_router_1921/synth/cva6_intel_altera_merlin_router_1921_d4nysly.sv /home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/src/altera_merlin_router_1921/synth/cva6_intel_altera_merlin_router_1921_mr7yuqy.sv /home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/src/altera_merlin_router_1921/synth/cva6_intel_altera_merlin_router_1921_qiiewdq.sv /home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/src/altera_merlin_router_1921/synth/cva6_intel_altera_merlin_router_1921_2n3qihq.sv /home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/src/altera_merlin_slave_translator_191/synth/cva6_intel_altera_merlin_slave_translator_191_x56fcki.sv /home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/src/altera_avalon_st_pipeline_stage_1930/synth/altera_avalon_st_pipeline_base.v /home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/src/altera_avalon_st_pipeline_stage_1930/synth/cva6_intel_altera_avalon_st_pipeline_stage_1930_bv2ucky.sv /home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/src/altera_mm_interconnect_1920/synth/cva6_intel_altera_mm_interconnect_1920_v5r556a.v /home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/src/altera_mm_interconnect_1920/synth/cva6_intel_altera_mm_interconnect_1920_otvf3ky.v /home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/src/altera_merlin_burst_adapter_1932/synth/altera_merlin_burst_adapter_new.sv /home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/src/altera_merlin_burst_adapter_1932/synth/altera_incr_burst_converter.sv /home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/src/altera_merlin_burst_adapter_1932/synth/altera_merlin_burst_adapter_13_1.sv /home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/src/altera_merlin_burst_adapter_1932/synth/cva6_intel_altera_merlin_burst_adapter_1932_tkah2sy.sv /home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/src/altera_merlin_burst_adapter_1932/synth/altera_default_burst_converter.sv /home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/src/altera_merlin_burst_adapter_1932/synth/cva6_intel_altera_merlin_burst_adapter_1932_yfl5eai.sv /home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/src/altera_merlin_burst_adapter_1932/synth/altera_merlin_burst_adapter_uncmpr.sv /home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/src/altera_merlin_burst_adapter_1932/synth/cva6_intel_altera_merlin_burst_adapter_altera_avalon_st_pipeline_stage_1932_ntnfqey.v /home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/src/altera_merlin_burst_adapter_1932/synth/altera_wrap_burst_converter.sv /home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/src/altera_merlin_burst_adapter_1932/synth/altera_merlin_address_alignment.sv /home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/src/altera_merlin_slave_agent_1921/synth/cva6_intel_altera_merlin_slave_agent_1921_b6r3djy.sv /home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/src/altera_merlin_slave_agent_1921/synth/altera_merlin_burst_uncompressor.sv /home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/src/altera_merlin_demultiplexer_1921/synth/cva6_intel_altera_merlin_demultiplexer_1921_cujz3fa.sv /home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/src/altera_merlin_demultiplexer_1921/synth/cva6_intel_altera_merlin_demultiplexer_1921_cpaekci.sv /home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/src/altera_merlin_demultiplexer_1921/synth/cva6_intel_altera_merlin_demultiplexer_1921_bu3hlhy.sv /home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/src/altera_merlin_demultiplexer_1921/synth/cva6_intel_altera_merlin_demultiplexer_1921_njo7owy.sv /home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/axi2apb/src/axi2apb_64_32.sv /home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/axi2apb/src/axi2apb.sv /home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/axi2apb/src/axi2apb_wrap.sv /home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/apb_uart/src/slib_input_filter.sv /home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/apb_uart/src/slib_fifo.sv /home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/apb_uart/src/uart_receiver.sv /home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/apb_uart/src/slib_clock_div.sv /home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/apb_uart/src/uart_transmitter.sv /home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/apb_uart/src/slib_mv_filter.sv /home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/apb_uart/src/uart_baudgen.sv /home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/apb_uart/src/apb_uart.sv /home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/apb_uart/src/slib_edge_detect.sv /home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/apb_uart/src/apb_uart_wrap.sv /home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/apb_uart/src/slib_input_sync.sv /home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/apb_uart/src/reg_uart_wrap.sv /home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/apb_uart/src/slib_counter.sv /home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/apb_uart/src/uart_interrupt.sv /home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/gpio/src/gpio_input_stage_no_clk_gates.sv /home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/gpio/src/gpio.sv /home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/gpio/src/gpio_apb_wrap.sv /home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/gpio/src/gpio_input_stage.sv /home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/gpio/src/gpio_reg_pkg.sv /home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/gpio/src/gpio_reg_top.sv /home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/gpio/src/gpio_axi_lite_wrap.sv /home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/axi_slice/src/axi_slice_wrap.sv /home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/axi_slice/src/axi_single_slice.sv /home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/axi_slice/src/axi_ar_buffer.sv /home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/axi_slice/src/axi_w_buffer.sv /home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/axi_slice/src/axi_b_buffer.sv /home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/axi_slice/src/axi_aw_buffer.sv /home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/axi_slice/src/axi_r_buffer.sv /home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/axi_slice/src/axi_slice.sv /home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/apb_node/src/apb_node.sv /home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/apb_node/src/apb_node_wrap.sv /home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/apb/src/apb_intf.sv /home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/apb/src/apb_demux.sv /home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/apb/src/apb_err_slv.sv /home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/apb/src/apb_cdc.sv /home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/apb/src/apb_regs.sv /home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/apb/src/apb_pkg.sv /home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/apb/test/synth_bench.sv /home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/apb_timer/apb_timer.sv /home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/apb_timer/timer.sv /home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/apb_spi_master/apb_spi_master.sv /home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/apb_spi_master/spi_master_apb_if.sv /home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/fan_ctrl.sv /home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/ariane_peripherals_xilinx.sv /home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/ariane-ethernet/rgmii_phy_if.sv /home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/ariane-ethernet/oddr.sv /home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/ariane-ethernet/dualmem_widen8.sv /home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/ariane-ethernet/eth_mac_1g_rgmii_fifo.sv /home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/ariane-ethernet/iddr.sv /home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/ariane-ethernet/dualmem_widen.sv /home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/ariane-ethernet/axis_gmii_tx.sv /home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/ariane-ethernet/eth_mac_1g_rgmii.sv /home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/ariane-ethernet/rgmii_lfsr.sv /home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/ariane-ethernet/eth_mac_1g.sv /home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/ariane-ethernet/axis_gmii_rx.sv /home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/ariane-ethernet/framing_top.sv /home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/ariane-ethernet/rgmii_soc.sv /home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/ariane-ethernet/rgmii_core.sv /home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/ariane-ethernet/ssio_ddr_in.sv /home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/axi_spi_master/axi_spi_master.sv /home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/axi_spi_master/spi_master_controller.sv /home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/axi_spi_master/spi_master_clkgen.sv /home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/axi_spi_master/spi_master_fifo.sv /home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/axi_spi_master/spi_master_rx.sv /home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/axi_spi_master/spi_master_tx.sv /home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/axi_spi_master/spi_master_axi_if.sv /home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/bootrom/bootrom_32.sv /home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/axi_dw_adapter/axi_dw_adapter_wr.v /home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/axi_dw_adapter/axi_dw_adapter.v /home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/axi_dw_adapter/axi_dw_adapter_rd.v /home/mustafa/projects/cva6_intel_fpga/cva6/core/cvfpu/src/common_cells/src/rstgen_bypass.sv /home/mustafa/projects/cva6_intel_fpga/cva6/core/cvfpu/src/common_cells/src/unread.sv /home/mustafa/projects/cva6_intel_fpga/cva6/core/cvfpu/src/common_cells/src/stream_register.sv /home/mustafa/projects/cva6_intel_fpga/cva6/core/cvfpu/src/common_cells/src/sub_per_hash.sv /home/mustafa/projects/cva6_intel_fpga/cva6/core/cvfpu/src/common_cells/src/cb_filter.sv /home/mustafa/projects/cva6_intel_fpga/cva6/core/cvfpu/src/common_cells/src/lzc.sv /home/mustafa/projects/cva6_intel_fpga/cva6/core/cvfpu/src/common_cells/src/edge_propagator.sv /home/mustafa/projects/cva6_intel_fpga/cva6/core/cvfpu/src/common_cells/src/cb_filter_pkg.sv /home/mustafa/projects/cva6_intel_fpga/cva6/core/cvfpu/src/common_cells/src/serial_deglitch.sv /home/mustafa/projects/cva6_intel_fpga/cva6/core/cvfpu/src/common_cells/src/sync.sv /home/mustafa/projects/cva6_intel_fpga/cva6/core/cvfpu/src/common_cells/src/delta_counter.sv /home/mustafa/projects/cva6_intel_fpga/cva6/core/cvfpu/src/common_cells/src/stream_arbiter.sv /home/mustafa/projects/cva6_intel_fpga/cva6/core/cvfpu/src/common_cells/src/stream_omega_net.sv /home/mustafa/projects/cva6_intel_fpga/cva6/core/cvfpu/src/common_cells/src/isochronous_spill_register.sv /home/mustafa/projects/cva6_intel_fpga/cva6/core/cvfpu/src/common_cells/src/counter.sv /home/mustafa/projects/cva6_intel_fpga/cva6/core/cvfpu/src/common_cells/src/shift_reg.sv /home/mustafa/projects/cva6_intel_fpga/cva6/core/cvfpu/src/common_cells/src/max_counter.sv /home/mustafa/projects/cva6_intel_fpga/cva6/core/cvfpu/src/common_cells/src/plru_tree.sv /home/mustafa/projects/cva6_intel_fpga/cva6/core/cvfpu/src/common_cells/src/fifo_v3.sv /home/mustafa/projects/cva6_intel_fpga/cva6/core/cvfpu/src/common_cells/src/onehot_to_bin.sv /home/mustafa/projects/cva6_intel_fpga/cva6/core/cvfpu/src/common_cells/src/ecc_encode.sv /home/mustafa/projects/cva6_intel_fpga/cva6/core/cvfpu/src/common_cells/src/cdc_2phase.sv /home/mustafa/projects/cva6_intel_fpga/cva6/core/cvfpu/src/common_cells/src/clk_div.sv /home/mustafa/projects/cva6_intel_fpga/cva6/core/cvfpu/src/common_cells/src/ecc_decode.sv /home/mustafa/projects/cva6_intel_fpga/cva6/core/cvfpu/src/common_cells/src/stream_fifo.sv /home/mustafa/projects/cva6_intel_fpga/cva6/core/cvfpu/src/common_cells/src/cdc_fifo_gray.sv /home/mustafa/projects/cva6_intel_fpga/cva6/core/cvfpu/src/common_cells/src/gray_to_binary.sv /home/mustafa/projects/cva6_intel_fpga/cva6/core/cvfpu/src/common_cells/src/stream_fork_dynamic.sv /home/mustafa/projects/cva6_intel_fpga/cva6/core/cvfpu/src/common_cells/src/edge_propagator_tx.sv /home/mustafa/projects/cva6_intel_fpga/cva6/core/cvfpu/src/common_cells/src/ecc_pkg.sv /home/mustafa/projects/cva6_intel_fpga/cva6/core/cvfpu/src/common_cells/src/stream_join.sv /home/mustafa/projects/cva6_intel_fpga/cva6/core/cvfpu/src/common_cells/src/cdc_fifo_2phase.sv /home/mustafa/projects/cva6_intel_fpga/cva6/core/cvfpu/src/common_cells/src/stream_delay.sv /home/mustafa/projects/cva6_intel_fpga/cva6/core/cvfpu/src/common_cells/src/lfsr.sv /home/mustafa/projects/cva6_intel_fpga/cva6/core/cvfpu/src/common_cells/src/stream_filter.sv /home/mustafa/projects/cva6_intel_fpga/cva6/core/cvfpu/src/common_cells/src/id_queue.sv /home/mustafa/projects/cva6_intel_fpga/cva6/core/cvfpu/src/common_cells/src/sync_wedge.sv /home/mustafa/projects/cva6_intel_fpga/cva6/core/cvfpu/src/common_cells/src/rstgen.sv /home/mustafa/projects/cva6_intel_fpga/cva6/core/cvfpu/src/common_cells/src/binary_to_gray.sv /home/mustafa/projects/cva6_intel_fpga/cva6/core/cvfpu/src/common_cells/src/cf_math_pkg.sv /home/mustafa/projects/cva6_intel_fpga/cva6/core/cvfpu/src/common_cells/src/lfsr_16bit.sv /home/mustafa/projects/cva6_intel_fpga/cva6/core/cvfpu/src/common_cells/src/stream_intf.sv /home/mustafa/projects/cva6_intel_fpga/cva6/core/cvfpu/src/common_cells/src/stream_demux.sv /home/mustafa/projects/cva6_intel_fpga/cva6/core/cvfpu/src/common_cells/src/addr_decode.sv /home/mustafa/projects/cva6_intel_fpga/cva6/core/cvfpu/src/common_cells/src/edge_propagator_rx.sv /home/mustafa/projects/cva6_intel_fpga/cva6/core/cvfpu/src/common_cells/src/stream_xbar.sv /home/mustafa/projects/cva6_intel_fpga/cva6/core/cvfpu/src/common_cells/src/stream_mux.sv /home/mustafa/projects/cva6_intel_fpga/cva6/core/cvfpu/src/common_cells/src/mv_filter.sv /home/mustafa/projects/cva6_intel_fpga/cva6/core/cvfpu/src/common_cells/src/edge_detect.sv /home/mustafa/projects/cva6_intel_fpga/cva6/core/cvfpu/src/common_cells/src/lfsr_8bit.sv /home/mustafa/projects/cva6_intel_fpga/cva6/core/cvfpu/src/common_cells/src/stream_to_mem.sv /home/mustafa/projects/cva6_intel_fpga/cva6/core/cvfpu/src/common_cells/src/rr_arb_tree.sv /home/mustafa/projects/cva6_intel_fpga/cva6/core/cvfpu/src/common_cells/src/exp_backoff.sv /home/mustafa/projects/cva6_intel_fpga/cva6/core/cvfpu/src/common_cells/src/popcount.sv /home/mustafa/projects/cva6_intel_fpga/cva6/core/cvfpu/src/common_cells/src/stream_fork.sv /home/mustafa/projects/cva6_intel_fpga/cva6/core/cvfpu/src/common_cells/src/stream_arbiter_flushable.sv /home/mustafa/projects/cva6_intel_fpga/cva6/core/cvfpu/src/common_cells/src/fall_through_register.sv /home/mustafa/projects/cva6_intel_fpga/cva6/core/cvfpu/src/common_cells/src/spill_register.sv /home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/rv_plic/rtl/top_pkg.sv /home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/rv_plic/rtl/tlul_pkg.sv /home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/rv_plic/rtl/rv_plic_reg_top.sv /home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/rv_plic/rtl/rv_plic_reg_pkg.sv /home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/rv_plic/rtl/rv_plic.sv /home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/rv_plic/rtl/prim_subreg_ext.sv /home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/rv_plic/rtl/prim_subreg.sv /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/common_cells/src/cdc_fifo_gray.sv /home/mustafa/projects/cva6_intel_fpga/cva6/riscv-dbg/src/dm_obi_top.sv /home/mustafa/projects/cva6_intel_fpga/cva6/core/include/cv32a6_ima_sv32_fpga_config_pkg.sv /home/mustafa/projects/cva6_intel_fpga/cva6/core/cvfpu/src/fpu_div_sqrt_mvp/hdl/div_sqrt_mvp_wrapper.sv /home/mustafa/projects/cva6_intel_fpga/cva6/core/cache_subsystem/amo_alu.sv
/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_mux.sv /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_mux.sv /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_intf.sv /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_to_axi.sv /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_xbar.sv /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_pkg.sv /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cdc_dst.sv /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_to_axi_lite.sv /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cut.sv /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_xbar.sv /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_id_remap.sv /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_sim_mem.sv /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_dw_converter.sv /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cdc_src.sv /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_dw_downsizer.sv /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_modify_address.sv /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_burst_splitter.sv /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_id_serialize.sv /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_isolate.sv /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cdc.sv /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_to_apb.sv /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_join.sv /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_atop_filter.sv /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_demux.sv /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_err_slv.sv /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_regs.sv /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_dw_upsizer.sv /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_mailbox.sv /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_multicut.sv /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_id_prepend.sv /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_demux.sv /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_iw_converter.sv /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_serializer.sv /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_join.sv /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_delayer.sv
