
../compcert-repos/dvidelabs-flatcc-3b39ef7/src/compiler/CMakeFiles/flatcc.dir/codegen_c_verifier.c.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <error_tok_2>:
       0:	push	{fp, lr}
       4:	add	fp, sp, #4
       8:	sub	sp, sp, #24
       c:	str	r0, [fp, #-8]
      10:	str	r1, [fp, #-12]
      14:	str	r2, [fp, #-16]
      18:	str	r3, [fp, #-20]	; 0xffffffec
      1c:	mov	r3, #0
      20:	str	r3, [sp, #4]
      24:	mov	r3, #0
      28:	str	r3, [sp]
      2c:	ldr	r3, [fp, #-20]	; 0xffffffec
      30:	ldr	r2, [fp, #-16]
      34:	ldr	r1, [fp, #-12]
      38:	ldr	r0, [fp, #-8]
      3c:	bl	0 <__flatcc_error_report>
      40:	nop			; (mov r0, r0)
      44:	sub	sp, fp, #4
      48:	pop	{fp, pc}

0000004c <token_name>:
      4c:	push	{fp}		; (str fp, [sp, #-4]!)
      50:	add	fp, sp, #0
      54:	sub	sp, sp, #20
      58:	str	r0, [fp, #-8]
      5c:	str	r1, [fp, #-12]
      60:	str	r2, [fp, #-16]
      64:	ldr	r3, [fp, #-8]
      68:	ldr	r2, [r3, #4]
      6c:	ldr	r3, [fp, #-12]
      70:	str	r2, [r3]
      74:	ldr	r3, [fp, #-8]
      78:	ldr	r2, [r3]
      7c:	ldr	r3, [fp, #-16]
      80:	str	r2, [r3]
      84:	nop			; (mov r0, r0)
      88:	add	sp, fp, #0
      8c:	pop	{fp}		; (ldr fp, [sp], #4)
      90:	bx	lr

00000094 <fb_compound_name>:
      94:	push	{fp, lr}
      98:	add	fp, sp, #4
      9c:	sub	sp, sp, #8
      a0:	str	r0, [fp, #-8]
      a4:	str	r1, [fp, #-12]
      a8:	ldr	r3, [fp, #-8]
      ac:	ldr	r3, [r3, #12]
      b0:	ldr	r1, [fp, #-8]
      b4:	ldr	r2, [fp, #-12]
      b8:	mov	r0, r3
      bc:	bl	0 <__flatcc_fb_scoped_symbol_name>
      c0:	nop			; (mov r0, r0)
      c4:	sub	sp, fp, #4
      c8:	pop	{fp, pc}

000000cc <symbol_name>:
      cc:	push	{fp, lr}
      d0:	add	fp, sp, #4
      d4:	sub	sp, sp, #16
      d8:	str	r0, [fp, #-8]
      dc:	str	r1, [fp, #-12]
      e0:	str	r2, [fp, #-16]
      e4:	ldr	r3, [fp, #-8]
      e8:	ldr	r3, [r3, #4]
      ec:	ldr	r2, [fp, #-16]
      f0:	ldr	r1, [fp, #-12]
      f4:	mov	r0, r3
      f8:	bl	4c <token_name>
      fc:	nop			; (mov r0, r0)
     100:	sub	sp, fp, #4
     104:	pop	{fp, pc}

00000108 <gen_prologue>:
     108:	push	{fp, lr}
     10c:	add	fp, sp, #4
     110:	sub	sp, sp, #8
     114:	str	r0, [fp, #-8]
     118:	ldr	r3, [fp, #-8]
     11c:	ldr	r3, [r3, #212]	; 0xd4
     120:	ldr	r3, [r3, #140]	; 0x8c
     124:	cmp	r3, #0
     128:	beq	144 <gen_prologue+0x3c>
     12c:	ldr	r3, [fp, #-8]
     130:	ldr	r3, [r3, #204]	; 0xcc
     134:	mov	r2, #36	; 0x24
     138:	mov	r1, #1
     13c:	ldr	r0, [pc, #16]	; 154 <gen_prologue+0x4c>
     140:	bl	0 <fwrite>
     144:	mov	r3, #0
     148:	mov	r0, r3
     14c:	sub	sp, fp, #4
     150:	pop	{fp, pc}
     154:	.word	0x00000000

00000158 <gen_epilogue>:
     158:	push	{fp, lr}
     15c:	add	fp, sp, #4
     160:	sub	sp, sp, #8
     164:	str	r0, [fp, #-8]
     168:	ldr	r3, [fp, #-8]
     16c:	ldr	r3, [r3, #212]	; 0xd4
     170:	ldr	r3, [r3, #140]	; 0x8c
     174:	cmp	r3, #0
     178:	beq	194 <gen_epilogue+0x3c>
     17c:	ldr	r3, [fp, #-8]
     180:	ldr	r3, [r3, #204]	; 0xcc
     184:	mov	r2, #36	; 0x24
     188:	mov	r1, #1
     18c:	ldr	r0, [pc, #16]	; 1a4 <gen_epilogue+0x4c>
     190:	bl	0 <fwrite>
     194:	mov	r3, #0
     198:	mov	r0, r3
     19c:	sub	sp, fp, #4
     1a0:	pop	{fp, pc}
     1a4:	.word	0x00000028

000001a8 <gen_verifier_pretext>:
     1a8:	push	{fp, lr}
     1ac:	add	fp, sp, #4
     1b0:	sub	sp, sp, #8
     1b4:	str	r0, [fp, #-8]
     1b8:	ldr	r3, [fp, #-8]
     1bc:	ldr	r0, [r3, #204]	; 0xcc
     1c0:	ldr	r3, [fp, #-8]
     1c4:	ldr	r3, [r3, #208]	; 0xd0
     1c8:	ldr	r2, [r3, #164]	; 0xa4
     1cc:	ldr	r3, [fp, #-8]
     1d0:	ldr	r3, [r3, #208]	; 0xd0
     1d4:	ldr	r3, [r3, #164]	; 0xa4
     1d8:	ldr	r1, [pc, #196]	; 2a4 <gen_verifier_pretext+0xfc>
     1dc:	bl	0 <fprintf>
     1e0:	ldr	r3, [fp, #-8]
     1e4:	ldr	r3, [r3, #204]	; 0xcc
     1e8:	mov	r2, #81	; 0x51
     1ec:	mov	r1, #1
     1f0:	ldr	r0, [pc, #176]	; 2a8 <gen_verifier_pretext+0x100>
     1f4:	bl	0 <fwrite>
     1f8:	ldr	r3, [fp, #-8]
     1fc:	ldr	r0, [r3, #204]	; 0xcc
     200:	ldr	r3, [fp, #-8]
     204:	ldr	r3, [r3, #208]	; 0xd0
     208:	ldr	r3, [r3, #164]	; 0xa4
     20c:	mov	r2, r3
     210:	ldr	r1, [pc, #148]	; 2ac <gen_verifier_pretext+0x104>
     214:	bl	0 <fprintf>
     218:	ldr	r3, [fp, #-8]
     21c:	ldr	r0, [r3, #204]	; 0xcc
     220:	ldr	r3, [fp, #-8]
     224:	ldr	r3, [r3, #208]	; 0xd0
     228:	ldr	r3, [r3, #160]	; 0xa0
     22c:	mov	r2, r3
     230:	ldr	r1, [pc, #120]	; 2b0 <gen_verifier_pretext+0x108>
     234:	bl	0 <fprintf>
     238:	ldr	r3, [fp, #-8]
     23c:	ldr	r3, [r3, #204]	; 0xcc
     240:	mov	r2, #7
     244:	mov	r1, #1
     248:	ldr	r0, [pc, #100]	; 2b4 <gen_verifier_pretext+0x10c>
     24c:	bl	0 <fwrite>
     250:	ldr	r3, [fp, #-8]
     254:	ldr	r3, [r3, #204]	; 0xcc
     258:	mov	r2, #36	; 0x24
     25c:	mov	r1, #1
     260:	ldr	r0, [pc, #80]	; 2b8 <gen_verifier_pretext+0x110>
     264:	bl	0 <fwrite>
     268:	ldr	r2, [pc, #76]	; 2bc <gen_verifier_pretext+0x114>
     26c:	ldr	r1, [pc, #76]	; 2c0 <gen_verifier_pretext+0x118>
     270:	ldr	r0, [fp, #-8]
     274:	bl	0 <__flatcc_fb_gen_c_includes>
     278:	ldr	r0, [fp, #-8]
     27c:	bl	108 <gen_prologue>
     280:	ldr	r3, [fp, #-8]
     284:	ldr	r3, [r3, #204]	; 0xcc
     288:	mov	r1, r3
     28c:	mov	r0, #10
     290:	bl	0 <fputc>
     294:	mov	r3, #0
     298:	mov	r0, r3
     29c:	sub	sp, fp, #4
     2a0:	pop	{fp, pc}
     2a4:	.word	0x00000050
     2a8:	.word	0x00000080
     2ac:	.word	0x000000d4
     2b0:	.word	0x000000ec
     2b4:	.word	0x00000104
     2b8:	.word	0x0000010c
     2bc:	.word	0x00000134
     2c0:	.word	0x00000140

000002c4 <gen_verifier_footer>:
     2c4:	push	{fp, lr}
     2c8:	add	fp, sp, #4
     2cc:	sub	sp, sp, #8
     2d0:	str	r0, [fp, #-8]
     2d4:	ldr	r0, [fp, #-8]
     2d8:	bl	158 <gen_epilogue>
     2dc:	ldr	r3, [fp, #-8]
     2e0:	ldr	r0, [r3, #204]	; 0xcc
     2e4:	ldr	r3, [fp, #-8]
     2e8:	ldr	r3, [r3, #208]	; 0xd0
     2ec:	ldr	r3, [r3, #164]	; 0xa4
     2f0:	mov	r2, r3
     2f4:	ldr	r1, [pc, #16]	; 30c <gen_verifier_footer+0x48>
     2f8:	bl	0 <fprintf>
     2fc:	mov	r3, #0
     300:	mov	r0, r3
     304:	sub	sp, fp, #4
     308:	pop	{fp, pc}
     30c:	.word	0x0000014c

00000310 <gen_union_verifier>:
     310:	push	{r4, fp, lr}
     314:	add	fp, sp, #8
     318:	sub	sp, sp, #492	; 0x1ec
     31c:	str	r0, [fp, #-472]	; 0xfffffe28
     320:	str	r1, [fp, #-476]	; 0xfffffe24
     324:	sub	r3, fp, #240	; 0xf0
     328:	mov	r2, #220	; 0xdc
     32c:	mov	r1, #0
     330:	mov	r0, r3
     334:	bl	0 <memset>
     338:	sub	r3, fp, #460	; 0x1cc
     33c:	mov	r2, #220	; 0xdc
     340:	mov	r1, #0
     344:	mov	r0, r3
     348:	bl	0 <memset>
     34c:	sub	r3, fp, #240	; 0xf0
     350:	mov	r1, r3
     354:	ldr	r0, [fp, #-476]	; 0xfffffe24
     358:	bl	94 <fb_compound_name>
     35c:	ldr	r3, [fp, #-472]	; 0xfffffe28
     360:	ldr	r3, [r3, #204]	; 0xcc
     364:	sub	r2, fp, #240	; 0xf0
     368:	ldr	r1, [pc, #516]	; 574 <gen_union_verifier+0x264>
     36c:	mov	r0, r3
     370:	bl	0 <fprintf>
     374:	ldr	r3, [fp, #-476]	; 0xfffffe24
     378:	ldr	r3, [r3, #20]
     37c:	str	r3, [fp, #-16]
     380:	b	540 <gen_union_verifier+0x230>
     384:	ldr	r3, [fp, #-16]
     388:	str	r3, [fp, #-20]	; 0xffffffec
     38c:	sub	r2, fp, #468	; 0x1d4
     390:	sub	r3, fp, #464	; 0x1d0
     394:	mov	r1, r3
     398:	ldr	r0, [fp, #-16]
     39c:	bl	cc <symbol_name>
     3a0:	ldr	r3, [fp, #-20]	; 0xffffffec
     3a4:	ldrh	r3, [r3, #24]
     3a8:	cmp	r3, #10
     3ac:	beq	4c8 <gen_union_verifier+0x1b8>
     3b0:	cmp	r3, #14
     3b4:	beq	3c4 <gen_union_verifier+0xb4>
     3b8:	cmp	r3, #0
     3bc:	beq	530 <gen_union_verifier+0x220>
     3c0:	b	4fc <gen_union_verifier+0x1ec>
     3c4:	ldr	r3, [fp, #-20]	; 0xffffffec
     3c8:	ldr	r3, [r3, #16]
     3cc:	sub	r2, fp, #460	; 0x1cc
     3d0:	mov	r1, r2
     3d4:	mov	r0, r3
     3d8:	bl	94 <fb_compound_name>
     3dc:	ldr	r3, [fp, #-20]	; 0xffffffec
     3e0:	ldr	r3, [r3, #16]
     3e4:	ldrh	r3, [r3, #8]
     3e8:	cmp	r3, #0
     3ec:	beq	3fc <gen_union_verifier+0xec>
     3f0:	cmp	r3, #1
     3f4:	beq	438 <gen_union_verifier+0x128>
     3f8:	b	494 <gen_union_verifier+0x184>
     3fc:	ldr	r3, [fp, #-472]	; 0xfffffe28
     400:	ldr	r0, [r3, #204]	; 0xcc
     404:	ldr	r3, [fp, #-20]	; 0xffffffec
     408:	ldrd	r2, [r3, #48]	; 0x30
     40c:	mov	ip, r2
     410:	ldr	r3, [fp, #-464]	; 0xfffffe30
     414:	ldr	r2, [fp, #-468]	; 0xfffffe2c
     418:	sub	r1, fp, #460	; 0x1cc
     41c:	str	r2, [sp, #4]
     420:	str	r3, [sp]
     424:	mov	r3, r1
     428:	mov	r2, ip
     42c:	ldr	r1, [pc, #324]	; 578 <gen_union_verifier+0x268>
     430:	bl	0 <fprintf>
     434:	b	534 <gen_union_verifier+0x224>
     438:	ldr	r3, [fp, #-472]	; 0xfffffe28
     43c:	ldr	ip, [r3, #204]	; 0xcc
     440:	ldr	r3, [fp, #-20]	; 0xffffffec
     444:	ldrd	r2, [r3, #48]	; 0x30
     448:	mov	r4, r2
     44c:	ldr	r3, [fp, #-20]	; 0xffffffec
     450:	ldr	r3, [r3, #16]
     454:	ldrd	r2, [r3, #112]	; 0x70
     458:	ldr	r1, [fp, #-20]	; 0xffffffec
     45c:	ldr	r1, [r1, #16]
     460:	ldrh	r1, [r1, #104]	; 0x68
     464:	mov	lr, r1
     468:	ldr	r1, [fp, #-464]	; 0xfffffe30
     46c:	ldr	r0, [fp, #-468]	; 0xfffffe2c
     470:	str	r0, [sp, #16]
     474:	str	r1, [sp, #12]
     478:	str	lr, [sp, #8]
     47c:	strd	r2, [sp]
     480:	mov	r2, r4
     484:	ldr	r1, [pc, #240]	; 57c <gen_union_verifier+0x26c>
     488:	mov	r0, ip
     48c:	bl	0 <fprintf>
     490:	b	534 <gen_union_verifier+0x224>
     494:	ldr	r3, [pc, #228]	; 580 <gen_union_verifier+0x270>
     498:	ldr	r0, [r3]
     49c:	ldr	r3, [pc, #224]	; 584 <gen_union_verifier+0x274>
     4a0:	str	r3, [sp]
     4a4:	mov	r3, #74	; 0x4a
     4a8:	ldr	r2, [pc, #216]	; 588 <gen_union_verifier+0x278>
     4ac:	ldr	r1, [pc, #216]	; 58c <gen_union_verifier+0x27c>
     4b0:	bl	0 <fprintf>
     4b4:	ldr	r3, [pc, #212]	; 590 <gen_union_verifier+0x280>
     4b8:	mov	r2, #74	; 0x4a
     4bc:	ldr	r1, [pc, #196]	; 588 <gen_union_verifier+0x278>
     4c0:	ldr	r0, [pc, #204]	; 594 <gen_union_verifier+0x284>
     4c4:	bl	0 <__assert_fail>
     4c8:	ldr	r3, [fp, #-472]	; 0xfffffe28
     4cc:	ldr	r0, [r3, #204]	; 0xcc
     4d0:	ldr	r3, [fp, #-20]	; 0xffffffec
     4d4:	ldrd	r2, [r3, #48]	; 0x30
     4d8:	mov	r1, r2
     4dc:	ldr	r2, [fp, #-464]	; 0xfffffe30
     4e0:	ldr	r3, [fp, #-468]	; 0xfffffe2c
     4e4:	str	r3, [sp]
     4e8:	mov	r3, r2
     4ec:	mov	r2, r1
     4f0:	ldr	r1, [pc, #160]	; 598 <gen_union_verifier+0x288>
     4f4:	bl	0 <fprintf>
     4f8:	b	534 <gen_union_verifier+0x224>
     4fc:	ldr	r3, [pc, #124]	; 580 <gen_union_verifier+0x270>
     500:	ldr	r0, [r3]
     504:	ldr	r3, [pc, #144]	; 59c <gen_union_verifier+0x28c>
     508:	str	r3, [sp]
     50c:	mov	r3, #83	; 0x53
     510:	ldr	r2, [pc, #112]	; 588 <gen_union_verifier+0x278>
     514:	ldr	r1, [pc, #112]	; 58c <gen_union_verifier+0x27c>
     518:	bl	0 <fprintf>
     51c:	ldr	r3, [pc, #108]	; 590 <gen_union_verifier+0x280>
     520:	mov	r2, #83	; 0x53
     524:	ldr	r1, [pc, #92]	; 588 <gen_union_verifier+0x278>
     528:	ldr	r0, [pc, #100]	; 594 <gen_union_verifier+0x284>
     52c:	bl	0 <__assert_fail>
     530:	nop			; (mov r0, r0)
     534:	ldr	r3, [fp, #-16]
     538:	ldr	r3, [r3]
     53c:	str	r3, [fp, #-16]
     540:	ldr	r3, [fp, #-16]
     544:	cmp	r3, #0
     548:	bne	384 <gen_union_verifier+0x74>
     54c:	ldr	r3, [fp, #-472]	; 0xfffffe28
     550:	ldr	r3, [r3, #204]	; 0xcc
     554:	mov	r2, #47	; 0x2f
     558:	mov	r1, #1
     55c:	ldr	r0, [pc, #60]	; 5a0 <gen_union_verifier+0x290>
     560:	bl	0 <fwrite>
     564:	mov	r3, #0
     568:	mov	r0, r3
     56c:	sub	sp, fp, #8
     570:	pop	{r4, fp, pc}
     574:	.word	0x00000168
     578:	.word	0x000001c8
     57c:	.word	0x00000218
     580:	.word	0x00000000
     584:	.word	0x000002cc
     588:	.word	0x00000264
     58c:	.word	0x000002c0
     590:	.word	0x00000d00
     594:	.word	0x00000308
     598:	.word	0x0000030c
     59c:	.word	0x0000034c
     5a0:	.word	0x00000380

000005a4 <gen_table_verifier>:
     5a4:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
     5a8:	add	fp, sp, #28
     5ac:	sub	sp, sp, #504	; 0x1f8
     5b0:	str	r0, [fp, #-496]	; 0xfffffe10
     5b4:	str	r1, [fp, #-500]	; 0xfffffe0c
     5b8:	mov	r3, #1
     5bc:	str	r3, [fp, #-36]	; 0xffffffdc
     5c0:	ldr	r3, [fp, #-496]	; 0xfffffe10
     5c4:	str	r3, [fp, #-40]	; 0xffffffd8
     5c8:	sub	r3, fp, #268	; 0x10c
     5cc:	mov	r2, #220	; 0xdc
     5d0:	mov	r1, #0
     5d4:	mov	r0, r3
     5d8:	bl	0 <memset>
     5dc:	sub	r3, fp, #488	; 0x1e8
     5e0:	mov	r2, #220	; 0xdc
     5e4:	mov	r1, #0
     5e8:	mov	r0, r3
     5ec:	bl	0 <memset>
     5f0:	sub	r3, fp, #268	; 0x10c
     5f4:	mov	r1, r3
     5f8:	ldr	r0, [fp, #-500]	; 0xfffffe0c
     5fc:	bl	94 <fb_compound_name>
     600:	ldr	r3, [fp, #-496]	; 0xfffffe10
     604:	ldr	r3, [r3, #204]	; 0xcc
     608:	sub	r2, fp, #268	; 0x10c
     60c:	ldr	r1, [pc, #1600]	; c54 <gen_table_verifier+0x6b0>
     610:	mov	r0, r3
     614:	bl	0 <fprintf>
     618:	ldr	r3, [fp, #-500]	; 0xfffffe0c
     61c:	ldr	r3, [r3, #20]
     620:	str	r3, [fp, #-32]	; 0xffffffe0
     624:	b	b64 <gen_table_verifier+0x5c0>
     628:	ldr	r3, [fp, #-32]	; 0xffffffe0
     62c:	str	r3, [fp, #-44]	; 0xffffffd4
     630:	ldr	r3, [fp, #-44]	; 0xffffffd4
     634:	ldrh	r3, [r3, #72]	; 0x48
     638:	and	r3, r3, #4
     63c:	cmp	r3, #0
     640:	bne	b54 <gen_table_verifier+0x5b0>
     644:	ldr	r3, [fp, #-36]	; 0xffffffdc
     648:	cmp	r3, #0
     64c:	beq	66c <gen_table_verifier+0xc8>
     650:	ldr	r3, [fp, #-496]	; 0xfffffe10
     654:	ldr	r3, [r3, #204]	; 0xcc
     658:	mov	r2, #28
     65c:	mov	r1, #1
     660:	ldr	r0, [pc, #1520]	; c58 <gen_table_verifier+0x6b4>
     664:	bl	0 <fwrite>
     668:	b	684 <gen_table_verifier+0xe0>
     66c:	ldr	r3, [fp, #-496]	; 0xfffffe10
     670:	ldr	r3, [r3, #204]	; 0xcc
     674:	mov	r2, #30
     678:	mov	r1, #1
     67c:	ldr	r0, [pc, #1496]	; c5c <gen_table_verifier+0x6b8>
     680:	bl	0 <fwrite>
     684:	mov	r3, #0
     688:	str	r3, [fp, #-36]	; 0xffffffdc
     68c:	ldr	r3, [fp, #-44]	; 0xffffffd4
     690:	ldrh	r3, [r3, #72]	; 0x48
     694:	and	r3, r3, #256	; 0x100
     698:	cmp	r3, #0
     69c:	movne	r3, #1
     6a0:	moveq	r3, #0
     6a4:	uxtb	r3, r3
     6a8:	str	r3, [fp, #-48]	; 0xffffffd0
     6ac:	ldr	r3, [fp, #-44]	; 0xffffffd4
     6b0:	ldrh	r3, [r3, #24]
     6b4:	sub	r3, r3, #7
     6b8:	cmp	r3, #8
     6bc:	ldrls	pc, [pc, r3, lsl #2]
     6c0:	b	b28 <gen_table_verifier+0x584>
     6c4:	.word	0x00000728
     6c8:	.word	0x000006e8
     6cc:	.word	0x00000894
     6d0:	.word	0x00000870
     6d4:	.word	0x00000b28
     6d8:	.word	0x00000b28
     6dc:	.word	0x00000b28
     6e0:	.word	0x000008b8
     6e4:	.word	0x000009cc
     6e8:	ldr	r3, [fp, #-496]	; 0xfffffe10
     6ec:	ldr	lr, [r3, #204]	; 0xcc
     6f0:	ldr	r3, [fp, #-44]	; 0xffffffd4
     6f4:	ldrd	r0, [r3, #96]	; 0x60
     6f8:	ldr	r3, [fp, #-44]	; 0xffffffd4
     6fc:	ldrd	r2, [r3, #88]	; 0x58
     700:	ldr	ip, [fp, #-44]	; 0xffffffd4
     704:	ldrh	ip, [ip, #74]	; 0x4a
     708:	str	ip, [sp, #8]
     70c:	strd	r2, [sp]
     710:	mov	r2, r0
     714:	mov	r3, r1
     718:	ldr	r1, [pc, #1344]	; c60 <gen_table_verifier+0x6bc>
     71c:	mov	r0, lr
     720:	bl	0 <fprintf>
     724:	b	b28 <gen_table_verifier+0x584>
     728:	ldr	r3, [fp, #-44]	; 0xffffffd4
     72c:	ldr	r3, [r3, #104]	; 0x68
     730:	cmp	r3, #0
     734:	beq	7e8 <gen_table_verifier+0x244>
     738:	ldr	r3, [fp, #-44]	; 0xffffffd4
     73c:	ldr	r3, [r3, #104]	; 0x68
     740:	sub	r2, fp, #488	; 0x1e8
     744:	mov	r1, r2
     748:	mov	r0, r3
     74c:	bl	94 <fb_compound_name>
     750:	ldr	r3, [fp, #-44]	; 0xffffffd4
     754:	ldr	r3, [r3, #104]	; 0x68
     758:	ldrh	r3, [r3, #8]
     75c:	cmp	r3, #0
     760:	bne	7a0 <gen_table_verifier+0x1fc>
     764:	ldr	r3, [fp, #-496]	; 0xfffffe10
     768:	ldr	r0, [r3, #204]	; 0xcc
     76c:	ldr	r3, [fp, #-44]	; 0xffffffd4
     770:	ldrd	r2, [r3, #96]	; 0x60
     774:	ldr	r1, [fp, #-44]	; 0xffffffd4
     778:	ldrh	r1, [r1, #74]	; 0x4a
     77c:	mov	ip, r1
     780:	sub	r1, fp, #488	; 0x1e8
     784:	str	r1, [sp, #8]
     788:	str	ip, [sp, #4]
     78c:	ldr	r1, [fp, #-48]	; 0xffffffd0
     790:	str	r1, [sp]
     794:	ldr	r1, [pc, #1224]	; c64 <gen_table_verifier+0x6c0>
     798:	bl	0 <fprintf>
     79c:	b	b28 <gen_table_verifier+0x584>
     7a0:	ldr	r3, [fp, #-496]	; 0xfffffe10
     7a4:	ldr	lr, [r3, #204]	; 0xcc
     7a8:	ldr	r3, [fp, #-44]	; 0xffffffd4
     7ac:	ldrd	r0, [r3, #96]	; 0x60
     7b0:	ldr	r3, [fp, #-44]	; 0xffffffd4
     7b4:	ldrd	r2, [r3, #88]	; 0x58
     7b8:	ldr	ip, [fp, #-44]	; 0xffffffd4
     7bc:	ldrh	ip, [ip, #74]	; 0x4a
     7c0:	str	ip, [sp, #16]
     7c4:	strd	r2, [sp, #8]
     7c8:	ldr	r3, [fp, #-48]	; 0xffffffd0
     7cc:	str	r3, [sp]
     7d0:	mov	r2, r0
     7d4:	mov	r3, r1
     7d8:	ldr	r1, [pc, #1160]	; c68 <gen_table_verifier+0x6c4>
     7dc:	mov	r0, lr
     7e0:	bl	0 <fprintf>
     7e4:	b	b28 <gen_table_verifier+0x584>
     7e8:	ldr	r3, [fp, #-496]	; 0xfffffe10
     7ec:	ldr	r8, [r3, #204]	; 0xcc
     7f0:	ldr	r3, [fp, #-44]	; 0xffffffd4
     7f4:	ldrd	r6, [r3, #96]	; 0x60
     7f8:	ldr	r3, [fp, #-44]	; 0xffffffd4
     7fc:	ldrd	r4, [r3, #88]	; 0x58
     800:	ldr	r3, [fp, #-44]	; 0xffffffd4
     804:	ldrh	r3, [r3, #74]	; 0x4a
     808:	mov	r9, r3
     80c:	ldr	r3, [fp, #-44]	; 0xffffffd4
     810:	ldrd	r2, [r3, #88]	; 0x58
     814:	orrs	r3, r2, r3
     818:	beq	83c <gen_table_verifier+0x298>
     81c:	ldr	r3, [fp, #-44]	; 0xffffffd4
     820:	ldrd	r2, [r3, #88]	; 0x58
     824:	mvn	r0, #0
     828:	mov	r1, #0
     82c:	bl	0 <__aeabi_uldivmod>
     830:	mov	r2, r0
     834:	mov	r3, r1
     838:	b	844 <gen_table_verifier+0x2a0>
     83c:	mvn	r2, #0
     840:	mov	r3, #0
     844:	strd	r2, [sp, #24]
     848:	str	r9, [sp, #16]
     84c:	strd	r4, [sp, #8]
     850:	ldr	r3, [fp, #-48]	; 0xffffffd0
     854:	str	r3, [sp]
     858:	mov	r2, r6
     85c:	mov	r3, r7
     860:	ldr	r1, [pc, #1028]	; c6c <gen_table_verifier+0x6c8>
     864:	mov	r0, r8
     868:	bl	0 <fprintf>
     86c:	b	b28 <gen_table_verifier+0x584>
     870:	ldr	r3, [fp, #-496]	; 0xfffffe10
     874:	ldr	r0, [r3, #204]	; 0xcc
     878:	ldr	r3, [fp, #-44]	; 0xffffffd4
     87c:	ldrd	r2, [r3, #96]	; 0x60
     880:	ldr	r1, [fp, #-48]	; 0xffffffd0
     884:	str	r1, [sp]
     888:	ldr	r1, [pc, #992]	; c70 <gen_table_verifier+0x6cc>
     88c:	bl	0 <fprintf>
     890:	b	b28 <gen_table_verifier+0x584>
     894:	ldr	r3, [fp, #-496]	; 0xfffffe10
     898:	ldr	r0, [r3, #204]	; 0xcc
     89c:	ldr	r3, [fp, #-44]	; 0xffffffd4
     8a0:	ldrd	r2, [r3, #96]	; 0x60
     8a4:	ldr	r1, [fp, #-48]	; 0xffffffd0
     8a8:	str	r1, [sp]
     8ac:	ldr	r1, [pc, #960]	; c74 <gen_table_verifier+0x6d0>
     8b0:	bl	0 <fprintf>
     8b4:	b	b28 <gen_table_verifier+0x584>
     8b8:	ldr	r3, [fp, #-44]	; 0xffffffd4
     8bc:	ldr	r3, [r3, #16]
     8c0:	sub	r2, fp, #488	; 0x1e8
     8c4:	mov	r1, r2
     8c8:	mov	r0, r3
     8cc:	bl	94 <fb_compound_name>
     8d0:	ldr	r3, [fp, #-44]	; 0xffffffd4
     8d4:	ldr	r3, [r3, #16]
     8d8:	ldrh	r3, [r3, #8]
     8dc:	cmp	r3, #4
     8e0:	ldrls	pc, [pc, r3, lsl #2]
     8e4:	b	994 <gen_table_verifier+0x3f0>
     8e8:	.word	0x0000093c
     8ec:	.word	0x000008fc
     8f0:	.word	0x00000994
     8f4:	.word	0x000008fc
     8f8:	.word	0x00000968
     8fc:	ldr	r3, [fp, #-496]	; 0xfffffe10
     900:	ldr	lr, [r3, #204]	; 0xcc
     904:	ldr	r3, [fp, #-44]	; 0xffffffd4
     908:	ldrd	r0, [r3, #96]	; 0x60
     90c:	ldr	r3, [fp, #-44]	; 0xffffffd4
     910:	ldrd	r2, [r3, #88]	; 0x58
     914:	ldr	ip, [fp, #-44]	; 0xffffffd4
     918:	ldrh	ip, [ip, #74]	; 0x4a
     91c:	str	ip, [sp, #8]
     920:	strd	r2, [sp]
     924:	mov	r2, r0
     928:	mov	r3, r1
     92c:	ldr	r1, [pc, #812]	; c60 <gen_table_verifier+0x6bc>
     930:	mov	r0, lr
     934:	bl	0 <fprintf>
     938:	b	9c8 <gen_table_verifier+0x424>
     93c:	ldr	r3, [fp, #-496]	; 0xfffffe10
     940:	ldr	r0, [r3, #204]	; 0xcc
     944:	ldr	r3, [fp, #-44]	; 0xffffffd4
     948:	ldrd	r2, [r3, #96]	; 0x60
     94c:	sub	r1, fp, #488	; 0x1e8
     950:	str	r1, [sp, #4]
     954:	ldr	r1, [fp, #-48]	; 0xffffffd0
     958:	str	r1, [sp]
     95c:	ldr	r1, [pc, #788]	; c78 <gen_table_verifier+0x6d4>
     960:	bl	0 <fprintf>
     964:	b	9c8 <gen_table_verifier+0x424>
     968:	ldr	r3, [fp, #-496]	; 0xfffffe10
     96c:	ldr	r0, [r3, #204]	; 0xcc
     970:	ldr	r3, [fp, #-44]	; 0xffffffd4
     974:	ldrd	r2, [r3, #96]	; 0x60
     978:	sub	r1, fp, #488	; 0x1e8
     97c:	str	r1, [sp, #4]
     980:	ldr	r1, [fp, #-48]	; 0xffffffd0
     984:	str	r1, [sp]
     988:	ldr	r1, [pc, #748]	; c7c <gen_table_verifier+0x6d8>
     98c:	bl	0 <fprintf>
     990:	b	9c8 <gen_table_verifier+0x424>
     994:	ldr	r3, [pc, #740]	; c80 <gen_table_verifier+0x6dc>
     998:	ldr	r0, [r3]
     99c:	ldr	r3, [pc, #736]	; c84 <gen_table_verifier+0x6e0>
     9a0:	str	r3, [sp]
     9a4:	mov	r3, #178	; 0xb2
     9a8:	ldr	r2, [pc, #728]	; c88 <gen_table_verifier+0x6e4>
     9ac:	ldr	r1, [pc, #728]	; c8c <gen_table_verifier+0x6e8>
     9b0:	bl	0 <fprintf>
     9b4:	ldr	r3, [pc, #724]	; c90 <gen_table_verifier+0x6ec>
     9b8:	mov	r2, #178	; 0xb2
     9bc:	ldr	r1, [pc, #708]	; c88 <gen_table_verifier+0x6e4>
     9c0:	ldr	r0, [pc, #716]	; c94 <gen_table_verifier+0x6f0>
     9c4:	bl	0 <__assert_fail>
     9c8:	b	b28 <gen_table_verifier+0x584>
     9cc:	ldr	r3, [fp, #-44]	; 0xffffffd4
     9d0:	ldr	r3, [r3, #16]
     9d4:	sub	r2, fp, #488	; 0x1e8
     9d8:	mov	r1, r2
     9dc:	mov	r0, r3
     9e0:	bl	94 <fb_compound_name>
     9e4:	ldr	r3, [fp, #-44]	; 0xffffffd4
     9e8:	ldr	r3, [r3, #16]
     9ec:	ldrh	r3, [r3, #8]
     9f0:	cmp	r3, #4
     9f4:	ldrls	pc, [pc, r3, lsl #2]
     9f8:	b	af0 <gen_table_verifier+0x54c>
     9fc:	.word	0x00000a10
     a00:	.word	0x00000a3c
     a04:	.word	0x00000af0
     a08:	.word	0x00000a3c
     a0c:	.word	0x00000ac4
     a10:	ldr	r3, [fp, #-496]	; 0xfffffe10
     a14:	ldr	r0, [r3, #204]	; 0xcc
     a18:	ldr	r3, [fp, #-44]	; 0xffffffd4
     a1c:	ldrd	r2, [r3, #96]	; 0x60
     a20:	sub	r1, fp, #488	; 0x1e8
     a24:	str	r1, [sp, #4]
     a28:	ldr	r1, [fp, #-48]	; 0xffffffd0
     a2c:	str	r1, [sp]
     a30:	ldr	r1, [pc, #608]	; c98 <gen_table_verifier+0x6f4>
     a34:	bl	0 <fprintf>
     a38:	b	b24 <gen_table_verifier+0x580>
     a3c:	ldr	r3, [fp, #-496]	; 0xfffffe10
     a40:	ldr	r8, [r3, #204]	; 0xcc
     a44:	ldr	r3, [fp, #-44]	; 0xffffffd4
     a48:	ldrd	r6, [r3, #96]	; 0x60
     a4c:	ldr	r3, [fp, #-44]	; 0xffffffd4
     a50:	ldrd	r4, [r3, #88]	; 0x58
     a54:	ldr	r3, [fp, #-44]	; 0xffffffd4
     a58:	ldrh	r3, [r3, #74]	; 0x4a
     a5c:	mov	r9, r3
     a60:	ldr	r3, [fp, #-44]	; 0xffffffd4
     a64:	ldrd	r2, [r3, #88]	; 0x58
     a68:	orrs	r3, r2, r3
     a6c:	beq	a90 <gen_table_verifier+0x4ec>
     a70:	ldr	r3, [fp, #-44]	; 0xffffffd4
     a74:	ldrd	r2, [r3, #88]	; 0x58
     a78:	mvn	r0, #0
     a7c:	mov	r1, #0
     a80:	bl	0 <__aeabi_uldivmod>
     a84:	mov	r2, r0
     a88:	mov	r3, r1
     a8c:	b	a98 <gen_table_verifier+0x4f4>
     a90:	mvn	r2, #0
     a94:	mov	r3, #0
     a98:	strd	r2, [sp, #24]
     a9c:	str	r9, [sp, #16]
     aa0:	strd	r4, [sp, #8]
     aa4:	ldr	r3, [fp, #-48]	; 0xffffffd0
     aa8:	str	r3, [sp]
     aac:	mov	r2, r6
     ab0:	mov	r3, r7
     ab4:	ldr	r1, [pc, #432]	; c6c <gen_table_verifier+0x6c8>
     ab8:	mov	r0, r8
     abc:	bl	0 <fprintf>
     ac0:	b	b24 <gen_table_verifier+0x580>
     ac4:	ldr	r3, [fp, #-496]	; 0xfffffe10
     ac8:	ldr	r0, [r3, #204]	; 0xcc
     acc:	ldr	r3, [fp, #-44]	; 0xffffffd4
     ad0:	ldrd	r2, [r3, #96]	; 0x60
     ad4:	sub	r1, fp, #488	; 0x1e8
     ad8:	str	r1, [sp, #4]
     adc:	ldr	r1, [fp, #-48]	; 0xffffffd0
     ae0:	str	r1, [sp]
     ae4:	ldr	r1, [pc, #432]	; c9c <gen_table_verifier+0x6f8>
     ae8:	bl	0 <fprintf>
     aec:	b	b24 <gen_table_verifier+0x580>
     af0:	ldr	r3, [pc, #392]	; c80 <gen_table_verifier+0x6dc>
     af4:	ldr	r0, [r3]
     af8:	ldr	r3, [pc, #416]	; ca0 <gen_table_verifier+0x6fc>
     afc:	str	r3, [sp]
     b00:	mov	r3, #202	; 0xca
     b04:	ldr	r2, [pc, #380]	; c88 <gen_table_verifier+0x6e4>
     b08:	ldr	r1, [pc, #380]	; c8c <gen_table_verifier+0x6e8>
     b0c:	bl	0 <fprintf>
     b10:	ldr	r3, [pc, #376]	; c90 <gen_table_verifier+0x6ec>
     b14:	mov	r2, #202	; 0xca
     b18:	ldr	r1, [pc, #360]	; c88 <gen_table_verifier+0x6e4>
     b1c:	ldr	r0, [pc, #368]	; c94 <gen_table_verifier+0x6f0>
     b20:	bl	0 <__assert_fail>
     b24:	nop			; (mov r0, r0)
     b28:	ldr	r3, [fp, #-496]	; 0xfffffe10
     b2c:	ldr	r0, [r3, #204]	; 0xcc
     b30:	ldr	r3, [fp, #-32]	; 0xffffffe0
     b34:	ldr	r3, [r3, #4]
     b38:	ldr	r2, [r3, #4]
     b3c:	ldr	r3, [fp, #-32]	; 0xffffffe0
     b40:	ldr	r3, [r3, #4]
     b44:	ldr	r3, [r3]
     b48:	ldr	r1, [pc, #340]	; ca4 <gen_table_verifier+0x700>
     b4c:	bl	0 <fprintf>
     b50:	b	b58 <gen_table_verifier+0x5b4>
     b54:	nop			; (mov r0, r0)
     b58:	ldr	r3, [fp, #-32]	; 0xffffffe0
     b5c:	ldr	r3, [r3]
     b60:	str	r3, [fp, #-32]	; 0xffffffe0
     b64:	ldr	r3, [fp, #-32]	; 0xffffffe0
     b68:	cmp	r3, #0
     b6c:	bne	628 <gen_table_verifier+0x84>
     b70:	ldr	r3, [fp, #-36]	; 0xffffffdc
     b74:	cmp	r3, #0
     b78:	bne	b94 <gen_table_verifier+0x5f0>
     b7c:	ldr	r3, [fp, #-496]	; 0xfffffe10
     b80:	ldr	r3, [r3, #204]	; 0xcc
     b84:	mov	r2, #15
     b88:	mov	r1, #1
     b8c:	ldr	r0, [pc, #276]	; ca8 <gen_table_verifier+0x704>
     b90:	bl	0 <fwrite>
     b94:	ldr	r3, [fp, #-496]	; 0xfffffe10
     b98:	ldr	r3, [r3, #204]	; 0xcc
     b9c:	mov	r2, #29
     ba0:	mov	r1, #1
     ba4:	ldr	r0, [pc, #256]	; cac <gen_table_verifier+0x708>
     ba8:	bl	0 <fwrite>
     bac:	ldr	r3, [fp, #-496]	; 0xfffffe10
     bb0:	ldr	r3, [r3, #204]	; 0xcc
     bb4:	mov	r2, #3
     bb8:	mov	r1, #1
     bbc:	ldr	r0, [pc, #236]	; cb0 <gen_table_verifier+0x70c>
     bc0:	bl	0 <fwrite>
     bc4:	ldr	r3, [fp, #-496]	; 0xfffffe10
     bc8:	ldr	r0, [r3, #204]	; 0xcc
     bcc:	sub	r1, fp, #268	; 0x10c
     bd0:	sub	r2, fp, #268	; 0x10c
     bd4:	sub	r3, fp, #268	; 0x10c
     bd8:	str	r3, [sp]
     bdc:	mov	r3, r1
     be0:	ldr	r1, [pc, #204]	; cb4 <gen_table_verifier+0x710>
     be4:	bl	0 <fprintf>
     be8:	ldr	r3, [fp, #-496]	; 0xfffffe10
     bec:	ldr	r0, [r3, #204]	; 0xcc
     bf0:	sub	r1, fp, #268	; 0x10c
     bf4:	sub	r2, fp, #268	; 0x10c
     bf8:	sub	r3, fp, #268	; 0x10c
     bfc:	str	r3, [sp]
     c00:	mov	r3, r1
     c04:	ldr	r1, [pc, #172]	; cb8 <gen_table_verifier+0x714>
     c08:	bl	0 <fprintf>
     c0c:	ldr	r3, [fp, #-496]	; 0xfffffe10
     c10:	ldr	r0, [r3, #204]	; 0xcc
     c14:	sub	r3, fp, #268	; 0x10c
     c18:	sub	r2, fp, #268	; 0x10c
     c1c:	ldr	r1, [pc, #152]	; cbc <gen_table_verifier+0x718>
     c20:	bl	0 <fprintf>
     c24:	ldr	r3, [fp, #-496]	; 0xfffffe10
     c28:	ldr	r0, [r3, #204]	; 0xcc
     c2c:	sub	r2, fp, #268	; 0x10c
     c30:	sub	r3, fp, #268	; 0x10c
     c34:	str	r3, [sp]
     c38:	ldr	r3, [fp, #-40]	; 0xffffffd8
     c3c:	ldr	r1, [pc, #124]	; cc0 <gen_table_verifier+0x71c>
     c40:	bl	0 <fprintf>
     c44:	mov	r3, #0
     c48:	mov	r0, r3
     c4c:	sub	sp, fp, #28
     c50:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
     c54:	.word	0x000003b0
     c58:	.word	0x000003f8
     c5c:	.word	0x00000418
     c60:	.word	0x00000438
     c64:	.word	0x00000460
     c68:	.word	0x000004ac
     c6c:	.word	0x000004ec
     c70:	.word	0x00000530
     c74:	.word	0x0000055c
     c78:	.word	0x0000058c
     c7c:	.word	0x000005c8
     c80:	.word	0x00000000
     c84:	.word	0x00000604
     c88:	.word	0x00000264
     c8c:	.word	0x000002c0
     c90:	.word	0x00000d14
     c94:	.word	0x00000308
     c98:	.word	0x00000640
     c9c:	.word	0x00000684
     ca0:	.word	0x000006c8
     ca4:	.word	0x0000070c
     ca8:	.word	0x00000718
     cac:	.word	0x00000728
     cb0:	.word	0x00000748
     cb4:	.word	0x0000074c
     cb8:	.word	0x000007ec
     cbc:	.word	0x00000898
     cc0:	.word	0x00000950

00000cc4 <gen_struct_verifier>:
     cc4:	push	{fp, lr}
     cc8:	add	fp, sp, #4
     ccc:	sub	sp, sp, #248	; 0xf8
     cd0:	str	r0, [fp, #-232]	; 0xffffff18
     cd4:	str	r1, [fp, #-236]	; 0xffffff14
     cd8:	sub	r3, fp, #224	; 0xe0
     cdc:	mov	r2, #220	; 0xdc
     ce0:	mov	r1, #0
     ce4:	mov	r0, r3
     ce8:	bl	0 <memset>
     cec:	sub	r3, fp, #224	; 0xe0
     cf0:	mov	r1, r3
     cf4:	ldr	r0, [fp, #-236]	; 0xffffff14
     cf8:	bl	94 <fb_compound_name>
     cfc:	ldr	r3, [fp, #-232]	; 0xffffff18
     d00:	ldr	r0, [r3, #204]	; 0xcc
     d04:	ldr	r3, [fp, #-236]	; 0xffffff14
     d08:	ldrd	r2, [r3, #112]	; 0x70
     d0c:	ldr	r1, [fp, #-236]	; 0xffffff14
     d10:	ldrh	r1, [r1, #104]	; 0x68
     d14:	mov	lr, r1
     d18:	sub	ip, fp, #224	; 0xe0
     d1c:	sub	r1, fp, #224	; 0xe0
     d20:	str	lr, [sp, #8]
     d24:	strd	r2, [sp]
     d28:	mov	r3, ip
     d2c:	mov	r2, r1
     d30:	ldr	r1, [pc, #188]	; df4 <gen_struct_verifier+0x130>
     d34:	bl	0 <fprintf>
     d38:	ldr	r3, [fp, #-232]	; 0xffffff18
     d3c:	ldr	r0, [r3, #204]	; 0xcc
     d40:	ldr	r3, [fp, #-236]	; 0xffffff14
     d44:	ldrd	r2, [r3, #112]	; 0x70
     d48:	ldr	r1, [fp, #-236]	; 0xffffff14
     d4c:	ldrh	r1, [r1, #104]	; 0x68
     d50:	mov	lr, r1
     d54:	sub	ip, fp, #224	; 0xe0
     d58:	sub	r1, fp, #224	; 0xe0
     d5c:	str	lr, [sp, #8]
     d60:	strd	r2, [sp]
     d64:	mov	r3, ip
     d68:	mov	r2, r1
     d6c:	ldr	r1, [pc, #132]	; df8 <gen_struct_verifier+0x134>
     d70:	bl	0 <fprintf>
     d74:	ldr	r3, [fp, #-232]	; 0xffffff18
     d78:	ldr	r0, [r3, #204]	; 0xcc
     d7c:	ldr	ip, [fp, #-232]	; 0xffffff18
     d80:	ldr	r3, [fp, #-236]	; 0xffffff14
     d84:	ldrd	r2, [r3, #112]	; 0x70
     d88:	ldr	r1, [fp, #-236]	; 0xffffff14
     d8c:	ldrh	r1, [r1, #104]	; 0x68
     d90:	mov	lr, r1
     d94:	sub	r1, fp, #224	; 0xe0
     d98:	str	lr, [sp, #8]
     d9c:	strd	r2, [sp]
     da0:	mov	r3, ip
     da4:	mov	r2, r1
     da8:	ldr	r1, [pc, #76]	; dfc <gen_struct_verifier+0x138>
     dac:	bl	0 <fprintf>
     db0:	ldr	r3, [fp, #-232]	; 0xffffff18
     db4:	ldr	r0, [r3, #204]	; 0xcc
     db8:	ldr	r3, [fp, #-236]	; 0xffffff14
     dbc:	ldrd	r2, [r3, #112]	; 0x70
     dc0:	ldr	r1, [fp, #-236]	; 0xffffff14
     dc4:	ldrh	r1, [r1, #104]	; 0x68
     dc8:	mov	ip, r1
     dcc:	sub	r1, fp, #224	; 0xe0
     dd0:	str	ip, [sp, #8]
     dd4:	strd	r2, [sp]
     dd8:	mov	r2, r1
     ddc:	ldr	r1, [pc, #28]	; e00 <gen_struct_verifier+0x13c>
     de0:	bl	0 <fprintf>
     de4:	mov	r3, #0
     de8:	mov	r0, r3
     dec:	sub	sp, fp, #4
     df0:	pop	{fp, pc}
     df4:	.word	0x00000a10
     df8:	.word	0x00000aac
     dfc:	.word	0x00000b50
     e00:	.word	0x00000c08

00000e04 <gen_verifier_prototypes>:
     e04:	push	{fp, lr}
     e08:	add	fp, sp, #4
     e0c:	sub	sp, sp, #232	; 0xe8
     e10:	str	r0, [fp, #-232]	; 0xffffff18
     e14:	sub	r3, fp, #228	; 0xe4
     e18:	mov	r2, #220	; 0xdc
     e1c:	mov	r1, #0
     e20:	mov	r0, r3
     e24:	bl	0 <memset>
     e28:	ldr	r3, [fp, #-232]	; 0xffffff18
     e2c:	ldr	r3, [r3, #208]	; 0xd0
     e30:	ldr	r3, [r3, #40]	; 0x28
     e34:	str	r3, [fp, #-8]
     e38:	b	e80 <gen_verifier_prototypes+0x7c>
     e3c:	ldr	r3, [fp, #-8]
     e40:	ldrh	r3, [r3, #8]
     e44:	cmp	r3, #0
     e48:	bne	e74 <gen_verifier_prototypes+0x70>
     e4c:	sub	r3, fp, #228	; 0xe4
     e50:	mov	r1, r3
     e54:	ldr	r0, [fp, #-8]
     e58:	bl	94 <fb_compound_name>
     e5c:	ldr	r3, [fp, #-232]	; 0xffffff18
     e60:	ldr	r3, [r3, #204]	; 0xcc
     e64:	sub	r2, fp, #228	; 0xe4
     e68:	ldr	r1, [pc, #64]	; eb0 <gen_verifier_prototypes+0xac>
     e6c:	mov	r0, r3
     e70:	bl	0 <fprintf>
     e74:	ldr	r3, [fp, #-8]
     e78:	ldr	r3, [r3]
     e7c:	str	r3, [fp, #-8]
     e80:	ldr	r3, [fp, #-8]
     e84:	cmp	r3, #0
     e88:	bne	e3c <gen_verifier_prototypes+0x38>
     e8c:	ldr	r3, [fp, #-232]	; 0xffffff18
     e90:	ldr	r3, [r3, #204]	; 0xcc
     e94:	mov	r1, r3
     e98:	mov	r0, #10
     e9c:	bl	0 <fputc>
     ea0:	mov	r3, #0
     ea4:	mov	r0, r3
     ea8:	sub	sp, fp, #4
     eac:	pop	{fp, pc}
     eb0:	.word	0x00000cb8

00000eb4 <gen_union_verifiers>:
     eb4:	push	{fp, lr}
     eb8:	add	fp, sp, #4
     ebc:	sub	sp, sp, #16
     ec0:	str	r0, [fp, #-16]
     ec4:	ldr	r3, [fp, #-16]
     ec8:	ldr	r3, [r3, #208]	; 0xd0
     ecc:	ldr	r3, [r3, #40]	; 0x28
     ed0:	str	r3, [fp, #-8]
     ed4:	b	f00 <gen_union_verifiers+0x4c>
     ed8:	ldr	r3, [fp, #-8]
     edc:	ldrh	r3, [r3, #8]
     ee0:	cmp	r3, #4
     ee4:	bne	ef4 <gen_union_verifiers+0x40>
     ee8:	ldr	r1, [fp, #-8]
     eec:	ldr	r0, [fp, #-16]
     ef0:	bl	310 <gen_union_verifier>
     ef4:	ldr	r3, [fp, #-8]
     ef8:	ldr	r3, [r3]
     efc:	str	r3, [fp, #-8]
     f00:	ldr	r3, [fp, #-8]
     f04:	cmp	r3, #0
     f08:	bne	ed8 <gen_union_verifiers+0x24>
     f0c:	mov	r3, #0
     f10:	mov	r0, r3
     f14:	sub	sp, fp, #4
     f18:	pop	{fp, pc}

00000f1c <gen_struct_verifiers>:
     f1c:	push	{fp, lr}
     f20:	add	fp, sp, #4
     f24:	sub	sp, sp, #16
     f28:	str	r0, [fp, #-16]
     f2c:	ldr	r3, [fp, #-16]
     f30:	ldr	r3, [r3, #208]	; 0xd0
     f34:	ldr	r3, [r3, #40]	; 0x28
     f38:	str	r3, [fp, #-8]
     f3c:	b	f68 <gen_struct_verifiers+0x4c>
     f40:	ldr	r3, [fp, #-8]
     f44:	ldrh	r3, [r3, #8]
     f48:	cmp	r3, #1
     f4c:	bne	f5c <gen_struct_verifiers+0x40>
     f50:	ldr	r1, [fp, #-8]
     f54:	ldr	r0, [fp, #-16]
     f58:	bl	cc4 <gen_struct_verifier>
     f5c:	ldr	r3, [fp, #-8]
     f60:	ldr	r3, [r3]
     f64:	str	r3, [fp, #-8]
     f68:	ldr	r3, [fp, #-8]
     f6c:	cmp	r3, #0
     f70:	bne	f40 <gen_struct_verifiers+0x24>
     f74:	mov	r3, #0
     f78:	mov	r0, r3
     f7c:	sub	sp, fp, #4
     f80:	pop	{fp, pc}

00000f84 <gen_table_verifiers>:
     f84:	push	{fp, lr}
     f88:	add	fp, sp, #4
     f8c:	sub	sp, sp, #16
     f90:	str	r0, [fp, #-16]
     f94:	ldr	r3, [fp, #-16]
     f98:	ldr	r3, [r3, #208]	; 0xd0
     f9c:	ldr	r3, [r3, #40]	; 0x28
     fa0:	str	r3, [fp, #-8]
     fa4:	b	fd0 <gen_table_verifiers+0x4c>
     fa8:	ldr	r3, [fp, #-8]
     fac:	ldrh	r3, [r3, #8]
     fb0:	cmp	r3, #0
     fb4:	bne	fc4 <gen_table_verifiers+0x40>
     fb8:	ldr	r1, [fp, #-8]
     fbc:	ldr	r0, [fp, #-16]
     fc0:	bl	5a4 <gen_table_verifier>
     fc4:	ldr	r3, [fp, #-8]
     fc8:	ldr	r3, [r3]
     fcc:	str	r3, [fp, #-8]
     fd0:	ldr	r3, [fp, #-8]
     fd4:	cmp	r3, #0
     fd8:	bne	fa8 <gen_table_verifiers+0x24>
     fdc:	mov	r3, #0
     fe0:	mov	r0, r3
     fe4:	sub	sp, fp, #4
     fe8:	pop	{fp, pc}

00000fec <__flatcc_fb_gen_c_verifier>:
     fec:	push	{fp, lr}
     ff0:	add	fp, sp, #4
     ff4:	sub	sp, sp, #8
     ff8:	str	r0, [fp, #-8]
     ffc:	ldr	r0, [fp, #-8]
    1000:	bl	1a8 <gen_verifier_pretext>
    1004:	ldr	r0, [fp, #-8]
    1008:	bl	e04 <gen_verifier_prototypes>
    100c:	ldr	r0, [fp, #-8]
    1010:	bl	eb4 <gen_union_verifiers>
    1014:	ldr	r0, [fp, #-8]
    1018:	bl	f1c <gen_struct_verifiers>
    101c:	ldr	r0, [fp, #-8]
    1020:	bl	f84 <gen_table_verifiers>
    1024:	ldr	r0, [fp, #-8]
    1028:	bl	2c4 <gen_verifier_footer>
    102c:	mov	r3, #0
    1030:	mov	r0, r3
    1034:	sub	sp, fp, #4
    1038:	pop	{fp, pc}
