
Copyright (C) 1994-2019 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: P-2019.03G-Beta4
Install: E:\Gowin\Gowin_V1.9.2Beta\SynplifyPro
OS: Windows 6.2

Hostname: SKY-20180728DOH

Implementation : rev_1

# Written on Fri Nov 22 14:17:43 2019

##### FILES SYNTAX CHECKED ##############################################
Constraint File(s):      (none)

#Run constraint checker to find more issues with constraints.
#########################################################################



No issues found in constraint syntax.



Clock Summary
*************

          Start                                                                    Requested     Requested     Clock                                                                              Clock                     Clock
Level     Clock                                                                    Frequency     Period        Type                                                                               Group                     Load 
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
0 -       System                                                                   150.0 MHz     6.667         system                                                                             system_clkgroup           0    
                                                                                                                                                                                                                                 
0 -       pll_36m|clkout_inferred_clock                                            131.8 MHz     7.590         inferred                                                                           Autoconstr_clkgroup_2     12047
                                                                                                                                                                                                                                 
0 -       _~psram_top_PSRAM_Memory_Interface_Top__|clk_out_inferred_clock          139.5 MHz     7.169         inferred                                                                           Autoconstr_clkgroup_3     744  
1 .         _~psram_init_PSRAM_Memory_Interface_Top__|VALUE_1_derived_clock[0]     139.5 MHz     7.169         derived (from _~psram_top_PSRAM_Memory_Interface_Top__|clk_out_inferred_clock)     Autoconstr_clkgroup_3     8    
1 .         _~psram_init_PSRAM_Memory_Interface_Top__|VALUE_1_derived_clock[1]     139.5 MHz     7.169         derived (from _~psram_top_PSRAM_Memory_Interface_Top__|clk_out_inferred_clock)     Autoconstr_clkgroup_3     8    
1 .         _~psram_wd_PSRAM_Memory_Interface_Top__|step_derived_clock[0]          139.5 MHz     7.169         derived (from _~psram_top_PSRAM_Memory_Interface_Top__|clk_out_inferred_clock)     Autoconstr_clkgroup_3     2    
                                                                                                                                                                                                                                 
0 -       myproj_top|I_clk_50m                                                     189.6 MHz     5.274         inferred                                                                           Autoconstr_clkgroup_1     492  
                                                                                                                                                                                                                                 
0 -       myproj_top|cmos_pclk0                                                    308.7 MHz     3.239         inferred                                                                           Autoconstr_clkgroup_0     61   
1 .         myproj_top|cmos_pclk2_derived_clock                                    308.7 MHz     3.239         derived (from myproj_top|cmos_pclk0)                                               Autoconstr_clkgroup_0     136  
                                                                                                                                                                                                                                 
0 -       _~psram_top_PSRAM_Memory_Interface_Top__|clk_x2p_inferred_clock          150.0 MHz     6.667         inferred                                                                           Autoconstr_clkgroup_4     38   
=================================================================================================================================================================================================================================


Clock Load Summary
******************

                                                                       Clock     Source                                                                                                   Clock Pin                                                                                                              Non-clock Pin                                                                                                                  Non-clock Pin                                                                                               
Clock                                                                  Load      Pin                                                                                                      Seq Example                                                                                                            Seq Example                                                                                                                    Comb Example                                                                                                
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
System                                                                 0         -                                                                                                        -                                                                                                                      -                                                                                                                              -                                                                                                           
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            
pll_36m|clkout_inferred_clock                                          12047     pll_36m_u0.pll_inst.CLKOUT(PLL)                                                                          img_processor_u0.vga_mark_out_top_u0.vga_mark_out_u0.pre_x[10:0].C                                                     -                                                                                                                              img_processor_u0.vga_mark_out_top_u0.erode_dilate_u0.img_dilation_u0.u0.Shift_RAM_1Bit_800_u0.clkw.I[0](and)
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            
_~psram_top_PSRAM_Memory_Interface_Top__|clk_out_inferred_clock        744       PSRAM_Memory_Interface_Top_inst.u_psram_top.clkdiv.CLKOUT(CLKDIV)                                        PSRAM_Memory_Interface_Top_inst.u_psram_top.\\rd_data_d_fast_Z\[2\].CLK                                                PSRAM_Memory_Interface_Top_inst.u_psram_top.u_psram_wd.\\data_lane_gen\[0\]\.u_psram_lane.\\iserdes_gen\[7\]\.u_ides4.PCLK     -                                                                                                           
_~psram_init_PSRAM_Memory_Interface_Top__|VALUE_1_derived_clock[0]     8         PSRAM_Memory_Interface_Top_inst.u_psram_top.u_psram_init.\\read_calibration\[0\]\.VALUE\[0\].Q(DFFC)     PSRAM_Memory_Interface_Top_inst.u_psram_top.u_psram_wd.\\dq_iodelay_gen0\[0\]\.genblk1\[0\]\.iodelay.VALUE             -                                                                                                                              -                                                                                                           
_~psram_init_PSRAM_Memory_Interface_Top__|VALUE_1_derived_clock[1]     8         PSRAM_Memory_Interface_Top_inst.u_psram_top.u_psram_init.\\read_calibration\[1\]\.VALUE\[1\].Q(DFFC)     PSRAM_Memory_Interface_Top_inst.u_psram_top.u_psram_wd.\\dq_iodelay_gen0\[1\]\.genblk1\[5\]\.iodelay.VALUE             -                                                                                                                              -                                                                                                           
_~psram_wd_PSRAM_Memory_Interface_Top__|step_derived_clock[0]          2         PSRAM_Memory_Interface_Top_inst.u_psram_top.u_psram_wd.\\step_Z\[0\].Q(DFFCE)                            PSRAM_Memory_Interface_Top_inst.u_psram_top.u_psram_wd.\\ck_delay\[0\]\.iodelay.VALUE                                  -                                                                                                                              -                                                                                                           
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            
myproj_top|I_clk_50m                                                   492       I_clk_50m(port)                                                                                          inst0.i2c_en_r0.C                                                                                                      -                                                                                                                              -                                                                                                           
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            
myproj_top|cmos_pclk0                                                  61        cmos_pclk0(port)                                                                                         cmos_pclk2.C                                                                                                           -                                                                                                                              cmos_pclk.I[0](inv)                                                                                         
myproj_top|cmos_pclk2_derived_clock                                    136       cmos_pclk2.Q[0](dffs)                                                                                    vfb_top_inst.u0_dma_frame_buffer.u_dma_write_ctrl.video_vs_n.C                                                         -                                                                                                                              -                                                                                                           
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            
_~psram_top_PSRAM_Memory_Interface_Top__|clk_x2p_inferred_clock        38        PSRAM_Memory_Interface_Top_inst.u_psram_top.u_dqce_clk_x2p.CLKOUT(DHCEN)                                 PSRAM_Memory_Interface_Top_inst.u_psram_top.u_psram_wd.\\data_lane_gen\[0\]\.u_psram_lane.\\genblk1\.u_ck_gen.FCLK     -                                                                                                                              -                                                                                                           
============================================================================================================================================================================================================================================================================================================================================================================================================================================================================================================================================================
