Release 13.2 Map O.61xd (lin64)
Xilinx Map Application Log File for Design 'leon3mp'

Design Information
------------------
Command Line   : map -w -pr b -ol high -p XC6SLX45-csg324-3 leon3mp.ngd 
Target Device  : xc6slx45
Target Package : csg324
Target Speed   : -3
Mapper Version : spartan6 -- $Revision: 1.55 $
Mapped Date    : Mon Feb 27 12:46:01 2012

Mapping design into LUTs...
WARNING:MapLib:701 - Signal erxd(4) connected to top level port erxd(4) has been
   removed.
WARNING:MapLib:701 - Signal erxd(5) connected to top level port erxd(5) has been
   removed.
WARNING:MapLib:701 - Signal erxd(6) connected to top level port erxd(6) has been
   removed.
WARNING:MapLib:701 - Signal erxd(7) connected to top level port erxd(7) has been
   removed.
Writing file leon3mp.ngm...
Running directed packing...
WARNING:Pack:2780 - The register "mg2.sr1/r_writedata_30_1" has the property
   IOB=TRUE, but it did not join an IO component because it is not connected to
   any IO element.
WARNING:Pack:2780 - The register "mg2.sr1/r_writedata_31_1" has the property
   IOB=TRUE, but it did not join an IO component because it is not connected to
   any IO element.
WARNING:Pack:2780 - The register "mg2.sr1/r_writedata_24_1" has the property
   IOB=TRUE, but it did not join an IO component because it is not connected to
   any IO element.
WARNING:Pack:2780 - The register "mg2.sr1/r_writedata_25_1" has the property
   IOB=TRUE, but it did not join an IO component because it is not connected to
   any IO element.
WARNING:Pack:2780 - The register "mg2.sr1/r_writedata_26_1" has the property
   IOB=TRUE, but it did not join an IO component because it is not connected to
   any IO element.
WARNING:Pack:2780 - The register "mg2.sr1/r_writedata_27_1" has the property
   IOB=TRUE, but it did not join an IO component because it is not connected to
   any IO element.
WARNING:Pack:2780 - The register "mg2.sr1/r_writedata_28_1" has the property
   IOB=TRUE, but it did not join an IO component because it is not connected to
   any IO element.
WARNING:Pack:2780 - The register "mg2.sr1/r_writedata_29_1" has the property
   IOB=TRUE, but it did not join an IO component because it is not connected to
   any IO element.
WARNING:Pack:2780 - The register "dac_wrapper/i_DAC/CS_1" has the property
   IOB=TRUE, but it did not join an IO component because it is not connected to
   any IO element.
WARNING:Pack:2780 - The register "rst0/rstoutl_2" has the property IOB=TRUE, but
   it did not join an IO component because it is not connected to any IO
   element.
WARNING:Pack:2780 - The register "eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_txd_0_1"
   has the property IOB=TRUE, but it did not join an IO component because it is
   not connected to any IO element.
WARNING:Pack:2780 - The register "eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_txd_1_1"
   has the property IOB=TRUE, but it did not join an IO component because it is
   not connected to any IO element.
WARNING:Pack:2780 - The register "eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_txd_2_1"
   has the property IOB=TRUE, but it did not join an IO component because it is
   not connected to any IO element.
WARNING:Pack:2780 - The register "eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_txd_3_1"
   has the property IOB=TRUE, but it did not join an IO component because it is
   not connected to any IO element.
WARNING:Pack:2780 - The register "mg2.sr1/r_oen_1" has the property IOB=TRUE,
   but it did not join an IO component because it is not connected to any IO
   element.
WARNING:Pack:2780 - The register "ledcnt/apb_reg_ledctrl_0_1" has the property
   IOB=TRUE, but it did not join an IO component because it is not connected to
   any IO element.
WARNING:Pack:2780 - The register "ledcnt/apb_reg_ledctrl_1_1" has the property
   IOB=TRUE, but it did not join an IO component because it is not connected to
   any IO element.
WARNING:Pack:2780 - The register "mg2.sr1/r_address_10_1" has the property
   IOB=TRUE, but it did not join an IO component because it is not connected to
   any IO element.
WARNING:Pack:2780 - The register "mg2.sr1/r_address_11_1" has the property
   IOB=TRUE, but it did not join an IO component because it is not connected to
   any IO element.
WARNING:Pack:2780 - The register "mg2.sr1/r_address_12_1" has the property
   IOB=TRUE, but it did not join an IO component because it is not connected to
   any IO element.
WARNING:Pack:2780 - The register "mg2.sr1/r_address_20_1" has the property
   IOB=TRUE, but it did not join an IO component because it is not connected to
   any IO element.
WARNING:Pack:2780 - The register "mg2.sr1/r_address_13_1" has the property
   IOB=TRUE, but it did not join an IO component because it is not connected to
   any IO element.
WARNING:Pack:2780 - The register "mg2.sr1/r_address_21_1" has the property
   IOB=TRUE, but it did not join an IO component because it is not connected to
   any IO element.
WARNING:Pack:2780 - The register "mg2.sr1/r_address_14_1" has the property
   IOB=TRUE, but it did not join an IO component because it is not connected to
   any IO element.
WARNING:Pack:2780 - The register "mg2.sr1/r_address_22_1" has the property
   IOB=TRUE, but it did not join an IO component because it is not connected to
   any IO element.
WARNING:Pack:2780 - The register "mg2.sr1/r_address_15_1" has the property
   IOB=TRUE, but it did not join an IO component because it is not connected to
   any IO element.
WARNING:Pack:2780 - The register "mg2.sr1/r_address_23_1" has the property
   IOB=TRUE, but it did not join an IO component because it is not connected to
   any IO element.
WARNING:Pack:2780 - The register "mg2.sr1/r_address_16_1" has the property
   IOB=TRUE, but it did not join an IO component because it is not connected to
   any IO element.
WARNING:Pack:2780 - The register "mg2.sr1/r_address_17_1" has the property
   IOB=TRUE, but it did not join an IO component because it is not connected to
   any IO element.
WARNING:Pack:2780 - The register "mg2.sr1/r_address_18_1" has the property
   IOB=TRUE, but it did not join an IO component because it is not connected to
   any IO element.
WARNING:Pack:2780 - The register "mg2.sr1/r_address_19_1" has the property
   IOB=TRUE, but it did not join an IO component because it is not connected to
   any IO element.
WARNING:Pack:2780 - The register "leon3gen.dsugen.dsu0/x0/r_act_1" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register "dcomgen.dcom0/dcom_uart0/r_tshift_0_1" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register "mg2.sr1/r_address_0_1" has the property
   IOB=TRUE, but it did not join an IO component because it is not connected to
   any IO element.
WARNING:Pack:2780 - The register "mg2.sr1/r_address_1_1" has the property
   IOB=TRUE, but it did not join an IO component because it is not connected to
   any IO element.
WARNING:Pack:2780 - The register "mg2.sr1/r_address_2_1" has the property
   IOB=TRUE, but it did not join an IO component because it is not connected to
   any IO element.
WARNING:Pack:2780 - The register "mg2.sr1/r_address_3_1" has the property
   IOB=TRUE, but it did not join an IO component because it is not connected to
   any IO element.
WARNING:Pack:2780 - The register "mg2.sr1/r_address_4_1" has the property
   IOB=TRUE, but it did not join an IO component because it is not connected to
   any IO element.
WARNING:Pack:2780 - The register "mg2.sr1/r_address_5_1" has the property
   IOB=TRUE, but it did not join an IO component because it is not connected to
   any IO element.
WARNING:Pack:2780 - The register "mg2.sr1/r_address_6_1" has the property
   IOB=TRUE, but it did not join an IO component because it is not connected to
   any IO element.
WARNING:Pack:2780 - The register "mg2.sr1/r_address_7_1" has the property
   IOB=TRUE, but it did not join an IO component because it is not connected to
   any IO element.
WARNING:Pack:2780 - The register "mg2.sr1/r_address_8_1" has the property
   IOB=TRUE, but it did not join an IO component because it is not connected to
   any IO element.
WARNING:Pack:2780 - The register "mg2.sr1/r_address_9_1" has the property
   IOB=TRUE, but it did not join an IO component because it is not connected to
   any IO element.
WARNING:Pack:2780 - The register "eth0.e1/m100.u0/ethc0/r_mdioclk_1" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register "eth0.e1/m100.u0/ethc0/r_mdioo_1" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:1186 - One or more I/O components have conflicting property values.
    For each occurrence, the system will use the property value attached to the
   pad.  Otherwise, the system will use the first property value read.  To view
   each occurrence, create a detailed map report (run map using the -detail
   option).
Running delay-based LUT packing...
Updating timing models...
WARNING:Timing:3159 - The DCM, inst_dcm0, has the attribute DFS_OSCILLATOR_MODE not set to PHASE_FREQ_LOCK. No phase relationship exists
   between the input clock and CLKFX or CLKFX180 outputs of this DCM. Data paths between these clock domains must be constrained using
   FROM/TO constraints.
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 1 mins 7 secs 
Total CPU  time at the beginning of Placer: 1 mins 1 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:98fb8f04) REAL time: 1 mins 15 secs 

Phase 2.7  Design Feasibility Check
WARNING:Place:838 - An IO Bus with more than one IO standard is found.
   Components associated with this bus are as follows: 
   	 Comp: led(0)   IOSTANDARD = LVCMOS25
   	 Comp: led(1)   IOSTANDARD = LVCMOS25
   	 Comp: led(2)   IOSTANDARD = LVCMOS25
   	 Comp: led(3)   IOSTANDARD = LVCMOS25
   	 Comp: led(4)   IOSTANDARD = LVTTL
   	 Comp: led(5)   IOSTANDARD = LVCMOS25


INFO:Place:834 - Only a subset of IOs are locked. Out of 125 IOs, 87 are locked
   and 38 are not locked. If you would like to print the names of these IOs,
   please set the environment variable XIL_PAR_DESIGN_CHECK_VERBOSE to 1. 
Phase 2.7  Design Feasibility Check (Checksum:98fb8f04) REAL time: 1 mins 17 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:f33fa918) REAL time: 1 mins 17 secs 

Phase 4.2  Initial Placement for Architecture Specific Features
....
Phase 4.2  Initial Placement for Architecture Specific Features (Checksum:4f277d6b) REAL time: 2 mins 44 secs 

Phase 5.36  Local Placement Optimization
Phase 5.36  Local Placement Optimization (Checksum:4f277d6b) REAL time: 2 mins 44 secs 

Phase 6.30  Global Clock Region Assignment
Phase 6.30  Global Clock Region Assignment (Checksum:4f277d6b) REAL time: 2 mins 44 secs 

Phase 7.3  Local Placement Optimization
....
Phase 7.3  Local Placement Optimization (Checksum:c643ea66) REAL time: 2 mins 50 secs 

Phase 8.5  Local Placement Optimization
Phase 8.5  Local Placement Optimization (Checksum:7d8eecaa) REAL time: 2 mins 50 secs 

Phase 9.8  Global Placement
............................
.............................................................................................................
...........................................................................................................................................
......................................................................................................................
.........................................................
Phase 9.8  Global Placement (Checksum:b20acb25) REAL time: 9 mins 43 secs 

Phase 10.5  Local Placement Optimization
Phase 10.5  Local Placement Optimization (Checksum:b20acb25) REAL time: 9 mins 44 secs 

Phase 11.18  Placement Optimization
Phase 11.18  Placement Optimization (Checksum:9598a09e) REAL time: 10 mins 33 secs 

Phase 12.5  Local Placement Optimization
Phase 12.5  Local Placement Optimization (Checksum:9598a09e) REAL time: 10 mins 33 secs 

Phase 13.34  Placement Validation
Phase 13.34  Placement Validation (Checksum:fd071b24) REAL time: 10 mins 35 secs 

Total REAL time to Placer completion: 11 mins 6 secs 
Total CPU  time to Placer completion: 10 mins 53 secs 
Running post-placement packing...
Writing output files...
WARNING:PhysDesignRules:372 - Gated clock. Clock net dac_wrapper/apbi_psel[9]_apbi_paddr[4]_AND_3644_o is sourced by a
   combinatorial pin. This is not good design practice. Use the CE pin to control the loading of data into the
   flip-flop.
WARNING:PhysDesignRules:368 - The signal <flag_OBUF> is incomplete. The signal is not driven by any source pin in the
   design.
WARNING:PhysDesignRules:367 - The signal <eth0.e1/m100.u0/nft.rx_fifo0/xc2v.x0/a0.x0/Mram_rfd1_RAMD_D1_O> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <eth0.e1/m100.u0/nft.rx_fifo0/xc2v.x0/a0.x0/Mram_rfd5_RAMD_D1_O> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <eth0.e1/m100.u0/nft.rx_fifo0/xc2v.x0/a0.x0/Mram_rfd4_RAMD_D1_O> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <eth0.e1/m100.u0/nft.rx_fifo0/xc2v.x0/a0.x0/Mram_rfd2_RAMD_D1_O> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <eth0.e1/m100.u0/nft.rx_fifo0/xc2v.x0/a0.x0/Mram_rfd3_RAMD_D1_O> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <leon3gen.cpu[0].u0/p0/c0mmu/mmugen.m0/tlbcomb0.ctlb0/dataram/xc2v.x0/a0.r0/Mram_memarr5_RAMD_D1_O> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <leon3gen.cpu[0].u0/p0/c0mmu/mmugen.m0/tlbcomb0.ctlb0/dataram/xc2v.x0/a0.r0/Mram_memarr4_RAMD_D1_O> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <leon3gen.cpu[0].u0/p0/c0mmu/mmugen.m0/tlbcomb0.ctlb0/dataram/xc2v.x0/a0.r0/Mram_memarr3_RAMD_D1_O> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <leon3gen.cpu[0].u0/p0/c0mmu/mmugen.m0/tlbcomb0.ctlb0/dataram/xc2v.x0/a0.r0/Mram_memarr1_RAMD_D1_O> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <leon3gen.cpu[0].u0/p0/c0mmu/mmugen.m0/tlbcomb0.ctlb0/dataram/xc2v.x0/a0.r0/Mram_memarr2_RAMD_D1_O> is incomplete.
   The signal does not drive any load pins in the design.

Design Summary
--------------

Design Summary:
Number of errors:      0
Number of warnings:   64
Slice Logic Utilization:
  Number of Slice Registers:                 5,068 out of  54,576    9%
    Number used as Flip Flops:               5,047
    Number used as Latches:                     12
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                9
  Number of Slice LUTs:                      9,743 out of  27,288   35%
    Number used as logic:                    9,648 out of  27,288   35%
      Number using O6 output only:           7,771
      Number using O5 output only:             237
      Number using O5 and O6:                1,640
      Number used as ROM:                        0
    Number used as Memory:                      64 out of   6,408    1%
      Number used as Dual Port RAM:             44
        Number using O6 output only:             4
        Number using O5 output only:             0
        Number using O5 and O6:                 40
      Number used as Single Port RAM:            0
      Number used as Shift Register:            20
        Number using O6 output only:             8
        Number using O5 output only:             0
        Number using O5 and O6:                 12
    Number used exclusively as route-thrus:     31
      Number with same-slice register load:     17
      Number with same-slice carry load:        14
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                 3,194 out of   6,822   46%
  Number of LUT Flip Flop pairs used:       10,257
    Number with an unused Flip Flop:         5,654 out of  10,257   55%
    Number with an unused LUT:                 514 out of  10,257    5%
    Number of fully used LUT-FF pairs:       4,089 out of  10,257   39%
    Number of unique control sets:             382
    Number of slice register sites lost
      to control set restrictions:           1,817 out of  54,576    3%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                       125 out of     218   57%
    Number of LOCed IOBs:                       85 out of     125   68%
    IOB Flip Flops:                             82

Specific Feature Utilization:
  Number of RAMB16BWERs:                        17 out of     116   14%
  Number of RAMB8BWERs:                          0 out of     232    0%
  Number of BUFIO2/BUFIO2_2CLKs:                 1 out of      32    3%
    Number used as BUFIO2s:                      1
    Number used as BUFIO2_2CLKs:                 0
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             1 out of      32    3%
    Number used as BUFIO2FBs:                    1
    Number used as BUFIO2FB_2CLKs:               0
  Number of BUFG/BUFGMUXs:                       7 out of      16   43%
    Number used as BUFGs:                        7
    Number used as BUFGMUX:                      0
  Number of DCM/DCM_CLKGENs:                     2 out of       8   25%
    Number used as DCMs:                         1
    Number used as DCM_CLKGENs:                  1
  Number of ILOGIC2/ISERDES2s:                  20 out of     376    5%
    Number used as ILOGIC2s:                    20
    Number used as ISERDES2s:                    0
  Number of IODELAY2/IODRP2/IODRP2_MCBs:        24 out of     376    6%
    Number used as IODELAY2s:                    0
    Number used as IODRP2s:                      2
    Number used as IODRP2_MCBs:                 22
  Number of OLOGIC2/OSERDES2s:                  98 out of     376   26%
    Number used as OLOGIC2s:                    53
    Number used as OSERDES2s:                   45
  Number of BSCANs:                              2 out of       4   50%
  Number of BUFHs:                               0 out of     256    0%
  Number of BUFPLLs:                             0 out of       8    0%
  Number of BUFPLL_MCBs:                         1 out of       4   25%
  Number of DSP48A1s:                            4 out of      58    6%
  Number of ICAPs:                               0 out of       1    0%
  Number of MCBs:                                1 out of       2   50%
  Number of PCILOGICSEs:                         0 out of       2    0%
  Number of PLL_ADVs:                            1 out of       4   25%
  Number of PMVs:                                0 out of       1    0%
  Number of STARTUPs:                            0 out of       1    0%
  Number of SUSPEND_SYNCs:                       0 out of       1    0%

Average Fanout of Non-Clock Nets:                4.23

Peak Memory Usage:  855 MB
Total REAL time to MAP completion:  11 mins 29 secs 
Total CPU time to MAP completion:   11 mins 16 secs 

Mapping completed.
See MAP report file "leon3mp.mrp" for details.
