  Time Signal Name                         Dec       Hex                                 Bin
  ---- --------------------------- ----------- --------- -----------------------------------
  init \gate.exponent_reg                   --        --                            xxxxxxxx
  init \gate.input_a_ack_reg                --        --                                   x
  init \gate.input_a_reg                    --        --    xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
  init \gate.mantissa_reg                   --        --             xxxxxxxxxxxxxxxxxxxxxxx
  init \gate.output_z_reg                   --        --    xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
  init \gate.output_z_stb_reg               --        --                                   x
  init \gate.sign_reg                       --        --                                   x
  init \gate.state                          --        --                                 xxx
  init \gold.a                              --        --    xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
  init \gold.a_e                            --        --                           xxxxxxxxx
  init \gold.a_m                            --        --    xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
  init \gold.a_s                            --        --                                   x
  init \gold.s_input_a_ack                  --        --                                   x
  init \gold.s_output_z                     --        --    xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
  init \gold.s_output_z_stb                 --        --                                   x
  init \gold.state                          --        --                                 xxx
  init \gold.z                              --        --    xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
  ---- --------------------------- ----------- --------- -----------------------------------
     1 \gate_input_a_ack                    --        --                                   x
     1 \gate_output_z                       --        --    xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
     1 \gate_output_z_stb                   --        --                                   x
     1 \gold_input_a_ack                    --        --                                   x
     1 \gold_output_z                       --        --    xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
     1 \gold_output_z_stb                   --        --                                   x
     1 \in_clk                               0         0                                   0
     1 \in_input_a                           0         0    00000000000000000000000000000000
     1 \in_input_a_stb                       1         1                                   1
     1 \in_output_z_ack                      0         0                                   0
     1 \in_rst                               1         1                                   1
     1 \trigger                              0         0                                   0
  ---- --------------------------- ----------- --------- -----------------------------------
     2 \gate_input_a_ack                     0         0                                   0
     2 \gate_output_z                       --        --    xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
     2 \gate_output_z_stb                    0         0                                   0
     2 \gold_input_a_ack                     0         0                                   0
     2 \gold_output_z                       --        --    xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
     2 \gold_output_z_stb                    0         0                                   0
     2 \in_clk                               0         0                                   0
     2 \in_input_a                           0         0    00000000000000000000000000000000
     2 \in_input_a_stb                       0         0                                   0
     2 \in_output_z_ack                      1         1                                   1
     2 \in_rst                               0         0                                   0
     2 \trigger                              0         0                                   0
  ---- --------------------------- ----------- --------- -----------------------------------
     3 \gate_input_a_ack                     0         0                                   0
     3 \gate_output_z                       --        --    xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
     3 \gate_output_z_stb                    0         0                                   0
     3 \gold_input_a_ack                     1         1                                   1
     3 \gold_output_z                       --        --    xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
     3 \gold_output_z_stb                    0         0                                   0
     3 \in_clk                               0         0                                   0
     3 \in_input_a                           0         0    00000000000000000000000000000000
     3 \in_input_a_stb                       0         0                                   0
     3 \in_output_z_ack                      1         1                                   1
     3 \in_rst                               0         0                                   0
     3 \trigger                              1         1                                   1

End of script. Logfile hash: 499c7017c2, CPU: user 0.82s system 0.03s, MEM: 144.36 MB peak
Yosys 0.42+40 (git sha1 a739e21a5, clang++ 14.0.0-1ubuntu1.1 -fPIC -Os)
