set_max_delay 4.0 -rise -fall -from clk2 -through adder1 -rise_through net2 -fall_through pin1 -to core_clock -ignore_clock_latency -probe -reset_path
