
*** Running vivado
    with args -log neorv32_integration_top.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source neorv32_integration_top.tcl -notrace


ECHO is off.
ECHO is off.

****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source neorv32_integration_top.tcl -notrace
create_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 483.355 ; gain = 179.176
Command: link_design -top neorv32_integration_top -part xc7z020clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z020clg400-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.101 . Memory (MB): peak = 911.750 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 139 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Read ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 1014.598 ; gain = 0.594
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1014.676 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

The system cannot find the path specified.
6 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1042.578 ; gain = 559.223
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1069.578 ; gain = 27.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1bba22045

Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1617.250 ; gain = 547.672

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 1bba22045

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 1985.457 ; gain = 0.000

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 1bba22045

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 1985.457 ; gain = 0.000
Phase 1 Initialization | Checksum: 1bba22045

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 1985.457 ; gain = 0.000

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 1bba22045

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.108 . Memory (MB): peak = 1985.457 ; gain = 0.000

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 1bba22045

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.131 . Memory (MB): peak = 1985.457 ; gain = 0.000
Phase 2 Timer Update And Timing Data Collection | Checksum: 1bba22045

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.132 . Memory (MB): peak = 1985.457 ; gain = 0.000

Phase 3 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 14b0d29a4

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.261 . Memory (MB): peak = 1985.457 ; gain = 0.000
Retarget | Checksum: 14b0d29a4
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 16430918f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.304 . Memory (MB): peak = 1985.457 ; gain = 0.000
Constant propagation | Checksum: 16430918f
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 5 Sweep
Phase 5 Sweep | Checksum: 1ad904804

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.423 . Memory (MB): peak = 1985.457 ; gain = 0.000
Sweep | Checksum: 1ad904804
INFO: [Opt 31-389] Phase Sweep created 35 cells and removed 0 cells

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 1ad904804

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.518 . Memory (MB): peak = 1985.457 ; gain = 0.000
BUFG optimization | Checksum: 1ad904804
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 1ad904804

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.525 . Memory (MB): peak = 1985.457 ; gain = 0.000
Shift Register Optimization | Checksum: 1ad904804
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: f4687688

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.545 . Memory (MB): peak = 1985.457 ; gain = 0.000
Post Processing Netlist | Checksum: f4687688
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 104d6f30d

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.682 . Memory (MB): peak = 1985.457 ; gain = 0.000

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1985.457 ; gain = 0.000
Phase 9.2 Verifying Netlist Connectivity | Checksum: 104d6f30d

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.693 . Memory (MB): peak = 1985.457 ; gain = 0.000
Phase 9 Finalization | Checksum: 104d6f30d

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.694 . Memory (MB): peak = 1985.457 ; gain = 0.000
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |              35  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 104d6f30d

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.697 . Memory (MB): peak = 1985.457 ; gain = 0.000
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1985.457 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Power 33-232] No user defined clocks were found in the design! Power estimation will be inaccurate until this is corrected.
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 10 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 20
Ending PowerOpt Patch Enables Task | Checksum: 104d6f30d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.071 . Memory (MB): peak = 2098.949 ; gain = 0.000
Ending Power Optimization Task | Checksum: 104d6f30d

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2098.949 ; gain = 113.492

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 104d6f30d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2098.949 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2098.949 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 104d6f30d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 2098.949 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
29 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:23 . Memory (MB): peak = 2098.949 ; gain = 1056.371
INFO: [runtcl-4] Executing : report_drc -file neorv32_integration_top_drc_opted.rpt -pb neorv32_integration_top_drc_opted.pb -rpx neorv32_integration_top_drc_opted.rpx
Command: report_drc -file neorv32_integration_top_drc_opted.rpt -pb neorv32_integration_top_drc_opted.pb -rpx neorv32_integration_top_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/VivadoSuiteStandard/Vivado/2023.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/raulm/Desktop/Facultate/Master/Anul 1/Sem1/SDTR/RISCV-RTDS/work/RISCV-RTDS/RISCV-RTDS.runs/impl_1/neorv32_integration_top_drc_opted.rpt.
report_drc completed successfully
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 2098.949 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/raulm/Desktop/Facultate/Master/Anul 1/Sem1/SDTR/RISCV-RTDS/work/RISCV-RTDS/RISCV-RTDS.runs/impl_1/neorv32_integration_top_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
CRITICAL WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 2 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is rv_top/neorv32_top_inst/io_system.neorv32_trng_inst_true.neorv32_trng_inst/neoTRNG_inst/neoTRNG_cell_inst[0].neoTRNG_cell_inst_i/enable_sreg_l_reg[0]_0. Please evaluate your design. The cells in the loop are: rv_top/neorv32_top_inst/io_system.neorv32_trng_inst_true.neorv32_trng_inst/neoTRNG_inst/neoTRNG_cell_inst[0].neoTRNG_cell_inst_i/real_hardware.inv_chain_s_reg[2]_i_1, and rv_top/neorv32_top_inst/io_system.neorv32_trng_inst_true.neorv32_trng_inst/neoTRNG_inst/neoTRNG_cell_inst[2].neoTRNG_cell_inst_i/real_hardware.inv_chain_s_reg[2]_i_3.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 1 Critical Warnings, 42 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2098.949 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: baa81033

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 2098.949 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2098.949 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
ERROR: [Place 30-58] IO placement is infeasible. Number of unplaced IO Ports (247) is greater than number of available pins (125).
The following are banks with available pins: 
 IO Group: 0 with : SioStd: LVCMOS18   VCCO = 1.8 Termination: 0  TermDir:  Out  RangeId: 1 Drv: 12  has only 125 sites available on device, but needs 195 sites.
	Term: gpio_o[0]
	Term: gpio_o[1]
	Term: gpio_o[2]
	Term: gpio_o[3]
	Term: gpio_o[4]
	Term: gpio_o[5]
	Term: gpio_o[6]
	Term: gpio_o[7]
	Term: gpio_o[8]
	Term: gpio_o[9]
	Term: gpio_o[10]
	Term: gpio_o[11]
	Term: gpio_o[12]
	Term: gpio_o[13]
	Term: gpio_o[14]
	Term: gpio_o[15]
	Term: gpio_o[16]
	Term: gpio_o[17]
	Term: gpio_o[18]
	Term: gpio_o[19]
	Term: gpio_o[20]
	Term: gpio_o[21]
	Term: gpio_o[22]
	Term: gpio_o[23]
	Term: gpio_o[24]
	Term: gpio_o[25]
	Term: gpio_o[26]
	Term: gpio_o[27]
	Term: gpio_o[28]
	Term: gpio_o[29]
	Term: gpio_o[30]
	Term: gpio_o[31]
	Term: m_axi_araddr[0]
	Term: m_axi_araddr[1]
	Term: m_axi_araddr[2]
	Term: m_axi_araddr[3]
	Term: m_axi_araddr[4]
	Term: m_axi_araddr[5]
	Term: m_axi_araddr[6]
	Term: m_axi_araddr[7]
	Term: m_axi_araddr[8]
	Term: m_axi_araddr[9]
	Term: m_axi_araddr[10]
	Term: m_axi_araddr[11]
	Term: m_axi_araddr[12]
	Term: m_axi_araddr[13]
	Term: m_axi_araddr[14]
	Term: m_axi_araddr[15]
	Term: m_axi_araddr[16]
	Term: m_axi_araddr[17]
	Term: m_axi_araddr[18]
	Term: m_axi_araddr[19]
	Term: m_axi_araddr[20]
	Term: m_axi_araddr[21]
	Term: m_axi_araddr[22]
	Term: m_axi_araddr[23]
	Term: m_axi_araddr[24]
	Term: m_axi_araddr[25]
	Term: m_axi_araddr[26]
	Term: m_axi_araddr[27]
	Term: m_axi_araddr[28]
	Term: m_axi_araddr[29]
	Term: m_axi_araddr[30]
	Term: m_axi_araddr[31]
	Term: m_axi_awaddr[0]
	Term: m_axi_awaddr[1]
	Term: m_axi_awaddr[2]
	Term: m_axi_awaddr[3]
	Term: m_axi_awaddr[4]
	Term: m_axi_awaddr[5]
	Term: m_axi_awaddr[6]
	Term: m_axi_awaddr[7]
	Term: m_axi_awaddr[8]
	Term: m_axi_awaddr[9]
	Term: m_axi_awaddr[10]
	Term: m_axi_awaddr[11]
	Term: m_axi_awaddr[12]
	Term: m_axi_awaddr[13]
	Term: m_axi_awaddr[14]
	Term: m_axi_awaddr[15]
	Term: m_axi_awaddr[16]
	Term: m_axi_awaddr[17]
	Term: m_axi_awaddr[18]
	Term: m_axi_awaddr[19]
	Term: m_axi_awaddr[20]
	Term: m_axi_awaddr[21]
	Term: m_axi_awaddr[22]
	Term: m_axi_awaddr[23]
	Term: m_axi_awaddr[24]
	Term: m_axi_awaddr[25]
	Term: m_axi_awaddr[26]
	Term: m_axi_awaddr[27]
	Term: m_axi_awaddr[28]
	Term: m_axi_awaddr[29]
	Term: m_axi_awaddr[30]
	Term: m_axi_awaddr[31]
	Term: m_axi_wdata[0]
	Term: m_axi_wdata[1]
	Term: m_axi_wdata[2]
	Term: m_axi_wdata[3]
	Term: m_axi_wdata[4]
	Term: m_axi_wdata[5]
	Term: m_axi_wdata[6]
	Term: m_axi_wdata[7]
	Term: m_axi_wdata[8]
	Term: m_axi_wdata[9]
	Term: m_axi_wdata[10]
	Term: m_axi_wdata[11]
	Term: m_axi_wdata[12]
	Term: m_axi_wdata[13]
	Term: m_axi_wdata[14]
	Term: m_axi_wdata[15]
	Term: m_axi_wdata[16]
	Term: m_axi_wdata[17]
	Term: m_axi_wdata[18]
	Term: m_axi_wdata[19]
	Term: m_axi_wdata[20]
	Term: m_axi_wdata[21]
	Term: m_axi_wdata[22]
	Term: m_axi_wdata[23]
	Term: m_axi_wdata[24]
	Term: m_axi_wdata[25]
	Term: m_axi_wdata[26]
	Term: m_axi_wdata[27]
	Term: m_axi_wdata[28]
	Term: m_axi_wdata[29]
	Term: m_axi_wdata[30]
	Term: m_axi_wdata[31]
	Term: s0_axis_tdata[0]
	Term: s0_axis_tdata[1]
	Term: s0_axis_tdata[2]
	Term: s0_axis_tdata[3]
	Term: s0_axis_tdata[4]
	Term: s0_axis_tdata[5]
	Term: s0_axis_tdata[6]
	Term: s0_axis_tdata[7]
	Term: s0_axis_tdata[8]
	Term: s0_axis_tdata[9]
	Term: s0_axis_tdata[10]
	Term: s0_axis_tdata[11]
	Term: s0_axis_tdata[12]
	Term: s0_axis_tdata[13]
	Term: s0_axis_tdata[14]
	Term: s0_axis_tdata[15]
	Term: s0_axis_tdata[16]
	Term: s0_axis_tdata[17]
	Term: s0_axis_tdata[18]
	Term: s0_axis_tdata[19]
	Term: s0_axis_tdata[20]
	Term: s0_axis_tdata[21]
	Term: s0_axis_tdata[22]
	Term: s0_axis_tdata[23]
	Term: s0_axis_tdata[24]
	Term: s0_axis_tdata[25]
	Term: s0_axis_tdata[26]
	Term: s0_axis_tdata[27]
	Term: s0_axis_tdata[28]
	Term: s0_axis_tdata[29]
	Term: s0_axis_tdata[30]
	Term: s0_axis_tdata[31]
	Term: m_axi_wstrb[0]
	Term: m_axi_wstrb[1]
	Term: m_axi_wstrb[2]
	Term: m_axi_wstrb[3]
	Term: m_axi_arprot[0]
	Term: m_axi_arprot[1]
	Term: m_axi_arprot[2]
	Term: m_axi_awprot[0]
	Term: m_axi_awprot[1]
	Term: m_axi_awprot[2]
	Term: cfs_out_o
	Term: jtag_tdo_o
	Term: m_axi_arvalid
	Term: m_axi_awvalid
	Term: m_axi_bready
	Term: m_axi_rready
	Term: m_axi_wvalid
	Term: neoled_o
	Term: onewire_o
	Term: pwm_o
	Term: s0_axis_tvalid
	Term: s1_axis_tready
	Term: sdi_dat_o
	Term: spi_clk_o
	Term: spi_csn_o
	Term: spi_dat_o
	Term: twi_scl_o
	Term: twi_sda_o
	Term: uart0_rts_o
	Term: uart0_txd_o
	Term: uart1_rts_o
	Term: uart1_txd_o
	Term: xip_clk_o
	Term: xip_csn_o
	Term: xip_dat_o


Resolution: Consider using Xilinx part with greater number of IO pins
ERROR: [Place 30-374] IO placer failed to find a solution
Below is the partial placement that can be analyzed to see if any constraint modifications will make the IO placement problem easier to solve.

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|                                                                     IO Placement : Bank Stats                                                                           |
+----+-------+-------+------------------------------------------------------------------------+------------------------------------------+--------+--------+--------+-----+
| Id | Pins  | Terms |                               Standards                                |                IDelayCtrls               |  VREF  |  VCCO  |   VR   | DCI |
+----+-------+-------+------------------------------------------------------------------------+------------------------------------------+--------+--------+--------+-----+
|  0 |     0 |     0 |                                                                        |                                          |        |        |        |     |
| 13 |    25 |     0 |                                                                        |                                          |        |        |        |     |
| 34 |    50 |     0 |                                                                        |                                          |        |        |        |     |
| 35 |    50 |     0 |                                                                        |                                          |        |        |        |     |
+----+-------+-------+------------------------------------------------------------------------+------------------------------------------+--------+--------+--------+-----+
|    |   125 |     0 |                                                                        |                                          |        |        |        |     |
+----+-------+-------+------------------------------------------------------------------------+------------------------------------------+--------+--------+--------+-----+

IO Placement:
+--------+----------------------+-----------------+----------------------+----------------------+----------------------+
| BankId |             Terminal | Standard        | Site                 | Pin                  | Attributes           |
+--------+----------------------+-----------------+----------------------+----------------------+----------------------+

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 8add961d

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2098.949 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 8add961d

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2098.949 ; gain = 0.000
ERROR: [Place 30-99] Placer failed with error: 'IO Clock Placer failed'
Please review all ERROR, CRITICAL WARNING, and WARNING messages during placement to understand the cause for failure.
Ending Placer Task | Checksum: 8add961d

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2098.949 ; gain = 0.000
46 Infos, 1 Warnings, 1 Critical Warnings and 4 Errors encountered.
place_design failed
ERROR: [Common 17-69] Command failed: Placer could not place all instances
INFO: [Common 17-206] Exiting Vivado at Wed Nov  8 18:56:00 2023...
