INFO: [VRFC 10-2263] Analyzing Verilog file "D:/A08/ADC-Interface/ADC_Demo/ADC_Demo.srcs/sources_1/ip/Wave_Ram/Wave_Ram_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Wave_Ram
INFO: [VRFC 10-311] analyzing module Wave_Ram_bindec
INFO: [VRFC 10-311] analyzing module Wave_Ram_bindec_0
INFO: [VRFC 10-311] analyzing module Wave_Ram_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module Wave_Ram_blk_mem_gen_mux__parameterized0
INFO: [VRFC 10-311] analyzing module Wave_Ram_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module Wave_Ram_blk_mem_gen_prim_width__parameterized0
INFO: [VRFC 10-311] analyzing module Wave_Ram_blk_mem_gen_prim_width__parameterized1
INFO: [VRFC 10-311] analyzing module Wave_Ram_blk_mem_gen_prim_width__parameterized2
INFO: [VRFC 10-311] analyzing module Wave_Ram_blk_mem_gen_prim_width__parameterized3
INFO: [VRFC 10-311] analyzing module Wave_Ram_blk_mem_gen_prim_width__parameterized4
INFO: [VRFC 10-311] analyzing module Wave_Ram_blk_mem_gen_prim_width__parameterized5
INFO: [VRFC 10-311] analyzing module Wave_Ram_blk_mem_gen_prim_width__parameterized6
INFO: [VRFC 10-311] analyzing module Wave_Ram_blk_mem_gen_prim_width__parameterized7
INFO: [VRFC 10-311] analyzing module Wave_Ram_blk_mem_gen_prim_width__parameterized8
INFO: [VRFC 10-311] analyzing module Wave_Ram_blk_mem_gen_prim_wrapper
INFO: [VRFC 10-311] analyzing module Wave_Ram_blk_mem_gen_prim_wrapper__parameterized0
INFO: [VRFC 10-311] analyzing module Wave_Ram_blk_mem_gen_prim_wrapper__parameterized1
INFO: [VRFC 10-311] analyzing module Wave_Ram_blk_mem_gen_prim_wrapper__parameterized2
INFO: [VRFC 10-311] analyzing module Wave_Ram_blk_mem_gen_prim_wrapper__parameterized3
INFO: [VRFC 10-311] analyzing module Wave_Ram_blk_mem_gen_prim_wrapper__parameterized4
INFO: [VRFC 10-311] analyzing module Wave_Ram_blk_mem_gen_prim_wrapper__parameterized5
INFO: [VRFC 10-311] analyzing module Wave_Ram_blk_mem_gen_prim_wrapper__parameterized6
INFO: [VRFC 10-311] analyzing module Wave_Ram_blk_mem_gen_prim_wrapper__parameterized7
INFO: [VRFC 10-311] analyzing module Wave_Ram_blk_mem_gen_prim_wrapper__parameterized8
INFO: [VRFC 10-311] analyzing module Wave_Ram_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module Wave_Ram_blk_mem_gen_v8_4_2
INFO: [VRFC 10-311] analyzing module Wave_Ram_blk_mem_gen_v8_4_2_synth
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/A08/ADC-Interface/ADC_Demo/ADC_Demo.srcs/sources_1/ip/rgb2dvi_0/rgb2dvi_0_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rgb2dvi_0
INFO: [VRFC 10-311] analyzing module rgb2dvi_0_ClockGen
INFO: [VRFC 10-311] analyzing module rgb2dvi_0_OutputSERDES
INFO: [VRFC 10-311] analyzing module rgb2dvi_0_OutputSERDES_0
INFO: [VRFC 10-311] analyzing module rgb2dvi_0_OutputSERDES_2
INFO: [VRFC 10-311] analyzing module rgb2dvi_0_OutputSERDES_4
INFO: [VRFC 10-311] analyzing module rgb2dvi_0_ResetBridge
INFO: [VRFC 10-311] analyzing module rgb2dvi_0_ResetBridge_5
INFO: [VRFC 10-311] analyzing module rgb2dvi_0_SyncAsync
INFO: [VRFC 10-311] analyzing module rgb2dvi_0_SyncAsync_6
INFO: [VRFC 10-311] analyzing module rgb2dvi_0_SyncAsync__parameterized1
INFO: [VRFC 10-311] analyzing module rgb2dvi_0_TMDS_Encoder
INFO: [VRFC 10-311] analyzing module rgb2dvi_0_TMDS_Encoder_1
INFO: [VRFC 10-311] analyzing module rgb2dvi_0_TMDS_Encoder_3
INFO: [VRFC 10-311] analyzing module rgb2dvi_0_rgb2dvi
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/A08/ADC-Interface/ADC_Demo/ADC_Demo.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/A08/ADC-Interface/ADC_Demo/ADC_Demo.srcs/sources_1/new/Clk_Division.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Clk_Division
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/A08/ADC-Interface/ADC_Demo/ADC_Demo.srcs/sources_1/new/Driver_ADC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Driver_ADC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/A08/ADC-Interface/ADC_Demo/ADC_Demo.srcs/sources_1/new/Driver_HDMI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Driver_HDMI
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/A08/ADC-Interface/ADC_Demo/ADC_Demo.srcs/sources_1/new/Freq_Cal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Freq_Cal
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/A08/ADC-Interface/ADC_Demo/ADC_Demo.srcs/sources_1/new/Wave_Generator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Wave_Generator
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/A08/ADC-Interface/ADC_Demo/ADC_Demo.srcs/sources_1/new/ADC_Demo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ADC_Demo
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/A08/ADC-Interface/ADC_Demo/ADC_Demo.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-3609] overwriting previous definition of module 'glbl' [D:/A08/ADC-Interface/ADC_Demo/ADC_Demo.sim/sim_1/behav/xsim/glbl.v:6]
