// Seed: 2039940194
module module_0 (
    input tri id_0
    , id_19,
    input wor id_1,
    input supply1 id_2,
    input uwire id_3,
    input wor id_4,
    input tri1 id_5,
    output wand id_6,
    output tri0 id_7,
    input supply1 id_8,
    input wor id_9,
    input wor id_10,
    input supply1 id_11,
    output wire id_12,
    input tri1 id_13,
    input uwire id_14,
    output supply1 id_15,
    output wor id_16,
    output uwire id_17
);
  assign id_19 = id_3 == id_2;
  assign module_1.id_16 = 0;
endmodule
module module_1 #(
    parameter id_2 = 32'd8
) (
    output supply1 id_0,
    input tri0 id_1,
    input wor _id_2,
    input tri1 id_3,
    output supply0 id_4,
    output tri id_5,
    input tri0 id_6,
    output wor id_7,
    input supply0 id_8,
    input tri0 id_9,
    output tri0 id_10,
    input wand id_11,
    input uwire id_12,
    output supply1 id_13
);
  assign id_0 = -1;
  logic [id_2 : 1] id_15 = -1'b0;
  module_0 modCall_1 (
      id_8,
      id_12,
      id_6,
      id_9,
      id_9,
      id_9,
      id_13,
      id_13,
      id_11,
      id_3,
      id_12,
      id_3,
      id_4,
      id_3,
      id_11,
      id_4,
      id_13,
      id_5
  );
  tri0 id_16;
  xor primCall (id_5, id_11, id_8, id_6, id_15, id_9, id_12);
  assign id_16 = -1;
endmodule
