

================================================================
== Vivado HLS Report for 'conv_1_16_18_s'
================================================================
* Date:           Sun Nov  3 11:23:03 2024

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        bnn.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 7.854 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   143921|   143921| 1.439 ms | 1.439 ms |  143921|  143921|   none  |
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                         |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |        Loop Name        |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1                 |   143920|   143920|      8995|          -|          -|    16|    no    |
        | + Loop 1.1              |     8992|     8992|       562|          -|          -|    16|    no    |
        |  ++ Loop 1.1.1          |      560|      560|        35|          -|          -|    16|    no    |
        |   +++ Loop 1.1.1.1      |       33|       33|        11|          -|          -|     3|    no    |
        |    ++++ Loop 1.1.1.1.1  |        9|        9|         3|          -|          -|     3|    no    |
        +-------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    322|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        0|      -|       5|      4|    -|
|Multiplexer      |        -|      -|       -|    110|    -|
|Register         |        -|      -|     131|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|     136|    436|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    +---------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |        Memory       |        Module        | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +---------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |threshold_conv1_V_U  |conv_1_16_18_s_thbkb  |        0|  4|   1|    0|    16|    4|     1|           64|
    |w_conv1_0_U          |conv_1_16_18_s_w_cud  |        0|  1|   3|    0|   144|    1|     1|          144|
    +---------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total                |                      |        0|  5|   4|    0|   160|    5|     2|          208|
    +---------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+-------+---+----+------------+------------+
    |accum_V_fu_307_p2      |     +    |      0|  0|  23|           5|          16|
    |add_ln68_10_fu_398_p2  |     +    |      0|  0|  13|          10|          10|
    |add_ln68_11_fu_412_p2  |     +    |      0|  0|  15|           9|           9|
    |add_ln68_12_fu_429_p2  |     +    |      0|  0|  13|           9|           9|
    |add_ln68_2_fu_362_p2   |     +    |      0|  0|  15|           5|           5|
    |add_ln68_9_fu_392_p2   |     +    |      0|  0|  13|          10|          10|
    |add_ln68_fu_287_p2     |     +    |      0|  0|  15|           5|           5|
    |add_ln700_fu_453_p2    |     +    |      0|  0|  23|          16|          16|
    |add_ln73_2_fu_336_p2   |     +    |      0|  0|  19|          14|          14|
    |add_ln73_fu_323_p2     |     +    |      0|  0|  14|          10|          10|
    |c_fu_281_p2            |     +    |      0|  0|  10|           2|           1|
    |n_fu_190_p2            |     +    |      0|  0|  15|           5|           1|
    |r_fu_356_p2            |     +    |      0|  0|  10|           2|           1|
    |x_fu_249_p2            |     +    |      0|  0|  15|           5|           1|
    |y_fu_265_p2            |     +    |      0|  0|  15|           5|           1|
    |sub_ln68_2_fu_423_p2   |     -    |      0|  0|  13|           9|           9|
    |sub_ln68_fu_217_p2     |     -    |      0|  0|  15|           8|           8|
    |icmp_ln61_fu_184_p2    |   icmp   |      0|  0|  11|           5|           6|
    |icmp_ln62_fu_243_p2    |   icmp   |      0|  0|  11|           5|           6|
    |icmp_ln63_fu_259_p2    |   icmp   |      0|  0|  11|           5|           6|
    |icmp_ln65_fu_275_p2    |   icmp   |      0|  0|   8|           2|           2|
    |icmp_ln66_fu_350_p2    |   icmp   |      0|  0|   8|           2|           2|
    |output_r_d0            |   icmp   |      0|  0|  13|          16|          16|
    |xor_ln68_2_fu_444_p2   |    xor   |      0|  0|   2|           1|           1|
    |xor_ln68_fu_438_p2     |    xor   |      0|  0|   2|           1|           2|
    +-----------------------+----------+-------+---+----+------------+------------+
    |Total                  |          |      0|  0| 322|         166|         167|
    +-----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------+----+-----------+-----+-----------+
    |       Name      | LUT| Input Size| Bits| Total Bits|
    +-----------------+----+-----------+-----+-----------+
    |ap_NS_fsm        |  47|         10|    1|         10|
    |c_0_reg_150      |   9|          2|    2|          4|
    |n_0_reg_102      |   9|          2|    5|         10|
    |p_014_0_reg_138  |   9|          2|   16|         32|
    |p_014_1_reg_161  |   9|          2|   16|         32|
    |r_0_reg_173      |   9|          2|    2|          4|
    |x_0_reg_114      |   9|          2|    5|         10|
    |y_0_reg_126      |   9|          2|    5|         10|
    +-----------------+----+-----------+-----+-----------+
    |Total            | 110|         24|   52|        112|
    +-----------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------+----+----+-----+-----------+
    |         Name         | FF | LUT| Bits| Const Bits|
    +----------------------+----+----+-----+-----------+
    |add_ln68_12_reg_539   |   9|   0|    9|          0|
    |ap_CS_fsm             |   9|   0|    9|          0|
    |c_0_reg_150           |   2|   0|    2|          0|
    |c_reg_511             |   2|   0|    2|          0|
    |input_0_load_reg_549  |   1|   0|    1|          0|
    |n_0_reg_102           |   5|   0|    5|          0|
    |n_reg_462             |   5|   0|    5|          0|
    |p_014_0_reg_138       |  16|   0|   16|          0|
    |p_014_1_reg_161       |  16|   0|   16|          0|
    |r_0_reg_173           |   2|   0|    2|          0|
    |r_reg_529             |   2|   0|    2|          0|
    |sext_ln62_reg_482     |  16|   0|   16|          0|
    |sext_ln68_reg_472     |   9|   0|    9|          0|
    |x_0_reg_114           |   5|   0|    5|          0|
    |x_reg_490             |   5|   0|    5|          0|
    |y_0_reg_126           |   5|   0|    5|          0|
    |y_reg_503             |   5|   0|    5|          0|
    |zext_ln63_reg_495     |   5|   0|   14|          9|
    |zext_ln66_2_reg_521   |   2|   0|    9|          7|
    |zext_ln68_14_reg_516  |   5|   0|   10|          5|
    |zext_ln895_reg_477    |   5|   0|   10|          5|
    +----------------------+----+----+-----+-----------+
    |Total                 | 131|   0|  157|         26|
    +----------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+-----------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |  Source Object  |    C Type    |
+-------------------+-----+-----+------------+-----------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs | conv<1, 16, 18> | return value |
|ap_rst             |  in |    1| ap_ctrl_hs | conv<1, 16, 18> | return value |
|ap_start           |  in |    1| ap_ctrl_hs | conv<1, 16, 18> | return value |
|ap_done            | out |    1| ap_ctrl_hs | conv<1, 16, 18> | return value |
|ap_idle            | out |    1| ap_ctrl_hs | conv<1, 16, 18> | return value |
|ap_ready           | out |    1| ap_ctrl_hs | conv<1, 16, 18> | return value |
|input_0_address0   | out |    9|  ap_memory |     input_0     |     array    |
|input_0_ce0        | out |    1|  ap_memory |     input_0     |     array    |
|input_0_q0         |  in |    1|  ap_memory |     input_0     |     array    |
|output_r_address0  | out |   12|  ap_memory |     output_r    |     array    |
|output_r_ce0       | out |    1|  ap_memory |     output_r    |     array    |
|output_r_we0       | out |    1|  ap_memory |     output_r    |     array    |
|output_r_d0        | out |    1|  ap_memory |     output_r    |     array    |
+-------------------+-----+-----+------------+-----------------+--------------+

