{
 "Files" : [
  {
   "Path" : "F:/\u786c\u4ef6\u8bfe\u8bbe/HardwareDesign/\u793a\u4f8b\u4f8b\u7a0b/GwFPGAspi_st7735lcd_v2/src/centerctrl.v",
   "Type" : "verilog"
  },
  {
   "Path" : "F:/\u786c\u4ef6\u8bfe\u8bbe/HardwareDesign/\u793a\u4f8b\u4f8b\u7a0b/GwFPGAspi_st7735lcd_v2/src/gowin_prom/ascii_pROM.v",
   "Type" : "verilog"
  },
  {
   "Path" : "F:/\u786c\u4ef6\u8bfe\u8bbe/HardwareDesign/\u793a\u4f8b\u4f8b\u7a0b/GwFPGAspi_st7735lcd_v2/src/gowin_rpll/gowin_rpll.v",
   "Type" : "verilog"
  },
  {
   "Path" : "F:/\u786c\u4ef6\u8bfe\u8bbe/HardwareDesign/\u793a\u4f8b\u4f8b\u7a0b/GwFPGAspi_st7735lcd_v2/src/lcd_init.v",
   "Type" : "verilog"
  },
  {
   "Path" : "F:/\u786c\u4ef6\u8bfe\u8bbe/HardwareDesign/\u793a\u4f8b\u4f8b\u7a0b/GwFPGAspi_st7735lcd_v2/src/lcd_show_char.v",
   "Type" : "verilog"
  },
  {
   "Path" : "F:/\u786c\u4ef6\u8bfe\u8bbe/HardwareDesign/\u793a\u4f8b\u4f8b\u7a0b/GwFPGAspi_st7735lcd_v2/src/lcd_write.v",
   "Type" : "verilog"
  },
  {
   "Path" : "F:/\u786c\u4ef6\u8bfe\u8bbe/HardwareDesign/\u793a\u4f8b\u4f8b\u7a0b/GwFPGAspi_st7735lcd_v2/src/show_string_number_ctrl.v",
   "Type" : "verilog"
  },
  {
   "Path" : "F:/\u786c\u4ef6\u8bfe\u8bbe/HardwareDesign/\u793a\u4f8b\u4f8b\u7a0b/GwFPGAspi_st7735lcd_v2/src/spi_st7735lcd.v",
   "Type" : "verilog"
  }
 ],
 "IncludePath" : [

 ],
 "LoopLimit" : 2000,
 "ResultFile" : "F:/\u786c\u4ef6\u8bfe\u8bbe/HardwareDesign/\u793a\u4f8b\u4f8b\u7a0b/GwFPGAspi_st7735lcd_v2/impl/temp/rtl_parser.result",
 "Top" : "",
 "VerilogStd" : "verilog_2001",
 "VhdlStd" : "vhdl_93"
}