

================================================================
== Vivado HLS Report for 'matrixmul'
================================================================
* Date:           Wed Dec 23 21:16:27 2020

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        matrixmultiplication.proj
* Solution:       baseline
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 4.205 ns |   0.63 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   264257|   264257| 1.321 ms | 1.321 ms |  264257|  264257|   none  |
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |              |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |- row         |   264256|   264256|      8258|          -|          -|    32|    no    |
        | + col        |     8256|     8256|       258|          -|          -|    32|    no    |
        |  ++ product  |      256|      256|         8|          -|          -|    32|    no    |
        +--------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    153|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        6|      3|     491|    251|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|     89|    -|
|Register         |        -|      -|     197|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        6|      3|     688|    493|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        2|      1|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------------------+--------------------------+---------+-------+-----+-----+-----+
    |          Instance          |          Module          | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +----------------------------+--------------------------+---------+-------+-----+-----+-----+
    |matrixmul_AXILiteS_s_axi_U  |matrixmul_AXILiteS_s_axi  |        6|      0|  276|  250|    0|
    |matrixmul_mul_32sbkb_U1     |matrixmul_mul_32sbkb      |        0|      3|  215|    1|    0|
    +----------------------------+--------------------------+---------+-------+-----+-----+-----+
    |Total                       |                          |        6|      3|  491|  251|    0|
    +----------------------------+--------------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+-------+---+----+------------+------------+
    |ABij_fu_246_p2        |     +    |      0|  0|  39|          32|          32|
    |add_ln16_1_fu_232_p2  |     +    |      0|  0|  12|          12|          12|
    |add_ln16_fu_210_p2    |     +    |      0|  0|  12|          12|          12|
    |add_ln18_fu_184_p2    |     +    |      0|  0|  12|          12|          12|
    |i_fu_150_p2           |     +    |      0|  0|  15|           6|           1|
    |j_fu_174_p2           |     +    |      0|  0|  15|           6|           1|
    |k_fu_200_p2           |     +    |      0|  0|  15|           6|           1|
    |icmp_ln10_fu_144_p2   |   icmp   |      0|  0|  11|           6|           7|
    |icmp_ln11_fu_168_p2   |   icmp   |      0|  0|  11|           6|           7|
    |icmp_ln15_fu_194_p2   |   icmp   |      0|  0|  11|           6|           7|
    +----------------------+----------+-------+---+----+------------+------------+
    |Total                 |          |      0|  0| 153|         104|          92|
    +----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------+----+-----------+-----+-----------+
    |      Name      | LUT| Input Size| Bits| Total Bits|
    +----------------+----+-----------+-----+-----------+
    |ABij_0_reg_120  |   9|          2|   32|         64|
    |ap_NS_fsm       |  53|         12|    1|         12|
    |i_0_reg_98      |   9|          2|    6|         12|
    |j_0_reg_109     |   9|          2|    6|         12|
    |k_0_reg_133     |   9|          2|    6|         12|
    +----------------+----+-----------+-----+-----------+
    |Total           |  89|         20|   51|        112|
    +----------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------+----+----+-----+-----------+
    |        Name       | FF | LUT| Bits| Const Bits|
    +-------------------+----+----+-----+-----------+
    |AB_addr_reg_278    |  10|   0|   10|          0|
    |ABij_0_reg_120     |  32|   0|   32|          0|
    |A_load_reg_301     |  32|   0|   32|          0|
    |B_load_reg_306     |  32|   0|   32|          0|
    |ap_CS_fsm          |  11|   0|   11|          0|
    |i_0_reg_98         |   6|   0|    6|          0|
    |i_reg_254          |   6|   0|    6|          0|
    |j_0_reg_109        |   6|   0|    6|          0|
    |j_reg_268          |   6|   0|    6|          0|
    |k_0_reg_133        |   6|   0|    6|          0|
    |k_reg_286          |   6|   0|    6|          0|
    |mul_ln16_reg_311   |  32|   0|   32|          0|
    |zext_ln11_reg_259  |   6|   0|   12|          6|
    |zext_ln18_reg_273  |   6|   0|   12|          6|
    +-------------------+----+----+-----+-----------+
    |Total              | 197|   0|  209|         12|
    +-------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+--------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------------------+-----+-----+------------+--------------+--------------+
|s_axi_AXILiteS_AWVALID  |  in |    1|    s_axi   |   AXILiteS   |     array    |
|s_axi_AXILiteS_AWREADY  | out |    1|    s_axi   |   AXILiteS   |     array    |
|s_axi_AXILiteS_AWADDR   |  in |   14|    s_axi   |   AXILiteS   |     array    |
|s_axi_AXILiteS_WVALID   |  in |    1|    s_axi   |   AXILiteS   |     array    |
|s_axi_AXILiteS_WREADY   | out |    1|    s_axi   |   AXILiteS   |     array    |
|s_axi_AXILiteS_WDATA    |  in |   32|    s_axi   |   AXILiteS   |     array    |
|s_axi_AXILiteS_WSTRB    |  in |    4|    s_axi   |   AXILiteS   |     array    |
|s_axi_AXILiteS_ARVALID  |  in |    1|    s_axi   |   AXILiteS   |     array    |
|s_axi_AXILiteS_ARREADY  | out |    1|    s_axi   |   AXILiteS   |     array    |
|s_axi_AXILiteS_ARADDR   |  in |   14|    s_axi   |   AXILiteS   |     array    |
|s_axi_AXILiteS_RVALID   | out |    1|    s_axi   |   AXILiteS   |     array    |
|s_axi_AXILiteS_RREADY   |  in |    1|    s_axi   |   AXILiteS   |     array    |
|s_axi_AXILiteS_RDATA    | out |   32|    s_axi   |   AXILiteS   |     array    |
|s_axi_AXILiteS_RRESP    | out |    2|    s_axi   |   AXILiteS   |     array    |
|s_axi_AXILiteS_BVALID   | out |    1|    s_axi   |   AXILiteS   |     array    |
|s_axi_AXILiteS_BREADY   |  in |    1|    s_axi   |   AXILiteS   |     array    |
|s_axi_AXILiteS_BRESP    | out |    2|    s_axi   |   AXILiteS   |     array    |
|ap_clk                  |  in |    1| ap_ctrl_hs |   matrixmul  | return value |
|ap_rst_n                |  in |    1| ap_ctrl_hs |   matrixmul  | return value |
|interrupt               | out |    1| ap_ctrl_hs |   matrixmul  | return value |
+------------------------+-----+-----+------------+--------------+--------------+

