<!doctype html><html lang=en dir=auto data-theme=auto><head><meta charset=utf-8><meta http-equiv=X-UA-Compatible content="IE=edge"><meta name=viewport content="width=device-width,initial-scale=1,shrink-to-fit=no"><meta name=robots content="index, follow"><title>verilog编写电路中的时序逻辑与组合逻辑分离 | coder0xe's blog</title><meta name=keywords content="计组"><meta name=description content="分模块编写电路"><meta name=author content="sudo"><link rel=canonical href=https://coder0xe.github.io/posts/verilog%E7%BC%96%E5%86%99%E7%94%B5%E8%B7%AF%E4%B8%AD%E7%9A%84%E6%97%B6%E5%BA%8F%E9%80%BB%E8%BE%91%E4%B8%8E%E7%BB%84%E5%90%88%E9%80%BB%E8%BE%91%E5%88%86%E7%A6%BB/><link crossorigin=anonymous href=/assets/css/stylesheet.e4a36188e2c44563c1cc5ed1a2d0b8451a4f68c685114d738b97609f82dae050.css integrity="sha256-5KNhiOLERWPBzF7RotC4RRpPaMaFEU1zi5dgn4La4FA=" rel="preload stylesheet" as=style><link rel=icon href=https://coder0xe.github.io/favicon.ico><link rel=icon type=image/png sizes=16x16 href=https://coder0xe.github.io/favicon-16x16.png><link rel=icon type=image/png sizes=32x32 href=https://coder0xe.github.io/favicon-32x32.png><link rel=apple-touch-icon href=https://coder0xe.github.io/apple-touch-icon.png><link rel=mask-icon href=https://coder0xe.github.io/safari-pinned-tab.svg><meta name=theme-color content="#2e2e33"><meta name=msapplication-TileColor content="#2e2e33"><link rel=alternate hreflang=en href=https://coder0xe.github.io/posts/verilog%E7%BC%96%E5%86%99%E7%94%B5%E8%B7%AF%E4%B8%AD%E7%9A%84%E6%97%B6%E5%BA%8F%E9%80%BB%E8%BE%91%E4%B8%8E%E7%BB%84%E5%90%88%E9%80%BB%E8%BE%91%E5%88%86%E7%A6%BB/><noscript><style>#theme-toggle,.top-link{display:none}</style><style>@media(prefers-color-scheme:dark){:root{--theme:rgb(29, 30, 32);--entry:rgb(46, 46, 51);--primary:rgb(218, 218, 219);--secondary:rgb(155, 156, 157);--tertiary:rgb(65, 66, 68);--content:rgb(196, 196, 197);--code-block-bg:rgb(46, 46, 51);--code-bg:rgb(55, 56, 62);--border:rgb(51, 51, 51);color-scheme:dark}.list{background:var(--theme)}.toc{background:var(--entry)}}@media(prefers-color-scheme:light){.list::-webkit-scrollbar-thumb{border-color:var(--code-bg)}}</style></noscript><script>localStorage.getItem("pref-theme")==="dark"?document.querySelector("html").dataset.theme="dark":localStorage.getItem("pref-theme")==="light"?document.querySelector("html").dataset.theme="light":window.matchMedia("(prefers-color-scheme: dark)").matches?document.querySelector("html").dataset.theme="dark":document.querySelector("html").dataset.theme="light"</script><meta property="og:url" content="https://coder0xe.github.io/posts/verilog%E7%BC%96%E5%86%99%E7%94%B5%E8%B7%AF%E4%B8%AD%E7%9A%84%E6%97%B6%E5%BA%8F%E9%80%BB%E8%BE%91%E4%B8%8E%E7%BB%84%E5%90%88%E9%80%BB%E8%BE%91%E5%88%86%E7%A6%BB/"><meta property="og:site_name" content="coder0xe's blog"><meta property="og:title" content="verilog编写电路中的时序逻辑与组合逻辑分离"><meta property="og:description" content="分模块编写电路"><meta property="og:locale" content="zh-CN"><meta property="og:type" content="article"><meta property="article:section" content="posts"><meta property="article:published_time" content="2023-10-15T13:42:00+08:00"><meta property="article:modified_time" content="2023-10-15T13:42:00+08:00"><meta property="article:tag" content="Oct"><meta name=twitter:card content="summary"><meta name=twitter:title content="verilog编写电路中的时序逻辑与组合逻辑分离"><meta name=twitter:description content="分模块编写电路"><script type=application/ld+json>{"@context":"https://schema.org","@type":"BreadcrumbList","itemListElement":[{"@type":"ListItem","position":1,"name":"Posts","item":"https://coder0xe.github.io/posts/"},{"@type":"ListItem","position":2,"name":"verilog编写电路中的时序逻辑与组合逻辑分离","item":"https://coder0xe.github.io/posts/verilog%E7%BC%96%E5%86%99%E7%94%B5%E8%B7%AF%E4%B8%AD%E7%9A%84%E6%97%B6%E5%BA%8F%E9%80%BB%E8%BE%91%E4%B8%8E%E7%BB%84%E5%90%88%E9%80%BB%E8%BE%91%E5%88%86%E7%A6%BB/"}]}</script><script type=application/ld+json>{"@context":"https://schema.org","@type":"BlogPosting","headline":"verilog编写电路中的时序逻辑与组合逻辑分离","name":"verilog编写电路中的时序逻辑与组合逻辑分离","description":"分模块编写电路","keywords":["计组"],"articleBody":"P1_L1_voter_plus时序逻辑与组合逻辑的分模块编写\u0026\u0026阻塞赋值、非阻塞赋值 一.问题提出 ​\t在完成P1_L1_voter_plus一题时，由于需要对输入中1的位数进行统计，我第一次使用到for循环语句来统计输入中1的个数，原码类似于下例。\n1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 module test_for ( input [7:0] in, input clk, input rst, output reg [7:0] out ); integer i; always @(posedge clk or posedge rst) begin : test if(rst) begin out \u003c= 8'b0; end else begin for(i=0;i\u003c8;i=i+1) begin if(in[i]) out \u003c= out + 1'b1; end end end endmodule ​\t此段代码并不能成功实现在一个时钟周期内实现统计个数的功能。仿真如下:\n​\t我们发现事实上一个周期过后只是将out+1;并没有实现累加功能，这就涉及到阻塞赋值与非阻塞赋值的问题\n二.阻塞赋值与非阻塞赋值 ​\t在代码规范中，我们知道应该在时序逻辑中使用非阻塞赋值，在组合逻辑中使用阻塞赋值。我们知道阻塞赋值是实时更新的，即等号右边的操作数会立即赋值给等号左边，而非阻塞赋值是并行的，在代码块中会保存所有的“右值”，在语句块结束后进行统一赋值。非阻塞赋值的赋值形式类似于寄存器，在下一周期进行值的更新。我们知道for循环相当于一种简写，如果将上述的for循环展开:\n1 2 3 4 out \u003c= out + (in[0]==1'b1)?1'b1:1'b0; out \u003c= out + (in[1]==1'b1)?1'b1:1'b0; out \u003c= out + (in[2]==1'b1)?1'b1:1'b0; ...... ​\t显然在时序逻辑中构成对同一寄存器的多次赋值行为，引起竞争，最终表现为只将out+1。\n​\t因此我们知道在一个时钟周期内实现累加行为是不能通过时序逻辑实现的，只能通过组合逻辑\n1 2 3 4 5 6 7 8 9 always@(*)begin cnt1 = 32'b0; for(i=0;i\u003c32;i=i+1) begin if(voted_np[i])begin cnt1 = cnt1 + 1'b1; end end end 三.verilog描述电路的理解 ​\t我认为可以将非阻塞赋值认为是描述时序电路的方法，而将阻塞赋值理解为描述组合电路的方法。这样我们知道编写代码时如果混用阻塞赋值与非阻塞赋值可以理解为将时序电路与组合电路混用。如果我们能在编写verilog代码之前大致对电路的架构有一个构想，分清楚哪一些是组合逻辑，哪一些是时序逻辑，编写出的代码无疑是更加符合规范的。（从三段状态机中得到启发）\n​\t这是我根据voter_plus画出的logisim电路，通过电路图我们可以明确的知道涉及到投票状态存储的是时序电路，而对于result的计算则是实实在在的组合逻辑，这样我们就可以将时序逻辑与组合逻辑分开来编写，使得代码结构更加清晰。\n1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 module VoterPlus ( input wire clk, input wire reset, input wire [31:0] np, input wire [7:0] vip, input wire vvip, output [7:0] result ); integer i; integer j; reg [31:0] cnt1; reg [31:0] cnt2; reg cnt3; reg [31:0] voted_np; reg [7:0] voted_vip; reg voted_vvip; always @(posedge clk or posedge reset) begin if (reset) begin cnt1 \u003c= 32'b0; cnt2 \u003c= 32'b0; cnt3 \u003c= 1'b0; voted_np \u003c= 32'b0; voted_vip \u003c= 8'b0; voted_vvip \u003c= 1'b0; end else begin voted_np\u003c=voted_np|np; voted_vip\u003c=voted_vip|vip; voted_vvip\u003c=voted_vvip|vvip; end end always@(*)begin cnt1 = 32'b0; cnt2 = 8'b0; cnt3 = 1'b0; for(i=0;i\u003c32;i=i+1) begin if(voted_np[i])begin cnt1 = cnt1 + 1'b1; end end for(j=0;j\u003c8;j=j+1) begin if(voted_vip[j])begin cnt2 = cnt2 + 1'b1; end end if(voted_vvip) begin cnt3 = 1'b1; end end assign result = (reset)? 0 : cnt1 + cnt2*4 + cnt3*16; endmodule ​\t以上代码中，我们在时序逻辑中描述寄存器中状态的变化，计算过程则由组合逻辑完成，其中bit_adder的功能相当于由循环完成，由此我们对于verilog的理解更加加深，作为HDL:hardware describe language，编写verilog时心中有电路确实会使代码编写更加清晰。以后应当注意将组合逻辑和时序逻辑分开编写的写法！\n附录：lpf大佬 \u0026\u0026 xmgg’s code 以下为lpf大佬代码,同样是将组合逻辑和时序逻辑分开描述，但是没有使用for循环。\n1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 module VoterPlus( input clk, input reset, input [31:0] np, input [7:0] vip, input vvip, output [7:0] result ); reg [31:0] ii; reg [7:0] jj; reg kk; reg [7:0] s=0; assign result = (reset == 1) ? 0 : ((ii[0]+ii[1]+ii[2]+ii[3]+ii[4]+ii[5]+ii[6] +ii[7]+ii[8]+ii[9]+ii[10]+ii[11]+ii[12]+ii[13] +ii[14]+ii[15]+ii[16]+ii[17]+ii[18]+ii[19]+ii[20] +ii[21]+ii[22]+ii[23]+ii[24]+ii[25]+ii[26]+ii[27] +ii[28]+ii[29]+ii[30]+ii[31]) +(jj[0]+jj[1]+jj[2]+jj[3]+jj[4]+jj[5]+jj[6]+jj[7])*4 +kk*16); always@(posedge clk or posedge reset) begin if(reset == 0) begin ii \u003c= ii | np; jj \u003c= jj | vip; kk \u003c= kk | vvip; end else begin ii \u003c= 0; jj \u003c= 0; kk \u003c= 0; end end endmodule xmgg’s code：一段式\n1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 module VoterPlus( input clk, input reset, input [31:0] np, input [7:0] vip, input vvip, output [7:0] result ); reg [7:0] sum; reg [31:0] r_np; reg [7:0] r_vip; reg r_vvip; always@(posedge clk or posedge reset) if(reset)begin sum \u003c= 8'b0; r_np \u003c= 32'b0; r_vip \u003c= 8'b0; r_vvip \u003c= 1'b0; end else begin for(n=0;n\u003c32;i=i+1) begin if(np[n]\u0026\u0026 !r_np[n]) begin sum = sum + 8'd1; r_np[n]=1'b1; end end for(n=0;n\u003c8;n=n+1) begin if(vip[n]1\u0026\u0026!r_vip[n]) begin sum = sum + 8'd4; r_vip[n]=1'b1; end end if(vvip \u0026\u0026 !r_vvip) begin sum = sum + 8'd16; r_vvip = 1'b1; end end assign result = sum; ","wordCount":"588","inLanguage":"en","datePublished":"2023-10-15T13:42:00+08:00","dateModified":"2023-10-15T13:42:00+08:00","author":{"@type":"Person","name":"sudo"},"mainEntityOfPage":{"@type":"WebPage","@id":"https://coder0xe.github.io/posts/verilog%E7%BC%96%E5%86%99%E7%94%B5%E8%B7%AF%E4%B8%AD%E7%9A%84%E6%97%B6%E5%BA%8F%E9%80%BB%E8%BE%91%E4%B8%8E%E7%BB%84%E5%90%88%E9%80%BB%E8%BE%91%E5%88%86%E7%A6%BB/"},"publisher":{"@type":"Organization","name":"coder0xe's blog","logo":{"@type":"ImageObject","url":"https://coder0xe.github.io/favicon.ico"}}}</script></head><body id=top><header class=header><nav class=nav><div class=logo><a href=https://coder0xe.github.io/ accesskey=h title="coder0xe's blog (Alt + H)">coder0xe's blog</a><div class=logo-switches><button id=theme-toggle accesskey=t title="(Alt + T)" aria-label="Toggle theme">
<svg id="moon" width="24" height="18" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round"><path d="M21 12.79A9 9 0 1111.21 3 7 7 0 0021 12.79z"/></svg>
<svg id="sun" width="24" height="18" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round"><circle cx="12" cy="12" r="5"/><line x1="12" y1="1" x2="12" y2="3"/><line x1="12" y1="21" x2="12" y2="23"/><line x1="4.22" y1="4.22" x2="5.64" y2="5.64"/><line x1="18.36" y1="18.36" x2="19.78" y2="19.78"/><line x1="1" y1="12" x2="3" y2="12"/><line x1="21" y1="12" x2="23" y2="12"/><line x1="4.22" y1="19.78" x2="5.64" y2="18.36"/><line x1="18.36" y1="5.64" x2="19.78" y2="4.22"/></svg></button></div></div><ul id=menu><li><a href=https://coder0xe.github.io/ title=首页><span>首页</span></a></li><li><a href=https://coder0xe.github.io/categories/ title=分类><span>分类</span></a></li><li><a href=https://coder0xe.github.io/tags/ title=标签><span>标签</span></a></li><li><a href=https://coder0xe.github.io/archives/ title=归档><span>归档</span></a></li><li><a href=https://coder0xe.github.io/search/ title=搜索><span>搜索</span></a></li></ul></nav></header><main class=main><article class=post-single><header class=post-header><div class=breadcrumbs><a href=https://coder0xe.github.io/>Home</a>&nbsp;»&nbsp;<a href=https://coder0xe.github.io/posts/>Posts</a></div><h1 class="post-title entry-hint-parent">verilog编写电路中的时序逻辑与组合逻辑分离</h1><div class=post-description>分模块编写电路</div><div class=post-meta><span title='2023-10-15 13:42:00 +0800 +0800'>October 15, 2023</span>&nbsp;·&nbsp;<span>3 min</span>&nbsp;·&nbsp;<span>sudo</span></div></header><div class=toc><details open><summary accesskey=c title="(Alt + C)"><span class=details>Table of Contents</span></summary><div class=inner><ul><li><a href=#p1_l1_voter_plus%e6%97%b6%e5%ba%8f%e9%80%bb%e8%be%91%e4%b8%8e%e7%bb%84%e5%90%88%e9%80%bb%e8%be%91%e7%9a%84%e5%88%86%e6%a8%a1%e5%9d%97%e7%bc%96%e5%86%99%e9%98%bb%e5%a1%9e%e8%b5%8b%e5%80%bc%e9%9d%9e%e9%98%bb%e5%a1%9e%e8%b5%8b%e5%80%bc aria-label=P1_L1_voter_plus时序逻辑与组合逻辑的分模块编写&&阻塞赋值、非阻塞赋值>P1_L1_voter_plus时序逻辑与组合逻辑的分模块编写&&阻塞赋值、非阻塞赋值</a><ul><li><a href=#%e4%b8%80%e9%97%ae%e9%a2%98%e6%8f%90%e5%87%ba aria-label=一.问题提出>一.问题提出</a></li><li><a href=#%e4%ba%8c%e9%98%bb%e5%a1%9e%e8%b5%8b%e5%80%bc%e4%b8%8e%e9%9d%9e%e9%98%bb%e5%a1%9e%e8%b5%8b%e5%80%bc aria-label=二.阻塞赋值与非阻塞赋值>二.阻塞赋值与非阻塞赋值</a></li><li><a href=#%e4%b8%89verilog%e6%8f%8f%e8%bf%b0%e7%94%b5%e8%b7%af%e7%9a%84%e7%90%86%e8%a7%a3 aria-label=三.verilog描述电路的理解>三.verilog描述电路的理解</a></li><li><a href=#%e9%99%84%e5%bd%95lpf%e5%a4%a7%e4%bd%ac--xmggs-code aria-label="附录：lpf大佬 && xmgg&rsquo;s code">附录：lpf大佬 && xmgg&rsquo;s code</a></li></ul></li></ul></div></details></div><div class=post-content><h2 id=p1_l1_voter_plus时序逻辑与组合逻辑的分模块编写阻塞赋值非阻塞赋值>P1_L1_voter_plus时序逻辑与组合逻辑的分模块编写&&阻塞赋值、非阻塞赋值<a hidden class=anchor aria-hidden=true href=#p1_l1_voter_plus时序逻辑与组合逻辑的分模块编写阻塞赋值非阻塞赋值>#</a></h2><h3 id=一问题提出>一.问题提出<a hidden class=anchor aria-hidden=true href=#一问题提出>#</a></h3><p>​ 在完成P1_L1_voter_plus一题时，由于需要对输入中1的位数进行统计，我第一次使用到for循环语句来统计输入中1的个数，原码类似于下例。</p><div class=highlight><div style=color:#f8f8f2;background-color:#282a36;-moz-tab-size:4;-o-tab-size:4;tab-size:4;-webkit-text-size-adjust:none><table style=border-spacing:0;padding:0;margin:0;border:0><tr><td style=vertical-align:top;padding:0;margin:0;border:0><pre tabindex=0 style=color:#f8f8f2;background-color:#282a36;-moz-tab-size:4;-o-tab-size:4;tab-size:4;-webkit-text-size-adjust:none><code><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f"> 1
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f"> 2
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f"> 3
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f"> 4
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f"> 5
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f"> 6
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f"> 7
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f"> 8
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f"> 9
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f">10
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f">11
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f">12
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f">13
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f">14
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f">15
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f">16
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f">17
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f">18
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f">19
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f">20
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f">21
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f">22
</span></code></pre></td><td style=vertical-align:top;padding:0;margin:0;border:0;width:100%><pre tabindex=0 style=color:#f8f8f2;background-color:#282a36;-moz-tab-size:4;-o-tab-size:4;tab-size:4;-webkit-text-size-adjust:none><code class=language-verilog data-lang=verilog><span style=display:flex><span><span style=color:#ff79c6>module</span> test_for (
</span></span><span style=display:flex><span>  <span style=color:#ff79c6>input</span> [<span style=color:#bd93f9>7</span><span style=color:#ff79c6>:</span><span style=color:#bd93f9>0</span>] in,
</span></span><span style=display:flex><span>  <span style=color:#ff79c6>input</span> clk,
</span></span><span style=display:flex><span>  <span style=color:#ff79c6>input</span> rst,
</span></span><span style=display:flex><span>  <span style=color:#ff79c6>output</span> <span style=color:#8be9fd>reg</span> [<span style=color:#bd93f9>7</span><span style=color:#ff79c6>:</span><span style=color:#bd93f9>0</span>] out
</span></span><span style=display:flex><span>);
</span></span><span style=display:flex><span><span style=color:#ff79c6>integer</span> i;
</span></span><span style=display:flex><span>  <span style=color:#ff79c6>always</span> @(<span style=color:#ff79c6>posedge</span> clk <span style=color:#ff79c6>or</span> <span style=color:#ff79c6>posedge</span> rst) <span style=color:#ff79c6>begin</span> <span style=color:#ff79c6>:</span> test
</span></span><span style=display:flex><span>	<span style=color:#ff79c6>if</span>(rst)
</span></span><span style=display:flex><span>	<span style=color:#ff79c6>begin</span>
</span></span><span style=display:flex><span>	out <span style=color:#ff79c6>&lt;=</span> <span style=color:#bd93f9>8</span><span style=color:#bd93f9>&#39;b0</span>;
</span></span><span style=display:flex><span>	<span style=color:#ff79c6>end</span>
</span></span><span style=display:flex><span>	<span style=color:#ff79c6>else</span>
</span></span><span style=display:flex><span>	<span style=color:#ff79c6>begin</span>
</span></span><span style=display:flex><span>	<span style=color:#ff79c6>for</span>(i<span style=color:#ff79c6>=</span><span style=color:#bd93f9>0</span>;i<span style=color:#ff79c6>&lt;</span><span style=color:#bd93f9>8</span>;i<span style=color:#ff79c6>=</span>i<span style=color:#ff79c6>+</span><span style=color:#bd93f9>1</span>)
</span></span><span style=display:flex><span>	<span style=color:#ff79c6>begin</span>
</span></span><span style=display:flex><span>	<span style=color:#ff79c6>if</span>(in[i])
</span></span><span style=display:flex><span>	out <span style=color:#ff79c6>&lt;=</span> out <span style=color:#ff79c6>+</span> <span style=color:#bd93f9>1</span><span style=color:#bd93f9>&#39;b1</span>;
</span></span><span style=display:flex><span>	<span style=color:#ff79c6>end</span>
</span></span><span style=display:flex><span>	 <span style=color:#ff79c6>end</span>
</span></span><span style=display:flex><span>  <span style=color:#ff79c6>end</span>
</span></span><span style=display:flex><span><span style=color:#ff79c6>endmodule</span>
</span></span></code></pre></td></tr></table></div></div><p>​ 此段代码并不能成功实现在一个时钟周期内实现统计个数的功能。仿真如下:</p><p><img alt=image-20231015135733271 loading=lazy src=/img/image-20231015135733271.png></p><p>​ <strong>我们发现事实上一个周期过后只是将out+1;并没有实现累加功能，这就涉及到阻塞赋值与非阻塞赋值的问题</strong></p><h3 id=二阻塞赋值与非阻塞赋值>二.阻塞赋值与非阻塞赋值<a hidden class=anchor aria-hidden=true href=#二阻塞赋值与非阻塞赋值>#</a></h3><p>​ 在代码规范中，我们知道应该在时序逻辑中使用非阻塞赋值，在组合逻辑中使用阻塞赋值。我们知道阻塞赋值是<strong>实时更新</strong>的，即等号右边的操作数会立即赋值给等号左边，而非阻塞赋值是并行的，在代码块中会保存所有的“右值”，在语句块结束后进行统一赋值。非阻塞赋值的赋值形式类似于寄存器，在下一周期进行值的更新。我们知道for循环相当于一种简写，如果将上述的for循环展开:</p><div class=highlight><div style=color:#f8f8f2;background-color:#282a36;-moz-tab-size:4;-o-tab-size:4;tab-size:4;-webkit-text-size-adjust:none><table style=border-spacing:0;padding:0;margin:0;border:0><tr><td style=vertical-align:top;padding:0;margin:0;border:0><pre tabindex=0 style=color:#f8f8f2;background-color:#282a36;-moz-tab-size:4;-o-tab-size:4;tab-size:4;-webkit-text-size-adjust:none><code><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f">1
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f">2
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f">3
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f">4
</span></code></pre></td><td style=vertical-align:top;padding:0;margin:0;border:0;width:100%><pre tabindex=0 style=color:#f8f8f2;background-color:#282a36;-moz-tab-size:4;-o-tab-size:4;tab-size:4;-webkit-text-size-adjust:none><code class=language-verilog data-lang=verilog><span style=display:flex><span>out <span style=color:#ff79c6>&lt;=</span> out <span style=color:#ff79c6>+</span> (in[<span style=color:#bd93f9>0</span>]<span style=color:#ff79c6>==</span><span style=color:#bd93f9>1</span><span style=color:#bd93f9>&#39;b1</span>)<span style=color:#ff79c6>?</span><span style=color:#bd93f9>1</span><span style=color:#bd93f9>&#39;b1</span><span style=color:#ff79c6>:</span><span style=color:#bd93f9>1</span><span style=color:#bd93f9>&#39;b0</span>;
</span></span><span style=display:flex><span>out <span style=color:#ff79c6>&lt;=</span> out <span style=color:#ff79c6>+</span> (in[<span style=color:#bd93f9>1</span>]<span style=color:#ff79c6>==</span><span style=color:#bd93f9>1</span><span style=color:#bd93f9>&#39;b1</span>)<span style=color:#ff79c6>?</span><span style=color:#bd93f9>1</span><span style=color:#bd93f9>&#39;b1</span><span style=color:#ff79c6>:</span><span style=color:#bd93f9>1</span><span style=color:#bd93f9>&#39;b0</span>;
</span></span><span style=display:flex><span>out <span style=color:#ff79c6>&lt;=</span> out <span style=color:#ff79c6>+</span> (in[<span style=color:#bd93f9>2</span>]<span style=color:#ff79c6>==</span><span style=color:#bd93f9>1</span><span style=color:#bd93f9>&#39;b1</span>)<span style=color:#ff79c6>?</span><span style=color:#bd93f9>1</span><span style=color:#bd93f9>&#39;b1</span><span style=color:#ff79c6>:</span><span style=color:#bd93f9>1</span><span style=color:#bd93f9>&#39;b0</span>;
</span></span><span style=display:flex><span>......
</span></span></code></pre></td></tr></table></div></div><p>​ 显然在时序逻辑中构成对同一寄存器的多次赋值行为，引起竞争，最终表现为只将out+1。</p><p>​ 因此我们知道在一个时钟周期内实现累加行为是不能通过时序逻辑实现的，只能通过组合逻辑</p><div class=highlight><div style=color:#f8f8f2;background-color:#282a36;-moz-tab-size:4;-o-tab-size:4;tab-size:4;-webkit-text-size-adjust:none><table style=border-spacing:0;padding:0;margin:0;border:0><tr><td style=vertical-align:top;padding:0;margin:0;border:0><pre tabindex=0 style=color:#f8f8f2;background-color:#282a36;-moz-tab-size:4;-o-tab-size:4;tab-size:4;-webkit-text-size-adjust:none><code><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f">1
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f">2
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f">3
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f">4
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f">5
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f">6
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f">7
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f">8
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f">9
</span></code></pre></td><td style=vertical-align:top;padding:0;margin:0;border:0;width:100%><pre tabindex=0 style=color:#f8f8f2;background-color:#282a36;-moz-tab-size:4;-o-tab-size:4;tab-size:4;-webkit-text-size-adjust:none><code class=language-verilog data-lang=verilog><span style=display:flex><span> <span style=color:#ff79c6>always</span>@(<span style=color:#ff79c6>*</span>)<span style=color:#ff79c6>begin</span>
</span></span><span style=display:flex><span>        cnt1 <span style=color:#ff79c6>=</span> <span style=color:#bd93f9>32</span><span style=color:#bd93f9>&#39;b0</span>;
</span></span><span style=display:flex><span>        <span style=color:#ff79c6>for</span>(i<span style=color:#ff79c6>=</span><span style=color:#bd93f9>0</span>;i<span style=color:#ff79c6>&lt;</span><span style=color:#bd93f9>32</span>;i<span style=color:#ff79c6>=</span>i<span style=color:#ff79c6>+</span><span style=color:#bd93f9>1</span>)
</span></span><span style=display:flex><span>        <span style=color:#ff79c6>begin</span>
</span></span><span style=display:flex><span>            <span style=color:#ff79c6>if</span>(voted_np[i])<span style=color:#ff79c6>begin</span>
</span></span><span style=display:flex><span>                cnt1 <span style=color:#ff79c6>=</span> cnt1 <span style=color:#ff79c6>+</span> <span style=color:#bd93f9>1</span><span style=color:#bd93f9>&#39;b1</span>;
</span></span><span style=display:flex><span>            <span style=color:#ff79c6>end</span>
</span></span><span style=display:flex><span>        <span style=color:#ff79c6>end</span>
</span></span><span style=display:flex><span>    <span style=color:#ff79c6>end</span>
</span></span></code></pre></td></tr></table></div></div><h3 id=三verilog描述电路的理解>三.verilog描述电路的理解<a hidden class=anchor aria-hidden=true href=#三verilog描述电路的理解>#</a></h3><p>​ 我认为可以将非阻塞赋值认为是描述时序电路的方法，而将阻塞赋值理解为描述组合电路的方法。这样我们知道编写代码时如果混用阻塞赋值与非阻塞赋值可以理解为将时序电路与组合电路混用。如果我们能在编写verilog代码之前大致对电路的架构有一个构想，分清楚哪一些是组合逻辑，哪一些是时序逻辑，编写出的代码无疑是更加符合规范的。（从三段状态机中得到启发）</p><p><img alt=image-20231015141250563 loading=lazy src=/img/image-20231015141250563.png></p><p>​ 这是我根据voter_plus画出的logisim电路，通过电路图我们可以明确的知道涉及到投票状态存储的是时序电路，而对于result的计算则是实实在在的组合逻辑，这样我们就可以将时序逻辑与组合逻辑分开来编写，使得代码结构更加清晰。</p><div class=highlight><div style=color:#f8f8f2;background-color:#282a36;-moz-tab-size:4;-o-tab-size:4;tab-size:4;-webkit-text-size-adjust:none><table style=border-spacing:0;padding:0;margin:0;border:0><tr><td style=vertical-align:top;padding:0;margin:0;border:0><pre tabindex=0 style=color:#f8f8f2;background-color:#282a36;-moz-tab-size:4;-o-tab-size:4;tab-size:4;-webkit-text-size-adjust:none><code><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f"> 1
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f"> 2
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f"> 3
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f"> 4
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f"> 5
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f"> 6
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f"> 7
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f"> 8
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f"> 9
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f">10
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f">11
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f">12
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f">13
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f">14
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f">15
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f">16
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f">17
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f">18
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f">19
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f">20
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f">21
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f">22
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f">23
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f">24
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f">25
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f">26
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f">27
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f">28
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f">29
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f">30
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f">31
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f">32
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f">33
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f">34
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f">35
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f">36
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f">37
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f">38
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f">39
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f">40
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f">41
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f">42
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f">43
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f">44
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f">45
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f">46
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f">47
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f">48
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f">49
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f">50
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f">51
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f">52
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f">53
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f">54
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f">55
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f">56
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f">57
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f">58
</span></code></pre></td><td style=vertical-align:top;padding:0;margin:0;border:0;width:100%><pre tabindex=0 style=color:#f8f8f2;background-color:#282a36;-moz-tab-size:4;-o-tab-size:4;tab-size:4;-webkit-text-size-adjust:none><code class=language-verilog data-lang=verilog><span style=display:flex><span><span style=color:#ff79c6>module</span> VoterPlus (
</span></span><span style=display:flex><span>    <span style=color:#ff79c6>input</span> <span style=color:#8be9fd>wire</span> clk,
</span></span><span style=display:flex><span>    <span style=color:#ff79c6>input</span> <span style=color:#8be9fd>wire</span> reset,
</span></span><span style=display:flex><span>    <span style=color:#ff79c6>input</span> <span style=color:#8be9fd>wire</span> [<span style=color:#bd93f9>31</span><span style=color:#ff79c6>:</span><span style=color:#bd93f9>0</span>] np,
</span></span><span style=display:flex><span>    <span style=color:#ff79c6>input</span> <span style=color:#8be9fd>wire</span> [<span style=color:#bd93f9>7</span><span style=color:#ff79c6>:</span><span style=color:#bd93f9>0</span>] vip,
</span></span><span style=display:flex><span>    <span style=color:#ff79c6>input</span> <span style=color:#8be9fd>wire</span> vvip,
</span></span><span style=display:flex><span>    <span style=color:#ff79c6>output</span> [<span style=color:#bd93f9>7</span><span style=color:#ff79c6>:</span><span style=color:#bd93f9>0</span>] result
</span></span><span style=display:flex><span>);
</span></span><span style=display:flex><span>    <span style=color:#ff79c6>integer</span> i;
</span></span><span style=display:flex><span>    <span style=color:#ff79c6>integer</span> j;
</span></span><span style=display:flex><span>
</span></span><span style=display:flex><span>    <span style=color:#8be9fd>reg</span> [<span style=color:#bd93f9>31</span><span style=color:#ff79c6>:</span><span style=color:#bd93f9>0</span>] cnt1;
</span></span><span style=display:flex><span>    <span style=color:#8be9fd>reg</span> [<span style=color:#bd93f9>31</span><span style=color:#ff79c6>:</span><span style=color:#bd93f9>0</span>] cnt2;
</span></span><span style=display:flex><span>    <span style=color:#8be9fd>reg</span> cnt3;
</span></span><span style=display:flex><span>    
</span></span><span style=display:flex><span>    <span style=color:#8be9fd>reg</span> [<span style=color:#bd93f9>31</span><span style=color:#ff79c6>:</span><span style=color:#bd93f9>0</span>] voted_np;
</span></span><span style=display:flex><span>    <span style=color:#8be9fd>reg</span> [<span style=color:#bd93f9>7</span><span style=color:#ff79c6>:</span><span style=color:#bd93f9>0</span>] voted_vip;
</span></span><span style=display:flex><span>    <span style=color:#8be9fd>reg</span> voted_vvip;
</span></span><span style=display:flex><span>
</span></span><span style=display:flex><span>    <span style=color:#ff79c6>always</span> @(<span style=color:#ff79c6>posedge</span> clk <span style=color:#ff79c6>or</span> <span style=color:#ff79c6>posedge</span> reset) <span style=color:#ff79c6>begin</span>
</span></span><span style=display:flex><span>        <span style=color:#ff79c6>if</span> (reset) <span style=color:#ff79c6>begin</span>
</span></span><span style=display:flex><span>            cnt1 <span style=color:#ff79c6>&lt;=</span> <span style=color:#bd93f9>32</span><span style=color:#bd93f9>&#39;b0</span>;
</span></span><span style=display:flex><span>            cnt2 <span style=color:#ff79c6>&lt;=</span> <span style=color:#bd93f9>32</span><span style=color:#bd93f9>&#39;b0</span>;  
</span></span><span style=display:flex><span>            cnt3 <span style=color:#ff79c6>&lt;=</span> <span style=color:#bd93f9>1</span><span style=color:#bd93f9>&#39;b0</span>;
</span></span><span style=display:flex><span>            voted_np <span style=color:#ff79c6>&lt;=</span> <span style=color:#bd93f9>32</span><span style=color:#bd93f9>&#39;b0</span>;
</span></span><span style=display:flex><span>            voted_vip <span style=color:#ff79c6>&lt;=</span> <span style=color:#bd93f9>8</span><span style=color:#bd93f9>&#39;b0</span>;
</span></span><span style=display:flex><span>            voted_vvip <span style=color:#ff79c6>&lt;=</span> <span style=color:#bd93f9>1</span><span style=color:#bd93f9>&#39;b0</span>;
</span></span><span style=display:flex><span>        <span style=color:#ff79c6>end</span>
</span></span><span style=display:flex><span>        <span style=color:#ff79c6>else</span> <span style=color:#ff79c6>begin</span>
</span></span><span style=display:flex><span>           voted_np<span style=color:#ff79c6>&lt;=</span>voted_np<span style=color:#ff79c6>|</span>np;
</span></span><span style=display:flex><span>           voted_vip<span style=color:#ff79c6>&lt;=</span>voted_vip<span style=color:#ff79c6>|</span>vip;
</span></span><span style=display:flex><span>           voted_vvip<span style=color:#ff79c6>&lt;=</span>voted_vvip<span style=color:#ff79c6>|</span>vvip;
</span></span><span style=display:flex><span>        <span style=color:#ff79c6>end</span>
</span></span><span style=display:flex><span>    <span style=color:#ff79c6>end</span>
</span></span><span style=display:flex><span>    <span style=color:#ff79c6>always</span>@(<span style=color:#ff79c6>*</span>)<span style=color:#ff79c6>begin</span>
</span></span><span style=display:flex><span>        cnt1 <span style=color:#ff79c6>=</span> <span style=color:#bd93f9>32</span><span style=color:#bd93f9>&#39;b0</span>;
</span></span><span style=display:flex><span>        cnt2 <span style=color:#ff79c6>=</span> <span style=color:#bd93f9>8</span><span style=color:#bd93f9>&#39;b0</span>;
</span></span><span style=display:flex><span>        cnt3 <span style=color:#ff79c6>=</span> <span style=color:#bd93f9>1</span><span style=color:#bd93f9>&#39;b0</span>;
</span></span><span style=display:flex><span>        <span style=color:#ff79c6>for</span>(i<span style=color:#ff79c6>=</span><span style=color:#bd93f9>0</span>;i<span style=color:#ff79c6>&lt;</span><span style=color:#bd93f9>32</span>;i<span style=color:#ff79c6>=</span>i<span style=color:#ff79c6>+</span><span style=color:#bd93f9>1</span>)
</span></span><span style=display:flex><span>        <span style=color:#ff79c6>begin</span>
</span></span><span style=display:flex><span>            <span style=color:#ff79c6>if</span>(voted_np[i])<span style=color:#ff79c6>begin</span>
</span></span><span style=display:flex><span>                cnt1 <span style=color:#ff79c6>=</span> cnt1 <span style=color:#ff79c6>+</span> <span style=color:#bd93f9>1</span><span style=color:#bd93f9>&#39;b1</span>;
</span></span><span style=display:flex><span>            <span style=color:#ff79c6>end</span>
</span></span><span style=display:flex><span>        <span style=color:#ff79c6>end</span>
</span></span><span style=display:flex><span>
</span></span><span style=display:flex><span>        <span style=color:#ff79c6>for</span>(j<span style=color:#ff79c6>=</span><span style=color:#bd93f9>0</span>;j<span style=color:#ff79c6>&lt;</span><span style=color:#bd93f9>8</span>;j<span style=color:#ff79c6>=</span>j<span style=color:#ff79c6>+</span><span style=color:#bd93f9>1</span>)
</span></span><span style=display:flex><span>        <span style=color:#ff79c6>begin</span>
</span></span><span style=display:flex><span>            <span style=color:#ff79c6>if</span>(voted_vip[j])<span style=color:#ff79c6>begin</span>
</span></span><span style=display:flex><span>                cnt2 <span style=color:#ff79c6>=</span> cnt2 <span style=color:#ff79c6>+</span> <span style=color:#bd93f9>1</span><span style=color:#bd93f9>&#39;b1</span>;
</span></span><span style=display:flex><span>            <span style=color:#ff79c6>end</span>
</span></span><span style=display:flex><span>        <span style=color:#ff79c6>end</span>
</span></span><span style=display:flex><span>        <span style=color:#ff79c6>if</span>(voted_vvip)
</span></span><span style=display:flex><span>        <span style=color:#ff79c6>begin</span>
</span></span><span style=display:flex><span>            cnt3 <span style=color:#ff79c6>=</span> <span style=color:#bd93f9>1</span><span style=color:#bd93f9>&#39;b1</span>;
</span></span><span style=display:flex><span>        <span style=color:#ff79c6>end</span>
</span></span><span style=display:flex><span>    <span style=color:#ff79c6>end</span>
</span></span><span style=display:flex><span>    <span style=color:#ff79c6>assign</span> result <span style=color:#ff79c6>=</span> (reset)<span style=color:#ff79c6>?</span> <span style=color:#bd93f9>0</span> <span style=color:#ff79c6>:</span> cnt1 <span style=color:#ff79c6>+</span> cnt2<span style=color:#ff79c6>*</span><span style=color:#bd93f9>4</span> <span style=color:#ff79c6>+</span> cnt3<span style=color:#ff79c6>*</span><span style=color:#bd93f9>16</span>;
</span></span><span style=display:flex><span><span style=color:#ff79c6>endmodule</span>
</span></span></code></pre></td></tr></table></div></div><p>​ 以上代码中，我们在时序逻辑中描述寄存器中状态的变化，计算过程则由组合逻辑完成，其中bit_adder的功能相当于由循环完成，由此我们对于verilog的理解更加加深，作为<code>HDL:hardware describe language</code>，编写<code>verilog</code>时心中有电路确实会使代码编写更加清晰。以后应当注意将组合逻辑和时序逻辑分开编写的写法！</p><h3 id=附录lpf大佬--xmggs-code>附录：lpf大佬 && xmgg&rsquo;s code<a hidden class=anchor aria-hidden=true href=#附录lpf大佬--xmggs-code>#</a></h3><p>以下为lpf大佬代码,同样是将组合逻辑和时序逻辑分开描述，但是没有使用for循环。</p><div class=highlight><div style=color:#f8f8f2;background-color:#282a36;-moz-tab-size:4;-o-tab-size:4;tab-size:4;-webkit-text-size-adjust:none><table style=border-spacing:0;padding:0;margin:0;border:0><tr><td style=vertical-align:top;padding:0;margin:0;border:0><pre tabindex=0 style=color:#f8f8f2;background-color:#282a36;-moz-tab-size:4;-o-tab-size:4;tab-size:4;-webkit-text-size-adjust:none><code><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f"> 1
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f"> 2
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f"> 3
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f"> 4
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f"> 5
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f"> 6
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f"> 7
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f"> 8
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f"> 9
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f">10
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f">11
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f">12
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f">13
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f">14
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f">15
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f">16
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f">17
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f">18
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f">19
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f">20
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f">21
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f">22
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f">23
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f">24
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f">25
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f">26
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f">27
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f">28
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f">29
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f">30
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f">31
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f">32
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f">33
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f">34
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f">35
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f">36
</span></code></pre></td><td style=vertical-align:top;padding:0;margin:0;border:0;width:100%><pre tabindex=0 style=color:#f8f8f2;background-color:#282a36;-moz-tab-size:4;-o-tab-size:4;tab-size:4;-webkit-text-size-adjust:none><code class=language-verilog data-lang=verilog><span style=display:flex><span><span style=color:#ff79c6>module</span> VoterPlus(
</span></span><span style=display:flex><span>		<span style=color:#ff79c6>input</span> clk,
</span></span><span style=display:flex><span>		<span style=color:#ff79c6>input</span> reset,
</span></span><span style=display:flex><span>		<span style=color:#ff79c6>input</span> [<span style=color:#bd93f9>31</span><span style=color:#ff79c6>:</span><span style=color:#bd93f9>0</span>] np,
</span></span><span style=display:flex><span>		<span style=color:#ff79c6>input</span> [<span style=color:#bd93f9>7</span><span style=color:#ff79c6>:</span><span style=color:#bd93f9>0</span>] vip,
</span></span><span style=display:flex><span>		<span style=color:#ff79c6>input</span> vvip,
</span></span><span style=display:flex><span>		<span style=color:#ff79c6>output</span> [<span style=color:#bd93f9>7</span><span style=color:#ff79c6>:</span><span style=color:#bd93f9>0</span>] result
</span></span><span style=display:flex><span>    );
</span></span><span style=display:flex><span>	<span style=color:#8be9fd>reg</span> [<span style=color:#bd93f9>31</span><span style=color:#ff79c6>:</span><span style=color:#bd93f9>0</span>] ii;
</span></span><span style=display:flex><span>	<span style=color:#8be9fd>reg</span> [<span style=color:#bd93f9>7</span><span style=color:#ff79c6>:</span><span style=color:#bd93f9>0</span>] jj;
</span></span><span style=display:flex><span>	<span style=color:#8be9fd>reg</span> kk;
</span></span><span style=display:flex><span>	<span style=color:#8be9fd>reg</span> [<span style=color:#bd93f9>7</span><span style=color:#ff79c6>:</span><span style=color:#bd93f9>0</span>] s<span style=color:#ff79c6>=</span><span style=color:#bd93f9>0</span>;
</span></span><span style=display:flex><span>	<span style=color:#ff79c6>assign</span> result <span style=color:#ff79c6>=</span> 
</span></span><span style=display:flex><span>			    	(reset <span style=color:#ff79c6>==</span> <span style=color:#bd93f9>1</span>) <span style=color:#ff79c6>?</span> <span style=color:#bd93f9>0</span> <span style=color:#ff79c6>:</span> 
</span></span><span style=display:flex><span>					((ii[<span style=color:#bd93f9>0</span>]<span style=color:#ff79c6>+</span>ii[<span style=color:#bd93f9>1</span>]<span style=color:#ff79c6>+</span>ii[<span style=color:#bd93f9>2</span>]<span style=color:#ff79c6>+</span>ii[<span style=color:#bd93f9>3</span>]<span style=color:#ff79c6>+</span>ii[<span style=color:#bd93f9>4</span>]<span style=color:#ff79c6>+</span>ii[<span style=color:#bd93f9>5</span>]<span style=color:#ff79c6>+</span>ii[<span style=color:#bd93f9>6</span>]
</span></span><span style=display:flex><span>					<span style=color:#ff79c6>+</span>ii[<span style=color:#bd93f9>7</span>]<span style=color:#ff79c6>+</span>ii[<span style=color:#bd93f9>8</span>]<span style=color:#ff79c6>+</span>ii[<span style=color:#bd93f9>9</span>]<span style=color:#ff79c6>+</span>ii[<span style=color:#bd93f9>10</span>]<span style=color:#ff79c6>+</span>ii[<span style=color:#bd93f9>11</span>]<span style=color:#ff79c6>+</span>ii[<span style=color:#bd93f9>12</span>]<span style=color:#ff79c6>+</span>ii[<span style=color:#bd93f9>13</span>]
</span></span><span style=display:flex><span>					<span style=color:#ff79c6>+</span>ii[<span style=color:#bd93f9>14</span>]<span style=color:#ff79c6>+</span>ii[<span style=color:#bd93f9>15</span>]<span style=color:#ff79c6>+</span>ii[<span style=color:#bd93f9>16</span>]<span style=color:#ff79c6>+</span>ii[<span style=color:#bd93f9>17</span>]<span style=color:#ff79c6>+</span>ii[<span style=color:#bd93f9>18</span>]<span style=color:#ff79c6>+</span>ii[<span style=color:#bd93f9>19</span>]<span style=color:#ff79c6>+</span>ii[<span style=color:#bd93f9>20</span>]
</span></span><span style=display:flex><span>					<span style=color:#ff79c6>+</span>ii[<span style=color:#bd93f9>21</span>]<span style=color:#ff79c6>+</span>ii[<span style=color:#bd93f9>22</span>]<span style=color:#ff79c6>+</span>ii[<span style=color:#bd93f9>23</span>]<span style=color:#ff79c6>+</span>ii[<span style=color:#bd93f9>24</span>]<span style=color:#ff79c6>+</span>ii[<span style=color:#bd93f9>25</span>]<span style=color:#ff79c6>+</span>ii[<span style=color:#bd93f9>26</span>]<span style=color:#ff79c6>+</span>ii[<span style=color:#bd93f9>27</span>]
</span></span><span style=display:flex><span>					<span style=color:#ff79c6>+</span>ii[<span style=color:#bd93f9>28</span>]<span style=color:#ff79c6>+</span>ii[<span style=color:#bd93f9>29</span>]<span style=color:#ff79c6>+</span>ii[<span style=color:#bd93f9>30</span>]<span style=color:#ff79c6>+</span>ii[<span style=color:#bd93f9>31</span>])
</span></span><span style=display:flex><span>					<span style=color:#ff79c6>+</span>(jj[<span style=color:#bd93f9>0</span>]<span style=color:#ff79c6>+</span>jj[<span style=color:#bd93f9>1</span>]<span style=color:#ff79c6>+</span>jj[<span style=color:#bd93f9>2</span>]<span style=color:#ff79c6>+</span>jj[<span style=color:#bd93f9>3</span>]<span style=color:#ff79c6>+</span>jj[<span style=color:#bd93f9>4</span>]<span style=color:#ff79c6>+</span>jj[<span style=color:#bd93f9>5</span>]<span style=color:#ff79c6>+</span>jj[<span style=color:#bd93f9>6</span>]<span style=color:#ff79c6>+</span>jj[<span style=color:#bd93f9>7</span>])<span style=color:#ff79c6>*</span><span style=color:#bd93f9>4</span>
</span></span><span style=display:flex><span>					<span style=color:#ff79c6>+</span>kk<span style=color:#ff79c6>*</span><span style=color:#bd93f9>16</span>);
</span></span><span style=display:flex><span>	<span style=color:#ff79c6>always</span>@(<span style=color:#ff79c6>posedge</span> clk <span style=color:#ff79c6>or</span> <span style=color:#ff79c6>posedge</span> reset) <span style=color:#ff79c6>begin</span>
</span></span><span style=display:flex><span>		<span style=color:#ff79c6>if</span>(reset <span style=color:#ff79c6>==</span> <span style=color:#bd93f9>0</span>)
</span></span><span style=display:flex><span>		<span style=color:#ff79c6>begin</span>
</span></span><span style=display:flex><span>		 ii <span style=color:#ff79c6>&lt;=</span> ii <span style=color:#ff79c6>|</span> np;
</span></span><span style=display:flex><span>		 jj <span style=color:#ff79c6>&lt;=</span> jj <span style=color:#ff79c6>|</span> vip;
</span></span><span style=display:flex><span>		 kk <span style=color:#ff79c6>&lt;=</span> kk <span style=color:#ff79c6>|</span> vvip; 
</span></span><span style=display:flex><span>		<span style=color:#ff79c6>end</span>
</span></span><span style=display:flex><span>		<span style=color:#ff79c6>else</span>
</span></span><span style=display:flex><span>		<span style=color:#ff79c6>begin</span>
</span></span><span style=display:flex><span>		 ii <span style=color:#ff79c6>&lt;=</span> <span style=color:#bd93f9>0</span>;
</span></span><span style=display:flex><span>		 jj <span style=color:#ff79c6>&lt;=</span> <span style=color:#bd93f9>0</span>;
</span></span><span style=display:flex><span>		 kk <span style=color:#ff79c6>&lt;=</span> <span style=color:#bd93f9>0</span>; 
</span></span><span style=display:flex><span>		<span style=color:#ff79c6>end</span>
</span></span><span style=display:flex><span>	<span style=color:#ff79c6>end</span>
</span></span><span style=display:flex><span><span style=color:#ff79c6>endmodule</span>
</span></span></code></pre></td></tr></table></div></div><p>xmgg&rsquo;s code：一段式</p><div class=highlight><div style=color:#f8f8f2;background-color:#282a36;-moz-tab-size:4;-o-tab-size:4;tab-size:4;-webkit-text-size-adjust:none><table style=border-spacing:0;padding:0;margin:0;border:0><tr><td style=vertical-align:top;padding:0;margin:0;border:0><pre tabindex=0 style=color:#f8f8f2;background-color:#282a36;-moz-tab-size:4;-o-tab-size:4;tab-size:4;-webkit-text-size-adjust:none><code><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f"> 1
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f"> 2
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f"> 3
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f"> 4
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f"> 5
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f"> 6
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f"> 7
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f"> 8
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f"> 9
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f">10
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f">11
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f">12
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f">13
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f">14
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f">15
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f">16
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f">17
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f">18
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f">19
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f">20
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f">21
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f">22
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f">23
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f">24
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f">25
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f">26
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f">27
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f">28
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f">29
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f">30
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f">31
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f">32
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f">33
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f">34
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f">35
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f">36
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f">37
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f">38
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f">39
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f">40
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f">41
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f">42
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f">43
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f">44
</span></code></pre></td><td style=vertical-align:top;padding:0;margin:0;border:0;width:100%><pre tabindex=0 style=color:#f8f8f2;background-color:#282a36;-moz-tab-size:4;-o-tab-size:4;tab-size:4;-webkit-text-size-adjust:none><code class=language-verilog data-lang=verilog><span style=display:flex><span><span style=color:#ff79c6>module</span> VoterPlus(
</span></span><span style=display:flex><span>		<span style=color:#ff79c6>input</span> clk,
</span></span><span style=display:flex><span>		<span style=color:#ff79c6>input</span> reset,
</span></span><span style=display:flex><span>		<span style=color:#ff79c6>input</span> [<span style=color:#bd93f9>31</span><span style=color:#ff79c6>:</span><span style=color:#bd93f9>0</span>] np,
</span></span><span style=display:flex><span>		<span style=color:#ff79c6>input</span> [<span style=color:#bd93f9>7</span><span style=color:#ff79c6>:</span><span style=color:#bd93f9>0</span>] vip,
</span></span><span style=display:flex><span>		<span style=color:#ff79c6>input</span> vvip,
</span></span><span style=display:flex><span>		<span style=color:#ff79c6>output</span> [<span style=color:#bd93f9>7</span><span style=color:#ff79c6>:</span><span style=color:#bd93f9>0</span>] result
</span></span><span style=display:flex><span>    );
</span></span><span style=display:flex><span>    <span style=color:#8be9fd>reg</span> [<span style=color:#bd93f9>7</span><span style=color:#ff79c6>:</span><span style=color:#bd93f9>0</span>] sum;
</span></span><span style=display:flex><span>    <span style=color:#8be9fd>reg</span> [<span style=color:#bd93f9>31</span><span style=color:#ff79c6>:</span><span style=color:#bd93f9>0</span>] r_np;
</span></span><span style=display:flex><span>    <span style=color:#8be9fd>reg</span> [<span style=color:#bd93f9>7</span><span style=color:#ff79c6>:</span><span style=color:#bd93f9>0</span>] r_vip;
</span></span><span style=display:flex><span>    <span style=color:#8be9fd>reg</span> r_vvip;
</span></span><span style=display:flex><span>    <span style=color:#ff79c6>always</span>@(<span style=color:#ff79c6>posedge</span> clk <span style=color:#ff79c6>or</span> <span style=color:#ff79c6>posedge</span> reset)
</span></span><span style=display:flex><span>        <span style=color:#ff79c6>if</span>(reset)<span style=color:#ff79c6>begin</span>
</span></span><span style=display:flex><span>            sum <span style=color:#ff79c6>&lt;=</span> <span style=color:#bd93f9>8</span><span style=color:#bd93f9>&#39;b0</span>;
</span></span><span style=display:flex><span>            r_np <span style=color:#ff79c6>&lt;=</span> <span style=color:#bd93f9>32</span><span style=color:#bd93f9>&#39;b0</span>;
</span></span><span style=display:flex><span>            r_vip <span style=color:#ff79c6>&lt;=</span> <span style=color:#bd93f9>8</span><span style=color:#bd93f9>&#39;b0</span>;
</span></span><span style=display:flex><span>            r_vvip <span style=color:#ff79c6>&lt;=</span> <span style=color:#bd93f9>1</span><span style=color:#bd93f9>&#39;b0</span>;
</span></span><span style=display:flex><span>        <span style=color:#ff79c6>end</span>
</span></span><span style=display:flex><span>    <span style=color:#ff79c6>else</span>
</span></span><span style=display:flex><span>        <span style=color:#ff79c6>begin</span>
</span></span><span style=display:flex><span>            <span style=color:#ff79c6>for</span>(n<span style=color:#ff79c6>=</span><span style=color:#bd93f9>0</span>;n<span style=color:#ff79c6>&lt;</span><span style=color:#bd93f9>32</span>;i<span style=color:#ff79c6>=</span>i<span style=color:#ff79c6>+</span><span style=color:#bd93f9>1</span>)
</span></span><span style=display:flex><span>                <span style=color:#ff79c6>begin</span>
</span></span><span style=display:flex><span>                    <span style=color:#ff79c6>if</span>(np[n]<span style=color:#ff79c6>&amp;&amp;</span> <span style=color:#ff79c6>!</span>r_np[n])
</span></span><span style=display:flex><span>                        <span style=color:#ff79c6>begin</span>
</span></span><span style=display:flex><span>                            sum <span style=color:#ff79c6>=</span> sum <span style=color:#ff79c6>+</span> <span style=color:#bd93f9>8</span><span style=color:#bd93f9>&#39;d1</span>;
</span></span><span style=display:flex><span>                            r_np[n]<span style=color:#ff79c6>=</span><span style=color:#bd93f9>1</span><span style=color:#bd93f9>&#39;b1</span>;
</span></span><span style=display:flex><span>                        <span style=color:#ff79c6>end</span>
</span></span><span style=display:flex><span>                <span style=color:#ff79c6>end</span>
</span></span><span style=display:flex><span>            <span style=color:#ff79c6>for</span>(n<span style=color:#ff79c6>=</span><span style=color:#bd93f9>0</span>;n<span style=color:#ff79c6>&lt;</span><span style=color:#bd93f9>8</span>;n<span style=color:#ff79c6>=</span>n<span style=color:#ff79c6>+</span><span style=color:#bd93f9>1</span>)
</span></span><span style=display:flex><span>                <span style=color:#ff79c6>begin</span>
</span></span><span style=display:flex><span>                    <span style=color:#ff79c6>if</span>(vip[n]<span style=color:#bd93f9>1</span><span style=color:#ff79c6>&amp;&amp;!</span>r_vip[n])
</span></span><span style=display:flex><span>                        <span style=color:#ff79c6>begin</span>
</span></span><span style=display:flex><span>                            sum <span style=color:#ff79c6>=</span> sum <span style=color:#ff79c6>+</span> <span style=color:#bd93f9>8</span><span style=color:#bd93f9>&#39;d4</span>;
</span></span><span style=display:flex><span>                            r_vip[n]<span style=color:#ff79c6>=</span><span style=color:#bd93f9>1</span><span style=color:#bd93f9>&#39;b1</span>;
</span></span><span style=display:flex><span>                        <span style=color:#ff79c6>end</span>
</span></span><span style=display:flex><span>                <span style=color:#ff79c6>end</span>
</span></span><span style=display:flex><span>            <span style=color:#ff79c6>if</span>(vvip <span style=color:#ff79c6>&amp;&amp;</span> <span style=color:#ff79c6>!</span>r_vvip)
</span></span><span style=display:flex><span>                <span style=color:#ff79c6>begin</span>
</span></span><span style=display:flex><span>                    sum <span style=color:#ff79c6>=</span> sum <span style=color:#ff79c6>+</span> <span style=color:#bd93f9>8</span><span style=color:#bd93f9>&#39;d16</span>;
</span></span><span style=display:flex><span>                    r_vvip <span style=color:#ff79c6>=</span> <span style=color:#bd93f9>1</span><span style=color:#bd93f9>&#39;b1</span>;
</span></span><span style=display:flex><span>                <span style=color:#ff79c6>end</span>
</span></span><span style=display:flex><span>        <span style=color:#ff79c6>end</span>
</span></span><span style=display:flex><span>    <span style=color:#ff79c6>assign</span> result <span style=color:#ff79c6>=</span> sum;
</span></span></code></pre></td></tr></table></div></div></div><footer class=post-footer><ul class=post-tags><li><a href=https://coder0xe.github.io/tags/oct/>Oct</a></li></ul><nav class=paginav><a class=prev href=https://coder0xe.github.io/posts/p1%E4%B8%8A%E6%9C%BA%E6%97%A5%E5%BF%97/><span class=title>« Prev</span><br><span>P1上机日志</span>
</a><a class=next href=https://coder0xe.github.io/posts/verilog/><span class=title>Next »</span><br><span>verilog</span></a></nav><ul class=share-buttons><li><a target=_blank rel="noopener noreferrer" aria-label="share verilog编写电路中的时序逻辑与组合逻辑分离 on x" href="https://x.com/intent/tweet/?text=verilog%e7%bc%96%e5%86%99%e7%94%b5%e8%b7%af%e4%b8%ad%e7%9a%84%e6%97%b6%e5%ba%8f%e9%80%bb%e8%be%91%e4%b8%8e%e7%bb%84%e5%90%88%e9%80%bb%e8%be%91%e5%88%86%e7%a6%bb&amp;url=https%3a%2f%2fcoder0xe.github.io%2fposts%2fverilog%25E7%25BC%2596%25E5%2586%2599%25E7%2594%25B5%25E8%25B7%25AF%25E4%25B8%25AD%25E7%259A%2584%25E6%2597%25B6%25E5%25BA%258F%25E9%2580%25BB%25E8%25BE%2591%25E4%25B8%258E%25E7%25BB%2584%25E5%2590%2588%25E9%2580%25BB%25E8%25BE%2591%25E5%2588%2586%25E7%25A6%25BB%2f&amp;hashtags=Oct"><svg viewBox="0 0 512 512" height="30" width="30" fill="currentColor"><path d="M512 62.554V449.446C512 483.97 483.97 512 449.446 512H62.554C28.03 512 0 483.97.0 449.446V62.554C0 28.03 28.029.0 62.554.0H449.446C483.971.0 512 28.03 512 62.554zM269.951 190.75 182.567 75.216H56L207.216 272.95 63.9 436.783h61.366L235.9 310.383l96.667 126.4H456L298.367 228.367l134-153.151H371.033zM127.633 110h36.468l219.38 290.065H349.5z"/></svg></a></li><li><a target=_blank rel="noopener noreferrer" aria-label="share verilog编写电路中的时序逻辑与组合逻辑分离 on linkedin" href="https://www.linkedin.com/shareArticle?mini=true&amp;url=https%3a%2f%2fcoder0xe.github.io%2fposts%2fverilog%25E7%25BC%2596%25E5%2586%2599%25E7%2594%25B5%25E8%25B7%25AF%25E4%25B8%25AD%25E7%259A%2584%25E6%2597%25B6%25E5%25BA%258F%25E9%2580%25BB%25E8%25BE%2591%25E4%25B8%258E%25E7%25BB%2584%25E5%2590%2588%25E9%2580%25BB%25E8%25BE%2591%25E5%2588%2586%25E7%25A6%25BB%2f&amp;title=verilog%e7%bc%96%e5%86%99%e7%94%b5%e8%b7%af%e4%b8%ad%e7%9a%84%e6%97%b6%e5%ba%8f%e9%80%bb%e8%be%91%e4%b8%8e%e7%bb%84%e5%90%88%e9%80%bb%e8%be%91%e5%88%86%e7%a6%bb&amp;summary=verilog%e7%bc%96%e5%86%99%e7%94%b5%e8%b7%af%e4%b8%ad%e7%9a%84%e6%97%b6%e5%ba%8f%e9%80%bb%e8%be%91%e4%b8%8e%e7%bb%84%e5%90%88%e9%80%bb%e8%be%91%e5%88%86%e7%a6%bb&amp;source=https%3a%2f%2fcoder0xe.github.io%2fposts%2fverilog%25E7%25BC%2596%25E5%2586%2599%25E7%2594%25B5%25E8%25B7%25AF%25E4%25B8%25AD%25E7%259A%2584%25E6%2597%25B6%25E5%25BA%258F%25E9%2580%25BB%25E8%25BE%2591%25E4%25B8%258E%25E7%25BB%2584%25E5%2590%2588%25E9%2580%25BB%25E8%25BE%2591%25E5%2588%2586%25E7%25A6%25BB%2f"><svg viewBox="0 0 512 512" height="30" width="30" fill="currentColor"><path d="M449.446.0C483.971.0 512 28.03 512 62.554v386.892C512 483.97 483.97 512 449.446 512H62.554c-34.524.0-62.554-28.03-62.554-62.554V62.554c0-34.524 28.029-62.554 62.554-62.554h386.892zM160.461 423.278V197.561h-75.04v225.717h75.04zm270.539.0V293.839c0-69.333-37.018-101.586-86.381-101.586-39.804.0-57.634 21.891-67.617 37.266v-31.958h-75.021c.995 21.181.0 225.717.0 225.717h75.02V297.222c0-6.748.486-13.492 2.474-18.315 5.414-13.475 17.767-27.434 38.494-27.434 27.135.0 38.007 20.707 38.007 51.037v120.768H431zM123.448 88.722C97.774 88.722 81 105.601 81 127.724c0 21.658 16.264 39.002 41.455 39.002h.484c26.165.0 42.452-17.344 42.452-39.002-.485-22.092-16.241-38.954-41.943-39.002z"/></svg></a></li><li><a target=_blank rel="noopener noreferrer" aria-label="share verilog编写电路中的时序逻辑与组合逻辑分离 on reddit" href="https://reddit.com/submit?url=https%3a%2f%2fcoder0xe.github.io%2fposts%2fverilog%25E7%25BC%2596%25E5%2586%2599%25E7%2594%25B5%25E8%25B7%25AF%25E4%25B8%25AD%25E7%259A%2584%25E6%2597%25B6%25E5%25BA%258F%25E9%2580%25BB%25E8%25BE%2591%25E4%25B8%258E%25E7%25BB%2584%25E5%2590%2588%25E9%2580%25BB%25E8%25BE%2591%25E5%2588%2586%25E7%25A6%25BB%2f&title=verilog%e7%bc%96%e5%86%99%e7%94%b5%e8%b7%af%e4%b8%ad%e7%9a%84%e6%97%b6%e5%ba%8f%e9%80%bb%e8%be%91%e4%b8%8e%e7%bb%84%e5%90%88%e9%80%bb%e8%be%91%e5%88%86%e7%a6%bb"><svg viewBox="0 0 512 512" height="30" width="30" fill="currentColor"><path d="M449.446.0C483.971.0 512 28.03 512 62.554v386.892C512 483.97 483.97 512 449.446 512H62.554c-34.524.0-62.554-28.03-62.554-62.554V62.554c0-34.524 28.029-62.554 62.554-62.554h386.892zM446 265.638c0-22.964-18.616-41.58-41.58-41.58-11.211.0-21.361 4.457-28.841 11.666-28.424-20.508-67.586-33.757-111.204-35.278l18.941-89.121 61.884 13.157c.756 15.734 13.642 28.29 29.56 28.29 16.407.0 29.706-13.299 29.706-29.701.0-16.403-13.299-29.702-29.706-29.702-11.666.0-21.657 6.792-26.515 16.578l-69.105-14.69c-1.922-.418-3.939-.042-5.585 1.036-1.658 1.073-2.811 2.761-3.224 4.686l-21.152 99.438c-44.258 1.228-84.046 14.494-112.837 35.232-7.468-7.164-17.589-11.591-28.757-11.591-22.965.0-41.585 18.616-41.585 41.58.0 16.896 10.095 31.41 24.568 37.918-.639 4.135-.99 8.328-.99 12.576.0 63.977 74.469 115.836 166.33 115.836s166.334-51.859 166.334-115.836c0-4.218-.347-8.387-.977-12.493 14.564-6.47 24.735-21.034 24.735-38.001zM326.526 373.831c-20.27 20.241-59.115 21.816-70.534 21.816-11.428.0-50.277-1.575-70.522-21.82-3.007-3.008-3.007-7.882.0-10.889 3.003-2.999 7.882-3.003 10.885.0 12.777 12.781 40.11 17.317 59.637 17.317 19.522.0 46.86-4.536 59.657-17.321 3.016-2.999 7.886-2.995 10.885.008 3.008 3.011 3.003 7.882-.008 10.889zm-5.23-48.781c-16.373.0-29.701-13.324-29.701-29.698.0-16.381 13.328-29.714 29.701-29.714 16.378.0 29.706 13.333 29.706 29.714.0 16.374-13.328 29.698-29.706 29.698zM160.91 295.348c0-16.381 13.328-29.71 29.714-29.71 16.369.0 29.689 13.329 29.689 29.71.0 16.373-13.32 29.693-29.689 29.693-16.386.0-29.714-13.32-29.714-29.693z"/></svg></a></li><li><a target=_blank rel="noopener noreferrer" aria-label="share verilog编写电路中的时序逻辑与组合逻辑分离 on facebook" href="https://facebook.com/sharer/sharer.php?u=https%3a%2f%2fcoder0xe.github.io%2fposts%2fverilog%25E7%25BC%2596%25E5%2586%2599%25E7%2594%25B5%25E8%25B7%25AF%25E4%25B8%25AD%25E7%259A%2584%25E6%2597%25B6%25E5%25BA%258F%25E9%2580%25BB%25E8%25BE%2591%25E4%25B8%258E%25E7%25BB%2584%25E5%2590%2588%25E9%2580%25BB%25E8%25BE%2591%25E5%2588%2586%25E7%25A6%25BB%2f"><svg viewBox="0 0 512 512" height="30" width="30" fill="currentColor"><path d="M449.446.0C483.971.0 512 28.03 512 62.554v386.892C512 483.97 483.97 512 449.446 512H342.978V319.085h66.6l12.672-82.621h-79.272v-53.617c0-22.603 11.073-44.636 46.58-44.636H425.6v-70.34s-32.71-5.582-63.982-5.582c-65.288.0-107.96 39.569-107.96 111.204v62.971h-72.573v82.621h72.573V512h-191.104c-34.524.0-62.554-28.03-62.554-62.554V62.554c0-34.524 28.029-62.554 62.554-62.554h386.892z"/></svg></a></li><li><a target=_blank rel="noopener noreferrer" aria-label="share verilog编写电路中的时序逻辑与组合逻辑分离 on whatsapp" href="https://api.whatsapp.com/send?text=verilog%e7%bc%96%e5%86%99%e7%94%b5%e8%b7%af%e4%b8%ad%e7%9a%84%e6%97%b6%e5%ba%8f%e9%80%bb%e8%be%91%e4%b8%8e%e7%bb%84%e5%90%88%e9%80%bb%e8%be%91%e5%88%86%e7%a6%bb%20-%20https%3a%2f%2fcoder0xe.github.io%2fposts%2fverilog%25E7%25BC%2596%25E5%2586%2599%25E7%2594%25B5%25E8%25B7%25AF%25E4%25B8%25AD%25E7%259A%2584%25E6%2597%25B6%25E5%25BA%258F%25E9%2580%25BB%25E8%25BE%2591%25E4%25B8%258E%25E7%25BB%2584%25E5%2590%2588%25E9%2580%25BB%25E8%25BE%2591%25E5%2588%2586%25E7%25A6%25BB%2f"><svg viewBox="0 0 512 512" height="30" width="30" fill="currentColor"><path d="M449.446.0C483.971.0 512 28.03 512 62.554v386.892C512 483.97 483.97 512 449.446 512H62.554c-34.524.0-62.554-28.03-62.554-62.554V62.554c0-34.524 28.029-62.554 62.554-62.554h386.892zm-58.673 127.703c-33.842-33.881-78.847-52.548-126.798-52.568-98.799.0-179.21 80.405-179.249 179.234-.013 31.593 8.241 62.428 23.927 89.612l-25.429 92.884 95.021-24.925c26.181 14.28 55.659 21.807 85.658 21.816h.074c98.789.0 179.206-80.413 179.247-179.243.018-47.895-18.61-92.93-52.451-126.81zM263.976 403.485h-.06c-26.734-.01-52.954-7.193-75.828-20.767l-5.441-3.229-56.386 14.792 15.05-54.977-3.542-5.637c-14.913-23.72-22.791-51.136-22.779-79.287.033-82.142 66.867-148.971 149.046-148.971 39.793.014 77.199 15.531 105.329 43.692 28.128 28.16 43.609 65.592 43.594 105.4-.034 82.149-66.866 148.983-148.983 148.984zm81.721-111.581c-4.479-2.242-26.499-13.075-30.604-14.571-4.105-1.495-7.091-2.241-10.077 2.241-2.986 4.483-11.569 14.572-14.182 17.562-2.612 2.988-5.225 3.364-9.703 1.12-4.479-2.241-18.91-6.97-36.017-22.23C231.8 264.15 222.81 249.484 220.198 245s-.279-6.908 1.963-9.14c2.016-2.007 4.48-5.232 6.719-7.847 2.24-2.615 2.986-4.484 4.479-7.472 1.493-2.99.747-5.604-.374-7.846-1.119-2.241-10.077-24.288-13.809-33.256-3.635-8.733-7.327-7.55-10.077-7.688-2.609-.13-5.598-.158-8.583-.158-2.986.0-7.839 1.121-11.944 5.604-4.105 4.484-15.675 15.32-15.675 37.364.0 22.046 16.048 43.342 18.287 46.332 2.24 2.99 31.582 48.227 76.511 67.627 10.685 4.615 19.028 7.371 25.533 9.434 10.728 3.41 20.492 2.929 28.209 1.775 8.605-1.285 26.499-10.833 30.231-21.295 3.732-10.464 3.732-19.431 2.612-21.298-1.119-1.869-4.105-2.99-8.583-5.232z"/></svg></a></li><li><a target=_blank rel="noopener noreferrer" aria-label="share verilog编写电路中的时序逻辑与组合逻辑分离 on telegram" href="https://telegram.me/share/url?text=verilog%e7%bc%96%e5%86%99%e7%94%b5%e8%b7%af%e4%b8%ad%e7%9a%84%e6%97%b6%e5%ba%8f%e9%80%bb%e8%be%91%e4%b8%8e%e7%bb%84%e5%90%88%e9%80%bb%e8%be%91%e5%88%86%e7%a6%bb&amp;url=https%3a%2f%2fcoder0xe.github.io%2fposts%2fverilog%25E7%25BC%2596%25E5%2586%2599%25E7%2594%25B5%25E8%25B7%25AF%25E4%25B8%25AD%25E7%259A%2584%25E6%2597%25B6%25E5%25BA%258F%25E9%2580%25BB%25E8%25BE%2591%25E4%25B8%258E%25E7%25BB%2584%25E5%2590%2588%25E9%2580%25BB%25E8%25BE%2591%25E5%2588%2586%25E7%25A6%25BB%2f"><svg viewBox="2 2 28 28" height="30" width="30" fill="currentColor"><path d="M26.49 29.86H5.5a3.37 3.37.0 01-2.47-1 3.35 3.35.0 01-1-2.47V5.48A3.36 3.36.0 013 3 3.37 3.37.0 015.5 2h21A3.38 3.38.0 0129 3a3.36 3.36.0 011 2.46V26.37a3.35 3.35.0 01-1 2.47 3.38 3.38.0 01-2.51 1.02zm-5.38-6.71a.79.79.0 00.85-.66L24.73 9.24a.55.55.0 00-.18-.46.62.62.0 00-.41-.17q-.08.0-16.53 6.11a.59.59.0 00-.41.59.57.57.0 00.43.52l4 1.24 1.61 4.83a.62.62.0 00.63.43.56.56.0 00.4-.17L16.54 20l4.09 3A.9.9.0 0021.11 23.15zM13.8 20.71l-1.21-4q8.72-5.55 8.78-5.55c.15.0.23.0.23.16a.18.18.0 010 .06s-2.51 2.3-7.52 6.8z"/></svg></a></li><li><a target=_blank rel="noopener noreferrer" aria-label="share verilog编写电路中的时序逻辑与组合逻辑分离 on ycombinator" href="https://news.ycombinator.com/submitlink?t=verilog%e7%bc%96%e5%86%99%e7%94%b5%e8%b7%af%e4%b8%ad%e7%9a%84%e6%97%b6%e5%ba%8f%e9%80%bb%e8%be%91%e4%b8%8e%e7%bb%84%e5%90%88%e9%80%bb%e8%be%91%e5%88%86%e7%a6%bb&u=https%3a%2f%2fcoder0xe.github.io%2fposts%2fverilog%25E7%25BC%2596%25E5%2586%2599%25E7%2594%25B5%25E8%25B7%25AF%25E4%25B8%25AD%25E7%259A%2584%25E6%2597%25B6%25E5%25BA%258F%25E9%2580%25BB%25E8%25BE%2591%25E4%25B8%258E%25E7%25BB%2584%25E5%2590%2588%25E9%2580%25BB%25E8%25BE%2591%25E5%2588%2586%25E7%25A6%25BB%2f"><svg width="30" height="30" viewBox="0 0 512 512" fill="currentColor"><path d="M449.446.0C483.971.0 512 28.03 512 62.554V449.446C512 483.97 483.97 512 449.446 512H62.554C28.03 512 0 483.97.0 449.446V62.554C0 28.03 28.029.0 62.554.0H449.446zM183.8767 87.9921h-62.034L230.6673 292.4508V424.0079h50.6655V292.4508L390.1575 87.9921H328.1233L256 238.2489z"/></svg></a></li></ul></footer></article></main><footer class=footer><span>&copy; 2026 <a href=https://coder0xe.github.io/>coder0xe's blog</a></span> ·
<span>Powered by
<a href=https://gohugo.io/ rel="noopener noreferrer" target=_blank>Hugo</a> &
<a href=https://github.com/adityatelange/hugo-PaperMod/ rel=noopener target=_blank>PaperMod</a></span></footer><a href=#top aria-label="go to top" title="Go to Top (Alt + G)" class=top-link id=top-link accesskey=g><svg viewBox="0 0 12 6" fill="currentColor"><path d="M12 6H0l6-6z"/></svg>
</a><script>let menu=document.getElementById("menu");if(menu){const e=localStorage.getItem("menu-scroll-position");e&&(menu.scrollLeft=parseInt(e,10)),menu.onscroll=function(){localStorage.setItem("menu-scroll-position",menu.scrollLeft)}}document.querySelectorAll('a[href^="#"]').forEach(e=>{e.addEventListener("click",function(e){e.preventDefault();var t=this.getAttribute("href").substr(1);window.matchMedia("(prefers-reduced-motion: reduce)").matches?document.querySelector(`[id='${decodeURIComponent(t)}']`).scrollIntoView():document.querySelector(`[id='${decodeURIComponent(t)}']`).scrollIntoView({behavior:"smooth"}),t==="top"?history.replaceState(null,null," "):history.pushState(null,null,`#${t}`)})})</script><script>var mybutton=document.getElementById("top-link");window.onscroll=function(){document.body.scrollTop>800||document.documentElement.scrollTop>800?(mybutton.style.visibility="visible",mybutton.style.opacity="1"):(mybutton.style.visibility="hidden",mybutton.style.opacity="0")}</script><script>document.getElementById("theme-toggle").addEventListener("click",()=>{const e=document.querySelector("html");e.dataset.theme==="dark"?(e.dataset.theme="light",localStorage.setItem("pref-theme","light")):(e.dataset.theme="dark",localStorage.setItem("pref-theme","dark"))})</script><script>document.querySelectorAll("pre > code").forEach(e=>{const n=e.parentNode.parentNode,t=document.createElement("button");t.classList.add("copy-code"),t.innerHTML="copy";function s(){t.innerHTML="copied!",setTimeout(()=>{t.innerHTML="copy"},2e3)}t.addEventListener("click",t=>{if("clipboard"in navigator){navigator.clipboard.writeText(e.textContent),s();return}const n=document.createRange();n.selectNodeContents(e);const o=window.getSelection();o.removeAllRanges(),o.addRange(n);try{document.execCommand("copy"),s()}catch{}o.removeRange(n)}),n.classList.contains("highlight")?n.appendChild(t):n.parentNode.firstChild==n||(e.parentNode.parentNode.parentNode.parentNode.parentNode.nodeName=="TABLE"?e.parentNode.parentNode.parentNode.parentNode.parentNode.appendChild(t):e.parentNode.appendChild(t))})</script></body></html>