// Seed: 721174223
module module_0;
  initial $display(-1);
  wire id_1, id_2;
endmodule
module module_1 (
    input wand id_0,
    input supply1 id_1,
    input supply0 id_2,
    output wor id_3,
    input wire id_4,
    input wand id_5,
    input tri id_6,
    output supply1 id_7
);
  assign id_7 = id_1;
  assign id_3 = -1;
  assign id_7 = -1;
  module_0 modCall_1 ();
endmodule
module module_2 (
    output tri0 id_0,
    input supply0 id_1,
    input supply0 id_2,
    id_5,
    input supply0 id_3
);
  logic [7:0] id_6, id_7;
  bit id_8;
  localparam id_9 = id_6[-1];
  wire  id_10;
  uwire id_11 = -1'b0 - -1'b0;
  id_12(
      1, -1
  );
  wire id_13;
  always id_8 <= id_1 == id_3;
  module_0 modCall_1 ();
  wire id_14;
endmodule
