# ML on RISC-V dashboard template
------------------------

WARNING: this file is just a template, and its contents are inaccurate. If you have corrections make a merge request.

## 1. Specific ISA instructions

### 1.1 Support for BFloat16

|=======================
| FP32 to BFloat16 conversion       | RISC-V | x86    | ARM  | RDNA2 | PTX
| Rounding as in TVM (no rounding)  | Yes    | Yes    | Yes  | Yes   | Yes
| Rounding as in Pytorch/Glow       | No     | No     | No   | No    | No
| Rounding as in TensorFlow Lite    | No     | Yes    | No   | No    | No
| Widening dot product              | No     | Yes    | No   | No    | No
|=======================

### 1.2 Support for 8-bits

|=======================
| Instructions                      | RISC-V | x86    | ARM  | RDNA2 | PTX
| Saturating arithmetic             | No     | Yes    | Yes  | Yes   | Yes
| Widening dot product              | No     | Yes    | No   | Yes   | Yes
|=======================

### 1.3 Support for 16-bits

|=======================
| Instructions                      | RISC-V | x86    | ARM  | RDNA2 | PTX
| Saturating arithmetic             | No     | Yes    | Yes  | Yes   | Yes
| Widening dot product              | No     | Yes    | No   | Yes   | Yes
|=======================

### 1.4 Support for matrix multiply

|=======================
| Instructions                      | RISC-V | x86    | ARM  | RDNA2 | PTX
| Small matrices                    | No     | Yes    | Yes  | No    | Yes
| Matrix load and store             | No     | Yes    | No   | No    | Yes
| Sparse matrix product             | No     | No     | No   | No    | Yes
|=======================

### 1.5 Support for convolution and pooling

|=======================
| Instructions                      | RISC-V | x86    | ARM  | RDNA2 | PTX
| Convolution 2D                    | No     | No     | No   | No    | No
| Pooling                           | No     | No     | No   | No    | No
|=======================

## 2. Software frameworks and libraries

|=======================
| Components                        | RISC-V | x86    | ARM  | RDNA2 | PTX
| TVM                               | No     | Yes    | No   | No    | Yes
| TensorFlow / TensorFlow Lite      | No     | No     | No   | No    | No
| IREE                              | Yes    | No     | No   | No    | No
| Pytorch / Glow                    | No     | No     | No   | Yes   | Yes
| BLAS                              | Yes    | Yes    | Yes  | Yes   | Yes
|=======================

## 3. Industry standard benchmark results:

TODO: ResNet50 retired instruction count on QEMU: only with vector instructions vs. including all the
proposals.

Optional: ResNet50 results for "comparable devices".

