// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module streamingDataCommuto_1 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        p_sampleOut_V_superSample_din,
        p_sampleOut_V_superSample_full_n,
        p_sampleOut_V_superSample_write,
        p_sampleIn_V_superSample_dout,
        p_sampleIn_V_superSample_empty_n,
        p_sampleIn_V_superSample_read
);

parameter    ap_ST_fsm_state1 = 2'd1;
parameter    ap_ST_fsm_pp0_stage0 = 2'd2;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
output  [511:0] p_sampleOut_V_superSample_din;
input   p_sampleOut_V_superSample_full_n;
output   p_sampleOut_V_superSample_write;
input  [511:0] p_sampleIn_V_superSample_dout;
input   p_sampleIn_V_superSample_empty_n;
output   p_sampleIn_V_superSample_read;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg p_sampleOut_V_superSample_write;
reg p_sampleIn_V_superSample_read;

reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [1:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire   [0:0] icmp_ln436_fu_1562_p2;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
wire    ap_block_state2_pp0_stage0_iter0;
wire    ap_block_state3_pp0_stage0_iter1;
wire    ap_block_state4_pp0_stage0_iter2;
wire    ap_block_state5_pp0_stage0_iter3;
wire    ap_block_state6_pp0_stage0_iter4;
wire    ap_block_state7_pp0_stage0_iter5;
wire    ap_block_state8_pp0_stage0_iter6;
wire    ap_block_state9_pp0_stage0_iter7;
wire    ap_block_state10_pp0_stage0_iter8;
wire    ap_block_state11_pp0_stage0_iter9;
wire    ap_block_state12_pp0_stage0_iter10;
reg   [0:0] delay_line_stall_1_l_reg_2663;
reg   [0:0] delay_line_stall_1_l_reg_2663_pp0_iter10_reg;
reg   [0:0] and_ln498_28_reg_3067;
reg   [0:0] empty_n_reg_2490;
reg   [0:0] empty_n_reg_2490_pp0_iter10_reg;
reg    ap_predicate_op289_write_state13;
reg    ap_block_state13_pp0_stage0_iter11;
reg    ap_enable_reg_pp0_iter11;
reg    ap_block_pp0_stage0_11001;
reg   [3:0] control_count_V_4;
reg   [3:0] control_bits_V_4;
reg   [7:0] sample_in_read_count_4;
reg   [0:0] delay_line_stall_1;
reg    delayline_Array_samp_295_ce0;
reg    delayline_Array_samp_295_we0;
wire   [15:0] delayline_Array_samp_295_q0;
reg    delayline_Array_samp_83_ce0;
reg    delayline_Array_samp_83_we0;
wire   [15:0] delayline_Array_samp_83_q0;
reg    delayline_Array_vali_97_ce0;
reg    delayline_Array_vali_97_we0;
wire   [0:0] delayline_Array_vali_97_q0;
reg    control_delayline_Ar_77_ce0;
reg    control_delayline_Ar_77_we0;
wire   [31:0] control_delayline_Ar_77_q0;
reg    p_sampleOut_V_superSample_blk_n;
wire    ap_block_pp0_stage0;
reg   [8:0] t_047_reg_454;
wire   [0:0] empty_n_fu_1206_p1;
reg   [0:0] empty_n_reg_2490_pp0_iter1_reg;
reg   [0:0] empty_n_reg_2490_pp0_iter2_reg;
reg   [0:0] empty_n_reg_2490_pp0_iter3_reg;
reg   [0:0] empty_n_reg_2490_pp0_iter4_reg;
reg   [0:0] empty_n_reg_2490_pp0_iter5_reg;
reg   [0:0] empty_n_reg_2490_pp0_iter6_reg;
reg   [0:0] empty_n_reg_2490_pp0_iter7_reg;
reg   [0:0] empty_n_reg_2490_pp0_iter8_reg;
reg   [0:0] empty_n_reg_2490_pp0_iter9_reg;
wire   [15:0] trunc_ln203_fu_1214_p1;
reg   [15:0] trunc_ln203_reg_2494;
reg   [15:0] tmp_s_reg_2499;
reg   [15:0] tmp_75_reg_2504;
reg   [15:0] tmp_76_reg_2509;
reg   [15:0] tmp_77_reg_2514;
reg   [15:0] tmp_78_reg_2519;
reg   [15:0] tmp_79_reg_2524;
reg   [15:0] tmp_80_reg_2529;
reg   [15:0] tmp_81_reg_2534;
reg   [15:0] tmp_82_reg_2539;
reg   [15:0] tmp_83_reg_2544;
reg   [15:0] tmp_84_reg_2549;
reg   [15:0] tmp_85_reg_2554;
reg   [15:0] tmp_86_reg_2559;
reg   [15:0] tmp_87_reg_2564;
reg   [15:0] tmp_88_reg_2569;
reg   [15:0] tmp_89_reg_2574;
reg   [15:0] tmp_90_reg_2579;
reg   [15:0] tmp_91_reg_2584;
reg   [15:0] tmp_92_reg_2589;
reg   [15:0] tmp_93_reg_2594;
reg   [15:0] tmp_94_reg_2599;
reg   [15:0] tmp_95_reg_2604;
reg   [15:0] tmp_96_reg_2609;
reg   [15:0] tmp_97_reg_2614;
reg   [15:0] tmp_98_reg_2619;
reg   [15:0] tmp_99_reg_2624;
reg   [15:0] tmp_100_reg_2629;
reg   [15:0] tmp_101_reg_2634;
reg   [15:0] tmp_102_reg_2639;
reg   [15:0] tmp_103_reg_2644;
reg   [15:0] tmp_104_reg_2649;
wire   [8:0] t_fu_1528_p2;
reg   [8:0] t_reg_2654;
reg   [0:0] icmp_ln436_reg_2659;
reg   [0:0] icmp_ln436_reg_2659_pp0_iter1_reg;
reg   [0:0] icmp_ln436_reg_2659_pp0_iter2_reg;
reg   [0:0] icmp_ln436_reg_2659_pp0_iter3_reg;
reg   [0:0] icmp_ln436_reg_2659_pp0_iter4_reg;
reg   [0:0] icmp_ln436_reg_2659_pp0_iter5_reg;
reg   [0:0] icmp_ln436_reg_2659_pp0_iter6_reg;
reg   [0:0] icmp_ln436_reg_2659_pp0_iter7_reg;
reg   [0:0] icmp_ln436_reg_2659_pp0_iter8_reg;
reg   [0:0] icmp_ln436_reg_2659_pp0_iter9_reg;
reg   [0:0] icmp_ln436_reg_2659_pp0_iter10_reg;
reg   [0:0] delay_line_stall_1_l_reg_2663_pp0_iter2_reg;
reg   [0:0] delay_line_stall_1_l_reg_2663_pp0_iter3_reg;
reg   [0:0] delay_line_stall_1_l_reg_2663_pp0_iter4_reg;
reg   [0:0] delay_line_stall_1_l_reg_2663_pp0_iter5_reg;
reg   [0:0] delay_line_stall_1_l_reg_2663_pp0_iter6_reg;
reg   [0:0] delay_line_stall_1_l_reg_2663_pp0_iter7_reg;
reg   [0:0] delay_line_stall_1_l_reg_2663_pp0_iter8_reg;
reg   [0:0] delay_line_stall_1_l_reg_2663_pp0_iter9_reg;
wire   [15:0] temp_tagged_output_t_fu_1870_p18;
reg   [15:0] temp_tagged_output_t_reg_2667;
reg   [15:0] temp_tagged_output_t_reg_2667_pp0_iter3_reg;
reg   [15:0] temp_tagged_output_t_reg_2667_pp0_iter4_reg;
reg   [15:0] temp_tagged_output_t_reg_2667_pp0_iter5_reg;
reg   [15:0] temp_tagged_output_t_reg_2667_pp0_iter6_reg;
reg   [15:0] temp_tagged_output_t_reg_2667_pp0_iter7_reg;
reg   [15:0] temp_tagged_output_t_reg_2667_pp0_iter8_reg;
reg   [15:0] temp_tagged_output_t_reg_2667_pp0_iter9_reg;
wire   [15:0] temp_tagged_output_t_95_fu_1908_p18;
reg   [15:0] temp_tagged_output_t_95_reg_2672;
reg   [15:0] temp_tagged_output_t_95_reg_2672_pp0_iter3_reg;
reg   [15:0] temp_tagged_output_t_95_reg_2672_pp0_iter4_reg;
reg   [15:0] temp_tagged_output_t_95_reg_2672_pp0_iter5_reg;
reg   [15:0] temp_tagged_output_t_95_reg_2672_pp0_iter6_reg;
reg   [15:0] temp_tagged_output_t_95_reg_2672_pp0_iter7_reg;
reg   [15:0] temp_tagged_output_t_95_reg_2672_pp0_iter8_reg;
reg   [15:0] temp_tagged_output_t_95_reg_2672_pp0_iter9_reg;
wire   [0:0] temp_tagged_output_t_96_fu_1946_p18;
reg   [0:0] temp_tagged_output_t_96_reg_2677;
reg   [0:0] temp_tagged_output_t_96_reg_2677_pp0_iter3_reg;
reg   [0:0] temp_tagged_output_t_96_reg_2677_pp0_iter4_reg;
reg   [0:0] temp_tagged_output_t_96_reg_2677_pp0_iter5_reg;
reg   [0:0] temp_tagged_output_t_96_reg_2677_pp0_iter6_reg;
reg   [0:0] temp_tagged_output_t_96_reg_2677_pp0_iter7_reg;
reg   [0:0] temp_tagged_output_t_96_reg_2677_pp0_iter8_reg;
reg   [0:0] temp_tagged_output_t_96_reg_2677_pp0_iter9_reg;
reg   [15:0] temp_tagged_output_t_97_reg_2682;
reg   [15:0] temp_tagged_output_t_98_reg_2687;
reg   [0:0] temp_tagged_output_t_99_reg_2692;
reg   [15:0] temp_tagged_output_t_100_reg_2697;
reg   [15:0] temp_tagged_output_t_101_reg_2702;
reg   [0:0] temp_tagged_output_t_102_reg_2707;
reg   [15:0] temp_tagged_output_t_103_reg_2712;
reg   [15:0] temp_tagged_output_t_104_reg_2717;
reg   [0:0] temp_tagged_output_t_105_reg_2722;
reg   [15:0] temp_tagged_output_t_106_reg_2727;
reg   [15:0] temp_tagged_output_t_107_reg_2732;
reg   [0:0] temp_tagged_output_t_108_reg_2737;
reg   [15:0] temp_tagged_output_t_109_reg_2742;
reg   [15:0] temp_tagged_output_t_110_reg_2747;
reg   [0:0] temp_tagged_output_t_111_reg_2752;
reg   [15:0] temp_tagged_output_t_112_reg_2757;
reg   [15:0] temp_tagged_output_t_113_reg_2762;
reg   [0:0] temp_tagged_output_t_114_reg_2767;
reg   [15:0] temp_tagged_output_t_115_reg_2772;
reg   [15:0] temp_tagged_output_t_116_reg_2777;
reg   [0:0] temp_tagged_output_t_117_reg_2782;
reg   [15:0] temp_tagged_output_t_118_reg_2787;
reg   [15:0] temp_tagged_output_t_119_reg_2792;
reg   [0:0] temp_tagged_output_t_120_reg_2797;
reg   [15:0] temp_tagged_output_t_121_reg_2802;
reg   [15:0] temp_tagged_output_t_122_reg_2807;
reg   [0:0] temp_tagged_output_t_123_reg_2812;
reg   [15:0] temp_tagged_output_t_124_reg_2817;
reg   [15:0] temp_tagged_output_t_125_reg_2822;
reg   [0:0] temp_tagged_output_t_126_reg_2827;
reg   [15:0] temp_tagged_output_t_127_reg_2832;
reg   [15:0] temp_tagged_output_t_128_reg_2837;
reg   [0:0] temp_tagged_output_t_129_reg_2842;
reg   [15:0] temp_tagged_output_t_130_reg_2847;
reg   [15:0] temp_tagged_output_t_131_reg_2852;
reg   [0:0] temp_tagged_output_t_132_reg_2857;
reg   [15:0] temp_tagged_output_t_133_reg_2862;
reg   [15:0] temp_tagged_output_t_134_reg_2867;
reg   [0:0] temp_tagged_output_t_135_reg_2872;
reg   [15:0] temp_tagged_output_t_136_reg_2877;
reg   [15:0] temp_tagged_output_t_137_reg_2882;
reg   [0:0] temp_tagged_output_t_138_reg_2887;
reg   [15:0] temp_tagged_output_t_139_reg_2892;
reg   [15:0] temp_tagged_output_t_140_reg_2897;
reg   [0:0] temp_tagged_output_t_141_reg_2902;
reg   [15:0] commuted_output_samp_reg_2907;
reg   [15:0] commuted_output_samp_91_reg_2912;
reg   [15:0] commuted_output_samp_61_reg_2917;
reg   [15:0] commuted_output_samp_62_reg_2922;
reg   [15:0] commuted_output_samp_63_reg_2927;
reg   [15:0] commuted_output_samp_64_reg_2932;
reg   [15:0] commuted_output_samp_65_reg_2937;
reg   [15:0] commuted_output_samp_66_reg_2942;
reg   [15:0] commuted_output_samp_67_reg_2947;
reg   [15:0] commuted_output_samp_68_reg_2952;
reg   [15:0] commuted_output_samp_69_reg_2957;
reg   [15:0] commuted_output_samp_70_reg_2962;
reg   [15:0] commuted_output_samp_71_reg_2967;
reg   [15:0] commuted_output_samp_72_reg_2972;
reg   [15:0] commuted_output_samp_73_reg_2977;
reg   [15:0] commuted_output_samp_74_reg_2982;
reg   [15:0] commuted_output_samp_75_reg_2987;
reg   [15:0] commuted_output_samp_76_reg_2992;
reg   [15:0] commuted_output_samp_77_reg_2997;
reg   [15:0] commuted_output_samp_78_reg_3002;
reg   [15:0] commuted_output_samp_79_reg_3007;
reg   [15:0] commuted_output_samp_80_reg_3012;
reg   [15:0] commuted_output_samp_81_reg_3017;
reg   [15:0] commuted_output_samp_82_reg_3022;
reg   [15:0] commuted_output_samp_83_reg_3027;
reg   [15:0] commuted_output_samp_84_reg_3032;
reg   [15:0] commuted_output_samp_85_reg_3037;
reg   [15:0] commuted_output_samp_86_reg_3042;
reg   [15:0] commuted_output_samp_87_reg_3047;
reg   [15:0] commuted_output_samp_88_reg_3052;
reg   [15:0] commuted_output_samp_89_reg_3057;
reg   [15:0] commuted_output_samp_90_reg_3062;
wire   [0:0] and_ln498_28_fu_2445_p2;
reg    ap_enable_reg_pp0_iter1;
reg    ap_block_state1;
reg    ap_block_pp0_stage0_subdone;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_enable_reg_pp0_iter7;
reg    ap_enable_reg_pp0_iter8;
reg    ap_enable_reg_pp0_iter9;
reg    ap_enable_reg_pp0_iter10;
wire    grp_genChain_2_fu_833_ap_start;
wire    grp_genChain_2_fu_833_ap_done;
wire    grp_genChain_2_fu_833_ap_idle;
wire    grp_genChain_2_fu_833_ap_ready;
reg    grp_genChain_2_fu_833_ap_ce;
wire   [3:0] grp_genChain_2_fu_833_control_bits_V_55;
wire    grp_genChain_2_fu_833_p_in_0_valid_read;
wire    grp_genChain_2_fu_833_p_in_1_valid_read;
wire    grp_genChain_2_fu_833_p_in_2_valid_read;
wire    grp_genChain_2_fu_833_p_in_3_valid_read;
wire    grp_genChain_2_fu_833_p_in_4_valid_read;
wire    grp_genChain_2_fu_833_p_in_5_valid_read;
wire    grp_genChain_2_fu_833_p_in_6_valid_read;
wire    grp_genChain_2_fu_833_p_in_7_valid_read;
wire    grp_genChain_2_fu_833_p_in_8_valid_read;
wire    grp_genChain_2_fu_833_p_in_9_valid_read;
wire    grp_genChain_2_fu_833_p_in_10_valid_read;
wire    grp_genChain_2_fu_833_p_in_11_valid_read;
wire    grp_genChain_2_fu_833_p_in_12_valid_read;
wire    grp_genChain_2_fu_833_p_in_13_valid_read;
wire    grp_genChain_2_fu_833_p_in_14_valid_read;
wire    grp_genChain_2_fu_833_p_in_15_valid_read;
wire   [15:0] grp_genChain_2_fu_833_ap_return_0;
wire   [15:0] grp_genChain_2_fu_833_ap_return_1;
wire   [0:0] grp_genChain_2_fu_833_ap_return_2;
wire   [15:0] grp_genChain_2_fu_833_ap_return_3;
wire   [15:0] grp_genChain_2_fu_833_ap_return_4;
wire   [0:0] grp_genChain_2_fu_833_ap_return_5;
wire   [15:0] grp_genChain_2_fu_833_ap_return_6;
wire   [15:0] grp_genChain_2_fu_833_ap_return_7;
wire   [0:0] grp_genChain_2_fu_833_ap_return_8;
wire   [15:0] grp_genChain_2_fu_833_ap_return_9;
wire   [15:0] grp_genChain_2_fu_833_ap_return_10;
wire   [0:0] grp_genChain_2_fu_833_ap_return_11;
wire   [15:0] grp_genChain_2_fu_833_ap_return_12;
wire   [15:0] grp_genChain_2_fu_833_ap_return_13;
wire   [0:0] grp_genChain_2_fu_833_ap_return_14;
wire   [15:0] grp_genChain_2_fu_833_ap_return_15;
wire   [15:0] grp_genChain_2_fu_833_ap_return_16;
wire   [0:0] grp_genChain_2_fu_833_ap_return_17;
wire   [15:0] grp_genChain_2_fu_833_ap_return_18;
wire   [15:0] grp_genChain_2_fu_833_ap_return_19;
wire   [0:0] grp_genChain_2_fu_833_ap_return_20;
wire   [15:0] grp_genChain_2_fu_833_ap_return_21;
wire   [15:0] grp_genChain_2_fu_833_ap_return_22;
wire   [0:0] grp_genChain_2_fu_833_ap_return_23;
wire   [15:0] grp_genChain_2_fu_833_ap_return_24;
wire   [15:0] grp_genChain_2_fu_833_ap_return_25;
wire   [0:0] grp_genChain_2_fu_833_ap_return_26;
wire   [15:0] grp_genChain_2_fu_833_ap_return_27;
wire   [15:0] grp_genChain_2_fu_833_ap_return_28;
wire   [0:0] grp_genChain_2_fu_833_ap_return_29;
wire   [15:0] grp_genChain_2_fu_833_ap_return_30;
wire   [15:0] grp_genChain_2_fu_833_ap_return_31;
wire   [0:0] grp_genChain_2_fu_833_ap_return_32;
wire   [15:0] grp_genChain_2_fu_833_ap_return_33;
wire   [15:0] grp_genChain_2_fu_833_ap_return_34;
wire   [0:0] grp_genChain_2_fu_833_ap_return_35;
wire   [15:0] grp_genChain_2_fu_833_ap_return_36;
wire   [15:0] grp_genChain_2_fu_833_ap_return_37;
wire   [0:0] grp_genChain_2_fu_833_ap_return_38;
wire   [15:0] grp_genChain_2_fu_833_ap_return_39;
wire   [15:0] grp_genChain_2_fu_833_ap_return_40;
wire   [0:0] grp_genChain_2_fu_833_ap_return_41;
wire   [15:0] grp_genChain_2_fu_833_ap_return_42;
wire   [15:0] grp_genChain_2_fu_833_ap_return_43;
wire   [0:0] grp_genChain_2_fu_833_ap_return_44;
reg    ap_predicate_op170_call_state4;
wire    ap_block_state2_pp0_stage0_iter0_ignore_call56;
wire    ap_block_state3_pp0_stage0_iter1_ignore_call56;
wire    ap_block_state4_pp0_stage0_iter2_ignore_call56;
wire    ap_block_state5_pp0_stage0_iter3_ignore_call56;
wire    ap_block_state6_pp0_stage0_iter4_ignore_call56;
wire    ap_block_state7_pp0_stage0_iter5_ignore_call56;
wire    ap_block_state8_pp0_stage0_iter6_ignore_call56;
wire    ap_block_state9_pp0_stage0_iter7_ignore_call56;
wire    ap_block_state10_pp0_stage0_iter8_ignore_call56;
wire    ap_block_state11_pp0_stage0_iter9_ignore_call56;
wire    ap_block_state12_pp0_stage0_iter10_ignore_call56;
reg    ap_block_state13_pp0_stage0_iter11_ignore_call56;
reg    ap_block_pp0_stage0_11001_ignoreCallOp170;
wire    call_ret_process_3_fu_914_ap_start;
wire    call_ret_process_3_fu_914_ap_done;
wire    call_ret_process_3_fu_914_ap_idle;
wire    call_ret_process_3_fu_914_ap_ready;
wire    call_ret_process_3_fu_914_p_in_0_valid_read;
wire    call_ret_process_3_fu_914_p_in_1_valid_read;
wire    call_ret_process_3_fu_914_p_in_2_valid_read;
wire    call_ret_process_3_fu_914_p_in_3_valid_read;
wire    call_ret_process_3_fu_914_p_in_4_valid_read;
wire    call_ret_process_3_fu_914_p_in_5_valid_read;
wire    call_ret_process_3_fu_914_p_in_6_valid_read;
wire    call_ret_process_3_fu_914_p_in_7_valid_read;
wire    call_ret_process_3_fu_914_p_in_8_valid_read;
wire    call_ret_process_3_fu_914_p_in_9_valid_read;
wire    call_ret_process_3_fu_914_p_in_10_valid_read;
wire    call_ret_process_3_fu_914_p_in_11_valid_read;
wire    call_ret_process_3_fu_914_p_in_12_valid_read;
wire    call_ret_process_3_fu_914_p_in_13_valid_read;
wire    call_ret_process_3_fu_914_p_in_14_valid_read;
wire    call_ret_process_3_fu_914_p_in_15_valid_read;
wire   [15:0] call_ret_process_3_fu_914_ap_return_0;
wire   [15:0] call_ret_process_3_fu_914_ap_return_1;
wire   [0:0] call_ret_process_3_fu_914_ap_return_2;
wire   [15:0] call_ret_process_3_fu_914_ap_return_3;
wire   [15:0] call_ret_process_3_fu_914_ap_return_4;
wire   [15:0] call_ret_process_3_fu_914_ap_return_5;
wire   [15:0] call_ret_process_3_fu_914_ap_return_6;
wire   [15:0] call_ret_process_3_fu_914_ap_return_7;
wire   [15:0] call_ret_process_3_fu_914_ap_return_8;
wire   [15:0] call_ret_process_3_fu_914_ap_return_9;
wire   [15:0] call_ret_process_3_fu_914_ap_return_10;
wire   [15:0] call_ret_process_3_fu_914_ap_return_11;
wire   [15:0] call_ret_process_3_fu_914_ap_return_12;
wire   [15:0] call_ret_process_3_fu_914_ap_return_13;
wire   [15:0] call_ret_process_3_fu_914_ap_return_14;
wire   [15:0] call_ret_process_3_fu_914_ap_return_15;
wire   [15:0] call_ret_process_3_fu_914_ap_return_16;
wire   [15:0] call_ret_process_3_fu_914_ap_return_17;
wire   [15:0] call_ret_process_3_fu_914_ap_return_18;
wire   [15:0] call_ret_process_3_fu_914_ap_return_19;
wire   [15:0] call_ret_process_3_fu_914_ap_return_20;
wire   [15:0] call_ret_process_3_fu_914_ap_return_21;
wire   [15:0] call_ret_process_3_fu_914_ap_return_22;
wire   [15:0] call_ret_process_3_fu_914_ap_return_23;
wire   [15:0] call_ret_process_3_fu_914_ap_return_24;
wire   [15:0] call_ret_process_3_fu_914_ap_return_25;
wire   [15:0] call_ret_process_3_fu_914_ap_return_26;
wire   [15:0] call_ret_process_3_fu_914_ap_return_27;
wire   [15:0] call_ret_process_3_fu_914_ap_return_28;
wire   [15:0] call_ret_process_3_fu_914_ap_return_29;
wire   [15:0] call_ret_process_3_fu_914_ap_return_30;
wire   [15:0] call_ret_process_3_fu_914_ap_return_31;
wire   [15:0] call_ret_process_3_fu_914_ap_return_32;
wire   [0:0] call_ret_process_3_fu_914_ap_return_33;
wire   [0:0] call_ret_process_3_fu_914_ap_return_34;
wire   [0:0] call_ret_process_3_fu_914_ap_return_35;
wire   [0:0] call_ret_process_3_fu_914_ap_return_36;
wire   [0:0] call_ret_process_3_fu_914_ap_return_37;
wire   [0:0] call_ret_process_3_fu_914_ap_return_38;
wire   [0:0] call_ret_process_3_fu_914_ap_return_39;
wire   [0:0] call_ret_process_3_fu_914_ap_return_40;
wire   [0:0] call_ret_process_3_fu_914_ap_return_41;
wire   [0:0] call_ret_process_3_fu_914_ap_return_42;
wire   [0:0] call_ret_process_3_fu_914_ap_return_43;
wire   [0:0] call_ret_process_3_fu_914_ap_return_44;
wire   [0:0] call_ret_process_3_fu_914_ap_return_45;
wire   [0:0] call_ret_process_3_fu_914_ap_return_46;
wire   [0:0] call_ret_process_3_fu_914_ap_return_47;
reg    call_ret_process_3_fu_914_ap_ce;
reg    ap_predicate_op223_call_state12;
wire    ap_block_state2_pp0_stage0_iter0_ignore_call102;
wire    ap_block_state3_pp0_stage0_iter1_ignore_call102;
wire    ap_block_state4_pp0_stage0_iter2_ignore_call102;
wire    ap_block_state5_pp0_stage0_iter3_ignore_call102;
wire    ap_block_state6_pp0_stage0_iter4_ignore_call102;
wire    ap_block_state7_pp0_stage0_iter5_ignore_call102;
wire    ap_block_state8_pp0_stage0_iter6_ignore_call102;
wire    ap_block_state9_pp0_stage0_iter7_ignore_call102;
wire    ap_block_state10_pp0_stage0_iter8_ignore_call102;
wire    ap_block_state11_pp0_stage0_iter9_ignore_call102;
wire    ap_block_state12_pp0_stage0_iter10_ignore_call102;
reg    ap_block_state13_pp0_stage0_iter11_ignore_call102;
reg    ap_block_pp0_stage0_11001_ignoreCallOp223;
wire    call_ret_i_process_4_fu_1056_ap_start;
wire    call_ret_i_process_4_fu_1056_ap_done;
wire    call_ret_i_process_4_fu_1056_ap_idle;
wire    call_ret_i_process_4_fu_1056_ap_ready;
wire    call_ret_i_process_4_fu_1056_p_in_0_valid_read;
wire   [15:0] call_ret_i_process_4_fu_1056_ap_return_0;
wire   [15:0] call_ret_i_process_4_fu_1056_ap_return_1;
wire   [0:0] call_ret_i_process_4_fu_1056_ap_return_2;
wire   [15:0] call_ret_i_process_4_fu_1056_ap_return_3;
wire   [15:0] call_ret_i_process_4_fu_1056_ap_return_4;
wire   [0:0] call_ret_i_process_4_fu_1056_ap_return_5;
wire   [15:0] call_ret_i_process_4_fu_1056_ap_return_6;
wire   [15:0] call_ret_i_process_4_fu_1056_ap_return_7;
wire   [0:0] call_ret_i_process_4_fu_1056_ap_return_8;
wire   [15:0] call_ret_i_process_4_fu_1056_ap_return_9;
wire   [15:0] call_ret_i_process_4_fu_1056_ap_return_10;
wire   [0:0] call_ret_i_process_4_fu_1056_ap_return_11;
wire   [15:0] call_ret_i_process_4_fu_1056_ap_return_12;
wire   [15:0] call_ret_i_process_4_fu_1056_ap_return_13;
wire   [0:0] call_ret_i_process_4_fu_1056_ap_return_14;
wire   [15:0] call_ret_i_process_4_fu_1056_ap_return_15;
wire   [15:0] call_ret_i_process_4_fu_1056_ap_return_16;
wire   [0:0] call_ret_i_process_4_fu_1056_ap_return_17;
wire   [15:0] call_ret_i_process_4_fu_1056_ap_return_18;
wire   [15:0] call_ret_i_process_4_fu_1056_ap_return_19;
wire   [0:0] call_ret_i_process_4_fu_1056_ap_return_20;
wire   [15:0] call_ret_i_process_4_fu_1056_ap_return_21;
wire   [15:0] call_ret_i_process_4_fu_1056_ap_return_22;
wire   [0:0] call_ret_i_process_4_fu_1056_ap_return_23;
wire   [15:0] call_ret_i_process_4_fu_1056_ap_return_24;
wire   [15:0] call_ret_i_process_4_fu_1056_ap_return_25;
wire   [0:0] call_ret_i_process_4_fu_1056_ap_return_26;
wire   [15:0] call_ret_i_process_4_fu_1056_ap_return_27;
wire   [15:0] call_ret_i_process_4_fu_1056_ap_return_28;
wire   [0:0] call_ret_i_process_4_fu_1056_ap_return_29;
wire   [15:0] call_ret_i_process_4_fu_1056_ap_return_30;
wire   [15:0] call_ret_i_process_4_fu_1056_ap_return_31;
wire   [0:0] call_ret_i_process_4_fu_1056_ap_return_32;
wire   [15:0] call_ret_i_process_4_fu_1056_ap_return_33;
wire   [15:0] call_ret_i_process_4_fu_1056_ap_return_34;
wire   [0:0] call_ret_i_process_4_fu_1056_ap_return_35;
wire   [15:0] call_ret_i_process_4_fu_1056_ap_return_36;
wire   [15:0] call_ret_i_process_4_fu_1056_ap_return_37;
wire   [0:0] call_ret_i_process_4_fu_1056_ap_return_38;
wire   [15:0] call_ret_i_process_4_fu_1056_ap_return_39;
wire   [15:0] call_ret_i_process_4_fu_1056_ap_return_40;
wire   [0:0] call_ret_i_process_4_fu_1056_ap_return_41;
wire   [15:0] call_ret_i_process_4_fu_1056_ap_return_42;
wire   [15:0] call_ret_i_process_4_fu_1056_ap_return_43;
wire   [0:0] call_ret_i_process_4_fu_1056_ap_return_44;
reg    call_ret_i_process_4_fu_1056_ap_ce;
reg    ap_predicate_op117_call_state4;
wire    ap_block_state2_pp0_stage0_iter0_ignore_call3;
wire    ap_block_state3_pp0_stage0_iter1_ignore_call3;
wire    ap_block_state4_pp0_stage0_iter2_ignore_call3;
wire    ap_block_state5_pp0_stage0_iter3_ignore_call3;
wire    ap_block_state6_pp0_stage0_iter4_ignore_call3;
wire    ap_block_state7_pp0_stage0_iter5_ignore_call3;
wire    ap_block_state8_pp0_stage0_iter6_ignore_call3;
wire    ap_block_state9_pp0_stage0_iter7_ignore_call3;
wire    ap_block_state10_pp0_stage0_iter8_ignore_call3;
wire    ap_block_state11_pp0_stage0_iter9_ignore_call3;
wire    ap_block_state12_pp0_stage0_iter10_ignore_call3;
reg    ap_block_state13_pp0_stage0_iter11_ignore_call3;
reg    ap_block_pp0_stage0_11001_ignoreCallOp117;
reg   [8:0] ap_phi_mux_t_047_phi_fu_458_p6;
wire   [15:0] ap_phi_reg_pp0_iter0_temp_tagged_input_tr_reg_468;
reg   [15:0] ap_phi_reg_pp0_iter1_temp_tagged_input_tr_reg_468;
reg   [15:0] ap_phi_reg_pp0_iter2_temp_tagged_input_tr_reg_468;
wire   [15:0] ap_phi_reg_pp0_iter0_temp_tagged_input_tr_65_reg_479;
reg   [15:0] ap_phi_reg_pp0_iter1_temp_tagged_input_tr_65_reg_479;
reg   [15:0] ap_phi_reg_pp0_iter2_temp_tagged_input_tr_65_reg_479;
wire   [0:0] ap_phi_reg_pp0_iter0_temp_tagged_input_tr_66_reg_490;
reg   [0:0] ap_phi_reg_pp0_iter1_temp_tagged_input_tr_66_reg_490;
reg   [0:0] ap_phi_reg_pp0_iter2_temp_tagged_input_tr_66_reg_490;
wire   [15:0] ap_phi_reg_pp0_iter0_temp_tagged_input_tr_67_reg_503;
reg   [15:0] ap_phi_reg_pp0_iter1_temp_tagged_input_tr_67_reg_503;
reg   [15:0] ap_phi_reg_pp0_iter2_temp_tagged_input_tr_67_reg_503;
wire   [15:0] ap_phi_reg_pp0_iter0_temp_tagged_input_tr_68_reg_514;
reg   [15:0] ap_phi_reg_pp0_iter1_temp_tagged_input_tr_68_reg_514;
reg   [15:0] ap_phi_reg_pp0_iter2_temp_tagged_input_tr_68_reg_514;
wire   [15:0] ap_phi_reg_pp0_iter0_temp_tagged_input_tr_69_reg_525;
reg   [15:0] ap_phi_reg_pp0_iter1_temp_tagged_input_tr_69_reg_525;
reg   [15:0] ap_phi_reg_pp0_iter2_temp_tagged_input_tr_69_reg_525;
wire   [15:0] ap_phi_reg_pp0_iter0_temp_tagged_input_tr_70_reg_536;
reg   [15:0] ap_phi_reg_pp0_iter1_temp_tagged_input_tr_70_reg_536;
reg   [15:0] ap_phi_reg_pp0_iter2_temp_tagged_input_tr_70_reg_536;
wire   [15:0] ap_phi_reg_pp0_iter0_temp_tagged_input_tr_71_reg_547;
reg   [15:0] ap_phi_reg_pp0_iter1_temp_tagged_input_tr_71_reg_547;
reg   [15:0] ap_phi_reg_pp0_iter2_temp_tagged_input_tr_71_reg_547;
wire   [15:0] ap_phi_reg_pp0_iter0_temp_tagged_input_tr_72_reg_558;
reg   [15:0] ap_phi_reg_pp0_iter1_temp_tagged_input_tr_72_reg_558;
reg   [15:0] ap_phi_reg_pp0_iter2_temp_tagged_input_tr_72_reg_558;
wire   [15:0] ap_phi_reg_pp0_iter0_temp_tagged_input_tr_73_reg_569;
reg   [15:0] ap_phi_reg_pp0_iter1_temp_tagged_input_tr_73_reg_569;
reg   [15:0] ap_phi_reg_pp0_iter2_temp_tagged_input_tr_73_reg_569;
wire   [15:0] ap_phi_reg_pp0_iter0_temp_tagged_input_tr_74_reg_580;
reg   [15:0] ap_phi_reg_pp0_iter1_temp_tagged_input_tr_74_reg_580;
reg   [15:0] ap_phi_reg_pp0_iter2_temp_tagged_input_tr_74_reg_580;
wire   [15:0] ap_phi_reg_pp0_iter0_temp_tagged_input_tr_75_reg_591;
reg   [15:0] ap_phi_reg_pp0_iter1_temp_tagged_input_tr_75_reg_591;
reg   [15:0] ap_phi_reg_pp0_iter2_temp_tagged_input_tr_75_reg_591;
wire   [15:0] ap_phi_reg_pp0_iter0_temp_tagged_input_tr_76_reg_602;
reg   [15:0] ap_phi_reg_pp0_iter1_temp_tagged_input_tr_76_reg_602;
reg   [15:0] ap_phi_reg_pp0_iter2_temp_tagged_input_tr_76_reg_602;
wire   [15:0] ap_phi_reg_pp0_iter0_temp_tagged_input_tr_77_reg_613;
reg   [15:0] ap_phi_reg_pp0_iter1_temp_tagged_input_tr_77_reg_613;
reg   [15:0] ap_phi_reg_pp0_iter2_temp_tagged_input_tr_77_reg_613;
wire   [15:0] ap_phi_reg_pp0_iter0_temp_tagged_input_tr_78_reg_624;
reg   [15:0] ap_phi_reg_pp0_iter1_temp_tagged_input_tr_78_reg_624;
reg   [15:0] ap_phi_reg_pp0_iter2_temp_tagged_input_tr_78_reg_624;
wire   [15:0] ap_phi_reg_pp0_iter0_temp_tagged_input_tr_79_reg_635;
reg   [15:0] ap_phi_reg_pp0_iter1_temp_tagged_input_tr_79_reg_635;
reg   [15:0] ap_phi_reg_pp0_iter2_temp_tagged_input_tr_79_reg_635;
wire   [15:0] ap_phi_reg_pp0_iter0_temp_tagged_input_tr_80_reg_646;
reg   [15:0] ap_phi_reg_pp0_iter1_temp_tagged_input_tr_80_reg_646;
reg   [15:0] ap_phi_reg_pp0_iter2_temp_tagged_input_tr_80_reg_646;
wire   [15:0] ap_phi_reg_pp0_iter0_temp_tagged_input_tr_81_reg_657;
reg   [15:0] ap_phi_reg_pp0_iter1_temp_tagged_input_tr_81_reg_657;
reg   [15:0] ap_phi_reg_pp0_iter2_temp_tagged_input_tr_81_reg_657;
wire   [15:0] ap_phi_reg_pp0_iter0_temp_tagged_input_tr_82_reg_668;
reg   [15:0] ap_phi_reg_pp0_iter1_temp_tagged_input_tr_82_reg_668;
reg   [15:0] ap_phi_reg_pp0_iter2_temp_tagged_input_tr_82_reg_668;
wire   [15:0] ap_phi_reg_pp0_iter0_temp_tagged_input_tr_83_reg_679;
reg   [15:0] ap_phi_reg_pp0_iter1_temp_tagged_input_tr_83_reg_679;
reg   [15:0] ap_phi_reg_pp0_iter2_temp_tagged_input_tr_83_reg_679;
wire   [15:0] ap_phi_reg_pp0_iter0_temp_tagged_input_tr_84_reg_690;
reg   [15:0] ap_phi_reg_pp0_iter1_temp_tagged_input_tr_84_reg_690;
reg   [15:0] ap_phi_reg_pp0_iter2_temp_tagged_input_tr_84_reg_690;
wire   [15:0] ap_phi_reg_pp0_iter0_temp_tagged_input_tr_85_reg_701;
reg   [15:0] ap_phi_reg_pp0_iter1_temp_tagged_input_tr_85_reg_701;
reg   [15:0] ap_phi_reg_pp0_iter2_temp_tagged_input_tr_85_reg_701;
wire   [15:0] ap_phi_reg_pp0_iter0_temp_tagged_input_tr_86_reg_712;
reg   [15:0] ap_phi_reg_pp0_iter1_temp_tagged_input_tr_86_reg_712;
reg   [15:0] ap_phi_reg_pp0_iter2_temp_tagged_input_tr_86_reg_712;
wire   [15:0] ap_phi_reg_pp0_iter0_temp_tagged_input_tr_87_reg_723;
reg   [15:0] ap_phi_reg_pp0_iter1_temp_tagged_input_tr_87_reg_723;
reg   [15:0] ap_phi_reg_pp0_iter2_temp_tagged_input_tr_87_reg_723;
wire   [15:0] ap_phi_reg_pp0_iter0_temp_tagged_input_tr_88_reg_734;
reg   [15:0] ap_phi_reg_pp0_iter1_temp_tagged_input_tr_88_reg_734;
reg   [15:0] ap_phi_reg_pp0_iter2_temp_tagged_input_tr_88_reg_734;
wire   [15:0] ap_phi_reg_pp0_iter0_temp_tagged_input_tr_89_reg_745;
reg   [15:0] ap_phi_reg_pp0_iter1_temp_tagged_input_tr_89_reg_745;
reg   [15:0] ap_phi_reg_pp0_iter2_temp_tagged_input_tr_89_reg_745;
wire   [15:0] ap_phi_reg_pp0_iter0_temp_tagged_input_tr_90_reg_756;
reg   [15:0] ap_phi_reg_pp0_iter1_temp_tagged_input_tr_90_reg_756;
reg   [15:0] ap_phi_reg_pp0_iter2_temp_tagged_input_tr_90_reg_756;
wire   [15:0] ap_phi_reg_pp0_iter0_temp_tagged_input_tr_91_reg_767;
reg   [15:0] ap_phi_reg_pp0_iter1_temp_tagged_input_tr_91_reg_767;
reg   [15:0] ap_phi_reg_pp0_iter2_temp_tagged_input_tr_91_reg_767;
wire   [15:0] ap_phi_reg_pp0_iter0_temp_tagged_input_tr_92_reg_778;
reg   [15:0] ap_phi_reg_pp0_iter1_temp_tagged_input_tr_92_reg_778;
reg   [15:0] ap_phi_reg_pp0_iter2_temp_tagged_input_tr_92_reg_778;
wire   [15:0] ap_phi_reg_pp0_iter0_temp_tagged_input_tr_93_reg_789;
reg   [15:0] ap_phi_reg_pp0_iter1_temp_tagged_input_tr_93_reg_789;
reg   [15:0] ap_phi_reg_pp0_iter2_temp_tagged_input_tr_93_reg_789;
wire   [15:0] ap_phi_reg_pp0_iter0_temp_tagged_input_tr_94_reg_800;
reg   [15:0] ap_phi_reg_pp0_iter1_temp_tagged_input_tr_94_reg_800;
reg   [15:0] ap_phi_reg_pp0_iter2_temp_tagged_input_tr_94_reg_800;
wire   [15:0] ap_phi_reg_pp0_iter0_temp_tagged_input_tr_95_reg_811;
reg   [15:0] ap_phi_reg_pp0_iter1_temp_tagged_input_tr_95_reg_811;
reg   [15:0] ap_phi_reg_pp0_iter2_temp_tagged_input_tr_95_reg_811;
wire   [15:0] ap_phi_reg_pp0_iter0_temp_tagged_input_tr_96_reg_822;
reg   [15:0] ap_phi_reg_pp0_iter1_temp_tagged_input_tr_96_reg_822;
reg   [15:0] ap_phi_reg_pp0_iter2_temp_tagged_input_tr_96_reg_822;
reg    grp_genChain_2_fu_833_ap_start_reg;
reg    ap_predicate_op170_call_state4_state3;
reg    call_ret_process_3_fu_914_ap_start_reg;
reg    ap_predicate_op223_call_state12_state11;
reg    call_ret_i_process_4_fu_1056_ap_start_reg;
reg    ap_predicate_op117_call_state4_state3;
wire   [3:0] add_ln700_fu_1578_p2;
wire   [7:0] add_ln700_3_fu_1538_p2;
wire   [0:0] icmp_ln457_fu_1544_p2;
wire   [0:0] p_sampleIn_V_superSa_nbread_fu_426_p2_0;
reg    ap_block_pp0_stage0_01001;
wire   [31:0] zext_ln66_fu_1856_p1;
wire   [0:0] and_ln498_15_fu_2367_p2;
wire   [0:0] and_ln498_fu_2361_p2;
wire   [0:0] and_ln498_18_fu_2385_p2;
wire   [0:0] and_ln498_17_fu_2379_p2;
wire   [0:0] and_ln498_19_fu_2391_p2;
wire   [0:0] and_ln498_16_fu_2373_p2;
wire   [0:0] and_ln498_22_fu_2409_p2;
wire   [0:0] and_ln498_21_fu_2403_p2;
wire   [0:0] and_ln498_25_fu_2427_p2;
wire   [0:0] and_ln498_24_fu_2421_p2;
wire   [0:0] and_ln498_26_fu_2433_p2;
wire   [0:0] and_ln498_23_fu_2415_p2;
wire   [0:0] and_ln498_27_fu_2439_p2;
wire   [0:0] and_ln498_20_fu_2397_p2;
reg   [1:0] ap_NS_fsm;
reg    ap_idle_pp0_0to10;
reg    ap_reset_idle_pp0;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
reg    ap_condition_902;
reg    ap_condition_76;
reg    ap_condition_899;

// power-on initialization
initial begin
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 2'd1;
#0 ap_enable_reg_pp0_iter11 = 1'b0;
#0 control_count_V_4 = 4'd0;
#0 control_bits_V_4 = 4'd0;
#0 sample_in_read_count_4 = 8'd0;
#0 delay_line_stall_1 = 1'd0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_enable_reg_pp0_iter8 = 1'b0;
#0 ap_enable_reg_pp0_iter9 = 1'b0;
#0 ap_enable_reg_pp0_iter10 = 1'b0;
#0 grp_genChain_2_fu_833_ap_start_reg = 1'b0;
#0 call_ret_process_3_fu_914_ap_start_reg = 1'b0;
#0 call_ret_i_process_4_fu_1056_ap_start_reg = 1'b0;
end

process_3_delayli7jG #(
    .DataWidth( 16 ),
    .AddressRange( 15 ),
    .AddressWidth( 4 ))
delayline_Array_samp_295_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(4'd14),
    .ce0(delayline_Array_samp_295_ce0),
    .we0(delayline_Array_samp_295_we0),
    .d0(ap_phi_reg_pp0_iter2_temp_tagged_input_tr_95_reg_811),
    .q0(delayline_Array_samp_295_q0)
);

process_3_delayli7jG #(
    .DataWidth( 16 ),
    .AddressRange( 15 ),
    .AddressWidth( 4 ))
delayline_Array_samp_83_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(4'd14),
    .ce0(delayline_Array_samp_83_ce0),
    .we0(delayline_Array_samp_83_we0),
    .d0(ap_phi_reg_pp0_iter2_temp_tagged_input_tr_96_reg_822),
    .q0(delayline_Array_samp_83_q0)
);

process_3_delayli9j0 #(
    .DataWidth( 1 ),
    .AddressRange( 15 ),
    .AddressWidth( 4 ))
delayline_Array_vali_97_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(4'd14),
    .ce0(delayline_Array_vali_97_ce0),
    .we0(delayline_Array_vali_97_we0),
    .d0(ap_phi_reg_pp0_iter2_temp_tagged_input_tr_66_reg_490),
    .q0(delayline_Array_vali_97_q0)
);

genChain_3_controRg6 #(
    .DataWidth( 32 ),
    .AddressRange( 1 ),
    .AddressWidth( 1 ))
control_delayline_Ar_77_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(1'd0),
    .ce0(control_delayline_Ar_77_ce0),
    .we0(control_delayline_Ar_77_we0),
    .d0(zext_ln66_fu_1856_p1),
    .q0(control_delayline_Ar_77_q0)
);

genChain_2 grp_genChain_2_fu_833(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_genChain_2_fu_833_ap_start),
    .ap_done(grp_genChain_2_fu_833_ap_done),
    .ap_idle(grp_genChain_2_fu_833_ap_idle),
    .ap_ready(grp_genChain_2_fu_833_ap_ready),
    .ap_ce(grp_genChain_2_fu_833_ap_ce),
    .control_bits_V_55(grp_genChain_2_fu_833_control_bits_V_55),
    .p_in_0_sample_M_real_V_read(call_ret_i_process_4_fu_1056_ap_return_42),
    .p_in_1_sample_M_real_V_read(call_ret_i_process_4_fu_1056_ap_return_39),
    .p_in_2_sample_M_real_V_read(call_ret_i_process_4_fu_1056_ap_return_36),
    .p_in_3_sample_M_real_V_read(call_ret_i_process_4_fu_1056_ap_return_33),
    .p_in_4_sample_M_real_V_read(call_ret_i_process_4_fu_1056_ap_return_30),
    .p_in_5_sample_M_real_V_read(call_ret_i_process_4_fu_1056_ap_return_27),
    .p_in_6_sample_M_real_V_read(call_ret_i_process_4_fu_1056_ap_return_24),
    .p_in_7_sample_M_real_V_read(call_ret_i_process_4_fu_1056_ap_return_21),
    .p_in_8_sample_M_real_V_read(call_ret_i_process_4_fu_1056_ap_return_18),
    .p_in_9_sample_M_real_V_read(call_ret_i_process_4_fu_1056_ap_return_15),
    .p_in_10_sample_M_real_V_read(call_ret_i_process_4_fu_1056_ap_return_12),
    .p_in_11_sample_M_real_V_read(call_ret_i_process_4_fu_1056_ap_return_9),
    .p_in_12_sample_M_real_V_read(call_ret_i_process_4_fu_1056_ap_return_6),
    .p_in_13_sample_M_real_V_read(call_ret_i_process_4_fu_1056_ap_return_3),
    .p_in_14_sample_M_real_V_read(call_ret_i_process_4_fu_1056_ap_return_0),
    .p_in_15_sample_M_real_V_read(delayline_Array_samp_295_q0),
    .p_in_0_sample_M_imag_V_read(call_ret_i_process_4_fu_1056_ap_return_43),
    .p_in_1_sample_M_imag_V_read(call_ret_i_process_4_fu_1056_ap_return_40),
    .p_in_2_sample_M_imag_V_read(call_ret_i_process_4_fu_1056_ap_return_37),
    .p_in_3_sample_M_imag_V_read(call_ret_i_process_4_fu_1056_ap_return_34),
    .p_in_4_sample_M_imag_V_read(call_ret_i_process_4_fu_1056_ap_return_31),
    .p_in_5_sample_M_imag_V_read(call_ret_i_process_4_fu_1056_ap_return_28),
    .p_in_6_sample_M_imag_V_read(call_ret_i_process_4_fu_1056_ap_return_25),
    .p_in_7_sample_M_imag_V_read(call_ret_i_process_4_fu_1056_ap_return_22),
    .p_in_8_sample_M_imag_V_read(call_ret_i_process_4_fu_1056_ap_return_19),
    .p_in_9_sample_M_imag_V_read(call_ret_i_process_4_fu_1056_ap_return_16),
    .p_in_10_sample_M_imag_V_read(call_ret_i_process_4_fu_1056_ap_return_13),
    .p_in_11_sample_M_imag_V_read(call_ret_i_process_4_fu_1056_ap_return_10),
    .p_in_12_sample_M_imag_V_read(call_ret_i_process_4_fu_1056_ap_return_7),
    .p_in_13_sample_M_imag_V_read(call_ret_i_process_4_fu_1056_ap_return_4),
    .p_in_14_sample_M_imag_V_read(call_ret_i_process_4_fu_1056_ap_return_1),
    .p_in_15_sample_M_imag_V_read(delayline_Array_samp_83_q0),
    .p_in_0_valid_read(grp_genChain_2_fu_833_p_in_0_valid_read),
    .p_in_1_valid_read(grp_genChain_2_fu_833_p_in_1_valid_read),
    .p_in_2_valid_read(grp_genChain_2_fu_833_p_in_2_valid_read),
    .p_in_3_valid_read(grp_genChain_2_fu_833_p_in_3_valid_read),
    .p_in_4_valid_read(grp_genChain_2_fu_833_p_in_4_valid_read),
    .p_in_5_valid_read(grp_genChain_2_fu_833_p_in_5_valid_read),
    .p_in_6_valid_read(grp_genChain_2_fu_833_p_in_6_valid_read),
    .p_in_7_valid_read(grp_genChain_2_fu_833_p_in_7_valid_read),
    .p_in_8_valid_read(grp_genChain_2_fu_833_p_in_8_valid_read),
    .p_in_9_valid_read(grp_genChain_2_fu_833_p_in_9_valid_read),
    .p_in_10_valid_read(grp_genChain_2_fu_833_p_in_10_valid_read),
    .p_in_11_valid_read(grp_genChain_2_fu_833_p_in_11_valid_read),
    .p_in_12_valid_read(grp_genChain_2_fu_833_p_in_12_valid_read),
    .p_in_13_valid_read(grp_genChain_2_fu_833_p_in_13_valid_read),
    .p_in_14_valid_read(grp_genChain_2_fu_833_p_in_14_valid_read),
    .p_in_15_valid_read(grp_genChain_2_fu_833_p_in_15_valid_read),
    .ap_return_0(grp_genChain_2_fu_833_ap_return_0),
    .ap_return_1(grp_genChain_2_fu_833_ap_return_1),
    .ap_return_2(grp_genChain_2_fu_833_ap_return_2),
    .ap_return_3(grp_genChain_2_fu_833_ap_return_3),
    .ap_return_4(grp_genChain_2_fu_833_ap_return_4),
    .ap_return_5(grp_genChain_2_fu_833_ap_return_5),
    .ap_return_6(grp_genChain_2_fu_833_ap_return_6),
    .ap_return_7(grp_genChain_2_fu_833_ap_return_7),
    .ap_return_8(grp_genChain_2_fu_833_ap_return_8),
    .ap_return_9(grp_genChain_2_fu_833_ap_return_9),
    .ap_return_10(grp_genChain_2_fu_833_ap_return_10),
    .ap_return_11(grp_genChain_2_fu_833_ap_return_11),
    .ap_return_12(grp_genChain_2_fu_833_ap_return_12),
    .ap_return_13(grp_genChain_2_fu_833_ap_return_13),
    .ap_return_14(grp_genChain_2_fu_833_ap_return_14),
    .ap_return_15(grp_genChain_2_fu_833_ap_return_15),
    .ap_return_16(grp_genChain_2_fu_833_ap_return_16),
    .ap_return_17(grp_genChain_2_fu_833_ap_return_17),
    .ap_return_18(grp_genChain_2_fu_833_ap_return_18),
    .ap_return_19(grp_genChain_2_fu_833_ap_return_19),
    .ap_return_20(grp_genChain_2_fu_833_ap_return_20),
    .ap_return_21(grp_genChain_2_fu_833_ap_return_21),
    .ap_return_22(grp_genChain_2_fu_833_ap_return_22),
    .ap_return_23(grp_genChain_2_fu_833_ap_return_23),
    .ap_return_24(grp_genChain_2_fu_833_ap_return_24),
    .ap_return_25(grp_genChain_2_fu_833_ap_return_25),
    .ap_return_26(grp_genChain_2_fu_833_ap_return_26),
    .ap_return_27(grp_genChain_2_fu_833_ap_return_27),
    .ap_return_28(grp_genChain_2_fu_833_ap_return_28),
    .ap_return_29(grp_genChain_2_fu_833_ap_return_29),
    .ap_return_30(grp_genChain_2_fu_833_ap_return_30),
    .ap_return_31(grp_genChain_2_fu_833_ap_return_31),
    .ap_return_32(grp_genChain_2_fu_833_ap_return_32),
    .ap_return_33(grp_genChain_2_fu_833_ap_return_33),
    .ap_return_34(grp_genChain_2_fu_833_ap_return_34),
    .ap_return_35(grp_genChain_2_fu_833_ap_return_35),
    .ap_return_36(grp_genChain_2_fu_833_ap_return_36),
    .ap_return_37(grp_genChain_2_fu_833_ap_return_37),
    .ap_return_38(grp_genChain_2_fu_833_ap_return_38),
    .ap_return_39(grp_genChain_2_fu_833_ap_return_39),
    .ap_return_40(grp_genChain_2_fu_833_ap_return_40),
    .ap_return_41(grp_genChain_2_fu_833_ap_return_41),
    .ap_return_42(grp_genChain_2_fu_833_ap_return_42),
    .ap_return_43(grp_genChain_2_fu_833_ap_return_43),
    .ap_return_44(grp_genChain_2_fu_833_ap_return_44)
);

process_3 call_ret_process_3_fu_914(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(call_ret_process_3_fu_914_ap_start),
    .ap_done(call_ret_process_3_fu_914_ap_done),
    .ap_idle(call_ret_process_3_fu_914_ap_idle),
    .ap_ready(call_ret_process_3_fu_914_ap_ready),
    .p_in_0_sample_M_real_V_read(temp_tagged_output_t_reg_2667_pp0_iter9_reg),
    .p_in_1_sample_M_real_V_read(temp_tagged_output_t_97_reg_2682),
    .p_in_2_sample_M_real_V_read(temp_tagged_output_t_100_reg_2697),
    .p_in_3_sample_M_real_V_read(temp_tagged_output_t_103_reg_2712),
    .p_in_4_sample_M_real_V_read(temp_tagged_output_t_106_reg_2727),
    .p_in_5_sample_M_real_V_read(temp_tagged_output_t_109_reg_2742),
    .p_in_6_sample_M_real_V_read(temp_tagged_output_t_112_reg_2757),
    .p_in_7_sample_M_real_V_read(temp_tagged_output_t_115_reg_2772),
    .p_in_8_sample_M_real_V_read(temp_tagged_output_t_118_reg_2787),
    .p_in_9_sample_M_real_V_read(temp_tagged_output_t_121_reg_2802),
    .p_in_10_sample_M_real_V_read(temp_tagged_output_t_124_reg_2817),
    .p_in_11_sample_M_real_V_read(temp_tagged_output_t_127_reg_2832),
    .p_in_12_sample_M_real_V_read(temp_tagged_output_t_130_reg_2847),
    .p_in_13_sample_M_real_V_read(temp_tagged_output_t_133_reg_2862),
    .p_in_14_sample_M_real_V_read(temp_tagged_output_t_136_reg_2877),
    .p_in_15_sample_M_real_V_read(temp_tagged_output_t_139_reg_2892),
    .p_in_0_sample_M_imag_V_read(temp_tagged_output_t_95_reg_2672_pp0_iter9_reg),
    .p_in_1_sample_M_imag_V_read(temp_tagged_output_t_98_reg_2687),
    .p_in_2_sample_M_imag_V_read(temp_tagged_output_t_101_reg_2702),
    .p_in_3_sample_M_imag_V_read(temp_tagged_output_t_104_reg_2717),
    .p_in_4_sample_M_imag_V_read(temp_tagged_output_t_107_reg_2732),
    .p_in_5_sample_M_imag_V_read(temp_tagged_output_t_110_reg_2747),
    .p_in_6_sample_M_imag_V_read(temp_tagged_output_t_113_reg_2762),
    .p_in_7_sample_M_imag_V_read(temp_tagged_output_t_116_reg_2777),
    .p_in_8_sample_M_imag_V_read(temp_tagged_output_t_119_reg_2792),
    .p_in_9_sample_M_imag_V_read(temp_tagged_output_t_122_reg_2807),
    .p_in_10_sample_M_imag_V_read(temp_tagged_output_t_125_reg_2822),
    .p_in_11_sample_M_imag_V_read(temp_tagged_output_t_128_reg_2837),
    .p_in_12_sample_M_imag_V_read(temp_tagged_output_t_131_reg_2852),
    .p_in_13_sample_M_imag_V_read(temp_tagged_output_t_134_reg_2867),
    .p_in_14_sample_M_imag_V_read(temp_tagged_output_t_137_reg_2882),
    .p_in_15_sample_M_imag_V_read(temp_tagged_output_t_140_reg_2897),
    .p_in_0_valid_read(call_ret_process_3_fu_914_p_in_0_valid_read),
    .p_in_1_valid_read(call_ret_process_3_fu_914_p_in_1_valid_read),
    .p_in_2_valid_read(call_ret_process_3_fu_914_p_in_2_valid_read),
    .p_in_3_valid_read(call_ret_process_3_fu_914_p_in_3_valid_read),
    .p_in_4_valid_read(call_ret_process_3_fu_914_p_in_4_valid_read),
    .p_in_5_valid_read(call_ret_process_3_fu_914_p_in_5_valid_read),
    .p_in_6_valid_read(call_ret_process_3_fu_914_p_in_6_valid_read),
    .p_in_7_valid_read(call_ret_process_3_fu_914_p_in_7_valid_read),
    .p_in_8_valid_read(call_ret_process_3_fu_914_p_in_8_valid_read),
    .p_in_9_valid_read(call_ret_process_3_fu_914_p_in_9_valid_read),
    .p_in_10_valid_read(call_ret_process_3_fu_914_p_in_10_valid_read),
    .p_in_11_valid_read(call_ret_process_3_fu_914_p_in_11_valid_read),
    .p_in_12_valid_read(call_ret_process_3_fu_914_p_in_12_valid_read),
    .p_in_13_valid_read(call_ret_process_3_fu_914_p_in_13_valid_read),
    .p_in_14_valid_read(call_ret_process_3_fu_914_p_in_14_valid_read),
    .p_in_15_valid_read(call_ret_process_3_fu_914_p_in_15_valid_read),
    .ap_return_0(call_ret_process_3_fu_914_ap_return_0),
    .ap_return_1(call_ret_process_3_fu_914_ap_return_1),
    .ap_return_2(call_ret_process_3_fu_914_ap_return_2),
    .ap_return_3(call_ret_process_3_fu_914_ap_return_3),
    .ap_return_4(call_ret_process_3_fu_914_ap_return_4),
    .ap_return_5(call_ret_process_3_fu_914_ap_return_5),
    .ap_return_6(call_ret_process_3_fu_914_ap_return_6),
    .ap_return_7(call_ret_process_3_fu_914_ap_return_7),
    .ap_return_8(call_ret_process_3_fu_914_ap_return_8),
    .ap_return_9(call_ret_process_3_fu_914_ap_return_9),
    .ap_return_10(call_ret_process_3_fu_914_ap_return_10),
    .ap_return_11(call_ret_process_3_fu_914_ap_return_11),
    .ap_return_12(call_ret_process_3_fu_914_ap_return_12),
    .ap_return_13(call_ret_process_3_fu_914_ap_return_13),
    .ap_return_14(call_ret_process_3_fu_914_ap_return_14),
    .ap_return_15(call_ret_process_3_fu_914_ap_return_15),
    .ap_return_16(call_ret_process_3_fu_914_ap_return_16),
    .ap_return_17(call_ret_process_3_fu_914_ap_return_17),
    .ap_return_18(call_ret_process_3_fu_914_ap_return_18),
    .ap_return_19(call_ret_process_3_fu_914_ap_return_19),
    .ap_return_20(call_ret_process_3_fu_914_ap_return_20),
    .ap_return_21(call_ret_process_3_fu_914_ap_return_21),
    .ap_return_22(call_ret_process_3_fu_914_ap_return_22),
    .ap_return_23(call_ret_process_3_fu_914_ap_return_23),
    .ap_return_24(call_ret_process_3_fu_914_ap_return_24),
    .ap_return_25(call_ret_process_3_fu_914_ap_return_25),
    .ap_return_26(call_ret_process_3_fu_914_ap_return_26),
    .ap_return_27(call_ret_process_3_fu_914_ap_return_27),
    .ap_return_28(call_ret_process_3_fu_914_ap_return_28),
    .ap_return_29(call_ret_process_3_fu_914_ap_return_29),
    .ap_return_30(call_ret_process_3_fu_914_ap_return_30),
    .ap_return_31(call_ret_process_3_fu_914_ap_return_31),
    .ap_return_32(call_ret_process_3_fu_914_ap_return_32),
    .ap_return_33(call_ret_process_3_fu_914_ap_return_33),
    .ap_return_34(call_ret_process_3_fu_914_ap_return_34),
    .ap_return_35(call_ret_process_3_fu_914_ap_return_35),
    .ap_return_36(call_ret_process_3_fu_914_ap_return_36),
    .ap_return_37(call_ret_process_3_fu_914_ap_return_37),
    .ap_return_38(call_ret_process_3_fu_914_ap_return_38),
    .ap_return_39(call_ret_process_3_fu_914_ap_return_39),
    .ap_return_40(call_ret_process_3_fu_914_ap_return_40),
    .ap_return_41(call_ret_process_3_fu_914_ap_return_41),
    .ap_return_42(call_ret_process_3_fu_914_ap_return_42),
    .ap_return_43(call_ret_process_3_fu_914_ap_return_43),
    .ap_return_44(call_ret_process_3_fu_914_ap_return_44),
    .ap_return_45(call_ret_process_3_fu_914_ap_return_45),
    .ap_return_46(call_ret_process_3_fu_914_ap_return_46),
    .ap_return_47(call_ret_process_3_fu_914_ap_return_47),
    .ap_ce(call_ret_process_3_fu_914_ap_ce)
);

process_4 call_ret_i_process_4_fu_1056(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(call_ret_i_process_4_fu_1056_ap_start),
    .ap_done(call_ret_i_process_4_fu_1056_ap_done),
    .ap_idle(call_ret_i_process_4_fu_1056_ap_idle),
    .ap_ready(call_ret_i_process_4_fu_1056_ap_ready),
    .p_in_0_sample_M_real_V_read(ap_phi_reg_pp0_iter2_temp_tagged_input_tr_reg_468),
    .p_in_1_sample_M_real_V_read(ap_phi_reg_pp0_iter2_temp_tagged_input_tr_67_reg_503),
    .p_in_2_sample_M_real_V_read(ap_phi_reg_pp0_iter2_temp_tagged_input_tr_69_reg_525),
    .p_in_3_sample_M_real_V_read(ap_phi_reg_pp0_iter2_temp_tagged_input_tr_71_reg_547),
    .p_in_4_sample_M_real_V_read(ap_phi_reg_pp0_iter2_temp_tagged_input_tr_73_reg_569),
    .p_in_5_sample_M_real_V_read(ap_phi_reg_pp0_iter2_temp_tagged_input_tr_75_reg_591),
    .p_in_6_sample_M_real_V_read(ap_phi_reg_pp0_iter2_temp_tagged_input_tr_77_reg_613),
    .p_in_7_sample_M_real_V_read(ap_phi_reg_pp0_iter2_temp_tagged_input_tr_79_reg_635),
    .p_in_8_sample_M_real_V_read(ap_phi_reg_pp0_iter2_temp_tagged_input_tr_81_reg_657),
    .p_in_9_sample_M_real_V_read(ap_phi_reg_pp0_iter2_temp_tagged_input_tr_83_reg_679),
    .p_in_10_sample_M_real_V_read(ap_phi_reg_pp0_iter2_temp_tagged_input_tr_85_reg_701),
    .p_in_11_sample_M_real_V_read(ap_phi_reg_pp0_iter2_temp_tagged_input_tr_87_reg_723),
    .p_in_12_sample_M_real_V_read(ap_phi_reg_pp0_iter2_temp_tagged_input_tr_89_reg_745),
    .p_in_13_sample_M_real_V_read(ap_phi_reg_pp0_iter2_temp_tagged_input_tr_91_reg_767),
    .p_in_14_sample_M_real_V_read(ap_phi_reg_pp0_iter2_temp_tagged_input_tr_93_reg_789),
    .p_in_0_sample_M_imag_V_read(ap_phi_reg_pp0_iter2_temp_tagged_input_tr_65_reg_479),
    .p_in_1_sample_M_imag_V_read(ap_phi_reg_pp0_iter2_temp_tagged_input_tr_68_reg_514),
    .p_in_2_sample_M_imag_V_read(ap_phi_reg_pp0_iter2_temp_tagged_input_tr_70_reg_536),
    .p_in_3_sample_M_imag_V_read(ap_phi_reg_pp0_iter2_temp_tagged_input_tr_72_reg_558),
    .p_in_4_sample_M_imag_V_read(ap_phi_reg_pp0_iter2_temp_tagged_input_tr_74_reg_580),
    .p_in_5_sample_M_imag_V_read(ap_phi_reg_pp0_iter2_temp_tagged_input_tr_76_reg_602),
    .p_in_6_sample_M_imag_V_read(ap_phi_reg_pp0_iter2_temp_tagged_input_tr_78_reg_624),
    .p_in_7_sample_M_imag_V_read(ap_phi_reg_pp0_iter2_temp_tagged_input_tr_80_reg_646),
    .p_in_8_sample_M_imag_V_read(ap_phi_reg_pp0_iter2_temp_tagged_input_tr_82_reg_668),
    .p_in_9_sample_M_imag_V_read(ap_phi_reg_pp0_iter2_temp_tagged_input_tr_84_reg_690),
    .p_in_10_sample_M_imag_V_read(ap_phi_reg_pp0_iter2_temp_tagged_input_tr_86_reg_712),
    .p_in_11_sample_M_imag_V_read(ap_phi_reg_pp0_iter2_temp_tagged_input_tr_88_reg_734),
    .p_in_12_sample_M_imag_V_read(ap_phi_reg_pp0_iter2_temp_tagged_input_tr_90_reg_756),
    .p_in_13_sample_M_imag_V_read(ap_phi_reg_pp0_iter2_temp_tagged_input_tr_92_reg_778),
    .p_in_14_sample_M_imag_V_read(ap_phi_reg_pp0_iter2_temp_tagged_input_tr_94_reg_800),
    .p_in_0_valid_read(call_ret_i_process_4_fu_1056_p_in_0_valid_read),
    .ap_return_0(call_ret_i_process_4_fu_1056_ap_return_0),
    .ap_return_1(call_ret_i_process_4_fu_1056_ap_return_1),
    .ap_return_2(call_ret_i_process_4_fu_1056_ap_return_2),
    .ap_return_3(call_ret_i_process_4_fu_1056_ap_return_3),
    .ap_return_4(call_ret_i_process_4_fu_1056_ap_return_4),
    .ap_return_5(call_ret_i_process_4_fu_1056_ap_return_5),
    .ap_return_6(call_ret_i_process_4_fu_1056_ap_return_6),
    .ap_return_7(call_ret_i_process_4_fu_1056_ap_return_7),
    .ap_return_8(call_ret_i_process_4_fu_1056_ap_return_8),
    .ap_return_9(call_ret_i_process_4_fu_1056_ap_return_9),
    .ap_return_10(call_ret_i_process_4_fu_1056_ap_return_10),
    .ap_return_11(call_ret_i_process_4_fu_1056_ap_return_11),
    .ap_return_12(call_ret_i_process_4_fu_1056_ap_return_12),
    .ap_return_13(call_ret_i_process_4_fu_1056_ap_return_13),
    .ap_return_14(call_ret_i_process_4_fu_1056_ap_return_14),
    .ap_return_15(call_ret_i_process_4_fu_1056_ap_return_15),
    .ap_return_16(call_ret_i_process_4_fu_1056_ap_return_16),
    .ap_return_17(call_ret_i_process_4_fu_1056_ap_return_17),
    .ap_return_18(call_ret_i_process_4_fu_1056_ap_return_18),
    .ap_return_19(call_ret_i_process_4_fu_1056_ap_return_19),
    .ap_return_20(call_ret_i_process_4_fu_1056_ap_return_20),
    .ap_return_21(call_ret_i_process_4_fu_1056_ap_return_21),
    .ap_return_22(call_ret_i_process_4_fu_1056_ap_return_22),
    .ap_return_23(call_ret_i_process_4_fu_1056_ap_return_23),
    .ap_return_24(call_ret_i_process_4_fu_1056_ap_return_24),
    .ap_return_25(call_ret_i_process_4_fu_1056_ap_return_25),
    .ap_return_26(call_ret_i_process_4_fu_1056_ap_return_26),
    .ap_return_27(call_ret_i_process_4_fu_1056_ap_return_27),
    .ap_return_28(call_ret_i_process_4_fu_1056_ap_return_28),
    .ap_return_29(call_ret_i_process_4_fu_1056_ap_return_29),
    .ap_return_30(call_ret_i_process_4_fu_1056_ap_return_30),
    .ap_return_31(call_ret_i_process_4_fu_1056_ap_return_31),
    .ap_return_32(call_ret_i_process_4_fu_1056_ap_return_32),
    .ap_return_33(call_ret_i_process_4_fu_1056_ap_return_33),
    .ap_return_34(call_ret_i_process_4_fu_1056_ap_return_34),
    .ap_return_35(call_ret_i_process_4_fu_1056_ap_return_35),
    .ap_return_36(call_ret_i_process_4_fu_1056_ap_return_36),
    .ap_return_37(call_ret_i_process_4_fu_1056_ap_return_37),
    .ap_return_38(call_ret_i_process_4_fu_1056_ap_return_38),
    .ap_return_39(call_ret_i_process_4_fu_1056_ap_return_39),
    .ap_return_40(call_ret_i_process_4_fu_1056_ap_return_40),
    .ap_return_41(call_ret_i_process_4_fu_1056_ap_return_41),
    .ap_return_42(call_ret_i_process_4_fu_1056_ap_return_42),
    .ap_return_43(call_ret_i_process_4_fu_1056_ap_return_43),
    .ap_return_44(call_ret_i_process_4_fu_1056_ap_return_44),
    .ap_ce(call_ret_i_process_4_fu_1056_ap_ce)
);

fft_top_mux_164_11iI #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 16 ),
    .din5_WIDTH( 16 ),
    .din6_WIDTH( 16 ),
    .din7_WIDTH( 16 ),
    .din8_WIDTH( 16 ),
    .din9_WIDTH( 16 ),
    .din10_WIDTH( 16 ),
    .din11_WIDTH( 16 ),
    .din12_WIDTH( 16 ),
    .din13_WIDTH( 16 ),
    .din14_WIDTH( 16 ),
    .din15_WIDTH( 16 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 16 ))
fft_top_mux_164_11iI_U281(
    .din0(call_ret_i_process_4_fu_1056_ap_return_42),
    .din1(call_ret_i_process_4_fu_1056_ap_return_39),
    .din2(call_ret_i_process_4_fu_1056_ap_return_36),
    .din3(call_ret_i_process_4_fu_1056_ap_return_33),
    .din4(call_ret_i_process_4_fu_1056_ap_return_30),
    .din5(call_ret_i_process_4_fu_1056_ap_return_27),
    .din6(call_ret_i_process_4_fu_1056_ap_return_24),
    .din7(call_ret_i_process_4_fu_1056_ap_return_21),
    .din8(call_ret_i_process_4_fu_1056_ap_return_18),
    .din9(call_ret_i_process_4_fu_1056_ap_return_15),
    .din10(call_ret_i_process_4_fu_1056_ap_return_12),
    .din11(call_ret_i_process_4_fu_1056_ap_return_9),
    .din12(call_ret_i_process_4_fu_1056_ap_return_6),
    .din13(call_ret_i_process_4_fu_1056_ap_return_3),
    .din14(call_ret_i_process_4_fu_1056_ap_return_0),
    .din15(delayline_Array_samp_295_q0),
    .din16(control_bits_V_4),
    .dout(temp_tagged_output_t_fu_1870_p18)
);

fft_top_mux_164_11iI #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 16 ),
    .din5_WIDTH( 16 ),
    .din6_WIDTH( 16 ),
    .din7_WIDTH( 16 ),
    .din8_WIDTH( 16 ),
    .din9_WIDTH( 16 ),
    .din10_WIDTH( 16 ),
    .din11_WIDTH( 16 ),
    .din12_WIDTH( 16 ),
    .din13_WIDTH( 16 ),
    .din14_WIDTH( 16 ),
    .din15_WIDTH( 16 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 16 ))
fft_top_mux_164_11iI_U282(
    .din0(call_ret_i_process_4_fu_1056_ap_return_43),
    .din1(call_ret_i_process_4_fu_1056_ap_return_40),
    .din2(call_ret_i_process_4_fu_1056_ap_return_37),
    .din3(call_ret_i_process_4_fu_1056_ap_return_34),
    .din4(call_ret_i_process_4_fu_1056_ap_return_31),
    .din5(call_ret_i_process_4_fu_1056_ap_return_28),
    .din6(call_ret_i_process_4_fu_1056_ap_return_25),
    .din7(call_ret_i_process_4_fu_1056_ap_return_22),
    .din8(call_ret_i_process_4_fu_1056_ap_return_19),
    .din9(call_ret_i_process_4_fu_1056_ap_return_16),
    .din10(call_ret_i_process_4_fu_1056_ap_return_13),
    .din11(call_ret_i_process_4_fu_1056_ap_return_10),
    .din12(call_ret_i_process_4_fu_1056_ap_return_7),
    .din13(call_ret_i_process_4_fu_1056_ap_return_4),
    .din14(call_ret_i_process_4_fu_1056_ap_return_1),
    .din15(delayline_Array_samp_83_q0),
    .din16(control_bits_V_4),
    .dout(temp_tagged_output_t_95_fu_1908_p18)
);

fft_top_mux_164_12iS #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 1 ),
    .din1_WIDTH( 1 ),
    .din2_WIDTH( 1 ),
    .din3_WIDTH( 1 ),
    .din4_WIDTH( 1 ),
    .din5_WIDTH( 1 ),
    .din6_WIDTH( 1 ),
    .din7_WIDTH( 1 ),
    .din8_WIDTH( 1 ),
    .din9_WIDTH( 1 ),
    .din10_WIDTH( 1 ),
    .din11_WIDTH( 1 ),
    .din12_WIDTH( 1 ),
    .din13_WIDTH( 1 ),
    .din14_WIDTH( 1 ),
    .din15_WIDTH( 1 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 1 ))
fft_top_mux_164_12iS_U283(
    .din0(call_ret_i_process_4_fu_1056_ap_return_44),
    .din1(call_ret_i_process_4_fu_1056_ap_return_41),
    .din2(call_ret_i_process_4_fu_1056_ap_return_38),
    .din3(call_ret_i_process_4_fu_1056_ap_return_35),
    .din4(call_ret_i_process_4_fu_1056_ap_return_32),
    .din5(call_ret_i_process_4_fu_1056_ap_return_29),
    .din6(call_ret_i_process_4_fu_1056_ap_return_26),
    .din7(call_ret_i_process_4_fu_1056_ap_return_23),
    .din8(call_ret_i_process_4_fu_1056_ap_return_20),
    .din9(call_ret_i_process_4_fu_1056_ap_return_17),
    .din10(call_ret_i_process_4_fu_1056_ap_return_14),
    .din11(call_ret_i_process_4_fu_1056_ap_return_11),
    .din12(call_ret_i_process_4_fu_1056_ap_return_8),
    .din13(call_ret_i_process_4_fu_1056_ap_return_5),
    .din14(call_ret_i_process_4_fu_1056_ap_return_2),
    .din15(delayline_Array_vali_97_q0),
    .din16(control_bits_V_4),
    .dout(temp_tagged_output_t_96_fu_1946_p18)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln436_reg_2659_pp0_iter10_reg == 1'd1) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start;
        end else if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter10 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter11 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
        end else if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter11 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter8 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter9 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        call_ret_i_process_4_fu_1056_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op117_call_state4_state3 == 1'b1))) begin
            call_ret_i_process_4_fu_1056_ap_start_reg <= 1'b1;
        end else if ((call_ret_i_process_4_fu_1056_ap_ready == 1'b1)) begin
            call_ret_i_process_4_fu_1056_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        call_ret_process_3_fu_914_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (ap_predicate_op223_call_state12_state11 == 1'b1))) begin
            call_ret_process_3_fu_914_ap_start_reg <= 1'b1;
        end else if ((call_ret_process_3_fu_914_ap_ready == 1'b1)) begin
            call_ret_process_3_fu_914_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_genChain_2_fu_833_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op170_call_state4_state3 == 1'b1))) begin
            grp_genChain_2_fu_833_ap_start_reg <= 1'b1;
        end else if ((grp_genChain_2_fu_833_ap_ready == 1'b1)) begin
            grp_genChain_2_fu_833_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_76)) begin
        if ((empty_n_fu_1206_p1 == 1'd0)) begin
            ap_phi_reg_pp0_iter1_temp_tagged_input_tr_65_reg_479 <= 16'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_temp_tagged_input_tr_65_reg_479 <= ap_phi_reg_pp0_iter0_temp_tagged_input_tr_65_reg_479;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_76)) begin
        if ((empty_n_fu_1206_p1 == 1'd0)) begin
            ap_phi_reg_pp0_iter1_temp_tagged_input_tr_66_reg_490 <= 1'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_temp_tagged_input_tr_66_reg_490 <= ap_phi_reg_pp0_iter0_temp_tagged_input_tr_66_reg_490;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_76)) begin
        if ((empty_n_fu_1206_p1 == 1'd0)) begin
            ap_phi_reg_pp0_iter1_temp_tagged_input_tr_67_reg_503 <= 16'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_temp_tagged_input_tr_67_reg_503 <= ap_phi_reg_pp0_iter0_temp_tagged_input_tr_67_reg_503;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_76)) begin
        if ((empty_n_fu_1206_p1 == 1'd0)) begin
            ap_phi_reg_pp0_iter1_temp_tagged_input_tr_68_reg_514 <= 16'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_temp_tagged_input_tr_68_reg_514 <= ap_phi_reg_pp0_iter0_temp_tagged_input_tr_68_reg_514;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_76)) begin
        if ((empty_n_fu_1206_p1 == 1'd0)) begin
            ap_phi_reg_pp0_iter1_temp_tagged_input_tr_69_reg_525 <= 16'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_temp_tagged_input_tr_69_reg_525 <= ap_phi_reg_pp0_iter0_temp_tagged_input_tr_69_reg_525;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_76)) begin
        if ((empty_n_fu_1206_p1 == 1'd0)) begin
            ap_phi_reg_pp0_iter1_temp_tagged_input_tr_70_reg_536 <= 16'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_temp_tagged_input_tr_70_reg_536 <= ap_phi_reg_pp0_iter0_temp_tagged_input_tr_70_reg_536;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_76)) begin
        if ((empty_n_fu_1206_p1 == 1'd0)) begin
            ap_phi_reg_pp0_iter1_temp_tagged_input_tr_71_reg_547 <= 16'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_temp_tagged_input_tr_71_reg_547 <= ap_phi_reg_pp0_iter0_temp_tagged_input_tr_71_reg_547;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_76)) begin
        if ((empty_n_fu_1206_p1 == 1'd0)) begin
            ap_phi_reg_pp0_iter1_temp_tagged_input_tr_72_reg_558 <= 16'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_temp_tagged_input_tr_72_reg_558 <= ap_phi_reg_pp0_iter0_temp_tagged_input_tr_72_reg_558;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_76)) begin
        if ((empty_n_fu_1206_p1 == 1'd0)) begin
            ap_phi_reg_pp0_iter1_temp_tagged_input_tr_73_reg_569 <= 16'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_temp_tagged_input_tr_73_reg_569 <= ap_phi_reg_pp0_iter0_temp_tagged_input_tr_73_reg_569;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_76)) begin
        if ((empty_n_fu_1206_p1 == 1'd0)) begin
            ap_phi_reg_pp0_iter1_temp_tagged_input_tr_74_reg_580 <= 16'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_temp_tagged_input_tr_74_reg_580 <= ap_phi_reg_pp0_iter0_temp_tagged_input_tr_74_reg_580;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_76)) begin
        if ((empty_n_fu_1206_p1 == 1'd0)) begin
            ap_phi_reg_pp0_iter1_temp_tagged_input_tr_75_reg_591 <= 16'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_temp_tagged_input_tr_75_reg_591 <= ap_phi_reg_pp0_iter0_temp_tagged_input_tr_75_reg_591;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_76)) begin
        if ((empty_n_fu_1206_p1 == 1'd0)) begin
            ap_phi_reg_pp0_iter1_temp_tagged_input_tr_76_reg_602 <= 16'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_temp_tagged_input_tr_76_reg_602 <= ap_phi_reg_pp0_iter0_temp_tagged_input_tr_76_reg_602;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_76)) begin
        if ((empty_n_fu_1206_p1 == 1'd0)) begin
            ap_phi_reg_pp0_iter1_temp_tagged_input_tr_77_reg_613 <= 16'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_temp_tagged_input_tr_77_reg_613 <= ap_phi_reg_pp0_iter0_temp_tagged_input_tr_77_reg_613;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_76)) begin
        if ((empty_n_fu_1206_p1 == 1'd0)) begin
            ap_phi_reg_pp0_iter1_temp_tagged_input_tr_78_reg_624 <= 16'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_temp_tagged_input_tr_78_reg_624 <= ap_phi_reg_pp0_iter0_temp_tagged_input_tr_78_reg_624;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_76)) begin
        if ((empty_n_fu_1206_p1 == 1'd0)) begin
            ap_phi_reg_pp0_iter1_temp_tagged_input_tr_79_reg_635 <= 16'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_temp_tagged_input_tr_79_reg_635 <= ap_phi_reg_pp0_iter0_temp_tagged_input_tr_79_reg_635;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_76)) begin
        if ((empty_n_fu_1206_p1 == 1'd0)) begin
            ap_phi_reg_pp0_iter1_temp_tagged_input_tr_80_reg_646 <= 16'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_temp_tagged_input_tr_80_reg_646 <= ap_phi_reg_pp0_iter0_temp_tagged_input_tr_80_reg_646;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_76)) begin
        if ((empty_n_fu_1206_p1 == 1'd0)) begin
            ap_phi_reg_pp0_iter1_temp_tagged_input_tr_81_reg_657 <= 16'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_temp_tagged_input_tr_81_reg_657 <= ap_phi_reg_pp0_iter0_temp_tagged_input_tr_81_reg_657;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_76)) begin
        if ((empty_n_fu_1206_p1 == 1'd0)) begin
            ap_phi_reg_pp0_iter1_temp_tagged_input_tr_82_reg_668 <= 16'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_temp_tagged_input_tr_82_reg_668 <= ap_phi_reg_pp0_iter0_temp_tagged_input_tr_82_reg_668;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_76)) begin
        if ((empty_n_fu_1206_p1 == 1'd0)) begin
            ap_phi_reg_pp0_iter1_temp_tagged_input_tr_83_reg_679 <= 16'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_temp_tagged_input_tr_83_reg_679 <= ap_phi_reg_pp0_iter0_temp_tagged_input_tr_83_reg_679;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_76)) begin
        if ((empty_n_fu_1206_p1 == 1'd0)) begin
            ap_phi_reg_pp0_iter1_temp_tagged_input_tr_84_reg_690 <= 16'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_temp_tagged_input_tr_84_reg_690 <= ap_phi_reg_pp0_iter0_temp_tagged_input_tr_84_reg_690;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_76)) begin
        if ((empty_n_fu_1206_p1 == 1'd0)) begin
            ap_phi_reg_pp0_iter1_temp_tagged_input_tr_85_reg_701 <= 16'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_temp_tagged_input_tr_85_reg_701 <= ap_phi_reg_pp0_iter0_temp_tagged_input_tr_85_reg_701;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_76)) begin
        if ((empty_n_fu_1206_p1 == 1'd0)) begin
            ap_phi_reg_pp0_iter1_temp_tagged_input_tr_86_reg_712 <= 16'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_temp_tagged_input_tr_86_reg_712 <= ap_phi_reg_pp0_iter0_temp_tagged_input_tr_86_reg_712;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_76)) begin
        if ((empty_n_fu_1206_p1 == 1'd0)) begin
            ap_phi_reg_pp0_iter1_temp_tagged_input_tr_87_reg_723 <= 16'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_temp_tagged_input_tr_87_reg_723 <= ap_phi_reg_pp0_iter0_temp_tagged_input_tr_87_reg_723;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_76)) begin
        if ((empty_n_fu_1206_p1 == 1'd0)) begin
            ap_phi_reg_pp0_iter1_temp_tagged_input_tr_88_reg_734 <= 16'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_temp_tagged_input_tr_88_reg_734 <= ap_phi_reg_pp0_iter0_temp_tagged_input_tr_88_reg_734;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_76)) begin
        if ((empty_n_fu_1206_p1 == 1'd0)) begin
            ap_phi_reg_pp0_iter1_temp_tagged_input_tr_89_reg_745 <= 16'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_temp_tagged_input_tr_89_reg_745 <= ap_phi_reg_pp0_iter0_temp_tagged_input_tr_89_reg_745;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_76)) begin
        if ((empty_n_fu_1206_p1 == 1'd0)) begin
            ap_phi_reg_pp0_iter1_temp_tagged_input_tr_90_reg_756 <= 16'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_temp_tagged_input_tr_90_reg_756 <= ap_phi_reg_pp0_iter0_temp_tagged_input_tr_90_reg_756;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_76)) begin
        if ((empty_n_fu_1206_p1 == 1'd0)) begin
            ap_phi_reg_pp0_iter1_temp_tagged_input_tr_91_reg_767 <= 16'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_temp_tagged_input_tr_91_reg_767 <= ap_phi_reg_pp0_iter0_temp_tagged_input_tr_91_reg_767;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_76)) begin
        if ((empty_n_fu_1206_p1 == 1'd0)) begin
            ap_phi_reg_pp0_iter1_temp_tagged_input_tr_92_reg_778 <= 16'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_temp_tagged_input_tr_92_reg_778 <= ap_phi_reg_pp0_iter0_temp_tagged_input_tr_92_reg_778;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_76)) begin
        if ((empty_n_fu_1206_p1 == 1'd0)) begin
            ap_phi_reg_pp0_iter1_temp_tagged_input_tr_93_reg_789 <= 16'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_temp_tagged_input_tr_93_reg_789 <= ap_phi_reg_pp0_iter0_temp_tagged_input_tr_93_reg_789;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_76)) begin
        if ((empty_n_fu_1206_p1 == 1'd0)) begin
            ap_phi_reg_pp0_iter1_temp_tagged_input_tr_94_reg_800 <= 16'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_temp_tagged_input_tr_94_reg_800 <= ap_phi_reg_pp0_iter0_temp_tagged_input_tr_94_reg_800;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_76)) begin
        if ((empty_n_fu_1206_p1 == 1'd0)) begin
            ap_phi_reg_pp0_iter1_temp_tagged_input_tr_95_reg_811 <= 16'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_temp_tagged_input_tr_95_reg_811 <= ap_phi_reg_pp0_iter0_temp_tagged_input_tr_95_reg_811;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_76)) begin
        if ((empty_n_fu_1206_p1 == 1'd0)) begin
            ap_phi_reg_pp0_iter1_temp_tagged_input_tr_96_reg_822 <= 16'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_temp_tagged_input_tr_96_reg_822 <= ap_phi_reg_pp0_iter0_temp_tagged_input_tr_96_reg_822;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_76)) begin
        if ((empty_n_fu_1206_p1 == 1'd0)) begin
            ap_phi_reg_pp0_iter1_temp_tagged_input_tr_reg_468 <= 16'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_temp_tagged_input_tr_reg_468 <= ap_phi_reg_pp0_iter0_temp_tagged_input_tr_reg_468;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_899)) begin
        if ((empty_n_reg_2490 == 1'd1)) begin
            ap_phi_reg_pp0_iter2_temp_tagged_input_tr_65_reg_479 <= tmp_s_reg_2499;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter2_temp_tagged_input_tr_65_reg_479 <= ap_phi_reg_pp0_iter1_temp_tagged_input_tr_65_reg_479;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_899)) begin
        if ((empty_n_reg_2490 == 1'd1)) begin
            ap_phi_reg_pp0_iter2_temp_tagged_input_tr_66_reg_490 <= 1'd1;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter2_temp_tagged_input_tr_66_reg_490 <= ap_phi_reg_pp0_iter1_temp_tagged_input_tr_66_reg_490;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_899)) begin
        if ((empty_n_reg_2490 == 1'd1)) begin
            ap_phi_reg_pp0_iter2_temp_tagged_input_tr_67_reg_503 <= tmp_75_reg_2504;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter2_temp_tagged_input_tr_67_reg_503 <= ap_phi_reg_pp0_iter1_temp_tagged_input_tr_67_reg_503;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_899)) begin
        if ((empty_n_reg_2490 == 1'd1)) begin
            ap_phi_reg_pp0_iter2_temp_tagged_input_tr_68_reg_514 <= tmp_76_reg_2509;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter2_temp_tagged_input_tr_68_reg_514 <= ap_phi_reg_pp0_iter1_temp_tagged_input_tr_68_reg_514;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_899)) begin
        if ((empty_n_reg_2490 == 1'd1)) begin
            ap_phi_reg_pp0_iter2_temp_tagged_input_tr_69_reg_525 <= tmp_77_reg_2514;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter2_temp_tagged_input_tr_69_reg_525 <= ap_phi_reg_pp0_iter1_temp_tagged_input_tr_69_reg_525;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_899)) begin
        if ((empty_n_reg_2490 == 1'd1)) begin
            ap_phi_reg_pp0_iter2_temp_tagged_input_tr_70_reg_536 <= tmp_78_reg_2519;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter2_temp_tagged_input_tr_70_reg_536 <= ap_phi_reg_pp0_iter1_temp_tagged_input_tr_70_reg_536;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_899)) begin
        if ((empty_n_reg_2490 == 1'd1)) begin
            ap_phi_reg_pp0_iter2_temp_tagged_input_tr_71_reg_547 <= tmp_79_reg_2524;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter2_temp_tagged_input_tr_71_reg_547 <= ap_phi_reg_pp0_iter1_temp_tagged_input_tr_71_reg_547;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_899)) begin
        if ((empty_n_reg_2490 == 1'd1)) begin
            ap_phi_reg_pp0_iter2_temp_tagged_input_tr_72_reg_558 <= tmp_80_reg_2529;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter2_temp_tagged_input_tr_72_reg_558 <= ap_phi_reg_pp0_iter1_temp_tagged_input_tr_72_reg_558;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_899)) begin
        if ((empty_n_reg_2490 == 1'd1)) begin
            ap_phi_reg_pp0_iter2_temp_tagged_input_tr_73_reg_569 <= tmp_81_reg_2534;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter2_temp_tagged_input_tr_73_reg_569 <= ap_phi_reg_pp0_iter1_temp_tagged_input_tr_73_reg_569;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_899)) begin
        if ((empty_n_reg_2490 == 1'd1)) begin
            ap_phi_reg_pp0_iter2_temp_tagged_input_tr_74_reg_580 <= tmp_82_reg_2539;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter2_temp_tagged_input_tr_74_reg_580 <= ap_phi_reg_pp0_iter1_temp_tagged_input_tr_74_reg_580;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_899)) begin
        if ((empty_n_reg_2490 == 1'd1)) begin
            ap_phi_reg_pp0_iter2_temp_tagged_input_tr_75_reg_591 <= tmp_83_reg_2544;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter2_temp_tagged_input_tr_75_reg_591 <= ap_phi_reg_pp0_iter1_temp_tagged_input_tr_75_reg_591;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_899)) begin
        if ((empty_n_reg_2490 == 1'd1)) begin
            ap_phi_reg_pp0_iter2_temp_tagged_input_tr_76_reg_602 <= tmp_84_reg_2549;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter2_temp_tagged_input_tr_76_reg_602 <= ap_phi_reg_pp0_iter1_temp_tagged_input_tr_76_reg_602;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_899)) begin
        if ((empty_n_reg_2490 == 1'd1)) begin
            ap_phi_reg_pp0_iter2_temp_tagged_input_tr_77_reg_613 <= tmp_85_reg_2554;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter2_temp_tagged_input_tr_77_reg_613 <= ap_phi_reg_pp0_iter1_temp_tagged_input_tr_77_reg_613;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_899)) begin
        if ((empty_n_reg_2490 == 1'd1)) begin
            ap_phi_reg_pp0_iter2_temp_tagged_input_tr_78_reg_624 <= tmp_86_reg_2559;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter2_temp_tagged_input_tr_78_reg_624 <= ap_phi_reg_pp0_iter1_temp_tagged_input_tr_78_reg_624;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_899)) begin
        if ((empty_n_reg_2490 == 1'd1)) begin
            ap_phi_reg_pp0_iter2_temp_tagged_input_tr_79_reg_635 <= tmp_87_reg_2564;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter2_temp_tagged_input_tr_79_reg_635 <= ap_phi_reg_pp0_iter1_temp_tagged_input_tr_79_reg_635;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_899)) begin
        if ((empty_n_reg_2490 == 1'd1)) begin
            ap_phi_reg_pp0_iter2_temp_tagged_input_tr_80_reg_646 <= tmp_88_reg_2569;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter2_temp_tagged_input_tr_80_reg_646 <= ap_phi_reg_pp0_iter1_temp_tagged_input_tr_80_reg_646;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_899)) begin
        if ((empty_n_reg_2490 == 1'd1)) begin
            ap_phi_reg_pp0_iter2_temp_tagged_input_tr_81_reg_657 <= tmp_89_reg_2574;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter2_temp_tagged_input_tr_81_reg_657 <= ap_phi_reg_pp0_iter1_temp_tagged_input_tr_81_reg_657;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_899)) begin
        if ((empty_n_reg_2490 == 1'd1)) begin
            ap_phi_reg_pp0_iter2_temp_tagged_input_tr_82_reg_668 <= tmp_90_reg_2579;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter2_temp_tagged_input_tr_82_reg_668 <= ap_phi_reg_pp0_iter1_temp_tagged_input_tr_82_reg_668;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_899)) begin
        if ((empty_n_reg_2490 == 1'd1)) begin
            ap_phi_reg_pp0_iter2_temp_tagged_input_tr_83_reg_679 <= tmp_91_reg_2584;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter2_temp_tagged_input_tr_83_reg_679 <= ap_phi_reg_pp0_iter1_temp_tagged_input_tr_83_reg_679;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_899)) begin
        if ((empty_n_reg_2490 == 1'd1)) begin
            ap_phi_reg_pp0_iter2_temp_tagged_input_tr_84_reg_690 <= tmp_92_reg_2589;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter2_temp_tagged_input_tr_84_reg_690 <= ap_phi_reg_pp0_iter1_temp_tagged_input_tr_84_reg_690;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_899)) begin
        if ((empty_n_reg_2490 == 1'd1)) begin
            ap_phi_reg_pp0_iter2_temp_tagged_input_tr_85_reg_701 <= tmp_93_reg_2594;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter2_temp_tagged_input_tr_85_reg_701 <= ap_phi_reg_pp0_iter1_temp_tagged_input_tr_85_reg_701;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_899)) begin
        if ((empty_n_reg_2490 == 1'd1)) begin
            ap_phi_reg_pp0_iter2_temp_tagged_input_tr_86_reg_712 <= tmp_94_reg_2599;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter2_temp_tagged_input_tr_86_reg_712 <= ap_phi_reg_pp0_iter1_temp_tagged_input_tr_86_reg_712;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_899)) begin
        if ((empty_n_reg_2490 == 1'd1)) begin
            ap_phi_reg_pp0_iter2_temp_tagged_input_tr_87_reg_723 <= tmp_95_reg_2604;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter2_temp_tagged_input_tr_87_reg_723 <= ap_phi_reg_pp0_iter1_temp_tagged_input_tr_87_reg_723;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_899)) begin
        if ((empty_n_reg_2490 == 1'd1)) begin
            ap_phi_reg_pp0_iter2_temp_tagged_input_tr_88_reg_734 <= tmp_96_reg_2609;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter2_temp_tagged_input_tr_88_reg_734 <= ap_phi_reg_pp0_iter1_temp_tagged_input_tr_88_reg_734;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_899)) begin
        if ((empty_n_reg_2490 == 1'd1)) begin
            ap_phi_reg_pp0_iter2_temp_tagged_input_tr_89_reg_745 <= tmp_97_reg_2614;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter2_temp_tagged_input_tr_89_reg_745 <= ap_phi_reg_pp0_iter1_temp_tagged_input_tr_89_reg_745;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_899)) begin
        if ((empty_n_reg_2490 == 1'd1)) begin
            ap_phi_reg_pp0_iter2_temp_tagged_input_tr_90_reg_756 <= tmp_98_reg_2619;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter2_temp_tagged_input_tr_90_reg_756 <= ap_phi_reg_pp0_iter1_temp_tagged_input_tr_90_reg_756;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_899)) begin
        if ((empty_n_reg_2490 == 1'd1)) begin
            ap_phi_reg_pp0_iter2_temp_tagged_input_tr_91_reg_767 <= tmp_99_reg_2624;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter2_temp_tagged_input_tr_91_reg_767 <= ap_phi_reg_pp0_iter1_temp_tagged_input_tr_91_reg_767;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_899)) begin
        if ((empty_n_reg_2490 == 1'd1)) begin
            ap_phi_reg_pp0_iter2_temp_tagged_input_tr_92_reg_778 <= tmp_100_reg_2629;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter2_temp_tagged_input_tr_92_reg_778 <= ap_phi_reg_pp0_iter1_temp_tagged_input_tr_92_reg_778;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_899)) begin
        if ((empty_n_reg_2490 == 1'd1)) begin
            ap_phi_reg_pp0_iter2_temp_tagged_input_tr_93_reg_789 <= tmp_101_reg_2634;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter2_temp_tagged_input_tr_93_reg_789 <= ap_phi_reg_pp0_iter1_temp_tagged_input_tr_93_reg_789;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_899)) begin
        if ((empty_n_reg_2490 == 1'd1)) begin
            ap_phi_reg_pp0_iter2_temp_tagged_input_tr_94_reg_800 <= tmp_102_reg_2639;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter2_temp_tagged_input_tr_94_reg_800 <= ap_phi_reg_pp0_iter1_temp_tagged_input_tr_94_reg_800;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_899)) begin
        if ((empty_n_reg_2490 == 1'd1)) begin
            ap_phi_reg_pp0_iter2_temp_tagged_input_tr_95_reg_811 <= tmp_103_reg_2644;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter2_temp_tagged_input_tr_95_reg_811 <= ap_phi_reg_pp0_iter1_temp_tagged_input_tr_95_reg_811;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_899)) begin
        if ((empty_n_reg_2490 == 1'd1)) begin
            ap_phi_reg_pp0_iter2_temp_tagged_input_tr_96_reg_822 <= tmp_104_reg_2649;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter2_temp_tagged_input_tr_96_reg_822 <= ap_phi_reg_pp0_iter1_temp_tagged_input_tr_96_reg_822;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_899)) begin
        if ((empty_n_reg_2490 == 1'd1)) begin
            ap_phi_reg_pp0_iter2_temp_tagged_input_tr_reg_468 <= trunc_ln203_reg_2494;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter2_temp_tagged_input_tr_reg_468 <= ap_phi_reg_pp0_iter1_temp_tagged_input_tr_reg_468;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln436_reg_2659 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        t_047_reg_454 <= t_reg_2654;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln436_reg_2659 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | (~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1)))) begin
        t_047_reg_454 <= 9'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & ((delay_line_stall_1_l_reg_2663_pp0_iter9_reg == 1'd0) | (empty_n_reg_2490_pp0_iter9_reg == 1'd1)))) begin
        and_ln498_28_reg_3067 <= and_ln498_28_fu_2445_p2;
        commuted_output_samp_61_reg_2917 <= call_ret_process_3_fu_914_ap_return_3;
        commuted_output_samp_62_reg_2922 <= call_ret_process_3_fu_914_ap_return_4;
        commuted_output_samp_63_reg_2927 <= call_ret_process_3_fu_914_ap_return_5;
        commuted_output_samp_64_reg_2932 <= call_ret_process_3_fu_914_ap_return_6;
        commuted_output_samp_65_reg_2937 <= call_ret_process_3_fu_914_ap_return_7;
        commuted_output_samp_66_reg_2942 <= call_ret_process_3_fu_914_ap_return_8;
        commuted_output_samp_67_reg_2947 <= call_ret_process_3_fu_914_ap_return_9;
        commuted_output_samp_68_reg_2952 <= call_ret_process_3_fu_914_ap_return_10;
        commuted_output_samp_69_reg_2957 <= call_ret_process_3_fu_914_ap_return_11;
        commuted_output_samp_70_reg_2962 <= call_ret_process_3_fu_914_ap_return_12;
        commuted_output_samp_71_reg_2967 <= call_ret_process_3_fu_914_ap_return_13;
        commuted_output_samp_72_reg_2972 <= call_ret_process_3_fu_914_ap_return_14;
        commuted_output_samp_73_reg_2977 <= call_ret_process_3_fu_914_ap_return_15;
        commuted_output_samp_74_reg_2982 <= call_ret_process_3_fu_914_ap_return_16;
        commuted_output_samp_75_reg_2987 <= call_ret_process_3_fu_914_ap_return_17;
        commuted_output_samp_76_reg_2992 <= call_ret_process_3_fu_914_ap_return_18;
        commuted_output_samp_77_reg_2997 <= call_ret_process_3_fu_914_ap_return_19;
        commuted_output_samp_78_reg_3002 <= call_ret_process_3_fu_914_ap_return_20;
        commuted_output_samp_79_reg_3007 <= call_ret_process_3_fu_914_ap_return_21;
        commuted_output_samp_80_reg_3012 <= call_ret_process_3_fu_914_ap_return_22;
        commuted_output_samp_81_reg_3017 <= call_ret_process_3_fu_914_ap_return_23;
        commuted_output_samp_82_reg_3022 <= call_ret_process_3_fu_914_ap_return_24;
        commuted_output_samp_83_reg_3027 <= call_ret_process_3_fu_914_ap_return_25;
        commuted_output_samp_84_reg_3032 <= call_ret_process_3_fu_914_ap_return_26;
        commuted_output_samp_85_reg_3037 <= call_ret_process_3_fu_914_ap_return_27;
        commuted_output_samp_86_reg_3042 <= call_ret_process_3_fu_914_ap_return_28;
        commuted_output_samp_87_reg_3047 <= call_ret_process_3_fu_914_ap_return_29;
        commuted_output_samp_88_reg_3052 <= call_ret_process_3_fu_914_ap_return_30;
        commuted_output_samp_89_reg_3057 <= call_ret_process_3_fu_914_ap_return_31;
        commuted_output_samp_90_reg_3062 <= call_ret_process_3_fu_914_ap_return_32;
        commuted_output_samp_91_reg_2912 <= call_ret_process_3_fu_914_ap_return_0;
        commuted_output_samp_reg_2907 <= call_ret_process_3_fu_914_ap_return_1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (empty_n_reg_2490 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        control_bits_V_4 <= control_count_V_4;
        control_count_V_4 <= add_ln700_fu_1578_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (empty_n_fu_1206_p1 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        delay_line_stall_1 <= icmp_ln457_fu_1544_p2;
        sample_in_read_count_4 <= add_ln700_3_fu_1538_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (empty_n_reg_2490 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        delay_line_stall_1_l_reg_2663 <= delay_line_stall_1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        delay_line_stall_1_l_reg_2663_pp0_iter10_reg <= delay_line_stall_1_l_reg_2663_pp0_iter9_reg;
        delay_line_stall_1_l_reg_2663_pp0_iter2_reg <= delay_line_stall_1_l_reg_2663;
        delay_line_stall_1_l_reg_2663_pp0_iter3_reg <= delay_line_stall_1_l_reg_2663_pp0_iter2_reg;
        delay_line_stall_1_l_reg_2663_pp0_iter4_reg <= delay_line_stall_1_l_reg_2663_pp0_iter3_reg;
        delay_line_stall_1_l_reg_2663_pp0_iter5_reg <= delay_line_stall_1_l_reg_2663_pp0_iter4_reg;
        delay_line_stall_1_l_reg_2663_pp0_iter6_reg <= delay_line_stall_1_l_reg_2663_pp0_iter5_reg;
        delay_line_stall_1_l_reg_2663_pp0_iter7_reg <= delay_line_stall_1_l_reg_2663_pp0_iter6_reg;
        delay_line_stall_1_l_reg_2663_pp0_iter8_reg <= delay_line_stall_1_l_reg_2663_pp0_iter7_reg;
        delay_line_stall_1_l_reg_2663_pp0_iter9_reg <= delay_line_stall_1_l_reg_2663_pp0_iter8_reg;
        empty_n_reg_2490_pp0_iter10_reg <= empty_n_reg_2490_pp0_iter9_reg;
        empty_n_reg_2490_pp0_iter2_reg <= empty_n_reg_2490_pp0_iter1_reg;
        empty_n_reg_2490_pp0_iter3_reg <= empty_n_reg_2490_pp0_iter2_reg;
        empty_n_reg_2490_pp0_iter4_reg <= empty_n_reg_2490_pp0_iter3_reg;
        empty_n_reg_2490_pp0_iter5_reg <= empty_n_reg_2490_pp0_iter4_reg;
        empty_n_reg_2490_pp0_iter6_reg <= empty_n_reg_2490_pp0_iter5_reg;
        empty_n_reg_2490_pp0_iter7_reg <= empty_n_reg_2490_pp0_iter6_reg;
        empty_n_reg_2490_pp0_iter8_reg <= empty_n_reg_2490_pp0_iter7_reg;
        empty_n_reg_2490_pp0_iter9_reg <= empty_n_reg_2490_pp0_iter8_reg;
        icmp_ln436_reg_2659_pp0_iter10_reg <= icmp_ln436_reg_2659_pp0_iter9_reg;
        icmp_ln436_reg_2659_pp0_iter2_reg <= icmp_ln436_reg_2659_pp0_iter1_reg;
        icmp_ln436_reg_2659_pp0_iter3_reg <= icmp_ln436_reg_2659_pp0_iter2_reg;
        icmp_ln436_reg_2659_pp0_iter4_reg <= icmp_ln436_reg_2659_pp0_iter3_reg;
        icmp_ln436_reg_2659_pp0_iter5_reg <= icmp_ln436_reg_2659_pp0_iter4_reg;
        icmp_ln436_reg_2659_pp0_iter6_reg <= icmp_ln436_reg_2659_pp0_iter5_reg;
        icmp_ln436_reg_2659_pp0_iter7_reg <= icmp_ln436_reg_2659_pp0_iter6_reg;
        icmp_ln436_reg_2659_pp0_iter8_reg <= icmp_ln436_reg_2659_pp0_iter7_reg;
        icmp_ln436_reg_2659_pp0_iter9_reg <= icmp_ln436_reg_2659_pp0_iter8_reg;
        temp_tagged_output_t_95_reg_2672_pp0_iter3_reg <= temp_tagged_output_t_95_reg_2672;
        temp_tagged_output_t_95_reg_2672_pp0_iter4_reg <= temp_tagged_output_t_95_reg_2672_pp0_iter3_reg;
        temp_tagged_output_t_95_reg_2672_pp0_iter5_reg <= temp_tagged_output_t_95_reg_2672_pp0_iter4_reg;
        temp_tagged_output_t_95_reg_2672_pp0_iter6_reg <= temp_tagged_output_t_95_reg_2672_pp0_iter5_reg;
        temp_tagged_output_t_95_reg_2672_pp0_iter7_reg <= temp_tagged_output_t_95_reg_2672_pp0_iter6_reg;
        temp_tagged_output_t_95_reg_2672_pp0_iter8_reg <= temp_tagged_output_t_95_reg_2672_pp0_iter7_reg;
        temp_tagged_output_t_95_reg_2672_pp0_iter9_reg <= temp_tagged_output_t_95_reg_2672_pp0_iter8_reg;
        temp_tagged_output_t_96_reg_2677_pp0_iter3_reg <= temp_tagged_output_t_96_reg_2677;
        temp_tagged_output_t_96_reg_2677_pp0_iter4_reg <= temp_tagged_output_t_96_reg_2677_pp0_iter3_reg;
        temp_tagged_output_t_96_reg_2677_pp0_iter5_reg <= temp_tagged_output_t_96_reg_2677_pp0_iter4_reg;
        temp_tagged_output_t_96_reg_2677_pp0_iter6_reg <= temp_tagged_output_t_96_reg_2677_pp0_iter5_reg;
        temp_tagged_output_t_96_reg_2677_pp0_iter7_reg <= temp_tagged_output_t_96_reg_2677_pp0_iter6_reg;
        temp_tagged_output_t_96_reg_2677_pp0_iter8_reg <= temp_tagged_output_t_96_reg_2677_pp0_iter7_reg;
        temp_tagged_output_t_96_reg_2677_pp0_iter9_reg <= temp_tagged_output_t_96_reg_2677_pp0_iter8_reg;
        temp_tagged_output_t_reg_2667_pp0_iter3_reg <= temp_tagged_output_t_reg_2667;
        temp_tagged_output_t_reg_2667_pp0_iter4_reg <= temp_tagged_output_t_reg_2667_pp0_iter3_reg;
        temp_tagged_output_t_reg_2667_pp0_iter5_reg <= temp_tagged_output_t_reg_2667_pp0_iter4_reg;
        temp_tagged_output_t_reg_2667_pp0_iter6_reg <= temp_tagged_output_t_reg_2667_pp0_iter5_reg;
        temp_tagged_output_t_reg_2667_pp0_iter7_reg <= temp_tagged_output_t_reg_2667_pp0_iter6_reg;
        temp_tagged_output_t_reg_2667_pp0_iter8_reg <= temp_tagged_output_t_reg_2667_pp0_iter7_reg;
        temp_tagged_output_t_reg_2667_pp0_iter9_reg <= temp_tagged_output_t_reg_2667_pp0_iter8_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        empty_n_reg_2490 <= p_sampleIn_V_superSa_nbread_fu_426_p2_0;
        empty_n_reg_2490_pp0_iter1_reg <= empty_n_reg_2490;
        icmp_ln436_reg_2659 <= icmp_ln436_fu_1562_p2;
        icmp_ln436_reg_2659_pp0_iter1_reg <= icmp_ln436_reg_2659;
        tmp_100_reg_2629 <= {{p_sampleIn_V_superSample_dout[479:464]}};
        tmp_101_reg_2634 <= {{p_sampleIn_V_superSample_dout[239:224]}};
        tmp_102_reg_2639 <= {{p_sampleIn_V_superSample_dout[495:480]}};
        tmp_103_reg_2644 <= {{p_sampleIn_V_superSample_dout[255:240]}};
        tmp_104_reg_2649 <= {{p_sampleIn_V_superSample_dout[511:496]}};
        tmp_75_reg_2504 <= {{p_sampleIn_V_superSample_dout[31:16]}};
        tmp_76_reg_2509 <= {{p_sampleIn_V_superSample_dout[287:272]}};
        tmp_77_reg_2514 <= {{p_sampleIn_V_superSample_dout[47:32]}};
        tmp_78_reg_2519 <= {{p_sampleIn_V_superSample_dout[303:288]}};
        tmp_79_reg_2524 <= {{p_sampleIn_V_superSample_dout[63:48]}};
        tmp_80_reg_2529 <= {{p_sampleIn_V_superSample_dout[319:304]}};
        tmp_81_reg_2534 <= {{p_sampleIn_V_superSample_dout[79:64]}};
        tmp_82_reg_2539 <= {{p_sampleIn_V_superSample_dout[335:320]}};
        tmp_83_reg_2544 <= {{p_sampleIn_V_superSample_dout[95:80]}};
        tmp_84_reg_2549 <= {{p_sampleIn_V_superSample_dout[351:336]}};
        tmp_85_reg_2554 <= {{p_sampleIn_V_superSample_dout[111:96]}};
        tmp_86_reg_2559 <= {{p_sampleIn_V_superSample_dout[367:352]}};
        tmp_87_reg_2564 <= {{p_sampleIn_V_superSample_dout[127:112]}};
        tmp_88_reg_2569 <= {{p_sampleIn_V_superSample_dout[383:368]}};
        tmp_89_reg_2574 <= {{p_sampleIn_V_superSample_dout[143:128]}};
        tmp_90_reg_2579 <= {{p_sampleIn_V_superSample_dout[399:384]}};
        tmp_91_reg_2584 <= {{p_sampleIn_V_superSample_dout[159:144]}};
        tmp_92_reg_2589 <= {{p_sampleIn_V_superSample_dout[415:400]}};
        tmp_93_reg_2594 <= {{p_sampleIn_V_superSample_dout[175:160]}};
        tmp_94_reg_2599 <= {{p_sampleIn_V_superSample_dout[431:416]}};
        tmp_95_reg_2604 <= {{p_sampleIn_V_superSample_dout[191:176]}};
        tmp_96_reg_2609 <= {{p_sampleIn_V_superSample_dout[447:432]}};
        tmp_97_reg_2614 <= {{p_sampleIn_V_superSample_dout[207:192]}};
        tmp_98_reg_2619 <= {{p_sampleIn_V_superSample_dout[463:448]}};
        tmp_99_reg_2624 <= {{p_sampleIn_V_superSample_dout[223:208]}};
        tmp_s_reg_2499 <= {{p_sampleIn_V_superSample_dout[271:256]}};
        trunc_ln203_reg_2494 <= trunc_ln203_fu_1214_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        t_reg_2654 <= t_fu_1528_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & ((delay_line_stall_1_l_reg_2663_pp0_iter8_reg == 1'd0) | (empty_n_reg_2490_pp0_iter8_reg == 1'd1)))) begin
        temp_tagged_output_t_100_reg_2697 <= grp_genChain_2_fu_833_ap_return_3;
        temp_tagged_output_t_101_reg_2702 <= grp_genChain_2_fu_833_ap_return_4;
        temp_tagged_output_t_102_reg_2707 <= grp_genChain_2_fu_833_ap_return_5;
        temp_tagged_output_t_103_reg_2712 <= grp_genChain_2_fu_833_ap_return_6;
        temp_tagged_output_t_104_reg_2717 <= grp_genChain_2_fu_833_ap_return_7;
        temp_tagged_output_t_105_reg_2722 <= grp_genChain_2_fu_833_ap_return_8;
        temp_tagged_output_t_106_reg_2727 <= grp_genChain_2_fu_833_ap_return_9;
        temp_tagged_output_t_107_reg_2732 <= grp_genChain_2_fu_833_ap_return_10;
        temp_tagged_output_t_108_reg_2737 <= grp_genChain_2_fu_833_ap_return_11;
        temp_tagged_output_t_109_reg_2742 <= grp_genChain_2_fu_833_ap_return_12;
        temp_tagged_output_t_110_reg_2747 <= grp_genChain_2_fu_833_ap_return_13;
        temp_tagged_output_t_111_reg_2752 <= grp_genChain_2_fu_833_ap_return_14;
        temp_tagged_output_t_112_reg_2757 <= grp_genChain_2_fu_833_ap_return_15;
        temp_tagged_output_t_113_reg_2762 <= grp_genChain_2_fu_833_ap_return_16;
        temp_tagged_output_t_114_reg_2767 <= grp_genChain_2_fu_833_ap_return_17;
        temp_tagged_output_t_115_reg_2772 <= grp_genChain_2_fu_833_ap_return_18;
        temp_tagged_output_t_116_reg_2777 <= grp_genChain_2_fu_833_ap_return_19;
        temp_tagged_output_t_117_reg_2782 <= grp_genChain_2_fu_833_ap_return_20;
        temp_tagged_output_t_118_reg_2787 <= grp_genChain_2_fu_833_ap_return_21;
        temp_tagged_output_t_119_reg_2792 <= grp_genChain_2_fu_833_ap_return_22;
        temp_tagged_output_t_120_reg_2797 <= grp_genChain_2_fu_833_ap_return_23;
        temp_tagged_output_t_121_reg_2802 <= grp_genChain_2_fu_833_ap_return_24;
        temp_tagged_output_t_122_reg_2807 <= grp_genChain_2_fu_833_ap_return_25;
        temp_tagged_output_t_123_reg_2812 <= grp_genChain_2_fu_833_ap_return_26;
        temp_tagged_output_t_124_reg_2817 <= grp_genChain_2_fu_833_ap_return_27;
        temp_tagged_output_t_125_reg_2822 <= grp_genChain_2_fu_833_ap_return_28;
        temp_tagged_output_t_126_reg_2827 <= grp_genChain_2_fu_833_ap_return_29;
        temp_tagged_output_t_127_reg_2832 <= grp_genChain_2_fu_833_ap_return_30;
        temp_tagged_output_t_128_reg_2837 <= grp_genChain_2_fu_833_ap_return_31;
        temp_tagged_output_t_129_reg_2842 <= grp_genChain_2_fu_833_ap_return_32;
        temp_tagged_output_t_130_reg_2847 <= grp_genChain_2_fu_833_ap_return_33;
        temp_tagged_output_t_131_reg_2852 <= grp_genChain_2_fu_833_ap_return_34;
        temp_tagged_output_t_132_reg_2857 <= grp_genChain_2_fu_833_ap_return_35;
        temp_tagged_output_t_133_reg_2862 <= grp_genChain_2_fu_833_ap_return_36;
        temp_tagged_output_t_134_reg_2867 <= grp_genChain_2_fu_833_ap_return_37;
        temp_tagged_output_t_135_reg_2872 <= grp_genChain_2_fu_833_ap_return_38;
        temp_tagged_output_t_136_reg_2877 <= grp_genChain_2_fu_833_ap_return_39;
        temp_tagged_output_t_137_reg_2882 <= grp_genChain_2_fu_833_ap_return_40;
        temp_tagged_output_t_138_reg_2887 <= grp_genChain_2_fu_833_ap_return_41;
        temp_tagged_output_t_139_reg_2892 <= grp_genChain_2_fu_833_ap_return_42;
        temp_tagged_output_t_140_reg_2897 <= grp_genChain_2_fu_833_ap_return_43;
        temp_tagged_output_t_141_reg_2902 <= grp_genChain_2_fu_833_ap_return_44;
        temp_tagged_output_t_97_reg_2682 <= grp_genChain_2_fu_833_ap_return_0;
        temp_tagged_output_t_98_reg_2687 <= grp_genChain_2_fu_833_ap_return_1;
        temp_tagged_output_t_99_reg_2692 <= grp_genChain_2_fu_833_ap_return_2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & ((delay_line_stall_1_l_reg_2663 == 1'd0) | (empty_n_reg_2490_pp0_iter1_reg == 1'd1)))) begin
        temp_tagged_output_t_95_reg_2672 <= temp_tagged_output_t_95_fu_1908_p18;
        temp_tagged_output_t_96_reg_2677 <= temp_tagged_output_t_96_fu_1946_p18;
        temp_tagged_output_t_reg_2667 <= temp_tagged_output_t_fu_1870_p18;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln436_reg_2659_pp0_iter10_reg == 1'd1) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter11 == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0_0to10 = 1'b1;
    end else begin
        ap_idle_pp0_0to10 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_902)) begin
        if ((icmp_ln436_reg_2659 == 1'd1)) begin
            ap_phi_mux_t_047_phi_fu_458_p6 = 9'd0;
        end else if ((icmp_ln436_reg_2659 == 1'd0)) begin
            ap_phi_mux_t_047_phi_fu_458_p6 = t_reg_2654;
        end else begin
            ap_phi_mux_t_047_phi_fu_458_p6 = t_047_reg_454;
        end
    end else begin
        ap_phi_mux_t_047_phi_fu_458_p6 = t_047_reg_454;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln436_fu_1562_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0_0to10 == 1'b1))) begin
        ap_reset_idle_pp0 = 1'b1;
    end else begin
        ap_reset_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp117) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        call_ret_i_process_4_fu_1056_ap_ce = 1'b1;
    end else begin
        call_ret_i_process_4_fu_1056_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp223) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        call_ret_process_3_fu_914_ap_ce = 1'b1;
    end else begin
        call_ret_process_3_fu_914_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & ((delay_line_stall_1_l_reg_2663 == 1'd0) | (empty_n_reg_2490_pp0_iter1_reg == 1'd1)))) begin
        control_delayline_Ar_77_ce0 = 1'd1;
    end else begin
        control_delayline_Ar_77_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & ((delay_line_stall_1_l_reg_2663 == 1'd0) | (empty_n_reg_2490_pp0_iter1_reg == 1'd1)))) begin
        control_delayline_Ar_77_we0 = 1'd1;
    end else begin
        control_delayline_Ar_77_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & ((delay_line_stall_1_l_reg_2663 == 1'd0) | (empty_n_reg_2490_pp0_iter1_reg == 1'd1)))) begin
        delayline_Array_samp_295_ce0 = 1'd1;
    end else begin
        delayline_Array_samp_295_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & ((delay_line_stall_1_l_reg_2663 == 1'd0) | (empty_n_reg_2490_pp0_iter1_reg == 1'd1)))) begin
        delayline_Array_samp_295_we0 = 1'd1;
    end else begin
        delayline_Array_samp_295_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & ((delay_line_stall_1_l_reg_2663 == 1'd0) | (empty_n_reg_2490_pp0_iter1_reg == 1'd1)))) begin
        delayline_Array_samp_83_ce0 = 1'd1;
    end else begin
        delayline_Array_samp_83_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & ((delay_line_stall_1_l_reg_2663 == 1'd0) | (empty_n_reg_2490_pp0_iter1_reg == 1'd1)))) begin
        delayline_Array_samp_83_we0 = 1'd1;
    end else begin
        delayline_Array_samp_83_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & ((delay_line_stall_1_l_reg_2663 == 1'd0) | (empty_n_reg_2490_pp0_iter1_reg == 1'd1)))) begin
        delayline_Array_vali_97_ce0 = 1'd1;
    end else begin
        delayline_Array_vali_97_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & ((delay_line_stall_1_l_reg_2663 == 1'd0) | (empty_n_reg_2490_pp0_iter1_reg == 1'd1)))) begin
        delayline_Array_vali_97_we0 = 1'd1;
    end else begin
        delayline_Array_vali_97_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp170) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_genChain_2_fu_833_ap_ce = 1'b1;
    end else begin
        grp_genChain_2_fu_833_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (p_sampleIn_V_superSample_empty_n == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_sampleIn_V_superSample_read = 1'b1;
    end else begin
        p_sampleIn_V_superSample_read = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter11 == 1'b1) & (ap_predicate_op289_write_state13 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        p_sampleOut_V_superSample_blk_n = p_sampleOut_V_superSample_full_n;
    end else begin
        p_sampleOut_V_superSample_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1) & (ap_predicate_op289_write_state13 == 1'b1))) begin
        p_sampleOut_V_superSample_write = 1'b1;
    end else begin
        p_sampleOut_V_superSample_write = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if ((ap_reset_idle_pp0 == 1'b0)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_reset_idle_pp0 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln700_3_fu_1538_p2 = (sample_in_read_count_4 + 8'd1);

assign add_ln700_fu_1578_p2 = (control_count_V_4 + 4'd1);

assign and_ln498_15_fu_2367_p2 = (call_ret_process_3_fu_914_ap_return_35 & call_ret_process_3_fu_914_ap_return_34);

assign and_ln498_16_fu_2373_p2 = (and_ln498_fu_2361_p2 & and_ln498_15_fu_2367_p2);

assign and_ln498_17_fu_2379_p2 = (call_ret_process_3_fu_914_ap_return_37 & call_ret_process_3_fu_914_ap_return_36);

assign and_ln498_18_fu_2385_p2 = (call_ret_process_3_fu_914_ap_return_39 & call_ret_process_3_fu_914_ap_return_38);

assign and_ln498_19_fu_2391_p2 = (and_ln498_18_fu_2385_p2 & and_ln498_17_fu_2379_p2);

assign and_ln498_20_fu_2397_p2 = (and_ln498_19_fu_2391_p2 & and_ln498_16_fu_2373_p2);

assign and_ln498_21_fu_2403_p2 = (call_ret_process_3_fu_914_ap_return_41 & call_ret_process_3_fu_914_ap_return_40);

assign and_ln498_22_fu_2409_p2 = (call_ret_process_3_fu_914_ap_return_43 & call_ret_process_3_fu_914_ap_return_42);

assign and_ln498_23_fu_2415_p2 = (and_ln498_22_fu_2409_p2 & and_ln498_21_fu_2403_p2);

assign and_ln498_24_fu_2421_p2 = (call_ret_process_3_fu_914_ap_return_45 & call_ret_process_3_fu_914_ap_return_44);

assign and_ln498_25_fu_2427_p2 = (call_ret_process_3_fu_914_ap_return_47 & call_ret_process_3_fu_914_ap_return_46);

assign and_ln498_26_fu_2433_p2 = (and_ln498_25_fu_2427_p2 & and_ln498_24_fu_2421_p2);

assign and_ln498_27_fu_2439_p2 = (and_ln498_26_fu_2433_p2 & and_ln498_23_fu_2415_p2);

assign and_ln498_28_fu_2445_p2 = (and_ln498_27_fu_2439_p2 & and_ln498_20_fu_2397_p2);

assign and_ln498_fu_2361_p2 = (call_ret_process_3_fu_914_ap_return_33 & call_ret_process_3_fu_914_ap_return_2);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = ((ap_done_reg == 1'b1) | ((p_sampleOut_V_superSample_full_n == 1'b0) & (ap_enable_reg_pp0_iter11 == 1'b1) & (ap_predicate_op289_write_state13 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_done_reg == 1'b1) | ((p_sampleOut_V_superSample_full_n == 1'b0) & (ap_enable_reg_pp0_iter11 == 1'b1) & (ap_predicate_op289_write_state13 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp117 = ((ap_done_reg == 1'b1) | ((p_sampleOut_V_superSample_full_n == 1'b0) & (ap_enable_reg_pp0_iter11 == 1'b1) & (ap_predicate_op289_write_state13 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp170 = ((ap_done_reg == 1'b1) | ((p_sampleOut_V_superSample_full_n == 1'b0) & (ap_enable_reg_pp0_iter11 == 1'b1) & (ap_predicate_op289_write_state13 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp223 = ((ap_done_reg == 1'b1) | ((p_sampleOut_V_superSample_full_n == 1'b0) & (ap_enable_reg_pp0_iter11 == 1'b1) & (ap_predicate_op289_write_state13 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_done_reg == 1'b1) | ((p_sampleOut_V_superSample_full_n == 1'b0) & (ap_enable_reg_pp0_iter11 == 1'b1) & (ap_predicate_op289_write_state13 == 1'b1)));
end

always @ (*) begin
    ap_block_state1 = ((ap_start == 1'b0) | (ap_done_reg == 1'b1));
end

assign ap_block_state10_pp0_stage0_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter8_ignore_call102 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter8_ignore_call3 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter8_ignore_call56 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter9_ignore_call102 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter9_ignore_call3 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter9_ignore_call56 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter10 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter10_ignore_call102 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter10_ignore_call3 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter10_ignore_call56 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state13_pp0_stage0_iter11 = ((p_sampleOut_V_superSample_full_n == 1'b0) & (ap_predicate_op289_write_state13 == 1'b1));
end

always @ (*) begin
    ap_block_state13_pp0_stage0_iter11_ignore_call102 = ((p_sampleOut_V_superSample_full_n == 1'b0) & (ap_predicate_op289_write_state13 == 1'b1));
end

always @ (*) begin
    ap_block_state13_pp0_stage0_iter11_ignore_call3 = ((p_sampleOut_V_superSample_full_n == 1'b0) & (ap_predicate_op289_write_state13 == 1'b1));
end

always @ (*) begin
    ap_block_state13_pp0_stage0_iter11_ignore_call56 = ((p_sampleOut_V_superSample_full_n == 1'b0) & (ap_predicate_op289_write_state13 == 1'b1));
end

assign ap_block_state2_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter0_ignore_call102 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter0_ignore_call3 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter0_ignore_call56 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter1_ignore_call102 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter1_ignore_call3 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter1_ignore_call56 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter2_ignore_call102 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter2_ignore_call3 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter2_ignore_call56 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter3_ignore_call102 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter3_ignore_call3 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter3_ignore_call56 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter4_ignore_call102 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter4_ignore_call3 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter4_ignore_call56 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter5_ignore_call102 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter5_ignore_call3 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter5_ignore_call56 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter6_ignore_call102 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter6_ignore_call3 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter6_ignore_call56 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter7_ignore_call102 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter7_ignore_call3 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter7_ignore_call56 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_condition_76 = ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_condition_899 = ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_condition_902 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start;

assign ap_phi_reg_pp0_iter0_temp_tagged_input_tr_65_reg_479 = 'bx;

assign ap_phi_reg_pp0_iter0_temp_tagged_input_tr_66_reg_490 = 'bx;

assign ap_phi_reg_pp0_iter0_temp_tagged_input_tr_67_reg_503 = 'bx;

assign ap_phi_reg_pp0_iter0_temp_tagged_input_tr_68_reg_514 = 'bx;

assign ap_phi_reg_pp0_iter0_temp_tagged_input_tr_69_reg_525 = 'bx;

assign ap_phi_reg_pp0_iter0_temp_tagged_input_tr_70_reg_536 = 'bx;

assign ap_phi_reg_pp0_iter0_temp_tagged_input_tr_71_reg_547 = 'bx;

assign ap_phi_reg_pp0_iter0_temp_tagged_input_tr_72_reg_558 = 'bx;

assign ap_phi_reg_pp0_iter0_temp_tagged_input_tr_73_reg_569 = 'bx;

assign ap_phi_reg_pp0_iter0_temp_tagged_input_tr_74_reg_580 = 'bx;

assign ap_phi_reg_pp0_iter0_temp_tagged_input_tr_75_reg_591 = 'bx;

assign ap_phi_reg_pp0_iter0_temp_tagged_input_tr_76_reg_602 = 'bx;

assign ap_phi_reg_pp0_iter0_temp_tagged_input_tr_77_reg_613 = 'bx;

assign ap_phi_reg_pp0_iter0_temp_tagged_input_tr_78_reg_624 = 'bx;

assign ap_phi_reg_pp0_iter0_temp_tagged_input_tr_79_reg_635 = 'bx;

assign ap_phi_reg_pp0_iter0_temp_tagged_input_tr_80_reg_646 = 'bx;

assign ap_phi_reg_pp0_iter0_temp_tagged_input_tr_81_reg_657 = 'bx;

assign ap_phi_reg_pp0_iter0_temp_tagged_input_tr_82_reg_668 = 'bx;

assign ap_phi_reg_pp0_iter0_temp_tagged_input_tr_83_reg_679 = 'bx;

assign ap_phi_reg_pp0_iter0_temp_tagged_input_tr_84_reg_690 = 'bx;

assign ap_phi_reg_pp0_iter0_temp_tagged_input_tr_85_reg_701 = 'bx;

assign ap_phi_reg_pp0_iter0_temp_tagged_input_tr_86_reg_712 = 'bx;

assign ap_phi_reg_pp0_iter0_temp_tagged_input_tr_87_reg_723 = 'bx;

assign ap_phi_reg_pp0_iter0_temp_tagged_input_tr_88_reg_734 = 'bx;

assign ap_phi_reg_pp0_iter0_temp_tagged_input_tr_89_reg_745 = 'bx;

assign ap_phi_reg_pp0_iter0_temp_tagged_input_tr_90_reg_756 = 'bx;

assign ap_phi_reg_pp0_iter0_temp_tagged_input_tr_91_reg_767 = 'bx;

assign ap_phi_reg_pp0_iter0_temp_tagged_input_tr_92_reg_778 = 'bx;

assign ap_phi_reg_pp0_iter0_temp_tagged_input_tr_93_reg_789 = 'bx;

assign ap_phi_reg_pp0_iter0_temp_tagged_input_tr_94_reg_800 = 'bx;

assign ap_phi_reg_pp0_iter0_temp_tagged_input_tr_95_reg_811 = 'bx;

assign ap_phi_reg_pp0_iter0_temp_tagged_input_tr_96_reg_822 = 'bx;

assign ap_phi_reg_pp0_iter0_temp_tagged_input_tr_reg_468 = 'bx;

always @ (*) begin
    ap_predicate_op117_call_state4 = ((delay_line_stall_1_l_reg_2663 == 1'd0) | (empty_n_reg_2490_pp0_iter1_reg == 1'd1));
end

always @ (*) begin
    ap_predicate_op117_call_state4_state3 = ((delay_line_stall_1 == 1'd0) | (empty_n_reg_2490 == 1'd1));
end

always @ (*) begin
    ap_predicate_op170_call_state4 = ((delay_line_stall_1_l_reg_2663 == 1'd0) | (empty_n_reg_2490_pp0_iter1_reg == 1'd1));
end

always @ (*) begin
    ap_predicate_op170_call_state4_state3 = ((delay_line_stall_1 == 1'd0) | (empty_n_reg_2490 == 1'd1));
end

always @ (*) begin
    ap_predicate_op223_call_state12 = ((delay_line_stall_1_l_reg_2663_pp0_iter9_reg == 1'd0) | (empty_n_reg_2490_pp0_iter9_reg == 1'd1));
end

always @ (*) begin
    ap_predicate_op223_call_state12_state11 = ((delay_line_stall_1_l_reg_2663_pp0_iter8_reg == 1'd0) | (empty_n_reg_2490_pp0_iter8_reg == 1'd1));
end

always @ (*) begin
    ap_predicate_op289_write_state13 = (((empty_n_reg_2490_pp0_iter10_reg == 1'd1) & (1'd1 == and_ln498_28_reg_3067)) | ((delay_line_stall_1_l_reg_2663_pp0_iter10_reg == 1'd0) & (1'd1 == and_ln498_28_reg_3067)));
end

assign call_ret_i_process_4_fu_1056_ap_start = call_ret_i_process_4_fu_1056_ap_start_reg;

assign call_ret_i_process_4_fu_1056_p_in_0_valid_read = ap_phi_reg_pp0_iter2_temp_tagged_input_tr_66_reg_490;

assign call_ret_process_3_fu_914_ap_start = call_ret_process_3_fu_914_ap_start_reg;

assign call_ret_process_3_fu_914_p_in_0_valid_read = temp_tagged_output_t_96_reg_2677_pp0_iter9_reg;

assign call_ret_process_3_fu_914_p_in_10_valid_read = temp_tagged_output_t_126_reg_2827;

assign call_ret_process_3_fu_914_p_in_11_valid_read = temp_tagged_output_t_129_reg_2842;

assign call_ret_process_3_fu_914_p_in_12_valid_read = temp_tagged_output_t_132_reg_2857;

assign call_ret_process_3_fu_914_p_in_13_valid_read = temp_tagged_output_t_135_reg_2872;

assign call_ret_process_3_fu_914_p_in_14_valid_read = temp_tagged_output_t_138_reg_2887;

assign call_ret_process_3_fu_914_p_in_15_valid_read = temp_tagged_output_t_141_reg_2902;

assign call_ret_process_3_fu_914_p_in_1_valid_read = temp_tagged_output_t_99_reg_2692;

assign call_ret_process_3_fu_914_p_in_2_valid_read = temp_tagged_output_t_102_reg_2707;

assign call_ret_process_3_fu_914_p_in_3_valid_read = temp_tagged_output_t_105_reg_2722;

assign call_ret_process_3_fu_914_p_in_4_valid_read = temp_tagged_output_t_108_reg_2737;

assign call_ret_process_3_fu_914_p_in_5_valid_read = temp_tagged_output_t_111_reg_2752;

assign call_ret_process_3_fu_914_p_in_6_valid_read = temp_tagged_output_t_114_reg_2767;

assign call_ret_process_3_fu_914_p_in_7_valid_read = temp_tagged_output_t_117_reg_2782;

assign call_ret_process_3_fu_914_p_in_8_valid_read = temp_tagged_output_t_120_reg_2797;

assign call_ret_process_3_fu_914_p_in_9_valid_read = temp_tagged_output_t_123_reg_2812;

assign empty_n_fu_1206_p1 = p_sampleIn_V_superSa_nbread_fu_426_p2_0;

assign grp_genChain_2_fu_833_ap_start = grp_genChain_2_fu_833_ap_start_reg;

assign grp_genChain_2_fu_833_control_bits_V_55 = control_delayline_Ar_77_q0[3:0];

assign grp_genChain_2_fu_833_p_in_0_valid_read = call_ret_i_process_4_fu_1056_ap_return_44;

assign grp_genChain_2_fu_833_p_in_10_valid_read = call_ret_i_process_4_fu_1056_ap_return_14;

assign grp_genChain_2_fu_833_p_in_11_valid_read = call_ret_i_process_4_fu_1056_ap_return_11;

assign grp_genChain_2_fu_833_p_in_12_valid_read = call_ret_i_process_4_fu_1056_ap_return_8;

assign grp_genChain_2_fu_833_p_in_13_valid_read = call_ret_i_process_4_fu_1056_ap_return_5;

assign grp_genChain_2_fu_833_p_in_14_valid_read = call_ret_i_process_4_fu_1056_ap_return_2;

assign grp_genChain_2_fu_833_p_in_15_valid_read = delayline_Array_vali_97_q0;

assign grp_genChain_2_fu_833_p_in_1_valid_read = call_ret_i_process_4_fu_1056_ap_return_41;

assign grp_genChain_2_fu_833_p_in_2_valid_read = call_ret_i_process_4_fu_1056_ap_return_38;

assign grp_genChain_2_fu_833_p_in_3_valid_read = call_ret_i_process_4_fu_1056_ap_return_35;

assign grp_genChain_2_fu_833_p_in_4_valid_read = call_ret_i_process_4_fu_1056_ap_return_32;

assign grp_genChain_2_fu_833_p_in_5_valid_read = call_ret_i_process_4_fu_1056_ap_return_29;

assign grp_genChain_2_fu_833_p_in_6_valid_read = call_ret_i_process_4_fu_1056_ap_return_26;

assign grp_genChain_2_fu_833_p_in_7_valid_read = call_ret_i_process_4_fu_1056_ap_return_23;

assign grp_genChain_2_fu_833_p_in_8_valid_read = call_ret_i_process_4_fu_1056_ap_return_20;

assign grp_genChain_2_fu_833_p_in_9_valid_read = call_ret_i_process_4_fu_1056_ap_return_17;

assign icmp_ln436_fu_1562_p2 = ((ap_phi_mux_t_047_phi_fu_458_p6 == 9'd270) ? 1'b1 : 1'b0);

assign icmp_ln457_fu_1544_p2 = ((sample_in_read_count_4 != 8'd255) ? 1'b1 : 1'b0);

assign p_sampleIn_V_superSa_nbread_fu_426_p2_0 = p_sampleIn_V_superSample_empty_n;

assign p_sampleOut_V_superSample_din = {{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{commuted_output_samp_90_reg_3062}, {commuted_output_samp_89_reg_3057}}, {commuted_output_samp_88_reg_3052}}, {commuted_output_samp_87_reg_3047}}, {commuted_output_samp_86_reg_3042}}, {commuted_output_samp_85_reg_3037}}, {commuted_output_samp_84_reg_3032}}, {commuted_output_samp_83_reg_3027}}, {commuted_output_samp_82_reg_3022}}, {commuted_output_samp_81_reg_3017}}, {commuted_output_samp_80_reg_3012}}, {commuted_output_samp_79_reg_3007}}, {commuted_output_samp_78_reg_3002}}, {commuted_output_samp_77_reg_2997}}, {commuted_output_samp_76_reg_2992}}, {commuted_output_samp_reg_2907}}, {commuted_output_samp_75_reg_2987}}, {commuted_output_samp_74_reg_2982}}, {commuted_output_samp_73_reg_2977}}, {commuted_output_samp_72_reg_2972}}, {commuted_output_samp_71_reg_2967}}, {commuted_output_samp_70_reg_2962}}, {commuted_output_samp_69_reg_2957}}, {commuted_output_samp_68_reg_2952}}, {commuted_output_samp_67_reg_2947}}, {commuted_output_samp_66_reg_2942}}, {commuted_output_samp_65_reg_2937}}, {commuted_output_samp_64_reg_2932}}, {commuted_output_samp_63_reg_2927}}, {commuted_output_samp_62_reg_2922}}, {commuted_output_samp_61_reg_2917}}, {commuted_output_samp_91_reg_2912}};

assign t_fu_1528_p2 = (9'd1 + ap_phi_mux_t_047_phi_fu_458_p6);

assign trunc_ln203_fu_1214_p1 = p_sampleIn_V_superSample_dout[15:0];

assign zext_ln66_fu_1856_p1 = control_bits_V_4;

endmodule //streamingDataCommuto_1
