
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.138333                       # Number of seconds simulated
sim_ticks                                138332766500                       # Number of ticks simulated
final_tick                               138332766500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 948232                       # Simulator instruction rate (inst/s)
host_op_rate                                  1008071                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             3002889878                       # Simulator tick rate (ticks/s)
host_mem_usage                                 658812                       # Number of bytes of host memory used
host_seconds                                    46.07                       # Real time elapsed on the host
sim_insts                                    43681713                       # Number of instructions simulated
sim_ops                                      46438302                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 138332766500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst          117744                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data         5253472                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            5371216                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst       117744                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        117744                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks       352048                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          352048                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst             7359                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data           328342                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              335701                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks         22003                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              22003                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst             851165                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data           37977062                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              38828227                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst        851165                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           851165                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks         2544936                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total              2544936                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks         2544936                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst            851165                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data          37977062                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             41373162                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                      335701                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      22003                       # Number of write requests accepted
system.mem_ctrls.readBursts                    335701                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    22003                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM               21292032                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  192832                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  986688                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 5371216                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               352048                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                   3013                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  6554                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             61738                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             63603                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             22620                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               550                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               929                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              3811                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              7244                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             19299                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               728                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               710                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10               72                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              702                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              594                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            29849                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            59082                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            61157                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               307                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               310                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               447                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                14                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                18                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               252                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              3242                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              9943                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12              115                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13              242                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              267                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              260                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  138332688500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                335701                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                22003                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  332614                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                      74                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    736                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    742                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    870                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    873                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    874                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    872                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    872                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    872                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    872                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    873                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    872                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    875                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    872                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    872                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    872                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    872                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    872                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    871                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        47437                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    469.632397                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   283.845720                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   389.525683                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        12240     25.80%     25.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         8554     18.03%     43.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         3225      6.80%     50.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         2444      5.15%     55.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         3633      7.66%     63.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         2809      5.92%     69.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         1530      3.23%     72.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         1125      2.37%     74.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        11877     25.04%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        47437                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          871                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     380.719862                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    214.028093                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    423.650023                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255           424     48.68%     48.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511          195     22.39%     71.07% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767          149     17.11%     88.17% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-1023           57      6.54%     94.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1279           19      2.18%     96.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1535            9      1.03%     97.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1791            6      0.69%     98.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-2047            3      0.34%     98.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2303            3      0.34%     99.31% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2559            1      0.11%     99.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-2815            2      0.23%     99.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2816-3071            1      0.11%     99.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3327            1      0.11%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4608-4863            1      0.11%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           871                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          871                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.700344                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.684921                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.719826                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              130     14.93%     14.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                5      0.57%     15.50% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              732     84.04%     99.54% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                4      0.46%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           871                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                   5907411000                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat             12145311000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                 1663440000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     17756.61                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                36506.61                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       153.92                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         7.13                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     38.83                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      2.54                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.26                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.20                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.06                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.73                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                   286665                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   13997                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 86.17                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                90.60                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     386723.91                       # Average gap between requests
system.mem_ctrls.pageHitRate                    86.36                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                215842200                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                114707670                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy              1283729160                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy               75862260                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         11208575040.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy           5030496810                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy            410907840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy     35676098790                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy     14617952640                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy       3416095680                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy            72056935770                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            520.895646                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime         126215960500                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE    591287500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF    4753588000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF   9911441750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN  38067574750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT    6771712500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN  78237162000                       # Time in different power states
system.mem_ctrls_1.actEnergy                122900820                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                 65315745                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy              1091663160                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                4614480                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         8483875920.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy           3560419500                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy            383625120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy     25013811030                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy     11352089280                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy      11911125600                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy            61991790675                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            448.135263                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime         129520392750                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE    603993000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF    3601194000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF  45102992500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN  29562740750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT    4607145000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN  54854701250                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED 138332766500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 138332766500                       # Cumulative time (in ticks) in various power states
system.cpu.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 138332766500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 138332766500                       # Cumulative time (in ticks) in various power states
system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 138332766500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.workload.numSyscalls                   239                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON    138332766500                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                        276665533                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                    43681713                       # Number of instructions committed
system.cpu.committedOps                      46438302                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses              36550918                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                     16                       # Number of float alu accesses
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_func_calls                      479840                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts      9756863                       # number of instructions that are conditional controls
system.cpu.num_int_insts                     36550918                       # number of integer instructions
system.cpu.num_fp_insts                            16                       # number of float instructions
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_int_register_reads            62405351                       # number of times the integer registers were read
system.cpu.num_int_register_writes           21331329                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                   16                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.num_cc_register_reads            167328417                       # number of times the CC registers were read
system.cpu.num_cc_register_writes            30215580                       # number of times the CC registers were written
system.cpu.num_mem_refs                      14199999                       # number of memory refs
system.cpu.num_load_insts                     9180680                       # Number of load instructions
system.cpu.num_store_insts                    5019319                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                  276665533                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                          10612420                       # Number of branches fetched
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                  32367987     69.48%     69.48% # Class of executed instruction
system.cpu.op_class::IntMult                    19468      0.04%     69.52% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::FloatAdd                       0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::MemRead                  9180680     19.71%     89.23% # Class of executed instruction
system.cpu.op_class::MemWrite                 5019303     10.77%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                 16      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                   46587454                       # Class of executed instruction
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 138332766500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements           2585740                       # number of replacements
system.cpu.dcache.tags.tagsinuse           127.985670                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            11577055                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           2585868                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              4.477048                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle          40949500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   127.985670                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.999888                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999888                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           26                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           88                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           12                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          59237560                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         59237560                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 138332766500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data      6635526                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         6635526                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data      4751069                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        4751069                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data        95230                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        95230                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data        95230                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        95230                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data      11386595                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         11386595                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data     11386595                       # number of overall hits
system.cpu.dcache.overall_hits::total        11386595                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data      2474536                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       2474536                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data       111332                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       111332                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data      2585868                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        2585868                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data      2585868                       # number of overall misses
system.cpu.dcache.overall_misses::total       2585868                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data  56481101500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  56481101500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data   2240436000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   2240436000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data  58721537500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  58721537500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data  58721537500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  58721537500                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data      9110062                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      9110062                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data      4862401                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      4862401                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data        95230                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        95230                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data        95230                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        95230                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data     13972463                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     13972463                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data     13972463                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     13972463                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.271627                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.271627                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.022897                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.022897                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.185069                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.185069                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.185069                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.185069                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 22824.926168                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 22824.926168                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 20123.917652                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 20123.917652                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 22708.636906                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 22708.636906                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 22708.636906                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 22708.636906                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks      1808249                       # number of writebacks
system.cpu.dcache.writebacks::total           1808249                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data      2474536                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      2474536                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data       111332                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       111332                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data      2585868                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      2585868                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data      2585868                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      2585868                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data  54006565500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  54006565500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data   2129104000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   2129104000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data  56135669500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  56135669500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data  56135669500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  56135669500                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.271627                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.271627                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.022897                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.022897                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.185069                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.185069                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.185069                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.185069                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 21824.926168                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 21824.926168                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 19123.917652                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 19123.917652                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 21708.636906                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 21708.636906                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 21708.636906                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 21708.636906                       # average overall mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 138332766500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements           1978141                       # number of replacements
system.cpu.icache.tags.tagsinuse           127.980199                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            41835748                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs           1978269                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             21.147654                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle          95394500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   127.980199                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.999845                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999845                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           57                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           59                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           11                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          45792286                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         45792286                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 138332766500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst     41835748                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        41835748                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst      41835748                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         41835748                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst     41835748                       # number of overall hits
system.cpu.icache.overall_hits::total        41835748                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst      1978269                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total       1978269                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst      1978269                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total        1978269                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst      1978269                       # number of overall misses
system.cpu.icache.overall_misses::total       1978269                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst  26260997000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  26260997000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst  26260997000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  26260997000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst  26260997000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  26260997000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst     43814017                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     43814017                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst     43814017                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     43814017                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst     43814017                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     43814017                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.045152                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.045152                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.045152                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.045152                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.045152                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.045152                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 13274.735135                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 13274.735135                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 13274.735135                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 13274.735135                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 13274.735135                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 13274.735135                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks      1978141                       # number of writebacks
system.cpu.icache.writebacks::total           1978141                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::cpu.inst      1978269                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total      1978269                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst      1978269                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total      1978269                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst      1978269                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total      1978269                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst  24282728000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  24282728000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst  24282728000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  24282728000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst  24282728000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  24282728000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.045152                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.045152                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.045152                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.045152                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.045152                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.045152                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 12274.735135                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 12274.735135                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 12274.735135                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 12274.735135                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 12274.735135                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 12274.735135                       # average overall mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 138332766500                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements                    339327                       # number of replacements
system.l2.tags.tagsinuse                  1023.582088                       # Cycle average of tags in use
system.l2.tags.total_refs                     8776789                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    340351                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     25.787464                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                1600716000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks       55.602985                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst         91.456611                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data        876.522492                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.054300                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.089313                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.855979                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999592                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1024                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          119                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          621                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          186                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3           64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4           34                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 146218623                       # Number of tag accesses
system.l2.tags.data_accesses                146218623                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 138332766500                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks      1808249                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          1808249                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks      1967717                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          1967717                       # number of WritebackClean hits
system.l2.ReadExReq_hits::cpu.data             105405                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                105405                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst         1970910                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total            1970910                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data        2152121                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           2152121                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst               1970910                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data               2257526                       # number of demand (read+write) hits
system.l2.demand_hits::total                  4228436                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst              1970910                       # number of overall hits
system.l2.overall_hits::cpu.data              2257526                       # number of overall hits
system.l2.overall_hits::total                 4228436                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data             5927                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                5927                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst          7359                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             7359                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data       322415                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          322415                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                7359                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data              328342                       # number of demand (read+write) misses
system.l2.demand_misses::total                 335701                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst               7359                       # number of overall misses
system.l2.overall_misses::cpu.data             328342                       # number of overall misses
system.l2.overall_misses::total                335701                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data    855353500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     855353500                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst    610326500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    610326500                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data  27697257000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  27697257000                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst     610326500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data   28552610500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      29162937000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst    610326500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data  28552610500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     29162937000                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks      1808249                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      1808249                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks      1967717                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      1967717                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data         111332                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            111332                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst      1978269                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        1978269                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data      2474536                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       2474536                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst           1978269                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data           2585868                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              4564137                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst          1978269                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data          2585868                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             4564137                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.053237                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.053237                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.003720                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.003720                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.130293                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.130293                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.003720                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.126976                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.073552                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.003720                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.126976                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.073552                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 144314.746077                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 144314.746077                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 82936.064683                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 82936.064683                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 85905.609230                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 85905.609230                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 82936.064683                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 86959.970092                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 86871.760882                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 82936.064683                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 86959.970092                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 86871.760882                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::writebacks                22003                       # number of writebacks
system.l2.writebacks::total                     22003                       # number of writebacks
system.l2.CleanEvict_mshr_misses::writebacks          252                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           252                       # number of CleanEvict MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data         5927                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           5927                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst         7359                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         7359                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data       322415                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       322415                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst           7359                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data         328342                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            335701                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst          7359                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data        328342                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           335701                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::cpu.data    796083500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    796083500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst    536736500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    536736500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data  24473107000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  24473107000                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst    536736500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data  25269190500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  25805927000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst    536736500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data  25269190500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  25805927000                       # number of overall MSHR miss cycles
system.l2.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.053237                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.053237                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.003720                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.003720                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.130293                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.130293                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.003720                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.126976                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.073552                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.003720                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.126976                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.073552                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 134314.746077                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 134314.746077                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 72936.064683                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 72936.064683                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 75905.609230                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 75905.609230                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 72936.064683                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 76959.970092                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 76871.760882                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 72936.064683                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 76959.970092                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 76871.760882                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests        670352                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests       334651                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 138332766500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             329774                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        22003                       # Transaction distribution
system.membus.trans_dist::CleanEvict           312648                       # Transaction distribution
system.membus.trans_dist::ReadExReq              5927                       # Transaction distribution
system.membus.trans_dist::ReadExResp             5927                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        329774                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      1006053                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1006053                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      5723264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 5723264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            335701                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  335701    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              335701                       # Request fanout histogram
system.membus.reqLayer0.occupancy           693445500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy          765108000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.6                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests      9128018                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests      4563882                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests        10626                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops           4928                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops         4928                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 138332766500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           4452805                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1830252                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      1978141                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         1094815                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           111332                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          111332                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       1978269                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      2474536                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side      5934679                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      7757476                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              13692155                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side     63302560                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     70305872                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              133608432                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          339327                       # Total snoops (count)
system.tol2bus.snoopTraffic                    352048                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          4903464                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.003172                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.056233                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                4887909     99.68%     99.68% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  15555      0.32%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            4903464                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         6457204000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              4.7                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        1978269000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             1.4                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        2585868000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.9                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
