
TAIKO.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001e4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000142fc  080001e8  080001e8  000101e8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000c15c  080144e8  080144e8  000244e8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08020644  08020644  0004d9c0  2**0
                  CONTENTS
  4 .ARM          00000000  08020644  08020644  0004d9c0  2**0
                  CONTENTS
  5 .preinit_array 00000000  08020644  08020644  0004d9c0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08020644  08020644  00030644  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08020648  08020648  00030648  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000d9c0  20000000  0802064c  00040000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001320  2000d9c0  0802e00c  0004d9c0  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  2000ece0  0802e00c  0004ece0  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0004d9c0  2**0
                  CONTENTS, READONLY
 12 .debug_info   00022dc3  00000000  00000000  0004d9e9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00005317  00000000  00000000  000707ac  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001fb8  00000000  00000000  00075ac8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001d58  00000000  00000000  00077a80  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002117d  00000000  00000000  000797d8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000281bb  00000000  00000000  0009a955  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000b02b2  00000000  00000000  000c2b10  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  00172dc2  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00009834  00000000  00000000  00172e14  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e8 <__do_global_dtors_aux>:
 80001e8:	b510      	push	{r4, lr}
 80001ea:	4c05      	ldr	r4, [pc, #20]	; (8000200 <__do_global_dtors_aux+0x18>)
 80001ec:	7823      	ldrb	r3, [r4, #0]
 80001ee:	b933      	cbnz	r3, 80001fe <__do_global_dtors_aux+0x16>
 80001f0:	4b04      	ldr	r3, [pc, #16]	; (8000204 <__do_global_dtors_aux+0x1c>)
 80001f2:	b113      	cbz	r3, 80001fa <__do_global_dtors_aux+0x12>
 80001f4:	4804      	ldr	r0, [pc, #16]	; (8000208 <__do_global_dtors_aux+0x20>)
 80001f6:	f3af 8000 	nop.w
 80001fa:	2301      	movs	r3, #1
 80001fc:	7023      	strb	r3, [r4, #0]
 80001fe:	bd10      	pop	{r4, pc}
 8000200:	2000d9c0 	.word	0x2000d9c0
 8000204:	00000000 	.word	0x00000000
 8000208:	080144cc 	.word	0x080144cc

0800020c <frame_dummy>:
 800020c:	b508      	push	{r3, lr}
 800020e:	4b03      	ldr	r3, [pc, #12]	; (800021c <frame_dummy+0x10>)
 8000210:	b11b      	cbz	r3, 800021a <frame_dummy+0xe>
 8000212:	4903      	ldr	r1, [pc, #12]	; (8000220 <frame_dummy+0x14>)
 8000214:	4803      	ldr	r0, [pc, #12]	; (8000224 <frame_dummy+0x18>)
 8000216:	f3af 8000 	nop.w
 800021a:	bd08      	pop	{r3, pc}
 800021c:	00000000 	.word	0x00000000
 8000220:	2000d9c4 	.word	0x2000d9c4
 8000224:	080144cc 	.word	0x080144cc

08000228 <strlen>:
 8000228:	4603      	mov	r3, r0
 800022a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800022e:	2a00      	cmp	r2, #0
 8000230:	d1fb      	bne.n	800022a <strlen+0x2>
 8000232:	1a18      	subs	r0, r3, r0
 8000234:	3801      	subs	r0, #1
 8000236:	4770      	bx	lr

08000238 <__aeabi_drsub>:
 8000238:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 800023c:	e002      	b.n	8000244 <__adddf3>
 800023e:	bf00      	nop

08000240 <__aeabi_dsub>:
 8000240:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

08000244 <__adddf3>:
 8000244:	b530      	push	{r4, r5, lr}
 8000246:	ea4f 0441 	mov.w	r4, r1, lsl #1
 800024a:	ea4f 0543 	mov.w	r5, r3, lsl #1
 800024e:	ea94 0f05 	teq	r4, r5
 8000252:	bf08      	it	eq
 8000254:	ea90 0f02 	teqeq	r0, r2
 8000258:	bf1f      	itttt	ne
 800025a:	ea54 0c00 	orrsne.w	ip, r4, r0
 800025e:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000262:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000266:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800026a:	f000 80e2 	beq.w	8000432 <__adddf3+0x1ee>
 800026e:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000272:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000276:	bfb8      	it	lt
 8000278:	426d      	neglt	r5, r5
 800027a:	dd0c      	ble.n	8000296 <__adddf3+0x52>
 800027c:	442c      	add	r4, r5
 800027e:	ea80 0202 	eor.w	r2, r0, r2
 8000282:	ea81 0303 	eor.w	r3, r1, r3
 8000286:	ea82 0000 	eor.w	r0, r2, r0
 800028a:	ea83 0101 	eor.w	r1, r3, r1
 800028e:	ea80 0202 	eor.w	r2, r0, r2
 8000292:	ea81 0303 	eor.w	r3, r1, r3
 8000296:	2d36      	cmp	r5, #54	; 0x36
 8000298:	bf88      	it	hi
 800029a:	bd30      	pophi	{r4, r5, pc}
 800029c:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002a0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002a4:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002a8:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002ac:	d002      	beq.n	80002b4 <__adddf3+0x70>
 80002ae:	4240      	negs	r0, r0
 80002b0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002b4:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80002b8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80002bc:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002c0:	d002      	beq.n	80002c8 <__adddf3+0x84>
 80002c2:	4252      	negs	r2, r2
 80002c4:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80002c8:	ea94 0f05 	teq	r4, r5
 80002cc:	f000 80a7 	beq.w	800041e <__adddf3+0x1da>
 80002d0:	f1a4 0401 	sub.w	r4, r4, #1
 80002d4:	f1d5 0e20 	rsbs	lr, r5, #32
 80002d8:	db0d      	blt.n	80002f6 <__adddf3+0xb2>
 80002da:	fa02 fc0e 	lsl.w	ip, r2, lr
 80002de:	fa22 f205 	lsr.w	r2, r2, r5
 80002e2:	1880      	adds	r0, r0, r2
 80002e4:	f141 0100 	adc.w	r1, r1, #0
 80002e8:	fa03 f20e 	lsl.w	r2, r3, lr
 80002ec:	1880      	adds	r0, r0, r2
 80002ee:	fa43 f305 	asr.w	r3, r3, r5
 80002f2:	4159      	adcs	r1, r3
 80002f4:	e00e      	b.n	8000314 <__adddf3+0xd0>
 80002f6:	f1a5 0520 	sub.w	r5, r5, #32
 80002fa:	f10e 0e20 	add.w	lr, lr, #32
 80002fe:	2a01      	cmp	r2, #1
 8000300:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000304:	bf28      	it	cs
 8000306:	f04c 0c02 	orrcs.w	ip, ip, #2
 800030a:	fa43 f305 	asr.w	r3, r3, r5
 800030e:	18c0      	adds	r0, r0, r3
 8000310:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8000314:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000318:	d507      	bpl.n	800032a <__adddf3+0xe6>
 800031a:	f04f 0e00 	mov.w	lr, #0
 800031e:	f1dc 0c00 	rsbs	ip, ip, #0
 8000322:	eb7e 0000 	sbcs.w	r0, lr, r0
 8000326:	eb6e 0101 	sbc.w	r1, lr, r1
 800032a:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 800032e:	d31b      	bcc.n	8000368 <__adddf3+0x124>
 8000330:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 8000334:	d30c      	bcc.n	8000350 <__adddf3+0x10c>
 8000336:	0849      	lsrs	r1, r1, #1
 8000338:	ea5f 0030 	movs.w	r0, r0, rrx
 800033c:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000340:	f104 0401 	add.w	r4, r4, #1
 8000344:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000348:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 800034c:	f080 809a 	bcs.w	8000484 <__adddf3+0x240>
 8000350:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000354:	bf08      	it	eq
 8000356:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800035a:	f150 0000 	adcs.w	r0, r0, #0
 800035e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000362:	ea41 0105 	orr.w	r1, r1, r5
 8000366:	bd30      	pop	{r4, r5, pc}
 8000368:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 800036c:	4140      	adcs	r0, r0
 800036e:	eb41 0101 	adc.w	r1, r1, r1
 8000372:	3c01      	subs	r4, #1
 8000374:	bf28      	it	cs
 8000376:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 800037a:	d2e9      	bcs.n	8000350 <__adddf3+0x10c>
 800037c:	f091 0f00 	teq	r1, #0
 8000380:	bf04      	itt	eq
 8000382:	4601      	moveq	r1, r0
 8000384:	2000      	moveq	r0, #0
 8000386:	fab1 f381 	clz	r3, r1
 800038a:	bf08      	it	eq
 800038c:	3320      	addeq	r3, #32
 800038e:	f1a3 030b 	sub.w	r3, r3, #11
 8000392:	f1b3 0220 	subs.w	r2, r3, #32
 8000396:	da0c      	bge.n	80003b2 <__adddf3+0x16e>
 8000398:	320c      	adds	r2, #12
 800039a:	dd08      	ble.n	80003ae <__adddf3+0x16a>
 800039c:	f102 0c14 	add.w	ip, r2, #20
 80003a0:	f1c2 020c 	rsb	r2, r2, #12
 80003a4:	fa01 f00c 	lsl.w	r0, r1, ip
 80003a8:	fa21 f102 	lsr.w	r1, r1, r2
 80003ac:	e00c      	b.n	80003c8 <__adddf3+0x184>
 80003ae:	f102 0214 	add.w	r2, r2, #20
 80003b2:	bfd8      	it	le
 80003b4:	f1c2 0c20 	rsble	ip, r2, #32
 80003b8:	fa01 f102 	lsl.w	r1, r1, r2
 80003bc:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003c0:	bfdc      	itt	le
 80003c2:	ea41 010c 	orrle.w	r1, r1, ip
 80003c6:	4090      	lslle	r0, r2
 80003c8:	1ae4      	subs	r4, r4, r3
 80003ca:	bfa2      	ittt	ge
 80003cc:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80003d0:	4329      	orrge	r1, r5
 80003d2:	bd30      	popge	{r4, r5, pc}
 80003d4:	ea6f 0404 	mvn.w	r4, r4
 80003d8:	3c1f      	subs	r4, #31
 80003da:	da1c      	bge.n	8000416 <__adddf3+0x1d2>
 80003dc:	340c      	adds	r4, #12
 80003de:	dc0e      	bgt.n	80003fe <__adddf3+0x1ba>
 80003e0:	f104 0414 	add.w	r4, r4, #20
 80003e4:	f1c4 0220 	rsb	r2, r4, #32
 80003e8:	fa20 f004 	lsr.w	r0, r0, r4
 80003ec:	fa01 f302 	lsl.w	r3, r1, r2
 80003f0:	ea40 0003 	orr.w	r0, r0, r3
 80003f4:	fa21 f304 	lsr.w	r3, r1, r4
 80003f8:	ea45 0103 	orr.w	r1, r5, r3
 80003fc:	bd30      	pop	{r4, r5, pc}
 80003fe:	f1c4 040c 	rsb	r4, r4, #12
 8000402:	f1c4 0220 	rsb	r2, r4, #32
 8000406:	fa20 f002 	lsr.w	r0, r0, r2
 800040a:	fa01 f304 	lsl.w	r3, r1, r4
 800040e:	ea40 0003 	orr.w	r0, r0, r3
 8000412:	4629      	mov	r1, r5
 8000414:	bd30      	pop	{r4, r5, pc}
 8000416:	fa21 f004 	lsr.w	r0, r1, r4
 800041a:	4629      	mov	r1, r5
 800041c:	bd30      	pop	{r4, r5, pc}
 800041e:	f094 0f00 	teq	r4, #0
 8000422:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 8000426:	bf06      	itte	eq
 8000428:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 800042c:	3401      	addeq	r4, #1
 800042e:	3d01      	subne	r5, #1
 8000430:	e74e      	b.n	80002d0 <__adddf3+0x8c>
 8000432:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000436:	bf18      	it	ne
 8000438:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800043c:	d029      	beq.n	8000492 <__adddf3+0x24e>
 800043e:	ea94 0f05 	teq	r4, r5
 8000442:	bf08      	it	eq
 8000444:	ea90 0f02 	teqeq	r0, r2
 8000448:	d005      	beq.n	8000456 <__adddf3+0x212>
 800044a:	ea54 0c00 	orrs.w	ip, r4, r0
 800044e:	bf04      	itt	eq
 8000450:	4619      	moveq	r1, r3
 8000452:	4610      	moveq	r0, r2
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	ea91 0f03 	teq	r1, r3
 800045a:	bf1e      	ittt	ne
 800045c:	2100      	movne	r1, #0
 800045e:	2000      	movne	r0, #0
 8000460:	bd30      	popne	{r4, r5, pc}
 8000462:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000466:	d105      	bne.n	8000474 <__adddf3+0x230>
 8000468:	0040      	lsls	r0, r0, #1
 800046a:	4149      	adcs	r1, r1
 800046c:	bf28      	it	cs
 800046e:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8000472:	bd30      	pop	{r4, r5, pc}
 8000474:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000478:	bf3c      	itt	cc
 800047a:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 800047e:	bd30      	popcc	{r4, r5, pc}
 8000480:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000484:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000488:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800048c:	f04f 0000 	mov.w	r0, #0
 8000490:	bd30      	pop	{r4, r5, pc}
 8000492:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000496:	bf1a      	itte	ne
 8000498:	4619      	movne	r1, r3
 800049a:	4610      	movne	r0, r2
 800049c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004a0:	bf1c      	itt	ne
 80004a2:	460b      	movne	r3, r1
 80004a4:	4602      	movne	r2, r0
 80004a6:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004aa:	bf06      	itte	eq
 80004ac:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004b0:	ea91 0f03 	teqeq	r1, r3
 80004b4:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80004b8:	bd30      	pop	{r4, r5, pc}
 80004ba:	bf00      	nop

080004bc <__aeabi_ui2d>:
 80004bc:	f090 0f00 	teq	r0, #0
 80004c0:	bf04      	itt	eq
 80004c2:	2100      	moveq	r1, #0
 80004c4:	4770      	bxeq	lr
 80004c6:	b530      	push	{r4, r5, lr}
 80004c8:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004cc:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004d0:	f04f 0500 	mov.w	r5, #0
 80004d4:	f04f 0100 	mov.w	r1, #0
 80004d8:	e750      	b.n	800037c <__adddf3+0x138>
 80004da:	bf00      	nop

080004dc <__aeabi_i2d>:
 80004dc:	f090 0f00 	teq	r0, #0
 80004e0:	bf04      	itt	eq
 80004e2:	2100      	moveq	r1, #0
 80004e4:	4770      	bxeq	lr
 80004e6:	b530      	push	{r4, r5, lr}
 80004e8:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004ec:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004f0:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 80004f4:	bf48      	it	mi
 80004f6:	4240      	negmi	r0, r0
 80004f8:	f04f 0100 	mov.w	r1, #0
 80004fc:	e73e      	b.n	800037c <__adddf3+0x138>
 80004fe:	bf00      	nop

08000500 <__aeabi_f2d>:
 8000500:	0042      	lsls	r2, r0, #1
 8000502:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000506:	ea4f 0131 	mov.w	r1, r1, rrx
 800050a:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800050e:	bf1f      	itttt	ne
 8000510:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 8000514:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000518:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 800051c:	4770      	bxne	lr
 800051e:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 8000522:	bf08      	it	eq
 8000524:	4770      	bxeq	lr
 8000526:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 800052a:	bf04      	itt	eq
 800052c:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000530:	4770      	bxeq	lr
 8000532:	b530      	push	{r4, r5, lr}
 8000534:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000538:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800053c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000540:	e71c      	b.n	800037c <__adddf3+0x138>
 8000542:	bf00      	nop

08000544 <__aeabi_ul2d>:
 8000544:	ea50 0201 	orrs.w	r2, r0, r1
 8000548:	bf08      	it	eq
 800054a:	4770      	bxeq	lr
 800054c:	b530      	push	{r4, r5, lr}
 800054e:	f04f 0500 	mov.w	r5, #0
 8000552:	e00a      	b.n	800056a <__aeabi_l2d+0x16>

08000554 <__aeabi_l2d>:
 8000554:	ea50 0201 	orrs.w	r2, r0, r1
 8000558:	bf08      	it	eq
 800055a:	4770      	bxeq	lr
 800055c:	b530      	push	{r4, r5, lr}
 800055e:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 8000562:	d502      	bpl.n	800056a <__aeabi_l2d+0x16>
 8000564:	4240      	negs	r0, r0
 8000566:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800056a:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800056e:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000572:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000576:	f43f aed8 	beq.w	800032a <__adddf3+0xe6>
 800057a:	f04f 0203 	mov.w	r2, #3
 800057e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000582:	bf18      	it	ne
 8000584:	3203      	addne	r2, #3
 8000586:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800058a:	bf18      	it	ne
 800058c:	3203      	addne	r2, #3
 800058e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000592:	f1c2 0320 	rsb	r3, r2, #32
 8000596:	fa00 fc03 	lsl.w	ip, r0, r3
 800059a:	fa20 f002 	lsr.w	r0, r0, r2
 800059e:	fa01 fe03 	lsl.w	lr, r1, r3
 80005a2:	ea40 000e 	orr.w	r0, r0, lr
 80005a6:	fa21 f102 	lsr.w	r1, r1, r2
 80005aa:	4414      	add	r4, r2
 80005ac:	e6bd      	b.n	800032a <__adddf3+0xe6>
 80005ae:	bf00      	nop

080005b0 <__aeabi_dmul>:
 80005b0:	b570      	push	{r4, r5, r6, lr}
 80005b2:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005b6:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80005ba:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80005be:	bf1d      	ittte	ne
 80005c0:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80005c4:	ea94 0f0c 	teqne	r4, ip
 80005c8:	ea95 0f0c 	teqne	r5, ip
 80005cc:	f000 f8de 	bleq	800078c <__aeabi_dmul+0x1dc>
 80005d0:	442c      	add	r4, r5
 80005d2:	ea81 0603 	eor.w	r6, r1, r3
 80005d6:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80005da:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80005de:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80005e2:	bf18      	it	ne
 80005e4:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80005e8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005ec:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80005f0:	d038      	beq.n	8000664 <__aeabi_dmul+0xb4>
 80005f2:	fba0 ce02 	umull	ip, lr, r0, r2
 80005f6:	f04f 0500 	mov.w	r5, #0
 80005fa:	fbe1 e502 	umlal	lr, r5, r1, r2
 80005fe:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 8000602:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000606:	f04f 0600 	mov.w	r6, #0
 800060a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800060e:	f09c 0f00 	teq	ip, #0
 8000612:	bf18      	it	ne
 8000614:	f04e 0e01 	orrne.w	lr, lr, #1
 8000618:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 800061c:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000620:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 8000624:	d204      	bcs.n	8000630 <__aeabi_dmul+0x80>
 8000626:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800062a:	416d      	adcs	r5, r5
 800062c:	eb46 0606 	adc.w	r6, r6, r6
 8000630:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000634:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000638:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800063c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000640:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000644:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000648:	bf88      	it	hi
 800064a:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800064e:	d81e      	bhi.n	800068e <__aeabi_dmul+0xde>
 8000650:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 8000654:	bf08      	it	eq
 8000656:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800065a:	f150 0000 	adcs.w	r0, r0, #0
 800065e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000662:	bd70      	pop	{r4, r5, r6, pc}
 8000664:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000668:	ea46 0101 	orr.w	r1, r6, r1
 800066c:	ea40 0002 	orr.w	r0, r0, r2
 8000670:	ea81 0103 	eor.w	r1, r1, r3
 8000674:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000678:	bfc2      	ittt	gt
 800067a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800067e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000682:	bd70      	popgt	{r4, r5, r6, pc}
 8000684:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000688:	f04f 0e00 	mov.w	lr, #0
 800068c:	3c01      	subs	r4, #1
 800068e:	f300 80ab 	bgt.w	80007e8 <__aeabi_dmul+0x238>
 8000692:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8000696:	bfde      	ittt	le
 8000698:	2000      	movle	r0, #0
 800069a:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 800069e:	bd70      	pople	{r4, r5, r6, pc}
 80006a0:	f1c4 0400 	rsb	r4, r4, #0
 80006a4:	3c20      	subs	r4, #32
 80006a6:	da35      	bge.n	8000714 <__aeabi_dmul+0x164>
 80006a8:	340c      	adds	r4, #12
 80006aa:	dc1b      	bgt.n	80006e4 <__aeabi_dmul+0x134>
 80006ac:	f104 0414 	add.w	r4, r4, #20
 80006b0:	f1c4 0520 	rsb	r5, r4, #32
 80006b4:	fa00 f305 	lsl.w	r3, r0, r5
 80006b8:	fa20 f004 	lsr.w	r0, r0, r4
 80006bc:	fa01 f205 	lsl.w	r2, r1, r5
 80006c0:	ea40 0002 	orr.w	r0, r0, r2
 80006c4:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80006c8:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80006cc:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006d0:	fa21 f604 	lsr.w	r6, r1, r4
 80006d4:	eb42 0106 	adc.w	r1, r2, r6
 80006d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006dc:	bf08      	it	eq
 80006de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006e2:	bd70      	pop	{r4, r5, r6, pc}
 80006e4:	f1c4 040c 	rsb	r4, r4, #12
 80006e8:	f1c4 0520 	rsb	r5, r4, #32
 80006ec:	fa00 f304 	lsl.w	r3, r0, r4
 80006f0:	fa20 f005 	lsr.w	r0, r0, r5
 80006f4:	fa01 f204 	lsl.w	r2, r1, r4
 80006f8:	ea40 0002 	orr.w	r0, r0, r2
 80006fc:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000700:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000704:	f141 0100 	adc.w	r1, r1, #0
 8000708:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800070c:	bf08      	it	eq
 800070e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000712:	bd70      	pop	{r4, r5, r6, pc}
 8000714:	f1c4 0520 	rsb	r5, r4, #32
 8000718:	fa00 f205 	lsl.w	r2, r0, r5
 800071c:	ea4e 0e02 	orr.w	lr, lr, r2
 8000720:	fa20 f304 	lsr.w	r3, r0, r4
 8000724:	fa01 f205 	lsl.w	r2, r1, r5
 8000728:	ea43 0302 	orr.w	r3, r3, r2
 800072c:	fa21 f004 	lsr.w	r0, r1, r4
 8000730:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000734:	fa21 f204 	lsr.w	r2, r1, r4
 8000738:	ea20 0002 	bic.w	r0, r0, r2
 800073c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000740:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000744:	bf08      	it	eq
 8000746:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800074a:	bd70      	pop	{r4, r5, r6, pc}
 800074c:	f094 0f00 	teq	r4, #0
 8000750:	d10f      	bne.n	8000772 <__aeabi_dmul+0x1c2>
 8000752:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 8000756:	0040      	lsls	r0, r0, #1
 8000758:	eb41 0101 	adc.w	r1, r1, r1
 800075c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000760:	bf08      	it	eq
 8000762:	3c01      	subeq	r4, #1
 8000764:	d0f7      	beq.n	8000756 <__aeabi_dmul+0x1a6>
 8000766:	ea41 0106 	orr.w	r1, r1, r6
 800076a:	f095 0f00 	teq	r5, #0
 800076e:	bf18      	it	ne
 8000770:	4770      	bxne	lr
 8000772:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8000776:	0052      	lsls	r2, r2, #1
 8000778:	eb43 0303 	adc.w	r3, r3, r3
 800077c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000780:	bf08      	it	eq
 8000782:	3d01      	subeq	r5, #1
 8000784:	d0f7      	beq.n	8000776 <__aeabi_dmul+0x1c6>
 8000786:	ea43 0306 	orr.w	r3, r3, r6
 800078a:	4770      	bx	lr
 800078c:	ea94 0f0c 	teq	r4, ip
 8000790:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000794:	bf18      	it	ne
 8000796:	ea95 0f0c 	teqne	r5, ip
 800079a:	d00c      	beq.n	80007b6 <__aeabi_dmul+0x206>
 800079c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007a0:	bf18      	it	ne
 80007a2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007a6:	d1d1      	bne.n	800074c <__aeabi_dmul+0x19c>
 80007a8:	ea81 0103 	eor.w	r1, r1, r3
 80007ac:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007b0:	f04f 0000 	mov.w	r0, #0
 80007b4:	bd70      	pop	{r4, r5, r6, pc}
 80007b6:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007ba:	bf06      	itte	eq
 80007bc:	4610      	moveq	r0, r2
 80007be:	4619      	moveq	r1, r3
 80007c0:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007c4:	d019      	beq.n	80007fa <__aeabi_dmul+0x24a>
 80007c6:	ea94 0f0c 	teq	r4, ip
 80007ca:	d102      	bne.n	80007d2 <__aeabi_dmul+0x222>
 80007cc:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80007d0:	d113      	bne.n	80007fa <__aeabi_dmul+0x24a>
 80007d2:	ea95 0f0c 	teq	r5, ip
 80007d6:	d105      	bne.n	80007e4 <__aeabi_dmul+0x234>
 80007d8:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80007dc:	bf1c      	itt	ne
 80007de:	4610      	movne	r0, r2
 80007e0:	4619      	movne	r1, r3
 80007e2:	d10a      	bne.n	80007fa <__aeabi_dmul+0x24a>
 80007e4:	ea81 0103 	eor.w	r1, r1, r3
 80007e8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007ec:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007f0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80007f4:	f04f 0000 	mov.w	r0, #0
 80007f8:	bd70      	pop	{r4, r5, r6, pc}
 80007fa:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007fe:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 8000802:	bd70      	pop	{r4, r5, r6, pc}

08000804 <__aeabi_ddiv>:
 8000804:	b570      	push	{r4, r5, r6, lr}
 8000806:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800080a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800080e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000812:	bf1d      	ittte	ne
 8000814:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000818:	ea94 0f0c 	teqne	r4, ip
 800081c:	ea95 0f0c 	teqne	r5, ip
 8000820:	f000 f8a7 	bleq	8000972 <__aeabi_ddiv+0x16e>
 8000824:	eba4 0405 	sub.w	r4, r4, r5
 8000828:	ea81 0e03 	eor.w	lr, r1, r3
 800082c:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000830:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000834:	f000 8088 	beq.w	8000948 <__aeabi_ddiv+0x144>
 8000838:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800083c:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000840:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000844:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000848:	ea4f 2202 	mov.w	r2, r2, lsl #8
 800084c:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000850:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000854:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000858:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 800085c:	429d      	cmp	r5, r3
 800085e:	bf08      	it	eq
 8000860:	4296      	cmpeq	r6, r2
 8000862:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 8000866:	f504 7440 	add.w	r4, r4, #768	; 0x300
 800086a:	d202      	bcs.n	8000872 <__aeabi_ddiv+0x6e>
 800086c:	085b      	lsrs	r3, r3, #1
 800086e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000872:	1ab6      	subs	r6, r6, r2
 8000874:	eb65 0503 	sbc.w	r5, r5, r3
 8000878:	085b      	lsrs	r3, r3, #1
 800087a:	ea4f 0232 	mov.w	r2, r2, rrx
 800087e:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8000882:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 8000886:	ebb6 0e02 	subs.w	lr, r6, r2
 800088a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800088e:	bf22      	ittt	cs
 8000890:	1ab6      	subcs	r6, r6, r2
 8000892:	4675      	movcs	r5, lr
 8000894:	ea40 000c 	orrcs.w	r0, r0, ip
 8000898:	085b      	lsrs	r3, r3, #1
 800089a:	ea4f 0232 	mov.w	r2, r2, rrx
 800089e:	ebb6 0e02 	subs.w	lr, r6, r2
 80008a2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008a6:	bf22      	ittt	cs
 80008a8:	1ab6      	subcs	r6, r6, r2
 80008aa:	4675      	movcs	r5, lr
 80008ac:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008b0:	085b      	lsrs	r3, r3, #1
 80008b2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008b6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ba:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008be:	bf22      	ittt	cs
 80008c0:	1ab6      	subcs	r6, r6, r2
 80008c2:	4675      	movcs	r5, lr
 80008c4:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80008c8:	085b      	lsrs	r3, r3, #1
 80008ca:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80008e0:	ea55 0e06 	orrs.w	lr, r5, r6
 80008e4:	d018      	beq.n	8000918 <__aeabi_ddiv+0x114>
 80008e6:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80008ea:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80008ee:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80008f2:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80008f6:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80008fa:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80008fe:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000902:	d1c0      	bne.n	8000886 <__aeabi_ddiv+0x82>
 8000904:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000908:	d10b      	bne.n	8000922 <__aeabi_ddiv+0x11e>
 800090a:	ea41 0100 	orr.w	r1, r1, r0
 800090e:	f04f 0000 	mov.w	r0, #0
 8000912:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 8000916:	e7b6      	b.n	8000886 <__aeabi_ddiv+0x82>
 8000918:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800091c:	bf04      	itt	eq
 800091e:	4301      	orreq	r1, r0
 8000920:	2000      	moveq	r0, #0
 8000922:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000926:	bf88      	it	hi
 8000928:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800092c:	f63f aeaf 	bhi.w	800068e <__aeabi_dmul+0xde>
 8000930:	ebb5 0c03 	subs.w	ip, r5, r3
 8000934:	bf04      	itt	eq
 8000936:	ebb6 0c02 	subseq.w	ip, r6, r2
 800093a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800093e:	f150 0000 	adcs.w	r0, r0, #0
 8000942:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000946:	bd70      	pop	{r4, r5, r6, pc}
 8000948:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 800094c:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000950:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000954:	bfc2      	ittt	gt
 8000956:	ebd4 050c 	rsbsgt	r5, r4, ip
 800095a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800095e:	bd70      	popgt	{r4, r5, r6, pc}
 8000960:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000964:	f04f 0e00 	mov.w	lr, #0
 8000968:	3c01      	subs	r4, #1
 800096a:	e690      	b.n	800068e <__aeabi_dmul+0xde>
 800096c:	ea45 0e06 	orr.w	lr, r5, r6
 8000970:	e68d      	b.n	800068e <__aeabi_dmul+0xde>
 8000972:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000976:	ea94 0f0c 	teq	r4, ip
 800097a:	bf08      	it	eq
 800097c:	ea95 0f0c 	teqeq	r5, ip
 8000980:	f43f af3b 	beq.w	80007fa <__aeabi_dmul+0x24a>
 8000984:	ea94 0f0c 	teq	r4, ip
 8000988:	d10a      	bne.n	80009a0 <__aeabi_ddiv+0x19c>
 800098a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800098e:	f47f af34 	bne.w	80007fa <__aeabi_dmul+0x24a>
 8000992:	ea95 0f0c 	teq	r5, ip
 8000996:	f47f af25 	bne.w	80007e4 <__aeabi_dmul+0x234>
 800099a:	4610      	mov	r0, r2
 800099c:	4619      	mov	r1, r3
 800099e:	e72c      	b.n	80007fa <__aeabi_dmul+0x24a>
 80009a0:	ea95 0f0c 	teq	r5, ip
 80009a4:	d106      	bne.n	80009b4 <__aeabi_ddiv+0x1b0>
 80009a6:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009aa:	f43f aefd 	beq.w	80007a8 <__aeabi_dmul+0x1f8>
 80009ae:	4610      	mov	r0, r2
 80009b0:	4619      	mov	r1, r3
 80009b2:	e722      	b.n	80007fa <__aeabi_dmul+0x24a>
 80009b4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80009b8:	bf18      	it	ne
 80009ba:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80009be:	f47f aec5 	bne.w	800074c <__aeabi_dmul+0x19c>
 80009c2:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80009c6:	f47f af0d 	bne.w	80007e4 <__aeabi_dmul+0x234>
 80009ca:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80009ce:	f47f aeeb 	bne.w	80007a8 <__aeabi_dmul+0x1f8>
 80009d2:	e712      	b.n	80007fa <__aeabi_dmul+0x24a>

080009d4 <__gedf2>:
 80009d4:	f04f 3cff 	mov.w	ip, #4294967295
 80009d8:	e006      	b.n	80009e8 <__cmpdf2+0x4>
 80009da:	bf00      	nop

080009dc <__ledf2>:
 80009dc:	f04f 0c01 	mov.w	ip, #1
 80009e0:	e002      	b.n	80009e8 <__cmpdf2+0x4>
 80009e2:	bf00      	nop

080009e4 <__cmpdf2>:
 80009e4:	f04f 0c01 	mov.w	ip, #1
 80009e8:	f84d cd04 	str.w	ip, [sp, #-4]!
 80009ec:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009f0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009f4:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009f8:	bf18      	it	ne
 80009fa:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 80009fe:	d01b      	beq.n	8000a38 <__cmpdf2+0x54>
 8000a00:	b001      	add	sp, #4
 8000a02:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a06:	bf0c      	ite	eq
 8000a08:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a0c:	ea91 0f03 	teqne	r1, r3
 8000a10:	bf02      	ittt	eq
 8000a12:	ea90 0f02 	teqeq	r0, r2
 8000a16:	2000      	moveq	r0, #0
 8000a18:	4770      	bxeq	lr
 8000a1a:	f110 0f00 	cmn.w	r0, #0
 8000a1e:	ea91 0f03 	teq	r1, r3
 8000a22:	bf58      	it	pl
 8000a24:	4299      	cmppl	r1, r3
 8000a26:	bf08      	it	eq
 8000a28:	4290      	cmpeq	r0, r2
 8000a2a:	bf2c      	ite	cs
 8000a2c:	17d8      	asrcs	r0, r3, #31
 8000a2e:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a32:	f040 0001 	orr.w	r0, r0, #1
 8000a36:	4770      	bx	lr
 8000a38:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a3c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a40:	d102      	bne.n	8000a48 <__cmpdf2+0x64>
 8000a42:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a46:	d107      	bne.n	8000a58 <__cmpdf2+0x74>
 8000a48:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a4c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a50:	d1d6      	bne.n	8000a00 <__cmpdf2+0x1c>
 8000a52:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a56:	d0d3      	beq.n	8000a00 <__cmpdf2+0x1c>
 8000a58:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a5c:	4770      	bx	lr
 8000a5e:	bf00      	nop

08000a60 <__aeabi_cdrcmple>:
 8000a60:	4684      	mov	ip, r0
 8000a62:	4610      	mov	r0, r2
 8000a64:	4662      	mov	r2, ip
 8000a66:	468c      	mov	ip, r1
 8000a68:	4619      	mov	r1, r3
 8000a6a:	4663      	mov	r3, ip
 8000a6c:	e000      	b.n	8000a70 <__aeabi_cdcmpeq>
 8000a6e:	bf00      	nop

08000a70 <__aeabi_cdcmpeq>:
 8000a70:	b501      	push	{r0, lr}
 8000a72:	f7ff ffb7 	bl	80009e4 <__cmpdf2>
 8000a76:	2800      	cmp	r0, #0
 8000a78:	bf48      	it	mi
 8000a7a:	f110 0f00 	cmnmi.w	r0, #0
 8000a7e:	bd01      	pop	{r0, pc}

08000a80 <__aeabi_dcmpeq>:
 8000a80:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a84:	f7ff fff4 	bl	8000a70 <__aeabi_cdcmpeq>
 8000a88:	bf0c      	ite	eq
 8000a8a:	2001      	moveq	r0, #1
 8000a8c:	2000      	movne	r0, #0
 8000a8e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a92:	bf00      	nop

08000a94 <__aeabi_dcmplt>:
 8000a94:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a98:	f7ff ffea 	bl	8000a70 <__aeabi_cdcmpeq>
 8000a9c:	bf34      	ite	cc
 8000a9e:	2001      	movcc	r0, #1
 8000aa0:	2000      	movcs	r0, #0
 8000aa2:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_dcmple>:
 8000aa8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aac:	f7ff ffe0 	bl	8000a70 <__aeabi_cdcmpeq>
 8000ab0:	bf94      	ite	ls
 8000ab2:	2001      	movls	r0, #1
 8000ab4:	2000      	movhi	r0, #0
 8000ab6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aba:	bf00      	nop

08000abc <__aeabi_dcmpge>:
 8000abc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ac0:	f7ff ffce 	bl	8000a60 <__aeabi_cdrcmple>
 8000ac4:	bf94      	ite	ls
 8000ac6:	2001      	movls	r0, #1
 8000ac8:	2000      	movhi	r0, #0
 8000aca:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ace:	bf00      	nop

08000ad0 <__aeabi_dcmpgt>:
 8000ad0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ad4:	f7ff ffc4 	bl	8000a60 <__aeabi_cdrcmple>
 8000ad8:	bf34      	ite	cc
 8000ada:	2001      	movcc	r0, #1
 8000adc:	2000      	movcs	r0, #0
 8000ade:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ae2:	bf00      	nop

08000ae4 <__aeabi_dcmpun>:
 8000ae4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ae8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aec:	d102      	bne.n	8000af4 <__aeabi_dcmpun+0x10>
 8000aee:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000af2:	d10a      	bne.n	8000b0a <__aeabi_dcmpun+0x26>
 8000af4:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000af8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000afc:	d102      	bne.n	8000b04 <__aeabi_dcmpun+0x20>
 8000afe:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b02:	d102      	bne.n	8000b0a <__aeabi_dcmpun+0x26>
 8000b04:	f04f 0000 	mov.w	r0, #0
 8000b08:	4770      	bx	lr
 8000b0a:	f04f 0001 	mov.w	r0, #1
 8000b0e:	4770      	bx	lr

08000b10 <__aeabi_d2iz>:
 8000b10:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b14:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b18:	d215      	bcs.n	8000b46 <__aeabi_d2iz+0x36>
 8000b1a:	d511      	bpl.n	8000b40 <__aeabi_d2iz+0x30>
 8000b1c:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b20:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b24:	d912      	bls.n	8000b4c <__aeabi_d2iz+0x3c>
 8000b26:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b2a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b2e:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b32:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b36:	fa23 f002 	lsr.w	r0, r3, r2
 8000b3a:	bf18      	it	ne
 8000b3c:	4240      	negne	r0, r0
 8000b3e:	4770      	bx	lr
 8000b40:	f04f 0000 	mov.w	r0, #0
 8000b44:	4770      	bx	lr
 8000b46:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b4a:	d105      	bne.n	8000b58 <__aeabi_d2iz+0x48>
 8000b4c:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b50:	bf08      	it	eq
 8000b52:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b56:	4770      	bx	lr
 8000b58:	f04f 0000 	mov.w	r0, #0
 8000b5c:	4770      	bx	lr
 8000b5e:	bf00      	nop

08000b60 <__aeabi_d2uiz>:
 8000b60:	004a      	lsls	r2, r1, #1
 8000b62:	d211      	bcs.n	8000b88 <__aeabi_d2uiz+0x28>
 8000b64:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b68:	d211      	bcs.n	8000b8e <__aeabi_d2uiz+0x2e>
 8000b6a:	d50d      	bpl.n	8000b88 <__aeabi_d2uiz+0x28>
 8000b6c:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b70:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b74:	d40e      	bmi.n	8000b94 <__aeabi_d2uiz+0x34>
 8000b76:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b7a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b7e:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b82:	fa23 f002 	lsr.w	r0, r3, r2
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d102      	bne.n	8000b9a <__aeabi_d2uiz+0x3a>
 8000b94:	f04f 30ff 	mov.w	r0, #4294967295
 8000b98:	4770      	bx	lr
 8000b9a:	f04f 0000 	mov.w	r0, #0
 8000b9e:	4770      	bx	lr

08000ba0 <__aeabi_frsub>:
 8000ba0:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000ba4:	e002      	b.n	8000bac <__addsf3>
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_fsub>:
 8000ba8:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000bac <__addsf3>:
 8000bac:	0042      	lsls	r2, r0, #1
 8000bae:	bf1f      	itttt	ne
 8000bb0:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000bb4:	ea92 0f03 	teqne	r2, r3
 8000bb8:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000bbc:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000bc0:	d06a      	beq.n	8000c98 <__addsf3+0xec>
 8000bc2:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000bc6:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000bca:	bfc1      	itttt	gt
 8000bcc:	18d2      	addgt	r2, r2, r3
 8000bce:	4041      	eorgt	r1, r0
 8000bd0:	4048      	eorgt	r0, r1
 8000bd2:	4041      	eorgt	r1, r0
 8000bd4:	bfb8      	it	lt
 8000bd6:	425b      	neglt	r3, r3
 8000bd8:	2b19      	cmp	r3, #25
 8000bda:	bf88      	it	hi
 8000bdc:	4770      	bxhi	lr
 8000bde:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000be2:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000be6:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8000bea:	bf18      	it	ne
 8000bec:	4240      	negne	r0, r0
 8000bee:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bf2:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 8000bf6:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 8000bfa:	bf18      	it	ne
 8000bfc:	4249      	negne	r1, r1
 8000bfe:	ea92 0f03 	teq	r2, r3
 8000c02:	d03f      	beq.n	8000c84 <__addsf3+0xd8>
 8000c04:	f1a2 0201 	sub.w	r2, r2, #1
 8000c08:	fa41 fc03 	asr.w	ip, r1, r3
 8000c0c:	eb10 000c 	adds.w	r0, r0, ip
 8000c10:	f1c3 0320 	rsb	r3, r3, #32
 8000c14:	fa01 f103 	lsl.w	r1, r1, r3
 8000c18:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000c1c:	d502      	bpl.n	8000c24 <__addsf3+0x78>
 8000c1e:	4249      	negs	r1, r1
 8000c20:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000c24:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8000c28:	d313      	bcc.n	8000c52 <__addsf3+0xa6>
 8000c2a:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000c2e:	d306      	bcc.n	8000c3e <__addsf3+0x92>
 8000c30:	0840      	lsrs	r0, r0, #1
 8000c32:	ea4f 0131 	mov.w	r1, r1, rrx
 8000c36:	f102 0201 	add.w	r2, r2, #1
 8000c3a:	2afe      	cmp	r2, #254	; 0xfe
 8000c3c:	d251      	bcs.n	8000ce2 <__addsf3+0x136>
 8000c3e:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8000c42:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000c46:	bf08      	it	eq
 8000c48:	f020 0001 	biceq.w	r0, r0, #1
 8000c4c:	ea40 0003 	orr.w	r0, r0, r3
 8000c50:	4770      	bx	lr
 8000c52:	0049      	lsls	r1, r1, #1
 8000c54:	eb40 0000 	adc.w	r0, r0, r0
 8000c58:	3a01      	subs	r2, #1
 8000c5a:	bf28      	it	cs
 8000c5c:	f5b0 0f00 	cmpcs.w	r0, #8388608	; 0x800000
 8000c60:	d2ed      	bcs.n	8000c3e <__addsf3+0x92>
 8000c62:	fab0 fc80 	clz	ip, r0
 8000c66:	f1ac 0c08 	sub.w	ip, ip, #8
 8000c6a:	ebb2 020c 	subs.w	r2, r2, ip
 8000c6e:	fa00 f00c 	lsl.w	r0, r0, ip
 8000c72:	bfaa      	itet	ge
 8000c74:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000c78:	4252      	neglt	r2, r2
 8000c7a:	4318      	orrge	r0, r3
 8000c7c:	bfbc      	itt	lt
 8000c7e:	40d0      	lsrlt	r0, r2
 8000c80:	4318      	orrlt	r0, r3
 8000c82:	4770      	bx	lr
 8000c84:	f092 0f00 	teq	r2, #0
 8000c88:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000c8c:	bf06      	itte	eq
 8000c8e:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8000c92:	3201      	addeq	r2, #1
 8000c94:	3b01      	subne	r3, #1
 8000c96:	e7b5      	b.n	8000c04 <__addsf3+0x58>
 8000c98:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000c9c:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000ca0:	bf18      	it	ne
 8000ca2:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000ca6:	d021      	beq.n	8000cec <__addsf3+0x140>
 8000ca8:	ea92 0f03 	teq	r2, r3
 8000cac:	d004      	beq.n	8000cb8 <__addsf3+0x10c>
 8000cae:	f092 0f00 	teq	r2, #0
 8000cb2:	bf08      	it	eq
 8000cb4:	4608      	moveq	r0, r1
 8000cb6:	4770      	bx	lr
 8000cb8:	ea90 0f01 	teq	r0, r1
 8000cbc:	bf1c      	itt	ne
 8000cbe:	2000      	movne	r0, #0
 8000cc0:	4770      	bxne	lr
 8000cc2:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000cc6:	d104      	bne.n	8000cd2 <__addsf3+0x126>
 8000cc8:	0040      	lsls	r0, r0, #1
 8000cca:	bf28      	it	cs
 8000ccc:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000cd0:	4770      	bx	lr
 8000cd2:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000cd6:	bf3c      	itt	cc
 8000cd8:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000cdc:	4770      	bxcc	lr
 8000cde:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000ce2:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000ce6:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000cea:	4770      	bx	lr
 8000cec:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000cf0:	bf16      	itet	ne
 8000cf2:	4608      	movne	r0, r1
 8000cf4:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000cf8:	4601      	movne	r1, r0
 8000cfa:	0242      	lsls	r2, r0, #9
 8000cfc:	bf06      	itte	eq
 8000cfe:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000d02:	ea90 0f01 	teqeq	r0, r1
 8000d06:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 8000d0a:	4770      	bx	lr

08000d0c <__aeabi_ui2f>:
 8000d0c:	f04f 0300 	mov.w	r3, #0
 8000d10:	e004      	b.n	8000d1c <__aeabi_i2f+0x8>
 8000d12:	bf00      	nop

08000d14 <__aeabi_i2f>:
 8000d14:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8000d18:	bf48      	it	mi
 8000d1a:	4240      	negmi	r0, r0
 8000d1c:	ea5f 0c00 	movs.w	ip, r0
 8000d20:	bf08      	it	eq
 8000d22:	4770      	bxeq	lr
 8000d24:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8000d28:	4601      	mov	r1, r0
 8000d2a:	f04f 0000 	mov.w	r0, #0
 8000d2e:	e01c      	b.n	8000d6a <__aeabi_l2f+0x2a>

08000d30 <__aeabi_ul2f>:
 8000d30:	ea50 0201 	orrs.w	r2, r0, r1
 8000d34:	bf08      	it	eq
 8000d36:	4770      	bxeq	lr
 8000d38:	f04f 0300 	mov.w	r3, #0
 8000d3c:	e00a      	b.n	8000d54 <__aeabi_l2f+0x14>
 8000d3e:	bf00      	nop

08000d40 <__aeabi_l2f>:
 8000d40:	ea50 0201 	orrs.w	r2, r0, r1
 8000d44:	bf08      	it	eq
 8000d46:	4770      	bxeq	lr
 8000d48:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000d4c:	d502      	bpl.n	8000d54 <__aeabi_l2f+0x14>
 8000d4e:	4240      	negs	r0, r0
 8000d50:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d54:	ea5f 0c01 	movs.w	ip, r1
 8000d58:	bf02      	ittt	eq
 8000d5a:	4684      	moveq	ip, r0
 8000d5c:	4601      	moveq	r1, r0
 8000d5e:	2000      	moveq	r0, #0
 8000d60:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000d64:	bf08      	it	eq
 8000d66:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000d6a:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8000d6e:	fabc f28c 	clz	r2, ip
 8000d72:	3a08      	subs	r2, #8
 8000d74:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000d78:	db10      	blt.n	8000d9c <__aeabi_l2f+0x5c>
 8000d7a:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d7e:	4463      	add	r3, ip
 8000d80:	fa00 fc02 	lsl.w	ip, r0, r2
 8000d84:	f1c2 0220 	rsb	r2, r2, #32
 8000d88:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000d8c:	fa20 f202 	lsr.w	r2, r0, r2
 8000d90:	eb43 0002 	adc.w	r0, r3, r2
 8000d94:	bf08      	it	eq
 8000d96:	f020 0001 	biceq.w	r0, r0, #1
 8000d9a:	4770      	bx	lr
 8000d9c:	f102 0220 	add.w	r2, r2, #32
 8000da0:	fa01 fc02 	lsl.w	ip, r1, r2
 8000da4:	f1c2 0220 	rsb	r2, r2, #32
 8000da8:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000dac:	fa21 f202 	lsr.w	r2, r1, r2
 8000db0:	eb43 0002 	adc.w	r0, r3, r2
 8000db4:	bf08      	it	eq
 8000db6:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000dba:	4770      	bx	lr

08000dbc <__aeabi_fmul>:
 8000dbc:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000dc0:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000dc4:	bf1e      	ittt	ne
 8000dc6:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000dca:	ea92 0f0c 	teqne	r2, ip
 8000dce:	ea93 0f0c 	teqne	r3, ip
 8000dd2:	d06f      	beq.n	8000eb4 <__aeabi_fmul+0xf8>
 8000dd4:	441a      	add	r2, r3
 8000dd6:	ea80 0c01 	eor.w	ip, r0, r1
 8000dda:	0240      	lsls	r0, r0, #9
 8000ddc:	bf18      	it	ne
 8000dde:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000de2:	d01e      	beq.n	8000e22 <__aeabi_fmul+0x66>
 8000de4:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8000de8:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000dec:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000df0:	fba0 3101 	umull	r3, r1, r0, r1
 8000df4:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000df8:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 8000dfc:	bf3e      	ittt	cc
 8000dfe:	0049      	lslcc	r1, r1, #1
 8000e00:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000e04:	005b      	lslcc	r3, r3, #1
 8000e06:	ea40 0001 	orr.w	r0, r0, r1
 8000e0a:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 8000e0e:	2afd      	cmp	r2, #253	; 0xfd
 8000e10:	d81d      	bhi.n	8000e4e <__aeabi_fmul+0x92>
 8000e12:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8000e16:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000e1a:	bf08      	it	eq
 8000e1c:	f020 0001 	biceq.w	r0, r0, #1
 8000e20:	4770      	bx	lr
 8000e22:	f090 0f00 	teq	r0, #0
 8000e26:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000e2a:	bf08      	it	eq
 8000e2c:	0249      	lsleq	r1, r1, #9
 8000e2e:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000e32:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000e36:	3a7f      	subs	r2, #127	; 0x7f
 8000e38:	bfc2      	ittt	gt
 8000e3a:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000e3e:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000e42:	4770      	bxgt	lr
 8000e44:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000e48:	f04f 0300 	mov.w	r3, #0
 8000e4c:	3a01      	subs	r2, #1
 8000e4e:	dc5d      	bgt.n	8000f0c <__aeabi_fmul+0x150>
 8000e50:	f112 0f19 	cmn.w	r2, #25
 8000e54:	bfdc      	itt	le
 8000e56:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 8000e5a:	4770      	bxle	lr
 8000e5c:	f1c2 0200 	rsb	r2, r2, #0
 8000e60:	0041      	lsls	r1, r0, #1
 8000e62:	fa21 f102 	lsr.w	r1, r1, r2
 8000e66:	f1c2 0220 	rsb	r2, r2, #32
 8000e6a:	fa00 fc02 	lsl.w	ip, r0, r2
 8000e6e:	ea5f 0031 	movs.w	r0, r1, rrx
 8000e72:	f140 0000 	adc.w	r0, r0, #0
 8000e76:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000e7a:	bf08      	it	eq
 8000e7c:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000e80:	4770      	bx	lr
 8000e82:	f092 0f00 	teq	r2, #0
 8000e86:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000e8a:	bf02      	ittt	eq
 8000e8c:	0040      	lsleq	r0, r0, #1
 8000e8e:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000e92:	3a01      	subeq	r2, #1
 8000e94:	d0f9      	beq.n	8000e8a <__aeabi_fmul+0xce>
 8000e96:	ea40 000c 	orr.w	r0, r0, ip
 8000e9a:	f093 0f00 	teq	r3, #0
 8000e9e:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000ea2:	bf02      	ittt	eq
 8000ea4:	0049      	lsleq	r1, r1, #1
 8000ea6:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000eaa:	3b01      	subeq	r3, #1
 8000eac:	d0f9      	beq.n	8000ea2 <__aeabi_fmul+0xe6>
 8000eae:	ea41 010c 	orr.w	r1, r1, ip
 8000eb2:	e78f      	b.n	8000dd4 <__aeabi_fmul+0x18>
 8000eb4:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000eb8:	ea92 0f0c 	teq	r2, ip
 8000ebc:	bf18      	it	ne
 8000ebe:	ea93 0f0c 	teqne	r3, ip
 8000ec2:	d00a      	beq.n	8000eda <__aeabi_fmul+0x11e>
 8000ec4:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000ec8:	bf18      	it	ne
 8000eca:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000ece:	d1d8      	bne.n	8000e82 <__aeabi_fmul+0xc6>
 8000ed0:	ea80 0001 	eor.w	r0, r0, r1
 8000ed4:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000ed8:	4770      	bx	lr
 8000eda:	f090 0f00 	teq	r0, #0
 8000ede:	bf17      	itett	ne
 8000ee0:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 8000ee4:	4608      	moveq	r0, r1
 8000ee6:	f091 0f00 	teqne	r1, #0
 8000eea:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 8000eee:	d014      	beq.n	8000f1a <__aeabi_fmul+0x15e>
 8000ef0:	ea92 0f0c 	teq	r2, ip
 8000ef4:	d101      	bne.n	8000efa <__aeabi_fmul+0x13e>
 8000ef6:	0242      	lsls	r2, r0, #9
 8000ef8:	d10f      	bne.n	8000f1a <__aeabi_fmul+0x15e>
 8000efa:	ea93 0f0c 	teq	r3, ip
 8000efe:	d103      	bne.n	8000f08 <__aeabi_fmul+0x14c>
 8000f00:	024b      	lsls	r3, r1, #9
 8000f02:	bf18      	it	ne
 8000f04:	4608      	movne	r0, r1
 8000f06:	d108      	bne.n	8000f1a <__aeabi_fmul+0x15e>
 8000f08:	ea80 0001 	eor.w	r0, r0, r1
 8000f0c:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000f10:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000f14:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000f18:	4770      	bx	lr
 8000f1a:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000f1e:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 8000f22:	4770      	bx	lr

08000f24 <__aeabi_fdiv>:
 8000f24:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000f28:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000f2c:	bf1e      	ittt	ne
 8000f2e:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000f32:	ea92 0f0c 	teqne	r2, ip
 8000f36:	ea93 0f0c 	teqne	r3, ip
 8000f3a:	d069      	beq.n	8001010 <__aeabi_fdiv+0xec>
 8000f3c:	eba2 0203 	sub.w	r2, r2, r3
 8000f40:	ea80 0c01 	eor.w	ip, r0, r1
 8000f44:	0249      	lsls	r1, r1, #9
 8000f46:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000f4a:	d037      	beq.n	8000fbc <__aeabi_fdiv+0x98>
 8000f4c:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8000f50:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000f54:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000f58:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000f5c:	428b      	cmp	r3, r1
 8000f5e:	bf38      	it	cc
 8000f60:	005b      	lslcc	r3, r3, #1
 8000f62:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
 8000f66:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
 8000f6a:	428b      	cmp	r3, r1
 8000f6c:	bf24      	itt	cs
 8000f6e:	1a5b      	subcs	r3, r3, r1
 8000f70:	ea40 000c 	orrcs.w	r0, r0, ip
 8000f74:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000f78:	bf24      	itt	cs
 8000f7a:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000f7e:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000f82:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000f86:	bf24      	itt	cs
 8000f88:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000f8c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000f90:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000f94:	bf24      	itt	cs
 8000f96:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000f9a:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000f9e:	011b      	lsls	r3, r3, #4
 8000fa0:	bf18      	it	ne
 8000fa2:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000fa6:	d1e0      	bne.n	8000f6a <__aeabi_fdiv+0x46>
 8000fa8:	2afd      	cmp	r2, #253	; 0xfd
 8000faa:	f63f af50 	bhi.w	8000e4e <__aeabi_fmul+0x92>
 8000fae:	428b      	cmp	r3, r1
 8000fb0:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000fb4:	bf08      	it	eq
 8000fb6:	f020 0001 	biceq.w	r0, r0, #1
 8000fba:	4770      	bx	lr
 8000fbc:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000fc0:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000fc4:	327f      	adds	r2, #127	; 0x7f
 8000fc6:	bfc2      	ittt	gt
 8000fc8:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000fcc:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000fd0:	4770      	bxgt	lr
 8000fd2:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000fd6:	f04f 0300 	mov.w	r3, #0
 8000fda:	3a01      	subs	r2, #1
 8000fdc:	e737      	b.n	8000e4e <__aeabi_fmul+0x92>
 8000fde:	f092 0f00 	teq	r2, #0
 8000fe2:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000fe6:	bf02      	ittt	eq
 8000fe8:	0040      	lsleq	r0, r0, #1
 8000fea:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000fee:	3a01      	subeq	r2, #1
 8000ff0:	d0f9      	beq.n	8000fe6 <__aeabi_fdiv+0xc2>
 8000ff2:	ea40 000c 	orr.w	r0, r0, ip
 8000ff6:	f093 0f00 	teq	r3, #0
 8000ffa:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000ffe:	bf02      	ittt	eq
 8001000:	0049      	lsleq	r1, r1, #1
 8001002:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8001006:	3b01      	subeq	r3, #1
 8001008:	d0f9      	beq.n	8000ffe <__aeabi_fdiv+0xda>
 800100a:	ea41 010c 	orr.w	r1, r1, ip
 800100e:	e795      	b.n	8000f3c <__aeabi_fdiv+0x18>
 8001010:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8001014:	ea92 0f0c 	teq	r2, ip
 8001018:	d108      	bne.n	800102c <__aeabi_fdiv+0x108>
 800101a:	0242      	lsls	r2, r0, #9
 800101c:	f47f af7d 	bne.w	8000f1a <__aeabi_fmul+0x15e>
 8001020:	ea93 0f0c 	teq	r3, ip
 8001024:	f47f af70 	bne.w	8000f08 <__aeabi_fmul+0x14c>
 8001028:	4608      	mov	r0, r1
 800102a:	e776      	b.n	8000f1a <__aeabi_fmul+0x15e>
 800102c:	ea93 0f0c 	teq	r3, ip
 8001030:	d104      	bne.n	800103c <__aeabi_fdiv+0x118>
 8001032:	024b      	lsls	r3, r1, #9
 8001034:	f43f af4c 	beq.w	8000ed0 <__aeabi_fmul+0x114>
 8001038:	4608      	mov	r0, r1
 800103a:	e76e      	b.n	8000f1a <__aeabi_fmul+0x15e>
 800103c:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8001040:	bf18      	it	ne
 8001042:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8001046:	d1ca      	bne.n	8000fde <__aeabi_fdiv+0xba>
 8001048:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
 800104c:	f47f af5c 	bne.w	8000f08 <__aeabi_fmul+0x14c>
 8001050:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
 8001054:	f47f af3c 	bne.w	8000ed0 <__aeabi_fmul+0x114>
 8001058:	e75f      	b.n	8000f1a <__aeabi_fmul+0x15e>
 800105a:	bf00      	nop

0800105c <DrumInit>:

void DrumOutputDefault(DrumType type) {
	drums[type].hit_count++;
}

void DrumInit() {
 800105c:	b580      	push	{r7, lr}
 800105e:	b082      	sub	sp, #8
 8001060:	af00      	add	r7, sp, #0

	drum_output_device = DRUM_OUTPUT_NONE;
 8001062:	4b24      	ldr	r3, [pc, #144]	; (80010f4 <DrumInit+0x98>)
 8001064:	2200      	movs	r2, #0
 8001066:	701a      	strb	r2, [r3, #0]
//	drum_output_callback = &DrumOutputDefault;
	for (int i = 0; i < NUM_DRUMS; i++) {
 8001068:	2300      	movs	r3, #0
 800106a:	607b      	str	r3, [r7, #4]
 800106c:	e03a      	b.n	80010e4 <DrumInit+0x88>
		drums[i].type = i;
 800106e:	687b      	ldr	r3, [r7, #4]
 8001070:	b2d8      	uxtb	r0, r3
 8001072:	4921      	ldr	r1, [pc, #132]	; (80010f8 <DrumInit+0x9c>)
 8001074:	687a      	ldr	r2, [r7, #4]
 8001076:	4613      	mov	r3, r2
 8001078:	005b      	lsls	r3, r3, #1
 800107a:	4413      	add	r3, r2
 800107c:	011b      	lsls	r3, r3, #4
 800107e:	440b      	add	r3, r1
 8001080:	4602      	mov	r2, r0
 8001082:	701a      	strb	r2, [r3, #0]
		drums[i].state = DRUM_IDLE;
 8001084:	491c      	ldr	r1, [pc, #112]	; (80010f8 <DrumInit+0x9c>)
 8001086:	687a      	ldr	r2, [r7, #4]
 8001088:	4613      	mov	r3, r2
 800108a:	005b      	lsls	r3, r3, #1
 800108c:	4413      	add	r3, r2
 800108e:	011b      	lsls	r3, r3, #4
 8001090:	440b      	add	r3, r1
 8001092:	3308      	adds	r3, #8
 8001094:	2200      	movs	r2, #0
 8001096:	701a      	strb	r2, [r3, #0]
		drums[i].sensor_value_pt = &(drum_sensor_values[i]);
 8001098:	687b      	ldr	r3, [r7, #4]
 800109a:	009b      	lsls	r3, r3, #2
 800109c:	4a17      	ldr	r2, [pc, #92]	; (80010fc <DrumInit+0xa0>)
 800109e:	1899      	adds	r1, r3, r2
 80010a0:	4815      	ldr	r0, [pc, #84]	; (80010f8 <DrumInit+0x9c>)
 80010a2:	687a      	ldr	r2, [r7, #4]
 80010a4:	4613      	mov	r3, r2
 80010a6:	005b      	lsls	r3, r3, #1
 80010a8:	4413      	add	r3, r2
 80010aa:	011b      	lsls	r3, r3, #4
 80010ac:	4403      	add	r3, r0
 80010ae:	3310      	adds	r3, #16
 80010b0:	6019      	str	r1, [r3, #0]
		drums[i].hit_count = 0;
 80010b2:	4911      	ldr	r1, [pc, #68]	; (80010f8 <DrumInit+0x9c>)
 80010b4:	687a      	ldr	r2, [r7, #4]
 80010b6:	4613      	mov	r3, r2
 80010b8:	005b      	lsls	r3, r3, #1
 80010ba:	4413      	add	r3, r2
 80010bc:	011b      	lsls	r3, r3, #4
 80010be:	440b      	add	r3, r1
 80010c0:	3304      	adds	r3, #4
 80010c2:	2200      	movs	r2, #0
 80010c4:	601a      	str	r2, [r3, #0]
		drums[i].last_tick = HAL_GetTick();
 80010c6:	f002 fa1d 	bl	8003504 <HAL_GetTick>
 80010ca:	4601      	mov	r1, r0
 80010cc:	480a      	ldr	r0, [pc, #40]	; (80010f8 <DrumInit+0x9c>)
 80010ce:	687a      	ldr	r2, [r7, #4]
 80010d0:	4613      	mov	r3, r2
 80010d2:	005b      	lsls	r3, r3, #1
 80010d4:	4413      	add	r3, r2
 80010d6:	011b      	lsls	r3, r3, #4
 80010d8:	4403      	add	r3, r0
 80010da:	330c      	adds	r3, #12
 80010dc:	6019      	str	r1, [r3, #0]
	for (int i = 0; i < NUM_DRUMS; i++) {
 80010de:	687b      	ldr	r3, [r7, #4]
 80010e0:	3301      	adds	r3, #1
 80010e2:	607b      	str	r3, [r7, #4]
 80010e4:	687b      	ldr	r3, [r7, #4]
 80010e6:	2b03      	cmp	r3, #3
 80010e8:	ddc1      	ble.n	800106e <DrumInit+0x12>
	}

}
 80010ea:	bf00      	nop
 80010ec:	bf00      	nop
 80010ee:	3708      	adds	r7, #8
 80010f0:	46bd      	mov	sp, r7
 80010f2:	bd80      	pop	{r7, pc}
 80010f4:	2000dce0 	.word	0x2000dce0
 80010f8:	2000dc20 	.word	0x2000dc20
 80010fc:	2000dc0c 	.word	0x2000dc0c

08001100 <DrumCalibrate>:

void DrumCalibrate() {
 8001100:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8001104:	b092      	sub	sp, #72	; 0x48
 8001106:	af00      	add	r7, sp, #0

	uint32_t last_tick = HAL_GetTick();
 8001108:	f002 f9fc 	bl	8003504 <HAL_GetTick>
 800110c:	6478      	str	r0, [r7, #68]	; 0x44
	//	uint16_t values[NUM_DRUMS][DRUM_CALIBRATION_SAMPLE_NUM];
	// Dynamically allocate memory for the 2D array
	uint16_t **values = (uint16_t**) malloc(NUM_DRUMS * sizeof(uint16_t*));
 800110e:	2010      	movs	r0, #16
 8001110:	f010 f9c2 	bl	8011498 <malloc>
 8001114:	4603      	mov	r3, r0
 8001116:	617b      	str	r3, [r7, #20]
	for (int i = 0; i < NUM_DRUMS; ++i) {
 8001118:	2300      	movs	r3, #0
 800111a:	643b      	str	r3, [r7, #64]	; 0x40
 800111c:	e00c      	b.n	8001138 <DrumCalibrate+0x38>
		values[i] = (uint16_t*) malloc(DRUM_CALIBRATION_SAMPLE_NUM * sizeof(uint16_t));
 800111e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8001120:	009b      	lsls	r3, r3, #2
 8001122:	697a      	ldr	r2, [r7, #20]
 8001124:	18d4      	adds	r4, r2, r3
 8001126:	f44f 7016 	mov.w	r0, #600	; 0x258
 800112a:	f010 f9b5 	bl	8011498 <malloc>
 800112e:	4603      	mov	r3, r0
 8001130:	6023      	str	r3, [r4, #0]
	for (int i = 0; i < NUM_DRUMS; ++i) {
 8001132:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8001134:	3301      	adds	r3, #1
 8001136:	643b      	str	r3, [r7, #64]	; 0x40
 8001138:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800113a:	2b03      	cmp	r3, #3
 800113c:	ddef      	ble.n	800111e <DrumCalibrate+0x1e>
	}

	// sampling
	for (int i = 0; i < DRUM_CALIBRATION_SAMPLE_NUM; i++) {
 800113e:	2300      	movs	r3, #0
 8001140:	63fb      	str	r3, [r7, #60]	; 0x3c
 8001142:	e023      	b.n	800118c <DrumCalibrate+0x8c>
		while (last_tick == HAL_GetTick()) {
 8001144:	bf00      	nop
 8001146:	f002 f9dd 	bl	8003504 <HAL_GetTick>
 800114a:	4602      	mov	r2, r0
 800114c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800114e:	4293      	cmp	r3, r2
 8001150:	d0f9      	beq.n	8001146 <DrumCalibrate+0x46>
		} // waits for 1 tick
		last_tick = HAL_GetTick();
 8001152:	f002 f9d7 	bl	8003504 <HAL_GetTick>
 8001156:	6478      	str	r0, [r7, #68]	; 0x44
		for (int j = 0; j < NUM_DRUMS; j++) {
 8001158:	2300      	movs	r3, #0
 800115a:	63bb      	str	r3, [r7, #56]	; 0x38
 800115c:	e010      	b.n	8001180 <DrumCalibrate+0x80>
			values[j][i] = drum_sensor_values[j];
 800115e:	4a9c      	ldr	r2, [pc, #624]	; (80013d0 <DrumCalibrate+0x2d0>)
 8001160:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001162:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8001166:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001168:	009b      	lsls	r3, r3, #2
 800116a:	697a      	ldr	r2, [r7, #20]
 800116c:	4413      	add	r3, r2
 800116e:	681a      	ldr	r2, [r3, #0]
 8001170:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001172:	005b      	lsls	r3, r3, #1
 8001174:	4413      	add	r3, r2
 8001176:	b28a      	uxth	r2, r1
 8001178:	801a      	strh	r2, [r3, #0]
		for (int j = 0; j < NUM_DRUMS; j++) {
 800117a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800117c:	3301      	adds	r3, #1
 800117e:	63bb      	str	r3, [r7, #56]	; 0x38
 8001180:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001182:	2b03      	cmp	r3, #3
 8001184:	ddeb      	ble.n	800115e <DrumCalibrate+0x5e>
	for (int i = 0; i < DRUM_CALIBRATION_SAMPLE_NUM; i++) {
 8001186:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001188:	3301      	adds	r3, #1
 800118a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800118c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800118e:	f5b3 7f96 	cmp.w	r3, #300	; 0x12c
 8001192:	dbd7      	blt.n	8001144 <DrumCalibrate+0x44>
		}
	}

	// calculates avg and sd for each drum, tunes threshold
	for (int i = 0; i < NUM_DRUMS; i++) {
 8001194:	2300      	movs	r3, #0
 8001196:	637b      	str	r3, [r7, #52]	; 0x34
 8001198:	e0f2      	b.n	8001380 <DrumCalibrate+0x280>
		uint32_t sum = 0;
 800119a:	2300      	movs	r3, #0
 800119c:	633b      	str	r3, [r7, #48]	; 0x30
		uint32_t max_val = 0;
 800119e:	2300      	movs	r3, #0
 80011a0:	62fb      	str	r3, [r7, #44]	; 0x2c
		for (int j = 0; j < DRUM_CALIBRATION_SAMPLE_NUM; j++) {
 80011a2:	2300      	movs	r3, #0
 80011a4:	62bb      	str	r3, [r7, #40]	; 0x28
 80011a6:	e026      	b.n	80011f6 <DrumCalibrate+0xf6>
			sum += values[i][j];
 80011a8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80011aa:	009b      	lsls	r3, r3, #2
 80011ac:	697a      	ldr	r2, [r7, #20]
 80011ae:	4413      	add	r3, r2
 80011b0:	681a      	ldr	r2, [r3, #0]
 80011b2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80011b4:	005b      	lsls	r3, r3, #1
 80011b6:	4413      	add	r3, r2
 80011b8:	881b      	ldrh	r3, [r3, #0]
 80011ba:	461a      	mov	r2, r3
 80011bc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80011be:	4413      	add	r3, r2
 80011c0:	633b      	str	r3, [r7, #48]	; 0x30
			if (values[i][j] > max_val)
 80011c2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80011c4:	009b      	lsls	r3, r3, #2
 80011c6:	697a      	ldr	r2, [r7, #20]
 80011c8:	4413      	add	r3, r2
 80011ca:	681a      	ldr	r2, [r3, #0]
 80011cc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80011ce:	005b      	lsls	r3, r3, #1
 80011d0:	4413      	add	r3, r2
 80011d2:	881b      	ldrh	r3, [r3, #0]
 80011d4:	461a      	mov	r2, r3
 80011d6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80011d8:	4293      	cmp	r3, r2
 80011da:	d209      	bcs.n	80011f0 <DrumCalibrate+0xf0>
				max_val = values[i][j];
 80011dc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80011de:	009b      	lsls	r3, r3, #2
 80011e0:	697a      	ldr	r2, [r7, #20]
 80011e2:	4413      	add	r3, r2
 80011e4:	681a      	ldr	r2, [r3, #0]
 80011e6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80011e8:	005b      	lsls	r3, r3, #1
 80011ea:	4413      	add	r3, r2
 80011ec:	881b      	ldrh	r3, [r3, #0]
 80011ee:	62fb      	str	r3, [r7, #44]	; 0x2c
		for (int j = 0; j < DRUM_CALIBRATION_SAMPLE_NUM; j++) {
 80011f0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80011f2:	3301      	adds	r3, #1
 80011f4:	62bb      	str	r3, [r7, #40]	; 0x28
 80011f6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80011f8:	f5b3 7f96 	cmp.w	r3, #300	; 0x12c
 80011fc:	dbd4      	blt.n	80011a8 <DrumCalibrate+0xa8>
		}
		double avg = (double) sum / DRUM_CALIBRATION_SAMPLE_NUM;
 80011fe:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8001200:	f7ff f95c 	bl	80004bc <__aeabi_ui2d>
 8001204:	a36e      	add	r3, pc, #440	; (adr r3, 80013c0 <DrumCalibrate+0x2c0>)
 8001206:	e9d3 2300 	ldrd	r2, r3, [r3]
 800120a:	f7ff fafb 	bl	8000804 <__aeabi_ddiv>
 800120e:	4602      	mov	r2, r0
 8001210:	460b      	mov	r3, r1
 8001212:	e9c7 2302 	strd	r2, r3, [r7, #8]
		double sqerr = 0;
 8001216:	f04f 0200 	mov.w	r2, #0
 800121a:	f04f 0300 	mov.w	r3, #0
 800121e:	e9c7 2308 	strd	r2, r3, [r7, #32]
		for (int j = 0; j < DRUM_CALIBRATION_SAMPLE_NUM; j++) {
 8001222:	2300      	movs	r3, #0
 8001224:	61fb      	str	r3, [r7, #28]
 8001226:	e036      	b.n	8001296 <DrumCalibrate+0x196>
			sqerr += (values[i][j] - avg) * (values[i][j] - avg);
 8001228:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800122a:	009b      	lsls	r3, r3, #2
 800122c:	697a      	ldr	r2, [r7, #20]
 800122e:	4413      	add	r3, r2
 8001230:	681a      	ldr	r2, [r3, #0]
 8001232:	69fb      	ldr	r3, [r7, #28]
 8001234:	005b      	lsls	r3, r3, #1
 8001236:	4413      	add	r3, r2
 8001238:	881b      	ldrh	r3, [r3, #0]
 800123a:	4618      	mov	r0, r3
 800123c:	f7ff f94e 	bl	80004dc <__aeabi_i2d>
 8001240:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8001244:	f7fe fffc 	bl	8000240 <__aeabi_dsub>
 8001248:	4602      	mov	r2, r0
 800124a:	460b      	mov	r3, r1
 800124c:	4614      	mov	r4, r2
 800124e:	461d      	mov	r5, r3
 8001250:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001252:	009b      	lsls	r3, r3, #2
 8001254:	697a      	ldr	r2, [r7, #20]
 8001256:	4413      	add	r3, r2
 8001258:	681a      	ldr	r2, [r3, #0]
 800125a:	69fb      	ldr	r3, [r7, #28]
 800125c:	005b      	lsls	r3, r3, #1
 800125e:	4413      	add	r3, r2
 8001260:	881b      	ldrh	r3, [r3, #0]
 8001262:	4618      	mov	r0, r3
 8001264:	f7ff f93a 	bl	80004dc <__aeabi_i2d>
 8001268:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800126c:	f7fe ffe8 	bl	8000240 <__aeabi_dsub>
 8001270:	4602      	mov	r2, r0
 8001272:	460b      	mov	r3, r1
 8001274:	4620      	mov	r0, r4
 8001276:	4629      	mov	r1, r5
 8001278:	f7ff f99a 	bl	80005b0 <__aeabi_dmul>
 800127c:	4602      	mov	r2, r0
 800127e:	460b      	mov	r3, r1
 8001280:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8001284:	f7fe ffde 	bl	8000244 <__adddf3>
 8001288:	4602      	mov	r2, r0
 800128a:	460b      	mov	r3, r1
 800128c:	e9c7 2308 	strd	r2, r3, [r7, #32]
		for (int j = 0; j < DRUM_CALIBRATION_SAMPLE_NUM; j++) {
 8001290:	69fb      	ldr	r3, [r7, #28]
 8001292:	3301      	adds	r3, #1
 8001294:	61fb      	str	r3, [r7, #28]
 8001296:	69fb      	ldr	r3, [r7, #28]
 8001298:	f5b3 7f96 	cmp.w	r3, #300	; 0x12c
 800129c:	dbc4      	blt.n	8001228 <DrumCalibrate+0x128>
		}
		double sd = sqrt(sqerr / (DRUM_CALIBRATION_SAMPLE_NUM - 1));
 800129e:	a34a      	add	r3, pc, #296	; (adr r3, 80013c8 <DrumCalibrate+0x2c8>)
 80012a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80012a4:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 80012a8:	f7ff faac 	bl	8000804 <__aeabi_ddiv>
 80012ac:	4602      	mov	r2, r0
 80012ae:	460b      	mov	r3, r1
 80012b0:	4610      	mov	r0, r2
 80012b2:	4619      	mov	r1, r3
 80012b4:	f013 f836 	bl	8014324 <sqrt>
 80012b8:	e9c7 0100 	strd	r0, r1, [r7]

		drums[i].sensor_avg = avg;
 80012bc:	4945      	ldr	r1, [pc, #276]	; (80013d4 <DrumCalibrate+0x2d4>)
 80012be:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80012c0:	4613      	mov	r3, r2
 80012c2:	005b      	lsls	r3, r3, #1
 80012c4:	4413      	add	r3, r2
 80012c6:	011b      	lsls	r3, r3, #4
 80012c8:	440b      	add	r3, r1
 80012ca:	f103 0118 	add.w	r1, r3, #24
 80012ce:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80012d2:	e9c1 2300 	strd	r2, r3, [r1]
		drums[i].sensor_max = max_val;
 80012d6:	493f      	ldr	r1, [pc, #252]	; (80013d4 <DrumCalibrate+0x2d4>)
 80012d8:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80012da:	4613      	mov	r3, r2
 80012dc:	005b      	lsls	r3, r3, #1
 80012de:	4413      	add	r3, r2
 80012e0:	011b      	lsls	r3, r3, #4
 80012e2:	440b      	add	r3, r1
 80012e4:	3314      	adds	r3, #20
 80012e6:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80012e8:	601a      	str	r2, [r3, #0]
		drums[i].sensor_sd = sd;
 80012ea:	493a      	ldr	r1, [pc, #232]	; (80013d4 <DrumCalibrate+0x2d4>)
 80012ec:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80012ee:	4613      	mov	r3, r2
 80012f0:	005b      	lsls	r3, r3, #1
 80012f2:	4413      	add	r3, r2
 80012f4:	011b      	lsls	r3, r3, #4
 80012f6:	440b      	add	r3, r1
 80012f8:	f103 0120 	add.w	r1, r3, #32
 80012fc:	e9d7 2300 	ldrd	r2, r3, [r7]
 8001300:	e9c1 2300 	strd	r2, r3, [r1]
		drums[i].sensor_thresh = fmin(avg + 7 * sd, max_val + 5 * sd);
 8001304:	f04f 0200 	mov.w	r2, #0
 8001308:	4b33      	ldr	r3, [pc, #204]	; (80013d8 <DrumCalibrate+0x2d8>)
 800130a:	e9d7 0100 	ldrd	r0, r1, [r7]
 800130e:	f7ff f94f 	bl	80005b0 <__aeabi_dmul>
 8001312:	4602      	mov	r2, r0
 8001314:	460b      	mov	r3, r1
 8001316:	4610      	mov	r0, r2
 8001318:	4619      	mov	r1, r3
 800131a:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800131e:	f7fe ff91 	bl	8000244 <__adddf3>
 8001322:	4602      	mov	r2, r0
 8001324:	460b      	mov	r3, r1
 8001326:	4690      	mov	r8, r2
 8001328:	4699      	mov	r9, r3
 800132a:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800132c:	f7ff f8c6 	bl	80004bc <__aeabi_ui2d>
 8001330:	4604      	mov	r4, r0
 8001332:	460d      	mov	r5, r1
 8001334:	f04f 0200 	mov.w	r2, #0
 8001338:	4b28      	ldr	r3, [pc, #160]	; (80013dc <DrumCalibrate+0x2dc>)
 800133a:	e9d7 0100 	ldrd	r0, r1, [r7]
 800133e:	f7ff f937 	bl	80005b0 <__aeabi_dmul>
 8001342:	4602      	mov	r2, r0
 8001344:	460b      	mov	r3, r1
 8001346:	4620      	mov	r0, r4
 8001348:	4629      	mov	r1, r5
 800134a:	f7fe ff7b 	bl	8000244 <__adddf3>
 800134e:	4602      	mov	r2, r0
 8001350:	460b      	mov	r3, r1
 8001352:	4640      	mov	r0, r8
 8001354:	4649      	mov	r1, r9
 8001356:	f012 ffa3 	bl	80142a0 <fmin>
 800135a:	4602      	mov	r2, r0
 800135c:	460b      	mov	r3, r1
 800135e:	4610      	mov	r0, r2
 8001360:	4619      	mov	r1, r3
 8001362:	f7ff fbfd 	bl	8000b60 <__aeabi_d2uiz>
 8001366:	4601      	mov	r1, r0
 8001368:	481a      	ldr	r0, [pc, #104]	; (80013d4 <DrumCalibrate+0x2d4>)
 800136a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800136c:	4613      	mov	r3, r2
 800136e:	005b      	lsls	r3, r3, #1
 8001370:	4413      	add	r3, r2
 8001372:	011b      	lsls	r3, r3, #4
 8001374:	4403      	add	r3, r0
 8001376:	3328      	adds	r3, #40	; 0x28
 8001378:	6019      	str	r1, [r3, #0]
	for (int i = 0; i < NUM_DRUMS; i++) {
 800137a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800137c:	3301      	adds	r3, #1
 800137e:	637b      	str	r3, [r7, #52]	; 0x34
 8001380:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001382:	2b03      	cmp	r3, #3
 8001384:	f77f af09 	ble.w	800119a <DrumCalibrate+0x9a>

	}

	for (int i = 0; i < NUM_DRUMS; ++i) {
 8001388:	2300      	movs	r3, #0
 800138a:	61bb      	str	r3, [r7, #24]
 800138c:	e00a      	b.n	80013a4 <DrumCalibrate+0x2a4>
		free(values[i]);
 800138e:	69bb      	ldr	r3, [r7, #24]
 8001390:	009b      	lsls	r3, r3, #2
 8001392:	697a      	ldr	r2, [r7, #20]
 8001394:	4413      	add	r3, r2
 8001396:	681b      	ldr	r3, [r3, #0]
 8001398:	4618      	mov	r0, r3
 800139a:	f010 f885 	bl	80114a8 <free>
	for (int i = 0; i < NUM_DRUMS; ++i) {
 800139e:	69bb      	ldr	r3, [r7, #24]
 80013a0:	3301      	adds	r3, #1
 80013a2:	61bb      	str	r3, [r7, #24]
 80013a4:	69bb      	ldr	r3, [r7, #24]
 80013a6:	2b03      	cmp	r3, #3
 80013a8:	ddf1      	ble.n	800138e <DrumCalibrate+0x28e>
	}
	free(values);
 80013aa:	6978      	ldr	r0, [r7, #20]
 80013ac:	f010 f87c 	bl	80114a8 <free>

}
 80013b0:	bf00      	nop
 80013b2:	3748      	adds	r7, #72	; 0x48
 80013b4:	46bd      	mov	sp, r7
 80013b6:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 80013ba:	bf00      	nop
 80013bc:	f3af 8000 	nop.w
 80013c0:	00000000 	.word	0x00000000
 80013c4:	4072c000 	.word	0x4072c000
 80013c8:	00000000 	.word	0x00000000
 80013cc:	4072b000 	.word	0x4072b000
 80013d0:	2000dc0c 	.word	0x2000dc0c
 80013d4:	2000dc20 	.word	0x2000dc20
 80013d8:	401c0000 	.word	0x401c0000
 80013dc:	40140000 	.word	0x40140000

080013e0 <ILI9341_Send_Command>:
static void ILI9341_Send_Command(unsigned char command);
static void ILI9341_Send_Burst(unsigned short color, unsigned long len);
static void ILI9341_Draw_Char(int x, int y, unsigned int color, unsigned int phone, unsigned char charcode, unsigned char size);


static inline void ILI9341_Send_Command(unsigned char command) {
 80013e0:	b580      	push	{r7, lr}
 80013e2:	b082      	sub	sp, #8
 80013e4:	af00      	add	r7, sp, #0
 80013e6:	4603      	mov	r3, r0
 80013e8:	71fb      	strb	r3, [r7, #7]
	CS_ON;
 80013ea:	2200      	movs	r2, #0
 80013ec:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80013f0:	4808      	ldr	r0, [pc, #32]	; (8001414 <ILI9341_Send_Command+0x34>)
 80013f2:	f003 fd28 	bl	8004e46 <HAL_GPIO_WritePin>
	DC_COMMAND;
 80013f6:	2200      	movs	r2, #0
 80013f8:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80013fc:	4805      	ldr	r0, [pc, #20]	; (8001414 <ILI9341_Send_Command+0x34>)
 80013fe:	f003 fd22 	bl	8004e46 <HAL_GPIO_WritePin>
	ILI9341_SPI_Send(command);
 8001402:	79fb      	ldrb	r3, [r7, #7]
 8001404:	4618      	mov	r0, r3
 8001406:	f000 f95d 	bl	80016c4 <ILI9341_SPI_Send>
}
 800140a:	bf00      	nop
 800140c:	3708      	adds	r7, #8
 800140e:	46bd      	mov	sp, r7
 8001410:	bd80      	pop	{r7, pc}
 8001412:	bf00      	nop
 8001414:	40010c00 	.word	0x40010c00

08001418 <ILI9341_Send_Data>:

static inline void ILI9341_Send_Data(unsigned char data) {
 8001418:	b580      	push	{r7, lr}
 800141a:	b082      	sub	sp, #8
 800141c:	af00      	add	r7, sp, #0
 800141e:	4603      	mov	r3, r0
 8001420:	71fb      	strb	r3, [r7, #7]
	CS_ON;
 8001422:	2200      	movs	r2, #0
 8001424:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001428:	4808      	ldr	r0, [pc, #32]	; (800144c <ILI9341_Send_Data+0x34>)
 800142a:	f003 fd0c 	bl	8004e46 <HAL_GPIO_WritePin>
	DC_DATA;
 800142e:	2201      	movs	r2, #1
 8001430:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001434:	4805      	ldr	r0, [pc, #20]	; (800144c <ILI9341_Send_Data+0x34>)
 8001436:	f003 fd06 	bl	8004e46 <HAL_GPIO_WritePin>
	ILI9341_SPI_Send(data);
 800143a:	79fb      	ldrb	r3, [r7, #7]
 800143c:	4618      	mov	r0, r3
 800143e:	f000 f941 	bl	80016c4 <ILI9341_SPI_Send>
}
 8001442:	bf00      	nop
 8001444:	3708      	adds	r7, #8
 8001446:	46bd      	mov	sp, r7
 8001448:	bd80      	pop	{r7, pc}
 800144a:	bf00      	nop
 800144c:	40010c00 	.word	0x40010c00

08001450 <ILI9341_Init>:
static unsigned int Y_SIZE = 320;

unsigned char hh;
static SPI_HandleTypeDef lcd_spi;

void ILI9341_Init() {
 8001450:	b580      	push	{r7, lr}
 8001452:	af00      	add	r7, sp, #0
	ILI9341_SPI_Init();
 8001454:	f000 f900 	bl	8001658 <ILI9341_SPI_Init>

	/* Reset The Screen */
	ILI9341_Reset();
 8001458:	f000 f958 	bl	800170c <ILI9341_Reset>
	ILI9341_Send_Command(0x01);
 800145c:	2001      	movs	r0, #1
 800145e:	f7ff ffbf 	bl	80013e0 <ILI9341_Send_Command>

	/* Power Control A */
	ILI9341_Send_Command(0xCB);
 8001462:	20cb      	movs	r0, #203	; 0xcb
 8001464:	f7ff ffbc 	bl	80013e0 <ILI9341_Send_Command>
	ILI9341_Send_Data(0x39);
 8001468:	2039      	movs	r0, #57	; 0x39
 800146a:	f7ff ffd5 	bl	8001418 <ILI9341_Send_Data>
	ILI9341_Send_Data(0x2C);
 800146e:	202c      	movs	r0, #44	; 0x2c
 8001470:	f7ff ffd2 	bl	8001418 <ILI9341_Send_Data>
	ILI9341_Send_Data(0x00);
 8001474:	2000      	movs	r0, #0
 8001476:	f7ff ffcf 	bl	8001418 <ILI9341_Send_Data>
	ILI9341_Send_Data(0x34);
 800147a:	2034      	movs	r0, #52	; 0x34
 800147c:	f7ff ffcc 	bl	8001418 <ILI9341_Send_Data>
	ILI9341_Send_Data(0x02);
 8001480:	2002      	movs	r0, #2
 8001482:	f7ff ffc9 	bl	8001418 <ILI9341_Send_Data>

	/* Power Control B */
	ILI9341_Send_Command(0xCF);
 8001486:	20cf      	movs	r0, #207	; 0xcf
 8001488:	f7ff ffaa 	bl	80013e0 <ILI9341_Send_Command>
	ILI9341_Send_Data(0x00);
 800148c:	2000      	movs	r0, #0
 800148e:	f7ff ffc3 	bl	8001418 <ILI9341_Send_Data>
	ILI9341_Send_Data(0xC1);
 8001492:	20c1      	movs	r0, #193	; 0xc1
 8001494:	f7ff ffc0 	bl	8001418 <ILI9341_Send_Data>
	ILI9341_Send_Data(0x30);
 8001498:	2030      	movs	r0, #48	; 0x30
 800149a:	f7ff ffbd 	bl	8001418 <ILI9341_Send_Data>

	/* Driver timing control A */
	ILI9341_Send_Command(0xE8);
 800149e:	20e8      	movs	r0, #232	; 0xe8
 80014a0:	f7ff ff9e 	bl	80013e0 <ILI9341_Send_Command>
	ILI9341_Send_Data(0x85);
 80014a4:	2085      	movs	r0, #133	; 0x85
 80014a6:	f7ff ffb7 	bl	8001418 <ILI9341_Send_Data>
	ILI9341_Send_Data(0x00);
 80014aa:	2000      	movs	r0, #0
 80014ac:	f7ff ffb4 	bl	8001418 <ILI9341_Send_Data>
	ILI9341_Send_Data(0x78);
 80014b0:	2078      	movs	r0, #120	; 0x78
 80014b2:	f7ff ffb1 	bl	8001418 <ILI9341_Send_Data>

	/* Driver timing control B */
	ILI9341_Send_Command(0xEA);
 80014b6:	20ea      	movs	r0, #234	; 0xea
 80014b8:	f7ff ff92 	bl	80013e0 <ILI9341_Send_Command>
	ILI9341_Send_Data(0x00);
 80014bc:	2000      	movs	r0, #0
 80014be:	f7ff ffab 	bl	8001418 <ILI9341_Send_Data>
	ILI9341_Send_Data(0x00);
 80014c2:	2000      	movs	r0, #0
 80014c4:	f7ff ffa8 	bl	8001418 <ILI9341_Send_Data>

	/* Power on Sequence control */
	ILI9341_Send_Command(0xED);
 80014c8:	20ed      	movs	r0, #237	; 0xed
 80014ca:	f7ff ff89 	bl	80013e0 <ILI9341_Send_Command>
	ILI9341_Send_Data(0x64);
 80014ce:	2064      	movs	r0, #100	; 0x64
 80014d0:	f7ff ffa2 	bl	8001418 <ILI9341_Send_Data>
	ILI9341_Send_Data(0x03);
 80014d4:	2003      	movs	r0, #3
 80014d6:	f7ff ff9f 	bl	8001418 <ILI9341_Send_Data>
	ILI9341_Send_Data(0x12);
 80014da:	2012      	movs	r0, #18
 80014dc:	f7ff ff9c 	bl	8001418 <ILI9341_Send_Data>
	ILI9341_Send_Data(0x81);
 80014e0:	2081      	movs	r0, #129	; 0x81
 80014e2:	f7ff ff99 	bl	8001418 <ILI9341_Send_Data>

	/* Pump ratio control */
	ILI9341_Send_Command(0xF7);
 80014e6:	20f7      	movs	r0, #247	; 0xf7
 80014e8:	f7ff ff7a 	bl	80013e0 <ILI9341_Send_Command>
	ILI9341_Send_Data(0x20);
 80014ec:	2020      	movs	r0, #32
 80014ee:	f7ff ff93 	bl	8001418 <ILI9341_Send_Data>

	/* Power Control 1 */
	ILI9341_Send_Command(0xC0);
 80014f2:	20c0      	movs	r0, #192	; 0xc0
 80014f4:	f7ff ff74 	bl	80013e0 <ILI9341_Send_Command>
	ILI9341_Send_Data(0x10);
 80014f8:	2010      	movs	r0, #16
 80014fa:	f7ff ff8d 	bl	8001418 <ILI9341_Send_Data>

	/* Power Control 2 */
	ILI9341_Send_Command(0xC1);
 80014fe:	20c1      	movs	r0, #193	; 0xc1
 8001500:	f7ff ff6e 	bl	80013e0 <ILI9341_Send_Command>
	ILI9341_Send_Data(0x10);
 8001504:	2010      	movs	r0, #16
 8001506:	f7ff ff87 	bl	8001418 <ILI9341_Send_Data>

	/* VCOM Control 1 */
	ILI9341_Send_Command(0xC5);
 800150a:	20c5      	movs	r0, #197	; 0xc5
 800150c:	f7ff ff68 	bl	80013e0 <ILI9341_Send_Command>
	ILI9341_Send_Data(0x3E);
 8001510:	203e      	movs	r0, #62	; 0x3e
 8001512:	f7ff ff81 	bl	8001418 <ILI9341_Send_Data>
	ILI9341_Send_Data(0x28);
 8001516:	2028      	movs	r0, #40	; 0x28
 8001518:	f7ff ff7e 	bl	8001418 <ILI9341_Send_Data>

	/* VCOM Control 2 */
	ILI9341_Send_Command(0xC7);
 800151c:	20c7      	movs	r0, #199	; 0xc7
 800151e:	f7ff ff5f 	bl	80013e0 <ILI9341_Send_Command>
	ILI9341_Send_Data(0x86);
 8001522:	2086      	movs	r0, #134	; 0x86
 8001524:	f7ff ff78 	bl	8001418 <ILI9341_Send_Data>

	/* VCOM Control 2 */
	ILI9341_Send_Command(0x36);
 8001528:	2036      	movs	r0, #54	; 0x36
 800152a:	f7ff ff59 	bl	80013e0 <ILI9341_Send_Command>
	ILI9341_Send_Data(0x48);
 800152e:	2048      	movs	r0, #72	; 0x48
 8001530:	f7ff ff72 	bl	8001418 <ILI9341_Send_Data>

	/* Pixel Format Set */
	ILI9341_Send_Command(0x3A);
 8001534:	203a      	movs	r0, #58	; 0x3a
 8001536:	f7ff ff53 	bl	80013e0 <ILI9341_Send_Command>
	ILI9341_Send_Data(0x55);    //16bit
 800153a:	2055      	movs	r0, #85	; 0x55
 800153c:	f7ff ff6c 	bl	8001418 <ILI9341_Send_Data>

	ILI9341_Send_Command(0xB1);
 8001540:	20b1      	movs	r0, #177	; 0xb1
 8001542:	f7ff ff4d 	bl	80013e0 <ILI9341_Send_Command>
	ILI9341_Send_Data(0x00);
 8001546:	2000      	movs	r0, #0
 8001548:	f7ff ff66 	bl	8001418 <ILI9341_Send_Data>
	ILI9341_Send_Data(0x18);
 800154c:	2018      	movs	r0, #24
 800154e:	f7ff ff63 	bl	8001418 <ILI9341_Send_Data>

	/* Display Function Control */
	ILI9341_Send_Command(0xB6);
 8001552:	20b6      	movs	r0, #182	; 0xb6
 8001554:	f7ff ff44 	bl	80013e0 <ILI9341_Send_Command>
	ILI9341_Send_Data(0x08);
 8001558:	2008      	movs	r0, #8
 800155a:	f7ff ff5d 	bl	8001418 <ILI9341_Send_Data>
	ILI9341_Send_Data(0x82);
 800155e:	2082      	movs	r0, #130	; 0x82
 8001560:	f7ff ff5a 	bl	8001418 <ILI9341_Send_Data>
	ILI9341_Send_Data(0x27);
 8001564:	2027      	movs	r0, #39	; 0x27
 8001566:	f7ff ff57 	bl	8001418 <ILI9341_Send_Data>

	/* 3GAMMA FUNCTION DISABLE */
	ILI9341_Send_Command(0xF2);
 800156a:	20f2      	movs	r0, #242	; 0xf2
 800156c:	f7ff ff38 	bl	80013e0 <ILI9341_Send_Command>
	ILI9341_Send_Data(0x00);
 8001570:	2000      	movs	r0, #0
 8001572:	f7ff ff51 	bl	8001418 <ILI9341_Send_Data>

	/* GAMMA CURVE SELECTED */
	ILI9341_Send_Command(0x26); //Gamma set
 8001576:	2026      	movs	r0, #38	; 0x26
 8001578:	f7ff ff32 	bl	80013e0 <ILI9341_Send_Command>
	ILI9341_Send_Data(0x01); 	//Gamma Curve (G2.2)
 800157c:	2001      	movs	r0, #1
 800157e:	f7ff ff4b 	bl	8001418 <ILI9341_Send_Data>

	//Positive Gamma  Correction
	ILI9341_Send_Command(0xE0);
 8001582:	20e0      	movs	r0, #224	; 0xe0
 8001584:	f7ff ff2c 	bl	80013e0 <ILI9341_Send_Command>
	ILI9341_Send_Data(0x0F);
 8001588:	200f      	movs	r0, #15
 800158a:	f7ff ff45 	bl	8001418 <ILI9341_Send_Data>
	ILI9341_Send_Data(0x31);
 800158e:	2031      	movs	r0, #49	; 0x31
 8001590:	f7ff ff42 	bl	8001418 <ILI9341_Send_Data>
	ILI9341_Send_Data(0x2B);
 8001594:	202b      	movs	r0, #43	; 0x2b
 8001596:	f7ff ff3f 	bl	8001418 <ILI9341_Send_Data>
	ILI9341_Send_Data(0x0C);
 800159a:	200c      	movs	r0, #12
 800159c:	f7ff ff3c 	bl	8001418 <ILI9341_Send_Data>
	ILI9341_Send_Data(0x0E);
 80015a0:	200e      	movs	r0, #14
 80015a2:	f7ff ff39 	bl	8001418 <ILI9341_Send_Data>
	ILI9341_Send_Data(0x08);
 80015a6:	2008      	movs	r0, #8
 80015a8:	f7ff ff36 	bl	8001418 <ILI9341_Send_Data>
	ILI9341_Send_Data(0x4E);
 80015ac:	204e      	movs	r0, #78	; 0x4e
 80015ae:	f7ff ff33 	bl	8001418 <ILI9341_Send_Data>
	ILI9341_Send_Data(0xF1);
 80015b2:	20f1      	movs	r0, #241	; 0xf1
 80015b4:	f7ff ff30 	bl	8001418 <ILI9341_Send_Data>
	ILI9341_Send_Data(0x37);
 80015b8:	2037      	movs	r0, #55	; 0x37
 80015ba:	f7ff ff2d 	bl	8001418 <ILI9341_Send_Data>
	ILI9341_Send_Data(0x07);
 80015be:	2007      	movs	r0, #7
 80015c0:	f7ff ff2a 	bl	8001418 <ILI9341_Send_Data>
	ILI9341_Send_Data(0x10);
 80015c4:	2010      	movs	r0, #16
 80015c6:	f7ff ff27 	bl	8001418 <ILI9341_Send_Data>
	ILI9341_Send_Data(0x03);
 80015ca:	2003      	movs	r0, #3
 80015cc:	f7ff ff24 	bl	8001418 <ILI9341_Send_Data>
	ILI9341_Send_Data(0x0E);
 80015d0:	200e      	movs	r0, #14
 80015d2:	f7ff ff21 	bl	8001418 <ILI9341_Send_Data>
	ILI9341_Send_Data(0x09);
 80015d6:	2009      	movs	r0, #9
 80015d8:	f7ff ff1e 	bl	8001418 <ILI9341_Send_Data>
	ILI9341_Send_Data(0x00);
 80015dc:	2000      	movs	r0, #0
 80015de:	f7ff ff1b 	bl	8001418 <ILI9341_Send_Data>

	//Negative Gamma  Correction
	ILI9341_Send_Command(0xE1);
 80015e2:	20e1      	movs	r0, #225	; 0xe1
 80015e4:	f7ff fefc 	bl	80013e0 <ILI9341_Send_Command>
	ILI9341_Send_Data(0x00);
 80015e8:	2000      	movs	r0, #0
 80015ea:	f7ff ff15 	bl	8001418 <ILI9341_Send_Data>
	ILI9341_Send_Data(0x0E);
 80015ee:	200e      	movs	r0, #14
 80015f0:	f7ff ff12 	bl	8001418 <ILI9341_Send_Data>
	ILI9341_Send_Data(0x14);
 80015f4:	2014      	movs	r0, #20
 80015f6:	f7ff ff0f 	bl	8001418 <ILI9341_Send_Data>
	ILI9341_Send_Data(0x03);
 80015fa:	2003      	movs	r0, #3
 80015fc:	f7ff ff0c 	bl	8001418 <ILI9341_Send_Data>
	ILI9341_Send_Data(0x11);
 8001600:	2011      	movs	r0, #17
 8001602:	f7ff ff09 	bl	8001418 <ILI9341_Send_Data>
	ILI9341_Send_Data(0x07);
 8001606:	2007      	movs	r0, #7
 8001608:	f7ff ff06 	bl	8001418 <ILI9341_Send_Data>
	ILI9341_Send_Data(0x31);
 800160c:	2031      	movs	r0, #49	; 0x31
 800160e:	f7ff ff03 	bl	8001418 <ILI9341_Send_Data>
	ILI9341_Send_Data(0xC1);
 8001612:	20c1      	movs	r0, #193	; 0xc1
 8001614:	f7ff ff00 	bl	8001418 <ILI9341_Send_Data>
	ILI9341_Send_Data(0x48);
 8001618:	2048      	movs	r0, #72	; 0x48
 800161a:	f7ff fefd 	bl	8001418 <ILI9341_Send_Data>
	ILI9341_Send_Data(0x08);
 800161e:	2008      	movs	r0, #8
 8001620:	f7ff fefa 	bl	8001418 <ILI9341_Send_Data>
	ILI9341_Send_Data(0x0F);
 8001624:	200f      	movs	r0, #15
 8001626:	f7ff fef7 	bl	8001418 <ILI9341_Send_Data>
	ILI9341_Send_Data(0x0C);
 800162a:	200c      	movs	r0, #12
 800162c:	f7ff fef4 	bl	8001418 <ILI9341_Send_Data>
	ILI9341_Send_Data(0x31);
 8001630:	2031      	movs	r0, #49	; 0x31
 8001632:	f7ff fef1 	bl	8001418 <ILI9341_Send_Data>
	ILI9341_Send_Data(0x36);
 8001636:	2036      	movs	r0, #54	; 0x36
 8001638:	f7ff feee 	bl	8001418 <ILI9341_Send_Data>
	ILI9341_Send_Data(0x0F);
 800163c:	200f      	movs	r0, #15
 800163e:	f7ff feeb 	bl	8001418 <ILI9341_Send_Data>

	//EXIT SLEEP
	ILI9341_Send_Command(0x11);
 8001642:	2011      	movs	r0, #17
 8001644:	f7ff fecc 	bl	80013e0 <ILI9341_Send_Command>

	//TURN ON DISPLAY
	ILI9341_Send_Command(0x29);
 8001648:	2029      	movs	r0, #41	; 0x29
 800164a:	f7ff fec9 	bl	80013e0 <ILI9341_Send_Command>
	ILI9341_Send_Data(0x2C);
 800164e:	202c      	movs	r0, #44	; 0x2c
 8001650:	f7ff fee2 	bl	8001418 <ILI9341_Send_Data>
}
 8001654:	bf00      	nop
 8001656:	bd80      	pop	{r7, pc}

08001658 <ILI9341_SPI_Init>:
 * @brief SPI2 Initialization Function
 * @param None
 * @retval None
 */
static void ILI9341_SPI_Init()
{
 8001658:	b580      	push	{r7, lr}
 800165a:	af00      	add	r7, sp, #0
	lcd_spi.Instance 				= SPI2;
 800165c:	4b17      	ldr	r3, [pc, #92]	; (80016bc <ILI9341_SPI_Init+0x64>)
 800165e:	4a18      	ldr	r2, [pc, #96]	; (80016c0 <ILI9341_SPI_Init+0x68>)
 8001660:	601a      	str	r2, [r3, #0]
	lcd_spi.Init.Mode 				= SPI_MODE_MASTER;
 8001662:	4b16      	ldr	r3, [pc, #88]	; (80016bc <ILI9341_SPI_Init+0x64>)
 8001664:	f44f 7282 	mov.w	r2, #260	; 0x104
 8001668:	605a      	str	r2, [r3, #4]
	lcd_spi.Init.Direction 			= SPI_DIRECTION_2LINES;
 800166a:	4b14      	ldr	r3, [pc, #80]	; (80016bc <ILI9341_SPI_Init+0x64>)
 800166c:	2200      	movs	r2, #0
 800166e:	609a      	str	r2, [r3, #8]
	lcd_spi.Init.DataSize 			= SPI_DATASIZE_8BIT;
 8001670:	4b12      	ldr	r3, [pc, #72]	; (80016bc <ILI9341_SPI_Init+0x64>)
 8001672:	2200      	movs	r2, #0
 8001674:	60da      	str	r2, [r3, #12]
	lcd_spi.Init.CLKPolarity 		= SPI_POLARITY_LOW;
 8001676:	4b11      	ldr	r3, [pc, #68]	; (80016bc <ILI9341_SPI_Init+0x64>)
 8001678:	2200      	movs	r2, #0
 800167a:	611a      	str	r2, [r3, #16]
	lcd_spi.Init.CLKPhase 			= SPI_PHASE_1EDGE;
 800167c:	4b0f      	ldr	r3, [pc, #60]	; (80016bc <ILI9341_SPI_Init+0x64>)
 800167e:	2200      	movs	r2, #0
 8001680:	615a      	str	r2, [r3, #20]
	lcd_spi.Init.NSS 				= SPI_NSS_SOFT;
 8001682:	4b0e      	ldr	r3, [pc, #56]	; (80016bc <ILI9341_SPI_Init+0x64>)
 8001684:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001688:	619a      	str	r2, [r3, #24]
	lcd_spi.Init.BaudRatePrescaler 	= SPI_BAUDRATEPRESCALER_2;
 800168a:	4b0c      	ldr	r3, [pc, #48]	; (80016bc <ILI9341_SPI_Init+0x64>)
 800168c:	2200      	movs	r2, #0
 800168e:	61da      	str	r2, [r3, #28]
	lcd_spi.Init.FirstBit 			= SPI_FIRSTBIT_MSB;
 8001690:	4b0a      	ldr	r3, [pc, #40]	; (80016bc <ILI9341_SPI_Init+0x64>)
 8001692:	2200      	movs	r2, #0
 8001694:	621a      	str	r2, [r3, #32]
	lcd_spi.Init.TIMode 			= SPI_TIMODE_DISABLE;
 8001696:	4b09      	ldr	r3, [pc, #36]	; (80016bc <ILI9341_SPI_Init+0x64>)
 8001698:	2200      	movs	r2, #0
 800169a:	625a      	str	r2, [r3, #36]	; 0x24
	lcd_spi.Init.CRCCalculation 	= SPI_CRCCALCULATION_DISABLE;
 800169c:	4b07      	ldr	r3, [pc, #28]	; (80016bc <ILI9341_SPI_Init+0x64>)
 800169e:	2200      	movs	r2, #0
 80016a0:	629a      	str	r2, [r3, #40]	; 0x28
	lcd_spi.Init.CRCPolynomial 		= 10;
 80016a2:	4b06      	ldr	r3, [pc, #24]	; (80016bc <ILI9341_SPI_Init+0x64>)
 80016a4:	220a      	movs	r2, #10
 80016a6:	62da      	str	r2, [r3, #44]	; 0x2c
	if (HAL_SPI_Init(&lcd_spi) != HAL_OK) {
 80016a8:	4804      	ldr	r0, [pc, #16]	; (80016bc <ILI9341_SPI_Init+0x64>)
 80016aa:	f007 f8d6 	bl	800885a <HAL_SPI_Init>
 80016ae:	4603      	mov	r3, r0
 80016b0:	2b00      	cmp	r3, #0
 80016b2:	d001      	beq.n	80016b8 <ILI9341_SPI_Init+0x60>
		Error_Handler();
 80016b4:	f001 fb04 	bl	8002cc0 <Error_Handler>
	}
}
 80016b8:	bf00      	nop
 80016ba:	bd80      	pop	{r7, pc}
 80016bc:	2000dce4 	.word	0x2000dce4
 80016c0:	40003800 	.word	0x40003800

080016c4 <ILI9341_SPI_Send>:

void ILI9341_SPI_Send(unsigned char data)
{
 80016c4:	b580      	push	{r7, lr}
 80016c6:	b082      	sub	sp, #8
 80016c8:	af00      	add	r7, sp, #0
 80016ca:	4603      	mov	r3, r0
 80016cc:	71fb      	strb	r3, [r7, #7]
	HAL_SPI_Transmit(&lcd_spi, &data, 1, 1);
 80016ce:	1df9      	adds	r1, r7, #7
 80016d0:	2301      	movs	r3, #1
 80016d2:	2201      	movs	r2, #1
 80016d4:	4803      	ldr	r0, [pc, #12]	; (80016e4 <ILI9341_SPI_Send+0x20>)
 80016d6:	f007 f944 	bl	8008962 <HAL_SPI_Transmit>
}
 80016da:	bf00      	nop
 80016dc:	3708      	adds	r7, #8
 80016de:	46bd      	mov	sp, r7
 80016e0:	bd80      	pop	{r7, pc}
 80016e2:	bf00      	nop
 80016e4:	2000dce4 	.word	0x2000dce4

080016e8 <ILI9341_SPI_Send_Multiple>:
{
	HAL_SPI_Transmit(&lcd_spi, &data, 2, 1);
}

void ILI9341_SPI_Send_Multiple(uint8_t* data, int size)
{
 80016e8:	b580      	push	{r7, lr}
 80016ea:	b082      	sub	sp, #8
 80016ec:	af00      	add	r7, sp, #0
 80016ee:	6078      	str	r0, [r7, #4]
 80016f0:	6039      	str	r1, [r7, #0]
	HAL_SPI_Transmit(&lcd_spi, data, size, 10);
 80016f2:	683b      	ldr	r3, [r7, #0]
 80016f4:	b29a      	uxth	r2, r3
 80016f6:	230a      	movs	r3, #10
 80016f8:	6879      	ldr	r1, [r7, #4]
 80016fa:	4803      	ldr	r0, [pc, #12]	; (8001708 <ILI9341_SPI_Send_Multiple+0x20>)
 80016fc:	f007 f931 	bl	8008962 <HAL_SPI_Transmit>
}
 8001700:	bf00      	nop
 8001702:	3708      	adds	r7, #8
 8001704:	46bd      	mov	sp, r7
 8001706:	bd80      	pop	{r7, pc}
 8001708:	2000dce4 	.word	0x2000dce4

0800170c <ILI9341_Reset>:

void ILI9341_Reset() {
 800170c:	b580      	push	{r7, lr}
 800170e:	af00      	add	r7, sp, #0
	RESET_ON;
 8001710:	2200      	movs	r2, #0
 8001712:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001716:	4810      	ldr	r0, [pc, #64]	; (8001758 <ILI9341_Reset+0x4c>)
 8001718:	f003 fb95 	bl	8004e46 <HAL_GPIO_WritePin>
	HAL_Delay(50);
 800171c:	2032      	movs	r0, #50	; 0x32
 800171e:	f001 fefb 	bl	8003518 <HAL_Delay>
	RESET_OFF;
 8001722:	2201      	movs	r2, #1
 8001724:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001728:	480b      	ldr	r0, [pc, #44]	; (8001758 <ILI9341_Reset+0x4c>)
 800172a:	f003 fb8c 	bl	8004e46 <HAL_GPIO_WritePin>
	CS_ON;
 800172e:	2200      	movs	r2, #0
 8001730:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001734:	4808      	ldr	r0, [pc, #32]	; (8001758 <ILI9341_Reset+0x4c>)
 8001736:	f003 fb86 	bl	8004e46 <HAL_GPIO_WritePin>
	HAL_Delay(50);
 800173a:	2032      	movs	r0, #50	; 0x32
 800173c:	f001 feec 	bl	8003518 <HAL_Delay>
	ILI9341_Send_Command(0x01);
 8001740:	2001      	movs	r0, #1
 8001742:	f7ff fe4d 	bl	80013e0 <ILI9341_Send_Command>
	CS_OFF;
 8001746:	2201      	movs	r2, #1
 8001748:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800174c:	4802      	ldr	r0, [pc, #8]	; (8001758 <ILI9341_Reset+0x4c>)
 800174e:	f003 fb7a 	bl	8004e46 <HAL_GPIO_WritePin>
}
 8001752:	bf00      	nop
 8001754:	bd80      	pop	{r7, pc}
 8001756:	bf00      	nop
 8001758:	40010c00 	.word	0x40010c00

0800175c <ILI9341_Set_Rotation>:

void ILI9341_Set_Rotation(unsigned char rotation) {
 800175c:	b580      	push	{r7, lr}
 800175e:	b082      	sub	sp, #8
 8001760:	af00      	add	r7, sp, #0
 8001762:	4603      	mov	r3, r0
 8001764:	71fb      	strb	r3, [r7, #7]
	ILI9341_Send_Command(0x36);
 8001766:	2036      	movs	r0, #54	; 0x36
 8001768:	f7ff fe3a 	bl	80013e0 <ILI9341_Send_Command>
	switch (rotation) {
 800176c:	79fb      	ldrb	r3, [r7, #7]
 800176e:	2b03      	cmp	r3, #3
 8001770:	d836      	bhi.n	80017e0 <ILI9341_Set_Rotation+0x84>
 8001772:	a201      	add	r2, pc, #4	; (adr r2, 8001778 <ILI9341_Set_Rotation+0x1c>)
 8001774:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001778:	08001789 	.word	0x08001789
 800177c:	0800179f 	.word	0x0800179f
 8001780:	080017b5 	.word	0x080017b5
 8001784:	080017cb 	.word	0x080017cb
	case 0:
		ILI9341_Send_Data(0x48);
 8001788:	2048      	movs	r0, #72	; 0x48
 800178a:	f7ff fe45 	bl	8001418 <ILI9341_Send_Data>
		X_SIZE = 240;
 800178e:	4b16      	ldr	r3, [pc, #88]	; (80017e8 <ILI9341_Set_Rotation+0x8c>)
 8001790:	22f0      	movs	r2, #240	; 0xf0
 8001792:	601a      	str	r2, [r3, #0]
		Y_SIZE = 320;
 8001794:	4b15      	ldr	r3, [pc, #84]	; (80017ec <ILI9341_Set_Rotation+0x90>)
 8001796:	f44f 72a0 	mov.w	r2, #320	; 0x140
 800179a:	601a      	str	r2, [r3, #0]
		break;
 800179c:	e020      	b.n	80017e0 <ILI9341_Set_Rotation+0x84>
	case 1:
		ILI9341_Send_Data(0x28);
 800179e:	2028      	movs	r0, #40	; 0x28
 80017a0:	f7ff fe3a 	bl	8001418 <ILI9341_Send_Data>
		X_SIZE = 320;
 80017a4:	4b10      	ldr	r3, [pc, #64]	; (80017e8 <ILI9341_Set_Rotation+0x8c>)
 80017a6:	f44f 72a0 	mov.w	r2, #320	; 0x140
 80017aa:	601a      	str	r2, [r3, #0]
		Y_SIZE = 240;
 80017ac:	4b0f      	ldr	r3, [pc, #60]	; (80017ec <ILI9341_Set_Rotation+0x90>)
 80017ae:	22f0      	movs	r2, #240	; 0xf0
 80017b0:	601a      	str	r2, [r3, #0]
		break;
 80017b2:	e015      	b.n	80017e0 <ILI9341_Set_Rotation+0x84>
	case 2:
		ILI9341_Send_Data(0x88);
 80017b4:	2088      	movs	r0, #136	; 0x88
 80017b6:	f7ff fe2f 	bl	8001418 <ILI9341_Send_Data>
		X_SIZE = 240;
 80017ba:	4b0b      	ldr	r3, [pc, #44]	; (80017e8 <ILI9341_Set_Rotation+0x8c>)
 80017bc:	22f0      	movs	r2, #240	; 0xf0
 80017be:	601a      	str	r2, [r3, #0]
		Y_SIZE = 320;
 80017c0:	4b0a      	ldr	r3, [pc, #40]	; (80017ec <ILI9341_Set_Rotation+0x90>)
 80017c2:	f44f 72a0 	mov.w	r2, #320	; 0x140
 80017c6:	601a      	str	r2, [r3, #0]
		break;
 80017c8:	e00a      	b.n	80017e0 <ILI9341_Set_Rotation+0x84>
	case 3:
		ILI9341_Send_Data(0xE8);
 80017ca:	20e8      	movs	r0, #232	; 0xe8
 80017cc:	f7ff fe24 	bl	8001418 <ILI9341_Send_Data>
		X_SIZE = 320;
 80017d0:	4b05      	ldr	r3, [pc, #20]	; (80017e8 <ILI9341_Set_Rotation+0x8c>)
 80017d2:	f44f 72a0 	mov.w	r2, #320	; 0x140
 80017d6:	601a      	str	r2, [r3, #0]
		Y_SIZE = 240;
 80017d8:	4b04      	ldr	r3, [pc, #16]	; (80017ec <ILI9341_Set_Rotation+0x90>)
 80017da:	22f0      	movs	r2, #240	; 0xf0
 80017dc:	601a      	str	r2, [r3, #0]
		break;
 80017de:	bf00      	nop
	}
}
 80017e0:	bf00      	nop
 80017e2:	3708      	adds	r7, #8
 80017e4:	46bd      	mov	sp, r7
 80017e6:	bd80      	pop	{r7, pc}
 80017e8:	20000000 	.word	0x20000000
 80017ec:	20000004 	.word	0x20000004

080017f0 <ILI9341_SPI_Send_32>:

void ILI9341_SPI_Send_32(unsigned char command, unsigned long data) {
 80017f0:	b580      	push	{r7, lr}
 80017f2:	b082      	sub	sp, #8
 80017f4:	af00      	add	r7, sp, #0
 80017f6:	4603      	mov	r3, r0
 80017f8:	6039      	str	r1, [r7, #0]
 80017fa:	71fb      	strb	r3, [r7, #7]
	CS_ON;
 80017fc:	2200      	movs	r2, #0
 80017fe:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001802:	4817      	ldr	r0, [pc, #92]	; (8001860 <ILI9341_SPI_Send_32+0x70>)
 8001804:	f003 fb1f 	bl	8004e46 <HAL_GPIO_WritePin>
	DC_COMMAND;
 8001808:	2200      	movs	r2, #0
 800180a:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800180e:	4814      	ldr	r0, [pc, #80]	; (8001860 <ILI9341_SPI_Send_32+0x70>)
 8001810:	f003 fb19 	bl	8004e46 <HAL_GPIO_WritePin>
	ILI9341_SPI_Send(command);
 8001814:	79fb      	ldrb	r3, [r7, #7]
 8001816:	4618      	mov	r0, r3
 8001818:	f7ff ff54 	bl	80016c4 <ILI9341_SPI_Send>

	DC_DATA;
 800181c:	2201      	movs	r2, #1
 800181e:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001822:	480f      	ldr	r0, [pc, #60]	; (8001860 <ILI9341_SPI_Send_32+0x70>)
 8001824:	f003 fb0f 	bl	8004e46 <HAL_GPIO_WritePin>
	ILI9341_SPI_Send(data >> 24);
 8001828:	683b      	ldr	r3, [r7, #0]
 800182a:	0e1b      	lsrs	r3, r3, #24
 800182c:	b2db      	uxtb	r3, r3
 800182e:	4618      	mov	r0, r3
 8001830:	f7ff ff48 	bl	80016c4 <ILI9341_SPI_Send>
	ILI9341_SPI_Send(data >> 16);
 8001834:	683b      	ldr	r3, [r7, #0]
 8001836:	0c1b      	lsrs	r3, r3, #16
 8001838:	b2db      	uxtb	r3, r3
 800183a:	4618      	mov	r0, r3
 800183c:	f7ff ff42 	bl	80016c4 <ILI9341_SPI_Send>
	ILI9341_SPI_Send(data >> 8);
 8001840:	683b      	ldr	r3, [r7, #0]
 8001842:	0a1b      	lsrs	r3, r3, #8
 8001844:	b2db      	uxtb	r3, r3
 8001846:	4618      	mov	r0, r3
 8001848:	f7ff ff3c 	bl	80016c4 <ILI9341_SPI_Send>
	ILI9341_SPI_Send(data);
 800184c:	683b      	ldr	r3, [r7, #0]
 800184e:	b2db      	uxtb	r3, r3
 8001850:	4618      	mov	r0, r3
 8001852:	f7ff ff37 	bl	80016c4 <ILI9341_SPI_Send>

}
 8001856:	bf00      	nop
 8001858:	3708      	adds	r7, #8
 800185a:	46bd      	mov	sp, r7
 800185c:	bd80      	pop	{r7, pc}
 800185e:	bf00      	nop
 8001860:	40010c00 	.word	0x40010c00

08001864 <ILI9341_Set_Address>:

void ILI9341_Set_Address(unsigned int x1, unsigned int y1, unsigned int x2, unsigned int y2) {
 8001864:	b580      	push	{r7, lr}
 8001866:	b086      	sub	sp, #24
 8001868:	af00      	add	r7, sp, #0
 800186a:	60f8      	str	r0, [r7, #12]
 800186c:	60b9      	str	r1, [r7, #8]
 800186e:	607a      	str	r2, [r7, #4]
 8001870:	603b      	str	r3, [r7, #0]
	unsigned long t;
	t = x1;
 8001872:	68fb      	ldr	r3, [r7, #12]
 8001874:	617b      	str	r3, [r7, #20]
	t <<= 16;
 8001876:	697b      	ldr	r3, [r7, #20]
 8001878:	041b      	lsls	r3, r3, #16
 800187a:	617b      	str	r3, [r7, #20]
	t |= x2;
 800187c:	697a      	ldr	r2, [r7, #20]
 800187e:	687b      	ldr	r3, [r7, #4]
 8001880:	4313      	orrs	r3, r2
 8001882:	617b      	str	r3, [r7, #20]
	ILI9341_SPI_Send_32(0x2A, t); //Column Addres Set
 8001884:	6979      	ldr	r1, [r7, #20]
 8001886:	202a      	movs	r0, #42	; 0x2a
 8001888:	f7ff ffb2 	bl	80017f0 <ILI9341_SPI_Send_32>
	t = y1;
 800188c:	68bb      	ldr	r3, [r7, #8]
 800188e:	617b      	str	r3, [r7, #20]
	t <<= 16;
 8001890:	697b      	ldr	r3, [r7, #20]
 8001892:	041b      	lsls	r3, r3, #16
 8001894:	617b      	str	r3, [r7, #20]
	t |= y2;
 8001896:	697a      	ldr	r2, [r7, #20]
 8001898:	683b      	ldr	r3, [r7, #0]
 800189a:	4313      	orrs	r3, r2
 800189c:	617b      	str	r3, [r7, #20]
	ILI9341_SPI_Send_32(0x2B, t); //Page Addres Set
 800189e:	6979      	ldr	r1, [r7, #20]
 80018a0:	202b      	movs	r0, #43	; 0x2b
 80018a2:	f7ff ffa5 	bl	80017f0 <ILI9341_SPI_Send_32>
}
 80018a6:	bf00      	nop
 80018a8:	3718      	adds	r7, #24
 80018aa:	46bd      	mov	sp, r7
 80018ac:	bd80      	pop	{r7, pc}

080018ae <LCD_OpenWindow>:
	ILI9341_SPI_Send(data);
	ILI9341_SPI_Send(data);
}

void LCD_OpenWindow ( uint16_t usCOLUMN, uint16_t usPAGE, uint16_t usWidth, uint16_t usHeight )
{
 80018ae:	b590      	push	{r4, r7, lr}
 80018b0:	b083      	sub	sp, #12
 80018b2:	af00      	add	r7, sp, #0
 80018b4:	4604      	mov	r4, r0
 80018b6:	4608      	mov	r0, r1
 80018b8:	4611      	mov	r1, r2
 80018ba:	461a      	mov	r2, r3
 80018bc:	4623      	mov	r3, r4
 80018be:	80fb      	strh	r3, [r7, #6]
 80018c0:	4603      	mov	r3, r0
 80018c2:	80bb      	strh	r3, [r7, #4]
 80018c4:	460b      	mov	r3, r1
 80018c6:	807b      	strh	r3, [r7, #2]
 80018c8:	4613      	mov	r3, r2
 80018ca:	803b      	strh	r3, [r7, #0]
	ILI9341_Set_Address(usCOLUMN, usPAGE, usCOLUMN + usWidth - 1, usPAGE + usHeight - 1);
 80018cc:	88f8      	ldrh	r0, [r7, #6]
 80018ce:	88b9      	ldrh	r1, [r7, #4]
 80018d0:	88fa      	ldrh	r2, [r7, #6]
 80018d2:	887b      	ldrh	r3, [r7, #2]
 80018d4:	4413      	add	r3, r2
 80018d6:	3b01      	subs	r3, #1
 80018d8:	461c      	mov	r4, r3
 80018da:	88ba      	ldrh	r2, [r7, #4]
 80018dc:	883b      	ldrh	r3, [r7, #0]
 80018de:	4413      	add	r3, r2
 80018e0:	3b01      	subs	r3, #1
 80018e2:	4622      	mov	r2, r4
 80018e4:	f7ff ffbe 	bl	8001864 <ILI9341_Set_Address>
}
 80018e8:	bf00      	nop
 80018ea:	370c      	adds	r7, #12
 80018ec:	46bd      	mov	sp, r7
 80018ee:	bd90      	pop	{r4, r7, pc}

080018f0 <LCD_FillWindow>:

void LCD_FillWindow ( uint32_t usPoint, uint16_t usColor )
{
 80018f0:	b580      	push	{r7, lr}
 80018f2:	b088      	sub	sp, #32
 80018f4:	af00      	add	r7, sp, #0
 80018f6:	6078      	str	r0, [r7, #4]
 80018f8:	460b      	mov	r3, r1
 80018fa:	807b      	strh	r3, [r7, #2]
	uint32_t i = 0;
 80018fc:	2300      	movs	r3, #0
 80018fe:	617b      	str	r3, [r7, #20]

	/* memory write */
	LCD_Write_Cmd ( CMD_SetPixel );
 8001900:	202c      	movs	r0, #44	; 0x2c
 8001902:	f7ff fd6d 	bl	80013e0 <ILI9341_Send_Command>

	CS_ON;
 8001906:	2200      	movs	r2, #0
 8001908:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800190c:	482a      	ldr	r0, [pc, #168]	; (80019b8 <LCD_FillWindow+0xc8>)
 800190e:	f003 fa9a 	bl	8004e46 <HAL_GPIO_WritePin>
	DC_DATA;
 8001912:	2201      	movs	r2, #1
 8001914:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001918:	4827      	ldr	r0, [pc, #156]	; (80019b8 <LCD_FillWindow+0xc8>)
 800191a:	f003 fa94 	bl	8004e46 <HAL_GPIO_WritePin>

	int chunk_size = usPoint / 10;
 800191e:	687b      	ldr	r3, [r7, #4]
 8001920:	4a26      	ldr	r2, [pc, #152]	; (80019bc <LCD_FillWindow+0xcc>)
 8001922:	fba2 2303 	umull	r2, r3, r2, r3
 8001926:	08db      	lsrs	r3, r3, #3
 8001928:	61fb      	str	r3, [r7, #28]
	if (chunk_size < 64) chunk_size = 64;
 800192a:	69fb      	ldr	r3, [r7, #28]
 800192c:	2b3f      	cmp	r3, #63	; 0x3f
 800192e:	dc01      	bgt.n	8001934 <LCD_FillWindow+0x44>
 8001930:	2340      	movs	r3, #64	; 0x40
 8001932:	61fb      	str	r3, [r7, #28]
	if (chunk_size > 240) chunk_size = 240;
 8001934:	69fb      	ldr	r3, [r7, #28]
 8001936:	2bf0      	cmp	r3, #240	; 0xf0
 8001938:	dd01      	ble.n	800193e <LCD_FillWindow+0x4e>
 800193a:	23f0      	movs	r3, #240	; 0xf0
 800193c:	61fb      	str	r3, [r7, #28]
	unsigned int revertedColor = (usColor >> 8) | ((usColor & 0x00ff) << 8);
 800193e:	887b      	ldrh	r3, [r7, #2]
 8001940:	0a1b      	lsrs	r3, r3, #8
 8001942:	b29b      	uxth	r3, r3
 8001944:	461a      	mov	r2, r3
 8001946:	887b      	ldrh	r3, [r7, #2]
 8001948:	021b      	lsls	r3, r3, #8
 800194a:	b29b      	uxth	r3, r3
 800194c:	4313      	orrs	r3, r2
 800194e:	613b      	str	r3, [r7, #16]
	uint16_t* array = (uint16_t*) malloc(chunk_size * sizeof(uint16_t));
 8001950:	69fb      	ldr	r3, [r7, #28]
 8001952:	005b      	lsls	r3, r3, #1
 8001954:	4618      	mov	r0, r3
 8001956:	f00f fd9f 	bl	8011498 <malloc>
 800195a:	4603      	mov	r3, r0
 800195c:	60fb      	str	r3, [r7, #12]
	for (int i = 0; i < chunk_size; i++) {
 800195e:	2300      	movs	r3, #0
 8001960:	61bb      	str	r3, [r7, #24]
 8001962:	e009      	b.n	8001978 <LCD_FillWindow+0x88>
		array[i] = revertedColor;
 8001964:	69bb      	ldr	r3, [r7, #24]
 8001966:	005b      	lsls	r3, r3, #1
 8001968:	68fa      	ldr	r2, [r7, #12]
 800196a:	4413      	add	r3, r2
 800196c:	693a      	ldr	r2, [r7, #16]
 800196e:	b292      	uxth	r2, r2
 8001970:	801a      	strh	r2, [r3, #0]
	for (int i = 0; i < chunk_size; i++) {
 8001972:	69bb      	ldr	r3, [r7, #24]
 8001974:	3301      	adds	r3, #1
 8001976:	61bb      	str	r3, [r7, #24]
 8001978:	69ba      	ldr	r2, [r7, #24]
 800197a:	69fb      	ldr	r3, [r7, #28]
 800197c:	429a      	cmp	r2, r3
 800197e:	dbf1      	blt.n	8001964 <LCD_FillWindow+0x74>
	}

	while (usPoint > chunk_size) {
 8001980:	e009      	b.n	8001996 <LCD_FillWindow+0xa6>
		ILI9341_SPI_Send_Multiple(array, chunk_size * 2);
 8001982:	69fb      	ldr	r3, [r7, #28]
 8001984:	005b      	lsls	r3, r3, #1
 8001986:	4619      	mov	r1, r3
 8001988:	68f8      	ldr	r0, [r7, #12]
 800198a:	f7ff fead 	bl	80016e8 <ILI9341_SPI_Send_Multiple>
		usPoint -= chunk_size;
 800198e:	69fb      	ldr	r3, [r7, #28]
 8001990:	687a      	ldr	r2, [r7, #4]
 8001992:	1ad3      	subs	r3, r2, r3
 8001994:	607b      	str	r3, [r7, #4]
	while (usPoint > chunk_size) {
 8001996:	69fb      	ldr	r3, [r7, #28]
 8001998:	687a      	ldr	r2, [r7, #4]
 800199a:	429a      	cmp	r2, r3
 800199c:	d8f1      	bhi.n	8001982 <LCD_FillWindow+0x92>
	}
	ILI9341_SPI_Send_Multiple(array, usPoint * 2);
 800199e:	687b      	ldr	r3, [r7, #4]
 80019a0:	005b      	lsls	r3, r3, #1
 80019a2:	4619      	mov	r1, r3
 80019a4:	68f8      	ldr	r0, [r7, #12]
 80019a6:	f7ff fe9f 	bl	80016e8 <ILI9341_SPI_Send_Multiple>

	free(array);
 80019aa:	68f8      	ldr	r0, [r7, #12]
 80019ac:	f00f fd7c 	bl	80114a8 <free>

//	for ( i = 0; i < usPoint; i ++ ) {
//		ILI9341_SPI_SendU16(revertedColor);
//	}

}
 80019b0:	bf00      	nop
 80019b2:	3720      	adds	r7, #32
 80019b4:	46bd      	mov	sp, r7
 80019b6:	bd80      	pop	{r7, pc}
 80019b8:	40010c00 	.word	0x40010c00
 80019bc:	cccccccd 	.word	0xcccccccd

080019c0 <LCD_DrawFilledRectangle>:

void LCD_DrawFilledRectangle ( uint16_t usCOLUMN, uint16_t usPAGE, uint16_t usWidth, uint16_t usHeight, uint16_t usColor )
{
 80019c0:	b590      	push	{r4, r7, lr}
 80019c2:	b083      	sub	sp, #12
 80019c4:	af00      	add	r7, sp, #0
 80019c6:	4604      	mov	r4, r0
 80019c8:	4608      	mov	r0, r1
 80019ca:	4611      	mov	r1, r2
 80019cc:	461a      	mov	r2, r3
 80019ce:	4623      	mov	r3, r4
 80019d0:	80fb      	strh	r3, [r7, #6]
 80019d2:	4603      	mov	r3, r0
 80019d4:	80bb      	strh	r3, [r7, #4]
 80019d6:	460b      	mov	r3, r1
 80019d8:	807b      	strh	r3, [r7, #2]
 80019da:	4613      	mov	r3, r2
 80019dc:	803b      	strh	r3, [r7, #0]
	LCD_OpenWindow ( usCOLUMN, usPAGE, usWidth, usHeight );
 80019de:	883b      	ldrh	r3, [r7, #0]
 80019e0:	887a      	ldrh	r2, [r7, #2]
 80019e2:	88b9      	ldrh	r1, [r7, #4]
 80019e4:	88f8      	ldrh	r0, [r7, #6]
 80019e6:	f7ff ff62 	bl	80018ae <LCD_OpenWindow>
	LCD_FillWindow ( usWidth * usHeight, usColor );
 80019ea:	887b      	ldrh	r3, [r7, #2]
 80019ec:	883a      	ldrh	r2, [r7, #0]
 80019ee:	fb02 f303 	mul.w	r3, r2, r3
 80019f2:	461a      	mov	r2, r3
 80019f4:	8b3b      	ldrh	r3, [r7, #24]
 80019f6:	4619      	mov	r1, r3
 80019f8:	4610      	mov	r0, r2
 80019fa:	f7ff ff79 	bl	80018f0 <LCD_FillWindow>
//	ILI9341_Send_Burst(usColor,  usWidth * usHeight);
}
 80019fe:	bf00      	nop
 8001a00:	370c      	adds	r7, #12
 8001a02:	46bd      	mov	sp, r7
 8001a04:	bd90      	pop	{r4, r7, pc}
	...

08001a08 <LCD_FillScreen>:


void LCD_FillScreen (uint16_t usColor )
{
 8001a08:	b580      	push	{r7, lr}
 8001a0a:	b084      	sub	sp, #16
 8001a0c:	af02      	add	r7, sp, #8
 8001a0e:	4603      	mov	r3, r0
 8001a10:	80fb      	strh	r3, [r7, #6]
	LCD_DrawFilledRectangle(0, 0, X_SIZE, Y_SIZE, usColor);
 8001a12:	4b08      	ldr	r3, [pc, #32]	; (8001a34 <LCD_FillScreen+0x2c>)
 8001a14:	681b      	ldr	r3, [r3, #0]
 8001a16:	b29a      	uxth	r2, r3
 8001a18:	4b07      	ldr	r3, [pc, #28]	; (8001a38 <LCD_FillScreen+0x30>)
 8001a1a:	681b      	ldr	r3, [r3, #0]
 8001a1c:	b299      	uxth	r1, r3
 8001a1e:	88fb      	ldrh	r3, [r7, #6]
 8001a20:	9300      	str	r3, [sp, #0]
 8001a22:	460b      	mov	r3, r1
 8001a24:	2100      	movs	r1, #0
 8001a26:	2000      	movs	r0, #0
 8001a28:	f7ff ffca 	bl	80019c0 <LCD_DrawFilledRectangle>
}
 8001a2c:	bf00      	nop
 8001a2e:	3708      	adds	r7, #8
 8001a30:	46bd      	mov	sp, r7
 8001a32:	bd80      	pop	{r7, pc}
 8001a34:	20000000 	.word	0x20000000
 8001a38:	20000004 	.word	0x20000004

08001a3c <LCD_DrawChar>:

	}
}

void LCD_DrawChar ( uint16_t usC, uint16_t usP, const char cChar )
{
 8001a3c:	b580      	push	{r7, lr}
 8001a3e:	b086      	sub	sp, #24
 8001a40:	af00      	add	r7, sp, #0
 8001a42:	4603      	mov	r3, r0
 8001a44:	80fb      	strh	r3, [r7, #6]
 8001a46:	460b      	mov	r3, r1
 8001a48:	80bb      	strh	r3, [r7, #4]
 8001a4a:	4613      	mov	r3, r2
 8001a4c:	70fb      	strb	r3, [r7, #3]
	uint8_t ucTemp, ucRelativePositon, ucPage, ucColumn;

	ucRelativePositon = cChar - ' ';
 8001a4e:	78fb      	ldrb	r3, [r7, #3]
 8001a50:	3b20      	subs	r3, #32
 8001a52:	73fb      	strb	r3, [r7, #15]

	LCD_OpenWindow ( usC, usP, WIDTH_EN_CHAR, HEIGHT_EN_CHAR );
 8001a54:	88b9      	ldrh	r1, [r7, #4]
 8001a56:	88f8      	ldrh	r0, [r7, #6]
 8001a58:	2310      	movs	r3, #16
 8001a5a:	2208      	movs	r2, #8
 8001a5c:	f7ff ff27 	bl	80018ae <LCD_OpenWindow>

	LCD_Write_Cmd ( CMD_SetPixel );
 8001a60:	202c      	movs	r0, #44	; 0x2c
 8001a62:	f7ff fcbd 	bl	80013e0 <ILI9341_Send_Command>

	uint16_t* array = (uint16_t*) malloc(HEIGHT_EN_CHAR * WIDTH_EN_CHAR * sizeof(uint16_t));
 8001a66:	f44f 7080 	mov.w	r0, #256	; 0x100
 8001a6a:	f00f fd15 	bl	8011498 <malloc>
 8001a6e:	4603      	mov	r3, r0
 8001a70:	60bb      	str	r3, [r7, #8]
	uint16_t* pt = array;
 8001a72:	68bb      	ldr	r3, [r7, #8]
 8001a74:	613b      	str	r3, [r7, #16]
	for ( ucPage = 0; ucPage < HEIGHT_EN_CHAR; ucPage ++ )
 8001a76:	2300      	movs	r3, #0
 8001a78:	75bb      	strb	r3, [r7, #22]
 8001a7a:	e026      	b.n	8001aca <LCD_DrawChar+0x8e>
	{
		ucTemp = ucAscii_1608 [ ucRelativePositon ] [ ucPage ];
 8001a7c:	7bfa      	ldrb	r2, [r7, #15]
 8001a7e:	7dbb      	ldrb	r3, [r7, #22]
 8001a80:	491c      	ldr	r1, [pc, #112]	; (8001af4 <LCD_DrawChar+0xb8>)
 8001a82:	0112      	lsls	r2, r2, #4
 8001a84:	440a      	add	r2, r1
 8001a86:	4413      	add	r3, r2
 8001a88:	781b      	ldrb	r3, [r3, #0]
 8001a8a:	75fb      	strb	r3, [r7, #23]

		for ( ucColumn = 0; ucColumn < WIDTH_EN_CHAR; ucColumn ++ )
 8001a8c:	2300      	movs	r3, #0
 8001a8e:	757b      	strb	r3, [r7, #21]
 8001a90:	e015      	b.n	8001abe <LCD_DrawChar+0x82>
		{

			if ( ucTemp & 0x01 ) {
 8001a92:	7dfb      	ldrb	r3, [r7, #23]
 8001a94:	f003 0301 	and.w	r3, r3, #1
 8001a98:	2b00      	cmp	r3, #0
 8001a9a:	d003      	beq.n	8001aa4 <LCD_DrawChar+0x68>
				*pt = 0x0000;
 8001a9c:	693b      	ldr	r3, [r7, #16]
 8001a9e:	2200      	movs	r2, #0
 8001aa0:	801a      	strh	r2, [r3, #0]
 8001aa2:	e003      	b.n	8001aac <LCD_DrawChar+0x70>
			} else {
				*pt = 0xFFFF;
 8001aa4:	693b      	ldr	r3, [r7, #16]
 8001aa6:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001aaa:	801a      	strh	r2, [r3, #0]
			}
			ucTemp >>= 1;
 8001aac:	7dfb      	ldrb	r3, [r7, #23]
 8001aae:	085b      	lsrs	r3, r3, #1
 8001ab0:	75fb      	strb	r3, [r7, #23]
			pt++;
 8001ab2:	693b      	ldr	r3, [r7, #16]
 8001ab4:	3302      	adds	r3, #2
 8001ab6:	613b      	str	r3, [r7, #16]
		for ( ucColumn = 0; ucColumn < WIDTH_EN_CHAR; ucColumn ++ )
 8001ab8:	7d7b      	ldrb	r3, [r7, #21]
 8001aba:	3301      	adds	r3, #1
 8001abc:	757b      	strb	r3, [r7, #21]
 8001abe:	7d7b      	ldrb	r3, [r7, #21]
 8001ac0:	2b07      	cmp	r3, #7
 8001ac2:	d9e6      	bls.n	8001a92 <LCD_DrawChar+0x56>
	for ( ucPage = 0; ucPage < HEIGHT_EN_CHAR; ucPage ++ )
 8001ac4:	7dbb      	ldrb	r3, [r7, #22]
 8001ac6:	3301      	adds	r3, #1
 8001ac8:	75bb      	strb	r3, [r7, #22]
 8001aca:	7dbb      	ldrb	r3, [r7, #22]
 8001acc:	2b0f      	cmp	r3, #15
 8001ace:	d9d5      	bls.n	8001a7c <LCD_DrawChar+0x40>
		}
	}
	DC_DATA;
 8001ad0:	2201      	movs	r2, #1
 8001ad2:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001ad6:	4808      	ldr	r0, [pc, #32]	; (8001af8 <LCD_DrawChar+0xbc>)
 8001ad8:	f003 f9b5 	bl	8004e46 <HAL_GPIO_WritePin>
	ILI9341_SPI_Send_Multiple(array, HEIGHT_EN_CHAR * WIDTH_EN_CHAR * 2);
 8001adc:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001ae0:	68b8      	ldr	r0, [r7, #8]
 8001ae2:	f7ff fe01 	bl	80016e8 <ILI9341_SPI_Send_Multiple>
	free(array);
 8001ae6:	68b8      	ldr	r0, [r7, #8]
 8001ae8:	f00f fcde 	bl	80114a8 <free>
}
 8001aec:	bf00      	nop
 8001aee:	3718      	adds	r7, #24
 8001af0:	46bd      	mov	sp, r7
 8001af2:	bd80      	pop	{r7, pc}
 8001af4:	08014624 	.word	0x08014624
 8001af8:	40010c00 	.word	0x40010c00

08001afc <LCD_DrawString>:
}



void LCD_DrawString ( uint16_t usC, uint16_t usP, const char * pStr )
{
 8001afc:	b580      	push	{r7, lr}
 8001afe:	b082      	sub	sp, #8
 8001b00:	af00      	add	r7, sp, #0
 8001b02:	4603      	mov	r3, r0
 8001b04:	603a      	str	r2, [r7, #0]
 8001b06:	80fb      	strh	r3, [r7, #6]
 8001b08:	460b      	mov	r3, r1
 8001b0a:	80bb      	strh	r3, [r7, #4]
	while ( * pStr != '\0' )
 8001b0c:	e01d      	b.n	8001b4a <LCD_DrawString+0x4e>
	{
		if ( ( usC - LCD_DispWindow_Start_COLUMN + WIDTH_EN_CHAR ) > LCD_DispWindow_COLUMN )
 8001b0e:	88fb      	ldrh	r3, [r7, #6]
 8001b10:	f5b3 7f9c 	cmp.w	r3, #312	; 0x138
 8001b14:	d904      	bls.n	8001b20 <LCD_DrawString+0x24>
		{
			usC = LCD_DispWindow_Start_COLUMN;
 8001b16:	2300      	movs	r3, #0
 8001b18:	80fb      	strh	r3, [r7, #6]
			usP += HEIGHT_EN_CHAR;
 8001b1a:	88bb      	ldrh	r3, [r7, #4]
 8001b1c:	3310      	adds	r3, #16
 8001b1e:	80bb      	strh	r3, [r7, #4]
		}

		if ( ( usP - LCD_DispWindow_Start_PAGE + HEIGHT_EN_CHAR ) > LCD_DispWindow_PAGE )
 8001b20:	88bb      	ldrh	r3, [r7, #4]
 8001b22:	f5b3 7f98 	cmp.w	r3, #304	; 0x130
 8001b26:	d903      	bls.n	8001b30 <LCD_DrawString+0x34>
		{
			usC = LCD_DispWindow_Start_COLUMN;
 8001b28:	2300      	movs	r3, #0
 8001b2a:	80fb      	strh	r3, [r7, #6]
			usP = LCD_DispWindow_Start_PAGE;
 8001b2c:	2300      	movs	r3, #0
 8001b2e:	80bb      	strh	r3, [r7, #4]
		}

		LCD_DrawChar ( usC, usP, * pStr );
 8001b30:	683b      	ldr	r3, [r7, #0]
 8001b32:	781a      	ldrb	r2, [r3, #0]
 8001b34:	88b9      	ldrh	r1, [r7, #4]
 8001b36:	88fb      	ldrh	r3, [r7, #6]
 8001b38:	4618      	mov	r0, r3
 8001b3a:	f7ff ff7f 	bl	8001a3c <LCD_DrawChar>

		pStr ++;
 8001b3e:	683b      	ldr	r3, [r7, #0]
 8001b40:	3301      	adds	r3, #1
 8001b42:	603b      	str	r3, [r7, #0]

		usC += WIDTH_EN_CHAR;
 8001b44:	88fb      	ldrh	r3, [r7, #6]
 8001b46:	3308      	adds	r3, #8
 8001b48:	80fb      	strh	r3, [r7, #6]
	while ( * pStr != '\0' )
 8001b4a:	683b      	ldr	r3, [r7, #0]
 8001b4c:	781b      	ldrb	r3, [r3, #0]
 8001b4e:	2b00      	cmp	r3, #0
 8001b50:	d1dd      	bne.n	8001b0e <LCD_DrawString+0x12>

	}

}
 8001b52:	bf00      	nop
 8001b54:	bf00      	nop
 8001b56:	3708      	adds	r7, #8
 8001b58:	46bd      	mov	sp, r7
 8001b5a:	bd80      	pop	{r7, pc}

08001b5c <LCD_Print>:

	if (num_chars_to_print < 0) return;
	LCD_DrawString(x, y, formatted_str);
}

void LCD_Print(uint16_t xc, uint16_t yc, const char* fmt, ...) {
 8001b5c:	b40c      	push	{r2, r3}
 8001b5e:	b580      	push	{r7, lr}
 8001b60:	b08e      	sub	sp, #56	; 0x38
 8001b62:	af00      	add	r7, sp, #0
 8001b64:	4603      	mov	r3, r0
 8001b66:	460a      	mov	r2, r1
 8001b68:	80fb      	strh	r3, [r7, #6]
 8001b6a:	4613      	mov	r3, r2
 8001b6c:	80bb      	strh	r3, [r7, #4]

	char formatted_str[40];

	va_list arglist;
	va_start(arglist, fmt);
 8001b6e:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8001b72:	60bb      	str	r3, [r7, #8]

	int num_chars_to_print = vsnprintf(formatted_str, sizeof(formatted_str), fmt, arglist);
 8001b74:	f107 000c 	add.w	r0, r7, #12
 8001b78:	68bb      	ldr	r3, [r7, #8]
 8001b7a:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8001b7c:	2128      	movs	r1, #40	; 0x28
 8001b7e:	f010 fa1b 	bl	8011fb8 <vsniprintf>
 8001b82:	6378      	str	r0, [r7, #52]	; 0x34
	va_end(arglist);

	if (num_chars_to_print < 0) return;
 8001b84:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001b86:	2b00      	cmp	r3, #0
 8001b88:	db0b      	blt.n	8001ba2 <LCD_Print+0x46>
	LCD_DrawString(xc * WIDTH_EN_CHAR, yc * HEIGHT_EN_CHAR, formatted_str);
 8001b8a:	88fb      	ldrh	r3, [r7, #6]
 8001b8c:	00db      	lsls	r3, r3, #3
 8001b8e:	b298      	uxth	r0, r3
 8001b90:	88bb      	ldrh	r3, [r7, #4]
 8001b92:	011b      	lsls	r3, r3, #4
 8001b94:	b29b      	uxth	r3, r3
 8001b96:	f107 020c 	add.w	r2, r7, #12
 8001b9a:	4619      	mov	r1, r3
 8001b9c:	f7ff ffae 	bl	8001afc <LCD_DrawString>
 8001ba0:	e000      	b.n	8001ba4 <LCD_Print+0x48>
	if (num_chars_to_print < 0) return;
 8001ba2:	bf00      	nop
}
 8001ba4:	3738      	adds	r7, #56	; 0x38
 8001ba6:	46bd      	mov	sp, r7
 8001ba8:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8001bac:	b002      	add	sp, #8
 8001bae:	4770      	bx	lr

08001bb0 <HAL_TIM_PeriodElapsedCallback>:

uint32_t audio_interrupt_counts = 0;
uint32_t audio_interrupt_start_tick = 0;
uint32_t mix_interrupt_counts = 0;
uint32_t mix_interrupt_start_tick = 0;
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 8001bb0:	b580      	push	{r7, lr}
 8001bb2:	b082      	sub	sp, #8
 8001bb4:	af00      	add	r7, sp, #0
 8001bb6:	6078      	str	r0, [r7, #4]
	if (htim == &htim3) {
 8001bb8:	687b      	ldr	r3, [r7, #4]
 8001bba:	4a0c      	ldr	r2, [pc, #48]	; (8001bec <HAL_TIM_PeriodElapsedCallback+0x3c>)
 8001bbc:	4293      	cmp	r3, r2
 8001bbe:	d105      	bne.n	8001bcc <HAL_TIM_PeriodElapsedCallback+0x1c>
		drum_interrupt_counts++;
 8001bc0:	4b0b      	ldr	r3, [pc, #44]	; (8001bf0 <HAL_TIM_PeriodElapsedCallback+0x40>)
 8001bc2:	681b      	ldr	r3, [r3, #0]
 8001bc4:	3301      	adds	r3, #1
 8001bc6:	4a0a      	ldr	r2, [pc, #40]	; (8001bf0 <HAL_TIM_PeriodElapsedCallback+0x40>)
 8001bc8:	6013      	str	r3, [r2, #0]
		mix_interrupt_counts++;
		PrecomputeMix();
	}


}
 8001bca:	e00a      	b.n	8001be2 <HAL_TIM_PeriodElapsedCallback+0x32>
	else if (htim == &htim4) {
 8001bcc:	687b      	ldr	r3, [r7, #4]
 8001bce:	4a09      	ldr	r2, [pc, #36]	; (8001bf4 <HAL_TIM_PeriodElapsedCallback+0x44>)
 8001bd0:	4293      	cmp	r3, r2
 8001bd2:	d106      	bne.n	8001be2 <HAL_TIM_PeriodElapsedCallback+0x32>
		mix_interrupt_counts++;
 8001bd4:	4b08      	ldr	r3, [pc, #32]	; (8001bf8 <HAL_TIM_PeriodElapsedCallback+0x48>)
 8001bd6:	681b      	ldr	r3, [r3, #0]
 8001bd8:	3301      	adds	r3, #1
 8001bda:	4a07      	ldr	r2, [pc, #28]	; (8001bf8 <HAL_TIM_PeriodElapsedCallback+0x48>)
 8001bdc:	6013      	str	r3, [r2, #0]
		PrecomputeMix();
 8001bde:	f000 f9c1 	bl	8001f64 <PrecomputeMix>
}
 8001be2:	bf00      	nop
 8001be4:	3708      	adds	r7, #8
 8001be6:	46bd      	mov	sp, r7
 8001be8:	bd80      	pop	{r7, pc}
 8001bea:	bf00      	nop
 8001bec:	2000dfc4 	.word	0x2000dfc4
 8001bf0:	2000e058 	.word	0x2000e058
 8001bf4:	2000e00c 	.word	0x2000e00c
 8001bf8:	2000e060 	.word	0x2000e060

08001bfc <HAL_GPIO_EXTI_Callback>:
uint32_t currentMillis = 0;
uint16_t keyPressed = 0;
//uint16_t previousKeyPressed = 0;
uint16_t btn_callbacks = 0;
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8001bfc:	b580      	push	{r7, lr}
 8001bfe:	b084      	sub	sp, #16
 8001c00:	af00      	add	r7, sp, #0
 8001c02:	4603      	mov	r3, r0
 8001c04:	80fb      	strh	r3, [r7, #6]
	// See if it's falling or rising edge, may fail at times
	int callback_pin_value = HAL_GPIO_ReadPin(BTN_PAD_R1_PORT, GPIO_Pin);
 8001c06:	88fb      	ldrh	r3, [r7, #6]
 8001c08:	4619      	mov	r1, r3
 8001c0a:	4807      	ldr	r0, [pc, #28]	; (8001c28 <HAL_GPIO_EXTI_Callback+0x2c>)
 8001c0c:	f003 f904 	bl	8004e18 <HAL_GPIO_ReadPin>
 8001c10:	4603      	mov	r3, r0
 8001c12:	60fb      	str	r3, [r7, #12]
	if (callback_pin_value == GPIO_PIN_RESET) {
 8001c14:	68fb      	ldr	r3, [r7, #12]
 8001c16:	2b00      	cmp	r3, #0
 8001c18:	d10a      	bne.n	8001c30 <HAL_GPIO_EXTI_Callback+0x34>
		previousMillis = HAL_GetTick();
 8001c1a:	f001 fc73 	bl	8003504 <HAL_GetTick>
 8001c1e:	4603      	mov	r3, r0
 8001c20:	4a02      	ldr	r2, [pc, #8]	; (8001c2c <HAL_GPIO_EXTI_Callback+0x30>)
 8001c22:	6013      	str	r3, [r2, #0]
		return;
 8001c24:	e175      	b.n	8001f12 <HAL_GPIO_EXTI_Callback+0x316>
 8001c26:	bf00      	nop
 8001c28:	40011800 	.word	0x40011800
 8001c2c:	2000e078 	.word	0x2000e078
	}

//	btn_callbacks += 1;
//	return;
	currentMillis = HAL_GetTick();
 8001c30:	f001 fc68 	bl	8003504 <HAL_GetTick>
 8001c34:	4603      	mov	r3, r0
 8001c36:	4aa5      	ldr	r2, [pc, #660]	; (8001ecc <HAL_GPIO_EXTI_Callback+0x2d0>)
 8001c38:	6013      	str	r3, [r2, #0]
	keyPressed = 0;
 8001c3a:	4ba5      	ldr	r3, [pc, #660]	; (8001ed0 <HAL_GPIO_EXTI_Callback+0x2d4>)
 8001c3c:	2200      	movs	r2, #0
 8001c3e:	801a      	strh	r2, [r3, #0]
	if (currentMillis - previousMillis > 20) {
 8001c40:	4ba2      	ldr	r3, [pc, #648]	; (8001ecc <HAL_GPIO_EXTI_Callback+0x2d0>)
 8001c42:	681a      	ldr	r2, [r3, #0]
 8001c44:	4ba3      	ldr	r3, [pc, #652]	; (8001ed4 <HAL_GPIO_EXTI_Callback+0x2d8>)
 8001c46:	681b      	ldr	r3, [r3, #0]
 8001c48:	1ad3      	subs	r3, r2, r3
 8001c4a:	2b14      	cmp	r3, #20
 8001c4c:	f240 815a 	bls.w	8001f04 <HAL_GPIO_EXTI_Callback+0x308>

		// Change this if the R pins are not the same
		GPIO_InitStructPrivate.Pin = BTN_PAD_R1_PIN|BTN_PAD_R2_PIN|BTN_PAD_R3_PIN|BTN_PAD_R4_PIN;
 8001c50:	4ba1      	ldr	r3, [pc, #644]	; (8001ed8 <HAL_GPIO_EXTI_Callback+0x2dc>)
 8001c52:	220f      	movs	r2, #15
 8001c54:	601a      	str	r2, [r3, #0]
		GPIO_InitStructPrivate.Mode = GPIO_MODE_INPUT;
 8001c56:	4ba0      	ldr	r3, [pc, #640]	; (8001ed8 <HAL_GPIO_EXTI_Callback+0x2dc>)
 8001c58:	2200      	movs	r2, #0
 8001c5a:	605a      	str	r2, [r3, #4]
		GPIO_InitStructPrivate.Pull = GPIO_NOPULL;
 8001c5c:	4b9e      	ldr	r3, [pc, #632]	; (8001ed8 <HAL_GPIO_EXTI_Callback+0x2dc>)
 8001c5e:	2200      	movs	r2, #0
 8001c60:	609a      	str	r2, [r3, #8]
		GPIO_InitStructPrivate.Speed = GPIO_SPEED_FREQ_LOW;
 8001c62:	4b9d      	ldr	r3, [pc, #628]	; (8001ed8 <HAL_GPIO_EXTI_Callback+0x2dc>)
 8001c64:	2202      	movs	r2, #2
 8001c66:	60da      	str	r2, [r3, #12]
		HAL_GPIO_Init(BTN_PAD_R1_PORT, &GPIO_InitStructPrivate);
 8001c68:	499b      	ldr	r1, [pc, #620]	; (8001ed8 <HAL_GPIO_EXTI_Callback+0x2dc>)
 8001c6a:	489c      	ldr	r0, [pc, #624]	; (8001edc <HAL_GPIO_EXTI_Callback+0x2e0>)
 8001c6c:	f002 ff40 	bl	8004af0 <HAL_GPIO_Init>

		HAL_GPIO_WritePin(BTN_PAD_C1_PORT, BTN_PAD_C1_PIN, 1);
 8001c70:	2201      	movs	r2, #1
 8001c72:	2110      	movs	r1, #16
 8001c74:	4899      	ldr	r0, [pc, #612]	; (8001edc <HAL_GPIO_EXTI_Callback+0x2e0>)
 8001c76:	f003 f8e6 	bl	8004e46 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(BTN_PAD_C2_PORT, BTN_PAD_C2_PIN, 0);
 8001c7a:	2200      	movs	r2, #0
 8001c7c:	2120      	movs	r1, #32
 8001c7e:	4897      	ldr	r0, [pc, #604]	; (8001edc <HAL_GPIO_EXTI_Callback+0x2e0>)
 8001c80:	f003 f8e1 	bl	8004e46 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(BTN_PAD_C3_PORT, BTN_PAD_C3_PIN, 0);
 8001c84:	2200      	movs	r2, #0
 8001c86:	2140      	movs	r1, #64	; 0x40
 8001c88:	4894      	ldr	r0, [pc, #592]	; (8001edc <HAL_GPIO_EXTI_Callback+0x2e0>)
 8001c8a:	f003 f8dc 	bl	8004e46 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(BTN_PAD_C4_PORT, BTN_PAD_C4_PIN, 0);
 8001c8e:	2200      	movs	r2, #0
 8001c90:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001c94:	4892      	ldr	r0, [pc, #584]	; (8001ee0 <HAL_GPIO_EXTI_Callback+0x2e4>)
 8001c96:	f003 f8d6 	bl	8004e46 <HAL_GPIO_WritePin>
		if (HAL_GPIO_ReadPin(BTN_PAD_R1_PORT, BTN_PAD_R1_PIN) && GPIO_Pin == BTN_PAD_R1_PIN) keyPressed = 16;
 8001c9a:	2101      	movs	r1, #1
 8001c9c:	488f      	ldr	r0, [pc, #572]	; (8001edc <HAL_GPIO_EXTI_Callback+0x2e0>)
 8001c9e:	f003 f8bb 	bl	8004e18 <HAL_GPIO_ReadPin>
 8001ca2:	4603      	mov	r3, r0
 8001ca4:	2b00      	cmp	r3, #0
 8001ca6:	d005      	beq.n	8001cb4 <HAL_GPIO_EXTI_Callback+0xb8>
 8001ca8:	88fb      	ldrh	r3, [r7, #6]
 8001caa:	2b01      	cmp	r3, #1
 8001cac:	d102      	bne.n	8001cb4 <HAL_GPIO_EXTI_Callback+0xb8>
 8001cae:	4b88      	ldr	r3, [pc, #544]	; (8001ed0 <HAL_GPIO_EXTI_Callback+0x2d4>)
 8001cb0:	2210      	movs	r2, #16
 8001cb2:	801a      	strh	r2, [r3, #0]
		if (HAL_GPIO_ReadPin(BTN_PAD_R2_PORT, BTN_PAD_R2_PIN) && GPIO_Pin == BTN_PAD_R2_PIN) keyPressed = 15;
 8001cb4:	2102      	movs	r1, #2
 8001cb6:	4889      	ldr	r0, [pc, #548]	; (8001edc <HAL_GPIO_EXTI_Callback+0x2e0>)
 8001cb8:	f003 f8ae 	bl	8004e18 <HAL_GPIO_ReadPin>
 8001cbc:	4603      	mov	r3, r0
 8001cbe:	2b00      	cmp	r3, #0
 8001cc0:	d005      	beq.n	8001cce <HAL_GPIO_EXTI_Callback+0xd2>
 8001cc2:	88fb      	ldrh	r3, [r7, #6]
 8001cc4:	2b02      	cmp	r3, #2
 8001cc6:	d102      	bne.n	8001cce <HAL_GPIO_EXTI_Callback+0xd2>
 8001cc8:	4b81      	ldr	r3, [pc, #516]	; (8001ed0 <HAL_GPIO_EXTI_Callback+0x2d4>)
 8001cca:	220f      	movs	r2, #15
 8001ccc:	801a      	strh	r2, [r3, #0]
		if (HAL_GPIO_ReadPin(BTN_PAD_R3_PORT, BTN_PAD_R3_PIN) && GPIO_Pin == BTN_PAD_R3_PIN) keyPressed = 14;
 8001cce:	2104      	movs	r1, #4
 8001cd0:	4882      	ldr	r0, [pc, #520]	; (8001edc <HAL_GPIO_EXTI_Callback+0x2e0>)
 8001cd2:	f003 f8a1 	bl	8004e18 <HAL_GPIO_ReadPin>
 8001cd6:	4603      	mov	r3, r0
 8001cd8:	2b00      	cmp	r3, #0
 8001cda:	d005      	beq.n	8001ce8 <HAL_GPIO_EXTI_Callback+0xec>
 8001cdc:	88fb      	ldrh	r3, [r7, #6]
 8001cde:	2b04      	cmp	r3, #4
 8001ce0:	d102      	bne.n	8001ce8 <HAL_GPIO_EXTI_Callback+0xec>
 8001ce2:	4b7b      	ldr	r3, [pc, #492]	; (8001ed0 <HAL_GPIO_EXTI_Callback+0x2d4>)
 8001ce4:	220e      	movs	r2, #14
 8001ce6:	801a      	strh	r2, [r3, #0]
		if (HAL_GPIO_ReadPin(BTN_PAD_R4_PORT, BTN_PAD_R4_PIN) && GPIO_Pin == BTN_PAD_R4_PIN) keyPressed = 13;
 8001ce8:	2108      	movs	r1, #8
 8001cea:	487c      	ldr	r0, [pc, #496]	; (8001edc <HAL_GPIO_EXTI_Callback+0x2e0>)
 8001cec:	f003 f894 	bl	8004e18 <HAL_GPIO_ReadPin>
 8001cf0:	4603      	mov	r3, r0
 8001cf2:	2b00      	cmp	r3, #0
 8001cf4:	d005      	beq.n	8001d02 <HAL_GPIO_EXTI_Callback+0x106>
 8001cf6:	88fb      	ldrh	r3, [r7, #6]
 8001cf8:	2b08      	cmp	r3, #8
 8001cfa:	d102      	bne.n	8001d02 <HAL_GPIO_EXTI_Callback+0x106>
 8001cfc:	4b74      	ldr	r3, [pc, #464]	; (8001ed0 <HAL_GPIO_EXTI_Callback+0x2d4>)
 8001cfe:	220d      	movs	r2, #13
 8001d00:	801a      	strh	r2, [r3, #0]

		HAL_GPIO_WritePin(BTN_PAD_C1_PORT, BTN_PAD_C1_PIN, 0);
 8001d02:	2200      	movs	r2, #0
 8001d04:	2110      	movs	r1, #16
 8001d06:	4875      	ldr	r0, [pc, #468]	; (8001edc <HAL_GPIO_EXTI_Callback+0x2e0>)
 8001d08:	f003 f89d 	bl	8004e46 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(BTN_PAD_C2_PORT, BTN_PAD_C2_PIN, 1);
 8001d0c:	2201      	movs	r2, #1
 8001d0e:	2120      	movs	r1, #32
 8001d10:	4872      	ldr	r0, [pc, #456]	; (8001edc <HAL_GPIO_EXTI_Callback+0x2e0>)
 8001d12:	f003 f898 	bl	8004e46 <HAL_GPIO_WritePin>
		if (HAL_GPIO_ReadPin(BTN_PAD_R1_PORT, BTN_PAD_R1_PIN) && GPIO_Pin == BTN_PAD_R1_PIN) keyPressed = 12;
 8001d16:	2101      	movs	r1, #1
 8001d18:	4870      	ldr	r0, [pc, #448]	; (8001edc <HAL_GPIO_EXTI_Callback+0x2e0>)
 8001d1a:	f003 f87d 	bl	8004e18 <HAL_GPIO_ReadPin>
 8001d1e:	4603      	mov	r3, r0
 8001d20:	2b00      	cmp	r3, #0
 8001d22:	d005      	beq.n	8001d30 <HAL_GPIO_EXTI_Callback+0x134>
 8001d24:	88fb      	ldrh	r3, [r7, #6]
 8001d26:	2b01      	cmp	r3, #1
 8001d28:	d102      	bne.n	8001d30 <HAL_GPIO_EXTI_Callback+0x134>
 8001d2a:	4b69      	ldr	r3, [pc, #420]	; (8001ed0 <HAL_GPIO_EXTI_Callback+0x2d4>)
 8001d2c:	220c      	movs	r2, #12
 8001d2e:	801a      	strh	r2, [r3, #0]
		if (HAL_GPIO_ReadPin(BTN_PAD_R2_PORT, BTN_PAD_R2_PIN) && GPIO_Pin == BTN_PAD_R2_PIN) keyPressed = 11;
 8001d30:	2102      	movs	r1, #2
 8001d32:	486a      	ldr	r0, [pc, #424]	; (8001edc <HAL_GPIO_EXTI_Callback+0x2e0>)
 8001d34:	f003 f870 	bl	8004e18 <HAL_GPIO_ReadPin>
 8001d38:	4603      	mov	r3, r0
 8001d3a:	2b00      	cmp	r3, #0
 8001d3c:	d005      	beq.n	8001d4a <HAL_GPIO_EXTI_Callback+0x14e>
 8001d3e:	88fb      	ldrh	r3, [r7, #6]
 8001d40:	2b02      	cmp	r3, #2
 8001d42:	d102      	bne.n	8001d4a <HAL_GPIO_EXTI_Callback+0x14e>
 8001d44:	4b62      	ldr	r3, [pc, #392]	; (8001ed0 <HAL_GPIO_EXTI_Callback+0x2d4>)
 8001d46:	220b      	movs	r2, #11
 8001d48:	801a      	strh	r2, [r3, #0]
		if (HAL_GPIO_ReadPin(BTN_PAD_R3_PORT, BTN_PAD_R3_PIN) && GPIO_Pin == BTN_PAD_R3_PIN) keyPressed = 10;
 8001d4a:	2104      	movs	r1, #4
 8001d4c:	4863      	ldr	r0, [pc, #396]	; (8001edc <HAL_GPIO_EXTI_Callback+0x2e0>)
 8001d4e:	f003 f863 	bl	8004e18 <HAL_GPIO_ReadPin>
 8001d52:	4603      	mov	r3, r0
 8001d54:	2b00      	cmp	r3, #0
 8001d56:	d005      	beq.n	8001d64 <HAL_GPIO_EXTI_Callback+0x168>
 8001d58:	88fb      	ldrh	r3, [r7, #6]
 8001d5a:	2b04      	cmp	r3, #4
 8001d5c:	d102      	bne.n	8001d64 <HAL_GPIO_EXTI_Callback+0x168>
 8001d5e:	4b5c      	ldr	r3, [pc, #368]	; (8001ed0 <HAL_GPIO_EXTI_Callback+0x2d4>)
 8001d60:	220a      	movs	r2, #10
 8001d62:	801a      	strh	r2, [r3, #0]
		if (HAL_GPIO_ReadPin(BTN_PAD_R4_PORT, BTN_PAD_R4_PIN) && GPIO_Pin == BTN_PAD_R4_PIN) keyPressed = 9;
 8001d64:	2108      	movs	r1, #8
 8001d66:	485d      	ldr	r0, [pc, #372]	; (8001edc <HAL_GPIO_EXTI_Callback+0x2e0>)
 8001d68:	f003 f856 	bl	8004e18 <HAL_GPIO_ReadPin>
 8001d6c:	4603      	mov	r3, r0
 8001d6e:	2b00      	cmp	r3, #0
 8001d70:	d005      	beq.n	8001d7e <HAL_GPIO_EXTI_Callback+0x182>
 8001d72:	88fb      	ldrh	r3, [r7, #6]
 8001d74:	2b08      	cmp	r3, #8
 8001d76:	d102      	bne.n	8001d7e <HAL_GPIO_EXTI_Callback+0x182>
 8001d78:	4b55      	ldr	r3, [pc, #340]	; (8001ed0 <HAL_GPIO_EXTI_Callback+0x2d4>)
 8001d7a:	2209      	movs	r2, #9
 8001d7c:	801a      	strh	r2, [r3, #0]

		HAL_GPIO_WritePin(BTN_PAD_C2_PORT, BTN_PAD_C2_PIN, 0);
 8001d7e:	2200      	movs	r2, #0
 8001d80:	2120      	movs	r1, #32
 8001d82:	4856      	ldr	r0, [pc, #344]	; (8001edc <HAL_GPIO_EXTI_Callback+0x2e0>)
 8001d84:	f003 f85f 	bl	8004e46 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(BTN_PAD_C3_PORT, BTN_PAD_C3_PIN, 1);
 8001d88:	2201      	movs	r2, #1
 8001d8a:	2140      	movs	r1, #64	; 0x40
 8001d8c:	4853      	ldr	r0, [pc, #332]	; (8001edc <HAL_GPIO_EXTI_Callback+0x2e0>)
 8001d8e:	f003 f85a 	bl	8004e46 <HAL_GPIO_WritePin>
		if (HAL_GPIO_ReadPin(BTN_PAD_R1_PORT, BTN_PAD_R1_PIN) && GPIO_Pin == BTN_PAD_R1_PIN) keyPressed = 8;
 8001d92:	2101      	movs	r1, #1
 8001d94:	4851      	ldr	r0, [pc, #324]	; (8001edc <HAL_GPIO_EXTI_Callback+0x2e0>)
 8001d96:	f003 f83f 	bl	8004e18 <HAL_GPIO_ReadPin>
 8001d9a:	4603      	mov	r3, r0
 8001d9c:	2b00      	cmp	r3, #0
 8001d9e:	d005      	beq.n	8001dac <HAL_GPIO_EXTI_Callback+0x1b0>
 8001da0:	88fb      	ldrh	r3, [r7, #6]
 8001da2:	2b01      	cmp	r3, #1
 8001da4:	d102      	bne.n	8001dac <HAL_GPIO_EXTI_Callback+0x1b0>
 8001da6:	4b4a      	ldr	r3, [pc, #296]	; (8001ed0 <HAL_GPIO_EXTI_Callback+0x2d4>)
 8001da8:	2208      	movs	r2, #8
 8001daa:	801a      	strh	r2, [r3, #0]
		if (HAL_GPIO_ReadPin(BTN_PAD_R2_PORT, BTN_PAD_R2_PIN) && GPIO_Pin == BTN_PAD_R2_PIN) keyPressed = 7;
 8001dac:	2102      	movs	r1, #2
 8001dae:	484b      	ldr	r0, [pc, #300]	; (8001edc <HAL_GPIO_EXTI_Callback+0x2e0>)
 8001db0:	f003 f832 	bl	8004e18 <HAL_GPIO_ReadPin>
 8001db4:	4603      	mov	r3, r0
 8001db6:	2b00      	cmp	r3, #0
 8001db8:	d005      	beq.n	8001dc6 <HAL_GPIO_EXTI_Callback+0x1ca>
 8001dba:	88fb      	ldrh	r3, [r7, #6]
 8001dbc:	2b02      	cmp	r3, #2
 8001dbe:	d102      	bne.n	8001dc6 <HAL_GPIO_EXTI_Callback+0x1ca>
 8001dc0:	4b43      	ldr	r3, [pc, #268]	; (8001ed0 <HAL_GPIO_EXTI_Callback+0x2d4>)
 8001dc2:	2207      	movs	r2, #7
 8001dc4:	801a      	strh	r2, [r3, #0]
		if (HAL_GPIO_ReadPin(BTN_PAD_R3_PORT, BTN_PAD_R3_PIN) && GPIO_Pin == BTN_PAD_R3_PIN) keyPressed = 6;
 8001dc6:	2104      	movs	r1, #4
 8001dc8:	4844      	ldr	r0, [pc, #272]	; (8001edc <HAL_GPIO_EXTI_Callback+0x2e0>)
 8001dca:	f003 f825 	bl	8004e18 <HAL_GPIO_ReadPin>
 8001dce:	4603      	mov	r3, r0
 8001dd0:	2b00      	cmp	r3, #0
 8001dd2:	d005      	beq.n	8001de0 <HAL_GPIO_EXTI_Callback+0x1e4>
 8001dd4:	88fb      	ldrh	r3, [r7, #6]
 8001dd6:	2b04      	cmp	r3, #4
 8001dd8:	d102      	bne.n	8001de0 <HAL_GPIO_EXTI_Callback+0x1e4>
 8001dda:	4b3d      	ldr	r3, [pc, #244]	; (8001ed0 <HAL_GPIO_EXTI_Callback+0x2d4>)
 8001ddc:	2206      	movs	r2, #6
 8001dde:	801a      	strh	r2, [r3, #0]
		if (HAL_GPIO_ReadPin(BTN_PAD_R4_PORT, BTN_PAD_R4_PIN) && GPIO_Pin == BTN_PAD_R4_PIN) keyPressed = 5;
 8001de0:	2108      	movs	r1, #8
 8001de2:	483e      	ldr	r0, [pc, #248]	; (8001edc <HAL_GPIO_EXTI_Callback+0x2e0>)
 8001de4:	f003 f818 	bl	8004e18 <HAL_GPIO_ReadPin>
 8001de8:	4603      	mov	r3, r0
 8001dea:	2b00      	cmp	r3, #0
 8001dec:	d005      	beq.n	8001dfa <HAL_GPIO_EXTI_Callback+0x1fe>
 8001dee:	88fb      	ldrh	r3, [r7, #6]
 8001df0:	2b08      	cmp	r3, #8
 8001df2:	d102      	bne.n	8001dfa <HAL_GPIO_EXTI_Callback+0x1fe>
 8001df4:	4b36      	ldr	r3, [pc, #216]	; (8001ed0 <HAL_GPIO_EXTI_Callback+0x2d4>)
 8001df6:	2205      	movs	r2, #5
 8001df8:	801a      	strh	r2, [r3, #0]

		HAL_GPIO_WritePin(BTN_PAD_C3_PORT, BTN_PAD_C3_PIN, 0);
 8001dfa:	2200      	movs	r2, #0
 8001dfc:	2140      	movs	r1, #64	; 0x40
 8001dfe:	4837      	ldr	r0, [pc, #220]	; (8001edc <HAL_GPIO_EXTI_Callback+0x2e0>)
 8001e00:	f003 f821 	bl	8004e46 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(BTN_PAD_C4_PORT, BTN_PAD_C4_PIN, 1);
 8001e04:	2201      	movs	r2, #1
 8001e06:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001e0a:	4835      	ldr	r0, [pc, #212]	; (8001ee0 <HAL_GPIO_EXTI_Callback+0x2e4>)
 8001e0c:	f003 f81b 	bl	8004e46 <HAL_GPIO_WritePin>
		if (HAL_GPIO_ReadPin(BTN_PAD_R1_PORT, BTN_PAD_R1_PIN) && GPIO_Pin == BTN_PAD_R1_PIN) keyPressed = 4;
 8001e10:	2101      	movs	r1, #1
 8001e12:	4832      	ldr	r0, [pc, #200]	; (8001edc <HAL_GPIO_EXTI_Callback+0x2e0>)
 8001e14:	f003 f800 	bl	8004e18 <HAL_GPIO_ReadPin>
 8001e18:	4603      	mov	r3, r0
 8001e1a:	2b00      	cmp	r3, #0
 8001e1c:	d005      	beq.n	8001e2a <HAL_GPIO_EXTI_Callback+0x22e>
 8001e1e:	88fb      	ldrh	r3, [r7, #6]
 8001e20:	2b01      	cmp	r3, #1
 8001e22:	d102      	bne.n	8001e2a <HAL_GPIO_EXTI_Callback+0x22e>
 8001e24:	4b2a      	ldr	r3, [pc, #168]	; (8001ed0 <HAL_GPIO_EXTI_Callback+0x2d4>)
 8001e26:	2204      	movs	r2, #4
 8001e28:	801a      	strh	r2, [r3, #0]
		if (HAL_GPIO_ReadPin(BTN_PAD_R2_PORT, BTN_PAD_R2_PIN) && GPIO_Pin == BTN_PAD_R2_PIN) keyPressed = 3;
 8001e2a:	2102      	movs	r1, #2
 8001e2c:	482b      	ldr	r0, [pc, #172]	; (8001edc <HAL_GPIO_EXTI_Callback+0x2e0>)
 8001e2e:	f002 fff3 	bl	8004e18 <HAL_GPIO_ReadPin>
 8001e32:	4603      	mov	r3, r0
 8001e34:	2b00      	cmp	r3, #0
 8001e36:	d005      	beq.n	8001e44 <HAL_GPIO_EXTI_Callback+0x248>
 8001e38:	88fb      	ldrh	r3, [r7, #6]
 8001e3a:	2b02      	cmp	r3, #2
 8001e3c:	d102      	bne.n	8001e44 <HAL_GPIO_EXTI_Callback+0x248>
 8001e3e:	4b24      	ldr	r3, [pc, #144]	; (8001ed0 <HAL_GPIO_EXTI_Callback+0x2d4>)
 8001e40:	2203      	movs	r2, #3
 8001e42:	801a      	strh	r2, [r3, #0]
		if (HAL_GPIO_ReadPin(BTN_PAD_R3_PORT, BTN_PAD_R3_PIN) && GPIO_Pin == BTN_PAD_R3_PIN) keyPressed = 2;
 8001e44:	2104      	movs	r1, #4
 8001e46:	4825      	ldr	r0, [pc, #148]	; (8001edc <HAL_GPIO_EXTI_Callback+0x2e0>)
 8001e48:	f002 ffe6 	bl	8004e18 <HAL_GPIO_ReadPin>
 8001e4c:	4603      	mov	r3, r0
 8001e4e:	2b00      	cmp	r3, #0
 8001e50:	d005      	beq.n	8001e5e <HAL_GPIO_EXTI_Callback+0x262>
 8001e52:	88fb      	ldrh	r3, [r7, #6]
 8001e54:	2b04      	cmp	r3, #4
 8001e56:	d102      	bne.n	8001e5e <HAL_GPIO_EXTI_Callback+0x262>
 8001e58:	4b1d      	ldr	r3, [pc, #116]	; (8001ed0 <HAL_GPIO_EXTI_Callback+0x2d4>)
 8001e5a:	2202      	movs	r2, #2
 8001e5c:	801a      	strh	r2, [r3, #0]
		if (HAL_GPIO_ReadPin(BTN_PAD_R4_PORT, BTN_PAD_R4_PIN) && GPIO_Pin == BTN_PAD_R4_PIN) keyPressed = 1;
 8001e5e:	2108      	movs	r1, #8
 8001e60:	481e      	ldr	r0, [pc, #120]	; (8001edc <HAL_GPIO_EXTI_Callback+0x2e0>)
 8001e62:	f002 ffd9 	bl	8004e18 <HAL_GPIO_ReadPin>
 8001e66:	4603      	mov	r3, r0
 8001e68:	2b00      	cmp	r3, #0
 8001e6a:	d005      	beq.n	8001e78 <HAL_GPIO_EXTI_Callback+0x27c>
 8001e6c:	88fb      	ldrh	r3, [r7, #6]
 8001e6e:	2b08      	cmp	r3, #8
 8001e70:	d102      	bne.n	8001e78 <HAL_GPIO_EXTI_Callback+0x27c>
 8001e72:	4b17      	ldr	r3, [pc, #92]	; (8001ed0 <HAL_GPIO_EXTI_Callback+0x2d4>)
 8001e74:	2201      	movs	r2, #1
 8001e76:	801a      	strh	r2, [r3, #0]

		HAL_GPIO_WritePin(BTN_PAD_C1_PORT, BTN_PAD_C1_PIN, 1);
 8001e78:	2201      	movs	r2, #1
 8001e7a:	2110      	movs	r1, #16
 8001e7c:	4817      	ldr	r0, [pc, #92]	; (8001edc <HAL_GPIO_EXTI_Callback+0x2e0>)
 8001e7e:	f002 ffe2 	bl	8004e46 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(BTN_PAD_C2_PORT, BTN_PAD_C2_PIN, 1);
 8001e82:	2201      	movs	r2, #1
 8001e84:	2120      	movs	r1, #32
 8001e86:	4815      	ldr	r0, [pc, #84]	; (8001edc <HAL_GPIO_EXTI_Callback+0x2e0>)
 8001e88:	f002 ffdd 	bl	8004e46 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(BTN_PAD_C3_PORT, BTN_PAD_C3_PIN, 1);
 8001e8c:	2201      	movs	r2, #1
 8001e8e:	2140      	movs	r1, #64	; 0x40
 8001e90:	4812      	ldr	r0, [pc, #72]	; (8001edc <HAL_GPIO_EXTI_Callback+0x2e0>)
 8001e92:	f002 ffd8 	bl	8004e46 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(BTN_PAD_C4_PORT, BTN_PAD_C4_PIN, 1);
 8001e96:	2201      	movs	r2, #1
 8001e98:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001e9c:	4810      	ldr	r0, [pc, #64]	; (8001ee0 <HAL_GPIO_EXTI_Callback+0x2e4>)
 8001e9e:	f002 ffd2 	bl	8004e46 <HAL_GPIO_WritePin>

		GPIO_InitStructPrivate.Mode = GPIO_MODE_IT_RISING_FALLING;
 8001ea2:	4b0d      	ldr	r3, [pc, #52]	; (8001ed8 <HAL_GPIO_EXTI_Callback+0x2dc>)
 8001ea4:	4a0f      	ldr	r2, [pc, #60]	; (8001ee4 <HAL_GPIO_EXTI_Callback+0x2e8>)
 8001ea6:	605a      	str	r2, [r3, #4]
		GPIO_InitStructPrivate.Pull = GPIO_PULLDOWN;
 8001ea8:	4b0b      	ldr	r3, [pc, #44]	; (8001ed8 <HAL_GPIO_EXTI_Callback+0x2dc>)
 8001eaa:	2202      	movs	r2, #2
 8001eac:	609a      	str	r2, [r3, #8]
		HAL_GPIO_Init(BTN_PAD_R1_PORT, &GPIO_InitStructPrivate);
 8001eae:	490a      	ldr	r1, [pc, #40]	; (8001ed8 <HAL_GPIO_EXTI_Callback+0x2dc>)
 8001eb0:	480a      	ldr	r0, [pc, #40]	; (8001edc <HAL_GPIO_EXTI_Callback+0x2e0>)
 8001eb2:	f002 fe1d 	bl	8004af0 <HAL_GPIO_Init>

		switch (keyPressed) {
 8001eb6:	4b06      	ldr	r3, [pc, #24]	; (8001ed0 <HAL_GPIO_EXTI_Callback+0x2d4>)
 8001eb8:	881b      	ldrh	r3, [r3, #0]
 8001eba:	2b02      	cmp	r3, #2
 8001ebc:	d01b      	beq.n	8001ef6 <HAL_GPIO_EXTI_Callback+0x2fa>
 8001ebe:	2b02      	cmp	r3, #2
 8001ec0:	dc21      	bgt.n	8001f06 <HAL_GPIO_EXTI_Callback+0x30a>
 8001ec2:	2b00      	cmp	r3, #0
 8001ec4:	d024      	beq.n	8001f10 <HAL_GPIO_EXTI_Callback+0x314>
 8001ec6:	2b01      	cmp	r3, #1
 8001ec8:	d11d      	bne.n	8001f06 <HAL_GPIO_EXTI_Callback+0x30a>
 8001eca:	e00d      	b.n	8001ee8 <HAL_GPIO_EXTI_Callback+0x2ec>
 8001ecc:	2000e07c 	.word	0x2000e07c
 8001ed0:	2000e080 	.word	0x2000e080
 8001ed4:	2000e078 	.word	0x2000e078
 8001ed8:	2000e068 	.word	0x2000e068
 8001edc:	40011800 	.word	0x40011800
 8001ee0:	40011000 	.word	0x40011000
 8001ee4:	10310000 	.word	0x10310000
			case 0: return;
			case 1: btn_callbacks += 1; break;
 8001ee8:	4b0b      	ldr	r3, [pc, #44]	; (8001f18 <HAL_GPIO_EXTI_Callback+0x31c>)
 8001eea:	881b      	ldrh	r3, [r3, #0]
 8001eec:	3301      	adds	r3, #1
 8001eee:	b29a      	uxth	r2, r3
 8001ef0:	4b09      	ldr	r3, [pc, #36]	; (8001f18 <HAL_GPIO_EXTI_Callback+0x31c>)
 8001ef2:	801a      	strh	r2, [r3, #0]
 8001ef4:	e007      	b.n	8001f06 <HAL_GPIO_EXTI_Callback+0x30a>
			case 2: btn_callbacks -= 1; break;
 8001ef6:	4b08      	ldr	r3, [pc, #32]	; (8001f18 <HAL_GPIO_EXTI_Callback+0x31c>)
 8001ef8:	881b      	ldrh	r3, [r3, #0]
 8001efa:	3b01      	subs	r3, #1
 8001efc:	b29a      	uxth	r2, r3
 8001efe:	4b06      	ldr	r3, [pc, #24]	; (8001f18 <HAL_GPIO_EXTI_Callback+0x31c>)
 8001f00:	801a      	strh	r2, [r3, #0]
 8001f02:	e000      	b.n	8001f06 <HAL_GPIO_EXTI_Callback+0x30a>
		}

	}
 8001f04:	bf00      	nop

	previousMillis = currentMillis;
 8001f06:	4b05      	ldr	r3, [pc, #20]	; (8001f1c <HAL_GPIO_EXTI_Callback+0x320>)
 8001f08:	681b      	ldr	r3, [r3, #0]
 8001f0a:	4a05      	ldr	r2, [pc, #20]	; (8001f20 <HAL_GPIO_EXTI_Callback+0x324>)
 8001f0c:	6013      	str	r3, [r2, #0]
 8001f0e:	e000      	b.n	8001f12 <HAL_GPIO_EXTI_Callback+0x316>
			case 0: return;
 8001f10:	bf00      	nop
}
 8001f12:	3710      	adds	r7, #16
 8001f14:	46bd      	mov	sp, r7
 8001f16:	bd80      	pop	{r7, pc}
 8001f18:	2000e082 	.word	0x2000e082
 8001f1c:	2000e07c 	.word	0x2000e07c
 8001f20:	2000e078 	.word	0x2000e078

08001f24 <AddDrum>:
} AudioTrack;
AudioTrack audio_tracks[MAX_TRACKS];
int num_tracks = 0;
int audio_dma_on = 0;

void AddDrum(DrumSound sound) {
 8001f24:	b580      	push	{r7, lr}
 8001f26:	b084      	sub	sp, #16
 8001f28:	af00      	add	r7, sp, #0
 8001f2a:	4603      	mov	r3, r0
 8001f2c:	71fb      	strb	r3, [r7, #7]
	AddTrack((AudioTrack) {
		.buff = drum_sounds[sound],
 8001f2e:	79fb      	ldrb	r3, [r7, #7]
 8001f30:	4a0a      	ldr	r2, [pc, #40]	; (8001f5c <AddDrum+0x38>)
 8001f32:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
	AddTrack((AudioTrack) {
 8001f36:	60bb      	str	r3, [r7, #8]
		.length = drum_sound_lengths[sound],
 8001f38:	79fb      	ldrb	r3, [r7, #7]
 8001f3a:	4a09      	ldr	r2, [pc, #36]	; (8001f60 <AddDrum+0x3c>)
 8001f3c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
	AddTrack((AudioTrack) {
 8001f40:	81bb      	strh	r3, [r7, #12]
 8001f42:	2300      	movs	r3, #0
 8001f44:	81fb      	strh	r3, [r7, #14]
 8001f46:	f107 0308 	add.w	r3, r7, #8
 8001f4a:	e893 0003 	ldmia.w	r3, {r0, r1}
 8001f4e:	f000 f883 	bl	8002058 <AddTrack>
		.pos = 0
	});
}
 8001f52:	bf00      	nop
 8001f54:	3710      	adds	r7, #16
 8001f56:	46bd      	mov	sp, r7
 8001f58:	bd80      	pop	{r7, pc}
 8001f5a:	bf00      	nop
 8001f5c:	2000d684 	.word	0x2000d684
 8001f60:	08014c14 	.word	0x08014c14

08001f64 <PrecomputeMix>:

DAC_HandleTypeDef hdac;
int pos = 0;
void PrecomputeMix() {
 8001f64:	b580      	push	{r7, lr}
 8001f66:	b084      	sub	sp, #16
 8001f68:	af02      	add	r7, sp, #8

	if (num_tracks <= 0) {
 8001f6a:	4b32      	ldr	r3, [pc, #200]	; (8002034 <PrecomputeMix+0xd0>)
 8001f6c:	681b      	ldr	r3, [r3, #0]
 8001f6e:	2b00      	cmp	r3, #0
 8001f70:	dc11      	bgt.n	8001f96 <PrecomputeMix+0x32>
		if (audio_dma_on) {
 8001f72:	4b31      	ldr	r3, [pc, #196]	; (8002038 <PrecomputeMix+0xd4>)
 8001f74:	681b      	ldr	r3, [r3, #0]
 8001f76:	2b00      	cmp	r3, #0
 8001f78:	d006      	beq.n	8001f88 <PrecomputeMix+0x24>
			HAL_DAC_Stop_DMA(&hdac, DAC_CHANNEL_1);
 8001f7a:	2100      	movs	r1, #0
 8001f7c:	482f      	ldr	r0, [pc, #188]	; (800203c <PrecomputeMix+0xd8>)
 8001f7e:	f002 f903 	bl	8004188 <HAL_DAC_Stop_DMA>
			audio_dma_on = 0;
 8001f82:	4b2d      	ldr	r3, [pc, #180]	; (8002038 <PrecomputeMix+0xd4>)
 8001f84:	2200      	movs	r2, #0
 8001f86:	601a      	str	r2, [r3, #0]
		}
		memset(audio_buff, 0, AUDIO_BUFF_LENGTH * 2);
 8001f88:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8001f8c:	2100      	movs	r1, #0
 8001f8e:	482c      	ldr	r0, [pc, #176]	; (8002040 <PrecomputeMix+0xdc>)
 8001f90:	f00f fa92 	bl	80114b8 <memset>
//		for (int i = 0; i < AUDIO_BUFF_LENGTH; i++) {
//			audio_buff[i].u = -audio_buff[i].i + 32768;
//		}
	}

}
 8001f94:	e049      	b.n	800202a <PrecomputeMix+0xc6>
		if (!audio_dma_on) {
 8001f96:	4b28      	ldr	r3, [pc, #160]	; (8002038 <PrecomputeMix+0xd4>)
 8001f98:	681b      	ldr	r3, [r3, #0]
 8001f9a:	2b00      	cmp	r3, #0
 8001f9c:	d126      	bne.n	8001fec <PrecomputeMix+0x88>
			HAL_TIM_Base_Stop(&htim2);
 8001f9e:	4829      	ldr	r0, [pc, #164]	; (8002044 <PrecomputeMix+0xe0>)
 8001fa0:	f006 ff70 	bl	8008e84 <HAL_TIM_Base_Stop>
			HAL_TIM_Base_Stop(&htim4);
 8001fa4:	4828      	ldr	r0, [pc, #160]	; (8002048 <PrecomputeMix+0xe4>)
 8001fa6:	f006 ff6d 	bl	8008e84 <HAL_TIM_Base_Stop>
			HAL_DAC_Start_DMA(&hdac, DAC_CHANNEL_1, (uint32_t*)audio_buff, AUDIO_BUFF_LENGTH, DAC_ALIGN_12B_L);
 8001faa:	2304      	movs	r3, #4
 8001fac:	9300      	str	r3, [sp, #0]
 8001fae:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8001fb2:	4a23      	ldr	r2, [pc, #140]	; (8002040 <PrecomputeMix+0xdc>)
 8001fb4:	2100      	movs	r1, #0
 8001fb6:	4821      	ldr	r0, [pc, #132]	; (800203c <PrecomputeMix+0xd8>)
 8001fb8:	f002 f836 	bl	8004028 <HAL_DAC_Start_DMA>
			TIM2->CNT = 0;
 8001fbc:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001fc0:	2200      	movs	r2, #0
 8001fc2:	625a      	str	r2, [r3, #36]	; 0x24
			TIM4->CNT = 0;
 8001fc4:	4b21      	ldr	r3, [pc, #132]	; (800204c <PrecomputeMix+0xe8>)
 8001fc6:	2200      	movs	r2, #0
 8001fc8:	625a      	str	r2, [r3, #36]	; 0x24
			HAL_TIM_Base_Start(&htim2);
 8001fca:	481e      	ldr	r0, [pc, #120]	; (8002044 <PrecomputeMix+0xe0>)
 8001fcc:	f006 ff02 	bl	8008dd4 <HAL_TIM_Base_Start>
			__HAL_TIM_ENABLE_IT(&htim2, TIM_IT_UPDATE);
 8001fd0:	4b1c      	ldr	r3, [pc, #112]	; (8002044 <PrecomputeMix+0xe0>)
 8001fd2:	681b      	ldr	r3, [r3, #0]
 8001fd4:	68da      	ldr	r2, [r3, #12]
 8001fd6:	4b1b      	ldr	r3, [pc, #108]	; (8002044 <PrecomputeMix+0xe0>)
 8001fd8:	681b      	ldr	r3, [r3, #0]
 8001fda:	f042 0201 	orr.w	r2, r2, #1
 8001fde:	60da      	str	r2, [r3, #12]
			HAL_TIM_Base_Start_IT(&htim4);
 8001fe0:	4819      	ldr	r0, [pc, #100]	; (8002048 <PrecomputeMix+0xe4>)
 8001fe2:	f006 ff75 	bl	8008ed0 <HAL_TIM_Base_Start_IT>
			audio_dma_on = 1;
 8001fe6:	4b14      	ldr	r3, [pc, #80]	; (8002038 <PrecomputeMix+0xd4>)
 8001fe8:	2201      	movs	r2, #1
 8001fea:	601a      	str	r2, [r3, #0]
		for (int i = 0; i < AUDIO_BUFF_LENGTH; i++) {
 8001fec:	2300      	movs	r3, #0
 8001fee:	607b      	str	r3, [r7, #4]
 8001ff0:	e017      	b.n	8002022 <PrecomputeMix+0xbe>
			audio_buff[i].u = ka[pos];
 8001ff2:	4b17      	ldr	r3, [pc, #92]	; (8002050 <PrecomputeMix+0xec>)
 8001ff4:	681b      	ldr	r3, [r3, #0]
 8001ff6:	4a17      	ldr	r2, [pc, #92]	; (8002054 <PrecomputeMix+0xf0>)
 8001ff8:	f832 1013 	ldrh.w	r1, [r2, r3, lsl #1]
 8001ffc:	4a10      	ldr	r2, [pc, #64]	; (8002040 <PrecomputeMix+0xdc>)
 8001ffe:	687b      	ldr	r3, [r7, #4]
 8002000:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
			pos = (pos + 1) % ka_length;
 8002004:	4b12      	ldr	r3, [pc, #72]	; (8002050 <PrecomputeMix+0xec>)
 8002006:	681b      	ldr	r3, [r3, #0]
 8002008:	3301      	adds	r3, #1
 800200a:	f646 323e 	movw	r2, #27454	; 0x6b3e
 800200e:	fb93 f1f2 	sdiv	r1, r3, r2
 8002012:	fb01 f202 	mul.w	r2, r1, r2
 8002016:	1a9b      	subs	r3, r3, r2
 8002018:	4a0d      	ldr	r2, [pc, #52]	; (8002050 <PrecomputeMix+0xec>)
 800201a:	6013      	str	r3, [r2, #0]
		for (int i = 0; i < AUDIO_BUFF_LENGTH; i++) {
 800201c:	687b      	ldr	r3, [r7, #4]
 800201e:	3301      	adds	r3, #1
 8002020:	607b      	str	r3, [r7, #4]
 8002022:	687b      	ldr	r3, [r7, #4]
 8002024:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8002028:	dbe3      	blt.n	8001ff2 <PrecomputeMix+0x8e>
}
 800202a:	bf00      	nop
 800202c:	3708      	adds	r7, #8
 800202e:	46bd      	mov	sp, r7
 8002030:	bd80      	pop	{r7, pc}
 8002032:	bf00      	nop
 8002034:	2000e4bc 	.word	0x2000e4bc
 8002038:	2000e4c0 	.word	0x2000e4c0
 800203c:	2000ddb0 	.word	0x2000ddb0
 8002040:	2000e084 	.word	0x2000e084
 8002044:	2000df7c 	.word	0x2000df7c
 8002048:	2000e00c 	.word	0x2000e00c
 800204c:	40000800 	.word	0x40000800
 8002050:	2000e4c4 	.word	0x2000e4c4
 8002054:	20000008 	.word	0x20000008

08002058 <AddTrack>:

void AddTrack(AudioTrack track) {
 8002058:	b480      	push	{r7}
 800205a:	b083      	sub	sp, #12
 800205c:	af00      	add	r7, sp, #0
 800205e:	463b      	mov	r3, r7
 8002060:	e883 0003 	stmia.w	r3, {r0, r1}
	if (num_tracks >= MAX_TRACKS) return;
 8002064:	4b0b      	ldr	r3, [pc, #44]	; (8002094 <AddTrack+0x3c>)
 8002066:	681b      	ldr	r3, [r3, #0]
 8002068:	2b09      	cmp	r3, #9
 800206a:	dc0d      	bgt.n	8002088 <AddTrack+0x30>
	audio_tracks[num_tracks++] = track;
 800206c:	4b09      	ldr	r3, [pc, #36]	; (8002094 <AddTrack+0x3c>)
 800206e:	681b      	ldr	r3, [r3, #0]
 8002070:	1c5a      	adds	r2, r3, #1
 8002072:	4908      	ldr	r1, [pc, #32]	; (8002094 <AddTrack+0x3c>)
 8002074:	600a      	str	r2, [r1, #0]
 8002076:	4a08      	ldr	r2, [pc, #32]	; (8002098 <AddTrack+0x40>)
 8002078:	00db      	lsls	r3, r3, #3
 800207a:	4413      	add	r3, r2
 800207c:	463a      	mov	r2, r7
 800207e:	e892 0003 	ldmia.w	r2, {r0, r1}
 8002082:	e883 0003 	stmia.w	r3, {r0, r1}
 8002086:	e000      	b.n	800208a <AddTrack+0x32>
	if (num_tracks >= MAX_TRACKS) return;
 8002088:	bf00      	nop
}
 800208a:	370c      	adds	r7, #12
 800208c:	46bd      	mov	sp, r7
 800208e:	bc80      	pop	{r7}
 8002090:	4770      	bx	lr
 8002092:	bf00      	nop
 8002094:	2000e4bc 	.word	0x2000e4bc
 8002098:	2000e46c 	.word	0x2000e46c

0800209c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800209c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80020a0:	f5ad 7d2c 	sub.w	sp, sp, #688	; 0x2b0
 80020a4:	af08      	add	r7, sp, #32
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80020a6:	f001 f9d5 	bl	8003454 <HAL_Init>

  /* USER CODE BEGIN Init */
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80020aa:	f000 fa95 	bl	80025d8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80020ae:	f000 fd39 	bl	8002b24 <MX_GPIO_Init>
  MX_DMA_Init();
 80020b2:	f000 fcfd 	bl	8002ab0 <MX_DMA_Init>
  MX_SPI2_Init();
 80020b6:	f000 fbdb 	bl	8002870 <MX_SPI2_Init>
  MX_TIM3_Init();
 80020ba:	f000 fc5b 	bl	8002974 <MX_TIM3_Init>
  MX_ADC1_Init();
 80020be:	f000 faeb 	bl	8002698 <MX_ADC1_Init>
  MX_USB_DEVICE_Init();
 80020c2:	f00e fe05 	bl	8010cd0 <MX_USB_DEVICE_Init>
  MX_SDIO_SD_Init();
 80020c6:	f000 fbb3 	bl	8002830 <MX_SDIO_SD_Init>
  MX_FATFS_Init();
 80020ca:	f00a fcb9 	bl	800ca40 <MX_FATFS_Init>
  MX_DAC_Init();
 80020ce:	f000 fb4d 	bl	800276c <MX_DAC_Init>
  MX_I2C1_Init();
 80020d2:	f000 fb7f 	bl	80027d4 <MX_I2C1_Init>
  MX_TIM2_Init();
 80020d6:	f000 fc01 	bl	80028dc <MX_TIM2_Init>
  MX_TIM4_Init();
 80020da:	f000 fc99 	bl	8002a10 <MX_TIM4_Init>
  /* USER CODE BEGIN 2 */

	HAL_GPIO_WritePin(BTN_PAD_C1_PORT, BTN_PAD_C1_PIN, 1);
 80020de:	2201      	movs	r2, #1
 80020e0:	2110      	movs	r1, #16
 80020e2:	489d      	ldr	r0, [pc, #628]	; (8002358 <main+0x2bc>)
 80020e4:	f002 feaf 	bl	8004e46 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(BTN_PAD_C2_PORT, BTN_PAD_C2_PIN, 1);
 80020e8:	2201      	movs	r2, #1
 80020ea:	2120      	movs	r1, #32
 80020ec:	489a      	ldr	r0, [pc, #616]	; (8002358 <main+0x2bc>)
 80020ee:	f002 feaa 	bl	8004e46 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(BTN_PAD_C3_PORT, BTN_PAD_C3_PIN, 1);
 80020f2:	2201      	movs	r2, #1
 80020f4:	2140      	movs	r1, #64	; 0x40
 80020f6:	4898      	ldr	r0, [pc, #608]	; (8002358 <main+0x2bc>)
 80020f8:	f002 fea5 	bl	8004e46 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(BTN_PAD_C4_PORT, BTN_PAD_C4_PIN, 1);
 80020fc:	2201      	movs	r2, #1
 80020fe:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8002102:	4896      	ldr	r0, [pc, #600]	; (800235c <main+0x2c0>)
 8002104:	f002 fe9f 	bl	8004e46 <HAL_GPIO_WritePin>

	ILI9341_Init();
 8002108:	f7ff f9a2 	bl	8001450 <ILI9341_Init>
	ILI9341_Set_Rotation(2);
 800210c:	2002      	movs	r0, #2
 800210e:	f7ff fb25 	bl	800175c <ILI9341_Set_Rotation>
	LCD_FillScreen(PINK);
 8002112:	f64f 001f 	movw	r0, #63519	; 0xf81f
 8002116:	f7ff fc77 	bl	8001a08 <LCD_FillScreen>
	HAL_ADC_Start_DMA(&hadc1, drum_sensor_values, 4);
 800211a:	2204      	movs	r2, #4
 800211c:	4990      	ldr	r1, [pc, #576]	; (8002360 <main+0x2c4>)
 800211e:	4891      	ldr	r0, [pc, #580]	; (8002364 <main+0x2c8>)
 8002120:	f001 fb08 	bl	8003734 <HAL_ADC_Start_DMA>
	DrumInit();
 8002124:	f7fe ff9a 	bl	800105c <DrumInit>

  	// Setting the clock divider somehow helps :D
  	FRESULT fresult = f_mount(&fs, "/", 1);
 8002128:	2201      	movs	r2, #1
 800212a:	498f      	ldr	r1, [pc, #572]	; (8002368 <main+0x2cc>)
 800212c:	488f      	ldr	r0, [pc, #572]	; (800236c <main+0x2d0>)
 800212e:	f00d fdcb 	bl	800fcc8 <f_mount>
 8002132:	4603      	mov	r3, r0
 8002134:	f887 328f 	strb.w	r3, [r7, #655]	; 0x28f
  	if (fresult != FR_OK) {
 8002138:	f897 328f 	ldrb.w	r3, [r7, #655]	; 0x28f
 800213c:	2b00      	cmp	r3, #0
 800213e:	d007      	beq.n	8002150 <main+0xb4>
  		LCD_Print(0, 10, "Error: f_mount (%d)", fresult); while (1);
 8002140:	f897 328f 	ldrb.w	r3, [r7, #655]	; 0x28f
 8002144:	4a8a      	ldr	r2, [pc, #552]	; (8002370 <main+0x2d4>)
 8002146:	210a      	movs	r1, #10
 8002148:	2000      	movs	r0, #0
 800214a:	f7ff fd07 	bl	8001b5c <LCD_Print>
 800214e:	e7fe      	b.n	800214e <main+0xb2>
  	}

  	FIL file;
  	uint16_t temp;
  	fresult = f_open(&file, "drum.cfg", FA_READ | FA_WRITE);
 8002150:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8002154:	2203      	movs	r2, #3
 8002156:	4987      	ldr	r1, [pc, #540]	; (8002374 <main+0x2d8>)
 8002158:	4618      	mov	r0, r3
 800215a:	f00d fdfd 	bl	800fd58 <f_open>
 800215e:	4603      	mov	r3, r0
 8002160:	f887 328f 	strb.w	r3, [r7, #655]	; 0x28f
  	if (fresult == FR_OK) {
 8002164:	f897 328f 	ldrb.w	r3, [r7, #655]	; 0x28f
 8002168:	2b00      	cmp	r3, #0
 800216a:	f040 8090 	bne.w	800228e <main+0x1f2>
  		uint32_t buff[5];
  		fresult = f_read(&file, buff, 5 * 4, &temp);
 800216e:	f107 033e 	add.w	r3, r7, #62	; 0x3e
 8002172:	f107 0128 	add.w	r1, r7, #40	; 0x28
 8002176:	f107 0040 	add.w	r0, r7, #64	; 0x40
 800217a:	2214      	movs	r2, #20
 800217c:	f00e f865 	bl	801024a <f_read>
 8002180:	4603      	mov	r3, r0
 8002182:	f887 328f 	strb.w	r3, [r7, #655]	; 0x28f
  		if (buff[0] + buff[1] + buff[2] + buff[3] == buff[4]) {
 8002186:	f507 7324 	add.w	r3, r7, #656	; 0x290
 800218a:	f5a3 731a 	sub.w	r3, r3, #616	; 0x268
 800218e:	681a      	ldr	r2, [r3, #0]
 8002190:	f507 7324 	add.w	r3, r7, #656	; 0x290
 8002194:	f5a3 731a 	sub.w	r3, r3, #616	; 0x268
 8002198:	685b      	ldr	r3, [r3, #4]
 800219a:	441a      	add	r2, r3
 800219c:	f507 7324 	add.w	r3, r7, #656	; 0x290
 80021a0:	f5a3 731a 	sub.w	r3, r3, #616	; 0x268
 80021a4:	689b      	ldr	r3, [r3, #8]
 80021a6:	441a      	add	r2, r3
 80021a8:	f507 7324 	add.w	r3, r7, #656	; 0x290
 80021ac:	f5a3 731a 	sub.w	r3, r3, #616	; 0x268
 80021b0:	68db      	ldr	r3, [r3, #12]
 80021b2:	441a      	add	r2, r3
 80021b4:	f507 7324 	add.w	r3, r7, #656	; 0x290
 80021b8:	f5a3 731a 	sub.w	r3, r3, #616	; 0x268
 80021bc:	691b      	ldr	r3, [r3, #16]
 80021be:	429a      	cmp	r2, r3
 80021c0:	d11f      	bne.n	8002202 <main+0x166>
  			for (int i = 0; i < 4; i++) drums[i].sensor_thresh = buff[i];
 80021c2:	2300      	movs	r3, #0
 80021c4:	f8c7 3288 	str.w	r3, [r7, #648]	; 0x288
 80021c8:	e016      	b.n	80021f8 <main+0x15c>
 80021ca:	f507 7324 	add.w	r3, r7, #656	; 0x290
 80021ce:	f5a3 731a 	sub.w	r3, r3, #616	; 0x268
 80021d2:	f8d7 2288 	ldr.w	r2, [r7, #648]	; 0x288
 80021d6:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80021da:	4867      	ldr	r0, [pc, #412]	; (8002378 <main+0x2dc>)
 80021dc:	f8d7 2288 	ldr.w	r2, [r7, #648]	; 0x288
 80021e0:	4613      	mov	r3, r2
 80021e2:	005b      	lsls	r3, r3, #1
 80021e4:	4413      	add	r3, r2
 80021e6:	011b      	lsls	r3, r3, #4
 80021e8:	4403      	add	r3, r0
 80021ea:	3328      	adds	r3, #40	; 0x28
 80021ec:	6019      	str	r1, [r3, #0]
 80021ee:	f8d7 3288 	ldr.w	r3, [r7, #648]	; 0x288
 80021f2:	3301      	adds	r3, #1
 80021f4:	f8c7 3288 	str.w	r3, [r7, #648]	; 0x288
 80021f8:	f8d7 3288 	ldr.w	r3, [r7, #648]	; 0x288
 80021fc:	2b03      	cmp	r3, #3
 80021fe:	dde4      	ble.n	80021ca <main+0x12e>
 8002200:	e03d      	b.n	800227e <main+0x1e2>
  		} else {
  			DrumCalibrate();
 8002202:	f7fe ff7d 	bl	8001100 <DrumCalibrate>
  			uint32_t buff[5] = {drums[0].sensor_thresh, drums[1].sensor_thresh, drums[2].sensor_thresh, drums[3].sensor_thresh,
 8002206:	4b5c      	ldr	r3, [pc, #368]	; (8002378 <main+0x2dc>)
 8002208:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800220a:	f507 7324 	add.w	r3, r7, #656	; 0x290
 800220e:	f5a3 731f 	sub.w	r3, r3, #636	; 0x27c
 8002212:	601a      	str	r2, [r3, #0]
 8002214:	4b58      	ldr	r3, [pc, #352]	; (8002378 <main+0x2dc>)
 8002216:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8002218:	f507 7324 	add.w	r3, r7, #656	; 0x290
 800221c:	f5a3 731f 	sub.w	r3, r3, #636	; 0x27c
 8002220:	605a      	str	r2, [r3, #4]
 8002222:	4b55      	ldr	r3, [pc, #340]	; (8002378 <main+0x2dc>)
 8002224:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 8002228:	f507 7324 	add.w	r3, r7, #656	; 0x290
 800222c:	f5a3 731f 	sub.w	r3, r3, #636	; 0x27c
 8002230:	609a      	str	r2, [r3, #8]
 8002232:	4b51      	ldr	r3, [pc, #324]	; (8002378 <main+0x2dc>)
 8002234:	f8d3 20b8 	ldr.w	r2, [r3, #184]	; 0xb8
 8002238:	f507 7324 	add.w	r3, r7, #656	; 0x290
 800223c:	f5a3 731f 	sub.w	r3, r3, #636	; 0x27c
 8002240:	60da      	str	r2, [r3, #12]
					drums[0].sensor_thresh + drums[1].sensor_thresh + drums[2].sensor_thresh + drums[3].sensor_thresh};
 8002242:	4b4d      	ldr	r3, [pc, #308]	; (8002378 <main+0x2dc>)
 8002244:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002246:	4b4c      	ldr	r3, [pc, #304]	; (8002378 <main+0x2dc>)
 8002248:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800224a:	441a      	add	r2, r3
 800224c:	4b4a      	ldr	r3, [pc, #296]	; (8002378 <main+0x2dc>)
 800224e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002252:	441a      	add	r2, r3
 8002254:	4b48      	ldr	r3, [pc, #288]	; (8002378 <main+0x2dc>)
 8002256:	f8d3 30b8 	ldr.w	r3, [r3, #184]	; 0xb8
 800225a:	441a      	add	r2, r3
  			uint32_t buff[5] = {drums[0].sensor_thresh, drums[1].sensor_thresh, drums[2].sensor_thresh, drums[3].sensor_thresh,
 800225c:	f507 7324 	add.w	r3, r7, #656	; 0x290
 8002260:	f5a3 731f 	sub.w	r3, r3, #636	; 0x27c
 8002264:	611a      	str	r2, [r3, #16]
  			fresult = f_write(&file, buff, 5 * 4, &temp);
 8002266:	f107 033e 	add.w	r3, r7, #62	; 0x3e
 800226a:	f107 0114 	add.w	r1, r7, #20
 800226e:	f107 0040 	add.w	r0, r7, #64	; 0x40
 8002272:	2214      	movs	r2, #20
 8002274:	f00e f954 	bl	8010520 <f_write>
 8002278:	4603      	mov	r3, r0
 800227a:	f887 328f 	strb.w	r3, [r7, #655]	; 0x28f
  		}
  		LCD_Print(0, 10, "Have file, reading... %d", fresult);
 800227e:	f897 328f 	ldrb.w	r3, [r7, #655]	; 0x28f
 8002282:	4a3e      	ldr	r2, [pc, #248]	; (800237c <main+0x2e0>)
 8002284:	210a      	movs	r1, #10
 8002286:	2000      	movs	r0, #0
 8002288:	f7ff fc68 	bl	8001b5c <LCD_Print>
 800228c:	e05a      	b.n	8002344 <main+0x2a8>
  	} else if (fresult == FR_NO_FILE) {
 800228e:	f897 328f 	ldrb.w	r3, [r7, #655]	; 0x28f
 8002292:	2b04      	cmp	r3, #4
 8002294:	d14e      	bne.n	8002334 <main+0x298>
  		fresult = f_open(&file, "drum.cfg", FA_WRITE | FA_CREATE_NEW);
 8002296:	f107 0340 	add.w	r3, r7, #64	; 0x40
 800229a:	2206      	movs	r2, #6
 800229c:	4935      	ldr	r1, [pc, #212]	; (8002374 <main+0x2d8>)
 800229e:	4618      	mov	r0, r3
 80022a0:	f00d fd5a 	bl	800fd58 <f_open>
 80022a4:	4603      	mov	r3, r0
 80022a6:	f887 328f 	strb.w	r3, [r7, #655]	; 0x28f
  		DrumCalibrate();
 80022aa:	f7fe ff29 	bl	8001100 <DrumCalibrate>
  		uint32_t buff[5] = {drums[0].sensor_thresh, drums[1].sensor_thresh, drums[2].sensor_thresh, drums[3].sensor_thresh,
 80022ae:	4b32      	ldr	r3, [pc, #200]	; (8002378 <main+0x2dc>)
 80022b0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80022b2:	f507 7324 	add.w	r3, r7, #656	; 0x290
 80022b6:	f5a3 7324 	sub.w	r3, r3, #656	; 0x290
 80022ba:	601a      	str	r2, [r3, #0]
 80022bc:	4b2e      	ldr	r3, [pc, #184]	; (8002378 <main+0x2dc>)
 80022be:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 80022c0:	f507 7324 	add.w	r3, r7, #656	; 0x290
 80022c4:	f5a3 7324 	sub.w	r3, r3, #656	; 0x290
 80022c8:	605a      	str	r2, [r3, #4]
 80022ca:	4b2b      	ldr	r3, [pc, #172]	; (8002378 <main+0x2dc>)
 80022cc:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 80022d0:	f507 7324 	add.w	r3, r7, #656	; 0x290
 80022d4:	f5a3 7324 	sub.w	r3, r3, #656	; 0x290
 80022d8:	609a      	str	r2, [r3, #8]
 80022da:	4b27      	ldr	r3, [pc, #156]	; (8002378 <main+0x2dc>)
 80022dc:	f8d3 20b8 	ldr.w	r2, [r3, #184]	; 0xb8
 80022e0:	f507 7324 	add.w	r3, r7, #656	; 0x290
 80022e4:	f5a3 7324 	sub.w	r3, r3, #656	; 0x290
 80022e8:	60da      	str	r2, [r3, #12]
  				drums[0].sensor_thresh + drums[1].sensor_thresh + drums[2].sensor_thresh + drums[3].sensor_thresh};
 80022ea:	4b23      	ldr	r3, [pc, #140]	; (8002378 <main+0x2dc>)
 80022ec:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80022ee:	4b22      	ldr	r3, [pc, #136]	; (8002378 <main+0x2dc>)
 80022f0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80022f2:	441a      	add	r2, r3
 80022f4:	4b20      	ldr	r3, [pc, #128]	; (8002378 <main+0x2dc>)
 80022f6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80022fa:	441a      	add	r2, r3
 80022fc:	4b1e      	ldr	r3, [pc, #120]	; (8002378 <main+0x2dc>)
 80022fe:	f8d3 30b8 	ldr.w	r3, [r3, #184]	; 0xb8
 8002302:	441a      	add	r2, r3
  		uint32_t buff[5] = {drums[0].sensor_thresh, drums[1].sensor_thresh, drums[2].sensor_thresh, drums[3].sensor_thresh,
 8002304:	f507 7324 	add.w	r3, r7, #656	; 0x290
 8002308:	f5a3 7324 	sub.w	r3, r3, #656	; 0x290
 800230c:	611a      	str	r2, [r3, #16]
  		fresult = f_write(&file, buff, 5 * 4, &temp);
 800230e:	f107 033e 	add.w	r3, r7, #62	; 0x3e
 8002312:	4639      	mov	r1, r7
 8002314:	f107 0040 	add.w	r0, r7, #64	; 0x40
 8002318:	2214      	movs	r2, #20
 800231a:	f00e f901 	bl	8010520 <f_write>
 800231e:	4603      	mov	r3, r0
 8002320:	f887 328f 	strb.w	r3, [r7, #655]	; 0x28f
  		LCD_Print(0, 10, "No file, calibrating... %d", fresult);
 8002324:	f897 328f 	ldrb.w	r3, [r7, #655]	; 0x28f
 8002328:	4a15      	ldr	r2, [pc, #84]	; (8002380 <main+0x2e4>)
 800232a:	210a      	movs	r1, #10
 800232c:	2000      	movs	r0, #0
 800232e:	f7ff fc15 	bl	8001b5c <LCD_Print>
 8002332:	e007      	b.n	8002344 <main+0x2a8>
  	} else {
  		LCD_Print(0, 10, "Error: f_open (%d)", fresult); while (1);
 8002334:	f897 328f 	ldrb.w	r3, [r7, #655]	; 0x28f
 8002338:	4a12      	ldr	r2, [pc, #72]	; (8002384 <main+0x2e8>)
 800233a:	210a      	movs	r1, #10
 800233c:	2000      	movs	r0, #0
 800233e:	f7ff fc0d 	bl	8001b5c <LCD_Print>
 8002342:	e7fe      	b.n	8002342 <main+0x2a6>
  	}
  	f_close(&file);
 8002344:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8002348:	4618      	mov	r0, r3
 800234a:	f00e fb50 	bl	80109ee <f_close>

//  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1);
  	for (int i = 0; i < ka_length; i++) {
 800234e:	2300      	movs	r3, #0
 8002350:	f8c7 3284 	str.w	r3, [r7, #644]	; 0x284
 8002354:	e033      	b.n	80023be <main+0x322>
 8002356:	bf00      	nop
 8002358:	40011800 	.word	0x40011800
 800235c:	40011000 	.word	0x40011000
 8002360:	2000dc0c 	.word	0x2000dc0c
 8002364:	2000dd3c 	.word	0x2000dd3c
 8002368:	080144e8 	.word	0x080144e8
 800236c:	2000d9dc 	.word	0x2000d9dc
 8002370:	080144ec 	.word	0x080144ec
 8002374:	08014500 	.word	0x08014500
 8002378:	2000dc20 	.word	0x2000dc20
 800237c:	0801450c 	.word	0x0801450c
 8002380:	08014528 	.word	0x08014528
 8002384:	08014544 	.word	0x08014544
  		ka[i] = (int32_t) (((int16_t*) ka)[i]) / 3 + 32768;
 8002388:	f8d7 3284 	ldr.w	r3, [r7, #644]	; 0x284
 800238c:	005b      	lsls	r3, r3, #1
 800238e:	4a7a      	ldr	r2, [pc, #488]	; (8002578 <main+0x4dc>)
 8002390:	4413      	add	r3, r2
 8002392:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002396:	4a79      	ldr	r2, [pc, #484]	; (800257c <main+0x4e0>)
 8002398:	fb82 1203 	smull	r1, r2, r2, r3
 800239c:	17db      	asrs	r3, r3, #31
 800239e:	1ad3      	subs	r3, r2, r3
 80023a0:	b21b      	sxth	r3, r3
 80023a2:	b29b      	uxth	r3, r3
 80023a4:	f5a3 4300 	sub.w	r3, r3, #32768	; 0x8000
 80023a8:	b299      	uxth	r1, r3
 80023aa:	4a73      	ldr	r2, [pc, #460]	; (8002578 <main+0x4dc>)
 80023ac:	f8d7 3284 	ldr.w	r3, [r7, #644]	; 0x284
 80023b0:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
  	for (int i = 0; i < ka_length; i++) {
 80023b4:	f8d7 3284 	ldr.w	r3, [r7, #644]	; 0x284
 80023b8:	3301      	adds	r3, #1
 80023ba:	f8c7 3284 	str.w	r3, [r7, #644]	; 0x284
 80023be:	f646 333e 	movw	r3, #27454	; 0x6b3e
 80023c2:	461a      	mov	r2, r3
 80023c4:	f8d7 3284 	ldr.w	r3, [r7, #644]	; 0x284
 80023c8:	4293      	cmp	r3, r2
 80023ca:	dbdd      	blt.n	8002388 <main+0x2ec>
  	}
	HAL_DAC_Start(&hdac, DAC_CHANNEL_1);
 80023cc:	2100      	movs	r1, #0
 80023ce:	486c      	ldr	r0, [pc, #432]	; (8002580 <main+0x4e4>)
 80023d0:	f001 fdd3 	bl	8003f7a <HAL_DAC_Start>
//	HAL_DAC_Start_DMA(&hdac, DAC_CHANNEL_1, (uint32_t*)don, 23239, DAC_ALIGN_12B_L);
	HAL_DAC_Start_DMA(&hdac, DAC_CHANNEL_1, (uint32_t*)audio_buff, AUDIO_BUFF_LENGTH, DAC_ALIGN_12B_L);
 80023d4:	2304      	movs	r3, #4
 80023d6:	9300      	str	r3, [sp, #0]
 80023d8:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 80023dc:	4a69      	ldr	r2, [pc, #420]	; (8002584 <main+0x4e8>)
 80023de:	2100      	movs	r1, #0
 80023e0:	4867      	ldr	r0, [pc, #412]	; (8002580 <main+0x4e4>)
 80023e2:	f001 fe21 	bl	8004028 <HAL_DAC_Start_DMA>
	audio_dma_on = 1;
 80023e6:	4b68      	ldr	r3, [pc, #416]	; (8002588 <main+0x4ec>)
 80023e8:	2201      	movs	r2, #1
 80023ea:	601a      	str	r2, [r3, #0]

	HAL_TIM_Base_Start_IT(&htim3);
 80023ec:	4867      	ldr	r0, [pc, #412]	; (800258c <main+0x4f0>)
 80023ee:	f006 fd6f 	bl	8008ed0 <HAL_TIM_Base_Start_IT>
  	drum_interrupt_start_tick = HAL_GetTick();
 80023f2:	f001 f887 	bl	8003504 <HAL_GetTick>
 80023f6:	4603      	mov	r3, r0
 80023f8:	461a      	mov	r2, r3
 80023fa:	4b65      	ldr	r3, [pc, #404]	; (8002590 <main+0x4f4>)
 80023fc:	601a      	str	r2, [r3, #0]

	HAL_TIM_Base_Start(&htim2);
 80023fe:	4865      	ldr	r0, [pc, #404]	; (8002594 <main+0x4f8>)
 8002400:	f006 fce8 	bl	8008dd4 <HAL_TIM_Base_Start>
	__HAL_TIM_ENABLE_IT(&htim2, TIM_IT_UPDATE);
 8002404:	4b63      	ldr	r3, [pc, #396]	; (8002594 <main+0x4f8>)
 8002406:	681b      	ldr	r3, [r3, #0]
 8002408:	68da      	ldr	r2, [r3, #12]
 800240a:	4b62      	ldr	r3, [pc, #392]	; (8002594 <main+0x4f8>)
 800240c:	681b      	ldr	r3, [r3, #0]
 800240e:	f042 0201 	orr.w	r2, r2, #1
 8002412:	60da      	str	r2, [r3, #12]
  	audio_interrupt_start_tick = HAL_GetTick();
 8002414:	f001 f876 	bl	8003504 <HAL_GetTick>
 8002418:	4603      	mov	r3, r0
 800241a:	4a5f      	ldr	r2, [pc, #380]	; (8002598 <main+0x4fc>)
 800241c:	6013      	str	r3, [r2, #0]

  	HAL_TIM_Base_Start_IT(&htim4);
 800241e:	485f      	ldr	r0, [pc, #380]	; (800259c <main+0x500>)
 8002420:	f006 fd56 	bl	8008ed0 <HAL_TIM_Base_Start_IT>
	mix_interrupt_start_tick = HAL_GetTick();
 8002424:	f001 f86e 	bl	8003504 <HAL_GetTick>
 8002428:	4603      	mov	r3, r0
 800242a:	4a5d      	ldr	r2, [pc, #372]	; (80025a0 <main+0x504>)
 800242c:	6013      	str	r3, [r2, #0]



//  LCD_DrawFilledRectangle(0, 0, 240, 320, RED);

	long last_ticks = 0;
 800242e:	2300      	movs	r3, #0
 8002430:	f8c7 327c 	str.w	r3, [r7, #636]	; 0x27c
	long tft_last_ticks = 0;
 8002434:	2300      	movs	r3, #0
 8002436:	f8c7 3280 	str.w	r3, [r7, #640]	; 0x280
	long ticks = 0;
 800243a:	2300      	movs	r3, #0
 800243c:	f8c7 3278 	str.w	r3, [r7, #632]	; 0x278
	int num_hits = 0;
 8002440:	2300      	movs	r3, #0
 8002442:	f8c7 3274 	str.w	r3, [r7, #628]	; 0x274
	int hit_state = 0;
 8002446:	2300      	movs	r3, #0
 8002448:	f8c7 3270 	str.w	r3, [r7, #624]	; 0x270
//
//		switchhid.Button = 0x00;  // shift release
//		USBD_HID_SendReport(&hUsbDeviceFS,  (uint8_t*) &switchhid, sizeof (switchhid));
//		HAL_Delay (200);

		LCD_Print(0, 1, "%4ld, %6d", drum_sensor_values[0], pos);
 800244c:	4b55      	ldr	r3, [pc, #340]	; (80025a4 <main+0x508>)
 800244e:	681a      	ldr	r2, [r3, #0]
 8002450:	4b55      	ldr	r3, [pc, #340]	; (80025a8 <main+0x50c>)
 8002452:	681b      	ldr	r3, [r3, #0]
 8002454:	9300      	str	r3, [sp, #0]
 8002456:	4613      	mov	r3, r2
 8002458:	4a54      	ldr	r2, [pc, #336]	; (80025ac <main+0x510>)
 800245a:	2101      	movs	r1, #1
 800245c:	2000      	movs	r0, #0
 800245e:	f7ff fb7d 	bl	8001b5c <LCD_Print>
//		  num_hits += 1;
//	  } else {
//		  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_7, GPIO_PIN_RESET);
//	  }
//
		if (HAL_GetTick() - tft_last_ticks > 200) {
 8002462:	f001 f84f 	bl	8003504 <HAL_GetTick>
 8002466:	4602      	mov	r2, r0
 8002468:	f8d7 3280 	ldr.w	r3, [r7, #640]	; 0x280
 800246c:	1ad3      	subs	r3, r2, r3
 800246e:	2bc8      	cmp	r3, #200	; 0xc8
 8002470:	d97a      	bls.n	8002568 <main+0x4cc>

			AddDrum(HAL_GetTick() % 2);
 8002472:	f001 f847 	bl	8003504 <HAL_GetTick>
 8002476:	4603      	mov	r3, r0
 8002478:	b2db      	uxtb	r3, r3
 800247a:	f003 0301 	and.w	r3, r3, #1
 800247e:	b2db      	uxtb	r3, r3
 8002480:	4618      	mov	r0, r3
 8002482:	f7ff fd4f 	bl	8001f24 <AddDrum>

//			__disable_irq();
			int r = 0;
 8002486:	2300      	movs	r3, #0
 8002488:	f8c7 326c 	str.w	r3, [r7, #620]	; 0x26c
			LCD_Print(0, r++, "%02ld:%02ld:%02ld.%03ld, %6.1f Hz, %2d",
 800248c:	f8d7 326c 	ldr.w	r3, [r7, #620]	; 0x26c
 8002490:	1c5a      	adds	r2, r3, #1
 8002492:	f8c7 226c 	str.w	r2, [r7, #620]	; 0x26c
 8002496:	fa1f f883 	uxth.w	r8, r3
					HAL_GetTick() / (1000 * 60 * 60),
 800249a:	f001 f833 	bl	8003504 <HAL_GetTick>
 800249e:	4603      	mov	r3, r0
			LCD_Print(0, r++, "%02ld:%02ld:%02ld.%03ld, %6.1f Hz, %2d",
 80024a0:	4a43      	ldr	r2, [pc, #268]	; (80025b0 <main+0x514>)
 80024a2:	fba2 2303 	umull	r2, r3, r2, r3
 80024a6:	ea4f 5953 	mov.w	r9, r3, lsr #21
					HAL_GetTick() / (1000 * 60) % 60,
 80024aa:	f001 f82b 	bl	8003504 <HAL_GetTick>
 80024ae:	4603      	mov	r3, r0
 80024b0:	4a40      	ldr	r2, [pc, #256]	; (80025b4 <main+0x518>)
 80024b2:	fba2 2303 	umull	r2, r3, r2, r3
 80024b6:	0b9a      	lsrs	r2, r3, #14
			LCD_Print(0, r++, "%02ld:%02ld:%02ld.%03ld, %6.1f Hz, %2d",
 80024b8:	4b3f      	ldr	r3, [pc, #252]	; (80025b8 <main+0x51c>)
 80024ba:	fba3 1302 	umull	r1, r3, r3, r2
 80024be:	095c      	lsrs	r4, r3, #5
 80024c0:	4623      	mov	r3, r4
 80024c2:	011b      	lsls	r3, r3, #4
 80024c4:	1b1b      	subs	r3, r3, r4
 80024c6:	009b      	lsls	r3, r3, #2
 80024c8:	1ad4      	subs	r4, r2, r3
					(HAL_GetTick() / 1000) % 60, HAL_GetTick() % 1000,
 80024ca:	f001 f81b 	bl	8003504 <HAL_GetTick>
 80024ce:	4603      	mov	r3, r0
 80024d0:	4a3a      	ldr	r2, [pc, #232]	; (80025bc <main+0x520>)
 80024d2:	fba2 2303 	umull	r2, r3, r2, r3
 80024d6:	099a      	lsrs	r2, r3, #6
			LCD_Print(0, r++, "%02ld:%02ld:%02ld.%03ld, %6.1f Hz, %2d",
 80024d8:	4b37      	ldr	r3, [pc, #220]	; (80025b8 <main+0x51c>)
 80024da:	fba3 1302 	umull	r1, r3, r3, r2
 80024de:	095d      	lsrs	r5, r3, #5
 80024e0:	462b      	mov	r3, r5
 80024e2:	011b      	lsls	r3, r3, #4
 80024e4:	1b5b      	subs	r3, r3, r5
 80024e6:	009b      	lsls	r3, r3, #2
 80024e8:	1ad5      	subs	r5, r2, r3
					(HAL_GetTick() / 1000) % 60, HAL_GetTick() % 1000,
 80024ea:	f001 f80b 	bl	8003504 <HAL_GetTick>
 80024ee:	4603      	mov	r3, r0
			LCD_Print(0, r++, "%02ld:%02ld:%02ld.%03ld, %6.1f Hz, %2d",
 80024f0:	4a32      	ldr	r2, [pc, #200]	; (80025bc <main+0x520>)
 80024f2:	fba2 1203 	umull	r1, r2, r2, r3
 80024f6:	0996      	lsrs	r6, r2, #6
 80024f8:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80024fc:	fb06 f202 	mul.w	r2, r6, r2
 8002500:	1a9e      	subs	r6, r3, r2
					(float) drum_interrupt_counts / (HAL_GetTick() - drum_interrupt_start_tick + 1) * 1000,
 8002502:	4b2f      	ldr	r3, [pc, #188]	; (80025c0 <main+0x524>)
 8002504:	681b      	ldr	r3, [r3, #0]
 8002506:	4618      	mov	r0, r3
 8002508:	f7fe fc04 	bl	8000d14 <__aeabi_i2f>
 800250c:	4682      	mov	sl, r0
 800250e:	f000 fff9 	bl	8003504 <HAL_GetTick>
 8002512:	4603      	mov	r3, r0
 8002514:	4a1e      	ldr	r2, [pc, #120]	; (8002590 <main+0x4f4>)
 8002516:	6812      	ldr	r2, [r2, #0]
 8002518:	1a9b      	subs	r3, r3, r2
 800251a:	3301      	adds	r3, #1
 800251c:	4618      	mov	r0, r3
 800251e:	f7fe fbf5 	bl	8000d0c <__aeabi_ui2f>
 8002522:	4603      	mov	r3, r0
 8002524:	4619      	mov	r1, r3
 8002526:	4650      	mov	r0, sl
 8002528:	f7fe fcfc 	bl	8000f24 <__aeabi_fdiv>
 800252c:	4603      	mov	r3, r0
 800252e:	4925      	ldr	r1, [pc, #148]	; (80025c4 <main+0x528>)
 8002530:	4618      	mov	r0, r3
 8002532:	f7fe fc43 	bl	8000dbc <__aeabi_fmul>
 8002536:	4603      	mov	r3, r0
			LCD_Print(0, r++, "%02ld:%02ld:%02ld.%03ld, %6.1f Hz, %2d",
 8002538:	4618      	mov	r0, r3
 800253a:	f7fd ffe1 	bl	8000500 <__aeabi_f2d>
 800253e:	4602      	mov	r2, r0
 8002540:	460b      	mov	r3, r1
 8002542:	4921      	ldr	r1, [pc, #132]	; (80025c8 <main+0x52c>)
 8002544:	6809      	ldr	r1, [r1, #0]
 8002546:	9106      	str	r1, [sp, #24]
 8002548:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800254c:	9602      	str	r6, [sp, #8]
 800254e:	9501      	str	r5, [sp, #4]
 8002550:	9400      	str	r4, [sp, #0]
 8002552:	464b      	mov	r3, r9
 8002554:	4a1d      	ldr	r2, [pc, #116]	; (80025cc <main+0x530>)
 8002556:	4641      	mov	r1, r8
 8002558:	2000      	movs	r0, #0
 800255a:	f7ff faff 	bl	8001b5c <LCD_Print>
//						drums[i].sensor_avg, drums[i].sensor_sd, drums[i].sensor_thresh);
//			}

//			__enable_irq();

			tft_last_ticks = HAL_GetTick();
 800255e:	f000 ffd1 	bl	8003504 <HAL_GetTick>
 8002562:	4603      	mov	r3, r0
 8002564:	f8c7 3280 	str.w	r3, [r7, #640]	; 0x280
		}

		LCD_Print(0, 6, "BTN: %3d", btn_callbacks);
 8002568:	4b19      	ldr	r3, [pc, #100]	; (80025d0 <main+0x534>)
 800256a:	881b      	ldrh	r3, [r3, #0]
 800256c:	4a19      	ldr	r2, [pc, #100]	; (80025d4 <main+0x538>)
 800256e:	2106      	movs	r1, #6
 8002570:	2000      	movs	r0, #0
 8002572:	f7ff faf3 	bl	8001b5c <LCD_Print>
		LCD_Print(0, 1, "%4ld, %6d", drum_sensor_values[0], pos);
 8002576:	e769      	b.n	800244c <main+0x3b0>
 8002578:	20000008 	.word	0x20000008
 800257c:	55555556 	.word	0x55555556
 8002580:	2000ddb0 	.word	0x2000ddb0
 8002584:	2000e084 	.word	0x2000e084
 8002588:	2000e4c0 	.word	0x2000e4c0
 800258c:	2000dfc4 	.word	0x2000dfc4
 8002590:	2000e054 	.word	0x2000e054
 8002594:	2000df7c 	.word	0x2000df7c
 8002598:	2000e05c 	.word	0x2000e05c
 800259c:	2000e00c 	.word	0x2000e00c
 80025a0:	2000e064 	.word	0x2000e064
 80025a4:	2000dc0c 	.word	0x2000dc0c
 80025a8:	2000e4c4 	.word	0x2000e4c4
 80025ac:	08014558 	.word	0x08014558
 80025b0:	95217cb1 	.word	0x95217cb1
 80025b4:	45e7b273 	.word	0x45e7b273
 80025b8:	88888889 	.word	0x88888889
 80025bc:	10624dd3 	.word	0x10624dd3
 80025c0:	2000e058 	.word	0x2000e058
 80025c4:	447a0000 	.word	0x447a0000
 80025c8:	2000e4bc 	.word	0x2000e4bc
 80025cc:	08014564 	.word	0x08014564
 80025d0:	2000e082 	.word	0x2000e082
 80025d4:	0801458c 	.word	0x0801458c

080025d8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80025d8:	b580      	push	{r7, lr}
 80025da:	b096      	sub	sp, #88	; 0x58
 80025dc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80025de:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80025e2:	2228      	movs	r2, #40	; 0x28
 80025e4:	2100      	movs	r1, #0
 80025e6:	4618      	mov	r0, r3
 80025e8:	f00e ff66 	bl	80114b8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80025ec:	f107 031c 	add.w	r3, r7, #28
 80025f0:	2200      	movs	r2, #0
 80025f2:	601a      	str	r2, [r3, #0]
 80025f4:	605a      	str	r2, [r3, #4]
 80025f6:	609a      	str	r2, [r3, #8]
 80025f8:	60da      	str	r2, [r3, #12]
 80025fa:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80025fc:	1d3b      	adds	r3, r7, #4
 80025fe:	2200      	movs	r2, #0
 8002600:	601a      	str	r2, [r3, #0]
 8002602:	605a      	str	r2, [r3, #4]
 8002604:	609a      	str	r2, [r3, #8]
 8002606:	60da      	str	r2, [r3, #12]
 8002608:	611a      	str	r2, [r3, #16]
 800260a:	615a      	str	r2, [r3, #20]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800260c:	2301      	movs	r3, #1
 800260e:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8002610:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002614:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8002616:	2300      	movs	r3, #0
 8002618:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800261a:	2301      	movs	r3, #1
 800261c:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800261e:	2302      	movs	r3, #2
 8002620:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8002622:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002626:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8002628:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 800262c:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800262e:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8002632:	4618      	mov	r0, r3
 8002634:	f004 fad4 	bl	8006be0 <HAL_RCC_OscConfig>
 8002638:	4603      	mov	r3, r0
 800263a:	2b00      	cmp	r3, #0
 800263c:	d001      	beq.n	8002642 <SystemClock_Config+0x6a>
  {
    Error_Handler();
 800263e:	f000 fb3f 	bl	8002cc0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002642:	230f      	movs	r3, #15
 8002644:	61fb      	str	r3, [r7, #28]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002646:	2302      	movs	r3, #2
 8002648:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800264a:	2300      	movs	r3, #0
 800264c:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800264e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002652:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8002654:	2300      	movs	r3, #0
 8002656:	62fb      	str	r3, [r7, #44]	; 0x2c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8002658:	f107 031c 	add.w	r3, r7, #28
 800265c:	2102      	movs	r1, #2
 800265e:	4618      	mov	r0, r3
 8002660:	f004 fd40 	bl	80070e4 <HAL_RCC_ClockConfig>
 8002664:	4603      	mov	r3, r0
 8002666:	2b00      	cmp	r3, #0
 8002668:	d001      	beq.n	800266e <SystemClock_Config+0x96>
  {
    Error_Handler();
 800266a:	f000 fb29 	bl	8002cc0 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC|RCC_PERIPHCLK_USB;
 800266e:	2312      	movs	r3, #18
 8002670:	607b      	str	r3, [r7, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV6;
 8002672:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8002676:	60fb      	str	r3, [r7, #12]
  PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_PLL_DIV1_5;
 8002678:	2300      	movs	r3, #0
 800267a:	61bb      	str	r3, [r7, #24]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800267c:	1d3b      	adds	r3, r7, #4
 800267e:	4618      	mov	r0, r3
 8002680:	f004 feaa 	bl	80073d8 <HAL_RCCEx_PeriphCLKConfig>
 8002684:	4603      	mov	r3, r0
 8002686:	2b00      	cmp	r3, #0
 8002688:	d001      	beq.n	800268e <SystemClock_Config+0xb6>
  {
    Error_Handler();
 800268a:	f000 fb19 	bl	8002cc0 <Error_Handler>
  }
}
 800268e:	bf00      	nop
 8002690:	3758      	adds	r7, #88	; 0x58
 8002692:	46bd      	mov	sp, r7
 8002694:	bd80      	pop	{r7, pc}
	...

08002698 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8002698:	b580      	push	{r7, lr}
 800269a:	b084      	sub	sp, #16
 800269c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800269e:	1d3b      	adds	r3, r7, #4
 80026a0:	2200      	movs	r2, #0
 80026a2:	601a      	str	r2, [r3, #0]
 80026a4:	605a      	str	r2, [r3, #4]
 80026a6:	609a      	str	r2, [r3, #8]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 80026a8:	4b2e      	ldr	r3, [pc, #184]	; (8002764 <MX_ADC1_Init+0xcc>)
 80026aa:	4a2f      	ldr	r2, [pc, #188]	; (8002768 <MX_ADC1_Init+0xd0>)
 80026ac:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 80026ae:	4b2d      	ldr	r3, [pc, #180]	; (8002764 <MX_ADC1_Init+0xcc>)
 80026b0:	f44f 7280 	mov.w	r2, #256	; 0x100
 80026b4:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = ENABLE;
 80026b6:	4b2b      	ldr	r3, [pc, #172]	; (8002764 <MX_ADC1_Init+0xcc>)
 80026b8:	2201      	movs	r2, #1
 80026ba:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80026bc:	4b29      	ldr	r3, [pc, #164]	; (8002764 <MX_ADC1_Init+0xcc>)
 80026be:	2200      	movs	r2, #0
 80026c0:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80026c2:	4b28      	ldr	r3, [pc, #160]	; (8002764 <MX_ADC1_Init+0xcc>)
 80026c4:	f44f 2260 	mov.w	r2, #917504	; 0xe0000
 80026c8:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80026ca:	4b26      	ldr	r3, [pc, #152]	; (8002764 <MX_ADC1_Init+0xcc>)
 80026cc:	2200      	movs	r2, #0
 80026ce:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 4;
 80026d0:	4b24      	ldr	r3, [pc, #144]	; (8002764 <MX_ADC1_Init+0xcc>)
 80026d2:	2204      	movs	r2, #4
 80026d4:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80026d6:	4823      	ldr	r0, [pc, #140]	; (8002764 <MX_ADC1_Init+0xcc>)
 80026d8:	f000 ff42 	bl	8003560 <HAL_ADC_Init>
 80026dc:	4603      	mov	r3, r0
 80026de:	2b00      	cmp	r3, #0
 80026e0:	d001      	beq.n	80026e6 <MX_ADC1_Init+0x4e>
  {
    Error_Handler();
 80026e2:	f000 faed 	bl	8002cc0 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_0;
 80026e6:	2300      	movs	r3, #0
 80026e8:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80026ea:	2301      	movs	r3, #1
 80026ec:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_239CYCLES_5;
 80026ee:	2307      	movs	r3, #7
 80026f0:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80026f2:	1d3b      	adds	r3, r7, #4
 80026f4:	4619      	mov	r1, r3
 80026f6:	481b      	ldr	r0, [pc, #108]	; (8002764 <MX_ADC1_Init+0xcc>)
 80026f8:	f001 f916 	bl	8003928 <HAL_ADC_ConfigChannel>
 80026fc:	4603      	mov	r3, r0
 80026fe:	2b00      	cmp	r3, #0
 8002700:	d001      	beq.n	8002706 <MX_ADC1_Init+0x6e>
  {
    Error_Handler();
 8002702:	f000 fadd 	bl	8002cc0 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8002706:	2301      	movs	r3, #1
 8002708:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 800270a:	2302      	movs	r3, #2
 800270c:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800270e:	1d3b      	adds	r3, r7, #4
 8002710:	4619      	mov	r1, r3
 8002712:	4814      	ldr	r0, [pc, #80]	; (8002764 <MX_ADC1_Init+0xcc>)
 8002714:	f001 f908 	bl	8003928 <HAL_ADC_ConfigChannel>
 8002718:	4603      	mov	r3, r0
 800271a:	2b00      	cmp	r3, #0
 800271c:	d001      	beq.n	8002722 <MX_ADC1_Init+0x8a>
  {
    Error_Handler();
 800271e:	f000 facf 	bl	8002cc0 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_2;
 8002722:	2302      	movs	r3, #2
 8002724:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_3;
 8002726:	2303      	movs	r3, #3
 8002728:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800272a:	1d3b      	adds	r3, r7, #4
 800272c:	4619      	mov	r1, r3
 800272e:	480d      	ldr	r0, [pc, #52]	; (8002764 <MX_ADC1_Init+0xcc>)
 8002730:	f001 f8fa 	bl	8003928 <HAL_ADC_ConfigChannel>
 8002734:	4603      	mov	r3, r0
 8002736:	2b00      	cmp	r3, #0
 8002738:	d001      	beq.n	800273e <MX_ADC1_Init+0xa6>
  {
    Error_Handler();
 800273a:	f000 fac1 	bl	8002cc0 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_3;
 800273e:	2303      	movs	r3, #3
 8002740:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_4;
 8002742:	2304      	movs	r3, #4
 8002744:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002746:	1d3b      	adds	r3, r7, #4
 8002748:	4619      	mov	r1, r3
 800274a:	4806      	ldr	r0, [pc, #24]	; (8002764 <MX_ADC1_Init+0xcc>)
 800274c:	f001 f8ec 	bl	8003928 <HAL_ADC_ConfigChannel>
 8002750:	4603      	mov	r3, r0
 8002752:	2b00      	cmp	r3, #0
 8002754:	d001      	beq.n	800275a <MX_ADC1_Init+0xc2>
  {
    Error_Handler();
 8002756:	f000 fab3 	bl	8002cc0 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 800275a:	bf00      	nop
 800275c:	3710      	adds	r7, #16
 800275e:	46bd      	mov	sp, r7
 8002760:	bd80      	pop	{r7, pc}
 8002762:	bf00      	nop
 8002764:	2000dd3c 	.word	0x2000dd3c
 8002768:	40012400 	.word	0x40012400

0800276c <MX_DAC_Init>:
  * @brief DAC Initialization Function
  * @param None
  * @retval None
  */
static void MX_DAC_Init(void)
{
 800276c:	b580      	push	{r7, lr}
 800276e:	b082      	sub	sp, #8
 8002770:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC_Init 0 */

  /* USER CODE END DAC_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 8002772:	463b      	mov	r3, r7
 8002774:	2200      	movs	r2, #0
 8002776:	601a      	str	r2, [r3, #0]
 8002778:	605a      	str	r2, [r3, #4]

  /* USER CODE END DAC_Init 1 */

  /** DAC Initialization
  */
  hdac.Instance = DAC;
 800277a:	4b14      	ldr	r3, [pc, #80]	; (80027cc <MX_DAC_Init+0x60>)
 800277c:	4a14      	ldr	r2, [pc, #80]	; (80027d0 <MX_DAC_Init+0x64>)
 800277e:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac) != HAL_OK)
 8002780:	4812      	ldr	r0, [pc, #72]	; (80027cc <MX_DAC_Init+0x60>)
 8002782:	f001 fbd8 	bl	8003f36 <HAL_DAC_Init>
 8002786:	4603      	mov	r3, r0
 8002788:	2b00      	cmp	r3, #0
 800278a:	d001      	beq.n	8002790 <MX_DAC_Init+0x24>
  {
    Error_Handler();
 800278c:	f000 fa98 	bl	8002cc0 <Error_Handler>
  }

  /** DAC channel OUT1 config
  */
  sConfig.DAC_Trigger = DAC_TRIGGER_T2_TRGO;
 8002790:	2324      	movs	r3, #36	; 0x24
 8002792:	603b      	str	r3, [r7, #0]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 8002794:	2300      	movs	r3, #0
 8002796:	607b      	str	r3, [r7, #4]
  if (HAL_DAC_ConfigChannel(&hdac, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 8002798:	463b      	mov	r3, r7
 800279a:	2200      	movs	r2, #0
 800279c:	4619      	mov	r1, r3
 800279e:	480b      	ldr	r0, [pc, #44]	; (80027cc <MX_DAC_Init+0x60>)
 80027a0:	f001 fd4a 	bl	8004238 <HAL_DAC_ConfigChannel>
 80027a4:	4603      	mov	r3, r0
 80027a6:	2b00      	cmp	r3, #0
 80027a8:	d001      	beq.n	80027ae <MX_DAC_Init+0x42>
  {
    Error_Handler();
 80027aa:	f000 fa89 	bl	8002cc0 <Error_Handler>
  }

  /** DAC channel OUT2 config
  */
  if (HAL_DAC_ConfigChannel(&hdac, &sConfig, DAC_CHANNEL_2) != HAL_OK)
 80027ae:	463b      	mov	r3, r7
 80027b0:	2210      	movs	r2, #16
 80027b2:	4619      	mov	r1, r3
 80027b4:	4805      	ldr	r0, [pc, #20]	; (80027cc <MX_DAC_Init+0x60>)
 80027b6:	f001 fd3f 	bl	8004238 <HAL_DAC_ConfigChannel>
 80027ba:	4603      	mov	r3, r0
 80027bc:	2b00      	cmp	r3, #0
 80027be:	d001      	beq.n	80027c4 <MX_DAC_Init+0x58>
  {
    Error_Handler();
 80027c0:	f000 fa7e 	bl	8002cc0 <Error_Handler>
  }
  /* USER CODE BEGIN DAC_Init 2 */

  /* USER CODE END DAC_Init 2 */

}
 80027c4:	bf00      	nop
 80027c6:	3708      	adds	r7, #8
 80027c8:	46bd      	mov	sp, r7
 80027ca:	bd80      	pop	{r7, pc}
 80027cc:	2000ddb0 	.word	0x2000ddb0
 80027d0:	40007400 	.word	0x40007400

080027d4 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80027d4:	b580      	push	{r7, lr}
 80027d6:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80027d8:	4b12      	ldr	r3, [pc, #72]	; (8002824 <MX_I2C1_Init+0x50>)
 80027da:	4a13      	ldr	r2, [pc, #76]	; (8002828 <MX_I2C1_Init+0x54>)
 80027dc:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 80027de:	4b11      	ldr	r3, [pc, #68]	; (8002824 <MX_I2C1_Init+0x50>)
 80027e0:	4a12      	ldr	r2, [pc, #72]	; (800282c <MX_I2C1_Init+0x58>)
 80027e2:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80027e4:	4b0f      	ldr	r3, [pc, #60]	; (8002824 <MX_I2C1_Init+0x50>)
 80027e6:	2200      	movs	r2, #0
 80027e8:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 80027ea:	4b0e      	ldr	r3, [pc, #56]	; (8002824 <MX_I2C1_Init+0x50>)
 80027ec:	2200      	movs	r2, #0
 80027ee:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80027f0:	4b0c      	ldr	r3, [pc, #48]	; (8002824 <MX_I2C1_Init+0x50>)
 80027f2:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80027f6:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80027f8:	4b0a      	ldr	r3, [pc, #40]	; (8002824 <MX_I2C1_Init+0x50>)
 80027fa:	2200      	movs	r2, #0
 80027fc:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 80027fe:	4b09      	ldr	r3, [pc, #36]	; (8002824 <MX_I2C1_Init+0x50>)
 8002800:	2200      	movs	r2, #0
 8002802:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8002804:	4b07      	ldr	r3, [pc, #28]	; (8002824 <MX_I2C1_Init+0x50>)
 8002806:	2200      	movs	r2, #0
 8002808:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800280a:	4b06      	ldr	r3, [pc, #24]	; (8002824 <MX_I2C1_Init+0x50>)
 800280c:	2200      	movs	r2, #0
 800280e:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8002810:	4804      	ldr	r0, [pc, #16]	; (8002824 <MX_I2C1_Init+0x50>)
 8002812:	f002 fb49 	bl	8004ea8 <HAL_I2C_Init>
 8002816:	4603      	mov	r3, r0
 8002818:	2b00      	cmp	r3, #0
 800281a:	d001      	beq.n	8002820 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 800281c:	f000 fa50 	bl	8002cc0 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8002820:	bf00      	nop
 8002822:	bd80      	pop	{r7, pc}
 8002824:	2000de4c 	.word	0x2000de4c
 8002828:	40005400 	.word	0x40005400
 800282c:	000186a0 	.word	0x000186a0

08002830 <MX_SDIO_SD_Init>:
  * @brief SDIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_SDIO_SD_Init(void)
{
 8002830:	b480      	push	{r7}
 8002832:	af00      	add	r7, sp, #0
  /* USER CODE END SDIO_Init 0 */

  /* USER CODE BEGIN SDIO_Init 1 */

  /* USER CODE END SDIO_Init 1 */
  hsd.Instance = SDIO;
 8002834:	4b0c      	ldr	r3, [pc, #48]	; (8002868 <MX_SDIO_SD_Init+0x38>)
 8002836:	4a0d      	ldr	r2, [pc, #52]	; (800286c <MX_SDIO_SD_Init+0x3c>)
 8002838:	601a      	str	r2, [r3, #0]
  hsd.Init.ClockEdge = SDIO_CLOCK_EDGE_RISING;
 800283a:	4b0b      	ldr	r3, [pc, #44]	; (8002868 <MX_SDIO_SD_Init+0x38>)
 800283c:	2200      	movs	r2, #0
 800283e:	605a      	str	r2, [r3, #4]
  hsd.Init.ClockBypass = SDIO_CLOCK_BYPASS_DISABLE;
 8002840:	4b09      	ldr	r3, [pc, #36]	; (8002868 <MX_SDIO_SD_Init+0x38>)
 8002842:	2200      	movs	r2, #0
 8002844:	609a      	str	r2, [r3, #8]
  hsd.Init.ClockPowerSave = SDIO_CLOCK_POWER_SAVE_DISABLE;
 8002846:	4b08      	ldr	r3, [pc, #32]	; (8002868 <MX_SDIO_SD_Init+0x38>)
 8002848:	2200      	movs	r2, #0
 800284a:	60da      	str	r2, [r3, #12]
  hsd.Init.BusWide = SDIO_BUS_WIDE_1B;
 800284c:	4b06      	ldr	r3, [pc, #24]	; (8002868 <MX_SDIO_SD_Init+0x38>)
 800284e:	2200      	movs	r2, #0
 8002850:	611a      	str	r2, [r3, #16]
  hsd.Init.HardwareFlowControl = SDIO_HARDWARE_FLOW_CONTROL_DISABLE;
 8002852:	4b05      	ldr	r3, [pc, #20]	; (8002868 <MX_SDIO_SD_Init+0x38>)
 8002854:	2200      	movs	r2, #0
 8002856:	615a      	str	r2, [r3, #20]
  hsd.Init.ClockDiv = 100;
 8002858:	4b03      	ldr	r3, [pc, #12]	; (8002868 <MX_SDIO_SD_Init+0x38>)
 800285a:	2264      	movs	r2, #100	; 0x64
 800285c:	619a      	str	r2, [r3, #24]
  /* USER CODE BEGIN SDIO_Init 2 */

  /* USER CODE END SDIO_Init 2 */

}
 800285e:	bf00      	nop
 8002860:	46bd      	mov	sp, r7
 8002862:	bc80      	pop	{r7}
 8002864:	4770      	bx	lr
 8002866:	bf00      	nop
 8002868:	2000dea0 	.word	0x2000dea0
 800286c:	40018000 	.word	0x40018000

08002870 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8002870:	b580      	push	{r7, lr}
 8002872:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8002874:	4b17      	ldr	r3, [pc, #92]	; (80028d4 <MX_SPI2_Init+0x64>)
 8002876:	4a18      	ldr	r2, [pc, #96]	; (80028d8 <MX_SPI2_Init+0x68>)
 8002878:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 800287a:	4b16      	ldr	r3, [pc, #88]	; (80028d4 <MX_SPI2_Init+0x64>)
 800287c:	f44f 7282 	mov.w	r2, #260	; 0x104
 8002880:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8002882:	4b14      	ldr	r3, [pc, #80]	; (80028d4 <MX_SPI2_Init+0x64>)
 8002884:	2200      	movs	r2, #0
 8002886:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8002888:	4b12      	ldr	r3, [pc, #72]	; (80028d4 <MX_SPI2_Init+0x64>)
 800288a:	2200      	movs	r2, #0
 800288c:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 800288e:	4b11      	ldr	r3, [pc, #68]	; (80028d4 <MX_SPI2_Init+0x64>)
 8002890:	2200      	movs	r2, #0
 8002892:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8002894:	4b0f      	ldr	r3, [pc, #60]	; (80028d4 <MX_SPI2_Init+0x64>)
 8002896:	2200      	movs	r2, #0
 8002898:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 800289a:	4b0e      	ldr	r3, [pc, #56]	; (80028d4 <MX_SPI2_Init+0x64>)
 800289c:	f44f 7200 	mov.w	r2, #512	; 0x200
 80028a0:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80028a2:	4b0c      	ldr	r3, [pc, #48]	; (80028d4 <MX_SPI2_Init+0x64>)
 80028a4:	2200      	movs	r2, #0
 80028a6:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80028a8:	4b0a      	ldr	r3, [pc, #40]	; (80028d4 <MX_SPI2_Init+0x64>)
 80028aa:	2200      	movs	r2, #0
 80028ac:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 80028ae:	4b09      	ldr	r3, [pc, #36]	; (80028d4 <MX_SPI2_Init+0x64>)
 80028b0:	2200      	movs	r2, #0
 80028b2:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80028b4:	4b07      	ldr	r3, [pc, #28]	; (80028d4 <MX_SPI2_Init+0x64>)
 80028b6:	2200      	movs	r2, #0
 80028b8:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 10;
 80028ba:	4b06      	ldr	r3, [pc, #24]	; (80028d4 <MX_SPI2_Init+0x64>)
 80028bc:	220a      	movs	r2, #10
 80028be:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 80028c0:	4804      	ldr	r0, [pc, #16]	; (80028d4 <MX_SPI2_Init+0x64>)
 80028c2:	f005 ffca 	bl	800885a <HAL_SPI_Init>
 80028c6:	4603      	mov	r3, r0
 80028c8:	2b00      	cmp	r3, #0
 80028ca:	d001      	beq.n	80028d0 <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 80028cc:	f000 f9f8 	bl	8002cc0 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 80028d0:	bf00      	nop
 80028d2:	bd80      	pop	{r7, pc}
 80028d4:	2000df24 	.word	0x2000df24
 80028d8:	40003800 	.word	0x40003800

080028dc <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80028dc:	b580      	push	{r7, lr}
 80028de:	b086      	sub	sp, #24
 80028e0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80028e2:	f107 0308 	add.w	r3, r7, #8
 80028e6:	2200      	movs	r2, #0
 80028e8:	601a      	str	r2, [r3, #0]
 80028ea:	605a      	str	r2, [r3, #4]
 80028ec:	609a      	str	r2, [r3, #8]
 80028ee:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80028f0:	463b      	mov	r3, r7
 80028f2:	2200      	movs	r2, #0
 80028f4:	601a      	str	r2, [r3, #0]
 80028f6:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80028f8:	4b1d      	ldr	r3, [pc, #116]	; (8002970 <MX_TIM2_Init+0x94>)
 80028fa:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80028fe:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8002900:	4b1b      	ldr	r3, [pc, #108]	; (8002970 <MX_TIM2_Init+0x94>)
 8002902:	2200      	movs	r2, #0
 8002904:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002906:	4b1a      	ldr	r3, [pc, #104]	; (8002970 <MX_TIM2_Init+0x94>)
 8002908:	2200      	movs	r2, #0
 800290a:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 1499;
 800290c:	4b18      	ldr	r3, [pc, #96]	; (8002970 <MX_TIM2_Init+0x94>)
 800290e:	f240 52db 	movw	r2, #1499	; 0x5db
 8002912:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002914:	4b16      	ldr	r3, [pc, #88]	; (8002970 <MX_TIM2_Init+0x94>)
 8002916:	2200      	movs	r2, #0
 8002918:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800291a:	4b15      	ldr	r3, [pc, #84]	; (8002970 <MX_TIM2_Init+0x94>)
 800291c:	2200      	movs	r2, #0
 800291e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8002920:	4813      	ldr	r0, [pc, #76]	; (8002970 <MX_TIM2_Init+0x94>)
 8002922:	f006 fa07 	bl	8008d34 <HAL_TIM_Base_Init>
 8002926:	4603      	mov	r3, r0
 8002928:	2b00      	cmp	r3, #0
 800292a:	d001      	beq.n	8002930 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 800292c:	f000 f9c8 	bl	8002cc0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002930:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002934:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8002936:	f107 0308 	add.w	r3, r7, #8
 800293a:	4619      	mov	r1, r3
 800293c:	480c      	ldr	r0, [pc, #48]	; (8002970 <MX_TIM2_Init+0x94>)
 800293e:	f006 fc2f 	bl	80091a0 <HAL_TIM_ConfigClockSource>
 8002942:	4603      	mov	r3, r0
 8002944:	2b00      	cmp	r3, #0
 8002946:	d001      	beq.n	800294c <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8002948:	f000 f9ba 	bl	8002cc0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 800294c:	2320      	movs	r3, #32
 800294e:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_ENABLE;
 8002950:	2380      	movs	r3, #128	; 0x80
 8002952:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8002954:	463b      	mov	r3, r7
 8002956:	4619      	mov	r1, r3
 8002958:	4805      	ldr	r0, [pc, #20]	; (8002970 <MX_TIM2_Init+0x94>)
 800295a:	f006 fef1 	bl	8009740 <HAL_TIMEx_MasterConfigSynchronization>
 800295e:	4603      	mov	r3, r0
 8002960:	2b00      	cmp	r3, #0
 8002962:	d001      	beq.n	8002968 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 8002964:	f000 f9ac 	bl	8002cc0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8002968:	bf00      	nop
 800296a:	3718      	adds	r7, #24
 800296c:	46bd      	mov	sp, r7
 800296e:	bd80      	pop	{r7, pc}
 8002970:	2000df7c 	.word	0x2000df7c

08002974 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8002974:	b580      	push	{r7, lr}
 8002976:	b086      	sub	sp, #24
 8002978:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800297a:	f107 0308 	add.w	r3, r7, #8
 800297e:	2200      	movs	r2, #0
 8002980:	601a      	str	r2, [r3, #0]
 8002982:	605a      	str	r2, [r3, #4]
 8002984:	609a      	str	r2, [r3, #8]
 8002986:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002988:	463b      	mov	r3, r7
 800298a:	2200      	movs	r2, #0
 800298c:	601a      	str	r2, [r3, #0]
 800298e:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8002990:	4b1d      	ldr	r3, [pc, #116]	; (8002a08 <MX_TIM3_Init+0x94>)
 8002992:	4a1e      	ldr	r2, [pc, #120]	; (8002a0c <MX_TIM3_Init+0x98>)
 8002994:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 719;
 8002996:	4b1c      	ldr	r3, [pc, #112]	; (8002a08 <MX_TIM3_Init+0x94>)
 8002998:	f240 22cf 	movw	r2, #719	; 0x2cf
 800299c:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 800299e:	4b1a      	ldr	r3, [pc, #104]	; (8002a08 <MX_TIM3_Init+0x94>)
 80029a0:	2200      	movs	r2, #0
 80029a2:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 49;
 80029a4:	4b18      	ldr	r3, [pc, #96]	; (8002a08 <MX_TIM3_Init+0x94>)
 80029a6:	2231      	movs	r2, #49	; 0x31
 80029a8:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80029aa:	4b17      	ldr	r3, [pc, #92]	; (8002a08 <MX_TIM3_Init+0x94>)
 80029ac:	2200      	movs	r2, #0
 80029ae:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80029b0:	4b15      	ldr	r3, [pc, #84]	; (8002a08 <MX_TIM3_Init+0x94>)
 80029b2:	2200      	movs	r2, #0
 80029b4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 80029b6:	4814      	ldr	r0, [pc, #80]	; (8002a08 <MX_TIM3_Init+0x94>)
 80029b8:	f006 f9bc 	bl	8008d34 <HAL_TIM_Base_Init>
 80029bc:	4603      	mov	r3, r0
 80029be:	2b00      	cmp	r3, #0
 80029c0:	d001      	beq.n	80029c6 <MX_TIM3_Init+0x52>
  {
    Error_Handler();
 80029c2:	f000 f97d 	bl	8002cc0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80029c6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80029ca:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 80029cc:	f107 0308 	add.w	r3, r7, #8
 80029d0:	4619      	mov	r1, r3
 80029d2:	480d      	ldr	r0, [pc, #52]	; (8002a08 <MX_TIM3_Init+0x94>)
 80029d4:	f006 fbe4 	bl	80091a0 <HAL_TIM_ConfigClockSource>
 80029d8:	4603      	mov	r3, r0
 80029da:	2b00      	cmp	r3, #0
 80029dc:	d001      	beq.n	80029e2 <MX_TIM3_Init+0x6e>
  {
    Error_Handler();
 80029de:	f000 f96f 	bl	8002cc0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80029e2:	2300      	movs	r3, #0
 80029e4:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80029e6:	2300      	movs	r3, #0
 80029e8:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80029ea:	463b      	mov	r3, r7
 80029ec:	4619      	mov	r1, r3
 80029ee:	4806      	ldr	r0, [pc, #24]	; (8002a08 <MX_TIM3_Init+0x94>)
 80029f0:	f006 fea6 	bl	8009740 <HAL_TIMEx_MasterConfigSynchronization>
 80029f4:	4603      	mov	r3, r0
 80029f6:	2b00      	cmp	r3, #0
 80029f8:	d001      	beq.n	80029fe <MX_TIM3_Init+0x8a>
  {
    Error_Handler();
 80029fa:	f000 f961 	bl	8002cc0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 80029fe:	bf00      	nop
 8002a00:	3718      	adds	r7, #24
 8002a02:	46bd      	mov	sp, r7
 8002a04:	bd80      	pop	{r7, pc}
 8002a06:	bf00      	nop
 8002a08:	2000dfc4 	.word	0x2000dfc4
 8002a0c:	40000400 	.word	0x40000400

08002a10 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8002a10:	b580      	push	{r7, lr}
 8002a12:	b088      	sub	sp, #32
 8002a14:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 8002a16:	f107 030c 	add.w	r3, r7, #12
 8002a1a:	2200      	movs	r2, #0
 8002a1c:	601a      	str	r2, [r3, #0]
 8002a1e:	605a      	str	r2, [r3, #4]
 8002a20:	609a      	str	r2, [r3, #8]
 8002a22:	60da      	str	r2, [r3, #12]
 8002a24:	611a      	str	r2, [r3, #16]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002a26:	1d3b      	adds	r3, r7, #4
 8002a28:	2200      	movs	r2, #0
 8002a2a:	601a      	str	r2, [r3, #0]
 8002a2c:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8002a2e:	4b1e      	ldr	r3, [pc, #120]	; (8002aa8 <MX_TIM4_Init+0x98>)
 8002a30:	4a1e      	ldr	r2, [pc, #120]	; (8002aac <MX_TIM4_Init+0x9c>)
 8002a32:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 8002a34:	4b1c      	ldr	r3, [pc, #112]	; (8002aa8 <MX_TIM4_Init+0x98>)
 8002a36:	2200      	movs	r2, #0
 8002a38:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002a3a:	4b1b      	ldr	r3, [pc, #108]	; (8002aa8 <MX_TIM4_Init+0x98>)
 8002a3c:	2200      	movs	r2, #0
 8002a3e:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 499;
 8002a40:	4b19      	ldr	r3, [pc, #100]	; (8002aa8 <MX_TIM4_Init+0x98>)
 8002a42:	f240 12f3 	movw	r2, #499	; 0x1f3
 8002a46:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002a48:	4b17      	ldr	r3, [pc, #92]	; (8002aa8 <MX_TIM4_Init+0x98>)
 8002a4a:	2200      	movs	r2, #0
 8002a4c:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002a4e:	4b16      	ldr	r3, [pc, #88]	; (8002aa8 <MX_TIM4_Init+0x98>)
 8002a50:	2200      	movs	r2, #0
 8002a52:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8002a54:	4814      	ldr	r0, [pc, #80]	; (8002aa8 <MX_TIM4_Init+0x98>)
 8002a56:	f006 f96d 	bl	8008d34 <HAL_TIM_Base_Init>
 8002a5a:	4603      	mov	r3, r0
 8002a5c:	2b00      	cmp	r3, #0
 8002a5e:	d001      	beq.n	8002a64 <MX_TIM4_Init+0x54>
  {
    Error_Handler();
 8002a60:	f000 f92e 	bl	8002cc0 <Error_Handler>
  }
  sSlaveConfig.SlaveMode = TIM_SLAVEMODE_GATED;
 8002a64:	2305      	movs	r3, #5
 8002a66:	60fb      	str	r3, [r7, #12]
  sSlaveConfig.InputTrigger = TIM_TS_ITR1;
 8002a68:	2310      	movs	r3, #16
 8002a6a:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_SlaveConfigSynchro(&htim4, &sSlaveConfig) != HAL_OK)
 8002a6c:	f107 030c 	add.w	r3, r7, #12
 8002a70:	4619      	mov	r1, r3
 8002a72:	480d      	ldr	r0, [pc, #52]	; (8002aa8 <MX_TIM4_Init+0x98>)
 8002a74:	f006 fc5b 	bl	800932e <HAL_TIM_SlaveConfigSynchro>
 8002a78:	4603      	mov	r3, r0
 8002a7a:	2b00      	cmp	r3, #0
 8002a7c:	d001      	beq.n	8002a82 <MX_TIM4_Init+0x72>
  {
    Error_Handler();
 8002a7e:	f000 f91f 	bl	8002cc0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002a82:	2300      	movs	r3, #0
 8002a84:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002a86:	2300      	movs	r3, #0
 8002a88:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8002a8a:	1d3b      	adds	r3, r7, #4
 8002a8c:	4619      	mov	r1, r3
 8002a8e:	4806      	ldr	r0, [pc, #24]	; (8002aa8 <MX_TIM4_Init+0x98>)
 8002a90:	f006 fe56 	bl	8009740 <HAL_TIMEx_MasterConfigSynchronization>
 8002a94:	4603      	mov	r3, r0
 8002a96:	2b00      	cmp	r3, #0
 8002a98:	d001      	beq.n	8002a9e <MX_TIM4_Init+0x8e>
  {
    Error_Handler();
 8002a9a:	f000 f911 	bl	8002cc0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 8002a9e:	bf00      	nop
 8002aa0:	3720      	adds	r7, #32
 8002aa2:	46bd      	mov	sp, r7
 8002aa4:	bd80      	pop	{r7, pc}
 8002aa6:	bf00      	nop
 8002aa8:	2000e00c 	.word	0x2000e00c
 8002aac:	40000800 	.word	0x40000800

08002ab0 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8002ab0:	b580      	push	{r7, lr}
 8002ab2:	b082      	sub	sp, #8
 8002ab4:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8002ab6:	4b1a      	ldr	r3, [pc, #104]	; (8002b20 <MX_DMA_Init+0x70>)
 8002ab8:	695b      	ldr	r3, [r3, #20]
 8002aba:	4a19      	ldr	r2, [pc, #100]	; (8002b20 <MX_DMA_Init+0x70>)
 8002abc:	f043 0301 	orr.w	r3, r3, #1
 8002ac0:	6153      	str	r3, [r2, #20]
 8002ac2:	4b17      	ldr	r3, [pc, #92]	; (8002b20 <MX_DMA_Init+0x70>)
 8002ac4:	695b      	ldr	r3, [r3, #20]
 8002ac6:	f003 0301 	and.w	r3, r3, #1
 8002aca:	607b      	str	r3, [r7, #4]
 8002acc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA2_CLK_ENABLE();
 8002ace:	4b14      	ldr	r3, [pc, #80]	; (8002b20 <MX_DMA_Init+0x70>)
 8002ad0:	695b      	ldr	r3, [r3, #20]
 8002ad2:	4a13      	ldr	r2, [pc, #76]	; (8002b20 <MX_DMA_Init+0x70>)
 8002ad4:	f043 0302 	orr.w	r3, r3, #2
 8002ad8:	6153      	str	r3, [r2, #20]
 8002ada:	4b11      	ldr	r3, [pc, #68]	; (8002b20 <MX_DMA_Init+0x70>)
 8002adc:	695b      	ldr	r3, [r3, #20]
 8002ade:	f003 0302 	and.w	r3, r3, #2
 8002ae2:	603b      	str	r3, [r7, #0]
 8002ae4:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8002ae6:	2200      	movs	r2, #0
 8002ae8:	2100      	movs	r1, #0
 8002aea:	200b      	movs	r0, #11
 8002aec:	f001 f9ed 	bl	8003eca <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8002af0:	200b      	movs	r0, #11
 8002af2:	f001 fa06 	bl	8003f02 <HAL_NVIC_EnableIRQ>
  /* DMA2_Channel3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Channel3_IRQn, 0, 0);
 8002af6:	2200      	movs	r2, #0
 8002af8:	2100      	movs	r1, #0
 8002afa:	203a      	movs	r0, #58	; 0x3a
 8002afc:	f001 f9e5 	bl	8003eca <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Channel3_IRQn);
 8002b00:	203a      	movs	r0, #58	; 0x3a
 8002b02:	f001 f9fe 	bl	8003f02 <HAL_NVIC_EnableIRQ>
  /* DMA2_Channel4_5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Channel4_5_IRQn, 0, 0);
 8002b06:	2200      	movs	r2, #0
 8002b08:	2100      	movs	r1, #0
 8002b0a:	203b      	movs	r0, #59	; 0x3b
 8002b0c:	f001 f9dd 	bl	8003eca <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Channel4_5_IRQn);
 8002b10:	203b      	movs	r0, #59	; 0x3b
 8002b12:	f001 f9f6 	bl	8003f02 <HAL_NVIC_EnableIRQ>

}
 8002b16:	bf00      	nop
 8002b18:	3708      	adds	r7, #8
 8002b1a:	46bd      	mov	sp, r7
 8002b1c:	bd80      	pop	{r7, pc}
 8002b1e:	bf00      	nop
 8002b20:	40021000 	.word	0x40021000

08002b24 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002b24:	b580      	push	{r7, lr}
 8002b26:	b08a      	sub	sp, #40	; 0x28
 8002b28:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002b2a:	f107 0318 	add.w	r3, r7, #24
 8002b2e:	2200      	movs	r2, #0
 8002b30:	601a      	str	r2, [r3, #0]
 8002b32:	605a      	str	r2, [r3, #4]
 8002b34:	609a      	str	r2, [r3, #8]
 8002b36:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8002b38:	4b5c      	ldr	r3, [pc, #368]	; (8002cac <MX_GPIO_Init+0x188>)
 8002b3a:	699b      	ldr	r3, [r3, #24]
 8002b3c:	4a5b      	ldr	r2, [pc, #364]	; (8002cac <MX_GPIO_Init+0x188>)
 8002b3e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002b42:	6193      	str	r3, [r2, #24]
 8002b44:	4b59      	ldr	r3, [pc, #356]	; (8002cac <MX_GPIO_Init+0x188>)
 8002b46:	699b      	ldr	r3, [r3, #24]
 8002b48:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002b4c:	617b      	str	r3, [r7, #20]
 8002b4e:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002b50:	4b56      	ldr	r3, [pc, #344]	; (8002cac <MX_GPIO_Init+0x188>)
 8002b52:	699b      	ldr	r3, [r3, #24]
 8002b54:	4a55      	ldr	r2, [pc, #340]	; (8002cac <MX_GPIO_Init+0x188>)
 8002b56:	f043 0310 	orr.w	r3, r3, #16
 8002b5a:	6193      	str	r3, [r2, #24]
 8002b5c:	4b53      	ldr	r3, [pc, #332]	; (8002cac <MX_GPIO_Init+0x188>)
 8002b5e:	699b      	ldr	r3, [r3, #24]
 8002b60:	f003 0310 	and.w	r3, r3, #16
 8002b64:	613b      	str	r3, [r7, #16]
 8002b66:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002b68:	4b50      	ldr	r3, [pc, #320]	; (8002cac <MX_GPIO_Init+0x188>)
 8002b6a:	699b      	ldr	r3, [r3, #24]
 8002b6c:	4a4f      	ldr	r2, [pc, #316]	; (8002cac <MX_GPIO_Init+0x188>)
 8002b6e:	f043 0304 	orr.w	r3, r3, #4
 8002b72:	6193      	str	r3, [r2, #24]
 8002b74:	4b4d      	ldr	r3, [pc, #308]	; (8002cac <MX_GPIO_Init+0x188>)
 8002b76:	699b      	ldr	r3, [r3, #24]
 8002b78:	f003 0304 	and.w	r3, r3, #4
 8002b7c:	60fb      	str	r3, [r7, #12]
 8002b7e:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002b80:	4b4a      	ldr	r3, [pc, #296]	; (8002cac <MX_GPIO_Init+0x188>)
 8002b82:	699b      	ldr	r3, [r3, #24]
 8002b84:	4a49      	ldr	r2, [pc, #292]	; (8002cac <MX_GPIO_Init+0x188>)
 8002b86:	f043 0308 	orr.w	r3, r3, #8
 8002b8a:	6193      	str	r3, [r2, #24]
 8002b8c:	4b47      	ldr	r3, [pc, #284]	; (8002cac <MX_GPIO_Init+0x188>)
 8002b8e:	699b      	ldr	r3, [r3, #24]
 8002b90:	f003 0308 	and.w	r3, r3, #8
 8002b94:	60bb      	str	r3, [r7, #8]
 8002b96:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8002b98:	4b44      	ldr	r3, [pc, #272]	; (8002cac <MX_GPIO_Init+0x188>)
 8002b9a:	699b      	ldr	r3, [r3, #24]
 8002b9c:	4a43      	ldr	r2, [pc, #268]	; (8002cac <MX_GPIO_Init+0x188>)
 8002b9e:	f043 0320 	orr.w	r3, r3, #32
 8002ba2:	6193      	str	r3, [r2, #24]
 8002ba4:	4b41      	ldr	r3, [pc, #260]	; (8002cac <MX_GPIO_Init+0x188>)
 8002ba6:	699b      	ldr	r3, [r3, #24]
 8002ba8:	f003 0320 	and.w	r3, r3, #32
 8002bac:	607b      	str	r3, [r7, #4]
 8002bae:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|T_CLK_Pin
 8002bb0:	2200      	movs	r2, #0
 8002bb2:	f64f 0170 	movw	r1, #63600	; 0xf870
 8002bb6:	483e      	ldr	r0, [pc, #248]	; (8002cb0 <MX_GPIO_Init+0x18c>)
 8002bb8:	f002 f945 	bl	8004e46 <HAL_GPIO_WritePin>
                          |T_CS_Pin|T_DIN_Pin|T_DO_Pin|T_IRQ_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13|LED_Pin, GPIO_PIN_RESET);
 8002bbc:	2200      	movs	r2, #0
 8002bbe:	f44f 5102 	mov.w	r1, #8320	; 0x2080
 8002bc2:	483c      	ldr	r0, [pc, #240]	; (8002cb4 <MX_GPIO_Init+0x190>)
 8002bc4:	f002 f93f 	bl	8004e46 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LCD_DC_Pin|LCD_CS_Pin|LCD_RST_Pin, GPIO_PIN_RESET);
 8002bc8:	2200      	movs	r2, #0
 8002bca:	f44f 51e0 	mov.w	r1, #7168	; 0x1c00
 8002bce:	483a      	ldr	r0, [pc, #232]	; (8002cb8 <MX_GPIO_Init+0x194>)
 8002bd0:	f002 f939 	bl	8004e46 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PE2 PE3 PE0 PE1 */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_0|GPIO_PIN_1;
 8002bd4:	230f      	movs	r3, #15
 8002bd6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 8002bd8:	4b38      	ldr	r3, [pc, #224]	; (8002cbc <MX_GPIO_Init+0x198>)
 8002bda:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8002bdc:	2302      	movs	r3, #2
 8002bde:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002be0:	f107 0318 	add.w	r3, r7, #24
 8002be4:	4619      	mov	r1, r3
 8002be6:	4832      	ldr	r0, [pc, #200]	; (8002cb0 <MX_GPIO_Init+0x18c>)
 8002be8:	f001 ff82 	bl	8004af0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PE4 PE5 PE6 T_CLK_Pin
                           T_CS_Pin T_DIN_Pin T_DO_Pin T_IRQ_Pin */
  GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|T_CLK_Pin
 8002bec:	f64f 0370 	movw	r3, #63600	; 0xf870
 8002bf0:	61bb      	str	r3, [r7, #24]
                          |T_CS_Pin|T_DIN_Pin|T_DO_Pin|T_IRQ_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002bf2:	2301      	movs	r3, #1
 8002bf4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002bf6:	2300      	movs	r3, #0
 8002bf8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002bfa:	2302      	movs	r3, #2
 8002bfc:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002bfe:	f107 0318 	add.w	r3, r7, #24
 8002c02:	4619      	mov	r1, r3
 8002c04:	482a      	ldr	r0, [pc, #168]	; (8002cb0 <MX_GPIO_Init+0x18c>)
 8002c06:	f001 ff73 	bl	8004af0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 8002c0a:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002c0e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002c10:	2301      	movs	r3, #1
 8002c12:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c14:	2300      	movs	r3, #0
 8002c16:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002c18:	2302      	movs	r3, #2
 8002c1a:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002c1c:	f107 0318 	add.w	r3, r7, #24
 8002c20:	4619      	mov	r1, r3
 8002c22:	4824      	ldr	r0, [pc, #144]	; (8002cb4 <MX_GPIO_Init+0x190>)
 8002c24:	f001 ff64 	bl	8004af0 <HAL_GPIO_Init>

  /*Configure GPIO pins : LCD_DC_Pin LCD_CS_Pin LCD_RST_Pin */
  GPIO_InitStruct.Pin = LCD_DC_Pin|LCD_CS_Pin|LCD_RST_Pin;
 8002c28:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 8002c2c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002c2e:	2301      	movs	r3, #1
 8002c30:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c32:	2300      	movs	r3, #0
 8002c34:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002c36:	2302      	movs	r3, #2
 8002c38:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002c3a:	f107 0318 	add.w	r3, r7, #24
 8002c3e:	4619      	mov	r1, r3
 8002c40:	481d      	ldr	r0, [pc, #116]	; (8002cb8 <MX_GPIO_Init+0x194>)
 8002c42:	f001 ff55 	bl	8004af0 <HAL_GPIO_Init>

  /*Configure GPIO pin : LED_Pin */
  GPIO_InitStruct.Pin = LED_Pin;
 8002c46:	2380      	movs	r3, #128	; 0x80
 8002c48:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002c4a:	2301      	movs	r3, #1
 8002c4c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c4e:	2300      	movs	r3, #0
 8002c50:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002c52:	2303      	movs	r3, #3
 8002c54:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 8002c56:	f107 0318 	add.w	r3, r7, #24
 8002c5a:	4619      	mov	r1, r3
 8002c5c:	4815      	ldr	r0, [pc, #84]	; (8002cb4 <MX_GPIO_Init+0x190>)
 8002c5e:	f001 ff47 	bl	8004af0 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_IRQn, 0, 0);
 8002c62:	2200      	movs	r2, #0
 8002c64:	2100      	movs	r1, #0
 8002c66:	2006      	movs	r0, #6
 8002c68:	f001 f92f 	bl	8003eca <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 8002c6c:	2006      	movs	r0, #6
 8002c6e:	f001 f948 	bl	8003f02 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI1_IRQn, 0, 0);
 8002c72:	2200      	movs	r2, #0
 8002c74:	2100      	movs	r1, #0
 8002c76:	2007      	movs	r0, #7
 8002c78:	f001 f927 	bl	8003eca <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI1_IRQn);
 8002c7c:	2007      	movs	r0, #7
 8002c7e:	f001 f940 	bl	8003f02 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI2_IRQn, 0, 0);
 8002c82:	2200      	movs	r2, #0
 8002c84:	2100      	movs	r1, #0
 8002c86:	2008      	movs	r0, #8
 8002c88:	f001 f91f 	bl	8003eca <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI2_IRQn);
 8002c8c:	2008      	movs	r0, #8
 8002c8e:	f001 f938 	bl	8003f02 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI3_IRQn, 0, 0);
 8002c92:	2200      	movs	r2, #0
 8002c94:	2100      	movs	r1, #0
 8002c96:	2009      	movs	r0, #9
 8002c98:	f001 f917 	bl	8003eca <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI3_IRQn);
 8002c9c:	2009      	movs	r0, #9
 8002c9e:	f001 f930 	bl	8003f02 <HAL_NVIC_EnableIRQ>

}
 8002ca2:	bf00      	nop
 8002ca4:	3728      	adds	r7, #40	; 0x28
 8002ca6:	46bd      	mov	sp, r7
 8002ca8:	bd80      	pop	{r7, pc}
 8002caa:	bf00      	nop
 8002cac:	40021000 	.word	0x40021000
 8002cb0:	40011800 	.word	0x40011800
 8002cb4:	40011000 	.word	0x40011000
 8002cb8:	40010c00 	.word	0x40010c00
 8002cbc:	10310000 	.word	0x10310000

08002cc0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002cc0:	b480      	push	{r7}
 8002cc2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002cc4:	b672      	cpsid	i
}
 8002cc6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 8002cc8:	e7fe      	b.n	8002cc8 <Error_Handler+0x8>
	...

08002ccc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002ccc:	b480      	push	{r7}
 8002cce:	b083      	sub	sp, #12
 8002cd0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8002cd2:	4b0e      	ldr	r3, [pc, #56]	; (8002d0c <HAL_MspInit+0x40>)
 8002cd4:	699b      	ldr	r3, [r3, #24]
 8002cd6:	4a0d      	ldr	r2, [pc, #52]	; (8002d0c <HAL_MspInit+0x40>)
 8002cd8:	f043 0301 	orr.w	r3, r3, #1
 8002cdc:	6193      	str	r3, [r2, #24]
 8002cde:	4b0b      	ldr	r3, [pc, #44]	; (8002d0c <HAL_MspInit+0x40>)
 8002ce0:	699b      	ldr	r3, [r3, #24]
 8002ce2:	f003 0301 	and.w	r3, r3, #1
 8002ce6:	607b      	str	r3, [r7, #4]
 8002ce8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002cea:	4b08      	ldr	r3, [pc, #32]	; (8002d0c <HAL_MspInit+0x40>)
 8002cec:	69db      	ldr	r3, [r3, #28]
 8002cee:	4a07      	ldr	r2, [pc, #28]	; (8002d0c <HAL_MspInit+0x40>)
 8002cf0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002cf4:	61d3      	str	r3, [r2, #28]
 8002cf6:	4b05      	ldr	r3, [pc, #20]	; (8002d0c <HAL_MspInit+0x40>)
 8002cf8:	69db      	ldr	r3, [r3, #28]
 8002cfa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002cfe:	603b      	str	r3, [r7, #0]
 8002d00:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002d02:	bf00      	nop
 8002d04:	370c      	adds	r7, #12
 8002d06:	46bd      	mov	sp, r7
 8002d08:	bc80      	pop	{r7}
 8002d0a:	4770      	bx	lr
 8002d0c:	40021000 	.word	0x40021000

08002d10 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8002d10:	b580      	push	{r7, lr}
 8002d12:	b088      	sub	sp, #32
 8002d14:	af00      	add	r7, sp, #0
 8002d16:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002d18:	f107 0310 	add.w	r3, r7, #16
 8002d1c:	2200      	movs	r2, #0
 8002d1e:	601a      	str	r2, [r3, #0]
 8002d20:	605a      	str	r2, [r3, #4]
 8002d22:	609a      	str	r2, [r3, #8]
 8002d24:	60da      	str	r2, [r3, #12]
  if(hadc->Instance==ADC1)
 8002d26:	687b      	ldr	r3, [r7, #4]
 8002d28:	681b      	ldr	r3, [r3, #0]
 8002d2a:	4a28      	ldr	r2, [pc, #160]	; (8002dcc <HAL_ADC_MspInit+0xbc>)
 8002d2c:	4293      	cmp	r3, r2
 8002d2e:	d149      	bne.n	8002dc4 <HAL_ADC_MspInit+0xb4>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8002d30:	4b27      	ldr	r3, [pc, #156]	; (8002dd0 <HAL_ADC_MspInit+0xc0>)
 8002d32:	699b      	ldr	r3, [r3, #24]
 8002d34:	4a26      	ldr	r2, [pc, #152]	; (8002dd0 <HAL_ADC_MspInit+0xc0>)
 8002d36:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002d3a:	6193      	str	r3, [r2, #24]
 8002d3c:	4b24      	ldr	r3, [pc, #144]	; (8002dd0 <HAL_ADC_MspInit+0xc0>)
 8002d3e:	699b      	ldr	r3, [r3, #24]
 8002d40:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002d44:	60fb      	str	r3, [r7, #12]
 8002d46:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002d48:	4b21      	ldr	r3, [pc, #132]	; (8002dd0 <HAL_ADC_MspInit+0xc0>)
 8002d4a:	699b      	ldr	r3, [r3, #24]
 8002d4c:	4a20      	ldr	r2, [pc, #128]	; (8002dd0 <HAL_ADC_MspInit+0xc0>)
 8002d4e:	f043 0304 	orr.w	r3, r3, #4
 8002d52:	6193      	str	r3, [r2, #24]
 8002d54:	4b1e      	ldr	r3, [pc, #120]	; (8002dd0 <HAL_ADC_MspInit+0xc0>)
 8002d56:	699b      	ldr	r3, [r3, #24]
 8002d58:	f003 0304 	and.w	r3, r3, #4
 8002d5c:	60bb      	str	r3, [r7, #8]
 8002d5e:	68bb      	ldr	r3, [r7, #8]
    PA0-WKUP     ------> ADC1_IN0
    PA1     ------> ADC1_IN1
    PA2     ------> ADC1_IN2
    PA3     ------> ADC1_IN3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3;
 8002d60:	230f      	movs	r3, #15
 8002d62:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002d64:	2303      	movs	r3, #3
 8002d66:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002d68:	f107 0310 	add.w	r3, r7, #16
 8002d6c:	4619      	mov	r1, r3
 8002d6e:	4819      	ldr	r0, [pc, #100]	; (8002dd4 <HAL_ADC_MspInit+0xc4>)
 8002d70:	f001 febe 	bl	8004af0 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 8002d74:	4b18      	ldr	r3, [pc, #96]	; (8002dd8 <HAL_ADC_MspInit+0xc8>)
 8002d76:	4a19      	ldr	r2, [pc, #100]	; (8002ddc <HAL_ADC_MspInit+0xcc>)
 8002d78:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002d7a:	4b17      	ldr	r3, [pc, #92]	; (8002dd8 <HAL_ADC_MspInit+0xc8>)
 8002d7c:	2200      	movs	r2, #0
 8002d7e:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8002d80:	4b15      	ldr	r3, [pc, #84]	; (8002dd8 <HAL_ADC_MspInit+0xc8>)
 8002d82:	2200      	movs	r2, #0
 8002d84:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8002d86:	4b14      	ldr	r3, [pc, #80]	; (8002dd8 <HAL_ADC_MspInit+0xc8>)
 8002d88:	2280      	movs	r2, #128	; 0x80
 8002d8a:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8002d8c:	4b12      	ldr	r3, [pc, #72]	; (8002dd8 <HAL_ADC_MspInit+0xc8>)
 8002d8e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002d92:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8002d94:	4b10      	ldr	r3, [pc, #64]	; (8002dd8 <HAL_ADC_MspInit+0xc8>)
 8002d96:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8002d9a:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8002d9c:	4b0e      	ldr	r3, [pc, #56]	; (8002dd8 <HAL_ADC_MspInit+0xc8>)
 8002d9e:	2220      	movs	r2, #32
 8002da0:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8002da2:	4b0d      	ldr	r3, [pc, #52]	; (8002dd8 <HAL_ADC_MspInit+0xc8>)
 8002da4:	2200      	movs	r2, #0
 8002da6:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8002da8:	480b      	ldr	r0, [pc, #44]	; (8002dd8 <HAL_ADC_MspInit+0xc8>)
 8002daa:	f001 fb25 	bl	80043f8 <HAL_DMA_Init>
 8002dae:	4603      	mov	r3, r0
 8002db0:	2b00      	cmp	r3, #0
 8002db2:	d001      	beq.n	8002db8 <HAL_ADC_MspInit+0xa8>
    {
      Error_Handler();
 8002db4:	f7ff ff84 	bl	8002cc0 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8002db8:	687b      	ldr	r3, [r7, #4]
 8002dba:	4a07      	ldr	r2, [pc, #28]	; (8002dd8 <HAL_ADC_MspInit+0xc8>)
 8002dbc:	621a      	str	r2, [r3, #32]
 8002dbe:	4a06      	ldr	r2, [pc, #24]	; (8002dd8 <HAL_ADC_MspInit+0xc8>)
 8002dc0:	687b      	ldr	r3, [r7, #4]
 8002dc2:	6253      	str	r3, [r2, #36]	; 0x24
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8002dc4:	bf00      	nop
 8002dc6:	3720      	adds	r7, #32
 8002dc8:	46bd      	mov	sp, r7
 8002dca:	bd80      	pop	{r7, pc}
 8002dcc:	40012400 	.word	0x40012400
 8002dd0:	40021000 	.word	0x40021000
 8002dd4:	40010800 	.word	0x40010800
 8002dd8:	2000dd6c 	.word	0x2000dd6c
 8002ddc:	40020008 	.word	0x40020008

08002de0 <HAL_DAC_MspInit>:
* This function configures the hardware resources used in this example
* @param hdac: DAC handle pointer
* @retval None
*/
void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
{
 8002de0:	b580      	push	{r7, lr}
 8002de2:	b088      	sub	sp, #32
 8002de4:	af00      	add	r7, sp, #0
 8002de6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002de8:	f107 0310 	add.w	r3, r7, #16
 8002dec:	2200      	movs	r2, #0
 8002dee:	601a      	str	r2, [r3, #0]
 8002df0:	605a      	str	r2, [r3, #4]
 8002df2:	609a      	str	r2, [r3, #8]
 8002df4:	60da      	str	r2, [r3, #12]
  if(hdac->Instance==DAC)
 8002df6:	687b      	ldr	r3, [r7, #4]
 8002df8:	681b      	ldr	r3, [r3, #0]
 8002dfa:	4a3d      	ldr	r2, [pc, #244]	; (8002ef0 <HAL_DAC_MspInit+0x110>)
 8002dfc:	4293      	cmp	r3, r2
 8002dfe:	d172      	bne.n	8002ee6 <HAL_DAC_MspInit+0x106>
  {
  /* USER CODE BEGIN DAC_MspInit 0 */

  /* USER CODE END DAC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DAC_CLK_ENABLE();
 8002e00:	4b3c      	ldr	r3, [pc, #240]	; (8002ef4 <HAL_DAC_MspInit+0x114>)
 8002e02:	69db      	ldr	r3, [r3, #28]
 8002e04:	4a3b      	ldr	r2, [pc, #236]	; (8002ef4 <HAL_DAC_MspInit+0x114>)
 8002e06:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8002e0a:	61d3      	str	r3, [r2, #28]
 8002e0c:	4b39      	ldr	r3, [pc, #228]	; (8002ef4 <HAL_DAC_MspInit+0x114>)
 8002e0e:	69db      	ldr	r3, [r3, #28]
 8002e10:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8002e14:	60fb      	str	r3, [r7, #12]
 8002e16:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002e18:	4b36      	ldr	r3, [pc, #216]	; (8002ef4 <HAL_DAC_MspInit+0x114>)
 8002e1a:	699b      	ldr	r3, [r3, #24]
 8002e1c:	4a35      	ldr	r2, [pc, #212]	; (8002ef4 <HAL_DAC_MspInit+0x114>)
 8002e1e:	f043 0304 	orr.w	r3, r3, #4
 8002e22:	6193      	str	r3, [r2, #24]
 8002e24:	4b33      	ldr	r3, [pc, #204]	; (8002ef4 <HAL_DAC_MspInit+0x114>)
 8002e26:	699b      	ldr	r3, [r3, #24]
 8002e28:	f003 0304 	and.w	r3, r3, #4
 8002e2c:	60bb      	str	r3, [r7, #8]
 8002e2e:	68bb      	ldr	r3, [r7, #8]
    /**DAC GPIO Configuration
    PA4     ------> DAC_OUT1
    PA5     ------> DAC_OUT2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 8002e30:	2330      	movs	r3, #48	; 0x30
 8002e32:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002e34:	2303      	movs	r3, #3
 8002e36:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002e38:	f107 0310 	add.w	r3, r7, #16
 8002e3c:	4619      	mov	r1, r3
 8002e3e:	482e      	ldr	r0, [pc, #184]	; (8002ef8 <HAL_DAC_MspInit+0x118>)
 8002e40:	f001 fe56 	bl	8004af0 <HAL_GPIO_Init>

    /* DAC DMA Init */
    /* DAC_CH1 Init */
    hdma_dac_ch1.Instance = DMA2_Channel3;
 8002e44:	4b2d      	ldr	r3, [pc, #180]	; (8002efc <HAL_DAC_MspInit+0x11c>)
 8002e46:	4a2e      	ldr	r2, [pc, #184]	; (8002f00 <HAL_DAC_MspInit+0x120>)
 8002e48:	601a      	str	r2, [r3, #0]
    hdma_dac_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002e4a:	4b2c      	ldr	r3, [pc, #176]	; (8002efc <HAL_DAC_MspInit+0x11c>)
 8002e4c:	2210      	movs	r2, #16
 8002e4e:	605a      	str	r2, [r3, #4]
    hdma_dac_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 8002e50:	4b2a      	ldr	r3, [pc, #168]	; (8002efc <HAL_DAC_MspInit+0x11c>)
 8002e52:	2200      	movs	r2, #0
 8002e54:	609a      	str	r2, [r3, #8]
    hdma_dac_ch1.Init.MemInc = DMA_MINC_ENABLE;
 8002e56:	4b29      	ldr	r3, [pc, #164]	; (8002efc <HAL_DAC_MspInit+0x11c>)
 8002e58:	2280      	movs	r2, #128	; 0x80
 8002e5a:	60da      	str	r2, [r3, #12]
    hdma_dac_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8002e5c:	4b27      	ldr	r3, [pc, #156]	; (8002efc <HAL_DAC_MspInit+0x11c>)
 8002e5e:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002e62:	611a      	str	r2, [r3, #16]
    hdma_dac_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8002e64:	4b25      	ldr	r3, [pc, #148]	; (8002efc <HAL_DAC_MspInit+0x11c>)
 8002e66:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002e6a:	615a      	str	r2, [r3, #20]
    hdma_dac_ch1.Init.Mode = DMA_CIRCULAR;
 8002e6c:	4b23      	ldr	r3, [pc, #140]	; (8002efc <HAL_DAC_MspInit+0x11c>)
 8002e6e:	2220      	movs	r2, #32
 8002e70:	619a      	str	r2, [r3, #24]
    hdma_dac_ch1.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 8002e72:	4b22      	ldr	r3, [pc, #136]	; (8002efc <HAL_DAC_MspInit+0x11c>)
 8002e74:	f44f 5240 	mov.w	r2, #12288	; 0x3000
 8002e78:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_dac_ch1) != HAL_OK)
 8002e7a:	4820      	ldr	r0, [pc, #128]	; (8002efc <HAL_DAC_MspInit+0x11c>)
 8002e7c:	f001 fabc 	bl	80043f8 <HAL_DMA_Init>
 8002e80:	4603      	mov	r3, r0
 8002e82:	2b00      	cmp	r3, #0
 8002e84:	d001      	beq.n	8002e8a <HAL_DAC_MspInit+0xaa>
    {
      Error_Handler();
 8002e86:	f7ff ff1b 	bl	8002cc0 <Error_Handler>
    }

    __HAL_LINKDMA(hdac,DMA_Handle1,hdma_dac_ch1);
 8002e8a:	687b      	ldr	r3, [r7, #4]
 8002e8c:	4a1b      	ldr	r2, [pc, #108]	; (8002efc <HAL_DAC_MspInit+0x11c>)
 8002e8e:	609a      	str	r2, [r3, #8]
 8002e90:	4a1a      	ldr	r2, [pc, #104]	; (8002efc <HAL_DAC_MspInit+0x11c>)
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	6253      	str	r3, [r2, #36]	; 0x24

    /* DAC_CH2 Init */
    hdma_dac_ch2.Instance = DMA2_Channel4;
 8002e96:	4b1b      	ldr	r3, [pc, #108]	; (8002f04 <HAL_DAC_MspInit+0x124>)
 8002e98:	4a1b      	ldr	r2, [pc, #108]	; (8002f08 <HAL_DAC_MspInit+0x128>)
 8002e9a:	601a      	str	r2, [r3, #0]
    hdma_dac_ch2.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002e9c:	4b19      	ldr	r3, [pc, #100]	; (8002f04 <HAL_DAC_MspInit+0x124>)
 8002e9e:	2210      	movs	r2, #16
 8002ea0:	605a      	str	r2, [r3, #4]
    hdma_dac_ch2.Init.PeriphInc = DMA_PINC_DISABLE;
 8002ea2:	4b18      	ldr	r3, [pc, #96]	; (8002f04 <HAL_DAC_MspInit+0x124>)
 8002ea4:	2200      	movs	r2, #0
 8002ea6:	609a      	str	r2, [r3, #8]
    hdma_dac_ch2.Init.MemInc = DMA_MINC_ENABLE;
 8002ea8:	4b16      	ldr	r3, [pc, #88]	; (8002f04 <HAL_DAC_MspInit+0x124>)
 8002eaa:	2280      	movs	r2, #128	; 0x80
 8002eac:	60da      	str	r2, [r3, #12]
    hdma_dac_ch2.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8002eae:	4b15      	ldr	r3, [pc, #84]	; (8002f04 <HAL_DAC_MspInit+0x124>)
 8002eb0:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002eb4:	611a      	str	r2, [r3, #16]
    hdma_dac_ch2.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8002eb6:	4b13      	ldr	r3, [pc, #76]	; (8002f04 <HAL_DAC_MspInit+0x124>)
 8002eb8:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002ebc:	615a      	str	r2, [r3, #20]
    hdma_dac_ch2.Init.Mode = DMA_CIRCULAR;
 8002ebe:	4b11      	ldr	r3, [pc, #68]	; (8002f04 <HAL_DAC_MspInit+0x124>)
 8002ec0:	2220      	movs	r2, #32
 8002ec2:	619a      	str	r2, [r3, #24]
    hdma_dac_ch2.Init.Priority = DMA_PRIORITY_LOW;
 8002ec4:	4b0f      	ldr	r3, [pc, #60]	; (8002f04 <HAL_DAC_MspInit+0x124>)
 8002ec6:	2200      	movs	r2, #0
 8002ec8:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_dac_ch2) != HAL_OK)
 8002eca:	480e      	ldr	r0, [pc, #56]	; (8002f04 <HAL_DAC_MspInit+0x124>)
 8002ecc:	f001 fa94 	bl	80043f8 <HAL_DMA_Init>
 8002ed0:	4603      	mov	r3, r0
 8002ed2:	2b00      	cmp	r3, #0
 8002ed4:	d001      	beq.n	8002eda <HAL_DAC_MspInit+0xfa>
    {
      Error_Handler();
 8002ed6:	f7ff fef3 	bl	8002cc0 <Error_Handler>
    }

    __HAL_LINKDMA(hdac,DMA_Handle2,hdma_dac_ch2);
 8002eda:	687b      	ldr	r3, [r7, #4]
 8002edc:	4a09      	ldr	r2, [pc, #36]	; (8002f04 <HAL_DAC_MspInit+0x124>)
 8002ede:	60da      	str	r2, [r3, #12]
 8002ee0:	4a08      	ldr	r2, [pc, #32]	; (8002f04 <HAL_DAC_MspInit+0x124>)
 8002ee2:	687b      	ldr	r3, [r7, #4]
 8002ee4:	6253      	str	r3, [r2, #36]	; 0x24
  /* USER CODE BEGIN DAC_MspInit 1 */

  /* USER CODE END DAC_MspInit 1 */
  }

}
 8002ee6:	bf00      	nop
 8002ee8:	3720      	adds	r7, #32
 8002eea:	46bd      	mov	sp, r7
 8002eec:	bd80      	pop	{r7, pc}
 8002eee:	bf00      	nop
 8002ef0:	40007400 	.word	0x40007400
 8002ef4:	40021000 	.word	0x40021000
 8002ef8:	40010800 	.word	0x40010800
 8002efc:	2000ddc4 	.word	0x2000ddc4
 8002f00:	40020430 	.word	0x40020430
 8002f04:	2000de08 	.word	0x2000de08
 8002f08:	40020444 	.word	0x40020444

08002f0c <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8002f0c:	b580      	push	{r7, lr}
 8002f0e:	b088      	sub	sp, #32
 8002f10:	af00      	add	r7, sp, #0
 8002f12:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002f14:	f107 0310 	add.w	r3, r7, #16
 8002f18:	2200      	movs	r2, #0
 8002f1a:	601a      	str	r2, [r3, #0]
 8002f1c:	605a      	str	r2, [r3, #4]
 8002f1e:	609a      	str	r2, [r3, #8]
 8002f20:	60da      	str	r2, [r3, #12]
  if(hi2c->Instance==I2C1)
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	681b      	ldr	r3, [r3, #0]
 8002f26:	4a15      	ldr	r2, [pc, #84]	; (8002f7c <HAL_I2C_MspInit+0x70>)
 8002f28:	4293      	cmp	r3, r2
 8002f2a:	d123      	bne.n	8002f74 <HAL_I2C_MspInit+0x68>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002f2c:	4b14      	ldr	r3, [pc, #80]	; (8002f80 <HAL_I2C_MspInit+0x74>)
 8002f2e:	699b      	ldr	r3, [r3, #24]
 8002f30:	4a13      	ldr	r2, [pc, #76]	; (8002f80 <HAL_I2C_MspInit+0x74>)
 8002f32:	f043 0308 	orr.w	r3, r3, #8
 8002f36:	6193      	str	r3, [r2, #24]
 8002f38:	4b11      	ldr	r3, [pc, #68]	; (8002f80 <HAL_I2C_MspInit+0x74>)
 8002f3a:	699b      	ldr	r3, [r3, #24]
 8002f3c:	f003 0308 	and.w	r3, r3, #8
 8002f40:	60fb      	str	r3, [r7, #12]
 8002f42:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8002f44:	23c0      	movs	r3, #192	; 0xc0
 8002f46:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002f48:	2312      	movs	r3, #18
 8002f4a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002f4c:	2303      	movs	r3, #3
 8002f4e:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002f50:	f107 0310 	add.w	r3, r7, #16
 8002f54:	4619      	mov	r1, r3
 8002f56:	480b      	ldr	r0, [pc, #44]	; (8002f84 <HAL_I2C_MspInit+0x78>)
 8002f58:	f001 fdca 	bl	8004af0 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8002f5c:	4b08      	ldr	r3, [pc, #32]	; (8002f80 <HAL_I2C_MspInit+0x74>)
 8002f5e:	69db      	ldr	r3, [r3, #28]
 8002f60:	4a07      	ldr	r2, [pc, #28]	; (8002f80 <HAL_I2C_MspInit+0x74>)
 8002f62:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8002f66:	61d3      	str	r3, [r2, #28]
 8002f68:	4b05      	ldr	r3, [pc, #20]	; (8002f80 <HAL_I2C_MspInit+0x74>)
 8002f6a:	69db      	ldr	r3, [r3, #28]
 8002f6c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002f70:	60bb      	str	r3, [r7, #8]
 8002f72:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8002f74:	bf00      	nop
 8002f76:	3720      	adds	r7, #32
 8002f78:	46bd      	mov	sp, r7
 8002f7a:	bd80      	pop	{r7, pc}
 8002f7c:	40005400 	.word	0x40005400
 8002f80:	40021000 	.word	0x40021000
 8002f84:	40010c00 	.word	0x40010c00

08002f88 <HAL_SD_MspInit>:
* This function configures the hardware resources used in this example
* @param hsd: SD handle pointer
* @retval None
*/
void HAL_SD_MspInit(SD_HandleTypeDef* hsd)
{
 8002f88:	b580      	push	{r7, lr}
 8002f8a:	b08a      	sub	sp, #40	; 0x28
 8002f8c:	af00      	add	r7, sp, #0
 8002f8e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002f90:	f107 0318 	add.w	r3, r7, #24
 8002f94:	2200      	movs	r2, #0
 8002f96:	601a      	str	r2, [r3, #0]
 8002f98:	605a      	str	r2, [r3, #4]
 8002f9a:	609a      	str	r2, [r3, #8]
 8002f9c:	60da      	str	r2, [r3, #12]
  if(hsd->Instance==SDIO)
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	681b      	ldr	r3, [r3, #0]
 8002fa2:	4a22      	ldr	r2, [pc, #136]	; (800302c <HAL_SD_MspInit+0xa4>)
 8002fa4:	4293      	cmp	r3, r2
 8002fa6:	d13c      	bne.n	8003022 <HAL_SD_MspInit+0x9a>
  {
  /* USER CODE BEGIN SDIO_MspInit 0 */

  /* USER CODE END SDIO_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SDIO_CLK_ENABLE();
 8002fa8:	4b21      	ldr	r3, [pc, #132]	; (8003030 <HAL_SD_MspInit+0xa8>)
 8002faa:	695b      	ldr	r3, [r3, #20]
 8002fac:	4a20      	ldr	r2, [pc, #128]	; (8003030 <HAL_SD_MspInit+0xa8>)
 8002fae:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002fb2:	6153      	str	r3, [r2, #20]
 8002fb4:	4b1e      	ldr	r3, [pc, #120]	; (8003030 <HAL_SD_MspInit+0xa8>)
 8002fb6:	695b      	ldr	r3, [r3, #20]
 8002fb8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002fbc:	617b      	str	r3, [r7, #20]
 8002fbe:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002fc0:	4b1b      	ldr	r3, [pc, #108]	; (8003030 <HAL_SD_MspInit+0xa8>)
 8002fc2:	699b      	ldr	r3, [r3, #24]
 8002fc4:	4a1a      	ldr	r2, [pc, #104]	; (8003030 <HAL_SD_MspInit+0xa8>)
 8002fc6:	f043 0310 	orr.w	r3, r3, #16
 8002fca:	6193      	str	r3, [r2, #24]
 8002fcc:	4b18      	ldr	r3, [pc, #96]	; (8003030 <HAL_SD_MspInit+0xa8>)
 8002fce:	699b      	ldr	r3, [r3, #24]
 8002fd0:	f003 0310 	and.w	r3, r3, #16
 8002fd4:	613b      	str	r3, [r7, #16]
 8002fd6:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8002fd8:	4b15      	ldr	r3, [pc, #84]	; (8003030 <HAL_SD_MspInit+0xa8>)
 8002fda:	699b      	ldr	r3, [r3, #24]
 8002fdc:	4a14      	ldr	r2, [pc, #80]	; (8003030 <HAL_SD_MspInit+0xa8>)
 8002fde:	f043 0320 	orr.w	r3, r3, #32
 8002fe2:	6193      	str	r3, [r2, #24]
 8002fe4:	4b12      	ldr	r3, [pc, #72]	; (8003030 <HAL_SD_MspInit+0xa8>)
 8002fe6:	699b      	ldr	r3, [r3, #24]
 8002fe8:	f003 0320 	and.w	r3, r3, #32
 8002fec:	60fb      	str	r3, [r7, #12]
 8002fee:	68fb      	ldr	r3, [r7, #12]
    PC10     ------> SDIO_D2
    PC11     ------> SDIO_D3
    PC12     ------> SDIO_CK
    PD2     ------> SDIO_CMD
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11
 8002ff0:	f44f 53f8 	mov.w	r3, #7936	; 0x1f00
 8002ff4:	61bb      	str	r3, [r7, #24]
                          |GPIO_PIN_12;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002ff6:	2302      	movs	r3, #2
 8002ff8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002ffa:	2303      	movs	r3, #3
 8002ffc:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002ffe:	f107 0318 	add.w	r3, r7, #24
 8003002:	4619      	mov	r1, r3
 8003004:	480b      	ldr	r0, [pc, #44]	; (8003034 <HAL_SD_MspInit+0xac>)
 8003006:	f001 fd73 	bl	8004af0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_2;
 800300a:	2304      	movs	r3, #4
 800300c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800300e:	2302      	movs	r3, #2
 8003010:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8003012:	2303      	movs	r3, #3
 8003014:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8003016:	f107 0318 	add.w	r3, r7, #24
 800301a:	4619      	mov	r1, r3
 800301c:	4806      	ldr	r0, [pc, #24]	; (8003038 <HAL_SD_MspInit+0xb0>)
 800301e:	f001 fd67 	bl	8004af0 <HAL_GPIO_Init>
  /* USER CODE BEGIN SDIO_MspInit 1 */

  /* USER CODE END SDIO_MspInit 1 */
  }

}
 8003022:	bf00      	nop
 8003024:	3728      	adds	r7, #40	; 0x28
 8003026:	46bd      	mov	sp, r7
 8003028:	bd80      	pop	{r7, pc}
 800302a:	bf00      	nop
 800302c:	40018000 	.word	0x40018000
 8003030:	40021000 	.word	0x40021000
 8003034:	40011000 	.word	0x40011000
 8003038:	40011400 	.word	0x40011400

0800303c <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 800303c:	b580      	push	{r7, lr}
 800303e:	b088      	sub	sp, #32
 8003040:	af00      	add	r7, sp, #0
 8003042:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003044:	f107 0310 	add.w	r3, r7, #16
 8003048:	2200      	movs	r2, #0
 800304a:	601a      	str	r2, [r3, #0]
 800304c:	605a      	str	r2, [r3, #4]
 800304e:	609a      	str	r2, [r3, #8]
 8003050:	60da      	str	r2, [r3, #12]
  if(hspi->Instance==SPI2)
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	681b      	ldr	r3, [r3, #0]
 8003056:	4a1c      	ldr	r2, [pc, #112]	; (80030c8 <HAL_SPI_MspInit+0x8c>)
 8003058:	4293      	cmp	r3, r2
 800305a:	d131      	bne.n	80030c0 <HAL_SPI_MspInit+0x84>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 800305c:	4b1b      	ldr	r3, [pc, #108]	; (80030cc <HAL_SPI_MspInit+0x90>)
 800305e:	69db      	ldr	r3, [r3, #28]
 8003060:	4a1a      	ldr	r2, [pc, #104]	; (80030cc <HAL_SPI_MspInit+0x90>)
 8003062:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003066:	61d3      	str	r3, [r2, #28]
 8003068:	4b18      	ldr	r3, [pc, #96]	; (80030cc <HAL_SPI_MspInit+0x90>)
 800306a:	69db      	ldr	r3, [r3, #28]
 800306c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003070:	60fb      	str	r3, [r7, #12]
 8003072:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003074:	4b15      	ldr	r3, [pc, #84]	; (80030cc <HAL_SPI_MspInit+0x90>)
 8003076:	699b      	ldr	r3, [r3, #24]
 8003078:	4a14      	ldr	r2, [pc, #80]	; (80030cc <HAL_SPI_MspInit+0x90>)
 800307a:	f043 0308 	orr.w	r3, r3, #8
 800307e:	6193      	str	r3, [r2, #24]
 8003080:	4b12      	ldr	r3, [pc, #72]	; (80030cc <HAL_SPI_MspInit+0x90>)
 8003082:	699b      	ldr	r3, [r3, #24]
 8003084:	f003 0308 	and.w	r3, r3, #8
 8003088:	60bb      	str	r3, [r7, #8]
 800308a:	68bb      	ldr	r3, [r7, #8]
    /**SPI2 GPIO Configuration
    PB13     ------> SPI2_SCK
    PB14     ------> SPI2_MISO
    PB15     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_15;
 800308c:	f44f 4320 	mov.w	r3, #40960	; 0xa000
 8003090:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003092:	2302      	movs	r3, #2
 8003094:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8003096:	2303      	movs	r3, #3
 8003098:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800309a:	f107 0310 	add.w	r3, r7, #16
 800309e:	4619      	mov	r1, r3
 80030a0:	480b      	ldr	r0, [pc, #44]	; (80030d0 <HAL_SPI_MspInit+0x94>)
 80030a2:	f001 fd25 	bl	8004af0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_14;
 80030a6:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80030aa:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80030ac:	2300      	movs	r3, #0
 80030ae:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80030b0:	2300      	movs	r3, #0
 80030b2:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80030b4:	f107 0310 	add.w	r3, r7, #16
 80030b8:	4619      	mov	r1, r3
 80030ba:	4805      	ldr	r0, [pc, #20]	; (80030d0 <HAL_SPI_MspInit+0x94>)
 80030bc:	f001 fd18 	bl	8004af0 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 80030c0:	bf00      	nop
 80030c2:	3720      	adds	r7, #32
 80030c4:	46bd      	mov	sp, r7
 80030c6:	bd80      	pop	{r7, pc}
 80030c8:	40003800 	.word	0x40003800
 80030cc:	40021000 	.word	0x40021000
 80030d0:	40010c00 	.word	0x40010c00

080030d4 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80030d4:	b580      	push	{r7, lr}
 80030d6:	b086      	sub	sp, #24
 80030d8:	af00      	add	r7, sp, #0
 80030da:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	681b      	ldr	r3, [r3, #0]
 80030e0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80030e4:	d10c      	bne.n	8003100 <HAL_TIM_Base_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80030e6:	4b22      	ldr	r3, [pc, #136]	; (8003170 <HAL_TIM_Base_MspInit+0x9c>)
 80030e8:	69db      	ldr	r3, [r3, #28]
 80030ea:	4a21      	ldr	r2, [pc, #132]	; (8003170 <HAL_TIM_Base_MspInit+0x9c>)
 80030ec:	f043 0301 	orr.w	r3, r3, #1
 80030f0:	61d3      	str	r3, [r2, #28]
 80030f2:	4b1f      	ldr	r3, [pc, #124]	; (8003170 <HAL_TIM_Base_MspInit+0x9c>)
 80030f4:	69db      	ldr	r3, [r3, #28]
 80030f6:	f003 0301 	and.w	r3, r3, #1
 80030fa:	617b      	str	r3, [r7, #20]
 80030fc:	697b      	ldr	r3, [r7, #20]
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 80030fe:	e032      	b.n	8003166 <HAL_TIM_Base_MspInit+0x92>
  else if(htim_base->Instance==TIM3)
 8003100:	687b      	ldr	r3, [r7, #4]
 8003102:	681b      	ldr	r3, [r3, #0]
 8003104:	4a1b      	ldr	r2, [pc, #108]	; (8003174 <HAL_TIM_Base_MspInit+0xa0>)
 8003106:	4293      	cmp	r3, r2
 8003108:	d114      	bne.n	8003134 <HAL_TIM_Base_MspInit+0x60>
    __HAL_RCC_TIM3_CLK_ENABLE();
 800310a:	4b19      	ldr	r3, [pc, #100]	; (8003170 <HAL_TIM_Base_MspInit+0x9c>)
 800310c:	69db      	ldr	r3, [r3, #28]
 800310e:	4a18      	ldr	r2, [pc, #96]	; (8003170 <HAL_TIM_Base_MspInit+0x9c>)
 8003110:	f043 0302 	orr.w	r3, r3, #2
 8003114:	61d3      	str	r3, [r2, #28]
 8003116:	4b16      	ldr	r3, [pc, #88]	; (8003170 <HAL_TIM_Base_MspInit+0x9c>)
 8003118:	69db      	ldr	r3, [r3, #28]
 800311a:	f003 0302 	and.w	r3, r3, #2
 800311e:	613b      	str	r3, [r7, #16]
 8003120:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8003122:	2200      	movs	r2, #0
 8003124:	2100      	movs	r1, #0
 8003126:	201d      	movs	r0, #29
 8003128:	f000 fecf 	bl	8003eca <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 800312c:	201d      	movs	r0, #29
 800312e:	f000 fee8 	bl	8003f02 <HAL_NVIC_EnableIRQ>
}
 8003132:	e018      	b.n	8003166 <HAL_TIM_Base_MspInit+0x92>
  else if(htim_base->Instance==TIM4)
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	681b      	ldr	r3, [r3, #0]
 8003138:	4a0f      	ldr	r2, [pc, #60]	; (8003178 <HAL_TIM_Base_MspInit+0xa4>)
 800313a:	4293      	cmp	r3, r2
 800313c:	d113      	bne.n	8003166 <HAL_TIM_Base_MspInit+0x92>
    __HAL_RCC_TIM4_CLK_ENABLE();
 800313e:	4b0c      	ldr	r3, [pc, #48]	; (8003170 <HAL_TIM_Base_MspInit+0x9c>)
 8003140:	69db      	ldr	r3, [r3, #28]
 8003142:	4a0b      	ldr	r2, [pc, #44]	; (8003170 <HAL_TIM_Base_MspInit+0x9c>)
 8003144:	f043 0304 	orr.w	r3, r3, #4
 8003148:	61d3      	str	r3, [r2, #28]
 800314a:	4b09      	ldr	r3, [pc, #36]	; (8003170 <HAL_TIM_Base_MspInit+0x9c>)
 800314c:	69db      	ldr	r3, [r3, #28]
 800314e:	f003 0304 	and.w	r3, r3, #4
 8003152:	60fb      	str	r3, [r7, #12]
 8003154:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 8003156:	2200      	movs	r2, #0
 8003158:	2100      	movs	r1, #0
 800315a:	201e      	movs	r0, #30
 800315c:	f000 feb5 	bl	8003eca <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8003160:	201e      	movs	r0, #30
 8003162:	f000 fece 	bl	8003f02 <HAL_NVIC_EnableIRQ>
}
 8003166:	bf00      	nop
 8003168:	3718      	adds	r7, #24
 800316a:	46bd      	mov	sp, r7
 800316c:	bd80      	pop	{r7, pc}
 800316e:	bf00      	nop
 8003170:	40021000 	.word	0x40021000
 8003174:	40000400 	.word	0x40000400
 8003178:	40000800 	.word	0x40000800

0800317c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800317c:	b480      	push	{r7}
 800317e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8003180:	e7fe      	b.n	8003180 <NMI_Handler+0x4>

08003182 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003182:	b480      	push	{r7}
 8003184:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003186:	e7fe      	b.n	8003186 <HardFault_Handler+0x4>

08003188 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003188:	b480      	push	{r7}
 800318a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800318c:	e7fe      	b.n	800318c <MemManage_Handler+0x4>

0800318e <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800318e:	b480      	push	{r7}
 8003190:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8003192:	e7fe      	b.n	8003192 <BusFault_Handler+0x4>

08003194 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8003194:	b480      	push	{r7}
 8003196:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8003198:	e7fe      	b.n	8003198 <UsageFault_Handler+0x4>

0800319a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800319a:	b480      	push	{r7}
 800319c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800319e:	bf00      	nop
 80031a0:	46bd      	mov	sp, r7
 80031a2:	bc80      	pop	{r7}
 80031a4:	4770      	bx	lr

080031a6 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80031a6:	b480      	push	{r7}
 80031a8:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80031aa:	bf00      	nop
 80031ac:	46bd      	mov	sp, r7
 80031ae:	bc80      	pop	{r7}
 80031b0:	4770      	bx	lr

080031b2 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80031b2:	b480      	push	{r7}
 80031b4:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80031b6:	bf00      	nop
 80031b8:	46bd      	mov	sp, r7
 80031ba:	bc80      	pop	{r7}
 80031bc:	4770      	bx	lr

080031be <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80031be:	b580      	push	{r7, lr}
 80031c0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80031c2:	f000 f98d 	bl	80034e0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80031c6:	bf00      	nop
 80031c8:	bd80      	pop	{r7, pc}

080031ca <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 80031ca:	b580      	push	{r7, lr}
 80031cc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_0);
 80031ce:	2001      	movs	r0, #1
 80031d0:	f001 fe52 	bl	8004e78 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 80031d4:	bf00      	nop
 80031d6:	bd80      	pop	{r7, pc}

080031d8 <EXTI1_IRQHandler>:

/**
  * @brief This function handles EXTI line1 interrupt.
  */
void EXTI1_IRQHandler(void)
{
 80031d8:	b580      	push	{r7, lr}
 80031da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI1_IRQn 0 */

  /* USER CODE END EXTI1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_1);
 80031dc:	2002      	movs	r0, #2
 80031de:	f001 fe4b 	bl	8004e78 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI1_IRQn 1 */

  /* USER CODE END EXTI1_IRQn 1 */
}
 80031e2:	bf00      	nop
 80031e4:	bd80      	pop	{r7, pc}

080031e6 <EXTI2_IRQHandler>:

/**
  * @brief This function handles EXTI line2 interrupt.
  */
void EXTI2_IRQHandler(void)
{
 80031e6:	b580      	push	{r7, lr}
 80031e8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI2_IRQn 0 */

  /* USER CODE END EXTI2_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_2);
 80031ea:	2004      	movs	r0, #4
 80031ec:	f001 fe44 	bl	8004e78 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI2_IRQn 1 */

  /* USER CODE END EXTI2_IRQn 1 */
}
 80031f0:	bf00      	nop
 80031f2:	bd80      	pop	{r7, pc}

080031f4 <EXTI3_IRQHandler>:

/**
  * @brief This function handles EXTI line3 interrupt.
  */
void EXTI3_IRQHandler(void)
{
 80031f4:	b580      	push	{r7, lr}
 80031f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI3_IRQn 0 */

  /* USER CODE END EXTI3_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_3);
 80031f8:	2008      	movs	r0, #8
 80031fa:	f001 fe3d 	bl	8004e78 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI3_IRQn 1 */

  /* USER CODE END EXTI3_IRQn 1 */
}
 80031fe:	bf00      	nop
 8003200:	bd80      	pop	{r7, pc}
	...

08003204 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8003204:	b580      	push	{r7, lr}
 8003206:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8003208:	4802      	ldr	r0, [pc, #8]	; (8003214 <DMA1_Channel1_IRQHandler+0x10>)
 800320a:	f001 fa07 	bl	800461c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 800320e:	bf00      	nop
 8003210:	bd80      	pop	{r7, pc}
 8003212:	bf00      	nop
 8003214:	2000dd6c 	.word	0x2000dd6c

08003218 <USB_LP_CAN1_RX0_IRQHandler>:

/**
  * @brief This function handles USB low priority or CAN RX0 interrupts.
  */
void USB_LP_CAN1_RX0_IRQHandler(void)
{
 8003218:	b580      	push	{r7, lr}
 800321a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_LP_CAN1_RX0_IRQn 0 */

  /* USER CODE END USB_LP_CAN1_RX0_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_FS);
 800321c:	4802      	ldr	r0, [pc, #8]	; (8003228 <USB_LP_CAN1_RX0_IRQHandler+0x10>)
 800321e:	f002 f8ac 	bl	800537a <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN USB_LP_CAN1_RX0_IRQn 1 */

  /* USER CODE END USB_LP_CAN1_RX0_IRQn 1 */
}
 8003222:	bf00      	nop
 8003224:	bd80      	pop	{r7, pc}
 8003226:	bf00      	nop
 8003228:	2000e9cc 	.word	0x2000e9cc

0800322c <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 800322c:	b580      	push	{r7, lr}
 800322e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8003230:	4802      	ldr	r0, [pc, #8]	; (800323c <TIM3_IRQHandler+0x10>)
 8003232:	f005 fead 	bl	8008f90 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8003236:	bf00      	nop
 8003238:	bd80      	pop	{r7, pc}
 800323a:	bf00      	nop
 800323c:	2000dfc4 	.word	0x2000dfc4

08003240 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 8003240:	b580      	push	{r7, lr}
 8003242:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 8003244:	4802      	ldr	r0, [pc, #8]	; (8003250 <TIM4_IRQHandler+0x10>)
 8003246:	f005 fea3 	bl	8008f90 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 800324a:	bf00      	nop
 800324c:	bd80      	pop	{r7, pc}
 800324e:	bf00      	nop
 8003250:	2000e00c 	.word	0x2000e00c

08003254 <DMA2_Channel3_IRQHandler>:

/**
  * @brief This function handles DMA2 channel3 global interrupt.
  */
void DMA2_Channel3_IRQHandler(void)
{
 8003254:	b580      	push	{r7, lr}
 8003256:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Channel3_IRQn 0 */

  /* USER CODE END DMA2_Channel3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_dac_ch1);
 8003258:	4802      	ldr	r0, [pc, #8]	; (8003264 <DMA2_Channel3_IRQHandler+0x10>)
 800325a:	f001 f9df 	bl	800461c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Channel3_IRQn 1 */

  /* USER CODE END DMA2_Channel3_IRQn 1 */
}
 800325e:	bf00      	nop
 8003260:	bd80      	pop	{r7, pc}
 8003262:	bf00      	nop
 8003264:	2000ddc4 	.word	0x2000ddc4

08003268 <DMA2_Channel4_5_IRQHandler>:

/**
  * @brief This function handles DMA2 channel4 and channel5 global interrupts.
  */
void DMA2_Channel4_5_IRQHandler(void)
{
 8003268:	b580      	push	{r7, lr}
 800326a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Channel4_5_IRQn 0 */

  /* USER CODE END DMA2_Channel4_5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_dac_ch2);
 800326c:	4802      	ldr	r0, [pc, #8]	; (8003278 <DMA2_Channel4_5_IRQHandler+0x10>)
 800326e:	f001 f9d5 	bl	800461c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Channel4_5_IRQn 1 */

  /* USER CODE END DMA2_Channel4_5_IRQn 1 */
}
 8003272:	bf00      	nop
 8003274:	bd80      	pop	{r7, pc}
 8003276:	bf00      	nop
 8003278:	2000de08 	.word	0x2000de08

0800327c <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 800327c:	b480      	push	{r7}
 800327e:	af00      	add	r7, sp, #0
	return 1;
 8003280:	2301      	movs	r3, #1
}
 8003282:	4618      	mov	r0, r3
 8003284:	46bd      	mov	sp, r7
 8003286:	bc80      	pop	{r7}
 8003288:	4770      	bx	lr

0800328a <_kill>:

int _kill(int pid, int sig)
{
 800328a:	b580      	push	{r7, lr}
 800328c:	b082      	sub	sp, #8
 800328e:	af00      	add	r7, sp, #0
 8003290:	6078      	str	r0, [r7, #4]
 8003292:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8003294:	f00e f8d6 	bl	8011444 <__errno>
 8003298:	4603      	mov	r3, r0
 800329a:	2216      	movs	r2, #22
 800329c:	601a      	str	r2, [r3, #0]
	return -1;
 800329e:	f04f 33ff 	mov.w	r3, #4294967295
}
 80032a2:	4618      	mov	r0, r3
 80032a4:	3708      	adds	r7, #8
 80032a6:	46bd      	mov	sp, r7
 80032a8:	bd80      	pop	{r7, pc}

080032aa <_exit>:

void _exit (int status)
{
 80032aa:	b580      	push	{r7, lr}
 80032ac:	b082      	sub	sp, #8
 80032ae:	af00      	add	r7, sp, #0
 80032b0:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 80032b2:	f04f 31ff 	mov.w	r1, #4294967295
 80032b6:	6878      	ldr	r0, [r7, #4]
 80032b8:	f7ff ffe7 	bl	800328a <_kill>
	while (1) {}		/* Make sure we hang here */
 80032bc:	e7fe      	b.n	80032bc <_exit+0x12>

080032be <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80032be:	b580      	push	{r7, lr}
 80032c0:	b086      	sub	sp, #24
 80032c2:	af00      	add	r7, sp, #0
 80032c4:	60f8      	str	r0, [r7, #12]
 80032c6:	60b9      	str	r1, [r7, #8]
 80032c8:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80032ca:	2300      	movs	r3, #0
 80032cc:	617b      	str	r3, [r7, #20]
 80032ce:	e00a      	b.n	80032e6 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 80032d0:	f3af 8000 	nop.w
 80032d4:	4601      	mov	r1, r0
 80032d6:	68bb      	ldr	r3, [r7, #8]
 80032d8:	1c5a      	adds	r2, r3, #1
 80032da:	60ba      	str	r2, [r7, #8]
 80032dc:	b2ca      	uxtb	r2, r1
 80032de:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80032e0:	697b      	ldr	r3, [r7, #20]
 80032e2:	3301      	adds	r3, #1
 80032e4:	617b      	str	r3, [r7, #20]
 80032e6:	697a      	ldr	r2, [r7, #20]
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	429a      	cmp	r2, r3
 80032ec:	dbf0      	blt.n	80032d0 <_read+0x12>
	}

return len;
 80032ee:	687b      	ldr	r3, [r7, #4]
}
 80032f0:	4618      	mov	r0, r3
 80032f2:	3718      	adds	r7, #24
 80032f4:	46bd      	mov	sp, r7
 80032f6:	bd80      	pop	{r7, pc}

080032f8 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80032f8:	b580      	push	{r7, lr}
 80032fa:	b086      	sub	sp, #24
 80032fc:	af00      	add	r7, sp, #0
 80032fe:	60f8      	str	r0, [r7, #12]
 8003300:	60b9      	str	r1, [r7, #8]
 8003302:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003304:	2300      	movs	r3, #0
 8003306:	617b      	str	r3, [r7, #20]
 8003308:	e009      	b.n	800331e <_write+0x26>
	{
		__io_putchar(*ptr++);
 800330a:	68bb      	ldr	r3, [r7, #8]
 800330c:	1c5a      	adds	r2, r3, #1
 800330e:	60ba      	str	r2, [r7, #8]
 8003310:	781b      	ldrb	r3, [r3, #0]
 8003312:	4618      	mov	r0, r3
 8003314:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003318:	697b      	ldr	r3, [r7, #20]
 800331a:	3301      	adds	r3, #1
 800331c:	617b      	str	r3, [r7, #20]
 800331e:	697a      	ldr	r2, [r7, #20]
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	429a      	cmp	r2, r3
 8003324:	dbf1      	blt.n	800330a <_write+0x12>
	}
	return len;
 8003326:	687b      	ldr	r3, [r7, #4]
}
 8003328:	4618      	mov	r0, r3
 800332a:	3718      	adds	r7, #24
 800332c:	46bd      	mov	sp, r7
 800332e:	bd80      	pop	{r7, pc}

08003330 <_close>:

int _close(int file)
{
 8003330:	b480      	push	{r7}
 8003332:	b083      	sub	sp, #12
 8003334:	af00      	add	r7, sp, #0
 8003336:	6078      	str	r0, [r7, #4]
	return -1;
 8003338:	f04f 33ff 	mov.w	r3, #4294967295
}
 800333c:	4618      	mov	r0, r3
 800333e:	370c      	adds	r7, #12
 8003340:	46bd      	mov	sp, r7
 8003342:	bc80      	pop	{r7}
 8003344:	4770      	bx	lr

08003346 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8003346:	b480      	push	{r7}
 8003348:	b083      	sub	sp, #12
 800334a:	af00      	add	r7, sp, #0
 800334c:	6078      	str	r0, [r7, #4]
 800334e:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8003350:	683b      	ldr	r3, [r7, #0]
 8003352:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8003356:	605a      	str	r2, [r3, #4]
	return 0;
 8003358:	2300      	movs	r3, #0
}
 800335a:	4618      	mov	r0, r3
 800335c:	370c      	adds	r7, #12
 800335e:	46bd      	mov	sp, r7
 8003360:	bc80      	pop	{r7}
 8003362:	4770      	bx	lr

08003364 <_isatty>:

int _isatty(int file)
{
 8003364:	b480      	push	{r7}
 8003366:	b083      	sub	sp, #12
 8003368:	af00      	add	r7, sp, #0
 800336a:	6078      	str	r0, [r7, #4]
	return 1;
 800336c:	2301      	movs	r3, #1
}
 800336e:	4618      	mov	r0, r3
 8003370:	370c      	adds	r7, #12
 8003372:	46bd      	mov	sp, r7
 8003374:	bc80      	pop	{r7}
 8003376:	4770      	bx	lr

08003378 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8003378:	b480      	push	{r7}
 800337a:	b085      	sub	sp, #20
 800337c:	af00      	add	r7, sp, #0
 800337e:	60f8      	str	r0, [r7, #12]
 8003380:	60b9      	str	r1, [r7, #8]
 8003382:	607a      	str	r2, [r7, #4]
	return 0;
 8003384:	2300      	movs	r3, #0
}
 8003386:	4618      	mov	r0, r3
 8003388:	3714      	adds	r7, #20
 800338a:	46bd      	mov	sp, r7
 800338c:	bc80      	pop	{r7}
 800338e:	4770      	bx	lr

08003390 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8003390:	b580      	push	{r7, lr}
 8003392:	b086      	sub	sp, #24
 8003394:	af00      	add	r7, sp, #0
 8003396:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8003398:	4a14      	ldr	r2, [pc, #80]	; (80033ec <_sbrk+0x5c>)
 800339a:	4b15      	ldr	r3, [pc, #84]	; (80033f0 <_sbrk+0x60>)
 800339c:	1ad3      	subs	r3, r2, r3
 800339e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80033a0:	697b      	ldr	r3, [r7, #20]
 80033a2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80033a4:	4b13      	ldr	r3, [pc, #76]	; (80033f4 <_sbrk+0x64>)
 80033a6:	681b      	ldr	r3, [r3, #0]
 80033a8:	2b00      	cmp	r3, #0
 80033aa:	d102      	bne.n	80033b2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80033ac:	4b11      	ldr	r3, [pc, #68]	; (80033f4 <_sbrk+0x64>)
 80033ae:	4a12      	ldr	r2, [pc, #72]	; (80033f8 <_sbrk+0x68>)
 80033b0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80033b2:	4b10      	ldr	r3, [pc, #64]	; (80033f4 <_sbrk+0x64>)
 80033b4:	681a      	ldr	r2, [r3, #0]
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	4413      	add	r3, r2
 80033ba:	693a      	ldr	r2, [r7, #16]
 80033bc:	429a      	cmp	r2, r3
 80033be:	d207      	bcs.n	80033d0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80033c0:	f00e f840 	bl	8011444 <__errno>
 80033c4:	4603      	mov	r3, r0
 80033c6:	220c      	movs	r2, #12
 80033c8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80033ca:	f04f 33ff 	mov.w	r3, #4294967295
 80033ce:	e009      	b.n	80033e4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80033d0:	4b08      	ldr	r3, [pc, #32]	; (80033f4 <_sbrk+0x64>)
 80033d2:	681b      	ldr	r3, [r3, #0]
 80033d4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80033d6:	4b07      	ldr	r3, [pc, #28]	; (80033f4 <_sbrk+0x64>)
 80033d8:	681a      	ldr	r2, [r3, #0]
 80033da:	687b      	ldr	r3, [r7, #4]
 80033dc:	4413      	add	r3, r2
 80033de:	4a05      	ldr	r2, [pc, #20]	; (80033f4 <_sbrk+0x64>)
 80033e0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80033e2:	68fb      	ldr	r3, [r7, #12]
}
 80033e4:	4618      	mov	r0, r3
 80033e6:	3718      	adds	r7, #24
 80033e8:	46bd      	mov	sp, r7
 80033ea:	bd80      	pop	{r7, pc}
 80033ec:	20010000 	.word	0x20010000
 80033f0:	00000400 	.word	0x00000400
 80033f4:	2000e4c8 	.word	0x2000e4c8
 80033f8:	2000ece0 	.word	0x2000ece0

080033fc <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80033fc:	b480      	push	{r7}
 80033fe:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8003400:	bf00      	nop
 8003402:	46bd      	mov	sp, r7
 8003404:	bc80      	pop	{r7}
 8003406:	4770      	bx	lr

08003408 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8003408:	f7ff fff8 	bl	80033fc <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800340c:	480b      	ldr	r0, [pc, #44]	; (800343c <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 800340e:	490c      	ldr	r1, [pc, #48]	; (8003440 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8003410:	4a0c      	ldr	r2, [pc, #48]	; (8003444 <LoopFillZerobss+0x16>)
  movs r3, #0
 8003412:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003414:	e002      	b.n	800341c <LoopCopyDataInit>

08003416 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8003416:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003418:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800341a:	3304      	adds	r3, #4

0800341c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800341c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800341e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003420:	d3f9      	bcc.n	8003416 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8003422:	4a09      	ldr	r2, [pc, #36]	; (8003448 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8003424:	4c09      	ldr	r4, [pc, #36]	; (800344c <LoopFillZerobss+0x1e>)
  movs r3, #0
 8003426:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003428:	e001      	b.n	800342e <LoopFillZerobss>

0800342a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800342a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800342c:	3204      	adds	r2, #4

0800342e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800342e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003430:	d3fb      	bcc.n	800342a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8003432:	f00e f80d 	bl	8011450 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8003436:	f7fe fe31 	bl	800209c <main>
  bx lr
 800343a:	4770      	bx	lr
  ldr r0, =_sdata
 800343c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003440:	2000d9c0 	.word	0x2000d9c0
  ldr r2, =_sidata
 8003444:	0802064c 	.word	0x0802064c
  ldr r2, =_sbss
 8003448:	2000d9c0 	.word	0x2000d9c0
  ldr r4, =_ebss
 800344c:	2000ece0 	.word	0x2000ece0

08003450 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8003450:	e7fe      	b.n	8003450 <ADC1_2_IRQHandler>
	...

08003454 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003454:	b580      	push	{r7, lr}
 8003456:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003458:	4b08      	ldr	r3, [pc, #32]	; (800347c <HAL_Init+0x28>)
 800345a:	681b      	ldr	r3, [r3, #0]
 800345c:	4a07      	ldr	r2, [pc, #28]	; (800347c <HAL_Init+0x28>)
 800345e:	f043 0310 	orr.w	r3, r3, #16
 8003462:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003464:	2003      	movs	r0, #3
 8003466:	f000 fd25 	bl	8003eb4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800346a:	2000      	movs	r0, #0
 800346c:	f000 f808 	bl	8003480 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8003470:	f7ff fc2c 	bl	8002ccc <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8003474:	2300      	movs	r3, #0
}
 8003476:	4618      	mov	r0, r3
 8003478:	bd80      	pop	{r7, pc}
 800347a:	bf00      	nop
 800347c:	40022000 	.word	0x40022000

08003480 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003480:	b580      	push	{r7, lr}
 8003482:	b082      	sub	sp, #8
 8003484:	af00      	add	r7, sp, #0
 8003486:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8003488:	4b12      	ldr	r3, [pc, #72]	; (80034d4 <HAL_InitTick+0x54>)
 800348a:	681a      	ldr	r2, [r3, #0]
 800348c:	4b12      	ldr	r3, [pc, #72]	; (80034d8 <HAL_InitTick+0x58>)
 800348e:	781b      	ldrb	r3, [r3, #0]
 8003490:	4619      	mov	r1, r3
 8003492:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8003496:	fbb3 f3f1 	udiv	r3, r3, r1
 800349a:	fbb2 f3f3 	udiv	r3, r2, r3
 800349e:	4618      	mov	r0, r3
 80034a0:	f000 fd3d 	bl	8003f1e <HAL_SYSTICK_Config>
 80034a4:	4603      	mov	r3, r0
 80034a6:	2b00      	cmp	r3, #0
 80034a8:	d001      	beq.n	80034ae <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80034aa:	2301      	movs	r3, #1
 80034ac:	e00e      	b.n	80034cc <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80034ae:	687b      	ldr	r3, [r7, #4]
 80034b0:	2b0f      	cmp	r3, #15
 80034b2:	d80a      	bhi.n	80034ca <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80034b4:	2200      	movs	r2, #0
 80034b6:	6879      	ldr	r1, [r7, #4]
 80034b8:	f04f 30ff 	mov.w	r0, #4294967295
 80034bc:	f000 fd05 	bl	8003eca <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80034c0:	4a06      	ldr	r2, [pc, #24]	; (80034dc <HAL_InitTick+0x5c>)
 80034c2:	687b      	ldr	r3, [r7, #4]
 80034c4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80034c6:	2300      	movs	r3, #0
 80034c8:	e000      	b.n	80034cc <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80034ca:	2301      	movs	r3, #1
}
 80034cc:	4618      	mov	r0, r3
 80034ce:	3708      	adds	r7, #8
 80034d0:	46bd      	mov	sp, r7
 80034d2:	bd80      	pop	{r7, pc}
 80034d4:	2000d68c 	.word	0x2000d68c
 80034d8:	2000d694 	.word	0x2000d694
 80034dc:	2000d690 	.word	0x2000d690

080034e0 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80034e0:	b480      	push	{r7}
 80034e2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80034e4:	4b05      	ldr	r3, [pc, #20]	; (80034fc <HAL_IncTick+0x1c>)
 80034e6:	781b      	ldrb	r3, [r3, #0]
 80034e8:	461a      	mov	r2, r3
 80034ea:	4b05      	ldr	r3, [pc, #20]	; (8003500 <HAL_IncTick+0x20>)
 80034ec:	681b      	ldr	r3, [r3, #0]
 80034ee:	4413      	add	r3, r2
 80034f0:	4a03      	ldr	r2, [pc, #12]	; (8003500 <HAL_IncTick+0x20>)
 80034f2:	6013      	str	r3, [r2, #0]
}
 80034f4:	bf00      	nop
 80034f6:	46bd      	mov	sp, r7
 80034f8:	bc80      	pop	{r7}
 80034fa:	4770      	bx	lr
 80034fc:	2000d694 	.word	0x2000d694
 8003500:	2000e4cc 	.word	0x2000e4cc

08003504 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003504:	b480      	push	{r7}
 8003506:	af00      	add	r7, sp, #0
  return uwTick;
 8003508:	4b02      	ldr	r3, [pc, #8]	; (8003514 <HAL_GetTick+0x10>)
 800350a:	681b      	ldr	r3, [r3, #0]
}
 800350c:	4618      	mov	r0, r3
 800350e:	46bd      	mov	sp, r7
 8003510:	bc80      	pop	{r7}
 8003512:	4770      	bx	lr
 8003514:	2000e4cc 	.word	0x2000e4cc

08003518 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003518:	b580      	push	{r7, lr}
 800351a:	b084      	sub	sp, #16
 800351c:	af00      	add	r7, sp, #0
 800351e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003520:	f7ff fff0 	bl	8003504 <HAL_GetTick>
 8003524:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8003526:	687b      	ldr	r3, [r7, #4]
 8003528:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800352a:	68fb      	ldr	r3, [r7, #12]
 800352c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003530:	d005      	beq.n	800353e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8003532:	4b0a      	ldr	r3, [pc, #40]	; (800355c <HAL_Delay+0x44>)
 8003534:	781b      	ldrb	r3, [r3, #0]
 8003536:	461a      	mov	r2, r3
 8003538:	68fb      	ldr	r3, [r7, #12]
 800353a:	4413      	add	r3, r2
 800353c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800353e:	bf00      	nop
 8003540:	f7ff ffe0 	bl	8003504 <HAL_GetTick>
 8003544:	4602      	mov	r2, r0
 8003546:	68bb      	ldr	r3, [r7, #8]
 8003548:	1ad3      	subs	r3, r2, r3
 800354a:	68fa      	ldr	r2, [r7, #12]
 800354c:	429a      	cmp	r2, r3
 800354e:	d8f7      	bhi.n	8003540 <HAL_Delay+0x28>
  {
  }
}
 8003550:	bf00      	nop
 8003552:	bf00      	nop
 8003554:	3710      	adds	r7, #16
 8003556:	46bd      	mov	sp, r7
 8003558:	bd80      	pop	{r7, pc}
 800355a:	bf00      	nop
 800355c:	2000d694 	.word	0x2000d694

08003560 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8003560:	b580      	push	{r7, lr}
 8003562:	b086      	sub	sp, #24
 8003564:	af00      	add	r7, sp, #0
 8003566:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003568:	2300      	movs	r3, #0
 800356a:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 800356c:	2300      	movs	r3, #0
 800356e:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 8003570:	2300      	movs	r3, #0
 8003572:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 8003574:	2300      	movs	r3, #0
 8003576:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8003578:	687b      	ldr	r3, [r7, #4]
 800357a:	2b00      	cmp	r3, #0
 800357c:	d101      	bne.n	8003582 <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 800357e:	2301      	movs	r3, #1
 8003580:	e0ce      	b.n	8003720 <HAL_ADC_Init+0x1c0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8003582:	687b      	ldr	r3, [r7, #4]
 8003584:	689b      	ldr	r3, [r3, #8]
 8003586:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800358c:	2b00      	cmp	r3, #0
 800358e:	d109      	bne.n	80035a4 <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	2200      	movs	r2, #0
 8003594:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8003596:	687b      	ldr	r3, [r7, #4]
 8003598:	2200      	movs	r2, #0
 800359a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800359e:	6878      	ldr	r0, [r7, #4]
 80035a0:	f7ff fbb6 	bl	8002d10 <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 80035a4:	6878      	ldr	r0, [r7, #4]
 80035a6:	f000 fb11 	bl	8003bcc <ADC_ConversionStop_Disable>
 80035aa:	4603      	mov	r3, r0
 80035ac:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 80035ae:	687b      	ldr	r3, [r7, #4]
 80035b0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80035b2:	f003 0310 	and.w	r3, r3, #16
 80035b6:	2b00      	cmp	r3, #0
 80035b8:	f040 80a9 	bne.w	800370e <HAL_ADC_Init+0x1ae>
 80035bc:	7dfb      	ldrb	r3, [r7, #23]
 80035be:	2b00      	cmp	r3, #0
 80035c0:	f040 80a5 	bne.w	800370e <HAL_ADC_Init+0x1ae>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80035c4:	687b      	ldr	r3, [r7, #4]
 80035c6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80035c8:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 80035cc:	f023 0302 	bic.w	r3, r3, #2
 80035d0:	f043 0202 	orr.w	r2, r3, #2
 80035d4:	687b      	ldr	r3, [r7, #4]
 80035d6:	629a      	str	r2, [r3, #40]	; 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 80035d8:	687b      	ldr	r3, [r7, #4]
 80035da:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 80035dc:	687b      	ldr	r3, [r7, #4]
 80035de:	681b      	ldr	r3, [r3, #0]
 80035e0:	4951      	ldr	r1, [pc, #324]	; (8003728 <HAL_ADC_Init+0x1c8>)
 80035e2:	428b      	cmp	r3, r1
 80035e4:	d10a      	bne.n	80035fc <HAL_ADC_Init+0x9c>
 80035e6:	687b      	ldr	r3, [r7, #4]
 80035e8:	69db      	ldr	r3, [r3, #28]
 80035ea:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 80035ee:	d002      	beq.n	80035f6 <HAL_ADC_Init+0x96>
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	69db      	ldr	r3, [r3, #28]
 80035f4:	e004      	b.n	8003600 <HAL_ADC_Init+0xa0>
 80035f6:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 80035fa:	e001      	b.n	8003600 <HAL_ADC_Init+0xa0>
 80035fc:	687b      	ldr	r3, [r7, #4]
 80035fe:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8003600:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 8003602:	687b      	ldr	r3, [r7, #4]
 8003604:	7b1b      	ldrb	r3, [r3, #12]
 8003606:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8003608:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 800360a:	68ba      	ldr	r2, [r7, #8]
 800360c:	4313      	orrs	r3, r2
 800360e:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	689b      	ldr	r3, [r3, #8]
 8003614:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003618:	d003      	beq.n	8003622 <HAL_ADC_Init+0xc2>
 800361a:	687b      	ldr	r3, [r7, #4]
 800361c:	689b      	ldr	r3, [r3, #8]
 800361e:	2b01      	cmp	r3, #1
 8003620:	d102      	bne.n	8003628 <HAL_ADC_Init+0xc8>
 8003622:	f44f 7380 	mov.w	r3, #256	; 0x100
 8003626:	e000      	b.n	800362a <HAL_ADC_Init+0xca>
 8003628:	2300      	movs	r3, #0
 800362a:	693a      	ldr	r2, [r7, #16]
 800362c:	4313      	orrs	r3, r2
 800362e:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	7d1b      	ldrb	r3, [r3, #20]
 8003634:	2b01      	cmp	r3, #1
 8003636:	d119      	bne.n	800366c <HAL_ADC_Init+0x10c>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	7b1b      	ldrb	r3, [r3, #12]
 800363c:	2b00      	cmp	r3, #0
 800363e:	d109      	bne.n	8003654 <HAL_ADC_Init+0xf4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	699b      	ldr	r3, [r3, #24]
 8003644:	3b01      	subs	r3, #1
 8003646:	035a      	lsls	r2, r3, #13
 8003648:	693b      	ldr	r3, [r7, #16]
 800364a:	4313      	orrs	r3, r2
 800364c:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8003650:	613b      	str	r3, [r7, #16]
 8003652:	e00b      	b.n	800366c <HAL_ADC_Init+0x10c>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003654:	687b      	ldr	r3, [r7, #4]
 8003656:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003658:	f043 0220 	orr.w	r2, r3, #32
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003664:	f043 0201 	orr.w	r2, r3, #1
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	62da      	str	r2, [r3, #44]	; 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	681b      	ldr	r3, [r3, #0]
 8003670:	685b      	ldr	r3, [r3, #4]
 8003672:	f423 4169 	bic.w	r1, r3, #59648	; 0xe900
 8003676:	687b      	ldr	r3, [r7, #4]
 8003678:	681b      	ldr	r3, [r3, #0]
 800367a:	693a      	ldr	r2, [r7, #16]
 800367c:	430a      	orrs	r2, r1
 800367e:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 8003680:	687b      	ldr	r3, [r7, #4]
 8003682:	681b      	ldr	r3, [r3, #0]
 8003684:	689a      	ldr	r2, [r3, #8]
 8003686:	4b29      	ldr	r3, [pc, #164]	; (800372c <HAL_ADC_Init+0x1cc>)
 8003688:	4013      	ands	r3, r2
 800368a:	687a      	ldr	r2, [r7, #4]
 800368c:	6812      	ldr	r2, [r2, #0]
 800368e:	68b9      	ldr	r1, [r7, #8]
 8003690:	430b      	orrs	r3, r1
 8003692:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 8003694:	687b      	ldr	r3, [r7, #4]
 8003696:	689b      	ldr	r3, [r3, #8]
 8003698:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800369c:	d003      	beq.n	80036a6 <HAL_ADC_Init+0x146>
 800369e:	687b      	ldr	r3, [r7, #4]
 80036a0:	689b      	ldr	r3, [r3, #8]
 80036a2:	2b01      	cmp	r3, #1
 80036a4:	d104      	bne.n	80036b0 <HAL_ADC_Init+0x150>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 80036a6:	687b      	ldr	r3, [r7, #4]
 80036a8:	691b      	ldr	r3, [r3, #16]
 80036aa:	3b01      	subs	r3, #1
 80036ac:	051b      	lsls	r3, r3, #20
 80036ae:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 80036b0:	687b      	ldr	r3, [r7, #4]
 80036b2:	681b      	ldr	r3, [r3, #0]
 80036b4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80036b6:	f423 0170 	bic.w	r1, r3, #15728640	; 0xf00000
 80036ba:	687b      	ldr	r3, [r7, #4]
 80036bc:	681b      	ldr	r3, [r3, #0]
 80036be:	68fa      	ldr	r2, [r7, #12]
 80036c0:	430a      	orrs	r2, r1
 80036c2:	62da      	str	r2, [r3, #44]	; 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 80036c4:	687b      	ldr	r3, [r7, #4]
 80036c6:	681b      	ldr	r3, [r3, #0]
 80036c8:	689a      	ldr	r2, [r3, #8]
 80036ca:	4b19      	ldr	r3, [pc, #100]	; (8003730 <HAL_ADC_Init+0x1d0>)
 80036cc:	4013      	ands	r3, r2
 80036ce:	68ba      	ldr	r2, [r7, #8]
 80036d0:	429a      	cmp	r2, r3
 80036d2:	d10b      	bne.n	80036ec <HAL_ADC_Init+0x18c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 80036d4:	687b      	ldr	r3, [r7, #4]
 80036d6:	2200      	movs	r2, #0
 80036d8:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80036de:	f023 0303 	bic.w	r3, r3, #3
 80036e2:	f043 0201 	orr.w	r2, r3, #1
 80036e6:	687b      	ldr	r3, [r7, #4]
 80036e8:	629a      	str	r2, [r3, #40]	; 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 80036ea:	e018      	b.n	800371e <HAL_ADC_Init+0x1be>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80036f0:	f023 0312 	bic.w	r3, r3, #18
 80036f4:	f043 0210 	orr.w	r2, r3, #16
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	629a      	str	r2, [r3, #40]	; 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80036fc:	687b      	ldr	r3, [r7, #4]
 80036fe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003700:	f043 0201 	orr.w	r2, r3, #1
 8003704:	687b      	ldr	r3, [r7, #4]
 8003706:	62da      	str	r2, [r3, #44]	; 0x2c
      
      tmp_hal_status = HAL_ERROR;
 8003708:	2301      	movs	r3, #1
 800370a:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 800370c:	e007      	b.n	800371e <HAL_ADC_Init+0x1be>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800370e:	687b      	ldr	r3, [r7, #4]
 8003710:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003712:	f043 0210 	orr.w	r2, r3, #16
 8003716:	687b      	ldr	r3, [r7, #4]
 8003718:	629a      	str	r2, [r3, #40]	; 0x28
        
    tmp_hal_status = HAL_ERROR;
 800371a:	2301      	movs	r3, #1
 800371c:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 800371e:	7dfb      	ldrb	r3, [r7, #23]
}
 8003720:	4618      	mov	r0, r3
 8003722:	3718      	adds	r7, #24
 8003724:	46bd      	mov	sp, r7
 8003726:	bd80      	pop	{r7, pc}
 8003728:	40013c00 	.word	0x40013c00
 800372c:	ffe1f7fd 	.word	0xffe1f7fd
 8003730:	ff1f0efe 	.word	0xff1f0efe

08003734 <HAL_ADC_Start_DMA>:
  * @param  pData: The destination Buffer address.
  * @param  Length: The length of data to be transferred from ADC peripheral to memory.
  * @retval None
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 8003734:	b580      	push	{r7, lr}
 8003736:	b086      	sub	sp, #24
 8003738:	af00      	add	r7, sp, #0
 800373a:	60f8      	str	r0, [r7, #12]
 800373c:	60b9      	str	r1, [r7, #8]
 800373e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003740:	2300      	movs	r3, #0
 8003742:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_ADC_DMA_CAPABILITY_INSTANCE(hadc->Instance));
    
  /* Verification if multimode is disabled (for devices with several ADC)     */
  /* If multimode is enabled, dedicated function multimode conversion         */
  /* start DMA must be used.                                                  */
  if(ADC_MULTIMODE_IS_ENABLE(hadc) == RESET)
 8003744:	68fb      	ldr	r3, [r7, #12]
 8003746:	681b      	ldr	r3, [r3, #0]
 8003748:	4a64      	ldr	r2, [pc, #400]	; (80038dc <HAL_ADC_Start_DMA+0x1a8>)
 800374a:	4293      	cmp	r3, r2
 800374c:	d004      	beq.n	8003758 <HAL_ADC_Start_DMA+0x24>
 800374e:	68fb      	ldr	r3, [r7, #12]
 8003750:	681b      	ldr	r3, [r3, #0]
 8003752:	4a63      	ldr	r2, [pc, #396]	; (80038e0 <HAL_ADC_Start_DMA+0x1ac>)
 8003754:	4293      	cmp	r3, r2
 8003756:	d106      	bne.n	8003766 <HAL_ADC_Start_DMA+0x32>
 8003758:	4b60      	ldr	r3, [pc, #384]	; (80038dc <HAL_ADC_Start_DMA+0x1a8>)
 800375a:	685b      	ldr	r3, [r3, #4]
 800375c:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
 8003760:	2b00      	cmp	r3, #0
 8003762:	f040 80b3 	bne.w	80038cc <HAL_ADC_Start_DMA+0x198>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8003766:	68fb      	ldr	r3, [r7, #12]
 8003768:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800376c:	2b01      	cmp	r3, #1
 800376e:	d101      	bne.n	8003774 <HAL_ADC_Start_DMA+0x40>
 8003770:	2302      	movs	r3, #2
 8003772:	e0ae      	b.n	80038d2 <HAL_ADC_Start_DMA+0x19e>
 8003774:	68fb      	ldr	r3, [r7, #12]
 8003776:	2201      	movs	r2, #1
 8003778:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 800377c:	68f8      	ldr	r0, [r7, #12]
 800377e:	f000 f9cb 	bl	8003b18 <ADC_Enable>
 8003782:	4603      	mov	r3, r0
 8003784:	75fb      	strb	r3, [r7, #23]
    
    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8003786:	7dfb      	ldrb	r3, [r7, #23]
 8003788:	2b00      	cmp	r3, #0
 800378a:	f040 809a 	bne.w	80038c2 <HAL_ADC_Start_DMA+0x18e>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 800378e:	68fb      	ldr	r3, [r7, #12]
 8003790:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003792:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8003796:	f023 0301 	bic.w	r3, r3, #1
 800379a:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 800379e:	68fb      	ldr	r3, [r7, #12]
 80037a0:	629a      	str	r2, [r3, #40]	; 0x28
                        HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 80037a2:	68fb      	ldr	r3, [r7, #12]
 80037a4:	681b      	ldr	r3, [r3, #0]
 80037a6:	4a4e      	ldr	r2, [pc, #312]	; (80038e0 <HAL_ADC_Start_DMA+0x1ac>)
 80037a8:	4293      	cmp	r3, r2
 80037aa:	d105      	bne.n	80037b8 <HAL_ADC_Start_DMA+0x84>
 80037ac:	4b4b      	ldr	r3, [pc, #300]	; (80038dc <HAL_ADC_Start_DMA+0x1a8>)
 80037ae:	685b      	ldr	r3, [r3, #4]
 80037b0:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
 80037b4:	2b00      	cmp	r3, #0
 80037b6:	d115      	bne.n	80037e4 <HAL_ADC_Start_DMA+0xb0>
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80037b8:	68fb      	ldr	r3, [r7, #12]
 80037ba:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80037bc:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 80037c0:	68fb      	ldr	r3, [r7, #12]
 80037c2:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80037c4:	68fb      	ldr	r3, [r7, #12]
 80037c6:	681b      	ldr	r3, [r3, #0]
 80037c8:	685b      	ldr	r3, [r3, #4]
 80037ca:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80037ce:	2b00      	cmp	r3, #0
 80037d0:	d026      	beq.n	8003820 <HAL_ADC_Start_DMA+0xec>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 80037d2:	68fb      	ldr	r3, [r7, #12]
 80037d4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80037d6:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80037da:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 80037de:	68fb      	ldr	r3, [r7, #12]
 80037e0:	629a      	str	r2, [r3, #40]	; 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80037e2:	e01d      	b.n	8003820 <HAL_ADC_Start_DMA+0xec>
      }
    }
    else
    {
      /* Set ADC state (ADC slave) */
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80037e4:	68fb      	ldr	r3, [r7, #12]
 80037e6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80037e8:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 80037ec:	68fb      	ldr	r3, [r7, #12]
 80037ee:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 80037f0:	68fb      	ldr	r3, [r7, #12]
 80037f2:	681b      	ldr	r3, [r3, #0]
 80037f4:	4a39      	ldr	r2, [pc, #228]	; (80038dc <HAL_ADC_Start_DMA+0x1a8>)
 80037f6:	4293      	cmp	r3, r2
 80037f8:	d004      	beq.n	8003804 <HAL_ADC_Start_DMA+0xd0>
 80037fa:	68fb      	ldr	r3, [r7, #12]
 80037fc:	681b      	ldr	r3, [r3, #0]
 80037fe:	4a38      	ldr	r2, [pc, #224]	; (80038e0 <HAL_ADC_Start_DMA+0x1ac>)
 8003800:	4293      	cmp	r3, r2
 8003802:	d10d      	bne.n	8003820 <HAL_ADC_Start_DMA+0xec>
 8003804:	4b35      	ldr	r3, [pc, #212]	; (80038dc <HAL_ADC_Start_DMA+0x1a8>)
 8003806:	685b      	ldr	r3, [r3, #4]
 8003808:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800380c:	2b00      	cmp	r3, #0
 800380e:	d007      	beq.n	8003820 <HAL_ADC_Start_DMA+0xec>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8003810:	68fb      	ldr	r3, [r7, #12]
 8003812:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003814:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8003818:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 800381c:	68fb      	ldr	r3, [r7, #12]
 800381e:	629a      	str	r2, [r3, #40]	; 0x28
      }
    }
      
      /* State machine update: Check if an injected conversion is ongoing */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8003820:	68fb      	ldr	r3, [r7, #12]
 8003822:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003824:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003828:	2b00      	cmp	r3, #0
 800382a:	d006      	beq.n	800383a <HAL_ADC_Start_DMA+0x106>
      {
        /* Reset ADC error code fields related to conversions on group regular */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 800382c:	68fb      	ldr	r3, [r7, #12]
 800382e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003830:	f023 0206 	bic.w	r2, r3, #6
 8003834:	68fb      	ldr	r3, [r7, #12]
 8003836:	62da      	str	r2, [r3, #44]	; 0x2c
 8003838:	e002      	b.n	8003840 <HAL_ADC_Start_DMA+0x10c>
      }
      else
      {
        /* Reset ADC all error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 800383a:	68fb      	ldr	r3, [r7, #12]
 800383c:	2200      	movs	r2, #0
 800383e:	62da      	str	r2, [r3, #44]	; 0x2c
      }
      
      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8003840:	68fb      	ldr	r3, [r7, #12]
 8003842:	2200      	movs	r2, #0
 8003844:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
      
      /* Set the DMA transfer complete callback */
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8003848:	68fb      	ldr	r3, [r7, #12]
 800384a:	6a1b      	ldr	r3, [r3, #32]
 800384c:	4a25      	ldr	r2, [pc, #148]	; (80038e4 <HAL_ADC_Start_DMA+0x1b0>)
 800384e:	629a      	str	r2, [r3, #40]	; 0x28

      /* Set the DMA half transfer complete callback */
      hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8003850:	68fb      	ldr	r3, [r7, #12]
 8003852:	6a1b      	ldr	r3, [r3, #32]
 8003854:	4a24      	ldr	r2, [pc, #144]	; (80038e8 <HAL_ADC_Start_DMA+0x1b4>)
 8003856:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the DMA error callback */
      hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8003858:	68fb      	ldr	r3, [r7, #12]
 800385a:	6a1b      	ldr	r3, [r3, #32]
 800385c:	4a23      	ldr	r2, [pc, #140]	; (80038ec <HAL_ADC_Start_DMA+0x1b8>)
 800385e:	631a      	str	r2, [r3, #48]	; 0x30
      /* start (in case of SW start):                                         */
      
      /* Clear regular group conversion flag and overrun flag */
      /* (To ensure of no unknown state from potential previous ADC           */
      /* operations)                                                          */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 8003860:	68fb      	ldr	r3, [r7, #12]
 8003862:	681b      	ldr	r3, [r3, #0]
 8003864:	f06f 0202 	mvn.w	r2, #2
 8003868:	601a      	str	r2, [r3, #0]
      
      /* Enable ADC DMA mode */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 800386a:	68fb      	ldr	r3, [r7, #12]
 800386c:	681b      	ldr	r3, [r3, #0]
 800386e:	689a      	ldr	r2, [r3, #8]
 8003870:	68fb      	ldr	r3, [r7, #12]
 8003872:	681b      	ldr	r3, [r3, #0]
 8003874:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003878:	609a      	str	r2, [r3, #8]
      
      /* Start the DMA channel */
      HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 800387a:	68fb      	ldr	r3, [r7, #12]
 800387c:	6a18      	ldr	r0, [r3, #32]
 800387e:	68fb      	ldr	r3, [r7, #12]
 8003880:	681b      	ldr	r3, [r3, #0]
 8003882:	334c      	adds	r3, #76	; 0x4c
 8003884:	4619      	mov	r1, r3
 8003886:	68ba      	ldr	r2, [r7, #8]
 8003888:	687b      	ldr	r3, [r7, #4]
 800388a:	f000 fe2b 	bl	80044e4 <HAL_DMA_Start_IT>
      
      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      if (ADC_IS_SOFTWARE_START_REGULAR(hadc))
 800388e:	68fb      	ldr	r3, [r7, #12]
 8003890:	681b      	ldr	r3, [r3, #0]
 8003892:	689b      	ldr	r3, [r3, #8]
 8003894:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 8003898:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 800389c:	d108      	bne.n	80038b0 <HAL_ADC_Start_DMA+0x17c>
      {
        /* Start ADC conversion on regular group with SW start */
        SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 800389e:	68fb      	ldr	r3, [r7, #12]
 80038a0:	681b      	ldr	r3, [r3, #0]
 80038a2:	689a      	ldr	r2, [r3, #8]
 80038a4:	68fb      	ldr	r3, [r7, #12]
 80038a6:	681b      	ldr	r3, [r3, #0]
 80038a8:	f442 02a0 	orr.w	r2, r2, #5242880	; 0x500000
 80038ac:	609a      	str	r2, [r3, #8]
    if (tmp_hal_status == HAL_OK)
 80038ae:	e00f      	b.n	80038d0 <HAL_ADC_Start_DMA+0x19c>
      }
      else
      {
        /* Start ADC conversion on regular group with external trigger */
        SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 80038b0:	68fb      	ldr	r3, [r7, #12]
 80038b2:	681b      	ldr	r3, [r3, #0]
 80038b4:	689a      	ldr	r2, [r3, #8]
 80038b6:	68fb      	ldr	r3, [r7, #12]
 80038b8:	681b      	ldr	r3, [r3, #0]
 80038ba:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 80038be:	609a      	str	r2, [r3, #8]
    if (tmp_hal_status == HAL_OK)
 80038c0:	e006      	b.n	80038d0 <HAL_ADC_Start_DMA+0x19c>
      }
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 80038c2:	68fb      	ldr	r3, [r7, #12]
 80038c4:	2200      	movs	r2, #0
 80038c6:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    if (tmp_hal_status == HAL_OK)
 80038ca:	e001      	b.n	80038d0 <HAL_ADC_Start_DMA+0x19c>
    }
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 80038cc:	2301      	movs	r3, #1
 80038ce:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 80038d0:	7dfb      	ldrb	r3, [r7, #23]
}
 80038d2:	4618      	mov	r0, r3
 80038d4:	3718      	adds	r7, #24
 80038d6:	46bd      	mov	sp, r7
 80038d8:	bd80      	pop	{r7, pc}
 80038da:	bf00      	nop
 80038dc:	40012400 	.word	0x40012400
 80038e0:	40012800 	.word	0x40012800
 80038e4:	08003c4f 	.word	0x08003c4f
 80038e8:	08003ccb 	.word	0x08003ccb
 80038ec:	08003ce7 	.word	0x08003ce7

080038f0 <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non blocking mode 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 80038f0:	b480      	push	{r7}
 80038f2:	b083      	sub	sp, #12
 80038f4:	af00      	add	r7, sp, #0
 80038f6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 80038f8:	bf00      	nop
 80038fa:	370c      	adds	r7, #12
 80038fc:	46bd      	mov	sp, r7
 80038fe:	bc80      	pop	{r7}
 8003900:	4770      	bx	lr

08003902 <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non blocking mode 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 8003902:	b480      	push	{r7}
 8003904:	b083      	sub	sp, #12
 8003906:	af00      	add	r7, sp, #0
 8003908:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 800390a:	bf00      	nop
 800390c:	370c      	adds	r7, #12
 800390e:	46bd      	mov	sp, r7
 8003910:	bc80      	pop	{r7}
 8003912:	4770      	bx	lr

08003914 <HAL_ADC_ErrorCallback>:
  *        (ADC conversion with interruption or transfer by DMA)
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8003914:	b480      	push	{r7}
 8003916:	b083      	sub	sp, #12
 8003918:	af00      	add	r7, sp, #0
 800391a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 800391c:	bf00      	nop
 800391e:	370c      	adds	r7, #12
 8003920:	46bd      	mov	sp, r7
 8003922:	bc80      	pop	{r7}
 8003924:	4770      	bx	lr
	...

08003928 <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 8003928:	b480      	push	{r7}
 800392a:	b085      	sub	sp, #20
 800392c:	af00      	add	r7, sp, #0
 800392e:	6078      	str	r0, [r7, #4]
 8003930:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003932:	2300      	movs	r3, #0
 8003934:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 8003936:	2300      	movs	r3, #0
 8003938:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800393a:	687b      	ldr	r3, [r7, #4]
 800393c:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8003940:	2b01      	cmp	r3, #1
 8003942:	d101      	bne.n	8003948 <HAL_ADC_ConfigChannel+0x20>
 8003944:	2302      	movs	r3, #2
 8003946:	e0dc      	b.n	8003b02 <HAL_ADC_ConfigChannel+0x1da>
 8003948:	687b      	ldr	r3, [r7, #4]
 800394a:	2201      	movs	r2, #1
 800394c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8003950:	683b      	ldr	r3, [r7, #0]
 8003952:	685b      	ldr	r3, [r3, #4]
 8003954:	2b06      	cmp	r3, #6
 8003956:	d81c      	bhi.n	8003992 <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 8003958:	687b      	ldr	r3, [r7, #4]
 800395a:	681b      	ldr	r3, [r3, #0]
 800395c:	6b59      	ldr	r1, [r3, #52]	; 0x34
 800395e:	683b      	ldr	r3, [r7, #0]
 8003960:	685a      	ldr	r2, [r3, #4]
 8003962:	4613      	mov	r3, r2
 8003964:	009b      	lsls	r3, r3, #2
 8003966:	4413      	add	r3, r2
 8003968:	3b05      	subs	r3, #5
 800396a:	221f      	movs	r2, #31
 800396c:	fa02 f303 	lsl.w	r3, r2, r3
 8003970:	43db      	mvns	r3, r3
 8003972:	4019      	ands	r1, r3
 8003974:	683b      	ldr	r3, [r7, #0]
 8003976:	6818      	ldr	r0, [r3, #0]
 8003978:	683b      	ldr	r3, [r7, #0]
 800397a:	685a      	ldr	r2, [r3, #4]
 800397c:	4613      	mov	r3, r2
 800397e:	009b      	lsls	r3, r3, #2
 8003980:	4413      	add	r3, r2
 8003982:	3b05      	subs	r3, #5
 8003984:	fa00 f203 	lsl.w	r2, r0, r3
 8003988:	687b      	ldr	r3, [r7, #4]
 800398a:	681b      	ldr	r3, [r3, #0]
 800398c:	430a      	orrs	r2, r1
 800398e:	635a      	str	r2, [r3, #52]	; 0x34
 8003990:	e03c      	b.n	8003a0c <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8003992:	683b      	ldr	r3, [r7, #0]
 8003994:	685b      	ldr	r3, [r3, #4]
 8003996:	2b0c      	cmp	r3, #12
 8003998:	d81c      	bhi.n	80039d4 <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 800399a:	687b      	ldr	r3, [r7, #4]
 800399c:	681b      	ldr	r3, [r3, #0]
 800399e:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80039a0:	683b      	ldr	r3, [r7, #0]
 80039a2:	685a      	ldr	r2, [r3, #4]
 80039a4:	4613      	mov	r3, r2
 80039a6:	009b      	lsls	r3, r3, #2
 80039a8:	4413      	add	r3, r2
 80039aa:	3b23      	subs	r3, #35	; 0x23
 80039ac:	221f      	movs	r2, #31
 80039ae:	fa02 f303 	lsl.w	r3, r2, r3
 80039b2:	43db      	mvns	r3, r3
 80039b4:	4019      	ands	r1, r3
 80039b6:	683b      	ldr	r3, [r7, #0]
 80039b8:	6818      	ldr	r0, [r3, #0]
 80039ba:	683b      	ldr	r3, [r7, #0]
 80039bc:	685a      	ldr	r2, [r3, #4]
 80039be:	4613      	mov	r3, r2
 80039c0:	009b      	lsls	r3, r3, #2
 80039c2:	4413      	add	r3, r2
 80039c4:	3b23      	subs	r3, #35	; 0x23
 80039c6:	fa00 f203 	lsl.w	r2, r0, r3
 80039ca:	687b      	ldr	r3, [r7, #4]
 80039cc:	681b      	ldr	r3, [r3, #0]
 80039ce:	430a      	orrs	r2, r1
 80039d0:	631a      	str	r2, [r3, #48]	; 0x30
 80039d2:	e01b      	b.n	8003a0c <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	681b      	ldr	r3, [r3, #0]
 80039d8:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80039da:	683b      	ldr	r3, [r7, #0]
 80039dc:	685a      	ldr	r2, [r3, #4]
 80039de:	4613      	mov	r3, r2
 80039e0:	009b      	lsls	r3, r3, #2
 80039e2:	4413      	add	r3, r2
 80039e4:	3b41      	subs	r3, #65	; 0x41
 80039e6:	221f      	movs	r2, #31
 80039e8:	fa02 f303 	lsl.w	r3, r2, r3
 80039ec:	43db      	mvns	r3, r3
 80039ee:	4019      	ands	r1, r3
 80039f0:	683b      	ldr	r3, [r7, #0]
 80039f2:	6818      	ldr	r0, [r3, #0]
 80039f4:	683b      	ldr	r3, [r7, #0]
 80039f6:	685a      	ldr	r2, [r3, #4]
 80039f8:	4613      	mov	r3, r2
 80039fa:	009b      	lsls	r3, r3, #2
 80039fc:	4413      	add	r3, r2
 80039fe:	3b41      	subs	r3, #65	; 0x41
 8003a00:	fa00 f203 	lsl.w	r2, r0, r3
 8003a04:	687b      	ldr	r3, [r7, #4]
 8003a06:	681b      	ldr	r3, [r3, #0]
 8003a08:	430a      	orrs	r2, r1
 8003a0a:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 8003a0c:	683b      	ldr	r3, [r7, #0]
 8003a0e:	681b      	ldr	r3, [r3, #0]
 8003a10:	2b09      	cmp	r3, #9
 8003a12:	d91c      	bls.n	8003a4e <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 8003a14:	687b      	ldr	r3, [r7, #4]
 8003a16:	681b      	ldr	r3, [r3, #0]
 8003a18:	68d9      	ldr	r1, [r3, #12]
 8003a1a:	683b      	ldr	r3, [r7, #0]
 8003a1c:	681a      	ldr	r2, [r3, #0]
 8003a1e:	4613      	mov	r3, r2
 8003a20:	005b      	lsls	r3, r3, #1
 8003a22:	4413      	add	r3, r2
 8003a24:	3b1e      	subs	r3, #30
 8003a26:	2207      	movs	r2, #7
 8003a28:	fa02 f303 	lsl.w	r3, r2, r3
 8003a2c:	43db      	mvns	r3, r3
 8003a2e:	4019      	ands	r1, r3
 8003a30:	683b      	ldr	r3, [r7, #0]
 8003a32:	6898      	ldr	r0, [r3, #8]
 8003a34:	683b      	ldr	r3, [r7, #0]
 8003a36:	681a      	ldr	r2, [r3, #0]
 8003a38:	4613      	mov	r3, r2
 8003a3a:	005b      	lsls	r3, r3, #1
 8003a3c:	4413      	add	r3, r2
 8003a3e:	3b1e      	subs	r3, #30
 8003a40:	fa00 f203 	lsl.w	r2, r0, r3
 8003a44:	687b      	ldr	r3, [r7, #4]
 8003a46:	681b      	ldr	r3, [r3, #0]
 8003a48:	430a      	orrs	r2, r1
 8003a4a:	60da      	str	r2, [r3, #12]
 8003a4c:	e019      	b.n	8003a82 <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 8003a4e:	687b      	ldr	r3, [r7, #4]
 8003a50:	681b      	ldr	r3, [r3, #0]
 8003a52:	6919      	ldr	r1, [r3, #16]
 8003a54:	683b      	ldr	r3, [r7, #0]
 8003a56:	681a      	ldr	r2, [r3, #0]
 8003a58:	4613      	mov	r3, r2
 8003a5a:	005b      	lsls	r3, r3, #1
 8003a5c:	4413      	add	r3, r2
 8003a5e:	2207      	movs	r2, #7
 8003a60:	fa02 f303 	lsl.w	r3, r2, r3
 8003a64:	43db      	mvns	r3, r3
 8003a66:	4019      	ands	r1, r3
 8003a68:	683b      	ldr	r3, [r7, #0]
 8003a6a:	6898      	ldr	r0, [r3, #8]
 8003a6c:	683b      	ldr	r3, [r7, #0]
 8003a6e:	681a      	ldr	r2, [r3, #0]
 8003a70:	4613      	mov	r3, r2
 8003a72:	005b      	lsls	r3, r3, #1
 8003a74:	4413      	add	r3, r2
 8003a76:	fa00 f203 	lsl.w	r2, r0, r3
 8003a7a:	687b      	ldr	r3, [r7, #4]
 8003a7c:	681b      	ldr	r3, [r3, #0]
 8003a7e:	430a      	orrs	r2, r1
 8003a80:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8003a82:	683b      	ldr	r3, [r7, #0]
 8003a84:	681b      	ldr	r3, [r3, #0]
 8003a86:	2b10      	cmp	r3, #16
 8003a88:	d003      	beq.n	8003a92 <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 8003a8a:	683b      	ldr	r3, [r7, #0]
 8003a8c:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8003a8e:	2b11      	cmp	r3, #17
 8003a90:	d132      	bne.n	8003af8 <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 8003a92:	687b      	ldr	r3, [r7, #4]
 8003a94:	681b      	ldr	r3, [r3, #0]
 8003a96:	4a1d      	ldr	r2, [pc, #116]	; (8003b0c <HAL_ADC_ConfigChannel+0x1e4>)
 8003a98:	4293      	cmp	r3, r2
 8003a9a:	d125      	bne.n	8003ae8 <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 8003a9c:	687b      	ldr	r3, [r7, #4]
 8003a9e:	681b      	ldr	r3, [r3, #0]
 8003aa0:	689b      	ldr	r3, [r3, #8]
 8003aa2:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8003aa6:	2b00      	cmp	r3, #0
 8003aa8:	d126      	bne.n	8003af8 <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 8003aaa:	687b      	ldr	r3, [r7, #4]
 8003aac:	681b      	ldr	r3, [r3, #0]
 8003aae:	689a      	ldr	r2, [r3, #8]
 8003ab0:	687b      	ldr	r3, [r7, #4]
 8003ab2:	681b      	ldr	r3, [r3, #0]
 8003ab4:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 8003ab8:	609a      	str	r2, [r3, #8]
        
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8003aba:	683b      	ldr	r3, [r7, #0]
 8003abc:	681b      	ldr	r3, [r3, #0]
 8003abe:	2b10      	cmp	r3, #16
 8003ac0:	d11a      	bne.n	8003af8 <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8003ac2:	4b13      	ldr	r3, [pc, #76]	; (8003b10 <HAL_ADC_ConfigChannel+0x1e8>)
 8003ac4:	681b      	ldr	r3, [r3, #0]
 8003ac6:	4a13      	ldr	r2, [pc, #76]	; (8003b14 <HAL_ADC_ConfigChannel+0x1ec>)
 8003ac8:	fba2 2303 	umull	r2, r3, r2, r3
 8003acc:	0c9a      	lsrs	r2, r3, #18
 8003ace:	4613      	mov	r3, r2
 8003ad0:	009b      	lsls	r3, r3, #2
 8003ad2:	4413      	add	r3, r2
 8003ad4:	005b      	lsls	r3, r3, #1
 8003ad6:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8003ad8:	e002      	b.n	8003ae0 <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 8003ada:	68bb      	ldr	r3, [r7, #8]
 8003adc:	3b01      	subs	r3, #1
 8003ade:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8003ae0:	68bb      	ldr	r3, [r7, #8]
 8003ae2:	2b00      	cmp	r3, #0
 8003ae4:	d1f9      	bne.n	8003ada <HAL_ADC_ConfigChannel+0x1b2>
 8003ae6:	e007      	b.n	8003af8 <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003ae8:	687b      	ldr	r3, [r7, #4]
 8003aea:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003aec:	f043 0220 	orr.w	r2, r3, #32
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	629a      	str	r2, [r3, #40]	; 0x28
      
      tmp_hal_status = HAL_ERROR;
 8003af4:	2301      	movs	r3, #1
 8003af6:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003af8:	687b      	ldr	r3, [r7, #4]
 8003afa:	2200      	movs	r2, #0
 8003afc:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8003b00:	7bfb      	ldrb	r3, [r7, #15]
}
 8003b02:	4618      	mov	r0, r3
 8003b04:	3714      	adds	r7, #20
 8003b06:	46bd      	mov	sp, r7
 8003b08:	bc80      	pop	{r7}
 8003b0a:	4770      	bx	lr
 8003b0c:	40012400 	.word	0x40012400
 8003b10:	2000d68c 	.word	0x2000d68c
 8003b14:	431bde83 	.word	0x431bde83

08003b18 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8003b18:	b580      	push	{r7, lr}
 8003b1a:	b084      	sub	sp, #16
 8003b1c:	af00      	add	r7, sp, #0
 8003b1e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003b20:	2300      	movs	r3, #0
 8003b22:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 8003b24:	2300      	movs	r3, #0
 8003b26:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8003b28:	687b      	ldr	r3, [r7, #4]
 8003b2a:	681b      	ldr	r3, [r3, #0]
 8003b2c:	689b      	ldr	r3, [r3, #8]
 8003b2e:	f003 0301 	and.w	r3, r3, #1
 8003b32:	2b01      	cmp	r3, #1
 8003b34:	d040      	beq.n	8003bb8 <ADC_Enable+0xa0>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8003b36:	687b      	ldr	r3, [r7, #4]
 8003b38:	681b      	ldr	r3, [r3, #0]
 8003b3a:	689a      	ldr	r2, [r3, #8]
 8003b3c:	687b      	ldr	r3, [r7, #4]
 8003b3e:	681b      	ldr	r3, [r3, #0]
 8003b40:	f042 0201 	orr.w	r2, r2, #1
 8003b44:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8003b46:	4b1f      	ldr	r3, [pc, #124]	; (8003bc4 <ADC_Enable+0xac>)
 8003b48:	681b      	ldr	r3, [r3, #0]
 8003b4a:	4a1f      	ldr	r2, [pc, #124]	; (8003bc8 <ADC_Enable+0xb0>)
 8003b4c:	fba2 2303 	umull	r2, r3, r2, r3
 8003b50:	0c9b      	lsrs	r3, r3, #18
 8003b52:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8003b54:	e002      	b.n	8003b5c <ADC_Enable+0x44>
    {
      wait_loop_index--;
 8003b56:	68bb      	ldr	r3, [r7, #8]
 8003b58:	3b01      	subs	r3, #1
 8003b5a:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8003b5c:	68bb      	ldr	r3, [r7, #8]
 8003b5e:	2b00      	cmp	r3, #0
 8003b60:	d1f9      	bne.n	8003b56 <ADC_Enable+0x3e>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();
 8003b62:	f7ff fccf 	bl	8003504 <HAL_GetTick>
 8003b66:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 8003b68:	e01f      	b.n	8003baa <ADC_Enable+0x92>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8003b6a:	f7ff fccb 	bl	8003504 <HAL_GetTick>
 8003b6e:	4602      	mov	r2, r0
 8003b70:	68fb      	ldr	r3, [r7, #12]
 8003b72:	1ad3      	subs	r3, r2, r3
 8003b74:	2b02      	cmp	r3, #2
 8003b76:	d918      	bls.n	8003baa <ADC_Enable+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) == RESET)
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	681b      	ldr	r3, [r3, #0]
 8003b7c:	689b      	ldr	r3, [r3, #8]
 8003b7e:	f003 0301 	and.w	r3, r3, #1
 8003b82:	2b01      	cmp	r3, #1
 8003b84:	d011      	beq.n	8003baa <ADC_Enable+0x92>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003b86:	687b      	ldr	r3, [r7, #4]
 8003b88:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003b8a:	f043 0210 	orr.w	r2, r3, #16
 8003b8e:	687b      	ldr	r3, [r7, #4]
 8003b90:	629a      	str	r2, [r3, #40]	; 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003b92:	687b      	ldr	r3, [r7, #4]
 8003b94:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003b96:	f043 0201 	orr.w	r2, r3, #1
 8003b9a:	687b      	ldr	r3, [r7, #4]
 8003b9c:	62da      	str	r2, [r3, #44]	; 0x2c

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8003b9e:	687b      	ldr	r3, [r7, #4]
 8003ba0:	2200      	movs	r2, #0
 8003ba2:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

          return HAL_ERROR;
 8003ba6:	2301      	movs	r3, #1
 8003ba8:	e007      	b.n	8003bba <ADC_Enable+0xa2>
    while(ADC_IS_ENABLE(hadc) == RESET)
 8003baa:	687b      	ldr	r3, [r7, #4]
 8003bac:	681b      	ldr	r3, [r3, #0]
 8003bae:	689b      	ldr	r3, [r3, #8]
 8003bb0:	f003 0301 	and.w	r3, r3, #1
 8003bb4:	2b01      	cmp	r3, #1
 8003bb6:	d1d8      	bne.n	8003b6a <ADC_Enable+0x52>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 8003bb8:	2300      	movs	r3, #0
}
 8003bba:	4618      	mov	r0, r3
 8003bbc:	3710      	adds	r7, #16
 8003bbe:	46bd      	mov	sp, r7
 8003bc0:	bd80      	pop	{r7, pc}
 8003bc2:	bf00      	nop
 8003bc4:	2000d68c 	.word	0x2000d68c
 8003bc8:	431bde83 	.word	0x431bde83

08003bcc <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 8003bcc:	b580      	push	{r7, lr}
 8003bce:	b084      	sub	sp, #16
 8003bd0:	af00      	add	r7, sp, #0
 8003bd2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003bd4:	2300      	movs	r3, #0
 8003bd6:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 8003bd8:	687b      	ldr	r3, [r7, #4]
 8003bda:	681b      	ldr	r3, [r3, #0]
 8003bdc:	689b      	ldr	r3, [r3, #8]
 8003bde:	f003 0301 	and.w	r3, r3, #1
 8003be2:	2b01      	cmp	r3, #1
 8003be4:	d12e      	bne.n	8003c44 <ADC_ConversionStop_Disable+0x78>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 8003be6:	687b      	ldr	r3, [r7, #4]
 8003be8:	681b      	ldr	r3, [r3, #0]
 8003bea:	689a      	ldr	r2, [r3, #8]
 8003bec:	687b      	ldr	r3, [r7, #4]
 8003bee:	681b      	ldr	r3, [r3, #0]
 8003bf0:	f022 0201 	bic.w	r2, r2, #1
 8003bf4:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 8003bf6:	f7ff fc85 	bl	8003504 <HAL_GetTick>
 8003bfa:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 8003bfc:	e01b      	b.n	8003c36 <ADC_ConversionStop_Disable+0x6a>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8003bfe:	f7ff fc81 	bl	8003504 <HAL_GetTick>
 8003c02:	4602      	mov	r2, r0
 8003c04:	68fb      	ldr	r3, [r7, #12]
 8003c06:	1ad3      	subs	r3, r2, r3
 8003c08:	2b02      	cmp	r3, #2
 8003c0a:	d914      	bls.n	8003c36 <ADC_ConversionStop_Disable+0x6a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) != RESET)
 8003c0c:	687b      	ldr	r3, [r7, #4]
 8003c0e:	681b      	ldr	r3, [r3, #0]
 8003c10:	689b      	ldr	r3, [r3, #8]
 8003c12:	f003 0301 	and.w	r3, r3, #1
 8003c16:	2b01      	cmp	r3, #1
 8003c18:	d10d      	bne.n	8003c36 <ADC_ConversionStop_Disable+0x6a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003c1a:	687b      	ldr	r3, [r7, #4]
 8003c1c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003c1e:	f043 0210 	orr.w	r2, r3, #16
 8003c22:	687b      	ldr	r3, [r7, #4]
 8003c24:	629a      	str	r2, [r3, #40]	; 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003c26:	687b      	ldr	r3, [r7, #4]
 8003c28:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003c2a:	f043 0201 	orr.w	r2, r3, #1
 8003c2e:	687b      	ldr	r3, [r7, #4]
 8003c30:	62da      	str	r2, [r3, #44]	; 0x2c

          return HAL_ERROR;
 8003c32:	2301      	movs	r3, #1
 8003c34:	e007      	b.n	8003c46 <ADC_ConversionStop_Disable+0x7a>
    while(ADC_IS_ENABLE(hadc) != RESET)
 8003c36:	687b      	ldr	r3, [r7, #4]
 8003c38:	681b      	ldr	r3, [r3, #0]
 8003c3a:	689b      	ldr	r3, [r3, #8]
 8003c3c:	f003 0301 	and.w	r3, r3, #1
 8003c40:	2b01      	cmp	r3, #1
 8003c42:	d0dc      	beq.n	8003bfe <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8003c44:	2300      	movs	r3, #0
}
 8003c46:	4618      	mov	r0, r3
 8003c48:	3710      	adds	r7, #16
 8003c4a:	46bd      	mov	sp, r7
 8003c4c:	bd80      	pop	{r7, pc}

08003c4e <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback. 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8003c4e:	b580      	push	{r7, lr}
 8003c50:	b084      	sub	sp, #16
 8003c52:	af00      	add	r7, sp, #0
 8003c54:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8003c56:	687b      	ldr	r3, [r7, #4]
 8003c58:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c5a:	60fb      	str	r3, [r7, #12]
 
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8003c5c:	68fb      	ldr	r3, [r7, #12]
 8003c5e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003c60:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8003c64:	2b00      	cmp	r3, #0
 8003c66:	d127      	bne.n	8003cb8 <ADC_DMAConvCplt+0x6a>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8003c68:	68fb      	ldr	r3, [r7, #12]
 8003c6a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003c6c:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8003c70:	68fb      	ldr	r3, [r7, #12]
 8003c72:	629a      	str	r2, [r3, #40]	; 0x28
    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going.        */
    /* Note: On STM32F1 devices, in case of sequencer enabled                 */
    /*       (several ranks selected), end of conversion flag is raised       */
    /*       at the end of the sequence.                                      */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8003c74:	68fb      	ldr	r3, [r7, #12]
 8003c76:	681b      	ldr	r3, [r3, #0]
 8003c78:	689b      	ldr	r3, [r3, #8]
 8003c7a:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 8003c7e:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 8003c82:	d115      	bne.n	8003cb0 <ADC_DMAConvCplt+0x62>
       (hadc->Init.ContinuousConvMode == DISABLE)   )
 8003c84:	68fb      	ldr	r3, [r7, #12]
 8003c86:	7b1b      	ldrb	r3, [r3, #12]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8003c88:	2b00      	cmp	r3, #0
 8003c8a:	d111      	bne.n	8003cb0 <ADC_DMAConvCplt+0x62>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8003c8c:	68fb      	ldr	r3, [r7, #12]
 8003c8e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003c90:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8003c94:	68fb      	ldr	r3, [r7, #12]
 8003c96:	629a      	str	r2, [r3, #40]	; 0x28
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8003c98:	68fb      	ldr	r3, [r7, #12]
 8003c9a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003c9c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003ca0:	2b00      	cmp	r3, #0
 8003ca2:	d105      	bne.n	8003cb0 <ADC_DMAConvCplt+0x62>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003ca4:	68fb      	ldr	r3, [r7, #12]
 8003ca6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003ca8:	f043 0201 	orr.w	r2, r3, #1
 8003cac:	68fb      	ldr	r3, [r7, #12]
 8003cae:	629a      	str	r2, [r3, #40]	; 0x28
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8003cb0:	68f8      	ldr	r0, [r7, #12]
 8003cb2:	f7ff fe1d 	bl	80038f0 <HAL_ADC_ConvCpltCallback>
  else
  {
    /* Call DMA error callback */
    hadc->DMA_Handle->XferErrorCallback(hdma);
  }
}
 8003cb6:	e004      	b.n	8003cc2 <ADC_DMAConvCplt+0x74>
    hadc->DMA_Handle->XferErrorCallback(hdma);
 8003cb8:	68fb      	ldr	r3, [r7, #12]
 8003cba:	6a1b      	ldr	r3, [r3, #32]
 8003cbc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003cbe:	6878      	ldr	r0, [r7, #4]
 8003cc0:	4798      	blx	r3
}
 8003cc2:	bf00      	nop
 8003cc4:	3710      	adds	r7, #16
 8003cc6:	46bd      	mov	sp, r7
 8003cc8:	bd80      	pop	{r7, pc}

08003cca <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback. 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 8003cca:	b580      	push	{r7, lr}
 8003ccc:	b084      	sub	sp, #16
 8003cce:	af00      	add	r7, sp, #0
 8003cd0:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8003cd2:	687b      	ldr	r3, [r7, #4]
 8003cd4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003cd6:	60fb      	str	r3, [r7, #12]
  
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8003cd8:	68f8      	ldr	r0, [r7, #12]
 8003cda:	f7ff fe12 	bl	8003902 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8003cde:	bf00      	nop
 8003ce0:	3710      	adds	r7, #16
 8003ce2:	46bd      	mov	sp, r7
 8003ce4:	bd80      	pop	{r7, pc}

08003ce6 <ADC_DMAError>:
  * @brief  DMA error callback 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 8003ce6:	b580      	push	{r7, lr}
 8003ce8:	b084      	sub	sp, #16
 8003cea:	af00      	add	r7, sp, #0
 8003cec:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8003cee:	687b      	ldr	r3, [r7, #4]
 8003cf0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003cf2:	60fb      	str	r3, [r7, #12]
  
  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8003cf4:	68fb      	ldr	r3, [r7, #12]
 8003cf6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003cf8:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8003cfc:	68fb      	ldr	r3, [r7, #12]
 8003cfe:	629a      	str	r2, [r3, #40]	; 0x28
  
  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8003d00:	68fb      	ldr	r3, [r7, #12]
 8003d02:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003d04:	f043 0204 	orr.w	r2, r3, #4
 8003d08:	68fb      	ldr	r3, [r7, #12]
 8003d0a:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8003d0c:	68f8      	ldr	r0, [r7, #12]
 8003d0e:	f7ff fe01 	bl	8003914 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8003d12:	bf00      	nop
 8003d14:	3710      	adds	r7, #16
 8003d16:	46bd      	mov	sp, r7
 8003d18:	bd80      	pop	{r7, pc}
	...

08003d1c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003d1c:	b480      	push	{r7}
 8003d1e:	b085      	sub	sp, #20
 8003d20:	af00      	add	r7, sp, #0
 8003d22:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	f003 0307 	and.w	r3, r3, #7
 8003d2a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003d2c:	4b0c      	ldr	r3, [pc, #48]	; (8003d60 <__NVIC_SetPriorityGrouping+0x44>)
 8003d2e:	68db      	ldr	r3, [r3, #12]
 8003d30:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003d32:	68ba      	ldr	r2, [r7, #8]
 8003d34:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8003d38:	4013      	ands	r3, r2
 8003d3a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8003d3c:	68fb      	ldr	r3, [r7, #12]
 8003d3e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003d40:	68bb      	ldr	r3, [r7, #8]
 8003d42:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003d44:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8003d48:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003d4c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003d4e:	4a04      	ldr	r2, [pc, #16]	; (8003d60 <__NVIC_SetPriorityGrouping+0x44>)
 8003d50:	68bb      	ldr	r3, [r7, #8]
 8003d52:	60d3      	str	r3, [r2, #12]
}
 8003d54:	bf00      	nop
 8003d56:	3714      	adds	r7, #20
 8003d58:	46bd      	mov	sp, r7
 8003d5a:	bc80      	pop	{r7}
 8003d5c:	4770      	bx	lr
 8003d5e:	bf00      	nop
 8003d60:	e000ed00 	.word	0xe000ed00

08003d64 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003d64:	b480      	push	{r7}
 8003d66:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003d68:	4b04      	ldr	r3, [pc, #16]	; (8003d7c <__NVIC_GetPriorityGrouping+0x18>)
 8003d6a:	68db      	ldr	r3, [r3, #12]
 8003d6c:	0a1b      	lsrs	r3, r3, #8
 8003d6e:	f003 0307 	and.w	r3, r3, #7
}
 8003d72:	4618      	mov	r0, r3
 8003d74:	46bd      	mov	sp, r7
 8003d76:	bc80      	pop	{r7}
 8003d78:	4770      	bx	lr
 8003d7a:	bf00      	nop
 8003d7c:	e000ed00 	.word	0xe000ed00

08003d80 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003d80:	b480      	push	{r7}
 8003d82:	b083      	sub	sp, #12
 8003d84:	af00      	add	r7, sp, #0
 8003d86:	4603      	mov	r3, r0
 8003d88:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003d8a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003d8e:	2b00      	cmp	r3, #0
 8003d90:	db0b      	blt.n	8003daa <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003d92:	79fb      	ldrb	r3, [r7, #7]
 8003d94:	f003 021f 	and.w	r2, r3, #31
 8003d98:	4906      	ldr	r1, [pc, #24]	; (8003db4 <__NVIC_EnableIRQ+0x34>)
 8003d9a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003d9e:	095b      	lsrs	r3, r3, #5
 8003da0:	2001      	movs	r0, #1
 8003da2:	fa00 f202 	lsl.w	r2, r0, r2
 8003da6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8003daa:	bf00      	nop
 8003dac:	370c      	adds	r7, #12
 8003dae:	46bd      	mov	sp, r7
 8003db0:	bc80      	pop	{r7}
 8003db2:	4770      	bx	lr
 8003db4:	e000e100 	.word	0xe000e100

08003db8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003db8:	b480      	push	{r7}
 8003dba:	b083      	sub	sp, #12
 8003dbc:	af00      	add	r7, sp, #0
 8003dbe:	4603      	mov	r3, r0
 8003dc0:	6039      	str	r1, [r7, #0]
 8003dc2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003dc4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003dc8:	2b00      	cmp	r3, #0
 8003dca:	db0a      	blt.n	8003de2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003dcc:	683b      	ldr	r3, [r7, #0]
 8003dce:	b2da      	uxtb	r2, r3
 8003dd0:	490c      	ldr	r1, [pc, #48]	; (8003e04 <__NVIC_SetPriority+0x4c>)
 8003dd2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003dd6:	0112      	lsls	r2, r2, #4
 8003dd8:	b2d2      	uxtb	r2, r2
 8003dda:	440b      	add	r3, r1
 8003ddc:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003de0:	e00a      	b.n	8003df8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003de2:	683b      	ldr	r3, [r7, #0]
 8003de4:	b2da      	uxtb	r2, r3
 8003de6:	4908      	ldr	r1, [pc, #32]	; (8003e08 <__NVIC_SetPriority+0x50>)
 8003de8:	79fb      	ldrb	r3, [r7, #7]
 8003dea:	f003 030f 	and.w	r3, r3, #15
 8003dee:	3b04      	subs	r3, #4
 8003df0:	0112      	lsls	r2, r2, #4
 8003df2:	b2d2      	uxtb	r2, r2
 8003df4:	440b      	add	r3, r1
 8003df6:	761a      	strb	r2, [r3, #24]
}
 8003df8:	bf00      	nop
 8003dfa:	370c      	adds	r7, #12
 8003dfc:	46bd      	mov	sp, r7
 8003dfe:	bc80      	pop	{r7}
 8003e00:	4770      	bx	lr
 8003e02:	bf00      	nop
 8003e04:	e000e100 	.word	0xe000e100
 8003e08:	e000ed00 	.word	0xe000ed00

08003e0c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003e0c:	b480      	push	{r7}
 8003e0e:	b089      	sub	sp, #36	; 0x24
 8003e10:	af00      	add	r7, sp, #0
 8003e12:	60f8      	str	r0, [r7, #12]
 8003e14:	60b9      	str	r1, [r7, #8]
 8003e16:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003e18:	68fb      	ldr	r3, [r7, #12]
 8003e1a:	f003 0307 	and.w	r3, r3, #7
 8003e1e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003e20:	69fb      	ldr	r3, [r7, #28]
 8003e22:	f1c3 0307 	rsb	r3, r3, #7
 8003e26:	2b04      	cmp	r3, #4
 8003e28:	bf28      	it	cs
 8003e2a:	2304      	movcs	r3, #4
 8003e2c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003e2e:	69fb      	ldr	r3, [r7, #28]
 8003e30:	3304      	adds	r3, #4
 8003e32:	2b06      	cmp	r3, #6
 8003e34:	d902      	bls.n	8003e3c <NVIC_EncodePriority+0x30>
 8003e36:	69fb      	ldr	r3, [r7, #28]
 8003e38:	3b03      	subs	r3, #3
 8003e3a:	e000      	b.n	8003e3e <NVIC_EncodePriority+0x32>
 8003e3c:	2300      	movs	r3, #0
 8003e3e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003e40:	f04f 32ff 	mov.w	r2, #4294967295
 8003e44:	69bb      	ldr	r3, [r7, #24]
 8003e46:	fa02 f303 	lsl.w	r3, r2, r3
 8003e4a:	43da      	mvns	r2, r3
 8003e4c:	68bb      	ldr	r3, [r7, #8]
 8003e4e:	401a      	ands	r2, r3
 8003e50:	697b      	ldr	r3, [r7, #20]
 8003e52:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003e54:	f04f 31ff 	mov.w	r1, #4294967295
 8003e58:	697b      	ldr	r3, [r7, #20]
 8003e5a:	fa01 f303 	lsl.w	r3, r1, r3
 8003e5e:	43d9      	mvns	r1, r3
 8003e60:	687b      	ldr	r3, [r7, #4]
 8003e62:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003e64:	4313      	orrs	r3, r2
         );
}
 8003e66:	4618      	mov	r0, r3
 8003e68:	3724      	adds	r7, #36	; 0x24
 8003e6a:	46bd      	mov	sp, r7
 8003e6c:	bc80      	pop	{r7}
 8003e6e:	4770      	bx	lr

08003e70 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003e70:	b580      	push	{r7, lr}
 8003e72:	b082      	sub	sp, #8
 8003e74:	af00      	add	r7, sp, #0
 8003e76:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	3b01      	subs	r3, #1
 8003e7c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003e80:	d301      	bcc.n	8003e86 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003e82:	2301      	movs	r3, #1
 8003e84:	e00f      	b.n	8003ea6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003e86:	4a0a      	ldr	r2, [pc, #40]	; (8003eb0 <SysTick_Config+0x40>)
 8003e88:	687b      	ldr	r3, [r7, #4]
 8003e8a:	3b01      	subs	r3, #1
 8003e8c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003e8e:	210f      	movs	r1, #15
 8003e90:	f04f 30ff 	mov.w	r0, #4294967295
 8003e94:	f7ff ff90 	bl	8003db8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003e98:	4b05      	ldr	r3, [pc, #20]	; (8003eb0 <SysTick_Config+0x40>)
 8003e9a:	2200      	movs	r2, #0
 8003e9c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003e9e:	4b04      	ldr	r3, [pc, #16]	; (8003eb0 <SysTick_Config+0x40>)
 8003ea0:	2207      	movs	r2, #7
 8003ea2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003ea4:	2300      	movs	r3, #0
}
 8003ea6:	4618      	mov	r0, r3
 8003ea8:	3708      	adds	r7, #8
 8003eaa:	46bd      	mov	sp, r7
 8003eac:	bd80      	pop	{r7, pc}
 8003eae:	bf00      	nop
 8003eb0:	e000e010 	.word	0xe000e010

08003eb4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003eb4:	b580      	push	{r7, lr}
 8003eb6:	b082      	sub	sp, #8
 8003eb8:	af00      	add	r7, sp, #0
 8003eba:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003ebc:	6878      	ldr	r0, [r7, #4]
 8003ebe:	f7ff ff2d 	bl	8003d1c <__NVIC_SetPriorityGrouping>
}
 8003ec2:	bf00      	nop
 8003ec4:	3708      	adds	r7, #8
 8003ec6:	46bd      	mov	sp, r7
 8003ec8:	bd80      	pop	{r7, pc}

08003eca <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003eca:	b580      	push	{r7, lr}
 8003ecc:	b086      	sub	sp, #24
 8003ece:	af00      	add	r7, sp, #0
 8003ed0:	4603      	mov	r3, r0
 8003ed2:	60b9      	str	r1, [r7, #8]
 8003ed4:	607a      	str	r2, [r7, #4]
 8003ed6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003ed8:	2300      	movs	r3, #0
 8003eda:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003edc:	f7ff ff42 	bl	8003d64 <__NVIC_GetPriorityGrouping>
 8003ee0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003ee2:	687a      	ldr	r2, [r7, #4]
 8003ee4:	68b9      	ldr	r1, [r7, #8]
 8003ee6:	6978      	ldr	r0, [r7, #20]
 8003ee8:	f7ff ff90 	bl	8003e0c <NVIC_EncodePriority>
 8003eec:	4602      	mov	r2, r0
 8003eee:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003ef2:	4611      	mov	r1, r2
 8003ef4:	4618      	mov	r0, r3
 8003ef6:	f7ff ff5f 	bl	8003db8 <__NVIC_SetPriority>
}
 8003efa:	bf00      	nop
 8003efc:	3718      	adds	r7, #24
 8003efe:	46bd      	mov	sp, r7
 8003f00:	bd80      	pop	{r7, pc}

08003f02 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003f02:	b580      	push	{r7, lr}
 8003f04:	b082      	sub	sp, #8
 8003f06:	af00      	add	r7, sp, #0
 8003f08:	4603      	mov	r3, r0
 8003f0a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003f0c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003f10:	4618      	mov	r0, r3
 8003f12:	f7ff ff35 	bl	8003d80 <__NVIC_EnableIRQ>
}
 8003f16:	bf00      	nop
 8003f18:	3708      	adds	r7, #8
 8003f1a:	46bd      	mov	sp, r7
 8003f1c:	bd80      	pop	{r7, pc}

08003f1e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003f1e:	b580      	push	{r7, lr}
 8003f20:	b082      	sub	sp, #8
 8003f22:	af00      	add	r7, sp, #0
 8003f24:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003f26:	6878      	ldr	r0, [r7, #4]
 8003f28:	f7ff ffa2 	bl	8003e70 <SysTick_Config>
 8003f2c:	4603      	mov	r3, r0
}
 8003f2e:	4618      	mov	r0, r3
 8003f30:	3708      	adds	r7, #8
 8003f32:	46bd      	mov	sp, r7
 8003f34:	bd80      	pop	{r7, pc}

08003f36 <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
 8003f36:	b580      	push	{r7, lr}
 8003f38:	b082      	sub	sp, #8
 8003f3a:	af00      	add	r7, sp, #0
 8003f3c:	6078      	str	r0, [r7, #4]
  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 8003f3e:	687b      	ldr	r3, [r7, #4]
 8003f40:	2b00      	cmp	r3, #0
 8003f42:	d101      	bne.n	8003f48 <HAL_DAC_Init+0x12>
  {
    return HAL_ERROR;
 8003f44:	2301      	movs	r3, #1
 8003f46:	e014      	b.n	8003f72 <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 8003f48:	687b      	ldr	r3, [r7, #4]
 8003f4a:	791b      	ldrb	r3, [r3, #4]
 8003f4c:	b2db      	uxtb	r3, r3
 8003f4e:	2b00      	cmp	r3, #0
 8003f50:	d105      	bne.n	8003f5e <HAL_DAC_Init+0x28>
      hdac->MspInitCallback             = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 8003f52:	687b      	ldr	r3, [r7, #4]
 8003f54:	2200      	movs	r2, #0
 8003f56:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 8003f58:	6878      	ldr	r0, [r7, #4]
 8003f5a:	f7fe ff41 	bl	8002de0 <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 8003f5e:	687b      	ldr	r3, [r7, #4]
 8003f60:	2202      	movs	r2, #2
 8003f62:	711a      	strb	r2, [r3, #4]

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 8003f64:	687b      	ldr	r3, [r7, #4]
 8003f66:	2200      	movs	r2, #0
 8003f68:	611a      	str	r2, [r3, #16]

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 8003f6a:	687b      	ldr	r3, [r7, #4]
 8003f6c:	2201      	movs	r2, #1
 8003f6e:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 8003f70:	2300      	movs	r3, #0
}
 8003f72:	4618      	mov	r0, r3
 8003f74:	3708      	adds	r7, #8
 8003f76:	46bd      	mov	sp, r7
 8003f78:	bd80      	pop	{r7, pc}

08003f7a <HAL_DAC_Start>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start(DAC_HandleTypeDef *hdac, uint32_t Channel)
{
 8003f7a:	b480      	push	{r7}
 8003f7c:	b083      	sub	sp, #12
 8003f7e:	af00      	add	r7, sp, #0
 8003f80:	6078      	str	r0, [r7, #4]
 8003f82:	6039      	str	r1, [r7, #0]
  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 8003f84:	687b      	ldr	r3, [r7, #4]
 8003f86:	2b00      	cmp	r3, #0
 8003f88:	d101      	bne.n	8003f8e <HAL_DAC_Start+0x14>
  {
    return HAL_ERROR;
 8003f8a:	2301      	movs	r3, #1
 8003f8c:	e046      	b.n	800401c <HAL_DAC_Start+0xa2>

  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 8003f8e:	687b      	ldr	r3, [r7, #4]
 8003f90:	795b      	ldrb	r3, [r3, #5]
 8003f92:	2b01      	cmp	r3, #1
 8003f94:	d101      	bne.n	8003f9a <HAL_DAC_Start+0x20>
 8003f96:	2302      	movs	r3, #2
 8003f98:	e040      	b.n	800401c <HAL_DAC_Start+0xa2>
 8003f9a:	687b      	ldr	r3, [r7, #4]
 8003f9c:	2201      	movs	r2, #1
 8003f9e:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	2202      	movs	r2, #2
 8003fa4:	711a      	strb	r2, [r3, #4]

  /* Enable the Peripheral */
  __HAL_DAC_ENABLE(hdac, Channel);
 8003fa6:	687b      	ldr	r3, [r7, #4]
 8003fa8:	681b      	ldr	r3, [r3, #0]
 8003faa:	6819      	ldr	r1, [r3, #0]
 8003fac:	683b      	ldr	r3, [r7, #0]
 8003fae:	f003 0310 	and.w	r3, r3, #16
 8003fb2:	2201      	movs	r2, #1
 8003fb4:	409a      	lsls	r2, r3
 8003fb6:	687b      	ldr	r3, [r7, #4]
 8003fb8:	681b      	ldr	r3, [r3, #0]
 8003fba:	430a      	orrs	r2, r1
 8003fbc:	601a      	str	r2, [r3, #0]

  if (Channel == DAC_CHANNEL_1)
 8003fbe:	683b      	ldr	r3, [r7, #0]
 8003fc0:	2b00      	cmp	r3, #0
 8003fc2:	d10f      	bne.n	8003fe4 <HAL_DAC_Start+0x6a>
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN1 | DAC_CR_TSEL1)) == DAC_TRIGGER_SOFTWARE)
 8003fc4:	687b      	ldr	r3, [r7, #4]
 8003fc6:	681b      	ldr	r3, [r3, #0]
 8003fc8:	681b      	ldr	r3, [r3, #0]
 8003fca:	f003 033c 	and.w	r3, r3, #60	; 0x3c
 8003fce:	2b3c      	cmp	r3, #60	; 0x3c
 8003fd0:	d11d      	bne.n	800400e <HAL_DAC_Start+0x94>
    {
      /* Enable the selected DAC software conversion */
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG1);
 8003fd2:	687b      	ldr	r3, [r7, #4]
 8003fd4:	681b      	ldr	r3, [r3, #0]
 8003fd6:	685a      	ldr	r2, [r3, #4]
 8003fd8:	687b      	ldr	r3, [r7, #4]
 8003fda:	681b      	ldr	r3, [r3, #0]
 8003fdc:	f042 0201 	orr.w	r2, r2, #1
 8003fe0:	605a      	str	r2, [r3, #4]
 8003fe2:	e014      	b.n	800400e <HAL_DAC_Start+0x94>
  }

  else
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN2 | DAC_CR_TSEL2)) == (DAC_TRIGGER_SOFTWARE << (Channel & 0x10UL)))
 8003fe4:	687b      	ldr	r3, [r7, #4]
 8003fe6:	681b      	ldr	r3, [r3, #0]
 8003fe8:	681b      	ldr	r3, [r3, #0]
 8003fea:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8003fee:	683b      	ldr	r3, [r7, #0]
 8003ff0:	f003 0310 	and.w	r3, r3, #16
 8003ff4:	213c      	movs	r1, #60	; 0x3c
 8003ff6:	fa01 f303 	lsl.w	r3, r1, r3
 8003ffa:	429a      	cmp	r2, r3
 8003ffc:	d107      	bne.n	800400e <HAL_DAC_Start+0x94>
    {
      /* Enable the selected DAC software conversion*/
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG2);
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	681b      	ldr	r3, [r3, #0]
 8004002:	685a      	ldr	r2, [r3, #4]
 8004004:	687b      	ldr	r3, [r7, #4]
 8004006:	681b      	ldr	r3, [r3, #0]
 8004008:	f042 0202 	orr.w	r2, r2, #2
 800400c:	605a      	str	r2, [r3, #4]
    }
  }


  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 800400e:	687b      	ldr	r3, [r7, #4]
 8004010:	2201      	movs	r2, #1
 8004012:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8004014:	687b      	ldr	r3, [r7, #4]
 8004016:	2200      	movs	r2, #0
 8004018:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 800401a:	2300      	movs	r3, #0
}
 800401c:	4618      	mov	r0, r3
 800401e:	370c      	adds	r7, #12
 8004020:	46bd      	mov	sp, r7
 8004022:	bc80      	pop	{r7}
 8004024:	4770      	bx	lr
	...

08004028 <HAL_DAC_Start_DMA>:
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start_DMA(DAC_HandleTypeDef *hdac, uint32_t Channel, const uint32_t *pData, uint32_t Length,
                                    uint32_t Alignment)
{
 8004028:	b580      	push	{r7, lr}
 800402a:	b086      	sub	sp, #24
 800402c:	af00      	add	r7, sp, #0
 800402e:	60f8      	str	r0, [r7, #12]
 8004030:	60b9      	str	r1, [r7, #8]
 8004032:	607a      	str	r2, [r7, #4]
 8004034:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status;
  uint32_t tmpreg;

  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 8004036:	68fb      	ldr	r3, [r7, #12]
 8004038:	2b00      	cmp	r3, #0
 800403a:	d101      	bne.n	8004040 <HAL_DAC_Start_DMA+0x18>
  {
    return HAL_ERROR;
 800403c:	2301      	movs	r3, #1
 800403e:	e092      	b.n	8004166 <HAL_DAC_Start_DMA+0x13e>
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));
  assert_param(IS_DAC_ALIGN(Alignment));

  /* Process locked */
  __HAL_LOCK(hdac);
 8004040:	68fb      	ldr	r3, [r7, #12]
 8004042:	795b      	ldrb	r3, [r3, #5]
 8004044:	2b01      	cmp	r3, #1
 8004046:	d101      	bne.n	800404c <HAL_DAC_Start_DMA+0x24>
 8004048:	2302      	movs	r3, #2
 800404a:	e08c      	b.n	8004166 <HAL_DAC_Start_DMA+0x13e>
 800404c:	68fb      	ldr	r3, [r7, #12]
 800404e:	2201      	movs	r2, #1
 8004050:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8004052:	68fb      	ldr	r3, [r7, #12]
 8004054:	2202      	movs	r2, #2
 8004056:	711a      	strb	r2, [r3, #4]

  if (Channel == DAC_CHANNEL_1)
 8004058:	68bb      	ldr	r3, [r7, #8]
 800405a:	2b00      	cmp	r3, #0
 800405c:	d129      	bne.n	80040b2 <HAL_DAC_Start_DMA+0x8a>
  {
    /* Set the DMA transfer complete callback for channel1 */
    hdac->DMA_Handle1->XferCpltCallback = DAC_DMAConvCpltCh1;
 800405e:	68fb      	ldr	r3, [r7, #12]
 8004060:	689b      	ldr	r3, [r3, #8]
 8004062:	4a43      	ldr	r2, [pc, #268]	; (8004170 <HAL_DAC_Start_DMA+0x148>)
 8004064:	629a      	str	r2, [r3, #40]	; 0x28

    /* Set the DMA half transfer complete callback for channel1 */
    hdac->DMA_Handle1->XferHalfCpltCallback = DAC_DMAHalfConvCpltCh1;
 8004066:	68fb      	ldr	r3, [r7, #12]
 8004068:	689b      	ldr	r3, [r3, #8]
 800406a:	4a42      	ldr	r2, [pc, #264]	; (8004174 <HAL_DAC_Start_DMA+0x14c>)
 800406c:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Set the DMA error callback for channel1 */
    hdac->DMA_Handle1->XferErrorCallback = DAC_DMAErrorCh1;
 800406e:	68fb      	ldr	r3, [r7, #12]
 8004070:	689b      	ldr	r3, [r3, #8]
 8004072:	4a41      	ldr	r2, [pc, #260]	; (8004178 <HAL_DAC_Start_DMA+0x150>)
 8004074:	631a      	str	r2, [r3, #48]	; 0x30

    /* Enable the selected DAC channel1 DMA request */
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN1);
 8004076:	68fb      	ldr	r3, [r7, #12]
 8004078:	681b      	ldr	r3, [r3, #0]
 800407a:	681a      	ldr	r2, [r3, #0]
 800407c:	68fb      	ldr	r3, [r7, #12]
 800407e:	681b      	ldr	r3, [r3, #0]
 8004080:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8004084:	601a      	str	r2, [r3, #0]

    /* Case of use of channel 1 */
    switch (Alignment)
 8004086:	6a3b      	ldr	r3, [r7, #32]
 8004088:	2b00      	cmp	r3, #0
 800408a:	d003      	beq.n	8004094 <HAL_DAC_Start_DMA+0x6c>
 800408c:	6a3b      	ldr	r3, [r7, #32]
 800408e:	2b04      	cmp	r3, #4
 8004090:	d005      	beq.n	800409e <HAL_DAC_Start_DMA+0x76>
 8004092:	e009      	b.n	80040a8 <HAL_DAC_Start_DMA+0x80>
    {
      case DAC_ALIGN_12B_R:
        /* Get DHR12R1 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR12R1;
 8004094:	68fb      	ldr	r3, [r7, #12]
 8004096:	681b      	ldr	r3, [r3, #0]
 8004098:	3308      	adds	r3, #8
 800409a:	613b      	str	r3, [r7, #16]
        break;
 800409c:	e033      	b.n	8004106 <HAL_DAC_Start_DMA+0xde>
      case DAC_ALIGN_12B_L:
        /* Get DHR12L1 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR12L1;
 800409e:	68fb      	ldr	r3, [r7, #12]
 80040a0:	681b      	ldr	r3, [r3, #0]
 80040a2:	330c      	adds	r3, #12
 80040a4:	613b      	str	r3, [r7, #16]
        break;
 80040a6:	e02e      	b.n	8004106 <HAL_DAC_Start_DMA+0xde>
      default: /* case DAC_ALIGN_8B_R */
        /* Get DHR8R1 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR8R1;
 80040a8:	68fb      	ldr	r3, [r7, #12]
 80040aa:	681b      	ldr	r3, [r3, #0]
 80040ac:	3310      	adds	r3, #16
 80040ae:	613b      	str	r3, [r7, #16]
        break;
 80040b0:	e029      	b.n	8004106 <HAL_DAC_Start_DMA+0xde>
  }

  else
  {
    /* Set the DMA transfer complete callback for channel2 */
    hdac->DMA_Handle2->XferCpltCallback = DAC_DMAConvCpltCh2;
 80040b2:	68fb      	ldr	r3, [r7, #12]
 80040b4:	68db      	ldr	r3, [r3, #12]
 80040b6:	4a31      	ldr	r2, [pc, #196]	; (800417c <HAL_DAC_Start_DMA+0x154>)
 80040b8:	629a      	str	r2, [r3, #40]	; 0x28

    /* Set the DMA half transfer complete callback for channel2 */
    hdac->DMA_Handle2->XferHalfCpltCallback = DAC_DMAHalfConvCpltCh2;
 80040ba:	68fb      	ldr	r3, [r7, #12]
 80040bc:	68db      	ldr	r3, [r3, #12]
 80040be:	4a30      	ldr	r2, [pc, #192]	; (8004180 <HAL_DAC_Start_DMA+0x158>)
 80040c0:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Set the DMA error callback for channel2 */
    hdac->DMA_Handle2->XferErrorCallback = DAC_DMAErrorCh2;
 80040c2:	68fb      	ldr	r3, [r7, #12]
 80040c4:	68db      	ldr	r3, [r3, #12]
 80040c6:	4a2f      	ldr	r2, [pc, #188]	; (8004184 <HAL_DAC_Start_DMA+0x15c>)
 80040c8:	631a      	str	r2, [r3, #48]	; 0x30

    /* Enable the selected DAC channel2 DMA request */
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN2);
 80040ca:	68fb      	ldr	r3, [r7, #12]
 80040cc:	681b      	ldr	r3, [r3, #0]
 80040ce:	681a      	ldr	r2, [r3, #0]
 80040d0:	68fb      	ldr	r3, [r7, #12]
 80040d2:	681b      	ldr	r3, [r3, #0]
 80040d4:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 80040d8:	601a      	str	r2, [r3, #0]

    /* Case of use of channel 2 */
    switch (Alignment)
 80040da:	6a3b      	ldr	r3, [r7, #32]
 80040dc:	2b00      	cmp	r3, #0
 80040de:	d003      	beq.n	80040e8 <HAL_DAC_Start_DMA+0xc0>
 80040e0:	6a3b      	ldr	r3, [r7, #32]
 80040e2:	2b04      	cmp	r3, #4
 80040e4:	d005      	beq.n	80040f2 <HAL_DAC_Start_DMA+0xca>
 80040e6:	e009      	b.n	80040fc <HAL_DAC_Start_DMA+0xd4>
    {
      case DAC_ALIGN_12B_R:
        /* Get DHR12R2 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR12R2;
 80040e8:	68fb      	ldr	r3, [r7, #12]
 80040ea:	681b      	ldr	r3, [r3, #0]
 80040ec:	3314      	adds	r3, #20
 80040ee:	613b      	str	r3, [r7, #16]
        break;
 80040f0:	e009      	b.n	8004106 <HAL_DAC_Start_DMA+0xde>
      case DAC_ALIGN_12B_L:
        /* Get DHR12L2 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR12L2;
 80040f2:	68fb      	ldr	r3, [r7, #12]
 80040f4:	681b      	ldr	r3, [r3, #0]
 80040f6:	3318      	adds	r3, #24
 80040f8:	613b      	str	r3, [r7, #16]
        break;
 80040fa:	e004      	b.n	8004106 <HAL_DAC_Start_DMA+0xde>
      default: /* case DAC_ALIGN_8B_R */
        /* Get DHR8R2 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR8R2;
 80040fc:	68fb      	ldr	r3, [r7, #12]
 80040fe:	681b      	ldr	r3, [r3, #0]
 8004100:	331c      	adds	r3, #28
 8004102:	613b      	str	r3, [r7, #16]
        break;
 8004104:	bf00      	nop
    }
  }

  if (Channel == DAC_CHANNEL_1)
 8004106:	68bb      	ldr	r3, [r7, #8]
 8004108:	2b00      	cmp	r3, #0
 800410a:	d109      	bne.n	8004120 <HAL_DAC_Start_DMA+0xf8>
    /* Enable the DAC DMA underrun interrupt */
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR1);
#endif /* DAC_CR_DMAUDRIE1 */

    /* Enable the DMA Stream */
    status = HAL_DMA_Start_IT(hdac->DMA_Handle1, (uint32_t)pData, tmpreg, Length);
 800410c:	68fb      	ldr	r3, [r7, #12]
 800410e:	6898      	ldr	r0, [r3, #8]
 8004110:	6879      	ldr	r1, [r7, #4]
 8004112:	683b      	ldr	r3, [r7, #0]
 8004114:	693a      	ldr	r2, [r7, #16]
 8004116:	f000 f9e5 	bl	80044e4 <HAL_DMA_Start_IT>
 800411a:	4603      	mov	r3, r0
 800411c:	75fb      	strb	r3, [r7, #23]
 800411e:	e008      	b.n	8004132 <HAL_DAC_Start_DMA+0x10a>
    /* Enable the DAC DMA underrun interrupt */
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR2);
#endif /* DAC_CR_DMAUDRIE2 */

    /* Enable the DMA Stream */
    status = HAL_DMA_Start_IT(hdac->DMA_Handle2, (uint32_t)pData, tmpreg, Length);
 8004120:	68fb      	ldr	r3, [r7, #12]
 8004122:	68d8      	ldr	r0, [r3, #12]
 8004124:	6879      	ldr	r1, [r7, #4]
 8004126:	683b      	ldr	r3, [r7, #0]
 8004128:	693a      	ldr	r2, [r7, #16]
 800412a:	f000 f9db 	bl	80044e4 <HAL_DMA_Start_IT>
 800412e:	4603      	mov	r3, r0
 8004130:	75fb      	strb	r3, [r7, #23]
  }


  /* Process Unlocked */
  __HAL_UNLOCK(hdac);
 8004132:	68fb      	ldr	r3, [r7, #12]
 8004134:	2200      	movs	r2, #0
 8004136:	715a      	strb	r2, [r3, #5]

  if (status == HAL_OK)
 8004138:	7dfb      	ldrb	r3, [r7, #23]
 800413a:	2b00      	cmp	r3, #0
 800413c:	d10c      	bne.n	8004158 <HAL_DAC_Start_DMA+0x130>
  {
    /* Enable the Peripheral */
    __HAL_DAC_ENABLE(hdac, Channel);
 800413e:	68fb      	ldr	r3, [r7, #12]
 8004140:	681b      	ldr	r3, [r3, #0]
 8004142:	6819      	ldr	r1, [r3, #0]
 8004144:	68bb      	ldr	r3, [r7, #8]
 8004146:	f003 0310 	and.w	r3, r3, #16
 800414a:	2201      	movs	r2, #1
 800414c:	409a      	lsls	r2, r3
 800414e:	68fb      	ldr	r3, [r7, #12]
 8004150:	681b      	ldr	r3, [r3, #0]
 8004152:	430a      	orrs	r2, r1
 8004154:	601a      	str	r2, [r3, #0]
 8004156:	e005      	b.n	8004164 <HAL_DAC_Start_DMA+0x13c>
  }
  else
  {
    hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 8004158:	68fb      	ldr	r3, [r7, #12]
 800415a:	691b      	ldr	r3, [r3, #16]
 800415c:	f043 0204 	orr.w	r2, r3, #4
 8004160:	68fb      	ldr	r3, [r7, #12]
 8004162:	611a      	str	r2, [r3, #16]
  }

  /* Return function status */
  return status;
 8004164:	7dfb      	ldrb	r3, [r7, #23]
}
 8004166:	4618      	mov	r0, r3
 8004168:	3718      	adds	r7, #24
 800416a:	46bd      	mov	sp, r7
 800416c:	bd80      	pop	{r7, pc}
 800416e:	bf00      	nop
 8004170:	080042e9 	.word	0x080042e9
 8004174:	0800430b 	.word	0x0800430b
 8004178:	08004327 	.word	0x08004327
 800417c:	0800438b 	.word	0x0800438b
 8004180:	080043ad 	.word	0x080043ad
 8004184:	080043c9 	.word	0x080043c9

08004188 <HAL_DAC_Stop_DMA>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Stop_DMA(DAC_HandleTypeDef *hdac, uint32_t Channel)
{
 8004188:	b580      	push	{r7, lr}
 800418a:	b082      	sub	sp, #8
 800418c:	af00      	add	r7, sp, #0
 800418e:	6078      	str	r0, [r7, #4]
 8004190:	6039      	str	r1, [r7, #0]
  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 8004192:	687b      	ldr	r3, [r7, #4]
 8004194:	2b00      	cmp	r3, #0
 8004196:	d101      	bne.n	800419c <HAL_DAC_Stop_DMA+0x14>
  {
    return HAL_ERROR;
 8004198:	2301      	movs	r3, #1
 800419a:	e02e      	b.n	80041fa <HAL_DAC_Stop_DMA+0x72>

  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Disable the selected DAC channel DMA request */
  hdac->Instance->CR &= ~(DAC_CR_DMAEN1 << (Channel & 0x10UL));
 800419c:	687b      	ldr	r3, [r7, #4]
 800419e:	681b      	ldr	r3, [r3, #0]
 80041a0:	6819      	ldr	r1, [r3, #0]
 80041a2:	683b      	ldr	r3, [r7, #0]
 80041a4:	f003 0310 	and.w	r3, r3, #16
 80041a8:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80041ac:	fa02 f303 	lsl.w	r3, r2, r3
 80041b0:	43da      	mvns	r2, r3
 80041b2:	687b      	ldr	r3, [r7, #4]
 80041b4:	681b      	ldr	r3, [r3, #0]
 80041b6:	400a      	ands	r2, r1
 80041b8:	601a      	str	r2, [r3, #0]

  /* Disable the Peripheral */
  __HAL_DAC_DISABLE(hdac, Channel);
 80041ba:	687b      	ldr	r3, [r7, #4]
 80041bc:	681b      	ldr	r3, [r3, #0]
 80041be:	6819      	ldr	r1, [r3, #0]
 80041c0:	683b      	ldr	r3, [r7, #0]
 80041c2:	f003 0310 	and.w	r3, r3, #16
 80041c6:	2201      	movs	r2, #1
 80041c8:	fa02 f303 	lsl.w	r3, r2, r3
 80041cc:	43da      	mvns	r2, r3
 80041ce:	687b      	ldr	r3, [r7, #4]
 80041d0:	681b      	ldr	r3, [r3, #0]
 80041d2:	400a      	ands	r2, r1
 80041d4:	601a      	str	r2, [r3, #0]

  /* Disable the DMA Stream */

  /* Channel1 is used */
  if (Channel == DAC_CHANNEL_1)
 80041d6:	683b      	ldr	r3, [r7, #0]
 80041d8:	2b00      	cmp	r3, #0
 80041da:	d105      	bne.n	80041e8 <HAL_DAC_Stop_DMA+0x60>
  {
    /* Disable the DMA Stream */
    (void)HAL_DMA_Abort(hdac->DMA_Handle1);
 80041dc:	687b      	ldr	r3, [r7, #4]
 80041de:	689b      	ldr	r3, [r3, #8]
 80041e0:	4618      	mov	r0, r3
 80041e2:	f000 f9df 	bl	80045a4 <HAL_DMA_Abort>
 80041e6:	e004      	b.n	80041f2 <HAL_DAC_Stop_DMA+0x6a>
  }

  else /* Channel2 is used for */
  {
    /* Disable the DMA Stream */
    (void)HAL_DMA_Abort(hdac->DMA_Handle2);
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	68db      	ldr	r3, [r3, #12]
 80041ec:	4618      	mov	r0, r3
 80041ee:	f000 f9d9 	bl	80045a4 <HAL_DMA_Abort>
#endif /* DAC_CR_DMAUDRIE2 */
  }


  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 80041f2:	687b      	ldr	r3, [r7, #4]
 80041f4:	2201      	movs	r2, #1
 80041f6:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 80041f8:	2300      	movs	r3, #0
}
 80041fa:	4618      	mov	r0, r3
 80041fc:	3708      	adds	r7, #8
 80041fe:	46bd      	mov	sp, r7
 8004200:	bd80      	pop	{r7, pc}

08004202 <HAL_DAC_ConvCpltCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_ConvCpltCallbackCh1(DAC_HandleTypeDef *hdac)
{
 8004202:	b480      	push	{r7}
 8004204:	b083      	sub	sp, #12
 8004206:	af00      	add	r7, sp, #0
 8004208:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_ConvCpltCallbackCh1 could be implemented in the user file
   */
}
 800420a:	bf00      	nop
 800420c:	370c      	adds	r7, #12
 800420e:	46bd      	mov	sp, r7
 8004210:	bc80      	pop	{r7}
 8004212:	4770      	bx	lr

08004214 <HAL_DAC_ConvHalfCpltCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_ConvHalfCpltCallbackCh1(DAC_HandleTypeDef *hdac)
{
 8004214:	b480      	push	{r7}
 8004216:	b083      	sub	sp, #12
 8004218:	af00      	add	r7, sp, #0
 800421a:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_ConvHalfCpltCallbackCh1 could be implemented in the user file
   */
}
 800421c:	bf00      	nop
 800421e:	370c      	adds	r7, #12
 8004220:	46bd      	mov	sp, r7
 8004222:	bc80      	pop	{r7}
 8004224:	4770      	bx	lr

08004226 <HAL_DAC_ErrorCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_ErrorCallbackCh1(DAC_HandleTypeDef *hdac)
{
 8004226:	b480      	push	{r7}
 8004228:	b083      	sub	sp, #12
 800422a:	af00      	add	r7, sp, #0
 800422c:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_ErrorCallbackCh1 could be implemented in the user file
   */
}
 800422e:	bf00      	nop
 8004230:	370c      	adds	r7, #12
 8004232:	46bd      	mov	sp, r7
 8004234:	bc80      	pop	{r7}
 8004236:	4770      	bx	lr

08004238 <HAL_DAC_ConfigChannel>:
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef *hdac,
                                        const DAC_ChannelConfTypeDef *sConfig, uint32_t Channel)
{
 8004238:	b480      	push	{r7}
 800423a:	b089      	sub	sp, #36	; 0x24
 800423c:	af00      	add	r7, sp, #0
 800423e:	60f8      	str	r0, [r7, #12]
 8004240:	60b9      	str	r1, [r7, #8]
 8004242:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004244:	2300      	movs	r3, #0
 8004246:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpreg1;
  uint32_t tmpreg2;

  /* Check the DAC peripheral handle and channel configuration struct */
  if ((hdac == NULL) || (sConfig == NULL))
 8004248:	68fb      	ldr	r3, [r7, #12]
 800424a:	2b00      	cmp	r3, #0
 800424c:	d002      	beq.n	8004254 <HAL_DAC_ConfigChannel+0x1c>
 800424e:	68bb      	ldr	r3, [r7, #8]
 8004250:	2b00      	cmp	r3, #0
 8004252:	d101      	bne.n	8004258 <HAL_DAC_ConfigChannel+0x20>
  {
    return HAL_ERROR;
 8004254:	2301      	movs	r3, #1
 8004256:	e042      	b.n	80042de <HAL_DAC_ConfigChannel+0xa6>
  assert_param(IS_DAC_TRIGGER(sConfig->DAC_Trigger));
  assert_param(IS_DAC_OUTPUT_BUFFER_STATE(sConfig->DAC_OutputBuffer));
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 8004258:	68fb      	ldr	r3, [r7, #12]
 800425a:	795b      	ldrb	r3, [r3, #5]
 800425c:	2b01      	cmp	r3, #1
 800425e:	d101      	bne.n	8004264 <HAL_DAC_ConfigChannel+0x2c>
 8004260:	2302      	movs	r3, #2
 8004262:	e03c      	b.n	80042de <HAL_DAC_ConfigChannel+0xa6>
 8004264:	68fb      	ldr	r3, [r7, #12]
 8004266:	2201      	movs	r2, #1
 8004268:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 800426a:	68fb      	ldr	r3, [r7, #12]
 800426c:	2202      	movs	r2, #2
 800426e:	711a      	strb	r2, [r3, #4]

  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 8004270:	68fb      	ldr	r3, [r7, #12]
 8004272:	681b      	ldr	r3, [r3, #0]
 8004274:	681b      	ldr	r3, [r3, #0]
 8004276:	61bb      	str	r3, [r7, #24]
  /* Clear BOFFx, TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1 | DAC_CR_BOFF1))
               << (Channel & 0x10UL));
 8004278:	687b      	ldr	r3, [r7, #4]
 800427a:	f003 0310 	and.w	r3, r3, #16
 800427e:	f640 72fe 	movw	r2, #4094	; 0xffe
 8004282:	fa02 f303 	lsl.w	r3, r2, r3
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1 | DAC_CR_BOFF1))
 8004286:	43db      	mvns	r3, r3
 8004288:	69ba      	ldr	r2, [r7, #24]
 800428a:	4013      	ands	r3, r2
 800428c:	61bb      	str	r3, [r7, #24]
  /* Configure for the selected DAC channel: buffer output, trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  /* Set BOFFx bit according to DAC_OutputBuffer value */
  tmpreg2 = (sConfig->DAC_Trigger | sConfig->DAC_OutputBuffer);
 800428e:	68bb      	ldr	r3, [r7, #8]
 8004290:	681a      	ldr	r2, [r3, #0]
 8004292:	68bb      	ldr	r3, [r7, #8]
 8004294:	685b      	ldr	r3, [r3, #4]
 8004296:	4313      	orrs	r3, r2
 8004298:	617b      	str	r3, [r7, #20]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 800429a:	687b      	ldr	r3, [r7, #4]
 800429c:	f003 0310 	and.w	r3, r3, #16
 80042a0:	697a      	ldr	r2, [r7, #20]
 80042a2:	fa02 f303 	lsl.w	r3, r2, r3
 80042a6:	69ba      	ldr	r2, [r7, #24]
 80042a8:	4313      	orrs	r3, r2
 80042aa:	61bb      	str	r3, [r7, #24]
  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 80042ac:	68fb      	ldr	r3, [r7, #12]
 80042ae:	681b      	ldr	r3, [r3, #0]
 80042b0:	69ba      	ldr	r2, [r7, #24]
 80042b2:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  CLEAR_BIT(hdac->Instance->CR, (DAC_CR_WAVE1 << (Channel & 0x10UL)));
 80042b4:	68fb      	ldr	r3, [r7, #12]
 80042b6:	681b      	ldr	r3, [r3, #0]
 80042b8:	6819      	ldr	r1, [r3, #0]
 80042ba:	687b      	ldr	r3, [r7, #4]
 80042bc:	f003 0310 	and.w	r3, r3, #16
 80042c0:	22c0      	movs	r2, #192	; 0xc0
 80042c2:	fa02 f303 	lsl.w	r3, r2, r3
 80042c6:	43da      	mvns	r2, r3
 80042c8:	68fb      	ldr	r3, [r7, #12]
 80042ca:	681b      	ldr	r3, [r3, #0]
 80042cc:	400a      	ands	r2, r1
 80042ce:	601a      	str	r2, [r3, #0]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 80042d0:	68fb      	ldr	r3, [r7, #12]
 80042d2:	2201      	movs	r2, #1
 80042d4:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 80042d6:	68fb      	ldr	r3, [r7, #12]
 80042d8:	2200      	movs	r2, #0
 80042da:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return status;
 80042dc:	7ffb      	ldrb	r3, [r7, #31]
}
 80042de:	4618      	mov	r0, r3
 80042e0:	3724      	adds	r7, #36	; 0x24
 80042e2:	46bd      	mov	sp, r7
 80042e4:	bc80      	pop	{r7}
 80042e6:	4770      	bx	lr

080042e8 <DAC_DMAConvCpltCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAConvCpltCh1(DMA_HandleTypeDef *hdma)
{
 80042e8:	b580      	push	{r7, lr}
 80042ea:	b084      	sub	sp, #16
 80042ec:	af00      	add	r7, sp, #0
 80042ee:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80042f0:	687b      	ldr	r3, [r7, #4]
 80042f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80042f4:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvCpltCallbackCh1(hdac);
#else
  HAL_DAC_ConvCpltCallbackCh1(hdac);
 80042f6:	68f8      	ldr	r0, [r7, #12]
 80042f8:	f7ff ff83 	bl	8004202 <HAL_DAC_ConvCpltCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 80042fc:	68fb      	ldr	r3, [r7, #12]
 80042fe:	2201      	movs	r2, #1
 8004300:	711a      	strb	r2, [r3, #4]
}
 8004302:	bf00      	nop
 8004304:	3710      	adds	r7, #16
 8004306:	46bd      	mov	sp, r7
 8004308:	bd80      	pop	{r7, pc}

0800430a <DAC_DMAHalfConvCpltCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAHalfConvCpltCh1(DMA_HandleTypeDef *hdma)
{
 800430a:	b580      	push	{r7, lr}
 800430c:	b084      	sub	sp, #16
 800430e:	af00      	add	r7, sp, #0
 8004310:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004312:	687b      	ldr	r3, [r7, #4]
 8004314:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004316:	60fb      	str	r3, [r7, #12]
  /* Conversion complete callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvHalfCpltCallbackCh1(hdac);
#else
  HAL_DAC_ConvHalfCpltCallbackCh1(hdac);
 8004318:	68f8      	ldr	r0, [r7, #12]
 800431a:	f7ff ff7b 	bl	8004214 <HAL_DAC_ConvHalfCpltCallbackCh1>
#endif  /* USE_HAL_DAC_REGISTER_CALLBACKS */
}
 800431e:	bf00      	nop
 8004320:	3710      	adds	r7, #16
 8004322:	46bd      	mov	sp, r7
 8004324:	bd80      	pop	{r7, pc}

08004326 <DAC_DMAErrorCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAErrorCh1(DMA_HandleTypeDef *hdma)
{
 8004326:	b580      	push	{r7, lr}
 8004328:	b084      	sub	sp, #16
 800432a:	af00      	add	r7, sp, #0
 800432c:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800432e:	687b      	ldr	r3, [r7, #4]
 8004330:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004332:	60fb      	str	r3, [r7, #12]

  /* Set DAC error code to DMA error */
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 8004334:	68fb      	ldr	r3, [r7, #12]
 8004336:	691b      	ldr	r3, [r3, #16]
 8004338:	f043 0204 	orr.w	r2, r3, #4
 800433c:	68fb      	ldr	r3, [r7, #12]
 800433e:	611a      	str	r2, [r3, #16]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ErrorCallbackCh1(hdac);
#else
  HAL_DAC_ErrorCallbackCh1(hdac);
 8004340:	68f8      	ldr	r0, [r7, #12]
 8004342:	f7ff ff70 	bl	8004226 <HAL_DAC_ErrorCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 8004346:	68fb      	ldr	r3, [r7, #12]
 8004348:	2201      	movs	r2, #1
 800434a:	711a      	strb	r2, [r3, #4]
}
 800434c:	bf00      	nop
 800434e:	3710      	adds	r7, #16
 8004350:	46bd      	mov	sp, r7
 8004352:	bd80      	pop	{r7, pc}

08004354 <HAL_DACEx_ConvCpltCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ConvCpltCallbackCh2(DAC_HandleTypeDef *hdac)
{
 8004354:	b480      	push	{r7}
 8004356:	b083      	sub	sp, #12
 8004358:	af00      	add	r7, sp, #0
 800435a:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ConvCpltCallbackCh2 could be implemented in the user file
   */
}
 800435c:	bf00      	nop
 800435e:	370c      	adds	r7, #12
 8004360:	46bd      	mov	sp, r7
 8004362:	bc80      	pop	{r7}
 8004364:	4770      	bx	lr

08004366 <HAL_DACEx_ConvHalfCpltCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ConvHalfCpltCallbackCh2(DAC_HandleTypeDef *hdac)
{
 8004366:	b480      	push	{r7}
 8004368:	b083      	sub	sp, #12
 800436a:	af00      	add	r7, sp, #0
 800436c:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ConvHalfCpltCallbackCh2 could be implemented in the user file
   */
}
 800436e:	bf00      	nop
 8004370:	370c      	adds	r7, #12
 8004372:	46bd      	mov	sp, r7
 8004374:	bc80      	pop	{r7}
 8004376:	4770      	bx	lr

08004378 <HAL_DACEx_ErrorCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ErrorCallbackCh2(DAC_HandleTypeDef *hdac)
{
 8004378:	b480      	push	{r7}
 800437a:	b083      	sub	sp, #12
 800437c:	af00      	add	r7, sp, #0
 800437e:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ErrorCallbackCh2 could be implemented in the user file
   */
}
 8004380:	bf00      	nop
 8004382:	370c      	adds	r7, #12
 8004384:	46bd      	mov	sp, r7
 8004386:	bc80      	pop	{r7}
 8004388:	4770      	bx	lr

0800438a <DAC_DMAConvCpltCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAConvCpltCh2(DMA_HandleTypeDef *hdma)
{
 800438a:	b580      	push	{r7, lr}
 800438c:	b084      	sub	sp, #16
 800438e:	af00      	add	r7, sp, #0
 8004390:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004392:	687b      	ldr	r3, [r7, #4]
 8004394:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004396:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvCpltCallbackCh2(hdac);
#else
  HAL_DACEx_ConvCpltCallbackCh2(hdac);
 8004398:	68f8      	ldr	r0, [r7, #12]
 800439a:	f7ff ffdb 	bl	8004354 <HAL_DACEx_ConvCpltCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 800439e:	68fb      	ldr	r3, [r7, #12]
 80043a0:	2201      	movs	r2, #1
 80043a2:	711a      	strb	r2, [r3, #4]
}
 80043a4:	bf00      	nop
 80043a6:	3710      	adds	r7, #16
 80043a8:	46bd      	mov	sp, r7
 80043aa:	bd80      	pop	{r7, pc}

080043ac <DAC_DMAHalfConvCpltCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAHalfConvCpltCh2(DMA_HandleTypeDef *hdma)
{
 80043ac:	b580      	push	{r7, lr}
 80043ae:	b084      	sub	sp, #16
 80043b0:	af00      	add	r7, sp, #0
 80043b2:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80043b4:	687b      	ldr	r3, [r7, #4]
 80043b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80043b8:	60fb      	str	r3, [r7, #12]
  /* Conversion complete callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvHalfCpltCallbackCh2(hdac);
#else
  HAL_DACEx_ConvHalfCpltCallbackCh2(hdac);
 80043ba:	68f8      	ldr	r0, [r7, #12]
 80043bc:	f7ff ffd3 	bl	8004366 <HAL_DACEx_ConvHalfCpltCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
}
 80043c0:	bf00      	nop
 80043c2:	3710      	adds	r7, #16
 80043c4:	46bd      	mov	sp, r7
 80043c6:	bd80      	pop	{r7, pc}

080043c8 <DAC_DMAErrorCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAErrorCh2(DMA_HandleTypeDef *hdma)
{
 80043c8:	b580      	push	{r7, lr}
 80043ca:	b084      	sub	sp, #16
 80043cc:	af00      	add	r7, sp, #0
 80043ce:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80043d0:	687b      	ldr	r3, [r7, #4]
 80043d2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80043d4:	60fb      	str	r3, [r7, #12]

  /* Set DAC error code to DMA error */
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 80043d6:	68fb      	ldr	r3, [r7, #12]
 80043d8:	691b      	ldr	r3, [r3, #16]
 80043da:	f043 0204 	orr.w	r2, r3, #4
 80043de:	68fb      	ldr	r3, [r7, #12]
 80043e0:	611a      	str	r2, [r3, #16]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ErrorCallbackCh2(hdac);
#else
  HAL_DACEx_ErrorCallbackCh2(hdac);
 80043e2:	68f8      	ldr	r0, [r7, #12]
 80043e4:	f7ff ffc8 	bl	8004378 <HAL_DACEx_ErrorCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 80043e8:	68fb      	ldr	r3, [r7, #12]
 80043ea:	2201      	movs	r2, #1
 80043ec:	711a      	strb	r2, [r3, #4]
}
 80043ee:	bf00      	nop
 80043f0:	3710      	adds	r7, #16
 80043f2:	46bd      	mov	sp, r7
 80043f4:	bd80      	pop	{r7, pc}
	...

080043f8 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80043f8:	b480      	push	{r7}
 80043fa:	b085      	sub	sp, #20
 80043fc:	af00      	add	r7, sp, #0
 80043fe:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8004400:	2300      	movs	r3, #0
 8004402:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8004404:	687b      	ldr	r3, [r7, #4]
 8004406:	2b00      	cmp	r3, #0
 8004408:	d101      	bne.n	800440e <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 800440a:	2301      	movs	r3, #1
 800440c:	e059      	b.n	80044c2 <HAL_DMA_Init+0xca>
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

#if defined (DMA2)
  /* calculation of the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 800440e:	687b      	ldr	r3, [r7, #4]
 8004410:	681b      	ldr	r3, [r3, #0]
 8004412:	461a      	mov	r2, r3
 8004414:	4b2d      	ldr	r3, [pc, #180]	; (80044cc <HAL_DMA_Init+0xd4>)
 8004416:	429a      	cmp	r2, r3
 8004418:	d80f      	bhi.n	800443a <HAL_DMA_Init+0x42>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 800441a:	687b      	ldr	r3, [r7, #4]
 800441c:	681b      	ldr	r3, [r3, #0]
 800441e:	461a      	mov	r2, r3
 8004420:	4b2b      	ldr	r3, [pc, #172]	; (80044d0 <HAL_DMA_Init+0xd8>)
 8004422:	4413      	add	r3, r2
 8004424:	4a2b      	ldr	r2, [pc, #172]	; (80044d4 <HAL_DMA_Init+0xdc>)
 8004426:	fba2 2303 	umull	r2, r3, r2, r3
 800442a:	091b      	lsrs	r3, r3, #4
 800442c:	009a      	lsls	r2, r3, #2
 800442e:	687b      	ldr	r3, [r7, #4]
 8004430:	641a      	str	r2, [r3, #64]	; 0x40
    hdma->DmaBaseAddress = DMA1;
 8004432:	687b      	ldr	r3, [r7, #4]
 8004434:	4a28      	ldr	r2, [pc, #160]	; (80044d8 <HAL_DMA_Init+0xe0>)
 8004436:	63da      	str	r2, [r3, #60]	; 0x3c
 8004438:	e00e      	b.n	8004458 <HAL_DMA_Init+0x60>
  }
  else 
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 800443a:	687b      	ldr	r3, [r7, #4]
 800443c:	681b      	ldr	r3, [r3, #0]
 800443e:	461a      	mov	r2, r3
 8004440:	4b26      	ldr	r3, [pc, #152]	; (80044dc <HAL_DMA_Init+0xe4>)
 8004442:	4413      	add	r3, r2
 8004444:	4a23      	ldr	r2, [pc, #140]	; (80044d4 <HAL_DMA_Init+0xdc>)
 8004446:	fba2 2303 	umull	r2, r3, r2, r3
 800444a:	091b      	lsrs	r3, r3, #4
 800444c:	009a      	lsls	r2, r3, #2
 800444e:	687b      	ldr	r3, [r7, #4]
 8004450:	641a      	str	r2, [r3, #64]	; 0x40
    hdma->DmaBaseAddress = DMA2;
 8004452:	687b      	ldr	r3, [r7, #4]
 8004454:	4a22      	ldr	r2, [pc, #136]	; (80044e0 <HAL_DMA_Init+0xe8>)
 8004456:	63da      	str	r2, [r3, #60]	; 0x3c
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
  hdma->DmaBaseAddress = DMA1;
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8004458:	687b      	ldr	r3, [r7, #4]
 800445a:	2202      	movs	r2, #2
 800445c:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8004460:	687b      	ldr	r3, [r7, #4]
 8004462:	681b      	ldr	r3, [r3, #0]
 8004464:	681b      	ldr	r3, [r3, #0]
 8004466:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8004468:	68fb      	ldr	r3, [r7, #12]
 800446a:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 800446e:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 8004472:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8004474:	687b      	ldr	r3, [r7, #4]
 8004476:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004478:	687b      	ldr	r3, [r7, #4]
 800447a:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 800447c:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800447e:	687b      	ldr	r3, [r7, #4]
 8004480:	68db      	ldr	r3, [r3, #12]
 8004482:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004484:	687b      	ldr	r3, [r7, #4]
 8004486:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004488:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800448a:	687b      	ldr	r3, [r7, #4]
 800448c:	695b      	ldr	r3, [r3, #20]
 800448e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004490:	687b      	ldr	r3, [r7, #4]
 8004492:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004494:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004496:	687b      	ldr	r3, [r7, #4]
 8004498:	69db      	ldr	r3, [r3, #28]
 800449a:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 800449c:	68fa      	ldr	r2, [r7, #12]
 800449e:	4313      	orrs	r3, r2
 80044a0:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 80044a2:	687b      	ldr	r3, [r7, #4]
 80044a4:	681b      	ldr	r3, [r3, #0]
 80044a6:	68fa      	ldr	r2, [r7, #12]
 80044a8:	601a      	str	r2, [r3, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80044aa:	687b      	ldr	r3, [r7, #4]
 80044ac:	2200      	movs	r2, #0
 80044ae:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 80044b0:	687b      	ldr	r3, [r7, #4]
 80044b2:	2201      	movs	r2, #1
 80044b4:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 80044b8:	687b      	ldr	r3, [r7, #4]
 80044ba:	2200      	movs	r2, #0
 80044bc:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 80044c0:	2300      	movs	r3, #0
}
 80044c2:	4618      	mov	r0, r3
 80044c4:	3714      	adds	r7, #20
 80044c6:	46bd      	mov	sp, r7
 80044c8:	bc80      	pop	{r7}
 80044ca:	4770      	bx	lr
 80044cc:	40020407 	.word	0x40020407
 80044d0:	bffdfff8 	.word	0xbffdfff8
 80044d4:	cccccccd 	.word	0xcccccccd
 80044d8:	40020000 	.word	0x40020000
 80044dc:	bffdfbf8 	.word	0xbffdfbf8
 80044e0:	40020400 	.word	0x40020400

080044e4 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80044e4:	b580      	push	{r7, lr}
 80044e6:	b086      	sub	sp, #24
 80044e8:	af00      	add	r7, sp, #0
 80044ea:	60f8      	str	r0, [r7, #12]
 80044ec:	60b9      	str	r1, [r7, #8]
 80044ee:	607a      	str	r2, [r7, #4]
 80044f0:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80044f2:	2300      	movs	r3, #0
 80044f4:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 80044f6:	68fb      	ldr	r3, [r7, #12]
 80044f8:	f893 3020 	ldrb.w	r3, [r3, #32]
 80044fc:	2b01      	cmp	r3, #1
 80044fe:	d101      	bne.n	8004504 <HAL_DMA_Start_IT+0x20>
 8004500:	2302      	movs	r3, #2
 8004502:	e04b      	b.n	800459c <HAL_DMA_Start_IT+0xb8>
 8004504:	68fb      	ldr	r3, [r7, #12]
 8004506:	2201      	movs	r2, #1
 8004508:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 800450c:	68fb      	ldr	r3, [r7, #12]
 800450e:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8004512:	b2db      	uxtb	r3, r3
 8004514:	2b01      	cmp	r3, #1
 8004516:	d13a      	bne.n	800458e <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8004518:	68fb      	ldr	r3, [r7, #12]
 800451a:	2202      	movs	r2, #2
 800451c:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004520:	68fb      	ldr	r3, [r7, #12]
 8004522:	2200      	movs	r2, #0
 8004524:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8004526:	68fb      	ldr	r3, [r7, #12]
 8004528:	681b      	ldr	r3, [r3, #0]
 800452a:	681a      	ldr	r2, [r3, #0]
 800452c:	68fb      	ldr	r3, [r7, #12]
 800452e:	681b      	ldr	r3, [r3, #0]
 8004530:	f022 0201 	bic.w	r2, r2, #1
 8004534:	601a      	str	r2, [r3, #0]
    
    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8004536:	683b      	ldr	r3, [r7, #0]
 8004538:	687a      	ldr	r2, [r7, #4]
 800453a:	68b9      	ldr	r1, [r7, #8]
 800453c:	68f8      	ldr	r0, [r7, #12]
 800453e:	f000 faa9 	bl	8004a94 <DMA_SetConfig>
    
    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback)
 8004542:	68fb      	ldr	r3, [r7, #12]
 8004544:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004546:	2b00      	cmp	r3, #0
 8004548:	d008      	beq.n	800455c <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800454a:	68fb      	ldr	r3, [r7, #12]
 800454c:	681b      	ldr	r3, [r3, #0]
 800454e:	681a      	ldr	r2, [r3, #0]
 8004550:	68fb      	ldr	r3, [r7, #12]
 8004552:	681b      	ldr	r3, [r3, #0]
 8004554:	f042 020e 	orr.w	r2, r2, #14
 8004558:	601a      	str	r2, [r3, #0]
 800455a:	e00f      	b.n	800457c <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800455c:	68fb      	ldr	r3, [r7, #12]
 800455e:	681b      	ldr	r3, [r3, #0]
 8004560:	681a      	ldr	r2, [r3, #0]
 8004562:	68fb      	ldr	r3, [r7, #12]
 8004564:	681b      	ldr	r3, [r3, #0]
 8004566:	f022 0204 	bic.w	r2, r2, #4
 800456a:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 800456c:	68fb      	ldr	r3, [r7, #12]
 800456e:	681b      	ldr	r3, [r3, #0]
 8004570:	681a      	ldr	r2, [r3, #0]
 8004572:	68fb      	ldr	r3, [r7, #12]
 8004574:	681b      	ldr	r3, [r3, #0]
 8004576:	f042 020a 	orr.w	r2, r2, #10
 800457a:	601a      	str	r2, [r3, #0]
    }
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 800457c:	68fb      	ldr	r3, [r7, #12]
 800457e:	681b      	ldr	r3, [r3, #0]
 8004580:	681a      	ldr	r2, [r3, #0]
 8004582:	68fb      	ldr	r3, [r7, #12]
 8004584:	681b      	ldr	r3, [r3, #0]
 8004586:	f042 0201 	orr.w	r2, r2, #1
 800458a:	601a      	str	r2, [r3, #0]
 800458c:	e005      	b.n	800459a <HAL_DMA_Start_IT+0xb6>
  }
  else
  {      
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 800458e:	68fb      	ldr	r3, [r7, #12]
 8004590:	2200      	movs	r2, #0
 8004592:	f883 2020 	strb.w	r2, [r3, #32]

    /* Remain BUSY */
    status = HAL_BUSY;
 8004596:	2302      	movs	r3, #2
 8004598:	75fb      	strb	r3, [r7, #23]
  }    
  return status;
 800459a:	7dfb      	ldrb	r3, [r7, #23]
}
 800459c:	4618      	mov	r0, r3
 800459e:	3718      	adds	r7, #24
 80045a0:	46bd      	mov	sp, r7
 80045a2:	bd80      	pop	{r7, pc}

080045a4 <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80045a4:	b480      	push	{r7}
 80045a6:	b085      	sub	sp, #20
 80045a8:	af00      	add	r7, sp, #0
 80045aa:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80045ac:	2300      	movs	r3, #0
 80045ae:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80045b0:	687b      	ldr	r3, [r7, #4]
 80045b2:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 80045b6:	b2db      	uxtb	r3, r3
 80045b8:	2b02      	cmp	r3, #2
 80045ba:	d008      	beq.n	80045ce <HAL_DMA_Abort+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80045bc:	687b      	ldr	r3, [r7, #4]
 80045be:	2204      	movs	r2, #4
 80045c0:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80045c2:	687b      	ldr	r3, [r7, #4]
 80045c4:	2200      	movs	r2, #0
 80045c6:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 80045ca:	2301      	movs	r3, #1
 80045cc:	e020      	b.n	8004610 <HAL_DMA_Abort+0x6c>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80045ce:	687b      	ldr	r3, [r7, #4]
 80045d0:	681b      	ldr	r3, [r3, #0]
 80045d2:	681a      	ldr	r2, [r3, #0]
 80045d4:	687b      	ldr	r3, [r7, #4]
 80045d6:	681b      	ldr	r3, [r3, #0]
 80045d8:	f022 020e 	bic.w	r2, r2, #14
 80045dc:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80045de:	687b      	ldr	r3, [r7, #4]
 80045e0:	681b      	ldr	r3, [r3, #0]
 80045e2:	681a      	ldr	r2, [r3, #0]
 80045e4:	687b      	ldr	r3, [r7, #4]
 80045e6:	681b      	ldr	r3, [r3, #0]
 80045e8:	f022 0201 	bic.w	r2, r2, #1
 80045ec:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 80045ee:	687b      	ldr	r3, [r7, #4]
 80045f0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80045f2:	687b      	ldr	r3, [r7, #4]
 80045f4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80045f6:	2101      	movs	r1, #1
 80045f8:	fa01 f202 	lsl.w	r2, r1, r2
 80045fc:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80045fe:	687b      	ldr	r3, [r7, #4]
 8004600:	2201      	movs	r2, #1
 8004602:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 8004606:	687b      	ldr	r3, [r7, #4]
 8004608:	2200      	movs	r2, #0
 800460a:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 800460e:	7bfb      	ldrb	r3, [r7, #15]
}
 8004610:	4618      	mov	r0, r3
 8004612:	3714      	adds	r7, #20
 8004614:	46bd      	mov	sp, r7
 8004616:	bc80      	pop	{r7}
 8004618:	4770      	bx	lr
	...

0800461c <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800461c:	b580      	push	{r7, lr}
 800461e:	b084      	sub	sp, #16
 8004620:	af00      	add	r7, sp, #0
 8004622:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8004624:	687b      	ldr	r3, [r7, #4]
 8004626:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004628:	681b      	ldr	r3, [r3, #0]
 800462a:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 800462c:	687b      	ldr	r3, [r7, #4]
 800462e:	681b      	ldr	r3, [r3, #0]
 8004630:	681b      	ldr	r3, [r3, #0]
 8004632:	60bb      	str	r3, [r7, #8]
  
  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 8004634:	687b      	ldr	r3, [r7, #4]
 8004636:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004638:	2204      	movs	r2, #4
 800463a:	409a      	lsls	r2, r3
 800463c:	68fb      	ldr	r3, [r7, #12]
 800463e:	4013      	ands	r3, r2
 8004640:	2b00      	cmp	r3, #0
 8004642:	f000 80f1 	beq.w	8004828 <HAL_DMA_IRQHandler+0x20c>
 8004646:	68bb      	ldr	r3, [r7, #8]
 8004648:	f003 0304 	and.w	r3, r3, #4
 800464c:	2b00      	cmp	r3, #0
 800464e:	f000 80eb 	beq.w	8004828 <HAL_DMA_IRQHandler+0x20c>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8004652:	687b      	ldr	r3, [r7, #4]
 8004654:	681b      	ldr	r3, [r3, #0]
 8004656:	681b      	ldr	r3, [r3, #0]
 8004658:	f003 0320 	and.w	r3, r3, #32
 800465c:	2b00      	cmp	r3, #0
 800465e:	d107      	bne.n	8004670 <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8004660:	687b      	ldr	r3, [r7, #4]
 8004662:	681b      	ldr	r3, [r3, #0]
 8004664:	681a      	ldr	r2, [r3, #0]
 8004666:	687b      	ldr	r3, [r7, #4]
 8004668:	681b      	ldr	r3, [r3, #0]
 800466a:	f022 0204 	bic.w	r2, r2, #4
 800466e:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8004670:	687b      	ldr	r3, [r7, #4]
 8004672:	681b      	ldr	r3, [r3, #0]
 8004674:	461a      	mov	r2, r3
 8004676:	4b5f      	ldr	r3, [pc, #380]	; (80047f4 <HAL_DMA_IRQHandler+0x1d8>)
 8004678:	429a      	cmp	r2, r3
 800467a:	d958      	bls.n	800472e <HAL_DMA_IRQHandler+0x112>
 800467c:	687b      	ldr	r3, [r7, #4]
 800467e:	681b      	ldr	r3, [r3, #0]
 8004680:	4a5d      	ldr	r2, [pc, #372]	; (80047f8 <HAL_DMA_IRQHandler+0x1dc>)
 8004682:	4293      	cmp	r3, r2
 8004684:	d04f      	beq.n	8004726 <HAL_DMA_IRQHandler+0x10a>
 8004686:	687b      	ldr	r3, [r7, #4]
 8004688:	681b      	ldr	r3, [r3, #0]
 800468a:	4a5c      	ldr	r2, [pc, #368]	; (80047fc <HAL_DMA_IRQHandler+0x1e0>)
 800468c:	4293      	cmp	r3, r2
 800468e:	d048      	beq.n	8004722 <HAL_DMA_IRQHandler+0x106>
 8004690:	687b      	ldr	r3, [r7, #4]
 8004692:	681b      	ldr	r3, [r3, #0]
 8004694:	4a5a      	ldr	r2, [pc, #360]	; (8004800 <HAL_DMA_IRQHandler+0x1e4>)
 8004696:	4293      	cmp	r3, r2
 8004698:	d040      	beq.n	800471c <HAL_DMA_IRQHandler+0x100>
 800469a:	687b      	ldr	r3, [r7, #4]
 800469c:	681b      	ldr	r3, [r3, #0]
 800469e:	4a59      	ldr	r2, [pc, #356]	; (8004804 <HAL_DMA_IRQHandler+0x1e8>)
 80046a0:	4293      	cmp	r3, r2
 80046a2:	d038      	beq.n	8004716 <HAL_DMA_IRQHandler+0xfa>
 80046a4:	687b      	ldr	r3, [r7, #4]
 80046a6:	681b      	ldr	r3, [r3, #0]
 80046a8:	4a57      	ldr	r2, [pc, #348]	; (8004808 <HAL_DMA_IRQHandler+0x1ec>)
 80046aa:	4293      	cmp	r3, r2
 80046ac:	d030      	beq.n	8004710 <HAL_DMA_IRQHandler+0xf4>
 80046ae:	687b      	ldr	r3, [r7, #4]
 80046b0:	681b      	ldr	r3, [r3, #0]
 80046b2:	4a56      	ldr	r2, [pc, #344]	; (800480c <HAL_DMA_IRQHandler+0x1f0>)
 80046b4:	4293      	cmp	r3, r2
 80046b6:	d028      	beq.n	800470a <HAL_DMA_IRQHandler+0xee>
 80046b8:	687b      	ldr	r3, [r7, #4]
 80046ba:	681b      	ldr	r3, [r3, #0]
 80046bc:	4a4d      	ldr	r2, [pc, #308]	; (80047f4 <HAL_DMA_IRQHandler+0x1d8>)
 80046be:	4293      	cmp	r3, r2
 80046c0:	d020      	beq.n	8004704 <HAL_DMA_IRQHandler+0xe8>
 80046c2:	687b      	ldr	r3, [r7, #4]
 80046c4:	681b      	ldr	r3, [r3, #0]
 80046c6:	4a52      	ldr	r2, [pc, #328]	; (8004810 <HAL_DMA_IRQHandler+0x1f4>)
 80046c8:	4293      	cmp	r3, r2
 80046ca:	d019      	beq.n	8004700 <HAL_DMA_IRQHandler+0xe4>
 80046cc:	687b      	ldr	r3, [r7, #4]
 80046ce:	681b      	ldr	r3, [r3, #0]
 80046d0:	4a50      	ldr	r2, [pc, #320]	; (8004814 <HAL_DMA_IRQHandler+0x1f8>)
 80046d2:	4293      	cmp	r3, r2
 80046d4:	d012      	beq.n	80046fc <HAL_DMA_IRQHandler+0xe0>
 80046d6:	687b      	ldr	r3, [r7, #4]
 80046d8:	681b      	ldr	r3, [r3, #0]
 80046da:	4a4f      	ldr	r2, [pc, #316]	; (8004818 <HAL_DMA_IRQHandler+0x1fc>)
 80046dc:	4293      	cmp	r3, r2
 80046de:	d00a      	beq.n	80046f6 <HAL_DMA_IRQHandler+0xda>
 80046e0:	687b      	ldr	r3, [r7, #4]
 80046e2:	681b      	ldr	r3, [r3, #0]
 80046e4:	4a4d      	ldr	r2, [pc, #308]	; (800481c <HAL_DMA_IRQHandler+0x200>)
 80046e6:	4293      	cmp	r3, r2
 80046e8:	d102      	bne.n	80046f0 <HAL_DMA_IRQHandler+0xd4>
 80046ea:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80046ee:	e01b      	b.n	8004728 <HAL_DMA_IRQHandler+0x10c>
 80046f0:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 80046f4:	e018      	b.n	8004728 <HAL_DMA_IRQHandler+0x10c>
 80046f6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80046fa:	e015      	b.n	8004728 <HAL_DMA_IRQHandler+0x10c>
 80046fc:	2340      	movs	r3, #64	; 0x40
 80046fe:	e013      	b.n	8004728 <HAL_DMA_IRQHandler+0x10c>
 8004700:	2304      	movs	r3, #4
 8004702:	e011      	b.n	8004728 <HAL_DMA_IRQHandler+0x10c>
 8004704:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8004708:	e00e      	b.n	8004728 <HAL_DMA_IRQHandler+0x10c>
 800470a:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800470e:	e00b      	b.n	8004728 <HAL_DMA_IRQHandler+0x10c>
 8004710:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8004714:	e008      	b.n	8004728 <HAL_DMA_IRQHandler+0x10c>
 8004716:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800471a:	e005      	b.n	8004728 <HAL_DMA_IRQHandler+0x10c>
 800471c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8004720:	e002      	b.n	8004728 <HAL_DMA_IRQHandler+0x10c>
 8004722:	2340      	movs	r3, #64	; 0x40
 8004724:	e000      	b.n	8004728 <HAL_DMA_IRQHandler+0x10c>
 8004726:	2304      	movs	r3, #4
 8004728:	4a3d      	ldr	r2, [pc, #244]	; (8004820 <HAL_DMA_IRQHandler+0x204>)
 800472a:	6053      	str	r3, [r2, #4]
 800472c:	e057      	b.n	80047de <HAL_DMA_IRQHandler+0x1c2>
 800472e:	687b      	ldr	r3, [r7, #4]
 8004730:	681b      	ldr	r3, [r3, #0]
 8004732:	4a31      	ldr	r2, [pc, #196]	; (80047f8 <HAL_DMA_IRQHandler+0x1dc>)
 8004734:	4293      	cmp	r3, r2
 8004736:	d04f      	beq.n	80047d8 <HAL_DMA_IRQHandler+0x1bc>
 8004738:	687b      	ldr	r3, [r7, #4]
 800473a:	681b      	ldr	r3, [r3, #0]
 800473c:	4a2f      	ldr	r2, [pc, #188]	; (80047fc <HAL_DMA_IRQHandler+0x1e0>)
 800473e:	4293      	cmp	r3, r2
 8004740:	d048      	beq.n	80047d4 <HAL_DMA_IRQHandler+0x1b8>
 8004742:	687b      	ldr	r3, [r7, #4]
 8004744:	681b      	ldr	r3, [r3, #0]
 8004746:	4a2e      	ldr	r2, [pc, #184]	; (8004800 <HAL_DMA_IRQHandler+0x1e4>)
 8004748:	4293      	cmp	r3, r2
 800474a:	d040      	beq.n	80047ce <HAL_DMA_IRQHandler+0x1b2>
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	681b      	ldr	r3, [r3, #0]
 8004750:	4a2c      	ldr	r2, [pc, #176]	; (8004804 <HAL_DMA_IRQHandler+0x1e8>)
 8004752:	4293      	cmp	r3, r2
 8004754:	d038      	beq.n	80047c8 <HAL_DMA_IRQHandler+0x1ac>
 8004756:	687b      	ldr	r3, [r7, #4]
 8004758:	681b      	ldr	r3, [r3, #0]
 800475a:	4a2b      	ldr	r2, [pc, #172]	; (8004808 <HAL_DMA_IRQHandler+0x1ec>)
 800475c:	4293      	cmp	r3, r2
 800475e:	d030      	beq.n	80047c2 <HAL_DMA_IRQHandler+0x1a6>
 8004760:	687b      	ldr	r3, [r7, #4]
 8004762:	681b      	ldr	r3, [r3, #0]
 8004764:	4a29      	ldr	r2, [pc, #164]	; (800480c <HAL_DMA_IRQHandler+0x1f0>)
 8004766:	4293      	cmp	r3, r2
 8004768:	d028      	beq.n	80047bc <HAL_DMA_IRQHandler+0x1a0>
 800476a:	687b      	ldr	r3, [r7, #4]
 800476c:	681b      	ldr	r3, [r3, #0]
 800476e:	4a21      	ldr	r2, [pc, #132]	; (80047f4 <HAL_DMA_IRQHandler+0x1d8>)
 8004770:	4293      	cmp	r3, r2
 8004772:	d020      	beq.n	80047b6 <HAL_DMA_IRQHandler+0x19a>
 8004774:	687b      	ldr	r3, [r7, #4]
 8004776:	681b      	ldr	r3, [r3, #0]
 8004778:	4a25      	ldr	r2, [pc, #148]	; (8004810 <HAL_DMA_IRQHandler+0x1f4>)
 800477a:	4293      	cmp	r3, r2
 800477c:	d019      	beq.n	80047b2 <HAL_DMA_IRQHandler+0x196>
 800477e:	687b      	ldr	r3, [r7, #4]
 8004780:	681b      	ldr	r3, [r3, #0]
 8004782:	4a24      	ldr	r2, [pc, #144]	; (8004814 <HAL_DMA_IRQHandler+0x1f8>)
 8004784:	4293      	cmp	r3, r2
 8004786:	d012      	beq.n	80047ae <HAL_DMA_IRQHandler+0x192>
 8004788:	687b      	ldr	r3, [r7, #4]
 800478a:	681b      	ldr	r3, [r3, #0]
 800478c:	4a22      	ldr	r2, [pc, #136]	; (8004818 <HAL_DMA_IRQHandler+0x1fc>)
 800478e:	4293      	cmp	r3, r2
 8004790:	d00a      	beq.n	80047a8 <HAL_DMA_IRQHandler+0x18c>
 8004792:	687b      	ldr	r3, [r7, #4]
 8004794:	681b      	ldr	r3, [r3, #0]
 8004796:	4a21      	ldr	r2, [pc, #132]	; (800481c <HAL_DMA_IRQHandler+0x200>)
 8004798:	4293      	cmp	r3, r2
 800479a:	d102      	bne.n	80047a2 <HAL_DMA_IRQHandler+0x186>
 800479c:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80047a0:	e01b      	b.n	80047da <HAL_DMA_IRQHandler+0x1be>
 80047a2:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 80047a6:	e018      	b.n	80047da <HAL_DMA_IRQHandler+0x1be>
 80047a8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80047ac:	e015      	b.n	80047da <HAL_DMA_IRQHandler+0x1be>
 80047ae:	2340      	movs	r3, #64	; 0x40
 80047b0:	e013      	b.n	80047da <HAL_DMA_IRQHandler+0x1be>
 80047b2:	2304      	movs	r3, #4
 80047b4:	e011      	b.n	80047da <HAL_DMA_IRQHandler+0x1be>
 80047b6:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 80047ba:	e00e      	b.n	80047da <HAL_DMA_IRQHandler+0x1be>
 80047bc:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80047c0:	e00b      	b.n	80047da <HAL_DMA_IRQHandler+0x1be>
 80047c2:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 80047c6:	e008      	b.n	80047da <HAL_DMA_IRQHandler+0x1be>
 80047c8:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80047cc:	e005      	b.n	80047da <HAL_DMA_IRQHandler+0x1be>
 80047ce:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80047d2:	e002      	b.n	80047da <HAL_DMA_IRQHandler+0x1be>
 80047d4:	2340      	movs	r3, #64	; 0x40
 80047d6:	e000      	b.n	80047da <HAL_DMA_IRQHandler+0x1be>
 80047d8:	2304      	movs	r3, #4
 80047da:	4a12      	ldr	r2, [pc, #72]	; (8004824 <HAL_DMA_IRQHandler+0x208>)
 80047dc:	6053      	str	r3, [r2, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 80047de:	687b      	ldr	r3, [r7, #4]
 80047e0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80047e2:	2b00      	cmp	r3, #0
 80047e4:	f000 8136 	beq.w	8004a54 <HAL_DMA_IRQHandler+0x438>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 80047e8:	687b      	ldr	r3, [r7, #4]
 80047ea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80047ec:	6878      	ldr	r0, [r7, #4]
 80047ee:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 80047f0:	e130      	b.n	8004a54 <HAL_DMA_IRQHandler+0x438>
 80047f2:	bf00      	nop
 80047f4:	40020080 	.word	0x40020080
 80047f8:	40020008 	.word	0x40020008
 80047fc:	4002001c 	.word	0x4002001c
 8004800:	40020030 	.word	0x40020030
 8004804:	40020044 	.word	0x40020044
 8004808:	40020058 	.word	0x40020058
 800480c:	4002006c 	.word	0x4002006c
 8004810:	40020408 	.word	0x40020408
 8004814:	4002041c 	.word	0x4002041c
 8004818:	40020430 	.word	0x40020430
 800481c:	40020444 	.word	0x40020444
 8004820:	40020400 	.word	0x40020400
 8004824:	40020000 	.word	0x40020000
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 8004828:	687b      	ldr	r3, [r7, #4]
 800482a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800482c:	2202      	movs	r2, #2
 800482e:	409a      	lsls	r2, r3
 8004830:	68fb      	ldr	r3, [r7, #12]
 8004832:	4013      	ands	r3, r2
 8004834:	2b00      	cmp	r3, #0
 8004836:	f000 80dd 	beq.w	80049f4 <HAL_DMA_IRQHandler+0x3d8>
 800483a:	68bb      	ldr	r3, [r7, #8]
 800483c:	f003 0302 	and.w	r3, r3, #2
 8004840:	2b00      	cmp	r3, #0
 8004842:	f000 80d7 	beq.w	80049f4 <HAL_DMA_IRQHandler+0x3d8>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8004846:	687b      	ldr	r3, [r7, #4]
 8004848:	681b      	ldr	r3, [r3, #0]
 800484a:	681b      	ldr	r3, [r3, #0]
 800484c:	f003 0320 	and.w	r3, r3, #32
 8004850:	2b00      	cmp	r3, #0
 8004852:	d10b      	bne.n	800486c <HAL_DMA_IRQHandler+0x250>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 8004854:	687b      	ldr	r3, [r7, #4]
 8004856:	681b      	ldr	r3, [r3, #0]
 8004858:	681a      	ldr	r2, [r3, #0]
 800485a:	687b      	ldr	r3, [r7, #4]
 800485c:	681b      	ldr	r3, [r3, #0]
 800485e:	f022 020a 	bic.w	r2, r2, #10
 8004862:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8004864:	687b      	ldr	r3, [r7, #4]
 8004866:	2201      	movs	r2, #1
 8004868:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    }
    /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 800486c:	687b      	ldr	r3, [r7, #4]
 800486e:	681b      	ldr	r3, [r3, #0]
 8004870:	461a      	mov	r2, r3
 8004872:	4b7b      	ldr	r3, [pc, #492]	; (8004a60 <HAL_DMA_IRQHandler+0x444>)
 8004874:	429a      	cmp	r2, r3
 8004876:	d958      	bls.n	800492a <HAL_DMA_IRQHandler+0x30e>
 8004878:	687b      	ldr	r3, [r7, #4]
 800487a:	681b      	ldr	r3, [r3, #0]
 800487c:	4a79      	ldr	r2, [pc, #484]	; (8004a64 <HAL_DMA_IRQHandler+0x448>)
 800487e:	4293      	cmp	r3, r2
 8004880:	d04f      	beq.n	8004922 <HAL_DMA_IRQHandler+0x306>
 8004882:	687b      	ldr	r3, [r7, #4]
 8004884:	681b      	ldr	r3, [r3, #0]
 8004886:	4a78      	ldr	r2, [pc, #480]	; (8004a68 <HAL_DMA_IRQHandler+0x44c>)
 8004888:	4293      	cmp	r3, r2
 800488a:	d048      	beq.n	800491e <HAL_DMA_IRQHandler+0x302>
 800488c:	687b      	ldr	r3, [r7, #4]
 800488e:	681b      	ldr	r3, [r3, #0]
 8004890:	4a76      	ldr	r2, [pc, #472]	; (8004a6c <HAL_DMA_IRQHandler+0x450>)
 8004892:	4293      	cmp	r3, r2
 8004894:	d040      	beq.n	8004918 <HAL_DMA_IRQHandler+0x2fc>
 8004896:	687b      	ldr	r3, [r7, #4]
 8004898:	681b      	ldr	r3, [r3, #0]
 800489a:	4a75      	ldr	r2, [pc, #468]	; (8004a70 <HAL_DMA_IRQHandler+0x454>)
 800489c:	4293      	cmp	r3, r2
 800489e:	d038      	beq.n	8004912 <HAL_DMA_IRQHandler+0x2f6>
 80048a0:	687b      	ldr	r3, [r7, #4]
 80048a2:	681b      	ldr	r3, [r3, #0]
 80048a4:	4a73      	ldr	r2, [pc, #460]	; (8004a74 <HAL_DMA_IRQHandler+0x458>)
 80048a6:	4293      	cmp	r3, r2
 80048a8:	d030      	beq.n	800490c <HAL_DMA_IRQHandler+0x2f0>
 80048aa:	687b      	ldr	r3, [r7, #4]
 80048ac:	681b      	ldr	r3, [r3, #0]
 80048ae:	4a72      	ldr	r2, [pc, #456]	; (8004a78 <HAL_DMA_IRQHandler+0x45c>)
 80048b0:	4293      	cmp	r3, r2
 80048b2:	d028      	beq.n	8004906 <HAL_DMA_IRQHandler+0x2ea>
 80048b4:	687b      	ldr	r3, [r7, #4]
 80048b6:	681b      	ldr	r3, [r3, #0]
 80048b8:	4a69      	ldr	r2, [pc, #420]	; (8004a60 <HAL_DMA_IRQHandler+0x444>)
 80048ba:	4293      	cmp	r3, r2
 80048bc:	d020      	beq.n	8004900 <HAL_DMA_IRQHandler+0x2e4>
 80048be:	687b      	ldr	r3, [r7, #4]
 80048c0:	681b      	ldr	r3, [r3, #0]
 80048c2:	4a6e      	ldr	r2, [pc, #440]	; (8004a7c <HAL_DMA_IRQHandler+0x460>)
 80048c4:	4293      	cmp	r3, r2
 80048c6:	d019      	beq.n	80048fc <HAL_DMA_IRQHandler+0x2e0>
 80048c8:	687b      	ldr	r3, [r7, #4]
 80048ca:	681b      	ldr	r3, [r3, #0]
 80048cc:	4a6c      	ldr	r2, [pc, #432]	; (8004a80 <HAL_DMA_IRQHandler+0x464>)
 80048ce:	4293      	cmp	r3, r2
 80048d0:	d012      	beq.n	80048f8 <HAL_DMA_IRQHandler+0x2dc>
 80048d2:	687b      	ldr	r3, [r7, #4]
 80048d4:	681b      	ldr	r3, [r3, #0]
 80048d6:	4a6b      	ldr	r2, [pc, #428]	; (8004a84 <HAL_DMA_IRQHandler+0x468>)
 80048d8:	4293      	cmp	r3, r2
 80048da:	d00a      	beq.n	80048f2 <HAL_DMA_IRQHandler+0x2d6>
 80048dc:	687b      	ldr	r3, [r7, #4]
 80048de:	681b      	ldr	r3, [r3, #0]
 80048e0:	4a69      	ldr	r2, [pc, #420]	; (8004a88 <HAL_DMA_IRQHandler+0x46c>)
 80048e2:	4293      	cmp	r3, r2
 80048e4:	d102      	bne.n	80048ec <HAL_DMA_IRQHandler+0x2d0>
 80048e6:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80048ea:	e01b      	b.n	8004924 <HAL_DMA_IRQHandler+0x308>
 80048ec:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80048f0:	e018      	b.n	8004924 <HAL_DMA_IRQHandler+0x308>
 80048f2:	f44f 7300 	mov.w	r3, #512	; 0x200
 80048f6:	e015      	b.n	8004924 <HAL_DMA_IRQHandler+0x308>
 80048f8:	2320      	movs	r3, #32
 80048fa:	e013      	b.n	8004924 <HAL_DMA_IRQHandler+0x308>
 80048fc:	2302      	movs	r3, #2
 80048fe:	e011      	b.n	8004924 <HAL_DMA_IRQHandler+0x308>
 8004900:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8004904:	e00e      	b.n	8004924 <HAL_DMA_IRQHandler+0x308>
 8004906:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 800490a:	e00b      	b.n	8004924 <HAL_DMA_IRQHandler+0x308>
 800490c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8004910:	e008      	b.n	8004924 <HAL_DMA_IRQHandler+0x308>
 8004912:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8004916:	e005      	b.n	8004924 <HAL_DMA_IRQHandler+0x308>
 8004918:	f44f 7300 	mov.w	r3, #512	; 0x200
 800491c:	e002      	b.n	8004924 <HAL_DMA_IRQHandler+0x308>
 800491e:	2320      	movs	r3, #32
 8004920:	e000      	b.n	8004924 <HAL_DMA_IRQHandler+0x308>
 8004922:	2302      	movs	r3, #2
 8004924:	4a59      	ldr	r2, [pc, #356]	; (8004a8c <HAL_DMA_IRQHandler+0x470>)
 8004926:	6053      	str	r3, [r2, #4]
 8004928:	e057      	b.n	80049da <HAL_DMA_IRQHandler+0x3be>
 800492a:	687b      	ldr	r3, [r7, #4]
 800492c:	681b      	ldr	r3, [r3, #0]
 800492e:	4a4d      	ldr	r2, [pc, #308]	; (8004a64 <HAL_DMA_IRQHandler+0x448>)
 8004930:	4293      	cmp	r3, r2
 8004932:	d04f      	beq.n	80049d4 <HAL_DMA_IRQHandler+0x3b8>
 8004934:	687b      	ldr	r3, [r7, #4]
 8004936:	681b      	ldr	r3, [r3, #0]
 8004938:	4a4b      	ldr	r2, [pc, #300]	; (8004a68 <HAL_DMA_IRQHandler+0x44c>)
 800493a:	4293      	cmp	r3, r2
 800493c:	d048      	beq.n	80049d0 <HAL_DMA_IRQHandler+0x3b4>
 800493e:	687b      	ldr	r3, [r7, #4]
 8004940:	681b      	ldr	r3, [r3, #0]
 8004942:	4a4a      	ldr	r2, [pc, #296]	; (8004a6c <HAL_DMA_IRQHandler+0x450>)
 8004944:	4293      	cmp	r3, r2
 8004946:	d040      	beq.n	80049ca <HAL_DMA_IRQHandler+0x3ae>
 8004948:	687b      	ldr	r3, [r7, #4]
 800494a:	681b      	ldr	r3, [r3, #0]
 800494c:	4a48      	ldr	r2, [pc, #288]	; (8004a70 <HAL_DMA_IRQHandler+0x454>)
 800494e:	4293      	cmp	r3, r2
 8004950:	d038      	beq.n	80049c4 <HAL_DMA_IRQHandler+0x3a8>
 8004952:	687b      	ldr	r3, [r7, #4]
 8004954:	681b      	ldr	r3, [r3, #0]
 8004956:	4a47      	ldr	r2, [pc, #284]	; (8004a74 <HAL_DMA_IRQHandler+0x458>)
 8004958:	4293      	cmp	r3, r2
 800495a:	d030      	beq.n	80049be <HAL_DMA_IRQHandler+0x3a2>
 800495c:	687b      	ldr	r3, [r7, #4]
 800495e:	681b      	ldr	r3, [r3, #0]
 8004960:	4a45      	ldr	r2, [pc, #276]	; (8004a78 <HAL_DMA_IRQHandler+0x45c>)
 8004962:	4293      	cmp	r3, r2
 8004964:	d028      	beq.n	80049b8 <HAL_DMA_IRQHandler+0x39c>
 8004966:	687b      	ldr	r3, [r7, #4]
 8004968:	681b      	ldr	r3, [r3, #0]
 800496a:	4a3d      	ldr	r2, [pc, #244]	; (8004a60 <HAL_DMA_IRQHandler+0x444>)
 800496c:	4293      	cmp	r3, r2
 800496e:	d020      	beq.n	80049b2 <HAL_DMA_IRQHandler+0x396>
 8004970:	687b      	ldr	r3, [r7, #4]
 8004972:	681b      	ldr	r3, [r3, #0]
 8004974:	4a41      	ldr	r2, [pc, #260]	; (8004a7c <HAL_DMA_IRQHandler+0x460>)
 8004976:	4293      	cmp	r3, r2
 8004978:	d019      	beq.n	80049ae <HAL_DMA_IRQHandler+0x392>
 800497a:	687b      	ldr	r3, [r7, #4]
 800497c:	681b      	ldr	r3, [r3, #0]
 800497e:	4a40      	ldr	r2, [pc, #256]	; (8004a80 <HAL_DMA_IRQHandler+0x464>)
 8004980:	4293      	cmp	r3, r2
 8004982:	d012      	beq.n	80049aa <HAL_DMA_IRQHandler+0x38e>
 8004984:	687b      	ldr	r3, [r7, #4]
 8004986:	681b      	ldr	r3, [r3, #0]
 8004988:	4a3e      	ldr	r2, [pc, #248]	; (8004a84 <HAL_DMA_IRQHandler+0x468>)
 800498a:	4293      	cmp	r3, r2
 800498c:	d00a      	beq.n	80049a4 <HAL_DMA_IRQHandler+0x388>
 800498e:	687b      	ldr	r3, [r7, #4]
 8004990:	681b      	ldr	r3, [r3, #0]
 8004992:	4a3d      	ldr	r2, [pc, #244]	; (8004a88 <HAL_DMA_IRQHandler+0x46c>)
 8004994:	4293      	cmp	r3, r2
 8004996:	d102      	bne.n	800499e <HAL_DMA_IRQHandler+0x382>
 8004998:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800499c:	e01b      	b.n	80049d6 <HAL_DMA_IRQHandler+0x3ba>
 800499e:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80049a2:	e018      	b.n	80049d6 <HAL_DMA_IRQHandler+0x3ba>
 80049a4:	f44f 7300 	mov.w	r3, #512	; 0x200
 80049a8:	e015      	b.n	80049d6 <HAL_DMA_IRQHandler+0x3ba>
 80049aa:	2320      	movs	r3, #32
 80049ac:	e013      	b.n	80049d6 <HAL_DMA_IRQHandler+0x3ba>
 80049ae:	2302      	movs	r3, #2
 80049b0:	e011      	b.n	80049d6 <HAL_DMA_IRQHandler+0x3ba>
 80049b2:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80049b6:	e00e      	b.n	80049d6 <HAL_DMA_IRQHandler+0x3ba>
 80049b8:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 80049bc:	e00b      	b.n	80049d6 <HAL_DMA_IRQHandler+0x3ba>
 80049be:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80049c2:	e008      	b.n	80049d6 <HAL_DMA_IRQHandler+0x3ba>
 80049c4:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80049c8:	e005      	b.n	80049d6 <HAL_DMA_IRQHandler+0x3ba>
 80049ca:	f44f 7300 	mov.w	r3, #512	; 0x200
 80049ce:	e002      	b.n	80049d6 <HAL_DMA_IRQHandler+0x3ba>
 80049d0:	2320      	movs	r3, #32
 80049d2:	e000      	b.n	80049d6 <HAL_DMA_IRQHandler+0x3ba>
 80049d4:	2302      	movs	r3, #2
 80049d6:	4a2e      	ldr	r2, [pc, #184]	; (8004a90 <HAL_DMA_IRQHandler+0x474>)
 80049d8:	6053      	str	r3, [r2, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80049da:	687b      	ldr	r3, [r7, #4]
 80049dc:	2200      	movs	r2, #0
 80049de:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 80049e2:	687b      	ldr	r3, [r7, #4]
 80049e4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80049e6:	2b00      	cmp	r3, #0
 80049e8:	d034      	beq.n	8004a54 <HAL_DMA_IRQHandler+0x438>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 80049ea:	687b      	ldr	r3, [r7, #4]
 80049ec:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80049ee:	6878      	ldr	r0, [r7, #4]
 80049f0:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 80049f2:	e02f      	b.n	8004a54 <HAL_DMA_IRQHandler+0x438>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 80049f4:	687b      	ldr	r3, [r7, #4]
 80049f6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80049f8:	2208      	movs	r2, #8
 80049fa:	409a      	lsls	r2, r3
 80049fc:	68fb      	ldr	r3, [r7, #12]
 80049fe:	4013      	ands	r3, r2
 8004a00:	2b00      	cmp	r3, #0
 8004a02:	d028      	beq.n	8004a56 <HAL_DMA_IRQHandler+0x43a>
 8004a04:	68bb      	ldr	r3, [r7, #8]
 8004a06:	f003 0308 	and.w	r3, r3, #8
 8004a0a:	2b00      	cmp	r3, #0
 8004a0c:	d023      	beq.n	8004a56 <HAL_DMA_IRQHandler+0x43a>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004a0e:	687b      	ldr	r3, [r7, #4]
 8004a10:	681b      	ldr	r3, [r3, #0]
 8004a12:	681a      	ldr	r2, [r3, #0]
 8004a14:	687b      	ldr	r3, [r7, #4]
 8004a16:	681b      	ldr	r3, [r3, #0]
 8004a18:	f022 020e 	bic.w	r2, r2, #14
 8004a1c:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8004a1e:	687b      	ldr	r3, [r7, #4]
 8004a20:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004a22:	687b      	ldr	r3, [r7, #4]
 8004a24:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004a26:	2101      	movs	r1, #1
 8004a28:	fa01 f202 	lsl.w	r2, r1, r2
 8004a2c:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8004a2e:	687b      	ldr	r3, [r7, #4]
 8004a30:	2201      	movs	r2, #1
 8004a32:	639a      	str	r2, [r3, #56]	; 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8004a34:	687b      	ldr	r3, [r7, #4]
 8004a36:	2201      	movs	r2, #1
 8004a38:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004a3c:	687b      	ldr	r3, [r7, #4]
 8004a3e:	2200      	movs	r2, #0
 8004a40:	f883 2020 	strb.w	r2, [r3, #32]

    if (hdma->XferErrorCallback != NULL)
 8004a44:	687b      	ldr	r3, [r7, #4]
 8004a46:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004a48:	2b00      	cmp	r3, #0
 8004a4a:	d004      	beq.n	8004a56 <HAL_DMA_IRQHandler+0x43a>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8004a4c:	687b      	ldr	r3, [r7, #4]
 8004a4e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004a50:	6878      	ldr	r0, [r7, #4]
 8004a52:	4798      	blx	r3
    }
  }
  return;
 8004a54:	bf00      	nop
 8004a56:	bf00      	nop
}
 8004a58:	3710      	adds	r7, #16
 8004a5a:	46bd      	mov	sp, r7
 8004a5c:	bd80      	pop	{r7, pc}
 8004a5e:	bf00      	nop
 8004a60:	40020080 	.word	0x40020080
 8004a64:	40020008 	.word	0x40020008
 8004a68:	4002001c 	.word	0x4002001c
 8004a6c:	40020030 	.word	0x40020030
 8004a70:	40020044 	.word	0x40020044
 8004a74:	40020058 	.word	0x40020058
 8004a78:	4002006c 	.word	0x4002006c
 8004a7c:	40020408 	.word	0x40020408
 8004a80:	4002041c 	.word	0x4002041c
 8004a84:	40020430 	.word	0x40020430
 8004a88:	40020444 	.word	0x40020444
 8004a8c:	40020400 	.word	0x40020400
 8004a90:	40020000 	.word	0x40020000

08004a94 <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004a94:	b480      	push	{r7}
 8004a96:	b085      	sub	sp, #20
 8004a98:	af00      	add	r7, sp, #0
 8004a9a:	60f8      	str	r0, [r7, #12]
 8004a9c:	60b9      	str	r1, [r7, #8]
 8004a9e:	607a      	str	r2, [r7, #4]
 8004aa0:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8004aa2:	68fb      	ldr	r3, [r7, #12]
 8004aa4:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004aa6:	68fb      	ldr	r3, [r7, #12]
 8004aa8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004aaa:	2101      	movs	r1, #1
 8004aac:	fa01 f202 	lsl.w	r2, r1, r2
 8004ab0:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8004ab2:	68fb      	ldr	r3, [r7, #12]
 8004ab4:	681b      	ldr	r3, [r3, #0]
 8004ab6:	683a      	ldr	r2, [r7, #0]
 8004ab8:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8004aba:	68fb      	ldr	r3, [r7, #12]
 8004abc:	685b      	ldr	r3, [r3, #4]
 8004abe:	2b10      	cmp	r3, #16
 8004ac0:	d108      	bne.n	8004ad4 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8004ac2:	68fb      	ldr	r3, [r7, #12]
 8004ac4:	681b      	ldr	r3, [r3, #0]
 8004ac6:	687a      	ldr	r2, [r7, #4]
 8004ac8:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8004aca:	68fb      	ldr	r3, [r7, #12]
 8004acc:	681b      	ldr	r3, [r3, #0]
 8004ace:	68ba      	ldr	r2, [r7, #8]
 8004ad0:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8004ad2:	e007      	b.n	8004ae4 <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 8004ad4:	68fb      	ldr	r3, [r7, #12]
 8004ad6:	681b      	ldr	r3, [r3, #0]
 8004ad8:	68ba      	ldr	r2, [r7, #8]
 8004ada:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8004adc:	68fb      	ldr	r3, [r7, #12]
 8004ade:	681b      	ldr	r3, [r3, #0]
 8004ae0:	687a      	ldr	r2, [r7, #4]
 8004ae2:	60da      	str	r2, [r3, #12]
}
 8004ae4:	bf00      	nop
 8004ae6:	3714      	adds	r7, #20
 8004ae8:	46bd      	mov	sp, r7
 8004aea:	bc80      	pop	{r7}
 8004aec:	4770      	bx	lr
	...

08004af0 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004af0:	b480      	push	{r7}
 8004af2:	b08b      	sub	sp, #44	; 0x2c
 8004af4:	af00      	add	r7, sp, #0
 8004af6:	6078      	str	r0, [r7, #4]
 8004af8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8004afa:	2300      	movs	r3, #0
 8004afc:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8004afe:	2300      	movs	r3, #0
 8004b00:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8004b02:	e179      	b.n	8004df8 <HAL_GPIO_Init+0x308>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8004b04:	2201      	movs	r2, #1
 8004b06:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004b08:	fa02 f303 	lsl.w	r3, r2, r3
 8004b0c:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8004b0e:	683b      	ldr	r3, [r7, #0]
 8004b10:	681b      	ldr	r3, [r3, #0]
 8004b12:	69fa      	ldr	r2, [r7, #28]
 8004b14:	4013      	ands	r3, r2
 8004b16:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8004b18:	69ba      	ldr	r2, [r7, #24]
 8004b1a:	69fb      	ldr	r3, [r7, #28]
 8004b1c:	429a      	cmp	r2, r3
 8004b1e:	f040 8168 	bne.w	8004df2 <HAL_GPIO_Init+0x302>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8004b22:	683b      	ldr	r3, [r7, #0]
 8004b24:	685b      	ldr	r3, [r3, #4]
 8004b26:	4a96      	ldr	r2, [pc, #600]	; (8004d80 <HAL_GPIO_Init+0x290>)
 8004b28:	4293      	cmp	r3, r2
 8004b2a:	d05e      	beq.n	8004bea <HAL_GPIO_Init+0xfa>
 8004b2c:	4a94      	ldr	r2, [pc, #592]	; (8004d80 <HAL_GPIO_Init+0x290>)
 8004b2e:	4293      	cmp	r3, r2
 8004b30:	d875      	bhi.n	8004c1e <HAL_GPIO_Init+0x12e>
 8004b32:	4a94      	ldr	r2, [pc, #592]	; (8004d84 <HAL_GPIO_Init+0x294>)
 8004b34:	4293      	cmp	r3, r2
 8004b36:	d058      	beq.n	8004bea <HAL_GPIO_Init+0xfa>
 8004b38:	4a92      	ldr	r2, [pc, #584]	; (8004d84 <HAL_GPIO_Init+0x294>)
 8004b3a:	4293      	cmp	r3, r2
 8004b3c:	d86f      	bhi.n	8004c1e <HAL_GPIO_Init+0x12e>
 8004b3e:	4a92      	ldr	r2, [pc, #584]	; (8004d88 <HAL_GPIO_Init+0x298>)
 8004b40:	4293      	cmp	r3, r2
 8004b42:	d052      	beq.n	8004bea <HAL_GPIO_Init+0xfa>
 8004b44:	4a90      	ldr	r2, [pc, #576]	; (8004d88 <HAL_GPIO_Init+0x298>)
 8004b46:	4293      	cmp	r3, r2
 8004b48:	d869      	bhi.n	8004c1e <HAL_GPIO_Init+0x12e>
 8004b4a:	4a90      	ldr	r2, [pc, #576]	; (8004d8c <HAL_GPIO_Init+0x29c>)
 8004b4c:	4293      	cmp	r3, r2
 8004b4e:	d04c      	beq.n	8004bea <HAL_GPIO_Init+0xfa>
 8004b50:	4a8e      	ldr	r2, [pc, #568]	; (8004d8c <HAL_GPIO_Init+0x29c>)
 8004b52:	4293      	cmp	r3, r2
 8004b54:	d863      	bhi.n	8004c1e <HAL_GPIO_Init+0x12e>
 8004b56:	4a8e      	ldr	r2, [pc, #568]	; (8004d90 <HAL_GPIO_Init+0x2a0>)
 8004b58:	4293      	cmp	r3, r2
 8004b5a:	d046      	beq.n	8004bea <HAL_GPIO_Init+0xfa>
 8004b5c:	4a8c      	ldr	r2, [pc, #560]	; (8004d90 <HAL_GPIO_Init+0x2a0>)
 8004b5e:	4293      	cmp	r3, r2
 8004b60:	d85d      	bhi.n	8004c1e <HAL_GPIO_Init+0x12e>
 8004b62:	2b12      	cmp	r3, #18
 8004b64:	d82a      	bhi.n	8004bbc <HAL_GPIO_Init+0xcc>
 8004b66:	2b12      	cmp	r3, #18
 8004b68:	d859      	bhi.n	8004c1e <HAL_GPIO_Init+0x12e>
 8004b6a:	a201      	add	r2, pc, #4	; (adr r2, 8004b70 <HAL_GPIO_Init+0x80>)
 8004b6c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004b70:	08004beb 	.word	0x08004beb
 8004b74:	08004bc5 	.word	0x08004bc5
 8004b78:	08004bd7 	.word	0x08004bd7
 8004b7c:	08004c19 	.word	0x08004c19
 8004b80:	08004c1f 	.word	0x08004c1f
 8004b84:	08004c1f 	.word	0x08004c1f
 8004b88:	08004c1f 	.word	0x08004c1f
 8004b8c:	08004c1f 	.word	0x08004c1f
 8004b90:	08004c1f 	.word	0x08004c1f
 8004b94:	08004c1f 	.word	0x08004c1f
 8004b98:	08004c1f 	.word	0x08004c1f
 8004b9c:	08004c1f 	.word	0x08004c1f
 8004ba0:	08004c1f 	.word	0x08004c1f
 8004ba4:	08004c1f 	.word	0x08004c1f
 8004ba8:	08004c1f 	.word	0x08004c1f
 8004bac:	08004c1f 	.word	0x08004c1f
 8004bb0:	08004c1f 	.word	0x08004c1f
 8004bb4:	08004bcd 	.word	0x08004bcd
 8004bb8:	08004be1 	.word	0x08004be1
 8004bbc:	4a75      	ldr	r2, [pc, #468]	; (8004d94 <HAL_GPIO_Init+0x2a4>)
 8004bbe:	4293      	cmp	r3, r2
 8004bc0:	d013      	beq.n	8004bea <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8004bc2:	e02c      	b.n	8004c1e <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8004bc4:	683b      	ldr	r3, [r7, #0]
 8004bc6:	68db      	ldr	r3, [r3, #12]
 8004bc8:	623b      	str	r3, [r7, #32]
          break;
 8004bca:	e029      	b.n	8004c20 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8004bcc:	683b      	ldr	r3, [r7, #0]
 8004bce:	68db      	ldr	r3, [r3, #12]
 8004bd0:	3304      	adds	r3, #4
 8004bd2:	623b      	str	r3, [r7, #32]
          break;
 8004bd4:	e024      	b.n	8004c20 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8004bd6:	683b      	ldr	r3, [r7, #0]
 8004bd8:	68db      	ldr	r3, [r3, #12]
 8004bda:	3308      	adds	r3, #8
 8004bdc:	623b      	str	r3, [r7, #32]
          break;
 8004bde:	e01f      	b.n	8004c20 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8004be0:	683b      	ldr	r3, [r7, #0]
 8004be2:	68db      	ldr	r3, [r3, #12]
 8004be4:	330c      	adds	r3, #12
 8004be6:	623b      	str	r3, [r7, #32]
          break;
 8004be8:	e01a      	b.n	8004c20 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8004bea:	683b      	ldr	r3, [r7, #0]
 8004bec:	689b      	ldr	r3, [r3, #8]
 8004bee:	2b00      	cmp	r3, #0
 8004bf0:	d102      	bne.n	8004bf8 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8004bf2:	2304      	movs	r3, #4
 8004bf4:	623b      	str	r3, [r7, #32]
          break;
 8004bf6:	e013      	b.n	8004c20 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8004bf8:	683b      	ldr	r3, [r7, #0]
 8004bfa:	689b      	ldr	r3, [r3, #8]
 8004bfc:	2b01      	cmp	r3, #1
 8004bfe:	d105      	bne.n	8004c0c <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8004c00:	2308      	movs	r3, #8
 8004c02:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8004c04:	687b      	ldr	r3, [r7, #4]
 8004c06:	69fa      	ldr	r2, [r7, #28]
 8004c08:	611a      	str	r2, [r3, #16]
          break;
 8004c0a:	e009      	b.n	8004c20 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8004c0c:	2308      	movs	r3, #8
 8004c0e:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8004c10:	687b      	ldr	r3, [r7, #4]
 8004c12:	69fa      	ldr	r2, [r7, #28]
 8004c14:	615a      	str	r2, [r3, #20]
          break;
 8004c16:	e003      	b.n	8004c20 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8004c18:	2300      	movs	r3, #0
 8004c1a:	623b      	str	r3, [r7, #32]
          break;
 8004c1c:	e000      	b.n	8004c20 <HAL_GPIO_Init+0x130>
          break;
 8004c1e:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8004c20:	69bb      	ldr	r3, [r7, #24]
 8004c22:	2bff      	cmp	r3, #255	; 0xff
 8004c24:	d801      	bhi.n	8004c2a <HAL_GPIO_Init+0x13a>
 8004c26:	687b      	ldr	r3, [r7, #4]
 8004c28:	e001      	b.n	8004c2e <HAL_GPIO_Init+0x13e>
 8004c2a:	687b      	ldr	r3, [r7, #4]
 8004c2c:	3304      	adds	r3, #4
 8004c2e:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8004c30:	69bb      	ldr	r3, [r7, #24]
 8004c32:	2bff      	cmp	r3, #255	; 0xff
 8004c34:	d802      	bhi.n	8004c3c <HAL_GPIO_Init+0x14c>
 8004c36:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004c38:	009b      	lsls	r3, r3, #2
 8004c3a:	e002      	b.n	8004c42 <HAL_GPIO_Init+0x152>
 8004c3c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004c3e:	3b08      	subs	r3, #8
 8004c40:	009b      	lsls	r3, r3, #2
 8004c42:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8004c44:	697b      	ldr	r3, [r7, #20]
 8004c46:	681a      	ldr	r2, [r3, #0]
 8004c48:	210f      	movs	r1, #15
 8004c4a:	693b      	ldr	r3, [r7, #16]
 8004c4c:	fa01 f303 	lsl.w	r3, r1, r3
 8004c50:	43db      	mvns	r3, r3
 8004c52:	401a      	ands	r2, r3
 8004c54:	6a39      	ldr	r1, [r7, #32]
 8004c56:	693b      	ldr	r3, [r7, #16]
 8004c58:	fa01 f303 	lsl.w	r3, r1, r3
 8004c5c:	431a      	orrs	r2, r3
 8004c5e:	697b      	ldr	r3, [r7, #20]
 8004c60:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8004c62:	683b      	ldr	r3, [r7, #0]
 8004c64:	685b      	ldr	r3, [r3, #4]
 8004c66:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004c6a:	2b00      	cmp	r3, #0
 8004c6c:	f000 80c1 	beq.w	8004df2 <HAL_GPIO_Init+0x302>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8004c70:	4b49      	ldr	r3, [pc, #292]	; (8004d98 <HAL_GPIO_Init+0x2a8>)
 8004c72:	699b      	ldr	r3, [r3, #24]
 8004c74:	4a48      	ldr	r2, [pc, #288]	; (8004d98 <HAL_GPIO_Init+0x2a8>)
 8004c76:	f043 0301 	orr.w	r3, r3, #1
 8004c7a:	6193      	str	r3, [r2, #24]
 8004c7c:	4b46      	ldr	r3, [pc, #280]	; (8004d98 <HAL_GPIO_Init+0x2a8>)
 8004c7e:	699b      	ldr	r3, [r3, #24]
 8004c80:	f003 0301 	and.w	r3, r3, #1
 8004c84:	60bb      	str	r3, [r7, #8]
 8004c86:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8004c88:	4a44      	ldr	r2, [pc, #272]	; (8004d9c <HAL_GPIO_Init+0x2ac>)
 8004c8a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004c8c:	089b      	lsrs	r3, r3, #2
 8004c8e:	3302      	adds	r3, #2
 8004c90:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004c94:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8004c96:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004c98:	f003 0303 	and.w	r3, r3, #3
 8004c9c:	009b      	lsls	r3, r3, #2
 8004c9e:	220f      	movs	r2, #15
 8004ca0:	fa02 f303 	lsl.w	r3, r2, r3
 8004ca4:	43db      	mvns	r3, r3
 8004ca6:	68fa      	ldr	r2, [r7, #12]
 8004ca8:	4013      	ands	r3, r2
 8004caa:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8004cac:	687b      	ldr	r3, [r7, #4]
 8004cae:	4a3c      	ldr	r2, [pc, #240]	; (8004da0 <HAL_GPIO_Init+0x2b0>)
 8004cb0:	4293      	cmp	r3, r2
 8004cb2:	d01f      	beq.n	8004cf4 <HAL_GPIO_Init+0x204>
 8004cb4:	687b      	ldr	r3, [r7, #4]
 8004cb6:	4a3b      	ldr	r2, [pc, #236]	; (8004da4 <HAL_GPIO_Init+0x2b4>)
 8004cb8:	4293      	cmp	r3, r2
 8004cba:	d019      	beq.n	8004cf0 <HAL_GPIO_Init+0x200>
 8004cbc:	687b      	ldr	r3, [r7, #4]
 8004cbe:	4a3a      	ldr	r2, [pc, #232]	; (8004da8 <HAL_GPIO_Init+0x2b8>)
 8004cc0:	4293      	cmp	r3, r2
 8004cc2:	d013      	beq.n	8004cec <HAL_GPIO_Init+0x1fc>
 8004cc4:	687b      	ldr	r3, [r7, #4]
 8004cc6:	4a39      	ldr	r2, [pc, #228]	; (8004dac <HAL_GPIO_Init+0x2bc>)
 8004cc8:	4293      	cmp	r3, r2
 8004cca:	d00d      	beq.n	8004ce8 <HAL_GPIO_Init+0x1f8>
 8004ccc:	687b      	ldr	r3, [r7, #4]
 8004cce:	4a38      	ldr	r2, [pc, #224]	; (8004db0 <HAL_GPIO_Init+0x2c0>)
 8004cd0:	4293      	cmp	r3, r2
 8004cd2:	d007      	beq.n	8004ce4 <HAL_GPIO_Init+0x1f4>
 8004cd4:	687b      	ldr	r3, [r7, #4]
 8004cd6:	4a37      	ldr	r2, [pc, #220]	; (8004db4 <HAL_GPIO_Init+0x2c4>)
 8004cd8:	4293      	cmp	r3, r2
 8004cda:	d101      	bne.n	8004ce0 <HAL_GPIO_Init+0x1f0>
 8004cdc:	2305      	movs	r3, #5
 8004cde:	e00a      	b.n	8004cf6 <HAL_GPIO_Init+0x206>
 8004ce0:	2306      	movs	r3, #6
 8004ce2:	e008      	b.n	8004cf6 <HAL_GPIO_Init+0x206>
 8004ce4:	2304      	movs	r3, #4
 8004ce6:	e006      	b.n	8004cf6 <HAL_GPIO_Init+0x206>
 8004ce8:	2303      	movs	r3, #3
 8004cea:	e004      	b.n	8004cf6 <HAL_GPIO_Init+0x206>
 8004cec:	2302      	movs	r3, #2
 8004cee:	e002      	b.n	8004cf6 <HAL_GPIO_Init+0x206>
 8004cf0:	2301      	movs	r3, #1
 8004cf2:	e000      	b.n	8004cf6 <HAL_GPIO_Init+0x206>
 8004cf4:	2300      	movs	r3, #0
 8004cf6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004cf8:	f002 0203 	and.w	r2, r2, #3
 8004cfc:	0092      	lsls	r2, r2, #2
 8004cfe:	4093      	lsls	r3, r2
 8004d00:	68fa      	ldr	r2, [r7, #12]
 8004d02:	4313      	orrs	r3, r2
 8004d04:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8004d06:	4925      	ldr	r1, [pc, #148]	; (8004d9c <HAL_GPIO_Init+0x2ac>)
 8004d08:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004d0a:	089b      	lsrs	r3, r3, #2
 8004d0c:	3302      	adds	r3, #2
 8004d0e:	68fa      	ldr	r2, [r7, #12]
 8004d10:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8004d14:	683b      	ldr	r3, [r7, #0]
 8004d16:	685b      	ldr	r3, [r3, #4]
 8004d18:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004d1c:	2b00      	cmp	r3, #0
 8004d1e:	d006      	beq.n	8004d2e <HAL_GPIO_Init+0x23e>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8004d20:	4b25      	ldr	r3, [pc, #148]	; (8004db8 <HAL_GPIO_Init+0x2c8>)
 8004d22:	689a      	ldr	r2, [r3, #8]
 8004d24:	4924      	ldr	r1, [pc, #144]	; (8004db8 <HAL_GPIO_Init+0x2c8>)
 8004d26:	69bb      	ldr	r3, [r7, #24]
 8004d28:	4313      	orrs	r3, r2
 8004d2a:	608b      	str	r3, [r1, #8]
 8004d2c:	e006      	b.n	8004d3c <HAL_GPIO_Init+0x24c>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8004d2e:	4b22      	ldr	r3, [pc, #136]	; (8004db8 <HAL_GPIO_Init+0x2c8>)
 8004d30:	689a      	ldr	r2, [r3, #8]
 8004d32:	69bb      	ldr	r3, [r7, #24]
 8004d34:	43db      	mvns	r3, r3
 8004d36:	4920      	ldr	r1, [pc, #128]	; (8004db8 <HAL_GPIO_Init+0x2c8>)
 8004d38:	4013      	ands	r3, r2
 8004d3a:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8004d3c:	683b      	ldr	r3, [r7, #0]
 8004d3e:	685b      	ldr	r3, [r3, #4]
 8004d40:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004d44:	2b00      	cmp	r3, #0
 8004d46:	d006      	beq.n	8004d56 <HAL_GPIO_Init+0x266>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8004d48:	4b1b      	ldr	r3, [pc, #108]	; (8004db8 <HAL_GPIO_Init+0x2c8>)
 8004d4a:	68da      	ldr	r2, [r3, #12]
 8004d4c:	491a      	ldr	r1, [pc, #104]	; (8004db8 <HAL_GPIO_Init+0x2c8>)
 8004d4e:	69bb      	ldr	r3, [r7, #24]
 8004d50:	4313      	orrs	r3, r2
 8004d52:	60cb      	str	r3, [r1, #12]
 8004d54:	e006      	b.n	8004d64 <HAL_GPIO_Init+0x274>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8004d56:	4b18      	ldr	r3, [pc, #96]	; (8004db8 <HAL_GPIO_Init+0x2c8>)
 8004d58:	68da      	ldr	r2, [r3, #12]
 8004d5a:	69bb      	ldr	r3, [r7, #24]
 8004d5c:	43db      	mvns	r3, r3
 8004d5e:	4916      	ldr	r1, [pc, #88]	; (8004db8 <HAL_GPIO_Init+0x2c8>)
 8004d60:	4013      	ands	r3, r2
 8004d62:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8004d64:	683b      	ldr	r3, [r7, #0]
 8004d66:	685b      	ldr	r3, [r3, #4]
 8004d68:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004d6c:	2b00      	cmp	r3, #0
 8004d6e:	d025      	beq.n	8004dbc <HAL_GPIO_Init+0x2cc>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8004d70:	4b11      	ldr	r3, [pc, #68]	; (8004db8 <HAL_GPIO_Init+0x2c8>)
 8004d72:	685a      	ldr	r2, [r3, #4]
 8004d74:	4910      	ldr	r1, [pc, #64]	; (8004db8 <HAL_GPIO_Init+0x2c8>)
 8004d76:	69bb      	ldr	r3, [r7, #24]
 8004d78:	4313      	orrs	r3, r2
 8004d7a:	604b      	str	r3, [r1, #4]
 8004d7c:	e025      	b.n	8004dca <HAL_GPIO_Init+0x2da>
 8004d7e:	bf00      	nop
 8004d80:	10320000 	.word	0x10320000
 8004d84:	10310000 	.word	0x10310000
 8004d88:	10220000 	.word	0x10220000
 8004d8c:	10210000 	.word	0x10210000
 8004d90:	10120000 	.word	0x10120000
 8004d94:	10110000 	.word	0x10110000
 8004d98:	40021000 	.word	0x40021000
 8004d9c:	40010000 	.word	0x40010000
 8004da0:	40010800 	.word	0x40010800
 8004da4:	40010c00 	.word	0x40010c00
 8004da8:	40011000 	.word	0x40011000
 8004dac:	40011400 	.word	0x40011400
 8004db0:	40011800 	.word	0x40011800
 8004db4:	40011c00 	.word	0x40011c00
 8004db8:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8004dbc:	4b15      	ldr	r3, [pc, #84]	; (8004e14 <HAL_GPIO_Init+0x324>)
 8004dbe:	685a      	ldr	r2, [r3, #4]
 8004dc0:	69bb      	ldr	r3, [r7, #24]
 8004dc2:	43db      	mvns	r3, r3
 8004dc4:	4913      	ldr	r1, [pc, #76]	; (8004e14 <HAL_GPIO_Init+0x324>)
 8004dc6:	4013      	ands	r3, r2
 8004dc8:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8004dca:	683b      	ldr	r3, [r7, #0]
 8004dcc:	685b      	ldr	r3, [r3, #4]
 8004dce:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004dd2:	2b00      	cmp	r3, #0
 8004dd4:	d006      	beq.n	8004de4 <HAL_GPIO_Init+0x2f4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8004dd6:	4b0f      	ldr	r3, [pc, #60]	; (8004e14 <HAL_GPIO_Init+0x324>)
 8004dd8:	681a      	ldr	r2, [r3, #0]
 8004dda:	490e      	ldr	r1, [pc, #56]	; (8004e14 <HAL_GPIO_Init+0x324>)
 8004ddc:	69bb      	ldr	r3, [r7, #24]
 8004dde:	4313      	orrs	r3, r2
 8004de0:	600b      	str	r3, [r1, #0]
 8004de2:	e006      	b.n	8004df2 <HAL_GPIO_Init+0x302>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8004de4:	4b0b      	ldr	r3, [pc, #44]	; (8004e14 <HAL_GPIO_Init+0x324>)
 8004de6:	681a      	ldr	r2, [r3, #0]
 8004de8:	69bb      	ldr	r3, [r7, #24]
 8004dea:	43db      	mvns	r3, r3
 8004dec:	4909      	ldr	r1, [pc, #36]	; (8004e14 <HAL_GPIO_Init+0x324>)
 8004dee:	4013      	ands	r3, r2
 8004df0:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8004df2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004df4:	3301      	adds	r3, #1
 8004df6:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8004df8:	683b      	ldr	r3, [r7, #0]
 8004dfa:	681a      	ldr	r2, [r3, #0]
 8004dfc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004dfe:	fa22 f303 	lsr.w	r3, r2, r3
 8004e02:	2b00      	cmp	r3, #0
 8004e04:	f47f ae7e 	bne.w	8004b04 <HAL_GPIO_Init+0x14>
  }
}
 8004e08:	bf00      	nop
 8004e0a:	bf00      	nop
 8004e0c:	372c      	adds	r7, #44	; 0x2c
 8004e0e:	46bd      	mov	sp, r7
 8004e10:	bc80      	pop	{r7}
 8004e12:	4770      	bx	lr
 8004e14:	40010400 	.word	0x40010400

08004e18 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8004e18:	b480      	push	{r7}
 8004e1a:	b085      	sub	sp, #20
 8004e1c:	af00      	add	r7, sp, #0
 8004e1e:	6078      	str	r0, [r7, #4]
 8004e20:	460b      	mov	r3, r1
 8004e22:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8004e24:	687b      	ldr	r3, [r7, #4]
 8004e26:	689a      	ldr	r2, [r3, #8]
 8004e28:	887b      	ldrh	r3, [r7, #2]
 8004e2a:	4013      	ands	r3, r2
 8004e2c:	2b00      	cmp	r3, #0
 8004e2e:	d002      	beq.n	8004e36 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8004e30:	2301      	movs	r3, #1
 8004e32:	73fb      	strb	r3, [r7, #15]
 8004e34:	e001      	b.n	8004e3a <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8004e36:	2300      	movs	r3, #0
 8004e38:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8004e3a:	7bfb      	ldrb	r3, [r7, #15]
}
 8004e3c:	4618      	mov	r0, r3
 8004e3e:	3714      	adds	r7, #20
 8004e40:	46bd      	mov	sp, r7
 8004e42:	bc80      	pop	{r7}
 8004e44:	4770      	bx	lr

08004e46 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004e46:	b480      	push	{r7}
 8004e48:	b083      	sub	sp, #12
 8004e4a:	af00      	add	r7, sp, #0
 8004e4c:	6078      	str	r0, [r7, #4]
 8004e4e:	460b      	mov	r3, r1
 8004e50:	807b      	strh	r3, [r7, #2]
 8004e52:	4613      	mov	r3, r2
 8004e54:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8004e56:	787b      	ldrb	r3, [r7, #1]
 8004e58:	2b00      	cmp	r3, #0
 8004e5a:	d003      	beq.n	8004e64 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8004e5c:	887a      	ldrh	r2, [r7, #2]
 8004e5e:	687b      	ldr	r3, [r7, #4]
 8004e60:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8004e62:	e003      	b.n	8004e6c <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8004e64:	887b      	ldrh	r3, [r7, #2]
 8004e66:	041a      	lsls	r2, r3, #16
 8004e68:	687b      	ldr	r3, [r7, #4]
 8004e6a:	611a      	str	r2, [r3, #16]
}
 8004e6c:	bf00      	nop
 8004e6e:	370c      	adds	r7, #12
 8004e70:	46bd      	mov	sp, r7
 8004e72:	bc80      	pop	{r7}
 8004e74:	4770      	bx	lr
	...

08004e78 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8004e78:	b580      	push	{r7, lr}
 8004e7a:	b082      	sub	sp, #8
 8004e7c:	af00      	add	r7, sp, #0
 8004e7e:	4603      	mov	r3, r0
 8004e80:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8004e82:	4b08      	ldr	r3, [pc, #32]	; (8004ea4 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8004e84:	695a      	ldr	r2, [r3, #20]
 8004e86:	88fb      	ldrh	r3, [r7, #6]
 8004e88:	4013      	ands	r3, r2
 8004e8a:	2b00      	cmp	r3, #0
 8004e8c:	d006      	beq.n	8004e9c <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8004e8e:	4a05      	ldr	r2, [pc, #20]	; (8004ea4 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8004e90:	88fb      	ldrh	r3, [r7, #6]
 8004e92:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8004e94:	88fb      	ldrh	r3, [r7, #6]
 8004e96:	4618      	mov	r0, r3
 8004e98:	f7fc feb0 	bl	8001bfc <HAL_GPIO_EXTI_Callback>
  }
}
 8004e9c:	bf00      	nop
 8004e9e:	3708      	adds	r7, #8
 8004ea0:	46bd      	mov	sp, r7
 8004ea2:	bd80      	pop	{r7, pc}
 8004ea4:	40010400 	.word	0x40010400

08004ea8 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8004ea8:	b580      	push	{r7, lr}
 8004eaa:	b084      	sub	sp, #16
 8004eac:	af00      	add	r7, sp, #0
 8004eae:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8004eb0:	687b      	ldr	r3, [r7, #4]
 8004eb2:	2b00      	cmp	r3, #0
 8004eb4:	d101      	bne.n	8004eba <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8004eb6:	2301      	movs	r3, #1
 8004eb8:	e12b      	b.n	8005112 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8004eba:	687b      	ldr	r3, [r7, #4]
 8004ebc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004ec0:	b2db      	uxtb	r3, r3
 8004ec2:	2b00      	cmp	r3, #0
 8004ec4:	d106      	bne.n	8004ed4 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8004ec6:	687b      	ldr	r3, [r7, #4]
 8004ec8:	2200      	movs	r2, #0
 8004eca:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8004ece:	6878      	ldr	r0, [r7, #4]
 8004ed0:	f7fe f81c 	bl	8002f0c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8004ed4:	687b      	ldr	r3, [r7, #4]
 8004ed6:	2224      	movs	r2, #36	; 0x24
 8004ed8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8004edc:	687b      	ldr	r3, [r7, #4]
 8004ede:	681b      	ldr	r3, [r3, #0]
 8004ee0:	681a      	ldr	r2, [r3, #0]
 8004ee2:	687b      	ldr	r3, [r7, #4]
 8004ee4:	681b      	ldr	r3, [r3, #0]
 8004ee6:	f022 0201 	bic.w	r2, r2, #1
 8004eea:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8004eec:	687b      	ldr	r3, [r7, #4]
 8004eee:	681b      	ldr	r3, [r3, #0]
 8004ef0:	681a      	ldr	r2, [r3, #0]
 8004ef2:	687b      	ldr	r3, [r7, #4]
 8004ef4:	681b      	ldr	r3, [r3, #0]
 8004ef6:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8004efa:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8004efc:	687b      	ldr	r3, [r7, #4]
 8004efe:	681b      	ldr	r3, [r3, #0]
 8004f00:	681a      	ldr	r2, [r3, #0]
 8004f02:	687b      	ldr	r3, [r7, #4]
 8004f04:	681b      	ldr	r3, [r3, #0]
 8004f06:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8004f0a:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8004f0c:	f002 fa32 	bl	8007374 <HAL_RCC_GetPCLK1Freq>
 8004f10:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8004f12:	687b      	ldr	r3, [r7, #4]
 8004f14:	685b      	ldr	r3, [r3, #4]
 8004f16:	4a81      	ldr	r2, [pc, #516]	; (800511c <HAL_I2C_Init+0x274>)
 8004f18:	4293      	cmp	r3, r2
 8004f1a:	d807      	bhi.n	8004f2c <HAL_I2C_Init+0x84>
 8004f1c:	68fb      	ldr	r3, [r7, #12]
 8004f1e:	4a80      	ldr	r2, [pc, #512]	; (8005120 <HAL_I2C_Init+0x278>)
 8004f20:	4293      	cmp	r3, r2
 8004f22:	bf94      	ite	ls
 8004f24:	2301      	movls	r3, #1
 8004f26:	2300      	movhi	r3, #0
 8004f28:	b2db      	uxtb	r3, r3
 8004f2a:	e006      	b.n	8004f3a <HAL_I2C_Init+0x92>
 8004f2c:	68fb      	ldr	r3, [r7, #12]
 8004f2e:	4a7d      	ldr	r2, [pc, #500]	; (8005124 <HAL_I2C_Init+0x27c>)
 8004f30:	4293      	cmp	r3, r2
 8004f32:	bf94      	ite	ls
 8004f34:	2301      	movls	r3, #1
 8004f36:	2300      	movhi	r3, #0
 8004f38:	b2db      	uxtb	r3, r3
 8004f3a:	2b00      	cmp	r3, #0
 8004f3c:	d001      	beq.n	8004f42 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8004f3e:	2301      	movs	r3, #1
 8004f40:	e0e7      	b.n	8005112 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8004f42:	68fb      	ldr	r3, [r7, #12]
 8004f44:	4a78      	ldr	r2, [pc, #480]	; (8005128 <HAL_I2C_Init+0x280>)
 8004f46:	fba2 2303 	umull	r2, r3, r2, r3
 8004f4a:	0c9b      	lsrs	r3, r3, #18
 8004f4c:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8004f4e:	687b      	ldr	r3, [r7, #4]
 8004f50:	681b      	ldr	r3, [r3, #0]
 8004f52:	685b      	ldr	r3, [r3, #4]
 8004f54:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8004f58:	687b      	ldr	r3, [r7, #4]
 8004f5a:	681b      	ldr	r3, [r3, #0]
 8004f5c:	68ba      	ldr	r2, [r7, #8]
 8004f5e:	430a      	orrs	r2, r1
 8004f60:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8004f62:	687b      	ldr	r3, [r7, #4]
 8004f64:	681b      	ldr	r3, [r3, #0]
 8004f66:	6a1b      	ldr	r3, [r3, #32]
 8004f68:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8004f6c:	687b      	ldr	r3, [r7, #4]
 8004f6e:	685b      	ldr	r3, [r3, #4]
 8004f70:	4a6a      	ldr	r2, [pc, #424]	; (800511c <HAL_I2C_Init+0x274>)
 8004f72:	4293      	cmp	r3, r2
 8004f74:	d802      	bhi.n	8004f7c <HAL_I2C_Init+0xd4>
 8004f76:	68bb      	ldr	r3, [r7, #8]
 8004f78:	3301      	adds	r3, #1
 8004f7a:	e009      	b.n	8004f90 <HAL_I2C_Init+0xe8>
 8004f7c:	68bb      	ldr	r3, [r7, #8]
 8004f7e:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8004f82:	fb02 f303 	mul.w	r3, r2, r3
 8004f86:	4a69      	ldr	r2, [pc, #420]	; (800512c <HAL_I2C_Init+0x284>)
 8004f88:	fba2 2303 	umull	r2, r3, r2, r3
 8004f8c:	099b      	lsrs	r3, r3, #6
 8004f8e:	3301      	adds	r3, #1
 8004f90:	687a      	ldr	r2, [r7, #4]
 8004f92:	6812      	ldr	r2, [r2, #0]
 8004f94:	430b      	orrs	r3, r1
 8004f96:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8004f98:	687b      	ldr	r3, [r7, #4]
 8004f9a:	681b      	ldr	r3, [r3, #0]
 8004f9c:	69db      	ldr	r3, [r3, #28]
 8004f9e:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8004fa2:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8004fa6:	687b      	ldr	r3, [r7, #4]
 8004fa8:	685b      	ldr	r3, [r3, #4]
 8004faa:	495c      	ldr	r1, [pc, #368]	; (800511c <HAL_I2C_Init+0x274>)
 8004fac:	428b      	cmp	r3, r1
 8004fae:	d819      	bhi.n	8004fe4 <HAL_I2C_Init+0x13c>
 8004fb0:	68fb      	ldr	r3, [r7, #12]
 8004fb2:	1e59      	subs	r1, r3, #1
 8004fb4:	687b      	ldr	r3, [r7, #4]
 8004fb6:	685b      	ldr	r3, [r3, #4]
 8004fb8:	005b      	lsls	r3, r3, #1
 8004fba:	fbb1 f3f3 	udiv	r3, r1, r3
 8004fbe:	1c59      	adds	r1, r3, #1
 8004fc0:	f640 73fc 	movw	r3, #4092	; 0xffc
 8004fc4:	400b      	ands	r3, r1
 8004fc6:	2b00      	cmp	r3, #0
 8004fc8:	d00a      	beq.n	8004fe0 <HAL_I2C_Init+0x138>
 8004fca:	68fb      	ldr	r3, [r7, #12]
 8004fcc:	1e59      	subs	r1, r3, #1
 8004fce:	687b      	ldr	r3, [r7, #4]
 8004fd0:	685b      	ldr	r3, [r3, #4]
 8004fd2:	005b      	lsls	r3, r3, #1
 8004fd4:	fbb1 f3f3 	udiv	r3, r1, r3
 8004fd8:	3301      	adds	r3, #1
 8004fda:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004fde:	e051      	b.n	8005084 <HAL_I2C_Init+0x1dc>
 8004fe0:	2304      	movs	r3, #4
 8004fe2:	e04f      	b.n	8005084 <HAL_I2C_Init+0x1dc>
 8004fe4:	687b      	ldr	r3, [r7, #4]
 8004fe6:	689b      	ldr	r3, [r3, #8]
 8004fe8:	2b00      	cmp	r3, #0
 8004fea:	d111      	bne.n	8005010 <HAL_I2C_Init+0x168>
 8004fec:	68fb      	ldr	r3, [r7, #12]
 8004fee:	1e58      	subs	r0, r3, #1
 8004ff0:	687b      	ldr	r3, [r7, #4]
 8004ff2:	6859      	ldr	r1, [r3, #4]
 8004ff4:	460b      	mov	r3, r1
 8004ff6:	005b      	lsls	r3, r3, #1
 8004ff8:	440b      	add	r3, r1
 8004ffa:	fbb0 f3f3 	udiv	r3, r0, r3
 8004ffe:	3301      	adds	r3, #1
 8005000:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005004:	2b00      	cmp	r3, #0
 8005006:	bf0c      	ite	eq
 8005008:	2301      	moveq	r3, #1
 800500a:	2300      	movne	r3, #0
 800500c:	b2db      	uxtb	r3, r3
 800500e:	e012      	b.n	8005036 <HAL_I2C_Init+0x18e>
 8005010:	68fb      	ldr	r3, [r7, #12]
 8005012:	1e58      	subs	r0, r3, #1
 8005014:	687b      	ldr	r3, [r7, #4]
 8005016:	6859      	ldr	r1, [r3, #4]
 8005018:	460b      	mov	r3, r1
 800501a:	009b      	lsls	r3, r3, #2
 800501c:	440b      	add	r3, r1
 800501e:	0099      	lsls	r1, r3, #2
 8005020:	440b      	add	r3, r1
 8005022:	fbb0 f3f3 	udiv	r3, r0, r3
 8005026:	3301      	adds	r3, #1
 8005028:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800502c:	2b00      	cmp	r3, #0
 800502e:	bf0c      	ite	eq
 8005030:	2301      	moveq	r3, #1
 8005032:	2300      	movne	r3, #0
 8005034:	b2db      	uxtb	r3, r3
 8005036:	2b00      	cmp	r3, #0
 8005038:	d001      	beq.n	800503e <HAL_I2C_Init+0x196>
 800503a:	2301      	movs	r3, #1
 800503c:	e022      	b.n	8005084 <HAL_I2C_Init+0x1dc>
 800503e:	687b      	ldr	r3, [r7, #4]
 8005040:	689b      	ldr	r3, [r3, #8]
 8005042:	2b00      	cmp	r3, #0
 8005044:	d10e      	bne.n	8005064 <HAL_I2C_Init+0x1bc>
 8005046:	68fb      	ldr	r3, [r7, #12]
 8005048:	1e58      	subs	r0, r3, #1
 800504a:	687b      	ldr	r3, [r7, #4]
 800504c:	6859      	ldr	r1, [r3, #4]
 800504e:	460b      	mov	r3, r1
 8005050:	005b      	lsls	r3, r3, #1
 8005052:	440b      	add	r3, r1
 8005054:	fbb0 f3f3 	udiv	r3, r0, r3
 8005058:	3301      	adds	r3, #1
 800505a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800505e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8005062:	e00f      	b.n	8005084 <HAL_I2C_Init+0x1dc>
 8005064:	68fb      	ldr	r3, [r7, #12]
 8005066:	1e58      	subs	r0, r3, #1
 8005068:	687b      	ldr	r3, [r7, #4]
 800506a:	6859      	ldr	r1, [r3, #4]
 800506c:	460b      	mov	r3, r1
 800506e:	009b      	lsls	r3, r3, #2
 8005070:	440b      	add	r3, r1
 8005072:	0099      	lsls	r1, r3, #2
 8005074:	440b      	add	r3, r1
 8005076:	fbb0 f3f3 	udiv	r3, r0, r3
 800507a:	3301      	adds	r3, #1
 800507c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005080:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8005084:	6879      	ldr	r1, [r7, #4]
 8005086:	6809      	ldr	r1, [r1, #0]
 8005088:	4313      	orrs	r3, r2
 800508a:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 800508c:	687b      	ldr	r3, [r7, #4]
 800508e:	681b      	ldr	r3, [r3, #0]
 8005090:	681b      	ldr	r3, [r3, #0]
 8005092:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8005096:	687b      	ldr	r3, [r7, #4]
 8005098:	69da      	ldr	r2, [r3, #28]
 800509a:	687b      	ldr	r3, [r7, #4]
 800509c:	6a1b      	ldr	r3, [r3, #32]
 800509e:	431a      	orrs	r2, r3
 80050a0:	687b      	ldr	r3, [r7, #4]
 80050a2:	681b      	ldr	r3, [r3, #0]
 80050a4:	430a      	orrs	r2, r1
 80050a6:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80050a8:	687b      	ldr	r3, [r7, #4]
 80050aa:	681b      	ldr	r3, [r3, #0]
 80050ac:	689b      	ldr	r3, [r3, #8]
 80050ae:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 80050b2:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 80050b6:	687a      	ldr	r2, [r7, #4]
 80050b8:	6911      	ldr	r1, [r2, #16]
 80050ba:	687a      	ldr	r2, [r7, #4]
 80050bc:	68d2      	ldr	r2, [r2, #12]
 80050be:	4311      	orrs	r1, r2
 80050c0:	687a      	ldr	r2, [r7, #4]
 80050c2:	6812      	ldr	r2, [r2, #0]
 80050c4:	430b      	orrs	r3, r1
 80050c6:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80050c8:	687b      	ldr	r3, [r7, #4]
 80050ca:	681b      	ldr	r3, [r3, #0]
 80050cc:	68db      	ldr	r3, [r3, #12]
 80050ce:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 80050d2:	687b      	ldr	r3, [r7, #4]
 80050d4:	695a      	ldr	r2, [r3, #20]
 80050d6:	687b      	ldr	r3, [r7, #4]
 80050d8:	699b      	ldr	r3, [r3, #24]
 80050da:	431a      	orrs	r2, r3
 80050dc:	687b      	ldr	r3, [r7, #4]
 80050de:	681b      	ldr	r3, [r3, #0]
 80050e0:	430a      	orrs	r2, r1
 80050e2:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80050e4:	687b      	ldr	r3, [r7, #4]
 80050e6:	681b      	ldr	r3, [r3, #0]
 80050e8:	681a      	ldr	r2, [r3, #0]
 80050ea:	687b      	ldr	r3, [r7, #4]
 80050ec:	681b      	ldr	r3, [r3, #0]
 80050ee:	f042 0201 	orr.w	r2, r2, #1
 80050f2:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80050f4:	687b      	ldr	r3, [r7, #4]
 80050f6:	2200      	movs	r2, #0
 80050f8:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80050fa:	687b      	ldr	r3, [r7, #4]
 80050fc:	2220      	movs	r2, #32
 80050fe:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8005102:	687b      	ldr	r3, [r7, #4]
 8005104:	2200      	movs	r2, #0
 8005106:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8005108:	687b      	ldr	r3, [r7, #4]
 800510a:	2200      	movs	r2, #0
 800510c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8005110:	2300      	movs	r3, #0
}
 8005112:	4618      	mov	r0, r3
 8005114:	3710      	adds	r7, #16
 8005116:	46bd      	mov	sp, r7
 8005118:	bd80      	pop	{r7, pc}
 800511a:	bf00      	nop
 800511c:	000186a0 	.word	0x000186a0
 8005120:	001e847f 	.word	0x001e847f
 8005124:	003d08ff 	.word	0x003d08ff
 8005128:	431bde83 	.word	0x431bde83
 800512c:	10624dd3 	.word	0x10624dd3

08005130 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8005130:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005132:	b08b      	sub	sp, #44	; 0x2c
 8005134:	af06      	add	r7, sp, #24
 8005136:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8005138:	687b      	ldr	r3, [r7, #4]
 800513a:	2b00      	cmp	r3, #0
 800513c:	d101      	bne.n	8005142 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 800513e:	2301      	movs	r3, #1
 8005140:	e0f1      	b.n	8005326 <HAL_PCD_Init+0x1f6>

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8005142:	687b      	ldr	r3, [r7, #4]
 8005144:	f893 32a9 	ldrb.w	r3, [r3, #681]	; 0x2a9
 8005148:	b2db      	uxtb	r3, r3
 800514a:	2b00      	cmp	r3, #0
 800514c:	d106      	bne.n	800515c <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 800514e:	687b      	ldr	r3, [r7, #4]
 8005150:	2200      	movs	r2, #0
 8005152:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8005156:	6878      	ldr	r0, [r7, #4]
 8005158:	f00b feee 	bl	8010f38 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 800515c:	687b      	ldr	r3, [r7, #4]
 800515e:	2203      	movs	r2, #3
 8005160:	f883 22a9 	strb.w	r2, [r3, #681]	; 0x2a9
    hpcd->Init.dma_enable = 0U;
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8005164:	687b      	ldr	r3, [r7, #4]
 8005166:	681b      	ldr	r3, [r3, #0]
 8005168:	4618      	mov	r0, r3
 800516a:	f005 f8f3 	bl	800a354 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 800516e:	687b      	ldr	r3, [r7, #4]
 8005170:	681b      	ldr	r3, [r3, #0]
 8005172:	603b      	str	r3, [r7, #0]
 8005174:	687e      	ldr	r6, [r7, #4]
 8005176:	466d      	mov	r5, sp
 8005178:	f106 0410 	add.w	r4, r6, #16
 800517c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800517e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8005180:	6823      	ldr	r3, [r4, #0]
 8005182:	602b      	str	r3, [r5, #0]
 8005184:	1d33      	adds	r3, r6, #4
 8005186:	cb0e      	ldmia	r3, {r1, r2, r3}
 8005188:	6838      	ldr	r0, [r7, #0]
 800518a:	f005 f8bd 	bl	800a308 <USB_CoreInit>
 800518e:	4603      	mov	r3, r0
 8005190:	2b00      	cmp	r3, #0
 8005192:	d005      	beq.n	80051a0 <HAL_PCD_Init+0x70>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8005194:	687b      	ldr	r3, [r7, #4]
 8005196:	2202      	movs	r2, #2
 8005198:	f883 22a9 	strb.w	r2, [r3, #681]	; 0x2a9
    return HAL_ERROR;
 800519c:	2301      	movs	r3, #1
 800519e:	e0c2      	b.n	8005326 <HAL_PCD_Init+0x1f6>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 80051a0:	687b      	ldr	r3, [r7, #4]
 80051a2:	681b      	ldr	r3, [r3, #0]
 80051a4:	2100      	movs	r1, #0
 80051a6:	4618      	mov	r0, r3
 80051a8:	f005 f8ee 	bl	800a388 <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80051ac:	2300      	movs	r3, #0
 80051ae:	73fb      	strb	r3, [r7, #15]
 80051b0:	e040      	b.n	8005234 <HAL_PCD_Init+0x104>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 80051b2:	7bfb      	ldrb	r3, [r7, #15]
 80051b4:	6879      	ldr	r1, [r7, #4]
 80051b6:	1c5a      	adds	r2, r3, #1
 80051b8:	4613      	mov	r3, r2
 80051ba:	009b      	lsls	r3, r3, #2
 80051bc:	4413      	add	r3, r2
 80051be:	00db      	lsls	r3, r3, #3
 80051c0:	440b      	add	r3, r1
 80051c2:	3301      	adds	r3, #1
 80051c4:	2201      	movs	r2, #1
 80051c6:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 80051c8:	7bfb      	ldrb	r3, [r7, #15]
 80051ca:	6879      	ldr	r1, [r7, #4]
 80051cc:	1c5a      	adds	r2, r3, #1
 80051ce:	4613      	mov	r3, r2
 80051d0:	009b      	lsls	r3, r3, #2
 80051d2:	4413      	add	r3, r2
 80051d4:	00db      	lsls	r3, r3, #3
 80051d6:	440b      	add	r3, r1
 80051d8:	7bfa      	ldrb	r2, [r7, #15]
 80051da:	701a      	strb	r2, [r3, #0]
#if defined (USB_OTG_FS)
    hpcd->IN_ep[i].tx_fifo_num = i;
#endif /* defined (USB_OTG_FS) */
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 80051dc:	7bfb      	ldrb	r3, [r7, #15]
 80051de:	6879      	ldr	r1, [r7, #4]
 80051e0:	1c5a      	adds	r2, r3, #1
 80051e2:	4613      	mov	r3, r2
 80051e4:	009b      	lsls	r3, r3, #2
 80051e6:	4413      	add	r3, r2
 80051e8:	00db      	lsls	r3, r3, #3
 80051ea:	440b      	add	r3, r1
 80051ec:	3303      	adds	r3, #3
 80051ee:	2200      	movs	r2, #0
 80051f0:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 80051f2:	7bfa      	ldrb	r2, [r7, #15]
 80051f4:	6879      	ldr	r1, [r7, #4]
 80051f6:	4613      	mov	r3, r2
 80051f8:	009b      	lsls	r3, r3, #2
 80051fa:	4413      	add	r3, r2
 80051fc:	00db      	lsls	r3, r3, #3
 80051fe:	440b      	add	r3, r1
 8005200:	3338      	adds	r3, #56	; 0x38
 8005202:	2200      	movs	r2, #0
 8005204:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8005206:	7bfa      	ldrb	r2, [r7, #15]
 8005208:	6879      	ldr	r1, [r7, #4]
 800520a:	4613      	mov	r3, r2
 800520c:	009b      	lsls	r3, r3, #2
 800520e:	4413      	add	r3, r2
 8005210:	00db      	lsls	r3, r3, #3
 8005212:	440b      	add	r3, r1
 8005214:	333c      	adds	r3, #60	; 0x3c
 8005216:	2200      	movs	r2, #0
 8005218:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 800521a:	7bfa      	ldrb	r2, [r7, #15]
 800521c:	6879      	ldr	r1, [r7, #4]
 800521e:	4613      	mov	r3, r2
 8005220:	009b      	lsls	r3, r3, #2
 8005222:	4413      	add	r3, r2
 8005224:	00db      	lsls	r3, r3, #3
 8005226:	440b      	add	r3, r1
 8005228:	3340      	adds	r3, #64	; 0x40
 800522a:	2200      	movs	r2, #0
 800522c:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800522e:	7bfb      	ldrb	r3, [r7, #15]
 8005230:	3301      	adds	r3, #1
 8005232:	73fb      	strb	r3, [r7, #15]
 8005234:	7bfa      	ldrb	r2, [r7, #15]
 8005236:	687b      	ldr	r3, [r7, #4]
 8005238:	685b      	ldr	r3, [r3, #4]
 800523a:	429a      	cmp	r2, r3
 800523c:	d3b9      	bcc.n	80051b2 <HAL_PCD_Init+0x82>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800523e:	2300      	movs	r3, #0
 8005240:	73fb      	strb	r3, [r7, #15]
 8005242:	e044      	b.n	80052ce <HAL_PCD_Init+0x19e>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8005244:	7bfa      	ldrb	r2, [r7, #15]
 8005246:	6879      	ldr	r1, [r7, #4]
 8005248:	4613      	mov	r3, r2
 800524a:	009b      	lsls	r3, r3, #2
 800524c:	4413      	add	r3, r2
 800524e:	00db      	lsls	r3, r3, #3
 8005250:	440b      	add	r3, r1
 8005252:	f203 1369 	addw	r3, r3, #361	; 0x169
 8005256:	2200      	movs	r2, #0
 8005258:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 800525a:	7bfa      	ldrb	r2, [r7, #15]
 800525c:	6879      	ldr	r1, [r7, #4]
 800525e:	4613      	mov	r3, r2
 8005260:	009b      	lsls	r3, r3, #2
 8005262:	4413      	add	r3, r2
 8005264:	00db      	lsls	r3, r3, #3
 8005266:	440b      	add	r3, r1
 8005268:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 800526c:	7bfa      	ldrb	r2, [r7, #15]
 800526e:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8005270:	7bfa      	ldrb	r2, [r7, #15]
 8005272:	6879      	ldr	r1, [r7, #4]
 8005274:	4613      	mov	r3, r2
 8005276:	009b      	lsls	r3, r3, #2
 8005278:	4413      	add	r3, r2
 800527a:	00db      	lsls	r3, r3, #3
 800527c:	440b      	add	r3, r1
 800527e:	f203 136b 	addw	r3, r3, #363	; 0x16b
 8005282:	2200      	movs	r2, #0
 8005284:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8005286:	7bfa      	ldrb	r2, [r7, #15]
 8005288:	6879      	ldr	r1, [r7, #4]
 800528a:	4613      	mov	r3, r2
 800528c:	009b      	lsls	r3, r3, #2
 800528e:	4413      	add	r3, r2
 8005290:	00db      	lsls	r3, r3, #3
 8005292:	440b      	add	r3, r1
 8005294:	f503 73bc 	add.w	r3, r3, #376	; 0x178
 8005298:	2200      	movs	r2, #0
 800529a:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 800529c:	7bfa      	ldrb	r2, [r7, #15]
 800529e:	6879      	ldr	r1, [r7, #4]
 80052a0:	4613      	mov	r3, r2
 80052a2:	009b      	lsls	r3, r3, #2
 80052a4:	4413      	add	r3, r2
 80052a6:	00db      	lsls	r3, r3, #3
 80052a8:	440b      	add	r3, r1
 80052aa:	f503 73be 	add.w	r3, r3, #380	; 0x17c
 80052ae:	2200      	movs	r2, #0
 80052b0:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 80052b2:	7bfa      	ldrb	r2, [r7, #15]
 80052b4:	6879      	ldr	r1, [r7, #4]
 80052b6:	4613      	mov	r3, r2
 80052b8:	009b      	lsls	r3, r3, #2
 80052ba:	4413      	add	r3, r2
 80052bc:	00db      	lsls	r3, r3, #3
 80052be:	440b      	add	r3, r1
 80052c0:	f503 73c0 	add.w	r3, r3, #384	; 0x180
 80052c4:	2200      	movs	r2, #0
 80052c6:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80052c8:	7bfb      	ldrb	r3, [r7, #15]
 80052ca:	3301      	adds	r3, #1
 80052cc:	73fb      	strb	r3, [r7, #15]
 80052ce:	7bfa      	ldrb	r2, [r7, #15]
 80052d0:	687b      	ldr	r3, [r7, #4]
 80052d2:	685b      	ldr	r3, [r3, #4]
 80052d4:	429a      	cmp	r2, r3
 80052d6:	d3b5      	bcc.n	8005244 <HAL_PCD_Init+0x114>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80052d8:	687b      	ldr	r3, [r7, #4]
 80052da:	681b      	ldr	r3, [r3, #0]
 80052dc:	603b      	str	r3, [r7, #0]
 80052de:	687e      	ldr	r6, [r7, #4]
 80052e0:	466d      	mov	r5, sp
 80052e2:	f106 0410 	add.w	r4, r6, #16
 80052e6:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80052e8:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80052ea:	6823      	ldr	r3, [r4, #0]
 80052ec:	602b      	str	r3, [r5, #0]
 80052ee:	1d33      	adds	r3, r6, #4
 80052f0:	cb0e      	ldmia	r3, {r1, r2, r3}
 80052f2:	6838      	ldr	r0, [r7, #0]
 80052f4:	f005 f854 	bl	800a3a0 <USB_DevInit>
 80052f8:	4603      	mov	r3, r0
 80052fa:	2b00      	cmp	r3, #0
 80052fc:	d005      	beq.n	800530a <HAL_PCD_Init+0x1da>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80052fe:	687b      	ldr	r3, [r7, #4]
 8005300:	2202      	movs	r2, #2
 8005302:	f883 22a9 	strb.w	r2, [r3, #681]	; 0x2a9
    return HAL_ERROR;
 8005306:	2301      	movs	r3, #1
 8005308:	e00d      	b.n	8005326 <HAL_PCD_Init+0x1f6>
  }

  hpcd->USB_Address = 0U;
 800530a:	687b      	ldr	r3, [r7, #4]
 800530c:	2200      	movs	r2, #0
 800530e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  hpcd->State = HAL_PCD_STATE_READY;
 8005312:	687b      	ldr	r3, [r7, #4]
 8005314:	2201      	movs	r2, #1
 8005316:	f883 22a9 	strb.w	r2, [r3, #681]	; 0x2a9
  (void)USB_DevDisconnect(hpcd->Instance);
 800531a:	687b      	ldr	r3, [r7, #4]
 800531c:	681b      	ldr	r3, [r3, #0]
 800531e:	4618      	mov	r0, r3
 8005320:	f007 fad5 	bl	800c8ce <USB_DevDisconnect>

  return HAL_OK;
 8005324:	2300      	movs	r3, #0
}
 8005326:	4618      	mov	r0, r3
 8005328:	3714      	adds	r7, #20
 800532a:	46bd      	mov	sp, r7
 800532c:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800532e <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 800532e:	b580      	push	{r7, lr}
 8005330:	b082      	sub	sp, #8
 8005332:	af00      	add	r7, sp, #0
 8005334:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hpcd);
 8005336:	687b      	ldr	r3, [r7, #4]
 8005338:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 800533c:	2b01      	cmp	r3, #1
 800533e:	d101      	bne.n	8005344 <HAL_PCD_Start+0x16>
 8005340:	2302      	movs	r3, #2
 8005342:	e016      	b.n	8005372 <HAL_PCD_Start+0x44>
 8005344:	687b      	ldr	r3, [r7, #4]
 8005346:	2201      	movs	r2, #1
 8005348:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8
  __HAL_PCD_ENABLE(hpcd);
 800534c:	687b      	ldr	r3, [r7, #4]
 800534e:	681b      	ldr	r3, [r3, #0]
 8005350:	4618      	mov	r0, r3
 8005352:	f004 ffe9 	bl	800a328 <USB_EnableGlobalInt>

#if defined (USB)
  HAL_PCDEx_SetConnectionState(hpcd, 1U);
 8005356:	2101      	movs	r1, #1
 8005358:	6878      	ldr	r0, [r7, #4]
 800535a:	f00c f83c 	bl	80113d6 <HAL_PCDEx_SetConnectionState>
#endif /* defined (USB) */

  (void)USB_DevConnect(hpcd->Instance);
 800535e:	687b      	ldr	r3, [r7, #4]
 8005360:	681b      	ldr	r3, [r3, #0]
 8005362:	4618      	mov	r0, r3
 8005364:	f007 faa9 	bl	800c8ba <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8005368:	687b      	ldr	r3, [r7, #4]
 800536a:	2200      	movs	r2, #0
 800536c:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

  return HAL_OK;
 8005370:	2300      	movs	r3, #0
}
 8005372:	4618      	mov	r0, r3
 8005374:	3708      	adds	r7, #8
 8005376:	46bd      	mov	sp, r7
 8005378:	bd80      	pop	{r7, pc}

0800537a <HAL_PCD_IRQHandler>:
  * @brief  This function handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 800537a:	b580      	push	{r7, lr}
 800537c:	b088      	sub	sp, #32
 800537e:	af00      	add	r7, sp, #0
 8005380:	6078      	str	r0, [r7, #4]
  uint32_t wIstr = USB_ReadInterrupts(hpcd->Instance);
 8005382:	687b      	ldr	r3, [r7, #4]
 8005384:	681b      	ldr	r3, [r3, #0]
 8005386:	4618      	mov	r0, r3
 8005388:	f007 faab 	bl	800c8e2 <USB_ReadInterrupts>
 800538c:	61b8      	str	r0, [r7, #24]
  uint16_t store_ep[8];
  uint8_t i;

  if ((wIstr & USB_ISTR_CTR) == USB_ISTR_CTR)
 800538e:	69bb      	ldr	r3, [r7, #24]
 8005390:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8005394:	2b00      	cmp	r3, #0
 8005396:	d003      	beq.n	80053a0 <HAL_PCD_IRQHandler+0x26>
  {
    /* servicing of the endpoint correct transfer interrupt */
    /* clear of the CTR flag into the sub */
    (void)PCD_EP_ISR_Handler(hpcd);
 8005398:	6878      	ldr	r0, [r7, #4]
 800539a:	f000 fb04 	bl	80059a6 <PCD_EP_ISR_Handler>

    return;
 800539e:	e119      	b.n	80055d4 <HAL_PCD_IRQHandler+0x25a>
  }

  if ((wIstr & USB_ISTR_RESET) == USB_ISTR_RESET)
 80053a0:	69bb      	ldr	r3, [r7, #24]
 80053a2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80053a6:	2b00      	cmp	r3, #0
 80053a8:	d013      	beq.n	80053d2 <HAL_PCD_IRQHandler+0x58>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_RESET);
 80053aa:	687b      	ldr	r3, [r7, #4]
 80053ac:	681b      	ldr	r3, [r3, #0]
 80053ae:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 80053b2:	b29a      	uxth	r2, r3
 80053b4:	687b      	ldr	r3, [r7, #4]
 80053b6:	681b      	ldr	r3, [r3, #0]
 80053b8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80053bc:	b292      	uxth	r2, r2
 80053be:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResetCallback(hpcd);
#else
    HAL_PCD_ResetCallback(hpcd);
 80053c2:	6878      	ldr	r0, [r7, #4]
 80053c4:	f00b fe33 	bl	801102e <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    (void)HAL_PCD_SetAddress(hpcd, 0U);
 80053c8:	2100      	movs	r1, #0
 80053ca:	6878      	ldr	r0, [r7, #4]
 80053cc:	f000 f905 	bl	80055da <HAL_PCD_SetAddress>

    return;
 80053d0:	e100      	b.n	80055d4 <HAL_PCD_IRQHandler+0x25a>
  }

  if ((wIstr & USB_ISTR_PMAOVR) == USB_ISTR_PMAOVR)
 80053d2:	69bb      	ldr	r3, [r7, #24]
 80053d4:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80053d8:	2b00      	cmp	r3, #0
 80053da:	d00c      	beq.n	80053f6 <HAL_PCD_IRQHandler+0x7c>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_PMAOVR);
 80053dc:	687b      	ldr	r3, [r7, #4]
 80053de:	681b      	ldr	r3, [r3, #0]
 80053e0:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 80053e4:	b29a      	uxth	r2, r3
 80053e6:	687b      	ldr	r3, [r7, #4]
 80053e8:	681b      	ldr	r3, [r3, #0]
 80053ea:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 80053ee:	b292      	uxth	r2, r2
 80053f0:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

    return;
 80053f4:	e0ee      	b.n	80055d4 <HAL_PCD_IRQHandler+0x25a>
  }

  if ((wIstr & USB_ISTR_ERR) == USB_ISTR_ERR)
 80053f6:	69bb      	ldr	r3, [r7, #24]
 80053f8:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80053fc:	2b00      	cmp	r3, #0
 80053fe:	d00c      	beq.n	800541a <HAL_PCD_IRQHandler+0xa0>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ERR);
 8005400:	687b      	ldr	r3, [r7, #4]
 8005402:	681b      	ldr	r3, [r3, #0]
 8005404:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8005408:	b29a      	uxth	r2, r3
 800540a:	687b      	ldr	r3, [r7, #4]
 800540c:	681b      	ldr	r3, [r3, #0]
 800540e:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8005412:	b292      	uxth	r2, r2
 8005414:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

    return;
 8005418:	e0dc      	b.n	80055d4 <HAL_PCD_IRQHandler+0x25a>
  }

  if ((wIstr & USB_ISTR_WKUP) == USB_ISTR_WKUP)
 800541a:	69bb      	ldr	r3, [r7, #24]
 800541c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8005420:	2b00      	cmp	r3, #0
 8005422:	d027      	beq.n	8005474 <HAL_PCD_IRQHandler+0xfa>
  {
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_LP_MODE);
 8005424:	687b      	ldr	r3, [r7, #4]
 8005426:	681b      	ldr	r3, [r3, #0]
 8005428:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 800542c:	b29a      	uxth	r2, r3
 800542e:	687b      	ldr	r3, [r7, #4]
 8005430:	681b      	ldr	r3, [r3, #0]
 8005432:	f022 0204 	bic.w	r2, r2, #4
 8005436:	b292      	uxth	r2, r2
 8005438:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_FSUSP);
 800543c:	687b      	ldr	r3, [r7, #4]
 800543e:	681b      	ldr	r3, [r3, #0]
 8005440:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8005444:	b29a      	uxth	r2, r3
 8005446:	687b      	ldr	r3, [r7, #4]
 8005448:	681b      	ldr	r3, [r3, #0]
 800544a:	f022 0208 	bic.w	r2, r2, #8
 800544e:	b292      	uxth	r2, r2
 8005450:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResumeCallback(hpcd);
#else
    HAL_PCD_ResumeCallback(hpcd);
 8005454:	6878      	ldr	r0, [r7, #4]
 8005456:	f00b fe23 	bl	80110a0 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_WKUP);
 800545a:	687b      	ldr	r3, [r7, #4]
 800545c:	681b      	ldr	r3, [r3, #0]
 800545e:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8005462:	b29a      	uxth	r2, r3
 8005464:	687b      	ldr	r3, [r7, #4]
 8005466:	681b      	ldr	r3, [r3, #0]
 8005468:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 800546c:	b292      	uxth	r2, r2
 800546e:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

    return;
 8005472:	e0af      	b.n	80055d4 <HAL_PCD_IRQHandler+0x25a>
  }

  if ((wIstr & USB_ISTR_SUSP) == USB_ISTR_SUSP)
 8005474:	69bb      	ldr	r3, [r7, #24]
 8005476:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800547a:	2b00      	cmp	r3, #0
 800547c:	f000 8083 	beq.w	8005586 <HAL_PCD_IRQHandler+0x20c>
  {
    /* WA: To Clear Wakeup flag if raised with suspend signal */

    /* Store Endpoint registers */
    for (i = 0U; i < 8U; i++)
 8005480:	2300      	movs	r3, #0
 8005482:	77fb      	strb	r3, [r7, #31]
 8005484:	e010      	b.n	80054a8 <HAL_PCD_IRQHandler+0x12e>
    {
      store_ep[i] = PCD_GET_ENDPOINT(hpcd->Instance, i);
 8005486:	687b      	ldr	r3, [r7, #4]
 8005488:	681b      	ldr	r3, [r3, #0]
 800548a:	461a      	mov	r2, r3
 800548c:	7ffb      	ldrb	r3, [r7, #31]
 800548e:	009b      	lsls	r3, r3, #2
 8005490:	441a      	add	r2, r3
 8005492:	7ffb      	ldrb	r3, [r7, #31]
 8005494:	8812      	ldrh	r2, [r2, #0]
 8005496:	b292      	uxth	r2, r2
 8005498:	005b      	lsls	r3, r3, #1
 800549a:	3320      	adds	r3, #32
 800549c:	443b      	add	r3, r7
 800549e:	f823 2c18 	strh.w	r2, [r3, #-24]
    for (i = 0U; i < 8U; i++)
 80054a2:	7ffb      	ldrb	r3, [r7, #31]
 80054a4:	3301      	adds	r3, #1
 80054a6:	77fb      	strb	r3, [r7, #31]
 80054a8:	7ffb      	ldrb	r3, [r7, #31]
 80054aa:	2b07      	cmp	r3, #7
 80054ac:	d9eb      	bls.n	8005486 <HAL_PCD_IRQHandler+0x10c>
    }

    /* FORCE RESET */
    hpcd->Instance->CNTR |= (uint16_t)(USB_CNTR_FRES);
 80054ae:	687b      	ldr	r3, [r7, #4]
 80054b0:	681b      	ldr	r3, [r3, #0]
 80054b2:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 80054b6:	b29a      	uxth	r2, r3
 80054b8:	687b      	ldr	r3, [r7, #4]
 80054ba:	681b      	ldr	r3, [r3, #0]
 80054bc:	f042 0201 	orr.w	r2, r2, #1
 80054c0:	b292      	uxth	r2, r2
 80054c2:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

    /* CLEAR RESET */
    hpcd->Instance->CNTR &= (uint16_t)(~USB_CNTR_FRES);
 80054c6:	687b      	ldr	r3, [r7, #4]
 80054c8:	681b      	ldr	r3, [r3, #0]
 80054ca:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 80054ce:	b29a      	uxth	r2, r3
 80054d0:	687b      	ldr	r3, [r7, #4]
 80054d2:	681b      	ldr	r3, [r3, #0]
 80054d4:	f022 0201 	bic.w	r2, r2, #1
 80054d8:	b292      	uxth	r2, r2
 80054da:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

    /* wait for reset flag in ISTR */
    while ((hpcd->Instance->ISTR & USB_ISTR_RESET) == 0U)
 80054de:	bf00      	nop
 80054e0:	687b      	ldr	r3, [r7, #4]
 80054e2:	681b      	ldr	r3, [r3, #0]
 80054e4:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 80054e8:	b29b      	uxth	r3, r3
 80054ea:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80054ee:	2b00      	cmp	r3, #0
 80054f0:	d0f6      	beq.n	80054e0 <HAL_PCD_IRQHandler+0x166>
    {
    }

    /* Clear Reset Flag */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_RESET);
 80054f2:	687b      	ldr	r3, [r7, #4]
 80054f4:	681b      	ldr	r3, [r3, #0]
 80054f6:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 80054fa:	b29a      	uxth	r2, r3
 80054fc:	687b      	ldr	r3, [r7, #4]
 80054fe:	681b      	ldr	r3, [r3, #0]
 8005500:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005504:	b292      	uxth	r2, r2
 8005506:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

    /* Restore Registre */
    for (i = 0U; i < 8U; i++)
 800550a:	2300      	movs	r3, #0
 800550c:	77fb      	strb	r3, [r7, #31]
 800550e:	e00f      	b.n	8005530 <HAL_PCD_IRQHandler+0x1b6>
    {
      PCD_SET_ENDPOINT(hpcd->Instance, i, store_ep[i]);
 8005510:	7ffb      	ldrb	r3, [r7, #31]
 8005512:	687a      	ldr	r2, [r7, #4]
 8005514:	6812      	ldr	r2, [r2, #0]
 8005516:	4611      	mov	r1, r2
 8005518:	7ffa      	ldrb	r2, [r7, #31]
 800551a:	0092      	lsls	r2, r2, #2
 800551c:	440a      	add	r2, r1
 800551e:	005b      	lsls	r3, r3, #1
 8005520:	3320      	adds	r3, #32
 8005522:	443b      	add	r3, r7
 8005524:	f833 3c18 	ldrh.w	r3, [r3, #-24]
 8005528:	8013      	strh	r3, [r2, #0]
    for (i = 0U; i < 8U; i++)
 800552a:	7ffb      	ldrb	r3, [r7, #31]
 800552c:	3301      	adds	r3, #1
 800552e:	77fb      	strb	r3, [r7, #31]
 8005530:	7ffb      	ldrb	r3, [r7, #31]
 8005532:	2b07      	cmp	r3, #7
 8005534:	d9ec      	bls.n	8005510 <HAL_PCD_IRQHandler+0x196>
    }

    /* Force low-power mode in the macrocell */
    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_FSUSP;
 8005536:	687b      	ldr	r3, [r7, #4]
 8005538:	681b      	ldr	r3, [r3, #0]
 800553a:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 800553e:	b29a      	uxth	r2, r3
 8005540:	687b      	ldr	r3, [r7, #4]
 8005542:	681b      	ldr	r3, [r3, #0]
 8005544:	f042 0208 	orr.w	r2, r2, #8
 8005548:	b292      	uxth	r2, r2
 800554a:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

    /* clear of the ISTR bit must be done after setting of CNTR_FSUSP */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SUSP);
 800554e:	687b      	ldr	r3, [r7, #4]
 8005550:	681b      	ldr	r3, [r3, #0]
 8005552:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8005556:	b29a      	uxth	r2, r3
 8005558:	687b      	ldr	r3, [r7, #4]
 800555a:	681b      	ldr	r3, [r3, #0]
 800555c:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8005560:	b292      	uxth	r2, r2
 8005562:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_LP_MODE;
 8005566:	687b      	ldr	r3, [r7, #4]
 8005568:	681b      	ldr	r3, [r3, #0]
 800556a:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 800556e:	b29a      	uxth	r2, r3
 8005570:	687b      	ldr	r3, [r7, #4]
 8005572:	681b      	ldr	r3, [r3, #0]
 8005574:	f042 0204 	orr.w	r2, r2, #4
 8005578:	b292      	uxth	r2, r2
 800557a:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SuspendCallback(hpcd);
#else
    HAL_PCD_SuspendCallback(hpcd);
 800557e:	6878      	ldr	r0, [r7, #4]
 8005580:	f00b fd74 	bl	801106c <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    return;
 8005584:	e026      	b.n	80055d4 <HAL_PCD_IRQHandler+0x25a>
  }

  if ((wIstr & USB_ISTR_SOF) == USB_ISTR_SOF)
 8005586:	69bb      	ldr	r3, [r7, #24]
 8005588:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800558c:	2b00      	cmp	r3, #0
 800558e:	d00f      	beq.n	80055b0 <HAL_PCD_IRQHandler+0x236>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SOF);
 8005590:	687b      	ldr	r3, [r7, #4]
 8005592:	681b      	ldr	r3, [r3, #0]
 8005594:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8005598:	b29a      	uxth	r2, r3
 800559a:	687b      	ldr	r3, [r7, #4]
 800559c:	681b      	ldr	r3, [r3, #0]
 800559e:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 80055a2:	b292      	uxth	r2, r2
 80055a4:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SOFCallback(hpcd);
#else
    HAL_PCD_SOFCallback(hpcd);
 80055a8:	6878      	ldr	r0, [r7, #4]
 80055aa:	f00b fd32 	bl	8011012 <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    return;
 80055ae:	e011      	b.n	80055d4 <HAL_PCD_IRQHandler+0x25a>
  }

  if ((wIstr & USB_ISTR_ESOF) == USB_ISTR_ESOF)
 80055b0:	69bb      	ldr	r3, [r7, #24]
 80055b2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80055b6:	2b00      	cmp	r3, #0
 80055b8:	d00c      	beq.n	80055d4 <HAL_PCD_IRQHandler+0x25a>
  {
    /* clear ESOF flag in ISTR */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ESOF);
 80055ba:	687b      	ldr	r3, [r7, #4]
 80055bc:	681b      	ldr	r3, [r3, #0]
 80055be:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 80055c2:	b29a      	uxth	r2, r3
 80055c4:	687b      	ldr	r3, [r7, #4]
 80055c6:	681b      	ldr	r3, [r3, #0]
 80055c8:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80055cc:	b292      	uxth	r2, r2
 80055ce:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

    return;
 80055d2:	bf00      	nop
  }
}
 80055d4:	3720      	adds	r7, #32
 80055d6:	46bd      	mov	sp, r7
 80055d8:	bd80      	pop	{r7, pc}

080055da <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 80055da:	b580      	push	{r7, lr}
 80055dc:	b082      	sub	sp, #8
 80055de:	af00      	add	r7, sp, #0
 80055e0:	6078      	str	r0, [r7, #4]
 80055e2:	460b      	mov	r3, r1
 80055e4:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 80055e6:	687b      	ldr	r3, [r7, #4]
 80055e8:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 80055ec:	2b01      	cmp	r3, #1
 80055ee:	d101      	bne.n	80055f4 <HAL_PCD_SetAddress+0x1a>
 80055f0:	2302      	movs	r3, #2
 80055f2:	e013      	b.n	800561c <HAL_PCD_SetAddress+0x42>
 80055f4:	687b      	ldr	r3, [r7, #4]
 80055f6:	2201      	movs	r2, #1
 80055f8:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8
  hpcd->USB_Address = address;
 80055fc:	687b      	ldr	r3, [r7, #4]
 80055fe:	78fa      	ldrb	r2, [r7, #3]
 8005600:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8005604:	687b      	ldr	r3, [r7, #4]
 8005606:	681b      	ldr	r3, [r3, #0]
 8005608:	78fa      	ldrb	r2, [r7, #3]
 800560a:	4611      	mov	r1, r2
 800560c:	4618      	mov	r0, r3
 800560e:	f007 f941 	bl	800c894 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8005612:	687b      	ldr	r3, [r7, #4]
 8005614:	2200      	movs	r2, #0
 8005616:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

  return HAL_OK;
 800561a:	2300      	movs	r3, #0
}
 800561c:	4618      	mov	r0, r3
 800561e:	3708      	adds	r7, #8
 8005620:	46bd      	mov	sp, r7
 8005622:	bd80      	pop	{r7, pc}

08005624 <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 8005624:	b580      	push	{r7, lr}
 8005626:	b084      	sub	sp, #16
 8005628:	af00      	add	r7, sp, #0
 800562a:	6078      	str	r0, [r7, #4]
 800562c:	4608      	mov	r0, r1
 800562e:	4611      	mov	r1, r2
 8005630:	461a      	mov	r2, r3
 8005632:	4603      	mov	r3, r0
 8005634:	70fb      	strb	r3, [r7, #3]
 8005636:	460b      	mov	r3, r1
 8005638:	803b      	strh	r3, [r7, #0]
 800563a:	4613      	mov	r3, r2
 800563c:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 800563e:	2300      	movs	r3, #0
 8005640:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8005642:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8005646:	2b00      	cmp	r3, #0
 8005648:	da0e      	bge.n	8005668 <HAL_PCD_EP_Open+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800564a:	78fb      	ldrb	r3, [r7, #3]
 800564c:	f003 0307 	and.w	r3, r3, #7
 8005650:	1c5a      	adds	r2, r3, #1
 8005652:	4613      	mov	r3, r2
 8005654:	009b      	lsls	r3, r3, #2
 8005656:	4413      	add	r3, r2
 8005658:	00db      	lsls	r3, r3, #3
 800565a:	687a      	ldr	r2, [r7, #4]
 800565c:	4413      	add	r3, r2
 800565e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8005660:	68fb      	ldr	r3, [r7, #12]
 8005662:	2201      	movs	r2, #1
 8005664:	705a      	strb	r2, [r3, #1]
 8005666:	e00e      	b.n	8005686 <HAL_PCD_EP_Open+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8005668:	78fb      	ldrb	r3, [r7, #3]
 800566a:	f003 0207 	and.w	r2, r3, #7
 800566e:	4613      	mov	r3, r2
 8005670:	009b      	lsls	r3, r3, #2
 8005672:	4413      	add	r3, r2
 8005674:	00db      	lsls	r3, r3, #3
 8005676:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 800567a:	687a      	ldr	r2, [r7, #4]
 800567c:	4413      	add	r3, r2
 800567e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8005680:	68fb      	ldr	r3, [r7, #12]
 8005682:	2200      	movs	r2, #0
 8005684:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8005686:	78fb      	ldrb	r3, [r7, #3]
 8005688:	f003 0307 	and.w	r3, r3, #7
 800568c:	b2da      	uxtb	r2, r3
 800568e:	68fb      	ldr	r3, [r7, #12]
 8005690:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 8005692:	883a      	ldrh	r2, [r7, #0]
 8005694:	68fb      	ldr	r3, [r7, #12]
 8005696:	611a      	str	r2, [r3, #16]
  ep->type = ep_type;
 8005698:	68fb      	ldr	r3, [r7, #12]
 800569a:	78ba      	ldrb	r2, [r7, #2]
 800569c:	70da      	strb	r2, [r3, #3]
    ep->tx_fifo_num = ep->num;
  }
#endif /* defined (USB_OTG_FS) */

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 800569e:	78bb      	ldrb	r3, [r7, #2]
 80056a0:	2b02      	cmp	r3, #2
 80056a2:	d102      	bne.n	80056aa <HAL_PCD_EP_Open+0x86>
  {
    ep->data_pid_start = 0U;
 80056a4:	68fb      	ldr	r3, [r7, #12]
 80056a6:	2200      	movs	r2, #0
 80056a8:	711a      	strb	r2, [r3, #4]
  }

  __HAL_LOCK(hpcd);
 80056aa:	687b      	ldr	r3, [r7, #4]
 80056ac:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 80056b0:	2b01      	cmp	r3, #1
 80056b2:	d101      	bne.n	80056b8 <HAL_PCD_EP_Open+0x94>
 80056b4:	2302      	movs	r3, #2
 80056b6:	e00e      	b.n	80056d6 <HAL_PCD_EP_Open+0xb2>
 80056b8:	687b      	ldr	r3, [r7, #4]
 80056ba:	2201      	movs	r2, #1
 80056bc:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 80056c0:	687b      	ldr	r3, [r7, #4]
 80056c2:	681b      	ldr	r3, [r3, #0]
 80056c4:	68f9      	ldr	r1, [r7, #12]
 80056c6:	4618      	mov	r0, r3
 80056c8:	f004 fe8a 	bl	800a3e0 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 80056cc:	687b      	ldr	r3, [r7, #4]
 80056ce:	2200      	movs	r2, #0
 80056d0:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

  return ret;
 80056d4:	7afb      	ldrb	r3, [r7, #11]
}
 80056d6:	4618      	mov	r0, r3
 80056d8:	3710      	adds	r7, #16
 80056da:	46bd      	mov	sp, r7
 80056dc:	bd80      	pop	{r7, pc}

080056de <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80056de:	b580      	push	{r7, lr}
 80056e0:	b084      	sub	sp, #16
 80056e2:	af00      	add	r7, sp, #0
 80056e4:	6078      	str	r0, [r7, #4]
 80056e6:	460b      	mov	r3, r1
 80056e8:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 80056ea:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80056ee:	2b00      	cmp	r3, #0
 80056f0:	da0e      	bge.n	8005710 <HAL_PCD_EP_Close+0x32>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80056f2:	78fb      	ldrb	r3, [r7, #3]
 80056f4:	f003 0307 	and.w	r3, r3, #7
 80056f8:	1c5a      	adds	r2, r3, #1
 80056fa:	4613      	mov	r3, r2
 80056fc:	009b      	lsls	r3, r3, #2
 80056fe:	4413      	add	r3, r2
 8005700:	00db      	lsls	r3, r3, #3
 8005702:	687a      	ldr	r2, [r7, #4]
 8005704:	4413      	add	r3, r2
 8005706:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8005708:	68fb      	ldr	r3, [r7, #12]
 800570a:	2201      	movs	r2, #1
 800570c:	705a      	strb	r2, [r3, #1]
 800570e:	e00e      	b.n	800572e <HAL_PCD_EP_Close+0x50>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8005710:	78fb      	ldrb	r3, [r7, #3]
 8005712:	f003 0207 	and.w	r2, r3, #7
 8005716:	4613      	mov	r3, r2
 8005718:	009b      	lsls	r3, r3, #2
 800571a:	4413      	add	r3, r2
 800571c:	00db      	lsls	r3, r3, #3
 800571e:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 8005722:	687a      	ldr	r2, [r7, #4]
 8005724:	4413      	add	r3, r2
 8005726:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8005728:	68fb      	ldr	r3, [r7, #12]
 800572a:	2200      	movs	r2, #0
 800572c:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 800572e:	78fb      	ldrb	r3, [r7, #3]
 8005730:	f003 0307 	and.w	r3, r3, #7
 8005734:	b2da      	uxtb	r2, r3
 8005736:	68fb      	ldr	r3, [r7, #12]
 8005738:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800573a:	687b      	ldr	r3, [r7, #4]
 800573c:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 8005740:	2b01      	cmp	r3, #1
 8005742:	d101      	bne.n	8005748 <HAL_PCD_EP_Close+0x6a>
 8005744:	2302      	movs	r3, #2
 8005746:	e00e      	b.n	8005766 <HAL_PCD_EP_Close+0x88>
 8005748:	687b      	ldr	r3, [r7, #4]
 800574a:	2201      	movs	r2, #1
 800574c:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8005750:	687b      	ldr	r3, [r7, #4]
 8005752:	681b      	ldr	r3, [r3, #0]
 8005754:	68f9      	ldr	r1, [r7, #12]
 8005756:	4618      	mov	r0, r3
 8005758:	f005 fa02 	bl	800ab60 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 800575c:	687b      	ldr	r3, [r7, #4]
 800575e:	2200      	movs	r2, #0
 8005760:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8
  return HAL_OK;
 8005764:	2300      	movs	r3, #0
}
 8005766:	4618      	mov	r0, r3
 8005768:	3710      	adds	r7, #16
 800576a:	46bd      	mov	sp, r7
 800576c:	bd80      	pop	{r7, pc}

0800576e <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 800576e:	b580      	push	{r7, lr}
 8005770:	b086      	sub	sp, #24
 8005772:	af00      	add	r7, sp, #0
 8005774:	60f8      	str	r0, [r7, #12]
 8005776:	607a      	str	r2, [r7, #4]
 8005778:	603b      	str	r3, [r7, #0]
 800577a:	460b      	mov	r3, r1
 800577c:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800577e:	7afb      	ldrb	r3, [r7, #11]
 8005780:	f003 0207 	and.w	r2, r3, #7
 8005784:	4613      	mov	r3, r2
 8005786:	009b      	lsls	r3, r3, #2
 8005788:	4413      	add	r3, r2
 800578a:	00db      	lsls	r3, r3, #3
 800578c:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 8005790:	68fa      	ldr	r2, [r7, #12]
 8005792:	4413      	add	r3, r2
 8005794:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8005796:	697b      	ldr	r3, [r7, #20]
 8005798:	687a      	ldr	r2, [r7, #4]
 800579a:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 800579c:	697b      	ldr	r3, [r7, #20]
 800579e:	683a      	ldr	r2, [r7, #0]
 80057a0:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 80057a2:	697b      	ldr	r3, [r7, #20]
 80057a4:	2200      	movs	r2, #0
 80057a6:	61da      	str	r2, [r3, #28]
  ep->is_in = 0U;
 80057a8:	697b      	ldr	r3, [r7, #20]
 80057aa:	2200      	movs	r2, #0
 80057ac:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 80057ae:	7afb      	ldrb	r3, [r7, #11]
 80057b0:	f003 0307 	and.w	r3, r3, #7
 80057b4:	b2da      	uxtb	r2, r3
 80057b6:	697b      	ldr	r3, [r7, #20]
 80057b8:	701a      	strb	r2, [r3, #0]

  (void)USB_EPStartXfer(hpcd->Instance, ep);
 80057ba:	68fb      	ldr	r3, [r7, #12]
 80057bc:	681b      	ldr	r3, [r3, #0]
 80057be:	6979      	ldr	r1, [r7, #20]
 80057c0:	4618      	mov	r0, r3
 80057c2:	f005 fbb9 	bl	800af38 <USB_EPStartXfer>

  return HAL_OK;
 80057c6:	2300      	movs	r3, #0
}
 80057c8:	4618      	mov	r0, r3
 80057ca:	3718      	adds	r7, #24
 80057cc:	46bd      	mov	sp, r7
 80057ce:	bd80      	pop	{r7, pc}

080057d0 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 80057d0:	b580      	push	{r7, lr}
 80057d2:	b086      	sub	sp, #24
 80057d4:	af00      	add	r7, sp, #0
 80057d6:	60f8      	str	r0, [r7, #12]
 80057d8:	607a      	str	r2, [r7, #4]
 80057da:	603b      	str	r3, [r7, #0]
 80057dc:	460b      	mov	r3, r1
 80057de:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80057e0:	7afb      	ldrb	r3, [r7, #11]
 80057e2:	f003 0307 	and.w	r3, r3, #7
 80057e6:	1c5a      	adds	r2, r3, #1
 80057e8:	4613      	mov	r3, r2
 80057ea:	009b      	lsls	r3, r3, #2
 80057ec:	4413      	add	r3, r2
 80057ee:	00db      	lsls	r3, r3, #3
 80057f0:	68fa      	ldr	r2, [r7, #12]
 80057f2:	4413      	add	r3, r2
 80057f4:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 80057f6:	697b      	ldr	r3, [r7, #20]
 80057f8:	687a      	ldr	r2, [r7, #4]
 80057fa:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 80057fc:	697b      	ldr	r3, [r7, #20]
 80057fe:	683a      	ldr	r2, [r7, #0]
 8005800:	619a      	str	r2, [r3, #24]
#if defined (USB)
  ep->xfer_fill_db = 1U;
 8005802:	697b      	ldr	r3, [r7, #20]
 8005804:	2201      	movs	r2, #1
 8005806:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  ep->xfer_len_db = len;
 800580a:	697b      	ldr	r3, [r7, #20]
 800580c:	683a      	ldr	r2, [r7, #0]
 800580e:	621a      	str	r2, [r3, #32]
#endif /* defined (USB) */
  ep->xfer_count = 0U;
 8005810:	697b      	ldr	r3, [r7, #20]
 8005812:	2200      	movs	r2, #0
 8005814:	61da      	str	r2, [r3, #28]
  ep->is_in = 1U;
 8005816:	697b      	ldr	r3, [r7, #20]
 8005818:	2201      	movs	r2, #1
 800581a:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 800581c:	7afb      	ldrb	r3, [r7, #11]
 800581e:	f003 0307 	and.w	r3, r3, #7
 8005822:	b2da      	uxtb	r2, r3
 8005824:	697b      	ldr	r3, [r7, #20]
 8005826:	701a      	strb	r2, [r3, #0]

  (void)USB_EPStartXfer(hpcd->Instance, ep);
 8005828:	68fb      	ldr	r3, [r7, #12]
 800582a:	681b      	ldr	r3, [r3, #0]
 800582c:	6979      	ldr	r1, [r7, #20]
 800582e:	4618      	mov	r0, r3
 8005830:	f005 fb82 	bl	800af38 <USB_EPStartXfer>

  return HAL_OK;
 8005834:	2300      	movs	r3, #0
}
 8005836:	4618      	mov	r0, r3
 8005838:	3718      	adds	r7, #24
 800583a:	46bd      	mov	sp, r7
 800583c:	bd80      	pop	{r7, pc}

0800583e <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800583e:	b580      	push	{r7, lr}
 8005840:	b084      	sub	sp, #16
 8005842:	af00      	add	r7, sp, #0
 8005844:	6078      	str	r0, [r7, #4]
 8005846:	460b      	mov	r3, r1
 8005848:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 800584a:	78fb      	ldrb	r3, [r7, #3]
 800584c:	f003 0207 	and.w	r2, r3, #7
 8005850:	687b      	ldr	r3, [r7, #4]
 8005852:	685b      	ldr	r3, [r3, #4]
 8005854:	429a      	cmp	r2, r3
 8005856:	d901      	bls.n	800585c <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 8005858:	2301      	movs	r3, #1
 800585a:	e04c      	b.n	80058f6 <HAL_PCD_EP_SetStall+0xb8>
  }

  if ((0x80U & ep_addr) == 0x80U)
 800585c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8005860:	2b00      	cmp	r3, #0
 8005862:	da0e      	bge.n	8005882 <HAL_PCD_EP_SetStall+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8005864:	78fb      	ldrb	r3, [r7, #3]
 8005866:	f003 0307 	and.w	r3, r3, #7
 800586a:	1c5a      	adds	r2, r3, #1
 800586c:	4613      	mov	r3, r2
 800586e:	009b      	lsls	r3, r3, #2
 8005870:	4413      	add	r3, r2
 8005872:	00db      	lsls	r3, r3, #3
 8005874:	687a      	ldr	r2, [r7, #4]
 8005876:	4413      	add	r3, r2
 8005878:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800587a:	68fb      	ldr	r3, [r7, #12]
 800587c:	2201      	movs	r2, #1
 800587e:	705a      	strb	r2, [r3, #1]
 8005880:	e00c      	b.n	800589c <HAL_PCD_EP_SetStall+0x5e>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8005882:	78fa      	ldrb	r2, [r7, #3]
 8005884:	4613      	mov	r3, r2
 8005886:	009b      	lsls	r3, r3, #2
 8005888:	4413      	add	r3, r2
 800588a:	00db      	lsls	r3, r3, #3
 800588c:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 8005890:	687a      	ldr	r2, [r7, #4]
 8005892:	4413      	add	r3, r2
 8005894:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8005896:	68fb      	ldr	r3, [r7, #12]
 8005898:	2200      	movs	r2, #0
 800589a:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 800589c:	68fb      	ldr	r3, [r7, #12]
 800589e:	2201      	movs	r2, #1
 80058a0:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 80058a2:	78fb      	ldrb	r3, [r7, #3]
 80058a4:	f003 0307 	and.w	r3, r3, #7
 80058a8:	b2da      	uxtb	r2, r3
 80058aa:	68fb      	ldr	r3, [r7, #12]
 80058ac:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80058ae:	687b      	ldr	r3, [r7, #4]
 80058b0:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 80058b4:	2b01      	cmp	r3, #1
 80058b6:	d101      	bne.n	80058bc <HAL_PCD_EP_SetStall+0x7e>
 80058b8:	2302      	movs	r3, #2
 80058ba:	e01c      	b.n	80058f6 <HAL_PCD_EP_SetStall+0xb8>
 80058bc:	687b      	ldr	r3, [r7, #4]
 80058be:	2201      	movs	r2, #1
 80058c0:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

  (void)USB_EPSetStall(hpcd->Instance, ep);
 80058c4:	687b      	ldr	r3, [r7, #4]
 80058c6:	681b      	ldr	r3, [r3, #0]
 80058c8:	68f9      	ldr	r1, [r7, #12]
 80058ca:	4618      	mov	r0, r3
 80058cc:	f006 fee5 	bl	800c69a <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 80058d0:	78fb      	ldrb	r3, [r7, #3]
 80058d2:	f003 0307 	and.w	r3, r3, #7
 80058d6:	2b00      	cmp	r3, #0
 80058d8:	d108      	bne.n	80058ec <HAL_PCD_EP_SetStall+0xae>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t *)hpcd->Setup);
 80058da:	687b      	ldr	r3, [r7, #4]
 80058dc:	681a      	ldr	r2, [r3, #0]
 80058de:	687b      	ldr	r3, [r7, #4]
 80058e0:	f503 732c 	add.w	r3, r3, #688	; 0x2b0
 80058e4:	4619      	mov	r1, r3
 80058e6:	4610      	mov	r0, r2
 80058e8:	f007 f80a 	bl	800c900 <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 80058ec:	687b      	ldr	r3, [r7, #4]
 80058ee:	2200      	movs	r2, #0
 80058f0:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

  return HAL_OK;
 80058f4:	2300      	movs	r3, #0
}
 80058f6:	4618      	mov	r0, r3
 80058f8:	3710      	adds	r7, #16
 80058fa:	46bd      	mov	sp, r7
 80058fc:	bd80      	pop	{r7, pc}

080058fe <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80058fe:	b580      	push	{r7, lr}
 8005900:	b084      	sub	sp, #16
 8005902:	af00      	add	r7, sp, #0
 8005904:	6078      	str	r0, [r7, #4]
 8005906:	460b      	mov	r3, r1
 8005908:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 800590a:	78fb      	ldrb	r3, [r7, #3]
 800590c:	f003 020f 	and.w	r2, r3, #15
 8005910:	687b      	ldr	r3, [r7, #4]
 8005912:	685b      	ldr	r3, [r3, #4]
 8005914:	429a      	cmp	r2, r3
 8005916:	d901      	bls.n	800591c <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 8005918:	2301      	movs	r3, #1
 800591a:	e040      	b.n	800599e <HAL_PCD_EP_ClrStall+0xa0>
  }

  if ((0x80U & ep_addr) == 0x80U)
 800591c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8005920:	2b00      	cmp	r3, #0
 8005922:	da0e      	bge.n	8005942 <HAL_PCD_EP_ClrStall+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8005924:	78fb      	ldrb	r3, [r7, #3]
 8005926:	f003 0307 	and.w	r3, r3, #7
 800592a:	1c5a      	adds	r2, r3, #1
 800592c:	4613      	mov	r3, r2
 800592e:	009b      	lsls	r3, r3, #2
 8005930:	4413      	add	r3, r2
 8005932:	00db      	lsls	r3, r3, #3
 8005934:	687a      	ldr	r2, [r7, #4]
 8005936:	4413      	add	r3, r2
 8005938:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800593a:	68fb      	ldr	r3, [r7, #12]
 800593c:	2201      	movs	r2, #1
 800593e:	705a      	strb	r2, [r3, #1]
 8005940:	e00e      	b.n	8005960 <HAL_PCD_EP_ClrStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8005942:	78fb      	ldrb	r3, [r7, #3]
 8005944:	f003 0207 	and.w	r2, r3, #7
 8005948:	4613      	mov	r3, r2
 800594a:	009b      	lsls	r3, r3, #2
 800594c:	4413      	add	r3, r2
 800594e:	00db      	lsls	r3, r3, #3
 8005950:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 8005954:	687a      	ldr	r2, [r7, #4]
 8005956:	4413      	add	r3, r2
 8005958:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800595a:	68fb      	ldr	r3, [r7, #12]
 800595c:	2200      	movs	r2, #0
 800595e:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 8005960:	68fb      	ldr	r3, [r7, #12]
 8005962:	2200      	movs	r2, #0
 8005964:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8005966:	78fb      	ldrb	r3, [r7, #3]
 8005968:	f003 0307 	and.w	r3, r3, #7
 800596c:	b2da      	uxtb	r2, r3
 800596e:	68fb      	ldr	r3, [r7, #12]
 8005970:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8005972:	687b      	ldr	r3, [r7, #4]
 8005974:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 8005978:	2b01      	cmp	r3, #1
 800597a:	d101      	bne.n	8005980 <HAL_PCD_EP_ClrStall+0x82>
 800597c:	2302      	movs	r3, #2
 800597e:	e00e      	b.n	800599e <HAL_PCD_EP_ClrStall+0xa0>
 8005980:	687b      	ldr	r3, [r7, #4]
 8005982:	2201      	movs	r2, #1
 8005984:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8005988:	687b      	ldr	r3, [r7, #4]
 800598a:	681b      	ldr	r3, [r3, #0]
 800598c:	68f9      	ldr	r1, [r7, #12]
 800598e:	4618      	mov	r0, r3
 8005990:	f006 fed3 	bl	800c73a <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8005994:	687b      	ldr	r3, [r7, #4]
 8005996:	2200      	movs	r2, #0
 8005998:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

  return HAL_OK;
 800599c:	2300      	movs	r3, #0
}
 800599e:	4618      	mov	r0, r3
 80059a0:	3710      	adds	r7, #16
 80059a2:	46bd      	mov	sp, r7
 80059a4:	bd80      	pop	{r7, pc}

080059a6 <PCD_EP_ISR_Handler>:
  * @brief  This function handles PCD Endpoint interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_ISR_Handler(PCD_HandleTypeDef *hpcd)
{
 80059a6:	b580      	push	{r7, lr}
 80059a8:	b096      	sub	sp, #88	; 0x58
 80059aa:	af00      	add	r7, sp, #0
 80059ac:	6078      	str	r0, [r7, #4]
#if (USE_USB_DOUBLE_BUFFER != 1U)
  count = 0U;
#endif /* USE_USB_DOUBLE_BUFFER */

  /* stay in loop while pending interrupts */
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 80059ae:	e3bf      	b.n	8006130 <PCD_EP_ISR_Handler+0x78a>
  {
    wIstr = hpcd->Instance->ISTR;
 80059b0:	687b      	ldr	r3, [r7, #4]
 80059b2:	681b      	ldr	r3, [r3, #0]
 80059b4:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 80059b8:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e

    /* extract highest priority endpoint number */
    epindex = (uint8_t)(wIstr & USB_ISTR_EP_ID);
 80059bc:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 80059c0:	b2db      	uxtb	r3, r3
 80059c2:	f003 030f 	and.w	r3, r3, #15
 80059c6:	f887 304d 	strb.w	r3, [r7, #77]	; 0x4d

    if (epindex == 0U)
 80059ca:	f897 304d 	ldrb.w	r3, [r7, #77]	; 0x4d
 80059ce:	2b00      	cmp	r3, #0
 80059d0:	f040 8179 	bne.w	8005cc6 <PCD_EP_ISR_Handler+0x320>
    {
      /* Decode and service control endpoint interrupt */

      /* DIR bit = origin of the interrupt */
      if ((wIstr & USB_ISTR_DIR) == 0U)
 80059d4:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 80059d8:	f003 0310 	and.w	r3, r3, #16
 80059dc:	2b00      	cmp	r3, #0
 80059de:	d152      	bne.n	8005a86 <PCD_EP_ISR_Handler+0xe0>
      {
        /* DIR = 0 */

        /* DIR = 0 => IN  int */
        /* DIR = 0 implies that (EP_CTR_TX = 1) always */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 80059e0:	687b      	ldr	r3, [r7, #4]
 80059e2:	681b      	ldr	r3, [r3, #0]
 80059e4:	881b      	ldrh	r3, [r3, #0]
 80059e6:	b29b      	uxth	r3, r3
 80059e8:	f423 43e1 	bic.w	r3, r3, #28800	; 0x7080
 80059ec:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80059f0:	81fb      	strh	r3, [r7, #14]
 80059f2:	687b      	ldr	r3, [r7, #4]
 80059f4:	681a      	ldr	r2, [r3, #0]
 80059f6:	89fb      	ldrh	r3, [r7, #14]
 80059f8:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80059fc:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8005a00:	b29b      	uxth	r3, r3
 8005a02:	8013      	strh	r3, [r2, #0]
        ep = &hpcd->IN_ep[0];
 8005a04:	687b      	ldr	r3, [r7, #4]
 8005a06:	3328      	adds	r3, #40	; 0x28
 8005a08:	657b      	str	r3, [r7, #84]	; 0x54

        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 8005a0a:	687b      	ldr	r3, [r7, #4]
 8005a0c:	681b      	ldr	r3, [r3, #0]
 8005a0e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8005a12:	b29b      	uxth	r3, r3
 8005a14:	461a      	mov	r2, r3
 8005a16:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8005a18:	781b      	ldrb	r3, [r3, #0]
 8005a1a:	00db      	lsls	r3, r3, #3
 8005a1c:	4413      	add	r3, r2
 8005a1e:	3302      	adds	r3, #2
 8005a20:	005b      	lsls	r3, r3, #1
 8005a22:	687a      	ldr	r2, [r7, #4]
 8005a24:	6812      	ldr	r2, [r2, #0]
 8005a26:	4413      	add	r3, r2
 8005a28:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8005a2c:	881b      	ldrh	r3, [r3, #0]
 8005a2e:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8005a32:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8005a34:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += ep->xfer_count;
 8005a36:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8005a38:	695a      	ldr	r2, [r3, #20]
 8005a3a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8005a3c:	69db      	ldr	r3, [r3, #28]
 8005a3e:	441a      	add	r2, r3
 8005a40:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8005a42:	615a      	str	r2, [r3, #20]

        /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataInStageCallback(hpcd, 0U);
#else
        HAL_PCD_DataInStageCallback(hpcd, 0U);
 8005a44:	2100      	movs	r1, #0
 8005a46:	6878      	ldr	r0, [r7, #4]
 8005a48:	f00b fac9 	bl	8010fde <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

        if ((hpcd->USB_Address > 0U) && (ep->xfer_len == 0U))
 8005a4c:	687b      	ldr	r3, [r7, #4]
 8005a4e:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8005a52:	b2db      	uxtb	r3, r3
 8005a54:	2b00      	cmp	r3, #0
 8005a56:	f000 836b 	beq.w	8006130 <PCD_EP_ISR_Handler+0x78a>
 8005a5a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8005a5c:	699b      	ldr	r3, [r3, #24]
 8005a5e:	2b00      	cmp	r3, #0
 8005a60:	f040 8366 	bne.w	8006130 <PCD_EP_ISR_Handler+0x78a>
        {
          hpcd->Instance->DADDR = ((uint16_t)hpcd->USB_Address | USB_DADDR_EF);
 8005a64:	687b      	ldr	r3, [r7, #4]
 8005a66:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8005a6a:	b2db      	uxtb	r3, r3
 8005a6c:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8005a70:	b2da      	uxtb	r2, r3
 8005a72:	687b      	ldr	r3, [r7, #4]
 8005a74:	681b      	ldr	r3, [r3, #0]
 8005a76:	b292      	uxth	r2, r2
 8005a78:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
          hpcd->USB_Address = 0U;
 8005a7c:	687b      	ldr	r3, [r7, #4]
 8005a7e:	2200      	movs	r2, #0
 8005a80:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
 8005a84:	e354      	b.n	8006130 <PCD_EP_ISR_Handler+0x78a>
      {
        /* DIR = 1 */

        /* DIR = 1 & CTR_RX => SETUP or OUT int */
        /* DIR = 1 & (CTR_TX | CTR_RX) => 2 int pending */
        ep = &hpcd->OUT_ep[0];
 8005a86:	687b      	ldr	r3, [r7, #4]
 8005a88:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 8005a8c:	657b      	str	r3, [r7, #84]	; 0x54
        wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 8005a8e:	687b      	ldr	r3, [r7, #4]
 8005a90:	681b      	ldr	r3, [r3, #0]
 8005a92:	881b      	ldrh	r3, [r3, #0]
 8005a94:	f8a7 304a 	strh.w	r3, [r7, #74]	; 0x4a

        if ((wEPVal & USB_EP_SETUP) != 0U)
 8005a98:	f8b7 304a 	ldrh.w	r3, [r7, #74]	; 0x4a
 8005a9c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005aa0:	2b00      	cmp	r3, #0
 8005aa2:	d034      	beq.n	8005b0e <PCD_EP_ISR_Handler+0x168>
        {
          /* Get SETUP Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8005aa4:	687b      	ldr	r3, [r7, #4]
 8005aa6:	681b      	ldr	r3, [r3, #0]
 8005aa8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8005aac:	b29b      	uxth	r3, r3
 8005aae:	461a      	mov	r2, r3
 8005ab0:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8005ab2:	781b      	ldrb	r3, [r3, #0]
 8005ab4:	00db      	lsls	r3, r3, #3
 8005ab6:	4413      	add	r3, r2
 8005ab8:	3306      	adds	r3, #6
 8005aba:	005b      	lsls	r3, r3, #1
 8005abc:	687a      	ldr	r2, [r7, #4]
 8005abe:	6812      	ldr	r2, [r2, #0]
 8005ac0:	4413      	add	r3, r2
 8005ac2:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8005ac6:	881b      	ldrh	r3, [r3, #0]
 8005ac8:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8005acc:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8005ace:	61da      	str	r2, [r3, #28]

          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 8005ad0:	687b      	ldr	r3, [r7, #4]
 8005ad2:	6818      	ldr	r0, [r3, #0]
 8005ad4:	687b      	ldr	r3, [r7, #4]
 8005ad6:	f503 712c 	add.w	r1, r3, #688	; 0x2b0
 8005ada:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8005adc:	88da      	ldrh	r2, [r3, #6]
                      ep->pmaadress, (uint16_t)ep->xfer_count);
 8005ade:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8005ae0:	69db      	ldr	r3, [r3, #28]
          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 8005ae2:	b29b      	uxth	r3, r3
 8005ae4:	f006 ff5c 	bl	800c9a0 <USB_ReadPMA>

          /* SETUP bit kept frozen while CTR_RX = 1 */
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8005ae8:	687b      	ldr	r3, [r7, #4]
 8005aea:	681b      	ldr	r3, [r3, #0]
 8005aec:	881b      	ldrh	r3, [r3, #0]
 8005aee:	b29a      	uxth	r2, r3
 8005af0:	f640 738f 	movw	r3, #3983	; 0xf8f
 8005af4:	4013      	ands	r3, r2
 8005af6:	823b      	strh	r3, [r7, #16]
 8005af8:	687b      	ldr	r3, [r7, #4]
 8005afa:	681b      	ldr	r3, [r3, #0]
 8005afc:	8a3a      	ldrh	r2, [r7, #16]
 8005afe:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8005b02:	b292      	uxth	r2, r2
 8005b04:	801a      	strh	r2, [r3, #0]

          /* Process SETUP Packet*/
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->SetupStageCallback(hpcd);
#else
          HAL_PCD_SetupStageCallback(hpcd);
 8005b06:	6878      	ldr	r0, [r7, #4]
 8005b08:	f00b fa3c 	bl	8010f84 <HAL_PCD_SetupStageCallback>
 8005b0c:	e310      	b.n	8006130 <PCD_EP_ISR_Handler+0x78a>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else if ((wEPVal & USB_EP_CTR_RX) != 0U)
 8005b0e:	f9b7 304a 	ldrsh.w	r3, [r7, #74]	; 0x4a
 8005b12:	2b00      	cmp	r3, #0
 8005b14:	f280 830c 	bge.w	8006130 <PCD_EP_ISR_Handler+0x78a>
        {
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8005b18:	687b      	ldr	r3, [r7, #4]
 8005b1a:	681b      	ldr	r3, [r3, #0]
 8005b1c:	881b      	ldrh	r3, [r3, #0]
 8005b1e:	b29a      	uxth	r2, r3
 8005b20:	f640 738f 	movw	r3, #3983	; 0xf8f
 8005b24:	4013      	ands	r3, r2
 8005b26:	83fb      	strh	r3, [r7, #30]
 8005b28:	687b      	ldr	r3, [r7, #4]
 8005b2a:	681b      	ldr	r3, [r3, #0]
 8005b2c:	8bfa      	ldrh	r2, [r7, #30]
 8005b2e:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8005b32:	b292      	uxth	r2, r2
 8005b34:	801a      	strh	r2, [r3, #0]

          /* Get Control Data OUT Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8005b36:	687b      	ldr	r3, [r7, #4]
 8005b38:	681b      	ldr	r3, [r3, #0]
 8005b3a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8005b3e:	b29b      	uxth	r3, r3
 8005b40:	461a      	mov	r2, r3
 8005b42:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8005b44:	781b      	ldrb	r3, [r3, #0]
 8005b46:	00db      	lsls	r3, r3, #3
 8005b48:	4413      	add	r3, r2
 8005b4a:	3306      	adds	r3, #6
 8005b4c:	005b      	lsls	r3, r3, #1
 8005b4e:	687a      	ldr	r2, [r7, #4]
 8005b50:	6812      	ldr	r2, [r2, #0]
 8005b52:	4413      	add	r3, r2
 8005b54:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8005b58:	881b      	ldrh	r3, [r3, #0]
 8005b5a:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8005b5e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8005b60:	61da      	str	r2, [r3, #28]

          if ((ep->xfer_count != 0U) && (ep->xfer_buff != 0U))
 8005b62:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8005b64:	69db      	ldr	r3, [r3, #28]
 8005b66:	2b00      	cmp	r3, #0
 8005b68:	d019      	beq.n	8005b9e <PCD_EP_ISR_Handler+0x1f8>
 8005b6a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8005b6c:	695b      	ldr	r3, [r3, #20]
 8005b6e:	2b00      	cmp	r3, #0
 8005b70:	d015      	beq.n	8005b9e <PCD_EP_ISR_Handler+0x1f8>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 8005b72:	687b      	ldr	r3, [r7, #4]
 8005b74:	6818      	ldr	r0, [r3, #0]
 8005b76:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8005b78:	6959      	ldr	r1, [r3, #20]
 8005b7a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8005b7c:	88da      	ldrh	r2, [r3, #6]
                        ep->pmaadress, (uint16_t)ep->xfer_count);
 8005b7e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8005b80:	69db      	ldr	r3, [r3, #28]
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 8005b82:	b29b      	uxth	r3, r3
 8005b84:	f006 ff0c 	bl	800c9a0 <USB_ReadPMA>

            ep->xfer_buff += ep->xfer_count;
 8005b88:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8005b8a:	695a      	ldr	r2, [r3, #20]
 8005b8c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8005b8e:	69db      	ldr	r3, [r3, #28]
 8005b90:	441a      	add	r2, r3
 8005b92:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8005b94:	615a      	str	r2, [r3, #20]

            /* Process Control Data OUT Packet */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataOutStageCallback(hpcd, 0U);
#else
            HAL_PCD_DataOutStageCallback(hpcd, 0U);
 8005b96:	2100      	movs	r1, #0
 8005b98:	6878      	ldr	r0, [r7, #4]
 8005b9a:	f00b fa05 	bl	8010fa8 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }

          wEPVal = (uint16_t)PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 8005b9e:	687b      	ldr	r3, [r7, #4]
 8005ba0:	681b      	ldr	r3, [r3, #0]
 8005ba2:	881b      	ldrh	r3, [r3, #0]
 8005ba4:	f8a7 304a 	strh.w	r3, [r7, #74]	; 0x4a

          if (((wEPVal & USB_EP_SETUP) == 0U) && ((wEPVal & USB_EP_RX_STRX) != USB_EP_RX_VALID))
 8005ba8:	f8b7 304a 	ldrh.w	r3, [r7, #74]	; 0x4a
 8005bac:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005bb0:	2b00      	cmp	r3, #0
 8005bb2:	f040 82bd 	bne.w	8006130 <PCD_EP_ISR_Handler+0x78a>
 8005bb6:	f8b7 304a 	ldrh.w	r3, [r7, #74]	; 0x4a
 8005bba:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 8005bbe:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8005bc2:	f000 82b5 	beq.w	8006130 <PCD_EP_ISR_Handler+0x78a>
          {
            PCD_SET_EP_RX_CNT(hpcd->Instance, PCD_ENDP0, ep->maxpacket);
 8005bc6:	687b      	ldr	r3, [r7, #4]
 8005bc8:	681b      	ldr	r3, [r3, #0]
 8005bca:	61bb      	str	r3, [r7, #24]
 8005bcc:	687b      	ldr	r3, [r7, #4]
 8005bce:	681b      	ldr	r3, [r3, #0]
 8005bd0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8005bd4:	b29b      	uxth	r3, r3
 8005bd6:	461a      	mov	r2, r3
 8005bd8:	69bb      	ldr	r3, [r7, #24]
 8005bda:	4413      	add	r3, r2
 8005bdc:	61bb      	str	r3, [r7, #24]
 8005bde:	69bb      	ldr	r3, [r7, #24]
 8005be0:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8005be4:	617b      	str	r3, [r7, #20]
 8005be6:	697b      	ldr	r3, [r7, #20]
 8005be8:	881b      	ldrh	r3, [r3, #0]
 8005bea:	b29b      	uxth	r3, r3
 8005bec:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8005bf0:	b29a      	uxth	r2, r3
 8005bf2:	697b      	ldr	r3, [r7, #20]
 8005bf4:	801a      	strh	r2, [r3, #0]
 8005bf6:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8005bf8:	691b      	ldr	r3, [r3, #16]
 8005bfa:	2b3e      	cmp	r3, #62	; 0x3e
 8005bfc:	d91d      	bls.n	8005c3a <PCD_EP_ISR_Handler+0x294>
 8005bfe:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8005c00:	691b      	ldr	r3, [r3, #16]
 8005c02:	095b      	lsrs	r3, r3, #5
 8005c04:	647b      	str	r3, [r7, #68]	; 0x44
 8005c06:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8005c08:	691b      	ldr	r3, [r3, #16]
 8005c0a:	f003 031f 	and.w	r3, r3, #31
 8005c0e:	2b00      	cmp	r3, #0
 8005c10:	d102      	bne.n	8005c18 <PCD_EP_ISR_Handler+0x272>
 8005c12:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005c14:	3b01      	subs	r3, #1
 8005c16:	647b      	str	r3, [r7, #68]	; 0x44
 8005c18:	697b      	ldr	r3, [r7, #20]
 8005c1a:	881b      	ldrh	r3, [r3, #0]
 8005c1c:	b29a      	uxth	r2, r3
 8005c1e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005c20:	b29b      	uxth	r3, r3
 8005c22:	029b      	lsls	r3, r3, #10
 8005c24:	b29b      	uxth	r3, r3
 8005c26:	4313      	orrs	r3, r2
 8005c28:	b29b      	uxth	r3, r3
 8005c2a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8005c2e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8005c32:	b29a      	uxth	r2, r3
 8005c34:	697b      	ldr	r3, [r7, #20]
 8005c36:	801a      	strh	r2, [r3, #0]
 8005c38:	e026      	b.n	8005c88 <PCD_EP_ISR_Handler+0x2e2>
 8005c3a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8005c3c:	691b      	ldr	r3, [r3, #16]
 8005c3e:	2b00      	cmp	r3, #0
 8005c40:	d10a      	bne.n	8005c58 <PCD_EP_ISR_Handler+0x2b2>
 8005c42:	697b      	ldr	r3, [r7, #20]
 8005c44:	881b      	ldrh	r3, [r3, #0]
 8005c46:	b29b      	uxth	r3, r3
 8005c48:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8005c4c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8005c50:	b29a      	uxth	r2, r3
 8005c52:	697b      	ldr	r3, [r7, #20]
 8005c54:	801a      	strh	r2, [r3, #0]
 8005c56:	e017      	b.n	8005c88 <PCD_EP_ISR_Handler+0x2e2>
 8005c58:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8005c5a:	691b      	ldr	r3, [r3, #16]
 8005c5c:	085b      	lsrs	r3, r3, #1
 8005c5e:	647b      	str	r3, [r7, #68]	; 0x44
 8005c60:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8005c62:	691b      	ldr	r3, [r3, #16]
 8005c64:	f003 0301 	and.w	r3, r3, #1
 8005c68:	2b00      	cmp	r3, #0
 8005c6a:	d002      	beq.n	8005c72 <PCD_EP_ISR_Handler+0x2cc>
 8005c6c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005c6e:	3301      	adds	r3, #1
 8005c70:	647b      	str	r3, [r7, #68]	; 0x44
 8005c72:	697b      	ldr	r3, [r7, #20]
 8005c74:	881b      	ldrh	r3, [r3, #0]
 8005c76:	b29a      	uxth	r2, r3
 8005c78:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005c7a:	b29b      	uxth	r3, r3
 8005c7c:	029b      	lsls	r3, r3, #10
 8005c7e:	b29b      	uxth	r3, r3
 8005c80:	4313      	orrs	r3, r2
 8005c82:	b29a      	uxth	r2, r3
 8005c84:	697b      	ldr	r3, [r7, #20]
 8005c86:	801a      	strh	r2, [r3, #0]
            PCD_SET_EP_RX_STATUS(hpcd->Instance, PCD_ENDP0, USB_EP_RX_VALID);
 8005c88:	687b      	ldr	r3, [r7, #4]
 8005c8a:	681b      	ldr	r3, [r3, #0]
 8005c8c:	881b      	ldrh	r3, [r3, #0]
 8005c8e:	b29b      	uxth	r3, r3
 8005c90:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8005c94:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005c98:	827b      	strh	r3, [r7, #18]
 8005c9a:	8a7b      	ldrh	r3, [r7, #18]
 8005c9c:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 8005ca0:	827b      	strh	r3, [r7, #18]
 8005ca2:	8a7b      	ldrh	r3, [r7, #18]
 8005ca4:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 8005ca8:	827b      	strh	r3, [r7, #18]
 8005caa:	687b      	ldr	r3, [r7, #4]
 8005cac:	681a      	ldr	r2, [r3, #0]
 8005cae:	8a7b      	ldrh	r3, [r7, #18]
 8005cb0:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8005cb4:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8005cb8:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8005cbc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005cc0:	b29b      	uxth	r3, r3
 8005cc2:	8013      	strh	r3, [r2, #0]
 8005cc4:	e234      	b.n	8006130 <PCD_EP_ISR_Handler+0x78a>
    }
    else
    {
      /* Decode and service non control endpoints interrupt */
      /* process related endpoint register */
      wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, epindex);
 8005cc6:	687b      	ldr	r3, [r7, #4]
 8005cc8:	681b      	ldr	r3, [r3, #0]
 8005cca:	461a      	mov	r2, r3
 8005ccc:	f897 304d 	ldrb.w	r3, [r7, #77]	; 0x4d
 8005cd0:	009b      	lsls	r3, r3, #2
 8005cd2:	4413      	add	r3, r2
 8005cd4:	881b      	ldrh	r3, [r3, #0]
 8005cd6:	f8a7 304a 	strh.w	r3, [r7, #74]	; 0x4a

      if ((wEPVal & USB_EP_CTR_RX) != 0U)
 8005cda:	f9b7 304a 	ldrsh.w	r3, [r7, #74]	; 0x4a
 8005cde:	2b00      	cmp	r3, #0
 8005ce0:	f280 80fc 	bge.w	8005edc <PCD_EP_ISR_Handler+0x536>
      {
        /* clear int flag */
        PCD_CLEAR_RX_EP_CTR(hpcd->Instance, epindex);
 8005ce4:	687b      	ldr	r3, [r7, #4]
 8005ce6:	681b      	ldr	r3, [r3, #0]
 8005ce8:	461a      	mov	r2, r3
 8005cea:	f897 304d 	ldrb.w	r3, [r7, #77]	; 0x4d
 8005cee:	009b      	lsls	r3, r3, #2
 8005cf0:	4413      	add	r3, r2
 8005cf2:	881b      	ldrh	r3, [r3, #0]
 8005cf4:	b29a      	uxth	r2, r3
 8005cf6:	f640 738f 	movw	r3, #3983	; 0xf8f
 8005cfa:	4013      	ands	r3, r2
 8005cfc:	f8a7 3048 	strh.w	r3, [r7, #72]	; 0x48
 8005d00:	687b      	ldr	r3, [r7, #4]
 8005d02:	681b      	ldr	r3, [r3, #0]
 8005d04:	461a      	mov	r2, r3
 8005d06:	f897 304d 	ldrb.w	r3, [r7, #77]	; 0x4d
 8005d0a:	009b      	lsls	r3, r3, #2
 8005d0c:	4413      	add	r3, r2
 8005d0e:	f8b7 2048 	ldrh.w	r2, [r7, #72]	; 0x48
 8005d12:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8005d16:	b292      	uxth	r2, r2
 8005d18:	801a      	strh	r2, [r3, #0]
        ep = &hpcd->OUT_ep[epindex];
 8005d1a:	f897 204d 	ldrb.w	r2, [r7, #77]	; 0x4d
 8005d1e:	4613      	mov	r3, r2
 8005d20:	009b      	lsls	r3, r3, #2
 8005d22:	4413      	add	r3, r2
 8005d24:	00db      	lsls	r3, r3, #3
 8005d26:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 8005d2a:	687a      	ldr	r2, [r7, #4]
 8005d2c:	4413      	add	r3, r2
 8005d2e:	657b      	str	r3, [r7, #84]	; 0x54

        /* OUT Single Buffering */
        if (ep->doublebuffer == 0U)
 8005d30:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8005d32:	7b1b      	ldrb	r3, [r3, #12]
 8005d34:	2b00      	cmp	r3, #0
 8005d36:	d125      	bne.n	8005d84 <PCD_EP_ISR_Handler+0x3de>
        {
          count = (uint16_t)PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8005d38:	687b      	ldr	r3, [r7, #4]
 8005d3a:	681b      	ldr	r3, [r3, #0]
 8005d3c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8005d40:	b29b      	uxth	r3, r3
 8005d42:	461a      	mov	r2, r3
 8005d44:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8005d46:	781b      	ldrb	r3, [r3, #0]
 8005d48:	00db      	lsls	r3, r3, #3
 8005d4a:	4413      	add	r3, r2
 8005d4c:	3306      	adds	r3, #6
 8005d4e:	005b      	lsls	r3, r3, #1
 8005d50:	687a      	ldr	r2, [r7, #4]
 8005d52:	6812      	ldr	r2, [r2, #0]
 8005d54:	4413      	add	r3, r2
 8005d56:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8005d5a:	881b      	ldrh	r3, [r3, #0]
 8005d5c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8005d60:	f8a7 3050 	strh.w	r3, [r7, #80]	; 0x50

          if (count != 0U)
 8005d64:	f8b7 3050 	ldrh.w	r3, [r7, #80]	; 0x50
 8005d68:	2b00      	cmp	r3, #0
 8005d6a:	f000 8092 	beq.w	8005e92 <PCD_EP_ISR_Handler+0x4ec>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaadress, count);
 8005d6e:	687b      	ldr	r3, [r7, #4]
 8005d70:	6818      	ldr	r0, [r3, #0]
 8005d72:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8005d74:	6959      	ldr	r1, [r3, #20]
 8005d76:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8005d78:	88da      	ldrh	r2, [r3, #6]
 8005d7a:	f8b7 3050 	ldrh.w	r3, [r7, #80]	; 0x50
 8005d7e:	f006 fe0f 	bl	800c9a0 <USB_ReadPMA>
 8005d82:	e086      	b.n	8005e92 <PCD_EP_ISR_Handler+0x4ec>
        }
#if (USE_USB_DOUBLE_BUFFER == 1U)
        else
        {
          /* manage double buffer bulk out */
          if (ep->type == EP_TYPE_BULK)
 8005d84:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8005d86:	78db      	ldrb	r3, [r3, #3]
 8005d88:	2b02      	cmp	r3, #2
 8005d8a:	d10a      	bne.n	8005da2 <PCD_EP_ISR_Handler+0x3fc>
          {
            count = HAL_PCD_EP_DB_Receive(hpcd, ep, wEPVal);
 8005d8c:	f8b7 304a 	ldrh.w	r3, [r7, #74]	; 0x4a
 8005d90:	461a      	mov	r2, r3
 8005d92:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8005d94:	6878      	ldr	r0, [r7, #4]
 8005d96:	f000 f9d9 	bl	800614c <HAL_PCD_EP_DB_Receive>
 8005d9a:	4603      	mov	r3, r0
 8005d9c:	f8a7 3050 	strh.w	r3, [r7, #80]	; 0x50
 8005da0:	e077      	b.n	8005e92 <PCD_EP_ISR_Handler+0x4ec>
          }
          else /* manage double buffer iso out */
          {
            /* free EP OUT Buffer */
            PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 8005da2:	687b      	ldr	r3, [r7, #4]
 8005da4:	681b      	ldr	r3, [r3, #0]
 8005da6:	461a      	mov	r2, r3
 8005da8:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8005daa:	781b      	ldrb	r3, [r3, #0]
 8005dac:	009b      	lsls	r3, r3, #2
 8005dae:	4413      	add	r3, r2
 8005db0:	881b      	ldrh	r3, [r3, #0]
 8005db2:	b29b      	uxth	r3, r3
 8005db4:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005db8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005dbc:	f8a7 3052 	strh.w	r3, [r7, #82]	; 0x52
 8005dc0:	687b      	ldr	r3, [r7, #4]
 8005dc2:	681b      	ldr	r3, [r3, #0]
 8005dc4:	461a      	mov	r2, r3
 8005dc6:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8005dc8:	781b      	ldrb	r3, [r3, #0]
 8005dca:	009b      	lsls	r3, r3, #2
 8005dcc:	441a      	add	r2, r3
 8005dce:	f8b7 3052 	ldrh.w	r3, [r7, #82]	; 0x52
 8005dd2:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8005dd6:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8005dda:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8005dde:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8005de2:	b29b      	uxth	r3, r3
 8005de4:	8013      	strh	r3, [r2, #0]

            if ((PCD_GET_ENDPOINT(hpcd->Instance, ep->num) & USB_EP_DTOG_RX) != 0U)
 8005de6:	687b      	ldr	r3, [r7, #4]
 8005de8:	681b      	ldr	r3, [r3, #0]
 8005dea:	461a      	mov	r2, r3
 8005dec:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8005dee:	781b      	ldrb	r3, [r3, #0]
 8005df0:	009b      	lsls	r3, r3, #2
 8005df2:	4413      	add	r3, r2
 8005df4:	881b      	ldrh	r3, [r3, #0]
 8005df6:	b29b      	uxth	r3, r3
 8005df8:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8005dfc:	2b00      	cmp	r3, #0
 8005dfe:	d024      	beq.n	8005e4a <PCD_EP_ISR_Handler+0x4a4>
            {
              /* read from endpoint BUF0Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8005e00:	687b      	ldr	r3, [r7, #4]
 8005e02:	681b      	ldr	r3, [r3, #0]
 8005e04:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8005e08:	b29b      	uxth	r3, r3
 8005e0a:	461a      	mov	r2, r3
 8005e0c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8005e0e:	781b      	ldrb	r3, [r3, #0]
 8005e10:	00db      	lsls	r3, r3, #3
 8005e12:	4413      	add	r3, r2
 8005e14:	3302      	adds	r3, #2
 8005e16:	005b      	lsls	r3, r3, #1
 8005e18:	687a      	ldr	r2, [r7, #4]
 8005e1a:	6812      	ldr	r2, [r2, #0]
 8005e1c:	4413      	add	r3, r2
 8005e1e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8005e22:	881b      	ldrh	r3, [r3, #0]
 8005e24:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8005e28:	f8a7 3050 	strh.w	r3, [r7, #80]	; 0x50

              if (count != 0U)
 8005e2c:	f8b7 3050 	ldrh.w	r3, [r7, #80]	; 0x50
 8005e30:	2b00      	cmp	r3, #0
 8005e32:	d02e      	beq.n	8005e92 <PCD_EP_ISR_Handler+0x4ec>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 8005e34:	687b      	ldr	r3, [r7, #4]
 8005e36:	6818      	ldr	r0, [r3, #0]
 8005e38:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8005e3a:	6959      	ldr	r1, [r3, #20]
 8005e3c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8005e3e:	891a      	ldrh	r2, [r3, #8]
 8005e40:	f8b7 3050 	ldrh.w	r3, [r7, #80]	; 0x50
 8005e44:	f006 fdac 	bl	800c9a0 <USB_ReadPMA>
 8005e48:	e023      	b.n	8005e92 <PCD_EP_ISR_Handler+0x4ec>
              }
            }
            else
            {
              /* read from endpoint BUF1Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8005e4a:	687b      	ldr	r3, [r7, #4]
 8005e4c:	681b      	ldr	r3, [r3, #0]
 8005e4e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8005e52:	b29b      	uxth	r3, r3
 8005e54:	461a      	mov	r2, r3
 8005e56:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8005e58:	781b      	ldrb	r3, [r3, #0]
 8005e5a:	00db      	lsls	r3, r3, #3
 8005e5c:	4413      	add	r3, r2
 8005e5e:	3306      	adds	r3, #6
 8005e60:	005b      	lsls	r3, r3, #1
 8005e62:	687a      	ldr	r2, [r7, #4]
 8005e64:	6812      	ldr	r2, [r2, #0]
 8005e66:	4413      	add	r3, r2
 8005e68:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8005e6c:	881b      	ldrh	r3, [r3, #0]
 8005e6e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8005e72:	f8a7 3050 	strh.w	r3, [r7, #80]	; 0x50

              if (count != 0U)
 8005e76:	f8b7 3050 	ldrh.w	r3, [r7, #80]	; 0x50
 8005e7a:	2b00      	cmp	r3, #0
 8005e7c:	d009      	beq.n	8005e92 <PCD_EP_ISR_Handler+0x4ec>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 8005e7e:	687b      	ldr	r3, [r7, #4]
 8005e80:	6818      	ldr	r0, [r3, #0]
 8005e82:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8005e84:	6959      	ldr	r1, [r3, #20]
 8005e86:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8005e88:	895a      	ldrh	r2, [r3, #10]
 8005e8a:	f8b7 3050 	ldrh.w	r3, [r7, #80]	; 0x50
 8005e8e:	f006 fd87 	bl	800c9a0 <USB_ReadPMA>
          }
        }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

        /* multi-packet on the NON control OUT endpoint */
        ep->xfer_count += count;
 8005e92:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8005e94:	69da      	ldr	r2, [r3, #28]
 8005e96:	f8b7 3050 	ldrh.w	r3, [r7, #80]	; 0x50
 8005e9a:	441a      	add	r2, r3
 8005e9c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8005e9e:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += count;
 8005ea0:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8005ea2:	695a      	ldr	r2, [r3, #20]
 8005ea4:	f8b7 3050 	ldrh.w	r3, [r7, #80]	; 0x50
 8005ea8:	441a      	add	r2, r3
 8005eaa:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8005eac:	615a      	str	r2, [r3, #20]

        if ((ep->xfer_len == 0U) || (count < ep->maxpacket))
 8005eae:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8005eb0:	699b      	ldr	r3, [r3, #24]
 8005eb2:	2b00      	cmp	r3, #0
 8005eb4:	d005      	beq.n	8005ec2 <PCD_EP_ISR_Handler+0x51c>
 8005eb6:	f8b7 2050 	ldrh.w	r2, [r7, #80]	; 0x50
 8005eba:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8005ebc:	691b      	ldr	r3, [r3, #16]
 8005ebe:	429a      	cmp	r2, r3
 8005ec0:	d206      	bcs.n	8005ed0 <PCD_EP_ISR_Handler+0x52a>
        {
          /* RX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataOutStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataOutStageCallback(hpcd, ep->num);
 8005ec2:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8005ec4:	781b      	ldrb	r3, [r3, #0]
 8005ec6:	4619      	mov	r1, r3
 8005ec8:	6878      	ldr	r0, [r7, #4]
 8005eca:	f00b f86d 	bl	8010fa8 <HAL_PCD_DataOutStageCallback>
 8005ece:	e005      	b.n	8005edc <PCD_EP_ISR_Handler+0x536>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          (void)USB_EPStartXfer(hpcd->Instance, ep);
 8005ed0:	687b      	ldr	r3, [r7, #4]
 8005ed2:	681b      	ldr	r3, [r3, #0]
 8005ed4:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8005ed6:	4618      	mov	r0, r3
 8005ed8:	f005 f82e 	bl	800af38 <USB_EPStartXfer>
        }
      }

      if ((wEPVal & USB_EP_CTR_TX) != 0U)
 8005edc:	f8b7 304a 	ldrh.w	r3, [r7, #74]	; 0x4a
 8005ee0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005ee4:	2b00      	cmp	r3, #0
 8005ee6:	f000 8123 	beq.w	8006130 <PCD_EP_ISR_Handler+0x78a>
      {
        ep = &hpcd->IN_ep[epindex];
 8005eea:	f897 304d 	ldrb.w	r3, [r7, #77]	; 0x4d
 8005eee:	1c5a      	adds	r2, r3, #1
 8005ef0:	4613      	mov	r3, r2
 8005ef2:	009b      	lsls	r3, r3, #2
 8005ef4:	4413      	add	r3, r2
 8005ef6:	00db      	lsls	r3, r3, #3
 8005ef8:	687a      	ldr	r2, [r7, #4]
 8005efa:	4413      	add	r3, r2
 8005efc:	657b      	str	r3, [r7, #84]	; 0x54

        /* clear int flag */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, epindex);
 8005efe:	687b      	ldr	r3, [r7, #4]
 8005f00:	681b      	ldr	r3, [r3, #0]
 8005f02:	461a      	mov	r2, r3
 8005f04:	f897 304d 	ldrb.w	r3, [r7, #77]	; 0x4d
 8005f08:	009b      	lsls	r3, r3, #2
 8005f0a:	4413      	add	r3, r2
 8005f0c:	881b      	ldrh	r3, [r3, #0]
 8005f0e:	b29b      	uxth	r3, r3
 8005f10:	f423 43e1 	bic.w	r3, r3, #28800	; 0x7080
 8005f14:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005f18:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
 8005f1c:	687b      	ldr	r3, [r7, #4]
 8005f1e:	681b      	ldr	r3, [r3, #0]
 8005f20:	461a      	mov	r2, r3
 8005f22:	f897 304d 	ldrb.w	r3, [r7, #77]	; 0x4d
 8005f26:	009b      	lsls	r3, r3, #2
 8005f28:	441a      	add	r2, r3
 8005f2a:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 8005f2e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8005f32:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8005f36:	b29b      	uxth	r3, r3
 8005f38:	8013      	strh	r3, [r2, #0]

        if (ep->type == EP_TYPE_ISOC)
 8005f3a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8005f3c:	78db      	ldrb	r3, [r3, #3]
 8005f3e:	2b01      	cmp	r3, #1
 8005f40:	f040 80a2 	bne.w	8006088 <PCD_EP_ISR_Handler+0x6e2>
        {
          ep->xfer_len = 0U;
 8005f44:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8005f46:	2200      	movs	r2, #0
 8005f48:	619a      	str	r2, [r3, #24]

#if (USE_USB_DOUBLE_BUFFER == 1U)
          if (ep->doublebuffer != 0U)
 8005f4a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8005f4c:	7b1b      	ldrb	r3, [r3, #12]
 8005f4e:	2b00      	cmp	r3, #0
 8005f50:	f000 8093 	beq.w	800607a <PCD_EP_ISR_Handler+0x6d4>
          {
            if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 8005f54:	f8b7 304a 	ldrh.w	r3, [r7, #74]	; 0x4a
 8005f58:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005f5c:	2b00      	cmp	r3, #0
 8005f5e:	d046      	beq.n	8005fee <PCD_EP_ISR_Handler+0x648>
            {
              PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8005f60:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8005f62:	785b      	ldrb	r3, [r3, #1]
 8005f64:	2b00      	cmp	r3, #0
 8005f66:	d126      	bne.n	8005fb6 <PCD_EP_ISR_Handler+0x610>
 8005f68:	687b      	ldr	r3, [r7, #4]
 8005f6a:	681b      	ldr	r3, [r3, #0]
 8005f6c:	627b      	str	r3, [r7, #36]	; 0x24
 8005f6e:	687b      	ldr	r3, [r7, #4]
 8005f70:	681b      	ldr	r3, [r3, #0]
 8005f72:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8005f76:	b29b      	uxth	r3, r3
 8005f78:	461a      	mov	r2, r3
 8005f7a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005f7c:	4413      	add	r3, r2
 8005f7e:	627b      	str	r3, [r7, #36]	; 0x24
 8005f80:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8005f82:	781b      	ldrb	r3, [r3, #0]
 8005f84:	011a      	lsls	r2, r3, #4
 8005f86:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005f88:	4413      	add	r3, r2
 8005f8a:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8005f8e:	623b      	str	r3, [r7, #32]
 8005f90:	6a3b      	ldr	r3, [r7, #32]
 8005f92:	881b      	ldrh	r3, [r3, #0]
 8005f94:	b29b      	uxth	r3, r3
 8005f96:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8005f9a:	b29a      	uxth	r2, r3
 8005f9c:	6a3b      	ldr	r3, [r7, #32]
 8005f9e:	801a      	strh	r2, [r3, #0]
 8005fa0:	6a3b      	ldr	r3, [r7, #32]
 8005fa2:	881b      	ldrh	r3, [r3, #0]
 8005fa4:	b29b      	uxth	r3, r3
 8005fa6:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8005faa:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8005fae:	b29a      	uxth	r2, r3
 8005fb0:	6a3b      	ldr	r3, [r7, #32]
 8005fb2:	801a      	strh	r2, [r3, #0]
 8005fb4:	e061      	b.n	800607a <PCD_EP_ISR_Handler+0x6d4>
 8005fb6:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8005fb8:	785b      	ldrb	r3, [r3, #1]
 8005fba:	2b01      	cmp	r3, #1
 8005fbc:	d15d      	bne.n	800607a <PCD_EP_ISR_Handler+0x6d4>
 8005fbe:	687b      	ldr	r3, [r7, #4]
 8005fc0:	681b      	ldr	r3, [r3, #0]
 8005fc2:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005fc4:	687b      	ldr	r3, [r7, #4]
 8005fc6:	681b      	ldr	r3, [r3, #0]
 8005fc8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8005fcc:	b29b      	uxth	r3, r3
 8005fce:	461a      	mov	r2, r3
 8005fd0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005fd2:	4413      	add	r3, r2
 8005fd4:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005fd6:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8005fd8:	781b      	ldrb	r3, [r3, #0]
 8005fda:	011a      	lsls	r2, r3, #4
 8005fdc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005fde:	4413      	add	r3, r2
 8005fe0:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8005fe4:	62bb      	str	r3, [r7, #40]	; 0x28
 8005fe6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005fe8:	2200      	movs	r2, #0
 8005fea:	801a      	strh	r2, [r3, #0]
 8005fec:	e045      	b.n	800607a <PCD_EP_ISR_Handler+0x6d4>
            }
            else
            {
              PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8005fee:	687b      	ldr	r3, [r7, #4]
 8005ff0:	681b      	ldr	r3, [r3, #0]
 8005ff2:	63fb      	str	r3, [r7, #60]	; 0x3c
 8005ff4:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8005ff6:	785b      	ldrb	r3, [r3, #1]
 8005ff8:	2b00      	cmp	r3, #0
 8005ffa:	d126      	bne.n	800604a <PCD_EP_ISR_Handler+0x6a4>
 8005ffc:	687b      	ldr	r3, [r7, #4]
 8005ffe:	681b      	ldr	r3, [r3, #0]
 8006000:	637b      	str	r3, [r7, #52]	; 0x34
 8006002:	687b      	ldr	r3, [r7, #4]
 8006004:	681b      	ldr	r3, [r3, #0]
 8006006:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800600a:	b29b      	uxth	r3, r3
 800600c:	461a      	mov	r2, r3
 800600e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006010:	4413      	add	r3, r2
 8006012:	637b      	str	r3, [r7, #52]	; 0x34
 8006014:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8006016:	781b      	ldrb	r3, [r3, #0]
 8006018:	011a      	lsls	r2, r3, #4
 800601a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800601c:	4413      	add	r3, r2
 800601e:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8006022:	633b      	str	r3, [r7, #48]	; 0x30
 8006024:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006026:	881b      	ldrh	r3, [r3, #0]
 8006028:	b29b      	uxth	r3, r3
 800602a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800602e:	b29a      	uxth	r2, r3
 8006030:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006032:	801a      	strh	r2, [r3, #0]
 8006034:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006036:	881b      	ldrh	r3, [r3, #0]
 8006038:	b29b      	uxth	r3, r3
 800603a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800603e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006042:	b29a      	uxth	r2, r3
 8006044:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006046:	801a      	strh	r2, [r3, #0]
 8006048:	e017      	b.n	800607a <PCD_EP_ISR_Handler+0x6d4>
 800604a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800604c:	785b      	ldrb	r3, [r3, #1]
 800604e:	2b01      	cmp	r3, #1
 8006050:	d113      	bne.n	800607a <PCD_EP_ISR_Handler+0x6d4>
 8006052:	687b      	ldr	r3, [r7, #4]
 8006054:	681b      	ldr	r3, [r3, #0]
 8006056:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800605a:	b29b      	uxth	r3, r3
 800605c:	461a      	mov	r2, r3
 800605e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006060:	4413      	add	r3, r2
 8006062:	63fb      	str	r3, [r7, #60]	; 0x3c
 8006064:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8006066:	781b      	ldrb	r3, [r3, #0]
 8006068:	011a      	lsls	r2, r3, #4
 800606a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800606c:	4413      	add	r3, r2
 800606e:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8006072:	63bb      	str	r3, [r7, #56]	; 0x38
 8006074:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006076:	2200      	movs	r2, #0
 8006078:	801a      	strh	r2, [r3, #0]

          /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataInStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataInStageCallback(hpcd, ep->num);
 800607a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800607c:	781b      	ldrb	r3, [r3, #0]
 800607e:	4619      	mov	r1, r3
 8006080:	6878      	ldr	r0, [r7, #4]
 8006082:	f00a ffac 	bl	8010fde <HAL_PCD_DataInStageCallback>
 8006086:	e053      	b.n	8006130 <PCD_EP_ISR_Handler+0x78a>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          /* Manage Single Buffer Transaction */
          if ((wEPVal & USB_EP_KIND) == 0U)
 8006088:	f8b7 304a 	ldrh.w	r3, [r7, #74]	; 0x4a
 800608c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006090:	2b00      	cmp	r3, #0
 8006092:	d146      	bne.n	8006122 <PCD_EP_ISR_Handler+0x77c>
          {
            /* multi-packet on the NON control IN endpoint */
            TxPctSize = (uint16_t)PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 8006094:	687b      	ldr	r3, [r7, #4]
 8006096:	681b      	ldr	r3, [r3, #0]
 8006098:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800609c:	b29b      	uxth	r3, r3
 800609e:	461a      	mov	r2, r3
 80060a0:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80060a2:	781b      	ldrb	r3, [r3, #0]
 80060a4:	00db      	lsls	r3, r3, #3
 80060a6:	4413      	add	r3, r2
 80060a8:	3302      	adds	r3, #2
 80060aa:	005b      	lsls	r3, r3, #1
 80060ac:	687a      	ldr	r2, [r7, #4]
 80060ae:	6812      	ldr	r2, [r2, #0]
 80060b0:	4413      	add	r3, r2
 80060b2:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80060b6:	881b      	ldrh	r3, [r3, #0]
 80060b8:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80060bc:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40

            if (ep->xfer_len > TxPctSize)
 80060c0:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80060c2:	699a      	ldr	r2, [r3, #24]
 80060c4:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 80060c8:	429a      	cmp	r2, r3
 80060ca:	d907      	bls.n	80060dc <PCD_EP_ISR_Handler+0x736>
            {
              ep->xfer_len -= TxPctSize;
 80060cc:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80060ce:	699a      	ldr	r2, [r3, #24]
 80060d0:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 80060d4:	1ad2      	subs	r2, r2, r3
 80060d6:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80060d8:	619a      	str	r2, [r3, #24]
 80060da:	e002      	b.n	80060e2 <PCD_EP_ISR_Handler+0x73c>
            }
            else
            {
              ep->xfer_len = 0U;
 80060dc:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80060de:	2200      	movs	r2, #0
 80060e0:	619a      	str	r2, [r3, #24]
            }

            /* Zero Length Packet? */
            if (ep->xfer_len == 0U)
 80060e2:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80060e4:	699b      	ldr	r3, [r3, #24]
 80060e6:	2b00      	cmp	r3, #0
 80060e8:	d106      	bne.n	80060f8 <PCD_EP_ISR_Handler+0x752>
            {
              /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->DataInStageCallback(hpcd, ep->num);
#else
              HAL_PCD_DataInStageCallback(hpcd, ep->num);
 80060ea:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80060ec:	781b      	ldrb	r3, [r3, #0]
 80060ee:	4619      	mov	r1, r3
 80060f0:	6878      	ldr	r0, [r7, #4]
 80060f2:	f00a ff74 	bl	8010fde <HAL_PCD_DataInStageCallback>
 80060f6:	e01b      	b.n	8006130 <PCD_EP_ISR_Handler+0x78a>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }
            else
            {
              /* Transfer is not yet Done */
              ep->xfer_buff += TxPctSize;
 80060f8:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80060fa:	695a      	ldr	r2, [r3, #20]
 80060fc:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 8006100:	441a      	add	r2, r3
 8006102:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8006104:	615a      	str	r2, [r3, #20]
              ep->xfer_count += TxPctSize;
 8006106:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8006108:	69da      	ldr	r2, [r3, #28]
 800610a:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 800610e:	441a      	add	r2, r3
 8006110:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8006112:	61da      	str	r2, [r3, #28]
              (void)USB_EPStartXfer(hpcd->Instance, ep);
 8006114:	687b      	ldr	r3, [r7, #4]
 8006116:	681b      	ldr	r3, [r3, #0]
 8006118:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800611a:	4618      	mov	r0, r3
 800611c:	f004 ff0c 	bl	800af38 <USB_EPStartXfer>
 8006120:	e006      	b.n	8006130 <PCD_EP_ISR_Handler+0x78a>
          }
#if (USE_USB_DOUBLE_BUFFER == 1U)
          /* Double Buffer bulk IN (bulk transfer Len > Ep_Mps) */
          else
          {
            (void)HAL_PCD_EP_DB_Transmit(hpcd, ep, wEPVal);
 8006122:	f8b7 304a 	ldrh.w	r3, [r7, #74]	; 0x4a
 8006126:	461a      	mov	r2, r3
 8006128:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800612a:	6878      	ldr	r0, [r7, #4]
 800612c:	f000 f91b 	bl	8006366 <HAL_PCD_EP_DB_Transmit>
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 8006130:	687b      	ldr	r3, [r7, #4]
 8006132:	681b      	ldr	r3, [r3, #0]
 8006134:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8006138:	b29b      	uxth	r3, r3
 800613a:	b21b      	sxth	r3, r3
 800613c:	2b00      	cmp	r3, #0
 800613e:	f6ff ac37 	blt.w	80059b0 <PCD_EP_ISR_Handler+0xa>
        }
      }
    }
  }

  return HAL_OK;
 8006142:	2300      	movs	r3, #0
}
 8006144:	4618      	mov	r0, r3
 8006146:	3758      	adds	r7, #88	; 0x58
 8006148:	46bd      	mov	sp, r7
 800614a:	bd80      	pop	{r7, pc}

0800614c <HAL_PCD_EP_DB_Receive>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static uint16_t HAL_PCD_EP_DB_Receive(PCD_HandleTypeDef *hpcd,
                                      PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 800614c:	b580      	push	{r7, lr}
 800614e:	b088      	sub	sp, #32
 8006150:	af00      	add	r7, sp, #0
 8006152:	60f8      	str	r0, [r7, #12]
 8006154:	60b9      	str	r1, [r7, #8]
 8006156:	4613      	mov	r3, r2
 8006158:	80fb      	strh	r3, [r7, #6]
  uint16_t count;

  /* Manage Buffer0 OUT */
  if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 800615a:	88fb      	ldrh	r3, [r7, #6]
 800615c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8006160:	2b00      	cmp	r3, #0
 8006162:	d07e      	beq.n	8006262 <HAL_PCD_EP_DB_Receive+0x116>
  {
    /* Get count of received Data on buffer0 */
    count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8006164:	68fb      	ldr	r3, [r7, #12]
 8006166:	681b      	ldr	r3, [r3, #0]
 8006168:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800616c:	b29b      	uxth	r3, r3
 800616e:	461a      	mov	r2, r3
 8006170:	68bb      	ldr	r3, [r7, #8]
 8006172:	781b      	ldrb	r3, [r3, #0]
 8006174:	00db      	lsls	r3, r3, #3
 8006176:	4413      	add	r3, r2
 8006178:	3302      	adds	r3, #2
 800617a:	005b      	lsls	r3, r3, #1
 800617c:	68fa      	ldr	r2, [r7, #12]
 800617e:	6812      	ldr	r2, [r2, #0]
 8006180:	4413      	add	r3, r2
 8006182:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8006186:	881b      	ldrh	r3, [r3, #0]
 8006188:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800618c:	837b      	strh	r3, [r7, #26]

    if (ep->xfer_len >= count)
 800618e:	68bb      	ldr	r3, [r7, #8]
 8006190:	699a      	ldr	r2, [r3, #24]
 8006192:	8b7b      	ldrh	r3, [r7, #26]
 8006194:	429a      	cmp	r2, r3
 8006196:	d306      	bcc.n	80061a6 <HAL_PCD_EP_DB_Receive+0x5a>
    {
      ep->xfer_len -= count;
 8006198:	68bb      	ldr	r3, [r7, #8]
 800619a:	699a      	ldr	r2, [r3, #24]
 800619c:	8b7b      	ldrh	r3, [r7, #26]
 800619e:	1ad2      	subs	r2, r2, r3
 80061a0:	68bb      	ldr	r3, [r7, #8]
 80061a2:	619a      	str	r2, [r3, #24]
 80061a4:	e002      	b.n	80061ac <HAL_PCD_EP_DB_Receive+0x60>
    }
    else
    {
      ep->xfer_len = 0U;
 80061a6:	68bb      	ldr	r3, [r7, #8]
 80061a8:	2200      	movs	r2, #0
 80061aa:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 80061ac:	68bb      	ldr	r3, [r7, #8]
 80061ae:	699b      	ldr	r3, [r3, #24]
 80061b0:	2b00      	cmp	r3, #0
 80061b2:	d123      	bne.n	80061fc <HAL_PCD_EP_DB_Receive+0xb0>
    {
      /* set NAK to OUT endpoint since double buffer is enabled */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 80061b4:	68fb      	ldr	r3, [r7, #12]
 80061b6:	681b      	ldr	r3, [r3, #0]
 80061b8:	461a      	mov	r2, r3
 80061ba:	68bb      	ldr	r3, [r7, #8]
 80061bc:	781b      	ldrb	r3, [r3, #0]
 80061be:	009b      	lsls	r3, r3, #2
 80061c0:	4413      	add	r3, r2
 80061c2:	881b      	ldrh	r3, [r3, #0]
 80061c4:	b29b      	uxth	r3, r3
 80061c6:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80061ca:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80061ce:	833b      	strh	r3, [r7, #24]
 80061d0:	8b3b      	ldrh	r3, [r7, #24]
 80061d2:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 80061d6:	833b      	strh	r3, [r7, #24]
 80061d8:	68fb      	ldr	r3, [r7, #12]
 80061da:	681b      	ldr	r3, [r3, #0]
 80061dc:	461a      	mov	r2, r3
 80061de:	68bb      	ldr	r3, [r7, #8]
 80061e0:	781b      	ldrb	r3, [r3, #0]
 80061e2:	009b      	lsls	r3, r3, #2
 80061e4:	441a      	add	r2, r3
 80061e6:	8b3b      	ldrh	r3, [r7, #24]
 80061e8:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80061ec:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80061f0:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80061f4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80061f8:	b29b      	uxth	r3, r3
 80061fa:	8013      	strh	r3, [r2, #0]
    }

    /* Check if Buffer1 is in blocked state which requires to toggle */
    if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 80061fc:	88fb      	ldrh	r3, [r7, #6]
 80061fe:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006202:	2b00      	cmp	r3, #0
 8006204:	d01f      	beq.n	8006246 <HAL_PCD_EP_DB_Receive+0xfa>
    {
      PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 8006206:	68fb      	ldr	r3, [r7, #12]
 8006208:	681b      	ldr	r3, [r3, #0]
 800620a:	461a      	mov	r2, r3
 800620c:	68bb      	ldr	r3, [r7, #8]
 800620e:	781b      	ldrb	r3, [r3, #0]
 8006210:	009b      	lsls	r3, r3, #2
 8006212:	4413      	add	r3, r2
 8006214:	881b      	ldrh	r3, [r3, #0]
 8006216:	b29b      	uxth	r3, r3
 8006218:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800621c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006220:	82fb      	strh	r3, [r7, #22]
 8006222:	68fb      	ldr	r3, [r7, #12]
 8006224:	681b      	ldr	r3, [r3, #0]
 8006226:	461a      	mov	r2, r3
 8006228:	68bb      	ldr	r3, [r7, #8]
 800622a:	781b      	ldrb	r3, [r3, #0]
 800622c:	009b      	lsls	r3, r3, #2
 800622e:	441a      	add	r2, r3
 8006230:	8afb      	ldrh	r3, [r7, #22]
 8006232:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8006236:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800623a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800623e:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8006242:	b29b      	uxth	r3, r3
 8006244:	8013      	strh	r3, [r2, #0]
    }

    if (count != 0U)
 8006246:	8b7b      	ldrh	r3, [r7, #26]
 8006248:	2b00      	cmp	r3, #0
 800624a:	f000 8087 	beq.w	800635c <HAL_PCD_EP_DB_Receive+0x210>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 800624e:	68fb      	ldr	r3, [r7, #12]
 8006250:	6818      	ldr	r0, [r3, #0]
 8006252:	68bb      	ldr	r3, [r7, #8]
 8006254:	6959      	ldr	r1, [r3, #20]
 8006256:	68bb      	ldr	r3, [r7, #8]
 8006258:	891a      	ldrh	r2, [r3, #8]
 800625a:	8b7b      	ldrh	r3, [r7, #26]
 800625c:	f006 fba0 	bl	800c9a0 <USB_ReadPMA>
 8006260:	e07c      	b.n	800635c <HAL_PCD_EP_DB_Receive+0x210>
  }
  /* Manage Buffer 1 DTOG_RX=0 */
  else
  {
    /* Get count of received data */
    count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8006262:	68fb      	ldr	r3, [r7, #12]
 8006264:	681b      	ldr	r3, [r3, #0]
 8006266:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800626a:	b29b      	uxth	r3, r3
 800626c:	461a      	mov	r2, r3
 800626e:	68bb      	ldr	r3, [r7, #8]
 8006270:	781b      	ldrb	r3, [r3, #0]
 8006272:	00db      	lsls	r3, r3, #3
 8006274:	4413      	add	r3, r2
 8006276:	3306      	adds	r3, #6
 8006278:	005b      	lsls	r3, r3, #1
 800627a:	68fa      	ldr	r2, [r7, #12]
 800627c:	6812      	ldr	r2, [r2, #0]
 800627e:	4413      	add	r3, r2
 8006280:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8006284:	881b      	ldrh	r3, [r3, #0]
 8006286:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800628a:	837b      	strh	r3, [r7, #26]

    if (ep->xfer_len >= count)
 800628c:	68bb      	ldr	r3, [r7, #8]
 800628e:	699a      	ldr	r2, [r3, #24]
 8006290:	8b7b      	ldrh	r3, [r7, #26]
 8006292:	429a      	cmp	r2, r3
 8006294:	d306      	bcc.n	80062a4 <HAL_PCD_EP_DB_Receive+0x158>
    {
      ep->xfer_len -= count;
 8006296:	68bb      	ldr	r3, [r7, #8]
 8006298:	699a      	ldr	r2, [r3, #24]
 800629a:	8b7b      	ldrh	r3, [r7, #26]
 800629c:	1ad2      	subs	r2, r2, r3
 800629e:	68bb      	ldr	r3, [r7, #8]
 80062a0:	619a      	str	r2, [r3, #24]
 80062a2:	e002      	b.n	80062aa <HAL_PCD_EP_DB_Receive+0x15e>
    }
    else
    {
      ep->xfer_len = 0U;
 80062a4:	68bb      	ldr	r3, [r7, #8]
 80062a6:	2200      	movs	r2, #0
 80062a8:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 80062aa:	68bb      	ldr	r3, [r7, #8]
 80062ac:	699b      	ldr	r3, [r3, #24]
 80062ae:	2b00      	cmp	r3, #0
 80062b0:	d123      	bne.n	80062fa <HAL_PCD_EP_DB_Receive+0x1ae>
    {
      /* set NAK on the current endpoint */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 80062b2:	68fb      	ldr	r3, [r7, #12]
 80062b4:	681b      	ldr	r3, [r3, #0]
 80062b6:	461a      	mov	r2, r3
 80062b8:	68bb      	ldr	r3, [r7, #8]
 80062ba:	781b      	ldrb	r3, [r3, #0]
 80062bc:	009b      	lsls	r3, r3, #2
 80062be:	4413      	add	r3, r2
 80062c0:	881b      	ldrh	r3, [r3, #0]
 80062c2:	b29b      	uxth	r3, r3
 80062c4:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80062c8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80062cc:	83fb      	strh	r3, [r7, #30]
 80062ce:	8bfb      	ldrh	r3, [r7, #30]
 80062d0:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 80062d4:	83fb      	strh	r3, [r7, #30]
 80062d6:	68fb      	ldr	r3, [r7, #12]
 80062d8:	681b      	ldr	r3, [r3, #0]
 80062da:	461a      	mov	r2, r3
 80062dc:	68bb      	ldr	r3, [r7, #8]
 80062de:	781b      	ldrb	r3, [r3, #0]
 80062e0:	009b      	lsls	r3, r3, #2
 80062e2:	441a      	add	r2, r3
 80062e4:	8bfb      	ldrh	r3, [r7, #30]
 80062e6:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80062ea:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80062ee:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80062f2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80062f6:	b29b      	uxth	r3, r3
 80062f8:	8013      	strh	r3, [r2, #0]
    }

    /*Need to FreeUser Buffer*/
    if ((wEPVal & USB_EP_DTOG_TX) == 0U)
 80062fa:	88fb      	ldrh	r3, [r7, #6]
 80062fc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006300:	2b00      	cmp	r3, #0
 8006302:	d11f      	bne.n	8006344 <HAL_PCD_EP_DB_Receive+0x1f8>
    {
      PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 8006304:	68fb      	ldr	r3, [r7, #12]
 8006306:	681b      	ldr	r3, [r3, #0]
 8006308:	461a      	mov	r2, r3
 800630a:	68bb      	ldr	r3, [r7, #8]
 800630c:	781b      	ldrb	r3, [r3, #0]
 800630e:	009b      	lsls	r3, r3, #2
 8006310:	4413      	add	r3, r2
 8006312:	881b      	ldrh	r3, [r3, #0]
 8006314:	b29b      	uxth	r3, r3
 8006316:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800631a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800631e:	83bb      	strh	r3, [r7, #28]
 8006320:	68fb      	ldr	r3, [r7, #12]
 8006322:	681b      	ldr	r3, [r3, #0]
 8006324:	461a      	mov	r2, r3
 8006326:	68bb      	ldr	r3, [r7, #8]
 8006328:	781b      	ldrb	r3, [r3, #0]
 800632a:	009b      	lsls	r3, r3, #2
 800632c:	441a      	add	r2, r3
 800632e:	8bbb      	ldrh	r3, [r7, #28]
 8006330:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8006334:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8006338:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800633c:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8006340:	b29b      	uxth	r3, r3
 8006342:	8013      	strh	r3, [r2, #0]
    }

    if (count != 0U)
 8006344:	8b7b      	ldrh	r3, [r7, #26]
 8006346:	2b00      	cmp	r3, #0
 8006348:	d008      	beq.n	800635c <HAL_PCD_EP_DB_Receive+0x210>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 800634a:	68fb      	ldr	r3, [r7, #12]
 800634c:	6818      	ldr	r0, [r3, #0]
 800634e:	68bb      	ldr	r3, [r7, #8]
 8006350:	6959      	ldr	r1, [r3, #20]
 8006352:	68bb      	ldr	r3, [r7, #8]
 8006354:	895a      	ldrh	r2, [r3, #10]
 8006356:	8b7b      	ldrh	r3, [r7, #26]
 8006358:	f006 fb22 	bl	800c9a0 <USB_ReadPMA>
    }
  }

  return count;
 800635c:	8b7b      	ldrh	r3, [r7, #26]
}
 800635e:	4618      	mov	r0, r3
 8006360:	3720      	adds	r7, #32
 8006362:	46bd      	mov	sp, r7
 8006364:	bd80      	pop	{r7, pc}

08006366 <HAL_PCD_EP_DB_Transmit>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static HAL_StatusTypeDef HAL_PCD_EP_DB_Transmit(PCD_HandleTypeDef *hpcd,
                                                PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 8006366:	b580      	push	{r7, lr}
 8006368:	b0a4      	sub	sp, #144	; 0x90
 800636a:	af00      	add	r7, sp, #0
 800636c:	60f8      	str	r0, [r7, #12]
 800636e:	60b9      	str	r1, [r7, #8]
 8006370:	4613      	mov	r3, r2
 8006372:	80fb      	strh	r3, [r7, #6]
  uint32_t len;
  uint16_t TxPctSize;

  /* Data Buffer0 ACK received */
  if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 8006374:	88fb      	ldrh	r3, [r7, #6]
 8006376:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800637a:	2b00      	cmp	r3, #0
 800637c:	f000 81dd 	beq.w	800673a <HAL_PCD_EP_DB_Transmit+0x3d4>
  {
    /* multi-packet on the NON control IN endpoint */
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8006380:	68fb      	ldr	r3, [r7, #12]
 8006382:	681b      	ldr	r3, [r3, #0]
 8006384:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8006388:	b29b      	uxth	r3, r3
 800638a:	461a      	mov	r2, r3
 800638c:	68bb      	ldr	r3, [r7, #8]
 800638e:	781b      	ldrb	r3, [r3, #0]
 8006390:	00db      	lsls	r3, r3, #3
 8006392:	4413      	add	r3, r2
 8006394:	3302      	adds	r3, #2
 8006396:	005b      	lsls	r3, r3, #1
 8006398:	68fa      	ldr	r2, [r7, #12]
 800639a:	6812      	ldr	r2, [r2, #0]
 800639c:	4413      	add	r3, r2
 800639e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80063a2:	881b      	ldrh	r3, [r3, #0]
 80063a4:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80063a8:	f8a7 3086 	strh.w	r3, [r7, #134]	; 0x86

    if (ep->xfer_len > TxPctSize)
 80063ac:	68bb      	ldr	r3, [r7, #8]
 80063ae:	699a      	ldr	r2, [r3, #24]
 80063b0:	f8b7 3086 	ldrh.w	r3, [r7, #134]	; 0x86
 80063b4:	429a      	cmp	r2, r3
 80063b6:	d907      	bls.n	80063c8 <HAL_PCD_EP_DB_Transmit+0x62>
    {
      ep->xfer_len -= TxPctSize;
 80063b8:	68bb      	ldr	r3, [r7, #8]
 80063ba:	699a      	ldr	r2, [r3, #24]
 80063bc:	f8b7 3086 	ldrh.w	r3, [r7, #134]	; 0x86
 80063c0:	1ad2      	subs	r2, r2, r3
 80063c2:	68bb      	ldr	r3, [r7, #8]
 80063c4:	619a      	str	r2, [r3, #24]
 80063c6:	e002      	b.n	80063ce <HAL_PCD_EP_DB_Transmit+0x68>
    }
    else
    {
      ep->xfer_len = 0U;
 80063c8:	68bb      	ldr	r3, [r7, #8]
 80063ca:	2200      	movs	r2, #0
 80063cc:	619a      	str	r2, [r3, #24]
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 80063ce:	68bb      	ldr	r3, [r7, #8]
 80063d0:	699b      	ldr	r3, [r3, #24]
 80063d2:	2b00      	cmp	r3, #0
 80063d4:	f040 80b9 	bne.w	800654a <HAL_PCD_EP_DB_Transmit+0x1e4>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 80063d8:	68bb      	ldr	r3, [r7, #8]
 80063da:	785b      	ldrb	r3, [r3, #1]
 80063dc:	2b00      	cmp	r3, #0
 80063de:	d126      	bne.n	800642e <HAL_PCD_EP_DB_Transmit+0xc8>
 80063e0:	68fb      	ldr	r3, [r7, #12]
 80063e2:	681b      	ldr	r3, [r3, #0]
 80063e4:	62fb      	str	r3, [r7, #44]	; 0x2c
 80063e6:	68fb      	ldr	r3, [r7, #12]
 80063e8:	681b      	ldr	r3, [r3, #0]
 80063ea:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80063ee:	b29b      	uxth	r3, r3
 80063f0:	461a      	mov	r2, r3
 80063f2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80063f4:	4413      	add	r3, r2
 80063f6:	62fb      	str	r3, [r7, #44]	; 0x2c
 80063f8:	68bb      	ldr	r3, [r7, #8]
 80063fa:	781b      	ldrb	r3, [r3, #0]
 80063fc:	011a      	lsls	r2, r3, #4
 80063fe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006400:	4413      	add	r3, r2
 8006402:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8006406:	62bb      	str	r3, [r7, #40]	; 0x28
 8006408:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800640a:	881b      	ldrh	r3, [r3, #0]
 800640c:	b29b      	uxth	r3, r3
 800640e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8006412:	b29a      	uxth	r2, r3
 8006414:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006416:	801a      	strh	r2, [r3, #0]
 8006418:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800641a:	881b      	ldrh	r3, [r3, #0]
 800641c:	b29b      	uxth	r3, r3
 800641e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006422:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006426:	b29a      	uxth	r2, r3
 8006428:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800642a:	801a      	strh	r2, [r3, #0]
 800642c:	e01a      	b.n	8006464 <HAL_PCD_EP_DB_Transmit+0xfe>
 800642e:	68bb      	ldr	r3, [r7, #8]
 8006430:	785b      	ldrb	r3, [r3, #1]
 8006432:	2b01      	cmp	r3, #1
 8006434:	d116      	bne.n	8006464 <HAL_PCD_EP_DB_Transmit+0xfe>
 8006436:	68fb      	ldr	r3, [r7, #12]
 8006438:	681b      	ldr	r3, [r3, #0]
 800643a:	637b      	str	r3, [r7, #52]	; 0x34
 800643c:	68fb      	ldr	r3, [r7, #12]
 800643e:	681b      	ldr	r3, [r3, #0]
 8006440:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8006444:	b29b      	uxth	r3, r3
 8006446:	461a      	mov	r2, r3
 8006448:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800644a:	4413      	add	r3, r2
 800644c:	637b      	str	r3, [r7, #52]	; 0x34
 800644e:	68bb      	ldr	r3, [r7, #8]
 8006450:	781b      	ldrb	r3, [r3, #0]
 8006452:	011a      	lsls	r2, r3, #4
 8006454:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006456:	4413      	add	r3, r2
 8006458:	f203 4304 	addw	r3, r3, #1028	; 0x404
 800645c:	633b      	str	r3, [r7, #48]	; 0x30
 800645e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006460:	2200      	movs	r2, #0
 8006462:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8006464:	68fb      	ldr	r3, [r7, #12]
 8006466:	681b      	ldr	r3, [r3, #0]
 8006468:	627b      	str	r3, [r7, #36]	; 0x24
 800646a:	68bb      	ldr	r3, [r7, #8]
 800646c:	785b      	ldrb	r3, [r3, #1]
 800646e:	2b00      	cmp	r3, #0
 8006470:	d126      	bne.n	80064c0 <HAL_PCD_EP_DB_Transmit+0x15a>
 8006472:	68fb      	ldr	r3, [r7, #12]
 8006474:	681b      	ldr	r3, [r3, #0]
 8006476:	61fb      	str	r3, [r7, #28]
 8006478:	68fb      	ldr	r3, [r7, #12]
 800647a:	681b      	ldr	r3, [r3, #0]
 800647c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8006480:	b29b      	uxth	r3, r3
 8006482:	461a      	mov	r2, r3
 8006484:	69fb      	ldr	r3, [r7, #28]
 8006486:	4413      	add	r3, r2
 8006488:	61fb      	str	r3, [r7, #28]
 800648a:	68bb      	ldr	r3, [r7, #8]
 800648c:	781b      	ldrb	r3, [r3, #0]
 800648e:	011a      	lsls	r2, r3, #4
 8006490:	69fb      	ldr	r3, [r7, #28]
 8006492:	4413      	add	r3, r2
 8006494:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8006498:	61bb      	str	r3, [r7, #24]
 800649a:	69bb      	ldr	r3, [r7, #24]
 800649c:	881b      	ldrh	r3, [r3, #0]
 800649e:	b29b      	uxth	r3, r3
 80064a0:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80064a4:	b29a      	uxth	r2, r3
 80064a6:	69bb      	ldr	r3, [r7, #24]
 80064a8:	801a      	strh	r2, [r3, #0]
 80064aa:	69bb      	ldr	r3, [r7, #24]
 80064ac:	881b      	ldrh	r3, [r3, #0]
 80064ae:	b29b      	uxth	r3, r3
 80064b0:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80064b4:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80064b8:	b29a      	uxth	r2, r3
 80064ba:	69bb      	ldr	r3, [r7, #24]
 80064bc:	801a      	strh	r2, [r3, #0]
 80064be:	e017      	b.n	80064f0 <HAL_PCD_EP_DB_Transmit+0x18a>
 80064c0:	68bb      	ldr	r3, [r7, #8]
 80064c2:	785b      	ldrb	r3, [r3, #1]
 80064c4:	2b01      	cmp	r3, #1
 80064c6:	d113      	bne.n	80064f0 <HAL_PCD_EP_DB_Transmit+0x18a>
 80064c8:	68fb      	ldr	r3, [r7, #12]
 80064ca:	681b      	ldr	r3, [r3, #0]
 80064cc:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80064d0:	b29b      	uxth	r3, r3
 80064d2:	461a      	mov	r2, r3
 80064d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80064d6:	4413      	add	r3, r2
 80064d8:	627b      	str	r3, [r7, #36]	; 0x24
 80064da:	68bb      	ldr	r3, [r7, #8]
 80064dc:	781b      	ldrb	r3, [r3, #0]
 80064de:	011a      	lsls	r2, r3, #4
 80064e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80064e2:	4413      	add	r3, r2
 80064e4:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 80064e8:	623b      	str	r3, [r7, #32]
 80064ea:	6a3b      	ldr	r3, [r7, #32]
 80064ec:	2200      	movs	r2, #0
 80064ee:	801a      	strh	r2, [r3, #0]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 80064f0:	68bb      	ldr	r3, [r7, #8]
 80064f2:	781b      	ldrb	r3, [r3, #0]
 80064f4:	4619      	mov	r1, r3
 80064f6:	68f8      	ldr	r0, [r7, #12]
 80064f8:	f00a fd71 	bl	8010fde <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 80064fc:	88fb      	ldrh	r3, [r7, #6]
 80064fe:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8006502:	2b00      	cmp	r3, #0
 8006504:	f000 82fc 	beq.w	8006b00 <HAL_PCD_EP_DB_Transmit+0x79a>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8006508:	68fb      	ldr	r3, [r7, #12]
 800650a:	681b      	ldr	r3, [r3, #0]
 800650c:	461a      	mov	r2, r3
 800650e:	68bb      	ldr	r3, [r7, #8]
 8006510:	781b      	ldrb	r3, [r3, #0]
 8006512:	009b      	lsls	r3, r3, #2
 8006514:	4413      	add	r3, r2
 8006516:	881b      	ldrh	r3, [r3, #0]
 8006518:	b29b      	uxth	r3, r3
 800651a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800651e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006522:	82fb      	strh	r3, [r7, #22]
 8006524:	68fb      	ldr	r3, [r7, #12]
 8006526:	681b      	ldr	r3, [r3, #0]
 8006528:	461a      	mov	r2, r3
 800652a:	68bb      	ldr	r3, [r7, #8]
 800652c:	781b      	ldrb	r3, [r3, #0]
 800652e:	009b      	lsls	r3, r3, #2
 8006530:	441a      	add	r2, r3
 8006532:	8afb      	ldrh	r3, [r7, #22]
 8006534:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8006538:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800653c:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8006540:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006544:	b29b      	uxth	r3, r3
 8006546:	8013      	strh	r3, [r2, #0]
 8006548:	e2da      	b.n	8006b00 <HAL_PCD_EP_DB_Transmit+0x79a>
      }
    }
    else /* Transfer is not yet Done */
    {
      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 800654a:	88fb      	ldrh	r3, [r7, #6]
 800654c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8006550:	2b00      	cmp	r3, #0
 8006552:	d021      	beq.n	8006598 <HAL_PCD_EP_DB_Transmit+0x232>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8006554:	68fb      	ldr	r3, [r7, #12]
 8006556:	681b      	ldr	r3, [r3, #0]
 8006558:	461a      	mov	r2, r3
 800655a:	68bb      	ldr	r3, [r7, #8]
 800655c:	781b      	ldrb	r3, [r3, #0]
 800655e:	009b      	lsls	r3, r3, #2
 8006560:	4413      	add	r3, r2
 8006562:	881b      	ldrh	r3, [r3, #0]
 8006564:	b29b      	uxth	r3, r3
 8006566:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800656a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800656e:	f8a7 308a 	strh.w	r3, [r7, #138]	; 0x8a
 8006572:	68fb      	ldr	r3, [r7, #12]
 8006574:	681b      	ldr	r3, [r3, #0]
 8006576:	461a      	mov	r2, r3
 8006578:	68bb      	ldr	r3, [r7, #8]
 800657a:	781b      	ldrb	r3, [r3, #0]
 800657c:	009b      	lsls	r3, r3, #2
 800657e:	441a      	add	r2, r3
 8006580:	f8b7 308a 	ldrh.w	r3, [r7, #138]	; 0x8a
 8006584:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8006588:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800658c:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8006590:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006594:	b29b      	uxth	r3, r3
 8006596:	8013      	strh	r3, [r2, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 8006598:	68bb      	ldr	r3, [r7, #8]
 800659a:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800659e:	2b01      	cmp	r3, #1
 80065a0:	f040 82ae 	bne.w	8006b00 <HAL_PCD_EP_DB_Transmit+0x79a>
      {
        ep->xfer_buff += TxPctSize;
 80065a4:	68bb      	ldr	r3, [r7, #8]
 80065a6:	695a      	ldr	r2, [r3, #20]
 80065a8:	f8b7 3086 	ldrh.w	r3, [r7, #134]	; 0x86
 80065ac:	441a      	add	r2, r3
 80065ae:	68bb      	ldr	r3, [r7, #8]
 80065b0:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxPctSize;
 80065b2:	68bb      	ldr	r3, [r7, #8]
 80065b4:	69da      	ldr	r2, [r3, #28]
 80065b6:	f8b7 3086 	ldrh.w	r3, [r7, #134]	; 0x86
 80065ba:	441a      	add	r2, r3
 80065bc:	68bb      	ldr	r3, [r7, #8]
 80065be:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 80065c0:	68bb      	ldr	r3, [r7, #8]
 80065c2:	6a1a      	ldr	r2, [r3, #32]
 80065c4:	68bb      	ldr	r3, [r7, #8]
 80065c6:	691b      	ldr	r3, [r3, #16]
 80065c8:	429a      	cmp	r2, r3
 80065ca:	d30b      	bcc.n	80065e4 <HAL_PCD_EP_DB_Transmit+0x27e>
        {
          len = ep->maxpacket;
 80065cc:	68bb      	ldr	r3, [r7, #8]
 80065ce:	691b      	ldr	r3, [r3, #16]
 80065d0:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
          ep->xfer_len_db -= len;
 80065d4:	68bb      	ldr	r3, [r7, #8]
 80065d6:	6a1a      	ldr	r2, [r3, #32]
 80065d8:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80065dc:	1ad2      	subs	r2, r2, r3
 80065de:	68bb      	ldr	r3, [r7, #8]
 80065e0:	621a      	str	r2, [r3, #32]
 80065e2:	e017      	b.n	8006614 <HAL_PCD_EP_DB_Transmit+0x2ae>
        }
        else if (ep->xfer_len_db == 0U)
 80065e4:	68bb      	ldr	r3, [r7, #8]
 80065e6:	6a1b      	ldr	r3, [r3, #32]
 80065e8:	2b00      	cmp	r3, #0
 80065ea:	d108      	bne.n	80065fe <HAL_PCD_EP_DB_Transmit+0x298>
        {
          len = TxPctSize;
 80065ec:	f8b7 3086 	ldrh.w	r3, [r7, #134]	; 0x86
 80065f0:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
          ep->xfer_fill_db = 0U;
 80065f4:	68bb      	ldr	r3, [r7, #8]
 80065f6:	2200      	movs	r2, #0
 80065f8:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
 80065fc:	e00a      	b.n	8006614 <HAL_PCD_EP_DB_Transmit+0x2ae>
        }
        else
        {
          ep->xfer_fill_db = 0U;
 80065fe:	68bb      	ldr	r3, [r7, #8]
 8006600:	2200      	movs	r2, #0
 8006602:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
          len = ep->xfer_len_db;
 8006606:	68bb      	ldr	r3, [r7, #8]
 8006608:	6a1b      	ldr	r3, [r3, #32]
 800660a:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
          ep->xfer_len_db = 0U;
 800660e:	68bb      	ldr	r3, [r7, #8]
 8006610:	2200      	movs	r2, #0
 8006612:	621a      	str	r2, [r3, #32]
        }

        /* Write remaining Data to Buffer */
        /* Set the Double buffer counter for pma buffer1 */
        PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 8006614:	68bb      	ldr	r3, [r7, #8]
 8006616:	785b      	ldrb	r3, [r3, #1]
 8006618:	2b00      	cmp	r3, #0
 800661a:	d165      	bne.n	80066e8 <HAL_PCD_EP_DB_Transmit+0x382>
 800661c:	68fb      	ldr	r3, [r7, #12]
 800661e:	681b      	ldr	r3, [r3, #0]
 8006620:	63fb      	str	r3, [r7, #60]	; 0x3c
 8006622:	68fb      	ldr	r3, [r7, #12]
 8006624:	681b      	ldr	r3, [r3, #0]
 8006626:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800662a:	b29b      	uxth	r3, r3
 800662c:	461a      	mov	r2, r3
 800662e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006630:	4413      	add	r3, r2
 8006632:	63fb      	str	r3, [r7, #60]	; 0x3c
 8006634:	68bb      	ldr	r3, [r7, #8]
 8006636:	781b      	ldrb	r3, [r3, #0]
 8006638:	011a      	lsls	r2, r3, #4
 800663a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800663c:	4413      	add	r3, r2
 800663e:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8006642:	63bb      	str	r3, [r7, #56]	; 0x38
 8006644:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006646:	881b      	ldrh	r3, [r3, #0]
 8006648:	b29b      	uxth	r3, r3
 800664a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800664e:	b29a      	uxth	r2, r3
 8006650:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006652:	801a      	strh	r2, [r3, #0]
 8006654:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8006658:	2b3e      	cmp	r3, #62	; 0x3e
 800665a:	d91d      	bls.n	8006698 <HAL_PCD_EP_DB_Transmit+0x332>
 800665c:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8006660:	095b      	lsrs	r3, r3, #5
 8006662:	64bb      	str	r3, [r7, #72]	; 0x48
 8006664:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8006668:	f003 031f 	and.w	r3, r3, #31
 800666c:	2b00      	cmp	r3, #0
 800666e:	d102      	bne.n	8006676 <HAL_PCD_EP_DB_Transmit+0x310>
 8006670:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8006672:	3b01      	subs	r3, #1
 8006674:	64bb      	str	r3, [r7, #72]	; 0x48
 8006676:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006678:	881b      	ldrh	r3, [r3, #0]
 800667a:	b29a      	uxth	r2, r3
 800667c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800667e:	b29b      	uxth	r3, r3
 8006680:	029b      	lsls	r3, r3, #10
 8006682:	b29b      	uxth	r3, r3
 8006684:	4313      	orrs	r3, r2
 8006686:	b29b      	uxth	r3, r3
 8006688:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800668c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006690:	b29a      	uxth	r2, r3
 8006692:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006694:	801a      	strh	r2, [r3, #0]
 8006696:	e044      	b.n	8006722 <HAL_PCD_EP_DB_Transmit+0x3bc>
 8006698:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800669c:	2b00      	cmp	r3, #0
 800669e:	d10a      	bne.n	80066b6 <HAL_PCD_EP_DB_Transmit+0x350>
 80066a0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80066a2:	881b      	ldrh	r3, [r3, #0]
 80066a4:	b29b      	uxth	r3, r3
 80066a6:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80066aa:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80066ae:	b29a      	uxth	r2, r3
 80066b0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80066b2:	801a      	strh	r2, [r3, #0]
 80066b4:	e035      	b.n	8006722 <HAL_PCD_EP_DB_Transmit+0x3bc>
 80066b6:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80066ba:	085b      	lsrs	r3, r3, #1
 80066bc:	64bb      	str	r3, [r7, #72]	; 0x48
 80066be:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80066c2:	f003 0301 	and.w	r3, r3, #1
 80066c6:	2b00      	cmp	r3, #0
 80066c8:	d002      	beq.n	80066d0 <HAL_PCD_EP_DB_Transmit+0x36a>
 80066ca:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80066cc:	3301      	adds	r3, #1
 80066ce:	64bb      	str	r3, [r7, #72]	; 0x48
 80066d0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80066d2:	881b      	ldrh	r3, [r3, #0]
 80066d4:	b29a      	uxth	r2, r3
 80066d6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80066d8:	b29b      	uxth	r3, r3
 80066da:	029b      	lsls	r3, r3, #10
 80066dc:	b29b      	uxth	r3, r3
 80066de:	4313      	orrs	r3, r2
 80066e0:	b29a      	uxth	r2, r3
 80066e2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80066e4:	801a      	strh	r2, [r3, #0]
 80066e6:	e01c      	b.n	8006722 <HAL_PCD_EP_DB_Transmit+0x3bc>
 80066e8:	68bb      	ldr	r3, [r7, #8]
 80066ea:	785b      	ldrb	r3, [r3, #1]
 80066ec:	2b01      	cmp	r3, #1
 80066ee:	d118      	bne.n	8006722 <HAL_PCD_EP_DB_Transmit+0x3bc>
 80066f0:	68fb      	ldr	r3, [r7, #12]
 80066f2:	681b      	ldr	r3, [r3, #0]
 80066f4:	647b      	str	r3, [r7, #68]	; 0x44
 80066f6:	68fb      	ldr	r3, [r7, #12]
 80066f8:	681b      	ldr	r3, [r3, #0]
 80066fa:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80066fe:	b29b      	uxth	r3, r3
 8006700:	461a      	mov	r2, r3
 8006702:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006704:	4413      	add	r3, r2
 8006706:	647b      	str	r3, [r7, #68]	; 0x44
 8006708:	68bb      	ldr	r3, [r7, #8]
 800670a:	781b      	ldrb	r3, [r3, #0]
 800670c:	011a      	lsls	r2, r3, #4
 800670e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006710:	4413      	add	r3, r2
 8006712:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8006716:	643b      	str	r3, [r7, #64]	; 0x40
 8006718:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800671c:	b29a      	uxth	r2, r3
 800671e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006720:	801a      	strh	r2, [r3, #0]

        /* Copy user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr0, (uint16_t)len);
 8006722:	68fb      	ldr	r3, [r7, #12]
 8006724:	6818      	ldr	r0, [r3, #0]
 8006726:	68bb      	ldr	r3, [r7, #8]
 8006728:	6959      	ldr	r1, [r3, #20]
 800672a:	68bb      	ldr	r3, [r7, #8]
 800672c:	891a      	ldrh	r2, [r3, #8]
 800672e:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8006732:	b29b      	uxth	r3, r3
 8006734:	f006 f8ef 	bl	800c916 <USB_WritePMA>
 8006738:	e1e2      	b.n	8006b00 <HAL_PCD_EP_DB_Transmit+0x79a>
    }
  }
  else /* Data Buffer1 ACK received */
  {
    /* multi-packet on the NON control IN endpoint */
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 800673a:	68fb      	ldr	r3, [r7, #12]
 800673c:	681b      	ldr	r3, [r3, #0]
 800673e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8006742:	b29b      	uxth	r3, r3
 8006744:	461a      	mov	r2, r3
 8006746:	68bb      	ldr	r3, [r7, #8]
 8006748:	781b      	ldrb	r3, [r3, #0]
 800674a:	00db      	lsls	r3, r3, #3
 800674c:	4413      	add	r3, r2
 800674e:	3306      	adds	r3, #6
 8006750:	005b      	lsls	r3, r3, #1
 8006752:	68fa      	ldr	r2, [r7, #12]
 8006754:	6812      	ldr	r2, [r2, #0]
 8006756:	4413      	add	r3, r2
 8006758:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800675c:	881b      	ldrh	r3, [r3, #0]
 800675e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8006762:	f8a7 3086 	strh.w	r3, [r7, #134]	; 0x86

    if (ep->xfer_len >= TxPctSize)
 8006766:	68bb      	ldr	r3, [r7, #8]
 8006768:	699a      	ldr	r2, [r3, #24]
 800676a:	f8b7 3086 	ldrh.w	r3, [r7, #134]	; 0x86
 800676e:	429a      	cmp	r2, r3
 8006770:	d307      	bcc.n	8006782 <HAL_PCD_EP_DB_Transmit+0x41c>
    {
      ep->xfer_len -= TxPctSize;
 8006772:	68bb      	ldr	r3, [r7, #8]
 8006774:	699a      	ldr	r2, [r3, #24]
 8006776:	f8b7 3086 	ldrh.w	r3, [r7, #134]	; 0x86
 800677a:	1ad2      	subs	r2, r2, r3
 800677c:	68bb      	ldr	r3, [r7, #8]
 800677e:	619a      	str	r2, [r3, #24]
 8006780:	e002      	b.n	8006788 <HAL_PCD_EP_DB_Transmit+0x422>
    }
    else
    {
      ep->xfer_len = 0U;
 8006782:	68bb      	ldr	r3, [r7, #8]
 8006784:	2200      	movs	r2, #0
 8006786:	619a      	str	r2, [r3, #24]
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 8006788:	68bb      	ldr	r3, [r7, #8]
 800678a:	699b      	ldr	r3, [r3, #24]
 800678c:	2b00      	cmp	r3, #0
 800678e:	f040 80c0 	bne.w	8006912 <HAL_PCD_EP_DB_Transmit+0x5ac>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8006792:	68bb      	ldr	r3, [r7, #8]
 8006794:	785b      	ldrb	r3, [r3, #1]
 8006796:	2b00      	cmp	r3, #0
 8006798:	d126      	bne.n	80067e8 <HAL_PCD_EP_DB_Transmit+0x482>
 800679a:	68fb      	ldr	r3, [r7, #12]
 800679c:	681b      	ldr	r3, [r3, #0]
 800679e:	67fb      	str	r3, [r7, #124]	; 0x7c
 80067a0:	68fb      	ldr	r3, [r7, #12]
 80067a2:	681b      	ldr	r3, [r3, #0]
 80067a4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80067a8:	b29b      	uxth	r3, r3
 80067aa:	461a      	mov	r2, r3
 80067ac:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 80067ae:	4413      	add	r3, r2
 80067b0:	67fb      	str	r3, [r7, #124]	; 0x7c
 80067b2:	68bb      	ldr	r3, [r7, #8]
 80067b4:	781b      	ldrb	r3, [r3, #0]
 80067b6:	011a      	lsls	r2, r3, #4
 80067b8:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 80067ba:	4413      	add	r3, r2
 80067bc:	f203 4304 	addw	r3, r3, #1028	; 0x404
 80067c0:	67bb      	str	r3, [r7, #120]	; 0x78
 80067c2:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80067c4:	881b      	ldrh	r3, [r3, #0]
 80067c6:	b29b      	uxth	r3, r3
 80067c8:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80067cc:	b29a      	uxth	r2, r3
 80067ce:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80067d0:	801a      	strh	r2, [r3, #0]
 80067d2:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80067d4:	881b      	ldrh	r3, [r3, #0]
 80067d6:	b29b      	uxth	r3, r3
 80067d8:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80067dc:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80067e0:	b29a      	uxth	r2, r3
 80067e2:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80067e4:	801a      	strh	r2, [r3, #0]
 80067e6:	e01a      	b.n	800681e <HAL_PCD_EP_DB_Transmit+0x4b8>
 80067e8:	68bb      	ldr	r3, [r7, #8]
 80067ea:	785b      	ldrb	r3, [r3, #1]
 80067ec:	2b01      	cmp	r3, #1
 80067ee:	d116      	bne.n	800681e <HAL_PCD_EP_DB_Transmit+0x4b8>
 80067f0:	68fb      	ldr	r3, [r7, #12]
 80067f2:	681b      	ldr	r3, [r3, #0]
 80067f4:	667b      	str	r3, [r7, #100]	; 0x64
 80067f6:	68fb      	ldr	r3, [r7, #12]
 80067f8:	681b      	ldr	r3, [r3, #0]
 80067fa:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80067fe:	b29b      	uxth	r3, r3
 8006800:	461a      	mov	r2, r3
 8006802:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8006804:	4413      	add	r3, r2
 8006806:	667b      	str	r3, [r7, #100]	; 0x64
 8006808:	68bb      	ldr	r3, [r7, #8]
 800680a:	781b      	ldrb	r3, [r3, #0]
 800680c:	011a      	lsls	r2, r3, #4
 800680e:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8006810:	4413      	add	r3, r2
 8006812:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8006816:	663b      	str	r3, [r7, #96]	; 0x60
 8006818:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800681a:	2200      	movs	r2, #0
 800681c:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 800681e:	68fb      	ldr	r3, [r7, #12]
 8006820:	681b      	ldr	r3, [r3, #0]
 8006822:	677b      	str	r3, [r7, #116]	; 0x74
 8006824:	68bb      	ldr	r3, [r7, #8]
 8006826:	785b      	ldrb	r3, [r3, #1]
 8006828:	2b00      	cmp	r3, #0
 800682a:	d12b      	bne.n	8006884 <HAL_PCD_EP_DB_Transmit+0x51e>
 800682c:	68fb      	ldr	r3, [r7, #12]
 800682e:	681b      	ldr	r3, [r3, #0]
 8006830:	66fb      	str	r3, [r7, #108]	; 0x6c
 8006832:	68fb      	ldr	r3, [r7, #12]
 8006834:	681b      	ldr	r3, [r3, #0]
 8006836:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800683a:	b29b      	uxth	r3, r3
 800683c:	461a      	mov	r2, r3
 800683e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006840:	4413      	add	r3, r2
 8006842:	66fb      	str	r3, [r7, #108]	; 0x6c
 8006844:	68bb      	ldr	r3, [r7, #8]
 8006846:	781b      	ldrb	r3, [r3, #0]
 8006848:	011a      	lsls	r2, r3, #4
 800684a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800684c:	4413      	add	r3, r2
 800684e:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8006852:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8006856:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 800685a:	881b      	ldrh	r3, [r3, #0]
 800685c:	b29b      	uxth	r3, r3
 800685e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8006862:	b29a      	uxth	r2, r3
 8006864:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8006868:	801a      	strh	r2, [r3, #0]
 800686a:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 800686e:	881b      	ldrh	r3, [r3, #0]
 8006870:	b29b      	uxth	r3, r3
 8006872:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006876:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800687a:	b29a      	uxth	r2, r3
 800687c:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8006880:	801a      	strh	r2, [r3, #0]
 8006882:	e017      	b.n	80068b4 <HAL_PCD_EP_DB_Transmit+0x54e>
 8006884:	68bb      	ldr	r3, [r7, #8]
 8006886:	785b      	ldrb	r3, [r3, #1]
 8006888:	2b01      	cmp	r3, #1
 800688a:	d113      	bne.n	80068b4 <HAL_PCD_EP_DB_Transmit+0x54e>
 800688c:	68fb      	ldr	r3, [r7, #12]
 800688e:	681b      	ldr	r3, [r3, #0]
 8006890:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8006894:	b29b      	uxth	r3, r3
 8006896:	461a      	mov	r2, r3
 8006898:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800689a:	4413      	add	r3, r2
 800689c:	677b      	str	r3, [r7, #116]	; 0x74
 800689e:	68bb      	ldr	r3, [r7, #8]
 80068a0:	781b      	ldrb	r3, [r3, #0]
 80068a2:	011a      	lsls	r2, r3, #4
 80068a4:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80068a6:	4413      	add	r3, r2
 80068a8:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 80068ac:	673b      	str	r3, [r7, #112]	; 0x70
 80068ae:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80068b0:	2200      	movs	r2, #0
 80068b2:	801a      	strh	r2, [r3, #0]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 80068b4:	68bb      	ldr	r3, [r7, #8]
 80068b6:	781b      	ldrb	r3, [r3, #0]
 80068b8:	4619      	mov	r1, r3
 80068ba:	68f8      	ldr	r0, [r7, #12]
 80068bc:	f00a fb8f 	bl	8010fde <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 80068c0:	88fb      	ldrh	r3, [r7, #6]
 80068c2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80068c6:	2b00      	cmp	r3, #0
 80068c8:	f040 811a 	bne.w	8006b00 <HAL_PCD_EP_DB_Transmit+0x79a>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 80068cc:	68fb      	ldr	r3, [r7, #12]
 80068ce:	681b      	ldr	r3, [r3, #0]
 80068d0:	461a      	mov	r2, r3
 80068d2:	68bb      	ldr	r3, [r7, #8]
 80068d4:	781b      	ldrb	r3, [r3, #0]
 80068d6:	009b      	lsls	r3, r3, #2
 80068d8:	4413      	add	r3, r2
 80068da:	881b      	ldrh	r3, [r3, #0]
 80068dc:	b29b      	uxth	r3, r3
 80068de:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80068e2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80068e6:	f8a7 3088 	strh.w	r3, [r7, #136]	; 0x88
 80068ea:	68fb      	ldr	r3, [r7, #12]
 80068ec:	681b      	ldr	r3, [r3, #0]
 80068ee:	461a      	mov	r2, r3
 80068f0:	68bb      	ldr	r3, [r7, #8]
 80068f2:	781b      	ldrb	r3, [r3, #0]
 80068f4:	009b      	lsls	r3, r3, #2
 80068f6:	441a      	add	r2, r3
 80068f8:	f8b7 3088 	ldrh.w	r3, [r7, #136]	; 0x88
 80068fc:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8006900:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8006904:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8006908:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800690c:	b29b      	uxth	r3, r3
 800690e:	8013      	strh	r3, [r2, #0]
 8006910:	e0f6      	b.n	8006b00 <HAL_PCD_EP_DB_Transmit+0x79a>
      }
    }
    else /* Transfer is not yet Done */
    {
      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 8006912:	88fb      	ldrh	r3, [r7, #6]
 8006914:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8006918:	2b00      	cmp	r3, #0
 800691a:	d121      	bne.n	8006960 <HAL_PCD_EP_DB_Transmit+0x5fa>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 800691c:	68fb      	ldr	r3, [r7, #12]
 800691e:	681b      	ldr	r3, [r3, #0]
 8006920:	461a      	mov	r2, r3
 8006922:	68bb      	ldr	r3, [r7, #8]
 8006924:	781b      	ldrb	r3, [r3, #0]
 8006926:	009b      	lsls	r3, r3, #2
 8006928:	4413      	add	r3, r2
 800692a:	881b      	ldrh	r3, [r3, #0]
 800692c:	b29b      	uxth	r3, r3
 800692e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006932:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006936:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e
 800693a:	68fb      	ldr	r3, [r7, #12]
 800693c:	681b      	ldr	r3, [r3, #0]
 800693e:	461a      	mov	r2, r3
 8006940:	68bb      	ldr	r3, [r7, #8]
 8006942:	781b      	ldrb	r3, [r3, #0]
 8006944:	009b      	lsls	r3, r3, #2
 8006946:	441a      	add	r2, r3
 8006948:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 800694c:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8006950:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8006954:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8006958:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800695c:	b29b      	uxth	r3, r3
 800695e:	8013      	strh	r3, [r2, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 8006960:	68bb      	ldr	r3, [r7, #8]
 8006962:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8006966:	2b01      	cmp	r3, #1
 8006968:	f040 80ca 	bne.w	8006b00 <HAL_PCD_EP_DB_Transmit+0x79a>
      {
        ep->xfer_buff += TxPctSize;
 800696c:	68bb      	ldr	r3, [r7, #8]
 800696e:	695a      	ldr	r2, [r3, #20]
 8006970:	f8b7 3086 	ldrh.w	r3, [r7, #134]	; 0x86
 8006974:	441a      	add	r2, r3
 8006976:	68bb      	ldr	r3, [r7, #8]
 8006978:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxPctSize;
 800697a:	68bb      	ldr	r3, [r7, #8]
 800697c:	69da      	ldr	r2, [r3, #28]
 800697e:	f8b7 3086 	ldrh.w	r3, [r7, #134]	; 0x86
 8006982:	441a      	add	r2, r3
 8006984:	68bb      	ldr	r3, [r7, #8]
 8006986:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 8006988:	68bb      	ldr	r3, [r7, #8]
 800698a:	6a1a      	ldr	r2, [r3, #32]
 800698c:	68bb      	ldr	r3, [r7, #8]
 800698e:	691b      	ldr	r3, [r3, #16]
 8006990:	429a      	cmp	r2, r3
 8006992:	d30b      	bcc.n	80069ac <HAL_PCD_EP_DB_Transmit+0x646>
        {
          len = ep->maxpacket;
 8006994:	68bb      	ldr	r3, [r7, #8]
 8006996:	691b      	ldr	r3, [r3, #16]
 8006998:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
          ep->xfer_len_db -= len;
 800699c:	68bb      	ldr	r3, [r7, #8]
 800699e:	6a1a      	ldr	r2, [r3, #32]
 80069a0:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80069a4:	1ad2      	subs	r2, r2, r3
 80069a6:	68bb      	ldr	r3, [r7, #8]
 80069a8:	621a      	str	r2, [r3, #32]
 80069aa:	e017      	b.n	80069dc <HAL_PCD_EP_DB_Transmit+0x676>
        }
        else if (ep->xfer_len_db == 0U)
 80069ac:	68bb      	ldr	r3, [r7, #8]
 80069ae:	6a1b      	ldr	r3, [r3, #32]
 80069b0:	2b00      	cmp	r3, #0
 80069b2:	d108      	bne.n	80069c6 <HAL_PCD_EP_DB_Transmit+0x660>
        {
          len = TxPctSize;
 80069b4:	f8b7 3086 	ldrh.w	r3, [r7, #134]	; 0x86
 80069b8:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
          ep->xfer_fill_db = 0U;
 80069bc:	68bb      	ldr	r3, [r7, #8]
 80069be:	2200      	movs	r2, #0
 80069c0:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
 80069c4:	e00a      	b.n	80069dc <HAL_PCD_EP_DB_Transmit+0x676>
        }
        else
        {
          len = ep->xfer_len_db;
 80069c6:	68bb      	ldr	r3, [r7, #8]
 80069c8:	6a1b      	ldr	r3, [r3, #32]
 80069ca:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
          ep->xfer_len_db = 0U;
 80069ce:	68bb      	ldr	r3, [r7, #8]
 80069d0:	2200      	movs	r2, #0
 80069d2:	621a      	str	r2, [r3, #32]
          ep->xfer_fill_db = 0;
 80069d4:	68bb      	ldr	r3, [r7, #8]
 80069d6:	2200      	movs	r2, #0
 80069d8:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
        }

        /* Set the Double buffer counter for pmabuffer1 */
        PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 80069dc:	68fb      	ldr	r3, [r7, #12]
 80069de:	681b      	ldr	r3, [r3, #0]
 80069e0:	657b      	str	r3, [r7, #84]	; 0x54
 80069e2:	68bb      	ldr	r3, [r7, #8]
 80069e4:	785b      	ldrb	r3, [r3, #1]
 80069e6:	2b00      	cmp	r3, #0
 80069e8:	d165      	bne.n	8006ab6 <HAL_PCD_EP_DB_Transmit+0x750>
 80069ea:	68fb      	ldr	r3, [r7, #12]
 80069ec:	681b      	ldr	r3, [r3, #0]
 80069ee:	65fb      	str	r3, [r7, #92]	; 0x5c
 80069f0:	68fb      	ldr	r3, [r7, #12]
 80069f2:	681b      	ldr	r3, [r3, #0]
 80069f4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80069f8:	b29b      	uxth	r3, r3
 80069fa:	461a      	mov	r2, r3
 80069fc:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80069fe:	4413      	add	r3, r2
 8006a00:	65fb      	str	r3, [r7, #92]	; 0x5c
 8006a02:	68bb      	ldr	r3, [r7, #8]
 8006a04:	781b      	ldrb	r3, [r3, #0]
 8006a06:	011a      	lsls	r2, r3, #4
 8006a08:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8006a0a:	4413      	add	r3, r2
 8006a0c:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8006a10:	65bb      	str	r3, [r7, #88]	; 0x58
 8006a12:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8006a14:	881b      	ldrh	r3, [r3, #0]
 8006a16:	b29b      	uxth	r3, r3
 8006a18:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8006a1c:	b29a      	uxth	r2, r3
 8006a1e:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8006a20:	801a      	strh	r2, [r3, #0]
 8006a22:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8006a26:	2b3e      	cmp	r3, #62	; 0x3e
 8006a28:	d91d      	bls.n	8006a66 <HAL_PCD_EP_DB_Transmit+0x700>
 8006a2a:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8006a2e:	095b      	lsrs	r3, r3, #5
 8006a30:	66bb      	str	r3, [r7, #104]	; 0x68
 8006a32:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8006a36:	f003 031f 	and.w	r3, r3, #31
 8006a3a:	2b00      	cmp	r3, #0
 8006a3c:	d102      	bne.n	8006a44 <HAL_PCD_EP_DB_Transmit+0x6de>
 8006a3e:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8006a40:	3b01      	subs	r3, #1
 8006a42:	66bb      	str	r3, [r7, #104]	; 0x68
 8006a44:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8006a46:	881b      	ldrh	r3, [r3, #0]
 8006a48:	b29a      	uxth	r2, r3
 8006a4a:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8006a4c:	b29b      	uxth	r3, r3
 8006a4e:	029b      	lsls	r3, r3, #10
 8006a50:	b29b      	uxth	r3, r3
 8006a52:	4313      	orrs	r3, r2
 8006a54:	b29b      	uxth	r3, r3
 8006a56:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006a5a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006a5e:	b29a      	uxth	r2, r3
 8006a60:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8006a62:	801a      	strh	r2, [r3, #0]
 8006a64:	e041      	b.n	8006aea <HAL_PCD_EP_DB_Transmit+0x784>
 8006a66:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8006a6a:	2b00      	cmp	r3, #0
 8006a6c:	d10a      	bne.n	8006a84 <HAL_PCD_EP_DB_Transmit+0x71e>
 8006a6e:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8006a70:	881b      	ldrh	r3, [r3, #0]
 8006a72:	b29b      	uxth	r3, r3
 8006a74:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006a78:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006a7c:	b29a      	uxth	r2, r3
 8006a7e:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8006a80:	801a      	strh	r2, [r3, #0]
 8006a82:	e032      	b.n	8006aea <HAL_PCD_EP_DB_Transmit+0x784>
 8006a84:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8006a88:	085b      	lsrs	r3, r3, #1
 8006a8a:	66bb      	str	r3, [r7, #104]	; 0x68
 8006a8c:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8006a90:	f003 0301 	and.w	r3, r3, #1
 8006a94:	2b00      	cmp	r3, #0
 8006a96:	d002      	beq.n	8006a9e <HAL_PCD_EP_DB_Transmit+0x738>
 8006a98:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8006a9a:	3301      	adds	r3, #1
 8006a9c:	66bb      	str	r3, [r7, #104]	; 0x68
 8006a9e:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8006aa0:	881b      	ldrh	r3, [r3, #0]
 8006aa2:	b29a      	uxth	r2, r3
 8006aa4:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8006aa6:	b29b      	uxth	r3, r3
 8006aa8:	029b      	lsls	r3, r3, #10
 8006aaa:	b29b      	uxth	r3, r3
 8006aac:	4313      	orrs	r3, r2
 8006aae:	b29a      	uxth	r2, r3
 8006ab0:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8006ab2:	801a      	strh	r2, [r3, #0]
 8006ab4:	e019      	b.n	8006aea <HAL_PCD_EP_DB_Transmit+0x784>
 8006ab6:	68bb      	ldr	r3, [r7, #8]
 8006ab8:	785b      	ldrb	r3, [r3, #1]
 8006aba:	2b01      	cmp	r3, #1
 8006abc:	d115      	bne.n	8006aea <HAL_PCD_EP_DB_Transmit+0x784>
 8006abe:	68fb      	ldr	r3, [r7, #12]
 8006ac0:	681b      	ldr	r3, [r3, #0]
 8006ac2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8006ac6:	b29b      	uxth	r3, r3
 8006ac8:	461a      	mov	r2, r3
 8006aca:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8006acc:	4413      	add	r3, r2
 8006ace:	657b      	str	r3, [r7, #84]	; 0x54
 8006ad0:	68bb      	ldr	r3, [r7, #8]
 8006ad2:	781b      	ldrb	r3, [r3, #0]
 8006ad4:	011a      	lsls	r2, r3, #4
 8006ad6:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8006ad8:	4413      	add	r3, r2
 8006ada:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8006ade:	653b      	str	r3, [r7, #80]	; 0x50
 8006ae0:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8006ae4:	b29a      	uxth	r2, r3
 8006ae6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8006ae8:	801a      	strh	r2, [r3, #0]

        /* Copy the user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr1, (uint16_t)len);
 8006aea:	68fb      	ldr	r3, [r7, #12]
 8006aec:	6818      	ldr	r0, [r3, #0]
 8006aee:	68bb      	ldr	r3, [r7, #8]
 8006af0:	6959      	ldr	r1, [r3, #20]
 8006af2:	68bb      	ldr	r3, [r7, #8]
 8006af4:	895a      	ldrh	r2, [r3, #10]
 8006af6:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8006afa:	b29b      	uxth	r3, r3
 8006afc:	f005 ff0b 	bl	800c916 <USB_WritePMA>
      }
    }
  }

  /*enable endpoint IN*/
  PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_VALID);
 8006b00:	68fb      	ldr	r3, [r7, #12]
 8006b02:	681b      	ldr	r3, [r3, #0]
 8006b04:	461a      	mov	r2, r3
 8006b06:	68bb      	ldr	r3, [r7, #8]
 8006b08:	781b      	ldrb	r3, [r3, #0]
 8006b0a:	009b      	lsls	r3, r3, #2
 8006b0c:	4413      	add	r3, r2
 8006b0e:	881b      	ldrh	r3, [r3, #0]
 8006b10:	b29b      	uxth	r3, r3
 8006b12:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006b16:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006b1a:	82bb      	strh	r3, [r7, #20]
 8006b1c:	8abb      	ldrh	r3, [r7, #20]
 8006b1e:	f083 0310 	eor.w	r3, r3, #16
 8006b22:	82bb      	strh	r3, [r7, #20]
 8006b24:	8abb      	ldrh	r3, [r7, #20]
 8006b26:	f083 0320 	eor.w	r3, r3, #32
 8006b2a:	82bb      	strh	r3, [r7, #20]
 8006b2c:	68fb      	ldr	r3, [r7, #12]
 8006b2e:	681b      	ldr	r3, [r3, #0]
 8006b30:	461a      	mov	r2, r3
 8006b32:	68bb      	ldr	r3, [r7, #8]
 8006b34:	781b      	ldrb	r3, [r3, #0]
 8006b36:	009b      	lsls	r3, r3, #2
 8006b38:	441a      	add	r2, r3
 8006b3a:	8abb      	ldrh	r3, [r7, #20]
 8006b3c:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8006b40:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8006b44:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006b48:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006b4c:	b29b      	uxth	r3, r3
 8006b4e:	8013      	strh	r3, [r2, #0]

  return HAL_OK;
 8006b50:	2300      	movs	r3, #0
}
 8006b52:	4618      	mov	r0, r3
 8006b54:	3790      	adds	r7, #144	; 0x90
 8006b56:	46bd      	mov	sp, r7
 8006b58:	bd80      	pop	{r7, pc}

08006b5a <HAL_PCDEx_PMAConfig>:
  * @retval HAL status
  */

HAL_StatusTypeDef  HAL_PCDEx_PMAConfig(PCD_HandleTypeDef *hpcd, uint16_t ep_addr,
                                       uint16_t ep_kind, uint32_t pmaadress)
{
 8006b5a:	b480      	push	{r7}
 8006b5c:	b087      	sub	sp, #28
 8006b5e:	af00      	add	r7, sp, #0
 8006b60:	60f8      	str	r0, [r7, #12]
 8006b62:	607b      	str	r3, [r7, #4]
 8006b64:	460b      	mov	r3, r1
 8006b66:	817b      	strh	r3, [r7, #10]
 8006b68:	4613      	mov	r3, r2
 8006b6a:	813b      	strh	r3, [r7, #8]
  PCD_EPTypeDef *ep;

  /* initialize ep structure*/
  if ((0x80U & ep_addr) == 0x80U)
 8006b6c:	897b      	ldrh	r3, [r7, #10]
 8006b6e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006b72:	b29b      	uxth	r3, r3
 8006b74:	2b00      	cmp	r3, #0
 8006b76:	d00b      	beq.n	8006b90 <HAL_PCDEx_PMAConfig+0x36>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8006b78:	897b      	ldrh	r3, [r7, #10]
 8006b7a:	f003 0307 	and.w	r3, r3, #7
 8006b7e:	1c5a      	adds	r2, r3, #1
 8006b80:	4613      	mov	r3, r2
 8006b82:	009b      	lsls	r3, r3, #2
 8006b84:	4413      	add	r3, r2
 8006b86:	00db      	lsls	r3, r3, #3
 8006b88:	68fa      	ldr	r2, [r7, #12]
 8006b8a:	4413      	add	r3, r2
 8006b8c:	617b      	str	r3, [r7, #20]
 8006b8e:	e009      	b.n	8006ba4 <HAL_PCDEx_PMAConfig+0x4a>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8006b90:	897a      	ldrh	r2, [r7, #10]
 8006b92:	4613      	mov	r3, r2
 8006b94:	009b      	lsls	r3, r3, #2
 8006b96:	4413      	add	r3, r2
 8006b98:	00db      	lsls	r3, r3, #3
 8006b9a:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 8006b9e:	68fa      	ldr	r2, [r7, #12]
 8006ba0:	4413      	add	r3, r2
 8006ba2:	617b      	str	r3, [r7, #20]
  }

  /* Here we check if the endpoint is single or double Buffer*/
  if (ep_kind == PCD_SNG_BUF)
 8006ba4:	893b      	ldrh	r3, [r7, #8]
 8006ba6:	2b00      	cmp	r3, #0
 8006ba8:	d107      	bne.n	8006bba <HAL_PCDEx_PMAConfig+0x60>
  {
    /* Single Buffer */
    ep->doublebuffer = 0U;
 8006baa:	697b      	ldr	r3, [r7, #20]
 8006bac:	2200      	movs	r2, #0
 8006bae:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaadress = (uint16_t)pmaadress;
 8006bb0:	687b      	ldr	r3, [r7, #4]
 8006bb2:	b29a      	uxth	r2, r3
 8006bb4:	697b      	ldr	r3, [r7, #20]
 8006bb6:	80da      	strh	r2, [r3, #6]
 8006bb8:	e00b      	b.n	8006bd2 <HAL_PCDEx_PMAConfig+0x78>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  else /* USB_DBL_BUF */
  {
    /* Double Buffer Endpoint */
    ep->doublebuffer = 1U;
 8006bba:	697b      	ldr	r3, [r7, #20]
 8006bbc:	2201      	movs	r2, #1
 8006bbe:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaaddr0 = (uint16_t)(pmaadress & 0xFFFFU);
 8006bc0:	687b      	ldr	r3, [r7, #4]
 8006bc2:	b29a      	uxth	r2, r3
 8006bc4:	697b      	ldr	r3, [r7, #20]
 8006bc6:	811a      	strh	r2, [r3, #8]
    ep->pmaaddr1 = (uint16_t)((pmaadress & 0xFFFF0000U) >> 16);
 8006bc8:	687b      	ldr	r3, [r7, #4]
 8006bca:	0c1b      	lsrs	r3, r3, #16
 8006bcc:	b29a      	uxth	r2, r3
 8006bce:	697b      	ldr	r3, [r7, #20]
 8006bd0:	815a      	strh	r2, [r3, #10]
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return HAL_OK;
 8006bd2:	2300      	movs	r3, #0
}
 8006bd4:	4618      	mov	r0, r3
 8006bd6:	371c      	adds	r7, #28
 8006bd8:	46bd      	mov	sp, r7
 8006bda:	bc80      	pop	{r7}
 8006bdc:	4770      	bx	lr
	...

08006be0 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8006be0:	b580      	push	{r7, lr}
 8006be2:	b086      	sub	sp, #24
 8006be4:	af00      	add	r7, sp, #0
 8006be6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8006be8:	687b      	ldr	r3, [r7, #4]
 8006bea:	2b00      	cmp	r3, #0
 8006bec:	d101      	bne.n	8006bf2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8006bee:	2301      	movs	r3, #1
 8006bf0:	e272      	b.n	80070d8 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8006bf2:	687b      	ldr	r3, [r7, #4]
 8006bf4:	681b      	ldr	r3, [r3, #0]
 8006bf6:	f003 0301 	and.w	r3, r3, #1
 8006bfa:	2b00      	cmp	r3, #0
 8006bfc:	f000 8087 	beq.w	8006d0e <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8006c00:	4b92      	ldr	r3, [pc, #584]	; (8006e4c <HAL_RCC_OscConfig+0x26c>)
 8006c02:	685b      	ldr	r3, [r3, #4]
 8006c04:	f003 030c 	and.w	r3, r3, #12
 8006c08:	2b04      	cmp	r3, #4
 8006c0a:	d00c      	beq.n	8006c26 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8006c0c:	4b8f      	ldr	r3, [pc, #572]	; (8006e4c <HAL_RCC_OscConfig+0x26c>)
 8006c0e:	685b      	ldr	r3, [r3, #4]
 8006c10:	f003 030c 	and.w	r3, r3, #12
 8006c14:	2b08      	cmp	r3, #8
 8006c16:	d112      	bne.n	8006c3e <HAL_RCC_OscConfig+0x5e>
 8006c18:	4b8c      	ldr	r3, [pc, #560]	; (8006e4c <HAL_RCC_OscConfig+0x26c>)
 8006c1a:	685b      	ldr	r3, [r3, #4]
 8006c1c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006c20:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006c24:	d10b      	bne.n	8006c3e <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006c26:	4b89      	ldr	r3, [pc, #548]	; (8006e4c <HAL_RCC_OscConfig+0x26c>)
 8006c28:	681b      	ldr	r3, [r3, #0]
 8006c2a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006c2e:	2b00      	cmp	r3, #0
 8006c30:	d06c      	beq.n	8006d0c <HAL_RCC_OscConfig+0x12c>
 8006c32:	687b      	ldr	r3, [r7, #4]
 8006c34:	685b      	ldr	r3, [r3, #4]
 8006c36:	2b00      	cmp	r3, #0
 8006c38:	d168      	bne.n	8006d0c <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8006c3a:	2301      	movs	r3, #1
 8006c3c:	e24c      	b.n	80070d8 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8006c3e:	687b      	ldr	r3, [r7, #4]
 8006c40:	685b      	ldr	r3, [r3, #4]
 8006c42:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006c46:	d106      	bne.n	8006c56 <HAL_RCC_OscConfig+0x76>
 8006c48:	4b80      	ldr	r3, [pc, #512]	; (8006e4c <HAL_RCC_OscConfig+0x26c>)
 8006c4a:	681b      	ldr	r3, [r3, #0]
 8006c4c:	4a7f      	ldr	r2, [pc, #508]	; (8006e4c <HAL_RCC_OscConfig+0x26c>)
 8006c4e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006c52:	6013      	str	r3, [r2, #0]
 8006c54:	e02e      	b.n	8006cb4 <HAL_RCC_OscConfig+0xd4>
 8006c56:	687b      	ldr	r3, [r7, #4]
 8006c58:	685b      	ldr	r3, [r3, #4]
 8006c5a:	2b00      	cmp	r3, #0
 8006c5c:	d10c      	bne.n	8006c78 <HAL_RCC_OscConfig+0x98>
 8006c5e:	4b7b      	ldr	r3, [pc, #492]	; (8006e4c <HAL_RCC_OscConfig+0x26c>)
 8006c60:	681b      	ldr	r3, [r3, #0]
 8006c62:	4a7a      	ldr	r2, [pc, #488]	; (8006e4c <HAL_RCC_OscConfig+0x26c>)
 8006c64:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006c68:	6013      	str	r3, [r2, #0]
 8006c6a:	4b78      	ldr	r3, [pc, #480]	; (8006e4c <HAL_RCC_OscConfig+0x26c>)
 8006c6c:	681b      	ldr	r3, [r3, #0]
 8006c6e:	4a77      	ldr	r2, [pc, #476]	; (8006e4c <HAL_RCC_OscConfig+0x26c>)
 8006c70:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8006c74:	6013      	str	r3, [r2, #0]
 8006c76:	e01d      	b.n	8006cb4 <HAL_RCC_OscConfig+0xd4>
 8006c78:	687b      	ldr	r3, [r7, #4]
 8006c7a:	685b      	ldr	r3, [r3, #4]
 8006c7c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8006c80:	d10c      	bne.n	8006c9c <HAL_RCC_OscConfig+0xbc>
 8006c82:	4b72      	ldr	r3, [pc, #456]	; (8006e4c <HAL_RCC_OscConfig+0x26c>)
 8006c84:	681b      	ldr	r3, [r3, #0]
 8006c86:	4a71      	ldr	r2, [pc, #452]	; (8006e4c <HAL_RCC_OscConfig+0x26c>)
 8006c88:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8006c8c:	6013      	str	r3, [r2, #0]
 8006c8e:	4b6f      	ldr	r3, [pc, #444]	; (8006e4c <HAL_RCC_OscConfig+0x26c>)
 8006c90:	681b      	ldr	r3, [r3, #0]
 8006c92:	4a6e      	ldr	r2, [pc, #440]	; (8006e4c <HAL_RCC_OscConfig+0x26c>)
 8006c94:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006c98:	6013      	str	r3, [r2, #0]
 8006c9a:	e00b      	b.n	8006cb4 <HAL_RCC_OscConfig+0xd4>
 8006c9c:	4b6b      	ldr	r3, [pc, #428]	; (8006e4c <HAL_RCC_OscConfig+0x26c>)
 8006c9e:	681b      	ldr	r3, [r3, #0]
 8006ca0:	4a6a      	ldr	r2, [pc, #424]	; (8006e4c <HAL_RCC_OscConfig+0x26c>)
 8006ca2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006ca6:	6013      	str	r3, [r2, #0]
 8006ca8:	4b68      	ldr	r3, [pc, #416]	; (8006e4c <HAL_RCC_OscConfig+0x26c>)
 8006caa:	681b      	ldr	r3, [r3, #0]
 8006cac:	4a67      	ldr	r2, [pc, #412]	; (8006e4c <HAL_RCC_OscConfig+0x26c>)
 8006cae:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8006cb2:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8006cb4:	687b      	ldr	r3, [r7, #4]
 8006cb6:	685b      	ldr	r3, [r3, #4]
 8006cb8:	2b00      	cmp	r3, #0
 8006cba:	d013      	beq.n	8006ce4 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006cbc:	f7fc fc22 	bl	8003504 <HAL_GetTick>
 8006cc0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006cc2:	e008      	b.n	8006cd6 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006cc4:	f7fc fc1e 	bl	8003504 <HAL_GetTick>
 8006cc8:	4602      	mov	r2, r0
 8006cca:	693b      	ldr	r3, [r7, #16]
 8006ccc:	1ad3      	subs	r3, r2, r3
 8006cce:	2b64      	cmp	r3, #100	; 0x64
 8006cd0:	d901      	bls.n	8006cd6 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8006cd2:	2303      	movs	r3, #3
 8006cd4:	e200      	b.n	80070d8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006cd6:	4b5d      	ldr	r3, [pc, #372]	; (8006e4c <HAL_RCC_OscConfig+0x26c>)
 8006cd8:	681b      	ldr	r3, [r3, #0]
 8006cda:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006cde:	2b00      	cmp	r3, #0
 8006ce0:	d0f0      	beq.n	8006cc4 <HAL_RCC_OscConfig+0xe4>
 8006ce2:	e014      	b.n	8006d0e <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006ce4:	f7fc fc0e 	bl	8003504 <HAL_GetTick>
 8006ce8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8006cea:	e008      	b.n	8006cfe <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006cec:	f7fc fc0a 	bl	8003504 <HAL_GetTick>
 8006cf0:	4602      	mov	r2, r0
 8006cf2:	693b      	ldr	r3, [r7, #16]
 8006cf4:	1ad3      	subs	r3, r2, r3
 8006cf6:	2b64      	cmp	r3, #100	; 0x64
 8006cf8:	d901      	bls.n	8006cfe <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8006cfa:	2303      	movs	r3, #3
 8006cfc:	e1ec      	b.n	80070d8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8006cfe:	4b53      	ldr	r3, [pc, #332]	; (8006e4c <HAL_RCC_OscConfig+0x26c>)
 8006d00:	681b      	ldr	r3, [r3, #0]
 8006d02:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006d06:	2b00      	cmp	r3, #0
 8006d08:	d1f0      	bne.n	8006cec <HAL_RCC_OscConfig+0x10c>
 8006d0a:	e000      	b.n	8006d0e <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006d0c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8006d0e:	687b      	ldr	r3, [r7, #4]
 8006d10:	681b      	ldr	r3, [r3, #0]
 8006d12:	f003 0302 	and.w	r3, r3, #2
 8006d16:	2b00      	cmp	r3, #0
 8006d18:	d063      	beq.n	8006de2 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8006d1a:	4b4c      	ldr	r3, [pc, #304]	; (8006e4c <HAL_RCC_OscConfig+0x26c>)
 8006d1c:	685b      	ldr	r3, [r3, #4]
 8006d1e:	f003 030c 	and.w	r3, r3, #12
 8006d22:	2b00      	cmp	r3, #0
 8006d24:	d00b      	beq.n	8006d3e <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8006d26:	4b49      	ldr	r3, [pc, #292]	; (8006e4c <HAL_RCC_OscConfig+0x26c>)
 8006d28:	685b      	ldr	r3, [r3, #4]
 8006d2a:	f003 030c 	and.w	r3, r3, #12
 8006d2e:	2b08      	cmp	r3, #8
 8006d30:	d11c      	bne.n	8006d6c <HAL_RCC_OscConfig+0x18c>
 8006d32:	4b46      	ldr	r3, [pc, #280]	; (8006e4c <HAL_RCC_OscConfig+0x26c>)
 8006d34:	685b      	ldr	r3, [r3, #4]
 8006d36:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006d3a:	2b00      	cmp	r3, #0
 8006d3c:	d116      	bne.n	8006d6c <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8006d3e:	4b43      	ldr	r3, [pc, #268]	; (8006e4c <HAL_RCC_OscConfig+0x26c>)
 8006d40:	681b      	ldr	r3, [r3, #0]
 8006d42:	f003 0302 	and.w	r3, r3, #2
 8006d46:	2b00      	cmp	r3, #0
 8006d48:	d005      	beq.n	8006d56 <HAL_RCC_OscConfig+0x176>
 8006d4a:	687b      	ldr	r3, [r7, #4]
 8006d4c:	691b      	ldr	r3, [r3, #16]
 8006d4e:	2b01      	cmp	r3, #1
 8006d50:	d001      	beq.n	8006d56 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8006d52:	2301      	movs	r3, #1
 8006d54:	e1c0      	b.n	80070d8 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006d56:	4b3d      	ldr	r3, [pc, #244]	; (8006e4c <HAL_RCC_OscConfig+0x26c>)
 8006d58:	681b      	ldr	r3, [r3, #0]
 8006d5a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8006d5e:	687b      	ldr	r3, [r7, #4]
 8006d60:	695b      	ldr	r3, [r3, #20]
 8006d62:	00db      	lsls	r3, r3, #3
 8006d64:	4939      	ldr	r1, [pc, #228]	; (8006e4c <HAL_RCC_OscConfig+0x26c>)
 8006d66:	4313      	orrs	r3, r2
 8006d68:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8006d6a:	e03a      	b.n	8006de2 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8006d6c:	687b      	ldr	r3, [r7, #4]
 8006d6e:	691b      	ldr	r3, [r3, #16]
 8006d70:	2b00      	cmp	r3, #0
 8006d72:	d020      	beq.n	8006db6 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8006d74:	4b36      	ldr	r3, [pc, #216]	; (8006e50 <HAL_RCC_OscConfig+0x270>)
 8006d76:	2201      	movs	r2, #1
 8006d78:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006d7a:	f7fc fbc3 	bl	8003504 <HAL_GetTick>
 8006d7e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006d80:	e008      	b.n	8006d94 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006d82:	f7fc fbbf 	bl	8003504 <HAL_GetTick>
 8006d86:	4602      	mov	r2, r0
 8006d88:	693b      	ldr	r3, [r7, #16]
 8006d8a:	1ad3      	subs	r3, r2, r3
 8006d8c:	2b02      	cmp	r3, #2
 8006d8e:	d901      	bls.n	8006d94 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8006d90:	2303      	movs	r3, #3
 8006d92:	e1a1      	b.n	80070d8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006d94:	4b2d      	ldr	r3, [pc, #180]	; (8006e4c <HAL_RCC_OscConfig+0x26c>)
 8006d96:	681b      	ldr	r3, [r3, #0]
 8006d98:	f003 0302 	and.w	r3, r3, #2
 8006d9c:	2b00      	cmp	r3, #0
 8006d9e:	d0f0      	beq.n	8006d82 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006da0:	4b2a      	ldr	r3, [pc, #168]	; (8006e4c <HAL_RCC_OscConfig+0x26c>)
 8006da2:	681b      	ldr	r3, [r3, #0]
 8006da4:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8006da8:	687b      	ldr	r3, [r7, #4]
 8006daa:	695b      	ldr	r3, [r3, #20]
 8006dac:	00db      	lsls	r3, r3, #3
 8006dae:	4927      	ldr	r1, [pc, #156]	; (8006e4c <HAL_RCC_OscConfig+0x26c>)
 8006db0:	4313      	orrs	r3, r2
 8006db2:	600b      	str	r3, [r1, #0]
 8006db4:	e015      	b.n	8006de2 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8006db6:	4b26      	ldr	r3, [pc, #152]	; (8006e50 <HAL_RCC_OscConfig+0x270>)
 8006db8:	2200      	movs	r2, #0
 8006dba:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006dbc:	f7fc fba2 	bl	8003504 <HAL_GetTick>
 8006dc0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8006dc2:	e008      	b.n	8006dd6 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006dc4:	f7fc fb9e 	bl	8003504 <HAL_GetTick>
 8006dc8:	4602      	mov	r2, r0
 8006dca:	693b      	ldr	r3, [r7, #16]
 8006dcc:	1ad3      	subs	r3, r2, r3
 8006dce:	2b02      	cmp	r3, #2
 8006dd0:	d901      	bls.n	8006dd6 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8006dd2:	2303      	movs	r3, #3
 8006dd4:	e180      	b.n	80070d8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8006dd6:	4b1d      	ldr	r3, [pc, #116]	; (8006e4c <HAL_RCC_OscConfig+0x26c>)
 8006dd8:	681b      	ldr	r3, [r3, #0]
 8006dda:	f003 0302 	and.w	r3, r3, #2
 8006dde:	2b00      	cmp	r3, #0
 8006de0:	d1f0      	bne.n	8006dc4 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8006de2:	687b      	ldr	r3, [r7, #4]
 8006de4:	681b      	ldr	r3, [r3, #0]
 8006de6:	f003 0308 	and.w	r3, r3, #8
 8006dea:	2b00      	cmp	r3, #0
 8006dec:	d03a      	beq.n	8006e64 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8006dee:	687b      	ldr	r3, [r7, #4]
 8006df0:	699b      	ldr	r3, [r3, #24]
 8006df2:	2b00      	cmp	r3, #0
 8006df4:	d019      	beq.n	8006e2a <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8006df6:	4b17      	ldr	r3, [pc, #92]	; (8006e54 <HAL_RCC_OscConfig+0x274>)
 8006df8:	2201      	movs	r2, #1
 8006dfa:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006dfc:	f7fc fb82 	bl	8003504 <HAL_GetTick>
 8006e00:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8006e02:	e008      	b.n	8006e16 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006e04:	f7fc fb7e 	bl	8003504 <HAL_GetTick>
 8006e08:	4602      	mov	r2, r0
 8006e0a:	693b      	ldr	r3, [r7, #16]
 8006e0c:	1ad3      	subs	r3, r2, r3
 8006e0e:	2b02      	cmp	r3, #2
 8006e10:	d901      	bls.n	8006e16 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8006e12:	2303      	movs	r3, #3
 8006e14:	e160      	b.n	80070d8 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8006e16:	4b0d      	ldr	r3, [pc, #52]	; (8006e4c <HAL_RCC_OscConfig+0x26c>)
 8006e18:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006e1a:	f003 0302 	and.w	r3, r3, #2
 8006e1e:	2b00      	cmp	r3, #0
 8006e20:	d0f0      	beq.n	8006e04 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8006e22:	2001      	movs	r0, #1
 8006e24:	f000 faba 	bl	800739c <RCC_Delay>
 8006e28:	e01c      	b.n	8006e64 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8006e2a:	4b0a      	ldr	r3, [pc, #40]	; (8006e54 <HAL_RCC_OscConfig+0x274>)
 8006e2c:	2200      	movs	r2, #0
 8006e2e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006e30:	f7fc fb68 	bl	8003504 <HAL_GetTick>
 8006e34:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006e36:	e00f      	b.n	8006e58 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006e38:	f7fc fb64 	bl	8003504 <HAL_GetTick>
 8006e3c:	4602      	mov	r2, r0
 8006e3e:	693b      	ldr	r3, [r7, #16]
 8006e40:	1ad3      	subs	r3, r2, r3
 8006e42:	2b02      	cmp	r3, #2
 8006e44:	d908      	bls.n	8006e58 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8006e46:	2303      	movs	r3, #3
 8006e48:	e146      	b.n	80070d8 <HAL_RCC_OscConfig+0x4f8>
 8006e4a:	bf00      	nop
 8006e4c:	40021000 	.word	0x40021000
 8006e50:	42420000 	.word	0x42420000
 8006e54:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006e58:	4b92      	ldr	r3, [pc, #584]	; (80070a4 <HAL_RCC_OscConfig+0x4c4>)
 8006e5a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006e5c:	f003 0302 	and.w	r3, r3, #2
 8006e60:	2b00      	cmp	r3, #0
 8006e62:	d1e9      	bne.n	8006e38 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8006e64:	687b      	ldr	r3, [r7, #4]
 8006e66:	681b      	ldr	r3, [r3, #0]
 8006e68:	f003 0304 	and.w	r3, r3, #4
 8006e6c:	2b00      	cmp	r3, #0
 8006e6e:	f000 80a6 	beq.w	8006fbe <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8006e72:	2300      	movs	r3, #0
 8006e74:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8006e76:	4b8b      	ldr	r3, [pc, #556]	; (80070a4 <HAL_RCC_OscConfig+0x4c4>)
 8006e78:	69db      	ldr	r3, [r3, #28]
 8006e7a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006e7e:	2b00      	cmp	r3, #0
 8006e80:	d10d      	bne.n	8006e9e <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8006e82:	4b88      	ldr	r3, [pc, #544]	; (80070a4 <HAL_RCC_OscConfig+0x4c4>)
 8006e84:	69db      	ldr	r3, [r3, #28]
 8006e86:	4a87      	ldr	r2, [pc, #540]	; (80070a4 <HAL_RCC_OscConfig+0x4c4>)
 8006e88:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006e8c:	61d3      	str	r3, [r2, #28]
 8006e8e:	4b85      	ldr	r3, [pc, #532]	; (80070a4 <HAL_RCC_OscConfig+0x4c4>)
 8006e90:	69db      	ldr	r3, [r3, #28]
 8006e92:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006e96:	60bb      	str	r3, [r7, #8]
 8006e98:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8006e9a:	2301      	movs	r3, #1
 8006e9c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006e9e:	4b82      	ldr	r3, [pc, #520]	; (80070a8 <HAL_RCC_OscConfig+0x4c8>)
 8006ea0:	681b      	ldr	r3, [r3, #0]
 8006ea2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006ea6:	2b00      	cmp	r3, #0
 8006ea8:	d118      	bne.n	8006edc <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8006eaa:	4b7f      	ldr	r3, [pc, #508]	; (80070a8 <HAL_RCC_OscConfig+0x4c8>)
 8006eac:	681b      	ldr	r3, [r3, #0]
 8006eae:	4a7e      	ldr	r2, [pc, #504]	; (80070a8 <HAL_RCC_OscConfig+0x4c8>)
 8006eb0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006eb4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8006eb6:	f7fc fb25 	bl	8003504 <HAL_GetTick>
 8006eba:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006ebc:	e008      	b.n	8006ed0 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006ebe:	f7fc fb21 	bl	8003504 <HAL_GetTick>
 8006ec2:	4602      	mov	r2, r0
 8006ec4:	693b      	ldr	r3, [r7, #16]
 8006ec6:	1ad3      	subs	r3, r2, r3
 8006ec8:	2b64      	cmp	r3, #100	; 0x64
 8006eca:	d901      	bls.n	8006ed0 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8006ecc:	2303      	movs	r3, #3
 8006ece:	e103      	b.n	80070d8 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006ed0:	4b75      	ldr	r3, [pc, #468]	; (80070a8 <HAL_RCC_OscConfig+0x4c8>)
 8006ed2:	681b      	ldr	r3, [r3, #0]
 8006ed4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006ed8:	2b00      	cmp	r3, #0
 8006eda:	d0f0      	beq.n	8006ebe <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8006edc:	687b      	ldr	r3, [r7, #4]
 8006ede:	68db      	ldr	r3, [r3, #12]
 8006ee0:	2b01      	cmp	r3, #1
 8006ee2:	d106      	bne.n	8006ef2 <HAL_RCC_OscConfig+0x312>
 8006ee4:	4b6f      	ldr	r3, [pc, #444]	; (80070a4 <HAL_RCC_OscConfig+0x4c4>)
 8006ee6:	6a1b      	ldr	r3, [r3, #32]
 8006ee8:	4a6e      	ldr	r2, [pc, #440]	; (80070a4 <HAL_RCC_OscConfig+0x4c4>)
 8006eea:	f043 0301 	orr.w	r3, r3, #1
 8006eee:	6213      	str	r3, [r2, #32]
 8006ef0:	e02d      	b.n	8006f4e <HAL_RCC_OscConfig+0x36e>
 8006ef2:	687b      	ldr	r3, [r7, #4]
 8006ef4:	68db      	ldr	r3, [r3, #12]
 8006ef6:	2b00      	cmp	r3, #0
 8006ef8:	d10c      	bne.n	8006f14 <HAL_RCC_OscConfig+0x334>
 8006efa:	4b6a      	ldr	r3, [pc, #424]	; (80070a4 <HAL_RCC_OscConfig+0x4c4>)
 8006efc:	6a1b      	ldr	r3, [r3, #32]
 8006efe:	4a69      	ldr	r2, [pc, #420]	; (80070a4 <HAL_RCC_OscConfig+0x4c4>)
 8006f00:	f023 0301 	bic.w	r3, r3, #1
 8006f04:	6213      	str	r3, [r2, #32]
 8006f06:	4b67      	ldr	r3, [pc, #412]	; (80070a4 <HAL_RCC_OscConfig+0x4c4>)
 8006f08:	6a1b      	ldr	r3, [r3, #32]
 8006f0a:	4a66      	ldr	r2, [pc, #408]	; (80070a4 <HAL_RCC_OscConfig+0x4c4>)
 8006f0c:	f023 0304 	bic.w	r3, r3, #4
 8006f10:	6213      	str	r3, [r2, #32]
 8006f12:	e01c      	b.n	8006f4e <HAL_RCC_OscConfig+0x36e>
 8006f14:	687b      	ldr	r3, [r7, #4]
 8006f16:	68db      	ldr	r3, [r3, #12]
 8006f18:	2b05      	cmp	r3, #5
 8006f1a:	d10c      	bne.n	8006f36 <HAL_RCC_OscConfig+0x356>
 8006f1c:	4b61      	ldr	r3, [pc, #388]	; (80070a4 <HAL_RCC_OscConfig+0x4c4>)
 8006f1e:	6a1b      	ldr	r3, [r3, #32]
 8006f20:	4a60      	ldr	r2, [pc, #384]	; (80070a4 <HAL_RCC_OscConfig+0x4c4>)
 8006f22:	f043 0304 	orr.w	r3, r3, #4
 8006f26:	6213      	str	r3, [r2, #32]
 8006f28:	4b5e      	ldr	r3, [pc, #376]	; (80070a4 <HAL_RCC_OscConfig+0x4c4>)
 8006f2a:	6a1b      	ldr	r3, [r3, #32]
 8006f2c:	4a5d      	ldr	r2, [pc, #372]	; (80070a4 <HAL_RCC_OscConfig+0x4c4>)
 8006f2e:	f043 0301 	orr.w	r3, r3, #1
 8006f32:	6213      	str	r3, [r2, #32]
 8006f34:	e00b      	b.n	8006f4e <HAL_RCC_OscConfig+0x36e>
 8006f36:	4b5b      	ldr	r3, [pc, #364]	; (80070a4 <HAL_RCC_OscConfig+0x4c4>)
 8006f38:	6a1b      	ldr	r3, [r3, #32]
 8006f3a:	4a5a      	ldr	r2, [pc, #360]	; (80070a4 <HAL_RCC_OscConfig+0x4c4>)
 8006f3c:	f023 0301 	bic.w	r3, r3, #1
 8006f40:	6213      	str	r3, [r2, #32]
 8006f42:	4b58      	ldr	r3, [pc, #352]	; (80070a4 <HAL_RCC_OscConfig+0x4c4>)
 8006f44:	6a1b      	ldr	r3, [r3, #32]
 8006f46:	4a57      	ldr	r2, [pc, #348]	; (80070a4 <HAL_RCC_OscConfig+0x4c4>)
 8006f48:	f023 0304 	bic.w	r3, r3, #4
 8006f4c:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8006f4e:	687b      	ldr	r3, [r7, #4]
 8006f50:	68db      	ldr	r3, [r3, #12]
 8006f52:	2b00      	cmp	r3, #0
 8006f54:	d015      	beq.n	8006f82 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006f56:	f7fc fad5 	bl	8003504 <HAL_GetTick>
 8006f5a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006f5c:	e00a      	b.n	8006f74 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006f5e:	f7fc fad1 	bl	8003504 <HAL_GetTick>
 8006f62:	4602      	mov	r2, r0
 8006f64:	693b      	ldr	r3, [r7, #16]
 8006f66:	1ad3      	subs	r3, r2, r3
 8006f68:	f241 3288 	movw	r2, #5000	; 0x1388
 8006f6c:	4293      	cmp	r3, r2
 8006f6e:	d901      	bls.n	8006f74 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8006f70:	2303      	movs	r3, #3
 8006f72:	e0b1      	b.n	80070d8 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006f74:	4b4b      	ldr	r3, [pc, #300]	; (80070a4 <HAL_RCC_OscConfig+0x4c4>)
 8006f76:	6a1b      	ldr	r3, [r3, #32]
 8006f78:	f003 0302 	and.w	r3, r3, #2
 8006f7c:	2b00      	cmp	r3, #0
 8006f7e:	d0ee      	beq.n	8006f5e <HAL_RCC_OscConfig+0x37e>
 8006f80:	e014      	b.n	8006fac <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006f82:	f7fc fabf 	bl	8003504 <HAL_GetTick>
 8006f86:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8006f88:	e00a      	b.n	8006fa0 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006f8a:	f7fc fabb 	bl	8003504 <HAL_GetTick>
 8006f8e:	4602      	mov	r2, r0
 8006f90:	693b      	ldr	r3, [r7, #16]
 8006f92:	1ad3      	subs	r3, r2, r3
 8006f94:	f241 3288 	movw	r2, #5000	; 0x1388
 8006f98:	4293      	cmp	r3, r2
 8006f9a:	d901      	bls.n	8006fa0 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8006f9c:	2303      	movs	r3, #3
 8006f9e:	e09b      	b.n	80070d8 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8006fa0:	4b40      	ldr	r3, [pc, #256]	; (80070a4 <HAL_RCC_OscConfig+0x4c4>)
 8006fa2:	6a1b      	ldr	r3, [r3, #32]
 8006fa4:	f003 0302 	and.w	r3, r3, #2
 8006fa8:	2b00      	cmp	r3, #0
 8006faa:	d1ee      	bne.n	8006f8a <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8006fac:	7dfb      	ldrb	r3, [r7, #23]
 8006fae:	2b01      	cmp	r3, #1
 8006fb0:	d105      	bne.n	8006fbe <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006fb2:	4b3c      	ldr	r3, [pc, #240]	; (80070a4 <HAL_RCC_OscConfig+0x4c4>)
 8006fb4:	69db      	ldr	r3, [r3, #28]
 8006fb6:	4a3b      	ldr	r2, [pc, #236]	; (80070a4 <HAL_RCC_OscConfig+0x4c4>)
 8006fb8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8006fbc:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8006fbe:	687b      	ldr	r3, [r7, #4]
 8006fc0:	69db      	ldr	r3, [r3, #28]
 8006fc2:	2b00      	cmp	r3, #0
 8006fc4:	f000 8087 	beq.w	80070d6 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8006fc8:	4b36      	ldr	r3, [pc, #216]	; (80070a4 <HAL_RCC_OscConfig+0x4c4>)
 8006fca:	685b      	ldr	r3, [r3, #4]
 8006fcc:	f003 030c 	and.w	r3, r3, #12
 8006fd0:	2b08      	cmp	r3, #8
 8006fd2:	d061      	beq.n	8007098 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8006fd4:	687b      	ldr	r3, [r7, #4]
 8006fd6:	69db      	ldr	r3, [r3, #28]
 8006fd8:	2b02      	cmp	r3, #2
 8006fda:	d146      	bne.n	800706a <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006fdc:	4b33      	ldr	r3, [pc, #204]	; (80070ac <HAL_RCC_OscConfig+0x4cc>)
 8006fde:	2200      	movs	r2, #0
 8006fe0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006fe2:	f7fc fa8f 	bl	8003504 <HAL_GetTick>
 8006fe6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8006fe8:	e008      	b.n	8006ffc <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006fea:	f7fc fa8b 	bl	8003504 <HAL_GetTick>
 8006fee:	4602      	mov	r2, r0
 8006ff0:	693b      	ldr	r3, [r7, #16]
 8006ff2:	1ad3      	subs	r3, r2, r3
 8006ff4:	2b02      	cmp	r3, #2
 8006ff6:	d901      	bls.n	8006ffc <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8006ff8:	2303      	movs	r3, #3
 8006ffa:	e06d      	b.n	80070d8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8006ffc:	4b29      	ldr	r3, [pc, #164]	; (80070a4 <HAL_RCC_OscConfig+0x4c4>)
 8006ffe:	681b      	ldr	r3, [r3, #0]
 8007000:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007004:	2b00      	cmp	r3, #0
 8007006:	d1f0      	bne.n	8006fea <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8007008:	687b      	ldr	r3, [r7, #4]
 800700a:	6a1b      	ldr	r3, [r3, #32]
 800700c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007010:	d108      	bne.n	8007024 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8007012:	4b24      	ldr	r3, [pc, #144]	; (80070a4 <HAL_RCC_OscConfig+0x4c4>)
 8007014:	685b      	ldr	r3, [r3, #4]
 8007016:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 800701a:	687b      	ldr	r3, [r7, #4]
 800701c:	689b      	ldr	r3, [r3, #8]
 800701e:	4921      	ldr	r1, [pc, #132]	; (80070a4 <HAL_RCC_OscConfig+0x4c4>)
 8007020:	4313      	orrs	r3, r2
 8007022:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8007024:	4b1f      	ldr	r3, [pc, #124]	; (80070a4 <HAL_RCC_OscConfig+0x4c4>)
 8007026:	685b      	ldr	r3, [r3, #4]
 8007028:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 800702c:	687b      	ldr	r3, [r7, #4]
 800702e:	6a19      	ldr	r1, [r3, #32]
 8007030:	687b      	ldr	r3, [r7, #4]
 8007032:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007034:	430b      	orrs	r3, r1
 8007036:	491b      	ldr	r1, [pc, #108]	; (80070a4 <HAL_RCC_OscConfig+0x4c4>)
 8007038:	4313      	orrs	r3, r2
 800703a:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800703c:	4b1b      	ldr	r3, [pc, #108]	; (80070ac <HAL_RCC_OscConfig+0x4cc>)
 800703e:	2201      	movs	r2, #1
 8007040:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007042:	f7fc fa5f 	bl	8003504 <HAL_GetTick>
 8007046:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8007048:	e008      	b.n	800705c <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800704a:	f7fc fa5b 	bl	8003504 <HAL_GetTick>
 800704e:	4602      	mov	r2, r0
 8007050:	693b      	ldr	r3, [r7, #16]
 8007052:	1ad3      	subs	r3, r2, r3
 8007054:	2b02      	cmp	r3, #2
 8007056:	d901      	bls.n	800705c <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8007058:	2303      	movs	r3, #3
 800705a:	e03d      	b.n	80070d8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800705c:	4b11      	ldr	r3, [pc, #68]	; (80070a4 <HAL_RCC_OscConfig+0x4c4>)
 800705e:	681b      	ldr	r3, [r3, #0]
 8007060:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007064:	2b00      	cmp	r3, #0
 8007066:	d0f0      	beq.n	800704a <HAL_RCC_OscConfig+0x46a>
 8007068:	e035      	b.n	80070d6 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800706a:	4b10      	ldr	r3, [pc, #64]	; (80070ac <HAL_RCC_OscConfig+0x4cc>)
 800706c:	2200      	movs	r2, #0
 800706e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007070:	f7fc fa48 	bl	8003504 <HAL_GetTick>
 8007074:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8007076:	e008      	b.n	800708a <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007078:	f7fc fa44 	bl	8003504 <HAL_GetTick>
 800707c:	4602      	mov	r2, r0
 800707e:	693b      	ldr	r3, [r7, #16]
 8007080:	1ad3      	subs	r3, r2, r3
 8007082:	2b02      	cmp	r3, #2
 8007084:	d901      	bls.n	800708a <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8007086:	2303      	movs	r3, #3
 8007088:	e026      	b.n	80070d8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800708a:	4b06      	ldr	r3, [pc, #24]	; (80070a4 <HAL_RCC_OscConfig+0x4c4>)
 800708c:	681b      	ldr	r3, [r3, #0]
 800708e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007092:	2b00      	cmp	r3, #0
 8007094:	d1f0      	bne.n	8007078 <HAL_RCC_OscConfig+0x498>
 8007096:	e01e      	b.n	80070d6 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8007098:	687b      	ldr	r3, [r7, #4]
 800709a:	69db      	ldr	r3, [r3, #28]
 800709c:	2b01      	cmp	r3, #1
 800709e:	d107      	bne.n	80070b0 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 80070a0:	2301      	movs	r3, #1
 80070a2:	e019      	b.n	80070d8 <HAL_RCC_OscConfig+0x4f8>
 80070a4:	40021000 	.word	0x40021000
 80070a8:	40007000 	.word	0x40007000
 80070ac:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80070b0:	4b0b      	ldr	r3, [pc, #44]	; (80070e0 <HAL_RCC_OscConfig+0x500>)
 80070b2:	685b      	ldr	r3, [r3, #4]
 80070b4:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80070b6:	68fb      	ldr	r3, [r7, #12]
 80070b8:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 80070bc:	687b      	ldr	r3, [r7, #4]
 80070be:	6a1b      	ldr	r3, [r3, #32]
 80070c0:	429a      	cmp	r2, r3
 80070c2:	d106      	bne.n	80070d2 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 80070c4:	68fb      	ldr	r3, [r7, #12]
 80070c6:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 80070ca:	687b      	ldr	r3, [r7, #4]
 80070cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80070ce:	429a      	cmp	r2, r3
 80070d0:	d001      	beq.n	80070d6 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 80070d2:	2301      	movs	r3, #1
 80070d4:	e000      	b.n	80070d8 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 80070d6:	2300      	movs	r3, #0
}
 80070d8:	4618      	mov	r0, r3
 80070da:	3718      	adds	r7, #24
 80070dc:	46bd      	mov	sp, r7
 80070de:	bd80      	pop	{r7, pc}
 80070e0:	40021000 	.word	0x40021000

080070e4 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80070e4:	b580      	push	{r7, lr}
 80070e6:	b084      	sub	sp, #16
 80070e8:	af00      	add	r7, sp, #0
 80070ea:	6078      	str	r0, [r7, #4]
 80070ec:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80070ee:	687b      	ldr	r3, [r7, #4]
 80070f0:	2b00      	cmp	r3, #0
 80070f2:	d101      	bne.n	80070f8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80070f4:	2301      	movs	r3, #1
 80070f6:	e0d0      	b.n	800729a <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80070f8:	4b6a      	ldr	r3, [pc, #424]	; (80072a4 <HAL_RCC_ClockConfig+0x1c0>)
 80070fa:	681b      	ldr	r3, [r3, #0]
 80070fc:	f003 0307 	and.w	r3, r3, #7
 8007100:	683a      	ldr	r2, [r7, #0]
 8007102:	429a      	cmp	r2, r3
 8007104:	d910      	bls.n	8007128 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007106:	4b67      	ldr	r3, [pc, #412]	; (80072a4 <HAL_RCC_ClockConfig+0x1c0>)
 8007108:	681b      	ldr	r3, [r3, #0]
 800710a:	f023 0207 	bic.w	r2, r3, #7
 800710e:	4965      	ldr	r1, [pc, #404]	; (80072a4 <HAL_RCC_ClockConfig+0x1c0>)
 8007110:	683b      	ldr	r3, [r7, #0]
 8007112:	4313      	orrs	r3, r2
 8007114:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8007116:	4b63      	ldr	r3, [pc, #396]	; (80072a4 <HAL_RCC_ClockConfig+0x1c0>)
 8007118:	681b      	ldr	r3, [r3, #0]
 800711a:	f003 0307 	and.w	r3, r3, #7
 800711e:	683a      	ldr	r2, [r7, #0]
 8007120:	429a      	cmp	r2, r3
 8007122:	d001      	beq.n	8007128 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8007124:	2301      	movs	r3, #1
 8007126:	e0b8      	b.n	800729a <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8007128:	687b      	ldr	r3, [r7, #4]
 800712a:	681b      	ldr	r3, [r3, #0]
 800712c:	f003 0302 	and.w	r3, r3, #2
 8007130:	2b00      	cmp	r3, #0
 8007132:	d020      	beq.n	8007176 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007134:	687b      	ldr	r3, [r7, #4]
 8007136:	681b      	ldr	r3, [r3, #0]
 8007138:	f003 0304 	and.w	r3, r3, #4
 800713c:	2b00      	cmp	r3, #0
 800713e:	d005      	beq.n	800714c <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8007140:	4b59      	ldr	r3, [pc, #356]	; (80072a8 <HAL_RCC_ClockConfig+0x1c4>)
 8007142:	685b      	ldr	r3, [r3, #4]
 8007144:	4a58      	ldr	r2, [pc, #352]	; (80072a8 <HAL_RCC_ClockConfig+0x1c4>)
 8007146:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 800714a:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800714c:	687b      	ldr	r3, [r7, #4]
 800714e:	681b      	ldr	r3, [r3, #0]
 8007150:	f003 0308 	and.w	r3, r3, #8
 8007154:	2b00      	cmp	r3, #0
 8007156:	d005      	beq.n	8007164 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8007158:	4b53      	ldr	r3, [pc, #332]	; (80072a8 <HAL_RCC_ClockConfig+0x1c4>)
 800715a:	685b      	ldr	r3, [r3, #4]
 800715c:	4a52      	ldr	r2, [pc, #328]	; (80072a8 <HAL_RCC_ClockConfig+0x1c4>)
 800715e:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8007162:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8007164:	4b50      	ldr	r3, [pc, #320]	; (80072a8 <HAL_RCC_ClockConfig+0x1c4>)
 8007166:	685b      	ldr	r3, [r3, #4]
 8007168:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800716c:	687b      	ldr	r3, [r7, #4]
 800716e:	689b      	ldr	r3, [r3, #8]
 8007170:	494d      	ldr	r1, [pc, #308]	; (80072a8 <HAL_RCC_ClockConfig+0x1c4>)
 8007172:	4313      	orrs	r3, r2
 8007174:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8007176:	687b      	ldr	r3, [r7, #4]
 8007178:	681b      	ldr	r3, [r3, #0]
 800717a:	f003 0301 	and.w	r3, r3, #1
 800717e:	2b00      	cmp	r3, #0
 8007180:	d040      	beq.n	8007204 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8007182:	687b      	ldr	r3, [r7, #4]
 8007184:	685b      	ldr	r3, [r3, #4]
 8007186:	2b01      	cmp	r3, #1
 8007188:	d107      	bne.n	800719a <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800718a:	4b47      	ldr	r3, [pc, #284]	; (80072a8 <HAL_RCC_ClockConfig+0x1c4>)
 800718c:	681b      	ldr	r3, [r3, #0]
 800718e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007192:	2b00      	cmp	r3, #0
 8007194:	d115      	bne.n	80071c2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8007196:	2301      	movs	r3, #1
 8007198:	e07f      	b.n	800729a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800719a:	687b      	ldr	r3, [r7, #4]
 800719c:	685b      	ldr	r3, [r3, #4]
 800719e:	2b02      	cmp	r3, #2
 80071a0:	d107      	bne.n	80071b2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80071a2:	4b41      	ldr	r3, [pc, #260]	; (80072a8 <HAL_RCC_ClockConfig+0x1c4>)
 80071a4:	681b      	ldr	r3, [r3, #0]
 80071a6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80071aa:	2b00      	cmp	r3, #0
 80071ac:	d109      	bne.n	80071c2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80071ae:	2301      	movs	r3, #1
 80071b0:	e073      	b.n	800729a <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80071b2:	4b3d      	ldr	r3, [pc, #244]	; (80072a8 <HAL_RCC_ClockConfig+0x1c4>)
 80071b4:	681b      	ldr	r3, [r3, #0]
 80071b6:	f003 0302 	and.w	r3, r3, #2
 80071ba:	2b00      	cmp	r3, #0
 80071bc:	d101      	bne.n	80071c2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80071be:	2301      	movs	r3, #1
 80071c0:	e06b      	b.n	800729a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80071c2:	4b39      	ldr	r3, [pc, #228]	; (80072a8 <HAL_RCC_ClockConfig+0x1c4>)
 80071c4:	685b      	ldr	r3, [r3, #4]
 80071c6:	f023 0203 	bic.w	r2, r3, #3
 80071ca:	687b      	ldr	r3, [r7, #4]
 80071cc:	685b      	ldr	r3, [r3, #4]
 80071ce:	4936      	ldr	r1, [pc, #216]	; (80072a8 <HAL_RCC_ClockConfig+0x1c4>)
 80071d0:	4313      	orrs	r3, r2
 80071d2:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80071d4:	f7fc f996 	bl	8003504 <HAL_GetTick>
 80071d8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80071da:	e00a      	b.n	80071f2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80071dc:	f7fc f992 	bl	8003504 <HAL_GetTick>
 80071e0:	4602      	mov	r2, r0
 80071e2:	68fb      	ldr	r3, [r7, #12]
 80071e4:	1ad3      	subs	r3, r2, r3
 80071e6:	f241 3288 	movw	r2, #5000	; 0x1388
 80071ea:	4293      	cmp	r3, r2
 80071ec:	d901      	bls.n	80071f2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80071ee:	2303      	movs	r3, #3
 80071f0:	e053      	b.n	800729a <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80071f2:	4b2d      	ldr	r3, [pc, #180]	; (80072a8 <HAL_RCC_ClockConfig+0x1c4>)
 80071f4:	685b      	ldr	r3, [r3, #4]
 80071f6:	f003 020c 	and.w	r2, r3, #12
 80071fa:	687b      	ldr	r3, [r7, #4]
 80071fc:	685b      	ldr	r3, [r3, #4]
 80071fe:	009b      	lsls	r3, r3, #2
 8007200:	429a      	cmp	r2, r3
 8007202:	d1eb      	bne.n	80071dc <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8007204:	4b27      	ldr	r3, [pc, #156]	; (80072a4 <HAL_RCC_ClockConfig+0x1c0>)
 8007206:	681b      	ldr	r3, [r3, #0]
 8007208:	f003 0307 	and.w	r3, r3, #7
 800720c:	683a      	ldr	r2, [r7, #0]
 800720e:	429a      	cmp	r2, r3
 8007210:	d210      	bcs.n	8007234 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007212:	4b24      	ldr	r3, [pc, #144]	; (80072a4 <HAL_RCC_ClockConfig+0x1c0>)
 8007214:	681b      	ldr	r3, [r3, #0]
 8007216:	f023 0207 	bic.w	r2, r3, #7
 800721a:	4922      	ldr	r1, [pc, #136]	; (80072a4 <HAL_RCC_ClockConfig+0x1c0>)
 800721c:	683b      	ldr	r3, [r7, #0]
 800721e:	4313      	orrs	r3, r2
 8007220:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8007222:	4b20      	ldr	r3, [pc, #128]	; (80072a4 <HAL_RCC_ClockConfig+0x1c0>)
 8007224:	681b      	ldr	r3, [r3, #0]
 8007226:	f003 0307 	and.w	r3, r3, #7
 800722a:	683a      	ldr	r2, [r7, #0]
 800722c:	429a      	cmp	r2, r3
 800722e:	d001      	beq.n	8007234 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8007230:	2301      	movs	r3, #1
 8007232:	e032      	b.n	800729a <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007234:	687b      	ldr	r3, [r7, #4]
 8007236:	681b      	ldr	r3, [r3, #0]
 8007238:	f003 0304 	and.w	r3, r3, #4
 800723c:	2b00      	cmp	r3, #0
 800723e:	d008      	beq.n	8007252 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8007240:	4b19      	ldr	r3, [pc, #100]	; (80072a8 <HAL_RCC_ClockConfig+0x1c4>)
 8007242:	685b      	ldr	r3, [r3, #4]
 8007244:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8007248:	687b      	ldr	r3, [r7, #4]
 800724a:	68db      	ldr	r3, [r3, #12]
 800724c:	4916      	ldr	r1, [pc, #88]	; (80072a8 <HAL_RCC_ClockConfig+0x1c4>)
 800724e:	4313      	orrs	r3, r2
 8007250:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007252:	687b      	ldr	r3, [r7, #4]
 8007254:	681b      	ldr	r3, [r3, #0]
 8007256:	f003 0308 	and.w	r3, r3, #8
 800725a:	2b00      	cmp	r3, #0
 800725c:	d009      	beq.n	8007272 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800725e:	4b12      	ldr	r3, [pc, #72]	; (80072a8 <HAL_RCC_ClockConfig+0x1c4>)
 8007260:	685b      	ldr	r3, [r3, #4]
 8007262:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8007266:	687b      	ldr	r3, [r7, #4]
 8007268:	691b      	ldr	r3, [r3, #16]
 800726a:	00db      	lsls	r3, r3, #3
 800726c:	490e      	ldr	r1, [pc, #56]	; (80072a8 <HAL_RCC_ClockConfig+0x1c4>)
 800726e:	4313      	orrs	r3, r2
 8007270:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8007272:	f000 f821 	bl	80072b8 <HAL_RCC_GetSysClockFreq>
 8007276:	4602      	mov	r2, r0
 8007278:	4b0b      	ldr	r3, [pc, #44]	; (80072a8 <HAL_RCC_ClockConfig+0x1c4>)
 800727a:	685b      	ldr	r3, [r3, #4]
 800727c:	091b      	lsrs	r3, r3, #4
 800727e:	f003 030f 	and.w	r3, r3, #15
 8007282:	490a      	ldr	r1, [pc, #40]	; (80072ac <HAL_RCC_ClockConfig+0x1c8>)
 8007284:	5ccb      	ldrb	r3, [r1, r3]
 8007286:	fa22 f303 	lsr.w	r3, r2, r3
 800728a:	4a09      	ldr	r2, [pc, #36]	; (80072b0 <HAL_RCC_ClockConfig+0x1cc>)
 800728c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800728e:	4b09      	ldr	r3, [pc, #36]	; (80072b4 <HAL_RCC_ClockConfig+0x1d0>)
 8007290:	681b      	ldr	r3, [r3, #0]
 8007292:	4618      	mov	r0, r3
 8007294:	f7fc f8f4 	bl	8003480 <HAL_InitTick>

  return HAL_OK;
 8007298:	2300      	movs	r3, #0
}
 800729a:	4618      	mov	r0, r3
 800729c:	3710      	adds	r7, #16
 800729e:	46bd      	mov	sp, r7
 80072a0:	bd80      	pop	{r7, pc}
 80072a2:	bf00      	nop
 80072a4:	40022000 	.word	0x40022000
 80072a8:	40021000 	.word	0x40021000
 80072ac:	080201a8 	.word	0x080201a8
 80072b0:	2000d68c 	.word	0x2000d68c
 80072b4:	2000d690 	.word	0x2000d690

080072b8 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80072b8:	b480      	push	{r7}
 80072ba:	b087      	sub	sp, #28
 80072bc:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80072be:	2300      	movs	r3, #0
 80072c0:	60fb      	str	r3, [r7, #12]
 80072c2:	2300      	movs	r3, #0
 80072c4:	60bb      	str	r3, [r7, #8]
 80072c6:	2300      	movs	r3, #0
 80072c8:	617b      	str	r3, [r7, #20]
 80072ca:	2300      	movs	r3, #0
 80072cc:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 80072ce:	2300      	movs	r3, #0
 80072d0:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80072d2:	4b1e      	ldr	r3, [pc, #120]	; (800734c <HAL_RCC_GetSysClockFreq+0x94>)
 80072d4:	685b      	ldr	r3, [r3, #4]
 80072d6:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80072d8:	68fb      	ldr	r3, [r7, #12]
 80072da:	f003 030c 	and.w	r3, r3, #12
 80072de:	2b04      	cmp	r3, #4
 80072e0:	d002      	beq.n	80072e8 <HAL_RCC_GetSysClockFreq+0x30>
 80072e2:	2b08      	cmp	r3, #8
 80072e4:	d003      	beq.n	80072ee <HAL_RCC_GetSysClockFreq+0x36>
 80072e6:	e027      	b.n	8007338 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80072e8:	4b19      	ldr	r3, [pc, #100]	; (8007350 <HAL_RCC_GetSysClockFreq+0x98>)
 80072ea:	613b      	str	r3, [r7, #16]
      break;
 80072ec:	e027      	b.n	800733e <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80072ee:	68fb      	ldr	r3, [r7, #12]
 80072f0:	0c9b      	lsrs	r3, r3, #18
 80072f2:	f003 030f 	and.w	r3, r3, #15
 80072f6:	4a17      	ldr	r2, [pc, #92]	; (8007354 <HAL_RCC_GetSysClockFreq+0x9c>)
 80072f8:	5cd3      	ldrb	r3, [r2, r3]
 80072fa:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80072fc:	68fb      	ldr	r3, [r7, #12]
 80072fe:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8007302:	2b00      	cmp	r3, #0
 8007304:	d010      	beq.n	8007328 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8007306:	4b11      	ldr	r3, [pc, #68]	; (800734c <HAL_RCC_GetSysClockFreq+0x94>)
 8007308:	685b      	ldr	r3, [r3, #4]
 800730a:	0c5b      	lsrs	r3, r3, #17
 800730c:	f003 0301 	and.w	r3, r3, #1
 8007310:	4a11      	ldr	r2, [pc, #68]	; (8007358 <HAL_RCC_GetSysClockFreq+0xa0>)
 8007312:	5cd3      	ldrb	r3, [r2, r3]
 8007314:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8007316:	687b      	ldr	r3, [r7, #4]
 8007318:	4a0d      	ldr	r2, [pc, #52]	; (8007350 <HAL_RCC_GetSysClockFreq+0x98>)
 800731a:	fb03 f202 	mul.w	r2, r3, r2
 800731e:	68bb      	ldr	r3, [r7, #8]
 8007320:	fbb2 f3f3 	udiv	r3, r2, r3
 8007324:	617b      	str	r3, [r7, #20]
 8007326:	e004      	b.n	8007332 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8007328:	687b      	ldr	r3, [r7, #4]
 800732a:	4a0c      	ldr	r2, [pc, #48]	; (800735c <HAL_RCC_GetSysClockFreq+0xa4>)
 800732c:	fb02 f303 	mul.w	r3, r2, r3
 8007330:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8007332:	697b      	ldr	r3, [r7, #20]
 8007334:	613b      	str	r3, [r7, #16]
      break;
 8007336:	e002      	b.n	800733e <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8007338:	4b05      	ldr	r3, [pc, #20]	; (8007350 <HAL_RCC_GetSysClockFreq+0x98>)
 800733a:	613b      	str	r3, [r7, #16]
      break;
 800733c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800733e:	693b      	ldr	r3, [r7, #16]
}
 8007340:	4618      	mov	r0, r3
 8007342:	371c      	adds	r7, #28
 8007344:	46bd      	mov	sp, r7
 8007346:	bc80      	pop	{r7}
 8007348:	4770      	bx	lr
 800734a:	bf00      	nop
 800734c:	40021000 	.word	0x40021000
 8007350:	007a1200 	.word	0x007a1200
 8007354:	080201c0 	.word	0x080201c0
 8007358:	080201d0 	.word	0x080201d0
 800735c:	003d0900 	.word	0x003d0900

08007360 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8007360:	b480      	push	{r7}
 8007362:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8007364:	4b02      	ldr	r3, [pc, #8]	; (8007370 <HAL_RCC_GetHCLKFreq+0x10>)
 8007366:	681b      	ldr	r3, [r3, #0]
}
 8007368:	4618      	mov	r0, r3
 800736a:	46bd      	mov	sp, r7
 800736c:	bc80      	pop	{r7}
 800736e:	4770      	bx	lr
 8007370:	2000d68c 	.word	0x2000d68c

08007374 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8007374:	b580      	push	{r7, lr}
 8007376:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8007378:	f7ff fff2 	bl	8007360 <HAL_RCC_GetHCLKFreq>
 800737c:	4602      	mov	r2, r0
 800737e:	4b05      	ldr	r3, [pc, #20]	; (8007394 <HAL_RCC_GetPCLK1Freq+0x20>)
 8007380:	685b      	ldr	r3, [r3, #4]
 8007382:	0a1b      	lsrs	r3, r3, #8
 8007384:	f003 0307 	and.w	r3, r3, #7
 8007388:	4903      	ldr	r1, [pc, #12]	; (8007398 <HAL_RCC_GetPCLK1Freq+0x24>)
 800738a:	5ccb      	ldrb	r3, [r1, r3]
 800738c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8007390:	4618      	mov	r0, r3
 8007392:	bd80      	pop	{r7, pc}
 8007394:	40021000 	.word	0x40021000
 8007398:	080201b8 	.word	0x080201b8

0800739c <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 800739c:	b480      	push	{r7}
 800739e:	b085      	sub	sp, #20
 80073a0:	af00      	add	r7, sp, #0
 80073a2:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80073a4:	4b0a      	ldr	r3, [pc, #40]	; (80073d0 <RCC_Delay+0x34>)
 80073a6:	681b      	ldr	r3, [r3, #0]
 80073a8:	4a0a      	ldr	r2, [pc, #40]	; (80073d4 <RCC_Delay+0x38>)
 80073aa:	fba2 2303 	umull	r2, r3, r2, r3
 80073ae:	0a5b      	lsrs	r3, r3, #9
 80073b0:	687a      	ldr	r2, [r7, #4]
 80073b2:	fb02 f303 	mul.w	r3, r2, r3
 80073b6:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 80073b8:	bf00      	nop
  }
  while (Delay --);
 80073ba:	68fb      	ldr	r3, [r7, #12]
 80073bc:	1e5a      	subs	r2, r3, #1
 80073be:	60fa      	str	r2, [r7, #12]
 80073c0:	2b00      	cmp	r3, #0
 80073c2:	d1f9      	bne.n	80073b8 <RCC_Delay+0x1c>
}
 80073c4:	bf00      	nop
 80073c6:	bf00      	nop
 80073c8:	3714      	adds	r7, #20
 80073ca:	46bd      	mov	sp, r7
 80073cc:	bc80      	pop	{r7}
 80073ce:	4770      	bx	lr
 80073d0:	2000d68c 	.word	0x2000d68c
 80073d4:	10624dd3 	.word	0x10624dd3

080073d8 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80073d8:	b580      	push	{r7, lr}
 80073da:	b086      	sub	sp, #24
 80073dc:	af00      	add	r7, sp, #0
 80073de:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 80073e0:	2300      	movs	r3, #0
 80073e2:	613b      	str	r3, [r7, #16]
 80073e4:	2300      	movs	r3, #0
 80073e6:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 80073e8:	687b      	ldr	r3, [r7, #4]
 80073ea:	681b      	ldr	r3, [r3, #0]
 80073ec:	f003 0301 	and.w	r3, r3, #1
 80073f0:	2b00      	cmp	r3, #0
 80073f2:	d07d      	beq.n	80074f0 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus pwrclkchanged = RESET;
 80073f4:	2300      	movs	r3, #0
 80073f6:	75fb      	strb	r3, [r7, #23]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80073f8:	4b4f      	ldr	r3, [pc, #316]	; (8007538 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80073fa:	69db      	ldr	r3, [r3, #28]
 80073fc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007400:	2b00      	cmp	r3, #0
 8007402:	d10d      	bne.n	8007420 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8007404:	4b4c      	ldr	r3, [pc, #304]	; (8007538 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8007406:	69db      	ldr	r3, [r3, #28]
 8007408:	4a4b      	ldr	r2, [pc, #300]	; (8007538 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800740a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800740e:	61d3      	str	r3, [r2, #28]
 8007410:	4b49      	ldr	r3, [pc, #292]	; (8007538 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8007412:	69db      	ldr	r3, [r3, #28]
 8007414:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007418:	60bb      	str	r3, [r7, #8]
 800741a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800741c:	2301      	movs	r3, #1
 800741e:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007420:	4b46      	ldr	r3, [pc, #280]	; (800753c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8007422:	681b      	ldr	r3, [r3, #0]
 8007424:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007428:	2b00      	cmp	r3, #0
 800742a:	d118      	bne.n	800745e <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800742c:	4b43      	ldr	r3, [pc, #268]	; (800753c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800742e:	681b      	ldr	r3, [r3, #0]
 8007430:	4a42      	ldr	r2, [pc, #264]	; (800753c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8007432:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8007436:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8007438:	f7fc f864 	bl	8003504 <HAL_GetTick>
 800743c:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800743e:	e008      	b.n	8007452 <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8007440:	f7fc f860 	bl	8003504 <HAL_GetTick>
 8007444:	4602      	mov	r2, r0
 8007446:	693b      	ldr	r3, [r7, #16]
 8007448:	1ad3      	subs	r3, r2, r3
 800744a:	2b64      	cmp	r3, #100	; 0x64
 800744c:	d901      	bls.n	8007452 <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 800744e:	2303      	movs	r3, #3
 8007450:	e06d      	b.n	800752e <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007452:	4b3a      	ldr	r3, [pc, #232]	; (800753c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8007454:	681b      	ldr	r3, [r3, #0]
 8007456:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800745a:	2b00      	cmp	r3, #0
 800745c:	d0f0      	beq.n	8007440 <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800745e:	4b36      	ldr	r3, [pc, #216]	; (8007538 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8007460:	6a1b      	ldr	r3, [r3, #32]
 8007462:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007466:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8007468:	68fb      	ldr	r3, [r7, #12]
 800746a:	2b00      	cmp	r3, #0
 800746c:	d02e      	beq.n	80074cc <HAL_RCCEx_PeriphCLKConfig+0xf4>
 800746e:	687b      	ldr	r3, [r7, #4]
 8007470:	685b      	ldr	r3, [r3, #4]
 8007472:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007476:	68fa      	ldr	r2, [r7, #12]
 8007478:	429a      	cmp	r2, r3
 800747a:	d027      	beq.n	80074cc <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800747c:	4b2e      	ldr	r3, [pc, #184]	; (8007538 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800747e:	6a1b      	ldr	r3, [r3, #32]
 8007480:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007484:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8007486:	4b2e      	ldr	r3, [pc, #184]	; (8007540 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8007488:	2201      	movs	r2, #1
 800748a:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 800748c:	4b2c      	ldr	r3, [pc, #176]	; (8007540 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 800748e:	2200      	movs	r2, #0
 8007490:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8007492:	4a29      	ldr	r2, [pc, #164]	; (8007538 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8007494:	68fb      	ldr	r3, [r7, #12]
 8007496:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8007498:	68fb      	ldr	r3, [r7, #12]
 800749a:	f003 0301 	and.w	r3, r3, #1
 800749e:	2b00      	cmp	r3, #0
 80074a0:	d014      	beq.n	80074cc <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80074a2:	f7fc f82f 	bl	8003504 <HAL_GetTick>
 80074a6:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80074a8:	e00a      	b.n	80074c0 <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80074aa:	f7fc f82b 	bl	8003504 <HAL_GetTick>
 80074ae:	4602      	mov	r2, r0
 80074b0:	693b      	ldr	r3, [r7, #16]
 80074b2:	1ad3      	subs	r3, r2, r3
 80074b4:	f241 3288 	movw	r2, #5000	; 0x1388
 80074b8:	4293      	cmp	r3, r2
 80074ba:	d901      	bls.n	80074c0 <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 80074bc:	2303      	movs	r3, #3
 80074be:	e036      	b.n	800752e <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80074c0:	4b1d      	ldr	r3, [pc, #116]	; (8007538 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80074c2:	6a1b      	ldr	r3, [r3, #32]
 80074c4:	f003 0302 	and.w	r3, r3, #2
 80074c8:	2b00      	cmp	r3, #0
 80074ca:	d0ee      	beq.n	80074aa <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80074cc:	4b1a      	ldr	r3, [pc, #104]	; (8007538 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80074ce:	6a1b      	ldr	r3, [r3, #32]
 80074d0:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80074d4:	687b      	ldr	r3, [r7, #4]
 80074d6:	685b      	ldr	r3, [r3, #4]
 80074d8:	4917      	ldr	r1, [pc, #92]	; (8007538 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80074da:	4313      	orrs	r3, r2
 80074dc:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80074de:	7dfb      	ldrb	r3, [r7, #23]
 80074e0:	2b01      	cmp	r3, #1
 80074e2:	d105      	bne.n	80074f0 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80074e4:	4b14      	ldr	r3, [pc, #80]	; (8007538 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80074e6:	69db      	ldr	r3, [r3, #28]
 80074e8:	4a13      	ldr	r2, [pc, #76]	; (8007538 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80074ea:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80074ee:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80074f0:	687b      	ldr	r3, [r7, #4]
 80074f2:	681b      	ldr	r3, [r3, #0]
 80074f4:	f003 0302 	and.w	r3, r3, #2
 80074f8:	2b00      	cmp	r3, #0
 80074fa:	d008      	beq.n	800750e <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80074fc:	4b0e      	ldr	r3, [pc, #56]	; (8007538 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80074fe:	685b      	ldr	r3, [r3, #4]
 8007500:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8007504:	687b      	ldr	r3, [r7, #4]
 8007506:	689b      	ldr	r3, [r3, #8]
 8007508:	490b      	ldr	r1, [pc, #44]	; (8007538 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800750a:	4313      	orrs	r3, r2
 800750c:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 800750e:	687b      	ldr	r3, [r7, #4]
 8007510:	681b      	ldr	r3, [r3, #0]
 8007512:	f003 0310 	and.w	r3, r3, #16
 8007516:	2b00      	cmp	r3, #0
 8007518:	d008      	beq.n	800752c <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800751a:	4b07      	ldr	r3, [pc, #28]	; (8007538 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800751c:	685b      	ldr	r3, [r3, #4]
 800751e:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8007522:	687b      	ldr	r3, [r7, #4]
 8007524:	695b      	ldr	r3, [r3, #20]
 8007526:	4904      	ldr	r1, [pc, #16]	; (8007538 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8007528:	4313      	orrs	r3, r2
 800752a:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 800752c:	2300      	movs	r3, #0
}
 800752e:	4618      	mov	r0, r3
 8007530:	3718      	adds	r7, #24
 8007532:	46bd      	mov	sp, r7
 8007534:	bd80      	pop	{r7, pc}
 8007536:	bf00      	nop
 8007538:	40021000 	.word	0x40021000
 800753c:	40007000 	.word	0x40007000
 8007540:	42420440 	.word	0x42420440

08007544 <HAL_SD_Init>:
            SD_HandleTypeDef and create the associated handle.
  * @param  hsd: Pointer to the SD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_Init(SD_HandleTypeDef *hsd)
{
 8007544:	b580      	push	{r7, lr}
 8007546:	b082      	sub	sp, #8
 8007548:	af00      	add	r7, sp, #0
 800754a:	6078      	str	r0, [r7, #4]
  /* Check the SD handle allocation */
  if(hsd == NULL)
 800754c:	687b      	ldr	r3, [r7, #4]
 800754e:	2b00      	cmp	r3, #0
 8007550:	d101      	bne.n	8007556 <HAL_SD_Init+0x12>
  {
    return HAL_ERROR;
 8007552:	2301      	movs	r3, #1
 8007554:	e022      	b.n	800759c <HAL_SD_Init+0x58>
  assert_param(IS_SDIO_CLOCK_POWER_SAVE(hsd->Init.ClockPowerSave));
  assert_param(IS_SDIO_BUS_WIDE(hsd->Init.BusWide));
  assert_param(IS_SDIO_HARDWARE_FLOW_CONTROL(hsd->Init.HardwareFlowControl));
  assert_param(IS_SDIO_CLKDIV(hsd->Init.ClockDiv));

  if(hsd->State == HAL_SD_STATE_RESET)
 8007556:	687b      	ldr	r3, [r7, #4]
 8007558:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800755c:	b2db      	uxtb	r3, r3
 800755e:	2b00      	cmp	r3, #0
 8007560:	d105      	bne.n	800756e <HAL_SD_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    hsd->Lock = HAL_UNLOCKED;
 8007562:	687b      	ldr	r3, [r7, #4]
 8007564:	2200      	movs	r2, #0
 8007566:	771a      	strb	r2, [r3, #28]

    /* Init the low level hardware */
    hsd->MspInitCallback(hsd);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_SD_MspInit(hsd);
 8007568:	6878      	ldr	r0, [r7, #4]
 800756a:	f7fb fd0d 	bl	8002f88 <HAL_SD_MspInit>
#endif /* USE_HAL_SD_REGISTER_CALLBACKS */
  }

  hsd->State = HAL_SD_STATE_BUSY;
 800756e:	687b      	ldr	r3, [r7, #4]
 8007570:	2203      	movs	r2, #3
 8007572:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Initialize the Card parameters */
  if (HAL_SD_InitCard(hsd) != HAL_OK)
 8007576:	6878      	ldr	r0, [r7, #4]
 8007578:	f000 f814 	bl	80075a4 <HAL_SD_InitCard>
 800757c:	4603      	mov	r3, r0
 800757e:	2b00      	cmp	r3, #0
 8007580:	d001      	beq.n	8007586 <HAL_SD_Init+0x42>
  {
    return HAL_ERROR;
 8007582:	2301      	movs	r3, #1
 8007584:	e00a      	b.n	800759c <HAL_SD_Init+0x58>
  }

  /* Initialize the error code */
  hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8007586:	687b      	ldr	r3, [r7, #4]
 8007588:	2200      	movs	r2, #0
 800758a:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the SD operation */
  hsd->Context = SD_CONTEXT_NONE;
 800758c:	687b      	ldr	r3, [r7, #4]
 800758e:	2200      	movs	r2, #0
 8007590:	631a      	str	r2, [r3, #48]	; 0x30

  /* Initialize the SD state */
  hsd->State = HAL_SD_STATE_READY;
 8007592:	687b      	ldr	r3, [r7, #4]
 8007594:	2201      	movs	r2, #1
 8007596:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  return HAL_OK;
 800759a:	2300      	movs	r3, #0
}
 800759c:	4618      	mov	r0, r3
 800759e:	3708      	adds	r7, #8
 80075a0:	46bd      	mov	sp, r7
 80075a2:	bd80      	pop	{r7, pc}

080075a4 <HAL_SD_InitCard>:
  * @note   This function initializes the SD card. It could be used when a card
            re-initialization is needed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_InitCard(SD_HandleTypeDef *hsd)
{
 80075a4:	b5b0      	push	{r4, r5, r7, lr}
 80075a6:	b08e      	sub	sp, #56	; 0x38
 80075a8:	af04      	add	r7, sp, #16
 80075aa:	6078      	str	r0, [r7, #4]
  uint32_t errorstate;
  HAL_StatusTypeDef status;
  SD_InitTypeDef Init;
  
  /* Default SDIO peripheral configuration for SD card initialization */
  Init.ClockEdge           = SDIO_CLOCK_EDGE_RISING;
 80075ac:	2300      	movs	r3, #0
 80075ae:	60bb      	str	r3, [r7, #8]
  Init.ClockBypass         = SDIO_CLOCK_BYPASS_DISABLE;
 80075b0:	2300      	movs	r3, #0
 80075b2:	60fb      	str	r3, [r7, #12]
  Init.ClockPowerSave      = SDIO_CLOCK_POWER_SAVE_DISABLE;
 80075b4:	2300      	movs	r3, #0
 80075b6:	613b      	str	r3, [r7, #16]
  Init.BusWide             = SDIO_BUS_WIDE_1B;
 80075b8:	2300      	movs	r3, #0
 80075ba:	617b      	str	r3, [r7, #20]
  Init.HardwareFlowControl = SDIO_HARDWARE_FLOW_CONTROL_DISABLE;
 80075bc:	2300      	movs	r3, #0
 80075be:	61bb      	str	r3, [r7, #24]
  Init.ClockDiv            = SDIO_INIT_CLK_DIV;
 80075c0:	2376      	movs	r3, #118	; 0x76
 80075c2:	61fb      	str	r3, [r7, #28]

  /* Initialize SDIO peripheral interface with default configuration */
  status = SDIO_Init(hsd->Instance, Init);
 80075c4:	687b      	ldr	r3, [r7, #4]
 80075c6:	681d      	ldr	r5, [r3, #0]
 80075c8:	466c      	mov	r4, sp
 80075ca:	f107 0314 	add.w	r3, r7, #20
 80075ce:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 80075d2:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 80075d6:	f107 0308 	add.w	r3, r7, #8
 80075da:	cb0e      	ldmia	r3, {r1, r2, r3}
 80075dc:	4628      	mov	r0, r5
 80075de:	f002 f92d 	bl	800983c <SDIO_Init>
 80075e2:	4603      	mov	r3, r0
 80075e4:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  if(status != HAL_OK)
 80075e8:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80075ec:	2b00      	cmp	r3, #0
 80075ee:	d001      	beq.n	80075f4 <HAL_SD_InitCard+0x50>
  {
    return HAL_ERROR;
 80075f0:	2301      	movs	r3, #1
 80075f2:	e04f      	b.n	8007694 <HAL_SD_InitCard+0xf0>
  }

  /* Disable SDIO Clock */
  __HAL_SD_DISABLE(hsd);
 80075f4:	4b29      	ldr	r3, [pc, #164]	; (800769c <HAL_SD_InitCard+0xf8>)
 80075f6:	2200      	movs	r2, #0
 80075f8:	601a      	str	r2, [r3, #0]

  /* Set Power State to ON */
  (void)SDIO_PowerState_ON(hsd->Instance);
 80075fa:	687b      	ldr	r3, [r7, #4]
 80075fc:	681b      	ldr	r3, [r3, #0]
 80075fe:	4618      	mov	r0, r3
 8007600:	f002 f962 	bl	80098c8 <SDIO_PowerState_ON>

  /* Enable SDIO Clock */
  __HAL_SD_ENABLE(hsd);
 8007604:	4b25      	ldr	r3, [pc, #148]	; (800769c <HAL_SD_InitCard+0xf8>)
 8007606:	2201      	movs	r2, #1
 8007608:	601a      	str	r2, [r3, #0]

  /* Required power up waiting time before starting the SD initialization  sequence */
  HAL_Delay(2);
 800760a:	2002      	movs	r0, #2
 800760c:	f7fb ff84 	bl	8003518 <HAL_Delay>

  /* Identify card operating voltage */
  errorstate = SD_PowerON(hsd);
 8007610:	6878      	ldr	r0, [r7, #4]
 8007612:	f000 ff03 	bl	800841c <SD_PowerON>
 8007616:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 8007618:	6a3b      	ldr	r3, [r7, #32]
 800761a:	2b00      	cmp	r3, #0
 800761c:	d00b      	beq.n	8007636 <HAL_SD_InitCard+0x92>
  {
    hsd->State = HAL_SD_STATE_READY;
 800761e:	687b      	ldr	r3, [r7, #4]
 8007620:	2201      	movs	r2, #1
 8007622:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    hsd->ErrorCode |= errorstate;
 8007626:	687b      	ldr	r3, [r7, #4]
 8007628:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800762a:	6a3b      	ldr	r3, [r7, #32]
 800762c:	431a      	orrs	r2, r3
 800762e:	687b      	ldr	r3, [r7, #4]
 8007630:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 8007632:	2301      	movs	r3, #1
 8007634:	e02e      	b.n	8007694 <HAL_SD_InitCard+0xf0>
  }

  /* Card initialization */
  errorstate = SD_InitCard(hsd);
 8007636:	6878      	ldr	r0, [r7, #4]
 8007638:	f000 fe22 	bl	8008280 <SD_InitCard>
 800763c:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 800763e:	6a3b      	ldr	r3, [r7, #32]
 8007640:	2b00      	cmp	r3, #0
 8007642:	d00b      	beq.n	800765c <HAL_SD_InitCard+0xb8>
  {
    hsd->State = HAL_SD_STATE_READY;
 8007644:	687b      	ldr	r3, [r7, #4]
 8007646:	2201      	movs	r2, #1
 8007648:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    hsd->ErrorCode |= errorstate;
 800764c:	687b      	ldr	r3, [r7, #4]
 800764e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8007650:	6a3b      	ldr	r3, [r7, #32]
 8007652:	431a      	orrs	r2, r3
 8007654:	687b      	ldr	r3, [r7, #4]
 8007656:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 8007658:	2301      	movs	r3, #1
 800765a:	e01b      	b.n	8007694 <HAL_SD_InitCard+0xf0>
  }

  /* Set Block Size for Card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 800765c:	687b      	ldr	r3, [r7, #4]
 800765e:	681b      	ldr	r3, [r3, #0]
 8007660:	f44f 7100 	mov.w	r1, #512	; 0x200
 8007664:	4618      	mov	r0, r3
 8007666:	f002 f9bb 	bl	80099e0 <SDMMC_CmdBlockLength>
 800766a:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 800766c:	6a3b      	ldr	r3, [r7, #32]
 800766e:	2b00      	cmp	r3, #0
 8007670:	d00f      	beq.n	8007692 <HAL_SD_InitCard+0xee>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8007672:	687b      	ldr	r3, [r7, #4]
 8007674:	681b      	ldr	r3, [r3, #0]
 8007676:	4a0a      	ldr	r2, [pc, #40]	; (80076a0 <HAL_SD_InitCard+0xfc>)
 8007678:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->ErrorCode |= errorstate;
 800767a:	687b      	ldr	r3, [r7, #4]
 800767c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800767e:	6a3b      	ldr	r3, [r7, #32]
 8007680:	431a      	orrs	r2, r3
 8007682:	687b      	ldr	r3, [r7, #4]
 8007684:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->State = HAL_SD_STATE_READY;
 8007686:	687b      	ldr	r3, [r7, #4]
 8007688:	2201      	movs	r2, #1
 800768a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    return HAL_ERROR;
 800768e:	2301      	movs	r3, #1
 8007690:	e000      	b.n	8007694 <HAL_SD_InitCard+0xf0>
  }

  return HAL_OK;
 8007692:	2300      	movs	r3, #0
}
 8007694:	4618      	mov	r0, r3
 8007696:	3728      	adds	r7, #40	; 0x28
 8007698:	46bd      	mov	sp, r7
 800769a:	bdb0      	pop	{r4, r5, r7, pc}
 800769c:	423000a0 	.word	0x423000a0
 80076a0:	004005ff 	.word	0x004005ff

080076a4 <HAL_SD_ReadBlocks>:
  * @param  NumberOfBlocks: Number of SD blocks to read
  * @param  Timeout: Specify timeout value
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ReadBlocks(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd, uint32_t NumberOfBlocks, uint32_t Timeout)
{
 80076a4:	b580      	push	{r7, lr}
 80076a6:	b092      	sub	sp, #72	; 0x48
 80076a8:	af00      	add	r7, sp, #0
 80076aa:	60f8      	str	r0, [r7, #12]
 80076ac:	60b9      	str	r1, [r7, #8]
 80076ae:	607a      	str	r2, [r7, #4]
 80076b0:	603b      	str	r3, [r7, #0]
  SDIO_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 80076b2:	f7fb ff27 	bl	8003504 <HAL_GetTick>
 80076b6:	6338      	str	r0, [r7, #48]	; 0x30
  uint32_t count, data, dataremaining;
  uint32_t add = BlockAdd;
 80076b8:	687b      	ldr	r3, [r7, #4]
 80076ba:	63bb      	str	r3, [r7, #56]	; 0x38
  uint8_t *tempbuff = pData;
 80076bc:	68bb      	ldr	r3, [r7, #8]
 80076be:	637b      	str	r3, [r7, #52]	; 0x34

  if(NULL == pData)
 80076c0:	68bb      	ldr	r3, [r7, #8]
 80076c2:	2b00      	cmp	r3, #0
 80076c4:	d107      	bne.n	80076d6 <HAL_SD_ReadBlocks+0x32>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 80076c6:	68fb      	ldr	r3, [r7, #12]
 80076c8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80076ca:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 80076ce:	68fb      	ldr	r3, [r7, #12]
 80076d0:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 80076d2:	2301      	movs	r3, #1
 80076d4:	e1bd      	b.n	8007a52 <HAL_SD_ReadBlocks+0x3ae>
  }

  if(hsd->State == HAL_SD_STATE_READY)
 80076d6:	68fb      	ldr	r3, [r7, #12]
 80076d8:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 80076dc:	b2db      	uxtb	r3, r3
 80076de:	2b01      	cmp	r3, #1
 80076e0:	f040 81b0 	bne.w	8007a44 <HAL_SD_ReadBlocks+0x3a0>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 80076e4:	68fb      	ldr	r3, [r7, #12]
 80076e6:	2200      	movs	r2, #0
 80076e8:	639a      	str	r2, [r3, #56]	; 0x38

    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 80076ea:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80076ec:	683b      	ldr	r3, [r7, #0]
 80076ee:	441a      	add	r2, r3
 80076f0:	68fb      	ldr	r3, [r7, #12]
 80076f2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80076f4:	429a      	cmp	r2, r3
 80076f6:	d907      	bls.n	8007708 <HAL_SD_ReadBlocks+0x64>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 80076f8:	68fb      	ldr	r3, [r7, #12]
 80076fa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80076fc:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 8007700:	68fb      	ldr	r3, [r7, #12]
 8007702:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_ERROR;
 8007704:	2301      	movs	r3, #1
 8007706:	e1a4      	b.n	8007a52 <HAL_SD_ReadBlocks+0x3ae>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 8007708:	68fb      	ldr	r3, [r7, #12]
 800770a:	2203      	movs	r2, #3
 800770c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 8007710:	68fb      	ldr	r3, [r7, #12]
 8007712:	681b      	ldr	r3, [r3, #0]
 8007714:	2200      	movs	r2, #0
 8007716:	62da      	str	r2, [r3, #44]	; 0x2c

    if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 8007718:	68fb      	ldr	r3, [r7, #12]
 800771a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800771c:	2b01      	cmp	r3, #1
 800771e:	d002      	beq.n	8007726 <HAL_SD_ReadBlocks+0x82>
    {
      add *= 512U;
 8007720:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007722:	025b      	lsls	r3, r3, #9
 8007724:	63bb      	str	r3, [r7, #56]	; 0x38
    }

    /* Configure the SD DPSM (Data Path State Machine) */
    config.DataTimeOut   = SDMMC_DATATIMEOUT;
 8007726:	f04f 33ff 	mov.w	r3, #4294967295
 800772a:	617b      	str	r3, [r7, #20]
    config.DataLength    = NumberOfBlocks * BLOCKSIZE;
 800772c:	683b      	ldr	r3, [r7, #0]
 800772e:	025b      	lsls	r3, r3, #9
 8007730:	61bb      	str	r3, [r7, #24]
    config.DataBlockSize = SDIO_DATABLOCK_SIZE_512B;
 8007732:	2390      	movs	r3, #144	; 0x90
 8007734:	61fb      	str	r3, [r7, #28]
    config.TransferDir   = SDIO_TRANSFER_DIR_TO_SDIO;
 8007736:	2302      	movs	r3, #2
 8007738:	623b      	str	r3, [r7, #32]
    config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 800773a:	2300      	movs	r3, #0
 800773c:	627b      	str	r3, [r7, #36]	; 0x24
    config.DPSM          = SDIO_DPSM_ENABLE;
 800773e:	2301      	movs	r3, #1
 8007740:	62bb      	str	r3, [r7, #40]	; 0x28
    (void)SDIO_ConfigData(hsd->Instance, &config);
 8007742:	68fb      	ldr	r3, [r7, #12]
 8007744:	681b      	ldr	r3, [r3, #0]
 8007746:	f107 0214 	add.w	r2, r7, #20
 800774a:	4611      	mov	r1, r2
 800774c:	4618      	mov	r0, r3
 800774e:	f002 f91c 	bl	800998a <SDIO_ConfigData>

    /* Read block(s) in polling mode */
    if(NumberOfBlocks > 1U)
 8007752:	683b      	ldr	r3, [r7, #0]
 8007754:	2b01      	cmp	r3, #1
 8007756:	d90a      	bls.n	800776e <HAL_SD_ReadBlocks+0xca>
    {
      hsd->Context = SD_CONTEXT_READ_MULTIPLE_BLOCK;
 8007758:	68fb      	ldr	r3, [r7, #12]
 800775a:	2202      	movs	r2, #2
 800775c:	631a      	str	r2, [r3, #48]	; 0x30

      /* Read Multi Block command */
      errorstate = SDMMC_CmdReadMultiBlock(hsd->Instance, add);
 800775e:	68fb      	ldr	r3, [r7, #12]
 8007760:	681b      	ldr	r3, [r3, #0]
 8007762:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8007764:	4618      	mov	r0, r3
 8007766:	f002 f97f 	bl	8009a68 <SDMMC_CmdReadMultiBlock>
 800776a:	6478      	str	r0, [r7, #68]	; 0x44
 800776c:	e009      	b.n	8007782 <HAL_SD_ReadBlocks+0xde>
    }
    else
    {
      hsd->Context = SD_CONTEXT_READ_SINGLE_BLOCK;
 800776e:	68fb      	ldr	r3, [r7, #12]
 8007770:	2201      	movs	r2, #1
 8007772:	631a      	str	r2, [r3, #48]	; 0x30

      /* Read Single Block command */
      errorstate = SDMMC_CmdReadSingleBlock(hsd->Instance, add);
 8007774:	68fb      	ldr	r3, [r7, #12]
 8007776:	681b      	ldr	r3, [r3, #0]
 8007778:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800777a:	4618      	mov	r0, r3
 800777c:	f002 f952 	bl	8009a24 <SDMMC_CmdReadSingleBlock>
 8007780:	6478      	str	r0, [r7, #68]	; 0x44
    }
    if(errorstate != HAL_SD_ERROR_NONE)
 8007782:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8007784:	2b00      	cmp	r3, #0
 8007786:	d012      	beq.n	80077ae <HAL_SD_ReadBlocks+0x10a>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8007788:	68fb      	ldr	r3, [r7, #12]
 800778a:	681b      	ldr	r3, [r3, #0]
 800778c:	4a7a      	ldr	r2, [pc, #488]	; (8007978 <HAL_SD_ReadBlocks+0x2d4>)
 800778e:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= errorstate;
 8007790:	68fb      	ldr	r3, [r7, #12]
 8007792:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8007794:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8007796:	431a      	orrs	r2, r3
 8007798:	68fb      	ldr	r3, [r7, #12]
 800779a:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 800779c:	68fb      	ldr	r3, [r7, #12]
 800779e:	2201      	movs	r2, #1
 80077a0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 80077a4:	68fb      	ldr	r3, [r7, #12]
 80077a6:	2200      	movs	r2, #0
 80077a8:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 80077aa:	2301      	movs	r3, #1
 80077ac:	e151      	b.n	8007a52 <HAL_SD_ReadBlocks+0x3ae>
    }

    /* Poll on SDIO flags */
    dataremaining = config.DataLength;
 80077ae:	69bb      	ldr	r3, [r7, #24]
 80077b0:	63fb      	str	r3, [r7, #60]	; 0x3c
    while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DATAEND | SDIO_FLAG_STBITERR))
 80077b2:	e061      	b.n	8007878 <HAL_SD_ReadBlocks+0x1d4>
    {
      if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXFIFOHF) && (dataremaining > 0U))
 80077b4:	68fb      	ldr	r3, [r7, #12]
 80077b6:	681b      	ldr	r3, [r3, #0]
 80077b8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80077ba:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80077be:	2b00      	cmp	r3, #0
 80077c0:	d03c      	beq.n	800783c <HAL_SD_ReadBlocks+0x198>
 80077c2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80077c4:	2b00      	cmp	r3, #0
 80077c6:	d039      	beq.n	800783c <HAL_SD_ReadBlocks+0x198>
      {
        /* Read data from SDIO Rx FIFO */
        for(count = 0U; count < 8U; count++)
 80077c8:	2300      	movs	r3, #0
 80077ca:	643b      	str	r3, [r7, #64]	; 0x40
 80077cc:	e033      	b.n	8007836 <HAL_SD_ReadBlocks+0x192>
        {
          data = SDIO_ReadFIFO(hsd->Instance);
 80077ce:	68fb      	ldr	r3, [r7, #12]
 80077d0:	681b      	ldr	r3, [r3, #0]
 80077d2:	4618      	mov	r0, r3
 80077d4:	f002 f85c 	bl	8009890 <SDIO_ReadFIFO>
 80077d8:	62f8      	str	r0, [r7, #44]	; 0x2c
          *tempbuff = (uint8_t)(data & 0xFFU);
 80077da:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80077dc:	b2da      	uxtb	r2, r3
 80077de:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80077e0:	701a      	strb	r2, [r3, #0]
          tempbuff++;
 80077e2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80077e4:	3301      	adds	r3, #1
 80077e6:	637b      	str	r3, [r7, #52]	; 0x34
          dataremaining--;
 80077e8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80077ea:	3b01      	subs	r3, #1
 80077ec:	63fb      	str	r3, [r7, #60]	; 0x3c
          *tempbuff = (uint8_t)((data >> 8U) & 0xFFU);
 80077ee:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80077f0:	0a1b      	lsrs	r3, r3, #8
 80077f2:	b2da      	uxtb	r2, r3
 80077f4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80077f6:	701a      	strb	r2, [r3, #0]
          tempbuff++;
 80077f8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80077fa:	3301      	adds	r3, #1
 80077fc:	637b      	str	r3, [r7, #52]	; 0x34
          dataremaining--;
 80077fe:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007800:	3b01      	subs	r3, #1
 8007802:	63fb      	str	r3, [r7, #60]	; 0x3c
          *tempbuff = (uint8_t)((data >> 16U) & 0xFFU);
 8007804:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007806:	0c1b      	lsrs	r3, r3, #16
 8007808:	b2da      	uxtb	r2, r3
 800780a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800780c:	701a      	strb	r2, [r3, #0]
          tempbuff++;
 800780e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007810:	3301      	adds	r3, #1
 8007812:	637b      	str	r3, [r7, #52]	; 0x34
          dataremaining--;
 8007814:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007816:	3b01      	subs	r3, #1
 8007818:	63fb      	str	r3, [r7, #60]	; 0x3c
          *tempbuff = (uint8_t)((data >> 24U) & 0xFFU);
 800781a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800781c:	0e1b      	lsrs	r3, r3, #24
 800781e:	b2da      	uxtb	r2, r3
 8007820:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007822:	701a      	strb	r2, [r3, #0]
          tempbuff++;
 8007824:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007826:	3301      	adds	r3, #1
 8007828:	637b      	str	r3, [r7, #52]	; 0x34
          dataremaining--;
 800782a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800782c:	3b01      	subs	r3, #1
 800782e:	63fb      	str	r3, [r7, #60]	; 0x3c
        for(count = 0U; count < 8U; count++)
 8007830:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8007832:	3301      	adds	r3, #1
 8007834:	643b      	str	r3, [r7, #64]	; 0x40
 8007836:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8007838:	2b07      	cmp	r3, #7
 800783a:	d9c8      	bls.n	80077ce <HAL_SD_ReadBlocks+0x12a>
        }
      }

      if(((HAL_GetTick()-tickstart) >=  Timeout) || (Timeout == 0U))
 800783c:	f7fb fe62 	bl	8003504 <HAL_GetTick>
 8007840:	4602      	mov	r2, r0
 8007842:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007844:	1ad3      	subs	r3, r2, r3
 8007846:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8007848:	429a      	cmp	r2, r3
 800784a:	d902      	bls.n	8007852 <HAL_SD_ReadBlocks+0x1ae>
 800784c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800784e:	2b00      	cmp	r3, #0
 8007850:	d112      	bne.n	8007878 <HAL_SD_ReadBlocks+0x1d4>
      {
        /* Clear all the static flags */
        __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8007852:	68fb      	ldr	r3, [r7, #12]
 8007854:	681b      	ldr	r3, [r3, #0]
 8007856:	4a48      	ldr	r2, [pc, #288]	; (8007978 <HAL_SD_ReadBlocks+0x2d4>)
 8007858:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->ErrorCode |= HAL_SD_ERROR_TIMEOUT;
 800785a:	68fb      	ldr	r3, [r7, #12]
 800785c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800785e:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8007862:	68fb      	ldr	r3, [r7, #12]
 8007864:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->State= HAL_SD_STATE_READY;
 8007866:	68fb      	ldr	r3, [r7, #12]
 8007868:	2201      	movs	r2, #1
 800786a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        hsd->Context = SD_CONTEXT_NONE;
 800786e:	68fb      	ldr	r3, [r7, #12]
 8007870:	2200      	movs	r2, #0
 8007872:	631a      	str	r2, [r3, #48]	; 0x30
        return HAL_TIMEOUT;
 8007874:	2303      	movs	r3, #3
 8007876:	e0ec      	b.n	8007a52 <HAL_SD_ReadBlocks+0x3ae>
    while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DATAEND | SDIO_FLAG_STBITERR))
 8007878:	68fb      	ldr	r3, [r7, #12]
 800787a:	681b      	ldr	r3, [r3, #0]
 800787c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800787e:	f240 332a 	movw	r3, #810	; 0x32a
 8007882:	4013      	ands	r3, r2
 8007884:	2b00      	cmp	r3, #0
 8007886:	d095      	beq.n	80077b4 <HAL_SD_ReadBlocks+0x110>
      }
    }
    
    /* Send stop transmission command in case of multiblock read */
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DATAEND) && (NumberOfBlocks > 1U))
 8007888:	68fb      	ldr	r3, [r7, #12]
 800788a:	681b      	ldr	r3, [r3, #0]
 800788c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800788e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007892:	2b00      	cmp	r3, #0
 8007894:	d022      	beq.n	80078dc <HAL_SD_ReadBlocks+0x238>
 8007896:	683b      	ldr	r3, [r7, #0]
 8007898:	2b01      	cmp	r3, #1
 800789a:	d91f      	bls.n	80078dc <HAL_SD_ReadBlocks+0x238>
    {
      if(hsd->SdCard.CardType != CARD_SECURED)
 800789c:	68fb      	ldr	r3, [r7, #12]
 800789e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80078a0:	2b03      	cmp	r3, #3
 80078a2:	d01b      	beq.n	80078dc <HAL_SD_ReadBlocks+0x238>
      {
        /* Send stop transmission command */
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 80078a4:	68fb      	ldr	r3, [r7, #12]
 80078a6:	681b      	ldr	r3, [r3, #0]
 80078a8:	4618      	mov	r0, r3
 80078aa:	f002 f943 	bl	8009b34 <SDMMC_CmdStopTransfer>
 80078ae:	6478      	str	r0, [r7, #68]	; 0x44
        if(errorstate != HAL_SD_ERROR_NONE)
 80078b0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80078b2:	2b00      	cmp	r3, #0
 80078b4:	d012      	beq.n	80078dc <HAL_SD_ReadBlocks+0x238>
        {
          /* Clear all the static flags */
          __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80078b6:	68fb      	ldr	r3, [r7, #12]
 80078b8:	681b      	ldr	r3, [r3, #0]
 80078ba:	4a2f      	ldr	r2, [pc, #188]	; (8007978 <HAL_SD_ReadBlocks+0x2d4>)
 80078bc:	639a      	str	r2, [r3, #56]	; 0x38
          hsd->ErrorCode |= errorstate;
 80078be:	68fb      	ldr	r3, [r7, #12]
 80078c0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80078c2:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80078c4:	431a      	orrs	r2, r3
 80078c6:	68fb      	ldr	r3, [r7, #12]
 80078c8:	639a      	str	r2, [r3, #56]	; 0x38
          hsd->State = HAL_SD_STATE_READY;
 80078ca:	68fb      	ldr	r3, [r7, #12]
 80078cc:	2201      	movs	r2, #1
 80078ce:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
          hsd->Context = SD_CONTEXT_NONE;
 80078d2:	68fb      	ldr	r3, [r7, #12]
 80078d4:	2200      	movs	r2, #0
 80078d6:	631a      	str	r2, [r3, #48]	; 0x30
          return HAL_ERROR;
 80078d8:	2301      	movs	r3, #1
 80078da:	e0ba      	b.n	8007a52 <HAL_SD_ReadBlocks+0x3ae>
        }
      }
    }

    /* Get error state */
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DTIMEOUT))
 80078dc:	68fb      	ldr	r3, [r7, #12]
 80078de:	681b      	ldr	r3, [r3, #0]
 80078e0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80078e2:	f003 0308 	and.w	r3, r3, #8
 80078e6:	2b00      	cmp	r3, #0
 80078e8:	d012      	beq.n	8007910 <HAL_SD_ReadBlocks+0x26c>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80078ea:	68fb      	ldr	r3, [r7, #12]
 80078ec:	681b      	ldr	r3, [r3, #0]
 80078ee:	4a22      	ldr	r2, [pc, #136]	; (8007978 <HAL_SD_ReadBlocks+0x2d4>)
 80078f0:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 80078f2:	68fb      	ldr	r3, [r7, #12]
 80078f4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80078f6:	f043 0208 	orr.w	r2, r3, #8
 80078fa:	68fb      	ldr	r3, [r7, #12]
 80078fc:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 80078fe:	68fb      	ldr	r3, [r7, #12]
 8007900:	2201      	movs	r2, #1
 8007902:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8007906:	68fb      	ldr	r3, [r7, #12]
 8007908:	2200      	movs	r2, #0
 800790a:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 800790c:	2301      	movs	r3, #1
 800790e:	e0a0      	b.n	8007a52 <HAL_SD_ReadBlocks+0x3ae>
    }
    else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL))
 8007910:	68fb      	ldr	r3, [r7, #12]
 8007912:	681b      	ldr	r3, [r3, #0]
 8007914:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007916:	f003 0302 	and.w	r3, r3, #2
 800791a:	2b00      	cmp	r3, #0
 800791c:	d012      	beq.n	8007944 <HAL_SD_ReadBlocks+0x2a0>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800791e:	68fb      	ldr	r3, [r7, #12]
 8007920:	681b      	ldr	r3, [r3, #0]
 8007922:	4a15      	ldr	r2, [pc, #84]	; (8007978 <HAL_SD_ReadBlocks+0x2d4>)
 8007924:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_CRC_FAIL;
 8007926:	68fb      	ldr	r3, [r7, #12]
 8007928:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800792a:	f043 0202 	orr.w	r2, r3, #2
 800792e:	68fb      	ldr	r3, [r7, #12]
 8007930:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8007932:	68fb      	ldr	r3, [r7, #12]
 8007934:	2201      	movs	r2, #1
 8007936:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 800793a:	68fb      	ldr	r3, [r7, #12]
 800793c:	2200      	movs	r2, #0
 800793e:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 8007940:	2301      	movs	r3, #1
 8007942:	e086      	b.n	8007a52 <HAL_SD_ReadBlocks+0x3ae>
    }
    else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR))
 8007944:	68fb      	ldr	r3, [r7, #12]
 8007946:	681b      	ldr	r3, [r3, #0]
 8007948:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800794a:	f003 0320 	and.w	r3, r3, #32
 800794e:	2b00      	cmp	r3, #0
 8007950:	d063      	beq.n	8007a1a <HAL_SD_ReadBlocks+0x376>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8007952:	68fb      	ldr	r3, [r7, #12]
 8007954:	681b      	ldr	r3, [r3, #0]
 8007956:	4a08      	ldr	r2, [pc, #32]	; (8007978 <HAL_SD_ReadBlocks+0x2d4>)
 8007958:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_RX_OVERRUN;
 800795a:	68fb      	ldr	r3, [r7, #12]
 800795c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800795e:	f043 0220 	orr.w	r2, r3, #32
 8007962:	68fb      	ldr	r3, [r7, #12]
 8007964:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8007966:	68fb      	ldr	r3, [r7, #12]
 8007968:	2201      	movs	r2, #1
 800796a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 800796e:	68fb      	ldr	r3, [r7, #12]
 8007970:	2200      	movs	r2, #0
 8007972:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 8007974:	2301      	movs	r3, #1
 8007976:	e06c      	b.n	8007a52 <HAL_SD_ReadBlocks+0x3ae>
 8007978:	004005ff 	.word	0x004005ff
    }

    /* Empty FIFO if there is still any data */
    while ((__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXDAVL)) && (dataremaining > 0U))
    {
      data = SDIO_ReadFIFO(hsd->Instance);
 800797c:	68fb      	ldr	r3, [r7, #12]
 800797e:	681b      	ldr	r3, [r3, #0]
 8007980:	4618      	mov	r0, r3
 8007982:	f001 ff85 	bl	8009890 <SDIO_ReadFIFO>
 8007986:	62f8      	str	r0, [r7, #44]	; 0x2c
      *tempbuff = (uint8_t)(data & 0xFFU);
 8007988:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800798a:	b2da      	uxtb	r2, r3
 800798c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800798e:	701a      	strb	r2, [r3, #0]
      tempbuff++;
 8007990:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007992:	3301      	adds	r3, #1
 8007994:	637b      	str	r3, [r7, #52]	; 0x34
      dataremaining--;
 8007996:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007998:	3b01      	subs	r3, #1
 800799a:	63fb      	str	r3, [r7, #60]	; 0x3c
      *tempbuff = (uint8_t)((data >> 8U) & 0xFFU);
 800799c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800799e:	0a1b      	lsrs	r3, r3, #8
 80079a0:	b2da      	uxtb	r2, r3
 80079a2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80079a4:	701a      	strb	r2, [r3, #0]
      tempbuff++;
 80079a6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80079a8:	3301      	adds	r3, #1
 80079aa:	637b      	str	r3, [r7, #52]	; 0x34
      dataremaining--;
 80079ac:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80079ae:	3b01      	subs	r3, #1
 80079b0:	63fb      	str	r3, [r7, #60]	; 0x3c
      *tempbuff = (uint8_t)((data >> 16U) & 0xFFU);
 80079b2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80079b4:	0c1b      	lsrs	r3, r3, #16
 80079b6:	b2da      	uxtb	r2, r3
 80079b8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80079ba:	701a      	strb	r2, [r3, #0]
      tempbuff++;
 80079bc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80079be:	3301      	adds	r3, #1
 80079c0:	637b      	str	r3, [r7, #52]	; 0x34
      dataremaining--;
 80079c2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80079c4:	3b01      	subs	r3, #1
 80079c6:	63fb      	str	r3, [r7, #60]	; 0x3c
      *tempbuff = (uint8_t)((data >> 24U) & 0xFFU);
 80079c8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80079ca:	0e1b      	lsrs	r3, r3, #24
 80079cc:	b2da      	uxtb	r2, r3
 80079ce:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80079d0:	701a      	strb	r2, [r3, #0]
      tempbuff++;
 80079d2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80079d4:	3301      	adds	r3, #1
 80079d6:	637b      	str	r3, [r7, #52]	; 0x34
      dataremaining--;
 80079d8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80079da:	3b01      	subs	r3, #1
 80079dc:	63fb      	str	r3, [r7, #60]	; 0x3c

      if(((HAL_GetTick()-tickstart) >=  Timeout) || (Timeout == 0U))
 80079de:	f7fb fd91 	bl	8003504 <HAL_GetTick>
 80079e2:	4602      	mov	r2, r0
 80079e4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80079e6:	1ad3      	subs	r3, r2, r3
 80079e8:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 80079ea:	429a      	cmp	r2, r3
 80079ec:	d902      	bls.n	80079f4 <HAL_SD_ReadBlocks+0x350>
 80079ee:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80079f0:	2b00      	cmp	r3, #0
 80079f2:	d112      	bne.n	8007a1a <HAL_SD_ReadBlocks+0x376>
      {
        /* Clear all the static flags */
        __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80079f4:	68fb      	ldr	r3, [r7, #12]
 80079f6:	681b      	ldr	r3, [r3, #0]
 80079f8:	4a18      	ldr	r2, [pc, #96]	; (8007a5c <HAL_SD_ReadBlocks+0x3b8>)
 80079fa:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->ErrorCode |= HAL_SD_ERROR_TIMEOUT;
 80079fc:	68fb      	ldr	r3, [r7, #12]
 80079fe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007a00:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8007a04:	68fb      	ldr	r3, [r7, #12]
 8007a06:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->State= HAL_SD_STATE_READY;
 8007a08:	68fb      	ldr	r3, [r7, #12]
 8007a0a:	2201      	movs	r2, #1
 8007a0c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        hsd->Context = SD_CONTEXT_NONE;
 8007a10:	68fb      	ldr	r3, [r7, #12]
 8007a12:	2200      	movs	r2, #0
 8007a14:	631a      	str	r2, [r3, #48]	; 0x30
        return HAL_ERROR;
 8007a16:	2301      	movs	r3, #1
 8007a18:	e01b      	b.n	8007a52 <HAL_SD_ReadBlocks+0x3ae>
    while ((__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXDAVL)) && (dataremaining > 0U))
 8007a1a:	68fb      	ldr	r3, [r7, #12]
 8007a1c:	681b      	ldr	r3, [r3, #0]
 8007a1e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007a20:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8007a24:	2b00      	cmp	r3, #0
 8007a26:	d002      	beq.n	8007a2e <HAL_SD_ReadBlocks+0x38a>
 8007a28:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007a2a:	2b00      	cmp	r3, #0
 8007a2c:	d1a6      	bne.n	800797c <HAL_SD_ReadBlocks+0x2d8>
      }
    }

    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 8007a2e:	68fb      	ldr	r3, [r7, #12]
 8007a30:	681b      	ldr	r3, [r3, #0]
 8007a32:	f240 523a 	movw	r2, #1338	; 0x53a
 8007a36:	639a      	str	r2, [r3, #56]	; 0x38

    hsd->State = HAL_SD_STATE_READY;
 8007a38:	68fb      	ldr	r3, [r7, #12]
 8007a3a:	2201      	movs	r2, #1
 8007a3c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    return HAL_OK;
 8007a40:	2300      	movs	r3, #0
 8007a42:	e006      	b.n	8007a52 <HAL_SD_ReadBlocks+0x3ae>
  }
  else
  {
    hsd->ErrorCode |= HAL_SD_ERROR_BUSY;
 8007a44:	68fb      	ldr	r3, [r7, #12]
 8007a46:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007a48:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 8007a4c:	68fb      	ldr	r3, [r7, #12]
 8007a4e:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 8007a50:	2301      	movs	r3, #1
  }
}
 8007a52:	4618      	mov	r0, r3
 8007a54:	3748      	adds	r7, #72	; 0x48
 8007a56:	46bd      	mov	sp, r7
 8007a58:	bd80      	pop	{r7, pc}
 8007a5a:	bf00      	nop
 8007a5c:	004005ff 	.word	0x004005ff

08007a60 <HAL_SD_WriteBlocks>:
  * @param  NumberOfBlocks: Number of SD blocks to write
  * @param  Timeout: Specify timeout value
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_WriteBlocks(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd, uint32_t NumberOfBlocks, uint32_t Timeout)
{
 8007a60:	b580      	push	{r7, lr}
 8007a62:	b092      	sub	sp, #72	; 0x48
 8007a64:	af00      	add	r7, sp, #0
 8007a66:	60f8      	str	r0, [r7, #12]
 8007a68:	60b9      	str	r1, [r7, #8]
 8007a6a:	607a      	str	r2, [r7, #4]
 8007a6c:	603b      	str	r3, [r7, #0]
  SDIO_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 8007a6e:	f7fb fd49 	bl	8003504 <HAL_GetTick>
 8007a72:	6338      	str	r0, [r7, #48]	; 0x30
  uint32_t count, data, dataremaining;
  uint32_t add = BlockAdd;
 8007a74:	687b      	ldr	r3, [r7, #4]
 8007a76:	63bb      	str	r3, [r7, #56]	; 0x38
  uint8_t *tempbuff = pData;
 8007a78:	68bb      	ldr	r3, [r7, #8]
 8007a7a:	637b      	str	r3, [r7, #52]	; 0x34

  if(NULL == pData)
 8007a7c:	68bb      	ldr	r3, [r7, #8]
 8007a7e:	2b00      	cmp	r3, #0
 8007a80:	d107      	bne.n	8007a92 <HAL_SD_WriteBlocks+0x32>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 8007a82:	68fb      	ldr	r3, [r7, #12]
 8007a84:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007a86:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 8007a8a:	68fb      	ldr	r3, [r7, #12]
 8007a8c:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 8007a8e:	2301      	movs	r3, #1
 8007a90:	e166      	b.n	8007d60 <HAL_SD_WriteBlocks+0x300>
  }

  if(hsd->State == HAL_SD_STATE_READY)
 8007a92:	68fb      	ldr	r3, [r7, #12]
 8007a94:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8007a98:	b2db      	uxtb	r3, r3
 8007a9a:	2b01      	cmp	r3, #1
 8007a9c:	f040 8159 	bne.w	8007d52 <HAL_SD_WriteBlocks+0x2f2>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8007aa0:	68fb      	ldr	r3, [r7, #12]
 8007aa2:	2200      	movs	r2, #0
 8007aa4:	639a      	str	r2, [r3, #56]	; 0x38

    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 8007aa6:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8007aa8:	683b      	ldr	r3, [r7, #0]
 8007aaa:	441a      	add	r2, r3
 8007aac:	68fb      	ldr	r3, [r7, #12]
 8007aae:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007ab0:	429a      	cmp	r2, r3
 8007ab2:	d907      	bls.n	8007ac4 <HAL_SD_WriteBlocks+0x64>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 8007ab4:	68fb      	ldr	r3, [r7, #12]
 8007ab6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007ab8:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 8007abc:	68fb      	ldr	r3, [r7, #12]
 8007abe:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_ERROR;
 8007ac0:	2301      	movs	r3, #1
 8007ac2:	e14d      	b.n	8007d60 <HAL_SD_WriteBlocks+0x300>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 8007ac4:	68fb      	ldr	r3, [r7, #12]
 8007ac6:	2203      	movs	r2, #3
 8007ac8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 8007acc:	68fb      	ldr	r3, [r7, #12]
 8007ace:	681b      	ldr	r3, [r3, #0]
 8007ad0:	2200      	movs	r2, #0
 8007ad2:	62da      	str	r2, [r3, #44]	; 0x2c

    if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 8007ad4:	68fb      	ldr	r3, [r7, #12]
 8007ad6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007ad8:	2b01      	cmp	r3, #1
 8007ada:	d002      	beq.n	8007ae2 <HAL_SD_WriteBlocks+0x82>
    {
      add *= 512U;
 8007adc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007ade:	025b      	lsls	r3, r3, #9
 8007ae0:	63bb      	str	r3, [r7, #56]	; 0x38
    }

    /* Configure the SD DPSM (Data Path State Machine) */
    config.DataTimeOut   = SDMMC_DATATIMEOUT;
 8007ae2:	f04f 33ff 	mov.w	r3, #4294967295
 8007ae6:	61bb      	str	r3, [r7, #24]
    config.DataLength    = NumberOfBlocks * BLOCKSIZE;
 8007ae8:	683b      	ldr	r3, [r7, #0]
 8007aea:	025b      	lsls	r3, r3, #9
 8007aec:	61fb      	str	r3, [r7, #28]
    config.DataBlockSize = SDIO_DATABLOCK_SIZE_512B;
 8007aee:	2390      	movs	r3, #144	; 0x90
 8007af0:	623b      	str	r3, [r7, #32]
    config.TransferDir   = SDIO_TRANSFER_DIR_TO_CARD;
 8007af2:	2300      	movs	r3, #0
 8007af4:	627b      	str	r3, [r7, #36]	; 0x24
    config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 8007af6:	2300      	movs	r3, #0
 8007af8:	62bb      	str	r3, [r7, #40]	; 0x28
    config.DPSM          = SDIO_DPSM_ENABLE;
 8007afa:	2301      	movs	r3, #1
 8007afc:	62fb      	str	r3, [r7, #44]	; 0x2c
    (void)SDIO_ConfigData(hsd->Instance, &config);
 8007afe:	68fb      	ldr	r3, [r7, #12]
 8007b00:	681b      	ldr	r3, [r3, #0]
 8007b02:	f107 0218 	add.w	r2, r7, #24
 8007b06:	4611      	mov	r1, r2
 8007b08:	4618      	mov	r0, r3
 8007b0a:	f001 ff3e 	bl	800998a <SDIO_ConfigData>

    /* Write Blocks in Polling mode */
    if(NumberOfBlocks > 1U)
 8007b0e:	683b      	ldr	r3, [r7, #0]
 8007b10:	2b01      	cmp	r3, #1
 8007b12:	d90a      	bls.n	8007b2a <HAL_SD_WriteBlocks+0xca>
    {
      hsd->Context = SD_CONTEXT_WRITE_MULTIPLE_BLOCK;
 8007b14:	68fb      	ldr	r3, [r7, #12]
 8007b16:	2220      	movs	r2, #32
 8007b18:	631a      	str	r2, [r3, #48]	; 0x30

      /* Write Multi Block command */
      errorstate = SDMMC_CmdWriteMultiBlock(hsd->Instance, add);
 8007b1a:	68fb      	ldr	r3, [r7, #12]
 8007b1c:	681b      	ldr	r3, [r3, #0]
 8007b1e:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8007b20:	4618      	mov	r0, r3
 8007b22:	f001 ffe5 	bl	8009af0 <SDMMC_CmdWriteMultiBlock>
 8007b26:	6478      	str	r0, [r7, #68]	; 0x44
 8007b28:	e009      	b.n	8007b3e <HAL_SD_WriteBlocks+0xde>
    }
    else
    {
      hsd->Context = SD_CONTEXT_WRITE_SINGLE_BLOCK;
 8007b2a:	68fb      	ldr	r3, [r7, #12]
 8007b2c:	2210      	movs	r2, #16
 8007b2e:	631a      	str	r2, [r3, #48]	; 0x30

      /* Write Single Block command */
      errorstate = SDMMC_CmdWriteSingleBlock(hsd->Instance, add);
 8007b30:	68fb      	ldr	r3, [r7, #12]
 8007b32:	681b      	ldr	r3, [r3, #0]
 8007b34:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8007b36:	4618      	mov	r0, r3
 8007b38:	f001 ffb8 	bl	8009aac <SDMMC_CmdWriteSingleBlock>
 8007b3c:	6478      	str	r0, [r7, #68]	; 0x44
    }
    if(errorstate != HAL_SD_ERROR_NONE)
 8007b3e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8007b40:	2b00      	cmp	r3, #0
 8007b42:	d012      	beq.n	8007b6a <HAL_SD_WriteBlocks+0x10a>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8007b44:	68fb      	ldr	r3, [r7, #12]
 8007b46:	681b      	ldr	r3, [r3, #0]
 8007b48:	4a87      	ldr	r2, [pc, #540]	; (8007d68 <HAL_SD_WriteBlocks+0x308>)
 8007b4a:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= errorstate;
 8007b4c:	68fb      	ldr	r3, [r7, #12]
 8007b4e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8007b50:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8007b52:	431a      	orrs	r2, r3
 8007b54:	68fb      	ldr	r3, [r7, #12]
 8007b56:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8007b58:	68fb      	ldr	r3, [r7, #12]
 8007b5a:	2201      	movs	r2, #1
 8007b5c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8007b60:	68fb      	ldr	r3, [r7, #12]
 8007b62:	2200      	movs	r2, #0
 8007b64:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 8007b66:	2301      	movs	r3, #1
 8007b68:	e0fa      	b.n	8007d60 <HAL_SD_WriteBlocks+0x300>
    }

    /* Write block(s) in polling mode */
    dataremaining = config.DataLength;
 8007b6a:	69fb      	ldr	r3, [r7, #28]
 8007b6c:	63fb      	str	r3, [r7, #60]	; 0x3c
    while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXUNDERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DATAEND | SDIO_FLAG_STBITERR))
 8007b6e:	e065      	b.n	8007c3c <HAL_SD_WriteBlocks+0x1dc>
    {
      if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXFIFOHE) && (dataremaining > 0U))
 8007b70:	68fb      	ldr	r3, [r7, #12]
 8007b72:	681b      	ldr	r3, [r3, #0]
 8007b74:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007b76:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8007b7a:	2b00      	cmp	r3, #0
 8007b7c:	d040      	beq.n	8007c00 <HAL_SD_WriteBlocks+0x1a0>
 8007b7e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007b80:	2b00      	cmp	r3, #0
 8007b82:	d03d      	beq.n	8007c00 <HAL_SD_WriteBlocks+0x1a0>
      {
        /* Write data to SDIO Tx FIFO */
        for(count = 0U; count < 8U; count++)
 8007b84:	2300      	movs	r3, #0
 8007b86:	643b      	str	r3, [r7, #64]	; 0x40
 8007b88:	e037      	b.n	8007bfa <HAL_SD_WriteBlocks+0x19a>
        {
          data = (uint32_t)(*tempbuff);
 8007b8a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007b8c:	781b      	ldrb	r3, [r3, #0]
 8007b8e:	617b      	str	r3, [r7, #20]
          tempbuff++;
 8007b90:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007b92:	3301      	adds	r3, #1
 8007b94:	637b      	str	r3, [r7, #52]	; 0x34
          dataremaining--;
 8007b96:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007b98:	3b01      	subs	r3, #1
 8007b9a:	63fb      	str	r3, [r7, #60]	; 0x3c
          data |= ((uint32_t)(*tempbuff) << 8U);
 8007b9c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007b9e:	781b      	ldrb	r3, [r3, #0]
 8007ba0:	021a      	lsls	r2, r3, #8
 8007ba2:	697b      	ldr	r3, [r7, #20]
 8007ba4:	4313      	orrs	r3, r2
 8007ba6:	617b      	str	r3, [r7, #20]
          tempbuff++;
 8007ba8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007baa:	3301      	adds	r3, #1
 8007bac:	637b      	str	r3, [r7, #52]	; 0x34
          dataremaining--;
 8007bae:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007bb0:	3b01      	subs	r3, #1
 8007bb2:	63fb      	str	r3, [r7, #60]	; 0x3c
          data |= ((uint32_t)(*tempbuff) << 16U);
 8007bb4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007bb6:	781b      	ldrb	r3, [r3, #0]
 8007bb8:	041a      	lsls	r2, r3, #16
 8007bba:	697b      	ldr	r3, [r7, #20]
 8007bbc:	4313      	orrs	r3, r2
 8007bbe:	617b      	str	r3, [r7, #20]
          tempbuff++;
 8007bc0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007bc2:	3301      	adds	r3, #1
 8007bc4:	637b      	str	r3, [r7, #52]	; 0x34
          dataremaining--;
 8007bc6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007bc8:	3b01      	subs	r3, #1
 8007bca:	63fb      	str	r3, [r7, #60]	; 0x3c
          data |= ((uint32_t)(*tempbuff) << 24U);
 8007bcc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007bce:	781b      	ldrb	r3, [r3, #0]
 8007bd0:	061a      	lsls	r2, r3, #24
 8007bd2:	697b      	ldr	r3, [r7, #20]
 8007bd4:	4313      	orrs	r3, r2
 8007bd6:	617b      	str	r3, [r7, #20]
          tempbuff++;
 8007bd8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007bda:	3301      	adds	r3, #1
 8007bdc:	637b      	str	r3, [r7, #52]	; 0x34
          dataremaining--;
 8007bde:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007be0:	3b01      	subs	r3, #1
 8007be2:	63fb      	str	r3, [r7, #60]	; 0x3c
          (void)SDIO_WriteFIFO(hsd->Instance, &data);
 8007be4:	68fb      	ldr	r3, [r7, #12]
 8007be6:	681b      	ldr	r3, [r3, #0]
 8007be8:	f107 0214 	add.w	r2, r7, #20
 8007bec:	4611      	mov	r1, r2
 8007bee:	4618      	mov	r0, r3
 8007bf0:	f001 fe5a 	bl	80098a8 <SDIO_WriteFIFO>
        for(count = 0U; count < 8U; count++)
 8007bf4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8007bf6:	3301      	adds	r3, #1
 8007bf8:	643b      	str	r3, [r7, #64]	; 0x40
 8007bfa:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8007bfc:	2b07      	cmp	r3, #7
 8007bfe:	d9c4      	bls.n	8007b8a <HAL_SD_WriteBlocks+0x12a>
        }
      }

      if(((HAL_GetTick()-tickstart) >=  Timeout) || (Timeout == 0U))
 8007c00:	f7fb fc80 	bl	8003504 <HAL_GetTick>
 8007c04:	4602      	mov	r2, r0
 8007c06:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007c08:	1ad3      	subs	r3, r2, r3
 8007c0a:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8007c0c:	429a      	cmp	r2, r3
 8007c0e:	d902      	bls.n	8007c16 <HAL_SD_WriteBlocks+0x1b6>
 8007c10:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007c12:	2b00      	cmp	r3, #0
 8007c14:	d112      	bne.n	8007c3c <HAL_SD_WriteBlocks+0x1dc>
      {
        /* Clear all the static flags */
        __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8007c16:	68fb      	ldr	r3, [r7, #12]
 8007c18:	681b      	ldr	r3, [r3, #0]
 8007c1a:	4a53      	ldr	r2, [pc, #332]	; (8007d68 <HAL_SD_WriteBlocks+0x308>)
 8007c1c:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->ErrorCode |= errorstate;
 8007c1e:	68fb      	ldr	r3, [r7, #12]
 8007c20:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8007c22:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8007c24:	431a      	orrs	r2, r3
 8007c26:	68fb      	ldr	r3, [r7, #12]
 8007c28:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->State = HAL_SD_STATE_READY;
 8007c2a:	68fb      	ldr	r3, [r7, #12]
 8007c2c:	2201      	movs	r2, #1
 8007c2e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        hsd->Context = SD_CONTEXT_NONE;
 8007c32:	68fb      	ldr	r3, [r7, #12]
 8007c34:	2200      	movs	r2, #0
 8007c36:	631a      	str	r2, [r3, #48]	; 0x30
        return HAL_TIMEOUT;
 8007c38:	2303      	movs	r3, #3
 8007c3a:	e091      	b.n	8007d60 <HAL_SD_WriteBlocks+0x300>
    while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXUNDERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DATAEND | SDIO_FLAG_STBITERR))
 8007c3c:	68fb      	ldr	r3, [r7, #12]
 8007c3e:	681b      	ldr	r3, [r3, #0]
 8007c40:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8007c42:	f240 331a 	movw	r3, #794	; 0x31a
 8007c46:	4013      	ands	r3, r2
 8007c48:	2b00      	cmp	r3, #0
 8007c4a:	d091      	beq.n	8007b70 <HAL_SD_WriteBlocks+0x110>
      }
    }

    /* Send stop transmission command in case of multiblock write */
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DATAEND) && (NumberOfBlocks > 1U))
 8007c4c:	68fb      	ldr	r3, [r7, #12]
 8007c4e:	681b      	ldr	r3, [r3, #0]
 8007c50:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007c52:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007c56:	2b00      	cmp	r3, #0
 8007c58:	d022      	beq.n	8007ca0 <HAL_SD_WriteBlocks+0x240>
 8007c5a:	683b      	ldr	r3, [r7, #0]
 8007c5c:	2b01      	cmp	r3, #1
 8007c5e:	d91f      	bls.n	8007ca0 <HAL_SD_WriteBlocks+0x240>
    {
      if(hsd->SdCard.CardType != CARD_SECURED)
 8007c60:	68fb      	ldr	r3, [r7, #12]
 8007c62:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007c64:	2b03      	cmp	r3, #3
 8007c66:	d01b      	beq.n	8007ca0 <HAL_SD_WriteBlocks+0x240>
      {
        /* Send stop transmission command */
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 8007c68:	68fb      	ldr	r3, [r7, #12]
 8007c6a:	681b      	ldr	r3, [r3, #0]
 8007c6c:	4618      	mov	r0, r3
 8007c6e:	f001 ff61 	bl	8009b34 <SDMMC_CmdStopTransfer>
 8007c72:	6478      	str	r0, [r7, #68]	; 0x44
        if(errorstate != HAL_SD_ERROR_NONE)
 8007c74:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8007c76:	2b00      	cmp	r3, #0
 8007c78:	d012      	beq.n	8007ca0 <HAL_SD_WriteBlocks+0x240>
        {
          /* Clear all the static flags */
          __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8007c7a:	68fb      	ldr	r3, [r7, #12]
 8007c7c:	681b      	ldr	r3, [r3, #0]
 8007c7e:	4a3a      	ldr	r2, [pc, #232]	; (8007d68 <HAL_SD_WriteBlocks+0x308>)
 8007c80:	639a      	str	r2, [r3, #56]	; 0x38
          hsd->ErrorCode |= errorstate;
 8007c82:	68fb      	ldr	r3, [r7, #12]
 8007c84:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8007c86:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8007c88:	431a      	orrs	r2, r3
 8007c8a:	68fb      	ldr	r3, [r7, #12]
 8007c8c:	639a      	str	r2, [r3, #56]	; 0x38
          hsd->State = HAL_SD_STATE_READY;
 8007c8e:	68fb      	ldr	r3, [r7, #12]
 8007c90:	2201      	movs	r2, #1
 8007c92:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
          hsd->Context = SD_CONTEXT_NONE;
 8007c96:	68fb      	ldr	r3, [r7, #12]
 8007c98:	2200      	movs	r2, #0
 8007c9a:	631a      	str	r2, [r3, #48]	; 0x30
          return HAL_ERROR;
 8007c9c:	2301      	movs	r3, #1
 8007c9e:	e05f      	b.n	8007d60 <HAL_SD_WriteBlocks+0x300>
        }
      }
    }

    /* Get error state */
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DTIMEOUT))
 8007ca0:	68fb      	ldr	r3, [r7, #12]
 8007ca2:	681b      	ldr	r3, [r3, #0]
 8007ca4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007ca6:	f003 0308 	and.w	r3, r3, #8
 8007caa:	2b00      	cmp	r3, #0
 8007cac:	d012      	beq.n	8007cd4 <HAL_SD_WriteBlocks+0x274>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8007cae:	68fb      	ldr	r3, [r7, #12]
 8007cb0:	681b      	ldr	r3, [r3, #0]
 8007cb2:	4a2d      	ldr	r2, [pc, #180]	; (8007d68 <HAL_SD_WriteBlocks+0x308>)
 8007cb4:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 8007cb6:	68fb      	ldr	r3, [r7, #12]
 8007cb8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007cba:	f043 0208 	orr.w	r2, r3, #8
 8007cbe:	68fb      	ldr	r3, [r7, #12]
 8007cc0:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8007cc2:	68fb      	ldr	r3, [r7, #12]
 8007cc4:	2201      	movs	r2, #1
 8007cc6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8007cca:	68fb      	ldr	r3, [r7, #12]
 8007ccc:	2200      	movs	r2, #0
 8007cce:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 8007cd0:	2301      	movs	r3, #1
 8007cd2:	e045      	b.n	8007d60 <HAL_SD_WriteBlocks+0x300>
    }
    else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL))
 8007cd4:	68fb      	ldr	r3, [r7, #12]
 8007cd6:	681b      	ldr	r3, [r3, #0]
 8007cd8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007cda:	f003 0302 	and.w	r3, r3, #2
 8007cde:	2b00      	cmp	r3, #0
 8007ce0:	d012      	beq.n	8007d08 <HAL_SD_WriteBlocks+0x2a8>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8007ce2:	68fb      	ldr	r3, [r7, #12]
 8007ce4:	681b      	ldr	r3, [r3, #0]
 8007ce6:	4a20      	ldr	r2, [pc, #128]	; (8007d68 <HAL_SD_WriteBlocks+0x308>)
 8007ce8:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_CRC_FAIL;
 8007cea:	68fb      	ldr	r3, [r7, #12]
 8007cec:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007cee:	f043 0202 	orr.w	r2, r3, #2
 8007cf2:	68fb      	ldr	r3, [r7, #12]
 8007cf4:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8007cf6:	68fb      	ldr	r3, [r7, #12]
 8007cf8:	2201      	movs	r2, #1
 8007cfa:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8007cfe:	68fb      	ldr	r3, [r7, #12]
 8007d00:	2200      	movs	r2, #0
 8007d02:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 8007d04:	2301      	movs	r3, #1
 8007d06:	e02b      	b.n	8007d60 <HAL_SD_WriteBlocks+0x300>
    }
    else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXUNDERR))
 8007d08:	68fb      	ldr	r3, [r7, #12]
 8007d0a:	681b      	ldr	r3, [r3, #0]
 8007d0c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007d0e:	f003 0310 	and.w	r3, r3, #16
 8007d12:	2b00      	cmp	r3, #0
 8007d14:	d012      	beq.n	8007d3c <HAL_SD_WriteBlocks+0x2dc>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8007d16:	68fb      	ldr	r3, [r7, #12]
 8007d18:	681b      	ldr	r3, [r3, #0]
 8007d1a:	4a13      	ldr	r2, [pc, #76]	; (8007d68 <HAL_SD_WriteBlocks+0x308>)
 8007d1c:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_TX_UNDERRUN;
 8007d1e:	68fb      	ldr	r3, [r7, #12]
 8007d20:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007d22:	f043 0210 	orr.w	r2, r3, #16
 8007d26:	68fb      	ldr	r3, [r7, #12]
 8007d28:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8007d2a:	68fb      	ldr	r3, [r7, #12]
 8007d2c:	2201      	movs	r2, #1
 8007d2e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8007d32:	68fb      	ldr	r3, [r7, #12]
 8007d34:	2200      	movs	r2, #0
 8007d36:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 8007d38:	2301      	movs	r3, #1
 8007d3a:	e011      	b.n	8007d60 <HAL_SD_WriteBlocks+0x300>
    {
      /* Nothing to do */
    }

    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 8007d3c:	68fb      	ldr	r3, [r7, #12]
 8007d3e:	681b      	ldr	r3, [r3, #0]
 8007d40:	f240 523a 	movw	r2, #1338	; 0x53a
 8007d44:	639a      	str	r2, [r3, #56]	; 0x38

    hsd->State = HAL_SD_STATE_READY;
 8007d46:	68fb      	ldr	r3, [r7, #12]
 8007d48:	2201      	movs	r2, #1
 8007d4a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    return HAL_OK;
 8007d4e:	2300      	movs	r3, #0
 8007d50:	e006      	b.n	8007d60 <HAL_SD_WriteBlocks+0x300>
  }
  else
  {
    hsd->ErrorCode |= HAL_SD_ERROR_BUSY;
 8007d52:	68fb      	ldr	r3, [r7, #12]
 8007d54:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007d56:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 8007d5a:	68fb      	ldr	r3, [r7, #12]
 8007d5c:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 8007d5e:	2301      	movs	r3, #1
  }
}
 8007d60:	4618      	mov	r0, r3
 8007d62:	3748      	adds	r7, #72	; 0x48
 8007d64:	46bd      	mov	sp, r7
 8007d66:	bd80      	pop	{r7, pc}
 8007d68:	004005ff 	.word	0x004005ff

08007d6c <HAL_SD_GetCardCSD>:
  * @param  pCSD: Pointer to a HAL_SD_CardCSDTypeDef structure that  
  *         contains all CSD register parameters
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardCSD(SD_HandleTypeDef *hsd, HAL_SD_CardCSDTypeDef *pCSD)
{
 8007d6c:	b480      	push	{r7}
 8007d6e:	b083      	sub	sp, #12
 8007d70:	af00      	add	r7, sp, #0
 8007d72:	6078      	str	r0, [r7, #4]
 8007d74:	6039      	str	r1, [r7, #0]
  pCSD->CSDStruct = (uint8_t)((hsd->CSD[0] & 0xC0000000U) >> 30U);
 8007d76:	687b      	ldr	r3, [r7, #4]
 8007d78:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8007d7a:	0f9b      	lsrs	r3, r3, #30
 8007d7c:	b2da      	uxtb	r2, r3
 8007d7e:	683b      	ldr	r3, [r7, #0]
 8007d80:	701a      	strb	r2, [r3, #0]

  pCSD->SysSpecVersion = (uint8_t)((hsd->CSD[0] & 0x3C000000U) >> 26U);
 8007d82:	687b      	ldr	r3, [r7, #4]
 8007d84:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8007d86:	0e9b      	lsrs	r3, r3, #26
 8007d88:	b2db      	uxtb	r3, r3
 8007d8a:	f003 030f 	and.w	r3, r3, #15
 8007d8e:	b2da      	uxtb	r2, r3
 8007d90:	683b      	ldr	r3, [r7, #0]
 8007d92:	705a      	strb	r2, [r3, #1]

  pCSD->Reserved1 = (uint8_t)((hsd->CSD[0] & 0x03000000U) >> 24U);
 8007d94:	687b      	ldr	r3, [r7, #4]
 8007d96:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8007d98:	0e1b      	lsrs	r3, r3, #24
 8007d9a:	b2db      	uxtb	r3, r3
 8007d9c:	f003 0303 	and.w	r3, r3, #3
 8007da0:	b2da      	uxtb	r2, r3
 8007da2:	683b      	ldr	r3, [r7, #0]
 8007da4:	709a      	strb	r2, [r3, #2]

  pCSD->TAAC = (uint8_t)((hsd->CSD[0] & 0x00FF0000U) >> 16U);
 8007da6:	687b      	ldr	r3, [r7, #4]
 8007da8:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8007daa:	0c1b      	lsrs	r3, r3, #16
 8007dac:	b2da      	uxtb	r2, r3
 8007dae:	683b      	ldr	r3, [r7, #0]
 8007db0:	70da      	strb	r2, [r3, #3]

  pCSD->NSAC = (uint8_t)((hsd->CSD[0] & 0x0000FF00U) >> 8U);
 8007db2:	687b      	ldr	r3, [r7, #4]
 8007db4:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8007db6:	0a1b      	lsrs	r3, r3, #8
 8007db8:	b2da      	uxtb	r2, r3
 8007dba:	683b      	ldr	r3, [r7, #0]
 8007dbc:	711a      	strb	r2, [r3, #4]

  pCSD->MaxBusClkFrec = (uint8_t)(hsd->CSD[0] & 0x000000FFU);
 8007dbe:	687b      	ldr	r3, [r7, #4]
 8007dc0:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8007dc2:	b2da      	uxtb	r2, r3
 8007dc4:	683b      	ldr	r3, [r7, #0]
 8007dc6:	715a      	strb	r2, [r3, #5]

  pCSD->CardComdClasses = (uint16_t)((hsd->CSD[1] & 0xFFF00000U) >> 20U);
 8007dc8:	687b      	ldr	r3, [r7, #4]
 8007dca:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8007dcc:	0d1b      	lsrs	r3, r3, #20
 8007dce:	b29a      	uxth	r2, r3
 8007dd0:	683b      	ldr	r3, [r7, #0]
 8007dd2:	80da      	strh	r2, [r3, #6]

  pCSD->RdBlockLen = (uint8_t)((hsd->CSD[1] & 0x000F0000U) >> 16U);
 8007dd4:	687b      	ldr	r3, [r7, #4]
 8007dd6:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8007dd8:	0c1b      	lsrs	r3, r3, #16
 8007dda:	b2db      	uxtb	r3, r3
 8007ddc:	f003 030f 	and.w	r3, r3, #15
 8007de0:	b2da      	uxtb	r2, r3
 8007de2:	683b      	ldr	r3, [r7, #0]
 8007de4:	721a      	strb	r2, [r3, #8]

  pCSD->PartBlockRead   = (uint8_t)((hsd->CSD[1] & 0x00008000U) >> 15U);
 8007de6:	687b      	ldr	r3, [r7, #4]
 8007de8:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8007dea:	0bdb      	lsrs	r3, r3, #15
 8007dec:	b2db      	uxtb	r3, r3
 8007dee:	f003 0301 	and.w	r3, r3, #1
 8007df2:	b2da      	uxtb	r2, r3
 8007df4:	683b      	ldr	r3, [r7, #0]
 8007df6:	725a      	strb	r2, [r3, #9]

  pCSD->WrBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00004000U) >> 14U);
 8007df8:	687b      	ldr	r3, [r7, #4]
 8007dfa:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8007dfc:	0b9b      	lsrs	r3, r3, #14
 8007dfe:	b2db      	uxtb	r3, r3
 8007e00:	f003 0301 	and.w	r3, r3, #1
 8007e04:	b2da      	uxtb	r2, r3
 8007e06:	683b      	ldr	r3, [r7, #0]
 8007e08:	729a      	strb	r2, [r3, #10]

  pCSD->RdBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00002000U) >> 13U);
 8007e0a:	687b      	ldr	r3, [r7, #4]
 8007e0c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8007e0e:	0b5b      	lsrs	r3, r3, #13
 8007e10:	b2db      	uxtb	r3, r3
 8007e12:	f003 0301 	and.w	r3, r3, #1
 8007e16:	b2da      	uxtb	r2, r3
 8007e18:	683b      	ldr	r3, [r7, #0]
 8007e1a:	72da      	strb	r2, [r3, #11]

  pCSD->DSRImpl = (uint8_t)((hsd->CSD[1] & 0x00001000U) >> 12U);
 8007e1c:	687b      	ldr	r3, [r7, #4]
 8007e1e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8007e20:	0b1b      	lsrs	r3, r3, #12
 8007e22:	b2db      	uxtb	r3, r3
 8007e24:	f003 0301 	and.w	r3, r3, #1
 8007e28:	b2da      	uxtb	r2, r3
 8007e2a:	683b      	ldr	r3, [r7, #0]
 8007e2c:	731a      	strb	r2, [r3, #12]

  pCSD->Reserved2 = 0U; /*!< Reserved */
 8007e2e:	683b      	ldr	r3, [r7, #0]
 8007e30:	2200      	movs	r2, #0
 8007e32:	735a      	strb	r2, [r3, #13]

  if(hsd->SdCard.CardType == CARD_SDSC)
 8007e34:	687b      	ldr	r3, [r7, #4]
 8007e36:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007e38:	2b00      	cmp	r3, #0
 8007e3a:	d163      	bne.n	8007f04 <HAL_SD_GetCardCSD+0x198>
  {
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x000003FFU) << 2U) | ((hsd->CSD[2] & 0xC0000000U) >> 30U));
 8007e3c:	687b      	ldr	r3, [r7, #4]
 8007e3e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8007e40:	009a      	lsls	r2, r3, #2
 8007e42:	f640 73fc 	movw	r3, #4092	; 0xffc
 8007e46:	4013      	ands	r3, r2
 8007e48:	687a      	ldr	r2, [r7, #4]
 8007e4a:	6ed2      	ldr	r2, [r2, #108]	; 0x6c
 8007e4c:	0f92      	lsrs	r2, r2, #30
 8007e4e:	431a      	orrs	r2, r3
 8007e50:	683b      	ldr	r3, [r7, #0]
 8007e52:	611a      	str	r2, [r3, #16]

    pCSD->MaxRdCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x38000000U) >> 27U);
 8007e54:	687b      	ldr	r3, [r7, #4]
 8007e56:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8007e58:	0edb      	lsrs	r3, r3, #27
 8007e5a:	b2db      	uxtb	r3, r3
 8007e5c:	f003 0307 	and.w	r3, r3, #7
 8007e60:	b2da      	uxtb	r2, r3
 8007e62:	683b      	ldr	r3, [r7, #0]
 8007e64:	751a      	strb	r2, [r3, #20]

    pCSD->MaxRdCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x07000000U) >> 24U);
 8007e66:	687b      	ldr	r3, [r7, #4]
 8007e68:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8007e6a:	0e1b      	lsrs	r3, r3, #24
 8007e6c:	b2db      	uxtb	r3, r3
 8007e6e:	f003 0307 	and.w	r3, r3, #7
 8007e72:	b2da      	uxtb	r2, r3
 8007e74:	683b      	ldr	r3, [r7, #0]
 8007e76:	755a      	strb	r2, [r3, #21]

    pCSD->MaxWrCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x00E00000U) >> 21U);
 8007e78:	687b      	ldr	r3, [r7, #4]
 8007e7a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8007e7c:	0d5b      	lsrs	r3, r3, #21
 8007e7e:	b2db      	uxtb	r3, r3
 8007e80:	f003 0307 	and.w	r3, r3, #7
 8007e84:	b2da      	uxtb	r2, r3
 8007e86:	683b      	ldr	r3, [r7, #0]
 8007e88:	759a      	strb	r2, [r3, #22]

    pCSD->MaxWrCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x001C0000U) >> 18U);
 8007e8a:	687b      	ldr	r3, [r7, #4]
 8007e8c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8007e8e:	0c9b      	lsrs	r3, r3, #18
 8007e90:	b2db      	uxtb	r3, r3
 8007e92:	f003 0307 	and.w	r3, r3, #7
 8007e96:	b2da      	uxtb	r2, r3
 8007e98:	683b      	ldr	r3, [r7, #0]
 8007e9a:	75da      	strb	r2, [r3, #23]

    pCSD->DeviceSizeMul = (uint8_t)((hsd->CSD[2] & 0x00038000U) >> 15U);
 8007e9c:	687b      	ldr	r3, [r7, #4]
 8007e9e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8007ea0:	0bdb      	lsrs	r3, r3, #15
 8007ea2:	b2db      	uxtb	r3, r3
 8007ea4:	f003 0307 	and.w	r3, r3, #7
 8007ea8:	b2da      	uxtb	r2, r3
 8007eaa:	683b      	ldr	r3, [r7, #0]
 8007eac:	761a      	strb	r2, [r3, #24]

    hsd->SdCard.BlockNbr  = (pCSD->DeviceSize + 1U) ;
 8007eae:	683b      	ldr	r3, [r7, #0]
 8007eb0:	691b      	ldr	r3, [r3, #16]
 8007eb2:	1c5a      	adds	r2, r3, #1
 8007eb4:	687b      	ldr	r3, [r7, #4]
 8007eb6:	655a      	str	r2, [r3, #84]	; 0x54
    hsd->SdCard.BlockNbr *= (1UL << ((pCSD->DeviceSizeMul & 0x07U) + 2U));
 8007eb8:	683b      	ldr	r3, [r7, #0]
 8007eba:	7e1b      	ldrb	r3, [r3, #24]
 8007ebc:	b2db      	uxtb	r3, r3
 8007ebe:	f003 0307 	and.w	r3, r3, #7
 8007ec2:	3302      	adds	r3, #2
 8007ec4:	2201      	movs	r2, #1
 8007ec6:	fa02 f303 	lsl.w	r3, r2, r3
 8007eca:	687a      	ldr	r2, [r7, #4]
 8007ecc:	6d52      	ldr	r2, [r2, #84]	; 0x54
 8007ece:	fb03 f202 	mul.w	r2, r3, r2
 8007ed2:	687b      	ldr	r3, [r7, #4]
 8007ed4:	655a      	str	r2, [r3, #84]	; 0x54
    hsd->SdCard.BlockSize = (1UL << (pCSD->RdBlockLen & 0x0FU));
 8007ed6:	683b      	ldr	r3, [r7, #0]
 8007ed8:	7a1b      	ldrb	r3, [r3, #8]
 8007eda:	b2db      	uxtb	r3, r3
 8007edc:	f003 030f 	and.w	r3, r3, #15
 8007ee0:	2201      	movs	r2, #1
 8007ee2:	409a      	lsls	r2, r3
 8007ee4:	687b      	ldr	r3, [r7, #4]
 8007ee6:	659a      	str	r2, [r3, #88]	; 0x58

    hsd->SdCard.LogBlockNbr =  (hsd->SdCard.BlockNbr) * ((hsd->SdCard.BlockSize) / 512U);
 8007ee8:	687b      	ldr	r3, [r7, #4]
 8007eea:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007eec:	687a      	ldr	r2, [r7, #4]
 8007eee:	6d92      	ldr	r2, [r2, #88]	; 0x58
 8007ef0:	0a52      	lsrs	r2, r2, #9
 8007ef2:	fb03 f202 	mul.w	r2, r3, r2
 8007ef6:	687b      	ldr	r3, [r7, #4]
 8007ef8:	65da      	str	r2, [r3, #92]	; 0x5c
    hsd->SdCard.LogBlockSize = 512U;
 8007efa:	687b      	ldr	r3, [r7, #4]
 8007efc:	f44f 7200 	mov.w	r2, #512	; 0x200
 8007f00:	661a      	str	r2, [r3, #96]	; 0x60
 8007f02:	e031      	b.n	8007f68 <HAL_SD_GetCardCSD+0x1fc>
  }
  else if(hsd->SdCard.CardType == CARD_SDHC_SDXC)
 8007f04:	687b      	ldr	r3, [r7, #4]
 8007f06:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007f08:	2b01      	cmp	r3, #1
 8007f0a:	d11d      	bne.n	8007f48 <HAL_SD_GetCardCSD+0x1dc>
  {
    /* Byte 7 */
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x0000003FU) << 16U) | ((hsd->CSD[2] & 0xFFFF0000U) >> 16U));
 8007f0c:	687b      	ldr	r3, [r7, #4]
 8007f0e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8007f10:	041b      	lsls	r3, r3, #16
 8007f12:	f403 127c 	and.w	r2, r3, #4128768	; 0x3f0000
 8007f16:	687b      	ldr	r3, [r7, #4]
 8007f18:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8007f1a:	0c1b      	lsrs	r3, r3, #16
 8007f1c:	431a      	orrs	r2, r3
 8007f1e:	683b      	ldr	r3, [r7, #0]
 8007f20:	611a      	str	r2, [r3, #16]

    hsd->SdCard.BlockNbr = ((pCSD->DeviceSize + 1U) * 1024U);
 8007f22:	683b      	ldr	r3, [r7, #0]
 8007f24:	691b      	ldr	r3, [r3, #16]
 8007f26:	3301      	adds	r3, #1
 8007f28:	029a      	lsls	r2, r3, #10
 8007f2a:	687b      	ldr	r3, [r7, #4]
 8007f2c:	655a      	str	r2, [r3, #84]	; 0x54
    hsd->SdCard.LogBlockNbr = hsd->SdCard.BlockNbr;
 8007f2e:	687b      	ldr	r3, [r7, #4]
 8007f30:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8007f32:	687b      	ldr	r3, [r7, #4]
 8007f34:	65da      	str	r2, [r3, #92]	; 0x5c
    hsd->SdCard.BlockSize = 512U;
 8007f36:	687b      	ldr	r3, [r7, #4]
 8007f38:	f44f 7200 	mov.w	r2, #512	; 0x200
 8007f3c:	659a      	str	r2, [r3, #88]	; 0x58
    hsd->SdCard.LogBlockSize = hsd->SdCard.BlockSize;
 8007f3e:	687b      	ldr	r3, [r7, #4]
 8007f40:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8007f42:	687b      	ldr	r3, [r7, #4]
 8007f44:	661a      	str	r2, [r3, #96]	; 0x60
 8007f46:	e00f      	b.n	8007f68 <HAL_SD_GetCardCSD+0x1fc>
  }
  else
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8007f48:	687b      	ldr	r3, [r7, #4]
 8007f4a:	681b      	ldr	r3, [r3, #0]
 8007f4c:	4a58      	ldr	r2, [pc, #352]	; (80080b0 <HAL_SD_GetCardCSD+0x344>)
 8007f4e:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8007f50:	687b      	ldr	r3, [r7, #4]
 8007f52:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007f54:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8007f58:	687b      	ldr	r3, [r7, #4]
 8007f5a:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->State = HAL_SD_STATE_READY;
 8007f5c:	687b      	ldr	r3, [r7, #4]
 8007f5e:	2201      	movs	r2, #1
 8007f60:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    return HAL_ERROR;
 8007f64:	2301      	movs	r3, #1
 8007f66:	e09d      	b.n	80080a4 <HAL_SD_GetCardCSD+0x338>
  }

  pCSD->EraseGrSize = (uint8_t)((hsd->CSD[2] & 0x00004000U) >> 14U);
 8007f68:	687b      	ldr	r3, [r7, #4]
 8007f6a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8007f6c:	0b9b      	lsrs	r3, r3, #14
 8007f6e:	b2db      	uxtb	r3, r3
 8007f70:	f003 0301 	and.w	r3, r3, #1
 8007f74:	b2da      	uxtb	r2, r3
 8007f76:	683b      	ldr	r3, [r7, #0]
 8007f78:	765a      	strb	r2, [r3, #25]

  pCSD->EraseGrMul = (uint8_t)((hsd->CSD[2] & 0x00003F80U) >> 7U);
 8007f7a:	687b      	ldr	r3, [r7, #4]
 8007f7c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8007f7e:	09db      	lsrs	r3, r3, #7
 8007f80:	b2db      	uxtb	r3, r3
 8007f82:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007f86:	b2da      	uxtb	r2, r3
 8007f88:	683b      	ldr	r3, [r7, #0]
 8007f8a:	769a      	strb	r2, [r3, #26]

  pCSD->WrProtectGrSize = (uint8_t)(hsd->CSD[2] & 0x0000007FU);
 8007f8c:	687b      	ldr	r3, [r7, #4]
 8007f8e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8007f90:	b2db      	uxtb	r3, r3
 8007f92:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007f96:	b2da      	uxtb	r2, r3
 8007f98:	683b      	ldr	r3, [r7, #0]
 8007f9a:	76da      	strb	r2, [r3, #27]

  pCSD->WrProtectGrEnable = (uint8_t)((hsd->CSD[3] & 0x80000000U) >> 31U);
 8007f9c:	687b      	ldr	r3, [r7, #4]
 8007f9e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007fa0:	0fdb      	lsrs	r3, r3, #31
 8007fa2:	b2da      	uxtb	r2, r3
 8007fa4:	683b      	ldr	r3, [r7, #0]
 8007fa6:	771a      	strb	r2, [r3, #28]

  pCSD->ManDeflECC = (uint8_t)((hsd->CSD[3] & 0x60000000U) >> 29U);
 8007fa8:	687b      	ldr	r3, [r7, #4]
 8007faa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007fac:	0f5b      	lsrs	r3, r3, #29
 8007fae:	b2db      	uxtb	r3, r3
 8007fb0:	f003 0303 	and.w	r3, r3, #3
 8007fb4:	b2da      	uxtb	r2, r3
 8007fb6:	683b      	ldr	r3, [r7, #0]
 8007fb8:	775a      	strb	r2, [r3, #29]

  pCSD->WrSpeedFact = (uint8_t)((hsd->CSD[3] & 0x1C000000U) >> 26U);
 8007fba:	687b      	ldr	r3, [r7, #4]
 8007fbc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007fbe:	0e9b      	lsrs	r3, r3, #26
 8007fc0:	b2db      	uxtb	r3, r3
 8007fc2:	f003 0307 	and.w	r3, r3, #7
 8007fc6:	b2da      	uxtb	r2, r3
 8007fc8:	683b      	ldr	r3, [r7, #0]
 8007fca:	779a      	strb	r2, [r3, #30]

  pCSD->MaxWrBlockLen= (uint8_t)((hsd->CSD[3] & 0x03C00000U) >> 22U);
 8007fcc:	687b      	ldr	r3, [r7, #4]
 8007fce:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007fd0:	0d9b      	lsrs	r3, r3, #22
 8007fd2:	b2db      	uxtb	r3, r3
 8007fd4:	f003 030f 	and.w	r3, r3, #15
 8007fd8:	b2da      	uxtb	r2, r3
 8007fda:	683b      	ldr	r3, [r7, #0]
 8007fdc:	77da      	strb	r2, [r3, #31]

  pCSD->WriteBlockPaPartial = (uint8_t)((hsd->CSD[3] & 0x00200000U) >> 21U);
 8007fde:	687b      	ldr	r3, [r7, #4]
 8007fe0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007fe2:	0d5b      	lsrs	r3, r3, #21
 8007fe4:	b2db      	uxtb	r3, r3
 8007fe6:	f003 0301 	and.w	r3, r3, #1
 8007fea:	b2da      	uxtb	r2, r3
 8007fec:	683b      	ldr	r3, [r7, #0]
 8007fee:	f883 2020 	strb.w	r2, [r3, #32]

  pCSD->Reserved3 = 0;
 8007ff2:	683b      	ldr	r3, [r7, #0]
 8007ff4:	2200      	movs	r2, #0
 8007ff6:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  pCSD->ContentProtectAppli = (uint8_t)((hsd->CSD[3] & 0x00010000U) >> 16U);
 8007ffa:	687b      	ldr	r3, [r7, #4]
 8007ffc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007ffe:	0c1b      	lsrs	r3, r3, #16
 8008000:	b2db      	uxtb	r3, r3
 8008002:	f003 0301 	and.w	r3, r3, #1
 8008006:	b2da      	uxtb	r2, r3
 8008008:	683b      	ldr	r3, [r7, #0]
 800800a:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22

  pCSD->FileFormatGroup = (uint8_t)((hsd->CSD[3] & 0x00008000U) >> 15U);
 800800e:	687b      	ldr	r3, [r7, #4]
 8008010:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008012:	0bdb      	lsrs	r3, r3, #15
 8008014:	b2db      	uxtb	r3, r3
 8008016:	f003 0301 	and.w	r3, r3, #1
 800801a:	b2da      	uxtb	r2, r3
 800801c:	683b      	ldr	r3, [r7, #0]
 800801e:	f883 2023 	strb.w	r2, [r3, #35]	; 0x23

  pCSD->CopyFlag = (uint8_t)((hsd->CSD[3] & 0x00004000U) >> 14U);
 8008022:	687b      	ldr	r3, [r7, #4]
 8008024:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008026:	0b9b      	lsrs	r3, r3, #14
 8008028:	b2db      	uxtb	r3, r3
 800802a:	f003 0301 	and.w	r3, r3, #1
 800802e:	b2da      	uxtb	r2, r3
 8008030:	683b      	ldr	r3, [r7, #0]
 8008032:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  pCSD->PermWrProtect = (uint8_t)((hsd->CSD[3] & 0x00002000U) >> 13U);
 8008036:	687b      	ldr	r3, [r7, #4]
 8008038:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800803a:	0b5b      	lsrs	r3, r3, #13
 800803c:	b2db      	uxtb	r3, r3
 800803e:	f003 0301 	and.w	r3, r3, #1
 8008042:	b2da      	uxtb	r2, r3
 8008044:	683b      	ldr	r3, [r7, #0]
 8008046:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  pCSD->TempWrProtect = (uint8_t)((hsd->CSD[3] & 0x00001000U) >> 12U);
 800804a:	687b      	ldr	r3, [r7, #4]
 800804c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800804e:	0b1b      	lsrs	r3, r3, #12
 8008050:	b2db      	uxtb	r3, r3
 8008052:	f003 0301 	and.w	r3, r3, #1
 8008056:	b2da      	uxtb	r2, r3
 8008058:	683b      	ldr	r3, [r7, #0]
 800805a:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26

  pCSD->FileFormat = (uint8_t)((hsd->CSD[3] & 0x00000C00U) >> 10U);
 800805e:	687b      	ldr	r3, [r7, #4]
 8008060:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008062:	0a9b      	lsrs	r3, r3, #10
 8008064:	b2db      	uxtb	r3, r3
 8008066:	f003 0303 	and.w	r3, r3, #3
 800806a:	b2da      	uxtb	r2, r3
 800806c:	683b      	ldr	r3, [r7, #0]
 800806e:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27

  pCSD->ECC= (uint8_t)((hsd->CSD[3] & 0x00000300U) >> 8U);
 8008072:	687b      	ldr	r3, [r7, #4]
 8008074:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008076:	0a1b      	lsrs	r3, r3, #8
 8008078:	b2db      	uxtb	r3, r3
 800807a:	f003 0303 	and.w	r3, r3, #3
 800807e:	b2da      	uxtb	r2, r3
 8008080:	683b      	ldr	r3, [r7, #0]
 8008082:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28

  pCSD->CSD_CRC = (uint8_t)((hsd->CSD[3] & 0x000000FEU) >> 1U);
 8008086:	687b      	ldr	r3, [r7, #4]
 8008088:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800808a:	085b      	lsrs	r3, r3, #1
 800808c:	b2db      	uxtb	r3, r3
 800808e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8008092:	b2da      	uxtb	r2, r3
 8008094:	683b      	ldr	r3, [r7, #0]
 8008096:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29

  pCSD->Reserved4 = 1;
 800809a:	683b      	ldr	r3, [r7, #0]
 800809c:	2201      	movs	r2, #1
 800809e:	f883 202a 	strb.w	r2, [r3, #42]	; 0x2a

  return HAL_OK;
 80080a2:	2300      	movs	r3, #0
}
 80080a4:	4618      	mov	r0, r3
 80080a6:	370c      	adds	r7, #12
 80080a8:	46bd      	mov	sp, r7
 80080aa:	bc80      	pop	{r7}
 80080ac:	4770      	bx	lr
 80080ae:	bf00      	nop
 80080b0:	004005ff 	.word	0x004005ff

080080b4 <HAL_SD_GetCardInfo>:
  * @param  pCardInfo: Pointer to the HAL_SD_CardInfoTypeDef structure that
  *         will contain the SD card status information
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardInfo(SD_HandleTypeDef *hsd, HAL_SD_CardInfoTypeDef *pCardInfo)
{
 80080b4:	b480      	push	{r7}
 80080b6:	b083      	sub	sp, #12
 80080b8:	af00      	add	r7, sp, #0
 80080ba:	6078      	str	r0, [r7, #4]
 80080bc:	6039      	str	r1, [r7, #0]
  pCardInfo->CardType     = (uint32_t)(hsd->SdCard.CardType);
 80080be:	687b      	ldr	r3, [r7, #4]
 80080c0:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80080c2:	683b      	ldr	r3, [r7, #0]
 80080c4:	601a      	str	r2, [r3, #0]
  pCardInfo->CardVersion  = (uint32_t)(hsd->SdCard.CardVersion);
 80080c6:	687b      	ldr	r3, [r7, #4]
 80080c8:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80080ca:	683b      	ldr	r3, [r7, #0]
 80080cc:	605a      	str	r2, [r3, #4]
  pCardInfo->Class        = (uint32_t)(hsd->SdCard.Class);
 80080ce:	687b      	ldr	r3, [r7, #4]
 80080d0:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80080d2:	683b      	ldr	r3, [r7, #0]
 80080d4:	609a      	str	r2, [r3, #8]
  pCardInfo->RelCardAdd   = (uint32_t)(hsd->SdCard.RelCardAdd);
 80080d6:	687b      	ldr	r3, [r7, #4]
 80080d8:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80080da:	683b      	ldr	r3, [r7, #0]
 80080dc:	60da      	str	r2, [r3, #12]
  pCardInfo->BlockNbr     = (uint32_t)(hsd->SdCard.BlockNbr);
 80080de:	687b      	ldr	r3, [r7, #4]
 80080e0:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80080e2:	683b      	ldr	r3, [r7, #0]
 80080e4:	611a      	str	r2, [r3, #16]
  pCardInfo->BlockSize    = (uint32_t)(hsd->SdCard.BlockSize);
 80080e6:	687b      	ldr	r3, [r7, #4]
 80080e8:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 80080ea:	683b      	ldr	r3, [r7, #0]
 80080ec:	615a      	str	r2, [r3, #20]
  pCardInfo->LogBlockNbr  = (uint32_t)(hsd->SdCard.LogBlockNbr);
 80080ee:	687b      	ldr	r3, [r7, #4]
 80080f0:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80080f2:	683b      	ldr	r3, [r7, #0]
 80080f4:	619a      	str	r2, [r3, #24]
  pCardInfo->LogBlockSize = (uint32_t)(hsd->SdCard.LogBlockSize);
 80080f6:	687b      	ldr	r3, [r7, #4]
 80080f8:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80080fa:	683b      	ldr	r3, [r7, #0]
 80080fc:	61da      	str	r2, [r3, #28]

  return HAL_OK;
 80080fe:	2300      	movs	r3, #0
}
 8008100:	4618      	mov	r0, r3
 8008102:	370c      	adds	r7, #12
 8008104:	46bd      	mov	sp, r7
 8008106:	bc80      	pop	{r7}
 8008108:	4770      	bx	lr
	...

0800810c <HAL_SD_ConfigWideBusOperation>:
  *            @arg SDIO_BUS_WIDE_4B: 4-bit data transfer
  *            @arg SDIO_BUS_WIDE_1B: 1-bit data transfer
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ConfigWideBusOperation(SD_HandleTypeDef *hsd, uint32_t WideMode)
{
 800810c:	b5b0      	push	{r4, r5, r7, lr}
 800810e:	b08e      	sub	sp, #56	; 0x38
 8008110:	af04      	add	r7, sp, #16
 8008112:	6078      	str	r0, [r7, #4]
 8008114:	6039      	str	r1, [r7, #0]
  SDIO_InitTypeDef Init;
  uint32_t errorstate;
  HAL_StatusTypeDef status = HAL_OK;
 8008116:	2300      	movs	r3, #0
 8008118:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

  /* Check the parameters */
  assert_param(IS_SDIO_BUS_WIDE(WideMode));

  /* Change State */
  hsd->State = HAL_SD_STATE_BUSY;
 800811c:	687b      	ldr	r3, [r7, #4]
 800811e:	2203      	movs	r2, #3
 8008120:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  if(hsd->SdCard.CardType != CARD_SECURED)
 8008124:	687b      	ldr	r3, [r7, #4]
 8008126:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008128:	2b03      	cmp	r3, #3
 800812a:	d02e      	beq.n	800818a <HAL_SD_ConfigWideBusOperation+0x7e>
  {
    if(WideMode == SDIO_BUS_WIDE_8B)
 800812c:	683b      	ldr	r3, [r7, #0]
 800812e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008132:	d106      	bne.n	8008142 <HAL_SD_ConfigWideBusOperation+0x36>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8008134:	687b      	ldr	r3, [r7, #4]
 8008136:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008138:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 800813c:	687b      	ldr	r3, [r7, #4]
 800813e:	639a      	str	r2, [r3, #56]	; 0x38
 8008140:	e029      	b.n	8008196 <HAL_SD_ConfigWideBusOperation+0x8a>
    }
    else if(WideMode == SDIO_BUS_WIDE_4B)
 8008142:	683b      	ldr	r3, [r7, #0]
 8008144:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8008148:	d10a      	bne.n	8008160 <HAL_SD_ConfigWideBusOperation+0x54>
    {
      errorstate = SD_WideBus_Enable(hsd);
 800814a:	6878      	ldr	r0, [r7, #4]
 800814c:	f000 fa1c 	bl	8008588 <SD_WideBus_Enable>
 8008150:	6238      	str	r0, [r7, #32]

      hsd->ErrorCode |= errorstate;
 8008152:	687b      	ldr	r3, [r7, #4]
 8008154:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8008156:	6a3b      	ldr	r3, [r7, #32]
 8008158:	431a      	orrs	r2, r3
 800815a:	687b      	ldr	r3, [r7, #4]
 800815c:	639a      	str	r2, [r3, #56]	; 0x38
 800815e:	e01a      	b.n	8008196 <HAL_SD_ConfigWideBusOperation+0x8a>
    }
    else if(WideMode == SDIO_BUS_WIDE_1B)
 8008160:	683b      	ldr	r3, [r7, #0]
 8008162:	2b00      	cmp	r3, #0
 8008164:	d10a      	bne.n	800817c <HAL_SD_ConfigWideBusOperation+0x70>
    {
      errorstate = SD_WideBus_Disable(hsd);
 8008166:	6878      	ldr	r0, [r7, #4]
 8008168:	f000 fa59 	bl	800861e <SD_WideBus_Disable>
 800816c:	6238      	str	r0, [r7, #32]

      hsd->ErrorCode |= errorstate;
 800816e:	687b      	ldr	r3, [r7, #4]
 8008170:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8008172:	6a3b      	ldr	r3, [r7, #32]
 8008174:	431a      	orrs	r2, r3
 8008176:	687b      	ldr	r3, [r7, #4]
 8008178:	639a      	str	r2, [r3, #56]	; 0x38
 800817a:	e00c      	b.n	8008196 <HAL_SD_ConfigWideBusOperation+0x8a>
    }
    else
    {
      /* WideMode is not a valid argument*/
      hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 800817c:	687b      	ldr	r3, [r7, #4]
 800817e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008180:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 8008184:	687b      	ldr	r3, [r7, #4]
 8008186:	639a      	str	r2, [r3, #56]	; 0x38
 8008188:	e005      	b.n	8008196 <HAL_SD_ConfigWideBusOperation+0x8a>
    }
  }
  else
  {
    /* MMC Card does not support this feature */
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800818a:	687b      	ldr	r3, [r7, #4]
 800818c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800818e:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8008192:	687b      	ldr	r3, [r7, #4]
 8008194:	639a      	str	r2, [r3, #56]	; 0x38
  }

  if(hsd->ErrorCode != HAL_SD_ERROR_NONE)
 8008196:	687b      	ldr	r3, [r7, #4]
 8008198:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800819a:	2b00      	cmp	r3, #0
 800819c:	d00b      	beq.n	80081b6 <HAL_SD_ConfigWideBusOperation+0xaa>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800819e:	687b      	ldr	r3, [r7, #4]
 80081a0:	681b      	ldr	r3, [r3, #0]
 80081a2:	4a26      	ldr	r2, [pc, #152]	; (800823c <HAL_SD_ConfigWideBusOperation+0x130>)
 80081a4:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->State = HAL_SD_STATE_READY;
 80081a6:	687b      	ldr	r3, [r7, #4]
 80081a8:	2201      	movs	r2, #1
 80081aa:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    status = HAL_ERROR;
 80081ae:	2301      	movs	r3, #1
 80081b0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 80081b4:	e01f      	b.n	80081f6 <HAL_SD_ConfigWideBusOperation+0xea>
  }
  else
  {
    /* Configure the SDIO peripheral */
    Init.ClockEdge           = hsd->Init.ClockEdge;
 80081b6:	687b      	ldr	r3, [r7, #4]
 80081b8:	685b      	ldr	r3, [r3, #4]
 80081ba:	60bb      	str	r3, [r7, #8]
    Init.ClockBypass         = hsd->Init.ClockBypass;
 80081bc:	687b      	ldr	r3, [r7, #4]
 80081be:	689b      	ldr	r3, [r3, #8]
 80081c0:	60fb      	str	r3, [r7, #12]
    Init.ClockPowerSave      = hsd->Init.ClockPowerSave;
 80081c2:	687b      	ldr	r3, [r7, #4]
 80081c4:	68db      	ldr	r3, [r3, #12]
 80081c6:	613b      	str	r3, [r7, #16]
    Init.BusWide             = WideMode;
 80081c8:	683b      	ldr	r3, [r7, #0]
 80081ca:	617b      	str	r3, [r7, #20]
    Init.HardwareFlowControl = hsd->Init.HardwareFlowControl;
 80081cc:	687b      	ldr	r3, [r7, #4]
 80081ce:	695b      	ldr	r3, [r3, #20]
 80081d0:	61bb      	str	r3, [r7, #24]
    Init.ClockDiv            = hsd->Init.ClockDiv;
 80081d2:	687b      	ldr	r3, [r7, #4]
 80081d4:	699b      	ldr	r3, [r3, #24]
 80081d6:	61fb      	str	r3, [r7, #28]
    (void)SDIO_Init(hsd->Instance, Init);
 80081d8:	687b      	ldr	r3, [r7, #4]
 80081da:	681d      	ldr	r5, [r3, #0]
 80081dc:	466c      	mov	r4, sp
 80081de:	f107 0314 	add.w	r3, r7, #20
 80081e2:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 80081e6:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 80081ea:	f107 0308 	add.w	r3, r7, #8
 80081ee:	cb0e      	ldmia	r3, {r1, r2, r3}
 80081f0:	4628      	mov	r0, r5
 80081f2:	f001 fb23 	bl	800983c <SDIO_Init>
  }

  /* Set Block Size for Card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 80081f6:	687b      	ldr	r3, [r7, #4]
 80081f8:	681b      	ldr	r3, [r3, #0]
 80081fa:	f44f 7100 	mov.w	r1, #512	; 0x200
 80081fe:	4618      	mov	r0, r3
 8008200:	f001 fbee 	bl	80099e0 <SDMMC_CmdBlockLength>
 8008204:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 8008206:	6a3b      	ldr	r3, [r7, #32]
 8008208:	2b00      	cmp	r3, #0
 800820a:	d00c      	beq.n	8008226 <HAL_SD_ConfigWideBusOperation+0x11a>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800820c:	687b      	ldr	r3, [r7, #4]
 800820e:	681b      	ldr	r3, [r3, #0]
 8008210:	4a0a      	ldr	r2, [pc, #40]	; (800823c <HAL_SD_ConfigWideBusOperation+0x130>)
 8008212:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->ErrorCode |= errorstate;
 8008214:	687b      	ldr	r3, [r7, #4]
 8008216:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8008218:	6a3b      	ldr	r3, [r7, #32]
 800821a:	431a      	orrs	r2, r3
 800821c:	687b      	ldr	r3, [r7, #4]
 800821e:	639a      	str	r2, [r3, #56]	; 0x38
    status = HAL_ERROR;
 8008220:	2301      	movs	r3, #1
 8008222:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Change State */
  hsd->State = HAL_SD_STATE_READY;
 8008226:	687b      	ldr	r3, [r7, #4]
 8008228:	2201      	movs	r2, #1
 800822a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  return status;
 800822e:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 8008232:	4618      	mov	r0, r3
 8008234:	3728      	adds	r7, #40	; 0x28
 8008236:	46bd      	mov	sp, r7
 8008238:	bdb0      	pop	{r4, r5, r7, pc}
 800823a:	bf00      	nop
 800823c:	004005ff 	.word	0x004005ff

08008240 <HAL_SD_GetCardState>:
  * @brief  Gets the current sd card data state.
  * @param  hsd: pointer to SD handle
  * @retval Card state
  */
HAL_SD_CardStateTypeDef HAL_SD_GetCardState(SD_HandleTypeDef *hsd)
{
 8008240:	b580      	push	{r7, lr}
 8008242:	b086      	sub	sp, #24
 8008244:	af00      	add	r7, sp, #0
 8008246:	6078      	str	r0, [r7, #4]
  uint32_t cardstate;
  uint32_t errorstate;
  uint32_t resp1 = 0;
 8008248:	2300      	movs	r3, #0
 800824a:	60fb      	str	r3, [r7, #12]

  errorstate = SD_SendStatus(hsd, &resp1);
 800824c:	f107 030c 	add.w	r3, r7, #12
 8008250:	4619      	mov	r1, r3
 8008252:	6878      	ldr	r0, [r7, #4]
 8008254:	f000 f970 	bl	8008538 <SD_SendStatus>
 8008258:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 800825a:	697b      	ldr	r3, [r7, #20]
 800825c:	2b00      	cmp	r3, #0
 800825e:	d005      	beq.n	800826c <HAL_SD_GetCardState+0x2c>
  {
    hsd->ErrorCode |= errorstate;
 8008260:	687b      	ldr	r3, [r7, #4]
 8008262:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8008264:	697b      	ldr	r3, [r7, #20]
 8008266:	431a      	orrs	r2, r3
 8008268:	687b      	ldr	r3, [r7, #4]
 800826a:	639a      	str	r2, [r3, #56]	; 0x38
  }

  cardstate = ((resp1 >> 9U) & 0x0FU);
 800826c:	68fb      	ldr	r3, [r7, #12]
 800826e:	0a5b      	lsrs	r3, r3, #9
 8008270:	f003 030f 	and.w	r3, r3, #15
 8008274:	613b      	str	r3, [r7, #16]

  return (HAL_SD_CardStateTypeDef)cardstate;
 8008276:	693b      	ldr	r3, [r7, #16]
}
 8008278:	4618      	mov	r0, r3
 800827a:	3718      	adds	r7, #24
 800827c:	46bd      	mov	sp, r7
 800827e:	bd80      	pop	{r7, pc}

08008280 <SD_InitCard>:
  * @brief  Initializes the sd card.
  * @param  hsd: Pointer to SD handle
  * @retval SD Card error state
  */
static uint32_t SD_InitCard(SD_HandleTypeDef *hsd)
{
 8008280:	b5b0      	push	{r4, r5, r7, lr}
 8008282:	b094      	sub	sp, #80	; 0x50
 8008284:	af04      	add	r7, sp, #16
 8008286:	6078      	str	r0, [r7, #4]
  HAL_SD_CardCSDTypeDef CSD;
  uint32_t errorstate;
  uint16_t sd_rca = 1U;
 8008288:	2301      	movs	r3, #1
 800828a:	81fb      	strh	r3, [r7, #14]

  /* Check the power State */
  if(SDIO_GetPowerState(hsd->Instance) == 0U)
 800828c:	687b      	ldr	r3, [r7, #4]
 800828e:	681b      	ldr	r3, [r3, #0]
 8008290:	4618      	mov	r0, r3
 8008292:	f001 fb26 	bl	80098e2 <SDIO_GetPowerState>
 8008296:	4603      	mov	r3, r0
 8008298:	2b00      	cmp	r3, #0
 800829a:	d102      	bne.n	80082a2 <SD_InitCard+0x22>
  {
    /* Power off */
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 800829c:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 80082a0:	e0b8      	b.n	8008414 <SD_InitCard+0x194>
  }

  if(hsd->SdCard.CardType != CARD_SECURED)
 80082a2:	687b      	ldr	r3, [r7, #4]
 80082a4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80082a6:	2b03      	cmp	r3, #3
 80082a8:	d02f      	beq.n	800830a <SD_InitCard+0x8a>
  {
    /* Send CMD2 ALL_SEND_CID */
    errorstate = SDMMC_CmdSendCID(hsd->Instance);
 80082aa:	687b      	ldr	r3, [r7, #4]
 80082ac:	681b      	ldr	r3, [r3, #0]
 80082ae:	4618      	mov	r0, r3
 80082b0:	f001 fd4a 	bl	8009d48 <SDMMC_CmdSendCID>
 80082b4:	63f8      	str	r0, [r7, #60]	; 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 80082b6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80082b8:	2b00      	cmp	r3, #0
 80082ba:	d001      	beq.n	80082c0 <SD_InitCard+0x40>
    {
      return errorstate;
 80082bc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80082be:	e0a9      	b.n	8008414 <SD_InitCard+0x194>
    }
    else
    {
      /* Get Card identification number data */
      hsd->CID[0U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 80082c0:	687b      	ldr	r3, [r7, #4]
 80082c2:	681b      	ldr	r3, [r3, #0]
 80082c4:	2100      	movs	r1, #0
 80082c6:	4618      	mov	r0, r3
 80082c8:	f001 fb4d 	bl	8009966 <SDIO_GetResponse>
 80082cc:	4602      	mov	r2, r0
 80082ce:	687b      	ldr	r3, [r7, #4]
 80082d0:	675a      	str	r2, [r3, #116]	; 0x74
      hsd->CID[1U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP2);
 80082d2:	687b      	ldr	r3, [r7, #4]
 80082d4:	681b      	ldr	r3, [r3, #0]
 80082d6:	2104      	movs	r1, #4
 80082d8:	4618      	mov	r0, r3
 80082da:	f001 fb44 	bl	8009966 <SDIO_GetResponse>
 80082de:	4602      	mov	r2, r0
 80082e0:	687b      	ldr	r3, [r7, #4]
 80082e2:	679a      	str	r2, [r3, #120]	; 0x78
      hsd->CID[2U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP3);
 80082e4:	687b      	ldr	r3, [r7, #4]
 80082e6:	681b      	ldr	r3, [r3, #0]
 80082e8:	2108      	movs	r1, #8
 80082ea:	4618      	mov	r0, r3
 80082ec:	f001 fb3b 	bl	8009966 <SDIO_GetResponse>
 80082f0:	4602      	mov	r2, r0
 80082f2:	687b      	ldr	r3, [r7, #4]
 80082f4:	67da      	str	r2, [r3, #124]	; 0x7c
      hsd->CID[3U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP4);
 80082f6:	687b      	ldr	r3, [r7, #4]
 80082f8:	681b      	ldr	r3, [r3, #0]
 80082fa:	210c      	movs	r1, #12
 80082fc:	4618      	mov	r0, r3
 80082fe:	f001 fb32 	bl	8009966 <SDIO_GetResponse>
 8008302:	4602      	mov	r2, r0
 8008304:	687b      	ldr	r3, [r7, #4]
 8008306:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }
  }

  if(hsd->SdCard.CardType != CARD_SECURED)
 800830a:	687b      	ldr	r3, [r7, #4]
 800830c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800830e:	2b03      	cmp	r3, #3
 8008310:	d00d      	beq.n	800832e <SD_InitCard+0xae>
  {
    /* Send CMD3 SET_REL_ADDR with argument 0 */
    /* SD Card publishes its RCA. */
    errorstate = SDMMC_CmdSetRelAdd(hsd->Instance, &sd_rca);
 8008312:	687b      	ldr	r3, [r7, #4]
 8008314:	681b      	ldr	r3, [r3, #0]
 8008316:	f107 020e 	add.w	r2, r7, #14
 800831a:	4611      	mov	r1, r2
 800831c:	4618      	mov	r0, r3
 800831e:	f001 fd50 	bl	8009dc2 <SDMMC_CmdSetRelAdd>
 8008322:	63f8      	str	r0, [r7, #60]	; 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 8008324:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008326:	2b00      	cmp	r3, #0
 8008328:	d001      	beq.n	800832e <SD_InitCard+0xae>
    {
      return errorstate;
 800832a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800832c:	e072      	b.n	8008414 <SD_InitCard+0x194>
    }
  }
  if(hsd->SdCard.CardType != CARD_SECURED)
 800832e:	687b      	ldr	r3, [r7, #4]
 8008330:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008332:	2b03      	cmp	r3, #3
 8008334:	d036      	beq.n	80083a4 <SD_InitCard+0x124>
  {
    /* Get the SD card RCA */
    hsd->SdCard.RelCardAdd = sd_rca;
 8008336:	89fb      	ldrh	r3, [r7, #14]
 8008338:	461a      	mov	r2, r3
 800833a:	687b      	ldr	r3, [r7, #4]
 800833c:	651a      	str	r2, [r3, #80]	; 0x50

    /* Send CMD9 SEND_CSD with argument as card's RCA */
    errorstate = SDMMC_CmdSendCSD(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800833e:	687b      	ldr	r3, [r7, #4]
 8008340:	681a      	ldr	r2, [r3, #0]
 8008342:	687b      	ldr	r3, [r7, #4]
 8008344:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008346:	041b      	lsls	r3, r3, #16
 8008348:	4619      	mov	r1, r3
 800834a:	4610      	mov	r0, r2
 800834c:	f001 fd1a 	bl	8009d84 <SDMMC_CmdSendCSD>
 8008350:	63f8      	str	r0, [r7, #60]	; 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 8008352:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008354:	2b00      	cmp	r3, #0
 8008356:	d001      	beq.n	800835c <SD_InitCard+0xdc>
    {
      return errorstate;
 8008358:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800835a:	e05b      	b.n	8008414 <SD_InitCard+0x194>
    }
    else
    {
      /* Get Card Specific Data */
      hsd->CSD[0U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 800835c:	687b      	ldr	r3, [r7, #4]
 800835e:	681b      	ldr	r3, [r3, #0]
 8008360:	2100      	movs	r1, #0
 8008362:	4618      	mov	r0, r3
 8008364:	f001 faff 	bl	8009966 <SDIO_GetResponse>
 8008368:	4602      	mov	r2, r0
 800836a:	687b      	ldr	r3, [r7, #4]
 800836c:	665a      	str	r2, [r3, #100]	; 0x64
      hsd->CSD[1U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP2);
 800836e:	687b      	ldr	r3, [r7, #4]
 8008370:	681b      	ldr	r3, [r3, #0]
 8008372:	2104      	movs	r1, #4
 8008374:	4618      	mov	r0, r3
 8008376:	f001 faf6 	bl	8009966 <SDIO_GetResponse>
 800837a:	4602      	mov	r2, r0
 800837c:	687b      	ldr	r3, [r7, #4]
 800837e:	669a      	str	r2, [r3, #104]	; 0x68
      hsd->CSD[2U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP3);
 8008380:	687b      	ldr	r3, [r7, #4]
 8008382:	681b      	ldr	r3, [r3, #0]
 8008384:	2108      	movs	r1, #8
 8008386:	4618      	mov	r0, r3
 8008388:	f001 faed 	bl	8009966 <SDIO_GetResponse>
 800838c:	4602      	mov	r2, r0
 800838e:	687b      	ldr	r3, [r7, #4]
 8008390:	66da      	str	r2, [r3, #108]	; 0x6c
      hsd->CSD[3U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP4);
 8008392:	687b      	ldr	r3, [r7, #4]
 8008394:	681b      	ldr	r3, [r3, #0]
 8008396:	210c      	movs	r1, #12
 8008398:	4618      	mov	r0, r3
 800839a:	f001 fae4 	bl	8009966 <SDIO_GetResponse>
 800839e:	4602      	mov	r2, r0
 80083a0:	687b      	ldr	r3, [r7, #4]
 80083a2:	671a      	str	r2, [r3, #112]	; 0x70
    }
  }

  /* Get the Card Class */
  hsd->SdCard.Class = (SDIO_GetResponse(hsd->Instance, SDIO_RESP2) >> 20U);
 80083a4:	687b      	ldr	r3, [r7, #4]
 80083a6:	681b      	ldr	r3, [r3, #0]
 80083a8:	2104      	movs	r1, #4
 80083aa:	4618      	mov	r0, r3
 80083ac:	f001 fadb 	bl	8009966 <SDIO_GetResponse>
 80083b0:	4603      	mov	r3, r0
 80083b2:	0d1a      	lsrs	r2, r3, #20
 80083b4:	687b      	ldr	r3, [r7, #4]
 80083b6:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Get CSD parameters */
  if (HAL_SD_GetCardCSD(hsd, &CSD) != HAL_OK)
 80083b8:	f107 0310 	add.w	r3, r7, #16
 80083bc:	4619      	mov	r1, r3
 80083be:	6878      	ldr	r0, [r7, #4]
 80083c0:	f7ff fcd4 	bl	8007d6c <HAL_SD_GetCardCSD>
 80083c4:	4603      	mov	r3, r0
 80083c6:	2b00      	cmp	r3, #0
 80083c8:	d002      	beq.n	80083d0 <SD_InitCard+0x150>
  {
    return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 80083ca:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 80083ce:	e021      	b.n	8008414 <SD_InitCard+0x194>
  }

  /* Select the Card */
  errorstate = SDMMC_CmdSelDesel(hsd->Instance, (uint32_t)(((uint32_t)hsd->SdCard.RelCardAdd) << 16U));
 80083d0:	687b      	ldr	r3, [r7, #4]
 80083d2:	6819      	ldr	r1, [r3, #0]
 80083d4:	687b      	ldr	r3, [r7, #4]
 80083d6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80083d8:	041b      	lsls	r3, r3, #16
 80083da:	2200      	movs	r2, #0
 80083dc:	461c      	mov	r4, r3
 80083de:	4615      	mov	r5, r2
 80083e0:	4622      	mov	r2, r4
 80083e2:	462b      	mov	r3, r5
 80083e4:	4608      	mov	r0, r1
 80083e6:	f001 fbc7 	bl	8009b78 <SDMMC_CmdSelDesel>
 80083ea:	63f8      	str	r0, [r7, #60]	; 0x3c
  if(errorstate != HAL_SD_ERROR_NONE)
 80083ec:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80083ee:	2b00      	cmp	r3, #0
 80083f0:	d001      	beq.n	80083f6 <SD_InitCard+0x176>
  {
    return errorstate;
 80083f2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80083f4:	e00e      	b.n	8008414 <SD_InitCard+0x194>
  }

  /* Configure SDIO peripheral interface */
  (void)SDIO_Init(hsd->Instance, hsd->Init);
 80083f6:	687b      	ldr	r3, [r7, #4]
 80083f8:	681d      	ldr	r5, [r3, #0]
 80083fa:	687b      	ldr	r3, [r7, #4]
 80083fc:	466c      	mov	r4, sp
 80083fe:	f103 0210 	add.w	r2, r3, #16
 8008402:	ca07      	ldmia	r2, {r0, r1, r2}
 8008404:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8008408:	3304      	adds	r3, #4
 800840a:	cb0e      	ldmia	r3, {r1, r2, r3}
 800840c:	4628      	mov	r0, r5
 800840e:	f001 fa15 	bl	800983c <SDIO_Init>

  /* All cards are initialized */
  return HAL_SD_ERROR_NONE;
 8008412:	2300      	movs	r3, #0
}
 8008414:	4618      	mov	r0, r3
 8008416:	3740      	adds	r7, #64	; 0x40
 8008418:	46bd      	mov	sp, r7
 800841a:	bdb0      	pop	{r4, r5, r7, pc}

0800841c <SD_PowerON>:
  *         in the SD handle.
  * @param  hsd: Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_PowerON(SD_HandleTypeDef *hsd)
{
 800841c:	b580      	push	{r7, lr}
 800841e:	b086      	sub	sp, #24
 8008420:	af00      	add	r7, sp, #0
 8008422:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8008424:	2300      	movs	r3, #0
 8008426:	60bb      	str	r3, [r7, #8]
  uint32_t response = 0U, validvoltage = 0U;
 8008428:	2300      	movs	r3, #0
 800842a:	617b      	str	r3, [r7, #20]
 800842c:	2300      	movs	r3, #0
 800842e:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  /* CMD0: GO_IDLE_STATE */
  errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 8008430:	687b      	ldr	r3, [r7, #4]
 8008432:	681b      	ldr	r3, [r3, #0]
 8008434:	4618      	mov	r0, r3
 8008436:	f001 fbc2 	bl	8009bbe <SDMMC_CmdGoIdleState>
 800843a:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 800843c:	68fb      	ldr	r3, [r7, #12]
 800843e:	2b00      	cmp	r3, #0
 8008440:	d001      	beq.n	8008446 <SD_PowerON+0x2a>
  {
    return errorstate;
 8008442:	68fb      	ldr	r3, [r7, #12]
 8008444:	e072      	b.n	800852c <SD_PowerON+0x110>
  }

  /* CMD8: SEND_IF_COND: Command available only on V2.0 cards */
  errorstate = SDMMC_CmdOperCond(hsd->Instance);
 8008446:	687b      	ldr	r3, [r7, #4]
 8008448:	681b      	ldr	r3, [r3, #0]
 800844a:	4618      	mov	r0, r3
 800844c:	f001 fbd5 	bl	8009bfa <SDMMC_CmdOperCond>
 8008450:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 8008452:	68fb      	ldr	r3, [r7, #12]
 8008454:	2b00      	cmp	r3, #0
 8008456:	d00d      	beq.n	8008474 <SD_PowerON+0x58>
  {
    hsd->SdCard.CardVersion = CARD_V1_X;
 8008458:	687b      	ldr	r3, [r7, #4]
 800845a:	2200      	movs	r2, #0
 800845c:	649a      	str	r2, [r3, #72]	; 0x48
    /* CMD0: GO_IDLE_STATE */
    errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 800845e:	687b      	ldr	r3, [r7, #4]
 8008460:	681b      	ldr	r3, [r3, #0]
 8008462:	4618      	mov	r0, r3
 8008464:	f001 fbab 	bl	8009bbe <SDMMC_CmdGoIdleState>
 8008468:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 800846a:	68fb      	ldr	r3, [r7, #12]
 800846c:	2b00      	cmp	r3, #0
 800846e:	d004      	beq.n	800847a <SD_PowerON+0x5e>
    {
      return errorstate;
 8008470:	68fb      	ldr	r3, [r7, #12]
 8008472:	e05b      	b.n	800852c <SD_PowerON+0x110>
    }

  }
  else
  {
    hsd->SdCard.CardVersion = CARD_V2_X;
 8008474:	687b      	ldr	r3, [r7, #4]
 8008476:	2201      	movs	r2, #1
 8008478:	649a      	str	r2, [r3, #72]	; 0x48
  }

  if( hsd->SdCard.CardVersion == CARD_V2_X)
 800847a:	687b      	ldr	r3, [r7, #4]
 800847c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800847e:	2b01      	cmp	r3, #1
 8008480:	d137      	bne.n	80084f2 <SD_PowerON+0xd6>
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 8008482:	687b      	ldr	r3, [r7, #4]
 8008484:	681b      	ldr	r3, [r3, #0]
 8008486:	2100      	movs	r1, #0
 8008488:	4618      	mov	r0, r3
 800848a:	f001 fbd5 	bl	8009c38 <SDMMC_CmdAppCommand>
 800848e:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 8008490:	68fb      	ldr	r3, [r7, #12]
 8008492:	2b00      	cmp	r3, #0
 8008494:	d02d      	beq.n	80084f2 <SD_PowerON+0xd6>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8008496:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 800849a:	e047      	b.n	800852c <SD_PowerON+0x110>
  /* SD CARD */
  /* Send ACMD41 SD_APP_OP_COND with Argument 0x80100000 */
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 800849c:	687b      	ldr	r3, [r7, #4]
 800849e:	681b      	ldr	r3, [r3, #0]
 80084a0:	2100      	movs	r1, #0
 80084a2:	4618      	mov	r0, r3
 80084a4:	f001 fbc8 	bl	8009c38 <SDMMC_CmdAppCommand>
 80084a8:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 80084aa:	68fb      	ldr	r3, [r7, #12]
 80084ac:	2b00      	cmp	r3, #0
 80084ae:	d001      	beq.n	80084b4 <SD_PowerON+0x98>
    {
      return errorstate;
 80084b0:	68fb      	ldr	r3, [r7, #12]
 80084b2:	e03b      	b.n	800852c <SD_PowerON+0x110>
    }

    /* Send CMD41 */
    errorstate = SDMMC_CmdAppOperCommand(hsd->Instance, SDMMC_VOLTAGE_WINDOW_SD | SDMMC_HIGH_CAPACITY | SD_SWITCH_1_8V_CAPACITY);
 80084b4:	687b      	ldr	r3, [r7, #4]
 80084b6:	681b      	ldr	r3, [r3, #0]
 80084b8:	491e      	ldr	r1, [pc, #120]	; (8008534 <SD_PowerON+0x118>)
 80084ba:	4618      	mov	r0, r3
 80084bc:	f001 fbde 	bl	8009c7c <SDMMC_CmdAppOperCommand>
 80084c0:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 80084c2:	68fb      	ldr	r3, [r7, #12]
 80084c4:	2b00      	cmp	r3, #0
 80084c6:	d002      	beq.n	80084ce <SD_PowerON+0xb2>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 80084c8:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 80084cc:	e02e      	b.n	800852c <SD_PowerON+0x110>
    }

    /* Get command response */
    response = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 80084ce:	687b      	ldr	r3, [r7, #4]
 80084d0:	681b      	ldr	r3, [r3, #0]
 80084d2:	2100      	movs	r1, #0
 80084d4:	4618      	mov	r0, r3
 80084d6:	f001 fa46 	bl	8009966 <SDIO_GetResponse>
 80084da:	6178      	str	r0, [r7, #20]

    /* Get operating voltage*/
    validvoltage = (((response >> 31U) == 1U) ? 1U : 0U);
 80084dc:	697b      	ldr	r3, [r7, #20]
 80084de:	0fdb      	lsrs	r3, r3, #31
 80084e0:	2b01      	cmp	r3, #1
 80084e2:	d101      	bne.n	80084e8 <SD_PowerON+0xcc>
 80084e4:	2301      	movs	r3, #1
 80084e6:	e000      	b.n	80084ea <SD_PowerON+0xce>
 80084e8:	2300      	movs	r3, #0
 80084ea:	613b      	str	r3, [r7, #16]

    count++;
 80084ec:	68bb      	ldr	r3, [r7, #8]
 80084ee:	3301      	adds	r3, #1
 80084f0:	60bb      	str	r3, [r7, #8]
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
 80084f2:	68bb      	ldr	r3, [r7, #8]
 80084f4:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 80084f8:	4293      	cmp	r3, r2
 80084fa:	d802      	bhi.n	8008502 <SD_PowerON+0xe6>
 80084fc:	693b      	ldr	r3, [r7, #16]
 80084fe:	2b00      	cmp	r3, #0
 8008500:	d0cc      	beq.n	800849c <SD_PowerON+0x80>
  }

  if(count >= SDMMC_MAX_VOLT_TRIAL)
 8008502:	68bb      	ldr	r3, [r7, #8]
 8008504:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 8008508:	4293      	cmp	r3, r2
 800850a:	d902      	bls.n	8008512 <SD_PowerON+0xf6>
  {
    return HAL_SD_ERROR_INVALID_VOLTRANGE;
 800850c:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8008510:	e00c      	b.n	800852c <SD_PowerON+0x110>
  }

  if((response & SDMMC_HIGH_CAPACITY) == SDMMC_HIGH_CAPACITY) /* (response &= SD_HIGH_CAPACITY) */
 8008512:	697b      	ldr	r3, [r7, #20]
 8008514:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8008518:	2b00      	cmp	r3, #0
 800851a:	d003      	beq.n	8008524 <SD_PowerON+0x108>
  {
    hsd->SdCard.CardType = CARD_SDHC_SDXC;
 800851c:	687b      	ldr	r3, [r7, #4]
 800851e:	2201      	movs	r2, #1
 8008520:	645a      	str	r2, [r3, #68]	; 0x44
 8008522:	e002      	b.n	800852a <SD_PowerON+0x10e>
  }
  else
  {
    hsd->SdCard.CardType = CARD_SDSC;
 8008524:	687b      	ldr	r3, [r7, #4]
 8008526:	2200      	movs	r2, #0
 8008528:	645a      	str	r2, [r3, #68]	; 0x44
  }


  return HAL_SD_ERROR_NONE;
 800852a:	2300      	movs	r3, #0
}
 800852c:	4618      	mov	r0, r3
 800852e:	3718      	adds	r7, #24
 8008530:	46bd      	mov	sp, r7
 8008532:	bd80      	pop	{r7, pc}
 8008534:	c1100000 	.word	0xc1100000

08008538 <SD_SendStatus>:
  * @param  pCardStatus: pointer to the buffer that will contain the SD card
  *         status (Card Status register)
  * @retval error state
  */
static uint32_t SD_SendStatus(SD_HandleTypeDef *hsd, uint32_t *pCardStatus)
{
 8008538:	b580      	push	{r7, lr}
 800853a:	b084      	sub	sp, #16
 800853c:	af00      	add	r7, sp, #0
 800853e:	6078      	str	r0, [r7, #4]
 8008540:	6039      	str	r1, [r7, #0]
  uint32_t errorstate;

  if(pCardStatus == NULL)
 8008542:	683b      	ldr	r3, [r7, #0]
 8008544:	2b00      	cmp	r3, #0
 8008546:	d102      	bne.n	800854e <SD_SendStatus+0x16>
  {
    return HAL_SD_ERROR_PARAM;
 8008548:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 800854c:	e018      	b.n	8008580 <SD_SendStatus+0x48>
  }

  /* Send Status command */
  errorstate = SDMMC_CmdSendStatus(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800854e:	687b      	ldr	r3, [r7, #4]
 8008550:	681a      	ldr	r2, [r3, #0]
 8008552:	687b      	ldr	r3, [r7, #4]
 8008554:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008556:	041b      	lsls	r3, r3, #16
 8008558:	4619      	mov	r1, r3
 800855a:	4610      	mov	r0, r2
 800855c:	f001 fc52 	bl	8009e04 <SDMMC_CmdSendStatus>
 8008560:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 8008562:	68fb      	ldr	r3, [r7, #12]
 8008564:	2b00      	cmp	r3, #0
 8008566:	d001      	beq.n	800856c <SD_SendStatus+0x34>
  {
    return errorstate;
 8008568:	68fb      	ldr	r3, [r7, #12]
 800856a:	e009      	b.n	8008580 <SD_SendStatus+0x48>
  }

  /* Get SD card status */
  *pCardStatus = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 800856c:	687b      	ldr	r3, [r7, #4]
 800856e:	681b      	ldr	r3, [r3, #0]
 8008570:	2100      	movs	r1, #0
 8008572:	4618      	mov	r0, r3
 8008574:	f001 f9f7 	bl	8009966 <SDIO_GetResponse>
 8008578:	4602      	mov	r2, r0
 800857a:	683b      	ldr	r3, [r7, #0]
 800857c:	601a      	str	r2, [r3, #0]

  return HAL_SD_ERROR_NONE;
 800857e:	2300      	movs	r3, #0
}
 8008580:	4618      	mov	r0, r3
 8008582:	3710      	adds	r7, #16
 8008584:	46bd      	mov	sp, r7
 8008586:	bd80      	pop	{r7, pc}

08008588 <SD_WideBus_Enable>:
  * @brief  Enables the SDIO wide bus mode.
  * @param  hsd: pointer to SD handle
  * @retval error state
  */
static uint32_t SD_WideBus_Enable(SD_HandleTypeDef *hsd)
{
 8008588:	b580      	push	{r7, lr}
 800858a:	b086      	sub	sp, #24
 800858c:	af00      	add	r7, sp, #0
 800858e:	6078      	str	r0, [r7, #4]
  uint32_t scr[2U] = {0U, 0U};
 8008590:	2300      	movs	r3, #0
 8008592:	60fb      	str	r3, [r7, #12]
 8008594:	2300      	movs	r3, #0
 8008596:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  if((SDIO_GetResponse(hsd->Instance, SDIO_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 8008598:	687b      	ldr	r3, [r7, #4]
 800859a:	681b      	ldr	r3, [r3, #0]
 800859c:	2100      	movs	r1, #0
 800859e:	4618      	mov	r0, r3
 80085a0:	f001 f9e1 	bl	8009966 <SDIO_GetResponse>
 80085a4:	4603      	mov	r3, r0
 80085a6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80085aa:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80085ae:	d102      	bne.n	80085b6 <SD_WideBus_Enable+0x2e>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 80085b0:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80085b4:	e02f      	b.n	8008616 <SD_WideBus_Enable+0x8e>
  }

  /* Get SCR Register */
  errorstate = SD_FindSCR(hsd, scr);
 80085b6:	f107 030c 	add.w	r3, r7, #12
 80085ba:	4619      	mov	r1, r3
 80085bc:	6878      	ldr	r0, [r7, #4]
 80085be:	f000 f879 	bl	80086b4 <SD_FindSCR>
 80085c2:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 80085c4:	697b      	ldr	r3, [r7, #20]
 80085c6:	2b00      	cmp	r3, #0
 80085c8:	d001      	beq.n	80085ce <SD_WideBus_Enable+0x46>
  {
    return errorstate;
 80085ca:	697b      	ldr	r3, [r7, #20]
 80085cc:	e023      	b.n	8008616 <SD_WideBus_Enable+0x8e>
  }

  /* If requested card supports wide bus operation */
  if((scr[1U] & SDMMC_WIDE_BUS_SUPPORT) != SDMMC_ALLZERO)
 80085ce:	693b      	ldr	r3, [r7, #16]
 80085d0:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80085d4:	2b00      	cmp	r3, #0
 80085d6:	d01c      	beq.n	8008612 <SD_WideBus_Enable+0x8a>
  {
    /* Send CMD55 APP_CMD with argument as card's RCA.*/
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 80085d8:	687b      	ldr	r3, [r7, #4]
 80085da:	681a      	ldr	r2, [r3, #0]
 80085dc:	687b      	ldr	r3, [r7, #4]
 80085de:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80085e0:	041b      	lsls	r3, r3, #16
 80085e2:	4619      	mov	r1, r3
 80085e4:	4610      	mov	r0, r2
 80085e6:	f001 fb27 	bl	8009c38 <SDMMC_CmdAppCommand>
 80085ea:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 80085ec:	697b      	ldr	r3, [r7, #20]
 80085ee:	2b00      	cmp	r3, #0
 80085f0:	d001      	beq.n	80085f6 <SD_WideBus_Enable+0x6e>
    {
      return errorstate;
 80085f2:	697b      	ldr	r3, [r7, #20]
 80085f4:	e00f      	b.n	8008616 <SD_WideBus_Enable+0x8e>
    }

    /* Send ACMD6 APP_CMD with argument as 2 for wide bus mode */
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 2U);
 80085f6:	687b      	ldr	r3, [r7, #4]
 80085f8:	681b      	ldr	r3, [r3, #0]
 80085fa:	2102      	movs	r1, #2
 80085fc:	4618      	mov	r0, r3
 80085fe:	f001 fb60 	bl	8009cc2 <SDMMC_CmdBusWidth>
 8008602:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 8008604:	697b      	ldr	r3, [r7, #20]
 8008606:	2b00      	cmp	r3, #0
 8008608:	d001      	beq.n	800860e <SD_WideBus_Enable+0x86>
    {
      return errorstate;
 800860a:	697b      	ldr	r3, [r7, #20]
 800860c:	e003      	b.n	8008616 <SD_WideBus_Enable+0x8e>
    }

    return HAL_SD_ERROR_NONE;
 800860e:	2300      	movs	r3, #0
 8008610:	e001      	b.n	8008616 <SD_WideBus_Enable+0x8e>
  }
  else
  {
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 8008612:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
  }
}
 8008616:	4618      	mov	r0, r3
 8008618:	3718      	adds	r7, #24
 800861a:	46bd      	mov	sp, r7
 800861c:	bd80      	pop	{r7, pc}

0800861e <SD_WideBus_Disable>:
  * @brief  Disables the SDIO wide bus mode.
  * @param  hsd: Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_WideBus_Disable(SD_HandleTypeDef *hsd)
{
 800861e:	b580      	push	{r7, lr}
 8008620:	b086      	sub	sp, #24
 8008622:	af00      	add	r7, sp, #0
 8008624:	6078      	str	r0, [r7, #4]
  uint32_t scr[2U] = {0U, 0U};
 8008626:	2300      	movs	r3, #0
 8008628:	60fb      	str	r3, [r7, #12]
 800862a:	2300      	movs	r3, #0
 800862c:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  if((SDIO_GetResponse(hsd->Instance, SDIO_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 800862e:	687b      	ldr	r3, [r7, #4]
 8008630:	681b      	ldr	r3, [r3, #0]
 8008632:	2100      	movs	r1, #0
 8008634:	4618      	mov	r0, r3
 8008636:	f001 f996 	bl	8009966 <SDIO_GetResponse>
 800863a:	4603      	mov	r3, r0
 800863c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8008640:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8008644:	d102      	bne.n	800864c <SD_WideBus_Disable+0x2e>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 8008646:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800864a:	e02f      	b.n	80086ac <SD_WideBus_Disable+0x8e>
  }

  /* Get SCR Register */
  errorstate = SD_FindSCR(hsd, scr);
 800864c:	f107 030c 	add.w	r3, r7, #12
 8008650:	4619      	mov	r1, r3
 8008652:	6878      	ldr	r0, [r7, #4]
 8008654:	f000 f82e 	bl	80086b4 <SD_FindSCR>
 8008658:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 800865a:	697b      	ldr	r3, [r7, #20]
 800865c:	2b00      	cmp	r3, #0
 800865e:	d001      	beq.n	8008664 <SD_WideBus_Disable+0x46>
  {
    return errorstate;
 8008660:	697b      	ldr	r3, [r7, #20]
 8008662:	e023      	b.n	80086ac <SD_WideBus_Disable+0x8e>
  }

  /* If requested card supports 1 bit mode operation */
  if((scr[1U] & SDMMC_SINGLE_BUS_SUPPORT) != SDMMC_ALLZERO)
 8008664:	693b      	ldr	r3, [r7, #16]
 8008666:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800866a:	2b00      	cmp	r3, #0
 800866c:	d01c      	beq.n	80086a8 <SD_WideBus_Disable+0x8a>
  {
    /* Send CMD55 APP_CMD with argument as card's RCA */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800866e:	687b      	ldr	r3, [r7, #4]
 8008670:	681a      	ldr	r2, [r3, #0]
 8008672:	687b      	ldr	r3, [r7, #4]
 8008674:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008676:	041b      	lsls	r3, r3, #16
 8008678:	4619      	mov	r1, r3
 800867a:	4610      	mov	r0, r2
 800867c:	f001 fadc 	bl	8009c38 <SDMMC_CmdAppCommand>
 8008680:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 8008682:	697b      	ldr	r3, [r7, #20]
 8008684:	2b00      	cmp	r3, #0
 8008686:	d001      	beq.n	800868c <SD_WideBus_Disable+0x6e>
    {
      return errorstate;
 8008688:	697b      	ldr	r3, [r7, #20]
 800868a:	e00f      	b.n	80086ac <SD_WideBus_Disable+0x8e>
    }

    /* Send ACMD6 APP_CMD with argument as 0 for single bus mode */
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 0U);
 800868c:	687b      	ldr	r3, [r7, #4]
 800868e:	681b      	ldr	r3, [r3, #0]
 8008690:	2100      	movs	r1, #0
 8008692:	4618      	mov	r0, r3
 8008694:	f001 fb15 	bl	8009cc2 <SDMMC_CmdBusWidth>
 8008698:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 800869a:	697b      	ldr	r3, [r7, #20]
 800869c:	2b00      	cmp	r3, #0
 800869e:	d001      	beq.n	80086a4 <SD_WideBus_Disable+0x86>
    {
      return errorstate;
 80086a0:	697b      	ldr	r3, [r7, #20]
 80086a2:	e003      	b.n	80086ac <SD_WideBus_Disable+0x8e>
    }

    return HAL_SD_ERROR_NONE;
 80086a4:	2300      	movs	r3, #0
 80086a6:	e001      	b.n	80086ac <SD_WideBus_Disable+0x8e>
  }
  else
  {
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 80086a8:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
  }
}
 80086ac:	4618      	mov	r0, r3
 80086ae:	3718      	adds	r7, #24
 80086b0:	46bd      	mov	sp, r7
 80086b2:	bd80      	pop	{r7, pc}

080086b4 <SD_FindSCR>:
  * @param  hsd: Pointer to SD handle
  * @param  pSCR: pointer to the buffer that will contain the SCR value
  * @retval error state
  */
static uint32_t SD_FindSCR(SD_HandleTypeDef *hsd, uint32_t *pSCR)
{
 80086b4:	b590      	push	{r4, r7, lr}
 80086b6:	b08f      	sub	sp, #60	; 0x3c
 80086b8:	af00      	add	r7, sp, #0
 80086ba:	6078      	str	r0, [r7, #4]
 80086bc:	6039      	str	r1, [r7, #0]
  SDIO_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 80086be:	f7fa ff21 	bl	8003504 <HAL_GetTick>
 80086c2:	6338      	str	r0, [r7, #48]	; 0x30
  uint32_t index = 0U;
 80086c4:	2300      	movs	r3, #0
 80086c6:	637b      	str	r3, [r7, #52]	; 0x34
  uint32_t tempscr[2U] = {0U, 0U};
 80086c8:	2300      	movs	r3, #0
 80086ca:	60bb      	str	r3, [r7, #8]
 80086cc:	2300      	movs	r3, #0
 80086ce:	60fb      	str	r3, [r7, #12]
  uint32_t *scr = pSCR;
 80086d0:	683b      	ldr	r3, [r7, #0]
 80086d2:	62fb      	str	r3, [r7, #44]	; 0x2c

  /* Set Block Size To 8 Bytes */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, 8U);
 80086d4:	687b      	ldr	r3, [r7, #4]
 80086d6:	681b      	ldr	r3, [r3, #0]
 80086d8:	2108      	movs	r1, #8
 80086da:	4618      	mov	r0, r3
 80086dc:	f001 f980 	bl	80099e0 <SDMMC_CmdBlockLength>
 80086e0:	62b8      	str	r0, [r7, #40]	; 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 80086e2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80086e4:	2b00      	cmp	r3, #0
 80086e6:	d001      	beq.n	80086ec <SD_FindSCR+0x38>
  {
    return errorstate;
 80086e8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80086ea:	e0b2      	b.n	8008852 <SD_FindSCR+0x19e>
  }

  /* Send CMD55 APP_CMD with argument as card's RCA */
  errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)((hsd->SdCard.RelCardAdd) << 16U));
 80086ec:	687b      	ldr	r3, [r7, #4]
 80086ee:	681a      	ldr	r2, [r3, #0]
 80086f0:	687b      	ldr	r3, [r7, #4]
 80086f2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80086f4:	041b      	lsls	r3, r3, #16
 80086f6:	4619      	mov	r1, r3
 80086f8:	4610      	mov	r0, r2
 80086fa:	f001 fa9d 	bl	8009c38 <SDMMC_CmdAppCommand>
 80086fe:	62b8      	str	r0, [r7, #40]	; 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 8008700:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008702:	2b00      	cmp	r3, #0
 8008704:	d001      	beq.n	800870a <SD_FindSCR+0x56>
  {
    return errorstate;
 8008706:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008708:	e0a3      	b.n	8008852 <SD_FindSCR+0x19e>
  }

  config.DataTimeOut   = SDMMC_DATATIMEOUT;
 800870a:	f04f 33ff 	mov.w	r3, #4294967295
 800870e:	613b      	str	r3, [r7, #16]
  config.DataLength    = 8U;
 8008710:	2308      	movs	r3, #8
 8008712:	617b      	str	r3, [r7, #20]
  config.DataBlockSize = SDIO_DATABLOCK_SIZE_8B;
 8008714:	2330      	movs	r3, #48	; 0x30
 8008716:	61bb      	str	r3, [r7, #24]
  config.TransferDir   = SDIO_TRANSFER_DIR_TO_SDIO;
 8008718:	2302      	movs	r3, #2
 800871a:	61fb      	str	r3, [r7, #28]
  config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 800871c:	2300      	movs	r3, #0
 800871e:	623b      	str	r3, [r7, #32]
  config.DPSM          = SDIO_DPSM_ENABLE;
 8008720:	2301      	movs	r3, #1
 8008722:	627b      	str	r3, [r7, #36]	; 0x24
  (void)SDIO_ConfigData(hsd->Instance, &config);
 8008724:	687b      	ldr	r3, [r7, #4]
 8008726:	681b      	ldr	r3, [r3, #0]
 8008728:	f107 0210 	add.w	r2, r7, #16
 800872c:	4611      	mov	r1, r2
 800872e:	4618      	mov	r0, r3
 8008730:	f001 f92b 	bl	800998a <SDIO_ConfigData>

  /* Send ACMD51 SD_APP_SEND_SCR with argument as 0 */
  errorstate = SDMMC_CmdSendSCR(hsd->Instance);
 8008734:	687b      	ldr	r3, [r7, #4]
 8008736:	681b      	ldr	r3, [r3, #0]
 8008738:	4618      	mov	r0, r3
 800873a:	f001 fae4 	bl	8009d06 <SDMMC_CmdSendSCR>
 800873e:	62b8      	str	r0, [r7, #40]	; 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 8008740:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008742:	2b00      	cmp	r3, #0
 8008744:	d02a      	beq.n	800879c <SD_FindSCR+0xe8>
  {
    return errorstate;
 8008746:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008748:	e083      	b.n	8008852 <SD_FindSCR+0x19e>
  }

  while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT))
  {
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXDAVL))
 800874a:	687b      	ldr	r3, [r7, #4]
 800874c:	681b      	ldr	r3, [r3, #0]
 800874e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008750:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8008754:	2b00      	cmp	r3, #0
 8008756:	d00f      	beq.n	8008778 <SD_FindSCR+0xc4>
    {
      *(tempscr + index) = SDIO_ReadFIFO(hsd->Instance);
 8008758:	687b      	ldr	r3, [r7, #4]
 800875a:	6819      	ldr	r1, [r3, #0]
 800875c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800875e:	009b      	lsls	r3, r3, #2
 8008760:	f107 0208 	add.w	r2, r7, #8
 8008764:	18d4      	adds	r4, r2, r3
 8008766:	4608      	mov	r0, r1
 8008768:	f001 f892 	bl	8009890 <SDIO_ReadFIFO>
 800876c:	4603      	mov	r3, r0
 800876e:	6023      	str	r3, [r4, #0]
      index++;
 8008770:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008772:	3301      	adds	r3, #1
 8008774:	637b      	str	r3, [r7, #52]	; 0x34
 8008776:	e006      	b.n	8008786 <SD_FindSCR+0xd2>
    }
    else if(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXACT))
 8008778:	687b      	ldr	r3, [r7, #4]
 800877a:	681b      	ldr	r3, [r3, #0]
 800877c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800877e:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8008782:	2b00      	cmp	r3, #0
 8008784:	d012      	beq.n	80087ac <SD_FindSCR+0xf8>
    {
      break;
    }

    if((HAL_GetTick() - tickstart) >=  SDMMC_DATATIMEOUT)
 8008786:	f7fa febd 	bl	8003504 <HAL_GetTick>
 800878a:	4602      	mov	r2, r0
 800878c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800878e:	1ad3      	subs	r3, r2, r3
 8008790:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008794:	d102      	bne.n	800879c <SD_FindSCR+0xe8>
    {
      return HAL_SD_ERROR_TIMEOUT;
 8008796:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800879a:	e05a      	b.n	8008852 <SD_FindSCR+0x19e>
  while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT))
 800879c:	687b      	ldr	r3, [r7, #4]
 800879e:	681b      	ldr	r3, [r3, #0]
 80087a0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80087a2:	f003 032a 	and.w	r3, r3, #42	; 0x2a
 80087a6:	2b00      	cmp	r3, #0
 80087a8:	d0cf      	beq.n	800874a <SD_FindSCR+0x96>
 80087aa:	e000      	b.n	80087ae <SD_FindSCR+0xfa>
      break;
 80087ac:	bf00      	nop
    }
  }

  if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DTIMEOUT))
 80087ae:	687b      	ldr	r3, [r7, #4]
 80087b0:	681b      	ldr	r3, [r3, #0]
 80087b2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80087b4:	f003 0308 	and.w	r3, r3, #8
 80087b8:	2b00      	cmp	r3, #0
 80087ba:	d005      	beq.n	80087c8 <SD_FindSCR+0x114>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_DTIMEOUT);
 80087bc:	687b      	ldr	r3, [r7, #4]
 80087be:	681b      	ldr	r3, [r3, #0]
 80087c0:	2208      	movs	r2, #8
 80087c2:	639a      	str	r2, [r3, #56]	; 0x38

    return HAL_SD_ERROR_DATA_TIMEOUT;
 80087c4:	2308      	movs	r3, #8
 80087c6:	e044      	b.n	8008852 <SD_FindSCR+0x19e>
  }
  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL))
 80087c8:	687b      	ldr	r3, [r7, #4]
 80087ca:	681b      	ldr	r3, [r3, #0]
 80087cc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80087ce:	f003 0302 	and.w	r3, r3, #2
 80087d2:	2b00      	cmp	r3, #0
 80087d4:	d005      	beq.n	80087e2 <SD_FindSCR+0x12e>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_DCRCFAIL);
 80087d6:	687b      	ldr	r3, [r7, #4]
 80087d8:	681b      	ldr	r3, [r3, #0]
 80087da:	2202      	movs	r2, #2
 80087dc:	639a      	str	r2, [r3, #56]	; 0x38

    return HAL_SD_ERROR_DATA_CRC_FAIL;
 80087de:	2302      	movs	r3, #2
 80087e0:	e037      	b.n	8008852 <SD_FindSCR+0x19e>
  }
  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR))
 80087e2:	687b      	ldr	r3, [r7, #4]
 80087e4:	681b      	ldr	r3, [r3, #0]
 80087e6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80087e8:	f003 0320 	and.w	r3, r3, #32
 80087ec:	2b00      	cmp	r3, #0
 80087ee:	d005      	beq.n	80087fc <SD_FindSCR+0x148>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_RXOVERR);
 80087f0:	687b      	ldr	r3, [r7, #4]
 80087f2:	681b      	ldr	r3, [r3, #0]
 80087f4:	2220      	movs	r2, #32
 80087f6:	639a      	str	r2, [r3, #56]	; 0x38

    return HAL_SD_ERROR_RX_OVERRUN;
 80087f8:	2320      	movs	r3, #32
 80087fa:	e02a      	b.n	8008852 <SD_FindSCR+0x19e>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 80087fc:	687b      	ldr	r3, [r7, #4]
 80087fe:	681b      	ldr	r3, [r3, #0]
 8008800:	f240 523a 	movw	r2, #1338	; 0x53a
 8008804:	639a      	str	r2, [r3, #56]	; 0x38

    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 8008806:	68fb      	ldr	r3, [r7, #12]
 8008808:	061a      	lsls	r2, r3, #24
 800880a:	68fb      	ldr	r3, [r7, #12]
 800880c:	021b      	lsls	r3, r3, #8
 800880e:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8008812:	431a      	orrs	r2, r3
            ((tempscr[1] & SDMMC_16TO23BITS) >> 8) | ((tempscr[1] & SDMMC_24TO31BITS) >> 24));
 8008814:	68fb      	ldr	r3, [r7, #12]
 8008816:	0a1b      	lsrs	r3, r3, #8
 8008818:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 800881c:	431a      	orrs	r2, r3
            ((tempscr[1] & SDMMC_16TO23BITS) >> 8) | ((tempscr[1] & SDMMC_24TO31BITS) >> 24));
 800881e:	68fb      	ldr	r3, [r7, #12]
 8008820:	0e1b      	lsrs	r3, r3, #24
 8008822:	431a      	orrs	r2, r3
    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 8008824:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008826:	601a      	str	r2, [r3, #0]
    scr++;
 8008828:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800882a:	3304      	adds	r3, #4
 800882c:	62fb      	str	r3, [r7, #44]	; 0x2c
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 800882e:	68bb      	ldr	r3, [r7, #8]
 8008830:	061a      	lsls	r2, r3, #24
 8008832:	68bb      	ldr	r3, [r7, #8]
 8008834:	021b      	lsls	r3, r3, #8
 8008836:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800883a:	431a      	orrs	r2, r3
            ((tempscr[0] & SDMMC_16TO23BITS) >> 8) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24));
 800883c:	68bb      	ldr	r3, [r7, #8]
 800883e:	0a1b      	lsrs	r3, r3, #8
 8008840:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 8008844:	431a      	orrs	r2, r3
            ((tempscr[0] & SDMMC_16TO23BITS) >> 8) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24));
 8008846:	68bb      	ldr	r3, [r7, #8]
 8008848:	0e1b      	lsrs	r3, r3, #24
 800884a:	431a      	orrs	r2, r3
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 800884c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800884e:	601a      	str	r2, [r3, #0]

  }

  return HAL_SD_ERROR_NONE;
 8008850:	2300      	movs	r3, #0
}
 8008852:	4618      	mov	r0, r3
 8008854:	373c      	adds	r7, #60	; 0x3c
 8008856:	46bd      	mov	sp, r7
 8008858:	bd90      	pop	{r4, r7, pc}

0800885a <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800885a:	b580      	push	{r7, lr}
 800885c:	b082      	sub	sp, #8
 800885e:	af00      	add	r7, sp, #0
 8008860:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8008862:	687b      	ldr	r3, [r7, #4]
 8008864:	2b00      	cmp	r3, #0
 8008866:	d101      	bne.n	800886c <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8008868:	2301      	movs	r3, #1
 800886a:	e076      	b.n	800895a <HAL_SPI_Init+0x100>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  /* TI mode is not supported on this device.
     TIMode parameter is mandatory equal to SPI_TIMODE_DISABLE */
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800886c:	687b      	ldr	r3, [r7, #4]
 800886e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008870:	2b00      	cmp	r3, #0
 8008872:	d108      	bne.n	8008886 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8008874:	687b      	ldr	r3, [r7, #4]
 8008876:	685b      	ldr	r3, [r3, #4]
 8008878:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800887c:	d009      	beq.n	8008892 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800887e:	687b      	ldr	r3, [r7, #4]
 8008880:	2200      	movs	r2, #0
 8008882:	61da      	str	r2, [r3, #28]
 8008884:	e005      	b.n	8008892 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8008886:	687b      	ldr	r3, [r7, #4]
 8008888:	2200      	movs	r2, #0
 800888a:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800888c:	687b      	ldr	r3, [r7, #4]
 800888e:	2200      	movs	r2, #0
 8008890:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8008892:	687b      	ldr	r3, [r7, #4]
 8008894:	2200      	movs	r2, #0
 8008896:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8008898:	687b      	ldr	r3, [r7, #4]
 800889a:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800889e:	b2db      	uxtb	r3, r3
 80088a0:	2b00      	cmp	r3, #0
 80088a2:	d106      	bne.n	80088b2 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80088a4:	687b      	ldr	r3, [r7, #4]
 80088a6:	2200      	movs	r2, #0
 80088a8:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80088ac:	6878      	ldr	r0, [r7, #4]
 80088ae:	f7fa fbc5 	bl	800303c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80088b2:	687b      	ldr	r3, [r7, #4]
 80088b4:	2202      	movs	r2, #2
 80088b6:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80088ba:	687b      	ldr	r3, [r7, #4]
 80088bc:	681b      	ldr	r3, [r3, #0]
 80088be:	681a      	ldr	r2, [r3, #0]
 80088c0:	687b      	ldr	r3, [r7, #4]
 80088c2:	681b      	ldr	r3, [r3, #0]
 80088c4:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80088c8:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80088ca:	687b      	ldr	r3, [r7, #4]
 80088cc:	685b      	ldr	r3, [r3, #4]
 80088ce:	f403 7282 	and.w	r2, r3, #260	; 0x104
 80088d2:	687b      	ldr	r3, [r7, #4]
 80088d4:	689b      	ldr	r3, [r3, #8]
 80088d6:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 80088da:	431a      	orrs	r2, r3
 80088dc:	687b      	ldr	r3, [r7, #4]
 80088de:	68db      	ldr	r3, [r3, #12]
 80088e0:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80088e4:	431a      	orrs	r2, r3
 80088e6:	687b      	ldr	r3, [r7, #4]
 80088e8:	691b      	ldr	r3, [r3, #16]
 80088ea:	f003 0302 	and.w	r3, r3, #2
 80088ee:	431a      	orrs	r2, r3
 80088f0:	687b      	ldr	r3, [r7, #4]
 80088f2:	695b      	ldr	r3, [r3, #20]
 80088f4:	f003 0301 	and.w	r3, r3, #1
 80088f8:	431a      	orrs	r2, r3
 80088fa:	687b      	ldr	r3, [r7, #4]
 80088fc:	699b      	ldr	r3, [r3, #24]
 80088fe:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8008902:	431a      	orrs	r2, r3
 8008904:	687b      	ldr	r3, [r7, #4]
 8008906:	69db      	ldr	r3, [r3, #28]
 8008908:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800890c:	431a      	orrs	r2, r3
 800890e:	687b      	ldr	r3, [r7, #4]
 8008910:	6a1b      	ldr	r3, [r3, #32]
 8008912:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008916:	ea42 0103 	orr.w	r1, r2, r3
 800891a:	687b      	ldr	r3, [r7, #4]
 800891c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800891e:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8008922:	687b      	ldr	r3, [r7, #4]
 8008924:	681b      	ldr	r3, [r3, #0]
 8008926:	430a      	orrs	r2, r1
 8008928:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 800892a:	687b      	ldr	r3, [r7, #4]
 800892c:	699b      	ldr	r3, [r3, #24]
 800892e:	0c1a      	lsrs	r2, r3, #16
 8008930:	687b      	ldr	r3, [r7, #4]
 8008932:	681b      	ldr	r3, [r3, #0]
 8008934:	f002 0204 	and.w	r2, r2, #4
 8008938:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800893a:	687b      	ldr	r3, [r7, #4]
 800893c:	681b      	ldr	r3, [r3, #0]
 800893e:	69da      	ldr	r2, [r3, #28]
 8008940:	687b      	ldr	r3, [r7, #4]
 8008942:	681b      	ldr	r3, [r3, #0]
 8008944:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8008948:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800894a:	687b      	ldr	r3, [r7, #4]
 800894c:	2200      	movs	r2, #0
 800894e:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8008950:	687b      	ldr	r3, [r7, #4]
 8008952:	2201      	movs	r2, #1
 8008954:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8008958:	2300      	movs	r3, #0
}
 800895a:	4618      	mov	r0, r3
 800895c:	3708      	adds	r7, #8
 800895e:	46bd      	mov	sp, r7
 8008960:	bd80      	pop	{r7, pc}

08008962 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8008962:	b580      	push	{r7, lr}
 8008964:	b088      	sub	sp, #32
 8008966:	af00      	add	r7, sp, #0
 8008968:	60f8      	str	r0, [r7, #12]
 800896a:	60b9      	str	r1, [r7, #8]
 800896c:	603b      	str	r3, [r7, #0]
 800896e:	4613      	mov	r3, r2
 8008970:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8008972:	2300      	movs	r3, #0
 8008974:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8008976:	68fb      	ldr	r3, [r7, #12]
 8008978:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800897c:	2b01      	cmp	r3, #1
 800897e:	d101      	bne.n	8008984 <HAL_SPI_Transmit+0x22>
 8008980:	2302      	movs	r3, #2
 8008982:	e12d      	b.n	8008be0 <HAL_SPI_Transmit+0x27e>
 8008984:	68fb      	ldr	r3, [r7, #12]
 8008986:	2201      	movs	r2, #1
 8008988:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800898c:	f7fa fdba 	bl	8003504 <HAL_GetTick>
 8008990:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8008992:	88fb      	ldrh	r3, [r7, #6]
 8008994:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8008996:	68fb      	ldr	r3, [r7, #12]
 8008998:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800899c:	b2db      	uxtb	r3, r3
 800899e:	2b01      	cmp	r3, #1
 80089a0:	d002      	beq.n	80089a8 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 80089a2:	2302      	movs	r3, #2
 80089a4:	77fb      	strb	r3, [r7, #31]
    goto error;
 80089a6:	e116      	b.n	8008bd6 <HAL_SPI_Transmit+0x274>
  }

  if ((pData == NULL) || (Size == 0U))
 80089a8:	68bb      	ldr	r3, [r7, #8]
 80089aa:	2b00      	cmp	r3, #0
 80089ac:	d002      	beq.n	80089b4 <HAL_SPI_Transmit+0x52>
 80089ae:	88fb      	ldrh	r3, [r7, #6]
 80089b0:	2b00      	cmp	r3, #0
 80089b2:	d102      	bne.n	80089ba <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 80089b4:	2301      	movs	r3, #1
 80089b6:	77fb      	strb	r3, [r7, #31]
    goto error;
 80089b8:	e10d      	b.n	8008bd6 <HAL_SPI_Transmit+0x274>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80089ba:	68fb      	ldr	r3, [r7, #12]
 80089bc:	2203      	movs	r2, #3
 80089be:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80089c2:	68fb      	ldr	r3, [r7, #12]
 80089c4:	2200      	movs	r2, #0
 80089c6:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 80089c8:	68fb      	ldr	r3, [r7, #12]
 80089ca:	68ba      	ldr	r2, [r7, #8]
 80089cc:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 80089ce:	68fb      	ldr	r3, [r7, #12]
 80089d0:	88fa      	ldrh	r2, [r7, #6]
 80089d2:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 80089d4:	68fb      	ldr	r3, [r7, #12]
 80089d6:	88fa      	ldrh	r2, [r7, #6]
 80089d8:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80089da:	68fb      	ldr	r3, [r7, #12]
 80089dc:	2200      	movs	r2, #0
 80089de:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 80089e0:	68fb      	ldr	r3, [r7, #12]
 80089e2:	2200      	movs	r2, #0
 80089e4:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 80089e6:	68fb      	ldr	r3, [r7, #12]
 80089e8:	2200      	movs	r2, #0
 80089ea:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 80089ec:	68fb      	ldr	r3, [r7, #12]
 80089ee:	2200      	movs	r2, #0
 80089f0:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 80089f2:	68fb      	ldr	r3, [r7, #12]
 80089f4:	2200      	movs	r2, #0
 80089f6:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80089f8:	68fb      	ldr	r3, [r7, #12]
 80089fa:	689b      	ldr	r3, [r3, #8]
 80089fc:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8008a00:	d10f      	bne.n	8008a22 <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8008a02:	68fb      	ldr	r3, [r7, #12]
 8008a04:	681b      	ldr	r3, [r3, #0]
 8008a06:	681a      	ldr	r2, [r3, #0]
 8008a08:	68fb      	ldr	r3, [r7, #12]
 8008a0a:	681b      	ldr	r3, [r3, #0]
 8008a0c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8008a10:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8008a12:	68fb      	ldr	r3, [r7, #12]
 8008a14:	681b      	ldr	r3, [r3, #0]
 8008a16:	681a      	ldr	r2, [r3, #0]
 8008a18:	68fb      	ldr	r3, [r7, #12]
 8008a1a:	681b      	ldr	r3, [r3, #0]
 8008a1c:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8008a20:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8008a22:	68fb      	ldr	r3, [r7, #12]
 8008a24:	681b      	ldr	r3, [r3, #0]
 8008a26:	681b      	ldr	r3, [r3, #0]
 8008a28:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008a2c:	2b40      	cmp	r3, #64	; 0x40
 8008a2e:	d007      	beq.n	8008a40 <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8008a30:	68fb      	ldr	r3, [r7, #12]
 8008a32:	681b      	ldr	r3, [r3, #0]
 8008a34:	681a      	ldr	r2, [r3, #0]
 8008a36:	68fb      	ldr	r3, [r7, #12]
 8008a38:	681b      	ldr	r3, [r3, #0]
 8008a3a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8008a3e:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8008a40:	68fb      	ldr	r3, [r7, #12]
 8008a42:	68db      	ldr	r3, [r3, #12]
 8008a44:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8008a48:	d14f      	bne.n	8008aea <HAL_SPI_Transmit+0x188>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8008a4a:	68fb      	ldr	r3, [r7, #12]
 8008a4c:	685b      	ldr	r3, [r3, #4]
 8008a4e:	2b00      	cmp	r3, #0
 8008a50:	d002      	beq.n	8008a58 <HAL_SPI_Transmit+0xf6>
 8008a52:	8afb      	ldrh	r3, [r7, #22]
 8008a54:	2b01      	cmp	r3, #1
 8008a56:	d142      	bne.n	8008ade <HAL_SPI_Transmit+0x17c>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8008a58:	68fb      	ldr	r3, [r7, #12]
 8008a5a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008a5c:	881a      	ldrh	r2, [r3, #0]
 8008a5e:	68fb      	ldr	r3, [r7, #12]
 8008a60:	681b      	ldr	r3, [r3, #0]
 8008a62:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8008a64:	68fb      	ldr	r3, [r7, #12]
 8008a66:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008a68:	1c9a      	adds	r2, r3, #2
 8008a6a:	68fb      	ldr	r3, [r7, #12]
 8008a6c:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8008a6e:	68fb      	ldr	r3, [r7, #12]
 8008a70:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8008a72:	b29b      	uxth	r3, r3
 8008a74:	3b01      	subs	r3, #1
 8008a76:	b29a      	uxth	r2, r3
 8008a78:	68fb      	ldr	r3, [r7, #12]
 8008a7a:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8008a7c:	e02f      	b.n	8008ade <HAL_SPI_Transmit+0x17c>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8008a7e:	68fb      	ldr	r3, [r7, #12]
 8008a80:	681b      	ldr	r3, [r3, #0]
 8008a82:	689b      	ldr	r3, [r3, #8]
 8008a84:	f003 0302 	and.w	r3, r3, #2
 8008a88:	2b02      	cmp	r3, #2
 8008a8a:	d112      	bne.n	8008ab2 <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8008a8c:	68fb      	ldr	r3, [r7, #12]
 8008a8e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008a90:	881a      	ldrh	r2, [r3, #0]
 8008a92:	68fb      	ldr	r3, [r7, #12]
 8008a94:	681b      	ldr	r3, [r3, #0]
 8008a96:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8008a98:	68fb      	ldr	r3, [r7, #12]
 8008a9a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008a9c:	1c9a      	adds	r2, r3, #2
 8008a9e:	68fb      	ldr	r3, [r7, #12]
 8008aa0:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8008aa2:	68fb      	ldr	r3, [r7, #12]
 8008aa4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8008aa6:	b29b      	uxth	r3, r3
 8008aa8:	3b01      	subs	r3, #1
 8008aaa:	b29a      	uxth	r2, r3
 8008aac:	68fb      	ldr	r3, [r7, #12]
 8008aae:	86da      	strh	r2, [r3, #54]	; 0x36
 8008ab0:	e015      	b.n	8008ade <HAL_SPI_Transmit+0x17c>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8008ab2:	f7fa fd27 	bl	8003504 <HAL_GetTick>
 8008ab6:	4602      	mov	r2, r0
 8008ab8:	69bb      	ldr	r3, [r7, #24]
 8008aba:	1ad3      	subs	r3, r2, r3
 8008abc:	683a      	ldr	r2, [r7, #0]
 8008abe:	429a      	cmp	r2, r3
 8008ac0:	d803      	bhi.n	8008aca <HAL_SPI_Transmit+0x168>
 8008ac2:	683b      	ldr	r3, [r7, #0]
 8008ac4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008ac8:	d102      	bne.n	8008ad0 <HAL_SPI_Transmit+0x16e>
 8008aca:	683b      	ldr	r3, [r7, #0]
 8008acc:	2b00      	cmp	r3, #0
 8008ace:	d106      	bne.n	8008ade <HAL_SPI_Transmit+0x17c>
        {
          errorcode = HAL_TIMEOUT;
 8008ad0:	2303      	movs	r3, #3
 8008ad2:	77fb      	strb	r3, [r7, #31]
          hspi->State = HAL_SPI_STATE_READY;
 8008ad4:	68fb      	ldr	r3, [r7, #12]
 8008ad6:	2201      	movs	r2, #1
 8008ad8:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
          goto error;
 8008adc:	e07b      	b.n	8008bd6 <HAL_SPI_Transmit+0x274>
    while (hspi->TxXferCount > 0U)
 8008ade:	68fb      	ldr	r3, [r7, #12]
 8008ae0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8008ae2:	b29b      	uxth	r3, r3
 8008ae4:	2b00      	cmp	r3, #0
 8008ae6:	d1ca      	bne.n	8008a7e <HAL_SPI_Transmit+0x11c>
 8008ae8:	e050      	b.n	8008b8c <HAL_SPI_Transmit+0x22a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8008aea:	68fb      	ldr	r3, [r7, #12]
 8008aec:	685b      	ldr	r3, [r3, #4]
 8008aee:	2b00      	cmp	r3, #0
 8008af0:	d002      	beq.n	8008af8 <HAL_SPI_Transmit+0x196>
 8008af2:	8afb      	ldrh	r3, [r7, #22]
 8008af4:	2b01      	cmp	r3, #1
 8008af6:	d144      	bne.n	8008b82 <HAL_SPI_Transmit+0x220>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8008af8:	68fb      	ldr	r3, [r7, #12]
 8008afa:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8008afc:	68fb      	ldr	r3, [r7, #12]
 8008afe:	681b      	ldr	r3, [r3, #0]
 8008b00:	330c      	adds	r3, #12
 8008b02:	7812      	ldrb	r2, [r2, #0]
 8008b04:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8008b06:	68fb      	ldr	r3, [r7, #12]
 8008b08:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008b0a:	1c5a      	adds	r2, r3, #1
 8008b0c:	68fb      	ldr	r3, [r7, #12]
 8008b0e:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8008b10:	68fb      	ldr	r3, [r7, #12]
 8008b12:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8008b14:	b29b      	uxth	r3, r3
 8008b16:	3b01      	subs	r3, #1
 8008b18:	b29a      	uxth	r2, r3
 8008b1a:	68fb      	ldr	r3, [r7, #12]
 8008b1c:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 8008b1e:	e030      	b.n	8008b82 <HAL_SPI_Transmit+0x220>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8008b20:	68fb      	ldr	r3, [r7, #12]
 8008b22:	681b      	ldr	r3, [r3, #0]
 8008b24:	689b      	ldr	r3, [r3, #8]
 8008b26:	f003 0302 	and.w	r3, r3, #2
 8008b2a:	2b02      	cmp	r3, #2
 8008b2c:	d113      	bne.n	8008b56 <HAL_SPI_Transmit+0x1f4>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8008b2e:	68fb      	ldr	r3, [r7, #12]
 8008b30:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8008b32:	68fb      	ldr	r3, [r7, #12]
 8008b34:	681b      	ldr	r3, [r3, #0]
 8008b36:	330c      	adds	r3, #12
 8008b38:	7812      	ldrb	r2, [r2, #0]
 8008b3a:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8008b3c:	68fb      	ldr	r3, [r7, #12]
 8008b3e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008b40:	1c5a      	adds	r2, r3, #1
 8008b42:	68fb      	ldr	r3, [r7, #12]
 8008b44:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8008b46:	68fb      	ldr	r3, [r7, #12]
 8008b48:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8008b4a:	b29b      	uxth	r3, r3
 8008b4c:	3b01      	subs	r3, #1
 8008b4e:	b29a      	uxth	r2, r3
 8008b50:	68fb      	ldr	r3, [r7, #12]
 8008b52:	86da      	strh	r2, [r3, #54]	; 0x36
 8008b54:	e015      	b.n	8008b82 <HAL_SPI_Transmit+0x220>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8008b56:	f7fa fcd5 	bl	8003504 <HAL_GetTick>
 8008b5a:	4602      	mov	r2, r0
 8008b5c:	69bb      	ldr	r3, [r7, #24]
 8008b5e:	1ad3      	subs	r3, r2, r3
 8008b60:	683a      	ldr	r2, [r7, #0]
 8008b62:	429a      	cmp	r2, r3
 8008b64:	d803      	bhi.n	8008b6e <HAL_SPI_Transmit+0x20c>
 8008b66:	683b      	ldr	r3, [r7, #0]
 8008b68:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008b6c:	d102      	bne.n	8008b74 <HAL_SPI_Transmit+0x212>
 8008b6e:	683b      	ldr	r3, [r7, #0]
 8008b70:	2b00      	cmp	r3, #0
 8008b72:	d106      	bne.n	8008b82 <HAL_SPI_Transmit+0x220>
        {
          errorcode = HAL_TIMEOUT;
 8008b74:	2303      	movs	r3, #3
 8008b76:	77fb      	strb	r3, [r7, #31]
          hspi->State = HAL_SPI_STATE_READY;
 8008b78:	68fb      	ldr	r3, [r7, #12]
 8008b7a:	2201      	movs	r2, #1
 8008b7c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
          goto error;
 8008b80:	e029      	b.n	8008bd6 <HAL_SPI_Transmit+0x274>
    while (hspi->TxXferCount > 0U)
 8008b82:	68fb      	ldr	r3, [r7, #12]
 8008b84:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8008b86:	b29b      	uxth	r3, r3
 8008b88:	2b00      	cmp	r3, #0
 8008b8a:	d1c9      	bne.n	8008b20 <HAL_SPI_Transmit+0x1be>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8008b8c:	69ba      	ldr	r2, [r7, #24]
 8008b8e:	6839      	ldr	r1, [r7, #0]
 8008b90:	68f8      	ldr	r0, [r7, #12]
 8008b92:	f000 f8b1 	bl	8008cf8 <SPI_EndRxTxTransaction>
 8008b96:	4603      	mov	r3, r0
 8008b98:	2b00      	cmp	r3, #0
 8008b9a:	d002      	beq.n	8008ba2 <HAL_SPI_Transmit+0x240>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8008b9c:	68fb      	ldr	r3, [r7, #12]
 8008b9e:	2220      	movs	r2, #32
 8008ba0:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8008ba2:	68fb      	ldr	r3, [r7, #12]
 8008ba4:	689b      	ldr	r3, [r3, #8]
 8008ba6:	2b00      	cmp	r3, #0
 8008ba8:	d10a      	bne.n	8008bc0 <HAL_SPI_Transmit+0x25e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8008baa:	2300      	movs	r3, #0
 8008bac:	613b      	str	r3, [r7, #16]
 8008bae:	68fb      	ldr	r3, [r7, #12]
 8008bb0:	681b      	ldr	r3, [r3, #0]
 8008bb2:	68db      	ldr	r3, [r3, #12]
 8008bb4:	613b      	str	r3, [r7, #16]
 8008bb6:	68fb      	ldr	r3, [r7, #12]
 8008bb8:	681b      	ldr	r3, [r3, #0]
 8008bba:	689b      	ldr	r3, [r3, #8]
 8008bbc:	613b      	str	r3, [r7, #16]
 8008bbe:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8008bc0:	68fb      	ldr	r3, [r7, #12]
 8008bc2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008bc4:	2b00      	cmp	r3, #0
 8008bc6:	d002      	beq.n	8008bce <HAL_SPI_Transmit+0x26c>
  {
    errorcode = HAL_ERROR;
 8008bc8:	2301      	movs	r3, #1
 8008bca:	77fb      	strb	r3, [r7, #31]
 8008bcc:	e003      	b.n	8008bd6 <HAL_SPI_Transmit+0x274>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 8008bce:	68fb      	ldr	r3, [r7, #12]
 8008bd0:	2201      	movs	r2, #1
 8008bd2:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

error:
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8008bd6:	68fb      	ldr	r3, [r7, #12]
 8008bd8:	2200      	movs	r2, #0
 8008bda:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8008bde:	7ffb      	ldrb	r3, [r7, #31]
}
 8008be0:	4618      	mov	r0, r3
 8008be2:	3720      	adds	r7, #32
 8008be4:	46bd      	mov	sp, r7
 8008be6:	bd80      	pop	{r7, pc}

08008be8 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8008be8:	b580      	push	{r7, lr}
 8008bea:	b088      	sub	sp, #32
 8008bec:	af00      	add	r7, sp, #0
 8008bee:	60f8      	str	r0, [r7, #12]
 8008bf0:	60b9      	str	r1, [r7, #8]
 8008bf2:	603b      	str	r3, [r7, #0]
 8008bf4:	4613      	mov	r3, r2
 8008bf6:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8008bf8:	f7fa fc84 	bl	8003504 <HAL_GetTick>
 8008bfc:	4602      	mov	r2, r0
 8008bfe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008c00:	1a9b      	subs	r3, r3, r2
 8008c02:	683a      	ldr	r2, [r7, #0]
 8008c04:	4413      	add	r3, r2
 8008c06:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8008c08:	f7fa fc7c 	bl	8003504 <HAL_GetTick>
 8008c0c:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8008c0e:	4b39      	ldr	r3, [pc, #228]	; (8008cf4 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8008c10:	681b      	ldr	r3, [r3, #0]
 8008c12:	015b      	lsls	r3, r3, #5
 8008c14:	0d1b      	lsrs	r3, r3, #20
 8008c16:	69fa      	ldr	r2, [r7, #28]
 8008c18:	fb02 f303 	mul.w	r3, r2, r3
 8008c1c:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8008c1e:	e054      	b.n	8008cca <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8008c20:	683b      	ldr	r3, [r7, #0]
 8008c22:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008c26:	d050      	beq.n	8008cca <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8008c28:	f7fa fc6c 	bl	8003504 <HAL_GetTick>
 8008c2c:	4602      	mov	r2, r0
 8008c2e:	69bb      	ldr	r3, [r7, #24]
 8008c30:	1ad3      	subs	r3, r2, r3
 8008c32:	69fa      	ldr	r2, [r7, #28]
 8008c34:	429a      	cmp	r2, r3
 8008c36:	d902      	bls.n	8008c3e <SPI_WaitFlagStateUntilTimeout+0x56>
 8008c38:	69fb      	ldr	r3, [r7, #28]
 8008c3a:	2b00      	cmp	r3, #0
 8008c3c:	d13d      	bne.n	8008cba <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8008c3e:	68fb      	ldr	r3, [r7, #12]
 8008c40:	681b      	ldr	r3, [r3, #0]
 8008c42:	685a      	ldr	r2, [r3, #4]
 8008c44:	68fb      	ldr	r3, [r7, #12]
 8008c46:	681b      	ldr	r3, [r3, #0]
 8008c48:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8008c4c:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8008c4e:	68fb      	ldr	r3, [r7, #12]
 8008c50:	685b      	ldr	r3, [r3, #4]
 8008c52:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8008c56:	d111      	bne.n	8008c7c <SPI_WaitFlagStateUntilTimeout+0x94>
 8008c58:	68fb      	ldr	r3, [r7, #12]
 8008c5a:	689b      	ldr	r3, [r3, #8]
 8008c5c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8008c60:	d004      	beq.n	8008c6c <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8008c62:	68fb      	ldr	r3, [r7, #12]
 8008c64:	689b      	ldr	r3, [r3, #8]
 8008c66:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8008c6a:	d107      	bne.n	8008c7c <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8008c6c:	68fb      	ldr	r3, [r7, #12]
 8008c6e:	681b      	ldr	r3, [r3, #0]
 8008c70:	681a      	ldr	r2, [r3, #0]
 8008c72:	68fb      	ldr	r3, [r7, #12]
 8008c74:	681b      	ldr	r3, [r3, #0]
 8008c76:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8008c7a:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8008c7c:	68fb      	ldr	r3, [r7, #12]
 8008c7e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008c80:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8008c84:	d10f      	bne.n	8008ca6 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8008c86:	68fb      	ldr	r3, [r7, #12]
 8008c88:	681b      	ldr	r3, [r3, #0]
 8008c8a:	681a      	ldr	r2, [r3, #0]
 8008c8c:	68fb      	ldr	r3, [r7, #12]
 8008c8e:	681b      	ldr	r3, [r3, #0]
 8008c90:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8008c94:	601a      	str	r2, [r3, #0]
 8008c96:	68fb      	ldr	r3, [r7, #12]
 8008c98:	681b      	ldr	r3, [r3, #0]
 8008c9a:	681a      	ldr	r2, [r3, #0]
 8008c9c:	68fb      	ldr	r3, [r7, #12]
 8008c9e:	681b      	ldr	r3, [r3, #0]
 8008ca0:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8008ca4:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8008ca6:	68fb      	ldr	r3, [r7, #12]
 8008ca8:	2201      	movs	r2, #1
 8008caa:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8008cae:	68fb      	ldr	r3, [r7, #12]
 8008cb0:	2200      	movs	r2, #0
 8008cb2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 8008cb6:	2303      	movs	r3, #3
 8008cb8:	e017      	b.n	8008cea <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8008cba:	697b      	ldr	r3, [r7, #20]
 8008cbc:	2b00      	cmp	r3, #0
 8008cbe:	d101      	bne.n	8008cc4 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8008cc0:	2300      	movs	r3, #0
 8008cc2:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8008cc4:	697b      	ldr	r3, [r7, #20]
 8008cc6:	3b01      	subs	r3, #1
 8008cc8:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8008cca:	68fb      	ldr	r3, [r7, #12]
 8008ccc:	681b      	ldr	r3, [r3, #0]
 8008cce:	689a      	ldr	r2, [r3, #8]
 8008cd0:	68bb      	ldr	r3, [r7, #8]
 8008cd2:	4013      	ands	r3, r2
 8008cd4:	68ba      	ldr	r2, [r7, #8]
 8008cd6:	429a      	cmp	r2, r3
 8008cd8:	bf0c      	ite	eq
 8008cda:	2301      	moveq	r3, #1
 8008cdc:	2300      	movne	r3, #0
 8008cde:	b2db      	uxtb	r3, r3
 8008ce0:	461a      	mov	r2, r3
 8008ce2:	79fb      	ldrb	r3, [r7, #7]
 8008ce4:	429a      	cmp	r2, r3
 8008ce6:	d19b      	bne.n	8008c20 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8008ce8:	2300      	movs	r3, #0
}
 8008cea:	4618      	mov	r0, r3
 8008cec:	3720      	adds	r7, #32
 8008cee:	46bd      	mov	sp, r7
 8008cf0:	bd80      	pop	{r7, pc}
 8008cf2:	bf00      	nop
 8008cf4:	2000d68c 	.word	0x2000d68c

08008cf8 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8008cf8:	b580      	push	{r7, lr}
 8008cfa:	b086      	sub	sp, #24
 8008cfc:	af02      	add	r7, sp, #8
 8008cfe:	60f8      	str	r0, [r7, #12]
 8008d00:	60b9      	str	r1, [r7, #8]
 8008d02:	607a      	str	r2, [r7, #4]
  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8008d04:	687b      	ldr	r3, [r7, #4]
 8008d06:	9300      	str	r3, [sp, #0]
 8008d08:	68bb      	ldr	r3, [r7, #8]
 8008d0a:	2200      	movs	r2, #0
 8008d0c:	2180      	movs	r1, #128	; 0x80
 8008d0e:	68f8      	ldr	r0, [r7, #12]
 8008d10:	f7ff ff6a 	bl	8008be8 <SPI_WaitFlagStateUntilTimeout>
 8008d14:	4603      	mov	r3, r0
 8008d16:	2b00      	cmp	r3, #0
 8008d18:	d007      	beq.n	8008d2a <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8008d1a:	68fb      	ldr	r3, [r7, #12]
 8008d1c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008d1e:	f043 0220 	orr.w	r2, r3, #32
 8008d22:	68fb      	ldr	r3, [r7, #12]
 8008d24:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_TIMEOUT;
 8008d26:	2303      	movs	r3, #3
 8008d28:	e000      	b.n	8008d2c <SPI_EndRxTxTransaction+0x34>
  }
  return HAL_OK;
 8008d2a:	2300      	movs	r3, #0
}
 8008d2c:	4618      	mov	r0, r3
 8008d2e:	3710      	adds	r7, #16
 8008d30:	46bd      	mov	sp, r7
 8008d32:	bd80      	pop	{r7, pc}

08008d34 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8008d34:	b580      	push	{r7, lr}
 8008d36:	b082      	sub	sp, #8
 8008d38:	af00      	add	r7, sp, #0
 8008d3a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8008d3c:	687b      	ldr	r3, [r7, #4]
 8008d3e:	2b00      	cmp	r3, #0
 8008d40:	d101      	bne.n	8008d46 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8008d42:	2301      	movs	r3, #1
 8008d44:	e041      	b.n	8008dca <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8008d46:	687b      	ldr	r3, [r7, #4]
 8008d48:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008d4c:	b2db      	uxtb	r3, r3
 8008d4e:	2b00      	cmp	r3, #0
 8008d50:	d106      	bne.n	8008d60 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8008d52:	687b      	ldr	r3, [r7, #4]
 8008d54:	2200      	movs	r2, #0
 8008d56:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8008d5a:	6878      	ldr	r0, [r7, #4]
 8008d5c:	f7fa f9ba 	bl	80030d4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008d60:	687b      	ldr	r3, [r7, #4]
 8008d62:	2202      	movs	r2, #2
 8008d64:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8008d68:	687b      	ldr	r3, [r7, #4]
 8008d6a:	681a      	ldr	r2, [r3, #0]
 8008d6c:	687b      	ldr	r3, [r7, #4]
 8008d6e:	3304      	adds	r3, #4
 8008d70:	4619      	mov	r1, r3
 8008d72:	4610      	mov	r0, r2
 8008d74:	f000 fb42 	bl	80093fc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8008d78:	687b      	ldr	r3, [r7, #4]
 8008d7a:	2201      	movs	r2, #1
 8008d7c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008d80:	687b      	ldr	r3, [r7, #4]
 8008d82:	2201      	movs	r2, #1
 8008d84:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8008d88:	687b      	ldr	r3, [r7, #4]
 8008d8a:	2201      	movs	r2, #1
 8008d8c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8008d90:	687b      	ldr	r3, [r7, #4]
 8008d92:	2201      	movs	r2, #1
 8008d94:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8008d98:	687b      	ldr	r3, [r7, #4]
 8008d9a:	2201      	movs	r2, #1
 8008d9c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008da0:	687b      	ldr	r3, [r7, #4]
 8008da2:	2201      	movs	r2, #1
 8008da4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8008da8:	687b      	ldr	r3, [r7, #4]
 8008daa:	2201      	movs	r2, #1
 8008dac:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8008db0:	687b      	ldr	r3, [r7, #4]
 8008db2:	2201      	movs	r2, #1
 8008db4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8008db8:	687b      	ldr	r3, [r7, #4]
 8008dba:	2201      	movs	r2, #1
 8008dbc:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8008dc0:	687b      	ldr	r3, [r7, #4]
 8008dc2:	2201      	movs	r2, #1
 8008dc4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8008dc8:	2300      	movs	r3, #0
}
 8008dca:	4618      	mov	r0, r3
 8008dcc:	3708      	adds	r7, #8
 8008dce:	46bd      	mov	sp, r7
 8008dd0:	bd80      	pop	{r7, pc}
	...

08008dd4 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8008dd4:	b480      	push	{r7}
 8008dd6:	b085      	sub	sp, #20
 8008dd8:	af00      	add	r7, sp, #0
 8008dda:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8008ddc:	687b      	ldr	r3, [r7, #4]
 8008dde:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008de2:	b2db      	uxtb	r3, r3
 8008de4:	2b01      	cmp	r3, #1
 8008de6:	d001      	beq.n	8008dec <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8008de8:	2301      	movs	r3, #1
 8008dea:	e03c      	b.n	8008e66 <HAL_TIM_Base_Start+0x92>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008dec:	687b      	ldr	r3, [r7, #4]
 8008dee:	2202      	movs	r2, #2
 8008df0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008df4:	687b      	ldr	r3, [r7, #4]
 8008df6:	681b      	ldr	r3, [r3, #0]
 8008df8:	4a1d      	ldr	r2, [pc, #116]	; (8008e70 <HAL_TIM_Base_Start+0x9c>)
 8008dfa:	4293      	cmp	r3, r2
 8008dfc:	d018      	beq.n	8008e30 <HAL_TIM_Base_Start+0x5c>
 8008dfe:	687b      	ldr	r3, [r7, #4]
 8008e00:	681b      	ldr	r3, [r3, #0]
 8008e02:	4a1c      	ldr	r2, [pc, #112]	; (8008e74 <HAL_TIM_Base_Start+0xa0>)
 8008e04:	4293      	cmp	r3, r2
 8008e06:	d013      	beq.n	8008e30 <HAL_TIM_Base_Start+0x5c>
 8008e08:	687b      	ldr	r3, [r7, #4]
 8008e0a:	681b      	ldr	r3, [r3, #0]
 8008e0c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008e10:	d00e      	beq.n	8008e30 <HAL_TIM_Base_Start+0x5c>
 8008e12:	687b      	ldr	r3, [r7, #4]
 8008e14:	681b      	ldr	r3, [r3, #0]
 8008e16:	4a18      	ldr	r2, [pc, #96]	; (8008e78 <HAL_TIM_Base_Start+0xa4>)
 8008e18:	4293      	cmp	r3, r2
 8008e1a:	d009      	beq.n	8008e30 <HAL_TIM_Base_Start+0x5c>
 8008e1c:	687b      	ldr	r3, [r7, #4]
 8008e1e:	681b      	ldr	r3, [r3, #0]
 8008e20:	4a16      	ldr	r2, [pc, #88]	; (8008e7c <HAL_TIM_Base_Start+0xa8>)
 8008e22:	4293      	cmp	r3, r2
 8008e24:	d004      	beq.n	8008e30 <HAL_TIM_Base_Start+0x5c>
 8008e26:	687b      	ldr	r3, [r7, #4]
 8008e28:	681b      	ldr	r3, [r3, #0]
 8008e2a:	4a15      	ldr	r2, [pc, #84]	; (8008e80 <HAL_TIM_Base_Start+0xac>)
 8008e2c:	4293      	cmp	r3, r2
 8008e2e:	d111      	bne.n	8008e54 <HAL_TIM_Base_Start+0x80>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8008e30:	687b      	ldr	r3, [r7, #4]
 8008e32:	681b      	ldr	r3, [r3, #0]
 8008e34:	689b      	ldr	r3, [r3, #8]
 8008e36:	f003 0307 	and.w	r3, r3, #7
 8008e3a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008e3c:	68fb      	ldr	r3, [r7, #12]
 8008e3e:	2b06      	cmp	r3, #6
 8008e40:	d010      	beq.n	8008e64 <HAL_TIM_Base_Start+0x90>
    {
      __HAL_TIM_ENABLE(htim);
 8008e42:	687b      	ldr	r3, [r7, #4]
 8008e44:	681b      	ldr	r3, [r3, #0]
 8008e46:	681a      	ldr	r2, [r3, #0]
 8008e48:	687b      	ldr	r3, [r7, #4]
 8008e4a:	681b      	ldr	r3, [r3, #0]
 8008e4c:	f042 0201 	orr.w	r2, r2, #1
 8008e50:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008e52:	e007      	b.n	8008e64 <HAL_TIM_Base_Start+0x90>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8008e54:	687b      	ldr	r3, [r7, #4]
 8008e56:	681b      	ldr	r3, [r3, #0]
 8008e58:	681a      	ldr	r2, [r3, #0]
 8008e5a:	687b      	ldr	r3, [r7, #4]
 8008e5c:	681b      	ldr	r3, [r3, #0]
 8008e5e:	f042 0201 	orr.w	r2, r2, #1
 8008e62:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8008e64:	2300      	movs	r3, #0
}
 8008e66:	4618      	mov	r0, r3
 8008e68:	3714      	adds	r7, #20
 8008e6a:	46bd      	mov	sp, r7
 8008e6c:	bc80      	pop	{r7}
 8008e6e:	4770      	bx	lr
 8008e70:	40012c00 	.word	0x40012c00
 8008e74:	40013400 	.word	0x40013400
 8008e78:	40000400 	.word	0x40000400
 8008e7c:	40000800 	.word	0x40000800
 8008e80:	40000c00 	.word	0x40000c00

08008e84 <HAL_TIM_Base_Stop>:
  * @brief  Stops the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop(TIM_HandleTypeDef *htim)
{
 8008e84:	b480      	push	{r7}
 8008e86:	b083      	sub	sp, #12
 8008e88:	af00      	add	r7, sp, #0
 8008e8a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8008e8c:	687b      	ldr	r3, [r7, #4]
 8008e8e:	681b      	ldr	r3, [r3, #0]
 8008e90:	6a1a      	ldr	r2, [r3, #32]
 8008e92:	f241 1311 	movw	r3, #4369	; 0x1111
 8008e96:	4013      	ands	r3, r2
 8008e98:	2b00      	cmp	r3, #0
 8008e9a:	d10f      	bne.n	8008ebc <HAL_TIM_Base_Stop+0x38>
 8008e9c:	687b      	ldr	r3, [r7, #4]
 8008e9e:	681b      	ldr	r3, [r3, #0]
 8008ea0:	6a1a      	ldr	r2, [r3, #32]
 8008ea2:	f240 4344 	movw	r3, #1092	; 0x444
 8008ea6:	4013      	ands	r3, r2
 8008ea8:	2b00      	cmp	r3, #0
 8008eaa:	d107      	bne.n	8008ebc <HAL_TIM_Base_Stop+0x38>
 8008eac:	687b      	ldr	r3, [r7, #4]
 8008eae:	681b      	ldr	r3, [r3, #0]
 8008eb0:	681a      	ldr	r2, [r3, #0]
 8008eb2:	687b      	ldr	r3, [r7, #4]
 8008eb4:	681b      	ldr	r3, [r3, #0]
 8008eb6:	f022 0201 	bic.w	r2, r2, #1
 8008eba:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 8008ebc:	687b      	ldr	r3, [r7, #4]
 8008ebe:	2201      	movs	r2, #1
 8008ec0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 8008ec4:	2300      	movs	r3, #0
}
 8008ec6:	4618      	mov	r0, r3
 8008ec8:	370c      	adds	r7, #12
 8008eca:	46bd      	mov	sp, r7
 8008ecc:	bc80      	pop	{r7}
 8008ece:	4770      	bx	lr

08008ed0 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8008ed0:	b480      	push	{r7}
 8008ed2:	b085      	sub	sp, #20
 8008ed4:	af00      	add	r7, sp, #0
 8008ed6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8008ed8:	687b      	ldr	r3, [r7, #4]
 8008eda:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008ede:	b2db      	uxtb	r3, r3
 8008ee0:	2b01      	cmp	r3, #1
 8008ee2:	d001      	beq.n	8008ee8 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8008ee4:	2301      	movs	r3, #1
 8008ee6:	e044      	b.n	8008f72 <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008ee8:	687b      	ldr	r3, [r7, #4]
 8008eea:	2202      	movs	r2, #2
 8008eec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8008ef0:	687b      	ldr	r3, [r7, #4]
 8008ef2:	681b      	ldr	r3, [r3, #0]
 8008ef4:	68da      	ldr	r2, [r3, #12]
 8008ef6:	687b      	ldr	r3, [r7, #4]
 8008ef8:	681b      	ldr	r3, [r3, #0]
 8008efa:	f042 0201 	orr.w	r2, r2, #1
 8008efe:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008f00:	687b      	ldr	r3, [r7, #4]
 8008f02:	681b      	ldr	r3, [r3, #0]
 8008f04:	4a1d      	ldr	r2, [pc, #116]	; (8008f7c <HAL_TIM_Base_Start_IT+0xac>)
 8008f06:	4293      	cmp	r3, r2
 8008f08:	d018      	beq.n	8008f3c <HAL_TIM_Base_Start_IT+0x6c>
 8008f0a:	687b      	ldr	r3, [r7, #4]
 8008f0c:	681b      	ldr	r3, [r3, #0]
 8008f0e:	4a1c      	ldr	r2, [pc, #112]	; (8008f80 <HAL_TIM_Base_Start_IT+0xb0>)
 8008f10:	4293      	cmp	r3, r2
 8008f12:	d013      	beq.n	8008f3c <HAL_TIM_Base_Start_IT+0x6c>
 8008f14:	687b      	ldr	r3, [r7, #4]
 8008f16:	681b      	ldr	r3, [r3, #0]
 8008f18:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008f1c:	d00e      	beq.n	8008f3c <HAL_TIM_Base_Start_IT+0x6c>
 8008f1e:	687b      	ldr	r3, [r7, #4]
 8008f20:	681b      	ldr	r3, [r3, #0]
 8008f22:	4a18      	ldr	r2, [pc, #96]	; (8008f84 <HAL_TIM_Base_Start_IT+0xb4>)
 8008f24:	4293      	cmp	r3, r2
 8008f26:	d009      	beq.n	8008f3c <HAL_TIM_Base_Start_IT+0x6c>
 8008f28:	687b      	ldr	r3, [r7, #4]
 8008f2a:	681b      	ldr	r3, [r3, #0]
 8008f2c:	4a16      	ldr	r2, [pc, #88]	; (8008f88 <HAL_TIM_Base_Start_IT+0xb8>)
 8008f2e:	4293      	cmp	r3, r2
 8008f30:	d004      	beq.n	8008f3c <HAL_TIM_Base_Start_IT+0x6c>
 8008f32:	687b      	ldr	r3, [r7, #4]
 8008f34:	681b      	ldr	r3, [r3, #0]
 8008f36:	4a15      	ldr	r2, [pc, #84]	; (8008f8c <HAL_TIM_Base_Start_IT+0xbc>)
 8008f38:	4293      	cmp	r3, r2
 8008f3a:	d111      	bne.n	8008f60 <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8008f3c:	687b      	ldr	r3, [r7, #4]
 8008f3e:	681b      	ldr	r3, [r3, #0]
 8008f40:	689b      	ldr	r3, [r3, #8]
 8008f42:	f003 0307 	and.w	r3, r3, #7
 8008f46:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008f48:	68fb      	ldr	r3, [r7, #12]
 8008f4a:	2b06      	cmp	r3, #6
 8008f4c:	d010      	beq.n	8008f70 <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 8008f4e:	687b      	ldr	r3, [r7, #4]
 8008f50:	681b      	ldr	r3, [r3, #0]
 8008f52:	681a      	ldr	r2, [r3, #0]
 8008f54:	687b      	ldr	r3, [r7, #4]
 8008f56:	681b      	ldr	r3, [r3, #0]
 8008f58:	f042 0201 	orr.w	r2, r2, #1
 8008f5c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008f5e:	e007      	b.n	8008f70 <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8008f60:	687b      	ldr	r3, [r7, #4]
 8008f62:	681b      	ldr	r3, [r3, #0]
 8008f64:	681a      	ldr	r2, [r3, #0]
 8008f66:	687b      	ldr	r3, [r7, #4]
 8008f68:	681b      	ldr	r3, [r3, #0]
 8008f6a:	f042 0201 	orr.w	r2, r2, #1
 8008f6e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8008f70:	2300      	movs	r3, #0
}
 8008f72:	4618      	mov	r0, r3
 8008f74:	3714      	adds	r7, #20
 8008f76:	46bd      	mov	sp, r7
 8008f78:	bc80      	pop	{r7}
 8008f7a:	4770      	bx	lr
 8008f7c:	40012c00 	.word	0x40012c00
 8008f80:	40013400 	.word	0x40013400
 8008f84:	40000400 	.word	0x40000400
 8008f88:	40000800 	.word	0x40000800
 8008f8c:	40000c00 	.word	0x40000c00

08008f90 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8008f90:	b580      	push	{r7, lr}
 8008f92:	b082      	sub	sp, #8
 8008f94:	af00      	add	r7, sp, #0
 8008f96:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8008f98:	687b      	ldr	r3, [r7, #4]
 8008f9a:	681b      	ldr	r3, [r3, #0]
 8008f9c:	691b      	ldr	r3, [r3, #16]
 8008f9e:	f003 0302 	and.w	r3, r3, #2
 8008fa2:	2b02      	cmp	r3, #2
 8008fa4:	d122      	bne.n	8008fec <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8008fa6:	687b      	ldr	r3, [r7, #4]
 8008fa8:	681b      	ldr	r3, [r3, #0]
 8008faa:	68db      	ldr	r3, [r3, #12]
 8008fac:	f003 0302 	and.w	r3, r3, #2
 8008fb0:	2b02      	cmp	r3, #2
 8008fb2:	d11b      	bne.n	8008fec <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8008fb4:	687b      	ldr	r3, [r7, #4]
 8008fb6:	681b      	ldr	r3, [r3, #0]
 8008fb8:	f06f 0202 	mvn.w	r2, #2
 8008fbc:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8008fbe:	687b      	ldr	r3, [r7, #4]
 8008fc0:	2201      	movs	r2, #1
 8008fc2:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8008fc4:	687b      	ldr	r3, [r7, #4]
 8008fc6:	681b      	ldr	r3, [r3, #0]
 8008fc8:	699b      	ldr	r3, [r3, #24]
 8008fca:	f003 0303 	and.w	r3, r3, #3
 8008fce:	2b00      	cmp	r3, #0
 8008fd0:	d003      	beq.n	8008fda <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8008fd2:	6878      	ldr	r0, [r7, #4]
 8008fd4:	f000 f9f6 	bl	80093c4 <HAL_TIM_IC_CaptureCallback>
 8008fd8:	e005      	b.n	8008fe6 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8008fda:	6878      	ldr	r0, [r7, #4]
 8008fdc:	f000 f9e9 	bl	80093b2 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008fe0:	6878      	ldr	r0, [r7, #4]
 8008fe2:	f000 f9f8 	bl	80093d6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008fe6:	687b      	ldr	r3, [r7, #4]
 8008fe8:	2200      	movs	r2, #0
 8008fea:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8008fec:	687b      	ldr	r3, [r7, #4]
 8008fee:	681b      	ldr	r3, [r3, #0]
 8008ff0:	691b      	ldr	r3, [r3, #16]
 8008ff2:	f003 0304 	and.w	r3, r3, #4
 8008ff6:	2b04      	cmp	r3, #4
 8008ff8:	d122      	bne.n	8009040 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8008ffa:	687b      	ldr	r3, [r7, #4]
 8008ffc:	681b      	ldr	r3, [r3, #0]
 8008ffe:	68db      	ldr	r3, [r3, #12]
 8009000:	f003 0304 	and.w	r3, r3, #4
 8009004:	2b04      	cmp	r3, #4
 8009006:	d11b      	bne.n	8009040 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8009008:	687b      	ldr	r3, [r7, #4]
 800900a:	681b      	ldr	r3, [r3, #0]
 800900c:	f06f 0204 	mvn.w	r2, #4
 8009010:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8009012:	687b      	ldr	r3, [r7, #4]
 8009014:	2202      	movs	r2, #2
 8009016:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8009018:	687b      	ldr	r3, [r7, #4]
 800901a:	681b      	ldr	r3, [r3, #0]
 800901c:	699b      	ldr	r3, [r3, #24]
 800901e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8009022:	2b00      	cmp	r3, #0
 8009024:	d003      	beq.n	800902e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8009026:	6878      	ldr	r0, [r7, #4]
 8009028:	f000 f9cc 	bl	80093c4 <HAL_TIM_IC_CaptureCallback>
 800902c:	e005      	b.n	800903a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800902e:	6878      	ldr	r0, [r7, #4]
 8009030:	f000 f9bf 	bl	80093b2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009034:	6878      	ldr	r0, [r7, #4]
 8009036:	f000 f9ce 	bl	80093d6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800903a:	687b      	ldr	r3, [r7, #4]
 800903c:	2200      	movs	r2, #0
 800903e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8009040:	687b      	ldr	r3, [r7, #4]
 8009042:	681b      	ldr	r3, [r3, #0]
 8009044:	691b      	ldr	r3, [r3, #16]
 8009046:	f003 0308 	and.w	r3, r3, #8
 800904a:	2b08      	cmp	r3, #8
 800904c:	d122      	bne.n	8009094 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800904e:	687b      	ldr	r3, [r7, #4]
 8009050:	681b      	ldr	r3, [r3, #0]
 8009052:	68db      	ldr	r3, [r3, #12]
 8009054:	f003 0308 	and.w	r3, r3, #8
 8009058:	2b08      	cmp	r3, #8
 800905a:	d11b      	bne.n	8009094 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800905c:	687b      	ldr	r3, [r7, #4]
 800905e:	681b      	ldr	r3, [r3, #0]
 8009060:	f06f 0208 	mvn.w	r2, #8
 8009064:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8009066:	687b      	ldr	r3, [r7, #4]
 8009068:	2204      	movs	r2, #4
 800906a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800906c:	687b      	ldr	r3, [r7, #4]
 800906e:	681b      	ldr	r3, [r3, #0]
 8009070:	69db      	ldr	r3, [r3, #28]
 8009072:	f003 0303 	and.w	r3, r3, #3
 8009076:	2b00      	cmp	r3, #0
 8009078:	d003      	beq.n	8009082 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800907a:	6878      	ldr	r0, [r7, #4]
 800907c:	f000 f9a2 	bl	80093c4 <HAL_TIM_IC_CaptureCallback>
 8009080:	e005      	b.n	800908e <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8009082:	6878      	ldr	r0, [r7, #4]
 8009084:	f000 f995 	bl	80093b2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009088:	6878      	ldr	r0, [r7, #4]
 800908a:	f000 f9a4 	bl	80093d6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800908e:	687b      	ldr	r3, [r7, #4]
 8009090:	2200      	movs	r2, #0
 8009092:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8009094:	687b      	ldr	r3, [r7, #4]
 8009096:	681b      	ldr	r3, [r3, #0]
 8009098:	691b      	ldr	r3, [r3, #16]
 800909a:	f003 0310 	and.w	r3, r3, #16
 800909e:	2b10      	cmp	r3, #16
 80090a0:	d122      	bne.n	80090e8 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80090a2:	687b      	ldr	r3, [r7, #4]
 80090a4:	681b      	ldr	r3, [r3, #0]
 80090a6:	68db      	ldr	r3, [r3, #12]
 80090a8:	f003 0310 	and.w	r3, r3, #16
 80090ac:	2b10      	cmp	r3, #16
 80090ae:	d11b      	bne.n	80090e8 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80090b0:	687b      	ldr	r3, [r7, #4]
 80090b2:	681b      	ldr	r3, [r3, #0]
 80090b4:	f06f 0210 	mvn.w	r2, #16
 80090b8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80090ba:	687b      	ldr	r3, [r7, #4]
 80090bc:	2208      	movs	r2, #8
 80090be:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80090c0:	687b      	ldr	r3, [r7, #4]
 80090c2:	681b      	ldr	r3, [r3, #0]
 80090c4:	69db      	ldr	r3, [r3, #28]
 80090c6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80090ca:	2b00      	cmp	r3, #0
 80090cc:	d003      	beq.n	80090d6 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80090ce:	6878      	ldr	r0, [r7, #4]
 80090d0:	f000 f978 	bl	80093c4 <HAL_TIM_IC_CaptureCallback>
 80090d4:	e005      	b.n	80090e2 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80090d6:	6878      	ldr	r0, [r7, #4]
 80090d8:	f000 f96b 	bl	80093b2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80090dc:	6878      	ldr	r0, [r7, #4]
 80090de:	f000 f97a 	bl	80093d6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80090e2:	687b      	ldr	r3, [r7, #4]
 80090e4:	2200      	movs	r2, #0
 80090e6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80090e8:	687b      	ldr	r3, [r7, #4]
 80090ea:	681b      	ldr	r3, [r3, #0]
 80090ec:	691b      	ldr	r3, [r3, #16]
 80090ee:	f003 0301 	and.w	r3, r3, #1
 80090f2:	2b01      	cmp	r3, #1
 80090f4:	d10e      	bne.n	8009114 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80090f6:	687b      	ldr	r3, [r7, #4]
 80090f8:	681b      	ldr	r3, [r3, #0]
 80090fa:	68db      	ldr	r3, [r3, #12]
 80090fc:	f003 0301 	and.w	r3, r3, #1
 8009100:	2b01      	cmp	r3, #1
 8009102:	d107      	bne.n	8009114 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8009104:	687b      	ldr	r3, [r7, #4]
 8009106:	681b      	ldr	r3, [r3, #0]
 8009108:	f06f 0201 	mvn.w	r2, #1
 800910c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800910e:	6878      	ldr	r0, [r7, #4]
 8009110:	f7f8 fd4e 	bl	8001bb0 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8009114:	687b      	ldr	r3, [r7, #4]
 8009116:	681b      	ldr	r3, [r3, #0]
 8009118:	691b      	ldr	r3, [r3, #16]
 800911a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800911e:	2b80      	cmp	r3, #128	; 0x80
 8009120:	d10e      	bne.n	8009140 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8009122:	687b      	ldr	r3, [r7, #4]
 8009124:	681b      	ldr	r3, [r3, #0]
 8009126:	68db      	ldr	r3, [r3, #12]
 8009128:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800912c:	2b80      	cmp	r3, #128	; 0x80
 800912e:	d107      	bne.n	8009140 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8009130:	687b      	ldr	r3, [r7, #4]
 8009132:	681b      	ldr	r3, [r3, #0]
 8009134:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8009138:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800913a:	6878      	ldr	r0, [r7, #4]
 800913c:	f000 fb75 	bl	800982a <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8009140:	687b      	ldr	r3, [r7, #4]
 8009142:	681b      	ldr	r3, [r3, #0]
 8009144:	691b      	ldr	r3, [r3, #16]
 8009146:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800914a:	2b40      	cmp	r3, #64	; 0x40
 800914c:	d10e      	bne.n	800916c <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800914e:	687b      	ldr	r3, [r7, #4]
 8009150:	681b      	ldr	r3, [r3, #0]
 8009152:	68db      	ldr	r3, [r3, #12]
 8009154:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009158:	2b40      	cmp	r3, #64	; 0x40
 800915a:	d107      	bne.n	800916c <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800915c:	687b      	ldr	r3, [r7, #4]
 800915e:	681b      	ldr	r3, [r3, #0]
 8009160:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8009164:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8009166:	6878      	ldr	r0, [r7, #4]
 8009168:	f000 f93e 	bl	80093e8 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800916c:	687b      	ldr	r3, [r7, #4]
 800916e:	681b      	ldr	r3, [r3, #0]
 8009170:	691b      	ldr	r3, [r3, #16]
 8009172:	f003 0320 	and.w	r3, r3, #32
 8009176:	2b20      	cmp	r3, #32
 8009178:	d10e      	bne.n	8009198 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800917a:	687b      	ldr	r3, [r7, #4]
 800917c:	681b      	ldr	r3, [r3, #0]
 800917e:	68db      	ldr	r3, [r3, #12]
 8009180:	f003 0320 	and.w	r3, r3, #32
 8009184:	2b20      	cmp	r3, #32
 8009186:	d107      	bne.n	8009198 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8009188:	687b      	ldr	r3, [r7, #4]
 800918a:	681b      	ldr	r3, [r3, #0]
 800918c:	f06f 0220 	mvn.w	r2, #32
 8009190:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8009192:	6878      	ldr	r0, [r7, #4]
 8009194:	f000 fb40 	bl	8009818 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8009198:	bf00      	nop
 800919a:	3708      	adds	r7, #8
 800919c:	46bd      	mov	sp, r7
 800919e:	bd80      	pop	{r7, pc}

080091a0 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80091a0:	b580      	push	{r7, lr}
 80091a2:	b084      	sub	sp, #16
 80091a4:	af00      	add	r7, sp, #0
 80091a6:	6078      	str	r0, [r7, #4]
 80091a8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80091aa:	2300      	movs	r3, #0
 80091ac:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80091ae:	687b      	ldr	r3, [r7, #4]
 80091b0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80091b4:	2b01      	cmp	r3, #1
 80091b6:	d101      	bne.n	80091bc <HAL_TIM_ConfigClockSource+0x1c>
 80091b8:	2302      	movs	r3, #2
 80091ba:	e0b4      	b.n	8009326 <HAL_TIM_ConfigClockSource+0x186>
 80091bc:	687b      	ldr	r3, [r7, #4]
 80091be:	2201      	movs	r2, #1
 80091c0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80091c4:	687b      	ldr	r3, [r7, #4]
 80091c6:	2202      	movs	r2, #2
 80091c8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80091cc:	687b      	ldr	r3, [r7, #4]
 80091ce:	681b      	ldr	r3, [r3, #0]
 80091d0:	689b      	ldr	r3, [r3, #8]
 80091d2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80091d4:	68bb      	ldr	r3, [r7, #8]
 80091d6:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80091da:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80091dc:	68bb      	ldr	r3, [r7, #8]
 80091de:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80091e2:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80091e4:	687b      	ldr	r3, [r7, #4]
 80091e6:	681b      	ldr	r3, [r3, #0]
 80091e8:	68ba      	ldr	r2, [r7, #8]
 80091ea:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80091ec:	683b      	ldr	r3, [r7, #0]
 80091ee:	681b      	ldr	r3, [r3, #0]
 80091f0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80091f4:	d03e      	beq.n	8009274 <HAL_TIM_ConfigClockSource+0xd4>
 80091f6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80091fa:	f200 8087 	bhi.w	800930c <HAL_TIM_ConfigClockSource+0x16c>
 80091fe:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8009202:	f000 8086 	beq.w	8009312 <HAL_TIM_ConfigClockSource+0x172>
 8009206:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800920a:	d87f      	bhi.n	800930c <HAL_TIM_ConfigClockSource+0x16c>
 800920c:	2b70      	cmp	r3, #112	; 0x70
 800920e:	d01a      	beq.n	8009246 <HAL_TIM_ConfigClockSource+0xa6>
 8009210:	2b70      	cmp	r3, #112	; 0x70
 8009212:	d87b      	bhi.n	800930c <HAL_TIM_ConfigClockSource+0x16c>
 8009214:	2b60      	cmp	r3, #96	; 0x60
 8009216:	d050      	beq.n	80092ba <HAL_TIM_ConfigClockSource+0x11a>
 8009218:	2b60      	cmp	r3, #96	; 0x60
 800921a:	d877      	bhi.n	800930c <HAL_TIM_ConfigClockSource+0x16c>
 800921c:	2b50      	cmp	r3, #80	; 0x50
 800921e:	d03c      	beq.n	800929a <HAL_TIM_ConfigClockSource+0xfa>
 8009220:	2b50      	cmp	r3, #80	; 0x50
 8009222:	d873      	bhi.n	800930c <HAL_TIM_ConfigClockSource+0x16c>
 8009224:	2b40      	cmp	r3, #64	; 0x40
 8009226:	d058      	beq.n	80092da <HAL_TIM_ConfigClockSource+0x13a>
 8009228:	2b40      	cmp	r3, #64	; 0x40
 800922a:	d86f      	bhi.n	800930c <HAL_TIM_ConfigClockSource+0x16c>
 800922c:	2b30      	cmp	r3, #48	; 0x30
 800922e:	d064      	beq.n	80092fa <HAL_TIM_ConfigClockSource+0x15a>
 8009230:	2b30      	cmp	r3, #48	; 0x30
 8009232:	d86b      	bhi.n	800930c <HAL_TIM_ConfigClockSource+0x16c>
 8009234:	2b20      	cmp	r3, #32
 8009236:	d060      	beq.n	80092fa <HAL_TIM_ConfigClockSource+0x15a>
 8009238:	2b20      	cmp	r3, #32
 800923a:	d867      	bhi.n	800930c <HAL_TIM_ConfigClockSource+0x16c>
 800923c:	2b00      	cmp	r3, #0
 800923e:	d05c      	beq.n	80092fa <HAL_TIM_ConfigClockSource+0x15a>
 8009240:	2b10      	cmp	r3, #16
 8009242:	d05a      	beq.n	80092fa <HAL_TIM_ConfigClockSource+0x15a>
 8009244:	e062      	b.n	800930c <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8009246:	687b      	ldr	r3, [r7, #4]
 8009248:	6818      	ldr	r0, [r3, #0]
 800924a:	683b      	ldr	r3, [r7, #0]
 800924c:	6899      	ldr	r1, [r3, #8]
 800924e:	683b      	ldr	r3, [r7, #0]
 8009250:	685a      	ldr	r2, [r3, #4]
 8009252:	683b      	ldr	r3, [r7, #0]
 8009254:	68db      	ldr	r3, [r3, #12]
 8009256:	f000 fa53 	bl	8009700 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800925a:	687b      	ldr	r3, [r7, #4]
 800925c:	681b      	ldr	r3, [r3, #0]
 800925e:	689b      	ldr	r3, [r3, #8]
 8009260:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8009262:	68bb      	ldr	r3, [r7, #8]
 8009264:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8009268:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800926a:	687b      	ldr	r3, [r7, #4]
 800926c:	681b      	ldr	r3, [r3, #0]
 800926e:	68ba      	ldr	r2, [r7, #8]
 8009270:	609a      	str	r2, [r3, #8]
      break;
 8009272:	e04f      	b.n	8009314 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8009274:	687b      	ldr	r3, [r7, #4]
 8009276:	6818      	ldr	r0, [r3, #0]
 8009278:	683b      	ldr	r3, [r7, #0]
 800927a:	6899      	ldr	r1, [r3, #8]
 800927c:	683b      	ldr	r3, [r7, #0]
 800927e:	685a      	ldr	r2, [r3, #4]
 8009280:	683b      	ldr	r3, [r7, #0]
 8009282:	68db      	ldr	r3, [r3, #12]
 8009284:	f000 fa3c 	bl	8009700 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8009288:	687b      	ldr	r3, [r7, #4]
 800928a:	681b      	ldr	r3, [r3, #0]
 800928c:	689a      	ldr	r2, [r3, #8]
 800928e:	687b      	ldr	r3, [r7, #4]
 8009290:	681b      	ldr	r3, [r3, #0]
 8009292:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8009296:	609a      	str	r2, [r3, #8]
      break;
 8009298:	e03c      	b.n	8009314 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800929a:	687b      	ldr	r3, [r7, #4]
 800929c:	6818      	ldr	r0, [r3, #0]
 800929e:	683b      	ldr	r3, [r7, #0]
 80092a0:	6859      	ldr	r1, [r3, #4]
 80092a2:	683b      	ldr	r3, [r7, #0]
 80092a4:	68db      	ldr	r3, [r3, #12]
 80092a6:	461a      	mov	r2, r3
 80092a8:	f000 f9b3 	bl	8009612 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80092ac:	687b      	ldr	r3, [r7, #4]
 80092ae:	681b      	ldr	r3, [r3, #0]
 80092b0:	2150      	movs	r1, #80	; 0x50
 80092b2:	4618      	mov	r0, r3
 80092b4:	f000 fa0a 	bl	80096cc <TIM_ITRx_SetConfig>
      break;
 80092b8:	e02c      	b.n	8009314 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80092ba:	687b      	ldr	r3, [r7, #4]
 80092bc:	6818      	ldr	r0, [r3, #0]
 80092be:	683b      	ldr	r3, [r7, #0]
 80092c0:	6859      	ldr	r1, [r3, #4]
 80092c2:	683b      	ldr	r3, [r7, #0]
 80092c4:	68db      	ldr	r3, [r3, #12]
 80092c6:	461a      	mov	r2, r3
 80092c8:	f000 f9d1 	bl	800966e <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80092cc:	687b      	ldr	r3, [r7, #4]
 80092ce:	681b      	ldr	r3, [r3, #0]
 80092d0:	2160      	movs	r1, #96	; 0x60
 80092d2:	4618      	mov	r0, r3
 80092d4:	f000 f9fa 	bl	80096cc <TIM_ITRx_SetConfig>
      break;
 80092d8:	e01c      	b.n	8009314 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80092da:	687b      	ldr	r3, [r7, #4]
 80092dc:	6818      	ldr	r0, [r3, #0]
 80092de:	683b      	ldr	r3, [r7, #0]
 80092e0:	6859      	ldr	r1, [r3, #4]
 80092e2:	683b      	ldr	r3, [r7, #0]
 80092e4:	68db      	ldr	r3, [r3, #12]
 80092e6:	461a      	mov	r2, r3
 80092e8:	f000 f993 	bl	8009612 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80092ec:	687b      	ldr	r3, [r7, #4]
 80092ee:	681b      	ldr	r3, [r3, #0]
 80092f0:	2140      	movs	r1, #64	; 0x40
 80092f2:	4618      	mov	r0, r3
 80092f4:	f000 f9ea 	bl	80096cc <TIM_ITRx_SetConfig>
      break;
 80092f8:	e00c      	b.n	8009314 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80092fa:	687b      	ldr	r3, [r7, #4]
 80092fc:	681a      	ldr	r2, [r3, #0]
 80092fe:	683b      	ldr	r3, [r7, #0]
 8009300:	681b      	ldr	r3, [r3, #0]
 8009302:	4619      	mov	r1, r3
 8009304:	4610      	mov	r0, r2
 8009306:	f000 f9e1 	bl	80096cc <TIM_ITRx_SetConfig>
      break;
 800930a:	e003      	b.n	8009314 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 800930c:	2301      	movs	r3, #1
 800930e:	73fb      	strb	r3, [r7, #15]
      break;
 8009310:	e000      	b.n	8009314 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8009312:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8009314:	687b      	ldr	r3, [r7, #4]
 8009316:	2201      	movs	r2, #1
 8009318:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800931c:	687b      	ldr	r3, [r7, #4]
 800931e:	2200      	movs	r2, #0
 8009320:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8009324:	7bfb      	ldrb	r3, [r7, #15]
}
 8009326:	4618      	mov	r0, r3
 8009328:	3710      	adds	r7, #16
 800932a:	46bd      	mov	sp, r7
 800932c:	bd80      	pop	{r7, pc}

0800932e <HAL_TIM_SlaveConfigSynchro>:
  *         timer input or external trigger input) and the Slave mode
  *         (Disable, Reset, Gated, Trigger, External clock mode 1).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_SlaveConfigSynchro(TIM_HandleTypeDef *htim, const TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 800932e:	b580      	push	{r7, lr}
 8009330:	b082      	sub	sp, #8
 8009332:	af00      	add	r7, sp, #0
 8009334:	6078      	str	r0, [r7, #4]
 8009336:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_SLAVE_INSTANCE(htim->Instance));
  assert_param(IS_TIM_SLAVE_MODE(sSlaveConfig->SlaveMode));
  assert_param(IS_TIM_TRIGGER_SELECTION(sSlaveConfig->InputTrigger));

  __HAL_LOCK(htim);
 8009338:	687b      	ldr	r3, [r7, #4]
 800933a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800933e:	2b01      	cmp	r3, #1
 8009340:	d101      	bne.n	8009346 <HAL_TIM_SlaveConfigSynchro+0x18>
 8009342:	2302      	movs	r3, #2
 8009344:	e031      	b.n	80093aa <HAL_TIM_SlaveConfigSynchro+0x7c>
 8009346:	687b      	ldr	r3, [r7, #4]
 8009348:	2201      	movs	r2, #1
 800934a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800934e:	687b      	ldr	r3, [r7, #4]
 8009350:	2202      	movs	r2, #2
 8009352:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  if (TIM_SlaveTimer_SetConfig(htim, sSlaveConfig) != HAL_OK)
 8009356:	6839      	ldr	r1, [r7, #0]
 8009358:	6878      	ldr	r0, [r7, #4]
 800935a:	f000 f8c9 	bl	80094f0 <TIM_SlaveTimer_SetConfig>
 800935e:	4603      	mov	r3, r0
 8009360:	2b00      	cmp	r3, #0
 8009362:	d009      	beq.n	8009378 <HAL_TIM_SlaveConfigSynchro+0x4a>
  {
    htim->State = HAL_TIM_STATE_READY;
 8009364:	687b      	ldr	r3, [r7, #4]
 8009366:	2201      	movs	r2, #1
 8009368:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    __HAL_UNLOCK(htim);
 800936c:	687b      	ldr	r3, [r7, #4]
 800936e:	2200      	movs	r2, #0
 8009370:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    return HAL_ERROR;
 8009374:	2301      	movs	r3, #1
 8009376:	e018      	b.n	80093aa <HAL_TIM_SlaveConfigSynchro+0x7c>
  }

  /* Disable Trigger Interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_TRIGGER);
 8009378:	687b      	ldr	r3, [r7, #4]
 800937a:	681b      	ldr	r3, [r3, #0]
 800937c:	68da      	ldr	r2, [r3, #12]
 800937e:	687b      	ldr	r3, [r7, #4]
 8009380:	681b      	ldr	r3, [r3, #0]
 8009382:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8009386:	60da      	str	r2, [r3, #12]

  /* Disable Trigger DMA request */
  __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_TRIGGER);
 8009388:	687b      	ldr	r3, [r7, #4]
 800938a:	681b      	ldr	r3, [r3, #0]
 800938c:	68da      	ldr	r2, [r3, #12]
 800938e:	687b      	ldr	r3, [r7, #4]
 8009390:	681b      	ldr	r3, [r3, #0]
 8009392:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8009396:	60da      	str	r2, [r3, #12]

  htim->State = HAL_TIM_STATE_READY;
 8009398:	687b      	ldr	r3, [r7, #4]
 800939a:	2201      	movs	r2, #1
 800939c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80093a0:	687b      	ldr	r3, [r7, #4]
 80093a2:	2200      	movs	r2, #0
 80093a4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80093a8:	2300      	movs	r3, #0
}
 80093aa:	4618      	mov	r0, r3
 80093ac:	3708      	adds	r7, #8
 80093ae:	46bd      	mov	sp, r7
 80093b0:	bd80      	pop	{r7, pc}

080093b2 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80093b2:	b480      	push	{r7}
 80093b4:	b083      	sub	sp, #12
 80093b6:	af00      	add	r7, sp, #0
 80093b8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80093ba:	bf00      	nop
 80093bc:	370c      	adds	r7, #12
 80093be:	46bd      	mov	sp, r7
 80093c0:	bc80      	pop	{r7}
 80093c2:	4770      	bx	lr

080093c4 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80093c4:	b480      	push	{r7}
 80093c6:	b083      	sub	sp, #12
 80093c8:	af00      	add	r7, sp, #0
 80093ca:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80093cc:	bf00      	nop
 80093ce:	370c      	adds	r7, #12
 80093d0:	46bd      	mov	sp, r7
 80093d2:	bc80      	pop	{r7}
 80093d4:	4770      	bx	lr

080093d6 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80093d6:	b480      	push	{r7}
 80093d8:	b083      	sub	sp, #12
 80093da:	af00      	add	r7, sp, #0
 80093dc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80093de:	bf00      	nop
 80093e0:	370c      	adds	r7, #12
 80093e2:	46bd      	mov	sp, r7
 80093e4:	bc80      	pop	{r7}
 80093e6:	4770      	bx	lr

080093e8 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80093e8:	b480      	push	{r7}
 80093ea:	b083      	sub	sp, #12
 80093ec:	af00      	add	r7, sp, #0
 80093ee:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80093f0:	bf00      	nop
 80093f2:	370c      	adds	r7, #12
 80093f4:	46bd      	mov	sp, r7
 80093f6:	bc80      	pop	{r7}
 80093f8:	4770      	bx	lr
	...

080093fc <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80093fc:	b480      	push	{r7}
 80093fe:	b085      	sub	sp, #20
 8009400:	af00      	add	r7, sp, #0
 8009402:	6078      	str	r0, [r7, #4]
 8009404:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8009406:	687b      	ldr	r3, [r7, #4]
 8009408:	681b      	ldr	r3, [r3, #0]
 800940a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800940c:	687b      	ldr	r3, [r7, #4]
 800940e:	4a33      	ldr	r2, [pc, #204]	; (80094dc <TIM_Base_SetConfig+0xe0>)
 8009410:	4293      	cmp	r3, r2
 8009412:	d013      	beq.n	800943c <TIM_Base_SetConfig+0x40>
 8009414:	687b      	ldr	r3, [r7, #4]
 8009416:	4a32      	ldr	r2, [pc, #200]	; (80094e0 <TIM_Base_SetConfig+0xe4>)
 8009418:	4293      	cmp	r3, r2
 800941a:	d00f      	beq.n	800943c <TIM_Base_SetConfig+0x40>
 800941c:	687b      	ldr	r3, [r7, #4]
 800941e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009422:	d00b      	beq.n	800943c <TIM_Base_SetConfig+0x40>
 8009424:	687b      	ldr	r3, [r7, #4]
 8009426:	4a2f      	ldr	r2, [pc, #188]	; (80094e4 <TIM_Base_SetConfig+0xe8>)
 8009428:	4293      	cmp	r3, r2
 800942a:	d007      	beq.n	800943c <TIM_Base_SetConfig+0x40>
 800942c:	687b      	ldr	r3, [r7, #4]
 800942e:	4a2e      	ldr	r2, [pc, #184]	; (80094e8 <TIM_Base_SetConfig+0xec>)
 8009430:	4293      	cmp	r3, r2
 8009432:	d003      	beq.n	800943c <TIM_Base_SetConfig+0x40>
 8009434:	687b      	ldr	r3, [r7, #4]
 8009436:	4a2d      	ldr	r2, [pc, #180]	; (80094ec <TIM_Base_SetConfig+0xf0>)
 8009438:	4293      	cmp	r3, r2
 800943a:	d108      	bne.n	800944e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800943c:	68fb      	ldr	r3, [r7, #12]
 800943e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009442:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8009444:	683b      	ldr	r3, [r7, #0]
 8009446:	685b      	ldr	r3, [r3, #4]
 8009448:	68fa      	ldr	r2, [r7, #12]
 800944a:	4313      	orrs	r3, r2
 800944c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800944e:	687b      	ldr	r3, [r7, #4]
 8009450:	4a22      	ldr	r2, [pc, #136]	; (80094dc <TIM_Base_SetConfig+0xe0>)
 8009452:	4293      	cmp	r3, r2
 8009454:	d013      	beq.n	800947e <TIM_Base_SetConfig+0x82>
 8009456:	687b      	ldr	r3, [r7, #4]
 8009458:	4a21      	ldr	r2, [pc, #132]	; (80094e0 <TIM_Base_SetConfig+0xe4>)
 800945a:	4293      	cmp	r3, r2
 800945c:	d00f      	beq.n	800947e <TIM_Base_SetConfig+0x82>
 800945e:	687b      	ldr	r3, [r7, #4]
 8009460:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009464:	d00b      	beq.n	800947e <TIM_Base_SetConfig+0x82>
 8009466:	687b      	ldr	r3, [r7, #4]
 8009468:	4a1e      	ldr	r2, [pc, #120]	; (80094e4 <TIM_Base_SetConfig+0xe8>)
 800946a:	4293      	cmp	r3, r2
 800946c:	d007      	beq.n	800947e <TIM_Base_SetConfig+0x82>
 800946e:	687b      	ldr	r3, [r7, #4]
 8009470:	4a1d      	ldr	r2, [pc, #116]	; (80094e8 <TIM_Base_SetConfig+0xec>)
 8009472:	4293      	cmp	r3, r2
 8009474:	d003      	beq.n	800947e <TIM_Base_SetConfig+0x82>
 8009476:	687b      	ldr	r3, [r7, #4]
 8009478:	4a1c      	ldr	r2, [pc, #112]	; (80094ec <TIM_Base_SetConfig+0xf0>)
 800947a:	4293      	cmp	r3, r2
 800947c:	d108      	bne.n	8009490 <TIM_Base_SetConfig+0x94>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800947e:	68fb      	ldr	r3, [r7, #12]
 8009480:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8009484:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8009486:	683b      	ldr	r3, [r7, #0]
 8009488:	68db      	ldr	r3, [r3, #12]
 800948a:	68fa      	ldr	r2, [r7, #12]
 800948c:	4313      	orrs	r3, r2
 800948e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8009490:	68fb      	ldr	r3, [r7, #12]
 8009492:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8009496:	683b      	ldr	r3, [r7, #0]
 8009498:	695b      	ldr	r3, [r3, #20]
 800949a:	4313      	orrs	r3, r2
 800949c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800949e:	687b      	ldr	r3, [r7, #4]
 80094a0:	68fa      	ldr	r2, [r7, #12]
 80094a2:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80094a4:	683b      	ldr	r3, [r7, #0]
 80094a6:	689a      	ldr	r2, [r3, #8]
 80094a8:	687b      	ldr	r3, [r7, #4]
 80094aa:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80094ac:	683b      	ldr	r3, [r7, #0]
 80094ae:	681a      	ldr	r2, [r3, #0]
 80094b0:	687b      	ldr	r3, [r7, #4]
 80094b2:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80094b4:	687b      	ldr	r3, [r7, #4]
 80094b6:	4a09      	ldr	r2, [pc, #36]	; (80094dc <TIM_Base_SetConfig+0xe0>)
 80094b8:	4293      	cmp	r3, r2
 80094ba:	d003      	beq.n	80094c4 <TIM_Base_SetConfig+0xc8>
 80094bc:	687b      	ldr	r3, [r7, #4]
 80094be:	4a08      	ldr	r2, [pc, #32]	; (80094e0 <TIM_Base_SetConfig+0xe4>)
 80094c0:	4293      	cmp	r3, r2
 80094c2:	d103      	bne.n	80094cc <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80094c4:	683b      	ldr	r3, [r7, #0]
 80094c6:	691a      	ldr	r2, [r3, #16]
 80094c8:	687b      	ldr	r3, [r7, #4]
 80094ca:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80094cc:	687b      	ldr	r3, [r7, #4]
 80094ce:	2201      	movs	r2, #1
 80094d0:	615a      	str	r2, [r3, #20]
}
 80094d2:	bf00      	nop
 80094d4:	3714      	adds	r7, #20
 80094d6:	46bd      	mov	sp, r7
 80094d8:	bc80      	pop	{r7}
 80094da:	4770      	bx	lr
 80094dc:	40012c00 	.word	0x40012c00
 80094e0:	40013400 	.word	0x40013400
 80094e4:	40000400 	.word	0x40000400
 80094e8:	40000800 	.word	0x40000800
 80094ec:	40000c00 	.word	0x40000c00

080094f0 <TIM_SlaveTimer_SetConfig>:
  * @param  sSlaveConfig Slave timer configuration
  * @retval None
  */
static HAL_StatusTypeDef TIM_SlaveTimer_SetConfig(TIM_HandleTypeDef *htim,
                                                  const TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 80094f0:	b580      	push	{r7, lr}
 80094f2:	b086      	sub	sp, #24
 80094f4:	af00      	add	r7, sp, #0
 80094f6:	6078      	str	r0, [r7, #4]
 80094f8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80094fa:	2300      	movs	r3, #0
 80094fc:	75fb      	strb	r3, [r7, #23]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80094fe:	687b      	ldr	r3, [r7, #4]
 8009500:	681b      	ldr	r3, [r3, #0]
 8009502:	689b      	ldr	r3, [r3, #8]
 8009504:	613b      	str	r3, [r7, #16]

  /* Reset the Trigger Selection Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8009506:	693b      	ldr	r3, [r7, #16]
 8009508:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800950c:	613b      	str	r3, [r7, #16]
  /* Set the Input Trigger source */
  tmpsmcr |= sSlaveConfig->InputTrigger;
 800950e:	683b      	ldr	r3, [r7, #0]
 8009510:	685b      	ldr	r3, [r3, #4]
 8009512:	693a      	ldr	r2, [r7, #16]
 8009514:	4313      	orrs	r3, r2
 8009516:	613b      	str	r3, [r7, #16]

  /* Reset the slave mode Bits */
  tmpsmcr &= ~TIM_SMCR_SMS;
 8009518:	693b      	ldr	r3, [r7, #16]
 800951a:	f023 0307 	bic.w	r3, r3, #7
 800951e:	613b      	str	r3, [r7, #16]
  /* Set the slave mode */
  tmpsmcr |= sSlaveConfig->SlaveMode;
 8009520:	683b      	ldr	r3, [r7, #0]
 8009522:	681b      	ldr	r3, [r3, #0]
 8009524:	693a      	ldr	r2, [r7, #16]
 8009526:	4313      	orrs	r3, r2
 8009528:	613b      	str	r3, [r7, #16]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 800952a:	687b      	ldr	r3, [r7, #4]
 800952c:	681b      	ldr	r3, [r3, #0]
 800952e:	693a      	ldr	r2, [r7, #16]
 8009530:	609a      	str	r2, [r3, #8]

  /* Configure the trigger prescaler, filter, and polarity */
  switch (sSlaveConfig->InputTrigger)
 8009532:	683b      	ldr	r3, [r7, #0]
 8009534:	685b      	ldr	r3, [r3, #4]
 8009536:	2b70      	cmp	r3, #112	; 0x70
 8009538:	d01a      	beq.n	8009570 <TIM_SlaveTimer_SetConfig+0x80>
 800953a:	2b70      	cmp	r3, #112	; 0x70
 800953c:	d860      	bhi.n	8009600 <TIM_SlaveTimer_SetConfig+0x110>
 800953e:	2b60      	cmp	r3, #96	; 0x60
 8009540:	d054      	beq.n	80095ec <TIM_SlaveTimer_SetConfig+0xfc>
 8009542:	2b60      	cmp	r3, #96	; 0x60
 8009544:	d85c      	bhi.n	8009600 <TIM_SlaveTimer_SetConfig+0x110>
 8009546:	2b50      	cmp	r3, #80	; 0x50
 8009548:	d046      	beq.n	80095d8 <TIM_SlaveTimer_SetConfig+0xe8>
 800954a:	2b50      	cmp	r3, #80	; 0x50
 800954c:	d858      	bhi.n	8009600 <TIM_SlaveTimer_SetConfig+0x110>
 800954e:	2b40      	cmp	r3, #64	; 0x40
 8009550:	d019      	beq.n	8009586 <TIM_SlaveTimer_SetConfig+0x96>
 8009552:	2b40      	cmp	r3, #64	; 0x40
 8009554:	d854      	bhi.n	8009600 <TIM_SlaveTimer_SetConfig+0x110>
 8009556:	2b30      	cmp	r3, #48	; 0x30
 8009558:	d055      	beq.n	8009606 <TIM_SlaveTimer_SetConfig+0x116>
 800955a:	2b30      	cmp	r3, #48	; 0x30
 800955c:	d850      	bhi.n	8009600 <TIM_SlaveTimer_SetConfig+0x110>
 800955e:	2b20      	cmp	r3, #32
 8009560:	d051      	beq.n	8009606 <TIM_SlaveTimer_SetConfig+0x116>
 8009562:	2b20      	cmp	r3, #32
 8009564:	d84c      	bhi.n	8009600 <TIM_SlaveTimer_SetConfig+0x110>
 8009566:	2b00      	cmp	r3, #0
 8009568:	d04d      	beq.n	8009606 <TIM_SlaveTimer_SetConfig+0x116>
 800956a:	2b10      	cmp	r3, #16
 800956c:	d04b      	beq.n	8009606 <TIM_SlaveTimer_SetConfig+0x116>
 800956e:	e047      	b.n	8009600 <TIM_SlaveTimer_SetConfig+0x110>
      assert_param(IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPRESCALER(sSlaveConfig->TriggerPrescaler));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));
      /* Configure the ETR Trigger source */
      TIM_ETR_SetConfig(htim->Instance,
 8009570:	687b      	ldr	r3, [r7, #4]
 8009572:	6818      	ldr	r0, [r3, #0]
 8009574:	683b      	ldr	r3, [r7, #0]
 8009576:	68d9      	ldr	r1, [r3, #12]
 8009578:	683b      	ldr	r3, [r7, #0]
 800957a:	689a      	ldr	r2, [r3, #8]
 800957c:	683b      	ldr	r3, [r7, #0]
 800957e:	691b      	ldr	r3, [r3, #16]
 8009580:	f000 f8be 	bl	8009700 <TIM_ETR_SetConfig>
                        sSlaveConfig->TriggerPrescaler,
                        sSlaveConfig->TriggerPolarity,
                        sSlaveConfig->TriggerFilter);
      break;
 8009584:	e040      	b.n	8009608 <TIM_SlaveTimer_SetConfig+0x118>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      if (sSlaveConfig->SlaveMode == TIM_SLAVEMODE_GATED)
 8009586:	683b      	ldr	r3, [r7, #0]
 8009588:	681b      	ldr	r3, [r3, #0]
 800958a:	2b05      	cmp	r3, #5
 800958c:	d101      	bne.n	8009592 <TIM_SlaveTimer_SetConfig+0xa2>
      {
        return HAL_ERROR;
 800958e:	2301      	movs	r3, #1
 8009590:	e03b      	b.n	800960a <TIM_SlaveTimer_SetConfig+0x11a>
      }

      /* Disable the Channel 1: Reset the CC1E Bit */
      tmpccer = htim->Instance->CCER;
 8009592:	687b      	ldr	r3, [r7, #4]
 8009594:	681b      	ldr	r3, [r3, #0]
 8009596:	6a1b      	ldr	r3, [r3, #32]
 8009598:	60fb      	str	r3, [r7, #12]
      htim->Instance->CCER &= ~TIM_CCER_CC1E;
 800959a:	687b      	ldr	r3, [r7, #4]
 800959c:	681b      	ldr	r3, [r3, #0]
 800959e:	6a1a      	ldr	r2, [r3, #32]
 80095a0:	687b      	ldr	r3, [r7, #4]
 80095a2:	681b      	ldr	r3, [r3, #0]
 80095a4:	f022 0201 	bic.w	r2, r2, #1
 80095a8:	621a      	str	r2, [r3, #32]
      tmpccmr1 = htim->Instance->CCMR1;
 80095aa:	687b      	ldr	r3, [r7, #4]
 80095ac:	681b      	ldr	r3, [r3, #0]
 80095ae:	699b      	ldr	r3, [r3, #24]
 80095b0:	60bb      	str	r3, [r7, #8]

      /* Set the filter */
      tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80095b2:	68bb      	ldr	r3, [r7, #8]
 80095b4:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80095b8:	60bb      	str	r3, [r7, #8]
      tmpccmr1 |= ((sSlaveConfig->TriggerFilter) << 4U);
 80095ba:	683b      	ldr	r3, [r7, #0]
 80095bc:	691b      	ldr	r3, [r3, #16]
 80095be:	011b      	lsls	r3, r3, #4
 80095c0:	68ba      	ldr	r2, [r7, #8]
 80095c2:	4313      	orrs	r3, r2
 80095c4:	60bb      	str	r3, [r7, #8]

      /* Write to TIMx CCMR1 and CCER registers */
      htim->Instance->CCMR1 = tmpccmr1;
 80095c6:	687b      	ldr	r3, [r7, #4]
 80095c8:	681b      	ldr	r3, [r3, #0]
 80095ca:	68ba      	ldr	r2, [r7, #8]
 80095cc:	619a      	str	r2, [r3, #24]
      htim->Instance->CCER = tmpccer;
 80095ce:	687b      	ldr	r3, [r7, #4]
 80095d0:	681b      	ldr	r3, [r3, #0]
 80095d2:	68fa      	ldr	r2, [r7, #12]
 80095d4:	621a      	str	r2, [r3, #32]
      break;
 80095d6:	e017      	b.n	8009608 <TIM_SlaveTimer_SetConfig+0x118>
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      /* Configure TI1 Filter and Polarity */
      TIM_TI1_ConfigInputStage(htim->Instance,
 80095d8:	687b      	ldr	r3, [r7, #4]
 80095da:	6818      	ldr	r0, [r3, #0]
 80095dc:	683b      	ldr	r3, [r7, #0]
 80095de:	6899      	ldr	r1, [r3, #8]
 80095e0:	683b      	ldr	r3, [r7, #0]
 80095e2:	691b      	ldr	r3, [r3, #16]
 80095e4:	461a      	mov	r2, r3
 80095e6:	f000 f814 	bl	8009612 <TIM_TI1_ConfigInputStage>
                               sSlaveConfig->TriggerPolarity,
                               sSlaveConfig->TriggerFilter);
      break;
 80095ea:	e00d      	b.n	8009608 <TIM_SlaveTimer_SetConfig+0x118>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      /* Configure TI2 Filter and Polarity */
      TIM_TI2_ConfigInputStage(htim->Instance,
 80095ec:	687b      	ldr	r3, [r7, #4]
 80095ee:	6818      	ldr	r0, [r3, #0]
 80095f0:	683b      	ldr	r3, [r7, #0]
 80095f2:	6899      	ldr	r1, [r3, #8]
 80095f4:	683b      	ldr	r3, [r7, #0]
 80095f6:	691b      	ldr	r3, [r3, #16]
 80095f8:	461a      	mov	r2, r3
 80095fa:	f000 f838 	bl	800966e <TIM_TI2_ConfigInputStage>
                               sSlaveConfig->TriggerPolarity,
                               sSlaveConfig->TriggerFilter);
      break;
 80095fe:	e003      	b.n	8009608 <TIM_SlaveTimer_SetConfig+0x118>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      break;
    }

    default:
      status = HAL_ERROR;
 8009600:	2301      	movs	r3, #1
 8009602:	75fb      	strb	r3, [r7, #23]
      break;
 8009604:	e000      	b.n	8009608 <TIM_SlaveTimer_SetConfig+0x118>
      break;
 8009606:	bf00      	nop
  }

  return status;
 8009608:	7dfb      	ldrb	r3, [r7, #23]
}
 800960a:	4618      	mov	r0, r3
 800960c:	3718      	adds	r7, #24
 800960e:	46bd      	mov	sp, r7
 8009610:	bd80      	pop	{r7, pc}

08009612 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8009612:	b480      	push	{r7}
 8009614:	b087      	sub	sp, #28
 8009616:	af00      	add	r7, sp, #0
 8009618:	60f8      	str	r0, [r7, #12]
 800961a:	60b9      	str	r1, [r7, #8]
 800961c:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800961e:	68fb      	ldr	r3, [r7, #12]
 8009620:	6a1b      	ldr	r3, [r3, #32]
 8009622:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8009624:	68fb      	ldr	r3, [r7, #12]
 8009626:	6a1b      	ldr	r3, [r3, #32]
 8009628:	f023 0201 	bic.w	r2, r3, #1
 800962c:	68fb      	ldr	r3, [r7, #12]
 800962e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8009630:	68fb      	ldr	r3, [r7, #12]
 8009632:	699b      	ldr	r3, [r3, #24]
 8009634:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8009636:	693b      	ldr	r3, [r7, #16]
 8009638:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800963c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800963e:	687b      	ldr	r3, [r7, #4]
 8009640:	011b      	lsls	r3, r3, #4
 8009642:	693a      	ldr	r2, [r7, #16]
 8009644:	4313      	orrs	r3, r2
 8009646:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8009648:	697b      	ldr	r3, [r7, #20]
 800964a:	f023 030a 	bic.w	r3, r3, #10
 800964e:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8009650:	697a      	ldr	r2, [r7, #20]
 8009652:	68bb      	ldr	r3, [r7, #8]
 8009654:	4313      	orrs	r3, r2
 8009656:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8009658:	68fb      	ldr	r3, [r7, #12]
 800965a:	693a      	ldr	r2, [r7, #16]
 800965c:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800965e:	68fb      	ldr	r3, [r7, #12]
 8009660:	697a      	ldr	r2, [r7, #20]
 8009662:	621a      	str	r2, [r3, #32]
}
 8009664:	bf00      	nop
 8009666:	371c      	adds	r7, #28
 8009668:	46bd      	mov	sp, r7
 800966a:	bc80      	pop	{r7}
 800966c:	4770      	bx	lr

0800966e <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800966e:	b480      	push	{r7}
 8009670:	b087      	sub	sp, #28
 8009672:	af00      	add	r7, sp, #0
 8009674:	60f8      	str	r0, [r7, #12]
 8009676:	60b9      	str	r1, [r7, #8]
 8009678:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800967a:	68fb      	ldr	r3, [r7, #12]
 800967c:	6a1b      	ldr	r3, [r3, #32]
 800967e:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8009680:	68fb      	ldr	r3, [r7, #12]
 8009682:	6a1b      	ldr	r3, [r3, #32]
 8009684:	f023 0210 	bic.w	r2, r3, #16
 8009688:	68fb      	ldr	r3, [r7, #12]
 800968a:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800968c:	68fb      	ldr	r3, [r7, #12]
 800968e:	699b      	ldr	r3, [r3, #24]
 8009690:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8009692:	693b      	ldr	r3, [r7, #16]
 8009694:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8009698:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800969a:	687b      	ldr	r3, [r7, #4]
 800969c:	031b      	lsls	r3, r3, #12
 800969e:	693a      	ldr	r2, [r7, #16]
 80096a0:	4313      	orrs	r3, r2
 80096a2:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80096a4:	697b      	ldr	r3, [r7, #20]
 80096a6:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80096aa:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 80096ac:	68bb      	ldr	r3, [r7, #8]
 80096ae:	011b      	lsls	r3, r3, #4
 80096b0:	697a      	ldr	r2, [r7, #20]
 80096b2:	4313      	orrs	r3, r2
 80096b4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80096b6:	68fb      	ldr	r3, [r7, #12]
 80096b8:	693a      	ldr	r2, [r7, #16]
 80096ba:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80096bc:	68fb      	ldr	r3, [r7, #12]
 80096be:	697a      	ldr	r2, [r7, #20]
 80096c0:	621a      	str	r2, [r3, #32]
}
 80096c2:	bf00      	nop
 80096c4:	371c      	adds	r7, #28
 80096c6:	46bd      	mov	sp, r7
 80096c8:	bc80      	pop	{r7}
 80096ca:	4770      	bx	lr

080096cc <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80096cc:	b480      	push	{r7}
 80096ce:	b085      	sub	sp, #20
 80096d0:	af00      	add	r7, sp, #0
 80096d2:	6078      	str	r0, [r7, #4]
 80096d4:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80096d6:	687b      	ldr	r3, [r7, #4]
 80096d8:	689b      	ldr	r3, [r3, #8]
 80096da:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80096dc:	68fb      	ldr	r3, [r7, #12]
 80096de:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80096e2:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80096e4:	683a      	ldr	r2, [r7, #0]
 80096e6:	68fb      	ldr	r3, [r7, #12]
 80096e8:	4313      	orrs	r3, r2
 80096ea:	f043 0307 	orr.w	r3, r3, #7
 80096ee:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80096f0:	687b      	ldr	r3, [r7, #4]
 80096f2:	68fa      	ldr	r2, [r7, #12]
 80096f4:	609a      	str	r2, [r3, #8]
}
 80096f6:	bf00      	nop
 80096f8:	3714      	adds	r7, #20
 80096fa:	46bd      	mov	sp, r7
 80096fc:	bc80      	pop	{r7}
 80096fe:	4770      	bx	lr

08009700 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8009700:	b480      	push	{r7}
 8009702:	b087      	sub	sp, #28
 8009704:	af00      	add	r7, sp, #0
 8009706:	60f8      	str	r0, [r7, #12]
 8009708:	60b9      	str	r1, [r7, #8]
 800970a:	607a      	str	r2, [r7, #4]
 800970c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800970e:	68fb      	ldr	r3, [r7, #12]
 8009710:	689b      	ldr	r3, [r3, #8]
 8009712:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8009714:	697b      	ldr	r3, [r7, #20]
 8009716:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800971a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800971c:	683b      	ldr	r3, [r7, #0]
 800971e:	021a      	lsls	r2, r3, #8
 8009720:	687b      	ldr	r3, [r7, #4]
 8009722:	431a      	orrs	r2, r3
 8009724:	68bb      	ldr	r3, [r7, #8]
 8009726:	4313      	orrs	r3, r2
 8009728:	697a      	ldr	r2, [r7, #20]
 800972a:	4313      	orrs	r3, r2
 800972c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800972e:	68fb      	ldr	r3, [r7, #12]
 8009730:	697a      	ldr	r2, [r7, #20]
 8009732:	609a      	str	r2, [r3, #8]
}
 8009734:	bf00      	nop
 8009736:	371c      	adds	r7, #28
 8009738:	46bd      	mov	sp, r7
 800973a:	bc80      	pop	{r7}
 800973c:	4770      	bx	lr
	...

08009740 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8009740:	b480      	push	{r7}
 8009742:	b085      	sub	sp, #20
 8009744:	af00      	add	r7, sp, #0
 8009746:	6078      	str	r0, [r7, #4]
 8009748:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800974a:	687b      	ldr	r3, [r7, #4]
 800974c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8009750:	2b01      	cmp	r3, #1
 8009752:	d101      	bne.n	8009758 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8009754:	2302      	movs	r3, #2
 8009756:	e050      	b.n	80097fa <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8009758:	687b      	ldr	r3, [r7, #4]
 800975a:	2201      	movs	r2, #1
 800975c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009760:	687b      	ldr	r3, [r7, #4]
 8009762:	2202      	movs	r2, #2
 8009764:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8009768:	687b      	ldr	r3, [r7, #4]
 800976a:	681b      	ldr	r3, [r3, #0]
 800976c:	685b      	ldr	r3, [r3, #4]
 800976e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8009770:	687b      	ldr	r3, [r7, #4]
 8009772:	681b      	ldr	r3, [r3, #0]
 8009774:	689b      	ldr	r3, [r3, #8]
 8009776:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8009778:	68fb      	ldr	r3, [r7, #12]
 800977a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800977e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8009780:	683b      	ldr	r3, [r7, #0]
 8009782:	681b      	ldr	r3, [r3, #0]
 8009784:	68fa      	ldr	r2, [r7, #12]
 8009786:	4313      	orrs	r3, r2
 8009788:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800978a:	687b      	ldr	r3, [r7, #4]
 800978c:	681b      	ldr	r3, [r3, #0]
 800978e:	68fa      	ldr	r2, [r7, #12]
 8009790:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8009792:	687b      	ldr	r3, [r7, #4]
 8009794:	681b      	ldr	r3, [r3, #0]
 8009796:	4a1b      	ldr	r2, [pc, #108]	; (8009804 <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 8009798:	4293      	cmp	r3, r2
 800979a:	d018      	beq.n	80097ce <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800979c:	687b      	ldr	r3, [r7, #4]
 800979e:	681b      	ldr	r3, [r3, #0]
 80097a0:	4a19      	ldr	r2, [pc, #100]	; (8009808 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 80097a2:	4293      	cmp	r3, r2
 80097a4:	d013      	beq.n	80097ce <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80097a6:	687b      	ldr	r3, [r7, #4]
 80097a8:	681b      	ldr	r3, [r3, #0]
 80097aa:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80097ae:	d00e      	beq.n	80097ce <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80097b0:	687b      	ldr	r3, [r7, #4]
 80097b2:	681b      	ldr	r3, [r3, #0]
 80097b4:	4a15      	ldr	r2, [pc, #84]	; (800980c <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 80097b6:	4293      	cmp	r3, r2
 80097b8:	d009      	beq.n	80097ce <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80097ba:	687b      	ldr	r3, [r7, #4]
 80097bc:	681b      	ldr	r3, [r3, #0]
 80097be:	4a14      	ldr	r2, [pc, #80]	; (8009810 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 80097c0:	4293      	cmp	r3, r2
 80097c2:	d004      	beq.n	80097ce <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80097c4:	687b      	ldr	r3, [r7, #4]
 80097c6:	681b      	ldr	r3, [r3, #0]
 80097c8:	4a12      	ldr	r2, [pc, #72]	; (8009814 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 80097ca:	4293      	cmp	r3, r2
 80097cc:	d10c      	bne.n	80097e8 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80097ce:	68bb      	ldr	r3, [r7, #8]
 80097d0:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80097d4:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80097d6:	683b      	ldr	r3, [r7, #0]
 80097d8:	685b      	ldr	r3, [r3, #4]
 80097da:	68ba      	ldr	r2, [r7, #8]
 80097dc:	4313      	orrs	r3, r2
 80097de:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80097e0:	687b      	ldr	r3, [r7, #4]
 80097e2:	681b      	ldr	r3, [r3, #0]
 80097e4:	68ba      	ldr	r2, [r7, #8]
 80097e6:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80097e8:	687b      	ldr	r3, [r7, #4]
 80097ea:	2201      	movs	r2, #1
 80097ec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80097f0:	687b      	ldr	r3, [r7, #4]
 80097f2:	2200      	movs	r2, #0
 80097f4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80097f8:	2300      	movs	r3, #0
}
 80097fa:	4618      	mov	r0, r3
 80097fc:	3714      	adds	r7, #20
 80097fe:	46bd      	mov	sp, r7
 8009800:	bc80      	pop	{r7}
 8009802:	4770      	bx	lr
 8009804:	40012c00 	.word	0x40012c00
 8009808:	40013400 	.word	0x40013400
 800980c:	40000400 	.word	0x40000400
 8009810:	40000800 	.word	0x40000800
 8009814:	40000c00 	.word	0x40000c00

08009818 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8009818:	b480      	push	{r7}
 800981a:	b083      	sub	sp, #12
 800981c:	af00      	add	r7, sp, #0
 800981e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8009820:	bf00      	nop
 8009822:	370c      	adds	r7, #12
 8009824:	46bd      	mov	sp, r7
 8009826:	bc80      	pop	{r7}
 8009828:	4770      	bx	lr

0800982a <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800982a:	b480      	push	{r7}
 800982c:	b083      	sub	sp, #12
 800982e:	af00      	add	r7, sp, #0
 8009830:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8009832:	bf00      	nop
 8009834:	370c      	adds	r7, #12
 8009836:	46bd      	mov	sp, r7
 8009838:	bc80      	pop	{r7}
 800983a:	4770      	bx	lr

0800983c <SDIO_Init>:
  * @param  SDIOx: Pointer to SDMMC register base
  * @param  Init: SDMMC initialization structure   
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_Init(SDIO_TypeDef *SDIOx, SDIO_InitTypeDef Init)
{
 800983c:	b084      	sub	sp, #16
 800983e:	b480      	push	{r7}
 8009840:	b085      	sub	sp, #20
 8009842:	af00      	add	r7, sp, #0
 8009844:	6078      	str	r0, [r7, #4]
 8009846:	f107 001c 	add.w	r0, r7, #28
 800984a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  uint32_t tmpreg = 0;
 800984e:	2300      	movs	r3, #0
 8009850:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_BUS_WIDE(Init.BusWide));
  assert_param(IS_SDIO_HARDWARE_FLOW_CONTROL(Init.HardwareFlowControl));
  assert_param(IS_SDIO_CLKDIV(Init.ClockDiv));
  
  /* Set SDMMC configuration parameters */
  tmpreg |= (Init.ClockEdge           |\
 8009852:	69fa      	ldr	r2, [r7, #28]
             Init.ClockBypass         |\
 8009854:	6a3b      	ldr	r3, [r7, #32]
  tmpreg |= (Init.ClockEdge           |\
 8009856:	431a      	orrs	r2, r3
             Init.ClockPowerSave      |\
 8009858:	6a7b      	ldr	r3, [r7, #36]	; 0x24
             Init.ClockBypass         |\
 800985a:	431a      	orrs	r2, r3
             Init.BusWide             |\
 800985c:	6abb      	ldr	r3, [r7, #40]	; 0x28
             Init.ClockPowerSave      |\
 800985e:	431a      	orrs	r2, r3
             Init.HardwareFlowControl |\
 8009860:	6afb      	ldr	r3, [r7, #44]	; 0x2c
             Init.BusWide             |\
 8009862:	431a      	orrs	r2, r3
             Init.ClockDiv
 8009864:	6b3b      	ldr	r3, [r7, #48]	; 0x30
             Init.HardwareFlowControl |\
 8009866:	4313      	orrs	r3, r2
  tmpreg |= (Init.ClockEdge           |\
 8009868:	68fa      	ldr	r2, [r7, #12]
 800986a:	4313      	orrs	r3, r2
 800986c:	60fb      	str	r3, [r7, #12]
             ); 
  
  /* Write to SDMMC CLKCR */
  MODIFY_REG(SDIOx->CLKCR, CLKCR_CLEAR_MASK, tmpreg);  
 800986e:	687b      	ldr	r3, [r7, #4]
 8009870:	685b      	ldr	r3, [r3, #4]
 8009872:	f423 43fd 	bic.w	r3, r3, #32384	; 0x7e80
 8009876:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 800987a:	68fa      	ldr	r2, [r7, #12]
 800987c:	431a      	orrs	r2, r3
 800987e:	687b      	ldr	r3, [r7, #4]
 8009880:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 8009882:	2300      	movs	r3, #0
}
 8009884:	4618      	mov	r0, r3
 8009886:	3714      	adds	r7, #20
 8009888:	46bd      	mov	sp, r7
 800988a:	bc80      	pop	{r7}
 800988c:	b004      	add	sp, #16
 800988e:	4770      	bx	lr

08009890 <SDIO_ReadFIFO>:
  * @brief  Read data (word) from Rx FIFO in blocking mode (polling) 
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDIO_ReadFIFO(SDIO_TypeDef *SDIOx)
{
 8009890:	b480      	push	{r7}
 8009892:	b083      	sub	sp, #12
 8009894:	af00      	add	r7, sp, #0
 8009896:	6078      	str	r0, [r7, #4]
  /* Read data from Rx FIFO */ 
  return (SDIOx->FIFO);
 8009898:	687b      	ldr	r3, [r7, #4]
 800989a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
}
 800989e:	4618      	mov	r0, r3
 80098a0:	370c      	adds	r7, #12
 80098a2:	46bd      	mov	sp, r7
 80098a4:	bc80      	pop	{r7}
 80098a6:	4770      	bx	lr

080098a8 <SDIO_WriteFIFO>:
  * @param  SDIOx: Pointer to SDMMC register base
  * @param  pWriteData: pointer to data to write
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_WriteFIFO(SDIO_TypeDef *SDIOx, uint32_t *pWriteData)
{ 
 80098a8:	b480      	push	{r7}
 80098aa:	b083      	sub	sp, #12
 80098ac:	af00      	add	r7, sp, #0
 80098ae:	6078      	str	r0, [r7, #4]
 80098b0:	6039      	str	r1, [r7, #0]
  /* Write data to FIFO */ 
  SDIOx->FIFO = *pWriteData;
 80098b2:	683b      	ldr	r3, [r7, #0]
 80098b4:	681a      	ldr	r2, [r3, #0]
 80098b6:	687b      	ldr	r3, [r7, #4]
 80098b8:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 80098bc:	2300      	movs	r3, #0
}
 80098be:	4618      	mov	r0, r3
 80098c0:	370c      	adds	r7, #12
 80098c2:	46bd      	mov	sp, r7
 80098c4:	bc80      	pop	{r7}
 80098c6:	4770      	bx	lr

080098c8 <SDIO_PowerState_ON>:
  * @brief  Set SDMMC Power state to ON. 
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_PowerState_ON(SDIO_TypeDef *SDIOx)
{  
 80098c8:	b480      	push	{r7}
 80098ca:	b083      	sub	sp, #12
 80098cc:	af00      	add	r7, sp, #0
 80098ce:	6078      	str	r0, [r7, #4]
  /* Set power state to ON */ 
  SDIOx->POWER = SDIO_POWER_PWRCTRL;
 80098d0:	687b      	ldr	r3, [r7, #4]
 80098d2:	2203      	movs	r2, #3
 80098d4:	601a      	str	r2, [r3, #0]

  return HAL_OK;
 80098d6:	2300      	movs	r3, #0
}
 80098d8:	4618      	mov	r0, r3
 80098da:	370c      	adds	r7, #12
 80098dc:	46bd      	mov	sp, r7
 80098de:	bc80      	pop	{r7}
 80098e0:	4770      	bx	lr

080098e2 <SDIO_GetPowerState>:
  *            - 0x00: Power OFF
  *            - 0x02: Power UP
  *            - 0x03: Power ON 
  */
uint32_t SDIO_GetPowerState(SDIO_TypeDef *SDIOx)  
{
 80098e2:	b480      	push	{r7}
 80098e4:	b083      	sub	sp, #12
 80098e6:	af00      	add	r7, sp, #0
 80098e8:	6078      	str	r0, [r7, #4]
  return (SDIOx->POWER & SDIO_POWER_PWRCTRL);
 80098ea:	687b      	ldr	r3, [r7, #4]
 80098ec:	681b      	ldr	r3, [r3, #0]
 80098ee:	f003 0303 	and.w	r3, r3, #3
}
 80098f2:	4618      	mov	r0, r3
 80098f4:	370c      	adds	r7, #12
 80098f6:	46bd      	mov	sp, r7
 80098f8:	bc80      	pop	{r7}
 80098fa:	4770      	bx	lr

080098fc <SDIO_SendCommand>:
  * @param  Command: pointer to a SDIO_CmdInitTypeDef structure that contains 
  *         the configuration information for the SDMMC command
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_SendCommand(SDIO_TypeDef *SDIOx, SDIO_CmdInitTypeDef *Command)
{
 80098fc:	b480      	push	{r7}
 80098fe:	b085      	sub	sp, #20
 8009900:	af00      	add	r7, sp, #0
 8009902:	6078      	str	r0, [r7, #4]
 8009904:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 8009906:	2300      	movs	r3, #0
 8009908:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_RESPONSE(Command->Response));
  assert_param(IS_SDIO_WAIT(Command->WaitForInterrupt));
  assert_param(IS_SDIO_CPSM(Command->CPSM));

  /* Set the SDMMC Argument value */
  SDIOx->ARG = Command->Argument;
 800990a:	683b      	ldr	r3, [r7, #0]
 800990c:	681a      	ldr	r2, [r3, #0]
 800990e:	687b      	ldr	r3, [r7, #4]
 8009910:	609a      	str	r2, [r3, #8]

  /* Set SDMMC command parameters */
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 8009912:	683b      	ldr	r3, [r7, #0]
 8009914:	685a      	ldr	r2, [r3, #4]
                       Command->Response         |\
 8009916:	683b      	ldr	r3, [r7, #0]
 8009918:	689b      	ldr	r3, [r3, #8]
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 800991a:	431a      	orrs	r2, r3
                       Command->WaitForInterrupt |\
 800991c:	683b      	ldr	r3, [r7, #0]
 800991e:	68db      	ldr	r3, [r3, #12]
                       Command->Response         |\
 8009920:	431a      	orrs	r2, r3
                       Command->CPSM);
 8009922:	683b      	ldr	r3, [r7, #0]
 8009924:	691b      	ldr	r3, [r3, #16]
                       Command->WaitForInterrupt |\
 8009926:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 8009928:	68fa      	ldr	r2, [r7, #12]
 800992a:	4313      	orrs	r3, r2
 800992c:	60fb      	str	r3, [r7, #12]
  
  /* Write to SDMMC CMD register */
  MODIFY_REG(SDIOx->CMD, CMD_CLEAR_MASK, tmpreg); 
 800992e:	687b      	ldr	r3, [r7, #4]
 8009930:	68db      	ldr	r3, [r3, #12]
 8009932:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 8009936:	f023 030f 	bic.w	r3, r3, #15
 800993a:	68fa      	ldr	r2, [r7, #12]
 800993c:	431a      	orrs	r2, r3
 800993e:	687b      	ldr	r3, [r7, #4]
 8009940:	60da      	str	r2, [r3, #12]
  
  return HAL_OK;  
 8009942:	2300      	movs	r3, #0
}
 8009944:	4618      	mov	r0, r3
 8009946:	3714      	adds	r7, #20
 8009948:	46bd      	mov	sp, r7
 800994a:	bc80      	pop	{r7}
 800994c:	4770      	bx	lr

0800994e <SDIO_GetCommandResponse>:
  * @brief  Return the command index of last command for which response received
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval Command index of the last command response received
  */
uint8_t SDIO_GetCommandResponse(SDIO_TypeDef *SDIOx)
{
 800994e:	b480      	push	{r7}
 8009950:	b083      	sub	sp, #12
 8009952:	af00      	add	r7, sp, #0
 8009954:	6078      	str	r0, [r7, #4]
  return (uint8_t)(SDIOx->RESPCMD);
 8009956:	687b      	ldr	r3, [r7, #4]
 8009958:	691b      	ldr	r3, [r3, #16]
 800995a:	b2db      	uxtb	r3, r3
}
 800995c:	4618      	mov	r0, r3
 800995e:	370c      	adds	r7, #12
 8009960:	46bd      	mov	sp, r7
 8009962:	bc80      	pop	{r7}
 8009964:	4770      	bx	lr

08009966 <SDIO_GetResponse>:
  *            @arg SDIO_RESP3: Response Register 3
  *            @arg SDIO_RESP4: Response Register 4  
  * @retval The Corresponding response register value
  */
uint32_t SDIO_GetResponse(SDIO_TypeDef *SDIOx, uint32_t Response)
{
 8009966:	b480      	push	{r7}
 8009968:	b085      	sub	sp, #20
 800996a:	af00      	add	r7, sp, #0
 800996c:	6078      	str	r0, [r7, #4]
 800996e:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_SDIO_RESP(Response));
  
  /* Get the response */
  tmp = (uint32_t)(&(SDIOx->RESP1)) + Response;
 8009970:	687b      	ldr	r3, [r7, #4]
 8009972:	3314      	adds	r3, #20
 8009974:	461a      	mov	r2, r3
 8009976:	683b      	ldr	r3, [r7, #0]
 8009978:	4413      	add	r3, r2
 800997a:	60fb      	str	r3, [r7, #12]
  
  return (*(__IO uint32_t *) tmp);
 800997c:	68fb      	ldr	r3, [r7, #12]
 800997e:	681b      	ldr	r3, [r3, #0]
}  
 8009980:	4618      	mov	r0, r3
 8009982:	3714      	adds	r7, #20
 8009984:	46bd      	mov	sp, r7
 8009986:	bc80      	pop	{r7}
 8009988:	4770      	bx	lr

0800998a <SDIO_ConfigData>:
  * @param  Data : pointer to a SDIO_DataInitTypeDef structure 
  *         that contains the configuration information for the SDMMC data.
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_ConfigData(SDIO_TypeDef *SDIOx, SDIO_DataInitTypeDef* Data)
{
 800998a:	b480      	push	{r7}
 800998c:	b085      	sub	sp, #20
 800998e:	af00      	add	r7, sp, #0
 8009990:	6078      	str	r0, [r7, #4]
 8009992:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 8009994:	2300      	movs	r3, #0
 8009996:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_TRANSFER_DIR(Data->TransferDir));
  assert_param(IS_SDIO_TRANSFER_MODE(Data->TransferMode));
  assert_param(IS_SDIO_DPSM(Data->DPSM));

  /* Set the SDMMC Data TimeOut value */
  SDIOx->DTIMER = Data->DataTimeOut;
 8009998:	683b      	ldr	r3, [r7, #0]
 800999a:	681a      	ldr	r2, [r3, #0]
 800999c:	687b      	ldr	r3, [r7, #4]
 800999e:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set the SDMMC DataLength value */
  SDIOx->DLEN = Data->DataLength;
 80099a0:	683b      	ldr	r3, [r7, #0]
 80099a2:	685a      	ldr	r2, [r3, #4]
 80099a4:	687b      	ldr	r3, [r7, #4]
 80099a6:	629a      	str	r2, [r3, #40]	; 0x28

  /* Set the SDMMC data configuration parameters */
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 80099a8:	683b      	ldr	r3, [r7, #0]
 80099aa:	689a      	ldr	r2, [r3, #8]
                       Data->TransferDir   |\
 80099ac:	683b      	ldr	r3, [r7, #0]
 80099ae:	68db      	ldr	r3, [r3, #12]
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 80099b0:	431a      	orrs	r2, r3
                       Data->TransferMode  |\
 80099b2:	683b      	ldr	r3, [r7, #0]
 80099b4:	691b      	ldr	r3, [r3, #16]
                       Data->TransferDir   |\
 80099b6:	431a      	orrs	r2, r3
                       Data->DPSM);
 80099b8:	683b      	ldr	r3, [r7, #0]
 80099ba:	695b      	ldr	r3, [r3, #20]
                       Data->TransferMode  |\
 80099bc:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 80099be:	68fa      	ldr	r2, [r7, #12]
 80099c0:	4313      	orrs	r3, r2
 80099c2:	60fb      	str	r3, [r7, #12]
  
  /* Write to SDMMC DCTRL */
  MODIFY_REG(SDIOx->DCTRL, DCTRL_CLEAR_MASK, tmpreg);
 80099c4:	687b      	ldr	r3, [r7, #4]
 80099c6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80099c8:	f023 02f7 	bic.w	r2, r3, #247	; 0xf7
 80099cc:	68fb      	ldr	r3, [r7, #12]
 80099ce:	431a      	orrs	r2, r3
 80099d0:	687b      	ldr	r3, [r7, #4]
 80099d2:	62da      	str	r2, [r3, #44]	; 0x2c

  return HAL_OK;
 80099d4:	2300      	movs	r3, #0

}
 80099d6:	4618      	mov	r0, r3
 80099d8:	3714      	adds	r7, #20
 80099da:	46bd      	mov	sp, r7
 80099dc:	bc80      	pop	{r7}
 80099de:	4770      	bx	lr

080099e0 <SDMMC_CmdBlockLength>:
  * @brief  Send the Data Block Length command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdBlockLength(SDIO_TypeDef *SDIOx, uint32_t BlockSize)
{
 80099e0:	b580      	push	{r7, lr}
 80099e2:	b088      	sub	sp, #32
 80099e4:	af00      	add	r7, sp, #0
 80099e6:	6078      	str	r0, [r7, #4]
 80099e8:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)BlockSize;
 80099ea:	683b      	ldr	r3, [r7, #0]
 80099ec:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_BLOCKLEN;
 80099ee:	2310      	movs	r3, #16
 80099f0:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 80099f2:	2340      	movs	r3, #64	; 0x40
 80099f4:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80099f6:	2300      	movs	r3, #0
 80099f8:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80099fa:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80099fe:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8009a00:	f107 0308 	add.w	r3, r7, #8
 8009a04:	4619      	mov	r1, r3
 8009a06:	6878      	ldr	r0, [r7, #4]
 8009a08:	f7ff ff78 	bl	80098fc <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SET_BLOCKLEN, SDIO_CMDTIMEOUT);
 8009a0c:	f241 3288 	movw	r2, #5000	; 0x1388
 8009a10:	2110      	movs	r1, #16
 8009a12:	6878      	ldr	r0, [r7, #4]
 8009a14:	f000 fa18 	bl	8009e48 <SDMMC_GetCmdResp1>
 8009a18:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8009a1a:	69fb      	ldr	r3, [r7, #28]
}
 8009a1c:	4618      	mov	r0, r3
 8009a1e:	3720      	adds	r7, #32
 8009a20:	46bd      	mov	sp, r7
 8009a22:	bd80      	pop	{r7, pc}

08009a24 <SDMMC_CmdReadSingleBlock>:
  * @brief  Send the Read Single Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadSingleBlock(SDIO_TypeDef *SDIOx, uint32_t ReadAdd)
{
 8009a24:	b580      	push	{r7, lr}
 8009a26:	b088      	sub	sp, #32
 8009a28:	af00      	add	r7, sp, #0
 8009a2a:	6078      	str	r0, [r7, #4]
 8009a2c:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 8009a2e:	683b      	ldr	r3, [r7, #0]
 8009a30:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_SINGLE_BLOCK;
 8009a32:	2311      	movs	r3, #17
 8009a34:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8009a36:	2340      	movs	r3, #64	; 0x40
 8009a38:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8009a3a:	2300      	movs	r3, #0
 8009a3c:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8009a3e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8009a42:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8009a44:	f107 0308 	add.w	r3, r7, #8
 8009a48:	4619      	mov	r1, r3
 8009a4a:	6878      	ldr	r0, [r7, #4]
 8009a4c:	f7ff ff56 	bl	80098fc <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_READ_SINGLE_BLOCK, SDIO_CMDTIMEOUT);
 8009a50:	f241 3288 	movw	r2, #5000	; 0x1388
 8009a54:	2111      	movs	r1, #17
 8009a56:	6878      	ldr	r0, [r7, #4]
 8009a58:	f000 f9f6 	bl	8009e48 <SDMMC_GetCmdResp1>
 8009a5c:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8009a5e:	69fb      	ldr	r3, [r7, #28]
}
 8009a60:	4618      	mov	r0, r3
 8009a62:	3720      	adds	r7, #32
 8009a64:	46bd      	mov	sp, r7
 8009a66:	bd80      	pop	{r7, pc}

08009a68 <SDMMC_CmdReadMultiBlock>:
  * @brief  Send the Read Multi Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadMultiBlock(SDIO_TypeDef *SDIOx, uint32_t ReadAdd)
{
 8009a68:	b580      	push	{r7, lr}
 8009a6a:	b088      	sub	sp, #32
 8009a6c:	af00      	add	r7, sp, #0
 8009a6e:	6078      	str	r0, [r7, #4]
 8009a70:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 8009a72:	683b      	ldr	r3, [r7, #0]
 8009a74:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_MULT_BLOCK;
 8009a76:	2312      	movs	r3, #18
 8009a78:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8009a7a:	2340      	movs	r3, #64	; 0x40
 8009a7c:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8009a7e:	2300      	movs	r3, #0
 8009a80:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8009a82:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8009a86:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8009a88:	f107 0308 	add.w	r3, r7, #8
 8009a8c:	4619      	mov	r1, r3
 8009a8e:	6878      	ldr	r0, [r7, #4]
 8009a90:	f7ff ff34 	bl	80098fc <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_READ_MULT_BLOCK, SDIO_CMDTIMEOUT);
 8009a94:	f241 3288 	movw	r2, #5000	; 0x1388
 8009a98:	2112      	movs	r1, #18
 8009a9a:	6878      	ldr	r0, [r7, #4]
 8009a9c:	f000 f9d4 	bl	8009e48 <SDMMC_GetCmdResp1>
 8009aa0:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8009aa2:	69fb      	ldr	r3, [r7, #28]
}
 8009aa4:	4618      	mov	r0, r3
 8009aa6:	3720      	adds	r7, #32
 8009aa8:	46bd      	mov	sp, r7
 8009aaa:	bd80      	pop	{r7, pc}

08009aac <SDMMC_CmdWriteSingleBlock>:
  * @brief  Send the Write Single Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteSingleBlock(SDIO_TypeDef *SDIOx, uint32_t WriteAdd)
{
 8009aac:	b580      	push	{r7, lr}
 8009aae:	b088      	sub	sp, #32
 8009ab0:	af00      	add	r7, sp, #0
 8009ab2:	6078      	str	r0, [r7, #4]
 8009ab4:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 8009ab6:	683b      	ldr	r3, [r7, #0]
 8009ab8:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_SINGLE_BLOCK;
 8009aba:	2318      	movs	r3, #24
 8009abc:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8009abe:	2340      	movs	r3, #64	; 0x40
 8009ac0:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8009ac2:	2300      	movs	r3, #0
 8009ac4:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8009ac6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8009aca:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8009acc:	f107 0308 	add.w	r3, r7, #8
 8009ad0:	4619      	mov	r1, r3
 8009ad2:	6878      	ldr	r0, [r7, #4]
 8009ad4:	f7ff ff12 	bl	80098fc <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_WRITE_SINGLE_BLOCK, SDIO_CMDTIMEOUT);
 8009ad8:	f241 3288 	movw	r2, #5000	; 0x1388
 8009adc:	2118      	movs	r1, #24
 8009ade:	6878      	ldr	r0, [r7, #4]
 8009ae0:	f000 f9b2 	bl	8009e48 <SDMMC_GetCmdResp1>
 8009ae4:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8009ae6:	69fb      	ldr	r3, [r7, #28]
}
 8009ae8:	4618      	mov	r0, r3
 8009aea:	3720      	adds	r7, #32
 8009aec:	46bd      	mov	sp, r7
 8009aee:	bd80      	pop	{r7, pc}

08009af0 <SDMMC_CmdWriteMultiBlock>:
  * @brief  Send the Write Multi Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteMultiBlock(SDIO_TypeDef *SDIOx, uint32_t WriteAdd)
{
 8009af0:	b580      	push	{r7, lr}
 8009af2:	b088      	sub	sp, #32
 8009af4:	af00      	add	r7, sp, #0
 8009af6:	6078      	str	r0, [r7, #4]
 8009af8:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 8009afa:	683b      	ldr	r3, [r7, #0]
 8009afc:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_MULT_BLOCK;
 8009afe:	2319      	movs	r3, #25
 8009b00:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8009b02:	2340      	movs	r3, #64	; 0x40
 8009b04:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8009b06:	2300      	movs	r3, #0
 8009b08:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8009b0a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8009b0e:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8009b10:	f107 0308 	add.w	r3, r7, #8
 8009b14:	4619      	mov	r1, r3
 8009b16:	6878      	ldr	r0, [r7, #4]
 8009b18:	f7ff fef0 	bl	80098fc <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_WRITE_MULT_BLOCK, SDIO_CMDTIMEOUT);
 8009b1c:	f241 3288 	movw	r2, #5000	; 0x1388
 8009b20:	2119      	movs	r1, #25
 8009b22:	6878      	ldr	r0, [r7, #4]
 8009b24:	f000 f990 	bl	8009e48 <SDMMC_GetCmdResp1>
 8009b28:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8009b2a:	69fb      	ldr	r3, [r7, #28]
}
 8009b2c:	4618      	mov	r0, r3
 8009b2e:	3720      	adds	r7, #32
 8009b30:	46bd      	mov	sp, r7
 8009b32:	bd80      	pop	{r7, pc}

08009b34 <SDMMC_CmdStopTransfer>:
  * @brief  Send the Stop Transfer command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdStopTransfer(SDIO_TypeDef *SDIOx)
{
 8009b34:	b580      	push	{r7, lr}
 8009b36:	b088      	sub	sp, #32
 8009b38:	af00      	add	r7, sp, #0
 8009b3a:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD12 STOP_TRANSMISSION  */
  sdmmc_cmdinit.Argument         = 0U;
 8009b3c:	2300      	movs	r3, #0
 8009b3e:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_STOP_TRANSMISSION;
 8009b40:	230c      	movs	r3, #12
 8009b42:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8009b44:	2340      	movs	r3, #64	; 0x40
 8009b46:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8009b48:	2300      	movs	r3, #0
 8009b4a:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8009b4c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8009b50:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8009b52:	f107 0308 	add.w	r3, r7, #8
 8009b56:	4619      	mov	r1, r3
 8009b58:	6878      	ldr	r0, [r7, #4]
 8009b5a:	f7ff fecf 	bl	80098fc <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_STOP_TRANSMISSION, SDIO_STOPTRANSFERTIMEOUT);
 8009b5e:	4a05      	ldr	r2, [pc, #20]	; (8009b74 <SDMMC_CmdStopTransfer+0x40>)
 8009b60:	210c      	movs	r1, #12
 8009b62:	6878      	ldr	r0, [r7, #4]
 8009b64:	f000 f970 	bl	8009e48 <SDMMC_GetCmdResp1>
 8009b68:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8009b6a:	69fb      	ldr	r3, [r7, #28]
}
 8009b6c:	4618      	mov	r0, r3
 8009b6e:	3720      	adds	r7, #32
 8009b70:	46bd      	mov	sp, r7
 8009b72:	bd80      	pop	{r7, pc}
 8009b74:	05f5e100 	.word	0x05f5e100

08009b78 <SDMMC_CmdSelDesel>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  addr: Address of the card to be selected  
  * @retval HAL status
  */
uint32_t SDMMC_CmdSelDesel(SDIO_TypeDef *SDIOx, uint64_t Addr)
{
 8009b78:	b580      	push	{r7, lr}
 8009b7a:	b08a      	sub	sp, #40	; 0x28
 8009b7c:	af00      	add	r7, sp, #0
 8009b7e:	60f8      	str	r0, [r7, #12]
 8009b80:	e9c7 2300 	strd	r2, r3, [r7]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD7 SDMMC_SEL_DESEL_CARD */
  sdmmc_cmdinit.Argument         = (uint32_t)Addr;
 8009b84:	683b      	ldr	r3, [r7, #0]
 8009b86:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEL_DESEL_CARD;
 8009b88:	2307      	movs	r3, #7
 8009b8a:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8009b8c:	2340      	movs	r3, #64	; 0x40
 8009b8e:	61bb      	str	r3, [r7, #24]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8009b90:	2300      	movs	r3, #0
 8009b92:	61fb      	str	r3, [r7, #28]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8009b94:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8009b98:	623b      	str	r3, [r7, #32]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8009b9a:	f107 0310 	add.w	r3, r7, #16
 8009b9e:	4619      	mov	r1, r3
 8009ba0:	68f8      	ldr	r0, [r7, #12]
 8009ba2:	f7ff feab 	bl	80098fc <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SEL_DESEL_CARD, SDIO_CMDTIMEOUT);
 8009ba6:	f241 3288 	movw	r2, #5000	; 0x1388
 8009baa:	2107      	movs	r1, #7
 8009bac:	68f8      	ldr	r0, [r7, #12]
 8009bae:	f000 f94b 	bl	8009e48 <SDMMC_GetCmdResp1>
 8009bb2:	6278      	str	r0, [r7, #36]	; 0x24

  return errorstate;
 8009bb4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8009bb6:	4618      	mov	r0, r3
 8009bb8:	3728      	adds	r7, #40	; 0x28
 8009bba:	46bd      	mov	sp, r7
 8009bbc:	bd80      	pop	{r7, pc}

08009bbe <SDMMC_CmdGoIdleState>:
  * @brief  Send the Go Idle State command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdGoIdleState(SDIO_TypeDef *SDIOx)
{
 8009bbe:	b580      	push	{r7, lr}
 8009bc0:	b088      	sub	sp, #32
 8009bc2:	af00      	add	r7, sp, #0
 8009bc4:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = 0U;
 8009bc6:	2300      	movs	r3, #0
 8009bc8:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_GO_IDLE_STATE;
 8009bca:	2300      	movs	r3, #0
 8009bcc:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_NO;
 8009bce:	2300      	movs	r3, #0
 8009bd0:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8009bd2:	2300      	movs	r3, #0
 8009bd4:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8009bd6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8009bda:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8009bdc:	f107 0308 	add.w	r3, r7, #8
 8009be0:	4619      	mov	r1, r3
 8009be2:	6878      	ldr	r0, [r7, #4]
 8009be4:	f7ff fe8a 	bl	80098fc <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdError(SDIOx);
 8009be8:	6878      	ldr	r0, [r7, #4]
 8009bea:	f000 fb63 	bl	800a2b4 <SDMMC_GetCmdError>
 8009bee:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8009bf0:	69fb      	ldr	r3, [r7, #28]
}
 8009bf2:	4618      	mov	r0, r3
 8009bf4:	3720      	adds	r7, #32
 8009bf6:	46bd      	mov	sp, r7
 8009bf8:	bd80      	pop	{r7, pc}

08009bfa <SDMMC_CmdOperCond>:
  * @brief  Send the Operating Condition command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdOperCond(SDIO_TypeDef *SDIOx)
{
 8009bfa:	b580      	push	{r7, lr}
 8009bfc:	b088      	sub	sp, #32
 8009bfe:	af00      	add	r7, sp, #0
 8009c00:	6078      	str	r0, [r7, #4]
  /* Send CMD8 to verify SD card interface operating condition */
  /* Argument: - [31:12]: Reserved (shall be set to '0')
  - [11:8]: Supply Voltage (VHS) 0x1 (Range: 2.7-3.6 V)
  - [7:0]: Check Pattern (recommended 0xAA) */
  /* CMD Response: R7 */
  sdmmc_cmdinit.Argument         = SDMMC_CHECK_PATTERN;
 8009c02:	f44f 73d5 	mov.w	r3, #426	; 0x1aa
 8009c06:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_HS_SEND_EXT_CSD;
 8009c08:	2308      	movs	r3, #8
 8009c0a:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8009c0c:	2340      	movs	r3, #64	; 0x40
 8009c0e:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8009c10:	2300      	movs	r3, #0
 8009c12:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8009c14:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8009c18:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8009c1a:	f107 0308 	add.w	r3, r7, #8
 8009c1e:	4619      	mov	r1, r3
 8009c20:	6878      	ldr	r0, [r7, #4]
 8009c22:	f7ff fe6b 	bl	80098fc <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp7(SDIOx);
 8009c26:	6878      	ldr	r0, [r7, #4]
 8009c28:	f000 faf6 	bl	800a218 <SDMMC_GetCmdResp7>
 8009c2c:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8009c2e:	69fb      	ldr	r3, [r7, #28]
}
 8009c30:	4618      	mov	r0, r3
 8009c32:	3720      	adds	r7, #32
 8009c34:	46bd      	mov	sp, r7
 8009c36:	bd80      	pop	{r7, pc}

08009c38 <SDMMC_CmdAppCommand>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument 
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppCommand(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 8009c38:	b580      	push	{r7, lr}
 8009c3a:	b088      	sub	sp, #32
 8009c3c:	af00      	add	r7, sp, #0
 8009c3e:	6078      	str	r0, [r7, #4]
 8009c40:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = (uint32_t)Argument;
 8009c42:	683b      	ldr	r3, [r7, #0]
 8009c44:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_CMD;
 8009c46:	2337      	movs	r3, #55	; 0x37
 8009c48:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8009c4a:	2340      	movs	r3, #64	; 0x40
 8009c4c:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8009c4e:	2300      	movs	r3, #0
 8009c50:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8009c52:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8009c56:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8009c58:	f107 0308 	add.w	r3, r7, #8
 8009c5c:	4619      	mov	r1, r3
 8009c5e:	6878      	ldr	r0, [r7, #4]
 8009c60:	f7ff fe4c 	bl	80098fc <SDIO_SendCommand>
  
  /* Check for error conditions */
  /* If there is a HAL_ERROR, it is a MMC card, else
  it is a SD card: SD card 2.0 (voltage range mismatch)
     or SD card 1.x */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_APP_CMD, SDIO_CMDTIMEOUT);
 8009c64:	f241 3288 	movw	r2, #5000	; 0x1388
 8009c68:	2137      	movs	r1, #55	; 0x37
 8009c6a:	6878      	ldr	r0, [r7, #4]
 8009c6c:	f000 f8ec 	bl	8009e48 <SDMMC_GetCmdResp1>
 8009c70:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8009c72:	69fb      	ldr	r3, [r7, #28]
}
 8009c74:	4618      	mov	r0, r3
 8009c76:	3720      	adds	r7, #32
 8009c78:	46bd      	mov	sp, r7
 8009c7a:	bd80      	pop	{r7, pc}

08009c7c <SDMMC_CmdAppOperCommand>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppOperCommand(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 8009c7c:	b580      	push	{r7, lr}
 8009c7e:	b088      	sub	sp, #32
 8009c80:	af00      	add	r7, sp, #0
 8009c82:	6078      	str	r0, [r7, #4]
 8009c84:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = SDMMC_VOLTAGE_WINDOW_SD | Argument;
 8009c86:	683b      	ldr	r3, [r7, #0]
 8009c88:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8009c8c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8009c90:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_OP_COND;
 8009c92:	2329      	movs	r3, #41	; 0x29
 8009c94:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8009c96:	2340      	movs	r3, #64	; 0x40
 8009c98:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8009c9a:	2300      	movs	r3, #0
 8009c9c:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8009c9e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8009ca2:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8009ca4:	f107 0308 	add.w	r3, r7, #8
 8009ca8:	4619      	mov	r1, r3
 8009caa:	6878      	ldr	r0, [r7, #4]
 8009cac:	f7ff fe26 	bl	80098fc <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp3(SDIOx);
 8009cb0:	6878      	ldr	r0, [r7, #4]
 8009cb2:	f000 f9ff 	bl	800a0b4 <SDMMC_GetCmdResp3>
 8009cb6:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8009cb8:	69fb      	ldr	r3, [r7, #28]
}
 8009cba:	4618      	mov	r0, r3
 8009cbc:	3720      	adds	r7, #32
 8009cbe:	46bd      	mov	sp, r7
 8009cc0:	bd80      	pop	{r7, pc}

08009cc2 <SDMMC_CmdBusWidth>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  BusWidth: BusWidth
  * @retval HAL status
  */
uint32_t SDMMC_CmdBusWidth(SDIO_TypeDef *SDIOx, uint32_t BusWidth)
{
 8009cc2:	b580      	push	{r7, lr}
 8009cc4:	b088      	sub	sp, #32
 8009cc6:	af00      	add	r7, sp, #0
 8009cc8:	6078      	str	r0, [r7, #4]
 8009cca:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = (uint32_t)BusWidth;
 8009ccc:	683b      	ldr	r3, [r7, #0]
 8009cce:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_SD_SET_BUSWIDTH;
 8009cd0:	2306      	movs	r3, #6
 8009cd2:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8009cd4:	2340      	movs	r3, #64	; 0x40
 8009cd6:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8009cd8:	2300      	movs	r3, #0
 8009cda:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8009cdc:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8009ce0:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8009ce2:	f107 0308 	add.w	r3, r7, #8
 8009ce6:	4619      	mov	r1, r3
 8009ce8:	6878      	ldr	r0, [r7, #4]
 8009cea:	f7ff fe07 	bl	80098fc <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_APP_SD_SET_BUSWIDTH, SDIO_CMDTIMEOUT);
 8009cee:	f241 3288 	movw	r2, #5000	; 0x1388
 8009cf2:	2106      	movs	r1, #6
 8009cf4:	6878      	ldr	r0, [r7, #4]
 8009cf6:	f000 f8a7 	bl	8009e48 <SDMMC_GetCmdResp1>
 8009cfa:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8009cfc:	69fb      	ldr	r3, [r7, #28]
}
 8009cfe:	4618      	mov	r0, r3
 8009d00:	3720      	adds	r7, #32
 8009d02:	46bd      	mov	sp, r7
 8009d04:	bd80      	pop	{r7, pc}

08009d06 <SDMMC_CmdSendSCR>:
  * @brief  Send the Send SCR command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendSCR(SDIO_TypeDef *SDIOx)
{
 8009d06:	b580      	push	{r7, lr}
 8009d08:	b088      	sub	sp, #32
 8009d0a:	af00      	add	r7, sp, #0
 8009d0c:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD51 SD_APP_SEND_SCR */
  sdmmc_cmdinit.Argument         = 0U;
 8009d0e:	2300      	movs	r3, #0
 8009d10:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_SEND_SCR;
 8009d12:	2333      	movs	r3, #51	; 0x33
 8009d14:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8009d16:	2340      	movs	r3, #64	; 0x40
 8009d18:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8009d1a:	2300      	movs	r3, #0
 8009d1c:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8009d1e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8009d22:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8009d24:	f107 0308 	add.w	r3, r7, #8
 8009d28:	4619      	mov	r1, r3
 8009d2a:	6878      	ldr	r0, [r7, #4]
 8009d2c:	f7ff fde6 	bl	80098fc <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SD_APP_SEND_SCR, SDIO_CMDTIMEOUT);
 8009d30:	f241 3288 	movw	r2, #5000	; 0x1388
 8009d34:	2133      	movs	r1, #51	; 0x33
 8009d36:	6878      	ldr	r0, [r7, #4]
 8009d38:	f000 f886 	bl	8009e48 <SDMMC_GetCmdResp1>
 8009d3c:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8009d3e:	69fb      	ldr	r3, [r7, #28]
}
 8009d40:	4618      	mov	r0, r3
 8009d42:	3720      	adds	r7, #32
 8009d44:	46bd      	mov	sp, r7
 8009d46:	bd80      	pop	{r7, pc}

08009d48 <SDMMC_CmdSendCID>:
  * @brief  Send the Send CID command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCID(SDIO_TypeDef *SDIOx)
{
 8009d48:	b580      	push	{r7, lr}
 8009d4a:	b088      	sub	sp, #32
 8009d4c:	af00      	add	r7, sp, #0
 8009d4e:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD2 ALL_SEND_CID */
  sdmmc_cmdinit.Argument         = 0U;
 8009d50:	2300      	movs	r3, #0
 8009d52:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_ALL_SEND_CID;
 8009d54:	2302      	movs	r3, #2
 8009d56:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_LONG;
 8009d58:	23c0      	movs	r3, #192	; 0xc0
 8009d5a:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8009d5c:	2300      	movs	r3, #0
 8009d5e:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8009d60:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8009d64:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8009d66:	f107 0308 	add.w	r3, r7, #8
 8009d6a:	4619      	mov	r1, r3
 8009d6c:	6878      	ldr	r0, [r7, #4]
 8009d6e:	f7ff fdc5 	bl	80098fc <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDIOx);
 8009d72:	6878      	ldr	r0, [r7, #4]
 8009d74:	f000 f956 	bl	800a024 <SDMMC_GetCmdResp2>
 8009d78:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8009d7a:	69fb      	ldr	r3, [r7, #28]
}
 8009d7c:	4618      	mov	r0, r3
 8009d7e:	3720      	adds	r7, #32
 8009d80:	46bd      	mov	sp, r7
 8009d82:	bd80      	pop	{r7, pc}

08009d84 <SDMMC_CmdSendCSD>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCSD(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 8009d84:	b580      	push	{r7, lr}
 8009d86:	b088      	sub	sp, #32
 8009d88:	af00      	add	r7, sp, #0
 8009d8a:	6078      	str	r0, [r7, #4]
 8009d8c:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD9 SEND_CSD */
  sdmmc_cmdinit.Argument         = Argument;
 8009d8e:	683b      	ldr	r3, [r7, #0]
 8009d90:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_CSD;
 8009d92:	2309      	movs	r3, #9
 8009d94:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_LONG;
 8009d96:	23c0      	movs	r3, #192	; 0xc0
 8009d98:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8009d9a:	2300      	movs	r3, #0
 8009d9c:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8009d9e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8009da2:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8009da4:	f107 0308 	add.w	r3, r7, #8
 8009da8:	4619      	mov	r1, r3
 8009daa:	6878      	ldr	r0, [r7, #4]
 8009dac:	f7ff fda6 	bl	80098fc <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDIOx);
 8009db0:	6878      	ldr	r0, [r7, #4]
 8009db2:	f000 f937 	bl	800a024 <SDMMC_GetCmdResp2>
 8009db6:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8009db8:	69fb      	ldr	r3, [r7, #28]
}
 8009dba:	4618      	mov	r0, r3
 8009dbc:	3720      	adds	r7, #32
 8009dbe:	46bd      	mov	sp, r7
 8009dc0:	bd80      	pop	{r7, pc}

08009dc2 <SDMMC_CmdSetRelAdd>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  pRCA: Card RCA  
  * @retval HAL status
  */
uint32_t SDMMC_CmdSetRelAdd(SDIO_TypeDef *SDIOx, uint16_t *pRCA)
{
 8009dc2:	b580      	push	{r7, lr}
 8009dc4:	b088      	sub	sp, #32
 8009dc6:	af00      	add	r7, sp, #0
 8009dc8:	6078      	str	r0, [r7, #4]
 8009dca:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD3 SD_CMD_SET_REL_ADDR */
  sdmmc_cmdinit.Argument         = 0U;
 8009dcc:	2300      	movs	r3, #0
 8009dce:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_REL_ADDR;
 8009dd0:	2303      	movs	r3, #3
 8009dd2:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8009dd4:	2340      	movs	r3, #64	; 0x40
 8009dd6:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8009dd8:	2300      	movs	r3, #0
 8009dda:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8009ddc:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8009de0:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8009de2:	f107 0308 	add.w	r3, r7, #8
 8009de6:	4619      	mov	r1, r3
 8009de8:	6878      	ldr	r0, [r7, #4]
 8009dea:	f7ff fd87 	bl	80098fc <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp6(SDIOx, SDMMC_CMD_SET_REL_ADDR, pRCA);
 8009dee:	683a      	ldr	r2, [r7, #0]
 8009df0:	2103      	movs	r1, #3
 8009df2:	6878      	ldr	r0, [r7, #4]
 8009df4:	f000 f99a 	bl	800a12c <SDMMC_GetCmdResp6>
 8009df8:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8009dfa:	69fb      	ldr	r3, [r7, #28]
}
 8009dfc:	4618      	mov	r0, r3
 8009dfe:	3720      	adds	r7, #32
 8009e00:	46bd      	mov	sp, r7
 8009e02:	bd80      	pop	{r7, pc}

08009e04 <SDMMC_CmdSendStatus>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendStatus(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 8009e04:	b580      	push	{r7, lr}
 8009e06:	b088      	sub	sp, #32
 8009e08:	af00      	add	r7, sp, #0
 8009e0a:	6078      	str	r0, [r7, #4]
 8009e0c:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = Argument;
 8009e0e:	683b      	ldr	r3, [r7, #0]
 8009e10:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_STATUS;
 8009e12:	230d      	movs	r3, #13
 8009e14:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8009e16:	2340      	movs	r3, #64	; 0x40
 8009e18:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8009e1a:	2300      	movs	r3, #0
 8009e1c:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8009e1e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8009e22:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8009e24:	f107 0308 	add.w	r3, r7, #8
 8009e28:	4619      	mov	r1, r3
 8009e2a:	6878      	ldr	r0, [r7, #4]
 8009e2c:	f7ff fd66 	bl	80098fc <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SEND_STATUS, SDIO_CMDTIMEOUT);
 8009e30:	f241 3288 	movw	r2, #5000	; 0x1388
 8009e34:	210d      	movs	r1, #13
 8009e36:	6878      	ldr	r0, [r7, #4]
 8009e38:	f000 f806 	bl	8009e48 <SDMMC_GetCmdResp1>
 8009e3c:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8009e3e:	69fb      	ldr	r3, [r7, #28]
}
 8009e40:	4618      	mov	r0, r3
 8009e42:	3720      	adds	r7, #32
 8009e44:	46bd      	mov	sp, r7
 8009e46:	bd80      	pop	{r7, pc}

08009e48 <SDMMC_GetCmdResp1>:
  * @param  SDIOx Pointer to SDMMC register base
  * @param  SD_CMD: The sent command index  
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp1(SDIO_TypeDef *SDIOx, uint8_t SD_CMD, uint32_t Timeout)
{
 8009e48:	b580      	push	{r7, lr}
 8009e4a:	b088      	sub	sp, #32
 8009e4c:	af00      	add	r7, sp, #0
 8009e4e:	60f8      	str	r0, [r7, #12]
 8009e50:	460b      	mov	r3, r1
 8009e52:	607a      	str	r2, [r7, #4]
 8009e54:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;
  
  /* 8 is the number of required instructions cycles for the below loop statement.
  The Timeout is expressed in ms */
  uint32_t count = Timeout * (SystemCoreClock / 8U /1000U);
 8009e56:	4b70      	ldr	r3, [pc, #448]	; (800a018 <SDMMC_GetCmdResp1+0x1d0>)
 8009e58:	681b      	ldr	r3, [r3, #0]
 8009e5a:	4a70      	ldr	r2, [pc, #448]	; (800a01c <SDMMC_GetCmdResp1+0x1d4>)
 8009e5c:	fba2 2303 	umull	r2, r3, r2, r3
 8009e60:	0a5a      	lsrs	r2, r3, #9
 8009e62:	687b      	ldr	r3, [r7, #4]
 8009e64:	fb02 f303 	mul.w	r3, r2, r3
 8009e68:	61fb      	str	r3, [r7, #28]
  
  do
  {
    if (count-- == 0U)
 8009e6a:	69fb      	ldr	r3, [r7, #28]
 8009e6c:	1e5a      	subs	r2, r3, #1
 8009e6e:	61fa      	str	r2, [r7, #28]
 8009e70:	2b00      	cmp	r3, #0
 8009e72:	d102      	bne.n	8009e7a <SDMMC_GetCmdResp1+0x32>
    {
      return SDMMC_ERROR_TIMEOUT;
 8009e74:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8009e78:	e0c9      	b.n	800a00e <SDMMC_GetCmdResp1+0x1c6>
    }
    sta_reg = SDIOx->STA;
 8009e7a:	68fb      	ldr	r3, [r7, #12]
 8009e7c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009e7e:	61bb      	str	r3, [r7, #24]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8009e80:	69bb      	ldr	r3, [r7, #24]
 8009e82:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 8009e86:	2b00      	cmp	r3, #0
 8009e88:	d0ef      	beq.n	8009e6a <SDMMC_GetCmdResp1+0x22>
 8009e8a:	69bb      	ldr	r3, [r7, #24]
 8009e8c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8009e90:	2b00      	cmp	r3, #0
 8009e92:	d1ea      	bne.n	8009e6a <SDMMC_GetCmdResp1+0x22>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 8009e94:	68fb      	ldr	r3, [r7, #12]
 8009e96:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009e98:	f003 0304 	and.w	r3, r3, #4
 8009e9c:	2b00      	cmp	r3, #0
 8009e9e:	d004      	beq.n	8009eaa <SDMMC_GetCmdResp1+0x62>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 8009ea0:	68fb      	ldr	r3, [r7, #12]
 8009ea2:	2204      	movs	r2, #4
 8009ea4:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8009ea6:	2304      	movs	r3, #4
 8009ea8:	e0b1      	b.n	800a00e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 8009eaa:	68fb      	ldr	r3, [r7, #12]
 8009eac:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009eae:	f003 0301 	and.w	r3, r3, #1
 8009eb2:	2b00      	cmp	r3, #0
 8009eb4:	d004      	beq.n	8009ec0 <SDMMC_GetCmdResp1+0x78>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 8009eb6:	68fb      	ldr	r3, [r7, #12]
 8009eb8:	2201      	movs	r2, #1
 8009eba:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8009ebc:	2301      	movs	r3, #1
 8009ebe:	e0a6      	b.n	800a00e <SDMMC_GetCmdResp1+0x1c6>
  {
    /* Nothing to do */
  }
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 8009ec0:	68fb      	ldr	r3, [r7, #12]
 8009ec2:	22c5      	movs	r2, #197	; 0xc5
 8009ec4:	639a      	str	r2, [r3, #56]	; 0x38
  
  /* Check response received is of desired command */
  if(SDIO_GetCommandResponse(SDIOx) != SD_CMD)
 8009ec6:	68f8      	ldr	r0, [r7, #12]
 8009ec8:	f7ff fd41 	bl	800994e <SDIO_GetCommandResponse>
 8009ecc:	4603      	mov	r3, r0
 8009ece:	461a      	mov	r2, r3
 8009ed0:	7afb      	ldrb	r3, [r7, #11]
 8009ed2:	4293      	cmp	r3, r2
 8009ed4:	d001      	beq.n	8009eda <SDMMC_GetCmdResp1+0x92>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8009ed6:	2301      	movs	r3, #1
 8009ed8:	e099      	b.n	800a00e <SDMMC_GetCmdResp1+0x1c6>
  }
  
  /* We have received response, retrieve it for analysis  */
  response_r1 = SDIO_GetResponse(SDIOx, SDIO_RESP1);
 8009eda:	2100      	movs	r1, #0
 8009edc:	68f8      	ldr	r0, [r7, #12]
 8009ede:	f7ff fd42 	bl	8009966 <SDIO_GetResponse>
 8009ee2:	6178      	str	r0, [r7, #20]
  
  if((response_r1 & SDMMC_OCR_ERRORBITS) == SDMMC_ALLZERO)
 8009ee4:	697a      	ldr	r2, [r7, #20]
 8009ee6:	4b4e      	ldr	r3, [pc, #312]	; (800a020 <SDMMC_GetCmdResp1+0x1d8>)
 8009ee8:	4013      	ands	r3, r2
 8009eea:	2b00      	cmp	r3, #0
 8009eec:	d101      	bne.n	8009ef2 <SDMMC_GetCmdResp1+0xaa>
  {
    return SDMMC_ERROR_NONE;
 8009eee:	2300      	movs	r3, #0
 8009ef0:	e08d      	b.n	800a00e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_OUT_OF_RANGE) == SDMMC_OCR_ADDR_OUT_OF_RANGE)
 8009ef2:	697b      	ldr	r3, [r7, #20]
 8009ef4:	2b00      	cmp	r3, #0
 8009ef6:	da02      	bge.n	8009efe <SDMMC_GetCmdResp1+0xb6>
  {
    return SDMMC_ERROR_ADDR_OUT_OF_RANGE;
 8009ef8:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8009efc:	e087      	b.n	800a00e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_MISALIGNED) == SDMMC_OCR_ADDR_MISALIGNED)
 8009efe:	697b      	ldr	r3, [r7, #20]
 8009f00:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8009f04:	2b00      	cmp	r3, #0
 8009f06:	d001      	beq.n	8009f0c <SDMMC_GetCmdResp1+0xc4>
  {
    return SDMMC_ERROR_ADDR_MISALIGNED;
 8009f08:	2340      	movs	r3, #64	; 0x40
 8009f0a:	e080      	b.n	800a00e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_BLOCK_LEN_ERR) == SDMMC_OCR_BLOCK_LEN_ERR)
 8009f0c:	697b      	ldr	r3, [r7, #20]
 8009f0e:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8009f12:	2b00      	cmp	r3, #0
 8009f14:	d001      	beq.n	8009f1a <SDMMC_GetCmdResp1+0xd2>
  {
    return SDMMC_ERROR_BLOCK_LEN_ERR;
 8009f16:	2380      	movs	r3, #128	; 0x80
 8009f18:	e079      	b.n	800a00e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_SEQ_ERR) == SDMMC_OCR_ERASE_SEQ_ERR)
 8009f1a:	697b      	ldr	r3, [r7, #20]
 8009f1c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8009f20:	2b00      	cmp	r3, #0
 8009f22:	d002      	beq.n	8009f2a <SDMMC_GetCmdResp1+0xe2>
  {
    return SDMMC_ERROR_ERASE_SEQ_ERR;
 8009f24:	f44f 7380 	mov.w	r3, #256	; 0x100
 8009f28:	e071      	b.n	800a00e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_BAD_ERASE_PARAM) == SDMMC_OCR_BAD_ERASE_PARAM)
 8009f2a:	697b      	ldr	r3, [r7, #20]
 8009f2c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8009f30:	2b00      	cmp	r3, #0
 8009f32:	d002      	beq.n	8009f3a <SDMMC_GetCmdResp1+0xf2>
  {
    return SDMMC_ERROR_BAD_ERASE_PARAM;
 8009f34:	f44f 7300 	mov.w	r3, #512	; 0x200
 8009f38:	e069      	b.n	800a00e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_WRITE_PROT_VIOLATION) == SDMMC_OCR_WRITE_PROT_VIOLATION)
 8009f3a:	697b      	ldr	r3, [r7, #20]
 8009f3c:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8009f40:	2b00      	cmp	r3, #0
 8009f42:	d002      	beq.n	8009f4a <SDMMC_GetCmdResp1+0x102>
  {
    return SDMMC_ERROR_WRITE_PROT_VIOLATION;
 8009f44:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8009f48:	e061      	b.n	800a00e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_LOCK_UNLOCK_FAILED) == SDMMC_OCR_LOCK_UNLOCK_FAILED)
 8009f4a:	697b      	ldr	r3, [r7, #20]
 8009f4c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8009f50:	2b00      	cmp	r3, #0
 8009f52:	d002      	beq.n	8009f5a <SDMMC_GetCmdResp1+0x112>
  {
    return SDMMC_ERROR_LOCK_UNLOCK_FAILED;
 8009f54:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8009f58:	e059      	b.n	800a00e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_COM_CRC_FAILED) == SDMMC_OCR_COM_CRC_FAILED)
 8009f5a:	697b      	ldr	r3, [r7, #20]
 8009f5c:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8009f60:	2b00      	cmp	r3, #0
 8009f62:	d002      	beq.n	8009f6a <SDMMC_GetCmdResp1+0x122>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 8009f64:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8009f68:	e051      	b.n	800a00e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ILLEGAL_CMD) == SDMMC_OCR_ILLEGAL_CMD)
 8009f6a:	697b      	ldr	r3, [r7, #20]
 8009f6c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8009f70:	2b00      	cmp	r3, #0
 8009f72:	d002      	beq.n	8009f7a <SDMMC_GetCmdResp1+0x132>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 8009f74:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8009f78:	e049      	b.n	800a00e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_FAILED) == SDMMC_OCR_CARD_ECC_FAILED)
 8009f7a:	697b      	ldr	r3, [r7, #20]
 8009f7c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8009f80:	2b00      	cmp	r3, #0
 8009f82:	d002      	beq.n	8009f8a <SDMMC_GetCmdResp1+0x142>
  {
    return SDMMC_ERROR_CARD_ECC_FAILED;
 8009f84:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8009f88:	e041      	b.n	800a00e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CC_ERROR) == SDMMC_OCR_CC_ERROR)
 8009f8a:	697b      	ldr	r3, [r7, #20]
 8009f8c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8009f90:	2b00      	cmp	r3, #0
 8009f92:	d002      	beq.n	8009f9a <SDMMC_GetCmdResp1+0x152>
  {
    return SDMMC_ERROR_CC_ERR;
 8009f94:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8009f98:	e039      	b.n	800a00e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_READ_UNDERRUN) == SDMMC_OCR_STREAM_READ_UNDERRUN)
 8009f9a:	697b      	ldr	r3, [r7, #20]
 8009f9c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8009fa0:	2b00      	cmp	r3, #0
 8009fa2:	d002      	beq.n	8009faa <SDMMC_GetCmdResp1+0x162>
  {
    return SDMMC_ERROR_STREAM_READ_UNDERRUN;
 8009fa4:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8009fa8:	e031      	b.n	800a00e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_WRITE_OVERRUN) == SDMMC_OCR_STREAM_WRITE_OVERRUN)
 8009faa:	697b      	ldr	r3, [r7, #20]
 8009fac:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8009fb0:	2b00      	cmp	r3, #0
 8009fb2:	d002      	beq.n	8009fba <SDMMC_GetCmdResp1+0x172>
  {
    return SDMMC_ERROR_STREAM_WRITE_OVERRUN;
 8009fb4:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8009fb8:	e029      	b.n	800a00e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CID_CSD_OVERWRITE) == SDMMC_OCR_CID_CSD_OVERWRITE)
 8009fba:	697b      	ldr	r3, [r7, #20]
 8009fbc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8009fc0:	2b00      	cmp	r3, #0
 8009fc2:	d002      	beq.n	8009fca <SDMMC_GetCmdResp1+0x182>
  {
    return SDMMC_ERROR_CID_CSD_OVERWRITE;
 8009fc4:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8009fc8:	e021      	b.n	800a00e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_WP_ERASE_SKIP) == SDMMC_OCR_WP_ERASE_SKIP)
 8009fca:	697b      	ldr	r3, [r7, #20]
 8009fcc:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8009fd0:	2b00      	cmp	r3, #0
 8009fd2:	d002      	beq.n	8009fda <SDMMC_GetCmdResp1+0x192>
  {
    return SDMMC_ERROR_WP_ERASE_SKIP;
 8009fd4:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8009fd8:	e019      	b.n	800a00e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_DISABLED) == SDMMC_OCR_CARD_ECC_DISABLED)
 8009fda:	697b      	ldr	r3, [r7, #20]
 8009fdc:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8009fe0:	2b00      	cmp	r3, #0
 8009fe2:	d002      	beq.n	8009fea <SDMMC_GetCmdResp1+0x1a2>
  {
    return SDMMC_ERROR_CARD_ECC_DISABLED;
 8009fe4:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8009fe8:	e011      	b.n	800a00e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_RESET) == SDMMC_OCR_ERASE_RESET)
 8009fea:	697b      	ldr	r3, [r7, #20]
 8009fec:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8009ff0:	2b00      	cmp	r3, #0
 8009ff2:	d002      	beq.n	8009ffa <SDMMC_GetCmdResp1+0x1b2>
  {
    return SDMMC_ERROR_ERASE_RESET;
 8009ff4:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8009ff8:	e009      	b.n	800a00e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_AKE_SEQ_ERROR) == SDMMC_OCR_AKE_SEQ_ERROR)
 8009ffa:	697b      	ldr	r3, [r7, #20]
 8009ffc:	f003 0308 	and.w	r3, r3, #8
 800a000:	2b00      	cmp	r3, #0
 800a002:	d002      	beq.n	800a00a <SDMMC_GetCmdResp1+0x1c2>
  {
    return SDMMC_ERROR_AKE_SEQ_ERR;
 800a004:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
 800a008:	e001      	b.n	800a00e <SDMMC_GetCmdResp1+0x1c6>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 800a00a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
  }
}
 800a00e:	4618      	mov	r0, r3
 800a010:	3720      	adds	r7, #32
 800a012:	46bd      	mov	sp, r7
 800a014:	bd80      	pop	{r7, pc}
 800a016:	bf00      	nop
 800a018:	2000d68c 	.word	0x2000d68c
 800a01c:	10624dd3 	.word	0x10624dd3
 800a020:	fdffe008 	.word	0xfdffe008

0800a024 <SDMMC_GetCmdResp2>:
  * @brief  Checks for error conditions for R2 (CID or CSD) response.
  * @param  SDIOx Pointer to SDMMC register base
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp2(SDIO_TypeDef *SDIOx)
{
 800a024:	b480      	push	{r7}
 800a026:	b085      	sub	sp, #20
 800a028:	af00      	add	r7, sp, #0
 800a02a:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800a02c:	4b1f      	ldr	r3, [pc, #124]	; (800a0ac <SDMMC_GetCmdResp2+0x88>)
 800a02e:	681b      	ldr	r3, [r3, #0]
 800a030:	4a1f      	ldr	r2, [pc, #124]	; (800a0b0 <SDMMC_GetCmdResp2+0x8c>)
 800a032:	fba2 2303 	umull	r2, r3, r2, r3
 800a036:	0a5b      	lsrs	r3, r3, #9
 800a038:	f241 3288 	movw	r2, #5000	; 0x1388
 800a03c:	fb02 f303 	mul.w	r3, r2, r3
 800a040:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 800a042:	68fb      	ldr	r3, [r7, #12]
 800a044:	1e5a      	subs	r2, r3, #1
 800a046:	60fa      	str	r2, [r7, #12]
 800a048:	2b00      	cmp	r3, #0
 800a04a:	d102      	bne.n	800a052 <SDMMC_GetCmdResp2+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 800a04c:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800a050:	e026      	b.n	800a0a0 <SDMMC_GetCmdResp2+0x7c>
    }
    sta_reg = SDIOx->STA;
 800a052:	687b      	ldr	r3, [r7, #4]
 800a054:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a056:	60bb      	str	r3, [r7, #8]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800a058:	68bb      	ldr	r3, [r7, #8]
 800a05a:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 800a05e:	2b00      	cmp	r3, #0
 800a060:	d0ef      	beq.n	800a042 <SDMMC_GetCmdResp2+0x1e>
 800a062:	68bb      	ldr	r3, [r7, #8]
 800a064:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800a068:	2b00      	cmp	r3, #0
 800a06a:	d1ea      	bne.n	800a042 <SDMMC_GetCmdResp2+0x1e>
    
  if (__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 800a06c:	687b      	ldr	r3, [r7, #4]
 800a06e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a070:	f003 0304 	and.w	r3, r3, #4
 800a074:	2b00      	cmp	r3, #0
 800a076:	d004      	beq.n	800a082 <SDMMC_GetCmdResp2+0x5e>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 800a078:	687b      	ldr	r3, [r7, #4]
 800a07a:	2204      	movs	r2, #4
 800a07c:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800a07e:	2304      	movs	r3, #4
 800a080:	e00e      	b.n	800a0a0 <SDMMC_GetCmdResp2+0x7c>
  }
  else if (__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 800a082:	687b      	ldr	r3, [r7, #4]
 800a084:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a086:	f003 0301 	and.w	r3, r3, #1
 800a08a:	2b00      	cmp	r3, #0
 800a08c:	d004      	beq.n	800a098 <SDMMC_GetCmdResp2+0x74>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 800a08e:	687b      	ldr	r3, [r7, #4]
 800a090:	2201      	movs	r2, #1
 800a092:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800a094:	2301      	movs	r3, #1
 800a096:	e003      	b.n	800a0a0 <SDMMC_GetCmdResp2+0x7c>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 800a098:	687b      	ldr	r3, [r7, #4]
 800a09a:	22c5      	movs	r2, #197	; 0xc5
 800a09c:	639a      	str	r2, [r3, #56]	; 0x38
  }

  return SDMMC_ERROR_NONE;
 800a09e:	2300      	movs	r3, #0
}
 800a0a0:	4618      	mov	r0, r3
 800a0a2:	3714      	adds	r7, #20
 800a0a4:	46bd      	mov	sp, r7
 800a0a6:	bc80      	pop	{r7}
 800a0a8:	4770      	bx	lr
 800a0aa:	bf00      	nop
 800a0ac:	2000d68c 	.word	0x2000d68c
 800a0b0:	10624dd3 	.word	0x10624dd3

0800a0b4 <SDMMC_GetCmdResp3>:
  * @brief  Checks for error conditions for R3 (OCR) response.
  * @param  SDIOx Pointer to SDMMC register base
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp3(SDIO_TypeDef *SDIOx)
{
 800a0b4:	b480      	push	{r7}
 800a0b6:	b085      	sub	sp, #20
 800a0b8:	af00      	add	r7, sp, #0
 800a0ba:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800a0bc:	4b19      	ldr	r3, [pc, #100]	; (800a124 <SDMMC_GetCmdResp3+0x70>)
 800a0be:	681b      	ldr	r3, [r3, #0]
 800a0c0:	4a19      	ldr	r2, [pc, #100]	; (800a128 <SDMMC_GetCmdResp3+0x74>)
 800a0c2:	fba2 2303 	umull	r2, r3, r2, r3
 800a0c6:	0a5b      	lsrs	r3, r3, #9
 800a0c8:	f241 3288 	movw	r2, #5000	; 0x1388
 800a0cc:	fb02 f303 	mul.w	r3, r2, r3
 800a0d0:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 800a0d2:	68fb      	ldr	r3, [r7, #12]
 800a0d4:	1e5a      	subs	r2, r3, #1
 800a0d6:	60fa      	str	r2, [r7, #12]
 800a0d8:	2b00      	cmp	r3, #0
 800a0da:	d102      	bne.n	800a0e2 <SDMMC_GetCmdResp3+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 800a0dc:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800a0e0:	e01b      	b.n	800a11a <SDMMC_GetCmdResp3+0x66>
    }
    sta_reg = SDIOx->STA;
 800a0e2:	687b      	ldr	r3, [r7, #4]
 800a0e4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a0e6:	60bb      	str	r3, [r7, #8]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800a0e8:	68bb      	ldr	r3, [r7, #8]
 800a0ea:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 800a0ee:	2b00      	cmp	r3, #0
 800a0f0:	d0ef      	beq.n	800a0d2 <SDMMC_GetCmdResp3+0x1e>
 800a0f2:	68bb      	ldr	r3, [r7, #8]
 800a0f4:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800a0f8:	2b00      	cmp	r3, #0
 800a0fa:	d1ea      	bne.n	800a0d2 <SDMMC_GetCmdResp3+0x1e>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 800a0fc:	687b      	ldr	r3, [r7, #4]
 800a0fe:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a100:	f003 0304 	and.w	r3, r3, #4
 800a104:	2b00      	cmp	r3, #0
 800a106:	d004      	beq.n	800a112 <SDMMC_GetCmdResp3+0x5e>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 800a108:	687b      	ldr	r3, [r7, #4]
 800a10a:	2204      	movs	r2, #4
 800a10c:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800a10e:	2304      	movs	r3, #4
 800a110:	e003      	b.n	800a11a <SDMMC_GetCmdResp3+0x66>
  }
  else
  {  
    /* Clear all the static flags */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 800a112:	687b      	ldr	r3, [r7, #4]
 800a114:	22c5      	movs	r2, #197	; 0xc5
 800a116:	639a      	str	r2, [r3, #56]	; 0x38
  }
  
  return SDMMC_ERROR_NONE;
 800a118:	2300      	movs	r3, #0
}
 800a11a:	4618      	mov	r0, r3
 800a11c:	3714      	adds	r7, #20
 800a11e:	46bd      	mov	sp, r7
 800a120:	bc80      	pop	{r7}
 800a122:	4770      	bx	lr
 800a124:	2000d68c 	.word	0x2000d68c
 800a128:	10624dd3 	.word	0x10624dd3

0800a12c <SDMMC_GetCmdResp6>:
  * @param  pRCA: Pointer to the variable that will contain the SD card relative 
  *         address RCA   
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp6(SDIO_TypeDef *SDIOx, uint8_t SD_CMD, uint16_t *pRCA)
{
 800a12c:	b580      	push	{r7, lr}
 800a12e:	b088      	sub	sp, #32
 800a130:	af00      	add	r7, sp, #0
 800a132:	60f8      	str	r0, [r7, #12]
 800a134:	460b      	mov	r3, r1
 800a136:	607a      	str	r2, [r7, #4]
 800a138:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;

  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800a13a:	4b35      	ldr	r3, [pc, #212]	; (800a210 <SDMMC_GetCmdResp6+0xe4>)
 800a13c:	681b      	ldr	r3, [r3, #0]
 800a13e:	4a35      	ldr	r2, [pc, #212]	; (800a214 <SDMMC_GetCmdResp6+0xe8>)
 800a140:	fba2 2303 	umull	r2, r3, r2, r3
 800a144:	0a5b      	lsrs	r3, r3, #9
 800a146:	f241 3288 	movw	r2, #5000	; 0x1388
 800a14a:	fb02 f303 	mul.w	r3, r2, r3
 800a14e:	61fb      	str	r3, [r7, #28]
  
  do
  {
    if (count-- == 0U)
 800a150:	69fb      	ldr	r3, [r7, #28]
 800a152:	1e5a      	subs	r2, r3, #1
 800a154:	61fa      	str	r2, [r7, #28]
 800a156:	2b00      	cmp	r3, #0
 800a158:	d102      	bne.n	800a160 <SDMMC_GetCmdResp6+0x34>
    {
      return SDMMC_ERROR_TIMEOUT;
 800a15a:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800a15e:	e052      	b.n	800a206 <SDMMC_GetCmdResp6+0xda>
    }
    sta_reg = SDIOx->STA;
 800a160:	68fb      	ldr	r3, [r7, #12]
 800a162:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a164:	61bb      	str	r3, [r7, #24]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800a166:	69bb      	ldr	r3, [r7, #24]
 800a168:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 800a16c:	2b00      	cmp	r3, #0
 800a16e:	d0ef      	beq.n	800a150 <SDMMC_GetCmdResp6+0x24>
 800a170:	69bb      	ldr	r3, [r7, #24]
 800a172:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800a176:	2b00      	cmp	r3, #0
 800a178:	d1ea      	bne.n	800a150 <SDMMC_GetCmdResp6+0x24>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 800a17a:	68fb      	ldr	r3, [r7, #12]
 800a17c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a17e:	f003 0304 	and.w	r3, r3, #4
 800a182:	2b00      	cmp	r3, #0
 800a184:	d004      	beq.n	800a190 <SDMMC_GetCmdResp6+0x64>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 800a186:	68fb      	ldr	r3, [r7, #12]
 800a188:	2204      	movs	r2, #4
 800a18a:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800a18c:	2304      	movs	r3, #4
 800a18e:	e03a      	b.n	800a206 <SDMMC_GetCmdResp6+0xda>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 800a190:	68fb      	ldr	r3, [r7, #12]
 800a192:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a194:	f003 0301 	and.w	r3, r3, #1
 800a198:	2b00      	cmp	r3, #0
 800a19a:	d004      	beq.n	800a1a6 <SDMMC_GetCmdResp6+0x7a>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 800a19c:	68fb      	ldr	r3, [r7, #12]
 800a19e:	2201      	movs	r2, #1
 800a1a0:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800a1a2:	2301      	movs	r3, #1
 800a1a4:	e02f      	b.n	800a206 <SDMMC_GetCmdResp6+0xda>
  {
    /* Nothing to do */
  }
  
  /* Check response received is of desired command */
  if(SDIO_GetCommandResponse(SDIOx) != SD_CMD)
 800a1a6:	68f8      	ldr	r0, [r7, #12]
 800a1a8:	f7ff fbd1 	bl	800994e <SDIO_GetCommandResponse>
 800a1ac:	4603      	mov	r3, r0
 800a1ae:	461a      	mov	r2, r3
 800a1b0:	7afb      	ldrb	r3, [r7, #11]
 800a1b2:	4293      	cmp	r3, r2
 800a1b4:	d001      	beq.n	800a1ba <SDMMC_GetCmdResp6+0x8e>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800a1b6:	2301      	movs	r3, #1
 800a1b8:	e025      	b.n	800a206 <SDMMC_GetCmdResp6+0xda>
  }
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 800a1ba:	68fb      	ldr	r3, [r7, #12]
 800a1bc:	22c5      	movs	r2, #197	; 0xc5
 800a1be:	639a      	str	r2, [r3, #56]	; 0x38
  
  /* We have received response, retrieve it.  */
  response_r1 = SDIO_GetResponse(SDIOx, SDIO_RESP1);
 800a1c0:	2100      	movs	r1, #0
 800a1c2:	68f8      	ldr	r0, [r7, #12]
 800a1c4:	f7ff fbcf 	bl	8009966 <SDIO_GetResponse>
 800a1c8:	6178      	str	r0, [r7, #20]
  
  if((response_r1 & (SDMMC_R6_GENERAL_UNKNOWN_ERROR | SDMMC_R6_ILLEGAL_CMD | SDMMC_R6_COM_CRC_FAILED)) == SDMMC_ALLZERO)
 800a1ca:	697b      	ldr	r3, [r7, #20]
 800a1cc:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 800a1d0:	2b00      	cmp	r3, #0
 800a1d2:	d106      	bne.n	800a1e2 <SDMMC_GetCmdResp6+0xb6>
  {
    *pRCA = (uint16_t) (response_r1 >> 16);
 800a1d4:	697b      	ldr	r3, [r7, #20]
 800a1d6:	0c1b      	lsrs	r3, r3, #16
 800a1d8:	b29a      	uxth	r2, r3
 800a1da:	687b      	ldr	r3, [r7, #4]
 800a1dc:	801a      	strh	r2, [r3, #0]
    
    return SDMMC_ERROR_NONE;
 800a1de:	2300      	movs	r3, #0
 800a1e0:	e011      	b.n	800a206 <SDMMC_GetCmdResp6+0xda>
  }
  else if((response_r1 & SDMMC_R6_ILLEGAL_CMD) == SDMMC_R6_ILLEGAL_CMD)
 800a1e2:	697b      	ldr	r3, [r7, #20]
 800a1e4:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800a1e8:	2b00      	cmp	r3, #0
 800a1ea:	d002      	beq.n	800a1f2 <SDMMC_GetCmdResp6+0xc6>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 800a1ec:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800a1f0:	e009      	b.n	800a206 <SDMMC_GetCmdResp6+0xda>
  }
  else if((response_r1 & SDMMC_R6_COM_CRC_FAILED) == SDMMC_R6_COM_CRC_FAILED)
 800a1f2:	697b      	ldr	r3, [r7, #20]
 800a1f4:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800a1f8:	2b00      	cmp	r3, #0
 800a1fa:	d002      	beq.n	800a202 <SDMMC_GetCmdResp6+0xd6>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 800a1fc:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800a200:	e001      	b.n	800a206 <SDMMC_GetCmdResp6+0xda>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 800a202:	f44f 3380 	mov.w	r3, #65536	; 0x10000
  }
}
 800a206:	4618      	mov	r0, r3
 800a208:	3720      	adds	r7, #32
 800a20a:	46bd      	mov	sp, r7
 800a20c:	bd80      	pop	{r7, pc}
 800a20e:	bf00      	nop
 800a210:	2000d68c 	.word	0x2000d68c
 800a214:	10624dd3 	.word	0x10624dd3

0800a218 <SDMMC_GetCmdResp7>:
  * @brief  Checks for error conditions for R7 response.
  * @param  SDIOx Pointer to SDMMC register base
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp7(SDIO_TypeDef *SDIOx)
{
 800a218:	b480      	push	{r7}
 800a21a:	b085      	sub	sp, #20
 800a21c:	af00      	add	r7, sp, #0
 800a21e:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800a220:	4b22      	ldr	r3, [pc, #136]	; (800a2ac <SDMMC_GetCmdResp7+0x94>)
 800a222:	681b      	ldr	r3, [r3, #0]
 800a224:	4a22      	ldr	r2, [pc, #136]	; (800a2b0 <SDMMC_GetCmdResp7+0x98>)
 800a226:	fba2 2303 	umull	r2, r3, r2, r3
 800a22a:	0a5b      	lsrs	r3, r3, #9
 800a22c:	f241 3288 	movw	r2, #5000	; 0x1388
 800a230:	fb02 f303 	mul.w	r3, r2, r3
 800a234:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 800a236:	68fb      	ldr	r3, [r7, #12]
 800a238:	1e5a      	subs	r2, r3, #1
 800a23a:	60fa      	str	r2, [r7, #12]
 800a23c:	2b00      	cmp	r3, #0
 800a23e:	d102      	bne.n	800a246 <SDMMC_GetCmdResp7+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 800a240:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800a244:	e02c      	b.n	800a2a0 <SDMMC_GetCmdResp7+0x88>
    }
    sta_reg = SDIOx->STA;
 800a246:	687b      	ldr	r3, [r7, #4]
 800a248:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a24a:	60bb      	str	r3, [r7, #8]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800a24c:	68bb      	ldr	r3, [r7, #8]
 800a24e:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 800a252:	2b00      	cmp	r3, #0
 800a254:	d0ef      	beq.n	800a236 <SDMMC_GetCmdResp7+0x1e>
 800a256:	68bb      	ldr	r3, [r7, #8]
 800a258:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800a25c:	2b00      	cmp	r3, #0
 800a25e:	d1ea      	bne.n	800a236 <SDMMC_GetCmdResp7+0x1e>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 800a260:	687b      	ldr	r3, [r7, #4]
 800a262:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a264:	f003 0304 	and.w	r3, r3, #4
 800a268:	2b00      	cmp	r3, #0
 800a26a:	d004      	beq.n	800a276 <SDMMC_GetCmdResp7+0x5e>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 800a26c:	687b      	ldr	r3, [r7, #4]
 800a26e:	2204      	movs	r2, #4
 800a270:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800a272:	2304      	movs	r3, #4
 800a274:	e014      	b.n	800a2a0 <SDMMC_GetCmdResp7+0x88>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 800a276:	687b      	ldr	r3, [r7, #4]
 800a278:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a27a:	f003 0301 	and.w	r3, r3, #1
 800a27e:	2b00      	cmp	r3, #0
 800a280:	d004      	beq.n	800a28c <SDMMC_GetCmdResp7+0x74>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 800a282:	687b      	ldr	r3, [r7, #4]
 800a284:	2201      	movs	r2, #1
 800a286:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800a288:	2301      	movs	r3, #1
 800a28a:	e009      	b.n	800a2a0 <SDMMC_GetCmdResp7+0x88>
  else
  {
    /* Nothing to do */
  }
  
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CMDREND))
 800a28c:	687b      	ldr	r3, [r7, #4]
 800a28e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a290:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a294:	2b00      	cmp	r3, #0
 800a296:	d002      	beq.n	800a29e <SDMMC_GetCmdResp7+0x86>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CMDREND);
 800a298:	687b      	ldr	r3, [r7, #4]
 800a29a:	2240      	movs	r2, #64	; 0x40
 800a29c:	639a      	str	r2, [r3, #56]	; 0x38
  }
  
  return SDMMC_ERROR_NONE;
 800a29e:	2300      	movs	r3, #0
  
}
 800a2a0:	4618      	mov	r0, r3
 800a2a2:	3714      	adds	r7, #20
 800a2a4:	46bd      	mov	sp, r7
 800a2a6:	bc80      	pop	{r7}
 800a2a8:	4770      	bx	lr
 800a2aa:	bf00      	nop
 800a2ac:	2000d68c 	.word	0x2000d68c
 800a2b0:	10624dd3 	.word	0x10624dd3

0800a2b4 <SDMMC_GetCmdError>:
  * @brief  Checks for error conditions for CMD0.
  * @param  SDIOx Pointer to SDMMC register base
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdError(SDIO_TypeDef *SDIOx)
{
 800a2b4:	b480      	push	{r7}
 800a2b6:	b085      	sub	sp, #20
 800a2b8:	af00      	add	r7, sp, #0
 800a2ba:	6078      	str	r0, [r7, #4]
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800a2bc:	4b10      	ldr	r3, [pc, #64]	; (800a300 <SDMMC_GetCmdError+0x4c>)
 800a2be:	681b      	ldr	r3, [r3, #0]
 800a2c0:	4a10      	ldr	r2, [pc, #64]	; (800a304 <SDMMC_GetCmdError+0x50>)
 800a2c2:	fba2 2303 	umull	r2, r3, r2, r3
 800a2c6:	0a5b      	lsrs	r3, r3, #9
 800a2c8:	f241 3288 	movw	r2, #5000	; 0x1388
 800a2cc:	fb02 f303 	mul.w	r3, r2, r3
 800a2d0:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 800a2d2:	68fb      	ldr	r3, [r7, #12]
 800a2d4:	1e5a      	subs	r2, r3, #1
 800a2d6:	60fa      	str	r2, [r7, #12]
 800a2d8:	2b00      	cmp	r3, #0
 800a2da:	d102      	bne.n	800a2e2 <SDMMC_GetCmdError+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 800a2dc:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800a2e0:	e009      	b.n	800a2f6 <SDMMC_GetCmdError+0x42>
    }
    
  }while(!__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CMDSENT));
 800a2e2:	687b      	ldr	r3, [r7, #4]
 800a2e4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a2e6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a2ea:	2b00      	cmp	r3, #0
 800a2ec:	d0f1      	beq.n	800a2d2 <SDMMC_GetCmdError+0x1e>
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 800a2ee:	687b      	ldr	r3, [r7, #4]
 800a2f0:	22c5      	movs	r2, #197	; 0xc5
 800a2f2:	639a      	str	r2, [r3, #56]	; 0x38
  
  return SDMMC_ERROR_NONE;
 800a2f4:	2300      	movs	r3, #0
}
 800a2f6:	4618      	mov	r0, r3
 800a2f8:	3714      	adds	r7, #20
 800a2fa:	46bd      	mov	sp, r7
 800a2fc:	bc80      	pop	{r7}
 800a2fe:	4770      	bx	lr
 800a300:	2000d68c 	.word	0x2000d68c
 800a304:	10624dd3 	.word	0x10624dd3

0800a308 <USB_CoreInit>:
  * @param  cfg pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 800a308:	b084      	sub	sp, #16
 800a30a:	b480      	push	{r7}
 800a30c:	b083      	sub	sp, #12
 800a30e:	af00      	add	r7, sp, #0
 800a310:	6078      	str	r0, [r7, #4]
 800a312:	f107 0014 	add.w	r0, r7, #20
 800a316:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */

  return HAL_OK;
 800a31a:	2300      	movs	r3, #0
}
 800a31c:	4618      	mov	r0, r3
 800a31e:	370c      	adds	r7, #12
 800a320:	46bd      	mov	sp, r7
 800a322:	bc80      	pop	{r7}
 800a324:	b004      	add	sp, #16
 800a326:	4770      	bx	lr

0800a328 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_TypeDef *USBx)
{
 800a328:	b480      	push	{r7}
 800a32a:	b085      	sub	sp, #20
 800a32c:	af00      	add	r7, sp, #0
 800a32e:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 800a330:	687b      	ldr	r3, [r7, #4]
 800a332:	2200      	movs	r2, #0
 800a334:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 800a338:	f44f 433f 	mov.w	r3, #48896	; 0xbf00
 800a33c:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM;

  /* Set interrupt mask */
  USBx->CNTR = (uint16_t)winterruptmask;
 800a33e:	68fb      	ldr	r3, [r7, #12]
 800a340:	b29a      	uxth	r2, r3
 800a342:	687b      	ldr	r3, [r7, #4]
 800a344:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 800a348:	2300      	movs	r3, #0
}
 800a34a:	4618      	mov	r0, r3
 800a34c:	3714      	adds	r7, #20
 800a34e:	46bd      	mov	sp, r7
 800a350:	bc80      	pop	{r7}
 800a352:	4770      	bx	lr

0800a354 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_TypeDef *USBx)
{
 800a354:	b480      	push	{r7}
 800a356:	b085      	sub	sp, #20
 800a358:	af00      	add	r7, sp, #0
 800a35a:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 800a35c:	f44f 433f 	mov.w	r3, #48896	; 0xbf00
 800a360:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM;

  /* Clear interrupt mask */
  USBx->CNTR &= (uint16_t)(~winterruptmask);
 800a362:	687b      	ldr	r3, [r7, #4]
 800a364:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 800a368:	b29a      	uxth	r2, r3
 800a36a:	68fb      	ldr	r3, [r7, #12]
 800a36c:	b29b      	uxth	r3, r3
 800a36e:	43db      	mvns	r3, r3
 800a370:	b29b      	uxth	r3, r3
 800a372:	4013      	ands	r3, r2
 800a374:	b29a      	uxth	r2, r3
 800a376:	687b      	ldr	r3, [r7, #4]
 800a378:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 800a37c:	2300      	movs	r3, #0
}
 800a37e:	4618      	mov	r0, r3
 800a380:	3714      	adds	r7, #20
 800a382:	46bd      	mov	sp, r7
 800a384:	bc80      	pop	{r7}
 800a386:	4770      	bx	lr

0800a388 <USB_SetCurrentMode>:
  *          This parameter can be one of the these values:
  *            @arg USB_DEVICE_MODE Peripheral mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_TypeDef *USBx, USB_ModeTypeDef mode)
{
 800a388:	b480      	push	{r7}
 800a38a:	b083      	sub	sp, #12
 800a38c:	af00      	add	r7, sp, #0
 800a38e:	6078      	str	r0, [r7, #4]
 800a390:	460b      	mov	r3, r1
 800a392:	70fb      	strb	r3, [r7, #3]

  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */
  return HAL_OK;
 800a394:	2300      	movs	r3, #0
}
 800a396:	4618      	mov	r0, r3
 800a398:	370c      	adds	r7, #12
 800a39a:	46bd      	mov	sp, r7
 800a39c:	bc80      	pop	{r7}
 800a39e:	4770      	bx	lr

0800a3a0 <USB_DevInit>:
  * @param  cfg  pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 800a3a0:	b084      	sub	sp, #16
 800a3a2:	b480      	push	{r7}
 800a3a4:	b083      	sub	sp, #12
 800a3a6:	af00      	add	r7, sp, #0
 800a3a8:	6078      	str	r0, [r7, #4]
 800a3aa:	f107 0014 	add.w	r0, r7, #20
 800a3ae:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  /* Prevent unused argument(s) compilation warning */
  UNUSED(cfg);

  /* Init Device */
  /* CNTR_FRES = 1 */
  USBx->CNTR = (uint16_t)USB_CNTR_FRES;
 800a3b2:	687b      	ldr	r3, [r7, #4]
 800a3b4:	2201      	movs	r2, #1
 800a3b6:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  /* CNTR_FRES = 0 */
  USBx->CNTR = 0U;
 800a3ba:	687b      	ldr	r3, [r7, #4]
 800a3bc:	2200      	movs	r2, #0
 800a3be:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 800a3c2:	687b      	ldr	r3, [r7, #4]
 800a3c4:	2200      	movs	r2, #0
 800a3c6:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

  /*Set Btable Address*/
  USBx->BTABLE = BTABLE_ADDRESS;
 800a3ca:	687b      	ldr	r3, [r7, #4]
 800a3cc:	2200      	movs	r2, #0
 800a3ce:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50

  return HAL_OK;
 800a3d2:	2300      	movs	r3, #0
}
 800a3d4:	4618      	mov	r0, r3
 800a3d6:	370c      	adds	r7, #12
 800a3d8:	46bd      	mov	sp, r7
 800a3da:	bc80      	pop	{r7}
 800a3dc:	b004      	add	sp, #16
 800a3de:	4770      	bx	lr

0800a3e0 <USB_ActivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 800a3e0:	b480      	push	{r7}
 800a3e2:	b09d      	sub	sp, #116	; 0x74
 800a3e4:	af00      	add	r7, sp, #0
 800a3e6:	6078      	str	r0, [r7, #4]
 800a3e8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef ret = HAL_OK;
 800a3ea:	2300      	movs	r3, #0
 800a3ec:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
  uint16_t wEpRegVal;

  wEpRegVal = PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_T_MASK;
 800a3f0:	687a      	ldr	r2, [r7, #4]
 800a3f2:	683b      	ldr	r3, [r7, #0]
 800a3f4:	781b      	ldrb	r3, [r3, #0]
 800a3f6:	009b      	lsls	r3, r3, #2
 800a3f8:	4413      	add	r3, r2
 800a3fa:	881b      	ldrh	r3, [r3, #0]
 800a3fc:	b29b      	uxth	r3, r3
 800a3fe:	f423 43ec 	bic.w	r3, r3, #30208	; 0x7600
 800a402:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800a406:	f8a7 306c 	strh.w	r3, [r7, #108]	; 0x6c

  /* initialize Endpoint */
  switch (ep->type)
 800a40a:	683b      	ldr	r3, [r7, #0]
 800a40c:	78db      	ldrb	r3, [r3, #3]
 800a40e:	2b03      	cmp	r3, #3
 800a410:	d81f      	bhi.n	800a452 <USB_ActivateEndpoint+0x72>
 800a412:	a201      	add	r2, pc, #4	; (adr r2, 800a418 <USB_ActivateEndpoint+0x38>)
 800a414:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a418:	0800a429 	.word	0x0800a429
 800a41c:	0800a445 	.word	0x0800a445
 800a420:	0800a45b 	.word	0x0800a45b
 800a424:	0800a437 	.word	0x0800a437
  {
    case EP_TYPE_CTRL:
      wEpRegVal |= USB_EP_CONTROL;
 800a428:	f8b7 306c 	ldrh.w	r3, [r7, #108]	; 0x6c
 800a42c:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800a430:	f8a7 306c 	strh.w	r3, [r7, #108]	; 0x6c
      break;
 800a434:	e012      	b.n	800a45c <USB_ActivateEndpoint+0x7c>
    case EP_TYPE_BULK:
      wEpRegVal |= USB_EP_BULK;
      break;

    case EP_TYPE_INTR:
      wEpRegVal |= USB_EP_INTERRUPT;
 800a436:	f8b7 306c 	ldrh.w	r3, [r7, #108]	; 0x6c
 800a43a:	f443 63c0 	orr.w	r3, r3, #1536	; 0x600
 800a43e:	f8a7 306c 	strh.w	r3, [r7, #108]	; 0x6c
      break;
 800a442:	e00b      	b.n	800a45c <USB_ActivateEndpoint+0x7c>

    case EP_TYPE_ISOC:
      wEpRegVal |= USB_EP_ISOCHRONOUS;
 800a444:	f8b7 306c 	ldrh.w	r3, [r7, #108]	; 0x6c
 800a448:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800a44c:	f8a7 306c 	strh.w	r3, [r7, #108]	; 0x6c
      break;
 800a450:	e004      	b.n	800a45c <USB_ActivateEndpoint+0x7c>

    default:
      ret = HAL_ERROR;
 800a452:	2301      	movs	r3, #1
 800a454:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
      break;
 800a458:	e000      	b.n	800a45c <USB_ActivateEndpoint+0x7c>
      break;
 800a45a:	bf00      	nop
  }

  PCD_SET_ENDPOINT(USBx, ep->num, (wEpRegVal | USB_EP_CTR_RX | USB_EP_CTR_TX));
 800a45c:	687a      	ldr	r2, [r7, #4]
 800a45e:	683b      	ldr	r3, [r7, #0]
 800a460:	781b      	ldrb	r3, [r3, #0]
 800a462:	009b      	lsls	r3, r3, #2
 800a464:	441a      	add	r2, r3
 800a466:	f8b7 306c 	ldrh.w	r3, [r7, #108]	; 0x6c
 800a46a:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800a46e:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800a472:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800a476:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800a47a:	b29b      	uxth	r3, r3
 800a47c:	8013      	strh	r3, [r2, #0]

  PCD_SET_EP_ADDRESS(USBx, ep->num, ep->num);
 800a47e:	687a      	ldr	r2, [r7, #4]
 800a480:	683b      	ldr	r3, [r7, #0]
 800a482:	781b      	ldrb	r3, [r3, #0]
 800a484:	009b      	lsls	r3, r3, #2
 800a486:	4413      	add	r3, r2
 800a488:	881b      	ldrh	r3, [r3, #0]
 800a48a:	b29b      	uxth	r3, r3
 800a48c:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800a490:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800a494:	b29a      	uxth	r2, r3
 800a496:	683b      	ldr	r3, [r7, #0]
 800a498:	781b      	ldrb	r3, [r3, #0]
 800a49a:	b29b      	uxth	r3, r3
 800a49c:	4313      	orrs	r3, r2
 800a49e:	f8a7 3066 	strh.w	r3, [r7, #102]	; 0x66
 800a4a2:	687a      	ldr	r2, [r7, #4]
 800a4a4:	683b      	ldr	r3, [r7, #0]
 800a4a6:	781b      	ldrb	r3, [r3, #0]
 800a4a8:	009b      	lsls	r3, r3, #2
 800a4aa:	441a      	add	r2, r3
 800a4ac:	f8b7 3066 	ldrh.w	r3, [r7, #102]	; 0x66
 800a4b0:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800a4b4:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800a4b8:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800a4bc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800a4c0:	b29b      	uxth	r3, r3
 800a4c2:	8013      	strh	r3, [r2, #0]

  if (ep->doublebuffer == 0U)
 800a4c4:	683b      	ldr	r3, [r7, #0]
 800a4c6:	7b1b      	ldrb	r3, [r3, #12]
 800a4c8:	2b00      	cmp	r3, #0
 800a4ca:	f040 8178 	bne.w	800a7be <USB_ActivateEndpoint+0x3de>
  {
    if (ep->is_in != 0U)
 800a4ce:	683b      	ldr	r3, [r7, #0]
 800a4d0:	785b      	ldrb	r3, [r3, #1]
 800a4d2:	2b00      	cmp	r3, #0
 800a4d4:	f000 8084 	beq.w	800a5e0 <USB_ActivateEndpoint+0x200>
    {
      /*Set the endpoint Transmit buffer address */
      PCD_SET_EP_TX_ADDRESS(USBx, ep->num, ep->pmaadress);
 800a4d8:	687b      	ldr	r3, [r7, #4]
 800a4da:	61bb      	str	r3, [r7, #24]
 800a4dc:	687b      	ldr	r3, [r7, #4]
 800a4de:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800a4e2:	b29b      	uxth	r3, r3
 800a4e4:	461a      	mov	r2, r3
 800a4e6:	69bb      	ldr	r3, [r7, #24]
 800a4e8:	4413      	add	r3, r2
 800a4ea:	61bb      	str	r3, [r7, #24]
 800a4ec:	683b      	ldr	r3, [r7, #0]
 800a4ee:	781b      	ldrb	r3, [r3, #0]
 800a4f0:	011a      	lsls	r2, r3, #4
 800a4f2:	69bb      	ldr	r3, [r7, #24]
 800a4f4:	4413      	add	r3, r2
 800a4f6:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800a4fa:	617b      	str	r3, [r7, #20]
 800a4fc:	683b      	ldr	r3, [r7, #0]
 800a4fe:	88db      	ldrh	r3, [r3, #6]
 800a500:	085b      	lsrs	r3, r3, #1
 800a502:	b29b      	uxth	r3, r3
 800a504:	005b      	lsls	r3, r3, #1
 800a506:	b29a      	uxth	r2, r3
 800a508:	697b      	ldr	r3, [r7, #20]
 800a50a:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800a50c:	687a      	ldr	r2, [r7, #4]
 800a50e:	683b      	ldr	r3, [r7, #0]
 800a510:	781b      	ldrb	r3, [r3, #0]
 800a512:	009b      	lsls	r3, r3, #2
 800a514:	4413      	add	r3, r2
 800a516:	881b      	ldrh	r3, [r3, #0]
 800a518:	827b      	strh	r3, [r7, #18]
 800a51a:	8a7b      	ldrh	r3, [r7, #18]
 800a51c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a520:	2b00      	cmp	r3, #0
 800a522:	d01b      	beq.n	800a55c <USB_ActivateEndpoint+0x17c>
 800a524:	687a      	ldr	r2, [r7, #4]
 800a526:	683b      	ldr	r3, [r7, #0]
 800a528:	781b      	ldrb	r3, [r3, #0]
 800a52a:	009b      	lsls	r3, r3, #2
 800a52c:	4413      	add	r3, r2
 800a52e:	881b      	ldrh	r3, [r3, #0]
 800a530:	b29b      	uxth	r3, r3
 800a532:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800a536:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800a53a:	823b      	strh	r3, [r7, #16]
 800a53c:	687a      	ldr	r2, [r7, #4]
 800a53e:	683b      	ldr	r3, [r7, #0]
 800a540:	781b      	ldrb	r3, [r3, #0]
 800a542:	009b      	lsls	r3, r3, #2
 800a544:	441a      	add	r2, r3
 800a546:	8a3b      	ldrh	r3, [r7, #16]
 800a548:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800a54c:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800a550:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800a554:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 800a558:	b29b      	uxth	r3, r3
 800a55a:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 800a55c:	683b      	ldr	r3, [r7, #0]
 800a55e:	78db      	ldrb	r3, [r3, #3]
 800a560:	2b01      	cmp	r3, #1
 800a562:	d020      	beq.n	800a5a6 <USB_ActivateEndpoint+0x1c6>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 800a564:	687a      	ldr	r2, [r7, #4]
 800a566:	683b      	ldr	r3, [r7, #0]
 800a568:	781b      	ldrb	r3, [r3, #0]
 800a56a:	009b      	lsls	r3, r3, #2
 800a56c:	4413      	add	r3, r2
 800a56e:	881b      	ldrh	r3, [r3, #0]
 800a570:	b29b      	uxth	r3, r3
 800a572:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800a576:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800a57a:	81bb      	strh	r3, [r7, #12]
 800a57c:	89bb      	ldrh	r3, [r7, #12]
 800a57e:	f083 0320 	eor.w	r3, r3, #32
 800a582:	81bb      	strh	r3, [r7, #12]
 800a584:	687a      	ldr	r2, [r7, #4]
 800a586:	683b      	ldr	r3, [r7, #0]
 800a588:	781b      	ldrb	r3, [r3, #0]
 800a58a:	009b      	lsls	r3, r3, #2
 800a58c:	441a      	add	r2, r3
 800a58e:	89bb      	ldrh	r3, [r7, #12]
 800a590:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800a594:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800a598:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800a59c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800a5a0:	b29b      	uxth	r3, r3
 800a5a2:	8013      	strh	r3, [r2, #0]
 800a5a4:	e2d5      	b.n	800ab52 <USB_ActivateEndpoint+0x772>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800a5a6:	687a      	ldr	r2, [r7, #4]
 800a5a8:	683b      	ldr	r3, [r7, #0]
 800a5aa:	781b      	ldrb	r3, [r3, #0]
 800a5ac:	009b      	lsls	r3, r3, #2
 800a5ae:	4413      	add	r3, r2
 800a5b0:	881b      	ldrh	r3, [r3, #0]
 800a5b2:	b29b      	uxth	r3, r3
 800a5b4:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800a5b8:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800a5bc:	81fb      	strh	r3, [r7, #14]
 800a5be:	687a      	ldr	r2, [r7, #4]
 800a5c0:	683b      	ldr	r3, [r7, #0]
 800a5c2:	781b      	ldrb	r3, [r3, #0]
 800a5c4:	009b      	lsls	r3, r3, #2
 800a5c6:	441a      	add	r2, r3
 800a5c8:	89fb      	ldrh	r3, [r7, #14]
 800a5ca:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800a5ce:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800a5d2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800a5d6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800a5da:	b29b      	uxth	r3, r3
 800a5dc:	8013      	strh	r3, [r2, #0]
 800a5de:	e2b8      	b.n	800ab52 <USB_ActivateEndpoint+0x772>
      }
    }
    else
    {
      /* Set the endpoint Receive buffer address */
      PCD_SET_EP_RX_ADDRESS(USBx, ep->num, ep->pmaadress);
 800a5e0:	687b      	ldr	r3, [r7, #4]
 800a5e2:	633b      	str	r3, [r7, #48]	; 0x30
 800a5e4:	687b      	ldr	r3, [r7, #4]
 800a5e6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800a5ea:	b29b      	uxth	r3, r3
 800a5ec:	461a      	mov	r2, r3
 800a5ee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a5f0:	4413      	add	r3, r2
 800a5f2:	633b      	str	r3, [r7, #48]	; 0x30
 800a5f4:	683b      	ldr	r3, [r7, #0]
 800a5f6:	781b      	ldrb	r3, [r3, #0]
 800a5f8:	011a      	lsls	r2, r3, #4
 800a5fa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a5fc:	4413      	add	r3, r2
 800a5fe:	f503 6381 	add.w	r3, r3, #1032	; 0x408
 800a602:	62fb      	str	r3, [r7, #44]	; 0x2c
 800a604:	683b      	ldr	r3, [r7, #0]
 800a606:	88db      	ldrh	r3, [r3, #6]
 800a608:	085b      	lsrs	r3, r3, #1
 800a60a:	b29b      	uxth	r3, r3
 800a60c:	005b      	lsls	r3, r3, #1
 800a60e:	b29a      	uxth	r2, r3
 800a610:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a612:	801a      	strh	r2, [r3, #0]

      /* Set the endpoint Receive buffer counter */
      PCD_SET_EP_RX_CNT(USBx, ep->num, ep->maxpacket);
 800a614:	687b      	ldr	r3, [r7, #4]
 800a616:	62bb      	str	r3, [r7, #40]	; 0x28
 800a618:	687b      	ldr	r3, [r7, #4]
 800a61a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800a61e:	b29b      	uxth	r3, r3
 800a620:	461a      	mov	r2, r3
 800a622:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a624:	4413      	add	r3, r2
 800a626:	62bb      	str	r3, [r7, #40]	; 0x28
 800a628:	683b      	ldr	r3, [r7, #0]
 800a62a:	781b      	ldrb	r3, [r3, #0]
 800a62c:	011a      	lsls	r2, r3, #4
 800a62e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a630:	4413      	add	r3, r2
 800a632:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 800a636:	627b      	str	r3, [r7, #36]	; 0x24
 800a638:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a63a:	881b      	ldrh	r3, [r3, #0]
 800a63c:	b29b      	uxth	r3, r3
 800a63e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800a642:	b29a      	uxth	r2, r3
 800a644:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a646:	801a      	strh	r2, [r3, #0]
 800a648:	683b      	ldr	r3, [r7, #0]
 800a64a:	691b      	ldr	r3, [r3, #16]
 800a64c:	2b3e      	cmp	r3, #62	; 0x3e
 800a64e:	d91d      	bls.n	800a68c <USB_ActivateEndpoint+0x2ac>
 800a650:	683b      	ldr	r3, [r7, #0]
 800a652:	691b      	ldr	r3, [r3, #16]
 800a654:	095b      	lsrs	r3, r3, #5
 800a656:	66bb      	str	r3, [r7, #104]	; 0x68
 800a658:	683b      	ldr	r3, [r7, #0]
 800a65a:	691b      	ldr	r3, [r3, #16]
 800a65c:	f003 031f 	and.w	r3, r3, #31
 800a660:	2b00      	cmp	r3, #0
 800a662:	d102      	bne.n	800a66a <USB_ActivateEndpoint+0x28a>
 800a664:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800a666:	3b01      	subs	r3, #1
 800a668:	66bb      	str	r3, [r7, #104]	; 0x68
 800a66a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a66c:	881b      	ldrh	r3, [r3, #0]
 800a66e:	b29a      	uxth	r2, r3
 800a670:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800a672:	b29b      	uxth	r3, r3
 800a674:	029b      	lsls	r3, r3, #10
 800a676:	b29b      	uxth	r3, r3
 800a678:	4313      	orrs	r3, r2
 800a67a:	b29b      	uxth	r3, r3
 800a67c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800a680:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800a684:	b29a      	uxth	r2, r3
 800a686:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a688:	801a      	strh	r2, [r3, #0]
 800a68a:	e026      	b.n	800a6da <USB_ActivateEndpoint+0x2fa>
 800a68c:	683b      	ldr	r3, [r7, #0]
 800a68e:	691b      	ldr	r3, [r3, #16]
 800a690:	2b00      	cmp	r3, #0
 800a692:	d10a      	bne.n	800a6aa <USB_ActivateEndpoint+0x2ca>
 800a694:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a696:	881b      	ldrh	r3, [r3, #0]
 800a698:	b29b      	uxth	r3, r3
 800a69a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800a69e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800a6a2:	b29a      	uxth	r2, r3
 800a6a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a6a6:	801a      	strh	r2, [r3, #0]
 800a6a8:	e017      	b.n	800a6da <USB_ActivateEndpoint+0x2fa>
 800a6aa:	683b      	ldr	r3, [r7, #0]
 800a6ac:	691b      	ldr	r3, [r3, #16]
 800a6ae:	085b      	lsrs	r3, r3, #1
 800a6b0:	66bb      	str	r3, [r7, #104]	; 0x68
 800a6b2:	683b      	ldr	r3, [r7, #0]
 800a6b4:	691b      	ldr	r3, [r3, #16]
 800a6b6:	f003 0301 	and.w	r3, r3, #1
 800a6ba:	2b00      	cmp	r3, #0
 800a6bc:	d002      	beq.n	800a6c4 <USB_ActivateEndpoint+0x2e4>
 800a6be:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800a6c0:	3301      	adds	r3, #1
 800a6c2:	66bb      	str	r3, [r7, #104]	; 0x68
 800a6c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a6c6:	881b      	ldrh	r3, [r3, #0]
 800a6c8:	b29a      	uxth	r2, r3
 800a6ca:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800a6cc:	b29b      	uxth	r3, r3
 800a6ce:	029b      	lsls	r3, r3, #10
 800a6d0:	b29b      	uxth	r3, r3
 800a6d2:	4313      	orrs	r3, r2
 800a6d4:	b29a      	uxth	r2, r3
 800a6d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a6d8:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800a6da:	687a      	ldr	r2, [r7, #4]
 800a6dc:	683b      	ldr	r3, [r7, #0]
 800a6de:	781b      	ldrb	r3, [r3, #0]
 800a6e0:	009b      	lsls	r3, r3, #2
 800a6e2:	4413      	add	r3, r2
 800a6e4:	881b      	ldrh	r3, [r3, #0]
 800a6e6:	847b      	strh	r3, [r7, #34]	; 0x22
 800a6e8:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800a6ea:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800a6ee:	2b00      	cmp	r3, #0
 800a6f0:	d01b      	beq.n	800a72a <USB_ActivateEndpoint+0x34a>
 800a6f2:	687a      	ldr	r2, [r7, #4]
 800a6f4:	683b      	ldr	r3, [r7, #0]
 800a6f6:	781b      	ldrb	r3, [r3, #0]
 800a6f8:	009b      	lsls	r3, r3, #2
 800a6fa:	4413      	add	r3, r2
 800a6fc:	881b      	ldrh	r3, [r3, #0]
 800a6fe:	b29b      	uxth	r3, r3
 800a700:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800a704:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800a708:	843b      	strh	r3, [r7, #32]
 800a70a:	687a      	ldr	r2, [r7, #4]
 800a70c:	683b      	ldr	r3, [r7, #0]
 800a70e:	781b      	ldrb	r3, [r3, #0]
 800a710:	009b      	lsls	r3, r3, #2
 800a712:	441a      	add	r2, r3
 800a714:	8c3b      	ldrh	r3, [r7, #32]
 800a716:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800a71a:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800a71e:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800a722:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800a726:	b29b      	uxth	r3, r3
 800a728:	8013      	strh	r3, [r2, #0]

      if (ep->num == 0U)
 800a72a:	683b      	ldr	r3, [r7, #0]
 800a72c:	781b      	ldrb	r3, [r3, #0]
 800a72e:	2b00      	cmp	r3, #0
 800a730:	d124      	bne.n	800a77c <USB_ActivateEndpoint+0x39c>
      {
        /* Configure VALID status for EP0 */
        PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800a732:	687a      	ldr	r2, [r7, #4]
 800a734:	683b      	ldr	r3, [r7, #0]
 800a736:	781b      	ldrb	r3, [r3, #0]
 800a738:	009b      	lsls	r3, r3, #2
 800a73a:	4413      	add	r3, r2
 800a73c:	881b      	ldrh	r3, [r3, #0]
 800a73e:	b29b      	uxth	r3, r3
 800a740:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800a744:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800a748:	83bb      	strh	r3, [r7, #28]
 800a74a:	8bbb      	ldrh	r3, [r7, #28]
 800a74c:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 800a750:	83bb      	strh	r3, [r7, #28]
 800a752:	8bbb      	ldrh	r3, [r7, #28]
 800a754:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 800a758:	83bb      	strh	r3, [r7, #28]
 800a75a:	687a      	ldr	r2, [r7, #4]
 800a75c:	683b      	ldr	r3, [r7, #0]
 800a75e:	781b      	ldrb	r3, [r3, #0]
 800a760:	009b      	lsls	r3, r3, #2
 800a762:	441a      	add	r2, r3
 800a764:	8bbb      	ldrh	r3, [r7, #28]
 800a766:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800a76a:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800a76e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800a772:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800a776:	b29b      	uxth	r3, r3
 800a778:	8013      	strh	r3, [r2, #0]
 800a77a:	e1ea      	b.n	800ab52 <USB_ActivateEndpoint+0x772>
      }
      else
      {
        /* Configure NAK status for OUT Endpoint */
        PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_NAK);
 800a77c:	687a      	ldr	r2, [r7, #4]
 800a77e:	683b      	ldr	r3, [r7, #0]
 800a780:	781b      	ldrb	r3, [r3, #0]
 800a782:	009b      	lsls	r3, r3, #2
 800a784:	4413      	add	r3, r2
 800a786:	881b      	ldrh	r3, [r3, #0]
 800a788:	b29b      	uxth	r3, r3
 800a78a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800a78e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800a792:	83fb      	strh	r3, [r7, #30]
 800a794:	8bfb      	ldrh	r3, [r7, #30]
 800a796:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 800a79a:	83fb      	strh	r3, [r7, #30]
 800a79c:	687a      	ldr	r2, [r7, #4]
 800a79e:	683b      	ldr	r3, [r7, #0]
 800a7a0:	781b      	ldrb	r3, [r3, #0]
 800a7a2:	009b      	lsls	r3, r3, #2
 800a7a4:	441a      	add	r2, r3
 800a7a6:	8bfb      	ldrh	r3, [r7, #30]
 800a7a8:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800a7ac:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800a7b0:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800a7b4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800a7b8:	b29b      	uxth	r3, r3
 800a7ba:	8013      	strh	r3, [r2, #0]
 800a7bc:	e1c9      	b.n	800ab52 <USB_ActivateEndpoint+0x772>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  /* Double Buffer */
  else
  {
    if (ep->type == EP_TYPE_BULK)
 800a7be:	683b      	ldr	r3, [r7, #0]
 800a7c0:	78db      	ldrb	r3, [r3, #3]
 800a7c2:	2b02      	cmp	r3, #2
 800a7c4:	d11e      	bne.n	800a804 <USB_ActivateEndpoint+0x424>
    {
      /* Set bulk endpoint as double buffered */
      PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 800a7c6:	687a      	ldr	r2, [r7, #4]
 800a7c8:	683b      	ldr	r3, [r7, #0]
 800a7ca:	781b      	ldrb	r3, [r3, #0]
 800a7cc:	009b      	lsls	r3, r3, #2
 800a7ce:	4413      	add	r3, r2
 800a7d0:	881b      	ldrh	r3, [r3, #0]
 800a7d2:	b29b      	uxth	r3, r3
 800a7d4:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800a7d8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800a7dc:	f8a7 3062 	strh.w	r3, [r7, #98]	; 0x62
 800a7e0:	687a      	ldr	r2, [r7, #4]
 800a7e2:	683b      	ldr	r3, [r7, #0]
 800a7e4:	781b      	ldrb	r3, [r3, #0]
 800a7e6:	009b      	lsls	r3, r3, #2
 800a7e8:	441a      	add	r2, r3
 800a7ea:	f8b7 3062 	ldrh.w	r3, [r7, #98]	; 0x62
 800a7ee:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800a7f2:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800a7f6:	f443 4301 	orr.w	r3, r3, #33024	; 0x8100
 800a7fa:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800a7fe:	b29b      	uxth	r3, r3
 800a800:	8013      	strh	r3, [r2, #0]
 800a802:	e01d      	b.n	800a840 <USB_ActivateEndpoint+0x460>
    }
    else
    {
      /* Set the ISOC endpoint in double buffer mode */
      PCD_CLEAR_EP_KIND(USBx, ep->num);
 800a804:	687a      	ldr	r2, [r7, #4]
 800a806:	683b      	ldr	r3, [r7, #0]
 800a808:	781b      	ldrb	r3, [r3, #0]
 800a80a:	009b      	lsls	r3, r3, #2
 800a80c:	4413      	add	r3, r2
 800a80e:	881b      	ldrh	r3, [r3, #0]
 800a810:	b29b      	uxth	r3, r3
 800a812:	f423 43e2 	bic.w	r3, r3, #28928	; 0x7100
 800a816:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800a81a:	f8a7 3064 	strh.w	r3, [r7, #100]	; 0x64
 800a81e:	687a      	ldr	r2, [r7, #4]
 800a820:	683b      	ldr	r3, [r7, #0]
 800a822:	781b      	ldrb	r3, [r3, #0]
 800a824:	009b      	lsls	r3, r3, #2
 800a826:	441a      	add	r2, r3
 800a828:	f8b7 3064 	ldrh.w	r3, [r7, #100]	; 0x64
 800a82c:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800a830:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800a834:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800a838:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800a83c:	b29b      	uxth	r3, r3
 800a83e:	8013      	strh	r3, [r2, #0]
    }

    /* Set buffer address for double buffered mode */
    PCD_SET_EP_DBUF_ADDR(USBx, ep->num, ep->pmaaddr0, ep->pmaaddr1);
 800a840:	687b      	ldr	r3, [r7, #4]
 800a842:	65fb      	str	r3, [r7, #92]	; 0x5c
 800a844:	687b      	ldr	r3, [r7, #4]
 800a846:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800a84a:	b29b      	uxth	r3, r3
 800a84c:	461a      	mov	r2, r3
 800a84e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800a850:	4413      	add	r3, r2
 800a852:	65fb      	str	r3, [r7, #92]	; 0x5c
 800a854:	683b      	ldr	r3, [r7, #0]
 800a856:	781b      	ldrb	r3, [r3, #0]
 800a858:	011a      	lsls	r2, r3, #4
 800a85a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800a85c:	4413      	add	r3, r2
 800a85e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800a862:	65bb      	str	r3, [r7, #88]	; 0x58
 800a864:	683b      	ldr	r3, [r7, #0]
 800a866:	891b      	ldrh	r3, [r3, #8]
 800a868:	085b      	lsrs	r3, r3, #1
 800a86a:	b29b      	uxth	r3, r3
 800a86c:	005b      	lsls	r3, r3, #1
 800a86e:	b29a      	uxth	r2, r3
 800a870:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800a872:	801a      	strh	r2, [r3, #0]
 800a874:	687b      	ldr	r3, [r7, #4]
 800a876:	657b      	str	r3, [r7, #84]	; 0x54
 800a878:	687b      	ldr	r3, [r7, #4]
 800a87a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800a87e:	b29b      	uxth	r3, r3
 800a880:	461a      	mov	r2, r3
 800a882:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800a884:	4413      	add	r3, r2
 800a886:	657b      	str	r3, [r7, #84]	; 0x54
 800a888:	683b      	ldr	r3, [r7, #0]
 800a88a:	781b      	ldrb	r3, [r3, #0]
 800a88c:	011a      	lsls	r2, r3, #4
 800a88e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800a890:	4413      	add	r3, r2
 800a892:	f503 6381 	add.w	r3, r3, #1032	; 0x408
 800a896:	653b      	str	r3, [r7, #80]	; 0x50
 800a898:	683b      	ldr	r3, [r7, #0]
 800a89a:	895b      	ldrh	r3, [r3, #10]
 800a89c:	085b      	lsrs	r3, r3, #1
 800a89e:	b29b      	uxth	r3, r3
 800a8a0:	005b      	lsls	r3, r3, #1
 800a8a2:	b29a      	uxth	r2, r3
 800a8a4:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800a8a6:	801a      	strh	r2, [r3, #0]

    if (ep->is_in == 0U)
 800a8a8:	683b      	ldr	r3, [r7, #0]
 800a8aa:	785b      	ldrb	r3, [r3, #1]
 800a8ac:	2b00      	cmp	r3, #0
 800a8ae:	f040 8093 	bne.w	800a9d8 <USB_ActivateEndpoint+0x5f8>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800a8b2:	687a      	ldr	r2, [r7, #4]
 800a8b4:	683b      	ldr	r3, [r7, #0]
 800a8b6:	781b      	ldrb	r3, [r3, #0]
 800a8b8:	009b      	lsls	r3, r3, #2
 800a8ba:	4413      	add	r3, r2
 800a8bc:	881b      	ldrh	r3, [r3, #0]
 800a8be:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
 800a8c2:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 800a8c6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800a8ca:	2b00      	cmp	r3, #0
 800a8cc:	d01b      	beq.n	800a906 <USB_ActivateEndpoint+0x526>
 800a8ce:	687a      	ldr	r2, [r7, #4]
 800a8d0:	683b      	ldr	r3, [r7, #0]
 800a8d2:	781b      	ldrb	r3, [r3, #0]
 800a8d4:	009b      	lsls	r3, r3, #2
 800a8d6:	4413      	add	r3, r2
 800a8d8:	881b      	ldrh	r3, [r3, #0]
 800a8da:	b29b      	uxth	r3, r3
 800a8dc:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800a8e0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800a8e4:	87fb      	strh	r3, [r7, #62]	; 0x3e
 800a8e6:	687a      	ldr	r2, [r7, #4]
 800a8e8:	683b      	ldr	r3, [r7, #0]
 800a8ea:	781b      	ldrb	r3, [r3, #0]
 800a8ec:	009b      	lsls	r3, r3, #2
 800a8ee:	441a      	add	r2, r3
 800a8f0:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 800a8f2:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800a8f6:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800a8fa:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800a8fe:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800a902:	b29b      	uxth	r3, r3
 800a904:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800a906:	687a      	ldr	r2, [r7, #4]
 800a908:	683b      	ldr	r3, [r7, #0]
 800a90a:	781b      	ldrb	r3, [r3, #0]
 800a90c:	009b      	lsls	r3, r3, #2
 800a90e:	4413      	add	r3, r2
 800a910:	881b      	ldrh	r3, [r3, #0]
 800a912:	87bb      	strh	r3, [r7, #60]	; 0x3c
 800a914:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 800a916:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a91a:	2b00      	cmp	r3, #0
 800a91c:	d01b      	beq.n	800a956 <USB_ActivateEndpoint+0x576>
 800a91e:	687a      	ldr	r2, [r7, #4]
 800a920:	683b      	ldr	r3, [r7, #0]
 800a922:	781b      	ldrb	r3, [r3, #0]
 800a924:	009b      	lsls	r3, r3, #2
 800a926:	4413      	add	r3, r2
 800a928:	881b      	ldrh	r3, [r3, #0]
 800a92a:	b29b      	uxth	r3, r3
 800a92c:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800a930:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800a934:	877b      	strh	r3, [r7, #58]	; 0x3a
 800a936:	687a      	ldr	r2, [r7, #4]
 800a938:	683b      	ldr	r3, [r7, #0]
 800a93a:	781b      	ldrb	r3, [r3, #0]
 800a93c:	009b      	lsls	r3, r3, #2
 800a93e:	441a      	add	r2, r3
 800a940:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 800a942:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800a946:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800a94a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800a94e:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 800a952:	b29b      	uxth	r3, r3
 800a954:	8013      	strh	r3, [r2, #0]

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800a956:	687a      	ldr	r2, [r7, #4]
 800a958:	683b      	ldr	r3, [r7, #0]
 800a95a:	781b      	ldrb	r3, [r3, #0]
 800a95c:	009b      	lsls	r3, r3, #2
 800a95e:	4413      	add	r3, r2
 800a960:	881b      	ldrh	r3, [r3, #0]
 800a962:	b29b      	uxth	r3, r3
 800a964:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800a968:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800a96c:	873b      	strh	r3, [r7, #56]	; 0x38
 800a96e:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 800a970:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 800a974:	873b      	strh	r3, [r7, #56]	; 0x38
 800a976:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 800a978:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 800a97c:	873b      	strh	r3, [r7, #56]	; 0x38
 800a97e:	687a      	ldr	r2, [r7, #4]
 800a980:	683b      	ldr	r3, [r7, #0]
 800a982:	781b      	ldrb	r3, [r3, #0]
 800a984:	009b      	lsls	r3, r3, #2
 800a986:	441a      	add	r2, r3
 800a988:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 800a98a:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800a98e:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800a992:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800a996:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800a99a:	b29b      	uxth	r3, r3
 800a99c:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800a99e:	687a      	ldr	r2, [r7, #4]
 800a9a0:	683b      	ldr	r3, [r7, #0]
 800a9a2:	781b      	ldrb	r3, [r3, #0]
 800a9a4:	009b      	lsls	r3, r3, #2
 800a9a6:	4413      	add	r3, r2
 800a9a8:	881b      	ldrh	r3, [r3, #0]
 800a9aa:	b29b      	uxth	r3, r3
 800a9ac:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800a9b0:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800a9b4:	86fb      	strh	r3, [r7, #54]	; 0x36
 800a9b6:	687a      	ldr	r2, [r7, #4]
 800a9b8:	683b      	ldr	r3, [r7, #0]
 800a9ba:	781b      	ldrb	r3, [r3, #0]
 800a9bc:	009b      	lsls	r3, r3, #2
 800a9be:	441a      	add	r2, r3
 800a9c0:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 800a9c2:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800a9c6:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800a9ca:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800a9ce:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800a9d2:	b29b      	uxth	r3, r3
 800a9d4:	8013      	strh	r3, [r2, #0]
 800a9d6:	e0bc      	b.n	800ab52 <USB_ActivateEndpoint+0x772>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800a9d8:	687a      	ldr	r2, [r7, #4]
 800a9da:	683b      	ldr	r3, [r7, #0]
 800a9dc:	781b      	ldrb	r3, [r3, #0]
 800a9de:	009b      	lsls	r3, r3, #2
 800a9e0:	4413      	add	r3, r2
 800a9e2:	881b      	ldrh	r3, [r3, #0]
 800a9e4:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e
 800a9e8:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 800a9ec:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800a9f0:	2b00      	cmp	r3, #0
 800a9f2:	d01d      	beq.n	800aa30 <USB_ActivateEndpoint+0x650>
 800a9f4:	687a      	ldr	r2, [r7, #4]
 800a9f6:	683b      	ldr	r3, [r7, #0]
 800a9f8:	781b      	ldrb	r3, [r3, #0]
 800a9fa:	009b      	lsls	r3, r3, #2
 800a9fc:	4413      	add	r3, r2
 800a9fe:	881b      	ldrh	r3, [r3, #0]
 800aa00:	b29b      	uxth	r3, r3
 800aa02:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800aa06:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800aa0a:	f8a7 304c 	strh.w	r3, [r7, #76]	; 0x4c
 800aa0e:	687a      	ldr	r2, [r7, #4]
 800aa10:	683b      	ldr	r3, [r7, #0]
 800aa12:	781b      	ldrb	r3, [r3, #0]
 800aa14:	009b      	lsls	r3, r3, #2
 800aa16:	441a      	add	r2, r3
 800aa18:	f8b7 304c 	ldrh.w	r3, [r7, #76]	; 0x4c
 800aa1c:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800aa20:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800aa24:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800aa28:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800aa2c:	b29b      	uxth	r3, r3
 800aa2e:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800aa30:	687a      	ldr	r2, [r7, #4]
 800aa32:	683b      	ldr	r3, [r7, #0]
 800aa34:	781b      	ldrb	r3, [r3, #0]
 800aa36:	009b      	lsls	r3, r3, #2
 800aa38:	4413      	add	r3, r2
 800aa3a:	881b      	ldrh	r3, [r3, #0]
 800aa3c:	f8a7 304a 	strh.w	r3, [r7, #74]	; 0x4a
 800aa40:	f8b7 304a 	ldrh.w	r3, [r7, #74]	; 0x4a
 800aa44:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800aa48:	2b00      	cmp	r3, #0
 800aa4a:	d01d      	beq.n	800aa88 <USB_ActivateEndpoint+0x6a8>
 800aa4c:	687a      	ldr	r2, [r7, #4]
 800aa4e:	683b      	ldr	r3, [r7, #0]
 800aa50:	781b      	ldrb	r3, [r3, #0]
 800aa52:	009b      	lsls	r3, r3, #2
 800aa54:	4413      	add	r3, r2
 800aa56:	881b      	ldrh	r3, [r3, #0]
 800aa58:	b29b      	uxth	r3, r3
 800aa5a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800aa5e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800aa62:	f8a7 3048 	strh.w	r3, [r7, #72]	; 0x48
 800aa66:	687a      	ldr	r2, [r7, #4]
 800aa68:	683b      	ldr	r3, [r7, #0]
 800aa6a:	781b      	ldrb	r3, [r3, #0]
 800aa6c:	009b      	lsls	r3, r3, #2
 800aa6e:	441a      	add	r2, r3
 800aa70:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
 800aa74:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800aa78:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800aa7c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800aa80:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 800aa84:	b29b      	uxth	r3, r3
 800aa86:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 800aa88:	683b      	ldr	r3, [r7, #0]
 800aa8a:	78db      	ldrb	r3, [r3, #3]
 800aa8c:	2b01      	cmp	r3, #1
 800aa8e:	d024      	beq.n	800aada <USB_ActivateEndpoint+0x6fa>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 800aa90:	687a      	ldr	r2, [r7, #4]
 800aa92:	683b      	ldr	r3, [r7, #0]
 800aa94:	781b      	ldrb	r3, [r3, #0]
 800aa96:	009b      	lsls	r3, r3, #2
 800aa98:	4413      	add	r3, r2
 800aa9a:	881b      	ldrh	r3, [r3, #0]
 800aa9c:	b29b      	uxth	r3, r3
 800aa9e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800aaa2:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800aaa6:	f8a7 3044 	strh.w	r3, [r7, #68]	; 0x44
 800aaaa:	f8b7 3044 	ldrh.w	r3, [r7, #68]	; 0x44
 800aaae:	f083 0320 	eor.w	r3, r3, #32
 800aab2:	f8a7 3044 	strh.w	r3, [r7, #68]	; 0x44
 800aab6:	687a      	ldr	r2, [r7, #4]
 800aab8:	683b      	ldr	r3, [r7, #0]
 800aaba:	781b      	ldrb	r3, [r3, #0]
 800aabc:	009b      	lsls	r3, r3, #2
 800aabe:	441a      	add	r2, r3
 800aac0:	f8b7 3044 	ldrh.w	r3, [r7, #68]	; 0x44
 800aac4:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800aac8:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800aacc:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800aad0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800aad4:	b29b      	uxth	r3, r3
 800aad6:	8013      	strh	r3, [r2, #0]
 800aad8:	e01d      	b.n	800ab16 <USB_ActivateEndpoint+0x736>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800aada:	687a      	ldr	r2, [r7, #4]
 800aadc:	683b      	ldr	r3, [r7, #0]
 800aade:	781b      	ldrb	r3, [r3, #0]
 800aae0:	009b      	lsls	r3, r3, #2
 800aae2:	4413      	add	r3, r2
 800aae4:	881b      	ldrh	r3, [r3, #0]
 800aae6:	b29b      	uxth	r3, r3
 800aae8:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800aaec:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800aaf0:	f8a7 3046 	strh.w	r3, [r7, #70]	; 0x46
 800aaf4:	687a      	ldr	r2, [r7, #4]
 800aaf6:	683b      	ldr	r3, [r7, #0]
 800aaf8:	781b      	ldrb	r3, [r3, #0]
 800aafa:	009b      	lsls	r3, r3, #2
 800aafc:	441a      	add	r2, r3
 800aafe:	f8b7 3046 	ldrh.w	r3, [r7, #70]	; 0x46
 800ab02:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800ab06:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800ab0a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800ab0e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800ab12:	b29b      	uxth	r3, r3
 800ab14:	8013      	strh	r3, [r2, #0]
      }

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 800ab16:	687a      	ldr	r2, [r7, #4]
 800ab18:	683b      	ldr	r3, [r7, #0]
 800ab1a:	781b      	ldrb	r3, [r3, #0]
 800ab1c:	009b      	lsls	r3, r3, #2
 800ab1e:	4413      	add	r3, r2
 800ab20:	881b      	ldrh	r3, [r3, #0]
 800ab22:	b29b      	uxth	r3, r3
 800ab24:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800ab28:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800ab2c:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
 800ab30:	687a      	ldr	r2, [r7, #4]
 800ab32:	683b      	ldr	r3, [r7, #0]
 800ab34:	781b      	ldrb	r3, [r3, #0]
 800ab36:	009b      	lsls	r3, r3, #2
 800ab38:	441a      	add	r2, r3
 800ab3a:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 800ab3e:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800ab42:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800ab46:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800ab4a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800ab4e:	b29b      	uxth	r3, r3
 800ab50:	8013      	strh	r3, [r2, #0]
    }
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return ret;
 800ab52:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
}
 800ab56:	4618      	mov	r0, r3
 800ab58:	3774      	adds	r7, #116	; 0x74
 800ab5a:	46bd      	mov	sp, r7
 800ab5c:	bc80      	pop	{r7}
 800ab5e:	4770      	bx	lr

0800ab60 <USB_DeactivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 800ab60:	b480      	push	{r7}
 800ab62:	b08d      	sub	sp, #52	; 0x34
 800ab64:	af00      	add	r7, sp, #0
 800ab66:	6078      	str	r0, [r7, #4]
 800ab68:	6039      	str	r1, [r7, #0]
  if (ep->doublebuffer == 0U)
 800ab6a:	683b      	ldr	r3, [r7, #0]
 800ab6c:	7b1b      	ldrb	r3, [r3, #12]
 800ab6e:	2b00      	cmp	r3, #0
 800ab70:	f040 808e 	bne.w	800ac90 <USB_DeactivateEndpoint+0x130>
  {
    if (ep->is_in != 0U)
 800ab74:	683b      	ldr	r3, [r7, #0]
 800ab76:	785b      	ldrb	r3, [r3, #1]
 800ab78:	2b00      	cmp	r3, #0
 800ab7a:	d044      	beq.n	800ac06 <USB_DeactivateEndpoint+0xa6>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800ab7c:	687a      	ldr	r2, [r7, #4]
 800ab7e:	683b      	ldr	r3, [r7, #0]
 800ab80:	781b      	ldrb	r3, [r3, #0]
 800ab82:	009b      	lsls	r3, r3, #2
 800ab84:	4413      	add	r3, r2
 800ab86:	881b      	ldrh	r3, [r3, #0]
 800ab88:	81bb      	strh	r3, [r7, #12]
 800ab8a:	89bb      	ldrh	r3, [r7, #12]
 800ab8c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800ab90:	2b00      	cmp	r3, #0
 800ab92:	d01b      	beq.n	800abcc <USB_DeactivateEndpoint+0x6c>
 800ab94:	687a      	ldr	r2, [r7, #4]
 800ab96:	683b      	ldr	r3, [r7, #0]
 800ab98:	781b      	ldrb	r3, [r3, #0]
 800ab9a:	009b      	lsls	r3, r3, #2
 800ab9c:	4413      	add	r3, r2
 800ab9e:	881b      	ldrh	r3, [r3, #0]
 800aba0:	b29b      	uxth	r3, r3
 800aba2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800aba6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800abaa:	817b      	strh	r3, [r7, #10]
 800abac:	687a      	ldr	r2, [r7, #4]
 800abae:	683b      	ldr	r3, [r7, #0]
 800abb0:	781b      	ldrb	r3, [r3, #0]
 800abb2:	009b      	lsls	r3, r3, #2
 800abb4:	441a      	add	r2, r3
 800abb6:	897b      	ldrh	r3, [r7, #10]
 800abb8:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800abbc:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800abc0:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800abc4:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 800abc8:	b29b      	uxth	r3, r3
 800abca:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint */
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800abcc:	687a      	ldr	r2, [r7, #4]
 800abce:	683b      	ldr	r3, [r7, #0]
 800abd0:	781b      	ldrb	r3, [r3, #0]
 800abd2:	009b      	lsls	r3, r3, #2
 800abd4:	4413      	add	r3, r2
 800abd6:	881b      	ldrh	r3, [r3, #0]
 800abd8:	b29b      	uxth	r3, r3
 800abda:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800abde:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800abe2:	813b      	strh	r3, [r7, #8]
 800abe4:	687a      	ldr	r2, [r7, #4]
 800abe6:	683b      	ldr	r3, [r7, #0]
 800abe8:	781b      	ldrb	r3, [r3, #0]
 800abea:	009b      	lsls	r3, r3, #2
 800abec:	441a      	add	r2, r3
 800abee:	893b      	ldrh	r3, [r7, #8]
 800abf0:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800abf4:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800abf8:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800abfc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800ac00:	b29b      	uxth	r3, r3
 800ac02:	8013      	strh	r3, [r2, #0]
 800ac04:	e192      	b.n	800af2c <USB_DeactivateEndpoint+0x3cc>
    }

    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800ac06:	687a      	ldr	r2, [r7, #4]
 800ac08:	683b      	ldr	r3, [r7, #0]
 800ac0a:	781b      	ldrb	r3, [r3, #0]
 800ac0c:	009b      	lsls	r3, r3, #2
 800ac0e:	4413      	add	r3, r2
 800ac10:	881b      	ldrh	r3, [r3, #0]
 800ac12:	827b      	strh	r3, [r7, #18]
 800ac14:	8a7b      	ldrh	r3, [r7, #18]
 800ac16:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800ac1a:	2b00      	cmp	r3, #0
 800ac1c:	d01b      	beq.n	800ac56 <USB_DeactivateEndpoint+0xf6>
 800ac1e:	687a      	ldr	r2, [r7, #4]
 800ac20:	683b      	ldr	r3, [r7, #0]
 800ac22:	781b      	ldrb	r3, [r3, #0]
 800ac24:	009b      	lsls	r3, r3, #2
 800ac26:	4413      	add	r3, r2
 800ac28:	881b      	ldrh	r3, [r3, #0]
 800ac2a:	b29b      	uxth	r3, r3
 800ac2c:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800ac30:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800ac34:	823b      	strh	r3, [r7, #16]
 800ac36:	687a      	ldr	r2, [r7, #4]
 800ac38:	683b      	ldr	r3, [r7, #0]
 800ac3a:	781b      	ldrb	r3, [r3, #0]
 800ac3c:	009b      	lsls	r3, r3, #2
 800ac3e:	441a      	add	r2, r3
 800ac40:	8a3b      	ldrh	r3, [r7, #16]
 800ac42:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800ac46:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800ac4a:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800ac4e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800ac52:	b29b      	uxth	r3, r3
 800ac54:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 800ac56:	687a      	ldr	r2, [r7, #4]
 800ac58:	683b      	ldr	r3, [r7, #0]
 800ac5a:	781b      	ldrb	r3, [r3, #0]
 800ac5c:	009b      	lsls	r3, r3, #2
 800ac5e:	4413      	add	r3, r2
 800ac60:	881b      	ldrh	r3, [r3, #0]
 800ac62:	b29b      	uxth	r3, r3
 800ac64:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800ac68:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800ac6c:	81fb      	strh	r3, [r7, #14]
 800ac6e:	687a      	ldr	r2, [r7, #4]
 800ac70:	683b      	ldr	r3, [r7, #0]
 800ac72:	781b      	ldrb	r3, [r3, #0]
 800ac74:	009b      	lsls	r3, r3, #2
 800ac76:	441a      	add	r2, r3
 800ac78:	89fb      	ldrh	r3, [r7, #14]
 800ac7a:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800ac7e:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800ac82:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800ac86:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800ac8a:	b29b      	uxth	r3, r3
 800ac8c:	8013      	strh	r3, [r2, #0]
 800ac8e:	e14d      	b.n	800af2c <USB_DeactivateEndpoint+0x3cc>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  /* Double Buffer */
  else
  {
    if (ep->is_in == 0U)
 800ac90:	683b      	ldr	r3, [r7, #0]
 800ac92:	785b      	ldrb	r3, [r3, #1]
 800ac94:	2b00      	cmp	r3, #0
 800ac96:	f040 80a5 	bne.w	800ade4 <USB_DeactivateEndpoint+0x284>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800ac9a:	687a      	ldr	r2, [r7, #4]
 800ac9c:	683b      	ldr	r3, [r7, #0]
 800ac9e:	781b      	ldrb	r3, [r3, #0]
 800aca0:	009b      	lsls	r3, r3, #2
 800aca2:	4413      	add	r3, r2
 800aca4:	881b      	ldrh	r3, [r3, #0]
 800aca6:	843b      	strh	r3, [r7, #32]
 800aca8:	8c3b      	ldrh	r3, [r7, #32]
 800acaa:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800acae:	2b00      	cmp	r3, #0
 800acb0:	d01b      	beq.n	800acea <USB_DeactivateEndpoint+0x18a>
 800acb2:	687a      	ldr	r2, [r7, #4]
 800acb4:	683b      	ldr	r3, [r7, #0]
 800acb6:	781b      	ldrb	r3, [r3, #0]
 800acb8:	009b      	lsls	r3, r3, #2
 800acba:	4413      	add	r3, r2
 800acbc:	881b      	ldrh	r3, [r3, #0]
 800acbe:	b29b      	uxth	r3, r3
 800acc0:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800acc4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800acc8:	83fb      	strh	r3, [r7, #30]
 800acca:	687a      	ldr	r2, [r7, #4]
 800accc:	683b      	ldr	r3, [r7, #0]
 800acce:	781b      	ldrb	r3, [r3, #0]
 800acd0:	009b      	lsls	r3, r3, #2
 800acd2:	441a      	add	r2, r3
 800acd4:	8bfb      	ldrh	r3, [r7, #30]
 800acd6:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800acda:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800acde:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800ace2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800ace6:	b29b      	uxth	r3, r3
 800ace8:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800acea:	687a      	ldr	r2, [r7, #4]
 800acec:	683b      	ldr	r3, [r7, #0]
 800acee:	781b      	ldrb	r3, [r3, #0]
 800acf0:	009b      	lsls	r3, r3, #2
 800acf2:	4413      	add	r3, r2
 800acf4:	881b      	ldrh	r3, [r3, #0]
 800acf6:	83bb      	strh	r3, [r7, #28]
 800acf8:	8bbb      	ldrh	r3, [r7, #28]
 800acfa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800acfe:	2b00      	cmp	r3, #0
 800ad00:	d01b      	beq.n	800ad3a <USB_DeactivateEndpoint+0x1da>
 800ad02:	687a      	ldr	r2, [r7, #4]
 800ad04:	683b      	ldr	r3, [r7, #0]
 800ad06:	781b      	ldrb	r3, [r3, #0]
 800ad08:	009b      	lsls	r3, r3, #2
 800ad0a:	4413      	add	r3, r2
 800ad0c:	881b      	ldrh	r3, [r3, #0]
 800ad0e:	b29b      	uxth	r3, r3
 800ad10:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800ad14:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800ad18:	837b      	strh	r3, [r7, #26]
 800ad1a:	687a      	ldr	r2, [r7, #4]
 800ad1c:	683b      	ldr	r3, [r7, #0]
 800ad1e:	781b      	ldrb	r3, [r3, #0]
 800ad20:	009b      	lsls	r3, r3, #2
 800ad22:	441a      	add	r2, r3
 800ad24:	8b7b      	ldrh	r3, [r7, #26]
 800ad26:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800ad2a:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800ad2e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800ad32:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 800ad36:	b29b      	uxth	r3, r3
 800ad38:	8013      	strh	r3, [r2, #0]

      /* Reset value of the data toggle bits for the endpoint out*/
      PCD_TX_DTOG(USBx, ep->num);
 800ad3a:	687a      	ldr	r2, [r7, #4]
 800ad3c:	683b      	ldr	r3, [r7, #0]
 800ad3e:	781b      	ldrb	r3, [r3, #0]
 800ad40:	009b      	lsls	r3, r3, #2
 800ad42:	4413      	add	r3, r2
 800ad44:	881b      	ldrh	r3, [r3, #0]
 800ad46:	b29b      	uxth	r3, r3
 800ad48:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800ad4c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800ad50:	833b      	strh	r3, [r7, #24]
 800ad52:	687a      	ldr	r2, [r7, #4]
 800ad54:	683b      	ldr	r3, [r7, #0]
 800ad56:	781b      	ldrb	r3, [r3, #0]
 800ad58:	009b      	lsls	r3, r3, #2
 800ad5a:	441a      	add	r2, r3
 800ad5c:	8b3b      	ldrh	r3, [r7, #24]
 800ad5e:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800ad62:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800ad66:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800ad6a:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 800ad6e:	b29b      	uxth	r3, r3
 800ad70:	8013      	strh	r3, [r2, #0]

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 800ad72:	687a      	ldr	r2, [r7, #4]
 800ad74:	683b      	ldr	r3, [r7, #0]
 800ad76:	781b      	ldrb	r3, [r3, #0]
 800ad78:	009b      	lsls	r3, r3, #2
 800ad7a:	4413      	add	r3, r2
 800ad7c:	881b      	ldrh	r3, [r3, #0]
 800ad7e:	b29b      	uxth	r3, r3
 800ad80:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800ad84:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800ad88:	82fb      	strh	r3, [r7, #22]
 800ad8a:	687a      	ldr	r2, [r7, #4]
 800ad8c:	683b      	ldr	r3, [r7, #0]
 800ad8e:	781b      	ldrb	r3, [r3, #0]
 800ad90:	009b      	lsls	r3, r3, #2
 800ad92:	441a      	add	r2, r3
 800ad94:	8afb      	ldrh	r3, [r7, #22]
 800ad96:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800ad9a:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800ad9e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800ada2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800ada6:	b29b      	uxth	r3, r3
 800ada8:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800adaa:	687a      	ldr	r2, [r7, #4]
 800adac:	683b      	ldr	r3, [r7, #0]
 800adae:	781b      	ldrb	r3, [r3, #0]
 800adb0:	009b      	lsls	r3, r3, #2
 800adb2:	4413      	add	r3, r2
 800adb4:	881b      	ldrh	r3, [r3, #0]
 800adb6:	b29b      	uxth	r3, r3
 800adb8:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800adbc:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800adc0:	82bb      	strh	r3, [r7, #20]
 800adc2:	687a      	ldr	r2, [r7, #4]
 800adc4:	683b      	ldr	r3, [r7, #0]
 800adc6:	781b      	ldrb	r3, [r3, #0]
 800adc8:	009b      	lsls	r3, r3, #2
 800adca:	441a      	add	r2, r3
 800adcc:	8abb      	ldrh	r3, [r7, #20]
 800adce:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800add2:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800add6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800adda:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800adde:	b29b      	uxth	r3, r3
 800ade0:	8013      	strh	r3, [r2, #0]
 800ade2:	e0a3      	b.n	800af2c <USB_DeactivateEndpoint+0x3cc>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800ade4:	687a      	ldr	r2, [r7, #4]
 800ade6:	683b      	ldr	r3, [r7, #0]
 800ade8:	781b      	ldrb	r3, [r3, #0]
 800adea:	009b      	lsls	r3, r3, #2
 800adec:	4413      	add	r3, r2
 800adee:	881b      	ldrh	r3, [r3, #0]
 800adf0:	85fb      	strh	r3, [r7, #46]	; 0x2e
 800adf2:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 800adf4:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800adf8:	2b00      	cmp	r3, #0
 800adfa:	d01b      	beq.n	800ae34 <USB_DeactivateEndpoint+0x2d4>
 800adfc:	687a      	ldr	r2, [r7, #4]
 800adfe:	683b      	ldr	r3, [r7, #0]
 800ae00:	781b      	ldrb	r3, [r3, #0]
 800ae02:	009b      	lsls	r3, r3, #2
 800ae04:	4413      	add	r3, r2
 800ae06:	881b      	ldrh	r3, [r3, #0]
 800ae08:	b29b      	uxth	r3, r3
 800ae0a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800ae0e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800ae12:	85bb      	strh	r3, [r7, #44]	; 0x2c
 800ae14:	687a      	ldr	r2, [r7, #4]
 800ae16:	683b      	ldr	r3, [r7, #0]
 800ae18:	781b      	ldrb	r3, [r3, #0]
 800ae1a:	009b      	lsls	r3, r3, #2
 800ae1c:	441a      	add	r2, r3
 800ae1e:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 800ae20:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800ae24:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800ae28:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800ae2c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800ae30:	b29b      	uxth	r3, r3
 800ae32:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800ae34:	687a      	ldr	r2, [r7, #4]
 800ae36:	683b      	ldr	r3, [r7, #0]
 800ae38:	781b      	ldrb	r3, [r3, #0]
 800ae3a:	009b      	lsls	r3, r3, #2
 800ae3c:	4413      	add	r3, r2
 800ae3e:	881b      	ldrh	r3, [r3, #0]
 800ae40:	857b      	strh	r3, [r7, #42]	; 0x2a
 800ae42:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 800ae44:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800ae48:	2b00      	cmp	r3, #0
 800ae4a:	d01b      	beq.n	800ae84 <USB_DeactivateEndpoint+0x324>
 800ae4c:	687a      	ldr	r2, [r7, #4]
 800ae4e:	683b      	ldr	r3, [r7, #0]
 800ae50:	781b      	ldrb	r3, [r3, #0]
 800ae52:	009b      	lsls	r3, r3, #2
 800ae54:	4413      	add	r3, r2
 800ae56:	881b      	ldrh	r3, [r3, #0]
 800ae58:	b29b      	uxth	r3, r3
 800ae5a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800ae5e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800ae62:	853b      	strh	r3, [r7, #40]	; 0x28
 800ae64:	687a      	ldr	r2, [r7, #4]
 800ae66:	683b      	ldr	r3, [r7, #0]
 800ae68:	781b      	ldrb	r3, [r3, #0]
 800ae6a:	009b      	lsls	r3, r3, #2
 800ae6c:	441a      	add	r2, r3
 800ae6e:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 800ae70:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800ae74:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800ae78:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800ae7c:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 800ae80:	b29b      	uxth	r3, r3
 800ae82:	8013      	strh	r3, [r2, #0]
      PCD_RX_DTOG(USBx, ep->num);
 800ae84:	687a      	ldr	r2, [r7, #4]
 800ae86:	683b      	ldr	r3, [r7, #0]
 800ae88:	781b      	ldrb	r3, [r3, #0]
 800ae8a:	009b      	lsls	r3, r3, #2
 800ae8c:	4413      	add	r3, r2
 800ae8e:	881b      	ldrh	r3, [r3, #0]
 800ae90:	b29b      	uxth	r3, r3
 800ae92:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800ae96:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800ae9a:	84fb      	strh	r3, [r7, #38]	; 0x26
 800ae9c:	687a      	ldr	r2, [r7, #4]
 800ae9e:	683b      	ldr	r3, [r7, #0]
 800aea0:	781b      	ldrb	r3, [r3, #0]
 800aea2:	009b      	lsls	r3, r3, #2
 800aea4:	441a      	add	r2, r3
 800aea6:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800aea8:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800aeac:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800aeb0:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800aeb4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800aeb8:	b29b      	uxth	r3, r3
 800aeba:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800aebc:	687a      	ldr	r2, [r7, #4]
 800aebe:	683b      	ldr	r3, [r7, #0]
 800aec0:	781b      	ldrb	r3, [r3, #0]
 800aec2:	009b      	lsls	r3, r3, #2
 800aec4:	4413      	add	r3, r2
 800aec6:	881b      	ldrh	r3, [r3, #0]
 800aec8:	b29b      	uxth	r3, r3
 800aeca:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800aece:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800aed2:	84bb      	strh	r3, [r7, #36]	; 0x24
 800aed4:	687a      	ldr	r2, [r7, #4]
 800aed6:	683b      	ldr	r3, [r7, #0]
 800aed8:	781b      	ldrb	r3, [r3, #0]
 800aeda:	009b      	lsls	r3, r3, #2
 800aedc:	441a      	add	r2, r3
 800aede:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800aee0:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800aee4:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800aee8:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800aeec:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800aef0:	b29b      	uxth	r3, r3
 800aef2:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 800aef4:	687a      	ldr	r2, [r7, #4]
 800aef6:	683b      	ldr	r3, [r7, #0]
 800aef8:	781b      	ldrb	r3, [r3, #0]
 800aefa:	009b      	lsls	r3, r3, #2
 800aefc:	4413      	add	r3, r2
 800aefe:	881b      	ldrh	r3, [r3, #0]
 800af00:	b29b      	uxth	r3, r3
 800af02:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800af06:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800af0a:	847b      	strh	r3, [r7, #34]	; 0x22
 800af0c:	687a      	ldr	r2, [r7, #4]
 800af0e:	683b      	ldr	r3, [r7, #0]
 800af10:	781b      	ldrb	r3, [r3, #0]
 800af12:	009b      	lsls	r3, r3, #2
 800af14:	441a      	add	r2, r3
 800af16:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800af18:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800af1c:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800af20:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800af24:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800af28:	b29b      	uxth	r3, r3
 800af2a:	8013      	strh	r3, [r2, #0]
    }
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return HAL_OK;
 800af2c:	2300      	movs	r3, #0
}
 800af2e:	4618      	mov	r0, r3
 800af30:	3734      	adds	r7, #52	; 0x34
 800af32:	46bd      	mov	sp, r7
 800af34:	bc80      	pop	{r7}
 800af36:	4770      	bx	lr

0800af38 <USB_EPStartXfer>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 800af38:	b580      	push	{r7, lr}
 800af3a:	b0c2      	sub	sp, #264	; 0x108
 800af3c:	af00      	add	r7, sp, #0
 800af3e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800af42:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800af46:	6018      	str	r0, [r3, #0]
 800af48:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800af4c:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800af50:	6019      	str	r1, [r3, #0]
  uint16_t pmabuffer;
  uint16_t wEPVal;
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  /* IN endpoint */
  if (ep->is_in == 1U)
 800af52:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800af56:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800af5a:	681b      	ldr	r3, [r3, #0]
 800af5c:	785b      	ldrb	r3, [r3, #1]
 800af5e:	2b01      	cmp	r3, #1
 800af60:	f040 86b7 	bne.w	800bcd2 <USB_EPStartXfer+0xd9a>
  {
    /*Multi packet transfer*/
    if (ep->xfer_len > ep->maxpacket)
 800af64:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800af68:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800af6c:	681b      	ldr	r3, [r3, #0]
 800af6e:	699a      	ldr	r2, [r3, #24]
 800af70:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800af74:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800af78:	681b      	ldr	r3, [r3, #0]
 800af7a:	691b      	ldr	r3, [r3, #16]
 800af7c:	429a      	cmp	r2, r3
 800af7e:	d908      	bls.n	800af92 <USB_EPStartXfer+0x5a>
    {
      len = ep->maxpacket;
 800af80:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800af84:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800af88:	681b      	ldr	r3, [r3, #0]
 800af8a:	691b      	ldr	r3, [r3, #16]
 800af8c:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 800af90:	e007      	b.n	800afa2 <USB_EPStartXfer+0x6a>
    }
    else
    {
      len = ep->xfer_len;
 800af92:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800af96:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800af9a:	681b      	ldr	r3, [r3, #0]
 800af9c:	699b      	ldr	r3, [r3, #24]
 800af9e:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
    }

    /* configure and validate Tx endpoint */
    if (ep->doublebuffer == 0U)
 800afa2:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800afa6:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800afaa:	681b      	ldr	r3, [r3, #0]
 800afac:	7b1b      	ldrb	r3, [r3, #12]
 800afae:	2b00      	cmp	r3, #0
 800afb0:	d13a      	bne.n	800b028 <USB_EPStartXfer+0xf0>
    {
      USB_WritePMA(USBx, ep->xfer_buff, ep->pmaadress, (uint16_t)len);
 800afb2:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800afb6:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800afba:	681b      	ldr	r3, [r3, #0]
 800afbc:	6959      	ldr	r1, [r3, #20]
 800afbe:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800afc2:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800afc6:	681b      	ldr	r3, [r3, #0]
 800afc8:	88da      	ldrh	r2, [r3, #6]
 800afca:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800afce:	b29b      	uxth	r3, r3
 800afd0:	f507 7084 	add.w	r0, r7, #264	; 0x108
 800afd4:	f5a0 7082 	sub.w	r0, r0, #260	; 0x104
 800afd8:	6800      	ldr	r0, [r0, #0]
 800afda:	f001 fc9c 	bl	800c916 <USB_WritePMA>
      PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 800afde:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800afe2:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800afe6:	681b      	ldr	r3, [r3, #0]
 800afe8:	613b      	str	r3, [r7, #16]
 800afea:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800afee:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800aff2:	681b      	ldr	r3, [r3, #0]
 800aff4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800aff8:	b29b      	uxth	r3, r3
 800affa:	461a      	mov	r2, r3
 800affc:	693b      	ldr	r3, [r7, #16]
 800affe:	4413      	add	r3, r2
 800b000:	613b      	str	r3, [r7, #16]
 800b002:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800b006:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800b00a:	681b      	ldr	r3, [r3, #0]
 800b00c:	781b      	ldrb	r3, [r3, #0]
 800b00e:	011a      	lsls	r2, r3, #4
 800b010:	693b      	ldr	r3, [r7, #16]
 800b012:	4413      	add	r3, r2
 800b014:	f203 4304 	addw	r3, r3, #1028	; 0x404
 800b018:	60fb      	str	r3, [r7, #12]
 800b01a:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b01e:	b29a      	uxth	r2, r3
 800b020:	68fb      	ldr	r3, [r7, #12]
 800b022:	801a      	strh	r2, [r3, #0]
 800b024:	f000 be1f 	b.w	800bc66 <USB_EPStartXfer+0xd2e>
    }
#if (USE_USB_DOUBLE_BUFFER == 1U)
    else
    {
      /* double buffer bulk management */
      if (ep->type == EP_TYPE_BULK)
 800b028:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800b02c:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800b030:	681b      	ldr	r3, [r3, #0]
 800b032:	78db      	ldrb	r3, [r3, #3]
 800b034:	2b02      	cmp	r3, #2
 800b036:	f040 8462 	bne.w	800b8fe <USB_EPStartXfer+0x9c6>
      {
        if (ep->xfer_len_db > ep->maxpacket)
 800b03a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800b03e:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800b042:	681b      	ldr	r3, [r3, #0]
 800b044:	6a1a      	ldr	r2, [r3, #32]
 800b046:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800b04a:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800b04e:	681b      	ldr	r3, [r3, #0]
 800b050:	691b      	ldr	r3, [r3, #16]
 800b052:	429a      	cmp	r2, r3
 800b054:	f240 83df 	bls.w	800b816 <USB_EPStartXfer+0x8de>
        {
          /* enable double buffer */
          PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 800b058:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800b05c:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800b060:	681a      	ldr	r2, [r3, #0]
 800b062:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800b066:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800b06a:	681b      	ldr	r3, [r3, #0]
 800b06c:	781b      	ldrb	r3, [r3, #0]
 800b06e:	009b      	lsls	r3, r3, #2
 800b070:	4413      	add	r3, r2
 800b072:	881b      	ldrh	r3, [r3, #0]
 800b074:	b29b      	uxth	r3, r3
 800b076:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800b07a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800b07e:	f8a7 3056 	strh.w	r3, [r7, #86]	; 0x56
 800b082:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800b086:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800b08a:	681a      	ldr	r2, [r3, #0]
 800b08c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800b090:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800b094:	681b      	ldr	r3, [r3, #0]
 800b096:	781b      	ldrb	r3, [r3, #0]
 800b098:	009b      	lsls	r3, r3, #2
 800b09a:	441a      	add	r2, r3
 800b09c:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 800b0a0:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800b0a4:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800b0a8:	f443 4301 	orr.w	r3, r3, #33024	; 0x8100
 800b0ac:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800b0b0:	b29b      	uxth	r3, r3
 800b0b2:	8013      	strh	r3, [r2, #0]

          /* each Time to write in PMA xfer_len_db will */
          ep->xfer_len_db -= len;
 800b0b4:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800b0b8:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800b0bc:	681b      	ldr	r3, [r3, #0]
 800b0be:	6a1a      	ldr	r2, [r3, #32]
 800b0c0:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b0c4:	1ad2      	subs	r2, r2, r3
 800b0c6:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800b0ca:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800b0ce:	681b      	ldr	r3, [r3, #0]
 800b0d0:	621a      	str	r2, [r3, #32]

          /* Fill the two first buffer in the Buffer0 & Buffer1 */
          if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 800b0d2:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800b0d6:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800b0da:	681a      	ldr	r2, [r3, #0]
 800b0dc:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800b0e0:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800b0e4:	681b      	ldr	r3, [r3, #0]
 800b0e6:	781b      	ldrb	r3, [r3, #0]
 800b0e8:	009b      	lsls	r3, r3, #2
 800b0ea:	4413      	add	r3, r2
 800b0ec:	881b      	ldrh	r3, [r3, #0]
 800b0ee:	b29b      	uxth	r3, r3
 800b0f0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b0f4:	2b00      	cmp	r3, #0
 800b0f6:	f000 81c7 	beq.w	800b488 <USB_EPStartXfer+0x550>
          {
            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 800b0fa:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800b0fe:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800b102:	681b      	ldr	r3, [r3, #0]
 800b104:	633b      	str	r3, [r7, #48]	; 0x30
 800b106:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800b10a:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800b10e:	681b      	ldr	r3, [r3, #0]
 800b110:	785b      	ldrb	r3, [r3, #1]
 800b112:	2b00      	cmp	r3, #0
 800b114:	d177      	bne.n	800b206 <USB_EPStartXfer+0x2ce>
 800b116:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800b11a:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800b11e:	681b      	ldr	r3, [r3, #0]
 800b120:	62bb      	str	r3, [r7, #40]	; 0x28
 800b122:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800b126:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800b12a:	681b      	ldr	r3, [r3, #0]
 800b12c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800b130:	b29b      	uxth	r3, r3
 800b132:	461a      	mov	r2, r3
 800b134:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b136:	4413      	add	r3, r2
 800b138:	62bb      	str	r3, [r7, #40]	; 0x28
 800b13a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800b13e:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800b142:	681b      	ldr	r3, [r3, #0]
 800b144:	781b      	ldrb	r3, [r3, #0]
 800b146:	011a      	lsls	r2, r3, #4
 800b148:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b14a:	4413      	add	r3, r2
 800b14c:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 800b150:	627b      	str	r3, [r7, #36]	; 0x24
 800b152:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b154:	881b      	ldrh	r3, [r3, #0]
 800b156:	b29b      	uxth	r3, r3
 800b158:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800b15c:	b29a      	uxth	r2, r3
 800b15e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b160:	801a      	strh	r2, [r3, #0]
 800b162:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b166:	2b3e      	cmp	r3, #62	; 0x3e
 800b168:	d921      	bls.n	800b1ae <USB_EPStartXfer+0x276>
 800b16a:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b16e:	095b      	lsrs	r3, r3, #5
 800b170:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 800b174:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b178:	f003 031f 	and.w	r3, r3, #31
 800b17c:	2b00      	cmp	r3, #0
 800b17e:	d104      	bne.n	800b18a <USB_EPStartXfer+0x252>
 800b180:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 800b184:	3b01      	subs	r3, #1
 800b186:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 800b18a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b18c:	881b      	ldrh	r3, [r3, #0]
 800b18e:	b29a      	uxth	r2, r3
 800b190:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 800b194:	b29b      	uxth	r3, r3
 800b196:	029b      	lsls	r3, r3, #10
 800b198:	b29b      	uxth	r3, r3
 800b19a:	4313      	orrs	r3, r2
 800b19c:	b29b      	uxth	r3, r3
 800b19e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800b1a2:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800b1a6:	b29a      	uxth	r2, r3
 800b1a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b1aa:	801a      	strh	r2, [r3, #0]
 800b1ac:	e050      	b.n	800b250 <USB_EPStartXfer+0x318>
 800b1ae:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b1b2:	2b00      	cmp	r3, #0
 800b1b4:	d10a      	bne.n	800b1cc <USB_EPStartXfer+0x294>
 800b1b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b1b8:	881b      	ldrh	r3, [r3, #0]
 800b1ba:	b29b      	uxth	r3, r3
 800b1bc:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800b1c0:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800b1c4:	b29a      	uxth	r2, r3
 800b1c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b1c8:	801a      	strh	r2, [r3, #0]
 800b1ca:	e041      	b.n	800b250 <USB_EPStartXfer+0x318>
 800b1cc:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b1d0:	085b      	lsrs	r3, r3, #1
 800b1d2:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 800b1d6:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b1da:	f003 0301 	and.w	r3, r3, #1
 800b1de:	2b00      	cmp	r3, #0
 800b1e0:	d004      	beq.n	800b1ec <USB_EPStartXfer+0x2b4>
 800b1e2:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 800b1e6:	3301      	adds	r3, #1
 800b1e8:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 800b1ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b1ee:	881b      	ldrh	r3, [r3, #0]
 800b1f0:	b29a      	uxth	r2, r3
 800b1f2:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 800b1f6:	b29b      	uxth	r3, r3
 800b1f8:	029b      	lsls	r3, r3, #10
 800b1fa:	b29b      	uxth	r3, r3
 800b1fc:	4313      	orrs	r3, r2
 800b1fe:	b29a      	uxth	r2, r3
 800b200:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b202:	801a      	strh	r2, [r3, #0]
 800b204:	e024      	b.n	800b250 <USB_EPStartXfer+0x318>
 800b206:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800b20a:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800b20e:	681b      	ldr	r3, [r3, #0]
 800b210:	785b      	ldrb	r3, [r3, #1]
 800b212:	2b01      	cmp	r3, #1
 800b214:	d11c      	bne.n	800b250 <USB_EPStartXfer+0x318>
 800b216:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800b21a:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800b21e:	681b      	ldr	r3, [r3, #0]
 800b220:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800b224:	b29b      	uxth	r3, r3
 800b226:	461a      	mov	r2, r3
 800b228:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b22a:	4413      	add	r3, r2
 800b22c:	633b      	str	r3, [r7, #48]	; 0x30
 800b22e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800b232:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800b236:	681b      	ldr	r3, [r3, #0]
 800b238:	781b      	ldrb	r3, [r3, #0]
 800b23a:	011a      	lsls	r2, r3, #4
 800b23c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b23e:	4413      	add	r3, r2
 800b240:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 800b244:	62fb      	str	r3, [r7, #44]	; 0x2c
 800b246:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b24a:	b29a      	uxth	r2, r3
 800b24c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b24e:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 800b250:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800b254:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800b258:	681b      	ldr	r3, [r3, #0]
 800b25a:	895b      	ldrh	r3, [r3, #10]
 800b25c:	f8a7 3076 	strh.w	r3, [r7, #118]	; 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800b260:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800b264:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800b268:	681b      	ldr	r3, [r3, #0]
 800b26a:	6959      	ldr	r1, [r3, #20]
 800b26c:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b270:	b29b      	uxth	r3, r3
 800b272:	f8b7 2076 	ldrh.w	r2, [r7, #118]	; 0x76
 800b276:	f507 7084 	add.w	r0, r7, #264	; 0x108
 800b27a:	f5a0 7082 	sub.w	r0, r0, #260	; 0x104
 800b27e:	6800      	ldr	r0, [r0, #0]
 800b280:	f001 fb49 	bl	800c916 <USB_WritePMA>
            ep->xfer_buff += len;
 800b284:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800b288:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800b28c:	681b      	ldr	r3, [r3, #0]
 800b28e:	695a      	ldr	r2, [r3, #20]
 800b290:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b294:	441a      	add	r2, r3
 800b296:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800b29a:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800b29e:	681b      	ldr	r3, [r3, #0]
 800b2a0:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 800b2a2:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800b2a6:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800b2aa:	681b      	ldr	r3, [r3, #0]
 800b2ac:	6a1a      	ldr	r2, [r3, #32]
 800b2ae:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800b2b2:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800b2b6:	681b      	ldr	r3, [r3, #0]
 800b2b8:	691b      	ldr	r3, [r3, #16]
 800b2ba:	429a      	cmp	r2, r3
 800b2bc:	d90f      	bls.n	800b2de <USB_EPStartXfer+0x3a6>
            {
              ep->xfer_len_db -= len;
 800b2be:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800b2c2:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800b2c6:	681b      	ldr	r3, [r3, #0]
 800b2c8:	6a1a      	ldr	r2, [r3, #32]
 800b2ca:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b2ce:	1ad2      	subs	r2, r2, r3
 800b2d0:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800b2d4:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800b2d8:	681b      	ldr	r3, [r3, #0]
 800b2da:	621a      	str	r2, [r3, #32]
 800b2dc:	e00e      	b.n	800b2fc <USB_EPStartXfer+0x3c4>
            }
            else
            {
              len = ep->xfer_len_db;
 800b2de:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800b2e2:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800b2e6:	681b      	ldr	r3, [r3, #0]
 800b2e8:	6a1b      	ldr	r3, [r3, #32]
 800b2ea:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
              ep->xfer_len_db = 0U;
 800b2ee:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800b2f2:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800b2f6:	681b      	ldr	r3, [r3, #0]
 800b2f8:	2200      	movs	r2, #0
 800b2fa:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 800b2fc:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800b300:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800b304:	681b      	ldr	r3, [r3, #0]
 800b306:	785b      	ldrb	r3, [r3, #1]
 800b308:	2b00      	cmp	r3, #0
 800b30a:	d177      	bne.n	800b3fc <USB_EPStartXfer+0x4c4>
 800b30c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800b310:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800b314:	681b      	ldr	r3, [r3, #0]
 800b316:	61bb      	str	r3, [r7, #24]
 800b318:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800b31c:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800b320:	681b      	ldr	r3, [r3, #0]
 800b322:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800b326:	b29b      	uxth	r3, r3
 800b328:	461a      	mov	r2, r3
 800b32a:	69bb      	ldr	r3, [r7, #24]
 800b32c:	4413      	add	r3, r2
 800b32e:	61bb      	str	r3, [r7, #24]
 800b330:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800b334:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800b338:	681b      	ldr	r3, [r3, #0]
 800b33a:	781b      	ldrb	r3, [r3, #0]
 800b33c:	011a      	lsls	r2, r3, #4
 800b33e:	69bb      	ldr	r3, [r7, #24]
 800b340:	4413      	add	r3, r2
 800b342:	f203 4304 	addw	r3, r3, #1028	; 0x404
 800b346:	617b      	str	r3, [r7, #20]
 800b348:	697b      	ldr	r3, [r7, #20]
 800b34a:	881b      	ldrh	r3, [r3, #0]
 800b34c:	b29b      	uxth	r3, r3
 800b34e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800b352:	b29a      	uxth	r2, r3
 800b354:	697b      	ldr	r3, [r7, #20]
 800b356:	801a      	strh	r2, [r3, #0]
 800b358:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b35c:	2b3e      	cmp	r3, #62	; 0x3e
 800b35e:	d921      	bls.n	800b3a4 <USB_EPStartXfer+0x46c>
 800b360:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b364:	095b      	lsrs	r3, r3, #5
 800b366:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 800b36a:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b36e:	f003 031f 	and.w	r3, r3, #31
 800b372:	2b00      	cmp	r3, #0
 800b374:	d104      	bne.n	800b380 <USB_EPStartXfer+0x448>
 800b376:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800b37a:	3b01      	subs	r3, #1
 800b37c:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 800b380:	697b      	ldr	r3, [r7, #20]
 800b382:	881b      	ldrh	r3, [r3, #0]
 800b384:	b29a      	uxth	r2, r3
 800b386:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800b38a:	b29b      	uxth	r3, r3
 800b38c:	029b      	lsls	r3, r3, #10
 800b38e:	b29b      	uxth	r3, r3
 800b390:	4313      	orrs	r3, r2
 800b392:	b29b      	uxth	r3, r3
 800b394:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800b398:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800b39c:	b29a      	uxth	r2, r3
 800b39e:	697b      	ldr	r3, [r7, #20]
 800b3a0:	801a      	strh	r2, [r3, #0]
 800b3a2:	e056      	b.n	800b452 <USB_EPStartXfer+0x51a>
 800b3a4:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b3a8:	2b00      	cmp	r3, #0
 800b3aa:	d10a      	bne.n	800b3c2 <USB_EPStartXfer+0x48a>
 800b3ac:	697b      	ldr	r3, [r7, #20]
 800b3ae:	881b      	ldrh	r3, [r3, #0]
 800b3b0:	b29b      	uxth	r3, r3
 800b3b2:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800b3b6:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800b3ba:	b29a      	uxth	r2, r3
 800b3bc:	697b      	ldr	r3, [r7, #20]
 800b3be:	801a      	strh	r2, [r3, #0]
 800b3c0:	e047      	b.n	800b452 <USB_EPStartXfer+0x51a>
 800b3c2:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b3c6:	085b      	lsrs	r3, r3, #1
 800b3c8:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 800b3cc:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b3d0:	f003 0301 	and.w	r3, r3, #1
 800b3d4:	2b00      	cmp	r3, #0
 800b3d6:	d004      	beq.n	800b3e2 <USB_EPStartXfer+0x4aa>
 800b3d8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800b3dc:	3301      	adds	r3, #1
 800b3de:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 800b3e2:	697b      	ldr	r3, [r7, #20]
 800b3e4:	881b      	ldrh	r3, [r3, #0]
 800b3e6:	b29a      	uxth	r2, r3
 800b3e8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800b3ec:	b29b      	uxth	r3, r3
 800b3ee:	029b      	lsls	r3, r3, #10
 800b3f0:	b29b      	uxth	r3, r3
 800b3f2:	4313      	orrs	r3, r2
 800b3f4:	b29a      	uxth	r2, r3
 800b3f6:	697b      	ldr	r3, [r7, #20]
 800b3f8:	801a      	strh	r2, [r3, #0]
 800b3fa:	e02a      	b.n	800b452 <USB_EPStartXfer+0x51a>
 800b3fc:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800b400:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800b404:	681b      	ldr	r3, [r3, #0]
 800b406:	785b      	ldrb	r3, [r3, #1]
 800b408:	2b01      	cmp	r3, #1
 800b40a:	d122      	bne.n	800b452 <USB_EPStartXfer+0x51a>
 800b40c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800b410:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800b414:	681b      	ldr	r3, [r3, #0]
 800b416:	623b      	str	r3, [r7, #32]
 800b418:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800b41c:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800b420:	681b      	ldr	r3, [r3, #0]
 800b422:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800b426:	b29b      	uxth	r3, r3
 800b428:	461a      	mov	r2, r3
 800b42a:	6a3b      	ldr	r3, [r7, #32]
 800b42c:	4413      	add	r3, r2
 800b42e:	623b      	str	r3, [r7, #32]
 800b430:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800b434:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800b438:	681b      	ldr	r3, [r3, #0]
 800b43a:	781b      	ldrb	r3, [r3, #0]
 800b43c:	011a      	lsls	r2, r3, #4
 800b43e:	6a3b      	ldr	r3, [r7, #32]
 800b440:	4413      	add	r3, r2
 800b442:	f203 4304 	addw	r3, r3, #1028	; 0x404
 800b446:	61fb      	str	r3, [r7, #28]
 800b448:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b44c:	b29a      	uxth	r2, r3
 800b44e:	69fb      	ldr	r3, [r7, #28]
 800b450:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 800b452:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800b456:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800b45a:	681b      	ldr	r3, [r3, #0]
 800b45c:	891b      	ldrh	r3, [r3, #8]
 800b45e:	f8a7 3076 	strh.w	r3, [r7, #118]	; 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800b462:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800b466:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800b46a:	681b      	ldr	r3, [r3, #0]
 800b46c:	6959      	ldr	r1, [r3, #20]
 800b46e:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b472:	b29b      	uxth	r3, r3
 800b474:	f8b7 2076 	ldrh.w	r2, [r7, #118]	; 0x76
 800b478:	f507 7084 	add.w	r0, r7, #264	; 0x108
 800b47c:	f5a0 7082 	sub.w	r0, r0, #260	; 0x104
 800b480:	6800      	ldr	r0, [r0, #0]
 800b482:	f001 fa48 	bl	800c916 <USB_WritePMA>
 800b486:	e3ee      	b.n	800bc66 <USB_EPStartXfer+0xd2e>
          }
          else
          {
            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 800b488:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800b48c:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800b490:	681b      	ldr	r3, [r3, #0]
 800b492:	785b      	ldrb	r3, [r3, #1]
 800b494:	2b00      	cmp	r3, #0
 800b496:	d177      	bne.n	800b588 <USB_EPStartXfer+0x650>
 800b498:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800b49c:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800b4a0:	681b      	ldr	r3, [r3, #0]
 800b4a2:	64bb      	str	r3, [r7, #72]	; 0x48
 800b4a4:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800b4a8:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800b4ac:	681b      	ldr	r3, [r3, #0]
 800b4ae:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800b4b2:	b29b      	uxth	r3, r3
 800b4b4:	461a      	mov	r2, r3
 800b4b6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800b4b8:	4413      	add	r3, r2
 800b4ba:	64bb      	str	r3, [r7, #72]	; 0x48
 800b4bc:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800b4c0:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800b4c4:	681b      	ldr	r3, [r3, #0]
 800b4c6:	781b      	ldrb	r3, [r3, #0]
 800b4c8:	011a      	lsls	r2, r3, #4
 800b4ca:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800b4cc:	4413      	add	r3, r2
 800b4ce:	f203 4304 	addw	r3, r3, #1028	; 0x404
 800b4d2:	647b      	str	r3, [r7, #68]	; 0x44
 800b4d4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800b4d6:	881b      	ldrh	r3, [r3, #0]
 800b4d8:	b29b      	uxth	r3, r3
 800b4da:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800b4de:	b29a      	uxth	r2, r3
 800b4e0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800b4e2:	801a      	strh	r2, [r3, #0]
 800b4e4:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b4e8:	2b3e      	cmp	r3, #62	; 0x3e
 800b4ea:	d921      	bls.n	800b530 <USB_EPStartXfer+0x5f8>
 800b4ec:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b4f0:	095b      	lsrs	r3, r3, #5
 800b4f2:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 800b4f6:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b4fa:	f003 031f 	and.w	r3, r3, #31
 800b4fe:	2b00      	cmp	r3, #0
 800b500:	d104      	bne.n	800b50c <USB_EPStartXfer+0x5d4>
 800b502:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 800b506:	3b01      	subs	r3, #1
 800b508:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 800b50c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800b50e:	881b      	ldrh	r3, [r3, #0]
 800b510:	b29a      	uxth	r2, r3
 800b512:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 800b516:	b29b      	uxth	r3, r3
 800b518:	029b      	lsls	r3, r3, #10
 800b51a:	b29b      	uxth	r3, r3
 800b51c:	4313      	orrs	r3, r2
 800b51e:	b29b      	uxth	r3, r3
 800b520:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800b524:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800b528:	b29a      	uxth	r2, r3
 800b52a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800b52c:	801a      	strh	r2, [r3, #0]
 800b52e:	e056      	b.n	800b5de <USB_EPStartXfer+0x6a6>
 800b530:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b534:	2b00      	cmp	r3, #0
 800b536:	d10a      	bne.n	800b54e <USB_EPStartXfer+0x616>
 800b538:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800b53a:	881b      	ldrh	r3, [r3, #0]
 800b53c:	b29b      	uxth	r3, r3
 800b53e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800b542:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800b546:	b29a      	uxth	r2, r3
 800b548:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800b54a:	801a      	strh	r2, [r3, #0]
 800b54c:	e047      	b.n	800b5de <USB_EPStartXfer+0x6a6>
 800b54e:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b552:	085b      	lsrs	r3, r3, #1
 800b554:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 800b558:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b55c:	f003 0301 	and.w	r3, r3, #1
 800b560:	2b00      	cmp	r3, #0
 800b562:	d004      	beq.n	800b56e <USB_EPStartXfer+0x636>
 800b564:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 800b568:	3301      	adds	r3, #1
 800b56a:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 800b56e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800b570:	881b      	ldrh	r3, [r3, #0]
 800b572:	b29a      	uxth	r2, r3
 800b574:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 800b578:	b29b      	uxth	r3, r3
 800b57a:	029b      	lsls	r3, r3, #10
 800b57c:	b29b      	uxth	r3, r3
 800b57e:	4313      	orrs	r3, r2
 800b580:	b29a      	uxth	r2, r3
 800b582:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800b584:	801a      	strh	r2, [r3, #0]
 800b586:	e02a      	b.n	800b5de <USB_EPStartXfer+0x6a6>
 800b588:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800b58c:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800b590:	681b      	ldr	r3, [r3, #0]
 800b592:	785b      	ldrb	r3, [r3, #1]
 800b594:	2b01      	cmp	r3, #1
 800b596:	d122      	bne.n	800b5de <USB_EPStartXfer+0x6a6>
 800b598:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800b59c:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800b5a0:	681b      	ldr	r3, [r3, #0]
 800b5a2:	653b      	str	r3, [r7, #80]	; 0x50
 800b5a4:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800b5a8:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800b5ac:	681b      	ldr	r3, [r3, #0]
 800b5ae:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800b5b2:	b29b      	uxth	r3, r3
 800b5b4:	461a      	mov	r2, r3
 800b5b6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800b5b8:	4413      	add	r3, r2
 800b5ba:	653b      	str	r3, [r7, #80]	; 0x50
 800b5bc:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800b5c0:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800b5c4:	681b      	ldr	r3, [r3, #0]
 800b5c6:	781b      	ldrb	r3, [r3, #0]
 800b5c8:	011a      	lsls	r2, r3, #4
 800b5ca:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800b5cc:	4413      	add	r3, r2
 800b5ce:	f203 4304 	addw	r3, r3, #1028	; 0x404
 800b5d2:	64fb      	str	r3, [r7, #76]	; 0x4c
 800b5d4:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b5d8:	b29a      	uxth	r2, r3
 800b5da:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800b5dc:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 800b5de:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800b5e2:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800b5e6:	681b      	ldr	r3, [r3, #0]
 800b5e8:	891b      	ldrh	r3, [r3, #8]
 800b5ea:	f8a7 3076 	strh.w	r3, [r7, #118]	; 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800b5ee:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800b5f2:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800b5f6:	681b      	ldr	r3, [r3, #0]
 800b5f8:	6959      	ldr	r1, [r3, #20]
 800b5fa:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b5fe:	b29b      	uxth	r3, r3
 800b600:	f8b7 2076 	ldrh.w	r2, [r7, #118]	; 0x76
 800b604:	f507 7084 	add.w	r0, r7, #264	; 0x108
 800b608:	f5a0 7082 	sub.w	r0, r0, #260	; 0x104
 800b60c:	6800      	ldr	r0, [r0, #0]
 800b60e:	f001 f982 	bl	800c916 <USB_WritePMA>
            ep->xfer_buff += len;
 800b612:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800b616:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800b61a:	681b      	ldr	r3, [r3, #0]
 800b61c:	695a      	ldr	r2, [r3, #20]
 800b61e:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b622:	441a      	add	r2, r3
 800b624:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800b628:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800b62c:	681b      	ldr	r3, [r3, #0]
 800b62e:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 800b630:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800b634:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800b638:	681b      	ldr	r3, [r3, #0]
 800b63a:	6a1a      	ldr	r2, [r3, #32]
 800b63c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800b640:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800b644:	681b      	ldr	r3, [r3, #0]
 800b646:	691b      	ldr	r3, [r3, #16]
 800b648:	429a      	cmp	r2, r3
 800b64a:	d90f      	bls.n	800b66c <USB_EPStartXfer+0x734>
            {
              ep->xfer_len_db -= len;
 800b64c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800b650:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800b654:	681b      	ldr	r3, [r3, #0]
 800b656:	6a1a      	ldr	r2, [r3, #32]
 800b658:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b65c:	1ad2      	subs	r2, r2, r3
 800b65e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800b662:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800b666:	681b      	ldr	r3, [r3, #0]
 800b668:	621a      	str	r2, [r3, #32]
 800b66a:	e00e      	b.n	800b68a <USB_EPStartXfer+0x752>
            }
            else
            {
              len = ep->xfer_len_db;
 800b66c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800b670:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800b674:	681b      	ldr	r3, [r3, #0]
 800b676:	6a1b      	ldr	r3, [r3, #32]
 800b678:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
              ep->xfer_len_db = 0U;
 800b67c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800b680:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800b684:	681b      	ldr	r3, [r3, #0]
 800b686:	2200      	movs	r2, #0
 800b688:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 800b68a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800b68e:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800b692:	681b      	ldr	r3, [r3, #0]
 800b694:	643b      	str	r3, [r7, #64]	; 0x40
 800b696:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800b69a:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800b69e:	681b      	ldr	r3, [r3, #0]
 800b6a0:	785b      	ldrb	r3, [r3, #1]
 800b6a2:	2b00      	cmp	r3, #0
 800b6a4:	d177      	bne.n	800b796 <USB_EPStartXfer+0x85e>
 800b6a6:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800b6aa:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800b6ae:	681b      	ldr	r3, [r3, #0]
 800b6b0:	63bb      	str	r3, [r7, #56]	; 0x38
 800b6b2:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800b6b6:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800b6ba:	681b      	ldr	r3, [r3, #0]
 800b6bc:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800b6c0:	b29b      	uxth	r3, r3
 800b6c2:	461a      	mov	r2, r3
 800b6c4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b6c6:	4413      	add	r3, r2
 800b6c8:	63bb      	str	r3, [r7, #56]	; 0x38
 800b6ca:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800b6ce:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800b6d2:	681b      	ldr	r3, [r3, #0]
 800b6d4:	781b      	ldrb	r3, [r3, #0]
 800b6d6:	011a      	lsls	r2, r3, #4
 800b6d8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b6da:	4413      	add	r3, r2
 800b6dc:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 800b6e0:	637b      	str	r3, [r7, #52]	; 0x34
 800b6e2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800b6e4:	881b      	ldrh	r3, [r3, #0]
 800b6e6:	b29b      	uxth	r3, r3
 800b6e8:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800b6ec:	b29a      	uxth	r2, r3
 800b6ee:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800b6f0:	801a      	strh	r2, [r3, #0]
 800b6f2:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b6f6:	2b3e      	cmp	r3, #62	; 0x3e
 800b6f8:	d921      	bls.n	800b73e <USB_EPStartXfer+0x806>
 800b6fa:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b6fe:	095b      	lsrs	r3, r3, #5
 800b700:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
 800b704:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b708:	f003 031f 	and.w	r3, r3, #31
 800b70c:	2b00      	cmp	r3, #0
 800b70e:	d104      	bne.n	800b71a <USB_EPStartXfer+0x7e2>
 800b710:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800b714:	3b01      	subs	r3, #1
 800b716:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
 800b71a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800b71c:	881b      	ldrh	r3, [r3, #0]
 800b71e:	b29a      	uxth	r2, r3
 800b720:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800b724:	b29b      	uxth	r3, r3
 800b726:	029b      	lsls	r3, r3, #10
 800b728:	b29b      	uxth	r3, r3
 800b72a:	4313      	orrs	r3, r2
 800b72c:	b29b      	uxth	r3, r3
 800b72e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800b732:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800b736:	b29a      	uxth	r2, r3
 800b738:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800b73a:	801a      	strh	r2, [r3, #0]
 800b73c:	e050      	b.n	800b7e0 <USB_EPStartXfer+0x8a8>
 800b73e:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b742:	2b00      	cmp	r3, #0
 800b744:	d10a      	bne.n	800b75c <USB_EPStartXfer+0x824>
 800b746:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800b748:	881b      	ldrh	r3, [r3, #0]
 800b74a:	b29b      	uxth	r3, r3
 800b74c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800b750:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800b754:	b29a      	uxth	r2, r3
 800b756:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800b758:	801a      	strh	r2, [r3, #0]
 800b75a:	e041      	b.n	800b7e0 <USB_EPStartXfer+0x8a8>
 800b75c:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b760:	085b      	lsrs	r3, r3, #1
 800b762:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
 800b766:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b76a:	f003 0301 	and.w	r3, r3, #1
 800b76e:	2b00      	cmp	r3, #0
 800b770:	d004      	beq.n	800b77c <USB_EPStartXfer+0x844>
 800b772:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800b776:	3301      	adds	r3, #1
 800b778:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
 800b77c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800b77e:	881b      	ldrh	r3, [r3, #0]
 800b780:	b29a      	uxth	r2, r3
 800b782:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800b786:	b29b      	uxth	r3, r3
 800b788:	029b      	lsls	r3, r3, #10
 800b78a:	b29b      	uxth	r3, r3
 800b78c:	4313      	orrs	r3, r2
 800b78e:	b29a      	uxth	r2, r3
 800b790:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800b792:	801a      	strh	r2, [r3, #0]
 800b794:	e024      	b.n	800b7e0 <USB_EPStartXfer+0x8a8>
 800b796:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800b79a:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800b79e:	681b      	ldr	r3, [r3, #0]
 800b7a0:	785b      	ldrb	r3, [r3, #1]
 800b7a2:	2b01      	cmp	r3, #1
 800b7a4:	d11c      	bne.n	800b7e0 <USB_EPStartXfer+0x8a8>
 800b7a6:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800b7aa:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800b7ae:	681b      	ldr	r3, [r3, #0]
 800b7b0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800b7b4:	b29b      	uxth	r3, r3
 800b7b6:	461a      	mov	r2, r3
 800b7b8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800b7ba:	4413      	add	r3, r2
 800b7bc:	643b      	str	r3, [r7, #64]	; 0x40
 800b7be:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800b7c2:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800b7c6:	681b      	ldr	r3, [r3, #0]
 800b7c8:	781b      	ldrb	r3, [r3, #0]
 800b7ca:	011a      	lsls	r2, r3, #4
 800b7cc:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800b7ce:	4413      	add	r3, r2
 800b7d0:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 800b7d4:	63fb      	str	r3, [r7, #60]	; 0x3c
 800b7d6:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b7da:	b29a      	uxth	r2, r3
 800b7dc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800b7de:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 800b7e0:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800b7e4:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800b7e8:	681b      	ldr	r3, [r3, #0]
 800b7ea:	895b      	ldrh	r3, [r3, #10]
 800b7ec:	f8a7 3076 	strh.w	r3, [r7, #118]	; 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800b7f0:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800b7f4:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800b7f8:	681b      	ldr	r3, [r3, #0]
 800b7fa:	6959      	ldr	r1, [r3, #20]
 800b7fc:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b800:	b29b      	uxth	r3, r3
 800b802:	f8b7 2076 	ldrh.w	r2, [r7, #118]	; 0x76
 800b806:	f507 7084 	add.w	r0, r7, #264	; 0x108
 800b80a:	f5a0 7082 	sub.w	r0, r0, #260	; 0x104
 800b80e:	6800      	ldr	r0, [r0, #0]
 800b810:	f001 f881 	bl	800c916 <USB_WritePMA>
 800b814:	e227      	b.n	800bc66 <USB_EPStartXfer+0xd2e>
          }
        }
        /* auto Switch to single buffer mode when transfer <Mps no need to manage in double buffer */
        else
        {
          len = ep->xfer_len_db;
 800b816:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800b81a:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800b81e:	681b      	ldr	r3, [r3, #0]
 800b820:	6a1b      	ldr	r3, [r3, #32]
 800b822:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104

          /* disable double buffer mode for Bulk endpoint */
          PCD_CLEAR_BULK_EP_DBUF(USBx, ep->num);
 800b826:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800b82a:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800b82e:	681a      	ldr	r2, [r3, #0]
 800b830:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800b834:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800b838:	681b      	ldr	r3, [r3, #0]
 800b83a:	781b      	ldrb	r3, [r3, #0]
 800b83c:	009b      	lsls	r3, r3, #2
 800b83e:	4413      	add	r3, r2
 800b840:	881b      	ldrh	r3, [r3, #0]
 800b842:	b29b      	uxth	r3, r3
 800b844:	f423 43e2 	bic.w	r3, r3, #28928	; 0x7100
 800b848:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800b84c:	f8a7 3062 	strh.w	r3, [r7, #98]	; 0x62
 800b850:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800b854:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800b858:	681a      	ldr	r2, [r3, #0]
 800b85a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800b85e:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800b862:	681b      	ldr	r3, [r3, #0]
 800b864:	781b      	ldrb	r3, [r3, #0]
 800b866:	009b      	lsls	r3, r3, #2
 800b868:	441a      	add	r2, r3
 800b86a:	f8b7 3062 	ldrh.w	r3, [r7, #98]	; 0x62
 800b86e:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800b872:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800b876:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800b87a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800b87e:	b29b      	uxth	r3, r3
 800b880:	8013      	strh	r3, [r2, #0]

          /* Set Tx count with nbre of byte to be transmitted */
          PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 800b882:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800b886:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800b88a:	681b      	ldr	r3, [r3, #0]
 800b88c:	65fb      	str	r3, [r7, #92]	; 0x5c
 800b88e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800b892:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800b896:	681b      	ldr	r3, [r3, #0]
 800b898:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800b89c:	b29b      	uxth	r3, r3
 800b89e:	461a      	mov	r2, r3
 800b8a0:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800b8a2:	4413      	add	r3, r2
 800b8a4:	65fb      	str	r3, [r7, #92]	; 0x5c
 800b8a6:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800b8aa:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800b8ae:	681b      	ldr	r3, [r3, #0]
 800b8b0:	781b      	ldrb	r3, [r3, #0]
 800b8b2:	011a      	lsls	r2, r3, #4
 800b8b4:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800b8b6:	4413      	add	r3, r2
 800b8b8:	f203 4304 	addw	r3, r3, #1028	; 0x404
 800b8bc:	65bb      	str	r3, [r7, #88]	; 0x58
 800b8be:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b8c2:	b29a      	uxth	r2, r3
 800b8c4:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800b8c6:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 800b8c8:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800b8cc:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800b8d0:	681b      	ldr	r3, [r3, #0]
 800b8d2:	891b      	ldrh	r3, [r3, #8]
 800b8d4:	f8a7 3076 	strh.w	r3, [r7, #118]	; 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800b8d8:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800b8dc:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800b8e0:	681b      	ldr	r3, [r3, #0]
 800b8e2:	6959      	ldr	r1, [r3, #20]
 800b8e4:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b8e8:	b29b      	uxth	r3, r3
 800b8ea:	f8b7 2076 	ldrh.w	r2, [r7, #118]	; 0x76
 800b8ee:	f507 7084 	add.w	r0, r7, #264	; 0x108
 800b8f2:	f5a0 7082 	sub.w	r0, r0, #260	; 0x104
 800b8f6:	6800      	ldr	r0, [r0, #0]
 800b8f8:	f001 f80d 	bl	800c916 <USB_WritePMA>
 800b8fc:	e1b3      	b.n	800bc66 <USB_EPStartXfer+0xd2e>
        }
      }
      else /* manage isochronous double buffer IN mode */
      {
        /* each Time to write in PMA xfer_len_db will */
        ep->xfer_len_db -= len;
 800b8fe:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800b902:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800b906:	681b      	ldr	r3, [r3, #0]
 800b908:	6a1a      	ldr	r2, [r3, #32]
 800b90a:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b90e:	1ad2      	subs	r2, r2, r3
 800b910:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800b914:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800b918:	681b      	ldr	r3, [r3, #0]
 800b91a:	621a      	str	r2, [r3, #32]

        /* Fill the data buffer */
        if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 800b91c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800b920:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800b924:	681a      	ldr	r2, [r3, #0]
 800b926:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800b92a:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800b92e:	681b      	ldr	r3, [r3, #0]
 800b930:	781b      	ldrb	r3, [r3, #0]
 800b932:	009b      	lsls	r3, r3, #2
 800b934:	4413      	add	r3, r2
 800b936:	881b      	ldrh	r3, [r3, #0]
 800b938:	b29b      	uxth	r3, r3
 800b93a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b93e:	2b00      	cmp	r3, #0
 800b940:	f000 80c6 	beq.w	800bad0 <USB_EPStartXfer+0xb98>
        {
          /* Set the Double buffer counter for pmabuffer1 */
          PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 800b944:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800b948:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800b94c:	681b      	ldr	r3, [r3, #0]
 800b94e:	673b      	str	r3, [r7, #112]	; 0x70
 800b950:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800b954:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800b958:	681b      	ldr	r3, [r3, #0]
 800b95a:	785b      	ldrb	r3, [r3, #1]
 800b95c:	2b00      	cmp	r3, #0
 800b95e:	d177      	bne.n	800ba50 <USB_EPStartXfer+0xb18>
 800b960:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800b964:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800b968:	681b      	ldr	r3, [r3, #0]
 800b96a:	66bb      	str	r3, [r7, #104]	; 0x68
 800b96c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800b970:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800b974:	681b      	ldr	r3, [r3, #0]
 800b976:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800b97a:	b29b      	uxth	r3, r3
 800b97c:	461a      	mov	r2, r3
 800b97e:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800b980:	4413      	add	r3, r2
 800b982:	66bb      	str	r3, [r7, #104]	; 0x68
 800b984:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800b988:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800b98c:	681b      	ldr	r3, [r3, #0]
 800b98e:	781b      	ldrb	r3, [r3, #0]
 800b990:	011a      	lsls	r2, r3, #4
 800b992:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800b994:	4413      	add	r3, r2
 800b996:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 800b99a:	667b      	str	r3, [r7, #100]	; 0x64
 800b99c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800b99e:	881b      	ldrh	r3, [r3, #0]
 800b9a0:	b29b      	uxth	r3, r3
 800b9a2:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800b9a6:	b29a      	uxth	r2, r3
 800b9a8:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800b9aa:	801a      	strh	r2, [r3, #0]
 800b9ac:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b9b0:	2b3e      	cmp	r3, #62	; 0x3e
 800b9b2:	d921      	bls.n	800b9f8 <USB_EPStartXfer+0xac0>
 800b9b4:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b9b8:	095b      	lsrs	r3, r3, #5
 800b9ba:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
 800b9be:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b9c2:	f003 031f 	and.w	r3, r3, #31
 800b9c6:	2b00      	cmp	r3, #0
 800b9c8:	d104      	bne.n	800b9d4 <USB_EPStartXfer+0xa9c>
 800b9ca:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 800b9ce:	3b01      	subs	r3, #1
 800b9d0:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
 800b9d4:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800b9d6:	881b      	ldrh	r3, [r3, #0]
 800b9d8:	b29a      	uxth	r2, r3
 800b9da:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 800b9de:	b29b      	uxth	r3, r3
 800b9e0:	029b      	lsls	r3, r3, #10
 800b9e2:	b29b      	uxth	r3, r3
 800b9e4:	4313      	orrs	r3, r2
 800b9e6:	b29b      	uxth	r3, r3
 800b9e8:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800b9ec:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800b9f0:	b29a      	uxth	r2, r3
 800b9f2:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800b9f4:	801a      	strh	r2, [r3, #0]
 800b9f6:	e050      	b.n	800ba9a <USB_EPStartXfer+0xb62>
 800b9f8:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b9fc:	2b00      	cmp	r3, #0
 800b9fe:	d10a      	bne.n	800ba16 <USB_EPStartXfer+0xade>
 800ba00:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800ba02:	881b      	ldrh	r3, [r3, #0]
 800ba04:	b29b      	uxth	r3, r3
 800ba06:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800ba0a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800ba0e:	b29a      	uxth	r2, r3
 800ba10:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800ba12:	801a      	strh	r2, [r3, #0]
 800ba14:	e041      	b.n	800ba9a <USB_EPStartXfer+0xb62>
 800ba16:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800ba1a:	085b      	lsrs	r3, r3, #1
 800ba1c:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
 800ba20:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800ba24:	f003 0301 	and.w	r3, r3, #1
 800ba28:	2b00      	cmp	r3, #0
 800ba2a:	d004      	beq.n	800ba36 <USB_EPStartXfer+0xafe>
 800ba2c:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 800ba30:	3301      	adds	r3, #1
 800ba32:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
 800ba36:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800ba38:	881b      	ldrh	r3, [r3, #0]
 800ba3a:	b29a      	uxth	r2, r3
 800ba3c:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 800ba40:	b29b      	uxth	r3, r3
 800ba42:	029b      	lsls	r3, r3, #10
 800ba44:	b29b      	uxth	r3, r3
 800ba46:	4313      	orrs	r3, r2
 800ba48:	b29a      	uxth	r2, r3
 800ba4a:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800ba4c:	801a      	strh	r2, [r3, #0]
 800ba4e:	e024      	b.n	800ba9a <USB_EPStartXfer+0xb62>
 800ba50:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800ba54:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800ba58:	681b      	ldr	r3, [r3, #0]
 800ba5a:	785b      	ldrb	r3, [r3, #1]
 800ba5c:	2b01      	cmp	r3, #1
 800ba5e:	d11c      	bne.n	800ba9a <USB_EPStartXfer+0xb62>
 800ba60:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800ba64:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800ba68:	681b      	ldr	r3, [r3, #0]
 800ba6a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800ba6e:	b29b      	uxth	r3, r3
 800ba70:	461a      	mov	r2, r3
 800ba72:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800ba74:	4413      	add	r3, r2
 800ba76:	673b      	str	r3, [r7, #112]	; 0x70
 800ba78:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800ba7c:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800ba80:	681b      	ldr	r3, [r3, #0]
 800ba82:	781b      	ldrb	r3, [r3, #0]
 800ba84:	011a      	lsls	r2, r3, #4
 800ba86:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800ba88:	4413      	add	r3, r2
 800ba8a:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 800ba8e:	66fb      	str	r3, [r7, #108]	; 0x6c
 800ba90:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800ba94:	b29a      	uxth	r2, r3
 800ba96:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800ba98:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr1;
 800ba9a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800ba9e:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800baa2:	681b      	ldr	r3, [r3, #0]
 800baa4:	895b      	ldrh	r3, [r3, #10]
 800baa6:	f8a7 3076 	strh.w	r3, [r7, #118]	; 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800baaa:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800baae:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800bab2:	681b      	ldr	r3, [r3, #0]
 800bab4:	6959      	ldr	r1, [r3, #20]
 800bab6:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800baba:	b29b      	uxth	r3, r3
 800babc:	f8b7 2076 	ldrh.w	r2, [r7, #118]	; 0x76
 800bac0:	f507 7084 	add.w	r0, r7, #264	; 0x108
 800bac4:	f5a0 7082 	sub.w	r0, r0, #260	; 0x104
 800bac8:	6800      	ldr	r0, [r0, #0]
 800baca:	f000 ff24 	bl	800c916 <USB_WritePMA>
 800bace:	e0ca      	b.n	800bc66 <USB_EPStartXfer+0xd2e>
        }
        else
        {
          /* Set the Double buffer counter for pmabuffer0 */
          PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 800bad0:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800bad4:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800bad8:	681b      	ldr	r3, [r3, #0]
 800bada:	785b      	ldrb	r3, [r3, #1]
 800badc:	2b00      	cmp	r3, #0
 800bade:	d177      	bne.n	800bbd0 <USB_EPStartXfer+0xc98>
 800bae0:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800bae4:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800bae8:	681b      	ldr	r3, [r3, #0]
 800baea:	67fb      	str	r3, [r7, #124]	; 0x7c
 800baec:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800baf0:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800baf4:	681b      	ldr	r3, [r3, #0]
 800baf6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800bafa:	b29b      	uxth	r3, r3
 800bafc:	461a      	mov	r2, r3
 800bafe:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800bb00:	4413      	add	r3, r2
 800bb02:	67fb      	str	r3, [r7, #124]	; 0x7c
 800bb04:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800bb08:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800bb0c:	681b      	ldr	r3, [r3, #0]
 800bb0e:	781b      	ldrb	r3, [r3, #0]
 800bb10:	011a      	lsls	r2, r3, #4
 800bb12:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800bb14:	4413      	add	r3, r2
 800bb16:	f203 4304 	addw	r3, r3, #1028	; 0x404
 800bb1a:	67bb      	str	r3, [r7, #120]	; 0x78
 800bb1c:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800bb1e:	881b      	ldrh	r3, [r3, #0]
 800bb20:	b29b      	uxth	r3, r3
 800bb22:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800bb26:	b29a      	uxth	r2, r3
 800bb28:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800bb2a:	801a      	strh	r2, [r3, #0]
 800bb2c:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800bb30:	2b3e      	cmp	r3, #62	; 0x3e
 800bb32:	d921      	bls.n	800bb78 <USB_EPStartXfer+0xc40>
 800bb34:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800bb38:	095b      	lsrs	r3, r3, #5
 800bb3a:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
 800bb3e:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800bb42:	f003 031f 	and.w	r3, r3, #31
 800bb46:	2b00      	cmp	r3, #0
 800bb48:	d104      	bne.n	800bb54 <USB_EPStartXfer+0xc1c>
 800bb4a:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 800bb4e:	3b01      	subs	r3, #1
 800bb50:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
 800bb54:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800bb56:	881b      	ldrh	r3, [r3, #0]
 800bb58:	b29a      	uxth	r2, r3
 800bb5a:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 800bb5e:	b29b      	uxth	r3, r3
 800bb60:	029b      	lsls	r3, r3, #10
 800bb62:	b29b      	uxth	r3, r3
 800bb64:	4313      	orrs	r3, r2
 800bb66:	b29b      	uxth	r3, r3
 800bb68:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800bb6c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800bb70:	b29a      	uxth	r2, r3
 800bb72:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800bb74:	801a      	strh	r2, [r3, #0]
 800bb76:	e05c      	b.n	800bc32 <USB_EPStartXfer+0xcfa>
 800bb78:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800bb7c:	2b00      	cmp	r3, #0
 800bb7e:	d10a      	bne.n	800bb96 <USB_EPStartXfer+0xc5e>
 800bb80:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800bb82:	881b      	ldrh	r3, [r3, #0]
 800bb84:	b29b      	uxth	r3, r3
 800bb86:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800bb8a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800bb8e:	b29a      	uxth	r2, r3
 800bb90:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800bb92:	801a      	strh	r2, [r3, #0]
 800bb94:	e04d      	b.n	800bc32 <USB_EPStartXfer+0xcfa>
 800bb96:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800bb9a:	085b      	lsrs	r3, r3, #1
 800bb9c:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
 800bba0:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800bba4:	f003 0301 	and.w	r3, r3, #1
 800bba8:	2b00      	cmp	r3, #0
 800bbaa:	d004      	beq.n	800bbb6 <USB_EPStartXfer+0xc7e>
 800bbac:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 800bbb0:	3301      	adds	r3, #1
 800bbb2:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
 800bbb6:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800bbb8:	881b      	ldrh	r3, [r3, #0]
 800bbba:	b29a      	uxth	r2, r3
 800bbbc:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 800bbc0:	b29b      	uxth	r3, r3
 800bbc2:	029b      	lsls	r3, r3, #10
 800bbc4:	b29b      	uxth	r3, r3
 800bbc6:	4313      	orrs	r3, r2
 800bbc8:	b29a      	uxth	r2, r3
 800bbca:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800bbcc:	801a      	strh	r2, [r3, #0]
 800bbce:	e030      	b.n	800bc32 <USB_EPStartXfer+0xcfa>
 800bbd0:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800bbd4:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800bbd8:	681b      	ldr	r3, [r3, #0]
 800bbda:	785b      	ldrb	r3, [r3, #1]
 800bbdc:	2b01      	cmp	r3, #1
 800bbde:	d128      	bne.n	800bc32 <USB_EPStartXfer+0xcfa>
 800bbe0:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800bbe4:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800bbe8:	681b      	ldr	r3, [r3, #0]
 800bbea:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 800bbee:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800bbf2:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800bbf6:	681b      	ldr	r3, [r3, #0]
 800bbf8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800bbfc:	b29b      	uxth	r3, r3
 800bbfe:	461a      	mov	r2, r3
 800bc00:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800bc04:	4413      	add	r3, r2
 800bc06:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 800bc0a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800bc0e:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800bc12:	681b      	ldr	r3, [r3, #0]
 800bc14:	781b      	ldrb	r3, [r3, #0]
 800bc16:	011a      	lsls	r2, r3, #4
 800bc18:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800bc1c:	4413      	add	r3, r2
 800bc1e:	f203 4304 	addw	r3, r3, #1028	; 0x404
 800bc22:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 800bc26:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800bc2a:	b29a      	uxth	r2, r3
 800bc2c:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 800bc30:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 800bc32:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800bc36:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800bc3a:	681b      	ldr	r3, [r3, #0]
 800bc3c:	891b      	ldrh	r3, [r3, #8]
 800bc3e:	f8a7 3076 	strh.w	r3, [r7, #118]	; 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800bc42:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800bc46:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800bc4a:	681b      	ldr	r3, [r3, #0]
 800bc4c:	6959      	ldr	r1, [r3, #20]
 800bc4e:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800bc52:	b29b      	uxth	r3, r3
 800bc54:	f8b7 2076 	ldrh.w	r2, [r7, #118]	; 0x76
 800bc58:	f507 7084 	add.w	r0, r7, #264	; 0x108
 800bc5c:	f5a0 7082 	sub.w	r0, r0, #260	; 0x104
 800bc60:	6800      	ldr	r0, [r0, #0]
 800bc62:	f000 fe58 	bl	800c916 <USB_WritePMA>
        }
      }
    }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_VALID);
 800bc66:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800bc6a:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800bc6e:	681a      	ldr	r2, [r3, #0]
 800bc70:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800bc74:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800bc78:	681b      	ldr	r3, [r3, #0]
 800bc7a:	781b      	ldrb	r3, [r3, #0]
 800bc7c:	009b      	lsls	r3, r3, #2
 800bc7e:	4413      	add	r3, r2
 800bc80:	881b      	ldrh	r3, [r3, #0]
 800bc82:	b29b      	uxth	r3, r3
 800bc84:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800bc88:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800bc8c:	817b      	strh	r3, [r7, #10]
 800bc8e:	897b      	ldrh	r3, [r7, #10]
 800bc90:	f083 0310 	eor.w	r3, r3, #16
 800bc94:	817b      	strh	r3, [r7, #10]
 800bc96:	897b      	ldrh	r3, [r7, #10]
 800bc98:	f083 0320 	eor.w	r3, r3, #32
 800bc9c:	817b      	strh	r3, [r7, #10]
 800bc9e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800bca2:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800bca6:	681a      	ldr	r2, [r3, #0]
 800bca8:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800bcac:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800bcb0:	681b      	ldr	r3, [r3, #0]
 800bcb2:	781b      	ldrb	r3, [r3, #0]
 800bcb4:	009b      	lsls	r3, r3, #2
 800bcb6:	441a      	add	r2, r3
 800bcb8:	897b      	ldrh	r3, [r7, #10]
 800bcba:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800bcbe:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800bcc2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800bcc6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800bcca:	b29b      	uxth	r3, r3
 800bccc:	8013      	strh	r3, [r2, #0]
 800bcce:	f000 bcde 	b.w	800c68e <USB_EPStartXfer+0x1756>
  }
  else /* OUT endpoint */
  {
    if (ep->doublebuffer == 0U)
 800bcd2:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800bcd6:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800bcda:	681b      	ldr	r3, [r3, #0]
 800bcdc:	7b1b      	ldrb	r3, [r3, #12]
 800bcde:	2b00      	cmp	r3, #0
 800bce0:	f040 80bb 	bne.w	800be5a <USB_EPStartXfer+0xf22>
    {
      /* Multi packet transfer */
      if (ep->xfer_len > ep->maxpacket)
 800bce4:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800bce8:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800bcec:	681b      	ldr	r3, [r3, #0]
 800bcee:	699a      	ldr	r2, [r3, #24]
 800bcf0:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800bcf4:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800bcf8:	681b      	ldr	r3, [r3, #0]
 800bcfa:	691b      	ldr	r3, [r3, #16]
 800bcfc:	429a      	cmp	r2, r3
 800bcfe:	d917      	bls.n	800bd30 <USB_EPStartXfer+0xdf8>
      {
        len = ep->maxpacket;
 800bd00:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800bd04:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800bd08:	681b      	ldr	r3, [r3, #0]
 800bd0a:	691b      	ldr	r3, [r3, #16]
 800bd0c:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
        ep->xfer_len -= len;
 800bd10:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800bd14:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800bd18:	681b      	ldr	r3, [r3, #0]
 800bd1a:	699a      	ldr	r2, [r3, #24]
 800bd1c:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800bd20:	1ad2      	subs	r2, r2, r3
 800bd22:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800bd26:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800bd2a:	681b      	ldr	r3, [r3, #0]
 800bd2c:	619a      	str	r2, [r3, #24]
 800bd2e:	e00e      	b.n	800bd4e <USB_EPStartXfer+0xe16>
      }
      else
      {
        len = ep->xfer_len;
 800bd30:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800bd34:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800bd38:	681b      	ldr	r3, [r3, #0]
 800bd3a:	699b      	ldr	r3, [r3, #24]
 800bd3c:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
        ep->xfer_len = 0U;
 800bd40:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800bd44:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800bd48:	681b      	ldr	r3, [r3, #0]
 800bd4a:	2200      	movs	r2, #0
 800bd4c:	619a      	str	r2, [r3, #24]
      }
      /* configure and validate Rx endpoint */
      PCD_SET_EP_RX_CNT(USBx, ep->num, len);
 800bd4e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800bd52:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800bd56:	681b      	ldr	r3, [r3, #0]
 800bd58:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 800bd5c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800bd60:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800bd64:	681b      	ldr	r3, [r3, #0]
 800bd66:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800bd6a:	b29b      	uxth	r3, r3
 800bd6c:	461a      	mov	r2, r3
 800bd6e:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800bd72:	4413      	add	r3, r2
 800bd74:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 800bd78:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800bd7c:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800bd80:	681b      	ldr	r3, [r3, #0]
 800bd82:	781b      	ldrb	r3, [r3, #0]
 800bd84:	011a      	lsls	r2, r3, #4
 800bd86:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800bd8a:	4413      	add	r3, r2
 800bd8c:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 800bd90:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 800bd94:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800bd98:	881b      	ldrh	r3, [r3, #0]
 800bd9a:	b29b      	uxth	r3, r3
 800bd9c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800bda0:	b29a      	uxth	r2, r3
 800bda2:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800bda6:	801a      	strh	r2, [r3, #0]
 800bda8:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800bdac:	2b3e      	cmp	r3, #62	; 0x3e
 800bdae:	d924      	bls.n	800bdfa <USB_EPStartXfer+0xec2>
 800bdb0:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800bdb4:	095b      	lsrs	r3, r3, #5
 800bdb6:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 800bdba:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800bdbe:	f003 031f 	and.w	r3, r3, #31
 800bdc2:	2b00      	cmp	r3, #0
 800bdc4:	d104      	bne.n	800bdd0 <USB_EPStartXfer+0xe98>
 800bdc6:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 800bdca:	3b01      	subs	r3, #1
 800bdcc:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 800bdd0:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800bdd4:	881b      	ldrh	r3, [r3, #0]
 800bdd6:	b29a      	uxth	r2, r3
 800bdd8:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 800bddc:	b29b      	uxth	r3, r3
 800bdde:	029b      	lsls	r3, r3, #10
 800bde0:	b29b      	uxth	r3, r3
 800bde2:	4313      	orrs	r3, r2
 800bde4:	b29b      	uxth	r3, r3
 800bde6:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800bdea:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800bdee:	b29a      	uxth	r2, r3
 800bdf0:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800bdf4:	801a      	strh	r2, [r3, #0]
 800bdf6:	f000 bc10 	b.w	800c61a <USB_EPStartXfer+0x16e2>
 800bdfa:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800bdfe:	2b00      	cmp	r3, #0
 800be00:	d10c      	bne.n	800be1c <USB_EPStartXfer+0xee4>
 800be02:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800be06:	881b      	ldrh	r3, [r3, #0]
 800be08:	b29b      	uxth	r3, r3
 800be0a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800be0e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800be12:	b29a      	uxth	r2, r3
 800be14:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800be18:	801a      	strh	r2, [r3, #0]
 800be1a:	e3fe      	b.n	800c61a <USB_EPStartXfer+0x16e2>
 800be1c:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800be20:	085b      	lsrs	r3, r3, #1
 800be22:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 800be26:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800be2a:	f003 0301 	and.w	r3, r3, #1
 800be2e:	2b00      	cmp	r3, #0
 800be30:	d004      	beq.n	800be3c <USB_EPStartXfer+0xf04>
 800be32:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 800be36:	3301      	adds	r3, #1
 800be38:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 800be3c:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800be40:	881b      	ldrh	r3, [r3, #0]
 800be42:	b29a      	uxth	r2, r3
 800be44:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 800be48:	b29b      	uxth	r3, r3
 800be4a:	029b      	lsls	r3, r3, #10
 800be4c:	b29b      	uxth	r3, r3
 800be4e:	4313      	orrs	r3, r2
 800be50:	b29a      	uxth	r2, r3
 800be52:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800be56:	801a      	strh	r2, [r3, #0]
 800be58:	e3df      	b.n	800c61a <USB_EPStartXfer+0x16e2>
#if (USE_USB_DOUBLE_BUFFER == 1U)
    else
    {
      /* First Transfer Coming From HAL_PCD_EP_Receive & From ISR */
      /* Set the Double buffer counter */
      if (ep->type == EP_TYPE_BULK)
 800be5a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800be5e:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800be62:	681b      	ldr	r3, [r3, #0]
 800be64:	78db      	ldrb	r3, [r3, #3]
 800be66:	2b02      	cmp	r3, #2
 800be68:	f040 8218 	bne.w	800c29c <USB_EPStartXfer+0x1364>
      {
        PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, ep->maxpacket);
 800be6c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800be70:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800be74:	681b      	ldr	r3, [r3, #0]
 800be76:	785b      	ldrb	r3, [r3, #1]
 800be78:	2b00      	cmp	r3, #0
 800be7a:	f040 809d 	bne.w	800bfb8 <USB_EPStartXfer+0x1080>
 800be7e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800be82:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800be86:	681b      	ldr	r3, [r3, #0]
 800be88:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 800be8c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800be90:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800be94:	681b      	ldr	r3, [r3, #0]
 800be96:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800be9a:	b29b      	uxth	r3, r3
 800be9c:	461a      	mov	r2, r3
 800be9e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800bea2:	4413      	add	r3, r2
 800bea4:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 800bea8:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800beac:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800beb0:	681b      	ldr	r3, [r3, #0]
 800beb2:	781b      	ldrb	r3, [r3, #0]
 800beb4:	011a      	lsls	r2, r3, #4
 800beb6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800beba:	4413      	add	r3, r2
 800bebc:	f203 4304 	addw	r3, r3, #1028	; 0x404
 800bec0:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 800bec4:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 800bec8:	881b      	ldrh	r3, [r3, #0]
 800beca:	b29b      	uxth	r3, r3
 800becc:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800bed0:	b29a      	uxth	r2, r3
 800bed2:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 800bed6:	801a      	strh	r2, [r3, #0]
 800bed8:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800bedc:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800bee0:	681b      	ldr	r3, [r3, #0]
 800bee2:	691b      	ldr	r3, [r3, #16]
 800bee4:	2b3e      	cmp	r3, #62	; 0x3e
 800bee6:	d92b      	bls.n	800bf40 <USB_EPStartXfer+0x1008>
 800bee8:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800beec:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800bef0:	681b      	ldr	r3, [r3, #0]
 800bef2:	691b      	ldr	r3, [r3, #16]
 800bef4:	095b      	lsrs	r3, r3, #5
 800bef6:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 800befa:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800befe:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800bf02:	681b      	ldr	r3, [r3, #0]
 800bf04:	691b      	ldr	r3, [r3, #16]
 800bf06:	f003 031f 	and.w	r3, r3, #31
 800bf0a:	2b00      	cmp	r3, #0
 800bf0c:	d104      	bne.n	800bf18 <USB_EPStartXfer+0xfe0>
 800bf0e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800bf12:	3b01      	subs	r3, #1
 800bf14:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 800bf18:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 800bf1c:	881b      	ldrh	r3, [r3, #0]
 800bf1e:	b29a      	uxth	r2, r3
 800bf20:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800bf24:	b29b      	uxth	r3, r3
 800bf26:	029b      	lsls	r3, r3, #10
 800bf28:	b29b      	uxth	r3, r3
 800bf2a:	4313      	orrs	r3, r2
 800bf2c:	b29b      	uxth	r3, r3
 800bf2e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800bf32:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800bf36:	b29a      	uxth	r2, r3
 800bf38:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 800bf3c:	801a      	strh	r2, [r3, #0]
 800bf3e:	e070      	b.n	800c022 <USB_EPStartXfer+0x10ea>
 800bf40:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800bf44:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800bf48:	681b      	ldr	r3, [r3, #0]
 800bf4a:	691b      	ldr	r3, [r3, #16]
 800bf4c:	2b00      	cmp	r3, #0
 800bf4e:	d10c      	bne.n	800bf6a <USB_EPStartXfer+0x1032>
 800bf50:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 800bf54:	881b      	ldrh	r3, [r3, #0]
 800bf56:	b29b      	uxth	r3, r3
 800bf58:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800bf5c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800bf60:	b29a      	uxth	r2, r3
 800bf62:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 800bf66:	801a      	strh	r2, [r3, #0]
 800bf68:	e05b      	b.n	800c022 <USB_EPStartXfer+0x10ea>
 800bf6a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800bf6e:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800bf72:	681b      	ldr	r3, [r3, #0]
 800bf74:	691b      	ldr	r3, [r3, #16]
 800bf76:	085b      	lsrs	r3, r3, #1
 800bf78:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 800bf7c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800bf80:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800bf84:	681b      	ldr	r3, [r3, #0]
 800bf86:	691b      	ldr	r3, [r3, #16]
 800bf88:	f003 0301 	and.w	r3, r3, #1
 800bf8c:	2b00      	cmp	r3, #0
 800bf8e:	d004      	beq.n	800bf9a <USB_EPStartXfer+0x1062>
 800bf90:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800bf94:	3301      	adds	r3, #1
 800bf96:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 800bf9a:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 800bf9e:	881b      	ldrh	r3, [r3, #0]
 800bfa0:	b29a      	uxth	r2, r3
 800bfa2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800bfa6:	b29b      	uxth	r3, r3
 800bfa8:	029b      	lsls	r3, r3, #10
 800bfaa:	b29b      	uxth	r3, r3
 800bfac:	4313      	orrs	r3, r2
 800bfae:	b29a      	uxth	r2, r3
 800bfb0:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 800bfb4:	801a      	strh	r2, [r3, #0]
 800bfb6:	e034      	b.n	800c022 <USB_EPStartXfer+0x10ea>
 800bfb8:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800bfbc:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800bfc0:	681b      	ldr	r3, [r3, #0]
 800bfc2:	785b      	ldrb	r3, [r3, #1]
 800bfc4:	2b01      	cmp	r3, #1
 800bfc6:	d12c      	bne.n	800c022 <USB_EPStartXfer+0x10ea>
 800bfc8:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800bfcc:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800bfd0:	681b      	ldr	r3, [r3, #0]
 800bfd2:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800bfd6:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800bfda:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800bfde:	681b      	ldr	r3, [r3, #0]
 800bfe0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800bfe4:	b29b      	uxth	r3, r3
 800bfe6:	461a      	mov	r2, r3
 800bfe8:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 800bfec:	4413      	add	r3, r2
 800bfee:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800bff2:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800bff6:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800bffa:	681b      	ldr	r3, [r3, #0]
 800bffc:	781b      	ldrb	r3, [r3, #0]
 800bffe:	011a      	lsls	r2, r3, #4
 800c000:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 800c004:	4413      	add	r3, r2
 800c006:	f203 4304 	addw	r3, r3, #1028	; 0x404
 800c00a:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800c00e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800c012:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800c016:	681b      	ldr	r3, [r3, #0]
 800c018:	691b      	ldr	r3, [r3, #16]
 800c01a:	b29a      	uxth	r2, r3
 800c01c:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 800c020:	801a      	strh	r2, [r3, #0]
 800c022:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800c026:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800c02a:	681b      	ldr	r3, [r3, #0]
 800c02c:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 800c030:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800c034:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800c038:	681b      	ldr	r3, [r3, #0]
 800c03a:	785b      	ldrb	r3, [r3, #1]
 800c03c:	2b00      	cmp	r3, #0
 800c03e:	f040 809d 	bne.w	800c17c <USB_EPStartXfer+0x1244>
 800c042:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800c046:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800c04a:	681b      	ldr	r3, [r3, #0]
 800c04c:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 800c050:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800c054:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800c058:	681b      	ldr	r3, [r3, #0]
 800c05a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800c05e:	b29b      	uxth	r3, r3
 800c060:	461a      	mov	r2, r3
 800c062:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800c066:	4413      	add	r3, r2
 800c068:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 800c06c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800c070:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800c074:	681b      	ldr	r3, [r3, #0]
 800c076:	781b      	ldrb	r3, [r3, #0]
 800c078:	011a      	lsls	r2, r3, #4
 800c07a:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800c07e:	4413      	add	r3, r2
 800c080:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 800c084:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 800c088:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800c08c:	881b      	ldrh	r3, [r3, #0]
 800c08e:	b29b      	uxth	r3, r3
 800c090:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800c094:	b29a      	uxth	r2, r3
 800c096:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800c09a:	801a      	strh	r2, [r3, #0]
 800c09c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800c0a0:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800c0a4:	681b      	ldr	r3, [r3, #0]
 800c0a6:	691b      	ldr	r3, [r3, #16]
 800c0a8:	2b3e      	cmp	r3, #62	; 0x3e
 800c0aa:	d92b      	bls.n	800c104 <USB_EPStartXfer+0x11cc>
 800c0ac:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800c0b0:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800c0b4:	681b      	ldr	r3, [r3, #0]
 800c0b6:	691b      	ldr	r3, [r3, #16]
 800c0b8:	095b      	lsrs	r3, r3, #5
 800c0ba:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 800c0be:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800c0c2:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800c0c6:	681b      	ldr	r3, [r3, #0]
 800c0c8:	691b      	ldr	r3, [r3, #16]
 800c0ca:	f003 031f 	and.w	r3, r3, #31
 800c0ce:	2b00      	cmp	r3, #0
 800c0d0:	d104      	bne.n	800c0dc <USB_EPStartXfer+0x11a4>
 800c0d2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800c0d6:	3b01      	subs	r3, #1
 800c0d8:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 800c0dc:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800c0e0:	881b      	ldrh	r3, [r3, #0]
 800c0e2:	b29a      	uxth	r2, r3
 800c0e4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800c0e8:	b29b      	uxth	r3, r3
 800c0ea:	029b      	lsls	r3, r3, #10
 800c0ec:	b29b      	uxth	r3, r3
 800c0ee:	4313      	orrs	r3, r2
 800c0f0:	b29b      	uxth	r3, r3
 800c0f2:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800c0f6:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800c0fa:	b29a      	uxth	r2, r3
 800c0fc:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800c100:	801a      	strh	r2, [r3, #0]
 800c102:	e069      	b.n	800c1d8 <USB_EPStartXfer+0x12a0>
 800c104:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800c108:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800c10c:	681b      	ldr	r3, [r3, #0]
 800c10e:	691b      	ldr	r3, [r3, #16]
 800c110:	2b00      	cmp	r3, #0
 800c112:	d10c      	bne.n	800c12e <USB_EPStartXfer+0x11f6>
 800c114:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800c118:	881b      	ldrh	r3, [r3, #0]
 800c11a:	b29b      	uxth	r3, r3
 800c11c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800c120:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800c124:	b29a      	uxth	r2, r3
 800c126:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800c12a:	801a      	strh	r2, [r3, #0]
 800c12c:	e054      	b.n	800c1d8 <USB_EPStartXfer+0x12a0>
 800c12e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800c132:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800c136:	681b      	ldr	r3, [r3, #0]
 800c138:	691b      	ldr	r3, [r3, #16]
 800c13a:	085b      	lsrs	r3, r3, #1
 800c13c:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 800c140:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800c144:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800c148:	681b      	ldr	r3, [r3, #0]
 800c14a:	691b      	ldr	r3, [r3, #16]
 800c14c:	f003 0301 	and.w	r3, r3, #1
 800c150:	2b00      	cmp	r3, #0
 800c152:	d004      	beq.n	800c15e <USB_EPStartXfer+0x1226>
 800c154:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800c158:	3301      	adds	r3, #1
 800c15a:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 800c15e:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800c162:	881b      	ldrh	r3, [r3, #0]
 800c164:	b29a      	uxth	r2, r3
 800c166:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800c16a:	b29b      	uxth	r3, r3
 800c16c:	029b      	lsls	r3, r3, #10
 800c16e:	b29b      	uxth	r3, r3
 800c170:	4313      	orrs	r3, r2
 800c172:	b29a      	uxth	r2, r3
 800c174:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800c178:	801a      	strh	r2, [r3, #0]
 800c17a:	e02d      	b.n	800c1d8 <USB_EPStartXfer+0x12a0>
 800c17c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800c180:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800c184:	681b      	ldr	r3, [r3, #0]
 800c186:	785b      	ldrb	r3, [r3, #1]
 800c188:	2b01      	cmp	r3, #1
 800c18a:	d125      	bne.n	800c1d8 <USB_EPStartXfer+0x12a0>
 800c18c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800c190:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800c194:	681b      	ldr	r3, [r3, #0]
 800c196:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800c19a:	b29b      	uxth	r3, r3
 800c19c:	461a      	mov	r2, r3
 800c19e:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 800c1a2:	4413      	add	r3, r2
 800c1a4:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 800c1a8:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800c1ac:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800c1b0:	681b      	ldr	r3, [r3, #0]
 800c1b2:	781b      	ldrb	r3, [r3, #0]
 800c1b4:	011a      	lsls	r2, r3, #4
 800c1b6:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 800c1ba:	4413      	add	r3, r2
 800c1bc:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 800c1c0:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 800c1c4:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800c1c8:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800c1cc:	681b      	ldr	r3, [r3, #0]
 800c1ce:	691b      	ldr	r3, [r3, #16]
 800c1d0:	b29a      	uxth	r2, r3
 800c1d2:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800c1d6:	801a      	strh	r2, [r3, #0]

        /* Coming from ISR */
        if (ep->xfer_count != 0U)
 800c1d8:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800c1dc:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800c1e0:	681b      	ldr	r3, [r3, #0]
 800c1e2:	69db      	ldr	r3, [r3, #28]
 800c1e4:	2b00      	cmp	r3, #0
 800c1e6:	f000 8218 	beq.w	800c61a <USB_EPStartXfer+0x16e2>
        {
          /* update last value to check if there is blocking state */
          wEPVal = PCD_GET_ENDPOINT(USBx, ep->num);
 800c1ea:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800c1ee:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800c1f2:	681a      	ldr	r2, [r3, #0]
 800c1f4:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800c1f8:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800c1fc:	681b      	ldr	r3, [r3, #0]
 800c1fe:	781b      	ldrb	r3, [r3, #0]
 800c200:	009b      	lsls	r3, r3, #2
 800c202:	4413      	add	r3, r2
 800c204:	881b      	ldrh	r3, [r3, #0]
 800c206:	f8a7 3096 	strh.w	r3, [r7, #150]	; 0x96

          /*Blocking State */
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 800c20a:	f8b7 3096 	ldrh.w	r3, [r7, #150]	; 0x96
 800c20e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800c212:	2b00      	cmp	r3, #0
 800c214:	d005      	beq.n	800c222 <USB_EPStartXfer+0x12ea>
 800c216:	f8b7 3096 	ldrh.w	r3, [r7, #150]	; 0x96
 800c21a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800c21e:	2b00      	cmp	r3, #0
 800c220:	d10d      	bne.n	800c23e <USB_EPStartXfer+0x1306>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 800c222:	f8b7 3096 	ldrh.w	r3, [r7, #150]	; 0x96
 800c226:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 800c22a:	2b00      	cmp	r3, #0
 800c22c:	f040 81f5 	bne.w	800c61a <USB_EPStartXfer+0x16e2>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 800c230:	f8b7 3096 	ldrh.w	r3, [r7, #150]	; 0x96
 800c234:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800c238:	2b00      	cmp	r3, #0
 800c23a:	f040 81ee 	bne.w	800c61a <USB_EPStartXfer+0x16e2>
          {
            PCD_FREE_USER_BUFFER(USBx, ep->num, 0U);
 800c23e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800c242:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800c246:	681a      	ldr	r2, [r3, #0]
 800c248:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800c24c:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800c250:	681b      	ldr	r3, [r3, #0]
 800c252:	781b      	ldrb	r3, [r3, #0]
 800c254:	009b      	lsls	r3, r3, #2
 800c256:	4413      	add	r3, r2
 800c258:	881b      	ldrh	r3, [r3, #0]
 800c25a:	b29b      	uxth	r3, r3
 800c25c:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800c260:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800c264:	f8a7 3094 	strh.w	r3, [r7, #148]	; 0x94
 800c268:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800c26c:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800c270:	681a      	ldr	r2, [r3, #0]
 800c272:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800c276:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800c27a:	681b      	ldr	r3, [r3, #0]
 800c27c:	781b      	ldrb	r3, [r3, #0]
 800c27e:	009b      	lsls	r3, r3, #2
 800c280:	441a      	add	r2, r3
 800c282:	f8b7 3094 	ldrh.w	r3, [r7, #148]	; 0x94
 800c286:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800c28a:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800c28e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800c292:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 800c296:	b29b      	uxth	r3, r3
 800c298:	8013      	strh	r3, [r2, #0]
 800c29a:	e1be      	b.n	800c61a <USB_EPStartXfer+0x16e2>
          }
        }
      }
      /* iso out double */
      else if (ep->type == EP_TYPE_ISOC)
 800c29c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800c2a0:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800c2a4:	681b      	ldr	r3, [r3, #0]
 800c2a6:	78db      	ldrb	r3, [r3, #3]
 800c2a8:	2b01      	cmp	r3, #1
 800c2aa:	f040 81b4 	bne.w	800c616 <USB_EPStartXfer+0x16de>
      {
        /* Multi packet transfer */
        if (ep->xfer_len > ep->maxpacket)
 800c2ae:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800c2b2:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800c2b6:	681b      	ldr	r3, [r3, #0]
 800c2b8:	699a      	ldr	r2, [r3, #24]
 800c2ba:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800c2be:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800c2c2:	681b      	ldr	r3, [r3, #0]
 800c2c4:	691b      	ldr	r3, [r3, #16]
 800c2c6:	429a      	cmp	r2, r3
 800c2c8:	d917      	bls.n	800c2fa <USB_EPStartXfer+0x13c2>
        {
          len = ep->maxpacket;
 800c2ca:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800c2ce:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800c2d2:	681b      	ldr	r3, [r3, #0]
 800c2d4:	691b      	ldr	r3, [r3, #16]
 800c2d6:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
          ep->xfer_len -= len;
 800c2da:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800c2de:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800c2e2:	681b      	ldr	r3, [r3, #0]
 800c2e4:	699a      	ldr	r2, [r3, #24]
 800c2e6:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800c2ea:	1ad2      	subs	r2, r2, r3
 800c2ec:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800c2f0:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800c2f4:	681b      	ldr	r3, [r3, #0]
 800c2f6:	619a      	str	r2, [r3, #24]
 800c2f8:	e00e      	b.n	800c318 <USB_EPStartXfer+0x13e0>
        }
        else
        {
          len = ep->xfer_len;
 800c2fa:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800c2fe:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800c302:	681b      	ldr	r3, [r3, #0]
 800c304:	699b      	ldr	r3, [r3, #24]
 800c306:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
          ep->xfer_len = 0U;
 800c30a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800c30e:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800c312:	681b      	ldr	r3, [r3, #0]
 800c314:	2200      	movs	r2, #0
 800c316:	619a      	str	r2, [r3, #24]
        }
        PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, len);
 800c318:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800c31c:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800c320:	681b      	ldr	r3, [r3, #0]
 800c322:	785b      	ldrb	r3, [r3, #1]
 800c324:	2b00      	cmp	r3, #0
 800c326:	f040 8085 	bne.w	800c434 <USB_EPStartXfer+0x14fc>
 800c32a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800c32e:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800c332:	681b      	ldr	r3, [r3, #0]
 800c334:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 800c338:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800c33c:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800c340:	681b      	ldr	r3, [r3, #0]
 800c342:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800c346:	b29b      	uxth	r3, r3
 800c348:	461a      	mov	r2, r3
 800c34a:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 800c34e:	4413      	add	r3, r2
 800c350:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 800c354:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800c358:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800c35c:	681b      	ldr	r3, [r3, #0]
 800c35e:	781b      	ldrb	r3, [r3, #0]
 800c360:	011a      	lsls	r2, r3, #4
 800c362:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 800c366:	4413      	add	r3, r2
 800c368:	f203 4304 	addw	r3, r3, #1028	; 0x404
 800c36c:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800c370:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 800c374:	881b      	ldrh	r3, [r3, #0]
 800c376:	b29b      	uxth	r3, r3
 800c378:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800c37c:	b29a      	uxth	r2, r3
 800c37e:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 800c382:	801a      	strh	r2, [r3, #0]
 800c384:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800c388:	2b3e      	cmp	r3, #62	; 0x3e
 800c38a:	d923      	bls.n	800c3d4 <USB_EPStartXfer+0x149c>
 800c38c:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800c390:	095b      	lsrs	r3, r3, #5
 800c392:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
 800c396:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800c39a:	f003 031f 	and.w	r3, r3, #31
 800c39e:	2b00      	cmp	r3, #0
 800c3a0:	d104      	bne.n	800c3ac <USB_EPStartXfer+0x1474>
 800c3a2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800c3a6:	3b01      	subs	r3, #1
 800c3a8:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
 800c3ac:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 800c3b0:	881b      	ldrh	r3, [r3, #0]
 800c3b2:	b29a      	uxth	r2, r3
 800c3b4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800c3b8:	b29b      	uxth	r3, r3
 800c3ba:	029b      	lsls	r3, r3, #10
 800c3bc:	b29b      	uxth	r3, r3
 800c3be:	4313      	orrs	r3, r2
 800c3c0:	b29b      	uxth	r3, r3
 800c3c2:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800c3c6:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800c3ca:	b29a      	uxth	r2, r3
 800c3cc:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 800c3d0:	801a      	strh	r2, [r3, #0]
 800c3d2:	e060      	b.n	800c496 <USB_EPStartXfer+0x155e>
 800c3d4:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800c3d8:	2b00      	cmp	r3, #0
 800c3da:	d10c      	bne.n	800c3f6 <USB_EPStartXfer+0x14be>
 800c3dc:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 800c3e0:	881b      	ldrh	r3, [r3, #0]
 800c3e2:	b29b      	uxth	r3, r3
 800c3e4:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800c3e8:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800c3ec:	b29a      	uxth	r2, r3
 800c3ee:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 800c3f2:	801a      	strh	r2, [r3, #0]
 800c3f4:	e04f      	b.n	800c496 <USB_EPStartXfer+0x155e>
 800c3f6:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800c3fa:	085b      	lsrs	r3, r3, #1
 800c3fc:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
 800c400:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800c404:	f003 0301 	and.w	r3, r3, #1
 800c408:	2b00      	cmp	r3, #0
 800c40a:	d004      	beq.n	800c416 <USB_EPStartXfer+0x14de>
 800c40c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800c410:	3301      	adds	r3, #1
 800c412:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
 800c416:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 800c41a:	881b      	ldrh	r3, [r3, #0]
 800c41c:	b29a      	uxth	r2, r3
 800c41e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800c422:	b29b      	uxth	r3, r3
 800c424:	029b      	lsls	r3, r3, #10
 800c426:	b29b      	uxth	r3, r3
 800c428:	4313      	orrs	r3, r2
 800c42a:	b29a      	uxth	r2, r3
 800c42c:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 800c430:	801a      	strh	r2, [r3, #0]
 800c432:	e030      	b.n	800c496 <USB_EPStartXfer+0x155e>
 800c434:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800c438:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800c43c:	681b      	ldr	r3, [r3, #0]
 800c43e:	785b      	ldrb	r3, [r3, #1]
 800c440:	2b01      	cmp	r3, #1
 800c442:	d128      	bne.n	800c496 <USB_EPStartXfer+0x155e>
 800c444:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800c448:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800c44c:	681b      	ldr	r3, [r3, #0]
 800c44e:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
 800c452:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800c456:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800c45a:	681b      	ldr	r3, [r3, #0]
 800c45c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800c460:	b29b      	uxth	r3, r3
 800c462:	461a      	mov	r2, r3
 800c464:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800c468:	4413      	add	r3, r2
 800c46a:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
 800c46e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800c472:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800c476:	681b      	ldr	r3, [r3, #0]
 800c478:	781b      	ldrb	r3, [r3, #0]
 800c47a:	011a      	lsls	r2, r3, #4
 800c47c:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800c480:	4413      	add	r3, r2
 800c482:	f203 4304 	addw	r3, r3, #1028	; 0x404
 800c486:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 800c48a:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800c48e:	b29a      	uxth	r2, r3
 800c490:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 800c494:	801a      	strh	r2, [r3, #0]
 800c496:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800c49a:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800c49e:	681b      	ldr	r3, [r3, #0]
 800c4a0:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 800c4a4:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800c4a8:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800c4ac:	681b      	ldr	r3, [r3, #0]
 800c4ae:	785b      	ldrb	r3, [r3, #1]
 800c4b0:	2b00      	cmp	r3, #0
 800c4b2:	f040 8085 	bne.w	800c5c0 <USB_EPStartXfer+0x1688>
 800c4b6:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800c4ba:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800c4be:	681b      	ldr	r3, [r3, #0]
 800c4c0:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
 800c4c4:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800c4c8:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800c4cc:	681b      	ldr	r3, [r3, #0]
 800c4ce:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800c4d2:	b29b      	uxth	r3, r3
 800c4d4:	461a      	mov	r2, r3
 800c4d6:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 800c4da:	4413      	add	r3, r2
 800c4dc:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
 800c4e0:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800c4e4:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800c4e8:	681b      	ldr	r3, [r3, #0]
 800c4ea:	781b      	ldrb	r3, [r3, #0]
 800c4ec:	011a      	lsls	r2, r3, #4
 800c4ee:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 800c4f2:	4413      	add	r3, r2
 800c4f4:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 800c4f8:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 800c4fc:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 800c500:	881b      	ldrh	r3, [r3, #0]
 800c502:	b29b      	uxth	r3, r3
 800c504:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800c508:	b29a      	uxth	r2, r3
 800c50a:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 800c50e:	801a      	strh	r2, [r3, #0]
 800c510:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800c514:	2b3e      	cmp	r3, #62	; 0x3e
 800c516:	d923      	bls.n	800c560 <USB_EPStartXfer+0x1628>
 800c518:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800c51c:	095b      	lsrs	r3, r3, #5
 800c51e:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 800c522:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800c526:	f003 031f 	and.w	r3, r3, #31
 800c52a:	2b00      	cmp	r3, #0
 800c52c:	d104      	bne.n	800c538 <USB_EPStartXfer+0x1600>
 800c52e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800c532:	3b01      	subs	r3, #1
 800c534:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 800c538:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 800c53c:	881b      	ldrh	r3, [r3, #0]
 800c53e:	b29a      	uxth	r2, r3
 800c540:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800c544:	b29b      	uxth	r3, r3
 800c546:	029b      	lsls	r3, r3, #10
 800c548:	b29b      	uxth	r3, r3
 800c54a:	4313      	orrs	r3, r2
 800c54c:	b29b      	uxth	r3, r3
 800c54e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800c552:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800c556:	b29a      	uxth	r2, r3
 800c558:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 800c55c:	801a      	strh	r2, [r3, #0]
 800c55e:	e05c      	b.n	800c61a <USB_EPStartXfer+0x16e2>
 800c560:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800c564:	2b00      	cmp	r3, #0
 800c566:	d10c      	bne.n	800c582 <USB_EPStartXfer+0x164a>
 800c568:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 800c56c:	881b      	ldrh	r3, [r3, #0]
 800c56e:	b29b      	uxth	r3, r3
 800c570:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800c574:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800c578:	b29a      	uxth	r2, r3
 800c57a:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 800c57e:	801a      	strh	r2, [r3, #0]
 800c580:	e04b      	b.n	800c61a <USB_EPStartXfer+0x16e2>
 800c582:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800c586:	085b      	lsrs	r3, r3, #1
 800c588:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 800c58c:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800c590:	f003 0301 	and.w	r3, r3, #1
 800c594:	2b00      	cmp	r3, #0
 800c596:	d004      	beq.n	800c5a2 <USB_EPStartXfer+0x166a>
 800c598:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800c59c:	3301      	adds	r3, #1
 800c59e:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 800c5a2:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 800c5a6:	881b      	ldrh	r3, [r3, #0]
 800c5a8:	b29a      	uxth	r2, r3
 800c5aa:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800c5ae:	b29b      	uxth	r3, r3
 800c5b0:	029b      	lsls	r3, r3, #10
 800c5b2:	b29b      	uxth	r3, r3
 800c5b4:	4313      	orrs	r3, r2
 800c5b6:	b29a      	uxth	r2, r3
 800c5b8:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 800c5bc:	801a      	strh	r2, [r3, #0]
 800c5be:	e02c      	b.n	800c61a <USB_EPStartXfer+0x16e2>
 800c5c0:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800c5c4:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800c5c8:	681b      	ldr	r3, [r3, #0]
 800c5ca:	785b      	ldrb	r3, [r3, #1]
 800c5cc:	2b01      	cmp	r3, #1
 800c5ce:	d124      	bne.n	800c61a <USB_EPStartXfer+0x16e2>
 800c5d0:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800c5d4:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800c5d8:	681b      	ldr	r3, [r3, #0]
 800c5da:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800c5de:	b29b      	uxth	r3, r3
 800c5e0:	461a      	mov	r2, r3
 800c5e2:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 800c5e6:	4413      	add	r3, r2
 800c5e8:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 800c5ec:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800c5f0:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800c5f4:	681b      	ldr	r3, [r3, #0]
 800c5f6:	781b      	ldrb	r3, [r3, #0]
 800c5f8:	011a      	lsls	r2, r3, #4
 800c5fa:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 800c5fe:	4413      	add	r3, r2
 800c600:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 800c604:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800c608:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800c60c:	b29a      	uxth	r2, r3
 800c60e:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 800c612:	801a      	strh	r2, [r3, #0]
 800c614:	e001      	b.n	800c61a <USB_EPStartXfer+0x16e2>
      }
      else
      {
        return HAL_ERROR;
 800c616:	2301      	movs	r3, #1
 800c618:	e03a      	b.n	800c690 <USB_EPStartXfer+0x1758>
      }
    }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800c61a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800c61e:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800c622:	681a      	ldr	r2, [r3, #0]
 800c624:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800c628:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800c62c:	681b      	ldr	r3, [r3, #0]
 800c62e:	781b      	ldrb	r3, [r3, #0]
 800c630:	009b      	lsls	r3, r3, #2
 800c632:	4413      	add	r3, r2
 800c634:	881b      	ldrh	r3, [r3, #0]
 800c636:	b29b      	uxth	r3, r3
 800c638:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800c63c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800c640:	f8a7 308a 	strh.w	r3, [r7, #138]	; 0x8a
 800c644:	f8b7 308a 	ldrh.w	r3, [r7, #138]	; 0x8a
 800c648:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 800c64c:	f8a7 308a 	strh.w	r3, [r7, #138]	; 0x8a
 800c650:	f8b7 308a 	ldrh.w	r3, [r7, #138]	; 0x8a
 800c654:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 800c658:	f8a7 308a 	strh.w	r3, [r7, #138]	; 0x8a
 800c65c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800c660:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800c664:	681a      	ldr	r2, [r3, #0]
 800c666:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800c66a:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800c66e:	681b      	ldr	r3, [r3, #0]
 800c670:	781b      	ldrb	r3, [r3, #0]
 800c672:	009b      	lsls	r3, r3, #2
 800c674:	441a      	add	r2, r3
 800c676:	f8b7 308a 	ldrh.w	r3, [r7, #138]	; 0x8a
 800c67a:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800c67e:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800c682:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800c686:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800c68a:	b29b      	uxth	r3, r3
 800c68c:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 800c68e:	2300      	movs	r3, #0
}
 800c690:	4618      	mov	r0, r3
 800c692:	f507 7784 	add.w	r7, r7, #264	; 0x108
 800c696:	46bd      	mov	sp, r7
 800c698:	bd80      	pop	{r7, pc}

0800c69a <USB_EPSetStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 800c69a:	b480      	push	{r7}
 800c69c:	b085      	sub	sp, #20
 800c69e:	af00      	add	r7, sp, #0
 800c6a0:	6078      	str	r0, [r7, #4]
 800c6a2:	6039      	str	r1, [r7, #0]
  if (ep->is_in != 0U)
 800c6a4:	683b      	ldr	r3, [r7, #0]
 800c6a6:	785b      	ldrb	r3, [r3, #1]
 800c6a8:	2b00      	cmp	r3, #0
 800c6aa:	d020      	beq.n	800c6ee <USB_EPSetStall+0x54>
  {
    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_STALL);
 800c6ac:	687a      	ldr	r2, [r7, #4]
 800c6ae:	683b      	ldr	r3, [r7, #0]
 800c6b0:	781b      	ldrb	r3, [r3, #0]
 800c6b2:	009b      	lsls	r3, r3, #2
 800c6b4:	4413      	add	r3, r2
 800c6b6:	881b      	ldrh	r3, [r3, #0]
 800c6b8:	b29b      	uxth	r3, r3
 800c6ba:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800c6be:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800c6c2:	81bb      	strh	r3, [r7, #12]
 800c6c4:	89bb      	ldrh	r3, [r7, #12]
 800c6c6:	f083 0310 	eor.w	r3, r3, #16
 800c6ca:	81bb      	strh	r3, [r7, #12]
 800c6cc:	687a      	ldr	r2, [r7, #4]
 800c6ce:	683b      	ldr	r3, [r7, #0]
 800c6d0:	781b      	ldrb	r3, [r3, #0]
 800c6d2:	009b      	lsls	r3, r3, #2
 800c6d4:	441a      	add	r2, r3
 800c6d6:	89bb      	ldrh	r3, [r7, #12]
 800c6d8:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800c6dc:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800c6e0:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800c6e4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800c6e8:	b29b      	uxth	r3, r3
 800c6ea:	8013      	strh	r3, [r2, #0]
 800c6ec:	e01f      	b.n	800c72e <USB_EPSetStall+0x94>
  }
  else
  {
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_STALL);
 800c6ee:	687a      	ldr	r2, [r7, #4]
 800c6f0:	683b      	ldr	r3, [r7, #0]
 800c6f2:	781b      	ldrb	r3, [r3, #0]
 800c6f4:	009b      	lsls	r3, r3, #2
 800c6f6:	4413      	add	r3, r2
 800c6f8:	881b      	ldrh	r3, [r3, #0]
 800c6fa:	b29b      	uxth	r3, r3
 800c6fc:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800c700:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800c704:	81fb      	strh	r3, [r7, #14]
 800c706:	89fb      	ldrh	r3, [r7, #14]
 800c708:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 800c70c:	81fb      	strh	r3, [r7, #14]
 800c70e:	687a      	ldr	r2, [r7, #4]
 800c710:	683b      	ldr	r3, [r7, #0]
 800c712:	781b      	ldrb	r3, [r3, #0]
 800c714:	009b      	lsls	r3, r3, #2
 800c716:	441a      	add	r2, r3
 800c718:	89fb      	ldrh	r3, [r7, #14]
 800c71a:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800c71e:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800c722:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800c726:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800c72a:	b29b      	uxth	r3, r3
 800c72c:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 800c72e:	2300      	movs	r3, #0
}
 800c730:	4618      	mov	r0, r3
 800c732:	3714      	adds	r7, #20
 800c734:	46bd      	mov	sp, r7
 800c736:	bc80      	pop	{r7}
 800c738:	4770      	bx	lr

0800c73a <USB_EPClearStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 800c73a:	b480      	push	{r7}
 800c73c:	b087      	sub	sp, #28
 800c73e:	af00      	add	r7, sp, #0
 800c740:	6078      	str	r0, [r7, #4]
 800c742:	6039      	str	r1, [r7, #0]
  if (ep->doublebuffer == 0U)
 800c744:	683b      	ldr	r3, [r7, #0]
 800c746:	7b1b      	ldrb	r3, [r3, #12]
 800c748:	2b00      	cmp	r3, #0
 800c74a:	f040 809d 	bne.w	800c888 <USB_EPClearStall+0x14e>
  {
    if (ep->is_in != 0U)
 800c74e:	683b      	ldr	r3, [r7, #0]
 800c750:	785b      	ldrb	r3, [r3, #1]
 800c752:	2b00      	cmp	r3, #0
 800c754:	d04c      	beq.n	800c7f0 <USB_EPClearStall+0xb6>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800c756:	687a      	ldr	r2, [r7, #4]
 800c758:	683b      	ldr	r3, [r7, #0]
 800c75a:	781b      	ldrb	r3, [r3, #0]
 800c75c:	009b      	lsls	r3, r3, #2
 800c75e:	4413      	add	r3, r2
 800c760:	881b      	ldrh	r3, [r3, #0]
 800c762:	823b      	strh	r3, [r7, #16]
 800c764:	8a3b      	ldrh	r3, [r7, #16]
 800c766:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800c76a:	2b00      	cmp	r3, #0
 800c76c:	d01b      	beq.n	800c7a6 <USB_EPClearStall+0x6c>
 800c76e:	687a      	ldr	r2, [r7, #4]
 800c770:	683b      	ldr	r3, [r7, #0]
 800c772:	781b      	ldrb	r3, [r3, #0]
 800c774:	009b      	lsls	r3, r3, #2
 800c776:	4413      	add	r3, r2
 800c778:	881b      	ldrh	r3, [r3, #0]
 800c77a:	b29b      	uxth	r3, r3
 800c77c:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800c780:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800c784:	81fb      	strh	r3, [r7, #14]
 800c786:	687a      	ldr	r2, [r7, #4]
 800c788:	683b      	ldr	r3, [r7, #0]
 800c78a:	781b      	ldrb	r3, [r3, #0]
 800c78c:	009b      	lsls	r3, r3, #2
 800c78e:	441a      	add	r2, r3
 800c790:	89fb      	ldrh	r3, [r7, #14]
 800c792:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800c796:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800c79a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800c79e:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 800c7a2:	b29b      	uxth	r3, r3
 800c7a4:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 800c7a6:	683b      	ldr	r3, [r7, #0]
 800c7a8:	78db      	ldrb	r3, [r3, #3]
 800c7aa:	2b01      	cmp	r3, #1
 800c7ac:	d06c      	beq.n	800c888 <USB_EPClearStall+0x14e>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 800c7ae:	687a      	ldr	r2, [r7, #4]
 800c7b0:	683b      	ldr	r3, [r7, #0]
 800c7b2:	781b      	ldrb	r3, [r3, #0]
 800c7b4:	009b      	lsls	r3, r3, #2
 800c7b6:	4413      	add	r3, r2
 800c7b8:	881b      	ldrh	r3, [r3, #0]
 800c7ba:	b29b      	uxth	r3, r3
 800c7bc:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800c7c0:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800c7c4:	81bb      	strh	r3, [r7, #12]
 800c7c6:	89bb      	ldrh	r3, [r7, #12]
 800c7c8:	f083 0320 	eor.w	r3, r3, #32
 800c7cc:	81bb      	strh	r3, [r7, #12]
 800c7ce:	687a      	ldr	r2, [r7, #4]
 800c7d0:	683b      	ldr	r3, [r7, #0]
 800c7d2:	781b      	ldrb	r3, [r3, #0]
 800c7d4:	009b      	lsls	r3, r3, #2
 800c7d6:	441a      	add	r2, r3
 800c7d8:	89bb      	ldrh	r3, [r7, #12]
 800c7da:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800c7de:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800c7e2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800c7e6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800c7ea:	b29b      	uxth	r3, r3
 800c7ec:	8013      	strh	r3, [r2, #0]
 800c7ee:	e04b      	b.n	800c888 <USB_EPClearStall+0x14e>
      }
    }
    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800c7f0:	687a      	ldr	r2, [r7, #4]
 800c7f2:	683b      	ldr	r3, [r7, #0]
 800c7f4:	781b      	ldrb	r3, [r3, #0]
 800c7f6:	009b      	lsls	r3, r3, #2
 800c7f8:	4413      	add	r3, r2
 800c7fa:	881b      	ldrh	r3, [r3, #0]
 800c7fc:	82fb      	strh	r3, [r7, #22]
 800c7fe:	8afb      	ldrh	r3, [r7, #22]
 800c800:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800c804:	2b00      	cmp	r3, #0
 800c806:	d01b      	beq.n	800c840 <USB_EPClearStall+0x106>
 800c808:	687a      	ldr	r2, [r7, #4]
 800c80a:	683b      	ldr	r3, [r7, #0]
 800c80c:	781b      	ldrb	r3, [r3, #0]
 800c80e:	009b      	lsls	r3, r3, #2
 800c810:	4413      	add	r3, r2
 800c812:	881b      	ldrh	r3, [r3, #0]
 800c814:	b29b      	uxth	r3, r3
 800c816:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800c81a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800c81e:	82bb      	strh	r3, [r7, #20]
 800c820:	687a      	ldr	r2, [r7, #4]
 800c822:	683b      	ldr	r3, [r7, #0]
 800c824:	781b      	ldrb	r3, [r3, #0]
 800c826:	009b      	lsls	r3, r3, #2
 800c828:	441a      	add	r2, r3
 800c82a:	8abb      	ldrh	r3, [r7, #20]
 800c82c:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800c830:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800c834:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800c838:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800c83c:	b29b      	uxth	r3, r3
 800c83e:	8013      	strh	r3, [r2, #0]

      /* Configure VALID status for the Endpoint */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800c840:	687a      	ldr	r2, [r7, #4]
 800c842:	683b      	ldr	r3, [r7, #0]
 800c844:	781b      	ldrb	r3, [r3, #0]
 800c846:	009b      	lsls	r3, r3, #2
 800c848:	4413      	add	r3, r2
 800c84a:	881b      	ldrh	r3, [r3, #0]
 800c84c:	b29b      	uxth	r3, r3
 800c84e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800c852:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800c856:	827b      	strh	r3, [r7, #18]
 800c858:	8a7b      	ldrh	r3, [r7, #18]
 800c85a:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 800c85e:	827b      	strh	r3, [r7, #18]
 800c860:	8a7b      	ldrh	r3, [r7, #18]
 800c862:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 800c866:	827b      	strh	r3, [r7, #18]
 800c868:	687a      	ldr	r2, [r7, #4]
 800c86a:	683b      	ldr	r3, [r7, #0]
 800c86c:	781b      	ldrb	r3, [r3, #0]
 800c86e:	009b      	lsls	r3, r3, #2
 800c870:	441a      	add	r2, r3
 800c872:	8a7b      	ldrh	r3, [r7, #18]
 800c874:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800c878:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800c87c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800c880:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800c884:	b29b      	uxth	r3, r3
 800c886:	8013      	strh	r3, [r2, #0]
    }
  }

  return HAL_OK;
 800c888:	2300      	movs	r3, #0
}
 800c88a:	4618      	mov	r0, r3
 800c88c:	371c      	adds	r7, #28
 800c88e:	46bd      	mov	sp, r7
 800c890:	bc80      	pop	{r7}
 800c892:	4770      	bx	lr

0800c894 <USB_SetDevAddress>:
  * @param  address new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_TypeDef *USBx, uint8_t address)
{
 800c894:	b480      	push	{r7}
 800c896:	b083      	sub	sp, #12
 800c898:	af00      	add	r7, sp, #0
 800c89a:	6078      	str	r0, [r7, #4]
 800c89c:	460b      	mov	r3, r1
 800c89e:	70fb      	strb	r3, [r7, #3]
  if (address == 0U)
 800c8a0:	78fb      	ldrb	r3, [r7, #3]
 800c8a2:	2b00      	cmp	r3, #0
 800c8a4:	d103      	bne.n	800c8ae <USB_SetDevAddress+0x1a>
  {
    /* set device address and enable function */
    USBx->DADDR = (uint16_t)USB_DADDR_EF;
 800c8a6:	687b      	ldr	r3, [r7, #4]
 800c8a8:	2280      	movs	r2, #128	; 0x80
 800c8aa:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
  }

  return HAL_OK;
 800c8ae:	2300      	movs	r3, #0
}
 800c8b0:	4618      	mov	r0, r3
 800c8b2:	370c      	adds	r7, #12
 800c8b4:	46bd      	mov	sp, r7
 800c8b6:	bc80      	pop	{r7}
 800c8b8:	4770      	bx	lr

0800c8ba <USB_DevConnect>:
  * @brief  USB_DevConnect Connect the USB device by enabling the pull-up/pull-down
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_TypeDef *USBx)
{
 800c8ba:	b480      	push	{r7}
 800c8bc:	b083      	sub	sp, #12
 800c8be:	af00      	add	r7, sp, #0
 800c8c0:	6078      	str	r0, [r7, #4]
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */

  return HAL_OK;
 800c8c2:	2300      	movs	r3, #0
}
 800c8c4:	4618      	mov	r0, r3
 800c8c6:	370c      	adds	r7, #12
 800c8c8:	46bd      	mov	sp, r7
 800c8ca:	bc80      	pop	{r7}
 800c8cc:	4770      	bx	lr

0800c8ce <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect Disconnect the USB device by disabling the pull-up/pull-down
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_TypeDef *USBx)
{
 800c8ce:	b480      	push	{r7}
 800c8d0:	b083      	sub	sp, #12
 800c8d2:	af00      	add	r7, sp, #0
 800c8d4:	6078      	str	r0, [r7, #4]
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */

  return HAL_OK;
 800c8d6:	2300      	movs	r3, #0
}
 800c8d8:	4618      	mov	r0, r3
 800c8da:	370c      	adds	r7, #12
 800c8dc:	46bd      	mov	sp, r7
 800c8de:	bc80      	pop	{r7}
 800c8e0:	4770      	bx	lr

0800c8e2 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts return the global USB interrupt status
  * @param  USBx Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_TypeDef const *USBx)
{
 800c8e2:	b480      	push	{r7}
 800c8e4:	b085      	sub	sp, #20
 800c8e6:	af00      	add	r7, sp, #0
 800c8e8:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->ISTR;
 800c8ea:	687b      	ldr	r3, [r7, #4]
 800c8ec:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 800c8f0:	b29b      	uxth	r3, r3
 800c8f2:	60fb      	str	r3, [r7, #12]
  return tmpreg;
 800c8f4:	68fb      	ldr	r3, [r7, #12]
}
 800c8f6:	4618      	mov	r0, r3
 800c8f8:	3714      	adds	r7, #20
 800c8fa:	46bd      	mov	sp, r7
 800c8fc:	bc80      	pop	{r7}
 800c8fe:	4770      	bx	lr

0800c900 <USB_EP0_OutStart>:
  * @param  USBx Selected device
  * @param  psetup pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(USB_TypeDef *USBx, uint8_t *psetup)
{
 800c900:	b480      	push	{r7}
 800c902:	b083      	sub	sp, #12
 800c904:	af00      	add	r7, sp, #0
 800c906:	6078      	str	r0, [r7, #4]
 800c908:	6039      	str	r1, [r7, #0]
  UNUSED(psetup);
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */
  return HAL_OK;
 800c90a:	2300      	movs	r3, #0
}
 800c90c:	4618      	mov	r0, r3
 800c90e:	370c      	adds	r7, #12
 800c910:	46bd      	mov	sp, r7
 800c912:	bc80      	pop	{r7}
 800c914:	4770      	bx	lr

0800c916 <USB_WritePMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_WritePMA(USB_TypeDef const *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 800c916:	b480      	push	{r7}
 800c918:	b08b      	sub	sp, #44	; 0x2c
 800c91a:	af00      	add	r7, sp, #0
 800c91c:	60f8      	str	r0, [r7, #12]
 800c91e:	60b9      	str	r1, [r7, #8]
 800c920:	4611      	mov	r1, r2
 800c922:	461a      	mov	r2, r3
 800c924:	460b      	mov	r3, r1
 800c926:	80fb      	strh	r3, [r7, #6]
 800c928:	4613      	mov	r3, r2
 800c92a:	80bb      	strh	r3, [r7, #4]
  uint32_t n = ((uint32_t)wNBytes + 1U) >> 1;
 800c92c:	88bb      	ldrh	r3, [r7, #4]
 800c92e:	3301      	adds	r3, #1
 800c930:	085b      	lsrs	r3, r3, #1
 800c932:	61bb      	str	r3, [r7, #24]
  uint32_t BaseAddr = (uint32_t)USBx;
 800c934:	68fb      	ldr	r3, [r7, #12]
 800c936:	617b      	str	r3, [r7, #20]
  uint32_t count;
  uint16_t WrVal;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 800c938:	68bb      	ldr	r3, [r7, #8]
 800c93a:	61fb      	str	r3, [r7, #28]

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 800c93c:	88fb      	ldrh	r3, [r7, #6]
 800c93e:	005a      	lsls	r2, r3, #1
 800c940:	697b      	ldr	r3, [r7, #20]
 800c942:	4413      	add	r3, r2
 800c944:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800c948:	623b      	str	r3, [r7, #32]

  for (count = n; count != 0U; count--)
 800c94a:	69bb      	ldr	r3, [r7, #24]
 800c94c:	627b      	str	r3, [r7, #36]	; 0x24
 800c94e:	e01e      	b.n	800c98e <USB_WritePMA+0x78>
  {
    WrVal = pBuf[0];
 800c950:	69fb      	ldr	r3, [r7, #28]
 800c952:	781b      	ldrb	r3, [r3, #0]
 800c954:	827b      	strh	r3, [r7, #18]
    WrVal |= (uint16_t)pBuf[1] << 8;
 800c956:	69fb      	ldr	r3, [r7, #28]
 800c958:	3301      	adds	r3, #1
 800c95a:	781b      	ldrb	r3, [r3, #0]
 800c95c:	021b      	lsls	r3, r3, #8
 800c95e:	b21a      	sxth	r2, r3
 800c960:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800c964:	4313      	orrs	r3, r2
 800c966:	b21b      	sxth	r3, r3
 800c968:	827b      	strh	r3, [r7, #18]
    *pdwVal = (WrVal & 0xFFFFU);
 800c96a:	6a3b      	ldr	r3, [r7, #32]
 800c96c:	8a7a      	ldrh	r2, [r7, #18]
 800c96e:	801a      	strh	r2, [r3, #0]
    pdwVal++;
 800c970:	6a3b      	ldr	r3, [r7, #32]
 800c972:	3302      	adds	r3, #2
 800c974:	623b      	str	r3, [r7, #32]

#if PMA_ACCESS > 1U
    pdwVal++;
 800c976:	6a3b      	ldr	r3, [r7, #32]
 800c978:	3302      	adds	r3, #2
 800c97a:	623b      	str	r3, [r7, #32]
#endif /* PMA_ACCESS */

    pBuf++;
 800c97c:	69fb      	ldr	r3, [r7, #28]
 800c97e:	3301      	adds	r3, #1
 800c980:	61fb      	str	r3, [r7, #28]
    pBuf++;
 800c982:	69fb      	ldr	r3, [r7, #28]
 800c984:	3301      	adds	r3, #1
 800c986:	61fb      	str	r3, [r7, #28]
  for (count = n; count != 0U; count--)
 800c988:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c98a:	3b01      	subs	r3, #1
 800c98c:	627b      	str	r3, [r7, #36]	; 0x24
 800c98e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c990:	2b00      	cmp	r3, #0
 800c992:	d1dd      	bne.n	800c950 <USB_WritePMA+0x3a>
  }
}
 800c994:	bf00      	nop
 800c996:	bf00      	nop
 800c998:	372c      	adds	r7, #44	; 0x2c
 800c99a:	46bd      	mov	sp, r7
 800c99c:	bc80      	pop	{r7}
 800c99e:	4770      	bx	lr

0800c9a0 <USB_ReadPMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_ReadPMA(USB_TypeDef const *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 800c9a0:	b480      	push	{r7}
 800c9a2:	b08b      	sub	sp, #44	; 0x2c
 800c9a4:	af00      	add	r7, sp, #0
 800c9a6:	60f8      	str	r0, [r7, #12]
 800c9a8:	60b9      	str	r1, [r7, #8]
 800c9aa:	4611      	mov	r1, r2
 800c9ac:	461a      	mov	r2, r3
 800c9ae:	460b      	mov	r3, r1
 800c9b0:	80fb      	strh	r3, [r7, #6]
 800c9b2:	4613      	mov	r3, r2
 800c9b4:	80bb      	strh	r3, [r7, #4]
  uint32_t n = (uint32_t)wNBytes >> 1;
 800c9b6:	88bb      	ldrh	r3, [r7, #4]
 800c9b8:	085b      	lsrs	r3, r3, #1
 800c9ba:	b29b      	uxth	r3, r3
 800c9bc:	61bb      	str	r3, [r7, #24]
  uint32_t BaseAddr = (uint32_t)USBx;
 800c9be:	68fb      	ldr	r3, [r7, #12]
 800c9c0:	617b      	str	r3, [r7, #20]
  uint32_t count;
  uint32_t RdVal;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 800c9c2:	68bb      	ldr	r3, [r7, #8]
 800c9c4:	61fb      	str	r3, [r7, #28]

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 800c9c6:	88fb      	ldrh	r3, [r7, #6]
 800c9c8:	005a      	lsls	r2, r3, #1
 800c9ca:	697b      	ldr	r3, [r7, #20]
 800c9cc:	4413      	add	r3, r2
 800c9ce:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800c9d2:	623b      	str	r3, [r7, #32]

  for (count = n; count != 0U; count--)
 800c9d4:	69bb      	ldr	r3, [r7, #24]
 800c9d6:	627b      	str	r3, [r7, #36]	; 0x24
 800c9d8:	e01b      	b.n	800ca12 <USB_ReadPMA+0x72>
  {
    RdVal = *(__IO uint16_t *)pdwVal;
 800c9da:	6a3b      	ldr	r3, [r7, #32]
 800c9dc:	881b      	ldrh	r3, [r3, #0]
 800c9de:	b29b      	uxth	r3, r3
 800c9e0:	613b      	str	r3, [r7, #16]
    pdwVal++;
 800c9e2:	6a3b      	ldr	r3, [r7, #32]
 800c9e4:	3302      	adds	r3, #2
 800c9e6:	623b      	str	r3, [r7, #32]
    *pBuf = (uint8_t)((RdVal >> 0) & 0xFFU);
 800c9e8:	693b      	ldr	r3, [r7, #16]
 800c9ea:	b2da      	uxtb	r2, r3
 800c9ec:	69fb      	ldr	r3, [r7, #28]
 800c9ee:	701a      	strb	r2, [r3, #0]
    pBuf++;
 800c9f0:	69fb      	ldr	r3, [r7, #28]
 800c9f2:	3301      	adds	r3, #1
 800c9f4:	61fb      	str	r3, [r7, #28]
    *pBuf = (uint8_t)((RdVal >> 8) & 0xFFU);
 800c9f6:	693b      	ldr	r3, [r7, #16]
 800c9f8:	0a1b      	lsrs	r3, r3, #8
 800c9fa:	b2da      	uxtb	r2, r3
 800c9fc:	69fb      	ldr	r3, [r7, #28]
 800c9fe:	701a      	strb	r2, [r3, #0]
    pBuf++;
 800ca00:	69fb      	ldr	r3, [r7, #28]
 800ca02:	3301      	adds	r3, #1
 800ca04:	61fb      	str	r3, [r7, #28]

#if PMA_ACCESS > 1U
    pdwVal++;
 800ca06:	6a3b      	ldr	r3, [r7, #32]
 800ca08:	3302      	adds	r3, #2
 800ca0a:	623b      	str	r3, [r7, #32]
  for (count = n; count != 0U; count--)
 800ca0c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ca0e:	3b01      	subs	r3, #1
 800ca10:	627b      	str	r3, [r7, #36]	; 0x24
 800ca12:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ca14:	2b00      	cmp	r3, #0
 800ca16:	d1e0      	bne.n	800c9da <USB_ReadPMA+0x3a>
#endif /* PMA_ACCESS */
  }

  if ((wNBytes % 2U) != 0U)
 800ca18:	88bb      	ldrh	r3, [r7, #4]
 800ca1a:	f003 0301 	and.w	r3, r3, #1
 800ca1e:	b29b      	uxth	r3, r3
 800ca20:	2b00      	cmp	r3, #0
 800ca22:	d007      	beq.n	800ca34 <USB_ReadPMA+0x94>
  {
    RdVal = *pdwVal;
 800ca24:	6a3b      	ldr	r3, [r7, #32]
 800ca26:	881b      	ldrh	r3, [r3, #0]
 800ca28:	b29b      	uxth	r3, r3
 800ca2a:	613b      	str	r3, [r7, #16]
    *pBuf = (uint8_t)((RdVal >> 0) & 0xFFU);
 800ca2c:	693b      	ldr	r3, [r7, #16]
 800ca2e:	b2da      	uxtb	r2, r3
 800ca30:	69fb      	ldr	r3, [r7, #28]
 800ca32:	701a      	strb	r2, [r3, #0]
  }
}
 800ca34:	bf00      	nop
 800ca36:	372c      	adds	r7, #44	; 0x2c
 800ca38:	46bd      	mov	sp, r7
 800ca3a:	bc80      	pop	{r7}
 800ca3c:	4770      	bx	lr
	...

0800ca40 <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 800ca40:	b580      	push	{r7, lr}
 800ca42:	af00      	add	r7, sp, #0
  /*## FatFS: Link the SD driver ###########################*/
  retSD = FATFS_LinkDriver(&SD_Driver, SDPath);
 800ca44:	4904      	ldr	r1, [pc, #16]	; (800ca58 <MX_FATFS_Init+0x18>)
 800ca46:	4805      	ldr	r0, [pc, #20]	; (800ca5c <MX_FATFS_Init+0x1c>)
 800ca48:	f004 f844 	bl	8010ad4 <FATFS_LinkDriver>
 800ca4c:	4603      	mov	r3, r0
 800ca4e:	461a      	mov	r2, r3
 800ca50:	4b03      	ldr	r3, [pc, #12]	; (800ca60 <MX_FATFS_Init+0x20>)
 800ca52:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  /* USER CODE END Init */
}
 800ca54:	bf00      	nop
 800ca56:	bd80      	pop	{r7, pc}
 800ca58:	2000e4d4 	.word	0x2000e4d4
 800ca5c:	08020254 	.word	0x08020254
 800ca60:	2000e4d0 	.word	0x2000e4d0

0800ca64 <get_fattime>:
  * @brief  Gets Time from RTC
  * @param  None
  * @retval Time in DWORD
  */
DWORD get_fattime(void)
{
 800ca64:	b480      	push	{r7}
 800ca66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN get_fattime */
  return 0;
 800ca68:	2300      	movs	r3, #0
  /* USER CODE END get_fattime */
}
 800ca6a:	4618      	mov	r0, r3
 800ca6c:	46bd      	mov	sp, r7
 800ca6e:	bc80      	pop	{r7}
 800ca70:	4770      	bx	lr
	...

0800ca74 <BSP_SD_Init>:
/**
  * @brief  Initializes the SD card device.
  * @retval SD status
  */
__weak uint8_t BSP_SD_Init(void)
{
 800ca74:	b580      	push	{r7, lr}
 800ca76:	b082      	sub	sp, #8
 800ca78:	af00      	add	r7, sp, #0
  uint8_t sd_state = MSD_OK;
 800ca7a:	2300      	movs	r3, #0
 800ca7c:	71fb      	strb	r3, [r7, #7]
  /* Check if the SD card is plugged in the slot */
  if (BSP_SD_IsDetected() != SD_PRESENT)
 800ca7e:	f000 f879 	bl	800cb74 <BSP_SD_IsDetected>
 800ca82:	4603      	mov	r3, r0
 800ca84:	2b01      	cmp	r3, #1
 800ca86:	d001      	beq.n	800ca8c <BSP_SD_Init+0x18>
  {
    return MSD_ERROR;
 800ca88:	2301      	movs	r3, #1
 800ca8a:	e012      	b.n	800cab2 <BSP_SD_Init+0x3e>
  }
  /* HAL SD initialization */
  sd_state = HAL_SD_Init(&hsd);
 800ca8c:	480b      	ldr	r0, [pc, #44]	; (800cabc <BSP_SD_Init+0x48>)
 800ca8e:	f7fa fd59 	bl	8007544 <HAL_SD_Init>
 800ca92:	4603      	mov	r3, r0
 800ca94:	71fb      	strb	r3, [r7, #7]
  /* Configure SD Bus width (4 bits mode selected) */
  if (sd_state == MSD_OK)
 800ca96:	79fb      	ldrb	r3, [r7, #7]
 800ca98:	2b00      	cmp	r3, #0
 800ca9a:	d109      	bne.n	800cab0 <BSP_SD_Init+0x3c>
  {
    /* Enable wide operation */
    if (HAL_SD_ConfigWideBusOperation(&hsd, SDIO_BUS_WIDE_4B) != HAL_OK)
 800ca9c:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800caa0:	4806      	ldr	r0, [pc, #24]	; (800cabc <BSP_SD_Init+0x48>)
 800caa2:	f7fb fb33 	bl	800810c <HAL_SD_ConfigWideBusOperation>
 800caa6:	4603      	mov	r3, r0
 800caa8:	2b00      	cmp	r3, #0
 800caaa:	d001      	beq.n	800cab0 <BSP_SD_Init+0x3c>
    {
      sd_state = MSD_ERROR;
 800caac:	2301      	movs	r3, #1
 800caae:	71fb      	strb	r3, [r7, #7]
    }
  }

  return sd_state;
 800cab0:	79fb      	ldrb	r3, [r7, #7]
}
 800cab2:	4618      	mov	r0, r3
 800cab4:	3708      	adds	r7, #8
 800cab6:	46bd      	mov	sp, r7
 800cab8:	bd80      	pop	{r7, pc}
 800caba:	bf00      	nop
 800cabc:	2000dea0 	.word	0x2000dea0

0800cac0 <BSP_SD_ReadBlocks>:
  * @param  NumOfBlocks: Number of SD blocks to read
  * @param  Timeout: Timeout for read operation
  * @retval SD status
  */
__weak uint8_t BSP_SD_ReadBlocks(uint32_t *pData, uint32_t ReadAddr, uint32_t NumOfBlocks, uint32_t Timeout)
{
 800cac0:	b580      	push	{r7, lr}
 800cac2:	b088      	sub	sp, #32
 800cac4:	af02      	add	r7, sp, #8
 800cac6:	60f8      	str	r0, [r7, #12]
 800cac8:	60b9      	str	r1, [r7, #8]
 800caca:	607a      	str	r2, [r7, #4]
 800cacc:	603b      	str	r3, [r7, #0]
  uint8_t sd_state = MSD_OK;
 800cace:	2300      	movs	r3, #0
 800cad0:	75fb      	strb	r3, [r7, #23]

  if (HAL_SD_ReadBlocks(&hsd, (uint8_t *)pData, ReadAddr, NumOfBlocks, Timeout) != HAL_OK)
 800cad2:	683b      	ldr	r3, [r7, #0]
 800cad4:	9300      	str	r3, [sp, #0]
 800cad6:	687b      	ldr	r3, [r7, #4]
 800cad8:	68ba      	ldr	r2, [r7, #8]
 800cada:	68f9      	ldr	r1, [r7, #12]
 800cadc:	4806      	ldr	r0, [pc, #24]	; (800caf8 <BSP_SD_ReadBlocks+0x38>)
 800cade:	f7fa fde1 	bl	80076a4 <HAL_SD_ReadBlocks>
 800cae2:	4603      	mov	r3, r0
 800cae4:	2b00      	cmp	r3, #0
 800cae6:	d001      	beq.n	800caec <BSP_SD_ReadBlocks+0x2c>
  {
    sd_state = MSD_ERROR;
 800cae8:	2301      	movs	r3, #1
 800caea:	75fb      	strb	r3, [r7, #23]
  }

  return sd_state;
 800caec:	7dfb      	ldrb	r3, [r7, #23]
}
 800caee:	4618      	mov	r0, r3
 800caf0:	3718      	adds	r7, #24
 800caf2:	46bd      	mov	sp, r7
 800caf4:	bd80      	pop	{r7, pc}
 800caf6:	bf00      	nop
 800caf8:	2000dea0 	.word	0x2000dea0

0800cafc <BSP_SD_WriteBlocks>:
  * @param  NumOfBlocks: Number of SD blocks to write
  * @param  Timeout: Timeout for write operation
  * @retval SD status
  */
__weak uint8_t BSP_SD_WriteBlocks(uint32_t *pData, uint32_t WriteAddr, uint32_t NumOfBlocks, uint32_t Timeout)
{
 800cafc:	b580      	push	{r7, lr}
 800cafe:	b088      	sub	sp, #32
 800cb00:	af02      	add	r7, sp, #8
 800cb02:	60f8      	str	r0, [r7, #12]
 800cb04:	60b9      	str	r1, [r7, #8]
 800cb06:	607a      	str	r2, [r7, #4]
 800cb08:	603b      	str	r3, [r7, #0]
  uint8_t sd_state = MSD_OK;
 800cb0a:	2300      	movs	r3, #0
 800cb0c:	75fb      	strb	r3, [r7, #23]

  if (HAL_SD_WriteBlocks(&hsd, (uint8_t *)pData, WriteAddr, NumOfBlocks, Timeout) != HAL_OK)
 800cb0e:	683b      	ldr	r3, [r7, #0]
 800cb10:	9300      	str	r3, [sp, #0]
 800cb12:	687b      	ldr	r3, [r7, #4]
 800cb14:	68ba      	ldr	r2, [r7, #8]
 800cb16:	68f9      	ldr	r1, [r7, #12]
 800cb18:	4806      	ldr	r0, [pc, #24]	; (800cb34 <BSP_SD_WriteBlocks+0x38>)
 800cb1a:	f7fa ffa1 	bl	8007a60 <HAL_SD_WriteBlocks>
 800cb1e:	4603      	mov	r3, r0
 800cb20:	2b00      	cmp	r3, #0
 800cb22:	d001      	beq.n	800cb28 <BSP_SD_WriteBlocks+0x2c>
  {
    sd_state = MSD_ERROR;
 800cb24:	2301      	movs	r3, #1
 800cb26:	75fb      	strb	r3, [r7, #23]
  }

  return sd_state;
 800cb28:	7dfb      	ldrb	r3, [r7, #23]
}
 800cb2a:	4618      	mov	r0, r3
 800cb2c:	3718      	adds	r7, #24
 800cb2e:	46bd      	mov	sp, r7
 800cb30:	bd80      	pop	{r7, pc}
 800cb32:	bf00      	nop
 800cb34:	2000dea0 	.word	0x2000dea0

0800cb38 <BSP_SD_GetCardState>:
  *          This value can be one of the following values:
  *            @arg  SD_TRANSFER_OK: No data transfer is acting
  *            @arg  SD_TRANSFER_BUSY: Data transfer is acting
  */
__weak uint8_t BSP_SD_GetCardState(void)
{
 800cb38:	b580      	push	{r7, lr}
 800cb3a:	af00      	add	r7, sp, #0
  return ((HAL_SD_GetCardState(&hsd) == HAL_SD_CARD_TRANSFER ) ? SD_TRANSFER_OK : SD_TRANSFER_BUSY);
 800cb3c:	4805      	ldr	r0, [pc, #20]	; (800cb54 <BSP_SD_GetCardState+0x1c>)
 800cb3e:	f7fb fb7f 	bl	8008240 <HAL_SD_GetCardState>
 800cb42:	4603      	mov	r3, r0
 800cb44:	2b04      	cmp	r3, #4
 800cb46:	bf14      	ite	ne
 800cb48:	2301      	movne	r3, #1
 800cb4a:	2300      	moveq	r3, #0
 800cb4c:	b2db      	uxtb	r3, r3
}
 800cb4e:	4618      	mov	r0, r3
 800cb50:	bd80      	pop	{r7, pc}
 800cb52:	bf00      	nop
 800cb54:	2000dea0 	.word	0x2000dea0

0800cb58 <BSP_SD_GetCardInfo>:
  * @brief  Get SD information about specific SD card.
  * @param  CardInfo: Pointer to HAL_SD_CardInfoTypedef structure
  * @retval None
  */
__weak void BSP_SD_GetCardInfo(HAL_SD_CardInfoTypeDef *CardInfo)
{
 800cb58:	b580      	push	{r7, lr}
 800cb5a:	b082      	sub	sp, #8
 800cb5c:	af00      	add	r7, sp, #0
 800cb5e:	6078      	str	r0, [r7, #4]
  /* Get SD card Information */
  HAL_SD_GetCardInfo(&hsd, CardInfo);
 800cb60:	6879      	ldr	r1, [r7, #4]
 800cb62:	4803      	ldr	r0, [pc, #12]	; (800cb70 <BSP_SD_GetCardInfo+0x18>)
 800cb64:	f7fb faa6 	bl	80080b4 <HAL_SD_GetCardInfo>
}
 800cb68:	bf00      	nop
 800cb6a:	3708      	adds	r7, #8
 800cb6c:	46bd      	mov	sp, r7
 800cb6e:	bd80      	pop	{r7, pc}
 800cb70:	2000dea0 	.word	0x2000dea0

0800cb74 <BSP_SD_IsDetected>:
 * @brief  Detects if SD card is correctly plugged in the memory slot or not.
 * @param  None
 * @retval Returns if SD is detected or not
 */
__weak uint8_t BSP_SD_IsDetected(void)
{
 800cb74:	b480      	push	{r7}
 800cb76:	b083      	sub	sp, #12
 800cb78:	af00      	add	r7, sp, #0
  __IO uint8_t status = SD_PRESENT;
 800cb7a:	2301      	movs	r3, #1
 800cb7c:	71fb      	strb	r3, [r7, #7]

  /* USER CODE BEGIN 1 */
  /* user code can be inserted here */
  /* USER CODE END 1 */

  return status;
 800cb7e:	79fb      	ldrb	r3, [r7, #7]
 800cb80:	b2db      	uxtb	r3, r3
}
 800cb82:	4618      	mov	r0, r3
 800cb84:	370c      	adds	r7, #12
 800cb86:	46bd      	mov	sp, r7
 800cb88:	bc80      	pop	{r7}
 800cb8a:	4770      	bx	lr

0800cb8c <USBD_HID_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  USBD_HID_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800cb8c:	b580      	push	{r7, lr}
 800cb8e:	b082      	sub	sp, #8
 800cb90:	af00      	add	r7, sp, #0
 800cb92:	6078      	str	r0, [r7, #4]
 800cb94:	460b      	mov	r3, r1
 800cb96:	70fb      	strb	r3, [r7, #3]
  /* Open EP IN */
  USBD_LL_OpenEP(pdev, HID_EPIN_ADDR, USBD_EP_TYPE_INTR, HID_EPIN_SIZE);
 800cb98:	2304      	movs	r3, #4
 800cb9a:	2203      	movs	r2, #3
 800cb9c:	2181      	movs	r1, #129	; 0x81
 800cb9e:	6878      	ldr	r0, [r7, #4]
 800cba0:	f004 faef 	bl	8011182 <USBD_LL_OpenEP>
  pdev->ep_in[HID_EPIN_ADDR & 0xFU].is_used = 1U;
 800cba4:	687b      	ldr	r3, [r7, #4]
 800cba6:	2201      	movs	r2, #1
 800cba8:	62da      	str	r2, [r3, #44]	; 0x2c

  pdev->pClassData = USBD_malloc(sizeof(USBD_HID_HandleTypeDef));
 800cbaa:	2010      	movs	r0, #16
 800cbac:	f004 fbfe 	bl	80113ac <USBD_static_malloc>
 800cbb0:	4602      	mov	r2, r0
 800cbb2:	687b      	ldr	r3, [r7, #4]
 800cbb4:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8

  if (pdev->pClassData == NULL)
 800cbb8:	687b      	ldr	r3, [r7, #4]
 800cbba:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800cbbe:	2b00      	cmp	r3, #0
 800cbc0:	d101      	bne.n	800cbc6 <USBD_HID_Init+0x3a>
  {
    return USBD_FAIL;
 800cbc2:	2302      	movs	r3, #2
 800cbc4:	e005      	b.n	800cbd2 <USBD_HID_Init+0x46>
  }

  ((USBD_HID_HandleTypeDef *)pdev->pClassData)->state = HID_IDLE;
 800cbc6:	687b      	ldr	r3, [r7, #4]
 800cbc8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800cbcc:	2200      	movs	r2, #0
 800cbce:	731a      	strb	r2, [r3, #12]

  return USBD_OK;
 800cbd0:	2300      	movs	r3, #0
}
 800cbd2:	4618      	mov	r0, r3
 800cbd4:	3708      	adds	r7, #8
 800cbd6:	46bd      	mov	sp, r7
 800cbd8:	bd80      	pop	{r7, pc}

0800cbda <USBD_HID_DeInit>:
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  USBD_HID_DeInit(USBD_HandleTypeDef *pdev,
                                uint8_t cfgidx)
{
 800cbda:	b580      	push	{r7, lr}
 800cbdc:	b082      	sub	sp, #8
 800cbde:	af00      	add	r7, sp, #0
 800cbe0:	6078      	str	r0, [r7, #4]
 800cbe2:	460b      	mov	r3, r1
 800cbe4:	70fb      	strb	r3, [r7, #3]
  /* Close HID EPs */
  USBD_LL_CloseEP(pdev, HID_EPIN_ADDR);
 800cbe6:	2181      	movs	r1, #129	; 0x81
 800cbe8:	6878      	ldr	r0, [r7, #4]
 800cbea:	f004 faf0 	bl	80111ce <USBD_LL_CloseEP>
  pdev->ep_in[HID_EPIN_ADDR & 0xFU].is_used = 0U;
 800cbee:	687b      	ldr	r3, [r7, #4]
 800cbf0:	2200      	movs	r2, #0
 800cbf2:	62da      	str	r2, [r3, #44]	; 0x2c

  /* FRee allocated memory */
  if (pdev->pClassData != NULL)
 800cbf4:	687b      	ldr	r3, [r7, #4]
 800cbf6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800cbfa:	2b00      	cmp	r3, #0
 800cbfc:	d009      	beq.n	800cc12 <USBD_HID_DeInit+0x38>
  {
    USBD_free(pdev->pClassData);
 800cbfe:	687b      	ldr	r3, [r7, #4]
 800cc00:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800cc04:	4618      	mov	r0, r3
 800cc06:	f004 fbdd 	bl	80113c4 <USBD_static_free>
    pdev->pClassData = NULL;
 800cc0a:	687b      	ldr	r3, [r7, #4]
 800cc0c:	2200      	movs	r2, #0
 800cc0e:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  }

  return USBD_OK;
 800cc12:	2300      	movs	r3, #0
}
 800cc14:	4618      	mov	r0, r3
 800cc16:	3708      	adds	r7, #8
 800cc18:	46bd      	mov	sp, r7
 800cc1a:	bd80      	pop	{r7, pc}

0800cc1c <USBD_HID_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t  USBD_HID_Setup(USBD_HandleTypeDef *pdev,
                               USBD_SetupReqTypedef *req)
{
 800cc1c:	b580      	push	{r7, lr}
 800cc1e:	b088      	sub	sp, #32
 800cc20:	af00      	add	r7, sp, #0
 800cc22:	6078      	str	r0, [r7, #4]
 800cc24:	6039      	str	r1, [r7, #0]
  USBD_HID_HandleTypeDef *hhid = (USBD_HID_HandleTypeDef *) pdev->pClassData;
 800cc26:	687b      	ldr	r3, [r7, #4]
 800cc28:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800cc2c:	613b      	str	r3, [r7, #16]
  uint16_t len = 0U;
 800cc2e:	2300      	movs	r3, #0
 800cc30:	83fb      	strh	r3, [r7, #30]
  uint8_t *pbuf = NULL;
 800cc32:	2300      	movs	r3, #0
 800cc34:	61bb      	str	r3, [r7, #24]
  uint16_t status_info = 0U;
 800cc36:	2300      	movs	r3, #0
 800cc38:	81fb      	strh	r3, [r7, #14]
  USBD_StatusTypeDef ret = USBD_OK;
 800cc3a:	2300      	movs	r3, #0
 800cc3c:	75fb      	strb	r3, [r7, #23]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800cc3e:	683b      	ldr	r3, [r7, #0]
 800cc40:	781b      	ldrb	r3, [r3, #0]
 800cc42:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800cc46:	2b00      	cmp	r3, #0
 800cc48:	d045      	beq.n	800ccd6 <USBD_HID_Setup+0xba>
 800cc4a:	2b20      	cmp	r3, #32
 800cc4c:	f040 80d3 	bne.w	800cdf6 <USBD_HID_Setup+0x1da>
  {
    case USB_REQ_TYPE_CLASS :
      switch (req->bRequest)
 800cc50:	683b      	ldr	r3, [r7, #0]
 800cc52:	785b      	ldrb	r3, [r3, #1]
 800cc54:	3b02      	subs	r3, #2
 800cc56:	2b09      	cmp	r3, #9
 800cc58:	d835      	bhi.n	800ccc6 <USBD_HID_Setup+0xaa>
 800cc5a:	a201      	add	r2, pc, #4	; (adr r2, 800cc60 <USBD_HID_Setup+0x44>)
 800cc5c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800cc60:	0800ccb7 	.word	0x0800ccb7
 800cc64:	0800cc97 	.word	0x0800cc97
 800cc68:	0800ccc7 	.word	0x0800ccc7
 800cc6c:	0800ccc7 	.word	0x0800ccc7
 800cc70:	0800ccc7 	.word	0x0800ccc7
 800cc74:	0800ccc7 	.word	0x0800ccc7
 800cc78:	0800ccc7 	.word	0x0800ccc7
 800cc7c:	0800ccc7 	.word	0x0800ccc7
 800cc80:	0800cca5 	.word	0x0800cca5
 800cc84:	0800cc89 	.word	0x0800cc89
      {
        case HID_REQ_SET_PROTOCOL:
          hhid->Protocol = (uint8_t)(req->wValue);
 800cc88:	683b      	ldr	r3, [r7, #0]
 800cc8a:	885b      	ldrh	r3, [r3, #2]
 800cc8c:	b2db      	uxtb	r3, r3
 800cc8e:	461a      	mov	r2, r3
 800cc90:	693b      	ldr	r3, [r7, #16]
 800cc92:	601a      	str	r2, [r3, #0]
          break;
 800cc94:	e01e      	b.n	800ccd4 <USBD_HID_Setup+0xb8>

        case HID_REQ_GET_PROTOCOL:
          USBD_CtlSendData(pdev, (uint8_t *)(void *)&hhid->Protocol, 1U);
 800cc96:	693b      	ldr	r3, [r7, #16]
 800cc98:	2201      	movs	r2, #1
 800cc9a:	4619      	mov	r1, r3
 800cc9c:	6878      	ldr	r0, [r7, #4]
 800cc9e:	f001 f922 	bl	800dee6 <USBD_CtlSendData>
          break;
 800cca2:	e017      	b.n	800ccd4 <USBD_HID_Setup+0xb8>

        case HID_REQ_SET_IDLE:
          hhid->IdleState = (uint8_t)(req->wValue >> 8);
 800cca4:	683b      	ldr	r3, [r7, #0]
 800cca6:	885b      	ldrh	r3, [r3, #2]
 800cca8:	0a1b      	lsrs	r3, r3, #8
 800ccaa:	b29b      	uxth	r3, r3
 800ccac:	b2db      	uxtb	r3, r3
 800ccae:	461a      	mov	r2, r3
 800ccb0:	693b      	ldr	r3, [r7, #16]
 800ccb2:	605a      	str	r2, [r3, #4]
          break;
 800ccb4:	e00e      	b.n	800ccd4 <USBD_HID_Setup+0xb8>

        case HID_REQ_GET_IDLE:
          USBD_CtlSendData(pdev, (uint8_t *)(void *)&hhid->IdleState, 1U);
 800ccb6:	693b      	ldr	r3, [r7, #16]
 800ccb8:	3304      	adds	r3, #4
 800ccba:	2201      	movs	r2, #1
 800ccbc:	4619      	mov	r1, r3
 800ccbe:	6878      	ldr	r0, [r7, #4]
 800ccc0:	f001 f911 	bl	800dee6 <USBD_CtlSendData>
          break;
 800ccc4:	e006      	b.n	800ccd4 <USBD_HID_Setup+0xb8>

        default:
          USBD_CtlError(pdev, req);
 800ccc6:	6839      	ldr	r1, [r7, #0]
 800ccc8:	6878      	ldr	r0, [r7, #4]
 800ccca:	f001 f8a2 	bl	800de12 <USBD_CtlError>
          ret = USBD_FAIL;
 800ccce:	2302      	movs	r3, #2
 800ccd0:	75fb      	strb	r3, [r7, #23]
          break;
 800ccd2:	bf00      	nop
      }
      break;
 800ccd4:	e096      	b.n	800ce04 <USBD_HID_Setup+0x1e8>
    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800ccd6:	683b      	ldr	r3, [r7, #0]
 800ccd8:	785b      	ldrb	r3, [r3, #1]
 800ccda:	2b0b      	cmp	r3, #11
 800ccdc:	f200 8083 	bhi.w	800cde6 <USBD_HID_Setup+0x1ca>
 800cce0:	a201      	add	r2, pc, #4	; (adr r2, 800cce8 <USBD_HID_Setup+0xcc>)
 800cce2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800cce6:	bf00      	nop
 800cce8:	0800cd19 	.word	0x0800cd19
 800ccec:	0800cde7 	.word	0x0800cde7
 800ccf0:	0800cde7 	.word	0x0800cde7
 800ccf4:	0800cde7 	.word	0x0800cde7
 800ccf8:	0800cde7 	.word	0x0800cde7
 800ccfc:	0800cde7 	.word	0x0800cde7
 800cd00:	0800cd41 	.word	0x0800cd41
 800cd04:	0800cde7 	.word	0x0800cde7
 800cd08:	0800cde7 	.word	0x0800cde7
 800cd0c:	0800cde7 	.word	0x0800cde7
 800cd10:	0800cd99 	.word	0x0800cd99
 800cd14:	0800cdc1 	.word	0x0800cdc1
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800cd18:	687b      	ldr	r3, [r7, #4]
 800cd1a:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800cd1e:	2b03      	cmp	r3, #3
 800cd20:	d107      	bne.n	800cd32 <USBD_HID_Setup+0x116>
          {
            USBD_CtlSendData(pdev, (uint8_t *)(void *)&status_info, 2U);
 800cd22:	f107 030e 	add.w	r3, r7, #14
 800cd26:	2202      	movs	r2, #2
 800cd28:	4619      	mov	r1, r3
 800cd2a:	6878      	ldr	r0, [r7, #4]
 800cd2c:	f001 f8db 	bl	800dee6 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800cd30:	e060      	b.n	800cdf4 <USBD_HID_Setup+0x1d8>
            USBD_CtlError(pdev, req);
 800cd32:	6839      	ldr	r1, [r7, #0]
 800cd34:	6878      	ldr	r0, [r7, #4]
 800cd36:	f001 f86c 	bl	800de12 <USBD_CtlError>
            ret = USBD_FAIL;
 800cd3a:	2302      	movs	r3, #2
 800cd3c:	75fb      	strb	r3, [r7, #23]
          break;
 800cd3e:	e059      	b.n	800cdf4 <USBD_HID_Setup+0x1d8>

        case USB_REQ_GET_DESCRIPTOR:
          if (req->wValue >> 8 == HID_REPORT_DESC)
 800cd40:	683b      	ldr	r3, [r7, #0]
 800cd42:	885b      	ldrh	r3, [r3, #2]
 800cd44:	0a1b      	lsrs	r3, r3, #8
 800cd46:	b29b      	uxth	r3, r3
 800cd48:	2b22      	cmp	r3, #34	; 0x22
 800cd4a:	d108      	bne.n	800cd5e <USBD_HID_Setup+0x142>
          {
            len = MIN(HID_MOUSE_REPORT_DESC_SIZE, req->wLength);
 800cd4c:	683b      	ldr	r3, [r7, #0]
 800cd4e:	88db      	ldrh	r3, [r3, #6]
 800cd50:	2b4a      	cmp	r3, #74	; 0x4a
 800cd52:	bf28      	it	cs
 800cd54:	234a      	movcs	r3, #74	; 0x4a
 800cd56:	83fb      	strh	r3, [r7, #30]
            pbuf = HID_MOUSE_ReportDesc;
 800cd58:	4b2d      	ldr	r3, [pc, #180]	; (800ce10 <USBD_HID_Setup+0x1f4>)
 800cd5a:	61bb      	str	r3, [r7, #24]
 800cd5c:	e015      	b.n	800cd8a <USBD_HID_Setup+0x16e>
          }
          else if (req->wValue >> 8 == HID_DESCRIPTOR_TYPE)
 800cd5e:	683b      	ldr	r3, [r7, #0]
 800cd60:	885b      	ldrh	r3, [r3, #2]
 800cd62:	0a1b      	lsrs	r3, r3, #8
 800cd64:	b29b      	uxth	r3, r3
 800cd66:	2b21      	cmp	r3, #33	; 0x21
 800cd68:	d108      	bne.n	800cd7c <USBD_HID_Setup+0x160>
          {
            pbuf = USBD_HID_Desc;
 800cd6a:	4b2a      	ldr	r3, [pc, #168]	; (800ce14 <USBD_HID_Setup+0x1f8>)
 800cd6c:	61bb      	str	r3, [r7, #24]
            len = MIN(USB_HID_DESC_SIZ, req->wLength);
 800cd6e:	683b      	ldr	r3, [r7, #0]
 800cd70:	88db      	ldrh	r3, [r3, #6]
 800cd72:	2b09      	cmp	r3, #9
 800cd74:	bf28      	it	cs
 800cd76:	2309      	movcs	r3, #9
 800cd78:	83fb      	strh	r3, [r7, #30]
 800cd7a:	e006      	b.n	800cd8a <USBD_HID_Setup+0x16e>
          }
          else
          {
            USBD_CtlError(pdev, req);
 800cd7c:	6839      	ldr	r1, [r7, #0]
 800cd7e:	6878      	ldr	r0, [r7, #4]
 800cd80:	f001 f847 	bl	800de12 <USBD_CtlError>
            ret = USBD_FAIL;
 800cd84:	2302      	movs	r3, #2
 800cd86:	75fb      	strb	r3, [r7, #23]
            break;
 800cd88:	e034      	b.n	800cdf4 <USBD_HID_Setup+0x1d8>
          }
          USBD_CtlSendData(pdev, pbuf, len);
 800cd8a:	8bfb      	ldrh	r3, [r7, #30]
 800cd8c:	461a      	mov	r2, r3
 800cd8e:	69b9      	ldr	r1, [r7, #24]
 800cd90:	6878      	ldr	r0, [r7, #4]
 800cd92:	f001 f8a8 	bl	800dee6 <USBD_CtlSendData>
          break;
 800cd96:	e02d      	b.n	800cdf4 <USBD_HID_Setup+0x1d8>

        case USB_REQ_GET_INTERFACE :
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800cd98:	687b      	ldr	r3, [r7, #4]
 800cd9a:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800cd9e:	2b03      	cmp	r3, #3
 800cda0:	d107      	bne.n	800cdb2 <USBD_HID_Setup+0x196>
          {
            USBD_CtlSendData(pdev, (uint8_t *)(void *)&hhid->AltSetting, 1U);
 800cda2:	693b      	ldr	r3, [r7, #16]
 800cda4:	3308      	adds	r3, #8
 800cda6:	2201      	movs	r2, #1
 800cda8:	4619      	mov	r1, r3
 800cdaa:	6878      	ldr	r0, [r7, #4]
 800cdac:	f001 f89b 	bl	800dee6 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800cdb0:	e020      	b.n	800cdf4 <USBD_HID_Setup+0x1d8>
            USBD_CtlError(pdev, req);
 800cdb2:	6839      	ldr	r1, [r7, #0]
 800cdb4:	6878      	ldr	r0, [r7, #4]
 800cdb6:	f001 f82c 	bl	800de12 <USBD_CtlError>
            ret = USBD_FAIL;
 800cdba:	2302      	movs	r3, #2
 800cdbc:	75fb      	strb	r3, [r7, #23]
          break;
 800cdbe:	e019      	b.n	800cdf4 <USBD_HID_Setup+0x1d8>

        case USB_REQ_SET_INTERFACE :
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800cdc0:	687b      	ldr	r3, [r7, #4]
 800cdc2:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800cdc6:	2b03      	cmp	r3, #3
 800cdc8:	d106      	bne.n	800cdd8 <USBD_HID_Setup+0x1bc>
          {
            hhid->AltSetting = (uint8_t)(req->wValue);
 800cdca:	683b      	ldr	r3, [r7, #0]
 800cdcc:	885b      	ldrh	r3, [r3, #2]
 800cdce:	b2db      	uxtb	r3, r3
 800cdd0:	461a      	mov	r2, r3
 800cdd2:	693b      	ldr	r3, [r7, #16]
 800cdd4:	609a      	str	r2, [r3, #8]
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800cdd6:	e00d      	b.n	800cdf4 <USBD_HID_Setup+0x1d8>
            USBD_CtlError(pdev, req);
 800cdd8:	6839      	ldr	r1, [r7, #0]
 800cdda:	6878      	ldr	r0, [r7, #4]
 800cddc:	f001 f819 	bl	800de12 <USBD_CtlError>
            ret = USBD_FAIL;
 800cde0:	2302      	movs	r3, #2
 800cde2:	75fb      	strb	r3, [r7, #23]
          break;
 800cde4:	e006      	b.n	800cdf4 <USBD_HID_Setup+0x1d8>

        default:
          USBD_CtlError(pdev, req);
 800cde6:	6839      	ldr	r1, [r7, #0]
 800cde8:	6878      	ldr	r0, [r7, #4]
 800cdea:	f001 f812 	bl	800de12 <USBD_CtlError>
          ret = USBD_FAIL;
 800cdee:	2302      	movs	r3, #2
 800cdf0:	75fb      	strb	r3, [r7, #23]
          break;
 800cdf2:	bf00      	nop
      }
      break;
 800cdf4:	e006      	b.n	800ce04 <USBD_HID_Setup+0x1e8>

    default:
      USBD_CtlError(pdev, req);
 800cdf6:	6839      	ldr	r1, [r7, #0]
 800cdf8:	6878      	ldr	r0, [r7, #4]
 800cdfa:	f001 f80a 	bl	800de12 <USBD_CtlError>
      ret = USBD_FAIL;
 800cdfe:	2302      	movs	r3, #2
 800ce00:	75fb      	strb	r3, [r7, #23]
      break;
 800ce02:	bf00      	nop
  }

  return ret;
 800ce04:	7dfb      	ldrb	r3, [r7, #23]
}
 800ce06:	4618      	mov	r0, r3
 800ce08:	3720      	adds	r7, #32
 800ce0a:	46bd      	mov	sp, r7
 800ce0c:	bd80      	pop	{r7, pc}
 800ce0e:	bf00      	nop
 800ce10:	2000d754 	.word	0x2000d754
 800ce14:	2000d73c 	.word	0x2000d73c

0800ce18 <USBD_HID_GetFSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_HID_GetFSCfgDesc(uint16_t *length)
{
 800ce18:	b480      	push	{r7}
 800ce1a:	b083      	sub	sp, #12
 800ce1c:	af00      	add	r7, sp, #0
 800ce1e:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_HID_CfgFSDesc);
 800ce20:	687b      	ldr	r3, [r7, #4]
 800ce22:	2222      	movs	r2, #34	; 0x22
 800ce24:	801a      	strh	r2, [r3, #0]
  return USBD_HID_CfgFSDesc;
 800ce26:	4b03      	ldr	r3, [pc, #12]	; (800ce34 <USBD_HID_GetFSCfgDesc+0x1c>)
}
 800ce28:	4618      	mov	r0, r3
 800ce2a:	370c      	adds	r7, #12
 800ce2c:	46bd      	mov	sp, r7
 800ce2e:	bc80      	pop	{r7}
 800ce30:	4770      	bx	lr
 800ce32:	bf00      	nop
 800ce34:	2000d6d0 	.word	0x2000d6d0

0800ce38 <USBD_HID_GetHSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_HID_GetHSCfgDesc(uint16_t *length)
{
 800ce38:	b480      	push	{r7}
 800ce3a:	b083      	sub	sp, #12
 800ce3c:	af00      	add	r7, sp, #0
 800ce3e:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_HID_CfgHSDesc);
 800ce40:	687b      	ldr	r3, [r7, #4]
 800ce42:	2222      	movs	r2, #34	; 0x22
 800ce44:	801a      	strh	r2, [r3, #0]
  return USBD_HID_CfgHSDesc;
 800ce46:	4b03      	ldr	r3, [pc, #12]	; (800ce54 <USBD_HID_GetHSCfgDesc+0x1c>)
}
 800ce48:	4618      	mov	r0, r3
 800ce4a:	370c      	adds	r7, #12
 800ce4c:	46bd      	mov	sp, r7
 800ce4e:	bc80      	pop	{r7}
 800ce50:	4770      	bx	lr
 800ce52:	bf00      	nop
 800ce54:	2000d6f4 	.word	0x2000d6f4

0800ce58 <USBD_HID_GetOtherSpeedCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_HID_GetOtherSpeedCfgDesc(uint16_t *length)
{
 800ce58:	b480      	push	{r7}
 800ce5a:	b083      	sub	sp, #12
 800ce5c:	af00      	add	r7, sp, #0
 800ce5e:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_HID_OtherSpeedCfgDesc);
 800ce60:	687b      	ldr	r3, [r7, #4]
 800ce62:	2222      	movs	r2, #34	; 0x22
 800ce64:	801a      	strh	r2, [r3, #0]
  return USBD_HID_OtherSpeedCfgDesc;
 800ce66:	4b03      	ldr	r3, [pc, #12]	; (800ce74 <USBD_HID_GetOtherSpeedCfgDesc+0x1c>)
}
 800ce68:	4618      	mov	r0, r3
 800ce6a:	370c      	adds	r7, #12
 800ce6c:	46bd      	mov	sp, r7
 800ce6e:	bc80      	pop	{r7}
 800ce70:	4770      	bx	lr
 800ce72:	bf00      	nop
 800ce74:	2000d718 	.word	0x2000d718

0800ce78 <USBD_HID_DataIn>:
  * @param  epnum: endpoint index
  * @retval status
  */
static uint8_t  USBD_HID_DataIn(USBD_HandleTypeDef *pdev,
                                uint8_t epnum)
{
 800ce78:	b480      	push	{r7}
 800ce7a:	b083      	sub	sp, #12
 800ce7c:	af00      	add	r7, sp, #0
 800ce7e:	6078      	str	r0, [r7, #4]
 800ce80:	460b      	mov	r3, r1
 800ce82:	70fb      	strb	r3, [r7, #3]

  /* Ensure that the FIFO is empty before a new transfer, this condition could
  be caused by  a new transfer before the end of the previous transfer */
  ((USBD_HID_HandleTypeDef *)pdev->pClassData)->state = HID_IDLE;
 800ce84:	687b      	ldr	r3, [r7, #4]
 800ce86:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800ce8a:	2200      	movs	r2, #0
 800ce8c:	731a      	strb	r2, [r3, #12]
  return USBD_OK;
 800ce8e:	2300      	movs	r3, #0
}
 800ce90:	4618      	mov	r0, r3
 800ce92:	370c      	adds	r7, #12
 800ce94:	46bd      	mov	sp, r7
 800ce96:	bc80      	pop	{r7}
 800ce98:	4770      	bx	lr
	...

0800ce9c <USBD_HID_GetDeviceQualifierDesc>:
*         return Device Qualifier descriptor
* @param  length : pointer data length
* @retval pointer to descriptor buffer
*/
static uint8_t  *USBD_HID_GetDeviceQualifierDesc(uint16_t *length)
{
 800ce9c:	b480      	push	{r7}
 800ce9e:	b083      	sub	sp, #12
 800cea0:	af00      	add	r7, sp, #0
 800cea2:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_HID_DeviceQualifierDesc);
 800cea4:	687b      	ldr	r3, [r7, #4]
 800cea6:	220a      	movs	r2, #10
 800cea8:	801a      	strh	r2, [r3, #0]
  return USBD_HID_DeviceQualifierDesc;
 800ceaa:	4b03      	ldr	r3, [pc, #12]	; (800ceb8 <USBD_HID_GetDeviceQualifierDesc+0x1c>)
}
 800ceac:	4618      	mov	r0, r3
 800ceae:	370c      	adds	r7, #12
 800ceb0:	46bd      	mov	sp, r7
 800ceb2:	bc80      	pop	{r7}
 800ceb4:	4770      	bx	lr
 800ceb6:	bf00      	nop
 800ceb8:	2000d748 	.word	0x2000d748

0800cebc <USBD_Init>:
* @param  id: Low level core index
* @retval None
*/
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 800cebc:	b580      	push	{r7, lr}
 800cebe:	b084      	sub	sp, #16
 800cec0:	af00      	add	r7, sp, #0
 800cec2:	60f8      	str	r0, [r7, #12]
 800cec4:	60b9      	str	r1, [r7, #8]
 800cec6:	4613      	mov	r3, r2
 800cec8:	71fb      	strb	r3, [r7, #7]
  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 800ceca:	68fb      	ldr	r3, [r7, #12]
 800cecc:	2b00      	cmp	r3, #0
 800cece:	d101      	bne.n	800ced4 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif
    return USBD_FAIL;
 800ced0:	2302      	movs	r3, #2
 800ced2:	e01a      	b.n	800cf0a <USBD_Init+0x4e>
  }

  /* Unlink previous class*/
  if (pdev->pClass != NULL)
 800ced4:	68fb      	ldr	r3, [r7, #12]
 800ced6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800ceda:	2b00      	cmp	r3, #0
 800cedc:	d003      	beq.n	800cee6 <USBD_Init+0x2a>
  {
    pdev->pClass = NULL;
 800cede:	68fb      	ldr	r3, [r7, #12]
 800cee0:	2200      	movs	r2, #0
 800cee2:	f8c3 22b4 	str.w	r2, [r3, #692]	; 0x2b4
  }

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 800cee6:	68bb      	ldr	r3, [r7, #8]
 800cee8:	2b00      	cmp	r3, #0
 800ceea:	d003      	beq.n	800cef4 <USBD_Init+0x38>
  {
    pdev->pDesc = pdesc;
 800ceec:	68fb      	ldr	r3, [r7, #12]
 800ceee:	68ba      	ldr	r2, [r7, #8]
 800cef0:	f8c3 22b0 	str.w	r2, [r3, #688]	; 0x2b0
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800cef4:	68fb      	ldr	r3, [r7, #12]
 800cef6:	2201      	movs	r2, #1
 800cef8:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->id = id;
 800cefc:	68fb      	ldr	r3, [r7, #12]
 800cefe:	79fa      	ldrb	r2, [r7, #7]
 800cf00:	701a      	strb	r2, [r3, #0]
  /* Initialize low level driver */
  USBD_LL_Init(pdev);
 800cf02:	68f8      	ldr	r0, [r7, #12]
 800cf04:	f004 f8da 	bl	80110bc <USBD_LL_Init>

  return USBD_OK;
 800cf08:	2300      	movs	r3, #0
}
 800cf0a:	4618      	mov	r0, r3
 800cf0c:	3710      	adds	r7, #16
 800cf0e:	46bd      	mov	sp, r7
 800cf10:	bd80      	pop	{r7, pc}

0800cf12 <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 800cf12:	b480      	push	{r7}
 800cf14:	b085      	sub	sp, #20
 800cf16:	af00      	add	r7, sp, #0
 800cf18:	6078      	str	r0, [r7, #4]
 800cf1a:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef status = USBD_OK;
 800cf1c:	2300      	movs	r3, #0
 800cf1e:	73fb      	strb	r3, [r7, #15]
  if (pclass != NULL)
 800cf20:	683b      	ldr	r3, [r7, #0]
 800cf22:	2b00      	cmp	r3, #0
 800cf24:	d006      	beq.n	800cf34 <USBD_RegisterClass+0x22>
  {
    /* link the class to the USB Device handle */
    pdev->pClass = pclass;
 800cf26:	687b      	ldr	r3, [r7, #4]
 800cf28:	683a      	ldr	r2, [r7, #0]
 800cf2a:	f8c3 22b4 	str.w	r2, [r3, #692]	; 0x2b4
    status = USBD_OK;
 800cf2e:	2300      	movs	r3, #0
 800cf30:	73fb      	strb	r3, [r7, #15]
 800cf32:	e001      	b.n	800cf38 <USBD_RegisterClass+0x26>
  else
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif
    status = USBD_FAIL;
 800cf34:	2302      	movs	r3, #2
 800cf36:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 800cf38:	7bfb      	ldrb	r3, [r7, #15]
}
 800cf3a:	4618      	mov	r0, r3
 800cf3c:	3714      	adds	r7, #20
 800cf3e:	46bd      	mov	sp, r7
 800cf40:	bc80      	pop	{r7}
 800cf42:	4770      	bx	lr

0800cf44 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_Start(USBD_HandleTypeDef *pdev)
{
 800cf44:	b580      	push	{r7, lr}
 800cf46:	b082      	sub	sp, #8
 800cf48:	af00      	add	r7, sp, #0
 800cf4a:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  USBD_LL_Start(pdev);
 800cf4c:	6878      	ldr	r0, [r7, #4]
 800cf4e:	f004 f8fd 	bl	801114c <USBD_LL_Start>

  return USBD_OK;
 800cf52:	2300      	movs	r3, #0
}
 800cf54:	4618      	mov	r0, r3
 800cf56:	3708      	adds	r7, #8
 800cf58:	46bd      	mov	sp, r7
 800cf5a:	bd80      	pop	{r7, pc}

0800cf5c <USBD_RunTestMode>:
*         Launch test mode process
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef  USBD_RunTestMode(USBD_HandleTypeDef  *pdev)
{
 800cf5c:	b480      	push	{r7}
 800cf5e:	b083      	sub	sp, #12
 800cf60:	af00      	add	r7, sp, #0
 800cf62:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800cf64:	2300      	movs	r3, #0
}
 800cf66:	4618      	mov	r0, r3
 800cf68:	370c      	adds	r7, #12
 800cf6a:	46bd      	mov	sp, r7
 800cf6c:	bc80      	pop	{r7}
 800cf6e:	4770      	bx	lr

0800cf70 <USBD_SetClassConfig>:
* @param  cfgidx: configuration index
* @retval status
*/

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 800cf70:	b580      	push	{r7, lr}
 800cf72:	b084      	sub	sp, #16
 800cf74:	af00      	add	r7, sp, #0
 800cf76:	6078      	str	r0, [r7, #4]
 800cf78:	460b      	mov	r3, r1
 800cf7a:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_FAIL;
 800cf7c:	2302      	movs	r3, #2
 800cf7e:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClass != NULL)
 800cf80:	687b      	ldr	r3, [r7, #4]
 800cf82:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800cf86:	2b00      	cmp	r3, #0
 800cf88:	d00c      	beq.n	800cfa4 <USBD_SetClassConfig+0x34>
  {
    /* Set configuration  and Start the Class*/
    if (pdev->pClass->Init(pdev, cfgidx) == 0U)
 800cf8a:	687b      	ldr	r3, [r7, #4]
 800cf8c:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800cf90:	681b      	ldr	r3, [r3, #0]
 800cf92:	78fa      	ldrb	r2, [r7, #3]
 800cf94:	4611      	mov	r1, r2
 800cf96:	6878      	ldr	r0, [r7, #4]
 800cf98:	4798      	blx	r3
 800cf9a:	4603      	mov	r3, r0
 800cf9c:	2b00      	cmp	r3, #0
 800cf9e:	d101      	bne.n	800cfa4 <USBD_SetClassConfig+0x34>
    {
      ret = USBD_OK;
 800cfa0:	2300      	movs	r3, #0
 800cfa2:	73fb      	strb	r3, [r7, #15]
    }
  }

  return ret;
 800cfa4:	7bfb      	ldrb	r3, [r7, #15]
}
 800cfa6:	4618      	mov	r0, r3
 800cfa8:	3710      	adds	r7, #16
 800cfaa:	46bd      	mov	sp, r7
 800cfac:	bd80      	pop	{r7, pc}

0800cfae <USBD_ClrClassConfig>:
* @param  pdev: device instance
* @param  cfgidx: configuration index
* @retval status: USBD_StatusTypeDef
*/
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 800cfae:	b580      	push	{r7, lr}
 800cfb0:	b082      	sub	sp, #8
 800cfb2:	af00      	add	r7, sp, #0
 800cfb4:	6078      	str	r0, [r7, #4]
 800cfb6:	460b      	mov	r3, r1
 800cfb8:	70fb      	strb	r3, [r7, #3]
  /* Clear configuration  and De-initialize the Class process*/
  pdev->pClass->DeInit(pdev, cfgidx);
 800cfba:	687b      	ldr	r3, [r7, #4]
 800cfbc:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800cfc0:	685b      	ldr	r3, [r3, #4]
 800cfc2:	78fa      	ldrb	r2, [r7, #3]
 800cfc4:	4611      	mov	r1, r2
 800cfc6:	6878      	ldr	r0, [r7, #4]
 800cfc8:	4798      	blx	r3

  return USBD_OK;
 800cfca:	2300      	movs	r3, #0
}
 800cfcc:	4618      	mov	r0, r3
 800cfce:	3708      	adds	r7, #8
 800cfd0:	46bd      	mov	sp, r7
 800cfd2:	bd80      	pop	{r7, pc}

0800cfd4 <USBD_LL_SetupStage>:
*         Handle the setup stage
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 800cfd4:	b580      	push	{r7, lr}
 800cfd6:	b082      	sub	sp, #8
 800cfd8:	af00      	add	r7, sp, #0
 800cfda:	6078      	str	r0, [r7, #4]
 800cfdc:	6039      	str	r1, [r7, #0]
  USBD_ParseSetupRequest(&pdev->request, psetup);
 800cfde:	687b      	ldr	r3, [r7, #4]
 800cfe0:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 800cfe4:	6839      	ldr	r1, [r7, #0]
 800cfe6:	4618      	mov	r0, r3
 800cfe8:	f000 fed7 	bl	800dd9a <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 800cfec:	687b      	ldr	r3, [r7, #4]
 800cfee:	2201      	movs	r2, #1
 800cff0:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 800cff4:	687b      	ldr	r3, [r7, #4]
 800cff6:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	; 0x2ae
 800cffa:	461a      	mov	r2, r3
 800cffc:	687b      	ldr	r3, [r7, #4]
 800cffe:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 800d002:	687b      	ldr	r3, [r7, #4]
 800d004:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 800d008:	f003 031f 	and.w	r3, r3, #31
 800d00c:	2b02      	cmp	r3, #2
 800d00e:	d016      	beq.n	800d03e <USBD_LL_SetupStage+0x6a>
 800d010:	2b02      	cmp	r3, #2
 800d012:	d81c      	bhi.n	800d04e <USBD_LL_SetupStage+0x7a>
 800d014:	2b00      	cmp	r3, #0
 800d016:	d002      	beq.n	800d01e <USBD_LL_SetupStage+0x4a>
 800d018:	2b01      	cmp	r3, #1
 800d01a:	d008      	beq.n	800d02e <USBD_LL_SetupStage+0x5a>
 800d01c:	e017      	b.n	800d04e <USBD_LL_SetupStage+0x7a>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      USBD_StdDevReq(pdev, &pdev->request);
 800d01e:	687b      	ldr	r3, [r7, #4]
 800d020:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 800d024:	4619      	mov	r1, r3
 800d026:	6878      	ldr	r0, [r7, #4]
 800d028:	f000 f9ca 	bl	800d3c0 <USBD_StdDevReq>
      break;
 800d02c:	e01a      	b.n	800d064 <USBD_LL_SetupStage+0x90>

    case USB_REQ_RECIPIENT_INTERFACE:
      USBD_StdItfReq(pdev, &pdev->request);
 800d02e:	687b      	ldr	r3, [r7, #4]
 800d030:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 800d034:	4619      	mov	r1, r3
 800d036:	6878      	ldr	r0, [r7, #4]
 800d038:	f000 fa2c 	bl	800d494 <USBD_StdItfReq>
      break;
 800d03c:	e012      	b.n	800d064 <USBD_LL_SetupStage+0x90>

    case USB_REQ_RECIPIENT_ENDPOINT:
      USBD_StdEPReq(pdev, &pdev->request);
 800d03e:	687b      	ldr	r3, [r7, #4]
 800d040:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 800d044:	4619      	mov	r1, r3
 800d046:	6878      	ldr	r0, [r7, #4]
 800d048:	f000 fa6c 	bl	800d524 <USBD_StdEPReq>
      break;
 800d04c:	e00a      	b.n	800d064 <USBD_LL_SetupStage+0x90>

    default:
      USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 800d04e:	687b      	ldr	r3, [r7, #4]
 800d050:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 800d054:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 800d058:	b2db      	uxtb	r3, r3
 800d05a:	4619      	mov	r1, r3
 800d05c:	6878      	ldr	r0, [r7, #4]
 800d05e:	f004 f8d5 	bl	801120c <USBD_LL_StallEP>
      break;
 800d062:	bf00      	nop
  }

  return USBD_OK;
 800d064:	2300      	movs	r3, #0
}
 800d066:	4618      	mov	r0, r3
 800d068:	3708      	adds	r7, #8
 800d06a:	46bd      	mov	sp, r7
 800d06c:	bd80      	pop	{r7, pc}

0800d06e <USBD_LL_DataOutStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 800d06e:	b580      	push	{r7, lr}
 800d070:	b086      	sub	sp, #24
 800d072:	af00      	add	r7, sp, #0
 800d074:	60f8      	str	r0, [r7, #12]
 800d076:	460b      	mov	r3, r1
 800d078:	607a      	str	r2, [r7, #4]
 800d07a:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;

  if (epnum == 0U)
 800d07c:	7afb      	ldrb	r3, [r7, #11]
 800d07e:	2b00      	cmp	r3, #0
 800d080:	d14b      	bne.n	800d11a <USBD_LL_DataOutStage+0xac>
  {
    pep = &pdev->ep_out[0];
 800d082:	68fb      	ldr	r3, [r7, #12]
 800d084:	f503 73aa 	add.w	r3, r3, #340	; 0x154
 800d088:	617b      	str	r3, [r7, #20]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 800d08a:	68fb      	ldr	r3, [r7, #12]
 800d08c:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 800d090:	2b03      	cmp	r3, #3
 800d092:	d134      	bne.n	800d0fe <USBD_LL_DataOutStage+0x90>
    {
      if (pep->rem_length > pep->maxpacket)
 800d094:	697b      	ldr	r3, [r7, #20]
 800d096:	68da      	ldr	r2, [r3, #12]
 800d098:	697b      	ldr	r3, [r7, #20]
 800d09a:	691b      	ldr	r3, [r3, #16]
 800d09c:	429a      	cmp	r2, r3
 800d09e:	d919      	bls.n	800d0d4 <USBD_LL_DataOutStage+0x66>
      {
        pep->rem_length -= pep->maxpacket;
 800d0a0:	697b      	ldr	r3, [r7, #20]
 800d0a2:	68da      	ldr	r2, [r3, #12]
 800d0a4:	697b      	ldr	r3, [r7, #20]
 800d0a6:	691b      	ldr	r3, [r3, #16]
 800d0a8:	1ad2      	subs	r2, r2, r3
 800d0aa:	697b      	ldr	r3, [r7, #20]
 800d0ac:	60da      	str	r2, [r3, #12]

        USBD_CtlContinueRx(pdev, pdata,
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 800d0ae:	697b      	ldr	r3, [r7, #20]
 800d0b0:	68da      	ldr	r2, [r3, #12]
 800d0b2:	697b      	ldr	r3, [r7, #20]
 800d0b4:	691b      	ldr	r3, [r3, #16]
        USBD_CtlContinueRx(pdev, pdata,
 800d0b6:	429a      	cmp	r2, r3
 800d0b8:	d203      	bcs.n	800d0c2 <USBD_LL_DataOutStage+0x54>
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 800d0ba:	697b      	ldr	r3, [r7, #20]
 800d0bc:	68db      	ldr	r3, [r3, #12]
        USBD_CtlContinueRx(pdev, pdata,
 800d0be:	b29b      	uxth	r3, r3
 800d0c0:	e002      	b.n	800d0c8 <USBD_LL_DataOutStage+0x5a>
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 800d0c2:	697b      	ldr	r3, [r7, #20]
 800d0c4:	691b      	ldr	r3, [r3, #16]
        USBD_CtlContinueRx(pdev, pdata,
 800d0c6:	b29b      	uxth	r3, r3
 800d0c8:	461a      	mov	r2, r3
 800d0ca:	6879      	ldr	r1, [r7, #4]
 800d0cc:	68f8      	ldr	r0, [r7, #12]
 800d0ce:	f000 ff38 	bl	800df42 <USBD_CtlContinueRx>
 800d0d2:	e038      	b.n	800d146 <USBD_LL_DataOutStage+0xd8>
      }
      else
      {
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 800d0d4:	68fb      	ldr	r3, [r7, #12]
 800d0d6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800d0da:	691b      	ldr	r3, [r3, #16]
 800d0dc:	2b00      	cmp	r3, #0
 800d0de:	d00a      	beq.n	800d0f6 <USBD_LL_DataOutStage+0x88>
            (pdev->dev_state == USBD_STATE_CONFIGURED))
 800d0e0:	68fb      	ldr	r3, [r7, #12]
 800d0e2:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 800d0e6:	2b03      	cmp	r3, #3
 800d0e8:	d105      	bne.n	800d0f6 <USBD_LL_DataOutStage+0x88>
        {
          pdev->pClass->EP0_RxReady(pdev);
 800d0ea:	68fb      	ldr	r3, [r7, #12]
 800d0ec:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800d0f0:	691b      	ldr	r3, [r3, #16]
 800d0f2:	68f8      	ldr	r0, [r7, #12]
 800d0f4:	4798      	blx	r3
        }
        USBD_CtlSendStatus(pdev);
 800d0f6:	68f8      	ldr	r0, [r7, #12]
 800d0f8:	f000 ff35 	bl	800df66 <USBD_CtlSendStatus>
 800d0fc:	e023      	b.n	800d146 <USBD_LL_DataOutStage+0xd8>
      }
    }
    else
    {
      if (pdev->ep0_state == USBD_EP0_STATUS_OUT)
 800d0fe:	68fb      	ldr	r3, [r7, #12]
 800d100:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 800d104:	2b05      	cmp	r3, #5
 800d106:	d11e      	bne.n	800d146 <USBD_LL_DataOutStage+0xd8>
      {
        /*
         * STATUS PHASE completed, update ep0_state to idle
         */
        pdev->ep0_state = USBD_EP0_IDLE;
 800d108:	68fb      	ldr	r3, [r7, #12]
 800d10a:	2200      	movs	r2, #0
 800d10c:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
        USBD_LL_StallEP(pdev, 0U);
 800d110:	2100      	movs	r1, #0
 800d112:	68f8      	ldr	r0, [r7, #12]
 800d114:	f004 f87a 	bl	801120c <USBD_LL_StallEP>
 800d118:	e015      	b.n	800d146 <USBD_LL_DataOutStage+0xd8>
      }
    }
  }
  else if ((pdev->pClass->DataOut != NULL) &&
 800d11a:	68fb      	ldr	r3, [r7, #12]
 800d11c:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800d120:	699b      	ldr	r3, [r3, #24]
 800d122:	2b00      	cmp	r3, #0
 800d124:	d00d      	beq.n	800d142 <USBD_LL_DataOutStage+0xd4>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 800d126:	68fb      	ldr	r3, [r7, #12]
 800d128:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
  else if ((pdev->pClass->DataOut != NULL) &&
 800d12c:	2b03      	cmp	r3, #3
 800d12e:	d108      	bne.n	800d142 <USBD_LL_DataOutStage+0xd4>
  {
    pdev->pClass->DataOut(pdev, epnum);
 800d130:	68fb      	ldr	r3, [r7, #12]
 800d132:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800d136:	699b      	ldr	r3, [r3, #24]
 800d138:	7afa      	ldrb	r2, [r7, #11]
 800d13a:	4611      	mov	r1, r2
 800d13c:	68f8      	ldr	r0, [r7, #12]
 800d13e:	4798      	blx	r3
 800d140:	e001      	b.n	800d146 <USBD_LL_DataOutStage+0xd8>
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 800d142:	2302      	movs	r3, #2
 800d144:	e000      	b.n	800d148 <USBD_LL_DataOutStage+0xda>
  }

  return USBD_OK;
 800d146:	2300      	movs	r3, #0
}
 800d148:	4618      	mov	r0, r3
 800d14a:	3718      	adds	r7, #24
 800d14c:	46bd      	mov	sp, r7
 800d14e:	bd80      	pop	{r7, pc}

0800d150 <USBD_LL_DataInStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 800d150:	b580      	push	{r7, lr}
 800d152:	b086      	sub	sp, #24
 800d154:	af00      	add	r7, sp, #0
 800d156:	60f8      	str	r0, [r7, #12]
 800d158:	460b      	mov	r3, r1
 800d15a:	607a      	str	r2, [r7, #4]
 800d15c:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;

  if (epnum == 0U)
 800d15e:	7afb      	ldrb	r3, [r7, #11]
 800d160:	2b00      	cmp	r3, #0
 800d162:	d17f      	bne.n	800d264 <USBD_LL_DataInStage+0x114>
  {
    pep = &pdev->ep_in[0];
 800d164:	68fb      	ldr	r3, [r7, #12]
 800d166:	3314      	adds	r3, #20
 800d168:	617b      	str	r3, [r7, #20]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 800d16a:	68fb      	ldr	r3, [r7, #12]
 800d16c:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 800d170:	2b02      	cmp	r3, #2
 800d172:	d15c      	bne.n	800d22e <USBD_LL_DataInStage+0xde>
    {
      if (pep->rem_length > pep->maxpacket)
 800d174:	697b      	ldr	r3, [r7, #20]
 800d176:	68da      	ldr	r2, [r3, #12]
 800d178:	697b      	ldr	r3, [r7, #20]
 800d17a:	691b      	ldr	r3, [r3, #16]
 800d17c:	429a      	cmp	r2, r3
 800d17e:	d915      	bls.n	800d1ac <USBD_LL_DataInStage+0x5c>
      {
        pep->rem_length -= pep->maxpacket;
 800d180:	697b      	ldr	r3, [r7, #20]
 800d182:	68da      	ldr	r2, [r3, #12]
 800d184:	697b      	ldr	r3, [r7, #20]
 800d186:	691b      	ldr	r3, [r3, #16]
 800d188:	1ad2      	subs	r2, r2, r3
 800d18a:	697b      	ldr	r3, [r7, #20]
 800d18c:	60da      	str	r2, [r3, #12]

        USBD_CtlContinueSendData(pdev, pdata, (uint16_t)pep->rem_length);
 800d18e:	697b      	ldr	r3, [r7, #20]
 800d190:	68db      	ldr	r3, [r3, #12]
 800d192:	b29b      	uxth	r3, r3
 800d194:	461a      	mov	r2, r3
 800d196:	6879      	ldr	r1, [r7, #4]
 800d198:	68f8      	ldr	r0, [r7, #12]
 800d19a:	f000 fec0 	bl	800df1e <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800d19e:	2300      	movs	r3, #0
 800d1a0:	2200      	movs	r2, #0
 800d1a2:	2100      	movs	r1, #0
 800d1a4:	68f8      	ldr	r0, [r7, #12]
 800d1a6:	f004 f8dd 	bl	8011364 <USBD_LL_PrepareReceive>
 800d1aa:	e04e      	b.n	800d24a <USBD_LL_DataInStage+0xfa>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->total_length % pep->maxpacket == 0U) &&
 800d1ac:	697b      	ldr	r3, [r7, #20]
 800d1ae:	689b      	ldr	r3, [r3, #8]
 800d1b0:	697a      	ldr	r2, [r7, #20]
 800d1b2:	6912      	ldr	r2, [r2, #16]
 800d1b4:	fbb3 f1f2 	udiv	r1, r3, r2
 800d1b8:	fb01 f202 	mul.w	r2, r1, r2
 800d1bc:	1a9b      	subs	r3, r3, r2
 800d1be:	2b00      	cmp	r3, #0
 800d1c0:	d11c      	bne.n	800d1fc <USBD_LL_DataInStage+0xac>
            (pep->total_length >= pep->maxpacket) &&
 800d1c2:	697b      	ldr	r3, [r7, #20]
 800d1c4:	689a      	ldr	r2, [r3, #8]
 800d1c6:	697b      	ldr	r3, [r7, #20]
 800d1c8:	691b      	ldr	r3, [r3, #16]
        if ((pep->total_length % pep->maxpacket == 0U) &&
 800d1ca:	429a      	cmp	r2, r3
 800d1cc:	d316      	bcc.n	800d1fc <USBD_LL_DataInStage+0xac>
            (pep->total_length < pdev->ep0_data_len))
 800d1ce:	697b      	ldr	r3, [r7, #20]
 800d1d0:	689a      	ldr	r2, [r3, #8]
 800d1d2:	68fb      	ldr	r3, [r7, #12]
 800d1d4:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
            (pep->total_length >= pep->maxpacket) &&
 800d1d8:	429a      	cmp	r2, r3
 800d1da:	d20f      	bcs.n	800d1fc <USBD_LL_DataInStage+0xac>
        {
          USBD_CtlContinueSendData(pdev, NULL, 0U);
 800d1dc:	2200      	movs	r2, #0
 800d1de:	2100      	movs	r1, #0
 800d1e0:	68f8      	ldr	r0, [r7, #12]
 800d1e2:	f000 fe9c 	bl	800df1e <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 800d1e6:	68fb      	ldr	r3, [r7, #12]
 800d1e8:	2200      	movs	r2, #0
 800d1ea:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

          /* Prepare endpoint for premature end of transfer */
          USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800d1ee:	2300      	movs	r3, #0
 800d1f0:	2200      	movs	r2, #0
 800d1f2:	2100      	movs	r1, #0
 800d1f4:	68f8      	ldr	r0, [r7, #12]
 800d1f6:	f004 f8b5 	bl	8011364 <USBD_LL_PrepareReceive>
 800d1fa:	e026      	b.n	800d24a <USBD_LL_DataInStage+0xfa>
        }
        else
        {
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 800d1fc:	68fb      	ldr	r3, [r7, #12]
 800d1fe:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800d202:	68db      	ldr	r3, [r3, #12]
 800d204:	2b00      	cmp	r3, #0
 800d206:	d00a      	beq.n	800d21e <USBD_LL_DataInStage+0xce>
              (pdev->dev_state == USBD_STATE_CONFIGURED))
 800d208:	68fb      	ldr	r3, [r7, #12]
 800d20a:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 800d20e:	2b03      	cmp	r3, #3
 800d210:	d105      	bne.n	800d21e <USBD_LL_DataInStage+0xce>
          {
            pdev->pClass->EP0_TxSent(pdev);
 800d212:	68fb      	ldr	r3, [r7, #12]
 800d214:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800d218:	68db      	ldr	r3, [r3, #12]
 800d21a:	68f8      	ldr	r0, [r7, #12]
 800d21c:	4798      	blx	r3
          }
          USBD_LL_StallEP(pdev, 0x80U);
 800d21e:	2180      	movs	r1, #128	; 0x80
 800d220:	68f8      	ldr	r0, [r7, #12]
 800d222:	f003 fff3 	bl	801120c <USBD_LL_StallEP>
          USBD_CtlReceiveStatus(pdev);
 800d226:	68f8      	ldr	r0, [r7, #12]
 800d228:	f000 feb0 	bl	800df8c <USBD_CtlReceiveStatus>
 800d22c:	e00d      	b.n	800d24a <USBD_LL_DataInStage+0xfa>
        }
      }
    }
    else
    {
      if ((pdev->ep0_state == USBD_EP0_STATUS_IN) ||
 800d22e:	68fb      	ldr	r3, [r7, #12]
 800d230:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 800d234:	2b04      	cmp	r3, #4
 800d236:	d004      	beq.n	800d242 <USBD_LL_DataInStage+0xf2>
          (pdev->ep0_state == USBD_EP0_IDLE))
 800d238:	68fb      	ldr	r3, [r7, #12]
 800d23a:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
      if ((pdev->ep0_state == USBD_EP0_STATUS_IN) ||
 800d23e:	2b00      	cmp	r3, #0
 800d240:	d103      	bne.n	800d24a <USBD_LL_DataInStage+0xfa>
      {
        USBD_LL_StallEP(pdev, 0x80U);
 800d242:	2180      	movs	r1, #128	; 0x80
 800d244:	68f8      	ldr	r0, [r7, #12]
 800d246:	f003 ffe1 	bl	801120c <USBD_LL_StallEP>
      }
    }

    if (pdev->dev_test_mode == 1U)
 800d24a:	68fb      	ldr	r3, [r7, #12]
 800d24c:	f893 32a0 	ldrb.w	r3, [r3, #672]	; 0x2a0
 800d250:	2b01      	cmp	r3, #1
 800d252:	d11d      	bne.n	800d290 <USBD_LL_DataInStage+0x140>
    {
      USBD_RunTestMode(pdev);
 800d254:	68f8      	ldr	r0, [r7, #12]
 800d256:	f7ff fe81 	bl	800cf5c <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 800d25a:	68fb      	ldr	r3, [r7, #12]
 800d25c:	2200      	movs	r2, #0
 800d25e:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
 800d262:	e015      	b.n	800d290 <USBD_LL_DataInStage+0x140>
    }
  }
  else if ((pdev->pClass->DataIn != NULL) &&
 800d264:	68fb      	ldr	r3, [r7, #12]
 800d266:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800d26a:	695b      	ldr	r3, [r3, #20]
 800d26c:	2b00      	cmp	r3, #0
 800d26e:	d00d      	beq.n	800d28c <USBD_LL_DataInStage+0x13c>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 800d270:	68fb      	ldr	r3, [r7, #12]
 800d272:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
  else if ((pdev->pClass->DataIn != NULL) &&
 800d276:	2b03      	cmp	r3, #3
 800d278:	d108      	bne.n	800d28c <USBD_LL_DataInStage+0x13c>
  {
    pdev->pClass->DataIn(pdev, epnum);
 800d27a:	68fb      	ldr	r3, [r7, #12]
 800d27c:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800d280:	695b      	ldr	r3, [r3, #20]
 800d282:	7afa      	ldrb	r2, [r7, #11]
 800d284:	4611      	mov	r1, r2
 800d286:	68f8      	ldr	r0, [r7, #12]
 800d288:	4798      	blx	r3
 800d28a:	e001      	b.n	800d290 <USBD_LL_DataInStage+0x140>
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 800d28c:	2302      	movs	r3, #2
 800d28e:	e000      	b.n	800d292 <USBD_LL_DataInStage+0x142>
  }

  return USBD_OK;
 800d290:	2300      	movs	r3, #0
}
 800d292:	4618      	mov	r0, r3
 800d294:	3718      	adds	r7, #24
 800d296:	46bd      	mov	sp, r7
 800d298:	bd80      	pop	{r7, pc}

0800d29a <USBD_LL_Reset>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 800d29a:	b580      	push	{r7, lr}
 800d29c:	b082      	sub	sp, #8
 800d29e:	af00      	add	r7, sp, #0
 800d2a0:	6078      	str	r0, [r7, #4]
  /* Open EP0 OUT */
  USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800d2a2:	2340      	movs	r3, #64	; 0x40
 800d2a4:	2200      	movs	r2, #0
 800d2a6:	2100      	movs	r1, #0
 800d2a8:	6878      	ldr	r0, [r7, #4]
 800d2aa:	f003 ff6a 	bl	8011182 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 800d2ae:	687b      	ldr	r3, [r7, #4]
 800d2b0:	2201      	movs	r2, #1
 800d2b2:	f8c3 2158 	str.w	r2, [r3, #344]	; 0x158

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 800d2b6:	687b      	ldr	r3, [r7, #4]
 800d2b8:	2240      	movs	r2, #64	; 0x40
 800d2ba:	f8c3 2164 	str.w	r2, [r3, #356]	; 0x164

  /* Open EP0 IN */
  USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800d2be:	2340      	movs	r3, #64	; 0x40
 800d2c0:	2200      	movs	r2, #0
 800d2c2:	2180      	movs	r1, #128	; 0x80
 800d2c4:	6878      	ldr	r0, [r7, #4]
 800d2c6:	f003 ff5c 	bl	8011182 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 800d2ca:	687b      	ldr	r3, [r7, #4]
 800d2cc:	2201      	movs	r2, #1
 800d2ce:	619a      	str	r2, [r3, #24]

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 800d2d0:	687b      	ldr	r3, [r7, #4]
 800d2d2:	2240      	movs	r2, #64	; 0x40
 800d2d4:	625a      	str	r2, [r3, #36]	; 0x24

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800d2d6:	687b      	ldr	r3, [r7, #4]
 800d2d8:	2201      	movs	r2, #1
 800d2da:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 800d2de:	687b      	ldr	r3, [r7, #4]
 800d2e0:	2200      	movs	r2, #0
 800d2e2:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->dev_config = 0U;
 800d2e6:	687b      	ldr	r3, [r7, #4]
 800d2e8:	2200      	movs	r2, #0
 800d2ea:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 800d2ec:	687b      	ldr	r3, [r7, #4]
 800d2ee:	2200      	movs	r2, #0
 800d2f0:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4

  if (pdev->pClassData)
 800d2f4:	687b      	ldr	r3, [r7, #4]
 800d2f6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800d2fa:	2b00      	cmp	r3, #0
 800d2fc:	d009      	beq.n	800d312 <USBD_LL_Reset+0x78>
  {
    pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 800d2fe:	687b      	ldr	r3, [r7, #4]
 800d300:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800d304:	685b      	ldr	r3, [r3, #4]
 800d306:	687a      	ldr	r2, [r7, #4]
 800d308:	6852      	ldr	r2, [r2, #4]
 800d30a:	b2d2      	uxtb	r2, r2
 800d30c:	4611      	mov	r1, r2
 800d30e:	6878      	ldr	r0, [r7, #4]
 800d310:	4798      	blx	r3
  }

  return USBD_OK;
 800d312:	2300      	movs	r3, #0
}
 800d314:	4618      	mov	r0, r3
 800d316:	3708      	adds	r7, #8
 800d318:	46bd      	mov	sp, r7
 800d31a:	bd80      	pop	{r7, pc}

0800d31c <USBD_LL_SetSpeed>:
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 800d31c:	b480      	push	{r7}
 800d31e:	b083      	sub	sp, #12
 800d320:	af00      	add	r7, sp, #0
 800d322:	6078      	str	r0, [r7, #4]
 800d324:	460b      	mov	r3, r1
 800d326:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 800d328:	687b      	ldr	r3, [r7, #4]
 800d32a:	78fa      	ldrb	r2, [r7, #3]
 800d32c:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 800d32e:	2300      	movs	r3, #0
}
 800d330:	4618      	mov	r0, r3
 800d332:	370c      	adds	r7, #12
 800d334:	46bd      	mov	sp, r7
 800d336:	bc80      	pop	{r7}
 800d338:	4770      	bx	lr

0800d33a <USBD_LL_Suspend>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 800d33a:	b480      	push	{r7}
 800d33c:	b083      	sub	sp, #12
 800d33e:	af00      	add	r7, sp, #0
 800d340:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state =  pdev->dev_state;
 800d342:	687b      	ldr	r3, [r7, #4]
 800d344:	f893 229c 	ldrb.w	r2, [r3, #668]	; 0x29c
 800d348:	687b      	ldr	r3, [r7, #4]
 800d34a:	f883 229d 	strb.w	r2, [r3, #669]	; 0x29d
  pdev->dev_state  = USBD_STATE_SUSPENDED;
 800d34e:	687b      	ldr	r3, [r7, #4]
 800d350:	2204      	movs	r2, #4
 800d352:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c

  return USBD_OK;
 800d356:	2300      	movs	r3, #0
}
 800d358:	4618      	mov	r0, r3
 800d35a:	370c      	adds	r7, #12
 800d35c:	46bd      	mov	sp, r7
 800d35e:	bc80      	pop	{r7}
 800d360:	4770      	bx	lr

0800d362 <USBD_LL_Resume>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 800d362:	b480      	push	{r7}
 800d364:	b083      	sub	sp, #12
 800d366:	af00      	add	r7, sp, #0
 800d368:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 800d36a:	687b      	ldr	r3, [r7, #4]
 800d36c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800d370:	2b04      	cmp	r3, #4
 800d372:	d105      	bne.n	800d380 <USBD_LL_Resume+0x1e>
  {
    pdev->dev_state = pdev->dev_old_state;
 800d374:	687b      	ldr	r3, [r7, #4]
 800d376:	f893 229d 	ldrb.w	r2, [r3, #669]	; 0x29d
 800d37a:	687b      	ldr	r3, [r7, #4]
 800d37c:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  }

  return USBD_OK;
 800d380:	2300      	movs	r3, #0
}
 800d382:	4618      	mov	r0, r3
 800d384:	370c      	adds	r7, #12
 800d386:	46bd      	mov	sp, r7
 800d388:	bc80      	pop	{r7}
 800d38a:	4770      	bx	lr

0800d38c <USBD_LL_SOF>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 800d38c:	b580      	push	{r7, lr}
 800d38e:	b082      	sub	sp, #8
 800d390:	af00      	add	r7, sp, #0
 800d392:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800d394:	687b      	ldr	r3, [r7, #4]
 800d396:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800d39a:	2b03      	cmp	r3, #3
 800d39c:	d10b      	bne.n	800d3b6 <USBD_LL_SOF+0x2a>
  {
    if (pdev->pClass->SOF != NULL)
 800d39e:	687b      	ldr	r3, [r7, #4]
 800d3a0:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800d3a4:	69db      	ldr	r3, [r3, #28]
 800d3a6:	2b00      	cmp	r3, #0
 800d3a8:	d005      	beq.n	800d3b6 <USBD_LL_SOF+0x2a>
    {
      pdev->pClass->SOF(pdev);
 800d3aa:	687b      	ldr	r3, [r7, #4]
 800d3ac:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800d3b0:	69db      	ldr	r3, [r3, #28]
 800d3b2:	6878      	ldr	r0, [r7, #4]
 800d3b4:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800d3b6:	2300      	movs	r3, #0
}
 800d3b8:	4618      	mov	r0, r3
 800d3ba:	3708      	adds	r7, #8
 800d3bc:	46bd      	mov	sp, r7
 800d3be:	bd80      	pop	{r7, pc}

0800d3c0 <USBD_StdDevReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdDevReq(USBD_HandleTypeDef *pdev,
                                   USBD_SetupReqTypedef *req)
{
 800d3c0:	b580      	push	{r7, lr}
 800d3c2:	b084      	sub	sp, #16
 800d3c4:	af00      	add	r7, sp, #0
 800d3c6:	6078      	str	r0, [r7, #4]
 800d3c8:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800d3ca:	2300      	movs	r3, #0
 800d3cc:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800d3ce:	683b      	ldr	r3, [r7, #0]
 800d3d0:	781b      	ldrb	r3, [r3, #0]
 800d3d2:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800d3d6:	2b40      	cmp	r3, #64	; 0x40
 800d3d8:	d005      	beq.n	800d3e6 <USBD_StdDevReq+0x26>
 800d3da:	2b40      	cmp	r3, #64	; 0x40
 800d3dc:	d84f      	bhi.n	800d47e <USBD_StdDevReq+0xbe>
 800d3de:	2b00      	cmp	r3, #0
 800d3e0:	d009      	beq.n	800d3f6 <USBD_StdDevReq+0x36>
 800d3e2:	2b20      	cmp	r3, #32
 800d3e4:	d14b      	bne.n	800d47e <USBD_StdDevReq+0xbe>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      pdev->pClass->Setup(pdev, req);
 800d3e6:	687b      	ldr	r3, [r7, #4]
 800d3e8:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800d3ec:	689b      	ldr	r3, [r3, #8]
 800d3ee:	6839      	ldr	r1, [r7, #0]
 800d3f0:	6878      	ldr	r0, [r7, #4]
 800d3f2:	4798      	blx	r3
      break;
 800d3f4:	e048      	b.n	800d488 <USBD_StdDevReq+0xc8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800d3f6:	683b      	ldr	r3, [r7, #0]
 800d3f8:	785b      	ldrb	r3, [r3, #1]
 800d3fa:	2b09      	cmp	r3, #9
 800d3fc:	d839      	bhi.n	800d472 <USBD_StdDevReq+0xb2>
 800d3fe:	a201      	add	r2, pc, #4	; (adr r2, 800d404 <USBD_StdDevReq+0x44>)
 800d400:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d404:	0800d455 	.word	0x0800d455
 800d408:	0800d469 	.word	0x0800d469
 800d40c:	0800d473 	.word	0x0800d473
 800d410:	0800d45f 	.word	0x0800d45f
 800d414:	0800d473 	.word	0x0800d473
 800d418:	0800d437 	.word	0x0800d437
 800d41c:	0800d42d 	.word	0x0800d42d
 800d420:	0800d473 	.word	0x0800d473
 800d424:	0800d44b 	.word	0x0800d44b
 800d428:	0800d441 	.word	0x0800d441
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 800d42c:	6839      	ldr	r1, [r7, #0]
 800d42e:	6878      	ldr	r0, [r7, #4]
 800d430:	f000 f9dc 	bl	800d7ec <USBD_GetDescriptor>
          break;
 800d434:	e022      	b.n	800d47c <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 800d436:	6839      	ldr	r1, [r7, #0]
 800d438:	6878      	ldr	r0, [r7, #4]
 800d43a:	f000 fb3f 	bl	800dabc <USBD_SetAddress>
          break;
 800d43e:	e01d      	b.n	800d47c <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_CONFIGURATION:
          USBD_SetConfig(pdev, req);
 800d440:	6839      	ldr	r1, [r7, #0]
 800d442:	6878      	ldr	r0, [r7, #4]
 800d444:	f000 fb7e 	bl	800db44 <USBD_SetConfig>
          break;
 800d448:	e018      	b.n	800d47c <USBD_StdDevReq+0xbc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 800d44a:	6839      	ldr	r1, [r7, #0]
 800d44c:	6878      	ldr	r0, [r7, #4]
 800d44e:	f000 fc07 	bl	800dc60 <USBD_GetConfig>
          break;
 800d452:	e013      	b.n	800d47c <USBD_StdDevReq+0xbc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 800d454:	6839      	ldr	r1, [r7, #0]
 800d456:	6878      	ldr	r0, [r7, #4]
 800d458:	f000 fc37 	bl	800dcca <USBD_GetStatus>
          break;
 800d45c:	e00e      	b.n	800d47c <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 800d45e:	6839      	ldr	r1, [r7, #0]
 800d460:	6878      	ldr	r0, [r7, #4]
 800d462:	f000 fc65 	bl	800dd30 <USBD_SetFeature>
          break;
 800d466:	e009      	b.n	800d47c <USBD_StdDevReq+0xbc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 800d468:	6839      	ldr	r1, [r7, #0]
 800d46a:	6878      	ldr	r0, [r7, #4]
 800d46c:	f000 fc74 	bl	800dd58 <USBD_ClrFeature>
          break;
 800d470:	e004      	b.n	800d47c <USBD_StdDevReq+0xbc>

        default:
          USBD_CtlError(pdev, req);
 800d472:	6839      	ldr	r1, [r7, #0]
 800d474:	6878      	ldr	r0, [r7, #4]
 800d476:	f000 fccc 	bl	800de12 <USBD_CtlError>
          break;
 800d47a:	bf00      	nop
      }
      break;
 800d47c:	e004      	b.n	800d488 <USBD_StdDevReq+0xc8>

    default:
      USBD_CtlError(pdev, req);
 800d47e:	6839      	ldr	r1, [r7, #0]
 800d480:	6878      	ldr	r0, [r7, #4]
 800d482:	f000 fcc6 	bl	800de12 <USBD_CtlError>
      break;
 800d486:	bf00      	nop
  }

  return ret;
 800d488:	7bfb      	ldrb	r3, [r7, #15]
}
 800d48a:	4618      	mov	r0, r3
 800d48c:	3710      	adds	r7, #16
 800d48e:	46bd      	mov	sp, r7
 800d490:	bd80      	pop	{r7, pc}
 800d492:	bf00      	nop

0800d494 <USBD_StdItfReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdItfReq(USBD_HandleTypeDef *pdev,
                                   USBD_SetupReqTypedef  *req)
{
 800d494:	b580      	push	{r7, lr}
 800d496:	b084      	sub	sp, #16
 800d498:	af00      	add	r7, sp, #0
 800d49a:	6078      	str	r0, [r7, #4]
 800d49c:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800d49e:	2300      	movs	r3, #0
 800d4a0:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800d4a2:	683b      	ldr	r3, [r7, #0]
 800d4a4:	781b      	ldrb	r3, [r3, #0]
 800d4a6:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800d4aa:	2b40      	cmp	r3, #64	; 0x40
 800d4ac:	d005      	beq.n	800d4ba <USBD_StdItfReq+0x26>
 800d4ae:	2b40      	cmp	r3, #64	; 0x40
 800d4b0:	d82e      	bhi.n	800d510 <USBD_StdItfReq+0x7c>
 800d4b2:	2b00      	cmp	r3, #0
 800d4b4:	d001      	beq.n	800d4ba <USBD_StdItfReq+0x26>
 800d4b6:	2b20      	cmp	r3, #32
 800d4b8:	d12a      	bne.n	800d510 <USBD_StdItfReq+0x7c>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 800d4ba:	687b      	ldr	r3, [r7, #4]
 800d4bc:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800d4c0:	3b01      	subs	r3, #1
 800d4c2:	2b02      	cmp	r3, #2
 800d4c4:	d81d      	bhi.n	800d502 <USBD_StdItfReq+0x6e>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 800d4c6:	683b      	ldr	r3, [r7, #0]
 800d4c8:	889b      	ldrh	r3, [r3, #4]
 800d4ca:	b2db      	uxtb	r3, r3
 800d4cc:	2b01      	cmp	r3, #1
 800d4ce:	d813      	bhi.n	800d4f8 <USBD_StdItfReq+0x64>
          {
            ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800d4d0:	687b      	ldr	r3, [r7, #4]
 800d4d2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800d4d6:	689b      	ldr	r3, [r3, #8]
 800d4d8:	6839      	ldr	r1, [r7, #0]
 800d4da:	6878      	ldr	r0, [r7, #4]
 800d4dc:	4798      	blx	r3
 800d4de:	4603      	mov	r3, r0
 800d4e0:	73fb      	strb	r3, [r7, #15]

            if ((req->wLength == 0U) && (ret == USBD_OK))
 800d4e2:	683b      	ldr	r3, [r7, #0]
 800d4e4:	88db      	ldrh	r3, [r3, #6]
 800d4e6:	2b00      	cmp	r3, #0
 800d4e8:	d110      	bne.n	800d50c <USBD_StdItfReq+0x78>
 800d4ea:	7bfb      	ldrb	r3, [r7, #15]
 800d4ec:	2b00      	cmp	r3, #0
 800d4ee:	d10d      	bne.n	800d50c <USBD_StdItfReq+0x78>
            {
              USBD_CtlSendStatus(pdev);
 800d4f0:	6878      	ldr	r0, [r7, #4]
 800d4f2:	f000 fd38 	bl	800df66 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 800d4f6:	e009      	b.n	800d50c <USBD_StdItfReq+0x78>
            USBD_CtlError(pdev, req);
 800d4f8:	6839      	ldr	r1, [r7, #0]
 800d4fa:	6878      	ldr	r0, [r7, #4]
 800d4fc:	f000 fc89 	bl	800de12 <USBD_CtlError>
          break;
 800d500:	e004      	b.n	800d50c <USBD_StdItfReq+0x78>

        default:
          USBD_CtlError(pdev, req);
 800d502:	6839      	ldr	r1, [r7, #0]
 800d504:	6878      	ldr	r0, [r7, #4]
 800d506:	f000 fc84 	bl	800de12 <USBD_CtlError>
          break;
 800d50a:	e000      	b.n	800d50e <USBD_StdItfReq+0x7a>
          break;
 800d50c:	bf00      	nop
      }
      break;
 800d50e:	e004      	b.n	800d51a <USBD_StdItfReq+0x86>

    default:
      USBD_CtlError(pdev, req);
 800d510:	6839      	ldr	r1, [r7, #0]
 800d512:	6878      	ldr	r0, [r7, #4]
 800d514:	f000 fc7d 	bl	800de12 <USBD_CtlError>
      break;
 800d518:	bf00      	nop
  }

  return USBD_OK;
 800d51a:	2300      	movs	r3, #0
}
 800d51c:	4618      	mov	r0, r3
 800d51e:	3710      	adds	r7, #16
 800d520:	46bd      	mov	sp, r7
 800d522:	bd80      	pop	{r7, pc}

0800d524 <USBD_StdEPReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdEPReq(USBD_HandleTypeDef *pdev,
                                  USBD_SetupReqTypedef  *req)
{
 800d524:	b580      	push	{r7, lr}
 800d526:	b084      	sub	sp, #16
 800d528:	af00      	add	r7, sp, #0
 800d52a:	6078      	str	r0, [r7, #4]
 800d52c:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t   ep_addr;
  USBD_StatusTypeDef ret = USBD_OK;
 800d52e:	2300      	movs	r3, #0
 800d530:	73fb      	strb	r3, [r7, #15]
  ep_addr  = LOBYTE(req->wIndex);
 800d532:	683b      	ldr	r3, [r7, #0]
 800d534:	889b      	ldrh	r3, [r3, #4]
 800d536:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800d538:	683b      	ldr	r3, [r7, #0]
 800d53a:	781b      	ldrb	r3, [r3, #0]
 800d53c:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800d540:	2b40      	cmp	r3, #64	; 0x40
 800d542:	d007      	beq.n	800d554 <USBD_StdEPReq+0x30>
 800d544:	2b40      	cmp	r3, #64	; 0x40
 800d546:	f200 8146 	bhi.w	800d7d6 <USBD_StdEPReq+0x2b2>
 800d54a:	2b00      	cmp	r3, #0
 800d54c:	d00a      	beq.n	800d564 <USBD_StdEPReq+0x40>
 800d54e:	2b20      	cmp	r3, #32
 800d550:	f040 8141 	bne.w	800d7d6 <USBD_StdEPReq+0x2b2>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      pdev->pClass->Setup(pdev, req);
 800d554:	687b      	ldr	r3, [r7, #4]
 800d556:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800d55a:	689b      	ldr	r3, [r3, #8]
 800d55c:	6839      	ldr	r1, [r7, #0]
 800d55e:	6878      	ldr	r0, [r7, #4]
 800d560:	4798      	blx	r3
      break;
 800d562:	e13d      	b.n	800d7e0 <USBD_StdEPReq+0x2bc>

    case USB_REQ_TYPE_STANDARD:
      /* Check if it is a class request */
      if ((req->bmRequest & 0x60U) == 0x20U)
 800d564:	683b      	ldr	r3, [r7, #0]
 800d566:	781b      	ldrb	r3, [r3, #0]
 800d568:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800d56c:	2b20      	cmp	r3, #32
 800d56e:	d10a      	bne.n	800d586 <USBD_StdEPReq+0x62>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800d570:	687b      	ldr	r3, [r7, #4]
 800d572:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800d576:	689b      	ldr	r3, [r3, #8]
 800d578:	6839      	ldr	r1, [r7, #0]
 800d57a:	6878      	ldr	r0, [r7, #4]
 800d57c:	4798      	blx	r3
 800d57e:	4603      	mov	r3, r0
 800d580:	73fb      	strb	r3, [r7, #15]

        return ret;
 800d582:	7bfb      	ldrb	r3, [r7, #15]
 800d584:	e12d      	b.n	800d7e2 <USBD_StdEPReq+0x2be>
      }

      switch (req->bRequest)
 800d586:	683b      	ldr	r3, [r7, #0]
 800d588:	785b      	ldrb	r3, [r3, #1]
 800d58a:	2b03      	cmp	r3, #3
 800d58c:	d007      	beq.n	800d59e <USBD_StdEPReq+0x7a>
 800d58e:	2b03      	cmp	r3, #3
 800d590:	f300 811b 	bgt.w	800d7ca <USBD_StdEPReq+0x2a6>
 800d594:	2b00      	cmp	r3, #0
 800d596:	d072      	beq.n	800d67e <USBD_StdEPReq+0x15a>
 800d598:	2b01      	cmp	r3, #1
 800d59a:	d03a      	beq.n	800d612 <USBD_StdEPReq+0xee>
 800d59c:	e115      	b.n	800d7ca <USBD_StdEPReq+0x2a6>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 800d59e:	687b      	ldr	r3, [r7, #4]
 800d5a0:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800d5a4:	2b02      	cmp	r3, #2
 800d5a6:	d002      	beq.n	800d5ae <USBD_StdEPReq+0x8a>
 800d5a8:	2b03      	cmp	r3, #3
 800d5aa:	d015      	beq.n	800d5d8 <USBD_StdEPReq+0xb4>
 800d5ac:	e02b      	b.n	800d606 <USBD_StdEPReq+0xe2>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800d5ae:	7bbb      	ldrb	r3, [r7, #14]
 800d5b0:	2b00      	cmp	r3, #0
 800d5b2:	d00c      	beq.n	800d5ce <USBD_StdEPReq+0xaa>
 800d5b4:	7bbb      	ldrb	r3, [r7, #14]
 800d5b6:	2b80      	cmp	r3, #128	; 0x80
 800d5b8:	d009      	beq.n	800d5ce <USBD_StdEPReq+0xaa>
              {
                USBD_LL_StallEP(pdev, ep_addr);
 800d5ba:	7bbb      	ldrb	r3, [r7, #14]
 800d5bc:	4619      	mov	r1, r3
 800d5be:	6878      	ldr	r0, [r7, #4]
 800d5c0:	f003 fe24 	bl	801120c <USBD_LL_StallEP>
                USBD_LL_StallEP(pdev, 0x80U);
 800d5c4:	2180      	movs	r1, #128	; 0x80
 800d5c6:	6878      	ldr	r0, [r7, #4]
 800d5c8:	f003 fe20 	bl	801120c <USBD_LL_StallEP>
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800d5cc:	e020      	b.n	800d610 <USBD_StdEPReq+0xec>
                USBD_CtlError(pdev, req);
 800d5ce:	6839      	ldr	r1, [r7, #0]
 800d5d0:	6878      	ldr	r0, [r7, #4]
 800d5d2:	f000 fc1e 	bl	800de12 <USBD_CtlError>
              break;
 800d5d6:	e01b      	b.n	800d610 <USBD_StdEPReq+0xec>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800d5d8:	683b      	ldr	r3, [r7, #0]
 800d5da:	885b      	ldrh	r3, [r3, #2]
 800d5dc:	2b00      	cmp	r3, #0
 800d5de:	d10e      	bne.n	800d5fe <USBD_StdEPReq+0xda>
              {
                if ((ep_addr != 0x00U) &&
 800d5e0:	7bbb      	ldrb	r3, [r7, #14]
 800d5e2:	2b00      	cmp	r3, #0
 800d5e4:	d00b      	beq.n	800d5fe <USBD_StdEPReq+0xda>
 800d5e6:	7bbb      	ldrb	r3, [r7, #14]
 800d5e8:	2b80      	cmp	r3, #128	; 0x80
 800d5ea:	d008      	beq.n	800d5fe <USBD_StdEPReq+0xda>
                    (ep_addr != 0x80U) && (req->wLength == 0x00U))
 800d5ec:	683b      	ldr	r3, [r7, #0]
 800d5ee:	88db      	ldrh	r3, [r3, #6]
 800d5f0:	2b00      	cmp	r3, #0
 800d5f2:	d104      	bne.n	800d5fe <USBD_StdEPReq+0xda>
                {
                  USBD_LL_StallEP(pdev, ep_addr);
 800d5f4:	7bbb      	ldrb	r3, [r7, #14]
 800d5f6:	4619      	mov	r1, r3
 800d5f8:	6878      	ldr	r0, [r7, #4]
 800d5fa:	f003 fe07 	bl	801120c <USBD_LL_StallEP>
                }
              }
              USBD_CtlSendStatus(pdev);
 800d5fe:	6878      	ldr	r0, [r7, #4]
 800d600:	f000 fcb1 	bl	800df66 <USBD_CtlSendStatus>

              break;
 800d604:	e004      	b.n	800d610 <USBD_StdEPReq+0xec>

            default:
              USBD_CtlError(pdev, req);
 800d606:	6839      	ldr	r1, [r7, #0]
 800d608:	6878      	ldr	r0, [r7, #4]
 800d60a:	f000 fc02 	bl	800de12 <USBD_CtlError>
              break;
 800d60e:	bf00      	nop
          }
          break;
 800d610:	e0e0      	b.n	800d7d4 <USBD_StdEPReq+0x2b0>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 800d612:	687b      	ldr	r3, [r7, #4]
 800d614:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800d618:	2b02      	cmp	r3, #2
 800d61a:	d002      	beq.n	800d622 <USBD_StdEPReq+0xfe>
 800d61c:	2b03      	cmp	r3, #3
 800d61e:	d015      	beq.n	800d64c <USBD_StdEPReq+0x128>
 800d620:	e026      	b.n	800d670 <USBD_StdEPReq+0x14c>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800d622:	7bbb      	ldrb	r3, [r7, #14]
 800d624:	2b00      	cmp	r3, #0
 800d626:	d00c      	beq.n	800d642 <USBD_StdEPReq+0x11e>
 800d628:	7bbb      	ldrb	r3, [r7, #14]
 800d62a:	2b80      	cmp	r3, #128	; 0x80
 800d62c:	d009      	beq.n	800d642 <USBD_StdEPReq+0x11e>
              {
                USBD_LL_StallEP(pdev, ep_addr);
 800d62e:	7bbb      	ldrb	r3, [r7, #14]
 800d630:	4619      	mov	r1, r3
 800d632:	6878      	ldr	r0, [r7, #4]
 800d634:	f003 fdea 	bl	801120c <USBD_LL_StallEP>
                USBD_LL_StallEP(pdev, 0x80U);
 800d638:	2180      	movs	r1, #128	; 0x80
 800d63a:	6878      	ldr	r0, [r7, #4]
 800d63c:	f003 fde6 	bl	801120c <USBD_LL_StallEP>
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800d640:	e01c      	b.n	800d67c <USBD_StdEPReq+0x158>
                USBD_CtlError(pdev, req);
 800d642:	6839      	ldr	r1, [r7, #0]
 800d644:	6878      	ldr	r0, [r7, #4]
 800d646:	f000 fbe4 	bl	800de12 <USBD_CtlError>
              break;
 800d64a:	e017      	b.n	800d67c <USBD_StdEPReq+0x158>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800d64c:	683b      	ldr	r3, [r7, #0]
 800d64e:	885b      	ldrh	r3, [r3, #2]
 800d650:	2b00      	cmp	r3, #0
 800d652:	d112      	bne.n	800d67a <USBD_StdEPReq+0x156>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 800d654:	7bbb      	ldrb	r3, [r7, #14]
 800d656:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800d65a:	2b00      	cmp	r3, #0
 800d65c:	d004      	beq.n	800d668 <USBD_StdEPReq+0x144>
                {
                  USBD_LL_ClearStallEP(pdev, ep_addr);
 800d65e:	7bbb      	ldrb	r3, [r7, #14]
 800d660:	4619      	mov	r1, r3
 800d662:	6878      	ldr	r0, [r7, #4]
 800d664:	f003 fdf1 	bl	801124a <USBD_LL_ClearStallEP>
                }
                USBD_CtlSendStatus(pdev);
 800d668:	6878      	ldr	r0, [r7, #4]
 800d66a:	f000 fc7c 	bl	800df66 <USBD_CtlSendStatus>
              }
              break;
 800d66e:	e004      	b.n	800d67a <USBD_StdEPReq+0x156>

            default:
              USBD_CtlError(pdev, req);
 800d670:	6839      	ldr	r1, [r7, #0]
 800d672:	6878      	ldr	r0, [r7, #4]
 800d674:	f000 fbcd 	bl	800de12 <USBD_CtlError>
              break;
 800d678:	e000      	b.n	800d67c <USBD_StdEPReq+0x158>
              break;
 800d67a:	bf00      	nop
          }
          break;
 800d67c:	e0aa      	b.n	800d7d4 <USBD_StdEPReq+0x2b0>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 800d67e:	687b      	ldr	r3, [r7, #4]
 800d680:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800d684:	2b02      	cmp	r3, #2
 800d686:	d002      	beq.n	800d68e <USBD_StdEPReq+0x16a>
 800d688:	2b03      	cmp	r3, #3
 800d68a:	d032      	beq.n	800d6f2 <USBD_StdEPReq+0x1ce>
 800d68c:	e097      	b.n	800d7be <USBD_StdEPReq+0x29a>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800d68e:	7bbb      	ldrb	r3, [r7, #14]
 800d690:	2b00      	cmp	r3, #0
 800d692:	d007      	beq.n	800d6a4 <USBD_StdEPReq+0x180>
 800d694:	7bbb      	ldrb	r3, [r7, #14]
 800d696:	2b80      	cmp	r3, #128	; 0x80
 800d698:	d004      	beq.n	800d6a4 <USBD_StdEPReq+0x180>
              {
                USBD_CtlError(pdev, req);
 800d69a:	6839      	ldr	r1, [r7, #0]
 800d69c:	6878      	ldr	r0, [r7, #4]
 800d69e:	f000 fbb8 	bl	800de12 <USBD_CtlError>
                break;
 800d6a2:	e091      	b.n	800d7c8 <USBD_StdEPReq+0x2a4>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800d6a4:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800d6a8:	2b00      	cmp	r3, #0
 800d6aa:	da0b      	bge.n	800d6c4 <USBD_StdEPReq+0x1a0>
 800d6ac:	7bbb      	ldrb	r3, [r7, #14]
 800d6ae:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800d6b2:	4613      	mov	r3, r2
 800d6b4:	009b      	lsls	r3, r3, #2
 800d6b6:	4413      	add	r3, r2
 800d6b8:	009b      	lsls	r3, r3, #2
 800d6ba:	3310      	adds	r3, #16
 800d6bc:	687a      	ldr	r2, [r7, #4]
 800d6be:	4413      	add	r3, r2
 800d6c0:	3304      	adds	r3, #4
 800d6c2:	e00b      	b.n	800d6dc <USBD_StdEPReq+0x1b8>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800d6c4:	7bbb      	ldrb	r3, [r7, #14]
 800d6c6:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800d6ca:	4613      	mov	r3, r2
 800d6cc:	009b      	lsls	r3, r3, #2
 800d6ce:	4413      	add	r3, r2
 800d6d0:	009b      	lsls	r3, r3, #2
 800d6d2:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 800d6d6:	687a      	ldr	r2, [r7, #4]
 800d6d8:	4413      	add	r3, r2
 800d6da:	3304      	adds	r3, #4
 800d6dc:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 800d6de:	68bb      	ldr	r3, [r7, #8]
 800d6e0:	2200      	movs	r2, #0
 800d6e2:	601a      	str	r2, [r3, #0]

              USBD_CtlSendData(pdev, (uint8_t *)(void *)&pep->status, 2U);
 800d6e4:	68bb      	ldr	r3, [r7, #8]
 800d6e6:	2202      	movs	r2, #2
 800d6e8:	4619      	mov	r1, r3
 800d6ea:	6878      	ldr	r0, [r7, #4]
 800d6ec:	f000 fbfb 	bl	800dee6 <USBD_CtlSendData>
              break;
 800d6f0:	e06a      	b.n	800d7c8 <USBD_StdEPReq+0x2a4>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 800d6f2:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800d6f6:	2b00      	cmp	r3, #0
 800d6f8:	da11      	bge.n	800d71e <USBD_StdEPReq+0x1fa>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 800d6fa:	7bbb      	ldrb	r3, [r7, #14]
 800d6fc:	f003 020f 	and.w	r2, r3, #15
 800d700:	6879      	ldr	r1, [r7, #4]
 800d702:	4613      	mov	r3, r2
 800d704:	009b      	lsls	r3, r3, #2
 800d706:	4413      	add	r3, r2
 800d708:	009b      	lsls	r3, r3, #2
 800d70a:	440b      	add	r3, r1
 800d70c:	3318      	adds	r3, #24
 800d70e:	681b      	ldr	r3, [r3, #0]
 800d710:	2b00      	cmp	r3, #0
 800d712:	d117      	bne.n	800d744 <USBD_StdEPReq+0x220>
                {
                  USBD_CtlError(pdev, req);
 800d714:	6839      	ldr	r1, [r7, #0]
 800d716:	6878      	ldr	r0, [r7, #4]
 800d718:	f000 fb7b 	bl	800de12 <USBD_CtlError>
                  break;
 800d71c:	e054      	b.n	800d7c8 <USBD_StdEPReq+0x2a4>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 800d71e:	7bbb      	ldrb	r3, [r7, #14]
 800d720:	f003 020f 	and.w	r2, r3, #15
 800d724:	6879      	ldr	r1, [r7, #4]
 800d726:	4613      	mov	r3, r2
 800d728:	009b      	lsls	r3, r3, #2
 800d72a:	4413      	add	r3, r2
 800d72c:	009b      	lsls	r3, r3, #2
 800d72e:	440b      	add	r3, r1
 800d730:	f503 73ac 	add.w	r3, r3, #344	; 0x158
 800d734:	681b      	ldr	r3, [r3, #0]
 800d736:	2b00      	cmp	r3, #0
 800d738:	d104      	bne.n	800d744 <USBD_StdEPReq+0x220>
                {
                  USBD_CtlError(pdev, req);
 800d73a:	6839      	ldr	r1, [r7, #0]
 800d73c:	6878      	ldr	r0, [r7, #4]
 800d73e:	f000 fb68 	bl	800de12 <USBD_CtlError>
                  break;
 800d742:	e041      	b.n	800d7c8 <USBD_StdEPReq+0x2a4>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800d744:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800d748:	2b00      	cmp	r3, #0
 800d74a:	da0b      	bge.n	800d764 <USBD_StdEPReq+0x240>
 800d74c:	7bbb      	ldrb	r3, [r7, #14]
 800d74e:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800d752:	4613      	mov	r3, r2
 800d754:	009b      	lsls	r3, r3, #2
 800d756:	4413      	add	r3, r2
 800d758:	009b      	lsls	r3, r3, #2
 800d75a:	3310      	adds	r3, #16
 800d75c:	687a      	ldr	r2, [r7, #4]
 800d75e:	4413      	add	r3, r2
 800d760:	3304      	adds	r3, #4
 800d762:	e00b      	b.n	800d77c <USBD_StdEPReq+0x258>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800d764:	7bbb      	ldrb	r3, [r7, #14]
 800d766:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800d76a:	4613      	mov	r3, r2
 800d76c:	009b      	lsls	r3, r3, #2
 800d76e:	4413      	add	r3, r2
 800d770:	009b      	lsls	r3, r3, #2
 800d772:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 800d776:	687a      	ldr	r2, [r7, #4]
 800d778:	4413      	add	r3, r2
 800d77a:	3304      	adds	r3, #4
 800d77c:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 800d77e:	7bbb      	ldrb	r3, [r7, #14]
 800d780:	2b00      	cmp	r3, #0
 800d782:	d002      	beq.n	800d78a <USBD_StdEPReq+0x266>
 800d784:	7bbb      	ldrb	r3, [r7, #14]
 800d786:	2b80      	cmp	r3, #128	; 0x80
 800d788:	d103      	bne.n	800d792 <USBD_StdEPReq+0x26e>
              {
                pep->status = 0x0000U;
 800d78a:	68bb      	ldr	r3, [r7, #8]
 800d78c:	2200      	movs	r2, #0
 800d78e:	601a      	str	r2, [r3, #0]
 800d790:	e00e      	b.n	800d7b0 <USBD_StdEPReq+0x28c>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr))
 800d792:	7bbb      	ldrb	r3, [r7, #14]
 800d794:	4619      	mov	r1, r3
 800d796:	6878      	ldr	r0, [r7, #4]
 800d798:	f003 fd76 	bl	8011288 <USBD_LL_IsStallEP>
 800d79c:	4603      	mov	r3, r0
 800d79e:	2b00      	cmp	r3, #0
 800d7a0:	d003      	beq.n	800d7aa <USBD_StdEPReq+0x286>
              {
                pep->status = 0x0001U;
 800d7a2:	68bb      	ldr	r3, [r7, #8]
 800d7a4:	2201      	movs	r2, #1
 800d7a6:	601a      	str	r2, [r3, #0]
 800d7a8:	e002      	b.n	800d7b0 <USBD_StdEPReq+0x28c>
              }
              else
              {
                pep->status = 0x0000U;
 800d7aa:	68bb      	ldr	r3, [r7, #8]
 800d7ac:	2200      	movs	r2, #0
 800d7ae:	601a      	str	r2, [r3, #0]
              }

              USBD_CtlSendData(pdev, (uint8_t *)(void *)&pep->status, 2U);
 800d7b0:	68bb      	ldr	r3, [r7, #8]
 800d7b2:	2202      	movs	r2, #2
 800d7b4:	4619      	mov	r1, r3
 800d7b6:	6878      	ldr	r0, [r7, #4]
 800d7b8:	f000 fb95 	bl	800dee6 <USBD_CtlSendData>
              break;
 800d7bc:	e004      	b.n	800d7c8 <USBD_StdEPReq+0x2a4>

            default:
              USBD_CtlError(pdev, req);
 800d7be:	6839      	ldr	r1, [r7, #0]
 800d7c0:	6878      	ldr	r0, [r7, #4]
 800d7c2:	f000 fb26 	bl	800de12 <USBD_CtlError>
              break;
 800d7c6:	bf00      	nop
          }
          break;
 800d7c8:	e004      	b.n	800d7d4 <USBD_StdEPReq+0x2b0>

        default:
          USBD_CtlError(pdev, req);
 800d7ca:	6839      	ldr	r1, [r7, #0]
 800d7cc:	6878      	ldr	r0, [r7, #4]
 800d7ce:	f000 fb20 	bl	800de12 <USBD_CtlError>
          break;
 800d7d2:	bf00      	nop
      }
      break;
 800d7d4:	e004      	b.n	800d7e0 <USBD_StdEPReq+0x2bc>

    default:
      USBD_CtlError(pdev, req);
 800d7d6:	6839      	ldr	r1, [r7, #0]
 800d7d8:	6878      	ldr	r0, [r7, #4]
 800d7da:	f000 fb1a 	bl	800de12 <USBD_CtlError>
      break;
 800d7de:	bf00      	nop
  }

  return ret;
 800d7e0:	7bfb      	ldrb	r3, [r7, #15]
}
 800d7e2:	4618      	mov	r0, r3
 800d7e4:	3710      	adds	r7, #16
 800d7e6:	46bd      	mov	sp, r7
 800d7e8:	bd80      	pop	{r7, pc}
	...

0800d7ec <USBD_GetDescriptor>:
* @param  req: usb request
* @retval status
*/
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev,
                               USBD_SetupReqTypedef *req)
{
 800d7ec:	b580      	push	{r7, lr}
 800d7ee:	b084      	sub	sp, #16
 800d7f0:	af00      	add	r7, sp, #0
 800d7f2:	6078      	str	r0, [r7, #4]
 800d7f4:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800d7f6:	2300      	movs	r3, #0
 800d7f8:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 800d7fa:	2300      	movs	r3, #0
 800d7fc:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 800d7fe:	2300      	movs	r3, #0
 800d800:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 800d802:	683b      	ldr	r3, [r7, #0]
 800d804:	885b      	ldrh	r3, [r3, #2]
 800d806:	0a1b      	lsrs	r3, r3, #8
 800d808:	b29b      	uxth	r3, r3
 800d80a:	3b01      	subs	r3, #1
 800d80c:	2b06      	cmp	r3, #6
 800d80e:	f200 8128 	bhi.w	800da62 <USBD_GetDescriptor+0x276>
 800d812:	a201      	add	r2, pc, #4	; (adr r2, 800d818 <USBD_GetDescriptor+0x2c>)
 800d814:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d818:	0800d835 	.word	0x0800d835
 800d81c:	0800d84d 	.word	0x0800d84d
 800d820:	0800d88d 	.word	0x0800d88d
 800d824:	0800da63 	.word	0x0800da63
 800d828:	0800da63 	.word	0x0800da63
 800d82c:	0800da03 	.word	0x0800da03
 800d830:	0800da2f 	.word	0x0800da2f
        err++;
      }
      break;
#endif
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 800d834:	687b      	ldr	r3, [r7, #4]
 800d836:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800d83a:	681b      	ldr	r3, [r3, #0]
 800d83c:	687a      	ldr	r2, [r7, #4]
 800d83e:	7c12      	ldrb	r2, [r2, #16]
 800d840:	f107 0108 	add.w	r1, r7, #8
 800d844:	4610      	mov	r0, r2
 800d846:	4798      	blx	r3
 800d848:	60f8      	str	r0, [r7, #12]
      break;
 800d84a:	e112      	b.n	800da72 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800d84c:	687b      	ldr	r3, [r7, #4]
 800d84e:	7c1b      	ldrb	r3, [r3, #16]
 800d850:	2b00      	cmp	r3, #0
 800d852:	d10d      	bne.n	800d870 <USBD_GetDescriptor+0x84>
      {
        pbuf = pdev->pClass->GetHSConfigDescriptor(&len);
 800d854:	687b      	ldr	r3, [r7, #4]
 800d856:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800d85a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800d85c:	f107 0208 	add.w	r2, r7, #8
 800d860:	4610      	mov	r0, r2
 800d862:	4798      	blx	r3
 800d864:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800d866:	68fb      	ldr	r3, [r7, #12]
 800d868:	3301      	adds	r3, #1
 800d86a:	2202      	movs	r2, #2
 800d86c:	701a      	strb	r2, [r3, #0]
      else
      {
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 800d86e:	e100      	b.n	800da72 <USBD_GetDescriptor+0x286>
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
 800d870:	687b      	ldr	r3, [r7, #4]
 800d872:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800d876:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d878:	f107 0208 	add.w	r2, r7, #8
 800d87c:	4610      	mov	r0, r2
 800d87e:	4798      	blx	r3
 800d880:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800d882:	68fb      	ldr	r3, [r7, #12]
 800d884:	3301      	adds	r3, #1
 800d886:	2202      	movs	r2, #2
 800d888:	701a      	strb	r2, [r3, #0]
      break;
 800d88a:	e0f2      	b.n	800da72 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 800d88c:	683b      	ldr	r3, [r7, #0]
 800d88e:	885b      	ldrh	r3, [r3, #2]
 800d890:	b2db      	uxtb	r3, r3
 800d892:	2b05      	cmp	r3, #5
 800d894:	f200 80ac 	bhi.w	800d9f0 <USBD_GetDescriptor+0x204>
 800d898:	a201      	add	r2, pc, #4	; (adr r2, 800d8a0 <USBD_GetDescriptor+0xb4>)
 800d89a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d89e:	bf00      	nop
 800d8a0:	0800d8b9 	.word	0x0800d8b9
 800d8a4:	0800d8ed 	.word	0x0800d8ed
 800d8a8:	0800d921 	.word	0x0800d921
 800d8ac:	0800d955 	.word	0x0800d955
 800d8b0:	0800d989 	.word	0x0800d989
 800d8b4:	0800d9bd 	.word	0x0800d9bd
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 800d8b8:	687b      	ldr	r3, [r7, #4]
 800d8ba:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800d8be:	685b      	ldr	r3, [r3, #4]
 800d8c0:	2b00      	cmp	r3, #0
 800d8c2:	d00b      	beq.n	800d8dc <USBD_GetDescriptor+0xf0>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 800d8c4:	687b      	ldr	r3, [r7, #4]
 800d8c6:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800d8ca:	685b      	ldr	r3, [r3, #4]
 800d8cc:	687a      	ldr	r2, [r7, #4]
 800d8ce:	7c12      	ldrb	r2, [r2, #16]
 800d8d0:	f107 0108 	add.w	r1, r7, #8
 800d8d4:	4610      	mov	r0, r2
 800d8d6:	4798      	blx	r3
 800d8d8:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800d8da:	e091      	b.n	800da00 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800d8dc:	6839      	ldr	r1, [r7, #0]
 800d8de:	6878      	ldr	r0, [r7, #4]
 800d8e0:	f000 fa97 	bl	800de12 <USBD_CtlError>
            err++;
 800d8e4:	7afb      	ldrb	r3, [r7, #11]
 800d8e6:	3301      	adds	r3, #1
 800d8e8:	72fb      	strb	r3, [r7, #11]
          break;
 800d8ea:	e089      	b.n	800da00 <USBD_GetDescriptor+0x214>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 800d8ec:	687b      	ldr	r3, [r7, #4]
 800d8ee:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800d8f2:	689b      	ldr	r3, [r3, #8]
 800d8f4:	2b00      	cmp	r3, #0
 800d8f6:	d00b      	beq.n	800d910 <USBD_GetDescriptor+0x124>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 800d8f8:	687b      	ldr	r3, [r7, #4]
 800d8fa:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800d8fe:	689b      	ldr	r3, [r3, #8]
 800d900:	687a      	ldr	r2, [r7, #4]
 800d902:	7c12      	ldrb	r2, [r2, #16]
 800d904:	f107 0108 	add.w	r1, r7, #8
 800d908:	4610      	mov	r0, r2
 800d90a:	4798      	blx	r3
 800d90c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800d90e:	e077      	b.n	800da00 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800d910:	6839      	ldr	r1, [r7, #0]
 800d912:	6878      	ldr	r0, [r7, #4]
 800d914:	f000 fa7d 	bl	800de12 <USBD_CtlError>
            err++;
 800d918:	7afb      	ldrb	r3, [r7, #11]
 800d91a:	3301      	adds	r3, #1
 800d91c:	72fb      	strb	r3, [r7, #11]
          break;
 800d91e:	e06f      	b.n	800da00 <USBD_GetDescriptor+0x214>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 800d920:	687b      	ldr	r3, [r7, #4]
 800d922:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800d926:	68db      	ldr	r3, [r3, #12]
 800d928:	2b00      	cmp	r3, #0
 800d92a:	d00b      	beq.n	800d944 <USBD_GetDescriptor+0x158>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 800d92c:	687b      	ldr	r3, [r7, #4]
 800d92e:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800d932:	68db      	ldr	r3, [r3, #12]
 800d934:	687a      	ldr	r2, [r7, #4]
 800d936:	7c12      	ldrb	r2, [r2, #16]
 800d938:	f107 0108 	add.w	r1, r7, #8
 800d93c:	4610      	mov	r0, r2
 800d93e:	4798      	blx	r3
 800d940:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800d942:	e05d      	b.n	800da00 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800d944:	6839      	ldr	r1, [r7, #0]
 800d946:	6878      	ldr	r0, [r7, #4]
 800d948:	f000 fa63 	bl	800de12 <USBD_CtlError>
            err++;
 800d94c:	7afb      	ldrb	r3, [r7, #11]
 800d94e:	3301      	adds	r3, #1
 800d950:	72fb      	strb	r3, [r7, #11]
          break;
 800d952:	e055      	b.n	800da00 <USBD_GetDescriptor+0x214>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 800d954:	687b      	ldr	r3, [r7, #4]
 800d956:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800d95a:	691b      	ldr	r3, [r3, #16]
 800d95c:	2b00      	cmp	r3, #0
 800d95e:	d00b      	beq.n	800d978 <USBD_GetDescriptor+0x18c>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 800d960:	687b      	ldr	r3, [r7, #4]
 800d962:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800d966:	691b      	ldr	r3, [r3, #16]
 800d968:	687a      	ldr	r2, [r7, #4]
 800d96a:	7c12      	ldrb	r2, [r2, #16]
 800d96c:	f107 0108 	add.w	r1, r7, #8
 800d970:	4610      	mov	r0, r2
 800d972:	4798      	blx	r3
 800d974:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800d976:	e043      	b.n	800da00 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800d978:	6839      	ldr	r1, [r7, #0]
 800d97a:	6878      	ldr	r0, [r7, #4]
 800d97c:	f000 fa49 	bl	800de12 <USBD_CtlError>
            err++;
 800d980:	7afb      	ldrb	r3, [r7, #11]
 800d982:	3301      	adds	r3, #1
 800d984:	72fb      	strb	r3, [r7, #11]
          break;
 800d986:	e03b      	b.n	800da00 <USBD_GetDescriptor+0x214>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 800d988:	687b      	ldr	r3, [r7, #4]
 800d98a:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800d98e:	695b      	ldr	r3, [r3, #20]
 800d990:	2b00      	cmp	r3, #0
 800d992:	d00b      	beq.n	800d9ac <USBD_GetDescriptor+0x1c0>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 800d994:	687b      	ldr	r3, [r7, #4]
 800d996:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800d99a:	695b      	ldr	r3, [r3, #20]
 800d99c:	687a      	ldr	r2, [r7, #4]
 800d99e:	7c12      	ldrb	r2, [r2, #16]
 800d9a0:	f107 0108 	add.w	r1, r7, #8
 800d9a4:	4610      	mov	r0, r2
 800d9a6:	4798      	blx	r3
 800d9a8:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800d9aa:	e029      	b.n	800da00 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800d9ac:	6839      	ldr	r1, [r7, #0]
 800d9ae:	6878      	ldr	r0, [r7, #4]
 800d9b0:	f000 fa2f 	bl	800de12 <USBD_CtlError>
            err++;
 800d9b4:	7afb      	ldrb	r3, [r7, #11]
 800d9b6:	3301      	adds	r3, #1
 800d9b8:	72fb      	strb	r3, [r7, #11]
          break;
 800d9ba:	e021      	b.n	800da00 <USBD_GetDescriptor+0x214>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 800d9bc:	687b      	ldr	r3, [r7, #4]
 800d9be:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800d9c2:	699b      	ldr	r3, [r3, #24]
 800d9c4:	2b00      	cmp	r3, #0
 800d9c6:	d00b      	beq.n	800d9e0 <USBD_GetDescriptor+0x1f4>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 800d9c8:	687b      	ldr	r3, [r7, #4]
 800d9ca:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800d9ce:	699b      	ldr	r3, [r3, #24]
 800d9d0:	687a      	ldr	r2, [r7, #4]
 800d9d2:	7c12      	ldrb	r2, [r2, #16]
 800d9d4:	f107 0108 	add.w	r1, r7, #8
 800d9d8:	4610      	mov	r0, r2
 800d9da:	4798      	blx	r3
 800d9dc:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800d9de:	e00f      	b.n	800da00 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800d9e0:	6839      	ldr	r1, [r7, #0]
 800d9e2:	6878      	ldr	r0, [r7, #4]
 800d9e4:	f000 fa15 	bl	800de12 <USBD_CtlError>
            err++;
 800d9e8:	7afb      	ldrb	r3, [r7, #11]
 800d9ea:	3301      	adds	r3, #1
 800d9ec:	72fb      	strb	r3, [r7, #11]
          break;
 800d9ee:	e007      	b.n	800da00 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
#else
          USBD_CtlError(pdev, req);
 800d9f0:	6839      	ldr	r1, [r7, #0]
 800d9f2:	6878      	ldr	r0, [r7, #4]
 800d9f4:	f000 fa0d 	bl	800de12 <USBD_CtlError>
          err++;
 800d9f8:	7afb      	ldrb	r3, [r7, #11]
 800d9fa:	3301      	adds	r3, #1
 800d9fc:	72fb      	strb	r3, [r7, #11]
#endif
      }
      break;
 800d9fe:	e038      	b.n	800da72 <USBD_GetDescriptor+0x286>
 800da00:	e037      	b.n	800da72 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800da02:	687b      	ldr	r3, [r7, #4]
 800da04:	7c1b      	ldrb	r3, [r3, #16]
 800da06:	2b00      	cmp	r3, #0
 800da08:	d109      	bne.n	800da1e <USBD_GetDescriptor+0x232>
      {
        pbuf = pdev->pClass->GetDeviceQualifierDescriptor(&len);
 800da0a:	687b      	ldr	r3, [r7, #4]
 800da0c:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800da10:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800da12:	f107 0208 	add.w	r2, r7, #8
 800da16:	4610      	mov	r0, r2
 800da18:	4798      	blx	r3
 800da1a:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800da1c:	e029      	b.n	800da72 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 800da1e:	6839      	ldr	r1, [r7, #0]
 800da20:	6878      	ldr	r0, [r7, #4]
 800da22:	f000 f9f6 	bl	800de12 <USBD_CtlError>
        err++;
 800da26:	7afb      	ldrb	r3, [r7, #11]
 800da28:	3301      	adds	r3, #1
 800da2a:	72fb      	strb	r3, [r7, #11]
      break;
 800da2c:	e021      	b.n	800da72 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800da2e:	687b      	ldr	r3, [r7, #4]
 800da30:	7c1b      	ldrb	r3, [r3, #16]
 800da32:	2b00      	cmp	r3, #0
 800da34:	d10d      	bne.n	800da52 <USBD_GetDescriptor+0x266>
      {
        pbuf = pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 800da36:	687b      	ldr	r3, [r7, #4]
 800da38:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800da3c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800da3e:	f107 0208 	add.w	r2, r7, #8
 800da42:	4610      	mov	r0, r2
 800da44:	4798      	blx	r3
 800da46:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 800da48:	68fb      	ldr	r3, [r7, #12]
 800da4a:	3301      	adds	r3, #1
 800da4c:	2207      	movs	r2, #7
 800da4e:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800da50:	e00f      	b.n	800da72 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 800da52:	6839      	ldr	r1, [r7, #0]
 800da54:	6878      	ldr	r0, [r7, #4]
 800da56:	f000 f9dc 	bl	800de12 <USBD_CtlError>
        err++;
 800da5a:	7afb      	ldrb	r3, [r7, #11]
 800da5c:	3301      	adds	r3, #1
 800da5e:	72fb      	strb	r3, [r7, #11]
      break;
 800da60:	e007      	b.n	800da72 <USBD_GetDescriptor+0x286>

    default:
      USBD_CtlError(pdev, req);
 800da62:	6839      	ldr	r1, [r7, #0]
 800da64:	6878      	ldr	r0, [r7, #4]
 800da66:	f000 f9d4 	bl	800de12 <USBD_CtlError>
      err++;
 800da6a:	7afb      	ldrb	r3, [r7, #11]
 800da6c:	3301      	adds	r3, #1
 800da6e:	72fb      	strb	r3, [r7, #11]
      break;
 800da70:	bf00      	nop
  }

  if (err != 0U)
 800da72:	7afb      	ldrb	r3, [r7, #11]
 800da74:	2b00      	cmp	r3, #0
 800da76:	d11c      	bne.n	800dab2 <USBD_GetDescriptor+0x2c6>
  {
    return;
  }
  else
  {
    if ((len != 0U) && (req->wLength != 0U))
 800da78:	893b      	ldrh	r3, [r7, #8]
 800da7a:	2b00      	cmp	r3, #0
 800da7c:	d011      	beq.n	800daa2 <USBD_GetDescriptor+0x2b6>
 800da7e:	683b      	ldr	r3, [r7, #0]
 800da80:	88db      	ldrh	r3, [r3, #6]
 800da82:	2b00      	cmp	r3, #0
 800da84:	d00d      	beq.n	800daa2 <USBD_GetDescriptor+0x2b6>
    {
      len = MIN(len, req->wLength);
 800da86:	683b      	ldr	r3, [r7, #0]
 800da88:	88da      	ldrh	r2, [r3, #6]
 800da8a:	893b      	ldrh	r3, [r7, #8]
 800da8c:	4293      	cmp	r3, r2
 800da8e:	bf28      	it	cs
 800da90:	4613      	movcs	r3, r2
 800da92:	b29b      	uxth	r3, r3
 800da94:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 800da96:	893b      	ldrh	r3, [r7, #8]
 800da98:	461a      	mov	r2, r3
 800da9a:	68f9      	ldr	r1, [r7, #12]
 800da9c:	6878      	ldr	r0, [r7, #4]
 800da9e:	f000 fa22 	bl	800dee6 <USBD_CtlSendData>
    }

    if (req->wLength == 0U)
 800daa2:	683b      	ldr	r3, [r7, #0]
 800daa4:	88db      	ldrh	r3, [r3, #6]
 800daa6:	2b00      	cmp	r3, #0
 800daa8:	d104      	bne.n	800dab4 <USBD_GetDescriptor+0x2c8>
    {
      (void)USBD_CtlSendStatus(pdev);
 800daaa:	6878      	ldr	r0, [r7, #4]
 800daac:	f000 fa5b 	bl	800df66 <USBD_CtlSendStatus>
 800dab0:	e000      	b.n	800dab4 <USBD_GetDescriptor+0x2c8>
    return;
 800dab2:	bf00      	nop
    }
  }
}
 800dab4:	3710      	adds	r7, #16
 800dab6:	46bd      	mov	sp, r7
 800dab8:	bd80      	pop	{r7, pc}
 800daba:	bf00      	nop

0800dabc <USBD_SetAddress>:
* @param  req: usb request
* @retval status
*/
static void USBD_SetAddress(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 800dabc:	b580      	push	{r7, lr}
 800dabe:	b084      	sub	sp, #16
 800dac0:	af00      	add	r7, sp, #0
 800dac2:	6078      	str	r0, [r7, #4]
 800dac4:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 800dac6:	683b      	ldr	r3, [r7, #0]
 800dac8:	889b      	ldrh	r3, [r3, #4]
 800daca:	2b00      	cmp	r3, #0
 800dacc:	d130      	bne.n	800db30 <USBD_SetAddress+0x74>
 800dace:	683b      	ldr	r3, [r7, #0]
 800dad0:	88db      	ldrh	r3, [r3, #6]
 800dad2:	2b00      	cmp	r3, #0
 800dad4:	d12c      	bne.n	800db30 <USBD_SetAddress+0x74>
 800dad6:	683b      	ldr	r3, [r7, #0]
 800dad8:	885b      	ldrh	r3, [r3, #2]
 800dada:	2b7f      	cmp	r3, #127	; 0x7f
 800dadc:	d828      	bhi.n	800db30 <USBD_SetAddress+0x74>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 800dade:	683b      	ldr	r3, [r7, #0]
 800dae0:	885b      	ldrh	r3, [r3, #2]
 800dae2:	b2db      	uxtb	r3, r3
 800dae4:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800dae8:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800daea:	687b      	ldr	r3, [r7, #4]
 800daec:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800daf0:	2b03      	cmp	r3, #3
 800daf2:	d104      	bne.n	800dafe <USBD_SetAddress+0x42>
    {
      USBD_CtlError(pdev, req);
 800daf4:	6839      	ldr	r1, [r7, #0]
 800daf6:	6878      	ldr	r0, [r7, #4]
 800daf8:	f000 f98b 	bl	800de12 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800dafc:	e01d      	b.n	800db3a <USBD_SetAddress+0x7e>
    }
    else
    {
      pdev->dev_address = dev_addr;
 800dafe:	687b      	ldr	r3, [r7, #4]
 800db00:	7bfa      	ldrb	r2, [r7, #15]
 800db02:	f883 229e 	strb.w	r2, [r3, #670]	; 0x29e
      USBD_LL_SetUSBAddress(pdev, dev_addr);
 800db06:	7bfb      	ldrb	r3, [r7, #15]
 800db08:	4619      	mov	r1, r3
 800db0a:	6878      	ldr	r0, [r7, #4]
 800db0c:	f003 fbe8 	bl	80112e0 <USBD_LL_SetUSBAddress>
      USBD_CtlSendStatus(pdev);
 800db10:	6878      	ldr	r0, [r7, #4]
 800db12:	f000 fa28 	bl	800df66 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 800db16:	7bfb      	ldrb	r3, [r7, #15]
 800db18:	2b00      	cmp	r3, #0
 800db1a:	d004      	beq.n	800db26 <USBD_SetAddress+0x6a>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800db1c:	687b      	ldr	r3, [r7, #4]
 800db1e:	2202      	movs	r2, #2
 800db20:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800db24:	e009      	b.n	800db3a <USBD_SetAddress+0x7e>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 800db26:	687b      	ldr	r3, [r7, #4]
 800db28:	2201      	movs	r2, #1
 800db2a:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800db2e:	e004      	b.n	800db3a <USBD_SetAddress+0x7e>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 800db30:	6839      	ldr	r1, [r7, #0]
 800db32:	6878      	ldr	r0, [r7, #4]
 800db34:	f000 f96d 	bl	800de12 <USBD_CtlError>
  }
}
 800db38:	bf00      	nop
 800db3a:	bf00      	nop
 800db3c:	3710      	adds	r7, #16
 800db3e:	46bd      	mov	sp, r7
 800db40:	bd80      	pop	{r7, pc}
	...

0800db44 <USBD_SetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800db44:	b580      	push	{r7, lr}
 800db46:	b082      	sub	sp, #8
 800db48:	af00      	add	r7, sp, #0
 800db4a:	6078      	str	r0, [r7, #4]
 800db4c:	6039      	str	r1, [r7, #0]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 800db4e:	683b      	ldr	r3, [r7, #0]
 800db50:	885b      	ldrh	r3, [r3, #2]
 800db52:	b2da      	uxtb	r2, r3
 800db54:	4b41      	ldr	r3, [pc, #260]	; (800dc5c <USBD_SetConfig+0x118>)
 800db56:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 800db58:	4b40      	ldr	r3, [pc, #256]	; (800dc5c <USBD_SetConfig+0x118>)
 800db5a:	781b      	ldrb	r3, [r3, #0]
 800db5c:	2b01      	cmp	r3, #1
 800db5e:	d904      	bls.n	800db6a <USBD_SetConfig+0x26>
  {
    USBD_CtlError(pdev, req);
 800db60:	6839      	ldr	r1, [r7, #0]
 800db62:	6878      	ldr	r0, [r7, #4]
 800db64:	f000 f955 	bl	800de12 <USBD_CtlError>
 800db68:	e075      	b.n	800dc56 <USBD_SetConfig+0x112>
  }
  else
  {
    switch (pdev->dev_state)
 800db6a:	687b      	ldr	r3, [r7, #4]
 800db6c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800db70:	2b02      	cmp	r3, #2
 800db72:	d002      	beq.n	800db7a <USBD_SetConfig+0x36>
 800db74:	2b03      	cmp	r3, #3
 800db76:	d023      	beq.n	800dbc0 <USBD_SetConfig+0x7c>
 800db78:	e062      	b.n	800dc40 <USBD_SetConfig+0xfc>
    {
      case USBD_STATE_ADDRESSED:
        if (cfgidx)
 800db7a:	4b38      	ldr	r3, [pc, #224]	; (800dc5c <USBD_SetConfig+0x118>)
 800db7c:	781b      	ldrb	r3, [r3, #0]
 800db7e:	2b00      	cmp	r3, #0
 800db80:	d01a      	beq.n	800dbb8 <USBD_SetConfig+0x74>
        {
          pdev->dev_config = cfgidx;
 800db82:	4b36      	ldr	r3, [pc, #216]	; (800dc5c <USBD_SetConfig+0x118>)
 800db84:	781b      	ldrb	r3, [r3, #0]
 800db86:	461a      	mov	r2, r3
 800db88:	687b      	ldr	r3, [r7, #4]
 800db8a:	605a      	str	r2, [r3, #4]
          pdev->dev_state = USBD_STATE_CONFIGURED;
 800db8c:	687b      	ldr	r3, [r7, #4]
 800db8e:	2203      	movs	r2, #3
 800db90:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
          if (USBD_SetClassConfig(pdev, cfgidx) == USBD_FAIL)
 800db94:	4b31      	ldr	r3, [pc, #196]	; (800dc5c <USBD_SetConfig+0x118>)
 800db96:	781b      	ldrb	r3, [r3, #0]
 800db98:	4619      	mov	r1, r3
 800db9a:	6878      	ldr	r0, [r7, #4]
 800db9c:	f7ff f9e8 	bl	800cf70 <USBD_SetClassConfig>
 800dba0:	4603      	mov	r3, r0
 800dba2:	2b02      	cmp	r3, #2
 800dba4:	d104      	bne.n	800dbb0 <USBD_SetConfig+0x6c>
          {
            USBD_CtlError(pdev, req);
 800dba6:	6839      	ldr	r1, [r7, #0]
 800dba8:	6878      	ldr	r0, [r7, #4]
 800dbaa:	f000 f932 	bl	800de12 <USBD_CtlError>
            return;
 800dbae:	e052      	b.n	800dc56 <USBD_SetConfig+0x112>
          }
          USBD_CtlSendStatus(pdev);
 800dbb0:	6878      	ldr	r0, [r7, #4]
 800dbb2:	f000 f9d8 	bl	800df66 <USBD_CtlSendStatus>
        }
        else
        {
          USBD_CtlSendStatus(pdev);
        }
        break;
 800dbb6:	e04e      	b.n	800dc56 <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 800dbb8:	6878      	ldr	r0, [r7, #4]
 800dbba:	f000 f9d4 	bl	800df66 <USBD_CtlSendStatus>
        break;
 800dbbe:	e04a      	b.n	800dc56 <USBD_SetConfig+0x112>

      case USBD_STATE_CONFIGURED:
        if (cfgidx == 0U)
 800dbc0:	4b26      	ldr	r3, [pc, #152]	; (800dc5c <USBD_SetConfig+0x118>)
 800dbc2:	781b      	ldrb	r3, [r3, #0]
 800dbc4:	2b00      	cmp	r3, #0
 800dbc6:	d112      	bne.n	800dbee <USBD_SetConfig+0xaa>
        {
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800dbc8:	687b      	ldr	r3, [r7, #4]
 800dbca:	2202      	movs	r2, #2
 800dbcc:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
          pdev->dev_config = cfgidx;
 800dbd0:	4b22      	ldr	r3, [pc, #136]	; (800dc5c <USBD_SetConfig+0x118>)
 800dbd2:	781b      	ldrb	r3, [r3, #0]
 800dbd4:	461a      	mov	r2, r3
 800dbd6:	687b      	ldr	r3, [r7, #4]
 800dbd8:	605a      	str	r2, [r3, #4]
          USBD_ClrClassConfig(pdev, cfgidx);
 800dbda:	4b20      	ldr	r3, [pc, #128]	; (800dc5c <USBD_SetConfig+0x118>)
 800dbdc:	781b      	ldrb	r3, [r3, #0]
 800dbde:	4619      	mov	r1, r3
 800dbe0:	6878      	ldr	r0, [r7, #4]
 800dbe2:	f7ff f9e4 	bl	800cfae <USBD_ClrClassConfig>
          USBD_CtlSendStatus(pdev);
 800dbe6:	6878      	ldr	r0, [r7, #4]
 800dbe8:	f000 f9bd 	bl	800df66 <USBD_CtlSendStatus>
        }
        else
        {
          USBD_CtlSendStatus(pdev);
        }
        break;
 800dbec:	e033      	b.n	800dc56 <USBD_SetConfig+0x112>
        else if (cfgidx != pdev->dev_config)
 800dbee:	4b1b      	ldr	r3, [pc, #108]	; (800dc5c <USBD_SetConfig+0x118>)
 800dbf0:	781b      	ldrb	r3, [r3, #0]
 800dbf2:	461a      	mov	r2, r3
 800dbf4:	687b      	ldr	r3, [r7, #4]
 800dbf6:	685b      	ldr	r3, [r3, #4]
 800dbf8:	429a      	cmp	r2, r3
 800dbfa:	d01d      	beq.n	800dc38 <USBD_SetConfig+0xf4>
          USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800dbfc:	687b      	ldr	r3, [r7, #4]
 800dbfe:	685b      	ldr	r3, [r3, #4]
 800dc00:	b2db      	uxtb	r3, r3
 800dc02:	4619      	mov	r1, r3
 800dc04:	6878      	ldr	r0, [r7, #4]
 800dc06:	f7ff f9d2 	bl	800cfae <USBD_ClrClassConfig>
          pdev->dev_config = cfgidx;
 800dc0a:	4b14      	ldr	r3, [pc, #80]	; (800dc5c <USBD_SetConfig+0x118>)
 800dc0c:	781b      	ldrb	r3, [r3, #0]
 800dc0e:	461a      	mov	r2, r3
 800dc10:	687b      	ldr	r3, [r7, #4]
 800dc12:	605a      	str	r2, [r3, #4]
          if (USBD_SetClassConfig(pdev, cfgidx) == USBD_FAIL)
 800dc14:	4b11      	ldr	r3, [pc, #68]	; (800dc5c <USBD_SetConfig+0x118>)
 800dc16:	781b      	ldrb	r3, [r3, #0]
 800dc18:	4619      	mov	r1, r3
 800dc1a:	6878      	ldr	r0, [r7, #4]
 800dc1c:	f7ff f9a8 	bl	800cf70 <USBD_SetClassConfig>
 800dc20:	4603      	mov	r3, r0
 800dc22:	2b02      	cmp	r3, #2
 800dc24:	d104      	bne.n	800dc30 <USBD_SetConfig+0xec>
            USBD_CtlError(pdev, req);
 800dc26:	6839      	ldr	r1, [r7, #0]
 800dc28:	6878      	ldr	r0, [r7, #4]
 800dc2a:	f000 f8f2 	bl	800de12 <USBD_CtlError>
            return;
 800dc2e:	e012      	b.n	800dc56 <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 800dc30:	6878      	ldr	r0, [r7, #4]
 800dc32:	f000 f998 	bl	800df66 <USBD_CtlSendStatus>
        break;
 800dc36:	e00e      	b.n	800dc56 <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 800dc38:	6878      	ldr	r0, [r7, #4]
 800dc3a:	f000 f994 	bl	800df66 <USBD_CtlSendStatus>
        break;
 800dc3e:	e00a      	b.n	800dc56 <USBD_SetConfig+0x112>

      default:
        USBD_CtlError(pdev, req);
 800dc40:	6839      	ldr	r1, [r7, #0]
 800dc42:	6878      	ldr	r0, [r7, #4]
 800dc44:	f000 f8e5 	bl	800de12 <USBD_CtlError>
        USBD_ClrClassConfig(pdev, cfgidx);
 800dc48:	4b04      	ldr	r3, [pc, #16]	; (800dc5c <USBD_SetConfig+0x118>)
 800dc4a:	781b      	ldrb	r3, [r3, #0]
 800dc4c:	4619      	mov	r1, r3
 800dc4e:	6878      	ldr	r0, [r7, #4]
 800dc50:	f7ff f9ad 	bl	800cfae <USBD_ClrClassConfig>
        break;
 800dc54:	bf00      	nop
    }
  }
}
 800dc56:	3708      	adds	r7, #8
 800dc58:	46bd      	mov	sp, r7
 800dc5a:	bd80      	pop	{r7, pc}
 800dc5c:	2000e4d8 	.word	0x2000e4d8

0800dc60 <USBD_GetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800dc60:	b580      	push	{r7, lr}
 800dc62:	b082      	sub	sp, #8
 800dc64:	af00      	add	r7, sp, #0
 800dc66:	6078      	str	r0, [r7, #4]
 800dc68:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 800dc6a:	683b      	ldr	r3, [r7, #0]
 800dc6c:	88db      	ldrh	r3, [r3, #6]
 800dc6e:	2b01      	cmp	r3, #1
 800dc70:	d004      	beq.n	800dc7c <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 800dc72:	6839      	ldr	r1, [r7, #0]
 800dc74:	6878      	ldr	r0, [r7, #4]
 800dc76:	f000 f8cc 	bl	800de12 <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 800dc7a:	e022      	b.n	800dcc2 <USBD_GetConfig+0x62>
    switch (pdev->dev_state)
 800dc7c:	687b      	ldr	r3, [r7, #4]
 800dc7e:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800dc82:	2b02      	cmp	r3, #2
 800dc84:	dc02      	bgt.n	800dc8c <USBD_GetConfig+0x2c>
 800dc86:	2b00      	cmp	r3, #0
 800dc88:	dc03      	bgt.n	800dc92 <USBD_GetConfig+0x32>
 800dc8a:	e015      	b.n	800dcb8 <USBD_GetConfig+0x58>
 800dc8c:	2b03      	cmp	r3, #3
 800dc8e:	d00b      	beq.n	800dca8 <USBD_GetConfig+0x48>
 800dc90:	e012      	b.n	800dcb8 <USBD_GetConfig+0x58>
        pdev->dev_default_config = 0U;
 800dc92:	687b      	ldr	r3, [r7, #4]
 800dc94:	2200      	movs	r2, #0
 800dc96:	609a      	str	r2, [r3, #8]
        USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_default_config, 1U);
 800dc98:	687b      	ldr	r3, [r7, #4]
 800dc9a:	3308      	adds	r3, #8
 800dc9c:	2201      	movs	r2, #1
 800dc9e:	4619      	mov	r1, r3
 800dca0:	6878      	ldr	r0, [r7, #4]
 800dca2:	f000 f920 	bl	800dee6 <USBD_CtlSendData>
        break;
 800dca6:	e00c      	b.n	800dcc2 <USBD_GetConfig+0x62>
        USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_config, 1U);
 800dca8:	687b      	ldr	r3, [r7, #4]
 800dcaa:	3304      	adds	r3, #4
 800dcac:	2201      	movs	r2, #1
 800dcae:	4619      	mov	r1, r3
 800dcb0:	6878      	ldr	r0, [r7, #4]
 800dcb2:	f000 f918 	bl	800dee6 <USBD_CtlSendData>
        break;
 800dcb6:	e004      	b.n	800dcc2 <USBD_GetConfig+0x62>
        USBD_CtlError(pdev, req);
 800dcb8:	6839      	ldr	r1, [r7, #0]
 800dcba:	6878      	ldr	r0, [r7, #4]
 800dcbc:	f000 f8a9 	bl	800de12 <USBD_CtlError>
        break;
 800dcc0:	bf00      	nop
}
 800dcc2:	bf00      	nop
 800dcc4:	3708      	adds	r7, #8
 800dcc6:	46bd      	mov	sp, r7
 800dcc8:	bd80      	pop	{r7, pc}

0800dcca <USBD_GetStatus>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800dcca:	b580      	push	{r7, lr}
 800dccc:	b082      	sub	sp, #8
 800dcce:	af00      	add	r7, sp, #0
 800dcd0:	6078      	str	r0, [r7, #4]
 800dcd2:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800dcd4:	687b      	ldr	r3, [r7, #4]
 800dcd6:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800dcda:	3b01      	subs	r3, #1
 800dcdc:	2b02      	cmp	r3, #2
 800dcde:	d81e      	bhi.n	800dd1e <USBD_GetStatus+0x54>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 800dce0:	683b      	ldr	r3, [r7, #0]
 800dce2:	88db      	ldrh	r3, [r3, #6]
 800dce4:	2b02      	cmp	r3, #2
 800dce6:	d004      	beq.n	800dcf2 <USBD_GetStatus+0x28>
      {
        USBD_CtlError(pdev, req);
 800dce8:	6839      	ldr	r1, [r7, #0]
 800dcea:	6878      	ldr	r0, [r7, #4]
 800dcec:	f000 f891 	bl	800de12 <USBD_CtlError>
        break;
 800dcf0:	e01a      	b.n	800dd28 <USBD_GetStatus+0x5e>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 800dcf2:	687b      	ldr	r3, [r7, #4]
 800dcf4:	2201      	movs	r2, #1
 800dcf6:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif

      if (pdev->dev_remote_wakeup)
 800dcf8:	687b      	ldr	r3, [r7, #4]
 800dcfa:	f8d3 32a4 	ldr.w	r3, [r3, #676]	; 0x2a4
 800dcfe:	2b00      	cmp	r3, #0
 800dd00:	d005      	beq.n	800dd0e <USBD_GetStatus+0x44>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 800dd02:	687b      	ldr	r3, [r7, #4]
 800dd04:	68db      	ldr	r3, [r3, #12]
 800dd06:	f043 0202 	orr.w	r2, r3, #2
 800dd0a:	687b      	ldr	r3, [r7, #4]
 800dd0c:	60da      	str	r2, [r3, #12]
      }

      USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_config_status, 2U);
 800dd0e:	687b      	ldr	r3, [r7, #4]
 800dd10:	330c      	adds	r3, #12
 800dd12:	2202      	movs	r2, #2
 800dd14:	4619      	mov	r1, r3
 800dd16:	6878      	ldr	r0, [r7, #4]
 800dd18:	f000 f8e5 	bl	800dee6 <USBD_CtlSendData>
      break;
 800dd1c:	e004      	b.n	800dd28 <USBD_GetStatus+0x5e>

    default:
      USBD_CtlError(pdev, req);
 800dd1e:	6839      	ldr	r1, [r7, #0]
 800dd20:	6878      	ldr	r0, [r7, #4]
 800dd22:	f000 f876 	bl	800de12 <USBD_CtlError>
      break;
 800dd26:	bf00      	nop
  }
}
 800dd28:	bf00      	nop
 800dd2a:	3708      	adds	r7, #8
 800dd2c:	46bd      	mov	sp, r7
 800dd2e:	bd80      	pop	{r7, pc}

0800dd30 <USBD_SetFeature>:
* @param  req: usb request
* @retval status
*/
static void USBD_SetFeature(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 800dd30:	b580      	push	{r7, lr}
 800dd32:	b082      	sub	sp, #8
 800dd34:	af00      	add	r7, sp, #0
 800dd36:	6078      	str	r0, [r7, #4]
 800dd38:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800dd3a:	683b      	ldr	r3, [r7, #0]
 800dd3c:	885b      	ldrh	r3, [r3, #2]
 800dd3e:	2b01      	cmp	r3, #1
 800dd40:	d106      	bne.n	800dd50 <USBD_SetFeature+0x20>
  {
    pdev->dev_remote_wakeup = 1U;
 800dd42:	687b      	ldr	r3, [r7, #4]
 800dd44:	2201      	movs	r2, #1
 800dd46:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
    USBD_CtlSendStatus(pdev);
 800dd4a:	6878      	ldr	r0, [r7, #4]
 800dd4c:	f000 f90b 	bl	800df66 <USBD_CtlSendStatus>
  }
}
 800dd50:	bf00      	nop
 800dd52:	3708      	adds	r7, #8
 800dd54:	46bd      	mov	sp, r7
 800dd56:	bd80      	pop	{r7, pc}

0800dd58 <USBD_ClrFeature>:
* @param  req: usb request
* @retval status
*/
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 800dd58:	b580      	push	{r7, lr}
 800dd5a:	b082      	sub	sp, #8
 800dd5c:	af00      	add	r7, sp, #0
 800dd5e:	6078      	str	r0, [r7, #4]
 800dd60:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800dd62:	687b      	ldr	r3, [r7, #4]
 800dd64:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800dd68:	3b01      	subs	r3, #1
 800dd6a:	2b02      	cmp	r3, #2
 800dd6c:	d80b      	bhi.n	800dd86 <USBD_ClrFeature+0x2e>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800dd6e:	683b      	ldr	r3, [r7, #0]
 800dd70:	885b      	ldrh	r3, [r3, #2]
 800dd72:	2b01      	cmp	r3, #1
 800dd74:	d10c      	bne.n	800dd90 <USBD_ClrFeature+0x38>
      {
        pdev->dev_remote_wakeup = 0U;
 800dd76:	687b      	ldr	r3, [r7, #4]
 800dd78:	2200      	movs	r2, #0
 800dd7a:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
        USBD_CtlSendStatus(pdev);
 800dd7e:	6878      	ldr	r0, [r7, #4]
 800dd80:	f000 f8f1 	bl	800df66 <USBD_CtlSendStatus>
      }
      break;
 800dd84:	e004      	b.n	800dd90 <USBD_ClrFeature+0x38>

    default:
      USBD_CtlError(pdev, req);
 800dd86:	6839      	ldr	r1, [r7, #0]
 800dd88:	6878      	ldr	r0, [r7, #4]
 800dd8a:	f000 f842 	bl	800de12 <USBD_CtlError>
      break;
 800dd8e:	e000      	b.n	800dd92 <USBD_ClrFeature+0x3a>
      break;
 800dd90:	bf00      	nop
  }
}
 800dd92:	bf00      	nop
 800dd94:	3708      	adds	r7, #8
 800dd96:	46bd      	mov	sp, r7
 800dd98:	bd80      	pop	{r7, pc}

0800dd9a <USBD_ParseSetupRequest>:
* @param  req: usb request
* @retval None
*/

void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 800dd9a:	b480      	push	{r7}
 800dd9c:	b083      	sub	sp, #12
 800dd9e:	af00      	add	r7, sp, #0
 800dda0:	6078      	str	r0, [r7, #4]
 800dda2:	6039      	str	r1, [r7, #0]
  req->bmRequest = *(uint8_t *)(pdata);
 800dda4:	683b      	ldr	r3, [r7, #0]
 800dda6:	781a      	ldrb	r2, [r3, #0]
 800dda8:	687b      	ldr	r3, [r7, #4]
 800ddaa:	701a      	strb	r2, [r3, #0]
  req->bRequest = *(uint8_t *)(pdata + 1U);
 800ddac:	683b      	ldr	r3, [r7, #0]
 800ddae:	785a      	ldrb	r2, [r3, #1]
 800ddb0:	687b      	ldr	r3, [r7, #4]
 800ddb2:	705a      	strb	r2, [r3, #1]
  req->wValue = SWAPBYTE(pdata + 2U);
 800ddb4:	683b      	ldr	r3, [r7, #0]
 800ddb6:	3302      	adds	r3, #2
 800ddb8:	781b      	ldrb	r3, [r3, #0]
 800ddba:	b29a      	uxth	r2, r3
 800ddbc:	683b      	ldr	r3, [r7, #0]
 800ddbe:	3303      	adds	r3, #3
 800ddc0:	781b      	ldrb	r3, [r3, #0]
 800ddc2:	b29b      	uxth	r3, r3
 800ddc4:	021b      	lsls	r3, r3, #8
 800ddc6:	b29b      	uxth	r3, r3
 800ddc8:	4413      	add	r3, r2
 800ddca:	b29a      	uxth	r2, r3
 800ddcc:	687b      	ldr	r3, [r7, #4]
 800ddce:	805a      	strh	r2, [r3, #2]
  req->wIndex = SWAPBYTE(pdata + 4U);
 800ddd0:	683b      	ldr	r3, [r7, #0]
 800ddd2:	3304      	adds	r3, #4
 800ddd4:	781b      	ldrb	r3, [r3, #0]
 800ddd6:	b29a      	uxth	r2, r3
 800ddd8:	683b      	ldr	r3, [r7, #0]
 800ddda:	3305      	adds	r3, #5
 800dddc:	781b      	ldrb	r3, [r3, #0]
 800ddde:	b29b      	uxth	r3, r3
 800dde0:	021b      	lsls	r3, r3, #8
 800dde2:	b29b      	uxth	r3, r3
 800dde4:	4413      	add	r3, r2
 800dde6:	b29a      	uxth	r2, r3
 800dde8:	687b      	ldr	r3, [r7, #4]
 800ddea:	809a      	strh	r2, [r3, #4]
  req->wLength = SWAPBYTE(pdata + 6U);
 800ddec:	683b      	ldr	r3, [r7, #0]
 800ddee:	3306      	adds	r3, #6
 800ddf0:	781b      	ldrb	r3, [r3, #0]
 800ddf2:	b29a      	uxth	r2, r3
 800ddf4:	683b      	ldr	r3, [r7, #0]
 800ddf6:	3307      	adds	r3, #7
 800ddf8:	781b      	ldrb	r3, [r3, #0]
 800ddfa:	b29b      	uxth	r3, r3
 800ddfc:	021b      	lsls	r3, r3, #8
 800ddfe:	b29b      	uxth	r3, r3
 800de00:	4413      	add	r3, r2
 800de02:	b29a      	uxth	r2, r3
 800de04:	687b      	ldr	r3, [r7, #4]
 800de06:	80da      	strh	r2, [r3, #6]

}
 800de08:	bf00      	nop
 800de0a:	370c      	adds	r7, #12
 800de0c:	46bd      	mov	sp, r7
 800de0e:	bc80      	pop	{r7}
 800de10:	4770      	bx	lr

0800de12 <USBD_CtlError>:
* @retval None
*/

void USBD_CtlError(USBD_HandleTypeDef *pdev,
                   USBD_SetupReqTypedef *req)
{
 800de12:	b580      	push	{r7, lr}
 800de14:	b082      	sub	sp, #8
 800de16:	af00      	add	r7, sp, #0
 800de18:	6078      	str	r0, [r7, #4]
 800de1a:	6039      	str	r1, [r7, #0]
  USBD_LL_StallEP(pdev, 0x80U);
 800de1c:	2180      	movs	r1, #128	; 0x80
 800de1e:	6878      	ldr	r0, [r7, #4]
 800de20:	f003 f9f4 	bl	801120c <USBD_LL_StallEP>
  USBD_LL_StallEP(pdev, 0U);
 800de24:	2100      	movs	r1, #0
 800de26:	6878      	ldr	r0, [r7, #4]
 800de28:	f003 f9f0 	bl	801120c <USBD_LL_StallEP>
}
 800de2c:	bf00      	nop
 800de2e:	3708      	adds	r7, #8
 800de30:	46bd      	mov	sp, r7
 800de32:	bd80      	pop	{r7, pc}

0800de34 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 800de34:	b580      	push	{r7, lr}
 800de36:	b086      	sub	sp, #24
 800de38:	af00      	add	r7, sp, #0
 800de3a:	60f8      	str	r0, [r7, #12]
 800de3c:	60b9      	str	r1, [r7, #8]
 800de3e:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 800de40:	2300      	movs	r3, #0
 800de42:	75fb      	strb	r3, [r7, #23]

  if (desc != NULL)
 800de44:	68fb      	ldr	r3, [r7, #12]
 800de46:	2b00      	cmp	r3, #0
 800de48:	d032      	beq.n	800deb0 <USBD_GetString+0x7c>
  {
    *len = (uint16_t)USBD_GetLen(desc) * 2U + 2U;
 800de4a:	68f8      	ldr	r0, [r7, #12]
 800de4c:	f000 f834 	bl	800deb8 <USBD_GetLen>
 800de50:	4603      	mov	r3, r0
 800de52:	3301      	adds	r3, #1
 800de54:	b29b      	uxth	r3, r3
 800de56:	005b      	lsls	r3, r3, #1
 800de58:	b29a      	uxth	r2, r3
 800de5a:	687b      	ldr	r3, [r7, #4]
 800de5c:	801a      	strh	r2, [r3, #0]
    unicode[idx++] = *(uint8_t *)(void *)len;
 800de5e:	7dfb      	ldrb	r3, [r7, #23]
 800de60:	1c5a      	adds	r2, r3, #1
 800de62:	75fa      	strb	r2, [r7, #23]
 800de64:	461a      	mov	r2, r3
 800de66:	68bb      	ldr	r3, [r7, #8]
 800de68:	4413      	add	r3, r2
 800de6a:	687a      	ldr	r2, [r7, #4]
 800de6c:	7812      	ldrb	r2, [r2, #0]
 800de6e:	701a      	strb	r2, [r3, #0]
    unicode[idx++] = USB_DESC_TYPE_STRING;
 800de70:	7dfb      	ldrb	r3, [r7, #23]
 800de72:	1c5a      	adds	r2, r3, #1
 800de74:	75fa      	strb	r2, [r7, #23]
 800de76:	461a      	mov	r2, r3
 800de78:	68bb      	ldr	r3, [r7, #8]
 800de7a:	4413      	add	r3, r2
 800de7c:	2203      	movs	r2, #3
 800de7e:	701a      	strb	r2, [r3, #0]

    while (*desc != '\0')
 800de80:	e012      	b.n	800dea8 <USBD_GetString+0x74>
    {
      unicode[idx++] = *desc++;
 800de82:	68fb      	ldr	r3, [r7, #12]
 800de84:	1c5a      	adds	r2, r3, #1
 800de86:	60fa      	str	r2, [r7, #12]
 800de88:	7dfa      	ldrb	r2, [r7, #23]
 800de8a:	1c51      	adds	r1, r2, #1
 800de8c:	75f9      	strb	r1, [r7, #23]
 800de8e:	4611      	mov	r1, r2
 800de90:	68ba      	ldr	r2, [r7, #8]
 800de92:	440a      	add	r2, r1
 800de94:	781b      	ldrb	r3, [r3, #0]
 800de96:	7013      	strb	r3, [r2, #0]
      unicode[idx++] =  0U;
 800de98:	7dfb      	ldrb	r3, [r7, #23]
 800de9a:	1c5a      	adds	r2, r3, #1
 800de9c:	75fa      	strb	r2, [r7, #23]
 800de9e:	461a      	mov	r2, r3
 800dea0:	68bb      	ldr	r3, [r7, #8]
 800dea2:	4413      	add	r3, r2
 800dea4:	2200      	movs	r2, #0
 800dea6:	701a      	strb	r2, [r3, #0]
    while (*desc != '\0')
 800dea8:	68fb      	ldr	r3, [r7, #12]
 800deaa:	781b      	ldrb	r3, [r3, #0]
 800deac:	2b00      	cmp	r3, #0
 800deae:	d1e8      	bne.n	800de82 <USBD_GetString+0x4e>
    }
  }
}
 800deb0:	bf00      	nop
 800deb2:	3718      	adds	r7, #24
 800deb4:	46bd      	mov	sp, r7
 800deb6:	bd80      	pop	{r7, pc}

0800deb8 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 800deb8:	b480      	push	{r7}
 800deba:	b085      	sub	sp, #20
 800debc:	af00      	add	r7, sp, #0
 800debe:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 800dec0:	2300      	movs	r3, #0
 800dec2:	73fb      	strb	r3, [r7, #15]

  while (*buf != '\0')
 800dec4:	e005      	b.n	800ded2 <USBD_GetLen+0x1a>
  {
    len++;
 800dec6:	7bfb      	ldrb	r3, [r7, #15]
 800dec8:	3301      	adds	r3, #1
 800deca:	73fb      	strb	r3, [r7, #15]
    buf++;
 800decc:	687b      	ldr	r3, [r7, #4]
 800dece:	3301      	adds	r3, #1
 800ded0:	607b      	str	r3, [r7, #4]
  while (*buf != '\0')
 800ded2:	687b      	ldr	r3, [r7, #4]
 800ded4:	781b      	ldrb	r3, [r3, #0]
 800ded6:	2b00      	cmp	r3, #0
 800ded8:	d1f5      	bne.n	800dec6 <USBD_GetLen+0xe>
  }

  return len;
 800deda:	7bfb      	ldrb	r3, [r7, #15]
}
 800dedc:	4618      	mov	r0, r3
 800dede:	3714      	adds	r7, #20
 800dee0:	46bd      	mov	sp, r7
 800dee2:	bc80      	pop	{r7}
 800dee4:	4770      	bx	lr

0800dee6 <USBD_CtlSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint16_t len)
{
 800dee6:	b580      	push	{r7, lr}
 800dee8:	b084      	sub	sp, #16
 800deea:	af00      	add	r7, sp, #0
 800deec:	60f8      	str	r0, [r7, #12]
 800deee:	60b9      	str	r1, [r7, #8]
 800def0:	4613      	mov	r3, r2
 800def2:	80fb      	strh	r3, [r7, #6]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 800def4:	68fb      	ldr	r3, [r7, #12]
 800def6:	2202      	movs	r2, #2
 800def8:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_in[0].total_length = len;
 800defc:	88fa      	ldrh	r2, [r7, #6]
 800defe:	68fb      	ldr	r3, [r7, #12]
 800df00:	61da      	str	r2, [r3, #28]
  pdev->ep_in[0].rem_length   = len;
 800df02:	88fa      	ldrh	r2, [r7, #6]
 800df04:	68fb      	ldr	r3, [r7, #12]
 800df06:	621a      	str	r2, [r3, #32]

  /* Start the transfer */
  USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800df08:	88fb      	ldrh	r3, [r7, #6]
 800df0a:	68ba      	ldr	r2, [r7, #8]
 800df0c:	2100      	movs	r1, #0
 800df0e:	68f8      	ldr	r0, [r7, #12]
 800df10:	f003 fa05 	bl	801131e <USBD_LL_Transmit>

  return USBD_OK;
 800df14:	2300      	movs	r3, #0
}
 800df16:	4618      	mov	r0, r3
 800df18:	3710      	adds	r7, #16
 800df1a:	46bd      	mov	sp, r7
 800df1c:	bd80      	pop	{r7, pc}

0800df1e <USBD_CtlContinueSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint16_t len)
{
 800df1e:	b580      	push	{r7, lr}
 800df20:	b084      	sub	sp, #16
 800df22:	af00      	add	r7, sp, #0
 800df24:	60f8      	str	r0, [r7, #12]
 800df26:	60b9      	str	r1, [r7, #8]
 800df28:	4613      	mov	r3, r2
 800df2a:	80fb      	strh	r3, [r7, #6]
  /* Start the next transfer */
  USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800df2c:	88fb      	ldrh	r3, [r7, #6]
 800df2e:	68ba      	ldr	r2, [r7, #8]
 800df30:	2100      	movs	r1, #0
 800df32:	68f8      	ldr	r0, [r7, #12]
 800df34:	f003 f9f3 	bl	801131e <USBD_LL_Transmit>

  return USBD_OK;
 800df38:	2300      	movs	r3, #0
}
 800df3a:	4618      	mov	r0, r3
 800df3c:	3710      	adds	r7, #16
 800df3e:	46bd      	mov	sp, r7
 800df40:	bd80      	pop	{r7, pc}

0800df42 <USBD_CtlContinueRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint16_t len)
{
 800df42:	b580      	push	{r7, lr}
 800df44:	b084      	sub	sp, #16
 800df46:	af00      	add	r7, sp, #0
 800df48:	60f8      	str	r0, [r7, #12]
 800df4a:	60b9      	str	r1, [r7, #8]
 800df4c:	4613      	mov	r3, r2
 800df4e:	80fb      	strh	r3, [r7, #6]
  USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800df50:	88fb      	ldrh	r3, [r7, #6]
 800df52:	68ba      	ldr	r2, [r7, #8]
 800df54:	2100      	movs	r1, #0
 800df56:	68f8      	ldr	r0, [r7, #12]
 800df58:	f003 fa04 	bl	8011364 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800df5c:	2300      	movs	r3, #0
}
 800df5e:	4618      	mov	r0, r3
 800df60:	3710      	adds	r7, #16
 800df62:	46bd      	mov	sp, r7
 800df64:	bd80      	pop	{r7, pc}

0800df66 <USBD_CtlSendStatus>:
*         send zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 800df66:	b580      	push	{r7, lr}
 800df68:	b082      	sub	sp, #8
 800df6a:	af00      	add	r7, sp, #0
 800df6c:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 800df6e:	687b      	ldr	r3, [r7, #4]
 800df70:	2204      	movs	r2, #4
 800df72:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 800df76:	2300      	movs	r3, #0
 800df78:	2200      	movs	r2, #0
 800df7a:	2100      	movs	r1, #0
 800df7c:	6878      	ldr	r0, [r7, #4]
 800df7e:	f003 f9ce 	bl	801131e <USBD_LL_Transmit>

  return USBD_OK;
 800df82:	2300      	movs	r3, #0
}
 800df84:	4618      	mov	r0, r3
 800df86:	3708      	adds	r7, #8
 800df88:	46bd      	mov	sp, r7
 800df8a:	bd80      	pop	{r7, pc}

0800df8c <USBD_CtlReceiveStatus>:
*         receive zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 800df8c:	b580      	push	{r7, lr}
 800df8e:	b082      	sub	sp, #8
 800df90:	af00      	add	r7, sp, #0
 800df92:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 800df94:	687b      	ldr	r3, [r7, #4]
 800df96:	2205      	movs	r2, #5
 800df98:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800df9c:	2300      	movs	r3, #0
 800df9e:	2200      	movs	r2, #0
 800dfa0:	2100      	movs	r1, #0
 800dfa2:	6878      	ldr	r0, [r7, #4]
 800dfa4:	f003 f9de 	bl	8011364 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800dfa8:	2300      	movs	r3, #0
}
 800dfaa:	4618      	mov	r0, r3
 800dfac:	3708      	adds	r7, #8
 800dfae:	46bd      	mov	sp, r7
 800dfb0:	bd80      	pop	{r7, pc}
	...

0800dfb4 <disk_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_status (
	BYTE pdrv		/* Physical drive nmuber to identify the drive */
)
{
 800dfb4:	b580      	push	{r7, lr}
 800dfb6:	b084      	sub	sp, #16
 800dfb8:	af00      	add	r7, sp, #0
 800dfba:	4603      	mov	r3, r0
 800dfbc:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat;
  
  stat = disk.drv[pdrv]->disk_status(disk.lun[pdrv]);
 800dfbe:	79fb      	ldrb	r3, [r7, #7]
 800dfc0:	4a08      	ldr	r2, [pc, #32]	; (800dfe4 <disk_status+0x30>)
 800dfc2:	009b      	lsls	r3, r3, #2
 800dfc4:	4413      	add	r3, r2
 800dfc6:	685b      	ldr	r3, [r3, #4]
 800dfc8:	685b      	ldr	r3, [r3, #4]
 800dfca:	79fa      	ldrb	r2, [r7, #7]
 800dfcc:	4905      	ldr	r1, [pc, #20]	; (800dfe4 <disk_status+0x30>)
 800dfce:	440a      	add	r2, r1
 800dfd0:	7a12      	ldrb	r2, [r2, #8]
 800dfd2:	4610      	mov	r0, r2
 800dfd4:	4798      	blx	r3
 800dfd6:	4603      	mov	r3, r0
 800dfd8:	73fb      	strb	r3, [r7, #15]
  return stat;
 800dfda:	7bfb      	ldrb	r3, [r7, #15]
}
 800dfdc:	4618      	mov	r0, r3
 800dfde:	3710      	adds	r7, #16
 800dfe0:	46bd      	mov	sp, r7
 800dfe2:	bd80      	pop	{r7, pc}
 800dfe4:	2000e4fc 	.word	0x2000e4fc

0800dfe8 <disk_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_initialize (
	BYTE pdrv				/* Physical drive nmuber to identify the drive */
)
{
 800dfe8:	b580      	push	{r7, lr}
 800dfea:	b084      	sub	sp, #16
 800dfec:	af00      	add	r7, sp, #0
 800dfee:	4603      	mov	r3, r0
 800dff0:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat = RES_OK;
 800dff2:	2300      	movs	r3, #0
 800dff4:	73fb      	strb	r3, [r7, #15]
  
  if(disk.is_initialized[pdrv] == 0)
 800dff6:	79fb      	ldrb	r3, [r7, #7]
 800dff8:	4a0d      	ldr	r2, [pc, #52]	; (800e030 <disk_initialize+0x48>)
 800dffa:	5cd3      	ldrb	r3, [r2, r3]
 800dffc:	2b00      	cmp	r3, #0
 800dffe:	d111      	bne.n	800e024 <disk_initialize+0x3c>
  { 
    disk.is_initialized[pdrv] = 1;
 800e000:	79fb      	ldrb	r3, [r7, #7]
 800e002:	4a0b      	ldr	r2, [pc, #44]	; (800e030 <disk_initialize+0x48>)
 800e004:	2101      	movs	r1, #1
 800e006:	54d1      	strb	r1, [r2, r3]
    stat = disk.drv[pdrv]->disk_initialize(disk.lun[pdrv]);
 800e008:	79fb      	ldrb	r3, [r7, #7]
 800e00a:	4a09      	ldr	r2, [pc, #36]	; (800e030 <disk_initialize+0x48>)
 800e00c:	009b      	lsls	r3, r3, #2
 800e00e:	4413      	add	r3, r2
 800e010:	685b      	ldr	r3, [r3, #4]
 800e012:	681b      	ldr	r3, [r3, #0]
 800e014:	79fa      	ldrb	r2, [r7, #7]
 800e016:	4906      	ldr	r1, [pc, #24]	; (800e030 <disk_initialize+0x48>)
 800e018:	440a      	add	r2, r1
 800e01a:	7a12      	ldrb	r2, [r2, #8]
 800e01c:	4610      	mov	r0, r2
 800e01e:	4798      	blx	r3
 800e020:	4603      	mov	r3, r0
 800e022:	73fb      	strb	r3, [r7, #15]
  }
  return stat;
 800e024:	7bfb      	ldrb	r3, [r7, #15]
}
 800e026:	4618      	mov	r0, r3
 800e028:	3710      	adds	r7, #16
 800e02a:	46bd      	mov	sp, r7
 800e02c:	bd80      	pop	{r7, pc}
 800e02e:	bf00      	nop
 800e030:	2000e4fc 	.word	0x2000e4fc

0800e034 <disk_read>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	BYTE *buff,		/* Data buffer to store read data */
	DWORD sector,	        /* Sector address in LBA */
	UINT count		/* Number of sectors to read */
)
{
 800e034:	b590      	push	{r4, r7, lr}
 800e036:	b087      	sub	sp, #28
 800e038:	af00      	add	r7, sp, #0
 800e03a:	60b9      	str	r1, [r7, #8]
 800e03c:	607a      	str	r2, [r7, #4]
 800e03e:	603b      	str	r3, [r7, #0]
 800e040:	4603      	mov	r3, r0
 800e042:	73fb      	strb	r3, [r7, #15]
  DRESULT res;
 
  res = disk.drv[pdrv]->disk_read(disk.lun[pdrv], buff, sector, count);
 800e044:	7bfb      	ldrb	r3, [r7, #15]
 800e046:	4a0a      	ldr	r2, [pc, #40]	; (800e070 <disk_read+0x3c>)
 800e048:	009b      	lsls	r3, r3, #2
 800e04a:	4413      	add	r3, r2
 800e04c:	685b      	ldr	r3, [r3, #4]
 800e04e:	689c      	ldr	r4, [r3, #8]
 800e050:	7bfb      	ldrb	r3, [r7, #15]
 800e052:	4a07      	ldr	r2, [pc, #28]	; (800e070 <disk_read+0x3c>)
 800e054:	4413      	add	r3, r2
 800e056:	7a18      	ldrb	r0, [r3, #8]
 800e058:	683b      	ldr	r3, [r7, #0]
 800e05a:	687a      	ldr	r2, [r7, #4]
 800e05c:	68b9      	ldr	r1, [r7, #8]
 800e05e:	47a0      	blx	r4
 800e060:	4603      	mov	r3, r0
 800e062:	75fb      	strb	r3, [r7, #23]
  return res;
 800e064:	7dfb      	ldrb	r3, [r7, #23]
}
 800e066:	4618      	mov	r0, r3
 800e068:	371c      	adds	r7, #28
 800e06a:	46bd      	mov	sp, r7
 800e06c:	bd90      	pop	{r4, r7, pc}
 800e06e:	bf00      	nop
 800e070:	2000e4fc 	.word	0x2000e4fc

0800e074 <disk_write>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	const BYTE *buff,	/* Data to be written */
	DWORD sector,		/* Sector address in LBA */
	UINT count        	/* Number of sectors to write */
)
{
 800e074:	b590      	push	{r4, r7, lr}
 800e076:	b087      	sub	sp, #28
 800e078:	af00      	add	r7, sp, #0
 800e07a:	60b9      	str	r1, [r7, #8]
 800e07c:	607a      	str	r2, [r7, #4]
 800e07e:	603b      	str	r3, [r7, #0]
 800e080:	4603      	mov	r3, r0
 800e082:	73fb      	strb	r3, [r7, #15]
  DRESULT res;
  
  res = disk.drv[pdrv]->disk_write(disk.lun[pdrv], buff, sector, count);
 800e084:	7bfb      	ldrb	r3, [r7, #15]
 800e086:	4a0a      	ldr	r2, [pc, #40]	; (800e0b0 <disk_write+0x3c>)
 800e088:	009b      	lsls	r3, r3, #2
 800e08a:	4413      	add	r3, r2
 800e08c:	685b      	ldr	r3, [r3, #4]
 800e08e:	68dc      	ldr	r4, [r3, #12]
 800e090:	7bfb      	ldrb	r3, [r7, #15]
 800e092:	4a07      	ldr	r2, [pc, #28]	; (800e0b0 <disk_write+0x3c>)
 800e094:	4413      	add	r3, r2
 800e096:	7a18      	ldrb	r0, [r3, #8]
 800e098:	683b      	ldr	r3, [r7, #0]
 800e09a:	687a      	ldr	r2, [r7, #4]
 800e09c:	68b9      	ldr	r1, [r7, #8]
 800e09e:	47a0      	blx	r4
 800e0a0:	4603      	mov	r3, r0
 800e0a2:	75fb      	strb	r3, [r7, #23]
  return res;
 800e0a4:	7dfb      	ldrb	r3, [r7, #23]
}
 800e0a6:	4618      	mov	r0, r3
 800e0a8:	371c      	adds	r7, #28
 800e0aa:	46bd      	mov	sp, r7
 800e0ac:	bd90      	pop	{r4, r7, pc}
 800e0ae:	bf00      	nop
 800e0b0:	2000e4fc 	.word	0x2000e4fc

0800e0b4 <disk_ioctl>:
DRESULT disk_ioctl (
	BYTE pdrv,		/* Physical drive nmuber (0..) */
	BYTE cmd,		/* Control code */
	void *buff		/* Buffer to send/receive control data */
)
{
 800e0b4:	b580      	push	{r7, lr}
 800e0b6:	b084      	sub	sp, #16
 800e0b8:	af00      	add	r7, sp, #0
 800e0ba:	4603      	mov	r3, r0
 800e0bc:	603a      	str	r2, [r7, #0]
 800e0be:	71fb      	strb	r3, [r7, #7]
 800e0c0:	460b      	mov	r3, r1
 800e0c2:	71bb      	strb	r3, [r7, #6]
  DRESULT res;

  res = disk.drv[pdrv]->disk_ioctl(disk.lun[pdrv], cmd, buff);
 800e0c4:	79fb      	ldrb	r3, [r7, #7]
 800e0c6:	4a09      	ldr	r2, [pc, #36]	; (800e0ec <disk_ioctl+0x38>)
 800e0c8:	009b      	lsls	r3, r3, #2
 800e0ca:	4413      	add	r3, r2
 800e0cc:	685b      	ldr	r3, [r3, #4]
 800e0ce:	691b      	ldr	r3, [r3, #16]
 800e0d0:	79fa      	ldrb	r2, [r7, #7]
 800e0d2:	4906      	ldr	r1, [pc, #24]	; (800e0ec <disk_ioctl+0x38>)
 800e0d4:	440a      	add	r2, r1
 800e0d6:	7a10      	ldrb	r0, [r2, #8]
 800e0d8:	79b9      	ldrb	r1, [r7, #6]
 800e0da:	683a      	ldr	r2, [r7, #0]
 800e0dc:	4798      	blx	r3
 800e0de:	4603      	mov	r3, r0
 800e0e0:	73fb      	strb	r3, [r7, #15]
  return res;
 800e0e2:	7bfb      	ldrb	r3, [r7, #15]
}
 800e0e4:	4618      	mov	r0, r3
 800e0e6:	3710      	adds	r7, #16
 800e0e8:	46bd      	mov	sp, r7
 800e0ea:	bd80      	pop	{r7, pc}
 800e0ec:	2000e4fc 	.word	0x2000e4fc

0800e0f0 <mem_cpy>:
/* String functions                                                      */
/*-----------------------------------------------------------------------*/

/* Copy memory to memory */
static
void mem_cpy (void* dst, const void* src, UINT cnt) {
 800e0f0:	b480      	push	{r7}
 800e0f2:	b087      	sub	sp, #28
 800e0f4:	af00      	add	r7, sp, #0
 800e0f6:	60f8      	str	r0, [r7, #12]
 800e0f8:	60b9      	str	r1, [r7, #8]
 800e0fa:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 800e0fc:	68fb      	ldr	r3, [r7, #12]
 800e0fe:	617b      	str	r3, [r7, #20]
	const BYTE *s = (const BYTE*)src;
 800e100:	68bb      	ldr	r3, [r7, #8]
 800e102:	613b      	str	r3, [r7, #16]
		*(int*)d = *(int*)s;
		d += sizeof (int); s += sizeof (int);
		cnt -= sizeof (int);
	}
#endif
	while (cnt--)
 800e104:	e007      	b.n	800e116 <mem_cpy+0x26>
		*d++ = *s++;
 800e106:	693a      	ldr	r2, [r7, #16]
 800e108:	1c53      	adds	r3, r2, #1
 800e10a:	613b      	str	r3, [r7, #16]
 800e10c:	697b      	ldr	r3, [r7, #20]
 800e10e:	1c59      	adds	r1, r3, #1
 800e110:	6179      	str	r1, [r7, #20]
 800e112:	7812      	ldrb	r2, [r2, #0]
 800e114:	701a      	strb	r2, [r3, #0]
	while (cnt--)
 800e116:	687b      	ldr	r3, [r7, #4]
 800e118:	1e5a      	subs	r2, r3, #1
 800e11a:	607a      	str	r2, [r7, #4]
 800e11c:	2b00      	cmp	r3, #0
 800e11e:	d1f2      	bne.n	800e106 <mem_cpy+0x16>
}
 800e120:	bf00      	nop
 800e122:	bf00      	nop
 800e124:	371c      	adds	r7, #28
 800e126:	46bd      	mov	sp, r7
 800e128:	bc80      	pop	{r7}
 800e12a:	4770      	bx	lr

0800e12c <mem_set>:

/* Fill memory */
static
void mem_set (void* dst, int val, UINT cnt) {
 800e12c:	b480      	push	{r7}
 800e12e:	b087      	sub	sp, #28
 800e130:	af00      	add	r7, sp, #0
 800e132:	60f8      	str	r0, [r7, #12]
 800e134:	60b9      	str	r1, [r7, #8]
 800e136:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 800e138:	68fb      	ldr	r3, [r7, #12]
 800e13a:	617b      	str	r3, [r7, #20]

	while (cnt--)
 800e13c:	e005      	b.n	800e14a <mem_set+0x1e>
		*d++ = (BYTE)val;
 800e13e:	697b      	ldr	r3, [r7, #20]
 800e140:	1c5a      	adds	r2, r3, #1
 800e142:	617a      	str	r2, [r7, #20]
 800e144:	68ba      	ldr	r2, [r7, #8]
 800e146:	b2d2      	uxtb	r2, r2
 800e148:	701a      	strb	r2, [r3, #0]
	while (cnt--)
 800e14a:	687b      	ldr	r3, [r7, #4]
 800e14c:	1e5a      	subs	r2, r3, #1
 800e14e:	607a      	str	r2, [r7, #4]
 800e150:	2b00      	cmp	r3, #0
 800e152:	d1f4      	bne.n	800e13e <mem_set+0x12>
}
 800e154:	bf00      	nop
 800e156:	bf00      	nop
 800e158:	371c      	adds	r7, #28
 800e15a:	46bd      	mov	sp, r7
 800e15c:	bc80      	pop	{r7}
 800e15e:	4770      	bx	lr

0800e160 <mem_cmp>:

/* Compare memory to memory */
static
int mem_cmp (const void* dst, const void* src, UINT cnt) {
 800e160:	b480      	push	{r7}
 800e162:	b089      	sub	sp, #36	; 0x24
 800e164:	af00      	add	r7, sp, #0
 800e166:	60f8      	str	r0, [r7, #12]
 800e168:	60b9      	str	r1, [r7, #8]
 800e16a:	607a      	str	r2, [r7, #4]
	const BYTE *d = (const BYTE *)dst, *s = (const BYTE *)src;
 800e16c:	68fb      	ldr	r3, [r7, #12]
 800e16e:	61fb      	str	r3, [r7, #28]
 800e170:	68bb      	ldr	r3, [r7, #8]
 800e172:	61bb      	str	r3, [r7, #24]
	int r = 0;
 800e174:	2300      	movs	r3, #0
 800e176:	617b      	str	r3, [r7, #20]

	while (cnt-- && (r = *d++ - *s++) == 0) ;
 800e178:	bf00      	nop
 800e17a:	687b      	ldr	r3, [r7, #4]
 800e17c:	1e5a      	subs	r2, r3, #1
 800e17e:	607a      	str	r2, [r7, #4]
 800e180:	2b00      	cmp	r3, #0
 800e182:	d00d      	beq.n	800e1a0 <mem_cmp+0x40>
 800e184:	69fb      	ldr	r3, [r7, #28]
 800e186:	1c5a      	adds	r2, r3, #1
 800e188:	61fa      	str	r2, [r7, #28]
 800e18a:	781b      	ldrb	r3, [r3, #0]
 800e18c:	4619      	mov	r1, r3
 800e18e:	69bb      	ldr	r3, [r7, #24]
 800e190:	1c5a      	adds	r2, r3, #1
 800e192:	61ba      	str	r2, [r7, #24]
 800e194:	781b      	ldrb	r3, [r3, #0]
 800e196:	1acb      	subs	r3, r1, r3
 800e198:	617b      	str	r3, [r7, #20]
 800e19a:	697b      	ldr	r3, [r7, #20]
 800e19c:	2b00      	cmp	r3, #0
 800e19e:	d0ec      	beq.n	800e17a <mem_cmp+0x1a>
	return r;
 800e1a0:	697b      	ldr	r3, [r7, #20]
}
 800e1a2:	4618      	mov	r0, r3
 800e1a4:	3724      	adds	r7, #36	; 0x24
 800e1a6:	46bd      	mov	sp, r7
 800e1a8:	bc80      	pop	{r7}
 800e1aa:	4770      	bx	lr

0800e1ac <chk_chr>:

/* Check if chr is contained in the string */
static
int chk_chr (const char* str, int chr) {
 800e1ac:	b480      	push	{r7}
 800e1ae:	b083      	sub	sp, #12
 800e1b0:	af00      	add	r7, sp, #0
 800e1b2:	6078      	str	r0, [r7, #4]
 800e1b4:	6039      	str	r1, [r7, #0]
	while (*str && *str != chr) str++;
 800e1b6:	e002      	b.n	800e1be <chk_chr+0x12>
 800e1b8:	687b      	ldr	r3, [r7, #4]
 800e1ba:	3301      	adds	r3, #1
 800e1bc:	607b      	str	r3, [r7, #4]
 800e1be:	687b      	ldr	r3, [r7, #4]
 800e1c0:	781b      	ldrb	r3, [r3, #0]
 800e1c2:	2b00      	cmp	r3, #0
 800e1c4:	d005      	beq.n	800e1d2 <chk_chr+0x26>
 800e1c6:	687b      	ldr	r3, [r7, #4]
 800e1c8:	781b      	ldrb	r3, [r3, #0]
 800e1ca:	461a      	mov	r2, r3
 800e1cc:	683b      	ldr	r3, [r7, #0]
 800e1ce:	4293      	cmp	r3, r2
 800e1d0:	d1f2      	bne.n	800e1b8 <chk_chr+0xc>
	return *str;
 800e1d2:	687b      	ldr	r3, [r7, #4]
 800e1d4:	781b      	ldrb	r3, [r3, #0]
}
 800e1d6:	4618      	mov	r0, r3
 800e1d8:	370c      	adds	r7, #12
 800e1da:	46bd      	mov	sp, r7
 800e1dc:	bc80      	pop	{r7}
 800e1de:	4770      	bx	lr

0800e1e0 <chk_lock>:
static
FRESULT chk_lock (	/* Check if the file can be accessed */
	DIR* dp,		/* Directory object pointing the file to be checked */
	int acc			/* Desired access type (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 800e1e0:	b480      	push	{r7}
 800e1e2:	b085      	sub	sp, #20
 800e1e4:	af00      	add	r7, sp, #0
 800e1e6:	6078      	str	r0, [r7, #4]
 800e1e8:	6039      	str	r1, [r7, #0]
	UINT i, be;

	/* Search file semaphore table */
	for (i = be = 0; i < _FS_LOCK; i++) {
 800e1ea:	2300      	movs	r3, #0
 800e1ec:	60bb      	str	r3, [r7, #8]
 800e1ee:	68bb      	ldr	r3, [r7, #8]
 800e1f0:	60fb      	str	r3, [r7, #12]
 800e1f2:	e038      	b.n	800e266 <chk_lock+0x86>
		if (Files[i].fs) {	/* Existing entry */
 800e1f4:	492f      	ldr	r1, [pc, #188]	; (800e2b4 <chk_lock+0xd4>)
 800e1f6:	68fa      	ldr	r2, [r7, #12]
 800e1f8:	4613      	mov	r3, r2
 800e1fa:	005b      	lsls	r3, r3, #1
 800e1fc:	4413      	add	r3, r2
 800e1fe:	009b      	lsls	r3, r3, #2
 800e200:	440b      	add	r3, r1
 800e202:	681b      	ldr	r3, [r3, #0]
 800e204:	2b00      	cmp	r3, #0
 800e206:	d029      	beq.n	800e25c <chk_lock+0x7c>
			if (Files[i].fs == dp->fs &&	 	/* Check if the object matched with an open object */
 800e208:	492a      	ldr	r1, [pc, #168]	; (800e2b4 <chk_lock+0xd4>)
 800e20a:	68fa      	ldr	r2, [r7, #12]
 800e20c:	4613      	mov	r3, r2
 800e20e:	005b      	lsls	r3, r3, #1
 800e210:	4413      	add	r3, r2
 800e212:	009b      	lsls	r3, r3, #2
 800e214:	440b      	add	r3, r1
 800e216:	681a      	ldr	r2, [r3, #0]
 800e218:	687b      	ldr	r3, [r7, #4]
 800e21a:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800e21e:	429a      	cmp	r2, r3
 800e220:	d11e      	bne.n	800e260 <chk_lock+0x80>
				Files[i].clu == dp->sclust &&
 800e222:	4924      	ldr	r1, [pc, #144]	; (800e2b4 <chk_lock+0xd4>)
 800e224:	68fa      	ldr	r2, [r7, #12]
 800e226:	4613      	mov	r3, r2
 800e228:	005b      	lsls	r3, r3, #1
 800e22a:	4413      	add	r3, r2
 800e22c:	009b      	lsls	r3, r3, #2
 800e22e:	440b      	add	r3, r1
 800e230:	3304      	adds	r3, #4
 800e232:	681a      	ldr	r2, [r3, #0]
 800e234:	687b      	ldr	r3, [r7, #4]
 800e236:	f8d3 3208 	ldr.w	r3, [r3, #520]	; 0x208
			if (Files[i].fs == dp->fs &&	 	/* Check if the object matched with an open object */
 800e23a:	429a      	cmp	r2, r3
 800e23c:	d110      	bne.n	800e260 <chk_lock+0x80>
				Files[i].idx == dp->index) break;
 800e23e:	491d      	ldr	r1, [pc, #116]	; (800e2b4 <chk_lock+0xd4>)
 800e240:	68fa      	ldr	r2, [r7, #12]
 800e242:	4613      	mov	r3, r2
 800e244:	005b      	lsls	r3, r3, #1
 800e246:	4413      	add	r3, r2
 800e248:	009b      	lsls	r3, r3, #2
 800e24a:	440b      	add	r3, r1
 800e24c:	3308      	adds	r3, #8
 800e24e:	881a      	ldrh	r2, [r3, #0]
 800e250:	687b      	ldr	r3, [r7, #4]
 800e252:	f8b3 3206 	ldrh.w	r3, [r3, #518]	; 0x206
				Files[i].clu == dp->sclust &&
 800e256:	429a      	cmp	r2, r3
 800e258:	d102      	bne.n	800e260 <chk_lock+0x80>
				Files[i].idx == dp->index) break;
 800e25a:	e007      	b.n	800e26c <chk_lock+0x8c>
		} else {			/* Blank entry */
			be = 1;
 800e25c:	2301      	movs	r3, #1
 800e25e:	60bb      	str	r3, [r7, #8]
	for (i = be = 0; i < _FS_LOCK; i++) {
 800e260:	68fb      	ldr	r3, [r7, #12]
 800e262:	3301      	adds	r3, #1
 800e264:	60fb      	str	r3, [r7, #12]
 800e266:	68fb      	ldr	r3, [r7, #12]
 800e268:	2b01      	cmp	r3, #1
 800e26a:	d9c3      	bls.n	800e1f4 <chk_lock+0x14>
		}
	}
	if (i == _FS_LOCK)	/* The object is not opened */
 800e26c:	68fb      	ldr	r3, [r7, #12]
 800e26e:	2b02      	cmp	r3, #2
 800e270:	d109      	bne.n	800e286 <chk_lock+0xa6>
		return (be || acc == 2) ? FR_OK : FR_TOO_MANY_OPEN_FILES;	/* Is there a blank entry for new object? */
 800e272:	68bb      	ldr	r3, [r7, #8]
 800e274:	2b00      	cmp	r3, #0
 800e276:	d102      	bne.n	800e27e <chk_lock+0x9e>
 800e278:	683b      	ldr	r3, [r7, #0]
 800e27a:	2b02      	cmp	r3, #2
 800e27c:	d101      	bne.n	800e282 <chk_lock+0xa2>
 800e27e:	2300      	movs	r3, #0
 800e280:	e013      	b.n	800e2aa <chk_lock+0xca>
 800e282:	2312      	movs	r3, #18
 800e284:	e011      	b.n	800e2aa <chk_lock+0xca>

	/* The object has been opened. Reject any open against writing file and all write mode open */
	return (acc || Files[i].ctr == 0x100) ? FR_LOCKED : FR_OK;
 800e286:	683b      	ldr	r3, [r7, #0]
 800e288:	2b00      	cmp	r3, #0
 800e28a:	d10b      	bne.n	800e2a4 <chk_lock+0xc4>
 800e28c:	4909      	ldr	r1, [pc, #36]	; (800e2b4 <chk_lock+0xd4>)
 800e28e:	68fa      	ldr	r2, [r7, #12]
 800e290:	4613      	mov	r3, r2
 800e292:	005b      	lsls	r3, r3, #1
 800e294:	4413      	add	r3, r2
 800e296:	009b      	lsls	r3, r3, #2
 800e298:	440b      	add	r3, r1
 800e29a:	330a      	adds	r3, #10
 800e29c:	881b      	ldrh	r3, [r3, #0]
 800e29e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800e2a2:	d101      	bne.n	800e2a8 <chk_lock+0xc8>
 800e2a4:	2310      	movs	r3, #16
 800e2a6:	e000      	b.n	800e2aa <chk_lock+0xca>
 800e2a8:	2300      	movs	r3, #0
}
 800e2aa:	4618      	mov	r0, r3
 800e2ac:	3714      	adds	r7, #20
 800e2ae:	46bd      	mov	sp, r7
 800e2b0:	bc80      	pop	{r7}
 800e2b2:	4770      	bx	lr
 800e2b4:	2000e4e4 	.word	0x2000e4e4

0800e2b8 <enq_lock>:


static
int enq_lock (void)	/* Check if an entry is available for a new object */
{
 800e2b8:	b480      	push	{r7}
 800e2ba:	b083      	sub	sp, #12
 800e2bc:	af00      	add	r7, sp, #0
	UINT i;

	for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 800e2be:	2300      	movs	r3, #0
 800e2c0:	607b      	str	r3, [r7, #4]
 800e2c2:	e002      	b.n	800e2ca <enq_lock+0x12>
 800e2c4:	687b      	ldr	r3, [r7, #4]
 800e2c6:	3301      	adds	r3, #1
 800e2c8:	607b      	str	r3, [r7, #4]
 800e2ca:	687b      	ldr	r3, [r7, #4]
 800e2cc:	2b01      	cmp	r3, #1
 800e2ce:	d809      	bhi.n	800e2e4 <enq_lock+0x2c>
 800e2d0:	490a      	ldr	r1, [pc, #40]	; (800e2fc <enq_lock+0x44>)
 800e2d2:	687a      	ldr	r2, [r7, #4]
 800e2d4:	4613      	mov	r3, r2
 800e2d6:	005b      	lsls	r3, r3, #1
 800e2d8:	4413      	add	r3, r2
 800e2da:	009b      	lsls	r3, r3, #2
 800e2dc:	440b      	add	r3, r1
 800e2de:	681b      	ldr	r3, [r3, #0]
 800e2e0:	2b00      	cmp	r3, #0
 800e2e2:	d1ef      	bne.n	800e2c4 <enq_lock+0xc>
	return (i == _FS_LOCK) ? 0 : 1;
 800e2e4:	687b      	ldr	r3, [r7, #4]
 800e2e6:	2b02      	cmp	r3, #2
 800e2e8:	bf14      	ite	ne
 800e2ea:	2301      	movne	r3, #1
 800e2ec:	2300      	moveq	r3, #0
 800e2ee:	b2db      	uxtb	r3, r3
}
 800e2f0:	4618      	mov	r0, r3
 800e2f2:	370c      	adds	r7, #12
 800e2f4:	46bd      	mov	sp, r7
 800e2f6:	bc80      	pop	{r7}
 800e2f8:	4770      	bx	lr
 800e2fa:	bf00      	nop
 800e2fc:	2000e4e4 	.word	0x2000e4e4

0800e300 <inc_lock>:
static
UINT inc_lock (	/* Increment object open counter and returns its index (0:Internal error) */
	DIR* dp,	/* Directory object pointing the file to register or increment */
	int acc		/* Desired access (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 800e300:	b480      	push	{r7}
 800e302:	b085      	sub	sp, #20
 800e304:	af00      	add	r7, sp, #0
 800e306:	6078      	str	r0, [r7, #4]
 800e308:	6039      	str	r1, [r7, #0]
	UINT i;


	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 800e30a:	2300      	movs	r3, #0
 800e30c:	60fb      	str	r3, [r7, #12]
 800e30e:	e02b      	b.n	800e368 <inc_lock+0x68>
		if (Files[i].fs == dp->fs &&
 800e310:	4955      	ldr	r1, [pc, #340]	; (800e468 <inc_lock+0x168>)
 800e312:	68fa      	ldr	r2, [r7, #12]
 800e314:	4613      	mov	r3, r2
 800e316:	005b      	lsls	r3, r3, #1
 800e318:	4413      	add	r3, r2
 800e31a:	009b      	lsls	r3, r3, #2
 800e31c:	440b      	add	r3, r1
 800e31e:	681a      	ldr	r2, [r3, #0]
 800e320:	687b      	ldr	r3, [r7, #4]
 800e322:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800e326:	429a      	cmp	r2, r3
 800e328:	d11b      	bne.n	800e362 <inc_lock+0x62>
			Files[i].clu == dp->sclust &&
 800e32a:	494f      	ldr	r1, [pc, #316]	; (800e468 <inc_lock+0x168>)
 800e32c:	68fa      	ldr	r2, [r7, #12]
 800e32e:	4613      	mov	r3, r2
 800e330:	005b      	lsls	r3, r3, #1
 800e332:	4413      	add	r3, r2
 800e334:	009b      	lsls	r3, r3, #2
 800e336:	440b      	add	r3, r1
 800e338:	3304      	adds	r3, #4
 800e33a:	681a      	ldr	r2, [r3, #0]
 800e33c:	687b      	ldr	r3, [r7, #4]
 800e33e:	f8d3 3208 	ldr.w	r3, [r3, #520]	; 0x208
		if (Files[i].fs == dp->fs &&
 800e342:	429a      	cmp	r2, r3
 800e344:	d10d      	bne.n	800e362 <inc_lock+0x62>
			Files[i].idx == dp->index) break;
 800e346:	4948      	ldr	r1, [pc, #288]	; (800e468 <inc_lock+0x168>)
 800e348:	68fa      	ldr	r2, [r7, #12]
 800e34a:	4613      	mov	r3, r2
 800e34c:	005b      	lsls	r3, r3, #1
 800e34e:	4413      	add	r3, r2
 800e350:	009b      	lsls	r3, r3, #2
 800e352:	440b      	add	r3, r1
 800e354:	3308      	adds	r3, #8
 800e356:	881a      	ldrh	r2, [r3, #0]
 800e358:	687b      	ldr	r3, [r7, #4]
 800e35a:	f8b3 3206 	ldrh.w	r3, [r3, #518]	; 0x206
			Files[i].clu == dp->sclust &&
 800e35e:	429a      	cmp	r2, r3
 800e360:	d006      	beq.n	800e370 <inc_lock+0x70>
	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 800e362:	68fb      	ldr	r3, [r7, #12]
 800e364:	3301      	adds	r3, #1
 800e366:	60fb      	str	r3, [r7, #12]
 800e368:	68fb      	ldr	r3, [r7, #12]
 800e36a:	2b01      	cmp	r3, #1
 800e36c:	d9d0      	bls.n	800e310 <inc_lock+0x10>
 800e36e:	e000      	b.n	800e372 <inc_lock+0x72>
			Files[i].idx == dp->index) break;
 800e370:	bf00      	nop
	}

	if (i == _FS_LOCK) {				/* Not opened. Register it as new. */
 800e372:	68fb      	ldr	r3, [r7, #12]
 800e374:	2b02      	cmp	r3, #2
 800e376:	d145      	bne.n	800e404 <inc_lock+0x104>
		for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 800e378:	2300      	movs	r3, #0
 800e37a:	60fb      	str	r3, [r7, #12]
 800e37c:	e002      	b.n	800e384 <inc_lock+0x84>
 800e37e:	68fb      	ldr	r3, [r7, #12]
 800e380:	3301      	adds	r3, #1
 800e382:	60fb      	str	r3, [r7, #12]
 800e384:	68fb      	ldr	r3, [r7, #12]
 800e386:	2b01      	cmp	r3, #1
 800e388:	d809      	bhi.n	800e39e <inc_lock+0x9e>
 800e38a:	4937      	ldr	r1, [pc, #220]	; (800e468 <inc_lock+0x168>)
 800e38c:	68fa      	ldr	r2, [r7, #12]
 800e38e:	4613      	mov	r3, r2
 800e390:	005b      	lsls	r3, r3, #1
 800e392:	4413      	add	r3, r2
 800e394:	009b      	lsls	r3, r3, #2
 800e396:	440b      	add	r3, r1
 800e398:	681b      	ldr	r3, [r3, #0]
 800e39a:	2b00      	cmp	r3, #0
 800e39c:	d1ef      	bne.n	800e37e <inc_lock+0x7e>
		if (i == _FS_LOCK) return 0;	/* No free entry to register (int err) */
 800e39e:	68fb      	ldr	r3, [r7, #12]
 800e3a0:	2b02      	cmp	r3, #2
 800e3a2:	d101      	bne.n	800e3a8 <inc_lock+0xa8>
 800e3a4:	2300      	movs	r3, #0
 800e3a6:	e05a      	b.n	800e45e <inc_lock+0x15e>
		Files[i].fs = dp->fs;
 800e3a8:	687b      	ldr	r3, [r7, #4]
 800e3aa:	f8d3 1200 	ldr.w	r1, [r3, #512]	; 0x200
 800e3ae:	482e      	ldr	r0, [pc, #184]	; (800e468 <inc_lock+0x168>)
 800e3b0:	68fa      	ldr	r2, [r7, #12]
 800e3b2:	4613      	mov	r3, r2
 800e3b4:	005b      	lsls	r3, r3, #1
 800e3b6:	4413      	add	r3, r2
 800e3b8:	009b      	lsls	r3, r3, #2
 800e3ba:	4403      	add	r3, r0
 800e3bc:	6019      	str	r1, [r3, #0]
		Files[i].clu = dp->sclust;
 800e3be:	687b      	ldr	r3, [r7, #4]
 800e3c0:	f8d3 1208 	ldr.w	r1, [r3, #520]	; 0x208
 800e3c4:	4828      	ldr	r0, [pc, #160]	; (800e468 <inc_lock+0x168>)
 800e3c6:	68fa      	ldr	r2, [r7, #12]
 800e3c8:	4613      	mov	r3, r2
 800e3ca:	005b      	lsls	r3, r3, #1
 800e3cc:	4413      	add	r3, r2
 800e3ce:	009b      	lsls	r3, r3, #2
 800e3d0:	4403      	add	r3, r0
 800e3d2:	3304      	adds	r3, #4
 800e3d4:	6019      	str	r1, [r3, #0]
		Files[i].idx = dp->index;
 800e3d6:	687b      	ldr	r3, [r7, #4]
 800e3d8:	f8b3 0206 	ldrh.w	r0, [r3, #518]	; 0x206
 800e3dc:	4922      	ldr	r1, [pc, #136]	; (800e468 <inc_lock+0x168>)
 800e3de:	68fa      	ldr	r2, [r7, #12]
 800e3e0:	4613      	mov	r3, r2
 800e3e2:	005b      	lsls	r3, r3, #1
 800e3e4:	4413      	add	r3, r2
 800e3e6:	009b      	lsls	r3, r3, #2
 800e3e8:	440b      	add	r3, r1
 800e3ea:	3308      	adds	r3, #8
 800e3ec:	4602      	mov	r2, r0
 800e3ee:	801a      	strh	r2, [r3, #0]
		Files[i].ctr = 0;
 800e3f0:	491d      	ldr	r1, [pc, #116]	; (800e468 <inc_lock+0x168>)
 800e3f2:	68fa      	ldr	r2, [r7, #12]
 800e3f4:	4613      	mov	r3, r2
 800e3f6:	005b      	lsls	r3, r3, #1
 800e3f8:	4413      	add	r3, r2
 800e3fa:	009b      	lsls	r3, r3, #2
 800e3fc:	440b      	add	r3, r1
 800e3fe:	330a      	adds	r3, #10
 800e400:	2200      	movs	r2, #0
 800e402:	801a      	strh	r2, [r3, #0]
	}

	if (acc && Files[i].ctr) return 0;	/* Access violation (int err) */
 800e404:	683b      	ldr	r3, [r7, #0]
 800e406:	2b00      	cmp	r3, #0
 800e408:	d00c      	beq.n	800e424 <inc_lock+0x124>
 800e40a:	4917      	ldr	r1, [pc, #92]	; (800e468 <inc_lock+0x168>)
 800e40c:	68fa      	ldr	r2, [r7, #12]
 800e40e:	4613      	mov	r3, r2
 800e410:	005b      	lsls	r3, r3, #1
 800e412:	4413      	add	r3, r2
 800e414:	009b      	lsls	r3, r3, #2
 800e416:	440b      	add	r3, r1
 800e418:	330a      	adds	r3, #10
 800e41a:	881b      	ldrh	r3, [r3, #0]
 800e41c:	2b00      	cmp	r3, #0
 800e41e:	d001      	beq.n	800e424 <inc_lock+0x124>
 800e420:	2300      	movs	r3, #0
 800e422:	e01c      	b.n	800e45e <inc_lock+0x15e>

	Files[i].ctr = acc ? 0x100 : Files[i].ctr + 1;	/* Set semaphore value */
 800e424:	683b      	ldr	r3, [r7, #0]
 800e426:	2b00      	cmp	r3, #0
 800e428:	d10b      	bne.n	800e442 <inc_lock+0x142>
 800e42a:	490f      	ldr	r1, [pc, #60]	; (800e468 <inc_lock+0x168>)
 800e42c:	68fa      	ldr	r2, [r7, #12]
 800e42e:	4613      	mov	r3, r2
 800e430:	005b      	lsls	r3, r3, #1
 800e432:	4413      	add	r3, r2
 800e434:	009b      	lsls	r3, r3, #2
 800e436:	440b      	add	r3, r1
 800e438:	330a      	adds	r3, #10
 800e43a:	881b      	ldrh	r3, [r3, #0]
 800e43c:	3301      	adds	r3, #1
 800e43e:	b299      	uxth	r1, r3
 800e440:	e001      	b.n	800e446 <inc_lock+0x146>
 800e442:	f44f 7180 	mov.w	r1, #256	; 0x100
 800e446:	4808      	ldr	r0, [pc, #32]	; (800e468 <inc_lock+0x168>)
 800e448:	68fa      	ldr	r2, [r7, #12]
 800e44a:	4613      	mov	r3, r2
 800e44c:	005b      	lsls	r3, r3, #1
 800e44e:	4413      	add	r3, r2
 800e450:	009b      	lsls	r3, r3, #2
 800e452:	4403      	add	r3, r0
 800e454:	330a      	adds	r3, #10
 800e456:	460a      	mov	r2, r1
 800e458:	801a      	strh	r2, [r3, #0]

	return i + 1;
 800e45a:	68fb      	ldr	r3, [r7, #12]
 800e45c:	3301      	adds	r3, #1
}
 800e45e:	4618      	mov	r0, r3
 800e460:	3714      	adds	r7, #20
 800e462:	46bd      	mov	sp, r7
 800e464:	bc80      	pop	{r7}
 800e466:	4770      	bx	lr
 800e468:	2000e4e4 	.word	0x2000e4e4

0800e46c <dec_lock>:

static
FRESULT dec_lock (	/* Decrement object open counter */
	UINT i			/* Semaphore index (1..) */
)
{
 800e46c:	b480      	push	{r7}
 800e46e:	b085      	sub	sp, #20
 800e470:	af00      	add	r7, sp, #0
 800e472:	6078      	str	r0, [r7, #4]
	WORD n;
	FRESULT res;


	if (--i < _FS_LOCK) {	/* Shift index number origin from 0 */
 800e474:	687b      	ldr	r3, [r7, #4]
 800e476:	3b01      	subs	r3, #1
 800e478:	607b      	str	r3, [r7, #4]
 800e47a:	687b      	ldr	r3, [r7, #4]
 800e47c:	2b01      	cmp	r3, #1
 800e47e:	d82e      	bhi.n	800e4de <dec_lock+0x72>
		n = Files[i].ctr;
 800e480:	491b      	ldr	r1, [pc, #108]	; (800e4f0 <dec_lock+0x84>)
 800e482:	687a      	ldr	r2, [r7, #4]
 800e484:	4613      	mov	r3, r2
 800e486:	005b      	lsls	r3, r3, #1
 800e488:	4413      	add	r3, r2
 800e48a:	009b      	lsls	r3, r3, #2
 800e48c:	440b      	add	r3, r1
 800e48e:	330a      	adds	r3, #10
 800e490:	881b      	ldrh	r3, [r3, #0]
 800e492:	81fb      	strh	r3, [r7, #14]
		if (n == 0x100) n = 0;		/* If write mode open, delete the entry */
 800e494:	89fb      	ldrh	r3, [r7, #14]
 800e496:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800e49a:	d101      	bne.n	800e4a0 <dec_lock+0x34>
 800e49c:	2300      	movs	r3, #0
 800e49e:	81fb      	strh	r3, [r7, #14]
		if (n) n--;					/* Decrement read mode open count */
 800e4a0:	89fb      	ldrh	r3, [r7, #14]
 800e4a2:	2b00      	cmp	r3, #0
 800e4a4:	d002      	beq.n	800e4ac <dec_lock+0x40>
 800e4a6:	89fb      	ldrh	r3, [r7, #14]
 800e4a8:	3b01      	subs	r3, #1
 800e4aa:	81fb      	strh	r3, [r7, #14]
		Files[i].ctr = n;
 800e4ac:	4910      	ldr	r1, [pc, #64]	; (800e4f0 <dec_lock+0x84>)
 800e4ae:	687a      	ldr	r2, [r7, #4]
 800e4b0:	4613      	mov	r3, r2
 800e4b2:	005b      	lsls	r3, r3, #1
 800e4b4:	4413      	add	r3, r2
 800e4b6:	009b      	lsls	r3, r3, #2
 800e4b8:	440b      	add	r3, r1
 800e4ba:	330a      	adds	r3, #10
 800e4bc:	89fa      	ldrh	r2, [r7, #14]
 800e4be:	801a      	strh	r2, [r3, #0]
		if (!n) Files[i].fs = 0;	/* Delete the entry if open count gets zero */
 800e4c0:	89fb      	ldrh	r3, [r7, #14]
 800e4c2:	2b00      	cmp	r3, #0
 800e4c4:	d108      	bne.n	800e4d8 <dec_lock+0x6c>
 800e4c6:	490a      	ldr	r1, [pc, #40]	; (800e4f0 <dec_lock+0x84>)
 800e4c8:	687a      	ldr	r2, [r7, #4]
 800e4ca:	4613      	mov	r3, r2
 800e4cc:	005b      	lsls	r3, r3, #1
 800e4ce:	4413      	add	r3, r2
 800e4d0:	009b      	lsls	r3, r3, #2
 800e4d2:	440b      	add	r3, r1
 800e4d4:	2200      	movs	r2, #0
 800e4d6:	601a      	str	r2, [r3, #0]
		res = FR_OK;
 800e4d8:	2300      	movs	r3, #0
 800e4da:	737b      	strb	r3, [r7, #13]
 800e4dc:	e001      	b.n	800e4e2 <dec_lock+0x76>
	} else {
		res = FR_INT_ERR;			/* Invalid index nunber */
 800e4de:	2302      	movs	r3, #2
 800e4e0:	737b      	strb	r3, [r7, #13]
	}
	return res;
 800e4e2:	7b7b      	ldrb	r3, [r7, #13]
}
 800e4e4:	4618      	mov	r0, r3
 800e4e6:	3714      	adds	r7, #20
 800e4e8:	46bd      	mov	sp, r7
 800e4ea:	bc80      	pop	{r7}
 800e4ec:	4770      	bx	lr
 800e4ee:	bf00      	nop
 800e4f0:	2000e4e4 	.word	0x2000e4e4

0800e4f4 <clear_lock>:

static
void clear_lock (	/* Clear lock entries of the volume */
	FATFS *fs
)
{
 800e4f4:	b480      	push	{r7}
 800e4f6:	b085      	sub	sp, #20
 800e4f8:	af00      	add	r7, sp, #0
 800e4fa:	6078      	str	r0, [r7, #4]
	UINT i;

	for (i = 0; i < _FS_LOCK; i++) {
 800e4fc:	2300      	movs	r3, #0
 800e4fe:	60fb      	str	r3, [r7, #12]
 800e500:	e016      	b.n	800e530 <clear_lock+0x3c>
		if (Files[i].fs == fs) Files[i].fs = 0;
 800e502:	4910      	ldr	r1, [pc, #64]	; (800e544 <clear_lock+0x50>)
 800e504:	68fa      	ldr	r2, [r7, #12]
 800e506:	4613      	mov	r3, r2
 800e508:	005b      	lsls	r3, r3, #1
 800e50a:	4413      	add	r3, r2
 800e50c:	009b      	lsls	r3, r3, #2
 800e50e:	440b      	add	r3, r1
 800e510:	681b      	ldr	r3, [r3, #0]
 800e512:	687a      	ldr	r2, [r7, #4]
 800e514:	429a      	cmp	r2, r3
 800e516:	d108      	bne.n	800e52a <clear_lock+0x36>
 800e518:	490a      	ldr	r1, [pc, #40]	; (800e544 <clear_lock+0x50>)
 800e51a:	68fa      	ldr	r2, [r7, #12]
 800e51c:	4613      	mov	r3, r2
 800e51e:	005b      	lsls	r3, r3, #1
 800e520:	4413      	add	r3, r2
 800e522:	009b      	lsls	r3, r3, #2
 800e524:	440b      	add	r3, r1
 800e526:	2200      	movs	r2, #0
 800e528:	601a      	str	r2, [r3, #0]
	for (i = 0; i < _FS_LOCK; i++) {
 800e52a:	68fb      	ldr	r3, [r7, #12]
 800e52c:	3301      	adds	r3, #1
 800e52e:	60fb      	str	r3, [r7, #12]
 800e530:	68fb      	ldr	r3, [r7, #12]
 800e532:	2b01      	cmp	r3, #1
 800e534:	d9e5      	bls.n	800e502 <clear_lock+0xe>
	}
}
 800e536:	bf00      	nop
 800e538:	bf00      	nop
 800e53a:	3714      	adds	r7, #20
 800e53c:	46bd      	mov	sp, r7
 800e53e:	bc80      	pop	{r7}
 800e540:	4770      	bx	lr
 800e542:	bf00      	nop
 800e544:	2000e4e4 	.word	0x2000e4e4

0800e548 <sync_window>:
#if !_FS_READONLY
static
FRESULT sync_window (
	FATFS* fs		/* File system object */
)
{
 800e548:	b580      	push	{r7, lr}
 800e54a:	b086      	sub	sp, #24
 800e54c:	af00      	add	r7, sp, #0
 800e54e:	6078      	str	r0, [r7, #4]
	DWORD wsect;
	UINT nf;
	FRESULT res = FR_OK;
 800e550:	2300      	movs	r3, #0
 800e552:	73fb      	strb	r3, [r7, #15]


	if (fs->wflag) {	/* Write back the sector if it is dirty */
 800e554:	687b      	ldr	r3, [r7, #4]
 800e556:	f893 3204 	ldrb.w	r3, [r3, #516]	; 0x204
 800e55a:	2b00      	cmp	r3, #0
 800e55c:	d038      	beq.n	800e5d0 <sync_window+0x88>
		wsect = fs->winsect;	/* Current sector number */
 800e55e:	687b      	ldr	r3, [r7, #4]
 800e560:	f8d3 322c 	ldr.w	r3, [r3, #556]	; 0x22c
 800e564:	617b      	str	r3, [r7, #20]
		if (disk_write(fs->drv, fs->win.d8, wsect, 1) != RES_OK) {
 800e566:	687b      	ldr	r3, [r7, #4]
 800e568:	f893 0201 	ldrb.w	r0, [r3, #513]	; 0x201
 800e56c:	6879      	ldr	r1, [r7, #4]
 800e56e:	2301      	movs	r3, #1
 800e570:	697a      	ldr	r2, [r7, #20]
 800e572:	f7ff fd7f 	bl	800e074 <disk_write>
 800e576:	4603      	mov	r3, r0
 800e578:	2b00      	cmp	r3, #0
 800e57a:	d002      	beq.n	800e582 <sync_window+0x3a>
			res = FR_DISK_ERR;
 800e57c:	2301      	movs	r3, #1
 800e57e:	73fb      	strb	r3, [r7, #15]
 800e580:	e026      	b.n	800e5d0 <sync_window+0x88>
		} else {
			fs->wflag = 0;
 800e582:	687b      	ldr	r3, [r7, #4]
 800e584:	2200      	movs	r2, #0
 800e586:	f883 2204 	strb.w	r2, [r3, #516]	; 0x204
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 800e58a:	687b      	ldr	r3, [r7, #4]
 800e58c:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 800e590:	697a      	ldr	r2, [r7, #20]
 800e592:	1ad2      	subs	r2, r2, r3
 800e594:	687b      	ldr	r3, [r7, #4]
 800e596:	f8d3 3218 	ldr.w	r3, [r3, #536]	; 0x218
 800e59a:	429a      	cmp	r2, r3
 800e59c:	d218      	bcs.n	800e5d0 <sync_window+0x88>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 800e59e:	687b      	ldr	r3, [r7, #4]
 800e5a0:	f893 3203 	ldrb.w	r3, [r3, #515]	; 0x203
 800e5a4:	613b      	str	r3, [r7, #16]
 800e5a6:	e010      	b.n	800e5ca <sync_window+0x82>
					wsect += fs->fsize;
 800e5a8:	687b      	ldr	r3, [r7, #4]
 800e5aa:	f8d3 3218 	ldr.w	r3, [r3, #536]	; 0x218
 800e5ae:	697a      	ldr	r2, [r7, #20]
 800e5b0:	4413      	add	r3, r2
 800e5b2:	617b      	str	r3, [r7, #20]
					disk_write(fs->drv, fs->win.d8, wsect, 1);
 800e5b4:	687b      	ldr	r3, [r7, #4]
 800e5b6:	f893 0201 	ldrb.w	r0, [r3, #513]	; 0x201
 800e5ba:	6879      	ldr	r1, [r7, #4]
 800e5bc:	2301      	movs	r3, #1
 800e5be:	697a      	ldr	r2, [r7, #20]
 800e5c0:	f7ff fd58 	bl	800e074 <disk_write>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 800e5c4:	693b      	ldr	r3, [r7, #16]
 800e5c6:	3b01      	subs	r3, #1
 800e5c8:	613b      	str	r3, [r7, #16]
 800e5ca:	693b      	ldr	r3, [r7, #16]
 800e5cc:	2b01      	cmp	r3, #1
 800e5ce:	d8eb      	bhi.n	800e5a8 <sync_window+0x60>
				}
			}
		}
	}
	return res;
 800e5d0:	7bfb      	ldrb	r3, [r7, #15]
}
 800e5d2:	4618      	mov	r0, r3
 800e5d4:	3718      	adds	r7, #24
 800e5d6:	46bd      	mov	sp, r7
 800e5d8:	bd80      	pop	{r7, pc}

0800e5da <move_window>:
static
FRESULT move_window (
	FATFS* fs,		/* File system object */
	DWORD sector	/* Sector number to make appearance in the fs->win[].d8 */
)
{
 800e5da:	b580      	push	{r7, lr}
 800e5dc:	b084      	sub	sp, #16
 800e5de:	af00      	add	r7, sp, #0
 800e5e0:	6078      	str	r0, [r7, #4]
 800e5e2:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_OK;
 800e5e4:	2300      	movs	r3, #0
 800e5e6:	73fb      	strb	r3, [r7, #15]


	if (sector != fs->winsect) {	/* Window offset changed? */
 800e5e8:	687b      	ldr	r3, [r7, #4]
 800e5ea:	f8d3 322c 	ldr.w	r3, [r3, #556]	; 0x22c
 800e5ee:	683a      	ldr	r2, [r7, #0]
 800e5f0:	429a      	cmp	r2, r3
 800e5f2:	d01b      	beq.n	800e62c <move_window+0x52>
#if !_FS_READONLY
		res = sync_window(fs);		/* Write-back changes */
 800e5f4:	6878      	ldr	r0, [r7, #4]
 800e5f6:	f7ff ffa7 	bl	800e548 <sync_window>
 800e5fa:	4603      	mov	r3, r0
 800e5fc:	73fb      	strb	r3, [r7, #15]
#endif
		if (res == FR_OK) {			/* Fill sector window with new data */
 800e5fe:	7bfb      	ldrb	r3, [r7, #15]
 800e600:	2b00      	cmp	r3, #0
 800e602:	d113      	bne.n	800e62c <move_window+0x52>
			if (disk_read(fs->drv, fs->win.d8, sector, 1) != RES_OK) {
 800e604:	687b      	ldr	r3, [r7, #4]
 800e606:	f893 0201 	ldrb.w	r0, [r3, #513]	; 0x201
 800e60a:	6879      	ldr	r1, [r7, #4]
 800e60c:	2301      	movs	r3, #1
 800e60e:	683a      	ldr	r2, [r7, #0]
 800e610:	f7ff fd10 	bl	800e034 <disk_read>
 800e614:	4603      	mov	r3, r0
 800e616:	2b00      	cmp	r3, #0
 800e618:	d004      	beq.n	800e624 <move_window+0x4a>
				sector = 0xFFFFFFFF;	/* Invalidate window if data is not reliable */
 800e61a:	f04f 33ff 	mov.w	r3, #4294967295
 800e61e:	603b      	str	r3, [r7, #0]
				res = FR_DISK_ERR;
 800e620:	2301      	movs	r3, #1
 800e622:	73fb      	strb	r3, [r7, #15]
			}
			fs->winsect = sector;
 800e624:	687b      	ldr	r3, [r7, #4]
 800e626:	683a      	ldr	r2, [r7, #0]
 800e628:	f8c3 222c 	str.w	r2, [r3, #556]	; 0x22c
		}
	}
	return res;
 800e62c:	7bfb      	ldrb	r3, [r7, #15]
}
 800e62e:	4618      	mov	r0, r3
 800e630:	3710      	adds	r7, #16
 800e632:	46bd      	mov	sp, r7
 800e634:	bd80      	pop	{r7, pc}

0800e636 <sync_fs>:
#if !_FS_READONLY
static
FRESULT sync_fs (	/* FR_OK: successful, FR_DISK_ERR: failed */
	FATFS* fs		/* File system object */
)
{
 800e636:	b580      	push	{r7, lr}
 800e638:	b084      	sub	sp, #16
 800e63a:	af00      	add	r7, sp, #0
 800e63c:	6078      	str	r0, [r7, #4]
	FRESULT res;


	res = sync_window(fs);
 800e63e:	6878      	ldr	r0, [r7, #4]
 800e640:	f7ff ff82 	bl	800e548 <sync_window>
 800e644:	4603      	mov	r3, r0
 800e646:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 800e648:	7bfb      	ldrb	r3, [r7, #15]
 800e64a:	2b00      	cmp	r3, #0
 800e64c:	f040 809b 	bne.w	800e786 <sync_fs+0x150>
		/* Update FSINFO sector if needed */
		if (fs->fs_type == FS_FAT32 && fs->fsi_flag == 1) {
 800e650:	687b      	ldr	r3, [r7, #4]
 800e652:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 800e656:	2b03      	cmp	r3, #3
 800e658:	f040 8088 	bne.w	800e76c <sync_fs+0x136>
 800e65c:	687b      	ldr	r3, [r7, #4]
 800e65e:	f893 3205 	ldrb.w	r3, [r3, #517]	; 0x205
 800e662:	2b01      	cmp	r3, #1
 800e664:	f040 8082 	bne.w	800e76c <sync_fs+0x136>
			/* Create FSINFO structure */
			mem_set(fs->win.d8, 0, SS(fs));
 800e668:	687b      	ldr	r3, [r7, #4]
 800e66a:	f44f 7200 	mov.w	r2, #512	; 0x200
 800e66e:	2100      	movs	r1, #0
 800e670:	4618      	mov	r0, r3
 800e672:	f7ff fd5b 	bl	800e12c <mem_set>
			ST_WORD(fs->win.d8 + BS_55AA, 0xAA55);
 800e676:	687b      	ldr	r3, [r7, #4]
 800e678:	2255      	movs	r2, #85	; 0x55
 800e67a:	f883 21fe 	strb.w	r2, [r3, #510]	; 0x1fe
 800e67e:	687b      	ldr	r3, [r7, #4]
 800e680:	22aa      	movs	r2, #170	; 0xaa
 800e682:	f883 21ff 	strb.w	r2, [r3, #511]	; 0x1ff
			ST_DWORD(fs->win.d8 + FSI_LeadSig, 0x41615252);
 800e686:	687b      	ldr	r3, [r7, #4]
 800e688:	2252      	movs	r2, #82	; 0x52
 800e68a:	701a      	strb	r2, [r3, #0]
 800e68c:	687b      	ldr	r3, [r7, #4]
 800e68e:	2252      	movs	r2, #82	; 0x52
 800e690:	705a      	strb	r2, [r3, #1]
 800e692:	687b      	ldr	r3, [r7, #4]
 800e694:	2261      	movs	r2, #97	; 0x61
 800e696:	709a      	strb	r2, [r3, #2]
 800e698:	687b      	ldr	r3, [r7, #4]
 800e69a:	2241      	movs	r2, #65	; 0x41
 800e69c:	70da      	strb	r2, [r3, #3]
			ST_DWORD(fs->win.d8 + FSI_StrucSig, 0x61417272);
 800e69e:	687b      	ldr	r3, [r7, #4]
 800e6a0:	2272      	movs	r2, #114	; 0x72
 800e6a2:	f883 21e4 	strb.w	r2, [r3, #484]	; 0x1e4
 800e6a6:	687b      	ldr	r3, [r7, #4]
 800e6a8:	2272      	movs	r2, #114	; 0x72
 800e6aa:	f883 21e5 	strb.w	r2, [r3, #485]	; 0x1e5
 800e6ae:	687b      	ldr	r3, [r7, #4]
 800e6b0:	2241      	movs	r2, #65	; 0x41
 800e6b2:	f883 21e6 	strb.w	r2, [r3, #486]	; 0x1e6
 800e6b6:	687b      	ldr	r3, [r7, #4]
 800e6b8:	2261      	movs	r2, #97	; 0x61
 800e6ba:	f883 21e7 	strb.w	r2, [r3, #487]	; 0x1e7
			ST_DWORD(fs->win.d8 + FSI_Free_Count, fs->free_clust);
 800e6be:	687b      	ldr	r3, [r7, #4]
 800e6c0:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 800e6c4:	b2da      	uxtb	r2, r3
 800e6c6:	687b      	ldr	r3, [r7, #4]
 800e6c8:	f883 21e8 	strb.w	r2, [r3, #488]	; 0x1e8
 800e6cc:	687b      	ldr	r3, [r7, #4]
 800e6ce:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 800e6d2:	b29b      	uxth	r3, r3
 800e6d4:	0a1b      	lsrs	r3, r3, #8
 800e6d6:	b29b      	uxth	r3, r3
 800e6d8:	b2da      	uxtb	r2, r3
 800e6da:	687b      	ldr	r3, [r7, #4]
 800e6dc:	f883 21e9 	strb.w	r2, [r3, #489]	; 0x1e9
 800e6e0:	687b      	ldr	r3, [r7, #4]
 800e6e2:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 800e6e6:	0c1b      	lsrs	r3, r3, #16
 800e6e8:	b2da      	uxtb	r2, r3
 800e6ea:	687b      	ldr	r3, [r7, #4]
 800e6ec:	f883 21ea 	strb.w	r2, [r3, #490]	; 0x1ea
 800e6f0:	687b      	ldr	r3, [r7, #4]
 800e6f2:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 800e6f6:	0e1b      	lsrs	r3, r3, #24
 800e6f8:	b2da      	uxtb	r2, r3
 800e6fa:	687b      	ldr	r3, [r7, #4]
 800e6fc:	f883 21eb 	strb.w	r2, [r3, #491]	; 0x1eb
			ST_DWORD(fs->win.d8 + FSI_Nxt_Free, fs->last_clust);
 800e700:	687b      	ldr	r3, [r7, #4]
 800e702:	f8d3 320c 	ldr.w	r3, [r3, #524]	; 0x20c
 800e706:	b2da      	uxtb	r2, r3
 800e708:	687b      	ldr	r3, [r7, #4]
 800e70a:	f883 21ec 	strb.w	r2, [r3, #492]	; 0x1ec
 800e70e:	687b      	ldr	r3, [r7, #4]
 800e710:	f8d3 320c 	ldr.w	r3, [r3, #524]	; 0x20c
 800e714:	b29b      	uxth	r3, r3
 800e716:	0a1b      	lsrs	r3, r3, #8
 800e718:	b29b      	uxth	r3, r3
 800e71a:	b2da      	uxtb	r2, r3
 800e71c:	687b      	ldr	r3, [r7, #4]
 800e71e:	f883 21ed 	strb.w	r2, [r3, #493]	; 0x1ed
 800e722:	687b      	ldr	r3, [r7, #4]
 800e724:	f8d3 320c 	ldr.w	r3, [r3, #524]	; 0x20c
 800e728:	0c1b      	lsrs	r3, r3, #16
 800e72a:	b2da      	uxtb	r2, r3
 800e72c:	687b      	ldr	r3, [r7, #4]
 800e72e:	f883 21ee 	strb.w	r2, [r3, #494]	; 0x1ee
 800e732:	687b      	ldr	r3, [r7, #4]
 800e734:	f8d3 320c 	ldr.w	r3, [r3, #524]	; 0x20c
 800e738:	0e1b      	lsrs	r3, r3, #24
 800e73a:	b2da      	uxtb	r2, r3
 800e73c:	687b      	ldr	r3, [r7, #4]
 800e73e:	f883 21ef 	strb.w	r2, [r3, #495]	; 0x1ef
			/* Write it into the FSINFO sector */
			fs->winsect = fs->volbase + 1;
 800e742:	687b      	ldr	r3, [r7, #4]
 800e744:	f8d3 321c 	ldr.w	r3, [r3, #540]	; 0x21c
 800e748:	1c5a      	adds	r2, r3, #1
 800e74a:	687b      	ldr	r3, [r7, #4]
 800e74c:	f8c3 222c 	str.w	r2, [r3, #556]	; 0x22c
			disk_write(fs->drv, fs->win.d8, fs->winsect, 1);
 800e750:	687b      	ldr	r3, [r7, #4]
 800e752:	f893 0201 	ldrb.w	r0, [r3, #513]	; 0x201
 800e756:	6879      	ldr	r1, [r7, #4]
 800e758:	687b      	ldr	r3, [r7, #4]
 800e75a:	f8d3 222c 	ldr.w	r2, [r3, #556]	; 0x22c
 800e75e:	2301      	movs	r3, #1
 800e760:	f7ff fc88 	bl	800e074 <disk_write>
			fs->fsi_flag = 0;
 800e764:	687b      	ldr	r3, [r7, #4]
 800e766:	2200      	movs	r2, #0
 800e768:	f883 2205 	strb.w	r2, [r3, #517]	; 0x205
		}
		/* Make sure that no pending write process in the physical drive */
		if (disk_ioctl(fs->drv, CTRL_SYNC, 0) != RES_OK)
 800e76c:	687b      	ldr	r3, [r7, #4]
 800e76e:	f893 3201 	ldrb.w	r3, [r3, #513]	; 0x201
 800e772:	2200      	movs	r2, #0
 800e774:	2100      	movs	r1, #0
 800e776:	4618      	mov	r0, r3
 800e778:	f7ff fc9c 	bl	800e0b4 <disk_ioctl>
 800e77c:	4603      	mov	r3, r0
 800e77e:	2b00      	cmp	r3, #0
 800e780:	d001      	beq.n	800e786 <sync_fs+0x150>
			res = FR_DISK_ERR;
 800e782:	2301      	movs	r3, #1
 800e784:	73fb      	strb	r3, [r7, #15]
	}

	return res;
 800e786:	7bfb      	ldrb	r3, [r7, #15]
}
 800e788:	4618      	mov	r0, r3
 800e78a:	3710      	adds	r7, #16
 800e78c:	46bd      	mov	sp, r7
 800e78e:	bd80      	pop	{r7, pc}

0800e790 <clust2sect>:

DWORD clust2sect (	/* !=0: Sector number, 0: Failed - invalid cluster# */
	FATFS* fs,		/* File system object */
	DWORD clst		/* Cluster# to be converted */
)
{
 800e790:	b480      	push	{r7}
 800e792:	b083      	sub	sp, #12
 800e794:	af00      	add	r7, sp, #0
 800e796:	6078      	str	r0, [r7, #4]
 800e798:	6039      	str	r1, [r7, #0]
	clst -= 2;
 800e79a:	683b      	ldr	r3, [r7, #0]
 800e79c:	3b02      	subs	r3, #2
 800e79e:	603b      	str	r3, [r7, #0]
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 800e7a0:	687b      	ldr	r3, [r7, #4]
 800e7a2:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 800e7a6:	3b02      	subs	r3, #2
 800e7a8:	683a      	ldr	r2, [r7, #0]
 800e7aa:	429a      	cmp	r2, r3
 800e7ac:	d301      	bcc.n	800e7b2 <clust2sect+0x22>
 800e7ae:	2300      	movs	r3, #0
 800e7b0:	e00a      	b.n	800e7c8 <clust2sect+0x38>
	return clst * fs->csize + fs->database;
 800e7b2:	687b      	ldr	r3, [r7, #4]
 800e7b4:	f893 3202 	ldrb.w	r3, [r3, #514]	; 0x202
 800e7b8:	461a      	mov	r2, r3
 800e7ba:	683b      	ldr	r3, [r7, #0]
 800e7bc:	fb03 f202 	mul.w	r2, r3, r2
 800e7c0:	687b      	ldr	r3, [r7, #4]
 800e7c2:	f8d3 3228 	ldr.w	r3, [r3, #552]	; 0x228
 800e7c6:	4413      	add	r3, r2
}
 800e7c8:	4618      	mov	r0, r3
 800e7ca:	370c      	adds	r7, #12
 800e7cc:	46bd      	mov	sp, r7
 800e7ce:	bc80      	pop	{r7}
 800e7d0:	4770      	bx	lr

0800e7d2 <get_fat>:

DWORD get_fat (	/* 0xFFFFFFFF:Disk error, 1:Internal error, 2..0x0FFFFFFF:Cluster status */
	FATFS* fs,	/* File system object */
	DWORD clst	/* FAT index number (cluster number) to get the value */
)
{
 800e7d2:	b580      	push	{r7, lr}
 800e7d4:	b086      	sub	sp, #24
 800e7d6:	af00      	add	r7, sp, #0
 800e7d8:	6078      	str	r0, [r7, #4]
 800e7da:	6039      	str	r1, [r7, #0]
	UINT wc, bc;
	BYTE *p;
	DWORD val;


	if (clst < 2 || clst >= fs->n_fatent) {	/* Check range */
 800e7dc:	683b      	ldr	r3, [r7, #0]
 800e7de:	2b01      	cmp	r3, #1
 800e7e0:	d905      	bls.n	800e7ee <get_fat+0x1c>
 800e7e2:	687b      	ldr	r3, [r7, #4]
 800e7e4:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 800e7e8:	683a      	ldr	r2, [r7, #0]
 800e7ea:	429a      	cmp	r2, r3
 800e7ec:	d302      	bcc.n	800e7f4 <get_fat+0x22>
		val = 1;	/* Internal error */
 800e7ee:	2301      	movs	r3, #1
 800e7f0:	617b      	str	r3, [r7, #20]
 800e7f2:	e0a3      	b.n	800e93c <get_fat+0x16a>

	} else {
		val = 0xFFFFFFFF;	/* Default value falls on disk error */
 800e7f4:	f04f 33ff 	mov.w	r3, #4294967295
 800e7f8:	617b      	str	r3, [r7, #20]

		switch (fs->fs_type) {
 800e7fa:	687b      	ldr	r3, [r7, #4]
 800e7fc:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 800e800:	2b03      	cmp	r3, #3
 800e802:	d068      	beq.n	800e8d6 <get_fat+0x104>
 800e804:	2b03      	cmp	r3, #3
 800e806:	f300 808f 	bgt.w	800e928 <get_fat+0x156>
 800e80a:	2b01      	cmp	r3, #1
 800e80c:	d002      	beq.n	800e814 <get_fat+0x42>
 800e80e:	2b02      	cmp	r3, #2
 800e810:	d040      	beq.n	800e894 <get_fat+0xc2>
 800e812:	e089      	b.n	800e928 <get_fat+0x156>
		case FS_FAT12 :
			bc = (UINT)clst; bc += bc / 2;
 800e814:	683b      	ldr	r3, [r7, #0]
 800e816:	60fb      	str	r3, [r7, #12]
 800e818:	68fb      	ldr	r3, [r7, #12]
 800e81a:	085b      	lsrs	r3, r3, #1
 800e81c:	68fa      	ldr	r2, [r7, #12]
 800e81e:	4413      	add	r3, r2
 800e820:	60fb      	str	r3, [r7, #12]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800e822:	687b      	ldr	r3, [r7, #4]
 800e824:	f8d3 2220 	ldr.w	r2, [r3, #544]	; 0x220
 800e828:	68fb      	ldr	r3, [r7, #12]
 800e82a:	0a5b      	lsrs	r3, r3, #9
 800e82c:	4413      	add	r3, r2
 800e82e:	4619      	mov	r1, r3
 800e830:	6878      	ldr	r0, [r7, #4]
 800e832:	f7ff fed2 	bl	800e5da <move_window>
 800e836:	4603      	mov	r3, r0
 800e838:	2b00      	cmp	r3, #0
 800e83a:	d178      	bne.n	800e92e <get_fat+0x15c>
			wc = fs->win.d8[bc++ % SS(fs)];
 800e83c:	68fb      	ldr	r3, [r7, #12]
 800e83e:	1c5a      	adds	r2, r3, #1
 800e840:	60fa      	str	r2, [r7, #12]
 800e842:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800e846:	687a      	ldr	r2, [r7, #4]
 800e848:	5cd3      	ldrb	r3, [r2, r3]
 800e84a:	60bb      	str	r3, [r7, #8]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800e84c:	687b      	ldr	r3, [r7, #4]
 800e84e:	f8d3 2220 	ldr.w	r2, [r3, #544]	; 0x220
 800e852:	68fb      	ldr	r3, [r7, #12]
 800e854:	0a5b      	lsrs	r3, r3, #9
 800e856:	4413      	add	r3, r2
 800e858:	4619      	mov	r1, r3
 800e85a:	6878      	ldr	r0, [r7, #4]
 800e85c:	f7ff febd 	bl	800e5da <move_window>
 800e860:	4603      	mov	r3, r0
 800e862:	2b00      	cmp	r3, #0
 800e864:	d165      	bne.n	800e932 <get_fat+0x160>
			wc |= fs->win.d8[bc % SS(fs)] << 8;
 800e866:	68fb      	ldr	r3, [r7, #12]
 800e868:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800e86c:	687a      	ldr	r2, [r7, #4]
 800e86e:	5cd3      	ldrb	r3, [r2, r3]
 800e870:	021b      	lsls	r3, r3, #8
 800e872:	461a      	mov	r2, r3
 800e874:	68bb      	ldr	r3, [r7, #8]
 800e876:	4313      	orrs	r3, r2
 800e878:	60bb      	str	r3, [r7, #8]
			val = clst & 1 ? wc >> 4 : (wc & 0xFFF);
 800e87a:	683b      	ldr	r3, [r7, #0]
 800e87c:	f003 0301 	and.w	r3, r3, #1
 800e880:	2b00      	cmp	r3, #0
 800e882:	d002      	beq.n	800e88a <get_fat+0xb8>
 800e884:	68bb      	ldr	r3, [r7, #8]
 800e886:	091b      	lsrs	r3, r3, #4
 800e888:	e002      	b.n	800e890 <get_fat+0xbe>
 800e88a:	68bb      	ldr	r3, [r7, #8]
 800e88c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800e890:	617b      	str	r3, [r7, #20]
			break;
 800e892:	e053      	b.n	800e93c <get_fat+0x16a>

		case FS_FAT16 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 800e894:	687b      	ldr	r3, [r7, #4]
 800e896:	f8d3 2220 	ldr.w	r2, [r3, #544]	; 0x220
 800e89a:	683b      	ldr	r3, [r7, #0]
 800e89c:	0a1b      	lsrs	r3, r3, #8
 800e89e:	4413      	add	r3, r2
 800e8a0:	4619      	mov	r1, r3
 800e8a2:	6878      	ldr	r0, [r7, #4]
 800e8a4:	f7ff fe99 	bl	800e5da <move_window>
 800e8a8:	4603      	mov	r3, r0
 800e8aa:	2b00      	cmp	r3, #0
 800e8ac:	d143      	bne.n	800e936 <get_fat+0x164>
			p = &fs->win.d8[clst * 2 % SS(fs)];
 800e8ae:	683b      	ldr	r3, [r7, #0]
 800e8b0:	005b      	lsls	r3, r3, #1
 800e8b2:	f403 73ff 	and.w	r3, r3, #510	; 0x1fe
 800e8b6:	687a      	ldr	r2, [r7, #4]
 800e8b8:	4413      	add	r3, r2
 800e8ba:	613b      	str	r3, [r7, #16]
			val = LD_WORD(p);
 800e8bc:	693b      	ldr	r3, [r7, #16]
 800e8be:	3301      	adds	r3, #1
 800e8c0:	781b      	ldrb	r3, [r3, #0]
 800e8c2:	021b      	lsls	r3, r3, #8
 800e8c4:	b21a      	sxth	r2, r3
 800e8c6:	693b      	ldr	r3, [r7, #16]
 800e8c8:	781b      	ldrb	r3, [r3, #0]
 800e8ca:	b21b      	sxth	r3, r3
 800e8cc:	4313      	orrs	r3, r2
 800e8ce:	b21b      	sxth	r3, r3
 800e8d0:	b29b      	uxth	r3, r3
 800e8d2:	617b      	str	r3, [r7, #20]
			break;
 800e8d4:	e032      	b.n	800e93c <get_fat+0x16a>

		case FS_FAT32 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 800e8d6:	687b      	ldr	r3, [r7, #4]
 800e8d8:	f8d3 2220 	ldr.w	r2, [r3, #544]	; 0x220
 800e8dc:	683b      	ldr	r3, [r7, #0]
 800e8de:	09db      	lsrs	r3, r3, #7
 800e8e0:	4413      	add	r3, r2
 800e8e2:	4619      	mov	r1, r3
 800e8e4:	6878      	ldr	r0, [r7, #4]
 800e8e6:	f7ff fe78 	bl	800e5da <move_window>
 800e8ea:	4603      	mov	r3, r0
 800e8ec:	2b00      	cmp	r3, #0
 800e8ee:	d124      	bne.n	800e93a <get_fat+0x168>
			p = &fs->win.d8[clst * 4 % SS(fs)];
 800e8f0:	683b      	ldr	r3, [r7, #0]
 800e8f2:	009b      	lsls	r3, r3, #2
 800e8f4:	f403 73fe 	and.w	r3, r3, #508	; 0x1fc
 800e8f8:	687a      	ldr	r2, [r7, #4]
 800e8fa:	4413      	add	r3, r2
 800e8fc:	613b      	str	r3, [r7, #16]
			val = LD_DWORD(p) & 0x0FFFFFFF;
 800e8fe:	693b      	ldr	r3, [r7, #16]
 800e900:	3303      	adds	r3, #3
 800e902:	781b      	ldrb	r3, [r3, #0]
 800e904:	061a      	lsls	r2, r3, #24
 800e906:	693b      	ldr	r3, [r7, #16]
 800e908:	3302      	adds	r3, #2
 800e90a:	781b      	ldrb	r3, [r3, #0]
 800e90c:	041b      	lsls	r3, r3, #16
 800e90e:	4313      	orrs	r3, r2
 800e910:	693a      	ldr	r2, [r7, #16]
 800e912:	3201      	adds	r2, #1
 800e914:	7812      	ldrb	r2, [r2, #0]
 800e916:	0212      	lsls	r2, r2, #8
 800e918:	4313      	orrs	r3, r2
 800e91a:	693a      	ldr	r2, [r7, #16]
 800e91c:	7812      	ldrb	r2, [r2, #0]
 800e91e:	4313      	orrs	r3, r2
 800e920:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 800e924:	617b      	str	r3, [r7, #20]
			break;
 800e926:	e009      	b.n	800e93c <get_fat+0x16a>

		default:
			val = 1;	/* Internal error */
 800e928:	2301      	movs	r3, #1
 800e92a:	617b      	str	r3, [r7, #20]
 800e92c:	e006      	b.n	800e93c <get_fat+0x16a>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800e92e:	bf00      	nop
 800e930:	e004      	b.n	800e93c <get_fat+0x16a>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800e932:	bf00      	nop
 800e934:	e002      	b.n	800e93c <get_fat+0x16a>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 800e936:	bf00      	nop
 800e938:	e000      	b.n	800e93c <get_fat+0x16a>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 800e93a:	bf00      	nop
		}
	}

	return val;
 800e93c:	697b      	ldr	r3, [r7, #20]
}
 800e93e:	4618      	mov	r0, r3
 800e940:	3718      	adds	r7, #24
 800e942:	46bd      	mov	sp, r7
 800e944:	bd80      	pop	{r7, pc}

0800e946 <put_fat>:
FRESULT put_fat (
	FATFS* fs,	/* File system object */
	DWORD clst,	/* FAT index number (cluster number) to be changed */
	DWORD val	/* New value to be set to the entry */
)
{
 800e946:	b580      	push	{r7, lr}
 800e948:	b088      	sub	sp, #32
 800e94a:	af00      	add	r7, sp, #0
 800e94c:	60f8      	str	r0, [r7, #12]
 800e94e:	60b9      	str	r1, [r7, #8]
 800e950:	607a      	str	r2, [r7, #4]
	UINT bc;
	BYTE *p;
	FRESULT res;


	if (clst < 2 || clst >= fs->n_fatent) {	/* Check range */
 800e952:	68bb      	ldr	r3, [r7, #8]
 800e954:	2b01      	cmp	r3, #1
 800e956:	d905      	bls.n	800e964 <put_fat+0x1e>
 800e958:	68fb      	ldr	r3, [r7, #12]
 800e95a:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 800e95e:	68ba      	ldr	r2, [r7, #8]
 800e960:	429a      	cmp	r2, r3
 800e962:	d302      	bcc.n	800e96a <put_fat+0x24>
		res = FR_INT_ERR;
 800e964:	2302      	movs	r3, #2
 800e966:	77fb      	strb	r3, [r7, #31]
 800e968:	e0f6      	b.n	800eb58 <put_fat+0x212>

	} else {
		switch (fs->fs_type) {
 800e96a:	68fb      	ldr	r3, [r7, #12]
 800e96c:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 800e970:	2b03      	cmp	r3, #3
 800e972:	f000 809e 	beq.w	800eab2 <put_fat+0x16c>
 800e976:	2b03      	cmp	r3, #3
 800e978:	f300 80e4 	bgt.w	800eb44 <put_fat+0x1fe>
 800e97c:	2b01      	cmp	r3, #1
 800e97e:	d002      	beq.n	800e986 <put_fat+0x40>
 800e980:	2b02      	cmp	r3, #2
 800e982:	d06f      	beq.n	800ea64 <put_fat+0x11e>
 800e984:	e0de      	b.n	800eb44 <put_fat+0x1fe>
		case FS_FAT12 :
			bc = (UINT)clst; bc += bc / 2;
 800e986:	68bb      	ldr	r3, [r7, #8]
 800e988:	617b      	str	r3, [r7, #20]
 800e98a:	697b      	ldr	r3, [r7, #20]
 800e98c:	085b      	lsrs	r3, r3, #1
 800e98e:	697a      	ldr	r2, [r7, #20]
 800e990:	4413      	add	r3, r2
 800e992:	617b      	str	r3, [r7, #20]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 800e994:	68fb      	ldr	r3, [r7, #12]
 800e996:	f8d3 2220 	ldr.w	r2, [r3, #544]	; 0x220
 800e99a:	697b      	ldr	r3, [r7, #20]
 800e99c:	0a5b      	lsrs	r3, r3, #9
 800e99e:	4413      	add	r3, r2
 800e9a0:	4619      	mov	r1, r3
 800e9a2:	68f8      	ldr	r0, [r7, #12]
 800e9a4:	f7ff fe19 	bl	800e5da <move_window>
 800e9a8:	4603      	mov	r3, r0
 800e9aa:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800e9ac:	7ffb      	ldrb	r3, [r7, #31]
 800e9ae:	2b00      	cmp	r3, #0
 800e9b0:	f040 80cb 	bne.w	800eb4a <put_fat+0x204>
			p = &fs->win.d8[bc++ % SS(fs)];
 800e9b4:	697b      	ldr	r3, [r7, #20]
 800e9b6:	1c5a      	adds	r2, r3, #1
 800e9b8:	617a      	str	r2, [r7, #20]
 800e9ba:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800e9be:	68fa      	ldr	r2, [r7, #12]
 800e9c0:	4413      	add	r3, r2
 800e9c2:	61bb      	str	r3, [r7, #24]
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
 800e9c4:	68bb      	ldr	r3, [r7, #8]
 800e9c6:	f003 0301 	and.w	r3, r3, #1
 800e9ca:	2b00      	cmp	r3, #0
 800e9cc:	d00d      	beq.n	800e9ea <put_fat+0xa4>
 800e9ce:	69bb      	ldr	r3, [r7, #24]
 800e9d0:	781b      	ldrb	r3, [r3, #0]
 800e9d2:	b25b      	sxtb	r3, r3
 800e9d4:	f003 030f 	and.w	r3, r3, #15
 800e9d8:	b25a      	sxtb	r2, r3
 800e9da:	687b      	ldr	r3, [r7, #4]
 800e9dc:	b2db      	uxtb	r3, r3
 800e9de:	011b      	lsls	r3, r3, #4
 800e9e0:	b25b      	sxtb	r3, r3
 800e9e2:	4313      	orrs	r3, r2
 800e9e4:	b25b      	sxtb	r3, r3
 800e9e6:	b2db      	uxtb	r3, r3
 800e9e8:	e001      	b.n	800e9ee <put_fat+0xa8>
 800e9ea:	687b      	ldr	r3, [r7, #4]
 800e9ec:	b2db      	uxtb	r3, r3
 800e9ee:	69ba      	ldr	r2, [r7, #24]
 800e9f0:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 800e9f2:	68fb      	ldr	r3, [r7, #12]
 800e9f4:	2201      	movs	r2, #1
 800e9f6:	f883 2204 	strb.w	r2, [r3, #516]	; 0x204
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 800e9fa:	68fb      	ldr	r3, [r7, #12]
 800e9fc:	f8d3 2220 	ldr.w	r2, [r3, #544]	; 0x220
 800ea00:	697b      	ldr	r3, [r7, #20]
 800ea02:	0a5b      	lsrs	r3, r3, #9
 800ea04:	4413      	add	r3, r2
 800ea06:	4619      	mov	r1, r3
 800ea08:	68f8      	ldr	r0, [r7, #12]
 800ea0a:	f7ff fde6 	bl	800e5da <move_window>
 800ea0e:	4603      	mov	r3, r0
 800ea10:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800ea12:	7ffb      	ldrb	r3, [r7, #31]
 800ea14:	2b00      	cmp	r3, #0
 800ea16:	f040 809a 	bne.w	800eb4e <put_fat+0x208>
			p = &fs->win.d8[bc % SS(fs)];
 800ea1a:	697b      	ldr	r3, [r7, #20]
 800ea1c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800ea20:	68fa      	ldr	r2, [r7, #12]
 800ea22:	4413      	add	r3, r2
 800ea24:	61bb      	str	r3, [r7, #24]
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
 800ea26:	68bb      	ldr	r3, [r7, #8]
 800ea28:	f003 0301 	and.w	r3, r3, #1
 800ea2c:	2b00      	cmp	r3, #0
 800ea2e:	d003      	beq.n	800ea38 <put_fat+0xf2>
 800ea30:	687b      	ldr	r3, [r7, #4]
 800ea32:	091b      	lsrs	r3, r3, #4
 800ea34:	b2db      	uxtb	r3, r3
 800ea36:	e00e      	b.n	800ea56 <put_fat+0x110>
 800ea38:	69bb      	ldr	r3, [r7, #24]
 800ea3a:	781b      	ldrb	r3, [r3, #0]
 800ea3c:	b25b      	sxtb	r3, r3
 800ea3e:	f023 030f 	bic.w	r3, r3, #15
 800ea42:	b25a      	sxtb	r2, r3
 800ea44:	687b      	ldr	r3, [r7, #4]
 800ea46:	0a1b      	lsrs	r3, r3, #8
 800ea48:	b25b      	sxtb	r3, r3
 800ea4a:	f003 030f 	and.w	r3, r3, #15
 800ea4e:	b25b      	sxtb	r3, r3
 800ea50:	4313      	orrs	r3, r2
 800ea52:	b25b      	sxtb	r3, r3
 800ea54:	b2db      	uxtb	r3, r3
 800ea56:	69ba      	ldr	r2, [r7, #24]
 800ea58:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 800ea5a:	68fb      	ldr	r3, [r7, #12]
 800ea5c:	2201      	movs	r2, #1
 800ea5e:	f883 2204 	strb.w	r2, [r3, #516]	; 0x204
			break;
 800ea62:	e079      	b.n	800eb58 <put_fat+0x212>

		case FS_FAT16 :
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 2)));
 800ea64:	68fb      	ldr	r3, [r7, #12]
 800ea66:	f8d3 2220 	ldr.w	r2, [r3, #544]	; 0x220
 800ea6a:	68bb      	ldr	r3, [r7, #8]
 800ea6c:	0a1b      	lsrs	r3, r3, #8
 800ea6e:	4413      	add	r3, r2
 800ea70:	4619      	mov	r1, r3
 800ea72:	68f8      	ldr	r0, [r7, #12]
 800ea74:	f7ff fdb1 	bl	800e5da <move_window>
 800ea78:	4603      	mov	r3, r0
 800ea7a:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800ea7c:	7ffb      	ldrb	r3, [r7, #31]
 800ea7e:	2b00      	cmp	r3, #0
 800ea80:	d167      	bne.n	800eb52 <put_fat+0x20c>
			p = &fs->win.d8[clst * 2 % SS(fs)];
 800ea82:	68bb      	ldr	r3, [r7, #8]
 800ea84:	005b      	lsls	r3, r3, #1
 800ea86:	f403 73ff 	and.w	r3, r3, #510	; 0x1fe
 800ea8a:	68fa      	ldr	r2, [r7, #12]
 800ea8c:	4413      	add	r3, r2
 800ea8e:	61bb      	str	r3, [r7, #24]
			ST_WORD(p, (WORD)val);
 800ea90:	687b      	ldr	r3, [r7, #4]
 800ea92:	b2da      	uxtb	r2, r3
 800ea94:	69bb      	ldr	r3, [r7, #24]
 800ea96:	701a      	strb	r2, [r3, #0]
 800ea98:	687b      	ldr	r3, [r7, #4]
 800ea9a:	b29b      	uxth	r3, r3
 800ea9c:	0a1b      	lsrs	r3, r3, #8
 800ea9e:	b29a      	uxth	r2, r3
 800eaa0:	69bb      	ldr	r3, [r7, #24]
 800eaa2:	3301      	adds	r3, #1
 800eaa4:	b2d2      	uxtb	r2, r2
 800eaa6:	701a      	strb	r2, [r3, #0]
			fs->wflag = 1;
 800eaa8:	68fb      	ldr	r3, [r7, #12]
 800eaaa:	2201      	movs	r2, #1
 800eaac:	f883 2204 	strb.w	r2, [r3, #516]	; 0x204
			break;
 800eab0:	e052      	b.n	800eb58 <put_fat+0x212>

		case FS_FAT32 :
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 4)));
 800eab2:	68fb      	ldr	r3, [r7, #12]
 800eab4:	f8d3 2220 	ldr.w	r2, [r3, #544]	; 0x220
 800eab8:	68bb      	ldr	r3, [r7, #8]
 800eaba:	09db      	lsrs	r3, r3, #7
 800eabc:	4413      	add	r3, r2
 800eabe:	4619      	mov	r1, r3
 800eac0:	68f8      	ldr	r0, [r7, #12]
 800eac2:	f7ff fd8a 	bl	800e5da <move_window>
 800eac6:	4603      	mov	r3, r0
 800eac8:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800eaca:	7ffb      	ldrb	r3, [r7, #31]
 800eacc:	2b00      	cmp	r3, #0
 800eace:	d142      	bne.n	800eb56 <put_fat+0x210>
			p = &fs->win.d8[clst * 4 % SS(fs)];
 800ead0:	68bb      	ldr	r3, [r7, #8]
 800ead2:	009b      	lsls	r3, r3, #2
 800ead4:	f403 73fe 	and.w	r3, r3, #508	; 0x1fc
 800ead8:	68fa      	ldr	r2, [r7, #12]
 800eada:	4413      	add	r3, r2
 800eadc:	61bb      	str	r3, [r7, #24]
			val |= LD_DWORD(p) & 0xF0000000;
 800eade:	69bb      	ldr	r3, [r7, #24]
 800eae0:	3303      	adds	r3, #3
 800eae2:	781b      	ldrb	r3, [r3, #0]
 800eae4:	061a      	lsls	r2, r3, #24
 800eae6:	69bb      	ldr	r3, [r7, #24]
 800eae8:	3302      	adds	r3, #2
 800eaea:	781b      	ldrb	r3, [r3, #0]
 800eaec:	041b      	lsls	r3, r3, #16
 800eaee:	4313      	orrs	r3, r2
 800eaf0:	69ba      	ldr	r2, [r7, #24]
 800eaf2:	3201      	adds	r2, #1
 800eaf4:	7812      	ldrb	r2, [r2, #0]
 800eaf6:	0212      	lsls	r2, r2, #8
 800eaf8:	4313      	orrs	r3, r2
 800eafa:	69ba      	ldr	r2, [r7, #24]
 800eafc:	7812      	ldrb	r2, [r2, #0]
 800eafe:	4313      	orrs	r3, r2
 800eb00:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
 800eb04:	687a      	ldr	r2, [r7, #4]
 800eb06:	4313      	orrs	r3, r2
 800eb08:	607b      	str	r3, [r7, #4]
			ST_DWORD(p, val);
 800eb0a:	687b      	ldr	r3, [r7, #4]
 800eb0c:	b2da      	uxtb	r2, r3
 800eb0e:	69bb      	ldr	r3, [r7, #24]
 800eb10:	701a      	strb	r2, [r3, #0]
 800eb12:	687b      	ldr	r3, [r7, #4]
 800eb14:	b29b      	uxth	r3, r3
 800eb16:	0a1b      	lsrs	r3, r3, #8
 800eb18:	b29a      	uxth	r2, r3
 800eb1a:	69bb      	ldr	r3, [r7, #24]
 800eb1c:	3301      	adds	r3, #1
 800eb1e:	b2d2      	uxtb	r2, r2
 800eb20:	701a      	strb	r2, [r3, #0]
 800eb22:	687b      	ldr	r3, [r7, #4]
 800eb24:	0c1a      	lsrs	r2, r3, #16
 800eb26:	69bb      	ldr	r3, [r7, #24]
 800eb28:	3302      	adds	r3, #2
 800eb2a:	b2d2      	uxtb	r2, r2
 800eb2c:	701a      	strb	r2, [r3, #0]
 800eb2e:	687b      	ldr	r3, [r7, #4]
 800eb30:	0e1a      	lsrs	r2, r3, #24
 800eb32:	69bb      	ldr	r3, [r7, #24]
 800eb34:	3303      	adds	r3, #3
 800eb36:	b2d2      	uxtb	r2, r2
 800eb38:	701a      	strb	r2, [r3, #0]
			fs->wflag = 1;
 800eb3a:	68fb      	ldr	r3, [r7, #12]
 800eb3c:	2201      	movs	r2, #1
 800eb3e:	f883 2204 	strb.w	r2, [r3, #516]	; 0x204
			break;
 800eb42:	e009      	b.n	800eb58 <put_fat+0x212>

		default :
			res = FR_INT_ERR;
 800eb44:	2302      	movs	r3, #2
 800eb46:	77fb      	strb	r3, [r7, #31]
 800eb48:	e006      	b.n	800eb58 <put_fat+0x212>
			if (res != FR_OK) break;
 800eb4a:	bf00      	nop
 800eb4c:	e004      	b.n	800eb58 <put_fat+0x212>
			if (res != FR_OK) break;
 800eb4e:	bf00      	nop
 800eb50:	e002      	b.n	800eb58 <put_fat+0x212>
			if (res != FR_OK) break;
 800eb52:	bf00      	nop
 800eb54:	e000      	b.n	800eb58 <put_fat+0x212>
			if (res != FR_OK) break;
 800eb56:	bf00      	nop
		}
	}

	return res;
 800eb58:	7ffb      	ldrb	r3, [r7, #31]
}
 800eb5a:	4618      	mov	r0, r3
 800eb5c:	3720      	adds	r7, #32
 800eb5e:	46bd      	mov	sp, r7
 800eb60:	bd80      	pop	{r7, pc}

0800eb62 <remove_chain>:
static
FRESULT remove_chain (
	FATFS* fs,			/* File system object */
	DWORD clst			/* Cluster# to remove a chain from */
)
{
 800eb62:	b580      	push	{r7, lr}
 800eb64:	b084      	sub	sp, #16
 800eb66:	af00      	add	r7, sp, #0
 800eb68:	6078      	str	r0, [r7, #4]
 800eb6a:	6039      	str	r1, [r7, #0]
	DWORD nxt;
#if _USE_TRIM
	DWORD scl = clst, ecl = clst, rt[2];
#endif

	if (clst < 2 || clst >= fs->n_fatent) {	/* Check range */
 800eb6c:	683b      	ldr	r3, [r7, #0]
 800eb6e:	2b01      	cmp	r3, #1
 800eb70:	d905      	bls.n	800eb7e <remove_chain+0x1c>
 800eb72:	687b      	ldr	r3, [r7, #4]
 800eb74:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 800eb78:	683a      	ldr	r2, [r7, #0]
 800eb7a:	429a      	cmp	r2, r3
 800eb7c:	d302      	bcc.n	800eb84 <remove_chain+0x22>
		res = FR_INT_ERR;
 800eb7e:	2302      	movs	r3, #2
 800eb80:	73fb      	strb	r3, [r7, #15]
 800eb82:	e043      	b.n	800ec0c <remove_chain+0xaa>

	} else {
		res = FR_OK;
 800eb84:	2300      	movs	r3, #0
 800eb86:	73fb      	strb	r3, [r7, #15]
		while (clst < fs->n_fatent) {			/* Not a last link? */
 800eb88:	e036      	b.n	800ebf8 <remove_chain+0x96>
			nxt = get_fat(fs, clst);			/* Get cluster status */
 800eb8a:	6839      	ldr	r1, [r7, #0]
 800eb8c:	6878      	ldr	r0, [r7, #4]
 800eb8e:	f7ff fe20 	bl	800e7d2 <get_fat>
 800eb92:	60b8      	str	r0, [r7, #8]
			if (nxt == 0) break;				/* Empty cluster? */
 800eb94:	68bb      	ldr	r3, [r7, #8]
 800eb96:	2b00      	cmp	r3, #0
 800eb98:	d035      	beq.n	800ec06 <remove_chain+0xa4>
			if (nxt == 1) { res = FR_INT_ERR; break; }	/* Internal error? */
 800eb9a:	68bb      	ldr	r3, [r7, #8]
 800eb9c:	2b01      	cmp	r3, #1
 800eb9e:	d102      	bne.n	800eba6 <remove_chain+0x44>
 800eba0:	2302      	movs	r3, #2
 800eba2:	73fb      	strb	r3, [r7, #15]
 800eba4:	e032      	b.n	800ec0c <remove_chain+0xaa>
			if (nxt == 0xFFFFFFFF) { res = FR_DISK_ERR; break; }	/* Disk error? */
 800eba6:	68bb      	ldr	r3, [r7, #8]
 800eba8:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ebac:	d102      	bne.n	800ebb4 <remove_chain+0x52>
 800ebae:	2301      	movs	r3, #1
 800ebb0:	73fb      	strb	r3, [r7, #15]
 800ebb2:	e02b      	b.n	800ec0c <remove_chain+0xaa>
			res = put_fat(fs, clst, 0);			/* Mark the cluster "empty" */
 800ebb4:	2200      	movs	r2, #0
 800ebb6:	6839      	ldr	r1, [r7, #0]
 800ebb8:	6878      	ldr	r0, [r7, #4]
 800ebba:	f7ff fec4 	bl	800e946 <put_fat>
 800ebbe:	4603      	mov	r3, r0
 800ebc0:	73fb      	strb	r3, [r7, #15]
			if (res != FR_OK) break;
 800ebc2:	7bfb      	ldrb	r3, [r7, #15]
 800ebc4:	2b00      	cmp	r3, #0
 800ebc6:	d120      	bne.n	800ec0a <remove_chain+0xa8>
			if (fs->free_clust != 0xFFFFFFFF) {	/* Update FSINFO */
 800ebc8:	687b      	ldr	r3, [r7, #4]
 800ebca:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 800ebce:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ebd2:	d00f      	beq.n	800ebf4 <remove_chain+0x92>
				fs->free_clust++;
 800ebd4:	687b      	ldr	r3, [r7, #4]
 800ebd6:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 800ebda:	1c5a      	adds	r2, r3, #1
 800ebdc:	687b      	ldr	r3, [r7, #4]
 800ebde:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210
				fs->fsi_flag |= 1;
 800ebe2:	687b      	ldr	r3, [r7, #4]
 800ebe4:	f893 3205 	ldrb.w	r3, [r3, #517]	; 0x205
 800ebe8:	f043 0301 	orr.w	r3, r3, #1
 800ebec:	b2da      	uxtb	r2, r3
 800ebee:	687b      	ldr	r3, [r7, #4]
 800ebf0:	f883 2205 	strb.w	r2, [r3, #517]	; 0x205
				rt[1] = clust2sect(fs, ecl) + fs->csize - 1;	/* End sector */
				disk_ioctl(fs->drv, CTRL_TRIM, rt);				/* Erase the block */
				scl = ecl = nxt;
			}
#endif
			clst = nxt;	/* Next cluster */
 800ebf4:	68bb      	ldr	r3, [r7, #8]
 800ebf6:	603b      	str	r3, [r7, #0]
		while (clst < fs->n_fatent) {			/* Not a last link? */
 800ebf8:	687b      	ldr	r3, [r7, #4]
 800ebfa:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 800ebfe:	683a      	ldr	r2, [r7, #0]
 800ec00:	429a      	cmp	r2, r3
 800ec02:	d3c2      	bcc.n	800eb8a <remove_chain+0x28>
 800ec04:	e002      	b.n	800ec0c <remove_chain+0xaa>
			if (nxt == 0) break;				/* Empty cluster? */
 800ec06:	bf00      	nop
 800ec08:	e000      	b.n	800ec0c <remove_chain+0xaa>
			if (res != FR_OK) break;
 800ec0a:	bf00      	nop
		}
	}

	return res;
 800ec0c:	7bfb      	ldrb	r3, [r7, #15]
}
 800ec0e:	4618      	mov	r0, r3
 800ec10:	3710      	adds	r7, #16
 800ec12:	46bd      	mov	sp, r7
 800ec14:	bd80      	pop	{r7, pc}

0800ec16 <create_chain>:
static
DWORD create_chain (	/* 0:No free cluster, 1:Internal error, 0xFFFFFFFF:Disk error, >=2:New cluster# */
	FATFS* fs,			/* File system object */
	DWORD clst			/* Cluster# to stretch. 0 means create a new chain. */
)
{
 800ec16:	b580      	push	{r7, lr}
 800ec18:	b086      	sub	sp, #24
 800ec1a:	af00      	add	r7, sp, #0
 800ec1c:	6078      	str	r0, [r7, #4]
 800ec1e:	6039      	str	r1, [r7, #0]
	DWORD cs, ncl, scl;
	FRESULT res;


	if (clst == 0) {		/* Create a new chain */
 800ec20:	683b      	ldr	r3, [r7, #0]
 800ec22:	2b00      	cmp	r3, #0
 800ec24:	d10f      	bne.n	800ec46 <create_chain+0x30>
		scl = fs->last_clust;			/* Get suggested start point */
 800ec26:	687b      	ldr	r3, [r7, #4]
 800ec28:	f8d3 320c 	ldr.w	r3, [r3, #524]	; 0x20c
 800ec2c:	613b      	str	r3, [r7, #16]
		if (!scl || scl >= fs->n_fatent) scl = 1;
 800ec2e:	693b      	ldr	r3, [r7, #16]
 800ec30:	2b00      	cmp	r3, #0
 800ec32:	d005      	beq.n	800ec40 <create_chain+0x2a>
 800ec34:	687b      	ldr	r3, [r7, #4]
 800ec36:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 800ec3a:	693a      	ldr	r2, [r7, #16]
 800ec3c:	429a      	cmp	r2, r3
 800ec3e:	d31c      	bcc.n	800ec7a <create_chain+0x64>
 800ec40:	2301      	movs	r3, #1
 800ec42:	613b      	str	r3, [r7, #16]
 800ec44:	e019      	b.n	800ec7a <create_chain+0x64>
	}
	else {					/* Stretch the current chain */
		cs = get_fat(fs, clst);			/* Check the cluster status */
 800ec46:	6839      	ldr	r1, [r7, #0]
 800ec48:	6878      	ldr	r0, [r7, #4]
 800ec4a:	f7ff fdc2 	bl	800e7d2 <get_fat>
 800ec4e:	60b8      	str	r0, [r7, #8]
		if (cs < 2) return 1;			/* Invalid value */
 800ec50:	68bb      	ldr	r3, [r7, #8]
 800ec52:	2b01      	cmp	r3, #1
 800ec54:	d801      	bhi.n	800ec5a <create_chain+0x44>
 800ec56:	2301      	movs	r3, #1
 800ec58:	e076      	b.n	800ed48 <create_chain+0x132>
		if (cs == 0xFFFFFFFF) return cs;	/* A disk error occurred */
 800ec5a:	68bb      	ldr	r3, [r7, #8]
 800ec5c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ec60:	d101      	bne.n	800ec66 <create_chain+0x50>
 800ec62:	68bb      	ldr	r3, [r7, #8]
 800ec64:	e070      	b.n	800ed48 <create_chain+0x132>
		if (cs < fs->n_fatent) return cs;	/* It is already followed by next cluster */
 800ec66:	687b      	ldr	r3, [r7, #4]
 800ec68:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 800ec6c:	68ba      	ldr	r2, [r7, #8]
 800ec6e:	429a      	cmp	r2, r3
 800ec70:	d201      	bcs.n	800ec76 <create_chain+0x60>
 800ec72:	68bb      	ldr	r3, [r7, #8]
 800ec74:	e068      	b.n	800ed48 <create_chain+0x132>
		scl = clst;
 800ec76:	683b      	ldr	r3, [r7, #0]
 800ec78:	613b      	str	r3, [r7, #16]
	}

	ncl = scl;				/* Start cluster */
 800ec7a:	693b      	ldr	r3, [r7, #16]
 800ec7c:	617b      	str	r3, [r7, #20]
	for (;;) {
		ncl++;							/* Next cluster */
 800ec7e:	697b      	ldr	r3, [r7, #20]
 800ec80:	3301      	adds	r3, #1
 800ec82:	617b      	str	r3, [r7, #20]
		if (ncl >= fs->n_fatent) {		/* Check wrap around */
 800ec84:	687b      	ldr	r3, [r7, #4]
 800ec86:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 800ec8a:	697a      	ldr	r2, [r7, #20]
 800ec8c:	429a      	cmp	r2, r3
 800ec8e:	d307      	bcc.n	800eca0 <create_chain+0x8a>
			ncl = 2;
 800ec90:	2302      	movs	r3, #2
 800ec92:	617b      	str	r3, [r7, #20]
			if (ncl > scl) return 0;	/* No free cluster */
 800ec94:	697a      	ldr	r2, [r7, #20]
 800ec96:	693b      	ldr	r3, [r7, #16]
 800ec98:	429a      	cmp	r2, r3
 800ec9a:	d901      	bls.n	800eca0 <create_chain+0x8a>
 800ec9c:	2300      	movs	r3, #0
 800ec9e:	e053      	b.n	800ed48 <create_chain+0x132>
		}
		cs = get_fat(fs, ncl);			/* Get the cluster status */
 800eca0:	6979      	ldr	r1, [r7, #20]
 800eca2:	6878      	ldr	r0, [r7, #4]
 800eca4:	f7ff fd95 	bl	800e7d2 <get_fat>
 800eca8:	60b8      	str	r0, [r7, #8]
		if (cs == 0) break;				/* Found a free cluster */
 800ecaa:	68bb      	ldr	r3, [r7, #8]
 800ecac:	2b00      	cmp	r3, #0
 800ecae:	d00e      	beq.n	800ecce <create_chain+0xb8>
		if (cs == 0xFFFFFFFF || cs == 1)/* An error occurred */
 800ecb0:	68bb      	ldr	r3, [r7, #8]
 800ecb2:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ecb6:	d002      	beq.n	800ecbe <create_chain+0xa8>
 800ecb8:	68bb      	ldr	r3, [r7, #8]
 800ecba:	2b01      	cmp	r3, #1
 800ecbc:	d101      	bne.n	800ecc2 <create_chain+0xac>
			return cs;
 800ecbe:	68bb      	ldr	r3, [r7, #8]
 800ecc0:	e042      	b.n	800ed48 <create_chain+0x132>
		if (ncl == scl) return 0;		/* No free cluster */
 800ecc2:	697a      	ldr	r2, [r7, #20]
 800ecc4:	693b      	ldr	r3, [r7, #16]
 800ecc6:	429a      	cmp	r2, r3
 800ecc8:	d1d9      	bne.n	800ec7e <create_chain+0x68>
 800ecca:	2300      	movs	r3, #0
 800eccc:	e03c      	b.n	800ed48 <create_chain+0x132>
		if (cs == 0) break;				/* Found a free cluster */
 800ecce:	bf00      	nop
	}

	res = put_fat(fs, ncl, 0x0FFFFFFF);	/* Mark the new cluster "last link" */
 800ecd0:	f06f 4270 	mvn.w	r2, #4026531840	; 0xf0000000
 800ecd4:	6979      	ldr	r1, [r7, #20]
 800ecd6:	6878      	ldr	r0, [r7, #4]
 800ecd8:	f7ff fe35 	bl	800e946 <put_fat>
 800ecdc:	4603      	mov	r3, r0
 800ecde:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK && clst != 0) {
 800ece0:	7bfb      	ldrb	r3, [r7, #15]
 800ece2:	2b00      	cmp	r3, #0
 800ece4:	d109      	bne.n	800ecfa <create_chain+0xe4>
 800ece6:	683b      	ldr	r3, [r7, #0]
 800ece8:	2b00      	cmp	r3, #0
 800ecea:	d006      	beq.n	800ecfa <create_chain+0xe4>
		res = put_fat(fs, clst, ncl);	/* Link it to the previous one if needed */
 800ecec:	697a      	ldr	r2, [r7, #20]
 800ecee:	6839      	ldr	r1, [r7, #0]
 800ecf0:	6878      	ldr	r0, [r7, #4]
 800ecf2:	f7ff fe28 	bl	800e946 <put_fat>
 800ecf6:	4603      	mov	r3, r0
 800ecf8:	73fb      	strb	r3, [r7, #15]
	}
	if (res == FR_OK) {
 800ecfa:	7bfb      	ldrb	r3, [r7, #15]
 800ecfc:	2b00      	cmp	r3, #0
 800ecfe:	d11a      	bne.n	800ed36 <create_chain+0x120>
		fs->last_clust = ncl;			/* Update FSINFO */
 800ed00:	687b      	ldr	r3, [r7, #4]
 800ed02:	697a      	ldr	r2, [r7, #20]
 800ed04:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c
		if (fs->free_clust != 0xFFFFFFFF) {
 800ed08:	687b      	ldr	r3, [r7, #4]
 800ed0a:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 800ed0e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ed12:	d018      	beq.n	800ed46 <create_chain+0x130>
			fs->free_clust--;
 800ed14:	687b      	ldr	r3, [r7, #4]
 800ed16:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 800ed1a:	1e5a      	subs	r2, r3, #1
 800ed1c:	687b      	ldr	r3, [r7, #4]
 800ed1e:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210
			fs->fsi_flag |= 1;
 800ed22:	687b      	ldr	r3, [r7, #4]
 800ed24:	f893 3205 	ldrb.w	r3, [r3, #517]	; 0x205
 800ed28:	f043 0301 	orr.w	r3, r3, #1
 800ed2c:	b2da      	uxtb	r2, r3
 800ed2e:	687b      	ldr	r3, [r7, #4]
 800ed30:	f883 2205 	strb.w	r2, [r3, #517]	; 0x205
 800ed34:	e007      	b.n	800ed46 <create_chain+0x130>
		}
	} else {
		ncl = (res == FR_DISK_ERR) ? 0xFFFFFFFF : 1;
 800ed36:	7bfb      	ldrb	r3, [r7, #15]
 800ed38:	2b01      	cmp	r3, #1
 800ed3a:	d102      	bne.n	800ed42 <create_chain+0x12c>
 800ed3c:	f04f 33ff 	mov.w	r3, #4294967295
 800ed40:	e000      	b.n	800ed44 <create_chain+0x12e>
 800ed42:	2301      	movs	r3, #1
 800ed44:	617b      	str	r3, [r7, #20]
	}

	return ncl;		/* Return new cluster number or error code */
 800ed46:	697b      	ldr	r3, [r7, #20]
}
 800ed48:	4618      	mov	r0, r3
 800ed4a:	3718      	adds	r7, #24
 800ed4c:	46bd      	mov	sp, r7
 800ed4e:	bd80      	pop	{r7, pc}

0800ed50 <clmt_clust>:
static
DWORD clmt_clust (	/* <2:Error, >=2:Cluster number */
	FIL* fp,		/* Pointer to the file object */
	DWORD ofs		/* File offset to be converted to cluster# */
)
{
 800ed50:	b480      	push	{r7}
 800ed52:	b087      	sub	sp, #28
 800ed54:	af00      	add	r7, sp, #0
 800ed56:	6078      	str	r0, [r7, #4]
 800ed58:	6039      	str	r1, [r7, #0]
	DWORD cl, ncl, *tbl;


	tbl = fp->cltbl + 1;	/* Top of CLMT */
 800ed5a:	687b      	ldr	r3, [r7, #4]
 800ed5c:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 800ed60:	3304      	adds	r3, #4
 800ed62:	613b      	str	r3, [r7, #16]
	cl = ofs / SS(fp->fs) / fp->fs->csize;	/* Cluster order from top of the file */
 800ed64:	683b      	ldr	r3, [r7, #0]
 800ed66:	0a5b      	lsrs	r3, r3, #9
 800ed68:	687a      	ldr	r2, [r7, #4]
 800ed6a:	f8d2 2200 	ldr.w	r2, [r2, #512]	; 0x200
 800ed6e:	f892 2202 	ldrb.w	r2, [r2, #514]	; 0x202
 800ed72:	fbb3 f3f2 	udiv	r3, r3, r2
 800ed76:	617b      	str	r3, [r7, #20]
	for (;;) {
		ncl = *tbl++;			/* Number of cluters in the fragment */
 800ed78:	693b      	ldr	r3, [r7, #16]
 800ed7a:	1d1a      	adds	r2, r3, #4
 800ed7c:	613a      	str	r2, [r7, #16]
 800ed7e:	681b      	ldr	r3, [r3, #0]
 800ed80:	60fb      	str	r3, [r7, #12]
		if (!ncl) return 0;		/* End of table? (error) */
 800ed82:	68fb      	ldr	r3, [r7, #12]
 800ed84:	2b00      	cmp	r3, #0
 800ed86:	d101      	bne.n	800ed8c <clmt_clust+0x3c>
 800ed88:	2300      	movs	r3, #0
 800ed8a:	e010      	b.n	800edae <clmt_clust+0x5e>
		if (cl < ncl) break;	/* In this fragment? */
 800ed8c:	697a      	ldr	r2, [r7, #20]
 800ed8e:	68fb      	ldr	r3, [r7, #12]
 800ed90:	429a      	cmp	r2, r3
 800ed92:	d307      	bcc.n	800eda4 <clmt_clust+0x54>
		cl -= ncl; tbl++;		/* Next fragment */
 800ed94:	697a      	ldr	r2, [r7, #20]
 800ed96:	68fb      	ldr	r3, [r7, #12]
 800ed98:	1ad3      	subs	r3, r2, r3
 800ed9a:	617b      	str	r3, [r7, #20]
 800ed9c:	693b      	ldr	r3, [r7, #16]
 800ed9e:	3304      	adds	r3, #4
 800eda0:	613b      	str	r3, [r7, #16]
		ncl = *tbl++;			/* Number of cluters in the fragment */
 800eda2:	e7e9      	b.n	800ed78 <clmt_clust+0x28>
		if (cl < ncl) break;	/* In this fragment? */
 800eda4:	bf00      	nop
	}
	return cl + *tbl;	/* Return the cluster number */
 800eda6:	693b      	ldr	r3, [r7, #16]
 800eda8:	681a      	ldr	r2, [r3, #0]
 800edaa:	697b      	ldr	r3, [r7, #20]
 800edac:	4413      	add	r3, r2
}
 800edae:	4618      	mov	r0, r3
 800edb0:	371c      	adds	r7, #28
 800edb2:	46bd      	mov	sp, r7
 800edb4:	bc80      	pop	{r7}
 800edb6:	4770      	bx	lr

0800edb8 <dir_sdi>:
static
FRESULT dir_sdi (
	DIR* dp,		/* Pointer to directory object */
	UINT idx		/* Index of directory table */
)
{
 800edb8:	b580      	push	{r7, lr}
 800edba:	b086      	sub	sp, #24
 800edbc:	af00      	add	r7, sp, #0
 800edbe:	6078      	str	r0, [r7, #4]
 800edc0:	6039      	str	r1, [r7, #0]
	DWORD clst, sect;
	UINT ic;


	dp->index = (WORD)idx;	/* Current index */
 800edc2:	683b      	ldr	r3, [r7, #0]
 800edc4:	b29a      	uxth	r2, r3
 800edc6:	687b      	ldr	r3, [r7, #4]
 800edc8:	f8a3 2206 	strh.w	r2, [r3, #518]	; 0x206
	clst = dp->sclust;		/* Table start cluster (0:root) */
 800edcc:	687b      	ldr	r3, [r7, #4]
 800edce:	f8d3 3208 	ldr.w	r3, [r3, #520]	; 0x208
 800edd2:	617b      	str	r3, [r7, #20]
	if (clst == 1 || clst >= dp->fs->n_fatent)	/* Check start cluster range */
 800edd4:	697b      	ldr	r3, [r7, #20]
 800edd6:	2b01      	cmp	r3, #1
 800edd8:	d007      	beq.n	800edea <dir_sdi+0x32>
 800edda:	687b      	ldr	r3, [r7, #4]
 800eddc:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800ede0:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 800ede4:	697a      	ldr	r2, [r7, #20]
 800ede6:	429a      	cmp	r2, r3
 800ede8:	d301      	bcc.n	800edee <dir_sdi+0x36>
		return FR_INT_ERR;
 800edea:	2302      	movs	r3, #2
 800edec:	e074      	b.n	800eed8 <dir_sdi+0x120>
	if (!clst && dp->fs->fs_type == FS_FAT32)	/* Replace cluster# 0 with root cluster# if in FAT32 */
 800edee:	697b      	ldr	r3, [r7, #20]
 800edf0:	2b00      	cmp	r3, #0
 800edf2:	d10c      	bne.n	800ee0e <dir_sdi+0x56>
 800edf4:	687b      	ldr	r3, [r7, #4]
 800edf6:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800edfa:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 800edfe:	2b03      	cmp	r3, #3
 800ee00:	d105      	bne.n	800ee0e <dir_sdi+0x56>
		clst = dp->fs->dirbase;
 800ee02:	687b      	ldr	r3, [r7, #4]
 800ee04:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800ee08:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 800ee0c:	617b      	str	r3, [r7, #20]

	if (clst == 0) {	/* Static table (root-directory in FAT12/16) */
 800ee0e:	697b      	ldr	r3, [r7, #20]
 800ee10:	2b00      	cmp	r3, #0
 800ee12:	d111      	bne.n	800ee38 <dir_sdi+0x80>
		if (idx >= dp->fs->n_rootdir)	/* Is index out of range? */
 800ee14:	687b      	ldr	r3, [r7, #4]
 800ee16:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800ee1a:	f8b3 3208 	ldrh.w	r3, [r3, #520]	; 0x208
 800ee1e:	461a      	mov	r2, r3
 800ee20:	683b      	ldr	r3, [r7, #0]
 800ee22:	4293      	cmp	r3, r2
 800ee24:	d301      	bcc.n	800ee2a <dir_sdi+0x72>
			return FR_INT_ERR;
 800ee26:	2302      	movs	r3, #2
 800ee28:	e056      	b.n	800eed8 <dir_sdi+0x120>
		sect = dp->fs->dirbase;
 800ee2a:	687b      	ldr	r3, [r7, #4]
 800ee2c:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800ee30:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 800ee34:	613b      	str	r3, [r7, #16]
 800ee36:	e032      	b.n	800ee9e <dir_sdi+0xe6>
	}
	else {				/* Dynamic table (root-directory in FAT32 or sub-directory) */
		ic = SS(dp->fs) / SZ_DIRE * dp->fs->csize;	/* Entries per cluster */
 800ee38:	687b      	ldr	r3, [r7, #4]
 800ee3a:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800ee3e:	f893 3202 	ldrb.w	r3, [r3, #514]	; 0x202
 800ee42:	011b      	lsls	r3, r3, #4
 800ee44:	60fb      	str	r3, [r7, #12]
		while (idx >= ic) {	/* Follow cluster chain */
 800ee46:	e01e      	b.n	800ee86 <dir_sdi+0xce>
			clst = get_fat(dp->fs, clst);				/* Get next cluster */
 800ee48:	687b      	ldr	r3, [r7, #4]
 800ee4a:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800ee4e:	6979      	ldr	r1, [r7, #20]
 800ee50:	4618      	mov	r0, r3
 800ee52:	f7ff fcbe 	bl	800e7d2 <get_fat>
 800ee56:	6178      	str	r0, [r7, #20]
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 800ee58:	697b      	ldr	r3, [r7, #20]
 800ee5a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ee5e:	d101      	bne.n	800ee64 <dir_sdi+0xac>
 800ee60:	2301      	movs	r3, #1
 800ee62:	e039      	b.n	800eed8 <dir_sdi+0x120>
			if (clst < 2 || clst >= dp->fs->n_fatent)	/* Reached to end of table or internal error */
 800ee64:	697b      	ldr	r3, [r7, #20]
 800ee66:	2b01      	cmp	r3, #1
 800ee68:	d907      	bls.n	800ee7a <dir_sdi+0xc2>
 800ee6a:	687b      	ldr	r3, [r7, #4]
 800ee6c:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800ee70:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 800ee74:	697a      	ldr	r2, [r7, #20]
 800ee76:	429a      	cmp	r2, r3
 800ee78:	d301      	bcc.n	800ee7e <dir_sdi+0xc6>
				return FR_INT_ERR;
 800ee7a:	2302      	movs	r3, #2
 800ee7c:	e02c      	b.n	800eed8 <dir_sdi+0x120>
			idx -= ic;
 800ee7e:	683a      	ldr	r2, [r7, #0]
 800ee80:	68fb      	ldr	r3, [r7, #12]
 800ee82:	1ad3      	subs	r3, r2, r3
 800ee84:	603b      	str	r3, [r7, #0]
		while (idx >= ic) {	/* Follow cluster chain */
 800ee86:	683a      	ldr	r2, [r7, #0]
 800ee88:	68fb      	ldr	r3, [r7, #12]
 800ee8a:	429a      	cmp	r2, r3
 800ee8c:	d2dc      	bcs.n	800ee48 <dir_sdi+0x90>
		}
		sect = clust2sect(dp->fs, clst);
 800ee8e:	687b      	ldr	r3, [r7, #4]
 800ee90:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800ee94:	6979      	ldr	r1, [r7, #20]
 800ee96:	4618      	mov	r0, r3
 800ee98:	f7ff fc7a 	bl	800e790 <clust2sect>
 800ee9c:	6138      	str	r0, [r7, #16]
	}
	dp->clust = clst;	/* Current cluster# */
 800ee9e:	687b      	ldr	r3, [r7, #4]
 800eea0:	697a      	ldr	r2, [r7, #20]
 800eea2:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c
	if (!sect) return FR_INT_ERR;
 800eea6:	693b      	ldr	r3, [r7, #16]
 800eea8:	2b00      	cmp	r3, #0
 800eeaa:	d101      	bne.n	800eeb0 <dir_sdi+0xf8>
 800eeac:	2302      	movs	r3, #2
 800eeae:	e013      	b.n	800eed8 <dir_sdi+0x120>
	dp->sect = sect + idx / (SS(dp->fs) / SZ_DIRE);					/* Sector# of the directory entry */
 800eeb0:	683b      	ldr	r3, [r7, #0]
 800eeb2:	091a      	lsrs	r2, r3, #4
 800eeb4:	693b      	ldr	r3, [r7, #16]
 800eeb6:	441a      	add	r2, r3
 800eeb8:	687b      	ldr	r3, [r7, #4]
 800eeba:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210
	dp->dir = dp->fs->win.d8 + (idx % (SS(dp->fs) / SZ_DIRE)) * SZ_DIRE;	/* Ptr to the entry in the sector */
 800eebe:	687b      	ldr	r3, [r7, #4]
 800eec0:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800eec4:	461a      	mov	r2, r3
 800eec6:	683b      	ldr	r3, [r7, #0]
 800eec8:	f003 030f 	and.w	r3, r3, #15
 800eecc:	015b      	lsls	r3, r3, #5
 800eece:	441a      	add	r2, r3
 800eed0:	687b      	ldr	r3, [r7, #4]
 800eed2:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214

	return FR_OK;
 800eed6:	2300      	movs	r3, #0
}
 800eed8:	4618      	mov	r0, r3
 800eeda:	3718      	adds	r7, #24
 800eedc:	46bd      	mov	sp, r7
 800eede:	bd80      	pop	{r7, pc}

0800eee0 <dir_next>:
static
FRESULT dir_next (	/* FR_OK:Succeeded, FR_NO_FILE:End of table, FR_DENIED:Could not stretch */
	DIR* dp,		/* Pointer to the directory object */
	int stretch		/* 0: Do not stretch table, 1: Stretch table if needed */
)
{
 800eee0:	b590      	push	{r4, r7, lr}
 800eee2:	b087      	sub	sp, #28
 800eee4:	af00      	add	r7, sp, #0
 800eee6:	6078      	str	r0, [r7, #4]
 800eee8:	6039      	str	r1, [r7, #0]
#if !_FS_READONLY
	UINT c;
#endif


	i = dp->index + 1;
 800eeea:	687b      	ldr	r3, [r7, #4]
 800eeec:	f8b3 3206 	ldrh.w	r3, [r3, #518]	; 0x206
 800eef0:	3301      	adds	r3, #1
 800eef2:	60fb      	str	r3, [r7, #12]
	if (!(i & 0xFFFF) || !dp->sect)	/* Report EOT when index has reached 65535 */
 800eef4:	68fb      	ldr	r3, [r7, #12]
 800eef6:	b29b      	uxth	r3, r3
 800eef8:	2b00      	cmp	r3, #0
 800eefa:	d004      	beq.n	800ef06 <dir_next+0x26>
 800eefc:	687b      	ldr	r3, [r7, #4]
 800eefe:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 800ef02:	2b00      	cmp	r3, #0
 800ef04:	d101      	bne.n	800ef0a <dir_next+0x2a>
		return FR_NO_FILE;
 800ef06:	2304      	movs	r3, #4
 800ef08:	e0dd      	b.n	800f0c6 <dir_next+0x1e6>

	if (!(i % (SS(dp->fs) / SZ_DIRE))) {	/* Sector changed? */
 800ef0a:	68fb      	ldr	r3, [r7, #12]
 800ef0c:	f003 030f 	and.w	r3, r3, #15
 800ef10:	2b00      	cmp	r3, #0
 800ef12:	f040 80c6 	bne.w	800f0a2 <dir_next+0x1c2>
		dp->sect++;					/* Next sector */
 800ef16:	687b      	ldr	r3, [r7, #4]
 800ef18:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 800ef1c:	1c5a      	adds	r2, r3, #1
 800ef1e:	687b      	ldr	r3, [r7, #4]
 800ef20:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210

		if (!dp->clust) {		/* Static table */
 800ef24:	687b      	ldr	r3, [r7, #4]
 800ef26:	f8d3 320c 	ldr.w	r3, [r3, #524]	; 0x20c
 800ef2a:	2b00      	cmp	r3, #0
 800ef2c:	d10b      	bne.n	800ef46 <dir_next+0x66>
			if (i >= dp->fs->n_rootdir)	/* Report EOT if it reached end of static table */
 800ef2e:	687b      	ldr	r3, [r7, #4]
 800ef30:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800ef34:	f8b3 3208 	ldrh.w	r3, [r3, #520]	; 0x208
 800ef38:	461a      	mov	r2, r3
 800ef3a:	68fb      	ldr	r3, [r7, #12]
 800ef3c:	4293      	cmp	r3, r2
 800ef3e:	f0c0 80b0 	bcc.w	800f0a2 <dir_next+0x1c2>
				return FR_NO_FILE;
 800ef42:	2304      	movs	r3, #4
 800ef44:	e0bf      	b.n	800f0c6 <dir_next+0x1e6>
		}
		else {					/* Dynamic table */
			if (((i / (SS(dp->fs) / SZ_DIRE)) & (dp->fs->csize - 1)) == 0) {	/* Cluster changed? */
 800ef46:	68fb      	ldr	r3, [r7, #12]
 800ef48:	091b      	lsrs	r3, r3, #4
 800ef4a:	687a      	ldr	r2, [r7, #4]
 800ef4c:	f8d2 2200 	ldr.w	r2, [r2, #512]	; 0x200
 800ef50:	f892 2202 	ldrb.w	r2, [r2, #514]	; 0x202
 800ef54:	3a01      	subs	r2, #1
 800ef56:	4013      	ands	r3, r2
 800ef58:	2b00      	cmp	r3, #0
 800ef5a:	f040 80a2 	bne.w	800f0a2 <dir_next+0x1c2>
				clst = get_fat(dp->fs, dp->clust);				/* Get next cluster */
 800ef5e:	687b      	ldr	r3, [r7, #4]
 800ef60:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 800ef64:	687b      	ldr	r3, [r7, #4]
 800ef66:	f8d3 320c 	ldr.w	r3, [r3, #524]	; 0x20c
 800ef6a:	4619      	mov	r1, r3
 800ef6c:	4610      	mov	r0, r2
 800ef6e:	f7ff fc30 	bl	800e7d2 <get_fat>
 800ef72:	6178      	str	r0, [r7, #20]
				if (clst <= 1) return FR_INT_ERR;
 800ef74:	697b      	ldr	r3, [r7, #20]
 800ef76:	2b01      	cmp	r3, #1
 800ef78:	d801      	bhi.n	800ef7e <dir_next+0x9e>
 800ef7a:	2302      	movs	r3, #2
 800ef7c:	e0a3      	b.n	800f0c6 <dir_next+0x1e6>
				if (clst == 0xFFFFFFFF) return FR_DISK_ERR;
 800ef7e:	697b      	ldr	r3, [r7, #20]
 800ef80:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ef84:	d101      	bne.n	800ef8a <dir_next+0xaa>
 800ef86:	2301      	movs	r3, #1
 800ef88:	e09d      	b.n	800f0c6 <dir_next+0x1e6>
				if (clst >= dp->fs->n_fatent) {					/* If it reached end of dynamic table, */
 800ef8a:	687b      	ldr	r3, [r7, #4]
 800ef8c:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800ef90:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 800ef94:	697a      	ldr	r2, [r7, #20]
 800ef96:	429a      	cmp	r2, r3
 800ef98:	d374      	bcc.n	800f084 <dir_next+0x1a4>
#if !_FS_READONLY
					if (!stretch) return FR_NO_FILE;			/* If do not stretch, report EOT */
 800ef9a:	683b      	ldr	r3, [r7, #0]
 800ef9c:	2b00      	cmp	r3, #0
 800ef9e:	d101      	bne.n	800efa4 <dir_next+0xc4>
 800efa0:	2304      	movs	r3, #4
 800efa2:	e090      	b.n	800f0c6 <dir_next+0x1e6>
					clst = create_chain(dp->fs, dp->clust);		/* Stretch cluster chain */
 800efa4:	687b      	ldr	r3, [r7, #4]
 800efa6:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 800efaa:	687b      	ldr	r3, [r7, #4]
 800efac:	f8d3 320c 	ldr.w	r3, [r3, #524]	; 0x20c
 800efb0:	4619      	mov	r1, r3
 800efb2:	4610      	mov	r0, r2
 800efb4:	f7ff fe2f 	bl	800ec16 <create_chain>
 800efb8:	6178      	str	r0, [r7, #20]
					if (clst == 0) return FR_DENIED;			/* No free cluster */
 800efba:	697b      	ldr	r3, [r7, #20]
 800efbc:	2b00      	cmp	r3, #0
 800efbe:	d101      	bne.n	800efc4 <dir_next+0xe4>
 800efc0:	2307      	movs	r3, #7
 800efc2:	e080      	b.n	800f0c6 <dir_next+0x1e6>
					if (clst == 1) return FR_INT_ERR;
 800efc4:	697b      	ldr	r3, [r7, #20]
 800efc6:	2b01      	cmp	r3, #1
 800efc8:	d101      	bne.n	800efce <dir_next+0xee>
 800efca:	2302      	movs	r3, #2
 800efcc:	e07b      	b.n	800f0c6 <dir_next+0x1e6>
					if (clst == 0xFFFFFFFF) return FR_DISK_ERR;
 800efce:	697b      	ldr	r3, [r7, #20]
 800efd0:	f1b3 3fff 	cmp.w	r3, #4294967295
 800efd4:	d101      	bne.n	800efda <dir_next+0xfa>
 800efd6:	2301      	movs	r3, #1
 800efd8:	e075      	b.n	800f0c6 <dir_next+0x1e6>
					/* Clean-up stretched table */
					if (sync_window(dp->fs)) return FR_DISK_ERR;/* Flush disk access window */
 800efda:	687b      	ldr	r3, [r7, #4]
 800efdc:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800efe0:	4618      	mov	r0, r3
 800efe2:	f7ff fab1 	bl	800e548 <sync_window>
 800efe6:	4603      	mov	r3, r0
 800efe8:	2b00      	cmp	r3, #0
 800efea:	d001      	beq.n	800eff0 <dir_next+0x110>
 800efec:	2301      	movs	r3, #1
 800efee:	e06a      	b.n	800f0c6 <dir_next+0x1e6>
					mem_set(dp->fs->win.d8, 0, SS(dp->fs));		/* Clear window buffer */
 800eff0:	687b      	ldr	r3, [r7, #4]
 800eff2:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800eff6:	f44f 7200 	mov.w	r2, #512	; 0x200
 800effa:	2100      	movs	r1, #0
 800effc:	4618      	mov	r0, r3
 800effe:	f7ff f895 	bl	800e12c <mem_set>
					dp->fs->winsect = clust2sect(dp->fs, clst);	/* Cluster start sector */
 800f002:	687b      	ldr	r3, [r7, #4]
 800f004:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 800f008:	687b      	ldr	r3, [r7, #4]
 800f00a:	f8d3 4200 	ldr.w	r4, [r3, #512]	; 0x200
 800f00e:	6979      	ldr	r1, [r7, #20]
 800f010:	4610      	mov	r0, r2
 800f012:	f7ff fbbd 	bl	800e790 <clust2sect>
 800f016:	4603      	mov	r3, r0
 800f018:	f8c4 322c 	str.w	r3, [r4, #556]	; 0x22c
					for (c = 0; c < dp->fs->csize; c++) {		/* Fill the new cluster with 0 */
 800f01c:	2300      	movs	r3, #0
 800f01e:	613b      	str	r3, [r7, #16]
 800f020:	e01b      	b.n	800f05a <dir_next+0x17a>
						dp->fs->wflag = 1;
 800f022:	687b      	ldr	r3, [r7, #4]
 800f024:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800f028:	2201      	movs	r2, #1
 800f02a:	f883 2204 	strb.w	r2, [r3, #516]	; 0x204
						if (sync_window(dp->fs)) return FR_DISK_ERR;
 800f02e:	687b      	ldr	r3, [r7, #4]
 800f030:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800f034:	4618      	mov	r0, r3
 800f036:	f7ff fa87 	bl	800e548 <sync_window>
 800f03a:	4603      	mov	r3, r0
 800f03c:	2b00      	cmp	r3, #0
 800f03e:	d001      	beq.n	800f044 <dir_next+0x164>
 800f040:	2301      	movs	r3, #1
 800f042:	e040      	b.n	800f0c6 <dir_next+0x1e6>
						dp->fs->winsect++;
 800f044:	687b      	ldr	r3, [r7, #4]
 800f046:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800f04a:	f8d3 222c 	ldr.w	r2, [r3, #556]	; 0x22c
 800f04e:	3201      	adds	r2, #1
 800f050:	f8c3 222c 	str.w	r2, [r3, #556]	; 0x22c
					for (c = 0; c < dp->fs->csize; c++) {		/* Fill the new cluster with 0 */
 800f054:	693b      	ldr	r3, [r7, #16]
 800f056:	3301      	adds	r3, #1
 800f058:	613b      	str	r3, [r7, #16]
 800f05a:	687b      	ldr	r3, [r7, #4]
 800f05c:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800f060:	f893 3202 	ldrb.w	r3, [r3, #514]	; 0x202
 800f064:	461a      	mov	r2, r3
 800f066:	693b      	ldr	r3, [r7, #16]
 800f068:	4293      	cmp	r3, r2
 800f06a:	d3da      	bcc.n	800f022 <dir_next+0x142>
					}
					dp->fs->winsect -= c;						/* Rewind window offset */
 800f06c:	687b      	ldr	r3, [r7, #4]
 800f06e:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800f072:	f8d3 122c 	ldr.w	r1, [r3, #556]	; 0x22c
 800f076:	687b      	ldr	r3, [r7, #4]
 800f078:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800f07c:	693a      	ldr	r2, [r7, #16]
 800f07e:	1a8a      	subs	r2, r1, r2
 800f080:	f8c3 222c 	str.w	r2, [r3, #556]	; 0x22c
#else
					if (!stretch) return FR_NO_FILE;			/* If do not stretch, report EOT (this is to suppress warning) */
					return FR_NO_FILE;							/* Report EOT */
#endif
				}
				dp->clust = clst;				/* Initialize data for new cluster */
 800f084:	687b      	ldr	r3, [r7, #4]
 800f086:	697a      	ldr	r2, [r7, #20]
 800f088:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c
				dp->sect = clust2sect(dp->fs, clst);
 800f08c:	687b      	ldr	r3, [r7, #4]
 800f08e:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800f092:	6979      	ldr	r1, [r7, #20]
 800f094:	4618      	mov	r0, r3
 800f096:	f7ff fb7b 	bl	800e790 <clust2sect>
 800f09a:	4602      	mov	r2, r0
 800f09c:	687b      	ldr	r3, [r7, #4]
 800f09e:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210
			}
		}
	}

	dp->index = (WORD)i;	/* Current index */
 800f0a2:	68fb      	ldr	r3, [r7, #12]
 800f0a4:	b29a      	uxth	r2, r3
 800f0a6:	687b      	ldr	r3, [r7, #4]
 800f0a8:	f8a3 2206 	strh.w	r2, [r3, #518]	; 0x206
	dp->dir = dp->fs->win.d8 + (i % (SS(dp->fs) / SZ_DIRE)) * SZ_DIRE;	/* Current entry in the window */
 800f0ac:	687b      	ldr	r3, [r7, #4]
 800f0ae:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800f0b2:	461a      	mov	r2, r3
 800f0b4:	68fb      	ldr	r3, [r7, #12]
 800f0b6:	f003 030f 	and.w	r3, r3, #15
 800f0ba:	015b      	lsls	r3, r3, #5
 800f0bc:	441a      	add	r2, r3
 800f0be:	687b      	ldr	r3, [r7, #4]
 800f0c0:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214

	return FR_OK;
 800f0c4:	2300      	movs	r3, #0
}
 800f0c6:	4618      	mov	r0, r3
 800f0c8:	371c      	adds	r7, #28
 800f0ca:	46bd      	mov	sp, r7
 800f0cc:	bd90      	pop	{r4, r7, pc}

0800f0ce <dir_alloc>:
static
FRESULT dir_alloc (
	DIR* dp,	/* Pointer to the directory object */
	UINT nent	/* Number of contiguous entries to allocate (1-21) */
)
{
 800f0ce:	b580      	push	{r7, lr}
 800f0d0:	b084      	sub	sp, #16
 800f0d2:	af00      	add	r7, sp, #0
 800f0d4:	6078      	str	r0, [r7, #4]
 800f0d6:	6039      	str	r1, [r7, #0]
	FRESULT res;
	UINT n;


	res = dir_sdi(dp, 0);
 800f0d8:	2100      	movs	r1, #0
 800f0da:	6878      	ldr	r0, [r7, #4]
 800f0dc:	f7ff fe6c 	bl	800edb8 <dir_sdi>
 800f0e0:	4603      	mov	r3, r0
 800f0e2:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 800f0e4:	7bfb      	ldrb	r3, [r7, #15]
 800f0e6:	2b00      	cmp	r3, #0
 800f0e8:	d131      	bne.n	800f14e <dir_alloc+0x80>
		n = 0;
 800f0ea:	2300      	movs	r3, #0
 800f0ec:	60bb      	str	r3, [r7, #8]
		do {
			res = move_window(dp->fs, dp->sect);
 800f0ee:	687b      	ldr	r3, [r7, #4]
 800f0f0:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 800f0f4:	687b      	ldr	r3, [r7, #4]
 800f0f6:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 800f0fa:	4619      	mov	r1, r3
 800f0fc:	4610      	mov	r0, r2
 800f0fe:	f7ff fa6c 	bl	800e5da <move_window>
 800f102:	4603      	mov	r3, r0
 800f104:	73fb      	strb	r3, [r7, #15]
			if (res != FR_OK) break;
 800f106:	7bfb      	ldrb	r3, [r7, #15]
 800f108:	2b00      	cmp	r3, #0
 800f10a:	d11f      	bne.n	800f14c <dir_alloc+0x7e>
			if (dp->dir[0] == DDEM || dp->dir[0] == 0) {	/* Is it a free entry? */
 800f10c:	687b      	ldr	r3, [r7, #4]
 800f10e:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 800f112:	781b      	ldrb	r3, [r3, #0]
 800f114:	2be5      	cmp	r3, #229	; 0xe5
 800f116:	d005      	beq.n	800f124 <dir_alloc+0x56>
 800f118:	687b      	ldr	r3, [r7, #4]
 800f11a:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 800f11e:	781b      	ldrb	r3, [r3, #0]
 800f120:	2b00      	cmp	r3, #0
 800f122:	d107      	bne.n	800f134 <dir_alloc+0x66>
				if (++n == nent) break;	/* A block of contiguous free entries is found */
 800f124:	68bb      	ldr	r3, [r7, #8]
 800f126:	3301      	adds	r3, #1
 800f128:	60bb      	str	r3, [r7, #8]
 800f12a:	68ba      	ldr	r2, [r7, #8]
 800f12c:	683b      	ldr	r3, [r7, #0]
 800f12e:	429a      	cmp	r2, r3
 800f130:	d102      	bne.n	800f138 <dir_alloc+0x6a>
 800f132:	e00c      	b.n	800f14e <dir_alloc+0x80>
			} else {
				n = 0;					/* Not a blank entry. Restart to search */
 800f134:	2300      	movs	r3, #0
 800f136:	60bb      	str	r3, [r7, #8]
			}
			res = dir_next(dp, 1);		/* Next entry with table stretch enabled */
 800f138:	2101      	movs	r1, #1
 800f13a:	6878      	ldr	r0, [r7, #4]
 800f13c:	f7ff fed0 	bl	800eee0 <dir_next>
 800f140:	4603      	mov	r3, r0
 800f142:	73fb      	strb	r3, [r7, #15]
		} while (res == FR_OK);
 800f144:	7bfb      	ldrb	r3, [r7, #15]
 800f146:	2b00      	cmp	r3, #0
 800f148:	d0d1      	beq.n	800f0ee <dir_alloc+0x20>
 800f14a:	e000      	b.n	800f14e <dir_alloc+0x80>
			if (res != FR_OK) break;
 800f14c:	bf00      	nop
	}
	if (res == FR_NO_FILE) res = FR_DENIED;	/* No directory entry to allocate */
 800f14e:	7bfb      	ldrb	r3, [r7, #15]
 800f150:	2b04      	cmp	r3, #4
 800f152:	d101      	bne.n	800f158 <dir_alloc+0x8a>
 800f154:	2307      	movs	r3, #7
 800f156:	73fb      	strb	r3, [r7, #15]
	return res;
 800f158:	7bfb      	ldrb	r3, [r7, #15]
}
 800f15a:	4618      	mov	r0, r3
 800f15c:	3710      	adds	r7, #16
 800f15e:	46bd      	mov	sp, r7
 800f160:	bd80      	pop	{r7, pc}

0800f162 <ld_clust>:
static
DWORD ld_clust (
	FATFS* fs,	/* Pointer to the fs object */
	BYTE* dir	/* Pointer to the directory entry */
)
{
 800f162:	b480      	push	{r7}
 800f164:	b085      	sub	sp, #20
 800f166:	af00      	add	r7, sp, #0
 800f168:	6078      	str	r0, [r7, #4]
 800f16a:	6039      	str	r1, [r7, #0]
	DWORD cl;

	cl = LD_WORD(dir + DIR_FstClusLO);
 800f16c:	683b      	ldr	r3, [r7, #0]
 800f16e:	331b      	adds	r3, #27
 800f170:	781b      	ldrb	r3, [r3, #0]
 800f172:	021b      	lsls	r3, r3, #8
 800f174:	b21a      	sxth	r2, r3
 800f176:	683b      	ldr	r3, [r7, #0]
 800f178:	331a      	adds	r3, #26
 800f17a:	781b      	ldrb	r3, [r3, #0]
 800f17c:	b21b      	sxth	r3, r3
 800f17e:	4313      	orrs	r3, r2
 800f180:	b21b      	sxth	r3, r3
 800f182:	b29b      	uxth	r3, r3
 800f184:	60fb      	str	r3, [r7, #12]
	if (fs->fs_type == FS_FAT32)
 800f186:	687b      	ldr	r3, [r7, #4]
 800f188:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 800f18c:	2b03      	cmp	r3, #3
 800f18e:	d10f      	bne.n	800f1b0 <ld_clust+0x4e>
		cl |= (DWORD)LD_WORD(dir + DIR_FstClusHI) << 16;
 800f190:	683b      	ldr	r3, [r7, #0]
 800f192:	3315      	adds	r3, #21
 800f194:	781b      	ldrb	r3, [r3, #0]
 800f196:	021b      	lsls	r3, r3, #8
 800f198:	b21a      	sxth	r2, r3
 800f19a:	683b      	ldr	r3, [r7, #0]
 800f19c:	3314      	adds	r3, #20
 800f19e:	781b      	ldrb	r3, [r3, #0]
 800f1a0:	b21b      	sxth	r3, r3
 800f1a2:	4313      	orrs	r3, r2
 800f1a4:	b21b      	sxth	r3, r3
 800f1a6:	b29b      	uxth	r3, r3
 800f1a8:	041b      	lsls	r3, r3, #16
 800f1aa:	68fa      	ldr	r2, [r7, #12]
 800f1ac:	4313      	orrs	r3, r2
 800f1ae:	60fb      	str	r3, [r7, #12]

	return cl;
 800f1b0:	68fb      	ldr	r3, [r7, #12]
}
 800f1b2:	4618      	mov	r0, r3
 800f1b4:	3714      	adds	r7, #20
 800f1b6:	46bd      	mov	sp, r7
 800f1b8:	bc80      	pop	{r7}
 800f1ba:	4770      	bx	lr

0800f1bc <st_clust>:
static
void st_clust (
	BYTE* dir,	/* Pointer to the directory entry */
	DWORD cl	/* Value to be set */
)
{
 800f1bc:	b480      	push	{r7}
 800f1be:	b083      	sub	sp, #12
 800f1c0:	af00      	add	r7, sp, #0
 800f1c2:	6078      	str	r0, [r7, #4]
 800f1c4:	6039      	str	r1, [r7, #0]
	ST_WORD(dir + DIR_FstClusLO, cl);
 800f1c6:	687b      	ldr	r3, [r7, #4]
 800f1c8:	331a      	adds	r3, #26
 800f1ca:	683a      	ldr	r2, [r7, #0]
 800f1cc:	b2d2      	uxtb	r2, r2
 800f1ce:	701a      	strb	r2, [r3, #0]
 800f1d0:	683b      	ldr	r3, [r7, #0]
 800f1d2:	b29b      	uxth	r3, r3
 800f1d4:	0a1b      	lsrs	r3, r3, #8
 800f1d6:	b29a      	uxth	r2, r3
 800f1d8:	687b      	ldr	r3, [r7, #4]
 800f1da:	331b      	adds	r3, #27
 800f1dc:	b2d2      	uxtb	r2, r2
 800f1de:	701a      	strb	r2, [r3, #0]
	ST_WORD(dir + DIR_FstClusHI, cl >> 16);
 800f1e0:	683b      	ldr	r3, [r7, #0]
 800f1e2:	0c1a      	lsrs	r2, r3, #16
 800f1e4:	687b      	ldr	r3, [r7, #4]
 800f1e6:	3314      	adds	r3, #20
 800f1e8:	b2d2      	uxtb	r2, r2
 800f1ea:	701a      	strb	r2, [r3, #0]
 800f1ec:	683b      	ldr	r3, [r7, #0]
 800f1ee:	0c1b      	lsrs	r3, r3, #16
 800f1f0:	b29b      	uxth	r3, r3
 800f1f2:	0a1b      	lsrs	r3, r3, #8
 800f1f4:	b29a      	uxth	r2, r3
 800f1f6:	687b      	ldr	r3, [r7, #4]
 800f1f8:	3315      	adds	r3, #21
 800f1fa:	b2d2      	uxtb	r2, r2
 800f1fc:	701a      	strb	r2, [r3, #0]
}
 800f1fe:	bf00      	nop
 800f200:	370c      	adds	r7, #12
 800f202:	46bd      	mov	sp, r7
 800f204:	bc80      	pop	{r7}
 800f206:	4770      	bx	lr

0800f208 <dir_find>:

static
FRESULT dir_find (
	DIR* dp			/* Pointer to the directory object linked to the file name */
)
{
 800f208:	b580      	push	{r7, lr}
 800f20a:	b086      	sub	sp, #24
 800f20c:	af00      	add	r7, sp, #0
 800f20e:	6078      	str	r0, [r7, #4]
	BYTE c, *dir;
#if _USE_LFN
	BYTE a, ord, sum;
#endif

	res = dir_sdi(dp, 0);			/* Rewind directory object */
 800f210:	2100      	movs	r1, #0
 800f212:	6878      	ldr	r0, [r7, #4]
 800f214:	f7ff fdd0 	bl	800edb8 <dir_sdi>
 800f218:	4603      	mov	r3, r0
 800f21a:	75fb      	strb	r3, [r7, #23]
	if (res != FR_OK) return res;
 800f21c:	7dfb      	ldrb	r3, [r7, #23]
 800f21e:	2b00      	cmp	r3, #0
 800f220:	d001      	beq.n	800f226 <dir_find+0x1e>
 800f222:	7dfb      	ldrb	r3, [r7, #23]
 800f224:	e03b      	b.n	800f29e <dir_find+0x96>

#if _USE_LFN
	ord = sum = 0xFF; dp->lfn_idx = 0xFFFF;	/* Reset LFN sequence */
#endif
	do {
		res = move_window(dp->fs, dp->sect);
 800f226:	687b      	ldr	r3, [r7, #4]
 800f228:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 800f22c:	687b      	ldr	r3, [r7, #4]
 800f22e:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 800f232:	4619      	mov	r1, r3
 800f234:	4610      	mov	r0, r2
 800f236:	f7ff f9d0 	bl	800e5da <move_window>
 800f23a:	4603      	mov	r3, r0
 800f23c:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 800f23e:	7dfb      	ldrb	r3, [r7, #23]
 800f240:	2b00      	cmp	r3, #0
 800f242:	d128      	bne.n	800f296 <dir_find+0x8e>
		dir = dp->dir;					/* Ptr to the directory entry of current index */
 800f244:	687b      	ldr	r3, [r7, #4]
 800f246:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 800f24a:	613b      	str	r3, [r7, #16]
		c = dir[DIR_Name];
 800f24c:	693b      	ldr	r3, [r7, #16]
 800f24e:	781b      	ldrb	r3, [r3, #0]
 800f250:	73fb      	strb	r3, [r7, #15]
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 800f252:	7bfb      	ldrb	r3, [r7, #15]
 800f254:	2b00      	cmp	r3, #0
 800f256:	d102      	bne.n	800f25e <dir_find+0x56>
 800f258:	2304      	movs	r3, #4
 800f25a:	75fb      	strb	r3, [r7, #23]
 800f25c:	e01e      	b.n	800f29c <dir_find+0x94>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dir, dp->fn, 11)) break;	/* SFN matched? */
				ord = 0xFF; dp->lfn_idx = 0xFFFF;	/* Reset LFN sequence */
			}
		}
#else		/* Non LFN configuration */
		if (!(dir[DIR_Attr] & AM_VOL) && !mem_cmp(dir, dp->fn, 11)) /* Is it a valid entry? */
 800f25e:	693b      	ldr	r3, [r7, #16]
 800f260:	330b      	adds	r3, #11
 800f262:	781b      	ldrb	r3, [r3, #0]
 800f264:	f003 0308 	and.w	r3, r3, #8
 800f268:	2b00      	cmp	r3, #0
 800f26a:	d10a      	bne.n	800f282 <dir_find+0x7a>
 800f26c:	687b      	ldr	r3, [r7, #4]
 800f26e:	f8d3 3218 	ldr.w	r3, [r3, #536]	; 0x218
 800f272:	220b      	movs	r2, #11
 800f274:	4619      	mov	r1, r3
 800f276:	6938      	ldr	r0, [r7, #16]
 800f278:	f7fe ff72 	bl	800e160 <mem_cmp>
 800f27c:	4603      	mov	r3, r0
 800f27e:	2b00      	cmp	r3, #0
 800f280:	d00b      	beq.n	800f29a <dir_find+0x92>
			break;
#endif
		res = dir_next(dp, 0);		/* Next entry */
 800f282:	2100      	movs	r1, #0
 800f284:	6878      	ldr	r0, [r7, #4]
 800f286:	f7ff fe2b 	bl	800eee0 <dir_next>
 800f28a:	4603      	mov	r3, r0
 800f28c:	75fb      	strb	r3, [r7, #23]
	} while (res == FR_OK);
 800f28e:	7dfb      	ldrb	r3, [r7, #23]
 800f290:	2b00      	cmp	r3, #0
 800f292:	d0c8      	beq.n	800f226 <dir_find+0x1e>
 800f294:	e002      	b.n	800f29c <dir_find+0x94>
		if (res != FR_OK) break;
 800f296:	bf00      	nop
 800f298:	e000      	b.n	800f29c <dir_find+0x94>
			break;
 800f29a:	bf00      	nop

	return res;
 800f29c:	7dfb      	ldrb	r3, [r7, #23]
}
 800f29e:	4618      	mov	r0, r3
 800f2a0:	3718      	adds	r7, #24
 800f2a2:	46bd      	mov	sp, r7
 800f2a4:	bd80      	pop	{r7, pc}

0800f2a6 <dir_register>:
#if !_FS_READONLY
static
FRESULT dir_register (	/* FR_OK:Successful, FR_DENIED:No free entry or too many SFN collision, FR_DISK_ERR:Disk error */
	DIR* dp				/* Target directory with object name to be created */
)
{
 800f2a6:	b580      	push	{r7, lr}
 800f2a8:	b084      	sub	sp, #16
 800f2aa:	af00      	add	r7, sp, #0
 800f2ac:	6078      	str	r0, [r7, #4]
				res = dir_next(dp, 0);	/* Next entry */
			} while (res == FR_OK && --nent);
		}
	}
#else	/* Non LFN configuration */
	res = dir_alloc(dp, 1);		/* Allocate an entry for SFN */
 800f2ae:	2101      	movs	r1, #1
 800f2b0:	6878      	ldr	r0, [r7, #4]
 800f2b2:	f7ff ff0c 	bl	800f0ce <dir_alloc>
 800f2b6:	4603      	mov	r3, r0
 800f2b8:	73fb      	strb	r3, [r7, #15]
#endif

	if (res == FR_OK) {				/* Set SFN entry */
 800f2ba:	7bfb      	ldrb	r3, [r7, #15]
 800f2bc:	2b00      	cmp	r3, #0
 800f2be:	d126      	bne.n	800f30e <dir_register+0x68>
		res = move_window(dp->fs, dp->sect);
 800f2c0:	687b      	ldr	r3, [r7, #4]
 800f2c2:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 800f2c6:	687b      	ldr	r3, [r7, #4]
 800f2c8:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 800f2cc:	4619      	mov	r1, r3
 800f2ce:	4610      	mov	r0, r2
 800f2d0:	f7ff f983 	bl	800e5da <move_window>
 800f2d4:	4603      	mov	r3, r0
 800f2d6:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 800f2d8:	7bfb      	ldrb	r3, [r7, #15]
 800f2da:	2b00      	cmp	r3, #0
 800f2dc:	d117      	bne.n	800f30e <dir_register+0x68>
			mem_set(dp->dir, 0, SZ_DIRE);	/* Clean the entry */
 800f2de:	687b      	ldr	r3, [r7, #4]
 800f2e0:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 800f2e4:	2220      	movs	r2, #32
 800f2e6:	2100      	movs	r1, #0
 800f2e8:	4618      	mov	r0, r3
 800f2ea:	f7fe ff1f 	bl	800e12c <mem_set>
			mem_cpy(dp->dir, dp->fn, 11);	/* Put SFN */
 800f2ee:	687b      	ldr	r3, [r7, #4]
 800f2f0:	f8d3 0214 	ldr.w	r0, [r3, #532]	; 0x214
 800f2f4:	687b      	ldr	r3, [r7, #4]
 800f2f6:	f8d3 3218 	ldr.w	r3, [r3, #536]	; 0x218
 800f2fa:	220b      	movs	r2, #11
 800f2fc:	4619      	mov	r1, r3
 800f2fe:	f7fe fef7 	bl	800e0f0 <mem_cpy>
#if _USE_LFN
			dp->dir[DIR_NTres] = dp->fn[NSFLAG] & (NS_BODY | NS_EXT);	/* Put NT flag */
#endif
			dp->fs->wflag = 1;
 800f302:	687b      	ldr	r3, [r7, #4]
 800f304:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800f308:	2201      	movs	r2, #1
 800f30a:	f883 2204 	strb.w	r2, [r3, #516]	; 0x204
		}
	}

	return res;
 800f30e:	7bfb      	ldrb	r3, [r7, #15]
}
 800f310:	4618      	mov	r0, r3
 800f312:	3710      	adds	r7, #16
 800f314:	46bd      	mov	sp, r7
 800f316:	bd80      	pop	{r7, pc}

0800f318 <create_name>:
static
FRESULT create_name (
	DIR* dp,			/* Pointer to the directory object */
	const TCHAR** path	/* Pointer to pointer to the segment in the path string */
)
{
 800f318:	b580      	push	{r7, lr}
 800f31a:	b088      	sub	sp, #32
 800f31c:	af00      	add	r7, sp, #0
 800f31e:	6078      	str	r0, [r7, #4]
 800f320:	6039      	str	r1, [r7, #0]
	BYTE b, c, d, *sfn;
	UINT ni, si, i;
	const char *p;

	/* Create file name in directory form */
	for (p = *path; *p == '/' || *p == '\\'; p++) ;	/* Strip duplicated separator */
 800f322:	683b      	ldr	r3, [r7, #0]
 800f324:	681b      	ldr	r3, [r3, #0]
 800f326:	60fb      	str	r3, [r7, #12]
 800f328:	e002      	b.n	800f330 <create_name+0x18>
 800f32a:	68fb      	ldr	r3, [r7, #12]
 800f32c:	3301      	adds	r3, #1
 800f32e:	60fb      	str	r3, [r7, #12]
 800f330:	68fb      	ldr	r3, [r7, #12]
 800f332:	781b      	ldrb	r3, [r3, #0]
 800f334:	2b2f      	cmp	r3, #47	; 0x2f
 800f336:	d0f8      	beq.n	800f32a <create_name+0x12>
 800f338:	68fb      	ldr	r3, [r7, #12]
 800f33a:	781b      	ldrb	r3, [r3, #0]
 800f33c:	2b5c      	cmp	r3, #92	; 0x5c
 800f33e:	d0f4      	beq.n	800f32a <create_name+0x12>
	sfn = dp->fn;
 800f340:	687b      	ldr	r3, [r7, #4]
 800f342:	f8d3 3218 	ldr.w	r3, [r3, #536]	; 0x218
 800f346:	60bb      	str	r3, [r7, #8]
	mem_set(sfn, ' ', 11);
 800f348:	220b      	movs	r2, #11
 800f34a:	2120      	movs	r1, #32
 800f34c:	68b8      	ldr	r0, [r7, #8]
 800f34e:	f7fe feed 	bl	800e12c <mem_set>
	si = i = b = 0; ni = 8;
 800f352:	2300      	movs	r3, #0
 800f354:	77fb      	strb	r3, [r7, #31]
 800f356:	2300      	movs	r3, #0
 800f358:	613b      	str	r3, [r7, #16]
 800f35a:	693b      	ldr	r3, [r7, #16]
 800f35c:	617b      	str	r3, [r7, #20]
 800f35e:	2308      	movs	r3, #8
 800f360:	61bb      	str	r3, [r7, #24]
		sfn[NSFLAG] = (c <= ' ') ? NS_LAST | NS_DOT : NS_DOT;	/* Set last segment flag if end of path */
		return FR_OK;
	}
#endif
	for (;;) {
		c = (BYTE)p[si++];
 800f362:	697b      	ldr	r3, [r7, #20]
 800f364:	1c5a      	adds	r2, r3, #1
 800f366:	617a      	str	r2, [r7, #20]
 800f368:	68fa      	ldr	r2, [r7, #12]
 800f36a:	4413      	add	r3, r2
 800f36c:	781b      	ldrb	r3, [r3, #0]
 800f36e:	77bb      	strb	r3, [r7, #30]
		if (c <= ' ' || c == '/' || c == '\\') break;	/* Break on end of segment */
 800f370:	7fbb      	ldrb	r3, [r7, #30]
 800f372:	2b20      	cmp	r3, #32
 800f374:	d953      	bls.n	800f41e <create_name+0x106>
 800f376:	7fbb      	ldrb	r3, [r7, #30]
 800f378:	2b2f      	cmp	r3, #47	; 0x2f
 800f37a:	d050      	beq.n	800f41e <create_name+0x106>
 800f37c:	7fbb      	ldrb	r3, [r7, #30]
 800f37e:	2b5c      	cmp	r3, #92	; 0x5c
 800f380:	d04d      	beq.n	800f41e <create_name+0x106>
		if (c == '.' || i >= ni) {
 800f382:	7fbb      	ldrb	r3, [r7, #30]
 800f384:	2b2e      	cmp	r3, #46	; 0x2e
 800f386:	d003      	beq.n	800f390 <create_name+0x78>
 800f388:	693a      	ldr	r2, [r7, #16]
 800f38a:	69bb      	ldr	r3, [r7, #24]
 800f38c:	429a      	cmp	r2, r3
 800f38e:	d30f      	bcc.n	800f3b0 <create_name+0x98>
			if (ni != 8 || c != '.') return FR_INVALID_NAME;
 800f390:	69bb      	ldr	r3, [r7, #24]
 800f392:	2b08      	cmp	r3, #8
 800f394:	d102      	bne.n	800f39c <create_name+0x84>
 800f396:	7fbb      	ldrb	r3, [r7, #30]
 800f398:	2b2e      	cmp	r3, #46	; 0x2e
 800f39a:	d001      	beq.n	800f3a0 <create_name+0x88>
 800f39c:	2306      	movs	r3, #6
 800f39e:	e073      	b.n	800f488 <create_name+0x170>
			i = 8; ni = 11;
 800f3a0:	2308      	movs	r3, #8
 800f3a2:	613b      	str	r3, [r7, #16]
 800f3a4:	230b      	movs	r3, #11
 800f3a6:	61bb      	str	r3, [r7, #24]
			b <<= 2; continue;
 800f3a8:	7ffb      	ldrb	r3, [r7, #31]
 800f3aa:	009b      	lsls	r3, r3, #2
 800f3ac:	77fb      	strb	r3, [r7, #31]
 800f3ae:	e035      	b.n	800f41c <create_name+0x104>
		}
		if (c >= 0x80) {				/* Extended character? */
 800f3b0:	f997 301e 	ldrsb.w	r3, [r7, #30]
 800f3b4:	2b00      	cmp	r3, #0
 800f3b6:	da08      	bge.n	800f3ca <create_name+0xb2>
			b |= 3;						/* Eliminate NT flag */
 800f3b8:	7ffb      	ldrb	r3, [r7, #31]
 800f3ba:	f043 0303 	orr.w	r3, r3, #3
 800f3be:	77fb      	strb	r3, [r7, #31]
#ifdef _EXCVT
			c = ExCvt[c - 0x80];		/* To upper extended characters (SBCS cfg) */
 800f3c0:	7fbb      	ldrb	r3, [r7, #30]
 800f3c2:	3b80      	subs	r3, #128	; 0x80
 800f3c4:	4a32      	ldr	r2, [pc, #200]	; (800f490 <create_name+0x178>)
 800f3c6:	5cd3      	ldrb	r3, [r2, r3]
 800f3c8:	77bb      	strb	r3, [r7, #30]
			if (!IsDBCS2(d) || i >= ni - 1)	/* Reject invalid DBC */
				return FR_INVALID_NAME;
			sfn[i++] = c;
			sfn[i++] = d;
		} else {						/* SBC */
			if (chk_chr("\"*+,:;<=>\?[]|\x7F", c))	/* Reject illegal chrs for SFN */
 800f3ca:	7fbb      	ldrb	r3, [r7, #30]
 800f3cc:	4619      	mov	r1, r3
 800f3ce:	4831      	ldr	r0, [pc, #196]	; (800f494 <create_name+0x17c>)
 800f3d0:	f7fe feec 	bl	800e1ac <chk_chr>
 800f3d4:	4603      	mov	r3, r0
 800f3d6:	2b00      	cmp	r3, #0
 800f3d8:	d001      	beq.n	800f3de <create_name+0xc6>
				return FR_INVALID_NAME;
 800f3da:	2306      	movs	r3, #6
 800f3dc:	e054      	b.n	800f488 <create_name+0x170>
			if (IsUpper(c)) {			/* ASCII large capital? */
 800f3de:	7fbb      	ldrb	r3, [r7, #30]
 800f3e0:	2b40      	cmp	r3, #64	; 0x40
 800f3e2:	d907      	bls.n	800f3f4 <create_name+0xdc>
 800f3e4:	7fbb      	ldrb	r3, [r7, #30]
 800f3e6:	2b5a      	cmp	r3, #90	; 0x5a
 800f3e8:	d804      	bhi.n	800f3f4 <create_name+0xdc>
				b |= 2;
 800f3ea:	7ffb      	ldrb	r3, [r7, #31]
 800f3ec:	f043 0302 	orr.w	r3, r3, #2
 800f3f0:	77fb      	strb	r3, [r7, #31]
 800f3f2:	e00c      	b.n	800f40e <create_name+0xf6>
			} else {
				if (IsLower(c)) {		/* ASCII small capital? */
 800f3f4:	7fbb      	ldrb	r3, [r7, #30]
 800f3f6:	2b60      	cmp	r3, #96	; 0x60
 800f3f8:	d909      	bls.n	800f40e <create_name+0xf6>
 800f3fa:	7fbb      	ldrb	r3, [r7, #30]
 800f3fc:	2b7a      	cmp	r3, #122	; 0x7a
 800f3fe:	d806      	bhi.n	800f40e <create_name+0xf6>
					b |= 1; c -= 0x20;
 800f400:	7ffb      	ldrb	r3, [r7, #31]
 800f402:	f043 0301 	orr.w	r3, r3, #1
 800f406:	77fb      	strb	r3, [r7, #31]
 800f408:	7fbb      	ldrb	r3, [r7, #30]
 800f40a:	3b20      	subs	r3, #32
 800f40c:	77bb      	strb	r3, [r7, #30]
				}
			}
			sfn[i++] = c;
 800f40e:	693b      	ldr	r3, [r7, #16]
 800f410:	1c5a      	adds	r2, r3, #1
 800f412:	613a      	str	r2, [r7, #16]
 800f414:	68ba      	ldr	r2, [r7, #8]
 800f416:	4413      	add	r3, r2
 800f418:	7fba      	ldrb	r2, [r7, #30]
 800f41a:	701a      	strb	r2, [r3, #0]
		c = (BYTE)p[si++];
 800f41c:	e7a1      	b.n	800f362 <create_name+0x4a>
		}
	}
	*path = &p[si];						/* Return pointer to the next segment */
 800f41e:	68fa      	ldr	r2, [r7, #12]
 800f420:	697b      	ldr	r3, [r7, #20]
 800f422:	441a      	add	r2, r3
 800f424:	683b      	ldr	r3, [r7, #0]
 800f426:	601a      	str	r2, [r3, #0]
	c = (c <= ' ') ? NS_LAST : 0;		/* Set last segment flag if end of path */
 800f428:	7fbb      	ldrb	r3, [r7, #30]
 800f42a:	2b20      	cmp	r3, #32
 800f42c:	d801      	bhi.n	800f432 <create_name+0x11a>
 800f42e:	2304      	movs	r3, #4
 800f430:	e000      	b.n	800f434 <create_name+0x11c>
 800f432:	2300      	movs	r3, #0
 800f434:	77bb      	strb	r3, [r7, #30]

	if (!i) return FR_INVALID_NAME;		/* Reject nul string */
 800f436:	693b      	ldr	r3, [r7, #16]
 800f438:	2b00      	cmp	r3, #0
 800f43a:	d101      	bne.n	800f440 <create_name+0x128>
 800f43c:	2306      	movs	r3, #6
 800f43e:	e023      	b.n	800f488 <create_name+0x170>
	if (sfn[0] == DDEM) sfn[0] = RDDEM;	/* When first character collides with DDEM, replace it with RDDEM */
 800f440:	68bb      	ldr	r3, [r7, #8]
 800f442:	781b      	ldrb	r3, [r3, #0]
 800f444:	2be5      	cmp	r3, #229	; 0xe5
 800f446:	d102      	bne.n	800f44e <create_name+0x136>
 800f448:	68bb      	ldr	r3, [r7, #8]
 800f44a:	2205      	movs	r2, #5
 800f44c:	701a      	strb	r2, [r3, #0]

	if (ni == 8) b <<= 2;
 800f44e:	69bb      	ldr	r3, [r7, #24]
 800f450:	2b08      	cmp	r3, #8
 800f452:	d102      	bne.n	800f45a <create_name+0x142>
 800f454:	7ffb      	ldrb	r3, [r7, #31]
 800f456:	009b      	lsls	r3, r3, #2
 800f458:	77fb      	strb	r3, [r7, #31]
	if ((b & 0x03) == 0x01) c |= NS_EXT;	/* NT flag (Name extension has only small capital) */
 800f45a:	7ffb      	ldrb	r3, [r7, #31]
 800f45c:	f003 0303 	and.w	r3, r3, #3
 800f460:	2b01      	cmp	r3, #1
 800f462:	d103      	bne.n	800f46c <create_name+0x154>
 800f464:	7fbb      	ldrb	r3, [r7, #30]
 800f466:	f043 0310 	orr.w	r3, r3, #16
 800f46a:	77bb      	strb	r3, [r7, #30]
	if ((b & 0x0C) == 0x04) c |= NS_BODY;	/* NT flag (Name body has only small capital) */
 800f46c:	7ffb      	ldrb	r3, [r7, #31]
 800f46e:	f003 030c 	and.w	r3, r3, #12
 800f472:	2b04      	cmp	r3, #4
 800f474:	d103      	bne.n	800f47e <create_name+0x166>
 800f476:	7fbb      	ldrb	r3, [r7, #30]
 800f478:	f043 0308 	orr.w	r3, r3, #8
 800f47c:	77bb      	strb	r3, [r7, #30]

	sfn[NSFLAG] = c;		/* Store NT flag, File name is created */
 800f47e:	68bb      	ldr	r3, [r7, #8]
 800f480:	330b      	adds	r3, #11
 800f482:	7fba      	ldrb	r2, [r7, #30]
 800f484:	701a      	strb	r2, [r3, #0]

	return FR_OK;
 800f486:	2300      	movs	r3, #0
#endif
}
 800f488:	4618      	mov	r0, r3
 800f48a:	3720      	adds	r7, #32
 800f48c:	46bd      	mov	sp, r7
 800f48e:	bd80      	pop	{r7, pc}
 800f490:	080201d4 	.word	0x080201d4
 800f494:	08014598 	.word	0x08014598

0800f498 <follow_path>:
static
FRESULT follow_path (	/* FR_OK(0): successful, !=0: error code */
	DIR* dp,			/* Directory object to return last directory and found object */
	const TCHAR* path	/* Full-path string to find a file or directory */
)
{
 800f498:	b580      	push	{r7, lr}
 800f49a:	b084      	sub	sp, #16
 800f49c:	af00      	add	r7, sp, #0
 800f49e:	6078      	str	r0, [r7, #4]
 800f4a0:	6039      	str	r1, [r7, #0]
		path++;	dp->sclust = 0;				/* Strip it and start from the root directory */
	} else {								/* No heading separator */
		dp->sclust = dp->fs->cdir;			/* Start from the current directory */
	}
#else
	if (*path == '/' || *path == '\\')		/* Strip heading separator if exist */
 800f4a2:	683b      	ldr	r3, [r7, #0]
 800f4a4:	781b      	ldrb	r3, [r3, #0]
 800f4a6:	2b2f      	cmp	r3, #47	; 0x2f
 800f4a8:	d003      	beq.n	800f4b2 <follow_path+0x1a>
 800f4aa:	683b      	ldr	r3, [r7, #0]
 800f4ac:	781b      	ldrb	r3, [r3, #0]
 800f4ae:	2b5c      	cmp	r3, #92	; 0x5c
 800f4b0:	d102      	bne.n	800f4b8 <follow_path+0x20>
		path++;
 800f4b2:	683b      	ldr	r3, [r7, #0]
 800f4b4:	3301      	adds	r3, #1
 800f4b6:	603b      	str	r3, [r7, #0]
	dp->sclust = 0;							/* Always start from the root directory */
 800f4b8:	687b      	ldr	r3, [r7, #4]
 800f4ba:	2200      	movs	r2, #0
 800f4bc:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
#endif

	if ((UINT)*path < ' ') {				/* Null path name is the origin directory itself */
 800f4c0:	683b      	ldr	r3, [r7, #0]
 800f4c2:	781b      	ldrb	r3, [r3, #0]
 800f4c4:	2b1f      	cmp	r3, #31
 800f4c6:	d80a      	bhi.n	800f4de <follow_path+0x46>
		res = dir_sdi(dp, 0);
 800f4c8:	2100      	movs	r1, #0
 800f4ca:	6878      	ldr	r0, [r7, #4]
 800f4cc:	f7ff fc74 	bl	800edb8 <dir_sdi>
 800f4d0:	4603      	mov	r3, r0
 800f4d2:	73fb      	strb	r3, [r7, #15]
		dp->dir = 0;
 800f4d4:	687b      	ldr	r3, [r7, #4]
 800f4d6:	2200      	movs	r2, #0
 800f4d8:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
 800f4dc:	e045      	b.n	800f56a <follow_path+0xd2>
	} else {								/* Follow path */
		for (;;) {
			res = create_name(dp, &path);	/* Get a segment name of the path */
 800f4de:	463b      	mov	r3, r7
 800f4e0:	4619      	mov	r1, r3
 800f4e2:	6878      	ldr	r0, [r7, #4]
 800f4e4:	f7ff ff18 	bl	800f318 <create_name>
 800f4e8:	4603      	mov	r3, r0
 800f4ea:	73fb      	strb	r3, [r7, #15]
			if (res != FR_OK) break;
 800f4ec:	7bfb      	ldrb	r3, [r7, #15]
 800f4ee:	2b00      	cmp	r3, #0
 800f4f0:	d136      	bne.n	800f560 <follow_path+0xc8>
			res = dir_find(dp);				/* Find an object with the sagment name */
 800f4f2:	6878      	ldr	r0, [r7, #4]
 800f4f4:	f7ff fe88 	bl	800f208 <dir_find>
 800f4f8:	4603      	mov	r3, r0
 800f4fa:	73fb      	strb	r3, [r7, #15]
			ns = dp->fn[NSFLAG];
 800f4fc:	687b      	ldr	r3, [r7, #4]
 800f4fe:	f8d3 3218 	ldr.w	r3, [r3, #536]	; 0x218
 800f502:	7adb      	ldrb	r3, [r3, #11]
 800f504:	73bb      	strb	r3, [r7, #14]
			if (res != FR_OK) {				/* Failed to find the object */
 800f506:	7bfb      	ldrb	r3, [r7, #15]
 800f508:	2b00      	cmp	r3, #0
 800f50a:	d00a      	beq.n	800f522 <follow_path+0x8a>
				if (res == FR_NO_FILE) {	/* Object is not found */
 800f50c:	7bfb      	ldrb	r3, [r7, #15]
 800f50e:	2b04      	cmp	r3, #4
 800f510:	d128      	bne.n	800f564 <follow_path+0xcc>
					if (_FS_RPATH && (ns & NS_DOT)) {	/* If dot entry is not exist, */
						dp->sclust = 0; dp->dir = 0;	/* it is the root directory and stay there */
						if (!(ns & NS_LAST)) continue;	/* Continue to follow if not last segment */
						res = FR_OK;					/* Ended at the root directroy. Function completed. */
					} else {							/* Could not find the object */
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
 800f512:	7bbb      	ldrb	r3, [r7, #14]
 800f514:	f003 0304 	and.w	r3, r3, #4
 800f518:	2b00      	cmp	r3, #0
 800f51a:	d123      	bne.n	800f564 <follow_path+0xcc>
 800f51c:	2305      	movs	r3, #5
 800f51e:	73fb      	strb	r3, [r7, #15]
					}
				}
				break;
 800f520:	e020      	b.n	800f564 <follow_path+0xcc>
			}
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 800f522:	7bbb      	ldrb	r3, [r7, #14]
 800f524:	f003 0304 	and.w	r3, r3, #4
 800f528:	2b00      	cmp	r3, #0
 800f52a:	d11d      	bne.n	800f568 <follow_path+0xd0>
			dir = dp->dir;						/* Follow the sub-directory */
 800f52c:	687b      	ldr	r3, [r7, #4]
 800f52e:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 800f532:	60bb      	str	r3, [r7, #8]
			if (!(dir[DIR_Attr] & AM_DIR)) {	/* It is not a sub-directory and cannot follow */
 800f534:	68bb      	ldr	r3, [r7, #8]
 800f536:	330b      	adds	r3, #11
 800f538:	781b      	ldrb	r3, [r3, #0]
 800f53a:	f003 0310 	and.w	r3, r3, #16
 800f53e:	2b00      	cmp	r3, #0
 800f540:	d102      	bne.n	800f548 <follow_path+0xb0>
				res = FR_NO_PATH; break;
 800f542:	2305      	movs	r3, #5
 800f544:	73fb      	strb	r3, [r7, #15]
 800f546:	e010      	b.n	800f56a <follow_path+0xd2>
			}
			dp->sclust = ld_clust(dp->fs, dir);
 800f548:	687b      	ldr	r3, [r7, #4]
 800f54a:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800f54e:	68b9      	ldr	r1, [r7, #8]
 800f550:	4618      	mov	r0, r3
 800f552:	f7ff fe06 	bl	800f162 <ld_clust>
 800f556:	4602      	mov	r2, r0
 800f558:	687b      	ldr	r3, [r7, #4]
 800f55a:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
			res = create_name(dp, &path);	/* Get a segment name of the path */
 800f55e:	e7be      	b.n	800f4de <follow_path+0x46>
			if (res != FR_OK) break;
 800f560:	bf00      	nop
 800f562:	e002      	b.n	800f56a <follow_path+0xd2>
				break;
 800f564:	bf00      	nop
 800f566:	e000      	b.n	800f56a <follow_path+0xd2>
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 800f568:	bf00      	nop
		}
	}

	return res;
 800f56a:	7bfb      	ldrb	r3, [r7, #15]
}
 800f56c:	4618      	mov	r0, r3
 800f56e:	3710      	adds	r7, #16
 800f570:	46bd      	mov	sp, r7
 800f572:	bd80      	pop	{r7, pc}

0800f574 <get_ldnumber>:

static
int get_ldnumber (		/* Returns logical drive number (-1:invalid drive) */
	const TCHAR** path	/* Pointer to pointer to the path name */
)
{
 800f574:	b480      	push	{r7}
 800f576:	b087      	sub	sp, #28
 800f578:	af00      	add	r7, sp, #0
 800f57a:	6078      	str	r0, [r7, #4]
	const TCHAR *tp, *tt;
	UINT i;
	int vol = -1;
 800f57c:	f04f 33ff 	mov.w	r3, #4294967295
 800f580:	613b      	str	r3, [r7, #16]
	char c;
	TCHAR tc;
#endif


	if (*path) {	/* If the pointer is not a null */
 800f582:	687b      	ldr	r3, [r7, #4]
 800f584:	681b      	ldr	r3, [r3, #0]
 800f586:	2b00      	cmp	r3, #0
 800f588:	d031      	beq.n	800f5ee <get_ldnumber+0x7a>
		for (tt = *path; (UINT)*tt >= (_USE_LFN ? ' ' : '!') && *tt != ':'; tt++) ;	/* Find ':' in the path */
 800f58a:	687b      	ldr	r3, [r7, #4]
 800f58c:	681b      	ldr	r3, [r3, #0]
 800f58e:	617b      	str	r3, [r7, #20]
 800f590:	e002      	b.n	800f598 <get_ldnumber+0x24>
 800f592:	697b      	ldr	r3, [r7, #20]
 800f594:	3301      	adds	r3, #1
 800f596:	617b      	str	r3, [r7, #20]
 800f598:	697b      	ldr	r3, [r7, #20]
 800f59a:	781b      	ldrb	r3, [r3, #0]
 800f59c:	2b20      	cmp	r3, #32
 800f59e:	d903      	bls.n	800f5a8 <get_ldnumber+0x34>
 800f5a0:	697b      	ldr	r3, [r7, #20]
 800f5a2:	781b      	ldrb	r3, [r3, #0]
 800f5a4:	2b3a      	cmp	r3, #58	; 0x3a
 800f5a6:	d1f4      	bne.n	800f592 <get_ldnumber+0x1e>
		if (*tt == ':') {	/* If a ':' is exist in the path name */
 800f5a8:	697b      	ldr	r3, [r7, #20]
 800f5aa:	781b      	ldrb	r3, [r3, #0]
 800f5ac:	2b3a      	cmp	r3, #58	; 0x3a
 800f5ae:	d11c      	bne.n	800f5ea <get_ldnumber+0x76>
			tp = *path;
 800f5b0:	687b      	ldr	r3, [r7, #4]
 800f5b2:	681b      	ldr	r3, [r3, #0]
 800f5b4:	60fb      	str	r3, [r7, #12]
			i = *tp++ - '0'; 
 800f5b6:	68fb      	ldr	r3, [r7, #12]
 800f5b8:	1c5a      	adds	r2, r3, #1
 800f5ba:	60fa      	str	r2, [r7, #12]
 800f5bc:	781b      	ldrb	r3, [r3, #0]
 800f5be:	3b30      	subs	r3, #48	; 0x30
 800f5c0:	60bb      	str	r3, [r7, #8]
			if (i < 10 && tp == tt) {	/* Is there a numeric drive id? */
 800f5c2:	68bb      	ldr	r3, [r7, #8]
 800f5c4:	2b09      	cmp	r3, #9
 800f5c6:	d80e      	bhi.n	800f5e6 <get_ldnumber+0x72>
 800f5c8:	68fa      	ldr	r2, [r7, #12]
 800f5ca:	697b      	ldr	r3, [r7, #20]
 800f5cc:	429a      	cmp	r2, r3
 800f5ce:	d10a      	bne.n	800f5e6 <get_ldnumber+0x72>
				if (i < _VOLUMES) {	/* If a drive id is found, get the value and strip it */
 800f5d0:	68bb      	ldr	r3, [r7, #8]
 800f5d2:	2b00      	cmp	r3, #0
 800f5d4:	d107      	bne.n	800f5e6 <get_ldnumber+0x72>
					vol = (int)i;
 800f5d6:	68bb      	ldr	r3, [r7, #8]
 800f5d8:	613b      	str	r3, [r7, #16]
					*path = ++tt;
 800f5da:	697b      	ldr	r3, [r7, #20]
 800f5dc:	3301      	adds	r3, #1
 800f5de:	617b      	str	r3, [r7, #20]
 800f5e0:	687b      	ldr	r3, [r7, #4]
 800f5e2:	697a      	ldr	r2, [r7, #20]
 800f5e4:	601a      	str	r2, [r3, #0]
					vol = (int)i;
					*path = tt;
				}
			}
#endif
			return vol;
 800f5e6:	693b      	ldr	r3, [r7, #16]
 800f5e8:	e002      	b.n	800f5f0 <get_ldnumber+0x7c>
		}
#if _FS_RPATH && _VOLUMES >= 2
		vol = CurrVol;	/* Current drive */
#else
		vol = 0;		/* Drive 0 */
 800f5ea:	2300      	movs	r3, #0
 800f5ec:	613b      	str	r3, [r7, #16]
#endif
	}
	return vol;
 800f5ee:	693b      	ldr	r3, [r7, #16]
}
 800f5f0:	4618      	mov	r0, r3
 800f5f2:	371c      	adds	r7, #28
 800f5f4:	46bd      	mov	sp, r7
 800f5f6:	bc80      	pop	{r7}
 800f5f8:	4770      	bx	lr
	...

0800f5fc <check_fs>:
static
BYTE check_fs (	/* 0:FAT boor sector, 1:Valid boor sector but not FAT, 2:Not a boot sector, 3:Disk error */
	FATFS* fs,	/* File system object */
	DWORD sect	/* Sector# (lba) to check if it is an FAT boot record or not */
)
{
 800f5fc:	b580      	push	{r7, lr}
 800f5fe:	b082      	sub	sp, #8
 800f600:	af00      	add	r7, sp, #0
 800f602:	6078      	str	r0, [r7, #4]
 800f604:	6039      	str	r1, [r7, #0]
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;	/* Invaidate window */
 800f606:	687b      	ldr	r3, [r7, #4]
 800f608:	2200      	movs	r2, #0
 800f60a:	f883 2204 	strb.w	r2, [r3, #516]	; 0x204
 800f60e:	687b      	ldr	r3, [r7, #4]
 800f610:	f04f 32ff 	mov.w	r2, #4294967295
 800f614:	f8c3 222c 	str.w	r2, [r3, #556]	; 0x22c
	if (move_window(fs, sect) != FR_OK)			/* Load boot record */
 800f618:	6839      	ldr	r1, [r7, #0]
 800f61a:	6878      	ldr	r0, [r7, #4]
 800f61c:	f7fe ffdd 	bl	800e5da <move_window>
 800f620:	4603      	mov	r3, r0
 800f622:	2b00      	cmp	r3, #0
 800f624:	d001      	beq.n	800f62a <check_fs+0x2e>
		return 3;
 800f626:	2303      	movs	r3, #3
 800f628:	e04a      	b.n	800f6c0 <check_fs+0xc4>

	if (LD_WORD(&fs->win.d8[BS_55AA]) != 0xAA55)	/* Check boot record signature (always placed at offset 510 even if the sector size is >512) */
 800f62a:	687b      	ldr	r3, [r7, #4]
 800f62c:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 800f630:	3301      	adds	r3, #1
 800f632:	781b      	ldrb	r3, [r3, #0]
 800f634:	021b      	lsls	r3, r3, #8
 800f636:	b21a      	sxth	r2, r3
 800f638:	687b      	ldr	r3, [r7, #4]
 800f63a:	f893 31fe 	ldrb.w	r3, [r3, #510]	; 0x1fe
 800f63e:	b21b      	sxth	r3, r3
 800f640:	4313      	orrs	r3, r2
 800f642:	b21b      	sxth	r3, r3
 800f644:	4a20      	ldr	r2, [pc, #128]	; (800f6c8 <check_fs+0xcc>)
 800f646:	4293      	cmp	r3, r2
 800f648:	d001      	beq.n	800f64e <check_fs+0x52>
		return 2;
 800f64a:	2302      	movs	r3, #2
 800f64c:	e038      	b.n	800f6c0 <check_fs+0xc4>

	if ((LD_DWORD(&fs->win.d8[BS_FilSysType]) & 0xFFFFFF) == 0x544146)		/* Check "FAT" string */
 800f64e:	687b      	ldr	r3, [r7, #4]
 800f650:	3336      	adds	r3, #54	; 0x36
 800f652:	3303      	adds	r3, #3
 800f654:	781b      	ldrb	r3, [r3, #0]
 800f656:	061a      	lsls	r2, r3, #24
 800f658:	687b      	ldr	r3, [r7, #4]
 800f65a:	3336      	adds	r3, #54	; 0x36
 800f65c:	3302      	adds	r3, #2
 800f65e:	781b      	ldrb	r3, [r3, #0]
 800f660:	041b      	lsls	r3, r3, #16
 800f662:	4313      	orrs	r3, r2
 800f664:	687a      	ldr	r2, [r7, #4]
 800f666:	3236      	adds	r2, #54	; 0x36
 800f668:	3201      	adds	r2, #1
 800f66a:	7812      	ldrb	r2, [r2, #0]
 800f66c:	0212      	lsls	r2, r2, #8
 800f66e:	4313      	orrs	r3, r2
 800f670:	687a      	ldr	r2, [r7, #4]
 800f672:	f892 2036 	ldrb.w	r2, [r2, #54]	; 0x36
 800f676:	4313      	orrs	r3, r2
 800f678:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 800f67c:	4a13      	ldr	r2, [pc, #76]	; (800f6cc <check_fs+0xd0>)
 800f67e:	4293      	cmp	r3, r2
 800f680:	d101      	bne.n	800f686 <check_fs+0x8a>
		return 0;
 800f682:	2300      	movs	r3, #0
 800f684:	e01c      	b.n	800f6c0 <check_fs+0xc4>
	if ((LD_DWORD(&fs->win.d8[BS_FilSysType32]) & 0xFFFFFF) == 0x544146)	/* Check "FAT" string */
 800f686:	687b      	ldr	r3, [r7, #4]
 800f688:	3352      	adds	r3, #82	; 0x52
 800f68a:	3303      	adds	r3, #3
 800f68c:	781b      	ldrb	r3, [r3, #0]
 800f68e:	061a      	lsls	r2, r3, #24
 800f690:	687b      	ldr	r3, [r7, #4]
 800f692:	3352      	adds	r3, #82	; 0x52
 800f694:	3302      	adds	r3, #2
 800f696:	781b      	ldrb	r3, [r3, #0]
 800f698:	041b      	lsls	r3, r3, #16
 800f69a:	4313      	orrs	r3, r2
 800f69c:	687a      	ldr	r2, [r7, #4]
 800f69e:	3252      	adds	r2, #82	; 0x52
 800f6a0:	3201      	adds	r2, #1
 800f6a2:	7812      	ldrb	r2, [r2, #0]
 800f6a4:	0212      	lsls	r2, r2, #8
 800f6a6:	4313      	orrs	r3, r2
 800f6a8:	687a      	ldr	r2, [r7, #4]
 800f6aa:	f892 2052 	ldrb.w	r2, [r2, #82]	; 0x52
 800f6ae:	4313      	orrs	r3, r2
 800f6b0:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 800f6b4:	4a05      	ldr	r2, [pc, #20]	; (800f6cc <check_fs+0xd0>)
 800f6b6:	4293      	cmp	r3, r2
 800f6b8:	d101      	bne.n	800f6be <check_fs+0xc2>
		return 0;
 800f6ba:	2300      	movs	r3, #0
 800f6bc:	e000      	b.n	800f6c0 <check_fs+0xc4>

	return 1;
 800f6be:	2301      	movs	r3, #1
}
 800f6c0:	4618      	mov	r0, r3
 800f6c2:	3708      	adds	r7, #8
 800f6c4:	46bd      	mov	sp, r7
 800f6c6:	bd80      	pop	{r7, pc}
 800f6c8:	ffffaa55 	.word	0xffffaa55
 800f6cc:	00544146 	.word	0x00544146

0800f6d0 <find_volume>:
FRESULT find_volume (	/* FR_OK(0): successful, !=0: any error occurred */
	FATFS** rfs,		/* Pointer to pointer to the found file system object */
	const TCHAR** path,	/* Pointer to pointer to the path name (drive number) */
	BYTE wmode			/* !=0: Check write protection for write access */
)
{
 800f6d0:	b580      	push	{r7, lr}
 800f6d2:	b096      	sub	sp, #88	; 0x58
 800f6d4:	af00      	add	r7, sp, #0
 800f6d6:	60f8      	str	r0, [r7, #12]
 800f6d8:	60b9      	str	r1, [r7, #8]
 800f6da:	4613      	mov	r3, r2
 800f6dc:	71fb      	strb	r3, [r7, #7]
	FATFS *fs;
	UINT i;


	/* Get logical drive number from the path name */
	*rfs = 0;
 800f6de:	68fb      	ldr	r3, [r7, #12]
 800f6e0:	2200      	movs	r2, #0
 800f6e2:	601a      	str	r2, [r3, #0]
	vol = get_ldnumber(path);
 800f6e4:	68b8      	ldr	r0, [r7, #8]
 800f6e6:	f7ff ff45 	bl	800f574 <get_ldnumber>
 800f6ea:	63f8      	str	r0, [r7, #60]	; 0x3c
	if (vol < 0) return FR_INVALID_DRIVE;
 800f6ec:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800f6ee:	2b00      	cmp	r3, #0
 800f6f0:	da01      	bge.n	800f6f6 <find_volume+0x26>
 800f6f2:	230b      	movs	r3, #11
 800f6f4:	e2a8      	b.n	800fc48 <find_volume+0x578>

	/* Check if the file system object is valid or not */
	fs = FatFs[vol];					/* Get pointer to the file system object */
 800f6f6:	4a9d      	ldr	r2, [pc, #628]	; (800f96c <find_volume+0x29c>)
 800f6f8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800f6fa:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800f6fe:	63bb      	str	r3, [r7, #56]	; 0x38
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 800f700:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f702:	2b00      	cmp	r3, #0
 800f704:	d101      	bne.n	800f70a <find_volume+0x3a>
 800f706:	230c      	movs	r3, #12
 800f708:	e29e      	b.n	800fc48 <find_volume+0x578>

	ENTER_FF(fs);						/* Lock the volume */
	*rfs = fs;							/* Return pointer to the file system object */
 800f70a:	68fb      	ldr	r3, [r7, #12]
 800f70c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800f70e:	601a      	str	r2, [r3, #0]

	if (fs->fs_type) {					/* If the volume has been mounted */
 800f710:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f712:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 800f716:	2b00      	cmp	r3, #0
 800f718:	d01b      	beq.n	800f752 <find_volume+0x82>
		stat = disk_status(fs->drv);
 800f71a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f71c:	f893 3201 	ldrb.w	r3, [r3, #513]	; 0x201
 800f720:	4618      	mov	r0, r3
 800f722:	f7fe fc47 	bl	800dfb4 <disk_status>
 800f726:	4603      	mov	r3, r0
 800f728:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized */
 800f72c:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800f730:	f003 0301 	and.w	r3, r3, #1
 800f734:	2b00      	cmp	r3, #0
 800f736:	d10c      	bne.n	800f752 <find_volume+0x82>
			if (!_FS_READONLY && wmode && (stat & STA_PROTECT))	/* Check write protection if needed */
 800f738:	79fb      	ldrb	r3, [r7, #7]
 800f73a:	2b00      	cmp	r3, #0
 800f73c:	d007      	beq.n	800f74e <find_volume+0x7e>
 800f73e:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800f742:	f003 0304 	and.w	r3, r3, #4
 800f746:	2b00      	cmp	r3, #0
 800f748:	d001      	beq.n	800f74e <find_volume+0x7e>
				return FR_WRITE_PROTECTED;
 800f74a:	230a      	movs	r3, #10
 800f74c:	e27c      	b.n	800fc48 <find_volume+0x578>
			return FR_OK;				/* The file system object is valid */
 800f74e:	2300      	movs	r3, #0
 800f750:	e27a      	b.n	800fc48 <find_volume+0x578>
	}

	/* The file system object is not valid. */
	/* Following code attempts to mount the volume. (analyze BPB and initialize the fs object) */

	fs->fs_type = 0;					/* Clear the file system object */
 800f752:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f754:	2200      	movs	r2, #0
 800f756:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 800f75a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800f75c:	b2da      	uxtb	r2, r3
 800f75e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f760:	f883 2201 	strb.w	r2, [r3, #513]	; 0x201
	stat = disk_initialize(fs->drv);	/* Initialize the physical drive */
 800f764:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f766:	f893 3201 	ldrb.w	r3, [r3, #513]	; 0x201
 800f76a:	4618      	mov	r0, r3
 800f76c:	f7fe fc3c 	bl	800dfe8 <disk_initialize>
 800f770:	4603      	mov	r3, r0
 800f772:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	if (stat & STA_NOINIT)				/* Check if the initialization succeeded */
 800f776:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800f77a:	f003 0301 	and.w	r3, r3, #1
 800f77e:	2b00      	cmp	r3, #0
 800f780:	d001      	beq.n	800f786 <find_volume+0xb6>
		return FR_NOT_READY;			/* Failed to initialize due to no medium or hard error */
 800f782:	2303      	movs	r3, #3
 800f784:	e260      	b.n	800fc48 <find_volume+0x578>
	if (!_FS_READONLY && wmode && (stat & STA_PROTECT))	/* Check disk write protection if needed */
 800f786:	79fb      	ldrb	r3, [r7, #7]
 800f788:	2b00      	cmp	r3, #0
 800f78a:	d007      	beq.n	800f79c <find_volume+0xcc>
 800f78c:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800f790:	f003 0304 	and.w	r3, r3, #4
 800f794:	2b00      	cmp	r3, #0
 800f796:	d001      	beq.n	800f79c <find_volume+0xcc>
		return FR_WRITE_PROTECTED;
 800f798:	230a      	movs	r3, #10
 800f79a:	e255      	b.n	800fc48 <find_volume+0x578>
#if _MAX_SS != _MIN_SS						/* Get sector size (multiple sector size cfg only) */
	if (disk_ioctl(fs->drv, GET_SECTOR_SIZE, &SS(fs)) != RES_OK
		|| SS(fs) < _MIN_SS || SS(fs) > _MAX_SS) return FR_DISK_ERR;
#endif
	/* Find an FAT partition on the drive. Supports only generic partitioning, FDISK and SFD. */
	bsect = 0;
 800f79c:	2300      	movs	r3, #0
 800f79e:	653b      	str	r3, [r7, #80]	; 0x50
	fmt = check_fs(fs, bsect);					/* Load sector 0 and check if it is an FAT boot sector as SFD */
 800f7a0:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800f7a2:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800f7a4:	f7ff ff2a 	bl	800f5fc <check_fs>
 800f7a8:	4603      	mov	r3, r0
 800f7aa:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	if (fmt == 1 || (!fmt && (LD2PT(vol)))) {	/* Not an FAT boot sector or forced partition number */
 800f7ae:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800f7b2:	2b01      	cmp	r3, #1
 800f7b4:	d153      	bne.n	800f85e <find_volume+0x18e>
		for (i = 0; i < 4; i++) {			/* Get partition offset */
 800f7b6:	2300      	movs	r3, #0
 800f7b8:	643b      	str	r3, [r7, #64]	; 0x40
 800f7ba:	e028      	b.n	800f80e <find_volume+0x13e>
			pt = fs->win.d8 + MBR_Table + i * SZ_PTE;
 800f7bc:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800f7be:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800f7c0:	011b      	lsls	r3, r3, #4
 800f7c2:	f503 73df 	add.w	r3, r3, #446	; 0x1be
 800f7c6:	4413      	add	r3, r2
 800f7c8:	633b      	str	r3, [r7, #48]	; 0x30
			br[i] = pt[4] ? LD_DWORD(&pt[8]) : 0;
 800f7ca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f7cc:	3304      	adds	r3, #4
 800f7ce:	781b      	ldrb	r3, [r3, #0]
 800f7d0:	2b00      	cmp	r3, #0
 800f7d2:	d012      	beq.n	800f7fa <find_volume+0x12a>
 800f7d4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f7d6:	330b      	adds	r3, #11
 800f7d8:	781b      	ldrb	r3, [r3, #0]
 800f7da:	061a      	lsls	r2, r3, #24
 800f7dc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f7de:	330a      	adds	r3, #10
 800f7e0:	781b      	ldrb	r3, [r3, #0]
 800f7e2:	041b      	lsls	r3, r3, #16
 800f7e4:	4313      	orrs	r3, r2
 800f7e6:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800f7e8:	3209      	adds	r2, #9
 800f7ea:	7812      	ldrb	r2, [r2, #0]
 800f7ec:	0212      	lsls	r2, r2, #8
 800f7ee:	4313      	orrs	r3, r2
 800f7f0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800f7f2:	3208      	adds	r2, #8
 800f7f4:	7812      	ldrb	r2, [r2, #0]
 800f7f6:	431a      	orrs	r2, r3
 800f7f8:	e000      	b.n	800f7fc <find_volume+0x12c>
 800f7fa:	2200      	movs	r2, #0
 800f7fc:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800f7fe:	009b      	lsls	r3, r3, #2
 800f800:	3358      	adds	r3, #88	; 0x58
 800f802:	443b      	add	r3, r7
 800f804:	f843 2c44 	str.w	r2, [r3, #-68]
		for (i = 0; i < 4; i++) {			/* Get partition offset */
 800f808:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800f80a:	3301      	adds	r3, #1
 800f80c:	643b      	str	r3, [r7, #64]	; 0x40
 800f80e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800f810:	2b03      	cmp	r3, #3
 800f812:	d9d3      	bls.n	800f7bc <find_volume+0xec>
		}
		i = LD2PT(vol);						/* Partition number: 0:auto, 1-4:forced */
 800f814:	2300      	movs	r3, #0
 800f816:	643b      	str	r3, [r7, #64]	; 0x40
		if (i) i--;
 800f818:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800f81a:	2b00      	cmp	r3, #0
 800f81c:	d002      	beq.n	800f824 <find_volume+0x154>
 800f81e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800f820:	3b01      	subs	r3, #1
 800f822:	643b      	str	r3, [r7, #64]	; 0x40
		do {								/* Find an FAT volume */
			bsect = br[i];
 800f824:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800f826:	009b      	lsls	r3, r3, #2
 800f828:	3358      	adds	r3, #88	; 0x58
 800f82a:	443b      	add	r3, r7
 800f82c:	f853 3c44 	ldr.w	r3, [r3, #-68]
 800f830:	653b      	str	r3, [r7, #80]	; 0x50
			fmt = bsect ? check_fs(fs, bsect) : 2;	/* Check the partition */
 800f832:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800f834:	2b00      	cmp	r3, #0
 800f836:	d005      	beq.n	800f844 <find_volume+0x174>
 800f838:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800f83a:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800f83c:	f7ff fede 	bl	800f5fc <check_fs>
 800f840:	4603      	mov	r3, r0
 800f842:	e000      	b.n	800f846 <find_volume+0x176>
 800f844:	2302      	movs	r3, #2
 800f846:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		} while (!LD2PT(vol) && fmt && ++i < 4);
 800f84a:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800f84e:	2b00      	cmp	r3, #0
 800f850:	d005      	beq.n	800f85e <find_volume+0x18e>
 800f852:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800f854:	3301      	adds	r3, #1
 800f856:	643b      	str	r3, [r7, #64]	; 0x40
 800f858:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800f85a:	2b03      	cmp	r3, #3
 800f85c:	d9e2      	bls.n	800f824 <find_volume+0x154>
	}
	if (fmt == 3) return FR_DISK_ERR;		/* An error occured in the disk I/O layer */
 800f85e:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800f862:	2b03      	cmp	r3, #3
 800f864:	d101      	bne.n	800f86a <find_volume+0x19a>
 800f866:	2301      	movs	r3, #1
 800f868:	e1ee      	b.n	800fc48 <find_volume+0x578>
	if (fmt) return FR_NO_FILESYSTEM;		/* No FAT volume is found */
 800f86a:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800f86e:	2b00      	cmp	r3, #0
 800f870:	d001      	beq.n	800f876 <find_volume+0x1a6>
 800f872:	230d      	movs	r3, #13
 800f874:	e1e8      	b.n	800fc48 <find_volume+0x578>

	/* An FAT volume is found. Following code initializes the file system object */

	if (LD_WORD(fs->win.d8 + BPB_BytsPerSec) != SS(fs))	/* (BPB_BytsPerSec must be equal to the physical sector size) */
 800f876:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f878:	7b1b      	ldrb	r3, [r3, #12]
 800f87a:	021b      	lsls	r3, r3, #8
 800f87c:	b21a      	sxth	r2, r3
 800f87e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f880:	7adb      	ldrb	r3, [r3, #11]
 800f882:	b21b      	sxth	r3, r3
 800f884:	4313      	orrs	r3, r2
 800f886:	b21b      	sxth	r3, r3
 800f888:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800f88c:	d001      	beq.n	800f892 <find_volume+0x1c2>
		return FR_NO_FILESYSTEM;
 800f88e:	230d      	movs	r3, #13
 800f890:	e1da      	b.n	800fc48 <find_volume+0x578>

	fasize = LD_WORD(fs->win.d8 + BPB_FATSz16);			/* Number of sectors per FAT */
 800f892:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f894:	7ddb      	ldrb	r3, [r3, #23]
 800f896:	021b      	lsls	r3, r3, #8
 800f898:	b21a      	sxth	r2, r3
 800f89a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f89c:	7d9b      	ldrb	r3, [r3, #22]
 800f89e:	b21b      	sxth	r3, r3
 800f8a0:	4313      	orrs	r3, r2
 800f8a2:	b21b      	sxth	r3, r3
 800f8a4:	b29b      	uxth	r3, r3
 800f8a6:	64fb      	str	r3, [r7, #76]	; 0x4c
	if (!fasize) fasize = LD_DWORD(fs->win.d8 + BPB_FATSz32);
 800f8a8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800f8aa:	2b00      	cmp	r3, #0
 800f8ac:	d112      	bne.n	800f8d4 <find_volume+0x204>
 800f8ae:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f8b0:	f893 3027 	ldrb.w	r3, [r3, #39]	; 0x27
 800f8b4:	061a      	lsls	r2, r3, #24
 800f8b6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f8b8:	f893 3026 	ldrb.w	r3, [r3, #38]	; 0x26
 800f8bc:	041b      	lsls	r3, r3, #16
 800f8be:	4313      	orrs	r3, r2
 800f8c0:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800f8c2:	f892 2025 	ldrb.w	r2, [r2, #37]	; 0x25
 800f8c6:	0212      	lsls	r2, r2, #8
 800f8c8:	4313      	orrs	r3, r2
 800f8ca:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800f8cc:	f892 2024 	ldrb.w	r2, [r2, #36]	; 0x24
 800f8d0:	4313      	orrs	r3, r2
 800f8d2:	64fb      	str	r3, [r7, #76]	; 0x4c
	fs->fsize = fasize;
 800f8d4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f8d6:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800f8d8:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218

	fs->n_fats = fs->win.d8[BPB_NumFATs];					/* Number of FAT copies */
 800f8dc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f8de:	7c1a      	ldrb	r2, [r3, #16]
 800f8e0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f8e2:	f883 2203 	strb.w	r2, [r3, #515]	; 0x203
	if (fs->n_fats != 1 && fs->n_fats != 2)				/* (Must be 1 or 2) */
 800f8e6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f8e8:	f893 3203 	ldrb.w	r3, [r3, #515]	; 0x203
 800f8ec:	2b01      	cmp	r3, #1
 800f8ee:	d006      	beq.n	800f8fe <find_volume+0x22e>
 800f8f0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f8f2:	f893 3203 	ldrb.w	r3, [r3, #515]	; 0x203
 800f8f6:	2b02      	cmp	r3, #2
 800f8f8:	d001      	beq.n	800f8fe <find_volume+0x22e>
		return FR_NO_FILESYSTEM;
 800f8fa:	230d      	movs	r3, #13
 800f8fc:	e1a4      	b.n	800fc48 <find_volume+0x578>
	fasize *= fs->n_fats;								/* Number of sectors for FAT area */
 800f8fe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f900:	f893 3203 	ldrb.w	r3, [r3, #515]	; 0x203
 800f904:	461a      	mov	r2, r3
 800f906:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800f908:	fb02 f303 	mul.w	r3, r2, r3
 800f90c:	64fb      	str	r3, [r7, #76]	; 0x4c

	fs->csize = fs->win.d8[BPB_SecPerClus];				/* Number of sectors per cluster */
 800f90e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f910:	7b5a      	ldrb	r2, [r3, #13]
 800f912:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f914:	f883 2202 	strb.w	r2, [r3, #514]	; 0x202
	if (!fs->csize || (fs->csize & (fs->csize - 1)))	/* (Must be power of 2) */
 800f918:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f91a:	f893 3202 	ldrb.w	r3, [r3, #514]	; 0x202
 800f91e:	2b00      	cmp	r3, #0
 800f920:	d00a      	beq.n	800f938 <find_volume+0x268>
 800f922:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f924:	f893 3202 	ldrb.w	r3, [r3, #514]	; 0x202
 800f928:	461a      	mov	r2, r3
 800f92a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f92c:	f893 3202 	ldrb.w	r3, [r3, #514]	; 0x202
 800f930:	3b01      	subs	r3, #1
 800f932:	4013      	ands	r3, r2
 800f934:	2b00      	cmp	r3, #0
 800f936:	d001      	beq.n	800f93c <find_volume+0x26c>
		return FR_NO_FILESYSTEM;
 800f938:	230d      	movs	r3, #13
 800f93a:	e185      	b.n	800fc48 <find_volume+0x578>

	fs->n_rootdir = LD_WORD(fs->win.d8 + BPB_RootEntCnt);	/* Number of root directory entries */
 800f93c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f93e:	7c9b      	ldrb	r3, [r3, #18]
 800f940:	021b      	lsls	r3, r3, #8
 800f942:	b21a      	sxth	r2, r3
 800f944:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f946:	7c5b      	ldrb	r3, [r3, #17]
 800f948:	b21b      	sxth	r3, r3
 800f94a:	4313      	orrs	r3, r2
 800f94c:	b21b      	sxth	r3, r3
 800f94e:	b29a      	uxth	r2, r3
 800f950:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f952:	f8a3 2208 	strh.w	r2, [r3, #520]	; 0x208
	if (fs->n_rootdir % (SS(fs) / SZ_DIRE))				/* (Must be sector aligned) */
 800f956:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f958:	f8b3 3208 	ldrh.w	r3, [r3, #520]	; 0x208
 800f95c:	f003 030f 	and.w	r3, r3, #15
 800f960:	b29b      	uxth	r3, r3
 800f962:	2b00      	cmp	r3, #0
 800f964:	d004      	beq.n	800f970 <find_volume+0x2a0>
		return FR_NO_FILESYSTEM;
 800f966:	230d      	movs	r3, #13
 800f968:	e16e      	b.n	800fc48 <find_volume+0x578>
 800f96a:	bf00      	nop
 800f96c:	2000e4dc 	.word	0x2000e4dc

	tsect = LD_WORD(fs->win.d8 + BPB_TotSec16);			/* Number of sectors on the volume */
 800f970:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f972:	7d1b      	ldrb	r3, [r3, #20]
 800f974:	021b      	lsls	r3, r3, #8
 800f976:	b21a      	sxth	r2, r3
 800f978:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f97a:	7cdb      	ldrb	r3, [r3, #19]
 800f97c:	b21b      	sxth	r3, r3
 800f97e:	4313      	orrs	r3, r2
 800f980:	b21b      	sxth	r3, r3
 800f982:	b29b      	uxth	r3, r3
 800f984:	64bb      	str	r3, [r7, #72]	; 0x48
	if (!tsect) tsect = LD_DWORD(fs->win.d8 + BPB_TotSec32);
 800f986:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800f988:	2b00      	cmp	r3, #0
 800f98a:	d112      	bne.n	800f9b2 <find_volume+0x2e2>
 800f98c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f98e:	f893 3023 	ldrb.w	r3, [r3, #35]	; 0x23
 800f992:	061a      	lsls	r2, r3, #24
 800f994:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f996:	f893 3022 	ldrb.w	r3, [r3, #34]	; 0x22
 800f99a:	041b      	lsls	r3, r3, #16
 800f99c:	4313      	orrs	r3, r2
 800f99e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800f9a0:	f892 2021 	ldrb.w	r2, [r2, #33]	; 0x21
 800f9a4:	0212      	lsls	r2, r2, #8
 800f9a6:	4313      	orrs	r3, r2
 800f9a8:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800f9aa:	f892 2020 	ldrb.w	r2, [r2, #32]
 800f9ae:	4313      	orrs	r3, r2
 800f9b0:	64bb      	str	r3, [r7, #72]	; 0x48

	nrsv = LD_WORD(fs->win.d8 + BPB_RsvdSecCnt);			/* Number of reserved sectors */
 800f9b2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f9b4:	7bdb      	ldrb	r3, [r3, #15]
 800f9b6:	021b      	lsls	r3, r3, #8
 800f9b8:	b21a      	sxth	r2, r3
 800f9ba:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f9bc:	7b9b      	ldrb	r3, [r3, #14]
 800f9be:	b21b      	sxth	r3, r3
 800f9c0:	4313      	orrs	r3, r2
 800f9c2:	b21b      	sxth	r3, r3
 800f9c4:	85fb      	strh	r3, [r7, #46]	; 0x2e
	if (!nrsv) return FR_NO_FILESYSTEM;					/* (Must not be 0) */
 800f9c6:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 800f9c8:	2b00      	cmp	r3, #0
 800f9ca:	d101      	bne.n	800f9d0 <find_volume+0x300>
 800f9cc:	230d      	movs	r3, #13
 800f9ce:	e13b      	b.n	800fc48 <find_volume+0x578>

	/* Determine the FAT sub type */
	sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZ_DIRE);	/* RSV + FAT + DIR */
 800f9d0:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 800f9d2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800f9d4:	4413      	add	r3, r2
 800f9d6:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800f9d8:	f8b2 2208 	ldrh.w	r2, [r2, #520]	; 0x208
 800f9dc:	0912      	lsrs	r2, r2, #4
 800f9de:	b292      	uxth	r2, r2
 800f9e0:	4413      	add	r3, r2
 800f9e2:	62bb      	str	r3, [r7, #40]	; 0x28
	if (tsect < sysect) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 800f9e4:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800f9e6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f9e8:	429a      	cmp	r2, r3
 800f9ea:	d201      	bcs.n	800f9f0 <find_volume+0x320>
 800f9ec:	230d      	movs	r3, #13
 800f9ee:	e12b      	b.n	800fc48 <find_volume+0x578>
	nclst = (tsect - sysect) / fs->csize;				/* Number of clusters */
 800f9f0:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800f9f2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f9f4:	1ad3      	subs	r3, r2, r3
 800f9f6:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800f9f8:	f892 2202 	ldrb.w	r2, [r2, #514]	; 0x202
 800f9fc:	fbb3 f3f2 	udiv	r3, r3, r2
 800fa00:	627b      	str	r3, [r7, #36]	; 0x24
	if (!nclst) return FR_NO_FILESYSTEM;				/* (Invalid volume size) */
 800fa02:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800fa04:	2b00      	cmp	r3, #0
 800fa06:	d101      	bne.n	800fa0c <find_volume+0x33c>
 800fa08:	230d      	movs	r3, #13
 800fa0a:	e11d      	b.n	800fc48 <find_volume+0x578>
	fmt = FS_FAT12;
 800fa0c:	2301      	movs	r3, #1
 800fa0e:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	if (nclst >= MIN_FAT16) fmt = FS_FAT16;
 800fa12:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800fa14:	f640 72f5 	movw	r2, #4085	; 0xff5
 800fa18:	4293      	cmp	r3, r2
 800fa1a:	d902      	bls.n	800fa22 <find_volume+0x352>
 800fa1c:	2302      	movs	r3, #2
 800fa1e:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	if (nclst >= MIN_FAT32) fmt = FS_FAT32;
 800fa22:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800fa24:	f64f 72f5 	movw	r2, #65525	; 0xfff5
 800fa28:	4293      	cmp	r3, r2
 800fa2a:	d902      	bls.n	800fa32 <find_volume+0x362>
 800fa2c:	2303      	movs	r3, #3
 800fa2e:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57

	/* Boundaries and Limits */
	fs->n_fatent = nclst + 2;							/* Number of FAT entries */
 800fa32:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800fa34:	1c9a      	adds	r2, r3, #2
 800fa36:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800fa38:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
	fs->volbase = bsect;								/* Volume start sector */
 800fa3c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800fa3e:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800fa40:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c
	fs->fatbase = bsect + nrsv; 						/* FAT start sector */
 800fa44:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 800fa46:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800fa48:	441a      	add	r2, r3
 800fa4a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800fa4c:	f8c3 2220 	str.w	r2, [r3, #544]	; 0x220
	fs->database = bsect + sysect;						/* Data start sector */
 800fa50:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800fa52:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800fa54:	441a      	add	r2, r3
 800fa56:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800fa58:	f8c3 2228 	str.w	r2, [r3, #552]	; 0x228
	if (fmt == FS_FAT32) {
 800fa5c:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800fa60:	2b03      	cmp	r3, #3
 800fa62:	d121      	bne.n	800faa8 <find_volume+0x3d8>
		if (fs->n_rootdir) return FR_NO_FILESYSTEM;		/* (BPB_RootEntCnt must be 0) */
 800fa64:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800fa66:	f8b3 3208 	ldrh.w	r3, [r3, #520]	; 0x208
 800fa6a:	2b00      	cmp	r3, #0
 800fa6c:	d001      	beq.n	800fa72 <find_volume+0x3a2>
 800fa6e:	230d      	movs	r3, #13
 800fa70:	e0ea      	b.n	800fc48 <find_volume+0x578>
		fs->dirbase = LD_DWORD(fs->win.d8 + BPB_RootClus);	/* Root directory start cluster */
 800fa72:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800fa74:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 800fa78:	061a      	lsls	r2, r3, #24
 800fa7a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800fa7c:	f893 302e 	ldrb.w	r3, [r3, #46]	; 0x2e
 800fa80:	041b      	lsls	r3, r3, #16
 800fa82:	4313      	orrs	r3, r2
 800fa84:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800fa86:	f892 202d 	ldrb.w	r2, [r2, #45]	; 0x2d
 800fa8a:	0212      	lsls	r2, r2, #8
 800fa8c:	4313      	orrs	r3, r2
 800fa8e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800fa90:	f892 202c 	ldrb.w	r2, [r2, #44]	; 0x2c
 800fa94:	431a      	orrs	r2, r3
 800fa96:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800fa98:	f8c3 2224 	str.w	r2, [r3, #548]	; 0x224
		szbfat = fs->n_fatent * 4;						/* (Needed FAT size) */
 800fa9c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800fa9e:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 800faa2:	009b      	lsls	r3, r3, #2
 800faa4:	647b      	str	r3, [r7, #68]	; 0x44
 800faa6:	e025      	b.n	800faf4 <find_volume+0x424>
	} else {
		if (!fs->n_rootdir)	return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must not be 0) */
 800faa8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800faaa:	f8b3 3208 	ldrh.w	r3, [r3, #520]	; 0x208
 800faae:	2b00      	cmp	r3, #0
 800fab0:	d101      	bne.n	800fab6 <find_volume+0x3e6>
 800fab2:	230d      	movs	r3, #13
 800fab4:	e0c8      	b.n	800fc48 <find_volume+0x578>
		fs->dirbase = fs->fatbase + fasize;				/* Root directory start sector */
 800fab6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800fab8:	f8d3 2220 	ldr.w	r2, [r3, #544]	; 0x220
 800fabc:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800fabe:	441a      	add	r2, r3
 800fac0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800fac2:	f8c3 2224 	str.w	r2, [r3, #548]	; 0x224
		szbfat = (fmt == FS_FAT16) ?					/* (Needed FAT size) */
			fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 800fac6:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800faca:	2b02      	cmp	r3, #2
 800facc:	d104      	bne.n	800fad8 <find_volume+0x408>
 800face:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800fad0:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 800fad4:	005b      	lsls	r3, r3, #1
 800fad6:	e00c      	b.n	800faf2 <find_volume+0x422>
 800fad8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800fada:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 800fade:	4613      	mov	r3, r2
 800fae0:	005b      	lsls	r3, r3, #1
 800fae2:	4413      	add	r3, r2
 800fae4:	085a      	lsrs	r2, r3, #1
 800fae6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800fae8:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 800faec:	f003 0301 	and.w	r3, r3, #1
 800faf0:	4413      	add	r3, r2
		szbfat = (fmt == FS_FAT16) ?					/* (Needed FAT size) */
 800faf2:	647b      	str	r3, [r7, #68]	; 0x44
	}
	if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs))	/* (BPB_FATSz must not be less than the size needed) */
 800faf4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800faf6:	f8d3 2218 	ldr.w	r2, [r3, #536]	; 0x218
 800fafa:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800fafc:	f203 13ff 	addw	r3, r3, #511	; 0x1ff
 800fb00:	0a5b      	lsrs	r3, r3, #9
 800fb02:	429a      	cmp	r2, r3
 800fb04:	d201      	bcs.n	800fb0a <find_volume+0x43a>
		return FR_NO_FILESYSTEM;
 800fb06:	230d      	movs	r3, #13
 800fb08:	e09e      	b.n	800fc48 <find_volume+0x578>

#if !_FS_READONLY
	/* Initialize cluster allocation information */
	fs->last_clust = fs->free_clust = 0xFFFFFFFF;
 800fb0a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800fb0c:	f04f 32ff 	mov.w	r2, #4294967295
 800fb10:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210
 800fb14:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800fb16:	f8d3 2210 	ldr.w	r2, [r3, #528]	; 0x210
 800fb1a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800fb1c:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

	/* Get fsinfo if available */
	fs->fsi_flag = 0x80;
 800fb20:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800fb22:	2280      	movs	r2, #128	; 0x80
 800fb24:	f883 2205 	strb.w	r2, [r3, #517]	; 0x205
#if (_FS_NOFSINFO & 3) != 3
	if (fmt == FS_FAT32				/* Enable FSINFO only if FAT32 and BPB_FSInfo is 1 */
 800fb28:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800fb2c:	2b03      	cmp	r3, #3
 800fb2e:	d177      	bne.n	800fc20 <find_volume+0x550>
		&& LD_WORD(fs->win.d8 + BPB_FSInfo) == 1
 800fb30:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800fb32:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 800fb36:	021b      	lsls	r3, r3, #8
 800fb38:	b21a      	sxth	r2, r3
 800fb3a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800fb3c:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800fb40:	b21b      	sxth	r3, r3
 800fb42:	4313      	orrs	r3, r2
 800fb44:	b21b      	sxth	r3, r3
 800fb46:	2b01      	cmp	r3, #1
 800fb48:	d16a      	bne.n	800fc20 <find_volume+0x550>
		&& move_window(fs, bsect + 1) == FR_OK)
 800fb4a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800fb4c:	3301      	adds	r3, #1
 800fb4e:	4619      	mov	r1, r3
 800fb50:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800fb52:	f7fe fd42 	bl	800e5da <move_window>
 800fb56:	4603      	mov	r3, r0
 800fb58:	2b00      	cmp	r3, #0
 800fb5a:	d161      	bne.n	800fc20 <find_volume+0x550>
	{
		fs->fsi_flag = 0;
 800fb5c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800fb5e:	2200      	movs	r2, #0
 800fb60:	f883 2205 	strb.w	r2, [r3, #517]	; 0x205
		if (LD_WORD(fs->win.d8 + BS_55AA) == 0xAA55	/* Load FSINFO data if available */
 800fb64:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800fb66:	f893 31ff 	ldrb.w	r3, [r3, #511]	; 0x1ff
 800fb6a:	021b      	lsls	r3, r3, #8
 800fb6c:	b21a      	sxth	r2, r3
 800fb6e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800fb70:	f893 31fe 	ldrb.w	r3, [r3, #510]	; 0x1fe
 800fb74:	b21b      	sxth	r3, r3
 800fb76:	4313      	orrs	r3, r2
 800fb78:	b21b      	sxth	r3, r3
 800fb7a:	4a35      	ldr	r2, [pc, #212]	; (800fc50 <find_volume+0x580>)
 800fb7c:	4293      	cmp	r3, r2
 800fb7e:	d14f      	bne.n	800fc20 <find_volume+0x550>
			&& LD_DWORD(fs->win.d8 + FSI_LeadSig) == 0x41615252
 800fb80:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800fb82:	78db      	ldrb	r3, [r3, #3]
 800fb84:	061a      	lsls	r2, r3, #24
 800fb86:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800fb88:	789b      	ldrb	r3, [r3, #2]
 800fb8a:	041b      	lsls	r3, r3, #16
 800fb8c:	4313      	orrs	r3, r2
 800fb8e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800fb90:	7852      	ldrb	r2, [r2, #1]
 800fb92:	0212      	lsls	r2, r2, #8
 800fb94:	4313      	orrs	r3, r2
 800fb96:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800fb98:	7812      	ldrb	r2, [r2, #0]
 800fb9a:	4313      	orrs	r3, r2
 800fb9c:	4a2d      	ldr	r2, [pc, #180]	; (800fc54 <find_volume+0x584>)
 800fb9e:	4293      	cmp	r3, r2
 800fba0:	d13e      	bne.n	800fc20 <find_volume+0x550>
			&& LD_DWORD(fs->win.d8 + FSI_StrucSig) == 0x61417272)
 800fba2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800fba4:	f893 31e7 	ldrb.w	r3, [r3, #487]	; 0x1e7
 800fba8:	061a      	lsls	r2, r3, #24
 800fbaa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800fbac:	f893 31e6 	ldrb.w	r3, [r3, #486]	; 0x1e6
 800fbb0:	041b      	lsls	r3, r3, #16
 800fbb2:	4313      	orrs	r3, r2
 800fbb4:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800fbb6:	f892 21e5 	ldrb.w	r2, [r2, #485]	; 0x1e5
 800fbba:	0212      	lsls	r2, r2, #8
 800fbbc:	4313      	orrs	r3, r2
 800fbbe:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800fbc0:	f892 21e4 	ldrb.w	r2, [r2, #484]	; 0x1e4
 800fbc4:	4313      	orrs	r3, r2
 800fbc6:	4a24      	ldr	r2, [pc, #144]	; (800fc58 <find_volume+0x588>)
 800fbc8:	4293      	cmp	r3, r2
 800fbca:	d129      	bne.n	800fc20 <find_volume+0x550>
		{
#if (_FS_NOFSINFO & 1) == 0
			fs->free_clust = LD_DWORD(fs->win.d8 + FSI_Free_Count);
 800fbcc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800fbce:	f893 31eb 	ldrb.w	r3, [r3, #491]	; 0x1eb
 800fbd2:	061a      	lsls	r2, r3, #24
 800fbd4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800fbd6:	f893 31ea 	ldrb.w	r3, [r3, #490]	; 0x1ea
 800fbda:	041b      	lsls	r3, r3, #16
 800fbdc:	4313      	orrs	r3, r2
 800fbde:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800fbe0:	f892 21e9 	ldrb.w	r2, [r2, #489]	; 0x1e9
 800fbe4:	0212      	lsls	r2, r2, #8
 800fbe6:	4313      	orrs	r3, r2
 800fbe8:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800fbea:	f892 21e8 	ldrb.w	r2, [r2, #488]	; 0x1e8
 800fbee:	431a      	orrs	r2, r3
 800fbf0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800fbf2:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210
#endif
#if (_FS_NOFSINFO & 2) == 0
			fs->last_clust = LD_DWORD(fs->win.d8 + FSI_Nxt_Free);
 800fbf6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800fbf8:	f893 31ef 	ldrb.w	r3, [r3, #495]	; 0x1ef
 800fbfc:	061a      	lsls	r2, r3, #24
 800fbfe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800fc00:	f893 31ee 	ldrb.w	r3, [r3, #494]	; 0x1ee
 800fc04:	041b      	lsls	r3, r3, #16
 800fc06:	4313      	orrs	r3, r2
 800fc08:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800fc0a:	f892 21ed 	ldrb.w	r2, [r2, #493]	; 0x1ed
 800fc0e:	0212      	lsls	r2, r2, #8
 800fc10:	4313      	orrs	r3, r2
 800fc12:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800fc14:	f892 21ec 	ldrb.w	r2, [r2, #492]	; 0x1ec
 800fc18:	431a      	orrs	r2, r3
 800fc1a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800fc1c:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c
#endif
		}
	}
#endif
#endif
	fs->fs_type = fmt;	/* FAT sub-type */
 800fc20:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800fc22:	f897 2057 	ldrb.w	r2, [r7, #87]	; 0x57
 800fc26:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
	fs->id = ++Fsid;	/* File system mount ID */
 800fc2a:	4b0c      	ldr	r3, [pc, #48]	; (800fc5c <find_volume+0x58c>)
 800fc2c:	881b      	ldrh	r3, [r3, #0]
 800fc2e:	3301      	adds	r3, #1
 800fc30:	b29a      	uxth	r2, r3
 800fc32:	4b0a      	ldr	r3, [pc, #40]	; (800fc5c <find_volume+0x58c>)
 800fc34:	801a      	strh	r2, [r3, #0]
 800fc36:	4b09      	ldr	r3, [pc, #36]	; (800fc5c <find_volume+0x58c>)
 800fc38:	881a      	ldrh	r2, [r3, #0]
 800fc3a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800fc3c:	f8a3 2206 	strh.w	r2, [r3, #518]	; 0x206
#if _FS_RPATH
	fs->cdir = 0;		/* Set current directory to root */
#endif
#if _FS_LOCK			/* Clear file lock semaphores */
	clear_lock(fs);
 800fc40:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800fc42:	f7fe fc57 	bl	800e4f4 <clear_lock>
#endif

	return FR_OK;
 800fc46:	2300      	movs	r3, #0
}
 800fc48:	4618      	mov	r0, r3
 800fc4a:	3758      	adds	r7, #88	; 0x58
 800fc4c:	46bd      	mov	sp, r7
 800fc4e:	bd80      	pop	{r7, pc}
 800fc50:	ffffaa55 	.word	0xffffaa55
 800fc54:	41615252 	.word	0x41615252
 800fc58:	61417272 	.word	0x61417272
 800fc5c:	2000e4e0 	.word	0x2000e4e0

0800fc60 <validate>:

static
FRESULT validate (	/* FR_OK(0): The object is valid, !=0: Invalid */
	void* obj		/* Pointer to the object FIL/DIR to check validity */
)
{
 800fc60:	b580      	push	{r7, lr}
 800fc62:	b084      	sub	sp, #16
 800fc64:	af00      	add	r7, sp, #0
 800fc66:	6078      	str	r0, [r7, #4]
	FIL *fil = (FIL*)obj;	/* Assuming offset of .fs and .id in the FIL/DIR structure is identical */
 800fc68:	687b      	ldr	r3, [r7, #4]
 800fc6a:	60fb      	str	r3, [r7, #12]


	if (!fil || !fil->fs || !fil->fs->fs_type || fil->fs->id != fil->id || (disk_status(fil->fs->drv) & STA_NOINIT))
 800fc6c:	68fb      	ldr	r3, [r7, #12]
 800fc6e:	2b00      	cmp	r3, #0
 800fc70:	d022      	beq.n	800fcb8 <validate+0x58>
 800fc72:	68fb      	ldr	r3, [r7, #12]
 800fc74:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800fc78:	2b00      	cmp	r3, #0
 800fc7a:	d01d      	beq.n	800fcb8 <validate+0x58>
 800fc7c:	68fb      	ldr	r3, [r7, #12]
 800fc7e:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800fc82:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 800fc86:	2b00      	cmp	r3, #0
 800fc88:	d016      	beq.n	800fcb8 <validate+0x58>
 800fc8a:	68fb      	ldr	r3, [r7, #12]
 800fc8c:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800fc90:	f8b3 2206 	ldrh.w	r2, [r3, #518]	; 0x206
 800fc94:	68fb      	ldr	r3, [r7, #12]
 800fc96:	f8b3 3204 	ldrh.w	r3, [r3, #516]	; 0x204
 800fc9a:	429a      	cmp	r2, r3
 800fc9c:	d10c      	bne.n	800fcb8 <validate+0x58>
 800fc9e:	68fb      	ldr	r3, [r7, #12]
 800fca0:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800fca4:	f893 3201 	ldrb.w	r3, [r3, #513]	; 0x201
 800fca8:	4618      	mov	r0, r3
 800fcaa:	f7fe f983 	bl	800dfb4 <disk_status>
 800fcae:	4603      	mov	r3, r0
 800fcb0:	f003 0301 	and.w	r3, r3, #1
 800fcb4:	2b00      	cmp	r3, #0
 800fcb6:	d001      	beq.n	800fcbc <validate+0x5c>
		return FR_INVALID_OBJECT;
 800fcb8:	2309      	movs	r3, #9
 800fcba:	e000      	b.n	800fcbe <validate+0x5e>

	ENTER_FF(fil->fs);		/* Lock file system */

	return FR_OK;
 800fcbc:	2300      	movs	r3, #0
}
 800fcbe:	4618      	mov	r0, r3
 800fcc0:	3710      	adds	r7, #16
 800fcc2:	46bd      	mov	sp, r7
 800fcc4:	bd80      	pop	{r7, pc}
	...

0800fcc8 <f_mount>:
FRESULT f_mount (
	FATFS* fs,			/* Pointer to the file system object (NULL:unmount)*/
	const TCHAR* path,	/* Logical drive number to be mounted/unmounted */
	BYTE opt			/* 0:Do not mount (delayed mount), 1:Mount immediately */
)
{
 800fcc8:	b580      	push	{r7, lr}
 800fcca:	b088      	sub	sp, #32
 800fccc:	af00      	add	r7, sp, #0
 800fcce:	60f8      	str	r0, [r7, #12]
 800fcd0:	60b9      	str	r1, [r7, #8]
 800fcd2:	4613      	mov	r3, r2
 800fcd4:	71fb      	strb	r3, [r7, #7]
	FATFS *cfs;
	int vol;
	FRESULT res;
	const TCHAR *rp = path;
 800fcd6:	68bb      	ldr	r3, [r7, #8]
 800fcd8:	613b      	str	r3, [r7, #16]


	vol = get_ldnumber(&rp);
 800fcda:	f107 0310 	add.w	r3, r7, #16
 800fcde:	4618      	mov	r0, r3
 800fce0:	f7ff fc48 	bl	800f574 <get_ldnumber>
 800fce4:	61f8      	str	r0, [r7, #28]
	if (vol < 0) return FR_INVALID_DRIVE;
 800fce6:	69fb      	ldr	r3, [r7, #28]
 800fce8:	2b00      	cmp	r3, #0
 800fcea:	da01      	bge.n	800fcf0 <f_mount+0x28>
 800fcec:	230b      	movs	r3, #11
 800fcee:	e02d      	b.n	800fd4c <f_mount+0x84>
	cfs = FatFs[vol];					/* Pointer to fs object */
 800fcf0:	4a18      	ldr	r2, [pc, #96]	; (800fd54 <f_mount+0x8c>)
 800fcf2:	69fb      	ldr	r3, [r7, #28]
 800fcf4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800fcf8:	61bb      	str	r3, [r7, #24]

	if (cfs) {
 800fcfa:	69bb      	ldr	r3, [r7, #24]
 800fcfc:	2b00      	cmp	r3, #0
 800fcfe:	d006      	beq.n	800fd0e <f_mount+0x46>
#if _FS_LOCK
		clear_lock(cfs);
 800fd00:	69b8      	ldr	r0, [r7, #24]
 800fd02:	f7fe fbf7 	bl	800e4f4 <clear_lock>
#endif
#if _FS_REENTRANT						/* Discard sync object of the current volume */
		if (!ff_del_syncobj(cfs->sobj)) return FR_INT_ERR;
#endif
		cfs->fs_type = 0;				/* Clear old fs object */
 800fd06:	69bb      	ldr	r3, [r7, #24]
 800fd08:	2200      	movs	r2, #0
 800fd0a:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
	}

	if (fs) {
 800fd0e:	68fb      	ldr	r3, [r7, #12]
 800fd10:	2b00      	cmp	r3, #0
 800fd12:	d003      	beq.n	800fd1c <f_mount+0x54>
		fs->fs_type = 0;				/* Clear new fs object */
 800fd14:	68fb      	ldr	r3, [r7, #12]
 800fd16:	2200      	movs	r2, #0
 800fd18:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
#if _FS_REENTRANT						/* Create sync object for the new volume */
		if (!ff_cre_syncobj((BYTE)vol, &fs->sobj)) return FR_INT_ERR;
#endif
	}
	FatFs[vol] = fs;					/* Register new fs object */
 800fd1c:	68fa      	ldr	r2, [r7, #12]
 800fd1e:	490d      	ldr	r1, [pc, #52]	; (800fd54 <f_mount+0x8c>)
 800fd20:	69fb      	ldr	r3, [r7, #28]
 800fd22:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 800fd26:	68fb      	ldr	r3, [r7, #12]
 800fd28:	2b00      	cmp	r3, #0
 800fd2a:	d002      	beq.n	800fd32 <f_mount+0x6a>
 800fd2c:	79fb      	ldrb	r3, [r7, #7]
 800fd2e:	2b01      	cmp	r3, #1
 800fd30:	d001      	beq.n	800fd36 <f_mount+0x6e>
 800fd32:	2300      	movs	r3, #0
 800fd34:	e00a      	b.n	800fd4c <f_mount+0x84>

	res = find_volume(&fs, &path, 0);	/* Force mounted the volume */
 800fd36:	f107 0108 	add.w	r1, r7, #8
 800fd3a:	f107 030c 	add.w	r3, r7, #12
 800fd3e:	2200      	movs	r2, #0
 800fd40:	4618      	mov	r0, r3
 800fd42:	f7ff fcc5 	bl	800f6d0 <find_volume>
 800fd46:	4603      	mov	r3, r0
 800fd48:	75fb      	strb	r3, [r7, #23]
	LEAVE_FF(fs, res);
 800fd4a:	7dfb      	ldrb	r3, [r7, #23]
}
 800fd4c:	4618      	mov	r0, r3
 800fd4e:	3720      	adds	r7, #32
 800fd50:	46bd      	mov	sp, r7
 800fd52:	bd80      	pop	{r7, pc}
 800fd54:	2000e4dc 	.word	0x2000e4dc

0800fd58 <f_open>:
FRESULT f_open (
	FIL* fp,			/* Pointer to the blank file object */
	const TCHAR* path,	/* Pointer to the file name */
	BYTE mode			/* Access mode and file open mode flags */
)
{
 800fd58:	b580      	push	{r7, lr}
 800fd5a:	f5ad 7d14 	sub.w	sp, sp, #592	; 0x250
 800fd5e:	af00      	add	r7, sp, #0
 800fd60:	f507 7314 	add.w	r3, r7, #592	; 0x250
 800fd64:	f5a3 7311 	sub.w	r3, r3, #580	; 0x244
 800fd68:	6018      	str	r0, [r3, #0]
 800fd6a:	f507 7314 	add.w	r3, r7, #592	; 0x250
 800fd6e:	f5a3 7312 	sub.w	r3, r3, #584	; 0x248
 800fd72:	6019      	str	r1, [r3, #0]
 800fd74:	f507 7314 	add.w	r3, r7, #592	; 0x250
 800fd78:	f2a3 2349 	subw	r3, r3, #585	; 0x249
 800fd7c:	701a      	strb	r2, [r3, #0]
#if !_FS_READONLY
	DWORD dw, cl;
#endif


	if (!fp) return FR_INVALID_OBJECT;
 800fd7e:	f507 7314 	add.w	r3, r7, #592	; 0x250
 800fd82:	f5a3 7311 	sub.w	r3, r3, #580	; 0x244
 800fd86:	681b      	ldr	r3, [r3, #0]
 800fd88:	2b00      	cmp	r3, #0
 800fd8a:	d101      	bne.n	800fd90 <f_open+0x38>
 800fd8c:	2309      	movs	r3, #9
 800fd8e:	e257      	b.n	8010240 <f_open+0x4e8>
	fp->fs = 0;			/* Clear file object */
 800fd90:	f507 7314 	add.w	r3, r7, #592	; 0x250
 800fd94:	f5a3 7311 	sub.w	r3, r3, #580	; 0x244
 800fd98:	681b      	ldr	r3, [r3, #0]
 800fd9a:	2200      	movs	r2, #0
 800fd9c:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

	/* Get logical drive number */
#if !_FS_READONLY
	mode &= FA_READ | FA_WRITE | FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW;
 800fda0:	f507 7314 	add.w	r3, r7, #592	; 0x250
 800fda4:	f2a3 2349 	subw	r3, r3, #585	; 0x249
 800fda8:	f507 7214 	add.w	r2, r7, #592	; 0x250
 800fdac:	f2a2 2249 	subw	r2, r2, #585	; 0x249
 800fdb0:	7812      	ldrb	r2, [r2, #0]
 800fdb2:	f002 021f 	and.w	r2, r2, #31
 800fdb6:	701a      	strb	r2, [r3, #0]
	res = find_volume(&dj.fs, &path, (BYTE)(mode & ~FA_READ));
 800fdb8:	f507 7314 	add.w	r3, r7, #592	; 0x250
 800fdbc:	f2a3 2349 	subw	r3, r3, #585	; 0x249
 800fdc0:	781b      	ldrb	r3, [r3, #0]
 800fdc2:	f023 0301 	bic.w	r3, r3, #1
 800fdc6:	b2da      	uxtb	r2, r3
 800fdc8:	f107 0108 	add.w	r1, r7, #8
 800fdcc:	f107 0320 	add.w	r3, r7, #32
 800fdd0:	f503 7300 	add.w	r3, r3, #512	; 0x200
 800fdd4:	4618      	mov	r0, r3
 800fdd6:	f7ff fc7b 	bl	800f6d0 <find_volume>
 800fdda:	4603      	mov	r3, r0
 800fddc:	f887 324f 	strb.w	r3, [r7, #591]	; 0x24f
#else
	mode &= FA_READ;
	res = find_volume(&dj.fs, &path, 0);
#endif
	if (res == FR_OK) {
 800fde0:	f897 324f 	ldrb.w	r3, [r7, #591]	; 0x24f
 800fde4:	2b00      	cmp	r3, #0
 800fde6:	f040 8229 	bne.w	801023c <f_open+0x4e4>
		INIT_BUF(dj);
 800fdea:	f507 7314 	add.w	r3, r7, #592	; 0x250
 800fdee:	f5a3 730c 	sub.w	r3, r3, #560	; 0x230
 800fdf2:	f107 0214 	add.w	r2, r7, #20
 800fdf6:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218
		res = follow_path(&dj, path);	/* Follow the file path */
 800fdfa:	f507 7314 	add.w	r3, r7, #592	; 0x250
 800fdfe:	f5a3 7312 	sub.w	r3, r3, #584	; 0x248
 800fe02:	681a      	ldr	r2, [r3, #0]
 800fe04:	f107 0320 	add.w	r3, r7, #32
 800fe08:	4611      	mov	r1, r2
 800fe0a:	4618      	mov	r0, r3
 800fe0c:	f7ff fb44 	bl	800f498 <follow_path>
 800fe10:	4603      	mov	r3, r0
 800fe12:	f887 324f 	strb.w	r3, [r7, #591]	; 0x24f
		dir = dj.dir;
 800fe16:	f507 7314 	add.w	r3, r7, #592	; 0x250
 800fe1a:	f5a3 730c 	sub.w	r3, r3, #560	; 0x230
 800fe1e:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 800fe22:	f8c7 3248 	str.w	r3, [r7, #584]	; 0x248
#if !_FS_READONLY	/* R/W configuration */
		if (res == FR_OK) {
 800fe26:	f897 324f 	ldrb.w	r3, [r7, #591]	; 0x24f
 800fe2a:	2b00      	cmp	r3, #0
 800fe2c:	d11d      	bne.n	800fe6a <f_open+0x112>
			if (!dir)	/* Default directory itself */
 800fe2e:	f8d7 3248 	ldr.w	r3, [r7, #584]	; 0x248
 800fe32:	2b00      	cmp	r3, #0
 800fe34:	d103      	bne.n	800fe3e <f_open+0xe6>
				res = FR_INVALID_NAME;
 800fe36:	2306      	movs	r3, #6
 800fe38:	f887 324f 	strb.w	r3, [r7, #591]	; 0x24f
 800fe3c:	e015      	b.n	800fe6a <f_open+0x112>
#if _FS_LOCK
			else
				res = chk_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 800fe3e:	f507 7314 	add.w	r3, r7, #592	; 0x250
 800fe42:	f2a3 2349 	subw	r3, r3, #585	; 0x249
 800fe46:	781b      	ldrb	r3, [r3, #0]
 800fe48:	f023 0301 	bic.w	r3, r3, #1
 800fe4c:	2b00      	cmp	r3, #0
 800fe4e:	bf14      	ite	ne
 800fe50:	2301      	movne	r3, #1
 800fe52:	2300      	moveq	r3, #0
 800fe54:	b2db      	uxtb	r3, r3
 800fe56:	461a      	mov	r2, r3
 800fe58:	f107 0320 	add.w	r3, r7, #32
 800fe5c:	4611      	mov	r1, r2
 800fe5e:	4618      	mov	r0, r3
 800fe60:	f7fe f9be 	bl	800e1e0 <chk_lock>
 800fe64:	4603      	mov	r3, r0
 800fe66:	f887 324f 	strb.w	r3, [r7, #591]	; 0x24f
#endif
		}
		/* Create or Open a file */
		if (mode & (FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW)) {
 800fe6a:	f507 7314 	add.w	r3, r7, #592	; 0x250
 800fe6e:	f2a3 2349 	subw	r3, r3, #585	; 0x249
 800fe72:	781b      	ldrb	r3, [r3, #0]
 800fe74:	f003 031c 	and.w	r3, r3, #28
 800fe78:	2b00      	cmp	r3, #0
 800fe7a:	f000 80e6 	beq.w	801004a <f_open+0x2f2>
			if (res != FR_OK) {					/* No file, create new */
 800fe7e:	f897 324f 	ldrb.w	r3, [r7, #591]	; 0x24f
 800fe82:	2b00      	cmp	r3, #0
 800fe84:	d027      	beq.n	800fed6 <f_open+0x17e>
				if (res == FR_NO_FILE)			/* There is no file to open, create a new entry */
 800fe86:	f897 324f 	ldrb.w	r3, [r7, #591]	; 0x24f
 800fe8a:	2b04      	cmp	r3, #4
 800fe8c:	d10e      	bne.n	800feac <f_open+0x154>
#if _FS_LOCK
					res = enq_lock() ? dir_register(&dj) : FR_TOO_MANY_OPEN_FILES;
 800fe8e:	f7fe fa13 	bl	800e2b8 <enq_lock>
 800fe92:	4603      	mov	r3, r0
 800fe94:	2b00      	cmp	r3, #0
 800fe96:	d006      	beq.n	800fea6 <f_open+0x14e>
 800fe98:	f107 0320 	add.w	r3, r7, #32
 800fe9c:	4618      	mov	r0, r3
 800fe9e:	f7ff fa02 	bl	800f2a6 <dir_register>
 800fea2:	4603      	mov	r3, r0
 800fea4:	e000      	b.n	800fea8 <f_open+0x150>
 800fea6:	2312      	movs	r3, #18
 800fea8:	f887 324f 	strb.w	r3, [r7, #591]	; 0x24f
#else
					res = dir_register(&dj);
#endif
				mode |= FA_CREATE_ALWAYS;		/* File is created */
 800feac:	f507 7314 	add.w	r3, r7, #592	; 0x250
 800feb0:	f2a3 2349 	subw	r3, r3, #585	; 0x249
 800feb4:	f507 7214 	add.w	r2, r7, #592	; 0x250
 800feb8:	f2a2 2249 	subw	r2, r2, #585	; 0x249
 800febc:	7812      	ldrb	r2, [r2, #0]
 800febe:	f042 0208 	orr.w	r2, r2, #8
 800fec2:	701a      	strb	r2, [r3, #0]
				dir = dj.dir;					/* New entry */
 800fec4:	f507 7314 	add.w	r3, r7, #592	; 0x250
 800fec8:	f5a3 730c 	sub.w	r3, r3, #560	; 0x230
 800fecc:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 800fed0:	f8c7 3248 	str.w	r3, [r7, #584]	; 0x248
 800fed4:	e017      	b.n	800ff06 <f_open+0x1ae>
			}
			else {								/* Any object is already existing */
				if (dir[DIR_Attr] & (AM_RDO | AM_DIR)) {	/* Cannot overwrite it (R/O or DIR) */
 800fed6:	f8d7 3248 	ldr.w	r3, [r7, #584]	; 0x248
 800feda:	330b      	adds	r3, #11
 800fedc:	781b      	ldrb	r3, [r3, #0]
 800fede:	f003 0311 	and.w	r3, r3, #17
 800fee2:	2b00      	cmp	r3, #0
 800fee4:	d003      	beq.n	800feee <f_open+0x196>
					res = FR_DENIED;
 800fee6:	2307      	movs	r3, #7
 800fee8:	f887 324f 	strb.w	r3, [r7, #591]	; 0x24f
 800feec:	e00b      	b.n	800ff06 <f_open+0x1ae>
				} else {
					if (mode & FA_CREATE_NEW)	/* Cannot create as new file */
 800feee:	f507 7314 	add.w	r3, r7, #592	; 0x250
 800fef2:	f2a3 2349 	subw	r3, r3, #585	; 0x249
 800fef6:	781b      	ldrb	r3, [r3, #0]
 800fef8:	f003 0304 	and.w	r3, r3, #4
 800fefc:	2b00      	cmp	r3, #0
 800fefe:	d002      	beq.n	800ff06 <f_open+0x1ae>
						res = FR_EXIST;
 800ff00:	2308      	movs	r3, #8
 800ff02:	f887 324f 	strb.w	r3, [r7, #591]	; 0x24f
				}
			}
			if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate it if overwrite mode */
 800ff06:	f897 324f 	ldrb.w	r3, [r7, #591]	; 0x24f
 800ff0a:	2b00      	cmp	r3, #0
 800ff0c:	f040 80c1 	bne.w	8010092 <f_open+0x33a>
 800ff10:	f507 7314 	add.w	r3, r7, #592	; 0x250
 800ff14:	f2a3 2349 	subw	r3, r3, #585	; 0x249
 800ff18:	781b      	ldrb	r3, [r3, #0]
 800ff1a:	f003 0308 	and.w	r3, r3, #8
 800ff1e:	2b00      	cmp	r3, #0
 800ff20:	f000 80b7 	beq.w	8010092 <f_open+0x33a>
				dw = GET_FATTIME();				/* Created time */
 800ff24:	f7fc fd9e 	bl	800ca64 <get_fattime>
 800ff28:	f8c7 0244 	str.w	r0, [r7, #580]	; 0x244
				ST_DWORD(dir + DIR_CrtTime, dw);
 800ff2c:	f8d7 3248 	ldr.w	r3, [r7, #584]	; 0x248
 800ff30:	330e      	adds	r3, #14
 800ff32:	f8d7 2244 	ldr.w	r2, [r7, #580]	; 0x244
 800ff36:	b2d2      	uxtb	r2, r2
 800ff38:	701a      	strb	r2, [r3, #0]
 800ff3a:	f8d7 3244 	ldr.w	r3, [r7, #580]	; 0x244
 800ff3e:	b29b      	uxth	r3, r3
 800ff40:	0a1b      	lsrs	r3, r3, #8
 800ff42:	b29a      	uxth	r2, r3
 800ff44:	f8d7 3248 	ldr.w	r3, [r7, #584]	; 0x248
 800ff48:	330f      	adds	r3, #15
 800ff4a:	b2d2      	uxtb	r2, r2
 800ff4c:	701a      	strb	r2, [r3, #0]
 800ff4e:	f8d7 3244 	ldr.w	r3, [r7, #580]	; 0x244
 800ff52:	0c1a      	lsrs	r2, r3, #16
 800ff54:	f8d7 3248 	ldr.w	r3, [r7, #584]	; 0x248
 800ff58:	3310      	adds	r3, #16
 800ff5a:	b2d2      	uxtb	r2, r2
 800ff5c:	701a      	strb	r2, [r3, #0]
 800ff5e:	f8d7 3244 	ldr.w	r3, [r7, #580]	; 0x244
 800ff62:	0e1a      	lsrs	r2, r3, #24
 800ff64:	f8d7 3248 	ldr.w	r3, [r7, #584]	; 0x248
 800ff68:	3311      	adds	r3, #17
 800ff6a:	b2d2      	uxtb	r2, r2
 800ff6c:	701a      	strb	r2, [r3, #0]
				dir[DIR_Attr] = 0;				/* Reset attribute */
 800ff6e:	f8d7 3248 	ldr.w	r3, [r7, #584]	; 0x248
 800ff72:	330b      	adds	r3, #11
 800ff74:	2200      	movs	r2, #0
 800ff76:	701a      	strb	r2, [r3, #0]
				ST_DWORD(dir + DIR_FileSize, 0);/* size = 0 */
 800ff78:	f8d7 3248 	ldr.w	r3, [r7, #584]	; 0x248
 800ff7c:	331c      	adds	r3, #28
 800ff7e:	2200      	movs	r2, #0
 800ff80:	701a      	strb	r2, [r3, #0]
 800ff82:	f8d7 3248 	ldr.w	r3, [r7, #584]	; 0x248
 800ff86:	331d      	adds	r3, #29
 800ff88:	2200      	movs	r2, #0
 800ff8a:	701a      	strb	r2, [r3, #0]
 800ff8c:	f8d7 3248 	ldr.w	r3, [r7, #584]	; 0x248
 800ff90:	331e      	adds	r3, #30
 800ff92:	2200      	movs	r2, #0
 800ff94:	701a      	strb	r2, [r3, #0]
 800ff96:	f8d7 3248 	ldr.w	r3, [r7, #584]	; 0x248
 800ff9a:	331f      	adds	r3, #31
 800ff9c:	2200      	movs	r2, #0
 800ff9e:	701a      	strb	r2, [r3, #0]
				cl = ld_clust(dj.fs, dir);		/* Get start cluster */
 800ffa0:	f507 7314 	add.w	r3, r7, #592	; 0x250
 800ffa4:	f5a3 730c 	sub.w	r3, r3, #560	; 0x230
 800ffa8:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800ffac:	f8d7 1248 	ldr.w	r1, [r7, #584]	; 0x248
 800ffb0:	4618      	mov	r0, r3
 800ffb2:	f7ff f8d6 	bl	800f162 <ld_clust>
 800ffb6:	f8c7 0240 	str.w	r0, [r7, #576]	; 0x240
				st_clust(dir, 0);				/* cluster = 0 */
 800ffba:	2100      	movs	r1, #0
 800ffbc:	f8d7 0248 	ldr.w	r0, [r7, #584]	; 0x248
 800ffc0:	f7ff f8fc 	bl	800f1bc <st_clust>
				dj.fs->wflag = 1;
 800ffc4:	f507 7314 	add.w	r3, r7, #592	; 0x250
 800ffc8:	f5a3 730c 	sub.w	r3, r3, #560	; 0x230
 800ffcc:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800ffd0:	2201      	movs	r2, #1
 800ffd2:	f883 2204 	strb.w	r2, [r3, #516]	; 0x204
				if (cl) {						/* Remove the cluster chain if exist */
 800ffd6:	f8d7 3240 	ldr.w	r3, [r7, #576]	; 0x240
 800ffda:	2b00      	cmp	r3, #0
 800ffdc:	d059      	beq.n	8010092 <f_open+0x33a>
					dw = dj.fs->winsect;
 800ffde:	f507 7314 	add.w	r3, r7, #592	; 0x250
 800ffe2:	f5a3 730c 	sub.w	r3, r3, #560	; 0x230
 800ffe6:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800ffea:	f8d3 322c 	ldr.w	r3, [r3, #556]	; 0x22c
 800ffee:	f8c7 3244 	str.w	r3, [r7, #580]	; 0x244
					res = remove_chain(dj.fs, cl);
 800fff2:	f507 7314 	add.w	r3, r7, #592	; 0x250
 800fff6:	f5a3 730c 	sub.w	r3, r3, #560	; 0x230
 800fffa:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800fffe:	f8d7 1240 	ldr.w	r1, [r7, #576]	; 0x240
 8010002:	4618      	mov	r0, r3
 8010004:	f7fe fdad 	bl	800eb62 <remove_chain>
 8010008:	4603      	mov	r3, r0
 801000a:	f887 324f 	strb.w	r3, [r7, #591]	; 0x24f
					if (res == FR_OK) {
 801000e:	f897 324f 	ldrb.w	r3, [r7, #591]	; 0x24f
 8010012:	2b00      	cmp	r3, #0
 8010014:	d13d      	bne.n	8010092 <f_open+0x33a>
						dj.fs->last_clust = cl - 1;	/* Reuse the cluster hole */
 8010016:	f507 7314 	add.w	r3, r7, #592	; 0x250
 801001a:	f5a3 730c 	sub.w	r3, r3, #560	; 0x230
 801001e:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8010022:	f8d7 2240 	ldr.w	r2, [r7, #576]	; 0x240
 8010026:	3a01      	subs	r2, #1
 8010028:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c
						res = move_window(dj.fs, dw);
 801002c:	f507 7314 	add.w	r3, r7, #592	; 0x250
 8010030:	f5a3 730c 	sub.w	r3, r3, #560	; 0x230
 8010034:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8010038:	f8d7 1244 	ldr.w	r1, [r7, #580]	; 0x244
 801003c:	4618      	mov	r0, r3
 801003e:	f7fe facc 	bl	800e5da <move_window>
 8010042:	4603      	mov	r3, r0
 8010044:	f887 324f 	strb.w	r3, [r7, #591]	; 0x24f
 8010048:	e023      	b.n	8010092 <f_open+0x33a>
					}
				}
			}
		}
		else {	/* Open an existing file */
			if (res == FR_OK) {					/* Follow succeeded */
 801004a:	f897 324f 	ldrb.w	r3, [r7, #591]	; 0x24f
 801004e:	2b00      	cmp	r3, #0
 8010050:	d11f      	bne.n	8010092 <f_open+0x33a>
				if (dir[DIR_Attr] & AM_DIR) {	/* It is a directory */
 8010052:	f8d7 3248 	ldr.w	r3, [r7, #584]	; 0x248
 8010056:	330b      	adds	r3, #11
 8010058:	781b      	ldrb	r3, [r3, #0]
 801005a:	f003 0310 	and.w	r3, r3, #16
 801005e:	2b00      	cmp	r3, #0
 8010060:	d003      	beq.n	801006a <f_open+0x312>
					res = FR_NO_FILE;
 8010062:	2304      	movs	r3, #4
 8010064:	f887 324f 	strb.w	r3, [r7, #591]	; 0x24f
 8010068:	e013      	b.n	8010092 <f_open+0x33a>
				} else {
					if ((mode & FA_WRITE) && (dir[DIR_Attr] & AM_RDO)) /* R/O violation */
 801006a:	f507 7314 	add.w	r3, r7, #592	; 0x250
 801006e:	f2a3 2349 	subw	r3, r3, #585	; 0x249
 8010072:	781b      	ldrb	r3, [r3, #0]
 8010074:	f003 0302 	and.w	r3, r3, #2
 8010078:	2b00      	cmp	r3, #0
 801007a:	d00a      	beq.n	8010092 <f_open+0x33a>
 801007c:	f8d7 3248 	ldr.w	r3, [r7, #584]	; 0x248
 8010080:	330b      	adds	r3, #11
 8010082:	781b      	ldrb	r3, [r3, #0]
 8010084:	f003 0301 	and.w	r3, r3, #1
 8010088:	2b00      	cmp	r3, #0
 801008a:	d002      	beq.n	8010092 <f_open+0x33a>
						res = FR_DENIED;
 801008c:	2307      	movs	r3, #7
 801008e:	f887 324f 	strb.w	r3, [r7, #591]	; 0x24f
				}
			}
		}
		if (res == FR_OK) {
 8010092:	f897 324f 	ldrb.w	r3, [r7, #591]	; 0x24f
 8010096:	2b00      	cmp	r3, #0
 8010098:	d153      	bne.n	8010142 <f_open+0x3ea>
			if (mode & FA_CREATE_ALWAYS)		/* Set file change flag if created or overwritten */
 801009a:	f507 7314 	add.w	r3, r7, #592	; 0x250
 801009e:	f2a3 2349 	subw	r3, r3, #585	; 0x249
 80100a2:	781b      	ldrb	r3, [r3, #0]
 80100a4:	f003 0308 	and.w	r3, r3, #8
 80100a8:	2b00      	cmp	r3, #0
 80100aa:	d00b      	beq.n	80100c4 <f_open+0x36c>
				mode |= FA__WRITTEN;
 80100ac:	f507 7314 	add.w	r3, r7, #592	; 0x250
 80100b0:	f2a3 2349 	subw	r3, r3, #585	; 0x249
 80100b4:	f507 7214 	add.w	r2, r7, #592	; 0x250
 80100b8:	f2a2 2249 	subw	r2, r2, #585	; 0x249
 80100bc:	7812      	ldrb	r2, [r2, #0]
 80100be:	f042 0220 	orr.w	r2, r2, #32
 80100c2:	701a      	strb	r2, [r3, #0]
			fp->dir_sect = dj.fs->winsect;		/* Pointer to the directory entry */
 80100c4:	f507 7314 	add.w	r3, r7, #592	; 0x250
 80100c8:	f5a3 730c 	sub.w	r3, r3, #560	; 0x230
 80100cc:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 80100d0:	f8d3 222c 	ldr.w	r2, [r3, #556]	; 0x22c
 80100d4:	f507 7314 	add.w	r3, r7, #592	; 0x250
 80100d8:	f5a3 7311 	sub.w	r3, r3, #580	; 0x244
 80100dc:	681b      	ldr	r3, [r3, #0]
 80100de:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c
			fp->dir_ptr = dir;
 80100e2:	f507 7314 	add.w	r3, r7, #592	; 0x250
 80100e6:	f5a3 7311 	sub.w	r3, r3, #580	; 0x244
 80100ea:	681b      	ldr	r3, [r3, #0]
 80100ec:	f8d7 2248 	ldr.w	r2, [r7, #584]	; 0x248
 80100f0:	f8c3 2220 	str.w	r2, [r3, #544]	; 0x220
#if _FS_LOCK
			fp->lockid = inc_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 80100f4:	f507 7314 	add.w	r3, r7, #592	; 0x250
 80100f8:	f2a3 2349 	subw	r3, r3, #585	; 0x249
 80100fc:	781b      	ldrb	r3, [r3, #0]
 80100fe:	f023 0301 	bic.w	r3, r3, #1
 8010102:	2b00      	cmp	r3, #0
 8010104:	bf14      	ite	ne
 8010106:	2301      	movne	r3, #1
 8010108:	2300      	moveq	r3, #0
 801010a:	b2db      	uxtb	r3, r3
 801010c:	461a      	mov	r2, r3
 801010e:	f107 0320 	add.w	r3, r7, #32
 8010112:	4611      	mov	r1, r2
 8010114:	4618      	mov	r0, r3
 8010116:	f7fe f8f3 	bl	800e300 <inc_lock>
 801011a:	4602      	mov	r2, r0
 801011c:	f507 7314 	add.w	r3, r7, #592	; 0x250
 8010120:	f5a3 7311 	sub.w	r3, r3, #580	; 0x244
 8010124:	681b      	ldr	r3, [r3, #0]
 8010126:	f8c3 2228 	str.w	r2, [r3, #552]	; 0x228
			if (!fp->lockid) res = FR_INT_ERR;
 801012a:	f507 7314 	add.w	r3, r7, #592	; 0x250
 801012e:	f5a3 7311 	sub.w	r3, r3, #580	; 0x244
 8010132:	681b      	ldr	r3, [r3, #0]
 8010134:	f8d3 3228 	ldr.w	r3, [r3, #552]	; 0x228
 8010138:	2b00      	cmp	r3, #0
 801013a:	d102      	bne.n	8010142 <f_open+0x3ea>
 801013c:	2302      	movs	r3, #2
 801013e:	f887 324f 	strb.w	r3, [r7, #591]	; 0x24f
			}
		}
#endif
		FREE_BUF();

		if (res == FR_OK) {
 8010142:	f897 324f 	ldrb.w	r3, [r7, #591]	; 0x24f
 8010146:	2b00      	cmp	r3, #0
 8010148:	d178      	bne.n	801023c <f_open+0x4e4>
			fp->flag = mode;					/* File access mode */
 801014a:	f507 7314 	add.w	r3, r7, #592	; 0x250
 801014e:	f5a3 7311 	sub.w	r3, r3, #580	; 0x244
 8010152:	681b      	ldr	r3, [r3, #0]
 8010154:	f507 7214 	add.w	r2, r7, #592	; 0x250
 8010158:	f2a2 2249 	subw	r2, r2, #585	; 0x249
 801015c:	7812      	ldrb	r2, [r2, #0]
 801015e:	f883 2206 	strb.w	r2, [r3, #518]	; 0x206
			fp->err = 0;						/* Clear error flag */
 8010162:	f507 7314 	add.w	r3, r7, #592	; 0x250
 8010166:	f5a3 7311 	sub.w	r3, r3, #580	; 0x244
 801016a:	681b      	ldr	r3, [r3, #0]
 801016c:	2200      	movs	r2, #0
 801016e:	f883 2207 	strb.w	r2, [r3, #519]	; 0x207
			fp->sclust = ld_clust(dj.fs, dir);	/* File start cluster */
 8010172:	f507 7314 	add.w	r3, r7, #592	; 0x250
 8010176:	f5a3 730c 	sub.w	r3, r3, #560	; 0x230
 801017a:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 801017e:	f8d7 1248 	ldr.w	r1, [r7, #584]	; 0x248
 8010182:	4618      	mov	r0, r3
 8010184:	f7fe ffed 	bl	800f162 <ld_clust>
 8010188:	4602      	mov	r2, r0
 801018a:	f507 7314 	add.w	r3, r7, #592	; 0x250
 801018e:	f5a3 7311 	sub.w	r3, r3, #580	; 0x244
 8010192:	681b      	ldr	r3, [r3, #0]
 8010194:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210
			fp->fsize = LD_DWORD(dir + DIR_FileSize);	/* File size */
 8010198:	f8d7 3248 	ldr.w	r3, [r7, #584]	; 0x248
 801019c:	331f      	adds	r3, #31
 801019e:	781b      	ldrb	r3, [r3, #0]
 80101a0:	061a      	lsls	r2, r3, #24
 80101a2:	f8d7 3248 	ldr.w	r3, [r7, #584]	; 0x248
 80101a6:	331e      	adds	r3, #30
 80101a8:	781b      	ldrb	r3, [r3, #0]
 80101aa:	041b      	lsls	r3, r3, #16
 80101ac:	4313      	orrs	r3, r2
 80101ae:	f8d7 2248 	ldr.w	r2, [r7, #584]	; 0x248
 80101b2:	321d      	adds	r2, #29
 80101b4:	7812      	ldrb	r2, [r2, #0]
 80101b6:	0212      	lsls	r2, r2, #8
 80101b8:	4313      	orrs	r3, r2
 80101ba:	f8d7 2248 	ldr.w	r2, [r7, #584]	; 0x248
 80101be:	321c      	adds	r2, #28
 80101c0:	7812      	ldrb	r2, [r2, #0]
 80101c2:	431a      	orrs	r2, r3
 80101c4:	f507 7314 	add.w	r3, r7, #592	; 0x250
 80101c8:	f5a3 7311 	sub.w	r3, r3, #580	; 0x244
 80101cc:	681b      	ldr	r3, [r3, #0]
 80101ce:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c
			fp->fptr = 0;						/* File pointer */
 80101d2:	f507 7314 	add.w	r3, r7, #592	; 0x250
 80101d6:	f5a3 7311 	sub.w	r3, r3, #580	; 0x244
 80101da:	681b      	ldr	r3, [r3, #0]
 80101dc:	2200      	movs	r2, #0
 80101de:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
			fp->dsect = 0;
 80101e2:	f507 7314 	add.w	r3, r7, #592	; 0x250
 80101e6:	f5a3 7311 	sub.w	r3, r3, #580	; 0x244
 80101ea:	681b      	ldr	r3, [r3, #0]
 80101ec:	2200      	movs	r2, #0
 80101ee:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218
#if _USE_FASTSEEK
			fp->cltbl = 0;						/* Normal seek mode */
 80101f2:	f507 7314 	add.w	r3, r7, #592	; 0x250
 80101f6:	f5a3 7311 	sub.w	r3, r3, #580	; 0x244
 80101fa:	681b      	ldr	r3, [r3, #0]
 80101fc:	2200      	movs	r2, #0
 80101fe:	f8c3 2224 	str.w	r2, [r3, #548]	; 0x224
#endif
			fp->fs = dj.fs;	 					/* Validate file object */
 8010202:	f507 7314 	add.w	r3, r7, #592	; 0x250
 8010206:	f5a3 730c 	sub.w	r3, r3, #560	; 0x230
 801020a:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 801020e:	f507 7314 	add.w	r3, r7, #592	; 0x250
 8010212:	f5a3 7311 	sub.w	r3, r3, #580	; 0x244
 8010216:	681b      	ldr	r3, [r3, #0]
 8010218:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
			fp->id = fp->fs->id;
 801021c:	f507 7314 	add.w	r3, r7, #592	; 0x250
 8010220:	f5a3 7311 	sub.w	r3, r3, #580	; 0x244
 8010224:	681b      	ldr	r3, [r3, #0]
 8010226:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 801022a:	f8b3 2206 	ldrh.w	r2, [r3, #518]	; 0x206
 801022e:	f507 7314 	add.w	r3, r7, #592	; 0x250
 8010232:	f5a3 7311 	sub.w	r3, r3, #580	; 0x244
 8010236:	681b      	ldr	r3, [r3, #0]
 8010238:	f8a3 2204 	strh.w	r2, [r3, #516]	; 0x204
		}
	}

	LEAVE_FF(dj.fs, res);
 801023c:	f897 324f 	ldrb.w	r3, [r7, #591]	; 0x24f
}
 8010240:	4618      	mov	r0, r3
 8010242:	f507 7714 	add.w	r7, r7, #592	; 0x250
 8010246:	46bd      	mov	sp, r7
 8010248:	bd80      	pop	{r7, pc}

0801024a <f_read>:
	FIL* fp, 		/* Pointer to the file object */
	void* buff,		/* Pointer to data buffer */
	UINT btr,		/* Number of bytes to read */
	UINT* br		/* Pointer to number of bytes read */
)
{
 801024a:	b580      	push	{r7, lr}
 801024c:	b08c      	sub	sp, #48	; 0x30
 801024e:	af00      	add	r7, sp, #0
 8010250:	60f8      	str	r0, [r7, #12]
 8010252:	60b9      	str	r1, [r7, #8]
 8010254:	607a      	str	r2, [r7, #4]
 8010256:	603b      	str	r3, [r7, #0]
	FRESULT res;
	DWORD clst, sect, remain;
	UINT rcnt, cc;
	BYTE csect, *rbuff = (BYTE*)buff;
 8010258:	68bb      	ldr	r3, [r7, #8]
 801025a:	623b      	str	r3, [r7, #32]


	*br = 0;	/* Clear read byte counter */
 801025c:	683b      	ldr	r3, [r7, #0]
 801025e:	2200      	movs	r2, #0
 8010260:	601a      	str	r2, [r3, #0]

	res = validate(fp);							/* Check validity */
 8010262:	68f8      	ldr	r0, [r7, #12]
 8010264:	f7ff fcfc 	bl	800fc60 <validate>
 8010268:	4603      	mov	r3, r0
 801026a:	77fb      	strb	r3, [r7, #31]
	if (res != FR_OK) LEAVE_FF(fp->fs, res);
 801026c:	7ffb      	ldrb	r3, [r7, #31]
 801026e:	2b00      	cmp	r3, #0
 8010270:	d001      	beq.n	8010276 <f_read+0x2c>
 8010272:	7ffb      	ldrb	r3, [r7, #31]
 8010274:	e150      	b.n	8010518 <f_read+0x2ce>
	if (fp->err)								/* Check error */
 8010276:	68fb      	ldr	r3, [r7, #12]
 8010278:	f893 3207 	ldrb.w	r3, [r3, #519]	; 0x207
 801027c:	2b00      	cmp	r3, #0
 801027e:	d003      	beq.n	8010288 <f_read+0x3e>
		LEAVE_FF(fp->fs, (FRESULT)fp->err);
 8010280:	68fb      	ldr	r3, [r7, #12]
 8010282:	f893 3207 	ldrb.w	r3, [r3, #519]	; 0x207
 8010286:	e147      	b.n	8010518 <f_read+0x2ce>
	if (!(fp->flag & FA_READ)) 					/* Check access mode */
 8010288:	68fb      	ldr	r3, [r7, #12]
 801028a:	f893 3206 	ldrb.w	r3, [r3, #518]	; 0x206
 801028e:	f003 0301 	and.w	r3, r3, #1
 8010292:	2b00      	cmp	r3, #0
 8010294:	d101      	bne.n	801029a <f_read+0x50>
		LEAVE_FF(fp->fs, FR_DENIED);
 8010296:	2307      	movs	r3, #7
 8010298:	e13e      	b.n	8010518 <f_read+0x2ce>
	remain = fp->fsize - fp->fptr;
 801029a:	68fb      	ldr	r3, [r7, #12]
 801029c:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 80102a0:	68fb      	ldr	r3, [r7, #12]
 80102a2:	f8d3 3208 	ldr.w	r3, [r3, #520]	; 0x208
 80102a6:	1ad3      	subs	r3, r2, r3
 80102a8:	61bb      	str	r3, [r7, #24]
	if (btr > remain) btr = (UINT)remain;		/* Truncate btr by remaining bytes */
 80102aa:	687a      	ldr	r2, [r7, #4]
 80102ac:	69bb      	ldr	r3, [r7, #24]
 80102ae:	429a      	cmp	r2, r3
 80102b0:	f240 812d 	bls.w	801050e <f_read+0x2c4>
 80102b4:	69bb      	ldr	r3, [r7, #24]
 80102b6:	607b      	str	r3, [r7, #4]

	for ( ;  btr;								/* Repeat until all data read */
 80102b8:	e129      	b.n	801050e <f_read+0x2c4>
		rbuff += rcnt, fp->fptr += rcnt, *br += rcnt, btr -= rcnt) {
		if ((fp->fptr % SS(fp->fs)) == 0) {		/* On the sector boundary? */
 80102ba:	68fb      	ldr	r3, [r7, #12]
 80102bc:	f8d3 3208 	ldr.w	r3, [r3, #520]	; 0x208
 80102c0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80102c4:	2b00      	cmp	r3, #0
 80102c6:	f040 80f2 	bne.w	80104ae <f_read+0x264>
			csect = (BYTE)(fp->fptr / SS(fp->fs) & (fp->fs->csize - 1));	/* Sector offset in the cluster */
 80102ca:	68fb      	ldr	r3, [r7, #12]
 80102cc:	f8d3 3208 	ldr.w	r3, [r3, #520]	; 0x208
 80102d0:	0a5b      	lsrs	r3, r3, #9
 80102d2:	b2da      	uxtb	r2, r3
 80102d4:	68fb      	ldr	r3, [r7, #12]
 80102d6:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 80102da:	f893 3202 	ldrb.w	r3, [r3, #514]	; 0x202
 80102de:	3b01      	subs	r3, #1
 80102e0:	b2db      	uxtb	r3, r3
 80102e2:	4013      	ands	r3, r2
 80102e4:	75fb      	strb	r3, [r7, #23]
			if (!csect) {						/* On the cluster boundary? */
 80102e6:	7dfb      	ldrb	r3, [r7, #23]
 80102e8:	2b00      	cmp	r3, #0
 80102ea:	d139      	bne.n	8010360 <f_read+0x116>
				if (fp->fptr == 0) {			/* On the top of the file? */
 80102ec:	68fb      	ldr	r3, [r7, #12]
 80102ee:	f8d3 3208 	ldr.w	r3, [r3, #520]	; 0x208
 80102f2:	2b00      	cmp	r3, #0
 80102f4:	d104      	bne.n	8010300 <f_read+0xb6>
					clst = fp->sclust;			/* Follow from the origin */
 80102f6:	68fb      	ldr	r3, [r7, #12]
 80102f8:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 80102fc:	62fb      	str	r3, [r7, #44]	; 0x2c
 80102fe:	e018      	b.n	8010332 <f_read+0xe8>
				} else {						/* Middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl)
 8010300:	68fb      	ldr	r3, [r7, #12]
 8010302:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 8010306:	2b00      	cmp	r3, #0
 8010308:	d008      	beq.n	801031c <f_read+0xd2>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 801030a:	68fb      	ldr	r3, [r7, #12]
 801030c:	f8d3 3208 	ldr.w	r3, [r3, #520]	; 0x208
 8010310:	4619      	mov	r1, r3
 8010312:	68f8      	ldr	r0, [r7, #12]
 8010314:	f7fe fd1c 	bl	800ed50 <clmt_clust>
 8010318:	62f8      	str	r0, [r7, #44]	; 0x2c
 801031a:	e00a      	b.n	8010332 <f_read+0xe8>
					else
#endif
						clst = get_fat(fp->fs, fp->clust);	/* Follow cluster chain on the FAT */
 801031c:	68fb      	ldr	r3, [r7, #12]
 801031e:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 8010322:	68fb      	ldr	r3, [r7, #12]
 8010324:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8010328:	4619      	mov	r1, r3
 801032a:	4610      	mov	r0, r2
 801032c:	f7fe fa51 	bl	800e7d2 <get_fat>
 8010330:	62f8      	str	r0, [r7, #44]	; 0x2c
				}
				if (clst < 2) ABORT(fp->fs, FR_INT_ERR);
 8010332:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010334:	2b01      	cmp	r3, #1
 8010336:	d805      	bhi.n	8010344 <f_read+0xfa>
 8010338:	68fb      	ldr	r3, [r7, #12]
 801033a:	2202      	movs	r2, #2
 801033c:	f883 2207 	strb.w	r2, [r3, #519]	; 0x207
 8010340:	2302      	movs	r3, #2
 8010342:	e0e9      	b.n	8010518 <f_read+0x2ce>
				if (clst == 0xFFFFFFFF) ABORT(fp->fs, FR_DISK_ERR);
 8010344:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010346:	f1b3 3fff 	cmp.w	r3, #4294967295
 801034a:	d105      	bne.n	8010358 <f_read+0x10e>
 801034c:	68fb      	ldr	r3, [r7, #12]
 801034e:	2201      	movs	r2, #1
 8010350:	f883 2207 	strb.w	r2, [r3, #519]	; 0x207
 8010354:	2301      	movs	r3, #1
 8010356:	e0df      	b.n	8010518 <f_read+0x2ce>
				fp->clust = clst;				/* Update current cluster */
 8010358:	68fb      	ldr	r3, [r7, #12]
 801035a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 801035c:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
			}
			sect = clust2sect(fp->fs, fp->clust);	/* Get current sector */
 8010360:	68fb      	ldr	r3, [r7, #12]
 8010362:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 8010366:	68fb      	ldr	r3, [r7, #12]
 8010368:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 801036c:	4619      	mov	r1, r3
 801036e:	4610      	mov	r0, r2
 8010370:	f7fe fa0e 	bl	800e790 <clust2sect>
 8010374:	6138      	str	r0, [r7, #16]
			if (!sect) ABORT(fp->fs, FR_INT_ERR);
 8010376:	693b      	ldr	r3, [r7, #16]
 8010378:	2b00      	cmp	r3, #0
 801037a:	d105      	bne.n	8010388 <f_read+0x13e>
 801037c:	68fb      	ldr	r3, [r7, #12]
 801037e:	2202      	movs	r2, #2
 8010380:	f883 2207 	strb.w	r2, [r3, #519]	; 0x207
 8010384:	2302      	movs	r3, #2
 8010386:	e0c7      	b.n	8010518 <f_read+0x2ce>
			sect += csect;
 8010388:	7dfb      	ldrb	r3, [r7, #23]
 801038a:	693a      	ldr	r2, [r7, #16]
 801038c:	4413      	add	r3, r2
 801038e:	613b      	str	r3, [r7, #16]
			cc = btr / SS(fp->fs);				/* When remaining bytes >= sector size, */
 8010390:	687b      	ldr	r3, [r7, #4]
 8010392:	0a5b      	lsrs	r3, r3, #9
 8010394:	627b      	str	r3, [r7, #36]	; 0x24
			if (cc) {							/* Read maximum contiguous sectors directly */
 8010396:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010398:	2b00      	cmp	r3, #0
 801039a:	d046      	beq.n	801042a <f_read+0x1e0>
				if (csect + cc > fp->fs->csize)	/* Clip at cluster boundary */
 801039c:	7dfa      	ldrb	r2, [r7, #23]
 801039e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80103a0:	4413      	add	r3, r2
 80103a2:	68fa      	ldr	r2, [r7, #12]
 80103a4:	f8d2 2200 	ldr.w	r2, [r2, #512]	; 0x200
 80103a8:	f892 2202 	ldrb.w	r2, [r2, #514]	; 0x202
 80103ac:	4293      	cmp	r3, r2
 80103ae:	d908      	bls.n	80103c2 <f_read+0x178>
					cc = fp->fs->csize - csect;
 80103b0:	68fb      	ldr	r3, [r7, #12]
 80103b2:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 80103b6:	f893 3202 	ldrb.w	r3, [r3, #514]	; 0x202
 80103ba:	461a      	mov	r2, r3
 80103bc:	7dfb      	ldrb	r3, [r7, #23]
 80103be:	1ad3      	subs	r3, r2, r3
 80103c0:	627b      	str	r3, [r7, #36]	; 0x24
				if (disk_read(fp->fs->drv, rbuff, sect, cc) != RES_OK)
 80103c2:	68fb      	ldr	r3, [r7, #12]
 80103c4:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 80103c8:	f893 0201 	ldrb.w	r0, [r3, #513]	; 0x201
 80103cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80103ce:	693a      	ldr	r2, [r7, #16]
 80103d0:	6a39      	ldr	r1, [r7, #32]
 80103d2:	f7fd fe2f 	bl	800e034 <disk_read>
 80103d6:	4603      	mov	r3, r0
 80103d8:	2b00      	cmp	r3, #0
 80103da:	d005      	beq.n	80103e8 <f_read+0x19e>
					ABORT(fp->fs, FR_DISK_ERR);
 80103dc:	68fb      	ldr	r3, [r7, #12]
 80103de:	2201      	movs	r2, #1
 80103e0:	f883 2207 	strb.w	r2, [r3, #519]	; 0x207
 80103e4:	2301      	movs	r3, #1
 80103e6:	e097      	b.n	8010518 <f_read+0x2ce>
#if !_FS_READONLY && _FS_MINIMIZE <= 2			/* Replace one of the read sectors with cached data if it contains a dirty sector */
#if _FS_TINY
				if (fp->fs->wflag && fp->fs->winsect - sect < cc)
					mem_cpy(rbuff + ((fp->fs->winsect - sect) * SS(fp->fs)), fp->fs->win.d8, SS(fp->fs));
#else
				if ((fp->flag & FA__DIRTY) && fp->dsect - sect < cc)
 80103e8:	68fb      	ldr	r3, [r7, #12]
 80103ea:	f893 3206 	ldrb.w	r3, [r3, #518]	; 0x206
 80103ee:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80103f2:	2b00      	cmp	r3, #0
 80103f4:	d015      	beq.n	8010422 <f_read+0x1d8>
 80103f6:	68fb      	ldr	r3, [r7, #12]
 80103f8:	f8d3 2218 	ldr.w	r2, [r3, #536]	; 0x218
 80103fc:	693b      	ldr	r3, [r7, #16]
 80103fe:	1ad3      	subs	r3, r2, r3
 8010400:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8010402:	429a      	cmp	r2, r3
 8010404:	d90d      	bls.n	8010422 <f_read+0x1d8>
					mem_cpy(rbuff + ((fp->dsect - sect) * SS(fp->fs)), fp->buf.d8, SS(fp->fs));
 8010406:	68fb      	ldr	r3, [r7, #12]
 8010408:	f8d3 2218 	ldr.w	r2, [r3, #536]	; 0x218
 801040c:	693b      	ldr	r3, [r7, #16]
 801040e:	1ad3      	subs	r3, r2, r3
 8010410:	025b      	lsls	r3, r3, #9
 8010412:	6a3a      	ldr	r2, [r7, #32]
 8010414:	4413      	add	r3, r2
 8010416:	68f9      	ldr	r1, [r7, #12]
 8010418:	f44f 7200 	mov.w	r2, #512	; 0x200
 801041c:	4618      	mov	r0, r3
 801041e:	f7fd fe67 	bl	800e0f0 <mem_cpy>
#endif
#endif
				rcnt = SS(fp->fs) * cc;			/* Number of bytes transferred */
 8010422:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010424:	025b      	lsls	r3, r3, #9
 8010426:	62bb      	str	r3, [r7, #40]	; 0x28
				continue;
 8010428:	e05b      	b.n	80104e2 <f_read+0x298>
			}
#if !_FS_TINY
			if (fp->dsect != sect) {			/* Load data sector if not in cache */
 801042a:	68fb      	ldr	r3, [r7, #12]
 801042c:	f8d3 3218 	ldr.w	r3, [r3, #536]	; 0x218
 8010430:	693a      	ldr	r2, [r7, #16]
 8010432:	429a      	cmp	r2, r3
 8010434:	d037      	beq.n	80104a6 <f_read+0x25c>
#if !_FS_READONLY
				if (fp->flag & FA__DIRTY) {		/* Write-back dirty sector cache */
 8010436:	68fb      	ldr	r3, [r7, #12]
 8010438:	f893 3206 	ldrb.w	r3, [r3, #518]	; 0x206
 801043c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8010440:	2b00      	cmp	r3, #0
 8010442:	d01d      	beq.n	8010480 <f_read+0x236>
					if (disk_write(fp->fs->drv, fp->buf.d8, fp->dsect, 1) != RES_OK)
 8010444:	68fb      	ldr	r3, [r7, #12]
 8010446:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 801044a:	f893 0201 	ldrb.w	r0, [r3, #513]	; 0x201
 801044e:	68f9      	ldr	r1, [r7, #12]
 8010450:	68fb      	ldr	r3, [r7, #12]
 8010452:	f8d3 2218 	ldr.w	r2, [r3, #536]	; 0x218
 8010456:	2301      	movs	r3, #1
 8010458:	f7fd fe0c 	bl	800e074 <disk_write>
 801045c:	4603      	mov	r3, r0
 801045e:	2b00      	cmp	r3, #0
 8010460:	d005      	beq.n	801046e <f_read+0x224>
						ABORT(fp->fs, FR_DISK_ERR);
 8010462:	68fb      	ldr	r3, [r7, #12]
 8010464:	2201      	movs	r2, #1
 8010466:	f883 2207 	strb.w	r2, [r3, #519]	; 0x207
 801046a:	2301      	movs	r3, #1
 801046c:	e054      	b.n	8010518 <f_read+0x2ce>
					fp->flag &= ~FA__DIRTY;
 801046e:	68fb      	ldr	r3, [r7, #12]
 8010470:	f893 3206 	ldrb.w	r3, [r3, #518]	; 0x206
 8010474:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8010478:	b2da      	uxtb	r2, r3
 801047a:	68fb      	ldr	r3, [r7, #12]
 801047c:	f883 2206 	strb.w	r2, [r3, #518]	; 0x206
				}
#endif
				if (disk_read(fp->fs->drv, fp->buf.d8, sect, 1) != RES_OK)	/* Fill sector cache */
 8010480:	68fb      	ldr	r3, [r7, #12]
 8010482:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8010486:	f893 0201 	ldrb.w	r0, [r3, #513]	; 0x201
 801048a:	68f9      	ldr	r1, [r7, #12]
 801048c:	2301      	movs	r3, #1
 801048e:	693a      	ldr	r2, [r7, #16]
 8010490:	f7fd fdd0 	bl	800e034 <disk_read>
 8010494:	4603      	mov	r3, r0
 8010496:	2b00      	cmp	r3, #0
 8010498:	d005      	beq.n	80104a6 <f_read+0x25c>
					ABORT(fp->fs, FR_DISK_ERR);
 801049a:	68fb      	ldr	r3, [r7, #12]
 801049c:	2201      	movs	r2, #1
 801049e:	f883 2207 	strb.w	r2, [r3, #519]	; 0x207
 80104a2:	2301      	movs	r3, #1
 80104a4:	e038      	b.n	8010518 <f_read+0x2ce>
			}
#endif
			fp->dsect = sect;
 80104a6:	68fb      	ldr	r3, [r7, #12]
 80104a8:	693a      	ldr	r2, [r7, #16]
 80104aa:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218
		}
		rcnt = SS(fp->fs) - ((UINT)fp->fptr % SS(fp->fs));	/* Get partial sector data from sector buffer */
 80104ae:	68fb      	ldr	r3, [r7, #12]
 80104b0:	f8d3 3208 	ldr.w	r3, [r3, #520]	; 0x208
 80104b4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80104b8:	f5c3 7300 	rsb	r3, r3, #512	; 0x200
 80104bc:	62bb      	str	r3, [r7, #40]	; 0x28
		if (rcnt > btr) rcnt = btr;
 80104be:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80104c0:	687b      	ldr	r3, [r7, #4]
 80104c2:	429a      	cmp	r2, r3
 80104c4:	d901      	bls.n	80104ca <f_read+0x280>
 80104c6:	687b      	ldr	r3, [r7, #4]
 80104c8:	62bb      	str	r3, [r7, #40]	; 0x28
#if _FS_TINY
		if (move_window(fp->fs, fp->dsect) != FR_OK)		/* Move sector window */
			ABORT(fp->fs, FR_DISK_ERR);
		mem_cpy(rbuff, &fp->fs->win.d8[fp->fptr % SS(fp->fs)], rcnt);	/* Pick partial sector */
#else
		mem_cpy(rbuff, &fp->buf.d8[fp->fptr % SS(fp->fs)], rcnt);	/* Pick partial sector */
 80104ca:	68fb      	ldr	r3, [r7, #12]
 80104cc:	f8d3 3208 	ldr.w	r3, [r3, #520]	; 0x208
 80104d0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80104d4:	68fa      	ldr	r2, [r7, #12]
 80104d6:	4413      	add	r3, r2
 80104d8:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80104da:	4619      	mov	r1, r3
 80104dc:	6a38      	ldr	r0, [r7, #32]
 80104de:	f7fd fe07 	bl	800e0f0 <mem_cpy>
		rbuff += rcnt, fp->fptr += rcnt, *br += rcnt, btr -= rcnt) {
 80104e2:	6a3a      	ldr	r2, [r7, #32]
 80104e4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80104e6:	4413      	add	r3, r2
 80104e8:	623b      	str	r3, [r7, #32]
 80104ea:	68fb      	ldr	r3, [r7, #12]
 80104ec:	f8d3 2208 	ldr.w	r2, [r3, #520]	; 0x208
 80104f0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80104f2:	441a      	add	r2, r3
 80104f4:	68fb      	ldr	r3, [r7, #12]
 80104f6:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
 80104fa:	683b      	ldr	r3, [r7, #0]
 80104fc:	681a      	ldr	r2, [r3, #0]
 80104fe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010500:	441a      	add	r2, r3
 8010502:	683b      	ldr	r3, [r7, #0]
 8010504:	601a      	str	r2, [r3, #0]
 8010506:	687a      	ldr	r2, [r7, #4]
 8010508:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801050a:	1ad3      	subs	r3, r2, r3
 801050c:	607b      	str	r3, [r7, #4]
	for ( ;  btr;								/* Repeat until all data read */
 801050e:	687b      	ldr	r3, [r7, #4]
 8010510:	2b00      	cmp	r3, #0
 8010512:	f47f aed2 	bne.w	80102ba <f_read+0x70>
#endif
	}

	LEAVE_FF(fp->fs, FR_OK);
 8010516:	2300      	movs	r3, #0
}
 8010518:	4618      	mov	r0, r3
 801051a:	3730      	adds	r7, #48	; 0x30
 801051c:	46bd      	mov	sp, r7
 801051e:	bd80      	pop	{r7, pc}

08010520 <f_write>:
	FIL* fp,			/* Pointer to the file object */
	const void *buff,	/* Pointer to the data to be written */
	UINT btw,			/* Number of bytes to write */
	UINT* bw			/* Pointer to number of bytes written */
)
{
 8010520:	b580      	push	{r7, lr}
 8010522:	b08a      	sub	sp, #40	; 0x28
 8010524:	af00      	add	r7, sp, #0
 8010526:	60f8      	str	r0, [r7, #12]
 8010528:	60b9      	str	r1, [r7, #8]
 801052a:	607a      	str	r2, [r7, #4]
 801052c:	603b      	str	r3, [r7, #0]
	FRESULT res;
	DWORD clst, sect;
	UINT wcnt, cc;
	const BYTE *wbuff = (const BYTE*)buff;
 801052e:	68bb      	ldr	r3, [r7, #8]
 8010530:	61bb      	str	r3, [r7, #24]
	BYTE csect;


	*bw = 0;	/* Clear write byte counter */
 8010532:	683b      	ldr	r3, [r7, #0]
 8010534:	2200      	movs	r2, #0
 8010536:	601a      	str	r2, [r3, #0]

	res = validate(fp);						/* Check validity */
 8010538:	68f8      	ldr	r0, [r7, #12]
 801053a:	f7ff fb91 	bl	800fc60 <validate>
 801053e:	4603      	mov	r3, r0
 8010540:	75fb      	strb	r3, [r7, #23]
	if (res != FR_OK) LEAVE_FF(fp->fs, res);
 8010542:	7dfb      	ldrb	r3, [r7, #23]
 8010544:	2b00      	cmp	r3, #0
 8010546:	d001      	beq.n	801054c <f_write+0x2c>
 8010548:	7dfb      	ldrb	r3, [r7, #23]
 801054a:	e192      	b.n	8010872 <f_write+0x352>
	if (fp->err)							/* Check error */
 801054c:	68fb      	ldr	r3, [r7, #12]
 801054e:	f893 3207 	ldrb.w	r3, [r3, #519]	; 0x207
 8010552:	2b00      	cmp	r3, #0
 8010554:	d003      	beq.n	801055e <f_write+0x3e>
		LEAVE_FF(fp->fs, (FRESULT)fp->err);
 8010556:	68fb      	ldr	r3, [r7, #12]
 8010558:	f893 3207 	ldrb.w	r3, [r3, #519]	; 0x207
 801055c:	e189      	b.n	8010872 <f_write+0x352>
	if (!(fp->flag & FA_WRITE))				/* Check access mode */
 801055e:	68fb      	ldr	r3, [r7, #12]
 8010560:	f893 3206 	ldrb.w	r3, [r3, #518]	; 0x206
 8010564:	f003 0302 	and.w	r3, r3, #2
 8010568:	2b00      	cmp	r3, #0
 801056a:	d101      	bne.n	8010570 <f_write+0x50>
		LEAVE_FF(fp->fs, FR_DENIED);
 801056c:	2307      	movs	r3, #7
 801056e:	e180      	b.n	8010872 <f_write+0x352>
	if (fp->fptr + btw < fp->fptr) btw = 0;	/* File size cannot reach 4GB */
 8010570:	68fb      	ldr	r3, [r7, #12]
 8010572:	f8d3 2208 	ldr.w	r2, [r3, #520]	; 0x208
 8010576:	687b      	ldr	r3, [r7, #4]
 8010578:	441a      	add	r2, r3
 801057a:	68fb      	ldr	r3, [r7, #12]
 801057c:	f8d3 3208 	ldr.w	r3, [r3, #520]	; 0x208
 8010580:	429a      	cmp	r2, r3
 8010582:	f080 8158 	bcs.w	8010836 <f_write+0x316>
 8010586:	2300      	movs	r3, #0
 8010588:	607b      	str	r3, [r7, #4]

	for ( ;  btw;							/* Repeat until all data written */
 801058a:	e154      	b.n	8010836 <f_write+0x316>
		wbuff += wcnt, fp->fptr += wcnt, *bw += wcnt, btw -= wcnt) {
		if ((fp->fptr % SS(fp->fs)) == 0) {	/* On the sector boundary? */
 801058c:	68fb      	ldr	r3, [r7, #12]
 801058e:	f8d3 3208 	ldr.w	r3, [r3, #520]	; 0x208
 8010592:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8010596:	2b00      	cmp	r3, #0
 8010598:	f040 8114 	bne.w	80107c4 <f_write+0x2a4>
			csect = (BYTE)(fp->fptr / SS(fp->fs) & (fp->fs->csize - 1));	/* Sector offset in the cluster */
 801059c:	68fb      	ldr	r3, [r7, #12]
 801059e:	f8d3 3208 	ldr.w	r3, [r3, #520]	; 0x208
 80105a2:	0a5b      	lsrs	r3, r3, #9
 80105a4:	b2da      	uxtb	r2, r3
 80105a6:	68fb      	ldr	r3, [r7, #12]
 80105a8:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 80105ac:	f893 3202 	ldrb.w	r3, [r3, #514]	; 0x202
 80105b0:	3b01      	subs	r3, #1
 80105b2:	b2db      	uxtb	r3, r3
 80105b4:	4013      	ands	r3, r2
 80105b6:	75bb      	strb	r3, [r7, #22]
			if (!csect) {					/* On the cluster boundary? */
 80105b8:	7dbb      	ldrb	r3, [r7, #22]
 80105ba:	2b00      	cmp	r3, #0
 80105bc:	d151      	bne.n	8010662 <f_write+0x142>
				if (fp->fptr == 0) {		/* On the top of the file? */
 80105be:	68fb      	ldr	r3, [r7, #12]
 80105c0:	f8d3 3208 	ldr.w	r3, [r3, #520]	; 0x208
 80105c4:	2b00      	cmp	r3, #0
 80105c6:	d10f      	bne.n	80105e8 <f_write+0xc8>
					clst = fp->sclust;		/* Follow from the origin */
 80105c8:	68fb      	ldr	r3, [r7, #12]
 80105ca:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 80105ce:	627b      	str	r3, [r7, #36]	; 0x24
					if (clst == 0)			/* When no cluster is allocated, */
 80105d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80105d2:	2b00      	cmp	r3, #0
 80105d4:	d121      	bne.n	801061a <f_write+0xfa>
						clst = create_chain(fp->fs, 0);	/* Create a new cluster chain */
 80105d6:	68fb      	ldr	r3, [r7, #12]
 80105d8:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 80105dc:	2100      	movs	r1, #0
 80105de:	4618      	mov	r0, r3
 80105e0:	f7fe fb19 	bl	800ec16 <create_chain>
 80105e4:	6278      	str	r0, [r7, #36]	; 0x24
 80105e6:	e018      	b.n	801061a <f_write+0xfa>
				} else {					/* Middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl)
 80105e8:	68fb      	ldr	r3, [r7, #12]
 80105ea:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 80105ee:	2b00      	cmp	r3, #0
 80105f0:	d008      	beq.n	8010604 <f_write+0xe4>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 80105f2:	68fb      	ldr	r3, [r7, #12]
 80105f4:	f8d3 3208 	ldr.w	r3, [r3, #520]	; 0x208
 80105f8:	4619      	mov	r1, r3
 80105fa:	68f8      	ldr	r0, [r7, #12]
 80105fc:	f7fe fba8 	bl	800ed50 <clmt_clust>
 8010600:	6278      	str	r0, [r7, #36]	; 0x24
 8010602:	e00a      	b.n	801061a <f_write+0xfa>
					else
#endif
						clst = create_chain(fp->fs, fp->clust);	/* Follow or stretch cluster chain on the FAT */
 8010604:	68fb      	ldr	r3, [r7, #12]
 8010606:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 801060a:	68fb      	ldr	r3, [r7, #12]
 801060c:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8010610:	4619      	mov	r1, r3
 8010612:	4610      	mov	r0, r2
 8010614:	f7fe faff 	bl	800ec16 <create_chain>
 8010618:	6278      	str	r0, [r7, #36]	; 0x24
				}
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 801061a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801061c:	2b00      	cmp	r3, #0
 801061e:	f000 810f 	beq.w	8010840 <f_write+0x320>
				if (clst == 1) ABORT(fp->fs, FR_INT_ERR);
 8010622:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010624:	2b01      	cmp	r3, #1
 8010626:	d105      	bne.n	8010634 <f_write+0x114>
 8010628:	68fb      	ldr	r3, [r7, #12]
 801062a:	2202      	movs	r2, #2
 801062c:	f883 2207 	strb.w	r2, [r3, #519]	; 0x207
 8010630:	2302      	movs	r3, #2
 8010632:	e11e      	b.n	8010872 <f_write+0x352>
				if (clst == 0xFFFFFFFF) ABORT(fp->fs, FR_DISK_ERR);
 8010634:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010636:	f1b3 3fff 	cmp.w	r3, #4294967295
 801063a:	d105      	bne.n	8010648 <f_write+0x128>
 801063c:	68fb      	ldr	r3, [r7, #12]
 801063e:	2201      	movs	r2, #1
 8010640:	f883 2207 	strb.w	r2, [r3, #519]	; 0x207
 8010644:	2301      	movs	r3, #1
 8010646:	e114      	b.n	8010872 <f_write+0x352>
				fp->clust = clst;			/* Update current cluster */
 8010648:	68fb      	ldr	r3, [r7, #12]
 801064a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 801064c:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
				if (fp->sclust == 0) fp->sclust = clst;	/* Set start cluster if the first write */
 8010650:	68fb      	ldr	r3, [r7, #12]
 8010652:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 8010656:	2b00      	cmp	r3, #0
 8010658:	d103      	bne.n	8010662 <f_write+0x142>
 801065a:	68fb      	ldr	r3, [r7, #12]
 801065c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 801065e:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210
			}
#if _FS_TINY
			if (fp->fs->winsect == fp->dsect && sync_window(fp->fs))	/* Write-back sector cache */
				ABORT(fp->fs, FR_DISK_ERR);
#else
			if (fp->flag & FA__DIRTY) {		/* Write-back sector cache */
 8010662:	68fb      	ldr	r3, [r7, #12]
 8010664:	f893 3206 	ldrb.w	r3, [r3, #518]	; 0x206
 8010668:	f003 0340 	and.w	r3, r3, #64	; 0x40
 801066c:	2b00      	cmp	r3, #0
 801066e:	d01d      	beq.n	80106ac <f_write+0x18c>
				if (disk_write(fp->fs->drv, fp->buf.d8, fp->dsect, 1) != RES_OK)
 8010670:	68fb      	ldr	r3, [r7, #12]
 8010672:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8010676:	f893 0201 	ldrb.w	r0, [r3, #513]	; 0x201
 801067a:	68f9      	ldr	r1, [r7, #12]
 801067c:	68fb      	ldr	r3, [r7, #12]
 801067e:	f8d3 2218 	ldr.w	r2, [r3, #536]	; 0x218
 8010682:	2301      	movs	r3, #1
 8010684:	f7fd fcf6 	bl	800e074 <disk_write>
 8010688:	4603      	mov	r3, r0
 801068a:	2b00      	cmp	r3, #0
 801068c:	d005      	beq.n	801069a <f_write+0x17a>
					ABORT(fp->fs, FR_DISK_ERR);
 801068e:	68fb      	ldr	r3, [r7, #12]
 8010690:	2201      	movs	r2, #1
 8010692:	f883 2207 	strb.w	r2, [r3, #519]	; 0x207
 8010696:	2301      	movs	r3, #1
 8010698:	e0eb      	b.n	8010872 <f_write+0x352>
				fp->flag &= ~FA__DIRTY;
 801069a:	68fb      	ldr	r3, [r7, #12]
 801069c:	f893 3206 	ldrb.w	r3, [r3, #518]	; 0x206
 80106a0:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80106a4:	b2da      	uxtb	r2, r3
 80106a6:	68fb      	ldr	r3, [r7, #12]
 80106a8:	f883 2206 	strb.w	r2, [r3, #518]	; 0x206
			}
#endif
			sect = clust2sect(fp->fs, fp->clust);	/* Get current sector */
 80106ac:	68fb      	ldr	r3, [r7, #12]
 80106ae:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 80106b2:	68fb      	ldr	r3, [r7, #12]
 80106b4:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 80106b8:	4619      	mov	r1, r3
 80106ba:	4610      	mov	r0, r2
 80106bc:	f7fe f868 	bl	800e790 <clust2sect>
 80106c0:	6138      	str	r0, [r7, #16]
			if (!sect) ABORT(fp->fs, FR_INT_ERR);
 80106c2:	693b      	ldr	r3, [r7, #16]
 80106c4:	2b00      	cmp	r3, #0
 80106c6:	d105      	bne.n	80106d4 <f_write+0x1b4>
 80106c8:	68fb      	ldr	r3, [r7, #12]
 80106ca:	2202      	movs	r2, #2
 80106cc:	f883 2207 	strb.w	r2, [r3, #519]	; 0x207
 80106d0:	2302      	movs	r3, #2
 80106d2:	e0ce      	b.n	8010872 <f_write+0x352>
			sect += csect;
 80106d4:	7dbb      	ldrb	r3, [r7, #22]
 80106d6:	693a      	ldr	r2, [r7, #16]
 80106d8:	4413      	add	r3, r2
 80106da:	613b      	str	r3, [r7, #16]
			cc = btw / SS(fp->fs);			/* When remaining bytes >= sector size, */
 80106dc:	687b      	ldr	r3, [r7, #4]
 80106de:	0a5b      	lsrs	r3, r3, #9
 80106e0:	61fb      	str	r3, [r7, #28]
			if (cc) {						/* Write maximum contiguous sectors directly */
 80106e2:	69fb      	ldr	r3, [r7, #28]
 80106e4:	2b00      	cmp	r3, #0
 80106e6:	d048      	beq.n	801077a <f_write+0x25a>
				if (csect + cc > fp->fs->csize)	/* Clip at cluster boundary */
 80106e8:	7dba      	ldrb	r2, [r7, #22]
 80106ea:	69fb      	ldr	r3, [r7, #28]
 80106ec:	4413      	add	r3, r2
 80106ee:	68fa      	ldr	r2, [r7, #12]
 80106f0:	f8d2 2200 	ldr.w	r2, [r2, #512]	; 0x200
 80106f4:	f892 2202 	ldrb.w	r2, [r2, #514]	; 0x202
 80106f8:	4293      	cmp	r3, r2
 80106fa:	d908      	bls.n	801070e <f_write+0x1ee>
					cc = fp->fs->csize - csect;
 80106fc:	68fb      	ldr	r3, [r7, #12]
 80106fe:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8010702:	f893 3202 	ldrb.w	r3, [r3, #514]	; 0x202
 8010706:	461a      	mov	r2, r3
 8010708:	7dbb      	ldrb	r3, [r7, #22]
 801070a:	1ad3      	subs	r3, r2, r3
 801070c:	61fb      	str	r3, [r7, #28]
				if (disk_write(fp->fs->drv, wbuff, sect, cc) != RES_OK)
 801070e:	68fb      	ldr	r3, [r7, #12]
 8010710:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8010714:	f893 0201 	ldrb.w	r0, [r3, #513]	; 0x201
 8010718:	69fb      	ldr	r3, [r7, #28]
 801071a:	693a      	ldr	r2, [r7, #16]
 801071c:	69b9      	ldr	r1, [r7, #24]
 801071e:	f7fd fca9 	bl	800e074 <disk_write>
 8010722:	4603      	mov	r3, r0
 8010724:	2b00      	cmp	r3, #0
 8010726:	d005      	beq.n	8010734 <f_write+0x214>
					ABORT(fp->fs, FR_DISK_ERR);
 8010728:	68fb      	ldr	r3, [r7, #12]
 801072a:	2201      	movs	r2, #1
 801072c:	f883 2207 	strb.w	r2, [r3, #519]	; 0x207
 8010730:	2301      	movs	r3, #1
 8010732:	e09e      	b.n	8010872 <f_write+0x352>
				if (fp->fs->winsect - sect < cc) {	/* Refill sector cache if it gets invalidated by the direct write */
					mem_cpy(fp->fs->win.d8, wbuff + ((fp->fs->winsect - sect) * SS(fp->fs)), SS(fp->fs));
					fp->fs->wflag = 0;
				}
#else
				if (fp->dsect - sect < cc) { /* Refill sector cache if it gets invalidated by the direct write */
 8010734:	68fb      	ldr	r3, [r7, #12]
 8010736:	f8d3 2218 	ldr.w	r2, [r3, #536]	; 0x218
 801073a:	693b      	ldr	r3, [r7, #16]
 801073c:	1ad3      	subs	r3, r2, r3
 801073e:	69fa      	ldr	r2, [r7, #28]
 8010740:	429a      	cmp	r2, r3
 8010742:	d916      	bls.n	8010772 <f_write+0x252>
					mem_cpy(fp->buf.d8, wbuff + ((fp->dsect - sect) * SS(fp->fs)), SS(fp->fs));
 8010744:	68f8      	ldr	r0, [r7, #12]
 8010746:	68fb      	ldr	r3, [r7, #12]
 8010748:	f8d3 2218 	ldr.w	r2, [r3, #536]	; 0x218
 801074c:	693b      	ldr	r3, [r7, #16]
 801074e:	1ad3      	subs	r3, r2, r3
 8010750:	025b      	lsls	r3, r3, #9
 8010752:	69ba      	ldr	r2, [r7, #24]
 8010754:	4413      	add	r3, r2
 8010756:	f44f 7200 	mov.w	r2, #512	; 0x200
 801075a:	4619      	mov	r1, r3
 801075c:	f7fd fcc8 	bl	800e0f0 <mem_cpy>
					fp->flag &= ~FA__DIRTY;
 8010760:	68fb      	ldr	r3, [r7, #12]
 8010762:	f893 3206 	ldrb.w	r3, [r3, #518]	; 0x206
 8010766:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 801076a:	b2da      	uxtb	r2, r3
 801076c:	68fb      	ldr	r3, [r7, #12]
 801076e:	f883 2206 	strb.w	r2, [r3, #518]	; 0x206
				}
#endif
#endif
				wcnt = SS(fp->fs) * cc;		/* Number of bytes transferred */
 8010772:	69fb      	ldr	r3, [r7, #28]
 8010774:	025b      	lsls	r3, r3, #9
 8010776:	623b      	str	r3, [r7, #32]
				continue;
 8010778:	e047      	b.n	801080a <f_write+0x2ea>
			if (fp->fptr >= fp->fsize) {	/* Avoid silly cache filling at growing edge */
				if (sync_window(fp->fs)) ABORT(fp->fs, FR_DISK_ERR);
				fp->fs->winsect = sect;
			}
#else
			if (fp->dsect != sect) {		/* Fill sector cache with file data */
 801077a:	68fb      	ldr	r3, [r7, #12]
 801077c:	f8d3 3218 	ldr.w	r3, [r3, #536]	; 0x218
 8010780:	693a      	ldr	r2, [r7, #16]
 8010782:	429a      	cmp	r2, r3
 8010784:	d01a      	beq.n	80107bc <f_write+0x29c>
				if (fp->fptr < fp->fsize &&
 8010786:	68fb      	ldr	r3, [r7, #12]
 8010788:	f8d3 2208 	ldr.w	r2, [r3, #520]	; 0x208
 801078c:	68fb      	ldr	r3, [r7, #12]
 801078e:	f8d3 320c 	ldr.w	r3, [r3, #524]	; 0x20c
 8010792:	429a      	cmp	r2, r3
 8010794:	d212      	bcs.n	80107bc <f_write+0x29c>
					disk_read(fp->fs->drv, fp->buf.d8, sect, 1) != RES_OK)
 8010796:	68fb      	ldr	r3, [r7, #12]
 8010798:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 801079c:	f893 0201 	ldrb.w	r0, [r3, #513]	; 0x201
 80107a0:	68f9      	ldr	r1, [r7, #12]
 80107a2:	2301      	movs	r3, #1
 80107a4:	693a      	ldr	r2, [r7, #16]
 80107a6:	f7fd fc45 	bl	800e034 <disk_read>
 80107aa:	4603      	mov	r3, r0
				if (fp->fptr < fp->fsize &&
 80107ac:	2b00      	cmp	r3, #0
 80107ae:	d005      	beq.n	80107bc <f_write+0x29c>
						ABORT(fp->fs, FR_DISK_ERR);
 80107b0:	68fb      	ldr	r3, [r7, #12]
 80107b2:	2201      	movs	r2, #1
 80107b4:	f883 2207 	strb.w	r2, [r3, #519]	; 0x207
 80107b8:	2301      	movs	r3, #1
 80107ba:	e05a      	b.n	8010872 <f_write+0x352>
			}
#endif
			fp->dsect = sect;
 80107bc:	68fb      	ldr	r3, [r7, #12]
 80107be:	693a      	ldr	r2, [r7, #16]
 80107c0:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218
		}
		wcnt = SS(fp->fs) - ((UINT)fp->fptr % SS(fp->fs));/* Put partial sector into file I/O buffer */
 80107c4:	68fb      	ldr	r3, [r7, #12]
 80107c6:	f8d3 3208 	ldr.w	r3, [r3, #520]	; 0x208
 80107ca:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80107ce:	f5c3 7300 	rsb	r3, r3, #512	; 0x200
 80107d2:	623b      	str	r3, [r7, #32]
		if (wcnt > btw) wcnt = btw;
 80107d4:	6a3a      	ldr	r2, [r7, #32]
 80107d6:	687b      	ldr	r3, [r7, #4]
 80107d8:	429a      	cmp	r2, r3
 80107da:	d901      	bls.n	80107e0 <f_write+0x2c0>
 80107dc:	687b      	ldr	r3, [r7, #4]
 80107de:	623b      	str	r3, [r7, #32]
		if (move_window(fp->fs, fp->dsect) != FR_OK)	/* Move sector window */
			ABORT(fp->fs, FR_DISK_ERR);
		mem_cpy(&fp->fs->win.d8[fp->fptr % SS(fp->fs)], wbuff, wcnt);	/* Fit partial sector */
		fp->fs->wflag = 1;
#else
		mem_cpy(&fp->buf.d8[fp->fptr % SS(fp->fs)], wbuff, wcnt);	/* Fit partial sector */
 80107e0:	68fb      	ldr	r3, [r7, #12]
 80107e2:	f8d3 3208 	ldr.w	r3, [r3, #520]	; 0x208
 80107e6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80107ea:	68fa      	ldr	r2, [r7, #12]
 80107ec:	4413      	add	r3, r2
 80107ee:	6a3a      	ldr	r2, [r7, #32]
 80107f0:	69b9      	ldr	r1, [r7, #24]
 80107f2:	4618      	mov	r0, r3
 80107f4:	f7fd fc7c 	bl	800e0f0 <mem_cpy>
		fp->flag |= FA__DIRTY;
 80107f8:	68fb      	ldr	r3, [r7, #12]
 80107fa:	f893 3206 	ldrb.w	r3, [r3, #518]	; 0x206
 80107fe:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8010802:	b2da      	uxtb	r2, r3
 8010804:	68fb      	ldr	r3, [r7, #12]
 8010806:	f883 2206 	strb.w	r2, [r3, #518]	; 0x206
		wbuff += wcnt, fp->fptr += wcnt, *bw += wcnt, btw -= wcnt) {
 801080a:	69ba      	ldr	r2, [r7, #24]
 801080c:	6a3b      	ldr	r3, [r7, #32]
 801080e:	4413      	add	r3, r2
 8010810:	61bb      	str	r3, [r7, #24]
 8010812:	68fb      	ldr	r3, [r7, #12]
 8010814:	f8d3 2208 	ldr.w	r2, [r3, #520]	; 0x208
 8010818:	6a3b      	ldr	r3, [r7, #32]
 801081a:	441a      	add	r2, r3
 801081c:	68fb      	ldr	r3, [r7, #12]
 801081e:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
 8010822:	683b      	ldr	r3, [r7, #0]
 8010824:	681a      	ldr	r2, [r3, #0]
 8010826:	6a3b      	ldr	r3, [r7, #32]
 8010828:	441a      	add	r2, r3
 801082a:	683b      	ldr	r3, [r7, #0]
 801082c:	601a      	str	r2, [r3, #0]
 801082e:	687a      	ldr	r2, [r7, #4]
 8010830:	6a3b      	ldr	r3, [r7, #32]
 8010832:	1ad3      	subs	r3, r2, r3
 8010834:	607b      	str	r3, [r7, #4]
	for ( ;  btw;							/* Repeat until all data written */
 8010836:	687b      	ldr	r3, [r7, #4]
 8010838:	2b00      	cmp	r3, #0
 801083a:	f47f aea7 	bne.w	801058c <f_write+0x6c>
 801083e:	e000      	b.n	8010842 <f_write+0x322>
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 8010840:	bf00      	nop
#endif
	}

	if (fp->fptr > fp->fsize) fp->fsize = fp->fptr;	/* Update file size if needed */
 8010842:	68fb      	ldr	r3, [r7, #12]
 8010844:	f8d3 2208 	ldr.w	r2, [r3, #520]	; 0x208
 8010848:	68fb      	ldr	r3, [r7, #12]
 801084a:	f8d3 320c 	ldr.w	r3, [r3, #524]	; 0x20c
 801084e:	429a      	cmp	r2, r3
 8010850:	d905      	bls.n	801085e <f_write+0x33e>
 8010852:	68fb      	ldr	r3, [r7, #12]
 8010854:	f8d3 2208 	ldr.w	r2, [r3, #520]	; 0x208
 8010858:	68fb      	ldr	r3, [r7, #12]
 801085a:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c
	fp->flag |= FA__WRITTEN;						/* Set file change flag */
 801085e:	68fb      	ldr	r3, [r7, #12]
 8010860:	f893 3206 	ldrb.w	r3, [r3, #518]	; 0x206
 8010864:	f043 0320 	orr.w	r3, r3, #32
 8010868:	b2da      	uxtb	r2, r3
 801086a:	68fb      	ldr	r3, [r7, #12]
 801086c:	f883 2206 	strb.w	r2, [r3, #518]	; 0x206

	LEAVE_FF(fp->fs, FR_OK);
 8010870:	2300      	movs	r3, #0
}
 8010872:	4618      	mov	r0, r3
 8010874:	3728      	adds	r7, #40	; 0x28
 8010876:	46bd      	mov	sp, r7
 8010878:	bd80      	pop	{r7, pc}

0801087a <f_sync>:
/*-----------------------------------------------------------------------*/

FRESULT f_sync (
	FIL* fp		/* Pointer to the file object */
)
{
 801087a:	b580      	push	{r7, lr}
 801087c:	b086      	sub	sp, #24
 801087e:	af00      	add	r7, sp, #0
 8010880:	6078      	str	r0, [r7, #4]
	FRESULT res;
	DWORD tm;
	BYTE *dir;


	res = validate(fp);					/* Check validity of the object */
 8010882:	6878      	ldr	r0, [r7, #4]
 8010884:	f7ff f9ec 	bl	800fc60 <validate>
 8010888:	4603      	mov	r3, r0
 801088a:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 801088c:	7dfb      	ldrb	r3, [r7, #23]
 801088e:	2b00      	cmp	r3, #0
 8010890:	f040 80a8 	bne.w	80109e4 <f_sync+0x16a>
		if (fp->flag & FA__WRITTEN) {	/* Has the file been written? */
 8010894:	687b      	ldr	r3, [r7, #4]
 8010896:	f893 3206 	ldrb.w	r3, [r3, #518]	; 0x206
 801089a:	f003 0320 	and.w	r3, r3, #32
 801089e:	2b00      	cmp	r3, #0
 80108a0:	f000 80a0 	beq.w	80109e4 <f_sync+0x16a>
			/* Write-back dirty buffer */
#if !_FS_TINY
			if (fp->flag & FA__DIRTY) {
 80108a4:	687b      	ldr	r3, [r7, #4]
 80108a6:	f893 3206 	ldrb.w	r3, [r3, #518]	; 0x206
 80108aa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80108ae:	2b00      	cmp	r3, #0
 80108b0:	d019      	beq.n	80108e6 <f_sync+0x6c>
				if (disk_write(fp->fs->drv, fp->buf.d8, fp->dsect, 1) != RES_OK)
 80108b2:	687b      	ldr	r3, [r7, #4]
 80108b4:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 80108b8:	f893 0201 	ldrb.w	r0, [r3, #513]	; 0x201
 80108bc:	6879      	ldr	r1, [r7, #4]
 80108be:	687b      	ldr	r3, [r7, #4]
 80108c0:	f8d3 2218 	ldr.w	r2, [r3, #536]	; 0x218
 80108c4:	2301      	movs	r3, #1
 80108c6:	f7fd fbd5 	bl	800e074 <disk_write>
 80108ca:	4603      	mov	r3, r0
 80108cc:	2b00      	cmp	r3, #0
 80108ce:	d001      	beq.n	80108d4 <f_sync+0x5a>
					LEAVE_FF(fp->fs, FR_DISK_ERR);
 80108d0:	2301      	movs	r3, #1
 80108d2:	e088      	b.n	80109e6 <f_sync+0x16c>
				fp->flag &= ~FA__DIRTY;
 80108d4:	687b      	ldr	r3, [r7, #4]
 80108d6:	f893 3206 	ldrb.w	r3, [r3, #518]	; 0x206
 80108da:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80108de:	b2da      	uxtb	r2, r3
 80108e0:	687b      	ldr	r3, [r7, #4]
 80108e2:	f883 2206 	strb.w	r2, [r3, #518]	; 0x206
			}
#endif
			/* Update the directory entry */
			res = move_window(fp->fs, fp->dir_sect);
 80108e6:	687b      	ldr	r3, [r7, #4]
 80108e8:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 80108ec:	687b      	ldr	r3, [r7, #4]
 80108ee:	f8d3 321c 	ldr.w	r3, [r3, #540]	; 0x21c
 80108f2:	4619      	mov	r1, r3
 80108f4:	4610      	mov	r0, r2
 80108f6:	f7fd fe70 	bl	800e5da <move_window>
 80108fa:	4603      	mov	r3, r0
 80108fc:	75fb      	strb	r3, [r7, #23]
			if (res == FR_OK) {
 80108fe:	7dfb      	ldrb	r3, [r7, #23]
 8010900:	2b00      	cmp	r3, #0
 8010902:	d16f      	bne.n	80109e4 <f_sync+0x16a>
				dir = fp->dir_ptr;
 8010904:	687b      	ldr	r3, [r7, #4]
 8010906:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 801090a:	613b      	str	r3, [r7, #16]
				dir[DIR_Attr] |= AM_ARC;					/* Set archive bit */
 801090c:	693b      	ldr	r3, [r7, #16]
 801090e:	330b      	adds	r3, #11
 8010910:	781a      	ldrb	r2, [r3, #0]
 8010912:	693b      	ldr	r3, [r7, #16]
 8010914:	330b      	adds	r3, #11
 8010916:	f042 0220 	orr.w	r2, r2, #32
 801091a:	b2d2      	uxtb	r2, r2
 801091c:	701a      	strb	r2, [r3, #0]
				ST_DWORD(dir + DIR_FileSize, fp->fsize);	/* Update file size */
 801091e:	687b      	ldr	r3, [r7, #4]
 8010920:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 8010924:	693b      	ldr	r3, [r7, #16]
 8010926:	331c      	adds	r3, #28
 8010928:	b2d2      	uxtb	r2, r2
 801092a:	701a      	strb	r2, [r3, #0]
 801092c:	687b      	ldr	r3, [r7, #4]
 801092e:	f8d3 320c 	ldr.w	r3, [r3, #524]	; 0x20c
 8010932:	b29b      	uxth	r3, r3
 8010934:	0a1b      	lsrs	r3, r3, #8
 8010936:	b29a      	uxth	r2, r3
 8010938:	693b      	ldr	r3, [r7, #16]
 801093a:	331d      	adds	r3, #29
 801093c:	b2d2      	uxtb	r2, r2
 801093e:	701a      	strb	r2, [r3, #0]
 8010940:	687b      	ldr	r3, [r7, #4]
 8010942:	f8d3 320c 	ldr.w	r3, [r3, #524]	; 0x20c
 8010946:	0c1a      	lsrs	r2, r3, #16
 8010948:	693b      	ldr	r3, [r7, #16]
 801094a:	331e      	adds	r3, #30
 801094c:	b2d2      	uxtb	r2, r2
 801094e:	701a      	strb	r2, [r3, #0]
 8010950:	687b      	ldr	r3, [r7, #4]
 8010952:	f8d3 320c 	ldr.w	r3, [r3, #524]	; 0x20c
 8010956:	0e1a      	lsrs	r2, r3, #24
 8010958:	693b      	ldr	r3, [r7, #16]
 801095a:	331f      	adds	r3, #31
 801095c:	b2d2      	uxtb	r2, r2
 801095e:	701a      	strb	r2, [r3, #0]
				st_clust(dir, fp->sclust);					/* Update start cluster */
 8010960:	687b      	ldr	r3, [r7, #4]
 8010962:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 8010966:	4619      	mov	r1, r3
 8010968:	6938      	ldr	r0, [r7, #16]
 801096a:	f7fe fc27 	bl	800f1bc <st_clust>
				tm = GET_FATTIME();							/* Update updated time */
 801096e:	f7fc f879 	bl	800ca64 <get_fattime>
 8010972:	60f8      	str	r0, [r7, #12]
				ST_DWORD(dir + DIR_WrtTime, tm);
 8010974:	693b      	ldr	r3, [r7, #16]
 8010976:	3316      	adds	r3, #22
 8010978:	68fa      	ldr	r2, [r7, #12]
 801097a:	b2d2      	uxtb	r2, r2
 801097c:	701a      	strb	r2, [r3, #0]
 801097e:	68fb      	ldr	r3, [r7, #12]
 8010980:	b29b      	uxth	r3, r3
 8010982:	0a1b      	lsrs	r3, r3, #8
 8010984:	b29a      	uxth	r2, r3
 8010986:	693b      	ldr	r3, [r7, #16]
 8010988:	3317      	adds	r3, #23
 801098a:	b2d2      	uxtb	r2, r2
 801098c:	701a      	strb	r2, [r3, #0]
 801098e:	68fb      	ldr	r3, [r7, #12]
 8010990:	0c1a      	lsrs	r2, r3, #16
 8010992:	693b      	ldr	r3, [r7, #16]
 8010994:	3318      	adds	r3, #24
 8010996:	b2d2      	uxtb	r2, r2
 8010998:	701a      	strb	r2, [r3, #0]
 801099a:	68fb      	ldr	r3, [r7, #12]
 801099c:	0e1a      	lsrs	r2, r3, #24
 801099e:	693b      	ldr	r3, [r7, #16]
 80109a0:	3319      	adds	r3, #25
 80109a2:	b2d2      	uxtb	r2, r2
 80109a4:	701a      	strb	r2, [r3, #0]
				ST_WORD(dir + DIR_LstAccDate, 0);
 80109a6:	693b      	ldr	r3, [r7, #16]
 80109a8:	3312      	adds	r3, #18
 80109aa:	2200      	movs	r2, #0
 80109ac:	701a      	strb	r2, [r3, #0]
 80109ae:	693b      	ldr	r3, [r7, #16]
 80109b0:	3313      	adds	r3, #19
 80109b2:	2200      	movs	r2, #0
 80109b4:	701a      	strb	r2, [r3, #0]
				fp->flag &= ~FA__WRITTEN;
 80109b6:	687b      	ldr	r3, [r7, #4]
 80109b8:	f893 3206 	ldrb.w	r3, [r3, #518]	; 0x206
 80109bc:	f023 0320 	bic.w	r3, r3, #32
 80109c0:	b2da      	uxtb	r2, r3
 80109c2:	687b      	ldr	r3, [r7, #4]
 80109c4:	f883 2206 	strb.w	r2, [r3, #518]	; 0x206
				fp->fs->wflag = 1;
 80109c8:	687b      	ldr	r3, [r7, #4]
 80109ca:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 80109ce:	2201      	movs	r2, #1
 80109d0:	f883 2204 	strb.w	r2, [r3, #516]	; 0x204
				res = sync_fs(fp->fs);
 80109d4:	687b      	ldr	r3, [r7, #4]
 80109d6:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 80109da:	4618      	mov	r0, r3
 80109dc:	f7fd fe2b 	bl	800e636 <sync_fs>
 80109e0:	4603      	mov	r3, r0
 80109e2:	75fb      	strb	r3, [r7, #23]
			}
		}
	}

	LEAVE_FF(fp->fs, res);
 80109e4:	7dfb      	ldrb	r3, [r7, #23]
}
 80109e6:	4618      	mov	r0, r3
 80109e8:	3718      	adds	r7, #24
 80109ea:	46bd      	mov	sp, r7
 80109ec:	bd80      	pop	{r7, pc}

080109ee <f_close>:
/*-----------------------------------------------------------------------*/

FRESULT f_close (
	FIL *fp		/* Pointer to the file object to be closed */
)
{
 80109ee:	b580      	push	{r7, lr}
 80109f0:	b084      	sub	sp, #16
 80109f2:	af00      	add	r7, sp, #0
 80109f4:	6078      	str	r0, [r7, #4]
	FRESULT res;


#if !_FS_READONLY
	res = f_sync(fp);					/* Flush cached data */
 80109f6:	6878      	ldr	r0, [r7, #4]
 80109f8:	f7ff ff3f 	bl	801087a <f_sync>
 80109fc:	4603      	mov	r3, r0
 80109fe:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK)
 8010a00:	7bfb      	ldrb	r3, [r7, #15]
 8010a02:	2b00      	cmp	r3, #0
 8010a04:	d116      	bne.n	8010a34 <f_close+0x46>
#endif
	{
		res = validate(fp);				/* Lock volume */
 8010a06:	6878      	ldr	r0, [r7, #4]
 8010a08:	f7ff f92a 	bl	800fc60 <validate>
 8010a0c:	4603      	mov	r3, r0
 8010a0e:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 8010a10:	7bfb      	ldrb	r3, [r7, #15]
 8010a12:	2b00      	cmp	r3, #0
 8010a14:	d10e      	bne.n	8010a34 <f_close+0x46>
#if _FS_REENTRANT
			FATFS *fs = fp->fs;
#endif
#if _FS_LOCK
			res = dec_lock(fp->lockid);	/* Decrement file open counter */
 8010a16:	687b      	ldr	r3, [r7, #4]
 8010a18:	f8d3 3228 	ldr.w	r3, [r3, #552]	; 0x228
 8010a1c:	4618      	mov	r0, r3
 8010a1e:	f7fd fd25 	bl	800e46c <dec_lock>
 8010a22:	4603      	mov	r3, r0
 8010a24:	73fb      	strb	r3, [r7, #15]
			if (res == FR_OK)
 8010a26:	7bfb      	ldrb	r3, [r7, #15]
 8010a28:	2b00      	cmp	r3, #0
 8010a2a:	d103      	bne.n	8010a34 <f_close+0x46>
#endif
				fp->fs = 0;				/* Invalidate file object */
 8010a2c:	687b      	ldr	r3, [r7, #4]
 8010a2e:	2200      	movs	r2, #0
 8010a30:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
#if _FS_REENTRANT
			unlock_fs(fs, FR_OK);		/* Unlock volume */
#endif
		}
	}
	return res;
 8010a34:	7bfb      	ldrb	r3, [r7, #15]
}
 8010a36:	4618      	mov	r0, r3
 8010a38:	3710      	adds	r7, #16
 8010a3a:	46bd      	mov	sp, r7
 8010a3c:	bd80      	pop	{r7, pc}
	...

08010a40 <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the paramter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 8010a40:	b480      	push	{r7}
 8010a42:	b087      	sub	sp, #28
 8010a44:	af00      	add	r7, sp, #0
 8010a46:	60f8      	str	r0, [r7, #12]
 8010a48:	60b9      	str	r1, [r7, #8]
 8010a4a:	4613      	mov	r3, r2
 8010a4c:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 8010a4e:	2301      	movs	r3, #1
 8010a50:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 8010a52:	2300      	movs	r3, #0
 8010a54:	75bb      	strb	r3, [r7, #22]
  
  if(disk.nbr <= _VOLUMES)
 8010a56:	4b1e      	ldr	r3, [pc, #120]	; (8010ad0 <FATFS_LinkDriverEx+0x90>)
 8010a58:	7a5b      	ldrb	r3, [r3, #9]
 8010a5a:	b2db      	uxtb	r3, r3
 8010a5c:	2b01      	cmp	r3, #1
 8010a5e:	d831      	bhi.n	8010ac4 <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 8010a60:	4b1b      	ldr	r3, [pc, #108]	; (8010ad0 <FATFS_LinkDriverEx+0x90>)
 8010a62:	7a5b      	ldrb	r3, [r3, #9]
 8010a64:	b2db      	uxtb	r3, r3
 8010a66:	461a      	mov	r2, r3
 8010a68:	4b19      	ldr	r3, [pc, #100]	; (8010ad0 <FATFS_LinkDriverEx+0x90>)
 8010a6a:	2100      	movs	r1, #0
 8010a6c:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;  
 8010a6e:	4b18      	ldr	r3, [pc, #96]	; (8010ad0 <FATFS_LinkDriverEx+0x90>)
 8010a70:	7a5b      	ldrb	r3, [r3, #9]
 8010a72:	b2db      	uxtb	r3, r3
 8010a74:	4a16      	ldr	r2, [pc, #88]	; (8010ad0 <FATFS_LinkDriverEx+0x90>)
 8010a76:	009b      	lsls	r3, r3, #2
 8010a78:	4413      	add	r3, r2
 8010a7a:	68fa      	ldr	r2, [r7, #12]
 8010a7c:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;  
 8010a7e:	4b14      	ldr	r3, [pc, #80]	; (8010ad0 <FATFS_LinkDriverEx+0x90>)
 8010a80:	7a5b      	ldrb	r3, [r3, #9]
 8010a82:	b2db      	uxtb	r3, r3
 8010a84:	461a      	mov	r2, r3
 8010a86:	4b12      	ldr	r3, [pc, #72]	; (8010ad0 <FATFS_LinkDriverEx+0x90>)
 8010a88:	4413      	add	r3, r2
 8010a8a:	79fa      	ldrb	r2, [r7, #7]
 8010a8c:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 8010a8e:	4b10      	ldr	r3, [pc, #64]	; (8010ad0 <FATFS_LinkDriverEx+0x90>)
 8010a90:	7a5b      	ldrb	r3, [r3, #9]
 8010a92:	b2db      	uxtb	r3, r3
 8010a94:	1c5a      	adds	r2, r3, #1
 8010a96:	b2d1      	uxtb	r1, r2
 8010a98:	4a0d      	ldr	r2, [pc, #52]	; (8010ad0 <FATFS_LinkDriverEx+0x90>)
 8010a9a:	7251      	strb	r1, [r2, #9]
 8010a9c:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 8010a9e:	7dbb      	ldrb	r3, [r7, #22]
 8010aa0:	3330      	adds	r3, #48	; 0x30
 8010aa2:	b2da      	uxtb	r2, r3
 8010aa4:	68bb      	ldr	r3, [r7, #8]
 8010aa6:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 8010aa8:	68bb      	ldr	r3, [r7, #8]
 8010aaa:	3301      	adds	r3, #1
 8010aac:	223a      	movs	r2, #58	; 0x3a
 8010aae:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 8010ab0:	68bb      	ldr	r3, [r7, #8]
 8010ab2:	3302      	adds	r3, #2
 8010ab4:	222f      	movs	r2, #47	; 0x2f
 8010ab6:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 8010ab8:	68bb      	ldr	r3, [r7, #8]
 8010aba:	3303      	adds	r3, #3
 8010abc:	2200      	movs	r2, #0
 8010abe:	701a      	strb	r2, [r3, #0]
    ret = 0;
 8010ac0:	2300      	movs	r3, #0
 8010ac2:	75fb      	strb	r3, [r7, #23]
  }
  
  return ret;
 8010ac4:	7dfb      	ldrb	r3, [r7, #23]
}
 8010ac6:	4618      	mov	r0, r3
 8010ac8:	371c      	adds	r7, #28
 8010aca:	46bd      	mov	sp, r7
 8010acc:	bc80      	pop	{r7}
 8010ace:	4770      	bx	lr
 8010ad0:	2000e4fc 	.word	0x2000e4fc

08010ad4 <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path 
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(Diskio_drvTypeDef *drv, char *path)
{
 8010ad4:	b580      	push	{r7, lr}
 8010ad6:	b082      	sub	sp, #8
 8010ad8:	af00      	add	r7, sp, #0
 8010ada:	6078      	str	r0, [r7, #4]
 8010adc:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 8010ade:	2200      	movs	r2, #0
 8010ae0:	6839      	ldr	r1, [r7, #0]
 8010ae2:	6878      	ldr	r0, [r7, #4]
 8010ae4:	f7ff ffac 	bl	8010a40 <FATFS_LinkDriverEx>
 8010ae8:	4603      	mov	r3, r0
}
 8010aea:	4618      	mov	r0, r3
 8010aec:	3708      	adds	r7, #8
 8010aee:	46bd      	mov	sp, r7
 8010af0:	bd80      	pop	{r7, pc}
	...

08010af4 <SD_initialize>:
  * @brief  Initializes a Drive
  * @param  lun : not used 
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_initialize(BYTE lun)
{
 8010af4:	b580      	push	{r7, lr}
 8010af6:	b082      	sub	sp, #8
 8010af8:	af00      	add	r7, sp, #0
 8010afa:	4603      	mov	r3, r0
 8010afc:	71fb      	strb	r3, [r7, #7]
  Stat = STA_NOINIT;
 8010afe:	4b0b      	ldr	r3, [pc, #44]	; (8010b2c <SD_initialize+0x38>)
 8010b00:	2201      	movs	r2, #1
 8010b02:	701a      	strb	r2, [r3, #0]
  
  /* Configure the uSD device */
  if(BSP_SD_Init() == MSD_OK)
 8010b04:	f7fb ffb6 	bl	800ca74 <BSP_SD_Init>
 8010b08:	4603      	mov	r3, r0
 8010b0a:	2b00      	cmp	r3, #0
 8010b0c:	d107      	bne.n	8010b1e <SD_initialize+0x2a>
  {
    Stat &= ~STA_NOINIT;
 8010b0e:	4b07      	ldr	r3, [pc, #28]	; (8010b2c <SD_initialize+0x38>)
 8010b10:	781b      	ldrb	r3, [r3, #0]
 8010b12:	b2db      	uxtb	r3, r3
 8010b14:	f023 0301 	bic.w	r3, r3, #1
 8010b18:	b2da      	uxtb	r2, r3
 8010b1a:	4b04      	ldr	r3, [pc, #16]	; (8010b2c <SD_initialize+0x38>)
 8010b1c:	701a      	strb	r2, [r3, #0]
  }

  return Stat;
 8010b1e:	4b03      	ldr	r3, [pc, #12]	; (8010b2c <SD_initialize+0x38>)
 8010b20:	781b      	ldrb	r3, [r3, #0]
 8010b22:	b2db      	uxtb	r3, r3
}
 8010b24:	4618      	mov	r0, r3
 8010b26:	3708      	adds	r7, #8
 8010b28:	46bd      	mov	sp, r7
 8010b2a:	bd80      	pop	{r7, pc}
 8010b2c:	2000d79e 	.word	0x2000d79e

08010b30 <SD_status>:
  * @brief  Gets Disk Status
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_status(BYTE lun)
{
 8010b30:	b580      	push	{r7, lr}
 8010b32:	b082      	sub	sp, #8
 8010b34:	af00      	add	r7, sp, #0
 8010b36:	4603      	mov	r3, r0
 8010b38:	71fb      	strb	r3, [r7, #7]
  Stat = STA_NOINIT;
 8010b3a:	4b0b      	ldr	r3, [pc, #44]	; (8010b68 <SD_status+0x38>)
 8010b3c:	2201      	movs	r2, #1
 8010b3e:	701a      	strb	r2, [r3, #0]

  if(BSP_SD_GetCardState() == MSD_OK)
 8010b40:	f7fb fffa 	bl	800cb38 <BSP_SD_GetCardState>
 8010b44:	4603      	mov	r3, r0
 8010b46:	2b00      	cmp	r3, #0
 8010b48:	d107      	bne.n	8010b5a <SD_status+0x2a>
  {
    Stat &= ~STA_NOINIT;
 8010b4a:	4b07      	ldr	r3, [pc, #28]	; (8010b68 <SD_status+0x38>)
 8010b4c:	781b      	ldrb	r3, [r3, #0]
 8010b4e:	b2db      	uxtb	r3, r3
 8010b50:	f023 0301 	bic.w	r3, r3, #1
 8010b54:	b2da      	uxtb	r2, r3
 8010b56:	4b04      	ldr	r3, [pc, #16]	; (8010b68 <SD_status+0x38>)
 8010b58:	701a      	strb	r2, [r3, #0]
  }
  
  return Stat;
 8010b5a:	4b03      	ldr	r3, [pc, #12]	; (8010b68 <SD_status+0x38>)
 8010b5c:	781b      	ldrb	r3, [r3, #0]
 8010b5e:	b2db      	uxtb	r3, r3
}
 8010b60:	4618      	mov	r0, r3
 8010b62:	3708      	adds	r7, #8
 8010b64:	46bd      	mov	sp, r7
 8010b66:	bd80      	pop	{r7, pc}
 8010b68:	2000d79e 	.word	0x2000d79e

08010b6c <SD_read>:
  * @param  sector: Sector address (LBA)
  * @param  count: Number of sectors to read (1..128)
  * @retval DRESULT: Operation result
  */
DRESULT SD_read(BYTE lun, BYTE *buff, DWORD sector, UINT count)
{
 8010b6c:	b580      	push	{r7, lr}
 8010b6e:	b086      	sub	sp, #24
 8010b70:	af00      	add	r7, sp, #0
 8010b72:	60b9      	str	r1, [r7, #8]
 8010b74:	607a      	str	r2, [r7, #4]
 8010b76:	603b      	str	r3, [r7, #0]
 8010b78:	4603      	mov	r3, r0
 8010b7a:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR;
 8010b7c:	2301      	movs	r3, #1
 8010b7e:	75fb      	strb	r3, [r7, #23]
  uint32_t timeout = 100000;
 8010b80:	4b0f      	ldr	r3, [pc, #60]	; (8010bc0 <SD_read+0x54>)
 8010b82:	613b      	str	r3, [r7, #16]

  if(BSP_SD_ReadBlocks((uint32_t*)buff, 
 8010b84:	4b0f      	ldr	r3, [pc, #60]	; (8010bc4 <SD_read+0x58>)
 8010b86:	683a      	ldr	r2, [r7, #0]
 8010b88:	6879      	ldr	r1, [r7, #4]
 8010b8a:	68b8      	ldr	r0, [r7, #8]
 8010b8c:	f7fb ff98 	bl	800cac0 <BSP_SD_ReadBlocks>
 8010b90:	4603      	mov	r3, r0
 8010b92:	2b00      	cmp	r3, #0
 8010b94:	d10e      	bne.n	8010bb4 <SD_read+0x48>
                       (uint32_t) (sector), 
                       count, SD_DATATIMEOUT) == MSD_OK)
  {
    while(BSP_SD_GetCardState()!= MSD_OK)
 8010b96:	e006      	b.n	8010ba6 <SD_read+0x3a>
    {
      if (timeout-- == 0)
 8010b98:	693b      	ldr	r3, [r7, #16]
 8010b9a:	1e5a      	subs	r2, r3, #1
 8010b9c:	613a      	str	r2, [r7, #16]
 8010b9e:	2b00      	cmp	r3, #0
 8010ba0:	d101      	bne.n	8010ba6 <SD_read+0x3a>
      {
        return RES_ERROR;
 8010ba2:	2301      	movs	r3, #1
 8010ba4:	e007      	b.n	8010bb6 <SD_read+0x4a>
    while(BSP_SD_GetCardState()!= MSD_OK)
 8010ba6:	f7fb ffc7 	bl	800cb38 <BSP_SD_GetCardState>
 8010baa:	4603      	mov	r3, r0
 8010bac:	2b00      	cmp	r3, #0
 8010bae:	d1f3      	bne.n	8010b98 <SD_read+0x2c>
      }
    }
    res = RES_OK;
 8010bb0:	2300      	movs	r3, #0
 8010bb2:	75fb      	strb	r3, [r7, #23]
  }
  
  return res;
 8010bb4:	7dfb      	ldrb	r3, [r7, #23]
}
 8010bb6:	4618      	mov	r0, r3
 8010bb8:	3718      	adds	r7, #24
 8010bba:	46bd      	mov	sp, r7
 8010bbc:	bd80      	pop	{r7, pc}
 8010bbe:	bf00      	nop
 8010bc0:	000186a0 	.word	0x000186a0
 8010bc4:	05f5e100 	.word	0x05f5e100

08010bc8 <SD_write>:
  * @param  count: Number of sectors to write (1..128)
  * @retval DRESULT: Operation result
  */
#if _USE_WRITE == 1
DRESULT SD_write(BYTE lun, const BYTE *buff, DWORD sector, UINT count)
{
 8010bc8:	b580      	push	{r7, lr}
 8010bca:	b086      	sub	sp, #24
 8010bcc:	af00      	add	r7, sp, #0
 8010bce:	60b9      	str	r1, [r7, #8]
 8010bd0:	607a      	str	r2, [r7, #4]
 8010bd2:	603b      	str	r3, [r7, #0]
 8010bd4:	4603      	mov	r3, r0
 8010bd6:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR;
 8010bd8:	2301      	movs	r3, #1
 8010bda:	75fb      	strb	r3, [r7, #23]
  uint32_t timeout = 100000;
 8010bdc:	4b0f      	ldr	r3, [pc, #60]	; (8010c1c <SD_write+0x54>)
 8010bde:	613b      	str	r3, [r7, #16]

  if(BSP_SD_WriteBlocks((uint32_t*)buff, 
 8010be0:	4b0f      	ldr	r3, [pc, #60]	; (8010c20 <SD_write+0x58>)
 8010be2:	683a      	ldr	r2, [r7, #0]
 8010be4:	6879      	ldr	r1, [r7, #4]
 8010be6:	68b8      	ldr	r0, [r7, #8]
 8010be8:	f7fb ff88 	bl	800cafc <BSP_SD_WriteBlocks>
 8010bec:	4603      	mov	r3, r0
 8010bee:	2b00      	cmp	r3, #0
 8010bf0:	d10e      	bne.n	8010c10 <SD_write+0x48>
                        (uint32_t)(sector), 
                        count, SD_DATATIMEOUT) == MSD_OK)
  {
    while(BSP_SD_GetCardState()!= MSD_OK)
 8010bf2:	e006      	b.n	8010c02 <SD_write+0x3a>
    {
      if (timeout-- == 0)
 8010bf4:	693b      	ldr	r3, [r7, #16]
 8010bf6:	1e5a      	subs	r2, r3, #1
 8010bf8:	613a      	str	r2, [r7, #16]
 8010bfa:	2b00      	cmp	r3, #0
 8010bfc:	d101      	bne.n	8010c02 <SD_write+0x3a>
      {
        return RES_ERROR;
 8010bfe:	2301      	movs	r3, #1
 8010c00:	e007      	b.n	8010c12 <SD_write+0x4a>
    while(BSP_SD_GetCardState()!= MSD_OK)
 8010c02:	f7fb ff99 	bl	800cb38 <BSP_SD_GetCardState>
 8010c06:	4603      	mov	r3, r0
 8010c08:	2b00      	cmp	r3, #0
 8010c0a:	d1f3      	bne.n	8010bf4 <SD_write+0x2c>
      }
    }    
    res = RES_OK;
 8010c0c:	2300      	movs	r3, #0
 8010c0e:	75fb      	strb	r3, [r7, #23]
  }
  
  return res;
 8010c10:	7dfb      	ldrb	r3, [r7, #23]
}
 8010c12:	4618      	mov	r0, r3
 8010c14:	3718      	adds	r7, #24
 8010c16:	46bd      	mov	sp, r7
 8010c18:	bd80      	pop	{r7, pc}
 8010c1a:	bf00      	nop
 8010c1c:	000186a0 	.word	0x000186a0
 8010c20:	05f5e100 	.word	0x05f5e100

08010c24 <SD_ioctl>:
  * @param  *buff: Buffer to send/receive control data
  * @retval DRESULT: Operation result
  */
#if _USE_IOCTL == 1
DRESULT SD_ioctl(BYTE lun, BYTE cmd, void *buff)
{
 8010c24:	b580      	push	{r7, lr}
 8010c26:	b08c      	sub	sp, #48	; 0x30
 8010c28:	af00      	add	r7, sp, #0
 8010c2a:	4603      	mov	r3, r0
 8010c2c:	603a      	str	r2, [r7, #0]
 8010c2e:	71fb      	strb	r3, [r7, #7]
 8010c30:	460b      	mov	r3, r1
 8010c32:	71bb      	strb	r3, [r7, #6]
  DRESULT res = RES_ERROR;
 8010c34:	2301      	movs	r3, #1
 8010c36:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  BSP_SD_CardInfo CardInfo;
  
  if (Stat & STA_NOINIT) return RES_NOTRDY;
 8010c3a:	4b24      	ldr	r3, [pc, #144]	; (8010ccc <SD_ioctl+0xa8>)
 8010c3c:	781b      	ldrb	r3, [r3, #0]
 8010c3e:	b2db      	uxtb	r3, r3
 8010c40:	f003 0301 	and.w	r3, r3, #1
 8010c44:	2b00      	cmp	r3, #0
 8010c46:	d001      	beq.n	8010c4c <SD_ioctl+0x28>
 8010c48:	2303      	movs	r3, #3
 8010c4a:	e03b      	b.n	8010cc4 <SD_ioctl+0xa0>
  
  switch (cmd)
 8010c4c:	79bb      	ldrb	r3, [r7, #6]
 8010c4e:	2b03      	cmp	r3, #3
 8010c50:	d833      	bhi.n	8010cba <SD_ioctl+0x96>
 8010c52:	a201      	add	r2, pc, #4	; (adr r2, 8010c58 <SD_ioctl+0x34>)
 8010c54:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010c58:	08010c69 	.word	0x08010c69
 8010c5c:	08010c71 	.word	0x08010c71
 8010c60:	08010c89 	.word	0x08010c89
 8010c64:	08010ca3 	.word	0x08010ca3
  {
  /* Make sure that no pending write process */
  case CTRL_SYNC :
    res = RES_OK;
 8010c68:	2300      	movs	r3, #0
 8010c6a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 8010c6e:	e027      	b.n	8010cc0 <SD_ioctl+0x9c>
  
  /* Get number of sectors on the disk (DWORD) */
  case GET_SECTOR_COUNT :
    BSP_SD_GetCardInfo(&CardInfo);
 8010c70:	f107 030c 	add.w	r3, r7, #12
 8010c74:	4618      	mov	r0, r3
 8010c76:	f7fb ff6f 	bl	800cb58 <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockNbr;
 8010c7a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8010c7c:	683b      	ldr	r3, [r7, #0]
 8010c7e:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 8010c80:	2300      	movs	r3, #0
 8010c82:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 8010c86:	e01b      	b.n	8010cc0 <SD_ioctl+0x9c>
  
  /* Get R/W sector size (WORD) */
  case GET_SECTOR_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 8010c88:	f107 030c 	add.w	r3, r7, #12
 8010c8c:	4618      	mov	r0, r3
 8010c8e:	f7fb ff63 	bl	800cb58 <BSP_SD_GetCardInfo>
    *(WORD*)buff = CardInfo.LogBlockSize;
 8010c92:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010c94:	b29a      	uxth	r2, r3
 8010c96:	683b      	ldr	r3, [r7, #0]
 8010c98:	801a      	strh	r2, [r3, #0]
    res = RES_OK;
 8010c9a:	2300      	movs	r3, #0
 8010c9c:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 8010ca0:	e00e      	b.n	8010cc0 <SD_ioctl+0x9c>
  
  /* Get erase block size in unit of sector (DWORD) */
  case GET_BLOCK_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 8010ca2:	f107 030c 	add.w	r3, r7, #12
 8010ca6:	4618      	mov	r0, r3
 8010ca8:	f7fb ff56 	bl	800cb58 <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockSize;
 8010cac:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8010cae:	683b      	ldr	r3, [r7, #0]
 8010cb0:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 8010cb2:	2300      	movs	r3, #0
 8010cb4:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 8010cb8:	e002      	b.n	8010cc0 <SD_ioctl+0x9c>
  
  default:
    res = RES_PARERR;
 8010cba:	2304      	movs	r3, #4
 8010cbc:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  }
  
  return res;
 8010cc0:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 8010cc4:	4618      	mov	r0, r3
 8010cc6:	3730      	adds	r7, #48	; 0x30
 8010cc8:	46bd      	mov	sp, r7
 8010cca:	bd80      	pop	{r7, pc}
 8010ccc:	2000d79e 	.word	0x2000d79e

08010cd0 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 8010cd0:	b580      	push	{r7, lr}
 8010cd2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 8010cd4:	2200      	movs	r2, #0
 8010cd6:	490e      	ldr	r1, [pc, #56]	; (8010d10 <MX_USB_DEVICE_Init+0x40>)
 8010cd8:	480e      	ldr	r0, [pc, #56]	; (8010d14 <MX_USB_DEVICE_Init+0x44>)
 8010cda:	f7fc f8ef 	bl	800cebc <USBD_Init>
 8010cde:	4603      	mov	r3, r0
 8010ce0:	2b00      	cmp	r3, #0
 8010ce2:	d001      	beq.n	8010ce8 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 8010ce4:	f7f1 ffec 	bl	8002cc0 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_HID) != USBD_OK)
 8010ce8:	490b      	ldr	r1, [pc, #44]	; (8010d18 <MX_USB_DEVICE_Init+0x48>)
 8010cea:	480a      	ldr	r0, [pc, #40]	; (8010d14 <MX_USB_DEVICE_Init+0x44>)
 8010cec:	f7fc f911 	bl	800cf12 <USBD_RegisterClass>
 8010cf0:	4603      	mov	r3, r0
 8010cf2:	2b00      	cmp	r3, #0
 8010cf4:	d001      	beq.n	8010cfa <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 8010cf6:	f7f1 ffe3 	bl	8002cc0 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 8010cfa:	4806      	ldr	r0, [pc, #24]	; (8010d14 <MX_USB_DEVICE_Init+0x44>)
 8010cfc:	f7fc f922 	bl	800cf44 <USBD_Start>
 8010d00:	4603      	mov	r3, r0
 8010d02:	2b00      	cmp	r3, #0
 8010d04:	d001      	beq.n	8010d0a <MX_USB_DEVICE_Init+0x3a>
  {
    Error_Handler();
 8010d06:	f7f1 ffdb 	bl	8002cc0 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 8010d0a:	bf00      	nop
 8010d0c:	bd80      	pop	{r7, pc}
 8010d0e:	bf00      	nop
 8010d10:	2000d7a0 	.word	0x2000d7a0
 8010d14:	2000e508 	.word	0x2000e508
 8010d18:	2000d698 	.word	0x2000d698

08010d1c <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8010d1c:	b480      	push	{r7}
 8010d1e:	b083      	sub	sp, #12
 8010d20:	af00      	add	r7, sp, #0
 8010d22:	4603      	mov	r3, r0
 8010d24:	6039      	str	r1, [r7, #0]
 8010d26:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 8010d28:	683b      	ldr	r3, [r7, #0]
 8010d2a:	2212      	movs	r2, #18
 8010d2c:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 8010d2e:	4b03      	ldr	r3, [pc, #12]	; (8010d3c <USBD_FS_DeviceDescriptor+0x20>)
}
 8010d30:	4618      	mov	r0, r3
 8010d32:	370c      	adds	r7, #12
 8010d34:	46bd      	mov	sp, r7
 8010d36:	bc80      	pop	{r7}
 8010d38:	4770      	bx	lr
 8010d3a:	bf00      	nop
 8010d3c:	2000d7bc 	.word	0x2000d7bc

08010d40 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8010d40:	b480      	push	{r7}
 8010d42:	b083      	sub	sp, #12
 8010d44:	af00      	add	r7, sp, #0
 8010d46:	4603      	mov	r3, r0
 8010d48:	6039      	str	r1, [r7, #0]
 8010d4a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 8010d4c:	683b      	ldr	r3, [r7, #0]
 8010d4e:	2204      	movs	r2, #4
 8010d50:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 8010d52:	4b03      	ldr	r3, [pc, #12]	; (8010d60 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 8010d54:	4618      	mov	r0, r3
 8010d56:	370c      	adds	r7, #12
 8010d58:	46bd      	mov	sp, r7
 8010d5a:	bc80      	pop	{r7}
 8010d5c:	4770      	bx	lr
 8010d5e:	bf00      	nop
 8010d60:	2000d7d0 	.word	0x2000d7d0

08010d64 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8010d64:	b580      	push	{r7, lr}
 8010d66:	b082      	sub	sp, #8
 8010d68:	af00      	add	r7, sp, #0
 8010d6a:	4603      	mov	r3, r0
 8010d6c:	6039      	str	r1, [r7, #0]
 8010d6e:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8010d70:	79fb      	ldrb	r3, [r7, #7]
 8010d72:	2b00      	cmp	r3, #0
 8010d74:	d105      	bne.n	8010d82 <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 8010d76:	683a      	ldr	r2, [r7, #0]
 8010d78:	4907      	ldr	r1, [pc, #28]	; (8010d98 <USBD_FS_ProductStrDescriptor+0x34>)
 8010d7a:	4808      	ldr	r0, [pc, #32]	; (8010d9c <USBD_FS_ProductStrDescriptor+0x38>)
 8010d7c:	f7fd f85a 	bl	800de34 <USBD_GetString>
 8010d80:	e004      	b.n	8010d8c <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 8010d82:	683a      	ldr	r2, [r7, #0]
 8010d84:	4904      	ldr	r1, [pc, #16]	; (8010d98 <USBD_FS_ProductStrDescriptor+0x34>)
 8010d86:	4805      	ldr	r0, [pc, #20]	; (8010d9c <USBD_FS_ProductStrDescriptor+0x38>)
 8010d88:	f7fd f854 	bl	800de34 <USBD_GetString>
  }
  return USBD_StrDesc;
 8010d8c:	4b02      	ldr	r3, [pc, #8]	; (8010d98 <USBD_FS_ProductStrDescriptor+0x34>)
}
 8010d8e:	4618      	mov	r0, r3
 8010d90:	3708      	adds	r7, #8
 8010d92:	46bd      	mov	sp, r7
 8010d94:	bd80      	pop	{r7, pc}
 8010d96:	bf00      	nop
 8010d98:	2000e7cc 	.word	0x2000e7cc
 8010d9c:	080145dc 	.word	0x080145dc

08010da0 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8010da0:	b580      	push	{r7, lr}
 8010da2:	b082      	sub	sp, #8
 8010da4:	af00      	add	r7, sp, #0
 8010da6:	4603      	mov	r3, r0
 8010da8:	6039      	str	r1, [r7, #0]
 8010daa:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 8010dac:	683a      	ldr	r2, [r7, #0]
 8010dae:	4904      	ldr	r1, [pc, #16]	; (8010dc0 <USBD_FS_ManufacturerStrDescriptor+0x20>)
 8010db0:	4804      	ldr	r0, [pc, #16]	; (8010dc4 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 8010db2:	f7fd f83f 	bl	800de34 <USBD_GetString>
  return USBD_StrDesc;
 8010db6:	4b02      	ldr	r3, [pc, #8]	; (8010dc0 <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 8010db8:	4618      	mov	r0, r3
 8010dba:	3708      	adds	r7, #8
 8010dbc:	46bd      	mov	sp, r7
 8010dbe:	bd80      	pop	{r7, pc}
 8010dc0:	2000e7cc 	.word	0x2000e7cc
 8010dc4:	080145f4 	.word	0x080145f4

08010dc8 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8010dc8:	b580      	push	{r7, lr}
 8010dca:	b082      	sub	sp, #8
 8010dcc:	af00      	add	r7, sp, #0
 8010dce:	4603      	mov	r3, r0
 8010dd0:	6039      	str	r1, [r7, #0]
 8010dd2:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 8010dd4:	683b      	ldr	r3, [r7, #0]
 8010dd6:	221a      	movs	r2, #26
 8010dd8:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 8010dda:	f000 f843 	bl	8010e64 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 8010dde:	4b02      	ldr	r3, [pc, #8]	; (8010de8 <USBD_FS_SerialStrDescriptor+0x20>)
}
 8010de0:	4618      	mov	r0, r3
 8010de2:	3708      	adds	r7, #8
 8010de4:	46bd      	mov	sp, r7
 8010de6:	bd80      	pop	{r7, pc}
 8010de8:	2000d7d4 	.word	0x2000d7d4

08010dec <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8010dec:	b580      	push	{r7, lr}
 8010dee:	b082      	sub	sp, #8
 8010df0:	af00      	add	r7, sp, #0
 8010df2:	4603      	mov	r3, r0
 8010df4:	6039      	str	r1, [r7, #0]
 8010df6:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 8010df8:	79fb      	ldrb	r3, [r7, #7]
 8010dfa:	2b00      	cmp	r3, #0
 8010dfc:	d105      	bne.n	8010e0a <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 8010dfe:	683a      	ldr	r2, [r7, #0]
 8010e00:	4907      	ldr	r1, [pc, #28]	; (8010e20 <USBD_FS_ConfigStrDescriptor+0x34>)
 8010e02:	4808      	ldr	r0, [pc, #32]	; (8010e24 <USBD_FS_ConfigStrDescriptor+0x38>)
 8010e04:	f7fd f816 	bl	800de34 <USBD_GetString>
 8010e08:	e004      	b.n	8010e14 <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 8010e0a:	683a      	ldr	r2, [r7, #0]
 8010e0c:	4904      	ldr	r1, [pc, #16]	; (8010e20 <USBD_FS_ConfigStrDescriptor+0x34>)
 8010e0e:	4805      	ldr	r0, [pc, #20]	; (8010e24 <USBD_FS_ConfigStrDescriptor+0x38>)
 8010e10:	f7fd f810 	bl	800de34 <USBD_GetString>
  }
  return USBD_StrDesc;
 8010e14:	4b02      	ldr	r3, [pc, #8]	; (8010e20 <USBD_FS_ConfigStrDescriptor+0x34>)
}
 8010e16:	4618      	mov	r0, r3
 8010e18:	3708      	adds	r7, #8
 8010e1a:	46bd      	mov	sp, r7
 8010e1c:	bd80      	pop	{r7, pc}
 8010e1e:	bf00      	nop
 8010e20:	2000e7cc 	.word	0x2000e7cc
 8010e24:	08014608 	.word	0x08014608

08010e28 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8010e28:	b580      	push	{r7, lr}
 8010e2a:	b082      	sub	sp, #8
 8010e2c:	af00      	add	r7, sp, #0
 8010e2e:	4603      	mov	r3, r0
 8010e30:	6039      	str	r1, [r7, #0]
 8010e32:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8010e34:	79fb      	ldrb	r3, [r7, #7]
 8010e36:	2b00      	cmp	r3, #0
 8010e38:	d105      	bne.n	8010e46 <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 8010e3a:	683a      	ldr	r2, [r7, #0]
 8010e3c:	4907      	ldr	r1, [pc, #28]	; (8010e5c <USBD_FS_InterfaceStrDescriptor+0x34>)
 8010e3e:	4808      	ldr	r0, [pc, #32]	; (8010e60 <USBD_FS_InterfaceStrDescriptor+0x38>)
 8010e40:	f7fc fff8 	bl	800de34 <USBD_GetString>
 8010e44:	e004      	b.n	8010e50 <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 8010e46:	683a      	ldr	r2, [r7, #0]
 8010e48:	4904      	ldr	r1, [pc, #16]	; (8010e5c <USBD_FS_InterfaceStrDescriptor+0x34>)
 8010e4a:	4805      	ldr	r0, [pc, #20]	; (8010e60 <USBD_FS_InterfaceStrDescriptor+0x38>)
 8010e4c:	f7fc fff2 	bl	800de34 <USBD_GetString>
  }
  return USBD_StrDesc;
 8010e50:	4b02      	ldr	r3, [pc, #8]	; (8010e5c <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 8010e52:	4618      	mov	r0, r3
 8010e54:	3708      	adds	r7, #8
 8010e56:	46bd      	mov	sp, r7
 8010e58:	bd80      	pop	{r7, pc}
 8010e5a:	bf00      	nop
 8010e5c:	2000e7cc 	.word	0x2000e7cc
 8010e60:	08014614 	.word	0x08014614

08010e64 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 8010e64:	b580      	push	{r7, lr}
 8010e66:	b084      	sub	sp, #16
 8010e68:	af00      	add	r7, sp, #0
  uint32_t deviceserial0, deviceserial1, deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 8010e6a:	4b0f      	ldr	r3, [pc, #60]	; (8010ea8 <Get_SerialNum+0x44>)
 8010e6c:	681b      	ldr	r3, [r3, #0]
 8010e6e:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 8010e70:	4b0e      	ldr	r3, [pc, #56]	; (8010eac <Get_SerialNum+0x48>)
 8010e72:	681b      	ldr	r3, [r3, #0]
 8010e74:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 8010e76:	4b0e      	ldr	r3, [pc, #56]	; (8010eb0 <Get_SerialNum+0x4c>)
 8010e78:	681b      	ldr	r3, [r3, #0]
 8010e7a:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 8010e7c:	68fa      	ldr	r2, [r7, #12]
 8010e7e:	687b      	ldr	r3, [r7, #4]
 8010e80:	4413      	add	r3, r2
 8010e82:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 8010e84:	68fb      	ldr	r3, [r7, #12]
 8010e86:	2b00      	cmp	r3, #0
 8010e88:	d009      	beq.n	8010e9e <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 8010e8a:	2208      	movs	r2, #8
 8010e8c:	4909      	ldr	r1, [pc, #36]	; (8010eb4 <Get_SerialNum+0x50>)
 8010e8e:	68f8      	ldr	r0, [r7, #12]
 8010e90:	f000 f814 	bl	8010ebc <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 8010e94:	2204      	movs	r2, #4
 8010e96:	4908      	ldr	r1, [pc, #32]	; (8010eb8 <Get_SerialNum+0x54>)
 8010e98:	68b8      	ldr	r0, [r7, #8]
 8010e9a:	f000 f80f 	bl	8010ebc <IntToUnicode>
  }
}
 8010e9e:	bf00      	nop
 8010ea0:	3710      	adds	r7, #16
 8010ea2:	46bd      	mov	sp, r7
 8010ea4:	bd80      	pop	{r7, pc}
 8010ea6:	bf00      	nop
 8010ea8:	1ffff7e8 	.word	0x1ffff7e8
 8010eac:	1ffff7ec 	.word	0x1ffff7ec
 8010eb0:	1ffff7f0 	.word	0x1ffff7f0
 8010eb4:	2000d7d6 	.word	0x2000d7d6
 8010eb8:	2000d7e6 	.word	0x2000d7e6

08010ebc <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 8010ebc:	b480      	push	{r7}
 8010ebe:	b087      	sub	sp, #28
 8010ec0:	af00      	add	r7, sp, #0
 8010ec2:	60f8      	str	r0, [r7, #12]
 8010ec4:	60b9      	str	r1, [r7, #8]
 8010ec6:	4613      	mov	r3, r2
 8010ec8:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 8010eca:	2300      	movs	r3, #0
 8010ecc:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 8010ece:	2300      	movs	r3, #0
 8010ed0:	75fb      	strb	r3, [r7, #23]
 8010ed2:	e027      	b.n	8010f24 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 8010ed4:	68fb      	ldr	r3, [r7, #12]
 8010ed6:	0f1b      	lsrs	r3, r3, #28
 8010ed8:	2b09      	cmp	r3, #9
 8010eda:	d80b      	bhi.n	8010ef4 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 8010edc:	68fb      	ldr	r3, [r7, #12]
 8010ede:	0f1b      	lsrs	r3, r3, #28
 8010ee0:	b2da      	uxtb	r2, r3
 8010ee2:	7dfb      	ldrb	r3, [r7, #23]
 8010ee4:	005b      	lsls	r3, r3, #1
 8010ee6:	4619      	mov	r1, r3
 8010ee8:	68bb      	ldr	r3, [r7, #8]
 8010eea:	440b      	add	r3, r1
 8010eec:	3230      	adds	r2, #48	; 0x30
 8010eee:	b2d2      	uxtb	r2, r2
 8010ef0:	701a      	strb	r2, [r3, #0]
 8010ef2:	e00a      	b.n	8010f0a <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 8010ef4:	68fb      	ldr	r3, [r7, #12]
 8010ef6:	0f1b      	lsrs	r3, r3, #28
 8010ef8:	b2da      	uxtb	r2, r3
 8010efa:	7dfb      	ldrb	r3, [r7, #23]
 8010efc:	005b      	lsls	r3, r3, #1
 8010efe:	4619      	mov	r1, r3
 8010f00:	68bb      	ldr	r3, [r7, #8]
 8010f02:	440b      	add	r3, r1
 8010f04:	3237      	adds	r2, #55	; 0x37
 8010f06:	b2d2      	uxtb	r2, r2
 8010f08:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 8010f0a:	68fb      	ldr	r3, [r7, #12]
 8010f0c:	011b      	lsls	r3, r3, #4
 8010f0e:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 8010f10:	7dfb      	ldrb	r3, [r7, #23]
 8010f12:	005b      	lsls	r3, r3, #1
 8010f14:	3301      	adds	r3, #1
 8010f16:	68ba      	ldr	r2, [r7, #8]
 8010f18:	4413      	add	r3, r2
 8010f1a:	2200      	movs	r2, #0
 8010f1c:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 8010f1e:	7dfb      	ldrb	r3, [r7, #23]
 8010f20:	3301      	adds	r3, #1
 8010f22:	75fb      	strb	r3, [r7, #23]
 8010f24:	7dfa      	ldrb	r2, [r7, #23]
 8010f26:	79fb      	ldrb	r3, [r7, #7]
 8010f28:	429a      	cmp	r2, r3
 8010f2a:	d3d3      	bcc.n	8010ed4 <IntToUnicode+0x18>
  }
}
 8010f2c:	bf00      	nop
 8010f2e:	bf00      	nop
 8010f30:	371c      	adds	r7, #28
 8010f32:	46bd      	mov	sp, r7
 8010f34:	bc80      	pop	{r7}
 8010f36:	4770      	bx	lr

08010f38 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 8010f38:	b580      	push	{r7, lr}
 8010f3a:	b084      	sub	sp, #16
 8010f3c:	af00      	add	r7, sp, #0
 8010f3e:	6078      	str	r0, [r7, #4]
  if(pcdHandle->Instance==USB)
 8010f40:	687b      	ldr	r3, [r7, #4]
 8010f42:	681b      	ldr	r3, [r3, #0]
 8010f44:	4a0d      	ldr	r2, [pc, #52]	; (8010f7c <HAL_PCD_MspInit+0x44>)
 8010f46:	4293      	cmp	r3, r2
 8010f48:	d113      	bne.n	8010f72 <HAL_PCD_MspInit+0x3a>
  {
  /* USER CODE BEGIN USB_MspInit 0 */

  /* USER CODE END USB_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USB_CLK_ENABLE();
 8010f4a:	4b0d      	ldr	r3, [pc, #52]	; (8010f80 <HAL_PCD_MspInit+0x48>)
 8010f4c:	69db      	ldr	r3, [r3, #28]
 8010f4e:	4a0c      	ldr	r2, [pc, #48]	; (8010f80 <HAL_PCD_MspInit+0x48>)
 8010f50:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8010f54:	61d3      	str	r3, [r2, #28]
 8010f56:	4b0a      	ldr	r3, [pc, #40]	; (8010f80 <HAL_PCD_MspInit+0x48>)
 8010f58:	69db      	ldr	r3, [r3, #28]
 8010f5a:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8010f5e:	60fb      	str	r3, [r7, #12]
 8010f60:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(USB_LP_CAN1_RX0_IRQn, 0, 0);
 8010f62:	2200      	movs	r2, #0
 8010f64:	2100      	movs	r1, #0
 8010f66:	2014      	movs	r0, #20
 8010f68:	f7f2 ffaf 	bl	8003eca <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_LP_CAN1_RX0_IRQn);
 8010f6c:	2014      	movs	r0, #20
 8010f6e:	f7f2 ffc8 	bl	8003f02 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_MspInit 1 */

  /* USER CODE END USB_MspInit 1 */
  }
}
 8010f72:	bf00      	nop
 8010f74:	3710      	adds	r7, #16
 8010f76:	46bd      	mov	sp, r7
 8010f78:	bd80      	pop	{r7, pc}
 8010f7a:	bf00      	nop
 8010f7c:	40005c00 	.word	0x40005c00
 8010f80:	40021000 	.word	0x40021000

08010f84 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8010f84:	b580      	push	{r7, lr}
 8010f86:	b082      	sub	sp, #8
 8010f88:	af00      	add	r7, sp, #0
 8010f8a:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 8010f8c:	687b      	ldr	r3, [r7, #4]
 8010f8e:	f8d3 22ec 	ldr.w	r2, [r3, #748]	; 0x2ec
 8010f92:	687b      	ldr	r3, [r7, #4]
 8010f94:	f503 732c 	add.w	r3, r3, #688	; 0x2b0
 8010f98:	4619      	mov	r1, r3
 8010f9a:	4610      	mov	r0, r2
 8010f9c:	f7fc f81a 	bl	800cfd4 <USBD_LL_SetupStage>
}
 8010fa0:	bf00      	nop
 8010fa2:	3708      	adds	r7, #8
 8010fa4:	46bd      	mov	sp, r7
 8010fa6:	bd80      	pop	{r7, pc}

08010fa8 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8010fa8:	b580      	push	{r7, lr}
 8010faa:	b082      	sub	sp, #8
 8010fac:	af00      	add	r7, sp, #0
 8010fae:	6078      	str	r0, [r7, #4]
 8010fb0:	460b      	mov	r3, r1
 8010fb2:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 8010fb4:	687b      	ldr	r3, [r7, #4]
 8010fb6:	f8d3 02ec 	ldr.w	r0, [r3, #748]	; 0x2ec
 8010fba:	78fa      	ldrb	r2, [r7, #3]
 8010fbc:	6879      	ldr	r1, [r7, #4]
 8010fbe:	4613      	mov	r3, r2
 8010fc0:	009b      	lsls	r3, r3, #2
 8010fc2:	4413      	add	r3, r2
 8010fc4:	00db      	lsls	r3, r3, #3
 8010fc6:	440b      	add	r3, r1
 8010fc8:	f503 73be 	add.w	r3, r3, #380	; 0x17c
 8010fcc:	681a      	ldr	r2, [r3, #0]
 8010fce:	78fb      	ldrb	r3, [r7, #3]
 8010fd0:	4619      	mov	r1, r3
 8010fd2:	f7fc f84c 	bl	800d06e <USBD_LL_DataOutStage>
}
 8010fd6:	bf00      	nop
 8010fd8:	3708      	adds	r7, #8
 8010fda:	46bd      	mov	sp, r7
 8010fdc:	bd80      	pop	{r7, pc}

08010fde <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8010fde:	b580      	push	{r7, lr}
 8010fe0:	b082      	sub	sp, #8
 8010fe2:	af00      	add	r7, sp, #0
 8010fe4:	6078      	str	r0, [r7, #4]
 8010fe6:	460b      	mov	r3, r1
 8010fe8:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 8010fea:	687b      	ldr	r3, [r7, #4]
 8010fec:	f8d3 02ec 	ldr.w	r0, [r3, #748]	; 0x2ec
 8010ff0:	78fa      	ldrb	r2, [r7, #3]
 8010ff2:	6879      	ldr	r1, [r7, #4]
 8010ff4:	4613      	mov	r3, r2
 8010ff6:	009b      	lsls	r3, r3, #2
 8010ff8:	4413      	add	r3, r2
 8010ffa:	00db      	lsls	r3, r3, #3
 8010ffc:	440b      	add	r3, r1
 8010ffe:	333c      	adds	r3, #60	; 0x3c
 8011000:	681a      	ldr	r2, [r3, #0]
 8011002:	78fb      	ldrb	r3, [r7, #3]
 8011004:	4619      	mov	r1, r3
 8011006:	f7fc f8a3 	bl	800d150 <USBD_LL_DataInStage>
}
 801100a:	bf00      	nop
 801100c:	3708      	adds	r7, #8
 801100e:	46bd      	mov	sp, r7
 8011010:	bd80      	pop	{r7, pc}

08011012 <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8011012:	b580      	push	{r7, lr}
 8011014:	b082      	sub	sp, #8
 8011016:	af00      	add	r7, sp, #0
 8011018:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 801101a:	687b      	ldr	r3, [r7, #4]
 801101c:	f8d3 32ec 	ldr.w	r3, [r3, #748]	; 0x2ec
 8011020:	4618      	mov	r0, r3
 8011022:	f7fc f9b3 	bl	800d38c <USBD_LL_SOF>
}
 8011026:	bf00      	nop
 8011028:	3708      	adds	r7, #8
 801102a:	46bd      	mov	sp, r7
 801102c:	bd80      	pop	{r7, pc}

0801102e <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 801102e:	b580      	push	{r7, lr}
 8011030:	b084      	sub	sp, #16
 8011032:	af00      	add	r7, sp, #0
 8011034:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 8011036:	2301      	movs	r3, #1
 8011038:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed != PCD_SPEED_FULL)
 801103a:	687b      	ldr	r3, [r7, #4]
 801103c:	689b      	ldr	r3, [r3, #8]
 801103e:	2b02      	cmp	r3, #2
 8011040:	d001      	beq.n	8011046 <HAL_PCD_ResetCallback+0x18>
  {
    Error_Handler();
 8011042:	f7f1 fe3d 	bl	8002cc0 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 8011046:	687b      	ldr	r3, [r7, #4]
 8011048:	f8d3 32ec 	ldr.w	r3, [r3, #748]	; 0x2ec
 801104c:	7bfa      	ldrb	r2, [r7, #15]
 801104e:	4611      	mov	r1, r2
 8011050:	4618      	mov	r0, r3
 8011052:	f7fc f963 	bl	800d31c <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 8011056:	687b      	ldr	r3, [r7, #4]
 8011058:	f8d3 32ec 	ldr.w	r3, [r3, #748]	; 0x2ec
 801105c:	4618      	mov	r0, r3
 801105e:	f7fc f91c 	bl	800d29a <USBD_LL_Reset>
}
 8011062:	bf00      	nop
 8011064:	3710      	adds	r7, #16
 8011066:	46bd      	mov	sp, r7
 8011068:	bd80      	pop	{r7, pc}
	...

0801106c <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 801106c:	b580      	push	{r7, lr}
 801106e:	b082      	sub	sp, #8
 8011070:	af00      	add	r7, sp, #0
 8011072:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 8011074:	687b      	ldr	r3, [r7, #4]
 8011076:	f8d3 32ec 	ldr.w	r3, [r3, #748]	; 0x2ec
 801107a:	4618      	mov	r0, r3
 801107c:	f7fc f95d 	bl	800d33a <USBD_LL_Suspend>
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 8011080:	687b      	ldr	r3, [r7, #4]
 8011082:	699b      	ldr	r3, [r3, #24]
 8011084:	2b00      	cmp	r3, #0
 8011086:	d005      	beq.n	8011094 <HAL_PCD_SuspendCallback+0x28>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8011088:	4b04      	ldr	r3, [pc, #16]	; (801109c <HAL_PCD_SuspendCallback+0x30>)
 801108a:	691b      	ldr	r3, [r3, #16]
 801108c:	4a03      	ldr	r2, [pc, #12]	; (801109c <HAL_PCD_SuspendCallback+0x30>)
 801108e:	f043 0306 	orr.w	r3, r3, #6
 8011092:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 8011094:	bf00      	nop
 8011096:	3708      	adds	r7, #8
 8011098:	46bd      	mov	sp, r7
 801109a:	bd80      	pop	{r7, pc}
 801109c:	e000ed00 	.word	0xe000ed00

080110a0 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80110a0:	b580      	push	{r7, lr}
 80110a2:	b082      	sub	sp, #8
 80110a4:	af00      	add	r7, sp, #0
 80110a6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 80110a8:	687b      	ldr	r3, [r7, #4]
 80110aa:	f8d3 32ec 	ldr.w	r3, [r3, #748]	; 0x2ec
 80110ae:	4618      	mov	r0, r3
 80110b0:	f7fc f957 	bl	800d362 <USBD_LL_Resume>
}
 80110b4:	bf00      	nop
 80110b6:	3708      	adds	r7, #8
 80110b8:	46bd      	mov	sp, r7
 80110ba:	bd80      	pop	{r7, pc}

080110bc <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 80110bc:	b580      	push	{r7, lr}
 80110be:	b082      	sub	sp, #8
 80110c0:	af00      	add	r7, sp, #0
 80110c2:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  /* Link the driver to the stack. */
  hpcd_USB_FS.pData = pdev;
 80110c4:	4a1f      	ldr	r2, [pc, #124]	; (8011144 <USBD_LL_Init+0x88>)
 80110c6:	687b      	ldr	r3, [r7, #4]
 80110c8:	f8c2 32ec 	str.w	r3, [r2, #748]	; 0x2ec
  pdev->pData = &hpcd_USB_FS;
 80110cc:	687b      	ldr	r3, [r7, #4]
 80110ce:	4a1d      	ldr	r2, [pc, #116]	; (8011144 <USBD_LL_Init+0x88>)
 80110d0:	f8c3 22c0 	str.w	r2, [r3, #704]	; 0x2c0

  hpcd_USB_FS.Instance = USB;
 80110d4:	4b1b      	ldr	r3, [pc, #108]	; (8011144 <USBD_LL_Init+0x88>)
 80110d6:	4a1c      	ldr	r2, [pc, #112]	; (8011148 <USBD_LL_Init+0x8c>)
 80110d8:	601a      	str	r2, [r3, #0]
  hpcd_USB_FS.Init.dev_endpoints = 8;
 80110da:	4b1a      	ldr	r3, [pc, #104]	; (8011144 <USBD_LL_Init+0x88>)
 80110dc:	2208      	movs	r2, #8
 80110de:	605a      	str	r2, [r3, #4]
  hpcd_USB_FS.Init.speed = PCD_SPEED_FULL;
 80110e0:	4b18      	ldr	r3, [pc, #96]	; (8011144 <USBD_LL_Init+0x88>)
 80110e2:	2202      	movs	r2, #2
 80110e4:	609a      	str	r2, [r3, #8]
  hpcd_USB_FS.Init.low_power_enable = DISABLE;
 80110e6:	4b17      	ldr	r3, [pc, #92]	; (8011144 <USBD_LL_Init+0x88>)
 80110e8:	2200      	movs	r2, #0
 80110ea:	619a      	str	r2, [r3, #24]
  hpcd_USB_FS.Init.lpm_enable = DISABLE;
 80110ec:	4b15      	ldr	r3, [pc, #84]	; (8011144 <USBD_LL_Init+0x88>)
 80110ee:	2200      	movs	r2, #0
 80110f0:	61da      	str	r2, [r3, #28]
  hpcd_USB_FS.Init.battery_charging_enable = DISABLE;
 80110f2:	4b14      	ldr	r3, [pc, #80]	; (8011144 <USBD_LL_Init+0x88>)
 80110f4:	2200      	movs	r2, #0
 80110f6:	621a      	str	r2, [r3, #32]
  if (HAL_PCD_Init(&hpcd_USB_FS) != HAL_OK)
 80110f8:	4812      	ldr	r0, [pc, #72]	; (8011144 <USBD_LL_Init+0x88>)
 80110fa:	f7f4 f819 	bl	8005130 <HAL_PCD_Init>
 80110fe:	4603      	mov	r3, r0
 8011100:	2b00      	cmp	r3, #0
 8011102:	d001      	beq.n	8011108 <USBD_LL_Init+0x4c>
  {
    Error_Handler( );
 8011104:	f7f1 fddc 	bl	8002cc0 <Error_Handler>
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  /* USER CODE BEGIN EndPoint_Configuration */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x00 , PCD_SNG_BUF, 0x18);
 8011108:	687b      	ldr	r3, [r7, #4]
 801110a:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 801110e:	2318      	movs	r3, #24
 8011110:	2200      	movs	r2, #0
 8011112:	2100      	movs	r1, #0
 8011114:	f7f5 fd21 	bl	8006b5a <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x80 , PCD_SNG_BUF, 0x58);
 8011118:	687b      	ldr	r3, [r7, #4]
 801111a:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 801111e:	2358      	movs	r3, #88	; 0x58
 8011120:	2200      	movs	r2, #0
 8011122:	2180      	movs	r1, #128	; 0x80
 8011124:	f7f5 fd19 	bl	8006b5a <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration */
  /* USER CODE BEGIN EndPoint_Configuration_HID */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x81 , PCD_SNG_BUF, 0x100);
 8011128:	687b      	ldr	r3, [r7, #4]
 801112a:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 801112e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8011132:	2200      	movs	r2, #0
 8011134:	2181      	movs	r1, #129	; 0x81
 8011136:	f7f5 fd10 	bl	8006b5a <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration_HID */
  return USBD_OK;
 801113a:	2300      	movs	r3, #0
}
 801113c:	4618      	mov	r0, r3
 801113e:	3708      	adds	r7, #8
 8011140:	46bd      	mov	sp, r7
 8011142:	bd80      	pop	{r7, pc}
 8011144:	2000e9cc 	.word	0x2000e9cc
 8011148:	40005c00 	.word	0x40005c00

0801114c <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 801114c:	b580      	push	{r7, lr}
 801114e:	b084      	sub	sp, #16
 8011150:	af00      	add	r7, sp, #0
 8011152:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8011154:	2300      	movs	r3, #0
 8011156:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8011158:	2300      	movs	r3, #0
 801115a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 801115c:	687b      	ldr	r3, [r7, #4]
 801115e:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8011162:	4618      	mov	r0, r3
 8011164:	f7f4 f8e3 	bl	800532e <HAL_PCD_Start>
 8011168:	4603      	mov	r3, r0
 801116a:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 801116c:	7bfb      	ldrb	r3, [r7, #15]
 801116e:	4618      	mov	r0, r3
 8011170:	f000 f93c 	bl	80113ec <USBD_Get_USB_Status>
 8011174:	4603      	mov	r3, r0
 8011176:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8011178:	7bbb      	ldrb	r3, [r7, #14]
}
 801117a:	4618      	mov	r0, r3
 801117c:	3710      	adds	r7, #16
 801117e:	46bd      	mov	sp, r7
 8011180:	bd80      	pop	{r7, pc}

08011182 <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 8011182:	b580      	push	{r7, lr}
 8011184:	b084      	sub	sp, #16
 8011186:	af00      	add	r7, sp, #0
 8011188:	6078      	str	r0, [r7, #4]
 801118a:	4608      	mov	r0, r1
 801118c:	4611      	mov	r1, r2
 801118e:	461a      	mov	r2, r3
 8011190:	4603      	mov	r3, r0
 8011192:	70fb      	strb	r3, [r7, #3]
 8011194:	460b      	mov	r3, r1
 8011196:	70bb      	strb	r3, [r7, #2]
 8011198:	4613      	mov	r3, r2
 801119a:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 801119c:	2300      	movs	r3, #0
 801119e:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80111a0:	2300      	movs	r3, #0
 80111a2:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 80111a4:	687b      	ldr	r3, [r7, #4]
 80111a6:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 80111aa:	78bb      	ldrb	r3, [r7, #2]
 80111ac:	883a      	ldrh	r2, [r7, #0]
 80111ae:	78f9      	ldrb	r1, [r7, #3]
 80111b0:	f7f4 fa38 	bl	8005624 <HAL_PCD_EP_Open>
 80111b4:	4603      	mov	r3, r0
 80111b6:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80111b8:	7bfb      	ldrb	r3, [r7, #15]
 80111ba:	4618      	mov	r0, r3
 80111bc:	f000 f916 	bl	80113ec <USBD_Get_USB_Status>
 80111c0:	4603      	mov	r3, r0
 80111c2:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80111c4:	7bbb      	ldrb	r3, [r7, #14]
}
 80111c6:	4618      	mov	r0, r3
 80111c8:	3710      	adds	r7, #16
 80111ca:	46bd      	mov	sp, r7
 80111cc:	bd80      	pop	{r7, pc}

080111ce <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80111ce:	b580      	push	{r7, lr}
 80111d0:	b084      	sub	sp, #16
 80111d2:	af00      	add	r7, sp, #0
 80111d4:	6078      	str	r0, [r7, #4]
 80111d6:	460b      	mov	r3, r1
 80111d8:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80111da:	2300      	movs	r3, #0
 80111dc:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80111de:	2300      	movs	r3, #0
 80111e0:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 80111e2:	687b      	ldr	r3, [r7, #4]
 80111e4:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 80111e8:	78fa      	ldrb	r2, [r7, #3]
 80111ea:	4611      	mov	r1, r2
 80111ec:	4618      	mov	r0, r3
 80111ee:	f7f4 fa76 	bl	80056de <HAL_PCD_EP_Close>
 80111f2:	4603      	mov	r3, r0
 80111f4:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80111f6:	7bfb      	ldrb	r3, [r7, #15]
 80111f8:	4618      	mov	r0, r3
 80111fa:	f000 f8f7 	bl	80113ec <USBD_Get_USB_Status>
 80111fe:	4603      	mov	r3, r0
 8011200:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8011202:	7bbb      	ldrb	r3, [r7, #14]
}
 8011204:	4618      	mov	r0, r3
 8011206:	3710      	adds	r7, #16
 8011208:	46bd      	mov	sp, r7
 801120a:	bd80      	pop	{r7, pc}

0801120c <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 801120c:	b580      	push	{r7, lr}
 801120e:	b084      	sub	sp, #16
 8011210:	af00      	add	r7, sp, #0
 8011212:	6078      	str	r0, [r7, #4]
 8011214:	460b      	mov	r3, r1
 8011216:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8011218:	2300      	movs	r3, #0
 801121a:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 801121c:	2300      	movs	r3, #0
 801121e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 8011220:	687b      	ldr	r3, [r7, #4]
 8011222:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8011226:	78fa      	ldrb	r2, [r7, #3]
 8011228:	4611      	mov	r1, r2
 801122a:	4618      	mov	r0, r3
 801122c:	f7f4 fb07 	bl	800583e <HAL_PCD_EP_SetStall>
 8011230:	4603      	mov	r3, r0
 8011232:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8011234:	7bfb      	ldrb	r3, [r7, #15]
 8011236:	4618      	mov	r0, r3
 8011238:	f000 f8d8 	bl	80113ec <USBD_Get_USB_Status>
 801123c:	4603      	mov	r3, r0
 801123e:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8011240:	7bbb      	ldrb	r3, [r7, #14]
}
 8011242:	4618      	mov	r0, r3
 8011244:	3710      	adds	r7, #16
 8011246:	46bd      	mov	sp, r7
 8011248:	bd80      	pop	{r7, pc}

0801124a <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 801124a:	b580      	push	{r7, lr}
 801124c:	b084      	sub	sp, #16
 801124e:	af00      	add	r7, sp, #0
 8011250:	6078      	str	r0, [r7, #4]
 8011252:	460b      	mov	r3, r1
 8011254:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8011256:	2300      	movs	r3, #0
 8011258:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 801125a:	2300      	movs	r3, #0
 801125c:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 801125e:	687b      	ldr	r3, [r7, #4]
 8011260:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8011264:	78fa      	ldrb	r2, [r7, #3]
 8011266:	4611      	mov	r1, r2
 8011268:	4618      	mov	r0, r3
 801126a:	f7f4 fb48 	bl	80058fe <HAL_PCD_EP_ClrStall>
 801126e:	4603      	mov	r3, r0
 8011270:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8011272:	7bfb      	ldrb	r3, [r7, #15]
 8011274:	4618      	mov	r0, r3
 8011276:	f000 f8b9 	bl	80113ec <USBD_Get_USB_Status>
 801127a:	4603      	mov	r3, r0
 801127c:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 801127e:	7bbb      	ldrb	r3, [r7, #14]
}
 8011280:	4618      	mov	r0, r3
 8011282:	3710      	adds	r7, #16
 8011284:	46bd      	mov	sp, r7
 8011286:	bd80      	pop	{r7, pc}

08011288 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8011288:	b480      	push	{r7}
 801128a:	b085      	sub	sp, #20
 801128c:	af00      	add	r7, sp, #0
 801128e:	6078      	str	r0, [r7, #4]
 8011290:	460b      	mov	r3, r1
 8011292:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 8011294:	687b      	ldr	r3, [r7, #4]
 8011296:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 801129a:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 801129c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80112a0:	2b00      	cmp	r3, #0
 80112a2:	da0c      	bge.n	80112be <USBD_LL_IsStallEP+0x36>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 80112a4:	78fb      	ldrb	r3, [r7, #3]
 80112a6:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80112aa:	68f9      	ldr	r1, [r7, #12]
 80112ac:	1c5a      	adds	r2, r3, #1
 80112ae:	4613      	mov	r3, r2
 80112b0:	009b      	lsls	r3, r3, #2
 80112b2:	4413      	add	r3, r2
 80112b4:	00db      	lsls	r3, r3, #3
 80112b6:	440b      	add	r3, r1
 80112b8:	3302      	adds	r3, #2
 80112ba:	781b      	ldrb	r3, [r3, #0]
 80112bc:	e00b      	b.n	80112d6 <USBD_LL_IsStallEP+0x4e>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 80112be:	78fb      	ldrb	r3, [r7, #3]
 80112c0:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 80112c4:	68f9      	ldr	r1, [r7, #12]
 80112c6:	4613      	mov	r3, r2
 80112c8:	009b      	lsls	r3, r3, #2
 80112ca:	4413      	add	r3, r2
 80112cc:	00db      	lsls	r3, r3, #3
 80112ce:	440b      	add	r3, r1
 80112d0:	f503 73b5 	add.w	r3, r3, #362	; 0x16a
 80112d4:	781b      	ldrb	r3, [r3, #0]
  }
}
 80112d6:	4618      	mov	r0, r3
 80112d8:	3714      	adds	r7, #20
 80112da:	46bd      	mov	sp, r7
 80112dc:	bc80      	pop	{r7}
 80112de:	4770      	bx	lr

080112e0 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 80112e0:	b580      	push	{r7, lr}
 80112e2:	b084      	sub	sp, #16
 80112e4:	af00      	add	r7, sp, #0
 80112e6:	6078      	str	r0, [r7, #4]
 80112e8:	460b      	mov	r3, r1
 80112ea:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80112ec:	2300      	movs	r3, #0
 80112ee:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80112f0:	2300      	movs	r3, #0
 80112f2:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 80112f4:	687b      	ldr	r3, [r7, #4]
 80112f6:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 80112fa:	78fa      	ldrb	r2, [r7, #3]
 80112fc:	4611      	mov	r1, r2
 80112fe:	4618      	mov	r0, r3
 8011300:	f7f4 f96b 	bl	80055da <HAL_PCD_SetAddress>
 8011304:	4603      	mov	r3, r0
 8011306:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8011308:	7bfb      	ldrb	r3, [r7, #15]
 801130a:	4618      	mov	r0, r3
 801130c:	f000 f86e 	bl	80113ec <USBD_Get_USB_Status>
 8011310:	4603      	mov	r3, r0
 8011312:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8011314:	7bbb      	ldrb	r3, [r7, #14]
}
 8011316:	4618      	mov	r0, r3
 8011318:	3710      	adds	r7, #16
 801131a:	46bd      	mov	sp, r7
 801131c:	bd80      	pop	{r7, pc}

0801131e <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint16_t size)
{
 801131e:	b580      	push	{r7, lr}
 8011320:	b086      	sub	sp, #24
 8011322:	af00      	add	r7, sp, #0
 8011324:	60f8      	str	r0, [r7, #12]
 8011326:	607a      	str	r2, [r7, #4]
 8011328:	461a      	mov	r2, r3
 801132a:	460b      	mov	r3, r1
 801132c:	72fb      	strb	r3, [r7, #11]
 801132e:	4613      	mov	r3, r2
 8011330:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8011332:	2300      	movs	r3, #0
 8011334:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8011336:	2300      	movs	r3, #0
 8011338:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 801133a:	68fb      	ldr	r3, [r7, #12]
 801133c:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 8011340:	893b      	ldrh	r3, [r7, #8]
 8011342:	7af9      	ldrb	r1, [r7, #11]
 8011344:	687a      	ldr	r2, [r7, #4]
 8011346:	f7f4 fa43 	bl	80057d0 <HAL_PCD_EP_Transmit>
 801134a:	4603      	mov	r3, r0
 801134c:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 801134e:	7dfb      	ldrb	r3, [r7, #23]
 8011350:	4618      	mov	r0, r3
 8011352:	f000 f84b 	bl	80113ec <USBD_Get_USB_Status>
 8011356:	4603      	mov	r3, r0
 8011358:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 801135a:	7dbb      	ldrb	r3, [r7, #22]
}
 801135c:	4618      	mov	r0, r3
 801135e:	3718      	adds	r7, #24
 8011360:	46bd      	mov	sp, r7
 8011362:	bd80      	pop	{r7, pc}

08011364 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint16_t size)
{
 8011364:	b580      	push	{r7, lr}
 8011366:	b086      	sub	sp, #24
 8011368:	af00      	add	r7, sp, #0
 801136a:	60f8      	str	r0, [r7, #12]
 801136c:	607a      	str	r2, [r7, #4]
 801136e:	461a      	mov	r2, r3
 8011370:	460b      	mov	r3, r1
 8011372:	72fb      	strb	r3, [r7, #11]
 8011374:	4613      	mov	r3, r2
 8011376:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8011378:	2300      	movs	r3, #0
 801137a:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 801137c:	2300      	movs	r3, #0
 801137e:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 8011380:	68fb      	ldr	r3, [r7, #12]
 8011382:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 8011386:	893b      	ldrh	r3, [r7, #8]
 8011388:	7af9      	ldrb	r1, [r7, #11]
 801138a:	687a      	ldr	r2, [r7, #4]
 801138c:	f7f4 f9ef 	bl	800576e <HAL_PCD_EP_Receive>
 8011390:	4603      	mov	r3, r0
 8011392:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8011394:	7dfb      	ldrb	r3, [r7, #23]
 8011396:	4618      	mov	r0, r3
 8011398:	f000 f828 	bl	80113ec <USBD_Get_USB_Status>
 801139c:	4603      	mov	r3, r0
 801139e:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 80113a0:	7dbb      	ldrb	r3, [r7, #22]
}
 80113a2:	4618      	mov	r0, r3
 80113a4:	3718      	adds	r7, #24
 80113a6:	46bd      	mov	sp, r7
 80113a8:	bd80      	pop	{r7, pc}
	...

080113ac <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 80113ac:	b480      	push	{r7}
 80113ae:	b083      	sub	sp, #12
 80113b0:	af00      	add	r7, sp, #0
 80113b2:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_HID_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 80113b4:	4b02      	ldr	r3, [pc, #8]	; (80113c0 <USBD_static_malloc+0x14>)
}
 80113b6:	4618      	mov	r0, r3
 80113b8:	370c      	adds	r7, #12
 80113ba:	46bd      	mov	sp, r7
 80113bc:	bc80      	pop	{r7}
 80113be:	4770      	bx	lr
 80113c0:	2000ecbc 	.word	0x2000ecbc

080113c4 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 80113c4:	b480      	push	{r7}
 80113c6:	b083      	sub	sp, #12
 80113c8:	af00      	add	r7, sp, #0
 80113ca:	6078      	str	r0, [r7, #4]

}
 80113cc:	bf00      	nop
 80113ce:	370c      	adds	r7, #12
 80113d0:	46bd      	mov	sp, r7
 80113d2:	bc80      	pop	{r7}
 80113d4:	4770      	bx	lr

080113d6 <HAL_PCDEx_SetConnectionState>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCDEx_SetConnectionState(PCD_HandleTypeDef *hpcd, uint8_t state)
#else
void HAL_PCDEx_SetConnectionState(PCD_HandleTypeDef *hpcd, uint8_t state)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80113d6:	b480      	push	{r7}
 80113d8:	b083      	sub	sp, #12
 80113da:	af00      	add	r7, sp, #0
 80113dc:	6078      	str	r0, [r7, #4]
 80113de:	460b      	mov	r3, r1
 80113e0:	70fb      	strb	r3, [r7, #3]
  {
    /* Configure High connection state. */

  }
  /* USER CODE END 6 */
}
 80113e2:	bf00      	nop
 80113e4:	370c      	adds	r7, #12
 80113e6:	46bd      	mov	sp, r7
 80113e8:	bc80      	pop	{r7}
 80113ea:	4770      	bx	lr

080113ec <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 80113ec:	b480      	push	{r7}
 80113ee:	b085      	sub	sp, #20
 80113f0:	af00      	add	r7, sp, #0
 80113f2:	4603      	mov	r3, r0
 80113f4:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80113f6:	2300      	movs	r3, #0
 80113f8:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 80113fa:	79fb      	ldrb	r3, [r7, #7]
 80113fc:	2b03      	cmp	r3, #3
 80113fe:	d817      	bhi.n	8011430 <USBD_Get_USB_Status+0x44>
 8011400:	a201      	add	r2, pc, #4	; (adr r2, 8011408 <USBD_Get_USB_Status+0x1c>)
 8011402:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8011406:	bf00      	nop
 8011408:	08011419 	.word	0x08011419
 801140c:	0801141f 	.word	0x0801141f
 8011410:	08011425 	.word	0x08011425
 8011414:	0801142b 	.word	0x0801142b
  {
    case HAL_OK :
      usb_status = USBD_OK;
 8011418:	2300      	movs	r3, #0
 801141a:	73fb      	strb	r3, [r7, #15]
    break;
 801141c:	e00b      	b.n	8011436 <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 801141e:	2302      	movs	r3, #2
 8011420:	73fb      	strb	r3, [r7, #15]
    break;
 8011422:	e008      	b.n	8011436 <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8011424:	2301      	movs	r3, #1
 8011426:	73fb      	strb	r3, [r7, #15]
    break;
 8011428:	e005      	b.n	8011436 <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 801142a:	2302      	movs	r3, #2
 801142c:	73fb      	strb	r3, [r7, #15]
    break;
 801142e:	e002      	b.n	8011436 <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 8011430:	2302      	movs	r3, #2
 8011432:	73fb      	strb	r3, [r7, #15]
    break;
 8011434:	bf00      	nop
  }
  return usb_status;
 8011436:	7bfb      	ldrb	r3, [r7, #15]
}
 8011438:	4618      	mov	r0, r3
 801143a:	3714      	adds	r7, #20
 801143c:	46bd      	mov	sp, r7
 801143e:	bc80      	pop	{r7}
 8011440:	4770      	bx	lr
 8011442:	bf00      	nop

08011444 <__errno>:
 8011444:	4b01      	ldr	r3, [pc, #4]	; (801144c <__errno+0x8>)
 8011446:	6818      	ldr	r0, [r3, #0]
 8011448:	4770      	bx	lr
 801144a:	bf00      	nop
 801144c:	2000d7f0 	.word	0x2000d7f0

08011450 <__libc_init_array>:
 8011450:	b570      	push	{r4, r5, r6, lr}
 8011452:	2600      	movs	r6, #0
 8011454:	4d0c      	ldr	r5, [pc, #48]	; (8011488 <__libc_init_array+0x38>)
 8011456:	4c0d      	ldr	r4, [pc, #52]	; (801148c <__libc_init_array+0x3c>)
 8011458:	1b64      	subs	r4, r4, r5
 801145a:	10a4      	asrs	r4, r4, #2
 801145c:	42a6      	cmp	r6, r4
 801145e:	d109      	bne.n	8011474 <__libc_init_array+0x24>
 8011460:	f003 f834 	bl	80144cc <_init>
 8011464:	2600      	movs	r6, #0
 8011466:	4d0a      	ldr	r5, [pc, #40]	; (8011490 <__libc_init_array+0x40>)
 8011468:	4c0a      	ldr	r4, [pc, #40]	; (8011494 <__libc_init_array+0x44>)
 801146a:	1b64      	subs	r4, r4, r5
 801146c:	10a4      	asrs	r4, r4, #2
 801146e:	42a6      	cmp	r6, r4
 8011470:	d105      	bne.n	801147e <__libc_init_array+0x2e>
 8011472:	bd70      	pop	{r4, r5, r6, pc}
 8011474:	f855 3b04 	ldr.w	r3, [r5], #4
 8011478:	4798      	blx	r3
 801147a:	3601      	adds	r6, #1
 801147c:	e7ee      	b.n	801145c <__libc_init_array+0xc>
 801147e:	f855 3b04 	ldr.w	r3, [r5], #4
 8011482:	4798      	blx	r3
 8011484:	3601      	adds	r6, #1
 8011486:	e7f2      	b.n	801146e <__libc_init_array+0x1e>
 8011488:	08020644 	.word	0x08020644
 801148c:	08020644 	.word	0x08020644
 8011490:	08020644 	.word	0x08020644
 8011494:	08020648 	.word	0x08020648

08011498 <malloc>:
 8011498:	4b02      	ldr	r3, [pc, #8]	; (80114a4 <malloc+0xc>)
 801149a:	4601      	mov	r1, r0
 801149c:	6818      	ldr	r0, [r3, #0]
 801149e:	f000 b87b 	b.w	8011598 <_malloc_r>
 80114a2:	bf00      	nop
 80114a4:	2000d7f0 	.word	0x2000d7f0

080114a8 <free>:
 80114a8:	4b02      	ldr	r3, [pc, #8]	; (80114b4 <free+0xc>)
 80114aa:	4601      	mov	r1, r0
 80114ac:	6818      	ldr	r0, [r3, #0]
 80114ae:	f000 b80b 	b.w	80114c8 <_free_r>
 80114b2:	bf00      	nop
 80114b4:	2000d7f0 	.word	0x2000d7f0

080114b8 <memset>:
 80114b8:	4603      	mov	r3, r0
 80114ba:	4402      	add	r2, r0
 80114bc:	4293      	cmp	r3, r2
 80114be:	d100      	bne.n	80114c2 <memset+0xa>
 80114c0:	4770      	bx	lr
 80114c2:	f803 1b01 	strb.w	r1, [r3], #1
 80114c6:	e7f9      	b.n	80114bc <memset+0x4>

080114c8 <_free_r>:
 80114c8:	b538      	push	{r3, r4, r5, lr}
 80114ca:	4605      	mov	r5, r0
 80114cc:	2900      	cmp	r1, #0
 80114ce:	d040      	beq.n	8011552 <_free_r+0x8a>
 80114d0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80114d4:	1f0c      	subs	r4, r1, #4
 80114d6:	2b00      	cmp	r3, #0
 80114d8:	bfb8      	it	lt
 80114da:	18e4      	addlt	r4, r4, r3
 80114dc:	f001 fc16 	bl	8012d0c <__malloc_lock>
 80114e0:	4a1c      	ldr	r2, [pc, #112]	; (8011554 <_free_r+0x8c>)
 80114e2:	6813      	ldr	r3, [r2, #0]
 80114e4:	b933      	cbnz	r3, 80114f4 <_free_r+0x2c>
 80114e6:	6063      	str	r3, [r4, #4]
 80114e8:	6014      	str	r4, [r2, #0]
 80114ea:	4628      	mov	r0, r5
 80114ec:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80114f0:	f001 bc12 	b.w	8012d18 <__malloc_unlock>
 80114f4:	42a3      	cmp	r3, r4
 80114f6:	d908      	bls.n	801150a <_free_r+0x42>
 80114f8:	6820      	ldr	r0, [r4, #0]
 80114fa:	1821      	adds	r1, r4, r0
 80114fc:	428b      	cmp	r3, r1
 80114fe:	bf01      	itttt	eq
 8011500:	6819      	ldreq	r1, [r3, #0]
 8011502:	685b      	ldreq	r3, [r3, #4]
 8011504:	1809      	addeq	r1, r1, r0
 8011506:	6021      	streq	r1, [r4, #0]
 8011508:	e7ed      	b.n	80114e6 <_free_r+0x1e>
 801150a:	461a      	mov	r2, r3
 801150c:	685b      	ldr	r3, [r3, #4]
 801150e:	b10b      	cbz	r3, 8011514 <_free_r+0x4c>
 8011510:	42a3      	cmp	r3, r4
 8011512:	d9fa      	bls.n	801150a <_free_r+0x42>
 8011514:	6811      	ldr	r1, [r2, #0]
 8011516:	1850      	adds	r0, r2, r1
 8011518:	42a0      	cmp	r0, r4
 801151a:	d10b      	bne.n	8011534 <_free_r+0x6c>
 801151c:	6820      	ldr	r0, [r4, #0]
 801151e:	4401      	add	r1, r0
 8011520:	1850      	adds	r0, r2, r1
 8011522:	4283      	cmp	r3, r0
 8011524:	6011      	str	r1, [r2, #0]
 8011526:	d1e0      	bne.n	80114ea <_free_r+0x22>
 8011528:	6818      	ldr	r0, [r3, #0]
 801152a:	685b      	ldr	r3, [r3, #4]
 801152c:	4401      	add	r1, r0
 801152e:	6011      	str	r1, [r2, #0]
 8011530:	6053      	str	r3, [r2, #4]
 8011532:	e7da      	b.n	80114ea <_free_r+0x22>
 8011534:	d902      	bls.n	801153c <_free_r+0x74>
 8011536:	230c      	movs	r3, #12
 8011538:	602b      	str	r3, [r5, #0]
 801153a:	e7d6      	b.n	80114ea <_free_r+0x22>
 801153c:	6820      	ldr	r0, [r4, #0]
 801153e:	1821      	adds	r1, r4, r0
 8011540:	428b      	cmp	r3, r1
 8011542:	bf01      	itttt	eq
 8011544:	6819      	ldreq	r1, [r3, #0]
 8011546:	685b      	ldreq	r3, [r3, #4]
 8011548:	1809      	addeq	r1, r1, r0
 801154a:	6021      	streq	r1, [r4, #0]
 801154c:	6063      	str	r3, [r4, #4]
 801154e:	6054      	str	r4, [r2, #4]
 8011550:	e7cb      	b.n	80114ea <_free_r+0x22>
 8011552:	bd38      	pop	{r3, r4, r5, pc}
 8011554:	2000ecd0 	.word	0x2000ecd0

08011558 <sbrk_aligned>:
 8011558:	b570      	push	{r4, r5, r6, lr}
 801155a:	4e0e      	ldr	r6, [pc, #56]	; (8011594 <sbrk_aligned+0x3c>)
 801155c:	460c      	mov	r4, r1
 801155e:	6831      	ldr	r1, [r6, #0]
 8011560:	4605      	mov	r5, r0
 8011562:	b911      	cbnz	r1, 801156a <sbrk_aligned+0x12>
 8011564:	f000 fcec 	bl	8011f40 <_sbrk_r>
 8011568:	6030      	str	r0, [r6, #0]
 801156a:	4621      	mov	r1, r4
 801156c:	4628      	mov	r0, r5
 801156e:	f000 fce7 	bl	8011f40 <_sbrk_r>
 8011572:	1c43      	adds	r3, r0, #1
 8011574:	d00a      	beq.n	801158c <sbrk_aligned+0x34>
 8011576:	1cc4      	adds	r4, r0, #3
 8011578:	f024 0403 	bic.w	r4, r4, #3
 801157c:	42a0      	cmp	r0, r4
 801157e:	d007      	beq.n	8011590 <sbrk_aligned+0x38>
 8011580:	1a21      	subs	r1, r4, r0
 8011582:	4628      	mov	r0, r5
 8011584:	f000 fcdc 	bl	8011f40 <_sbrk_r>
 8011588:	3001      	adds	r0, #1
 801158a:	d101      	bne.n	8011590 <sbrk_aligned+0x38>
 801158c:	f04f 34ff 	mov.w	r4, #4294967295
 8011590:	4620      	mov	r0, r4
 8011592:	bd70      	pop	{r4, r5, r6, pc}
 8011594:	2000ecd4 	.word	0x2000ecd4

08011598 <_malloc_r>:
 8011598:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801159c:	1ccd      	adds	r5, r1, #3
 801159e:	f025 0503 	bic.w	r5, r5, #3
 80115a2:	3508      	adds	r5, #8
 80115a4:	2d0c      	cmp	r5, #12
 80115a6:	bf38      	it	cc
 80115a8:	250c      	movcc	r5, #12
 80115aa:	2d00      	cmp	r5, #0
 80115ac:	4607      	mov	r7, r0
 80115ae:	db01      	blt.n	80115b4 <_malloc_r+0x1c>
 80115b0:	42a9      	cmp	r1, r5
 80115b2:	d905      	bls.n	80115c0 <_malloc_r+0x28>
 80115b4:	230c      	movs	r3, #12
 80115b6:	2600      	movs	r6, #0
 80115b8:	603b      	str	r3, [r7, #0]
 80115ba:	4630      	mov	r0, r6
 80115bc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80115c0:	4e2e      	ldr	r6, [pc, #184]	; (801167c <_malloc_r+0xe4>)
 80115c2:	f001 fba3 	bl	8012d0c <__malloc_lock>
 80115c6:	6833      	ldr	r3, [r6, #0]
 80115c8:	461c      	mov	r4, r3
 80115ca:	bb34      	cbnz	r4, 801161a <_malloc_r+0x82>
 80115cc:	4629      	mov	r1, r5
 80115ce:	4638      	mov	r0, r7
 80115d0:	f7ff ffc2 	bl	8011558 <sbrk_aligned>
 80115d4:	1c43      	adds	r3, r0, #1
 80115d6:	4604      	mov	r4, r0
 80115d8:	d14d      	bne.n	8011676 <_malloc_r+0xde>
 80115da:	6834      	ldr	r4, [r6, #0]
 80115dc:	4626      	mov	r6, r4
 80115de:	2e00      	cmp	r6, #0
 80115e0:	d140      	bne.n	8011664 <_malloc_r+0xcc>
 80115e2:	6823      	ldr	r3, [r4, #0]
 80115e4:	4631      	mov	r1, r6
 80115e6:	4638      	mov	r0, r7
 80115e8:	eb04 0803 	add.w	r8, r4, r3
 80115ec:	f000 fca8 	bl	8011f40 <_sbrk_r>
 80115f0:	4580      	cmp	r8, r0
 80115f2:	d13a      	bne.n	801166a <_malloc_r+0xd2>
 80115f4:	6821      	ldr	r1, [r4, #0]
 80115f6:	3503      	adds	r5, #3
 80115f8:	1a6d      	subs	r5, r5, r1
 80115fa:	f025 0503 	bic.w	r5, r5, #3
 80115fe:	3508      	adds	r5, #8
 8011600:	2d0c      	cmp	r5, #12
 8011602:	bf38      	it	cc
 8011604:	250c      	movcc	r5, #12
 8011606:	4638      	mov	r0, r7
 8011608:	4629      	mov	r1, r5
 801160a:	f7ff ffa5 	bl	8011558 <sbrk_aligned>
 801160e:	3001      	adds	r0, #1
 8011610:	d02b      	beq.n	801166a <_malloc_r+0xd2>
 8011612:	6823      	ldr	r3, [r4, #0]
 8011614:	442b      	add	r3, r5
 8011616:	6023      	str	r3, [r4, #0]
 8011618:	e00e      	b.n	8011638 <_malloc_r+0xa0>
 801161a:	6822      	ldr	r2, [r4, #0]
 801161c:	1b52      	subs	r2, r2, r5
 801161e:	d41e      	bmi.n	801165e <_malloc_r+0xc6>
 8011620:	2a0b      	cmp	r2, #11
 8011622:	d916      	bls.n	8011652 <_malloc_r+0xba>
 8011624:	1961      	adds	r1, r4, r5
 8011626:	42a3      	cmp	r3, r4
 8011628:	6025      	str	r5, [r4, #0]
 801162a:	bf18      	it	ne
 801162c:	6059      	strne	r1, [r3, #4]
 801162e:	6863      	ldr	r3, [r4, #4]
 8011630:	bf08      	it	eq
 8011632:	6031      	streq	r1, [r6, #0]
 8011634:	5162      	str	r2, [r4, r5]
 8011636:	604b      	str	r3, [r1, #4]
 8011638:	4638      	mov	r0, r7
 801163a:	f104 060b 	add.w	r6, r4, #11
 801163e:	f001 fb6b 	bl	8012d18 <__malloc_unlock>
 8011642:	f026 0607 	bic.w	r6, r6, #7
 8011646:	1d23      	adds	r3, r4, #4
 8011648:	1af2      	subs	r2, r6, r3
 801164a:	d0b6      	beq.n	80115ba <_malloc_r+0x22>
 801164c:	1b9b      	subs	r3, r3, r6
 801164e:	50a3      	str	r3, [r4, r2]
 8011650:	e7b3      	b.n	80115ba <_malloc_r+0x22>
 8011652:	6862      	ldr	r2, [r4, #4]
 8011654:	42a3      	cmp	r3, r4
 8011656:	bf0c      	ite	eq
 8011658:	6032      	streq	r2, [r6, #0]
 801165a:	605a      	strne	r2, [r3, #4]
 801165c:	e7ec      	b.n	8011638 <_malloc_r+0xa0>
 801165e:	4623      	mov	r3, r4
 8011660:	6864      	ldr	r4, [r4, #4]
 8011662:	e7b2      	b.n	80115ca <_malloc_r+0x32>
 8011664:	4634      	mov	r4, r6
 8011666:	6876      	ldr	r6, [r6, #4]
 8011668:	e7b9      	b.n	80115de <_malloc_r+0x46>
 801166a:	230c      	movs	r3, #12
 801166c:	4638      	mov	r0, r7
 801166e:	603b      	str	r3, [r7, #0]
 8011670:	f001 fb52 	bl	8012d18 <__malloc_unlock>
 8011674:	e7a1      	b.n	80115ba <_malloc_r+0x22>
 8011676:	6025      	str	r5, [r4, #0]
 8011678:	e7de      	b.n	8011638 <_malloc_r+0xa0>
 801167a:	bf00      	nop
 801167c:	2000ecd0 	.word	0x2000ecd0

08011680 <__cvt>:
 8011680:	2b00      	cmp	r3, #0
 8011682:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8011686:	461f      	mov	r7, r3
 8011688:	bfbb      	ittet	lt
 801168a:	f103 4300 	addlt.w	r3, r3, #2147483648	; 0x80000000
 801168e:	461f      	movlt	r7, r3
 8011690:	2300      	movge	r3, #0
 8011692:	232d      	movlt	r3, #45	; 0x2d
 8011694:	b088      	sub	sp, #32
 8011696:	4614      	mov	r4, r2
 8011698:	9a12      	ldr	r2, [sp, #72]	; 0x48
 801169a:	9d10      	ldr	r5, [sp, #64]	; 0x40
 801169c:	7013      	strb	r3, [r2, #0]
 801169e:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80116a0:	f8dd a04c 	ldr.w	sl, [sp, #76]	; 0x4c
 80116a4:	f023 0820 	bic.w	r8, r3, #32
 80116a8:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 80116ac:	d005      	beq.n	80116ba <__cvt+0x3a>
 80116ae:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 80116b2:	d100      	bne.n	80116b6 <__cvt+0x36>
 80116b4:	3501      	adds	r5, #1
 80116b6:	2302      	movs	r3, #2
 80116b8:	e000      	b.n	80116bc <__cvt+0x3c>
 80116ba:	2303      	movs	r3, #3
 80116bc:	aa07      	add	r2, sp, #28
 80116be:	9204      	str	r2, [sp, #16]
 80116c0:	aa06      	add	r2, sp, #24
 80116c2:	e9cd a202 	strd	sl, r2, [sp, #8]
 80116c6:	e9cd 3500 	strd	r3, r5, [sp]
 80116ca:	4622      	mov	r2, r4
 80116cc:	463b      	mov	r3, r7
 80116ce:	f000 fd0f 	bl	80120f0 <_dtoa_r>
 80116d2:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 80116d6:	4606      	mov	r6, r0
 80116d8:	d102      	bne.n	80116e0 <__cvt+0x60>
 80116da:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80116dc:	07db      	lsls	r3, r3, #31
 80116de:	d522      	bpl.n	8011726 <__cvt+0xa6>
 80116e0:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 80116e4:	eb06 0905 	add.w	r9, r6, r5
 80116e8:	d110      	bne.n	801170c <__cvt+0x8c>
 80116ea:	7833      	ldrb	r3, [r6, #0]
 80116ec:	2b30      	cmp	r3, #48	; 0x30
 80116ee:	d10a      	bne.n	8011706 <__cvt+0x86>
 80116f0:	2200      	movs	r2, #0
 80116f2:	2300      	movs	r3, #0
 80116f4:	4620      	mov	r0, r4
 80116f6:	4639      	mov	r1, r7
 80116f8:	f7ef f9c2 	bl	8000a80 <__aeabi_dcmpeq>
 80116fc:	b918      	cbnz	r0, 8011706 <__cvt+0x86>
 80116fe:	f1c5 0501 	rsb	r5, r5, #1
 8011702:	f8ca 5000 	str.w	r5, [sl]
 8011706:	f8da 3000 	ldr.w	r3, [sl]
 801170a:	4499      	add	r9, r3
 801170c:	2200      	movs	r2, #0
 801170e:	2300      	movs	r3, #0
 8011710:	4620      	mov	r0, r4
 8011712:	4639      	mov	r1, r7
 8011714:	f7ef f9b4 	bl	8000a80 <__aeabi_dcmpeq>
 8011718:	b108      	cbz	r0, 801171e <__cvt+0x9e>
 801171a:	f8cd 901c 	str.w	r9, [sp, #28]
 801171e:	2230      	movs	r2, #48	; 0x30
 8011720:	9b07      	ldr	r3, [sp, #28]
 8011722:	454b      	cmp	r3, r9
 8011724:	d307      	bcc.n	8011736 <__cvt+0xb6>
 8011726:	4630      	mov	r0, r6
 8011728:	9b07      	ldr	r3, [sp, #28]
 801172a:	9a15      	ldr	r2, [sp, #84]	; 0x54
 801172c:	1b9b      	subs	r3, r3, r6
 801172e:	6013      	str	r3, [r2, #0]
 8011730:	b008      	add	sp, #32
 8011732:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8011736:	1c59      	adds	r1, r3, #1
 8011738:	9107      	str	r1, [sp, #28]
 801173a:	701a      	strb	r2, [r3, #0]
 801173c:	e7f0      	b.n	8011720 <__cvt+0xa0>

0801173e <__exponent>:
 801173e:	4603      	mov	r3, r0
 8011740:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8011742:	2900      	cmp	r1, #0
 8011744:	f803 2b02 	strb.w	r2, [r3], #2
 8011748:	bfb6      	itet	lt
 801174a:	222d      	movlt	r2, #45	; 0x2d
 801174c:	222b      	movge	r2, #43	; 0x2b
 801174e:	4249      	neglt	r1, r1
 8011750:	2909      	cmp	r1, #9
 8011752:	7042      	strb	r2, [r0, #1]
 8011754:	dd2b      	ble.n	80117ae <__exponent+0x70>
 8011756:	f10d 0407 	add.w	r4, sp, #7
 801175a:	46a4      	mov	ip, r4
 801175c:	270a      	movs	r7, #10
 801175e:	fb91 f6f7 	sdiv	r6, r1, r7
 8011762:	460a      	mov	r2, r1
 8011764:	46a6      	mov	lr, r4
 8011766:	fb07 1516 	mls	r5, r7, r6, r1
 801176a:	2a63      	cmp	r2, #99	; 0x63
 801176c:	f105 0530 	add.w	r5, r5, #48	; 0x30
 8011770:	4631      	mov	r1, r6
 8011772:	f104 34ff 	add.w	r4, r4, #4294967295
 8011776:	f80e 5c01 	strb.w	r5, [lr, #-1]
 801177a:	dcf0      	bgt.n	801175e <__exponent+0x20>
 801177c:	3130      	adds	r1, #48	; 0x30
 801177e:	f1ae 0502 	sub.w	r5, lr, #2
 8011782:	f804 1c01 	strb.w	r1, [r4, #-1]
 8011786:	4629      	mov	r1, r5
 8011788:	1c44      	adds	r4, r0, #1
 801178a:	4561      	cmp	r1, ip
 801178c:	d30a      	bcc.n	80117a4 <__exponent+0x66>
 801178e:	f10d 0209 	add.w	r2, sp, #9
 8011792:	eba2 020e 	sub.w	r2, r2, lr
 8011796:	4565      	cmp	r5, ip
 8011798:	bf88      	it	hi
 801179a:	2200      	movhi	r2, #0
 801179c:	4413      	add	r3, r2
 801179e:	1a18      	subs	r0, r3, r0
 80117a0:	b003      	add	sp, #12
 80117a2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80117a4:	f811 2b01 	ldrb.w	r2, [r1], #1
 80117a8:	f804 2f01 	strb.w	r2, [r4, #1]!
 80117ac:	e7ed      	b.n	801178a <__exponent+0x4c>
 80117ae:	2330      	movs	r3, #48	; 0x30
 80117b0:	3130      	adds	r1, #48	; 0x30
 80117b2:	7083      	strb	r3, [r0, #2]
 80117b4:	70c1      	strb	r1, [r0, #3]
 80117b6:	1d03      	adds	r3, r0, #4
 80117b8:	e7f1      	b.n	801179e <__exponent+0x60>
	...

080117bc <_printf_float>:
 80117bc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80117c0:	b091      	sub	sp, #68	; 0x44
 80117c2:	460c      	mov	r4, r1
 80117c4:	f8dd 8068 	ldr.w	r8, [sp, #104]	; 0x68
 80117c8:	4616      	mov	r6, r2
 80117ca:	461f      	mov	r7, r3
 80117cc:	4605      	mov	r5, r0
 80117ce:	f001 fa7d 	bl	8012ccc <_localeconv_r>
 80117d2:	6803      	ldr	r3, [r0, #0]
 80117d4:	4618      	mov	r0, r3
 80117d6:	9309      	str	r3, [sp, #36]	; 0x24
 80117d8:	f7ee fd26 	bl	8000228 <strlen>
 80117dc:	2300      	movs	r3, #0
 80117de:	930e      	str	r3, [sp, #56]	; 0x38
 80117e0:	f8d8 3000 	ldr.w	r3, [r8]
 80117e4:	900a      	str	r0, [sp, #40]	; 0x28
 80117e6:	3307      	adds	r3, #7
 80117e8:	f023 0307 	bic.w	r3, r3, #7
 80117ec:	f103 0208 	add.w	r2, r3, #8
 80117f0:	f894 9018 	ldrb.w	r9, [r4, #24]
 80117f4:	f8d4 b000 	ldr.w	fp, [r4]
 80117f8:	f8c8 2000 	str.w	r2, [r8]
 80117fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011800:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8011804:	e9d4 8a12 	ldrd	r8, sl, [r4, #72]	; 0x48
 8011808:	f02a 4300 	bic.w	r3, sl, #2147483648	; 0x80000000
 801180c:	930b      	str	r3, [sp, #44]	; 0x2c
 801180e:	f04f 32ff 	mov.w	r2, #4294967295
 8011812:	4640      	mov	r0, r8
 8011814:	4b9c      	ldr	r3, [pc, #624]	; (8011a88 <_printf_float+0x2cc>)
 8011816:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8011818:	f7ef f964 	bl	8000ae4 <__aeabi_dcmpun>
 801181c:	bb70      	cbnz	r0, 801187c <_printf_float+0xc0>
 801181e:	f04f 32ff 	mov.w	r2, #4294967295
 8011822:	4640      	mov	r0, r8
 8011824:	4b98      	ldr	r3, [pc, #608]	; (8011a88 <_printf_float+0x2cc>)
 8011826:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8011828:	f7ef f93e 	bl	8000aa8 <__aeabi_dcmple>
 801182c:	bb30      	cbnz	r0, 801187c <_printf_float+0xc0>
 801182e:	2200      	movs	r2, #0
 8011830:	2300      	movs	r3, #0
 8011832:	4640      	mov	r0, r8
 8011834:	4651      	mov	r1, sl
 8011836:	f7ef f92d 	bl	8000a94 <__aeabi_dcmplt>
 801183a:	b110      	cbz	r0, 8011842 <_printf_float+0x86>
 801183c:	232d      	movs	r3, #45	; 0x2d
 801183e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8011842:	4b92      	ldr	r3, [pc, #584]	; (8011a8c <_printf_float+0x2d0>)
 8011844:	4892      	ldr	r0, [pc, #584]	; (8011a90 <_printf_float+0x2d4>)
 8011846:	f1b9 0f47 	cmp.w	r9, #71	; 0x47
 801184a:	bf94      	ite	ls
 801184c:	4698      	movls	r8, r3
 801184e:	4680      	movhi	r8, r0
 8011850:	2303      	movs	r3, #3
 8011852:	f04f 0a00 	mov.w	sl, #0
 8011856:	6123      	str	r3, [r4, #16]
 8011858:	f02b 0304 	bic.w	r3, fp, #4
 801185c:	6023      	str	r3, [r4, #0]
 801185e:	4633      	mov	r3, r6
 8011860:	4621      	mov	r1, r4
 8011862:	4628      	mov	r0, r5
 8011864:	9700      	str	r7, [sp, #0]
 8011866:	aa0f      	add	r2, sp, #60	; 0x3c
 8011868:	f000 f9d4 	bl	8011c14 <_printf_common>
 801186c:	3001      	adds	r0, #1
 801186e:	f040 8090 	bne.w	8011992 <_printf_float+0x1d6>
 8011872:	f04f 30ff 	mov.w	r0, #4294967295
 8011876:	b011      	add	sp, #68	; 0x44
 8011878:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801187c:	4642      	mov	r2, r8
 801187e:	4653      	mov	r3, sl
 8011880:	4640      	mov	r0, r8
 8011882:	4651      	mov	r1, sl
 8011884:	f7ef f92e 	bl	8000ae4 <__aeabi_dcmpun>
 8011888:	b148      	cbz	r0, 801189e <_printf_float+0xe2>
 801188a:	f1ba 0f00 	cmp.w	sl, #0
 801188e:	bfb8      	it	lt
 8011890:	232d      	movlt	r3, #45	; 0x2d
 8011892:	4880      	ldr	r0, [pc, #512]	; (8011a94 <_printf_float+0x2d8>)
 8011894:	bfb8      	it	lt
 8011896:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 801189a:	4b7f      	ldr	r3, [pc, #508]	; (8011a98 <_printf_float+0x2dc>)
 801189c:	e7d3      	b.n	8011846 <_printf_float+0x8a>
 801189e:	6863      	ldr	r3, [r4, #4]
 80118a0:	f009 01df 	and.w	r1, r9, #223	; 0xdf
 80118a4:	1c5a      	adds	r2, r3, #1
 80118a6:	d142      	bne.n	801192e <_printf_float+0x172>
 80118a8:	2306      	movs	r3, #6
 80118aa:	6063      	str	r3, [r4, #4]
 80118ac:	2200      	movs	r2, #0
 80118ae:	9206      	str	r2, [sp, #24]
 80118b0:	aa0e      	add	r2, sp, #56	; 0x38
 80118b2:	e9cd 9204 	strd	r9, r2, [sp, #16]
 80118b6:	aa0d      	add	r2, sp, #52	; 0x34
 80118b8:	f44b 6380 	orr.w	r3, fp, #1024	; 0x400
 80118bc:	9203      	str	r2, [sp, #12]
 80118be:	f10d 0233 	add.w	r2, sp, #51	; 0x33
 80118c2:	e9cd 3201 	strd	r3, r2, [sp, #4]
 80118c6:	6023      	str	r3, [r4, #0]
 80118c8:	6863      	ldr	r3, [r4, #4]
 80118ca:	4642      	mov	r2, r8
 80118cc:	9300      	str	r3, [sp, #0]
 80118ce:	4628      	mov	r0, r5
 80118d0:	4653      	mov	r3, sl
 80118d2:	910b      	str	r1, [sp, #44]	; 0x2c
 80118d4:	f7ff fed4 	bl	8011680 <__cvt>
 80118d8:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80118da:	4680      	mov	r8, r0
 80118dc:	2947      	cmp	r1, #71	; 0x47
 80118de:	990d      	ldr	r1, [sp, #52]	; 0x34
 80118e0:	d108      	bne.n	80118f4 <_printf_float+0x138>
 80118e2:	1cc8      	adds	r0, r1, #3
 80118e4:	db02      	blt.n	80118ec <_printf_float+0x130>
 80118e6:	6863      	ldr	r3, [r4, #4]
 80118e8:	4299      	cmp	r1, r3
 80118ea:	dd40      	ble.n	801196e <_printf_float+0x1b2>
 80118ec:	f1a9 0902 	sub.w	r9, r9, #2
 80118f0:	fa5f f989 	uxtb.w	r9, r9
 80118f4:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 80118f8:	d81f      	bhi.n	801193a <_printf_float+0x17e>
 80118fa:	464a      	mov	r2, r9
 80118fc:	3901      	subs	r1, #1
 80118fe:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8011902:	910d      	str	r1, [sp, #52]	; 0x34
 8011904:	f7ff ff1b 	bl	801173e <__exponent>
 8011908:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 801190a:	4682      	mov	sl, r0
 801190c:	1813      	adds	r3, r2, r0
 801190e:	2a01      	cmp	r2, #1
 8011910:	6123      	str	r3, [r4, #16]
 8011912:	dc02      	bgt.n	801191a <_printf_float+0x15e>
 8011914:	6822      	ldr	r2, [r4, #0]
 8011916:	07d2      	lsls	r2, r2, #31
 8011918:	d501      	bpl.n	801191e <_printf_float+0x162>
 801191a:	3301      	adds	r3, #1
 801191c:	6123      	str	r3, [r4, #16]
 801191e:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
 8011922:	2b00      	cmp	r3, #0
 8011924:	d09b      	beq.n	801185e <_printf_float+0xa2>
 8011926:	232d      	movs	r3, #45	; 0x2d
 8011928:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 801192c:	e797      	b.n	801185e <_printf_float+0xa2>
 801192e:	2947      	cmp	r1, #71	; 0x47
 8011930:	d1bc      	bne.n	80118ac <_printf_float+0xf0>
 8011932:	2b00      	cmp	r3, #0
 8011934:	d1ba      	bne.n	80118ac <_printf_float+0xf0>
 8011936:	2301      	movs	r3, #1
 8011938:	e7b7      	b.n	80118aa <_printf_float+0xee>
 801193a:	f1b9 0f66 	cmp.w	r9, #102	; 0x66
 801193e:	d118      	bne.n	8011972 <_printf_float+0x1b6>
 8011940:	2900      	cmp	r1, #0
 8011942:	6863      	ldr	r3, [r4, #4]
 8011944:	dd0b      	ble.n	801195e <_printf_float+0x1a2>
 8011946:	6121      	str	r1, [r4, #16]
 8011948:	b913      	cbnz	r3, 8011950 <_printf_float+0x194>
 801194a:	6822      	ldr	r2, [r4, #0]
 801194c:	07d0      	lsls	r0, r2, #31
 801194e:	d502      	bpl.n	8011956 <_printf_float+0x19a>
 8011950:	3301      	adds	r3, #1
 8011952:	440b      	add	r3, r1
 8011954:	6123      	str	r3, [r4, #16]
 8011956:	f04f 0a00 	mov.w	sl, #0
 801195a:	65a1      	str	r1, [r4, #88]	; 0x58
 801195c:	e7df      	b.n	801191e <_printf_float+0x162>
 801195e:	b913      	cbnz	r3, 8011966 <_printf_float+0x1aa>
 8011960:	6822      	ldr	r2, [r4, #0]
 8011962:	07d2      	lsls	r2, r2, #31
 8011964:	d501      	bpl.n	801196a <_printf_float+0x1ae>
 8011966:	3302      	adds	r3, #2
 8011968:	e7f4      	b.n	8011954 <_printf_float+0x198>
 801196a:	2301      	movs	r3, #1
 801196c:	e7f2      	b.n	8011954 <_printf_float+0x198>
 801196e:	f04f 0967 	mov.w	r9, #103	; 0x67
 8011972:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8011974:	4299      	cmp	r1, r3
 8011976:	db05      	blt.n	8011984 <_printf_float+0x1c8>
 8011978:	6823      	ldr	r3, [r4, #0]
 801197a:	6121      	str	r1, [r4, #16]
 801197c:	07d8      	lsls	r0, r3, #31
 801197e:	d5ea      	bpl.n	8011956 <_printf_float+0x19a>
 8011980:	1c4b      	adds	r3, r1, #1
 8011982:	e7e7      	b.n	8011954 <_printf_float+0x198>
 8011984:	2900      	cmp	r1, #0
 8011986:	bfcc      	ite	gt
 8011988:	2201      	movgt	r2, #1
 801198a:	f1c1 0202 	rsble	r2, r1, #2
 801198e:	4413      	add	r3, r2
 8011990:	e7e0      	b.n	8011954 <_printf_float+0x198>
 8011992:	6823      	ldr	r3, [r4, #0]
 8011994:	055a      	lsls	r2, r3, #21
 8011996:	d407      	bmi.n	80119a8 <_printf_float+0x1ec>
 8011998:	6923      	ldr	r3, [r4, #16]
 801199a:	4642      	mov	r2, r8
 801199c:	4631      	mov	r1, r6
 801199e:	4628      	mov	r0, r5
 80119a0:	47b8      	blx	r7
 80119a2:	3001      	adds	r0, #1
 80119a4:	d12b      	bne.n	80119fe <_printf_float+0x242>
 80119a6:	e764      	b.n	8011872 <_printf_float+0xb6>
 80119a8:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 80119ac:	f240 80dd 	bls.w	8011b6a <_printf_float+0x3ae>
 80119b0:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80119b4:	2200      	movs	r2, #0
 80119b6:	2300      	movs	r3, #0
 80119b8:	f7ef f862 	bl	8000a80 <__aeabi_dcmpeq>
 80119bc:	2800      	cmp	r0, #0
 80119be:	d033      	beq.n	8011a28 <_printf_float+0x26c>
 80119c0:	2301      	movs	r3, #1
 80119c2:	4631      	mov	r1, r6
 80119c4:	4628      	mov	r0, r5
 80119c6:	4a35      	ldr	r2, [pc, #212]	; (8011a9c <_printf_float+0x2e0>)
 80119c8:	47b8      	blx	r7
 80119ca:	3001      	adds	r0, #1
 80119cc:	f43f af51 	beq.w	8011872 <_printf_float+0xb6>
 80119d0:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 80119d4:	429a      	cmp	r2, r3
 80119d6:	db02      	blt.n	80119de <_printf_float+0x222>
 80119d8:	6823      	ldr	r3, [r4, #0]
 80119da:	07d8      	lsls	r0, r3, #31
 80119dc:	d50f      	bpl.n	80119fe <_printf_float+0x242>
 80119de:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80119e2:	4631      	mov	r1, r6
 80119e4:	4628      	mov	r0, r5
 80119e6:	47b8      	blx	r7
 80119e8:	3001      	adds	r0, #1
 80119ea:	f43f af42 	beq.w	8011872 <_printf_float+0xb6>
 80119ee:	f04f 0800 	mov.w	r8, #0
 80119f2:	f104 091a 	add.w	r9, r4, #26
 80119f6:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80119f8:	3b01      	subs	r3, #1
 80119fa:	4543      	cmp	r3, r8
 80119fc:	dc09      	bgt.n	8011a12 <_printf_float+0x256>
 80119fe:	6823      	ldr	r3, [r4, #0]
 8011a00:	079b      	lsls	r3, r3, #30
 8011a02:	f100 8102 	bmi.w	8011c0a <_printf_float+0x44e>
 8011a06:	68e0      	ldr	r0, [r4, #12]
 8011a08:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8011a0a:	4298      	cmp	r0, r3
 8011a0c:	bfb8      	it	lt
 8011a0e:	4618      	movlt	r0, r3
 8011a10:	e731      	b.n	8011876 <_printf_float+0xba>
 8011a12:	2301      	movs	r3, #1
 8011a14:	464a      	mov	r2, r9
 8011a16:	4631      	mov	r1, r6
 8011a18:	4628      	mov	r0, r5
 8011a1a:	47b8      	blx	r7
 8011a1c:	3001      	adds	r0, #1
 8011a1e:	f43f af28 	beq.w	8011872 <_printf_float+0xb6>
 8011a22:	f108 0801 	add.w	r8, r8, #1
 8011a26:	e7e6      	b.n	80119f6 <_printf_float+0x23a>
 8011a28:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8011a2a:	2b00      	cmp	r3, #0
 8011a2c:	dc38      	bgt.n	8011aa0 <_printf_float+0x2e4>
 8011a2e:	2301      	movs	r3, #1
 8011a30:	4631      	mov	r1, r6
 8011a32:	4628      	mov	r0, r5
 8011a34:	4a19      	ldr	r2, [pc, #100]	; (8011a9c <_printf_float+0x2e0>)
 8011a36:	47b8      	blx	r7
 8011a38:	3001      	adds	r0, #1
 8011a3a:	f43f af1a 	beq.w	8011872 <_printf_float+0xb6>
 8011a3e:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8011a42:	4313      	orrs	r3, r2
 8011a44:	d102      	bne.n	8011a4c <_printf_float+0x290>
 8011a46:	6823      	ldr	r3, [r4, #0]
 8011a48:	07d9      	lsls	r1, r3, #31
 8011a4a:	d5d8      	bpl.n	80119fe <_printf_float+0x242>
 8011a4c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8011a50:	4631      	mov	r1, r6
 8011a52:	4628      	mov	r0, r5
 8011a54:	47b8      	blx	r7
 8011a56:	3001      	adds	r0, #1
 8011a58:	f43f af0b 	beq.w	8011872 <_printf_float+0xb6>
 8011a5c:	f04f 0900 	mov.w	r9, #0
 8011a60:	f104 0a1a 	add.w	sl, r4, #26
 8011a64:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8011a66:	425b      	negs	r3, r3
 8011a68:	454b      	cmp	r3, r9
 8011a6a:	dc01      	bgt.n	8011a70 <_printf_float+0x2b4>
 8011a6c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8011a6e:	e794      	b.n	801199a <_printf_float+0x1de>
 8011a70:	2301      	movs	r3, #1
 8011a72:	4652      	mov	r2, sl
 8011a74:	4631      	mov	r1, r6
 8011a76:	4628      	mov	r0, r5
 8011a78:	47b8      	blx	r7
 8011a7a:	3001      	adds	r0, #1
 8011a7c:	f43f aef9 	beq.w	8011872 <_printf_float+0xb6>
 8011a80:	f109 0901 	add.w	r9, r9, #1
 8011a84:	e7ee      	b.n	8011a64 <_printf_float+0x2a8>
 8011a86:	bf00      	nop
 8011a88:	7fefffff 	.word	0x7fefffff
 8011a8c:	0802026c 	.word	0x0802026c
 8011a90:	08020270 	.word	0x08020270
 8011a94:	08020278 	.word	0x08020278
 8011a98:	08020274 	.word	0x08020274
 8011a9c:	0802027c 	.word	0x0802027c
 8011aa0:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8011aa2:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8011aa4:	429a      	cmp	r2, r3
 8011aa6:	bfa8      	it	ge
 8011aa8:	461a      	movge	r2, r3
 8011aaa:	2a00      	cmp	r2, #0
 8011aac:	4691      	mov	r9, r2
 8011aae:	dc37      	bgt.n	8011b20 <_printf_float+0x364>
 8011ab0:	f04f 0b00 	mov.w	fp, #0
 8011ab4:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8011ab8:	f104 021a 	add.w	r2, r4, #26
 8011abc:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 8011ac0:	ebaa 0309 	sub.w	r3, sl, r9
 8011ac4:	455b      	cmp	r3, fp
 8011ac6:	dc33      	bgt.n	8011b30 <_printf_float+0x374>
 8011ac8:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8011acc:	429a      	cmp	r2, r3
 8011ace:	db3b      	blt.n	8011b48 <_printf_float+0x38c>
 8011ad0:	6823      	ldr	r3, [r4, #0]
 8011ad2:	07da      	lsls	r2, r3, #31
 8011ad4:	d438      	bmi.n	8011b48 <_printf_float+0x38c>
 8011ad6:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8011ad8:	990d      	ldr	r1, [sp, #52]	; 0x34
 8011ada:	eba3 020a 	sub.w	r2, r3, sl
 8011ade:	eba3 0901 	sub.w	r9, r3, r1
 8011ae2:	4591      	cmp	r9, r2
 8011ae4:	bfa8      	it	ge
 8011ae6:	4691      	movge	r9, r2
 8011ae8:	f1b9 0f00 	cmp.w	r9, #0
 8011aec:	dc34      	bgt.n	8011b58 <_printf_float+0x39c>
 8011aee:	f04f 0800 	mov.w	r8, #0
 8011af2:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8011af6:	f104 0a1a 	add.w	sl, r4, #26
 8011afa:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8011afe:	1a9b      	subs	r3, r3, r2
 8011b00:	eba3 0309 	sub.w	r3, r3, r9
 8011b04:	4543      	cmp	r3, r8
 8011b06:	f77f af7a 	ble.w	80119fe <_printf_float+0x242>
 8011b0a:	2301      	movs	r3, #1
 8011b0c:	4652      	mov	r2, sl
 8011b0e:	4631      	mov	r1, r6
 8011b10:	4628      	mov	r0, r5
 8011b12:	47b8      	blx	r7
 8011b14:	3001      	adds	r0, #1
 8011b16:	f43f aeac 	beq.w	8011872 <_printf_float+0xb6>
 8011b1a:	f108 0801 	add.w	r8, r8, #1
 8011b1e:	e7ec      	b.n	8011afa <_printf_float+0x33e>
 8011b20:	4613      	mov	r3, r2
 8011b22:	4631      	mov	r1, r6
 8011b24:	4642      	mov	r2, r8
 8011b26:	4628      	mov	r0, r5
 8011b28:	47b8      	blx	r7
 8011b2a:	3001      	adds	r0, #1
 8011b2c:	d1c0      	bne.n	8011ab0 <_printf_float+0x2f4>
 8011b2e:	e6a0      	b.n	8011872 <_printf_float+0xb6>
 8011b30:	2301      	movs	r3, #1
 8011b32:	4631      	mov	r1, r6
 8011b34:	4628      	mov	r0, r5
 8011b36:	920b      	str	r2, [sp, #44]	; 0x2c
 8011b38:	47b8      	blx	r7
 8011b3a:	3001      	adds	r0, #1
 8011b3c:	f43f ae99 	beq.w	8011872 <_printf_float+0xb6>
 8011b40:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8011b42:	f10b 0b01 	add.w	fp, fp, #1
 8011b46:	e7b9      	b.n	8011abc <_printf_float+0x300>
 8011b48:	4631      	mov	r1, r6
 8011b4a:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8011b4e:	4628      	mov	r0, r5
 8011b50:	47b8      	blx	r7
 8011b52:	3001      	adds	r0, #1
 8011b54:	d1bf      	bne.n	8011ad6 <_printf_float+0x31a>
 8011b56:	e68c      	b.n	8011872 <_printf_float+0xb6>
 8011b58:	464b      	mov	r3, r9
 8011b5a:	4631      	mov	r1, r6
 8011b5c:	4628      	mov	r0, r5
 8011b5e:	eb08 020a 	add.w	r2, r8, sl
 8011b62:	47b8      	blx	r7
 8011b64:	3001      	adds	r0, #1
 8011b66:	d1c2      	bne.n	8011aee <_printf_float+0x332>
 8011b68:	e683      	b.n	8011872 <_printf_float+0xb6>
 8011b6a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8011b6c:	2a01      	cmp	r2, #1
 8011b6e:	dc01      	bgt.n	8011b74 <_printf_float+0x3b8>
 8011b70:	07db      	lsls	r3, r3, #31
 8011b72:	d537      	bpl.n	8011be4 <_printf_float+0x428>
 8011b74:	2301      	movs	r3, #1
 8011b76:	4642      	mov	r2, r8
 8011b78:	4631      	mov	r1, r6
 8011b7a:	4628      	mov	r0, r5
 8011b7c:	47b8      	blx	r7
 8011b7e:	3001      	adds	r0, #1
 8011b80:	f43f ae77 	beq.w	8011872 <_printf_float+0xb6>
 8011b84:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8011b88:	4631      	mov	r1, r6
 8011b8a:	4628      	mov	r0, r5
 8011b8c:	47b8      	blx	r7
 8011b8e:	3001      	adds	r0, #1
 8011b90:	f43f ae6f 	beq.w	8011872 <_printf_float+0xb6>
 8011b94:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8011b98:	2200      	movs	r2, #0
 8011b9a:	2300      	movs	r3, #0
 8011b9c:	f7ee ff70 	bl	8000a80 <__aeabi_dcmpeq>
 8011ba0:	b9d8      	cbnz	r0, 8011bda <_printf_float+0x41e>
 8011ba2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8011ba4:	f108 0201 	add.w	r2, r8, #1
 8011ba8:	3b01      	subs	r3, #1
 8011baa:	4631      	mov	r1, r6
 8011bac:	4628      	mov	r0, r5
 8011bae:	47b8      	blx	r7
 8011bb0:	3001      	adds	r0, #1
 8011bb2:	d10e      	bne.n	8011bd2 <_printf_float+0x416>
 8011bb4:	e65d      	b.n	8011872 <_printf_float+0xb6>
 8011bb6:	2301      	movs	r3, #1
 8011bb8:	464a      	mov	r2, r9
 8011bba:	4631      	mov	r1, r6
 8011bbc:	4628      	mov	r0, r5
 8011bbe:	47b8      	blx	r7
 8011bc0:	3001      	adds	r0, #1
 8011bc2:	f43f ae56 	beq.w	8011872 <_printf_float+0xb6>
 8011bc6:	f108 0801 	add.w	r8, r8, #1
 8011bca:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8011bcc:	3b01      	subs	r3, #1
 8011bce:	4543      	cmp	r3, r8
 8011bd0:	dcf1      	bgt.n	8011bb6 <_printf_float+0x3fa>
 8011bd2:	4653      	mov	r3, sl
 8011bd4:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8011bd8:	e6e0      	b.n	801199c <_printf_float+0x1e0>
 8011bda:	f04f 0800 	mov.w	r8, #0
 8011bde:	f104 091a 	add.w	r9, r4, #26
 8011be2:	e7f2      	b.n	8011bca <_printf_float+0x40e>
 8011be4:	2301      	movs	r3, #1
 8011be6:	4642      	mov	r2, r8
 8011be8:	e7df      	b.n	8011baa <_printf_float+0x3ee>
 8011bea:	2301      	movs	r3, #1
 8011bec:	464a      	mov	r2, r9
 8011bee:	4631      	mov	r1, r6
 8011bf0:	4628      	mov	r0, r5
 8011bf2:	47b8      	blx	r7
 8011bf4:	3001      	adds	r0, #1
 8011bf6:	f43f ae3c 	beq.w	8011872 <_printf_float+0xb6>
 8011bfa:	f108 0801 	add.w	r8, r8, #1
 8011bfe:	68e3      	ldr	r3, [r4, #12]
 8011c00:	990f      	ldr	r1, [sp, #60]	; 0x3c
 8011c02:	1a5b      	subs	r3, r3, r1
 8011c04:	4543      	cmp	r3, r8
 8011c06:	dcf0      	bgt.n	8011bea <_printf_float+0x42e>
 8011c08:	e6fd      	b.n	8011a06 <_printf_float+0x24a>
 8011c0a:	f04f 0800 	mov.w	r8, #0
 8011c0e:	f104 0919 	add.w	r9, r4, #25
 8011c12:	e7f4      	b.n	8011bfe <_printf_float+0x442>

08011c14 <_printf_common>:
 8011c14:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8011c18:	4616      	mov	r6, r2
 8011c1a:	4699      	mov	r9, r3
 8011c1c:	688a      	ldr	r2, [r1, #8]
 8011c1e:	690b      	ldr	r3, [r1, #16]
 8011c20:	4607      	mov	r7, r0
 8011c22:	4293      	cmp	r3, r2
 8011c24:	bfb8      	it	lt
 8011c26:	4613      	movlt	r3, r2
 8011c28:	6033      	str	r3, [r6, #0]
 8011c2a:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8011c2e:	460c      	mov	r4, r1
 8011c30:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8011c34:	b10a      	cbz	r2, 8011c3a <_printf_common+0x26>
 8011c36:	3301      	adds	r3, #1
 8011c38:	6033      	str	r3, [r6, #0]
 8011c3a:	6823      	ldr	r3, [r4, #0]
 8011c3c:	0699      	lsls	r1, r3, #26
 8011c3e:	bf42      	ittt	mi
 8011c40:	6833      	ldrmi	r3, [r6, #0]
 8011c42:	3302      	addmi	r3, #2
 8011c44:	6033      	strmi	r3, [r6, #0]
 8011c46:	6825      	ldr	r5, [r4, #0]
 8011c48:	f015 0506 	ands.w	r5, r5, #6
 8011c4c:	d106      	bne.n	8011c5c <_printf_common+0x48>
 8011c4e:	f104 0a19 	add.w	sl, r4, #25
 8011c52:	68e3      	ldr	r3, [r4, #12]
 8011c54:	6832      	ldr	r2, [r6, #0]
 8011c56:	1a9b      	subs	r3, r3, r2
 8011c58:	42ab      	cmp	r3, r5
 8011c5a:	dc28      	bgt.n	8011cae <_printf_common+0x9a>
 8011c5c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8011c60:	1e13      	subs	r3, r2, #0
 8011c62:	6822      	ldr	r2, [r4, #0]
 8011c64:	bf18      	it	ne
 8011c66:	2301      	movne	r3, #1
 8011c68:	0692      	lsls	r2, r2, #26
 8011c6a:	d42d      	bmi.n	8011cc8 <_printf_common+0xb4>
 8011c6c:	4649      	mov	r1, r9
 8011c6e:	4638      	mov	r0, r7
 8011c70:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8011c74:	47c0      	blx	r8
 8011c76:	3001      	adds	r0, #1
 8011c78:	d020      	beq.n	8011cbc <_printf_common+0xa8>
 8011c7a:	6823      	ldr	r3, [r4, #0]
 8011c7c:	68e5      	ldr	r5, [r4, #12]
 8011c7e:	f003 0306 	and.w	r3, r3, #6
 8011c82:	2b04      	cmp	r3, #4
 8011c84:	bf18      	it	ne
 8011c86:	2500      	movne	r5, #0
 8011c88:	6832      	ldr	r2, [r6, #0]
 8011c8a:	f04f 0600 	mov.w	r6, #0
 8011c8e:	68a3      	ldr	r3, [r4, #8]
 8011c90:	bf08      	it	eq
 8011c92:	1aad      	subeq	r5, r5, r2
 8011c94:	6922      	ldr	r2, [r4, #16]
 8011c96:	bf08      	it	eq
 8011c98:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8011c9c:	4293      	cmp	r3, r2
 8011c9e:	bfc4      	itt	gt
 8011ca0:	1a9b      	subgt	r3, r3, r2
 8011ca2:	18ed      	addgt	r5, r5, r3
 8011ca4:	341a      	adds	r4, #26
 8011ca6:	42b5      	cmp	r5, r6
 8011ca8:	d11a      	bne.n	8011ce0 <_printf_common+0xcc>
 8011caa:	2000      	movs	r0, #0
 8011cac:	e008      	b.n	8011cc0 <_printf_common+0xac>
 8011cae:	2301      	movs	r3, #1
 8011cb0:	4652      	mov	r2, sl
 8011cb2:	4649      	mov	r1, r9
 8011cb4:	4638      	mov	r0, r7
 8011cb6:	47c0      	blx	r8
 8011cb8:	3001      	adds	r0, #1
 8011cba:	d103      	bne.n	8011cc4 <_printf_common+0xb0>
 8011cbc:	f04f 30ff 	mov.w	r0, #4294967295
 8011cc0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8011cc4:	3501      	adds	r5, #1
 8011cc6:	e7c4      	b.n	8011c52 <_printf_common+0x3e>
 8011cc8:	2030      	movs	r0, #48	; 0x30
 8011cca:	18e1      	adds	r1, r4, r3
 8011ccc:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8011cd0:	1c5a      	adds	r2, r3, #1
 8011cd2:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8011cd6:	4422      	add	r2, r4
 8011cd8:	3302      	adds	r3, #2
 8011cda:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8011cde:	e7c5      	b.n	8011c6c <_printf_common+0x58>
 8011ce0:	2301      	movs	r3, #1
 8011ce2:	4622      	mov	r2, r4
 8011ce4:	4649      	mov	r1, r9
 8011ce6:	4638      	mov	r0, r7
 8011ce8:	47c0      	blx	r8
 8011cea:	3001      	adds	r0, #1
 8011cec:	d0e6      	beq.n	8011cbc <_printf_common+0xa8>
 8011cee:	3601      	adds	r6, #1
 8011cf0:	e7d9      	b.n	8011ca6 <_printf_common+0x92>
	...

08011cf4 <_printf_i>:
 8011cf4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8011cf8:	7e0f      	ldrb	r7, [r1, #24]
 8011cfa:	4691      	mov	r9, r2
 8011cfc:	2f78      	cmp	r7, #120	; 0x78
 8011cfe:	4680      	mov	r8, r0
 8011d00:	460c      	mov	r4, r1
 8011d02:	469a      	mov	sl, r3
 8011d04:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8011d06:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8011d0a:	d807      	bhi.n	8011d1c <_printf_i+0x28>
 8011d0c:	2f62      	cmp	r7, #98	; 0x62
 8011d0e:	d80a      	bhi.n	8011d26 <_printf_i+0x32>
 8011d10:	2f00      	cmp	r7, #0
 8011d12:	f000 80d9 	beq.w	8011ec8 <_printf_i+0x1d4>
 8011d16:	2f58      	cmp	r7, #88	; 0x58
 8011d18:	f000 80a4 	beq.w	8011e64 <_printf_i+0x170>
 8011d1c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8011d20:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8011d24:	e03a      	b.n	8011d9c <_printf_i+0xa8>
 8011d26:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8011d2a:	2b15      	cmp	r3, #21
 8011d2c:	d8f6      	bhi.n	8011d1c <_printf_i+0x28>
 8011d2e:	a101      	add	r1, pc, #4	; (adr r1, 8011d34 <_printf_i+0x40>)
 8011d30:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8011d34:	08011d8d 	.word	0x08011d8d
 8011d38:	08011da1 	.word	0x08011da1
 8011d3c:	08011d1d 	.word	0x08011d1d
 8011d40:	08011d1d 	.word	0x08011d1d
 8011d44:	08011d1d 	.word	0x08011d1d
 8011d48:	08011d1d 	.word	0x08011d1d
 8011d4c:	08011da1 	.word	0x08011da1
 8011d50:	08011d1d 	.word	0x08011d1d
 8011d54:	08011d1d 	.word	0x08011d1d
 8011d58:	08011d1d 	.word	0x08011d1d
 8011d5c:	08011d1d 	.word	0x08011d1d
 8011d60:	08011eaf 	.word	0x08011eaf
 8011d64:	08011dd1 	.word	0x08011dd1
 8011d68:	08011e91 	.word	0x08011e91
 8011d6c:	08011d1d 	.word	0x08011d1d
 8011d70:	08011d1d 	.word	0x08011d1d
 8011d74:	08011ed1 	.word	0x08011ed1
 8011d78:	08011d1d 	.word	0x08011d1d
 8011d7c:	08011dd1 	.word	0x08011dd1
 8011d80:	08011d1d 	.word	0x08011d1d
 8011d84:	08011d1d 	.word	0x08011d1d
 8011d88:	08011e99 	.word	0x08011e99
 8011d8c:	682b      	ldr	r3, [r5, #0]
 8011d8e:	1d1a      	adds	r2, r3, #4
 8011d90:	681b      	ldr	r3, [r3, #0]
 8011d92:	602a      	str	r2, [r5, #0]
 8011d94:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8011d98:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8011d9c:	2301      	movs	r3, #1
 8011d9e:	e0a4      	b.n	8011eea <_printf_i+0x1f6>
 8011da0:	6820      	ldr	r0, [r4, #0]
 8011da2:	6829      	ldr	r1, [r5, #0]
 8011da4:	0606      	lsls	r6, r0, #24
 8011da6:	f101 0304 	add.w	r3, r1, #4
 8011daa:	d50a      	bpl.n	8011dc2 <_printf_i+0xce>
 8011dac:	680e      	ldr	r6, [r1, #0]
 8011dae:	602b      	str	r3, [r5, #0]
 8011db0:	2e00      	cmp	r6, #0
 8011db2:	da03      	bge.n	8011dbc <_printf_i+0xc8>
 8011db4:	232d      	movs	r3, #45	; 0x2d
 8011db6:	4276      	negs	r6, r6
 8011db8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8011dbc:	230a      	movs	r3, #10
 8011dbe:	485e      	ldr	r0, [pc, #376]	; (8011f38 <_printf_i+0x244>)
 8011dc0:	e019      	b.n	8011df6 <_printf_i+0x102>
 8011dc2:	680e      	ldr	r6, [r1, #0]
 8011dc4:	f010 0f40 	tst.w	r0, #64	; 0x40
 8011dc8:	602b      	str	r3, [r5, #0]
 8011dca:	bf18      	it	ne
 8011dcc:	b236      	sxthne	r6, r6
 8011dce:	e7ef      	b.n	8011db0 <_printf_i+0xbc>
 8011dd0:	682b      	ldr	r3, [r5, #0]
 8011dd2:	6820      	ldr	r0, [r4, #0]
 8011dd4:	1d19      	adds	r1, r3, #4
 8011dd6:	6029      	str	r1, [r5, #0]
 8011dd8:	0601      	lsls	r1, r0, #24
 8011dda:	d501      	bpl.n	8011de0 <_printf_i+0xec>
 8011ddc:	681e      	ldr	r6, [r3, #0]
 8011dde:	e002      	b.n	8011de6 <_printf_i+0xf2>
 8011de0:	0646      	lsls	r6, r0, #25
 8011de2:	d5fb      	bpl.n	8011ddc <_printf_i+0xe8>
 8011de4:	881e      	ldrh	r6, [r3, #0]
 8011de6:	2f6f      	cmp	r7, #111	; 0x6f
 8011de8:	bf0c      	ite	eq
 8011dea:	2308      	moveq	r3, #8
 8011dec:	230a      	movne	r3, #10
 8011dee:	4852      	ldr	r0, [pc, #328]	; (8011f38 <_printf_i+0x244>)
 8011df0:	2100      	movs	r1, #0
 8011df2:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8011df6:	6865      	ldr	r5, [r4, #4]
 8011df8:	2d00      	cmp	r5, #0
 8011dfa:	bfa8      	it	ge
 8011dfc:	6821      	ldrge	r1, [r4, #0]
 8011dfe:	60a5      	str	r5, [r4, #8]
 8011e00:	bfa4      	itt	ge
 8011e02:	f021 0104 	bicge.w	r1, r1, #4
 8011e06:	6021      	strge	r1, [r4, #0]
 8011e08:	b90e      	cbnz	r6, 8011e0e <_printf_i+0x11a>
 8011e0a:	2d00      	cmp	r5, #0
 8011e0c:	d04d      	beq.n	8011eaa <_printf_i+0x1b6>
 8011e0e:	4615      	mov	r5, r2
 8011e10:	fbb6 f1f3 	udiv	r1, r6, r3
 8011e14:	fb03 6711 	mls	r7, r3, r1, r6
 8011e18:	5dc7      	ldrb	r7, [r0, r7]
 8011e1a:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8011e1e:	4637      	mov	r7, r6
 8011e20:	42bb      	cmp	r3, r7
 8011e22:	460e      	mov	r6, r1
 8011e24:	d9f4      	bls.n	8011e10 <_printf_i+0x11c>
 8011e26:	2b08      	cmp	r3, #8
 8011e28:	d10b      	bne.n	8011e42 <_printf_i+0x14e>
 8011e2a:	6823      	ldr	r3, [r4, #0]
 8011e2c:	07de      	lsls	r6, r3, #31
 8011e2e:	d508      	bpl.n	8011e42 <_printf_i+0x14e>
 8011e30:	6923      	ldr	r3, [r4, #16]
 8011e32:	6861      	ldr	r1, [r4, #4]
 8011e34:	4299      	cmp	r1, r3
 8011e36:	bfde      	ittt	le
 8011e38:	2330      	movle	r3, #48	; 0x30
 8011e3a:	f805 3c01 	strble.w	r3, [r5, #-1]
 8011e3e:	f105 35ff 	addle.w	r5, r5, #4294967295
 8011e42:	1b52      	subs	r2, r2, r5
 8011e44:	6122      	str	r2, [r4, #16]
 8011e46:	464b      	mov	r3, r9
 8011e48:	4621      	mov	r1, r4
 8011e4a:	4640      	mov	r0, r8
 8011e4c:	f8cd a000 	str.w	sl, [sp]
 8011e50:	aa03      	add	r2, sp, #12
 8011e52:	f7ff fedf 	bl	8011c14 <_printf_common>
 8011e56:	3001      	adds	r0, #1
 8011e58:	d14c      	bne.n	8011ef4 <_printf_i+0x200>
 8011e5a:	f04f 30ff 	mov.w	r0, #4294967295
 8011e5e:	b004      	add	sp, #16
 8011e60:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8011e64:	4834      	ldr	r0, [pc, #208]	; (8011f38 <_printf_i+0x244>)
 8011e66:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8011e6a:	6829      	ldr	r1, [r5, #0]
 8011e6c:	6823      	ldr	r3, [r4, #0]
 8011e6e:	f851 6b04 	ldr.w	r6, [r1], #4
 8011e72:	6029      	str	r1, [r5, #0]
 8011e74:	061d      	lsls	r5, r3, #24
 8011e76:	d514      	bpl.n	8011ea2 <_printf_i+0x1ae>
 8011e78:	07df      	lsls	r7, r3, #31
 8011e7a:	bf44      	itt	mi
 8011e7c:	f043 0320 	orrmi.w	r3, r3, #32
 8011e80:	6023      	strmi	r3, [r4, #0]
 8011e82:	b91e      	cbnz	r6, 8011e8c <_printf_i+0x198>
 8011e84:	6823      	ldr	r3, [r4, #0]
 8011e86:	f023 0320 	bic.w	r3, r3, #32
 8011e8a:	6023      	str	r3, [r4, #0]
 8011e8c:	2310      	movs	r3, #16
 8011e8e:	e7af      	b.n	8011df0 <_printf_i+0xfc>
 8011e90:	6823      	ldr	r3, [r4, #0]
 8011e92:	f043 0320 	orr.w	r3, r3, #32
 8011e96:	6023      	str	r3, [r4, #0]
 8011e98:	2378      	movs	r3, #120	; 0x78
 8011e9a:	4828      	ldr	r0, [pc, #160]	; (8011f3c <_printf_i+0x248>)
 8011e9c:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8011ea0:	e7e3      	b.n	8011e6a <_printf_i+0x176>
 8011ea2:	0659      	lsls	r1, r3, #25
 8011ea4:	bf48      	it	mi
 8011ea6:	b2b6      	uxthmi	r6, r6
 8011ea8:	e7e6      	b.n	8011e78 <_printf_i+0x184>
 8011eaa:	4615      	mov	r5, r2
 8011eac:	e7bb      	b.n	8011e26 <_printf_i+0x132>
 8011eae:	682b      	ldr	r3, [r5, #0]
 8011eb0:	6826      	ldr	r6, [r4, #0]
 8011eb2:	1d18      	adds	r0, r3, #4
 8011eb4:	6961      	ldr	r1, [r4, #20]
 8011eb6:	6028      	str	r0, [r5, #0]
 8011eb8:	0635      	lsls	r5, r6, #24
 8011eba:	681b      	ldr	r3, [r3, #0]
 8011ebc:	d501      	bpl.n	8011ec2 <_printf_i+0x1ce>
 8011ebe:	6019      	str	r1, [r3, #0]
 8011ec0:	e002      	b.n	8011ec8 <_printf_i+0x1d4>
 8011ec2:	0670      	lsls	r0, r6, #25
 8011ec4:	d5fb      	bpl.n	8011ebe <_printf_i+0x1ca>
 8011ec6:	8019      	strh	r1, [r3, #0]
 8011ec8:	2300      	movs	r3, #0
 8011eca:	4615      	mov	r5, r2
 8011ecc:	6123      	str	r3, [r4, #16]
 8011ece:	e7ba      	b.n	8011e46 <_printf_i+0x152>
 8011ed0:	682b      	ldr	r3, [r5, #0]
 8011ed2:	2100      	movs	r1, #0
 8011ed4:	1d1a      	adds	r2, r3, #4
 8011ed6:	602a      	str	r2, [r5, #0]
 8011ed8:	681d      	ldr	r5, [r3, #0]
 8011eda:	6862      	ldr	r2, [r4, #4]
 8011edc:	4628      	mov	r0, r5
 8011ede:	f000 fef9 	bl	8012cd4 <memchr>
 8011ee2:	b108      	cbz	r0, 8011ee8 <_printf_i+0x1f4>
 8011ee4:	1b40      	subs	r0, r0, r5
 8011ee6:	6060      	str	r0, [r4, #4]
 8011ee8:	6863      	ldr	r3, [r4, #4]
 8011eea:	6123      	str	r3, [r4, #16]
 8011eec:	2300      	movs	r3, #0
 8011eee:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8011ef2:	e7a8      	b.n	8011e46 <_printf_i+0x152>
 8011ef4:	462a      	mov	r2, r5
 8011ef6:	4649      	mov	r1, r9
 8011ef8:	4640      	mov	r0, r8
 8011efa:	6923      	ldr	r3, [r4, #16]
 8011efc:	47d0      	blx	sl
 8011efe:	3001      	adds	r0, #1
 8011f00:	d0ab      	beq.n	8011e5a <_printf_i+0x166>
 8011f02:	6823      	ldr	r3, [r4, #0]
 8011f04:	079b      	lsls	r3, r3, #30
 8011f06:	d413      	bmi.n	8011f30 <_printf_i+0x23c>
 8011f08:	68e0      	ldr	r0, [r4, #12]
 8011f0a:	9b03      	ldr	r3, [sp, #12]
 8011f0c:	4298      	cmp	r0, r3
 8011f0e:	bfb8      	it	lt
 8011f10:	4618      	movlt	r0, r3
 8011f12:	e7a4      	b.n	8011e5e <_printf_i+0x16a>
 8011f14:	2301      	movs	r3, #1
 8011f16:	4632      	mov	r2, r6
 8011f18:	4649      	mov	r1, r9
 8011f1a:	4640      	mov	r0, r8
 8011f1c:	47d0      	blx	sl
 8011f1e:	3001      	adds	r0, #1
 8011f20:	d09b      	beq.n	8011e5a <_printf_i+0x166>
 8011f22:	3501      	adds	r5, #1
 8011f24:	68e3      	ldr	r3, [r4, #12]
 8011f26:	9903      	ldr	r1, [sp, #12]
 8011f28:	1a5b      	subs	r3, r3, r1
 8011f2a:	42ab      	cmp	r3, r5
 8011f2c:	dcf2      	bgt.n	8011f14 <_printf_i+0x220>
 8011f2e:	e7eb      	b.n	8011f08 <_printf_i+0x214>
 8011f30:	2500      	movs	r5, #0
 8011f32:	f104 0619 	add.w	r6, r4, #25
 8011f36:	e7f5      	b.n	8011f24 <_printf_i+0x230>
 8011f38:	0802027e 	.word	0x0802027e
 8011f3c:	0802028f 	.word	0x0802028f

08011f40 <_sbrk_r>:
 8011f40:	b538      	push	{r3, r4, r5, lr}
 8011f42:	2300      	movs	r3, #0
 8011f44:	4d05      	ldr	r5, [pc, #20]	; (8011f5c <_sbrk_r+0x1c>)
 8011f46:	4604      	mov	r4, r0
 8011f48:	4608      	mov	r0, r1
 8011f4a:	602b      	str	r3, [r5, #0]
 8011f4c:	f7f1 fa20 	bl	8003390 <_sbrk>
 8011f50:	1c43      	adds	r3, r0, #1
 8011f52:	d102      	bne.n	8011f5a <_sbrk_r+0x1a>
 8011f54:	682b      	ldr	r3, [r5, #0]
 8011f56:	b103      	cbz	r3, 8011f5a <_sbrk_r+0x1a>
 8011f58:	6023      	str	r3, [r4, #0]
 8011f5a:	bd38      	pop	{r3, r4, r5, pc}
 8011f5c:	2000ecd8 	.word	0x2000ecd8

08011f60 <_vsniprintf_r>:
 8011f60:	b530      	push	{r4, r5, lr}
 8011f62:	4614      	mov	r4, r2
 8011f64:	2c00      	cmp	r4, #0
 8011f66:	4605      	mov	r5, r0
 8011f68:	461a      	mov	r2, r3
 8011f6a:	b09b      	sub	sp, #108	; 0x6c
 8011f6c:	da05      	bge.n	8011f7a <_vsniprintf_r+0x1a>
 8011f6e:	238b      	movs	r3, #139	; 0x8b
 8011f70:	6003      	str	r3, [r0, #0]
 8011f72:	f04f 30ff 	mov.w	r0, #4294967295
 8011f76:	b01b      	add	sp, #108	; 0x6c
 8011f78:	bd30      	pop	{r4, r5, pc}
 8011f7a:	f44f 7302 	mov.w	r3, #520	; 0x208
 8011f7e:	f8ad 300c 	strh.w	r3, [sp, #12]
 8011f82:	bf0c      	ite	eq
 8011f84:	4623      	moveq	r3, r4
 8011f86:	f104 33ff 	addne.w	r3, r4, #4294967295
 8011f8a:	9302      	str	r3, [sp, #8]
 8011f8c:	9305      	str	r3, [sp, #20]
 8011f8e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8011f92:	9100      	str	r1, [sp, #0]
 8011f94:	9104      	str	r1, [sp, #16]
 8011f96:	f8ad 300e 	strh.w	r3, [sp, #14]
 8011f9a:	4669      	mov	r1, sp
 8011f9c:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8011f9e:	f001 fab3 	bl	8013508 <_svfiprintf_r>
 8011fa2:	1c43      	adds	r3, r0, #1
 8011fa4:	bfbc      	itt	lt
 8011fa6:	238b      	movlt	r3, #139	; 0x8b
 8011fa8:	602b      	strlt	r3, [r5, #0]
 8011faa:	2c00      	cmp	r4, #0
 8011fac:	d0e3      	beq.n	8011f76 <_vsniprintf_r+0x16>
 8011fae:	2200      	movs	r2, #0
 8011fb0:	9b00      	ldr	r3, [sp, #0]
 8011fb2:	701a      	strb	r2, [r3, #0]
 8011fb4:	e7df      	b.n	8011f76 <_vsniprintf_r+0x16>
	...

08011fb8 <vsniprintf>:
 8011fb8:	b507      	push	{r0, r1, r2, lr}
 8011fba:	9300      	str	r3, [sp, #0]
 8011fbc:	4613      	mov	r3, r2
 8011fbe:	460a      	mov	r2, r1
 8011fc0:	4601      	mov	r1, r0
 8011fc2:	4803      	ldr	r0, [pc, #12]	; (8011fd0 <vsniprintf+0x18>)
 8011fc4:	6800      	ldr	r0, [r0, #0]
 8011fc6:	f7ff ffcb 	bl	8011f60 <_vsniprintf_r>
 8011fca:	b003      	add	sp, #12
 8011fcc:	f85d fb04 	ldr.w	pc, [sp], #4
 8011fd0:	2000d7f0 	.word	0x2000d7f0

08011fd4 <quorem>:
 8011fd4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011fd8:	6903      	ldr	r3, [r0, #16]
 8011fda:	690c      	ldr	r4, [r1, #16]
 8011fdc:	4607      	mov	r7, r0
 8011fde:	42a3      	cmp	r3, r4
 8011fe0:	f2c0 8082 	blt.w	80120e8 <quorem+0x114>
 8011fe4:	3c01      	subs	r4, #1
 8011fe6:	f100 0514 	add.w	r5, r0, #20
 8011fea:	f101 0814 	add.w	r8, r1, #20
 8011fee:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8011ff2:	9301      	str	r3, [sp, #4]
 8011ff4:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8011ff8:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8011ffc:	3301      	adds	r3, #1
 8011ffe:	429a      	cmp	r2, r3
 8012000:	fbb2 f6f3 	udiv	r6, r2, r3
 8012004:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8012008:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 801200c:	d331      	bcc.n	8012072 <quorem+0x9e>
 801200e:	f04f 0e00 	mov.w	lr, #0
 8012012:	4640      	mov	r0, r8
 8012014:	46ac      	mov	ip, r5
 8012016:	46f2      	mov	sl, lr
 8012018:	f850 2b04 	ldr.w	r2, [r0], #4
 801201c:	b293      	uxth	r3, r2
 801201e:	fb06 e303 	mla	r3, r6, r3, lr
 8012022:	0c12      	lsrs	r2, r2, #16
 8012024:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8012028:	b29b      	uxth	r3, r3
 801202a:	fb06 e202 	mla	r2, r6, r2, lr
 801202e:	ebaa 0303 	sub.w	r3, sl, r3
 8012032:	f8dc a000 	ldr.w	sl, [ip]
 8012036:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 801203a:	fa1f fa8a 	uxth.w	sl, sl
 801203e:	4453      	add	r3, sl
 8012040:	f8dc a000 	ldr.w	sl, [ip]
 8012044:	b292      	uxth	r2, r2
 8012046:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 801204a:	eb02 4223 	add.w	r2, r2, r3, asr #16
 801204e:	b29b      	uxth	r3, r3
 8012050:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8012054:	4581      	cmp	r9, r0
 8012056:	ea4f 4a22 	mov.w	sl, r2, asr #16
 801205a:	f84c 3b04 	str.w	r3, [ip], #4
 801205e:	d2db      	bcs.n	8012018 <quorem+0x44>
 8012060:	f855 300b 	ldr.w	r3, [r5, fp]
 8012064:	b92b      	cbnz	r3, 8012072 <quorem+0x9e>
 8012066:	9b01      	ldr	r3, [sp, #4]
 8012068:	3b04      	subs	r3, #4
 801206a:	429d      	cmp	r5, r3
 801206c:	461a      	mov	r2, r3
 801206e:	d32f      	bcc.n	80120d0 <quorem+0xfc>
 8012070:	613c      	str	r4, [r7, #16]
 8012072:	4638      	mov	r0, r7
 8012074:	f001 f8d4 	bl	8013220 <__mcmp>
 8012078:	2800      	cmp	r0, #0
 801207a:	db25      	blt.n	80120c8 <quorem+0xf4>
 801207c:	4628      	mov	r0, r5
 801207e:	f04f 0c00 	mov.w	ip, #0
 8012082:	3601      	adds	r6, #1
 8012084:	f858 1b04 	ldr.w	r1, [r8], #4
 8012088:	f8d0 e000 	ldr.w	lr, [r0]
 801208c:	b28b      	uxth	r3, r1
 801208e:	ebac 0303 	sub.w	r3, ip, r3
 8012092:	fa1f f28e 	uxth.w	r2, lr
 8012096:	4413      	add	r3, r2
 8012098:	0c0a      	lsrs	r2, r1, #16
 801209a:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 801209e:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80120a2:	b29b      	uxth	r3, r3
 80120a4:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80120a8:	45c1      	cmp	r9, r8
 80120aa:	ea4f 4c22 	mov.w	ip, r2, asr #16
 80120ae:	f840 3b04 	str.w	r3, [r0], #4
 80120b2:	d2e7      	bcs.n	8012084 <quorem+0xb0>
 80120b4:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80120b8:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80120bc:	b922      	cbnz	r2, 80120c8 <quorem+0xf4>
 80120be:	3b04      	subs	r3, #4
 80120c0:	429d      	cmp	r5, r3
 80120c2:	461a      	mov	r2, r3
 80120c4:	d30a      	bcc.n	80120dc <quorem+0x108>
 80120c6:	613c      	str	r4, [r7, #16]
 80120c8:	4630      	mov	r0, r6
 80120ca:	b003      	add	sp, #12
 80120cc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80120d0:	6812      	ldr	r2, [r2, #0]
 80120d2:	3b04      	subs	r3, #4
 80120d4:	2a00      	cmp	r2, #0
 80120d6:	d1cb      	bne.n	8012070 <quorem+0x9c>
 80120d8:	3c01      	subs	r4, #1
 80120da:	e7c6      	b.n	801206a <quorem+0x96>
 80120dc:	6812      	ldr	r2, [r2, #0]
 80120de:	3b04      	subs	r3, #4
 80120e0:	2a00      	cmp	r2, #0
 80120e2:	d1f0      	bne.n	80120c6 <quorem+0xf2>
 80120e4:	3c01      	subs	r4, #1
 80120e6:	e7eb      	b.n	80120c0 <quorem+0xec>
 80120e8:	2000      	movs	r0, #0
 80120ea:	e7ee      	b.n	80120ca <quorem+0xf6>
 80120ec:	0000      	movs	r0, r0
	...

080120f0 <_dtoa_r>:
 80120f0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80120f4:	4616      	mov	r6, r2
 80120f6:	461f      	mov	r7, r3
 80120f8:	6a44      	ldr	r4, [r0, #36]	; 0x24
 80120fa:	b099      	sub	sp, #100	; 0x64
 80120fc:	4605      	mov	r5, r0
 80120fe:	e9cd 6704 	strd	r6, r7, [sp, #16]
 8012102:	f8dd 8094 	ldr.w	r8, [sp, #148]	; 0x94
 8012106:	b974      	cbnz	r4, 8012126 <_dtoa_r+0x36>
 8012108:	2010      	movs	r0, #16
 801210a:	f7ff f9c5 	bl	8011498 <malloc>
 801210e:	4602      	mov	r2, r0
 8012110:	6268      	str	r0, [r5, #36]	; 0x24
 8012112:	b920      	cbnz	r0, 801211e <_dtoa_r+0x2e>
 8012114:	21ea      	movs	r1, #234	; 0xea
 8012116:	4ba8      	ldr	r3, [pc, #672]	; (80123b8 <_dtoa_r+0x2c8>)
 8012118:	48a8      	ldr	r0, [pc, #672]	; (80123bc <_dtoa_r+0x2cc>)
 801211a:	f001 faf5 	bl	8013708 <__assert_func>
 801211e:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8012122:	6004      	str	r4, [r0, #0]
 8012124:	60c4      	str	r4, [r0, #12]
 8012126:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8012128:	6819      	ldr	r1, [r3, #0]
 801212a:	b151      	cbz	r1, 8012142 <_dtoa_r+0x52>
 801212c:	685a      	ldr	r2, [r3, #4]
 801212e:	2301      	movs	r3, #1
 8012130:	4093      	lsls	r3, r2
 8012132:	604a      	str	r2, [r1, #4]
 8012134:	608b      	str	r3, [r1, #8]
 8012136:	4628      	mov	r0, r5
 8012138:	f000 fe34 	bl	8012da4 <_Bfree>
 801213c:	2200      	movs	r2, #0
 801213e:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8012140:	601a      	str	r2, [r3, #0]
 8012142:	1e3b      	subs	r3, r7, #0
 8012144:	bfaf      	iteee	ge
 8012146:	2300      	movge	r3, #0
 8012148:	2201      	movlt	r2, #1
 801214a:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 801214e:	9305      	strlt	r3, [sp, #20]
 8012150:	bfa8      	it	ge
 8012152:	f8c8 3000 	strge.w	r3, [r8]
 8012156:	f8dd 9014 	ldr.w	r9, [sp, #20]
 801215a:	4b99      	ldr	r3, [pc, #612]	; (80123c0 <_dtoa_r+0x2d0>)
 801215c:	bfb8      	it	lt
 801215e:	f8c8 2000 	strlt.w	r2, [r8]
 8012162:	ea33 0309 	bics.w	r3, r3, r9
 8012166:	d119      	bne.n	801219c <_dtoa_r+0xac>
 8012168:	f242 730f 	movw	r3, #9999	; 0x270f
 801216c:	9a24      	ldr	r2, [sp, #144]	; 0x90
 801216e:	6013      	str	r3, [r2, #0]
 8012170:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8012174:	4333      	orrs	r3, r6
 8012176:	f000 857f 	beq.w	8012c78 <_dtoa_r+0xb88>
 801217a:	9b26      	ldr	r3, [sp, #152]	; 0x98
 801217c:	b953      	cbnz	r3, 8012194 <_dtoa_r+0xa4>
 801217e:	4b91      	ldr	r3, [pc, #580]	; (80123c4 <_dtoa_r+0x2d4>)
 8012180:	e022      	b.n	80121c8 <_dtoa_r+0xd8>
 8012182:	4b91      	ldr	r3, [pc, #580]	; (80123c8 <_dtoa_r+0x2d8>)
 8012184:	9303      	str	r3, [sp, #12]
 8012186:	3308      	adds	r3, #8
 8012188:	9a26      	ldr	r2, [sp, #152]	; 0x98
 801218a:	6013      	str	r3, [r2, #0]
 801218c:	9803      	ldr	r0, [sp, #12]
 801218e:	b019      	add	sp, #100	; 0x64
 8012190:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012194:	4b8b      	ldr	r3, [pc, #556]	; (80123c4 <_dtoa_r+0x2d4>)
 8012196:	9303      	str	r3, [sp, #12]
 8012198:	3303      	adds	r3, #3
 801219a:	e7f5      	b.n	8012188 <_dtoa_r+0x98>
 801219c:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 80121a0:	e9cd 340c 	strd	r3, r4, [sp, #48]	; 0x30
 80121a4:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80121a8:	2200      	movs	r2, #0
 80121aa:	2300      	movs	r3, #0
 80121ac:	f7ee fc68 	bl	8000a80 <__aeabi_dcmpeq>
 80121b0:	4680      	mov	r8, r0
 80121b2:	b158      	cbz	r0, 80121cc <_dtoa_r+0xdc>
 80121b4:	2301      	movs	r3, #1
 80121b6:	9a24      	ldr	r2, [sp, #144]	; 0x90
 80121b8:	6013      	str	r3, [r2, #0]
 80121ba:	9b26      	ldr	r3, [sp, #152]	; 0x98
 80121bc:	2b00      	cmp	r3, #0
 80121be:	f000 8558 	beq.w	8012c72 <_dtoa_r+0xb82>
 80121c2:	4882      	ldr	r0, [pc, #520]	; (80123cc <_dtoa_r+0x2dc>)
 80121c4:	6018      	str	r0, [r3, #0]
 80121c6:	1e43      	subs	r3, r0, #1
 80121c8:	9303      	str	r3, [sp, #12]
 80121ca:	e7df      	b.n	801218c <_dtoa_r+0x9c>
 80121cc:	ab16      	add	r3, sp, #88	; 0x58
 80121ce:	9301      	str	r3, [sp, #4]
 80121d0:	ab17      	add	r3, sp, #92	; 0x5c
 80121d2:	9300      	str	r3, [sp, #0]
 80121d4:	4628      	mov	r0, r5
 80121d6:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 80121da:	f001 f8c9 	bl	8013370 <__d2b>
 80121de:	f3c9 540a 	ubfx	r4, r9, #20, #11
 80121e2:	4683      	mov	fp, r0
 80121e4:	2c00      	cmp	r4, #0
 80121e6:	d07f      	beq.n	80122e8 <_dtoa_r+0x1f8>
 80121e8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80121ec:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80121ee:	f2a4 34ff 	subw	r4, r4, #1023	; 0x3ff
 80121f2:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80121f6:	f043 517f 	orr.w	r1, r3, #1069547520	; 0x3fc00000
 80121fa:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
 80121fe:	f8cd 804c 	str.w	r8, [sp, #76]	; 0x4c
 8012202:	2200      	movs	r2, #0
 8012204:	4b72      	ldr	r3, [pc, #456]	; (80123d0 <_dtoa_r+0x2e0>)
 8012206:	f7ee f81b 	bl	8000240 <__aeabi_dsub>
 801220a:	a365      	add	r3, pc, #404	; (adr r3, 80123a0 <_dtoa_r+0x2b0>)
 801220c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012210:	f7ee f9ce 	bl	80005b0 <__aeabi_dmul>
 8012214:	a364      	add	r3, pc, #400	; (adr r3, 80123a8 <_dtoa_r+0x2b8>)
 8012216:	e9d3 2300 	ldrd	r2, r3, [r3]
 801221a:	f7ee f813 	bl	8000244 <__adddf3>
 801221e:	4606      	mov	r6, r0
 8012220:	4620      	mov	r0, r4
 8012222:	460f      	mov	r7, r1
 8012224:	f7ee f95a 	bl	80004dc <__aeabi_i2d>
 8012228:	a361      	add	r3, pc, #388	; (adr r3, 80123b0 <_dtoa_r+0x2c0>)
 801222a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801222e:	f7ee f9bf 	bl	80005b0 <__aeabi_dmul>
 8012232:	4602      	mov	r2, r0
 8012234:	460b      	mov	r3, r1
 8012236:	4630      	mov	r0, r6
 8012238:	4639      	mov	r1, r7
 801223a:	f7ee f803 	bl	8000244 <__adddf3>
 801223e:	4606      	mov	r6, r0
 8012240:	460f      	mov	r7, r1
 8012242:	f7ee fc65 	bl	8000b10 <__aeabi_d2iz>
 8012246:	2200      	movs	r2, #0
 8012248:	4682      	mov	sl, r0
 801224a:	2300      	movs	r3, #0
 801224c:	4630      	mov	r0, r6
 801224e:	4639      	mov	r1, r7
 8012250:	f7ee fc20 	bl	8000a94 <__aeabi_dcmplt>
 8012254:	b148      	cbz	r0, 801226a <_dtoa_r+0x17a>
 8012256:	4650      	mov	r0, sl
 8012258:	f7ee f940 	bl	80004dc <__aeabi_i2d>
 801225c:	4632      	mov	r2, r6
 801225e:	463b      	mov	r3, r7
 8012260:	f7ee fc0e 	bl	8000a80 <__aeabi_dcmpeq>
 8012264:	b908      	cbnz	r0, 801226a <_dtoa_r+0x17a>
 8012266:	f10a 3aff 	add.w	sl, sl, #4294967295
 801226a:	f1ba 0f16 	cmp.w	sl, #22
 801226e:	d858      	bhi.n	8012322 <_dtoa_r+0x232>
 8012270:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8012274:	4b57      	ldr	r3, [pc, #348]	; (80123d4 <_dtoa_r+0x2e4>)
 8012276:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 801227a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801227e:	f7ee fc09 	bl	8000a94 <__aeabi_dcmplt>
 8012282:	2800      	cmp	r0, #0
 8012284:	d04f      	beq.n	8012326 <_dtoa_r+0x236>
 8012286:	2300      	movs	r3, #0
 8012288:	f10a 3aff 	add.w	sl, sl, #4294967295
 801228c:	930f      	str	r3, [sp, #60]	; 0x3c
 801228e:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8012290:	1b1c      	subs	r4, r3, r4
 8012292:	1e63      	subs	r3, r4, #1
 8012294:	9309      	str	r3, [sp, #36]	; 0x24
 8012296:	bf49      	itett	mi
 8012298:	f1c4 0301 	rsbmi	r3, r4, #1
 801229c:	2300      	movpl	r3, #0
 801229e:	9306      	strmi	r3, [sp, #24]
 80122a0:	2300      	movmi	r3, #0
 80122a2:	bf54      	ite	pl
 80122a4:	9306      	strpl	r3, [sp, #24]
 80122a6:	9309      	strmi	r3, [sp, #36]	; 0x24
 80122a8:	f1ba 0f00 	cmp.w	sl, #0
 80122ac:	db3d      	blt.n	801232a <_dtoa_r+0x23a>
 80122ae:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80122b0:	f8cd a038 	str.w	sl, [sp, #56]	; 0x38
 80122b4:	4453      	add	r3, sl
 80122b6:	9309      	str	r3, [sp, #36]	; 0x24
 80122b8:	2300      	movs	r3, #0
 80122ba:	930a      	str	r3, [sp, #40]	; 0x28
 80122bc:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80122be:	2b09      	cmp	r3, #9
 80122c0:	f200 808c 	bhi.w	80123dc <_dtoa_r+0x2ec>
 80122c4:	2b05      	cmp	r3, #5
 80122c6:	bfc4      	itt	gt
 80122c8:	3b04      	subgt	r3, #4
 80122ca:	9322      	strgt	r3, [sp, #136]	; 0x88
 80122cc:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80122ce:	bfc8      	it	gt
 80122d0:	2400      	movgt	r4, #0
 80122d2:	f1a3 0302 	sub.w	r3, r3, #2
 80122d6:	bfd8      	it	le
 80122d8:	2401      	movle	r4, #1
 80122da:	2b03      	cmp	r3, #3
 80122dc:	f200 808a 	bhi.w	80123f4 <_dtoa_r+0x304>
 80122e0:	e8df f003 	tbb	[pc, r3]
 80122e4:	5b4d4f2d 	.word	0x5b4d4f2d
 80122e8:	e9dd 4316 	ldrd	r4, r3, [sp, #88]	; 0x58
 80122ec:	441c      	add	r4, r3
 80122ee:	f204 4332 	addw	r3, r4, #1074	; 0x432
 80122f2:	2b20      	cmp	r3, #32
 80122f4:	bfc3      	ittte	gt
 80122f6:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 80122fa:	f204 4012 	addwgt	r0, r4, #1042	; 0x412
 80122fe:	fa09 f303 	lslgt.w	r3, r9, r3
 8012302:	f1c3 0320 	rsble	r3, r3, #32
 8012306:	bfc6      	itte	gt
 8012308:	fa26 f000 	lsrgt.w	r0, r6, r0
 801230c:	4318      	orrgt	r0, r3
 801230e:	fa06 f003 	lslle.w	r0, r6, r3
 8012312:	f7ee f8d3 	bl	80004bc <__aeabi_ui2d>
 8012316:	2301      	movs	r3, #1
 8012318:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
 801231c:	3c01      	subs	r4, #1
 801231e:	9313      	str	r3, [sp, #76]	; 0x4c
 8012320:	e76f      	b.n	8012202 <_dtoa_r+0x112>
 8012322:	2301      	movs	r3, #1
 8012324:	e7b2      	b.n	801228c <_dtoa_r+0x19c>
 8012326:	900f      	str	r0, [sp, #60]	; 0x3c
 8012328:	e7b1      	b.n	801228e <_dtoa_r+0x19e>
 801232a:	9b06      	ldr	r3, [sp, #24]
 801232c:	eba3 030a 	sub.w	r3, r3, sl
 8012330:	9306      	str	r3, [sp, #24]
 8012332:	f1ca 0300 	rsb	r3, sl, #0
 8012336:	930a      	str	r3, [sp, #40]	; 0x28
 8012338:	2300      	movs	r3, #0
 801233a:	930e      	str	r3, [sp, #56]	; 0x38
 801233c:	e7be      	b.n	80122bc <_dtoa_r+0x1cc>
 801233e:	2300      	movs	r3, #0
 8012340:	930b      	str	r3, [sp, #44]	; 0x2c
 8012342:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8012344:	2b00      	cmp	r3, #0
 8012346:	dc58      	bgt.n	80123fa <_dtoa_r+0x30a>
 8012348:	f04f 0901 	mov.w	r9, #1
 801234c:	464b      	mov	r3, r9
 801234e:	f8cd 9020 	str.w	r9, [sp, #32]
 8012352:	f8cd 908c 	str.w	r9, [sp, #140]	; 0x8c
 8012356:	2200      	movs	r2, #0
 8012358:	6a68      	ldr	r0, [r5, #36]	; 0x24
 801235a:	6042      	str	r2, [r0, #4]
 801235c:	2204      	movs	r2, #4
 801235e:	f102 0614 	add.w	r6, r2, #20
 8012362:	429e      	cmp	r6, r3
 8012364:	6841      	ldr	r1, [r0, #4]
 8012366:	d94e      	bls.n	8012406 <_dtoa_r+0x316>
 8012368:	4628      	mov	r0, r5
 801236a:	f000 fcdb 	bl	8012d24 <_Balloc>
 801236e:	9003      	str	r0, [sp, #12]
 8012370:	2800      	cmp	r0, #0
 8012372:	d14c      	bne.n	801240e <_dtoa_r+0x31e>
 8012374:	4602      	mov	r2, r0
 8012376:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 801237a:	4b17      	ldr	r3, [pc, #92]	; (80123d8 <_dtoa_r+0x2e8>)
 801237c:	e6cc      	b.n	8012118 <_dtoa_r+0x28>
 801237e:	2301      	movs	r3, #1
 8012380:	e7de      	b.n	8012340 <_dtoa_r+0x250>
 8012382:	2300      	movs	r3, #0
 8012384:	930b      	str	r3, [sp, #44]	; 0x2c
 8012386:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8012388:	eb0a 0903 	add.w	r9, sl, r3
 801238c:	f109 0301 	add.w	r3, r9, #1
 8012390:	2b01      	cmp	r3, #1
 8012392:	9308      	str	r3, [sp, #32]
 8012394:	bfb8      	it	lt
 8012396:	2301      	movlt	r3, #1
 8012398:	e7dd      	b.n	8012356 <_dtoa_r+0x266>
 801239a:	2301      	movs	r3, #1
 801239c:	e7f2      	b.n	8012384 <_dtoa_r+0x294>
 801239e:	bf00      	nop
 80123a0:	636f4361 	.word	0x636f4361
 80123a4:	3fd287a7 	.word	0x3fd287a7
 80123a8:	8b60c8b3 	.word	0x8b60c8b3
 80123ac:	3fc68a28 	.word	0x3fc68a28
 80123b0:	509f79fb 	.word	0x509f79fb
 80123b4:	3fd34413 	.word	0x3fd34413
 80123b8:	080202ad 	.word	0x080202ad
 80123bc:	080202c4 	.word	0x080202c4
 80123c0:	7ff00000 	.word	0x7ff00000
 80123c4:	080202a9 	.word	0x080202a9
 80123c8:	080202a0 	.word	0x080202a0
 80123cc:	0802027d 	.word	0x0802027d
 80123d0:	3ff80000 	.word	0x3ff80000
 80123d4:	080203b8 	.word	0x080203b8
 80123d8:	0802031f 	.word	0x0802031f
 80123dc:	2401      	movs	r4, #1
 80123de:	2300      	movs	r3, #0
 80123e0:	940b      	str	r4, [sp, #44]	; 0x2c
 80123e2:	9322      	str	r3, [sp, #136]	; 0x88
 80123e4:	f04f 39ff 	mov.w	r9, #4294967295
 80123e8:	2200      	movs	r2, #0
 80123ea:	2312      	movs	r3, #18
 80123ec:	f8cd 9020 	str.w	r9, [sp, #32]
 80123f0:	9223      	str	r2, [sp, #140]	; 0x8c
 80123f2:	e7b0      	b.n	8012356 <_dtoa_r+0x266>
 80123f4:	2301      	movs	r3, #1
 80123f6:	930b      	str	r3, [sp, #44]	; 0x2c
 80123f8:	e7f4      	b.n	80123e4 <_dtoa_r+0x2f4>
 80123fa:	f8dd 908c 	ldr.w	r9, [sp, #140]	; 0x8c
 80123fe:	464b      	mov	r3, r9
 8012400:	f8cd 9020 	str.w	r9, [sp, #32]
 8012404:	e7a7      	b.n	8012356 <_dtoa_r+0x266>
 8012406:	3101      	adds	r1, #1
 8012408:	6041      	str	r1, [r0, #4]
 801240a:	0052      	lsls	r2, r2, #1
 801240c:	e7a7      	b.n	801235e <_dtoa_r+0x26e>
 801240e:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8012410:	9a03      	ldr	r2, [sp, #12]
 8012412:	601a      	str	r2, [r3, #0]
 8012414:	9b08      	ldr	r3, [sp, #32]
 8012416:	2b0e      	cmp	r3, #14
 8012418:	f200 80a8 	bhi.w	801256c <_dtoa_r+0x47c>
 801241c:	2c00      	cmp	r4, #0
 801241e:	f000 80a5 	beq.w	801256c <_dtoa_r+0x47c>
 8012422:	f1ba 0f00 	cmp.w	sl, #0
 8012426:	dd34      	ble.n	8012492 <_dtoa_r+0x3a2>
 8012428:	4a9a      	ldr	r2, [pc, #616]	; (8012694 <_dtoa_r+0x5a4>)
 801242a:	f00a 030f 	and.w	r3, sl, #15
 801242e:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8012432:	f41a 7f80 	tst.w	sl, #256	; 0x100
 8012436:	e9d3 3400 	ldrd	r3, r4, [r3]
 801243a:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 801243e:	ea4f 142a 	mov.w	r4, sl, asr #4
 8012442:	d016      	beq.n	8012472 <_dtoa_r+0x382>
 8012444:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8012448:	4b93      	ldr	r3, [pc, #588]	; (8012698 <_dtoa_r+0x5a8>)
 801244a:	2703      	movs	r7, #3
 801244c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8012450:	f7ee f9d8 	bl	8000804 <__aeabi_ddiv>
 8012454:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8012458:	f004 040f 	and.w	r4, r4, #15
 801245c:	4e8e      	ldr	r6, [pc, #568]	; (8012698 <_dtoa_r+0x5a8>)
 801245e:	b954      	cbnz	r4, 8012476 <_dtoa_r+0x386>
 8012460:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8012464:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8012468:	f7ee f9cc 	bl	8000804 <__aeabi_ddiv>
 801246c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8012470:	e029      	b.n	80124c6 <_dtoa_r+0x3d6>
 8012472:	2702      	movs	r7, #2
 8012474:	e7f2      	b.n	801245c <_dtoa_r+0x36c>
 8012476:	07e1      	lsls	r1, r4, #31
 8012478:	d508      	bpl.n	801248c <_dtoa_r+0x39c>
 801247a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 801247e:	e9d6 2300 	ldrd	r2, r3, [r6]
 8012482:	f7ee f895 	bl	80005b0 <__aeabi_dmul>
 8012486:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 801248a:	3701      	adds	r7, #1
 801248c:	1064      	asrs	r4, r4, #1
 801248e:	3608      	adds	r6, #8
 8012490:	e7e5      	b.n	801245e <_dtoa_r+0x36e>
 8012492:	f000 80a5 	beq.w	80125e0 <_dtoa_r+0x4f0>
 8012496:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 801249a:	f1ca 0400 	rsb	r4, sl, #0
 801249e:	4b7d      	ldr	r3, [pc, #500]	; (8012694 <_dtoa_r+0x5a4>)
 80124a0:	f004 020f 	and.w	r2, r4, #15
 80124a4:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80124a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80124ac:	f7ee f880 	bl	80005b0 <__aeabi_dmul>
 80124b0:	2702      	movs	r7, #2
 80124b2:	2300      	movs	r3, #0
 80124b4:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80124b8:	4e77      	ldr	r6, [pc, #476]	; (8012698 <_dtoa_r+0x5a8>)
 80124ba:	1124      	asrs	r4, r4, #4
 80124bc:	2c00      	cmp	r4, #0
 80124be:	f040 8084 	bne.w	80125ca <_dtoa_r+0x4da>
 80124c2:	2b00      	cmp	r3, #0
 80124c4:	d1d2      	bne.n	801246c <_dtoa_r+0x37c>
 80124c6:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80124c8:	2b00      	cmp	r3, #0
 80124ca:	f000 808b 	beq.w	80125e4 <_dtoa_r+0x4f4>
 80124ce:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 80124d2:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 80124d6:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 80124da:	2200      	movs	r2, #0
 80124dc:	4b6f      	ldr	r3, [pc, #444]	; (801269c <_dtoa_r+0x5ac>)
 80124de:	f7ee fad9 	bl	8000a94 <__aeabi_dcmplt>
 80124e2:	2800      	cmp	r0, #0
 80124e4:	d07e      	beq.n	80125e4 <_dtoa_r+0x4f4>
 80124e6:	9b08      	ldr	r3, [sp, #32]
 80124e8:	2b00      	cmp	r3, #0
 80124ea:	d07b      	beq.n	80125e4 <_dtoa_r+0x4f4>
 80124ec:	f1b9 0f00 	cmp.w	r9, #0
 80124f0:	dd38      	ble.n	8012564 <_dtoa_r+0x474>
 80124f2:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 80124f6:	2200      	movs	r2, #0
 80124f8:	4b69      	ldr	r3, [pc, #420]	; (80126a0 <_dtoa_r+0x5b0>)
 80124fa:	f7ee f859 	bl	80005b0 <__aeabi_dmul>
 80124fe:	464c      	mov	r4, r9
 8012500:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8012504:	f10a 38ff 	add.w	r8, sl, #4294967295
 8012508:	3701      	adds	r7, #1
 801250a:	4638      	mov	r0, r7
 801250c:	f7ed ffe6 	bl	80004dc <__aeabi_i2d>
 8012510:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8012514:	f7ee f84c 	bl	80005b0 <__aeabi_dmul>
 8012518:	2200      	movs	r2, #0
 801251a:	4b62      	ldr	r3, [pc, #392]	; (80126a4 <_dtoa_r+0x5b4>)
 801251c:	f7ed fe92 	bl	8000244 <__adddf3>
 8012520:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 8012524:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8012528:	9611      	str	r6, [sp, #68]	; 0x44
 801252a:	2c00      	cmp	r4, #0
 801252c:	d15d      	bne.n	80125ea <_dtoa_r+0x4fa>
 801252e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8012532:	2200      	movs	r2, #0
 8012534:	4b5c      	ldr	r3, [pc, #368]	; (80126a8 <_dtoa_r+0x5b8>)
 8012536:	f7ed fe83 	bl	8000240 <__aeabi_dsub>
 801253a:	4602      	mov	r2, r0
 801253c:	460b      	mov	r3, r1
 801253e:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8012542:	4633      	mov	r3, r6
 8012544:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8012546:	f7ee fac3 	bl	8000ad0 <__aeabi_dcmpgt>
 801254a:	2800      	cmp	r0, #0
 801254c:	f040 829c 	bne.w	8012a88 <_dtoa_r+0x998>
 8012550:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8012554:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8012556:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 801255a:	f7ee fa9b 	bl	8000a94 <__aeabi_dcmplt>
 801255e:	2800      	cmp	r0, #0
 8012560:	f040 8290 	bne.w	8012a84 <_dtoa_r+0x994>
 8012564:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	; 0x30
 8012568:	e9cd 3404 	strd	r3, r4, [sp, #16]
 801256c:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 801256e:	2b00      	cmp	r3, #0
 8012570:	f2c0 8152 	blt.w	8012818 <_dtoa_r+0x728>
 8012574:	f1ba 0f0e 	cmp.w	sl, #14
 8012578:	f300 814e 	bgt.w	8012818 <_dtoa_r+0x728>
 801257c:	4b45      	ldr	r3, [pc, #276]	; (8012694 <_dtoa_r+0x5a4>)
 801257e:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8012582:	e9d3 3400 	ldrd	r3, r4, [r3]
 8012586:	e9cd 3406 	strd	r3, r4, [sp, #24]
 801258a:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 801258c:	2b00      	cmp	r3, #0
 801258e:	f280 80db 	bge.w	8012748 <_dtoa_r+0x658>
 8012592:	9b08      	ldr	r3, [sp, #32]
 8012594:	2b00      	cmp	r3, #0
 8012596:	f300 80d7 	bgt.w	8012748 <_dtoa_r+0x658>
 801259a:	f040 8272 	bne.w	8012a82 <_dtoa_r+0x992>
 801259e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80125a2:	2200      	movs	r2, #0
 80125a4:	4b40      	ldr	r3, [pc, #256]	; (80126a8 <_dtoa_r+0x5b8>)
 80125a6:	f7ee f803 	bl	80005b0 <__aeabi_dmul>
 80125aa:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80125ae:	f7ee fa85 	bl	8000abc <__aeabi_dcmpge>
 80125b2:	9c08      	ldr	r4, [sp, #32]
 80125b4:	4626      	mov	r6, r4
 80125b6:	2800      	cmp	r0, #0
 80125b8:	f040 8248 	bne.w	8012a4c <_dtoa_r+0x95c>
 80125bc:	2331      	movs	r3, #49	; 0x31
 80125be:	9f03      	ldr	r7, [sp, #12]
 80125c0:	f10a 0a01 	add.w	sl, sl, #1
 80125c4:	f807 3b01 	strb.w	r3, [r7], #1
 80125c8:	e244      	b.n	8012a54 <_dtoa_r+0x964>
 80125ca:	07e2      	lsls	r2, r4, #31
 80125cc:	d505      	bpl.n	80125da <_dtoa_r+0x4ea>
 80125ce:	e9d6 2300 	ldrd	r2, r3, [r6]
 80125d2:	f7ed ffed 	bl	80005b0 <__aeabi_dmul>
 80125d6:	2301      	movs	r3, #1
 80125d8:	3701      	adds	r7, #1
 80125da:	1064      	asrs	r4, r4, #1
 80125dc:	3608      	adds	r6, #8
 80125de:	e76d      	b.n	80124bc <_dtoa_r+0x3cc>
 80125e0:	2702      	movs	r7, #2
 80125e2:	e770      	b.n	80124c6 <_dtoa_r+0x3d6>
 80125e4:	46d0      	mov	r8, sl
 80125e6:	9c08      	ldr	r4, [sp, #32]
 80125e8:	e78f      	b.n	801250a <_dtoa_r+0x41a>
 80125ea:	9903      	ldr	r1, [sp, #12]
 80125ec:	4b29      	ldr	r3, [pc, #164]	; (8012694 <_dtoa_r+0x5a4>)
 80125ee:	4421      	add	r1, r4
 80125f0:	9112      	str	r1, [sp, #72]	; 0x48
 80125f2:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80125f4:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 80125f8:	e9dd 6710 	ldrd	r6, r7, [sp, #64]	; 0x40
 80125fc:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8012600:	2900      	cmp	r1, #0
 8012602:	d055      	beq.n	80126b0 <_dtoa_r+0x5c0>
 8012604:	2000      	movs	r0, #0
 8012606:	4929      	ldr	r1, [pc, #164]	; (80126ac <_dtoa_r+0x5bc>)
 8012608:	f7ee f8fc 	bl	8000804 <__aeabi_ddiv>
 801260c:	463b      	mov	r3, r7
 801260e:	4632      	mov	r2, r6
 8012610:	f7ed fe16 	bl	8000240 <__aeabi_dsub>
 8012614:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8012618:	9f03      	ldr	r7, [sp, #12]
 801261a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 801261e:	f7ee fa77 	bl	8000b10 <__aeabi_d2iz>
 8012622:	4604      	mov	r4, r0
 8012624:	f7ed ff5a 	bl	80004dc <__aeabi_i2d>
 8012628:	4602      	mov	r2, r0
 801262a:	460b      	mov	r3, r1
 801262c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8012630:	f7ed fe06 	bl	8000240 <__aeabi_dsub>
 8012634:	4602      	mov	r2, r0
 8012636:	460b      	mov	r3, r1
 8012638:	3430      	adds	r4, #48	; 0x30
 801263a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 801263e:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8012642:	f807 4b01 	strb.w	r4, [r7], #1
 8012646:	f7ee fa25 	bl	8000a94 <__aeabi_dcmplt>
 801264a:	2800      	cmp	r0, #0
 801264c:	d174      	bne.n	8012738 <_dtoa_r+0x648>
 801264e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8012652:	2000      	movs	r0, #0
 8012654:	4911      	ldr	r1, [pc, #68]	; (801269c <_dtoa_r+0x5ac>)
 8012656:	f7ed fdf3 	bl	8000240 <__aeabi_dsub>
 801265a:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 801265e:	f7ee fa19 	bl	8000a94 <__aeabi_dcmplt>
 8012662:	2800      	cmp	r0, #0
 8012664:	f040 80b7 	bne.w	80127d6 <_dtoa_r+0x6e6>
 8012668:	9b12      	ldr	r3, [sp, #72]	; 0x48
 801266a:	429f      	cmp	r7, r3
 801266c:	f43f af7a 	beq.w	8012564 <_dtoa_r+0x474>
 8012670:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8012674:	2200      	movs	r2, #0
 8012676:	4b0a      	ldr	r3, [pc, #40]	; (80126a0 <_dtoa_r+0x5b0>)
 8012678:	f7ed ff9a 	bl	80005b0 <__aeabi_dmul>
 801267c:	2200      	movs	r2, #0
 801267e:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8012682:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8012686:	4b06      	ldr	r3, [pc, #24]	; (80126a0 <_dtoa_r+0x5b0>)
 8012688:	f7ed ff92 	bl	80005b0 <__aeabi_dmul>
 801268c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8012690:	e7c3      	b.n	801261a <_dtoa_r+0x52a>
 8012692:	bf00      	nop
 8012694:	080203b8 	.word	0x080203b8
 8012698:	08020390 	.word	0x08020390
 801269c:	3ff00000 	.word	0x3ff00000
 80126a0:	40240000 	.word	0x40240000
 80126a4:	401c0000 	.word	0x401c0000
 80126a8:	40140000 	.word	0x40140000
 80126ac:	3fe00000 	.word	0x3fe00000
 80126b0:	4630      	mov	r0, r6
 80126b2:	4639      	mov	r1, r7
 80126b4:	f7ed ff7c 	bl	80005b0 <__aeabi_dmul>
 80126b8:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80126ba:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 80126be:	9c03      	ldr	r4, [sp, #12]
 80126c0:	9314      	str	r3, [sp, #80]	; 0x50
 80126c2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80126c6:	f7ee fa23 	bl	8000b10 <__aeabi_d2iz>
 80126ca:	9015      	str	r0, [sp, #84]	; 0x54
 80126cc:	f7ed ff06 	bl	80004dc <__aeabi_i2d>
 80126d0:	4602      	mov	r2, r0
 80126d2:	460b      	mov	r3, r1
 80126d4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80126d8:	f7ed fdb2 	bl	8000240 <__aeabi_dsub>
 80126dc:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80126de:	4606      	mov	r6, r0
 80126e0:	3330      	adds	r3, #48	; 0x30
 80126e2:	f804 3b01 	strb.w	r3, [r4], #1
 80126e6:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80126e8:	460f      	mov	r7, r1
 80126ea:	429c      	cmp	r4, r3
 80126ec:	f04f 0200 	mov.w	r2, #0
 80126f0:	d124      	bne.n	801273c <_dtoa_r+0x64c>
 80126f2:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 80126f6:	4bb0      	ldr	r3, [pc, #704]	; (80129b8 <_dtoa_r+0x8c8>)
 80126f8:	f7ed fda4 	bl	8000244 <__adddf3>
 80126fc:	4602      	mov	r2, r0
 80126fe:	460b      	mov	r3, r1
 8012700:	4630      	mov	r0, r6
 8012702:	4639      	mov	r1, r7
 8012704:	f7ee f9e4 	bl	8000ad0 <__aeabi_dcmpgt>
 8012708:	2800      	cmp	r0, #0
 801270a:	d163      	bne.n	80127d4 <_dtoa_r+0x6e4>
 801270c:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8012710:	2000      	movs	r0, #0
 8012712:	49a9      	ldr	r1, [pc, #676]	; (80129b8 <_dtoa_r+0x8c8>)
 8012714:	f7ed fd94 	bl	8000240 <__aeabi_dsub>
 8012718:	4602      	mov	r2, r0
 801271a:	460b      	mov	r3, r1
 801271c:	4630      	mov	r0, r6
 801271e:	4639      	mov	r1, r7
 8012720:	f7ee f9b8 	bl	8000a94 <__aeabi_dcmplt>
 8012724:	2800      	cmp	r0, #0
 8012726:	f43f af1d 	beq.w	8012564 <_dtoa_r+0x474>
 801272a:	9f14      	ldr	r7, [sp, #80]	; 0x50
 801272c:	1e7b      	subs	r3, r7, #1
 801272e:	9314      	str	r3, [sp, #80]	; 0x50
 8012730:	f817 3c01 	ldrb.w	r3, [r7, #-1]
 8012734:	2b30      	cmp	r3, #48	; 0x30
 8012736:	d0f8      	beq.n	801272a <_dtoa_r+0x63a>
 8012738:	46c2      	mov	sl, r8
 801273a:	e03b      	b.n	80127b4 <_dtoa_r+0x6c4>
 801273c:	4b9f      	ldr	r3, [pc, #636]	; (80129bc <_dtoa_r+0x8cc>)
 801273e:	f7ed ff37 	bl	80005b0 <__aeabi_dmul>
 8012742:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8012746:	e7bc      	b.n	80126c2 <_dtoa_r+0x5d2>
 8012748:	9f03      	ldr	r7, [sp, #12]
 801274a:	e9dd 8904 	ldrd	r8, r9, [sp, #16]
 801274e:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8012752:	4640      	mov	r0, r8
 8012754:	4649      	mov	r1, r9
 8012756:	f7ee f855 	bl	8000804 <__aeabi_ddiv>
 801275a:	f7ee f9d9 	bl	8000b10 <__aeabi_d2iz>
 801275e:	4604      	mov	r4, r0
 8012760:	f7ed febc 	bl	80004dc <__aeabi_i2d>
 8012764:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8012768:	f7ed ff22 	bl	80005b0 <__aeabi_dmul>
 801276c:	4602      	mov	r2, r0
 801276e:	460b      	mov	r3, r1
 8012770:	4640      	mov	r0, r8
 8012772:	4649      	mov	r1, r9
 8012774:	f7ed fd64 	bl	8000240 <__aeabi_dsub>
 8012778:	f104 0630 	add.w	r6, r4, #48	; 0x30
 801277c:	f807 6b01 	strb.w	r6, [r7], #1
 8012780:	9e03      	ldr	r6, [sp, #12]
 8012782:	f8dd c020 	ldr.w	ip, [sp, #32]
 8012786:	1bbe      	subs	r6, r7, r6
 8012788:	45b4      	cmp	ip, r6
 801278a:	4602      	mov	r2, r0
 801278c:	460b      	mov	r3, r1
 801278e:	d136      	bne.n	80127fe <_dtoa_r+0x70e>
 8012790:	f7ed fd58 	bl	8000244 <__adddf3>
 8012794:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8012798:	4680      	mov	r8, r0
 801279a:	4689      	mov	r9, r1
 801279c:	f7ee f998 	bl	8000ad0 <__aeabi_dcmpgt>
 80127a0:	bb58      	cbnz	r0, 80127fa <_dtoa_r+0x70a>
 80127a2:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80127a6:	4640      	mov	r0, r8
 80127a8:	4649      	mov	r1, r9
 80127aa:	f7ee f969 	bl	8000a80 <__aeabi_dcmpeq>
 80127ae:	b108      	cbz	r0, 80127b4 <_dtoa_r+0x6c4>
 80127b0:	07e1      	lsls	r1, r4, #31
 80127b2:	d422      	bmi.n	80127fa <_dtoa_r+0x70a>
 80127b4:	4628      	mov	r0, r5
 80127b6:	4659      	mov	r1, fp
 80127b8:	f000 faf4 	bl	8012da4 <_Bfree>
 80127bc:	2300      	movs	r3, #0
 80127be:	703b      	strb	r3, [r7, #0]
 80127c0:	9b24      	ldr	r3, [sp, #144]	; 0x90
 80127c2:	f10a 0001 	add.w	r0, sl, #1
 80127c6:	6018      	str	r0, [r3, #0]
 80127c8:	9b26      	ldr	r3, [sp, #152]	; 0x98
 80127ca:	2b00      	cmp	r3, #0
 80127cc:	f43f acde 	beq.w	801218c <_dtoa_r+0x9c>
 80127d0:	601f      	str	r7, [r3, #0]
 80127d2:	e4db      	b.n	801218c <_dtoa_r+0x9c>
 80127d4:	4627      	mov	r7, r4
 80127d6:	463b      	mov	r3, r7
 80127d8:	461f      	mov	r7, r3
 80127da:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80127de:	2a39      	cmp	r2, #57	; 0x39
 80127e0:	d107      	bne.n	80127f2 <_dtoa_r+0x702>
 80127e2:	9a03      	ldr	r2, [sp, #12]
 80127e4:	429a      	cmp	r2, r3
 80127e6:	d1f7      	bne.n	80127d8 <_dtoa_r+0x6e8>
 80127e8:	2230      	movs	r2, #48	; 0x30
 80127ea:	9903      	ldr	r1, [sp, #12]
 80127ec:	f108 0801 	add.w	r8, r8, #1
 80127f0:	700a      	strb	r2, [r1, #0]
 80127f2:	781a      	ldrb	r2, [r3, #0]
 80127f4:	3201      	adds	r2, #1
 80127f6:	701a      	strb	r2, [r3, #0]
 80127f8:	e79e      	b.n	8012738 <_dtoa_r+0x648>
 80127fa:	46d0      	mov	r8, sl
 80127fc:	e7eb      	b.n	80127d6 <_dtoa_r+0x6e6>
 80127fe:	2200      	movs	r2, #0
 8012800:	4b6e      	ldr	r3, [pc, #440]	; (80129bc <_dtoa_r+0x8cc>)
 8012802:	f7ed fed5 	bl	80005b0 <__aeabi_dmul>
 8012806:	2200      	movs	r2, #0
 8012808:	2300      	movs	r3, #0
 801280a:	4680      	mov	r8, r0
 801280c:	4689      	mov	r9, r1
 801280e:	f7ee f937 	bl	8000a80 <__aeabi_dcmpeq>
 8012812:	2800      	cmp	r0, #0
 8012814:	d09b      	beq.n	801274e <_dtoa_r+0x65e>
 8012816:	e7cd      	b.n	80127b4 <_dtoa_r+0x6c4>
 8012818:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 801281a:	2a00      	cmp	r2, #0
 801281c:	f000 80d0 	beq.w	80129c0 <_dtoa_r+0x8d0>
 8012820:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8012822:	2a01      	cmp	r2, #1
 8012824:	f300 80ae 	bgt.w	8012984 <_dtoa_r+0x894>
 8012828:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 801282a:	2a00      	cmp	r2, #0
 801282c:	f000 80a6 	beq.w	801297c <_dtoa_r+0x88c>
 8012830:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8012834:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8012836:	9f06      	ldr	r7, [sp, #24]
 8012838:	9a06      	ldr	r2, [sp, #24]
 801283a:	2101      	movs	r1, #1
 801283c:	441a      	add	r2, r3
 801283e:	9206      	str	r2, [sp, #24]
 8012840:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8012842:	4628      	mov	r0, r5
 8012844:	441a      	add	r2, r3
 8012846:	9209      	str	r2, [sp, #36]	; 0x24
 8012848:	f000 fb62 	bl	8012f10 <__i2b>
 801284c:	4606      	mov	r6, r0
 801284e:	2f00      	cmp	r7, #0
 8012850:	dd0c      	ble.n	801286c <_dtoa_r+0x77c>
 8012852:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8012854:	2b00      	cmp	r3, #0
 8012856:	dd09      	ble.n	801286c <_dtoa_r+0x77c>
 8012858:	42bb      	cmp	r3, r7
 801285a:	bfa8      	it	ge
 801285c:	463b      	movge	r3, r7
 801285e:	9a06      	ldr	r2, [sp, #24]
 8012860:	1aff      	subs	r7, r7, r3
 8012862:	1ad2      	subs	r2, r2, r3
 8012864:	9206      	str	r2, [sp, #24]
 8012866:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8012868:	1ad3      	subs	r3, r2, r3
 801286a:	9309      	str	r3, [sp, #36]	; 0x24
 801286c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801286e:	b1f3      	cbz	r3, 80128ae <_dtoa_r+0x7be>
 8012870:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8012872:	2b00      	cmp	r3, #0
 8012874:	f000 80a8 	beq.w	80129c8 <_dtoa_r+0x8d8>
 8012878:	2c00      	cmp	r4, #0
 801287a:	dd10      	ble.n	801289e <_dtoa_r+0x7ae>
 801287c:	4631      	mov	r1, r6
 801287e:	4622      	mov	r2, r4
 8012880:	4628      	mov	r0, r5
 8012882:	f000 fc03 	bl	801308c <__pow5mult>
 8012886:	465a      	mov	r2, fp
 8012888:	4601      	mov	r1, r0
 801288a:	4606      	mov	r6, r0
 801288c:	4628      	mov	r0, r5
 801288e:	f000 fb55 	bl	8012f3c <__multiply>
 8012892:	4680      	mov	r8, r0
 8012894:	4659      	mov	r1, fp
 8012896:	4628      	mov	r0, r5
 8012898:	f000 fa84 	bl	8012da4 <_Bfree>
 801289c:	46c3      	mov	fp, r8
 801289e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80128a0:	1b1a      	subs	r2, r3, r4
 80128a2:	d004      	beq.n	80128ae <_dtoa_r+0x7be>
 80128a4:	4659      	mov	r1, fp
 80128a6:	4628      	mov	r0, r5
 80128a8:	f000 fbf0 	bl	801308c <__pow5mult>
 80128ac:	4683      	mov	fp, r0
 80128ae:	2101      	movs	r1, #1
 80128b0:	4628      	mov	r0, r5
 80128b2:	f000 fb2d 	bl	8012f10 <__i2b>
 80128b6:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80128b8:	4604      	mov	r4, r0
 80128ba:	2b00      	cmp	r3, #0
 80128bc:	f340 8086 	ble.w	80129cc <_dtoa_r+0x8dc>
 80128c0:	461a      	mov	r2, r3
 80128c2:	4601      	mov	r1, r0
 80128c4:	4628      	mov	r0, r5
 80128c6:	f000 fbe1 	bl	801308c <__pow5mult>
 80128ca:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80128cc:	4604      	mov	r4, r0
 80128ce:	2b01      	cmp	r3, #1
 80128d0:	dd7f      	ble.n	80129d2 <_dtoa_r+0x8e2>
 80128d2:	f04f 0800 	mov.w	r8, #0
 80128d6:	6923      	ldr	r3, [r4, #16]
 80128d8:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 80128dc:	6918      	ldr	r0, [r3, #16]
 80128de:	f000 fac9 	bl	8012e74 <__hi0bits>
 80128e2:	f1c0 0020 	rsb	r0, r0, #32
 80128e6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80128e8:	4418      	add	r0, r3
 80128ea:	f010 001f 	ands.w	r0, r0, #31
 80128ee:	f000 8092 	beq.w	8012a16 <_dtoa_r+0x926>
 80128f2:	f1c0 0320 	rsb	r3, r0, #32
 80128f6:	2b04      	cmp	r3, #4
 80128f8:	f340 808a 	ble.w	8012a10 <_dtoa_r+0x920>
 80128fc:	f1c0 001c 	rsb	r0, r0, #28
 8012900:	9b06      	ldr	r3, [sp, #24]
 8012902:	4407      	add	r7, r0
 8012904:	4403      	add	r3, r0
 8012906:	9306      	str	r3, [sp, #24]
 8012908:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801290a:	4403      	add	r3, r0
 801290c:	9309      	str	r3, [sp, #36]	; 0x24
 801290e:	9b06      	ldr	r3, [sp, #24]
 8012910:	2b00      	cmp	r3, #0
 8012912:	dd05      	ble.n	8012920 <_dtoa_r+0x830>
 8012914:	4659      	mov	r1, fp
 8012916:	461a      	mov	r2, r3
 8012918:	4628      	mov	r0, r5
 801291a:	f000 fc11 	bl	8013140 <__lshift>
 801291e:	4683      	mov	fp, r0
 8012920:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8012922:	2b00      	cmp	r3, #0
 8012924:	dd05      	ble.n	8012932 <_dtoa_r+0x842>
 8012926:	4621      	mov	r1, r4
 8012928:	461a      	mov	r2, r3
 801292a:	4628      	mov	r0, r5
 801292c:	f000 fc08 	bl	8013140 <__lshift>
 8012930:	4604      	mov	r4, r0
 8012932:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8012934:	2b00      	cmp	r3, #0
 8012936:	d070      	beq.n	8012a1a <_dtoa_r+0x92a>
 8012938:	4621      	mov	r1, r4
 801293a:	4658      	mov	r0, fp
 801293c:	f000 fc70 	bl	8013220 <__mcmp>
 8012940:	2800      	cmp	r0, #0
 8012942:	da6a      	bge.n	8012a1a <_dtoa_r+0x92a>
 8012944:	2300      	movs	r3, #0
 8012946:	4659      	mov	r1, fp
 8012948:	220a      	movs	r2, #10
 801294a:	4628      	mov	r0, r5
 801294c:	f000 fa4c 	bl	8012de8 <__multadd>
 8012950:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8012952:	4683      	mov	fp, r0
 8012954:	f10a 3aff 	add.w	sl, sl, #4294967295
 8012958:	2b00      	cmp	r3, #0
 801295a:	f000 8194 	beq.w	8012c86 <_dtoa_r+0xb96>
 801295e:	4631      	mov	r1, r6
 8012960:	2300      	movs	r3, #0
 8012962:	220a      	movs	r2, #10
 8012964:	4628      	mov	r0, r5
 8012966:	f000 fa3f 	bl	8012de8 <__multadd>
 801296a:	f1b9 0f00 	cmp.w	r9, #0
 801296e:	4606      	mov	r6, r0
 8012970:	f300 8093 	bgt.w	8012a9a <_dtoa_r+0x9aa>
 8012974:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8012976:	2b02      	cmp	r3, #2
 8012978:	dc57      	bgt.n	8012a2a <_dtoa_r+0x93a>
 801297a:	e08e      	b.n	8012a9a <_dtoa_r+0x9aa>
 801297c:	9b16      	ldr	r3, [sp, #88]	; 0x58
 801297e:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8012982:	e757      	b.n	8012834 <_dtoa_r+0x744>
 8012984:	9b08      	ldr	r3, [sp, #32]
 8012986:	1e5c      	subs	r4, r3, #1
 8012988:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801298a:	42a3      	cmp	r3, r4
 801298c:	bfb7      	itett	lt
 801298e:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 8012990:	1b1c      	subge	r4, r3, r4
 8012992:	1ae2      	sublt	r2, r4, r3
 8012994:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 8012996:	bfbe      	ittt	lt
 8012998:	940a      	strlt	r4, [sp, #40]	; 0x28
 801299a:	189b      	addlt	r3, r3, r2
 801299c:	930e      	strlt	r3, [sp, #56]	; 0x38
 801299e:	9b08      	ldr	r3, [sp, #32]
 80129a0:	bfb8      	it	lt
 80129a2:	2400      	movlt	r4, #0
 80129a4:	2b00      	cmp	r3, #0
 80129a6:	bfbb      	ittet	lt
 80129a8:	9b06      	ldrlt	r3, [sp, #24]
 80129aa:	9a08      	ldrlt	r2, [sp, #32]
 80129ac:	9f06      	ldrge	r7, [sp, #24]
 80129ae:	1a9f      	sublt	r7, r3, r2
 80129b0:	bfac      	ite	ge
 80129b2:	9b08      	ldrge	r3, [sp, #32]
 80129b4:	2300      	movlt	r3, #0
 80129b6:	e73f      	b.n	8012838 <_dtoa_r+0x748>
 80129b8:	3fe00000 	.word	0x3fe00000
 80129bc:	40240000 	.word	0x40240000
 80129c0:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 80129c2:	9f06      	ldr	r7, [sp, #24]
 80129c4:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
 80129c6:	e742      	b.n	801284e <_dtoa_r+0x75e>
 80129c8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80129ca:	e76b      	b.n	80128a4 <_dtoa_r+0x7b4>
 80129cc:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80129ce:	2b01      	cmp	r3, #1
 80129d0:	dc19      	bgt.n	8012a06 <_dtoa_r+0x916>
 80129d2:	9b04      	ldr	r3, [sp, #16]
 80129d4:	b9bb      	cbnz	r3, 8012a06 <_dtoa_r+0x916>
 80129d6:	9b05      	ldr	r3, [sp, #20]
 80129d8:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80129dc:	b99b      	cbnz	r3, 8012a06 <_dtoa_r+0x916>
 80129de:	9b05      	ldr	r3, [sp, #20]
 80129e0:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80129e4:	0d1b      	lsrs	r3, r3, #20
 80129e6:	051b      	lsls	r3, r3, #20
 80129e8:	b183      	cbz	r3, 8012a0c <_dtoa_r+0x91c>
 80129ea:	f04f 0801 	mov.w	r8, #1
 80129ee:	9b06      	ldr	r3, [sp, #24]
 80129f0:	3301      	adds	r3, #1
 80129f2:	9306      	str	r3, [sp, #24]
 80129f4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80129f6:	3301      	adds	r3, #1
 80129f8:	9309      	str	r3, [sp, #36]	; 0x24
 80129fa:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80129fc:	2b00      	cmp	r3, #0
 80129fe:	f47f af6a 	bne.w	80128d6 <_dtoa_r+0x7e6>
 8012a02:	2001      	movs	r0, #1
 8012a04:	e76f      	b.n	80128e6 <_dtoa_r+0x7f6>
 8012a06:	f04f 0800 	mov.w	r8, #0
 8012a0a:	e7f6      	b.n	80129fa <_dtoa_r+0x90a>
 8012a0c:	4698      	mov	r8, r3
 8012a0e:	e7f4      	b.n	80129fa <_dtoa_r+0x90a>
 8012a10:	f43f af7d 	beq.w	801290e <_dtoa_r+0x81e>
 8012a14:	4618      	mov	r0, r3
 8012a16:	301c      	adds	r0, #28
 8012a18:	e772      	b.n	8012900 <_dtoa_r+0x810>
 8012a1a:	9b08      	ldr	r3, [sp, #32]
 8012a1c:	2b00      	cmp	r3, #0
 8012a1e:	dc36      	bgt.n	8012a8e <_dtoa_r+0x99e>
 8012a20:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8012a22:	2b02      	cmp	r3, #2
 8012a24:	dd33      	ble.n	8012a8e <_dtoa_r+0x99e>
 8012a26:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8012a2a:	f1b9 0f00 	cmp.w	r9, #0
 8012a2e:	d10d      	bne.n	8012a4c <_dtoa_r+0x95c>
 8012a30:	4621      	mov	r1, r4
 8012a32:	464b      	mov	r3, r9
 8012a34:	2205      	movs	r2, #5
 8012a36:	4628      	mov	r0, r5
 8012a38:	f000 f9d6 	bl	8012de8 <__multadd>
 8012a3c:	4601      	mov	r1, r0
 8012a3e:	4604      	mov	r4, r0
 8012a40:	4658      	mov	r0, fp
 8012a42:	f000 fbed 	bl	8013220 <__mcmp>
 8012a46:	2800      	cmp	r0, #0
 8012a48:	f73f adb8 	bgt.w	80125bc <_dtoa_r+0x4cc>
 8012a4c:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8012a4e:	9f03      	ldr	r7, [sp, #12]
 8012a50:	ea6f 0a03 	mvn.w	sl, r3
 8012a54:	f04f 0800 	mov.w	r8, #0
 8012a58:	4621      	mov	r1, r4
 8012a5a:	4628      	mov	r0, r5
 8012a5c:	f000 f9a2 	bl	8012da4 <_Bfree>
 8012a60:	2e00      	cmp	r6, #0
 8012a62:	f43f aea7 	beq.w	80127b4 <_dtoa_r+0x6c4>
 8012a66:	f1b8 0f00 	cmp.w	r8, #0
 8012a6a:	d005      	beq.n	8012a78 <_dtoa_r+0x988>
 8012a6c:	45b0      	cmp	r8, r6
 8012a6e:	d003      	beq.n	8012a78 <_dtoa_r+0x988>
 8012a70:	4641      	mov	r1, r8
 8012a72:	4628      	mov	r0, r5
 8012a74:	f000 f996 	bl	8012da4 <_Bfree>
 8012a78:	4631      	mov	r1, r6
 8012a7a:	4628      	mov	r0, r5
 8012a7c:	f000 f992 	bl	8012da4 <_Bfree>
 8012a80:	e698      	b.n	80127b4 <_dtoa_r+0x6c4>
 8012a82:	2400      	movs	r4, #0
 8012a84:	4626      	mov	r6, r4
 8012a86:	e7e1      	b.n	8012a4c <_dtoa_r+0x95c>
 8012a88:	46c2      	mov	sl, r8
 8012a8a:	4626      	mov	r6, r4
 8012a8c:	e596      	b.n	80125bc <_dtoa_r+0x4cc>
 8012a8e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8012a90:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8012a94:	2b00      	cmp	r3, #0
 8012a96:	f000 80fd 	beq.w	8012c94 <_dtoa_r+0xba4>
 8012a9a:	2f00      	cmp	r7, #0
 8012a9c:	dd05      	ble.n	8012aaa <_dtoa_r+0x9ba>
 8012a9e:	4631      	mov	r1, r6
 8012aa0:	463a      	mov	r2, r7
 8012aa2:	4628      	mov	r0, r5
 8012aa4:	f000 fb4c 	bl	8013140 <__lshift>
 8012aa8:	4606      	mov	r6, r0
 8012aaa:	f1b8 0f00 	cmp.w	r8, #0
 8012aae:	d05c      	beq.n	8012b6a <_dtoa_r+0xa7a>
 8012ab0:	4628      	mov	r0, r5
 8012ab2:	6871      	ldr	r1, [r6, #4]
 8012ab4:	f000 f936 	bl	8012d24 <_Balloc>
 8012ab8:	4607      	mov	r7, r0
 8012aba:	b928      	cbnz	r0, 8012ac8 <_dtoa_r+0x9d8>
 8012abc:	4602      	mov	r2, r0
 8012abe:	f240 21ea 	movw	r1, #746	; 0x2ea
 8012ac2:	4b7f      	ldr	r3, [pc, #508]	; (8012cc0 <_dtoa_r+0xbd0>)
 8012ac4:	f7ff bb28 	b.w	8012118 <_dtoa_r+0x28>
 8012ac8:	6932      	ldr	r2, [r6, #16]
 8012aca:	f106 010c 	add.w	r1, r6, #12
 8012ace:	3202      	adds	r2, #2
 8012ad0:	0092      	lsls	r2, r2, #2
 8012ad2:	300c      	adds	r0, #12
 8012ad4:	f000 f90c 	bl	8012cf0 <memcpy>
 8012ad8:	2201      	movs	r2, #1
 8012ada:	4639      	mov	r1, r7
 8012adc:	4628      	mov	r0, r5
 8012ade:	f000 fb2f 	bl	8013140 <__lshift>
 8012ae2:	46b0      	mov	r8, r6
 8012ae4:	4606      	mov	r6, r0
 8012ae6:	9b03      	ldr	r3, [sp, #12]
 8012ae8:	3301      	adds	r3, #1
 8012aea:	9308      	str	r3, [sp, #32]
 8012aec:	9b03      	ldr	r3, [sp, #12]
 8012aee:	444b      	add	r3, r9
 8012af0:	930a      	str	r3, [sp, #40]	; 0x28
 8012af2:	9b04      	ldr	r3, [sp, #16]
 8012af4:	f003 0301 	and.w	r3, r3, #1
 8012af8:	9309      	str	r3, [sp, #36]	; 0x24
 8012afa:	9b08      	ldr	r3, [sp, #32]
 8012afc:	4621      	mov	r1, r4
 8012afe:	3b01      	subs	r3, #1
 8012b00:	4658      	mov	r0, fp
 8012b02:	9304      	str	r3, [sp, #16]
 8012b04:	f7ff fa66 	bl	8011fd4 <quorem>
 8012b08:	4603      	mov	r3, r0
 8012b0a:	4641      	mov	r1, r8
 8012b0c:	3330      	adds	r3, #48	; 0x30
 8012b0e:	9006      	str	r0, [sp, #24]
 8012b10:	4658      	mov	r0, fp
 8012b12:	930b      	str	r3, [sp, #44]	; 0x2c
 8012b14:	f000 fb84 	bl	8013220 <__mcmp>
 8012b18:	4632      	mov	r2, r6
 8012b1a:	4681      	mov	r9, r0
 8012b1c:	4621      	mov	r1, r4
 8012b1e:	4628      	mov	r0, r5
 8012b20:	f000 fb9a 	bl	8013258 <__mdiff>
 8012b24:	68c2      	ldr	r2, [r0, #12]
 8012b26:	4607      	mov	r7, r0
 8012b28:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8012b2a:	bb02      	cbnz	r2, 8012b6e <_dtoa_r+0xa7e>
 8012b2c:	4601      	mov	r1, r0
 8012b2e:	4658      	mov	r0, fp
 8012b30:	f000 fb76 	bl	8013220 <__mcmp>
 8012b34:	4602      	mov	r2, r0
 8012b36:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8012b38:	4639      	mov	r1, r7
 8012b3a:	4628      	mov	r0, r5
 8012b3c:	e9cd 320b 	strd	r3, r2, [sp, #44]	; 0x2c
 8012b40:	f000 f930 	bl	8012da4 <_Bfree>
 8012b44:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8012b46:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8012b48:	9f08      	ldr	r7, [sp, #32]
 8012b4a:	ea43 0102 	orr.w	r1, r3, r2
 8012b4e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8012b50:	430b      	orrs	r3, r1
 8012b52:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8012b54:	d10d      	bne.n	8012b72 <_dtoa_r+0xa82>
 8012b56:	2b39      	cmp	r3, #57	; 0x39
 8012b58:	d029      	beq.n	8012bae <_dtoa_r+0xabe>
 8012b5a:	f1b9 0f00 	cmp.w	r9, #0
 8012b5e:	dd01      	ble.n	8012b64 <_dtoa_r+0xa74>
 8012b60:	9b06      	ldr	r3, [sp, #24]
 8012b62:	3331      	adds	r3, #49	; 0x31
 8012b64:	9a04      	ldr	r2, [sp, #16]
 8012b66:	7013      	strb	r3, [r2, #0]
 8012b68:	e776      	b.n	8012a58 <_dtoa_r+0x968>
 8012b6a:	4630      	mov	r0, r6
 8012b6c:	e7b9      	b.n	8012ae2 <_dtoa_r+0x9f2>
 8012b6e:	2201      	movs	r2, #1
 8012b70:	e7e2      	b.n	8012b38 <_dtoa_r+0xa48>
 8012b72:	f1b9 0f00 	cmp.w	r9, #0
 8012b76:	db06      	blt.n	8012b86 <_dtoa_r+0xa96>
 8012b78:	9922      	ldr	r1, [sp, #136]	; 0x88
 8012b7a:	ea41 0909 	orr.w	r9, r1, r9
 8012b7e:	9909      	ldr	r1, [sp, #36]	; 0x24
 8012b80:	ea59 0101 	orrs.w	r1, r9, r1
 8012b84:	d120      	bne.n	8012bc8 <_dtoa_r+0xad8>
 8012b86:	2a00      	cmp	r2, #0
 8012b88:	ddec      	ble.n	8012b64 <_dtoa_r+0xa74>
 8012b8a:	4659      	mov	r1, fp
 8012b8c:	2201      	movs	r2, #1
 8012b8e:	4628      	mov	r0, r5
 8012b90:	9308      	str	r3, [sp, #32]
 8012b92:	f000 fad5 	bl	8013140 <__lshift>
 8012b96:	4621      	mov	r1, r4
 8012b98:	4683      	mov	fp, r0
 8012b9a:	f000 fb41 	bl	8013220 <__mcmp>
 8012b9e:	2800      	cmp	r0, #0
 8012ba0:	9b08      	ldr	r3, [sp, #32]
 8012ba2:	dc02      	bgt.n	8012baa <_dtoa_r+0xaba>
 8012ba4:	d1de      	bne.n	8012b64 <_dtoa_r+0xa74>
 8012ba6:	07da      	lsls	r2, r3, #31
 8012ba8:	d5dc      	bpl.n	8012b64 <_dtoa_r+0xa74>
 8012baa:	2b39      	cmp	r3, #57	; 0x39
 8012bac:	d1d8      	bne.n	8012b60 <_dtoa_r+0xa70>
 8012bae:	2339      	movs	r3, #57	; 0x39
 8012bb0:	9a04      	ldr	r2, [sp, #16]
 8012bb2:	7013      	strb	r3, [r2, #0]
 8012bb4:	463b      	mov	r3, r7
 8012bb6:	461f      	mov	r7, r3
 8012bb8:	f817 2c01 	ldrb.w	r2, [r7, #-1]
 8012bbc:	3b01      	subs	r3, #1
 8012bbe:	2a39      	cmp	r2, #57	; 0x39
 8012bc0:	d050      	beq.n	8012c64 <_dtoa_r+0xb74>
 8012bc2:	3201      	adds	r2, #1
 8012bc4:	701a      	strb	r2, [r3, #0]
 8012bc6:	e747      	b.n	8012a58 <_dtoa_r+0x968>
 8012bc8:	2a00      	cmp	r2, #0
 8012bca:	dd03      	ble.n	8012bd4 <_dtoa_r+0xae4>
 8012bcc:	2b39      	cmp	r3, #57	; 0x39
 8012bce:	d0ee      	beq.n	8012bae <_dtoa_r+0xabe>
 8012bd0:	3301      	adds	r3, #1
 8012bd2:	e7c7      	b.n	8012b64 <_dtoa_r+0xa74>
 8012bd4:	9a08      	ldr	r2, [sp, #32]
 8012bd6:	990a      	ldr	r1, [sp, #40]	; 0x28
 8012bd8:	f802 3c01 	strb.w	r3, [r2, #-1]
 8012bdc:	428a      	cmp	r2, r1
 8012bde:	d02a      	beq.n	8012c36 <_dtoa_r+0xb46>
 8012be0:	4659      	mov	r1, fp
 8012be2:	2300      	movs	r3, #0
 8012be4:	220a      	movs	r2, #10
 8012be6:	4628      	mov	r0, r5
 8012be8:	f000 f8fe 	bl	8012de8 <__multadd>
 8012bec:	45b0      	cmp	r8, r6
 8012bee:	4683      	mov	fp, r0
 8012bf0:	f04f 0300 	mov.w	r3, #0
 8012bf4:	f04f 020a 	mov.w	r2, #10
 8012bf8:	4641      	mov	r1, r8
 8012bfa:	4628      	mov	r0, r5
 8012bfc:	d107      	bne.n	8012c0e <_dtoa_r+0xb1e>
 8012bfe:	f000 f8f3 	bl	8012de8 <__multadd>
 8012c02:	4680      	mov	r8, r0
 8012c04:	4606      	mov	r6, r0
 8012c06:	9b08      	ldr	r3, [sp, #32]
 8012c08:	3301      	adds	r3, #1
 8012c0a:	9308      	str	r3, [sp, #32]
 8012c0c:	e775      	b.n	8012afa <_dtoa_r+0xa0a>
 8012c0e:	f000 f8eb 	bl	8012de8 <__multadd>
 8012c12:	4631      	mov	r1, r6
 8012c14:	4680      	mov	r8, r0
 8012c16:	2300      	movs	r3, #0
 8012c18:	220a      	movs	r2, #10
 8012c1a:	4628      	mov	r0, r5
 8012c1c:	f000 f8e4 	bl	8012de8 <__multadd>
 8012c20:	4606      	mov	r6, r0
 8012c22:	e7f0      	b.n	8012c06 <_dtoa_r+0xb16>
 8012c24:	f1b9 0f00 	cmp.w	r9, #0
 8012c28:	bfcc      	ite	gt
 8012c2a:	464f      	movgt	r7, r9
 8012c2c:	2701      	movle	r7, #1
 8012c2e:	f04f 0800 	mov.w	r8, #0
 8012c32:	9a03      	ldr	r2, [sp, #12]
 8012c34:	4417      	add	r7, r2
 8012c36:	4659      	mov	r1, fp
 8012c38:	2201      	movs	r2, #1
 8012c3a:	4628      	mov	r0, r5
 8012c3c:	9308      	str	r3, [sp, #32]
 8012c3e:	f000 fa7f 	bl	8013140 <__lshift>
 8012c42:	4621      	mov	r1, r4
 8012c44:	4683      	mov	fp, r0
 8012c46:	f000 faeb 	bl	8013220 <__mcmp>
 8012c4a:	2800      	cmp	r0, #0
 8012c4c:	dcb2      	bgt.n	8012bb4 <_dtoa_r+0xac4>
 8012c4e:	d102      	bne.n	8012c56 <_dtoa_r+0xb66>
 8012c50:	9b08      	ldr	r3, [sp, #32]
 8012c52:	07db      	lsls	r3, r3, #31
 8012c54:	d4ae      	bmi.n	8012bb4 <_dtoa_r+0xac4>
 8012c56:	463b      	mov	r3, r7
 8012c58:	461f      	mov	r7, r3
 8012c5a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8012c5e:	2a30      	cmp	r2, #48	; 0x30
 8012c60:	d0fa      	beq.n	8012c58 <_dtoa_r+0xb68>
 8012c62:	e6f9      	b.n	8012a58 <_dtoa_r+0x968>
 8012c64:	9a03      	ldr	r2, [sp, #12]
 8012c66:	429a      	cmp	r2, r3
 8012c68:	d1a5      	bne.n	8012bb6 <_dtoa_r+0xac6>
 8012c6a:	2331      	movs	r3, #49	; 0x31
 8012c6c:	f10a 0a01 	add.w	sl, sl, #1
 8012c70:	e779      	b.n	8012b66 <_dtoa_r+0xa76>
 8012c72:	4b14      	ldr	r3, [pc, #80]	; (8012cc4 <_dtoa_r+0xbd4>)
 8012c74:	f7ff baa8 	b.w	80121c8 <_dtoa_r+0xd8>
 8012c78:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8012c7a:	2b00      	cmp	r3, #0
 8012c7c:	f47f aa81 	bne.w	8012182 <_dtoa_r+0x92>
 8012c80:	4b11      	ldr	r3, [pc, #68]	; (8012cc8 <_dtoa_r+0xbd8>)
 8012c82:	f7ff baa1 	b.w	80121c8 <_dtoa_r+0xd8>
 8012c86:	f1b9 0f00 	cmp.w	r9, #0
 8012c8a:	dc03      	bgt.n	8012c94 <_dtoa_r+0xba4>
 8012c8c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8012c8e:	2b02      	cmp	r3, #2
 8012c90:	f73f aecb 	bgt.w	8012a2a <_dtoa_r+0x93a>
 8012c94:	9f03      	ldr	r7, [sp, #12]
 8012c96:	4621      	mov	r1, r4
 8012c98:	4658      	mov	r0, fp
 8012c9a:	f7ff f99b 	bl	8011fd4 <quorem>
 8012c9e:	9a03      	ldr	r2, [sp, #12]
 8012ca0:	f100 0330 	add.w	r3, r0, #48	; 0x30
 8012ca4:	f807 3b01 	strb.w	r3, [r7], #1
 8012ca8:	1aba      	subs	r2, r7, r2
 8012caa:	4591      	cmp	r9, r2
 8012cac:	ddba      	ble.n	8012c24 <_dtoa_r+0xb34>
 8012cae:	4659      	mov	r1, fp
 8012cb0:	2300      	movs	r3, #0
 8012cb2:	220a      	movs	r2, #10
 8012cb4:	4628      	mov	r0, r5
 8012cb6:	f000 f897 	bl	8012de8 <__multadd>
 8012cba:	4683      	mov	fp, r0
 8012cbc:	e7eb      	b.n	8012c96 <_dtoa_r+0xba6>
 8012cbe:	bf00      	nop
 8012cc0:	0802031f 	.word	0x0802031f
 8012cc4:	0802027c 	.word	0x0802027c
 8012cc8:	080202a0 	.word	0x080202a0

08012ccc <_localeconv_r>:
 8012ccc:	4800      	ldr	r0, [pc, #0]	; (8012cd0 <_localeconv_r+0x4>)
 8012cce:	4770      	bx	lr
 8012cd0:	2000d944 	.word	0x2000d944

08012cd4 <memchr>:
 8012cd4:	4603      	mov	r3, r0
 8012cd6:	b510      	push	{r4, lr}
 8012cd8:	b2c9      	uxtb	r1, r1
 8012cda:	4402      	add	r2, r0
 8012cdc:	4293      	cmp	r3, r2
 8012cde:	4618      	mov	r0, r3
 8012ce0:	d101      	bne.n	8012ce6 <memchr+0x12>
 8012ce2:	2000      	movs	r0, #0
 8012ce4:	e003      	b.n	8012cee <memchr+0x1a>
 8012ce6:	7804      	ldrb	r4, [r0, #0]
 8012ce8:	3301      	adds	r3, #1
 8012cea:	428c      	cmp	r4, r1
 8012cec:	d1f6      	bne.n	8012cdc <memchr+0x8>
 8012cee:	bd10      	pop	{r4, pc}

08012cf0 <memcpy>:
 8012cf0:	440a      	add	r2, r1
 8012cf2:	4291      	cmp	r1, r2
 8012cf4:	f100 33ff 	add.w	r3, r0, #4294967295
 8012cf8:	d100      	bne.n	8012cfc <memcpy+0xc>
 8012cfa:	4770      	bx	lr
 8012cfc:	b510      	push	{r4, lr}
 8012cfe:	f811 4b01 	ldrb.w	r4, [r1], #1
 8012d02:	4291      	cmp	r1, r2
 8012d04:	f803 4f01 	strb.w	r4, [r3, #1]!
 8012d08:	d1f9      	bne.n	8012cfe <memcpy+0xe>
 8012d0a:	bd10      	pop	{r4, pc}

08012d0c <__malloc_lock>:
 8012d0c:	4801      	ldr	r0, [pc, #4]	; (8012d14 <__malloc_lock+0x8>)
 8012d0e:	f000 bd2c 	b.w	801376a <__retarget_lock_acquire_recursive>
 8012d12:	bf00      	nop
 8012d14:	2000ecdc 	.word	0x2000ecdc

08012d18 <__malloc_unlock>:
 8012d18:	4801      	ldr	r0, [pc, #4]	; (8012d20 <__malloc_unlock+0x8>)
 8012d1a:	f000 bd27 	b.w	801376c <__retarget_lock_release_recursive>
 8012d1e:	bf00      	nop
 8012d20:	2000ecdc 	.word	0x2000ecdc

08012d24 <_Balloc>:
 8012d24:	b570      	push	{r4, r5, r6, lr}
 8012d26:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8012d28:	4604      	mov	r4, r0
 8012d2a:	460d      	mov	r5, r1
 8012d2c:	b976      	cbnz	r6, 8012d4c <_Balloc+0x28>
 8012d2e:	2010      	movs	r0, #16
 8012d30:	f7fe fbb2 	bl	8011498 <malloc>
 8012d34:	4602      	mov	r2, r0
 8012d36:	6260      	str	r0, [r4, #36]	; 0x24
 8012d38:	b920      	cbnz	r0, 8012d44 <_Balloc+0x20>
 8012d3a:	2166      	movs	r1, #102	; 0x66
 8012d3c:	4b17      	ldr	r3, [pc, #92]	; (8012d9c <_Balloc+0x78>)
 8012d3e:	4818      	ldr	r0, [pc, #96]	; (8012da0 <_Balloc+0x7c>)
 8012d40:	f000 fce2 	bl	8013708 <__assert_func>
 8012d44:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8012d48:	6006      	str	r6, [r0, #0]
 8012d4a:	60c6      	str	r6, [r0, #12]
 8012d4c:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8012d4e:	68f3      	ldr	r3, [r6, #12]
 8012d50:	b183      	cbz	r3, 8012d74 <_Balloc+0x50>
 8012d52:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8012d54:	68db      	ldr	r3, [r3, #12]
 8012d56:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8012d5a:	b9b8      	cbnz	r0, 8012d8c <_Balloc+0x68>
 8012d5c:	2101      	movs	r1, #1
 8012d5e:	fa01 f605 	lsl.w	r6, r1, r5
 8012d62:	1d72      	adds	r2, r6, #5
 8012d64:	4620      	mov	r0, r4
 8012d66:	0092      	lsls	r2, r2, #2
 8012d68:	f000 fb5e 	bl	8013428 <_calloc_r>
 8012d6c:	b160      	cbz	r0, 8012d88 <_Balloc+0x64>
 8012d6e:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8012d72:	e00e      	b.n	8012d92 <_Balloc+0x6e>
 8012d74:	2221      	movs	r2, #33	; 0x21
 8012d76:	2104      	movs	r1, #4
 8012d78:	4620      	mov	r0, r4
 8012d7a:	f000 fb55 	bl	8013428 <_calloc_r>
 8012d7e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8012d80:	60f0      	str	r0, [r6, #12]
 8012d82:	68db      	ldr	r3, [r3, #12]
 8012d84:	2b00      	cmp	r3, #0
 8012d86:	d1e4      	bne.n	8012d52 <_Balloc+0x2e>
 8012d88:	2000      	movs	r0, #0
 8012d8a:	bd70      	pop	{r4, r5, r6, pc}
 8012d8c:	6802      	ldr	r2, [r0, #0]
 8012d8e:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8012d92:	2300      	movs	r3, #0
 8012d94:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8012d98:	e7f7      	b.n	8012d8a <_Balloc+0x66>
 8012d9a:	bf00      	nop
 8012d9c:	080202ad 	.word	0x080202ad
 8012da0:	08020330 	.word	0x08020330

08012da4 <_Bfree>:
 8012da4:	b570      	push	{r4, r5, r6, lr}
 8012da6:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8012da8:	4605      	mov	r5, r0
 8012daa:	460c      	mov	r4, r1
 8012dac:	b976      	cbnz	r6, 8012dcc <_Bfree+0x28>
 8012dae:	2010      	movs	r0, #16
 8012db0:	f7fe fb72 	bl	8011498 <malloc>
 8012db4:	4602      	mov	r2, r0
 8012db6:	6268      	str	r0, [r5, #36]	; 0x24
 8012db8:	b920      	cbnz	r0, 8012dc4 <_Bfree+0x20>
 8012dba:	218a      	movs	r1, #138	; 0x8a
 8012dbc:	4b08      	ldr	r3, [pc, #32]	; (8012de0 <_Bfree+0x3c>)
 8012dbe:	4809      	ldr	r0, [pc, #36]	; (8012de4 <_Bfree+0x40>)
 8012dc0:	f000 fca2 	bl	8013708 <__assert_func>
 8012dc4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8012dc8:	6006      	str	r6, [r0, #0]
 8012dca:	60c6      	str	r6, [r0, #12]
 8012dcc:	b13c      	cbz	r4, 8012dde <_Bfree+0x3a>
 8012dce:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8012dd0:	6862      	ldr	r2, [r4, #4]
 8012dd2:	68db      	ldr	r3, [r3, #12]
 8012dd4:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8012dd8:	6021      	str	r1, [r4, #0]
 8012dda:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8012dde:	bd70      	pop	{r4, r5, r6, pc}
 8012de0:	080202ad 	.word	0x080202ad
 8012de4:	08020330 	.word	0x08020330

08012de8 <__multadd>:
 8012de8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8012dec:	4607      	mov	r7, r0
 8012dee:	460c      	mov	r4, r1
 8012df0:	461e      	mov	r6, r3
 8012df2:	2000      	movs	r0, #0
 8012df4:	690d      	ldr	r5, [r1, #16]
 8012df6:	f101 0c14 	add.w	ip, r1, #20
 8012dfa:	f8dc 3000 	ldr.w	r3, [ip]
 8012dfe:	3001      	adds	r0, #1
 8012e00:	b299      	uxth	r1, r3
 8012e02:	fb02 6101 	mla	r1, r2, r1, r6
 8012e06:	0c1e      	lsrs	r6, r3, #16
 8012e08:	0c0b      	lsrs	r3, r1, #16
 8012e0a:	fb02 3306 	mla	r3, r2, r6, r3
 8012e0e:	b289      	uxth	r1, r1
 8012e10:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8012e14:	4285      	cmp	r5, r0
 8012e16:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8012e1a:	f84c 1b04 	str.w	r1, [ip], #4
 8012e1e:	dcec      	bgt.n	8012dfa <__multadd+0x12>
 8012e20:	b30e      	cbz	r6, 8012e66 <__multadd+0x7e>
 8012e22:	68a3      	ldr	r3, [r4, #8]
 8012e24:	42ab      	cmp	r3, r5
 8012e26:	dc19      	bgt.n	8012e5c <__multadd+0x74>
 8012e28:	6861      	ldr	r1, [r4, #4]
 8012e2a:	4638      	mov	r0, r7
 8012e2c:	3101      	adds	r1, #1
 8012e2e:	f7ff ff79 	bl	8012d24 <_Balloc>
 8012e32:	4680      	mov	r8, r0
 8012e34:	b928      	cbnz	r0, 8012e42 <__multadd+0x5a>
 8012e36:	4602      	mov	r2, r0
 8012e38:	21b5      	movs	r1, #181	; 0xb5
 8012e3a:	4b0c      	ldr	r3, [pc, #48]	; (8012e6c <__multadd+0x84>)
 8012e3c:	480c      	ldr	r0, [pc, #48]	; (8012e70 <__multadd+0x88>)
 8012e3e:	f000 fc63 	bl	8013708 <__assert_func>
 8012e42:	6922      	ldr	r2, [r4, #16]
 8012e44:	f104 010c 	add.w	r1, r4, #12
 8012e48:	3202      	adds	r2, #2
 8012e4a:	0092      	lsls	r2, r2, #2
 8012e4c:	300c      	adds	r0, #12
 8012e4e:	f7ff ff4f 	bl	8012cf0 <memcpy>
 8012e52:	4621      	mov	r1, r4
 8012e54:	4638      	mov	r0, r7
 8012e56:	f7ff ffa5 	bl	8012da4 <_Bfree>
 8012e5a:	4644      	mov	r4, r8
 8012e5c:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8012e60:	3501      	adds	r5, #1
 8012e62:	615e      	str	r6, [r3, #20]
 8012e64:	6125      	str	r5, [r4, #16]
 8012e66:	4620      	mov	r0, r4
 8012e68:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8012e6c:	0802031f 	.word	0x0802031f
 8012e70:	08020330 	.word	0x08020330

08012e74 <__hi0bits>:
 8012e74:	0c02      	lsrs	r2, r0, #16
 8012e76:	0412      	lsls	r2, r2, #16
 8012e78:	4603      	mov	r3, r0
 8012e7a:	b9ca      	cbnz	r2, 8012eb0 <__hi0bits+0x3c>
 8012e7c:	0403      	lsls	r3, r0, #16
 8012e7e:	2010      	movs	r0, #16
 8012e80:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 8012e84:	bf04      	itt	eq
 8012e86:	021b      	lsleq	r3, r3, #8
 8012e88:	3008      	addeq	r0, #8
 8012e8a:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 8012e8e:	bf04      	itt	eq
 8012e90:	011b      	lsleq	r3, r3, #4
 8012e92:	3004      	addeq	r0, #4
 8012e94:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 8012e98:	bf04      	itt	eq
 8012e9a:	009b      	lsleq	r3, r3, #2
 8012e9c:	3002      	addeq	r0, #2
 8012e9e:	2b00      	cmp	r3, #0
 8012ea0:	db05      	blt.n	8012eae <__hi0bits+0x3a>
 8012ea2:	f013 4f80 	tst.w	r3, #1073741824	; 0x40000000
 8012ea6:	f100 0001 	add.w	r0, r0, #1
 8012eaa:	bf08      	it	eq
 8012eac:	2020      	moveq	r0, #32
 8012eae:	4770      	bx	lr
 8012eb0:	2000      	movs	r0, #0
 8012eb2:	e7e5      	b.n	8012e80 <__hi0bits+0xc>

08012eb4 <__lo0bits>:
 8012eb4:	6803      	ldr	r3, [r0, #0]
 8012eb6:	4602      	mov	r2, r0
 8012eb8:	f013 0007 	ands.w	r0, r3, #7
 8012ebc:	d00b      	beq.n	8012ed6 <__lo0bits+0x22>
 8012ebe:	07d9      	lsls	r1, r3, #31
 8012ec0:	d421      	bmi.n	8012f06 <__lo0bits+0x52>
 8012ec2:	0798      	lsls	r0, r3, #30
 8012ec4:	bf49      	itett	mi
 8012ec6:	085b      	lsrmi	r3, r3, #1
 8012ec8:	089b      	lsrpl	r3, r3, #2
 8012eca:	2001      	movmi	r0, #1
 8012ecc:	6013      	strmi	r3, [r2, #0]
 8012ece:	bf5c      	itt	pl
 8012ed0:	2002      	movpl	r0, #2
 8012ed2:	6013      	strpl	r3, [r2, #0]
 8012ed4:	4770      	bx	lr
 8012ed6:	b299      	uxth	r1, r3
 8012ed8:	b909      	cbnz	r1, 8012ede <__lo0bits+0x2a>
 8012eda:	2010      	movs	r0, #16
 8012edc:	0c1b      	lsrs	r3, r3, #16
 8012ede:	b2d9      	uxtb	r1, r3
 8012ee0:	b909      	cbnz	r1, 8012ee6 <__lo0bits+0x32>
 8012ee2:	3008      	adds	r0, #8
 8012ee4:	0a1b      	lsrs	r3, r3, #8
 8012ee6:	0719      	lsls	r1, r3, #28
 8012ee8:	bf04      	itt	eq
 8012eea:	091b      	lsreq	r3, r3, #4
 8012eec:	3004      	addeq	r0, #4
 8012eee:	0799      	lsls	r1, r3, #30
 8012ef0:	bf04      	itt	eq
 8012ef2:	089b      	lsreq	r3, r3, #2
 8012ef4:	3002      	addeq	r0, #2
 8012ef6:	07d9      	lsls	r1, r3, #31
 8012ef8:	d403      	bmi.n	8012f02 <__lo0bits+0x4e>
 8012efa:	085b      	lsrs	r3, r3, #1
 8012efc:	f100 0001 	add.w	r0, r0, #1
 8012f00:	d003      	beq.n	8012f0a <__lo0bits+0x56>
 8012f02:	6013      	str	r3, [r2, #0]
 8012f04:	4770      	bx	lr
 8012f06:	2000      	movs	r0, #0
 8012f08:	4770      	bx	lr
 8012f0a:	2020      	movs	r0, #32
 8012f0c:	4770      	bx	lr
	...

08012f10 <__i2b>:
 8012f10:	b510      	push	{r4, lr}
 8012f12:	460c      	mov	r4, r1
 8012f14:	2101      	movs	r1, #1
 8012f16:	f7ff ff05 	bl	8012d24 <_Balloc>
 8012f1a:	4602      	mov	r2, r0
 8012f1c:	b928      	cbnz	r0, 8012f2a <__i2b+0x1a>
 8012f1e:	f44f 71a0 	mov.w	r1, #320	; 0x140
 8012f22:	4b04      	ldr	r3, [pc, #16]	; (8012f34 <__i2b+0x24>)
 8012f24:	4804      	ldr	r0, [pc, #16]	; (8012f38 <__i2b+0x28>)
 8012f26:	f000 fbef 	bl	8013708 <__assert_func>
 8012f2a:	2301      	movs	r3, #1
 8012f2c:	6144      	str	r4, [r0, #20]
 8012f2e:	6103      	str	r3, [r0, #16]
 8012f30:	bd10      	pop	{r4, pc}
 8012f32:	bf00      	nop
 8012f34:	0802031f 	.word	0x0802031f
 8012f38:	08020330 	.word	0x08020330

08012f3c <__multiply>:
 8012f3c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012f40:	4691      	mov	r9, r2
 8012f42:	690a      	ldr	r2, [r1, #16]
 8012f44:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8012f48:	460c      	mov	r4, r1
 8012f4a:	429a      	cmp	r2, r3
 8012f4c:	bfbe      	ittt	lt
 8012f4e:	460b      	movlt	r3, r1
 8012f50:	464c      	movlt	r4, r9
 8012f52:	4699      	movlt	r9, r3
 8012f54:	6927      	ldr	r7, [r4, #16]
 8012f56:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8012f5a:	68a3      	ldr	r3, [r4, #8]
 8012f5c:	6861      	ldr	r1, [r4, #4]
 8012f5e:	eb07 060a 	add.w	r6, r7, sl
 8012f62:	42b3      	cmp	r3, r6
 8012f64:	b085      	sub	sp, #20
 8012f66:	bfb8      	it	lt
 8012f68:	3101      	addlt	r1, #1
 8012f6a:	f7ff fedb 	bl	8012d24 <_Balloc>
 8012f6e:	b930      	cbnz	r0, 8012f7e <__multiply+0x42>
 8012f70:	4602      	mov	r2, r0
 8012f72:	f240 115d 	movw	r1, #349	; 0x15d
 8012f76:	4b43      	ldr	r3, [pc, #268]	; (8013084 <__multiply+0x148>)
 8012f78:	4843      	ldr	r0, [pc, #268]	; (8013088 <__multiply+0x14c>)
 8012f7a:	f000 fbc5 	bl	8013708 <__assert_func>
 8012f7e:	f100 0514 	add.w	r5, r0, #20
 8012f82:	462b      	mov	r3, r5
 8012f84:	2200      	movs	r2, #0
 8012f86:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8012f8a:	4543      	cmp	r3, r8
 8012f8c:	d321      	bcc.n	8012fd2 <__multiply+0x96>
 8012f8e:	f104 0314 	add.w	r3, r4, #20
 8012f92:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8012f96:	f109 0314 	add.w	r3, r9, #20
 8012f9a:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8012f9e:	9202      	str	r2, [sp, #8]
 8012fa0:	1b3a      	subs	r2, r7, r4
 8012fa2:	3a15      	subs	r2, #21
 8012fa4:	f022 0203 	bic.w	r2, r2, #3
 8012fa8:	3204      	adds	r2, #4
 8012faa:	f104 0115 	add.w	r1, r4, #21
 8012fae:	428f      	cmp	r7, r1
 8012fb0:	bf38      	it	cc
 8012fb2:	2204      	movcc	r2, #4
 8012fb4:	9201      	str	r2, [sp, #4]
 8012fb6:	9a02      	ldr	r2, [sp, #8]
 8012fb8:	9303      	str	r3, [sp, #12]
 8012fba:	429a      	cmp	r2, r3
 8012fbc:	d80c      	bhi.n	8012fd8 <__multiply+0x9c>
 8012fbe:	2e00      	cmp	r6, #0
 8012fc0:	dd03      	ble.n	8012fca <__multiply+0x8e>
 8012fc2:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8012fc6:	2b00      	cmp	r3, #0
 8012fc8:	d059      	beq.n	801307e <__multiply+0x142>
 8012fca:	6106      	str	r6, [r0, #16]
 8012fcc:	b005      	add	sp, #20
 8012fce:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012fd2:	f843 2b04 	str.w	r2, [r3], #4
 8012fd6:	e7d8      	b.n	8012f8a <__multiply+0x4e>
 8012fd8:	f8b3 a000 	ldrh.w	sl, [r3]
 8012fdc:	f1ba 0f00 	cmp.w	sl, #0
 8012fe0:	d023      	beq.n	801302a <__multiply+0xee>
 8012fe2:	46a9      	mov	r9, r5
 8012fe4:	f04f 0c00 	mov.w	ip, #0
 8012fe8:	f104 0e14 	add.w	lr, r4, #20
 8012fec:	f85e 2b04 	ldr.w	r2, [lr], #4
 8012ff0:	f8d9 1000 	ldr.w	r1, [r9]
 8012ff4:	fa1f fb82 	uxth.w	fp, r2
 8012ff8:	b289      	uxth	r1, r1
 8012ffa:	fb0a 110b 	mla	r1, sl, fp, r1
 8012ffe:	4461      	add	r1, ip
 8013000:	f8d9 c000 	ldr.w	ip, [r9]
 8013004:	0c12      	lsrs	r2, r2, #16
 8013006:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
 801300a:	fb0a c202 	mla	r2, sl, r2, ip
 801300e:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8013012:	b289      	uxth	r1, r1
 8013014:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8013018:	4577      	cmp	r7, lr
 801301a:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 801301e:	f849 1b04 	str.w	r1, [r9], #4
 8013022:	d8e3      	bhi.n	8012fec <__multiply+0xb0>
 8013024:	9a01      	ldr	r2, [sp, #4]
 8013026:	f845 c002 	str.w	ip, [r5, r2]
 801302a:	9a03      	ldr	r2, [sp, #12]
 801302c:	3304      	adds	r3, #4
 801302e:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8013032:	f1b9 0f00 	cmp.w	r9, #0
 8013036:	d020      	beq.n	801307a <__multiply+0x13e>
 8013038:	46ae      	mov	lr, r5
 801303a:	f04f 0a00 	mov.w	sl, #0
 801303e:	6829      	ldr	r1, [r5, #0]
 8013040:	f104 0c14 	add.w	ip, r4, #20
 8013044:	f8bc b000 	ldrh.w	fp, [ip]
 8013048:	f8be 2002 	ldrh.w	r2, [lr, #2]
 801304c:	b289      	uxth	r1, r1
 801304e:	fb09 220b 	mla	r2, r9, fp, r2
 8013052:	4492      	add	sl, r2
 8013054:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 8013058:	f84e 1b04 	str.w	r1, [lr], #4
 801305c:	f85c 2b04 	ldr.w	r2, [ip], #4
 8013060:	f8be 1000 	ldrh.w	r1, [lr]
 8013064:	0c12      	lsrs	r2, r2, #16
 8013066:	fb09 1102 	mla	r1, r9, r2, r1
 801306a:	4567      	cmp	r7, ip
 801306c:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 8013070:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8013074:	d8e6      	bhi.n	8013044 <__multiply+0x108>
 8013076:	9a01      	ldr	r2, [sp, #4]
 8013078:	50a9      	str	r1, [r5, r2]
 801307a:	3504      	adds	r5, #4
 801307c:	e79b      	b.n	8012fb6 <__multiply+0x7a>
 801307e:	3e01      	subs	r6, #1
 8013080:	e79d      	b.n	8012fbe <__multiply+0x82>
 8013082:	bf00      	nop
 8013084:	0802031f 	.word	0x0802031f
 8013088:	08020330 	.word	0x08020330

0801308c <__pow5mult>:
 801308c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8013090:	4615      	mov	r5, r2
 8013092:	f012 0203 	ands.w	r2, r2, #3
 8013096:	4606      	mov	r6, r0
 8013098:	460f      	mov	r7, r1
 801309a:	d007      	beq.n	80130ac <__pow5mult+0x20>
 801309c:	4c25      	ldr	r4, [pc, #148]	; (8013134 <__pow5mult+0xa8>)
 801309e:	3a01      	subs	r2, #1
 80130a0:	2300      	movs	r3, #0
 80130a2:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80130a6:	f7ff fe9f 	bl	8012de8 <__multadd>
 80130aa:	4607      	mov	r7, r0
 80130ac:	10ad      	asrs	r5, r5, #2
 80130ae:	d03d      	beq.n	801312c <__pow5mult+0xa0>
 80130b0:	6a74      	ldr	r4, [r6, #36]	; 0x24
 80130b2:	b97c      	cbnz	r4, 80130d4 <__pow5mult+0x48>
 80130b4:	2010      	movs	r0, #16
 80130b6:	f7fe f9ef 	bl	8011498 <malloc>
 80130ba:	4602      	mov	r2, r0
 80130bc:	6270      	str	r0, [r6, #36]	; 0x24
 80130be:	b928      	cbnz	r0, 80130cc <__pow5mult+0x40>
 80130c0:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 80130c4:	4b1c      	ldr	r3, [pc, #112]	; (8013138 <__pow5mult+0xac>)
 80130c6:	481d      	ldr	r0, [pc, #116]	; (801313c <__pow5mult+0xb0>)
 80130c8:	f000 fb1e 	bl	8013708 <__assert_func>
 80130cc:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80130d0:	6004      	str	r4, [r0, #0]
 80130d2:	60c4      	str	r4, [r0, #12]
 80130d4:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 80130d8:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80130dc:	b94c      	cbnz	r4, 80130f2 <__pow5mult+0x66>
 80130de:	f240 2171 	movw	r1, #625	; 0x271
 80130e2:	4630      	mov	r0, r6
 80130e4:	f7ff ff14 	bl	8012f10 <__i2b>
 80130e8:	2300      	movs	r3, #0
 80130ea:	4604      	mov	r4, r0
 80130ec:	f8c8 0008 	str.w	r0, [r8, #8]
 80130f0:	6003      	str	r3, [r0, #0]
 80130f2:	f04f 0900 	mov.w	r9, #0
 80130f6:	07eb      	lsls	r3, r5, #31
 80130f8:	d50a      	bpl.n	8013110 <__pow5mult+0x84>
 80130fa:	4639      	mov	r1, r7
 80130fc:	4622      	mov	r2, r4
 80130fe:	4630      	mov	r0, r6
 8013100:	f7ff ff1c 	bl	8012f3c <__multiply>
 8013104:	4680      	mov	r8, r0
 8013106:	4639      	mov	r1, r7
 8013108:	4630      	mov	r0, r6
 801310a:	f7ff fe4b 	bl	8012da4 <_Bfree>
 801310e:	4647      	mov	r7, r8
 8013110:	106d      	asrs	r5, r5, #1
 8013112:	d00b      	beq.n	801312c <__pow5mult+0xa0>
 8013114:	6820      	ldr	r0, [r4, #0]
 8013116:	b938      	cbnz	r0, 8013128 <__pow5mult+0x9c>
 8013118:	4622      	mov	r2, r4
 801311a:	4621      	mov	r1, r4
 801311c:	4630      	mov	r0, r6
 801311e:	f7ff ff0d 	bl	8012f3c <__multiply>
 8013122:	6020      	str	r0, [r4, #0]
 8013124:	f8c0 9000 	str.w	r9, [r0]
 8013128:	4604      	mov	r4, r0
 801312a:	e7e4      	b.n	80130f6 <__pow5mult+0x6a>
 801312c:	4638      	mov	r0, r7
 801312e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8013132:	bf00      	nop
 8013134:	08020480 	.word	0x08020480
 8013138:	080202ad 	.word	0x080202ad
 801313c:	08020330 	.word	0x08020330

08013140 <__lshift>:
 8013140:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8013144:	460c      	mov	r4, r1
 8013146:	4607      	mov	r7, r0
 8013148:	4691      	mov	r9, r2
 801314a:	6923      	ldr	r3, [r4, #16]
 801314c:	6849      	ldr	r1, [r1, #4]
 801314e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8013152:	68a3      	ldr	r3, [r4, #8]
 8013154:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8013158:	f108 0601 	add.w	r6, r8, #1
 801315c:	42b3      	cmp	r3, r6
 801315e:	db0b      	blt.n	8013178 <__lshift+0x38>
 8013160:	4638      	mov	r0, r7
 8013162:	f7ff fddf 	bl	8012d24 <_Balloc>
 8013166:	4605      	mov	r5, r0
 8013168:	b948      	cbnz	r0, 801317e <__lshift+0x3e>
 801316a:	4602      	mov	r2, r0
 801316c:	f240 11d9 	movw	r1, #473	; 0x1d9
 8013170:	4b29      	ldr	r3, [pc, #164]	; (8013218 <__lshift+0xd8>)
 8013172:	482a      	ldr	r0, [pc, #168]	; (801321c <__lshift+0xdc>)
 8013174:	f000 fac8 	bl	8013708 <__assert_func>
 8013178:	3101      	adds	r1, #1
 801317a:	005b      	lsls	r3, r3, #1
 801317c:	e7ee      	b.n	801315c <__lshift+0x1c>
 801317e:	2300      	movs	r3, #0
 8013180:	f100 0114 	add.w	r1, r0, #20
 8013184:	f100 0210 	add.w	r2, r0, #16
 8013188:	4618      	mov	r0, r3
 801318a:	4553      	cmp	r3, sl
 801318c:	db37      	blt.n	80131fe <__lshift+0xbe>
 801318e:	6920      	ldr	r0, [r4, #16]
 8013190:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8013194:	f104 0314 	add.w	r3, r4, #20
 8013198:	f019 091f 	ands.w	r9, r9, #31
 801319c:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80131a0:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 80131a4:	d02f      	beq.n	8013206 <__lshift+0xc6>
 80131a6:	468a      	mov	sl, r1
 80131a8:	f04f 0c00 	mov.w	ip, #0
 80131ac:	f1c9 0e20 	rsb	lr, r9, #32
 80131b0:	681a      	ldr	r2, [r3, #0]
 80131b2:	fa02 f209 	lsl.w	r2, r2, r9
 80131b6:	ea42 020c 	orr.w	r2, r2, ip
 80131ba:	f84a 2b04 	str.w	r2, [sl], #4
 80131be:	f853 2b04 	ldr.w	r2, [r3], #4
 80131c2:	4298      	cmp	r0, r3
 80131c4:	fa22 fc0e 	lsr.w	ip, r2, lr
 80131c8:	d8f2      	bhi.n	80131b0 <__lshift+0x70>
 80131ca:	1b03      	subs	r3, r0, r4
 80131cc:	3b15      	subs	r3, #21
 80131ce:	f023 0303 	bic.w	r3, r3, #3
 80131d2:	3304      	adds	r3, #4
 80131d4:	f104 0215 	add.w	r2, r4, #21
 80131d8:	4290      	cmp	r0, r2
 80131da:	bf38      	it	cc
 80131dc:	2304      	movcc	r3, #4
 80131de:	f841 c003 	str.w	ip, [r1, r3]
 80131e2:	f1bc 0f00 	cmp.w	ip, #0
 80131e6:	d001      	beq.n	80131ec <__lshift+0xac>
 80131e8:	f108 0602 	add.w	r6, r8, #2
 80131ec:	3e01      	subs	r6, #1
 80131ee:	4638      	mov	r0, r7
 80131f0:	4621      	mov	r1, r4
 80131f2:	612e      	str	r6, [r5, #16]
 80131f4:	f7ff fdd6 	bl	8012da4 <_Bfree>
 80131f8:	4628      	mov	r0, r5
 80131fa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80131fe:	f842 0f04 	str.w	r0, [r2, #4]!
 8013202:	3301      	adds	r3, #1
 8013204:	e7c1      	b.n	801318a <__lshift+0x4a>
 8013206:	3904      	subs	r1, #4
 8013208:	f853 2b04 	ldr.w	r2, [r3], #4
 801320c:	4298      	cmp	r0, r3
 801320e:	f841 2f04 	str.w	r2, [r1, #4]!
 8013212:	d8f9      	bhi.n	8013208 <__lshift+0xc8>
 8013214:	e7ea      	b.n	80131ec <__lshift+0xac>
 8013216:	bf00      	nop
 8013218:	0802031f 	.word	0x0802031f
 801321c:	08020330 	.word	0x08020330

08013220 <__mcmp>:
 8013220:	4603      	mov	r3, r0
 8013222:	690a      	ldr	r2, [r1, #16]
 8013224:	6900      	ldr	r0, [r0, #16]
 8013226:	b530      	push	{r4, r5, lr}
 8013228:	1a80      	subs	r0, r0, r2
 801322a:	d10d      	bne.n	8013248 <__mcmp+0x28>
 801322c:	3314      	adds	r3, #20
 801322e:	3114      	adds	r1, #20
 8013230:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8013234:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8013238:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 801323c:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8013240:	4295      	cmp	r5, r2
 8013242:	d002      	beq.n	801324a <__mcmp+0x2a>
 8013244:	d304      	bcc.n	8013250 <__mcmp+0x30>
 8013246:	2001      	movs	r0, #1
 8013248:	bd30      	pop	{r4, r5, pc}
 801324a:	42a3      	cmp	r3, r4
 801324c:	d3f4      	bcc.n	8013238 <__mcmp+0x18>
 801324e:	e7fb      	b.n	8013248 <__mcmp+0x28>
 8013250:	f04f 30ff 	mov.w	r0, #4294967295
 8013254:	e7f8      	b.n	8013248 <__mcmp+0x28>
	...

08013258 <__mdiff>:
 8013258:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801325c:	460d      	mov	r5, r1
 801325e:	4607      	mov	r7, r0
 8013260:	4611      	mov	r1, r2
 8013262:	4628      	mov	r0, r5
 8013264:	4614      	mov	r4, r2
 8013266:	f7ff ffdb 	bl	8013220 <__mcmp>
 801326a:	1e06      	subs	r6, r0, #0
 801326c:	d111      	bne.n	8013292 <__mdiff+0x3a>
 801326e:	4631      	mov	r1, r6
 8013270:	4638      	mov	r0, r7
 8013272:	f7ff fd57 	bl	8012d24 <_Balloc>
 8013276:	4602      	mov	r2, r0
 8013278:	b928      	cbnz	r0, 8013286 <__mdiff+0x2e>
 801327a:	f240 2132 	movw	r1, #562	; 0x232
 801327e:	4b3a      	ldr	r3, [pc, #232]	; (8013368 <__mdiff+0x110>)
 8013280:	483a      	ldr	r0, [pc, #232]	; (801336c <__mdiff+0x114>)
 8013282:	f000 fa41 	bl	8013708 <__assert_func>
 8013286:	2301      	movs	r3, #1
 8013288:	e9c0 3604 	strd	r3, r6, [r0, #16]
 801328c:	4610      	mov	r0, r2
 801328e:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013292:	bfa4      	itt	ge
 8013294:	4623      	movge	r3, r4
 8013296:	462c      	movge	r4, r5
 8013298:	4638      	mov	r0, r7
 801329a:	6861      	ldr	r1, [r4, #4]
 801329c:	bfa6      	itte	ge
 801329e:	461d      	movge	r5, r3
 80132a0:	2600      	movge	r6, #0
 80132a2:	2601      	movlt	r6, #1
 80132a4:	f7ff fd3e 	bl	8012d24 <_Balloc>
 80132a8:	4602      	mov	r2, r0
 80132aa:	b918      	cbnz	r0, 80132b4 <__mdiff+0x5c>
 80132ac:	f44f 7110 	mov.w	r1, #576	; 0x240
 80132b0:	4b2d      	ldr	r3, [pc, #180]	; (8013368 <__mdiff+0x110>)
 80132b2:	e7e5      	b.n	8013280 <__mdiff+0x28>
 80132b4:	f102 0814 	add.w	r8, r2, #20
 80132b8:	46c2      	mov	sl, r8
 80132ba:	f04f 0c00 	mov.w	ip, #0
 80132be:	6927      	ldr	r7, [r4, #16]
 80132c0:	60c6      	str	r6, [r0, #12]
 80132c2:	692e      	ldr	r6, [r5, #16]
 80132c4:	f104 0014 	add.w	r0, r4, #20
 80132c8:	f105 0914 	add.w	r9, r5, #20
 80132cc:	eb00 0e87 	add.w	lr, r0, r7, lsl #2
 80132d0:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 80132d4:	3410      	adds	r4, #16
 80132d6:	f854 bf04 	ldr.w	fp, [r4, #4]!
 80132da:	f859 3b04 	ldr.w	r3, [r9], #4
 80132de:	fa1f f18b 	uxth.w	r1, fp
 80132e2:	448c      	add	ip, r1
 80132e4:	b299      	uxth	r1, r3
 80132e6:	0c1b      	lsrs	r3, r3, #16
 80132e8:	ebac 0101 	sub.w	r1, ip, r1
 80132ec:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 80132f0:	eb03 4321 	add.w	r3, r3, r1, asr #16
 80132f4:	b289      	uxth	r1, r1
 80132f6:	ea4f 4c23 	mov.w	ip, r3, asr #16
 80132fa:	454e      	cmp	r6, r9
 80132fc:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8013300:	f84a 3b04 	str.w	r3, [sl], #4
 8013304:	d8e7      	bhi.n	80132d6 <__mdiff+0x7e>
 8013306:	1b73      	subs	r3, r6, r5
 8013308:	3b15      	subs	r3, #21
 801330a:	f023 0303 	bic.w	r3, r3, #3
 801330e:	3515      	adds	r5, #21
 8013310:	3304      	adds	r3, #4
 8013312:	42ae      	cmp	r6, r5
 8013314:	bf38      	it	cc
 8013316:	2304      	movcc	r3, #4
 8013318:	4418      	add	r0, r3
 801331a:	4443      	add	r3, r8
 801331c:	461e      	mov	r6, r3
 801331e:	4605      	mov	r5, r0
 8013320:	4575      	cmp	r5, lr
 8013322:	d30e      	bcc.n	8013342 <__mdiff+0xea>
 8013324:	f10e 0103 	add.w	r1, lr, #3
 8013328:	1a09      	subs	r1, r1, r0
 801332a:	f021 0103 	bic.w	r1, r1, #3
 801332e:	3803      	subs	r0, #3
 8013330:	4586      	cmp	lr, r0
 8013332:	bf38      	it	cc
 8013334:	2100      	movcc	r1, #0
 8013336:	4419      	add	r1, r3
 8013338:	f851 3d04 	ldr.w	r3, [r1, #-4]!
 801333c:	b18b      	cbz	r3, 8013362 <__mdiff+0x10a>
 801333e:	6117      	str	r7, [r2, #16]
 8013340:	e7a4      	b.n	801328c <__mdiff+0x34>
 8013342:	f855 8b04 	ldr.w	r8, [r5], #4
 8013346:	fa1f f188 	uxth.w	r1, r8
 801334a:	4461      	add	r1, ip
 801334c:	140c      	asrs	r4, r1, #16
 801334e:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 8013352:	b289      	uxth	r1, r1
 8013354:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 8013358:	ea4f 4c24 	mov.w	ip, r4, asr #16
 801335c:	f846 1b04 	str.w	r1, [r6], #4
 8013360:	e7de      	b.n	8013320 <__mdiff+0xc8>
 8013362:	3f01      	subs	r7, #1
 8013364:	e7e8      	b.n	8013338 <__mdiff+0xe0>
 8013366:	bf00      	nop
 8013368:	0802031f 	.word	0x0802031f
 801336c:	08020330 	.word	0x08020330

08013370 <__d2b>:
 8013370:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 8013374:	2101      	movs	r1, #1
 8013376:	e9dd 7608 	ldrd	r7, r6, [sp, #32]
 801337a:	4690      	mov	r8, r2
 801337c:	461d      	mov	r5, r3
 801337e:	f7ff fcd1 	bl	8012d24 <_Balloc>
 8013382:	4604      	mov	r4, r0
 8013384:	b930      	cbnz	r0, 8013394 <__d2b+0x24>
 8013386:	4602      	mov	r2, r0
 8013388:	f240 310a 	movw	r1, #778	; 0x30a
 801338c:	4b24      	ldr	r3, [pc, #144]	; (8013420 <__d2b+0xb0>)
 801338e:	4825      	ldr	r0, [pc, #148]	; (8013424 <__d2b+0xb4>)
 8013390:	f000 f9ba 	bl	8013708 <__assert_func>
 8013394:	f3c5 0313 	ubfx	r3, r5, #0, #20
 8013398:	f3c5 550a 	ubfx	r5, r5, #20, #11
 801339c:	bb2d      	cbnz	r5, 80133ea <__d2b+0x7a>
 801339e:	9301      	str	r3, [sp, #4]
 80133a0:	f1b8 0300 	subs.w	r3, r8, #0
 80133a4:	d026      	beq.n	80133f4 <__d2b+0x84>
 80133a6:	4668      	mov	r0, sp
 80133a8:	9300      	str	r3, [sp, #0]
 80133aa:	f7ff fd83 	bl	8012eb4 <__lo0bits>
 80133ae:	9900      	ldr	r1, [sp, #0]
 80133b0:	b1f0      	cbz	r0, 80133f0 <__d2b+0x80>
 80133b2:	9a01      	ldr	r2, [sp, #4]
 80133b4:	f1c0 0320 	rsb	r3, r0, #32
 80133b8:	fa02 f303 	lsl.w	r3, r2, r3
 80133bc:	430b      	orrs	r3, r1
 80133be:	40c2      	lsrs	r2, r0
 80133c0:	6163      	str	r3, [r4, #20]
 80133c2:	9201      	str	r2, [sp, #4]
 80133c4:	9b01      	ldr	r3, [sp, #4]
 80133c6:	2b00      	cmp	r3, #0
 80133c8:	bf14      	ite	ne
 80133ca:	2102      	movne	r1, #2
 80133cc:	2101      	moveq	r1, #1
 80133ce:	61a3      	str	r3, [r4, #24]
 80133d0:	6121      	str	r1, [r4, #16]
 80133d2:	b1c5      	cbz	r5, 8013406 <__d2b+0x96>
 80133d4:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 80133d8:	4405      	add	r5, r0
 80133da:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 80133de:	603d      	str	r5, [r7, #0]
 80133e0:	6030      	str	r0, [r6, #0]
 80133e2:	4620      	mov	r0, r4
 80133e4:	b002      	add	sp, #8
 80133e6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80133ea:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80133ee:	e7d6      	b.n	801339e <__d2b+0x2e>
 80133f0:	6161      	str	r1, [r4, #20]
 80133f2:	e7e7      	b.n	80133c4 <__d2b+0x54>
 80133f4:	a801      	add	r0, sp, #4
 80133f6:	f7ff fd5d 	bl	8012eb4 <__lo0bits>
 80133fa:	2101      	movs	r1, #1
 80133fc:	9b01      	ldr	r3, [sp, #4]
 80133fe:	6121      	str	r1, [r4, #16]
 8013400:	6163      	str	r3, [r4, #20]
 8013402:	3020      	adds	r0, #32
 8013404:	e7e5      	b.n	80133d2 <__d2b+0x62>
 8013406:	eb04 0381 	add.w	r3, r4, r1, lsl #2
 801340a:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 801340e:	6038      	str	r0, [r7, #0]
 8013410:	6918      	ldr	r0, [r3, #16]
 8013412:	f7ff fd2f 	bl	8012e74 <__hi0bits>
 8013416:	ebc0 1141 	rsb	r1, r0, r1, lsl #5
 801341a:	6031      	str	r1, [r6, #0]
 801341c:	e7e1      	b.n	80133e2 <__d2b+0x72>
 801341e:	bf00      	nop
 8013420:	0802031f 	.word	0x0802031f
 8013424:	08020330 	.word	0x08020330

08013428 <_calloc_r>:
 8013428:	b570      	push	{r4, r5, r6, lr}
 801342a:	fba1 5402 	umull	r5, r4, r1, r2
 801342e:	b934      	cbnz	r4, 801343e <_calloc_r+0x16>
 8013430:	4629      	mov	r1, r5
 8013432:	f7fe f8b1 	bl	8011598 <_malloc_r>
 8013436:	4606      	mov	r6, r0
 8013438:	b928      	cbnz	r0, 8013446 <_calloc_r+0x1e>
 801343a:	4630      	mov	r0, r6
 801343c:	bd70      	pop	{r4, r5, r6, pc}
 801343e:	220c      	movs	r2, #12
 8013440:	2600      	movs	r6, #0
 8013442:	6002      	str	r2, [r0, #0]
 8013444:	e7f9      	b.n	801343a <_calloc_r+0x12>
 8013446:	462a      	mov	r2, r5
 8013448:	4621      	mov	r1, r4
 801344a:	f7fe f835 	bl	80114b8 <memset>
 801344e:	e7f4      	b.n	801343a <_calloc_r+0x12>

08013450 <__ssputs_r>:
 8013450:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8013454:	688e      	ldr	r6, [r1, #8]
 8013456:	4682      	mov	sl, r0
 8013458:	429e      	cmp	r6, r3
 801345a:	460c      	mov	r4, r1
 801345c:	4690      	mov	r8, r2
 801345e:	461f      	mov	r7, r3
 8013460:	d838      	bhi.n	80134d4 <__ssputs_r+0x84>
 8013462:	898a      	ldrh	r2, [r1, #12]
 8013464:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8013468:	d032      	beq.n	80134d0 <__ssputs_r+0x80>
 801346a:	6825      	ldr	r5, [r4, #0]
 801346c:	6909      	ldr	r1, [r1, #16]
 801346e:	3301      	adds	r3, #1
 8013470:	eba5 0901 	sub.w	r9, r5, r1
 8013474:	6965      	ldr	r5, [r4, #20]
 8013476:	444b      	add	r3, r9
 8013478:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 801347c:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8013480:	106d      	asrs	r5, r5, #1
 8013482:	429d      	cmp	r5, r3
 8013484:	bf38      	it	cc
 8013486:	461d      	movcc	r5, r3
 8013488:	0553      	lsls	r3, r2, #21
 801348a:	d531      	bpl.n	80134f0 <__ssputs_r+0xa0>
 801348c:	4629      	mov	r1, r5
 801348e:	f7fe f883 	bl	8011598 <_malloc_r>
 8013492:	4606      	mov	r6, r0
 8013494:	b950      	cbnz	r0, 80134ac <__ssputs_r+0x5c>
 8013496:	230c      	movs	r3, #12
 8013498:	f04f 30ff 	mov.w	r0, #4294967295
 801349c:	f8ca 3000 	str.w	r3, [sl]
 80134a0:	89a3      	ldrh	r3, [r4, #12]
 80134a2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80134a6:	81a3      	strh	r3, [r4, #12]
 80134a8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80134ac:	464a      	mov	r2, r9
 80134ae:	6921      	ldr	r1, [r4, #16]
 80134b0:	f7ff fc1e 	bl	8012cf0 <memcpy>
 80134b4:	89a3      	ldrh	r3, [r4, #12]
 80134b6:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 80134ba:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80134be:	81a3      	strh	r3, [r4, #12]
 80134c0:	6126      	str	r6, [r4, #16]
 80134c2:	444e      	add	r6, r9
 80134c4:	6026      	str	r6, [r4, #0]
 80134c6:	463e      	mov	r6, r7
 80134c8:	6165      	str	r5, [r4, #20]
 80134ca:	eba5 0509 	sub.w	r5, r5, r9
 80134ce:	60a5      	str	r5, [r4, #8]
 80134d0:	42be      	cmp	r6, r7
 80134d2:	d900      	bls.n	80134d6 <__ssputs_r+0x86>
 80134d4:	463e      	mov	r6, r7
 80134d6:	4632      	mov	r2, r6
 80134d8:	4641      	mov	r1, r8
 80134da:	6820      	ldr	r0, [r4, #0]
 80134dc:	f000 f959 	bl	8013792 <memmove>
 80134e0:	68a3      	ldr	r3, [r4, #8]
 80134e2:	2000      	movs	r0, #0
 80134e4:	1b9b      	subs	r3, r3, r6
 80134e6:	60a3      	str	r3, [r4, #8]
 80134e8:	6823      	ldr	r3, [r4, #0]
 80134ea:	4433      	add	r3, r6
 80134ec:	6023      	str	r3, [r4, #0]
 80134ee:	e7db      	b.n	80134a8 <__ssputs_r+0x58>
 80134f0:	462a      	mov	r2, r5
 80134f2:	f000 f968 	bl	80137c6 <_realloc_r>
 80134f6:	4606      	mov	r6, r0
 80134f8:	2800      	cmp	r0, #0
 80134fa:	d1e1      	bne.n	80134c0 <__ssputs_r+0x70>
 80134fc:	4650      	mov	r0, sl
 80134fe:	6921      	ldr	r1, [r4, #16]
 8013500:	f7fd ffe2 	bl	80114c8 <_free_r>
 8013504:	e7c7      	b.n	8013496 <__ssputs_r+0x46>
	...

08013508 <_svfiprintf_r>:
 8013508:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801350c:	4698      	mov	r8, r3
 801350e:	898b      	ldrh	r3, [r1, #12]
 8013510:	4607      	mov	r7, r0
 8013512:	061b      	lsls	r3, r3, #24
 8013514:	460d      	mov	r5, r1
 8013516:	4614      	mov	r4, r2
 8013518:	b09d      	sub	sp, #116	; 0x74
 801351a:	d50e      	bpl.n	801353a <_svfiprintf_r+0x32>
 801351c:	690b      	ldr	r3, [r1, #16]
 801351e:	b963      	cbnz	r3, 801353a <_svfiprintf_r+0x32>
 8013520:	2140      	movs	r1, #64	; 0x40
 8013522:	f7fe f839 	bl	8011598 <_malloc_r>
 8013526:	6028      	str	r0, [r5, #0]
 8013528:	6128      	str	r0, [r5, #16]
 801352a:	b920      	cbnz	r0, 8013536 <_svfiprintf_r+0x2e>
 801352c:	230c      	movs	r3, #12
 801352e:	603b      	str	r3, [r7, #0]
 8013530:	f04f 30ff 	mov.w	r0, #4294967295
 8013534:	e0d1      	b.n	80136da <_svfiprintf_r+0x1d2>
 8013536:	2340      	movs	r3, #64	; 0x40
 8013538:	616b      	str	r3, [r5, #20]
 801353a:	2300      	movs	r3, #0
 801353c:	9309      	str	r3, [sp, #36]	; 0x24
 801353e:	2320      	movs	r3, #32
 8013540:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8013544:	2330      	movs	r3, #48	; 0x30
 8013546:	f04f 0901 	mov.w	r9, #1
 801354a:	f8cd 800c 	str.w	r8, [sp, #12]
 801354e:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 80136f4 <_svfiprintf_r+0x1ec>
 8013552:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8013556:	4623      	mov	r3, r4
 8013558:	469a      	mov	sl, r3
 801355a:	f813 2b01 	ldrb.w	r2, [r3], #1
 801355e:	b10a      	cbz	r2, 8013564 <_svfiprintf_r+0x5c>
 8013560:	2a25      	cmp	r2, #37	; 0x25
 8013562:	d1f9      	bne.n	8013558 <_svfiprintf_r+0x50>
 8013564:	ebba 0b04 	subs.w	fp, sl, r4
 8013568:	d00b      	beq.n	8013582 <_svfiprintf_r+0x7a>
 801356a:	465b      	mov	r3, fp
 801356c:	4622      	mov	r2, r4
 801356e:	4629      	mov	r1, r5
 8013570:	4638      	mov	r0, r7
 8013572:	f7ff ff6d 	bl	8013450 <__ssputs_r>
 8013576:	3001      	adds	r0, #1
 8013578:	f000 80aa 	beq.w	80136d0 <_svfiprintf_r+0x1c8>
 801357c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 801357e:	445a      	add	r2, fp
 8013580:	9209      	str	r2, [sp, #36]	; 0x24
 8013582:	f89a 3000 	ldrb.w	r3, [sl]
 8013586:	2b00      	cmp	r3, #0
 8013588:	f000 80a2 	beq.w	80136d0 <_svfiprintf_r+0x1c8>
 801358c:	2300      	movs	r3, #0
 801358e:	f04f 32ff 	mov.w	r2, #4294967295
 8013592:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8013596:	f10a 0a01 	add.w	sl, sl, #1
 801359a:	9304      	str	r3, [sp, #16]
 801359c:	9307      	str	r3, [sp, #28]
 801359e:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80135a2:	931a      	str	r3, [sp, #104]	; 0x68
 80135a4:	4654      	mov	r4, sl
 80135a6:	2205      	movs	r2, #5
 80135a8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80135ac:	4851      	ldr	r0, [pc, #324]	; (80136f4 <_svfiprintf_r+0x1ec>)
 80135ae:	f7ff fb91 	bl	8012cd4 <memchr>
 80135b2:	9a04      	ldr	r2, [sp, #16]
 80135b4:	b9d8      	cbnz	r0, 80135ee <_svfiprintf_r+0xe6>
 80135b6:	06d0      	lsls	r0, r2, #27
 80135b8:	bf44      	itt	mi
 80135ba:	2320      	movmi	r3, #32
 80135bc:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80135c0:	0711      	lsls	r1, r2, #28
 80135c2:	bf44      	itt	mi
 80135c4:	232b      	movmi	r3, #43	; 0x2b
 80135c6:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80135ca:	f89a 3000 	ldrb.w	r3, [sl]
 80135ce:	2b2a      	cmp	r3, #42	; 0x2a
 80135d0:	d015      	beq.n	80135fe <_svfiprintf_r+0xf6>
 80135d2:	4654      	mov	r4, sl
 80135d4:	2000      	movs	r0, #0
 80135d6:	f04f 0c0a 	mov.w	ip, #10
 80135da:	9a07      	ldr	r2, [sp, #28]
 80135dc:	4621      	mov	r1, r4
 80135de:	f811 3b01 	ldrb.w	r3, [r1], #1
 80135e2:	3b30      	subs	r3, #48	; 0x30
 80135e4:	2b09      	cmp	r3, #9
 80135e6:	d94e      	bls.n	8013686 <_svfiprintf_r+0x17e>
 80135e8:	b1b0      	cbz	r0, 8013618 <_svfiprintf_r+0x110>
 80135ea:	9207      	str	r2, [sp, #28]
 80135ec:	e014      	b.n	8013618 <_svfiprintf_r+0x110>
 80135ee:	eba0 0308 	sub.w	r3, r0, r8
 80135f2:	fa09 f303 	lsl.w	r3, r9, r3
 80135f6:	4313      	orrs	r3, r2
 80135f8:	46a2      	mov	sl, r4
 80135fa:	9304      	str	r3, [sp, #16]
 80135fc:	e7d2      	b.n	80135a4 <_svfiprintf_r+0x9c>
 80135fe:	9b03      	ldr	r3, [sp, #12]
 8013600:	1d19      	adds	r1, r3, #4
 8013602:	681b      	ldr	r3, [r3, #0]
 8013604:	9103      	str	r1, [sp, #12]
 8013606:	2b00      	cmp	r3, #0
 8013608:	bfbb      	ittet	lt
 801360a:	425b      	neglt	r3, r3
 801360c:	f042 0202 	orrlt.w	r2, r2, #2
 8013610:	9307      	strge	r3, [sp, #28]
 8013612:	9307      	strlt	r3, [sp, #28]
 8013614:	bfb8      	it	lt
 8013616:	9204      	strlt	r2, [sp, #16]
 8013618:	7823      	ldrb	r3, [r4, #0]
 801361a:	2b2e      	cmp	r3, #46	; 0x2e
 801361c:	d10c      	bne.n	8013638 <_svfiprintf_r+0x130>
 801361e:	7863      	ldrb	r3, [r4, #1]
 8013620:	2b2a      	cmp	r3, #42	; 0x2a
 8013622:	d135      	bne.n	8013690 <_svfiprintf_r+0x188>
 8013624:	9b03      	ldr	r3, [sp, #12]
 8013626:	3402      	adds	r4, #2
 8013628:	1d1a      	adds	r2, r3, #4
 801362a:	681b      	ldr	r3, [r3, #0]
 801362c:	9203      	str	r2, [sp, #12]
 801362e:	2b00      	cmp	r3, #0
 8013630:	bfb8      	it	lt
 8013632:	f04f 33ff 	movlt.w	r3, #4294967295
 8013636:	9305      	str	r3, [sp, #20]
 8013638:	f8df a0bc 	ldr.w	sl, [pc, #188]	; 80136f8 <_svfiprintf_r+0x1f0>
 801363c:	2203      	movs	r2, #3
 801363e:	4650      	mov	r0, sl
 8013640:	7821      	ldrb	r1, [r4, #0]
 8013642:	f7ff fb47 	bl	8012cd4 <memchr>
 8013646:	b140      	cbz	r0, 801365a <_svfiprintf_r+0x152>
 8013648:	2340      	movs	r3, #64	; 0x40
 801364a:	eba0 000a 	sub.w	r0, r0, sl
 801364e:	fa03 f000 	lsl.w	r0, r3, r0
 8013652:	9b04      	ldr	r3, [sp, #16]
 8013654:	3401      	adds	r4, #1
 8013656:	4303      	orrs	r3, r0
 8013658:	9304      	str	r3, [sp, #16]
 801365a:	f814 1b01 	ldrb.w	r1, [r4], #1
 801365e:	2206      	movs	r2, #6
 8013660:	4826      	ldr	r0, [pc, #152]	; (80136fc <_svfiprintf_r+0x1f4>)
 8013662:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8013666:	f7ff fb35 	bl	8012cd4 <memchr>
 801366a:	2800      	cmp	r0, #0
 801366c:	d038      	beq.n	80136e0 <_svfiprintf_r+0x1d8>
 801366e:	4b24      	ldr	r3, [pc, #144]	; (8013700 <_svfiprintf_r+0x1f8>)
 8013670:	bb1b      	cbnz	r3, 80136ba <_svfiprintf_r+0x1b2>
 8013672:	9b03      	ldr	r3, [sp, #12]
 8013674:	3307      	adds	r3, #7
 8013676:	f023 0307 	bic.w	r3, r3, #7
 801367a:	3308      	adds	r3, #8
 801367c:	9303      	str	r3, [sp, #12]
 801367e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8013680:	4433      	add	r3, r6
 8013682:	9309      	str	r3, [sp, #36]	; 0x24
 8013684:	e767      	b.n	8013556 <_svfiprintf_r+0x4e>
 8013686:	460c      	mov	r4, r1
 8013688:	2001      	movs	r0, #1
 801368a:	fb0c 3202 	mla	r2, ip, r2, r3
 801368e:	e7a5      	b.n	80135dc <_svfiprintf_r+0xd4>
 8013690:	2300      	movs	r3, #0
 8013692:	f04f 0c0a 	mov.w	ip, #10
 8013696:	4619      	mov	r1, r3
 8013698:	3401      	adds	r4, #1
 801369a:	9305      	str	r3, [sp, #20]
 801369c:	4620      	mov	r0, r4
 801369e:	f810 2b01 	ldrb.w	r2, [r0], #1
 80136a2:	3a30      	subs	r2, #48	; 0x30
 80136a4:	2a09      	cmp	r2, #9
 80136a6:	d903      	bls.n	80136b0 <_svfiprintf_r+0x1a8>
 80136a8:	2b00      	cmp	r3, #0
 80136aa:	d0c5      	beq.n	8013638 <_svfiprintf_r+0x130>
 80136ac:	9105      	str	r1, [sp, #20]
 80136ae:	e7c3      	b.n	8013638 <_svfiprintf_r+0x130>
 80136b0:	4604      	mov	r4, r0
 80136b2:	2301      	movs	r3, #1
 80136b4:	fb0c 2101 	mla	r1, ip, r1, r2
 80136b8:	e7f0      	b.n	801369c <_svfiprintf_r+0x194>
 80136ba:	ab03      	add	r3, sp, #12
 80136bc:	9300      	str	r3, [sp, #0]
 80136be:	462a      	mov	r2, r5
 80136c0:	4638      	mov	r0, r7
 80136c2:	4b10      	ldr	r3, [pc, #64]	; (8013704 <_svfiprintf_r+0x1fc>)
 80136c4:	a904      	add	r1, sp, #16
 80136c6:	f7fe f879 	bl	80117bc <_printf_float>
 80136ca:	1c42      	adds	r2, r0, #1
 80136cc:	4606      	mov	r6, r0
 80136ce:	d1d6      	bne.n	801367e <_svfiprintf_r+0x176>
 80136d0:	89ab      	ldrh	r3, [r5, #12]
 80136d2:	065b      	lsls	r3, r3, #25
 80136d4:	f53f af2c 	bmi.w	8013530 <_svfiprintf_r+0x28>
 80136d8:	9809      	ldr	r0, [sp, #36]	; 0x24
 80136da:	b01d      	add	sp, #116	; 0x74
 80136dc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80136e0:	ab03      	add	r3, sp, #12
 80136e2:	9300      	str	r3, [sp, #0]
 80136e4:	462a      	mov	r2, r5
 80136e6:	4638      	mov	r0, r7
 80136e8:	4b06      	ldr	r3, [pc, #24]	; (8013704 <_svfiprintf_r+0x1fc>)
 80136ea:	a904      	add	r1, sp, #16
 80136ec:	f7fe fb02 	bl	8011cf4 <_printf_i>
 80136f0:	e7eb      	b.n	80136ca <_svfiprintf_r+0x1c2>
 80136f2:	bf00      	nop
 80136f4:	0802048c 	.word	0x0802048c
 80136f8:	08020492 	.word	0x08020492
 80136fc:	08020496 	.word	0x08020496
 8013700:	080117bd 	.word	0x080117bd
 8013704:	08013451 	.word	0x08013451

08013708 <__assert_func>:
 8013708:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 801370a:	4614      	mov	r4, r2
 801370c:	461a      	mov	r2, r3
 801370e:	4b09      	ldr	r3, [pc, #36]	; (8013734 <__assert_func+0x2c>)
 8013710:	4605      	mov	r5, r0
 8013712:	681b      	ldr	r3, [r3, #0]
 8013714:	68d8      	ldr	r0, [r3, #12]
 8013716:	b14c      	cbz	r4, 801372c <__assert_func+0x24>
 8013718:	4b07      	ldr	r3, [pc, #28]	; (8013738 <__assert_func+0x30>)
 801371a:	e9cd 3401 	strd	r3, r4, [sp, #4]
 801371e:	9100      	str	r1, [sp, #0]
 8013720:	462b      	mov	r3, r5
 8013722:	4906      	ldr	r1, [pc, #24]	; (801373c <__assert_func+0x34>)
 8013724:	f000 f80e 	bl	8013744 <fiprintf>
 8013728:	f000 faa2 	bl	8013c70 <abort>
 801372c:	4b04      	ldr	r3, [pc, #16]	; (8013740 <__assert_func+0x38>)
 801372e:	461c      	mov	r4, r3
 8013730:	e7f3      	b.n	801371a <__assert_func+0x12>
 8013732:	bf00      	nop
 8013734:	2000d7f0 	.word	0x2000d7f0
 8013738:	0802049d 	.word	0x0802049d
 801373c:	080204aa 	.word	0x080204aa
 8013740:	080204d8 	.word	0x080204d8

08013744 <fiprintf>:
 8013744:	b40e      	push	{r1, r2, r3}
 8013746:	b503      	push	{r0, r1, lr}
 8013748:	4601      	mov	r1, r0
 801374a:	ab03      	add	r3, sp, #12
 801374c:	4805      	ldr	r0, [pc, #20]	; (8013764 <fiprintf+0x20>)
 801374e:	f853 2b04 	ldr.w	r2, [r3], #4
 8013752:	6800      	ldr	r0, [r0, #0]
 8013754:	9301      	str	r3, [sp, #4]
 8013756:	f000 f88d 	bl	8013874 <_vfiprintf_r>
 801375a:	b002      	add	sp, #8
 801375c:	f85d eb04 	ldr.w	lr, [sp], #4
 8013760:	b003      	add	sp, #12
 8013762:	4770      	bx	lr
 8013764:	2000d7f0 	.word	0x2000d7f0

08013768 <__retarget_lock_init_recursive>:
 8013768:	4770      	bx	lr

0801376a <__retarget_lock_acquire_recursive>:
 801376a:	4770      	bx	lr

0801376c <__retarget_lock_release_recursive>:
 801376c:	4770      	bx	lr

0801376e <__ascii_mbtowc>:
 801376e:	b082      	sub	sp, #8
 8013770:	b901      	cbnz	r1, 8013774 <__ascii_mbtowc+0x6>
 8013772:	a901      	add	r1, sp, #4
 8013774:	b142      	cbz	r2, 8013788 <__ascii_mbtowc+0x1a>
 8013776:	b14b      	cbz	r3, 801378c <__ascii_mbtowc+0x1e>
 8013778:	7813      	ldrb	r3, [r2, #0]
 801377a:	600b      	str	r3, [r1, #0]
 801377c:	7812      	ldrb	r2, [r2, #0]
 801377e:	1e10      	subs	r0, r2, #0
 8013780:	bf18      	it	ne
 8013782:	2001      	movne	r0, #1
 8013784:	b002      	add	sp, #8
 8013786:	4770      	bx	lr
 8013788:	4610      	mov	r0, r2
 801378a:	e7fb      	b.n	8013784 <__ascii_mbtowc+0x16>
 801378c:	f06f 0001 	mvn.w	r0, #1
 8013790:	e7f8      	b.n	8013784 <__ascii_mbtowc+0x16>

08013792 <memmove>:
 8013792:	4288      	cmp	r0, r1
 8013794:	b510      	push	{r4, lr}
 8013796:	eb01 0402 	add.w	r4, r1, r2
 801379a:	d902      	bls.n	80137a2 <memmove+0x10>
 801379c:	4284      	cmp	r4, r0
 801379e:	4623      	mov	r3, r4
 80137a0:	d807      	bhi.n	80137b2 <memmove+0x20>
 80137a2:	1e43      	subs	r3, r0, #1
 80137a4:	42a1      	cmp	r1, r4
 80137a6:	d008      	beq.n	80137ba <memmove+0x28>
 80137a8:	f811 2b01 	ldrb.w	r2, [r1], #1
 80137ac:	f803 2f01 	strb.w	r2, [r3, #1]!
 80137b0:	e7f8      	b.n	80137a4 <memmove+0x12>
 80137b2:	4601      	mov	r1, r0
 80137b4:	4402      	add	r2, r0
 80137b6:	428a      	cmp	r2, r1
 80137b8:	d100      	bne.n	80137bc <memmove+0x2a>
 80137ba:	bd10      	pop	{r4, pc}
 80137bc:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80137c0:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80137c4:	e7f7      	b.n	80137b6 <memmove+0x24>

080137c6 <_realloc_r>:
 80137c6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80137ca:	4680      	mov	r8, r0
 80137cc:	4614      	mov	r4, r2
 80137ce:	460e      	mov	r6, r1
 80137d0:	b921      	cbnz	r1, 80137dc <_realloc_r+0x16>
 80137d2:	4611      	mov	r1, r2
 80137d4:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80137d8:	f7fd bede 	b.w	8011598 <_malloc_r>
 80137dc:	b92a      	cbnz	r2, 80137ea <_realloc_r+0x24>
 80137de:	f7fd fe73 	bl	80114c8 <_free_r>
 80137e2:	4625      	mov	r5, r4
 80137e4:	4628      	mov	r0, r5
 80137e6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80137ea:	f000 fc61 	bl	80140b0 <_malloc_usable_size_r>
 80137ee:	4284      	cmp	r4, r0
 80137f0:	4607      	mov	r7, r0
 80137f2:	d802      	bhi.n	80137fa <_realloc_r+0x34>
 80137f4:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 80137f8:	d812      	bhi.n	8013820 <_realloc_r+0x5a>
 80137fa:	4621      	mov	r1, r4
 80137fc:	4640      	mov	r0, r8
 80137fe:	f7fd fecb 	bl	8011598 <_malloc_r>
 8013802:	4605      	mov	r5, r0
 8013804:	2800      	cmp	r0, #0
 8013806:	d0ed      	beq.n	80137e4 <_realloc_r+0x1e>
 8013808:	42bc      	cmp	r4, r7
 801380a:	4622      	mov	r2, r4
 801380c:	4631      	mov	r1, r6
 801380e:	bf28      	it	cs
 8013810:	463a      	movcs	r2, r7
 8013812:	f7ff fa6d 	bl	8012cf0 <memcpy>
 8013816:	4631      	mov	r1, r6
 8013818:	4640      	mov	r0, r8
 801381a:	f7fd fe55 	bl	80114c8 <_free_r>
 801381e:	e7e1      	b.n	80137e4 <_realloc_r+0x1e>
 8013820:	4635      	mov	r5, r6
 8013822:	e7df      	b.n	80137e4 <_realloc_r+0x1e>

08013824 <__sfputc_r>:
 8013824:	6893      	ldr	r3, [r2, #8]
 8013826:	b410      	push	{r4}
 8013828:	3b01      	subs	r3, #1
 801382a:	2b00      	cmp	r3, #0
 801382c:	6093      	str	r3, [r2, #8]
 801382e:	da07      	bge.n	8013840 <__sfputc_r+0x1c>
 8013830:	6994      	ldr	r4, [r2, #24]
 8013832:	42a3      	cmp	r3, r4
 8013834:	db01      	blt.n	801383a <__sfputc_r+0x16>
 8013836:	290a      	cmp	r1, #10
 8013838:	d102      	bne.n	8013840 <__sfputc_r+0x1c>
 801383a:	bc10      	pop	{r4}
 801383c:	f000 b94a 	b.w	8013ad4 <__swbuf_r>
 8013840:	6813      	ldr	r3, [r2, #0]
 8013842:	1c58      	adds	r0, r3, #1
 8013844:	6010      	str	r0, [r2, #0]
 8013846:	7019      	strb	r1, [r3, #0]
 8013848:	4608      	mov	r0, r1
 801384a:	bc10      	pop	{r4}
 801384c:	4770      	bx	lr

0801384e <__sfputs_r>:
 801384e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8013850:	4606      	mov	r6, r0
 8013852:	460f      	mov	r7, r1
 8013854:	4614      	mov	r4, r2
 8013856:	18d5      	adds	r5, r2, r3
 8013858:	42ac      	cmp	r4, r5
 801385a:	d101      	bne.n	8013860 <__sfputs_r+0x12>
 801385c:	2000      	movs	r0, #0
 801385e:	e007      	b.n	8013870 <__sfputs_r+0x22>
 8013860:	463a      	mov	r2, r7
 8013862:	4630      	mov	r0, r6
 8013864:	f814 1b01 	ldrb.w	r1, [r4], #1
 8013868:	f7ff ffdc 	bl	8013824 <__sfputc_r>
 801386c:	1c43      	adds	r3, r0, #1
 801386e:	d1f3      	bne.n	8013858 <__sfputs_r+0xa>
 8013870:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08013874 <_vfiprintf_r>:
 8013874:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013878:	460d      	mov	r5, r1
 801387a:	4614      	mov	r4, r2
 801387c:	4698      	mov	r8, r3
 801387e:	4606      	mov	r6, r0
 8013880:	b09d      	sub	sp, #116	; 0x74
 8013882:	b118      	cbz	r0, 801388c <_vfiprintf_r+0x18>
 8013884:	6983      	ldr	r3, [r0, #24]
 8013886:	b90b      	cbnz	r3, 801388c <_vfiprintf_r+0x18>
 8013888:	f000 fb10 	bl	8013eac <__sinit>
 801388c:	4b89      	ldr	r3, [pc, #548]	; (8013ab4 <_vfiprintf_r+0x240>)
 801388e:	429d      	cmp	r5, r3
 8013890:	d11b      	bne.n	80138ca <_vfiprintf_r+0x56>
 8013892:	6875      	ldr	r5, [r6, #4]
 8013894:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8013896:	07d9      	lsls	r1, r3, #31
 8013898:	d405      	bmi.n	80138a6 <_vfiprintf_r+0x32>
 801389a:	89ab      	ldrh	r3, [r5, #12]
 801389c:	059a      	lsls	r2, r3, #22
 801389e:	d402      	bmi.n	80138a6 <_vfiprintf_r+0x32>
 80138a0:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80138a2:	f7ff ff62 	bl	801376a <__retarget_lock_acquire_recursive>
 80138a6:	89ab      	ldrh	r3, [r5, #12]
 80138a8:	071b      	lsls	r3, r3, #28
 80138aa:	d501      	bpl.n	80138b0 <_vfiprintf_r+0x3c>
 80138ac:	692b      	ldr	r3, [r5, #16]
 80138ae:	b9eb      	cbnz	r3, 80138ec <_vfiprintf_r+0x78>
 80138b0:	4629      	mov	r1, r5
 80138b2:	4630      	mov	r0, r6
 80138b4:	f000 f96e 	bl	8013b94 <__swsetup_r>
 80138b8:	b1c0      	cbz	r0, 80138ec <_vfiprintf_r+0x78>
 80138ba:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80138bc:	07dc      	lsls	r4, r3, #31
 80138be:	d50e      	bpl.n	80138de <_vfiprintf_r+0x6a>
 80138c0:	f04f 30ff 	mov.w	r0, #4294967295
 80138c4:	b01d      	add	sp, #116	; 0x74
 80138c6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80138ca:	4b7b      	ldr	r3, [pc, #492]	; (8013ab8 <_vfiprintf_r+0x244>)
 80138cc:	429d      	cmp	r5, r3
 80138ce:	d101      	bne.n	80138d4 <_vfiprintf_r+0x60>
 80138d0:	68b5      	ldr	r5, [r6, #8]
 80138d2:	e7df      	b.n	8013894 <_vfiprintf_r+0x20>
 80138d4:	4b79      	ldr	r3, [pc, #484]	; (8013abc <_vfiprintf_r+0x248>)
 80138d6:	429d      	cmp	r5, r3
 80138d8:	bf08      	it	eq
 80138da:	68f5      	ldreq	r5, [r6, #12]
 80138dc:	e7da      	b.n	8013894 <_vfiprintf_r+0x20>
 80138de:	89ab      	ldrh	r3, [r5, #12]
 80138e0:	0598      	lsls	r0, r3, #22
 80138e2:	d4ed      	bmi.n	80138c0 <_vfiprintf_r+0x4c>
 80138e4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80138e6:	f7ff ff41 	bl	801376c <__retarget_lock_release_recursive>
 80138ea:	e7e9      	b.n	80138c0 <_vfiprintf_r+0x4c>
 80138ec:	2300      	movs	r3, #0
 80138ee:	9309      	str	r3, [sp, #36]	; 0x24
 80138f0:	2320      	movs	r3, #32
 80138f2:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80138f6:	2330      	movs	r3, #48	; 0x30
 80138f8:	f04f 0901 	mov.w	r9, #1
 80138fc:	f8cd 800c 	str.w	r8, [sp, #12]
 8013900:	f8df 81bc 	ldr.w	r8, [pc, #444]	; 8013ac0 <_vfiprintf_r+0x24c>
 8013904:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8013908:	4623      	mov	r3, r4
 801390a:	469a      	mov	sl, r3
 801390c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8013910:	b10a      	cbz	r2, 8013916 <_vfiprintf_r+0xa2>
 8013912:	2a25      	cmp	r2, #37	; 0x25
 8013914:	d1f9      	bne.n	801390a <_vfiprintf_r+0x96>
 8013916:	ebba 0b04 	subs.w	fp, sl, r4
 801391a:	d00b      	beq.n	8013934 <_vfiprintf_r+0xc0>
 801391c:	465b      	mov	r3, fp
 801391e:	4622      	mov	r2, r4
 8013920:	4629      	mov	r1, r5
 8013922:	4630      	mov	r0, r6
 8013924:	f7ff ff93 	bl	801384e <__sfputs_r>
 8013928:	3001      	adds	r0, #1
 801392a:	f000 80aa 	beq.w	8013a82 <_vfiprintf_r+0x20e>
 801392e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8013930:	445a      	add	r2, fp
 8013932:	9209      	str	r2, [sp, #36]	; 0x24
 8013934:	f89a 3000 	ldrb.w	r3, [sl]
 8013938:	2b00      	cmp	r3, #0
 801393a:	f000 80a2 	beq.w	8013a82 <_vfiprintf_r+0x20e>
 801393e:	2300      	movs	r3, #0
 8013940:	f04f 32ff 	mov.w	r2, #4294967295
 8013944:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8013948:	f10a 0a01 	add.w	sl, sl, #1
 801394c:	9304      	str	r3, [sp, #16]
 801394e:	9307      	str	r3, [sp, #28]
 8013950:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8013954:	931a      	str	r3, [sp, #104]	; 0x68
 8013956:	4654      	mov	r4, sl
 8013958:	2205      	movs	r2, #5
 801395a:	f814 1b01 	ldrb.w	r1, [r4], #1
 801395e:	4858      	ldr	r0, [pc, #352]	; (8013ac0 <_vfiprintf_r+0x24c>)
 8013960:	f7ff f9b8 	bl	8012cd4 <memchr>
 8013964:	9a04      	ldr	r2, [sp, #16]
 8013966:	b9d8      	cbnz	r0, 80139a0 <_vfiprintf_r+0x12c>
 8013968:	06d1      	lsls	r1, r2, #27
 801396a:	bf44      	itt	mi
 801396c:	2320      	movmi	r3, #32
 801396e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8013972:	0713      	lsls	r3, r2, #28
 8013974:	bf44      	itt	mi
 8013976:	232b      	movmi	r3, #43	; 0x2b
 8013978:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 801397c:	f89a 3000 	ldrb.w	r3, [sl]
 8013980:	2b2a      	cmp	r3, #42	; 0x2a
 8013982:	d015      	beq.n	80139b0 <_vfiprintf_r+0x13c>
 8013984:	4654      	mov	r4, sl
 8013986:	2000      	movs	r0, #0
 8013988:	f04f 0c0a 	mov.w	ip, #10
 801398c:	9a07      	ldr	r2, [sp, #28]
 801398e:	4621      	mov	r1, r4
 8013990:	f811 3b01 	ldrb.w	r3, [r1], #1
 8013994:	3b30      	subs	r3, #48	; 0x30
 8013996:	2b09      	cmp	r3, #9
 8013998:	d94e      	bls.n	8013a38 <_vfiprintf_r+0x1c4>
 801399a:	b1b0      	cbz	r0, 80139ca <_vfiprintf_r+0x156>
 801399c:	9207      	str	r2, [sp, #28]
 801399e:	e014      	b.n	80139ca <_vfiprintf_r+0x156>
 80139a0:	eba0 0308 	sub.w	r3, r0, r8
 80139a4:	fa09 f303 	lsl.w	r3, r9, r3
 80139a8:	4313      	orrs	r3, r2
 80139aa:	46a2      	mov	sl, r4
 80139ac:	9304      	str	r3, [sp, #16]
 80139ae:	e7d2      	b.n	8013956 <_vfiprintf_r+0xe2>
 80139b0:	9b03      	ldr	r3, [sp, #12]
 80139b2:	1d19      	adds	r1, r3, #4
 80139b4:	681b      	ldr	r3, [r3, #0]
 80139b6:	9103      	str	r1, [sp, #12]
 80139b8:	2b00      	cmp	r3, #0
 80139ba:	bfbb      	ittet	lt
 80139bc:	425b      	neglt	r3, r3
 80139be:	f042 0202 	orrlt.w	r2, r2, #2
 80139c2:	9307      	strge	r3, [sp, #28]
 80139c4:	9307      	strlt	r3, [sp, #28]
 80139c6:	bfb8      	it	lt
 80139c8:	9204      	strlt	r2, [sp, #16]
 80139ca:	7823      	ldrb	r3, [r4, #0]
 80139cc:	2b2e      	cmp	r3, #46	; 0x2e
 80139ce:	d10c      	bne.n	80139ea <_vfiprintf_r+0x176>
 80139d0:	7863      	ldrb	r3, [r4, #1]
 80139d2:	2b2a      	cmp	r3, #42	; 0x2a
 80139d4:	d135      	bne.n	8013a42 <_vfiprintf_r+0x1ce>
 80139d6:	9b03      	ldr	r3, [sp, #12]
 80139d8:	3402      	adds	r4, #2
 80139da:	1d1a      	adds	r2, r3, #4
 80139dc:	681b      	ldr	r3, [r3, #0]
 80139de:	9203      	str	r2, [sp, #12]
 80139e0:	2b00      	cmp	r3, #0
 80139e2:	bfb8      	it	lt
 80139e4:	f04f 33ff 	movlt.w	r3, #4294967295
 80139e8:	9305      	str	r3, [sp, #20]
 80139ea:	f8df a0d8 	ldr.w	sl, [pc, #216]	; 8013ac4 <_vfiprintf_r+0x250>
 80139ee:	2203      	movs	r2, #3
 80139f0:	4650      	mov	r0, sl
 80139f2:	7821      	ldrb	r1, [r4, #0]
 80139f4:	f7ff f96e 	bl	8012cd4 <memchr>
 80139f8:	b140      	cbz	r0, 8013a0c <_vfiprintf_r+0x198>
 80139fa:	2340      	movs	r3, #64	; 0x40
 80139fc:	eba0 000a 	sub.w	r0, r0, sl
 8013a00:	fa03 f000 	lsl.w	r0, r3, r0
 8013a04:	9b04      	ldr	r3, [sp, #16]
 8013a06:	3401      	adds	r4, #1
 8013a08:	4303      	orrs	r3, r0
 8013a0a:	9304      	str	r3, [sp, #16]
 8013a0c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8013a10:	2206      	movs	r2, #6
 8013a12:	482d      	ldr	r0, [pc, #180]	; (8013ac8 <_vfiprintf_r+0x254>)
 8013a14:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8013a18:	f7ff f95c 	bl	8012cd4 <memchr>
 8013a1c:	2800      	cmp	r0, #0
 8013a1e:	d03f      	beq.n	8013aa0 <_vfiprintf_r+0x22c>
 8013a20:	4b2a      	ldr	r3, [pc, #168]	; (8013acc <_vfiprintf_r+0x258>)
 8013a22:	bb1b      	cbnz	r3, 8013a6c <_vfiprintf_r+0x1f8>
 8013a24:	9b03      	ldr	r3, [sp, #12]
 8013a26:	3307      	adds	r3, #7
 8013a28:	f023 0307 	bic.w	r3, r3, #7
 8013a2c:	3308      	adds	r3, #8
 8013a2e:	9303      	str	r3, [sp, #12]
 8013a30:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8013a32:	443b      	add	r3, r7
 8013a34:	9309      	str	r3, [sp, #36]	; 0x24
 8013a36:	e767      	b.n	8013908 <_vfiprintf_r+0x94>
 8013a38:	460c      	mov	r4, r1
 8013a3a:	2001      	movs	r0, #1
 8013a3c:	fb0c 3202 	mla	r2, ip, r2, r3
 8013a40:	e7a5      	b.n	801398e <_vfiprintf_r+0x11a>
 8013a42:	2300      	movs	r3, #0
 8013a44:	f04f 0c0a 	mov.w	ip, #10
 8013a48:	4619      	mov	r1, r3
 8013a4a:	3401      	adds	r4, #1
 8013a4c:	9305      	str	r3, [sp, #20]
 8013a4e:	4620      	mov	r0, r4
 8013a50:	f810 2b01 	ldrb.w	r2, [r0], #1
 8013a54:	3a30      	subs	r2, #48	; 0x30
 8013a56:	2a09      	cmp	r2, #9
 8013a58:	d903      	bls.n	8013a62 <_vfiprintf_r+0x1ee>
 8013a5a:	2b00      	cmp	r3, #0
 8013a5c:	d0c5      	beq.n	80139ea <_vfiprintf_r+0x176>
 8013a5e:	9105      	str	r1, [sp, #20]
 8013a60:	e7c3      	b.n	80139ea <_vfiprintf_r+0x176>
 8013a62:	4604      	mov	r4, r0
 8013a64:	2301      	movs	r3, #1
 8013a66:	fb0c 2101 	mla	r1, ip, r1, r2
 8013a6a:	e7f0      	b.n	8013a4e <_vfiprintf_r+0x1da>
 8013a6c:	ab03      	add	r3, sp, #12
 8013a6e:	9300      	str	r3, [sp, #0]
 8013a70:	462a      	mov	r2, r5
 8013a72:	4630      	mov	r0, r6
 8013a74:	4b16      	ldr	r3, [pc, #88]	; (8013ad0 <_vfiprintf_r+0x25c>)
 8013a76:	a904      	add	r1, sp, #16
 8013a78:	f7fd fea0 	bl	80117bc <_printf_float>
 8013a7c:	4607      	mov	r7, r0
 8013a7e:	1c78      	adds	r0, r7, #1
 8013a80:	d1d6      	bne.n	8013a30 <_vfiprintf_r+0x1bc>
 8013a82:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8013a84:	07d9      	lsls	r1, r3, #31
 8013a86:	d405      	bmi.n	8013a94 <_vfiprintf_r+0x220>
 8013a88:	89ab      	ldrh	r3, [r5, #12]
 8013a8a:	059a      	lsls	r2, r3, #22
 8013a8c:	d402      	bmi.n	8013a94 <_vfiprintf_r+0x220>
 8013a8e:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8013a90:	f7ff fe6c 	bl	801376c <__retarget_lock_release_recursive>
 8013a94:	89ab      	ldrh	r3, [r5, #12]
 8013a96:	065b      	lsls	r3, r3, #25
 8013a98:	f53f af12 	bmi.w	80138c0 <_vfiprintf_r+0x4c>
 8013a9c:	9809      	ldr	r0, [sp, #36]	; 0x24
 8013a9e:	e711      	b.n	80138c4 <_vfiprintf_r+0x50>
 8013aa0:	ab03      	add	r3, sp, #12
 8013aa2:	9300      	str	r3, [sp, #0]
 8013aa4:	462a      	mov	r2, r5
 8013aa6:	4630      	mov	r0, r6
 8013aa8:	4b09      	ldr	r3, [pc, #36]	; (8013ad0 <_vfiprintf_r+0x25c>)
 8013aaa:	a904      	add	r1, sp, #16
 8013aac:	f7fe f922 	bl	8011cf4 <_printf_i>
 8013ab0:	e7e4      	b.n	8013a7c <_vfiprintf_r+0x208>
 8013ab2:	bf00      	nop
 8013ab4:	08020604 	.word	0x08020604
 8013ab8:	08020624 	.word	0x08020624
 8013abc:	080205e4 	.word	0x080205e4
 8013ac0:	0802048c 	.word	0x0802048c
 8013ac4:	08020492 	.word	0x08020492
 8013ac8:	08020496 	.word	0x08020496
 8013acc:	080117bd 	.word	0x080117bd
 8013ad0:	0801384f 	.word	0x0801384f

08013ad4 <__swbuf_r>:
 8013ad4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8013ad6:	460e      	mov	r6, r1
 8013ad8:	4614      	mov	r4, r2
 8013ada:	4605      	mov	r5, r0
 8013adc:	b118      	cbz	r0, 8013ae6 <__swbuf_r+0x12>
 8013ade:	6983      	ldr	r3, [r0, #24]
 8013ae0:	b90b      	cbnz	r3, 8013ae6 <__swbuf_r+0x12>
 8013ae2:	f000 f9e3 	bl	8013eac <__sinit>
 8013ae6:	4b21      	ldr	r3, [pc, #132]	; (8013b6c <__swbuf_r+0x98>)
 8013ae8:	429c      	cmp	r4, r3
 8013aea:	d12b      	bne.n	8013b44 <__swbuf_r+0x70>
 8013aec:	686c      	ldr	r4, [r5, #4]
 8013aee:	69a3      	ldr	r3, [r4, #24]
 8013af0:	60a3      	str	r3, [r4, #8]
 8013af2:	89a3      	ldrh	r3, [r4, #12]
 8013af4:	071a      	lsls	r2, r3, #28
 8013af6:	d52f      	bpl.n	8013b58 <__swbuf_r+0x84>
 8013af8:	6923      	ldr	r3, [r4, #16]
 8013afa:	b36b      	cbz	r3, 8013b58 <__swbuf_r+0x84>
 8013afc:	6923      	ldr	r3, [r4, #16]
 8013afe:	6820      	ldr	r0, [r4, #0]
 8013b00:	b2f6      	uxtb	r6, r6
 8013b02:	1ac0      	subs	r0, r0, r3
 8013b04:	6963      	ldr	r3, [r4, #20]
 8013b06:	4637      	mov	r7, r6
 8013b08:	4283      	cmp	r3, r0
 8013b0a:	dc04      	bgt.n	8013b16 <__swbuf_r+0x42>
 8013b0c:	4621      	mov	r1, r4
 8013b0e:	4628      	mov	r0, r5
 8013b10:	f000 f938 	bl	8013d84 <_fflush_r>
 8013b14:	bb30      	cbnz	r0, 8013b64 <__swbuf_r+0x90>
 8013b16:	68a3      	ldr	r3, [r4, #8]
 8013b18:	3001      	adds	r0, #1
 8013b1a:	3b01      	subs	r3, #1
 8013b1c:	60a3      	str	r3, [r4, #8]
 8013b1e:	6823      	ldr	r3, [r4, #0]
 8013b20:	1c5a      	adds	r2, r3, #1
 8013b22:	6022      	str	r2, [r4, #0]
 8013b24:	701e      	strb	r6, [r3, #0]
 8013b26:	6963      	ldr	r3, [r4, #20]
 8013b28:	4283      	cmp	r3, r0
 8013b2a:	d004      	beq.n	8013b36 <__swbuf_r+0x62>
 8013b2c:	89a3      	ldrh	r3, [r4, #12]
 8013b2e:	07db      	lsls	r3, r3, #31
 8013b30:	d506      	bpl.n	8013b40 <__swbuf_r+0x6c>
 8013b32:	2e0a      	cmp	r6, #10
 8013b34:	d104      	bne.n	8013b40 <__swbuf_r+0x6c>
 8013b36:	4621      	mov	r1, r4
 8013b38:	4628      	mov	r0, r5
 8013b3a:	f000 f923 	bl	8013d84 <_fflush_r>
 8013b3e:	b988      	cbnz	r0, 8013b64 <__swbuf_r+0x90>
 8013b40:	4638      	mov	r0, r7
 8013b42:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8013b44:	4b0a      	ldr	r3, [pc, #40]	; (8013b70 <__swbuf_r+0x9c>)
 8013b46:	429c      	cmp	r4, r3
 8013b48:	d101      	bne.n	8013b4e <__swbuf_r+0x7a>
 8013b4a:	68ac      	ldr	r4, [r5, #8]
 8013b4c:	e7cf      	b.n	8013aee <__swbuf_r+0x1a>
 8013b4e:	4b09      	ldr	r3, [pc, #36]	; (8013b74 <__swbuf_r+0xa0>)
 8013b50:	429c      	cmp	r4, r3
 8013b52:	bf08      	it	eq
 8013b54:	68ec      	ldreq	r4, [r5, #12]
 8013b56:	e7ca      	b.n	8013aee <__swbuf_r+0x1a>
 8013b58:	4621      	mov	r1, r4
 8013b5a:	4628      	mov	r0, r5
 8013b5c:	f000 f81a 	bl	8013b94 <__swsetup_r>
 8013b60:	2800      	cmp	r0, #0
 8013b62:	d0cb      	beq.n	8013afc <__swbuf_r+0x28>
 8013b64:	f04f 37ff 	mov.w	r7, #4294967295
 8013b68:	e7ea      	b.n	8013b40 <__swbuf_r+0x6c>
 8013b6a:	bf00      	nop
 8013b6c:	08020604 	.word	0x08020604
 8013b70:	08020624 	.word	0x08020624
 8013b74:	080205e4 	.word	0x080205e4

08013b78 <__ascii_wctomb>:
 8013b78:	4603      	mov	r3, r0
 8013b7a:	4608      	mov	r0, r1
 8013b7c:	b141      	cbz	r1, 8013b90 <__ascii_wctomb+0x18>
 8013b7e:	2aff      	cmp	r2, #255	; 0xff
 8013b80:	d904      	bls.n	8013b8c <__ascii_wctomb+0x14>
 8013b82:	228a      	movs	r2, #138	; 0x8a
 8013b84:	f04f 30ff 	mov.w	r0, #4294967295
 8013b88:	601a      	str	r2, [r3, #0]
 8013b8a:	4770      	bx	lr
 8013b8c:	2001      	movs	r0, #1
 8013b8e:	700a      	strb	r2, [r1, #0]
 8013b90:	4770      	bx	lr
	...

08013b94 <__swsetup_r>:
 8013b94:	4b32      	ldr	r3, [pc, #200]	; (8013c60 <__swsetup_r+0xcc>)
 8013b96:	b570      	push	{r4, r5, r6, lr}
 8013b98:	681d      	ldr	r5, [r3, #0]
 8013b9a:	4606      	mov	r6, r0
 8013b9c:	460c      	mov	r4, r1
 8013b9e:	b125      	cbz	r5, 8013baa <__swsetup_r+0x16>
 8013ba0:	69ab      	ldr	r3, [r5, #24]
 8013ba2:	b913      	cbnz	r3, 8013baa <__swsetup_r+0x16>
 8013ba4:	4628      	mov	r0, r5
 8013ba6:	f000 f981 	bl	8013eac <__sinit>
 8013baa:	4b2e      	ldr	r3, [pc, #184]	; (8013c64 <__swsetup_r+0xd0>)
 8013bac:	429c      	cmp	r4, r3
 8013bae:	d10f      	bne.n	8013bd0 <__swsetup_r+0x3c>
 8013bb0:	686c      	ldr	r4, [r5, #4]
 8013bb2:	89a3      	ldrh	r3, [r4, #12]
 8013bb4:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8013bb8:	0719      	lsls	r1, r3, #28
 8013bba:	d42c      	bmi.n	8013c16 <__swsetup_r+0x82>
 8013bbc:	06dd      	lsls	r5, r3, #27
 8013bbe:	d411      	bmi.n	8013be4 <__swsetup_r+0x50>
 8013bc0:	2309      	movs	r3, #9
 8013bc2:	6033      	str	r3, [r6, #0]
 8013bc4:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8013bc8:	f04f 30ff 	mov.w	r0, #4294967295
 8013bcc:	81a3      	strh	r3, [r4, #12]
 8013bce:	e03e      	b.n	8013c4e <__swsetup_r+0xba>
 8013bd0:	4b25      	ldr	r3, [pc, #148]	; (8013c68 <__swsetup_r+0xd4>)
 8013bd2:	429c      	cmp	r4, r3
 8013bd4:	d101      	bne.n	8013bda <__swsetup_r+0x46>
 8013bd6:	68ac      	ldr	r4, [r5, #8]
 8013bd8:	e7eb      	b.n	8013bb2 <__swsetup_r+0x1e>
 8013bda:	4b24      	ldr	r3, [pc, #144]	; (8013c6c <__swsetup_r+0xd8>)
 8013bdc:	429c      	cmp	r4, r3
 8013bde:	bf08      	it	eq
 8013be0:	68ec      	ldreq	r4, [r5, #12]
 8013be2:	e7e6      	b.n	8013bb2 <__swsetup_r+0x1e>
 8013be4:	0758      	lsls	r0, r3, #29
 8013be6:	d512      	bpl.n	8013c0e <__swsetup_r+0x7a>
 8013be8:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8013bea:	b141      	cbz	r1, 8013bfe <__swsetup_r+0x6a>
 8013bec:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8013bf0:	4299      	cmp	r1, r3
 8013bf2:	d002      	beq.n	8013bfa <__swsetup_r+0x66>
 8013bf4:	4630      	mov	r0, r6
 8013bf6:	f7fd fc67 	bl	80114c8 <_free_r>
 8013bfa:	2300      	movs	r3, #0
 8013bfc:	6363      	str	r3, [r4, #52]	; 0x34
 8013bfe:	89a3      	ldrh	r3, [r4, #12]
 8013c00:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8013c04:	81a3      	strh	r3, [r4, #12]
 8013c06:	2300      	movs	r3, #0
 8013c08:	6063      	str	r3, [r4, #4]
 8013c0a:	6923      	ldr	r3, [r4, #16]
 8013c0c:	6023      	str	r3, [r4, #0]
 8013c0e:	89a3      	ldrh	r3, [r4, #12]
 8013c10:	f043 0308 	orr.w	r3, r3, #8
 8013c14:	81a3      	strh	r3, [r4, #12]
 8013c16:	6923      	ldr	r3, [r4, #16]
 8013c18:	b94b      	cbnz	r3, 8013c2e <__swsetup_r+0x9a>
 8013c1a:	89a3      	ldrh	r3, [r4, #12]
 8013c1c:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8013c20:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8013c24:	d003      	beq.n	8013c2e <__swsetup_r+0x9a>
 8013c26:	4621      	mov	r1, r4
 8013c28:	4630      	mov	r0, r6
 8013c2a:	f000 fa01 	bl	8014030 <__smakebuf_r>
 8013c2e:	89a0      	ldrh	r0, [r4, #12]
 8013c30:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8013c34:	f010 0301 	ands.w	r3, r0, #1
 8013c38:	d00a      	beq.n	8013c50 <__swsetup_r+0xbc>
 8013c3a:	2300      	movs	r3, #0
 8013c3c:	60a3      	str	r3, [r4, #8]
 8013c3e:	6963      	ldr	r3, [r4, #20]
 8013c40:	425b      	negs	r3, r3
 8013c42:	61a3      	str	r3, [r4, #24]
 8013c44:	6923      	ldr	r3, [r4, #16]
 8013c46:	b943      	cbnz	r3, 8013c5a <__swsetup_r+0xc6>
 8013c48:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8013c4c:	d1ba      	bne.n	8013bc4 <__swsetup_r+0x30>
 8013c4e:	bd70      	pop	{r4, r5, r6, pc}
 8013c50:	0781      	lsls	r1, r0, #30
 8013c52:	bf58      	it	pl
 8013c54:	6963      	ldrpl	r3, [r4, #20]
 8013c56:	60a3      	str	r3, [r4, #8]
 8013c58:	e7f4      	b.n	8013c44 <__swsetup_r+0xb0>
 8013c5a:	2000      	movs	r0, #0
 8013c5c:	e7f7      	b.n	8013c4e <__swsetup_r+0xba>
 8013c5e:	bf00      	nop
 8013c60:	2000d7f0 	.word	0x2000d7f0
 8013c64:	08020604 	.word	0x08020604
 8013c68:	08020624 	.word	0x08020624
 8013c6c:	080205e4 	.word	0x080205e4

08013c70 <abort>:
 8013c70:	2006      	movs	r0, #6
 8013c72:	b508      	push	{r3, lr}
 8013c74:	f000 fa4c 	bl	8014110 <raise>
 8013c78:	2001      	movs	r0, #1
 8013c7a:	f7ef fb16 	bl	80032aa <_exit>
	...

08013c80 <__sflush_r>:
 8013c80:	898a      	ldrh	r2, [r1, #12]
 8013c82:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8013c84:	4605      	mov	r5, r0
 8013c86:	0710      	lsls	r0, r2, #28
 8013c88:	460c      	mov	r4, r1
 8013c8a:	d457      	bmi.n	8013d3c <__sflush_r+0xbc>
 8013c8c:	684b      	ldr	r3, [r1, #4]
 8013c8e:	2b00      	cmp	r3, #0
 8013c90:	dc04      	bgt.n	8013c9c <__sflush_r+0x1c>
 8013c92:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8013c94:	2b00      	cmp	r3, #0
 8013c96:	dc01      	bgt.n	8013c9c <__sflush_r+0x1c>
 8013c98:	2000      	movs	r0, #0
 8013c9a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8013c9c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8013c9e:	2e00      	cmp	r6, #0
 8013ca0:	d0fa      	beq.n	8013c98 <__sflush_r+0x18>
 8013ca2:	2300      	movs	r3, #0
 8013ca4:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8013ca8:	682f      	ldr	r7, [r5, #0]
 8013caa:	602b      	str	r3, [r5, #0]
 8013cac:	d032      	beq.n	8013d14 <__sflush_r+0x94>
 8013cae:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8013cb0:	89a3      	ldrh	r3, [r4, #12]
 8013cb2:	075a      	lsls	r2, r3, #29
 8013cb4:	d505      	bpl.n	8013cc2 <__sflush_r+0x42>
 8013cb6:	6863      	ldr	r3, [r4, #4]
 8013cb8:	1ac0      	subs	r0, r0, r3
 8013cba:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8013cbc:	b10b      	cbz	r3, 8013cc2 <__sflush_r+0x42>
 8013cbe:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8013cc0:	1ac0      	subs	r0, r0, r3
 8013cc2:	2300      	movs	r3, #0
 8013cc4:	4602      	mov	r2, r0
 8013cc6:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8013cc8:	4628      	mov	r0, r5
 8013cca:	6a21      	ldr	r1, [r4, #32]
 8013ccc:	47b0      	blx	r6
 8013cce:	1c43      	adds	r3, r0, #1
 8013cd0:	89a3      	ldrh	r3, [r4, #12]
 8013cd2:	d106      	bne.n	8013ce2 <__sflush_r+0x62>
 8013cd4:	6829      	ldr	r1, [r5, #0]
 8013cd6:	291d      	cmp	r1, #29
 8013cd8:	d82c      	bhi.n	8013d34 <__sflush_r+0xb4>
 8013cda:	4a29      	ldr	r2, [pc, #164]	; (8013d80 <__sflush_r+0x100>)
 8013cdc:	40ca      	lsrs	r2, r1
 8013cde:	07d6      	lsls	r6, r2, #31
 8013ce0:	d528      	bpl.n	8013d34 <__sflush_r+0xb4>
 8013ce2:	2200      	movs	r2, #0
 8013ce4:	6062      	str	r2, [r4, #4]
 8013ce6:	6922      	ldr	r2, [r4, #16]
 8013ce8:	04d9      	lsls	r1, r3, #19
 8013cea:	6022      	str	r2, [r4, #0]
 8013cec:	d504      	bpl.n	8013cf8 <__sflush_r+0x78>
 8013cee:	1c42      	adds	r2, r0, #1
 8013cf0:	d101      	bne.n	8013cf6 <__sflush_r+0x76>
 8013cf2:	682b      	ldr	r3, [r5, #0]
 8013cf4:	b903      	cbnz	r3, 8013cf8 <__sflush_r+0x78>
 8013cf6:	6560      	str	r0, [r4, #84]	; 0x54
 8013cf8:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8013cfa:	602f      	str	r7, [r5, #0]
 8013cfc:	2900      	cmp	r1, #0
 8013cfe:	d0cb      	beq.n	8013c98 <__sflush_r+0x18>
 8013d00:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8013d04:	4299      	cmp	r1, r3
 8013d06:	d002      	beq.n	8013d0e <__sflush_r+0x8e>
 8013d08:	4628      	mov	r0, r5
 8013d0a:	f7fd fbdd 	bl	80114c8 <_free_r>
 8013d0e:	2000      	movs	r0, #0
 8013d10:	6360      	str	r0, [r4, #52]	; 0x34
 8013d12:	e7c2      	b.n	8013c9a <__sflush_r+0x1a>
 8013d14:	6a21      	ldr	r1, [r4, #32]
 8013d16:	2301      	movs	r3, #1
 8013d18:	4628      	mov	r0, r5
 8013d1a:	47b0      	blx	r6
 8013d1c:	1c41      	adds	r1, r0, #1
 8013d1e:	d1c7      	bne.n	8013cb0 <__sflush_r+0x30>
 8013d20:	682b      	ldr	r3, [r5, #0]
 8013d22:	2b00      	cmp	r3, #0
 8013d24:	d0c4      	beq.n	8013cb0 <__sflush_r+0x30>
 8013d26:	2b1d      	cmp	r3, #29
 8013d28:	d001      	beq.n	8013d2e <__sflush_r+0xae>
 8013d2a:	2b16      	cmp	r3, #22
 8013d2c:	d101      	bne.n	8013d32 <__sflush_r+0xb2>
 8013d2e:	602f      	str	r7, [r5, #0]
 8013d30:	e7b2      	b.n	8013c98 <__sflush_r+0x18>
 8013d32:	89a3      	ldrh	r3, [r4, #12]
 8013d34:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8013d38:	81a3      	strh	r3, [r4, #12]
 8013d3a:	e7ae      	b.n	8013c9a <__sflush_r+0x1a>
 8013d3c:	690f      	ldr	r7, [r1, #16]
 8013d3e:	2f00      	cmp	r7, #0
 8013d40:	d0aa      	beq.n	8013c98 <__sflush_r+0x18>
 8013d42:	0793      	lsls	r3, r2, #30
 8013d44:	bf18      	it	ne
 8013d46:	2300      	movne	r3, #0
 8013d48:	680e      	ldr	r6, [r1, #0]
 8013d4a:	bf08      	it	eq
 8013d4c:	694b      	ldreq	r3, [r1, #20]
 8013d4e:	1bf6      	subs	r6, r6, r7
 8013d50:	600f      	str	r7, [r1, #0]
 8013d52:	608b      	str	r3, [r1, #8]
 8013d54:	2e00      	cmp	r6, #0
 8013d56:	dd9f      	ble.n	8013c98 <__sflush_r+0x18>
 8013d58:	4633      	mov	r3, r6
 8013d5a:	463a      	mov	r2, r7
 8013d5c:	4628      	mov	r0, r5
 8013d5e:	6a21      	ldr	r1, [r4, #32]
 8013d60:	f8d4 c028 	ldr.w	ip, [r4, #40]	; 0x28
 8013d64:	47e0      	blx	ip
 8013d66:	2800      	cmp	r0, #0
 8013d68:	dc06      	bgt.n	8013d78 <__sflush_r+0xf8>
 8013d6a:	89a3      	ldrh	r3, [r4, #12]
 8013d6c:	f04f 30ff 	mov.w	r0, #4294967295
 8013d70:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8013d74:	81a3      	strh	r3, [r4, #12]
 8013d76:	e790      	b.n	8013c9a <__sflush_r+0x1a>
 8013d78:	4407      	add	r7, r0
 8013d7a:	1a36      	subs	r6, r6, r0
 8013d7c:	e7ea      	b.n	8013d54 <__sflush_r+0xd4>
 8013d7e:	bf00      	nop
 8013d80:	20400001 	.word	0x20400001

08013d84 <_fflush_r>:
 8013d84:	b538      	push	{r3, r4, r5, lr}
 8013d86:	690b      	ldr	r3, [r1, #16]
 8013d88:	4605      	mov	r5, r0
 8013d8a:	460c      	mov	r4, r1
 8013d8c:	b913      	cbnz	r3, 8013d94 <_fflush_r+0x10>
 8013d8e:	2500      	movs	r5, #0
 8013d90:	4628      	mov	r0, r5
 8013d92:	bd38      	pop	{r3, r4, r5, pc}
 8013d94:	b118      	cbz	r0, 8013d9e <_fflush_r+0x1a>
 8013d96:	6983      	ldr	r3, [r0, #24]
 8013d98:	b90b      	cbnz	r3, 8013d9e <_fflush_r+0x1a>
 8013d9a:	f000 f887 	bl	8013eac <__sinit>
 8013d9e:	4b14      	ldr	r3, [pc, #80]	; (8013df0 <_fflush_r+0x6c>)
 8013da0:	429c      	cmp	r4, r3
 8013da2:	d11b      	bne.n	8013ddc <_fflush_r+0x58>
 8013da4:	686c      	ldr	r4, [r5, #4]
 8013da6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8013daa:	2b00      	cmp	r3, #0
 8013dac:	d0ef      	beq.n	8013d8e <_fflush_r+0xa>
 8013dae:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8013db0:	07d0      	lsls	r0, r2, #31
 8013db2:	d404      	bmi.n	8013dbe <_fflush_r+0x3a>
 8013db4:	0599      	lsls	r1, r3, #22
 8013db6:	d402      	bmi.n	8013dbe <_fflush_r+0x3a>
 8013db8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8013dba:	f7ff fcd6 	bl	801376a <__retarget_lock_acquire_recursive>
 8013dbe:	4628      	mov	r0, r5
 8013dc0:	4621      	mov	r1, r4
 8013dc2:	f7ff ff5d 	bl	8013c80 <__sflush_r>
 8013dc6:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8013dc8:	4605      	mov	r5, r0
 8013dca:	07da      	lsls	r2, r3, #31
 8013dcc:	d4e0      	bmi.n	8013d90 <_fflush_r+0xc>
 8013dce:	89a3      	ldrh	r3, [r4, #12]
 8013dd0:	059b      	lsls	r3, r3, #22
 8013dd2:	d4dd      	bmi.n	8013d90 <_fflush_r+0xc>
 8013dd4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8013dd6:	f7ff fcc9 	bl	801376c <__retarget_lock_release_recursive>
 8013dda:	e7d9      	b.n	8013d90 <_fflush_r+0xc>
 8013ddc:	4b05      	ldr	r3, [pc, #20]	; (8013df4 <_fflush_r+0x70>)
 8013dde:	429c      	cmp	r4, r3
 8013de0:	d101      	bne.n	8013de6 <_fflush_r+0x62>
 8013de2:	68ac      	ldr	r4, [r5, #8]
 8013de4:	e7df      	b.n	8013da6 <_fflush_r+0x22>
 8013de6:	4b04      	ldr	r3, [pc, #16]	; (8013df8 <_fflush_r+0x74>)
 8013de8:	429c      	cmp	r4, r3
 8013dea:	bf08      	it	eq
 8013dec:	68ec      	ldreq	r4, [r5, #12]
 8013dee:	e7da      	b.n	8013da6 <_fflush_r+0x22>
 8013df0:	08020604 	.word	0x08020604
 8013df4:	08020624 	.word	0x08020624
 8013df8:	080205e4 	.word	0x080205e4

08013dfc <std>:
 8013dfc:	2300      	movs	r3, #0
 8013dfe:	b510      	push	{r4, lr}
 8013e00:	4604      	mov	r4, r0
 8013e02:	e9c0 3300 	strd	r3, r3, [r0]
 8013e06:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8013e0a:	6083      	str	r3, [r0, #8]
 8013e0c:	8181      	strh	r1, [r0, #12]
 8013e0e:	6643      	str	r3, [r0, #100]	; 0x64
 8013e10:	81c2      	strh	r2, [r0, #14]
 8013e12:	6183      	str	r3, [r0, #24]
 8013e14:	4619      	mov	r1, r3
 8013e16:	2208      	movs	r2, #8
 8013e18:	305c      	adds	r0, #92	; 0x5c
 8013e1a:	f7fd fb4d 	bl	80114b8 <memset>
 8013e1e:	4b05      	ldr	r3, [pc, #20]	; (8013e34 <std+0x38>)
 8013e20:	6224      	str	r4, [r4, #32]
 8013e22:	6263      	str	r3, [r4, #36]	; 0x24
 8013e24:	4b04      	ldr	r3, [pc, #16]	; (8013e38 <std+0x3c>)
 8013e26:	62a3      	str	r3, [r4, #40]	; 0x28
 8013e28:	4b04      	ldr	r3, [pc, #16]	; (8013e3c <std+0x40>)
 8013e2a:	62e3      	str	r3, [r4, #44]	; 0x2c
 8013e2c:	4b04      	ldr	r3, [pc, #16]	; (8013e40 <std+0x44>)
 8013e2e:	6323      	str	r3, [r4, #48]	; 0x30
 8013e30:	bd10      	pop	{r4, pc}
 8013e32:	bf00      	nop
 8013e34:	08014149 	.word	0x08014149
 8013e38:	0801416b 	.word	0x0801416b
 8013e3c:	080141a3 	.word	0x080141a3
 8013e40:	080141c7 	.word	0x080141c7

08013e44 <_cleanup_r>:
 8013e44:	4901      	ldr	r1, [pc, #4]	; (8013e4c <_cleanup_r+0x8>)
 8013e46:	f000 b8af 	b.w	8013fa8 <_fwalk_reent>
 8013e4a:	bf00      	nop
 8013e4c:	08013d85 	.word	0x08013d85

08013e50 <__sfmoreglue>:
 8013e50:	2268      	movs	r2, #104	; 0x68
 8013e52:	b570      	push	{r4, r5, r6, lr}
 8013e54:	1e4d      	subs	r5, r1, #1
 8013e56:	4355      	muls	r5, r2
 8013e58:	460e      	mov	r6, r1
 8013e5a:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8013e5e:	f7fd fb9b 	bl	8011598 <_malloc_r>
 8013e62:	4604      	mov	r4, r0
 8013e64:	b140      	cbz	r0, 8013e78 <__sfmoreglue+0x28>
 8013e66:	2100      	movs	r1, #0
 8013e68:	e9c0 1600 	strd	r1, r6, [r0]
 8013e6c:	300c      	adds	r0, #12
 8013e6e:	60a0      	str	r0, [r4, #8]
 8013e70:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8013e74:	f7fd fb20 	bl	80114b8 <memset>
 8013e78:	4620      	mov	r0, r4
 8013e7a:	bd70      	pop	{r4, r5, r6, pc}

08013e7c <__sfp_lock_acquire>:
 8013e7c:	4801      	ldr	r0, [pc, #4]	; (8013e84 <__sfp_lock_acquire+0x8>)
 8013e7e:	f7ff bc74 	b.w	801376a <__retarget_lock_acquire_recursive>
 8013e82:	bf00      	nop
 8013e84:	2000ecdd 	.word	0x2000ecdd

08013e88 <__sfp_lock_release>:
 8013e88:	4801      	ldr	r0, [pc, #4]	; (8013e90 <__sfp_lock_release+0x8>)
 8013e8a:	f7ff bc6f 	b.w	801376c <__retarget_lock_release_recursive>
 8013e8e:	bf00      	nop
 8013e90:	2000ecdd 	.word	0x2000ecdd

08013e94 <__sinit_lock_acquire>:
 8013e94:	4801      	ldr	r0, [pc, #4]	; (8013e9c <__sinit_lock_acquire+0x8>)
 8013e96:	f7ff bc68 	b.w	801376a <__retarget_lock_acquire_recursive>
 8013e9a:	bf00      	nop
 8013e9c:	2000ecde 	.word	0x2000ecde

08013ea0 <__sinit_lock_release>:
 8013ea0:	4801      	ldr	r0, [pc, #4]	; (8013ea8 <__sinit_lock_release+0x8>)
 8013ea2:	f7ff bc63 	b.w	801376c <__retarget_lock_release_recursive>
 8013ea6:	bf00      	nop
 8013ea8:	2000ecde 	.word	0x2000ecde

08013eac <__sinit>:
 8013eac:	b510      	push	{r4, lr}
 8013eae:	4604      	mov	r4, r0
 8013eb0:	f7ff fff0 	bl	8013e94 <__sinit_lock_acquire>
 8013eb4:	69a3      	ldr	r3, [r4, #24]
 8013eb6:	b11b      	cbz	r3, 8013ec0 <__sinit+0x14>
 8013eb8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8013ebc:	f7ff bff0 	b.w	8013ea0 <__sinit_lock_release>
 8013ec0:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8013ec4:	6523      	str	r3, [r4, #80]	; 0x50
 8013ec6:	4b13      	ldr	r3, [pc, #76]	; (8013f14 <__sinit+0x68>)
 8013ec8:	4a13      	ldr	r2, [pc, #76]	; (8013f18 <__sinit+0x6c>)
 8013eca:	681b      	ldr	r3, [r3, #0]
 8013ecc:	62a2      	str	r2, [r4, #40]	; 0x28
 8013ece:	42a3      	cmp	r3, r4
 8013ed0:	bf08      	it	eq
 8013ed2:	2301      	moveq	r3, #1
 8013ed4:	4620      	mov	r0, r4
 8013ed6:	bf08      	it	eq
 8013ed8:	61a3      	streq	r3, [r4, #24]
 8013eda:	f000 f81f 	bl	8013f1c <__sfp>
 8013ede:	6060      	str	r0, [r4, #4]
 8013ee0:	4620      	mov	r0, r4
 8013ee2:	f000 f81b 	bl	8013f1c <__sfp>
 8013ee6:	60a0      	str	r0, [r4, #8]
 8013ee8:	4620      	mov	r0, r4
 8013eea:	f000 f817 	bl	8013f1c <__sfp>
 8013eee:	2200      	movs	r2, #0
 8013ef0:	2104      	movs	r1, #4
 8013ef2:	60e0      	str	r0, [r4, #12]
 8013ef4:	6860      	ldr	r0, [r4, #4]
 8013ef6:	f7ff ff81 	bl	8013dfc <std>
 8013efa:	2201      	movs	r2, #1
 8013efc:	2109      	movs	r1, #9
 8013efe:	68a0      	ldr	r0, [r4, #8]
 8013f00:	f7ff ff7c 	bl	8013dfc <std>
 8013f04:	2202      	movs	r2, #2
 8013f06:	2112      	movs	r1, #18
 8013f08:	68e0      	ldr	r0, [r4, #12]
 8013f0a:	f7ff ff77 	bl	8013dfc <std>
 8013f0e:	2301      	movs	r3, #1
 8013f10:	61a3      	str	r3, [r4, #24]
 8013f12:	e7d1      	b.n	8013eb8 <__sinit+0xc>
 8013f14:	08020268 	.word	0x08020268
 8013f18:	08013e45 	.word	0x08013e45

08013f1c <__sfp>:
 8013f1c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8013f1e:	4607      	mov	r7, r0
 8013f20:	f7ff ffac 	bl	8013e7c <__sfp_lock_acquire>
 8013f24:	4b1e      	ldr	r3, [pc, #120]	; (8013fa0 <__sfp+0x84>)
 8013f26:	681e      	ldr	r6, [r3, #0]
 8013f28:	69b3      	ldr	r3, [r6, #24]
 8013f2a:	b913      	cbnz	r3, 8013f32 <__sfp+0x16>
 8013f2c:	4630      	mov	r0, r6
 8013f2e:	f7ff ffbd 	bl	8013eac <__sinit>
 8013f32:	3648      	adds	r6, #72	; 0x48
 8013f34:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8013f38:	3b01      	subs	r3, #1
 8013f3a:	d503      	bpl.n	8013f44 <__sfp+0x28>
 8013f3c:	6833      	ldr	r3, [r6, #0]
 8013f3e:	b30b      	cbz	r3, 8013f84 <__sfp+0x68>
 8013f40:	6836      	ldr	r6, [r6, #0]
 8013f42:	e7f7      	b.n	8013f34 <__sfp+0x18>
 8013f44:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8013f48:	b9d5      	cbnz	r5, 8013f80 <__sfp+0x64>
 8013f4a:	4b16      	ldr	r3, [pc, #88]	; (8013fa4 <__sfp+0x88>)
 8013f4c:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8013f50:	60e3      	str	r3, [r4, #12]
 8013f52:	6665      	str	r5, [r4, #100]	; 0x64
 8013f54:	f7ff fc08 	bl	8013768 <__retarget_lock_init_recursive>
 8013f58:	f7ff ff96 	bl	8013e88 <__sfp_lock_release>
 8013f5c:	2208      	movs	r2, #8
 8013f5e:	4629      	mov	r1, r5
 8013f60:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8013f64:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8013f68:	6025      	str	r5, [r4, #0]
 8013f6a:	61a5      	str	r5, [r4, #24]
 8013f6c:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8013f70:	f7fd faa2 	bl	80114b8 <memset>
 8013f74:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8013f78:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8013f7c:	4620      	mov	r0, r4
 8013f7e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8013f80:	3468      	adds	r4, #104	; 0x68
 8013f82:	e7d9      	b.n	8013f38 <__sfp+0x1c>
 8013f84:	2104      	movs	r1, #4
 8013f86:	4638      	mov	r0, r7
 8013f88:	f7ff ff62 	bl	8013e50 <__sfmoreglue>
 8013f8c:	4604      	mov	r4, r0
 8013f8e:	6030      	str	r0, [r6, #0]
 8013f90:	2800      	cmp	r0, #0
 8013f92:	d1d5      	bne.n	8013f40 <__sfp+0x24>
 8013f94:	f7ff ff78 	bl	8013e88 <__sfp_lock_release>
 8013f98:	230c      	movs	r3, #12
 8013f9a:	603b      	str	r3, [r7, #0]
 8013f9c:	e7ee      	b.n	8013f7c <__sfp+0x60>
 8013f9e:	bf00      	nop
 8013fa0:	08020268 	.word	0x08020268
 8013fa4:	ffff0001 	.word	0xffff0001

08013fa8 <_fwalk_reent>:
 8013fa8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8013fac:	4606      	mov	r6, r0
 8013fae:	4688      	mov	r8, r1
 8013fb0:	2700      	movs	r7, #0
 8013fb2:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8013fb6:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8013fba:	f1b9 0901 	subs.w	r9, r9, #1
 8013fbe:	d505      	bpl.n	8013fcc <_fwalk_reent+0x24>
 8013fc0:	6824      	ldr	r4, [r4, #0]
 8013fc2:	2c00      	cmp	r4, #0
 8013fc4:	d1f7      	bne.n	8013fb6 <_fwalk_reent+0xe>
 8013fc6:	4638      	mov	r0, r7
 8013fc8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8013fcc:	89ab      	ldrh	r3, [r5, #12]
 8013fce:	2b01      	cmp	r3, #1
 8013fd0:	d907      	bls.n	8013fe2 <_fwalk_reent+0x3a>
 8013fd2:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8013fd6:	3301      	adds	r3, #1
 8013fd8:	d003      	beq.n	8013fe2 <_fwalk_reent+0x3a>
 8013fda:	4629      	mov	r1, r5
 8013fdc:	4630      	mov	r0, r6
 8013fde:	47c0      	blx	r8
 8013fe0:	4307      	orrs	r7, r0
 8013fe2:	3568      	adds	r5, #104	; 0x68
 8013fe4:	e7e9      	b.n	8013fba <_fwalk_reent+0x12>

08013fe6 <__swhatbuf_r>:
 8013fe6:	b570      	push	{r4, r5, r6, lr}
 8013fe8:	460e      	mov	r6, r1
 8013fea:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8013fee:	4614      	mov	r4, r2
 8013ff0:	2900      	cmp	r1, #0
 8013ff2:	461d      	mov	r5, r3
 8013ff4:	b096      	sub	sp, #88	; 0x58
 8013ff6:	da08      	bge.n	801400a <__swhatbuf_r+0x24>
 8013ff8:	2200      	movs	r2, #0
 8013ffa:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 8013ffe:	602a      	str	r2, [r5, #0]
 8014000:	061a      	lsls	r2, r3, #24
 8014002:	d410      	bmi.n	8014026 <__swhatbuf_r+0x40>
 8014004:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8014008:	e00e      	b.n	8014028 <__swhatbuf_r+0x42>
 801400a:	466a      	mov	r2, sp
 801400c:	f000 f902 	bl	8014214 <_fstat_r>
 8014010:	2800      	cmp	r0, #0
 8014012:	dbf1      	blt.n	8013ff8 <__swhatbuf_r+0x12>
 8014014:	9a01      	ldr	r2, [sp, #4]
 8014016:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 801401a:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 801401e:	425a      	negs	r2, r3
 8014020:	415a      	adcs	r2, r3
 8014022:	602a      	str	r2, [r5, #0]
 8014024:	e7ee      	b.n	8014004 <__swhatbuf_r+0x1e>
 8014026:	2340      	movs	r3, #64	; 0x40
 8014028:	2000      	movs	r0, #0
 801402a:	6023      	str	r3, [r4, #0]
 801402c:	b016      	add	sp, #88	; 0x58
 801402e:	bd70      	pop	{r4, r5, r6, pc}

08014030 <__smakebuf_r>:
 8014030:	898b      	ldrh	r3, [r1, #12]
 8014032:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8014034:	079d      	lsls	r5, r3, #30
 8014036:	4606      	mov	r6, r0
 8014038:	460c      	mov	r4, r1
 801403a:	d507      	bpl.n	801404c <__smakebuf_r+0x1c>
 801403c:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8014040:	6023      	str	r3, [r4, #0]
 8014042:	6123      	str	r3, [r4, #16]
 8014044:	2301      	movs	r3, #1
 8014046:	6163      	str	r3, [r4, #20]
 8014048:	b002      	add	sp, #8
 801404a:	bd70      	pop	{r4, r5, r6, pc}
 801404c:	466a      	mov	r2, sp
 801404e:	ab01      	add	r3, sp, #4
 8014050:	f7ff ffc9 	bl	8013fe6 <__swhatbuf_r>
 8014054:	9900      	ldr	r1, [sp, #0]
 8014056:	4605      	mov	r5, r0
 8014058:	4630      	mov	r0, r6
 801405a:	f7fd fa9d 	bl	8011598 <_malloc_r>
 801405e:	b948      	cbnz	r0, 8014074 <__smakebuf_r+0x44>
 8014060:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8014064:	059a      	lsls	r2, r3, #22
 8014066:	d4ef      	bmi.n	8014048 <__smakebuf_r+0x18>
 8014068:	f023 0303 	bic.w	r3, r3, #3
 801406c:	f043 0302 	orr.w	r3, r3, #2
 8014070:	81a3      	strh	r3, [r4, #12]
 8014072:	e7e3      	b.n	801403c <__smakebuf_r+0xc>
 8014074:	4b0d      	ldr	r3, [pc, #52]	; (80140ac <__smakebuf_r+0x7c>)
 8014076:	62b3      	str	r3, [r6, #40]	; 0x28
 8014078:	89a3      	ldrh	r3, [r4, #12]
 801407a:	6020      	str	r0, [r4, #0]
 801407c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8014080:	81a3      	strh	r3, [r4, #12]
 8014082:	9b00      	ldr	r3, [sp, #0]
 8014084:	6120      	str	r0, [r4, #16]
 8014086:	6163      	str	r3, [r4, #20]
 8014088:	9b01      	ldr	r3, [sp, #4]
 801408a:	b15b      	cbz	r3, 80140a4 <__smakebuf_r+0x74>
 801408c:	4630      	mov	r0, r6
 801408e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8014092:	f000 f8d1 	bl	8014238 <_isatty_r>
 8014096:	b128      	cbz	r0, 80140a4 <__smakebuf_r+0x74>
 8014098:	89a3      	ldrh	r3, [r4, #12]
 801409a:	f023 0303 	bic.w	r3, r3, #3
 801409e:	f043 0301 	orr.w	r3, r3, #1
 80140a2:	81a3      	strh	r3, [r4, #12]
 80140a4:	89a0      	ldrh	r0, [r4, #12]
 80140a6:	4305      	orrs	r5, r0
 80140a8:	81a5      	strh	r5, [r4, #12]
 80140aa:	e7cd      	b.n	8014048 <__smakebuf_r+0x18>
 80140ac:	08013e45 	.word	0x08013e45

080140b0 <_malloc_usable_size_r>:
 80140b0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80140b4:	1f18      	subs	r0, r3, #4
 80140b6:	2b00      	cmp	r3, #0
 80140b8:	bfbc      	itt	lt
 80140ba:	580b      	ldrlt	r3, [r1, r0]
 80140bc:	18c0      	addlt	r0, r0, r3
 80140be:	4770      	bx	lr

080140c0 <_raise_r>:
 80140c0:	291f      	cmp	r1, #31
 80140c2:	b538      	push	{r3, r4, r5, lr}
 80140c4:	4604      	mov	r4, r0
 80140c6:	460d      	mov	r5, r1
 80140c8:	d904      	bls.n	80140d4 <_raise_r+0x14>
 80140ca:	2316      	movs	r3, #22
 80140cc:	6003      	str	r3, [r0, #0]
 80140ce:	f04f 30ff 	mov.w	r0, #4294967295
 80140d2:	bd38      	pop	{r3, r4, r5, pc}
 80140d4:	6c42      	ldr	r2, [r0, #68]	; 0x44
 80140d6:	b112      	cbz	r2, 80140de <_raise_r+0x1e>
 80140d8:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80140dc:	b94b      	cbnz	r3, 80140f2 <_raise_r+0x32>
 80140de:	4620      	mov	r0, r4
 80140e0:	f000 f830 	bl	8014144 <_getpid_r>
 80140e4:	462a      	mov	r2, r5
 80140e6:	4601      	mov	r1, r0
 80140e8:	4620      	mov	r0, r4
 80140ea:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80140ee:	f000 b817 	b.w	8014120 <_kill_r>
 80140f2:	2b01      	cmp	r3, #1
 80140f4:	d00a      	beq.n	801410c <_raise_r+0x4c>
 80140f6:	1c59      	adds	r1, r3, #1
 80140f8:	d103      	bne.n	8014102 <_raise_r+0x42>
 80140fa:	2316      	movs	r3, #22
 80140fc:	6003      	str	r3, [r0, #0]
 80140fe:	2001      	movs	r0, #1
 8014100:	e7e7      	b.n	80140d2 <_raise_r+0x12>
 8014102:	2400      	movs	r4, #0
 8014104:	4628      	mov	r0, r5
 8014106:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 801410a:	4798      	blx	r3
 801410c:	2000      	movs	r0, #0
 801410e:	e7e0      	b.n	80140d2 <_raise_r+0x12>

08014110 <raise>:
 8014110:	4b02      	ldr	r3, [pc, #8]	; (801411c <raise+0xc>)
 8014112:	4601      	mov	r1, r0
 8014114:	6818      	ldr	r0, [r3, #0]
 8014116:	f7ff bfd3 	b.w	80140c0 <_raise_r>
 801411a:	bf00      	nop
 801411c:	2000d7f0 	.word	0x2000d7f0

08014120 <_kill_r>:
 8014120:	b538      	push	{r3, r4, r5, lr}
 8014122:	2300      	movs	r3, #0
 8014124:	4d06      	ldr	r5, [pc, #24]	; (8014140 <_kill_r+0x20>)
 8014126:	4604      	mov	r4, r0
 8014128:	4608      	mov	r0, r1
 801412a:	4611      	mov	r1, r2
 801412c:	602b      	str	r3, [r5, #0]
 801412e:	f7ef f8ac 	bl	800328a <_kill>
 8014132:	1c43      	adds	r3, r0, #1
 8014134:	d102      	bne.n	801413c <_kill_r+0x1c>
 8014136:	682b      	ldr	r3, [r5, #0]
 8014138:	b103      	cbz	r3, 801413c <_kill_r+0x1c>
 801413a:	6023      	str	r3, [r4, #0]
 801413c:	bd38      	pop	{r3, r4, r5, pc}
 801413e:	bf00      	nop
 8014140:	2000ecd8 	.word	0x2000ecd8

08014144 <_getpid_r>:
 8014144:	f7ef b89a 	b.w	800327c <_getpid>

08014148 <__sread>:
 8014148:	b510      	push	{r4, lr}
 801414a:	460c      	mov	r4, r1
 801414c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8014150:	f000 f894 	bl	801427c <_read_r>
 8014154:	2800      	cmp	r0, #0
 8014156:	bfab      	itete	ge
 8014158:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 801415a:	89a3      	ldrhlt	r3, [r4, #12]
 801415c:	181b      	addge	r3, r3, r0
 801415e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8014162:	bfac      	ite	ge
 8014164:	6563      	strge	r3, [r4, #84]	; 0x54
 8014166:	81a3      	strhlt	r3, [r4, #12]
 8014168:	bd10      	pop	{r4, pc}

0801416a <__swrite>:
 801416a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801416e:	461f      	mov	r7, r3
 8014170:	898b      	ldrh	r3, [r1, #12]
 8014172:	4605      	mov	r5, r0
 8014174:	05db      	lsls	r3, r3, #23
 8014176:	460c      	mov	r4, r1
 8014178:	4616      	mov	r6, r2
 801417a:	d505      	bpl.n	8014188 <__swrite+0x1e>
 801417c:	2302      	movs	r3, #2
 801417e:	2200      	movs	r2, #0
 8014180:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8014184:	f000 f868 	bl	8014258 <_lseek_r>
 8014188:	89a3      	ldrh	r3, [r4, #12]
 801418a:	4632      	mov	r2, r6
 801418c:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8014190:	81a3      	strh	r3, [r4, #12]
 8014192:	4628      	mov	r0, r5
 8014194:	463b      	mov	r3, r7
 8014196:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801419a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801419e:	f000 b817 	b.w	80141d0 <_write_r>

080141a2 <__sseek>:
 80141a2:	b510      	push	{r4, lr}
 80141a4:	460c      	mov	r4, r1
 80141a6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80141aa:	f000 f855 	bl	8014258 <_lseek_r>
 80141ae:	1c43      	adds	r3, r0, #1
 80141b0:	89a3      	ldrh	r3, [r4, #12]
 80141b2:	bf15      	itete	ne
 80141b4:	6560      	strne	r0, [r4, #84]	; 0x54
 80141b6:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80141ba:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80141be:	81a3      	strheq	r3, [r4, #12]
 80141c0:	bf18      	it	ne
 80141c2:	81a3      	strhne	r3, [r4, #12]
 80141c4:	bd10      	pop	{r4, pc}

080141c6 <__sclose>:
 80141c6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80141ca:	f000 b813 	b.w	80141f4 <_close_r>
	...

080141d0 <_write_r>:
 80141d0:	b538      	push	{r3, r4, r5, lr}
 80141d2:	4604      	mov	r4, r0
 80141d4:	4608      	mov	r0, r1
 80141d6:	4611      	mov	r1, r2
 80141d8:	2200      	movs	r2, #0
 80141da:	4d05      	ldr	r5, [pc, #20]	; (80141f0 <_write_r+0x20>)
 80141dc:	602a      	str	r2, [r5, #0]
 80141de:	461a      	mov	r2, r3
 80141e0:	f7ef f88a 	bl	80032f8 <_write>
 80141e4:	1c43      	adds	r3, r0, #1
 80141e6:	d102      	bne.n	80141ee <_write_r+0x1e>
 80141e8:	682b      	ldr	r3, [r5, #0]
 80141ea:	b103      	cbz	r3, 80141ee <_write_r+0x1e>
 80141ec:	6023      	str	r3, [r4, #0]
 80141ee:	bd38      	pop	{r3, r4, r5, pc}
 80141f0:	2000ecd8 	.word	0x2000ecd8

080141f4 <_close_r>:
 80141f4:	b538      	push	{r3, r4, r5, lr}
 80141f6:	2300      	movs	r3, #0
 80141f8:	4d05      	ldr	r5, [pc, #20]	; (8014210 <_close_r+0x1c>)
 80141fa:	4604      	mov	r4, r0
 80141fc:	4608      	mov	r0, r1
 80141fe:	602b      	str	r3, [r5, #0]
 8014200:	f7ef f896 	bl	8003330 <_close>
 8014204:	1c43      	adds	r3, r0, #1
 8014206:	d102      	bne.n	801420e <_close_r+0x1a>
 8014208:	682b      	ldr	r3, [r5, #0]
 801420a:	b103      	cbz	r3, 801420e <_close_r+0x1a>
 801420c:	6023      	str	r3, [r4, #0]
 801420e:	bd38      	pop	{r3, r4, r5, pc}
 8014210:	2000ecd8 	.word	0x2000ecd8

08014214 <_fstat_r>:
 8014214:	b538      	push	{r3, r4, r5, lr}
 8014216:	2300      	movs	r3, #0
 8014218:	4d06      	ldr	r5, [pc, #24]	; (8014234 <_fstat_r+0x20>)
 801421a:	4604      	mov	r4, r0
 801421c:	4608      	mov	r0, r1
 801421e:	4611      	mov	r1, r2
 8014220:	602b      	str	r3, [r5, #0]
 8014222:	f7ef f890 	bl	8003346 <_fstat>
 8014226:	1c43      	adds	r3, r0, #1
 8014228:	d102      	bne.n	8014230 <_fstat_r+0x1c>
 801422a:	682b      	ldr	r3, [r5, #0]
 801422c:	b103      	cbz	r3, 8014230 <_fstat_r+0x1c>
 801422e:	6023      	str	r3, [r4, #0]
 8014230:	bd38      	pop	{r3, r4, r5, pc}
 8014232:	bf00      	nop
 8014234:	2000ecd8 	.word	0x2000ecd8

08014238 <_isatty_r>:
 8014238:	b538      	push	{r3, r4, r5, lr}
 801423a:	2300      	movs	r3, #0
 801423c:	4d05      	ldr	r5, [pc, #20]	; (8014254 <_isatty_r+0x1c>)
 801423e:	4604      	mov	r4, r0
 8014240:	4608      	mov	r0, r1
 8014242:	602b      	str	r3, [r5, #0]
 8014244:	f7ef f88e 	bl	8003364 <_isatty>
 8014248:	1c43      	adds	r3, r0, #1
 801424a:	d102      	bne.n	8014252 <_isatty_r+0x1a>
 801424c:	682b      	ldr	r3, [r5, #0]
 801424e:	b103      	cbz	r3, 8014252 <_isatty_r+0x1a>
 8014250:	6023      	str	r3, [r4, #0]
 8014252:	bd38      	pop	{r3, r4, r5, pc}
 8014254:	2000ecd8 	.word	0x2000ecd8

08014258 <_lseek_r>:
 8014258:	b538      	push	{r3, r4, r5, lr}
 801425a:	4604      	mov	r4, r0
 801425c:	4608      	mov	r0, r1
 801425e:	4611      	mov	r1, r2
 8014260:	2200      	movs	r2, #0
 8014262:	4d05      	ldr	r5, [pc, #20]	; (8014278 <_lseek_r+0x20>)
 8014264:	602a      	str	r2, [r5, #0]
 8014266:	461a      	mov	r2, r3
 8014268:	f7ef f886 	bl	8003378 <_lseek>
 801426c:	1c43      	adds	r3, r0, #1
 801426e:	d102      	bne.n	8014276 <_lseek_r+0x1e>
 8014270:	682b      	ldr	r3, [r5, #0]
 8014272:	b103      	cbz	r3, 8014276 <_lseek_r+0x1e>
 8014274:	6023      	str	r3, [r4, #0]
 8014276:	bd38      	pop	{r3, r4, r5, pc}
 8014278:	2000ecd8 	.word	0x2000ecd8

0801427c <_read_r>:
 801427c:	b538      	push	{r3, r4, r5, lr}
 801427e:	4604      	mov	r4, r0
 8014280:	4608      	mov	r0, r1
 8014282:	4611      	mov	r1, r2
 8014284:	2200      	movs	r2, #0
 8014286:	4d05      	ldr	r5, [pc, #20]	; (801429c <_read_r+0x20>)
 8014288:	602a      	str	r2, [r5, #0]
 801428a:	461a      	mov	r2, r3
 801428c:	f7ef f817 	bl	80032be <_read>
 8014290:	1c43      	adds	r3, r0, #1
 8014292:	d102      	bne.n	801429a <_read_r+0x1e>
 8014294:	682b      	ldr	r3, [r5, #0]
 8014296:	b103      	cbz	r3, 801429a <_read_r+0x1e>
 8014298:	6023      	str	r3, [r4, #0]
 801429a:	bd38      	pop	{r3, r4, r5, pc}
 801429c:	2000ecd8 	.word	0x2000ecd8

080142a0 <fmin>:
 80142a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80142a2:	4604      	mov	r4, r0
 80142a4:	460d      	mov	r5, r1
 80142a6:	4616      	mov	r6, r2
 80142a8:	461f      	mov	r7, r3
 80142aa:	f000 f813 	bl	80142d4 <__fpclassifyd>
 80142ae:	b158      	cbz	r0, 80142c8 <fmin+0x28>
 80142b0:	4630      	mov	r0, r6
 80142b2:	4639      	mov	r1, r7
 80142b4:	f000 f80e 	bl	80142d4 <__fpclassifyd>
 80142b8:	b140      	cbz	r0, 80142cc <fmin+0x2c>
 80142ba:	4632      	mov	r2, r6
 80142bc:	463b      	mov	r3, r7
 80142be:	4620      	mov	r0, r4
 80142c0:	4629      	mov	r1, r5
 80142c2:	f7ec fbe7 	bl	8000a94 <__aeabi_dcmplt>
 80142c6:	b908      	cbnz	r0, 80142cc <fmin+0x2c>
 80142c8:	4634      	mov	r4, r6
 80142ca:	463d      	mov	r5, r7
 80142cc:	4620      	mov	r0, r4
 80142ce:	4629      	mov	r1, r5
 80142d0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080142d4 <__fpclassifyd>:
 80142d4:	b510      	push	{r4, lr}
 80142d6:	f031 4400 	bics.w	r4, r1, #2147483648	; 0x80000000
 80142da:	460b      	mov	r3, r1
 80142dc:	d019      	beq.n	8014312 <__fpclassifyd+0x3e>
 80142de:	f5a1 1280 	sub.w	r2, r1, #1048576	; 0x100000
 80142e2:	490e      	ldr	r1, [pc, #56]	; (801431c <__fpclassifyd+0x48>)
 80142e4:	428a      	cmp	r2, r1
 80142e6:	d90e      	bls.n	8014306 <__fpclassifyd+0x32>
 80142e8:	f103 42ff 	add.w	r2, r3, #2139095040	; 0x7f800000
 80142ec:	f502 02e0 	add.w	r2, r2, #7340032	; 0x700000
 80142f0:	428a      	cmp	r2, r1
 80142f2:	d908      	bls.n	8014306 <__fpclassifyd+0x32>
 80142f4:	4a0a      	ldr	r2, [pc, #40]	; (8014320 <__fpclassifyd+0x4c>)
 80142f6:	4213      	tst	r3, r2
 80142f8:	d007      	beq.n	801430a <__fpclassifyd+0x36>
 80142fa:	4294      	cmp	r4, r2
 80142fc:	d107      	bne.n	801430e <__fpclassifyd+0x3a>
 80142fe:	fab0 f080 	clz	r0, r0
 8014302:	0940      	lsrs	r0, r0, #5
 8014304:	bd10      	pop	{r4, pc}
 8014306:	2004      	movs	r0, #4
 8014308:	e7fc      	b.n	8014304 <__fpclassifyd+0x30>
 801430a:	2003      	movs	r0, #3
 801430c:	e7fa      	b.n	8014304 <__fpclassifyd+0x30>
 801430e:	2000      	movs	r0, #0
 8014310:	e7f8      	b.n	8014304 <__fpclassifyd+0x30>
 8014312:	2800      	cmp	r0, #0
 8014314:	d1ee      	bne.n	80142f4 <__fpclassifyd+0x20>
 8014316:	2002      	movs	r0, #2
 8014318:	e7f4      	b.n	8014304 <__fpclassifyd+0x30>
 801431a:	bf00      	nop
 801431c:	7fdfffff 	.word	0x7fdfffff
 8014320:	7ff00000 	.word	0x7ff00000

08014324 <sqrt>:
 8014324:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8014326:	4606      	mov	r6, r0
 8014328:	460f      	mov	r7, r1
 801432a:	f000 f81f 	bl	801436c <__ieee754_sqrt>
 801432e:	4632      	mov	r2, r6
 8014330:	4604      	mov	r4, r0
 8014332:	460d      	mov	r5, r1
 8014334:	463b      	mov	r3, r7
 8014336:	4630      	mov	r0, r6
 8014338:	4639      	mov	r1, r7
 801433a:	f7ec fbd3 	bl	8000ae4 <__aeabi_dcmpun>
 801433e:	b990      	cbnz	r0, 8014366 <sqrt+0x42>
 8014340:	2200      	movs	r2, #0
 8014342:	2300      	movs	r3, #0
 8014344:	4630      	mov	r0, r6
 8014346:	4639      	mov	r1, r7
 8014348:	f7ec fba4 	bl	8000a94 <__aeabi_dcmplt>
 801434c:	b158      	cbz	r0, 8014366 <sqrt+0x42>
 801434e:	f7fd f879 	bl	8011444 <__errno>
 8014352:	2321      	movs	r3, #33	; 0x21
 8014354:	2200      	movs	r2, #0
 8014356:	6003      	str	r3, [r0, #0]
 8014358:	2300      	movs	r3, #0
 801435a:	4610      	mov	r0, r2
 801435c:	4619      	mov	r1, r3
 801435e:	f7ec fa51 	bl	8000804 <__aeabi_ddiv>
 8014362:	4604      	mov	r4, r0
 8014364:	460d      	mov	r5, r1
 8014366:	4620      	mov	r0, r4
 8014368:	4629      	mov	r1, r5
 801436a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0801436c <__ieee754_sqrt>:
 801436c:	f8df c158 	ldr.w	ip, [pc, #344]	; 80144c8 <__ieee754_sqrt+0x15c>
 8014370:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8014374:	ea3c 0c01 	bics.w	ip, ip, r1
 8014378:	4606      	mov	r6, r0
 801437a:	460d      	mov	r5, r1
 801437c:	460c      	mov	r4, r1
 801437e:	460a      	mov	r2, r1
 8014380:	4607      	mov	r7, r0
 8014382:	4603      	mov	r3, r0
 8014384:	d10f      	bne.n	80143a6 <__ieee754_sqrt+0x3a>
 8014386:	4602      	mov	r2, r0
 8014388:	460b      	mov	r3, r1
 801438a:	f7ec f911 	bl	80005b0 <__aeabi_dmul>
 801438e:	4602      	mov	r2, r0
 8014390:	460b      	mov	r3, r1
 8014392:	4630      	mov	r0, r6
 8014394:	4629      	mov	r1, r5
 8014396:	f7eb ff55 	bl	8000244 <__adddf3>
 801439a:	4606      	mov	r6, r0
 801439c:	460d      	mov	r5, r1
 801439e:	4630      	mov	r0, r6
 80143a0:	4629      	mov	r1, r5
 80143a2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80143a6:	2900      	cmp	r1, #0
 80143a8:	dc0e      	bgt.n	80143c8 <__ieee754_sqrt+0x5c>
 80143aa:	f021 4c00 	bic.w	ip, r1, #2147483648	; 0x80000000
 80143ae:	ea5c 0707 	orrs.w	r7, ip, r7
 80143b2:	d0f4      	beq.n	801439e <__ieee754_sqrt+0x32>
 80143b4:	b141      	cbz	r1, 80143c8 <__ieee754_sqrt+0x5c>
 80143b6:	4602      	mov	r2, r0
 80143b8:	460b      	mov	r3, r1
 80143ba:	f7eb ff41 	bl	8000240 <__aeabi_dsub>
 80143be:	4602      	mov	r2, r0
 80143c0:	460b      	mov	r3, r1
 80143c2:	f7ec fa1f 	bl	8000804 <__aeabi_ddiv>
 80143c6:	e7e8      	b.n	801439a <__ieee754_sqrt+0x2e>
 80143c8:	1521      	asrs	r1, r4, #20
 80143ca:	d075      	beq.n	80144b8 <__ieee754_sqrt+0x14c>
 80143cc:	07cc      	lsls	r4, r1, #31
 80143ce:	f04f 0400 	mov.w	r4, #0
 80143d2:	f3c2 0213 	ubfx	r2, r2, #0, #20
 80143d6:	f2a1 37ff 	subw	r7, r1, #1023	; 0x3ff
 80143da:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 80143de:	bf5e      	ittt	pl
 80143e0:	0fd9      	lsrpl	r1, r3, #31
 80143e2:	005b      	lslpl	r3, r3, #1
 80143e4:	eb01 0242 	addpl.w	r2, r1, r2, lsl #1
 80143e8:	0fd9      	lsrs	r1, r3, #31
 80143ea:	eb01 0242 	add.w	r2, r1, r2, lsl #1
 80143ee:	2516      	movs	r5, #22
 80143f0:	4620      	mov	r0, r4
 80143f2:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 80143f6:	107f      	asrs	r7, r7, #1
 80143f8:	005b      	lsls	r3, r3, #1
 80143fa:	1846      	adds	r6, r0, r1
 80143fc:	4296      	cmp	r6, r2
 80143fe:	bfde      	ittt	le
 8014400:	1b92      	suble	r2, r2, r6
 8014402:	1870      	addle	r0, r6, r1
 8014404:	1864      	addle	r4, r4, r1
 8014406:	0052      	lsls	r2, r2, #1
 8014408:	3d01      	subs	r5, #1
 801440a:	eb02 72d3 	add.w	r2, r2, r3, lsr #31
 801440e:	ea4f 0151 	mov.w	r1, r1, lsr #1
 8014412:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8014416:	d1f0      	bne.n	80143fa <__ieee754_sqrt+0x8e>
 8014418:	4629      	mov	r1, r5
 801441a:	f04f 0e20 	mov.w	lr, #32
 801441e:	f04f 4600 	mov.w	r6, #2147483648	; 0x80000000
 8014422:	4282      	cmp	r2, r0
 8014424:	eb06 0c05 	add.w	ip, r6, r5
 8014428:	dc02      	bgt.n	8014430 <__ieee754_sqrt+0xc4>
 801442a:	d113      	bne.n	8014454 <__ieee754_sqrt+0xe8>
 801442c:	459c      	cmp	ip, r3
 801442e:	d811      	bhi.n	8014454 <__ieee754_sqrt+0xe8>
 8014430:	f1bc 0f00 	cmp.w	ip, #0
 8014434:	eb0c 0506 	add.w	r5, ip, r6
 8014438:	da43      	bge.n	80144c2 <__ieee754_sqrt+0x156>
 801443a:	2d00      	cmp	r5, #0
 801443c:	db41      	blt.n	80144c2 <__ieee754_sqrt+0x156>
 801443e:	f100 0801 	add.w	r8, r0, #1
 8014442:	1a12      	subs	r2, r2, r0
 8014444:	4640      	mov	r0, r8
 8014446:	459c      	cmp	ip, r3
 8014448:	bf88      	it	hi
 801444a:	f102 32ff 	addhi.w	r2, r2, #4294967295
 801444e:	eba3 030c 	sub.w	r3, r3, ip
 8014452:	4431      	add	r1, r6
 8014454:	ea4f 7cd3 	mov.w	ip, r3, lsr #31
 8014458:	f1be 0e01 	subs.w	lr, lr, #1
 801445c:	eb0c 0242 	add.w	r2, ip, r2, lsl #1
 8014460:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8014464:	ea4f 0656 	mov.w	r6, r6, lsr #1
 8014468:	d1db      	bne.n	8014422 <__ieee754_sqrt+0xb6>
 801446a:	4313      	orrs	r3, r2
 801446c:	d006      	beq.n	801447c <__ieee754_sqrt+0x110>
 801446e:	1c48      	adds	r0, r1, #1
 8014470:	bf0b      	itete	eq
 8014472:	4671      	moveq	r1, lr
 8014474:	3101      	addne	r1, #1
 8014476:	3401      	addeq	r4, #1
 8014478:	f021 0101 	bicne.w	r1, r1, #1
 801447c:	1063      	asrs	r3, r4, #1
 801447e:	0849      	lsrs	r1, r1, #1
 8014480:	f103 537f 	add.w	r3, r3, #1069547520	; 0x3fc00000
 8014484:	07e2      	lsls	r2, r4, #31
 8014486:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
 801448a:	bf48      	it	mi
 801448c:	f041 4100 	orrmi.w	r1, r1, #2147483648	; 0x80000000
 8014490:	460e      	mov	r6, r1
 8014492:	eb03 5507 	add.w	r5, r3, r7, lsl #20
 8014496:	e782      	b.n	801439e <__ieee754_sqrt+0x32>
 8014498:	0ada      	lsrs	r2, r3, #11
 801449a:	3815      	subs	r0, #21
 801449c:	055b      	lsls	r3, r3, #21
 801449e:	2a00      	cmp	r2, #0
 80144a0:	d0fa      	beq.n	8014498 <__ieee754_sqrt+0x12c>
 80144a2:	02d5      	lsls	r5, r2, #11
 80144a4:	d50a      	bpl.n	80144bc <__ieee754_sqrt+0x150>
 80144a6:	f1c1 0420 	rsb	r4, r1, #32
 80144aa:	fa23 f404 	lsr.w	r4, r3, r4
 80144ae:	1e4d      	subs	r5, r1, #1
 80144b0:	408b      	lsls	r3, r1
 80144b2:	4322      	orrs	r2, r4
 80144b4:	1b41      	subs	r1, r0, r5
 80144b6:	e789      	b.n	80143cc <__ieee754_sqrt+0x60>
 80144b8:	4608      	mov	r0, r1
 80144ba:	e7f0      	b.n	801449e <__ieee754_sqrt+0x132>
 80144bc:	0052      	lsls	r2, r2, #1
 80144be:	3101      	adds	r1, #1
 80144c0:	e7ef      	b.n	80144a2 <__ieee754_sqrt+0x136>
 80144c2:	4680      	mov	r8, r0
 80144c4:	e7bd      	b.n	8014442 <__ieee754_sqrt+0xd6>
 80144c6:	bf00      	nop
 80144c8:	7ff00000 	.word	0x7ff00000

080144cc <_init>:
 80144cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80144ce:	bf00      	nop
 80144d0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80144d2:	bc08      	pop	{r3}
 80144d4:	469e      	mov	lr, r3
 80144d6:	4770      	bx	lr

080144d8 <_fini>:
 80144d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80144da:	bf00      	nop
 80144dc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80144de:	bc08      	pop	{r3}
 80144e0:	469e      	mov	lr, r3
 80144e2:	4770      	bx	lr
