```verilog
module top_module (
    input clk,
    input reset,
    input [7:0] d,
    output reg [7:0] q
);

    always @(negedge clk) begin
        if (reset) 
            q <= 8'h34; // Reset asynchronous, active high, to 0x34
        else 
            q <= d; // Load input d into output q
    end

endmodule
```