<?xml version='1.0' encoding='UTF-8' standalone='no'?>
<doxygen xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:noNamespaceSchemaLocation="compound.xsd" version="1.9.1" xml:lang="en-US">
  <compounddef id="group___r_c_c___a_h_b___clock___source" kind="group">
    <compoundname>RCC_AHB_Clock_Source</compoundname>
    <title>AHB Clock Source</title>
      <sectiondef kind="define">
      <memberdef kind="define" id="group___r_c_c___a_h_b___clock___source_1ga226f5bf675015ea677868132b6b83494" prot="public" static="no">
        <name>RCC_SYSCLK_DIV1</name>
        <initializer><ref refid="group___peripheral___registers___bits___definition_1ga2b7d7f29b09a49c31404fc0d44645c84" kindref="member">RCC_CFGR_HPRE_DIV1</ref></initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>SYSCLK not divided </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" line="205" column="9" bodyfile="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" bodystart="205" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___r_c_c___a_h_b___clock___source_1gac37c0610458a92e3cb32ec81014625c3" prot="public" static="no">
        <name>RCC_SYSCLK_DIV2</name>
        <initializer><ref refid="group___peripheral___registers___bits___definition_1gaa9eeb5e38e53e79b08a4ac438497ebea" kindref="member">RCC_CFGR_HPRE_DIV2</ref></initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>SYSCLK divided by 2 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" line="206" column="9" bodyfile="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" bodystart="206" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___r_c_c___a_h_b___clock___source_1ga6fd3652d6853563cdf388a4386b9d22f" prot="public" static="no">
        <name>RCC_SYSCLK_DIV4</name>
        <initializer><ref refid="group___peripheral___registers___bits___definition_1gaffe860867ae4b1b6d28473ded1546d91" kindref="member">RCC_CFGR_HPRE_DIV4</ref></initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>SYSCLK divided by 4 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" line="207" column="9" bodyfile="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" bodystart="207" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___r_c_c___a_h_b___clock___source_1ga7def31373854ba9c72bb76b1d13e3aad" prot="public" static="no">
        <name>RCC_SYSCLK_DIV8</name>
        <initializer><ref refid="group___peripheral___registers___bits___definition_1gaca71d6b42bdb83b5ff5320578869a058" kindref="member">RCC_CFGR_HPRE_DIV8</ref></initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>SYSCLK divided by 8 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" line="208" column="9" bodyfile="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" bodystart="208" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___r_c_c___a_h_b___clock___source_1ga895462b261e03eade3d0139cc1327a51" prot="public" static="no">
        <name>RCC_SYSCLK_DIV16</name>
        <initializer><ref refid="group___peripheral___registers___bits___definition_1ga3806da4f1afc9e5be0fca001c8c57815" kindref="member">RCC_CFGR_HPRE_DIV16</ref></initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>SYSCLK divided by 16 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" line="209" column="9" bodyfile="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" bodystart="209" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___r_c_c___a_h_b___clock___source_1ga73814b5a7ee000687ec8334637ca5b14" prot="public" static="no">
        <name>RCC_SYSCLK_DIV64</name>
        <initializer><ref refid="group___peripheral___registers___bits___definition_1ga1caeba8dc2b4c0bb11be600e983e3370" kindref="member">RCC_CFGR_HPRE_DIV64</ref></initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>SYSCLK divided by 64 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" line="210" column="9" bodyfile="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" bodystart="210" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___r_c_c___a_h_b___clock___source_1ga43eddf4d4160df30548a714dce102ad8" prot="public" static="no">
        <name>RCC_SYSCLK_DIV128</name>
        <initializer><ref refid="group___peripheral___registers___bits___definition_1ga280da821f0da1bec1f4c0e132ddf8eab" kindref="member">RCC_CFGR_HPRE_DIV128</ref></initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>SYSCLK divided by 128 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" line="211" column="9" bodyfile="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" bodystart="211" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___r_c_c___a_h_b___clock___source_1ga94956d6e9c3a78230bf660b838f987e2" prot="public" static="no">
        <name>RCC_SYSCLK_DIV256</name>
        <initializer><ref refid="group___peripheral___registers___bits___definition_1ga089930cedd5b2cb201e717438f29d25b" kindref="member">RCC_CFGR_HPRE_DIV256</ref></initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>SYSCLK divided by 256 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" line="212" column="9" bodyfile="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" bodystart="212" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___r_c_c___a_h_b___clock___source_1gabe18a9d55c0858bbfe3db657fb64c76d" prot="public" static="no">
        <name>RCC_SYSCLK_DIV512</name>
        <initializer><ref refid="group___peripheral___registers___bits___definition_1gae5088dcbaefc55d4b6693e9b1e595ed0" kindref="member">RCC_CFGR_HPRE_DIV512</ref></initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>SYSCLK divided by 512 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" line="213" column="9" bodyfile="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" bodystart="213" bodyend="-1"/>
      </memberdef>
      </sectiondef>
    <briefdescription>
    </briefdescription>
    <detaileddescription>
    </detaileddescription>
  </compounddef>
</doxygen>
