// Seed: 1682132613
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  output supply0 id_2;
  output tri0 id_1;
  wire id_4;
  ;
  `define pp_5 0
  assign id_2 = 1;
  assign `pp_5[-1] = id_3 >= 1;
  assign `pp_5 = 1;
  parameter id_6 = 1;
  assign id_2 = id_6 ? `pp_5 : id_4;
  assign module_1.id_0 = 0;
  wire [1 : 1] id_7;
  assign id_1 = -1;
endmodule
module module_1 (
    input supply0 id_0
    , id_3,
    input uwire   id_1
);
  parameter integer id_4 = 1;
  assign id_3 = id_3++ > 1;
  wire id_5;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_5
  );
endmodule
