builtin_fifo.v,verilog,xil_defaultlib,../../../../DACZC706.srcs/sources_1/ip/builtin_fifo/sim/builtin_fifo.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
