{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1450109410027 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1450109410029 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 14 11:10:09 2015 " "Processing started: Mon Dec 14 11:10:09 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1450109410029 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1450109410029 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off vlsi_dsp_project -c vlsi_dsp_project " "Command: quartus_map --read_settings_files=on --write_settings_files=off vlsi_dsp_project -c vlsi_dsp_project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1450109410030 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1450109412029 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fastica_functional.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fastica_functional.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fastica_functional-arch " "Found design unit 1: fastica_functional-arch" {  } { { "fastica_functional.vhd" "" { Text "//psf/Dropbox/_grad_school/_Fall2015/vlsi_dsp/project/hdl/fastica_functional.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450109413502 ""} { "Info" "ISGN_ENTITY_NAME" "1 fastica_functional " "Found entity 1: fastica_functional" {  } { { "fastica_functional.vhd" "" { Text "//psf/Dropbox/_grad_school/_Fall2015/vlsi_dsp/project/hdl/fastica_functional.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450109413502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450109413502 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RAM-arch " "Found design unit 1: RAM-arch" {  } { { "RAM.vhd" "" { Text "//psf/Dropbox/_grad_school/_Fall2015/vlsi_dsp/project/hdl/RAM.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450109413526 ""} { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "RAM.vhd" "" { Text "//psf/Dropbox/_grad_school/_Fall2015/vlsi_dsp/project/hdl/RAM.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450109413526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450109413526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controller-arch " "Found design unit 1: controller-arch" {  } { { "controller.vhd" "" { Text "//psf/Dropbox/_grad_school/_Fall2015/vlsi_dsp/project/hdl/controller.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450109413576 ""} { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "controller.vhd" "" { Text "//psf/Dropbox/_grad_school/_Fall2015/vlsi_dsp/project/hdl/controller.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450109413576 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450109413576 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "convergence_check.vhd 2 1 " "Found 2 design units, including 1 entities, in source file convergence_check.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 convergence_check-arch " "Found design unit 1: convergence_check-arch" {  } { { "convergence_check.vhd" "" { Text "//psf/Dropbox/_grad_school/_Fall2015/vlsi_dsp/project/hdl/convergence_check.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450109413600 ""} { "Info" "ISGN_ENTITY_NAME" "1 convergence_check " "Found entity 1: convergence_check" {  } { { "convergence_check.vhd" "" { Text "//psf/Dropbox/_grad_school/_Fall2015/vlsi_dsp/project/hdl/convergence_check.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450109413600 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450109413600 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "normalization_unit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file normalization_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 normalization_unit-arch " "Found design unit 1: normalization_unit-arch" {  } { { "normalization_unit.vhd" "" { Text "//psf/Dropbox/_grad_school/_Fall2015/vlsi_dsp/project/hdl/normalization_unit.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450109413623 ""} { "Info" "ISGN_ENTITY_NAME" "1 normalization_unit " "Found entity 1: normalization_unit" {  } { { "normalization_unit.vhd" "" { Text "//psf/Dropbox/_grad_school/_Fall2015/vlsi_dsp/project/hdl/normalization_unit.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450109413623 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450109413623 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processing_element.vhd 2 1 " "Found 2 design units, including 1 entities, in source file processing_element.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 processing_element-arch " "Found design unit 1: processing_element-arch" {  } { { "processing_element.vhd" "" { Text "//psf/Dropbox/_grad_school/_Fall2015/vlsi_dsp/project/hdl/processing_element.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450109413681 ""} { "Info" "ISGN_ENTITY_NAME" "1 processing_element " "Found entity 1: processing_element" {  } { { "processing_element.vhd" "" { Text "//psf/Dropbox/_grad_school/_Fall2015/vlsi_dsp/project/hdl/processing_element.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450109413681 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450109413681 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reduction_sum_q11_21.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reduction_sum_q11_21.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reduction_sum_Q11_21-arch " "Found design unit 1: reduction_sum_Q11_21-arch" {  } { { "reduction_sum_Q11_21.vhd" "" { Text "//psf/Dropbox/_grad_school/_Fall2015/vlsi_dsp/project/hdl/reduction_sum_Q11_21.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450109413711 ""} { "Info" "ISGN_ENTITY_NAME" "1 reduction_sum_Q11_21 " "Found entity 1: reduction_sum_Q11_21" {  } { { "reduction_sum_Q11_21.vhd" "" { Text "//psf/Dropbox/_grad_school/_Fall2015/vlsi_dsp/project/hdl/reduction_sum_Q11_21.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450109413711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450109413711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "parameters.vhd 1 0 " "Found 1 design units, including 0 entities, in source file parameters.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 parameters " "Found design unit 1: parameters" {  } { { "parameters.vhd" "" { Text "//psf/Dropbox/_grad_school/_Fall2015/vlsi_dsp/project/hdl/parameters.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450109413786 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450109413786 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fastica.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fastica.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fastica-arch " "Found design unit 1: fastica-arch" {  } { { "fastica.vhd" "" { Text "//psf/Dropbox/_grad_school/_Fall2015/vlsi_dsp/project/hdl/fastica.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450109413835 ""} { "Info" "ISGN_ENTITY_NAME" "1 fastica " "Found entity 1: fastica" {  } { { "fastica.vhd" "" { Text "//psf/Dropbox/_grad_school/_Fall2015/vlsi_dsp/project/hdl/fastica.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450109413835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450109413835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tanh.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tanh.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tanh-arch " "Found design unit 1: tanh-arch" {  } { { "tanh.vhd" "" { Text "//psf/Dropbox/_grad_school/_Fall2015/vlsi_dsp/project/hdl/tanh.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450109414020 ""} { "Info" "ISGN_ENTITY_NAME" "1 tanh " "Found entity 1: tanh" {  } { { "tanh.vhd" "" { Text "//psf/Dropbox/_grad_school/_Fall2015/vlsi_dsp/project/hdl/tanh.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450109414020 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450109414020 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sech2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sech2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sech2-arch " "Found design unit 1: sech2-arch" {  } { { "sech2.vhd" "" { Text "//psf/Dropbox/_grad_school/_Fall2015/vlsi_dsp/project/hdl/sech2.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450109414045 ""} { "Info" "ISGN_ENTITY_NAME" "1 sech2 " "Found entity 1: sech2" {  } { { "sech2.vhd" "" { Text "//psf/Dropbox/_grad_school/_Fall2015/vlsi_dsp/project/hdl/sech2.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450109414045 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450109414045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rsqrt.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rsqrt.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rsqrt-arch " "Found design unit 1: rsqrt-arch" {  } { { "rsqrt.vhd" "" { Text "//psf/Dropbox/_grad_school/_Fall2015/vlsi_dsp/project/hdl/rsqrt.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450109414067 ""} { "Info" "ISGN_ENTITY_NAME" "1 rsqrt " "Found entity 1: rsqrt" {  } { { "rsqrt.vhd" "" { Text "//psf/Dropbox/_grad_school/_Fall2015/vlsi_dsp/project/hdl/rsqrt.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450109414067 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450109414067 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "fastica " "Elaborating entity \"fastica\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1450109415063 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "done fastica.vhd(18) " "VHDL Signal Declaration warning at fastica.vhd(18): used implicit default value for signal \"done\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "fastica.vhd" "" { Text "//psf/Dropbox/_grad_school/_Fall2015/vlsi_dsp/project/hdl/fastica.vhd" 18 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1450109415092 "|fastica"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "valid_p1 fastica.vhd(27) " "Verilog HDL or VHDL warning at fastica.vhd(27): object \"valid_p1\" assigned a value but never read" {  } { { "fastica.vhd" "" { Text "//psf/Dropbox/_grad_school/_Fall2015/vlsi_dsp/project/hdl/fastica.vhd" 27 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1450109415096 "|fastica"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "RAM_we fastica.vhd(28) " "Verilog HDL or VHDL warning at fastica.vhd(28): object \"RAM_we\" assigned a value but never read" {  } { { "fastica.vhd" "" { Text "//psf/Dropbox/_grad_school/_Fall2015/vlsi_dsp/project/hdl/fastica.vhd" 28 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1450109415097 "|fastica"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processing_element processing_element:PE " "Elaborating entity \"processing_element\" for hierarchy \"processing_element:PE\"" {  } { { "fastica.vhd" "PE" { Text "//psf/Dropbox/_grad_school/_Fall2015/vlsi_dsp/project/hdl/fastica.vhd" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450109415311 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tanh processing_element:PE\|tanh:tanh_t " "Elaborating entity \"tanh\" for hierarchy \"processing_element:PE\|tanh:tanh_t\"" {  } { { "processing_element.vhd" "tanh_t" { Text "//psf/Dropbox/_grad_school/_Fall2015/vlsi_dsp/project/hdl/processing_element.vhd" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450109415362 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sech2 processing_element:PE\|sech2:sech2_t " "Elaborating entity \"sech2\" for hierarchy \"processing_element:PE\|sech2:sech2_t\"" {  } { { "processing_element.vhd" "sech2_t" { Text "//psf/Dropbox/_grad_school/_Fall2015/vlsi_dsp/project/hdl/processing_element.vhd" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450109415494 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "normalization_unit normalization_unit:NU " "Elaborating entity \"normalization_unit\" for hierarchy \"normalization_unit:NU\"" {  } { { "fastica.vhd" "NU" { Text "//psf/Dropbox/_grad_school/_Fall2015/vlsi_dsp/project/hdl/fastica.vhd" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450109415585 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "start_token_reg_3 normalization_unit.vhd(44) " "Verilog HDL or VHDL warning at normalization_unit.vhd(44): object \"start_token_reg_3\" assigned a value but never read" {  } { { "normalization_unit.vhd" "" { Text "//psf/Dropbox/_grad_school/_Fall2015/vlsi_dsp/project/hdl/normalization_unit.vhd" 44 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1450109415588 "|fastica|normalization_unit:NU"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "end_token_reg_3 normalization_unit.vhd(47) " "Verilog HDL or VHDL warning at normalization_unit.vhd(47): object \"end_token_reg_3\" assigned a value but never read" {  } { { "normalization_unit.vhd" "" { Text "//psf/Dropbox/_grad_school/_Fall2015/vlsi_dsp/project/hdl/normalization_unit.vhd" 47 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1450109415588 "|fastica|normalization_unit:NU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rsqrt normalization_unit:NU\|rsqrt:reciprocal_square_root " "Elaborating entity \"rsqrt\" for hierarchy \"normalization_unit:NU\|rsqrt:reciprocal_square_root\"" {  } { { "normalization_unit.vhd" "reciprocal_square_root" { Text "//psf/Dropbox/_grad_school/_Fall2015/vlsi_dsp/project/hdl/normalization_unit.vhd" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450109415844 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "convergence_check convergence_check:CC " "Elaborating entity \"convergence_check\" for hierarchy \"convergence_check:CC\"" {  } { { "fastica.vhd" "CC" { Text "//psf/Dropbox/_grad_school/_Fall2015/vlsi_dsp/project/hdl/fastica.vhd" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450109416152 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller controller:C " "Elaborating entity \"controller\" for hierarchy \"controller:C\"" {  } { { "fastica.vhd" "C" { Text "//psf/Dropbox/_grad_school/_Fall2015/vlsi_dsp/project/hdl/fastica.vhd" 132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450109416249 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM RAM:ws_ram " "Elaborating entity \"RAM\" for hierarchy \"RAM:ws_ram\"" {  } { { "fastica.vhd" "ws_ram" { Text "//psf/Dropbox/_grad_school/_Fall2015/vlsi_dsp/project/hdl/fastica.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450109416444 ""}
{ "Warning" "WVRFX_VHDL_NOW_NOT_SUPPORTED" "standard.vhd(71) " "VHDL warning at standard.vhd(71): ignored VHDL standard library NOW function, which is not supported for synthesis" {  } { { "std/standard.vhd" "" { Text "c:/altera/13.1/quartus/libraries/vhdl/std/standard.vhd" 71 0 0 } }  } 0 10350 "VHDL warning at %1!s!: ignored VHDL standard library NOW function, which is not supported for synthesis" 0 0 "Quartus II" 0 -1 1450109416464 "|fastica|RAM:ws_ram"}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "RAM:ws_ram\|ram_rtl_0 " "Inferred RAM node \"RAM:ws_ram\|ram_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Quartus II" 0 -1 1450109422313 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "RAM:ws_ram\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"RAM:ws_ram\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1450109425180 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1450109425180 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 6 " "Parameter WIDTHAD_A set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1450109425180 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 64 " "Parameter NUMWORDS_A set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1450109425180 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1450109425180 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 6 " "Parameter WIDTHAD_B set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1450109425180 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 64 " "Parameter NUMWORDS_B set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1450109425180 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1450109425180 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1450109425180 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1450109425180 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1450109425180 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1450109425180 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1450109425180 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1450109425180 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1450109425180 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1450109425180 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1450109425180 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "15 " "Inferred 15 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "normalization_unit:NU\|Mult5 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"normalization_unit:NU\|Mult5\"" {  } { { "normalization_unit.vhd" "Mult5" { Text "//psf/Dropbox/_grad_school/_Fall2015/vlsi_dsp/project/hdl/normalization_unit.vhd" 67 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1450109425188 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "normalization_unit:NU\|Mult4 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"normalization_unit:NU\|Mult4\"" {  } { { "normalization_unit.vhd" "Mult4" { Text "//psf/Dropbox/_grad_school/_Fall2015/vlsi_dsp/project/hdl/normalization_unit.vhd" 66 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1450109425188 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "normalization_unit:NU\|rsqrt:reciprocal_square_root\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"normalization_unit:NU\|rsqrt:reciprocal_square_root\|Mult0\"" {  } { { "rsqrt.vhd" "Mult0" { Text "//psf/Dropbox/_grad_school/_Fall2015/vlsi_dsp/project/hdl/rsqrt.vhd" 49 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1450109425188 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "convergence_check:CC\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"convergence_check:CC\|Mult0\"" {  } { { "convergence_check.vhd" "Mult0" { Text "//psf/Dropbox/_grad_school/_Fall2015/vlsi_dsp/project/hdl/convergence_check.vhd" 37 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1450109425188 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "convergence_check:CC\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"convergence_check:CC\|Mult1\"" {  } { { "convergence_check.vhd" "Mult1" { Text "//psf/Dropbox/_grad_school/_Fall2015/vlsi_dsp/project/hdl/convergence_check.vhd" 37 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1450109425188 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "normalization_unit:NU\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"normalization_unit:NU\|Mult2\"" {  } { { "normalization_unit.vhd" "Mult2" { Text "//psf/Dropbox/_grad_school/_Fall2015/vlsi_dsp/project/hdl/normalization_unit.vhd" 58 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1450109425188 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "normalization_unit:NU\|Mult3 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"normalization_unit:NU\|Mult3\"" {  } { { "normalization_unit.vhd" "Mult3" { Text "//psf/Dropbox/_grad_school/_Fall2015/vlsi_dsp/project/hdl/normalization_unit.vhd" 58 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1450109425188 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "processing_element:PE\|Mult3 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"processing_element:PE\|Mult3\"" {  } { { "processing_element.vhd" "Mult3" { Text "//psf/Dropbox/_grad_school/_Fall2015/vlsi_dsp/project/hdl/processing_element.vhd" 69 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1450109425188 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "normalization_unit:NU\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"normalization_unit:NU\|Mult1\"" {  } { { "normalization_unit.vhd" "Mult1" { Text "//psf/Dropbox/_grad_school/_Fall2015/vlsi_dsp/project/hdl/normalization_unit.vhd" 53 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1450109425188 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "processing_element:PE\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"processing_element:PE\|Mult2\"" {  } { { "processing_element.vhd" "Mult2" { Text "//psf/Dropbox/_grad_school/_Fall2015/vlsi_dsp/project/hdl/processing_element.vhd" 68 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1450109425188 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "normalization_unit:NU\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"normalization_unit:NU\|Mult0\"" {  } { { "normalization_unit.vhd" "Mult0" { Text "//psf/Dropbox/_grad_school/_Fall2015/vlsi_dsp/project/hdl/normalization_unit.vhd" 52 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1450109425188 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "processing_element:PE\|tanh:tanh_t\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"processing_element:PE\|tanh:tanh_t\|Mult0\"" {  } { { "tanh.vhd" "Mult0" { Text "//psf/Dropbox/_grad_school/_Fall2015/vlsi_dsp/project/hdl/tanh.vhd" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1450109425188 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "processing_element:PE\|sech2:sech2_t\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"processing_element:PE\|sech2:sech2_t\|Mult0\"" {  } { { "sech2.vhd" "Mult0" { Text "//psf/Dropbox/_grad_school/_Fall2015/vlsi_dsp/project/hdl/sech2.vhd" 50 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1450109425188 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "processing_element:PE\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"processing_element:PE\|Mult0\"" {  } { { "processing_element.vhd" "Mult0" { Text "//psf/Dropbox/_grad_school/_Fall2015/vlsi_dsp/project/hdl/processing_element.vhd" 51 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1450109425188 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "processing_element:PE\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"processing_element:PE\|Mult1\"" {  } { { "processing_element.vhd" "Mult1" { Text "//psf/Dropbox/_grad_school/_Fall2015/vlsi_dsp/project/hdl/processing_element.vhd" 51 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1450109425188 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1450109425188 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RAM:ws_ram\|altsyncram:ram_rtl_0 " "Elaborated megafunction instantiation \"RAM:ws_ram\|altsyncram:ram_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1450109425637 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RAM:ws_ram\|altsyncram:ram_rtl_0 " "Instantiated megafunction \"RAM:ws_ram\|altsyncram:ram_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450109425638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450109425638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 6 " "Parameter \"WIDTHAD_A\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450109425638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 64 " "Parameter \"NUMWORDS_A\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450109425638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450109425638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 6 " "Parameter \"WIDTHAD_B\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450109425638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 64 " "Parameter \"NUMWORDS_B\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450109425638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450109425638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450109425638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450109425638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450109425638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450109425638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450109425638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450109425638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450109425638 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1450109425638 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_k0h1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_k0h1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_k0h1 " "Found entity 1: altsyncram_k0h1" {  } { { "db/altsyncram_k0h1.tdf" "" { Text "//psf/Dropbox/_grad_school/_Fall2015/vlsi_dsp/project/hdl/db/altsyncram_k0h1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450109425829 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450109425829 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "normalization_unit:NU\|lpm_mult:Mult5 " "Elaborated megafunction instantiation \"normalization_unit:NU\|lpm_mult:Mult5\"" {  } { { "normalization_unit.vhd" "" { Text "//psf/Dropbox/_grad_school/_Fall2015/vlsi_dsp/project/hdl/normalization_unit.vhd" 67 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1450109425995 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "normalization_unit:NU\|lpm_mult:Mult5 " "Instantiated megafunction \"normalization_unit:NU\|lpm_mult:Mult5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 31 " "Parameter \"LPM_WIDTHA\" = \"31\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450109425995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 29 " "Parameter \"LPM_WIDTHB\" = \"29\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450109425995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 60 " "Parameter \"LPM_WIDTHP\" = \"60\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450109425995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 60 " "Parameter \"LPM_WIDTHR\" = \"60\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450109425995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450109425995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450109425995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450109425995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450109425995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450109425995 ""}  } { { "normalization_unit.vhd" "" { Text "//psf/Dropbox/_grad_school/_Fall2015/vlsi_dsp/project/hdl/normalization_unit.vhd" 67 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1450109425995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_v9t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_v9t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_v9t " "Found entity 1: mult_v9t" {  } { { "db/mult_v9t.tdf" "" { Text "//psf/Dropbox/_grad_school/_Fall2015/vlsi_dsp/project/hdl/db/mult_v9t.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450109426137 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450109426137 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "normalization_unit:NU\|rsqrt:reciprocal_square_root\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"normalization_unit:NU\|rsqrt:reciprocal_square_root\|lpm_mult:Mult0\"" {  } { { "rsqrt.vhd" "" { Text "//psf/Dropbox/_grad_school/_Fall2015/vlsi_dsp/project/hdl/rsqrt.vhd" 49 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1450109426191 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "normalization_unit:NU\|rsqrt:reciprocal_square_root\|lpm_mult:Mult0 " "Instantiated megafunction \"normalization_unit:NU\|rsqrt:reciprocal_square_root\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 17 " "Parameter \"LPM_WIDTHA\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450109426191 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 32 " "Parameter \"LPM_WIDTHB\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450109426191 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 49 " "Parameter \"LPM_WIDTHP\" = \"49\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450109426191 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 49 " "Parameter \"LPM_WIDTHR\" = \"49\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450109426191 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450109426191 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450109426191 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450109426191 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450109426191 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450109426191 ""}  } { { "rsqrt.vhd" "" { Text "//psf/Dropbox/_grad_school/_Fall2015/vlsi_dsp/project/hdl/rsqrt.vhd" 49 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1450109426191 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_4at.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_4at.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_4at " "Found entity 1: mult_4at" {  } { { "db/mult_4at.tdf" "" { Text "//psf/Dropbox/_grad_school/_Fall2015/vlsi_dsp/project/hdl/db/mult_4at.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450109426348 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450109426348 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "convergence_check:CC\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"convergence_check:CC\|lpm_mult:Mult0\"" {  } { { "convergence_check.vhd" "" { Text "//psf/Dropbox/_grad_school/_Fall2015/vlsi_dsp/project/hdl/convergence_check.vhd" 37 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1450109426383 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "convergence_check:CC\|lpm_mult:Mult0 " "Instantiated megafunction \"convergence_check:CC\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450109426383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450109426383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 32 " "Parameter \"LPM_WIDTHP\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450109426383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 32 " "Parameter \"LPM_WIDTHR\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450109426383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450109426383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450109426383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450109426383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450109426383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450109426383 ""}  } { { "convergence_check.vhd" "" { Text "//psf/Dropbox/_grad_school/_Fall2015/vlsi_dsp/project/hdl/convergence_check.vhd" 37 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1450109426383 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_t9t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_t9t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_t9t " "Found entity 1: mult_t9t" {  } { { "db/mult_t9t.tdf" "" { Text "//psf/Dropbox/_grad_school/_Fall2015/vlsi_dsp/project/hdl/db/mult_t9t.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450109426514 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450109426514 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "normalization_unit:NU\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"normalization_unit:NU\|lpm_mult:Mult2\"" {  } { { "normalization_unit.vhd" "" { Text "//psf/Dropbox/_grad_school/_Fall2015/vlsi_dsp/project/hdl/normalization_unit.vhd" 58 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1450109426594 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "normalization_unit:NU\|lpm_mult:Mult2 " "Instantiated megafunction \"normalization_unit:NU\|lpm_mult:Mult2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 31 " "Parameter \"LPM_WIDTHA\" = \"31\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450109426594 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 31 " "Parameter \"LPM_WIDTHB\" = \"31\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450109426594 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 62 " "Parameter \"LPM_WIDTHP\" = \"62\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450109426594 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 62 " "Parameter \"LPM_WIDTHR\" = \"62\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450109426594 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450109426594 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450109426594 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450109426594 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450109426594 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450109426594 ""}  } { { "normalization_unit.vhd" "" { Text "//psf/Dropbox/_grad_school/_Fall2015/vlsi_dsp/project/hdl/normalization_unit.vhd" 58 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1450109426594 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_q9t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_q9t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_q9t " "Found entity 1: mult_q9t" {  } { { "db/mult_q9t.tdf" "" { Text "//psf/Dropbox/_grad_school/_Fall2015/vlsi_dsp/project/hdl/db/mult_q9t.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450109426737 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450109426737 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "normalization_unit:NU\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"normalization_unit:NU\|lpm_mult:Mult1\"" {  } { { "normalization_unit.vhd" "" { Text "//psf/Dropbox/_grad_school/_Fall2015/vlsi_dsp/project/hdl/normalization_unit.vhd" 53 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1450109426831 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "normalization_unit:NU\|lpm_mult:Mult1 " "Instantiated megafunction \"normalization_unit:NU\|lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450109426831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450109426831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 32 " "Parameter \"LPM_WIDTHP\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450109426831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 32 " "Parameter \"LPM_WIDTHR\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450109426831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450109426831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450109426831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450109426831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450109426831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450109426831 ""}  } { { "normalization_unit.vhd" "" { Text "//psf/Dropbox/_grad_school/_Fall2015/vlsi_dsp/project/hdl/normalization_unit.vhd" 53 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1450109426831 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "processing_element:PE\|tanh:tanh_t\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"processing_element:PE\|tanh:tanh_t\|lpm_mult:Mult0\"" {  } { { "tanh.vhd" "" { Text "//psf/Dropbox/_grad_school/_Fall2015/vlsi_dsp/project/hdl/tanh.vhd" 48 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1450109426958 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "processing_element:PE\|tanh:tanh_t\|lpm_mult:Mult0 " "Instantiated megafunction \"processing_element:PE\|tanh:tanh_t\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 22 " "Parameter \"LPM_WIDTHA\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450109426958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 32 " "Parameter \"LPM_WIDTHB\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450109426958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 54 " "Parameter \"LPM_WIDTHP\" = \"54\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450109426958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 54 " "Parameter \"LPM_WIDTHR\" = \"54\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450109426958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450109426958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450109426958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450109426958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450109426958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450109426958 ""}  } { { "tanh.vhd" "" { Text "//psf/Dropbox/_grad_school/_Fall2015/vlsi_dsp/project/hdl/tanh.vhd" 48 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1450109426958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_s9t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_s9t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_s9t " "Found entity 1: mult_s9t" {  } { { "db/mult_s9t.tdf" "" { Text "//psf/Dropbox/_grad_school/_Fall2015/vlsi_dsp/project/hdl/db/mult_s9t.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450109427114 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450109427114 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "processing_element:PE\|sech2:sech2_t\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"processing_element:PE\|sech2:sech2_t\|lpm_mult:Mult0\"" {  } { { "sech2.vhd" "" { Text "//psf/Dropbox/_grad_school/_Fall2015/vlsi_dsp/project/hdl/sech2.vhd" 50 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1450109427159 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "processing_element:PE\|sech2:sech2_t\|lpm_mult:Mult0 " "Instantiated megafunction \"processing_element:PE\|sech2:sech2_t\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 22 " "Parameter \"LPM_WIDTHA\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450109427160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 32 " "Parameter \"LPM_WIDTHB\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450109427160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 54 " "Parameter \"LPM_WIDTHP\" = \"54\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450109427160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 54 " "Parameter \"LPM_WIDTHR\" = \"54\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450109427160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450109427160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450109427160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450109427160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450109427160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450109427160 ""}  } { { "sech2.vhd" "" { Text "//psf/Dropbox/_grad_school/_Fall2015/vlsi_dsp/project/hdl/sech2.vhd" 50 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1450109427160 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "1310 " "Ignored 1310 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "1310 " "Ignored 1310 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Quartus II" 0 -1 1450109428133 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Quartus II" 0 -1 1450109428133 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "controller.vhd" "" { Text "//psf/Dropbox/_grad_school/_Fall2015/vlsi_dsp/project/hdl/controller.vhd" 21 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1450109428170 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1450109428173 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "done GND " "Pin \"done\" is stuck at GND" {  } { { "fastica.vhd" "" { Text "//psf/Dropbox/_grad_school/_Fall2015/vlsi_dsp/project/hdl/fastica.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1450109429395 "|fastica|done"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1450109429395 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1450109429869 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "25 " "25 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1450109431260 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1450109432235 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1450109432235 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2149 " "Implemented 2149 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "35 " "Implemented 35 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1450109432993 ""} { "Info" "ICUT_CUT_TM_OPINS" "33 " "Implemented 33 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1450109432993 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1981 " "Implemented 1981 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1450109432993 ""} { "Info" "ICUT_CUT_TM_RAMS" "32 " "Implemented 32 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1450109432993 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "68 " "Implemented 68 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Quartus II" 0 -1 1450109432993 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1450109432993 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 10 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "651 " "Peak virtual memory: 651 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1450109433092 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 14 11:10:33 2015 " "Processing ended: Mon Dec 14 11:10:33 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1450109433092 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:24 " "Elapsed time: 00:00:24" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1450109433092 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1450109433092 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1450109433092 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1450109438045 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1450109438048 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 14 11:10:35 2015 " "Processing started: Mon Dec 14 11:10:35 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1450109438048 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1450109438048 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off vlsi_dsp_project -c vlsi_dsp_project " "Command: quartus_fit --read_settings_files=off --write_settings_files=off vlsi_dsp_project -c vlsi_dsp_project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1450109438048 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1450109439128 ""}
{ "Info" "0" "" "Project  = vlsi_dsp_project" {  } {  } 0 0 "Project  = vlsi_dsp_project" 0 0 "Fitter" 0 0 1450109439129 ""}
{ "Info" "0" "" "Revision = vlsi_dsp_project" {  } {  } 0 0 "Revision = vlsi_dsp_project" 0 0 "Fitter" 0 0 1450109439129 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1450109439500 ""}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "vlsi_dsp_project EP4CGX22CF19C6 " "Automatically selected device EP4CGX22CF19C6 for design vlsi_dsp_project" {  } {  } 0 119004 "Automatically selected device %2!s! for design %1!s!" 0 0 "Fitter" 0 -1 1450109439925 ""}
{ "Info" "IMPP_MPP_FIT_WITH_SMALLER_DEVICE" "" "Fitting design with smaller device may be possible, but smaller device must be specified" {  } {  } 0 119005 "Fitting design with smaller device may be possible, but smaller device must be specified" 0 0 "Fitter" 0 -1 1450109439926 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1450109440002 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1450109440002 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1450109440316 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1450109440332 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX30CF19C6 " "Device EP4CGX30CF19C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1450109440754 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1450109440754 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_NCEO~ R6 " "Pin ~ALTERA_NCEO~ is reserved at location R6" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_NCEO~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_NCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//psf/Dropbox/_grad_school/_Fall2015/vlsi_dsp/project/hdl/" { { 0 { 0 ""} 0 6560 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1450109440761 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ A4 " "Pin ~ALTERA_DATA0~ is reserved at location A4" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//psf/Dropbox/_grad_school/_Fall2015/vlsi_dsp/project/hdl/" { { 0 { 0 ""} 0 6562 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1450109440761 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO~ B4 " "Pin ~ALTERA_ASDO~ is reserved at location B4" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//psf/Dropbox/_grad_school/_Fall2015/vlsi_dsp/project/hdl/" { { 0 { 0 ""} 0 6564 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1450109440761 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_NCSO~ C5 " "Pin ~ALTERA_NCSO~ is reserved at location C5" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_NCSO~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_NCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//psf/Dropbox/_grad_school/_Fall2015/vlsi_dsp/project/hdl/" { { 0 { 0 ""} 0 6566 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1450109440761 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ D5 " "Pin ~ALTERA_DCLK~ is reserved at location D5" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//psf/Dropbox/_grad_school/_Fall2015/vlsi_dsp/project/hdl/" { { 0 { 0 ""} 0 6568 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1450109440761 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1450109440761 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1450109440764 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1450109440822 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "68 68 " "No exact pin location assignment(s) for 68 pins of 68 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "w\[1\]\[0\] " "Pin w\[1\]\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { w[1][0] } } } { "fastica.vhd" "" { Text "//psf/Dropbox/_grad_school/_Fall2015/vlsi_dsp/project/hdl/fastica.vhd" 17 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { w[1][0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//psf/Dropbox/_grad_school/_Fall2015/vlsi_dsp/project/hdl/" { { 0 { 0 ""} 0 63 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1450109441783 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "w\[1\]\[1\] " "Pin w\[1\]\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { w[1][1] } } } { "fastica.vhd" "" { Text "//psf/Dropbox/_grad_school/_Fall2015/vlsi_dsp/project/hdl/fastica.vhd" 17 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { w[1][1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//psf/Dropbox/_grad_school/_Fall2015/vlsi_dsp/project/hdl/" { { 0 { 0 ""} 0 64 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1450109441783 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "w\[1\]\[2\] " "Pin w\[1\]\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { w[1][2] } } } { "fastica.vhd" "" { Text "//psf/Dropbox/_grad_school/_Fall2015/vlsi_dsp/project/hdl/fastica.vhd" 17 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { w[1][2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//psf/Dropbox/_grad_school/_Fall2015/vlsi_dsp/project/hdl/" { { 0 { 0 ""} 0 65 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1450109441783 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "w\[1\]\[3\] " "Pin w\[1\]\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { w[1][3] } } } { "fastica.vhd" "" { Text "//psf/Dropbox/_grad_school/_Fall2015/vlsi_dsp/project/hdl/fastica.vhd" 17 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { w[1][3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//psf/Dropbox/_grad_school/_Fall2015/vlsi_dsp/project/hdl/" { { 0 { 0 ""} 0 66 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1450109441783 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "w\[1\]\[4\] " "Pin w\[1\]\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { w[1][4] } } } { "fastica.vhd" "" { Text "//psf/Dropbox/_grad_school/_Fall2015/vlsi_dsp/project/hdl/fastica.vhd" 17 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { w[1][4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//psf/Dropbox/_grad_school/_Fall2015/vlsi_dsp/project/hdl/" { { 0 { 0 ""} 0 67 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1450109441783 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "w\[1\]\[5\] " "Pin w\[1\]\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { w[1][5] } } } { "fastica.vhd" "" { Text "//psf/Dropbox/_grad_school/_Fall2015/vlsi_dsp/project/hdl/fastica.vhd" 17 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { w[1][5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//psf/Dropbox/_grad_school/_Fall2015/vlsi_dsp/project/hdl/" { { 0 { 0 ""} 0 68 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1450109441783 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "w\[1\]\[6\] " "Pin w\[1\]\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { w[1][6] } } } { "fastica.vhd" "" { Text "//psf/Dropbox/_grad_school/_Fall2015/vlsi_dsp/project/hdl/fastica.vhd" 17 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { w[1][6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//psf/Dropbox/_grad_school/_Fall2015/vlsi_dsp/project/hdl/" { { 0 { 0 ""} 0 69 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1450109441783 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "w\[1\]\[7\] " "Pin w\[1\]\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { w[1][7] } } } { "fastica.vhd" "" { Text "//psf/Dropbox/_grad_school/_Fall2015/vlsi_dsp/project/hdl/fastica.vhd" 17 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { w[1][7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//psf/Dropbox/_grad_school/_Fall2015/vlsi_dsp/project/hdl/" { { 0 { 0 ""} 0 70 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1450109441783 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "w\[1\]\[8\] " "Pin w\[1\]\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { w[1][8] } } } { "fastica.vhd" "" { Text "//psf/Dropbox/_grad_school/_Fall2015/vlsi_dsp/project/hdl/fastica.vhd" 17 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { w[1][8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//psf/Dropbox/_grad_school/_Fall2015/vlsi_dsp/project/hdl/" { { 0 { 0 ""} 0 71 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1450109441783 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "w\[1\]\[9\] " "Pin w\[1\]\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { w[1][9] } } } { "fastica.vhd" "" { Text "//psf/Dropbox/_grad_school/_Fall2015/vlsi_dsp/project/hdl/fastica.vhd" 17 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { w[1][9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//psf/Dropbox/_grad_school/_Fall2015/vlsi_dsp/project/hdl/" { { 0 { 0 ""} 0 72 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1450109441783 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "w\[1\]\[10\] " "Pin w\[1\]\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { w[1][10] } } } { "fastica.vhd" "" { Text "//psf/Dropbox/_grad_school/_Fall2015/vlsi_dsp/project/hdl/fastica.vhd" 17 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { w[1][10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//psf/Dropbox/_grad_school/_Fall2015/vlsi_dsp/project/hdl/" { { 0 { 0 ""} 0 73 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1450109441783 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "w\[1\]\[11\] " "Pin w\[1\]\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { w[1][11] } } } { "fastica.vhd" "" { Text "//psf/Dropbox/_grad_school/_Fall2015/vlsi_dsp/project/hdl/fastica.vhd" 17 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { w[1][11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//psf/Dropbox/_grad_school/_Fall2015/vlsi_dsp/project/hdl/" { { 0 { 0 ""} 0 74 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1450109441783 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "w\[1\]\[12\] " "Pin w\[1\]\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { w[1][12] } } } { "fastica.vhd" "" { Text "//psf/Dropbox/_grad_school/_Fall2015/vlsi_dsp/project/hdl/fastica.vhd" 17 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { w[1][12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//psf/Dropbox/_grad_school/_Fall2015/vlsi_dsp/project/hdl/" { { 0 { 0 ""} 0 75 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1450109441783 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "w\[1\]\[13\] " "Pin w\[1\]\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { w[1][13] } } } { "fastica.vhd" "" { Text "//psf/Dropbox/_grad_school/_Fall2015/vlsi_dsp/project/hdl/fastica.vhd" 17 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { w[1][13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//psf/Dropbox/_grad_school/_Fall2015/vlsi_dsp/project/hdl/" { { 0 { 0 ""} 0 76 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1450109441783 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "w\[1\]\[14\] " "Pin w\[1\]\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { w[1][14] } } } { "fastica.vhd" "" { Text "//psf/Dropbox/_grad_school/_Fall2015/vlsi_dsp/project/hdl/fastica.vhd" 17 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { w[1][14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//psf/Dropbox/_grad_school/_Fall2015/vlsi_dsp/project/hdl/" { { 0 { 0 ""} 0 77 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1450109441783 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "w\[1\]\[15\] " "Pin w\[1\]\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { w[1][15] } } } { "fastica.vhd" "" { Text "//psf/Dropbox/_grad_school/_Fall2015/vlsi_dsp/project/hdl/fastica.vhd" 17 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { w[1][15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//psf/Dropbox/_grad_school/_Fall2015/vlsi_dsp/project/hdl/" { { 0 { 0 ""} 0 78 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1450109441783 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "w\[0\]\[0\] " "Pin w\[0\]\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { w[0][0] } } } { "fastica.vhd" "" { Text "//psf/Dropbox/_grad_school/_Fall2015/vlsi_dsp/project/hdl/fastica.vhd" 17 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { w[0][0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//psf/Dropbox/_grad_school/_Fall2015/vlsi_dsp/project/hdl/" { { 0 { 0 ""} 0 80 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1450109441783 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "w\[0\]\[1\] " "Pin w\[0\]\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { w[0][1] } } } { "fastica.vhd" "" { Text "//psf/Dropbox/_grad_school/_Fall2015/vlsi_dsp/project/hdl/fastica.vhd" 17 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { w[0][1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//psf/Dropbox/_grad_school/_Fall2015/vlsi_dsp/project/hdl/" { { 0 { 0 ""} 0 81 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1450109441783 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "w\[0\]\[2\] " "Pin w\[0\]\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { w[0][2] } } } { "fastica.vhd" "" { Text "//psf/Dropbox/_grad_school/_Fall2015/vlsi_dsp/project/hdl/fastica.vhd" 17 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { w[0][2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//psf/Dropbox/_grad_school/_Fall2015/vlsi_dsp/project/hdl/" { { 0 { 0 ""} 0 82 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1450109441783 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "w\[0\]\[3\] " "Pin w\[0\]\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { w[0][3] } } } { "fastica.vhd" "" { Text "//psf/Dropbox/_grad_school/_Fall2015/vlsi_dsp/project/hdl/fastica.vhd" 17 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { w[0][3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//psf/Dropbox/_grad_school/_Fall2015/vlsi_dsp/project/hdl/" { { 0 { 0 ""} 0 83 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1450109441783 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "w\[0\]\[4\] " "Pin w\[0\]\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { w[0][4] } } } { "fastica.vhd" "" { Text "//psf/Dropbox/_grad_school/_Fall2015/vlsi_dsp/project/hdl/fastica.vhd" 17 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { w[0][4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//psf/Dropbox/_grad_school/_Fall2015/vlsi_dsp/project/hdl/" { { 0 { 0 ""} 0 84 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1450109441783 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "w\[0\]\[5\] " "Pin w\[0\]\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { w[0][5] } } } { "fastica.vhd" "" { Text "//psf/Dropbox/_grad_school/_Fall2015/vlsi_dsp/project/hdl/fastica.vhd" 17 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { w[0][5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//psf/Dropbox/_grad_school/_Fall2015/vlsi_dsp/project/hdl/" { { 0 { 0 ""} 0 85 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1450109441783 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "w\[0\]\[6\] " "Pin w\[0\]\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { w[0][6] } } } { "fastica.vhd" "" { Text "//psf/Dropbox/_grad_school/_Fall2015/vlsi_dsp/project/hdl/fastica.vhd" 17 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { w[0][6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//psf/Dropbox/_grad_school/_Fall2015/vlsi_dsp/project/hdl/" { { 0 { 0 ""} 0 86 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1450109441783 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "w\[0\]\[7\] " "Pin w\[0\]\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { w[0][7] } } } { "fastica.vhd" "" { Text "//psf/Dropbox/_grad_school/_Fall2015/vlsi_dsp/project/hdl/fastica.vhd" 17 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { w[0][7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//psf/Dropbox/_grad_school/_Fall2015/vlsi_dsp/project/hdl/" { { 0 { 0 ""} 0 87 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1450109441783 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "w\[0\]\[8\] " "Pin w\[0\]\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { w[0][8] } } } { "fastica.vhd" "" { Text "//psf/Dropbox/_grad_school/_Fall2015/vlsi_dsp/project/hdl/fastica.vhd" 17 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { w[0][8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//psf/Dropbox/_grad_school/_Fall2015/vlsi_dsp/project/hdl/" { { 0 { 0 ""} 0 88 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1450109441783 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "w\[0\]\[9\] " "Pin w\[0\]\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { w[0][9] } } } { "fastica.vhd" "" { Text "//psf/Dropbox/_grad_school/_Fall2015/vlsi_dsp/project/hdl/fastica.vhd" 17 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { w[0][9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//psf/Dropbox/_grad_school/_Fall2015/vlsi_dsp/project/hdl/" { { 0 { 0 ""} 0 89 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1450109441783 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "w\[0\]\[10\] " "Pin w\[0\]\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { w[0][10] } } } { "fastica.vhd" "" { Text "//psf/Dropbox/_grad_school/_Fall2015/vlsi_dsp/project/hdl/fastica.vhd" 17 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { w[0][10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//psf/Dropbox/_grad_school/_Fall2015/vlsi_dsp/project/hdl/" { { 0 { 0 ""} 0 90 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1450109441783 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "w\[0\]\[11\] " "Pin w\[0\]\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { w[0][11] } } } { "fastica.vhd" "" { Text "//psf/Dropbox/_grad_school/_Fall2015/vlsi_dsp/project/hdl/fastica.vhd" 17 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { w[0][11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//psf/Dropbox/_grad_school/_Fall2015/vlsi_dsp/project/hdl/" { { 0 { 0 ""} 0 91 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1450109441783 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "w\[0\]\[12\] " "Pin w\[0\]\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { w[0][12] } } } { "fastica.vhd" "" { Text "//psf/Dropbox/_grad_school/_Fall2015/vlsi_dsp/project/hdl/fastica.vhd" 17 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { w[0][12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//psf/Dropbox/_grad_school/_Fall2015/vlsi_dsp/project/hdl/" { { 0 { 0 ""} 0 92 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1450109441783 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "w\[0\]\[13\] " "Pin w\[0\]\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { w[0][13] } } } { "fastica.vhd" "" { Text "//psf/Dropbox/_grad_school/_Fall2015/vlsi_dsp/project/hdl/fastica.vhd" 17 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { w[0][13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//psf/Dropbox/_grad_school/_Fall2015/vlsi_dsp/project/hdl/" { { 0 { 0 ""} 0 93 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1450109441783 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "w\[0\]\[14\] " "Pin w\[0\]\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { w[0][14] } } } { "fastica.vhd" "" { Text "//psf/Dropbox/_grad_school/_Fall2015/vlsi_dsp/project/hdl/fastica.vhd" 17 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { w[0][14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//psf/Dropbox/_grad_school/_Fall2015/vlsi_dsp/project/hdl/" { { 0 { 0 ""} 0 94 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1450109441783 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "w\[0\]\[15\] " "Pin w\[0\]\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { w[0][15] } } } { "fastica.vhd" "" { Text "//psf/Dropbox/_grad_school/_Fall2015/vlsi_dsp/project/hdl/fastica.vhd" 17 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { w[0][15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//psf/Dropbox/_grad_school/_Fall2015/vlsi_dsp/project/hdl/" { { 0 { 0 ""} 0 95 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1450109441783 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "done " "Pin done not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { done } } } { "fastica.vhd" "" { Text "//psf/Dropbox/_grad_school/_Fall2015/vlsi_dsp/project/hdl/fastica.vhd" 18 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { done } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//psf/Dropbox/_grad_school/_Fall2015/vlsi_dsp/project/hdl/" { { 0 { 0 ""} 0 99 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1450109441783 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clock " "Pin clock not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { clock } } } { "fastica.vhd" "" { Text "//psf/Dropbox/_grad_school/_Fall2015/vlsi_dsp/project/hdl/fastica.vhd" 13 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//psf/Dropbox/_grad_school/_Fall2015/vlsi_dsp/project/hdl/" { { 0 { 0 ""} 0 96 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1450109441783 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reset " "Pin reset not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { reset } } } { "fastica.vhd" "" { Text "//psf/Dropbox/_grad_school/_Fall2015/vlsi_dsp/project/hdl/fastica.vhd" 14 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//psf/Dropbox/_grad_school/_Fall2015/vlsi_dsp/project/hdl/" { { 0 { 0 ""} 0 97 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1450109441783 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "start " "Pin start not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { start } } } { "fastica.vhd" "" { Text "//psf/Dropbox/_grad_school/_Fall2015/vlsi_dsp/project/hdl/fastica.vhd" 16 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { start } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//psf/Dropbox/_grad_school/_Fall2015/vlsi_dsp/project/hdl/" { { 0 { 0 ""} 0 98 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1450109441783 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ws\[1\]\[0\] " "Pin ws\[1\]\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ws[1][0] } } } { "fastica.vhd" "" { Text "//psf/Dropbox/_grad_school/_Fall2015/vlsi_dsp/project/hdl/fastica.vhd" 15 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ws[1][0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//psf/Dropbox/_grad_school/_Fall2015/vlsi_dsp/project/hdl/" { { 0 { 0 ""} 0 29 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1450109441783 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ws\[1\]\[1\] " "Pin ws\[1\]\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ws[1][1] } } } { "fastica.vhd" "" { Text "//psf/Dropbox/_grad_school/_Fall2015/vlsi_dsp/project/hdl/fastica.vhd" 15 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ws[1][1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//psf/Dropbox/_grad_school/_Fall2015/vlsi_dsp/project/hdl/" { { 0 { 0 ""} 0 30 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1450109441783 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ws\[1\]\[2\] " "Pin ws\[1\]\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ws[1][2] } } } { "fastica.vhd" "" { Text "//psf/Dropbox/_grad_school/_Fall2015/vlsi_dsp/project/hdl/fastica.vhd" 15 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ws[1][2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//psf/Dropbox/_grad_school/_Fall2015/vlsi_dsp/project/hdl/" { { 0 { 0 ""} 0 31 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1450109441783 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ws\[1\]\[3\] " "Pin ws\[1\]\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ws[1][3] } } } { "fastica.vhd" "" { Text "//psf/Dropbox/_grad_school/_Fall2015/vlsi_dsp/project/hdl/fastica.vhd" 15 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ws[1][3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//psf/Dropbox/_grad_school/_Fall2015/vlsi_dsp/project/hdl/" { { 0 { 0 ""} 0 32 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1450109441783 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ws\[1\]\[4\] " "Pin ws\[1\]\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ws[1][4] } } } { "fastica.vhd" "" { Text "//psf/Dropbox/_grad_school/_Fall2015/vlsi_dsp/project/hdl/fastica.vhd" 15 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ws[1][4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//psf/Dropbox/_grad_school/_Fall2015/vlsi_dsp/project/hdl/" { { 0 { 0 ""} 0 33 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1450109441783 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ws\[1\]\[5\] " "Pin ws\[1\]\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ws[1][5] } } } { "fastica.vhd" "" { Text "//psf/Dropbox/_grad_school/_Fall2015/vlsi_dsp/project/hdl/fastica.vhd" 15 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ws[1][5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//psf/Dropbox/_grad_school/_Fall2015/vlsi_dsp/project/hdl/" { { 0 { 0 ""} 0 34 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1450109441783 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ws\[1\]\[6\] " "Pin ws\[1\]\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ws[1][6] } } } { "fastica.vhd" "" { Text "//psf/Dropbox/_grad_school/_Fall2015/vlsi_dsp/project/hdl/fastica.vhd" 15 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ws[1][6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//psf/Dropbox/_grad_school/_Fall2015/vlsi_dsp/project/hdl/" { { 0 { 0 ""} 0 35 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1450109441783 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ws\[1\]\[7\] " "Pin ws\[1\]\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ws[1][7] } } } { "fastica.vhd" "" { Text "//psf/Dropbox/_grad_school/_Fall2015/vlsi_dsp/project/hdl/fastica.vhd" 15 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ws[1][7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//psf/Dropbox/_grad_school/_Fall2015/vlsi_dsp/project/hdl/" { { 0 { 0 ""} 0 36 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1450109441783 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ws\[1\]\[8\] " "Pin ws\[1\]\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ws[1][8] } } } { "fastica.vhd" "" { Text "//psf/Dropbox/_grad_school/_Fall2015/vlsi_dsp/project/hdl/fastica.vhd" 15 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ws[1][8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//psf/Dropbox/_grad_school/_Fall2015/vlsi_dsp/project/hdl/" { { 0 { 0 ""} 0 37 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1450109441783 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ws\[1\]\[9\] " "Pin ws\[1\]\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ws[1][9] } } } { "fastica.vhd" "" { Text "//psf/Dropbox/_grad_school/_Fall2015/vlsi_dsp/project/hdl/fastica.vhd" 15 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ws[1][9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//psf/Dropbox/_grad_school/_Fall2015/vlsi_dsp/project/hdl/" { { 0 { 0 ""} 0 38 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1450109441783 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ws\[1\]\[10\] " "Pin ws\[1\]\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ws[1][10] } } } { "fastica.vhd" "" { Text "//psf/Dropbox/_grad_school/_Fall2015/vlsi_dsp/project/hdl/fastica.vhd" 15 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ws[1][10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//psf/Dropbox/_grad_school/_Fall2015/vlsi_dsp/project/hdl/" { { 0 { 0 ""} 0 39 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1450109441783 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ws\[1\]\[11\] " "Pin ws\[1\]\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ws[1][11] } } } { "fastica.vhd" "" { Text "//psf/Dropbox/_grad_school/_Fall2015/vlsi_dsp/project/hdl/fastica.vhd" 15 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ws[1][11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//psf/Dropbox/_grad_school/_Fall2015/vlsi_dsp/project/hdl/" { { 0 { 0 ""} 0 40 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1450109441783 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ws\[1\]\[12\] " "Pin ws\[1\]\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ws[1][12] } } } { "fastica.vhd" "" { Text "//psf/Dropbox/_grad_school/_Fall2015/vlsi_dsp/project/hdl/fastica.vhd" 15 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ws[1][12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//psf/Dropbox/_grad_school/_Fall2015/vlsi_dsp/project/hdl/" { { 0 { 0 ""} 0 41 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1450109441783 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ws\[1\]\[13\] " "Pin ws\[1\]\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ws[1][13] } } } { "fastica.vhd" "" { Text "//psf/Dropbox/_grad_school/_Fall2015/vlsi_dsp/project/hdl/fastica.vhd" 15 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ws[1][13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//psf/Dropbox/_grad_school/_Fall2015/vlsi_dsp/project/hdl/" { { 0 { 0 ""} 0 42 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1450109441783 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ws\[1\]\[14\] " "Pin ws\[1\]\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ws[1][14] } } } { "fastica.vhd" "" { Text "//psf/Dropbox/_grad_school/_Fall2015/vlsi_dsp/project/hdl/fastica.vhd" 15 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ws[1][14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//psf/Dropbox/_grad_school/_Fall2015/vlsi_dsp/project/hdl/" { { 0 { 0 ""} 0 43 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1450109441783 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ws\[1\]\[15\] " "Pin ws\[1\]\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ws[1][15] } } } { "fastica.vhd" "" { Text "//psf/Dropbox/_grad_school/_Fall2015/vlsi_dsp/project/hdl/fastica.vhd" 15 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ws[1][15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//psf/Dropbox/_grad_school/_Fall2015/vlsi_dsp/project/hdl/" { { 0 { 0 ""} 0 44 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1450109441783 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ws\[0\]\[0\] " "Pin ws\[0\]\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ws[0][0] } } } { "fastica.vhd" "" { Text "//psf/Dropbox/_grad_school/_Fall2015/vlsi_dsp/project/hdl/fastica.vhd" 15 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ws[0][0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//psf/Dropbox/_grad_school/_Fall2015/vlsi_dsp/project/hdl/" { { 0 { 0 ""} 0 46 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1450109441783 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ws\[0\]\[1\] " "Pin ws\[0\]\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ws[0][1] } } } { "fastica.vhd" "" { Text "//psf/Dropbox/_grad_school/_Fall2015/vlsi_dsp/project/hdl/fastica.vhd" 15 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ws[0][1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//psf/Dropbox/_grad_school/_Fall2015/vlsi_dsp/project/hdl/" { { 0 { 0 ""} 0 47 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1450109441783 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ws\[0\]\[2\] " "Pin ws\[0\]\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ws[0][2] } } } { "fastica.vhd" "" { Text "//psf/Dropbox/_grad_school/_Fall2015/vlsi_dsp/project/hdl/fastica.vhd" 15 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ws[0][2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//psf/Dropbox/_grad_school/_Fall2015/vlsi_dsp/project/hdl/" { { 0 { 0 ""} 0 48 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1450109441783 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ws\[0\]\[3\] " "Pin ws\[0\]\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ws[0][3] } } } { "fastica.vhd" "" { Text "//psf/Dropbox/_grad_school/_Fall2015/vlsi_dsp/project/hdl/fastica.vhd" 15 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ws[0][3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//psf/Dropbox/_grad_school/_Fall2015/vlsi_dsp/project/hdl/" { { 0 { 0 ""} 0 49 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1450109441783 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ws\[0\]\[4\] " "Pin ws\[0\]\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ws[0][4] } } } { "fastica.vhd" "" { Text "//psf/Dropbox/_grad_school/_Fall2015/vlsi_dsp/project/hdl/fastica.vhd" 15 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ws[0][4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//psf/Dropbox/_grad_school/_Fall2015/vlsi_dsp/project/hdl/" { { 0 { 0 ""} 0 50 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1450109441783 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ws\[0\]\[5\] " "Pin ws\[0\]\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ws[0][5] } } } { "fastica.vhd" "" { Text "//psf/Dropbox/_grad_school/_Fall2015/vlsi_dsp/project/hdl/fastica.vhd" 15 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ws[0][5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//psf/Dropbox/_grad_school/_Fall2015/vlsi_dsp/project/hdl/" { { 0 { 0 ""} 0 51 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1450109441783 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ws\[0\]\[6\] " "Pin ws\[0\]\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ws[0][6] } } } { "fastica.vhd" "" { Text "//psf/Dropbox/_grad_school/_Fall2015/vlsi_dsp/project/hdl/fastica.vhd" 15 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ws[0][6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//psf/Dropbox/_grad_school/_Fall2015/vlsi_dsp/project/hdl/" { { 0 { 0 ""} 0 52 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1450109441783 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ws\[0\]\[7\] " "Pin ws\[0\]\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ws[0][7] } } } { "fastica.vhd" "" { Text "//psf/Dropbox/_grad_school/_Fall2015/vlsi_dsp/project/hdl/fastica.vhd" 15 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ws[0][7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//psf/Dropbox/_grad_school/_Fall2015/vlsi_dsp/project/hdl/" { { 0 { 0 ""} 0 53 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1450109441783 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ws\[0\]\[8\] " "Pin ws\[0\]\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ws[0][8] } } } { "fastica.vhd" "" { Text "//psf/Dropbox/_grad_school/_Fall2015/vlsi_dsp/project/hdl/fastica.vhd" 15 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ws[0][8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//psf/Dropbox/_grad_school/_Fall2015/vlsi_dsp/project/hdl/" { { 0 { 0 ""} 0 54 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1450109441783 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ws\[0\]\[9\] " "Pin ws\[0\]\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ws[0][9] } } } { "fastica.vhd" "" { Text "//psf/Dropbox/_grad_school/_Fall2015/vlsi_dsp/project/hdl/fastica.vhd" 15 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ws[0][9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//psf/Dropbox/_grad_school/_Fall2015/vlsi_dsp/project/hdl/" { { 0 { 0 ""} 0 55 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1450109441783 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ws\[0\]\[10\] " "Pin ws\[0\]\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ws[0][10] } } } { "fastica.vhd" "" { Text "//psf/Dropbox/_grad_school/_Fall2015/vlsi_dsp/project/hdl/fastica.vhd" 15 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ws[0][10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//psf/Dropbox/_grad_school/_Fall2015/vlsi_dsp/project/hdl/" { { 0 { 0 ""} 0 56 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1450109441783 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ws\[0\]\[11\] " "Pin ws\[0\]\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ws[0][11] } } } { "fastica.vhd" "" { Text "//psf/Dropbox/_grad_school/_Fall2015/vlsi_dsp/project/hdl/fastica.vhd" 15 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ws[0][11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//psf/Dropbox/_grad_school/_Fall2015/vlsi_dsp/project/hdl/" { { 0 { 0 ""} 0 57 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1450109441783 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ws\[0\]\[12\] " "Pin ws\[0\]\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ws[0][12] } } } { "fastica.vhd" "" { Text "//psf/Dropbox/_grad_school/_Fall2015/vlsi_dsp/project/hdl/fastica.vhd" 15 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ws[0][12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//psf/Dropbox/_grad_school/_Fall2015/vlsi_dsp/project/hdl/" { { 0 { 0 ""} 0 58 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1450109441783 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ws\[0\]\[13\] " "Pin ws\[0\]\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ws[0][13] } } } { "fastica.vhd" "" { Text "//psf/Dropbox/_grad_school/_Fall2015/vlsi_dsp/project/hdl/fastica.vhd" 15 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ws[0][13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//psf/Dropbox/_grad_school/_Fall2015/vlsi_dsp/project/hdl/" { { 0 { 0 ""} 0 59 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1450109441783 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ws\[0\]\[14\] " "Pin ws\[0\]\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ws[0][14] } } } { "fastica.vhd" "" { Text "//psf/Dropbox/_grad_school/_Fall2015/vlsi_dsp/project/hdl/fastica.vhd" 15 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ws[0][14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//psf/Dropbox/_grad_school/_Fall2015/vlsi_dsp/project/hdl/" { { 0 { 0 ""} 0 60 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1450109441783 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ws\[0\]\[15\] " "Pin ws\[0\]\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ws[0][15] } } } { "fastica.vhd" "" { Text "//psf/Dropbox/_grad_school/_Fall2015/vlsi_dsp/project/hdl/fastica.vhd" 15 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ws[0][15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//psf/Dropbox/_grad_school/_Fall2015/vlsi_dsp/project/hdl/" { { 0 { 0 ""} 0 61 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1450109441783 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1450109441783 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "vlsi_dsp_project.sdc " "Synopsys Design Constraints File file not found: 'vlsi_dsp_project.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1450109442650 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1450109442651 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1450109442681 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1450109442681 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1450109442684 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock~input (placed in PIN M10 (CLK13, DIFFCLK_7n, REFCLK0n)) " "Automatically promoted node clock~input (placed in PIN M10 (CLK13, DIFFCLK_7n, REFCLK0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G17 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G17" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1450109442944 ""}  } { { "fastica.vhd" "" { Text "//psf/Dropbox/_grad_school/_Fall2015/vlsi_dsp/project/hdl/fastica.vhd" 13 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//psf/Dropbox/_grad_school/_Fall2015/vlsi_dsp/project/hdl/" { { 0 { 0 ""} 0 6521 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1450109442944 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "reset~input (placed in PIN M9 (CLK12, DIFFCLK_7p, REFCLK0p)) " "Automatically promoted node reset~input (placed in PIN M9 (CLK12, DIFFCLK_7p, REFCLK0p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1450109442945 ""}  } { { "fastica.vhd" "" { Text "//psf/Dropbox/_grad_school/_Fall2015/vlsi_dsp/project/hdl/fastica.vhd" 14 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reset~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//psf/Dropbox/_grad_school/_Fall2015/vlsi_dsp/project/hdl/" { { 0 { 0 ""} 0 6522 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1450109442945 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1450109444027 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1450109444031 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1450109444032 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1450109444038 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1450109444044 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1450109444048 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1450109444334 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "592 Embedded multiplier block " "Packed 592 registers into blocks of type Embedded multiplier block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Quartus II" 0 -1 1450109444340 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "60 Embedded multiplier output " "Packed 60 registers into blocks of type Embedded multiplier output" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Quartus II" 0 -1 1450109444340 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "482 " "Created 482 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Quartus II" 0 -1 1450109444340 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1450109444340 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "66 unused 2.5V 33 33 0 " "Number of I/O pins in group: 66 (unused VREF, 2.5V VCCIO, 33 input, 33 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1450109444364 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1450109444364 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1450109444364 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "QL0 does not use undetermined 0 0 " "I/O bank number QL0 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1450109444366 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 25 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  25 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1450109444366 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3A does not use undetermined 2 0 " "I/O bank number 3A does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1450109444366 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 28 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  28 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1450109444366 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 20 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  20 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1450109444366 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 0 18 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  18 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1450109444366 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 28 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  28 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1450109444366 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8A does not use undetermined 0 2 " "I/O bank number 8A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  2 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1450109444366 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 23 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  23 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1450109444366 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "9 does not use undetermined 4 0 " "I/O bank number 9 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1450109444366 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1450109444366 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1450109444366 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:04 " "Fitter preparation operations ending: elapsed time is 00:00:04" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1450109444557 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1450109447544 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1450109448554 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1450109448592 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1450109466213 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:18 " "Fitter placement operations ending: elapsed time is 00:00:18" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1450109466233 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1450109468267 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "3 " "Router estimated average interconnect usage is 3% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "14 X13_Y10 X25_Y20 " "Router estimated peak interconnect usage is 14% of the available device resources in the region that extends from location X13_Y10 to location X25_Y20" {  } { { "loc" "" { Generic "//psf/Dropbox/_grad_school/_Fall2015/vlsi_dsp/project/hdl/" { { 1 { 0 "Router estimated peak interconnect usage is 14% of the available device resources in the region that extends from location X13_Y10 to location X25_Y20"} { { 11 { 0 "Router estimated peak interconnect usage is 14% of the available device resources in the region that extends from location X13_Y10 to location X25_Y20"} 13 10 13 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1450109471098 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1450109471098 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:06 " "Fitter routing operations ending: elapsed time is 00:00:06" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1450109475235 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1450109475239 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1450109475239 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "2.91 " "Total time spent on timing analysis during the Fitter is 2.91 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1450109475385 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1450109475569 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1450109476383 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1450109476535 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1450109477255 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:03 " "Fitter post-fit operations ending: elapsed time is 00:00:03" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1450109478634 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "2 Cyclone IV GX " "2 pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV GX Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "clock 2.5 V M10 " "Pin clock uses I/O standard 2.5 V at M10" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { clock } } } { "fastica.vhd" "" { Text "//psf/Dropbox/_grad_school/_Fall2015/vlsi_dsp/project/hdl/fastica.vhd" 13 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//psf/Dropbox/_grad_school/_Fall2015/vlsi_dsp/project/hdl/" { { 0 { 0 ""} 0 96 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1450109479685 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "reset 2.5 V M9 " "Pin reset uses I/O standard 2.5 V at M9" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { reset } } } { "fastica.vhd" "" { Text "//psf/Dropbox/_grad_school/_Fall2015/vlsi_dsp/project/hdl/fastica.vhd" 14 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//psf/Dropbox/_grad_school/_Fall2015/vlsi_dsp/project/hdl/" { { 0 { 0 ""} 0 97 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1450109479685 ""}  } {  } 0 169177 "%1!d! pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1450109479685 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/_grad_school/_Fall2015/vlsi_dsp/project/hdl/output_files/vlsi_dsp_project.fit.smsg " "Generated suppressed messages file /_grad_school/_Fall2015/vlsi_dsp/project/hdl/output_files/vlsi_dsp_project.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1450109480169 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "945 " "Peak virtual memory: 945 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1450109481907 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 14 11:11:21 2015 " "Processing ended: Mon Dec 14 11:11:21 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1450109481907 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:46 " "Elapsed time: 00:00:46" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1450109481907 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:39 " "Total CPU time (on all processors): 00:00:39" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1450109481907 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1450109481907 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1450109485090 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1450109485091 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 14 11:11:24 2015 " "Processing started: Mon Dec 14 11:11:24 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1450109485091 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1450109485091 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off vlsi_dsp_project -c vlsi_dsp_project " "Command: quartus_asm --read_settings_files=off --write_settings_files=off vlsi_dsp_project -c vlsi_dsp_project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1450109485091 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1450109487418 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1450109487540 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "535 " "Peak virtual memory: 535 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1450109488815 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 14 11:11:28 2015 " "Processing ended: Mon Dec 14 11:11:28 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1450109488815 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1450109488815 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1450109488815 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1450109488815 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1450109489840 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1450109492913 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1450109492921 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 14 11:11:32 2015 " "Processing started: Mon Dec 14 11:11:32 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1450109492921 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1450109492921 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta vlsi_dsp_project -c vlsi_dsp_project " "Command: quartus_sta vlsi_dsp_project -c vlsi_dsp_project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1450109492922 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1450109493522 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1450109494527 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Quartus II" 0 -1 1450109494720 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Quartus II" 0 -1 1450109494720 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "vlsi_dsp_project.sdc " "Synopsys Design Constraints File file not found: 'vlsi_dsp_project.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1450109495600 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1450109495600 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock clock " "create_clock -period 1.000 -name clock clock" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1450109495610 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1450109495610 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1450109495851 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1450109495852 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1450109495857 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1450109495888 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1450109496767 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1450109496767 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -24.763 " "Worst-case setup slack is -24.763" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1450109496809 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1450109496809 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -24.763           -8311.556 clock  " "  -24.763           -8311.556 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1450109496809 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1450109496809 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.340 " "Worst-case hold slack is 0.340" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1450109496859 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1450109496859 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.340               0.000 clock  " "    0.340               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1450109496859 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1450109496859 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1450109496869 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1450109496881 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1450109496890 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1450109496890 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000           -1998.224 clock  " "   -3.000           -1998.224 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1450109496890 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1450109496890 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1450109497276 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1450109497374 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1450109498259 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1450109498562 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1450109498691 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1450109498691 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -22.090 " "Worst-case setup slack is -22.090" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1450109498700 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1450109498700 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -22.090           -7324.606 clock  " "  -22.090           -7324.606 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1450109498700 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1450109498700 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.297 " "Worst-case hold slack is 0.297" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1450109498738 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1450109498738 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.297               0.000 clock  " "    0.297               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1450109498738 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1450109498738 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1450109498784 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1450109498797 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1450109498809 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1450109498809 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000           -1998.224 clock  " "   -3.000           -1998.224 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1450109498809 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1450109498809 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1450109499229 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1450109499731 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1450109499761 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1450109499761 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -13.591 " "Worst-case setup slack is -13.591" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1450109499772 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1450109499772 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -13.591           -4326.981 clock  " "  -13.591           -4326.981 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1450109499772 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1450109499772 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.177 " "Worst-case hold slack is 0.177" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1450109499818 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1450109499818 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.177               0.000 clock  " "    0.177               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1450109499818 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1450109499818 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1450109499830 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1450109499840 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1450109499899 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1450109499899 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000           -1159.767 clock  " "   -3.000           -1159.767 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1450109499899 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1450109499899 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1450109501622 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1450109501630 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "543 " "Peak virtual memory: 543 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1450109501894 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 14 11:11:41 2015 " "Processing ended: Mon Dec 14 11:11:41 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1450109501894 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1450109501894 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1450109501894 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1450109501894 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1450109504432 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1450109504433 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 14 11:11:44 2015 " "Processing started: Mon Dec 14 11:11:44 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1450109504433 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1450109504433 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off vlsi_dsp_project -c vlsi_dsp_project " "Command: quartus_eda --read_settings_files=off --write_settings_files=off vlsi_dsp_project -c vlsi_dsp_project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1450109504433 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "vlsi_dsp_project_6_1200mv_85c_slow.vo /_grad_school/_Fall2015/vlsi_dsp/project/hdl/simulation/modelsim/ simulation " "Generated file vlsi_dsp_project_6_1200mv_85c_slow.vo in folder \"/_grad_school/_Fall2015/vlsi_dsp/project/hdl/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1450109506173 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "vlsi_dsp_project_6_1200mv_0c_slow.vo /_grad_school/_Fall2015/vlsi_dsp/project/hdl/simulation/modelsim/ simulation " "Generated file vlsi_dsp_project_6_1200mv_0c_slow.vo in folder \"/_grad_school/_Fall2015/vlsi_dsp/project/hdl/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1450109506756 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "vlsi_dsp_project_min_1200mv_0c_fast.vo /_grad_school/_Fall2015/vlsi_dsp/project/hdl/simulation/modelsim/ simulation " "Generated file vlsi_dsp_project_min_1200mv_0c_fast.vo in folder \"/_grad_school/_Fall2015/vlsi_dsp/project/hdl/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1450109507470 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "vlsi_dsp_project.vo /_grad_school/_Fall2015/vlsi_dsp/project/hdl/simulation/modelsim/ simulation " "Generated file vlsi_dsp_project.vo in folder \"/_grad_school/_Fall2015/vlsi_dsp/project/hdl/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1450109508079 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "vlsi_dsp_project_6_1200mv_85c_v_slow.sdo /_grad_school/_Fall2015/vlsi_dsp/project/hdl/simulation/modelsim/ simulation " "Generated file vlsi_dsp_project_6_1200mv_85c_v_slow.sdo in folder \"/_grad_school/_Fall2015/vlsi_dsp/project/hdl/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1450109508632 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "vlsi_dsp_project_6_1200mv_0c_v_slow.sdo /_grad_school/_Fall2015/vlsi_dsp/project/hdl/simulation/modelsim/ simulation " "Generated file vlsi_dsp_project_6_1200mv_0c_v_slow.sdo in folder \"/_grad_school/_Fall2015/vlsi_dsp/project/hdl/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1450109509243 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "vlsi_dsp_project_min_1200mv_0c_v_fast.sdo /_grad_school/_Fall2015/vlsi_dsp/project/hdl/simulation/modelsim/ simulation " "Generated file vlsi_dsp_project_min_1200mv_0c_v_fast.sdo in folder \"/_grad_school/_Fall2015/vlsi_dsp/project/hdl/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1450109509813 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "vlsi_dsp_project_v.sdo /_grad_school/_Fall2015/vlsi_dsp/project/hdl/simulation/modelsim/ simulation " "Generated file vlsi_dsp_project_v.sdo in folder \"/_grad_school/_Fall2015/vlsi_dsp/project/hdl/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1450109510298 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "507 " "Peak virtual memory: 507 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1450109510503 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 14 11:11:50 2015 " "Processing ended: Mon Dec 14 11:11:50 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1450109510503 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1450109510503 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1450109510503 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1450109510503 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 21 s " "Quartus II Full Compilation was successful. 0 errors, 21 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1450109511286 ""}
