A 128x64 display interface demo (Verilog)

See https://www.reddit.com/r/FPGA/comments/jcsfr9/how_to_design_an_lcd_driver_ive_got_two_ideas/ for background information. Blog post incoming.