<dec f='llvm/llvm/lib/Target/ARM/ARMRegisterBankInfo.cpp' l='33' type='1'/>
<use f='llvm/llvm/lib/Target/ARM/ARMRegisterBankInfo.cpp' l='83' u='r'/>
<use f='llvm/llvm/lib/Target/ARM/ARMRegisterBankInfo.cpp' l='84' u='r'/>
<use f='llvm/llvm/lib/Target/ARM/ARMRegisterBankInfo.cpp' l='85' u='r'/>
<use f='llvm/llvm/lib/Target/ARM/ARMRegisterBankInfo.cpp' l='83' u='r'/>
<use f='llvm/llvm/lib/Target/ARM/ARMRegisterBankInfo.cpp' l='84' u='r'/>
<use f='llvm/llvm/lib/Target/ARM/ARMRegisterBankInfo.cpp' l='85' u='r'/>
<use f='llvm/llvm/lib/Target/ARM/ARMRegisterBankInfo.cpp' l='109' u='r' c='_ZN4llvm3ARML18checkValueMappingsEv'/>
<use f='llvm/llvm/lib/Target/ARM/ARMRegisterBankInfo.cpp' l='112' u='r' c='_ZN4llvm3ARML18checkValueMappingsEv'/>
<use f='llvm/llvm/lib/Target/ARM/ARMRegisterBankInfo.cpp' l='115' u='r' c='_ZN4llvm3ARML18checkValueMappingsEv'/>
