
LoRaOled.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000037d0  08000110  08000110  00010110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000002b0  080038e0  080038e0  000138e0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  08003b90  08003b90  00013b90  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  08003b94  08003b94  00013b94  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         000001dc  20000000  08003b98  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          0000014c  200001dc  08003d74  000201dc  2**2
                  ALLOC
  7 ._user_heap_stack 00000600  20000328  08003d74  00020328  2**0
                  ALLOC
  8 .ARM.attributes 00000029  00000000  00000000  000201dc  2**0
                  CONTENTS, READONLY
  9 .debug_info   0000e694  00000000  00000000  00020205  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_abbrev 0000237c  00000000  00000000  0002e899  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    00007827  00000000  00000000  00030c15  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_aranges 000009d8  00000000  00000000  00038440  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000f78  00000000  00000000  00038e18  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_macro  000154d3  00000000  00000000  00039d90  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_line   00009fd2  00000000  00000000  0004f263  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_str    00074742  00000000  00000000  00059235  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .comment      0000007b  00000000  00000000  000cd977  2**0
                  CONTENTS, READONLY
 18 .debug_frame  00002730  00000000  00000000  000cd9f4  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	200001dc 	.word	0x200001dc
 800012c:	00000000 	.word	0x00000000
 8000130:	080038c8 	.word	0x080038c8

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	200001e0 	.word	0x200001e0
 800014c:	080038c8 	.word	0x080038c8

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_drsub>:
 8000160:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000164:	e002      	b.n	800016c <__adddf3>
 8000166:	bf00      	nop

08000168 <__aeabi_dsub>:
 8000168:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800016c <__adddf3>:
 800016c:	b530      	push	{r4, r5, lr}
 800016e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000172:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000176:	ea94 0f05 	teq	r4, r5
 800017a:	bf08      	it	eq
 800017c:	ea90 0f02 	teqeq	r0, r2
 8000180:	bf1f      	itttt	ne
 8000182:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000186:	ea55 0c02 	orrsne.w	ip, r5, r2
 800018a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800018e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000192:	f000 80e2 	beq.w	800035a <__adddf3+0x1ee>
 8000196:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800019a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800019e:	bfb8      	it	lt
 80001a0:	426d      	neglt	r5, r5
 80001a2:	dd0c      	ble.n	80001be <__adddf3+0x52>
 80001a4:	442c      	add	r4, r5
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	ea82 0000 	eor.w	r0, r2, r0
 80001b2:	ea83 0101 	eor.w	r1, r3, r1
 80001b6:	ea80 0202 	eor.w	r2, r0, r2
 80001ba:	ea81 0303 	eor.w	r3, r1, r3
 80001be:	2d36      	cmp	r5, #54	; 0x36
 80001c0:	bf88      	it	hi
 80001c2:	bd30      	pophi	{r4, r5, pc}
 80001c4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001cc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80001d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x70>
 80001d6:	4240      	negs	r0, r0
 80001d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001dc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80001e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x84>
 80001ea:	4252      	negs	r2, r2
 80001ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001f0:	ea94 0f05 	teq	r4, r5
 80001f4:	f000 80a7 	beq.w	8000346 <__adddf3+0x1da>
 80001f8:	f1a4 0401 	sub.w	r4, r4, #1
 80001fc:	f1d5 0e20 	rsbs	lr, r5, #32
 8000200:	db0d      	blt.n	800021e <__adddf3+0xb2>
 8000202:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000206:	fa22 f205 	lsr.w	r2, r2, r5
 800020a:	1880      	adds	r0, r0, r2
 800020c:	f141 0100 	adc.w	r1, r1, #0
 8000210:	fa03 f20e 	lsl.w	r2, r3, lr
 8000214:	1880      	adds	r0, r0, r2
 8000216:	fa43 f305 	asr.w	r3, r3, r5
 800021a:	4159      	adcs	r1, r3
 800021c:	e00e      	b.n	800023c <__adddf3+0xd0>
 800021e:	f1a5 0520 	sub.w	r5, r5, #32
 8000222:	f10e 0e20 	add.w	lr, lr, #32
 8000226:	2a01      	cmp	r2, #1
 8000228:	fa03 fc0e 	lsl.w	ip, r3, lr
 800022c:	bf28      	it	cs
 800022e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000232:	fa43 f305 	asr.w	r3, r3, r5
 8000236:	18c0      	adds	r0, r0, r3
 8000238:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800023c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000240:	d507      	bpl.n	8000252 <__adddf3+0xe6>
 8000242:	f04f 0e00 	mov.w	lr, #0
 8000246:	f1dc 0c00 	rsbs	ip, ip, #0
 800024a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800024e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000252:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000256:	d31b      	bcc.n	8000290 <__adddf3+0x124>
 8000258:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800025c:	d30c      	bcc.n	8000278 <__adddf3+0x10c>
 800025e:	0849      	lsrs	r1, r1, #1
 8000260:	ea5f 0030 	movs.w	r0, r0, rrx
 8000264:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000268:	f104 0401 	add.w	r4, r4, #1
 800026c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000270:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000274:	f080 809a 	bcs.w	80003ac <__adddf3+0x240>
 8000278:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800027c:	bf08      	it	eq
 800027e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000282:	f150 0000 	adcs.w	r0, r0, #0
 8000286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028a:	ea41 0105 	orr.w	r1, r1, r5
 800028e:	bd30      	pop	{r4, r5, pc}
 8000290:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000294:	4140      	adcs	r0, r0
 8000296:	eb41 0101 	adc.w	r1, r1, r1
 800029a:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800029e:	f1a4 0401 	sub.w	r4, r4, #1
 80002a2:	d1e9      	bne.n	8000278 <__adddf3+0x10c>
 80002a4:	f091 0f00 	teq	r1, #0
 80002a8:	bf04      	itt	eq
 80002aa:	4601      	moveq	r1, r0
 80002ac:	2000      	moveq	r0, #0
 80002ae:	fab1 f381 	clz	r3, r1
 80002b2:	bf08      	it	eq
 80002b4:	3320      	addeq	r3, #32
 80002b6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ba:	f1b3 0220 	subs.w	r2, r3, #32
 80002be:	da0c      	bge.n	80002da <__adddf3+0x16e>
 80002c0:	320c      	adds	r2, #12
 80002c2:	dd08      	ble.n	80002d6 <__adddf3+0x16a>
 80002c4:	f102 0c14 	add.w	ip, r2, #20
 80002c8:	f1c2 020c 	rsb	r2, r2, #12
 80002cc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002d0:	fa21 f102 	lsr.w	r1, r1, r2
 80002d4:	e00c      	b.n	80002f0 <__adddf3+0x184>
 80002d6:	f102 0214 	add.w	r2, r2, #20
 80002da:	bfd8      	it	le
 80002dc:	f1c2 0c20 	rsble	ip, r2, #32
 80002e0:	fa01 f102 	lsl.w	r1, r1, r2
 80002e4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002e8:	bfdc      	itt	le
 80002ea:	ea41 010c 	orrle.w	r1, r1, ip
 80002ee:	4090      	lslle	r0, r2
 80002f0:	1ae4      	subs	r4, r4, r3
 80002f2:	bfa2      	ittt	ge
 80002f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002f8:	4329      	orrge	r1, r5
 80002fa:	bd30      	popge	{r4, r5, pc}
 80002fc:	ea6f 0404 	mvn.w	r4, r4
 8000300:	3c1f      	subs	r4, #31
 8000302:	da1c      	bge.n	800033e <__adddf3+0x1d2>
 8000304:	340c      	adds	r4, #12
 8000306:	dc0e      	bgt.n	8000326 <__adddf3+0x1ba>
 8000308:	f104 0414 	add.w	r4, r4, #20
 800030c:	f1c4 0220 	rsb	r2, r4, #32
 8000310:	fa20 f004 	lsr.w	r0, r0, r4
 8000314:	fa01 f302 	lsl.w	r3, r1, r2
 8000318:	ea40 0003 	orr.w	r0, r0, r3
 800031c:	fa21 f304 	lsr.w	r3, r1, r4
 8000320:	ea45 0103 	orr.w	r1, r5, r3
 8000324:	bd30      	pop	{r4, r5, pc}
 8000326:	f1c4 040c 	rsb	r4, r4, #12
 800032a:	f1c4 0220 	rsb	r2, r4, #32
 800032e:	fa20 f002 	lsr.w	r0, r0, r2
 8000332:	fa01 f304 	lsl.w	r3, r1, r4
 8000336:	ea40 0003 	orr.w	r0, r0, r3
 800033a:	4629      	mov	r1, r5
 800033c:	bd30      	pop	{r4, r5, pc}
 800033e:	fa21 f004 	lsr.w	r0, r1, r4
 8000342:	4629      	mov	r1, r5
 8000344:	bd30      	pop	{r4, r5, pc}
 8000346:	f094 0f00 	teq	r4, #0
 800034a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800034e:	bf06      	itte	eq
 8000350:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000354:	3401      	addeq	r4, #1
 8000356:	3d01      	subne	r5, #1
 8000358:	e74e      	b.n	80001f8 <__adddf3+0x8c>
 800035a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800035e:	bf18      	it	ne
 8000360:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000364:	d029      	beq.n	80003ba <__adddf3+0x24e>
 8000366:	ea94 0f05 	teq	r4, r5
 800036a:	bf08      	it	eq
 800036c:	ea90 0f02 	teqeq	r0, r2
 8000370:	d005      	beq.n	800037e <__adddf3+0x212>
 8000372:	ea54 0c00 	orrs.w	ip, r4, r0
 8000376:	bf04      	itt	eq
 8000378:	4619      	moveq	r1, r3
 800037a:	4610      	moveq	r0, r2
 800037c:	bd30      	pop	{r4, r5, pc}
 800037e:	ea91 0f03 	teq	r1, r3
 8000382:	bf1e      	ittt	ne
 8000384:	2100      	movne	r1, #0
 8000386:	2000      	movne	r0, #0
 8000388:	bd30      	popne	{r4, r5, pc}
 800038a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800038e:	d105      	bne.n	800039c <__adddf3+0x230>
 8000390:	0040      	lsls	r0, r0, #1
 8000392:	4149      	adcs	r1, r1
 8000394:	bf28      	it	cs
 8000396:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800039a:	bd30      	pop	{r4, r5, pc}
 800039c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80003a0:	bf3c      	itt	cc
 80003a2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80003a6:	bd30      	popcc	{r4, r5, pc}
 80003a8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003ac:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003b0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003b4:	f04f 0000 	mov.w	r0, #0
 80003b8:	bd30      	pop	{r4, r5, pc}
 80003ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003be:	bf1a      	itte	ne
 80003c0:	4619      	movne	r1, r3
 80003c2:	4610      	movne	r0, r2
 80003c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003c8:	bf1c      	itt	ne
 80003ca:	460b      	movne	r3, r1
 80003cc:	4602      	movne	r2, r0
 80003ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003d2:	bf06      	itte	eq
 80003d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003d8:	ea91 0f03 	teqeq	r1, r3
 80003dc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	bf00      	nop

080003e4 <__aeabi_ui2d>:
 80003e4:	f090 0f00 	teq	r0, #0
 80003e8:	bf04      	itt	eq
 80003ea:	2100      	moveq	r1, #0
 80003ec:	4770      	bxeq	lr
 80003ee:	b530      	push	{r4, r5, lr}
 80003f0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80003f4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80003f8:	f04f 0500 	mov.w	r5, #0
 80003fc:	f04f 0100 	mov.w	r1, #0
 8000400:	e750      	b.n	80002a4 <__adddf3+0x138>
 8000402:	bf00      	nop

08000404 <__aeabi_i2d>:
 8000404:	f090 0f00 	teq	r0, #0
 8000408:	bf04      	itt	eq
 800040a:	2100      	moveq	r1, #0
 800040c:	4770      	bxeq	lr
 800040e:	b530      	push	{r4, r5, lr}
 8000410:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000414:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000418:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800041c:	bf48      	it	mi
 800041e:	4240      	negmi	r0, r0
 8000420:	f04f 0100 	mov.w	r1, #0
 8000424:	e73e      	b.n	80002a4 <__adddf3+0x138>
 8000426:	bf00      	nop

08000428 <__aeabi_f2d>:
 8000428:	0042      	lsls	r2, r0, #1
 800042a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800042e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000432:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000436:	bf1f      	itttt	ne
 8000438:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800043c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000440:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000444:	4770      	bxne	lr
 8000446:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800044a:	bf08      	it	eq
 800044c:	4770      	bxeq	lr
 800044e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000452:	bf04      	itt	eq
 8000454:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000458:	4770      	bxeq	lr
 800045a:	b530      	push	{r4, r5, lr}
 800045c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000464:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000468:	e71c      	b.n	80002a4 <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_ul2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f04f 0500 	mov.w	r5, #0
 800047a:	e00a      	b.n	8000492 <__aeabi_l2d+0x16>

0800047c <__aeabi_l2d>:
 800047c:	ea50 0201 	orrs.w	r2, r0, r1
 8000480:	bf08      	it	eq
 8000482:	4770      	bxeq	lr
 8000484:	b530      	push	{r4, r5, lr}
 8000486:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800048a:	d502      	bpl.n	8000492 <__aeabi_l2d+0x16>
 800048c:	4240      	negs	r0, r0
 800048e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000492:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000496:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800049a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800049e:	f43f aed8 	beq.w	8000252 <__adddf3+0xe6>
 80004a2:	f04f 0203 	mov.w	r2, #3
 80004a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004aa:	bf18      	it	ne
 80004ac:	3203      	addne	r2, #3
 80004ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004b2:	bf18      	it	ne
 80004b4:	3203      	addne	r2, #3
 80004b6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ba:	f1c2 0320 	rsb	r3, r2, #32
 80004be:	fa00 fc03 	lsl.w	ip, r0, r3
 80004c2:	fa20 f002 	lsr.w	r0, r0, r2
 80004c6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ca:	ea40 000e 	orr.w	r0, r0, lr
 80004ce:	fa21 f102 	lsr.w	r1, r1, r2
 80004d2:	4414      	add	r4, r2
 80004d4:	e6bd      	b.n	8000252 <__adddf3+0xe6>
 80004d6:	bf00      	nop

080004d8 <__aeabi_dmul>:
 80004d8:	b570      	push	{r4, r5, r6, lr}
 80004da:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004de:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80004e2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004e6:	bf1d      	ittte	ne
 80004e8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004ec:	ea94 0f0c 	teqne	r4, ip
 80004f0:	ea95 0f0c 	teqne	r5, ip
 80004f4:	f000 f8de 	bleq	80006b4 <__aeabi_dmul+0x1dc>
 80004f8:	442c      	add	r4, r5
 80004fa:	ea81 0603 	eor.w	r6, r1, r3
 80004fe:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000502:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000506:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800050a:	bf18      	it	ne
 800050c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000510:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000514:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000518:	d038      	beq.n	800058c <__aeabi_dmul+0xb4>
 800051a:	fba0 ce02 	umull	ip, lr, r0, r2
 800051e:	f04f 0500 	mov.w	r5, #0
 8000522:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000526:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800052a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800052e:	f04f 0600 	mov.w	r6, #0
 8000532:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000536:	f09c 0f00 	teq	ip, #0
 800053a:	bf18      	it	ne
 800053c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000540:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000544:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000548:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800054c:	d204      	bcs.n	8000558 <__aeabi_dmul+0x80>
 800054e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000552:	416d      	adcs	r5, r5
 8000554:	eb46 0606 	adc.w	r6, r6, r6
 8000558:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800055c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000560:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000564:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000568:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800056c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000570:	bf88      	it	hi
 8000572:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000576:	d81e      	bhi.n	80005b6 <__aeabi_dmul+0xde>
 8000578:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800057c:	bf08      	it	eq
 800057e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000582:	f150 0000 	adcs.w	r0, r0, #0
 8000586:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800058a:	bd70      	pop	{r4, r5, r6, pc}
 800058c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000590:	ea46 0101 	orr.w	r1, r6, r1
 8000594:	ea40 0002 	orr.w	r0, r0, r2
 8000598:	ea81 0103 	eor.w	r1, r1, r3
 800059c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005a0:	bfc2      	ittt	gt
 80005a2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005a6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005aa:	bd70      	popgt	{r4, r5, r6, pc}
 80005ac:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005b0:	f04f 0e00 	mov.w	lr, #0
 80005b4:	3c01      	subs	r4, #1
 80005b6:	f300 80ab 	bgt.w	8000710 <__aeabi_dmul+0x238>
 80005ba:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80005be:	bfde      	ittt	le
 80005c0:	2000      	movle	r0, #0
 80005c2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80005c6:	bd70      	pople	{r4, r5, r6, pc}
 80005c8:	f1c4 0400 	rsb	r4, r4, #0
 80005cc:	3c20      	subs	r4, #32
 80005ce:	da35      	bge.n	800063c <__aeabi_dmul+0x164>
 80005d0:	340c      	adds	r4, #12
 80005d2:	dc1b      	bgt.n	800060c <__aeabi_dmul+0x134>
 80005d4:	f104 0414 	add.w	r4, r4, #20
 80005d8:	f1c4 0520 	rsb	r5, r4, #32
 80005dc:	fa00 f305 	lsl.w	r3, r0, r5
 80005e0:	fa20 f004 	lsr.w	r0, r0, r4
 80005e4:	fa01 f205 	lsl.w	r2, r1, r5
 80005e8:	ea40 0002 	orr.w	r0, r0, r2
 80005ec:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80005f0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005f4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005f8:	fa21 f604 	lsr.w	r6, r1, r4
 80005fc:	eb42 0106 	adc.w	r1, r2, r6
 8000600:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000604:	bf08      	it	eq
 8000606:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800060a:	bd70      	pop	{r4, r5, r6, pc}
 800060c:	f1c4 040c 	rsb	r4, r4, #12
 8000610:	f1c4 0520 	rsb	r5, r4, #32
 8000614:	fa00 f304 	lsl.w	r3, r0, r4
 8000618:	fa20 f005 	lsr.w	r0, r0, r5
 800061c:	fa01 f204 	lsl.w	r2, r1, r4
 8000620:	ea40 0002 	orr.w	r0, r0, r2
 8000624:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000628:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800062c:	f141 0100 	adc.w	r1, r1, #0
 8000630:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000634:	bf08      	it	eq
 8000636:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800063a:	bd70      	pop	{r4, r5, r6, pc}
 800063c:	f1c4 0520 	rsb	r5, r4, #32
 8000640:	fa00 f205 	lsl.w	r2, r0, r5
 8000644:	ea4e 0e02 	orr.w	lr, lr, r2
 8000648:	fa20 f304 	lsr.w	r3, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea43 0302 	orr.w	r3, r3, r2
 8000654:	fa21 f004 	lsr.w	r0, r1, r4
 8000658:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800065c:	fa21 f204 	lsr.w	r2, r1, r4
 8000660:	ea20 0002 	bic.w	r0, r0, r2
 8000664:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f094 0f00 	teq	r4, #0
 8000678:	d10f      	bne.n	800069a <__aeabi_dmul+0x1c2>
 800067a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800067e:	0040      	lsls	r0, r0, #1
 8000680:	eb41 0101 	adc.w	r1, r1, r1
 8000684:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000688:	bf08      	it	eq
 800068a:	3c01      	subeq	r4, #1
 800068c:	d0f7      	beq.n	800067e <__aeabi_dmul+0x1a6>
 800068e:	ea41 0106 	orr.w	r1, r1, r6
 8000692:	f095 0f00 	teq	r5, #0
 8000696:	bf18      	it	ne
 8000698:	4770      	bxne	lr
 800069a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800069e:	0052      	lsls	r2, r2, #1
 80006a0:	eb43 0303 	adc.w	r3, r3, r3
 80006a4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80006a8:	bf08      	it	eq
 80006aa:	3d01      	subeq	r5, #1
 80006ac:	d0f7      	beq.n	800069e <__aeabi_dmul+0x1c6>
 80006ae:	ea43 0306 	orr.w	r3, r3, r6
 80006b2:	4770      	bx	lr
 80006b4:	ea94 0f0c 	teq	r4, ip
 80006b8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006bc:	bf18      	it	ne
 80006be:	ea95 0f0c 	teqne	r5, ip
 80006c2:	d00c      	beq.n	80006de <__aeabi_dmul+0x206>
 80006c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006c8:	bf18      	it	ne
 80006ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ce:	d1d1      	bne.n	8000674 <__aeabi_dmul+0x19c>
 80006d0:	ea81 0103 	eor.w	r1, r1, r3
 80006d4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006d8:	f04f 0000 	mov.w	r0, #0
 80006dc:	bd70      	pop	{r4, r5, r6, pc}
 80006de:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006e2:	bf06      	itte	eq
 80006e4:	4610      	moveq	r0, r2
 80006e6:	4619      	moveq	r1, r3
 80006e8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ec:	d019      	beq.n	8000722 <__aeabi_dmul+0x24a>
 80006ee:	ea94 0f0c 	teq	r4, ip
 80006f2:	d102      	bne.n	80006fa <__aeabi_dmul+0x222>
 80006f4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006f8:	d113      	bne.n	8000722 <__aeabi_dmul+0x24a>
 80006fa:	ea95 0f0c 	teq	r5, ip
 80006fe:	d105      	bne.n	800070c <__aeabi_dmul+0x234>
 8000700:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000704:	bf1c      	itt	ne
 8000706:	4610      	movne	r0, r2
 8000708:	4619      	movne	r1, r3
 800070a:	d10a      	bne.n	8000722 <__aeabi_dmul+0x24a>
 800070c:	ea81 0103 	eor.w	r1, r1, r3
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000714:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000718:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800071c:	f04f 0000 	mov.w	r0, #0
 8000720:	bd70      	pop	{r4, r5, r6, pc}
 8000722:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000726:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800072a:	bd70      	pop	{r4, r5, r6, pc}

0800072c <__aeabi_ddiv>:
 800072c:	b570      	push	{r4, r5, r6, lr}
 800072e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000732:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000736:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800073a:	bf1d      	ittte	ne
 800073c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000740:	ea94 0f0c 	teqne	r4, ip
 8000744:	ea95 0f0c 	teqne	r5, ip
 8000748:	f000 f8a7 	bleq	800089a <__aeabi_ddiv+0x16e>
 800074c:	eba4 0405 	sub.w	r4, r4, r5
 8000750:	ea81 0e03 	eor.w	lr, r1, r3
 8000754:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000758:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800075c:	f000 8088 	beq.w	8000870 <__aeabi_ddiv+0x144>
 8000760:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000764:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000768:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800076c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000770:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000774:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000778:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800077c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000780:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000784:	429d      	cmp	r5, r3
 8000786:	bf08      	it	eq
 8000788:	4296      	cmpeq	r6, r2
 800078a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800078e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000792:	d202      	bcs.n	800079a <__aeabi_ddiv+0x6e>
 8000794:	085b      	lsrs	r3, r3, #1
 8000796:	ea4f 0232 	mov.w	r2, r2, rrx
 800079a:	1ab6      	subs	r6, r6, r2
 800079c:	eb65 0503 	sbc.w	r5, r5, r3
 80007a0:	085b      	lsrs	r3, r3, #1
 80007a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007a6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80007aa:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80007ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80007b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007b6:	bf22      	ittt	cs
 80007b8:	1ab6      	subcs	r6, r6, r2
 80007ba:	4675      	movcs	r5, lr
 80007bc:	ea40 000c 	orrcs.w	r0, r0, ip
 80007c0:	085b      	lsrs	r3, r3, #1
 80007c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ce:	bf22      	ittt	cs
 80007d0:	1ab6      	subcs	r6, r6, r2
 80007d2:	4675      	movcs	r5, lr
 80007d4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007d8:	085b      	lsrs	r3, r3, #1
 80007da:	ea4f 0232 	mov.w	r2, r2, rrx
 80007de:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e6:	bf22      	ittt	cs
 80007e8:	1ab6      	subcs	r6, r6, r2
 80007ea:	4675      	movcs	r5, lr
 80007ec:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007f0:	085b      	lsrs	r3, r3, #1
 80007f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fe:	bf22      	ittt	cs
 8000800:	1ab6      	subcs	r6, r6, r2
 8000802:	4675      	movcs	r5, lr
 8000804:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000808:	ea55 0e06 	orrs.w	lr, r5, r6
 800080c:	d018      	beq.n	8000840 <__aeabi_ddiv+0x114>
 800080e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000812:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000816:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800081a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800081e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000822:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000826:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800082a:	d1c0      	bne.n	80007ae <__aeabi_ddiv+0x82>
 800082c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000830:	d10b      	bne.n	800084a <__aeabi_ddiv+0x11e>
 8000832:	ea41 0100 	orr.w	r1, r1, r0
 8000836:	f04f 0000 	mov.w	r0, #0
 800083a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800083e:	e7b6      	b.n	80007ae <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000844:	bf04      	itt	eq
 8000846:	4301      	orreq	r1, r0
 8000848:	2000      	moveq	r0, #0
 800084a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800084e:	bf88      	it	hi
 8000850:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000854:	f63f aeaf 	bhi.w	80005b6 <__aeabi_dmul+0xde>
 8000858:	ebb5 0c03 	subs.w	ip, r5, r3
 800085c:	bf04      	itt	eq
 800085e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000862:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000866:	f150 0000 	adcs.w	r0, r0, #0
 800086a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800086e:	bd70      	pop	{r4, r5, r6, pc}
 8000870:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000874:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000878:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800087c:	bfc2      	ittt	gt
 800087e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000882:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000886:	bd70      	popgt	{r4, r5, r6, pc}
 8000888:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800088c:	f04f 0e00 	mov.w	lr, #0
 8000890:	3c01      	subs	r4, #1
 8000892:	e690      	b.n	80005b6 <__aeabi_dmul+0xde>
 8000894:	ea45 0e06 	orr.w	lr, r5, r6
 8000898:	e68d      	b.n	80005b6 <__aeabi_dmul+0xde>
 800089a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800089e:	ea94 0f0c 	teq	r4, ip
 80008a2:	bf08      	it	eq
 80008a4:	ea95 0f0c 	teqeq	r5, ip
 80008a8:	f43f af3b 	beq.w	8000722 <__aeabi_dmul+0x24a>
 80008ac:	ea94 0f0c 	teq	r4, ip
 80008b0:	d10a      	bne.n	80008c8 <__aeabi_ddiv+0x19c>
 80008b2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008b6:	f47f af34 	bne.w	8000722 <__aeabi_dmul+0x24a>
 80008ba:	ea95 0f0c 	teq	r5, ip
 80008be:	f47f af25 	bne.w	800070c <__aeabi_dmul+0x234>
 80008c2:	4610      	mov	r0, r2
 80008c4:	4619      	mov	r1, r3
 80008c6:	e72c      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008c8:	ea95 0f0c 	teq	r5, ip
 80008cc:	d106      	bne.n	80008dc <__aeabi_ddiv+0x1b0>
 80008ce:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d2:	f43f aefd 	beq.w	80006d0 <__aeabi_dmul+0x1f8>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e722      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008e0:	bf18      	it	ne
 80008e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008e6:	f47f aec5 	bne.w	8000674 <__aeabi_dmul+0x19c>
 80008ea:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008ee:	f47f af0d 	bne.w	800070c <__aeabi_dmul+0x234>
 80008f2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008f6:	f47f aeeb 	bne.w	80006d0 <__aeabi_dmul+0x1f8>
 80008fa:	e712      	b.n	8000722 <__aeabi_dmul+0x24a>

080008fc <__gedf2>:
 80008fc:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 8000900:	e006      	b.n	8000910 <__cmpdf2+0x4>
 8000902:	bf00      	nop

08000904 <__ledf2>:
 8000904:	f04f 0c01 	mov.w	ip, #1
 8000908:	e002      	b.n	8000910 <__cmpdf2+0x4>
 800090a:	bf00      	nop

0800090c <__cmpdf2>:
 800090c:	f04f 0c01 	mov.w	ip, #1
 8000910:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000914:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000918:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800091c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000920:	bf18      	it	ne
 8000922:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000926:	d01b      	beq.n	8000960 <__cmpdf2+0x54>
 8000928:	b001      	add	sp, #4
 800092a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800092e:	bf0c      	ite	eq
 8000930:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000934:	ea91 0f03 	teqne	r1, r3
 8000938:	bf02      	ittt	eq
 800093a:	ea90 0f02 	teqeq	r0, r2
 800093e:	2000      	moveq	r0, #0
 8000940:	4770      	bxeq	lr
 8000942:	f110 0f00 	cmn.w	r0, #0
 8000946:	ea91 0f03 	teq	r1, r3
 800094a:	bf58      	it	pl
 800094c:	4299      	cmppl	r1, r3
 800094e:	bf08      	it	eq
 8000950:	4290      	cmpeq	r0, r2
 8000952:	bf2c      	ite	cs
 8000954:	17d8      	asrcs	r0, r3, #31
 8000956:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800095a:	f040 0001 	orr.w	r0, r0, #1
 800095e:	4770      	bx	lr
 8000960:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d102      	bne.n	8000970 <__cmpdf2+0x64>
 800096a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800096e:	d107      	bne.n	8000980 <__cmpdf2+0x74>
 8000970:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000974:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000978:	d1d6      	bne.n	8000928 <__cmpdf2+0x1c>
 800097a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800097e:	d0d3      	beq.n	8000928 <__cmpdf2+0x1c>
 8000980:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000984:	4770      	bx	lr
 8000986:	bf00      	nop

08000988 <__aeabi_cdrcmple>:
 8000988:	4684      	mov	ip, r0
 800098a:	4610      	mov	r0, r2
 800098c:	4662      	mov	r2, ip
 800098e:	468c      	mov	ip, r1
 8000990:	4619      	mov	r1, r3
 8000992:	4663      	mov	r3, ip
 8000994:	e000      	b.n	8000998 <__aeabi_cdcmpeq>
 8000996:	bf00      	nop

08000998 <__aeabi_cdcmpeq>:
 8000998:	b501      	push	{r0, lr}
 800099a:	f7ff ffb7 	bl	800090c <__cmpdf2>
 800099e:	2800      	cmp	r0, #0
 80009a0:	bf48      	it	mi
 80009a2:	f110 0f00 	cmnmi.w	r0, #0
 80009a6:	bd01      	pop	{r0, pc}

080009a8 <__aeabi_dcmpeq>:
 80009a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ac:	f7ff fff4 	bl	8000998 <__aeabi_cdcmpeq>
 80009b0:	bf0c      	ite	eq
 80009b2:	2001      	moveq	r0, #1
 80009b4:	2000      	movne	r0, #0
 80009b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ba:	bf00      	nop

080009bc <__aeabi_dcmplt>:
 80009bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c0:	f7ff ffea 	bl	8000998 <__aeabi_cdcmpeq>
 80009c4:	bf34      	ite	cc
 80009c6:	2001      	movcc	r0, #1
 80009c8:	2000      	movcs	r0, #0
 80009ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ce:	bf00      	nop

080009d0 <__aeabi_dcmple>:
 80009d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d4:	f7ff ffe0 	bl	8000998 <__aeabi_cdcmpeq>
 80009d8:	bf94      	ite	ls
 80009da:	2001      	movls	r0, #1
 80009dc:	2000      	movhi	r0, #0
 80009de:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e2:	bf00      	nop

080009e4 <__aeabi_dcmpge>:
 80009e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e8:	f7ff ffce 	bl	8000988 <__aeabi_cdrcmple>
 80009ec:	bf94      	ite	ls
 80009ee:	2001      	movls	r0, #1
 80009f0:	2000      	movhi	r0, #0
 80009f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f6:	bf00      	nop

080009f8 <__aeabi_dcmpgt>:
 80009f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009fc:	f7ff ffc4 	bl	8000988 <__aeabi_cdrcmple>
 8000a00:	bf34      	ite	cc
 8000a02:	2001      	movcc	r0, #1
 8000a04:	2000      	movcs	r0, #0
 8000a06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a0a:	bf00      	nop

08000a0c <__aeabi_dcmpun>:
 8000a0c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a14:	d102      	bne.n	8000a1c <__aeabi_dcmpun+0x10>
 8000a16:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a1a:	d10a      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a1c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a20:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a24:	d102      	bne.n	8000a2c <__aeabi_dcmpun+0x20>
 8000a26:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a2a:	d102      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a2c:	f04f 0000 	mov.w	r0, #0
 8000a30:	4770      	bx	lr
 8000a32:	f04f 0001 	mov.w	r0, #1
 8000a36:	4770      	bx	lr

08000a38 <__aeabi_d2iz>:
 8000a38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a3c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a40:	d215      	bcs.n	8000a6e <__aeabi_d2iz+0x36>
 8000a42:	d511      	bpl.n	8000a68 <__aeabi_d2iz+0x30>
 8000a44:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a48:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a4c:	d912      	bls.n	8000a74 <__aeabi_d2iz+0x3c>
 8000a4e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a52:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a56:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a5a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000a5e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a62:	bf18      	it	ne
 8000a64:	4240      	negne	r0, r0
 8000a66:	4770      	bx	lr
 8000a68:	f04f 0000 	mov.w	r0, #0
 8000a6c:	4770      	bx	lr
 8000a6e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a72:	d105      	bne.n	8000a80 <__aeabi_d2iz+0x48>
 8000a74:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000a78:	bf08      	it	eq
 8000a7a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000a7e:	4770      	bx	lr
 8000a80:	f04f 0000 	mov.w	r0, #0
 8000a84:	4770      	bx	lr
 8000a86:	bf00      	nop

08000a88 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000a88:	b538      	push	{r3, r4, r5, lr}
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000a8a:	4b0e      	ldr	r3, [pc, #56]	; (8000ac4 <HAL_InitTick+0x3c>)
{
 8000a8c:	4605      	mov	r5, r0
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000a8e:	7818      	ldrb	r0, [r3, #0]
 8000a90:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000a94:	fbb3 f3f0 	udiv	r3, r3, r0
 8000a98:	4a0b      	ldr	r2, [pc, #44]	; (8000ac8 <HAL_InitTick+0x40>)
 8000a9a:	6810      	ldr	r0, [r2, #0]
 8000a9c:	fbb0 f0f3 	udiv	r0, r0, r3
 8000aa0:	f000 f9b2 	bl	8000e08 <HAL_SYSTICK_Config>
 8000aa4:	4604      	mov	r4, r0
 8000aa6:	b958      	cbnz	r0, 8000ac0 <HAL_InitTick+0x38>
  {
    return HAL_ERROR;
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000aa8:	2d0f      	cmp	r5, #15
 8000aaa:	d809      	bhi.n	8000ac0 <HAL_InitTick+0x38>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000aac:	4602      	mov	r2, r0
 8000aae:	4629      	mov	r1, r5
 8000ab0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000ab4:	f000 f974 	bl	8000da0 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000ab8:	4620      	mov	r0, r4
 8000aba:	4b04      	ldr	r3, [pc, #16]	; (8000acc <HAL_InitTick+0x44>)
 8000abc:	601d      	str	r5, [r3, #0]
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
}
 8000abe:	bd38      	pop	{r3, r4, r5, pc}
    return HAL_ERROR;
 8000ac0:	2001      	movs	r0, #1
 8000ac2:	e7fc      	b.n	8000abe <HAL_InitTick+0x36>
 8000ac4:	20000000 	.word	0x20000000
 8000ac8:	20000008 	.word	0x20000008
 8000acc:	20000004 	.word	0x20000004

08000ad0 <HAL_Init>:
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000ad0:	4a07      	ldr	r2, [pc, #28]	; (8000af0 <HAL_Init+0x20>)
{
 8000ad2:	b508      	push	{r3, lr}
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000ad4:	6813      	ldr	r3, [r2, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000ad6:	2003      	movs	r0, #3
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000ad8:	f043 0310 	orr.w	r3, r3, #16
 8000adc:	6013      	str	r3, [r2, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000ade:	f000 f94d 	bl	8000d7c <HAL_NVIC_SetPriorityGrouping>
  HAL_InitTick(TICK_INT_PRIORITY);
 8000ae2:	2000      	movs	r0, #0
 8000ae4:	f7ff ffd0 	bl	8000a88 <HAL_InitTick>
  HAL_MspInit();
 8000ae8:	f001 f814 	bl	8001b14 <HAL_MspInit>
}
 8000aec:	2000      	movs	r0, #0
 8000aee:	bd08      	pop	{r3, pc}
 8000af0:	40022000 	.word	0x40022000

08000af4 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 8000af4:	4a03      	ldr	r2, [pc, #12]	; (8000b04 <HAL_IncTick+0x10>)
 8000af6:	4b04      	ldr	r3, [pc, #16]	; (8000b08 <HAL_IncTick+0x14>)
 8000af8:	6811      	ldr	r1, [r2, #0]
 8000afa:	781b      	ldrb	r3, [r3, #0]
 8000afc:	440b      	add	r3, r1
 8000afe:	6013      	str	r3, [r2, #0]
}
 8000b00:	4770      	bx	lr
 8000b02:	bf00      	nop
 8000b04:	20000204 	.word	0x20000204
 8000b08:	20000000 	.word	0x20000000

08000b0c <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8000b0c:	4b01      	ldr	r3, [pc, #4]	; (8000b14 <HAL_GetTick+0x8>)
 8000b0e:	6818      	ldr	r0, [r3, #0]
}
 8000b10:	4770      	bx	lr
 8000b12:	bf00      	nop
 8000b14:	20000204 	.word	0x20000204

08000b18 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000b18:	b538      	push	{r3, r4, r5, lr}
 8000b1a:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 8000b1c:	f7ff fff6 	bl	8000b0c <HAL_GetTick>
 8000b20:	4605      	mov	r5, r0
  uint32_t wait = Delay;

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000b22:	1c63      	adds	r3, r4, #1
  {
    wait += (uint32_t)(uwTickFreq);
 8000b24:	bf1e      	ittt	ne
 8000b26:	4b04      	ldrne	r3, [pc, #16]	; (8000b38 <HAL_Delay+0x20>)
 8000b28:	781b      	ldrbne	r3, [r3, #0]
 8000b2a:	18e4      	addne	r4, r4, r3
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000b2c:	f7ff ffee 	bl	8000b0c <HAL_GetTick>
 8000b30:	1b40      	subs	r0, r0, r5
 8000b32:	42a0      	cmp	r0, r4
 8000b34:	d3fa      	bcc.n	8000b2c <HAL_Delay+0x14>
  {
  }
}
 8000b36:	bd38      	pop	{r3, r4, r5, pc}
 8000b38:	20000000 	.word	0x20000000

08000b3c <HAL_ADC_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
  __IO uint32_t wait_loop_index = 0U;
 8000b3c:	2300      	movs	r3, #0
{ 
 8000b3e:	b573      	push	{r0, r1, r4, r5, r6, lr}
  __IO uint32_t wait_loop_index = 0U;
 8000b40:	9301      	str	r3, [sp, #4]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8000b42:	f890 3024 	ldrb.w	r3, [r0, #36]	; 0x24
 8000b46:	2b01      	cmp	r3, #1
 8000b48:	d06d      	beq.n	8000c26 <HAL_ADC_ConfigChannel+0xea>
 8000b4a:	2301      	movs	r3, #1
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8000b4c:	684d      	ldr	r5, [r1, #4]
  __HAL_LOCK(hadc);
 8000b4e:	f880 3024 	strb.w	r3, [r0, #36]	; 0x24
  if (sConfig->Rank < 7U)
 8000b52:	2d06      	cmp	r5, #6
 8000b54:	6802      	ldr	r2, [r0, #0]
 8000b56:	eb05 0385 	add.w	r3, r5, r5, lsl #2
 8000b5a:	680c      	ldr	r4, [r1, #0]
 8000b5c:	d823      	bhi.n	8000ba6 <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 8000b5e:	261f      	movs	r6, #31
 8000b60:	6b55      	ldr	r5, [r2, #52]	; 0x34
 8000b62:	3b05      	subs	r3, #5
 8000b64:	409e      	lsls	r6, r3
 8000b66:	ea25 0506 	bic.w	r5, r5, r6
 8000b6a:	fa04 f303 	lsl.w	r3, r4, r3
 8000b6e:	432b      	orrs	r3, r5
 8000b70:	6353      	str	r3, [r2, #52]	; 0x34
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 8000b72:	2c09      	cmp	r4, #9
 8000b74:	688b      	ldr	r3, [r1, #8]
 8000b76:	eb04 0544 	add.w	r5, r4, r4, lsl #1
 8000b7a:	f04f 0107 	mov.w	r1, #7
 8000b7e:	d92a      	bls.n	8000bd6 <HAL_ADC_ConfigChannel+0x9a>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 8000b80:	68d6      	ldr	r6, [r2, #12]
 8000b82:	3d1e      	subs	r5, #30
 8000b84:	40a9      	lsls	r1, r5
 8000b86:	ea26 0101 	bic.w	r1, r6, r1
 8000b8a:	40ab      	lsls	r3, r5
 8000b8c:	430b      	orrs	r3, r1
 8000b8e:	60d3      	str	r3, [r2, #12]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8000b90:	f1a4 0310 	sub.w	r3, r4, #16
 8000b94:	2b01      	cmp	r3, #1
 8000b96:	d926      	bls.n	8000be6 <HAL_ADC_ConfigChannel+0xaa>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000b98:	2300      	movs	r3, #0
      tmp_hal_status = HAL_ERROR;
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8000b9a:	2200      	movs	r2, #0
 8000b9c:	f880 2024 	strb.w	r2, [r0, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
}
 8000ba0:	4618      	mov	r0, r3
 8000ba2:	b002      	add	sp, #8
 8000ba4:	bd70      	pop	{r4, r5, r6, pc}
  else if (sConfig->Rank < 13U)
 8000ba6:	2d0c      	cmp	r5, #12
 8000ba8:	f04f 051f 	mov.w	r5, #31
 8000bac:	d809      	bhi.n	8000bc2 <HAL_ADC_ConfigChannel+0x86>
    MODIFY_REG(hadc->Instance->SQR2                        ,
 8000bae:	6b16      	ldr	r6, [r2, #48]	; 0x30
 8000bb0:	3b23      	subs	r3, #35	; 0x23
 8000bb2:	409d      	lsls	r5, r3
 8000bb4:	ea26 0505 	bic.w	r5, r6, r5
 8000bb8:	fa04 f303 	lsl.w	r3, r4, r3
 8000bbc:	432b      	orrs	r3, r5
 8000bbe:	6313      	str	r3, [r2, #48]	; 0x30
 8000bc0:	e7d7      	b.n	8000b72 <HAL_ADC_ConfigChannel+0x36>
    MODIFY_REG(hadc->Instance->SQR1                        ,
 8000bc2:	6ad6      	ldr	r6, [r2, #44]	; 0x2c
 8000bc4:	3b41      	subs	r3, #65	; 0x41
 8000bc6:	409d      	lsls	r5, r3
 8000bc8:	ea26 0505 	bic.w	r5, r6, r5
 8000bcc:	fa04 f303 	lsl.w	r3, r4, r3
 8000bd0:	432b      	orrs	r3, r5
 8000bd2:	62d3      	str	r3, [r2, #44]	; 0x2c
 8000bd4:	e7cd      	b.n	8000b72 <HAL_ADC_ConfigChannel+0x36>
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 8000bd6:	6916      	ldr	r6, [r2, #16]
 8000bd8:	40a9      	lsls	r1, r5
 8000bda:	ea26 0101 	bic.w	r1, r6, r1
 8000bde:	40ab      	lsls	r3, r5
 8000be0:	430b      	orrs	r3, r1
 8000be2:	6113      	str	r3, [r2, #16]
 8000be4:	e7d4      	b.n	8000b90 <HAL_ADC_ConfigChannel+0x54>
    if (hadc->Instance == ADC1)
 8000be6:	4b11      	ldr	r3, [pc, #68]	; (8000c2c <HAL_ADC_ConfigChannel+0xf0>)
 8000be8:	429a      	cmp	r2, r3
 8000bea:	d116      	bne.n	8000c1a <HAL_ADC_ConfigChannel+0xde>
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 8000bec:	6893      	ldr	r3, [r2, #8]
 8000bee:	021b      	lsls	r3, r3, #8
 8000bf0:	d4d2      	bmi.n	8000b98 <HAL_ADC_ConfigChannel+0x5c>
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 8000bf2:	6893      	ldr	r3, [r2, #8]
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 8000bf4:	2c10      	cmp	r4, #16
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 8000bf6:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8000bfa:	6093      	str	r3, [r2, #8]
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 8000bfc:	d1cc      	bne.n	8000b98 <HAL_ADC_ConfigChannel+0x5c>
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8000bfe:	4b0c      	ldr	r3, [pc, #48]	; (8000c30 <HAL_ADC_ConfigChannel+0xf4>)
 8000c00:	4a0c      	ldr	r2, [pc, #48]	; (8000c34 <HAL_ADC_ConfigChannel+0xf8>)
 8000c02:	681b      	ldr	r3, [r3, #0]
 8000c04:	fbb3 f2f2 	udiv	r2, r3, r2
 8000c08:	230a      	movs	r3, #10
 8000c0a:	4353      	muls	r3, r2
            wait_loop_index--;
 8000c0c:	9301      	str	r3, [sp, #4]
          while(wait_loop_index != 0U)
 8000c0e:	9b01      	ldr	r3, [sp, #4]
 8000c10:	2b00      	cmp	r3, #0
 8000c12:	d0c1      	beq.n	8000b98 <HAL_ADC_ConfigChannel+0x5c>
            wait_loop_index--;
 8000c14:	9b01      	ldr	r3, [sp, #4]
 8000c16:	3b01      	subs	r3, #1
 8000c18:	e7f8      	b.n	8000c0c <HAL_ADC_ConfigChannel+0xd0>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8000c1a:	6a83      	ldr	r3, [r0, #40]	; 0x28
 8000c1c:	f043 0320 	orr.w	r3, r3, #32
 8000c20:	6283      	str	r3, [r0, #40]	; 0x28
      tmp_hal_status = HAL_ERROR;
 8000c22:	2301      	movs	r3, #1
 8000c24:	e7b9      	b.n	8000b9a <HAL_ADC_ConfigChannel+0x5e>
  __HAL_LOCK(hadc);
 8000c26:	2302      	movs	r3, #2
 8000c28:	e7ba      	b.n	8000ba0 <HAL_ADC_ConfigChannel+0x64>
 8000c2a:	bf00      	nop
 8000c2c:	40012400 	.word	0x40012400
 8000c30:	20000008 	.word	0x20000008
 8000c34:	000f4240 	.word	0x000f4240

08000c38 <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 8000c38:	b538      	push	{r3, r4, r5, lr}
  uint32_t tickstart = 0U;
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 8000c3a:	6803      	ldr	r3, [r0, #0]
{
 8000c3c:	4604      	mov	r4, r0
  if (ADC_IS_ENABLE(hadc) != RESET)
 8000c3e:	689a      	ldr	r2, [r3, #8]
 8000c40:	07d2      	lsls	r2, r2, #31
 8000c42:	d401      	bmi.n	8000c48 <ADC_ConversionStop_Disable+0x10>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8000c44:	2000      	movs	r0, #0
}
 8000c46:	bd38      	pop	{r3, r4, r5, pc}
    __HAL_ADC_DISABLE(hadc);
 8000c48:	689a      	ldr	r2, [r3, #8]
 8000c4a:	f022 0201 	bic.w	r2, r2, #1
 8000c4e:	609a      	str	r2, [r3, #8]
    tickstart = HAL_GetTick();
 8000c50:	f7ff ff5c 	bl	8000b0c <HAL_GetTick>
 8000c54:	4605      	mov	r5, r0
    while(ADC_IS_ENABLE(hadc) != RESET)
 8000c56:	6823      	ldr	r3, [r4, #0]
 8000c58:	689b      	ldr	r3, [r3, #8]
 8000c5a:	07db      	lsls	r3, r3, #31
 8000c5c:	d5f2      	bpl.n	8000c44 <ADC_ConversionStop_Disable+0xc>
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8000c5e:	f7ff ff55 	bl	8000b0c <HAL_GetTick>
 8000c62:	1b40      	subs	r0, r0, r5
 8000c64:	2802      	cmp	r0, #2
 8000c66:	d9f6      	bls.n	8000c56 <ADC_ConversionStop_Disable+0x1e>
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8000c68:	6aa3      	ldr	r3, [r4, #40]	; 0x28
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000c6a:	2001      	movs	r0, #1
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8000c6c:	f043 0310 	orr.w	r3, r3, #16
 8000c70:	62a3      	str	r3, [r4, #40]	; 0x28
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000c72:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8000c74:	f043 0301 	orr.w	r3, r3, #1
 8000c78:	62e3      	str	r3, [r4, #44]	; 0x2c
 8000c7a:	e7e4      	b.n	8000c46 <ADC_ConversionStop_Disable+0xe>

08000c7c <HAL_ADC_Init>:
{
 8000c7c:	b570      	push	{r4, r5, r6, lr}
  if(hadc == NULL)
 8000c7e:	4604      	mov	r4, r0
 8000c80:	2800      	cmp	r0, #0
 8000c82:	d070      	beq.n	8000d66 <HAL_ADC_Init+0xea>
  if (hadc->State == HAL_ADC_STATE_RESET)
 8000c84:	6a83      	ldr	r3, [r0, #40]	; 0x28
 8000c86:	b923      	cbnz	r3, 8000c92 <HAL_ADC_Init+0x16>
    ADC_CLEAR_ERRORCODE(hadc);
 8000c88:	62c3      	str	r3, [r0, #44]	; 0x2c
    hadc->Lock = HAL_UNLOCKED;
 8000c8a:	f880 3024 	strb.w	r3, [r0, #36]	; 0x24
    HAL_ADC_MspInit(hadc);
 8000c8e:	f000 ff63 	bl	8001b58 <HAL_ADC_MspInit>
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8000c92:	4620      	mov	r0, r4
 8000c94:	f7ff ffd0 	bl	8000c38 <ADC_ConversionStop_Disable>
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8000c98:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8000c9a:	f013 0f10 	tst.w	r3, #16
    ADC_STATE_CLR_SET(hadc->State,
 8000c9e:	6aa3      	ldr	r3, [r4, #40]	; 0x28
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8000ca0:	d163      	bne.n	8000d6a <HAL_ADC_Init+0xee>
 8000ca2:	2800      	cmp	r0, #0
 8000ca4:	d161      	bne.n	8000d6a <HAL_ADC_Init+0xee>
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8000ca6:	69e1      	ldr	r1, [r4, #28]
    ADC_STATE_CLR_SET(hadc->State,
 8000ca8:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8000cac:	6862      	ldr	r2, [r4, #4]
    ADC_STATE_CLR_SET(hadc->State,
 8000cae:	f023 0302 	bic.w	r3, r3, #2
 8000cb2:	f043 0302 	orr.w	r3, r3, #2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8000cb6:	430a      	orrs	r2, r1
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8000cb8:	68a1      	ldr	r1, [r4, #8]
    ADC_STATE_CLR_SET(hadc->State,
 8000cba:	62a3      	str	r3, [r4, #40]	; 0x28
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 8000cbc:	7b23      	ldrb	r3, [r4, #12]
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8000cbe:	f5b1 7f80 	cmp.w	r1, #256	; 0x100
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8000cc2:	ea42 0243 	orr.w	r2, r2, r3, lsl #1
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8000cc6:	d037      	beq.n	8000d38 <HAL_ADC_Init+0xbc>
 8000cc8:	2901      	cmp	r1, #1
 8000cca:	bf14      	ite	ne
 8000ccc:	4606      	movne	r6, r0
 8000cce:	f44f 7680 	moveq.w	r6, #256	; 0x100
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8000cd2:	7d25      	ldrb	r5, [r4, #20]
 8000cd4:	2d01      	cmp	r5, #1
 8000cd6:	d106      	bne.n	8000ce6 <HAL_ADC_Init+0x6a>
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8000cd8:	bb83      	cbnz	r3, 8000d3c <HAL_ADC_Init+0xc0>
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 8000cda:	69a3      	ldr	r3, [r4, #24]
 8000cdc:	3b01      	subs	r3, #1
 8000cde:	ea46 3543 	orr.w	r5, r6, r3, lsl #13
 8000ce2:	f445 6600 	orr.w	r6, r5, #2048	; 0x800
      MODIFY_REG(hadc->Instance->CR1,
 8000ce6:	6823      	ldr	r3, [r4, #0]
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 8000ce8:	f5b1 7f80 	cmp.w	r1, #256	; 0x100
      MODIFY_REG(hadc->Instance->CR1,
 8000cec:	685d      	ldr	r5, [r3, #4]
 8000cee:	f425 4569 	bic.w	r5, r5, #59648	; 0xe900
 8000cf2:	ea45 0506 	orr.w	r5, r5, r6
 8000cf6:	605d      	str	r5, [r3, #4]
      MODIFY_REG(hadc->Instance->CR2,
 8000cf8:	689e      	ldr	r6, [r3, #8]
 8000cfa:	4d1e      	ldr	r5, [pc, #120]	; (8000d74 <HAL_ADC_Init+0xf8>)
 8000cfc:	ea05 0506 	and.w	r5, r5, r6
 8000d00:	ea45 0502 	orr.w	r5, r5, r2
 8000d04:	609d      	str	r5, [r3, #8]
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 8000d06:	d001      	beq.n	8000d0c <HAL_ADC_Init+0x90>
 8000d08:	2901      	cmp	r1, #1
 8000d0a:	d120      	bne.n	8000d4e <HAL_ADC_Init+0xd2>
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 8000d0c:	6921      	ldr	r1, [r4, #16]
 8000d0e:	3901      	subs	r1, #1
 8000d10:	0509      	lsls	r1, r1, #20
    MODIFY_REG(hadc->Instance->SQR1,
 8000d12:	6add      	ldr	r5, [r3, #44]	; 0x2c
 8000d14:	f425 0570 	bic.w	r5, r5, #15728640	; 0xf00000
 8000d18:	4329      	orrs	r1, r5
 8000d1a:	62d9      	str	r1, [r3, #44]	; 0x2c
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8000d1c:	6899      	ldr	r1, [r3, #8]
 8000d1e:	4b16      	ldr	r3, [pc, #88]	; (8000d78 <HAL_ADC_Init+0xfc>)
 8000d20:	400b      	ands	r3, r1
 8000d22:	429a      	cmp	r2, r3
 8000d24:	d115      	bne.n	8000d52 <HAL_ADC_Init+0xd6>
      ADC_CLEAR_ERRORCODE(hadc);
 8000d26:	2300      	movs	r3, #0
 8000d28:	62e3      	str	r3, [r4, #44]	; 0x2c
      ADC_STATE_CLR_SET(hadc->State,
 8000d2a:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8000d2c:	f023 0303 	bic.w	r3, r3, #3
 8000d30:	f043 0301 	orr.w	r3, r3, #1
 8000d34:	62a3      	str	r3, [r4, #40]	; 0x28
}
 8000d36:	bd70      	pop	{r4, r5, r6, pc}
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8000d38:	460e      	mov	r6, r1
 8000d3a:	e7ca      	b.n	8000cd2 <HAL_ADC_Init+0x56>
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8000d3c:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8000d3e:	f043 0320 	orr.w	r3, r3, #32
 8000d42:	62a3      	str	r3, [r4, #40]	; 0x28
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000d44:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8000d46:	f043 0301 	orr.w	r3, r3, #1
 8000d4a:	62e3      	str	r3, [r4, #44]	; 0x2c
 8000d4c:	e7cb      	b.n	8000ce6 <HAL_ADC_Init+0x6a>
  uint32_t tmp_sqr1 = 0U;
 8000d4e:	2100      	movs	r1, #0
 8000d50:	e7df      	b.n	8000d12 <HAL_ADC_Init+0x96>
      ADC_STATE_CLR_SET(hadc->State,
 8000d52:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8000d54:	f023 0312 	bic.w	r3, r3, #18
 8000d58:	f043 0310 	orr.w	r3, r3, #16
 8000d5c:	62a3      	str	r3, [r4, #40]	; 0x28
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000d5e:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8000d60:	f043 0301 	orr.w	r3, r3, #1
 8000d64:	62e3      	str	r3, [r4, #44]	; 0x2c
    return HAL_ERROR;
 8000d66:	2001      	movs	r0, #1
 8000d68:	e7e5      	b.n	8000d36 <HAL_ADC_Init+0xba>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8000d6a:	f043 0310 	orr.w	r3, r3, #16
 8000d6e:	62a3      	str	r3, [r4, #40]	; 0x28
 8000d70:	e7f9      	b.n	8000d66 <HAL_ADC_Init+0xea>
 8000d72:	bf00      	nop
 8000d74:	ffe1f7fd 	.word	0xffe1f7fd
 8000d78:	ff1f0efe 	.word	0xff1f0efe

08000d7c <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000d7c:	4a07      	ldr	r2, [pc, #28]	; (8000d9c <HAL_NVIC_SetPriorityGrouping+0x20>)
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8000d7e:	0200      	lsls	r0, r0, #8
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000d80:	68d3      	ldr	r3, [r2, #12]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8000d82:	f400 60e0 	and.w	r0, r0, #1792	; 0x700
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000d86:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8000d8a:	041b      	lsls	r3, r3, #16
 8000d8c:	0c1b      	lsrs	r3, r3, #16
 8000d8e:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000d92:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
  reg_value  =  (reg_value                                   |
 8000d96:	4303      	orrs	r3, r0
  SCB->AIRCR =  reg_value;
 8000d98:	60d3      	str	r3, [r2, #12]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
}
 8000d9a:	4770      	bx	lr
 8000d9c:	e000ed00 	.word	0xe000ed00

08000da0 <HAL_NVIC_SetPriority>:
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000da0:	4b17      	ldr	r3, [pc, #92]	; (8000e00 <HAL_NVIC_SetPriority+0x60>)
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000da2:	b570      	push	{r4, r5, r6, lr}
 8000da4:	68dc      	ldr	r4, [r3, #12]

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000da6:	f04f 36ff 	mov.w	r6, #4294967295	; 0xffffffff
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000daa:	f3c4 2402 	ubfx	r4, r4, #8, #3
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000dae:	f1c4 0507 	rsb	r5, r4, #7
 8000db2:	2d04      	cmp	r5, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000db4:	f104 0304 	add.w	r3, r4, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000db8:	bf28      	it	cs
 8000dba:	2504      	movcs	r5, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000dbc:	2b06      	cmp	r3, #6
 8000dbe:	bf98      	it	ls
 8000dc0:	2400      	movls	r4, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000dc2:	fa06 f305 	lsl.w	r3, r6, r5
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000dc6:	bf88      	it	hi
 8000dc8:	3c03      	subhi	r4, #3
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000dca:	ea21 0303 	bic.w	r3, r1, r3
 8000dce:	40a3      	lsls	r3, r4
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000dd0:	fa06 f404 	lsl.w	r4, r6, r4
 8000dd4:	ea22 0404 	bic.w	r4, r2, r4
  if ((int32_t)(IRQn) >= 0)
 8000dd8:	2800      	cmp	r0, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000dda:	ea43 0304 	orr.w	r3, r3, r4
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000dde:	bfa8      	it	ge
 8000de0:	f100 4060 	addge.w	r0, r0, #3758096384	; 0xe0000000
 8000de4:	ea4f 1303 	mov.w	r3, r3, lsl #4
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000de8:	bfb8      	it	lt
 8000dea:	4a06      	ldrlt	r2, [pc, #24]	; (8000e04 <HAL_NVIC_SetPriority+0x64>)
 8000dec:	b2db      	uxtb	r3, r3
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000dee:	bfab      	itete	ge
 8000df0:	f500 4061 	addge.w	r0, r0, #57600	; 0xe100
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000df4:	f000 000f 	andlt.w	r0, r0, #15
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000df8:	f880 3300 	strbge.w	r3, [r0, #768]	; 0x300
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000dfc:	5413      	strblt	r3, [r2, r0]
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
}
 8000dfe:	bd70      	pop	{r4, r5, r6, pc}
 8000e00:	e000ed00 	.word	0xe000ed00
 8000e04:	e000ed14 	.word	0xe000ed14

08000e08 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000e08:	3801      	subs	r0, #1
 8000e0a:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000e0e:	d20a      	bcs.n	8000e26 <HAL_SYSTICK_Config+0x1e>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000e10:	21f0      	movs	r1, #240	; 0xf0
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000e12:	4b06      	ldr	r3, [pc, #24]	; (8000e2c <HAL_SYSTICK_Config+0x24>)
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000e14:	4a06      	ldr	r2, [pc, #24]	; (8000e30 <HAL_SYSTICK_Config+0x28>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000e16:	6058      	str	r0, [r3, #4]
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000e18:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000e1c:	2000      	movs	r0, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000e1e:	2207      	movs	r2, #7
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000e20:	6098      	str	r0, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000e22:	601a      	str	r2, [r3, #0]
 8000e24:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 8000e26:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 8000e28:	4770      	bx	lr
 8000e2a:	bf00      	nop
 8000e2c:	e000e010 	.word	0xe000e010
 8000e30:	e000ed00 	.word	0xe000ed00

08000e34 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000e34:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  uint32_t position = 0x00u;
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8000e38:	2400      	movs	r4, #0
  uint32_t position = 0x00u;
 8000e3a:	4626      	mov	r6, r4
 8000e3c:	4b65      	ldr	r3, [pc, #404]	; (8000fd4 <HAL_GPIO_Init+0x1a0>)
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8000e3e:	f8df c1a4 	ldr.w	ip, [pc, #420]	; 8000fe4 <HAL_GPIO_Init+0x1b0>
 8000e42:	f8df e1a4 	ldr.w	lr, [pc, #420]	; 8000fe8 <HAL_GPIO_Init+0x1b4>
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000e46:	680a      	ldr	r2, [r1, #0]
 8000e48:	fa32 f506 	lsrs.w	r5, r2, r6
 8000e4c:	d102      	bne.n	8000e54 <HAL_GPIO_Init+0x20>
      }
    }

	position++;
  }
}
 8000e4e:	b003      	add	sp, #12
 8000e50:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    ioposition = (0x01uL << position);
 8000e54:	f04f 0801 	mov.w	r8, #1
 8000e58:	fa08 f806 	lsl.w	r8, r8, r6
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000e5c:	ea02 0208 	and.w	r2, r2, r8
    if (iocurrent == ioposition)
 8000e60:	4590      	cmp	r8, r2
 8000e62:	d17e      	bne.n	8000f62 <HAL_GPIO_Init+0x12e>
      switch (GPIO_Init->Mode)
 8000e64:	684d      	ldr	r5, [r1, #4]
 8000e66:	2d12      	cmp	r5, #18
 8000e68:	f000 80a9 	beq.w	8000fbe <HAL_GPIO_Init+0x18a>
 8000e6c:	f200 8082 	bhi.w	8000f74 <HAL_GPIO_Init+0x140>
 8000e70:	2d02      	cmp	r5, #2
 8000e72:	f000 80a1 	beq.w	8000fb8 <HAL_GPIO_Init+0x184>
 8000e76:	d876      	bhi.n	8000f66 <HAL_GPIO_Init+0x132>
 8000e78:	2d00      	cmp	r5, #0
 8000e7a:	f000 8088 	beq.w	8000f8e <HAL_GPIO_Init+0x15a>
 8000e7e:	2d01      	cmp	r5, #1
 8000e80:	f000 8098 	beq.w	8000fb4 <HAL_GPIO_Init+0x180>
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8000e84:	f04f 090f 	mov.w	r9, #15
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8000e88:	2aff      	cmp	r2, #255	; 0xff
 8000e8a:	bf93      	iteet	ls
 8000e8c:	4682      	movls	sl, r0
 8000e8e:	f106 4580 	addhi.w	r5, r6, #1073741824	; 0x40000000
 8000e92:	3d08      	subhi	r5, #8
 8000e94:	f8d0 b000 	ldrls.w	fp, [r0]
 8000e98:	bf92      	itee	ls
 8000e9a:	00b5      	lslls	r5, r6, #2
 8000e9c:	f8d0 b004 	ldrhi.w	fp, [r0, #4]
 8000ea0:	00ad      	lslhi	r5, r5, #2
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8000ea2:	fa09 f805 	lsl.w	r8, r9, r5
 8000ea6:	ea2b 0808 	bic.w	r8, fp, r8
 8000eaa:	fa04 f505 	lsl.w	r5, r4, r5
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8000eae:	bf88      	it	hi
 8000eb0:	f100 0a04 	addhi.w	sl, r0, #4
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8000eb4:	ea48 0505 	orr.w	r5, r8, r5
 8000eb8:	f8ca 5000 	str.w	r5, [sl]
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000ebc:	f8d1 a004 	ldr.w	sl, [r1, #4]
 8000ec0:	f01a 5f80 	tst.w	sl, #268435456	; 0x10000000
 8000ec4:	d04d      	beq.n	8000f62 <HAL_GPIO_Init+0x12e>
        __HAL_RCC_AFIO_CLK_ENABLE();
 8000ec6:	4f44      	ldr	r7, [pc, #272]	; (8000fd8 <HAL_GPIO_Init+0x1a4>)
 8000ec8:	f026 0803 	bic.w	r8, r6, #3
 8000ecc:	69bd      	ldr	r5, [r7, #24]
 8000ece:	f108 4880 	add.w	r8, r8, #1073741824	; 0x40000000
 8000ed2:	f045 0501 	orr.w	r5, r5, #1
 8000ed6:	61bd      	str	r5, [r7, #24]
 8000ed8:	69bd      	ldr	r5, [r7, #24]
 8000eda:	f508 3880 	add.w	r8, r8, #65536	; 0x10000
 8000ede:	f005 0501 	and.w	r5, r5, #1
 8000ee2:	9501      	str	r5, [sp, #4]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8000ee4:	f006 0b03 	and.w	fp, r6, #3
        __HAL_RCC_AFIO_CLK_ENABLE();
 8000ee8:	9d01      	ldr	r5, [sp, #4]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8000eea:	ea4f 0b8b 	mov.w	fp, fp, lsl #2
        temp = AFIO->EXTICR[position >> 2u];
 8000eee:	f8d8 5008 	ldr.w	r5, [r8, #8]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8000ef2:	fa09 f90b 	lsl.w	r9, r9, fp
 8000ef6:	ea25 0909 	bic.w	r9, r5, r9
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8000efa:	4d38      	ldr	r5, [pc, #224]	; (8000fdc <HAL_GPIO_Init+0x1a8>)
 8000efc:	42a8      	cmp	r0, r5
 8000efe:	d063      	beq.n	8000fc8 <HAL_GPIO_Init+0x194>
 8000f00:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8000f04:	42a8      	cmp	r0, r5
 8000f06:	d061      	beq.n	8000fcc <HAL_GPIO_Init+0x198>
 8000f08:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8000f0c:	42a8      	cmp	r0, r5
 8000f0e:	d05f      	beq.n	8000fd0 <HAL_GPIO_Init+0x19c>
 8000f10:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8000f14:	42a8      	cmp	r0, r5
 8000f16:	bf0c      	ite	eq
 8000f18:	2503      	moveq	r5, #3
 8000f1a:	2504      	movne	r5, #4
 8000f1c:	fa05 f50b 	lsl.w	r5, r5, fp
 8000f20:	ea45 0509 	orr.w	r5, r5, r9
        AFIO->EXTICR[position >> 2u] = temp;
 8000f24:	f8c8 5008 	str.w	r5, [r8, #8]
          SET_BIT(EXTI->IMR, iocurrent);
 8000f28:	681d      	ldr	r5, [r3, #0]
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000f2a:	f41a 3f80 	tst.w	sl, #65536	; 0x10000
          SET_BIT(EXTI->IMR, iocurrent);
 8000f2e:	bf14      	ite	ne
 8000f30:	4315      	orrne	r5, r2
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8000f32:	4395      	biceq	r5, r2
 8000f34:	601d      	str	r5, [r3, #0]
          SET_BIT(EXTI->EMR, iocurrent);
 8000f36:	685d      	ldr	r5, [r3, #4]
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000f38:	f41a 3f00 	tst.w	sl, #131072	; 0x20000
          SET_BIT(EXTI->EMR, iocurrent);
 8000f3c:	bf14      	ite	ne
 8000f3e:	4315      	orrne	r5, r2
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8000f40:	4395      	biceq	r5, r2
 8000f42:	605d      	str	r5, [r3, #4]
          SET_BIT(EXTI->RTSR, iocurrent);
 8000f44:	689d      	ldr	r5, [r3, #8]
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000f46:	f41a 1f80 	tst.w	sl, #1048576	; 0x100000
          SET_BIT(EXTI->RTSR, iocurrent);
 8000f4a:	bf14      	ite	ne
 8000f4c:	4315      	orrne	r5, r2
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8000f4e:	4395      	biceq	r5, r2
 8000f50:	609d      	str	r5, [r3, #8]
          SET_BIT(EXTI->FTSR, iocurrent);
 8000f52:	68dd      	ldr	r5, [r3, #12]
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000f54:	f41a 1f00 	tst.w	sl, #2097152	; 0x200000
          SET_BIT(EXTI->FTSR, iocurrent);
 8000f58:	bf14      	ite	ne
 8000f5a:	432a      	orrne	r2, r5
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8000f5c:	ea25 0202 	biceq.w	r2, r5, r2
 8000f60:	60da      	str	r2, [r3, #12]
	position++;
 8000f62:	3601      	adds	r6, #1
 8000f64:	e76f      	b.n	8000e46 <HAL_GPIO_Init+0x12>
      switch (GPIO_Init->Mode)
 8000f66:	2d03      	cmp	r5, #3
 8000f68:	d022      	beq.n	8000fb0 <HAL_GPIO_Init+0x17c>
 8000f6a:	2d11      	cmp	r5, #17
 8000f6c:	d18a      	bne.n	8000e84 <HAL_GPIO_Init+0x50>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8000f6e:	68cc      	ldr	r4, [r1, #12]
 8000f70:	3404      	adds	r4, #4
          break;
 8000f72:	e787      	b.n	8000e84 <HAL_GPIO_Init+0x50>
      switch (GPIO_Init->Mode)
 8000f74:	4f1a      	ldr	r7, [pc, #104]	; (8000fe0 <HAL_GPIO_Init+0x1ac>)
 8000f76:	42bd      	cmp	r5, r7
 8000f78:	d009      	beq.n	8000f8e <HAL_GPIO_Init+0x15a>
 8000f7a:	d812      	bhi.n	8000fa2 <HAL_GPIO_Init+0x16e>
 8000f7c:	f8df 906c 	ldr.w	r9, [pc, #108]	; 8000fec <HAL_GPIO_Init+0x1b8>
 8000f80:	454d      	cmp	r5, r9
 8000f82:	d004      	beq.n	8000f8e <HAL_GPIO_Init+0x15a>
 8000f84:	f509 3980 	add.w	r9, r9, #65536	; 0x10000
 8000f88:	454d      	cmp	r5, r9
 8000f8a:	f47f af7b 	bne.w	8000e84 <HAL_GPIO_Init+0x50>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8000f8e:	688c      	ldr	r4, [r1, #8]
 8000f90:	b1c4      	cbz	r4, 8000fc4 <HAL_GPIO_Init+0x190>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8000f92:	2c01      	cmp	r4, #1
            GPIOx->BSRR = ioposition;
 8000f94:	bf0c      	ite	eq
 8000f96:	f8c0 8010 	streq.w	r8, [r0, #16]
            GPIOx->BRR = ioposition;
 8000f9a:	f8c0 8014 	strne.w	r8, [r0, #20]
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000f9e:	2408      	movs	r4, #8
 8000fa0:	e770      	b.n	8000e84 <HAL_GPIO_Init+0x50>
      switch (GPIO_Init->Mode)
 8000fa2:	4565      	cmp	r5, ip
 8000fa4:	d0f3      	beq.n	8000f8e <HAL_GPIO_Init+0x15a>
 8000fa6:	4575      	cmp	r5, lr
 8000fa8:	d0f1      	beq.n	8000f8e <HAL_GPIO_Init+0x15a>
 8000faa:	f8df 9044 	ldr.w	r9, [pc, #68]	; 8000ff0 <HAL_GPIO_Init+0x1bc>
 8000fae:	e7eb      	b.n	8000f88 <HAL_GPIO_Init+0x154>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8000fb0:	2400      	movs	r4, #0
 8000fb2:	e767      	b.n	8000e84 <HAL_GPIO_Init+0x50>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8000fb4:	68cc      	ldr	r4, [r1, #12]
          break;
 8000fb6:	e765      	b.n	8000e84 <HAL_GPIO_Init+0x50>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8000fb8:	68cc      	ldr	r4, [r1, #12]
 8000fba:	3408      	adds	r4, #8
          break;
 8000fbc:	e762      	b.n	8000e84 <HAL_GPIO_Init+0x50>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8000fbe:	68cc      	ldr	r4, [r1, #12]
 8000fc0:	340c      	adds	r4, #12
          break;
 8000fc2:	e75f      	b.n	8000e84 <HAL_GPIO_Init+0x50>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8000fc4:	2404      	movs	r4, #4
 8000fc6:	e75d      	b.n	8000e84 <HAL_GPIO_Init+0x50>
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8000fc8:	2500      	movs	r5, #0
 8000fca:	e7a7      	b.n	8000f1c <HAL_GPIO_Init+0xe8>
 8000fcc:	2501      	movs	r5, #1
 8000fce:	e7a5      	b.n	8000f1c <HAL_GPIO_Init+0xe8>
 8000fd0:	2502      	movs	r5, #2
 8000fd2:	e7a3      	b.n	8000f1c <HAL_GPIO_Init+0xe8>
 8000fd4:	40010400 	.word	0x40010400
 8000fd8:	40021000 	.word	0x40021000
 8000fdc:	40010800 	.word	0x40010800
 8000fe0:	10210000 	.word	0x10210000
 8000fe4:	10310000 	.word	0x10310000
 8000fe8:	10320000 	.word	0x10320000
 8000fec:	10110000 	.word	0x10110000
 8000ff0:	10220000 	.word	0x10220000

08000ff4 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8000ff4:	b10a      	cbz	r2, 8000ffa <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = GPIO_Pin;
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8000ff6:	6101      	str	r1, [r0, #16]
  }
}
 8000ff8:	4770      	bx	lr
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8000ffa:	0409      	lsls	r1, r1, #16
 8000ffc:	e7fb      	b.n	8000ff6 <HAL_GPIO_WritePin+0x2>
	...

08001000 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8001000:	b570      	push	{r4, r5, r6, lr}
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8001002:	4604      	mov	r4, r0
 8001004:	b908      	cbnz	r0, 800100a <HAL_I2C_Init+0xa>
  {
    return HAL_ERROR;
 8001006:	2001      	movs	r0, #1
  hi2c->State = HAL_I2C_STATE_READY;
  hi2c->PreviousState = I2C_STATE_NONE;
  hi2c->Mode = HAL_I2C_MODE_NONE;

  return HAL_OK;
}
 8001008:	bd70      	pop	{r4, r5, r6, pc}
  if (hi2c->State == HAL_I2C_STATE_RESET)
 800100a:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 800100e:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8001012:	b91b      	cbnz	r3, 800101c <HAL_I2C_Init+0x1c>
    hi2c->Lock = HAL_UNLOCKED;
 8001014:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_I2C_MspInit(hi2c);
 8001018:	f000 fdcc 	bl	8001bb4 <HAL_I2C_MspInit>
  hi2c->State = HAL_I2C_STATE_BUSY;
 800101c:	2324      	movs	r3, #36	; 0x24
  __HAL_I2C_DISABLE(hi2c);
 800101e:	6822      	ldr	r2, [r4, #0]
  hi2c->State = HAL_I2C_STATE_BUSY;
 8001020:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  __HAL_I2C_DISABLE(hi2c);
 8001024:	6813      	ldr	r3, [r2, #0]
 8001026:	f023 0301 	bic.w	r3, r3, #1
 800102a:	6013      	str	r3, [r2, #0]
  pclk1 = HAL_RCC_GetPCLK1Freq();
 800102c:	f000 fb00 	bl	8001630 <HAL_RCC_GetPCLK1Freq>
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8001030:	6863      	ldr	r3, [r4, #4]
 8001032:	4a41      	ldr	r2, [pc, #260]	; (8001138 <HAL_I2C_Init+0x138>)
 8001034:	4293      	cmp	r3, r2
 8001036:	d84d      	bhi.n	80010d4 <HAL_I2C_Init+0xd4>
 8001038:	4a40      	ldr	r2, [pc, #256]	; (800113c <HAL_I2C_Init+0x13c>)
 800103a:	4290      	cmp	r0, r2
 800103c:	d9e3      	bls.n	8001006 <HAL_I2C_Init+0x6>
  freqrange = I2C_FREQRANGE(pclk1);
 800103e:	4940      	ldr	r1, [pc, #256]	; (8001140 <HAL_I2C_Init+0x140>)
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8001040:	6822      	ldr	r2, [r4, #0]
  freqrange = I2C_FREQRANGE(pclk1);
 8001042:	fbb0 f1f1 	udiv	r1, r0, r1
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8001046:	6855      	ldr	r5, [r2, #4]
 8001048:	f025 053f 	bic.w	r5, r5, #63	; 0x3f
 800104c:	430d      	orrs	r5, r1
 800104e:	6055      	str	r5, [r2, #4]
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8001050:	6a15      	ldr	r5, [r2, #32]
 8001052:	f025 053f 	bic.w	r5, r5, #63	; 0x3f
 8001056:	3101      	adds	r1, #1
 8001058:	4329      	orrs	r1, r5
 800105a:	6211      	str	r1, [r2, #32]
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 800105c:	69d1      	ldr	r1, [r2, #28]
 800105e:	4d36      	ldr	r5, [pc, #216]	; (8001138 <HAL_I2C_Init+0x138>)
 8001060:	f421 414f 	bic.w	r1, r1, #52992	; 0xcf00
 8001064:	42ab      	cmp	r3, r5
 8001066:	f021 01ff 	bic.w	r1, r1, #255	; 0xff
 800106a:	f100 30ff 	add.w	r0, r0, #4294967295	; 0xffffffff
 800106e:	d848      	bhi.n	8001102 <HAL_I2C_Init+0x102>
 8001070:	005b      	lsls	r3, r3, #1
 8001072:	fbb0 f0f3 	udiv	r0, r0, r3
 8001076:	1c43      	adds	r3, r0, #1
 8001078:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800107c:	2b04      	cmp	r3, #4
 800107e:	bf38      	it	cc
 8001080:	2304      	movcc	r3, #4
 8001082:	430b      	orrs	r3, r1
 8001084:	61d3      	str	r3, [r2, #28]
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8001086:	6811      	ldr	r1, [r2, #0]
 8001088:	e9d4 3007 	ldrd	r3, r0, [r4, #28]
 800108c:	f021 01c0 	bic.w	r1, r1, #192	; 0xc0
 8001090:	4303      	orrs	r3, r0
 8001092:	430b      	orrs	r3, r1
 8001094:	6013      	str	r3, [r2, #0]
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8001096:	6891      	ldr	r1, [r2, #8]
 8001098:	e9d4 0303 	ldrd	r0, r3, [r4, #12]
 800109c:	f421 4103 	bic.w	r1, r1, #33536	; 0x8300
 80010a0:	4303      	orrs	r3, r0
 80010a2:	f021 01ff 	bic.w	r1, r1, #255	; 0xff
 80010a6:	430b      	orrs	r3, r1
 80010a8:	6093      	str	r3, [r2, #8]
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80010aa:	68d1      	ldr	r1, [r2, #12]
 80010ac:	e9d4 3005 	ldrd	r3, r0, [r4, #20]
 80010b0:	f021 01ff 	bic.w	r1, r1, #255	; 0xff
 80010b4:	4303      	orrs	r3, r0
 80010b6:	430b      	orrs	r3, r1
 80010b8:	60d3      	str	r3, [r2, #12]
  __HAL_I2C_ENABLE(hi2c);
 80010ba:	6813      	ldr	r3, [r2, #0]
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80010bc:	2000      	movs	r0, #0
  __HAL_I2C_ENABLE(hi2c);
 80010be:	f043 0301 	orr.w	r3, r3, #1
 80010c2:	6013      	str	r3, [r2, #0]
  hi2c->State = HAL_I2C_STATE_READY;
 80010c4:	2320      	movs	r3, #32
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80010c6:	6420      	str	r0, [r4, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80010c8:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80010cc:	6320      	str	r0, [r4, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80010ce:	f884 003e 	strb.w	r0, [r4, #62]	; 0x3e
  return HAL_OK;
 80010d2:	e799      	b.n	8001008 <HAL_I2C_Init+0x8>
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80010d4:	4a1b      	ldr	r2, [pc, #108]	; (8001144 <HAL_I2C_Init+0x144>)
 80010d6:	4290      	cmp	r0, r2
 80010d8:	d995      	bls.n	8001006 <HAL_I2C_Init+0x6>
  freqrange = I2C_FREQRANGE(pclk1);
 80010da:	4e19      	ldr	r6, [pc, #100]	; (8001140 <HAL_I2C_Init+0x140>)
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80010dc:	f44f 7196 	mov.w	r1, #300	; 0x12c
  freqrange = I2C_FREQRANGE(pclk1);
 80010e0:	fbb0 f6f6 	udiv	r6, r0, r6
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80010e4:	6822      	ldr	r2, [r4, #0]
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80010e6:	4371      	muls	r1, r6
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80010e8:	6855      	ldr	r5, [r2, #4]
 80010ea:	f025 053f 	bic.w	r5, r5, #63	; 0x3f
 80010ee:	4335      	orrs	r5, r6
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80010f0:	f44f 767a 	mov.w	r6, #1000	; 0x3e8
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80010f4:	6055      	str	r5, [r2, #4]
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80010f6:	6a15      	ldr	r5, [r2, #32]
 80010f8:	fbb1 f1f6 	udiv	r1, r1, r6
 80010fc:	f025 053f 	bic.w	r5, r5, #63	; 0x3f
 8001100:	e7a9      	b.n	8001056 <HAL_I2C_Init+0x56>
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8001102:	68a5      	ldr	r5, [r4, #8]
 8001104:	b955      	cbnz	r5, 800111c <HAL_I2C_Init+0x11c>
 8001106:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 800110a:	fbb0 f0f3 	udiv	r0, r0, r3
 800110e:	1c43      	adds	r3, r0, #1
 8001110:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001114:	b16b      	cbz	r3, 8001132 <HAL_I2C_Init+0x132>
 8001116:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800111a:	e7b2      	b.n	8001082 <HAL_I2C_Init+0x82>
 800111c:	2519      	movs	r5, #25
 800111e:	436b      	muls	r3, r5
 8001120:	fbb0 f0f3 	udiv	r0, r0, r3
 8001124:	1c43      	adds	r3, r0, #1
 8001126:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800112a:	b113      	cbz	r3, 8001132 <HAL_I2C_Init+0x132>
 800112c:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8001130:	e7a7      	b.n	8001082 <HAL_I2C_Init+0x82>
 8001132:	2301      	movs	r3, #1
 8001134:	e7a5      	b.n	8001082 <HAL_I2C_Init+0x82>
 8001136:	bf00      	nop
 8001138:	000186a0 	.word	0x000186a0
 800113c:	001e847f 	.word	0x001e847f
 8001140:	000f4240 	.word	0x000f4240
 8001144:	003d08ff 	.word	0x003d08ff

08001148 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001148:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800114c:	4605      	mov	r5, r0
 800114e:	b908      	cbnz	r0, 8001154 <HAL_RCC_OscConfig+0xc>
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
      {
        return HAL_ERROR;
 8001150:	2001      	movs	r0, #1
 8001152:	e03c      	b.n	80011ce <HAL_RCC_OscConfig+0x86>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001154:	6803      	ldr	r3, [r0, #0]
 8001156:	07db      	lsls	r3, r3, #31
 8001158:	d410      	bmi.n	800117c <HAL_RCC_OscConfig+0x34>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800115a:	682b      	ldr	r3, [r5, #0]
 800115c:	079f      	lsls	r7, r3, #30
 800115e:	d45d      	bmi.n	800121c <HAL_RCC_OscConfig+0xd4>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001160:	682b      	ldr	r3, [r5, #0]
 8001162:	0719      	lsls	r1, r3, #28
 8001164:	f100 8094 	bmi.w	8001290 <HAL_RCC_OscConfig+0x148>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001168:	682b      	ldr	r3, [r5, #0]
 800116a:	075a      	lsls	r2, r3, #29
 800116c:	f100 80be 	bmi.w	80012ec <HAL_RCC_OscConfig+0x1a4>
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001170:	69e8      	ldr	r0, [r5, #28]
 8001172:	2800      	cmp	r0, #0
 8001174:	f040 812c 	bne.w	80013d0 <HAL_RCC_OscConfig+0x288>
        }
      }
    }
  }

  return HAL_OK;
 8001178:	2000      	movs	r0, #0
 800117a:	e028      	b.n	80011ce <HAL_RCC_OscConfig+0x86>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 800117c:	4c8f      	ldr	r4, [pc, #572]	; (80013bc <HAL_RCC_OscConfig+0x274>)
 800117e:	6863      	ldr	r3, [r4, #4]
 8001180:	f003 030c 	and.w	r3, r3, #12
 8001184:	2b04      	cmp	r3, #4
 8001186:	d007      	beq.n	8001198 <HAL_RCC_OscConfig+0x50>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001188:	6863      	ldr	r3, [r4, #4]
 800118a:	f003 030c 	and.w	r3, r3, #12
 800118e:	2b08      	cmp	r3, #8
 8001190:	d109      	bne.n	80011a6 <HAL_RCC_OscConfig+0x5e>
 8001192:	6863      	ldr	r3, [r4, #4]
 8001194:	03de      	lsls	r6, r3, #15
 8001196:	d506      	bpl.n	80011a6 <HAL_RCC_OscConfig+0x5e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001198:	6823      	ldr	r3, [r4, #0]
 800119a:	039c      	lsls	r4, r3, #14
 800119c:	d5dd      	bpl.n	800115a <HAL_RCC_OscConfig+0x12>
 800119e:	686b      	ldr	r3, [r5, #4]
 80011a0:	2b00      	cmp	r3, #0
 80011a2:	d1da      	bne.n	800115a <HAL_RCC_OscConfig+0x12>
 80011a4:	e7d4      	b.n	8001150 <HAL_RCC_OscConfig+0x8>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80011a6:	686b      	ldr	r3, [r5, #4]
 80011a8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80011ac:	d112      	bne.n	80011d4 <HAL_RCC_OscConfig+0x8c>
 80011ae:	6823      	ldr	r3, [r4, #0]
 80011b0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80011b4:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 80011b6:	f7ff fca9 	bl	8000b0c <HAL_GetTick>
 80011ba:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80011bc:	6823      	ldr	r3, [r4, #0]
 80011be:	0398      	lsls	r0, r3, #14
 80011c0:	d4cb      	bmi.n	800115a <HAL_RCC_OscConfig+0x12>
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80011c2:	f7ff fca3 	bl	8000b0c <HAL_GetTick>
 80011c6:	1b80      	subs	r0, r0, r6
 80011c8:	2864      	cmp	r0, #100	; 0x64
 80011ca:	d9f7      	bls.n	80011bc <HAL_RCC_OscConfig+0x74>
            return HAL_TIMEOUT;
 80011cc:	2003      	movs	r0, #3
}
 80011ce:	b002      	add	sp, #8
 80011d0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80011d4:	b99b      	cbnz	r3, 80011fe <HAL_RCC_OscConfig+0xb6>
 80011d6:	6823      	ldr	r3, [r4, #0]
 80011d8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80011dc:	6023      	str	r3, [r4, #0]
 80011de:	6823      	ldr	r3, [r4, #0]
 80011e0:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80011e4:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 80011e6:	f7ff fc91 	bl	8000b0c <HAL_GetTick>
 80011ea:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80011ec:	6823      	ldr	r3, [r4, #0]
 80011ee:	0399      	lsls	r1, r3, #14
 80011f0:	d5b3      	bpl.n	800115a <HAL_RCC_OscConfig+0x12>
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80011f2:	f7ff fc8b 	bl	8000b0c <HAL_GetTick>
 80011f6:	1b80      	subs	r0, r0, r6
 80011f8:	2864      	cmp	r0, #100	; 0x64
 80011fa:	d9f7      	bls.n	80011ec <HAL_RCC_OscConfig+0xa4>
 80011fc:	e7e6      	b.n	80011cc <HAL_RCC_OscConfig+0x84>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80011fe:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001202:	6823      	ldr	r3, [r4, #0]
 8001204:	d103      	bne.n	800120e <HAL_RCC_OscConfig+0xc6>
 8001206:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800120a:	6023      	str	r3, [r4, #0]
 800120c:	e7cf      	b.n	80011ae <HAL_RCC_OscConfig+0x66>
 800120e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001212:	6023      	str	r3, [r4, #0]
 8001214:	6823      	ldr	r3, [r4, #0]
 8001216:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800121a:	e7cb      	b.n	80011b4 <HAL_RCC_OscConfig+0x6c>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800121c:	4c67      	ldr	r4, [pc, #412]	; (80013bc <HAL_RCC_OscConfig+0x274>)
 800121e:	6863      	ldr	r3, [r4, #4]
 8001220:	f013 0f0c 	tst.w	r3, #12
 8001224:	d007      	beq.n	8001236 <HAL_RCC_OscConfig+0xee>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8001226:	6863      	ldr	r3, [r4, #4]
 8001228:	f003 030c 	and.w	r3, r3, #12
 800122c:	2b08      	cmp	r3, #8
 800122e:	d110      	bne.n	8001252 <HAL_RCC_OscConfig+0x10a>
 8001230:	6863      	ldr	r3, [r4, #4]
 8001232:	03da      	lsls	r2, r3, #15
 8001234:	d40d      	bmi.n	8001252 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001236:	6823      	ldr	r3, [r4, #0]
 8001238:	079b      	lsls	r3, r3, #30
 800123a:	d502      	bpl.n	8001242 <HAL_RCC_OscConfig+0xfa>
 800123c:	692b      	ldr	r3, [r5, #16]
 800123e:	2b01      	cmp	r3, #1
 8001240:	d186      	bne.n	8001150 <HAL_RCC_OscConfig+0x8>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001242:	6823      	ldr	r3, [r4, #0]
 8001244:	696a      	ldr	r2, [r5, #20]
 8001246:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 800124a:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 800124e:	6023      	str	r3, [r4, #0]
 8001250:	e786      	b.n	8001160 <HAL_RCC_OscConfig+0x18>
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001252:	692a      	ldr	r2, [r5, #16]
 8001254:	4b5a      	ldr	r3, [pc, #360]	; (80013c0 <HAL_RCC_OscConfig+0x278>)
 8001256:	b16a      	cbz	r2, 8001274 <HAL_RCC_OscConfig+0x12c>
        __HAL_RCC_HSI_ENABLE();
 8001258:	2201      	movs	r2, #1
 800125a:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 800125c:	f7ff fc56 	bl	8000b0c <HAL_GetTick>
 8001260:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001262:	6823      	ldr	r3, [r4, #0]
 8001264:	079f      	lsls	r7, r3, #30
 8001266:	d4ec      	bmi.n	8001242 <HAL_RCC_OscConfig+0xfa>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001268:	f7ff fc50 	bl	8000b0c <HAL_GetTick>
 800126c:	1b80      	subs	r0, r0, r6
 800126e:	2802      	cmp	r0, #2
 8001270:	d9f7      	bls.n	8001262 <HAL_RCC_OscConfig+0x11a>
 8001272:	e7ab      	b.n	80011cc <HAL_RCC_OscConfig+0x84>
        __HAL_RCC_HSI_DISABLE();
 8001274:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8001276:	f7ff fc49 	bl	8000b0c <HAL_GetTick>
 800127a:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800127c:	6823      	ldr	r3, [r4, #0]
 800127e:	0798      	lsls	r0, r3, #30
 8001280:	f57f af6e 	bpl.w	8001160 <HAL_RCC_OscConfig+0x18>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001284:	f7ff fc42 	bl	8000b0c <HAL_GetTick>
 8001288:	1b80      	subs	r0, r0, r6
 800128a:	2802      	cmp	r0, #2
 800128c:	d9f6      	bls.n	800127c <HAL_RCC_OscConfig+0x134>
 800128e:	e79d      	b.n	80011cc <HAL_RCC_OscConfig+0x84>
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001290:	69aa      	ldr	r2, [r5, #24]
 8001292:	4c4a      	ldr	r4, [pc, #296]	; (80013bc <HAL_RCC_OscConfig+0x274>)
 8001294:	4b4b      	ldr	r3, [pc, #300]	; (80013c4 <HAL_RCC_OscConfig+0x27c>)
 8001296:	b1da      	cbz	r2, 80012d0 <HAL_RCC_OscConfig+0x188>
      __HAL_RCC_LSI_ENABLE();
 8001298:	2201      	movs	r2, #1
 800129a:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 800129c:	f7ff fc36 	bl	8000b0c <HAL_GetTick>
 80012a0:	4606      	mov	r6, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80012a2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80012a4:	079b      	lsls	r3, r3, #30
 80012a6:	d50d      	bpl.n	80012c4 <HAL_RCC_OscConfig+0x17c>
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80012a8:	f44f 52fa 	mov.w	r2, #8000	; 0x1f40
 80012ac:	4b46      	ldr	r3, [pc, #280]	; (80013c8 <HAL_RCC_OscConfig+0x280>)
 80012ae:	681b      	ldr	r3, [r3, #0]
 80012b0:	fbb3 f3f2 	udiv	r3, r3, r2
 80012b4:	9301      	str	r3, [sp, #4]
  do
  {
    __NOP();
 80012b6:	bf00      	nop
  }
  while (Delay --);
 80012b8:	9b01      	ldr	r3, [sp, #4]
 80012ba:	1e5a      	subs	r2, r3, #1
 80012bc:	9201      	str	r2, [sp, #4]
 80012be:	2b00      	cmp	r3, #0
 80012c0:	d1f9      	bne.n	80012b6 <HAL_RCC_OscConfig+0x16e>
 80012c2:	e751      	b.n	8001168 <HAL_RCC_OscConfig+0x20>
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80012c4:	f7ff fc22 	bl	8000b0c <HAL_GetTick>
 80012c8:	1b80      	subs	r0, r0, r6
 80012ca:	2802      	cmp	r0, #2
 80012cc:	d9e9      	bls.n	80012a2 <HAL_RCC_OscConfig+0x15a>
 80012ce:	e77d      	b.n	80011cc <HAL_RCC_OscConfig+0x84>
      __HAL_RCC_LSI_DISABLE();
 80012d0:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 80012d2:	f7ff fc1b 	bl	8000b0c <HAL_GetTick>
 80012d6:	4606      	mov	r6, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80012d8:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80012da:	079f      	lsls	r7, r3, #30
 80012dc:	f57f af44 	bpl.w	8001168 <HAL_RCC_OscConfig+0x20>
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80012e0:	f7ff fc14 	bl	8000b0c <HAL_GetTick>
 80012e4:	1b80      	subs	r0, r0, r6
 80012e6:	2802      	cmp	r0, #2
 80012e8:	d9f6      	bls.n	80012d8 <HAL_RCC_OscConfig+0x190>
 80012ea:	e76f      	b.n	80011cc <HAL_RCC_OscConfig+0x84>
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80012ec:	4c33      	ldr	r4, [pc, #204]	; (80013bc <HAL_RCC_OscConfig+0x274>)
 80012ee:	69e3      	ldr	r3, [r4, #28]
 80012f0:	00d8      	lsls	r0, r3, #3
 80012f2:	d424      	bmi.n	800133e <HAL_RCC_OscConfig+0x1f6>
      pwrclkchanged = SET;
 80012f4:	2701      	movs	r7, #1
      __HAL_RCC_PWR_CLK_ENABLE();
 80012f6:	69e3      	ldr	r3, [r4, #28]
 80012f8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80012fc:	61e3      	str	r3, [r4, #28]
 80012fe:	69e3      	ldr	r3, [r4, #28]
 8001300:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001304:	9300      	str	r3, [sp, #0]
 8001306:	9b00      	ldr	r3, [sp, #0]
    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001308:	4e30      	ldr	r6, [pc, #192]	; (80013cc <HAL_RCC_OscConfig+0x284>)
 800130a:	6833      	ldr	r3, [r6, #0]
 800130c:	05d9      	lsls	r1, r3, #23
 800130e:	d518      	bpl.n	8001342 <HAL_RCC_OscConfig+0x1fa>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001310:	68eb      	ldr	r3, [r5, #12]
 8001312:	2b01      	cmp	r3, #1
 8001314:	d126      	bne.n	8001364 <HAL_RCC_OscConfig+0x21c>
 8001316:	6a23      	ldr	r3, [r4, #32]
 8001318:	f043 0301 	orr.w	r3, r3, #1
 800131c:	6223      	str	r3, [r4, #32]
      tickstart = HAL_GetTick();
 800131e:	f7ff fbf5 	bl	8000b0c <HAL_GetTick>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001322:	f241 3688 	movw	r6, #5000	; 0x1388
      tickstart = HAL_GetTick();
 8001326:	4680      	mov	r8, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001328:	6a23      	ldr	r3, [r4, #32]
 800132a:	079b      	lsls	r3, r3, #30
 800132c:	d53f      	bpl.n	80013ae <HAL_RCC_OscConfig+0x266>
    if (pwrclkchanged == SET)
 800132e:	2f00      	cmp	r7, #0
 8001330:	f43f af1e 	beq.w	8001170 <HAL_RCC_OscConfig+0x28>
      __HAL_RCC_PWR_CLK_DISABLE();
 8001334:	69e3      	ldr	r3, [r4, #28]
 8001336:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800133a:	61e3      	str	r3, [r4, #28]
 800133c:	e718      	b.n	8001170 <HAL_RCC_OscConfig+0x28>
    FlagStatus       pwrclkchanged = RESET;
 800133e:	2700      	movs	r7, #0
 8001340:	e7e2      	b.n	8001308 <HAL_RCC_OscConfig+0x1c0>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001342:	6833      	ldr	r3, [r6, #0]
 8001344:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001348:	6033      	str	r3, [r6, #0]
      tickstart = HAL_GetTick();
 800134a:	f7ff fbdf 	bl	8000b0c <HAL_GetTick>
 800134e:	4680      	mov	r8, r0
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001350:	6833      	ldr	r3, [r6, #0]
 8001352:	05da      	lsls	r2, r3, #23
 8001354:	d4dc      	bmi.n	8001310 <HAL_RCC_OscConfig+0x1c8>
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001356:	f7ff fbd9 	bl	8000b0c <HAL_GetTick>
 800135a:	eba0 0008 	sub.w	r0, r0, r8
 800135e:	2864      	cmp	r0, #100	; 0x64
 8001360:	d9f6      	bls.n	8001350 <HAL_RCC_OscConfig+0x208>
 8001362:	e733      	b.n	80011cc <HAL_RCC_OscConfig+0x84>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001364:	b9ab      	cbnz	r3, 8001392 <HAL_RCC_OscConfig+0x24a>
 8001366:	6a23      	ldr	r3, [r4, #32]
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001368:	f241 3888 	movw	r8, #5000	; 0x1388
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800136c:	f023 0301 	bic.w	r3, r3, #1
 8001370:	6223      	str	r3, [r4, #32]
 8001372:	6a23      	ldr	r3, [r4, #32]
 8001374:	f023 0304 	bic.w	r3, r3, #4
 8001378:	6223      	str	r3, [r4, #32]
      tickstart = HAL_GetTick();
 800137a:	f7ff fbc7 	bl	8000b0c <HAL_GetTick>
 800137e:	4606      	mov	r6, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001380:	6a23      	ldr	r3, [r4, #32]
 8001382:	0798      	lsls	r0, r3, #30
 8001384:	d5d3      	bpl.n	800132e <HAL_RCC_OscConfig+0x1e6>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001386:	f7ff fbc1 	bl	8000b0c <HAL_GetTick>
 800138a:	1b80      	subs	r0, r0, r6
 800138c:	4540      	cmp	r0, r8
 800138e:	d9f7      	bls.n	8001380 <HAL_RCC_OscConfig+0x238>
 8001390:	e71c      	b.n	80011cc <HAL_RCC_OscConfig+0x84>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001392:	2b05      	cmp	r3, #5
 8001394:	6a23      	ldr	r3, [r4, #32]
 8001396:	d103      	bne.n	80013a0 <HAL_RCC_OscConfig+0x258>
 8001398:	f043 0304 	orr.w	r3, r3, #4
 800139c:	6223      	str	r3, [r4, #32]
 800139e:	e7ba      	b.n	8001316 <HAL_RCC_OscConfig+0x1ce>
 80013a0:	f023 0301 	bic.w	r3, r3, #1
 80013a4:	6223      	str	r3, [r4, #32]
 80013a6:	6a23      	ldr	r3, [r4, #32]
 80013a8:	f023 0304 	bic.w	r3, r3, #4
 80013ac:	e7b6      	b.n	800131c <HAL_RCC_OscConfig+0x1d4>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80013ae:	f7ff fbad 	bl	8000b0c <HAL_GetTick>
 80013b2:	eba0 0008 	sub.w	r0, r0, r8
 80013b6:	42b0      	cmp	r0, r6
 80013b8:	d9b6      	bls.n	8001328 <HAL_RCC_OscConfig+0x1e0>
 80013ba:	e707      	b.n	80011cc <HAL_RCC_OscConfig+0x84>
 80013bc:	40021000 	.word	0x40021000
 80013c0:	42420000 	.word	0x42420000
 80013c4:	42420480 	.word	0x42420480
 80013c8:	20000008 	.word	0x20000008
 80013cc:	40007000 	.word	0x40007000
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80013d0:	4b2a      	ldr	r3, [pc, #168]	; (800147c <HAL_RCC_OscConfig+0x334>)
 80013d2:	685a      	ldr	r2, [r3, #4]
 80013d4:	461c      	mov	r4, r3
 80013d6:	f002 020c 	and.w	r2, r2, #12
 80013da:	2a08      	cmp	r2, #8
 80013dc:	d03d      	beq.n	800145a <HAL_RCC_OscConfig+0x312>
 80013de:	2300      	movs	r3, #0
 80013e0:	4e27      	ldr	r6, [pc, #156]	; (8001480 <HAL_RCC_OscConfig+0x338>)
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80013e2:	2802      	cmp	r0, #2
        __HAL_RCC_PLL_DISABLE();
 80013e4:	6033      	str	r3, [r6, #0]
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80013e6:	d12b      	bne.n	8001440 <HAL_RCC_OscConfig+0x2f8>
        tickstart = HAL_GetTick();
 80013e8:	f7ff fb90 	bl	8000b0c <HAL_GetTick>
 80013ec:	4607      	mov	r7, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80013ee:	6823      	ldr	r3, [r4, #0]
 80013f0:	0199      	lsls	r1, r3, #6
 80013f2:	d41f      	bmi.n	8001434 <HAL_RCC_OscConfig+0x2ec>
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80013f4:	6a2b      	ldr	r3, [r5, #32]
 80013f6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80013fa:	d105      	bne.n	8001408 <HAL_RCC_OscConfig+0x2c0>
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80013fc:	6862      	ldr	r2, [r4, #4]
 80013fe:	68a9      	ldr	r1, [r5, #8]
 8001400:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
 8001404:	430a      	orrs	r2, r1
 8001406:	6062      	str	r2, [r4, #4]
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001408:	6a69      	ldr	r1, [r5, #36]	; 0x24
 800140a:	6862      	ldr	r2, [r4, #4]
 800140c:	430b      	orrs	r3, r1
 800140e:	f422 1274 	bic.w	r2, r2, #3997696	; 0x3d0000
 8001412:	4313      	orrs	r3, r2
 8001414:	6063      	str	r3, [r4, #4]
        __HAL_RCC_PLL_ENABLE();
 8001416:	2301      	movs	r3, #1
 8001418:	6033      	str	r3, [r6, #0]
        tickstart = HAL_GetTick();
 800141a:	f7ff fb77 	bl	8000b0c <HAL_GetTick>
 800141e:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001420:	6823      	ldr	r3, [r4, #0]
 8001422:	019a      	lsls	r2, r3, #6
 8001424:	f53f aea8 	bmi.w	8001178 <HAL_RCC_OscConfig+0x30>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001428:	f7ff fb70 	bl	8000b0c <HAL_GetTick>
 800142c:	1b40      	subs	r0, r0, r5
 800142e:	2802      	cmp	r0, #2
 8001430:	d9f6      	bls.n	8001420 <HAL_RCC_OscConfig+0x2d8>
 8001432:	e6cb      	b.n	80011cc <HAL_RCC_OscConfig+0x84>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001434:	f7ff fb6a 	bl	8000b0c <HAL_GetTick>
 8001438:	1bc0      	subs	r0, r0, r7
 800143a:	2802      	cmp	r0, #2
 800143c:	d9d7      	bls.n	80013ee <HAL_RCC_OscConfig+0x2a6>
 800143e:	e6c5      	b.n	80011cc <HAL_RCC_OscConfig+0x84>
        tickstart = HAL_GetTick();
 8001440:	f7ff fb64 	bl	8000b0c <HAL_GetTick>
 8001444:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001446:	6823      	ldr	r3, [r4, #0]
 8001448:	019b      	lsls	r3, r3, #6
 800144a:	f57f ae95 	bpl.w	8001178 <HAL_RCC_OscConfig+0x30>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800144e:	f7ff fb5d 	bl	8000b0c <HAL_GetTick>
 8001452:	1b40      	subs	r0, r0, r5
 8001454:	2802      	cmp	r0, #2
 8001456:	d9f6      	bls.n	8001446 <HAL_RCC_OscConfig+0x2fe>
 8001458:	e6b8      	b.n	80011cc <HAL_RCC_OscConfig+0x84>
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800145a:	2801      	cmp	r0, #1
 800145c:	f43f aeb7 	beq.w	80011ce <HAL_RCC_OscConfig+0x86>
        pll_config = RCC->CFGR;
 8001460:	6858      	ldr	r0, [r3, #4]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001462:	6a2b      	ldr	r3, [r5, #32]
 8001464:	f400 3280 	and.w	r2, r0, #65536	; 0x10000
 8001468:	429a      	cmp	r2, r3
 800146a:	f47f ae71 	bne.w	8001150 <HAL_RCC_OscConfig+0x8>
 800146e:	6a6b      	ldr	r3, [r5, #36]	; 0x24
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8001470:	f400 1070 	and.w	r0, r0, #3932160	; 0x3c0000
    return HAL_ERROR;
 8001474:	1ac0      	subs	r0, r0, r3
 8001476:	bf18      	it	ne
 8001478:	2001      	movne	r0, #1
 800147a:	e6a8      	b.n	80011ce <HAL_RCC_OscConfig+0x86>
 800147c:	40021000 	.word	0x40021000
 8001480:	42420060 	.word	0x42420060

08001484 <HAL_RCC_GetSysClockFreq>:
{
 8001484:	b530      	push	{r4, r5, lr}
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8001486:	4b18      	ldr	r3, [pc, #96]	; (80014e8 <HAL_RCC_GetSysClockFreq+0x64>)
{
 8001488:	b087      	sub	sp, #28
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 800148a:	ac02      	add	r4, sp, #8
 800148c:	f103 0510 	add.w	r5, r3, #16
 8001490:	4622      	mov	r2, r4
 8001492:	6818      	ldr	r0, [r3, #0]
 8001494:	6859      	ldr	r1, [r3, #4]
 8001496:	3308      	adds	r3, #8
 8001498:	c203      	stmia	r2!, {r0, r1}
 800149a:	42ab      	cmp	r3, r5
 800149c:	4614      	mov	r4, r2
 800149e:	d1f7      	bne.n	8001490 <HAL_RCC_GetSysClockFreq+0xc>
  const uint8_t aPredivFactorTable[2] = {1, 2};
 80014a0:	f240 2301 	movw	r3, #513	; 0x201
  tmpreg = RCC->CFGR;
 80014a4:	4911      	ldr	r1, [pc, #68]	; (80014ec <HAL_RCC_GetSysClockFreq+0x68>)
  const uint8_t aPredivFactorTable[2] = {1, 2};
 80014a6:	f8ad 3004 	strh.w	r3, [sp, #4]
  tmpreg = RCC->CFGR;
 80014aa:	684b      	ldr	r3, [r1, #4]
  switch (tmpreg & RCC_CFGR_SWS)
 80014ac:	f003 020c 	and.w	r2, r3, #12
 80014b0:	2a08      	cmp	r2, #8
 80014b2:	d117      	bne.n	80014e4 <HAL_RCC_GetSysClockFreq+0x60>
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80014b4:	f3c3 4283 	ubfx	r2, r3, #18, #4
 80014b8:	a806      	add	r0, sp, #24
 80014ba:	4402      	add	r2, r0
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80014bc:	03db      	lsls	r3, r3, #15
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80014be:	f812 2c10 	ldrb.w	r2, [r2, #-16]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80014c2:	d50c      	bpl.n	80014de <HAL_RCC_GetSysClockFreq+0x5a>
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80014c4:	684b      	ldr	r3, [r1, #4]
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80014c6:	480a      	ldr	r0, [pc, #40]	; (80014f0 <HAL_RCC_GetSysClockFreq+0x6c>)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80014c8:	f3c3 4340 	ubfx	r3, r3, #17, #1
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80014cc:	4350      	muls	r0, r2
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80014ce:	aa06      	add	r2, sp, #24
 80014d0:	4413      	add	r3, r2
 80014d2:	f813 3c14 	ldrb.w	r3, [r3, #-20]
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80014d6:	fbb0 f0f3 	udiv	r0, r0, r3
}
 80014da:	b007      	add	sp, #28
 80014dc:	bd30      	pop	{r4, r5, pc}
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80014de:	4805      	ldr	r0, [pc, #20]	; (80014f4 <HAL_RCC_GetSysClockFreq+0x70>)
 80014e0:	4350      	muls	r0, r2
 80014e2:	e7fa      	b.n	80014da <HAL_RCC_GetSysClockFreq+0x56>
      sysclockfreq = HSE_VALUE;
 80014e4:	4802      	ldr	r0, [pc, #8]	; (80014f0 <HAL_RCC_GetSysClockFreq+0x6c>)
  return sysclockfreq;
 80014e6:	e7f8      	b.n	80014da <HAL_RCC_GetSysClockFreq+0x56>
 80014e8:	080038e0 	.word	0x080038e0
 80014ec:	40021000 	.word	0x40021000
 80014f0:	007a1200 	.word	0x007a1200
 80014f4:	003d0900 	.word	0x003d0900

080014f8 <HAL_RCC_ClockConfig>:
{
 80014f8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80014fc:	460d      	mov	r5, r1
  if (RCC_ClkInitStruct == NULL)
 80014fe:	4604      	mov	r4, r0
 8001500:	b910      	cbnz	r0, 8001508 <HAL_RCC_ClockConfig+0x10>
    return HAL_ERROR;
 8001502:	2001      	movs	r0, #1
}
 8001504:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001508:	4a44      	ldr	r2, [pc, #272]	; (800161c <HAL_RCC_ClockConfig+0x124>)
 800150a:	6813      	ldr	r3, [r2, #0]
 800150c:	f003 0307 	and.w	r3, r3, #7
 8001510:	428b      	cmp	r3, r1
 8001512:	d328      	bcc.n	8001566 <HAL_RCC_ClockConfig+0x6e>
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001514:	6821      	ldr	r1, [r4, #0]
 8001516:	078e      	lsls	r6, r1, #30
 8001518:	d430      	bmi.n	800157c <HAL_RCC_ClockConfig+0x84>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800151a:	07ca      	lsls	r2, r1, #31
 800151c:	d443      	bmi.n	80015a6 <HAL_RCC_ClockConfig+0xae>
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800151e:	4a3f      	ldr	r2, [pc, #252]	; (800161c <HAL_RCC_ClockConfig+0x124>)
 8001520:	6813      	ldr	r3, [r2, #0]
 8001522:	f003 0307 	and.w	r3, r3, #7
 8001526:	42ab      	cmp	r3, r5
 8001528:	d865      	bhi.n	80015f6 <HAL_RCC_ClockConfig+0xfe>
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800152a:	6822      	ldr	r2, [r4, #0]
 800152c:	4d3c      	ldr	r5, [pc, #240]	; (8001620 <HAL_RCC_ClockConfig+0x128>)
 800152e:	f012 0f04 	tst.w	r2, #4
 8001532:	d16c      	bne.n	800160e <HAL_RCC_ClockConfig+0x116>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001534:	0713      	lsls	r3, r2, #28
 8001536:	d506      	bpl.n	8001546 <HAL_RCC_ClockConfig+0x4e>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8001538:	686b      	ldr	r3, [r5, #4]
 800153a:	6922      	ldr	r2, [r4, #16]
 800153c:	f423 5360 	bic.w	r3, r3, #14336	; 0x3800
 8001540:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 8001544:	606b      	str	r3, [r5, #4]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8001546:	f7ff ff9d 	bl	8001484 <HAL_RCC_GetSysClockFreq>
 800154a:	686b      	ldr	r3, [r5, #4]
 800154c:	4a35      	ldr	r2, [pc, #212]	; (8001624 <HAL_RCC_ClockConfig+0x12c>)
 800154e:	f3c3 1303 	ubfx	r3, r3, #4, #4
 8001552:	5cd3      	ldrb	r3, [r2, r3]
 8001554:	40d8      	lsrs	r0, r3
 8001556:	4b34      	ldr	r3, [pc, #208]	; (8001628 <HAL_RCC_ClockConfig+0x130>)
 8001558:	6018      	str	r0, [r3, #0]
  HAL_InitTick(uwTickPrio);
 800155a:	4b34      	ldr	r3, [pc, #208]	; (800162c <HAL_RCC_ClockConfig+0x134>)
 800155c:	6818      	ldr	r0, [r3, #0]
 800155e:	f7ff fa93 	bl	8000a88 <HAL_InitTick>
  return HAL_OK;
 8001562:	2000      	movs	r0, #0
 8001564:	e7ce      	b.n	8001504 <HAL_RCC_ClockConfig+0xc>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001566:	6813      	ldr	r3, [r2, #0]
 8001568:	f023 0307 	bic.w	r3, r3, #7
 800156c:	430b      	orrs	r3, r1
 800156e:	6013      	str	r3, [r2, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001570:	6813      	ldr	r3, [r2, #0]
 8001572:	f003 0307 	and.w	r3, r3, #7
 8001576:	428b      	cmp	r3, r1
 8001578:	d1c3      	bne.n	8001502 <HAL_RCC_ClockConfig+0xa>
 800157a:	e7cb      	b.n	8001514 <HAL_RCC_ClockConfig+0x1c>
 800157c:	4b28      	ldr	r3, [pc, #160]	; (8001620 <HAL_RCC_ClockConfig+0x128>)
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800157e:	f011 0f04 	tst.w	r1, #4
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001582:	bf1e      	ittt	ne
 8001584:	685a      	ldrne	r2, [r3, #4]
 8001586:	f442 62e0 	orrne.w	r2, r2, #1792	; 0x700
 800158a:	605a      	strne	r2, [r3, #4]
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800158c:	0708      	lsls	r0, r1, #28
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800158e:	bf42      	ittt	mi
 8001590:	685a      	ldrmi	r2, [r3, #4]
 8001592:	f442 5260 	orrmi.w	r2, r2, #14336	; 0x3800
 8001596:	605a      	strmi	r2, [r3, #4]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001598:	685a      	ldr	r2, [r3, #4]
 800159a:	68a0      	ldr	r0, [r4, #8]
 800159c:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 80015a0:	4302      	orrs	r2, r0
 80015a2:	605a      	str	r2, [r3, #4]
 80015a4:	e7b9      	b.n	800151a <HAL_RCC_ClockConfig+0x22>
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80015a6:	6862      	ldr	r2, [r4, #4]
 80015a8:	4e1d      	ldr	r6, [pc, #116]	; (8001620 <HAL_RCC_ClockConfig+0x128>)
 80015aa:	2a01      	cmp	r2, #1
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80015ac:	6833      	ldr	r3, [r6, #0]
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80015ae:	d11a      	bne.n	80015e6 <HAL_RCC_ClockConfig+0xee>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80015b0:	f413 3f00 	tst.w	r3, #131072	; 0x20000
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80015b4:	d0a5      	beq.n	8001502 <HAL_RCC_ClockConfig+0xa>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80015b6:	6873      	ldr	r3, [r6, #4]
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80015b8:	f241 3888 	movw	r8, #5000	; 0x1388
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80015bc:	f023 0303 	bic.w	r3, r3, #3
 80015c0:	4313      	orrs	r3, r2
 80015c2:	6073      	str	r3, [r6, #4]
    tickstart = HAL_GetTick();
 80015c4:	f7ff faa2 	bl	8000b0c <HAL_GetTick>
 80015c8:	4607      	mov	r7, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80015ca:	6873      	ldr	r3, [r6, #4]
 80015cc:	6862      	ldr	r2, [r4, #4]
 80015ce:	f003 030c 	and.w	r3, r3, #12
 80015d2:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 80015d6:	d0a2      	beq.n	800151e <HAL_RCC_ClockConfig+0x26>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80015d8:	f7ff fa98 	bl	8000b0c <HAL_GetTick>
 80015dc:	1bc0      	subs	r0, r0, r7
 80015de:	4540      	cmp	r0, r8
 80015e0:	d9f3      	bls.n	80015ca <HAL_RCC_ClockConfig+0xd2>
        return HAL_TIMEOUT;
 80015e2:	2003      	movs	r0, #3
 80015e4:	e78e      	b.n	8001504 <HAL_RCC_ClockConfig+0xc>
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80015e6:	2a02      	cmp	r2, #2
 80015e8:	d102      	bne.n	80015f0 <HAL_RCC_ClockConfig+0xf8>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80015ea:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 80015ee:	e7e1      	b.n	80015b4 <HAL_RCC_ClockConfig+0xbc>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80015f0:	f013 0f02 	tst.w	r3, #2
 80015f4:	e7de      	b.n	80015b4 <HAL_RCC_ClockConfig+0xbc>
    __HAL_FLASH_SET_LATENCY(FLatency);
 80015f6:	6813      	ldr	r3, [r2, #0]
 80015f8:	f023 0307 	bic.w	r3, r3, #7
 80015fc:	432b      	orrs	r3, r5
 80015fe:	6013      	str	r3, [r2, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001600:	6813      	ldr	r3, [r2, #0]
 8001602:	f003 0307 	and.w	r3, r3, #7
 8001606:	42ab      	cmp	r3, r5
 8001608:	f47f af7b 	bne.w	8001502 <HAL_RCC_ClockConfig+0xa>
 800160c:	e78d      	b.n	800152a <HAL_RCC_ClockConfig+0x32>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800160e:	686b      	ldr	r3, [r5, #4]
 8001610:	68e1      	ldr	r1, [r4, #12]
 8001612:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8001616:	430b      	orrs	r3, r1
 8001618:	606b      	str	r3, [r5, #4]
 800161a:	e78b      	b.n	8001534 <HAL_RCC_ClockConfig+0x3c>
 800161c:	40022000 	.word	0x40022000
 8001620:	40021000 	.word	0x40021000
 8001624:	080038f0 	.word	0x080038f0
 8001628:	20000008 	.word	0x20000008
 800162c:	20000004 	.word	0x20000004

08001630 <HAL_RCC_GetPCLK1Freq>:
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8001630:	4b04      	ldr	r3, [pc, #16]	; (8001644 <HAL_RCC_GetPCLK1Freq+0x14>)
 8001632:	4a05      	ldr	r2, [pc, #20]	; (8001648 <HAL_RCC_GetPCLK1Freq+0x18>)
 8001634:	685b      	ldr	r3, [r3, #4]
 8001636:	f3c3 2302 	ubfx	r3, r3, #8, #3
 800163a:	5cd3      	ldrb	r3, [r2, r3]
 800163c:	4a03      	ldr	r2, [pc, #12]	; (800164c <HAL_RCC_GetPCLK1Freq+0x1c>)
 800163e:	6810      	ldr	r0, [r2, #0]
}
 8001640:	40d8      	lsrs	r0, r3
 8001642:	4770      	bx	lr
 8001644:	40021000 	.word	0x40021000
 8001648:	08003900 	.word	0x08003900
 800164c:	20000008 	.word	0x20000008

08001650 <HAL_RCC_GetPCLK2Freq>:
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8001650:	4b04      	ldr	r3, [pc, #16]	; (8001664 <HAL_RCC_GetPCLK2Freq+0x14>)
 8001652:	4a05      	ldr	r2, [pc, #20]	; (8001668 <HAL_RCC_GetPCLK2Freq+0x18>)
 8001654:	685b      	ldr	r3, [r3, #4]
 8001656:	f3c3 23c2 	ubfx	r3, r3, #11, #3
 800165a:	5cd3      	ldrb	r3, [r2, r3]
 800165c:	4a03      	ldr	r2, [pc, #12]	; (800166c <HAL_RCC_GetPCLK2Freq+0x1c>)
 800165e:	6810      	ldr	r0, [r2, #0]
}
 8001660:	40d8      	lsrs	r0, r3
 8001662:	4770      	bx	lr
 8001664:	40021000 	.word	0x40021000
 8001668:	08003900 	.word	0x08003900
 800166c:	20000008 	.word	0x20000008

08001670 <HAL_RCCEx_PeriphCLKConfig>:

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8001670:	6803      	ldr	r3, [r0, #0]
{
 8001672:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8001676:	07d9      	lsls	r1, r3, #31
{
 8001678:	4605      	mov	r5, r0
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 800167a:	d520      	bpl.n	80016be <HAL_RCCEx_PeriphCLKConfig+0x4e>
    FlagStatus       pwrclkchanged = RESET;

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800167c:	4c35      	ldr	r4, [pc, #212]	; (8001754 <HAL_RCCEx_PeriphCLKConfig+0xe4>)
 800167e:	69e3      	ldr	r3, [r4, #28]
 8001680:	00da      	lsls	r2, r3, #3
 8001682:	d432      	bmi.n	80016ea <HAL_RCCEx_PeriphCLKConfig+0x7a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
      pwrclkchanged = SET;
 8001684:	2701      	movs	r7, #1
      __HAL_RCC_PWR_CLK_ENABLE();
 8001686:	69e3      	ldr	r3, [r4, #28]
 8001688:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800168c:	61e3      	str	r3, [r4, #28]
 800168e:	69e3      	ldr	r3, [r4, #28]
 8001690:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001694:	9301      	str	r3, [sp, #4]
 8001696:	9b01      	ldr	r3, [sp, #4]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001698:	4e2f      	ldr	r6, [pc, #188]	; (8001758 <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 800169a:	6833      	ldr	r3, [r6, #0]
 800169c:	05db      	lsls	r3, r3, #23
 800169e:	d526      	bpl.n	80016ee <HAL_RCCEx_PeriphCLKConfig+0x7e>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80016a0:	6a23      	ldr	r3, [r4, #32]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80016a2:	f413 7340 	ands.w	r3, r3, #768	; 0x300
 80016a6:	d136      	bne.n	8001716 <HAL_RCCEx_PeriphCLKConfig+0xa6>
            return HAL_TIMEOUT;
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80016a8:	6a23      	ldr	r3, [r4, #32]
 80016aa:	686a      	ldr	r2, [r5, #4]
 80016ac:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80016b0:	4313      	orrs	r3, r2
 80016b2:	6223      	str	r3, [r4, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80016b4:	b11f      	cbz	r7, 80016be <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80016b6:	69e3      	ldr	r3, [r4, #28]
 80016b8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80016bc:	61e3      	str	r3, [r4, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80016be:	6828      	ldr	r0, [r5, #0]
 80016c0:	0783      	lsls	r3, r0, #30
 80016c2:	d506      	bpl.n	80016d2 <HAL_RCCEx_PeriphCLKConfig+0x62>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80016c4:	4a23      	ldr	r2, [pc, #140]	; (8001754 <HAL_RCCEx_PeriphCLKConfig+0xe4>)
 80016c6:	68a9      	ldr	r1, [r5, #8]
 80016c8:	6853      	ldr	r3, [r2, #4]
 80016ca:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 80016ce:	430b      	orrs	r3, r1
 80016d0:	6053      	str	r3, [r2, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 80016d2:	f010 0010 	ands.w	r0, r0, #16
 80016d6:	d01b      	beq.n	8001710 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80016d8:	4a1e      	ldr	r2, [pc, #120]	; (8001754 <HAL_RCCEx_PeriphCLKConfig+0xe4>)
 80016da:	68e9      	ldr	r1, [r5, #12]
 80016dc:	6853      	ldr	r3, [r2, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 80016de:	2000      	movs	r0, #0
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80016e0:	f423 0380 	bic.w	r3, r3, #4194304	; 0x400000
 80016e4:	430b      	orrs	r3, r1
 80016e6:	6053      	str	r3, [r2, #4]
 80016e8:	e012      	b.n	8001710 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    FlagStatus       pwrclkchanged = RESET;
 80016ea:	2700      	movs	r7, #0
 80016ec:	e7d4      	b.n	8001698 <HAL_RCCEx_PeriphCLKConfig+0x28>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80016ee:	6833      	ldr	r3, [r6, #0]
 80016f0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80016f4:	6033      	str	r3, [r6, #0]
      tickstart = HAL_GetTick();
 80016f6:	f7ff fa09 	bl	8000b0c <HAL_GetTick>
 80016fa:	4680      	mov	r8, r0
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80016fc:	6833      	ldr	r3, [r6, #0]
 80016fe:	05d8      	lsls	r0, r3, #23
 8001700:	d4ce      	bmi.n	80016a0 <HAL_RCCEx_PeriphCLKConfig+0x30>
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001702:	f7ff fa03 	bl	8000b0c <HAL_GetTick>
 8001706:	eba0 0008 	sub.w	r0, r0, r8
 800170a:	2864      	cmp	r0, #100	; 0x64
 800170c:	d9f6      	bls.n	80016fc <HAL_RCCEx_PeriphCLKConfig+0x8c>
          return HAL_TIMEOUT;
 800170e:	2003      	movs	r0, #3
}
 8001710:	b002      	add	sp, #8
 8001712:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8001716:	686a      	ldr	r2, [r5, #4]
 8001718:	f402 7240 	and.w	r2, r2, #768	; 0x300
 800171c:	429a      	cmp	r2, r3
 800171e:	d0c3      	beq.n	80016a8 <HAL_RCCEx_PeriphCLKConfig+0x38>
      __HAL_RCC_BACKUPRESET_FORCE();
 8001720:	2001      	movs	r0, #1
 8001722:	4a0e      	ldr	r2, [pc, #56]	; (800175c <HAL_RCCEx_PeriphCLKConfig+0xec>)
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8001724:	6a23      	ldr	r3, [r4, #32]
      __HAL_RCC_BACKUPRESET_FORCE();
 8001726:	6010      	str	r0, [r2, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8001728:	2000      	movs	r0, #0
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800172a:	f423 7140 	bic.w	r1, r3, #768	; 0x300
      __HAL_RCC_BACKUPRESET_RELEASE();
 800172e:	6010      	str	r0, [r2, #0]
      RCC->BDCR = temp_reg;
 8001730:	6221      	str	r1, [r4, #32]
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8001732:	07d9      	lsls	r1, r3, #31
 8001734:	d5b8      	bpl.n	80016a8 <HAL_RCCEx_PeriphCLKConfig+0x38>
        tickstart = HAL_GetTick();
 8001736:	f7ff f9e9 	bl	8000b0c <HAL_GetTick>
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800173a:	f241 3888 	movw	r8, #5000	; 0x1388
        tickstart = HAL_GetTick();
 800173e:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001740:	6a23      	ldr	r3, [r4, #32]
 8001742:	079a      	lsls	r2, r3, #30
 8001744:	d4b0      	bmi.n	80016a8 <HAL_RCCEx_PeriphCLKConfig+0x38>
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001746:	f7ff f9e1 	bl	8000b0c <HAL_GetTick>
 800174a:	1b80      	subs	r0, r0, r6
 800174c:	4540      	cmp	r0, r8
 800174e:	d9f7      	bls.n	8001740 <HAL_RCCEx_PeriphCLKConfig+0xd0>
 8001750:	e7dd      	b.n	800170e <HAL_RCCEx_PeriphCLKConfig+0x9e>
 8001752:	bf00      	nop
 8001754:	40021000 	.word	0x40021000
 8001758:	40007000 	.word	0x40007000
 800175c:	42420440 	.word	0x42420440

08001760 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8001760:	b510      	push	{r4, lr}
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8001762:	4604      	mov	r4, r0
 8001764:	2800      	cmp	r0, #0
 8001766:	d034      	beq.n	80017d2 <HAL_SPI_Init+0x72>
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001768:	2300      	movs	r3, #0
 800176a:	6283      	str	r3, [r0, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800176c:	f890 3051 	ldrb.w	r3, [r0, #81]	; 0x51
 8001770:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8001774:	b91b      	cbnz	r3, 800177e <HAL_SPI_Init+0x1e>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8001776:	f880 2050 	strb.w	r2, [r0, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800177a:	f000 fa57 	bl	8001c2c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800177e:	2302      	movs	r3, #2

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8001780:	6822      	ldr	r2, [r4, #0]
  hspi->State = HAL_SPI_STATE_BUSY;
 8001782:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
  __HAL_SPI_DISABLE(hspi);
 8001786:	6813      	ldr	r3, [r2, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 8001788:	69a1      	ldr	r1, [r4, #24]
  __HAL_SPI_DISABLE(hspi);
 800178a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800178e:	6013      	str	r3, [r2, #0]
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 8001790:	e9d4 3001 	ldrd	r3, r0, [r4, #4]
 8001794:	4303      	orrs	r3, r0
 8001796:	68e0      	ldr	r0, [r4, #12]
 8001798:	4303      	orrs	r3, r0
 800179a:	6920      	ldr	r0, [r4, #16]
 800179c:	4303      	orrs	r3, r0
 800179e:	6960      	ldr	r0, [r4, #20]
 80017a0:	4303      	orrs	r3, r0
 80017a2:	69e0      	ldr	r0, [r4, #28]
 80017a4:	4303      	orrs	r3, r0
 80017a6:	6a20      	ldr	r0, [r4, #32]
 80017a8:	4303      	orrs	r3, r0
 80017aa:	6aa0      	ldr	r0, [r4, #40]	; 0x28
 80017ac:	4303      	orrs	r3, r0
 80017ae:	f401 7000 	and.w	r0, r1, #512	; 0x200
                                  hspi->Init.CLKPolarity | hspi->Init.CLKPhase | (hspi->Init.NSS & SPI_CR1_SSM) |
                                  hspi->Init.BaudRatePrescaler | hspi->Init.FirstBit  | hspi->Init.CRCCalculation));

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 80017b2:	0c09      	lsrs	r1, r1, #16
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 80017b4:	4303      	orrs	r3, r0
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 80017b6:	f001 0104 	and.w	r1, r1, #4
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 80017ba:	6013      	str	r3, [r2, #0]
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 80017bc:	6051      	str	r1, [r2, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80017be:	69d3      	ldr	r3, [r2, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80017c0:	2000      	movs	r0, #0
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80017c2:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80017c6:	61d3      	str	r3, [r2, #28]
  hspi->State     = HAL_SPI_STATE_READY;
 80017c8:	2301      	movs	r3, #1
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80017ca:	6560      	str	r0, [r4, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 80017cc:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51

  return HAL_OK;
}
 80017d0:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 80017d2:	2001      	movs	r0, #1
 80017d4:	e7fc      	b.n	80017d0 <HAL_SPI_Init+0x70>
	...

080017d8 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80017d8:	b538      	push	{r3, r4, r5, lr}
 80017da:	4605      	mov	r5, r0
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80017dc:	6803      	ldr	r3, [r0, #0]
 80017de:	68c1      	ldr	r1, [r0, #12]
 80017e0:	691a      	ldr	r2, [r3, #16]
 80017e2:	2419      	movs	r4, #25
 80017e4:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
 80017e8:	430a      	orrs	r2, r1
 80017ea:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 80017ec:	6882      	ldr	r2, [r0, #8]
 80017ee:	6900      	ldr	r0, [r0, #16]
  MODIFY_REG(huart->Instance->CR1,
 80017f0:	68d9      	ldr	r1, [r3, #12]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 80017f2:	4302      	orrs	r2, r0
 80017f4:	6968      	ldr	r0, [r5, #20]
  MODIFY_REG(huart->Instance->CR1,
 80017f6:	f421 51b0 	bic.w	r1, r1, #5632	; 0x1600
 80017fa:	f021 010c 	bic.w	r1, r1, #12
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 80017fe:	4302      	orrs	r2, r0
  MODIFY_REG(huart->Instance->CR1,
 8001800:	430a      	orrs	r2, r1
 8001802:	60da      	str	r2, [r3, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8001804:	695a      	ldr	r2, [r3, #20]
 8001806:	69a9      	ldr	r1, [r5, #24]
 8001808:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 800180c:	430a      	orrs	r2, r1
 800180e:	615a      	str	r2, [r3, #20]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
  }
#else
  /*-------------------------- USART BRR Configuration ---------------------*/
  if(huart->Instance == USART1)
 8001810:	4a0d      	ldr	r2, [pc, #52]	; (8001848 <UART_SetConfig+0x70>)
 8001812:	4293      	cmp	r3, r2
 8001814:	d114      	bne.n	8001840 <UART_SetConfig+0x68>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8001816:	f7ff ff1b 	bl	8001650 <HAL_RCC_GetPCLK2Freq>
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800181a:	4360      	muls	r0, r4
 800181c:	686c      	ldr	r4, [r5, #4]
 800181e:	2264      	movs	r2, #100	; 0x64
 8001820:	00a4      	lsls	r4, r4, #2
 8001822:	fbb0 f0f4 	udiv	r0, r0, r4
 8001826:	fbb0 f1f2 	udiv	r1, r0, r2
 800182a:	fb02 0311 	mls	r3, r2, r1, r0
 800182e:	011b      	lsls	r3, r3, #4
 8001830:	3332      	adds	r3, #50	; 0x32
 8001832:	fbb3 f3f2 	udiv	r3, r3, r2
 8001836:	682c      	ldr	r4, [r5, #0]
 8001838:	eb03 1301 	add.w	r3, r3, r1, lsl #4
 800183c:	60a3      	str	r3, [r4, #8]
  }
#endif /* USART_CR1_OVER8 */
}
 800183e:	bd38      	pop	{r3, r4, r5, pc}
    pclk = HAL_RCC_GetPCLK1Freq();
 8001840:	f7ff fef6 	bl	8001630 <HAL_RCC_GetPCLK1Freq>
 8001844:	e7e9      	b.n	800181a <UART_SetConfig+0x42>
 8001846:	bf00      	nop
 8001848:	40013800 	.word	0x40013800

0800184c <HAL_UART_Init>:
{
 800184c:	b510      	push	{r4, lr}
  if (huart == NULL)
 800184e:	4604      	mov	r4, r0
 8001850:	b340      	cbz	r0, 80018a4 <HAL_UART_Init+0x58>
  if (huart->gState == HAL_UART_STATE_RESET)
 8001852:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
 8001856:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 800185a:	b91b      	cbnz	r3, 8001864 <HAL_UART_Init+0x18>
    huart->Lock = HAL_UNLOCKED;
 800185c:	f880 2038 	strb.w	r2, [r0, #56]	; 0x38
    HAL_UART_MspInit(huart);
 8001860:	f000 fa3e 	bl	8001ce0 <HAL_UART_MspInit>
  huart->gState = HAL_UART_STATE_BUSY;
 8001864:	2324      	movs	r3, #36	; 0x24
  __HAL_UART_DISABLE(huart);
 8001866:	6822      	ldr	r2, [r4, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 8001868:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  __HAL_UART_DISABLE(huart);
 800186c:	68d3      	ldr	r3, [r2, #12]
  UART_SetConfig(huart);
 800186e:	4620      	mov	r0, r4
  __HAL_UART_DISABLE(huart);
 8001870:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8001874:	60d3      	str	r3, [r2, #12]
  UART_SetConfig(huart);
 8001876:	f7ff ffaf 	bl	80017d8 <UART_SetConfig>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800187a:	6823      	ldr	r3, [r4, #0]
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800187c:	2000      	movs	r0, #0
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800187e:	691a      	ldr	r2, [r3, #16]
 8001880:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8001884:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8001886:	695a      	ldr	r2, [r3, #20]
 8001888:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800188c:	615a      	str	r2, [r3, #20]
  __HAL_UART_ENABLE(huart);
 800188e:	68da      	ldr	r2, [r3, #12]
 8001890:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8001894:	60da      	str	r2, [r3, #12]
  huart->gState = HAL_UART_STATE_READY;
 8001896:	2320      	movs	r3, #32
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001898:	63e0      	str	r0, [r4, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 800189a:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 800189e:	f884 303a 	strb.w	r3, [r4, #58]	; 0x3a
}
 80018a2:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 80018a4:	2001      	movs	r0, #1
 80018a6:	e7fc      	b.n	80018a2 <HAL_UART_Init+0x56>

080018a8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80018a8:	b510      	push	{r4, lr}
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80018aa:	2414      	movs	r4, #20
{
 80018ac:	b094      	sub	sp, #80	; 0x50
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80018ae:	4622      	mov	r2, r4
 80018b0:	2100      	movs	r1, #0
 80018b2:	a80c      	add	r0, sp, #48	; 0x30
 80018b4:	f000 fae8 	bl	8001e88 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80018b8:	4622      	mov	r2, r4
 80018ba:	eb0d 0004 	add.w	r0, sp, r4
 80018be:	2100      	movs	r1, #0
 80018c0:	f000 fae2 	bl	8001e88 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80018c4:	2100      	movs	r1, #0
 80018c6:	2210      	movs	r2, #16
 80018c8:	a801      	add	r0, sp, #4
 80018ca:	f000 fadd 	bl	8001e88 <memset>
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80018ce:	2402      	movs	r4, #2
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80018d0:	2201      	movs	r2, #1
 80018d2:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80018d6:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80018da:	e9cd 4311 	strd	r4, r3, [sp, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 80018de:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80018e2:	a80a      	add	r0, sp, #40	; 0x28
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80018e4:	920e      	str	r2, [sp, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 80018e6:	9313      	str	r3, [sp, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80018e8:	f7ff fc2e 	bl	8001148 <HAL_RCC_OscConfig>
  {
    Error_Handler();
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80018ec:	230f      	movs	r3, #15
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80018ee:	f44f 6280 	mov.w	r2, #1024	; 0x400
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80018f2:	e9cd 3405 	strd	r3, r4, [sp, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80018f6:	2300      	movs	r3, #0
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80018f8:	4621      	mov	r1, r4
 80018fa:	a805      	add	r0, sp, #20
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80018fc:	e9cd 3207 	strd	r3, r2, [sp, #28]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001900:	9309      	str	r3, [sp, #36]	; 0x24
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001902:	f7ff fdf9 	bl	80014f8 <HAL_RCC_ClockConfig>
  {
    Error_Handler();
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV6;
 8001906:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800190a:	a801      	add	r0, sp, #4
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 800190c:	9401      	str	r4, [sp, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV6;
 800190e:	9303      	str	r3, [sp, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001910:	f7ff feae 	bl	8001670 <HAL_RCCEx_PeriphCLKConfig>
  {
    Error_Handler();
  }
}
 8001914:	b014      	add	sp, #80	; 0x50
 8001916:	bd10      	pop	{r4, pc}

08001918 <LED_blink>:

}

/* USER CODE BEGIN 4 */

void LED_blink(int blink_times, int time){
 8001918:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800191a:	4607      	mov	r7, r0
 800191c:	460d      	mov	r5, r1

	for(int i = 0; i < blink_times; i++)
 800191e:	2400      	movs	r4, #0
	{
		//blue pill set-wyczona, reset-wczona
		HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_SET);
 8001920:	4e0e      	ldr	r6, [pc, #56]	; (800195c <LED_blink+0x44>)
	for(int i = 0; i < blink_times; i++)
 8001922:	42bc      	cmp	r4, r7
		HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_SET);
 8001924:	f04f 0201 	mov.w	r2, #1
 8001928:	f44f 5100 	mov.w	r1, #8192	; 0x2000
	for(int i = 0; i < blink_times; i++)
 800192c:	db04      	blt.n	8001938 <LED_blink+0x20>
		HAL_Delay(time);
		HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
		HAL_Delay(time);
	}
	HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_SET);
}
 800192e:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
	HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_SET);
 8001932:	480a      	ldr	r0, [pc, #40]	; (800195c <LED_blink+0x44>)
 8001934:	f7ff bb5e 	b.w	8000ff4 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_SET);
 8001938:	4630      	mov	r0, r6
 800193a:	f7ff fb5b 	bl	8000ff4 <HAL_GPIO_WritePin>
		HAL_Delay(time);
 800193e:	4628      	mov	r0, r5
 8001940:	f7ff f8ea 	bl	8000b18 <HAL_Delay>
		HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 8001944:	2200      	movs	r2, #0
 8001946:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800194a:	4630      	mov	r0, r6
 800194c:	f7ff fb52 	bl	8000ff4 <HAL_GPIO_WritePin>
		HAL_Delay(time);
 8001950:	4628      	mov	r0, r5
 8001952:	f7ff f8e1 	bl	8000b18 <HAL_Delay>
	for(int i = 0; i < blink_times; i++)
 8001956:	3401      	adds	r4, #1
 8001958:	e7e3      	b.n	8001922 <LED_blink+0xa>
 800195a:	bf00      	nop
 800195c:	40011000 	.word	0x40011000

08001960 <main>:
{
 8001960:	b500      	push	{lr}
 8001962:	b089      	sub	sp, #36	; 0x24
  HAL_Init();
 8001964:	f7ff f8b4 	bl	8000ad0 <HAL_Init>
  SystemClock_Config();
 8001968:	f7ff ff9e 	bl	80018a8 <SystemClock_Config>
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800196c:	2210      	movs	r2, #16
 800196e:	2100      	movs	r1, #0
 8001970:	eb0d 0002 	add.w	r0, sp, r2
 8001974:	f000 fa88 	bl	8001e88 <memset>
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001978:	4b59      	ldr	r3, [pc, #356]	; (8001ae0 <main+0x180>)
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 800197a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800197e:	699a      	ldr	r2, [r3, #24]
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 8001980:	4858      	ldr	r0, [pc, #352]	; (8001ae4 <main+0x184>)
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001982:	f042 0210 	orr.w	r2, r2, #16
 8001986:	619a      	str	r2, [r3, #24]
 8001988:	699a      	ldr	r2, [r3, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800198a:	2400      	movs	r4, #0
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800198c:	f002 0210 	and.w	r2, r2, #16
 8001990:	9200      	str	r2, [sp, #0]
 8001992:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001994:	699a      	ldr	r2, [r3, #24]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001996:	2601      	movs	r6, #1
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001998:	f042 0220 	orr.w	r2, r2, #32
 800199c:	619a      	str	r2, [r3, #24]
 800199e:	699a      	ldr	r2, [r3, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80019a0:	2502      	movs	r5, #2
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80019a2:	f002 0220 	and.w	r2, r2, #32
 80019a6:	9201      	str	r2, [sp, #4]
 80019a8:	9a01      	ldr	r2, [sp, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80019aa:	699a      	ldr	r2, [r3, #24]
 80019ac:	f042 0204 	orr.w	r2, r2, #4
 80019b0:	619a      	str	r2, [r3, #24]
 80019b2:	699a      	ldr	r2, [r3, #24]
 80019b4:	f002 0204 	and.w	r2, r2, #4
 80019b8:	9202      	str	r2, [sp, #8]
 80019ba:	9a02      	ldr	r2, [sp, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80019bc:	699a      	ldr	r2, [r3, #24]
 80019be:	f042 0208 	orr.w	r2, r2, #8
 80019c2:	619a      	str	r2, [r3, #24]
 80019c4:	699b      	ldr	r3, [r3, #24]
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 80019c6:	2200      	movs	r2, #0
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80019c8:	f003 0308 	and.w	r3, r3, #8
 80019cc:	9303      	str	r3, [sp, #12]
 80019ce:	9b03      	ldr	r3, [sp, #12]
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 80019d0:	f7ff fb10 	bl	8000ff4 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(BUZZER_GPIO_Port, BUZZER_Pin, GPIO_PIN_RESET);
 80019d4:	2200      	movs	r2, #0
 80019d6:	2102      	movs	r1, #2
 80019d8:	4843      	ldr	r0, [pc, #268]	; (8001ae8 <main+0x188>)
 80019da:	f7ff fb0b 	bl	8000ff4 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOB, DO_RF_Pin|D_C_Pin, GPIO_PIN_RESET);
 80019de:	2200      	movs	r2, #0
 80019e0:	f44f 5184 	mov.w	r1, #4224	; 0x1080
 80019e4:	4841      	ldr	r0, [pc, #260]	; (8001aec <main+0x18c>)
 80019e6:	f7ff fb05 	bl	8000ff4 <HAL_GPIO_WritePin>
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80019ea:	f44f 5300 	mov.w	r3, #8192	; 0x2000
  HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 80019ee:	a904      	add	r1, sp, #16
 80019f0:	483c      	ldr	r0, [pc, #240]	; (8001ae4 <main+0x184>)
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80019f2:	e9cd 3604 	strd	r3, r6, [sp, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80019f6:	e9cd 4506 	strd	r4, r5, [sp, #24]
  HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 80019fa:	f7ff fa1b 	bl	8000e34 <HAL_GPIO_Init>
  HAL_GPIO_Init(BUZZER_GPIO_Port, &GPIO_InitStruct);
 80019fe:	a904      	add	r1, sp, #16
 8001a00:	4839      	ldr	r0, [pc, #228]	; (8001ae8 <main+0x188>)
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001a02:	e9cd 5604 	strd	r5, r6, [sp, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a06:	e9cd 4506 	strd	r4, r5, [sp, #24]
  HAL_GPIO_Init(BUZZER_GPIO_Port, &GPIO_InitStruct);
 8001a0a:	f7ff fa13 	bl	8000e34 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = DO_RF_Pin|D_C_Pin;
 8001a0e:	f44f 5384 	mov.w	r3, #4224	; 0x1080
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001a12:	a904      	add	r1, sp, #16
 8001a14:	4835      	ldr	r0, [pc, #212]	; (8001aec <main+0x18c>)
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001a16:	e9cd 3604 	strd	r3, r6, [sp, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a1a:	e9cd 4506 	strd	r4, r5, [sp, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001a1e:	f7ff fa09 	bl	8000e34 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = FIRE_Pin;
 8001a22:	2340      	movs	r3, #64	; 0x40
  HAL_GPIO_Init(FIRE_GPIO_Port, &GPIO_InitStruct);
 8001a24:	a904      	add	r1, sp, #16
 8001a26:	4831      	ldr	r0, [pc, #196]	; (8001aec <main+0x18c>)
  hadc1.Instance = ADC1;
 8001a28:	4d31      	ldr	r5, [pc, #196]	; (8001af0 <main+0x190>)
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001a2a:	e9cd 3404 	strd	r3, r4, [sp, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a2e:	9406      	str	r4, [sp, #24]
  HAL_GPIO_Init(FIRE_GPIO_Port, &GPIO_InitStruct);
 8001a30:	f7ff fa00 	bl	8000e34 <HAL_GPIO_Init>
  hadc1.Instance = ADC1;
 8001a34:	4b2f      	ldr	r3, [pc, #188]	; (8001af4 <main+0x194>)
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001a36:	4628      	mov	r0, r5
  hadc1.Instance = ADC1;
 8001a38:	602b      	str	r3, [r5, #0]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001a3a:	f44f 2360 	mov.w	r3, #917504	; 0xe0000
  hadc1.Init.NbrOfConversion = 1;
 8001a3e:	612e      	str	r6, [r5, #16]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001a40:	61eb      	str	r3, [r5, #28]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8001a42:	60ac      	str	r4, [r5, #8]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8001a44:	732c      	strb	r4, [r5, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001a46:	752c      	strb	r4, [r5, #20]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001a48:	606c      	str	r4, [r5, #4]
  ADC_ChannelConfTypeDef sConfig = {0};
 8001a4a:	e9cd 4404 	strd	r4, r4, [sp, #16]
 8001a4e:	9406      	str	r4, [sp, #24]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001a50:	f7ff f914 	bl	8000c7c <HAL_ADC_Init>
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001a54:	a904      	add	r1, sp, #16
 8001a56:	4628      	mov	r0, r5
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8001a58:	e9cd 4604 	strd	r4, r6, [sp, #16]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8001a5c:	9406      	str	r4, [sp, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001a5e:	f7ff f86d 	bl	8000b3c <HAL_ADC_ConfigChannel>
  hi2c1.Instance = I2C1;
 8001a62:	4825      	ldr	r0, [pc, #148]	; (8001af8 <main+0x198>)
  hi2c1.Init.ClockSpeed = 100000;
 8001a64:	4a25      	ldr	r2, [pc, #148]	; (8001afc <main+0x19c>)
 8001a66:	4b26      	ldr	r3, [pc, #152]	; (8001b00 <main+0x1a0>)
  hi2c1.Init.OwnAddress1 = 0;
 8001a68:	e9c0 4402 	strd	r4, r4, [r0, #8]
  hi2c1.Init.ClockSpeed = 100000;
 8001a6c:	e9c0 2300 	strd	r2, r3, [r0]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001a70:	f44f 4380 	mov.w	r3, #16384	; 0x4000
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001a74:	e9c0 4406 	strd	r4, r4, [r0, #24]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001a78:	e9c0 3404 	strd	r3, r4, [r0, #16]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001a7c:	6204      	str	r4, [r0, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001a7e:	f7ff fabf 	bl	8001000 <HAL_I2C_Init>
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8001a82:	f44f 7382 	mov.w	r3, #260	; 0x104
  hspi1.Instance = SPI1;
 8001a86:	481f      	ldr	r0, [pc, #124]	; (8001b04 <main+0x1a4>)
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8001a88:	491f      	ldr	r1, [pc, #124]	; (8001b08 <main+0x1a8>)
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 8001a8a:	f44f 2580 	mov.w	r5, #262144	; 0x40000
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8001a8e:	e9c0 1300 	strd	r1, r3, [r0]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 8001a92:	2308      	movs	r3, #8
 8001a94:	e9c0 5306 	strd	r5, r3, [r0, #24]
  hspi1.Init.CRCPolynomial = 10;
 8001a98:	250a      	movs	r5, #10
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8001a9a:	e9c0 4402 	strd	r4, r4, [r0, #8]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001a9e:	e9c0 4404 	strd	r4, r4, [r0, #16]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8001aa2:	e9c0 4408 	strd	r4, r4, [r0, #32]
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001aa6:	6284      	str	r4, [r0, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 8001aa8:	62c5      	str	r5, [r0, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8001aaa:	f7ff fe59 	bl	8001760 <HAL_SPI_Init>
  huart2.Init.BaudRate = 115200;
 8001aae:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
  huart2.Instance = USART2;
 8001ab2:	4816      	ldr	r0, [pc, #88]	; (8001b0c <main+0x1ac>)
  huart2.Init.BaudRate = 115200;
 8001ab4:	4e16      	ldr	r6, [pc, #88]	; (8001b10 <main+0x1b0>)
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001ab6:	e9c0 4402 	strd	r4, r4, [r0, #8]
  huart2.Init.BaudRate = 115200;
 8001aba:	e9c0 6300 	strd	r6, r3, [r0]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001abe:	230c      	movs	r3, #12
  huart2.Init.Parity = UART_PARITY_NONE;
 8001ac0:	6104      	str	r4, [r0, #16]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001ac2:	e9c0 3405 	strd	r3, r4, [r0, #20]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001ac6:	61c4      	str	r4, [r0, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001ac8:	f7ff fec0 	bl	800184c <HAL_UART_Init>
	  LED_blink(10, 1000);
 8001acc:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8001ad0:	4628      	mov	r0, r5
 8001ad2:	f7ff ff21 	bl	8001918 <LED_blink>
	  LED_blink(100, 100);
 8001ad6:	2164      	movs	r1, #100	; 0x64
 8001ad8:	4608      	mov	r0, r1
 8001ada:	f7ff ff1d 	bl	8001918 <LED_blink>
 8001ade:	e7fe      	b.n	8001ade <main+0x17e>
 8001ae0:	40021000 	.word	0x40021000
 8001ae4:	40011000 	.word	0x40011000
 8001ae8:	40010800 	.word	0x40010800
 8001aec:	40010c00 	.word	0x40010c00
 8001af0:	2000025c 	.word	0x2000025c
 8001af4:	40012400 	.word	0x40012400
 8001af8:	20000208 	.word	0x20000208
 8001afc:	40005400 	.word	0x40005400
 8001b00:	000186a0 	.word	0x000186a0
 8001b04:	2000028c 	.word	0x2000028c
 8001b08:	40013000 	.word	0x40013000
 8001b0c:	200002e4 	.word	0x200002e4
 8001b10:	40004400 	.word	0x40004400

08001b14 <HAL_MspInit>:
{
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8001b14:	4b0e      	ldr	r3, [pc, #56]	; (8001b50 <HAL_MspInit+0x3c>)
{
 8001b16:	b082      	sub	sp, #8
  __HAL_RCC_AFIO_CLK_ENABLE();
 8001b18:	699a      	ldr	r2, [r3, #24]
 8001b1a:	f042 0201 	orr.w	r2, r2, #1
 8001b1e:	619a      	str	r2, [r3, #24]
 8001b20:	699a      	ldr	r2, [r3, #24]
 8001b22:	f002 0201 	and.w	r2, r2, #1
 8001b26:	9200      	str	r2, [sp, #0]
 8001b28:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001b2a:	69da      	ldr	r2, [r3, #28]
 8001b2c:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8001b30:	61da      	str	r2, [r3, #28]
 8001b32:	69db      	ldr	r3, [r3, #28]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled 
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8001b34:	4a07      	ldr	r2, [pc, #28]	; (8001b54 <HAL_MspInit+0x40>)
  __HAL_RCC_PWR_CLK_ENABLE();
 8001b36:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001b3a:	9301      	str	r3, [sp, #4]
 8001b3c:	9b01      	ldr	r3, [sp, #4]
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8001b3e:	6853      	ldr	r3, [r2, #4]
 8001b40:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8001b44:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8001b48:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001b4a:	b002      	add	sp, #8
 8001b4c:	4770      	bx	lr
 8001b4e:	bf00      	nop
 8001b50:	40021000 	.word	0x40021000
 8001b54:	40010000 	.word	0x40010000

08001b58 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001b58:	b510      	push	{r4, lr}
 8001b5a:	4604      	mov	r4, r0
 8001b5c:	b086      	sub	sp, #24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b5e:	2210      	movs	r2, #16
 8001b60:	2100      	movs	r1, #0
 8001b62:	a802      	add	r0, sp, #8
 8001b64:	f000 f990 	bl	8001e88 <memset>
  if(hadc->Instance==ADC1)
 8001b68:	6822      	ldr	r2, [r4, #0]
 8001b6a:	4b10      	ldr	r3, [pc, #64]	; (8001bac <HAL_ADC_MspInit+0x54>)
 8001b6c:	429a      	cmp	r2, r3
 8001b6e:	d11b      	bne.n	8001ba8 <HAL_ADC_MspInit+0x50>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001b70:	f503 436c 	add.w	r3, r3, #60416	; 0xec00
 8001b74:	699a      	ldr	r2, [r3, #24]
    /**ADC1 GPIO Configuration    
    PA0-WKUP     ------> ADC1_IN0 
    */
    GPIO_InitStruct.Pin = VBAT_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
    HAL_GPIO_Init(VBAT_GPIO_Port, &GPIO_InitStruct);
 8001b76:	a902      	add	r1, sp, #8
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001b78:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8001b7c:	619a      	str	r2, [r3, #24]
 8001b7e:	699a      	ldr	r2, [r3, #24]
    HAL_GPIO_Init(VBAT_GPIO_Port, &GPIO_InitStruct);
 8001b80:	480b      	ldr	r0, [pc, #44]	; (8001bb0 <HAL_ADC_MspInit+0x58>)
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001b82:	f402 7200 	and.w	r2, r2, #512	; 0x200
 8001b86:	9200      	str	r2, [sp, #0]
 8001b88:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001b8a:	699a      	ldr	r2, [r3, #24]
 8001b8c:	f042 0204 	orr.w	r2, r2, #4
 8001b90:	619a      	str	r2, [r3, #24]
 8001b92:	699b      	ldr	r3, [r3, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001b94:	2201      	movs	r2, #1
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001b96:	f003 0304 	and.w	r3, r3, #4
 8001b9a:	9301      	str	r3, [sp, #4]
 8001b9c:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001b9e:	2303      	movs	r3, #3
 8001ba0:	e9cd 2302 	strd	r2, r3, [sp, #8]
    HAL_GPIO_Init(VBAT_GPIO_Port, &GPIO_InitStruct);
 8001ba4:	f7ff f946 	bl	8000e34 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8001ba8:	b006      	add	sp, #24
 8001baa:	bd10      	pop	{r4, pc}
 8001bac:	40012400 	.word	0x40012400
 8001bb0:	40010800 	.word	0x40010800

08001bb4 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001bb4:	b510      	push	{r4, lr}
 8001bb6:	4604      	mov	r4, r0
 8001bb8:	b086      	sub	sp, #24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001bba:	2210      	movs	r2, #16
 8001bbc:	2100      	movs	r1, #0
 8001bbe:	a802      	add	r0, sp, #8
 8001bc0:	f000 f962 	bl	8001e88 <memset>
  if(hi2c->Instance==I2C1)
 8001bc4:	6822      	ldr	r2, [r4, #0]
 8001bc6:	4b15      	ldr	r3, [pc, #84]	; (8001c1c <HAL_I2C_MspInit+0x68>)
 8001bc8:	429a      	cmp	r2, r3
 8001bca:	d124      	bne.n	8001c16 <HAL_I2C_MspInit+0x62>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */
  
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001bcc:	4c14      	ldr	r4, [pc, #80]	; (8001c20 <HAL_I2C_MspInit+0x6c>)
    /**I2C1 GPIO Configuration    
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA 
    */
    GPIO_InitStruct.Pin = SCL_OLED_Pin|SDA_OLED_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001bce:	f44f 7240 	mov.w	r2, #768	; 0x300
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001bd2:	69a3      	ldr	r3, [r4, #24]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001bd4:	a902      	add	r1, sp, #8
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001bd6:	f043 0308 	orr.w	r3, r3, #8
 8001bda:	61a3      	str	r3, [r4, #24]
 8001bdc:	69a3      	ldr	r3, [r4, #24]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001bde:	4811      	ldr	r0, [pc, #68]	; (8001c24 <HAL_I2C_MspInit+0x70>)
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001be0:	f003 0308 	and.w	r3, r3, #8
 8001be4:	9300      	str	r3, [sp, #0]
 8001be6:	9b00      	ldr	r3, [sp, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001be8:	2312      	movs	r3, #18
 8001bea:	e9cd 2302 	strd	r2, r3, [sp, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001bee:	2303      	movs	r3, #3
 8001bf0:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001bf2:	f7ff f91f 	bl	8000e34 <HAL_GPIO_Init>

    __HAL_AFIO_REMAP_I2C1_ENABLE();
 8001bf6:	4a0c      	ldr	r2, [pc, #48]	; (8001c28 <HAL_I2C_MspInit+0x74>)
 8001bf8:	6853      	ldr	r3, [r2, #4]
 8001bfa:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 8001bfe:	f043 0302 	orr.w	r3, r3, #2
 8001c02:	6053      	str	r3, [r2, #4]

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001c04:	69e3      	ldr	r3, [r4, #28]
 8001c06:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001c0a:	61e3      	str	r3, [r4, #28]
 8001c0c:	69e3      	ldr	r3, [r4, #28]
 8001c0e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001c12:	9301      	str	r3, [sp, #4]
 8001c14:	9b01      	ldr	r3, [sp, #4]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8001c16:	b006      	add	sp, #24
 8001c18:	bd10      	pop	{r4, pc}
 8001c1a:	bf00      	nop
 8001c1c:	40005400 	.word	0x40005400
 8001c20:	40021000 	.word	0x40021000
 8001c24:	40010c00 	.word	0x40010c00
 8001c28:	40010000 	.word	0x40010000

08001c2c <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001c2c:	b570      	push	{r4, r5, r6, lr}
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c2e:	2410      	movs	r4, #16
{
 8001c30:	4605      	mov	r5, r0
 8001c32:	b088      	sub	sp, #32
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c34:	4622      	mov	r2, r4
 8001c36:	2100      	movs	r1, #0
 8001c38:	eb0d 0004 	add.w	r0, sp, r4
 8001c3c:	f000 f924 	bl	8001e88 <memset>
  if(hspi->Instance==SPI1)
 8001c40:	682a      	ldr	r2, [r5, #0]
 8001c42:	4b23      	ldr	r3, [pc, #140]	; (8001cd0 <HAL_SPI_MspInit+0xa4>)
 8001c44:	429a      	cmp	r2, r3
 8001c46:	d141      	bne.n	8001ccc <HAL_SPI_MspInit+0xa0>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001c48:	f503 4360 	add.w	r3, r3, #57344	; 0xe000
 8001c4c:	699a      	ldr	r2, [r3, #24]
    PB3     ------> SPI1_SCK
    PB4     ------> SPI1_MISO
    PB5     ------> SPI1_MOSI 
    */
    GPIO_InitStruct.Pin = CS_RF_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c4e:	2602      	movs	r6, #2
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001c50:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8001c54:	619a      	str	r2, [r3, #24]
 8001c56:	699a      	ldr	r2, [r3, #24]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001c58:	2503      	movs	r5, #3
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001c5a:	f402 5280 	and.w	r2, r2, #4096	; 0x1000
 8001c5e:	9201      	str	r2, [sp, #4]
 8001c60:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001c62:	699a      	ldr	r2, [r3, #24]
    HAL_GPIO_Init(CS_RF_GPIO_Port, &GPIO_InitStruct);
 8001c64:	eb0d 0104 	add.w	r1, sp, r4
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001c68:	f042 0204 	orr.w	r2, r2, #4
 8001c6c:	619a      	str	r2, [r3, #24]
 8001c6e:	699a      	ldr	r2, [r3, #24]
    HAL_GPIO_Init(CS_RF_GPIO_Port, &GPIO_InitStruct);
 8001c70:	4818      	ldr	r0, [pc, #96]	; (8001cd4 <HAL_SPI_MspInit+0xa8>)
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001c72:	f002 0204 	and.w	r2, r2, #4
 8001c76:	9202      	str	r2, [sp, #8]
 8001c78:	9a02      	ldr	r2, [sp, #8]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001c7a:	699a      	ldr	r2, [r3, #24]
 8001c7c:	f042 0208 	orr.w	r2, r2, #8
 8001c80:	619a      	str	r2, [r3, #24]
 8001c82:	699b      	ldr	r3, [r3, #24]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001c84:	9507      	str	r5, [sp, #28]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001c86:	f003 0308 	and.w	r3, r3, #8
 8001c8a:	9303      	str	r3, [sp, #12]
 8001c8c:	9b03      	ldr	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c8e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8001c92:	e9cd 3604 	strd	r3, r6, [sp, #16]
    HAL_GPIO_Init(CS_RF_GPIO_Port, &GPIO_InitStruct);
 8001c96:	f7ff f8cd 	bl	8000e34 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = SCK_RF_Pin|MOSI_RF_Pin;
 8001c9a:	2328      	movs	r3, #40	; 0x28
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001c9c:	eb0d 0104 	add.w	r1, sp, r4
 8001ca0:	480d      	ldr	r0, [pc, #52]	; (8001cd8 <HAL_SPI_MspInit+0xac>)
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ca2:	e9cd 3604 	strd	r3, r6, [sp, #16]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001ca6:	9507      	str	r5, [sp, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001ca8:	f7ff f8c4 	bl	8000e34 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = MISO_RF_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001cac:	2300      	movs	r3, #0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    HAL_GPIO_Init(MISO_RF_GPIO_Port, &GPIO_InitStruct);
 8001cae:	eb0d 0104 	add.w	r1, sp, r4
 8001cb2:	4809      	ldr	r0, [pc, #36]	; (8001cd8 <HAL_SPI_MspInit+0xac>)
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cb4:	e9cd 3305 	strd	r3, r3, [sp, #20]
    GPIO_InitStruct.Pin = MISO_RF_Pin;
 8001cb8:	9404      	str	r4, [sp, #16]
    HAL_GPIO_Init(MISO_RF_GPIO_Port, &GPIO_InitStruct);
 8001cba:	f7ff f8bb 	bl	8000e34 <HAL_GPIO_Init>

    __HAL_AFIO_REMAP_SPI1_ENABLE();
 8001cbe:	4a07      	ldr	r2, [pc, #28]	; (8001cdc <HAL_SPI_MspInit+0xb0>)
 8001cc0:	6853      	ldr	r3, [r2, #4]
 8001cc2:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 8001cc6:	f043 0301 	orr.w	r3, r3, #1
 8001cca:	6053      	str	r3, [r2, #4]
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 8001ccc:	b008      	add	sp, #32
 8001cce:	bd70      	pop	{r4, r5, r6, pc}
 8001cd0:	40013000 	.word	0x40013000
 8001cd4:	40010800 	.word	0x40010800
 8001cd8:	40010c00 	.word	0x40010c00
 8001cdc:	40010000 	.word	0x40010000

08001ce0 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001ce0:	b510      	push	{r4, lr}
 8001ce2:	4604      	mov	r4, r0
 8001ce4:	b086      	sub	sp, #24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ce6:	2210      	movs	r2, #16
 8001ce8:	2100      	movs	r1, #0
 8001cea:	a802      	add	r0, sp, #8
 8001cec:	f000 f8cc 	bl	8001e88 <memset>
  if(huart->Instance==USART2)
 8001cf0:	6822      	ldr	r2, [r4, #0]
 8001cf2:	4b16      	ldr	r3, [pc, #88]	; (8001d4c <HAL_UART_MspInit+0x6c>)
 8001cf4:	429a      	cmp	r2, r3
 8001cf6:	d126      	bne.n	8001d46 <HAL_UART_MspInit+0x66>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001cf8:	f503 33e6 	add.w	r3, r3, #117760	; 0x1cc00
 8001cfc:	69da      	ldr	r2, [r3, #28]
    PA3     ------> USART2_RX 
    */
    GPIO_InitStruct.Pin = TX_USB_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
    HAL_GPIO_Init(TX_USB_GPIO_Port, &GPIO_InitStruct);
 8001cfe:	a902      	add	r1, sp, #8
    __HAL_RCC_USART2_CLK_ENABLE();
 8001d00:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8001d04:	61da      	str	r2, [r3, #28]
 8001d06:	69da      	ldr	r2, [r3, #28]
    HAL_GPIO_Init(TX_USB_GPIO_Port, &GPIO_InitStruct);
 8001d08:	4811      	ldr	r0, [pc, #68]	; (8001d50 <HAL_UART_MspInit+0x70>)
    __HAL_RCC_USART2_CLK_ENABLE();
 8001d0a:	f402 3200 	and.w	r2, r2, #131072	; 0x20000
 8001d0e:	9200      	str	r2, [sp, #0]
 8001d10:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001d12:	699a      	ldr	r2, [r3, #24]
 8001d14:	f042 0204 	orr.w	r2, r2, #4
 8001d18:	619a      	str	r2, [r3, #24]
 8001d1a:	699b      	ldr	r3, [r3, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d1c:	2204      	movs	r2, #4
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001d1e:	f003 0304 	and.w	r3, r3, #4
 8001d22:	9301      	str	r3, [sp, #4]
 8001d24:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d26:	2302      	movs	r3, #2
 8001d28:	e9cd 2302 	strd	r2, r3, [sp, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001d2c:	2303      	movs	r3, #3
 8001d2e:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(TX_USB_GPIO_Port, &GPIO_InitStruct);
 8001d30:	f7ff f880 	bl	8000e34 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RX_USB_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001d34:	2108      	movs	r1, #8
 8001d36:	2300      	movs	r3, #0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    HAL_GPIO_Init(RX_USB_GPIO_Port, &GPIO_InitStruct);
 8001d38:	4805      	ldr	r0, [pc, #20]	; (8001d50 <HAL_UART_MspInit+0x70>)
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001d3a:	e9cd 1302 	strd	r1, r3, [sp, #8]
    HAL_GPIO_Init(RX_USB_GPIO_Port, &GPIO_InitStruct);
 8001d3e:	a902      	add	r1, sp, #8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d40:	9304      	str	r3, [sp, #16]
    HAL_GPIO_Init(RX_USB_GPIO_Port, &GPIO_InitStruct);
 8001d42:	f7ff f877 	bl	8000e34 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8001d46:	b006      	add	sp, #24
 8001d48:	bd10      	pop	{r4, pc}
 8001d4a:	bf00      	nop
 8001d4c:	40004400 	.word	0x40004400
 8001d50:	40010800 	.word	0x40010800

08001d54 <NMI_Handler>:

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8001d54:	4770      	bx	lr

08001d56 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001d56:	e7fe      	b.n	8001d56 <HardFault_Handler>

08001d58 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001d58:	e7fe      	b.n	8001d58 <MemManage_Handler>

08001d5a <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001d5a:	e7fe      	b.n	8001d5a <BusFault_Handler>

08001d5c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001d5c:	e7fe      	b.n	8001d5c <UsageFault_Handler>

08001d5e <SVC_Handler>:
 8001d5e:	4770      	bx	lr

08001d60 <DebugMon_Handler>:
 8001d60:	4770      	bx	lr

08001d62 <PendSV_Handler>:
 8001d62:	4770      	bx	lr

08001d64 <SysTick_Handler>:
void SysTick_Handler(void)
{
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001d64:	f7fe bec6 	b.w	8000af4 <HAL_IncTick>

08001d68 <_sbrk>:
	}
	return len;
}

caddr_t _sbrk(int incr)
{
 8001d68:	b508      	push	{r3, lr}
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 8001d6a:	4b0a      	ldr	r3, [pc, #40]	; (8001d94 <_sbrk+0x2c>)
{
 8001d6c:	4602      	mov	r2, r0
	if (heap_end == 0)
 8001d6e:	6819      	ldr	r1, [r3, #0]
 8001d70:	b909      	cbnz	r1, 8001d76 <_sbrk+0xe>
		heap_end = &end;
 8001d72:	4909      	ldr	r1, [pc, #36]	; (8001d98 <_sbrk+0x30>)
 8001d74:	6019      	str	r1, [r3, #0]

	prev_heap_end = heap_end;
	if (heap_end + incr > stack_ptr)
 8001d76:	4669      	mov	r1, sp
	prev_heap_end = heap_end;
 8001d78:	6818      	ldr	r0, [r3, #0]
	if (heap_end + incr > stack_ptr)
 8001d7a:	4402      	add	r2, r0
 8001d7c:	428a      	cmp	r2, r1
 8001d7e:	d906      	bls.n	8001d8e <_sbrk+0x26>
	{
//		write(1, "Heap and stack collision\n", 25);
//		abort();
		errno = ENOMEM;
 8001d80:	f000 f858 	bl	8001e34 <__errno>
 8001d84:	230c      	movs	r3, #12
 8001d86:	6003      	str	r3, [r0, #0]
		return (caddr_t) -1;
 8001d88:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
	}

	heap_end += incr;

	return (caddr_t) prev_heap_end;
}
 8001d8c:	bd08      	pop	{r3, pc}
	heap_end += incr;
 8001d8e:	601a      	str	r2, [r3, #0]
	return (caddr_t) prev_heap_end;
 8001d90:	e7fc      	b.n	8001d8c <_sbrk+0x24>
 8001d92:	bf00      	nop
 8001d94:	200001f8 	.word	0x200001f8
 8001d98:	20000328 	.word	0x20000328

08001d9c <SystemInit>:
  */
void SystemInit (void)
{
  /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
  /* Set HSION bit */
  RCC->CR |= 0x00000001U;
 8001d9c:	4b0f      	ldr	r3, [pc, #60]	; (8001ddc <SystemInit+0x40>)
 8001d9e:	681a      	ldr	r2, [r3, #0]
 8001da0:	f042 0201 	orr.w	r2, r2, #1
 8001da4:	601a      	str	r2, [r3, #0]

  /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
#if !defined(STM32F105xC) && !defined(STM32F107xC)
  RCC->CFGR &= 0xF8FF0000U;
 8001da6:	6859      	ldr	r1, [r3, #4]
 8001da8:	4a0d      	ldr	r2, [pc, #52]	; (8001de0 <SystemInit+0x44>)
 8001daa:	400a      	ands	r2, r1
 8001dac:	605a      	str	r2, [r3, #4]
#else
  RCC->CFGR &= 0xF0FF0000U;
#endif /* STM32F105xC */   
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= 0xFEF6FFFFU;
 8001dae:	681a      	ldr	r2, [r3, #0]
 8001db0:	f022 7284 	bic.w	r2, r2, #17301504	; 0x1080000
 8001db4:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8001db8:	601a      	str	r2, [r3, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8001dba:	681a      	ldr	r2, [r3, #0]
 8001dbc:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8001dc0:	601a      	str	r2, [r3, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= 0xFF80FFFFU;
 8001dc2:	685a      	ldr	r2, [r3, #4]
 8001dc4:	f422 02fe 	bic.w	r2, r2, #8323072	; 0x7f0000
 8001dc8:	605a      	str	r2, [r3, #4]

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000U;      
#else
  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x009F0000U;
 8001dca:	f44f 021f 	mov.w	r2, #10420224	; 0x9f0000
 8001dce:	609a      	str	r2, [r3, #8]
#endif 

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 8001dd0:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8001dd4:	4b03      	ldr	r3, [pc, #12]	; (8001de4 <SystemInit+0x48>)
 8001dd6:	609a      	str	r2, [r3, #8]
#endif 
}
 8001dd8:	4770      	bx	lr
 8001dda:	bf00      	nop
 8001ddc:	40021000 	.word	0x40021000
 8001de0:	f8ff0000 	.word	0xf8ff0000
 8001de4:	e000ed00 	.word	0xe000ed00

08001de8 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 8001de8:	2100      	movs	r1, #0
  b LoopCopyDataInit
 8001dea:	e003      	b.n	8001df4 <LoopCopyDataInit>

08001dec <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 8001dec:	4b0b      	ldr	r3, [pc, #44]	; (8001e1c <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 8001dee:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 8001df0:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 8001df2:	3104      	adds	r1, #4

08001df4 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 8001df4:	480a      	ldr	r0, [pc, #40]	; (8001e20 <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 8001df6:	4b0b      	ldr	r3, [pc, #44]	; (8001e24 <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 8001df8:	1842      	adds	r2, r0, r1
  cmp r2, r3
 8001dfa:	429a      	cmp	r2, r3
  bcc CopyDataInit
 8001dfc:	d3f6      	bcc.n	8001dec <CopyDataInit>
  ldr r2, =_sbss
 8001dfe:	4a0a      	ldr	r2, [pc, #40]	; (8001e28 <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 8001e00:	e002      	b.n	8001e08 <LoopFillZerobss>

08001e02 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 8001e02:	2300      	movs	r3, #0
  str r3, [r2], #4
 8001e04:	f842 3b04 	str.w	r3, [r2], #4

08001e08 <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 8001e08:	4b08      	ldr	r3, [pc, #32]	; (8001e2c <LoopFillZerobss+0x24>)
  cmp r2, r3
 8001e0a:	429a      	cmp	r2, r3
  bcc FillZerobss
 8001e0c:	d3f9      	bcc.n	8001e02 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8001e0e:	f7ff ffc5 	bl	8001d9c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001e12:	f000 f815 	bl	8001e40 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001e16:	f7ff fda3 	bl	8001960 <main>
  bx lr
 8001e1a:	4770      	bx	lr
  ldr r3, =_sidata
 8001e1c:	08003b98 	.word	0x08003b98
  ldr r0, =_sdata
 8001e20:	20000000 	.word	0x20000000
  ldr r3, =_edata
 8001e24:	200001dc 	.word	0x200001dc
  ldr r2, =_sbss
 8001e28:	200001dc 	.word	0x200001dc
  ldr r3, = _ebss
 8001e2c:	20000328 	.word	0x20000328

08001e30 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001e30:	e7fe      	b.n	8001e30 <ADC1_2_IRQHandler>
	...

08001e34 <__errno>:
 8001e34:	4b01      	ldr	r3, [pc, #4]	; (8001e3c <__errno+0x8>)
 8001e36:	6818      	ldr	r0, [r3, #0]
 8001e38:	4770      	bx	lr
 8001e3a:	bf00      	nop
 8001e3c:	2000000c 	.word	0x2000000c

08001e40 <__libc_init_array>:
 8001e40:	b570      	push	{r4, r5, r6, lr}
 8001e42:	2500      	movs	r5, #0
 8001e44:	4e0c      	ldr	r6, [pc, #48]	; (8001e78 <__libc_init_array+0x38>)
 8001e46:	4c0d      	ldr	r4, [pc, #52]	; (8001e7c <__libc_init_array+0x3c>)
 8001e48:	1ba4      	subs	r4, r4, r6
 8001e4a:	10a4      	asrs	r4, r4, #2
 8001e4c:	42a5      	cmp	r5, r4
 8001e4e:	d109      	bne.n	8001e64 <__libc_init_array+0x24>
 8001e50:	f001 fd3a 	bl	80038c8 <_init>
 8001e54:	2500      	movs	r5, #0
 8001e56:	4e0a      	ldr	r6, [pc, #40]	; (8001e80 <__libc_init_array+0x40>)
 8001e58:	4c0a      	ldr	r4, [pc, #40]	; (8001e84 <__libc_init_array+0x44>)
 8001e5a:	1ba4      	subs	r4, r4, r6
 8001e5c:	10a4      	asrs	r4, r4, #2
 8001e5e:	42a5      	cmp	r5, r4
 8001e60:	d105      	bne.n	8001e6e <__libc_init_array+0x2e>
 8001e62:	bd70      	pop	{r4, r5, r6, pc}
 8001e64:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8001e68:	4798      	blx	r3
 8001e6a:	3501      	adds	r5, #1
 8001e6c:	e7ee      	b.n	8001e4c <__libc_init_array+0xc>
 8001e6e:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8001e72:	4798      	blx	r3
 8001e74:	3501      	adds	r5, #1
 8001e76:	e7f2      	b.n	8001e5e <__libc_init_array+0x1e>
 8001e78:	08003b90 	.word	0x08003b90
 8001e7c:	08003b90 	.word	0x08003b90
 8001e80:	08003b90 	.word	0x08003b90
 8001e84:	08003b94 	.word	0x08003b94

08001e88 <memset>:
 8001e88:	4603      	mov	r3, r0
 8001e8a:	4402      	add	r2, r0
 8001e8c:	4293      	cmp	r3, r2
 8001e8e:	d100      	bne.n	8001e92 <memset+0xa>
 8001e90:	4770      	bx	lr
 8001e92:	f803 1b01 	strb.w	r1, [r3], #1
 8001e96:	e7f9      	b.n	8001e8c <memset+0x4>

08001e98 <__cvt>:
 8001e98:	2b00      	cmp	r3, #0
 8001e9a:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8001e9e:	461e      	mov	r6, r3
 8001ea0:	bfbb      	ittet	lt
 8001ea2:	f103 4300 	addlt.w	r3, r3, #2147483648	; 0x80000000
 8001ea6:	461e      	movlt	r6, r3
 8001ea8:	2300      	movge	r3, #0
 8001eaa:	232d      	movlt	r3, #45	; 0x2d
 8001eac:	b088      	sub	sp, #32
 8001eae:	9f14      	ldr	r7, [sp, #80]	; 0x50
 8001eb0:	e9dd 1a12 	ldrd	r1, sl, [sp, #72]	; 0x48
 8001eb4:	f027 0720 	bic.w	r7, r7, #32
 8001eb8:	2f46      	cmp	r7, #70	; 0x46
 8001eba:	4614      	mov	r4, r2
 8001ebc:	9d10      	ldr	r5, [sp, #64]	; 0x40
 8001ebe:	700b      	strb	r3, [r1, #0]
 8001ec0:	d004      	beq.n	8001ecc <__cvt+0x34>
 8001ec2:	2f45      	cmp	r7, #69	; 0x45
 8001ec4:	d100      	bne.n	8001ec8 <__cvt+0x30>
 8001ec6:	3501      	adds	r5, #1
 8001ec8:	2302      	movs	r3, #2
 8001eca:	e000      	b.n	8001ece <__cvt+0x36>
 8001ecc:	2303      	movs	r3, #3
 8001ece:	aa07      	add	r2, sp, #28
 8001ed0:	9204      	str	r2, [sp, #16]
 8001ed2:	aa06      	add	r2, sp, #24
 8001ed4:	e9cd a202 	strd	sl, r2, [sp, #8]
 8001ed8:	e9cd 3500 	strd	r3, r5, [sp]
 8001edc:	4622      	mov	r2, r4
 8001ede:	4633      	mov	r3, r6
 8001ee0:	f000 fba6 	bl	8002630 <_dtoa_r>
 8001ee4:	2f47      	cmp	r7, #71	; 0x47
 8001ee6:	4680      	mov	r8, r0
 8001ee8:	d102      	bne.n	8001ef0 <__cvt+0x58>
 8001eea:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8001eec:	07db      	lsls	r3, r3, #31
 8001eee:	d526      	bpl.n	8001f3e <__cvt+0xa6>
 8001ef0:	2f46      	cmp	r7, #70	; 0x46
 8001ef2:	eb08 0905 	add.w	r9, r8, r5
 8001ef6:	d111      	bne.n	8001f1c <__cvt+0x84>
 8001ef8:	f898 3000 	ldrb.w	r3, [r8]
 8001efc:	2b30      	cmp	r3, #48	; 0x30
 8001efe:	d10a      	bne.n	8001f16 <__cvt+0x7e>
 8001f00:	2200      	movs	r2, #0
 8001f02:	2300      	movs	r3, #0
 8001f04:	4620      	mov	r0, r4
 8001f06:	4631      	mov	r1, r6
 8001f08:	f7fe fd4e 	bl	80009a8 <__aeabi_dcmpeq>
 8001f0c:	b918      	cbnz	r0, 8001f16 <__cvt+0x7e>
 8001f0e:	f1c5 0501 	rsb	r5, r5, #1
 8001f12:	f8ca 5000 	str.w	r5, [sl]
 8001f16:	f8da 3000 	ldr.w	r3, [sl]
 8001f1a:	4499      	add	r9, r3
 8001f1c:	2200      	movs	r2, #0
 8001f1e:	2300      	movs	r3, #0
 8001f20:	4620      	mov	r0, r4
 8001f22:	4631      	mov	r1, r6
 8001f24:	f7fe fd40 	bl	80009a8 <__aeabi_dcmpeq>
 8001f28:	b938      	cbnz	r0, 8001f3a <__cvt+0xa2>
 8001f2a:	2230      	movs	r2, #48	; 0x30
 8001f2c:	9b07      	ldr	r3, [sp, #28]
 8001f2e:	454b      	cmp	r3, r9
 8001f30:	d205      	bcs.n	8001f3e <__cvt+0xa6>
 8001f32:	1c59      	adds	r1, r3, #1
 8001f34:	9107      	str	r1, [sp, #28]
 8001f36:	701a      	strb	r2, [r3, #0]
 8001f38:	e7f8      	b.n	8001f2c <__cvt+0x94>
 8001f3a:	f8cd 901c 	str.w	r9, [sp, #28]
 8001f3e:	4640      	mov	r0, r8
 8001f40:	9b07      	ldr	r3, [sp, #28]
 8001f42:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8001f44:	eba3 0308 	sub.w	r3, r3, r8
 8001f48:	6013      	str	r3, [r2, #0]
 8001f4a:	b008      	add	sp, #32
 8001f4c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

08001f50 <__exponent>:
 8001f50:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8001f52:	2900      	cmp	r1, #0
 8001f54:	bfb4      	ite	lt
 8001f56:	232d      	movlt	r3, #45	; 0x2d
 8001f58:	232b      	movge	r3, #43	; 0x2b
 8001f5a:	4604      	mov	r4, r0
 8001f5c:	bfb8      	it	lt
 8001f5e:	4249      	neglt	r1, r1
 8001f60:	2909      	cmp	r1, #9
 8001f62:	f804 2b02 	strb.w	r2, [r4], #2
 8001f66:	7043      	strb	r3, [r0, #1]
 8001f68:	dd21      	ble.n	8001fae <__exponent+0x5e>
 8001f6a:	f10d 0307 	add.w	r3, sp, #7
 8001f6e:	461f      	mov	r7, r3
 8001f70:	260a      	movs	r6, #10
 8001f72:	fb91 f5f6 	sdiv	r5, r1, r6
 8001f76:	fb06 1115 	mls	r1, r6, r5, r1
 8001f7a:	2d09      	cmp	r5, #9
 8001f7c:	f101 0130 	add.w	r1, r1, #48	; 0x30
 8001f80:	f803 1c01 	strb.w	r1, [r3, #-1]
 8001f84:	f103 32ff 	add.w	r2, r3, #4294967295	; 0xffffffff
 8001f88:	4629      	mov	r1, r5
 8001f8a:	dc09      	bgt.n	8001fa0 <__exponent+0x50>
 8001f8c:	3130      	adds	r1, #48	; 0x30
 8001f8e:	3b02      	subs	r3, #2
 8001f90:	f802 1c01 	strb.w	r1, [r2, #-1]
 8001f94:	42bb      	cmp	r3, r7
 8001f96:	4622      	mov	r2, r4
 8001f98:	d304      	bcc.n	8001fa4 <__exponent+0x54>
 8001f9a:	1a10      	subs	r0, r2, r0
 8001f9c:	b003      	add	sp, #12
 8001f9e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001fa0:	4613      	mov	r3, r2
 8001fa2:	e7e6      	b.n	8001f72 <__exponent+0x22>
 8001fa4:	f813 2b01 	ldrb.w	r2, [r3], #1
 8001fa8:	f804 2b01 	strb.w	r2, [r4], #1
 8001fac:	e7f2      	b.n	8001f94 <__exponent+0x44>
 8001fae:	2330      	movs	r3, #48	; 0x30
 8001fb0:	4419      	add	r1, r3
 8001fb2:	7083      	strb	r3, [r0, #2]
 8001fb4:	1d02      	adds	r2, r0, #4
 8001fb6:	70c1      	strb	r1, [r0, #3]
 8001fb8:	e7ef      	b.n	8001f9a <__exponent+0x4a>
	...

08001fbc <_printf_float>:
 8001fbc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001fc0:	b091      	sub	sp, #68	; 0x44
 8001fc2:	460c      	mov	r4, r1
 8001fc4:	9f1a      	ldr	r7, [sp, #104]	; 0x68
 8001fc6:	4693      	mov	fp, r2
 8001fc8:	461e      	mov	r6, r3
 8001fca:	4605      	mov	r5, r0
 8001fcc:	f001 f8e4 	bl	8003198 <_localeconv_r>
 8001fd0:	6803      	ldr	r3, [r0, #0]
 8001fd2:	4618      	mov	r0, r3
 8001fd4:	9309      	str	r3, [sp, #36]	; 0x24
 8001fd6:	f7fe f8bb 	bl	8000150 <strlen>
 8001fda:	2300      	movs	r3, #0
 8001fdc:	930e      	str	r3, [sp, #56]	; 0x38
 8001fde:	683b      	ldr	r3, [r7, #0]
 8001fe0:	900a      	str	r0, [sp, #40]	; 0x28
 8001fe2:	3307      	adds	r3, #7
 8001fe4:	f023 0307 	bic.w	r3, r3, #7
 8001fe8:	f103 0208 	add.w	r2, r3, #8
 8001fec:	f894 8018 	ldrb.w	r8, [r4, #24]
 8001ff0:	f8d4 a000 	ldr.w	sl, [r4]
 8001ff4:	603a      	str	r2, [r7, #0]
 8001ff6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001ffa:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8001ffe:	e9d4 7912 	ldrd	r7, r9, [r4, #72]	; 0x48
 8002002:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8002006:	930b      	str	r3, [sp, #44]	; 0x2c
 8002008:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800200c:	4ba6      	ldr	r3, [pc, #664]	; (80022a8 <_printf_float+0x2ec>)
 800200e:	4638      	mov	r0, r7
 8002010:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8002012:	f7fe fcfb 	bl	8000a0c <__aeabi_dcmpun>
 8002016:	bb68      	cbnz	r0, 8002074 <_printf_float+0xb8>
 8002018:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800201c:	4ba2      	ldr	r3, [pc, #648]	; (80022a8 <_printf_float+0x2ec>)
 800201e:	4638      	mov	r0, r7
 8002020:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8002022:	f7fe fcd5 	bl	80009d0 <__aeabi_dcmple>
 8002026:	bb28      	cbnz	r0, 8002074 <_printf_float+0xb8>
 8002028:	2200      	movs	r2, #0
 800202a:	2300      	movs	r3, #0
 800202c:	4638      	mov	r0, r7
 800202e:	4649      	mov	r1, r9
 8002030:	f7fe fcc4 	bl	80009bc <__aeabi_dcmplt>
 8002034:	b110      	cbz	r0, 800203c <_printf_float+0x80>
 8002036:	232d      	movs	r3, #45	; 0x2d
 8002038:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800203c:	4f9b      	ldr	r7, [pc, #620]	; (80022ac <_printf_float+0x2f0>)
 800203e:	4b9c      	ldr	r3, [pc, #624]	; (80022b0 <_printf_float+0x2f4>)
 8002040:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8002044:	bf98      	it	ls
 8002046:	461f      	movls	r7, r3
 8002048:	2303      	movs	r3, #3
 800204a:	f04f 0900 	mov.w	r9, #0
 800204e:	6123      	str	r3, [r4, #16]
 8002050:	f02a 0304 	bic.w	r3, sl, #4
 8002054:	6023      	str	r3, [r4, #0]
 8002056:	9600      	str	r6, [sp, #0]
 8002058:	465b      	mov	r3, fp
 800205a:	aa0f      	add	r2, sp, #60	; 0x3c
 800205c:	4621      	mov	r1, r4
 800205e:	4628      	mov	r0, r5
 8002060:	f000 f9e2 	bl	8002428 <_printf_common>
 8002064:	3001      	adds	r0, #1
 8002066:	f040 8090 	bne.w	800218a <_printf_float+0x1ce>
 800206a:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800206e:	b011      	add	sp, #68	; 0x44
 8002070:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002074:	463a      	mov	r2, r7
 8002076:	464b      	mov	r3, r9
 8002078:	4638      	mov	r0, r7
 800207a:	4649      	mov	r1, r9
 800207c:	f7fe fcc6 	bl	8000a0c <__aeabi_dcmpun>
 8002080:	b110      	cbz	r0, 8002088 <_printf_float+0xcc>
 8002082:	4f8c      	ldr	r7, [pc, #560]	; (80022b4 <_printf_float+0x2f8>)
 8002084:	4b8c      	ldr	r3, [pc, #560]	; (80022b8 <_printf_float+0x2fc>)
 8002086:	e7db      	b.n	8002040 <_printf_float+0x84>
 8002088:	6863      	ldr	r3, [r4, #4]
 800208a:	f44a 6280 	orr.w	r2, sl, #1024	; 0x400
 800208e:	1c59      	adds	r1, r3, #1
 8002090:	a80d      	add	r0, sp, #52	; 0x34
 8002092:	a90e      	add	r1, sp, #56	; 0x38
 8002094:	d140      	bne.n	8002118 <_printf_float+0x15c>
 8002096:	2306      	movs	r3, #6
 8002098:	6063      	str	r3, [r4, #4]
 800209a:	f04f 0c00 	mov.w	ip, #0
 800209e:	f10d 0333 	add.w	r3, sp, #51	; 0x33
 80020a2:	e9cd 2301 	strd	r2, r3, [sp, #4]
 80020a6:	6863      	ldr	r3, [r4, #4]
 80020a8:	6022      	str	r2, [r4, #0]
 80020aa:	e9cd 0803 	strd	r0, r8, [sp, #12]
 80020ae:	9300      	str	r3, [sp, #0]
 80020b0:	463a      	mov	r2, r7
 80020b2:	464b      	mov	r3, r9
 80020b4:	e9cd 1c05 	strd	r1, ip, [sp, #20]
 80020b8:	4628      	mov	r0, r5
 80020ba:	f7ff feed 	bl	8001e98 <__cvt>
 80020be:	f008 03df 	and.w	r3, r8, #223	; 0xdf
 80020c2:	2b47      	cmp	r3, #71	; 0x47
 80020c4:	4607      	mov	r7, r0
 80020c6:	d109      	bne.n	80020dc <_printf_float+0x120>
 80020c8:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80020ca:	1cd8      	adds	r0, r3, #3
 80020cc:	db02      	blt.n	80020d4 <_printf_float+0x118>
 80020ce:	6862      	ldr	r2, [r4, #4]
 80020d0:	4293      	cmp	r3, r2
 80020d2:	dd47      	ble.n	8002164 <_printf_float+0x1a8>
 80020d4:	f1a8 0802 	sub.w	r8, r8, #2
 80020d8:	fa5f f888 	uxtb.w	r8, r8
 80020dc:	f1b8 0f65 	cmp.w	r8, #101	; 0x65
 80020e0:	990d      	ldr	r1, [sp, #52]	; 0x34
 80020e2:	d824      	bhi.n	800212e <_printf_float+0x172>
 80020e4:	3901      	subs	r1, #1
 80020e6:	4642      	mov	r2, r8
 80020e8:	f104 0050 	add.w	r0, r4, #80	; 0x50
 80020ec:	910d      	str	r1, [sp, #52]	; 0x34
 80020ee:	f7ff ff2f 	bl	8001f50 <__exponent>
 80020f2:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80020f4:	4681      	mov	r9, r0
 80020f6:	1813      	adds	r3, r2, r0
 80020f8:	2a01      	cmp	r2, #1
 80020fa:	6123      	str	r3, [r4, #16]
 80020fc:	dc02      	bgt.n	8002104 <_printf_float+0x148>
 80020fe:	6822      	ldr	r2, [r4, #0]
 8002100:	07d1      	lsls	r1, r2, #31
 8002102:	d501      	bpl.n	8002108 <_printf_float+0x14c>
 8002104:	3301      	adds	r3, #1
 8002106:	6123      	str	r3, [r4, #16]
 8002108:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
 800210c:	2b00      	cmp	r3, #0
 800210e:	d0a2      	beq.n	8002056 <_printf_float+0x9a>
 8002110:	232d      	movs	r3, #45	; 0x2d
 8002112:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8002116:	e79e      	b.n	8002056 <_printf_float+0x9a>
 8002118:	f1b8 0f67 	cmp.w	r8, #103	; 0x67
 800211c:	f000 816e 	beq.w	80023fc <_printf_float+0x440>
 8002120:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8002124:	d1b9      	bne.n	800209a <_printf_float+0xde>
 8002126:	2b00      	cmp	r3, #0
 8002128:	d1b7      	bne.n	800209a <_printf_float+0xde>
 800212a:	2301      	movs	r3, #1
 800212c:	e7b4      	b.n	8002098 <_printf_float+0xdc>
 800212e:	f1b8 0f66 	cmp.w	r8, #102	; 0x66
 8002132:	d119      	bne.n	8002168 <_printf_float+0x1ac>
 8002134:	2900      	cmp	r1, #0
 8002136:	6863      	ldr	r3, [r4, #4]
 8002138:	dd0c      	ble.n	8002154 <_printf_float+0x198>
 800213a:	6121      	str	r1, [r4, #16]
 800213c:	b913      	cbnz	r3, 8002144 <_printf_float+0x188>
 800213e:	6822      	ldr	r2, [r4, #0]
 8002140:	07d2      	lsls	r2, r2, #31
 8002142:	d502      	bpl.n	800214a <_printf_float+0x18e>
 8002144:	3301      	adds	r3, #1
 8002146:	440b      	add	r3, r1
 8002148:	6123      	str	r3, [r4, #16]
 800214a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800214c:	f04f 0900 	mov.w	r9, #0
 8002150:	65a3      	str	r3, [r4, #88]	; 0x58
 8002152:	e7d9      	b.n	8002108 <_printf_float+0x14c>
 8002154:	b913      	cbnz	r3, 800215c <_printf_float+0x1a0>
 8002156:	6822      	ldr	r2, [r4, #0]
 8002158:	07d0      	lsls	r0, r2, #31
 800215a:	d501      	bpl.n	8002160 <_printf_float+0x1a4>
 800215c:	3302      	adds	r3, #2
 800215e:	e7f3      	b.n	8002148 <_printf_float+0x18c>
 8002160:	2301      	movs	r3, #1
 8002162:	e7f1      	b.n	8002148 <_printf_float+0x18c>
 8002164:	f04f 0867 	mov.w	r8, #103	; 0x67
 8002168:	e9dd 320d 	ldrd	r3, r2, [sp, #52]	; 0x34
 800216c:	4293      	cmp	r3, r2
 800216e:	db05      	blt.n	800217c <_printf_float+0x1c0>
 8002170:	6822      	ldr	r2, [r4, #0]
 8002172:	6123      	str	r3, [r4, #16]
 8002174:	07d1      	lsls	r1, r2, #31
 8002176:	d5e8      	bpl.n	800214a <_printf_float+0x18e>
 8002178:	3301      	adds	r3, #1
 800217a:	e7e5      	b.n	8002148 <_printf_float+0x18c>
 800217c:	2b00      	cmp	r3, #0
 800217e:	bfcc      	ite	gt
 8002180:	2301      	movgt	r3, #1
 8002182:	f1c3 0302 	rsble	r3, r3, #2
 8002186:	4413      	add	r3, r2
 8002188:	e7de      	b.n	8002148 <_printf_float+0x18c>
 800218a:	6823      	ldr	r3, [r4, #0]
 800218c:	055a      	lsls	r2, r3, #21
 800218e:	d407      	bmi.n	80021a0 <_printf_float+0x1e4>
 8002190:	6923      	ldr	r3, [r4, #16]
 8002192:	463a      	mov	r2, r7
 8002194:	4659      	mov	r1, fp
 8002196:	4628      	mov	r0, r5
 8002198:	47b0      	blx	r6
 800219a:	3001      	adds	r0, #1
 800219c:	d129      	bne.n	80021f2 <_printf_float+0x236>
 800219e:	e764      	b.n	800206a <_printf_float+0xae>
 80021a0:	f1b8 0f65 	cmp.w	r8, #101	; 0x65
 80021a4:	f240 80d7 	bls.w	8002356 <_printf_float+0x39a>
 80021a8:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80021ac:	2200      	movs	r2, #0
 80021ae:	2300      	movs	r3, #0
 80021b0:	f7fe fbfa 	bl	80009a8 <__aeabi_dcmpeq>
 80021b4:	b388      	cbz	r0, 800221a <_printf_float+0x25e>
 80021b6:	2301      	movs	r3, #1
 80021b8:	4a40      	ldr	r2, [pc, #256]	; (80022bc <_printf_float+0x300>)
 80021ba:	4659      	mov	r1, fp
 80021bc:	4628      	mov	r0, r5
 80021be:	47b0      	blx	r6
 80021c0:	3001      	adds	r0, #1
 80021c2:	f43f af52 	beq.w	800206a <_printf_float+0xae>
 80021c6:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 80021ca:	429a      	cmp	r2, r3
 80021cc:	db02      	blt.n	80021d4 <_printf_float+0x218>
 80021ce:	6823      	ldr	r3, [r4, #0]
 80021d0:	07d8      	lsls	r0, r3, #31
 80021d2:	d50e      	bpl.n	80021f2 <_printf_float+0x236>
 80021d4:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80021d8:	4659      	mov	r1, fp
 80021da:	4628      	mov	r0, r5
 80021dc:	47b0      	blx	r6
 80021de:	3001      	adds	r0, #1
 80021e0:	f43f af43 	beq.w	800206a <_printf_float+0xae>
 80021e4:	2700      	movs	r7, #0
 80021e6:	f104 081a 	add.w	r8, r4, #26
 80021ea:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80021ec:	3b01      	subs	r3, #1
 80021ee:	42bb      	cmp	r3, r7
 80021f0:	dc09      	bgt.n	8002206 <_printf_float+0x24a>
 80021f2:	6823      	ldr	r3, [r4, #0]
 80021f4:	079f      	lsls	r7, r3, #30
 80021f6:	f100 80fd 	bmi.w	80023f4 <_printf_float+0x438>
 80021fa:	68e0      	ldr	r0, [r4, #12]
 80021fc:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80021fe:	4298      	cmp	r0, r3
 8002200:	bfb8      	it	lt
 8002202:	4618      	movlt	r0, r3
 8002204:	e733      	b.n	800206e <_printf_float+0xb2>
 8002206:	2301      	movs	r3, #1
 8002208:	4642      	mov	r2, r8
 800220a:	4659      	mov	r1, fp
 800220c:	4628      	mov	r0, r5
 800220e:	47b0      	blx	r6
 8002210:	3001      	adds	r0, #1
 8002212:	f43f af2a 	beq.w	800206a <_printf_float+0xae>
 8002216:	3701      	adds	r7, #1
 8002218:	e7e7      	b.n	80021ea <_printf_float+0x22e>
 800221a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800221c:	2b00      	cmp	r3, #0
 800221e:	dc2b      	bgt.n	8002278 <_printf_float+0x2bc>
 8002220:	2301      	movs	r3, #1
 8002222:	4a26      	ldr	r2, [pc, #152]	; (80022bc <_printf_float+0x300>)
 8002224:	4659      	mov	r1, fp
 8002226:	4628      	mov	r0, r5
 8002228:	47b0      	blx	r6
 800222a:	3001      	adds	r0, #1
 800222c:	f43f af1d 	beq.w	800206a <_printf_float+0xae>
 8002230:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8002232:	b923      	cbnz	r3, 800223e <_printf_float+0x282>
 8002234:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8002236:	b913      	cbnz	r3, 800223e <_printf_float+0x282>
 8002238:	6823      	ldr	r3, [r4, #0]
 800223a:	07d9      	lsls	r1, r3, #31
 800223c:	d5d9      	bpl.n	80021f2 <_printf_float+0x236>
 800223e:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8002242:	4659      	mov	r1, fp
 8002244:	4628      	mov	r0, r5
 8002246:	47b0      	blx	r6
 8002248:	3001      	adds	r0, #1
 800224a:	f43f af0e 	beq.w	800206a <_printf_float+0xae>
 800224e:	f04f 0800 	mov.w	r8, #0
 8002252:	f104 091a 	add.w	r9, r4, #26
 8002256:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8002258:	425b      	negs	r3, r3
 800225a:	4543      	cmp	r3, r8
 800225c:	dc01      	bgt.n	8002262 <_printf_float+0x2a6>
 800225e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8002260:	e797      	b.n	8002192 <_printf_float+0x1d6>
 8002262:	2301      	movs	r3, #1
 8002264:	464a      	mov	r2, r9
 8002266:	4659      	mov	r1, fp
 8002268:	4628      	mov	r0, r5
 800226a:	47b0      	blx	r6
 800226c:	3001      	adds	r0, #1
 800226e:	f43f aefc 	beq.w	800206a <_printf_float+0xae>
 8002272:	f108 0801 	add.w	r8, r8, #1
 8002276:	e7ee      	b.n	8002256 <_printf_float+0x29a>
 8002278:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800227a:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800227c:	429a      	cmp	r2, r3
 800227e:	bfa8      	it	ge
 8002280:	461a      	movge	r2, r3
 8002282:	2a00      	cmp	r2, #0
 8002284:	4690      	mov	r8, r2
 8002286:	dd07      	ble.n	8002298 <_printf_float+0x2dc>
 8002288:	4613      	mov	r3, r2
 800228a:	4659      	mov	r1, fp
 800228c:	463a      	mov	r2, r7
 800228e:	4628      	mov	r0, r5
 8002290:	47b0      	blx	r6
 8002292:	3001      	adds	r0, #1
 8002294:	f43f aee9 	beq.w	800206a <_printf_float+0xae>
 8002298:	f104 031a 	add.w	r3, r4, #26
 800229c:	f04f 0a00 	mov.w	sl, #0
 80022a0:	ea28 78e8 	bic.w	r8, r8, r8, asr #31
 80022a4:	930b      	str	r3, [sp, #44]	; 0x2c
 80022a6:	e015      	b.n	80022d4 <_printf_float+0x318>
 80022a8:	7fefffff 	.word	0x7fefffff
 80022ac:	0800390c 	.word	0x0800390c
 80022b0:	08003908 	.word	0x08003908
 80022b4:	08003914 	.word	0x08003914
 80022b8:	08003910 	.word	0x08003910
 80022bc:	08003918 	.word	0x08003918
 80022c0:	2301      	movs	r3, #1
 80022c2:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80022c4:	4659      	mov	r1, fp
 80022c6:	4628      	mov	r0, r5
 80022c8:	47b0      	blx	r6
 80022ca:	3001      	adds	r0, #1
 80022cc:	f43f aecd 	beq.w	800206a <_printf_float+0xae>
 80022d0:	f10a 0a01 	add.w	sl, sl, #1
 80022d4:	f8d4 9058 	ldr.w	r9, [r4, #88]	; 0x58
 80022d8:	eba9 0308 	sub.w	r3, r9, r8
 80022dc:	4553      	cmp	r3, sl
 80022de:	dcef      	bgt.n	80022c0 <_printf_float+0x304>
 80022e0:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 80022e4:	429a      	cmp	r2, r3
 80022e6:	444f      	add	r7, r9
 80022e8:	db14      	blt.n	8002314 <_printf_float+0x358>
 80022ea:	6823      	ldr	r3, [r4, #0]
 80022ec:	07da      	lsls	r2, r3, #31
 80022ee:	d411      	bmi.n	8002314 <_printf_float+0x358>
 80022f0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80022f2:	990d      	ldr	r1, [sp, #52]	; 0x34
 80022f4:	eba3 0209 	sub.w	r2, r3, r9
 80022f8:	eba3 0901 	sub.w	r9, r3, r1
 80022fc:	4591      	cmp	r9, r2
 80022fe:	bfa8      	it	ge
 8002300:	4691      	movge	r9, r2
 8002302:	f1b9 0f00 	cmp.w	r9, #0
 8002306:	dc0d      	bgt.n	8002324 <_printf_float+0x368>
 8002308:	2700      	movs	r7, #0
 800230a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800230e:	f104 081a 	add.w	r8, r4, #26
 8002312:	e018      	b.n	8002346 <_printf_float+0x38a>
 8002314:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8002318:	4659      	mov	r1, fp
 800231a:	4628      	mov	r0, r5
 800231c:	47b0      	blx	r6
 800231e:	3001      	adds	r0, #1
 8002320:	d1e6      	bne.n	80022f0 <_printf_float+0x334>
 8002322:	e6a2      	b.n	800206a <_printf_float+0xae>
 8002324:	464b      	mov	r3, r9
 8002326:	463a      	mov	r2, r7
 8002328:	4659      	mov	r1, fp
 800232a:	4628      	mov	r0, r5
 800232c:	47b0      	blx	r6
 800232e:	3001      	adds	r0, #1
 8002330:	d1ea      	bne.n	8002308 <_printf_float+0x34c>
 8002332:	e69a      	b.n	800206a <_printf_float+0xae>
 8002334:	2301      	movs	r3, #1
 8002336:	4642      	mov	r2, r8
 8002338:	4659      	mov	r1, fp
 800233a:	4628      	mov	r0, r5
 800233c:	47b0      	blx	r6
 800233e:	3001      	adds	r0, #1
 8002340:	f43f ae93 	beq.w	800206a <_printf_float+0xae>
 8002344:	3701      	adds	r7, #1
 8002346:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 800234a:	1a9b      	subs	r3, r3, r2
 800234c:	eba3 0309 	sub.w	r3, r3, r9
 8002350:	42bb      	cmp	r3, r7
 8002352:	dcef      	bgt.n	8002334 <_printf_float+0x378>
 8002354:	e74d      	b.n	80021f2 <_printf_float+0x236>
 8002356:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8002358:	2a01      	cmp	r2, #1
 800235a:	dc01      	bgt.n	8002360 <_printf_float+0x3a4>
 800235c:	07db      	lsls	r3, r3, #31
 800235e:	d538      	bpl.n	80023d2 <_printf_float+0x416>
 8002360:	2301      	movs	r3, #1
 8002362:	463a      	mov	r2, r7
 8002364:	4659      	mov	r1, fp
 8002366:	4628      	mov	r0, r5
 8002368:	47b0      	blx	r6
 800236a:	3001      	adds	r0, #1
 800236c:	f43f ae7d 	beq.w	800206a <_printf_float+0xae>
 8002370:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8002374:	4659      	mov	r1, fp
 8002376:	4628      	mov	r0, r5
 8002378:	47b0      	blx	r6
 800237a:	3001      	adds	r0, #1
 800237c:	f107 0701 	add.w	r7, r7, #1
 8002380:	f43f ae73 	beq.w	800206a <_printf_float+0xae>
 8002384:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8002388:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800238a:	2200      	movs	r2, #0
 800238c:	f103 38ff 	add.w	r8, r3, #4294967295	; 0xffffffff
 8002390:	2300      	movs	r3, #0
 8002392:	f7fe fb09 	bl	80009a8 <__aeabi_dcmpeq>
 8002396:	b9c0      	cbnz	r0, 80023ca <_printf_float+0x40e>
 8002398:	4643      	mov	r3, r8
 800239a:	463a      	mov	r2, r7
 800239c:	4659      	mov	r1, fp
 800239e:	4628      	mov	r0, r5
 80023a0:	47b0      	blx	r6
 80023a2:	3001      	adds	r0, #1
 80023a4:	d10d      	bne.n	80023c2 <_printf_float+0x406>
 80023a6:	e660      	b.n	800206a <_printf_float+0xae>
 80023a8:	2301      	movs	r3, #1
 80023aa:	4642      	mov	r2, r8
 80023ac:	4659      	mov	r1, fp
 80023ae:	4628      	mov	r0, r5
 80023b0:	47b0      	blx	r6
 80023b2:	3001      	adds	r0, #1
 80023b4:	f43f ae59 	beq.w	800206a <_printf_float+0xae>
 80023b8:	3701      	adds	r7, #1
 80023ba:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80023bc:	3b01      	subs	r3, #1
 80023be:	42bb      	cmp	r3, r7
 80023c0:	dcf2      	bgt.n	80023a8 <_printf_float+0x3ec>
 80023c2:	464b      	mov	r3, r9
 80023c4:	f104 0250 	add.w	r2, r4, #80	; 0x50
 80023c8:	e6e4      	b.n	8002194 <_printf_float+0x1d8>
 80023ca:	2700      	movs	r7, #0
 80023cc:	f104 081a 	add.w	r8, r4, #26
 80023d0:	e7f3      	b.n	80023ba <_printf_float+0x3fe>
 80023d2:	2301      	movs	r3, #1
 80023d4:	e7e1      	b.n	800239a <_printf_float+0x3de>
 80023d6:	2301      	movs	r3, #1
 80023d8:	4642      	mov	r2, r8
 80023da:	4659      	mov	r1, fp
 80023dc:	4628      	mov	r0, r5
 80023de:	47b0      	blx	r6
 80023e0:	3001      	adds	r0, #1
 80023e2:	f43f ae42 	beq.w	800206a <_printf_float+0xae>
 80023e6:	3701      	adds	r7, #1
 80023e8:	68e3      	ldr	r3, [r4, #12]
 80023ea:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 80023ec:	1a9b      	subs	r3, r3, r2
 80023ee:	42bb      	cmp	r3, r7
 80023f0:	dcf1      	bgt.n	80023d6 <_printf_float+0x41a>
 80023f2:	e702      	b.n	80021fa <_printf_float+0x23e>
 80023f4:	2700      	movs	r7, #0
 80023f6:	f104 0819 	add.w	r8, r4, #25
 80023fa:	e7f5      	b.n	80023e8 <_printf_float+0x42c>
 80023fc:	2b00      	cmp	r3, #0
 80023fe:	f43f ae94 	beq.w	800212a <_printf_float+0x16e>
 8002402:	f04f 0c00 	mov.w	ip, #0
 8002406:	e9cd 1c05 	strd	r1, ip, [sp, #20]
 800240a:	f10d 0133 	add.w	r1, sp, #51	; 0x33
 800240e:	6022      	str	r2, [r4, #0]
 8002410:	e9cd 0803 	strd	r0, r8, [sp, #12]
 8002414:	e9cd 2101 	strd	r2, r1, [sp, #4]
 8002418:	9300      	str	r3, [sp, #0]
 800241a:	463a      	mov	r2, r7
 800241c:	464b      	mov	r3, r9
 800241e:	4628      	mov	r0, r5
 8002420:	f7ff fd3a 	bl	8001e98 <__cvt>
 8002424:	4607      	mov	r7, r0
 8002426:	e64f      	b.n	80020c8 <_printf_float+0x10c>

08002428 <_printf_common>:
 8002428:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800242c:	4691      	mov	r9, r2
 800242e:	461f      	mov	r7, r3
 8002430:	688a      	ldr	r2, [r1, #8]
 8002432:	690b      	ldr	r3, [r1, #16]
 8002434:	4606      	mov	r6, r0
 8002436:	4293      	cmp	r3, r2
 8002438:	bfb8      	it	lt
 800243a:	4613      	movlt	r3, r2
 800243c:	f8c9 3000 	str.w	r3, [r9]
 8002440:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8002444:	460c      	mov	r4, r1
 8002446:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800244a:	b112      	cbz	r2, 8002452 <_printf_common+0x2a>
 800244c:	3301      	adds	r3, #1
 800244e:	f8c9 3000 	str.w	r3, [r9]
 8002452:	6823      	ldr	r3, [r4, #0]
 8002454:	0699      	lsls	r1, r3, #26
 8002456:	bf42      	ittt	mi
 8002458:	f8d9 3000 	ldrmi.w	r3, [r9]
 800245c:	3302      	addmi	r3, #2
 800245e:	f8c9 3000 	strmi.w	r3, [r9]
 8002462:	6825      	ldr	r5, [r4, #0]
 8002464:	f015 0506 	ands.w	r5, r5, #6
 8002468:	d107      	bne.n	800247a <_printf_common+0x52>
 800246a:	f104 0a19 	add.w	sl, r4, #25
 800246e:	68e3      	ldr	r3, [r4, #12]
 8002470:	f8d9 2000 	ldr.w	r2, [r9]
 8002474:	1a9b      	subs	r3, r3, r2
 8002476:	42ab      	cmp	r3, r5
 8002478:	dc29      	bgt.n	80024ce <_printf_common+0xa6>
 800247a:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 800247e:	6822      	ldr	r2, [r4, #0]
 8002480:	3300      	adds	r3, #0
 8002482:	bf18      	it	ne
 8002484:	2301      	movne	r3, #1
 8002486:	0692      	lsls	r2, r2, #26
 8002488:	d42e      	bmi.n	80024e8 <_printf_common+0xc0>
 800248a:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800248e:	4639      	mov	r1, r7
 8002490:	4630      	mov	r0, r6
 8002492:	47c0      	blx	r8
 8002494:	3001      	adds	r0, #1
 8002496:	d021      	beq.n	80024dc <_printf_common+0xb4>
 8002498:	6823      	ldr	r3, [r4, #0]
 800249a:	68e5      	ldr	r5, [r4, #12]
 800249c:	f003 0306 	and.w	r3, r3, #6
 80024a0:	2b04      	cmp	r3, #4
 80024a2:	bf18      	it	ne
 80024a4:	2500      	movne	r5, #0
 80024a6:	f8d9 2000 	ldr.w	r2, [r9]
 80024aa:	f04f 0900 	mov.w	r9, #0
 80024ae:	bf08      	it	eq
 80024b0:	1aad      	subeq	r5, r5, r2
 80024b2:	68a3      	ldr	r3, [r4, #8]
 80024b4:	6922      	ldr	r2, [r4, #16]
 80024b6:	bf08      	it	eq
 80024b8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80024bc:	4293      	cmp	r3, r2
 80024be:	bfc4      	itt	gt
 80024c0:	1a9b      	subgt	r3, r3, r2
 80024c2:	18ed      	addgt	r5, r5, r3
 80024c4:	341a      	adds	r4, #26
 80024c6:	454d      	cmp	r5, r9
 80024c8:	d11a      	bne.n	8002500 <_printf_common+0xd8>
 80024ca:	2000      	movs	r0, #0
 80024cc:	e008      	b.n	80024e0 <_printf_common+0xb8>
 80024ce:	2301      	movs	r3, #1
 80024d0:	4652      	mov	r2, sl
 80024d2:	4639      	mov	r1, r7
 80024d4:	4630      	mov	r0, r6
 80024d6:	47c0      	blx	r8
 80024d8:	3001      	adds	r0, #1
 80024da:	d103      	bne.n	80024e4 <_printf_common+0xbc>
 80024dc:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80024e0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80024e4:	3501      	adds	r5, #1
 80024e6:	e7c2      	b.n	800246e <_printf_common+0x46>
 80024e8:	2030      	movs	r0, #48	; 0x30
 80024ea:	18e1      	adds	r1, r4, r3
 80024ec:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80024f0:	1c5a      	adds	r2, r3, #1
 80024f2:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80024f6:	4422      	add	r2, r4
 80024f8:	3302      	adds	r3, #2
 80024fa:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80024fe:	e7c4      	b.n	800248a <_printf_common+0x62>
 8002500:	2301      	movs	r3, #1
 8002502:	4622      	mov	r2, r4
 8002504:	4639      	mov	r1, r7
 8002506:	4630      	mov	r0, r6
 8002508:	47c0      	blx	r8
 800250a:	3001      	adds	r0, #1
 800250c:	d0e6      	beq.n	80024dc <_printf_common+0xb4>
 800250e:	f109 0901 	add.w	r9, r9, #1
 8002512:	e7d8      	b.n	80024c6 <_printf_common+0x9e>

08002514 <quorem>:
 8002514:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002518:	6903      	ldr	r3, [r0, #16]
 800251a:	690c      	ldr	r4, [r1, #16]
 800251c:	4680      	mov	r8, r0
 800251e:	42a3      	cmp	r3, r4
 8002520:	f2c0 8084 	blt.w	800262c <quorem+0x118>
 8002524:	3c01      	subs	r4, #1
 8002526:	f101 0714 	add.w	r7, r1, #20
 800252a:	f100 0614 	add.w	r6, r0, #20
 800252e:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 8002532:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 8002536:	3501      	adds	r5, #1
 8002538:	fbb0 f5f5 	udiv	r5, r0, r5
 800253c:	ea4f 0c84 	mov.w	ip, r4, lsl #2
 8002540:	eb06 030c 	add.w	r3, r6, ip
 8002544:	eb07 090c 	add.w	r9, r7, ip
 8002548:	9301      	str	r3, [sp, #4]
 800254a:	b39d      	cbz	r5, 80025b4 <quorem+0xa0>
 800254c:	f04f 0a00 	mov.w	sl, #0
 8002550:	4638      	mov	r0, r7
 8002552:	46b6      	mov	lr, r6
 8002554:	46d3      	mov	fp, sl
 8002556:	f850 2b04 	ldr.w	r2, [r0], #4
 800255a:	b293      	uxth	r3, r2
 800255c:	fb05 a303 	mla	r3, r5, r3, sl
 8002560:	0c12      	lsrs	r2, r2, #16
 8002562:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8002566:	fb05 a202 	mla	r2, r5, r2, sl
 800256a:	b29b      	uxth	r3, r3
 800256c:	ebab 0303 	sub.w	r3, fp, r3
 8002570:	f8de b000 	ldr.w	fp, [lr]
 8002574:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 8002578:	fa1f fb8b 	uxth.w	fp, fp
 800257c:	445b      	add	r3, fp
 800257e:	fa1f fb82 	uxth.w	fp, r2
 8002582:	f8de 2000 	ldr.w	r2, [lr]
 8002586:	4581      	cmp	r9, r0
 8002588:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 800258c:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8002590:	b29b      	uxth	r3, r3
 8002592:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8002596:	ea4f 4b22 	mov.w	fp, r2, asr #16
 800259a:	f84e 3b04 	str.w	r3, [lr], #4
 800259e:	d2da      	bcs.n	8002556 <quorem+0x42>
 80025a0:	f856 300c 	ldr.w	r3, [r6, ip]
 80025a4:	b933      	cbnz	r3, 80025b4 <quorem+0xa0>
 80025a6:	9b01      	ldr	r3, [sp, #4]
 80025a8:	3b04      	subs	r3, #4
 80025aa:	429e      	cmp	r6, r3
 80025ac:	461a      	mov	r2, r3
 80025ae:	d331      	bcc.n	8002614 <quorem+0x100>
 80025b0:	f8c8 4010 	str.w	r4, [r8, #16]
 80025b4:	4640      	mov	r0, r8
 80025b6:	f001 f825 	bl	8003604 <__mcmp>
 80025ba:	2800      	cmp	r0, #0
 80025bc:	db26      	blt.n	800260c <quorem+0xf8>
 80025be:	4630      	mov	r0, r6
 80025c0:	f04f 0c00 	mov.w	ip, #0
 80025c4:	3501      	adds	r5, #1
 80025c6:	f857 1b04 	ldr.w	r1, [r7], #4
 80025ca:	f8d0 e000 	ldr.w	lr, [r0]
 80025ce:	b28b      	uxth	r3, r1
 80025d0:	ebac 0303 	sub.w	r3, ip, r3
 80025d4:	fa1f f28e 	uxth.w	r2, lr
 80025d8:	4413      	add	r3, r2
 80025da:	0c0a      	lsrs	r2, r1, #16
 80025dc:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 80025e0:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80025e4:	b29b      	uxth	r3, r3
 80025e6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80025ea:	45b9      	cmp	r9, r7
 80025ec:	ea4f 4c22 	mov.w	ip, r2, asr #16
 80025f0:	f840 3b04 	str.w	r3, [r0], #4
 80025f4:	d2e7      	bcs.n	80025c6 <quorem+0xb2>
 80025f6:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 80025fa:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 80025fe:	b92a      	cbnz	r2, 800260c <quorem+0xf8>
 8002600:	3b04      	subs	r3, #4
 8002602:	429e      	cmp	r6, r3
 8002604:	461a      	mov	r2, r3
 8002606:	d30b      	bcc.n	8002620 <quorem+0x10c>
 8002608:	f8c8 4010 	str.w	r4, [r8, #16]
 800260c:	4628      	mov	r0, r5
 800260e:	b003      	add	sp, #12
 8002610:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002614:	6812      	ldr	r2, [r2, #0]
 8002616:	3b04      	subs	r3, #4
 8002618:	2a00      	cmp	r2, #0
 800261a:	d1c9      	bne.n	80025b0 <quorem+0x9c>
 800261c:	3c01      	subs	r4, #1
 800261e:	e7c4      	b.n	80025aa <quorem+0x96>
 8002620:	6812      	ldr	r2, [r2, #0]
 8002622:	3b04      	subs	r3, #4
 8002624:	2a00      	cmp	r2, #0
 8002626:	d1ef      	bne.n	8002608 <quorem+0xf4>
 8002628:	3c01      	subs	r4, #1
 800262a:	e7ea      	b.n	8002602 <quorem+0xee>
 800262c:	2000      	movs	r0, #0
 800262e:	e7ee      	b.n	800260e <quorem+0xfa>

08002630 <_dtoa_r>:
 8002630:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002634:	4616      	mov	r6, r2
 8002636:	461f      	mov	r7, r3
 8002638:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800263a:	b095      	sub	sp, #84	; 0x54
 800263c:	4604      	mov	r4, r0
 800263e:	f8dd 8084 	ldr.w	r8, [sp, #132]	; 0x84
 8002642:	e9cd 6702 	strd	r6, r7, [sp, #8]
 8002646:	b93d      	cbnz	r5, 8002658 <_dtoa_r+0x28>
 8002648:	2010      	movs	r0, #16
 800264a:	f000 fdb3 	bl	80031b4 <malloc>
 800264e:	6260      	str	r0, [r4, #36]	; 0x24
 8002650:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8002654:	6005      	str	r5, [r0, #0]
 8002656:	60c5      	str	r5, [r0, #12]
 8002658:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800265a:	6819      	ldr	r1, [r3, #0]
 800265c:	b151      	cbz	r1, 8002674 <_dtoa_r+0x44>
 800265e:	685a      	ldr	r2, [r3, #4]
 8002660:	2301      	movs	r3, #1
 8002662:	4093      	lsls	r3, r2
 8002664:	604a      	str	r2, [r1, #4]
 8002666:	608b      	str	r3, [r1, #8]
 8002668:	4620      	mov	r0, r4
 800266a:	f000 fdea 	bl	8003242 <_Bfree>
 800266e:	2200      	movs	r2, #0
 8002670:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8002672:	601a      	str	r2, [r3, #0]
 8002674:	1e3b      	subs	r3, r7, #0
 8002676:	bfaf      	iteee	ge
 8002678:	2300      	movge	r3, #0
 800267a:	2201      	movlt	r2, #1
 800267c:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8002680:	9303      	strlt	r3, [sp, #12]
 8002682:	bfac      	ite	ge
 8002684:	f8c8 3000 	strge.w	r3, [r8]
 8002688:	f8c8 2000 	strlt.w	r2, [r8]
 800268c:	4bae      	ldr	r3, [pc, #696]	; (8002948 <_dtoa_r+0x318>)
 800268e:	f8dd 800c 	ldr.w	r8, [sp, #12]
 8002692:	ea33 0308 	bics.w	r3, r3, r8
 8002696:	d11b      	bne.n	80026d0 <_dtoa_r+0xa0>
 8002698:	f242 730f 	movw	r3, #9999	; 0x270f
 800269c:	9a20      	ldr	r2, [sp, #128]	; 0x80
 800269e:	6013      	str	r3, [r2, #0]
 80026a0:	9b02      	ldr	r3, [sp, #8]
 80026a2:	b923      	cbnz	r3, 80026ae <_dtoa_r+0x7e>
 80026a4:	f3c8 0013 	ubfx	r0, r8, #0, #20
 80026a8:	2800      	cmp	r0, #0
 80026aa:	f000 8545 	beq.w	8003138 <_dtoa_r+0xb08>
 80026ae:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80026b0:	b953      	cbnz	r3, 80026c8 <_dtoa_r+0x98>
 80026b2:	4ba6      	ldr	r3, [pc, #664]	; (800294c <_dtoa_r+0x31c>)
 80026b4:	e021      	b.n	80026fa <_dtoa_r+0xca>
 80026b6:	4ba6      	ldr	r3, [pc, #664]	; (8002950 <_dtoa_r+0x320>)
 80026b8:	9306      	str	r3, [sp, #24]
 80026ba:	3308      	adds	r3, #8
 80026bc:	9a22      	ldr	r2, [sp, #136]	; 0x88
 80026be:	6013      	str	r3, [r2, #0]
 80026c0:	9806      	ldr	r0, [sp, #24]
 80026c2:	b015      	add	sp, #84	; 0x54
 80026c4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80026c8:	4ba0      	ldr	r3, [pc, #640]	; (800294c <_dtoa_r+0x31c>)
 80026ca:	9306      	str	r3, [sp, #24]
 80026cc:	3303      	adds	r3, #3
 80026ce:	e7f5      	b.n	80026bc <_dtoa_r+0x8c>
 80026d0:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 80026d4:	2200      	movs	r2, #0
 80026d6:	2300      	movs	r3, #0
 80026d8:	4630      	mov	r0, r6
 80026da:	4639      	mov	r1, r7
 80026dc:	f7fe f964 	bl	80009a8 <__aeabi_dcmpeq>
 80026e0:	4682      	mov	sl, r0
 80026e2:	b160      	cbz	r0, 80026fe <_dtoa_r+0xce>
 80026e4:	2301      	movs	r3, #1
 80026e6:	9a20      	ldr	r2, [sp, #128]	; 0x80
 80026e8:	6013      	str	r3, [r2, #0]
 80026ea:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80026ec:	2b00      	cmp	r3, #0
 80026ee:	f000 8520 	beq.w	8003132 <_dtoa_r+0xb02>
 80026f2:	4b98      	ldr	r3, [pc, #608]	; (8002954 <_dtoa_r+0x324>)
 80026f4:	9a22      	ldr	r2, [sp, #136]	; 0x88
 80026f6:	6013      	str	r3, [r2, #0]
 80026f8:	3b01      	subs	r3, #1
 80026fa:	9306      	str	r3, [sp, #24]
 80026fc:	e7e0      	b.n	80026c0 <_dtoa_r+0x90>
 80026fe:	ab12      	add	r3, sp, #72	; 0x48
 8002700:	9301      	str	r3, [sp, #4]
 8002702:	ab13      	add	r3, sp, #76	; 0x4c
 8002704:	9300      	str	r3, [sp, #0]
 8002706:	4632      	mov	r2, r6
 8002708:	463b      	mov	r3, r7
 800270a:	4620      	mov	r0, r4
 800270c:	f000 fff2 	bl	80036f4 <__d2b>
 8002710:	f3c8 550a 	ubfx	r5, r8, #20, #11
 8002714:	4683      	mov	fp, r0
 8002716:	2d00      	cmp	r5, #0
 8002718:	d07d      	beq.n	8002816 <_dtoa_r+0x1e6>
 800271a:	46b0      	mov	r8, r6
 800271c:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8002720:	f043 597f 	orr.w	r9, r3, #1069547520	; 0x3fc00000
 8002724:	f449 1940 	orr.w	r9, r9, #3145728	; 0x300000
 8002728:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800272c:	f8cd a040 	str.w	sl, [sp, #64]	; 0x40
 8002730:	2200      	movs	r2, #0
 8002732:	4b89      	ldr	r3, [pc, #548]	; (8002958 <_dtoa_r+0x328>)
 8002734:	4640      	mov	r0, r8
 8002736:	4649      	mov	r1, r9
 8002738:	f7fd fd16 	bl	8000168 <__aeabi_dsub>
 800273c:	a37c      	add	r3, pc, #496	; (adr r3, 8002930 <_dtoa_r+0x300>)
 800273e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002742:	f7fd fec9 	bl	80004d8 <__aeabi_dmul>
 8002746:	a37c      	add	r3, pc, #496	; (adr r3, 8002938 <_dtoa_r+0x308>)
 8002748:	e9d3 2300 	ldrd	r2, r3, [r3]
 800274c:	f7fd fd0e 	bl	800016c <__adddf3>
 8002750:	4606      	mov	r6, r0
 8002752:	4628      	mov	r0, r5
 8002754:	460f      	mov	r7, r1
 8002756:	f7fd fe55 	bl	8000404 <__aeabi_i2d>
 800275a:	a379      	add	r3, pc, #484	; (adr r3, 8002940 <_dtoa_r+0x310>)
 800275c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002760:	f7fd feba 	bl	80004d8 <__aeabi_dmul>
 8002764:	4602      	mov	r2, r0
 8002766:	460b      	mov	r3, r1
 8002768:	4630      	mov	r0, r6
 800276a:	4639      	mov	r1, r7
 800276c:	f7fd fcfe 	bl	800016c <__adddf3>
 8002770:	4606      	mov	r6, r0
 8002772:	460f      	mov	r7, r1
 8002774:	f7fe f960 	bl	8000a38 <__aeabi_d2iz>
 8002778:	2200      	movs	r2, #0
 800277a:	4682      	mov	sl, r0
 800277c:	2300      	movs	r3, #0
 800277e:	4630      	mov	r0, r6
 8002780:	4639      	mov	r1, r7
 8002782:	f7fe f91b 	bl	80009bc <__aeabi_dcmplt>
 8002786:	b148      	cbz	r0, 800279c <_dtoa_r+0x16c>
 8002788:	4650      	mov	r0, sl
 800278a:	f7fd fe3b 	bl	8000404 <__aeabi_i2d>
 800278e:	4632      	mov	r2, r6
 8002790:	463b      	mov	r3, r7
 8002792:	f7fe f909 	bl	80009a8 <__aeabi_dcmpeq>
 8002796:	b908      	cbnz	r0, 800279c <_dtoa_r+0x16c>
 8002798:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 800279c:	f1ba 0f16 	cmp.w	sl, #22
 80027a0:	d85a      	bhi.n	8002858 <_dtoa_r+0x228>
 80027a2:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80027a6:	496d      	ldr	r1, [pc, #436]	; (800295c <_dtoa_r+0x32c>)
 80027a8:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 80027ac:	e9d1 0100 	ldrd	r0, r1, [r1]
 80027b0:	f7fe f922 	bl	80009f8 <__aeabi_dcmpgt>
 80027b4:	2800      	cmp	r0, #0
 80027b6:	d051      	beq.n	800285c <_dtoa_r+0x22c>
 80027b8:	2300      	movs	r3, #0
 80027ba:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 80027be:	930d      	str	r3, [sp, #52]	; 0x34
 80027c0:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80027c2:	1b5d      	subs	r5, r3, r5
 80027c4:	1e6b      	subs	r3, r5, #1
 80027c6:	9307      	str	r3, [sp, #28]
 80027c8:	bf43      	ittte	mi
 80027ca:	2300      	movmi	r3, #0
 80027cc:	f1c5 0901 	rsbmi	r9, r5, #1
 80027d0:	9307      	strmi	r3, [sp, #28]
 80027d2:	f04f 0900 	movpl.w	r9, #0
 80027d6:	f1ba 0f00 	cmp.w	sl, #0
 80027da:	db41      	blt.n	8002860 <_dtoa_r+0x230>
 80027dc:	9b07      	ldr	r3, [sp, #28]
 80027de:	f8cd a030 	str.w	sl, [sp, #48]	; 0x30
 80027e2:	4453      	add	r3, sl
 80027e4:	9307      	str	r3, [sp, #28]
 80027e6:	2300      	movs	r3, #0
 80027e8:	9308      	str	r3, [sp, #32]
 80027ea:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 80027ec:	2b09      	cmp	r3, #9
 80027ee:	f200 808f 	bhi.w	8002910 <_dtoa_r+0x2e0>
 80027f2:	2b05      	cmp	r3, #5
 80027f4:	bfc4      	itt	gt
 80027f6:	3b04      	subgt	r3, #4
 80027f8:	931e      	strgt	r3, [sp, #120]	; 0x78
 80027fa:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 80027fc:	bfc8      	it	gt
 80027fe:	2500      	movgt	r5, #0
 8002800:	f1a3 0302 	sub.w	r3, r3, #2
 8002804:	bfd8      	it	le
 8002806:	2501      	movle	r5, #1
 8002808:	2b03      	cmp	r3, #3
 800280a:	f200 808d 	bhi.w	8002928 <_dtoa_r+0x2f8>
 800280e:	e8df f003 	tbb	[pc, r3]
 8002812:	7d7b      	.short	0x7d7b
 8002814:	6f2f      	.short	0x6f2f
 8002816:	e9dd 5312 	ldrd	r5, r3, [sp, #72]	; 0x48
 800281a:	441d      	add	r5, r3
 800281c:	f205 4032 	addw	r0, r5, #1074	; 0x432
 8002820:	2820      	cmp	r0, #32
 8002822:	dd13      	ble.n	800284c <_dtoa_r+0x21c>
 8002824:	f1c0 0040 	rsb	r0, r0, #64	; 0x40
 8002828:	9b02      	ldr	r3, [sp, #8]
 800282a:	fa08 f800 	lsl.w	r8, r8, r0
 800282e:	f205 4012 	addw	r0, r5, #1042	; 0x412
 8002832:	fa23 f000 	lsr.w	r0, r3, r0
 8002836:	ea48 0000 	orr.w	r0, r8, r0
 800283a:	f7fd fdd3 	bl	80003e4 <__aeabi_ui2d>
 800283e:	2301      	movs	r3, #1
 8002840:	4680      	mov	r8, r0
 8002842:	f1a1 79f8 	sub.w	r9, r1, #32505856	; 0x1f00000
 8002846:	3d01      	subs	r5, #1
 8002848:	9310      	str	r3, [sp, #64]	; 0x40
 800284a:	e771      	b.n	8002730 <_dtoa_r+0x100>
 800284c:	9b02      	ldr	r3, [sp, #8]
 800284e:	f1c0 0020 	rsb	r0, r0, #32
 8002852:	fa03 f000 	lsl.w	r0, r3, r0
 8002856:	e7f0      	b.n	800283a <_dtoa_r+0x20a>
 8002858:	2301      	movs	r3, #1
 800285a:	e7b0      	b.n	80027be <_dtoa_r+0x18e>
 800285c:	900d      	str	r0, [sp, #52]	; 0x34
 800285e:	e7af      	b.n	80027c0 <_dtoa_r+0x190>
 8002860:	f1ca 0300 	rsb	r3, sl, #0
 8002864:	9308      	str	r3, [sp, #32]
 8002866:	2300      	movs	r3, #0
 8002868:	eba9 090a 	sub.w	r9, r9, sl
 800286c:	930c      	str	r3, [sp, #48]	; 0x30
 800286e:	e7bc      	b.n	80027ea <_dtoa_r+0x1ba>
 8002870:	2301      	movs	r3, #1
 8002872:	9309      	str	r3, [sp, #36]	; 0x24
 8002874:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8002876:	2b00      	cmp	r3, #0
 8002878:	dd74      	ble.n	8002964 <_dtoa_r+0x334>
 800287a:	4698      	mov	r8, r3
 800287c:	9304      	str	r3, [sp, #16]
 800287e:	2200      	movs	r2, #0
 8002880:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8002882:	6072      	str	r2, [r6, #4]
 8002884:	2204      	movs	r2, #4
 8002886:	f102 0014 	add.w	r0, r2, #20
 800288a:	4298      	cmp	r0, r3
 800288c:	6871      	ldr	r1, [r6, #4]
 800288e:	d96e      	bls.n	800296e <_dtoa_r+0x33e>
 8002890:	4620      	mov	r0, r4
 8002892:	f000 fca2 	bl	80031da <_Balloc>
 8002896:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8002898:	6030      	str	r0, [r6, #0]
 800289a:	681b      	ldr	r3, [r3, #0]
 800289c:	f1b8 0f0e 	cmp.w	r8, #14
 80028a0:	9306      	str	r3, [sp, #24]
 80028a2:	f200 80ed 	bhi.w	8002a80 <_dtoa_r+0x450>
 80028a6:	2d00      	cmp	r5, #0
 80028a8:	f000 80ea 	beq.w	8002a80 <_dtoa_r+0x450>
 80028ac:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80028b0:	f1ba 0f00 	cmp.w	sl, #0
 80028b4:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
 80028b8:	dd77      	ble.n	80029aa <_dtoa_r+0x37a>
 80028ba:	4a28      	ldr	r2, [pc, #160]	; (800295c <_dtoa_r+0x32c>)
 80028bc:	f00a 030f 	and.w	r3, sl, #15
 80028c0:	ea4f 162a 	mov.w	r6, sl, asr #4
 80028c4:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 80028c8:	06f0      	lsls	r0, r6, #27
 80028ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 80028ce:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 80028d2:	d568      	bpl.n	80029a6 <_dtoa_r+0x376>
 80028d4:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 80028d8:	4b21      	ldr	r3, [pc, #132]	; (8002960 <_dtoa_r+0x330>)
 80028da:	2503      	movs	r5, #3
 80028dc:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80028e0:	f7fd ff24 	bl	800072c <__aeabi_ddiv>
 80028e4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80028e8:	f006 060f 	and.w	r6, r6, #15
 80028ec:	4f1c      	ldr	r7, [pc, #112]	; (8002960 <_dtoa_r+0x330>)
 80028ee:	e04f      	b.n	8002990 <_dtoa_r+0x360>
 80028f0:	2301      	movs	r3, #1
 80028f2:	9309      	str	r3, [sp, #36]	; 0x24
 80028f4:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 80028f6:	4453      	add	r3, sl
 80028f8:	f103 0801 	add.w	r8, r3, #1
 80028fc:	9304      	str	r3, [sp, #16]
 80028fe:	4643      	mov	r3, r8
 8002900:	2b01      	cmp	r3, #1
 8002902:	bfb8      	it	lt
 8002904:	2301      	movlt	r3, #1
 8002906:	e7ba      	b.n	800287e <_dtoa_r+0x24e>
 8002908:	2300      	movs	r3, #0
 800290a:	e7b2      	b.n	8002872 <_dtoa_r+0x242>
 800290c:	2300      	movs	r3, #0
 800290e:	e7f0      	b.n	80028f2 <_dtoa_r+0x2c2>
 8002910:	2501      	movs	r5, #1
 8002912:	2300      	movs	r3, #0
 8002914:	9509      	str	r5, [sp, #36]	; 0x24
 8002916:	931e      	str	r3, [sp, #120]	; 0x78
 8002918:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800291c:	2200      	movs	r2, #0
 800291e:	9304      	str	r3, [sp, #16]
 8002920:	4698      	mov	r8, r3
 8002922:	2312      	movs	r3, #18
 8002924:	921f      	str	r2, [sp, #124]	; 0x7c
 8002926:	e7aa      	b.n	800287e <_dtoa_r+0x24e>
 8002928:	2301      	movs	r3, #1
 800292a:	9309      	str	r3, [sp, #36]	; 0x24
 800292c:	e7f4      	b.n	8002918 <_dtoa_r+0x2e8>
 800292e:	bf00      	nop
 8002930:	636f4361 	.word	0x636f4361
 8002934:	3fd287a7 	.word	0x3fd287a7
 8002938:	8b60c8b3 	.word	0x8b60c8b3
 800293c:	3fc68a28 	.word	0x3fc68a28
 8002940:	509f79fb 	.word	0x509f79fb
 8002944:	3fd34413 	.word	0x3fd34413
 8002948:	7ff00000 	.word	0x7ff00000
 800294c:	08003923 	.word	0x08003923
 8002950:	0800391a 	.word	0x0800391a
 8002954:	08003919 	.word	0x08003919
 8002958:	3ff80000 	.word	0x3ff80000
 800295c:	080039b0 	.word	0x080039b0
 8002960:	08003988 	.word	0x08003988
 8002964:	2301      	movs	r3, #1
 8002966:	9304      	str	r3, [sp, #16]
 8002968:	4698      	mov	r8, r3
 800296a:	461a      	mov	r2, r3
 800296c:	e7da      	b.n	8002924 <_dtoa_r+0x2f4>
 800296e:	3101      	adds	r1, #1
 8002970:	6071      	str	r1, [r6, #4]
 8002972:	0052      	lsls	r2, r2, #1
 8002974:	e787      	b.n	8002886 <_dtoa_r+0x256>
 8002976:	07f1      	lsls	r1, r6, #31
 8002978:	d508      	bpl.n	800298c <_dtoa_r+0x35c>
 800297a:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800297e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8002982:	f7fd fda9 	bl	80004d8 <__aeabi_dmul>
 8002986:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 800298a:	3501      	adds	r5, #1
 800298c:	1076      	asrs	r6, r6, #1
 800298e:	3708      	adds	r7, #8
 8002990:	2e00      	cmp	r6, #0
 8002992:	d1f0      	bne.n	8002976 <_dtoa_r+0x346>
 8002994:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8002998:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800299c:	f7fd fec6 	bl	800072c <__aeabi_ddiv>
 80029a0:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80029a4:	e01b      	b.n	80029de <_dtoa_r+0x3ae>
 80029a6:	2502      	movs	r5, #2
 80029a8:	e7a0      	b.n	80028ec <_dtoa_r+0x2bc>
 80029aa:	f000 80a4 	beq.w	8002af6 <_dtoa_r+0x4c6>
 80029ae:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 80029b2:	f1ca 0600 	rsb	r6, sl, #0
 80029b6:	4ba0      	ldr	r3, [pc, #640]	; (8002c38 <_dtoa_r+0x608>)
 80029b8:	f006 020f 	and.w	r2, r6, #15
 80029bc:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80029c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80029c4:	f7fd fd88 	bl	80004d8 <__aeabi_dmul>
 80029c8:	2502      	movs	r5, #2
 80029ca:	2300      	movs	r3, #0
 80029cc:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80029d0:	4f9a      	ldr	r7, [pc, #616]	; (8002c3c <_dtoa_r+0x60c>)
 80029d2:	1136      	asrs	r6, r6, #4
 80029d4:	2e00      	cmp	r6, #0
 80029d6:	f040 8083 	bne.w	8002ae0 <_dtoa_r+0x4b0>
 80029da:	2b00      	cmp	r3, #0
 80029dc:	d1e0      	bne.n	80029a0 <_dtoa_r+0x370>
 80029de:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80029e0:	2b00      	cmp	r3, #0
 80029e2:	f000 808a 	beq.w	8002afa <_dtoa_r+0x4ca>
 80029e6:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80029ea:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 80029ee:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 80029f2:	2200      	movs	r2, #0
 80029f4:	4b92      	ldr	r3, [pc, #584]	; (8002c40 <_dtoa_r+0x610>)
 80029f6:	f7fd ffe1 	bl	80009bc <__aeabi_dcmplt>
 80029fa:	2800      	cmp	r0, #0
 80029fc:	d07d      	beq.n	8002afa <_dtoa_r+0x4ca>
 80029fe:	f1b8 0f00 	cmp.w	r8, #0
 8002a02:	d07a      	beq.n	8002afa <_dtoa_r+0x4ca>
 8002a04:	9b04      	ldr	r3, [sp, #16]
 8002a06:	2b00      	cmp	r3, #0
 8002a08:	dd36      	ble.n	8002a78 <_dtoa_r+0x448>
 8002a0a:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8002a0e:	2200      	movs	r2, #0
 8002a10:	4b8c      	ldr	r3, [pc, #560]	; (8002c44 <_dtoa_r+0x614>)
 8002a12:	f7fd fd61 	bl	80004d8 <__aeabi_dmul>
 8002a16:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8002a1a:	9e04      	ldr	r6, [sp, #16]
 8002a1c:	f10a 37ff 	add.w	r7, sl, #4294967295	; 0xffffffff
 8002a20:	3501      	adds	r5, #1
 8002a22:	4628      	mov	r0, r5
 8002a24:	f7fd fcee 	bl	8000404 <__aeabi_i2d>
 8002a28:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8002a2c:	f7fd fd54 	bl	80004d8 <__aeabi_dmul>
 8002a30:	2200      	movs	r2, #0
 8002a32:	4b85      	ldr	r3, [pc, #532]	; (8002c48 <_dtoa_r+0x618>)
 8002a34:	f7fd fb9a 	bl	800016c <__adddf3>
 8002a38:	f1a1 7550 	sub.w	r5, r1, #54525952	; 0x3400000
 8002a3c:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8002a40:	950b      	str	r5, [sp, #44]	; 0x2c
 8002a42:	2e00      	cmp	r6, #0
 8002a44:	d15c      	bne.n	8002b00 <_dtoa_r+0x4d0>
 8002a46:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8002a4a:	2200      	movs	r2, #0
 8002a4c:	4b7f      	ldr	r3, [pc, #508]	; (8002c4c <_dtoa_r+0x61c>)
 8002a4e:	f7fd fb8b 	bl	8000168 <__aeabi_dsub>
 8002a52:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8002a54:	462b      	mov	r3, r5
 8002a56:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8002a5a:	f7fd ffcd 	bl	80009f8 <__aeabi_dcmpgt>
 8002a5e:	2800      	cmp	r0, #0
 8002a60:	f040 8281 	bne.w	8002f66 <_dtoa_r+0x936>
 8002a64:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8002a68:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8002a6a:	f105 4300 	add.w	r3, r5, #2147483648	; 0x80000000
 8002a6e:	f7fd ffa5 	bl	80009bc <__aeabi_dcmplt>
 8002a72:	2800      	cmp	r0, #0
 8002a74:	f040 8275 	bne.w	8002f62 <_dtoa_r+0x932>
 8002a78:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 8002a7c:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8002a80:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8002a82:	2b00      	cmp	r3, #0
 8002a84:	f2c0 814b 	blt.w	8002d1e <_dtoa_r+0x6ee>
 8002a88:	f1ba 0f0e 	cmp.w	sl, #14
 8002a8c:	f300 8147 	bgt.w	8002d1e <_dtoa_r+0x6ee>
 8002a90:	4b69      	ldr	r3, [pc, #420]	; (8002c38 <_dtoa_r+0x608>)
 8002a92:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8002a96:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002a9a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8002a9e:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8002aa0:	2b00      	cmp	r3, #0
 8002aa2:	f280 80d7 	bge.w	8002c54 <_dtoa_r+0x624>
 8002aa6:	f1b8 0f00 	cmp.w	r8, #0
 8002aaa:	f300 80d3 	bgt.w	8002c54 <_dtoa_r+0x624>
 8002aae:	f040 8257 	bne.w	8002f60 <_dtoa_r+0x930>
 8002ab2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8002ab6:	2200      	movs	r2, #0
 8002ab8:	4b64      	ldr	r3, [pc, #400]	; (8002c4c <_dtoa_r+0x61c>)
 8002aba:	f7fd fd0d 	bl	80004d8 <__aeabi_dmul>
 8002abe:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8002ac2:	f7fd ff8f 	bl	80009e4 <__aeabi_dcmpge>
 8002ac6:	4646      	mov	r6, r8
 8002ac8:	4647      	mov	r7, r8
 8002aca:	2800      	cmp	r0, #0
 8002acc:	f040 822d 	bne.w	8002f2a <_dtoa_r+0x8fa>
 8002ad0:	9b06      	ldr	r3, [sp, #24]
 8002ad2:	9a06      	ldr	r2, [sp, #24]
 8002ad4:	1c5d      	adds	r5, r3, #1
 8002ad6:	2331      	movs	r3, #49	; 0x31
 8002ad8:	f10a 0a01 	add.w	sl, sl, #1
 8002adc:	7013      	strb	r3, [r2, #0]
 8002ade:	e228      	b.n	8002f32 <_dtoa_r+0x902>
 8002ae0:	07f2      	lsls	r2, r6, #31
 8002ae2:	d505      	bpl.n	8002af0 <_dtoa_r+0x4c0>
 8002ae4:	e9d7 2300 	ldrd	r2, r3, [r7]
 8002ae8:	f7fd fcf6 	bl	80004d8 <__aeabi_dmul>
 8002aec:	2301      	movs	r3, #1
 8002aee:	3501      	adds	r5, #1
 8002af0:	1076      	asrs	r6, r6, #1
 8002af2:	3708      	adds	r7, #8
 8002af4:	e76e      	b.n	80029d4 <_dtoa_r+0x3a4>
 8002af6:	2502      	movs	r5, #2
 8002af8:	e771      	b.n	80029de <_dtoa_r+0x3ae>
 8002afa:	4657      	mov	r7, sl
 8002afc:	4646      	mov	r6, r8
 8002afe:	e790      	b.n	8002a22 <_dtoa_r+0x3f2>
 8002b00:	4b4d      	ldr	r3, [pc, #308]	; (8002c38 <_dtoa_r+0x608>)
 8002b02:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8002b06:	e953 0102 	ldrd	r0, r1, [r3, #-8]
 8002b0a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8002b0c:	2b00      	cmp	r3, #0
 8002b0e:	d048      	beq.n	8002ba2 <_dtoa_r+0x572>
 8002b10:	4602      	mov	r2, r0
 8002b12:	460b      	mov	r3, r1
 8002b14:	2000      	movs	r0, #0
 8002b16:	494e      	ldr	r1, [pc, #312]	; (8002c50 <_dtoa_r+0x620>)
 8002b18:	f7fd fe08 	bl	800072c <__aeabi_ddiv>
 8002b1c:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8002b20:	f7fd fb22 	bl	8000168 <__aeabi_dsub>
 8002b24:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8002b28:	9d06      	ldr	r5, [sp, #24]
 8002b2a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8002b2e:	f7fd ff83 	bl	8000a38 <__aeabi_d2iz>
 8002b32:	9011      	str	r0, [sp, #68]	; 0x44
 8002b34:	f7fd fc66 	bl	8000404 <__aeabi_i2d>
 8002b38:	4602      	mov	r2, r0
 8002b3a:	460b      	mov	r3, r1
 8002b3c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8002b40:	f7fd fb12 	bl	8000168 <__aeabi_dsub>
 8002b44:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8002b46:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8002b4a:	3330      	adds	r3, #48	; 0x30
 8002b4c:	f805 3b01 	strb.w	r3, [r5], #1
 8002b50:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8002b54:	f7fd ff32 	bl	80009bc <__aeabi_dcmplt>
 8002b58:	2800      	cmp	r0, #0
 8002b5a:	d163      	bne.n	8002c24 <_dtoa_r+0x5f4>
 8002b5c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8002b60:	2000      	movs	r0, #0
 8002b62:	4937      	ldr	r1, [pc, #220]	; (8002c40 <_dtoa_r+0x610>)
 8002b64:	f7fd fb00 	bl	8000168 <__aeabi_dsub>
 8002b68:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8002b6c:	f7fd ff26 	bl	80009bc <__aeabi_dcmplt>
 8002b70:	2800      	cmp	r0, #0
 8002b72:	f040 80b5 	bne.w	8002ce0 <_dtoa_r+0x6b0>
 8002b76:	9b06      	ldr	r3, [sp, #24]
 8002b78:	1aeb      	subs	r3, r5, r3
 8002b7a:	429e      	cmp	r6, r3
 8002b7c:	f77f af7c 	ble.w	8002a78 <_dtoa_r+0x448>
 8002b80:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8002b84:	2200      	movs	r2, #0
 8002b86:	4b2f      	ldr	r3, [pc, #188]	; (8002c44 <_dtoa_r+0x614>)
 8002b88:	f7fd fca6 	bl	80004d8 <__aeabi_dmul>
 8002b8c:	2200      	movs	r2, #0
 8002b8e:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8002b92:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8002b96:	4b2b      	ldr	r3, [pc, #172]	; (8002c44 <_dtoa_r+0x614>)
 8002b98:	f7fd fc9e 	bl	80004d8 <__aeabi_dmul>
 8002b9c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8002ba0:	e7c3      	b.n	8002b2a <_dtoa_r+0x4fa>
 8002ba2:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8002ba6:	f7fd fc97 	bl	80004d8 <__aeabi_dmul>
 8002baa:	9b06      	ldr	r3, [sp, #24]
 8002bac:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8002bb0:	199d      	adds	r5, r3, r6
 8002bb2:	461e      	mov	r6, r3
 8002bb4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8002bb8:	f7fd ff3e 	bl	8000a38 <__aeabi_d2iz>
 8002bbc:	9011      	str	r0, [sp, #68]	; 0x44
 8002bbe:	f7fd fc21 	bl	8000404 <__aeabi_i2d>
 8002bc2:	4602      	mov	r2, r0
 8002bc4:	460b      	mov	r3, r1
 8002bc6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8002bca:	f7fd facd 	bl	8000168 <__aeabi_dsub>
 8002bce:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8002bd0:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8002bd4:	3330      	adds	r3, #48	; 0x30
 8002bd6:	f806 3b01 	strb.w	r3, [r6], #1
 8002bda:	42ae      	cmp	r6, r5
 8002bdc:	f04f 0200 	mov.w	r2, #0
 8002be0:	d124      	bne.n	8002c2c <_dtoa_r+0x5fc>
 8002be2:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8002be6:	4b1a      	ldr	r3, [pc, #104]	; (8002c50 <_dtoa_r+0x620>)
 8002be8:	f7fd fac0 	bl	800016c <__adddf3>
 8002bec:	4602      	mov	r2, r0
 8002bee:	460b      	mov	r3, r1
 8002bf0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8002bf4:	f7fd ff00 	bl	80009f8 <__aeabi_dcmpgt>
 8002bf8:	2800      	cmp	r0, #0
 8002bfa:	d171      	bne.n	8002ce0 <_dtoa_r+0x6b0>
 8002bfc:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8002c00:	2000      	movs	r0, #0
 8002c02:	4913      	ldr	r1, [pc, #76]	; (8002c50 <_dtoa_r+0x620>)
 8002c04:	f7fd fab0 	bl	8000168 <__aeabi_dsub>
 8002c08:	4602      	mov	r2, r0
 8002c0a:	460b      	mov	r3, r1
 8002c0c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8002c10:	f7fd fed4 	bl	80009bc <__aeabi_dcmplt>
 8002c14:	2800      	cmp	r0, #0
 8002c16:	f43f af2f 	beq.w	8002a78 <_dtoa_r+0x448>
 8002c1a:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8002c1e:	1e6a      	subs	r2, r5, #1
 8002c20:	2b30      	cmp	r3, #48	; 0x30
 8002c22:	d001      	beq.n	8002c28 <_dtoa_r+0x5f8>
 8002c24:	46ba      	mov	sl, r7
 8002c26:	e04a      	b.n	8002cbe <_dtoa_r+0x68e>
 8002c28:	4615      	mov	r5, r2
 8002c2a:	e7f6      	b.n	8002c1a <_dtoa_r+0x5ea>
 8002c2c:	4b05      	ldr	r3, [pc, #20]	; (8002c44 <_dtoa_r+0x614>)
 8002c2e:	f7fd fc53 	bl	80004d8 <__aeabi_dmul>
 8002c32:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8002c36:	e7bd      	b.n	8002bb4 <_dtoa_r+0x584>
 8002c38:	080039b0 	.word	0x080039b0
 8002c3c:	08003988 	.word	0x08003988
 8002c40:	3ff00000 	.word	0x3ff00000
 8002c44:	40240000 	.word	0x40240000
 8002c48:	401c0000 	.word	0x401c0000
 8002c4c:	40140000 	.word	0x40140000
 8002c50:	3fe00000 	.word	0x3fe00000
 8002c54:	9d06      	ldr	r5, [sp, #24]
 8002c56:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8002c5a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8002c5e:	4630      	mov	r0, r6
 8002c60:	4639      	mov	r1, r7
 8002c62:	f7fd fd63 	bl	800072c <__aeabi_ddiv>
 8002c66:	f7fd fee7 	bl	8000a38 <__aeabi_d2iz>
 8002c6a:	4681      	mov	r9, r0
 8002c6c:	f7fd fbca 	bl	8000404 <__aeabi_i2d>
 8002c70:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8002c74:	f7fd fc30 	bl	80004d8 <__aeabi_dmul>
 8002c78:	4602      	mov	r2, r0
 8002c7a:	460b      	mov	r3, r1
 8002c7c:	4630      	mov	r0, r6
 8002c7e:	4639      	mov	r1, r7
 8002c80:	f7fd fa72 	bl	8000168 <__aeabi_dsub>
 8002c84:	f109 0630 	add.w	r6, r9, #48	; 0x30
 8002c88:	f805 6b01 	strb.w	r6, [r5], #1
 8002c8c:	9e06      	ldr	r6, [sp, #24]
 8002c8e:	4602      	mov	r2, r0
 8002c90:	1bae      	subs	r6, r5, r6
 8002c92:	45b0      	cmp	r8, r6
 8002c94:	460b      	mov	r3, r1
 8002c96:	d135      	bne.n	8002d04 <_dtoa_r+0x6d4>
 8002c98:	f7fd fa68 	bl	800016c <__adddf3>
 8002c9c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8002ca0:	4606      	mov	r6, r0
 8002ca2:	460f      	mov	r7, r1
 8002ca4:	f7fd fea8 	bl	80009f8 <__aeabi_dcmpgt>
 8002ca8:	b9c8      	cbnz	r0, 8002cde <_dtoa_r+0x6ae>
 8002caa:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8002cae:	4630      	mov	r0, r6
 8002cb0:	4639      	mov	r1, r7
 8002cb2:	f7fd fe79 	bl	80009a8 <__aeabi_dcmpeq>
 8002cb6:	b110      	cbz	r0, 8002cbe <_dtoa_r+0x68e>
 8002cb8:	f019 0f01 	tst.w	r9, #1
 8002cbc:	d10f      	bne.n	8002cde <_dtoa_r+0x6ae>
 8002cbe:	4659      	mov	r1, fp
 8002cc0:	4620      	mov	r0, r4
 8002cc2:	f000 fabe 	bl	8003242 <_Bfree>
 8002cc6:	2300      	movs	r3, #0
 8002cc8:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8002cca:	702b      	strb	r3, [r5, #0]
 8002ccc:	f10a 0301 	add.w	r3, sl, #1
 8002cd0:	6013      	str	r3, [r2, #0]
 8002cd2:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8002cd4:	2b00      	cmp	r3, #0
 8002cd6:	f43f acf3 	beq.w	80026c0 <_dtoa_r+0x90>
 8002cda:	601d      	str	r5, [r3, #0]
 8002cdc:	e4f0      	b.n	80026c0 <_dtoa_r+0x90>
 8002cde:	4657      	mov	r7, sl
 8002ce0:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8002ce4:	1e6b      	subs	r3, r5, #1
 8002ce6:	2a39      	cmp	r2, #57	; 0x39
 8002ce8:	d106      	bne.n	8002cf8 <_dtoa_r+0x6c8>
 8002cea:	9a06      	ldr	r2, [sp, #24]
 8002cec:	429a      	cmp	r2, r3
 8002cee:	d107      	bne.n	8002d00 <_dtoa_r+0x6d0>
 8002cf0:	2330      	movs	r3, #48	; 0x30
 8002cf2:	7013      	strb	r3, [r2, #0]
 8002cf4:	4613      	mov	r3, r2
 8002cf6:	3701      	adds	r7, #1
 8002cf8:	781a      	ldrb	r2, [r3, #0]
 8002cfa:	3201      	adds	r2, #1
 8002cfc:	701a      	strb	r2, [r3, #0]
 8002cfe:	e791      	b.n	8002c24 <_dtoa_r+0x5f4>
 8002d00:	461d      	mov	r5, r3
 8002d02:	e7ed      	b.n	8002ce0 <_dtoa_r+0x6b0>
 8002d04:	2200      	movs	r2, #0
 8002d06:	4b99      	ldr	r3, [pc, #612]	; (8002f6c <_dtoa_r+0x93c>)
 8002d08:	f7fd fbe6 	bl	80004d8 <__aeabi_dmul>
 8002d0c:	2200      	movs	r2, #0
 8002d0e:	2300      	movs	r3, #0
 8002d10:	4606      	mov	r6, r0
 8002d12:	460f      	mov	r7, r1
 8002d14:	f7fd fe48 	bl	80009a8 <__aeabi_dcmpeq>
 8002d18:	2800      	cmp	r0, #0
 8002d1a:	d09e      	beq.n	8002c5a <_dtoa_r+0x62a>
 8002d1c:	e7cf      	b.n	8002cbe <_dtoa_r+0x68e>
 8002d1e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8002d20:	2a00      	cmp	r2, #0
 8002d22:	f000 8088 	beq.w	8002e36 <_dtoa_r+0x806>
 8002d26:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 8002d28:	2a01      	cmp	r2, #1
 8002d2a:	dc6d      	bgt.n	8002e08 <_dtoa_r+0x7d8>
 8002d2c:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8002d2e:	2a00      	cmp	r2, #0
 8002d30:	d066      	beq.n	8002e00 <_dtoa_r+0x7d0>
 8002d32:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8002d36:	464d      	mov	r5, r9
 8002d38:	9e08      	ldr	r6, [sp, #32]
 8002d3a:	9a07      	ldr	r2, [sp, #28]
 8002d3c:	2101      	movs	r1, #1
 8002d3e:	441a      	add	r2, r3
 8002d40:	4620      	mov	r0, r4
 8002d42:	4499      	add	r9, r3
 8002d44:	9207      	str	r2, [sp, #28]
 8002d46:	f000 fb1c 	bl	8003382 <__i2b>
 8002d4a:	4607      	mov	r7, r0
 8002d4c:	2d00      	cmp	r5, #0
 8002d4e:	dd0b      	ble.n	8002d68 <_dtoa_r+0x738>
 8002d50:	9b07      	ldr	r3, [sp, #28]
 8002d52:	2b00      	cmp	r3, #0
 8002d54:	dd08      	ble.n	8002d68 <_dtoa_r+0x738>
 8002d56:	42ab      	cmp	r3, r5
 8002d58:	bfa8      	it	ge
 8002d5a:	462b      	movge	r3, r5
 8002d5c:	9a07      	ldr	r2, [sp, #28]
 8002d5e:	eba9 0903 	sub.w	r9, r9, r3
 8002d62:	1aed      	subs	r5, r5, r3
 8002d64:	1ad3      	subs	r3, r2, r3
 8002d66:	9307      	str	r3, [sp, #28]
 8002d68:	9b08      	ldr	r3, [sp, #32]
 8002d6a:	b1eb      	cbz	r3, 8002da8 <_dtoa_r+0x778>
 8002d6c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8002d6e:	2b00      	cmp	r3, #0
 8002d70:	d065      	beq.n	8002e3e <_dtoa_r+0x80e>
 8002d72:	b18e      	cbz	r6, 8002d98 <_dtoa_r+0x768>
 8002d74:	4639      	mov	r1, r7
 8002d76:	4632      	mov	r2, r6
 8002d78:	4620      	mov	r0, r4
 8002d7a:	f000 fba1 	bl	80034c0 <__pow5mult>
 8002d7e:	465a      	mov	r2, fp
 8002d80:	4601      	mov	r1, r0
 8002d82:	4607      	mov	r7, r0
 8002d84:	4620      	mov	r0, r4
 8002d86:	f000 fb05 	bl	8003394 <__multiply>
 8002d8a:	4659      	mov	r1, fp
 8002d8c:	900a      	str	r0, [sp, #40]	; 0x28
 8002d8e:	4620      	mov	r0, r4
 8002d90:	f000 fa57 	bl	8003242 <_Bfree>
 8002d94:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8002d96:	469b      	mov	fp, r3
 8002d98:	9b08      	ldr	r3, [sp, #32]
 8002d9a:	1b9a      	subs	r2, r3, r6
 8002d9c:	d004      	beq.n	8002da8 <_dtoa_r+0x778>
 8002d9e:	4659      	mov	r1, fp
 8002da0:	4620      	mov	r0, r4
 8002da2:	f000 fb8d 	bl	80034c0 <__pow5mult>
 8002da6:	4683      	mov	fp, r0
 8002da8:	2101      	movs	r1, #1
 8002daa:	4620      	mov	r0, r4
 8002dac:	f000 fae9 	bl	8003382 <__i2b>
 8002db0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8002db2:	4606      	mov	r6, r0
 8002db4:	2b00      	cmp	r3, #0
 8002db6:	f000 81c6 	beq.w	8003146 <_dtoa_r+0xb16>
 8002dba:	461a      	mov	r2, r3
 8002dbc:	4601      	mov	r1, r0
 8002dbe:	4620      	mov	r0, r4
 8002dc0:	f000 fb7e 	bl	80034c0 <__pow5mult>
 8002dc4:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8002dc6:	4606      	mov	r6, r0
 8002dc8:	2b01      	cmp	r3, #1
 8002dca:	dc3e      	bgt.n	8002e4a <_dtoa_r+0x81a>
 8002dcc:	9b02      	ldr	r3, [sp, #8]
 8002dce:	2b00      	cmp	r3, #0
 8002dd0:	d137      	bne.n	8002e42 <_dtoa_r+0x812>
 8002dd2:	9b03      	ldr	r3, [sp, #12]
 8002dd4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8002dd8:	2b00      	cmp	r3, #0
 8002dda:	d134      	bne.n	8002e46 <_dtoa_r+0x816>
 8002ddc:	9b03      	ldr	r3, [sp, #12]
 8002dde:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8002de2:	0d1b      	lsrs	r3, r3, #20
 8002de4:	051b      	lsls	r3, r3, #20
 8002de6:	b12b      	cbz	r3, 8002df4 <_dtoa_r+0x7c4>
 8002de8:	9b07      	ldr	r3, [sp, #28]
 8002dea:	f109 0901 	add.w	r9, r9, #1
 8002dee:	3301      	adds	r3, #1
 8002df0:	9307      	str	r3, [sp, #28]
 8002df2:	2301      	movs	r3, #1
 8002df4:	9308      	str	r3, [sp, #32]
 8002df6:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8002df8:	2b00      	cmp	r3, #0
 8002dfa:	d128      	bne.n	8002e4e <_dtoa_r+0x81e>
 8002dfc:	2001      	movs	r0, #1
 8002dfe:	e02e      	b.n	8002e5e <_dtoa_r+0x82e>
 8002e00:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8002e02:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8002e06:	e796      	b.n	8002d36 <_dtoa_r+0x706>
 8002e08:	9b08      	ldr	r3, [sp, #32]
 8002e0a:	f108 36ff 	add.w	r6, r8, #4294967295	; 0xffffffff
 8002e0e:	42b3      	cmp	r3, r6
 8002e10:	bfb7      	itett	lt
 8002e12:	9b08      	ldrlt	r3, [sp, #32]
 8002e14:	1b9e      	subge	r6, r3, r6
 8002e16:	1af2      	sublt	r2, r6, r3
 8002e18:	9b0c      	ldrlt	r3, [sp, #48]	; 0x30
 8002e1a:	bfbf      	itttt	lt
 8002e1c:	9608      	strlt	r6, [sp, #32]
 8002e1e:	189b      	addlt	r3, r3, r2
 8002e20:	930c      	strlt	r3, [sp, #48]	; 0x30
 8002e22:	2600      	movlt	r6, #0
 8002e24:	f1b8 0f00 	cmp.w	r8, #0
 8002e28:	bfb9      	ittee	lt
 8002e2a:	eba9 0508 	sublt.w	r5, r9, r8
 8002e2e:	2300      	movlt	r3, #0
 8002e30:	464d      	movge	r5, r9
 8002e32:	4643      	movge	r3, r8
 8002e34:	e781      	b.n	8002d3a <_dtoa_r+0x70a>
 8002e36:	9e08      	ldr	r6, [sp, #32]
 8002e38:	464d      	mov	r5, r9
 8002e3a:	9f09      	ldr	r7, [sp, #36]	; 0x24
 8002e3c:	e786      	b.n	8002d4c <_dtoa_r+0x71c>
 8002e3e:	9a08      	ldr	r2, [sp, #32]
 8002e40:	e7ad      	b.n	8002d9e <_dtoa_r+0x76e>
 8002e42:	2300      	movs	r3, #0
 8002e44:	e7d6      	b.n	8002df4 <_dtoa_r+0x7c4>
 8002e46:	9b02      	ldr	r3, [sp, #8]
 8002e48:	e7d4      	b.n	8002df4 <_dtoa_r+0x7c4>
 8002e4a:	2300      	movs	r3, #0
 8002e4c:	9308      	str	r3, [sp, #32]
 8002e4e:	6933      	ldr	r3, [r6, #16]
 8002e50:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8002e54:	6918      	ldr	r0, [r3, #16]
 8002e56:	f000 fa46 	bl	80032e6 <__hi0bits>
 8002e5a:	f1c0 0020 	rsb	r0, r0, #32
 8002e5e:	9b07      	ldr	r3, [sp, #28]
 8002e60:	4418      	add	r0, r3
 8002e62:	f010 001f 	ands.w	r0, r0, #31
 8002e66:	d047      	beq.n	8002ef8 <_dtoa_r+0x8c8>
 8002e68:	f1c0 0320 	rsb	r3, r0, #32
 8002e6c:	2b04      	cmp	r3, #4
 8002e6e:	dd3b      	ble.n	8002ee8 <_dtoa_r+0x8b8>
 8002e70:	9b07      	ldr	r3, [sp, #28]
 8002e72:	f1c0 001c 	rsb	r0, r0, #28
 8002e76:	4481      	add	r9, r0
 8002e78:	4405      	add	r5, r0
 8002e7a:	4403      	add	r3, r0
 8002e7c:	9307      	str	r3, [sp, #28]
 8002e7e:	f1b9 0f00 	cmp.w	r9, #0
 8002e82:	dd05      	ble.n	8002e90 <_dtoa_r+0x860>
 8002e84:	4659      	mov	r1, fp
 8002e86:	464a      	mov	r2, r9
 8002e88:	4620      	mov	r0, r4
 8002e8a:	f000 fb67 	bl	800355c <__lshift>
 8002e8e:	4683      	mov	fp, r0
 8002e90:	9b07      	ldr	r3, [sp, #28]
 8002e92:	2b00      	cmp	r3, #0
 8002e94:	dd05      	ble.n	8002ea2 <_dtoa_r+0x872>
 8002e96:	4631      	mov	r1, r6
 8002e98:	461a      	mov	r2, r3
 8002e9a:	4620      	mov	r0, r4
 8002e9c:	f000 fb5e 	bl	800355c <__lshift>
 8002ea0:	4606      	mov	r6, r0
 8002ea2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8002ea4:	b353      	cbz	r3, 8002efc <_dtoa_r+0x8cc>
 8002ea6:	4631      	mov	r1, r6
 8002ea8:	4658      	mov	r0, fp
 8002eaa:	f000 fbab 	bl	8003604 <__mcmp>
 8002eae:	2800      	cmp	r0, #0
 8002eb0:	da24      	bge.n	8002efc <_dtoa_r+0x8cc>
 8002eb2:	2300      	movs	r3, #0
 8002eb4:	4659      	mov	r1, fp
 8002eb6:	220a      	movs	r2, #10
 8002eb8:	4620      	mov	r0, r4
 8002eba:	f000 f9d9 	bl	8003270 <__multadd>
 8002ebe:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8002ec0:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 8002ec4:	4683      	mov	fp, r0
 8002ec6:	2b00      	cmp	r3, #0
 8002ec8:	f000 8144 	beq.w	8003154 <_dtoa_r+0xb24>
 8002ecc:	2300      	movs	r3, #0
 8002ece:	4639      	mov	r1, r7
 8002ed0:	220a      	movs	r2, #10
 8002ed2:	4620      	mov	r0, r4
 8002ed4:	f000 f9cc 	bl	8003270 <__multadd>
 8002ed8:	9b04      	ldr	r3, [sp, #16]
 8002eda:	4607      	mov	r7, r0
 8002edc:	2b00      	cmp	r3, #0
 8002ede:	dc4d      	bgt.n	8002f7c <_dtoa_r+0x94c>
 8002ee0:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8002ee2:	2b02      	cmp	r3, #2
 8002ee4:	dd4a      	ble.n	8002f7c <_dtoa_r+0x94c>
 8002ee6:	e011      	b.n	8002f0c <_dtoa_r+0x8dc>
 8002ee8:	d0c9      	beq.n	8002e7e <_dtoa_r+0x84e>
 8002eea:	9a07      	ldr	r2, [sp, #28]
 8002eec:	331c      	adds	r3, #28
 8002eee:	441a      	add	r2, r3
 8002ef0:	4499      	add	r9, r3
 8002ef2:	441d      	add	r5, r3
 8002ef4:	4613      	mov	r3, r2
 8002ef6:	e7c1      	b.n	8002e7c <_dtoa_r+0x84c>
 8002ef8:	4603      	mov	r3, r0
 8002efa:	e7f6      	b.n	8002eea <_dtoa_r+0x8ba>
 8002efc:	f1b8 0f00 	cmp.w	r8, #0
 8002f00:	dc36      	bgt.n	8002f70 <_dtoa_r+0x940>
 8002f02:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8002f04:	2b02      	cmp	r3, #2
 8002f06:	dd33      	ble.n	8002f70 <_dtoa_r+0x940>
 8002f08:	f8cd 8010 	str.w	r8, [sp, #16]
 8002f0c:	9b04      	ldr	r3, [sp, #16]
 8002f0e:	b963      	cbnz	r3, 8002f2a <_dtoa_r+0x8fa>
 8002f10:	4631      	mov	r1, r6
 8002f12:	2205      	movs	r2, #5
 8002f14:	4620      	mov	r0, r4
 8002f16:	f000 f9ab 	bl	8003270 <__multadd>
 8002f1a:	4601      	mov	r1, r0
 8002f1c:	4606      	mov	r6, r0
 8002f1e:	4658      	mov	r0, fp
 8002f20:	f000 fb70 	bl	8003604 <__mcmp>
 8002f24:	2800      	cmp	r0, #0
 8002f26:	f73f add3 	bgt.w	8002ad0 <_dtoa_r+0x4a0>
 8002f2a:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8002f2c:	9d06      	ldr	r5, [sp, #24]
 8002f2e:	ea6f 0a03 	mvn.w	sl, r3
 8002f32:	f04f 0900 	mov.w	r9, #0
 8002f36:	4631      	mov	r1, r6
 8002f38:	4620      	mov	r0, r4
 8002f3a:	f000 f982 	bl	8003242 <_Bfree>
 8002f3e:	2f00      	cmp	r7, #0
 8002f40:	f43f aebd 	beq.w	8002cbe <_dtoa_r+0x68e>
 8002f44:	f1b9 0f00 	cmp.w	r9, #0
 8002f48:	d005      	beq.n	8002f56 <_dtoa_r+0x926>
 8002f4a:	45b9      	cmp	r9, r7
 8002f4c:	d003      	beq.n	8002f56 <_dtoa_r+0x926>
 8002f4e:	4649      	mov	r1, r9
 8002f50:	4620      	mov	r0, r4
 8002f52:	f000 f976 	bl	8003242 <_Bfree>
 8002f56:	4639      	mov	r1, r7
 8002f58:	4620      	mov	r0, r4
 8002f5a:	f000 f972 	bl	8003242 <_Bfree>
 8002f5e:	e6ae      	b.n	8002cbe <_dtoa_r+0x68e>
 8002f60:	2600      	movs	r6, #0
 8002f62:	4637      	mov	r7, r6
 8002f64:	e7e1      	b.n	8002f2a <_dtoa_r+0x8fa>
 8002f66:	46ba      	mov	sl, r7
 8002f68:	4637      	mov	r7, r6
 8002f6a:	e5b1      	b.n	8002ad0 <_dtoa_r+0x4a0>
 8002f6c:	40240000 	.word	0x40240000
 8002f70:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8002f72:	f8cd 8010 	str.w	r8, [sp, #16]
 8002f76:	2b00      	cmp	r3, #0
 8002f78:	f000 80f3 	beq.w	8003162 <_dtoa_r+0xb32>
 8002f7c:	2d00      	cmp	r5, #0
 8002f7e:	dd05      	ble.n	8002f8c <_dtoa_r+0x95c>
 8002f80:	4639      	mov	r1, r7
 8002f82:	462a      	mov	r2, r5
 8002f84:	4620      	mov	r0, r4
 8002f86:	f000 fae9 	bl	800355c <__lshift>
 8002f8a:	4607      	mov	r7, r0
 8002f8c:	9b08      	ldr	r3, [sp, #32]
 8002f8e:	2b00      	cmp	r3, #0
 8002f90:	d04c      	beq.n	800302c <_dtoa_r+0x9fc>
 8002f92:	6879      	ldr	r1, [r7, #4]
 8002f94:	4620      	mov	r0, r4
 8002f96:	f000 f920 	bl	80031da <_Balloc>
 8002f9a:	4605      	mov	r5, r0
 8002f9c:	693a      	ldr	r2, [r7, #16]
 8002f9e:	f107 010c 	add.w	r1, r7, #12
 8002fa2:	3202      	adds	r2, #2
 8002fa4:	0092      	lsls	r2, r2, #2
 8002fa6:	300c      	adds	r0, #12
 8002fa8:	f000 f90c 	bl	80031c4 <memcpy>
 8002fac:	2201      	movs	r2, #1
 8002fae:	4629      	mov	r1, r5
 8002fb0:	4620      	mov	r0, r4
 8002fb2:	f000 fad3 	bl	800355c <__lshift>
 8002fb6:	46b9      	mov	r9, r7
 8002fb8:	4607      	mov	r7, r0
 8002fba:	9b06      	ldr	r3, [sp, #24]
 8002fbc:	9307      	str	r3, [sp, #28]
 8002fbe:	9b02      	ldr	r3, [sp, #8]
 8002fc0:	f003 0301 	and.w	r3, r3, #1
 8002fc4:	9308      	str	r3, [sp, #32]
 8002fc6:	4631      	mov	r1, r6
 8002fc8:	4658      	mov	r0, fp
 8002fca:	f7ff faa3 	bl	8002514 <quorem>
 8002fce:	4649      	mov	r1, r9
 8002fd0:	4605      	mov	r5, r0
 8002fd2:	f100 0830 	add.w	r8, r0, #48	; 0x30
 8002fd6:	4658      	mov	r0, fp
 8002fd8:	f000 fb14 	bl	8003604 <__mcmp>
 8002fdc:	463a      	mov	r2, r7
 8002fde:	9002      	str	r0, [sp, #8]
 8002fe0:	4631      	mov	r1, r6
 8002fe2:	4620      	mov	r0, r4
 8002fe4:	f000 fb28 	bl	8003638 <__mdiff>
 8002fe8:	68c3      	ldr	r3, [r0, #12]
 8002fea:	4602      	mov	r2, r0
 8002fec:	bb03      	cbnz	r3, 8003030 <_dtoa_r+0xa00>
 8002fee:	4601      	mov	r1, r0
 8002ff0:	9009      	str	r0, [sp, #36]	; 0x24
 8002ff2:	4658      	mov	r0, fp
 8002ff4:	f000 fb06 	bl	8003604 <__mcmp>
 8002ff8:	4603      	mov	r3, r0
 8002ffa:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8002ffc:	4611      	mov	r1, r2
 8002ffe:	4620      	mov	r0, r4
 8003000:	9309      	str	r3, [sp, #36]	; 0x24
 8003002:	f000 f91e 	bl	8003242 <_Bfree>
 8003006:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003008:	b9a3      	cbnz	r3, 8003034 <_dtoa_r+0xa04>
 800300a:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 800300c:	b992      	cbnz	r2, 8003034 <_dtoa_r+0xa04>
 800300e:	9a08      	ldr	r2, [sp, #32]
 8003010:	b982      	cbnz	r2, 8003034 <_dtoa_r+0xa04>
 8003012:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 8003016:	d029      	beq.n	800306c <_dtoa_r+0xa3c>
 8003018:	9b02      	ldr	r3, [sp, #8]
 800301a:	2b00      	cmp	r3, #0
 800301c:	dd01      	ble.n	8003022 <_dtoa_r+0x9f2>
 800301e:	f105 0831 	add.w	r8, r5, #49	; 0x31
 8003022:	9b07      	ldr	r3, [sp, #28]
 8003024:	1c5d      	adds	r5, r3, #1
 8003026:	f883 8000 	strb.w	r8, [r3]
 800302a:	e784      	b.n	8002f36 <_dtoa_r+0x906>
 800302c:	4638      	mov	r0, r7
 800302e:	e7c2      	b.n	8002fb6 <_dtoa_r+0x986>
 8003030:	2301      	movs	r3, #1
 8003032:	e7e3      	b.n	8002ffc <_dtoa_r+0x9cc>
 8003034:	9a02      	ldr	r2, [sp, #8]
 8003036:	2a00      	cmp	r2, #0
 8003038:	db04      	blt.n	8003044 <_dtoa_r+0xa14>
 800303a:	d123      	bne.n	8003084 <_dtoa_r+0xa54>
 800303c:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 800303e:	bb0a      	cbnz	r2, 8003084 <_dtoa_r+0xa54>
 8003040:	9a08      	ldr	r2, [sp, #32]
 8003042:	b9fa      	cbnz	r2, 8003084 <_dtoa_r+0xa54>
 8003044:	2b00      	cmp	r3, #0
 8003046:	ddec      	ble.n	8003022 <_dtoa_r+0x9f2>
 8003048:	4659      	mov	r1, fp
 800304a:	2201      	movs	r2, #1
 800304c:	4620      	mov	r0, r4
 800304e:	f000 fa85 	bl	800355c <__lshift>
 8003052:	4631      	mov	r1, r6
 8003054:	4683      	mov	fp, r0
 8003056:	f000 fad5 	bl	8003604 <__mcmp>
 800305a:	2800      	cmp	r0, #0
 800305c:	dc03      	bgt.n	8003066 <_dtoa_r+0xa36>
 800305e:	d1e0      	bne.n	8003022 <_dtoa_r+0x9f2>
 8003060:	f018 0f01 	tst.w	r8, #1
 8003064:	d0dd      	beq.n	8003022 <_dtoa_r+0x9f2>
 8003066:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 800306a:	d1d8      	bne.n	800301e <_dtoa_r+0x9ee>
 800306c:	9b07      	ldr	r3, [sp, #28]
 800306e:	9a07      	ldr	r2, [sp, #28]
 8003070:	1c5d      	adds	r5, r3, #1
 8003072:	2339      	movs	r3, #57	; 0x39
 8003074:	7013      	strb	r3, [r2, #0]
 8003076:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800307a:	1e6a      	subs	r2, r5, #1
 800307c:	2b39      	cmp	r3, #57	; 0x39
 800307e:	d04d      	beq.n	800311c <_dtoa_r+0xaec>
 8003080:	3301      	adds	r3, #1
 8003082:	e052      	b.n	800312a <_dtoa_r+0xafa>
 8003084:	9a07      	ldr	r2, [sp, #28]
 8003086:	2b00      	cmp	r3, #0
 8003088:	f102 0501 	add.w	r5, r2, #1
 800308c:	dd06      	ble.n	800309c <_dtoa_r+0xa6c>
 800308e:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 8003092:	d0eb      	beq.n	800306c <_dtoa_r+0xa3c>
 8003094:	f108 0801 	add.w	r8, r8, #1
 8003098:	9b07      	ldr	r3, [sp, #28]
 800309a:	e7c4      	b.n	8003026 <_dtoa_r+0x9f6>
 800309c:	9b06      	ldr	r3, [sp, #24]
 800309e:	9a04      	ldr	r2, [sp, #16]
 80030a0:	1aeb      	subs	r3, r5, r3
 80030a2:	4293      	cmp	r3, r2
 80030a4:	f805 8c01 	strb.w	r8, [r5, #-1]
 80030a8:	d021      	beq.n	80030ee <_dtoa_r+0xabe>
 80030aa:	4659      	mov	r1, fp
 80030ac:	2300      	movs	r3, #0
 80030ae:	220a      	movs	r2, #10
 80030b0:	4620      	mov	r0, r4
 80030b2:	f000 f8dd 	bl	8003270 <__multadd>
 80030b6:	45b9      	cmp	r9, r7
 80030b8:	4683      	mov	fp, r0
 80030ba:	f04f 0300 	mov.w	r3, #0
 80030be:	f04f 020a 	mov.w	r2, #10
 80030c2:	4649      	mov	r1, r9
 80030c4:	4620      	mov	r0, r4
 80030c6:	d105      	bne.n	80030d4 <_dtoa_r+0xaa4>
 80030c8:	f000 f8d2 	bl	8003270 <__multadd>
 80030cc:	4681      	mov	r9, r0
 80030ce:	4607      	mov	r7, r0
 80030d0:	9507      	str	r5, [sp, #28]
 80030d2:	e778      	b.n	8002fc6 <_dtoa_r+0x996>
 80030d4:	f000 f8cc 	bl	8003270 <__multadd>
 80030d8:	4639      	mov	r1, r7
 80030da:	4681      	mov	r9, r0
 80030dc:	2300      	movs	r3, #0
 80030de:	220a      	movs	r2, #10
 80030e0:	4620      	mov	r0, r4
 80030e2:	f000 f8c5 	bl	8003270 <__multadd>
 80030e6:	4607      	mov	r7, r0
 80030e8:	e7f2      	b.n	80030d0 <_dtoa_r+0xaa0>
 80030ea:	f04f 0900 	mov.w	r9, #0
 80030ee:	4659      	mov	r1, fp
 80030f0:	2201      	movs	r2, #1
 80030f2:	4620      	mov	r0, r4
 80030f4:	f000 fa32 	bl	800355c <__lshift>
 80030f8:	4631      	mov	r1, r6
 80030fa:	4683      	mov	fp, r0
 80030fc:	f000 fa82 	bl	8003604 <__mcmp>
 8003100:	2800      	cmp	r0, #0
 8003102:	dcb8      	bgt.n	8003076 <_dtoa_r+0xa46>
 8003104:	d102      	bne.n	800310c <_dtoa_r+0xadc>
 8003106:	f018 0f01 	tst.w	r8, #1
 800310a:	d1b4      	bne.n	8003076 <_dtoa_r+0xa46>
 800310c:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8003110:	1e6a      	subs	r2, r5, #1
 8003112:	2b30      	cmp	r3, #48	; 0x30
 8003114:	f47f af0f 	bne.w	8002f36 <_dtoa_r+0x906>
 8003118:	4615      	mov	r5, r2
 800311a:	e7f7      	b.n	800310c <_dtoa_r+0xadc>
 800311c:	9b06      	ldr	r3, [sp, #24]
 800311e:	4293      	cmp	r3, r2
 8003120:	d105      	bne.n	800312e <_dtoa_r+0xafe>
 8003122:	2331      	movs	r3, #49	; 0x31
 8003124:	9a06      	ldr	r2, [sp, #24]
 8003126:	f10a 0a01 	add.w	sl, sl, #1
 800312a:	7013      	strb	r3, [r2, #0]
 800312c:	e703      	b.n	8002f36 <_dtoa_r+0x906>
 800312e:	4615      	mov	r5, r2
 8003130:	e7a1      	b.n	8003076 <_dtoa_r+0xa46>
 8003132:	4b17      	ldr	r3, [pc, #92]	; (8003190 <_dtoa_r+0xb60>)
 8003134:	f7ff bae1 	b.w	80026fa <_dtoa_r+0xca>
 8003138:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800313a:	2b00      	cmp	r3, #0
 800313c:	f47f aabb 	bne.w	80026b6 <_dtoa_r+0x86>
 8003140:	4b14      	ldr	r3, [pc, #80]	; (8003194 <_dtoa_r+0xb64>)
 8003142:	f7ff bada 	b.w	80026fa <_dtoa_r+0xca>
 8003146:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8003148:	2b01      	cmp	r3, #1
 800314a:	f77f ae3f 	ble.w	8002dcc <_dtoa_r+0x79c>
 800314e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8003150:	9308      	str	r3, [sp, #32]
 8003152:	e653      	b.n	8002dfc <_dtoa_r+0x7cc>
 8003154:	9b04      	ldr	r3, [sp, #16]
 8003156:	2b00      	cmp	r3, #0
 8003158:	dc03      	bgt.n	8003162 <_dtoa_r+0xb32>
 800315a:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 800315c:	2b02      	cmp	r3, #2
 800315e:	f73f aed5 	bgt.w	8002f0c <_dtoa_r+0x8dc>
 8003162:	9d06      	ldr	r5, [sp, #24]
 8003164:	4631      	mov	r1, r6
 8003166:	4658      	mov	r0, fp
 8003168:	f7ff f9d4 	bl	8002514 <quorem>
 800316c:	9b06      	ldr	r3, [sp, #24]
 800316e:	f100 0830 	add.w	r8, r0, #48	; 0x30
 8003172:	f805 8b01 	strb.w	r8, [r5], #1
 8003176:	9a04      	ldr	r2, [sp, #16]
 8003178:	1aeb      	subs	r3, r5, r3
 800317a:	429a      	cmp	r2, r3
 800317c:	ddb5      	ble.n	80030ea <_dtoa_r+0xaba>
 800317e:	4659      	mov	r1, fp
 8003180:	2300      	movs	r3, #0
 8003182:	220a      	movs	r2, #10
 8003184:	4620      	mov	r0, r4
 8003186:	f000 f873 	bl	8003270 <__multadd>
 800318a:	4683      	mov	fp, r0
 800318c:	e7ea      	b.n	8003164 <_dtoa_r+0xb34>
 800318e:	bf00      	nop
 8003190:	08003918 	.word	0x08003918
 8003194:	0800391a 	.word	0x0800391a

08003198 <_localeconv_r>:
 8003198:	4b04      	ldr	r3, [pc, #16]	; (80031ac <_localeconv_r+0x14>)
 800319a:	681b      	ldr	r3, [r3, #0]
 800319c:	6a18      	ldr	r0, [r3, #32]
 800319e:	4b04      	ldr	r3, [pc, #16]	; (80031b0 <_localeconv_r+0x18>)
 80031a0:	2800      	cmp	r0, #0
 80031a2:	bf08      	it	eq
 80031a4:	4618      	moveq	r0, r3
 80031a6:	30f0      	adds	r0, #240	; 0xf0
 80031a8:	4770      	bx	lr
 80031aa:	bf00      	nop
 80031ac:	2000000c 	.word	0x2000000c
 80031b0:	20000070 	.word	0x20000070

080031b4 <malloc>:
 80031b4:	4b02      	ldr	r3, [pc, #8]	; (80031c0 <malloc+0xc>)
 80031b6:	4601      	mov	r1, r0
 80031b8:	6818      	ldr	r0, [r3, #0]
 80031ba:	f000 baf9 	b.w	80037b0 <_malloc_r>
 80031be:	bf00      	nop
 80031c0:	2000000c 	.word	0x2000000c

080031c4 <memcpy>:
 80031c4:	b510      	push	{r4, lr}
 80031c6:	1e43      	subs	r3, r0, #1
 80031c8:	440a      	add	r2, r1
 80031ca:	4291      	cmp	r1, r2
 80031cc:	d100      	bne.n	80031d0 <memcpy+0xc>
 80031ce:	bd10      	pop	{r4, pc}
 80031d0:	f811 4b01 	ldrb.w	r4, [r1], #1
 80031d4:	f803 4f01 	strb.w	r4, [r3, #1]!
 80031d8:	e7f7      	b.n	80031ca <memcpy+0x6>

080031da <_Balloc>:
 80031da:	b570      	push	{r4, r5, r6, lr}
 80031dc:	6a45      	ldr	r5, [r0, #36]	; 0x24
 80031de:	4604      	mov	r4, r0
 80031e0:	460e      	mov	r6, r1
 80031e2:	b93d      	cbnz	r5, 80031f4 <_Balloc+0x1a>
 80031e4:	2010      	movs	r0, #16
 80031e6:	f7ff ffe5 	bl	80031b4 <malloc>
 80031ea:	6260      	str	r0, [r4, #36]	; 0x24
 80031ec:	e9c0 5501 	strd	r5, r5, [r0, #4]
 80031f0:	6005      	str	r5, [r0, #0]
 80031f2:	60c5      	str	r5, [r0, #12]
 80031f4:	6a65      	ldr	r5, [r4, #36]	; 0x24
 80031f6:	68eb      	ldr	r3, [r5, #12]
 80031f8:	b183      	cbz	r3, 800321c <_Balloc+0x42>
 80031fa:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80031fc:	68db      	ldr	r3, [r3, #12]
 80031fe:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 8003202:	b9b8      	cbnz	r0, 8003234 <_Balloc+0x5a>
 8003204:	2101      	movs	r1, #1
 8003206:	fa01 f506 	lsl.w	r5, r1, r6
 800320a:	1d6a      	adds	r2, r5, #5
 800320c:	0092      	lsls	r2, r2, #2
 800320e:	4620      	mov	r0, r4
 8003210:	f000 fabf 	bl	8003792 <_calloc_r>
 8003214:	b160      	cbz	r0, 8003230 <_Balloc+0x56>
 8003216:	e9c0 6501 	strd	r6, r5, [r0, #4]
 800321a:	e00e      	b.n	800323a <_Balloc+0x60>
 800321c:	2221      	movs	r2, #33	; 0x21
 800321e:	2104      	movs	r1, #4
 8003220:	4620      	mov	r0, r4
 8003222:	f000 fab6 	bl	8003792 <_calloc_r>
 8003226:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8003228:	60e8      	str	r0, [r5, #12]
 800322a:	68db      	ldr	r3, [r3, #12]
 800322c:	2b00      	cmp	r3, #0
 800322e:	d1e4      	bne.n	80031fa <_Balloc+0x20>
 8003230:	2000      	movs	r0, #0
 8003232:	bd70      	pop	{r4, r5, r6, pc}
 8003234:	6802      	ldr	r2, [r0, #0]
 8003236:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 800323a:	2300      	movs	r3, #0
 800323c:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8003240:	e7f7      	b.n	8003232 <_Balloc+0x58>

08003242 <_Bfree>:
 8003242:	b570      	push	{r4, r5, r6, lr}
 8003244:	6a44      	ldr	r4, [r0, #36]	; 0x24
 8003246:	4606      	mov	r6, r0
 8003248:	460d      	mov	r5, r1
 800324a:	b93c      	cbnz	r4, 800325c <_Bfree+0x1a>
 800324c:	2010      	movs	r0, #16
 800324e:	f7ff ffb1 	bl	80031b4 <malloc>
 8003252:	6270      	str	r0, [r6, #36]	; 0x24
 8003254:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8003258:	6004      	str	r4, [r0, #0]
 800325a:	60c4      	str	r4, [r0, #12]
 800325c:	b13d      	cbz	r5, 800326e <_Bfree+0x2c>
 800325e:	6a73      	ldr	r3, [r6, #36]	; 0x24
 8003260:	686a      	ldr	r2, [r5, #4]
 8003262:	68db      	ldr	r3, [r3, #12]
 8003264:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8003268:	6029      	str	r1, [r5, #0]
 800326a:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 800326e:	bd70      	pop	{r4, r5, r6, pc}

08003270 <__multadd>:
 8003270:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003274:	461f      	mov	r7, r3
 8003276:	4606      	mov	r6, r0
 8003278:	460c      	mov	r4, r1
 800327a:	2300      	movs	r3, #0
 800327c:	690d      	ldr	r5, [r1, #16]
 800327e:	f101 0c14 	add.w	ip, r1, #20
 8003282:	f8dc 0000 	ldr.w	r0, [ip]
 8003286:	3301      	adds	r3, #1
 8003288:	b281      	uxth	r1, r0
 800328a:	fb02 7101 	mla	r1, r2, r1, r7
 800328e:	0c00      	lsrs	r0, r0, #16
 8003290:	0c0f      	lsrs	r7, r1, #16
 8003292:	fb02 7000 	mla	r0, r2, r0, r7
 8003296:	b289      	uxth	r1, r1
 8003298:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 800329c:	429d      	cmp	r5, r3
 800329e:	ea4f 4710 	mov.w	r7, r0, lsr #16
 80032a2:	f84c 1b04 	str.w	r1, [ip], #4
 80032a6:	dcec      	bgt.n	8003282 <__multadd+0x12>
 80032a8:	b1d7      	cbz	r7, 80032e0 <__multadd+0x70>
 80032aa:	68a3      	ldr	r3, [r4, #8]
 80032ac:	42ab      	cmp	r3, r5
 80032ae:	dc12      	bgt.n	80032d6 <__multadd+0x66>
 80032b0:	6861      	ldr	r1, [r4, #4]
 80032b2:	4630      	mov	r0, r6
 80032b4:	3101      	adds	r1, #1
 80032b6:	f7ff ff90 	bl	80031da <_Balloc>
 80032ba:	4680      	mov	r8, r0
 80032bc:	6922      	ldr	r2, [r4, #16]
 80032be:	f104 010c 	add.w	r1, r4, #12
 80032c2:	3202      	adds	r2, #2
 80032c4:	0092      	lsls	r2, r2, #2
 80032c6:	300c      	adds	r0, #12
 80032c8:	f7ff ff7c 	bl	80031c4 <memcpy>
 80032cc:	4621      	mov	r1, r4
 80032ce:	4630      	mov	r0, r6
 80032d0:	f7ff ffb7 	bl	8003242 <_Bfree>
 80032d4:	4644      	mov	r4, r8
 80032d6:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 80032da:	3501      	adds	r5, #1
 80032dc:	615f      	str	r7, [r3, #20]
 80032de:	6125      	str	r5, [r4, #16]
 80032e0:	4620      	mov	r0, r4
 80032e2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

080032e6 <__hi0bits>:
 80032e6:	0c02      	lsrs	r2, r0, #16
 80032e8:	0412      	lsls	r2, r2, #16
 80032ea:	4603      	mov	r3, r0
 80032ec:	b9b2      	cbnz	r2, 800331c <__hi0bits+0x36>
 80032ee:	0403      	lsls	r3, r0, #16
 80032f0:	2010      	movs	r0, #16
 80032f2:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 80032f6:	bf04      	itt	eq
 80032f8:	021b      	lsleq	r3, r3, #8
 80032fa:	3008      	addeq	r0, #8
 80032fc:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 8003300:	bf04      	itt	eq
 8003302:	011b      	lsleq	r3, r3, #4
 8003304:	3004      	addeq	r0, #4
 8003306:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 800330a:	bf04      	itt	eq
 800330c:	009b      	lsleq	r3, r3, #2
 800330e:	3002      	addeq	r0, #2
 8003310:	2b00      	cmp	r3, #0
 8003312:	db06      	blt.n	8003322 <__hi0bits+0x3c>
 8003314:	005b      	lsls	r3, r3, #1
 8003316:	d503      	bpl.n	8003320 <__hi0bits+0x3a>
 8003318:	3001      	adds	r0, #1
 800331a:	4770      	bx	lr
 800331c:	2000      	movs	r0, #0
 800331e:	e7e8      	b.n	80032f2 <__hi0bits+0xc>
 8003320:	2020      	movs	r0, #32
 8003322:	4770      	bx	lr

08003324 <__lo0bits>:
 8003324:	6803      	ldr	r3, [r0, #0]
 8003326:	4601      	mov	r1, r0
 8003328:	f013 0207 	ands.w	r2, r3, #7
 800332c:	d00b      	beq.n	8003346 <__lo0bits+0x22>
 800332e:	07da      	lsls	r2, r3, #31
 8003330:	d423      	bmi.n	800337a <__lo0bits+0x56>
 8003332:	0798      	lsls	r0, r3, #30
 8003334:	bf49      	itett	mi
 8003336:	085b      	lsrmi	r3, r3, #1
 8003338:	089b      	lsrpl	r3, r3, #2
 800333a:	2001      	movmi	r0, #1
 800333c:	600b      	strmi	r3, [r1, #0]
 800333e:	bf5c      	itt	pl
 8003340:	600b      	strpl	r3, [r1, #0]
 8003342:	2002      	movpl	r0, #2
 8003344:	4770      	bx	lr
 8003346:	b298      	uxth	r0, r3
 8003348:	b9a8      	cbnz	r0, 8003376 <__lo0bits+0x52>
 800334a:	2010      	movs	r0, #16
 800334c:	0c1b      	lsrs	r3, r3, #16
 800334e:	f013 0fff 	tst.w	r3, #255	; 0xff
 8003352:	bf04      	itt	eq
 8003354:	0a1b      	lsreq	r3, r3, #8
 8003356:	3008      	addeq	r0, #8
 8003358:	071a      	lsls	r2, r3, #28
 800335a:	bf04      	itt	eq
 800335c:	091b      	lsreq	r3, r3, #4
 800335e:	3004      	addeq	r0, #4
 8003360:	079a      	lsls	r2, r3, #30
 8003362:	bf04      	itt	eq
 8003364:	089b      	lsreq	r3, r3, #2
 8003366:	3002      	addeq	r0, #2
 8003368:	07da      	lsls	r2, r3, #31
 800336a:	d402      	bmi.n	8003372 <__lo0bits+0x4e>
 800336c:	085b      	lsrs	r3, r3, #1
 800336e:	d006      	beq.n	800337e <__lo0bits+0x5a>
 8003370:	3001      	adds	r0, #1
 8003372:	600b      	str	r3, [r1, #0]
 8003374:	4770      	bx	lr
 8003376:	4610      	mov	r0, r2
 8003378:	e7e9      	b.n	800334e <__lo0bits+0x2a>
 800337a:	2000      	movs	r0, #0
 800337c:	4770      	bx	lr
 800337e:	2020      	movs	r0, #32
 8003380:	4770      	bx	lr

08003382 <__i2b>:
 8003382:	b510      	push	{r4, lr}
 8003384:	460c      	mov	r4, r1
 8003386:	2101      	movs	r1, #1
 8003388:	f7ff ff27 	bl	80031da <_Balloc>
 800338c:	2201      	movs	r2, #1
 800338e:	6144      	str	r4, [r0, #20]
 8003390:	6102      	str	r2, [r0, #16]
 8003392:	bd10      	pop	{r4, pc}

08003394 <__multiply>:
 8003394:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003398:	4614      	mov	r4, r2
 800339a:	690a      	ldr	r2, [r1, #16]
 800339c:	6923      	ldr	r3, [r4, #16]
 800339e:	4688      	mov	r8, r1
 80033a0:	429a      	cmp	r2, r3
 80033a2:	bfbe      	ittt	lt
 80033a4:	460b      	movlt	r3, r1
 80033a6:	46a0      	movlt	r8, r4
 80033a8:	461c      	movlt	r4, r3
 80033aa:	f8d8 7010 	ldr.w	r7, [r8, #16]
 80033ae:	f8d4 9010 	ldr.w	r9, [r4, #16]
 80033b2:	f8d8 3008 	ldr.w	r3, [r8, #8]
 80033b6:	f8d8 1004 	ldr.w	r1, [r8, #4]
 80033ba:	eb07 0609 	add.w	r6, r7, r9
 80033be:	42b3      	cmp	r3, r6
 80033c0:	bfb8      	it	lt
 80033c2:	3101      	addlt	r1, #1
 80033c4:	f7ff ff09 	bl	80031da <_Balloc>
 80033c8:	f100 0514 	add.w	r5, r0, #20
 80033cc:	462b      	mov	r3, r5
 80033ce:	2200      	movs	r2, #0
 80033d0:	eb05 0e86 	add.w	lr, r5, r6, lsl #2
 80033d4:	4573      	cmp	r3, lr
 80033d6:	d316      	bcc.n	8003406 <__multiply+0x72>
 80033d8:	f104 0214 	add.w	r2, r4, #20
 80033dc:	f108 0114 	add.w	r1, r8, #20
 80033e0:	eb02 0389 	add.w	r3, r2, r9, lsl #2
 80033e4:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 80033e8:	9300      	str	r3, [sp, #0]
 80033ea:	9b00      	ldr	r3, [sp, #0]
 80033ec:	9201      	str	r2, [sp, #4]
 80033ee:	4293      	cmp	r3, r2
 80033f0:	d80c      	bhi.n	800340c <__multiply+0x78>
 80033f2:	2e00      	cmp	r6, #0
 80033f4:	dd03      	ble.n	80033fe <__multiply+0x6a>
 80033f6:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 80033fa:	2b00      	cmp	r3, #0
 80033fc:	d05d      	beq.n	80034ba <__multiply+0x126>
 80033fe:	6106      	str	r6, [r0, #16]
 8003400:	b003      	add	sp, #12
 8003402:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003406:	f843 2b04 	str.w	r2, [r3], #4
 800340a:	e7e3      	b.n	80033d4 <__multiply+0x40>
 800340c:	f8b2 b000 	ldrh.w	fp, [r2]
 8003410:	f1bb 0f00 	cmp.w	fp, #0
 8003414:	d023      	beq.n	800345e <__multiply+0xca>
 8003416:	4689      	mov	r9, r1
 8003418:	46ac      	mov	ip, r5
 800341a:	f04f 0800 	mov.w	r8, #0
 800341e:	f859 4b04 	ldr.w	r4, [r9], #4
 8003422:	f8dc a000 	ldr.w	sl, [ip]
 8003426:	b2a3      	uxth	r3, r4
 8003428:	fa1f fa8a 	uxth.w	sl, sl
 800342c:	fb0b a303 	mla	r3, fp, r3, sl
 8003430:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 8003434:	f8dc 4000 	ldr.w	r4, [ip]
 8003438:	4443      	add	r3, r8
 800343a:	ea4f 4814 	mov.w	r8, r4, lsr #16
 800343e:	fb0b 840a 	mla	r4, fp, sl, r8
 8003442:	46e2      	mov	sl, ip
 8003444:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 8003448:	b29b      	uxth	r3, r3
 800344a:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800344e:	454f      	cmp	r7, r9
 8003450:	ea4f 4814 	mov.w	r8, r4, lsr #16
 8003454:	f84a 3b04 	str.w	r3, [sl], #4
 8003458:	d82b      	bhi.n	80034b2 <__multiply+0x11e>
 800345a:	f8cc 8004 	str.w	r8, [ip, #4]
 800345e:	9b01      	ldr	r3, [sp, #4]
 8003460:	3204      	adds	r2, #4
 8003462:	f8b3 a002 	ldrh.w	sl, [r3, #2]
 8003466:	f1ba 0f00 	cmp.w	sl, #0
 800346a:	d020      	beq.n	80034ae <__multiply+0x11a>
 800346c:	4689      	mov	r9, r1
 800346e:	46a8      	mov	r8, r5
 8003470:	f04f 0b00 	mov.w	fp, #0
 8003474:	682b      	ldr	r3, [r5, #0]
 8003476:	f8b9 c000 	ldrh.w	ip, [r9]
 800347a:	f8b8 4002 	ldrh.w	r4, [r8, #2]
 800347e:	b29b      	uxth	r3, r3
 8003480:	fb0a 440c 	mla	r4, sl, ip, r4
 8003484:	46c4      	mov	ip, r8
 8003486:	445c      	add	r4, fp
 8003488:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800348c:	f84c 3b04 	str.w	r3, [ip], #4
 8003490:	f859 3b04 	ldr.w	r3, [r9], #4
 8003494:	f8b8 b004 	ldrh.w	fp, [r8, #4]
 8003498:	0c1b      	lsrs	r3, r3, #16
 800349a:	fb0a b303 	mla	r3, sl, r3, fp
 800349e:	454f      	cmp	r7, r9
 80034a0:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 80034a4:	ea4f 4b13 	mov.w	fp, r3, lsr #16
 80034a8:	d805      	bhi.n	80034b6 <__multiply+0x122>
 80034aa:	f8c8 3004 	str.w	r3, [r8, #4]
 80034ae:	3504      	adds	r5, #4
 80034b0:	e79b      	b.n	80033ea <__multiply+0x56>
 80034b2:	46d4      	mov	ip, sl
 80034b4:	e7b3      	b.n	800341e <__multiply+0x8a>
 80034b6:	46e0      	mov	r8, ip
 80034b8:	e7dd      	b.n	8003476 <__multiply+0xe2>
 80034ba:	3e01      	subs	r6, #1
 80034bc:	e799      	b.n	80033f2 <__multiply+0x5e>
	...

080034c0 <__pow5mult>:
 80034c0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80034c4:	4615      	mov	r5, r2
 80034c6:	f012 0203 	ands.w	r2, r2, #3
 80034ca:	4606      	mov	r6, r0
 80034cc:	460f      	mov	r7, r1
 80034ce:	d007      	beq.n	80034e0 <__pow5mult+0x20>
 80034d0:	4c21      	ldr	r4, [pc, #132]	; (8003558 <__pow5mult+0x98>)
 80034d2:	3a01      	subs	r2, #1
 80034d4:	2300      	movs	r3, #0
 80034d6:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80034da:	f7ff fec9 	bl	8003270 <__multadd>
 80034de:	4607      	mov	r7, r0
 80034e0:	10ad      	asrs	r5, r5, #2
 80034e2:	d035      	beq.n	8003550 <__pow5mult+0x90>
 80034e4:	6a74      	ldr	r4, [r6, #36]	; 0x24
 80034e6:	b93c      	cbnz	r4, 80034f8 <__pow5mult+0x38>
 80034e8:	2010      	movs	r0, #16
 80034ea:	f7ff fe63 	bl	80031b4 <malloc>
 80034ee:	6270      	str	r0, [r6, #36]	; 0x24
 80034f0:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80034f4:	6004      	str	r4, [r0, #0]
 80034f6:	60c4      	str	r4, [r0, #12]
 80034f8:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 80034fc:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8003500:	b94c      	cbnz	r4, 8003516 <__pow5mult+0x56>
 8003502:	f240 2171 	movw	r1, #625	; 0x271
 8003506:	4630      	mov	r0, r6
 8003508:	f7ff ff3b 	bl	8003382 <__i2b>
 800350c:	2300      	movs	r3, #0
 800350e:	4604      	mov	r4, r0
 8003510:	f8c8 0008 	str.w	r0, [r8, #8]
 8003514:	6003      	str	r3, [r0, #0]
 8003516:	f04f 0800 	mov.w	r8, #0
 800351a:	07eb      	lsls	r3, r5, #31
 800351c:	d50a      	bpl.n	8003534 <__pow5mult+0x74>
 800351e:	4639      	mov	r1, r7
 8003520:	4622      	mov	r2, r4
 8003522:	4630      	mov	r0, r6
 8003524:	f7ff ff36 	bl	8003394 <__multiply>
 8003528:	4681      	mov	r9, r0
 800352a:	4639      	mov	r1, r7
 800352c:	4630      	mov	r0, r6
 800352e:	f7ff fe88 	bl	8003242 <_Bfree>
 8003532:	464f      	mov	r7, r9
 8003534:	106d      	asrs	r5, r5, #1
 8003536:	d00b      	beq.n	8003550 <__pow5mult+0x90>
 8003538:	6820      	ldr	r0, [r4, #0]
 800353a:	b938      	cbnz	r0, 800354c <__pow5mult+0x8c>
 800353c:	4622      	mov	r2, r4
 800353e:	4621      	mov	r1, r4
 8003540:	4630      	mov	r0, r6
 8003542:	f7ff ff27 	bl	8003394 <__multiply>
 8003546:	6020      	str	r0, [r4, #0]
 8003548:	f8c0 8000 	str.w	r8, [r0]
 800354c:	4604      	mov	r4, r0
 800354e:	e7e4      	b.n	800351a <__pow5mult+0x5a>
 8003550:	4638      	mov	r0, r7
 8003552:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8003556:	bf00      	nop
 8003558:	08003a78 	.word	0x08003a78

0800355c <__lshift>:
 800355c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003560:	460c      	mov	r4, r1
 8003562:	4607      	mov	r7, r0
 8003564:	4616      	mov	r6, r2
 8003566:	6923      	ldr	r3, [r4, #16]
 8003568:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800356c:	eb0a 0903 	add.w	r9, sl, r3
 8003570:	6849      	ldr	r1, [r1, #4]
 8003572:	68a3      	ldr	r3, [r4, #8]
 8003574:	f109 0501 	add.w	r5, r9, #1
 8003578:	42ab      	cmp	r3, r5
 800357a:	db32      	blt.n	80035e2 <__lshift+0x86>
 800357c:	4638      	mov	r0, r7
 800357e:	f7ff fe2c 	bl	80031da <_Balloc>
 8003582:	2300      	movs	r3, #0
 8003584:	4680      	mov	r8, r0
 8003586:	461a      	mov	r2, r3
 8003588:	f100 0114 	add.w	r1, r0, #20
 800358c:	4553      	cmp	r3, sl
 800358e:	db2b      	blt.n	80035e8 <__lshift+0x8c>
 8003590:	6920      	ldr	r0, [r4, #16]
 8003592:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8003596:	f104 0314 	add.w	r3, r4, #20
 800359a:	f016 021f 	ands.w	r2, r6, #31
 800359e:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80035a2:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 80035a6:	d025      	beq.n	80035f4 <__lshift+0x98>
 80035a8:	2000      	movs	r0, #0
 80035aa:	f1c2 0e20 	rsb	lr, r2, #32
 80035ae:	468a      	mov	sl, r1
 80035b0:	681e      	ldr	r6, [r3, #0]
 80035b2:	4096      	lsls	r6, r2
 80035b4:	4330      	orrs	r0, r6
 80035b6:	f84a 0b04 	str.w	r0, [sl], #4
 80035ba:	f853 0b04 	ldr.w	r0, [r3], #4
 80035be:	459c      	cmp	ip, r3
 80035c0:	fa20 f00e 	lsr.w	r0, r0, lr
 80035c4:	d814      	bhi.n	80035f0 <__lshift+0x94>
 80035c6:	6048      	str	r0, [r1, #4]
 80035c8:	b108      	cbz	r0, 80035ce <__lshift+0x72>
 80035ca:	f109 0502 	add.w	r5, r9, #2
 80035ce:	3d01      	subs	r5, #1
 80035d0:	4638      	mov	r0, r7
 80035d2:	f8c8 5010 	str.w	r5, [r8, #16]
 80035d6:	4621      	mov	r1, r4
 80035d8:	f7ff fe33 	bl	8003242 <_Bfree>
 80035dc:	4640      	mov	r0, r8
 80035de:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80035e2:	3101      	adds	r1, #1
 80035e4:	005b      	lsls	r3, r3, #1
 80035e6:	e7c7      	b.n	8003578 <__lshift+0x1c>
 80035e8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 80035ec:	3301      	adds	r3, #1
 80035ee:	e7cd      	b.n	800358c <__lshift+0x30>
 80035f0:	4651      	mov	r1, sl
 80035f2:	e7dc      	b.n	80035ae <__lshift+0x52>
 80035f4:	3904      	subs	r1, #4
 80035f6:	f853 2b04 	ldr.w	r2, [r3], #4
 80035fa:	459c      	cmp	ip, r3
 80035fc:	f841 2f04 	str.w	r2, [r1, #4]!
 8003600:	d8f9      	bhi.n	80035f6 <__lshift+0x9a>
 8003602:	e7e4      	b.n	80035ce <__lshift+0x72>

08003604 <__mcmp>:
 8003604:	6903      	ldr	r3, [r0, #16]
 8003606:	690a      	ldr	r2, [r1, #16]
 8003608:	b530      	push	{r4, r5, lr}
 800360a:	1a9b      	subs	r3, r3, r2
 800360c:	d10c      	bne.n	8003628 <__mcmp+0x24>
 800360e:	0092      	lsls	r2, r2, #2
 8003610:	3014      	adds	r0, #20
 8003612:	3114      	adds	r1, #20
 8003614:	1884      	adds	r4, r0, r2
 8003616:	4411      	add	r1, r2
 8003618:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800361c:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8003620:	4295      	cmp	r5, r2
 8003622:	d003      	beq.n	800362c <__mcmp+0x28>
 8003624:	d305      	bcc.n	8003632 <__mcmp+0x2e>
 8003626:	2301      	movs	r3, #1
 8003628:	4618      	mov	r0, r3
 800362a:	bd30      	pop	{r4, r5, pc}
 800362c:	42a0      	cmp	r0, r4
 800362e:	d3f3      	bcc.n	8003618 <__mcmp+0x14>
 8003630:	e7fa      	b.n	8003628 <__mcmp+0x24>
 8003632:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8003636:	e7f7      	b.n	8003628 <__mcmp+0x24>

08003638 <__mdiff>:
 8003638:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800363c:	460d      	mov	r5, r1
 800363e:	4607      	mov	r7, r0
 8003640:	4611      	mov	r1, r2
 8003642:	4628      	mov	r0, r5
 8003644:	4614      	mov	r4, r2
 8003646:	f7ff ffdd 	bl	8003604 <__mcmp>
 800364a:	1e06      	subs	r6, r0, #0
 800364c:	d108      	bne.n	8003660 <__mdiff+0x28>
 800364e:	4631      	mov	r1, r6
 8003650:	4638      	mov	r0, r7
 8003652:	f7ff fdc2 	bl	80031da <_Balloc>
 8003656:	2301      	movs	r3, #1
 8003658:	e9c0 3604 	strd	r3, r6, [r0, #16]
 800365c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003660:	bfa4      	itt	ge
 8003662:	4623      	movge	r3, r4
 8003664:	462c      	movge	r4, r5
 8003666:	4638      	mov	r0, r7
 8003668:	6861      	ldr	r1, [r4, #4]
 800366a:	bfa6      	itte	ge
 800366c:	461d      	movge	r5, r3
 800366e:	2600      	movge	r6, #0
 8003670:	2601      	movlt	r6, #1
 8003672:	f7ff fdb2 	bl	80031da <_Balloc>
 8003676:	f04f 0e00 	mov.w	lr, #0
 800367a:	60c6      	str	r6, [r0, #12]
 800367c:	692b      	ldr	r3, [r5, #16]
 800367e:	6926      	ldr	r6, [r4, #16]
 8003680:	f104 0214 	add.w	r2, r4, #20
 8003684:	f105 0914 	add.w	r9, r5, #20
 8003688:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 800368c:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 8003690:	f100 0114 	add.w	r1, r0, #20
 8003694:	f852 ab04 	ldr.w	sl, [r2], #4
 8003698:	f859 5b04 	ldr.w	r5, [r9], #4
 800369c:	fa1f f38a 	uxth.w	r3, sl
 80036a0:	4473      	add	r3, lr
 80036a2:	b2ac      	uxth	r4, r5
 80036a4:	1b1b      	subs	r3, r3, r4
 80036a6:	0c2c      	lsrs	r4, r5, #16
 80036a8:	ebc4 441a 	rsb	r4, r4, sl, lsr #16
 80036ac:	eb04 4423 	add.w	r4, r4, r3, asr #16
 80036b0:	b29b      	uxth	r3, r3
 80036b2:	ea4f 4e24 	mov.w	lr, r4, asr #16
 80036b6:	45c8      	cmp	r8, r9
 80036b8:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 80036bc:	4694      	mov	ip, r2
 80036be:	f841 4b04 	str.w	r4, [r1], #4
 80036c2:	d8e7      	bhi.n	8003694 <__mdiff+0x5c>
 80036c4:	45bc      	cmp	ip, r7
 80036c6:	d304      	bcc.n	80036d2 <__mdiff+0x9a>
 80036c8:	f851 3d04 	ldr.w	r3, [r1, #-4]!
 80036cc:	b183      	cbz	r3, 80036f0 <__mdiff+0xb8>
 80036ce:	6106      	str	r6, [r0, #16]
 80036d0:	e7c4      	b.n	800365c <__mdiff+0x24>
 80036d2:	f85c 4b04 	ldr.w	r4, [ip], #4
 80036d6:	b2a2      	uxth	r2, r4
 80036d8:	4472      	add	r2, lr
 80036da:	1413      	asrs	r3, r2, #16
 80036dc:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 80036e0:	b292      	uxth	r2, r2
 80036e2:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 80036e6:	ea4f 4e23 	mov.w	lr, r3, asr #16
 80036ea:	f841 2b04 	str.w	r2, [r1], #4
 80036ee:	e7e9      	b.n	80036c4 <__mdiff+0x8c>
 80036f0:	3e01      	subs	r6, #1
 80036f2:	e7e9      	b.n	80036c8 <__mdiff+0x90>

080036f4 <__d2b>:
 80036f4:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 80036f8:	461c      	mov	r4, r3
 80036fa:	e9dd 6508 	ldrd	r6, r5, [sp, #32]
 80036fe:	2101      	movs	r1, #1
 8003700:	4690      	mov	r8, r2
 8003702:	f7ff fd6a 	bl	80031da <_Balloc>
 8003706:	f3c4 0213 	ubfx	r2, r4, #0, #20
 800370a:	f3c4 540a 	ubfx	r4, r4, #20, #11
 800370e:	4607      	mov	r7, r0
 8003710:	bb34      	cbnz	r4, 8003760 <__d2b+0x6c>
 8003712:	9201      	str	r2, [sp, #4]
 8003714:	f1b8 0200 	subs.w	r2, r8, #0
 8003718:	d027      	beq.n	800376a <__d2b+0x76>
 800371a:	a802      	add	r0, sp, #8
 800371c:	f840 2d08 	str.w	r2, [r0, #-8]!
 8003720:	f7ff fe00 	bl	8003324 <__lo0bits>
 8003724:	9900      	ldr	r1, [sp, #0]
 8003726:	b1f0      	cbz	r0, 8003766 <__d2b+0x72>
 8003728:	9a01      	ldr	r2, [sp, #4]
 800372a:	f1c0 0320 	rsb	r3, r0, #32
 800372e:	fa02 f303 	lsl.w	r3, r2, r3
 8003732:	430b      	orrs	r3, r1
 8003734:	40c2      	lsrs	r2, r0
 8003736:	617b      	str	r3, [r7, #20]
 8003738:	9201      	str	r2, [sp, #4]
 800373a:	9b01      	ldr	r3, [sp, #4]
 800373c:	2b00      	cmp	r3, #0
 800373e:	bf14      	ite	ne
 8003740:	2102      	movne	r1, #2
 8003742:	2101      	moveq	r1, #1
 8003744:	61bb      	str	r3, [r7, #24]
 8003746:	6139      	str	r1, [r7, #16]
 8003748:	b1c4      	cbz	r4, 800377c <__d2b+0x88>
 800374a:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 800374e:	4404      	add	r4, r0
 8003750:	6034      	str	r4, [r6, #0]
 8003752:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8003756:	6028      	str	r0, [r5, #0]
 8003758:	4638      	mov	r0, r7
 800375a:	b002      	add	sp, #8
 800375c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003760:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8003764:	e7d5      	b.n	8003712 <__d2b+0x1e>
 8003766:	6179      	str	r1, [r7, #20]
 8003768:	e7e7      	b.n	800373a <__d2b+0x46>
 800376a:	a801      	add	r0, sp, #4
 800376c:	f7ff fdda 	bl	8003324 <__lo0bits>
 8003770:	2101      	movs	r1, #1
 8003772:	9b01      	ldr	r3, [sp, #4]
 8003774:	6139      	str	r1, [r7, #16]
 8003776:	617b      	str	r3, [r7, #20]
 8003778:	3020      	adds	r0, #32
 800377a:	e7e5      	b.n	8003748 <__d2b+0x54>
 800377c:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8003780:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 8003784:	6030      	str	r0, [r6, #0]
 8003786:	6918      	ldr	r0, [r3, #16]
 8003788:	f7ff fdad 	bl	80032e6 <__hi0bits>
 800378c:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 8003790:	e7e1      	b.n	8003756 <__d2b+0x62>

08003792 <_calloc_r>:
 8003792:	b538      	push	{r3, r4, r5, lr}
 8003794:	fb02 f401 	mul.w	r4, r2, r1
 8003798:	4621      	mov	r1, r4
 800379a:	f000 f809 	bl	80037b0 <_malloc_r>
 800379e:	4605      	mov	r5, r0
 80037a0:	b118      	cbz	r0, 80037aa <_calloc_r+0x18>
 80037a2:	4622      	mov	r2, r4
 80037a4:	2100      	movs	r1, #0
 80037a6:	f7fe fb6f 	bl	8001e88 <memset>
 80037aa:	4628      	mov	r0, r5
 80037ac:	bd38      	pop	{r3, r4, r5, pc}
	...

080037b0 <_malloc_r>:
 80037b0:	b570      	push	{r4, r5, r6, lr}
 80037b2:	1ccd      	adds	r5, r1, #3
 80037b4:	f025 0503 	bic.w	r5, r5, #3
 80037b8:	3508      	adds	r5, #8
 80037ba:	2d0c      	cmp	r5, #12
 80037bc:	bf38      	it	cc
 80037be:	250c      	movcc	r5, #12
 80037c0:	2d00      	cmp	r5, #0
 80037c2:	4606      	mov	r6, r0
 80037c4:	db01      	blt.n	80037ca <_malloc_r+0x1a>
 80037c6:	42a9      	cmp	r1, r5
 80037c8:	d903      	bls.n	80037d2 <_malloc_r+0x22>
 80037ca:	230c      	movs	r3, #12
 80037cc:	6033      	str	r3, [r6, #0]
 80037ce:	2000      	movs	r0, #0
 80037d0:	bd70      	pop	{r4, r5, r6, pc}
 80037d2:	f000 f869 	bl	80038a8 <__malloc_lock>
 80037d6:	4a21      	ldr	r2, [pc, #132]	; (800385c <_malloc_r+0xac>)
 80037d8:	6814      	ldr	r4, [r2, #0]
 80037da:	4621      	mov	r1, r4
 80037dc:	b991      	cbnz	r1, 8003804 <_malloc_r+0x54>
 80037de:	4c20      	ldr	r4, [pc, #128]	; (8003860 <_malloc_r+0xb0>)
 80037e0:	6823      	ldr	r3, [r4, #0]
 80037e2:	b91b      	cbnz	r3, 80037ec <_malloc_r+0x3c>
 80037e4:	4630      	mov	r0, r6
 80037e6:	f000 f83d 	bl	8003864 <_sbrk_r>
 80037ea:	6020      	str	r0, [r4, #0]
 80037ec:	4629      	mov	r1, r5
 80037ee:	4630      	mov	r0, r6
 80037f0:	f000 f838 	bl	8003864 <_sbrk_r>
 80037f4:	1c43      	adds	r3, r0, #1
 80037f6:	d124      	bne.n	8003842 <_malloc_r+0x92>
 80037f8:	230c      	movs	r3, #12
 80037fa:	4630      	mov	r0, r6
 80037fc:	6033      	str	r3, [r6, #0]
 80037fe:	f000 f854 	bl	80038aa <__malloc_unlock>
 8003802:	e7e4      	b.n	80037ce <_malloc_r+0x1e>
 8003804:	680b      	ldr	r3, [r1, #0]
 8003806:	1b5b      	subs	r3, r3, r5
 8003808:	d418      	bmi.n	800383c <_malloc_r+0x8c>
 800380a:	2b0b      	cmp	r3, #11
 800380c:	d90f      	bls.n	800382e <_malloc_r+0x7e>
 800380e:	600b      	str	r3, [r1, #0]
 8003810:	18cc      	adds	r4, r1, r3
 8003812:	50cd      	str	r5, [r1, r3]
 8003814:	4630      	mov	r0, r6
 8003816:	f000 f848 	bl	80038aa <__malloc_unlock>
 800381a:	f104 000b 	add.w	r0, r4, #11
 800381e:	1d23      	adds	r3, r4, #4
 8003820:	f020 0007 	bic.w	r0, r0, #7
 8003824:	1ac3      	subs	r3, r0, r3
 8003826:	d0d3      	beq.n	80037d0 <_malloc_r+0x20>
 8003828:	425a      	negs	r2, r3
 800382a:	50e2      	str	r2, [r4, r3]
 800382c:	e7d0      	b.n	80037d0 <_malloc_r+0x20>
 800382e:	684b      	ldr	r3, [r1, #4]
 8003830:	428c      	cmp	r4, r1
 8003832:	bf16      	itet	ne
 8003834:	6063      	strne	r3, [r4, #4]
 8003836:	6013      	streq	r3, [r2, #0]
 8003838:	460c      	movne	r4, r1
 800383a:	e7eb      	b.n	8003814 <_malloc_r+0x64>
 800383c:	460c      	mov	r4, r1
 800383e:	6849      	ldr	r1, [r1, #4]
 8003840:	e7cc      	b.n	80037dc <_malloc_r+0x2c>
 8003842:	1cc4      	adds	r4, r0, #3
 8003844:	f024 0403 	bic.w	r4, r4, #3
 8003848:	42a0      	cmp	r0, r4
 800384a:	d005      	beq.n	8003858 <_malloc_r+0xa8>
 800384c:	1a21      	subs	r1, r4, r0
 800384e:	4630      	mov	r0, r6
 8003850:	f000 f808 	bl	8003864 <_sbrk_r>
 8003854:	3001      	adds	r0, #1
 8003856:	d0cf      	beq.n	80037f8 <_malloc_r+0x48>
 8003858:	6025      	str	r5, [r4, #0]
 800385a:	e7db      	b.n	8003814 <_malloc_r+0x64>
 800385c:	200001fc 	.word	0x200001fc
 8003860:	20000200 	.word	0x20000200

08003864 <_sbrk_r>:
 8003864:	b538      	push	{r3, r4, r5, lr}
 8003866:	2300      	movs	r3, #0
 8003868:	4c05      	ldr	r4, [pc, #20]	; (8003880 <_sbrk_r+0x1c>)
 800386a:	4605      	mov	r5, r0
 800386c:	4608      	mov	r0, r1
 800386e:	6023      	str	r3, [r4, #0]
 8003870:	f7fe fa7a 	bl	8001d68 <_sbrk>
 8003874:	1c43      	adds	r3, r0, #1
 8003876:	d102      	bne.n	800387e <_sbrk_r+0x1a>
 8003878:	6823      	ldr	r3, [r4, #0]
 800387a:	b103      	cbz	r3, 800387e <_sbrk_r+0x1a>
 800387c:	602b      	str	r3, [r5, #0]
 800387e:	bd38      	pop	{r3, r4, r5, pc}
 8003880:	20000324 	.word	0x20000324

08003884 <__ascii_mbtowc>:
 8003884:	b082      	sub	sp, #8
 8003886:	b901      	cbnz	r1, 800388a <__ascii_mbtowc+0x6>
 8003888:	a901      	add	r1, sp, #4
 800388a:	b142      	cbz	r2, 800389e <__ascii_mbtowc+0x1a>
 800388c:	b14b      	cbz	r3, 80038a2 <__ascii_mbtowc+0x1e>
 800388e:	7813      	ldrb	r3, [r2, #0]
 8003890:	600b      	str	r3, [r1, #0]
 8003892:	7812      	ldrb	r2, [r2, #0]
 8003894:	1c10      	adds	r0, r2, #0
 8003896:	bf18      	it	ne
 8003898:	2001      	movne	r0, #1
 800389a:	b002      	add	sp, #8
 800389c:	4770      	bx	lr
 800389e:	4610      	mov	r0, r2
 80038a0:	e7fb      	b.n	800389a <__ascii_mbtowc+0x16>
 80038a2:	f06f 0001 	mvn.w	r0, #1
 80038a6:	e7f8      	b.n	800389a <__ascii_mbtowc+0x16>

080038a8 <__malloc_lock>:
 80038a8:	4770      	bx	lr

080038aa <__malloc_unlock>:
 80038aa:	4770      	bx	lr

080038ac <__ascii_wctomb>:
 80038ac:	b149      	cbz	r1, 80038c2 <__ascii_wctomb+0x16>
 80038ae:	2aff      	cmp	r2, #255	; 0xff
 80038b0:	bf8b      	itete	hi
 80038b2:	238a      	movhi	r3, #138	; 0x8a
 80038b4:	700a      	strbls	r2, [r1, #0]
 80038b6:	6003      	strhi	r3, [r0, #0]
 80038b8:	2001      	movls	r0, #1
 80038ba:	bf88      	it	hi
 80038bc:	f04f 30ff 	movhi.w	r0, #4294967295	; 0xffffffff
 80038c0:	4770      	bx	lr
 80038c2:	4608      	mov	r0, r1
 80038c4:	4770      	bx	lr
	...

080038c8 <_init>:
 80038c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80038ca:	bf00      	nop
 80038cc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80038ce:	bc08      	pop	{r3}
 80038d0:	469e      	mov	lr, r3
 80038d2:	4770      	bx	lr

080038d4 <_fini>:
 80038d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80038d6:	bf00      	nop
 80038d8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80038da:	bc08      	pop	{r3}
 80038dc:	469e      	mov	lr, r3
 80038de:	4770      	bx	lr
