// Seed: 1527295066
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  reg id_4;
  assign id_3 = 1'b0;
  id_5(
      .id_0(""), .id_1(id_4 + id_4)
  );
  wire id_6;
  always @(1 or posedge 1'b0 - 1 | 1) begin : LABEL_0
    id_4 <= 1'b0 + 1'b0 + id_6 - 1;
  end
  wire id_7, id_8, id_9, id_10, id_11, id_12, id_13;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  id_4(
      .id_0(id_1), .id_1(), .id_2(id_1[1 : 1]), .id_3(1)
  );
  module_0 modCall_1 (
      id_2,
      id_2,
      id_2
  );
  assign modCall_1.id_6 = 0;
  wire id_5;
endmodule
