Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Fri Oct 18 16:54:18 2024
| Host         : rts-lab-02 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                    3          inf        0.000                      0                    3           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             3 Endpoints
Min Delay             3 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 in1_0
                            (input port)
  Destination:            out1_0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.904ns  (logic 5.168ns (52.182%)  route 4.736ns (47.818%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 r  in1_0 (IN)
                         net (fo=0)                   0.000     0.000    in1_0
    D19                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  in1_0_IBUF_inst/O
                         net (fo=1, routed)           1.450     2.927    design_1_i/led1_0/in1
    SLICE_X43Y81         LUT2 (Prop_lut2_I0_O)        0.124     3.051 r  design_1_i/led1_0/out1_INST_0/O
                         net (fo=1, routed)           3.286     6.337    out1_0_OBUF
    R14                  OBUF (Prop_obuf_I_O)         3.567     9.904 r  out1_0_OBUF_inst/O
                         net (fo=0)                   0.000     9.904    out1_0
    R14                                                               r  out1_0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 in4_0
                            (input port)
  Destination:            out3_0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.125ns  (logic 5.199ns (56.975%)  route 3.926ns (43.025%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 r  in4_0 (IN)
                         net (fo=0)                   0.000     0.000    in4_0
    M19                  IBUF (Prop_ibuf_I_O)         1.546     1.546 r  in4_0_IBUF_inst/O
                         net (fo=1, routed)           1.366     2.912    design_1_i/switch_0/in4
    SLICE_X43Y85         LUT2 (Prop_lut2_I0_O)        0.124     3.036 r  design_1_i/switch_0/out3_INST_0/O
                         net (fo=1, routed)           2.560     5.596    out3_0_OBUF
    N16                  OBUF (Prop_obuf_I_O)         3.529     9.125 r  out3_0_OBUF_inst/O
                         net (fo=0)                   0.000     9.125    out3_0
    N16                                                               r  out3_0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 in2_0
                            (input port)
  Destination:            out2_0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.855ns  (logic 5.047ns (56.998%)  route 3.808ns (43.002%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D20                                               0.000     0.000 r  in2_0 (IN)
                         net (fo=0)                   0.000     0.000    in2_0
    D20                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  in2_0_IBUF_inst/O
                         net (fo=1, routed)           3.808     5.283    out2_0_OBUF
    P14                  OBUF (Prop_obuf_I_O)         3.572     8.855 r  out2_0_OBUF_inst/O
                         net (fo=0)                   0.000     8.855    out2_0
    P14                                                               r  out2_0 (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 in2_0
                            (input port)
  Destination:            out2_0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.671ns  (logic 1.516ns (56.734%)  route 1.156ns (43.266%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D20                                               0.000     0.000 r  in2_0 (IN)
                         net (fo=0)                   0.000     0.000    in2_0
    D20                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  in2_0_IBUF_inst/O
                         net (fo=1, routed)           1.156     1.399    out2_0_OBUF
    P14                  OBUF (Prop_obuf_I_O)         1.273     2.671 r  out2_0_OBUF_inst/O
                         net (fo=0)                   0.000     2.671    out2_0
    P14                                                               r  out2_0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 in5_0
                            (input port)
  Destination:            out3_0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.680ns  (logic 1.578ns (58.901%)  route 1.101ns (41.099%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  in5_0 (IN)
                         net (fo=0)                   0.000     0.000    in5_0
    M20                  IBUF (Prop_ibuf_I_O)         0.303     0.303 r  in5_0_IBUF_inst/O
                         net (fo=1, routed)           0.375     0.678    design_1_i/switch_0/in5
    SLICE_X43Y85         LUT2 (Prop_lut2_I1_O)        0.045     0.723 r  design_1_i/switch_0/out3_INST_0/O
                         net (fo=1, routed)           0.726     1.450    out3_0_OBUF
    N16                  OBUF (Prop_obuf_I_O)         1.230     2.680 r  out3_0_OBUF_inst/O
                         net (fo=0)                   0.000     2.680    out3_0
    N16                                                               r  out3_0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 in1_1
                            (input port)
  Destination:            out1_0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.965ns  (logic 1.591ns (53.662%)  route 1.374ns (46.338%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L20                                               0.000     0.000 r  in1_1 (IN)
                         net (fo=0)                   0.000     0.000    in1_1
    L20                  IBUF (Prop_ibuf_I_O)         0.279     0.279 r  in1_1_IBUF_inst/O
                         net (fo=1, routed)           0.375     0.654    design_1_i/led1_0/in3
    SLICE_X43Y81         LUT2 (Prop_lut2_I1_O)        0.045     0.699 r  design_1_i/led1_0/out1_INST_0/O
                         net (fo=1, routed)           0.999     1.698    out1_0_OBUF
    R14                  OBUF (Prop_obuf_I_O)         1.268     2.965 r  out1_0_OBUF_inst/O
                         net (fo=0)                   0.000     2.965    out1_0
    R14                                                               r  out1_0 (OUT)
  -------------------------------------------------------------------    -------------------





