// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2015.1
// Copyright (C) 2015 Xilinx Inc. All rights reserved.
// 
// ===========================================================

#ifndef _MAT_Multiply_HH_
#define _MAT_Multiply_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "MAT_Multiply_mul_32s_32s_32_6.h"
#include "MAT_Multiply_A_cached_row.h"
#include "MAT_Multiply_B_cached.h"

namespace ap_rtl {

struct MAT_Multiply : public sc_module {
    // Port declarations 21
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_in< sc_lv<32> > A_dout;
    sc_in< sc_logic > A_empty_n;
    sc_out< sc_logic > A_read;
    sc_in< sc_lv<32> > B_dout;
    sc_in< sc_logic > B_empty_n;
    sc_out< sc_logic > B_read;
    sc_out< sc_lv<32> > C_din;
    sc_in< sc_logic > C_full_n;
    sc_out< sc_logic > C_write;
    sc_in< sc_lv<8> > mA;
    sc_in< sc_lv<8> > nA;
    sc_in< sc_lv<8> > mB;
    sc_in< sc_lv<8> > nB;
    sc_in< sc_lv<8> > mC;
    sc_in< sc_lv<8> > nC;


    // Module declarations
    MAT_Multiply(sc_module_name name);
    SC_HAS_PROCESS(MAT_Multiply);

    ~MAT_Multiply();

    sc_trace_file* mVcdFile;

    ofstream mHdltvinHandle;
    ofstream mHdltvoutHandle;
    MAT_Multiply_A_cached_row* A_cached_row_U;
    MAT_Multiply_B_cached* B_cached_U;
    MAT_Multiply_mul_32s_32s_32_6<1,6,32,32,32>* MAT_Multiply_mul_32s_32s_32_6_U0;
    sc_signal< sc_lv<8> > ap_CS_fsm;
    sc_signal< sc_logic > ap_sig_cseq_ST_st1_fsm_0;
    sc_signal< bool > ap_sig_bdd_24;
    sc_signal< sc_lv<7> > k_reg_216;
    sc_signal< sc_lv<7> > k_1_reg_228;
    sc_signal< sc_lv<14> > phi_mul_reg_239;
    sc_signal< sc_lv<7> > k_2_reg_250;
    sc_signal< sc_lv<32> > temp_reg_261;
    sc_signal< sc_lv<14> > phi_mul5_reg_274;
    sc_signal< sc_lv<1> > tmp_4_fu_310_p2;
    sc_signal< sc_lv<1> > tmp_4_reg_520;
    sc_signal< sc_lv<1> > exitcond_flatten_fu_316_p2;
    sc_signal< sc_logic > ap_sig_cseq_ST_st2_fsm_1;
    sc_signal< bool > ap_sig_bdd_79;
    sc_signal< sc_lv<14> > indvar_flatten_next_fu_322_p2;
    sc_signal< sc_lv<14> > indvar_flatten_next_reg_528;
    sc_signal< sc_lv<7> > j_mid2_fu_334_p3;
    sc_signal< sc_lv<7> > j_mid2_reg_533;
    sc_signal< sc_lv<7> > i_mid2_fu_348_p3;
    sc_signal< sc_lv<7> > i_mid2_reg_540;
    sc_signal< sc_lv<1> > tmp_6_fu_365_p2;
    sc_signal< sc_lv<1> > tmp_6_reg_545;
    sc_signal< sc_lv<1> > tmp_s_fu_380_p2;
    sc_signal< sc_lv<1> > tmp_s_reg_549;
    sc_signal< sc_lv<1> > tmp_8_fu_386_p2;
    sc_signal< sc_lv<1> > exitcond2_fu_392_p2;
    sc_signal< sc_lv<1> > exitcond2_reg_557;
    sc_signal< sc_logic > ap_sig_cseq_ST_pp0_stg0_fsm_2;
    sc_signal< bool > ap_sig_bdd_111;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it0;
    sc_signal< bool > ap_sig_bdd_118;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it1;
    sc_signal< sc_lv<7> > k_3_fu_398_p2;
    sc_signal< sc_lv<7> > k_3_reg_561;
    sc_signal< sc_lv<14> > tmp_11_trn_cast_fu_409_p1;
    sc_signal< sc_lv<14> > tmp_11_trn_cast_reg_566;
    sc_signal< sc_logic > ap_sig_cseq_ST_st5_fsm_3;
    sc_signal< bool > ap_sig_bdd_135;
    sc_signal< sc_lv<1> > exitcond1_fu_412_p2;
    sc_signal< sc_lv<1> > exitcond1_reg_571;
    sc_signal< sc_logic > ap_sig_cseq_ST_pp1_stg0_fsm_4;
    sc_signal< bool > ap_sig_bdd_147;
    sc_signal< sc_logic > ap_reg_ppiten_pp1_it0;
    sc_signal< bool > ap_sig_bdd_154;
    sc_signal< sc_logic > ap_reg_ppiten_pp1_it1;
    sc_signal< sc_lv<7> > k_4_fu_418_p2;
    sc_signal< sc_lv<14> > next_mul_fu_424_p2;
    sc_signal< sc_lv<14> > p_addr4_fu_430_p2;
    sc_signal< sc_lv<14> > p_addr4_reg_585;
    sc_signal< sc_lv<14> > tmp_13_trn_cast_fu_439_p1;
    sc_signal< sc_lv<14> > tmp_13_trn_cast_reg_590;
    sc_signal< sc_logic > ap_sig_cseq_ST_st8_fsm_5;
    sc_signal< bool > ap_sig_bdd_178;
    sc_signal< sc_lv<1> > exitcond_fu_442_p2;
    sc_signal< sc_lv<1> > exitcond_reg_595;
    sc_signal< sc_logic > ap_sig_cseq_ST_pp2_stg0_fsm_6;
    sc_signal< bool > ap_sig_bdd_187;
    sc_signal< sc_logic > ap_reg_ppiten_pp2_it0;
    sc_signal< sc_logic > ap_reg_ppiten_pp2_it1;
    sc_signal< sc_logic > ap_reg_ppiten_pp2_it2;
    sc_signal< sc_logic > ap_reg_ppiten_pp2_it3;
    sc_signal< sc_logic > ap_reg_ppiten_pp2_it4;
    sc_signal< sc_logic > ap_reg_ppiten_pp2_it5;
    sc_signal< sc_logic > ap_reg_ppiten_pp2_it6;
    sc_signal< sc_logic > ap_reg_ppiten_pp2_it7;
    sc_signal< sc_logic > ap_reg_ppiten_pp2_it8;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond_reg_595_pp2_it1;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond_reg_595_pp2_it2;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond_reg_595_pp2_it3;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond_reg_595_pp2_it4;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond_reg_595_pp2_it5;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond_reg_595_pp2_it6;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond_reg_595_pp2_it7;
    sc_signal< sc_lv<7> > k_5_fu_448_p2;
    sc_signal< sc_lv<1> > tmp_14_fu_458_p2;
    sc_signal< sc_lv<1> > tmp_14_reg_604;
    sc_signal< sc_lv<1> > ap_reg_ppstg_tmp_14_reg_604_pp2_it1;
    sc_signal< sc_lv<1> > ap_reg_ppstg_tmp_14_reg_604_pp2_it2;
    sc_signal< sc_lv<1> > ap_reg_ppstg_tmp_14_reg_604_pp2_it3;
    sc_signal< sc_lv<1> > ap_reg_ppstg_tmp_14_reg_604_pp2_it4;
    sc_signal< sc_lv<1> > ap_reg_ppstg_tmp_14_reg_604_pp2_it5;
    sc_signal< sc_lv<1> > ap_reg_ppstg_tmp_14_reg_604_pp2_it6;
    sc_signal< sc_lv<1> > ap_reg_ppstg_tmp_14_reg_604_pp2_it7;
    sc_signal< sc_lv<14> > next_mul6_fu_468_p2;
    sc_signal< sc_lv<32> > A_cached_row_q0;
    sc_signal< sc_lv<32> > A_cached_row_load_reg_624;
    sc_signal< sc_lv<32> > B_cached_q0;
    sc_signal< sc_lv<32> > B_cached_load_reg_629;
    sc_signal< sc_lv<32> > grp_fu_484_p2;
    sc_signal< sc_lv<32> > tmp_16_reg_634;
    sc_signal< sc_lv<32> > temp_1_fu_493_p3;
    sc_signal< sc_lv<7> > j_1_fu_500_p2;
    sc_signal< sc_logic > ap_sig_cseq_ST_st18_fsm_7;
    sc_signal< bool > ap_sig_bdd_272;
    sc_signal< bool > ap_sig_bdd_278;
    sc_signal< sc_lv<7> > A_cached_row_address0;
    sc_signal< sc_logic > A_cached_row_ce0;
    sc_signal< sc_logic > A_cached_row_we0;
    sc_signal< sc_lv<32> > A_cached_row_d0;
    sc_signal< sc_lv<14> > B_cached_address0;
    sc_signal< sc_logic > B_cached_ce0;
    sc_signal< sc_logic > B_cached_we0;
    sc_signal< sc_lv<32> > B_cached_d0;
    sc_signal< sc_lv<14> > indvar_flatten_reg_183;
    sc_signal< sc_lv<7> > i_reg_194;
    sc_signal< sc_lv<7> > j_reg_205;
    sc_signal< sc_lv<7> > k_phi_fu_220_p4;
    sc_signal< sc_lv<64> > tmp_10_fu_404_p1;
    sc_signal< sc_lv<64> > tmp_12_fu_435_p1;
    sc_signal< sc_lv<64> > tmp_15_fu_463_p1;
    sc_signal< sc_lv<64> > tmp_17_fu_479_p1;
    sc_signal< sc_lv<1> > tmp_1_fu_292_p2;
    sc_signal< sc_lv<1> > tmp_3_fu_298_p2;
    sc_signal< sc_lv<1> > tmp1_fu_304_p2;
    sc_signal< sc_lv<1> > tmp_fu_286_p2;
    sc_signal< sc_lv<1> > exitcond3_fu_328_p2;
    sc_signal< sc_lv<7> > i_s_fu_342_p2;
    sc_signal< sc_lv<8> > i_cast_fu_356_p1;
    sc_signal< sc_lv<8> > j_cast_fu_371_p1;
    sc_signal< sc_lv<1> > tmp_5_fu_360_p2;
    sc_signal< sc_lv<1> > tmp_9_fu_375_p2;
    sc_signal< sc_lv<8> > k_2_cast_fu_454_p1;
    sc_signal< sc_lv<14> > p_addr2_fu_474_p2;
    sc_signal< sc_lv<32> > grp_fu_484_p0;
    sc_signal< sc_lv<32> > grp_fu_484_p1;
    sc_signal< sc_lv<32> > temp_2_fu_488_p2;
    sc_signal< sc_logic > grp_fu_484_ce;
    sc_signal< sc_lv<8> > ap_NS_fsm;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<8> ap_ST_st1_fsm_0;
    static const sc_lv<8> ap_ST_st2_fsm_1;
    static const sc_lv<8> ap_ST_pp0_stg0_fsm_2;
    static const sc_lv<8> ap_ST_st5_fsm_3;
    static const sc_lv<8> ap_ST_pp1_stg0_fsm_4;
    static const sc_lv<8> ap_ST_st8_fsm_5;
    static const sc_lv<8> ap_ST_pp2_stg0_fsm_6;
    static const sc_lv<8> ap_ST_st18_fsm_7;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<1> ap_const_lv1_1;
    static const bool ap_true;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<32> ap_const_lv32_6;
    static const sc_lv<32> ap_const_lv32_7;
    static const sc_lv<14> ap_const_lv14_0;
    static const sc_lv<7> ap_const_lv7_0;
    static const sc_lv<14> ap_const_lv14_2710;
    static const sc_lv<14> ap_const_lv14_1;
    static const sc_lv<7> ap_const_lv7_64;
    static const sc_lv<7> ap_const_lv7_1;
    static const sc_lv<14> ap_const_lv14_64;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_A_cached_row_address0();
    void thread_A_cached_row_ce0();
    void thread_A_cached_row_d0();
    void thread_A_cached_row_we0();
    void thread_A_read();
    void thread_B_cached_address0();
    void thread_B_cached_ce0();
    void thread_B_cached_d0();
    void thread_B_cached_we0();
    void thread_B_read();
    void thread_C_din();
    void thread_C_write();
    void thread_ap_done();
    void thread_ap_idle();
    void thread_ap_ready();
    void thread_ap_sig_bdd_111();
    void thread_ap_sig_bdd_118();
    void thread_ap_sig_bdd_135();
    void thread_ap_sig_bdd_147();
    void thread_ap_sig_bdd_154();
    void thread_ap_sig_bdd_178();
    void thread_ap_sig_bdd_187();
    void thread_ap_sig_bdd_24();
    void thread_ap_sig_bdd_272();
    void thread_ap_sig_bdd_278();
    void thread_ap_sig_bdd_79();
    void thread_ap_sig_cseq_ST_pp0_stg0_fsm_2();
    void thread_ap_sig_cseq_ST_pp1_stg0_fsm_4();
    void thread_ap_sig_cseq_ST_pp2_stg0_fsm_6();
    void thread_ap_sig_cseq_ST_st18_fsm_7();
    void thread_ap_sig_cseq_ST_st1_fsm_0();
    void thread_ap_sig_cseq_ST_st2_fsm_1();
    void thread_ap_sig_cseq_ST_st5_fsm_3();
    void thread_ap_sig_cseq_ST_st8_fsm_5();
    void thread_exitcond1_fu_412_p2();
    void thread_exitcond2_fu_392_p2();
    void thread_exitcond3_fu_328_p2();
    void thread_exitcond_flatten_fu_316_p2();
    void thread_exitcond_fu_442_p2();
    void thread_grp_fu_484_ce();
    void thread_grp_fu_484_p0();
    void thread_grp_fu_484_p1();
    void thread_i_cast_fu_356_p1();
    void thread_i_mid2_fu_348_p3();
    void thread_i_s_fu_342_p2();
    void thread_indvar_flatten_next_fu_322_p2();
    void thread_j_1_fu_500_p2();
    void thread_j_cast_fu_371_p1();
    void thread_j_mid2_fu_334_p3();
    void thread_k_2_cast_fu_454_p1();
    void thread_k_3_fu_398_p2();
    void thread_k_4_fu_418_p2();
    void thread_k_5_fu_448_p2();
    void thread_k_phi_fu_220_p4();
    void thread_next_mul6_fu_468_p2();
    void thread_next_mul_fu_424_p2();
    void thread_p_addr2_fu_474_p2();
    void thread_p_addr4_fu_430_p2();
    void thread_temp_1_fu_493_p3();
    void thread_temp_2_fu_488_p2();
    void thread_tmp1_fu_304_p2();
    void thread_tmp_10_fu_404_p1();
    void thread_tmp_11_trn_cast_fu_409_p1();
    void thread_tmp_12_fu_435_p1();
    void thread_tmp_13_trn_cast_fu_439_p1();
    void thread_tmp_14_fu_458_p2();
    void thread_tmp_15_fu_463_p1();
    void thread_tmp_17_fu_479_p1();
    void thread_tmp_1_fu_292_p2();
    void thread_tmp_3_fu_298_p2();
    void thread_tmp_4_fu_310_p2();
    void thread_tmp_5_fu_360_p2();
    void thread_tmp_6_fu_365_p2();
    void thread_tmp_8_fu_386_p2();
    void thread_tmp_9_fu_375_p2();
    void thread_tmp_fu_286_p2();
    void thread_tmp_s_fu_380_p2();
    void thread_ap_NS_fsm();
    void thread_hdltv_gen();
};

}

using namespace ap_rtl;

#endif
