
Cadence Innovus(TM) Implementation System.
Copyright 2015 Cadence Design Systems, Inc. All rights reserved worldwide.

Version:	v15.23-s045_1, built Fri Apr 22 12:32:52 PDT 2016
Options:	
Date:		Sat Mar  1 20:27:54 2025
Host:		ieng6-ece-11.ucsd.edu (x86_64 w/Linux 3.10.0-1160.119.1.el7.x86_64) (4cores*8cpus*Intel(R) Xeon(R) Gold 5220 CPU @ 2.20GHz 25344KB)
OS:		CentOS Linux release 7.9.2009 (Core)

License:
		invs	Innovus Implementation System	15.2	checkout succeeded
		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
**ERROR: (IMPOAX-142):	Could not open shared library libinnovusoax22.so : /acsnfs3/software/cadence-innovus152/tools/lib/64bit/libcdsSkillPcell.so: undefined symbol: _ZTIN12OpenAccess_413oaFSComponentE

**ERROR: (IMPOAX-142):	Could not open shared library libcdsSkillPcell.so : (null)

**ERROR: (IMPOAX-142):	OA features will be disabled in this session.


**INFO:  MMMC transition support version v31-84 

<CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
<CMD> suppressMessage ENCEXT-2799
<CMD> getDrawView
<CMD> loadWorkspace -name Physical
<CMD> win
<CMD> set init_pwr_net VDD
<CMD> set init_gnd_net VSS
<CMD> set init_verilog ./netlist/fullchip.out.v
<CMD> set init_design_netlisttype Verilog
<CMD> set init_design_settop 1
<CMD> set init_top_cell fullchip
<CMD> set init_lef_file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef
<CMD> create_library_set -name WC_LIB -timing $worst_timing_lib
<CMD> create_library_set -name BC_LIB -timing $best_timing_lib
<CMD> create_rc_corner -name Cmax -cap_table $worst_captbl -T 125
<CMD> create_rc_corner -name Cmin -cap_table $best_captbl -T -40
<CMD> create_delay_corner -name WC -library_set WC_LIB -rc_corner Cmax
<CMD> create_delay_corner -name BC -library_set BC_LIB -rc_corner Cmin
<CMD> create_constraint_mode -name CON -sdc_file [list $sdc]
<CMD> create_analysis_view -name WC_VIEW -delay_corner WC -constraint_mode CON
<CMD> create_analysis_view -name BC_VIEW -delay_corner BC -constraint_mode CON
<CMD> init_design -setup WC_VIEW -hold BC_VIEW
**ERROR: (IMPOAX-820):	The OA features are disabled in the current session of Innovus because the oax shared library could not be loaded properly. This could be because your installation was not properly configured. To enable OA features, exit the current session and re-launch Innovus either after fixing your installation by running the Configure Installation phase, or after setting the OA_HOME variable to point to a proper OA installation. Check the "OpenAccess Installation and Configuration Guide" manual for more information.

**ERROR: (IMPOAX-850):	oaxCreateCdsLibArray command cannot be run as OA features are disabled in this session.

Loading LEF file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef ...
WARNING (LEFPARS-2007): NAMESCASESENSITIVE statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 28.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 867.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 877.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1014.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1024.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1161.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1171.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1308.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1318.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1372.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1383.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1604.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1614.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1769.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1771.
WARNING (LEFPARS-2021): turn-via is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1772.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1776.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1778.
WARNING (LEFPARS-2021): turn-via is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1779.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1783.
Set DBUPerIGU to M2 pitch 400.
**WARN: (IMPLF-200):	Pin 'I' in macro 'ANTENNA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.

viaInitial starts at Sat Mar  1 20:32:05 2025
viaInitial ends at Sat Mar  1 20:32:05 2025
Reading WC_LIB timing library '/home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gpluswc.lib' ...
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D0' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D2' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D4' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D8' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2XD1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D0' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D2' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D4' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D8' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3XD1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D0' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D2' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D4' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D8' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4XD1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AO211D0' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AO211D1' is not defined in the library.
Message <TECHLIB-436> has exceeded the message display limit of '20'. setMessageLimit/set_message_limit sets the limit. unsetMessageLimit/unset_message_limit can be used to reset this.
Read 811 cells in library 'tcbn65gpluswc' 
Reading BC_LIB timing library '/home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gplusbc.lib' ...
Read 811 cells in library 'tcbn65gplusbc' 
*** End library_loading (cpu=0.00min, mem=0.0M, fe_cpu=0.97min, fe_real=4.22min, fe_mem=475.7M) ***
*** Begin netlist parsing (mem=475.7M) ***
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D4' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D4' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D2' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D2' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D1' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D1' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D0' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D0' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D4' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D4' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D2' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D2' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D1' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D1' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D0' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D0' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2D4' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2D4' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2D2' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2D2' is defined in LEF but not in the timing library.
**WARN: (EMS-27):	Message (IMPVL-159) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Created 811 new cells from 2 timing libraries.
Reading netlist ...
Backslashed names will retain backslash and a trailing blank character.
Reading verilog netlist './netlist/fullchip.out.v'

*** Memory Usage v#1 (Current mem = 477.707M, initial mem = 149.258M) ***
*** End netlist parsing (cpu=0:00:00.2, real=0:00:00.0, mem=477.7M) ***
Set top cell to fullchip.
Hooked 1622 DB cells to tlib cells.
Starting recursive module instantiation check.
No recursion found.
Building hierarchical netlist for Cell fullchip ...
*** Netlist is unique.
** info: there are 1752 modules.
** info: there are 21033 stdCell insts.

*** Memory Usage v#1 (Current mem = 545.539M, initial mem = 149.258M) ***
**WARN: (IMPFP-3961):	The techSite 'dcore' has no related cells in LEF/OA library. Cannot make calculations for this site type unless cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'ccore' has no related cells in LEF/OA library. Cannot make calculations for this site type unless cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Set Default Input Pin Transition as 0.1 ps.
WC_VIEW BC_VIEW
Initializing multi-corner RC extraction with 2 active RC Corners ...
Reading Capacitance Table File /home/linux/ieng6/ee260bwi25/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cworst.captable ...
**WARN: (IMPEXT-2760):	Layer M9 specified in the cap table is ignored because it is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2771):	Via VIA_8 specified in the cap table is ignored because its top layer, M9, is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2801):	Resistance values are not provided in the Cap Table. Sheet resistance defined in the LEF file will be used.
**WARN: (IMPEXT-2710):	Basic Cap table for layer M9 is ignored because the layer is not specified in the technology LEF file.
Reading Capacitance Table File /home/linux/ieng6/ee260bwi25/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cbest.captable ...
**WARN: (IMPEXT-2760):	Layer M9 specified in the cap table is ignored because it is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2771):	Via VIA_8 specified in the cap table is ignored because its top layer, M9, is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2801):	Resistance values are not provided in the Cap Table. Sheet resistance defined in the LEF file will be used.
**WARN: (IMPEXT-2710):	Basic Cap table for layer M9 is ignored because the layer is not specified in the technology LEF file.
Importing multi-corner RC tables ... 
Summary of Active RC-Corners : 
 
 Analysis View: WC_VIEW
    RC-Corner Name        : Cmax
    RC-Corner Index       : 0
    RC-Corner Temperature : 125 Celsius
    RC-Corner Cap Table   : '/home/linux/ieng6/ee260bwi25/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cworst.captable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
 
 Analysis View: BC_VIEW
    RC-Corner Name        : Cmin
    RC-Corner Index       : 1
    RC-Corner Temperature : -40 Celsius
    RC-Corner Cap Table   : '/home/linux/ieng6/ee260bwi25/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cbest.captable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
*Info: initialize multi-corner CTS.
Reading timing constraints file './constraints/fullchip.sdc' ...
Current (total cpu=0:00:59.2, real=0:04:14, peak res=295.1M, current mem=665.5M)
**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'reset]' (File ./constraints/fullchip.sdc, Line 12).

**ERROR: (TCLCMD-917):	Cannot find 'ports' that match 'reset]' (File ./constraints/fullchip.sdc, Line 12).

**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern '' (File ./constraints/fullchip.sdc, Line 12).

**ERROR: (TCLNL-312):	set_input_delay: Invalid list of pins: '' (File ./constraints/fullchip.sdc, Line 12).

INFO (CTE): Reading of timing constraints file ./constraints/fullchip.sdc completed, with 2 Warnings and 2 Errors.
Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=310.3M, current mem=682.7M)
Current (total cpu=0:00:59.3, real=0:04:14, peak res=310.3M, current mem=682.7M)
Total number of combinational cells: 492
Total number of sequential cells: 303
Total number of tristate cells: 11
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUFFD1 BUFFD0 BUFFD2 BUFFD3 BUFFD4 BUFFD6 BUFFD8 BUFFD12 BUFFD16 CKBD1 CKBD0 CKBD2 CKBD3 CKBD4 CKBD6 CKBD8 CKBD12 CKBD16
Total number of usable buffers: 18
List of unusable buffers: BUFFD20 BUFFD24 CKBD20 CKBD24 GBUFFD1 GBUFFD3 GBUFFD2 GBUFFD4 GBUFFD8
Total number of unusable buffers: 9
List of usable inverters: CKND1 CKND0 CKND2 CKND3 CKND4 CKND6 CKND8 CKND12 CKND16 INVD1 INVD0 INVD2 INVD3 INVD4 INVD6 INVD8 INVD12 INVD16
Total number of usable inverters: 18
List of unusable inverters: CKND20 CKND24 GINVD2 GINVD1 GINVD4 GINVD3 GINVD8 INVD20 INVD24
Total number of unusable inverters: 9
List of identified usable delay cells:
Total number of identified usable delay cells: 0
List of identified unusable delay cells: DEL0 DEL005 DEL01 DEL015 DEL02 DEL1 DEL2 DEL3 DEL4
Total number of identified unusable delay cells: 9
All delay cells are dont_use. Buffers will be used to fix hold violations.

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPLF-200            1  Pin '%s' in macro '%s' has no ANTENNAGAT...
WARNING   IMPFP-3961           2  The techSite '%s' has no related cells i...
WARNING   IMPEXT-2710          2  Basic Cap table for layer M%d is ignored...
WARNING   IMPEXT-2760          2  Layer M%d specified in the cap table is ...
WARNING   IMPEXT-2771          2  Via %s specified in the cap table is ign...
WARNING   IMPEXT-2801          2  Resistance values are not provided in th...
WARNING   IMPVL-159         1622  Pin '%s' of cell '%s' is defined in LEF ...
ERROR     IMPOAX-820           1  The OA features are disabled in the curr...
ERROR     IMPOAX-850           1  %s command cannot be run as OA features ...
*** Message Summary: 1633 warning(s), 2 error(s)

<CMD> set_interactive_constraint_modes {CON}
<CMD> setDesignMode -process 65
Applying the recommended capacitance filtering threshold values for 65nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.1.
	These values will be used by all post-route extraction engines, including tQuantus, IQRC and Quantus QRC extraction.
	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
	The accuracy mode for postRoute effortLevel low extraction will be set to 'high'.
	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode will be 'medium' if Quantus QRC technology file is specified else 'low'.
Updating process node dependent CCOpt properties for the 65nm process node.
<CMD> floorPlan -site core -r 1 0.50 10.0 10.0 10.0 10.0
**WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
<CMD> timeDesign -preplace -prefix preplace
**WARN: (IMPOPT-7136):	timing_socv_statistical_min_max_mode 'statistical' is not supported by Innovus. Setting it to 'mean_and_three_sigma_bounded'.
Set Using Default Delay Limit as 101.
**WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
Setting High Fanout Nets ( > 100 ) as ideal temporarily for -prePlace option
Set Default Net Delay as 0 ps.
Set Default Net Load as 0 pF. 
#################################################################################
# Design Stage: PreRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
End delay calculation. (MEM=1203.53 CPU=0:00:02.3 REAL=0:00:02.0)
*** CDM Built up (cpu=0:00:03.3  real=0:00:03.0  mem= 1203.5M) ***
*** Done Building Timing Graph (cpu=0:00:03.8 real=0:00:03.0 totSessionCpu=0:01:09 mem=1203.5M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.004  | -0.004  |  0.298  |
|           TNS (ns):| -0.033  | -0.033  |  0.000  |
|    Violating Paths:|   13    |   13    |    0    |
|          All Paths:|  6712   |  5406   |  5730   |
+--------------------+---------+---------+---------+

Density: 0.000%
------------------------------------------------------------
Set Using Default Delay Limit as 1000.
Resetting back High Fanout Nets as non-ideal
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Reported timing to dir ./timingReports
Total CPU time: 5.04 sec
Total Real time: 5.0 sec
Total Memory Usage: 1133.933594 Mbytes
<CMD> globalNetConnect VDD -type pgpin -pin VDD -inst * -verbose
21033 new pwr-pin connections were made to global net 'VDD'.
<CMD> globalNetConnect VSS -type pgpin -pin VSS -inst * -verbose
21033 new gnd-pin connections were made to global net 'VSS'.
<CMD> addRing -spacing {top 2 bottom 2 left 2 right 2} -width {top 3 bottom 3 left 3 right 3} -layer {top M1 bottom M1 left M2 right M2} -center 1 -type core_rings -nets {VSS  VDD}

Ring generation is complete; vias are now being generated.
The power planner created 8 wires.
*** Ending Ring Generation (totcpu: 0:00:00.0,real: 0:00:00.0, mem: 1133.9M) ***
<CMD> setAddStripeMode -break_at block_ring
Stripe will break at block ring.
<CMD> addStripe -number_of_sets 10 -spacing 6 -layer M4 -width 2 -nets { VSS VDD }

Starting stripe generation ...
Non-Default setAddStripeOption Settings :
  NONE
Stripe generation is complete; vias are now being generated.
The power planner created 20 wires.
*** Ending Stripe Generation (totcpu: 0:00:00.0,real: 0:00:00.0, mem: 1133.9M) ***
<CMD> sroute
*** Begin SPECIAL ROUTE on Sat Mar  1 20:32:36 2025 ***
SPECIAL ROUTE ran on directory: /home/linux/ieng6/ee260bwi25/ttalapaneni/ece260_project_Part1_PnR_2_GHz
SPECIAL ROUTE ran on machine: ieng6-ece-11.ucsd.edu (Linux 3.10.0-1160.119.1.el7.x86_64 Xeon 2.19Ghz)

Begin option processing ...
srouteConnectPowerBump set to false
routeSpecial set to true
srouteConnectConverterPin set to false
srouteFollowCorePinEnd set to 3
srouteJogControl set to "preferWithChanges differentLayer"
sroutePadPinAllPorts set to true
sroutePreserveExistingRoutes set to true
srouteRoutePowerBarPortOnBothDir set to true
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 2022.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
Read in 17 layers, 8 routing layers, 1 overlap layer
Read in 846 macros, 100 used
Read in 100 components
  100 core components: 100 unplaced, 0 placed, 0 fixed
Read in 243 logical pins
Read in 243 nets
Read in 2 special nets, 2 routed
Read in 200 terminals
Begin power routing ...
**WARN: (IMPSR-1254):	Cannot find any block pin of net VDD. Check netlist, or change option to include the pin.
**WARN: (IMPSR-1256):	Cannot find any CORE class pad pin of net VDD. Change routing area or layer to include the expected pin, or check netlist, or change port class in the technology file.
Type 'man IMPSR-1256' for more detail.
Cannot find any AREAIO class pad pin of net VDD. Check net list, or change port class in the technology file, or change option to include pin in given range.
**WARN: (IMPSR-1254):	Cannot find any block pin of net VSS. Check netlist, or change option to include the pin.
**WARN: (IMPSR-1256):	Cannot find any CORE class pad pin of net VSS. Change routing area or layer to include the expected pin, or check netlist, or change port class in the technology file.
Type 'man IMPSR-1256' for more detail.
Cannot find any AREAIO class pad pin of net VSS. Check net list, or change port class in the technology file, or change option to include pin in given range.
CPU time for FollowPin 0 seconds
CPU time for FollowPin 0 seconds
  Number of IO ports routed: 0
  Number of Block ports routed: 0
  Number of Stripe ports routed: 0
  Number of Core ports routed: 490
  Number of Pad ports routed: 0
  Number of Power Bump ports routed: 0
  Number of Followpin connections: 245
End power routing: cpu: 0:00:00, real: 0:00:00, peak: 2026.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 106 via definition ...Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished


sroute post-processing starts at Sat Mar  1 20:32:37 2025
The viaGen is rebuilding shadow vias for net VSS.
sroute post-processing ends at Sat Mar  1 20:32:37 2025

sroute post-processing starts at Sat Mar  1 20:32:37 2025
The viaGen is rebuilding shadow vias for net VDD.
sroute post-processing ends at Sat Mar  1 20:32:37 2025
sroute: Total CPU time used = 0:0:0
sroute: Total Real time used = 0:0:1
sroute: Total Memory used = 5.31 megs
sroute: Total Peak Memory used = 1139.24 megs
<CMD> fit
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -pinWidth 0.1 -pinDepth 0.6 -fixedPin 1 -fixOverlap 1 -unit MICRON -spreadDirection counterclockwise -side Bottom -layer 2 -spreadType start -spacing 2.0 -start 55.1 0.0 -pin {{out[0]} {out[1]} {out[2]} {out[3]} {out[4]} {out[5]} {out[6]} {out[7]} {out[8]} {out[9]} {out[10]} {out[11]} {out[12]} {out[13]} {out[14]} {out[15]} {out[16]} {out[17]} {out[18]} {out[19]} {out[20]} {out[21]} {out[22]} {out[23]} {out[24]} {out[25]} {out[26]} {out[27]} {out[28]} {out[29]} {out[30]} {out[31]} {out[32]} {out[33]} {out[34]} {out[35]} {out[36]} {out[37]} {out[38]} {out[39]} {out[40]} {out[41]} {out[42]} {out[43]} {out[44]} {out[45]} {out[46]} {out[47]} {out[48]} {out[49]} {out[50]} {out[51]} {out[52]} {out[53]} {out[54]} {out[55]} {out[56]} {out[57]} {out[58]} {out[59]} {out[60]} {out[61]} {out[62]} {out[63]} {out[64]} {out[65]} {out[66]} {out[67]} {out[68]} {out[69]} {out[70]} {out[71]} {out[72]} {out[73]} {out[74]} {out[75]} {out[76]} {out[77]} {out[78]} {out[79]} {out[80]} {out[81]} {out[82]} {out[83]} {out[84]} {out[85]} {out[86]} {out[87]} {out[88]} {out[89]} {out[90]} {out[91]} {out[92]} {out[93]} {out[94]} {out[95]} {out[96]} {out[97]} {out[98]} {out[99]} {out[100]} {out[101]} {out[102]} {out[103]} {out[104]} {out[105]} {out[106]} {out[107]} {out[108]} {out[109]} {out[110]} {out[111]} {out[112]} {out[113]} {out[114]} {out[115]} {out[116]} {out[117]} {out[118]} {out[119]} {out[120]} {out[121]} {out[122]} {out[123]} {out[124]} {out[125]} {out[126]} {out[127]} {out[128]} {out[129]} {out[130]} {out[131]} {out[132]} {out[133]} {out[134]} {out[135]} {out[136]} {out[137]} {out[138]} {out[139]} {out[140]} {out[141]} {out[142]} {out[143]} {out[144]} {out[145]} {out[146]} {out[147]} {out[148]} {out[149]} {out[150]} {out[151]} {out[152]} {out[153]} {out[154]} {out[155]} {out[156]} {out[157]} {out[158]} {out[159]}}
Successfully spread [160] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1139.2M).
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -pinWidth 0.1 -pinDepth 0.6 -fixedPin 1 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Left -layer 3 -spreadType start -spacing 2.0 -start 0.0 55.0 -pin {clk {inst[0]} {inst[1]} {inst[2]} {inst[3]} {inst[4]} {inst[5]} {inst[6]} {inst[7]} {inst[8]} {inst[9]} {inst[10]} {inst[11]} {inst[12]} {inst[13]} {inst[14]} {inst[15]} {inst[16]} reset {mem_in[0]} {mem_in[1]} {mem_in[2]} {mem_in[3]} {mem_in[4]} {mem_in[5]} {mem_in[6]} {mem_in[7]} {mem_in[8]} {mem_in[9]} {mem_in[10]} {mem_in[11]} {mem_in[12]} {mem_in[13]} {mem_in[14]} {mem_in[15]} {mem_in[16]} {mem_in[17]} {mem_in[18]} {mem_in[19]} {mem_in[20]} {mem_in[21]} {mem_in[22]} {mem_in[23]} {mem_in[24]} {mem_in[25]} {mem_in[26]} {mem_in[27]} {mem_in[28]} {mem_in[29]} {mem_in[30]} {mem_in[31]} {mem_in[32]} {mem_in[33]} {mem_in[34]} {mem_in[35]} {mem_in[36]} {mem_in[37]} {mem_in[38]} {mem_in[39]} {mem_in[40]} {mem_in[41]} {mem_in[42]} {mem_in[43]} {mem_in[44]} {mem_in[45]} {mem_in[46]} {mem_in[47]} {mem_in[48]} {mem_in[49]} {mem_in[50]} {mem_in[51]} {mem_in[52]} {mem_in[53]} {mem_in[54]} {mem_in[55]} {mem_in[56]} {mem_in[57]} {mem_in[58]} {mem_in[59]} {mem_in[60]} {mem_in[61]} {mem_in[62]} {mem_in[63]}}
Successfully spread [83] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1139.2M).
<CMD> fit
<CMD> checkPinAssignment
**WARN: (IMPPTN-3034):	Only editPin command should be used with 'setPinAssignMode -pinEditInBatch true' setting. Current command will reset the persistent database. Subsequent editPin command will run slow. To speed up editPin command again, wrap all editPin commands within 'setPinAssignMode -pinEditInBatch true' (then editPin commands) and 'setPinAssignMode -pinEditInBatch false'
Checking pins of top cell fullchip ... completed

===========================================================================================================================
                                                checkPinAssignment Summary
===========================================================================================================================
Partition   | pads  | pins   | legal  | illegal | internal | internal illegal | FT     | FT illegal | constant | unplaced |
===========================================================================================================================
fullchip    |     0 |    243 |    243 |       0 |        0 |                0 |      0 |          0 |        0 |        0 |
===========================================================================================================================
TOTAL       |     0 |    243 |    243 |       0 |        0 |                0 |      0 |          0 |        0 |        0 |
===========================================================================================================================
checkPinAssignment : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1141.2M).
<CMD> setMaxRouteLayer 4
<CMD> saveDesign floorplan.enc
Writing Netlist "floorplan.enc.dat.tmp/fullchip.v.gz" ...
Saving AAE Data ...
Saving preference file floorplan.enc.dat.tmp/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
Saving floorplan file ...
Saving Drc markers ...
... No Drc file written since there is no markers found.
Saving placement file ...
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1141.3M) ***
Saving DEF file ...
**ERROR: (IMPOAX-142):	Could not open shared library libinnovusoax22.so : /acsnfs3/software/cadence-innovus152/tools/lib/64bit/libcdsSkillPcell.so: undefined symbol: _ZTIN12OpenAccess_413oaFSComponentE

**ERROR: (IMPOAX-142):	Could not open shared library libcdsSkillPcell.so : (null)

**ERROR: (IMPSYT-6245):	Error , while saving MS constraint file.
Cmin Cmax
Generated self-contained design floorplan.enc.dat.tmp

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
ERROR     IMPSYT-6245          1  Error %s, while saving MS constraint fil...
ERROR     IMPOAX-142           2  %s                                       
*** Message Summary: 0 warning(s), 3 error(s)

<CMD> setPlaceMode -timingDriven true -reorderScan false -congEffort medium -modulePlan false
<CMD> setOptMode -effort high -powerEffort high -leakageToDynamicRatio 0.5 -fixFanoutLoad true -restruct true -verbose true
<CMD> place_opt_design
*** Starting GigaPlace ***
**INFO: user set placement options
setPlaceMode -congEffort medium -modulePlan false -reorderScan false -timingDriven true
**INFO: user set opt options
setOptMode -effort high -fixFanoutLoad true -leakageToDynamicRatio 0.5 -powerEffort high -restruct true -verbose true
**INFO: Enable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 101.
**WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
Set Default Net Delay as 0 ps.
Set Default Net Load as 0 pF. 
**INFO: Analyzing IO path groups for slack adjustment
Effort level <high> specified for reg2reg_tmp.25561 path_group
#################################################################################
# Design Stage: PreRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
End delay calculation. (MEM=1250.51 CPU=0:00:02.3 REAL=0:00:02.0)
*** CDM Built up (cpu=0:00:02.6  real=0:00:03.0  mem= 1250.5M) ***
**INFO : CPU of IO adjustment for placeDesign : (CPU : 0:00:04.0) (Real : 0:00:03.0) (mem : 1250.5M)
*** Start deleteBufferTree ***
*info: Marking 0 level shifter instances dont touch
*info: Marking 0 always on instances dont touch
Info: Detect buffers to remove automatically.
Analyzing netlist ...
All-RC-Corners-Per-Net-In-Memory is turned ON...
Updating netlist

Cleanup ECO timing graph ...
Cleanup RC data ...
Cleanup routing data ...
*summary: 46 instances (buffers/inverters) removed
*       :      2 instances of type 'INVD1' removed
*       :     16 instances of type 'CKBD1' removed
*       :      5 instances of type 'BUFFD3' removed
*       :     19 instances of type 'BUFFD2' removed
*       :      4 instances of type 'BUFFD1' removed
*** Finish deleteBufferTree (0:00:00.8) ***
**INFO: Disable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 1000.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Deleted 0 physical inst  (cell - / prefix -).
Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=medium gpeffort=medium 
**WARN: (IMPSP-9042):	Scan chains were not defined, -ignoreScan option will be ignored.
Define the scan chains before using this option.
Type 'man IMPSP-9042' for more detail.
#std cell=20987 (0 fixed + 20987 movable) #block=0 (0 floating + 0 preplaced)
#ioInst=0 #net=23461 #term=83137 #term/net=3.54, #fixedIo=0, #floatIo=0, #fixedPin=241, #floatPin=0
stdCell: 20987 single + 0 double + 0 multi
Total standard cell length = 53.8416 (mm), area = 0.0969 (mm^2)
Estimated cell power/ground rail width = 0.365 um
Average module density = 0.502.
Density for the design = 0.502.
       = stdcell_area 269208 sites (96915 um^2) / alloc_area 536174 sites (193022 um^2).
Pin Density = 0.1542.
            = total # of pins 83137 / total area 538996.
*Internal placement parameters: * | 14 | 0x000555
End delay calculation. (MEM=1269.59 CPU=0:00:02.4 REAL=0:00:02.0)
Clock gating cells determined by native netlist tracing.
Iteration  1: Total net bbox = 8.498e+04 (4.09e+04 4.41e+04)
              Est.  stn bbox = 1.112e+05 (6.27e+04 4.84e+04)
              cpu = 0:00:00.4 real = 0:00:00.0 mem = 1269.6M
Iteration  2: Total net bbox = 1.374e+05 (4.09e+04 9.66e+04)
              Est.  stn bbox = 2.009e+05 (6.27e+04 1.38e+05)
              cpu = 0:00:00.5 real = 0:00:01.0 mem = 1269.6M
Iteration  3: Total net bbox = 1.634e+05 (7.40e+04 8.94e+04)
              Est.  stn bbox = 2.324e+05 (1.17e+05 1.15e+05)
              cpu = 0:00:01.3 real = 0:00:01.0 mem = 1269.6M
Iteration  4: Total net bbox = 1.974e+05 (7.32e+04 1.24e+05)
              Est.  stn bbox = 2.855e+05 (1.15e+05 1.70e+05)
              cpu = 0:00:01.7 real = 0:00:02.0 mem = 1269.6M
End delay calculation. (MEM=1288.66 CPU=0:00:02.3 REAL=0:00:02.0)
Iteration  5: Total net bbox = 4.805e+05 (2.12e+05 2.68e+05)
              Est.  stn bbox = 6.156e+05 (2.74e+05 3.41e+05)
              cpu = 0:00:10.5 real = 0:00:10.0 mem = 1288.7M
Iteration  6: Total net bbox = 3.296e+05 (1.33e+05 1.96e+05)
              Est.  stn bbox = 4.468e+05 (1.87e+05 2.60e+05)
              cpu = 0:00:02.0 real = 0:00:02.0 mem = 1288.7M
End delay calculation. (MEM=1288.66 CPU=0:00:02.3 REAL=0:00:02.0)
Iteration  7: Total net bbox = 3.540e+05 (1.58e+05 1.96e+05)
              Est.  stn bbox = 4.748e+05 (2.15e+05 2.60e+05)
              cpu = 0:00:04.8 real = 0:00:05.0 mem = 1288.7M
Iteration  8: Total net bbox = 3.871e+05 (1.58e+05 2.30e+05)
              Est.  stn bbox = 5.136e+05 (2.15e+05 2.98e+05)
              cpu = 0:00:00.5 real = 0:00:00.0 mem = 1288.7M
End delay calculation. (MEM=1288.66 CPU=0:00:02.3 REAL=0:00:02.0)
Iteration  9: Total net bbox = 3.986e+05 (1.69e+05 2.30e+05)
              Est.  stn bbox = 5.279e+05 (2.29e+05 2.98e+05)
              cpu = 0:00:05.4 real = 0:00:06.0 mem = 1288.8M
Iteration 10: Total net bbox = 4.483e+05 (1.91e+05 2.57e+05)
              Est.  stn bbox = 5.849e+05 (2.55e+05 3.30e+05)
              cpu = 0:00:01.5 real = 0:00:01.0 mem = 1288.8M
End delay calculation. (MEM=1288.79 CPU=0:00:02.3 REAL=0:00:02.0)
Iteration 11: Total net bbox = 4.602e+05 (1.99e+05 2.61e+05)
              Est.  stn bbox = 5.982e+05 (2.64e+05 3.35e+05)
              cpu = 0:00:07.8 real = 0:00:08.0 mem = 1288.8M
Iteration 12: Total net bbox = 4.917e+05 (2.13e+05 2.79e+05)
              Est.  stn bbox = 6.322e+05 (2.78e+05 3.54e+05)
              cpu = 0:00:04.6 real = 0:00:05.0 mem = 1288.8M
End delay calculation. (MEM=1288.79 CPU=0:00:02.3 REAL=0:00:03.0)
Iteration 13: Total net bbox = 5.213e+05 (2.43e+05 2.78e+05)
              Est.  stn bbox = 6.635e+05 (3.11e+05 3.52e+05)
              cpu = 0:00:09.7 real = 0:00:09.0 mem = 1288.8M
Iteration 14: Total net bbox = 5.080e+05 (2.51e+05 2.57e+05)
              Est.  stn bbox = 6.496e+05 (3.20e+05 3.30e+05)
              cpu = 0:00:04.9 real = 0:00:05.0 mem = 1288.8M
Iteration 15: Total net bbox = 5.290e+05 (2.68e+05 2.61e+05)
              Est.  stn bbox = 6.710e+05 (3.38e+05 3.33e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1288.8M
*** cost = 5.290e+05 (2.68e+05 2.61e+05) (cpu for global=0:00:55.7) real=0:00:55.0***
Info: 0 clock gating cells identified, 0 (on average) moved
*** Starting refinePlace (0:02:36 mem=1180.7M) ***
Total net bbox length = 5.290e+05 (2.682e+05 2.608e+05) (ext = 2.916e+04)
Move report: Detail placement moves 18041 insts, mean move: 3.43 um, max move: 39.20 um
	Max move on inst (core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/U1027): (144.00, 191.80) --> (158.00, 217.00)
	Runtime: CPU: 0:00:03.5 REAL: 0:00:03.0 MEM: 1187.7MB
Summary Report:
Instances move: 18041 (out of 20987 movable)
Mean displacement: 3.43 um
Max displacement: 39.20 um (Instance: core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/U1027) (144, 191.8) -> (158, 217)
	Length: 10 sites, height: 1 rows, site name: core, cell type: XNR2D0
Total net bbox length = 4.954e+05 (2.326e+05 2.628e+05) (ext = 2.865e+04)
Runtime: CPU: 0:00:03.6 REAL: 0:00:03.0 MEM: 1187.7MB
*** Finished refinePlace (0:02:39 mem=1187.7M) ***
*** Finished Initial Placement (cpu=0:01:03, real=0:01:03, mem=1187.7M) ***
Starting IO pin assignment...
[NR-eagl] honorMsvRouteConstraint: false
[NR-eagl] honorClockSpecNDR      : 0
[NR-eagl] minRouteLayer          : 2
[NR-eagl] maxRouteLayer          : 4
[NR-eagl] numTracksPerClockWire  : 0
[NR-eagl] Layer1 has no routable track
[NR-eagl] Layer2 has single uniform track structure
[NR-eagl] Layer3 has single uniform track structure
[NR-eagl] Layer4 has single uniform track structure
[NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=7992 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eagl] Read numTotalNets=23461  numIgnoredNets=0
[NR-eagl] There are 1 clock nets ( 0 with NDR ).
[NR-eagl] ============ Routing rule table ============
[NR-eagl] Rule id 0. Nets 23461 
[NR-eagl] id=0  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400
[NR-eagl] ========================================
[NR-eagl] 
[NR-eagl] Layer group 1: route 23461 net(s) in layer range [2, 4]
[NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.03% H + 0.08% V. EstWL: 6.161328e+05um
[NR-eagl] 
[NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.02% H + 0.04% V
[NR-eagl] Overflow after earlyGlobalRoute 0.02% H + 0.04% V
[NR-eagl] Layer1(M1)(F) length: 0.000000e+00um, number of vias: 82896
[NR-eagl] Layer2(M2)(V) length: 2.170848e+05um, number of vias: 116864
[NR-eagl] Layer3(M3)(H) length: 2.974951e+05um, number of vias: 9241
[NR-eagl] Layer4(M4)(V) length: 1.177845e+05um, number of vias: 0
[NR-eagl] Total length: 6.323645e+05um, number of vias: 209001
[NR-eagl] End Peak syMemory usage = 1217.5 MB
[NR-eagl] Early Global Router Kernel+IO runtime : 0.93 seconds
**placeDesign ... cpu = 0: 1: 9, real = 0: 1: 8, mem = 1207.1M **
-clockNDRAwarePlaceOpt false               # bool, default=false, private
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
-powerEffort high                          # enums={none low high}, default=none, user setting
-leakageToDynamicRatio 0.5                 # float, default=1, user setting
-setupDynamicPowerViewAsDefaultView false
                                           # bool, default=false, private
No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
'set_default_switching_activity' finished successfully.
WC_VIEW BC_VIEW
GigaOpt running with 1 threads.
**WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain. To avoid this message, review the floorplan, msv setting, the library setting or set manualy those cells as dont_use.
	Cell FILL1_LL, site bcore.
	Cell FILL_NW_HH, site bcore.
	Cell FILL_NW_LL, site bcore.
	Cell GFILL, site gacore.
	Cell GFILL10, site gacore.
	Cell GFILL2, site gacore.
	Cell GFILL3, site gacore.
	Cell GFILL4, site gacore.
	Cell LVLLHCD1, site bcore.
	Cell LVLLHCD2, site bcore.
	Cell LVLLHCD4, site bcore.
	Cell LVLLHCD8, site bcore.
	Cell LVLLHD1, site bcore.
	Cell LVLLHD2, site bcore.
	Cell LVLLHD4, site bcore.
	Cell LVLLHD8, site bcore.
.
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
**WARN: (IMPTS-403):	Delay calculation was forced to extrapolate table data outside of the characterized range. In some cases, extrapolation can reduce the accuracy of the delay calculation. You can enable more detailed reporting of these cases by enabling the command 'setDelayCalMode -reportOutBound true'.
Type 'man IMPTS-403' for more detail.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1215.1M, totSessionCpu=0:02:42 **
setTrialRouteMode -maxRouteLayer 4
Added -handlePreroute to trialRouteMode
*** optDesign -preCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0; extra slack 0.1
Hold Target Slack: user slack 0
**INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
WC_VIEW BC_VIEW
-powerEffort high                          # enums={none low high}, default=none, user setting
-leakageToDynamicRatio 0.5                 # float, default=1, user setting
-setupDynamicPowerViewAsDefaultView false
                                           # bool, default=false, private
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1217.1M)
Extraction called for design 'fullchip' of instances=20987 and nets=23584 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:00.0  MEM: 1217.113M)
** Profile ** Start :  cpu=0:00:00.0, mem=1217.1M
** Profile ** Other data :  cpu=0:00:00.1, mem=1217.1M
#################################################################################
# Design Stage: PreRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
End delay calculation. (MEM=1318.38 CPU=0:00:02.9 REAL=0:00:03.0)
*** CDM Built up (cpu=0:00:03.8  real=0:00:04.0  mem= 1318.4M) ***
*** Done Building Timing Graph (cpu=0:00:04.2 real=0:00:05.0 totSessionCpu=0:02:47 mem=1318.4M)
** Profile ** Overall slacks :  cpu=0:00:04.3, mem=1318.4M
** Profile ** DRVs :  cpu=0:00:00.5, mem=1318.4M

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -14.905 |
|           TNS (ns):|-17254.3 |
|    Violating Paths:|  4620   |
|          All Paths:|  6712   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    218 (218)     |   -0.695   |    218 (218)     |
|   max_tran     |   224 (10260)    |  -17.537   |   224 (10260)    |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 49.946%
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1318.4M
**optDesign ... cpu = 0:00:05, real = 0:00:05, mem = 1265.0M, totSessionCpu=0:02:47 **
** INFO : this run is activating medium effort placeOptDesign flow
*** Starting optimizing excluded clock nets MEM= 1267.0M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1267.0M) ***

**WARN: (IMPOPT-3663):	Power view is not set. First setup analysis view (WC_VIEW) will be treated as power view and VT partitioning will be done on basis of leakage specified in this view. If this is incorrect, specify correct power view via command "set_power_analysis_mode -analysis_view <view_name>".

Type 'man IMPOPT-3663' for more detail.

Power view               = WC_VIEW
Number of VT partitions  = 2
Standard cells in design = 811
Instances in design      = 20987

Instance distribution across the VT partitions:

 LVT : inst = 1389 (6.6%), cells = 335 (41%)
   Lib tcbn65gpluswc        : inst = 1389 (6.6%)

 HVT : inst = 19598 (93.4%), cells = 457 (56%)
   Lib tcbn65gpluswc        : inst = 19598 (93.4%)

Reporting took 0 sec
**INFO: Num dontuse cells 97, Num usable cells 844
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 97, Num usable cells 844
Info: 1 clock net  excluded from IPO operation.
Design State:
    #signal nets       :  23463
    #routed signal nets:  0
    #clock nets        :  0
    #routed clock nets :  0
OptMgr: Begin leakage power optimization
OptMgr: Number of active setup views: 1

Power Net Detected:
    Voltage	    Name
    0.00V	    VSS
    0.90V	    VDD

Begin Power Analysis

    0.00V	    VSS
    0.90V	    VDD

Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1037.19MB/1037.19MB)

Begin Processing Timing Window Data for Power Calculation

clk(500MHz) Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1037.30MB/1037.30MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1037.34MB/1037.34MB)

Begin Processing Signal Activity


Starting Levelizing
2025-Mar-01 20:35:17 (2025-Mar-02 04:35:17 GMT)
2025-Mar-01 20:35:17 (2025-Mar-02 04:35:17 GMT): 10%
2025-Mar-01 20:35:17 (2025-Mar-02 04:35:17 GMT): 20%
2025-Mar-01 20:35:17 (2025-Mar-02 04:35:17 GMT): 30%
2025-Mar-01 20:35:17 (2025-Mar-02 04:35:17 GMT): 40%
2025-Mar-01 20:35:17 (2025-Mar-02 04:35:17 GMT): 50%
2025-Mar-01 20:35:17 (2025-Mar-02 04:35:17 GMT): 60%
2025-Mar-01 20:35:17 (2025-Mar-02 04:35:17 GMT): 70%
2025-Mar-01 20:35:17 (2025-Mar-02 04:35:17 GMT): 80%
2025-Mar-01 20:35:17 (2025-Mar-02 04:35:17 GMT): 90%

Finished Levelizing
2025-Mar-01 20:35:17 (2025-Mar-02 04:35:17 GMT)

Starting Activity Propagation
2025-Mar-01 20:35:17 (2025-Mar-02 04:35:17 GMT)
** INFO:  (VOLTUS_POWR-1356): No default input activity has been set. Defaulting to 0.2.
Use 'set_default_switching_activity -input_activity' command to change the default activity value.

2025-Mar-01 20:35:17 (2025-Mar-02 04:35:17 GMT): 10%
2025-Mar-01 20:35:17 (2025-Mar-02 04:35:17 GMT): 20%

Finished Activity Propagation
2025-Mar-01 20:35:17 (2025-Mar-02 04:35:17 GMT)
Ended Processing Signal Activity: (cpu=0:00:01, real=0:00:00, mem(process/total)=1038.35MB/1038.35MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------



Starting Calculating power
2025-Mar-01 20:35:17 (2025-Mar-02 04:35:17 GMT)
 ... Calculating leakage power
2025-Mar-01 20:35:17 (2025-Mar-02 04:35:17 GMT): 10%
2025-Mar-01 20:35:18 (2025-Mar-02 04:35:18 GMT): 20%
2025-Mar-01 20:35:18 (2025-Mar-02 04:35:18 GMT): 30%
2025-Mar-01 20:35:18 (2025-Mar-02 04:35:18 GMT): 40%

Finished Calculating power
2025-Mar-01 20:35:18 (2025-Mar-02 04:35:18 GMT)
Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1038.51MB/1038.51MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1038.51MB/1038.51MB)

Ended Power Analysis: (cpu=0:00:00, real=0:00:01, mem(process/total)=1038.54MB/1038.54MB)

Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 15.23-s045_1 (64bit) 04/22/2016 12:32 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2025-Mar-01 20:35:18 (2025-Mar-02 04:35:18 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: fullchip
*
*	Liberty Libraries used:
*	        WC_VIEW: /home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gpluswc.lib
*
*	Power Domain used:
*		Rail:        VDD 	Voltage:        0.9
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power -leakage
*
-----------------------------------------------------------------------------------------


Total Power
-----------------------------------------------------------------------------------------
Total Leakage Power:         0.73167495
-----------------------------------------------------------------------------------------


Group                           Leakage       Percentage 
                                Power         (%)        
-----------------------------------------------------------------------------------------
Sequential                         0.271       37.04
Macro                                  0           0
IO                                     0           0
Combinational                     0.4607       62.96
Clock (Combinational)                  0           0
Clock (Sequential)                     0           0
-----------------------------------------------------------------------------------------
Total                             0.7317         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Leakage       Percentage 
                                Power         (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9     0.7317         100
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
* 		Highest Average Power: core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U966 (FA1D1): 	 0.0001553
* 		Highest Leakage Power: core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U966 (FA1D1): 	 0.0001553
* 		Total Cap: 	1.6212e-10 F
* 		Total instances in design: 20987
* 		Total instances in design with no power:     0
*                Total instances in design with no activty:     0

* 		Total Fillers and Decap:     0
-----------------------------------------------------------------------------------------
 
Total leakage power = 0.731675 mW
Cell usage statistics:  
Library tcbn65gpluswc , 20987 cells ( 100.000000%) , 0.731675 mW ( 100.000000% ) 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=1038.56MB/1038.56MB)

OptMgr: Optimization mode is pre-route
OptMgr: current WNS: -15.006 ns
OptMgr: Using aggressive mode for Force Mode

Design leakage power (state independent) = 0.731 mW
Resizable instances =  20987 (100.0%), leakage = 0.731 mW (100.0%)
Leakage power distribution among resizable instances:
 Total LVT =   1389 ( 6.6%), lkg = 0.037 mW ( 5.1%)
   -ve slk =   1311 ( 6.2%), lkg = 0.036 mW ( 5.0%)
 Total MVT =      0 ( 0.0%), lkg = 0.000 mW ( 0.0%)
   -ve slk =      0 ( 0.0%), lkg = 0.000 mW ( 0.0%)
 Total HVT =  19598 (93.4%), lkg = 0.693 mW (94.9%)
   -ve slk =  17721 (84.4%), lkg = 0.661 mW (90.4%)

OptMgr: Begin forced downsizing
OptMgr: 1490 instances resized in force mode
OptMgr: Updating timing
OptMgr: Design WNS: -17.606 ns
OptMgr: 433 (29%) instances reverted to original cell
OptMgr: Updating timing
OptMgr: Design WNS: -15.062 ns

Design leakage power (state independent) = 0.720 mW
Resizable instances =  20987 (100.0%), leakage = 0.720 mW (100.0%)
Leakage power distribution among resizable instances:
 Total LVT =    527 ( 2.5%), lkg = 0.017 mW ( 2.3%)
   -ve slk =    484 ( 2.3%), lkg = 0.016 mW ( 2.2%)
 Total MVT =      0 ( 0.0%), lkg = 0.000 mW ( 0.0%)
   -ve slk =      0 ( 0.0%), lkg = 0.000 mW ( 0.0%)
 Total HVT =  20460 (97.5%), lkg = 0.703 mW (97.7%)
   -ve slk =  18574 (88.5%), lkg = 0.671 mW (93.3%)


Summary: cell sizing

 1057 instances changed cell type

                       UpSize    DownSize   SameSize   Total
                       ------    --------   --------   -----
    Sequential            0          0          0          0
 Combinational            0          0       1057       1057

    2 instances changed cell type from        AN2D0   to    CKAN2D0
    2 instances changed cell type from       AN2XD1   to    CKAN2D0
    1 instances changed cell type from       AO21D1   to     AO21D0
   69 instances changed cell type from      AOI21D1   to    AOI21D0
    4 instances changed cell type from     CKMUX2D1   to   CKMUX2D0
   31 instances changed cell type from      CKND2D1   to    CKND2D0
    2 instances changed cell type from      CKND2D1   to      ND2D0
  139 instances changed cell type from     CKXOR2D1   to   CKXOR2D0
   13 instances changed cell type from     CKXOR2D1   to     XOR2D0
    8 instances changed cell type from       IND3D1   to     IND3D0
   45 instances changed cell type from       INR2D1   to     INR2D0
    5 instances changed cell type from       INR2D1   to    INR2XD0
   20 instances changed cell type from      INR2XD0   to     INR2D0
   14 instances changed cell type from        INVD1   to      CKND0
    8 instances changed cell type from        INVD1   to      INVD0
    7 instances changed cell type from        ND2D0   to    CKND2D0
   37 instances changed cell type from        ND2D1   to    CKND2D0
    1 instances changed cell type from        ND2D1   to      ND2D0
   62 instances changed cell type from        ND2D2   to    CKND2D2
    1 instances changed cell type from        ND4D1   to      ND4D0
   15 instances changed cell type from        NR2D1   to      NR2D0
   19 instances changed cell type from        NR2D1   to     NR2XD0
    4 instances changed cell type from        NR2D2   to     NR2XD1
   11 instances changed cell type from       NR2XD0   to      NR2D0
    4 instances changed cell type from       OA21D1   to     OA21D0
   48 instances changed cell type from      OAI21D1   to    OAI21D0
  342 instances changed cell type from      OAI22D1   to    OAI22D0
   13 instances changed cell type from        OR2D1   to      OR2D0
    2 instances changed cell type from       OR2XD1   to      OR2D0
  121 instances changed cell type from       XNR2D1   to     XNR2D0
    7 instances changed cell type from       XOR3D1   to     XOR3D0
  checkSum: 1057



Begin Power Analysis

    0.00V	    VSS
    0.90V	    VDD

Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1057.99MB/1057.99MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1057.99MB/1057.99MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1057.99MB/1057.99MB)

Begin Processing Signal Activity


Starting Levelizing
2025-Mar-01 20:35:25 (2025-Mar-02 04:35:25 GMT)
2025-Mar-01 20:35:25 (2025-Mar-02 04:35:25 GMT): 10%
2025-Mar-01 20:35:25 (2025-Mar-02 04:35:25 GMT): 20%
2025-Mar-01 20:35:25 (2025-Mar-02 04:35:25 GMT): 30%
2025-Mar-01 20:35:25 (2025-Mar-02 04:35:25 GMT): 40%
2025-Mar-01 20:35:25 (2025-Mar-02 04:35:25 GMT): 50%
2025-Mar-01 20:35:25 (2025-Mar-02 04:35:25 GMT): 60%
2025-Mar-01 20:35:25 (2025-Mar-02 04:35:25 GMT): 70%
2025-Mar-01 20:35:25 (2025-Mar-02 04:35:25 GMT): 80%
2025-Mar-01 20:35:25 (2025-Mar-02 04:35:25 GMT): 90%

Finished Levelizing
2025-Mar-01 20:35:25 (2025-Mar-02 04:35:25 GMT)

Starting Activity Propagation
2025-Mar-01 20:35:25 (2025-Mar-02 04:35:25 GMT)
2025-Mar-01 20:35:25 (2025-Mar-02 04:35:25 GMT): 10%
2025-Mar-01 20:35:25 (2025-Mar-02 04:35:25 GMT): 20%

Finished Activity Propagation
2025-Mar-01 20:35:26 (2025-Mar-02 04:35:26 GMT)
Ended Processing Signal Activity: (cpu=0:00:01, real=0:00:01, mem(process/total)=1059.66MB/1059.66MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------



Starting Calculating power
2025-Mar-01 20:35:26 (2025-Mar-02 04:35:26 GMT)
 ... Calculating leakage power
2025-Mar-01 20:35:26 (2025-Mar-02 04:35:26 GMT): 10%
2025-Mar-01 20:35:26 (2025-Mar-02 04:35:26 GMT): 20%
2025-Mar-01 20:35:26 (2025-Mar-02 04:35:26 GMT): 30%
2025-Mar-01 20:35:26 (2025-Mar-02 04:35:26 GMT): 40%

Finished Calculating power
2025-Mar-01 20:35:26 (2025-Mar-02 04:35:26 GMT)
Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1059.66MB/1059.66MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1059.66MB/1059.66MB)

Ended Power Analysis: (cpu=0:00:01, real=0:00:01, mem(process/total)=1059.66MB/1059.66MB)

Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 15.23-s045_1 (64bit) 04/22/2016 12:32 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2025-Mar-01 20:35:26 (2025-Mar-02 04:35:26 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: fullchip
*
*	Liberty Libraries used:
*	        WC_VIEW: /home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gpluswc.lib
*
*	Power Domain used:
*		Rail:        VDD 	Voltage:        0.9
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power -leakage
*
-----------------------------------------------------------------------------------------


Total Power
-----------------------------------------------------------------------------------------
Total Leakage Power:         0.72085912
-----------------------------------------------------------------------------------------


Group                           Leakage       Percentage 
                                Power         (%)        
-----------------------------------------------------------------------------------------
Sequential                         0.271       37.59
Macro                                  0           0
IO                                     0           0
Combinational                     0.4499       62.41
Clock (Combinational)                  0           0
Clock (Sequential)                     0           0
-----------------------------------------------------------------------------------------
Total                             0.7209         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Leakage       Percentage 
                                Power         (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9     0.7209         100
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
* 		Highest Average Power: core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U966 (FA1D1): 	 0.0001553
* 		Highest Leakage Power: core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U966 (FA1D1): 	 0.0001553
* 		Total Cap: 	1.6115e-10 F
* 		Total instances in design: 20987
* 		Total instances in design with no power:     0
*                Total instances in design with no activty:     0

* 		Total Fillers and Decap:     0
-----------------------------------------------------------------------------------------
 
Total leakage power = 0.720859 mW
Cell usage statistics:  
Library tcbn65gpluswc , 20987 cells ( 100.000000%) , 0.720859 mW ( 100.000000% ) 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=1060.43MB/1060.43MB)

OptMgr: Leakage power optimization took: 10 seconds
OptMgr: End leakage power optimization
The useful skew maximum allowed delay is: 0.3
**INFO: Num dontuse cells 97, Num usable cells 844
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 97, Num usable cells 844
Info: 1 clock net  excluded from IPO operation.
*info: There are 18 candidate Buffer cells
*info: There are 18 candidate Inverter cells

Netlist preparation processing... 

Constant propagation run...
CPU of constant propagation run : 0:00:00.0 (mem :1408.5M)

Dangling output instance removal run...
CPU of dangling output instance removal run : 0:00:00.0 (mem :1408.5M)

Dont care observability instance removal run...
CPU of dont care observability instance removal run : 0:00:00.0 (mem :1408.5M)

Removed instances... 

Replaced instances... 

Removed 0 instance
	CPU for removing db instances : 0:00:00.0 (mem :1408.5M)
	CPU for removing timing graph nodes : 0:00:00.0 (mem :1408.5M)
CPU of: netlist preparation :0:00:00.0 (mem :1408.5M)

Mark undriven nets with IPOIgnored run...
CPU of marking undriven nets with IPOIgnored run : 0:00:00.0 (mem :1408.5M)
*info: Marking 0 isolation instances dont touch
*info: Marking 0 level shifter instances dont touch

Completed downsize cell map
Forced downsizing resized 497 out of 20987 instances
     #inst not ok to resize: 0
     #inst with no smaller cells: 20134
**INFO: Num dontuse cells 97, Num usable cells 844
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 97, Num usable cells 844
Info: 1 clock net  excluded from IPO operation.
Begin: Area Reclaim Optimization
Reclaim Optimization WNS Slack -17.392  TNS Slack -28978.183 Density 49.76
+----------+---------+--------+----------+------------+--------+
| Density  | Commits |  WNS   |   TNS    |    Real    |  Mem   |
+----------+---------+--------+----------+------------+--------+
|    49.76%|        -| -17.392|-28978.183|   0:00:00.0| 1505.0M|
|    49.76%|        0| -17.392|-28978.184|   0:00:01.0| 1505.0M|
|    49.76%|        0| -17.392|-28978.184|   0:00:00.0| 1505.0M|
|    49.76%|       11| -17.392|-28977.900|   0:00:01.0| 1505.0M|
|    49.76%|        0| -17.392|-28977.900|   0:00:00.0| 1505.0M|
+----------+---------+--------+----------+------------+--------+
Reclaim Optimization End WNS Slack -17.392  TNS Slack -28977.901 Density 49.76
** Finished Core Area Reclaim Optimization (cpu = 0:00:03.2) (real = 0:00:03.0) **
Executing incremental physical updates
Executing incremental physical updates
*** Finished Area Reclaim Optimization (cpu=0:00:03, real=0:00:03, mem=1341.90M, totSessionCpu=0:03:06).
Leakage Power Opt: re-selecting buf/inv list 
**INFO: Num dontuse cells 97, Num usable cells 844
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 97, Num usable cells 844
Begin: GigaOpt high fanout net optimization
Info: 1 clock net  excluded from IPO operation.
+----------+---------+--------+----------+------------+--------+
| Density  | Commits |  WNS   |   TNS    |    Real    |  Mem   |
+----------+---------+--------+----------+------------+--------+
|    49.76%|        -| -17.392|-28977.901|   0:00:00.0| 1475.5M|
|    49.76%|        -| -17.392|-28977.901|   0:00:00.0| 1475.5M|
+----------+---------+--------+----------+------------+--------+

*** Finish pre-CTS High Fanout Net Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1475.5M) ***
End: GigaOpt high fanout net optimization
Begin: GigaOpt DRV Optimization
Info: 1 clock net  excluded from IPO operation.
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |           |           |           |         |            |           |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|   392   | 11589   |   337   |    337  |     0   |     0   |     0   |     0   | -17.39 |          0|          0|          0|  49.76  |            |           |
|    13   |   692   |     2   |      2  |     0   |     0   |     0   |     0   | -2.29 |        211|          0|        300|  50.05  |   0:00:08.0|    1497.7M|
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | -2.29 |          1|          0|         13|  50.05  |   0:00:01.0|    1497.7M|
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+

*** Finish DRV Fixing (cpu=0:00:09.5 real=0:00:10.0 mem=1497.7M) ***

End: GigaOpt DRV Optimization
Leakage Power Opt: resetting the buf/inv selection
**optDesign ... cpu = 0:00:40, real = 0:00:40, mem = 1346.9M, totSessionCpu=0:03:22 **
Leakage Power Opt: re-selecting buf/inv list 
**INFO: Num dontuse cells 97, Num usable cells 844
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 97, Num usable cells 844
Begin: GigaOpt Global Optimization
*info: use new DP (enabled)
Info: 1 clock net  excluded from IPO operation.
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 121 no-driver nets excluded.
** GigaOpt Global Opt WNS Slack -2.288  TNS Slack -2050.590 
+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   |   TNS   | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -2.288|-2050.590|    50.05%|   0:00:00.0| 1492.5M|   WC_VIEW|  default| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |          |            |        |          |         | q7_reg_18_/D                                       |
|  -2.194|-1521.639|    50.26%|   0:00:08.0| 1560.1M|   WC_VIEW|  default| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |          |            |        |          |         | q7_reg_18_/D                                       |
|  -2.194|-1474.108|    50.61%|   0:00:04.0| 1560.1M|   WC_VIEW|  default| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |          |            |        |          |         | q7_reg_18_/D                                       |
|  -2.194|-1474.108|    50.61%|   0:00:01.0| 1560.1M|   WC_VIEW|  default| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |          |            |        |          |         | q7_reg_18_/D                                       |
|  -0.899| -617.785|    51.84%|   0:00:25.0| 1560.1M|   WC_VIEW|  default| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |          |            |        |          |         | q7_reg_13_/D                                       |
|  -0.873| -613.217|    51.96%|   0:00:06.0| 1560.1M|   WC_VIEW|  default| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |          |            |        |          |         | q7_reg_13_/D                                       |
|  -0.873| -612.122|    52.02%|   0:00:03.0| 1560.1M|   WC_VIEW|  default| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |          |            |        |          |         | q7_reg_13_/D                                       |
|  -0.873| -612.122|    52.02%|   0:00:01.0| 1560.1M|   WC_VIEW|  default| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |          |            |        |          |         | q7_reg_13_/D                                       |
|  -0.732| -450.868|    52.45%|   0:00:14.0| 1560.1M|   WC_VIEW|  default| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |          |            |        |          |         | q6_reg_15_/D                                       |
|  -0.732| -450.836|    52.45%|   0:00:04.0| 1541.0M|   WC_VIEW|  default| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |          |            |        |          |         | q6_reg_15_/D                                       |
|  -0.732| -450.836|    52.47%|   0:00:02.0| 1541.0M|   WC_VIEW|  default| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |          |            |        |          |         | q6_reg_15_/D                                       |
|  -0.732| -450.836|    52.47%|   0:00:01.0| 1541.0M|   WC_VIEW|  default| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |          |            |        |          |         | q6_reg_15_/D                                       |
|  -0.677| -410.135|    52.88%|   0:00:07.0| 1541.0M|   WC_VIEW|  default| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |          |            |        |          |         | q6_reg_15_/D                                       |
|  -0.677| -409.538|    52.88%|   0:00:04.0| 1541.0M|   WC_VIEW|  default| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |          |            |        |          |         | q6_reg_15_/D                                       |
|  -0.677| -409.074|    52.90%|   0:00:02.0| 1541.0M|   WC_VIEW|  default| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |          |            |        |          |         | q6_reg_15_/D                                       |
|  -0.677| -409.074|    52.90%|   0:00:01.0| 1541.0M|   WC_VIEW|  default| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |          |            |        |          |         | q6_reg_15_/D                                       |
|  -0.672| -388.845|    53.03%|   0:00:04.0| 1541.0M|   WC_VIEW|  default| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |          |            |        |          |         | q3_reg_14_/D                                       |
|  -0.672| -388.845|    53.04%|   0:00:03.0| 1541.0M|   WC_VIEW|  default| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |          |            |        |          |         | q3_reg_14_/D                                       |
|  -0.672| -388.845|    53.05%|   0:00:01.0| 1541.0M|   WC_VIEW|  default| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |          |            |        |          |         | q3_reg_14_/D                                       |
|  -0.672| -388.845|    53.05%|   0:00:01.0| 1541.0M|   WC_VIEW|  default| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |          |            |        |          |         | q3_reg_14_/D                                       |
|  -0.642| -379.553|    53.10%|   0:00:03.0| 1541.0M|   WC_VIEW|  default| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |          |            |        |          |         | q2_reg_13_/D                                       |
+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish pre-CTS Global Setup Fixing (cpu=0:01:35 real=0:01:35 mem=1541.0M) ***

*** Finish pre-CTS Setup Fixing (cpu=0:01:35 real=0:01:35 mem=1541.0M) ***
** GigaOpt Global Opt End WNS Slack -0.642  TNS Slack -379.553 
End: GigaOpt Global Optimization
Leakage Power Opt: resetting the buf/inv selection

Active setup views:
 WC_VIEW
  Dominating endpoints: 0
  Dominating TNS: -0.000

*** Timing NOT met, worst failing slack is -0.642
*** Check timing (0:00:00.0)
**INFO: Num dontuse cells 97, Num usable cells 844
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 97, Num usable cells 844
Info: 1 clock net  excluded from IPO operation.
Begin: Area Reclaim Optimization
Reclaim Optimization WNS Slack -0.642  TNS Slack -379.553 Density 53.10
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    53.10%|        -|  -0.642|-379.553|   0:00:00.0| 1536.9M|
|    53.09%|        9|  -0.642|-379.514|   0:00:02.0| 1538.6M|
|    53.09%|        0|  -0.642|-379.514|   0:00:01.0| 1538.6M|
|    53.07%|       20|  -0.642|-379.514|   0:00:01.0| 1538.6M|
|    52.94%|      390|  -0.639|-381.946|   0:00:03.0| 1538.6M|
|    52.94%|        5|  -0.639|-381.946|   0:00:00.0| 1538.6M|
|    52.94%|        0|  -0.639|-381.946|   0:00:01.0| 1538.6M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -0.639  TNS Slack -381.946 Density 52.94
** Finished Core Area Reclaim Optimization (cpu = 0:00:08.6) (real = 0:00:09.0) **
Executing incremental physical updates
Executing incremental physical updates
*** Finished Area Reclaim Optimization (cpu=0:00:09, real=0:00:09, mem=1389.82M, totSessionCpu=0:05:13).
setup target slack: 0.1
extra slack: 0.1
std delay: 0.0142
real setup target slack: 0.0142
[NR-eagl] Started earlyGlobalRoute kernel
[NR-eagl] Initial Peak syMemory usage = 1389.8 MB
[NR-eagl] honorMsvRouteConstraint: false
[NR-eagl] honorClockSpecNDR      : 0
[NR-eagl] minRouteLayer          : 2
[NR-eagl] maxRouteLayer          : 4
[NR-eagl] numTracksPerClockWire  : 0
[NR-eagl] Layer1 has no routable track
[NR-eagl] Layer2 has single uniform track structure
[NR-eagl] Layer3 has single uniform track structure
[NR-eagl] Layer4 has single uniform track structure
[NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=7992 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eagl] Read numTotalNets=24197  numIgnoredNets=0
[NR-eagl] There are 1 clock nets ( 0 with NDR ).
[NR-eagl] ============ Routing rule table ============
[NR-eagl] Rule id 0. Nets 24197 
[NR-eagl] id=0  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400
[NR-eagl] ========================================
[NR-eagl] 
[NR-eagl] Layer group 1: route 24197 net(s) in layer range [2, 4]
[NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.03% H + 0.09% V. EstWL: 6.228108e+05um
[NR-eagl] 
[NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.03% H + 0.05% V
[NR-eagl] Overflow after earlyGlobalRoute 0.04% H + 0.05% V
[NR-eagl] End Peak syMemory usage = 1413.1 MB
[NR-eagl] Early Global Router Kernel+IO runtime : 0.50 seconds
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
*** Starting refinePlace (0:05:14 mem=1413.1M) ***
incr SKP is on..., with optDC mode
tdgpInitIgnoreNetLoadFix on 
(cpu=0:00:01.2 mem=1413.1M) ***
*** Build Virtual Sizing Timing Model
(cpu=0:00:01.6 mem=1413.1M) ***
Move report: Timing Driven Placement moves 21712 insts, mean move: 19.75 um, max move: 188.20 um
	Max move on inst (core_instance/psum_mem_instance/FE_OFC109_n344): (14.00, 65.80) --> (33.00, 235.00)
	Runtime: CPU: 0:00:42.6 REAL: 0:00:43.0 MEM: 1555.8MB
Move report: Detail placement moves 4275 insts, mean move: 1.46 um, max move: 22.00 um
	Max move on inst (core_instance/psum_mem_instance/Q_reg_94_): (291.20, 10.00) --> (269.20, 10.00)
	Runtime: CPU: 0:00:02.7 REAL: 0:00:03.0 MEM: 1555.8MB
Summary Report:
Instances move: 21714 (out of 21723 movable)
Mean displacement: 19.77 um
Max displacement: 188.20 um (Instance: core_instance/psum_mem_instance/FE_OFC109_n344) (14, 65.8) -> (33, 235)
	Length: 7 sites, height: 1 rows, site name: core, cell type: CKBD3
Runtime: CPU: 0:00:45.3 REAL: 0:00:46.0 MEM: 1555.8MB
*** Finished refinePlace (0:05:59 mem=1555.8M) ***
Trial Route Overflow 0(H) 0(V)
Starting congestion repair ...
[NR-eagl] honorMsvRouteConstraint: false
[NR-eagl] honorClockSpecNDR      : 0
[NR-eagl] minRouteLayer          : 2
[NR-eagl] maxRouteLayer          : 4
[NR-eagl] numTracksPerClockWire  : 0
[NR-eagl] Layer1 has no routable track
[NR-eagl] Layer2 has single uniform track structure
[NR-eagl] Layer3 has single uniform track structure
[NR-eagl] Layer4 has single uniform track structure
[NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=7992 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eagl] Read numTotalNets=24197  numIgnoredNets=0
[NR-eagl] There are 1 clock nets ( 0 with NDR ).
[NR-eagl] ============ Routing rule table ============
[NR-eagl] Rule id 0. Nets 24197 
[NR-eagl] id=0  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400
[NR-eagl] ========================================
[NR-eagl] 
[NR-eagl] Layer group 1: route 24197 net(s) in layer range [2, 4]
[NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.02% H + 0.08% V. EstWL: 5.467302e+05um
[NR-eagl] 
[NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.02% H + 0.04% V
[NR-eagl] Overflow after earlyGlobalRoute 0.02% H + 0.04% V
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
describeCongestion: hCong = 0.00 vCong = 0.00
Skipped repairing congestion.
[NR-eagl] Layer1(M1)(F) length: 0.000000e+00um, number of vias: 84368
[NR-eagl] Layer2(M2)(V) length: 2.296726e+05um, number of vias: 124246
[NR-eagl] Layer3(M3)(H) length: 2.432849e+05um, number of vias: 4939
[NR-eagl] Layer4(M4)(V) length: 8.723339e+04um, number of vias: 0
[NR-eagl] Total length: 5.601908e+05um, number of vias: 213553
End of congRepair (cpu=0:00:01.1, real=0:00:01.0)
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1419.8M)
Extraction called for design 'fullchip' of instances=21723 and nets=24321 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:00.0  MEM: 1419.848M)
Compute RC Scale Done ...
**optDesign ... cpu = 0:03:20, real = 0:03:20, mem = 1412.4M, totSessionCpu=0:06:02 **
#################################################################################
# Design Stage: PreRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
End delay calculation. (MEM=1495.92 CPU=0:00:03.0 REAL=0:00:03.0)
*** CDM Built up (cpu=0:00:03.9  real=0:00:04.0  mem= 1495.9M) ***
*** Timing NOT met, worst failing slack is -0.602
*** Check timing (0:00:04.3)
**INFO: Num dontuse cells 97, Num usable cells 844
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 97, Num usable cells 844
Begin: GigaOpt Optimization in TNS mode
Info: 1 clock net  excluded from IPO operation.
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 122 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.602 TNS Slack -319.179 Density 52.94
Optimizer TNS Opt
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.602|   -0.602|-307.384| -319.179|    52.94%|   0:00:00.0| 1591.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q2_reg_18_/D                                       |
|  -0.552|   -0.552|-305.834| -317.629|    52.94%|   0:00:00.0| 1591.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q3_reg_13_/D                                       |
|  -0.507|   -0.507|-289.271| -301.066|    52.94%|   0:00:01.0| 1591.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q2_reg_17_/D                                       |
|  -0.481|   -0.481|-288.490| -300.285|    52.94%|   0:00:00.0| 1591.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_16_/D                                       |
|  -0.456|   -0.456|-271.655| -283.450|    52.95%|   0:00:00.0| 1591.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q2_reg_17_/D                                       |
|  -0.436|   -0.436|-267.101| -278.896|    52.96%|   0:00:00.0| 1591.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q3_reg_17_/D                                       |
|  -0.424|   -0.424|-261.584| -273.379|    52.96%|   0:00:01.0| 1591.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q3_reg_19_/D                                       |
|  -0.420|   -0.420|-255.019| -266.814|    52.97%|   0:00:00.0| 1591.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q3_reg_17_/D                                       |
|  -0.400|   -0.400|-250.253| -262.048|    52.98%|   0:00:00.0| 1591.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q3_reg_17_/D                                       |
|  -0.393|   -0.393|-242.031| -253.827|    53.00%|   0:00:00.0| 1591.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q2_reg_15_/D                                       |
|  -0.388|   -0.388|-240.802| -252.598|    53.00%|   0:00:01.0| 1591.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q3_reg_19_/D                                       |
|  -0.374|   -0.374|-238.489| -250.284|    53.01%|   0:00:00.0| 1591.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q3_reg_19_/D                                       |
|  -0.363|   -0.363|-235.910| -247.705|    53.01%|   0:00:00.0| 1591.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q3_reg_18_/D                                       |
|  -0.359|   -0.359|-231.077| -242.872|    53.01%|   0:00:00.0| 1591.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q3_reg_18_/D                                       |
|  -0.343|   -0.343|-229.273| -241.068|    53.02%|   0:00:01.0| 1591.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q3_reg_18_/D                                       |
|  -0.329|   -0.329|-220.311| -232.106|    53.02%|   0:00:00.0| 1591.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -0.319|   -0.319|-213.645| -225.440|    53.03%|   0:00:00.0| 1591.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_13_/D                                       |
|  -0.315|   -0.315|-207.458| -219.253|    53.03%|   0:00:01.0| 1591.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_13_/D                                       |
|  -0.303|   -0.303|-205.058| -216.853|    53.04%|   0:00:00.0| 1591.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_13_/D                                       |
|  -0.288|   -0.288|-192.573| -204.368|    53.04%|   0:00:01.0| 1591.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q4_reg_18_/D                                       |
|  -0.283|   -0.283|-186.108| -197.903|    53.05%|   0:00:00.0| 1591.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q3_reg_19_/D                                       |
|  -0.277|   -0.277|-181.685| -193.480|    53.05%|   0:00:01.0| 1591.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q3_reg_19_/D                                       |
|  -0.271|   -0.271|-176.804| -188.599|    53.05%|   0:00:00.0| 1591.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q2_reg_13_/D                                       |
|  -0.271|   -0.271|-170.815| -182.610|    53.06%|   0:00:00.0| 1591.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q2_reg_13_/D                                       |
|  -0.261|   -0.261|-169.233| -181.028|    53.07%|   0:00:01.0| 1591.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q2_reg_13_/D                                       |
|  -0.253|   -0.253|-163.139| -174.934|    53.08%|   0:00:00.0| 1591.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q2_reg_17_/D                                       |
|  -0.253|   -0.253|-159.703| -171.498|    53.09%|   0:00:01.0| 1591.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q2_reg_17_/D                                       |
|  -0.249|   -0.249|-158.964| -170.759|    53.10%|   0:00:00.0| 1591.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q2_reg_17_/D                                       |
|  -0.249|   -0.249|-154.452| -166.247|    53.11%|   0:00:00.0| 1591.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_13_/D                                       |
|  -0.249|   -0.249|-151.928| -163.723|    53.11%|   0:00:01.0| 1591.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_13_/D                                       |
|  -0.243|   -0.243|-151.408| -163.203|    53.12%|   0:00:00.0| 1591.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_13_/D                                       |
|  -0.243|   -0.243|-147.498| -159.293|    53.12%|   0:00:00.0| 1591.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_13_/D                                       |
|  -0.237|   -0.237|-146.956| -158.751|    53.13%|   0:00:00.0| 1591.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_13_/D                                       |
|  -0.237|   -0.237|-144.894| -156.689|    53.13%|   0:00:01.0| 1591.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_13_/D                                       |
|  -0.232|   -0.232|-144.284| -156.079|    53.14%|   0:00:00.0| 1591.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_13_/D                                       |
|  -0.228|   -0.228|-141.520| -153.316|    53.14%|   0:00:00.0| 1591.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_13_/D                                       |
|  -0.223|   -0.223|-138.883| -150.678|    53.15%|   0:00:00.0| 1591.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_12_/D                                       |
|  -0.223|   -0.223|-136.050| -147.845|    53.16%|   0:00:01.0| 1591.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q3_reg_19_/D                                       |
|  -0.223|   -0.223|-136.044| -147.840|    53.16%|   0:00:00.0| 1591.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q3_reg_19_/D                                       |
|  -0.222|   -0.222|-134.548| -146.343|    53.17%|   0:00:00.0| 1591.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_13_/D                                       |
|  -0.219|   -0.219|-133.606| -145.401|    53.17%|   0:00:00.0| 1591.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_13_/D                                       |
|  -0.215|   -0.215|-131.840| -143.635|    53.17%|   0:00:00.0| 1591.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_13_/D                                       |
|  -0.215|   -0.215|-128.054| -139.849|    53.18%|   0:00:01.0| 1591.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_13_/D                                       |
|  -0.206|   -0.206|-127.180| -138.975|    53.20%|   0:00:00.0| 1591.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_13_/D                                       |
|  -0.200|   -0.200|-124.410| -136.205|    53.20%|   0:00:01.0| 1591.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_15_/D                                       |
|  -0.200|   -0.200|-122.032| -133.827|    53.21%|   0:00:00.0| 1591.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_15_/D                                       |
|  -0.196|   -0.199|-119.072| -130.867|    53.24%|   0:00:01.0| 1591.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q7_reg_11_/D                                       |
|  -0.194|   -0.199|-116.837| -128.632|    53.25%|   0:00:00.0| 1591.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q7_reg_11_/D                                       |
|  -0.193|   -0.199|-113.301| -125.096|    53.25%|   0:00:00.0| 1591.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q4_reg_16_/D                                       |
|  -0.193|   -0.199|-112.237| -124.032|    53.26%|   0:00:01.0| 1591.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q4_reg_16_/D                                       |
|  -0.191|   -0.199|-110.197| -121.992|    53.28%|   0:00:00.0| 1591.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q7_reg_11_/D                                       |
|  -0.191|   -0.199|-109.492| -121.287|    53.28%|   0:00:00.0| 1591.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q7_reg_11_/D                                       |
|  -0.187|   -0.199|-108.715| -120.510|    53.29%|   0:00:00.0| 1591.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q7_reg_17_/D                                       |
|  -0.187|   -0.199|-107.884| -119.679|    53.29%|   0:00:01.0| 1591.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q7_reg_17_/D                                       |
|  -0.185|   -0.199|-107.177| -118.972|    53.31%|   0:00:00.0| 1591.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_15_/D                                       |
|  -0.185|   -0.199|-105.066| -116.861|    53.32%|   0:00:00.0| 1591.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_15_/D                                       |
|  -0.185|   -0.199|-104.837| -116.632|    53.32%|   0:00:00.0| 1591.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_15_/D                                       |
|  -0.184|   -0.199|-104.577| -116.372|    53.33%|   0:00:01.0| 1591.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q4_reg_16_/D                                       |
|  -0.184|   -0.199|-104.523| -116.318|    53.33%|   0:00:00.0| 1591.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q4_reg_16_/D                                       |
|  -0.176|   -0.199|-103.948| -115.743|    53.34%|   0:00:00.0| 1591.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_14_/D                                       |
|  -0.173|   -0.199|-101.998| -113.793|    53.35%|   0:00:00.0| 1591.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_14_/D                                       |
|  -0.170|   -0.199| -99.317| -111.112|    53.36%|   0:00:01.0| 1591.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q3_reg_19_/D                                       |
|  -0.171|   -0.199| -97.918| -109.714|    53.37%|   0:00:00.0| 1591.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q3_reg_19_/D                                       |
|  -0.168|   -0.199| -97.467| -109.262|    53.39%|   0:00:01.0| 1591.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q2_reg_11_/D                                       |
|  -0.168|   -0.199| -96.707| -108.502|    53.40%|   0:00:00.0| 1591.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q2_reg_11_/D                                       |
|  -0.168|   -0.199| -96.695| -108.490|    53.40%|   0:00:00.0| 1591.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q2_reg_11_/D                                       |
|  -0.167|   -0.199| -95.641| -107.436|    53.41%|   0:00:00.0| 1591.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q4_reg_18_/D                                       |
|  -0.167|   -0.199| -95.182| -106.977|    53.42%|   0:00:00.0| 1591.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q4_reg_18_/D                                       |
|  -0.164|   -0.199| -94.982| -106.777|    53.41%|   0:00:01.0| 1591.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_14_/D                                       |
|  -0.164|   -0.199| -94.378| -106.173|    53.42%|   0:00:00.0| 1591.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_14_/D                                       |
|  -0.162|   -0.199| -92.725| -104.520|    53.42%|   0:00:00.0| 1591.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q4_reg_17_/D                                       |
|  -0.162|   -0.199| -91.165| -102.960|    53.42%|   0:00:00.0| 1591.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q4_reg_17_/D                                       |
|  -0.160|   -0.199| -90.836| -102.631|    53.43%|   0:00:00.0| 1581.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q7_reg_15_/D                                       |
|  -0.160|   -0.199| -90.448| -102.243|    53.43%|   0:00:00.0| 1581.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q7_reg_15_/D                                       |
|  -0.158|   -0.199| -89.358| -101.153|    53.43%|   0:00:01.0| 1583.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q4_reg_17_/D                                       |
|  -0.158|   -0.199| -89.099| -100.894|    53.43%|   0:00:00.0| 1583.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q4_reg_17_/D                                       |
|  -0.157|   -0.199| -88.696| -100.491|    53.44%|   0:00:00.0| 1583.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_18_/D                                       |
|  -0.157|   -0.199| -87.277|  -99.072|    53.44%|   0:00:00.0| 1583.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_18_/D                                       |
|  -0.156|   -0.199| -85.438|  -97.233|    53.46%|   0:00:00.0| 1583.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q4_reg_17_/D                                       |
|  -0.156|   -0.199| -85.414|  -97.209|    53.46%|   0:00:00.0| 1583.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q4_reg_17_/D                                       |
|  -0.156|   -0.199| -84.634|  -96.429|    53.46%|   0:00:01.0| 1583.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q4_reg_17_/D                                       |
|  -0.156|   -0.199| -84.141|  -95.936|    53.46%|   0:00:00.0| 1583.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q4_reg_17_/D                                       |
|  -0.156|   -0.199| -84.141|  -95.936|    53.46%|   0:00:00.0| 1583.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q4_reg_17_/D                                       |
|  -0.156|   -0.199| -80.822|  -92.617|    53.48%|   0:00:01.0| 1584.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q2_reg_12_/D                                       |
|  -0.156|   -0.199| -78.927|  -90.722|    53.50%|   0:00:00.0| 1585.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q2_reg_12_/D                                       |
|  -0.156|   -0.199| -78.923|  -90.718|    53.50%|   0:00:00.0| 1585.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q2_reg_12_/D                                       |
|  -0.156|   -0.199| -77.553|  -89.349|    53.50%|   0:00:01.0| 1585.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q2_reg_12_/D                                       |
|  -0.156|   -0.199| -77.209|  -89.004|    53.51%|   0:00:00.0| 1585.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q2_reg_12_/D                                       |
|  -0.156|   -0.199| -75.198|  -86.993|    53.51%|   0:00:00.0| 1585.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q5_reg_16_/D                                       |
|  -0.156|   -0.199| -74.255|  -86.050|    53.53%|   0:00:01.0| 1585.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q5_reg_16_/D                                       |
|  -0.156|   -0.199| -74.127|  -85.922|    53.53%|   0:00:00.0| 1585.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q5_reg_16_/D                                       |
|  -0.156|   -0.199| -74.085|  -85.880|    53.53%|   0:00:00.0| 1585.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q5_reg_16_/D                                       |
|  -0.156|   -0.199| -72.402|  -84.198|    53.55%|   0:00:01.0| 1585.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q2_reg_16_/D                                       |
|  -0.156|   -0.199| -72.326|  -84.121|    53.55%|   0:00:00.0| 1585.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q2_reg_16_/D                                       |
|  -0.156|   -0.199| -71.475|  -83.270|    53.57%|   0:00:00.0| 1585.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_16_/D                                       |
|  -0.156|   -0.199| -71.162|  -82.957|    53.57%|   0:00:00.0| 1585.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q2_reg_16_/D                                       |
|  -0.156|   -0.199| -70.525|  -82.320|    53.58%|   0:00:01.0| 1585.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q2_reg_16_/D                                       |
|  -0.156|   -0.199| -70.157|  -81.952|    53.58%|   0:00:00.0| 1585.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q2_reg_16_/D                                       |
|  -0.156|   -0.199| -70.133|  -81.928|    53.58%|   0:00:00.0| 1585.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q2_reg_16_/D                                       |
|  -0.156|   -0.199| -68.373|  -80.169|    53.61%|   0:00:01.0| 1586.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q1_reg_15_/D                                       |
|  -0.156|   -0.199| -68.152|  -79.947|    53.61%|   0:00:00.0| 1586.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q2_reg_11_/D                                       |
|  -0.156|   -0.199| -67.334|  -79.129|    53.62%|   0:00:00.0| 1586.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q2_reg_11_/D                                       |
|  -0.156|   -0.199| -67.268|  -79.063|    53.62%|   0:00:00.0| 1586.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q2_reg_11_/D                                       |
|  -0.156|   -0.199| -66.797|  -78.592|    53.62%|   0:00:00.0| 1586.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q2_reg_11_/D                                       |
|  -0.156|   -0.199| -66.616|  -78.411|    53.62%|   0:00:00.0| 1586.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q2_reg_11_/D                                       |
|  -0.156|   -0.199| -64.331|  -76.127|    53.65%|   0:00:02.0| 1586.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q3_reg_18_/D                                       |
|  -0.156|   -0.199| -64.191|  -75.987|    53.65%|   0:00:00.0| 1586.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q3_reg_18_/D                                       |
|  -0.156|   -0.199| -63.421|  -75.216|    53.67%|   0:00:00.0| 1586.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q7_reg_15_/D                                       |
|  -0.156|   -0.199| -62.342|  -74.137|    53.68%|   0:00:00.0| 1586.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -0.156|   -0.199| -61.910|  -73.705|    53.68%|   0:00:01.0| 1586.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_19_/D                                       |
|  -0.156|   -0.199| -61.535|  -73.330|    53.68%|   0:00:00.0| 1586.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_19_/D                                       |
|  -0.156|   -0.199| -61.042|  -72.837|    53.68%|   0:00:00.0| 1586.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q7_reg_16_/D                                       |
|  -0.156|   -0.199| -60.215|  -72.010|    53.69%|   0:00:00.0| 1586.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q7_reg_16_/D                                       |
|  -0.156|   -0.199| -60.168|  -71.964|    53.69%|   0:00:00.0| 1586.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q7_reg_16_/D                                       |
|  -0.156|   -0.199| -59.845|  -71.640|    53.70%|   0:00:00.0| 1586.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q2_reg_16_/D                                       |
|  -0.156|   -0.199| -59.841|  -71.636|    53.70%|   0:00:00.0| 1586.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q2_reg_16_/D                                       |
|  -0.156|   -0.199| -59.755|  -71.550|    53.70%|   0:00:01.0| 1586.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q2_reg_16_/D                                       |
|  -0.156|   -0.199| -59.604|  -71.399|    53.71%|   0:00:00.0| 1586.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q2_reg_16_/D                                       |
|  -0.156|   -0.199| -58.755|  -70.550|    53.73%|   0:00:01.0| 1586.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q2_reg_18_/D                                       |
|  -0.156|   -0.199| -57.584|  -69.379|    53.75%|   0:00:00.0| 1586.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q2_reg_15_/D                                       |
|  -0.156|   -0.199| -54.921|  -66.716|    53.78%|   0:00:01.0| 1587.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q2_reg_18_/D                                       |
|  -0.156|   -0.199| -54.841|  -66.636|    53.78%|   0:00:00.0| 1587.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_13_/D                                       |
|  -0.156|   -0.199| -53.132|  -64.927|    53.81%|   0:00:02.0| 1588.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q4_reg_12_/D                                       |
|  -0.156|   -0.199| -52.571|  -64.366|    53.81%|   0:00:00.0| 1588.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q4_reg_12_/D                                       |
|  -0.156|   -0.199| -51.259|  -63.054|    53.82%|   0:00:00.0| 1588.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q4_reg_12_/D                                       |
|  -0.156|   -0.199| -51.080|  -62.875|    53.82%|   0:00:00.0| 1588.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q4_reg_12_/D                                       |
|  -0.156|   -0.199| -49.235|  -61.030|    53.87%|   0:00:01.0| 1588.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q2_reg_18_/D                                       |
|  -0.156|   -0.199| -48.621|  -60.416|    53.88%|   0:00:00.0| 1588.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q3_reg_14_/D                                       |
|  -0.156|   -0.199| -48.120|  -59.915|    53.90%|   0:00:01.0| 1588.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q3_reg_14_/D                                       |
|  -0.156|   -0.199| -47.304|  -59.099|    53.94%|   0:00:00.0| 1588.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q3_reg_14_/D                                       |
|  -0.156|   -0.199| -47.270|  -59.065|    53.94%|   0:00:01.0| 1588.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q3_reg_14_/D                                       |
|  -0.156|   -0.199| -46.853|  -58.648|    53.95%|   0:00:00.0| 1588.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q3_reg_14_/D                                       |
|  -0.156|   -0.199| -46.731|  -58.527|    53.95%|   0:00:00.0| 1588.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q3_reg_14_/D                                       |
|  -0.156|   -0.199| -46.526|  -58.321|    53.97%|   0:00:00.0| 1588.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q3_reg_14_/D                                       |
|  -0.156|   -0.199| -44.284|  -56.079|    54.03%|   0:00:02.0| 1589.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q2_reg_13_/D                                       |
|  -0.156|   -0.199| -43.939|  -55.735|    54.03%|   0:00:00.0| 1589.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q2_reg_13_/D                                       |
|  -0.156|   -0.199| -43.256|  -55.051|    54.03%|   0:00:01.0| 1589.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q2_reg_13_/D                                       |
|  -0.156|   -0.199| -43.249|  -55.044|    54.03%|   0:00:00.0| 1589.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q2_reg_13_/D                                       |
|  -0.156|   -0.199| -42.370|  -54.165|    54.10%|   0:00:00.0| 1589.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_8_/D                                        |
|  -0.156|   -0.199| -41.146|  -52.941|    54.15%|   0:00:02.0| 1590.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_8_/D                                        |
|  -0.156|   -0.199| -40.985|  -52.780|    54.15%|   0:00:00.0| 1590.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_8_/D                                        |
|  -0.156|   -0.199| -40.669|  -52.464|    54.15%|   0:00:00.0| 1590.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_8_/D                                        |
|  -0.156|   -0.199| -40.407|  -52.202|    54.15%|   0:00:00.0| 1590.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_8_/D                                        |
|  -0.156|   -0.199| -39.121|  -50.917|    54.19%|   0:00:02.0| 1590.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q3_reg_13_/D                                       |
|  -0.156|   -0.199| -38.957|  -50.752|    54.19%|   0:00:00.0| 1590.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q3_reg_13_/D                                       |
|  -0.156|   -0.199| -37.644|  -49.439|    54.23%|   0:00:00.0| 1590.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q3_reg_13_/D                                       |
|  -0.156|   -0.199| -37.401|  -49.196|    54.24%|   0:00:01.0| 1590.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q3_reg_13_/D                                       |
|  -0.156|   -0.199| -36.884|  -48.679|    54.25%|   0:00:00.0| 1591.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q3_reg_13_/D                                       |
|  -0.156|   -0.199| -36.551|  -48.347|    54.27%|   0:00:00.0| 1591.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q3_reg_13_/D                                       |
|  -0.156|   -0.199| -36.528|  -48.323|    54.27%|   0:00:01.0| 1591.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q3_reg_13_/D                                       |
|  -0.156|   -0.199| -36.525|  -48.320|    54.28%|   0:00:00.0| 1591.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q3_reg_13_/D                                       |
|  -0.156|   -0.199| -35.356|  -47.151|    54.32%|   0:00:02.0| 1591.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q4_reg_19_/D                                       |
|  -0.156|   -0.199| -35.165|  -46.960|    54.32%|   0:00:00.0| 1591.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q4_reg_19_/D                                       |
|  -0.156|   -0.199| -33.589|  -45.384|    54.41%|   0:00:01.0| 1592.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q4_reg_19_/D                                       |
|  -0.156|   -0.199| -33.326|  -45.121|    54.42%|   0:00:00.0| 1592.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q4_reg_19_/D                                       |
|  -0.156|   -0.199| -33.132|  -44.927|    54.42%|   0:00:01.0| 1592.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q4_reg_19_/D                                       |
|  -0.156|   -0.199| -33.103|  -44.898|    54.42%|   0:00:00.0| 1592.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q4_reg_19_/D                                       |
|  -0.156|   -0.199| -33.015|  -44.811|    54.44%|   0:00:00.0| 1592.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q4_reg_19_/D                                       |
|  -0.156|   -0.199| -32.661|  -44.457|    54.46%|   0:00:01.0| 1593.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q3_reg_11_/D                                       |
|  -0.156|   -0.199| -32.648|  -44.443|    54.46%|   0:00:01.0| 1593.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q3_reg_11_/D                                       |
|  -0.156|   -0.199| -32.463|  -44.258|    54.51%|   0:00:00.0| 1593.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q3_reg_11_/D                                       |
|  -0.156|   -0.199| -32.453|  -44.248|    54.52%|   0:00:01.0| 1593.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q3_reg_11_/D                                       |
|  -0.156|   -0.199| -32.434|  -44.229|    54.52%|   0:00:00.0| 1593.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q3_reg_11_/D                                       |
|  -0.156|   -0.199| -32.431|  -44.226|    54.52%|   0:00:00.0| 1593.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q3_reg_11_/D                                       |
|  -0.156|   -0.199| -32.296|  -44.091|    54.55%|   0:00:02.0| 1594.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q3_reg_14_/D                                       |
|  -0.156|   -0.199| -32.284|  -44.079|    54.55%|   0:00:00.0| 1594.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q3_reg_14_/D                                       |
|  -0.156|   -0.199| -32.163|  -43.958|    54.57%|   0:00:00.0| 1594.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q3_reg_14_/D                                       |
|  -0.156|   -0.199| -32.140|  -43.935|    54.57%|   0:00:01.0| 1594.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q3_reg_14_/D                                       |
|  -0.156|   -0.199| -32.008|  -43.803|    54.58%|   0:00:00.0| 1594.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q3_reg_16_/D                                       |
|  -0.156|   -0.199| -31.937|  -43.732|    54.59%|   0:00:01.0| 1594.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q3_reg_16_/D                                       |
|  -0.156|   -0.199| -31.921|  -43.717|    54.61%|   0:00:00.0| 1594.4M|        NA|       NA| NA                                                 |
|  -0.157|   -0.199| -31.922|  -43.717|    54.61%|   0:00:00.0| 1594.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q4_reg_17_/D                                       |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:59.9 real=0:01:00.0 mem=1594.4M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:59.9 real=0:01:00.0 mem=1594.4M) ***
** GigaOpt Optimizer WNS Slack -0.199 TNS Slack -43.717 Density 54.61
Begin: Area Reclaim Optimization
Reclaim Optimization WNS Slack -0.199  TNS Slack -43.717 Density 54.61
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    54.61%|        -|  -0.199| -43.717|   0:00:00.0| 1594.4M|
|    54.43%|      157|  -0.199| -43.677|   0:00:02.0| 1594.4M|
|    54.22%|      439|  -0.199| -43.433|   0:00:04.0| 1594.4M|
|    54.20%|       62|  -0.199| -43.429|   0:00:00.0| 1594.4M|
|    54.20%|        8|  -0.199| -43.429|   0:00:00.0| 1594.4M|
|    54.20%|        0|  -0.199| -43.429|   0:00:00.0| 1594.4M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -0.199  TNS Slack -43.429 Density 54.20
** Finished Core Area Reclaim Optimization (cpu = 0:00:06.3) (real = 0:00:06.0) **
*** Finished Area Reclaim Optimization (cpu=0:00:06, real=0:00:06, mem=1594.43M, totSessionCpu=0:07:18).
** GigaOpt Optimizer WNS Slack -0.199 TNS Slack -43.429 Density 54.20

*** Finish pre-CTS Setup Fixing (cpu=0:01:07 real=0:01:06 mem=1594.4M) ***

End: GigaOpt Optimization in TNS mode
setup target slack: 0.1
extra slack: 0.1
std delay: 0.0142
real setup target slack: 0.0142
[NR-eagl] Started earlyGlobalRoute kernel
[NR-eagl] Initial Peak syMemory usage = 1457.8 MB
[NR-eagl] honorMsvRouteConstraint: false
[NR-eagl] honorClockSpecNDR      : 0
[NR-eagl] minRouteLayer          : 2
[NR-eagl] maxRouteLayer          : 4
[NR-eagl] numTracksPerClockWire  : 0
[NR-eagl] Layer1 has no routable track
[NR-eagl] Layer2 has single uniform track structure
[NR-eagl] Layer3 has single uniform track structure
[NR-eagl] Layer4 has single uniform track structure
[NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=7992 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eagl] Read numTotalNets=25013  numIgnoredNets=1
[NR-eagl] There are 1 clock nets ( 0 with NDR ).
[NR-eagl] ============ Routing rule table ============
[NR-eagl] Rule id 0. Nets 25012 
[NR-eagl] id=0  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400
[NR-eagl] ========================================
[NR-eagl] 
[NR-eagl] Layer group 1: route 25012 net(s) in layer range [2, 4]
[NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.03% H + 0.34% V. EstWL: 5.516640e+05um
[NR-eagl] 
[NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.04% H + 0.14% V
[NR-eagl] Overflow after earlyGlobalRoute 0.05% H + 0.30% V
[NR-eagl] End Peak syMemory usage = 1482.5 MB
[NR-eagl] Early Global Router Kernel+IO runtime : 0.49 seconds
Local HotSpot Analysis: normalized max congestion hotspot area = 0.89, normalized total congestion hotspot area = 4.00 (area is in unit of 4 std-cell row bins)
HotSpot [1] box (298.00 233.20 319.60 262.00)
HotSpot [2] box (434.80 370.00 451.80 384.40)
HotSpot [3] box (175.60 290.80 197.20 312.40)
HotSpot [4] box (427.60 319.60 451.80 348.40)
HotSpot [5] box (254.80 341.20 269.20 355.60)
*** Starting refinePlace (0:07:19 mem=1482.5M) ***
incr SKP is on..., with optDC mode
tdgpInitIgnoreNetLoadFix on 
Move report: Timing Driven Placement moves 22529 insts, mean move: 8.54 um, max move: 89.60 um
	Max move on inst (core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RC_384_0): (365.60, 289.00) --> (368.80, 202.60)
	Runtime: CPU: 0:00:40.3 REAL: 0:00:40.0 MEM: 1574.0MB
Move report: Detail placement moves 4875 insts, mean move: 1.38 um, max move: 35.40 um
	Max move on inst (core_instance/psum_mem_instance/Q_reg_27_): (69.40, 11.80) --> (104.80, 11.80)
	Runtime: CPU: 0:00:02.8 REAL: 0:00:02.0 MEM: 1574.0MB
Summary Report:
Instances move: 22534 (out of 22602 movable)
Mean displacement: 8.58 um
Max displacement: 89.60 um (Instance: core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RC_384_0) (365.6, 289) -> (368.8, 202.6)
	Length: 3 sites, height: 1 rows, site name: core, cell type: INVD1
Runtime: CPU: 0:00:43.1 REAL: 0:00:42.0 MEM: 1574.0MB
*** Finished refinePlace (0:08:02 mem=1574.0M) ***
Trial Route Overflow 0(H) 0(V)
Starting congestion repair ...
[NR-eagl] honorMsvRouteConstraint: false
[NR-eagl] honorClockSpecNDR      : 0
[NR-eagl] minRouteLayer          : 2
[NR-eagl] maxRouteLayer          : 4
[NR-eagl] numTracksPerClockWire  : 0
[NR-eagl] Layer1 has no routable track
[NR-eagl] Layer2 has single uniform track structure
[NR-eagl] Layer3 has single uniform track structure
[NR-eagl] Layer4 has single uniform track structure
[NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=7992 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eagl] Read numTotalNets=25013  numIgnoredNets=0
[NR-eagl] There are 1 clock nets ( 0 with NDR ).
[NR-eagl] ============ Routing rule table ============
[NR-eagl] Rule id 0. Nets 25013 
[NR-eagl] id=0  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400
[NR-eagl] ========================================
[NR-eagl] 
[NR-eagl] Layer group 1: route 25013 net(s) in layer range [2, 4]
[NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.02% H + 0.06% V. EstWL: 5.390964e+05um
[NR-eagl] 
[NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.02% H + 0.04% V
[NR-eagl] Overflow after earlyGlobalRoute 0.02% H + 0.04% V
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
describeCongestion: hCong = 0.00 vCong = 0.00
Skipped repairing congestion.
[NR-eagl] Layer1(M1)(F) length: 0.000000e+00um, number of vias: 86779
[NR-eagl] Layer2(M2)(V) length: 2.249400e+05um, number of vias: 126533
[NR-eagl] Layer3(M3)(H) length: 2.393051e+05um, number of vias: 5139
[NR-eagl] Layer4(M4)(V) length: 8.837457e+04um, number of vias: 0
[NR-eagl] Total length: 5.526197e+05um, number of vias: 218451
End of congRepair (cpu=0:00:01.1, real=0:00:01.0)
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1433.5M)
Extraction called for design 'fullchip' of instances=22602 and nets=25138 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:00.0  MEM: 1433.496M)
Compute RC Scale Done ...
**optDesign ... cpu = 0:05:23, real = 0:05:23, mem = 1427.0M, totSessionCpu=0:08:05 **
Include MVT Delays for Hold Opt
#################################################################################
# Design Stage: PreRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
End delay calculation. (MEM=1501.89 CPU=0:00:03.0 REAL=0:00:03.0)
*** CDM Built up (cpu=0:00:04.0  real=0:00:04.0  mem= 1501.9M) ***
Leakage Power Opt: re-selecting buf/inv list 
**INFO: Num dontuse cells 97, Num usable cells 844
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 97, Num usable cells 844
Begin: GigaOpt DRV Optimization
Info: 1 clock net  excluded from IPO operation.
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |           |           |           |         |            |           |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|    28   |   859   |    23   |     23  |     0   |     0   |     0   |     0   | -0.25 |          0|          0|          0|  54.20  |            |           |
|     1   |    73   |     0   |      0  |     0   |     0   |     0   |     0   | -0.32 |         17|          0|         31|  54.22  |   0:00:01.0|    1597.3M|
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | -0.32 |          0|          0|          1|  54.22  |   0:00:00.0|    1597.3M|
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | -0.32 |          0|          0|          0|  54.22  |   0:00:00.0|    1597.3M|
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+

*** Finish DRV Fixing (cpu=0:00:02.1 real=0:00:02.0 mem=1597.3M) ***

*** Starting refinePlace (0:08:16 mem=1629.3M) ***
Total net bbox length = 4.406e+05 (1.852e+05 2.553e+05) (ext = 2.264e+04)
Move report: Detail placement moves 13 insts, mean move: 1.25 um, max move: 2.60 um
	Max move on inst (FE_OFC1428_out_40_): (135.00, 100.00) --> (135.80, 98.20)
	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1629.3MB
Summary Report:
Instances move: 13 (out of 22619 movable)
Mean displacement: 1.25 um
Max displacement: 2.60 um (Instance: FE_OFC1428_out_40_) (135, 100) -> (135.8, 98.2)
	Length: 4 sites, height: 1 rows, site name: core, cell type: BUFFD1
Total net bbox length = 4.406e+05 (1.852e+05 2.553e+05) (ext = 2.264e+04)
Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1629.3MB
*** Finished refinePlace (0:08:16 mem=1629.3M) ***
Finished re-routing un-routed nets (0:00:00.0 1629.3M)


Density : 0.5422
Max route overflow : 0.0004


*** Finish Physical Update (cpu=0:00:00.6 real=0:00:01.0 mem=1629.3M) ***
End: GigaOpt DRV Optimization
Leakage Power Opt: resetting the buf/inv selection
** Profile ** Start :  cpu=0:00:00.0, mem=1452.7M
** Profile ** Other data :  cpu=0:00:00.1, mem=1452.7M
** Profile ** Overall slacks :  cpu=0:00:00.2, mem=1462.7M
** Profile ** DRVs :  cpu=0:00:00.3, mem=1462.7M

------------------------------------------------------------
     Summary (cpu=0.11min real=0.10min mem=1452.7M)                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.318  | -0.215  | -0.318  |
|           TNS (ns):|-100.418 | -68.882 | -31.536 |
|    Violating Paths:|   942   |   759   |   183   |
|          All Paths:|  6712   |  5406   |  5730   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 54.216%
Routing Overflow: 0.02% H and 0.04% V
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1462.7M
**optDesign ... cpu = 0:05:35, real = 0:05:35, mem = 1452.7M, totSessionCpu=0:08:17 **
*** Timing NOT met, worst failing slack is -0.319
*** Check timing (0:00:00.0)
**INFO: Num dontuse cells 97, Num usable cells 844
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 97, Num usable cells 844
Begin: GigaOpt Optimization in WNS mode
Info: 1 clock net  excluded from IPO operation.
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 123 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.319 TNS Slack -100.417 Density 54.22
Optimizer WNS Pass 0
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.215|   -0.319| -68.881| -100.417|    54.22%|   0:00:00.0| 1586.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q4_reg_17_/D                                       |
|  -0.179|   -0.319| -64.398|  -95.934|    54.22%|   0:00:00.0| 1590.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_15_/D                                       |
|  -0.169|   -0.319| -63.391|  -94.927|    54.22%|   0:00:00.0| 1590.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_18_/D                                       |
|  -0.160|   -0.319| -61.916|  -93.452|    54.22%|   0:00:00.0| 1590.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_15_/D                                       |
|  -0.153|   -0.319| -60.882|  -92.418|    54.22%|   0:00:01.0| 1590.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q2_reg_17_/D                                       |
|  -0.144|   -0.319| -58.712|  -90.249|    54.22%|   0:00:00.0| 1590.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_15_/D                                       |
|  -0.140|   -0.319| -55.161|  -86.698|    54.22%|   0:00:00.0| 1590.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_15_/D                                       |
|  -0.131|   -0.319| -54.206|  -85.743|    54.22%|   0:00:00.0| 1590.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_17_/D                                       |
|  -0.123|   -0.319| -51.665|  -83.201|    54.23%|   0:00:01.0| 1591.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_15_/D                                       |
|  -0.122|   -0.319| -50.133|  -81.669|    54.23%|   0:00:00.0| 1591.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_15_/D                                       |
|  -0.114|   -0.319| -49.221|  -80.757|    54.23%|   0:00:00.0| 1591.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q3_reg_16_/D                                       |
|  -0.107|   -0.319| -46.210|  -77.746|    54.23%|   0:00:01.0| 1591.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_14_/D                                       |
|  -0.100|   -0.319| -42.191|  -73.727|    54.24%|   0:00:00.0| 1591.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q2_reg_17_/D                                       |
|  -0.092|   -0.319| -37.439|  -68.975|    54.24%|   0:00:00.0| 1591.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_19_/D                                       |
|  -0.084|   -0.319| -34.438|  -65.975|    54.25%|   0:00:00.0| 1591.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q3_reg_16_/D                                       |
|  -0.078|   -0.319| -32.024|  -63.561|    54.26%|   0:00:01.0| 1591.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_19_/D                                       |
|  -0.072|   -0.319| -28.879|  -60.415|    54.28%|   0:00:00.0| 1591.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q4_reg_15_/D                                       |
|  -0.068|   -0.319| -24.288|  -55.824|    54.28%|   0:00:01.0| 1591.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_15_/D                                       |
|  -0.068|   -0.319| -22.814|  -54.351|    54.29%|   0:00:00.0| 1591.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_15_/D                                       |
|  -0.061|   -0.319| -22.274|  -53.811|    54.29%|   0:00:01.0| 1591.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_15_/D                                       |
|  -0.059|   -0.319| -18.894|  -50.431|    54.30%|   0:00:00.0| 1591.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_15_/D                                       |
|  -0.053|   -0.319| -16.988|  -48.524|    54.31%|   0:00:00.0| 1591.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_15_/D                                       |
|  -0.052|   -0.319| -15.050|  -46.586|    54.32%|   0:00:00.0| 1591.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_15_/D                                       |
|  -0.052|   -0.319| -14.868|  -46.404|    54.33%|   0:00:00.0| 1591.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_15_/D                                       |
|  -0.046|   -0.319| -14.270|  -45.806|    54.33%|   0:00:00.0| 1591.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_13_/D                                       |
|  -0.044|   -0.319| -11.724|  -43.260|    54.35%|   0:00:01.0| 1591.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q3_reg_15_/D                                       |
|  -0.038|   -0.319| -10.392|  -41.929|    54.35%|   0:00:00.0| 1591.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q3_reg_18_/D                                       |
|  -0.038|   -0.319|  -8.561|  -40.097|    54.37%|   0:00:01.0| 1591.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q3_reg_18_/D                                       |
|  -0.038|   -0.319|  -8.133|  -39.670|    54.38%|   0:00:00.0| 1591.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q3_reg_18_/D                                       |
|  -0.034|   -0.319|  -7.922|  -39.459|    54.38%|   0:00:00.0| 1591.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q3_reg_18_/D                                       |
|  -0.034|   -0.319|  -6.665|  -38.201|    54.39%|   0:00:01.0| 1591.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q3_reg_18_/D                                       |
|  -0.026|   -0.319|  -6.352|  -37.888|    54.40%|   0:00:00.0| 1591.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q4_reg_16_/D                                       |
|  -0.026|   -0.319|  -4.510|  -36.046|    54.42%|   0:00:01.0| 1591.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q1_reg_15_/D                                       |
|  -0.025|   -0.319|  -3.451|  -34.987|    54.43%|   0:00:00.0| 1591.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_13_/D                                       |
|  -0.025|   -0.319|  -3.231|  -34.768|    54.43%|   0:00:00.0| 1591.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_13_/D                                       |
|  -0.017|   -0.319|  -2.563|  -34.099|    54.45%|   0:00:00.0| 1592.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q4_reg_15_/D                                       |
|  -0.017|   -0.319|  -1.800|  -33.337|    54.48%|   0:00:01.0| 1592.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_15_/D                                       |
|  -0.015|   -0.319|  -1.384|  -32.920|    54.48%|   0:00:01.0| 1592.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q4_reg_15_/D                                       |
|  -0.015|   -0.319|  -1.114|  -32.650|    54.49%|   0:00:00.0| 1592.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q4_reg_15_/D                                       |
|  -0.014|   -0.319|  -0.747|  -32.283|    54.50%|   0:00:00.0| 1593.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_19_/D                                       |
|  -0.014|   -0.319|  -0.623|  -32.160|    54.51%|   0:00:01.0| 1593.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_19_/D                                       |
|  -0.014|   -0.319|  -0.620|  -32.156|    54.51%|   0:00:00.0| 1593.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_19_/D                                       |
|  -0.007|   -0.319|  -0.432|  -31.969|    54.51%|   0:00:00.0| 1593.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_19_/D                                       |
|  -0.008|   -0.319|  -0.246|  -31.782|    54.53%|   0:00:01.0| 1593.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q4_reg_16_/D                                       |
|  -0.007|   -0.319|  -0.096|  -31.632|    54.54%|   0:00:00.0| 1593.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_19_/D                                       |
|  -0.003|   -0.319|  -0.025|  -31.561|    54.54%|   0:00:00.0| 1593.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_15_/D                                       |
|  -0.001|   -0.319|  -0.004|  -31.540|    54.57%|   0:00:01.0| 1593.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q4_reg_15_/D                                       |
|   0.001|   -0.319|   0.000|  -31.536|    54.59%|   0:00:01.0| 1593.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_19_/D                                       |
|   0.007|   -0.319|   0.000|  -31.536|    54.61%|   0:00:00.0| 1593.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_17_/D                                       |
|   0.008|   -0.319|   0.000|  -31.536|    54.65%|   0:00:02.0| 1597.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_13_/D                                       |
|   0.010|   -0.319|   0.000|  -31.536|    54.66%|   0:00:01.0| 1597.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_15_/D                                       |
|   0.010|   -0.319|   0.000|  -31.536|    54.68%|   0:00:01.0| 1597.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_15_/D                                       |
|   0.012|   -0.319|   0.000|  -31.536|    54.69%|   0:00:00.0| 1602.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_15_/D                                       |
|   0.019|   -0.319|   0.000|  -31.536|    54.71%|   0:00:01.0| 1602.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q4_reg_15_/D                                       |
|   0.019|   -0.319|   0.000|  -31.536|    54.71%|   0:00:00.0| 1602.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q4_reg_15_/D                                       |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:22.3 real=0:00:22.0 mem=1602.0M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.319|   -0.319| -31.536|  -31.536|    54.71%|   0:00:00.0| 1602.0M|   WC_VIEW|  default| core_instance/psum_mem_instance/memory4_reg_58_/D  |
|  -0.210|   -0.210| -26.388|  -26.388|    54.71%|   0:00:00.0| 1621.1M|   WC_VIEW|  default| core_instance/psum_mem_instance/memory2_reg_56_/D  |
|  -0.194|   -0.194| -18.910|  -18.910|    54.71%|   0:00:00.0| 1621.1M|   WC_VIEW|  default| core_instance/psum_mem_instance/memory7_reg_56_/D  |
|  -0.097|   -0.097|  -9.511|   -9.511|    54.71%|   0:00:01.0| 1621.1M|   WC_VIEW|  default| core_instance/psum_mem_instance/memory4_reg_58_/D  |
|  -0.076|   -0.076|  -6.255|   -6.255|    54.72%|   0:00:00.0| 1621.1M|   WC_VIEW|  default| core_instance/psum_mem_instance/memory7_reg_56_/D  |
|  -0.045|   -0.045|  -1.141|   -1.141|    54.72%|   0:00:00.0| 1621.1M|   WC_VIEW|  default| core_instance/psum_mem_instance/memory2_reg_56_/D  |
|  -0.010|   -0.010|  -0.010|   -0.010|    54.72%|   0:00:00.0| 1621.1M|   WC_VIEW|  default| core_instance/psum_mem_instance/Q_reg_110_/D       |
|   0.019|    0.019|   0.000|    0.000|    54.72%|   0:00:00.0| 1621.1M|   WC_VIEW|  default| core_instance/psum_mem_instance/Q_reg_110_/D       |
|   0.019|    0.019|   0.000|    0.000|    54.72%|   0:00:00.0| 1621.1M|   WC_VIEW|  default| core_instance/psum_mem_instance/Q_reg_110_/D       |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.6 real=0:00:01.0 mem=1621.1M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:22.9 real=0:00:23.0 mem=1621.1M) ***
** GigaOpt Optimizer WNS Slack 0.019 TNS Slack 0.000 Density 54.72
Begin: Area Reclaim Optimization
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 54.72
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    54.72%|        -|   0.000|   0.000|   0:00:00.0| 1621.1M|
|    54.50%|      197|  -0.008|  -0.040|   0:00:02.0| 1621.1M|
|    53.95%|      796|  -0.008|  -0.040|   0:00:06.0| 1621.1M|
|    53.93%|       52|  -0.008|  -0.040|   0:00:01.0| 1621.1M|
|    53.93%|        1|  -0.008|  -0.040|   0:00:00.0| 1621.1M|
|    53.93%|        0|  -0.008|  -0.040|   0:00:00.0| 1621.1M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -0.008  TNS Slack -0.040 Density 53.93
** Finished Core Area Reclaim Optimization (cpu = 0:00:08.8) (real = 0:00:09.0) **
*** Finished Area Reclaim Optimization (cpu=0:00:09, real=0:00:09, mem=1601.98M, totSessionCpu=0:08:53).
*** Starting refinePlace (0:08:53 mem=1618.0M) ***
Total net bbox length = 4.410e+05 (1.858e+05 2.552e+05) (ext = 2.353e+04)
Move report: Timing Driven Placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1618.0MB
Move report: Detail placement moves 699 insts, mean move: 0.44 um, max move: 4.00 um
	Max move on inst (core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RC_1353_0): (369.00, 334.00) --> (371.20, 335.80)
	Runtime: CPU: 0:00:00.6 REAL: 0:00:00.0 MEM: 1620.0MB
Summary Report:
Instances move: 699 (out of 22434 movable)
Mean displacement: 0.44 um
Max displacement: 4.00 um (Instance: core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RC_1353_0) (369, 334) -> (371.2, 335.8)
	Length: 7 sites, height: 1 rows, site name: core, cell type: ND2D2
Total net bbox length = 4.410e+05 (1.859e+05 2.552e+05) (ext = 2.353e+04)
Runtime: CPU: 0:00:00.7 REAL: 0:00:00.0 MEM: 1620.0MB
*** Finished refinePlace (0:08:54 mem=1620.0M) ***
Finished re-routing un-routed nets (0:00:00.0 1620.0M)


Density : 0.5393
Max route overflow : 0.0004


*** Finish Physical Update (cpu=0:00:01.1 real=0:00:01.0 mem=1620.0M) ***
** GigaOpt Optimizer WNS Slack -0.008 TNS Slack -0.040 Density 53.93
Skipped Place ECO bump recovery (WNS opt)
Optimizer WNS Pass 1
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.008|   -0.008|  -0.040|   -0.040|    53.93%|   0:00:00.0| 1620.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_15_/D                                       |
|   0.003|    0.003|   0.000|    0.000|    53.96%|   0:00:03.0| 1620.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q2_reg_19_/D                                       |
|   0.005|    0.005|   0.000|    0.000|    53.98%|   0:00:03.0| 1620.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q2_reg_19_/D                                       |
|   0.006|    0.006|   0.000|    0.000|    53.98%|   0:00:01.0| 1620.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_15_/D                                       |
|   0.013|    0.013|   0.000|    0.000|    53.98%|   0:00:00.0| 1620.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_15_/D                                       |
|   0.013|    0.013|   0.000|    0.000|    54.01%|   0:00:08.0| 1627.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q4_reg_15_/D                                       |
|   0.015|    0.015|   0.000|    0.000|    54.03%|   0:00:02.0| 1627.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q4_reg_15_/D                                       |
|   0.015|    0.015|   0.000|    0.000|    54.03%|   0:00:00.0| 1627.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q4_reg_15_/D                                       |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:17.1 real=0:00:17.0 mem=1627.2M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:17.1 real=0:00:17.0 mem=1627.2M) ***
** GigaOpt Optimizer WNS Slack 0.015 TNS Slack 0.000 Density 54.03
*** Starting refinePlace (0:09:11 mem=1627.2M) ***
Total net bbox length = 4.414e+05 (1.860e+05 2.554e+05) (ext = 2.353e+04)
Move report: Detail placement moves 269 insts, mean move: 0.32 um, max move: 1.00 um
	Max move on inst (core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RC_1460_0): (117.20, 244.00) --> (118.20, 244.00)
	Runtime: CPU: 0:00:00.6 REAL: 0:00:01.0 MEM: 1629.2MB
Summary Report:
Instances move: 269 (out of 22423 movable)
Mean displacement: 0.32 um
Max displacement: 1.00 um (Instance: core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RC_1460_0) (117.2, 244) -> (118.2, 244)
	Length: 12 sites, height: 1 rows, site name: core, cell type: ND2D4
Total net bbox length = 4.414e+05 (1.860e+05 2.554e+05) (ext = 2.353e+04)
Runtime: CPU: 0:00:00.7 REAL: 0:00:01.0 MEM: 1629.2MB
*** Finished refinePlace (0:09:12 mem=1629.2M) ***
Finished re-routing un-routed nets (0:00:00.0 1629.2M)


Density : 0.5403
Max route overflow : 0.0004


*** Finish Physical Update (cpu=0:00:01.1 real=0:00:01.0 mem=1629.2M) ***
** GigaOpt Optimizer WNS Slack 0.015 TNS Slack 0.000 Density 54.03

*** Finish pre-CTS Setup Fixing (cpu=0:00:51.6 real=0:00:51.0 mem=1629.2M) ***

End: GigaOpt Optimization in WNS mode
*** Timing NOT met, worst failing slack is 0.015
*** Check timing (0:00:00.0)
**INFO: Num dontuse cells 97, Num usable cells 844
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 97, Num usable cells 844
Info: 1 clock net  excluded from IPO operation.
Begin: Area Reclaim Optimization
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 54.03
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    54.03%|        -|   0.000|   0.000|   0:00:00.0| 1621.3M|
|    54.01%|       15|   0.000|   0.000|   0:00:01.0| 1621.3M|
|    53.39%|     1101|  -0.001|  -0.002|   0:00:08.0| 1621.3M|
|    53.35%|       95|  -0.001|  -0.002|   0:00:01.0| 1621.3M|
|    53.35%|        2|  -0.001|  -0.002|   0:00:00.0| 1621.3M|
|    53.35%|        0|  -0.001|  -0.002|   0:00:00.0| 1621.3M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -0.001  TNS Slack -0.002 Density 53.35
** Finished Core Area Reclaim Optimization (cpu = 0:00:11.8) (real = 0:00:12.0) **
*** Starting refinePlace (0:09:25 mem=1621.3M) ***
Total net bbox length = 4.416e+05 (1.863e+05 2.553e+05) (ext = 2.353e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1621.3MB
Summary Report:
Instances move: 0 (out of 22408 movable)
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 4.416e+05 (1.863e+05 2.553e+05) (ext = 2.353e+04)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1621.3MB
*** Finished refinePlace (0:09:25 mem=1621.3M) ***
Finished re-routing un-routed nets (0:00:00.0 1621.3M)


Density : 0.5335
Max route overflow : 0.0004


*** Finish Physical Update (cpu=0:00:00.5 real=0:00:01.0 mem=1621.3M) ***
*** Finished Area Reclaim Optimization (cpu=0:00:12, real=0:00:13, mem=1472.45M, totSessionCpu=0:09:25).
[NR-eagl] honorMsvRouteConstraint: false
[NR-eagl] honorClockSpecNDR      : 0
[NR-eagl] minRouteLayer          : 2
[NR-eagl] maxRouteLayer          : 4
[NR-eagl] numTracksPerClockWire  : 0
[NR-eagl] Layer1 has no routable track
[NR-eagl] Layer2 has single uniform track structure
[NR-eagl] Layer3 has single uniform track structure
[NR-eagl] Layer4 has single uniform track structure
[NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=7992 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eagl] Read numTotalNets=24818  numIgnoredNets=0
[NR-eagl] There are 1 clock nets ( 0 with NDR ).
[NR-eagl] ============ Routing rule table ============
[NR-eagl] Rule id 0. Nets 24818 
[NR-eagl] id=0  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400
[NR-eagl] ========================================
[NR-eagl] 
[NR-eagl] Layer group 1: route 24818 net(s) in layer range [2, 4]
[NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.02% H + 0.05% V. EstWL: 5.403222e+05um
[NR-eagl] 
[NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.02% H + 0.04% V
[NR-eagl] Overflow after earlyGlobalRoute 0.02% H + 0.04% V
[NR-eagl] Layer1(M1)(F) length: 0.000000e+00um, number of vias: 86425
[NR-eagl] Layer2(M2)(V) length: 2.258899e+05um, number of vias: 126348
[NR-eagl] Layer3(M3)(H) length: 2.403557e+05um, number of vias: 5049
[NR-eagl] Layer4(M4)(V) length: 8.756336e+04um, number of vias: 0
[NR-eagl] Total length: 5.538089e+05um, number of vias: 217822
[NR-eagl] End Peak syMemory usage = 1460.5 MB
[NR-eagl] Early Global Router Kernel+IO runtime : 1.10 seconds
Extraction called for design 'fullchip' of instances=22408 and nets=24943 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:00.0  MEM: 1452.473M)
Compute RC Scale Done ...
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
#################################################################################
# Design Stage: PreRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
End delay calculation. (MEM=1524.16 CPU=0:00:03.0 REAL=0:00:03.0)
*** CDM Built up (cpu=0:00:04.0  real=0:00:04.0  mem= 1524.2M) ***
Begin: GigaOpt postEco DRV Optimization
Info: 1 clock net  excluded from IPO operation.
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |           |           |           |         |            |           |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|     3   |     3   |     0   |      0  |     0   |     0   |     0   |     0   | -0.02 |          0|          0|          0|  53.35  |            |           |
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | -0.02 |          0|          0|          3|  53.35  |   0:00:00.0|    1600.5M|
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | -0.02 |          0|          0|          0|  53.35  |   0:00:00.0|    1600.5M|
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+

*** Finish DRV Fixing (cpu=0:00:00.5 real=0:00:01.0 mem=1600.5M) ***

*** Starting refinePlace (0:09:35 mem=1632.5M) ***
Total net bbox length = 4.416e+05 (1.863e+05 2.553e+05) (ext = 2.353e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1632.5MB
Summary Report:
Instances move: 0 (out of 22408 movable)
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 4.416e+05 (1.863e+05 2.553e+05) (ext = 2.353e+04)
Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1632.5MB
*** Finished refinePlace (0:09:35 mem=1632.5M) ***
Finished re-routing un-routed nets (0:00:00.0 1632.5M)


Density : 0.5335
Max route overflow : 0.0004


*** Finish Physical Update (cpu=0:00:00.6 real=0:00:00.0 mem=1632.5M) ***
End: GigaOpt postEco DRV Optimization
GigaOpt: WNS changes after routing: -0.000 -> -0.016 (bump = 0.016)
Begin: GigaOpt postEco optimization
Info: 1 clock net  excluded from IPO operation.
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 123 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.016 TNS Slack -0.745 Density 53.35
Optimizer WNS Pass 0
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.016|   -0.016|  -0.745|   -0.745|    53.35%|   0:00:00.0| 1615.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q4_reg_15_/D                                       |
|  -0.001|   -0.001|  -0.002|   -0.002|    53.38%|   0:00:03.0| 1615.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q4_reg_16_/D                                       |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:03.7 real=0:00:03.0 mem=1615.8M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:03.7 real=0:00:03.0 mem=1615.8M) ***
** GigaOpt Optimizer WNS Slack -0.001 TNS Slack -0.002 Density 53.38
*** Starting refinePlace (0:09:43 mem=1615.8M) ***
Total net bbox length = 4.416e+05 (1.863e+05 2.553e+05) (ext = 2.353e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1615.8MB
Summary Report:
Instances move: 0 (out of 22401 movable)
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 4.416e+05 (1.863e+05 2.553e+05) (ext = 2.353e+04)
Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1615.8MB
*** Finished refinePlace (0:09:43 mem=1615.8M) ***
Finished re-routing un-routed nets (0:00:00.0 1615.8M)


Density : 0.5338
Max route overflow : 0.0004


*** Finish Physical Update (cpu=0:00:00.5 real=0:00:01.0 mem=1615.8M) ***
** GigaOpt Optimizer WNS Slack -0.001 TNS Slack -0.002 Density 53.38

*** Finish pre-CTS Setup Fixing (cpu=0:00:04.7 real=0:00:05.0 mem=1615.8M) ***

End: GigaOpt postEco optimization
GigaOpt: WNS changes after postEco optimization: -0.000 -> -0.000 (bump = 0.0)
GigaOpt: Skipping nonLegal postEco optimization
*** Steiner Routed Nets: 0.089%; Threshold: 100; Threshold for Hold: 100
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1581.4M)
Begin: GigaOpt Optimization in post-eco TNS mode
Info: 1 clock net  excluded from IPO operation.
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 123 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.001 TNS Slack -0.002 Density 53.38
Optimizer TNS Opt
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.001|   -0.001|  -0.002|   -0.002|    53.38%|   0:00:00.0| 1615.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q4_reg_16_/D                                       |
|  -0.001|   -0.001|  -0.002|   -0.002|    53.38%|   0:00:00.0| 1615.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q4_reg_16_/D                                       |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.1 real=0:00:00.0 mem=1615.8M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:00.1 real=0:00:00.0 mem=1615.8M) ***

*** Finish pre-CTS Setup Fixing (cpu=0:00:00.4 real=0:00:01.0 mem=1615.8M) ***

End: GigaOpt Optimization in post-eco TNS mode
**optDesign ... cpu = 0:07:05, real = 0:07:05, mem = 1466.9M, totSessionCpu=0:09:47 **
** Profile ** Start :  cpu=0:00:00.0, mem=1466.9M
** Profile ** Other data :  cpu=0:00:00.0, mem=1466.9M
** Profile ** Overall slacks :  cpu=0:00:00.2, mem=1474.9M
** Profile ** DRVs :  cpu=0:00:00.4, mem=1474.9M

------------------------------------------------------------
        Before Power Reclaim                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.000  | -0.000  |  0.021  |
|           TNS (ns):| -0.001  | -0.001  |  0.000  |
|    Violating Paths:|    4    |    4    |    0    |
|          All Paths:|  6712   |  5406   |  5730   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 53.376%
Routing Overflow: 0.02% H and 0.04% V
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1474.9M
Info: 1 clock net  excluded from IPO operation.
WC_VIEW BC_VIEW

Begin Power Analysis

    0.00V	    VSS
    0.90V	    VDD

Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1214.13MB/1214.13MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1214.13MB/1214.13MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1214.13MB/1214.13MB)

Begin Processing Signal Activity


Starting Levelizing
2025-Mar-01 20:42:17 (2025-Mar-02 04:42:17 GMT)
2025-Mar-01 20:42:17 (2025-Mar-02 04:42:17 GMT): 10%
2025-Mar-01 20:42:17 (2025-Mar-02 04:42:17 GMT): 20%
2025-Mar-01 20:42:17 (2025-Mar-02 04:42:17 GMT): 30%
2025-Mar-01 20:42:17 (2025-Mar-02 04:42:17 GMT): 40%
2025-Mar-01 20:42:17 (2025-Mar-02 04:42:17 GMT): 50%
2025-Mar-01 20:42:17 (2025-Mar-02 04:42:17 GMT): 60%
2025-Mar-01 20:42:17 (2025-Mar-02 04:42:17 GMT): 70%
2025-Mar-01 20:42:17 (2025-Mar-02 04:42:17 GMT): 80%
2025-Mar-01 20:42:17 (2025-Mar-02 04:42:17 GMT): 90%

Finished Levelizing
2025-Mar-01 20:42:17 (2025-Mar-02 04:42:17 GMT)

Starting Activity Propagation
2025-Mar-01 20:42:17 (2025-Mar-02 04:42:17 GMT)
2025-Mar-01 20:42:17 (2025-Mar-02 04:42:17 GMT): 10%
2025-Mar-01 20:42:17 (2025-Mar-02 04:42:17 GMT): 20%

Finished Activity Propagation
2025-Mar-01 20:42:18 (2025-Mar-02 04:42:18 GMT)
Ended Processing Signal Activity: (cpu=0:00:01, real=0:00:01, mem(process/total)=1215.09MB/1215.09MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------



Starting Calculating power
2025-Mar-01 20:42:18 (2025-Mar-02 04:42:18 GMT)
 ... Calculating switching power
2025-Mar-01 20:42:18 (2025-Mar-02 04:42:18 GMT): 10%
2025-Mar-01 20:42:18 (2025-Mar-02 04:42:18 GMT): 20%
2025-Mar-01 20:42:18 (2025-Mar-02 04:42:18 GMT): 30%
2025-Mar-01 20:42:18 (2025-Mar-02 04:42:18 GMT): 40%
2025-Mar-01 20:42:18 (2025-Mar-02 04:42:18 GMT): 50%
 ... Calculating internal and leakage power
2025-Mar-01 20:42:19 (2025-Mar-02 04:42:19 GMT): 60%
2025-Mar-01 20:42:19 (2025-Mar-02 04:42:19 GMT): 70%
2025-Mar-01 20:42:20 (2025-Mar-02 04:42:20 GMT): 80%
2025-Mar-01 20:42:21 (2025-Mar-02 04:42:21 GMT): 90%

Finished Calculating power
2025-Mar-01 20:42:21 (2025-Mar-02 04:42:21 GMT)
Ended Power Computation: (cpu=0:00:03, real=0:00:03, mem(process/total)=1215.19MB/1215.19MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1215.19MB/1215.19MB)

Ended Power Analysis: (cpu=0:00:04, real=0:00:04, mem(process/total)=1215.19MB/1215.19MB)

Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 15.23-s045_1 (64bit) 04/22/2016 12:32 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2025-Mar-01 20:42:21 (2025-Mar-02 04:42:21 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: fullchip
*
*	Liberty Libraries used:
*	        WC_VIEW: /home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gpluswc.lib
*
*	Power Domain used:
*		Rail:        VDD 	Voltage:        0.9
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------


Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:       32.76413379 	   71.5896%
Total Switching Power:      12.09305859 	   26.4233%
Total Leakage Power:         0.90943457 	    1.9871%
Total Power:                45.76662707
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         20.81       1.383      0.2773       22.47        49.1
Macro                                  0           0           0           0           0
IO                                     0           0           0           0           0
Combinational                      11.95       10.71      0.6322        23.3        50.9
Clock (Combinational)                  0           0           0           0           0
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              32.76       12.09      0.9094       45.77         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      32.76       12.09      0.9094       45.77         100
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
* 		Highest Average Power: core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/U1069 (FA1D4): 	   0.04664
* 		Highest Leakage Power: core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/U42 (FA1D4): 	 0.0002621
* 		Total Cap: 	1.60337e-10 F
* 		Total instances in design: 22401
* 		Total instances in design with no power:     0
*                Total instances in design with no activty:     0

* 		Total Fillers and Decap:     0
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=1215.19MB/1215.19MB)

Begin: Power Optimization
Reclaim Optimization WNS Slack -0.001  TNS Slack -0.002 Density 53.38
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    53.38%|        -|  -0.001|  -0.002|   0:00:00.0| 1623.8M|
|    53.38%|        0|  -0.001|  -0.002|   0:00:04.0| 1623.8M|
|    53.38%|        8|  -0.001|  -0.002|   0:00:15.0| 1623.8M|
|    53.35%|       71|  -0.001|  -0.002|   0:00:06.0| 1617.5M|
|    53.35%|        1|  -0.001|  -0.002|   0:00:00.0| 1617.5M|
|    53.34%|     2043|   0.000|   0.000|   0:00:11.0| 1619.7M|
|    53.34%|       14|   0.000|   0.000|   0:00:00.0| 1619.7M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 53.34
** Finished Core Power Optimization (cpu = 0:00:36.5) (real = 0:00:36.0) **
Executing incremental physical updates
*** Starting refinePlace (0:10:30 mem=1585.4M) ***
Total net bbox length = 4.416e+05 (1.863e+05 2.553e+05) (ext = 2.353e+04)
Move report: Detail placement moves 27 insts, mean move: 1.49 um, max move: 3.80 um
	Max move on inst (core_instance/mac_array_instance/col_idx_4__mac_col_inst/U36): (235.00, 317.80) --> (238.80, 317.80)
	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1585.4MB
Summary Report:
Instances move: 27 (out of 22327 movable)
Mean displacement: 1.49 um
Max displacement: 3.80 um (Instance: core_instance/mac_array_instance/col_idx_4__mac_col_inst/U36) (235, 317.8) -> (238.8, 317.8)
	Length: 9 sites, height: 1 rows, site name: core, cell type: MUX2D0
Total net bbox length = 4.416e+05 (1.863e+05 2.553e+05) (ext = 2.353e+04)
Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1585.4MB
*** Finished refinePlace (0:10:30 mem=1585.4M) ***
Checking setup slack degradation ...
Info: 1 clock net  excluded from IPO operation.
Info: 1 clock net  excluded from IPO operation.
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|   0.000|    0.000|   0.000|    0.000|    53.34%|   0:00:00.0| 1619.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_13_/D                                       |
|   0.000|    0.000|   0.000|    0.000|    53.34%|   0:00:01.0| 1624.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_13_/D                                       |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish pre-CTS Optimize Step (cpu=0:00:01.1 real=0:00:01.0 mem=1624.0M) ***

*** Finish pre-CTS Setup Fixing (cpu=0:00:01.3 real=0:00:02.0 mem=1624.0M) ***

Begin Power Analysis

    0.00V	    VSS
    0.90V	    VDD
Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1252.49MB/1252.49MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1252.49MB/1252.49MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1252.49MB/1252.49MB)

Begin Processing Signal Activity


Starting Levelizing
2025-Mar-01 20:43:04 (2025-Mar-02 04:43:04 GMT)
2025-Mar-01 20:43:04 (2025-Mar-02 04:43:04 GMT): 10%
2025-Mar-01 20:43:04 (2025-Mar-02 04:43:04 GMT): 20%
2025-Mar-01 20:43:04 (2025-Mar-02 04:43:04 GMT): 30%
2025-Mar-01 20:43:04 (2025-Mar-02 04:43:04 GMT): 40%
2025-Mar-01 20:43:04 (2025-Mar-02 04:43:04 GMT): 50%
2025-Mar-01 20:43:04 (2025-Mar-02 04:43:04 GMT): 60%
2025-Mar-01 20:43:04 (2025-Mar-02 04:43:04 GMT): 70%
2025-Mar-01 20:43:04 (2025-Mar-02 04:43:04 GMT): 80%
2025-Mar-01 20:43:04 (2025-Mar-02 04:43:04 GMT): 90%

Finished Levelizing
2025-Mar-01 20:43:04 (2025-Mar-02 04:43:04 GMT)

Starting Activity Propagation
2025-Mar-01 20:43:04 (2025-Mar-02 04:43:04 GMT)
2025-Mar-01 20:43:05 (2025-Mar-02 04:43:05 GMT): 10%
2025-Mar-01 20:43:05 (2025-Mar-02 04:43:05 GMT): 20%

Finished Activity Propagation
2025-Mar-01 20:43:05 (2025-Mar-02 04:43:05 GMT)
Ended Processing Signal Activity: (cpu=0:00:01, real=0:00:01, mem(process/total)=1252.50MB/1252.50MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------



Starting Calculating power
2025-Mar-01 20:43:05 (2025-Mar-02 04:43:05 GMT)
 ... Calculating switching power
2025-Mar-01 20:43:05 (2025-Mar-02 04:43:05 GMT): 10%
2025-Mar-01 20:43:05 (2025-Mar-02 04:43:05 GMT): 20%
2025-Mar-01 20:43:05 (2025-Mar-02 04:43:05 GMT): 30%
2025-Mar-01 20:43:05 (2025-Mar-02 04:43:05 GMT): 40%
2025-Mar-01 20:43:05 (2025-Mar-02 04:43:05 GMT): 50%
 ... Calculating internal and leakage power
2025-Mar-01 20:43:06 (2025-Mar-02 04:43:06 GMT): 60%
2025-Mar-01 20:43:07 (2025-Mar-02 04:43:07 GMT): 70%
2025-Mar-01 20:43:07 (2025-Mar-02 04:43:07 GMT): 80%
2025-Mar-01 20:43:08 (2025-Mar-02 04:43:08 GMT): 90%

Finished Calculating power
2025-Mar-01 20:43:08 (2025-Mar-02 04:43:08 GMT)
Ended Power Computation: (cpu=0:00:03, real=0:00:03, mem(process/total)=1252.50MB/1252.50MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1252.50MB/1252.50MB)

Ended Power Analysis: (cpu=0:00:04, real=0:00:04, mem(process/total)=1252.50MB/1252.50MB)

Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 15.23-s045_1 (64bit) 04/22/2016 12:32 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2025-Mar-01 20:43:08 (2025-Mar-02 04:43:08 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: fullchip
*
*	Liberty Libraries used:
*	        WC_VIEW: /home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gpluswc.lib
*
*	Power Domain used:
*		Rail:        VDD 	Voltage:        0.9
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------


Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:       32.67491447 	   71.6708%
Total Switching Power:      12.02095728 	   26.3674%
Total Leakage Power:         0.89440935 	    1.9618%
Total Power:                45.59028124
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         20.81       1.371      0.2772       22.46       49.26
Macro                                  0           0           0           0           0
IO                                     0           0           0           0           0
Combinational                      11.86       10.65      0.6172       23.13       50.74
Clock (Combinational)                  0           0           0           0           0
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              32.67       12.02      0.8944       45.59         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      32.67       12.02      0.8944       45.59         100
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
* 		Highest Average Power: core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/U1069 (FA1D4): 	   0.04664
* 		Highest Leakage Power: core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/U42 (FA1D4): 	 0.0002621
* 		Total Cap: 	1.59405e-10 F
* 		Total instances in design: 22327
* 		Total instances in design with no power:     0
*                Total instances in design with no activty:     0

* 		Total Fillers and Decap:     0
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=1252.50MB/1252.50MB)

*** Finished Leakage Power Optimization (cpu=0:00:47, real=0:00:46, mem=1470.09M, totSessionCpu=0:10:40).
Extraction called for design 'fullchip' of instances=22327 and nets=24862 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:00.0  MEM: 1451.605M)
doiPBLastSyncSlave
#################################################################################
# Design Stage: PreRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
End delay calculation. (MEM=1530.73 CPU=0:00:03.0 REAL=0:00:03.0)
*** CDM Built up (cpu=0:00:04.0  real=0:00:04.0  mem= 1530.7M) ***

Begin Power Analysis

    0.00V	    VSS
    0.90V	    VDD
Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1237.61MB/1237.61MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1237.61MB/1237.61MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1237.61MB/1237.61MB)

Begin Processing Signal Activity


Starting Activity Propagation
2025-Mar-01 20:43:14 (2025-Mar-02 04:43:14 GMT)
2025-Mar-01 20:43:14 (2025-Mar-02 04:43:14 GMT): 10%
2025-Mar-01 20:43:14 (2025-Mar-02 04:43:14 GMT): 20%

Finished Activity Propagation
2025-Mar-01 20:43:15 (2025-Mar-02 04:43:15 GMT)
Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total)=1238.33MB/1238.33MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------



Starting Calculating power
2025-Mar-01 20:43:15 (2025-Mar-02 04:43:15 GMT)
 ... Calculating switching power
2025-Mar-01 20:43:15 (2025-Mar-02 04:43:15 GMT): 10%
2025-Mar-01 20:43:15 (2025-Mar-02 04:43:15 GMT): 20%
2025-Mar-01 20:43:15 (2025-Mar-02 04:43:15 GMT): 30%
2025-Mar-01 20:43:15 (2025-Mar-02 04:43:15 GMT): 40%
2025-Mar-01 20:43:15 (2025-Mar-02 04:43:15 GMT): 50%
 ... Calculating internal and leakage power
2025-Mar-01 20:43:15 (2025-Mar-02 04:43:15 GMT): 60%
2025-Mar-01 20:43:16 (2025-Mar-02 04:43:16 GMT): 70%
2025-Mar-01 20:43:17 (2025-Mar-02 04:43:17 GMT): 80%
2025-Mar-01 20:43:17 (2025-Mar-02 04:43:17 GMT): 90%

Finished Calculating power
2025-Mar-01 20:43:18 (2025-Mar-02 04:43:18 GMT)
Ended Power Computation: (cpu=0:00:03, real=0:00:03, mem(process/total)=1238.33MB/1238.33MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1238.33MB/1238.33MB)

Ended Power Analysis: (cpu=0:00:04, real=0:00:04, mem(process/total)=1238.33MB/1238.33MB)

Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 15.23-s045_1 (64bit) 04/22/2016 12:32 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2025-Mar-01 20:43:18 (2025-Mar-02 04:43:18 GMT)
*
*----------------------------------------------------------------------------------------

*

*	Design: fullchip

*

*	Liberty Libraries used: 

*	        WC_VIEW: /home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gpluswc.lib

*

*	Power Domain used: 

*		Rail:        VDD 	Voltage:        0.9 

*

*	Power Units = 1mW

*

*	Time Units = 1e-09 secs 

*

*       report_power -outfile ./timingReports/fullchip_preCTS.power

*

-----------------------------------------------------------------------------------------



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:       32.67491634 	   71.6708%
Total Switching Power:      12.02095728 	   26.3674%
Total Leakage Power:         0.89440935 	    1.9618%
Total Power:                45.59028311
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         20.81       1.371      0.2772       22.46       49.26
Macro                                  0           0           0           0           0
IO                                     0           0           0           0           0
Combinational                      11.86       10.65      0.6172       23.13       50.74
Clock (Combinational)                  0           0           0           0           0
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              32.67       12.02      0.8944       45.59         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      32.67       12.02      0.8944       45.59         100
Total leakage power = 0.894409 mW
Cell usage statistics:  
Library tcbn65gpluswc , 22327 cells ( 100.000000%) , 0.894409 mW ( 100.000000% ) 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=1238.36MB/1238.36MB)


Output file is ./timingReports/fullchip_preCTS.power.
<optDesign CMD> Restore Using all VT Cells
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:08:08, real = 0:08:07, mem = 1473.5M, totSessionCpu=0:10:50 **
** Profile ** Start :  cpu=0:00:00.0, mem=1473.5M
** Profile ** Other data :  cpu=0:00:00.1, mem=1473.5M
** Profile ** Overall slacks :  cpu=0:00:00.2, mem=1481.5M
** Profile ** Total reports :  cpu=0:00:00.6, mem=1473.5M
** Profile ** DRVs :  cpu=0:00:00.3, mem=1473.5M

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.000  |  0.000  |  0.025  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  6712   |  5406   |  5730   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 53.337%
Routing Overflow: 0.02% H and 0.04% V
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1473.5M
**optDesign ... cpu = 0:08:09, real = 0:08:09, mem = 1471.5M, totSessionCpu=0:10:51 **
*** Finished optDesign ***
Removing temporary dont_use automatically set for cells with technology sites with no row.
**place_opt_design ... cpu = 0:09:20, real = 0:09:20, mem = 1437.8M **
*** Finished GigaPlace ***

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPTS-403            1  Delay calculation was forced to extrapol...
WARNING   IMPEXT-3442          5  The version of the capacitance table fil...
WARNING   IMPDC-1629           1  The default delay limit was set to %d. T...
WARNING   IMPSP-9042           1  Scan chains were not defined, -ignoreSca...
WARNING   IMPOPT-3663          1  Power view is not set. First setup analy...
WARNING   IMPOPT-3564          1  The following cells are set dont_use tem...
*** Message Summary: 10 warning(s), 0 error(s)

<CMD> addFiller -cell {DCAP DCAP4 DCAP8 DCAP16 DCAP32} -merge true
*INFO: Adding fillers to top-module.
*INFO:   Added 1547 filler insts (cell DCAP32 / prefix FILLER).
*INFO:   Added 3506 filler insts (cell DCAP16 / prefix FILLER).
*INFO:   Added 5799 filler insts (cell DCAP8 / prefix FILLER).
*INFO:   Added 7121 filler insts (cell DCAP4 / prefix FILLER).
*INFO:   Added 21717 filler insts (cell DCAP / prefix FILLER).
*INFO: Total 39690 filler insts added - prefix FILLER (CPU: 0:00:00.6).
For 39690 new insts, 39690 new pwr-pin connections were made to global net 'VDD'.
39690 new gnd-pin connections were made to global net 'VSS'.
*** Applied 2 GNC rules (cpu = 0:00:00.0)
For 62017 new insts, 0 new pwr-pin connection was made to global net 'VDD'.
0 new gnd-pin connection was made to global net 'VSS'.
*** Applied 2 GNC rules (cpu = 0:00:00.0)
<CMD> saveDesign placement.enc
Writing Netlist "placement.enc.dat.tmp/fullchip.v.gz" ...
Saving AAE Data ...
Saving preference file placement.enc.dat.tmp/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
Saving floorplan file ...
Saving Drc markers ...
... No Drc file written since there is no markers found.
Saving placement file ...
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.4 real=0:00:01.0 mem=1440.8M) ***
Saving DEF file ...
Saving rc congestion map placement.enc.dat.tmp/fullchip.congmap.gz ...
**ERROR: (IMPOAX-142):	Could not open shared library libinnovusoax22.so : /acsnfs3/software/cadence-innovus152/tools/lib/64bit/libcdsSkillPcell.so: undefined symbol: _ZTIN12OpenAccess_413oaFSComponentE

**ERROR: (IMPOAX-142):	Could not open shared library libcdsSkillPcell.so : (null)

**ERROR: (IMPSYT-6245):	Error , while saving MS constraint file.
Cmin Cmax
Generated self-contained design placement.enc.dat.tmp

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
ERROR     IMPSYT-6245          1  Error %s, while saving MS constraint fil...
ERROR     IMPOAX-142           2  %s                                       
*** Message Summary: 0 warning(s), 3 error(s)

<CMD> verifyGeometry
 *** Starting Verify Geometry (MEM: 1452.6) ***

  VERIFY GEOMETRY ...... Starting Verification
  VERIFY GEOMETRY ...... Initializing
  VERIFY GEOMETRY ...... Deleting Existing Violations
  VERIFY GEOMETRY ...... Creating Sub-Areas
                  ...... bin size: 2880
**WARN: (IMPVFG-103):	VERIFY GEOMETRY issue this message when number of violations exceeds the Error Limit or with insufficient memory and disk space. Change the limit to higher number or make sure the disk space before running VERIFY GEOMETRY.Number of violations exceeds the Error Limit [1000]
VG: elapsed time: 3.00
Begin Summary ...
  Cells       : 0
  SameNet     : 0
  Wiring      : 0
  Antenna     : 0
  Short       : 1000
  Overlap     : 0
End Summary

  Verification Complete : 1000 Viols.  0 Wrngs.

**********End: VERIFY GEOMETRY**********
 *** verify geometry (CPU: 0:00:02.9  MEM: 214.7M)

<CMD> zoomOut
<CMD> zoomOut
<CMD> zoomOut
<CMD> zoomOut
<CMD> zoomOut
<CMD> zoomOut
<CMD> selectMarker 93.2500 163.7500 94.1500 163.8500 3 1 6
<CMD> deselectAll
<CMD> selectMarker 93.2500 163.7500 94.1500 163.8500 3 1 6
<CMD> zoomOut
<CMD> set_ccopt_property -update_io_latency false
<CMD> create_ccopt_clock_tree_spec -file ./constraints/fullchip.ccopt
Creating clock tree spec for modes (timing configs): CON
extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
Analyzing clock structure... 
Analyzing clock structure done.
Wrote: ./constraints/fullchip.ccopt
<CMD> ccopt_design
(ccopt_design): CTS Engine: auto. Used Spec: CCOPT spec from create_ccopt_clock_tree_spec.
(ccopt_design): create_ccopt_clock_tree_spec
Creating clock tree spec for modes (timing configs): CON
extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
Analyzing clock structure... 
Analyzing clock structure done.
Extracting original clock gating for clk... 
  clock_tree clk contains 5024 sinks and 0 clock gates.
  Extraction for clk complete.
Extracting original clock gating for clk done.
Checking clock tree convergence... 
Checking clock tree convergence done.
Preferred extra space for top nets is 0
Preferred extra space for trunk nets is 1
Preferred extra space for leaf nets is 1
Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the property change_fences_to_guides has been set to false.
Set place::cacheFPlanSiteMark to 1
Using CCOpt effort low.
Begin checking placement ... (start mem=1652.8M, init mem=1652.8M)
*info: Placed = 62017         
*info: Unplaced = 0           
Placement Density:98.91%(191921/194039)
Finished checkPlace (cpu: total=0:00:00.2, vio checks=0:00:00.1; mem=1652.8M)
Validating CTS configuration... 
  Non-default CCOpt properties:
  preferred_extra_space is set for at least one key
  route_type is set for at least one key
  update_io_latency: 0 (default: true)
setPlaceMode -congEffort medium -modulePlan false -reorderScan false -timingDriven true
  Route type trimming info:
    No route type modifications were made.
  Clock tree balancer configuration for clock_tree clk:
  Non-default CCOpt properties for clock tree clk:
    route_type (leaf): default_route_type_leaf (default: default)
    route_type (trunk): default_route_type_nonleaf (default: default)
    route_type (top): default_route_type_nonleaf (default: default)
  For power_domain auto-default and effective power_domain auto-default:
    Buffers:     CKBD16 CKBD12 CKBD8 CKBD6 CKBD4 CKBD3 CKBD2 CKBD1 CKBD0 
    Inverters:   CKND12 CKND8 CKND6 CKND4 CKND3 CKND2 CKND1 CKND0 
    Clock gates: CKLNQD16 CKLNQD12 CKLNQD8 CKLNQD6 CKLNQD4 CKLNQD3 CKLNQD2 CKLNQD1 
    Unblocked area available for placement of any clock cells in power_domain auto-default: 212058.560um^2
  Top Routing info:
    Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
    Unshielded; Mask Constraint: 0.
  Trunk Routing info:
    Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
    Unshielded; Preferred extra space: 1; Mask Constraint: 0.
  Leaf Routing info:
    Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
    Unshielded; Preferred extra space: 1; Mask Constraint: 0.
  Rebuilding timing graph... 
  Rebuilding timing graph done.
  For timing_corner WC:setup, late:
    Slew time target (leaf):    0.105ns
    Slew time target (trunk):   0.105ns
    Slew time target (top):     0.105ns
    Buffer unit delay for power_domain auto-default and effective power_domain auto-default:   0.057ns
    Buffer max distance for power_domain auto-default and effective power_domain auto-default: 562.449um
  Fastest wire driving cells and distances for power_domain auto-default and effective power_domain auto-default:
    Buffer    : {lib_cell:CKBD16, fastest_considered_half_corner=WC:setup.late, maxDistance=562.449um, maxSlew=0.088ns, speed=5392.608um per ns, cellArea=17.922um^2 per 1000um}
    Inverter  : {lib_cell:CKND12, fastest_considered_half_corner=WC:setup.late, maxDistance=460.235um, maxSlew=0.087ns, speed=6202.628um per ns, cellArea=13.298um^2 per 1000um}
    Clock gate: {lib_cell:CKLNQD16, fastest_considered_half_corner=WC:setup.late, maxDistance=441.111um, maxSlew=0.094ns, speed=2741.523um per ns, cellArea=34.277um^2 per 1000um}
  Info: CCOpt is analyzing the delay of a net driven by CKBD16/Z using a timing arc from cell CKBD16
  Info: CCOpt is analyzing the delay of a net driven by CKND12/ZN using a timing arc from cell CKND12
  Info: CCOpt is analyzing the delay of a net driven by CKLNQD16/Q using a timing arc from cell CKLNQD16
  Clock tree balancer configuration for skew_group clk/CON:
    Sources:                     pin clk
    Total number of sinks:       5024
    Delay constrained sinks:     5024
    Non-leaf sinks:              0
    Ignore pins:                 0
   Timing corner WC:setup.late:
    Skew target:                 0.057ns
  
  Via Selection for Estimated Routes (rule default):
  
  ----------------------------------------------------------------
  Layer    Via Cell        Res.     Cap.     RC       Top of Stack
  Range                    (Ohm)    (fF)     (fs)     Only
  ----------------------------------------------------------------
  M1-M2    VIA12_1cut_V    1.500    0.032    0.047    false
  M2-M3    VIA23_1cut      1.500    0.030    0.046    false
  M3-M4    VIA34_1cut      1.500    0.030    0.046    false
  M4-M5    VIA45_1cut      1.500    0.030    0.046    false
  M5-M6    VIA56_1cut      1.500    0.028    0.043    false
  M6-M7    VIA67_1cut      0.220    0.099    0.022    false
  M7-M8    VIA78_1cut      0.220    0.119    0.026    false
  ----------------------------------------------------------------
  
Validating CTS configuration done.
**WARN: (IMPCCOPT-2015):	Innovus will not update I/O latencies for the following reason(s):
 * CCOpt property update_io_latency is false

All good
Executing ccopt post-processing.
Synthesizing clock trees with CCOpt...
[NR-eagl] honorMsvRouteConstraint: false
[NR-eagl] honorClockSpecNDR      : 0
[NR-eagl] minRouteLayer          : 2
[NR-eagl] maxRouteLayer          : 4
[NR-eagl] numTracksPerClockWire  : 0
[NR-eagl] Layer1 has no routable track
[NR-eagl] Layer2 has single uniform track structure
[NR-eagl] Layer3 has single uniform track structure
[NR-eagl] Layer4 has single uniform track structure
[NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=7992 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eagl] Read numTotalNets=24737  numIgnoredNets=0
[NR-eagl] There are 1 clock nets ( 0 with NDR ).
[NR-eagl] ============ Routing rule table ============
[NR-eagl] Rule id 0. Nets 24737 
[NR-eagl] id=0  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400
[NR-eagl] ========================================
[NR-eagl] 
[NR-eagl] Layer group 1: route 24737 net(s) in layer range [2, 4]
[NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.02% H + 0.05% V. EstWL: 5.403618e+05um
[NR-eagl] 
[NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.02% H + 0.04% V
[NR-eagl] Overflow after earlyGlobalRoute 0.02% H + 0.04% V
[NR-eagl] Layer1(M1)(F) length: 0.000000e+00um, number of vias: 86259
[NR-eagl] Layer2(M2)(V) length: 2.254227e+05um, number of vias: 126062
[NR-eagl] Layer3(M3)(H) length: 2.402617e+05um, number of vias: 5032
[NR-eagl] Layer4(M4)(V) length: 8.800246e+04um, number of vias: 0
[NR-eagl] Total length: 5.536868e+05um, number of vias: 217353
[NR-eagl] End Peak syMemory usage = 1469.8 MB
[NR-eagl] Early Global Router Kernel+IO runtime : 1.00 seconds
setPlaceMode -congEffort medium -modulePlan false -reorderScan false -timingDriven true
Validating CTS configuration... 
  Non-default CCOpt properties:
  cts_merge_clock_gates is set for at least one key
  cts_merge_clock_logic is set for at least one key
  preferred_extra_space is set for at least one key
  route_type is set for at least one key
  update_io_latency: 0 (default: true)
  Route type trimming info:
    No route type modifications were made.
  Clock tree balancer configuration for clock_tree clk:
  Non-default CCOpt properties for clock tree clk:
    cts_merge_clock_gates: true (default: false)
    cts_merge_clock_logic: true (default: false)
    route_type (leaf): default_route_type_leaf (default: default)
    route_type (trunk): default_route_type_nonleaf (default: default)
    route_type (top): default_route_type_nonleaf (default: default)
  For power_domain auto-default and effective power_domain auto-default:
    Buffers:     CKBD16 CKBD12 CKBD8 CKBD6 CKBD4 CKBD3 CKBD2 CKBD1 CKBD0 
    Inverters:   CKND12 CKND8 CKND6 CKND4 CKND3 CKND2 CKND1 CKND0 
    Clock gates: CKLNQD16 CKLNQD12 CKLNQD8 CKLNQD6 CKLNQD4 CKLNQD3 CKLNQD2 CKLNQD1 
    Unblocked area available for placement of any clock cells in power_domain auto-default: 212058.560um^2
  Top Routing info:
    Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
    Unshielded; Mask Constraint: 0.
  Trunk Routing info:
    Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
    Unshielded; Preferred extra space: 1; Mask Constraint: 0.
  Leaf Routing info:
    Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
    Unshielded; Preferred extra space: 1; Mask Constraint: 0.
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
  Rebuilding timing graph... 
  Rebuilding timing graph done.
  For timing_corner WC:setup, late:
    Slew time target (leaf):    0.105ns
    Slew time target (trunk):   0.105ns
    Slew time target (top):     0.105ns
    Buffer unit delay for power_domain auto-default and effective power_domain auto-default:   0.057ns
    Buffer max distance for power_domain auto-default and effective power_domain auto-default: 562.449um
  Fastest wire driving cells and distances for power_domain auto-default and effective power_domain auto-default:
    Buffer    : {lib_cell:CKBD16, fastest_considered_half_corner=WC:setup.late, maxDistance=562.449um, maxSlew=0.088ns, speed=5392.608um per ns, cellArea=17.922um^2 per 1000um}
    Inverter  : {lib_cell:CKND12, fastest_considered_half_corner=WC:setup.late, maxDistance=460.235um, maxSlew=0.087ns, speed=6202.628um per ns, cellArea=13.298um^2 per 1000um}
    Clock gate: {lib_cell:CKLNQD16, fastest_considered_half_corner=WC:setup.late, maxDistance=441.111um, maxSlew=0.094ns, speed=2741.523um per ns, cellArea=34.277um^2 per 1000um}
  Clock tree balancer configuration for skew_group clk/CON:
    Sources:                     pin clk
    Total number of sinks:       5024
    Delay constrained sinks:     5024
    Non-leaf sinks:              0
    Ignore pins:                 0
   Timing corner WC:setup.late:
    Skew target:                 0.057ns
  
  Via Selection for Estimated Routes (rule default):
  
  ----------------------------------------------------------------
  Layer    Via Cell        Res.     Cap.     RC       Top of Stack
  Range                    (Ohm)    (fF)     (fs)     Only
  ----------------------------------------------------------------
  M1-M2    VIA12_1cut_V    1.500    0.032    0.047    false
  M2-M3    VIA23_1cut      1.500    0.030    0.046    false
  M3-M4    VIA34_1cut      1.500    0.030    0.046    false
  M4-M5    VIA45_1cut      1.500    0.030    0.046    false
  M5-M6    VIA56_1cut      1.500    0.028    0.043    false
  M6-M7    VIA67_1cut      0.220    0.099    0.022    false
  M7-M8    VIA78_1cut      0.220    0.119    0.026    false
  ----------------------------------------------------------------
  
Validating CTS configuration done.
Adding driver cell for primary IO roots...
Maximizing clock DAG abstraction... 
Maximizing clock DAG abstraction done.
Synthesizing clock trees... 
  Merging duplicate siblings in DAG... 
    Resynthesising clock tree into netlist... 
    Resynthesising clock tree into netlist done.
    Summary of the merge of duplicate siblings
    
    ----------------------------------------------------------
    Description                          Number of occurrences
    ----------------------------------------------------------
    Total clock gates                              0
    Globally unique enables                        0
    Potentially mergeable clock gates              0
    Actually merged                                0
    ----------------------------------------------------------
    
    
    Disconnecting clock tree from netlist... 
    Disconnecting clock tree from netlist done.
  Merging duplicate siblings in DAG done.
  Clustering... 
    Clock DAG stats before clustering:
      cell counts    : b=0, i=0, cg=0, l=0, total=0
      cell areas     : b=0.000um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=0.000um^2
    Clustering clock_tree clk... 
      Creating channel graph for ccopt_3_8... 
      Creating channel graph for ccopt_3_8 done.
      Creating channel graph for ccopt_3_4_available_3_8... 
      Creating channel graph for ccopt_3_4_available_3_8 done.
      Rebuilding timing graph... 
      Rebuilding timing graph done.
    Clustering clock_tree clk done.
    Clock DAG stats after bottom-up phase:
      cell counts    : b=86, i=0, cg=0, l=0, total=86
      cell areas     : b=866.880um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=866.880um^2
    Legalizing clock trees... 
      Resynthesising clock tree into netlist... 
      Resynthesising clock tree into netlist done.
*** Starting refinePlace (0:12:06 mem=1527.0M) ***
Total net bbox length = 4.500e+05 (1.905e+05 2.594e+05) (ext = 2.370e+04)
**ERROR: (IMPSP-2002):	Density too high (99.4%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
Total net bbox length = 4.500e+05 (1.905e+05 2.594e+05) (ext = 2.370e+04)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1527.0MB
*** Finished refinePlace (0:12:06 mem=1527.0M) ***
      Disconnecting clock tree from netlist... 
      Disconnecting clock tree from netlist done.
      Rebuilding timing graph... 
      Rebuilding timing graph done.
      
      Clock tree legalization - Histogram:
      ====================================
      
      --------------------------------
      Movement (um)    Number of cells
      --------------------------------
      [2.75,3.215)            1
      [3.215,3.68)            7
      [3.68,4.145)            0
      [4.145,4.61)            1
      [4.61,5.075)            0
      [5.075,5.54)            1
      [5.54,6.005)            1
      [6.005,6.47)            1
      [6.47,6.935)            0
      [6.935,7.4)             2
      --------------------------------
      
      
      Clock tree legalization - Top 10 Movements:
      ===========================================
      
      --------------------------------------------------------------------------------------------------------------------------------------------------------------
      Movement (um)    Desired              Achieved             Node
                       location             location             
      --------------------------------------------------------------------------------------------------------------------------------------------------------------
          7.4          (133.507,106.118)    (129.708,102.517)    ccl clock buffer, uid:A16da1 (a lib_cell CKBD16) at (127.200,101.800), in power domain auto-default
          7.2          (321.707,232.118)    (321.707,224.917)    ccl clock buffer, uid:A16fd8 (a lib_cell CKBD16) at (319.200,224.200), in power domain auto-default
          6.35         (133.507,106.118)    (134.093,111.882)    ccl clock buffer, uid:A1703e (a lib_cell CKBD16) at (131.000,110.800), in power domain auto-default
          6            (134.093,144.282)    (136.493,140.683)    ccl clock buffer, uid:A16da9 (a lib_cell CKBD16) at (133.400,139.600), in power domain auto-default
          5.2          (234.093,320.683)    (232.493,324.283)    ccl clock buffer, uid:A16fd3 (a lib_cell CKBD16) at (229.400,323.200), in power domain auto-default
          4.2          (109.308,282.517)    (109.907,286.118)    ccl clock buffer, uid:A16e6a (a lib_cell CKBD16) at (107.400,285.400), in power domain auto-default
          3.6          (63.092,277.483)     (63.092,273.882)     ccl clock buffer, uid:A16e6d (a lib_cell CKBD16) at (60.000,272.800), in power domain auto-default
          3.6          (209.907,106.118)    (209.907,102.517)    ccl clock buffer, uid:A16da3 (a lib_cell CKBD16) at (207.400,101.800), in power domain auto-default
          3.6          (140.292,140.683)    (140.292,137.083)    ccl clock buffer, uid:A16dac (a lib_cell CKBD16) at (137.200,136.000), in power domain auto-default
          3.6          (323.692,230.683)    (323.692,234.282)    ccl clock buffer, uid:A16f61 (a lib_cell CKBD16) at (320.600,233.200), in power domain auto-default
      --------------------------------------------------------------------------------------------------------------------------------------------------------------
      
    Legalizing clock trees done.
    Clock DAG stats after 'Clustering':
      cell counts    : b=86, i=0, cg=0, l=0, total=86
      cell areas     : b=866.880um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=866.880um^2
      gate capacitance : top=0.000pF, trunk=0.473pF, leaf=4.206pF, total=4.679pF
      wire capacitance : top=0.000pF, trunk=0.462pF, leaf=4.118pF, total=4.581pF
      wire lengths   : top=0.000um, trunk=3058.787um, leaf=22828.240um, total=25887.027um
      sink capacitance : count=5024, total=4.206pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Clustering':none
    Clock tree state after 'Clustering':
      clock_tree clk: worst slew is leaf(0.103),trunk(0.087),top(nil), margined worst slew is leaf(0.103),trunk(0.087),top(nil)
      skew_group clk/CON: insertion delay [min=0.206, max=0.269, avg=0.248, sd=0.011], skew [0.063 vs 0.057*, 99.8% {0.219, 0.248, 0.269}] (wid=0.034 ws=0.027) (gid=0.248 gs=0.062)
    Clock network insertion delays are now [0.206ns, 0.269ns] average 0.248ns std.dev 0.011ns
  Clustering done.
  Resynthesising clock tree into netlist... 
  Resynthesising clock tree into netlist done.
  Updating congestion map to accurately time the clock tree... 
    Updating RC parasitics by calling: "extractRC -noRouteCheck"... Extraction called for design 'fullchip' of instances=62103 and nets=28942 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:00.0  MEM: 1461.793M)

    Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
  Updating congestion map to accurately time the clock tree done.
  Disconnecting clock tree from netlist... 
  Disconnecting clock tree from netlist done.
  Rebuilding timing graph... 
  Rebuilding timing graph done.
  Rebuilding timing graph Clock DAG stats After congestion update:
  Rebuilding timing graph   cell counts    : b=86, i=0, cg=0, l=0, total=86
  Rebuilding timing graph   cell areas     : b=866.880um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=866.880um^2
  Rebuilding timing graph   gate capacitance : top=0.000pF, trunk=0.473pF, leaf=4.206pF, total=4.679pF
  Rebuilding timing graph   wire capacitance : top=0.000pF, trunk=0.466pF, leaf=4.139pF, total=4.605pF
  Rebuilding timing graph   wire lengths   : top=0.000um, trunk=3058.787um, leaf=22828.240um, total=25887.027um
  Rebuilding timing graph   sink capacitance : count=5024, total=4.206pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
  Rebuilding timing graph Clock DAG net violations After congestion update:none
  Clock tree state After congestion update:
    clock_tree clk: worst slew is leaf(0.104),trunk(0.087),top(nil), margined worst slew is leaf(0.104),trunk(0.087),top(nil)
    skew_group clk/CON: insertion delay [min=0.206, max=0.269, avg=0.248, sd=0.011], skew [0.063 vs 0.057*, 99.8% {0.220, 0.248, 0.269}] (wid=0.034 ws=0.027) (gid=0.249 gs=0.062)
  Clock network insertion delays are now [0.206ns, 0.269ns] average 0.248ns std.dev 0.011ns
  Fixing clock tree slew time and max cap violations... 
    Fixing clock tree overload: 
    Fixing clock tree overload: .
    Fixing clock tree overload: ..
    Fixing clock tree overload: ...
    Fixing clock tree overload: ... 20% 
    Fixing clock tree overload: ... 20% .
    Fixing clock tree overload: ... 20% ..
    Fixing clock tree overload: ... 20% ...
    Fixing clock tree overload: ... 20% ... 40% 
    Fixing clock tree overload: ... 20% ... 40% .
    Fixing clock tree overload: ... 20% ... 40% ..
    Fixing clock tree overload: ... 20% ... 40% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% 
    Fixing clock tree overload: ... 20% ... 40% ... 60% .
    Fixing clock tree overload: ... 20% ... 40% ... 60% ..
    Fixing clock tree overload: ... 20% ... 40% ... 60% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% 
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% .
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ..
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ... 100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations':
      cell counts    : b=86, i=0, cg=0, l=0, total=86
      cell areas     : b=866.880um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=866.880um^2
      gate capacitance : top=0.000pF, trunk=0.473pF, leaf=4.206pF, total=4.679pF
      wire capacitance : top=0.000pF, trunk=0.466pF, leaf=4.139pF, total=4.605pF
      wire lengths   : top=0.000um, trunk=3058.787um, leaf=22828.240um, total=25887.027um
      sink capacitance : count=5024, total=4.206pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations':none
    Clock tree state after 'Fixing clock tree slew time and max cap violations':
      clock_tree clk: worst slew is leaf(0.104),trunk(0.087),top(nil), margined worst slew is leaf(0.104),trunk(0.087),top(nil)
      skew_group clk/CON: insertion delay [min=0.206, max=0.269, avg=0.248, sd=0.011], skew [0.063 vs 0.057*, 99.8% {0.220, 0.248, 0.269}] (wid=0.034 ws=0.027) (gid=0.249 gs=0.062)
    Clock network insertion delays are now [0.206ns, 0.269ns] average 0.248ns std.dev 0.011ns
  Fixing clock tree slew time and max cap violations done.
  Fixing clock tree slew time and max cap violations - detailed pass... 
    Fixing clock tree overload: 
    Fixing clock tree overload: .
    Fixing clock tree overload: ..
    Fixing clock tree overload: ...
    Fixing clock tree overload: ... 20% 
    Fixing clock tree overload: ... 20% .
    Fixing clock tree overload: ... 20% ..
    Fixing clock tree overload: ... 20% ...
    Fixing clock tree overload: ... 20% ... 40% 
    Fixing clock tree overload: ... 20% ... 40% .
    Fixing clock tree overload: ... 20% ... 40% ..
    Fixing clock tree overload: ... 20% ... 40% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% 
    Fixing clock tree overload: ... 20% ... 40% ... 60% .
    Fixing clock tree overload: ... 20% ... 40% ... 60% ..
    Fixing clock tree overload: ... 20% ... 40% ... 60% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% 
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% .
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ..
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ... 100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
      cell counts    : b=86, i=0, cg=0, l=0, total=86
      cell areas     : b=866.880um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=866.880um^2
      gate capacitance : top=0.000pF, trunk=0.473pF, leaf=4.206pF, total=4.679pF
      wire capacitance : top=0.000pF, trunk=0.466pF, leaf=4.139pF, total=4.605pF
      wire lengths   : top=0.000um, trunk=3058.787um, leaf=22828.240um, total=25887.027um
      sink capacitance : count=5024, total=4.206pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations - detailed pass':none
    Clock tree state after 'Fixing clock tree slew time and max cap violations - detailed pass':
      clock_tree clk: worst slew is leaf(0.104),trunk(0.087),top(nil), margined worst slew is leaf(0.104),trunk(0.087),top(nil)
      skew_group clk/CON: insertion delay [min=0.206, max=0.269, avg=0.248, sd=0.011], skew [0.063 vs 0.057*, 99.8% {0.220, 0.248, 0.269}] (wid=0.034 ws=0.027) (gid=0.249 gs=0.062)
    Clock network insertion delays are now [0.206ns, 0.269ns] average 0.248ns std.dev 0.011ns
  Fixing clock tree slew time and max cap violations - detailed pass done.
  Removing unnecessary root buffering... 
    Clock DAG stats after 'Removing unnecessary root buffering':
      cell counts    : b=86, i=0, cg=0, l=0, total=86
      cell areas     : b=866.880um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=866.880um^2
      gate capacitance : top=0.000pF, trunk=0.473pF, leaf=4.206pF, total=4.679pF
      wire capacitance : top=0.000pF, trunk=0.466pF, leaf=4.139pF, total=4.605pF
      wire lengths   : top=0.000um, trunk=3058.787um, leaf=22828.240um, total=25887.027um
      sink capacitance : count=5024, total=4.206pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Removing unnecessary root buffering':none
    Clock tree state after 'Removing unnecessary root buffering':
      clock_tree clk: worst slew is leaf(0.104),trunk(0.087),top(nil), margined worst slew is leaf(0.104),trunk(0.087),top(nil)
      skew_group clk/CON: insertion delay [min=0.206, max=0.269, avg=0.248, sd=0.011], skew [0.063 vs 0.057*, 99.8% {0.220, 0.248, 0.269}] (wid=0.034 ws=0.027) (gid=0.249 gs=0.062)
    Clock network insertion delays are now [0.206ns, 0.269ns] average 0.248ns std.dev 0.011ns
  Removing unnecessary root buffering done.
  Equalizing net lengths... 
    Clock DAG stats after 'Equalizing net lengths':
      cell counts    : b=86, i=0, cg=0, l=0, total=86
      cell areas     : b=866.880um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=866.880um^2
      gate capacitance : top=0.000pF, trunk=0.473pF, leaf=4.206pF, total=4.679pF
      wire capacitance : top=0.000pF, trunk=0.466pF, leaf=4.139pF, total=4.605pF
      wire lengths   : top=0.000um, trunk=3058.787um, leaf=22828.240um, total=25887.027um
      sink capacitance : count=5024, total=4.206pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Equalizing net lengths':none
    Clock tree state after 'Equalizing net lengths':
      clock_tree clk: worst slew is leaf(0.104),trunk(0.087),top(nil), margined worst slew is leaf(0.104),trunk(0.087),top(nil)
      skew_group clk/CON: insertion delay [min=0.206, max=0.269, avg=0.248, sd=0.011], skew [0.063 vs 0.057*, 99.8% {0.220, 0.248, 0.269}] (wid=0.034 ws=0.027) (gid=0.249 gs=0.062)
    Clock network insertion delays are now [0.206ns, 0.269ns] average 0.248ns std.dev 0.011ns
  Equalizing net lengths done.
  Reducing insertion delay 1... 
    Clock DAG stats after 'Reducing insertion delay 1':
      cell counts    : b=86, i=0, cg=0, l=0, total=86
      cell areas     : b=866.880um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=866.880um^2
      gate capacitance : top=0.000pF, trunk=0.473pF, leaf=4.206pF, total=4.679pF
      wire capacitance : top=0.000pF, trunk=0.466pF, leaf=4.139pF, total=4.605pF
      wire lengths   : top=0.000um, trunk=3058.787um, leaf=22828.240um, total=25887.027um
      sink capacitance : count=5024, total=4.206pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Reducing insertion delay 1':none
    Clock tree state after 'Reducing insertion delay 1':
      clock_tree clk: worst slew is leaf(0.104),trunk(0.087),top(nil), margined worst slew is leaf(0.104),trunk(0.087),top(nil)
      skew_group clk/CON: insertion delay [min=0.206, max=0.269, avg=0.248, sd=0.011], skew [0.063 vs 0.057*, 99.8% {0.220, 0.248, 0.269}] (wid=0.034 ws=0.027) (gid=0.249 gs=0.062)
    Clock network insertion delays are now [0.206ns, 0.269ns] average 0.248ns std.dev 0.011ns
  Reducing insertion delay 1 done.
  Removing longest path buffering... 
    Clock DAG stats after removing longest path buffering:
      cell counts    : b=86, i=0, cg=0, l=0, total=86
      cell areas     : b=866.880um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=866.880um^2
      gate capacitance : top=0.000pF, trunk=0.473pF, leaf=4.206pF, total=4.679pF
      wire capacitance : top=0.000pF, trunk=0.466pF, leaf=4.139pF, total=4.605pF
      wire lengths   : top=0.000um, trunk=3058.787um, leaf=22828.240um, total=25887.027um
      sink capacitance : count=5024, total=4.206pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after removing longest path buffering:none
    Clock tree state after removing longest path buffering:
      clock_tree clk: worst slew is leaf(0.104),trunk(0.087),top(nil), margined worst slew is leaf(0.104),trunk(0.087),top(nil)
      skew_group clk/CON: insertion delay [min=0.206, max=0.269, avg=0.248, sd=0.011], skew [0.063 vs 0.057*, 99.8% {0.220, 0.248, 0.269}] (wid=0.034 ws=0.027) (gid=0.249 gs=0.062)
    Clock network insertion delays are now [0.206ns, 0.269ns] average 0.248ns std.dev 0.011ns
    Clock DAG stats after 'Removing longest path buffering':
      cell counts    : b=86, i=0, cg=0, l=0, total=86
      cell areas     : b=866.880um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=866.880um^2
      gate capacitance : top=0.000pF, trunk=0.473pF, leaf=4.206pF, total=4.679pF
      wire capacitance : top=0.000pF, trunk=0.466pF, leaf=4.139pF, total=4.605pF
      wire lengths   : top=0.000um, trunk=3058.787um, leaf=22828.240um, total=25887.027um
      sink capacitance : count=5024, total=4.206pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Removing longest path buffering':none
    Clock tree state after 'Removing longest path buffering':
      clock_tree clk: worst slew is leaf(0.104),trunk(0.087),top(nil), margined worst slew is leaf(0.104),trunk(0.087),top(nil)
      skew_group clk/CON: insertion delay [min=0.206, max=0.269, avg=0.248, sd=0.011], skew [0.063 vs 0.057*, 99.8% {0.220, 0.248, 0.269}] (wid=0.034 ws=0.027) (gid=0.249 gs=0.062)
    Clock network insertion delays are now [0.206ns, 0.269ns] average 0.248ns std.dev 0.011ns
  Removing longest path buffering done.
  Reducing insertion delay 2... 
    Path optimization required 492 stage delay updates 
    Clock DAG stats after 'Reducing insertion delay 2':
      cell counts    : b=86, i=0, cg=0, l=0, total=86
      cell areas     : b=866.880um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=866.880um^2
      gate capacitance : top=0.000pF, trunk=0.473pF, leaf=4.206pF, total=4.679pF
      wire capacitance : top=0.000pF, trunk=0.476pF, leaf=4.133pF, total=4.609pF
      wire lengths   : top=0.000um, trunk=3130.028um, leaf=22784.542um, total=25914.570um
      sink capacitance : count=5024, total=4.206pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Reducing insertion delay 2':none
    Clock tree state after 'Reducing insertion delay 2':
      clock_tree clk: worst slew is leaf(0.099),trunk(0.088),top(nil), margined worst slew is leaf(0.099),trunk(0.088),top(nil)
      skew_group clk/CON: insertion delay [min=0.213, max=0.266, avg=0.251, sd=0.008], skew [0.053 vs 0.057, 99.8% {0.223, 0.251, 0.266}] (wid=0.032 ws=0.024) (gid=0.250 gs=0.062)
    Clock network insertion delays are now [0.213ns, 0.266ns] average 0.251ns std.dev 0.008ns
  Reducing insertion delay 2 done.
  Reducing clock tree power 1... 
    Resizing gates: 
    Resizing gates: .
    Resizing gates: ..
    Resizing gates: ...
    Resizing gates: ... 20% 
    Resizing gates: ... 20% .
    Resizing gates: ... 20% ..
    Resizing gates: ... 20% ...
    Resizing gates: ... 20% ... 40% 
    Resizing gates: ... 20% ... 40% .
    Resizing gates: ... 20% ... 40% ..
    Resizing gates: ... 20% ... 40% ...
    Resizing gates: ... 20% ... 40% ... 60% 
    Resizing gates: ... 20% ... 40% ... 60% .
    Resizing gates: ... 20% ... 40% ... 60% ..
    Resizing gates: ... 20% ... 40% ... 60% ...
    Resizing gates: ... 20% ... 40% ... 60% ... 80% 
    Resizing gates: ... 20% ... 40% ... 60% ... 80% .
    Resizing gates: ... 20% ... 40% ... 60% ... 80% ..
    Resizing gates: ... 20% ... 40% ... 60% ... 80% ...
    Resizing gates: ... 20% ... 40% ... 60% ... 80% ... 100% 
    Clock DAG stats after 'Reducing clock tree power 1':
      cell counts    : b=86, i=0, cg=0, l=0, total=86
      cell areas     : b=663.120um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=663.120um^2
      gate capacitance : top=0.000pF, trunk=0.367pF, leaf=4.206pF, total=4.572pF
      wire capacitance : top=0.000pF, trunk=0.475pF, leaf=4.135pF, total=4.610pF
      wire lengths   : top=0.000um, trunk=3115.640um, leaf=22792.552um, total=25908.192um
      sink capacitance : count=5024, total=4.206pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Reducing clock tree power 1':none
    Clock tree state after 'Reducing clock tree power 1':
      clock_tree clk: worst slew is leaf(0.105),trunk(0.082),top(nil), margined worst slew is leaf(0.105),trunk(0.082),top(nil)
      skew_group clk/CON: insertion delay [min=0.241, max=0.274, avg=0.261, sd=0.007], skew [0.034 vs 0.057, 100% {0.241, 0.262, 0.274}] (wid=0.031 ws=0.023) (gid=0.255 gs=0.030)
    Clock network insertion delays are now [0.241ns, 0.274ns] average 0.261ns std.dev 0.007ns
  Reducing clock tree power 1 done.
  Reducing clock tree power 2... 
    Path optimization required 0 stage delay updates 
    Clock DAG stats after 'Reducing clock tree power 2':
      cell counts    : b=86, i=0, cg=0, l=0, total=86
      cell areas     : b=663.120um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=663.120um^2
      gate capacitance : top=0.000pF, trunk=0.367pF, leaf=4.206pF, total=4.572pF
      wire capacitance : top=0.000pF, trunk=0.475pF, leaf=4.135pF, total=4.610pF
      wire lengths   : top=0.000um, trunk=3115.640um, leaf=22792.552um, total=25908.192um
      sink capacitance : count=5024, total=4.206pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Reducing clock tree power 2':none
    Clock tree state after 'Reducing clock tree power 2':
      clock_tree clk: worst slew is leaf(0.105),trunk(0.082),top(nil), margined worst slew is leaf(0.105),trunk(0.082),top(nil)
      skew_group clk/CON: insertion delay [min=0.241, max=0.274, avg=0.261, sd=0.007], skew [0.034 vs 0.057, 100% {0.241, 0.262, 0.274}] (wid=0.031 ws=0.023) (gid=0.255 gs=0.030)
    Clock network insertion delays are now [0.241ns, 0.274ns] average 0.261ns std.dev 0.007ns
  Reducing clock tree power 2 done.
  Approximately balancing fragments step... 
    Resolving skew group constraints... 
      Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
    Resolving skew group constraints done.
    Approximately balancing fragments... 
      Approximately balancing fragments, wire and cell delays, iteration 1... 
        Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 1:
          cell counts    : b=86, i=0, cg=0, l=0, total=86
          cell areas     : b=663.120um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=663.120um^2
          gate capacitance : top=0.000pF, trunk=0.367pF, leaf=4.206pF, total=4.572pF
          wire capacitance : top=0.000pF, trunk=0.475pF, leaf=4.135pF, total=4.610pF
          wire lengths   : top=0.000um, trunk=3115.640um, leaf=22792.552um, total=25908.192um
          sink capacitance : count=5024, total=4.206pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
        Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 1:none
      Approximately balancing fragments, wire and cell delays, iteration 1 done.
    Approximately balancing fragments done.
    Clock DAG stats after 'Approximately balancing fragments step':
      cell counts    : b=86, i=0, cg=0, l=0, total=86
      cell areas     : b=663.120um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=663.120um^2
      gate capacitance : top=0.000pF, trunk=0.367pF, leaf=4.206pF, total=4.572pF
      wire capacitance : top=0.000pF, trunk=0.475pF, leaf=4.135pF, total=4.610pF
      wire lengths   : top=0.000um, trunk=3115.640um, leaf=22792.552um, total=25908.192um
      sink capacitance : count=5024, total=4.206pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Approximately balancing fragments step':none
    Clock tree state after 'Approximately balancing fragments step':
      clock_tree clk: worst slew is leaf(0.105),trunk(0.082),top(nil), margined worst slew is leaf(0.105),trunk(0.082),top(nil)
    Clock network insertion delays are now [0.241ns, 0.274ns] average 0.261ns std.dev 0.007ns
  Approximately balancing fragments step done.
  Clock DAG stats after Approximately balancing fragments:
    cell counts    : b=86, i=0, cg=0, l=0, total=86
    cell areas     : b=663.120um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=663.120um^2
    gate capacitance : top=0.000pF, trunk=0.367pF, leaf=4.206pF, total=4.572pF
    wire capacitance : top=0.000pF, trunk=0.475pF, leaf=4.135pF, total=4.610pF
    wire lengths   : top=0.000um, trunk=3115.640um, leaf=22792.552um, total=25908.192um
    sink capacitance : count=5024, total=4.206pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
  Clock DAG net violations after Approximately balancing fragments:none
  Clock tree state after Approximately balancing fragments:
    clock_tree clk: worst slew is leaf(0.105),trunk(0.082),top(nil), margined worst slew is leaf(0.105),trunk(0.082),top(nil)
    skew_group clk/CON: insertion delay [min=0.241, max=0.274, avg=0.261, sd=0.007], skew [0.034 vs 0.057, 100% {0.241, 0.262, 0.274}] (wid=0.031 ws=0.023) (gid=0.255 gs=0.030)
  Clock network insertion delays are now [0.241ns, 0.274ns] average 0.261ns std.dev 0.007ns
  Improving fragments clock skew... 
    Clock DAG stats after 'Improving fragments clock skew':
      cell counts    : b=86, i=0, cg=0, l=0, total=86
      cell areas     : b=663.120um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=663.120um^2
      gate capacitance : top=0.000pF, trunk=0.367pF, leaf=4.206pF, total=4.572pF
      wire capacitance : top=0.000pF, trunk=0.475pF, leaf=4.135pF, total=4.610pF
      wire lengths   : top=0.000um, trunk=3115.640um, leaf=22792.552um, total=25908.192um
      sink capacitance : count=5024, total=4.206pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Improving fragments clock skew':none
    Clock tree state after 'Improving fragments clock skew':
      clock_tree clk: worst slew is leaf(0.105),trunk(0.082),top(nil), margined worst slew is leaf(0.105),trunk(0.082),top(nil)
      skew_group clk/CON: insertion delay [min=0.241, max=0.274, avg=0.261, sd=0.007], skew [0.034 vs 0.057, 100% {0.241, 0.262, 0.274}] (wid=0.031 ws=0.023) (gid=0.255 gs=0.030)
    Clock network insertion delays are now [0.241ns, 0.274ns] average 0.261ns std.dev 0.007ns
  Improving fragments clock skew done.
  Approximately balancing step... 
    Resolving skew group constraints... 
      Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
    Resolving skew group constraints done.
    Approximately balancing... 
      Approximately balancing, wire and cell delays, iteration 1... 
        Clock DAG stats after Approximately balancing, wire and cell delays, iteration 1:
          cell counts    : b=86, i=0, cg=0, l=0, total=86
          cell areas     : b=663.120um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=663.120um^2
          gate capacitance : top=0.000pF, trunk=0.367pF, leaf=4.206pF, total=4.572pF
          wire capacitance : top=0.000pF, trunk=0.475pF, leaf=4.135pF, total=4.610pF
          wire lengths   : top=0.000um, trunk=3115.640um, leaf=22792.552um, total=25908.192um
          sink capacitance : count=5024, total=4.206pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
        Clock DAG net violations after Approximately balancing, wire and cell delays, iteration 1:none
      Approximately balancing, wire and cell delays, iteration 1 done.
    Approximately balancing done.
    Clock DAG stats after 'Approximately balancing step':
      cell counts    : b=86, i=0, cg=0, l=0, total=86
      cell areas     : b=663.120um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=663.120um^2
      gate capacitance : top=0.000pF, trunk=0.367pF, leaf=4.206pF, total=4.572pF
      wire capacitance : top=0.000pF, trunk=0.475pF, leaf=4.135pF, total=4.610pF
      wire lengths   : top=0.000um, trunk=3115.640um, leaf=22792.552um, total=25908.192um
      sink capacitance : count=5024, total=4.206pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Approximately balancing step':none
    Clock tree state after 'Approximately balancing step':
      clock_tree clk: worst slew is leaf(0.105),trunk(0.082),top(nil), margined worst slew is leaf(0.105),trunk(0.082),top(nil)
      skew_group clk/CON: insertion delay [min=0.241, max=0.274, avg=0.261, sd=0.007], skew [0.034 vs 0.057, 100% {0.241, 0.262, 0.274}] (wid=0.031 ws=0.023) (gid=0.255 gs=0.030)
    Clock network insertion delays are now [0.241ns, 0.274ns] average 0.261ns std.dev 0.007ns
  Approximately balancing step done.
  Fixing clock tree overload... 
    Fixing clock tree overload: 
    Fixing clock tree overload: .
    Fixing clock tree overload: ..
    Fixing clock tree overload: ...
    Fixing clock tree overload: ... 20% 
    Fixing clock tree overload: ... 20% .
    Fixing clock tree overload: ... 20% ..
    Fixing clock tree overload: ... 20% ...
    Fixing clock tree overload: ... 20% ... 40% 
    Fixing clock tree overload: ... 20% ... 40% .
    Fixing clock tree overload: ... 20% ... 40% ..
    Fixing clock tree overload: ... 20% ... 40% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% 
    Fixing clock tree overload: ... 20% ... 40% ... 60% .
    Fixing clock tree overload: ... 20% ... 40% ... 60% ..
    Fixing clock tree overload: ... 20% ... 40% ... 60% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% 
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% .
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ..
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ... 100% 
    Clock DAG stats after 'Fixing clock tree overload':
      cell counts    : b=86, i=0, cg=0, l=0, total=86
      cell areas     : b=663.120um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=663.120um^2
      gate capacitance : top=0.000pF, trunk=0.367pF, leaf=4.206pF, total=4.572pF
      wire capacitance : top=0.000pF, trunk=0.475pF, leaf=4.135pF, total=4.610pF
      wire lengths   : top=0.000um, trunk=3115.640um, leaf=22792.552um, total=25908.192um
      sink capacitance : count=5024, total=4.206pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Fixing clock tree overload':none
    Clock tree state after 'Fixing clock tree overload':
      clock_tree clk: worst slew is leaf(0.105),trunk(0.082),top(nil), margined worst slew is leaf(0.105),trunk(0.082),top(nil)
      skew_group clk/CON: insertion delay [min=0.241, max=0.274, avg=0.261, sd=0.007], skew [0.034 vs 0.057, 100% {0.241, 0.262, 0.274}] (wid=0.031 ws=0.023) (gid=0.255 gs=0.030)
    Clock network insertion delays are now [0.241ns, 0.274ns] average 0.261ns std.dev 0.007ns
  Fixing clock tree overload done.
  Approximately balancing paths... 
    Added 0 buffers.
    Clock DAG stats after 'Approximately balancing paths':
      cell counts    : b=86, i=0, cg=0, l=0, total=86
      cell areas     : b=663.120um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=663.120um^2
      gate capacitance : top=0.000pF, trunk=0.367pF, leaf=4.206pF, total=4.572pF
      wire capacitance : top=0.000pF, trunk=0.475pF, leaf=4.135pF, total=4.610pF
      wire lengths   : top=0.000um, trunk=3115.640um, leaf=22792.552um, total=25908.192um
      sink capacitance : count=5024, total=4.206pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Approximately balancing paths':none
    Clock tree state after 'Approximately balancing paths':
      clock_tree clk: worst slew is leaf(0.105),trunk(0.082),top(nil), margined worst slew is leaf(0.105),trunk(0.082),top(nil)
      skew_group clk/CON: insertion delay [min=0.241, max=0.274, avg=0.261, sd=0.007], skew [0.034 vs 0.057, 100% {0.241, 0.262, 0.274}] (wid=0.031 ws=0.023) (gid=0.255 gs=0.030)
    Clock network insertion delays are now [0.241ns, 0.274ns] average 0.261ns std.dev 0.007ns
  Approximately balancing paths done.
  Resynthesising clock tree into netlist... 
  Resynthesising clock tree into netlist done.
  Updating congestion map to accurately time the clock tree... 
    Updating RC parasitics by calling: "extractRC -noRouteCheck"... Extraction called for design 'fullchip' of instances=62103 and nets=28942 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:00.0  MEM: 1461.797M)

    Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
  Updating congestion map to accurately time the clock tree done.
  Disconnecting clock tree from netlist... 
  Disconnecting clock tree from netlist done.
  Rebuilding timing graph... 
  Rebuilding timing graph done.
  Rebuilding timing graph Clock DAG stats After congestion update:
  Rebuilding timing graph   cell counts    : b=86, i=0, cg=0, l=0, total=86
  Rebuilding timing graph   cell areas     : b=663.120um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=663.120um^2
  Rebuilding timing graph   gate capacitance : top=0.000pF, trunk=0.367pF, leaf=4.206pF, total=4.572pF
  Rebuilding timing graph   wire capacitance : top=0.000pF, trunk=0.475pF, leaf=4.135pF, total=4.610pF
  Rebuilding timing graph   wire lengths   : top=0.000um, trunk=3115.640um, leaf=22792.552um, total=25908.192um
  Rebuilding timing graph   sink capacitance : count=5024, total=4.206pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
  Rebuilding timing graph Clock DAG net violations After congestion update:none
  Clock tree state After congestion update:
    clock_tree clk: worst slew is leaf(0.105),trunk(0.082),top(nil), margined worst slew is leaf(0.105),trunk(0.082),top(nil)
    skew_group clk/CON: insertion delay [min=0.241, max=0.275, avg=0.261, sd=0.007], skew [0.034 vs 0.057, 100% {0.241, 0.262, 0.275}] (wid=0.031 ws=0.023) (gid=0.255 gs=0.030)
  Clock network insertion delays are now [0.241ns, 0.275ns] average 0.261ns std.dev 0.007ns
  Improving clock skew... 
    Clock DAG stats after 'Improving clock skew':
      cell counts    : b=86, i=0, cg=0, l=0, total=86
      cell areas     : b=663.120um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=663.120um^2
      gate capacitance : top=0.000pF, trunk=0.367pF, leaf=4.206pF, total=4.572pF
      wire capacitance : top=0.000pF, trunk=0.475pF, leaf=4.135pF, total=4.610pF
      wire lengths   : top=0.000um, trunk=3115.640um, leaf=22792.552um, total=25908.192um
      sink capacitance : count=5024, total=4.206pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Improving clock skew':none
    Clock tree state after 'Improving clock skew':
      clock_tree clk: worst slew is leaf(0.105),trunk(0.082),top(nil), margined worst slew is leaf(0.105),trunk(0.082),top(nil)
      skew_group clk/CON: insertion delay [min=0.241, max=0.275, avg=0.261, sd=0.007], skew [0.034 vs 0.057, 100% {0.241, 0.262, 0.275}] (wid=0.031 ws=0.023) (gid=0.255 gs=0.030)
    Clock network insertion delays are now [0.241ns, 0.275ns] average 0.261ns std.dev 0.007ns
  Improving clock skew done.
  Reducing clock tree power 3... 
    Initial gate capacitance is (rise=4.572pF fall=4.557pF).
    Resizing gates: 
    Resizing gates: .
    Resizing gates: ..
    Resizing gates: ...
    Resizing gates: ... 20% 
    Resizing gates: ... 20% .
    Resizing gates: ... 20% ..
    Resizing gates: ... 20% ...
    Resizing gates: ... 20% ... 40% 
    Resizing gates: ... 20% ... 40% .
    Resizing gates: ... 20% ... 40% ..
    Resizing gates: ... 20% ... 40% ...
    Resizing gates: ... 20% ... 40% ... 60% 
    Resizing gates: ... 20% ... 40% ... 60% .
    Resizing gates: ... 20% ... 40% ... 60% ..
    Resizing gates: ... 20% ... 40% ... 60% ...
    Resizing gates: ... 20% ... 40% ... 60% ... 80% 
    Resizing gates: ... 20% ... 40% ... 60% ... 80% .
    Resizing gates: ... 20% ... 40% ... 60% ... 80% ..
    Resizing gates: ... 20% ... 40% ... 60% ... 80% ...
    Resizing gates: ... 20% ... 40% ... 60% ... 80% ... 100% 
    Stopping in iteration 1: unable to make further power recovery in this step.
    Iteration 1: gate capacitance is (rise=4.569pF fall=4.554pF).
    Clock DAG stats after 'Reducing clock tree power 3':
      cell counts    : b=86, i=0, cg=0, l=0, total=86
      cell areas     : b=656.640um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=656.640um^2
      gate capacitance : top=0.000pF, trunk=0.363pF, leaf=4.206pF, total=4.569pF
      wire capacitance : top=0.000pF, trunk=0.475pF, leaf=4.135pF, total=4.610pF
      wire lengths   : top=0.000um, trunk=3115.635um, leaf=22791.427um, total=25907.062um
      sink capacitance : count=5024, total=4.206pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Reducing clock tree power 3':none
    Clock tree state after 'Reducing clock tree power 3':
      clock_tree clk: worst slew is leaf(0.105),trunk(0.091),top(nil), margined worst slew is leaf(0.105),trunk(0.091),top(nil)
      skew_group clk/CON: insertion delay [min=0.244, max=0.279, avg=0.263, sd=0.007], skew [0.035 vs 0.057, 100% {0.244, 0.264, 0.279}] (wid=0.031 ws=0.023) (gid=0.263 gs=0.039)
    Clock network insertion delays are now [0.244ns, 0.279ns] average 0.263ns std.dev 0.007ns
BalancingStep Reducing clock tree power 3 has increased max latencies (wire and cell) to be greater than the max desired latencies
{clk/CON,WC: 2749.86 -> 2785}
  Reducing clock tree power 3 done.
  Improving insertion delay... 
    Clock DAG stats after improving insertion delay:
      cell counts    : b=86, i=0, cg=0, l=0, total=86
      cell areas     : b=656.640um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=656.640um^2
      gate capacitance : top=0.000pF, trunk=0.363pF, leaf=4.206pF, total=4.569pF
      wire capacitance : top=0.000pF, trunk=0.475pF, leaf=4.135pF, total=4.610pF
      wire lengths   : top=0.000um, trunk=3115.635um, leaf=22791.427um, total=25907.062um
      sink capacitance : count=5024, total=4.206pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after improving insertion delay:none
    Clock tree state after improving insertion delay:
      clock_tree clk: worst slew is leaf(0.105),trunk(0.091),top(nil), margined worst slew is leaf(0.105),trunk(0.091),top(nil)
      skew_group clk/CON: insertion delay [min=0.244, max=0.279, avg=0.263, sd=0.007], skew [0.035 vs 0.057, 100% {0.244, 0.264, 0.279}] (wid=0.031 ws=0.023) (gid=0.263 gs=0.039)
    Clock network insertion delays are now [0.244ns, 0.279ns] average 0.263ns std.dev 0.007ns
    Clock DAG stats after 'Improving insertion delay':
      cell counts    : b=86, i=0, cg=0, l=0, total=86
      cell areas     : b=656.640um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=656.640um^2
      gate capacitance : top=0.000pF, trunk=0.363pF, leaf=4.206pF, total=4.569pF
      wire capacitance : top=0.000pF, trunk=0.475pF, leaf=4.135pF, total=4.610pF
      wire lengths   : top=0.000um, trunk=3115.635um, leaf=22791.427um, total=25907.062um
      sink capacitance : count=5024, total=4.206pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Improving insertion delay':none
    Clock tree state after 'Improving insertion delay':
      clock_tree clk: worst slew is leaf(0.105),trunk(0.091),top(nil), margined worst slew is leaf(0.105),trunk(0.091),top(nil)
      skew_group clk/CON: insertion delay [min=0.244, max=0.279, avg=0.263, sd=0.007], skew [0.035 vs 0.057, 100% {0.244, 0.264, 0.279}] (wid=0.031 ws=0.023) (gid=0.263 gs=0.039)
    Clock network insertion delays are now [0.244ns, 0.279ns] average 0.263ns std.dev 0.007ns
BalancingStep Improving insertion delay has increased max latencies (wire and cell) to be greater than the max desired latencies
{clk/CON,WC: 2749.86 -> 2785}
  Improving insertion delay done.
  Total capacitance is (rise=9.179pF fall=9.164pF), of which (rise=4.610pF fall=4.610pF) is wire, and (rise=4.569pF fall=4.554pF) is gate.
  Legalizer releasing space for clock trees... 
  Legalizer releasing space for clock trees done.
  Updating netlist... 
*
* Starting clock placement refinement...
*
* First pass: Refine non-clock instances...
*
*** Starting refinePlace (0:12:24 mem=1519.0M) ***
Total net bbox length = 4.501e+05 (1.906e+05 2.595e+05) (ext = 2.376e+04)
**ERROR: (IMPSP-2002):	Density too high (99.1%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
Total net bbox length = 4.501e+05 (1.906e+05 2.595e+05) (ext = 2.376e+04)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1519.0MB
*** Finished refinePlace (0:12:24 mem=1519.0M) ***
*
* Second pass: Refine clock instances...
*
*** Starting refinePlace (0:12:24 mem=1519.0M) ***
Total net bbox length = 4.501e+05 (1.906e+05 2.595e+05) (ext = 2.376e+04)
**ERROR: (IMPSP-2002):	Density too high (99.2%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
Total net bbox length = 4.501e+05 (1.906e+05 2.595e+05) (ext = 2.376e+04)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1519.0MB
*** Finished refinePlace (0:12:24 mem=1519.0M) ***
*
* No clock instances moved during refinement.
*
* Finished with clock placement refinement.
*

    Rebuilding timing graph... 
    Rebuilding timing graph done.
    Clock implementation routing... Net route status summary:
  Clock:        87 (unrouted=87, trialRouted=0, noStatus=0, routed=0, fixed=0)
  Non-clock: 24736 (unrouted=0, trialRouted=24736, noStatus=0, routed=0, fixed=0)
(Not counting 4119 nets with <2 term connections)

      Updating RC parasitics by calling: "extractRC -noRouteCheck"... Extraction called for design 'fullchip' of instances=62103 and nets=28942 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:01.0  MEM: 1528.570M)

      Updating RC parasitics by calling: "extractRC -noRouteCheck" done.

CCOPT: Preparing to route 87 clock nets with NanoRoute.
  All net are default rule.
  Removed pre-existing routes for 87 nets.
  Preferred NanoRoute mode settings: Current
setNanoRouteMode -routeTopRoutingLayer 4

  drouteAutoStop = "false"
  drouteEndIteration = "20"
  drouteExpDeterministicMultiThread = "true"
  envHonorGlobalRoute = "false"
  grouteExpUseNanoRoute2 = "false"
  routeAllowPinAsFeedthrough = "false"
  routeExpDeterministicMultiThread = "true"
  routeSelectedNetOnly = "true"
  routeTopRoutingLayer = "4" (current non-default setting)
  routeWithEco = "true"
  routeWithSiDriven = "false"
  routeWithTimingDriven = "false"
      Clock detailed routing... 
globalDetailRoute

#setNanoRouteMode -drouteAutoStop false
#setNanoRouteMode -drouteEndIteration 20
#setNanoRouteMode -routeAllowPinAsFeedthrough "false"
#setNanoRouteMode -routeSelectedNetOnly true
#setNanoRouteMode -routeTopRoutingLayer 4
#setNanoRouteMode -routeWithEco true
#setNanoRouteMode -routeWithSiDriven false
#setNanoRouteMode -routeWithTimingDriven false
#Start globalDetailRoute on Sat Mar  1 20:48:14 2025
#
#NanoRoute Version 15.23-s045_1 NR160414-1105/15_23-UB
#Start routing data preparation.
#WARNING (NRDB-2077) The below via enclosure for LAYER M1 is not specified for width 0.090.
#WARNING (NRDB-2078) The above via enclosure for LAYER M2 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M1 is not specified for width 0.090.
#WARNING (NRDB-2078) The above via enclosure for LAYER M2 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M2 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M3 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M2 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M3 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M3 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M4 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M3 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M4 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M4 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M5 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M4 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M5 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M5 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M6 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M5 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M6 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M6 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M7 is not specified for width 0.400.
#WARNING (NRDB-2077) The below via enclosure for LAYER M6 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M7 is not specified for width 0.400.
#WARNING (NRDB-2077) The below via enclosure for LAYER M7 is not specified for width 0.400.
#WARNING (NRDB-2078) The above via enclosure for LAYER M8 is not specified for width 0.400.
#WARNING (NRDB-2077) The below via enclosure for LAYER M7 is not specified for width 0.400.
#WARNING (NRDB-2078) The above via enclosure for LAYER M8 is not specified for width 0.400.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 1.100] has 28940 nets.
# M1           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.185
# M2           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M3           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M4           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M5           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M6           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M7           H   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
# M8           V   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
#WARNING (NRDB-2111) Found overlapping instances core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A16d9e core_instance/kmem_instance/U549. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A16da1 core_instance/qmem_instance/U171. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A16da1 core_instance/qmem_instance/U255. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A16da2 core_instance/mac_array_instance/col_idx_1__mac_col_inst/U140. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A16da2 core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/U494. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A16da3 core_instance/ofifo_inst/col_idx_0__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1c/U13. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A16da4 core_instance/qmem_instance/U325. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A16da5 core_instance/psum_mem_instance/U1301. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A16da6 core_instance/kmem_instance/U111. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A16da7 core_instance/mac_array_instance/col_idx_1__mac_col_inst/U8. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A16daa core_instance/qmem_instance/U443. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A16dab core_instance/qmem_instance/U599. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A16dac core_instance/qmem_instance/U455. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A16dac core_instance/qmem_instance/U114. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A16dad core_instance/mac_array_instance/col_idx_1__mac_col_inst/U30. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A16dae core_instance/qmem_instance/U69. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A16daf core_instance/psum_mem_instance/U408. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A16db0 core_instance/kmem_instance/U714. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A16db2 core_instance/ofifo_inst/col_idx_0__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1b/U15. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A16db2 core_instance/ofifo_inst/col_idx_0__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1c/U10. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (EMS-27) Message (NRDB-2111) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#WARNING (NRDB-2110) Found 94 overlapping core instances, this may cause problems with pin access and increase routing run-time.
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M2's pitch = 0.200.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:16, elapsed time = 00:00:16, memory = 1278.04 (MB), peak = 1433.00 (MB)
#Merging special wires...
#reading routing guides ......
#Number of eco nets is 0
#
#Start data preparation...
#
#Data preparation is done on Sat Mar  1 20:48:31 2025
#
#Analyzing routing resource...
#Routing resource analysis is done on Sat Mar  1 20:48:31 2025
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal 1        H        2216          79       23562    92.35%
#  Metal 2        V        2225          84       23562     1.30%
#  Metal 3        H        2295           0       23562     0.08%
#  Metal 4        V        1993         316       23562     0.00%
#  --------------------------------------------------------------
#  Total                   8729       5.19%  94248    23.43%
#
#  87 nets (0.30%) with 1 preferred extra spacing.
#
#
#Routing guide is on.
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1281.17 (MB), peak = 1433.00 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1300.42 (MB), peak = 1433.00 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1301.35 (MB), peak = 1433.00 (MB)
#
#start global routing iteration 3...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1301.51 (MB), peak = 1433.00 (MB)
#
#start global routing iteration 4...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1301.51 (MB), peak = 1433.00 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 4119 (skipped).
#Total number of selected nets for routing = 87.
#Total number of unselected nets (but routable) for routing = 24736 (skipped).
#Total number of nets in the design = 28942.
#
#24736 skipped nets do not have any wires.
#87 routable nets have only global wires.
#87 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed net constraints summary:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                 87               0  
#------------------------------------------------
#        Total                 87               0  
#------------------------------------------------
#
#Routing constraints summary of the whole design:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                 87           24736  
#------------------------------------------------
#        Total                 87           24736  
#------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon          
#                  #Gcell        #Gcell    %Gcell
#     Layer           (1)           (2)   OverCon
#  ----------------------------------------------
#   Metal 1      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 2     21(0.09%)     10(0.04%)   (0.13%)
#   Metal 3      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 4      6(0.03%)      0(0.00%)   (0.03%)
#  ----------------------------------------------
#     Total     27(0.04%)     10(0.01%)   (0.05%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 2
#  Overflow after GR: 0.00% H + 0.08% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 87
#Total wire length = 26751 um.
#Total half perimeter of net bounding box = 9446 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 810 um.
#Total wire length on LAYER M3 = 14961 um.
#Total wire length on LAYER M4 = 10980 um.
#Total wire length on LAYER M5 = 0 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 13451
#Up-Via Summary (total 13451):
#           
#-----------------------
#  Metal 1         5196
#  Metal 2         4603
#  Metal 3         3652
#-----------------------
#                 13451 
#
#Total number of involved priority nets 87
#Maximum src to sink distance for priority net 293.5
#Average of max src_to_sink distance for priority net 102.7
#Average of ave src_to_sink distance for priority net 58.7
#Max overcon = 2 tracks.
#Total overcon = 0.05%.
#Worst layer Gcell overcon rate = 0.03%.
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1301.56 (MB), peak = 1433.00 (MB)
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1287.75 (MB), peak = 1433.00 (MB)
#Start Track Assignment.
#Done with 3589 horizontal wires in 2 hboxes and 2914 vertical wires in 2 hboxes.
#Done with 52 horizontal wires in 2 hboxes and 33 vertical wires in 2 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 87
#Total wire length = 30057 um.
#Total half perimeter of net bounding box = 9446 um.
#Total wire length on LAYER M1 = 2900 um.
#Total wire length on LAYER M2 = 786 um.
#Total wire length on LAYER M3 = 14913 um.
#Total wire length on LAYER M4 = 11458 um.
#Total wire length on LAYER M5 = 0 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 13451
#Up-Via Summary (total 13451):
#           
#-----------------------
#  Metal 1         5196
#  Metal 2         4603
#  Metal 3         3652
#-----------------------
#                 13451 
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1302.08 (MB), peak = 1433.00 (MB)
#
#Cpu time = 00:00:20
#Elapsed time = 00:00:20
#Increased memory = 41.55 (MB)
#Total memory = 1302.12 (MB)
#Peak memory = 1433.00 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 7.7% of the total area was rechecked for DRC, and 78.9% required routing.
#    number of violations = 0
#cpu time = 00:00:37, elapsed time = 00:00:37, memory = 1331.06 (MB), peak = 1433.00 (MB)
#start 1st optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1295.48 (MB), peak = 1433.00 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 87
#Total wire length = 26928 um.
#Total half perimeter of net bounding box = 9446 um.
#Total wire length on LAYER M1 = 12 um.
#Total wire length on LAYER M2 = 1152 um.
#Total wire length on LAYER M3 = 14226 um.
#Total wire length on LAYER M4 = 11538 um.
#Total wire length on LAYER M5 = 0 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 14935
#Total number of multi-cut vias = 84 (  0.6%)
#Total number of single cut vias = 14851 ( 99.4%)
#Up-Via Summary (total 14935):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1        5089 ( 98.4%)        84 (  1.6%)       5173
#  Metal 2        4959 (100.0%)         0 (  0.0%)       4959
#  Metal 3        4803 (100.0%)         0 (  0.0%)       4803
#-----------------------------------------------------------
#                14851 ( 99.4%)        84 (  0.6%)      14935 
#
#Total number of DRC violations = 0
#Total number of overlapping instance violations = 1
#Cpu time = 00:00:37
#Elapsed time = 00:00:37
#Increased memory = -7.58 (MB)
#Total memory = 1294.54 (MB)
#Peak memory = 1433.00 (MB)
#detailRoute Statistics:
#Cpu time = 00:00:37
#Elapsed time = 00:00:37
#Increased memory = -7.58 (MB)
#Total memory = 1294.54 (MB)
#Peak memory = 1433.00 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:58
#Elapsed time = 00:00:58
#Increased memory = 47.52 (MB)
#Total memory = 1275.02 (MB)
#Peak memory = 1433.00 (MB)
#Number of warnings = 50
#Total number of warnings = 50
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Sat Mar  1 20:49:12 2025
#

      Clock detailed routing done.
Checking guided vs. routed lengths for 87 nets...

      
      Guided max path lengths
      =======================
      
      ---------------------------------------
      From (um)    To (um)    Number of paths
      ---------------------------------------
         0.000      50.000           2
        50.000     100.000          65
       100.000     150.000          15
       150.000     200.000           1
       200.000     250.000           3
       250.000     300.000           1
      ---------------------------------------
      
      Deviation of routing from guided max path lengths
      =================================================
      
      --------------------------------------
      From (%)    To (%)     Number of paths
      --------------------------------------
      below         0.000           9
        0.000      20.000          42
       20.000      40.000          23
       40.000      60.000          11
       60.000      80.000           0
       80.000     100.000           1
      100.000     120.000           1
      --------------------------------------
      

    Top 10 notable deviations of routed length from guided length
    =============================================================

    Net core_instance/CTS_197 (81 terminals)
    Guided length:  max path =    75.922um, total =   314.168um
    Routed length:  max path =   159.800um, total =   367.620um
    Deviation:      max path =   110.478%,  total =    17.014%

    Net core_instance/CTS_224 (61 terminals)
    Guided length:  max path =    61.218um, total =   274.433um
    Routed length:  max path =   114.600um, total =   318.640um
    Deviation:      max path =    87.201%,  total =    16.109%

    Net core_instance/CTS_216 (75 terminals)
    Guided length:  max path =    81.383um, total =   311.600um
    Routed length:  max path =   129.400um, total =   358.220um
    Deviation:      max path =    59.002%,  total =    14.961%

    Net core_instance/CTS_208 (55 terminals)
    Guided length:  max path =    75.030um, total =   290.925um
    Routed length:  max path =   117.400um, total =   332.180um
    Deviation:      max path =    56.471%,  total =    14.181%

    Net core_instance/CTS_228 (53 terminals)
    Guided length:  max path =    72.210um, total =   216.812um
    Routed length:  max path =   111.200um, total =   243.560um
    Deviation:      max path =    53.995%,  total =    12.337%

    Net core_instance/CTS_238 (81 terminals)
    Guided length:  max path =    75.495um, total =   289.215um
    Routed length:  max path =   114.600um, total =   334.240um
    Deviation:      max path =    51.798%,  total =    15.568%

    Net core_instance/CTS_233 (82 terminals)
    Guided length:  max path =    81.585um, total =   344.988um
    Routed length:  max path =   121.000um, total =   389.100um
    Deviation:      max path =    48.312%,  total =    12.787%

    Net core_instance/CTS_234 (57 terminals)
    Guided length:  max path =    50.115um, total =   226.632um
    Routed length:  max path =    73.400um, total =   267.600um
    Deviation:      max path =    46.463%,  total =    18.077%

    Net core_instance/CTS_203 (62 terminals)
    Guided length:  max path =    72.953um, total =   309.838um
    Routed length:  max path =   106.600um, total =   339.740um
    Deviation:      max path =    46.122%,  total =     9.651%

    Net core_instance/CTS_240 (101 terminals)
    Guided length:  max path =    76.090um, total =   361.895um
    Routed length:  max path =   110.800um, total =   431.560um
    Deviation:      max path =    45.617%,  total =    19.250%

Set FIXED routing status on 87 net(s)
Set FIXED placed status on 86 instance(s)
Net route status summary:
  Clock:        87 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=87)
  Non-clock: 24736 (unrouted=24736, trialRouted=0, noStatus=0, routed=0, fixed=0)
(Not counting 4119 nets with <2 term connections)

CCOPT: Done with clock implementation routing.


CCOPT: Starting congestion repair using flow wrapper.
Trial Route Overflow 0(H) 0(V)
Starting congestion repair ...
[NR-eagl] honorMsvRouteConstraint: false
[NR-eagl] honorClockSpecNDR      : 0
[NR-eagl] minRouteLayer          : 2
[NR-eagl] maxRouteLayer          : 4
[NR-eagl] numTracksPerClockWire  : 0
[NR-eagl] Layer1 has no routable track
[NR-eagl] Layer2 has single uniform track structure
[NR-eagl] Layer3 has single uniform track structure
[NR-eagl] Layer4 has single uniform track structure
[NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=7992 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eagl] numPreroutedNet = 87  numPreroutedWires = 15934
[NR-eagl] Read numTotalNets=24823  numIgnoredNets=87
[NR-eagl] ============ Routing rule table ============
[NR-eagl] Rule id 0. Nets 0 
[NR-eagl] id=0  routeTrackId=0  extraSpace=1  numShields=0  maxHorDemand=2  maxVerDemand=2
[NR-eagl] Pitch:  L1=720  L2=800  L3=800  L4=800
[NR-eagl] Rule id 1. Nets 24736 
[NR-eagl] id=1  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400
[NR-eagl] ========================================
[NR-eagl] 
[NR-eagl] Layer group 1: route 24736 net(s) in layer range [2, 4]
[NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.03% H + 0.06% V. EstWL: 5.201658e+05um
[NR-eagl] 
[NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.02% H + 0.04% V
[NR-eagl] Overflow after earlyGlobalRoute 0.03% H + 0.04% V
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
describeCongestion: hCong = 0.00 vCong = 0.00
Skipped repairing congestion.
[NR-eagl] Layer1(M1)(F) length: 1.200000e+01um, number of vias: 86408
[NR-eagl] Layer2(M2)(V) length: 2.190076e+05um, number of vias: 122552
[NR-eagl] Layer3(M3)(H) length: 2.441260e+05um, number of vias: 9676
[NR-eagl] Layer4(M4)(V) length: 9.626286e+04um, number of vias: 0
[NR-eagl] Total length: 5.594084e+05um, number of vias: 218636
End of congRepair (cpu=0:00:01.0, real=0:00:01.0)

CCOPT: Done with congestion repair using flow wrapper.

    Clock implementation routing done.
    Updating RC parasitics by calling: "extractRC -noRouteCheck"... Extraction called for design 'fullchip' of instances=62103 and nets=28942 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:00.0  MEM: 1515.801M)

    Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
    Rebuilding timing graph... 
    Rebuilding timing graph done.
    
    Routing Correlation Report
    ==========================
    
    Top/Trunk Low-Fanout (<=5) Routes:
    
    ------------------------------------------------------------------------------------------------------------------------------
    Metric               Units    Pre-Route    Post-Route    Ratio    Pre-Route    Post-Route    PPMCC    Regression    Regression
                                  Mean         Mean                   Std.Dev      Std.Dev                 X Slope       Y Slope
    ------------------------------------------------------------------------------------------------------------------------------
    Gate Delay           ns          0.000        0.000        -         0.000        0.000      1.000      1.000         1.000
    S->S Wire Len.       um        120.814      121.600      1.007     170.856      171.968      1.000      1.007         0.994
    S->S Wire Res.       Ohm       134.515      136.871      1.018     190.233      193.565      1.000      1.018         0.983
    S->S Wire Res./um    Ohm         0.557        0.563      1.011       0.787        0.796      1.000      1.011         0.989
    Total Wire Len.      um        120.814      121.600      1.007     170.856      171.968      1.000      1.007         0.994
    Trans. Time          ns          0.005        0.005      1.000       0.007        0.007      1.000      1.000         1.000
    Wire Cap.            fF         18.787       18.786      1.000      26.569       26.568      1.000      1.000         1.000
    Wire Cap./um         fF          0.078        0.077      0.993       0.110        0.109      1.000      0.993         1.007
    Wire Delay           ns          0.003        0.003      0.943       0.004        0.004      1.000      0.943         1.060
    Wire Skew            ns          0.000        0.000        -         0.000        0.000      1.000      1.000         1.000
    ------------------------------------------------------------------------------------------------------------------------------
    
    Top/Trunk High-Fanout (>5) Routes:
    
    ------------------------------------------------------------------------------------------------------------------------------
    Metric               Units    Pre-Route    Post-Route    Ratio    Pre-Route    Post-Route    PPMCC    Regression    Regression
                                  Mean         Mean                   Std.Dev      Std.Dev                 X Slope       Y Slope
    ------------------------------------------------------------------------------------------------------------------------------
    Gate Delay           ns          0.083        0.085      1.020      0.009         0.010      0.998      1.061         0.939
    S->S Wire Len.       um         80.560       87.455      1.086     57.329        59.304      0.995      1.029         0.961
    S->S Wire Res.       Ohm        99.379      109.806      1.105     63.625        67.879      0.990      1.057         0.928
    S->S Wire Res./um    Ohm         1.373        1.370      0.998      0.322         0.298      0.908      0.842         0.980
    Total Wire Len.      um        359.251      388.512      1.081     87.972        96.838      0.990      1.090         0.899
    Trans. Time          ns          0.078        0.081      1.042      0.007         0.009      0.998      1.192         0.836
    Wire Cap.            fF         54.671       58.727      1.074     12.402        13.812      0.990      1.102         0.889
    Wire Cap./um         fF          0.153        0.152      0.993      0.004         0.003      0.966      0.890         1.049
    Wire Delay           ns          0.004        0.004      1.175      0.002         0.002      0.969      1.081         0.868
    Wire Skew            ns          0.005        0.006      1.105      0.002         0.002      0.987      0.930         1.048
    ------------------------------------------------------------------------------------------------------------------------------
    
    Leaf Routes:
    
    ------------------------------------------------------------------------------------------------------------------------------
    Metric               Units    Pre-Route    Post-Route    Ratio    Pre-Route    Post-Route    PPMCC    Regression    Regression
                                  Mean         Mean                   Std.Dev      Std.Dev                 X Slope       Y Slope
    ------------------------------------------------------------------------------------------------------------------------------
    Gate Delay           ns          0.095        0.095      0.996      0.005         0.005      0.977      0.976         0.978
    S->S Wire Len.       um         44.151       55.119      1.248     21.855        27.046      0.844      1.044         0.682
    S->S Wire Res.       Ohm        70.945       79.448      1.120     30.878        36.068      0.824      0.962         0.705
    S->S Wire Res./um    Ohm         1.709        1.509      0.883      0.369         0.259      0.842      0.591         1.198
    Total Wire Len.      um        292.198      302.265      1.034     66.125        68.225      0.992      1.024         0.962
    Trans. Time          ns          0.092        0.092      1.001      0.008         0.008      0.985      1.000         0.970
    Wire Cap.            fF         53.015       51.898      0.979     12.209        11.844      0.993      0.963         1.024
    Wire Cap./um         fF          0.181        0.172      0.947      0.007         0.005      0.959      0.684         1.345
    Wire Delay           ns          0.004        0.005      1.359      0.002         0.003      0.735      0.997         0.541
    Wire Skew            ns          0.000        0.000        -        0.000         0.000      1.000      1.000         1.000
    ------------------------------------------------------------------------------------------------------------------------------
    
    S->S: Measured source-to-sink; PPMCC: Pearson Product Moment Correlation Coefficient
    
    Top Wire Delay Differences (Top/Trunk Low-Fanout routes):
    
    -------------------------------------------------------------------
    Route Sink Pin                                       Difference (%)
    -------------------------------------------------------------------
    core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A17044/I        5.660
    -------------------------------------------------------------------
    
    Clock Tree Layer Assignment (Top/Trunk Low-Fanout Routes):
    
    -----------------------------------------------------------------------------------------------
    Layer                        Pre-Route    Post-Route    Res.           Cap.          RC
                                                            (Ohm um^-1)    (fF um^-1)    (fs um^-2)
    -----------------------------------------------------------------------------------------------
    M3                           190.635um    190.800um        1.599         0.282         0.451
    M4                            50.992um     52.400um        1.599         0.282         0.451
    Preferred Layer Adherence    100.000%     100.000%           -             -             -
    -----------------------------------------------------------------------------------------------
    
    No transition time violation increases to report
    
    Top Wire Delay Differences (Top/Trunk High-Fanout routes):
    
    -------------------------------------------------------------------
    Route Sink Pin                                       Difference (%)
    -------------------------------------------------------------------
    core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A16db4/I       -120.000
    core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A16e6e/I        -57.143
    core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A16f67/I        -56.098
    core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A16f6f/I        -55.000
    core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A16e62/I        -51.852
    -------------------------------------------------------------------
    
    Clock Tree Layer Assignment (Top/Trunk High-Fanout Routes):
    
    ------------------------------------------------------------------------------------------------
    Layer                        Pre-Route     Post-Route    Res.           Cap.          RC
                                                             (Ohm um^-1)    (fF um^-1)    (fs um^-2)
    ------------------------------------------------------------------------------------------------
    M1                              0.000um       0.600um       1.787         0.272         0.487
    M2                              0.000um       8.500um       1.599         0.282         0.451
    M3                           1269.862um    1373.000um       1.599         0.282         0.451
    M4                           1604.145um    1726.000um       1.599         0.282         0.451
    Preferred Layer Adherence     100.000%       99.707%          -             -             -
    ------------------------------------------------------------------------------------------------
    
    No transition time violation increases to report
    
    Top Wire Delay Differences (Leaf routes):
    
    ---------------------------------------------------------------------------------
    Route Sink Pin                                                     Difference (%)
    ---------------------------------------------------------------------------------
    core_instance/ofifo_inst/col_idx_7__fifo_instance/q7_reg_11_/CP       -900.000
    core_instance/ofifo_inst/col_idx_7__fifo_instance/q7_reg_16_/CP       -833.333
    core_instance/ofifo_inst/col_idx_5__fifo_instance/q3_reg_12_/CP       -775.000
    core_instance/ofifo_inst/col_idx_7__fifo_instance/q6_reg_16_/CP       -768.750
    core_instance/ofifo_inst/col_idx_4__fifo_instance/q5_reg_19_/CP       -760.000
    ---------------------------------------------------------------------------------
    
    Clock Tree Layer Assignment (Leaf Routes):
    
    --------------------------------------------------------------------------------------------------
    Layer                        Pre-Route      Post-Route     Res.           Cap.          RC
                                                               (Ohm um^-1)    (fF um^-1)    (fs um^-2)
    --------------------------------------------------------------------------------------------------
    M1                               0.000um       11.400um       1.787         0.272         0.487
    M2                               0.000um     1143.300um       1.599         0.282         0.451
    M3                           11249.855um    12662.200um       1.599         0.282         0.451
    M4                           11541.573um     9759.800um       1.599         0.282         0.451
    Preferred Layer Adherence      100.000%        95.102%          -             -             -
    --------------------------------------------------------------------------------------------------
    
    Transition Time Violating Nets (Leaf Routes)
    ============================================
    
    Net: core_instance/CTS_198:
    
    -------------------------------------------------------------------------
    Layer                Pre-Route     Pre-Route     Post-Route    Post-Route
                         Length        Via Count     Length        Via Count
    -------------------------------------------------------------------------
    M2                     0.000um      54            10.800um         54
    M3                   148.215um      54           157.400um         53
    M4                   114.125um      81           110.000um         58
    -------------------------------------------------------------------------
    Totals               262.000um     189           277.000um        165
    -------------------------------------------------------------------------
    Quantity             Pre-Route     Post-Route        -             -
    -------------------------------------------------------------------------
    S->WS OverSlew         0.000ns       0.001ns         -             -
    S->WS Trans. Time      0.105ns       0.106ns         -             -
    S->WS Wire Len.        8.863um       9.400um         -             -
    S->WS Wire Res.       21.648Ohm     18.483Ohm        -             -
    Wire Cap.             47.164fF      47.289fF         -             -
    -------------------------------------------------------------------------
    Pre-route worst sink:
    core_instance/psum_mem_instance/memory4_reg_137_/CP.
    Post-route worst sink:
    core_instance/psum_mem_instance/memory4_reg_137_/CP.
    -------------------------------------------------------------------------
    Driver instance: core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A16f73.
    Driver fanout: 53.
    Driver cell: CKBD8.
    -------------------------------------------------------------------------
    
    Net: core_instance/mac_array_instance/CTS_47:
    
    -------------------------------------------------------------------------
    Layer                Pre-Route     Pre-Route     Post-Route    Post-Route
                         Length        Via Count     Length        Via Count
    -------------------------------------------------------------------------
    M2                     0.000um      43             7.400um         43
    M3                    74.335um      43            90.400um         40
    M4                    99.320um      63            91.200um         43
    -------------------------------------------------------------------------
    Totals               173.000um     149           188.000um        126
    -------------------------------------------------------------------------
    Quantity             Pre-Route     Post-Route        -             -
    -------------------------------------------------------------------------
    S->WS OverSlew         0.000ns       0.001ns         -             -
    S->WS Trans. Time      0.105ns       0.106ns         -             -
    S->WS Wire Len.       75.263um      75.400um         -             -
    S->WS Wire Res.      120.929Ohm    108.329Ohm        -             -
    Wire Cap.             32.401fF      32.958fF         -             -
    -------------------------------------------------------------------------
    Pre-route worst sink:
    core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_45_-
    /CP.
    Post-route worst sink:
    core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_45_-
    /CP.
    -------------------------------------------------------------------------
    Driver instance:
    core_instance/mac_array_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A16e70.
    Driver fanout: 42.
    Driver cell: CKBD6.
    -------------------------------------------------------------------------
    
    Net: core_instance/CTS_234:
    
    -------------------------------------------------------------------------
    Layer                Pre-Route     Pre-Route     Post-Route    Post-Route
                         Length        Via Count     Length        Via Count
    -------------------------------------------------------------------------
    M2                     0.000um      57            15.200um         57
    M3                   111.520um      57           126.800um         54
    M4                   115.112um      84            99.800um         53
    -------------------------------------------------------------------------
    Totals               226.000um     198           240.000um        164
    -------------------------------------------------------------------------
    Quantity             Pre-Route     Post-Route        -             -
    -------------------------------------------------------------------------
    S->WS OverSlew         0.000ns       0.000ns         -             -
    S->WS Trans. Time      0.103ns       0.105ns         -             -
    S->WS Wire Len.       14.275um      54.000um         -             -
    S->WS Wire Res.       27.539Ohm     82.033Ohm        -             -
    Wire Cap.             42.286fF      42.139fF         -             -
    -------------------------------------------------------------------------
    Pre-route worst sink: core_instance/psum_mem_instance/memory4_reg_70_/CP.
    Post-route worst sink:
    core_instance/psum_mem_instance/memory4_reg_99_/CP.
    -------------------------------------------------------------------------
    Driver instance: core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A16f6f.
    Driver fanout: 56.
    Driver cell: CKBD8.
    -------------------------------------------------------------------------
    
    Via Selection for Estimated Routes (rule default):
    
    ----------------------------------------------------------------
    Layer    Via Cell        Res.     Cap.     RC       Top of Stack
    Range                    (Ohm)    (fF)     (fs)     Only
    ----------------------------------------------------------------
    M1-M2    VIA12_1cut_V    1.500    0.032    0.047    false
    M2-M3    VIA23_1cut      1.500    0.030    0.046    false
    M3-M4    VIA34_1cut      1.500    0.030    0.046    false
    M4-M5    VIA45_1cut      1.500    0.030    0.046    false
    M5-M6    VIA56_1cut      1.500    0.028    0.043    false
    M6-M7    VIA67_1cut      0.220    0.099    0.022    false
    M7-M8    VIA78_1cut      0.220    0.119    0.026    false
    ----------------------------------------------------------------
    
    Post-Route Via Usage Statistics:
    
    --------------------------------------------------------------------------------------------------------------------------------------------------
    Layer    Via Cell            Res.     Cap.     RC       Leaf     Leaf Usage    Leaf    Trunk    Trunk Usage    Trunk    Top      Top Usage    Top
    Range                        (Ohm)    (fF)     (fs)     Usage    (%)           Tags    Usage    (%)            Tags     Usage    (%)          Tags
                                                            Count                          Count                            Count                 
    --------------------------------------------------------------------------------------------------------------------------------------------------
    M1-M2    VIA12_1cut          1.500    0.032    0.047       1          0%        -         1          1%          -        -          -         -
    M1-M2    VIA12_1cut_FAT_V    1.500    0.042    0.063       8          0%        -        -           -           -        -          -         -
    M1-M2    VIA12_1cut_V        1.500    0.032    0.047    4994         98%       ER        85         90%        ER         -          -         -
    M1-M2    VIA12_2cut_N        0.750    0.059    0.044      41          1%        -         5          5%          -        -          -         -
    M1-M2    VIA12_2cut_S        0.750    0.059    0.044      35          1%        -         3          3%          -        -          -         -
    M2-M3    VIA23_1cut          1.500    0.030    0.046    4864        100%       ER        94        100%        ER         -          -         -
    M2-M3    VIA23_1cut_V        1.500    0.030    0.046       1          0%        -        -           -           -        -          -         -
    M3-M4    VIA34_1cut          1.500    0.030    0.046    4593        100%       ER       207         99%        ER         -          -         -
    M3-M4    VIA34_1stack_E      1.500    0.059    0.089      -          -          -         2          1%          -        -          -         -
    M3-M4    VIA34_1stack_W      1.500    0.059    0.089       1          0%        -        -           -           -        -          -         -
    --------------------------------------------------------------------------------------------------------------------------------------------------
    
    Tag Key:
    	E=Used for route estimates;
    	R=Most frequently used by router for this net type and layer transition.
    
    
    Clock DAG stats after routing clock trees:
      cell counts    : b=86, i=0, cg=0, l=0, total=86
      cell areas     : b=656.640um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=656.640um^2
      gate capacitance : top=0.000pF, trunk=0.363pF, leaf=4.206pF, total=4.569pF
      wire capacitance : top=0.000pF, trunk=0.507pF, leaf=4.048pF, total=4.555pF
      wire lengths   : top=0.000um, trunk=3351.300um, leaf=23576.700um, total=26928.000um
      sink capacitance : count=5024, total=4.206pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after routing clock trees:
      Transition : {count=3, worst=[0.001ns, 0.001ns, 0.000ns]} avg=0.001ns sd=0.001ns
    Clock tree state after routing clock trees:
      clock_tree clk: worst slew is leaf(0.106),trunk(0.097),top(nil), margined worst slew is leaf(0.106),trunk(0.097),top(nil)
      skew_group clk/CON: insertion delay [min=0.245, max=0.285, avg=0.268, sd=0.008], skew [0.040 vs 0.057, 100% {0.245, 0.269, 0.285}] (wid=0.033 ws=0.025) (gid=0.267 gs=0.042)
    Clock network insertion delays are now [0.245ns, 0.285ns] average 0.268ns std.dev 0.008ns
    Legalizer reserving space for clock trees... 
    Legalizer reserving space for clock trees done.
    PostConditioning... 
      Update timing... 
        Updating timing graph... 
          
#################################################################################
# Design Stage: PreRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
End delay calculation. (MEM=1654.26 CPU=0:00:03.1 REAL=0:00:03.0)
*** CDM Built up (cpu=0:00:04.1  real=0:00:04.0  mem= 1654.3M) ***
        Updating timing graph done.
        Updating latch analysis... 
        Updating latch analysis done.
      Update timing done.
      Invalidating timing
      PostConditioning active optimizations:
       - DRV fixing with cell sizing
      
      Currently running CTS, using active skew data
      Rebuilding timing graph... 
      Rebuilding timing graph done.
      Rebuilding timing graph Clock DAG stats PostConditioning before bufferablility reset:
      Rebuilding timing graph   cell counts    : b=86, i=0, cg=0, l=0, total=86
      Rebuilding timing graph   cell areas     : b=656.640um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=656.640um^2
      Rebuilding timing graph   gate capacitance : top=0.000pF, trunk=0.363pF, leaf=4.206pF, total=4.569pF
      Rebuilding timing graph   wire capacitance : top=0.000pF, trunk=0.507pF, leaf=4.048pF, total=4.555pF
      Rebuilding timing graph   wire lengths   : top=0.000um, trunk=3351.300um, leaf=23576.700um, total=26928.000um
      Rebuilding timing graph   sink capacitance : count=5024, total=4.206pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      Rebuilding timing graph Clock DAG net violations PostConditioning before bufferablility reset:
      Rebuilding timing graph   Transition : {count=3, worst=[0.001ns, 0.001ns, 0.000ns]} avg=0.001ns sd=0.001ns
      Resetting previous bufferability status on all nets so that PostConditioning will attempt to fix all clock tree violations.
      Clock DAG stats PostConditioning initial state:
        cell counts    : b=86, i=0, cg=0, l=0, total=86
        cell areas     : b=656.640um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=656.640um^2
        gate capacitance : top=0.000pF, trunk=0.363pF, leaf=4.206pF, total=4.569pF
        wire capacitance : top=0.000pF, trunk=0.507pF, leaf=4.048pF, total=4.555pF
        wire lengths   : top=0.000um, trunk=3351.300um, leaf=23576.700um, total=26928.000um
        sink capacitance : count=5024, total=4.206pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      Clock DAG net violations PostConditioning initial state:
        Transition : {count=3, worst=[0.001ns, 0.001ns, 0.000ns]} avg=0.001ns sd=0.001ns
      Recomputing CTS skew targets... 
        Resolving skew group constraints... 
          Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
        Resolving skew group constraints done.
      Recomputing CTS skew targets done.
      Fixing DRVs... 
        Fixing clock tree DRVs: 
        Fixing clock tree DRVs: .
        Fixing clock tree DRVs: ..
        Fixing clock tree DRVs: ...
        Fixing clock tree DRVs: ... 20% 
        Fixing clock tree DRVs: ... 20% .
        Fixing clock tree DRVs: ... 20% ..
        Fixing clock tree DRVs: ... 20% ...
        Fixing clock tree DRVs: ... 20% ... 40% 
        Fixing clock tree DRVs: ... 20% ... 40% .
        Fixing clock tree DRVs: ... 20% ... 40% ..
        Fixing clock tree DRVs: ... 20% ... 40% ...
        Fixing clock tree DRVs: ... 20% ... 40% ... 60% 
        Fixing clock tree DRVs: ... 20% ... 40% ... 60% .
        Fixing clock tree DRVs: ... 20% ... 40% ... 60% ..
        Fixing clock tree DRVs: ... 20% ... 40% ... 60% ...
        Fixing clock tree DRVs: ... 20% ... 40% ... 60% ... 80% 
        Fixing clock tree DRVs: ... 20% ... 40% ... 60% ... 80% .
        Fixing clock tree DRVs: ... 20% ... 40% ... 60% ... 80% ..
        Fixing clock tree DRVs: ... 20% ... 40% ... 60% ... 80% ...
        Fixing clock tree DRVs: ... 20% ... 40% ... 60% ... 80% ... 100% 
        CCOpt-PostConditioning: considered: 87, tested: 87, violation detected: 3, cannot run: 0, attempted: 3, failed: 0, sized: 3
        
        PRO Statistics: Fix DRVs (cell sizing):
        =======================================
        
        Cell changes by Net Type:
        
        ------------------------------
        Net Type    Attempted    Sized
        ------------------------------
        top             0          0
        trunk           0          0
        leaf            3          3
        ------------------------------
        Total           3          3
        ------------------------------
        
        Upsized: 3, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 5.760um^2
        Max. move: 0.000um, Min. move: 0.000um, Avg. move: 0.000um
        
        Clock DAG stats PostConditioning after DRV fixing:
          cell counts    : b=86, i=0, cg=0, l=0, total=86
          cell areas     : b=662.400um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=662.400um^2
          gate capacitance : top=0.000pF, trunk=0.367pF, leaf=4.206pF, total=4.572pF
          wire capacitance : top=0.000pF, trunk=0.507pF, leaf=4.048pF, total=4.555pF
          wire lengths   : top=0.000um, trunk=3351.300um, leaf=23576.700um, total=26928.000um
          sink capacitance : count=5024, total=4.206pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
        Clock DAG net violations PostConditioning after DRV fixing:none
        Clock tree state PostConditioning after DRV fixing:
          clock_tree clk: worst slew is leaf(0.104),trunk(0.098),top(nil), margined worst slew is leaf(0.104),trunk(0.098),top(nil)
          skew_group clk/CON: insertion delay [min=0.246, max=0.286, avg=0.268, sd=0.008], skew [0.041 vs 0.057, 100% {0.246, 0.269, 0.286}] (wid=0.033 ws=0.025) (gid=0.266 gs=0.041)
        Clock network insertion delays are now [0.246ns, 0.286ns] average 0.268ns std.dev 0.008ns
      Fixing DRVs done.
      
      Slew Diagnostics: After DRV fixing
      ==================================
      
      Global Causes:
      
      -------------------------------------
      Cause
      -------------------------------------
      DRV fixing with buffering is disabled
      -------------------------------------
      
      Top 5 overslews:
      
      ---------------------------------
      Overslew    Causes    Driving Pin
      ---------------------------------
        (empty table)
      ---------------------------------
      
      Slew Diagnostics Counts:
      
      -------------------
      Cause    Occurences
      -------------------
        (empty table)
      -------------------
      
      Reconnecting optimized routes... 
      Reconnecting optimized routes done.
      Refining placement... 
*
* Starting clock placement refinement...
*
* First pass: Refine non-clock instances...
*
*** Starting refinePlace (0:13:35 mem=1526.3M) ***
Total net bbox length = 4.501e+05 (1.906e+05 2.595e+05) (ext = 2.376e+04)
**ERROR: (IMPSP-2002):	Density too high (99.1%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
Total net bbox length = 4.501e+05 (1.906e+05 2.595e+05) (ext = 2.376e+04)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1526.3MB
*** Finished refinePlace (0:13:35 mem=1526.3M) ***
*
* Second pass: Refine clock instances...
*
*** Starting refinePlace (0:13:35 mem=1526.3M) ***
Total net bbox length = 4.501e+05 (1.906e+05 2.595e+05) (ext = 2.376e+04)
**ERROR: (IMPSP-2002):	Density too high (99.2%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
Total net bbox length = 4.501e+05 (1.906e+05 2.595e+05) (ext = 2.376e+04)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1526.3MB
*** Finished refinePlace (0:13:35 mem=1526.3M) ***
*
* No clock instances moved during refinement.
*
* Finished with clock placement refinement.
*

      Refining placement done.
      Set dirty flag on 6 insts, 12 nets
      Updating RC parasitics by calling: "extractRC -noRouteCheck"... Extraction called for design 'fullchip' of instances=62103 and nets=28942 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:00.0  MEM: 1526.297M)

      Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
      Rebuilding timing graph... 
      Rebuilding timing graph done.
      Rebuilding timing graph Clock DAG stats PostConditioning final:
      Rebuilding timing graph   cell counts    : b=86, i=0, cg=0, l=0, total=86
      Rebuilding timing graph   cell areas     : b=662.400um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=662.400um^2
      Rebuilding timing graph   gate capacitance : top=0.000pF, trunk=0.367pF, leaf=4.206pF, total=4.572pF
      Rebuilding timing graph   wire capacitance : top=0.000pF, trunk=0.507pF, leaf=4.048pF, total=4.555pF
      Rebuilding timing graph   wire lengths   : top=0.000um, trunk=3351.300um, leaf=23576.700um, total=26928.000um
      Rebuilding timing graph   sink capacitance : count=5024, total=4.206pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      Rebuilding timing graph Clock DAG net violations PostConditioning final:none
    PostConditioning done.
Net route status summary:
  Clock:        87 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=87)
  Non-clock: 24736 (unrouted=0, trialRouted=24736, noStatus=0, routed=0, fixed=0)
(Not counting 4119 nets with <2 term connections)
    Clock DAG stats after post-conditioning:
      cell counts    : b=86, i=0, cg=0, l=0, total=86
      cell areas     : b=662.400um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=662.400um^2
      gate capacitance : top=0.000pF, trunk=0.367pF, leaf=4.206pF, total=4.572pF
      wire capacitance : top=0.000pF, trunk=0.507pF, leaf=4.048pF, total=4.555pF
      wire lengths   : top=0.000um, trunk=3351.300um, leaf=23576.700um, total=26928.000um
      sink capacitance : count=5024, total=4.206pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after post-conditioning:none
    Clock tree state after post-conditioning:
      clock_tree clk: worst slew is leaf(0.104),trunk(0.098),top(nil), margined worst slew is leaf(0.104),trunk(0.098),top(nil)
      skew_group clk/CON: insertion delay [min=0.246, max=0.286, avg=0.268, sd=0.008], skew [0.041 vs 0.057, 100% {0.246, 0.269, 0.286}] (wid=0.033 ws=0.025) (gid=0.266 gs=0.041)
    Clock network insertion delays are now [0.246ns, 0.286ns] average 0.268ns std.dev 0.008ns
  Updating netlist done.
  
  Clock DAG stats at end of CTS:
  ==============================
  
  -------------------------------
  Cell type      Count    Area
  -------------------------------
  Buffers         86      662.400
  Inverters        0        0.000
  Clock Gates      0        0.000
  Clock Logic      0        0.000
  All             86      662.400
  -------------------------------
  
  
  Clock DAG wire lengths at end of CTS:
  =====================================
  
  --------------------
  Type     Wire Length
  --------------------
  Top           0.000
  Trunk      3351.300
  Leaf      23576.700
  Total     26928.000
  --------------------
  
  
  Clock DAG capacitances at end of CTS:
  =====================================
  
  --------------------------------
  Type     Gate     Wire     Total
  --------------------------------
  Top      0.000    0.000    0.000
  Trunk    0.367    0.507    0.874
  Leaf     4.206    4.048    8.254
  Total    4.572    4.555    9.128
  --------------------------------
  
  
  Clock DAG sink capacitances at end of CTS:
  ==========================================
  
  --------------------------------------------------------
  Count    Total    Average    Std. Dev.    Min      Max
  --------------------------------------------------------
  5024     4.206     0.001       0.000      0.001    0.001
  --------------------------------------------------------
  
  
  Clock DAG net violations at end of CTS:
  =======================================
  
  None
  
  
  Clock tree summary at end of CTS:
  =================================
  
  -----------------------------------------------------
  Clock Tree        Worst Trunk Slew    Worst Leaf Slew
  -----------------------------------------------------
  clock_tree clk         0.098               0.104
  -----------------------------------------------------
  
  
  Skew group summary at end of CTS:
  =================================
  
  --------------------------------------------------------------------------------------------------------------------------------------------------------------
  Half-corner      Skew Group    Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
  --------------------------------------------------------------------------------------------------------------------------------------------------------------
  WC:setup.late    clk/CON       0.246     0.286     0.041       0.057         0.025           0.013           0.268        0.008     100% {0.246, 0.269, 0.286}
  --------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  Clock network insertion delays are now [0.246ns, 0.286ns] average 0.268ns std.dev 0.008ns
  
  Found a total of 0 clock tree pins with a slew violation.
  
Synthesizing clock trees done.
Connecting clock gate test enables... 
Connecting clock gate test enables done.
**WARN: (IMPCCOPT-2015):	Innovus will not update I/O latencies for the following reason(s):
 * CCOpt property update_io_latency is false

Setting all clocks to propagated mode.
CON
Resetting all latency settings from fanout cone of clock 'clk'
Resetting all latency settings from fanout cone of clock 'clk'
Clock DAG stats after update timingGraph:
  cell counts    : b=86, i=0, cg=0, l=0, total=86
  cell areas     : b=662.400um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=662.400um^2
  gate capacitance : top=0.000pF, trunk=0.367pF, leaf=4.206pF, total=4.572pF
  wire capacitance : top=0.000pF, trunk=0.507pF, leaf=4.048pF, total=4.555pF
  wire lengths   : top=0.000um, trunk=3351.300um, leaf=23576.700um, total=26928.000um
  sink capacitance : count=5024, total=4.206pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
Clock DAG net violations after update timingGraph:none
Clock tree state after update timingGraph:
  clock_tree clk: worst slew is leaf(0.104),trunk(0.098),top(nil), margined worst slew is leaf(0.104),trunk(0.098),top(nil)
  skew_group clk/CON: insertion delay [min=0.246, max=0.286, avg=0.268, sd=0.008], skew [0.041 vs 0.057, 100% {0.246, 0.269, 0.286}] (wid=0.033 ws=0.025) (gid=0.266 gs=0.041)
Clock network insertion delays are now [0.246ns, 0.286ns] average 0.268ns std.dev 0.008ns
Logging CTS constraint violations... 
  No violations found.
Logging CTS constraint violations done.
Synthesizing clock trees with CCOpt done.
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
-powerEffort high                          # enums={none low high}, default=none, user setting
-leakageToDynamicRatio 0.5                 # float, default=1, user setting
-setupDynamicPowerViewAsDefaultView false
                                           # bool, default=false, private
WC_VIEW BC_VIEW
GigaOpt running with 1 threads.
**WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain. To avoid this message, review the floorplan, msv setting, the library setting or set manualy those cells as dont_use.
	Cell FILL1_LL, site bcore.
	Cell FILL_NW_HH, site bcore.
	Cell FILL_NW_LL, site bcore.
	Cell GFILL, site gacore.
	Cell GFILL10, site gacore.
	Cell GFILL2, site gacore.
	Cell GFILL3, site gacore.
	Cell GFILL4, site gacore.
	Cell LVLLHCD1, site bcore.
	Cell LVLLHCD2, site bcore.
	Cell LVLLHCD4, site bcore.
	Cell LVLLHCD8, site bcore.
	Cell LVLLHD1, site bcore.
	Cell LVLLHD2, site bcore.
	Cell LVLLHD4, site bcore.
	Cell LVLLHD8, site bcore.
.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1517.9M, totSessionCpu=0:13:39 **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0; extra slack 0.1
setUsefulSkewMode -noEcoRoute
**INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
WC_VIEW BC_VIEW
-powerEffort high                          # enums={none low high}, default=none, user setting
-leakageToDynamicRatio 0.5                 # float, default=1, user setting
-setupDynamicPowerViewAsDefaultView false
                                           # bool, default=false, private
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1517.9M)
** Profile ** Start :  cpu=0:00:00.0, mem=1517.9M
** Profile ** Other data :  cpu=0:00:00.1, mem=1517.9M
#################################################################################
# Design Stage: PreRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
End delay calculation. (MEM=1590.97 CPU=0:00:03.1 REAL=0:00:03.0)
*** CDM Built up (cpu=0:00:03.3  real=0:00:03.0  mem= 1591.0M) ***
*** Done Building Timing Graph (cpu=0:00:03.8 real=0:00:04.0 totSessionCpu=0:13:43 mem=1591.0M)
** Profile ** Overall slacks :  cpu=0:00:03.9, mem=1591.0M
** Profile ** DRVs :  cpu=0:00:00.4, mem=1591.0M

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -0.019  |
|           TNS (ns):| -1.135  |
|    Violating Paths:|   171   |
|          All Paths:|  6712   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 53.679%
       (99.250% with Fillers)
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1591.0M
**optDesign ... cpu = 0:00:05, real = 0:00:05, mem = 1533.7M, totSessionCpu=0:13:44 **
** INFO : this run is activating low effort ccoptDesign flow

**WARN: (IMPOPT-3663):	Power view is not set. First setup analysis view (WC_VIEW) will be treated as power view and VT partitioning will be done on basis of leakage specified in this view. If this is incorrect, specify correct power view via command "set_power_analysis_mode -analysis_view <view_name>".

Type 'man IMPOPT-3663' for more detail.

Power view               = WC_VIEW
Number of VT partitions  = 2
Standard cells in design = 811
Instances in design      = 22413

Instance distribution across the VT partitions:

 LVT : inst = 4247 (18.9%), cells = 335 (41%)
   Lib tcbn65gpluswc        : inst = 4247 (18.9%)

 HVT : inst = 18166 (81.1%), cells = 457 (56%)
   Lib tcbn65gpluswc        : inst = 18166 (81.1%)

Reporting took 0 sec
*** Starting optimizing excluded clock nets MEM= 1533.8M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1533.8M) ***
*** Starting optimizing excluded clock nets MEM= 1533.8M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1533.8M) ***
Include MVT Delays for Hold Opt
*** Timing NOT met, worst failing slack is -0.019
*** Check timing (0:00:00.0)
**INFO: Num dontuse cells 97, Num usable cells 844
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 97, Num usable cells 844
Begin: GigaOpt Optimization in TNS mode
Info: 87 nets with fixed/cover wires excluded.
Info: 87 clock nets excluded from IPO operation.
*info: 87 clock nets excluded
*info: 2 special nets excluded.
*info: 123 no-driver nets excluded.
*info: 87 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -0.019 TNS Slack -1.135 Density 99.25
Optimizer TNS Opt
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.019|   -0.019|  -1.135|   -1.135|    99.25%|   0:00:00.0| 1718.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q3_reg_19_/D                                       |
|  -0.019|   -0.019|  -0.861|   -0.861|    99.25%|   0:00:01.0| 1722.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q3_reg_19_/D                                       |
|  -0.019|   -0.019|  -0.849|   -0.849|    99.25%|   0:00:00.0| 1722.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q3_reg_19_/D                                       |
|  -0.019|   -0.019|  -0.796|   -0.796|    99.25%|   0:00:01.0| 1722.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q3_reg_19_/D                                       |
|  -0.019|   -0.019|  -0.796|   -0.796|    99.25%|   0:00:00.0| 1722.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q3_reg_19_/D                                       |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:02.9 real=0:00:02.0 mem=1722.0M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:03.0 real=0:00:02.0 mem=1722.0M) ***
** GigaOpt Optimizer WNS Slack -0.019 TNS Slack -0.796 Density 99.25
*** Starting refinePlace (0:13:56 mem=1740.0M) ***
Total net bbox length = 4.501e+05 (1.906e+05 2.595e+05) (ext = 2.376e+04)
Density distribution unevenness ratio = 0.485%
Density distribution unevenness ratio = 2.067%
Move report: Timing Driven Placement moves 61240 insts, mean move: 4.78 um, max move: 74.80 um
	Max move on inst (core_instance/mac_array_instance/col_idx_2__mac_col_inst/U136): (147.60, 290.80) --> (154.00, 222.40)
	Runtime: CPU: 0:00:10.6 REAL: 0:00:10.0 MEM: 1782.5MB
**ERROR: (IMPSP-2002):	Density too high (99.2%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
Total net bbox length = 4.286e+05 (1.931e+05 2.355e+05) (ext = 2.455e+04)
Runtime: CPU: 0:00:10.6 REAL: 0:00:10.0 MEM: 1782.5MB
*** Finished refinePlace (0:14:06 mem=1782.5M) ***
Finished re-routing un-routed nets (0:00:00.1 1782.5M)


Density : 0.9925
Max route overflow : 0.0004


*** Finish Physical Update (cpu=0:00:12.7 real=0:00:13.0 mem=1782.5M) ***
** GigaOpt Optimizer WNS Slack -0.074 TNS Slack -11.062 Density 99.25
Recovering Place ECO bump
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.074|   -0.074| -11.062|  -11.062|    99.25%|   0:00:00.0| 1782.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q3_reg_19_/D                                       |
|  -0.055|   -0.055|  -9.789|   -9.789|    99.25%|   0:00:00.0| 1782.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q2_reg_7_/D                                        |
|  -0.055|   -0.055|  -7.537|   -7.537|    99.25%|   0:00:00.0| 1782.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q2_reg_7_/D                                        |
|  -0.055|   -0.055|  -7.537|   -7.537|    99.25%|   0:00:00.0| 1782.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q2_reg_7_/D                                        |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.3 real=0:00:00.0 mem=1782.5M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:00.3 real=0:00:00.0 mem=1782.5M) ***
** GigaOpt Optimizer WNS Slack -0.055 TNS Slack -7.537 Density 99.25
*** Starting refinePlace (0:14:09 mem=1782.5M) ***
Total net bbox length = 4.301e+05 (1.931e+05 2.370e+05) (ext = 2.456e+04)
**ERROR: (IMPSP-2002):	Density too high (99.2%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
Total net bbox length = 4.301e+05 (1.931e+05 2.370e+05) (ext = 2.456e+04)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1782.5MB
*** Finished refinePlace (0:14:09 mem=1782.5M) ***
Finished re-routing un-routed nets (0:00:00.0 1782.5M)


Density : 0.9925
Max route overflow : 0.0004


*** Finish Physical Update (cpu=0:00:00.6 real=0:00:00.0 mem=1782.5M) ***
** GigaOpt Optimizer WNS Slack -0.055 TNS Slack -7.638 Density 99.25

*** Finish post-CTS Setup Fixing (cpu=0:00:19.2 real=0:00:19.0 mem=1782.5M) ***

End: GigaOpt Optimization in TNS mode
**INFO: Num dontuse cells 97, Num usable cells 844
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 97, Num usable cells 844
Begin: GigaOpt Optimization in WNS mode
Info: 87 nets with fixed/cover wires excluded.
Info: 87 clock nets excluded from IPO operation.
*info: 87 clock nets excluded
*info: 2 special nets excluded.
*info: 123 no-driver nets excluded.
*info: 87 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -0.055 TNS Slack -7.638 Density 99.25
Optimizer WNS Pass 0
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.055|   -0.055|  -7.638|   -7.638|    99.25%|   0:00:00.0| 1729.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q2_reg_7_/D                                        |
|  -0.046|   -0.046|  -6.244|   -6.244|    99.25%|   0:00:00.0| 1729.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_11_/D                                       |
|  -0.038|   -0.038|  -4.604|   -4.604|    99.25%|   0:00:00.0| 1729.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_12_/D                                       |
|  -0.029|   -0.029|  -3.658|   -3.658|    99.25%|   0:00:00.0| 1731.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_14_/D                                       |
|  -0.025|   -0.025|  -2.611|   -2.611|    99.25%|   0:00:02.0| 1731.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q2_reg_19_/D                                       |
|  -0.022|   -0.022|  -2.489|   -2.489|    99.25%|   0:00:02.0| 1735.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_12_/D                                       |
|  -0.022|   -0.022|  -2.443|   -2.443|    99.25%|   0:00:02.0| 1735.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_12_/D                                       |
|  -0.022|   -0.022|  -2.183|   -2.183|    99.25%|   0:00:01.0| 1735.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_12_/D                                       |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
#################################################################################
# Design Stage: PreRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
*** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
End delay calculation. (MEM=0 CPU=0:00:03.1 REAL=0:00:04.0)
*** CDM Built up (cpu=0:00:04.3  real=0:00:05.0  mem= 0.0M) ***
{ slack_summary { { columns { path_group } { total_neg_slack } { worst_slack } { num_of_violations } { num_of_paths } } { default { -2.622 } { -0.109 } { 46 } { 5430 } } } }

_______________________________________________________________________
skewClock sized 0 and inserted 7 insts
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.009|   -0.009|  -0.233|   -0.233|    99.25%|   0:00:13.0| 1759.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q1_reg_16_/D                                       |
|  -0.009|   -0.009|  -0.153|   -0.153|    99.25%|   0:00:03.0| 1759.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q4_reg_16_/D                                       |
|  -0.009|   -0.009|  -0.146|   -0.146|    99.25%|   0:00:01.0| 1759.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q4_reg_16_/D                                       |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
skewClock sized 0 and inserted 6 insts
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.004|   -0.004|  -0.011|   -0.011|    99.25%|   0:00:07.0| 1760.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_15_/D                                       |
|  -0.003|   -0.003|  -0.009|   -0.009|    99.26%|   0:00:01.0| 1760.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_15_/D                                       |
|  -0.003|   -0.003|  -0.008|   -0.008|    99.26%|   0:00:00.0| 1760.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_15_/D                                       |
|  -0.003|   -0.003|  -0.008|   -0.008|    99.25%|   0:00:02.0| 1760.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_15_/D                                       |
|  -0.003|   -0.003|  -0.008|   -0.008|    99.25%|   0:00:00.0| 1760.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_15_/D                                       |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:33.8 real=0:00:34.0 mem=1760.8M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:33.8 real=0:00:34.0 mem=1760.8M) ***
** GigaOpt Optimizer WNS Slack -0.003 TNS Slack -0.008 Density 99.25
*** Starting refinePlace (0:14:48 mem=1776.8M) ***
Total net bbox length = 4.305e+05 (1.933e+05 2.372e+05) (ext = 2.456e+04)
Density distribution unevenness ratio = 2.068%
Density distribution unevenness ratio = 2.260%
Move report: Timing Driven Placement moves 60560 insts, mean move: 4.58 um, max move: 130.00 um
	Max move on inst (core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/U39): (358.20, 353.80) --> (347.00, 235.00)
	Runtime: CPU: 0:00:15.1 REAL: 0:00:15.0 MEM: 1813.8MB
**ERROR: (IMPSP-2002):	Density too high (99.3%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
Total net bbox length = 4.155e+05 (1.866e+05 2.289e+05) (ext = 2.479e+04)
Runtime: CPU: 0:00:15.1 REAL: 0:00:15.0 MEM: 1813.8MB
*** Finished refinePlace (0:15:03 mem=1813.8M) ***
Finished re-routing un-routed nets (0:00:00.2 1813.8M)


Density : 0.9930
Max route overflow : 0.0004


*** Finish Physical Update (cpu=0:00:17.9 real=0:00:18.0 mem=1813.8M) ***
** GigaOpt Optimizer WNS Slack -0.167 TNS Slack -12.294 Density 99.30
Skipped Place ECO bump recovery (WNS opt)
Optimizer WNS Pass 1
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.167|   -0.167| -12.294|  -12.294|    99.30%|   0:00:00.0| 1813.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_16_/D                                       |
|  -0.158|   -0.158| -11.597|  -11.597|    99.29%|   0:00:01.0| 1813.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_16_/D                                       |
|  -0.156|   -0.156| -11.467|  -11.467|    99.29%|   0:00:00.0| 1813.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_16_/D                                       |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
skewClock sized 0 and inserted 15 insts
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.079|   -0.079|  -4.013|   -4.013|    99.29%|   0:00:05.0| 1792.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_16_/D                                       |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
skewClock sized 0 and inserted 6 insts
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.053|   -0.053|  -0.962|   -0.962|    99.29%|   0:00:03.0| 1794.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q7_reg_13_/D                                       |
|  -0.052|   -0.052|  -0.949|   -0.949|    99.29%|   0:00:01.0| 1794.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q7_reg_13_/D                                       |
|  -0.052|   -0.052|  -0.949|   -0.949|    99.29%|   0:00:00.0| 1794.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q7_reg_13_/D                                       |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:10.2 real=0:00:10.0 mem=1794.6M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:10.3 real=0:00:10.0 mem=1794.6M) ***
** GigaOpt Optimizer WNS Slack -0.052 TNS Slack -0.949 Density 99.29
*** Starting refinePlace (0:15:17 mem=1794.6M) ***
Total net bbox length = 4.177e+05 (1.869e+05 2.307e+05) (ext = 2.478e+04)
Density distribution unevenness ratio = 2.257%
Density distribution unevenness ratio = 2.323%
Move report: Timing Driven Placement moves 55523 insts, mean move: 2.01 um, max move: 71.60 um
	Max move on inst (core_instance/mac_array_instance/col_idx_3__mac_col_inst/FE_OFC1063_q_temp_144_): (172.00, 330.40) --> (143.60, 287.20)
	Runtime: CPU: 0:00:10.2 REAL: 0:00:10.0 MEM: 1823.8MB
**ERROR: (IMPSP-2002):	Density too high (99.4%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
Total net bbox length = 4.125e+05 (1.851e+05 2.274e+05) (ext = 2.485e+04)
Runtime: CPU: 0:00:10.2 REAL: 0:00:10.0 MEM: 1823.8MB
*** Finished refinePlace (0:15:27 mem=1823.8M) ***
Finished re-routing un-routed nets (0:00:00.1 1823.8M)


Density : 0.9936
Max route overflow : 0.0004


*** Finish Physical Update (cpu=0:00:11.8 real=0:00:12.0 mem=1823.8M) ***
** GigaOpt Optimizer WNS Slack -0.037 TNS Slack -0.653 Density 99.36

*** Finish post-CTS Setup Fixing (cpu=0:01:15 real=0:01:15 mem=1823.8M) ***

End: GigaOpt Optimization in WNS mode
**INFO: Num dontuse cells 97, Num usable cells 844
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 97, Num usable cells 844
Begin: GigaOpt Optimization in TNS mode
Info: 87 nets with fixed/cover wires excluded.
Info: 121 clock nets excluded from IPO operation.
*info: 121 clock nets excluded
*info: 2 special nets excluded.
*info: 123 no-driver nets excluded.
*info: 87 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -0.037 TNS Slack -0.653 Density 99.36
Optimizer TNS Opt
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.037|   -0.037|  -0.653|   -0.653|    99.36%|   0:00:01.0| 1777.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q7_reg_13_/D                                       |
|  -0.023|   -0.023|  -0.081|   -0.081|    99.37%|   0:00:02.0| 1778.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q7_reg_13_/D                                       |
|  -0.023|   -0.023|  -0.081|   -0.081|    99.37%|   0:00:02.0| 1778.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q4_reg_19_/D                                       |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:05.0 real=0:00:05.0 mem=1778.9M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:05.0 real=0:00:05.0 mem=1778.9M) ***
** GigaOpt Optimizer WNS Slack -0.023 TNS Slack -0.081 Density 99.37
*** Starting refinePlace (0:15:39 mem=1794.9M) ***
Total net bbox length = 4.141e+05 (1.852e+05 2.289e+05) (ext = 2.485e+04)
Density distribution unevenness ratio = 2.326%
Density distribution unevenness ratio = 2.148%
Move report: Timing Driven Placement moves 49666 insts, mean move: 1.29 um, max move: 43.80 um
	Max move on inst (core_instance/mac_array_instance/col_idx_3__mac_col_inst/FE_OFC1063_q_temp_144_): (143.60, 287.20) --> (164.00, 310.60)
	Runtime: CPU: 0:00:08.6 REAL: 0:00:08.0 MEM: 1821.1MB
**ERROR: (IMPSP-2002):	Density too high (99.4%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
Total net bbox length = 4.114e+05 (1.844e+05 2.270e+05) (ext = 2.483e+04)
Runtime: CPU: 0:00:08.7 REAL: 0:00:08.0 MEM: 1821.1MB
*** Finished refinePlace (0:15:48 mem=1821.1M) ***
Finished re-routing un-routed nets (0:00:00.0 1821.1M)


Density : 0.9937
Max route overflow : 0.0004


*** Finish Physical Update (cpu=0:00:09.9 real=0:00:10.0 mem=1821.1M) ***
** GigaOpt Optimizer WNS Slack -0.046 TNS Slack -0.811 Density 99.37
Recovering Place ECO bump
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.046|   -0.046|  -0.811|   -0.811|    99.37%|   0:00:00.0| 1821.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q7_reg_13_/D                                       |
|   0.003|    0.003|   0.000|    0.000|    99.37%|   0:00:00.0| 1821.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q4_reg_19_/D                                       |
|   0.010|    0.010|   0.000|    0.000|    99.37%|   0:00:00.0| 1821.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q4_reg_19_/D                                       |
|   0.015|    0.015|   0.000|    0.000|    99.37%|   0:00:01.0| 1821.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_19_/D                                       |
|   0.015|    0.015|   0.000|    0.000|    99.37%|   0:00:00.0| 1821.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_19_/D                                       |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.9 real=0:00:01.0 mem=1821.1M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:00.9 real=0:00:01.0 mem=1821.1M) ***
** GigaOpt Optimizer WNS Slack 0.015 TNS Slack 0.000 Density 99.37
*** Starting refinePlace (0:15:50 mem=1821.1M) ***
Total net bbox length = 4.128e+05 (1.844e+05 2.285e+05) (ext = 2.482e+04)
**ERROR: (IMPSP-2002):	Density too high (99.4%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
Total net bbox length = 4.128e+05 (1.844e+05 2.285e+05) (ext = 2.482e+04)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1821.1MB
*** Finished refinePlace (0:15:50 mem=1821.1M) ***
Finished re-routing un-routed nets (0:00:00.0 1821.1M)


Density : 0.9937
Max route overflow : 0.0004


*** Finish Physical Update (cpu=0:00:00.7 real=0:00:00.0 mem=1821.1M) ***
** GigaOpt Optimizer WNS Slack 0.009 TNS Slack 0.000 Density 99.37

*** Finish post-CTS Setup Fixing (cpu=0:00:17.8 real=0:00:18.0 mem=1821.1M) ***

End: GigaOpt Optimization in TNS mode
Info: 87 nets with fixed/cover wires excluded.
Info: 121 clock nets excluded from IPO operation.
[NR-eagl] honorMsvRouteConstraint: false
[NR-eagl] honorClockSpecNDR      : 0
[NR-eagl] minRouteLayer          : 2
[NR-eagl] maxRouteLayer          : 4
[NR-eagl] numTracksPerClockWire  : 0
[NR-eagl] Layer1 has no routable track
[NR-eagl] Layer2 has single uniform track structure
[NR-eagl] Layer3 has single uniform track structure
[NR-eagl] Layer4 has single uniform track structure
[NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=7992 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eagl] numPreroutedNet = 87  numPreroutedWires = 15935
[NR-eagl] Read numTotalNets=24853  numIgnoredNets=97
[NR-eagl] There are 34 clock nets ( 34 with NDR ).
[NR-eagl] ============ Routing rule table ============
[NR-eagl] Rule id 0. Nets 24722 
[NR-eagl] id=0  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400
[NR-eagl] Rule id 1. Nets 34 
[NR-eagl] id=1  routeTrackId=0  extraSpace=1  numShields=0  maxHorDemand=2  maxVerDemand=2
[NR-eagl] Pitch:  L1=720  L2=800  L3=800  L4=800
[NR-eagl] ========================================
[NR-eagl] 
[NR-eagl] Layer group 1: route 34 net(s) in layer range [3, 4]
[NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.492000e+02um
[NR-eagl] 
[NR-eagl] Layer group 2: route 24722 net(s) in layer range [2, 4]
[NR-eagl] earlyGlobalRoute overflow of layer group 2: 0.39% H + 0.40% V. EstWL: 4.615578e+05um
[NR-eagl] 
[NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.27% H + 0.18% V
[NR-eagl] Overflow after earlyGlobalRoute 0.32% H + 0.23% V
[NR-eagl] Layer1(M1)(F) length: 1.200000e+01um, number of vias: 86468
[NR-eagl] Layer2(M2)(V) length: 1.628890e+05um, number of vias: 115871
[NR-eagl] Layer3(M3)(H) length: 2.269758e+05um, number of vias: 13213
[NR-eagl] Layer4(M4)(V) length: 1.152223e+05um, number of vias: 0
[NR-eagl] Total length: 5.050992e+05um, number of vias: 215552
[NR-eagl] End Peak syMemory usage = 1628.9 MB
[NR-eagl] Early Global Router Kernel+IO runtime : 1.22 seconds
Extraction called for design 'fullchip' of instances=62133 and nets=24978 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:01.0  MEM: 1624.910M)
Compute RC Scale Done ...
Local HotSpot Analysis: normalized max congestion hotspot area = 0.44, normalized total congestion hotspot area = 0.44 (area is in unit of 4 std-cell row bins)
HotSpot [1] box (384.40 247.60 406.00 269.20)
#################################################################################
# Design Stage: PreRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
End delay calculation. (MEM=1715.68 CPU=0:00:03.1 REAL=0:00:03.0)
*** CDM Built up (cpu=0:00:04.1  real=0:00:04.0  mem= 1715.7M) ***
Begin: GigaOpt postEco DRV Optimization
Info: 87 nets with fixed/cover wires excluded.
Info: 121 clock nets excluded from IPO operation.
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |           |           |           |         |            |           |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|     5   |    10   |     1   |      1  |     0   |     0   |     0   |     0   | -0.01 |          0|          0|          0|  99.37  |            |           |
|     2   |     4   |     0   |      0  |     0   |     0   |     0   |     0   | -0.01 |          0|          0|          3|  99.37  |   0:00:00.0|    1792.0M|
|     2   |     4   |     0   |      0  |     0   |     0   |     0   |     0   | -0.01 |          0|          0|          0|  99.37  |   0:00:00.0|    1792.0M|
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+

*** Finish DRV Fixing (cpu=0:00:00.6 real=0:00:00.0 mem=1792.0M) ***

*** Starting refinePlace (0:16:02 mem=1824.0M) ***
Total net bbox length = 4.128e+05 (1.844e+05 2.285e+05) (ext = 2.482e+04)
**ERROR: (IMPSP-2002):	Density too high (99.4%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
Total net bbox length = 4.128e+05 (1.844e+05 2.285e+05) (ext = 2.482e+04)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1824.0MB
*** Finished refinePlace (0:16:02 mem=1824.0M) ***
Finished re-routing un-routed nets (0:00:00.0 1824.0M)


Density : 0.9937
Max route overflow : 0.0032


*** Finish Physical Update (cpu=0:00:00.5 real=0:00:01.0 mem=1824.0M) ***
End: GigaOpt postEco DRV Optimization
GigaOpt: WNS changes after routing: 0.009 -> -0.014 (bump = 0.023)
Begin: GigaOpt postEco optimization
Info: 87 nets with fixed/cover wires excluded.
Info: 121 clock nets excluded from IPO operation.
*info: 121 clock nets excluded
*info: 2 special nets excluded.
*info: 123 no-driver nets excluded.
*info: 87 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -0.014 TNS Slack -0.112 Density 99.37
Optimizer WNS Pass 0
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.014|   -0.014|  -0.112|   -0.112|    99.37%|   0:00:00.0| 1826.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q2_reg_16_/D                                       |
|   0.000|    0.000|   0.000|    0.000|    99.37%|   0:00:01.0| 1826.3M|   WC_VIEW|       NA| NA                                                 |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.4 real=0:00:01.0 mem=1826.3M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:00.4 real=0:00:01.0 mem=1826.3M) ***
** GigaOpt Optimizer WNS Slack 0.000 TNS Slack 0.000 Density 99.37
*** Starting refinePlace (0:16:07 mem=1826.3M) ***
Total net bbox length = 4.132e+05 (1.844e+05 2.288e+05) (ext = 2.482e+04)
**ERROR: (IMPSP-2002):	Density too high (99.4%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
Total net bbox length = 4.132e+05 (1.844e+05 2.288e+05) (ext = 2.482e+04)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1826.3MB
*** Finished refinePlace (0:16:07 mem=1826.3M) ***
Finished re-routing un-routed nets (0:00:00.0 1826.3M)


Density : 0.9937
Max route overflow : 0.0032


*** Finish Physical Update (cpu=0:00:00.6 real=0:00:00.0 mem=1826.3M) ***
** GigaOpt Optimizer WNS Slack 0.000 TNS Slack 0.000 Density 99.37

*** Finish post-CTS Setup Fixing (cpu=0:00:01.5 real=0:00:01.0 mem=1826.3M) ***

End: GigaOpt postEco optimization
*** Steiner Routed Nets: 0.129%; Threshold: 100; Threshold for Hold: 100
Re-routed 0 nets
**optDesign ... cpu = 0:02:28, real = 0:02:27, mem = 1641.4M, totSessionCpu=0:16:07 **
** Profile ** Start :  cpu=0:00:00.0, mem=1641.4M
** Profile ** Other data :  cpu=0:00:00.1, mem=1641.4M
** Profile ** Overall slacks :  cpu=0:00:00.2, mem=1649.4M
** Profile ** DRVs :  cpu=0:00:00.4, mem=1649.4M

------------------------------------------------------------
        Before Power Reclaim                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.000  |  0.000  |  0.425  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  6712   |  5406   |  5730   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 53.803%
       (99.374% with Fillers)
Routing Overflow: 0.32% H and 0.23% V
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1649.4M
Info: 87 nets with fixed/cover wires excluded.
Info: 121 clock nets excluded from IPO operation.
WC_VIEW BC_VIEW

Begin Power Analysis

    0.00V	    VSS
    0.90V	    VDD

Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1378.26MB/1378.26MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1378.26MB/1378.26MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1378.26MB/1378.26MB)

Begin Processing Signal Activity


Starting Levelizing
2025-Mar-01 20:51:55 (2025-Mar-02 04:51:55 GMT)
2025-Mar-01 20:51:55 (2025-Mar-02 04:51:55 GMT): 10%
2025-Mar-01 20:51:55 (2025-Mar-02 04:51:55 GMT): 20%
2025-Mar-01 20:51:55 (2025-Mar-02 04:51:55 GMT): 30%
2025-Mar-01 20:51:55 (2025-Mar-02 04:51:55 GMT): 40%
2025-Mar-01 20:51:55 (2025-Mar-02 04:51:55 GMT): 50%
2025-Mar-01 20:51:55 (2025-Mar-02 04:51:55 GMT): 60%
2025-Mar-01 20:51:55 (2025-Mar-02 04:51:55 GMT): 70%
2025-Mar-01 20:51:55 (2025-Mar-02 04:51:55 GMT): 80%
2025-Mar-01 20:51:55 (2025-Mar-02 04:51:55 GMT): 90%

Finished Levelizing
2025-Mar-01 20:51:55 (2025-Mar-02 04:51:55 GMT)

Starting Activity Propagation
2025-Mar-01 20:51:55 (2025-Mar-02 04:51:55 GMT)
2025-Mar-01 20:51:55 (2025-Mar-02 04:51:55 GMT): 10%
2025-Mar-01 20:51:55 (2025-Mar-02 04:51:55 GMT): 20%

Finished Activity Propagation
2025-Mar-01 20:51:56 (2025-Mar-02 04:51:56 GMT)
Ended Processing Signal Activity: (cpu=0:00:01, real=0:00:01, mem(process/total)=1381.83MB/1381.83MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------



Starting Calculating power
2025-Mar-01 20:51:56 (2025-Mar-02 04:51:56 GMT)
 ... Calculating switching power
2025-Mar-01 20:51:56 (2025-Mar-02 04:51:56 GMT): 10%
2025-Mar-01 20:51:56 (2025-Mar-02 04:51:56 GMT): 20%
2025-Mar-01 20:51:56 (2025-Mar-02 04:51:56 GMT): 30%
2025-Mar-01 20:51:56 (2025-Mar-02 04:51:56 GMT): 40%
2025-Mar-01 20:51:56 (2025-Mar-02 04:51:56 GMT): 50%
 ... Calculating internal and leakage power
2025-Mar-01 20:51:57 (2025-Mar-02 04:51:57 GMT): 60%
2025-Mar-01 20:51:58 (2025-Mar-02 04:51:58 GMT): 70%
2025-Mar-01 20:51:58 (2025-Mar-02 04:51:58 GMT): 80%
2025-Mar-01 20:51:59 (2025-Mar-02 04:51:59 GMT): 90%

Finished Calculating power
2025-Mar-01 20:51:59 (2025-Mar-02 04:51:59 GMT)
Ended Power Computation: (cpu=0:00:03, real=0:00:03, mem(process/total)=1381.83MB/1381.83MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1381.83MB/1381.83MB)

Ended Power Analysis: (cpu=0:00:04, real=0:00:04, mem(process/total)=1381.83MB/1381.83MB)

Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 15.23-s045_1 (64bit) 04/22/2016 12:32 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2025-Mar-01 20:51:59 (2025-Mar-02 04:51:59 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: fullchip
*
*	Liberty Libraries used:
*	        WC_VIEW: /home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gpluswc.lib
*
*	Power Domain used:
*		Rail:        VDD 	Voltage:        0.9
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------


Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:       33.71584631 	   67.0422%
Total Switching Power:      15.27540100 	   30.3743%
Total Leakage Power:         1.29923843 	    2.5835%
Total Power:                50.29048581
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         20.43       1.317      0.2774       22.02       43.79
Macro                                  0           0      0.3831      0.3831      0.7618
IO                                     0           0           0           0           0
Combinational                      11.87       10.21      0.6198        22.7       45.14
Clock (Combinational)              1.415       3.748     0.01888       5.182        10.3
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              33.72       15.28       1.299       50.29         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      33.72       15.28       1.299       50.29         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk                                1.415       3.748     0.01888       5.182        10.3
-----------------------------------------------------------------------------------------
Total                              1.415       3.748     0.01888       5.182        10.3
-----------------------------------------------------------------------------------------
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
* 		Highest Average Power: core_instance/FE_USKC1475_CTS_222 (CKBD16): 	   0.08052
* 		Highest Leakage Power: core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/U42 (FA1D4): 	 0.0002621
* 		Total Cap: 	1.60256e-10 F
* 		Total instances in design: 62132
* 		Total instances in design with no power:     0
*                Total instances in design with no activty:     0

* 		Total Fillers and Decap: 39690
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=1387.24MB/1387.24MB)

Begin: Power Optimization
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 99.37
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    99.37%|        -|   0.000|   0.000|   0:00:00.0| 1798.2M|
|    99.37%|        0|   0.000|   0.000|   0:00:04.0| 1798.2M|
|    99.37%|        0|   0.000|   0.000|   0:00:15.0| 1798.2M|
|    99.33%|       69|   0.000|   0.000|   0:00:06.0| 1798.2M|
|    99.33%|        2|   0.000|   0.000|   0:00:00.0| 1798.2M|
|    98.67%|     3075|  -0.018|  -0.065|   0:00:21.0| 1802.1M|
|    98.64%|       76|  -0.018|  -0.065|   0:00:02.0| 1802.1M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -0.018  TNS Slack -0.065 Density 98.64
** Finished Core Power Optimization (cpu = 0:00:48.9) (real = 0:00:49.0) **
Executing incremental physical updates
*** Starting refinePlace (0:17:03 mem=1767.8M) ***
Total net bbox length = 4.134e+05 (1.842e+05 2.292e+05) (ext = 2.482e+04)
Density distribution unevenness ratio = 2.046%
Density distribution unevenness ratio = 2.023%
Move report: Timing Driven Placement moves 46987 insts, mean move: 1.21 um, max move: 63.60 um
	Max move on inst (core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/U223): (261.60, 409.60) --> (287.40, 371.80)
	Runtime: CPU: 0:00:08.0 REAL: 0:00:08.0 MEM: 1767.8MB
Density distribution unevenness ratio = 2.025%
Move report: Detail placement moves 55743 insts, mean move: 2.18 um, max move: 32.00 um
	Max move on inst (FILLER_26362): (241.80, 285.40) --> (248.60, 260.20)
	Runtime: CPU: 0:00:02.1 REAL: 0:00:02.0 MEM: 1767.8MB
Summary Report:
Instances move: 21635 (out of 22282 movable)
Mean displacement: 3.01 um
Max displacement: 62.00 um (Instance: core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/U223) (261.6, 409.6) -> (285.8, 371.8)
	Length: 10 sites, height: 1 rows, site name: core, cell type: XNR2D1
Total net bbox length = 4.412e+05 (2.084e+05 2.328e+05) (ext = 2.478e+04)
Runtime: CPU: 0:00:10.1 REAL: 0:00:10.0 MEM: 1767.8MB
*** Finished refinePlace (0:17:13 mem=1767.8M) ***
Checking setup slack degradation ...
Begin: GigaOpt postEco optimization
Info: 87 nets with fixed/cover wires excluded.
Info: 121 clock nets excluded from IPO operation.
Info: 87 nets with fixed/cover wires excluded.
Info: 121 clock nets excluded from IPO operation.
** GigaOpt Optimizer WNS Slack -0.018 TNS Slack -0.065 Density 98.64
Optimizer WNS Pass 0
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.018|   -0.018|  -0.065|   -0.065|    98.64%|   0:00:00.0| 1821.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q3_reg_13_/D                                       |
|  -0.007|   -0.007|  -0.013|   -0.013|    98.64%|   0:00:00.0| 1821.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q3_reg_13_/D                                       |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.2 real=0:00:00.0 mem=1821.2M) ***
Checking setup slack degradation ...

*** Finished Optimize Step Cumulative (cpu=0:00:00.4 real=0:00:01.0 mem=1821.2M) ***
** GigaOpt Optimizer WNS Slack -0.007 TNS Slack -0.013 Density 98.64
*** Starting refinePlace (0:17:18 mem=1821.2M) ***
Total net bbox length = 4.412e+05 (2.084e+05 2.328e+05) (ext = 2.478e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 1821.2MB
Summary Report:
Instances move: 0 (out of 22282 movable)
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 4.412e+05 (2.084e+05 2.328e+05) (ext = 2.478e+04)
Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 1821.2MB
*** Finished refinePlace (0:17:18 mem=1821.2M) ***
Finished re-routing un-routed nets (0:00:00.0 1821.2M)


Density : 0.9864
Max route overflow : 0.0032


*** Finish Physical Update (cpu=0:00:01.2 real=0:00:01.0 mem=1821.2M) ***
** GigaOpt Optimizer WNS Slack -0.119 TNS Slack -5.348 Density 98.64

*** Finish post-CTS Setup Fixing (cpu=0:00:02.2 real=0:00:02.0 mem=1821.2M) ***

End: GigaOpt postEco optimization
Begin: GigaOpt postEco optimization
Info: 87 nets with fixed/cover wires excluded.
Info: 121 clock nets excluded from IPO operation.
Info: 87 nets with fixed/cover wires excluded.
Info: 121 clock nets excluded from IPO operation.
** GigaOpt Optimizer WNS Slack -0.119 TNS Slack -5.348 Density 98.64
Optimizer TNS Opt
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.119|   -0.119|  -5.348|   -5.348|    98.64%|   0:00:00.0| 1821.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q4_reg_14_/D                                       |
|  -0.084|   -0.084|  -4.896|   -4.896|    98.64%|   0:00:00.0| 1821.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q3_reg_16_/D                                       |
|  -0.075|   -0.075|  -4.080|   -4.080|    98.64%|   0:00:00.0| 1821.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q3_reg_16_/D                                       |
|  -0.054|   -0.054|  -2.664|   -2.664|    98.64%|   0:00:00.0| 1821.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_15_/D                                       |
|  -0.054|   -0.054|  -1.586|   -1.586|    98.64%|   0:00:00.0| 1821.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_15_/D                                       |
|  -0.054|   -0.054|  -1.441|   -1.441|    98.64%|   0:00:00.0| 1821.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q3_reg_15_/D                                       |
|  -0.054|   -0.054|  -1.210|   -1.210|    98.64%|   0:00:00.0| 1821.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_18_/D                                       |
|  -0.054|   -0.054|  -1.203|   -1.203|    98.64%|   0:00:01.0| 1821.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_18_/D                                       |
|  -0.054|   -0.054|  -1.188|   -1.188|    98.64%|   0:00:00.0| 1821.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q3_reg_16_/D                                       |
|  -0.054|   -0.054|  -1.188|   -1.188|    98.64%|   0:00:00.0| 1821.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_15_/D                                       |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:01.1 real=0:00:01.0 mem=1821.2M) ***
Checking setup slack degradation ...

*** Finished Optimize Step Cumulative (cpu=0:00:01.3 real=0:00:01.0 mem=1821.2M) ***
** GigaOpt Optimizer WNS Slack -0.054 TNS Slack -1.188 Density 98.64
*** Starting refinePlace (0:17:24 mem=1821.2M) ***
Total net bbox length = 4.412e+05 (2.084e+05 2.328e+05) (ext = 2.478e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.3 REAL: 0:00:01.0 MEM: 1821.2MB
Summary Report:
Instances move: 0 (out of 22282 movable)
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 4.412e+05 (2.084e+05 2.328e+05) (ext = 2.478e+04)
Runtime: CPU: 0:00:00.3 REAL: 0:00:01.0 MEM: 1821.2MB
*** Finished refinePlace (0:17:25 mem=1821.2M) ***
Finished re-routing un-routed nets (0:00:00.0 1821.2M)


Density : 0.9864
Max route overflow : 0.0032


*** Finish Physical Update (cpu=0:00:00.9 real=0:00:01.0 mem=1821.2M) ***
** GigaOpt Optimizer WNS Slack -0.054 TNS Slack -1.188 Density 98.64

*** Finish post-CTS Setup Fixing (cpu=0:00:02.8 real=0:00:03.0 mem=1821.2M) ***

End: GigaOpt postEco optimization
Info: 87 nets with fixed/cover wires excluded.
Info: 121 clock nets excluded from IPO operation.
Info: 87 nets with fixed/cover wires excluded.
Info: 121 clock nets excluded from IPO operation.
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.054|   -0.054|  -1.188|   -1.188|    98.64%|   0:00:01.0| 1821.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_15_/D                                       |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish post-CTS Optimize Step (cpu=0:00:00.2 real=0:00:01.0 mem=1821.2M) ***

*** Finish post-CTS Setup Fixing (cpu=0:00:00.5 real=0:00:01.0 mem=1821.2M) ***

Begin Power Analysis

    0.00V	    VSS
    0.90V	    VDD
Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1469.02MB/1469.02MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1469.02MB/1469.02MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1469.02MB/1469.02MB)

Begin Processing Signal Activity


Starting Levelizing
2025-Mar-01 20:53:15 (2025-Mar-02 04:53:15 GMT)
2025-Mar-01 20:53:15 (2025-Mar-02 04:53:15 GMT): 10%
2025-Mar-01 20:53:15 (2025-Mar-02 04:53:15 GMT): 20%
2025-Mar-01 20:53:15 (2025-Mar-02 04:53:15 GMT): 30%
2025-Mar-01 20:53:15 (2025-Mar-02 04:53:15 GMT): 40%
2025-Mar-01 20:53:15 (2025-Mar-02 04:53:15 GMT): 50%
2025-Mar-01 20:53:15 (2025-Mar-02 04:53:15 GMT): 60%
2025-Mar-01 20:53:15 (2025-Mar-02 04:53:15 GMT): 70%
2025-Mar-01 20:53:15 (2025-Mar-02 04:53:15 GMT): 80%
2025-Mar-01 20:53:15 (2025-Mar-02 04:53:15 GMT): 90%

Finished Levelizing
2025-Mar-01 20:53:15 (2025-Mar-02 04:53:15 GMT)

Starting Activity Propagation
2025-Mar-01 20:53:15 (2025-Mar-02 04:53:15 GMT)
2025-Mar-01 20:53:16 (2025-Mar-02 04:53:16 GMT): 10%
2025-Mar-01 20:53:16 (2025-Mar-02 04:53:16 GMT): 20%

Finished Activity Propagation
2025-Mar-01 20:53:16 (2025-Mar-02 04:53:16 GMT)
Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:01, mem(process/total)=1469.02MB/1469.02MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------



Starting Calculating power
2025-Mar-01 20:53:16 (2025-Mar-02 04:53:16 GMT)
 ... Calculating switching power
2025-Mar-01 20:53:16 (2025-Mar-02 04:53:16 GMT): 10%
2025-Mar-01 20:53:16 (2025-Mar-02 04:53:16 GMT): 20%
2025-Mar-01 20:53:16 (2025-Mar-02 04:53:16 GMT): 30%
2025-Mar-01 20:53:17 (2025-Mar-02 04:53:17 GMT): 40%
2025-Mar-01 20:53:17 (2025-Mar-02 04:53:17 GMT): 50%
 ... Calculating internal and leakage power
2025-Mar-01 20:53:17 (2025-Mar-02 04:53:17 GMT): 60%
2025-Mar-01 20:53:18 (2025-Mar-02 04:53:18 GMT): 70%
2025-Mar-01 20:53:19 (2025-Mar-02 04:53:19 GMT): 80%
2025-Mar-01 20:53:19 (2025-Mar-02 04:53:19 GMT): 90%

Finished Calculating power
2025-Mar-01 20:53:19 (2025-Mar-02 04:53:19 GMT)
Ended Power Computation: (cpu=0:00:03, real=0:00:03, mem(process/total)=1469.02MB/1469.02MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1469.02MB/1469.02MB)

Ended Power Analysis: (cpu=0:00:04, real=0:00:04, mem(process/total)=1469.02MB/1469.02MB)

Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 15.23-s045_1 (64bit) 04/22/2016 12:32 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2025-Mar-01 20:53:19 (2025-Mar-02 04:53:19 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: fullchip
*
*	Liberty Libraries used:
*	        WC_VIEW: /home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gpluswc.lib
*
*	Power Domain used:
*		Rail:        VDD 	Voltage:        0.9
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------


Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:       33.09585639 	   67.2210%
Total Switching Power:      14.88940702 	   30.2419%
Total Leakage Power:         1.24915881 	    2.5372%
Total Power:                49.23442231
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         20.43       1.308       0.277       22.01       44.71
Macro                                  0           0      0.3831      0.3831      0.7781
IO                                     0           0           0           0           0
Combinational                      11.26       9.835      0.5702       21.66       43.99
Clock (Combinational)              1.415       3.746     0.01888        5.18       10.52
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                               33.1       14.89       1.249       49.23         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9       33.1       14.89       1.249       49.23         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk                                1.415       3.746     0.01888        5.18       10.52
-----------------------------------------------------------------------------------------
Total                              1.415       3.746     0.01888        5.18       10.52
-----------------------------------------------------------------------------------------
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
* 		Highest Average Power: core_instance/FE_USKC1475_CTS_222 (CKBD16): 	   0.08052
* 		Highest Leakage Power: core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/U42 (FA1D4): 	  0.000262
* 		Total Cap: 	1.57126e-10 F
* 		Total instances in design: 62058
* 		Total instances in design with no power:     0
*                Total instances in design with no activty:     0

* 		Total Fillers and Decap: 39690
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=1469.02MB/1469.02MB)

*** Finished Leakage Power Optimization (cpu=0:01:20, real=0:01:20, mem=1667.06M, totSessionCpu=0:17:34).
Extraction called for design 'fullchip' of instances=62058 and nets=24903 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:00.0  MEM: 1648.582M)
doiPBLastSyncSlave
#################################################################################
# Design Stage: PreRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
End delay calculation. (MEM=1727.71 CPU=0:00:03.0 REAL=0:00:03.0)
*** CDM Built up (cpu=0:00:04.1  real=0:00:04.0  mem= 1727.7M) ***

Begin Power Analysis

    0.00V	    VSS
    0.90V	    VDD
Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1415.32MB/1415.32MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1415.32MB/1415.32MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1415.32MB/1415.32MB)

Begin Processing Signal Activity


Starting Activity Propagation
2025-Mar-01 20:53:25 (2025-Mar-02 04:53:25 GMT)
2025-Mar-01 20:53:26 (2025-Mar-02 04:53:26 GMT): 10%
2025-Mar-01 20:53:26 (2025-Mar-02 04:53:26 GMT): 20%

Finished Activity Propagation
2025-Mar-01 20:53:26 (2025-Mar-02 04:53:26 GMT)
Ended Processing Signal Activity: (cpu=0:00:01, real=0:00:00, mem(process/total)=1415.82MB/1415.82MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------



Starting Calculating power
2025-Mar-01 20:53:26 (2025-Mar-02 04:53:26 GMT)
 ... Calculating switching power
2025-Mar-01 20:53:26 (2025-Mar-02 04:53:26 GMT): 10%
2025-Mar-01 20:53:26 (2025-Mar-02 04:53:26 GMT): 20%
2025-Mar-01 20:53:26 (2025-Mar-02 04:53:26 GMT): 30%
2025-Mar-01 20:53:27 (2025-Mar-02 04:53:27 GMT): 40%
2025-Mar-01 20:53:27 (2025-Mar-02 04:53:27 GMT): 50%
 ... Calculating internal and leakage power
2025-Mar-01 20:53:27 (2025-Mar-02 04:53:27 GMT): 60%
2025-Mar-01 20:53:28 (2025-Mar-02 04:53:28 GMT): 70%
2025-Mar-01 20:53:29 (2025-Mar-02 04:53:29 GMT): 80%
2025-Mar-01 20:53:29 (2025-Mar-02 04:53:29 GMT): 90%

Finished Calculating power
2025-Mar-01 20:53:29 (2025-Mar-02 04:53:29 GMT)
Ended Power Computation: (cpu=0:00:02, real=0:00:03, mem(process/total)=1415.82MB/1415.82MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1415.82MB/1415.82MB)

Ended Power Analysis: (cpu=0:00:04, real=0:00:04, mem(process/total)=1415.82MB/1415.82MB)

Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 15.23-s045_1 (64bit) 04/22/2016 12:32 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2025-Mar-01 20:53:29 (2025-Mar-02 04:53:29 GMT)
*
*----------------------------------------------------------------------------------------

*

*	Design: fullchip

*

*	Liberty Libraries used: 

*	        WC_VIEW: /home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gpluswc.lib

*

*	Power Domain used: 

*		Rail:        VDD 	Voltage:        0.9 

*

*	Power Units = 1mW

*

*	Time Units = 1e-09 secs 

*

*       report_power -outfile ./timingReports/fullchip_postCTS.power

*

-----------------------------------------------------------------------------------------



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:       33.09601116 	   67.2211%
Total Switching Power:      14.88940702 	   30.2418%
Total Leakage Power:         1.24915881 	    2.5372%
Total Power:                49.23457708
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         20.43       1.308       0.277       22.01       44.71
Macro                                  0           0      0.3831      0.3831      0.7781
IO                                     0           0           0           0           0
Combinational                      11.26       9.835      0.5702       21.66       43.99
Clock (Combinational)              1.415       3.746     0.01888        5.18       10.52
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                               33.1       14.89       1.249       49.23         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9       33.1       14.89       1.249       49.23         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk                                1.415       3.746     0.01888        5.18       10.52
-----------------------------------------------------------------------------------------
Total                              1.415       3.746     0.01888        5.18       10.52
-----------------------------------------------------------------------------------------
Total leakage power = 1.24916 mW
Cell usage statistics:  
Library tcbn65gpluswc , 62058 cells ( 100.000000%) , 1.24916 mW ( 100.000000% ) 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=1416.85MB/1416.85MB)


Output file is ./timingReports/fullchip_postCTS.power.
<optDesign CMD> Restore Using all VT Cells
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:04:05, real = 0:04:04, mem = 1665.6M, totSessionCpu=0:17:44 **
** Profile ** Start :  cpu=0:00:00.0, mem=1665.6M
** Profile ** Other data :  cpu=0:00:00.1, mem=1665.6M
** Profile ** Overall slacks :  cpu=0:00:00.2, mem=1675.6M
** Profile ** Total reports :  cpu=0:00:00.7, mem=1667.6M
** Profile ** DRVs :  cpu=0:00:00.4, mem=1667.6M

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.054  | -0.054  |  0.036  |
|           TNS (ns):| -1.187  | -1.187  |  0.000  |
|    Violating Paths:|   64    |   64    |    0    |
|          All Paths:|  6712   |  5406   |  5730   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 53.070%
       (98.641% with Fillers)
Routing Overflow: 0.32% H and 0.23% V
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1667.6M
**optDesign ... cpu = 0:04:06, real = 0:04:05, mem = 1665.6M, totSessionCpu=0:17:46 **
*** Finished optDesign ***
Removing temporary dont_use automatically set for cells with technology sites with no row.
Set place::cacheFPlanSiteMark to 0

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-3442          7  The version of the capacitance table fil...
ERROR     IMPSP-2002          13  Density too high (%.1f%%), stopping deta...
WARNING   IMPOPT-3663          1  Power view is not set. First setup analy...
WARNING   IMPOPT-3564          1  The following cells are set dont_use tem...
WARNING   IMPCCOPT-2231        4  CCOpt data structures have been affected...
WARNING   IMPCCOPT-2015        2  %s will not update I/O latencies for the...
*** Message Summary: 15 warning(s), 13 error(s)

**ccopt_design ... cpu = 0:05:50, real = 0:05:49, mem = 1635.0M, totSessionCpu=0:17:46 **
<CMD> set_propagated_clock [all_clocks]
<CMD> optDesign -postCTS -hold
GigaOpt running with 1 threads.
-powerEffort high                          # enums={none low high}, default=none, user setting
-leakageToDynamicRatio 0.5                 # float, default=1, user setting
-setupDynamicPowerViewAsDefaultView false
                                           # bool, default=false, private
WC_VIEW BC_VIEW
**WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain. To avoid this message, review the floorplan, msv setting, the library setting or set manualy those cells as dont_use.
	Cell FILL1_LL, site bcore.
	Cell FILL_NW_HH, site bcore.
	Cell FILL_NW_LL, site bcore.
	Cell GFILL, site gacore.
	Cell GFILL10, site gacore.
	Cell GFILL2, site gacore.
	Cell GFILL3, site gacore.
	Cell GFILL4, site gacore.
	Cell LVLLHCD1, site bcore.
	Cell LVLLHCD2, site bcore.
	Cell LVLLHCD4, site bcore.
	Cell LVLLHCD8, site bcore.
	Cell LVLLHD1, site bcore.
	Cell LVLLHD2, site bcore.
	Cell LVLLHD4, site bcore.
	Cell LVLLHD8, site bcore.
.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1641.0M, totSessionCpu=0:17:47 **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0;
setUsefulSkewMode -noEcoRoute
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1641.0M)
DEL0 does not have usable cells
 This may be because it is dont_use, or because it has no LEF.
 **WARN: (IMPOPT-3080):	All delay cells are dont_use. Buffers will be used to fix hold violations.
Type 'man IMPOPT-3080' for more detail.
GigaOpt Hold Optimizer is used
Include MVT Delays for Hold Opt
<optDesign CMD> fixhold  no -lvt Cells
**INFO: Num dontuse cells 396, Num usable cells 545
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 396, Num usable cells 545
Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:17:48 mem=1639.1M ***
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
#################################################################################
# Design Stage: PreRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
*** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
End delay calculation. (MEM=0 CPU=0:00:03.2 REAL=0:00:03.0)
*** CDM Built up (cpu=0:00:03.5  real=0:00:03.0  mem= 0.0M) ***
*** Done Building Timing Graph (cpu=0:00:04.1 real=0:00:04.0 totSessionCpu=0:00:10.1 mem=0.0M)

Active hold views:
 BC_VIEW
  Dominating endpoints: 0
  Dominating TNS: -0.000

Done building cte hold timing graph (fixHold) cpu=0:00:05.2 real=0:00:05.0 totSessionCpu=0:00:10.2 mem=0.0M ***
** Profile ** Start :  cpu=0:00:00.0, mem=0.0M
** Profile ** Overall slacks :  cpu=0:00:00.2, mem=0.0M
Done building hold timer [8993 node(s), 12247 edge(s), 1 view(s)] (fixHold) cpu=0:00:06.3 real=0:00:06.0 totSessionCpu=0:00:11.3 mem=0.0M ***

_______________________________________________________________________
Done building cte setup timing graph (fixHold) cpu=0:00:07.0 real=0:00:07.0 totSessionCpu=0:17:55 mem=1639.1M ***
** Profile ** Start :  cpu=0:00:00.0, mem=1639.1M
** Profile ** Overall slacks :  cpu=0:00:00.2, mem=1647.1M
Restoring autoHoldViews:  BC_VIEW
** Profile ** Start :  cpu=0:00:00.0, mem=1647.1M
** Profile ** Other data :  cpu=0:00:00.1, mem=1647.1M
** Profile ** DRVs :  cpu=0:00:00.3, mem=1647.1M

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW
Hold  views included:
 BC_VIEW

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.054  | -0.054  |  0.036  |
|           TNS (ns):| -1.187  | -1.187  |  0.000  |
|    Violating Paths:|   64    |   64    |    0    |
|          All Paths:|  6712   |  5406   |  5730   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.141  |  0.000  | -0.141  |
|           TNS (ns):| -4.594  |  0.000  | -4.594  |
|    Violating Paths:|   134   |    0    |   134   |
|          All Paths:|  5430   |  5406   |  2432   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 53.070%
       (98.641% with Fillers)
Routing Overflow: 0.32% H and 0.23% V
------------------------------------------------------------

*Info: minBufDelay = 55.1 ps, libStdDelay = 14.2 ps, minBufSize = 5760000 (4.0)
*Info: worst delay setup view: WC_VIEW
**optDesign ... cpu = 0:00:10, real = 0:00:11, mem = 1641.1M, totSessionCpu=0:17:57 **
*info: Run optDesign holdfix with 1 thread.
Info: 87 nets with fixed/cover wires excluded.
Info: 121 clock nets excluded from IPO operation.

*** Starting Core Fixing (fixHold) cpu=0:00:10.2 real=0:00:10.0 totSessionCpu=0:17:58 mem=1809.0M density=98.641% ***

Phase I ......
Executing transform: ECO Safe Resize
**Info: Stopping hold fixing due to density exceeding max design density 95.000%
===========================================================================================
  Phase 1 : Step 1 Iter 0 Summary (ECO Safe Resize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.1412
      TNS :      -4.5943
      #VP :          134
  Density :      98.641%
------------------------------------------------------------------------------------------
 cpu=0:00:10.5 real=0:00:11.0 totSessionCpu=0:17:58 mem=1809.0M
===========================================================================================

Executing transform: AddBuffer + LegalResize
**Info: Stopping hold fixing due to density exceeding max design density 95.000%
===========================================================================================
  Phase 1 : Step 2 Iter 0 Summary (AddBuffer + LegalResize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.1412
      TNS :      -4.5943
      #VP :          134
  Density :      98.641%
------------------------------------------------------------------------------------------
 cpu=0:00:10.6 real=0:00:11.0 totSessionCpu=0:17:58 mem=1809.0M
===========================================================================================


*** Finished Core Fixing (fixHold) cpu=0:00:10.8 real=0:00:11.0 totSessionCpu=0:17:58 mem=1809.0M density=98.641% ***
*info:


=======================================================================
                Reasons for remaining hold violations
=======================================================================
*info: Total 230 net(s) have violated hold timing slacks.

Buffering failure reasons
------------------------------------------------

Resizing failure reasons
------------------------------------------------

*info: net names were printed out to logv file

*** Finish Post CTS Hold Fixing (cpu=0:00:10.8 real=0:00:11.0 totSessionCpu=0:17:58 mem=1809.0M density=98.641%) ***
<optDesign CMD> Restore Using all VT Cells
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:12, real = 0:00:12, mem = 1659.6M, totSessionCpu=0:17:59 **
** Profile ** Start :  cpu=0:00:00.0, mem=1659.6M
** Profile ** Other data :  cpu=0:00:00.1, mem=1659.6M
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
#################################################################################
# Design Stage: PreRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
*** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
End delay calculation. (MEM=0 CPU=0:00:03.1 REAL=0:00:03.0)
*** CDM Built up (cpu=0:00:03.4  real=0:00:03.0  mem= 0.0M) ***
*** Done Building Timing Graph (cpu=0:00:04.0 real=0:00:04.0 totSessionCpu=0:00:16.0 mem=0.0M)
** Profile ** Overall slacks :  cpu=0:0-7:0-2.-4, mem=0.0M
** Profile ** Total reports :  cpu=0:00:00.2, mem=0.0M

_______________________________________________________________________
** Profile ** Overall slacks :  cpu=0:00:05.2, mem=1669.6M
** Profile ** Total reports :  cpu=0:00:00.8, mem=1661.6M
** Profile ** DRVs :  cpu=0:00:00.4, mem=1661.6M

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 
Hold  views included:
 BC_VIEW

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.054  | -0.054  |  0.036  |
|           TNS (ns):| -1.187  | -1.187  |  0.000  |
|    Violating Paths:|   64    |   64    |    0    |
|          All Paths:|  6712   |  5406   |  5730   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.141  |  0.000  | -0.141  |
|           TNS (ns):| -4.594  |  0.000  | -4.594  |
|    Violating Paths:|   134   |    0    |   134   |
|          All Paths:|  5430   |  5406   |  2432   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 53.070%
       (98.641% with Fillers)
Routing Overflow: 0.32% H and 0.23% V
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1661.6M
**optDesign ... cpu = 0:00:18, real = 0:00:19, mem = 1659.6M, totSessionCpu=0:18:05 **
*** Finished optDesign ***
Removing temporary dont_use automatically set for cells with technology sites with no row.
<CMD> saveDesign cts.enc
Writing Netlist "cts.enc.dat.tmp/fullchip.v.gz" ...
Saving AAE Data ...
Saving preference file cts.enc.dat.tmp/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
Saving floorplan file ...
Saving Drc markers ...
... 1000 markers are saved ...
... 1000 geometry drc markers are saved ...
... 0 antenna drc markers are saved ...
Saving placement file ...
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.4 real=0:00:01.0 mem=1659.6M) ***
Saving DEF file ...
Saving rc congestion map cts.enc.dat.tmp/fullchip.congmap.gz ...
**ERROR: (IMPOAX-142):	Could not open shared library libinnovusoax22.so : /acsnfs3/software/cadence-innovus152/tools/lib/64bit/libcdsSkillPcell.so: undefined symbol: _ZTIN12OpenAccess_413oaFSComponentE

**ERROR: (IMPOAX-142):	Could not open shared library libcdsSkillPcell.so : (null)

**ERROR: (IMPSYT-6245):	Error , while saving MS constraint file.
Cmin Cmax
Generated self-contained design cts.enc.dat.tmp

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
ERROR     IMPSYT-6245          1  Error %s, while saving MS constraint fil...
ERROR     IMPOAX-142           2  %s                                       
*** Message Summary: 0 warning(s), 3 error(s)

<CMD> fit
<CMD> fit
<CMD> selectInst FILLER_20332
<CMD> deselectAll
<CMD> selectInst FILLER_22164
<CMD> deselectAll
<CMD> selectInst core_instance/ofifo_inst/col_idx_5__fifo_instance/q5_reg_6_
<CMD> fit
<CMD> deselectAll
<CMD> selectMarker 222.8100 192.5500 224.1900 192.6500 3 1 6
<CMD> deselectAll
<CMD> selectInst FILLER_17638
<CMD> deselectAll
<CMD> selectMarker 222.8100 192.5500 224.1900 192.6500 3 1 6
<CMD> deselectAll
<CMD> selectMarker 222.8100 192.5500 224.1900 192.6500 3 1 6
<CMD> deselectAll
<CMD> selectMarker 222.8100 192.5500 224.1900 192.6500 3 1 6
<CMD> deselectAll
<CMD> selectMarker 222.8100 192.5500 224.1900 192.6500 3 1 6
<CMD> deselectAll
<CMD> selectMarker 222.8100 192.5500 224.1900 192.6500 3 1 6
<CMD> deselectAll
<CMD> selectMarker 222.8100 192.5500 224.1900 192.6500 3 1 6
<CMD> setLayerPreference violation -isVisible 1
<CMD> uiKit::addWidget vb -type main
<CMD> violationBrowser -all -no_display_false
<CMD> zoomBox 222.12 191.86 224.88 193.34
<CMD> zoomBox 222.12 191.86 224.88 193.34
<CMD> deselectAll
<CMD> selectMarker 222.8100 192.5500 224.1900 192.6500 3 1 6
<CMD> deselectAll
<CMD> selectMarker 222.8100 192.5500 224.1900 192.6500 3 1 6
<CMD> deselectAll
<CMD> selectMarker 222.8100 192.5500 224.1900 192.6500 3 1 6
<CMD> deselectAll
<CMD> selectMarker 222.8100 192.5500 224.1900 192.6500 3 1 6
<CMD> deselectAll
<CMD> selectWire 10.0000 191.6350 451.8000 191.9650 1 VSS
<CMD> deselectAll
<CMD> selectMarker 222.8100 192.5500 224.1900 192.6500 3 1 6
<CMD> setNanoRouteMode -quiet -drouteAllowMergedWireAtPin false
<CMD> setNanoRouteMode -quiet -drouteFixAntenna true
<CMD> setNanoRouteMode -quiet -routeWithTimingDriven true
<CMD> setNanoRouteMode -quiet -routeWithSiDriven true
<CMD> setNanoRouteMode -quiet -routeSiEffort medium
<CMD> setNanoRouteMode -quiet -routeWithSiPostRouteFix false
<CMD> setNanoRouteMode -quiet -drouteAutoStop true
<CMD> setNanoRouteMode -quiet -routeSelectedNetOnly false
<CMD> setNanoRouteMode -quiet -drouteStartIteration default
**WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
<CMD> routeDesign
#routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1390.20 (MB), peak = 1471.12 (MB)
#**INFO: setDesignMode -flowEffort standard
#**INFO: multi-cut via swapping  will be performed after routing.
#**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
#**INFO: auto set of routeReserveSpaceForMultiCut to true
#**INFO: auto set of routeConcurrentMinimizeViaCountEffort to high
Begin checking placement ... (start mem=1634.6M, init mem=1634.6M)
*info: Placed = 62058          (Fixed = 86)
*info: Unplaced = 0           
Placement Density:98.64%(191402/194039)
Finished checkPlace (cpu: total=0:00:00.2, vio checks=0:00:00.1; mem=1634.6M)
#**INFO: honoring user setting for routeWithTimingDriven set to true
#**INFO: honoring user setting for routeWithSiDriven set to true

changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (87) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=1634.6M) ***
#Start route 121 clock nets...

globalDetailRoute

#setNanoRouteMode -drouteAutoStop true
#setNanoRouteMode -drouteEndIteration 5
#setNanoRouteMode -drouteFixAntenna true
#setNanoRouteMode -routeConcurrentMinimizeViaCountEffort "high"
#setNanoRouteMode -routeReserveSpaceForMultiCut true
#setNanoRouteMode -routeSelectedNetOnly false
#setNanoRouteMode -routeTopRoutingLayer 4
#setNanoRouteMode -routeWithEco true
#setNanoRouteMode -routeWithSiDriven true
#setNanoRouteMode -routeWithTimingDriven true
#Start globalDetailRoute on Sat Mar  1 20:57:12 2025
#
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_23_ connects to NET core_instance/mac_array_instance/CTS_57 at location ( 160.700 234.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_22_ connects to NET core_instance/mac_array_instance/CTS_57 at location ( 159.900 230.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_23_ connects to NET core_instance/mac_array_instance/CTS_57 at location ( 156.700 234.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_44_ connects to NET core_instance/mac_array_instance/CTS_57 at location ( 168.700 237.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_22_ connects to NET core_instance/mac_array_instance/CTS_57 at location ( 169.300 230.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_28_ connects to NET core_instance/mac_array_instance/CTS_57 at location ( 221.900 245.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_63_ connects to NET core_instance/mac_array_instance/CTS_57 at location ( 222.700 243.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_63_ connects to NET core_instance/mac_array_instance/CTS_57 at location ( 222.500 243.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_12_ connects to NET core_instance/mac_array_instance/CTS_57 at location ( 216.900 245.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_12_ connects to NET core_instance/mac_array_instance/CTS_57 at location ( 213.900 246.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_43_ connects to NET core_instance/mac_array_instance/CTS_57 at location ( 220.900 261.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_28_ connects to NET core_instance/mac_array_instance/CTS_57 at location ( 221.500 248.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_31_ connects to NET core_instance/mac_array_instance/CTS_57 at location ( 217.100 230.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_14_ connects to NET core_instance/mac_array_instance/CTS_57 at location ( 214.500 232.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_13_ connects to NET core_instance/mac_array_instance/CTS_57 at location ( 210.500 230.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_13_ connects to NET core_instance/mac_array_instance/CTS_57 at location ( 206.500 230.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_36_ connects to NET core_instance/mac_array_instance/CTS_57 at location ( 165.900 241.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_44_ connects to NET core_instance/mac_array_instance/CTS_57 at location ( 164.100 239.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_19_ connects to NET core_instance/mac_array_instance/CTS_57 at location ( 157.100 244.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_54_ connects to NET core_instance/mac_array_instance/CTS_57 at location ( 157.900 232.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/mac_array_instance/CTS_57 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (EMS-27) Message (NRDB-682) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#WARNING (NRIG-44) Imported NET core_instance/CTS_245 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET core_instance/CTS_244 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET core_instance/CTS_243 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET core_instance/CTS_242 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET core_instance/CTS_241 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET core_instance/CTS_240 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET core_instance/CTS_239 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET core_instance/CTS_238 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET core_instance/mac_array_instance/CTS_56 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET core_instance/CTS_237 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET core_instance/CTS_235 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET core_instance/CTS_232 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET core_instance/CTS_229 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET core_instance/psum_mem_instance/CTS_12 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET core_instance/CTS_228 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET core_instance/CTS_227 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET core_instance/CTS_226 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET core_instance/CTS_225 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET core_instance/CTS_224 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (EMS-27) Message (NRIG-44) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#NanoRoute Version 15.23-s045_1 NR160414-1105/15_23-UB
#Start routing data preparation.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 1.100] has 24901 nets.
# M1           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.185
# M2           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M3           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M4           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M5           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M6           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M7           H   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
# M8           V   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M2's pitch = 0.200.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:04, elapsed time = 00:00:04, memory = 1397.97 (MB), peak = 1471.12 (MB)
#Merging special wires...
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 394.320 34.290 ) on M1 for NET core_instance/CTS_188. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 419.320 45.090 ) on M1 for NET core_instance/CTS_188. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 415.520 45.090 ) on M1 for NET core_instance/CTS_188. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 436.920 37.890 ) on M1 for NET core_instance/CTS_188. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 439.520 43.310 ) on M1 for NET core_instance/CTS_188. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 423.120 45.090 ) on M1 for NET core_instance/CTS_188. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 415.320 50.510 ) on M1 for NET core_instance/CTS_188. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 419.920 39.710 ) on M1 for NET core_instance/CTS_188. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 419.520 41.490 ) on M1 for NET core_instance/CTS_188. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 440.120 39.710 ) on M1 for NET core_instance/CTS_188. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 439.120 46.910 ) on M1 for NET core_instance/CTS_188. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 423.320 41.490 ) on M1 for NET core_instance/CTS_188. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 419.075 30.510 ) on M1 for NET core_instance/CTS_188. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 418.875 37.710 ) on M1 for NET core_instance/CTS_188. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 433.475 32.690 ) on M1 for NET core_instance/CTS_188. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 436.475 41.310 ) on M1 for NET core_instance/CTS_188. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 427.675 36.290 ) on M1 for NET core_instance/CTS_188. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 417.475 34.110 ) on M1 for NET core_instance/CTS_188. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 418.875 36.290 ) on M1 for NET core_instance/CTS_188. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 436.075 36.290 ) on M1 for NET core_instance/CTS_188. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (EMS-27) Message (NRDB-1005) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#
#Connectivity extraction summary:
#83 routed nets are extracted.
#    81 (0.33%) extracted nets are partially routed.
#4 routed nets are imported.
#34 (0.14%) nets are without wires.
#24782 nets are fixed|skipped|trivial (not extracted).
#Total number of nets = 24903.
#
#Number of eco nets is 81
#
#Start data preparation...
#
#Data preparation is done on Sat Mar  1 20:57:16 2025
#
#Analyzing routing resource...
#Routing resource analysis is done on Sat Mar  1 20:57:17 2025
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal 1        H        2216          79       23562    92.31%
#  Metal 2        V        2225          84       23562     1.30%
#  Metal 3        H        2295           0       23562     0.08%
#  Metal 4        V        1993         316       23562     0.00%
#  --------------------------------------------------------------
#  Total                   8729       5.19%  94248    23.42%
#
#  121 nets (0.49%) with 1 preferred extra spacing.
#
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1401.24 (MB), peak = 1471.12 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1403.88 (MB), peak = 1471.12 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1426.20 (MB), peak = 1471.12 (MB)
#
#start global routing iteration 3...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1426.41 (MB), peak = 1471.12 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 125 (skipped).
#Total number of nets with skipped attribute = 24657 (skipped).
#Total number of routable nets = 121.
#Total number of nets in the design = 24903.
#
#115 routable nets have only global wires.
#6 routable nets have only detail routed wires.
#24657 skipped nets have only detail routed wires.
#115 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#6 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed net constraints summary:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                115               0  
#------------------------------------------------
#        Total                115               0  
#------------------------------------------------
#
#Routing constraints summary of the whole design:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                121           24657  
#------------------------------------------------
#        Total                121           24657  
#------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#   Metal 1      0(0.00%)   (0.00%)
#   Metal 2      0(0.00%)   (0.00%)
#   Metal 3      0(0.00%)   (0.00%)
#   Metal 4      0(0.00%)   (0.00%)
#  --------------------------------
#     Total      0(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.00% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 121
#Total wire length = 36744 um.
#Total half perimeter of net bounding box = 9890 um.
#Total wire length on LAYER M1 = 2 um.
#Total wire length on LAYER M2 = 510 um.
#Total wire length on LAYER M3 = 21036 um.
#Total wire length on LAYER M4 = 15196 um.
#Total wire length on LAYER M5 = 0 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 15176
#Total number of multi-cut vias = 71 (  0.5%)
#Total number of single cut vias = 15105 ( 99.5%)
#Up-Via Summary (total 15176):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1        5171 ( 98.6%)        71 (  1.4%)       5242
#  Metal 2        4722 (100.0%)         0 (  0.0%)       4722
#  Metal 3        5212 (100.0%)         0 (  0.0%)       5212
#-----------------------------------------------------------
#                15105 ( 99.5%)        71 (  0.5%)      15176 
#
#Total number of involved priority nets 115
#Maximum src to sink distance for priority net 248.9
#Average of max src_to_sink distance for priority net 81.0
#Average of ave src_to_sink distance for priority net 44.4
#Max overcon = 0 track.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1426.41 (MB), peak = 1471.12 (MB)
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1412.55 (MB), peak = 1471.12 (MB)
#Start Track Assignment.
#Done with 2369 horizontal wires in 2 hboxes and 1072 vertical wires in 2 hboxes.
#Done with 39 horizontal wires in 2 hboxes and 16 vertical wires in 2 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 121
#Total wire length = 38375 um.
#Total half perimeter of net bounding box = 9890 um.
#Total wire length on LAYER M1 = 1687 um.
#Total wire length on LAYER M2 = 510 um.
#Total wire length on LAYER M3 = 20932 um.
#Total wire length on LAYER M4 = 15246 um.
#Total wire length on LAYER M5 = 0 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 14848
#Total number of multi-cut vias = 71 (  0.5%)
#Total number of single cut vias = 14777 ( 99.5%)
#Up-Via Summary (total 14848):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1        5019 ( 98.6%)        71 (  1.4%)       5090
#  Metal 2        4568 (100.0%)         0 (  0.0%)       4568
#  Metal 3        5190 (100.0%)         0 (  0.0%)       5190
#-----------------------------------------------------------
#                14777 ( 99.5%)        71 (  0.5%)      14848 
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1427.45 (MB), peak = 1471.12 (MB)
#
#Cpu time = 00:00:06
#Elapsed time = 00:00:06
#Increased memory = 36.16 (MB)
#Total memory = 1427.45 (MB)
#Peak memory = 1471.12 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 7.7% of the total area was rechecked for DRC, and 76.3% required routing.
#    number of violations = 0
#59400 out of 62058 instances need to be verified(marked ipoed).
#    number of violations = 1
#
#    By Layer and Type :
#	          Short   Totals
#	M1            1        1
#	Totals        1        1
#cpu time = 00:00:51, elapsed time = 00:00:51, memory = 1448.50 (MB), peak = 1471.12 (MB)
#start 1st optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1428.13 (MB), peak = 1471.12 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 121
#Total wire length = 30697 um.
#Total half perimeter of net bounding box = 9890 um.
#Total wire length on LAYER M1 = 5 um.
#Total wire length on LAYER M2 = 4372 um.
#Total wire length on LAYER M3 = 16030 um.
#Total wire length on LAYER M4 = 10290 um.
#Total wire length on LAYER M5 = 0 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 12917
#Total number of multi-cut vias = 111 (  0.9%)
#Total number of single cut vias = 12806 ( 99.1%)
#Up-Via Summary (total 12917):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1        5153 ( 97.9%)       111 (  2.1%)       5264
#  Metal 2        4600 (100.0%)         0 (  0.0%)       4600
#  Metal 3        3053 (100.0%)         0 (  0.0%)       3053
#-----------------------------------------------------------
#                12806 ( 99.1%)       111 (  0.9%)      12917 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:51
#Elapsed time = 00:00:51
#Increased memory = -4.39 (MB)
#Total memory = 1423.06 (MB)
#Peak memory = 1471.12 (MB)
#detailRoute Statistics:
#Cpu time = 00:00:51
#Elapsed time = 00:00:51
#Increased memory = -4.39 (MB)
#Total memory = 1423.06 (MB)
#Peak memory = 1471.12 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:58
#Elapsed time = 00:00:58
#Increased memory = -3.79 (MB)
#Total memory = 1386.47 (MB)
#Peak memory = 1471.12 (MB)
#Number of warnings = 63
#Total number of warnings = 114
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Sat Mar  1 20:58:10 2025
#

globalDetailRoute

#setNanoRouteMode -drouteAutoStop true
#setNanoRouteMode -drouteFixAntenna true
#setNanoRouteMode -routeConcurrentMinimizeViaCountEffort "high"
#setNanoRouteMode -routeReserveSpaceForMultiCut true
#setNanoRouteMode -routeSelectedNetOnly false
#setNanoRouteMode -routeTopRoutingLayer 4
#setNanoRouteMode -routeWithSiDriven true
#setNanoRouteMode -routeWithTimingDriven true
#Start globalDetailRoute on Sat Mar  1 20:58:10 2025
#
#Generating timing data, please wait...
#24778 total nets, 121 already routed, 121 will ignore in trialRoute
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
#Dump tif for version 2.1
End delay calculation. (MEM=1713.44 CPU=0:00:03.2 REAL=0:00:04.0)
**WARN: (IMPEXT-3493):	The design extraction status has been reset by the 'setExtractRCMode' command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
#Generating timing data took: cpu time = 00:00:07, elapsed time = 00:00:07, memory = 1369.07 (MB), peak = 1471.12 (MB)
#Done generating timing data.
#Start reading timing information from file .timing_file_25561.tif.gz ...
#Read in timing information for 243 ports, 22368 instances from timing file .timing_file_25561.tif.gz.
#NanoRoute Version 15.23-s045_1 NR160414-1105/15_23-UB
#Start routing data preparation.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 1.100] has 24901 nets.
# M1           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.185
# M2           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M3           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M4           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M5           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M6           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M7           H   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
# M8           V   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M2's pitch = 0.200.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1347.97 (MB), peak = 1471.12 (MB)
#Merging special wires...
#Number of eco nets is 0
#
#Start data preparation...
#
#Data preparation is done on Sat Mar  1 20:58:20 2025
#
#Analyzing routing resource...
#Routing resource analysis is done on Sat Mar  1 20:58:21 2025
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal 1        H        2216          79       23562    92.31%
#  Metal 2        V        2225          84       23562     1.30%
#  Metal 3        H        2295           0       23562     0.08%
#  Metal 4        V        1993         316       23562     0.00%
#  --------------------------------------------------------------
#  Total                   8729       5.19%  94248    23.42%
#
#  121 nets (0.49%) with 1 preferred extra spacing.
#
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1350.37 (MB), peak = 1471.12 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1427.50 (MB), peak = 1471.12 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1436.10 (MB), peak = 1471.12 (MB)
#
#start global routing iteration 3...
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1436.26 (MB), peak = 1471.12 (MB)
#
#start global routing iteration 4...
#cpu time = 00:00:04, elapsed time = 00:00:04, memory = 1437.48 (MB), peak = 1471.12 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 125 (skipped).
#Total number of routable nets = 24778.
#Total number of nets in the design = 24903.
#
#24657 routable nets have only global wires.
#121 routable nets have only detail routed wires.
#121 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed nets constraints summary:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default           24657  
#-----------------------------
#        Total           24657  
#-----------------------------
#
#Routing constraints summary of the whole design:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                121           24657  
#------------------------------------------------
#        Total                121           24657  
#------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon       OverCon       OverCon          
#                  #Gcell        #Gcell        #Gcell        #Gcell    %Gcell
#     Layer         (1-3)         (4-7)        (8-10)       (11-14)   OverCon
#  --------------------------------------------------------------------------
#   Metal 1      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 2    650(2.79%)    160(0.69%)     20(0.09%)      4(0.02%)   (3.59%)
#   Metal 3     25(0.11%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.11%)
#   Metal 4      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  --------------------------------------------------------------------------
#     Total    675(0.93%)    160(0.22%)     20(0.03%)      4(0.01%)   (1.19%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 14
#  Overflow after GR: 0.10% H + 1.78% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 121
#Total wire length = 540862 um.
#Total half perimeter of net bounding box = 465703 um.
#Total wire length on LAYER M1 = 356 um.
#Total wire length on LAYER M2 = 158874 um.
#Total wire length on LAYER M3 = 247439 um.
#Total wire length on LAYER M4 = 134194 um.
#Total wire length on LAYER M5 = 0 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 158971
#Total number of multi-cut vias = 111 (  0.1%)
#Total number of single cut vias = 158860 ( 99.9%)
#Up-Via Summary (total 158971):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       83327 ( 99.9%)       111 (  0.1%)      83438
#  Metal 2       63468 (100.0%)         0 (  0.0%)      63468
#  Metal 3       12065 (100.0%)         0 (  0.0%)      12065
#-----------------------------------------------------------
#               158860 ( 99.9%)       111 (  0.1%)     158971 
#
#Max overcon = 14 tracks.
#Total overcon = 1.19%.
#Worst layer Gcell overcon rate = 0.11%.
#cpu time = 00:00:13, elapsed time = 00:00:13, memory = 1437.57 (MB), peak = 1471.12 (MB)
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1389.43 (MB), peak = 1471.12 (MB)
#Start Track Assignment.
#Done with 41508 horizontal wires in 2 hboxes and 38938 vertical wires in 2 hboxes.
#Done with 9373 horizontal wires in 2 hboxes and 7940 vertical wires in 2 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 121
#Total wire length = 566851 um.
#Total half perimeter of net bounding box = 465703 um.
#Total wire length on LAYER M1 = 19249 um.
#Total wire length on LAYER M2 = 157478 um.
#Total wire length on LAYER M3 = 255186 um.
#Total wire length on LAYER M4 = 134938 um.
#Total wire length on LAYER M5 = 0 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 158971
#Total number of multi-cut vias = 111 (  0.1%)
#Total number of single cut vias = 158860 ( 99.9%)
#Up-Via Summary (total 158971):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       83327 ( 99.9%)       111 (  0.1%)      83438
#  Metal 2       63468 (100.0%)         0 (  0.0%)      63468
#  Metal 3       12065 (100.0%)         0 (  0.0%)      12065
#-----------------------------------------------------------
#               158860 ( 99.9%)       111 (  0.1%)     158971 
#
#cpu time = 00:00:08, elapsed time = 00:00:08, memory = 1406.40 (MB), peak = 1471.12 (MB)
#
#Cpu time = 00:00:22
#Elapsed time = 00:00:22
#Increased memory = 63.11 (MB)
#Total memory = 1406.40 (MB)
#Peak memory = 1471.12 (MB)
#routeSiEffort set to medium
#
#Start Detail Routing..
#start initial detail routing ...
#    number of violations = 356
#
#    By Layer and Type :
#	         MetSpc    NSMet   EOLSpc    Short   MinStp     Loop   CutSpc   Totals
#	M1          105        1       23       18       18        1        6      172
#	M2           89        0       49       45        0        0        0      183
#	M3            1        0        0        0        0        0        0        1
#	Totals      195        1       72       63       18        1        6      356
#cpu time = 00:03:15, elapsed time = 00:03:15, memory = 1430.34 (MB), peak = 1471.12 (MB)
#start 1st optimization iteration ...
#    number of violations = 245
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp   CutSpc      Mar   Totals
#	M1           35        8        9        3        1        0       56
#	M2           60       38       65       12        1       13      189
#	Totals       95       46       74       15        2       13      245
#cpu time = 00:00:09, elapsed time = 00:00:09, memory = 1407.58 (MB), peak = 1471.12 (MB)
#start 2nd optimization iteration ...
#    number of violations = 265
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp   CutSpc   CShort      Mar   Totals
#	M1           35        9        9        3        0        2        0       58
#	M2           67       29       69       27        1        0       14      207
#	Totals      102       38       78       30        1        2       14      265
#cpu time = 00:00:06, elapsed time = 00:00:06, memory = 1408.82 (MB), peak = 1471.12 (MB)
#start 3rd optimization iteration ...
#    number of violations = 32
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp   CutSpc      Mar   Totals
#	M1            0        0        0        0        0        0        0
#	M2            4        1       19        4        1        3       32
#	Totals        4        1       19        4        1        3       32
#cpu time = 00:00:06, elapsed time = 00:00:06, memory = 1410.59 (MB), peak = 1471.12 (MB)
#start 4th optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1407.74 (MB), peak = 1471.12 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 121
#Total wire length = 562128 um.
#Total half perimeter of net bounding box = 465703 um.
#Total wire length on LAYER M1 = 536 um.
#Total wire length on LAYER M2 = 156753 um.
#Total wire length on LAYER M3 = 251750 um.
#Total wire length on LAYER M4 = 153088 um.
#Total wire length on LAYER M5 = 0 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 183988
#Total number of multi-cut vias = 202 (  0.1%)
#Total number of single cut vias = 183786 ( 99.9%)
#Up-Via Summary (total 183988):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       85766 ( 99.8%)       202 (  0.2%)      85968
#  Metal 2       79383 (100.0%)         0 (  0.0%)      79383
#  Metal 3       18637 (100.0%)         0 (  0.0%)      18637
#-----------------------------------------------------------
#               183786 ( 99.9%)       202 (  0.1%)     183988 
#
#Total number of DRC violations = 0
#Cpu time = 00:03:38
#Elapsed time = 00:03:38
#Increased memory = -9.17 (MB)
#Total memory = 1397.23 (MB)
#Peak memory = 1471.12 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1398.23 (MB), peak = 1471.12 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 121
#Total wire length = 562128 um.
#Total half perimeter of net bounding box = 465703 um.
#Total wire length on LAYER M1 = 536 um.
#Total wire length on LAYER M2 = 156753 um.
#Total wire length on LAYER M3 = 251750 um.
#Total wire length on LAYER M4 = 153088 um.
#Total wire length on LAYER M5 = 0 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 183988
#Total number of multi-cut vias = 202 (  0.1%)
#Total number of single cut vias = 183786 ( 99.9%)
#Up-Via Summary (total 183988):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       85766 ( 99.8%)       202 (  0.2%)      85968
#  Metal 2       79383 (100.0%)         0 (  0.0%)      79383
#  Metal 3       18637 (100.0%)         0 (  0.0%)      18637
#-----------------------------------------------------------
#               183786 ( 99.9%)       202 (  0.1%)     183988 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Start Post Route wire spreading..
#
#Start data preparation for wire spreading...
#
#Data preparation is done on Sat Mar  1 21:02:21 2025
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1398.23 (MB), peak = 1471.12 (MB)
#
#Start Post Route Wire Spread.
#Done with 7867 horizontal wires in 3 hboxes and 7099 vertical wires in 3 hboxes.
#Complete Post Route Wire Spread.
#
#Total number of nets with non-default rule or having extra spacing = 121
#Total wire length = 567616 um.
#Total half perimeter of net bounding box = 465703 um.
#Total wire length on LAYER M1 = 536 um.
#Total wire length on LAYER M2 = 157787 um.
#Total wire length on LAYER M3 = 254416 um.
#Total wire length on LAYER M4 = 154877 um.
#Total wire length on LAYER M5 = 0 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 183988
#Total number of multi-cut vias = 202 (  0.1%)
#Total number of single cut vias = 183786 ( 99.9%)
#Up-Via Summary (total 183988):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       85766 ( 99.8%)       202 (  0.2%)      85968
#  Metal 2       79383 (100.0%)         0 (  0.0%)      79383
#  Metal 3       18637 (100.0%)         0 (  0.0%)      18637
#-----------------------------------------------------------
#               183786 ( 99.9%)       202 (  0.1%)     183988 
#
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1433.77 (MB), peak = 1471.12 (MB)
#
#Post Route wire spread is done.
#Total number of nets with non-default rule or having extra spacing = 121
#Total wire length = 567616 um.
#Total half perimeter of net bounding box = 465703 um.
#Total wire length on LAYER M1 = 536 um.
#Total wire length on LAYER M2 = 157787 um.
#Total wire length on LAYER M3 = 254416 um.
#Total wire length on LAYER M4 = 154877 um.
#Total wire length on LAYER M5 = 0 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 183988
#Total number of multi-cut vias = 202 (  0.1%)
#Total number of single cut vias = 183786 ( 99.9%)
#Up-Via Summary (total 183988):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       85766 ( 99.8%)       202 (  0.2%)      85968
#  Metal 2       79383 (100.0%)         0 (  0.0%)      79383
#  Metal 3       18637 (100.0%)         0 (  0.0%)      18637
#-----------------------------------------------------------
#               183786 ( 99.9%)       202 (  0.1%)     183988 
#
#
#Start DRC checking..
#    number of violations = 0
#cpu time = 00:00:15, elapsed time = 00:00:15, memory = 1432.86 (MB), peak = 1471.12 (MB)
#CELL_VIEW fullchip,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#Start Post Route via swapping..
#    number of violations = 0
#cpu time = 00:00:30, elapsed time = 00:00:30, memory = 1407.05 (MB), peak = 1471.12 (MB)
#    number of violations = 0
#cpu time = 00:00:31, elapsed time = 00:00:31, memory = 1407.06 (MB), peak = 1471.12 (MB)
#CELL_VIEW fullchip,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#Post Route via swapping is done.
#Total number of nets with non-default rule or having extra spacing = 121
#Total wire length = 567616 um.
#Total half perimeter of net bounding box = 465703 um.
#Total wire length on LAYER M1 = 536 um.
#Total wire length on LAYER M2 = 157787 um.
#Total wire length on LAYER M3 = 254416 um.
#Total wire length on LAYER M4 = 154877 um.
#Total wire length on LAYER M5 = 0 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 183988
#Total number of multi-cut vias = 124554 ( 67.7%)
#Total number of single cut vias = 59434 ( 32.3%)
#Up-Via Summary (total 183988):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       56899 ( 66.2%)     29069 ( 33.8%)      85968
#  Metal 2        2287 (  2.9%)     77096 ( 97.1%)      79383
#  Metal 3         248 (  1.3%)     18389 ( 98.7%)      18637
#-----------------------------------------------------------
#                59434 ( 32.3%)    124554 ( 67.7%)     183988 
#
#detailRoute Statistics:
#Cpu time = 00:04:30
#Elapsed time = 00:04:30
#Increased memory = -0.31 (MB)
#Total memory = 1406.09 (MB)
#Peak memory = 1471.12 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:05:02
#Elapsed time = 00:05:02
#Increased memory = -18.90 (MB)
#Total memory = 1367.57 (MB)
#Peak memory = 1471.12 (MB)
#Number of warnings = 0
#Total number of warnings = 114
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Sat Mar  1 21:03:12 2025
#
#routeDesign: cpu time = 00:06:00, elapsed time = 00:06:01, memory = 1367.57 (MB), peak = 1471.12 (MB)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-3442          1  The version of the capacitance table fil...
WARNING   IMPEXT-3493          1  The design extraction status has been re...
*** Message Summary: 2 warning(s), 0 error(s)

<CMD> setExtractRCMode -engine postRoute
<CMD> extractRC
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQRC extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQRC' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQRC extraction to take place.
Extraction called for design 'fullchip' of instances=62058 and nets=24903 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmax
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_25561_ieng6-ece-11.ucsd.edu_ttalapaneni_lYNSf8/fullchip_25561_6ldHA7.rcdb.d  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1648.5M)
Extracted 10.0007% (CPU Time= 0:00:00.8  MEM= 1713.8M)
Extracted 20.0006% (CPU Time= 0:00:00.9  MEM= 1713.8M)
Extracted 30.0005% (CPU Time= 0:00:01.0  MEM= 1713.8M)
Extracted 40.0004% (CPU Time= 0:00:01.2  MEM= 1713.8M)
Extracted 50.0007% (CPU Time= 0:00:01.4  MEM= 1713.8M)
Extracted 60.0007% (CPU Time= 0:00:01.7  MEM= 1713.8M)
Extracted 70.0006% (CPU Time= 0:00:02.1  MEM= 1717.8M)
Extracted 80.0005% (CPU Time= 0:00:02.5  MEM= 1717.8M)
Extracted 90.0004% (CPU Time= 0:00:03.5  MEM= 1717.8M)
Extracted 100% (CPU Time= 0:00:04.0  MEM= 1717.8M)
Number of Extracted Resistors     : 489606
Number of Extracted Ground Cap.   : 485202
Number of Extracted Coupling Cap. : 886800
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmax
 Corner: Cmin
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1681.8M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:05.3  Real Time: 0:00:05.0  MEM: 1681.816M)
<CMD> setAnalysisMode -analysisType onChipVariation -cppr both
<CMD> optDesign -postRoute -setup -hold
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Disable merging buffers from different footprints for postRoute code for non-MSV designs
-powerEffort high                          # enums={none low high}, default=none, user setting
-leakageToDynamicRatio 0.5                 # float, default=1, user setting
-setupDynamicPowerViewAsDefaultView false
                                           # bool, default=false, private
WC_VIEW BC_VIEW
Switching SI Aware to true by default in postroute mode   
GigaOpt running with 1 threads.
**WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain. To avoid this message, review the floorplan, msv setting, the library setting or set manualy those cells as dont_use.
	Cell FILL1_LL, site bcore.
	Cell FILL_NW_HH, site bcore.
	Cell FILL_NW_LL, site bcore.
	Cell GFILL, site gacore.
	Cell GFILL10, site gacore.
	Cell GFILL2, site gacore.
	Cell GFILL3, site gacore.
	Cell GFILL4, site gacore.
	Cell LVLLHCD1, site bcore.
	Cell LVLLHCD2, site bcore.
	Cell LVLLHCD4, site bcore.
	Cell LVLLHCD8, site bcore.
	Cell LVLLHD1, site bcore.
	Cell LVLLHD2, site bcore.
	Cell LVLLHD4, site bcore.
	Cell LVLLHD8, site bcore.
.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
**WARN: (IMPOPT-7077):	Some of the LEF equivalent cells have different ANTENNAGATEAREA/ANTENNADIFFAREA/PINS etc... attributes. They will not be swapped for fixed instances and for lefsafe operations like optLeakagePower in postroute mode. To find out what cells are LEF equivalent use the findLefEquivalentCells command.
Type 'man IMPOPT-7077' for more detail.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1678.5M, totSessionCpu=0:25:01 **
#Created 847 library cell signatures
#Created 24903 NETS and 0 SPECIALNETS signatures
#Created 62059 instance signatures
#Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1388.53 (MB), peak = 1471.12 (MB)
#Save design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1388.54 (MB), peak = 1471.12 (MB)
Begin checking placement ... (start mem=1678.5M, init mem=1678.5M)
*info: Placed = 62058          (Fixed = 86)
*info: Unplaced = 0           
Placement Density:98.64%(191402/194039)
Finished checkPlace (cpu: total=0:00:00.2, vio checks=0:00:00.1; mem=1678.5M)
 Initial DC engine is -> aae
 
 AAE-Opt:: Current number of nets in RC Memory -> 100 K
 
 
 AAE-Opt:: New number of nets in RC Memory -> 100 K
 
Reset EOS DB
Ignoring AAE DB Resetting ...
 Set Options for AAE Based Opt flow 
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0
Hold Target Slack: user slack 0
**INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
WC_VIEW BC_VIEW
-powerEffort high                          # enums={none low high}, default=none, user setting
-leakageToDynamicRatio 0.5                 # float, default=1, user setting
-setupDynamicPowerViewAsDefaultView false
                                           # bool, default=false, private
Include MVT Delays for Hold Opt
** INFO : this run is activating 'postRoute' automaton

**WARN: (IMPOPT-3663):	Power view is not set. First setup analysis view (WC_VIEW) will be treated as power view and VT partitioning will be done on basis of leakage specified in this view. If this is incorrect, specify correct power view via command "set_power_analysis_mode -analysis_view <view_name>".

Type 'man IMPOPT-3663' for more detail.

Power view               = WC_VIEW
Number of VT partitions  = 2
Standard cells in design = 811
Instances in design      = 22368

Instance distribution across the VT partitions:

 LVT : inst = 3500 (15.6%), cells = 335 (41%)
   Lib tcbn65gpluswc        : inst = 3500 (15.6%)

 HVT : inst = 18868 (84.4%), cells = 457 (56%)
   Lib tcbn65gpluswc        : inst = 18868 (84.4%)

Reporting took 0 sec
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQRC extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQRC' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQRC extraction to take place.
Extraction called for design 'fullchip' of instances=62058 and nets=24903 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmax
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_25561_ieng6-ece-11.ucsd.edu_ttalapaneni_lYNSf8/fullchip_25561_6ldHA7.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1670.5M)
Extracted 10.0007% (CPU Time= 0:00:00.8  MEM= 1719.8M)
Extracted 20.0006% (CPU Time= 0:00:00.9  MEM= 1719.8M)
Extracted 30.0005% (CPU Time= 0:00:01.1  MEM= 1719.8M)
Extracted 40.0004% (CPU Time= 0:00:01.3  MEM= 1719.8M)
Extracted 50.0007% (CPU Time= 0:00:01.5  MEM= 1719.8M)
Extracted 60.0007% (CPU Time= 0:00:01.7  MEM= 1719.8M)
Extracted 70.0006% (CPU Time= 0:00:02.1  MEM= 1723.8M)
Extracted 80.0005% (CPU Time= 0:00:02.5  MEM= 1723.8M)
Extracted 90.0004% (CPU Time= 0:00:03.5  MEM= 1723.8M)
Extracted 100% (CPU Time= 0:00:04.0  MEM= 1723.8M)
Number of Extracted Resistors     : 489606
Number of Extracted Ground Cap.   : 485202
Number of Extracted Coupling Cap. : 886800
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmax
 Corner: Cmin
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1704.8M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:05.2  Real Time: 0:00:05.0  MEM: 1704.824M)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
#################################################################################
# Design Stage: PostRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
*** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
End delay calculation. (MEM=0 CPU=0:00:03.5 REAL=0:00:03.0)
*** CDM Built up (cpu=0:00:03.8  real=0:00:04.0  mem= 0.0M) ***
*** Done Building Timing Graph (cpu=0:00:04.7 real=0:00:05.0 totSessionCpu=0:00:21.6 mem=0.0M)
Done building cte hold timing graph (HoldAware) cpu=0:00:05.6 real=0:00:06.0 totSessionCpu=0:00:21.6 mem=0.0M ***

_______________________________________________________________________
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 24903,  99.4 percent of the nets selected for SI analysis
End delay calculation. (MEM=1805.15 CPU=0:00:08.2 REAL=0:00:08.0)
Save waveform /tmp/innovus_temp_25561_ieng6-ece-11.ucsd.edu_ttalapaneni_lYNSf8/.AAE_XJUzHf/.AAE_25561/waveform.data...
*** CDM Built up (cpu=0:00:09.0  real=0:00:09.0  mem= 1805.2M) ***
Add other clocks and setupCteToAAEClockMapping during iter 1

Executing IPO callback for view pruning ..
Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 24903,  22.2 percent of the nets selected for SI analysis
End delay calculation. (MEM=1781.2 CPU=0:00:05.9 REAL=0:00:06.0)
*** CDM Built up (cpu=0:00:06.0  real=0:00:06.0  mem= 1781.2M) ***
*** Done Building Timing Graph (cpu=0:00:17.4 real=0:00:17.0 totSessionCpu=0:25:32 mem=1781.2M)
** Profile ** Start :  cpu=0:00:00.0, mem=1781.2M
** Profile ** Other data :  cpu=0:00:00.1, mem=1781.2M
** Profile ** Overall slacks :  cpu=0:00:00.3, mem=1781.2M
** Profile ** DRVs :  cpu=0:00:00.2, mem=1781.2M

------------------------------------------------------------
     Initial SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.153  | -0.153  |  0.057  |
|           TNS (ns):| -55.720 | -55.720 |  0.000  |
|    Violating Paths:|   757   |   757   |    0    |
|          All Paths:|  6712   |  5406   |  5730   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 53.070%
       (98.641% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:32, real = 0:00:32, mem = 1690.6M, totSessionCpu=0:25:32 **
Setting latch borrow mode to budget during optimization.
Glitch fixing enabled
<optDesign CMD> fixdrv  all VT Cells
Leakage Power Opt: re-selecting buf/inv list 
**INFO: Num dontuse cells 97, Num usable cells 844
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 97, Num usable cells 844
**INFO: Start fixing DRV (Mem = 1757.40M) ...
**INFO: Options = -postRoute -maxCap -maxTran -maxFanout -noSensitivity -backward -maxIter 1
**INFO: Start fixing DRV iteration 1 ...
Begin: GigaOpt DRV Optimization
Glitch fixing enabled
Info: 121 clock nets excluded from IPO operation.
DRV pessimism of 5.00% is used.
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      max-tran     |      max-cap      |     max-fanout    |     max-length    |       glitch      |       |           |           |           |         |            |           |
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   |     0   |     0   | -0.15 |          0|          0|          0|  98.64  |            |           |
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   |     0   |     0   | -0.15 |          0|          0|          0|  98.64  |   0:00:00.0|    1965.0M|
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

*** Finish DRV Fixing (cpu=0:00:00.8 real=0:00:01.0 mem=1965.0M) ***

drv optimizer changes nothing and skips refinePlace
End: GigaOpt DRV Optimization
**optDesign ... cpu = 0:00:37, real = 0:00:37, mem = 1835.2M, totSessionCpu=0:25:38 **
*info:
**INFO: Completed fixing DRV (CPU Time = 0:00:04, Mem = 1835.25M).
Leakage Power Opt: resetting the buf/inv selection
** Profile ** Start :  cpu=0:00:00.0, mem=1835.2M
** Profile ** Other data :  cpu=0:00:00.1, mem=1835.2M
** Profile ** Overall slacks :  cpu=0:00:00.3, mem=1845.3M
** Profile ** DRVs :  cpu=0:00:00.4, mem=1845.3M

------------------------------------------------------------
     SI Timing Summary (cpu=0.07min real=0.07min mem=1835.2M)                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.153  | -0.153  |  0.057  |
|           TNS (ns):| -55.720 | -55.720 |  0.000  |
|    Violating Paths:|   757   |   757   |    0    |
|          All Paths:|  6712   |  5406   |  5730   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 53.070%
       (98.641% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1845.3M
**optDesign ... cpu = 0:00:38, real = 0:00:38, mem = 1835.2M, totSessionCpu=0:25:39 **
*** Timing NOT met, worst failing slack is -0.153
*** Check timing (0:00:00.0)
**INFO: Num dontuse cells 97, Num usable cells 844
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 97, Num usable cells 844
Begin: GigaOpt Optimization in WNS mode
Info: 121 clock nets excluded from IPO operation.
*info: 121 clock nets excluded
*info: 2 special nets excluded.
*info: 123 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.153 TNS Slack -55.720 Density 98.64
Optimizer WNS Pass 0
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.153|   -0.153| -55.720|  -55.720|    98.64%|   0:00:00.0| 1902.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_15_/D                                       |
|  -0.129|   -0.129| -53.376|  -53.376|    98.65%|   0:00:00.0| 1906.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q2_reg_9_/D                                        |
|  -0.120|   -0.120| -50.602|  -50.602|    98.65%|   0:00:00.0| 1906.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q7_reg_13_/D                                       |
|  -0.112|   -0.112| -42.418|  -42.418|    98.65%|   0:00:01.0| 1907.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q4_reg_19_/D                                       |
|  -0.109|   -0.109| -39.114|  -39.114|    98.65%|   0:00:00.0| 1907.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q7_reg_13_/D                                       |
|  -0.109|   -0.109| -38.767|  -38.767|    98.65%|   0:00:00.0| 1907.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q7_reg_13_/D                                       |
|  -0.108|   -0.108| -38.564|  -38.564|    98.65%|   0:00:00.0| 1907.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q7_reg_13_/D                                       |
|  -0.108|   -0.108| -38.561|  -38.561|    98.65%|   0:00:01.0| 1907.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q7_reg_13_/D                                       |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.108|   -0.108| -38.561|  -38.561|    98.65%|   0:00:01.0| 1921.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q7_reg_13_/D                                       |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:03.5 real=0:00:03.0 mem=1921.8M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:03.5 real=0:00:03.0 mem=1921.8M) ***
** GigaOpt Optimizer WNS Slack -0.108 TNS Slack -38.561 Density 98.65
Update Timing Windows (Threshold 0.014) ...
Re Calculate Delays on 27 Nets

*** Finish Post Route Setup Fixing (cpu=0:00:04.0 real=0:00:04.0 mem=1921.8M) ***
*** Starting refinePlace (0:25:47 mem=1902.7M) ***
Density distribution unevenness ratio = 0.829%
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.5 REAL: 0:00:00.0 MEM: 1902.7MB
Summary Report:
Instances move: 0 (out of 22289 movable)
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Runtime: CPU: 0:00:00.5 REAL: 0:00:00.0 MEM: 1902.7MB
*** Finished refinePlace (0:25:48 mem=1902.7M) ***
Density distribution unevenness ratio = 0.826%
End: GigaOpt Optimization in WNS mode
**INFO: Num dontuse cells 97, Num usable cells 844
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 97, Num usable cells 844
Begin: GigaOpt Optimization in TNS mode
Info: 121 clock nets excluded from IPO operation.
*info: 121 clock nets excluded
*info: 2 special nets excluded.
*info: 123 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.108 TNS Slack -38.565 Density 98.65
Optimizer TNS Opt
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.108|   -0.108| -38.565|  -38.565|    98.65%|   0:00:00.0| 1919.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q7_reg_13_/D                                       |
|  -0.108|   -0.108| -36.085|  -36.085|    98.65%|   0:00:01.0| 1923.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q7_reg_13_/D                                       |
|  -0.108|   -0.108| -35.493|  -35.493|    98.65%|   0:00:00.0| 1923.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q7_reg_13_/D                                       |
|  -0.108|   -0.108| -35.452|  -35.452|    98.65%|   0:00:00.0| 1923.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q7_reg_13_/D                                       |
|  -0.108|   -0.108| -31.616|  -31.616|    98.65%|   0:00:01.0| 1922.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_16_/D                                       |
|  -0.108|   -0.108| -31.485|  -31.485|    98.65%|   0:00:00.0| 1922.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_16_/D                                       |
|  -0.108|   -0.108| -29.114|  -29.114|    98.65%|   0:00:01.0| 1922.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q7_reg_14_/D                                       |
|  -0.108|   -0.108| -28.032|  -28.032|    98.66%|   0:00:00.0| 1922.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_19_/D                                       |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
skewClock sized 22 and inserted 3 insts
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.108|   -0.108| -15.494|  -15.494|    98.66%|   0:00:07.0| 1953.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q1_reg_14_/D                                       |
|  -0.108|   -0.108| -15.379|  -15.379|    98.66%|   0:00:00.0| 1953.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_18_/D                                       |
|  -0.108|   -0.108| -15.320|  -15.320|    98.66%|   0:00:00.0| 1953.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_16_/D                                       |
|  -0.108|   -0.108| -15.252|  -15.252|    98.66%|   0:00:00.0| 1953.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q3_reg_13_/D                                       |
|  -0.108|   -0.108| -15.020|  -15.020|    98.66%|   0:00:01.0| 1953.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q1_reg_14_/D                                       |
|  -0.108|   -0.108| -14.995|  -14.995|    98.66%|   0:00:00.0| 1953.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q1_reg_14_/D                                       |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
skewClock sized 5 and inserted 3 insts
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.111|   -0.111| -10.035|  -10.035|    98.66%|   0:00:04.0| 1954.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q7_reg_7_/D                                        |
|  -0.111|   -0.111| -10.034|  -10.034|    98.66%|   0:00:01.0| 1954.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_14_/D                                       |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:15.5 real=0:00:16.0 mem=1954.4M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:15.6 real=0:00:16.0 mem=1954.4M) ***
** GigaOpt Optimizer WNS Slack -0.111 TNS Slack -10.034 Density 98.66
Update Timing Windows (Threshold 0.014) ...
Re Calculate Delays on 26 Nets

*** Finish Post Route Setup Fixing (cpu=0:00:16.0 real=0:00:16.0 mem=1954.4M) ***
*** Starting refinePlace (0:26:09 mem=1935.4M) ***
Density distribution unevenness ratio = 0.823%
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.5 REAL: 0:00:00.0 MEM: 1935.4MB
Summary Report:
Instances move: 0 (out of 22312 movable)
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Runtime: CPU: 0:00:00.5 REAL: 0:00:00.0 MEM: 1935.4MB
*** Finished refinePlace (0:26:10 mem=1935.4M) ***
Density distribution unevenness ratio = 0.820%
End: GigaOpt Optimization in TNS mode
** Profile ** Start :  cpu=0:00:00.0, mem=1818.9M
** Profile ** Other data :  cpu=0:00:00.1, mem=1818.9M
** Profile ** Overall slacks :  cpu=0:00:00.3, mem=1826.9M
** Profile ** DRVs :  cpu=0:00:00.5, mem=1826.9M

------------------------------------------------------------
        Before Power Reclaim                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.111  | -0.111  |  0.050  |
|           TNS (ns):| -10.034 | -10.034 |  0.000  |
|    Violating Paths:|   271   |   271   |    0    |
|          All Paths:|  6712   |  5406   |  5730   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 53.050%
       (98.622% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1826.9M
Info: 127 clock nets excluded from IPO operation.
WC_VIEW BC_VIEW

Begin Power Analysis

    0.00V	    VSS
    0.90V	    VDD

Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1537.95MB/1537.95MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1537.95MB/1537.95MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1537.95MB/1537.95MB)

Begin Processing Signal Activity


Starting Levelizing
2025-Mar-01 21:04:31 (2025-Mar-02 05:04:31 GMT)
2025-Mar-01 21:04:31 (2025-Mar-02 05:04:31 GMT): 10%
2025-Mar-01 21:04:31 (2025-Mar-02 05:04:31 GMT): 20%
2025-Mar-01 21:04:31 (2025-Mar-02 05:04:31 GMT): 30%
2025-Mar-01 21:04:31 (2025-Mar-02 05:04:31 GMT): 40%
2025-Mar-01 21:04:31 (2025-Mar-02 05:04:31 GMT): 50%
2025-Mar-01 21:04:31 (2025-Mar-02 05:04:31 GMT): 60%
2025-Mar-01 21:04:31 (2025-Mar-02 05:04:31 GMT): 70%
2025-Mar-01 21:04:31 (2025-Mar-02 05:04:31 GMT): 80%
2025-Mar-01 21:04:31 (2025-Mar-02 05:04:31 GMT): 90%

Finished Levelizing
2025-Mar-01 21:04:31 (2025-Mar-02 05:04:31 GMT)

Starting Activity Propagation
2025-Mar-01 21:04:31 (2025-Mar-02 05:04:31 GMT)
2025-Mar-01 21:04:31 (2025-Mar-02 05:04:31 GMT): 10%
2025-Mar-01 21:04:31 (2025-Mar-02 05:04:31 GMT): 20%

Finished Activity Propagation
2025-Mar-01 21:04:32 (2025-Mar-02 05:04:32 GMT)
Ended Processing Signal Activity: (cpu=0:00:01, real=0:00:01, mem(process/total)=1538.46MB/1538.46MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------



Starting Calculating power
2025-Mar-01 21:04:32 (2025-Mar-02 05:04:32 GMT)
 ... Calculating switching power
2025-Mar-01 21:04:32 (2025-Mar-02 05:04:32 GMT): 10%
2025-Mar-01 21:04:32 (2025-Mar-02 05:04:32 GMT): 20%
2025-Mar-01 21:04:32 (2025-Mar-02 05:04:32 GMT): 30%
2025-Mar-01 21:04:32 (2025-Mar-02 05:04:32 GMT): 40%
2025-Mar-01 21:04:32 (2025-Mar-02 05:04:32 GMT): 50%
 ... Calculating internal and leakage power
2025-Mar-01 21:04:33 (2025-Mar-02 05:04:33 GMT): 60%
2025-Mar-01 21:04:33 (2025-Mar-02 05:04:33 GMT): 70%
2025-Mar-01 21:04:34 (2025-Mar-02 05:04:34 GMT): 80%
2025-Mar-01 21:04:34 (2025-Mar-02 05:04:34 GMT): 90%

Finished Calculating power
2025-Mar-01 21:04:35 (2025-Mar-02 05:04:35 GMT)
Ended Power Computation: (cpu=0:00:02, real=0:00:02, mem(process/total)=1538.57MB/1538.57MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1538.57MB/1538.57MB)

Ended Power Analysis: (cpu=0:00:04, real=0:00:04, mem(process/total)=1538.57MB/1538.57MB)

Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 15.23-s045_1 (64bit) 04/22/2016 12:32 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2025-Mar-01 21:04:35 (2025-Mar-02 05:04:35 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: fullchip
*
*	Liberty Libraries used:
*	        WC_VIEW: /home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gpluswc.lib
*
*	Power Domain used:
*		Rail:        VDD 	Voltage:        0.9
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------


Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:       32.97735289 	   67.1244%
Total Switching Power:      14.90252168 	   30.3336%
Total Leakage Power:         1.24883802 	    2.5420%
Total Power:                49.12871265
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         20.41       1.324       0.277       22.01       44.81
Macro                                  0           0      0.3831      0.3831      0.7798
IO                                     0           0           0           0           0
Combinational                      11.29       9.833      0.5718       21.69       44.15
Clock (Combinational)              1.279       3.745     0.01697       5.041       10.26
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              32.98        14.9       1.249       49.13         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      32.98        14.9       1.249       49.13         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk                                1.279       3.745     0.01697       5.041       10.26
-----------------------------------------------------------------------------------------
Total                              1.279       3.745     0.01697       5.041       10.26
-----------------------------------------------------------------------------------------
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
* 		Highest Average Power: core_instance/mac_array_instance/CTS_ccl_BUF_clk_G0_L3_38 (CKBD16): 	   0.08241
* 		Highest Leakage Power: core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/U42 (FA1D4): 	  0.000262
* 		Total Cap: 	1.58578e-10 F
* 		Total instances in design: 62076
* 		Total instances in design with no power:     0
*                Total instances in design with no activty:     0

* 		Total Fillers and Decap: 39690
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=1539.09MB/1539.09MB)

Begin: Power Optimization
Reclaim Optimization WNS Slack -0.111  TNS Slack -10.034 Density 98.62
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    98.62%|        -|  -0.111| -10.034|   0:00:00.0| 2099.7M|
|    98.52%|      636|  -0.111|  -9.670|   0:00:16.0| 2099.7M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -0.111  TNS Slack -9.670 Density 98.52
** Finished Core Power Optimization (cpu = 0:00:17.4) (real = 0:00:17.0) **
*** Starting refinePlace (0:26:34 mem=2055.8M) ***
Density distribution unevenness ratio = 0.822%
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.5 REAL: 0:00:01.0 MEM: 2055.8MB
Summary Report:
Instances move: 0 (out of 22312 movable)
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Runtime: CPU: 0:00:00.5 REAL: 0:00:01.0 MEM: 2055.8MB
*** Finished refinePlace (0:26:34 mem=2055.8M) ***
Density distribution unevenness ratio = 0.819%
Running setup recovery post routing.
**optDesign ... cpu = 0:01:34, real = 0:01:33, mem = 1821.2M, totSessionCpu=0:26:35 **
Checking setup slack degradation ...
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin (100)
*** Finish setup-recovery (cpu=0:00:00, real=0:00:01, mem=1821.17M, totSessionCpu=0:26:35 .
**optDesign ... cpu = 0:01:35, real = 0:01:34, mem = 1821.2M, totSessionCpu=0:26:35 **

Info: 127 clock nets excluded from IPO operation.
Info: 127 clock nets excluded from IPO operation.
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.111|   -0.111|  -9.670|   -9.670|    98.52%|   0:00:00.0| 1972.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_14_/D                                       |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish post-Route Optimize Step (cpu=0:00:00.2 real=0:00:00.0 mem=1972.0M) ***

*** Finish post-Route Setup Fixing (cpu=0:00:00.5 real=0:00:01.0 mem=1972.0M) ***

Begin Power Analysis

    0.00V	    VSS
    0.90V	    VDD
Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1564.82MB/1564.82MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1564.82MB/1564.82MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1564.82MB/1564.82MB)

Begin Processing Signal Activity


Starting Levelizing
2025-Mar-01 21:04:58 (2025-Mar-02 05:04:58 GMT)
2025-Mar-01 21:04:58 (2025-Mar-02 05:04:58 GMT): 10%
2025-Mar-01 21:04:58 (2025-Mar-02 05:04:58 GMT): 20%
2025-Mar-01 21:04:58 (2025-Mar-02 05:04:58 GMT): 30%
2025-Mar-01 21:04:58 (2025-Mar-02 05:04:58 GMT): 40%
2025-Mar-01 21:04:58 (2025-Mar-02 05:04:58 GMT): 50%
2025-Mar-01 21:04:58 (2025-Mar-02 05:04:58 GMT): 60%
2025-Mar-01 21:04:58 (2025-Mar-02 05:04:58 GMT): 70%
2025-Mar-01 21:04:58 (2025-Mar-02 05:04:58 GMT): 80%
2025-Mar-01 21:04:58 (2025-Mar-02 05:04:58 GMT): 90%

Finished Levelizing
2025-Mar-01 21:04:59 (2025-Mar-02 05:04:59 GMT)

Starting Activity Propagation
2025-Mar-01 21:04:59 (2025-Mar-02 05:04:59 GMT)
2025-Mar-01 21:04:59 (2025-Mar-02 05:04:59 GMT): 10%
2025-Mar-01 21:04:59 (2025-Mar-02 05:04:59 GMT): 20%

Finished Activity Propagation
2025-Mar-01 21:04:59 (2025-Mar-02 05:04:59 GMT)
Ended Processing Signal Activity: (cpu=0:00:01, real=0:00:01, mem(process/total)=1565.41MB/1565.41MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------



Starting Calculating power
2025-Mar-01 21:04:59 (2025-Mar-02 05:04:59 GMT)
 ... Calculating switching power
2025-Mar-01 21:04:59 (2025-Mar-02 05:04:59 GMT): 10%
2025-Mar-01 21:04:59 (2025-Mar-02 05:04:59 GMT): 20%
2025-Mar-01 21:05:00 (2025-Mar-02 05:05:00 GMT): 30%
2025-Mar-01 21:05:00 (2025-Mar-02 05:05:00 GMT): 40%
2025-Mar-01 21:05:00 (2025-Mar-02 05:05:00 GMT): 50%
 ... Calculating internal and leakage power
2025-Mar-01 21:05:00 (2025-Mar-02 05:05:00 GMT): 60%
2025-Mar-01 21:05:01 (2025-Mar-02 05:05:01 GMT): 70%
2025-Mar-01 21:05:01 (2025-Mar-02 05:05:01 GMT): 80%
2025-Mar-01 21:05:02 (2025-Mar-02 05:05:02 GMT): 90%

Finished Calculating power
2025-Mar-01 21:05:02 (2025-Mar-02 05:05:02 GMT)
Ended Power Computation: (cpu=0:00:02, real=0:00:02, mem(process/total)=1565.41MB/1565.41MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1565.41MB/1565.41MB)

Ended Power Analysis: (cpu=0:00:04, real=0:00:04, mem(process/total)=1565.41MB/1565.41MB)

Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 15.23-s045_1 (64bit) 04/22/2016 12:32 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2025-Mar-01 21:05:02 (2025-Mar-02 05:05:02 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: fullchip
*
*	Liberty Libraries used:
*	        WC_VIEW: /home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gpluswc.lib
*
*	Power Domain used:
*		Rail:        VDD 	Voltage:        0.9
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------


Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:       32.88823270 	   67.1743%
Total Switching Power:      14.83017979 	   30.2907%
Total Leakage Power:         1.24113869 	    2.5350%
Total Power:                48.95955124
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         20.42       1.323       0.277       22.02       44.97
Macro                                  0           0      0.3831      0.3831      0.7825
IO                                     0           0           0           0           0
Combinational                      11.19       9.762      0.5641       21.52       43.95
Clock (Combinational)              1.279       3.745     0.01697       5.041        10.3
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              32.89       14.83       1.241       48.96         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      32.89       14.83       1.241       48.96         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk                                1.279       3.745     0.01697       5.041        10.3
-----------------------------------------------------------------------------------------
Total                              1.279       3.745     0.01697       5.041        10.3
-----------------------------------------------------------------------------------------
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
* 		Highest Average Power: core_instance/mac_array_instance/CTS_ccl_BUF_clk_G0_L3_38 (CKBD16): 	   0.08241
* 		Highest Leakage Power: core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/U42 (FA1D4): 	  0.000262
* 		Total Cap: 	1.57916e-10 F
* 		Total instances in design: 62076
* 		Total instances in design with no power:     0
*                Total instances in design with no activty:     0

* 		Total Fillers and Decap: 39690
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=1565.66MB/1565.66MB)

*** Finished Leakage Power Optimization (cpu=0:00:28, real=0:00:27, mem=1821.17M, totSessionCpu=0:26:44).
**ERROR: (IMPOPT-310):	Design density (98.52%) exceeds/equals limit (95.00%).
GigaOpt Hold Optimizer is used
Include MVT Delays for Hold Opt
<optDesign CMD> fixhold  no -lvt Cells
**INFO: Num dontuse cells 396, Num usable cells 545
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 396, Num usable cells 545
Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:26:44 mem=1821.2M ***
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
Latch borrow mode reset to max_borrow
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
*** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
AAE_INFO-618: Total number of nets in the design is 24921,  99.4 percent of the nets selected for SI analysis
End delay calculation. (MEM=0 CPU=0:00:07.4 REAL=0:00:07.0)
Save waveform /tmp/innovus_temp_25561_ieng6-ece-11.ucsd.edu_ttalapaneni_lYNSf8/.AAE_XJUzHf/.AAE_25561/waveform.data...
*** CDM Built up (cpu=0:00:08.1  real=0:00:08.0  mem= 0.0M) ***
Add other clocks and setupCteToAAEClockMapping during iter 1

Executing IPO callback for view pruning ..
Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 24921,  0.1 percent of the nets selected for SI analysis
End delay calculation. (MEM=0 CPU=0:00:00.1 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:00.2  real=0:00:00.0  mem= 0.0M) ***
*** Done Building Timing Graph (cpu=0:00:10.3 real=0:00:10.0 totSessionCpu=0:00:33.4 mem=0.0M)
Done building cte hold timing graph (fixHold) cpu=0:00:11.4 real=0:00:11.0 totSessionCpu=0:00:33.4 mem=0.0M ***
** Profile ** Start :  cpu=0:00:00.0, mem=0.0M
** Profile ** Overall slacks :  cpu=0:00:00.2, mem=0.0M
Done building hold timer [10513 node(s), 12693 edge(s), 1 view(s)] (fixHold) cpu=0:00:12.5 real=0:00:12.0 totSessionCpu=0:00:34.5 mem=0.0M ***
Timing Data dump into file /tmp/innovus_temp_25561_ieng6-ece-11.ucsd.edu_ttalapaneni_lYNSf8/coe_eosdata_vBC2NJ/BC_VIEW.twf, for view: BC_VIEW 
	 Dumping view 1 BC_VIEW 

_______________________________________________________________________
Done building cte setup timing graph (fixHold) cpu=0:00:12.1 real=0:00:12.0 totSessionCpu=0:26:56 mem=1821.2M ***
** Profile ** Start :  cpu=0:00:00.0, mem=1821.2M
** Profile ** Overall slacks :  cpu=0:00:00.3, mem=1829.2M
Loading timing data from /tmp/innovus_temp_25561_ieng6-ece-11.ucsd.edu_ttalapaneni_lYNSf8/coe_eosdata_vBC2NJ/BC_VIEW.twf 
	 Loading view 1 BC_VIEW 
** Profile ** Start :  cpu=0:00:00.0, mem=1829.2M
** Profile ** Other data :  cpu=0:00:00.1, mem=1829.2M
** Profile ** DRVs :  cpu=0:00:00.2, mem=1829.2M

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW
Hold  views included:
 BC_VIEW

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.111  | -0.111  |  0.030  |
|           TNS (ns):| -9.670  | -9.670  |  0.000  |
|    Violating Paths:|   262   |   262   |    0    |
|          All Paths:|  6712   |  5406   |  5730   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.159  | -0.058  | -0.159  |
|           TNS (ns):| -6.502  | -0.059  | -6.442  |
|    Violating Paths:|   198   |    2    |   196   |
|          All Paths:|  5430   |  5406   |  2432   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 52.944%
       (98.515% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------

*Info: minBufDelay = 55.1 ps, libStdDelay = 14.2 ps, minBufSize = 5760000 (4.0)
*Info: worst delay setup view: WC_VIEW
**optDesign ... cpu = 0:01:57, real = 0:01:57, mem = 1821.2M, totSessionCpu=0:26:58 **
*info: Run optDesign holdfix with 1 thread.
Info: 127 clock nets excluded from IPO operation.

*** Starting Core Fixing (fixHold) cpu=0:00:14.3 real=0:00:15.0 totSessionCpu=0:26:59 mem=1954.7M density=98.515% ***

Phase I ......
Executing transform: ECO Safe Resize
**Info: Stopping hold fixing due to density exceeding max design density 95.000%
===========================================================================================
  Phase 1 : Step 1 Iter 0 Summary (ECO Safe Resize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.1595
      TNS :      -6.5009
      #VP :          198
  Density :      98.515%
------------------------------------------------------------------------------------------
 cpu=0:00:14.7 real=0:00:15.0 totSessionCpu=0:26:59 mem=1954.7M
===========================================================================================

Executing transform: AddBuffer + LegalResize
**Info: Stopping hold fixing due to density exceeding max design density 95.000%
===========================================================================================
  Phase 1 : Step 2 Iter 0 Summary (AddBuffer + LegalResize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.1595
      TNS :      -6.5009
      #VP :          198
  Density :      98.515%
------------------------------------------------------------------------------------------
 cpu=0:00:14.7 real=0:00:15.0 totSessionCpu=0:26:59 mem=1954.7M
===========================================================================================


*** Finished Core Fixing (fixHold) cpu=0:00:14.9 real=0:00:15.0 totSessionCpu=0:26:59 mem=1954.7M density=98.515% ***
*info:


=======================================================================
                Reasons for remaining hold violations
=======================================================================
*info: Total 266 net(s) have violated hold timing slacks.

Buffering failure reasons
------------------------------------------------

Resizing failure reasons
------------------------------------------------

*info: net names were printed out to logv file

*** Finish Post Route Hold Fixing (cpu=0:00:14.9 real=0:00:15.0 totSessionCpu=0:26:59 mem=1954.7M density=98.515%) ***
Default Rule : ""
Non Default Rules :
Worst Slack : -0.111 ns
Total 0 nets layer assigned (1.2).
GigaOpt: setting up router preferences
        design wns: -0.1112
        slack threshold: 1.3088
GigaOpt: 5 nets assigned router directives

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) MinLen(50um)
Existing Priority Nets 0 (0.0%)
Total Assign Priority Nets 743 (3.0%)
Default Rule : ""
Non Default Rules :
Worst Slack : -0.111 ns
Total 0 nets layer assigned (0.2).
GigaOpt: setting up router preferences
        design wns: -0.1112
        slack threshold: 1.3088
GigaOpt: 8 nets assigned router directives

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) MinLen(50um)
Existing Priority Nets 0 (0.0%)
Total Assign Priority Nets 743 (3.0%)
** Profile ** Start :  cpu=0:00:00.0, mem=1880.2M
** Profile ** Other data :  cpu=0:00:00.1, mem=1880.2M
** Profile ** Overall slacks :  cpu=0:00:00.3, mem=1880.2M
** Profile ** DRVs :  cpu=0:00:00.4, mem=1880.2M

------------------------------------------------------------
        Pre-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.111  | -0.111  |  0.030  |
|           TNS (ns):| -9.670  | -9.670  |  0.000  |
|    Violating Paths:|   262   |   262   |    0    |
|          All Paths:|  6712   |  5406   |  5730   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 52.944%
       (98.515% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1880.2M
**optDesign ... cpu = 0:02:02, real = 0:02:02, mem = 1792.8M, totSessionCpu=0:27:03 **
-routeWithEco false                      # bool, default=false
-routeWithEco true                       # bool, default=false, user setting
-routeSelectedNetOnly false              # bool, default=false, user setting
-routeWithTimingDriven true              # bool, default=false, user setting
-routeWithTimingDriven false             # bool, default=false, user setting
-routeWithSiDriven true                  # bool, default=false, user setting
-routeWithSiDriven false                 # bool, default=false, user setting

globalDetailRoute

#setNanoRouteMode -drouteAutoStop true
#setNanoRouteMode -drouteFixAntenna true
#setNanoRouteMode -routeSelectedNetOnly false
#setNanoRouteMode -routeTopRoutingLayer 4
#setNanoRouteMode -routeWithEco true
#setNanoRouteMode -routeWithSiDriven false
#setNanoRouteMode -routeWithTimingDriven false
#Start globalDetailRoute on Sat Mar  1 21:05:22 2025
#
#WARNING (NRDB-682) Connectivity is broken at PIN I of INST core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RC_1634_0 connects to NET core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RN_1049_0 at location ( 197.700 300.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RN_1049_0 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN Z of INST core_instance/ofifo_inst/col_idx_2__fifo_instance/CTS_ccl_BUF_clk_G0_L3_3 connects to NET core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_USKN1476_CTS_7 at location ( 118.500 397.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_USKN1476_CTS_7 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN Z of INST core_instance/CTS_ccl_BUF_clk_G0_L3_51 connects to NET core_instance/FE_USKN1474_CTS_222 at location ( 104.500 282.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/FE_USKN1474_CTS_222 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN Z of INST core_instance/CTS_ccl_BUF_clk_G0_L3_27 connects to NET core_instance/FE_USKN1472_CTS_204 at location ( 145.300 95.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/FE_USKN1472_CTS_204 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN Z of INST core_instance/CTS_ccl_BUF_clk_G0_L2_3 connects to NET core_instance/FE_USKN1471_CTS_211 at location ( 132.900 111.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/FE_USKN1471_CTS_211 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN I of INST core_instance/FE_USKC1464_CTS_200 connects to NET core_instance/FE_USKN1464_CTS_200 at location ( 341.700 91.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/FE_USKN1464_CTS_200 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN I of INST core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_USKC1455_CTS_7 connects to NET core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_USKN1455_CTS_7 at location ( 102.700 400.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_USKN1455_CTS_7 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN Z of INST core_instance/ofifo_inst/col_idx_3__fifo_instance/CTS_ccl_BUF_clk_G0_L3_66 connects to NET core_instance/ofifo_inst/col_idx_3__fifo_instance/FE_USKN1454_CTS_7 at location ( 237.900 164.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/ofifo_inst/col_idx_3__fifo_instance/FE_USKN1454_CTS_7 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN I of INST core_instance/FE_USKC1452_CTS_218 connects to NET core_instance/FE_USKN1452_CTS_218 at location ( 105.100 293.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/FE_USKN1452_CTS_218 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN I of INST core_instance/CTS_ccl_BUF_clk_G0_L2_3 connects to NET core_instance/CTS_248 at location ( 135.300 112.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/CTS_248 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_62_ connects to NET core_instance/mac_array_instance/CTS_56 at location ( 207.100 230.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/mac_array_instance/CTS_56 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN I of INST core_instance/ofifo_inst/col_idx_3__fifo_instance/CTS_ccl_BUF_clk_G0_L3_66 connects to NET core_instance/CTS_236 at location ( 235.300 163.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN I of INST core_instance/CTS_ccl_BUF_clk_G0_L3_65 connects to NET core_instance/CTS_236 at location ( 231.100 124.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN I of INST core_instance/CTS_ccl_BUF_clk_G0_L3_55 connects to NET core_instance/CTS_236 at location ( 210.700 87.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN I of INST core_instance/CTS_ccl_BUF_clk_G0_L3_64 connects to NET core_instance/CTS_236 at location ( 276.100 108.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/CTS_236 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN I of INST core_instance/CTS_ccl_BUF_clk_G0_L3_49 connects to NET core_instance/CTS_223 at location ( 135.300 281.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/CTS_223 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN Z of INST core_instance/FE_USKC1475_CTS_222 connects to NET core_instance/CTS_222 at location ( 102.700 277.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/CTS_222 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN Z of INST core_instance/FE_USKC1452_CTS_218 connects to NET core_instance/CTS_218 at location ( 108.100 294.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/CTS_218 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN I of INST core_instance/CTS_ccl_BUF_clk_G0_L3_27 connects to NET core_instance/CTS_211 at location ( 142.700 95.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/CTS_211 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN I of INST core_instance/CTS_ccl_BUF_clk_G0_L3_20 connects to NET core_instance/CTS_200 at location ( 355.900 160.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (EMS-27) Message (NRDB-682) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#WARNING (NRIG-44) Imported NET core_instance/CTS_200 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET core_instance/CTS_187 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET core_instance/ofifo_inst/col_idx_2__fifo_instance/CTS_7 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RN_1026_0 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (EMS-27) Message (NRIG-44) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#NanoRoute Version 15.23-s045_1 NR160414-1105/15_23-UB
#Loading the last recorded routing design signature
#Created 18 NETS and 0 SPECIALNETS new signatures
#Summary of the placement changes since last routing:
#  Number of instances added (including moved) = 22
#  Number of instances deleted (including moved) = 4
#  Number of instances resized = 572
#  Number of instances with same cell size swap = 31
#  Total number of placement changes (moved instances are counted twice) = 598
#Start routing data preparation.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 1.100] has 24919 nets.
# M1           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.185
# M2           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M3           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M4           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M5           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M6           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M7           H   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
# M8           V   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
#743/24796 = 2% of signal nets have been set as priority nets
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M2's pitch = 0.200.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1468.71 (MB), peak = 1613.69 (MB)
#Merging special wires...
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 115.600 397.800 ) on M1 for NET core_instance/CTS_187. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 412.650 87.995 ) on M1 for NET core_instance/CTS_200. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 356.050 159.995 ) on M1 for NET core_instance/CTS_200. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 343.600 91.900 ) on M1 for NET core_instance/CTS_200. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 142.800 95.400 ) on M1 for NET core_instance/CTS_211. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 107.000 293.500 ) on M1 for NET core_instance/CTS_218. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 102.305 277.300 ) on M1 for NET core_instance/CTS_222. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 131.250 281.200 ) on M1 for NET core_instance/CTS_223. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 235.495 163.900 ) on M1 for NET core_instance/CTS_236. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 231.250 123.995 ) on M1 for NET core_instance/CTS_236. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 272.000 108.200 ) on M1 for NET core_instance/CTS_236. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 206.650 86.800 ) on M1 for NET core_instance/CTS_236. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 131.200 111.800 ) on M1 for NET core_instance/CTS_248. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 121.955 421.300 ) on M1 for NET core_instance/FE_PSN1494_array_out_47_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 105.250 293.195 ) on M1 for NET core_instance/FE_USKN1452_CTS_218. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 269.700 109.880 ) on M1 for NET core_instance/FE_USKN1456_CTS_234. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 408.355 219.700 ) on M1 for NET core_instance/FE_USKN1459_CTS_212. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 329.300 108.115 ) on M1 for NET core_instance/FE_USKN1463_CTS_200. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 341.850 91.595 ) on M1 for NET core_instance/FE_USKN1464_CTS_200. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 132.020 111.685 ) on M1 for NET core_instance/FE_USKN1471_CTS_211. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (EMS-27) Message (NRDB-1005) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#
#Connectivity extraction summary:
#2188 routed nets are extracted.
#    683 (2.74%) extracted nets are partially routed.
#22602 routed nets are imported.
#6 (0.02%) nets are without wires.
#125 nets are fixed|skipped|trivial (not extracted).
#Total number of nets = 24921.
#
#Found 0 nets for post-route si or timing fixing.
#Number of eco nets is 683
#
#Start data preparation...
#
#Data preparation is done on Sat Mar  1 21:05:26 2025
#
#Analyzing routing resource...
#Routing resource analysis is done on Sat Mar  1 21:05:27 2025
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal 1        H        2216          79       23562    92.32%
#  Metal 2        V        2225          84       23562     1.30%
#  Metal 3        H        2295           0       23562     0.08%
#  Metal 4        V        1993         316       23562     0.00%
#  --------------------------------------------------------------
#  Total                   8729       5.19%  94248    23.43%
#
#  140 nets (0.56%) with 1 preferred extra spacing.
#
#
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1469.53 (MB), peak = 1613.69 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1486.09 (MB), peak = 1613.69 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1486.28 (MB), peak = 1613.69 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 125 (skipped).
#Total number of routable nets = 24796.
#Total number of nets in the design = 24921.
#
#689 routable nets have only global wires.
#24107 routable nets have only detail routed wires.
#32 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#108 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed nets constraints summary:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                 32             657  
#------------------------------------------------
#        Total                 32             657  
#------------------------------------------------
#
#Routing constraints summary of the whole design:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                140           24656  
#------------------------------------------------
#        Total                140           24656  
#------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#   Metal 1      0(0.00%)   (0.00%)
#   Metal 2     10(0.04%)   (0.04%)
#   Metal 3      0(0.00%)   (0.00%)
#   Metal 4      0(0.00%)   (0.00%)
#  --------------------------------
#     Total     10(0.01%)   (0.01%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.02% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 140
#Total wire length = 567748 um.
#Total half perimeter of net bounding box = 466190 um.
#Total wire length on LAYER M1 = 534 um.
#Total wire length on LAYER M2 = 157753 um.
#Total wire length on LAYER M3 = 254560 um.
#Total wire length on LAYER M4 = 154902 um.
#Total wire length on LAYER M5 = 0 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 183930
#Total number of multi-cut vias = 124318 ( 67.6%)
#Total number of single cut vias = 59612 ( 32.4%)
#Up-Via Summary (total 183930):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       56916 ( 66.3%)     28973 ( 33.7%)      85889
#  Metal 2        2430 (  3.1%)     76962 ( 96.9%)      79392
#  Metal 3         266 (  1.4%)     18383 ( 98.6%)      18649
#-----------------------------------------------------------
#                59612 ( 32.4%)    124318 ( 67.6%)     183930 
#
#Total number of involved priority nets 29
#Maximum src to sink distance for priority net 285.5
#Average of max src_to_sink distance for priority net 65.3
#Average of ave src_to_sink distance for priority net 38.5
#Max overcon = 1 tracks.
#Total overcon = 0.01%.
#Worst layer Gcell overcon rate = 0.00%.
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1486.29 (MB), peak = 1613.69 (MB)
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1472.19 (MB), peak = 1613.69 (MB)
#Start Track Assignment.
#Done with 83 horizontal wires in 2 hboxes and 43 vertical wires in 2 hboxes.
#Done with 1 horizontal wires in 2 hboxes and 2 vertical wires in 2 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 140
#Total wire length = 567840 um.
#Total half perimeter of net bounding box = 466190 um.
#Total wire length on LAYER M1 = 591 um.
#Total wire length on LAYER M2 = 157763 um.
#Total wire length on LAYER M3 = 254582 um.
#Total wire length on LAYER M4 = 154903 um.
#Total wire length on LAYER M5 = 0 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 183916
#Total number of multi-cut vias = 124318 ( 67.6%)
#Total number of single cut vias = 59598 ( 32.4%)
#Up-Via Summary (total 183916):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       56910 ( 66.3%)     28973 ( 33.7%)      85883
#  Metal 2        2423 (  3.1%)     76962 ( 96.9%)      79385
#  Metal 3         265 (  1.4%)     18383 ( 98.6%)      18648
#-----------------------------------------------------------
#                59598 ( 32.4%)    124318 ( 67.6%)     183916 
#
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1525.46 (MB), peak = 1613.69 (MB)
#
#Cpu time = 00:00:07
#Elapsed time = 00:00:07
#Increased memory = 55.82 (MB)
#Total memory = 1525.46 (MB)
#Peak memory = 1613.69 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 0.0% of the total area was rechecked for DRC, and 27.2% required routing.
#    number of violations = 157
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp   CutSpc      Mar   Totals
#	M1           32       12       35        5        6        0       90
#	M2           26       20       17        0        1        1       65
#	M3            1        1        0        0        0        0        2
#	Totals       59       33       52        5        7        1      157
#594 out of 62076 instances need to be verified(marked ipoed).
#23.9% of the total area is being checked for drcs
#23.9% of the total area was checked
#    number of violations = 449
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp   CutSpc      Mar   Totals
#	M1          129       69       55      107        6        0      366
#	M2           29       23       26        0        1        1       80
#	M3            1        2        0        0        0        0        3
#	Totals      159       94       81      107        7        1      449
#cpu time = 00:00:32, elapsed time = 00:00:32, memory = 1529.41 (MB), peak = 1613.69 (MB)
#start 1st optimization iteration ...
#    number of violations = 64
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp      Mar   Totals
#	M1           16        8        6        8        0       38
#	M2            4        2       14        4        2       26
#	Totals       20       10       20       12        2       64
#cpu time = 00:00:07, elapsed time = 00:00:07, memory = 1519.52 (MB), peak = 1613.69 (MB)
#start 2nd optimization iteration ...
#    number of violations = 36
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp   Totals
#	M1           16        4        6        8       34
#	M2            0        0        0        0        0
#	M3            1        1        0        0        2
#	Totals       17        5        6        8       36
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1519.50 (MB), peak = 1613.69 (MB)
#start 3rd optimization iteration ...
#    number of violations = 1
#
#    By Layer and Type :
#	          Short   Totals
#	M1            0        0
#	M2            1        1
#	Totals        1        1
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1519.63 (MB), peak = 1613.69 (MB)
#start 4th optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1519.63 (MB), peak = 1613.69 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 140
#Total wire length = 567546 um.
#Total half perimeter of net bounding box = 466190 um.
#Total wire length on LAYER M1 = 572 um.
#Total wire length on LAYER M2 = 157307 um.
#Total wire length on LAYER M3 = 254559 um.
#Total wire length on LAYER M4 = 155108 um.
#Total wire length on LAYER M5 = 0 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 184963
#Total number of multi-cut vias = 122009 ( 66.0%)
#Total number of single cut vias = 62954 ( 34.0%)
#Up-Via Summary (total 184963):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       57739 ( 67.1%)     28284 ( 32.9%)      86023
#  Metal 2        4389 (  5.5%)     75608 ( 94.5%)      79997
#  Metal 3         826 (  4.4%)     18117 ( 95.6%)      18943
#-----------------------------------------------------------
#                62954 ( 34.0%)    122009 ( 66.0%)     184963 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:42
#Elapsed time = 00:00:42
#Increased memory = -40.45 (MB)
#Total memory = 1485.01 (MB)
#Peak memory = 1613.69 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1486.09 (MB), peak = 1613.69 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 140
#Total wire length = 567546 um.
#Total half perimeter of net bounding box = 466190 um.
#Total wire length on LAYER M1 = 572 um.
#Total wire length on LAYER M2 = 157307 um.
#Total wire length on LAYER M3 = 254559 um.
#Total wire length on LAYER M4 = 155108 um.
#Total wire length on LAYER M5 = 0 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 184963
#Total number of multi-cut vias = 122009 ( 66.0%)
#Total number of single cut vias = 62954 ( 34.0%)
#Up-Via Summary (total 184963):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       57739 ( 67.1%)     28284 ( 32.9%)      86023
#  Metal 2        4389 (  5.5%)     75608 ( 94.5%)      79997
#  Metal 3         826 (  4.4%)     18117 ( 95.6%)      18943
#-----------------------------------------------------------
#                62954 ( 34.0%)    122009 ( 66.0%)     184963 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Start Post Route wire spreading..
#
#Start data preparation for wire spreading...
#
#Data preparation is done on Sat Mar  1 21:06:15 2025
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1486.09 (MB), peak = 1613.69 (MB)
#
#Start Post Route Wire Spread.
#Done with 815 horizontal wires in 3 hboxes and 1282 vertical wires in 3 hboxes.
#Complete Post Route Wire Spread.
#
#Total number of nets with non-default rule or having extra spacing = 140
#Total wire length = 568205 um.
#Total half perimeter of net bounding box = 466190 um.
#Total wire length on LAYER M1 = 572 um.
#Total wire length on LAYER M2 = 157456 um.
#Total wire length on LAYER M3 = 254804 um.
#Total wire length on LAYER M4 = 155372 um.
#Total wire length on LAYER M5 = 0 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 184963
#Total number of multi-cut vias = 122009 ( 66.0%)
#Total number of single cut vias = 62954 ( 34.0%)
#Up-Via Summary (total 184963):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       57739 ( 67.1%)     28284 ( 32.9%)      86023
#  Metal 2        4389 (  5.5%)     75608 ( 94.5%)      79997
#  Metal 3         826 (  4.4%)     18117 ( 95.6%)      18943
#-----------------------------------------------------------
#                62954 ( 34.0%)    122009 ( 66.0%)     184963 
#
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1531.09 (MB), peak = 1613.69 (MB)
#
#Post Route wire spread is done.
#Total number of nets with non-default rule or having extra spacing = 140
#Total wire length = 568205 um.
#Total half perimeter of net bounding box = 466190 um.
#Total wire length on LAYER M1 = 572 um.
#Total wire length on LAYER M2 = 157456 um.
#Total wire length on LAYER M3 = 254804 um.
#Total wire length on LAYER M4 = 155372 um.
#Total wire length on LAYER M5 = 0 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 184963
#Total number of multi-cut vias = 122009 ( 66.0%)
#Total number of single cut vias = 62954 ( 34.0%)
#Up-Via Summary (total 184963):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       57739 ( 67.1%)     28284 ( 32.9%)      86023
#  Metal 2        4389 (  5.5%)     75608 ( 94.5%)      79997
#  Metal 3         826 (  4.4%)     18117 ( 95.6%)      18943
#-----------------------------------------------------------
#                62954 ( 34.0%)    122009 ( 66.0%)     184963 
#
#
#Start Post Route via swapping..
#32.83% of area are rerouted by ECO routing.
#    number of violations = 0
#cpu time = 00:00:12, elapsed time = 00:00:12, memory = 1492.55 (MB), peak = 1613.69 (MB)
#    number of violations = 0
#cpu time = 00:00:13, elapsed time = 00:00:13, memory = 1492.79 (MB), peak = 1613.69 (MB)
#CELL_VIEW fullchip,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#Post Route via swapping is done.
#Total number of nets with non-default rule or having extra spacing = 140
#Total wire length = 568205 um.
#Total half perimeter of net bounding box = 466190 um.
#Total wire length on LAYER M1 = 572 um.
#Total wire length on LAYER M2 = 157456 um.
#Total wire length on LAYER M3 = 254804 um.
#Total wire length on LAYER M4 = 155372 um.
#Total wire length on LAYER M5 = 0 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 184963
#Total number of multi-cut vias = 125473 ( 67.8%)
#Total number of single cut vias = 59490 ( 32.2%)
#Up-Via Summary (total 184963):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       56881 ( 66.1%)     29142 ( 33.9%)      86023
#  Metal 2        2327 (  2.9%)     77670 ( 97.1%)      79997
#  Metal 3         282 (  1.5%)     18661 ( 98.5%)      18943
#-----------------------------------------------------------
#                59490 ( 32.2%)    125473 ( 67.8%)     184963 
#
#detailRoute Statistics:
#Cpu time = 00:01:02
#Elapsed time = 00:01:02
#Increased memory = -33.64 (MB)
#Total memory = 1491.82 (MB)
#Peak memory = 1613.69 (MB)
#Updating routing design signature
#Created 847 library cell signatures
#Created 24921 NETS and 0 SPECIALNETS signatures
#Created 62077 instance signatures
#Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1496.21 (MB), peak = 1613.69 (MB)
#Save design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1496.30 (MB), peak = 1613.69 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:01:12
#Elapsed time = 00:01:11
#Increased memory = -65.22 (MB)
#Total memory = 1450.86 (MB)
#Peak memory = 1613.69 (MB)
#Number of warnings = 63
#Total number of warnings = 178
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Sat Mar  1 21:06:33 2025
#
**optDesign ... cpu = 0:03:14, real = 0:03:13, mem = 1754.5M, totSessionCpu=0:28:14 **
-routeWithEco false                      # bool, default=false
-routeSelectedNetOnly false              # bool, default=false, user setting
-routeWithTimingDriven true              # bool, default=false, user setting
-routeWithSiDriven true                  # bool, default=false, user setting
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQRC extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQRC' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQRC extraction to take place.
Extraction called for design 'fullchip' of instances=62076 and nets=24921 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmax
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_25561_ieng6-ece-11.ucsd.edu_ttalapaneni_lYNSf8/fullchip_25561_6ldHA7.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1754.5M)
Extracted 10.0004% (CPU Time= 0:00:00.9  MEM= 1803.9M)
Extracted 20.0004% (CPU Time= 0:00:01.0  MEM= 1803.9M)
Extracted 30.0005% (CPU Time= 0:00:01.2  MEM= 1803.9M)
Extracted 40.0005% (CPU Time= 0:00:01.4  MEM= 1803.9M)
Extracted 50.0005% (CPU Time= 0:00:01.6  MEM= 1803.9M)
Extracted 60.0006% (CPU Time= 0:00:01.9  MEM= 1803.9M)
Extracted 70.0006% (CPU Time= 0:00:02.3  MEM= 1807.9M)
Extracted 80.0006% (CPU Time= 0:00:02.7  MEM= 1807.9M)
Extracted 90.0007% (CPU Time= 0:00:03.8  MEM= 1807.9M)
Extracted 100% (CPU Time= 0:00:04.3  MEM= 1807.9M)
Number of Extracted Resistors     : 497512
Number of Extracted Ground Cap.   : 492803
Number of Extracted Coupling Cap. : 897264
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmax
 Corner: Cmin
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1787.8M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:05.7  Real Time: 0:00:06.0  MEM: 1787.840M)
**optDesign ... cpu = 0:03:19, real = 0:03:19, mem = 1752.8M, totSessionCpu=0:28:20 **
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
AAE_INFO: 1 threads acquired from CTE.
AAE_INFO-618: Total number of nets in the design is 24921,  99.4 percent of the nets selected for SI analysis
End delay calculation. (MEM=1844.99 CPU=0:00:08.0 REAL=0:00:08.0)
Save waveform /tmp/innovus_temp_25561_ieng6-ece-11.ucsd.edu_ttalapaneni_lYNSf8/.AAE_XJUzHf/.AAE_25561/waveform.data...
*** CDM Built up (cpu=0:00:09.6  real=0:00:09.0  mem= 1845.0M) ***
Add other clocks and setupCteToAAEClockMapping during iter 1
Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 24921,  20.1 percent of the nets selected for SI analysis
End delay calculation. (MEM=1821.03 CPU=0:00:05.3 REAL=0:00:06.0)
*** CDM Built up (cpu=0:00:05.4  real=0:00:06.0  mem= 1821.0M) ***
*** Done Building Timing Graph (cpu=0:00:17.8 real=0:00:18.0 totSessionCpu=0:28:38 mem=1821.0M)
**optDesign ... cpu = 0:03:37, real = 0:03:37, mem = 1754.3M, totSessionCpu=0:28:38 **
*** Timing NOT met, worst failing slack is -0.113
*** Check timing (0:00:00.0)
Begin: GigaOpt Optimization in post-eco TNS mode
Info: 127 clock nets excluded from IPO operation.
*info: 127 clock nets excluded
*info: 2 special nets excluded.
*info: 123 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.113 TNS Slack -10.337 Density 98.52
Optimizer TNS Opt
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.113|   -0.113| -10.337|  -10.337|    98.52%|   0:00:00.0| 1952.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_14_/D                                       |
|  -0.113|   -0.113| -10.337|  -10.337|    98.52%|   0:00:00.0| 1952.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q5_reg_17_/D                                       |
|  -0.113|   -0.113| -10.337|  -10.337|    98.52%|   0:00:00.0| 1952.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_14_/D                                       |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.5 real=0:00:00.0 mem=1952.7M) ***
Checking setup slack degradation ...

*** Finished Optimize Step Cumulative (cpu=0:00:00.7 real=0:00:01.0 mem=1952.7M) ***

*** Finish Post Route Setup Fixing (cpu=0:00:01.2 real=0:00:01.0 mem=1952.7M) ***
End: GigaOpt Optimization in post-eco TNS mode
Running setup recovery post routing.
**optDesign ... cpu = 0:03:42, real = 0:03:42, mem = 1814.0M, totSessionCpu=0:28:43 **
Checking setup slack degradation ...
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin (100)
*** Finish setup-recovery (cpu=0:00:00, real=0:00:01, mem=1813.95M, totSessionCpu=0:28:44 .
**optDesign ... cpu = 0:03:43, real = 0:03:43, mem = 1814.0M, totSessionCpu=0:28:44 **

Latch borrow mode reset to max_borrow
<optDesign CMD> Restore Using all VT Cells
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:03:44, real = 0:03:43, mem = 1814.0M, totSessionCpu=0:28:44 **
** Profile ** Start :  cpu=0:00:00.0, mem=1871.2M
** Profile ** Other data :  cpu=0:00:00.1, mem=1871.2M
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
*** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
AAE_INFO-618: Total number of nets in the design is 24921,  99.4 percent of the nets selected for SI analysis
End delay calculation. (MEM=0 CPU=0:00:07.5 REAL=0:00:07.0)
Save waveform /tmp/innovus_temp_25561_ieng6-ece-11.ucsd.edu_ttalapaneni_lYNSf8/.AAE_XJUzHf/.AAE_25561/waveform.data...
*** CDM Built up (cpu=0:00:08.3  real=0:00:08.0  mem= 0.0M) ***
Add other clocks and setupCteToAAEClockMapping during iter 1
Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 24921,  0.1 percent of the nets selected for SI analysis
End delay calculation. (MEM=0 CPU=0:00:00.2 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:00.2  real=0:00:00.0  mem= 0.0M) ***
*** Done Building Timing Graph (cpu=0:00:10.7 real=0:00:10.0 totSessionCpu=0:00:45.7 mem=0.0M)
** Profile ** Overall slacks :  cpu=0:0-7:0-8.-6, mem=0.0M
** Profile ** Total reports :  cpu=0:00:00.2, mem=0.0M

_______________________________________________________________________
** Profile ** Overall slacks :  cpu=0:00:11.3, mem=1871.2M
** Profile ** Total reports :  cpu=0:00:00.8, mem=1814.0M
** Profile ** DRVs :  cpu=0:00:00.4, mem=1814.0M

------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 
Hold  views included:
 BC_VIEW

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.113  | -0.113  |  0.029  |
|           TNS (ns):| -10.337 | -10.337 |  0.000  |
|    Violating Paths:|   300   |   300   |    0    |
|          All Paths:|  6712   |  5406   |  5730   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.160  | -0.056  | -0.160  |
|           TNS (ns):| -6.407  | -0.058  | -6.349  |
|    Violating Paths:|   198   |    2    |   196   |
|          All Paths:|  5430   |  5406   |  2432   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 52.944%
       (98.515% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1814.0M
**optDesign ... cpu = 0:03:56, real = 0:03:57, mem = 1812.0M, totSessionCpu=0:28:57 **
 ReSet Options after AAE Based Opt flow 
*** Finished optDesign ***
Removing temporary dont_use automatically set for cells with technology sites with no row.
<CMD> optDesign -postRoute -drv
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Disable merging buffers from different footprints for postRoute code for non-MSV designs
-powerEffort high                          # enums={none low high}, default=none, user setting
-leakageToDynamicRatio 0.5                 # float, default=1, user setting
-setupDynamicPowerViewAsDefaultView false
                                           # bool, default=false, private
WC_VIEW BC_VIEW
GigaOpt running with 1 threads.
**WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain. To avoid this message, review the floorplan, msv setting, the library setting or set manualy those cells as dont_use.
	Cell FILL1_LL, site bcore.
	Cell FILL_NW_HH, site bcore.
	Cell FILL_NW_LL, site bcore.
	Cell GFILL, site gacore.
	Cell GFILL10, site gacore.
	Cell GFILL2, site gacore.
	Cell GFILL3, site gacore.
	Cell GFILL4, site gacore.
	Cell LVLLHCD1, site bcore.
	Cell LVLLHCD2, site bcore.
	Cell LVLLHCD4, site bcore.
	Cell LVLLHCD8, site bcore.
	Cell LVLLHD1, site bcore.
	Cell LVLLHD2, site bcore.
	Cell LVLLHD4, site bcore.
	Cell LVLLHD8, site bcore.
.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1788.9M, totSessionCpu=0:29:00 **
#Created 847 library cell signatures
#Created 24921 NETS and 0 SPECIALNETS signatures
#Created 62077 instance signatures
#Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1525.68 (MB), peak = 1613.69 (MB)
#Save design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1525.68 (MB), peak = 1613.69 (MB)
Begin checking placement ... (start mem=1788.9M, init mem=1788.9M)
*info: Placed = 62076          (Fixed = 74)
*info: Unplaced = 0           
Placement Density:98.52%(191157/194039)
Finished checkPlace (cpu: total=0:00:00.2, vio checks=0:00:00.1; mem=1788.9M)
 Initial DC engine is -> aae
 
 AAE-Opt:: Current number of nets in RC Memory -> 100 K
 
 
 AAE-Opt:: New number of nets in RC Memory -> 100 K
 
Reset EOS DB
Ignoring AAE DB Resetting ...
 Set Options for AAE Based Opt flow 
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0
Hold Target Slack: user slack 0
**INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
Include MVT Delays for Hold Opt
** INFO : this run is activating 'postRoute' automaton

**WARN: (IMPOPT-3663):	Power view is not set. First setup analysis view (WC_VIEW) will be treated as power view and VT partitioning will be done on basis of leakage specified in this view. If this is incorrect, specify correct power view via command "set_power_analysis_mode -analysis_view <view_name>".

Type 'man IMPOPT-3663' for more detail.

Power view               = WC_VIEW
Number of VT partitions  = 2
Standard cells in design = 811
Instances in design      = 22386

Instance distribution across the VT partitions:

 LVT : inst = 3391 (15.1%), cells = 335 (41%)
   Lib tcbn65gpluswc        : inst = 3391 (15.1%)

 HVT : inst = 18995 (84.9%), cells = 457 (56%)
   Lib tcbn65gpluswc        : inst = 18995 (84.9%)

Reporting took 0 sec
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQRC extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQRC' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQRC extraction to take place.
Extraction called for design 'fullchip' of instances=62076 and nets=24921 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmax
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_25561_ieng6-ece-11.ucsd.edu_ttalapaneni_lYNSf8/fullchip_25561_6ldHA7.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1778.9M)
Extracted 10.0004% (CPU Time= 0:00:00.9  MEM= 1828.3M)
Extracted 20.0004% (CPU Time= 0:00:01.0  MEM= 1828.3M)
Extracted 30.0005% (CPU Time= 0:00:01.2  MEM= 1828.3M)
Extracted 40.0005% (CPU Time= 0:00:01.4  MEM= 1828.3M)
Extracted 50.0005% (CPU Time= 0:00:01.6  MEM= 1828.3M)
Extracted 60.0006% (CPU Time= 0:00:01.8  MEM= 1828.3M)
Extracted 70.0006% (CPU Time= 0:00:02.2  MEM= 1832.3M)
Extracted 80.0006% (CPU Time= 0:00:02.8  MEM= 1832.3M)
Extracted 90.0007% (CPU Time= 0:00:03.8  MEM= 1832.3M)
Extracted 100% (CPU Time= 0:00:04.4  MEM= 1832.3M)
Number of Extracted Resistors     : 497512
Number of Extracted Ground Cap.   : 492803
Number of Extracted Coupling Cap. : 897264
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmax
 Corner: Cmin
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1812.3M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:05.7  Real Time: 0:00:06.0  MEM: 1812.266M)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 24921,  99.4 percent of the nets selected for SI analysis
End delay calculation. (MEM=1870.98 CPU=0:00:07.9 REAL=0:00:07.0)
Save waveform /tmp/innovus_temp_25561_ieng6-ece-11.ucsd.edu_ttalapaneni_lYNSf8/.AAE_XJUzHf/.AAE_25561/waveform.data...
*** CDM Built up (cpu=0:00:08.6  real=0:00:08.0  mem= 1871.0M) ***
Add other clocks and setupCteToAAEClockMapping during iter 1
Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 24921,  20.1 percent of the nets selected for SI analysis
End delay calculation. (MEM=1842.58 CPU=0:00:05.2 REAL=0:00:05.0)
*** CDM Built up (cpu=0:00:05.2  real=0:00:05.0  mem= 1842.6M) ***
*** Done Building Timing Graph (cpu=0:00:16.2 real=0:00:16.0 totSessionCpu=0:29:24 mem=1842.6M)
** Profile ** Start :  cpu=0:00:00.0, mem=1842.6M
** Profile ** Other data :  cpu=0:00:00.1, mem=1842.6M
** Profile ** Overall slacks :  cpu=0:00:00.3, mem=1842.6M
** Profile ** DRVs :  cpu=0:00:00.7, mem=1842.6M

------------------------------------------------------------
     Initial SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.113  | -0.113  |  0.029  |
|           TNS (ns):| -10.337 | -10.337 |  0.000  |
|    Violating Paths:|   300   |   300   |    0    |
|          All Paths:|  6712   |  5406   |  5730   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 52.944%
       (98.515% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1842.6M
**optDesign ... cpu = 0:00:26, real = 0:00:26, mem = 1749.1M, totSessionCpu=0:29:25 **
Setting latch borrow mode to budget during optimization.
Glitch fixing enabled
<optDesign CMD> fixdrv  all VT Cells
Leakage Power Opt: re-selecting buf/inv list 
**INFO: Num dontuse cells 97, Num usable cells 844
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 97, Num usable cells 844
**INFO: Start fixing DRV (Mem = 1815.89M) ...
**INFO: Options = -postRoute -maxCap -maxTran -maxFanout -noSensitivity -backward -maxIter 1
**INFO: Start fixing DRV iteration 1 ...
Begin: GigaOpt DRV Optimization
Glitch fixing enabled
Info: 127 clock nets excluded from IPO operation.
DRV pessimism of 5.00% is used.
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      max-tran     |      max-cap      |     max-fanout    |     max-length    |       glitch      |       |           |           |           |         |            |           |
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   |     0   |     0   | -0.11 |          0|          0|          0|  98.52  |            |           |
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   |     0   |     0   | -0.11 |          0|          0|          0|  98.52  |   0:00:00.0|    2020.4M|
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

*** Finish DRV Fixing (cpu=0:00:01.1 real=0:00:01.0 mem=2020.4M) ***

drv optimizer changes nothing and skips refinePlace
End: GigaOpt DRV Optimization
**optDesign ... cpu = 0:00:31, real = 0:00:31, mem = 1886.9M, totSessionCpu=0:29:31 **
*info:
**INFO: Completed fixing DRV (CPU Time = 0:00:04, Mem = 1886.94M).
Leakage Power Opt: resetting the buf/inv selection
** Profile ** Start :  cpu=0:00:00.0, mem=1886.9M
** Profile ** Other data :  cpu=0:00:00.1, mem=1886.9M
** Profile ** Overall slacks :  cpu=0:00:00.3, mem=1896.9M
** Profile ** DRVs :  cpu=0:00:00.7, mem=1896.9M

------------------------------------------------------------
     SI Timing Summary (cpu=0.07min real=0.07min mem=1886.9M)                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.113  | -0.113  |  0.029  |
|           TNS (ns):| -10.337 | -10.337 |  0.000  |
|    Violating Paths:|   300   |   300   |    0    |
|          All Paths:|  6712   |  5406   |  5730   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 52.944%
       (98.515% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1896.9M
**optDesign ... cpu = 0:00:32, real = 0:00:33, mem = 1886.7M, totSessionCpu=0:29:32 **
** Profile ** Start :  cpu=0:00:00.0, mem=1858.1M
** Profile ** Other data :  cpu=0:00:00.1, mem=1858.1M
** Profile ** Overall slacks :  cpu=0:00:00.3, mem=1858.1M
** Profile ** DRVs :  cpu=0:00:00.7, mem=1858.1M

------------------------------------------------------------
        Pre-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.113  | -0.113  |  0.029  |
|           TNS (ns):| -10.337 | -10.337 |  0.000  |
|    Violating Paths:|   300   |   300   |    0    |
|          All Paths:|  6712   |  5406   |  5730   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 52.944%
       (98.515% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1858.1M
**optDesign ... cpu = 0:00:34, real = 0:00:34, mem = 1819.9M, totSessionCpu=0:29:34 **
-routeWithEco false                      # bool, default=false
-routeWithEco true                       # bool, default=false, user setting
-routeSelectedNetOnly false              # bool, default=false, user setting
-routeWithTimingDriven true              # bool, default=false, user setting
-routeWithTimingDriven false             # bool, default=false, user setting
-routeWithSiDriven true                  # bool, default=false, user setting
-routeWithSiDriven false                 # bool, default=false, user setting

globalDetailRoute

#setNanoRouteMode -drouteAutoStop true
#setNanoRouteMode -drouteFixAntenna true
#setNanoRouteMode -droutePostRouteSpreadWire "false"
#setNanoRouteMode -routeSelectedNetOnly false
#setNanoRouteMode -routeTopRoutingLayer 4
#setNanoRouteMode -routeWithEco true
#setNanoRouteMode -routeWithSiDriven false
#setNanoRouteMode -routeWithTimingDriven false
#Start globalDetailRoute on Sat Mar  1 21:07:54 2025
#
#NanoRoute Version 15.23-s045_1 NR160414-1105/15_23-UB
#Loading the last recorded routing design signature
#No placement changes detected since last routing
#Start routing data preparation.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 1.100] has 24919 nets.
# M1           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.185
# M2           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M3           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M4           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M5           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M6           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M7           H   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
# M8           V   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
#743/24796 = 2% of signal nets have been set as priority nets
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M2's pitch = 0.200.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1514.91 (MB), peak = 1613.69 (MB)
#Merging special wires...
#Found 0 nets for post-route si or timing fixing.
#WARNING (NRGR-22) Design is already detail routed.
#Cpu time = 00:00:02
#Elapsed time = 00:00:02
#Increased memory = -0.93 (MB)
#Total memory = 1514.91 (MB)
#Peak memory = 1613.69 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1515.88 (MB), peak = 1613.69 (MB)
#start 1st optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1515.88 (MB), peak = 1613.69 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 140
#Total wire length = 568205 um.
#Total half perimeter of net bounding box = 466190 um.
#Total wire length on LAYER M1 = 572 um.
#Total wire length on LAYER M2 = 157456 um.
#Total wire length on LAYER M3 = 254804 um.
#Total wire length on LAYER M4 = 155372 um.
#Total wire length on LAYER M5 = 0 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 184963
#Total number of multi-cut vias = 125473 ( 67.8%)
#Total number of single cut vias = 59490 ( 32.2%)
#Up-Via Summary (total 184963):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       56881 ( 66.1%)     29142 ( 33.9%)      86023
#  Metal 2        2327 (  2.9%)     77670 ( 97.1%)      79997
#  Metal 3         282 (  1.5%)     18661 ( 98.5%)      18943
#-----------------------------------------------------------
#                59490 ( 32.2%)    125473 ( 67.8%)     184963 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 0.18 (MB)
#Total memory = 1515.10 (MB)
#Peak memory = 1613.69 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1516.07 (MB), peak = 1613.69 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 140
#Total wire length = 568205 um.
#Total half perimeter of net bounding box = 466190 um.
#Total wire length on LAYER M1 = 572 um.
#Total wire length on LAYER M2 = 157456 um.
#Total wire length on LAYER M3 = 254804 um.
#Total wire length on LAYER M4 = 155372 um.
#Total wire length on LAYER M5 = 0 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 184963
#Total number of multi-cut vias = 125473 ( 67.8%)
#Total number of single cut vias = 59490 ( 32.2%)
#Up-Via Summary (total 184963):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       56881 ( 66.1%)     29142 ( 33.9%)      86023
#  Metal 2        2327 (  2.9%)     77670 ( 97.1%)      79997
#  Metal 3         282 (  1.5%)     18661 ( 98.5%)      18943
#-----------------------------------------------------------
#                59490 ( 32.2%)    125473 ( 67.8%)     184963 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Start Post Route via swapping..
#0.00% of area are rerouted by ECO routing.
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1522.45 (MB), peak = 1613.69 (MB)
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1522.46 (MB), peak = 1613.69 (MB)
#CELL_VIEW fullchip,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#No via is swapped.
#Post Route via swapping is done.
#Total number of nets with non-default rule or having extra spacing = 140
#Total wire length = 568205 um.
#Total half perimeter of net bounding box = 466190 um.
#Total wire length on LAYER M1 = 572 um.
#Total wire length on LAYER M2 = 157456 um.
#Total wire length on LAYER M3 = 254804 um.
#Total wire length on LAYER M4 = 155372 um.
#Total wire length on LAYER M5 = 0 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 184963
#Total number of multi-cut vias = 125473 ( 67.8%)
#Total number of single cut vias = 59490 ( 32.2%)
#Up-Via Summary (total 184963):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       56881 ( 66.1%)     29142 ( 33.9%)      86023
#  Metal 2        2327 (  2.9%)     77670 ( 97.1%)      79997
#  Metal 3         282 (  1.5%)     18661 ( 98.5%)      18943
#-----------------------------------------------------------
#                59490 ( 32.2%)    125473 ( 67.8%)     184963 
#
#detailRoute Statistics:
#Cpu time = 00:00:03
#Elapsed time = 00:00:03
#Increased memory = 6.59 (MB)
#Total memory = 1521.50 (MB)
#Peak memory = 1613.69 (MB)
#Updating routing design signature
#Created 847 library cell signatures
#Created 24921 NETS and 0 SPECIALNETS signatures
#Created 62077 instance signatures
#Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1528.36 (MB), peak = 1613.69 (MB)
#Save design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1528.49 (MB), peak = 1613.69 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:08
#Elapsed time = 00:00:08
#Increased memory = -46.38 (MB)
#Total memory = 1507.21 (MB)
#Peak memory = 1613.69 (MB)
#Number of warnings = 1
#Total number of warnings = 179
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Sat Mar  1 21:08:02 2025
#
**optDesign ... cpu = 0:00:42, real = 0:00:42, mem = 1817.9M, totSessionCpu=0:29:42 **
-routeWithEco false                      # bool, default=false
-routeSelectedNetOnly false              # bool, default=false, user setting
-routeWithTimingDriven true              # bool, default=false, user setting
-routeWithSiDriven true                  # bool, default=false, user setting
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQRC extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQRC' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQRC extraction to take place.
Extraction called for design 'fullchip' of instances=62076 and nets=24921 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmax
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_25561_ieng6-ece-11.ucsd.edu_ttalapaneni_lYNSf8/fullchip_25561_6ldHA7.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1817.9M)
Extracted 10.0004% (CPU Time= 0:00:00.9  MEM= 1859.3M)
Extracted 20.0004% (CPU Time= 0:00:01.0  MEM= 1859.3M)
Extracted 30.0005% (CPU Time= 0:00:01.2  MEM= 1859.3M)
Extracted 40.0005% (CPU Time= 0:00:01.4  MEM= 1859.3M)
Extracted 50.0005% (CPU Time= 0:00:01.6  MEM= 1859.3M)
Extracted 60.0006% (CPU Time= 0:00:01.9  MEM= 1859.3M)
Extracted 70.0006% (CPU Time= 0:00:02.3  MEM= 1863.3M)
Extracted 80.0006% (CPU Time= 0:00:02.7  MEM= 1863.3M)
Extracted 90.0007% (CPU Time= 0:00:03.8  MEM= 1863.3M)
Extracted 100% (CPU Time= 0:00:04.3  MEM= 1863.3M)
Number of Extracted Resistors     : 497512
Number of Extracted Ground Cap.   : 492803
Number of Extracted Coupling Cap. : 897264
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmax
 Corner: Cmin
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1851.2M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:05.7  Real Time: 0:00:06.0  MEM: 1851.250M)
**optDesign ... cpu = 0:00:48, real = 0:00:48, mem = 1785.1M, totSessionCpu=0:29:48 **
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
AAE_INFO: 1 threads acquired from CTE.
AAE_INFO-618: Total number of nets in the design is 24921,  99.4 percent of the nets selected for SI analysis
End delay calculation. (MEM=1877.04 CPU=0:00:08.2 REAL=0:00:08.0)
Save waveform /tmp/innovus_temp_25561_ieng6-ece-11.ucsd.edu_ttalapaneni_lYNSf8/.AAE_XJUzHf/.AAE_25561/waveform.data...
*** CDM Built up (cpu=0:00:09.8  real=0:00:10.0  mem= 1877.0M) ***
Add other clocks and setupCteToAAEClockMapping during iter 1
Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 24921,  20.1 percent of the nets selected for SI analysis
End delay calculation. (MEM=1853.09 CPU=0:00:05.2 REAL=0:00:05.0)
*** CDM Built up (cpu=0:00:05.3  real=0:00:05.0  mem= 1853.1M) ***
*** Done Building Timing Graph (cpu=0:00:17.9 real=0:00:18.0 totSessionCpu=0:30:06 mem=1853.1M)
**optDesign ... cpu = 0:01:06, real = 0:01:06, mem = 1788.3M, totSessionCpu=0:30:06 **
Latch borrow mode reset to max_borrow
<optDesign CMD> Restore Using all VT Cells
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:01:07, real = 0:01:07, mem = 1788.3M, totSessionCpu=0:30:07 **
** Profile ** Start :  cpu=0:00:00.0, mem=1845.5M
** Profile ** Other data :  cpu=0:00:00.1, mem=1845.6M
** Profile ** Overall slacks :  cpu=0:00:00.3, mem=1845.6M
** Profile ** Total reports :  cpu=0:00:01.1, mem=1790.3M
** Profile ** DRVs :  cpu=0:00:00.7, mem=1790.3M

------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.113  | -0.113  |  0.029  |
|           TNS (ns):| -10.337 | -10.337 |  0.000  |
|    Violating Paths:|   300   |   300   |    0    |
|          All Paths:|  6712   |  5406   |  5730   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 52.944%
       (98.515% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1790.3M
**optDesign ... cpu = 0:01:09, real = 0:01:09, mem = 1788.3M, totSessionCpu=0:30:09 **
 ReSet Options after AAE Based Opt flow 
*** Finished optDesign ***
Removing temporary dont_use automatically set for cells with technology sites with no row.
<CMD> optDesign -postRoute -inc
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Disable merging buffers from different footprints for postRoute code for non-MSV designs
-powerEffort high                          # enums={none low high}, default=none, user setting
-leakageToDynamicRatio 0.5                 # float, default=1, user setting
-setupDynamicPowerViewAsDefaultView false
                                           # bool, default=false, private
WC_VIEW BC_VIEW
GigaOpt running with 1 threads.
**WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain. To avoid this message, review the floorplan, msv setting, the library setting or set manualy those cells as dont_use.
	Cell FILL1_LL, site bcore.
	Cell FILL_NW_HH, site bcore.
	Cell FILL_NW_LL, site bcore.
	Cell GFILL, site gacore.
	Cell GFILL10, site gacore.
	Cell GFILL2, site gacore.
	Cell GFILL3, site gacore.
	Cell GFILL4, site gacore.
	Cell LVLLHCD1, site bcore.
	Cell LVLLHCD2, site bcore.
	Cell LVLLHCD4, site bcore.
	Cell LVLLHCD8, site bcore.
	Cell LVLLHD1, site bcore.
	Cell LVLLHD2, site bcore.
	Cell LVLLHD4, site bcore.
	Cell LVLLHD8, site bcore.
.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1781.3M, totSessionCpu=0:30:12 **
**INFO: DRVs not fixed with -incr option
#Created 847 library cell signatures
#Created 24921 NETS and 0 SPECIALNETS signatures
#Created 62077 instance signatures
#Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1526.89 (MB), peak = 1613.69 (MB)
#Save design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1526.89 (MB), peak = 1613.69 (MB)
Begin checking placement ... (start mem=1781.3M, init mem=1781.3M)
*info: Placed = 62076          (Fixed = 74)
*info: Unplaced = 0           
Placement Density:98.52%(191157/194039)
Finished checkPlace (cpu: total=0:00:00.2, vio checks=0:00:00.1; mem=1781.3M)
 Initial DC engine is -> aae
 
 AAE-Opt:: Current number of nets in RC Memory -> 100 K
 
 
 AAE-Opt:: New number of nets in RC Memory -> 100 K
 
Reset EOS DB
Ignoring AAE DB Resetting ...
 Set Options for AAE Based Opt flow 
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0
Hold Target Slack: user slack 0
**INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
**INFO: setOptMode -fixDRC false -> DRV Optimization will not be done as part of the Optimization.
WC_VIEW BC_VIEW
-powerEffort high                          # enums={none low high}, default=none, user setting
-leakageToDynamicRatio 0.5                 # float, default=1, user setting
-setupDynamicPowerViewAsDefaultView false
                                           # bool, default=false, private
Include MVT Delays for Hold Opt
** INFO : this run is activating 'postRoute' automaton

**WARN: (IMPOPT-3663):	Power view is not set. First setup analysis view (WC_VIEW) will be treated as power view and VT partitioning will be done on basis of leakage specified in this view. If this is incorrect, specify correct power view via command "set_power_analysis_mode -analysis_view <view_name>".

Type 'man IMPOPT-3663' for more detail.

Power view               = WC_VIEW
Number of VT partitions  = 2
Standard cells in design = 811
Instances in design      = 22386

Instance distribution across the VT partitions:

 LVT : inst = 3391 (15.1%), cells = 335 (41%)
   Lib tcbn65gpluswc        : inst = 3391 (15.1%)

 HVT : inst = 18995 (84.9%), cells = 457 (56%)
   Lib tcbn65gpluswc        : inst = 18995 (84.9%)

Reporting took 0 sec
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQRC extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQRC' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQRC extraction to take place.
Extraction called for design 'fullchip' of instances=62076 and nets=24921 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmax
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_25561_ieng6-ece-11.ucsd.edu_ttalapaneni_lYNSf8/fullchip_25561_6ldHA7.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1771.3M)
Extracted 10.0004% (CPU Time= 0:00:00.9  MEM= 1836.7M)
Extracted 20.0004% (CPU Time= 0:00:01.0  MEM= 1836.7M)
Extracted 30.0005% (CPU Time= 0:00:01.2  MEM= 1836.7M)
Extracted 40.0005% (CPU Time= 0:00:01.4  MEM= 1836.7M)
Extracted 50.0005% (CPU Time= 0:00:01.6  MEM= 1836.7M)
Extracted 60.0006% (CPU Time= 0:00:01.9  MEM= 1836.7M)
Extracted 70.0006% (CPU Time= 0:00:02.2  MEM= 1840.7M)
Extracted 80.0006% (CPU Time= 0:00:02.7  MEM= 1840.7M)
Extracted 90.0007% (CPU Time= 0:00:03.8  MEM= 1840.7M)
Extracted 100% (CPU Time= 0:00:04.4  MEM= 1840.7M)
Number of Extracted Resistors     : 497512
Number of Extracted Ground Cap.   : 492803
Number of Extracted Coupling Cap. : 897264
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmax
 Corner: Cmin
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1820.6M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:05.8  Real Time: 0:00:06.0  MEM: 1820.641M)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 24921,  99.4 percent of the nets selected for SI analysis
End delay calculation. (MEM=1869.82 CPU=0:00:08.2 REAL=0:00:08.0)
Save waveform /tmp/innovus_temp_25561_ieng6-ece-11.ucsd.edu_ttalapaneni_lYNSf8/.AAE_XJUzHf/.AAE_25561/waveform.data...
*** CDM Built up (cpu=0:00:09.0  real=0:00:09.0  mem= 1869.8M) ***
Add other clocks and setupCteToAAEClockMapping during iter 1

Executing IPO callback for view pruning ..
Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 24921,  20.1 percent of the nets selected for SI analysis
End delay calculation. (MEM=1845.86 CPU=0:00:05.3 REAL=0:00:05.0)
*** CDM Built up (cpu=0:00:05.4  real=0:00:05.0  mem= 1845.9M) ***
*** Done Building Timing Graph (cpu=0:00:16.7 real=0:00:16.0 totSessionCpu=0:30:37 mem=1845.9M)
** Profile ** Start :  cpu=0:00:00.0, mem=1845.9M
** Profile ** Other data :  cpu=0:00:00.1, mem=1845.9M
** Profile ** Overall slacks :  cpu=0:00:00.3, mem=1845.9M
** Profile ** DRVs :  cpu=0:00:00.7, mem=1845.9M

------------------------------------------------------------
     Initial SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.113  | -0.113  |  0.029  |
|           TNS (ns):| -10.337 | -10.337 |  0.000  |
|    Violating Paths:|   300   |   300   |    0    |
|          All Paths:|  6712   |  5406   |  5730   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 52.944%
       (98.515% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1845.9M
**optDesign ... cpu = 0:00:26, real = 0:00:26, mem = 1751.3M, totSessionCpu=0:30:38 **
Setting latch borrow mode to budget during optimization.
*** Timing NOT met, worst failing slack is -0.113
*** Check timing (0:00:00.0)
**INFO: Num dontuse cells 97, Num usable cells 844
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 97, Num usable cells 844
Begin: GigaOpt Optimization in WNS mode
Info: 127 clock nets excluded from IPO operation.
*info: 127 clock nets excluded
*info: 2 special nets excluded.
*info: 123 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.113 TNS Slack -10.337 Density 98.52
Optimizer WNS Pass 0
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.113|   -0.113| -10.337|  -10.337|    98.52%|   0:00:00.0| 1955.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_14_/D                                       |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
skewClock sized 1 and inserted 0 insts
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.105|   -0.105| -11.007|  -11.007|    98.52%|   0:00:04.0| 1964.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q7_reg_13_/D                                       |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.105|   -0.105| -11.007|  -11.007|    98.52%|   0:00:02.0| 1968.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q7_reg_13_/D                                       |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:06.2 real=0:00:06.0 mem=1968.9M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:06.2 real=0:00:06.0 mem=1968.9M) ***
** GigaOpt Optimizer WNS Slack -0.105 TNS Slack -11.007 Density 98.52
Update Timing Windows (Threshold 0.014) ...
Re Calculate Delays on 12 Nets

*** Finish Post Route Setup Fixing (cpu=0:00:06.8 real=0:00:07.0 mem=1968.9M) ***
*** Starting refinePlace (0:30:52 mem=1957.8M) ***
Density distribution unevenness ratio = 0.821%
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.5 REAL: 0:00:01.0 MEM: 1957.8MB
Summary Report:
Instances move: 0 (out of 22314 movable)
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Runtime: CPU: 0:00:00.6 REAL: 0:00:01.0 MEM: 1957.8MB
*** Finished refinePlace (0:30:52 mem=1957.8M) ***
Density distribution unevenness ratio = 0.818%
End: GigaOpt Optimization in WNS mode
**INFO: Num dontuse cells 97, Num usable cells 844
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 97, Num usable cells 844
Begin: GigaOpt Optimization in TNS mode
Info: 127 clock nets excluded from IPO operation.
*info: 127 clock nets excluded
*info: 2 special nets excluded.
*info: 123 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.105 TNS Slack -11.023 Density 98.52
Optimizer TNS Opt
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.105|   -0.105| -11.023|  -11.023|    98.52%|   0:00:00.0| 1967.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q7_reg_13_/D                                       |
|  -0.105|   -0.105| -11.010|  -11.010|    98.52%|   0:00:01.0| 1968.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q2_reg_17_/D                                       |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
skewClock sized 0 and inserted 8 insts
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.105|   -0.105|  -9.666|   -9.666|    98.52%|   0:00:03.0| 1982.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q2_reg_17_/D                                       |
|  -0.105|   -0.105|  -9.554|   -9.554|    98.52%|   0:00:01.0| 1984.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q7_reg_9_/D                                        |
|  -0.105|   -0.105|  -9.431|   -9.431|    98.52%|   0:00:00.0| 1984.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q7_reg_9_/D                                        |
|  -0.105|   -0.105|  -9.344|   -9.344|    98.52%|   0:00:00.0| 1984.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q3_reg_15_/D                                       |
|  -0.105|   -0.105|  -9.334|   -9.334|    98.52%|   0:00:00.0| 1984.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q7_reg_12_/D                                       |
|  -0.105|   -0.105|  -9.332|   -9.332|    98.52%|   0:00:00.0| 1984.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q7_reg_12_/D                                       |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.105|   -0.105|  -9.272|   -9.272|    98.52%|   0:00:03.0| 1986.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_10_/D                                       |
|  -0.105|   -0.105|  -9.268|   -9.268|    98.52%|   0:00:00.0| 1986.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_10_/D                                       |
|  -0.105|   -0.105|  -9.268|   -9.268|    98.52%|   0:00:00.0| 1986.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q7_reg_13_/D                                       |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:08.1 real=0:00:08.0 mem=1986.4M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:08.1 real=0:00:08.0 mem=1986.4M) ***
** GigaOpt Optimizer WNS Slack -0.105 TNS Slack -9.268 Density 98.52
Update Timing Windows (Threshold 0.014) ...
Re Calculate Delays on 9 Nets

*** Finish Post Route Setup Fixing (cpu=0:00:08.6 real=0:00:08.0 mem=1986.4M) ***
*** Starting refinePlace (0:31:06 mem=1967.3M) ***
Density distribution unevenness ratio = 0.815%
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.5 REAL: 0:00:01.0 MEM: 1967.3MB
Summary Report:
Instances move: 0 (out of 22323 movable)
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Runtime: CPU: 0:00:00.5 REAL: 0:00:01.0 MEM: 1967.3MB
*** Finished refinePlace (0:31:07 mem=1967.3M) ***
Density distribution unevenness ratio = 0.813%
End: GigaOpt Optimization in TNS mode
Default Rule : ""
Non Default Rules :
Worst Slack : -0.105 ns
Total 0 nets layer assigned (0.5).
GigaOpt: setting up router preferences
        design wns: -0.1051
        slack threshold: 1.3149
GigaOpt: 1 nets assigned router directives

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) MinLen(50um)
Existing Priority Nets 0 (0.0%)
Total Assign Priority Nets 743 (3.0%)
Default Rule : ""
Non Default Rules :
Worst Slack : -0.105 ns
Total 0 nets layer assigned (0.2).
GigaOpt: setting up router preferences
        design wns: -0.1051
        slack threshold: 1.3149
GigaOpt: 0 nets assigned router directives

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) MinLen(50um)
Existing Priority Nets 0 (0.0%)
Total Assign Priority Nets 743 (3.0%)
** Profile ** Start :  cpu=0:00:00.0, mem=1932.3M
** Profile ** Other data :  cpu=0:00:00.1, mem=1932.3M
** Profile ** Overall slacks :  cpu=0:00:00.3, mem=1932.3M
** Profile ** DRVs :  cpu=0:00:00.7, mem=1932.3M

------------------------------------------------------------
        Pre-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.105  | -0.105  |  0.028  |
|           TNS (ns):| -9.268  | -9.268  |  0.000  |
|    Violating Paths:|   242   |   242   |    0    |
|          All Paths:|  6712   |  5406   |  5730   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 52.960%
       (98.531% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1932.3M
**optDesign ... cpu = 0:00:58, real = 0:00:58, mem = 1812.7M, totSessionCpu=0:31:10 **
-routeWithEco false                      # bool, default=false
-routeWithEco true                       # bool, default=false, user setting
-routeSelectedNetOnly false              # bool, default=false, user setting
-routeWithTimingDriven true              # bool, default=false, user setting
-routeWithTimingDriven false             # bool, default=false, user setting
-routeWithSiDriven true                  # bool, default=false, user setting
-routeWithSiDriven false                 # bool, default=false, user setting

globalDetailRoute

#setNanoRouteMode -drouteAutoStop true
#setNanoRouteMode -drouteFixAntenna true
#setNanoRouteMode -droutePostRouteSpreadWire "false"
#setNanoRouteMode -routeSelectedNetOnly false
#setNanoRouteMode -routeTopRoutingLayer 4
#setNanoRouteMode -routeWithEco true
#setNanoRouteMode -routeWithSiDriven false
#setNanoRouteMode -routeWithTimingDriven false
#Start globalDetailRoute on Sat Mar  1 21:09:30 2025
#
#WARNING (NRDB-682) Connectivity is broken at PIN I of INST core_instance/CTS_ccl_BUF_clk_G0_L2_7 connects to NET core_instance/CTS_248 at location ( 135.300 144.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/CTS_248 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_62_ connects to NET core_instance/mac_array_instance/CTS_56 at location ( 206.900 230.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/mac_array_instance/CTS_56 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN I of INST core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_OFC1148_key_q_8_ connects to NET core_instance/mac_array_instance/col_idx_2__mac_col_inst/FE_OFN1147_key_q_8_ at location ( 139.500 299.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/mac_array_instance/col_idx_2__mac_col_inst/FE_OFN1147_key_q_8_ has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN Z of INST core_instance/mac_array_instance/col_idx_8__mac_col_inst/FE_OFC583_n_13_ connects to NET core_instance/mac_array_instance/col_idx_8__mac_col_inst/FE_OFN583_n_13_ at location ( 399.900 217.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/mac_array_instance/col_idx_8__mac_col_inst/FE_OFN583_n_13_ has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN I of INST core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RC_98_0 connects to NET core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1007 at location ( 216.900 180.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1007 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN I of INST core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/U38 connects to NET core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1325 at location ( 208.100 130.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1325 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN D of INST core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_62_ connects to NET core_instance/mac_array_instance/col_idx_2__mac_col_inst/n144 at location ( 207.900 230.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/mac_array_instance/col_idx_2__mac_col_inst/n144 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN Q of INST core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_62_ connects to NET core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q[62] at location ( 210.500 230.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q[62] has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN ZN of INST core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RC_1719_0 connects to NET core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n697 at location ( 353.100 437.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n697 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN A1 of INST core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RC_679_0 connects to NET core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n966 at location ( 429.500 372.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n966 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN A1 of INST core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U321 connects to NET core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1333 at location ( 442.300 298.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1333 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN A2 of INST core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U321 connects to NET core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1341 at location ( 441.900 299.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1341 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN ZN of INST core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U321 connects to NET core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1343 at location ( 442.500 298.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1343 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN I of INST core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RC_1281_0 connects to NET core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n163 at location ( 394.700 234.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n163 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN CI of INST core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U581 connects to NET core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n907 at location ( 424.900 221.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n907 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN B of INST core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U581 connects to NET core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n908 at location ( 422.700 221.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n908 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN S of INST core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U581 connects to NET core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n958 at location ( 425.500 221.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n958 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN CO of INST core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U581 connects to NET core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n960 at location ( 425.900 221.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n960 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN ZN of INST core_instance/ofifo_inst/col_idx_0__fifo_instance/U22 connects to NET core_instance/ofifo_inst/col_idx_0__fifo_instance/n113 at location ( 159.100 87.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/ofifo_inst/col_idx_0__fifo_instance/n113 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#NanoRoute Version 15.23-s045_1 NR160414-1105/15_23-UB
#Loading the last recorded routing design signature
#Created 10 NETS and 0 SPECIALNETS new signatures
#Summary of the placement changes since last routing:
#  Number of instances added (including moved) = 13
#  Number of instances deleted (including moved) = 3
#  Number of instances resized = 28
#  Number of instances with same cell size swap = 2
#  Number of instances with pin swaps = 2
#  Total number of placement changes (moved instances are counted twice) = 44
#Start routing data preparation.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 1.100] has 24929 nets.
# M1           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.185
# M2           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M3           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M4           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M5           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M6           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M7           H   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
# M8           V   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
#743/24806 = 2% of signal nets have been set as priority nets
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M2's pitch = 0.200.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1513.87 (MB), peak = 1654.68 (MB)
#Merging special wires...
#WARNING (NRDB-1005) Cannot establish connection to PIN ZN at ( 145.200 95.485 ) on M1 for NET core_instance/CTS_211. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 131.250 144.400 ) on M1 for NET core_instance/CTS_248. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 106.060 282.700 ) on M1 for NET core_instance/FE_USKN1452_CTS_218. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 133.420 111.685 ) on M1 for NET core_instance/FE_USKN1471_CTS_211. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN ZN at ( 110.030 293.385 ) on M1 for NET core_instance/FE_USKN1474_CTS_222. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN ZN at ( 108.930 293.490 ) on M1 for NET core_instance/FE_USKN1475_CTS_222. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 206.320 230.510 ) on M1 for NET core_instance/mac_array_instance/CTS_56. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 169.085 217.900 ) on M1 for NET core_instance/mac_array_instance/FE_PSN1501_q_temp_86_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 216.920 180.100 ) on M1 for NET core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1007. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 208.120 129.700 ) on M1 for NET core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1325. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 139.520 298.900 ) on M1 for NET core_instance/mac_array_instance/col_idx_2__mac_col_inst/FE_OFN1147_key_q_8_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Q at ( 210.110 230.505 ) on M1 for NET core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q[62]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A2 at ( 128.200 270.200 ) on M1 for NET core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1365. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A2 at ( 121.900 272.100 ) on M1 for NET core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1370. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A1 at ( 127.375 270.200 ) on M1 for NET core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1412. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A1 at ( 122.000 271.800 ) on M1 for NET core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n954. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN D at ( 207.355 230.485 ) on M1 for NET core_instance/mac_array_instance/col_idx_2__mac_col_inst/n144. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 256.485 232.300 ) on M1 for NET core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_PSN1510_n1387. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 255.915 232.300 ) on M1 for NET core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1387. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN ZN at ( 354.455 437.480 ) on M1 for NET core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n697. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (EMS-27) Message (NRDB-1005) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#
#Connectivity extraction summary:
#118 routed nets are extracted.
#    32 (0.13%) extracted nets are partially routed.
#24680 routed nets are imported.
#8 (0.03%) nets are without wires.
#125 nets are fixed|skipped|trivial (not extracted).
#Total number of nets = 24931.
#
#Found 0 nets for post-route si or timing fixing.
#Number of eco nets is 32
#
#Start data preparation...
#
#Data preparation is done on Sat Mar  1 21:09:34 2025
#
#Analyzing routing resource...
#Routing resource analysis is done on Sat Mar  1 21:09:35 2025
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal 1        H        2216          79       23562    92.32%
#  Metal 2        V        2225          84       23562     1.30%
#  Metal 3        H        2295           0       23562     0.08%
#  Metal 4        V        1993         316       23562     0.00%
#  --------------------------------------------------------------
#  Total                   8729       5.19%  94248    23.43%
#
#  149 nets (0.60%) with 1 preferred extra spacing.
#
#
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1514.68 (MB), peak = 1654.68 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1528.85 (MB), peak = 1654.68 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1528.88 (MB), peak = 1654.68 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 125 (skipped).
#Total number of routable nets = 24806.
#Total number of nets in the design = 24931.
#
#40 routable nets have only global wires.
#24766 routable nets have only detail routed wires.
#15 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#134 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed nets constraints summary:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                 15              25  
#------------------------------------------------
#        Total                 15              25  
#------------------------------------------------
#
#Routing constraints summary of the whole design:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                149           24657  
#------------------------------------------------
#        Total                149           24657  
#------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon          
#                  #Gcell        #Gcell    %Gcell
#     Layer           (1)           (2)   OverCon
#  ----------------------------------------------
#   Metal 1      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 2      1(0.00%)      1(0.00%)   (0.01%)
#   Metal 3      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 4      0(0.00%)      0(0.00%)   (0.00%)
#  ----------------------------------------------
#     Total      1(0.00%)      1(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 2
#  Overflow after GR: 0.00% H + 0.00% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 149
#Total wire length = 568352 um.
#Total half perimeter of net bounding box = 466356 um.
#Total wire length on LAYER M1 = 572 um.
#Total wire length on LAYER M2 = 157457 um.
#Total wire length on LAYER M3 = 254874 um.
#Total wire length on LAYER M4 = 155449 um.
#Total wire length on LAYER M5 = 0 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 185016
#Total number of multi-cut vias = 125447 ( 67.8%)
#Total number of single cut vias = 59569 ( 32.2%)
#Up-Via Summary (total 185016):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       56907 ( 66.1%)     29130 ( 33.9%)      86037
#  Metal 2        2359 (  2.9%)     77658 ( 97.1%)      80017
#  Metal 3         303 (  1.6%)     18659 ( 98.4%)      18962
#-----------------------------------------------------------
#                59569 ( 32.2%)    125447 ( 67.8%)     185016 
#
#Total number of involved priority nets 15
#Maximum src to sink distance for priority net 285.5
#Average of max src_to_sink distance for priority net 49.9
#Average of ave src_to_sink distance for priority net 33.3
#Max overcon = 2 tracks.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1528.88 (MB), peak = 1654.68 (MB)
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1514.79 (MB), peak = 1654.68 (MB)
#Start Track Assignment.
#Done with 18 horizontal wires in 2 hboxes and 14 vertical wires in 2 hboxes.
#Done with 0 horizontal wires in 2 hboxes and 1 vertical wires in 2 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 149
#Total wire length = 568358 um.
#Total half perimeter of net bounding box = 466356 um.
#Total wire length on LAYER M1 = 576 um.
#Total wire length on LAYER M2 = 157456 um.
#Total wire length on LAYER M3 = 254878 um.
#Total wire length on LAYER M4 = 155448 um.
#Total wire length on LAYER M5 = 0 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 185016
#Total number of multi-cut vias = 125447 ( 67.8%)
#Total number of single cut vias = 59569 ( 32.2%)
#Up-Via Summary (total 185016):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       56907 ( 66.1%)     29130 ( 33.9%)      86037
#  Metal 2        2359 (  2.9%)     77658 ( 97.1%)      80017
#  Metal 3         303 (  1.6%)     18659 ( 98.4%)      18962
#-----------------------------------------------------------
#                59569 ( 32.2%)    125447 ( 67.8%)     185016 
#
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1555.41 (MB), peak = 1654.68 (MB)
#
#Cpu time = 00:00:07
#Elapsed time = 00:00:07
#Increased memory = 40.61 (MB)
#Total memory = 1555.41 (MB)
#Peak memory = 1654.68 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 0.3% of the total area was rechecked for DRC, and 3.2% required routing.
#    number of violations = 6
#
#    By Layer and Type :
#	         MetSpc    Short   CutSpc   Totals
#	M1            2        3        1        6
#	Totals        2        3        1        6
#41 out of 62086 instances need to be verified(marked ipoed).
#2.6% of the total area is being checked for drcs
#2.6% of the total area was checked
#    number of violations = 29
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp   CutSpc   Totals
#	M1           10        5        9        4        1       29
#	Totals       10        5        9        4        1       29
#cpu time = 00:00:04, elapsed time = 00:00:04, memory = 1557.42 (MB), peak = 1654.68 (MB)
#start 1st optimization iteration ...
#    number of violations = 2
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	M1            1        1        2
#	Totals        1        1        2
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1535.83 (MB), peak = 1654.68 (MB)
#start 2nd optimization iteration ...
#    number of violations = 2
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	M1            1        1        2
#	Totals        1        1        2
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1536.03 (MB), peak = 1654.68 (MB)
#start 3rd optimization iteration ...
#    number of violations = 1
#
#    By Layer and Type :
#	          Short   Totals
#	M1            0        0
#	M2            1        1
#	Totals        1        1
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1537.06 (MB), peak = 1654.68 (MB)
#start 4th optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1537.29 (MB), peak = 1654.68 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 149
#Total wire length = 568351 um.
#Total half perimeter of net bounding box = 466356 um.
#Total wire length on LAYER M1 = 571 um.
#Total wire length on LAYER M2 = 157470 um.
#Total wire length on LAYER M3 = 254875 um.
#Total wire length on LAYER M4 = 155436 um.
#Total wire length on LAYER M5 = 0 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 185058
#Total number of multi-cut vias = 125343 ( 67.7%)
#Total number of single cut vias = 59715 ( 32.3%)
#Up-Via Summary (total 185058):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       56940 ( 66.2%)     29102 ( 33.8%)      86042
#  Metal 2        2436 (  3.0%)     77607 ( 97.0%)      80043
#  Metal 3         339 (  1.8%)     18634 ( 98.2%)      18973
#-----------------------------------------------------------
#                59715 ( 32.3%)    125343 ( 67.7%)     185058 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:06
#Elapsed time = 00:00:06
#Increased memory = -33.36 (MB)
#Total memory = 1522.05 (MB)
#Peak memory = 1654.68 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1523.02 (MB), peak = 1654.68 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 149
#Total wire length = 568351 um.
#Total half perimeter of net bounding box = 466356 um.
#Total wire length on LAYER M1 = 571 um.
#Total wire length on LAYER M2 = 157470 um.
#Total wire length on LAYER M3 = 254875 um.
#Total wire length on LAYER M4 = 155436 um.
#Total wire length on LAYER M5 = 0 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 185058
#Total number of multi-cut vias = 125343 ( 67.7%)
#Total number of single cut vias = 59715 ( 32.3%)
#Up-Via Summary (total 185058):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       56940 ( 66.2%)     29102 ( 33.8%)      86042
#  Metal 2        2436 (  3.0%)     77607 ( 97.0%)      80043
#  Metal 3         339 (  1.8%)     18634 ( 98.2%)      18973
#-----------------------------------------------------------
#                59715 ( 32.3%)    125343 ( 67.7%)     185058 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Start Post Route via swapping..
#4.51% of area are rerouted by ECO routing.
#    number of violations = 0
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1523.02 (MB), peak = 1654.68 (MB)
#    number of violations = 0
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1523.02 (MB), peak = 1654.68 (MB)
#CELL_VIEW fullchip,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#Post Route via swapping is done.
#Total number of nets with non-default rule or having extra spacing = 149
#Total wire length = 568351 um.
#Total half perimeter of net bounding box = 466356 um.
#Total wire length on LAYER M1 = 571 um.
#Total wire length on LAYER M2 = 157470 um.
#Total wire length on LAYER M3 = 254875 um.
#Total wire length on LAYER M4 = 155436 um.
#Total wire length on LAYER M5 = 0 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 185058
#Total number of multi-cut vias = 125557 ( 67.8%)
#Total number of single cut vias = 59501 ( 32.2%)
#Up-Via Summary (total 185058):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       56890 ( 66.1%)     29152 ( 33.9%)      86042
#  Metal 2        2329 (  2.9%)     77714 ( 97.1%)      80043
#  Metal 3         282 (  1.5%)     18691 ( 98.5%)      18973
#-----------------------------------------------------------
#                59501 ( 32.2%)    125557 ( 67.8%)     185058 
#
#detailRoute Statistics:
#Cpu time = 00:00:11
#Elapsed time = 00:00:11
#Increased memory = -33.35 (MB)
#Total memory = 1522.06 (MB)
#Peak memory = 1654.68 (MB)
#Updating routing design signature
#Created 847 library cell signatures
#Created 24931 NETS and 0 SPECIALNETS signatures
#Created 62087 instance signatures
#Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1526.18 (MB), peak = 1654.68 (MB)
#Save design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1526.43 (MB), peak = 1654.68 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:21
#Elapsed time = 00:00:21
#Increased memory = -80.24 (MB)
#Total memory = 1474.73 (MB)
#Peak memory = 1654.68 (MB)
#Number of warnings = 59
#Total number of warnings = 238
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Sat Mar  1 21:09:51 2025
#
**optDesign ... cpu = 0:01:20, real = 0:01:19, mem = 1780.7M, totSessionCpu=0:31:31 **
-routeWithEco false                      # bool, default=false
-routeSelectedNetOnly false              # bool, default=false, user setting
-routeWithTimingDriven true              # bool, default=false, user setting
-routeWithSiDriven true                  # bool, default=false, user setting
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQRC extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQRC' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQRC extraction to take place.
Extraction called for design 'fullchip' of instances=62086 and nets=24931 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmax
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_25561_ieng6-ece-11.ucsd.edu_ttalapaneni_lYNSf8/fullchip_25561_6ldHA7.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1780.7M)
Extracted 10.0005% (CPU Time= 0:00:00.9  MEM= 1822.0M)
Extracted 20.0006% (CPU Time= 0:00:01.0  MEM= 1822.0M)
Extracted 30.0007% (CPU Time= 0:00:01.2  MEM= 1822.0M)
Extracted 40.0004% (CPU Time= 0:00:01.4  MEM= 1822.0M)
Extracted 50.0005% (CPU Time= 0:00:01.6  MEM= 1822.0M)
Extracted 60.0006% (CPU Time= 0:00:01.8  MEM= 1822.0M)
Extracted 70.0004% (CPU Time= 0:00:02.2  MEM= 1826.0M)
Extracted 80.0005% (CPU Time= 0:00:02.7  MEM= 1826.0M)
Extracted 90.0006% (CPU Time= 0:00:03.8  MEM= 1826.0M)
Extracted 100% (CPU Time= 0:00:04.3  MEM= 1826.0M)
Number of Extracted Resistors     : 497677
Number of Extracted Ground Cap.   : 492946
Number of Extracted Coupling Cap. : 897648
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmax
 Corner: Cmin
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1814.0M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:05.7  Real Time: 0:00:06.0  MEM: 1814.004M)
**optDesign ... cpu = 0:01:25, real = 0:01:25, mem = 1777.7M, totSessionCpu=0:31:37 **
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
AAE_INFO: 1 threads acquired from CTE.
AAE_INFO-618: Total number of nets in the design is 24931,  99.4 percent of the nets selected for SI analysis
End delay calculation. (MEM=1869.86 CPU=0:00:08.1 REAL=0:00:08.0)
Save waveform /tmp/innovus_temp_25561_ieng6-ece-11.ucsd.edu_ttalapaneni_lYNSf8/.AAE_XJUzHf/.AAE_25561/waveform.data...
*** CDM Built up (cpu=0:00:09.7  real=0:00:10.0  mem= 1869.9M) ***
Add other clocks and setupCteToAAEClockMapping during iter 1
Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 24931,  20.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=1845.91 CPU=0:00:05.2 REAL=0:00:05.0)
*** CDM Built up (cpu=0:00:05.3  real=0:00:05.0  mem= 1845.9M) ***
*** Done Building Timing Graph (cpu=0:00:17.8 real=0:00:17.0 totSessionCpu=0:31:55 mem=1845.9M)
**optDesign ... cpu = 0:01:43, real = 0:01:42, mem = 1781.1M, totSessionCpu=0:31:55 **
*** Timing NOT met, worst failing slack is -0.103
*** Check timing (0:00:00.0)
Begin: GigaOpt Optimization in post-eco TNS mode
Info: 135 clock nets excluded from IPO operation.
*info: 135 clock nets excluded
*info: 2 special nets excluded.
*info: 123 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.103 TNS Slack -9.211 Density 98.53
Optimizer TNS Opt
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.103|   -0.103|  -9.211|   -9.211|    98.53%|   0:00:00.0| 1974.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q3_reg_14_/D                                       |
|  -0.103|   -0.103|  -9.211|   -9.211|    98.53%|   0:00:01.0| 1974.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q3_reg_14_/D                                       |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.4 real=0:00:01.0 mem=1974.9M) ***
Checking setup slack degradation ...

*** Finished Optimize Step Cumulative (cpu=0:00:00.6 real=0:00:01.0 mem=1974.9M) ***

*** Finish Post Route Setup Fixing (cpu=0:00:01.1 real=0:00:01.0 mem=1974.9M) ***
End: GigaOpt Optimization in post-eco TNS mode
Running setup recovery post routing.
**optDesign ... cpu = 0:01:48, real = 0:01:47, mem = 1838.1M, totSessionCpu=0:32:00 **
Checking setup slack degradation ...
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin (100)
*** Finish setup-recovery (cpu=0:00:00, real=0:00:01, mem=1838.15M, totSessionCpu=0:32:00 .
**optDesign ... cpu = 0:01:48, real = 0:01:48, mem = 1838.1M, totSessionCpu=0:32:00 **

**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread

Begin Power Analysis

    0.00V	    VSS
    0.90V	    VDD

Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1384.84MB/1384.84MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1385.17MB/1385.17MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1385.21MB/1385.21MB)

Begin Processing Signal Activity


Starting Levelizing
2025-Mar-01 21:10:21 (2025-Mar-02 05:10:21 GMT)
2025-Mar-01 21:10:21 (2025-Mar-02 05:10:21 GMT): 10%
2025-Mar-01 21:10:21 (2025-Mar-02 05:10:21 GMT): 20%
2025-Mar-01 21:10:21 (2025-Mar-02 05:10:21 GMT): 30%
2025-Mar-01 21:10:21 (2025-Mar-02 05:10:21 GMT): 40%
2025-Mar-01 21:10:21 (2025-Mar-02 05:10:21 GMT): 50%
2025-Mar-01 21:10:21 (2025-Mar-02 05:10:21 GMT): 60%
2025-Mar-01 21:10:21 (2025-Mar-02 05:10:21 GMT): 70%
2025-Mar-01 21:10:21 (2025-Mar-02 05:10:21 GMT): 80%
2025-Mar-01 21:10:21 (2025-Mar-02 05:10:21 GMT): 90%

Finished Levelizing
2025-Mar-01 21:10:21 (2025-Mar-02 05:10:21 GMT)

Starting Activity Propagation
2025-Mar-01 21:10:21 (2025-Mar-02 05:10:21 GMT)
2025-Mar-01 21:10:21 (2025-Mar-02 05:10:21 GMT): 10%
2025-Mar-01 21:10:21 (2025-Mar-02 05:10:21 GMT): 20%

Finished Activity Propagation
2025-Mar-01 21:10:22 (2025-Mar-02 05:10:22 GMT)
Ended Processing Signal Activity: (cpu=0:00:01, real=0:00:01, mem(process/total)=1386.02MB/1386.02MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------



Starting Calculating power
2025-Mar-01 21:10:22 (2025-Mar-02 05:10:22 GMT)
 ... Calculating switching power
2025-Mar-01 21:10:22 (2025-Mar-02 05:10:22 GMT): 10%
2025-Mar-01 21:10:22 (2025-Mar-02 05:10:22 GMT): 20%
2025-Mar-01 21:10:22 (2025-Mar-02 05:10:22 GMT): 30%
2025-Mar-01 21:10:22 (2025-Mar-02 05:10:22 GMT): 40%
2025-Mar-01 21:10:22 (2025-Mar-02 05:10:22 GMT): 50%
 ... Calculating internal and leakage power
2025-Mar-01 21:10:22 (2025-Mar-02 05:10:22 GMT): 60%
2025-Mar-01 21:10:23 (2025-Mar-02 05:10:23 GMT): 70%
2025-Mar-01 21:10:24 (2025-Mar-02 05:10:24 GMT): 80%
2025-Mar-01 21:10:24 (2025-Mar-02 05:10:24 GMT): 90%

Finished Calculating power
2025-Mar-01 21:10:24 (2025-Mar-02 05:10:24 GMT)
Ended Power Computation: (cpu=0:00:02, real=0:00:02, mem(process/total)=1386.95MB/1386.95MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1386.95MB/1386.95MB)

Ended Power Analysis: (cpu=0:00:04, real=0:00:04, mem(process/total)=1386.98MB/1386.98MB)

Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 15.23-s045_1 (64bit) 04/22/2016 12:32 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2025-Mar-01 21:10:24 (2025-Mar-02 05:10:24 GMT)
*
*----------------------------------------------------------------------------------------

*

*	Design: fullchip

*

*	Liberty Libraries used: 

*	        WC_VIEW: /home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gpluswc.lib

*

*	Power Domain used: 

*		Rail:        VDD 	Voltage:        0.9 

*

*	Power Units = 1mW

*

*	Time Units = 1e-09 secs 

*

*       report_power -outfile ./timingReports/fullchip_postRoute.power

*

-----------------------------------------------------------------------------------------



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:       32.91670361 	   67.1532%
Total Switching Power:      14.85867867 	   30.3131%
Total Leakage Power:         1.24198042 	    2.5338%
Total Power:                49.01736282
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         20.42       1.322       0.277       22.02       44.91
Macro                                  0           0      0.3831      0.3831      0.7816
IO                                     0           0           0           0           0
Combinational                       11.2       9.776      0.5645       21.54       43.95
Clock (Combinational)              1.299       3.761     0.01735       5.077       10.36
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              32.92       14.86       1.242       49.02         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      32.92       14.86       1.242       49.02         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk                                1.299       3.761     0.01735       5.077       10.36
-----------------------------------------------------------------------------------------
Total                              1.299       3.761     0.01735       5.077       10.36
-----------------------------------------------------------------------------------------
Total leakage power = 1.24198 mW
Cell usage statistics:  
Library tcbn65gpluswc , 62086 cells ( 100.000000%) , 1.24198 mW ( 100.000000% ) 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=1387.86MB/1387.86MB)


Output file is ./timingReports/fullchip_postRoute.power.

_______________________________________________________________________
**optDesign ... cpu = 0:01:53, real = 0:01:53, mem = 1838.1M, totSessionCpu=0:32:04 **
Latch borrow mode reset to max_borrow
<optDesign CMD> Restore Using all VT Cells
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:01:54, real = 0:01:54, mem = 1838.1M, totSessionCpu=0:32:05 **
** Profile ** Start :  cpu=0:00:00.0, mem=1895.4M
** Profile ** Other data :  cpu=0:00:00.1, mem=1895.4M
** Profile ** Overall slacks :  cpu=0:00:00.3, mem=1895.4M
** Profile ** Total reports :  cpu=0:00:01.1, mem=1840.2M
** Profile ** DRVs :  cpu=0:00:00.7, mem=1840.2M

------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.103  | -0.103  |  0.028  |
|           TNS (ns):| -9.212  | -9.212  |  0.000  |
|    Violating Paths:|   238   |   238   |    0    |
|          All Paths:|  6712   |  5406   |  5730   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 52.960%
       (98.531% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1840.2M
**optDesign ... cpu = 0:01:56, real = 0:01:56, mem = 1838.1M, totSessionCpu=0:32:07 **
 ReSet Options after AAE Based Opt flow 
*** Finished optDesign ***
Removing temporary dont_use automatically set for cells with technology sites with no row.
<CMD> saveDesign route.enc
The in-memory database contained RC information but was not saved. To save 
the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
so it should only be saved when it is really desired.
Writing Netlist "route.enc.dat.tmp/fullchip.v.gz" ...
Saving AAE Data ...
Saving preference file route.enc.dat.tmp/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
Saving floorplan file ...
Saving Drc markers ...
... No Drc file written since there is no markers found.
Saving placement file ...
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.7 real=0:00:02.0 mem=1838.2M) ***
Saving DEF file ...
**ERROR: (IMPOAX-142):	Could not open shared library libinnovusoax22.so : /acsnfs3/software/cadence-innovus152/tools/lib/64bit/libcdsSkillPcell.so: undefined symbol: _ZTIN12OpenAccess_413oaFSComponentE

**ERROR: (IMPOAX-142):	Could not open shared library libcdsSkillPcell.so : (null)

**ERROR: (IMPSYT-6245):	Error , while saving MS constraint file.
Cmin Cmax
Generated self-contained design route.enc.dat.tmp

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
ERROR     IMPSYT-6245          1  Error %s, while saving MS constraint fil...
ERROR     IMPOAX-142           2  %s                                       
*** Message Summary: 0 warning(s), 3 error(s)

<CMD> fit
<CMD> fit
<CMD> verifyGeometry
 *** Starting Verify Geometry (MEM: 1809.2) ***

  VERIFY GEOMETRY ...... Starting Verification
  VERIFY GEOMETRY ...... Initializing
  VERIFY GEOMETRY ...... Deleting Existing Violations
  VERIFY GEOMETRY ...... Creating Sub-Areas
                  ...... bin size: 2880
VG: elapsed time: 23.00
Begin Summary ...
  Cells       : 0
  SameNet     : 0
  Wiring      : 0
  Antenna     : 0
  Short       : 2
  Overlap     : 0
End Summary

  Verification Complete : 2 Viols.  0 Wrngs.

**********End: VERIFY GEOMETRY**********
 *** verify geometry (CPU: 0:00:23.3  MEM: 333.1M)

<CMD> fit
