SIMTight build: [0;32mok[0m
Simulator build: [0;32mok[0m
Starting simulator: [0;32mok[0m

Test Suite (CPU, Simulation)
============================

  I/add                   ok
  I/addi                  ok
  I/and                   ok
  I/andi                  ok
  I/beq                   ok
  I/bge                   ok
  I/bgeu                  ok
  I/blt                   ok
  I/bltu                  ok
  I/bne                   ok
  I/lui                   ok
  I/or                    ok
  I/ori                   ok
  I/simple                ok
  I/sll                   ok
  I/slli                  ok
  I/slt                   ok
  I/slti                  ok
  I/sltiu                 ok
  I/sltu                  ok
  I/sra                   ok
  I/srai                  ok
  I/srl                   ok
  I/srli                  ok
  I/sub                   ok
  I/xor                   ok
  I/xori                  ok
  I/NoCap/auipc           ok
  I/NoCap/jal             ok
  I/NoCap/jalr            ok
  I/NoCap/lb              ok
  I/NoCap/lbu             ok
  I/NoCap/lh              ok
  I/NoCap/lhu             ok
  I/NoCap/lw              ok
  I/NoCap/sb              ok
  I/NoCap/sh              ok
  I/NoCap/sw              ok
  M/div                   ok
  M/divu                  ok
  M/mul                   ok
  M/mulh                  ok
  M/mulhsu                ok
  M/mulhu                 ok
  M/rem                   ok
  M/remu                  ok

Summary: [0;32mok[0m

Test Suite (SIMT Core, Simulation)
==================================

  I/add                   ok
  I/addi                  ok
  I/and                   ok
  I/andi                  ok
  I/beq                   ok
  I/bge                   ok
  I/bgeu                  ok
  I/blt                   ok
  I/bltu                  ok
  I/bne                   ok
  I/lui                   ok
  I/or                    ok
  I/ori                   ok
  I/simple                ok
  I/sll                   ok
  I/slli                  ok
  I/slt                   ok
  I/slti                  ok
  I/sltiu                 ok
  I/sltu                  ok
  I/sra                   ok
  I/srai                  ok
  I/srl                   ok
  I/srli                  ok
  I/sub                   ok
  I/xor                   ok
  I/xori                  ok
  I/NoCap/auipc           ok
  I/NoCap/jal             ok
  I/NoCap/jalr            ok
  I/NoCap/lb              ok
  I/NoCap/lbu             ok
  I/NoCap/lh              ok
  I/NoCap/lhu             ok
  I/NoCap/lw              ok
  I/NoCap/sb              ok
  I/NoCap/sh              ok
  I/NoCap/sw              ok
  M/div                   ok
  M/divu                  ok
  M/mul                   ok
  M/mulh                  ok
  M/mulhsu                ok
  M/mulhu                 ok
  M/rem                   ok
  M/remu                  ok
  A/amoadd_w              ok
  A/amoand_w              ok
  A/amomax_w              ok
  A/amomaxu_w             ok
  A/amomin_w              ok
  A/amominu_w             ok
  A/amoor_w               ok
  A/amoswap_w             ok
  A/amoxor_w              ok

Summary: [0;32mok[0m

Apps (Simulation)
=================

(NOTE: simulation stats can be misleading due to tiny workloads)

Samples/VecAdd (build): [0;32mok[0m
Samples/VecAdd (run): [0;32mok[0m [IPC=24.91,Instrs=153912,Cycles=6178,DRAMAccs=2167,Retries=1117,Susps=0]
Samples/Histogram (build): [0;32mok[0m
Samples/Histogram (run): [0;32mok[0m [IPC=24.14,Instrs=174248,Cycles=7217,DRAMAccs=1838,Retries=1338,Susps=0]
Samples/Reduce (build): [0;32mok[0m
Samples/Reduce (run): [0;32mok[0m [IPC=26.79,Instrs=376302,Cycles=14048,DRAMAccs=1789,Retries=1172,Susps=0]
Samples/Scan (build): [0;32mok[0m
Samples/Scan (run): [0;32mok[0m [IPC=28.60,Instrs=1038242,Cycles=36302,DRAMAccs=2946,Retries=2459,Susps=0]
Samples/Transpose (build): [0;32mok[0m
Samples/Transpose (run): [0;32mok[0m [IPC=27.09,Instrs=540608,Cycles=19958,DRAMAccs=6466,Retries=2731,Susps=0]
Samples/MatVecMul (build): [0;32mok[0m
Samples/MatVecMul (run): [0;32mok[0m [IPC=23.14,Instrs=393024,Cycles=16986,DRAMAccs=5120,Retries=2748,Susps=0]
Samples/MatMul (build): [0;32mok[0m
Samples/MatMul (run): [0;32mok[0m [IPC=29.87,Instrs=2619360,Cycles=87694,DRAMAccs=9602,Retries=5094,Susps=0]
Samples/BitonicSortSmall (build): [0;32mok[0m
Samples/BitonicSortSmall (run): [0;32mok[0m [IPC=24.97,Instrs=2976576,Cycles=119184,DRAMAccs=6720,Retries=10069,Susps=0]
Samples/BitonicSortLarge (build): [0;32mok[0m
Samples/BitonicSortLarge (run): [0;32mok[0m [IPC=22.71,Instrs=9857390,Cycles=434135,DRAMAccs=21440,Retries=72563,Susps=0]
Samples/SparseMatVecMul (build): [0;32mok[0m
Samples/SparseMatVecMul (run): [0;32mok[0m [IPC=8.66,Instrs=147936,Cycles=17076,DRAMAccs=3935,Retries=1659,Susps=0]
InHouse/BlockedStencil (build): [0;32mok[0m
InHouse/BlockedStencil (run): [0;32mok[0m [IPC=24.99,Instrs=420640,Cycles=16833,DRAMAccs=5056,Retries=2861,Susps=0]
InHouse/StripedStencil (build): [0;32mok[0m
InHouse/StripedStencil (run): [0;32mok[0m [IPC=25.69,Instrs=403104,Cycles=15690,DRAMAccs=4600,Retries=2867,Susps=0]
InHouse/VecGCD (build): [0;32mok[0m
InHouse/VecGCD (run): [0;32mok[0m [IPC=11.00,Instrs=128763,Cycles=11702,DRAMAccs=1624,Retries=1066,Susps=0]
InHouse/MotionEst (build): [0;32mok[0m
InHouse/MotionEst (run): [0;32mok[0m [IPC=18.52,Instrs=838688,Cycles=45289,DRAMAccs=12449,Retries=6093,Susps=0]

All tests passed
