module mux (a, b, s, y);
input a;
input b;
input s;
output y;

wire sbar;
wire aa;
wire bb;

not # (3,5) U1 (sbar, s);
nand # (3,5) U2 (aa, a, sbar);
nand # (3,5) U3 (bb, b, s);
nand # (3,5) U4 (y, aa, bb);

endmodule
