{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1610801248320 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1610801248321 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jan 16 13:47:27 2021 " "Processing started: Sat Jan 16 13:47:27 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1610801248321 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1610801248321 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta processor -c processor " "Command: quartus_sta processor -c processor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1610801248321 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1610801248435 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1610801248618 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Quartus II" 0 -1 1610801248663 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Quartus II" 0 -1 1610801248663 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "34 " "TimeQuest Timing Analyzer is analyzing 34 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1610801248868 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "processor.sdc " "Synopsys Design Constraints File file not found: 'processor.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1610801248959 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1610801248960 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk_25mhz clk_25mhz " "create_clock -period 1.000 -name clk_25mhz clk_25mhz" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1610801248962 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name intruction_reg:ins_reg\|q\[0\] intruction_reg:ins_reg\|q\[0\] " "create_clock -period 1.000 -name intruction_reg:ins_reg\|q\[0\] intruction_reg:ins_reg\|q\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1610801248962 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name ins_reg_clk ins_reg_clk " "create_clock -period 1.000 -name ins_reg_clk ins_reg_clk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1610801248962 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock:clo\|state.state_1 clock:clo\|state.state_1 " "create_clock -period 1.000 -name clock:clo\|state.state_1 clock:clo\|state.state_1" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1610801248962 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name mem_data_reg:data_reg\|register_8bit:l1\|q\[0\] mem_data_reg:data_reg\|register_8bit:l1\|q\[0\] " "create_clock -period 1.000 -name mem_data_reg:data_reg\|register_8bit:l1\|q\[0\] mem_data_reg:data_reg\|register_8bit:l1\|q\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1610801248962 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock:clo\|state.state_3 clock:clo\|state.state_3 " "create_clock -period 1.000 -name clock:clo\|state.state_3 clock:clo\|state.state_3" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1610801248962 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1610801248962 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "sb\[7\]~23\|combout " "Node \"sb\[7\]~23\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1610801248963 ""} { "Warning" "WSTA_SCC_NODE" "db\[7\]~17\|datad " "Node \"db\[7\]~17\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1610801248963 ""} { "Warning" "WSTA_SCC_NODE" "db\[7\]~17\|combout " "Node \"db\[7\]~17\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1610801248963 ""} { "Warning" "WSTA_SCC_NODE" "db\[7\]~22\|dataa " "Node \"db\[7\]~22\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1610801248963 ""} { "Warning" "WSTA_SCC_NODE" "db\[7\]~22\|combout " "Node \"db\[7\]~22\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1610801248963 ""} { "Warning" "WSTA_SCC_NODE" "sb\[7\]~23\|dataa " "Node \"sb\[7\]~23\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1610801248963 ""}  } { { "../Processor/processor.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/processor.vhdl" 468 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1610801248963 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "sb\[6\]~20\|combout " "Node \"sb\[6\]~20\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1610801248963 ""} { "Warning" "WSTA_SCC_NODE" "db\[6\]~16\|datab " "Node \"db\[6\]~16\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1610801248963 ""} { "Warning" "WSTA_SCC_NODE" "db\[6\]~16\|combout " "Node \"db\[6\]~16\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1610801248963 ""} { "Warning" "WSTA_SCC_NODE" "db\[6\]~21\|dataa " "Node \"db\[6\]~21\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1610801248963 ""} { "Warning" "WSTA_SCC_NODE" "db\[6\]~21\|combout " "Node \"db\[6\]~21\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1610801248963 ""} { "Warning" "WSTA_SCC_NODE" "sb\[6\]~20\|dataa " "Node \"sb\[6\]~20\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1610801248963 ""}  } { { "../Processor/processor.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/processor.vhdl" 468 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1610801248963 ""}
{ "Warning" "WSTA_SCC_LOOP" "8 " "Found combinational loop of 8 nodes" { { "Warning" "WSTA_SCC_NODE" "sb\[5\]~17\|combout " "Node \"sb\[5\]~17\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1610801248964 ""} { "Warning" "WSTA_SCC_NODE" "db\[5\]~15\|dataa " "Node \"db\[5\]~15\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1610801248964 ""} { "Warning" "WSTA_SCC_NODE" "db\[5\]~15\|combout " "Node \"db\[5\]~15\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1610801248964 ""} { "Warning" "WSTA_SCC_NODE" "db\[5\]\|dataa " "Node \"db\[5\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1610801248964 ""} { "Warning" "WSTA_SCC_NODE" "db\[5\]\|combout " "Node \"db\[5\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1610801248964 ""} { "Warning" "WSTA_SCC_NODE" "sb\[5\]~16\|datab " "Node \"sb\[5\]~16\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1610801248964 ""} { "Warning" "WSTA_SCC_NODE" "sb\[5\]~16\|combout " "Node \"sb\[5\]~16\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1610801248964 ""} { "Warning" "WSTA_SCC_NODE" "sb\[5\]~17\|dataa " "Node \"sb\[5\]~17\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1610801248964 ""}  } { { "../Processor/processor.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/processor.vhdl" 468 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1610801248964 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "sb\[4\]~14\|combout " "Node \"sb\[4\]~14\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1610801248964 ""} { "Warning" "WSTA_SCC_NODE" "db\[4\]\|datab " "Node \"db\[4\]\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1610801248964 ""} { "Warning" "WSTA_SCC_NODE" "db\[4\]\|combout " "Node \"db\[4\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1610801248964 ""} { "Warning" "WSTA_SCC_NODE" "sb\[4\]~13\|datab " "Node \"sb\[4\]~13\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1610801248964 ""} { "Warning" "WSTA_SCC_NODE" "sb\[4\]~13\|combout " "Node \"sb\[4\]~13\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1610801248964 ""} { "Warning" "WSTA_SCC_NODE" "sb\[4\]~14\|datab " "Node \"sb\[4\]~14\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1610801248964 ""}  } { { "../Processor/processor.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/processor.vhdl" 468 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1610801248964 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "sb\[3\]~11\|combout " "Node \"sb\[3\]~11\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1610801248965 ""} { "Warning" "WSTA_SCC_NODE" "db\[3\]\|dataa " "Node \"db\[3\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1610801248965 ""} { "Warning" "WSTA_SCC_NODE" "db\[3\]\|combout " "Node \"db\[3\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1610801248965 ""} { "Warning" "WSTA_SCC_NODE" "sb\[3\]~10\|datab " "Node \"sb\[3\]~10\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1610801248965 ""} { "Warning" "WSTA_SCC_NODE" "sb\[3\]~10\|combout " "Node \"sb\[3\]~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1610801248965 ""} { "Warning" "WSTA_SCC_NODE" "sb\[3\]~11\|dataa " "Node \"sb\[3\]~11\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1610801248965 ""}  } { { "../Processor/processor.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/processor.vhdl" 468 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1610801248965 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "sb\[2\]~8\|combout " "Node \"sb\[2\]~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1610801248965 ""} { "Warning" "WSTA_SCC_NODE" "db\[2\]~12\|datab " "Node \"db\[2\]~12\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1610801248965 ""} { "Warning" "WSTA_SCC_NODE" "db\[2\]~12\|combout " "Node \"db\[2\]~12\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1610801248965 ""} { "Warning" "WSTA_SCC_NODE" "db\[2\]~20\|datab " "Node \"db\[2\]~20\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1610801248965 ""} { "Warning" "WSTA_SCC_NODE" "db\[2\]~20\|combout " "Node \"db\[2\]~20\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1610801248965 ""} { "Warning" "WSTA_SCC_NODE" "sb\[2\]~8\|datab " "Node \"sb\[2\]~8\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1610801248965 ""}  } { { "../Processor/processor.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/processor.vhdl" 468 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1610801248965 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "sb\[1\]~5\|combout " "Node \"sb\[1\]~5\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1610801248965 ""} { "Warning" "WSTA_SCC_NODE" "db\[1\]~11\|datab " "Node \"db\[1\]~11\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1610801248965 ""} { "Warning" "WSTA_SCC_NODE" "db\[1\]~11\|combout " "Node \"db\[1\]~11\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1610801248965 ""} { "Warning" "WSTA_SCC_NODE" "db\[1\]~19\|datab " "Node \"db\[1\]~19\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1610801248965 ""} { "Warning" "WSTA_SCC_NODE" "db\[1\]~19\|combout " "Node \"db\[1\]~19\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1610801248965 ""} { "Warning" "WSTA_SCC_NODE" "sb\[1\]~5\|datab " "Node \"sb\[1\]~5\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1610801248965 ""}  } { { "../Processor/processor.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/processor.vhdl" 468 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1610801248965 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "sb\[0\]~2\|combout " "Node \"sb\[0\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1610801248965 ""} { "Warning" "WSTA_SCC_NODE" "db\[0\]~10\|datab " "Node \"db\[0\]~10\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1610801248965 ""} { "Warning" "WSTA_SCC_NODE" "db\[0\]~10\|combout " "Node \"db\[0\]~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1610801248965 ""} { "Warning" "WSTA_SCC_NODE" "db\[0\]~18\|datab " "Node \"db\[0\]~18\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1610801248965 ""} { "Warning" "WSTA_SCC_NODE" "db\[0\]~18\|combout " "Node \"db\[0\]~18\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1610801248965 ""} { "Warning" "WSTA_SCC_NODE" "sb\[0\]~2\|datab " "Node \"sb\[0\]~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1610801248965 ""}  } { { "../Processor/processor.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/processor.vhdl" 468 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1610801248965 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: accumulator_clk  from: datab  to: combout " "Cell: accumulator_clk  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610801249041 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: accumulator_clk  from: datad  to: combout " "Cell: accumulator_clk  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610801249041 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: instruction_dec\|Mux139~6  from: datad  to: combout " "Cell: instruction_dec\|Mux139~6  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610801249041 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: instruction_dec\|Mux6~7  from: datad  to: combout " "Cell: instruction_dec\|Mux6~7  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610801249041 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1610801249041 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1610801249042 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1610801249044 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1610801249046 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1610801249055 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1610801249096 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1610801249096 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.173 " "Worst-case setup slack is -5.173" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1610801249099 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1610801249099 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.173      -189.461 clock:clo\|state.state_1  " "   -5.173      -189.461 clock:clo\|state.state_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1610801249099 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.512       -11.471 mem_data_reg:data_reg\|register_8bit:l1\|q\[0\]  " "   -4.512       -11.471 mem_data_reg:data_reg\|register_8bit:l1\|q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1610801249099 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.337       -70.624 ins_reg_clk  " "   -4.337       -70.624 ins_reg_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1610801249099 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.778       -36.848 clock:clo\|state.state_3  " "   -3.778       -36.848 clock:clo\|state.state_3 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1610801249099 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.464       -63.221 intruction_reg:ins_reg\|q\[0\]  " "   -3.464       -63.221 intruction_reg:ins_reg\|q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1610801249099 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.406        -7.829 clk_25mhz  " "   -1.406        -7.829 clk_25mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1610801249099 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1610801249099 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.296 " "Worst-case hold slack is -1.296" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1610801249107 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1610801249107 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.296        -3.753 mem_data_reg:data_reg\|register_8bit:l1\|q\[0\]  " "   -1.296        -3.753 mem_data_reg:data_reg\|register_8bit:l1\|q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1610801249107 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.976        -1.332 clock:clo\|state.state_3  " "   -0.976        -1.332 clock:clo\|state.state_3 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1610801249107 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.791        -1.083 clock:clo\|state.state_1  " "   -0.791        -1.083 clock:clo\|state.state_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1610801249107 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.751       -14.431 intruction_reg:ins_reg\|q\[0\]  " "   -0.751       -14.431 intruction_reg:ins_reg\|q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1610801249107 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.149        -0.211 clk_25mhz  " "   -0.149        -0.211 clk_25mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1610801249107 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.010        -0.010 ins_reg_clk  " "   -0.010        -0.010 ins_reg_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1610801249107 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1610801249107 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.917 " "Worst-case recovery slack is -2.917" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1610801249111 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1610801249111 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.917       -47.677 ins_reg_clk  " "   -2.917       -47.677 ins_reg_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1610801249111 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.612        -5.965 mem_data_reg:data_reg\|register_8bit:l1\|q\[0\]  " "   -2.612        -5.965 mem_data_reg:data_reg\|register_8bit:l1\|q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1610801249111 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1610801249111 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.884 " "Worst-case removal slack is 0.884" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1610801249116 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1610801249116 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.884         0.000 ins_reg_clk  " "    0.884         0.000 ins_reg_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1610801249116 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.022         0.000 mem_data_reg:data_reg\|register_8bit:l1\|q\[0\]  " "    1.022         0.000 mem_data_reg:data_reg\|register_8bit:l1\|q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1610801249116 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1610801249116 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1610801249120 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1610801249120 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -17.000 clk_25mhz  " "   -3.000       -17.000 clk_25mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1610801249120 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000       -66.000 clock:clo\|state.state_1  " "   -1.000       -66.000 clock:clo\|state.state_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1610801249120 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000       -40.000 ins_reg_clk  " "   -1.000       -40.000 ins_reg_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1610801249120 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000       -17.000 clock:clo\|state.state_3  " "   -1.000       -17.000 clock:clo\|state.state_3 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1610801249120 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.402         0.000 mem_data_reg:data_reg\|register_8bit:l1\|q\[0\]  " "    0.402         0.000 mem_data_reg:data_reg\|register_8bit:l1\|q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1610801249120 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.420         0.000 intruction_reg:ins_reg\|q\[0\]  " "    0.420         0.000 intruction_reg:ins_reg\|q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1610801249120 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1610801249120 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1610801249329 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1610801249352 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1610801249593 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: accumulator_clk  from: datab  to: combout " "Cell: accumulator_clk  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610801249678 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: accumulator_clk  from: datad  to: combout " "Cell: accumulator_clk  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610801249678 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: instruction_dec\|Mux139~6  from: datad  to: combout " "Cell: instruction_dec\|Mux139~6  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610801249678 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: instruction_dec\|Mux6~7  from: datad  to: combout " "Cell: instruction_dec\|Mux6~7  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610801249678 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1610801249678 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1610801249682 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1610801249709 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1610801249709 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.534 " "Worst-case setup slack is -4.534" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1610801249719 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1610801249719 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.534      -163.770 clock:clo\|state.state_1  " "   -4.534      -163.770 clock:clo\|state.state_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1610801249719 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.099       -10.391 mem_data_reg:data_reg\|register_8bit:l1\|q\[0\]  " "   -4.099       -10.391 mem_data_reg:data_reg\|register_8bit:l1\|q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1610801249719 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.771       -61.300 ins_reg_clk  " "   -3.771       -61.300 ins_reg_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1610801249719 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.260       -31.357 clock:clo\|state.state_3  " "   -3.260       -31.357 clock:clo\|state.state_3 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1610801249719 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.084       -56.537 intruction_reg:ins_reg\|q\[0\]  " "   -3.084       -56.537 intruction_reg:ins_reg\|q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1610801249719 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.174        -6.409 clk_25mhz  " "   -1.174        -6.409 clk_25mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1610801249719 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1610801249719 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.122 " "Worst-case hold slack is -1.122" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1610801249738 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1610801249738 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.122        -3.264 mem_data_reg:data_reg\|register_8bit:l1\|q\[0\]  " "   -1.122        -3.264 mem_data_reg:data_reg\|register_8bit:l1\|q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1610801249738 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.882        -1.256 clock:clo\|state.state_3  " "   -0.882        -1.256 clock:clo\|state.state_3 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1610801249738 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.686        -0.897 clock:clo\|state.state_1  " "   -0.686        -0.897 clock:clo\|state.state_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1610801249738 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.653       -12.052 intruction_reg:ins_reg\|q\[0\]  " "   -0.653       -12.052 intruction_reg:ins_reg\|q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1610801249738 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.105        -0.115 clk_25mhz  " "   -0.105        -0.115 clk_25mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1610801249738 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.035         0.000 ins_reg_clk  " "    0.035         0.000 ins_reg_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1610801249738 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1610801249738 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.545 " "Worst-case recovery slack is -2.545" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1610801249748 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1610801249748 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.545       -40.498 ins_reg_clk  " "   -2.545       -40.498 ins_reg_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1610801249748 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.383        -5.449 mem_data_reg:data_reg\|register_8bit:l1\|q\[0\]  " "   -2.383        -5.449 mem_data_reg:data_reg\|register_8bit:l1\|q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1610801249748 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1610801249748 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.794 " "Worst-case removal slack is 0.794" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1610801249757 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1610801249757 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.794         0.000 ins_reg_clk  " "    0.794         0.000 ins_reg_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1610801249757 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.015         0.000 mem_data_reg:data_reg\|register_8bit:l1\|q\[0\]  " "    1.015         0.000 mem_data_reg:data_reg\|register_8bit:l1\|q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1610801249757 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1610801249757 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1610801249769 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1610801249769 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -17.000 clk_25mhz  " "   -3.000       -17.000 clk_25mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1610801249769 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000       -66.000 clock:clo\|state.state_1  " "   -1.000       -66.000 clock:clo\|state.state_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1610801249769 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000       -40.000 ins_reg_clk  " "   -1.000       -40.000 ins_reg_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1610801249769 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000       -17.000 clock:clo\|state.state_3  " "   -1.000       -17.000 clock:clo\|state.state_3 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1610801249769 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.439         0.000 mem_data_reg:data_reg\|register_8bit:l1\|q\[0\]  " "    0.439         0.000 mem_data_reg:data_reg\|register_8bit:l1\|q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1610801249769 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.445         0.000 intruction_reg:ins_reg\|q\[0\]  " "    0.445         0.000 intruction_reg:ins_reg\|q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1610801249769 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1610801249769 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1610801250102 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: accumulator_clk  from: datab  to: combout " "Cell: accumulator_clk  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610801250285 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: accumulator_clk  from: datad  to: combout " "Cell: accumulator_clk  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610801250285 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: instruction_dec\|Mux139~6  from: datad  to: combout " "Cell: instruction_dec\|Mux139~6  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610801250285 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: instruction_dec\|Mux6~7  from: datad  to: combout " "Cell: instruction_dec\|Mux6~7  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610801250285 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1610801250285 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1610801250287 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1610801250291 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1610801250291 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.803 " "Worst-case setup slack is -2.803" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1610801250301 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1610801250301 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.803       -96.026 clock:clo\|state.state_1  " "   -2.803       -96.026 clock:clo\|state.state_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1610801250301 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.351       -34.129 ins_reg_clk  " "   -2.351       -34.129 ins_reg_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1610801250301 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.253        -5.575 mem_data_reg:data_reg\|register_8bit:l1\|q\[0\]  " "   -2.253        -5.575 mem_data_reg:data_reg\|register_8bit:l1\|q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1610801250301 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.118       -16.858 clock:clo\|state.state_3  " "   -2.118       -16.858 clock:clo\|state.state_3 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1610801250301 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.679       -26.562 intruction_reg:ins_reg\|q\[0\]  " "   -1.679       -26.562 intruction_reg:ins_reg\|q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1610801250301 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.669        -2.809 clk_25mhz  " "   -0.669        -2.809 clk_25mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1610801250301 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1610801250301 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.836 " "Worst-case hold slack is -0.836" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1610801250315 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1610801250315 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.836        -2.456 mem_data_reg:data_reg\|register_8bit:l1\|q\[0\]  " "   -0.836        -2.456 mem_data_reg:data_reg\|register_8bit:l1\|q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1610801250315 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.579        -0.773 clock:clo\|state.state_3  " "   -0.579        -0.773 clock:clo\|state.state_3 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1610801250315 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.537       -10.254 intruction_reg:ins_reg\|q\[0\]  " "   -0.537       -10.254 intruction_reg:ins_reg\|q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1610801250315 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.537        -0.873 clock:clo\|state.state_1  " "   -0.537        -0.873 clock:clo\|state.state_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1610801250315 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.172        -0.301 clk_25mhz  " "   -0.172        -0.301 clk_25mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1610801250315 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.100        -0.332 ins_reg_clk  " "   -0.100        -0.332 ins_reg_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1610801250315 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1610801250315 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.280 " "Worst-case recovery slack is -1.280" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1610801250326 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1610801250326 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.280       -14.831 ins_reg_clk  " "   -1.280       -14.831 ins_reg_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1610801250326 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.253        -2.616 mem_data_reg:data_reg\|register_8bit:l1\|q\[0\]  " "   -1.253        -2.616 mem_data_reg:data_reg\|register_8bit:l1\|q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1610801250326 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1610801250326 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.462 " "Worst-case removal slack is 0.462" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1610801250337 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1610801250337 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.462         0.000 ins_reg_clk  " "    0.462         0.000 ins_reg_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1610801250337 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.716         0.000 mem_data_reg:data_reg\|register_8bit:l1\|q\[0\]  " "    0.716         0.000 mem_data_reg:data_reg\|register_8bit:l1\|q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1610801250337 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1610801250337 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1610801250347 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1610801250347 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -17.414 clk_25mhz  " "   -3.000       -17.414 clk_25mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1610801250347 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000       -66.000 clock:clo\|state.state_1  " "   -1.000       -66.000 clock:clo\|state.state_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1610801250347 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000       -40.000 ins_reg_clk  " "   -1.000       -40.000 ins_reg_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1610801250347 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000       -17.000 clock:clo\|state.state_3  " "   -1.000       -17.000 clock:clo\|state.state_3 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1610801250347 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.381         0.000 intruction_reg:ins_reg\|q\[0\]  " "    0.381         0.000 intruction_reg:ins_reg\|q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1610801250347 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.385         0.000 mem_data_reg:data_reg\|register_8bit:l1\|q\[0\]  " "    0.385         0.000 mem_data_reg:data_reg\|register_8bit:l1\|q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1610801250347 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1610801250347 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1610801251217 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1610801251217 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 64 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 64 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4634 " "Peak virtual memory: 4634 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1610801251387 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jan 16 13:47:31 2021 " "Processing ended: Sat Jan 16 13:47:31 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1610801251387 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1610801251387 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1610801251387 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1610801251387 ""}
