/***************************************************************************
 *     Copyright (c) 1999-2011, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * $brcm_Workfile: bchp_moca_ecl.h $
 * $brcm_Revision: Hydra_Software_Devel/2 $
 * $brcm_Date: 12/12/11 3:17p $
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on         Mon Dec 12 12:00:25 2011
 *                 MD5 Checksum         d41d8cd98f00b204e9800998ecf8427e
 *
 * Compiled with:  RDB Utility          combo_header.pl
 *                 RDB Parser           3.0
 *                 unknown              unknown
 *                 Perl Interpreter     5.008008
 *                 Operating System     linux
 *
 * Revision History:
 *
 * $brcm_Log: /magnum/basemodules/chp/7346/rdb/b0/bchp_moca_ecl.h $
 * 
 * Hydra_Software_Devel/2   12/12/11 3:17p pntruong
 * SW7346-143: Resynced with central rdb.
 *
 ***************************************************************************/

#ifndef BCHP_MOCA_ECL_H__
#define BCHP_MOCA_ECL_H__

/***************************************************************************
 *MOCA_ECL - MOCA_ECL registers
 ***************************************************************************/
#define BCHP_MOCA_ECL_ECL_CTL                    0x00290800 /* ECL control register */
#define BCHP_MOCA_ECL_ECL_STAT                   0x00290804 /* ECL status register */
#define BCHP_MOCA_ECL_PRIO_TBL_TOGL              0x0029080c /* "Togglecommand CPU set to 1 to request toggle the priority table, hardware clears after toggle" */
#define BCHP_MOCA_ECL_ECL_UPDT_REG_0             0x00290810 /* "QID Update register 0, QID 5-0" */
#define BCHP_MOCA_ECL_ECL_UPDT_REG_1             0x00290814 /* QID Update register 1 - mask 29-0 */
#define BCHP_MOCA_ECL_ECL_UPDT_REG_2             0x00290818 /* QID Update register 2 */
#define BCHP_MOCA_ECL_ECL_UPDT_REG_3             0x0029081c /* QID Update register 3 */
#define BCHP_MOCA_ECL_ECL_UPDT_REG_4             0x00290820 /* QID Update register 4 */
#define BCHP_MOCA_ECL_ECL_UPDT_REG_5             0x00290824 /* QID Update register 5 */
#define BCHP_MOCA_ECL_UPDT_CTL                   0x00290828 /* QID Update Control Register */
#define BCHP_MOCA_ECL_QID_AGING                  0x0029082c /* A bit for each QID_RAM entry */
#define BCHP_MOCA_ECL_DEF_QUEUE                  0x00290830 /* Default queue register */
#define BCHP_MOCA_ECL_DEF_NID                    0x00290834 /* Default node ID register */
#define BCHP_MOCA_ECL_SELF_NID                   0x00290838 /* My node ID */
#define BCHP_MOCA_ECL_NID_AGING_0                0x0029083c /* Aging for NID entry 31-0 */
#define BCHP_MOCA_ECL_NID_AGING_1                0x00290840 /* Aging for NID entry 63-32 */
#define BCHP_MOCA_ECL_NID_AGING_2                0x00290844 /* Aging for NID entry 95-64 */
#define BCHP_MOCA_ECL_NID_AGING_3                0x00290848 /* Aging for NID entry 127-96 */

/***************************************************************************
 *ECL_CTL - ECL control register
 ***************************************************************************/
/* MOCA_ECL :: ECL_CTL :: reserved0 [31:04] */
#define BCHP_MOCA_ECL_ECL_CTL_reserved0_MASK                       0xfffffff0
#define BCHP_MOCA_ECL_ECL_CTL_reserved0_SHIFT                      4

/* MOCA_ECL :: ECL_CTL :: clas_disable [03:03] */
#define BCHP_MOCA_ECL_ECL_CTL_clas_disable_MASK                    0x00000008
#define BCHP_MOCA_ECL_ECL_CTL_clas_disable_SHIFT                   3
#define BCHP_MOCA_ECL_ECL_CTL_clas_disable_DEFAULT                 0x00000000

/* MOCA_ECL :: ECL_CTL :: qtag_en [02:02] */
#define BCHP_MOCA_ECL_ECL_CTL_qtag_en_MASK                         0x00000004
#define BCHP_MOCA_ECL_ECL_CTL_qtag_en_SHIFT                        2
#define BCHP_MOCA_ECL_ECL_CTL_qtag_en_DEFAULT                      0x00000000

/* MOCA_ECL :: ECL_CTL :: crc_en [01:01] */
#define BCHP_MOCA_ECL_ECL_CTL_crc_en_MASK                          0x00000002
#define BCHP_MOCA_ECL_ECL_CTL_crc_en_SHIFT                         1
#define BCHP_MOCA_ECL_ECL_CTL_crc_en_DEFAULT                       0x00000000

/* MOCA_ECL :: ECL_CTL :: ecl_en [00:00] */
#define BCHP_MOCA_ECL_ECL_CTL_ecl_en_MASK                          0x00000001
#define BCHP_MOCA_ECL_ECL_CTL_ecl_en_SHIFT                         0
#define BCHP_MOCA_ECL_ECL_CTL_ecl_en_DEFAULT                       0x00000000

/***************************************************************************
 *ECL_STAT - ECL status register
 ***************************************************************************/
/* MOCA_ECL :: ECL_STAT :: reserved0 [31:02] */
#define BCHP_MOCA_ECL_ECL_STAT_reserved0_MASK                      0xfffffffc
#define BCHP_MOCA_ECL_ECL_STAT_reserved0_SHIFT                     2

/* MOCA_ECL :: ECL_STAT :: act_prio [01:01] */
#define BCHP_MOCA_ECL_ECL_STAT_act_prio_MASK                       0x00000002
#define BCHP_MOCA_ECL_ECL_STAT_act_prio_SHIFT                      1
#define BCHP_MOCA_ECL_ECL_STAT_act_prio_DEFAULT                    0x00000000

/* MOCA_ECL :: ECL_STAT :: fifo_ovf [00:00] */
#define BCHP_MOCA_ECL_ECL_STAT_fifo_ovf_MASK                       0x00000001
#define BCHP_MOCA_ECL_ECL_STAT_fifo_ovf_SHIFT                      0
#define BCHP_MOCA_ECL_ECL_STAT_fifo_ovf_DEFAULT                    0x00000000

/***************************************************************************
 *PRIO_TBL_TOGL - "Togglecommand CPU set to 1 to request toggle the priority table, hardware clears after toggle"
 ***************************************************************************/
/* MOCA_ECL :: PRIO_TBL_TOGL :: reserved0 [31:01] */
#define BCHP_MOCA_ECL_PRIO_TBL_TOGL_reserved0_MASK                 0xfffffffe
#define BCHP_MOCA_ECL_PRIO_TBL_TOGL_reserved0_SHIFT                1

/* MOCA_ECL :: PRIO_TBL_TOGL :: prio_tbl_togl [00:00] */
#define BCHP_MOCA_ECL_PRIO_TBL_TOGL_prio_tbl_togl_MASK             0x00000001
#define BCHP_MOCA_ECL_PRIO_TBL_TOGL_prio_tbl_togl_SHIFT            0
#define BCHP_MOCA_ECL_PRIO_TBL_TOGL_prio_tbl_togl_DEFAULT          0x00000000

/***************************************************************************
 *ECL_UPDT_REG_0 - "QID Update register 0, QID 5-0"
 ***************************************************************************/
/* MOCA_ECL :: ECL_UPDT_REG_0 :: reserved0 [31:06] */
#define BCHP_MOCA_ECL_ECL_UPDT_REG_0_reserved0_MASK                0xffffffc0
#define BCHP_MOCA_ECL_ECL_UPDT_REG_0_reserved0_SHIFT               6

/* MOCA_ECL :: ECL_UPDT_REG_0 :: qid [05:00] */
#define BCHP_MOCA_ECL_ECL_UPDT_REG_0_qid_MASK                      0x0000003f
#define BCHP_MOCA_ECL_ECL_UPDT_REG_0_qid_SHIFT                     0
#define BCHP_MOCA_ECL_ECL_UPDT_REG_0_qid_DEFAULT                   0x00000000

/***************************************************************************
 *ECL_UPDT_REG_1 - QID Update register 1 - mask 29-0
 ***************************************************************************/
/* MOCA_ECL :: ECL_UPDT_REG_1 :: reserved0 [31:30] */
#define BCHP_MOCA_ECL_ECL_UPDT_REG_1_reserved0_MASK                0xc0000000
#define BCHP_MOCA_ECL_ECL_UPDT_REG_1_reserved0_SHIFT               30

/* MOCA_ECL :: ECL_UPDT_REG_1 :: mask [29:00] */
#define BCHP_MOCA_ECL_ECL_UPDT_REG_1_mask_MASK                     0x3fffffff
#define BCHP_MOCA_ECL_ECL_UPDT_REG_1_mask_SHIFT                    0
#define BCHP_MOCA_ECL_ECL_UPDT_REG_1_mask_DEFAULT                  0x00000000

/***************************************************************************
 *ECL_UPDT_REG_2 - QID Update register 2
 ***************************************************************************/
/* MOCA_ECL :: ECL_UPDT_REG_2 :: ecl_updt_reg_2 [31:00] */
#define BCHP_MOCA_ECL_ECL_UPDT_REG_2_ecl_updt_reg_2_MASK           0xffffffff
#define BCHP_MOCA_ECL_ECL_UPDT_REG_2_ecl_updt_reg_2_SHIFT          0
#define BCHP_MOCA_ECL_ECL_UPDT_REG_2_ecl_updt_reg_2_DEFAULT        0x00000000

/***************************************************************************
 *ECL_UPDT_REG_3 - QID Update register 3
 ***************************************************************************/
/* MOCA_ECL :: ECL_UPDT_REG_3 :: ecl_updt_reg_3 [31:00] */
#define BCHP_MOCA_ECL_ECL_UPDT_REG_3_ecl_updt_reg_3_MASK           0xffffffff
#define BCHP_MOCA_ECL_ECL_UPDT_REG_3_ecl_updt_reg_3_SHIFT          0
#define BCHP_MOCA_ECL_ECL_UPDT_REG_3_ecl_updt_reg_3_DEFAULT        0x00000000

/***************************************************************************
 *ECL_UPDT_REG_4 - QID Update register 4
 ***************************************************************************/
/* MOCA_ECL :: ECL_UPDT_REG_4 :: ecl_updt_reg_4 [31:00] */
#define BCHP_MOCA_ECL_ECL_UPDT_REG_4_ecl_updt_reg_4_MASK           0xffffffff
#define BCHP_MOCA_ECL_ECL_UPDT_REG_4_ecl_updt_reg_4_SHIFT          0
#define BCHP_MOCA_ECL_ECL_UPDT_REG_4_ecl_updt_reg_4_DEFAULT        0x00000000

/***************************************************************************
 *ECL_UPDT_REG_5 - QID Update register 5
 ***************************************************************************/
/* MOCA_ECL :: ECL_UPDT_REG_5 :: ecl_updt_reg_5 [31:00] */
#define BCHP_MOCA_ECL_ECL_UPDT_REG_5_ecl_updt_reg_5_MASK           0xffffffff
#define BCHP_MOCA_ECL_ECL_UPDT_REG_5_ecl_updt_reg_5_SHIFT          0
#define BCHP_MOCA_ECL_ECL_UPDT_REG_5_ecl_updt_reg_5_DEFAULT        0x00000000

/***************************************************************************
 *UPDT_CTL - QID Update Control Register
 ***************************************************************************/
/* MOCA_ECL :: UPDT_CTL :: reserved0 [31:07] */
#define BCHP_MOCA_ECL_UPDT_CTL_reserved0_MASK                      0xffffff80
#define BCHP_MOCA_ECL_UPDT_CTL_reserved0_SHIFT                     7

/* MOCA_ECL :: UPDT_CTL :: rd_cmd_busy [06:06] */
#define BCHP_MOCA_ECL_UPDT_CTL_rd_cmd_busy_MASK                    0x00000040
#define BCHP_MOCA_ECL_UPDT_CTL_rd_cmd_busy_SHIFT                   6
#define BCHP_MOCA_ECL_UPDT_CTL_rd_cmd_busy_DEFAULT                 0x00000000

/* MOCA_ECL :: UPDT_CTL :: wr_cmd_busy [05:05] */
#define BCHP_MOCA_ECL_UPDT_CTL_wr_cmd_busy_MASK                    0x00000020
#define BCHP_MOCA_ECL_UPDT_CTL_wr_cmd_busy_SHIFT                   5
#define BCHP_MOCA_ECL_UPDT_CTL_wr_cmd_busy_DEFAULT                 0x00000000

/* MOCA_ECL :: UPDT_CTL :: qid_table_address [04:00] */
#define BCHP_MOCA_ECL_UPDT_CTL_qid_table_address_MASK              0x0000001f
#define BCHP_MOCA_ECL_UPDT_CTL_qid_table_address_SHIFT             0
#define BCHP_MOCA_ECL_UPDT_CTL_qid_table_address_DEFAULT           0x00000000

/***************************************************************************
 *QID_AGING - A bit for each QID_RAM entry
 ***************************************************************************/
/* MOCA_ECL :: QID_AGING :: qid_aging [31:00] */
#define BCHP_MOCA_ECL_QID_AGING_qid_aging_MASK                     0xffffffff
#define BCHP_MOCA_ECL_QID_AGING_qid_aging_SHIFT                    0
#define BCHP_MOCA_ECL_QID_AGING_qid_aging_DEFAULT                  0x00000000

/***************************************************************************
 *DEF_QUEUE - Default queue register
 ***************************************************************************/
/* MOCA_ECL :: DEF_QUEUE :: reserved0 [31:06] */
#define BCHP_MOCA_ECL_DEF_QUEUE_reserved0_MASK                     0xffffffc0
#define BCHP_MOCA_ECL_DEF_QUEUE_reserved0_SHIFT                    6

/* MOCA_ECL :: DEF_QUEUE :: def_queue [05:00] */
#define BCHP_MOCA_ECL_DEF_QUEUE_def_queue_MASK                     0x0000003f
#define BCHP_MOCA_ECL_DEF_QUEUE_def_queue_SHIFT                    0
#define BCHP_MOCA_ECL_DEF_QUEUE_def_queue_DEFAULT                  0x00000000

/***************************************************************************
 *DEF_NID - Default node ID register
 ***************************************************************************/
/* MOCA_ECL :: DEF_NID :: reserved0 [31:08] */
#define BCHP_MOCA_ECL_DEF_NID_reserved0_MASK                       0xffffff00
#define BCHP_MOCA_ECL_DEF_NID_reserved0_SHIFT                      8

/* MOCA_ECL :: DEF_NID :: def_nid [07:00] */
#define BCHP_MOCA_ECL_DEF_NID_def_nid_MASK                         0x000000ff
#define BCHP_MOCA_ECL_DEF_NID_def_nid_SHIFT                        0
#define BCHP_MOCA_ECL_DEF_NID_def_nid_DEFAULT                      0x00000000

/***************************************************************************
 *SELF_NID - My node ID
 ***************************************************************************/
/* MOCA_ECL :: SELF_NID :: reserved0 [31:08] */
#define BCHP_MOCA_ECL_SELF_NID_reserved0_MASK                      0xffffff00
#define BCHP_MOCA_ECL_SELF_NID_reserved0_SHIFT                     8

/* MOCA_ECL :: SELF_NID :: self_nid [07:00] */
#define BCHP_MOCA_ECL_SELF_NID_self_nid_MASK                       0x000000ff
#define BCHP_MOCA_ECL_SELF_NID_self_nid_SHIFT                      0
#define BCHP_MOCA_ECL_SELF_NID_self_nid_DEFAULT                    0x00000000

/***************************************************************************
 *NID_AGING_0 - Aging for NID entry 31-0
 ***************************************************************************/
/* MOCA_ECL :: NID_AGING_0 :: nid_aging_0 [31:00] */
#define BCHP_MOCA_ECL_NID_AGING_0_nid_aging_0_MASK                 0xffffffff
#define BCHP_MOCA_ECL_NID_AGING_0_nid_aging_0_SHIFT                0
#define BCHP_MOCA_ECL_NID_AGING_0_nid_aging_0_DEFAULT              0x00000000

/***************************************************************************
 *NID_AGING_1 - Aging for NID entry 63-32
 ***************************************************************************/
/* MOCA_ECL :: NID_AGING_1 :: nid_aging_1 [31:00] */
#define BCHP_MOCA_ECL_NID_AGING_1_nid_aging_1_MASK                 0xffffffff
#define BCHP_MOCA_ECL_NID_AGING_1_nid_aging_1_SHIFT                0
#define BCHP_MOCA_ECL_NID_AGING_1_nid_aging_1_DEFAULT              0x00000000

/***************************************************************************
 *NID_AGING_2 - Aging for NID entry 95-64
 ***************************************************************************/
/* MOCA_ECL :: NID_AGING_2 :: nid_aging_2 [31:00] */
#define BCHP_MOCA_ECL_NID_AGING_2_nid_aging_2_MASK                 0xffffffff
#define BCHP_MOCA_ECL_NID_AGING_2_nid_aging_2_SHIFT                0
#define BCHP_MOCA_ECL_NID_AGING_2_nid_aging_2_DEFAULT              0x00000000

/***************************************************************************
 *NID_AGING_3 - Aging for NID entry 127-96
 ***************************************************************************/
/* MOCA_ECL :: NID_AGING_3 :: nid_aging_3 [31:00] */
#define BCHP_MOCA_ECL_NID_AGING_3_nid_aging_3_MASK                 0xffffffff
#define BCHP_MOCA_ECL_NID_AGING_3_nid_aging_3_SHIFT                0
#define BCHP_MOCA_ECL_NID_AGING_3_nid_aging_3_DEFAULT              0x00000000

#endif /* #ifndef BCHP_MOCA_ECL_H__ */

/* End of File */
