// Copyright (C) 1991-2016 Altera Corporation. All rights reserved.
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, the Altera Quartus Prime License Agreement,
// the Altera MegaCore Function License Agreement, or other 
// applicable license agreement, including, without limitation, 
// that your use is for the sole purpose of programming logic 
// devices manufactured by Altera and sold by Altera or its 
// authorized distributors.  Please refer to the applicable 
// agreement for further details.


// 
// Device: Altera EP4CE6E22C8 Package TQFP144
// 

//
// This file contains Slow Corner delays for the design using part EP4CE6E22C8,
// with speed grade 8, core voltage 1.2V, and temperature 0 Celsius
//

// 
// This SDF file should be used for ModelSim (Verilog) only
// 

(DELAYFILE
  (SDFVERSION "2.1")
  (DESIGN "MIOSystem_tb")
  (DATE "11/23/2016 02:34:38")
  (VENDOR "Altera")
  (PROGRAM "Quartus Prime")
  (VERSION "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition")
  (DIVIDER .)
  (TIMESCALE 1 ps)

  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE SDRAM_CKE\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1310:1310:1310) (1128:1128:1128))
        (IOPATH i o (2803:2803:2803) (2767:2767:2767))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE SDRAM_CLK\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1174:1174:1174) (1233:1233:1233))
        (IOPATH i o (2767:2767:2767) (2803:2803:2803))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE SDRAM_WE_N\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1611:1611:1611) (1830:1830:1830))
        (IOPATH i o (2767:2767:2767) (2803:2803:2803))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE SDRAM_CAS_N\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1678:1678:1678) (1917:1917:1917))
        (IOPATH i o (2767:2767:2767) (2803:2803:2803))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE SDRAM_RAS_N\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1430:1430:1430) (1577:1577:1577))
        (IOPATH i o (4093:4093:4093) (4073:4073:4073))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE SDRAM_A0\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1744:1744:1744) (1531:1531:1531))
        (IOPATH i o (2717:2717:2717) (2696:2696:2696))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE SDRAM_A1\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1970:1970:1970) (1873:1873:1873))
        (IOPATH i o (3985:3985:3985) (4026:4026:4026))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE SDRAM_A2\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2687:2687:2687) (2472:2472:2472))
        (IOPATH i o (2717:2717:2717) (2696:2696:2696))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE SDRAM_A3\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2405:2405:2405) (2365:2365:2365))
        (IOPATH i o (2820:2820:2820) (2782:2782:2782))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE SDRAM_A4\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2164:2164:2164) (1889:1889:1889))
        (IOPATH i o (2803:2803:2803) (2767:2767:2767))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE SDRAM_A5\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1743:1743:1743) (1514:1514:1514))
        (IOPATH i o (2803:2803:2803) (2767:2767:2767))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE SDRAM_A6\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1782:1782:1782) (1583:1583:1583))
        (IOPATH i o (2803:2803:2803) (2767:2767:2767))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE SDRAM_A7\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1766:1766:1766) (1522:1522:1522))
        (IOPATH i o (2803:2803:2803) (2767:2767:2767))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE SDRAM_A8\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1507:1507:1507) (1360:1360:1360))
        (IOPATH i o (2803:2803:2803) (2767:2767:2767))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE SDRAM_A9\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1815:1815:1815) (1573:1573:1573))
        (IOPATH i o (2803:2803:2803) (2767:2767:2767))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE SDRAM_A10\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1384:1384:1384) (1183:1183:1183))
        (IOPATH i o (2717:2717:2717) (2696:2696:2696))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE SDRAM_A11\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1834:1834:1834) (1625:1625:1625))
        (IOPATH i o (2803:2803:2803) (2767:2767:2767))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE SDRAM_A12\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1578:1578:1578) (1457:1457:1457))
        (IOPATH i o (4073:4073:4073) (4093:4093:4093))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE SDRAM_BA0\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2106:2106:2106) (1797:1797:1797))
        (IOPATH i o (2717:2717:2717) (2696:2696:2696))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE SDRAM_BA1\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1225:1225:1225) (1131:1131:1131))
        (IOPATH i o (2717:2717:2717) (2696:2696:2696))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE SDRAM_DQML\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1902:1902:1902) (1697:1697:1697))
        (IOPATH i o (2803:2803:2803) (2767:2767:2767))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE SDRAM_DQMH\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1135:1135:1135) (996:996:996))
        (IOPATH i o (2803:2803:2803) (2767:2767:2767))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE RXD\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (994:994:994) (1114:1114:1114))
        (IOPATH i o (2782:2782:2782) (2820:2820:2820))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE FLASH_CS\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1222:1222:1222) (1397:1397:1397))
        (IOPATH i o (2782:2782:2782) (2820:2820:2820))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE FLASH_CLK\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1587:1587:1587) (1252:1252:1252))
        (IOPATH i o (2820:2820:2820) (2782:2782:2782))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE FLASH_DI\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1787:1787:1787) (1554:1554:1554))
        (IOPATH i o (3985:3985:3985) (4026:4026:4026))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE DRAM_Controller1\|iob_dq_iob\|iobuf_iobuf_bidir_p1p_component\|loop1\:0\:obufa)
    (DELAY
      (ABSOLUTE
        (PORT i (1425:1425:1425) (1234:1234:1234))
        (PORT oe (2554:2554:2554) (2221:2221:2221))
        (IOPATH i o (2820:2820:2820) (2782:2782:2782))
        (IOPATH oe o (2838:2838:2838) (2739:2739:2739))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE DRAM_Controller1\|iob_dq_iob\|iobuf_iobuf_bidir_p1p_component\|loop1\:1\:obufa)
    (DELAY
      (ABSOLUTE
        (PORT i (1500:1500:1500) (1332:1332:1332))
        (PORT oe (1916:1916:1916) (1716:1716:1716))
        (IOPATH i o (2820:2820:2820) (2782:2782:2782))
        (IOPATH oe o (2838:2838:2838) (2739:2739:2739))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE DRAM_Controller1\|iob_dq_iob\|iobuf_iobuf_bidir_p1p_component\|loop1\:2\:obufa)
    (DELAY
      (ABSOLUTE
        (PORT i (1396:1396:1396) (1199:1199:1199))
        (PORT oe (2587:2587:2587) (2256:2256:2256))
        (IOPATH i o (2717:2717:2717) (2696:2696:2696))
        (IOPATH oe o (2737:2737:2737) (2662:2662:2662))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE DRAM_Controller1\|iob_dq_iob\|iobuf_iobuf_bidir_p1p_component\|loop1\:3\:obufa)
    (DELAY
      (ABSOLUTE
        (PORT i (1391:1391:1391) (1195:1195:1195))
        (PORT oe (2517:2517:2517) (2205:2205:2205))
        (IOPATH i o (3985:3985:3985) (4026:4026:4026))
        (IOPATH oe o (4007:4007:4007) (3980:3980:3980))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE DRAM_Controller1\|iob_dq_iob\|iobuf_iobuf_bidir_p1p_component\|loop1\:4\:obufa)
    (DELAY
      (ABSOLUTE
        (PORT i (1685:1685:1685) (1379:1379:1379))
        (PORT oe (2587:2587:2587) (2256:2256:2256))
        (IOPATH i o (2717:2717:2717) (2696:2696:2696))
        (IOPATH oe o (2737:2737:2737) (2662:2662:2662))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE DRAM_Controller1\|iob_dq_iob\|iobuf_iobuf_bidir_p1p_component\|loop1\:5\:obufa)
    (DELAY
      (ABSOLUTE
        (PORT i (1571:1571:1571) (1293:1293:1293))
        (PORT oe (2611:2611:2611) (2281:2281:2281))
        (IOPATH i o (2717:2717:2717) (2696:2696:2696))
        (IOPATH oe o (2737:2737:2737) (2662:2662:2662))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE DRAM_Controller1\|iob_dq_iob\|iobuf_iobuf_bidir_p1p_component\|loop1\:6\:obufa)
    (DELAY
      (ABSOLUTE
        (PORT i (1330:1330:1330) (1126:1126:1126))
        (PORT oe (2885:2885:2885) (2517:2517:2517))
        (IOPATH i o (2803:2803:2803) (2767:2767:2767))
        (IOPATH oe o (2854:2854:2854) (2761:2761:2761))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE DRAM_Controller1\|iob_dq_iob\|iobuf_iobuf_bidir_p1p_component\|loop1\:7\:obufa)
    (DELAY
      (ABSOLUTE
        (PORT i (1390:1390:1390) (1167:1167:1167))
        (PORT oe (2885:2885:2885) (2517:2517:2517))
        (IOPATH i o (2803:2803:2803) (2767:2767:2767))
        (IOPATH oe o (2854:2854:2854) (2761:2761:2761))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE DRAM_Controller1\|iob_dq_iob\|iobuf_iobuf_bidir_p1p_component\|loop1\:8\:obufa)
    (DELAY
      (ABSOLUTE
        (PORT i (1870:1870:1870) (1651:1651:1651))
        (PORT oe (1473:1473:1473) (1301:1301:1301))
        (IOPATH i o (2803:2803:2803) (2767:2767:2767))
        (IOPATH oe o (2854:2854:2854) (2761:2761:2761))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE DRAM_Controller1\|iob_dq_iob\|iobuf_iobuf_bidir_p1p_component\|loop1\:9\:obufa)
    (DELAY
      (ABSOLUTE
        (PORT i (1864:1864:1864) (1759:1759:1759))
        (PORT oe (1194:1194:1194) (1093:1093:1093))
        (IOPATH i o (2803:2803:2803) (2767:2767:2767))
        (IOPATH oe o (2854:2854:2854) (2761:2761:2761))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE DRAM_Controller1\|iob_dq_iob\|iobuf_iobuf_bidir_p1p_component\|loop1\:10\:obufa)
    (DELAY
      (ABSOLUTE
        (PORT i (1514:1514:1514) (1382:1382:1382))
        (PORT oe (1194:1194:1194) (1093:1093:1093))
        (IOPATH i o (2803:2803:2803) (2767:2767:2767))
        (IOPATH oe o (2854:2854:2854) (2761:2761:2761))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE DRAM_Controller1\|iob_dq_iob\|iobuf_iobuf_bidir_p1p_component\|loop1\:11\:obufa)
    (DELAY
      (ABSOLUTE
        (PORT i (1421:1421:1421) (1235:1235:1235))
        (PORT oe (824:824:824) (775:775:775))
        (IOPATH i o (2803:2803:2803) (2767:2767:2767))
        (IOPATH oe o (2854:2854:2854) (2761:2761:2761))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE DRAM_Controller1\|iob_dq_iob\|iobuf_iobuf_bidir_p1p_component\|loop1\:12\:obufa)
    (DELAY
      (ABSOLUTE
        (PORT i (1388:1388:1388) (1217:1217:1217))
        (PORT oe (824:824:824) (775:775:775))
        (IOPATH i o (2803:2803:2803) (2767:2767:2767))
        (IOPATH oe o (2854:2854:2854) (2761:2761:2761))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE DRAM_Controller1\|iob_dq_iob\|iobuf_iobuf_bidir_p1p_component\|loop1\:13\:obufa)
    (DELAY
      (ABSOLUTE
        (PORT i (1395:1395:1395) (1222:1222:1222))
        (PORT oe (824:824:824) (775:775:775))
        (IOPATH i o (2803:2803:2803) (2767:2767:2767))
        (IOPATH oe o (2854:2854:2854) (2761:2761:2761))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE DRAM_Controller1\|iob_dq_iob\|iobuf_iobuf_bidir_p1p_component\|loop1\:14\:obufa)
    (DELAY
      (ABSOLUTE
        (PORT i (1058:1058:1058) (934:934:934))
        (PORT oe (1163:1163:1163) (1068:1068:1068))
        (IOPATH i o (2803:2803:2803) (2767:2767:2767))
        (IOPATH oe o (2854:2854:2854) (2761:2761:2761))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE DRAM_Controller1\|iob_dq_iob\|iobuf_iobuf_bidir_p1p_component\|loop1\:15\:obufa)
    (DELAY
      (ABSOLUTE
        (PORT i (1081:1081:1081) (935:935:935))
        (PORT oe (1163:1163:1163) (1068:1068:1068))
        (IOPATH i o (2803:2803:2803) (2767:2767:2767))
        (IOPATH oe o (2854:2854:2854) (2761:2761:2761))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE CLK\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (748:748:748) (773:773:773))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_clkctrl")
    (INSTANCE CLK\~inputclkctrl)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (194:194:194) (190:190:190))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE state\.s_init_pll)
    (DELAY
      (ABSOLUTE
        (PORT clk (1463:1463:1463) (1504:1504:1504))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|Add7\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (617:617:617) (619:619:619))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datab cout (497:497:497) (381:381:381))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|sdram_write_wait_ctr\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (1415:1415:1415) (1258:1258:1258))
        (PORT datac (557:557:557) (515:515:515))
        (IOPATH datab combout (423:423:423) (451:451:451))
        (IOPATH datac combout (305:305:305) (285:285:285))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE state\.s_init\~0)
    (DELAY
      (ABSOLUTE
        (PORT datad (308:308:308) (367:367:367))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE state\.s_init)
    (DELAY
      (ABSOLUTE
        (PORT clk (1463:1463:1463) (1504:1504:1504))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Selector5\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1559:1559:1559) (1487:1487:1487))
        (PORT datab (325:325:325) (383:383:383))
        (PORT datad (306:306:306) (366:366:366))
        (IOPATH dataa combout (435:435:435) (407:407:407))
        (IOPATH datab combout (437:437:437) (407:407:407))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE restart_system)
    (DELAY
      (ABSOLUTE
        (PORT clk (1438:1438:1438) (1484:1484:1484))
        (PORT asdata (1627:1627:1627) (1557:1557:1557))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DRAM_Controller1\|Add0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (659:659:659) (650:650:650))
        (IOPATH dataa combout (435:435:435) (425:425:425))
        (IOPATH dataa cout (486:486:486) (375:375:375))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DRAM_Controller1\|Add0\~47)
    (DELAY
      (ABSOLUTE
        (PORT datac (557:557:557) (515:515:515))
        (PORT datad (1412:1412:1412) (1338:1338:1338))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE DRAM_Controller1\|startup_wait_count\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1924:1924:1924) (1922:1922:1922))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DRAM_Controller1\|Add0\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (978:978:978) (873:873:873))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datab cout (497:497:497) (381:381:381))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DRAM_Controller1\|Add0\~45)
    (DELAY
      (ABSOLUTE
        (PORT datac (981:981:981) (917:917:917))
        (PORT datad (1209:1209:1209) (1029:1029:1029))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE DRAM_Controller1\|startup_wait_count\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1898:1898:1898) (1893:1893:1893))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DRAM_Controller1\|Add0\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (622:622:622) (633:633:633))
        (IOPATH datab combout (423:423:423) (451:451:451))
        (IOPATH datab cout (497:497:497) (381:381:381))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DRAM_Controller1\|Add0\~6)
    (DELAY
      (ABSOLUTE
        (PORT datac (983:983:983) (920:920:920))
        (PORT datad (1220:1220:1220) (1164:1164:1164))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE DRAM_Controller1\|startup_wait_count\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1898:1898:1898) (1893:1893:1893))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DRAM_Controller1\|Add0\~7)
    (DELAY
      (ABSOLUTE
        (PORT datab (982:982:982) (874:874:874))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datab cout (497:497:497) (381:381:381))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DRAM_Controller1\|Add0\~46)
    (DELAY
      (ABSOLUTE
        (PORT dataa (808:808:808) (703:703:703))
        (PORT datac (978:978:978) (914:914:914))
        (IOPATH dataa combout (435:435:435) (425:425:425))
        (IOPATH datac combout (301:301:301) (283:283:283))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE DRAM_Controller1\|startup_wait_count\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1898:1898:1898) (1893:1893:1893))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DRAM_Controller1\|Add0\~9)
    (DELAY
      (ABSOLUTE
        (PORT datab (593:593:593) (556:556:556))
        (IOPATH datab combout (423:423:423) (451:451:451))
        (IOPATH datab cout (497:497:497) (381:381:381))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DRAM_Controller1\|Add0\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (475:475:475) (414:414:414))
        (PORT datad (969:969:969) (916:916:916))
        (IOPATH dataa combout (428:428:428) (450:450:450))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE DRAM_Controller1\|startup_wait_count\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1434:1434:1434) (1478:1478:1478))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DRAM_Controller1\|Add0\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (675:675:675) (657:657:657))
        (IOPATH dataa combout (435:435:435) (425:425:425))
        (IOPATH dataa cout (486:486:486) (375:375:375))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DRAM_Controller1\|Add0\~14)
    (DELAY
      (ABSOLUTE
        (PORT datac (508:508:508) (486:486:486))
        (PORT datad (1413:1413:1413) (1338:1338:1338))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE DRAM_Controller1\|startup_wait_count\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1924:1924:1924) (1922:1922:1922))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DRAM_Controller1\|Add0\~15)
    (DELAY
      (ABSOLUTE
        (PORT datab (618:618:618) (621:621:621))
        (IOPATH datab combout (423:423:423) (451:451:451))
        (IOPATH datab cout (497:497:497) (381:381:381))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DRAM_Controller1\|Add0\~17)
    (DELAY
      (ABSOLUTE
        (PORT datac (555:555:555) (512:512:512))
        (PORT datad (1412:1412:1412) (1337:1337:1337))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE DRAM_Controller1\|startup_wait_count\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1924:1924:1924) (1922:1922:1922))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DRAM_Controller1\|Add0\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (614:614:614) (632:632:632))
        (IOPATH dataa combout (428:428:428) (450:450:450))
        (IOPATH dataa cout (486:486:486) (375:375:375))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DRAM_Controller1\|Add0\~23)
    (DELAY
      (ABSOLUTE
        (PORT datac (554:554:554) (510:510:510))
        (PORT datad (1413:1413:1413) (1338:1338:1338))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE DRAM_Controller1\|startup_wait_count\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1924:1924:1924) (1922:1922:1922))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DRAM_Controller1\|Add0\~20)
    (DELAY
      (ABSOLUTE
        (PORT datab (667:667:667) (646:646:646))
        (IOPATH datab combout (423:423:423) (451:451:451))
        (IOPATH datab cout (497:497:497) (381:381:381))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DRAM_Controller1\|Add0\~22)
    (DELAY
      (ABSOLUTE
        (PORT datab (549:549:549) (511:511:511))
        (PORT datad (1414:1414:1414) (1340:1340:1340))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE DRAM_Controller1\|startup_wait_count\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1924:1924:1924) (1922:1922:1922))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DRAM_Controller1\|Add0\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (677:677:677) (657:657:657))
        (IOPATH dataa combout (435:435:435) (425:425:425))
        (IOPATH dataa cout (486:486:486) (375:375:375))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DRAM_Controller1\|Add0\~26)
    (DELAY
      (ABSOLUTE
        (PORT datab (606:606:606) (538:538:538))
        (PORT datad (1414:1414:1414) (1340:1340:1340))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE DRAM_Controller1\|startup_wait_count\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1924:1924:1924) (1922:1922:1922))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DRAM_Controller1\|Add0\~27)
    (DELAY
      (ABSOLUTE
        (PORT datab (668:668:668) (648:648:648))
        (IOPATH datab combout (423:423:423) (451:451:451))
        (IOPATH datab cout (497:497:497) (381:381:381))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DRAM_Controller1\|Add0\~29)
    (DELAY
      (ABSOLUTE
        (PORT datac (507:507:507) (479:479:479))
        (PORT datad (1414:1414:1414) (1339:1339:1339))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE DRAM_Controller1\|startup_wait_count\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1924:1924:1924) (1922:1922:1922))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DRAM_Controller1\|Add0\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (676:676:676) (657:657:657))
        (IOPATH dataa combout (428:428:428) (450:450:450))
        (IOPATH dataa cout (486:486:486) (375:375:375))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DRAM_Controller1\|Add0\~32)
    (DELAY
      (ABSOLUTE
        (PORT datab (606:606:606) (542:542:542))
        (PORT datad (1412:1412:1412) (1337:1337:1337))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE DRAM_Controller1\|startup_wait_count\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1924:1924:1924) (1922:1922:1922))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DRAM_Controller1\|Add0\~33)
    (DELAY
      (ABSOLUTE
        (PORT dataa (613:613:613) (630:630:630))
        (IOPATH dataa combout (420:420:420) (400:400:400))
        (IOPATH dataa cout (486:486:486) (375:375:375))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DRAM_Controller1\|Add0\~35)
    (DELAY
      (ABSOLUTE
        (PORT datab (607:607:607) (540:540:540))
        (PORT datad (1412:1412:1412) (1337:1337:1337))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE DRAM_Controller1\|startup_wait_count\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1924:1924:1924) (1922:1922:1922))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DRAM_Controller1\|Add0\~36)
    (DELAY
      (ABSOLUTE
        (PORT datab (668:668:668) (647:647:647))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datab cout (497:497:497) (381:381:381))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DRAM_Controller1\|Add0\~38)
    (DELAY
      (ABSOLUTE
        (PORT datac (866:866:866) (746:746:746))
        (PORT datad (1414:1414:1414) (1340:1340:1340))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE DRAM_Controller1\|startup_wait_count\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1924:1924:1924) (1922:1922:1922))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DRAM_Controller1\|Add0\~39)
    (DELAY
      (ABSOLUTE
        (PORT datab (612:612:612) (622:622:622))
        (IOPATH datab combout (423:423:423) (398:398:398))
        (IOPATH datab cout (497:497:497) (381:381:381))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DRAM_Controller1\|Add0\~41)
    (DELAY
      (ABSOLUTE
        (PORT datab (548:548:548) (515:515:515))
        (PORT datad (1413:1413:1413) (1339:1339:1339))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE DRAM_Controller1\|startup_wait_count\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1924:1924:1924) (1922:1922:1922))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DRAM_Controller1\|Add0\~42)
    (DELAY
      (ABSOLUTE
        (PORT datab (618:618:618) (633:633:633))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH cin combout (549:549:549) (519:519:519))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DRAM_Controller1\|Add0\~44)
    (DELAY
      (ABSOLUTE
        (PORT datac (557:557:557) (512:512:512))
        (PORT datad (1412:1412:1412) (1337:1337:1337))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE DRAM_Controller1\|startup_wait_count\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1924:1924:1924) (1922:1922:1922))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DRAM_Controller1\|Equal2\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (339:339:339) (394:394:394))
        (PORT datac (297:297:297) (361:361:361))
        (PORT datad (297:297:297) (352:352:352))
        (IOPATH datab combout (384:384:384) (386:386:386))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DRAM_Controller1\|Equal2\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (340:340:340) (399:399:399))
        (PORT datab (338:338:338) (393:393:393))
        (PORT datac (298:298:298) (362:362:362))
        (PORT datad (301:301:301) (357:357:357))
        (IOPATH dataa combout (408:408:408) (425:425:425))
        (IOPATH datab combout (415:415:415) (425:425:425))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DRAM_Controller1\|Equal2\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (341:341:341) (401:401:401))
        (PORT datab (338:338:338) (393:393:393))
        (PORT datac (296:296:296) (360:360:360))
        (PORT datad (298:298:298) (353:353:353))
        (IOPATH dataa combout (349:349:349) (371:371:371))
        (IOPATH datab combout (354:354:354) (380:380:380))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DRAM_Controller1\|Equal2\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (272:272:272) (284:284:284))
        (PORT datac (228:228:228) (244:244:244))
        (PORT datad (228:228:228) (235:235:235))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DRAM_Controller1\|Equal1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (351:351:351) (415:415:415))
        (PORT datab (348:348:348) (406:406:406))
        (PORT datad (1179:1179:1179) (1128:1128:1128))
        (IOPATH dataa combout (350:350:350) (377:377:377))
        (IOPATH datab combout (354:354:354) (380:380:380))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DRAM_Controller1\|Equal5\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (944:944:944) (883:883:883))
        (PORT datab (363:363:363) (427:427:427))
        (PORT datac (1248:1248:1248) (1238:1238:1238))
        (PORT datad (241:241:241) (255:255:255))
        (IOPATH dataa combout (349:349:349) (371:371:371))
        (IOPATH datab combout (354:354:354) (380:380:380))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DRAM_Controller1\|state\~44)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1034:1034:1034) (953:953:953))
        (PORT datad (282:282:282) (294:294:294))
        (IOPATH dataa combout (414:414:414) (444:444:444))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE DRAM_Controller1\|state\.s_startup)
    (DELAY
      (ABSOLUTE
        (PORT clk (1898:1898:1898) (1893:1893:1893))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DRAM_Controller1\|Selector40\~1)
    (DELAY
      (ABSOLUTE
        (PORT datac (327:327:327) (402:402:402))
        (PORT datad (278:278:278) (290:290:290))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE TXD\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (748:748:748) (773:773:773))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Controller1\|uart_rx_data_sr\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (2043:2043:2043) (1842:1842:1842))
        (PORT datad (3740:3740:3740) (3777:3777:3777))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Controller1\|rx_baud_counter\[0\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (328:328:328) (390:390:390))
        (IOPATH dataa combout (435:435:435) (425:425:425))
        (IOPATH dataa cout (486:486:486) (375:375:375))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Controller1\|Equal0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (330:330:330) (393:393:393))
        (PORT datab (328:328:328) (385:385:385))
        (PORT datac (284:284:284) (350:350:350))
        (PORT datad (286:286:286) (346:346:346))
        (IOPATH dataa combout (350:350:350) (371:371:371))
        (IOPATH datab combout (357:357:357) (380:380:380))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Controller1\|rx_baud_counter\[2\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1684:1684:1684) (1477:1477:1477))
        (PORT datab (336:336:336) (396:396:396))
        (PORT datac (238:238:238) (257:257:257))
        (PORT datad (294:294:294) (356:356:356))
        (IOPATH dataa combout (435:435:435) (425:425:425))
        (IOPATH datab combout (354:354:354) (380:380:380))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Controller1\|rx_baud_counter\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1443:1443:1443) (1487:1487:1487))
        (PORT d (90:90:90) (101:101:101))
        (PORT sclr (850:850:850) (911:911:911))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sclr (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Controller1\|rx_baud_counter\[1\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (330:330:330) (393:393:393))
        (IOPATH dataa combout (414:414:414) (444:444:444))
        (IOPATH dataa cout (486:486:486) (375:375:375))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Controller1\|rx_baud_counter\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1443:1443:1443) (1487:1487:1487))
        (PORT d (90:90:90) (101:101:101))
        (PORT sclr (850:850:850) (911:911:911))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sclr (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Controller1\|rx_baud_counter\[2\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT datab (327:327:327) (384:384:384))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datab cout (497:497:497) (381:381:381))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Controller1\|rx_baud_counter\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1443:1443:1443) (1487:1487:1487))
        (PORT d (90:90:90) (101:101:101))
        (PORT sclr (850:850:850) (911:911:911))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sclr (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Controller1\|rx_baud_counter\[3\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT datab (327:327:327) (385:385:385))
        (IOPATH datab combout (423:423:423) (451:451:451))
        (IOPATH datab cout (497:497:497) (381:381:381))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Controller1\|rx_baud_counter\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1443:1443:1443) (1487:1487:1487))
        (PORT d (90:90:90) (101:101:101))
        (PORT sclr (850:850:850) (911:911:911))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sclr (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Controller1\|rx_baud_counter\[4\]\~15)
    (DELAY
      (ABSOLUTE
        (PORT datab (334:334:334) (393:393:393))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datab cout (497:497:497) (381:381:381))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Controller1\|rx_baud_counter\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1443:1443:1443) (1487:1487:1487))
        (PORT d (90:90:90) (101:101:101))
        (PORT sclr (850:850:850) (911:911:911))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sclr (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Controller1\|rx_baud_counter\[5\]\~17)
    (DELAY
      (ABSOLUTE
        (PORT datad (295:295:295) (357:357:357))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Controller1\|rx_baud_counter\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1443:1443:1443) (1487:1487:1487))
        (PORT d (90:90:90) (101:101:101))
        (PORT sclr (850:850:850) (911:911:911))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sclr (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Controller1\|rx_baud_tick\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1683:1683:1683) (1475:1475:1475))
        (PORT datab (337:337:337) (397:397:397))
        (PORT datac (237:237:237) (256:256:256))
        (PORT datad (294:294:294) (356:356:356))
        (IOPATH dataa combout (349:349:349) (377:377:377))
        (IOPATH datab combout (354:354:354) (380:380:380))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Controller1\|rx_baud_tick)
    (DELAY
      (ABSOLUTE
        (PORT clk (1443:1443:1443) (1487:1487:1487))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Controller1\|uart_rx_bit\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (2040:2040:2040) (1840:1840:1840))
        (PORT datad (1576:1576:1576) (1414:1414:1414))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Controller1\|uart_rx_data_sr\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1460:1460:1460) (1502:1502:1502))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (1017:1017:1017) (990:990:990))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Controller1\|uart_rx_data_sr\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (2040:2040:2040) (1839:1839:1839))
        (PORT datad (279:279:279) (335:335:335))
        (IOPATH datab combout (384:384:384) (398:398:398))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Controller1\|uart_rx_data_sr\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1460:1460:1460) (1502:1502:1502))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (1017:1017:1017) (990:990:990))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Controller1\|uart_rx_filter\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (340:340:340) (408:408:408))
        (PORT datab (2043:2043:2043) (1843:1843:1843))
        (PORT datad (288:288:288) (347:347:347))
        (IOPATH dataa combout (420:420:420) (371:371:371))
        (IOPATH datab combout (423:423:423) (451:451:451))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Controller1\|uart_rx_filter\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1460:1460:1460) (1502:1502:1502))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (1017:1017:1017) (990:990:990))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Controller1\|uart_rx_filter\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (339:339:339) (406:406:406))
        (PORT datab (328:328:328) (386:386:386))
        (PORT datac (284:284:284) (350:350:350))
        (PORT datad (1578:1578:1578) (1417:1417:1417))
        (IOPATH dataa combout (428:428:428) (450:450:450))
        (IOPATH datab combout (384:384:384) (398:398:398))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Controller1\|uart_rx_filter\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (2044:2044:2044) (1843:1843:1843))
        (PORT datad (227:227:227) (234:234:234))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Controller1\|uart_rx_filter\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1460:1460:1460) (1502:1502:1502))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Controller1\|uart_rx_bit\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (342:342:342) (410:410:410))
        (PORT datab (329:329:329) (387:387:387))
        (PORT datad (1999:1999:1999) (1803:1803:1803))
        (IOPATH dataa combout (420:420:420) (425:425:425))
        (IOPATH datab combout (423:423:423) (425:425:425))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Controller1\|uart_rx_bit)
    (DELAY
      (ABSOLUTE
        (PORT clk (1460:1460:1460) (1502:1502:1502))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (1017:1017:1017) (990:990:990))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Controller1\|uart_rx_data_vec\~8)
    (DELAY
      (ABSOLUTE
        (PORT datac (1587:1587:1587) (1425:1425:1425))
        (PORT datad (1228:1228:1228) (1111:1111:1111))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Controller1\|uart_rx_count\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1632:1632:1632) (1464:1464:1464))
        (IOPATH dataa combout (428:428:428) (450:450:450))
        (IOPATH datac combout (415:415:415) (429:429:429))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Controller1\|uart_rx_count\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1441:1441:1441) (1486:1486:1486))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (1034:1034:1034) (1005:1005:1005))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Controller1\|uart_rx_count\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (337:337:337) (403:403:403))
        (IOPATH dataa combout (435:435:435) (444:444:444))
        (IOPATH datac combout (415:415:415) (429:429:429))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Controller1\|uart_rx_count\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1441:1441:1441) (1486:1486:1486))
        (PORT d (90:90:90) (101:101:101))
        (PORT sclr (2213:2213:2213) (2097:2097:2097))
        (PORT ena (1034:1034:1034) (1005:1005:1005))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sclr (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Controller1\|uart_rx_count\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (341:341:341) (408:408:408))
        (PORT datad (286:286:286) (345:345:345))
        (IOPATH dataa combout (375:375:375) (392:392:392))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Controller1\|uart_rx_count\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1441:1441:1441) (1486:1486:1486))
        (PORT d (90:90:90) (101:101:101))
        (PORT sclr (2213:2213:2213) (2097:2097:2097))
        (PORT ena (1034:1034:1034) (1005:1005:1005))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sclr (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Controller1\|uart_rx_state\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1268:1268:1268) (1153:1153:1153))
        (PORT datab (1337:1337:1337) (1177:1177:1177))
        (PORT datac (239:239:239) (260:260:260))
        (PORT datad (301:301:301) (357:357:357))
        (IOPATH dataa combout (394:394:394) (400:400:400))
        (IOPATH datab combout (400:400:400) (391:391:391))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Controller1\|uart_rx_state\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1634:1634:1634) (1466:1466:1466))
        (PORT datab (284:284:284) (297:297:297))
        (PORT datad (245:245:245) (260:260:260))
        (IOPATH dataa combout (350:350:350) (377:377:377))
        (IOPATH datab combout (354:354:354) (380:380:380))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Controller1\|uart_rx_state\.rx_get_start_bit)
    (DELAY
      (ABSOLUTE
        (PORT clk (1441:1441:1441) (1486:1486:1486))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Controller1\|uart_rx_bit_spacing\~3)
    (DELAY
      (ABSOLUTE
        (PORT datad (914:914:914) (842:842:842))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Controller1\|uart_rx_bit_spacing\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1440:1440:1440) (1486:1486:1486))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (1338:1338:1338) (1283:1283:1283))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Controller1\|uart_rx_bit_spacing\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (339:339:339) (405:405:405))
        (PORT datab (299:299:299) (309:309:309))
        (PORT datad (914:914:914) (842:842:842))
        (IOPATH dataa combout (375:375:375) (371:371:371))
        (IOPATH datab combout (384:384:384) (386:386:386))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Controller1\|uart_rx_bit_spacing\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1440:1440:1440) (1486:1486:1486))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (1338:1338:1338) (1283:1283:1283))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Controller1\|Add3\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (284:284:284) (350:350:350))
        (PORT datad (296:296:296) (360:360:360))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Controller1\|uart_rx_bit_spacing\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (283:283:283) (299:299:299))
        (PORT datab (303:303:303) (314:314:314))
        (PORT datad (918:918:918) (846:846:846))
        (IOPATH dataa combout (375:375:375) (371:371:371))
        (IOPATH datab combout (384:384:384) (386:386:386))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Controller1\|uart_rx_bit_spacing\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1440:1440:1440) (1486:1486:1486))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (1338:1338:1338) (1283:1283:1283))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Controller1\|uart_rx_bit_spacing\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (282:282:282) (298:298:298))
        (PORT datab (328:328:328) (386:386:386))
        (PORT datad (916:916:916) (844:844:844))
        (IOPATH dataa combout (374:374:374) (392:392:392))
        (IOPATH datab combout (384:384:384) (398:398:398))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Controller1\|uart_rx_bit_spacing\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1440:1440:1440) (1486:1486:1486))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (1338:1338:1338) (1283:1283:1283))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Controller1\|uart_rx_bit_tick\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (337:337:337) (403:403:403))
        (PORT datab (330:330:330) (387:387:387))
        (PORT datac (283:283:283) (349:349:349))
        (PORT datad (278:278:278) (333:333:333))
        (IOPATH dataa combout (351:351:351) (371:371:371))
        (IOPATH datab combout (357:357:357) (380:380:380))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Controller1\|uart_rx_bit_tick\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (1337:1337:1337) (1177:1177:1177))
        (PORT datad (837:837:837) (717:717:717))
        (IOPATH datab combout (380:380:380) (380:380:380))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Controller1\|uart_rx_bit_tick)
    (DELAY
      (ABSOLUTE
        (PORT clk (1441:1441:1441) (1486:1486:1486))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Controller1\|uart_rx_state\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (329:329:329) (392:392:392))
        (PORT datab (334:334:334) (394:394:394))
        (PORT datac (294:294:294) (365:365:365))
        (PORT datad (284:284:284) (343:343:343))
        (IOPATH dataa combout (351:351:351) (371:371:371))
        (IOPATH datab combout (357:357:357) (380:380:380))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Controller1\|uart_rx_state\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (279:279:279) (294:294:294))
        (PORT datad (287:287:287) (348:348:348))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Controller1\|uart_rx_state\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1636:1636:1636) (1468:1468:1468))
        (PORT datab (283:283:283) (296:296:296))
        (PORT datad (228:228:228) (235:235:235))
        (IOPATH dataa combout (374:374:374) (392:392:392))
        (IOPATH datab combout (423:423:423) (451:451:451))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Controller1\|uart_rx_state\.rx_get_stop_bit)
    (DELAY
      (ABSOLUTE
        (PORT clk (1441:1441:1441) (1486:1486:1486))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Controller1\|uart_rx_data_out_stb\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1267:1267:1267) (1153:1153:1153))
        (PORT datab (336:336:336) (396:396:396))
        (PORT datac (276:276:276) (338:338:338))
        (IOPATH dataa combout (414:414:414) (444:444:444))
        (IOPATH datab combout (423:423:423) (380:380:380))
        (IOPATH datac combout (305:305:305) (285:285:285))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Controller1\|uart_rx_state\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (330:330:330) (392:392:392))
        (PORT datab (282:282:282) (295:295:295))
        (PORT datac (1584:1584:1584) (1421:1421:1421))
        (PORT datad (238:238:238) (251:251:251))
        (IOPATH dataa combout (349:349:349) (377:377:377))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Controller1\|uart_rx_state\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (281:281:281) (297:297:297))
        (PORT datab (281:281:281) (294:294:294))
        (IOPATH dataa combout (408:408:408) (425:425:425))
        (IOPATH datab combout (415:415:415) (431:431:431))
        (IOPATH datac combout (415:415:415) (429:429:429))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Controller1\|uart_rx_state\.rx_get_data)
    (DELAY
      (ABSOLUTE
        (PORT clk (1441:1441:1441) (1486:1486:1486))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Controller1\|uart_rx_data_vec\[1\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (329:329:329) (392:392:392))
        (PORT datab (333:333:333) (393:393:393))
        (PORT datac (1591:1591:1591) (1428:1428:1428))
        (IOPATH dataa combout (408:408:408) (425:425:425))
        (IOPATH datab combout (415:415:415) (425:425:425))
        (IOPATH datac combout (305:305:305) (285:285:285))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Controller1\|uart_rx_data_vec\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1441:1441:1441) (1486:1486:1486))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (1034:1034:1034) (1005:1005:1005))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Controller1\|uart_rx_data_vec\~7)
    (DELAY
      (ABSOLUTE
        (PORT datac (1886:1886:1886) (1680:1680:1680))
        (PORT datad (1294:1294:1294) (1163:1163:1163))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Controller1\|uart_rx_data_vec\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1476:1476:1476) (1517:1517:1517))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (1899:1899:1899) (1689:1689:1689))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Controller1\|uart_rx_data_vec\~6)
    (DELAY
      (ABSOLUTE
        (PORT datac (1886:1886:1886) (1679:1679:1679))
        (PORT datad (310:310:310) (371:371:371))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Controller1\|uart_rx_data_vec\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1476:1476:1476) (1517:1517:1517))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (1899:1899:1899) (1689:1689:1689))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Controller1\|uart_rx_data_vec\~5)
    (DELAY
      (ABSOLUTE
        (PORT datab (376:376:376) (434:434:434))
        (PORT datac (1884:1884:1884) (1677:1677:1677))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datac combout (301:301:301) (283:283:283))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Controller1\|uart_rx_data_vec\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1476:1476:1476) (1517:1517:1517))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (1899:1899:1899) (1689:1689:1689))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Controller1\|uart_rx_data_vec\~4)
    (DELAY
      (ABSOLUTE
        (PORT datac (1885:1885:1885) (1678:1678:1678))
        (PORT datad (307:307:307) (366:366:366))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Controller1\|uart_rx_data_vec\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1476:1476:1476) (1517:1517:1517))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (1899:1899:1899) (1689:1689:1689))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Controller1\|uart_rx_data_vec\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (344:344:344) (404:404:404))
        (PORT datac (1885:1885:1885) (1678:1678:1678))
        (IOPATH dataa combout (435:435:435) (425:425:425))
        (IOPATH datac combout (301:301:301) (283:283:283))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Controller1\|uart_rx_data_vec\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1476:1476:1476) (1517:1517:1517))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (1899:1899:1899) (1689:1689:1689))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FLASHMEM_Controller1\|shift_reg_idx\[0\]\~33)
    (DELAY
      (ABSOLUTE
        (PORT datab (337:337:337) (392:392:392))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datab cout (497:497:497) (381:381:381))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FLASHMEM_Controller1\|shift_reg_idx\[4\]\~46)
    (DELAY
      (ABSOLUTE
        (PORT datab (338:338:338) (393:393:393))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datab cout (497:497:497) (381:381:381))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FLASHMEM_Controller1\|shift_reg_idx\[5\]\~48)
    (DELAY
      (ABSOLUTE
        (PORT dataa (341:341:341) (401:401:401))
        (IOPATH dataa combout (414:414:414) (444:444:444))
        (IOPATH dataa cout (486:486:486) (375:375:375))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FLASHMEM_Controller1\|shift_reg_idx\[6\]\~50)
    (DELAY
      (ABSOLUTE
        (PORT dataa (341:341:341) (401:401:401))
        (IOPATH dataa combout (435:435:435) (425:425:425))
        (IOPATH dataa cout (486:486:486) (375:375:375))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FLASHMEM_Controller1\|shift_reg_idx\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1471:1471:1471) (1508:1508:1508))
        (PORT d (90:90:90) (101:101:101))
        (PORT sclr (1493:1493:1493) (1427:1427:1427))
        (PORT ena (1665:1665:1665) (1511:1511:1511))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sclr (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FLASHMEM_Controller1\|shift_reg_idx\[7\]\~52)
    (DELAY
      (ABSOLUTE
        (PORT datab (339:339:339) (394:394:394))
        (IOPATH datab combout (423:423:423) (451:451:451))
        (IOPATH datab cout (497:497:497) (381:381:381))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FLASHMEM_Controller1\|shift_reg_idx\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1471:1471:1471) (1508:1508:1508))
        (PORT d (90:90:90) (101:101:101))
        (PORT sclr (1493:1493:1493) (1427:1427:1427))
        (PORT ena (1665:1665:1665) (1511:1511:1511))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sclr (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FLASHMEM_Controller1\|shift_reg_idx\[8\]\~54)
    (DELAY
      (ABSOLUTE
        (PORT datab (339:339:339) (394:394:394))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datab cout (497:497:497) (381:381:381))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FLASHMEM_Controller1\|shift_reg_idx\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1471:1471:1471) (1508:1508:1508))
        (PORT d (90:90:90) (101:101:101))
        (PORT sclr (1493:1493:1493) (1427:1427:1427))
        (PORT ena (1665:1665:1665) (1511:1511:1511))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sclr (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FLASHMEM_Controller1\|shift_reg_idx\[9\]\~56)
    (DELAY
      (ABSOLUTE
        (PORT datab (339:339:339) (394:394:394))
        (IOPATH datab combout (423:423:423) (451:451:451))
        (IOPATH datab cout (497:497:497) (381:381:381))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FLASHMEM_Controller1\|shift_reg_idx\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1471:1471:1471) (1508:1508:1508))
        (PORT d (90:90:90) (101:101:101))
        (PORT sclr (1493:1493:1493) (1427:1427:1427))
        (PORT ena (1665:1665:1665) (1511:1511:1511))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sclr (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FLASHMEM_Controller1\|shift_reg_idx\[10\]\~58)
    (DELAY
      (ABSOLUTE
        (PORT datab (339:339:339) (394:394:394))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datab cout (497:497:497) (381:381:381))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FLASHMEM_Controller1\|shift_reg_idx\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1471:1471:1471) (1508:1508:1508))
        (PORT d (90:90:90) (101:101:101))
        (PORT sclr (1493:1493:1493) (1427:1427:1427))
        (PORT ena (1665:1665:1665) (1511:1511:1511))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sclr (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FLASHMEM_Controller1\|shift_reg_idx\[11\]\~60)
    (DELAY
      (ABSOLUTE
        (PORT dataa (341:341:341) (401:401:401))
        (IOPATH dataa combout (414:414:414) (444:444:444))
        (IOPATH dataa cout (486:486:486) (375:375:375))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FLASHMEM_Controller1\|shift_reg_idx\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1471:1471:1471) (1508:1508:1508))
        (PORT d (90:90:90) (101:101:101))
        (PORT sclr (1493:1493:1493) (1427:1427:1427))
        (PORT ena (1665:1665:1665) (1511:1511:1511))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sclr (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FLASHMEM_Controller1\|shift_reg_idx\[12\]\~62)
    (DELAY
      (ABSOLUTE
        (PORT datab (339:339:339) (394:394:394))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datab cout (497:497:497) (381:381:381))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FLASHMEM_Controller1\|shift_reg_idx\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1471:1471:1471) (1508:1508:1508))
        (PORT d (90:90:90) (101:101:101))
        (PORT sclr (1493:1493:1493) (1427:1427:1427))
        (PORT ena (1665:1665:1665) (1511:1511:1511))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sclr (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FLASHMEM_Controller1\|shift_reg_idx\[13\]\~64)
    (DELAY
      (ABSOLUTE
        (PORT dataa (341:341:341) (400:400:400))
        (IOPATH dataa combout (414:414:414) (444:444:444))
        (IOPATH dataa cout (486:486:486) (375:375:375))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FLASHMEM_Controller1\|shift_reg_idx\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1471:1471:1471) (1508:1508:1508))
        (PORT d (90:90:90) (101:101:101))
        (PORT sclr (1493:1493:1493) (1427:1427:1427))
        (PORT ena (1665:1665:1665) (1511:1511:1511))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sclr (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FLASHMEM_Controller1\|shift_reg_idx\[14\]\~66)
    (DELAY
      (ABSOLUTE
        (PORT datab (338:338:338) (393:393:393))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datab cout (497:497:497) (381:381:381))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FLASHMEM_Controller1\|shift_reg_idx\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1471:1471:1471) (1508:1508:1508))
        (PORT d (90:90:90) (101:101:101))
        (PORT sclr (1493:1493:1493) (1427:1427:1427))
        (PORT ena (1665:1665:1665) (1511:1511:1511))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sclr (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FLASHMEM_Controller1\|shift_reg_idx\[15\]\~68)
    (DELAY
      (ABSOLUTE
        (PORT dataa (340:340:340) (400:400:400))
        (IOPATH dataa combout (414:414:414) (444:444:444))
        (IOPATH dataa cout (486:486:486) (375:375:375))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FLASHMEM_Controller1\|shift_reg_idx\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1471:1471:1471) (1508:1508:1508))
        (PORT d (90:90:90) (101:101:101))
        (PORT sclr (1493:1493:1493) (1427:1427:1427))
        (PORT ena (1665:1665:1665) (1511:1511:1511))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sclr (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FLASHMEM_Controller1\|shift_reg_idx\[16\]\~70)
    (DELAY
      (ABSOLUTE
        (PORT datab (338:338:338) (393:393:393))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datab cout (497:497:497) (381:381:381))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FLASHMEM_Controller1\|shift_reg_idx\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1468:1468:1468) (1505:1505:1505))
        (PORT d (90:90:90) (101:101:101))
        (PORT sclr (1448:1448:1448) (1380:1380:1380))
        (PORT ena (1632:1632:1632) (1486:1486:1486))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sclr (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FLASHMEM_Controller1\|shift_reg_idx\[17\]\~72)
    (DELAY
      (ABSOLUTE
        (PORT datab (338:338:338) (393:393:393))
        (IOPATH datab combout (423:423:423) (451:451:451))
        (IOPATH datab cout (497:497:497) (381:381:381))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FLASHMEM_Controller1\|shift_reg_idx\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1468:1468:1468) (1505:1505:1505))
        (PORT d (90:90:90) (101:101:101))
        (PORT sclr (1448:1448:1448) (1380:1380:1380))
        (PORT ena (1632:1632:1632) (1486:1486:1486))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sclr (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FLASHMEM_Controller1\|shift_reg_idx\[18\]\~74)
    (DELAY
      (ABSOLUTE
        (PORT datab (339:339:339) (393:393:393))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datab cout (497:497:497) (381:381:381))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FLASHMEM_Controller1\|shift_reg_idx\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1468:1468:1468) (1505:1505:1505))
        (PORT d (90:90:90) (101:101:101))
        (PORT sclr (1448:1448:1448) (1380:1380:1380))
        (PORT ena (1632:1632:1632) (1486:1486:1486))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sclr (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FLASHMEM_Controller1\|shift_reg_idx\[19\]\~76)
    (DELAY
      (ABSOLUTE
        (PORT dataa (341:341:341) (401:401:401))
        (IOPATH dataa combout (414:414:414) (444:444:444))
        (IOPATH dataa cout (486:486:486) (375:375:375))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FLASHMEM_Controller1\|shift_reg_idx\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1468:1468:1468) (1505:1505:1505))
        (PORT d (90:90:90) (101:101:101))
        (PORT sclr (1448:1448:1448) (1380:1380:1380))
        (PORT ena (1632:1632:1632) (1486:1486:1486))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sclr (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FLASHMEM_Controller1\|shift_reg_idx\[20\]\~78)
    (DELAY
      (ABSOLUTE
        (PORT datab (339:339:339) (394:394:394))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datab cout (497:497:497) (381:381:381))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FLASHMEM_Controller1\|shift_reg_idx\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1468:1468:1468) (1505:1505:1505))
        (PORT d (90:90:90) (101:101:101))
        (PORT sclr (1448:1448:1448) (1380:1380:1380))
        (PORT ena (1632:1632:1632) (1486:1486:1486))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sclr (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FLASHMEM_Controller1\|shift_reg_idx\[21\]\~80)
    (DELAY
      (ABSOLUTE
        (PORT dataa (342:342:342) (402:402:402))
        (IOPATH dataa combout (414:414:414) (444:444:444))
        (IOPATH dataa cout (486:486:486) (375:375:375))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FLASHMEM_Controller1\|shift_reg_idx\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1468:1468:1468) (1505:1505:1505))
        (PORT d (90:90:90) (101:101:101))
        (PORT sclr (1448:1448:1448) (1380:1380:1380))
        (PORT ena (1632:1632:1632) (1486:1486:1486))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sclr (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FLASHMEM_Controller1\|shift_reg_idx\[22\]\~82)
    (DELAY
      (ABSOLUTE
        (PORT dataa (342:342:342) (402:402:402))
        (IOPATH dataa combout (435:435:435) (425:425:425))
        (IOPATH dataa cout (486:486:486) (375:375:375))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FLASHMEM_Controller1\|shift_reg_idx\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1468:1468:1468) (1505:1505:1505))
        (PORT d (90:90:90) (101:101:101))
        (PORT sclr (1448:1448:1448) (1380:1380:1380))
        (PORT ena (1632:1632:1632) (1486:1486:1486))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sclr (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FLASHMEM_Controller1\|shift_reg_idx\[23\]\~84)
    (DELAY
      (ABSOLUTE
        (PORT datab (340:340:340) (395:395:395))
        (IOPATH datab combout (423:423:423) (451:451:451))
        (IOPATH datab cout (497:497:497) (381:381:381))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FLASHMEM_Controller1\|shift_reg_idx\[23\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1468:1468:1468) (1505:1505:1505))
        (PORT d (90:90:90) (101:101:101))
        (PORT sclr (1448:1448:1448) (1380:1380:1380))
        (PORT ena (1632:1632:1632) (1486:1486:1486))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sclr (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FLASHMEM_Controller1\|shift_reg_idx\[24\]\~86)
    (DELAY
      (ABSOLUTE
        (PORT datab (340:340:340) (395:395:395))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datab cout (497:497:497) (381:381:381))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FLASHMEM_Controller1\|shift_reg_idx\[24\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1468:1468:1468) (1505:1505:1505))
        (PORT d (90:90:90) (101:101:101))
        (PORT sclr (1448:1448:1448) (1380:1380:1380))
        (PORT ena (1632:1632:1632) (1486:1486:1486))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sclr (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FLASHMEM_Controller1\|shift_reg_idx\[25\]\~88)
    (DELAY
      (ABSOLUTE
        (PORT datab (340:340:340) (395:395:395))
        (IOPATH datab combout (423:423:423) (451:451:451))
        (IOPATH datab cout (497:497:497) (381:381:381))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FLASHMEM_Controller1\|shift_reg_idx\[25\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1468:1468:1468) (1505:1505:1505))
        (PORT d (90:90:90) (101:101:101))
        (PORT sclr (1448:1448:1448) (1380:1380:1380))
        (PORT ena (1632:1632:1632) (1486:1486:1486))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sclr (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FLASHMEM_Controller1\|shift_reg_idx\[26\]\~90)
    (DELAY
      (ABSOLUTE
        (PORT datab (340:340:340) (395:395:395))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datab cout (497:497:497) (381:381:381))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FLASHMEM_Controller1\|shift_reg_idx\[26\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1468:1468:1468) (1505:1505:1505))
        (PORT d (90:90:90) (101:101:101))
        (PORT sclr (1448:1448:1448) (1380:1380:1380))
        (PORT ena (1632:1632:1632) (1486:1486:1486))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sclr (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FLASHMEM_Controller1\|shift_reg_idx\[27\]\~92)
    (DELAY
      (ABSOLUTE
        (PORT dataa (342:342:342) (402:402:402))
        (IOPATH dataa combout (414:414:414) (444:444:444))
        (IOPATH dataa cout (486:486:486) (375:375:375))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FLASHMEM_Controller1\|shift_reg_idx\[27\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1468:1468:1468) (1505:1505:1505))
        (PORT d (90:90:90) (101:101:101))
        (PORT sclr (1448:1448:1448) (1380:1380:1380))
        (PORT ena (1632:1632:1632) (1486:1486:1486))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sclr (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FLASHMEM_Controller1\|shift_reg_idx\[28\]\~94)
    (DELAY
      (ABSOLUTE
        (PORT datab (340:340:340) (395:395:395))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datab cout (497:497:497) (381:381:381))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FLASHMEM_Controller1\|shift_reg_idx\[28\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1468:1468:1468) (1505:1505:1505))
        (PORT d (90:90:90) (101:101:101))
        (PORT sclr (1448:1448:1448) (1380:1380:1380))
        (PORT ena (1632:1632:1632) (1486:1486:1486))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sclr (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FLASHMEM_Controller1\|shift_reg_idx\[29\]\~96)
    (DELAY
      (ABSOLUTE
        (PORT dataa (342:342:342) (402:402:402))
        (IOPATH dataa combout (414:414:414) (444:444:444))
        (IOPATH dataa cout (486:486:486) (375:375:375))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FLASHMEM_Controller1\|shift_reg_idx\[29\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1468:1468:1468) (1505:1505:1505))
        (PORT d (90:90:90) (101:101:101))
        (PORT sclr (1448:1448:1448) (1380:1380:1380))
        (PORT ena (1632:1632:1632) (1486:1486:1486))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sclr (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FLASHMEM_Controller1\|shift_reg_idx\[30\]\~98)
    (DELAY
      (ABSOLUTE
        (PORT datab (339:339:339) (394:394:394))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datab cout (497:497:497) (381:381:381))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FLASHMEM_Controller1\|shift_reg_idx\[30\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1468:1468:1468) (1505:1505:1505))
        (PORT d (90:90:90) (101:101:101))
        (PORT sclr (1448:1448:1448) (1380:1380:1380))
        (PORT ena (1632:1632:1632) (1486:1486:1486))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sclr (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FLASHMEM_Controller1\|shift_reg_idx\[31\]\~100)
    (DELAY
      (ABSOLUTE
        (PORT dataa (343:343:343) (403:403:403))
        (IOPATH dataa combout (435:435:435) (444:444:444))
        (IOPATH cin combout (549:549:549) (519:519:519))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FLASHMEM_Controller1\|shift_reg_idx\[31\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1468:1468:1468) (1505:1505:1505))
        (PORT d (90:90:90) (101:101:101))
        (PORT sclr (1448:1448:1448) (1380:1380:1380))
        (PORT ena (1632:1632:1632) (1486:1486:1486))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sclr (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FLASHMEM_Controller1\|main_proc\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (617:617:617) (575:575:575))
        (PORT datab (838:838:838) (734:734:734))
        (PORT datac (770:770:770) (683:683:683))
        (PORT datad (805:805:805) (704:704:704))
        (IOPATH dataa combout (404:404:404) (450:450:450))
        (IOPATH datab combout (406:406:406) (453:453:453))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FLASHMEM_Controller1\|main_proc\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (903:903:903) (772:772:772))
        (PORT datab (609:609:609) (564:564:564))
        (PORT datac (560:560:560) (532:532:532))
        (PORT datad (827:827:827) (709:709:709))
        (IOPATH dataa combout (404:404:404) (450:450:450))
        (IOPATH datab combout (406:406:406) (453:453:453))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FLASHMEM_Controller1\|main_proc\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1320:1320:1320) (1203:1203:1203))
        (PORT datab (1058:1058:1058) (1001:1001:1001))
        (PORT datac (905:905:905) (828:828:828))
        (PORT datad (1041:1041:1041) (990:990:990))
        (IOPATH dataa combout (349:349:349) (371:371:371))
        (IOPATH datab combout (354:354:354) (380:380:380))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FLASHMEM_Controller1\|main_proc\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (818:818:818) (727:727:727))
        (PORT datab (552:552:552) (541:541:541))
        (PORT datac (559:559:559) (535:535:535))
        (PORT datad (547:547:547) (523:523:523))
        (IOPATH dataa combout (404:404:404) (450:450:450))
        (IOPATH datab combout (406:406:406) (453:453:453))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FLASHMEM_Controller1\|main_proc\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (555:555:555) (545:545:545))
        (PORT datab (814:814:814) (716:716:716))
        (PORT datac (811:811:811) (703:703:703))
        (PORT datad (513:513:513) (499:499:499))
        (IOPATH dataa combout (404:404:404) (450:450:450))
        (IOPATH datab combout (406:406:406) (453:453:453))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FLASHMEM_Controller1\|main_proc\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (272:272:272) (284:284:284))
        (PORT datab (1204:1204:1204) (971:971:971))
        (PORT datac (778:778:778) (662:662:662))
        (PORT datad (226:226:226) (233:233:233))
        (IOPATH dataa combout (351:351:351) (371:371:371))
        (IOPATH datab combout (357:357:357) (380:380:380))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FLASHMEM_Controller1\|main_proc\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (849:849:849) (753:753:753))
        (PORT datab (609:609:609) (567:567:567))
        (PORT datac (775:775:775) (688:688:688))
        (PORT datad (547:547:547) (523:523:523))
        (IOPATH dataa combout (404:404:404) (450:450:450))
        (IOPATH datab combout (406:406:406) (453:453:453))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FLASHMEM_Controller1\|main_proc\~7)
    (DELAY
      (ABSOLUTE
        (PORT datab (277:277:277) (287:287:287))
        (PORT datac (232:232:232) (250:250:250))
        (PORT datad (233:233:233) (243:243:243))
        (IOPATH datab combout (380:380:380) (380:380:380))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FLASHMEM_Controller1\|trans_state\.s_trans_null\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (308:308:308) (374:374:374))
        (IOPATH datac combout (301:301:301) (283:283:283))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FLASHMEM_Controller1\|trans_state\.s_trans_opcode\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (564:564:564) (567:567:567))
        (IOPATH datac combout (301:301:301) (283:283:283))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FLASHMEM_Controller1\|trans_state\.s_trans_opcode)
    (DELAY
      (ABSOLUTE
        (PORT clk (1463:1463:1463) (1502:1502:1502))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (973:973:973) (946:946:946))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FLASHMEM_Controller1\|Selector38\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1269:1269:1269) (1179:1179:1179))
        (PORT datab (1122:1122:1122) (943:943:943))
        (PORT datac (927:927:927) (864:864:864))
        (PORT datad (1231:1231:1231) (1104:1104:1104))
        (IOPATH dataa combout (394:394:394) (400:400:400))
        (IOPATH datab combout (393:393:393) (431:431:431))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FLASHMEM_Controller1\|Equal2\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1268:1268:1268) (1178:1178:1178))
        (PORT datab (1122:1122:1122) (943:943:943))
        (PORT datac (1216:1216:1216) (1103:1103:1103))
        (IOPATH dataa combout (428:428:428) (449:449:449))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datac combout (305:305:305) (285:285:285))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FLASHMEM_Controller1\|trans_state\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (361:361:361) (429:429:429))
        (PORT datab (1242:1242:1242) (1033:1033:1033))
        (PORT datac (533:533:533) (523:523:523))
        (PORT datad (265:265:265) (279:279:279))
        (IOPATH dataa combout (428:428:428) (449:449:449))
        (IOPATH datab combout (437:437:437) (407:407:407))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FLASHMEM_Controller1\|trans_state\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (606:606:606) (603:603:603))
        (PORT datac (306:306:306) (372:372:372))
        (IOPATH dataa combout (435:435:435) (425:425:425))
        (IOPATH datac combout (301:301:301) (283:283:283))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FLASHMEM_Controller1\|Selector52\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1159:1159:1159) (961:961:961))
        (PORT datab (2050:2050:2050) (1837:1837:1837))
        (PORT datac (342:342:342) (420:420:420))
        (PORT datad (1238:1238:1238) (1122:1122:1122))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (423:423:423) (451:451:451))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Controller1\|uart_rx_data_out_stb\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (244:244:244) (258:258:258))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Controller1\|uart_rx_data_out_stb)
    (DELAY
      (ABSOLUTE
        (PORT clk (1441:1441:1441) (1486:1486:1486))
        (PORT d (90:90:90) (101:101:101))
        (PORT sclr (2213:2213:2213) (2097:2097:2097))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sclr (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FLASHMEM_Controller1\|Selector53\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (567:567:567) (550:550:550))
        (PORT datab (365:365:365) (428:428:428))
        (PORT datac (1568:1568:1568) (1411:1411:1411))
        (PORT datad (1991:1991:1991) (1799:1799:1799))
        (IOPATH dataa combout (435:435:435) (407:407:407))
        (IOPATH datab combout (437:437:437) (407:407:407))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FLASHMEM_Controller1\|Selector53\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (271:271:271) (283:283:283))
        (PORT datab (386:386:386) (456:456:456))
        (PORT datac (1144:1144:1144) (966:966:966))
        (PORT datad (1239:1239:1239) (1123:1123:1123))
        (IOPATH dataa combout (435:435:435) (425:425:425))
        (IOPATH datab combout (380:380:380) (380:380:380))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FLASHMEM_Controller1\|state\.s_idle)
    (DELAY
      (ABSOLUTE
        (PORT clk (1476:1476:1476) (1517:1517:1517))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FLASHMEM_Controller1\|state\.s_wait_reset\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (566:566:566) (549:549:549))
        (PORT datab (1614:1614:1614) (1448:1448:1448))
        (PORT datac (342:342:342) (420:420:420))
        (PORT datad (1238:1238:1238) (1122:1122:1122))
        (IOPATH dataa combout (428:428:428) (449:449:449))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FLASHMEM_Controller1\|Selector50\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (279:279:279) (295:295:295))
        (PORT datab (372:372:372) (436:436:436))
        (PORT datad (1989:1989:1989) (1797:1797:1797))
        (IOPATH dataa combout (375:375:375) (371:371:371))
        (IOPATH datab combout (384:384:384) (386:386:386))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FLASHMEM_Controller1\|state\.s_reset)
    (DELAY
      (ABSOLUTE
        (PORT clk (1476:1476:1476) (1517:1517:1517))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FLASHMEM_Controller1\|state\.s_reset_done\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (289:289:289) (348:348:348))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FLASHMEM_Controller1\|state\.s_reset_done)
    (DELAY
      (ABSOLUTE
        (PORT clk (1476:1476:1476) (1517:1517:1517))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FLASHMEM_Controller1\|state\.s_wait_reset\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (365:365:365) (428:428:428))
        (PORT datad (289:289:289) (348:348:348))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FLASHMEM_Controller1\|state\.s_wait_reset\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (280:280:280) (296:296:296))
        (PORT datab (2052:2052:2052) (1839:1839:1839))
        (PORT datad (229:229:229) (236:236:236))
        (IOPATH dataa combout (349:349:349) (377:377:377))
        (IOPATH datab combout (354:354:354) (380:380:380))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FLASHMEM_Controller1\|state\.s_wait_reset)
    (DELAY
      (ABSOLUTE
        (PORT clk (1476:1476:1476) (1517:1517:1517))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FLASHMEM_Controller1\|Selector47\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (368:368:368) (432:432:432))
        (PORT datad (287:287:287) (346:346:346))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FLASHMEM_Controller1\|reset_done)
    (DELAY
      (ABSOLUTE
        (PORT clk (1476:1476:1476) (1517:1517:1517))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_link_enable\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1343:1343:1343) (1201:1201:1201))
        (PORT datab (906:906:906) (835:835:835))
        (PORT datac (299:299:299) (363:363:363))
        (PORT datad (2932:2932:2932) (2541:2541:2541))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_link_enable\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datab (1939:1939:1939) (1827:1827:1827))
        (IOPATH datab combout (437:437:437) (425:425:425))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_link_enable)
    (DELAY
      (ABSOLUTE
        (PORT clk (1463:1463:1463) (1504:1504:1504))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|fmem_wait_next_state\~36)
    (DELAY
      (ABSOLUTE
        (PORT datab (1395:1395:1395) (1389:1389:1389))
        (PORT datac (931:931:931) (888:888:888))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datac combout (301:301:301) (283:283:283))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|Selector352\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (974:974:974) (926:926:926))
        (PORT datab (327:327:327) (384:384:384))
        (PORT datac (1353:1353:1353) (1357:1357:1357))
        (PORT datad (321:321:321) (395:395:395))
        (IOPATH dataa combout (435:435:435) (425:425:425))
        (IOPATH datab combout (380:380:380) (380:380:380))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|Selector352\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (372:372:372) (446:446:446))
        (PORT datab (2267:2267:2267) (2056:2056:2056))
        (PORT datad (228:228:228) (235:235:235))
        (IOPATH dataa combout (414:414:414) (444:444:444))
        (IOPATH datab combout (423:423:423) (451:451:451))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Link1\|fmem_fsm_jumping)
    (DELAY
      (ABSOLUTE
        (PORT clk (1441:1441:1441) (1487:1487:1487))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (2582:2582:2582) (2390:2390:2390))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|Selector370\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (375:375:375) (449:449:449))
        (PORT datac (2066:2066:2066) (1812:1812:1812))
        (PORT datad (287:287:287) (346:346:346))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|Selector370\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (370:370:370) (444:444:444))
        (PORT datab (278:278:278) (288:288:288))
        (PORT datad (229:229:229) (237:237:237))
        (IOPATH dataa combout (420:420:420) (371:371:371))
        (IOPATH datab combout (423:423:423) (380:380:380))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Link1\|fmem_returned)
    (DELAY
      (ABSOLUTE
        (PORT clk (1441:1441:1441) (1487:1487:1487))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (2582:2582:2582) (2390:2390:2390))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|fmem_write_enable_next_state\~37)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1934:1934:1934) (1759:1759:1759))
        (PORT datab (1402:1402:1402) (1393:1393:1393))
        (PORT datac (924:924:924) (880:880:880))
        (PORT datad (318:318:318) (393:393:393))
        (IOPATH dataa combout (420:420:420) (425:425:425))
        (IOPATH datab combout (415:415:415) (425:425:425))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Link1\|fmem_write_enable_next_state\.s_fmem_erase_sector)
    (DELAY
      (ABSOLUTE
        (PORT clk (1441:1441:1441) (1487:1487:1487))
        (PORT asdata (1351:1351:1351) (1305:1305:1305))
        (PORT ena (1040:1040:1040) (1014:1014:1014))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|fmem_wait_next_state\~40)
    (DELAY
      (ABSOLUTE
        (PORT datac (1202:1202:1202) (1181:1181:1181))
        (PORT datad (1240:1240:1240) (1245:1245:1245))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|fmem_wait_next_state\~37)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1931:1931:1931) (1756:1756:1756))
        (PORT datab (1324:1324:1324) (1258:1258:1258))
        (PORT datac (233:233:233) (252:252:252))
        (PORT datad (249:249:249) (257:257:257))
        (IOPATH dataa combout (435:435:435) (425:425:425))
        (IOPATH datab combout (423:423:423) (451:451:451))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Link1\|fmem_wait_next_state\.s_fmem_erase_sector)
    (DELAY
      (ABSOLUTE
        (PORT clk (1464:1464:1464) (1505:1505:1505))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (1983:1983:1983) (1907:1907:1907))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|state\~63)
    (DELAY
      (ABSOLUTE
        (PORT datab (1376:1376:1376) (1351:1351:1351))
        (PORT datad (280:280:280) (335:335:335))
        (IOPATH datab combout (380:380:380) (380:380:380))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|state\~69)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2545:2545:2545) (2362:2362:2362))
        (PORT datab (1358:1358:1358) (1263:1263:1263))
        (PORT datac (1461:1461:1461) (1192:1192:1192))
        (PORT datad (1837:1837:1837) (1728:1728:1728))
        (IOPATH dataa combout (414:414:414) (444:444:444))
        (IOPATH datab combout (423:423:423) (380:380:380))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|Selector142\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1368:1368:1368) (1295:1295:1295))
        (PORT datab (908:908:908) (777:777:777))
        (PORT datad (1316:1316:1316) (1304:1304:1304))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Link1\|uart_controlling)
    (DELAY
      (ABSOLUTE
        (PORT clk (1466:1466:1466) (1507:1507:1507))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (1713:1713:1713) (1615:1615:1615))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|Selector66\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1770:1770:1770) (1597:1597:1597))
        (PORT datab (2100:2100:2100) (1879:1879:1879))
        (PORT datac (1034:1034:1034) (1014:1014:1014))
        (PORT datad (1343:1343:1343) (1231:1231:1231))
        (IOPATH dataa combout (414:414:414) (444:444:444))
        (IOPATH datab combout (384:384:384) (386:386:386))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Controller1\|uart_rx_data_vec\~2)
    (DELAY
      (ABSOLUTE
        (PORT datac (1885:1885:1885) (1678:1678:1678))
        (PORT datad (306:306:306) (365:365:365))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Controller1\|uart_rx_data_vec\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1476:1476:1476) (1517:1517:1517))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (1899:1899:1899) (1689:1689:1689))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Controller1\|uart_rx_data_vec\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (357:357:357) (423:423:423))
        (PORT datac (1888:1888:1888) (1681:1681:1681))
        (IOPATH dataa combout (435:435:435) (425:425:425))
        (IOPATH datac combout (301:301:301) (283:283:283))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Controller1\|uart_rx_data_vec\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1476:1476:1476) (1517:1517:1517))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (1899:1899:1899) (1689:1689:1689))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|Selector175\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (1613:1613:1613) (1446:1446:1446))
        (PORT datad (1343:1343:1343) (1262:1262:1262))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|carrier_buffer\[0\]\[1\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1354:1354:1354) (1210:1210:1210))
        (PORT datab (1620:1620:1620) (1441:1441:1441))
        (PORT datac (890:890:890) (823:823:823))
        (PORT datad (1287:1287:1287) (1274:1274:1274))
        (IOPATH dataa combout (408:408:408) (425:425:425))
        (IOPATH datab combout (415:415:415) (425:425:425))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|Add0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1631:1631:1631) (1466:1466:1466))
        (IOPATH dataa combout (435:435:435) (425:425:425))
        (IOPATH dataa cout (486:486:486) (375:375:375))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|Add0\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1959:1959:1959) (1718:1718:1718))
        (IOPATH dataa combout (414:414:414) (444:444:444))
        (IOPATH dataa cout (486:486:486) (375:375:375))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|Add0\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1866:1866:1866) (1662:1662:1662))
        (IOPATH dataa combout (435:435:435) (425:425:425))
        (IOPATH dataa cout (486:486:486) (375:375:375))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|Add0\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2016:2016:2016) (1751:1751:1751))
        (IOPATH dataa combout (428:428:428) (450:450:450))
        (IOPATH dataa cout (486:486:486) (375:375:375))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|Add0\~8)
    (DELAY
      (ABSOLUTE
        (PORT datab (1934:1934:1934) (1694:1694:1694))
        (IOPATH datab combout (423:423:423) (398:398:398))
        (IOPATH datab cout (497:497:497) (381:381:381))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|Add0\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1655:1655:1655) (1541:1541:1541))
        (IOPATH dataa combout (428:428:428) (450:450:450))
        (IOPATH dataa cout (486:486:486) (375:375:375))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|Add0\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2003:2003:2003) (1736:1736:1736))
        (IOPATH dataa combout (420:420:420) (400:400:400))
        (IOPATH dataa cout (486:486:486) (375:375:375))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|Add0\~14)
    (DELAY
      (ABSOLUTE
        (PORT datad (1209:1209:1209) (1077:1077:1077))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|carrier_buffer_fill_ctr\[0\]\~34)
    (DELAY
      (ABSOLUTE
        (PORT datab (337:337:337) (392:392:392))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datab cout (497:497:497) (381:381:381))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|Mux326\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1278:1278:1278) (1105:1105:1105))
        (PORT datab (1024:1024:1024) (942:942:942))
        (PORT datad (325:325:325) (393:393:393))
        (IOPATH dataa combout (349:349:349) (371:371:371))
        (IOPATH datab combout (384:384:384) (398:398:398))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|tx_fsm_state\[1\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (936:936:936) (874:874:874))
        (PORT datac (1372:1372:1372) (1264:1264:1264))
        (IOPATH dataa combout (420:420:420) (400:400:400))
        (IOPATH datac combout (305:305:305) (285:285:285))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Link1\|tx_fsm_state\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1444:1444:1444) (1488:1488:1488))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (1034:1034:1034) (1005:1005:1005))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|carrier_buffer_fill_ctr\[15\]\~38)
    (DELAY
      (ABSOLUTE
        (PORT dataa (928:928:928) (865:865:865))
        (PORT datab (410:410:410) (482:482:482))
        (PORT datac (572:572:572) (567:567:567))
        (IOPATH dataa combout (428:428:428) (450:450:450))
        (IOPATH datab combout (423:423:423) (451:451:451))
        (IOPATH datac combout (305:305:305) (285:285:285))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|carrier_buffer_fill_ctr\[15\]\~39)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1715:1715:1715) (1645:1645:1645))
        (PORT datac (1326:1326:1326) (1257:1257:1257))
        (PORT datad (1192:1192:1192) (1019:1019:1019))
        (IOPATH dataa combout (374:374:374) (392:392:392))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|carrier_buffer_fill_ctr\[15\]\~33)
    (DELAY
      (ABSOLUTE
        (PORT dataa (592:592:592) (590:590:590))
        (PORT datad (1294:1294:1294) (1190:1190:1190))
        (IOPATH dataa combout (435:435:435) (425:425:425))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|carrier_buffer_fill_ctr\[15\]\~32)
    (DELAY
      (ABSOLUTE
        (PORT datab (1021:1021:1021) (939:939:939))
        (PORT datad (323:323:323) (391:391:391))
        (IOPATH datab combout (384:384:384) (398:398:398))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|main_proc\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (825:825:825) (702:702:702))
        (PORT datab (795:795:795) (656:656:656))
        (PORT datac (781:781:781) (661:661:661))
        (PORT datad (784:784:784) (631:631:631))
        (IOPATH dataa combout (404:404:404) (450:450:450))
        (IOPATH datab combout (406:406:406) (453:453:453))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|main_proc\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (269:269:269) (280:280:280))
        (PORT datab (267:267:267) (274:274:274))
        (PORT datac (225:225:225) (240:240:240))
        (PORT datad (227:227:227) (234:234:234))
        (IOPATH dataa combout (435:435:435) (407:407:407))
        (IOPATH datab combout (437:437:437) (407:407:407))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|carrier_buffer_fill_ctr\[15\]\~40)
    (DELAY
      (ABSOLUTE
        (PORT dataa (310:310:310) (331:331:331))
        (PORT datab (613:613:613) (604:604:604))
        (PORT datac (1348:1348:1348) (1235:1235:1235))
        (PORT datad (1201:1201:1201) (1051:1051:1051))
        (IOPATH dataa combout (428:428:428) (449:449:449))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|carrier_buffer_fill_ctr\[0\]\~41)
    (DELAY
      (ABSOLUTE
        (PORT dataa (278:278:278) (291:291:291))
        (PORT datab (1106:1106:1106) (899:899:899))
        (PORT datac (1229:1229:1229) (1056:1056:1056))
        (PORT datad (555:555:555) (535:535:535))
        (IOPATH dataa combout (350:350:350) (371:371:371))
        (IOPATH datab combout (354:354:354) (380:380:380))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|carrier_buffer_fill_ctr\[0\]\~42)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1279:1279:1279) (1112:1112:1112))
        (PORT datac (578:578:578) (562:562:562))
        (IOPATH dataa combout (420:420:420) (400:400:400))
        (IOPATH datac combout (305:305:305) (285:285:285))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Link1\|carrier_buffer_fill_ctr\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1454:1454:1454) (1493:1493:1493))
        (PORT d (90:90:90) (101:101:101))
        (PORT asdata (1955:1955:1955) (1739:1739:1739))
        (PORT sload (1606:1606:1606) (1541:1541:1541))
        (PORT ena (1946:1946:1946) (1759:1759:1759))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sload (posedge clk) (195:195:195))
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|carrier_buffer_fill_ctr\[1\]\~36)
    (DELAY
      (ABSOLUTE
        (PORT datab (337:337:337) (392:392:392))
        (IOPATH datab combout (423:423:423) (451:451:451))
        (IOPATH datab cout (497:497:497) (381:381:381))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Link1\|carrier_buffer_fill_ctr\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1454:1454:1454) (1493:1493:1493))
        (PORT d (90:90:90) (101:101:101))
        (PORT asdata (1470:1470:1470) (1409:1409:1409))
        (PORT sload (1606:1606:1606) (1541:1541:1541))
        (PORT ena (1946:1946:1946) (1759:1759:1759))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sload (posedge clk) (195:195:195))
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|Equal6\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (1323:1323:1323) (1194:1194:1194))
        (PORT datad (1294:1294:1294) (1188:1188:1188))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|carrier_buffer_fill_ctr\[2\]\~43)
    (DELAY
      (ABSOLUTE
        (PORT datab (338:338:338) (393:393:393))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datab cout (497:497:497) (381:381:381))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Link1\|carrier_buffer_fill_ctr\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1454:1454:1454) (1493:1493:1493))
        (PORT d (90:90:90) (101:101:101))
        (PORT asdata (1471:1471:1471) (1411:1411:1411))
        (PORT sload (1606:1606:1606) (1541:1541:1541))
        (PORT ena (1946:1946:1946) (1759:1759:1759))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sload (posedge clk) (195:195:195))
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|carrier_buffer_fill_ctr\[3\]\~45)
    (DELAY
      (ABSOLUTE
        (PORT dataa (341:341:341) (400:400:400))
        (IOPATH dataa combout (414:414:414) (444:444:444))
        (IOPATH dataa cout (486:486:486) (375:375:375))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Link1\|carrier_buffer_fill_ctr\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1454:1454:1454) (1493:1493:1493))
        (PORT d (90:90:90) (101:101:101))
        (PORT asdata (1472:1472:1472) (1412:1412:1412))
        (PORT sload (1606:1606:1606) (1541:1541:1541))
        (PORT ena (1946:1946:1946) (1759:1759:1759))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sload (posedge clk) (195:195:195))
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|carrier_buffer_fill_ctr\[4\]\~47)
    (DELAY
      (ABSOLUTE
        (PORT datab (338:338:338) (393:393:393))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datab cout (497:497:497) (381:381:381))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Link1\|carrier_buffer_fill_ctr\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1454:1454:1454) (1493:1493:1493))
        (PORT d (90:90:90) (101:101:101))
        (PORT asdata (1474:1474:1474) (1413:1413:1413))
        (PORT sload (1606:1606:1606) (1541:1541:1541))
        (PORT ena (1946:1946:1946) (1759:1759:1759))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sload (posedge clk) (195:195:195))
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|carrier_buffer_fill_ctr\[5\]\~49)
    (DELAY
      (ABSOLUTE
        (PORT dataa (341:341:341) (401:401:401))
        (IOPATH dataa combout (414:414:414) (444:444:444))
        (IOPATH dataa cout (486:486:486) (375:375:375))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Link1\|carrier_buffer_fill_ctr\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1454:1454:1454) (1493:1493:1493))
        (PORT d (90:90:90) (101:101:101))
        (PORT asdata (1475:1475:1475) (1414:1414:1414))
        (PORT sload (1606:1606:1606) (1541:1541:1541))
        (PORT ena (1946:1946:1946) (1759:1759:1759))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sload (posedge clk) (195:195:195))
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|carrier_buffer_fill_ctr\[6\]\~51)
    (DELAY
      (ABSOLUTE
        (PORT dataa (341:341:341) (401:401:401))
        (IOPATH dataa combout (435:435:435) (425:425:425))
        (IOPATH dataa cout (486:486:486) (375:375:375))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Link1\|carrier_buffer_fill_ctr\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1454:1454:1454) (1493:1493:1493))
        (PORT d (90:90:90) (101:101:101))
        (PORT asdata (1476:1476:1476) (1415:1415:1415))
        (PORT sload (1606:1606:1606) (1541:1541:1541))
        (PORT ena (1946:1946:1946) (1759:1759:1759))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sload (posedge clk) (195:195:195))
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|carrier_buffer_fill_ctr\[7\]\~53)
    (DELAY
      (ABSOLUTE
        (PORT datab (339:339:339) (394:394:394))
        (IOPATH datab combout (423:423:423) (451:451:451))
        (IOPATH datab cout (497:497:497) (381:381:381))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Link1\|carrier_buffer_fill_ctr\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1454:1454:1454) (1493:1493:1493))
        (PORT d (90:90:90) (101:101:101))
        (PORT asdata (1477:1477:1477) (1417:1417:1417))
        (PORT sload (1606:1606:1606) (1541:1541:1541))
        (PORT ena (1946:1946:1946) (1759:1759:1759))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sload (posedge clk) (195:195:195))
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|carrier_buffer_fill_ctr\[8\]\~55)
    (DELAY
      (ABSOLUTE
        (PORT datab (339:339:339) (394:394:394))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datab cout (497:497:497) (381:381:381))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Link1\|carrier_buffer_fill_ctr\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1454:1454:1454) (1493:1493:1493))
        (PORT d (90:90:90) (101:101:101))
        (PORT asdata (1480:1480:1480) (1420:1420:1420))
        (PORT sload (1606:1606:1606) (1541:1541:1541))
        (PORT ena (1946:1946:1946) (1759:1759:1759))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sload (posedge clk) (195:195:195))
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|carrier_buffer_fill_ctr\[9\]\~57)
    (DELAY
      (ABSOLUTE
        (PORT datab (339:339:339) (394:394:394))
        (IOPATH datab combout (423:423:423) (451:451:451))
        (IOPATH datab cout (497:497:497) (381:381:381))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Link1\|carrier_buffer_fill_ctr\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1454:1454:1454) (1493:1493:1493))
        (PORT d (90:90:90) (101:101:101))
        (PORT asdata (1481:1481:1481) (1421:1421:1421))
        (PORT sload (1606:1606:1606) (1541:1541:1541))
        (PORT ena (1946:1946:1946) (1759:1759:1759))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sload (posedge clk) (195:195:195))
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|carrier_buffer_fill_ctr\[10\]\~59)
    (DELAY
      (ABSOLUTE
        (PORT datab (339:339:339) (394:394:394))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datab cout (497:497:497) (381:381:381))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Link1\|carrier_buffer_fill_ctr\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1454:1454:1454) (1493:1493:1493))
        (PORT d (90:90:90) (101:101:101))
        (PORT asdata (1482:1482:1482) (1422:1422:1422))
        (PORT sload (1606:1606:1606) (1541:1541:1541))
        (PORT ena (1946:1946:1946) (1759:1759:1759))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sload (posedge clk) (195:195:195))
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|carrier_buffer_fill_ctr\[11\]\~61)
    (DELAY
      (ABSOLUTE
        (PORT dataa (341:341:341) (401:401:401))
        (IOPATH dataa combout (414:414:414) (444:444:444))
        (IOPATH dataa cout (486:486:486) (375:375:375))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Link1\|carrier_buffer_fill_ctr\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1454:1454:1454) (1493:1493:1493))
        (PORT d (90:90:90) (101:101:101))
        (PORT asdata (1483:1483:1483) (1423:1423:1423))
        (PORT sload (1606:1606:1606) (1541:1541:1541))
        (PORT ena (1946:1946:1946) (1759:1759:1759))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sload (posedge clk) (195:195:195))
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|carrier_buffer_fill_ctr\[12\]\~63)
    (DELAY
      (ABSOLUTE
        (PORT datab (339:339:339) (394:394:394))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datab cout (497:497:497) (381:381:381))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Link1\|carrier_buffer_fill_ctr\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1454:1454:1454) (1493:1493:1493))
        (PORT d (90:90:90) (101:101:101))
        (PORT asdata (1484:1484:1484) (1424:1424:1424))
        (PORT sload (1606:1606:1606) (1541:1541:1541))
        (PORT ena (1946:1946:1946) (1759:1759:1759))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sload (posedge clk) (195:195:195))
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|carrier_buffer_fill_ctr\[13\]\~65)
    (DELAY
      (ABSOLUTE
        (PORT dataa (341:341:341) (400:400:400))
        (IOPATH dataa combout (414:414:414) (444:444:444))
        (IOPATH dataa cout (486:486:486) (375:375:375))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Link1\|carrier_buffer_fill_ctr\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1454:1454:1454) (1493:1493:1493))
        (PORT d (90:90:90) (101:101:101))
        (PORT asdata (1486:1486:1486) (1426:1426:1426))
        (PORT sload (1606:1606:1606) (1541:1541:1541))
        (PORT ena (1946:1946:1946) (1759:1759:1759))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sload (posedge clk) (195:195:195))
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|carrier_buffer_fill_ctr\[14\]\~67)
    (DELAY
      (ABSOLUTE
        (PORT datab (338:338:338) (393:393:393))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datab cout (497:497:497) (381:381:381))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Link1\|carrier_buffer_fill_ctr\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1454:1454:1454) (1493:1493:1493))
        (PORT d (90:90:90) (101:101:101))
        (PORT asdata (1487:1487:1487) (1427:1427:1427))
        (PORT sload (1606:1606:1606) (1541:1541:1541))
        (PORT ena (1946:1946:1946) (1759:1759:1759))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sload (posedge clk) (195:195:195))
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|carrier_buffer_fill_ctr\[15\]\~69)
    (DELAY
      (ABSOLUTE
        (PORT dataa (340:340:340) (400:400:400))
        (IOPATH dataa combout (414:414:414) (444:444:444))
        (IOPATH dataa cout (486:486:486) (375:375:375))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Link1\|carrier_buffer_fill_ctr\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1454:1454:1454) (1493:1493:1493))
        (PORT d (90:90:90) (101:101:101))
        (PORT asdata (1488:1488:1488) (1428:1428:1428))
        (PORT sload (1606:1606:1606) (1541:1541:1541))
        (PORT ena (1946:1946:1946) (1759:1759:1759))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sload (posedge clk) (195:195:195))
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|carrier_buffer_fill_ctr\[16\]\~71)
    (DELAY
      (ABSOLUTE
        (PORT datab (338:338:338) (393:393:393))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datab cout (497:497:497) (381:381:381))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Link1\|carrier_buffer_fill_ctr\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1455:1455:1455) (1495:1495:1495))
        (PORT d (90:90:90) (101:101:101))
        (PORT asdata (1394:1394:1394) (1311:1311:1311))
        (PORT sload (1601:1601:1601) (1535:1535:1535))
        (PORT ena (1967:1967:1967) (1766:1766:1766))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sload (posedge clk) (195:195:195))
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|carrier_buffer_fill_ctr\[17\]\~73)
    (DELAY
      (ABSOLUTE
        (PORT datab (338:338:338) (393:393:393))
        (IOPATH datab combout (423:423:423) (451:451:451))
        (IOPATH datab cout (497:497:497) (381:381:381))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Link1\|carrier_buffer_fill_ctr\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1455:1455:1455) (1495:1495:1495))
        (PORT d (90:90:90) (101:101:101))
        (PORT asdata (1394:1394:1394) (1311:1311:1311))
        (PORT sload (1601:1601:1601) (1535:1535:1535))
        (PORT ena (1967:1967:1967) (1766:1766:1766))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sload (posedge clk) (195:195:195))
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|carrier_buffer_fill_ctr\[18\]\~75)
    (DELAY
      (ABSOLUTE
        (PORT datab (339:339:339) (393:393:393))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datab cout (497:497:497) (381:381:381))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Link1\|carrier_buffer_fill_ctr\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1455:1455:1455) (1495:1495:1495))
        (PORT d (90:90:90) (101:101:101))
        (PORT asdata (1393:1393:1393) (1310:1310:1310))
        (PORT sload (1601:1601:1601) (1535:1535:1535))
        (PORT ena (1967:1967:1967) (1766:1766:1766))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sload (posedge clk) (195:195:195))
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|carrier_buffer_fill_ctr\[19\]\~77)
    (DELAY
      (ABSOLUTE
        (PORT dataa (341:341:341) (401:401:401))
        (IOPATH dataa combout (414:414:414) (444:444:444))
        (IOPATH dataa cout (486:486:486) (375:375:375))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Link1\|carrier_buffer_fill_ctr\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1455:1455:1455) (1495:1495:1495))
        (PORT d (90:90:90) (101:101:101))
        (PORT asdata (1393:1393:1393) (1310:1310:1310))
        (PORT sload (1601:1601:1601) (1535:1535:1535))
        (PORT ena (1967:1967:1967) (1766:1766:1766))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sload (posedge clk) (195:195:195))
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|carrier_buffer_fill_ctr\[20\]\~79)
    (DELAY
      (ABSOLUTE
        (PORT datab (339:339:339) (394:394:394))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datab cout (497:497:497) (381:381:381))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Link1\|carrier_buffer_fill_ctr\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1455:1455:1455) (1495:1495:1495))
        (PORT d (90:90:90) (101:101:101))
        (PORT asdata (1392:1392:1392) (1309:1309:1309))
        (PORT sload (1601:1601:1601) (1535:1535:1535))
        (PORT ena (1967:1967:1967) (1766:1766:1766))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sload (posedge clk) (195:195:195))
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|carrier_buffer_fill_ctr\[21\]\~81)
    (DELAY
      (ABSOLUTE
        (PORT dataa (342:342:342) (402:402:402))
        (IOPATH dataa combout (414:414:414) (444:444:444))
        (IOPATH dataa cout (486:486:486) (375:375:375))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Link1\|carrier_buffer_fill_ctr\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1455:1455:1455) (1495:1495:1495))
        (PORT d (90:90:90) (101:101:101))
        (PORT asdata (1392:1392:1392) (1309:1309:1309))
        (PORT sload (1601:1601:1601) (1535:1535:1535))
        (PORT ena (1967:1967:1967) (1766:1766:1766))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sload (posedge clk) (195:195:195))
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|carrier_buffer_fill_ctr\[22\]\~83)
    (DELAY
      (ABSOLUTE
        (PORT dataa (342:342:342) (402:402:402))
        (IOPATH dataa combout (435:435:435) (425:425:425))
        (IOPATH dataa cout (486:486:486) (375:375:375))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Link1\|carrier_buffer_fill_ctr\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1455:1455:1455) (1495:1495:1495))
        (PORT d (90:90:90) (101:101:101))
        (PORT asdata (1391:1391:1391) (1308:1308:1308))
        (PORT sload (1601:1601:1601) (1535:1535:1535))
        (PORT ena (1967:1967:1967) (1766:1766:1766))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sload (posedge clk) (195:195:195))
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|carrier_buffer_fill_ctr\[23\]\~85)
    (DELAY
      (ABSOLUTE
        (PORT datab (340:340:340) (395:395:395))
        (IOPATH datab combout (423:423:423) (451:451:451))
        (IOPATH datab cout (497:497:497) (381:381:381))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Link1\|carrier_buffer_fill_ctr\[23\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1455:1455:1455) (1495:1495:1495))
        (PORT d (90:90:90) (101:101:101))
        (PORT asdata (1391:1391:1391) (1308:1308:1308))
        (PORT sload (1601:1601:1601) (1535:1535:1535))
        (PORT ena (1967:1967:1967) (1766:1766:1766))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sload (posedge clk) (195:195:195))
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|carrier_buffer_fill_ctr\[24\]\~87)
    (DELAY
      (ABSOLUTE
        (PORT datab (340:340:340) (395:395:395))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datab cout (497:497:497) (381:381:381))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Link1\|carrier_buffer_fill_ctr\[24\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1455:1455:1455) (1495:1495:1495))
        (PORT d (90:90:90) (101:101:101))
        (PORT asdata (1389:1389:1389) (1306:1306:1306))
        (PORT sload (1601:1601:1601) (1535:1535:1535))
        (PORT ena (1967:1967:1967) (1766:1766:1766))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sload (posedge clk) (195:195:195))
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|carrier_buffer_fill_ctr\[25\]\~89)
    (DELAY
      (ABSOLUTE
        (PORT datab (340:340:340) (395:395:395))
        (IOPATH datab combout (423:423:423) (451:451:451))
        (IOPATH datab cout (497:497:497) (381:381:381))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Link1\|carrier_buffer_fill_ctr\[25\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1455:1455:1455) (1495:1495:1495))
        (PORT d (90:90:90) (101:101:101))
        (PORT asdata (1389:1389:1389) (1306:1306:1306))
        (PORT sload (1601:1601:1601) (1535:1535:1535))
        (PORT ena (1967:1967:1967) (1766:1766:1766))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sload (posedge clk) (195:195:195))
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|carrier_buffer_fill_ctr\[26\]\~91)
    (DELAY
      (ABSOLUTE
        (PORT datab (340:340:340) (395:395:395))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datab cout (497:497:497) (381:381:381))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Link1\|carrier_buffer_fill_ctr\[26\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1455:1455:1455) (1495:1495:1495))
        (PORT d (90:90:90) (101:101:101))
        (PORT asdata (1388:1388:1388) (1305:1305:1305))
        (PORT sload (1601:1601:1601) (1535:1535:1535))
        (PORT ena (1967:1967:1967) (1766:1766:1766))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sload (posedge clk) (195:195:195))
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|carrier_buffer_fill_ctr\[27\]\~93)
    (DELAY
      (ABSOLUTE
        (PORT dataa (342:342:342) (402:402:402))
        (IOPATH dataa combout (414:414:414) (444:444:444))
        (IOPATH dataa cout (486:486:486) (375:375:375))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Link1\|carrier_buffer_fill_ctr\[27\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1455:1455:1455) (1495:1495:1495))
        (PORT d (90:90:90) (101:101:101))
        (PORT asdata (1388:1388:1388) (1305:1305:1305))
        (PORT sload (1601:1601:1601) (1535:1535:1535))
        (PORT ena (1967:1967:1967) (1766:1766:1766))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sload (posedge clk) (195:195:195))
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|carrier_buffer_fill_ctr\[28\]\~95)
    (DELAY
      (ABSOLUTE
        (PORT datab (340:340:340) (395:395:395))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datab cout (497:497:497) (381:381:381))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Link1\|carrier_buffer_fill_ctr\[28\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1455:1455:1455) (1495:1495:1495))
        (PORT d (90:90:90) (101:101:101))
        (PORT asdata (1387:1387:1387) (1304:1304:1304))
        (PORT sload (1601:1601:1601) (1535:1535:1535))
        (PORT ena (1967:1967:1967) (1766:1766:1766))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sload (posedge clk) (195:195:195))
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|carrier_buffer_fill_ctr\[29\]\~97)
    (DELAY
      (ABSOLUTE
        (PORT dataa (342:342:342) (402:402:402))
        (IOPATH dataa combout (414:414:414) (444:444:444))
        (IOPATH dataa cout (486:486:486) (375:375:375))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Link1\|carrier_buffer_fill_ctr\[29\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1455:1455:1455) (1495:1495:1495))
        (PORT d (90:90:90) (101:101:101))
        (PORT asdata (1387:1387:1387) (1304:1304:1304))
        (PORT sload (1601:1601:1601) (1535:1535:1535))
        (PORT ena (1967:1967:1967) (1766:1766:1766))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sload (posedge clk) (195:195:195))
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|carrier_buffer_fill_ctr\[30\]\~99)
    (DELAY
      (ABSOLUTE
        (PORT datab (339:339:339) (394:394:394))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datab cout (497:497:497) (381:381:381))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Link1\|carrier_buffer_fill_ctr\[30\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1455:1455:1455) (1495:1495:1495))
        (PORT d (90:90:90) (101:101:101))
        (PORT asdata (1386:1386:1386) (1303:1303:1303))
        (PORT sload (1601:1601:1601) (1535:1535:1535))
        (PORT ena (1967:1967:1967) (1766:1766:1766))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sload (posedge clk) (195:195:195))
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|carrier_buffer_fill_ctr\[31\]\~101)
    (DELAY
      (ABSOLUTE
        (PORT dataa (343:343:343) (403:403:403))
        (IOPATH dataa combout (435:435:435) (444:444:444))
        (IOPATH cin combout (549:549:549) (519:519:519))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Link1\|carrier_buffer_fill_ctr\[31\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1455:1455:1455) (1495:1495:1495))
        (PORT d (90:90:90) (101:101:101))
        (PORT asdata (1386:1386:1386) (1303:1303:1303))
        (PORT sload (1601:1601:1601) (1535:1535:1535))
        (PORT ena (1967:1967:1967) (1766:1766:1766))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sload (posedge clk) (195:195:195))
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|Equal6\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (895:895:895) (804:804:804))
        (PORT datab (540:540:540) (520:520:520))
        (PORT datac (544:544:544) (512:512:512))
        (PORT datad (536:536:536) (504:504:504))
        (IOPATH dataa combout (404:404:404) (450:450:450))
        (IOPATH datab combout (406:406:406) (453:453:453))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|Equal6\~10)
    (DELAY
      (ABSOLUTE
        (PORT datab (541:541:541) (520:520:520))
        (PORT datac (226:226:226) (241:241:241))
        (PORT datad (888:888:888) (794:794:794))
        (IOPATH datab combout (423:423:423) (451:451:451))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|Equal6\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (550:550:550) (531:531:531))
        (PORT datab (540:540:540) (521:521:521))
        (PORT datac (508:508:508) (490:490:490))
        (PORT datad (534:534:534) (503:503:503))
        (IOPATH dataa combout (404:404:404) (450:450:450))
        (IOPATH datab combout (406:406:406) (453:453:453))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|Equal6\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (605:605:605) (556:556:556))
        (PORT datab (852:852:852) (770:770:770))
        (PORT datac (498:498:498) (488:488:488))
        (PORT datad (498:498:498) (480:480:480))
        (IOPATH dataa combout (404:404:404) (450:450:450))
        (IOPATH datab combout (406:406:406) (453:453:453))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|Equal6\~8)
    (DELAY
      (ABSOLUTE
        (PORT datac (232:232:232) (251:251:251))
        (PORT datad (233:233:233) (244:244:244))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|Equal6\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (602:602:602) (552:552:552))
        (PORT datab (1313:1313:1313) (1154:1154:1154))
        (PORT datac (816:816:816) (741:741:741))
        (PORT datad (889:889:889) (795:795:795))
        (IOPATH dataa combout (404:404:404) (450:450:450))
        (IOPATH datab combout (406:406:406) (453:453:453))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|Equal6\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (605:605:605) (557:557:557))
        (PORT datab (548:548:548) (523:523:523))
        (PORT datac (504:504:504) (500:500:500))
        (PORT datad (499:499:499) (480:480:480))
        (IOPATH dataa combout (392:392:392) (419:419:419))
        (IOPATH datab combout (393:393:393) (431:431:431))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|Equal6\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (957:957:957) (864:864:864))
        (PORT datab (1638:1638:1638) (1516:1516:1516))
        (PORT datac (852:852:852) (783:783:783))
        (PORT datad (923:923:923) (838:838:838))
        (IOPATH dataa combout (404:404:404) (450:450:450))
        (IOPATH datab combout (406:406:406) (453:453:453))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|Equal6\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (953:953:953) (858:858:858))
        (PORT datab (906:906:906) (833:833:833))
        (PORT datac (862:862:862) (799:799:799))
        (PORT datad (1237:1237:1237) (1098:1098:1098))
        (IOPATH dataa combout (404:404:404) (450:450:450))
        (IOPATH datab combout (406:406:406) (453:453:453))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|Equal6\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (269:269:269) (281:281:281))
        (PORT datab (1214:1214:1214) (1134:1134:1134))
        (PORT datac (225:225:225) (241:241:241))
        (PORT datad (225:225:225) (233:233:233))
        (IOPATH dataa combout (351:351:351) (371:371:371))
        (IOPATH datab combout (357:357:357) (380:380:380))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|Equal6\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1177:1177:1177) (1025:1025:1025))
        (PORT datab (279:279:279) (289:289:289))
        (PORT datac (227:227:227) (242:242:242))
        (PORT datad (238:238:238) (251:251:251))
        (IOPATH dataa combout (351:351:351) (371:371:371))
        (IOPATH datab combout (357:357:357) (380:380:380))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|main_proc\~2)
    (DELAY
      (ABSOLUTE
        (PORT datac (1346:1346:1346) (1233:1233:1233))
        (PORT datad (1204:1204:1204) (1054:1054:1054))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|Mux121\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (589:589:589) (504:504:504))
        (PORT datab (513:513:513) (449:449:449))
        (PORT datad (301:301:301) (357:357:357))
        (IOPATH dataa combout (414:414:414) (444:444:444))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|carrier_magic_ctr\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1023:1023:1023) (983:983:983))
        (PORT datab (1053:1053:1053) (1002:1002:1002))
        (PORT datac (1349:1349:1349) (1264:1264:1264))
        (IOPATH dataa combout (394:394:394) (400:400:400))
        (IOPATH datab combout (400:400:400) (391:391:391))
        (IOPATH datac combout (305:305:305) (285:285:285))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Link1\|rx_fsm_state\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1466:1466:1466) (1507:1507:1507))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (1924:1924:1924) (1842:1842:1842))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|data_buffer_sz_latch\[0\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT datac (536:536:536) (537:537:537))
        (PORT datad (572:572:572) (566:566:566))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|data_buffer_sz_latch\[0\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1020:1020:1020) (980:980:980))
        (PORT datab (1055:1055:1055) (1004:1004:1004))
        (PORT datac (1349:1349:1349) (1266:1266:1266))
        (PORT datad (1182:1182:1182) (1017:1017:1017))
        (IOPATH dataa combout (351:351:351) (371:371:371))
        (IOPATH datab combout (357:357:357) (380:380:380))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Link1\|data_buffer_sz_latch\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1447:1447:1447) (1491:1491:1491))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (1921:1921:1921) (1702:1702:1702))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|data_buffer_fill_ctr\[0\]\~32)
    (DELAY
      (ABSOLUTE
        (PORT datab (337:337:337) (392:392:392))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datab cout (497:497:497) (381:381:381))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|data_buffer_fill_ctr\[24\]\~96)
    (DELAY
      (ABSOLUTE
        (PORT dataa (350:350:350) (412:412:412))
        (PORT datab (832:832:832) (685:685:685))
        (PORT datac (234:234:234) (253:253:253))
        (PORT datad (556:556:556) (536:536:536))
        (IOPATH dataa combout (435:435:435) (407:407:407))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|data_buffer_fill_ctr\[24\]\~97)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1017:1017:1017) (977:977:977))
        (PORT datab (1293:1293:1293) (1287:1287:1287))
        (PORT datac (1001:1001:1001) (971:971:971))
        (PORT datad (1285:1285:1285) (1173:1173:1173))
        (IOPATH dataa combout (350:350:350) (371:371:371))
        (IOPATH datab combout (357:357:357) (380:380:380))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|data_buffer_fill_ctr\[31\]\~98)
    (DELAY
      (ABSOLUTE
        (PORT dataa (596:596:596) (582:582:582))
        (PORT datab (1021:1021:1021) (939:939:939))
        (PORT datac (569:569:569) (565:565:565))
        (PORT datad (867:867:867) (748:748:748))
        (IOPATH dataa combout (351:351:351) (377:377:377))
        (IOPATH datab combout (357:357:357) (380:380:380))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|data_buffer_fill_ctr\[31\]\~99)
    (DELAY
      (ABSOLUTE
        (PORT dataa (270:270:270) (282:282:282))
        (PORT datab (1418:1418:1418) (1301:1301:1301))
        (PORT datac (886:886:886) (830:830:830))
        (PORT datad (867:867:867) (748:748:748))
        (IOPATH dataa combout (408:408:408) (425:425:425))
        (IOPATH datab combout (415:415:415) (425:425:425))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Link1\|data_buffer_fill_ctr\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1455:1455:1455) (1497:1497:1497))
        (PORT d (90:90:90) (101:101:101))
        (PORT sclr (1896:1896:1896) (1812:1812:1812))
        (PORT ena (1946:1946:1946) (1714:1714:1714))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sclr (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|data_buffer_fill_ctr\[1\]\~34)
    (DELAY
      (ABSOLUTE
        (PORT datab (337:337:337) (392:392:392))
        (IOPATH datab combout (423:423:423) (451:451:451))
        (IOPATH datab cout (497:497:497) (381:381:381))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Link1\|data_buffer_fill_ctr\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1455:1455:1455) (1497:1497:1497))
        (PORT d (90:90:90) (101:101:101))
        (PORT sclr (1896:1896:1896) (1812:1812:1812))
        (PORT ena (1946:1946:1946) (1714:1714:1714))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sclr (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|data_buffer_fill_ctr\[2\]\~36)
    (DELAY
      (ABSOLUTE
        (PORT datab (338:338:338) (393:393:393))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datab cout (497:497:497) (381:381:381))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Link1\|data_buffer_fill_ctr\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1455:1455:1455) (1497:1497:1497))
        (PORT d (90:90:90) (101:101:101))
        (PORT sclr (1896:1896:1896) (1812:1812:1812))
        (PORT ena (1946:1946:1946) (1714:1714:1714))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sclr (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|data_buffer_fill_ctr\[3\]\~38)
    (DELAY
      (ABSOLUTE
        (PORT dataa (341:341:341) (400:400:400))
        (IOPATH dataa combout (414:414:414) (444:444:444))
        (IOPATH dataa cout (486:486:486) (375:375:375))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Link1\|data_buffer_fill_ctr\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1455:1455:1455) (1497:1497:1497))
        (PORT d (90:90:90) (101:101:101))
        (PORT sclr (1896:1896:1896) (1812:1812:1812))
        (PORT ena (1946:1946:1946) (1714:1714:1714))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sclr (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|data_buffer_fill_ctr\[4\]\~40)
    (DELAY
      (ABSOLUTE
        (PORT datab (338:338:338) (393:393:393))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datab cout (497:497:497) (381:381:381))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Link1\|data_buffer_fill_ctr\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1455:1455:1455) (1497:1497:1497))
        (PORT d (90:90:90) (101:101:101))
        (PORT sclr (1896:1896:1896) (1812:1812:1812))
        (PORT ena (1946:1946:1946) (1714:1714:1714))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sclr (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|data_buffer_fill_ctr\[5\]\~42)
    (DELAY
      (ABSOLUTE
        (PORT dataa (341:341:341) (401:401:401))
        (IOPATH dataa combout (414:414:414) (444:444:444))
        (IOPATH dataa cout (486:486:486) (375:375:375))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Link1\|data_buffer_fill_ctr\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1455:1455:1455) (1497:1497:1497))
        (PORT d (90:90:90) (101:101:101))
        (PORT sclr (1896:1896:1896) (1812:1812:1812))
        (PORT ena (1946:1946:1946) (1714:1714:1714))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sclr (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|data_buffer_fill_ctr\[6\]\~44)
    (DELAY
      (ABSOLUTE
        (PORT dataa (341:341:341) (401:401:401))
        (IOPATH dataa combout (435:435:435) (425:425:425))
        (IOPATH dataa cout (486:486:486) (375:375:375))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Link1\|data_buffer_fill_ctr\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1455:1455:1455) (1497:1497:1497))
        (PORT d (90:90:90) (101:101:101))
        (PORT sclr (1896:1896:1896) (1812:1812:1812))
        (PORT ena (1946:1946:1946) (1714:1714:1714))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sclr (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|data_buffer_fill_ctr\[7\]\~46)
    (DELAY
      (ABSOLUTE
        (PORT datab (339:339:339) (394:394:394))
        (IOPATH datab combout (423:423:423) (451:451:451))
        (IOPATH datab cout (497:497:497) (381:381:381))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Link1\|data_buffer_fill_ctr\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1455:1455:1455) (1497:1497:1497))
        (PORT d (90:90:90) (101:101:101))
        (PORT sclr (1896:1896:1896) (1812:1812:1812))
        (PORT ena (1946:1946:1946) (1714:1714:1714))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sclr (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Link1\|data_buffer_sz_latch\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1447:1447:1447) (1491:1491:1491))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (1921:1921:1921) (1702:1702:1702))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Link1\|data_buffer_sz_latch\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1447:1447:1447) (1491:1491:1491))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (1921:1921:1921) (1702:1702:1702))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Link1\|data_buffer_sz_latch\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1447:1447:1447) (1491:1491:1491))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (1921:1921:1921) (1702:1702:1702))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Link1\|data_buffer_sz_latch\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1447:1447:1447) (1491:1491:1491))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (1921:1921:1921) (1702:1702:1702))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Link1\|data_buffer_sz_latch\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1447:1447:1447) (1491:1491:1491))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (1921:1921:1921) (1702:1702:1702))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Link1\|data_buffer_sz_latch\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1447:1447:1447) (1491:1491:1491))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (1921:1921:1921) (1702:1702:1702))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Link1\|data_buffer_sz_latch\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1447:1447:1447) (1491:1491:1491))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (1921:1921:1921) (1702:1702:1702))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|LessThan2\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (584:584:584) (537:537:537))
        (PORT datab (1268:1268:1268) (1129:1129:1129))
        (IOPATH dataa cout (486:486:486) (375:375:375))
        (IOPATH datab cout (497:497:497) (381:381:381))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|LessThan2\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1028:1028:1028) (956:956:956))
        (PORT datab (774:774:774) (698:698:698))
        (IOPATH dataa cout (486:486:486) (375:375:375))
        (IOPATH datab cout (497:497:497) (381:381:381))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|LessThan2\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (531:531:531) (508:508:508))
        (PORT datab (935:935:935) (881:881:881))
        (IOPATH dataa cout (486:486:486) (375:375:375))
        (IOPATH datab cout (497:497:497) (381:381:381))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|LessThan2\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (783:783:783) (711:711:711))
        (PORT datab (968:968:968) (896:896:896))
        (IOPATH dataa cout (486:486:486) (375:375:375))
        (IOPATH datab cout (497:497:497) (381:381:381))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|LessThan2\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (983:983:983) (902:902:902))
        (PORT datab (575:575:575) (524:524:524))
        (IOPATH dataa cout (486:486:486) (375:375:375))
        (IOPATH datab cout (497:497:497) (381:381:381))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|LessThan2\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1211:1211:1211) (1088:1088:1088))
        (PORT datab (813:813:813) (720:720:720))
        (IOPATH dataa cout (486:486:486) (375:375:375))
        (IOPATH datab cout (497:497:497) (381:381:381))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|LessThan2\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (781:781:781) (701:701:701))
        (PORT datab (968:968:968) (895:895:895))
        (IOPATH dataa cout (486:486:486) (375:375:375))
        (IOPATH datab cout (497:497:497) (381:381:381))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|LessThan2\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (587:587:587) (536:536:536))
        (PORT datad (916:916:916) (856:856:856))
        (IOPATH dataa combout (435:435:435) (425:425:425))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|data_buffer_fill_ctr\[8\]\~48)
    (DELAY
      (ABSOLUTE
        (PORT datab (339:339:339) (394:394:394))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datab cout (497:497:497) (381:381:381))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Link1\|data_buffer_fill_ctr\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1455:1455:1455) (1497:1497:1497))
        (PORT d (90:90:90) (101:101:101))
        (PORT sclr (1896:1896:1896) (1812:1812:1812))
        (PORT ena (1946:1946:1946) (1714:1714:1714))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sclr (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|data_buffer_fill_ctr\[9\]\~50)
    (DELAY
      (ABSOLUTE
        (PORT datab (339:339:339) (394:394:394))
        (IOPATH datab combout (423:423:423) (451:451:451))
        (IOPATH datab cout (497:497:497) (381:381:381))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Link1\|data_buffer_fill_ctr\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1455:1455:1455) (1497:1497:1497))
        (PORT d (90:90:90) (101:101:101))
        (PORT sclr (1896:1896:1896) (1812:1812:1812))
        (PORT ena (1946:1946:1946) (1714:1714:1714))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sclr (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|data_buffer_fill_ctr\[10\]\~52)
    (DELAY
      (ABSOLUTE
        (PORT datab (339:339:339) (394:394:394))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datab cout (497:497:497) (381:381:381))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Link1\|data_buffer_fill_ctr\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1455:1455:1455) (1497:1497:1497))
        (PORT d (90:90:90) (101:101:101))
        (PORT sclr (1896:1896:1896) (1812:1812:1812))
        (PORT ena (1946:1946:1946) (1714:1714:1714))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sclr (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|data_buffer_fill_ctr\[11\]\~54)
    (DELAY
      (ABSOLUTE
        (PORT dataa (341:341:341) (401:401:401))
        (IOPATH dataa combout (414:414:414) (444:444:444))
        (IOPATH dataa cout (486:486:486) (375:375:375))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Link1\|data_buffer_fill_ctr\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1455:1455:1455) (1497:1497:1497))
        (PORT d (90:90:90) (101:101:101))
        (PORT sclr (1896:1896:1896) (1812:1812:1812))
        (PORT ena (1946:1946:1946) (1714:1714:1714))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sclr (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|data_buffer_fill_ctr\[12\]\~56)
    (DELAY
      (ABSOLUTE
        (PORT datab (339:339:339) (394:394:394))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datab cout (497:497:497) (381:381:381))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Link1\|data_buffer_fill_ctr\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1455:1455:1455) (1497:1497:1497))
        (PORT d (90:90:90) (101:101:101))
        (PORT sclr (1896:1896:1896) (1812:1812:1812))
        (PORT ena (1946:1946:1946) (1714:1714:1714))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sclr (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|data_buffer_fill_ctr\[13\]\~58)
    (DELAY
      (ABSOLUTE
        (PORT dataa (341:341:341) (400:400:400))
        (IOPATH dataa combout (414:414:414) (444:444:444))
        (IOPATH dataa cout (486:486:486) (375:375:375))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Link1\|data_buffer_fill_ctr\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1455:1455:1455) (1497:1497:1497))
        (PORT d (90:90:90) (101:101:101))
        (PORT sclr (1896:1896:1896) (1812:1812:1812))
        (PORT ena (1946:1946:1946) (1714:1714:1714))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sclr (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|data_buffer_fill_ctr\[14\]\~60)
    (DELAY
      (ABSOLUTE
        (PORT datab (338:338:338) (393:393:393))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datab cout (497:497:497) (381:381:381))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Link1\|data_buffer_fill_ctr\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1455:1455:1455) (1497:1497:1497))
        (PORT d (90:90:90) (101:101:101))
        (PORT sclr (1896:1896:1896) (1812:1812:1812))
        (PORT ena (1946:1946:1946) (1714:1714:1714))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sclr (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|data_buffer_fill_ctr\[15\]\~62)
    (DELAY
      (ABSOLUTE
        (PORT dataa (340:340:340) (400:400:400))
        (IOPATH dataa combout (414:414:414) (444:444:444))
        (IOPATH dataa cout (486:486:486) (375:375:375))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Link1\|data_buffer_fill_ctr\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1455:1455:1455) (1497:1497:1497))
        (PORT d (90:90:90) (101:101:101))
        (PORT sclr (1896:1896:1896) (1812:1812:1812))
        (PORT ena (1946:1946:1946) (1714:1714:1714))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sclr (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|data_buffer_fill_ctr\[16\]\~64)
    (DELAY
      (ABSOLUTE
        (PORT datab (338:338:338) (393:393:393))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datab cout (497:497:497) (381:381:381))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Link1\|data_buffer_fill_ctr\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1455:1455:1455) (1497:1497:1497))
        (PORT d (90:90:90) (101:101:101))
        (PORT sclr (1854:1854:1854) (1775:1775:1775))
        (PORT ena (1932:1932:1932) (1707:1707:1707))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sclr (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|data_buffer_fill_ctr\[17\]\~66)
    (DELAY
      (ABSOLUTE
        (PORT datab (338:338:338) (393:393:393))
        (IOPATH datab combout (423:423:423) (451:451:451))
        (IOPATH datab cout (497:497:497) (381:381:381))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Link1\|data_buffer_fill_ctr\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1455:1455:1455) (1497:1497:1497))
        (PORT d (90:90:90) (101:101:101))
        (PORT sclr (1854:1854:1854) (1775:1775:1775))
        (PORT ena (1932:1932:1932) (1707:1707:1707))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sclr (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|data_buffer_fill_ctr\[18\]\~68)
    (DELAY
      (ABSOLUTE
        (PORT datab (339:339:339) (393:393:393))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datab cout (497:497:497) (381:381:381))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Link1\|data_buffer_fill_ctr\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1455:1455:1455) (1497:1497:1497))
        (PORT d (90:90:90) (101:101:101))
        (PORT sclr (1854:1854:1854) (1775:1775:1775))
        (PORT ena (1932:1932:1932) (1707:1707:1707))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sclr (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|data_buffer_fill_ctr\[19\]\~70)
    (DELAY
      (ABSOLUTE
        (PORT dataa (341:341:341) (401:401:401))
        (IOPATH dataa combout (414:414:414) (444:444:444))
        (IOPATH dataa cout (486:486:486) (375:375:375))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Link1\|data_buffer_fill_ctr\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1455:1455:1455) (1497:1497:1497))
        (PORT d (90:90:90) (101:101:101))
        (PORT sclr (1854:1854:1854) (1775:1775:1775))
        (PORT ena (1932:1932:1932) (1707:1707:1707))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sclr (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|data_buffer_fill_ctr\[20\]\~72)
    (DELAY
      (ABSOLUTE
        (PORT datab (339:339:339) (394:394:394))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datab cout (497:497:497) (381:381:381))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Link1\|data_buffer_fill_ctr\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1455:1455:1455) (1497:1497:1497))
        (PORT d (90:90:90) (101:101:101))
        (PORT sclr (1854:1854:1854) (1775:1775:1775))
        (PORT ena (1932:1932:1932) (1707:1707:1707))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sclr (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|data_buffer_fill_ctr\[21\]\~74)
    (DELAY
      (ABSOLUTE
        (PORT dataa (342:342:342) (402:402:402))
        (IOPATH dataa combout (414:414:414) (444:444:444))
        (IOPATH dataa cout (486:486:486) (375:375:375))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Link1\|data_buffer_fill_ctr\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1455:1455:1455) (1497:1497:1497))
        (PORT d (90:90:90) (101:101:101))
        (PORT sclr (1854:1854:1854) (1775:1775:1775))
        (PORT ena (1932:1932:1932) (1707:1707:1707))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sclr (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|data_buffer_fill_ctr\[22\]\~76)
    (DELAY
      (ABSOLUTE
        (PORT dataa (342:342:342) (402:402:402))
        (IOPATH dataa combout (435:435:435) (425:425:425))
        (IOPATH dataa cout (486:486:486) (375:375:375))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Link1\|data_buffer_fill_ctr\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1455:1455:1455) (1497:1497:1497))
        (PORT d (90:90:90) (101:101:101))
        (PORT sclr (1854:1854:1854) (1775:1775:1775))
        (PORT ena (1932:1932:1932) (1707:1707:1707))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sclr (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|data_buffer_fill_ctr\[23\]\~78)
    (DELAY
      (ABSOLUTE
        (PORT datab (340:340:340) (395:395:395))
        (IOPATH datab combout (423:423:423) (451:451:451))
        (IOPATH datab cout (497:497:497) (381:381:381))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Link1\|data_buffer_fill_ctr\[23\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1455:1455:1455) (1497:1497:1497))
        (PORT d (90:90:90) (101:101:101))
        (PORT sclr (1854:1854:1854) (1775:1775:1775))
        (PORT ena (1932:1932:1932) (1707:1707:1707))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sclr (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|data_buffer_fill_ctr\[24\]\~80)
    (DELAY
      (ABSOLUTE
        (PORT datab (340:340:340) (395:395:395))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datab cout (497:497:497) (381:381:381))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Link1\|data_buffer_fill_ctr\[24\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1455:1455:1455) (1497:1497:1497))
        (PORT d (90:90:90) (101:101:101))
        (PORT sclr (1854:1854:1854) (1775:1775:1775))
        (PORT ena (1932:1932:1932) (1707:1707:1707))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sclr (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|data_buffer_fill_ctr\[25\]\~82)
    (DELAY
      (ABSOLUTE
        (PORT datab (340:340:340) (395:395:395))
        (IOPATH datab combout (423:423:423) (451:451:451))
        (IOPATH datab cout (497:497:497) (381:381:381))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Link1\|data_buffer_fill_ctr\[25\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1455:1455:1455) (1497:1497:1497))
        (PORT d (90:90:90) (101:101:101))
        (PORT sclr (1854:1854:1854) (1775:1775:1775))
        (PORT ena (1932:1932:1932) (1707:1707:1707))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sclr (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|data_buffer_fill_ctr\[26\]\~84)
    (DELAY
      (ABSOLUTE
        (PORT datab (340:340:340) (395:395:395))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datab cout (497:497:497) (381:381:381))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Link1\|data_buffer_fill_ctr\[26\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1455:1455:1455) (1497:1497:1497))
        (PORT d (90:90:90) (101:101:101))
        (PORT sclr (1854:1854:1854) (1775:1775:1775))
        (PORT ena (1932:1932:1932) (1707:1707:1707))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sclr (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|data_buffer_fill_ctr\[27\]\~86)
    (DELAY
      (ABSOLUTE
        (PORT dataa (342:342:342) (402:402:402))
        (IOPATH dataa combout (414:414:414) (444:444:444))
        (IOPATH dataa cout (486:486:486) (375:375:375))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Link1\|data_buffer_fill_ctr\[27\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1455:1455:1455) (1497:1497:1497))
        (PORT d (90:90:90) (101:101:101))
        (PORT sclr (1854:1854:1854) (1775:1775:1775))
        (PORT ena (1932:1932:1932) (1707:1707:1707))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sclr (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|data_buffer_fill_ctr\[28\]\~88)
    (DELAY
      (ABSOLUTE
        (PORT datab (340:340:340) (395:395:395))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datab cout (497:497:497) (381:381:381))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Link1\|data_buffer_fill_ctr\[28\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1455:1455:1455) (1497:1497:1497))
        (PORT d (90:90:90) (101:101:101))
        (PORT sclr (1854:1854:1854) (1775:1775:1775))
        (PORT ena (1932:1932:1932) (1707:1707:1707))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sclr (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|data_buffer_fill_ctr\[29\]\~90)
    (DELAY
      (ABSOLUTE
        (PORT dataa (342:342:342) (402:402:402))
        (IOPATH dataa combout (414:414:414) (444:444:444))
        (IOPATH dataa cout (486:486:486) (375:375:375))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Link1\|data_buffer_fill_ctr\[29\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1455:1455:1455) (1497:1497:1497))
        (PORT d (90:90:90) (101:101:101))
        (PORT sclr (1854:1854:1854) (1775:1775:1775))
        (PORT ena (1932:1932:1932) (1707:1707:1707))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sclr (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|data_buffer_fill_ctr\[30\]\~92)
    (DELAY
      (ABSOLUTE
        (PORT datab (339:339:339) (394:394:394))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datab cout (497:497:497) (381:381:381))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Link1\|data_buffer_fill_ctr\[30\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1455:1455:1455) (1497:1497:1497))
        (PORT d (90:90:90) (101:101:101))
        (PORT sclr (1854:1854:1854) (1775:1775:1775))
        (PORT ena (1932:1932:1932) (1707:1707:1707))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sclr (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|data_buffer_fill_ctr\[31\]\~94)
    (DELAY
      (ABSOLUTE
        (PORT dataa (343:343:343) (403:403:403))
        (IOPATH dataa combout (435:435:435) (444:444:444))
        (IOPATH cin combout (549:549:549) (519:519:519))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Link1\|data_buffer_fill_ctr\[31\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1455:1455:1455) (1497:1497:1497))
        (PORT d (90:90:90) (101:101:101))
        (PORT sclr (1854:1854:1854) (1775:1775:1775))
        (PORT ena (1932:1932:1932) (1707:1707:1707))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sclr (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|LessThan2\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (962:962:962) (874:874:874))
        (PORT datab (951:951:951) (882:882:882))
        (PORT datac (1222:1222:1222) (1070:1070:1070))
        (PORT datad (900:900:900) (830:830:830))
        (IOPATH dataa combout (404:404:404) (450:450:450))
        (IOPATH datab combout (406:406:406) (453:453:453))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|LessThan2\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (965:965:965) (877:877:877))
        (PORT datab (966:966:966) (878:878:878))
        (PORT datac (909:909:909) (839:839:839))
        (PORT datad (225:225:225) (232:232:232))
        (IOPATH dataa combout (349:349:349) (377:377:377))
        (IOPATH datab combout (354:354:354) (380:380:380))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|LessThan2\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (797:797:797) (711:711:711))
        (PORT datab (597:597:597) (548:548:548))
        (PORT datac (546:546:546) (514:514:514))
        (PORT datad (536:536:536) (504:504:504))
        (IOPATH dataa combout (404:404:404) (450:450:450))
        (IOPATH datab combout (406:406:406) (453:453:453))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|LessThan2\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (601:601:601) (551:551:551))
        (PORT datab (546:546:546) (521:521:521))
        (PORT datac (497:497:497) (489:489:489))
        (PORT datad (533:533:533) (503:503:503))
        (IOPATH dataa combout (404:404:404) (450:450:450))
        (IOPATH datab combout (406:406:406) (453:453:453))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|LessThan2\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (927:927:927) (847:847:847))
        (PORT datab (1279:1279:1279) (1094:1094:1094))
        (PORT datac (885:885:885) (806:806:806))
        (PORT datad (863:863:863) (787:787:787))
        (IOPATH dataa combout (404:404:404) (450:450:450))
        (IOPATH datab combout (406:406:406) (453:453:453))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|LessThan2\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (802:802:802) (721:721:721))
        (PORT datab (540:540:540) (520:520:520))
        (PORT datac (508:508:508) (490:490:490))
        (PORT datad (500:500:500) (480:480:480))
        (IOPATH dataa combout (404:404:404) (450:450:450))
        (IOPATH datab combout (406:406:406) (453:453:453))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|LessThan2\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (270:270:270) (282:282:282))
        (PORT datab (478:478:478) (414:414:414))
        (PORT datac (225:225:225) (240:240:240))
        (PORT datad (226:226:226) (233:233:233))
        (IOPATH dataa combout (351:351:351) (371:371:371))
        (IOPATH datab combout (357:357:357) (380:380:380))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|LessThan2\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (808:808:808) (643:643:643))
        (PORT datab (912:912:912) (855:855:855))
        (PORT datac (235:235:235) (254:254:254))
        (PORT datad (840:840:840) (728:728:728))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|carrier_magic_ctr\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (1053:1053:1053) (1002:1002:1002))
        (PORT datac (974:974:974) (939:939:939))
        (IOPATH datab combout (423:423:423) (391:391:391))
        (IOPATH datac combout (305:305:305) (285:285:285))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|carrier_buffer\[3\]\[0\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1366:1366:1366) (1248:1248:1248))
        (PORT datab (1292:1292:1292) (1286:1286:1286))
        (PORT datac (1349:1349:1349) (1266:1266:1266))
        (PORT datad (250:250:250) (258:258:258))
        (IOPATH dataa combout (374:374:374) (392:392:392))
        (IOPATH datab combout (380:380:380) (380:380:380))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|main_proc\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (839:839:839) (768:768:768))
        (PORT datab (981:981:981) (882:882:882))
        (PORT datac (802:802:802) (737:737:737))
        (PORT datad (846:846:846) (781:781:781))
        (IOPATH dataa combout (394:394:394) (400:400:400))
        (IOPATH datab combout (400:400:400) (391:391:391))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|carrier_magic_ctr\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (947:947:947) (900:900:900))
        (PORT datab (1668:1668:1668) (1495:1495:1495))
        (PORT datac (1891:1891:1891) (1654:1654:1654))
        (PORT datad (1594:1594:1594) (1427:1427:1427))
        (IOPATH dataa combout (374:374:374) (392:392:392))
        (IOPATH datab combout (380:380:380) (380:380:380))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|carrier_magic_ctr\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1278:1278:1278) (1107:1107:1107))
        (PORT datac (1242:1242:1242) (1065:1065:1065))
        (PORT datad (467:467:467) (390:390:390))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|Equal6\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (279:279:279) (294:294:294))
        (PORT datab (276:276:276) (286:286:286))
        (PORT datac (236:236:236) (255:255:255))
        (PORT datad (233:233:233) (243:243:243))
        (IOPATH dataa combout (351:351:351) (371:371:371))
        (IOPATH datab combout (357:357:357) (380:380:380))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|carrier_magic_ctr\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (272:272:272) (285:285:285))
        (PORT datab (1612:1612:1612) (1442:1442:1442))
        (PORT datac (1563:1563:1563) (1373:1373:1373))
        (PORT datad (1483:1483:1483) (1326:1326:1326))
        (IOPATH dataa combout (351:351:351) (371:371:371))
        (IOPATH datab combout (357:357:357) (380:380:380))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|carrier_magic_ctr\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1280:1280:1280) (1109:1109:1109))
        (PORT datab (267:267:267) (273:273:273))
        (PORT datad (257:257:257) (269:269:269))
        (IOPATH dataa combout (350:350:350) (371:371:371))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Link1\|carrier_magic_ctr)
    (DELAY
      (ABSOLUTE
        (PORT clk (1466:1466:1466) (1507:1507:1507))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|Equal5\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1792:1792:1792) (1618:1618:1618))
        (PORT datab (1608:1608:1608) (1439:1439:1439))
        (PORT datac (1561:1561:1561) (1371:1371:1371))
        (PORT datad (1582:1582:1582) (1420:1420:1420))
        (IOPATH dataa combout (392:392:392) (419:419:419))
        (IOPATH datab combout (393:393:393) (431:431:431))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|data_buffer\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (585:585:585) (500:500:500))
        (PORT datab (327:327:327) (384:384:384))
        (PORT datac (1241:1241:1241) (1064:1064:1064))
        (PORT datad (258:258:258) (270:270:270))
        (IOPATH dataa combout (351:351:351) (371:371:371))
        (IOPATH datab combout (357:357:357) (380:380:380))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|Mux120\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1543:1543:1543) (1376:1376:1376))
        (PORT datab (366:366:366) (421:421:421))
        (PORT datad (255:255:255) (267:267:267))
        (IOPATH dataa combout (420:420:420) (371:371:371))
        (IOPATH datab combout (423:423:423) (380:380:380))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Link1\|rx_fsm_state\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1466:1466:1466) (1507:1507:1507))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (1924:1924:1924) (1842:1842:1842))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|carrier_buffer\[5\]\[0\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1401:1401:1401) (1290:1290:1290))
        (PORT datac (536:536:536) (537:537:537))
        (PORT datad (1428:1428:1428) (1330:1330:1330))
        (IOPATH dataa combout (375:375:375) (371:371:371))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|carrier_buffer\[4\]\[7\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1247:1247:1247) (1130:1130:1130))
        (PORT datad (903:903:903) (852:852:852))
        (IOPATH dataa combout (428:428:428) (450:450:450))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|carrier_buffer\[0\]\[1\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (313:313:313) (326:326:326))
        (PORT datab (612:612:612) (604:604:604))
        (PORT datac (875:875:875) (832:832:832))
        (PORT datad (251:251:251) (260:260:260))
        (IOPATH dataa combout (435:435:435) (407:407:407))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|carrier_buffer\[0\]\[1\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (948:948:948) (909:909:909))
        (PORT datab (952:952:952) (876:876:876))
        (PORT datac (831:831:831) (724:724:724))
        (PORT datad (856:856:856) (732:732:732))
        (IOPATH dataa combout (408:408:408) (425:425:425))
        (IOPATH datab combout (415:415:415) (425:425:425))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Link1\|carrier_buffer\[0\]\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1452:1452:1452) (1493:1493:1493))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (1862:1862:1862) (1638:1638:1638))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|Selector174\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (2729:2729:2729) (2351:2351:2351))
        (PORT datad (1373:1373:1373) (1290:1290:1290))
        (IOPATH datab combout (380:380:380) (380:380:380))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Link1\|carrier_buffer\[0\]\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1452:1452:1452) (1493:1493:1493))
        (PORT asdata (1247:1247:1247) (1138:1138:1138))
        (PORT ena (1862:1862:1862) (1638:1638:1638))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|Add6\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (344:344:344) (404:404:404))
        (PORT datab (336:336:336) (390:390:390))
        (IOPATH dataa combout (408:408:408) (425:425:425))
        (IOPATH dataa cout (486:486:486) (375:375:375))
        (IOPATH datab combout (415:415:415) (425:425:425))
        (IOPATH datab cout (497:497:497) (381:381:381))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|Mux327\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (883:883:883) (804:804:804))
        (PORT datab (1393:1393:1393) (1239:1239:1239))
        (PORT datac (1814:1814:1814) (1693:1693:1693))
        (PORT datad (949:949:949) (898:898:898))
        (IOPATH dataa combout (428:428:428) (449:449:449))
        (IOPATH datab combout (437:437:437) (407:407:407))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|Selector169\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (1563:1563:1563) (1403:1403:1403))
        (PORT datad (1342:1342:1342) (1260:1260:1260))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Link1\|carrier_buffer\[0\]\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1452:1452:1452) (1493:1493:1493))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (1862:1862:1862) (1638:1638:1638))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|Selector170\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (2799:2799:2799) (2599:2599:2599))
        (PORT datad (1341:1341:1341) (1259:1259:1259))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Link1\|carrier_buffer\[0\]\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1452:1452:1452) (1493:1493:1493))
        (PORT asdata (867:867:867) (799:799:799))
        (PORT ena (1862:1862:1862) (1638:1638:1638))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|Selector171\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1837:1837:1837) (1636:1636:1636))
        (PORT datad (1342:1342:1342) (1261:1261:1261))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Link1\|carrier_buffer\[0\]\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1452:1452:1452) (1493:1493:1493))
        (PORT asdata (653:653:653) (666:666:666))
        (PORT ena (1862:1862:1862) (1638:1638:1638))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|Selector172\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (1543:1543:1543) (1379:1379:1379))
        (PORT datad (1372:1372:1372) (1289:1289:1289))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Link1\|carrier_buffer\[0\]\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1452:1452:1452) (1493:1493:1493))
        (PORT asdata (2420:2420:2420) (2160:2160:2160))
        (PORT ena (1862:1862:1862) (1638:1638:1638))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|Selector173\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (1669:1669:1669) (1496:1496:1496))
        (PORT datad (1427:1427:1427) (1329:1329:1329))
        (IOPATH datab combout (380:380:380) (380:380:380))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Link1\|carrier_buffer\[0\]\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1452:1452:1452) (1493:1493:1493))
        (PORT asdata (1215:1215:1215) (1114:1114:1114))
        (PORT ena (1862:1862:1862) (1638:1638:1638))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|Add6\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (336:336:336) (391:391:391))
        (IOPATH datab combout (423:423:423) (451:451:451))
        (IOPATH datab cout (497:497:497) (381:381:381))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|Add6\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (599:599:599) (623:623:623))
        (IOPATH dataa combout (420:420:420) (400:400:400))
        (IOPATH dataa cout (486:486:486) (375:375:375))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|Add6\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (339:339:339) (399:399:399))
        (IOPATH dataa combout (428:428:428) (450:450:450))
        (IOPATH dataa cout (486:486:486) (375:375:375))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|Add6\~8)
    (DELAY
      (ABSOLUTE
        (PORT datab (337:337:337) (392:392:392))
        (IOPATH datab combout (423:423:423) (398:398:398))
        (IOPATH datab cout (497:497:497) (381:381:381))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|Add6\~10)
    (DELAY
      (ABSOLUTE
        (PORT datab (338:338:338) (393:393:393))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datab cout (497:497:497) (381:381:381))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|Selector168\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1373:1373:1373) (1257:1257:1257))
        (PORT datad (1342:1342:1342) (1261:1261:1261))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Link1\|carrier_buffer\[0\]\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1452:1452:1452) (1493:1493:1493))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (1862:1862:1862) (1638:1638:1638))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|Add6\~12)
    (DELAY
      (ABSOLUTE
        (PORT datad (298:298:298) (353:353:353))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|Mux327\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (927:927:927) (836:836:836))
        (PORT datab (1309:1309:1309) (1147:1147:1147))
        (PORT datac (931:931:931) (826:826:826))
        (PORT datad (1230:1230:1230) (1090:1090:1090))
        (IOPATH dataa combout (414:414:414) (450:450:450))
        (IOPATH datab combout (423:423:423) (453:453:453))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|Mux327\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (549:549:549) (456:456:456))
        (PORT datab (1620:1620:1620) (1450:1450:1450))
        (PORT datac (227:227:227) (243:243:243))
        (PORT datad (1586:1586:1586) (1421:1421:1421))
        (IOPATH dataa combout (414:414:414) (450:450:450))
        (IOPATH datab combout (423:423:423) (453:453:453))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|Mux327\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1210:1210:1210) (1086:1086:1086))
        (PORT datab (1511:1511:1511) (1249:1249:1249))
        (PORT datac (1713:1713:1713) (1541:1541:1541))
        (PORT datad (916:916:916) (852:852:852))
        (IOPATH dataa combout (420:420:420) (450:450:450))
        (IOPATH datab combout (423:423:423) (453:453:453))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|Mux327\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (879:879:879) (716:716:716))
        (PORT datab (805:805:805) (697:697:697))
        (PORT datac (1164:1164:1164) (1100:1100:1100))
        (PORT datad (744:744:744) (604:604:604))
        (IOPATH dataa combout (351:351:351) (371:371:371))
        (IOPATH datab combout (357:357:357) (380:380:380))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|Mux327\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (735:735:735) (615:615:615))
        (PORT datab (915:915:915) (858:858:858))
        (PORT datac (232:232:232) (250:250:250))
        (PORT datad (842:842:842) (729:729:729))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (384:384:384) (398:398:398))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|Mux327\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1189:1189:1189) (1041:1041:1041))
        (PORT datab (415:415:415) (488:488:488))
        (PORT datac (569:569:569) (564:564:564))
        (PORT datad (897:897:897) (775:775:775))
        (IOPATH dataa combout (350:350:350) (371:371:371))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|Mux327\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (809:809:809) (646:646:646))
        (PORT datab (1023:1023:1023) (940:940:940))
        (PORT datad (225:225:225) (232:232:232))
        (IOPATH dataa combout (408:408:408) (425:425:425))
        (IOPATH datab combout (423:423:423) (451:451:451))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Link1\|tx_fsm_state\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1444:1444:1444) (1488:1488:1488))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (1034:1034:1034) (1005:1005:1005))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|Selector66\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (367:367:367) (435:435:435))
        (PORT datab (1022:1022:1022) (940:940:940))
        (PORT datad (369:369:369) (445:445:445))
        (IOPATH dataa combout (374:374:374) (392:392:392))
        (IOPATH datab combout (384:384:384) (398:398:398))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|Selector66\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (1587:1587:1587) (1386:1386:1386))
        (PORT datac (225:225:225) (241:241:241))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datac combout (305:305:305) (285:285:285))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Link1\|state\.s_txing)
    (DELAY
      (ABSOLUTE
        (PORT clk (1444:1444:1444) (1488:1488:1488))
        (PORT asdata (1726:1726:1726) (1538:1538:1538))
        (PORT ena (2123:2123:2123) (1975:1975:1975))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|Selector143\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (344:344:344) (400:400:400))
        (PORT datac (882:882:882) (825:825:825))
        (PORT datad (1633:1633:1633) (1589:1589:1589))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|Selector143\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (937:937:937) (875:875:875))
        (PORT datab (416:416:416) (489:489:489))
        (PORT datac (571:571:571) (566:566:566))
        (PORT datad (229:229:229) (237:237:237))
        (IOPATH dataa combout (435:435:435) (407:407:407))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Link1\|iob_uart_write)
    (DELAY
      (ABSOLUTE
        (PORT clk (1444:1444:1444) (1488:1488:1488))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (2123:2123:2123) (1975:1975:1975))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Controller1\|tx_baud_counter\[0\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT datab (325:325:325) (382:382:382))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datab cout (497:497:497) (381:381:381))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Controller1\|tx_baud_counter\[1\]\~18)
    (DELAY
      (ABSOLUTE
        (PORT datac (1235:1235:1235) (1102:1102:1102))
        (PORT datad (237:237:237) (247:247:247))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Controller1\|tx_baud_counter\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1447:1447:1447) (1491:1491:1491))
        (PORT d (90:90:90) (101:101:101))
        (PORT sclr (845:845:845) (900:900:900))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sclr (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Controller1\|tx_baud_counter\[1\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (327:327:327) (389:389:389))
        (IOPATH dataa combout (414:414:414) (444:444:444))
        (IOPATH dataa cout (486:486:486) (375:375:375))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Controller1\|tx_baud_counter\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1447:1447:1447) (1491:1491:1491))
        (PORT d (90:90:90) (101:101:101))
        (PORT sclr (845:845:845) (900:900:900))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sclr (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Controller1\|tx_baud_counter\[2\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (329:329:329) (393:393:393))
        (IOPATH dataa combout (435:435:435) (425:425:425))
        (IOPATH dataa cout (486:486:486) (375:375:375))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Controller1\|tx_baud_counter\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1447:1447:1447) (1491:1491:1491))
        (PORT d (90:90:90) (101:101:101))
        (PORT sclr (845:845:845) (900:900:900))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sclr (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Controller1\|tx_baud_counter\[3\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT datab (326:326:326) (384:384:384))
        (IOPATH datab combout (423:423:423) (451:451:451))
        (IOPATH datab cout (497:497:497) (381:381:381))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Controller1\|tx_baud_counter\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1447:1447:1447) (1491:1491:1491))
        (PORT d (90:90:90) (101:101:101))
        (PORT sclr (845:845:845) (900:900:900))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sclr (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Controller1\|Equal4\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (331:331:331) (395:395:395))
        (PORT datab (329:329:329) (386:386:386))
        (PORT datac (285:285:285) (351:351:351))
        (PORT datad (287:287:287) (347:347:347))
        (IOPATH dataa combout (373:373:373) (380:380:380))
        (IOPATH datab combout (384:384:384) (386:386:386))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Controller1\|tx_baud_counter\[4\]\~19)
    (DELAY
      (ABSOLUTE
        (PORT datab (325:325:325) (383:383:383))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datab cout (497:497:497) (381:381:381))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Controller1\|tx_baud_counter\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1447:1447:1447) (1491:1491:1491))
        (PORT d (90:90:90) (101:101:101))
        (PORT sclr (845:845:845) (900:900:900))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sclr (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Controller1\|tx_baud_counter\[5\]\~21)
    (DELAY
      (ABSOLUTE
        (PORT datab (327:327:327) (384:384:384))
        (IOPATH datab combout (423:423:423) (451:451:451))
        (IOPATH datab cout (497:497:497) (381:381:381))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Controller1\|tx_baud_counter\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1447:1447:1447) (1491:1491:1491))
        (PORT d (90:90:90) (101:101:101))
        (PORT sclr (845:845:845) (900:900:900))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sclr (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Controller1\|tx_baud_counter\[6\]\~23)
    (DELAY
      (ABSOLUTE
        (PORT datab (340:340:340) (396:396:396))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datab cout (497:497:497) (381:381:381))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Controller1\|tx_baud_counter\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1447:1447:1447) (1491:1491:1491))
        (PORT d (90:90:90) (101:101:101))
        (PORT sclr (845:845:845) (900:900:900))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sclr (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Controller1\|tx_baud_counter\[7\]\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (328:328:328) (390:390:390))
        (IOPATH dataa combout (414:414:414) (444:444:444))
        (IOPATH dataa cout (486:486:486) (375:375:375))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Controller1\|tx_baud_counter\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1447:1447:1447) (1491:1491:1491))
        (PORT d (90:90:90) (101:101:101))
        (PORT sclr (845:845:845) (900:900:900))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sclr (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Controller1\|Equal4\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (559:559:559) (540:540:540))
        (PORT datab (328:328:328) (386:386:386))
        (PORT datac (286:286:286) (354:354:354))
        (PORT datad (286:286:286) (345:345:345))
        (IOPATH dataa combout (373:373:373) (380:380:380))
        (IOPATH datab combout (384:384:384) (386:386:386))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Controller1\|tx_baud_counter\[8\]\~27)
    (DELAY
      (ABSOLUTE
        (PORT datab (324:324:324) (381:381:381))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datab cout (497:497:497) (381:381:381))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Controller1\|tx_baud_counter\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1447:1447:1447) (1491:1491:1491))
        (PORT d (90:90:90) (101:101:101))
        (PORT sclr (845:845:845) (900:900:900))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sclr (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Controller1\|tx_baud_counter\[9\]\~29)
    (DELAY
      (ABSOLUTE
        (PORT dataa (329:329:329) (391:391:391))
        (IOPATH dataa combout (435:435:435) (444:444:444))
        (IOPATH cin combout (549:549:549) (519:519:519))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Controller1\|tx_baud_counter\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1447:1447:1447) (1491:1491:1491))
        (PORT d (90:90:90) (101:101:101))
        (PORT sclr (845:845:845) (900:900:900))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sclr (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Controller1\|Equal4\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (274:274:274) (287:287:287))
        (PORT datab (267:267:267) (274:274:274))
        (PORT datac (287:287:287) (355:355:355))
        (PORT datad (287:287:287) (346:346:346))
        (IOPATH dataa combout (375:375:375) (371:371:371))
        (IOPATH datab combout (377:377:377) (380:380:380))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Controller1\|tx_baud_tick\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (1240:1240:1240) (1107:1107:1107))
        (PORT datad (232:232:232) (242:242:242))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Controller1\|tx_baud_tick)
    (DELAY
      (ABSOLUTE
        (PORT clk (1447:1447:1447) (1491:1491:1491))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Controller1\|uart_tx_state\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (535:535:535) (480:480:480))
        (PORT datab (1189:1189:1189) (1017:1017:1017))
        (PORT datad (813:813:813) (668:668:668))
        (IOPATH dataa combout (408:408:408) (425:425:425))
        (IOPATH datab combout (423:423:423) (425:425:425))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Controller1\|uart_tx_state\.tx_send_data)
    (DELAY
      (ABSOLUTE
        (PORT clk (1444:1444:1444) (1487:1487:1487))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Controller1\|uart_tx_count\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (289:289:289) (309:309:309))
        (PORT datab (906:906:906) (838:838:838))
        (PORT datad (1615:1615:1615) (1425:1425:1425))
        (IOPATH dataa combout (414:414:414) (444:444:444))
        (IOPATH datab combout (423:423:423) (425:425:425))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Controller1\|uart_tx_count\[2\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (942:942:942) (798:798:798))
        (PORT datab (901:901:901) (832:832:832))
        (PORT datac (1493:1493:1493) (1329:1329:1329))
        (PORT datad (1157:1157:1157) (1030:1030:1030))
        (IOPATH dataa combout (435:435:435) (425:425:425))
        (IOPATH datab combout (377:377:377) (380:380:380))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Controller1\|uart_tx_count\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1443:1443:1443) (1487:1487:1487))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (1034:1034:1034) (1005:1005:1005))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Controller1\|uart_tx_count\[2\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (288:288:288) (307:307:307))
        (PORT datab (326:326:326) (383:383:383))
        (PORT datac (863:863:863) (804:804:804))
        (PORT datad (1616:1616:1616) (1426:1426:1426))
        (IOPATH dataa combout (414:414:414) (444:444:444))
        (IOPATH datab combout (423:423:423) (451:451:451))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Controller1\|uart_tx_count\~4)
    (DELAY
      (ABSOLUTE
        (PORT datad (237:237:237) (248:248:248))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Controller1\|uart_tx_count\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1443:1443:1443) (1487:1487:1487))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (1034:1034:1034) (1005:1005:1005))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Controller1\|uart_tx_count\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (328:328:328) (390:390:390))
        (PORT datad (237:237:237) (248:248:248))
        (IOPATH dataa combout (375:375:375) (392:392:392))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Controller1\|uart_tx_count\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1443:1443:1443) (1487:1487:1487))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (1034:1034:1034) (1005:1005:1005))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Controller1\|Add6\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (277:277:277) (340:340:340))
        (PORT datad (286:286:286) (346:346:346))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Controller1\|uart_tx_state\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (292:292:292) (312:312:312))
        (PORT datab (329:329:329) (386:386:386))
        (PORT datac (857:857:857) (798:798:798))
        (PORT datad (1157:1157:1157) (1030:1030:1030))
        (IOPATH dataa combout (351:351:351) (371:371:371))
        (IOPATH datab combout (357:357:357) (380:380:380))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Controller1\|uart_tx_state\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (801:801:801) (670:670:670))
        (PORT datab (340:340:340) (395:395:395))
        (PORT datac (1146:1146:1146) (982:982:982))
        (PORT datad (250:250:250) (259:259:259))
        (IOPATH dataa combout (414:414:414) (444:444:444))
        (IOPATH datab combout (423:423:423) (380:380:380))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Controller1\|uart_tx_state\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (270:270:270) (281:281:281))
        (PORT datac (761:761:761) (634:634:634))
        (PORT datad (1572:1572:1572) (1392:1392:1392))
        (IOPATH dataa combout (435:435:435) (425:425:425))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Controller1\|uart_tx_state\.tx_send_stop_bit)
    (DELAY
      (ABSOLUTE
        (PORT clk (1444:1444:1444) (1487:1487:1487))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Controller1\|uart_tx_state\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1270:1270:1270) (1132:1132:1132))
        (PORT datab (930:930:930) (843:843:843))
        (PORT datac (783:783:783) (708:708:708))
        (IOPATH dataa combout (428:428:428) (450:450:450))
        (IOPATH datab combout (393:393:393) (431:431:431))
        (IOPATH datac combout (301:301:301) (283:283:283))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Controller1\|uart_tx_state\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (538:538:538) (482:482:482))
        (PORT datab (1188:1188:1188) (1015:1015:1015))
        (PORT datad (815:815:815) (670:670:670))
        (IOPATH dataa combout (408:408:408) (425:425:425))
        (IOPATH datab combout (423:423:423) (425:425:425))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Controller1\|uart_tx_state\.tx_send_start_bit)
    (DELAY
      (ABSOLUTE
        (PORT clk (1444:1444:1444) (1487:1487:1487))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Controller1\|uart_tx_count\[2\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (943:943:943) (856:856:856))
        (PORT datac (293:293:293) (362:362:362))
        (PORT datad (825:825:825) (752:752:752))
        (IOPATH dataa combout (375:375:375) (371:371:371))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Controller1\|uart_rx_data_in_ack)
    (DELAY
      (ABSOLUTE
        (PORT clk (1444:1444:1444) (1487:1487:1487))
        (PORT d (90:90:90) (101:101:101))
        (PORT sclr (2185:2185:2185) (2053:2053:2053))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sclr (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|state\~42)
    (DELAY
      (ABSOLUTE
        (PORT dataa (926:926:926) (794:794:794))
        (PORT datab (1020:1020:1020) (937:937:937))
        (PORT datac (297:297:297) (360:360:360))
        (PORT datad (519:519:519) (511:511:511))
        (IOPATH dataa combout (428:428:428) (450:450:450))
        (IOPATH datab combout (384:384:384) (398:398:398))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|state\~41)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1417:1417:1417) (1287:1287:1287))
        (PORT datab (2097:2097:2097) (1876:1876:1876))
        (PORT datad (916:916:916) (853:853:853))
        (IOPATH dataa combout (428:428:428) (449:449:449))
        (IOPATH datab combout (437:437:437) (407:407:407))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|state\~43)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1148:1148:1148) (946:946:946))
        (PORT datab (1705:1705:1705) (1520:1520:1520))
        (PORT datac (751:751:751) (627:627:627))
        (PORT datad (1846:1846:1846) (1621:1621:1621))
        (IOPATH dataa combout (394:394:394) (400:400:400))
        (IOPATH datab combout (393:393:393) (431:431:431))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|main_proc\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (326:326:326) (384:384:384))
        (PORT datac (1241:1241:1241) (1064:1064:1064))
        (PORT datad (258:258:258) (269:269:269))
        (IOPATH datab combout (380:380:380) (380:380:380))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|state\~44)
    (DELAY
      (ABSOLUTE
        (PORT datab (1051:1051:1051) (1000:1000:1000))
        (PORT datac (1242:1242:1242) (1246:1246:1246))
        (IOPATH datab combout (423:423:423) (391:391:391))
        (IOPATH datac combout (305:305:305) (285:285:285))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|state\~45)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1266:1266:1266) (1204:1204:1204))
        (PORT datab (1302:1302:1302) (1227:1227:1227))
        (PORT datac (1321:1321:1321) (1209:1209:1209))
        (PORT datad (228:228:228) (235:235:235))
        (IOPATH dataa combout (349:349:349) (377:377:377))
        (IOPATH datab combout (354:354:354) (380:380:380))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|state\~47)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1014:1014:1014) (953:953:953))
        (PORT datab (1268:1268:1268) (1179:1179:1179))
        (PORT datac (1574:1574:1574) (1388:1388:1388))
        (PORT datad (1313:1313:1313) (1308:1308:1308))
        (IOPATH dataa combout (404:404:404) (450:450:450))
        (IOPATH datab combout (415:415:415) (425:425:425))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|Equal5\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (2032:2032:2032) (1753:1753:1753))
        (PORT datac (1963:1963:1963) (1711:1711:1711))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datac combout (301:301:301) (283:283:283))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|state\~38)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1290:1290:1290) (1183:1183:1183))
        (PORT datac (1607:1607:1607) (1418:1418:1418))
        (PORT datad (895:895:895) (833:833:833))
        (IOPATH dataa combout (375:375:375) (371:371:371))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|state\~39)
    (DELAY
      (ABSOLUTE
        (PORT dataa (275:275:275) (289:289:289))
        (PORT datab (1274:1274:1274) (1227:1227:1227))
        (PORT datac (1286:1286:1286) (1274:1274:1274))
        (PORT datad (226:226:226) (233:233:233))
        (IOPATH dataa combout (374:374:374) (392:392:392))
        (IOPATH datab combout (384:384:384) (398:398:398))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|state\~48)
    (DELAY
      (ABSOLUTE
        (PORT dataa (292:292:292) (304:304:304))
        (PORT datab (1489:1489:1489) (1372:1372:1372))
        (PORT datac (1348:1348:1348) (1235:1235:1235))
        (PORT datad (1199:1199:1199) (1048:1048:1048))
        (IOPATH dataa combout (351:351:351) (371:371:371))
        (IOPATH datab combout (357:357:357) (380:380:380))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|state\~46)
    (DELAY
      (ABSOLUTE
        (PORT dataa (925:925:925) (862:862:862))
        (PORT datab (617:617:617) (603:603:603))
        (PORT datac (1378:1378:1378) (1271:1271:1271))
        (PORT datad (367:367:367) (443:443:443))
        (IOPATH dataa combout (414:414:414) (444:444:444))
        (IOPATH datab combout (357:357:357) (380:380:380))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|state\~49)
    (DELAY
      (ABSOLUTE
        (PORT dataa (269:269:269) (281:281:281))
        (PORT datab (611:611:611) (554:554:554))
        (PORT datac (809:809:809) (717:717:717))
        (PORT datad (831:831:831) (696:696:696))
        (IOPATH dataa combout (375:375:375) (371:371:371))
        (IOPATH datab combout (384:384:384) (386:386:386))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|state\~50)
    (DELAY
      (ABSOLUTE
        (PORT datac (1235:1235:1235) (1100:1100:1100))
        (PORT datad (859:859:859) (749:749:749))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|state\~40)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1622:1622:1622) (1451:1451:1451))
        (PORT datac (1769:1769:1769) (1599:1599:1599))
        (PORT datad (1285:1285:1285) (1144:1144:1144))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|state\~51)
    (DELAY
      (ABSOLUTE
        (PORT dataa (803:803:803) (676:676:676))
        (PORT datab (1741:1741:1741) (1676:1676:1676))
        (PORT datac (1614:1614:1614) (1385:1385:1385))
        (PORT datad (1613:1613:1613) (1387:1387:1387))
        (IOPATH dataa combout (404:404:404) (450:450:450))
        (IOPATH datab combout (415:415:415) (425:425:425))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|Selector166\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (1981:1981:1981) (1749:1749:1749))
        (PORT datac (1346:1346:1346) (1253:1253:1253))
        (PORT datad (1041:1041:1041) (997:997:997))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|carrier_buffer\[5\]\[0\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (311:311:311) (331:331:331))
        (PORT datab (614:614:614) (605:605:605))
        (PORT datac (875:875:875) (832:832:832))
        (IOPATH dataa combout (394:394:394) (400:400:400))
        (IOPATH datab combout (400:400:400) (391:391:391))
        (IOPATH datac combout (305:305:305) (285:285:285))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|carrier_buffer\[4\]\[7\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1207:1207:1207) (1022:1022:1022))
        (PORT datab (1005:1005:1005) (933:933:933))
        (PORT datac (884:884:884) (775:775:775))
        (PORT datad (1544:1544:1544) (1320:1320:1320))
        (IOPATH dataa combout (351:351:351) (371:371:371))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Link1\|carrier_buffer\[4\]\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1453:1453:1453) (1494:1494:1494))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (1942:1942:1942) (1727:1727:1727))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|Selector161\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1639:1639:1639) (1467:1467:1467))
        (PORT datab (1106:1106:1106) (1040:1040:1040))
        (PORT datac (1345:1345:1345) (1251:1251:1251))
        (IOPATH dataa combout (435:435:435) (407:407:407))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datac combout (301:301:301) (283:283:283))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Link1\|carrier_buffer\[4\]\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1453:1453:1453) (1494:1494:1494))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (1942:1942:1942) (1727:1727:1727))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|Selector163\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (1842:1842:1842) (1644:1644:1644))
        (PORT datac (1348:1348:1348) (1255:1255:1255))
        (PORT datad (1038:1038:1038) (993:993:993))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Link1\|carrier_buffer\[4\]\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1453:1453:1453) (1494:1494:1494))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (1942:1942:1942) (1727:1727:1727))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|Selector160\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (1358:1358:1358) (1247:1247:1247))
        (PORT datac (1348:1348:1348) (1255:1255:1255))
        (PORT datad (1039:1039:1039) (994:994:994))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Link1\|carrier_buffer\[4\]\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1453:1453:1453) (1494:1494:1494))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (1942:1942:1942) (1727:1727:1727))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|Selector162\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (1108:1108:1108) (1042:1042:1042))
        (PORT datac (1344:1344:1344) (1250:1250:1250))
        (PORT datad (2776:2776:2776) (2489:2489:2489))
        (IOPATH datab combout (384:384:384) (386:386:386))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Link1\|carrier_buffer\[4\]\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1453:1453:1453) (1494:1494:1494))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (1942:1942:1942) (1727:1727:1727))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|Selector64\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (328:328:328) (391:391:391))
        (PORT datab (337:337:337) (392:392:392))
        (PORT datac (282:282:282) (349:349:349))
        (PORT datad (299:299:299) (355:355:355))
        (IOPATH dataa combout (404:404:404) (450:450:450))
        (IOPATH datab combout (406:406:406) (453:453:453))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|Selector164\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (1102:1102:1102) (1035:1035:1035))
        (PORT datac (1347:1347:1347) (1254:1254:1254))
        (PORT datad (1576:1576:1576) (1417:1417:1417))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Link1\|carrier_buffer\[4\]\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1453:1453:1453) (1494:1494:1494))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (1942:1942:1942) (1727:1727:1727))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|Mux346\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (957:957:957) (873:873:873))
        (PORT datab (1251:1251:1251) (1121:1121:1121))
        (PORT datac (852:852:852) (737:737:737))
        (PORT datad (897:897:897) (828:828:828))
        (IOPATH dataa combout (414:414:414) (444:444:444))
        (IOPATH datab combout (423:423:423) (380:380:380))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|state\~52)
    (DELAY
      (ABSOLUTE
        (PORT dataa (277:277:277) (292:292:292))
        (PORT datab (683:683:683) (679:679:679))
        (PORT datac (1322:1322:1322) (1195:1195:1195))
        (PORT datad (1205:1205:1205) (1101:1101:1101))
        (IOPATH dataa combout (408:408:408) (425:425:425))
        (IOPATH datab combout (415:415:415) (431:431:431))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|state\~54)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1883:1883:1883) (1595:1595:1595))
        (PORT datab (1604:1604:1604) (1391:1391:1391))
        (PORT datad (1850:1850:1850) (1556:1556:1556))
        (IOPATH dataa combout (351:351:351) (371:371:371))
        (IOPATH datab combout (423:423:423) (451:451:451))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Link1\|state\.s_sdram_write)
    (DELAY
      (ABSOLUTE
        (PORT clk (1465:1465:1465) (1507:1507:1507))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|Selector276\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1583:1583:1583) (1426:1426:1426))
        (PORT datab (1354:1354:1354) (1214:1214:1214))
        (PORT datac (299:299:299) (362:362:362))
        (PORT datad (1643:1643:1643) (1477:1477:1477))
        (IOPATH dataa combout (392:392:392) (419:419:419))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|iob_sdram_cmd_wr\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (226:226:226) (241:241:241))
        (IOPATH datac combout (305:305:305) (285:285:285))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Link1\|iob_sdram_cmd_wr)
    (DELAY
      (ABSOLUTE
        (PORT clk (1468:1468:1468) (1512:1512:1512))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (2050:2050:2050) (1905:1905:1905))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DRAM_Controller1\|save_wr\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1234:1234:1234) (1108:1108:1108))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DRAM_Controller1\|main_proc\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1296:1296:1296) (1185:1185:1185))
        (PORT datad (301:301:301) (357:357:357))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE DRAM_Controller1\|save_wr)
    (DELAY
      (ABSOLUTE
        (PORT clk (1883:1883:1883) (1881:1881:1881))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (1623:1623:1623) (1480:1480:1480))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DRAM_Controller1\|state\~47)
    (DELAY
      (ABSOLUTE
        (PORT datab (363:363:363) (433:433:433))
        (PORT datac (317:317:317) (386:386:386))
        (PORT datad (1370:1370:1370) (1281:1281:1281))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE DRAM_Controller1\|state\.s_read_1)
    (DELAY
      (ABSOLUTE
        (PORT clk (1457:1457:1457) (1498:1498:1498))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DRAM_Controller1\|data_ready_delay\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1233:1233:1233) (1108:1108:1108))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE DRAM_Controller1\|data_ready_delay\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1434:1434:1434) (1478:1478:1478))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DRAM_Controller1\|data_ready_delay\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (279:279:279) (335:335:335))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE DRAM_Controller1\|data_ready_delay\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1434:1434:1434) (1478:1478:1478))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DRAM_Controller1\|data_ready_delay\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1503:1503:1503) (1341:1341:1341))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE DRAM_Controller1\|data_ready_delay\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1455:1455:1455) (1493:1493:1493))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DRAM_Controller1\|data_ready_delay\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (278:278:278) (333:333:333))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE DRAM_Controller1\|data_ready_delay\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1455:1455:1455) (1493:1493:1493))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE DRAM_Controller1\|data_ready_delay\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1455:1455:1455) (1493:1493:1493))
        (PORT asdata (702:702:702) (763:763:763))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE DRAM_Controller1\|data_ready)
    (DELAY
      (ABSOLUTE
        (PORT clk (1445:1445:1445) (1485:1485:1485))
        (PORT asdata (2017:2017:2017) (1854:1854:1854))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|Selector71\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2042:2042:2042) (1814:1814:1814))
        (PORT datab (340:340:340) (395:395:395))
        (PORT datad (923:923:923) (842:842:842))
        (IOPATH dataa combout (350:350:350) (377:377:377))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Link1\|state\.s_sdram_read_wait)
    (DELAY
      (ABSOLUTE
        (PORT clk (1444:1444:1444) (1488:1488:1488))
        (PORT asdata (2748:2748:2748) (2557:2557:2557))
        (PORT ena (2123:2123:2123) (1975:1975:1975))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|Selector167\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (1107:1107:1107) (1041:1041:1041))
        (PORT datac (1344:1344:1344) (1251:1251:1251))
        (PORT datad (1653:1653:1653) (1471:1471:1471))
        (IOPATH datab combout (423:423:423) (451:451:451))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Link1\|carrier_buffer\[4\]\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1453:1453:1453) (1494:1494:1494))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (1942:1942:1942) (1727:1727:1727))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|state\~55)
    (DELAY
      (ABSOLUTE
        (PORT datab (946:946:946) (880:880:880))
        (PORT datac (2050:2050:2050) (1970:1970:1970))
        (PORT datad (2160:2160:2160) (2017:2017:2017))
        (IOPATH datab combout (377:377:377) (380:380:380))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|state\~56)
    (DELAY
      (ABSOLUTE
        (PORT dataa (970:970:970) (883:883:883))
        (PORT datac (850:850:850) (735:735:735))
        (PORT datad (430:430:430) (362:362:362))
        (IOPATH dataa combout (374:374:374) (392:392:392))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|state\~64)
    (DELAY
      (ABSOLUTE
        (PORT dataa (953:953:953) (873:873:873))
        (PORT datab (267:267:267) (274:274:274))
        (PORT datac (900:900:900) (831:831:831))
        (PORT datad (818:818:818) (714:714:714))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Link1\|state\.s_fmem_erase_sector)
    (DELAY
      (ABSOLUTE
        (PORT clk (1464:1464:1464) (1505:1505:1505))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (1903:1903:1903) (1654:1654:1654))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|fmem_write_enable_next_state\.s_fmem_write_page\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (1258:1258:1258) (1141:1141:1141))
        (IOPATH datac combout (301:301:301) (283:283:283))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Link1\|fmem_write_enable_next_state\.s_fmem_write_page)
    (DELAY
      (ABSOLUTE
        (PORT clk (1449:1449:1449) (1493:1493:1493))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (1648:1648:1648) (1507:1507:1507))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|fmem_wait_next_state\~39)
    (DELAY
      (ABSOLUTE
        (PORT datab (1283:1283:1283) (1284:1284:1284))
        (PORT datad (1253:1253:1253) (1243:1243:1243))
        (IOPATH datab combout (380:380:380) (380:380:380))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Link1\|fmem_wait_next_state\.s_fmem_write_page)
    (DELAY
      (ABSOLUTE
        (PORT clk (1464:1464:1464) (1505:1505:1505))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (1983:1983:1983) (1907:1907:1907))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|state\~61)
    (DELAY
      (ABSOLUTE
        (PORT datab (318:318:318) (373:373:373))
        (PORT datad (1312:1312:1312) (1309:1309:1309))
        (IOPATH datab combout (380:380:380) (380:380:380))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|state\~62)
    (DELAY
      (ABSOLUTE
        (PORT dataa (946:946:946) (866:866:866))
        (PORT datab (269:269:269) (276:276:276))
        (PORT datac (897:897:897) (827:827:827))
        (PORT datad (816:816:816) (712:712:712))
        (IOPATH dataa combout (375:375:375) (371:371:371))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Link1\|state\.s_fmem_write_page)
    (DELAY
      (ABSOLUTE
        (PORT clk (1464:1464:1464) (1505:1505:1505))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (1903:1903:1903) (1654:1654:1654))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|fmem_write_enable_next_state\~36)
    (DELAY
      (ABSOLUTE
        (PORT datab (1396:1396:1396) (1388:1388:1388))
        (PORT datac (934:934:934) (891:891:891))
        (PORT datad (325:325:325) (400:400:400))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Link1\|state\.s_fmem_write_enable)
    (DELAY
      (ABSOLUTE
        (PORT clk (1441:1441:1441) (1487:1487:1487))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (2582:2582:2582) (2390:2390:2390))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|fmem_write_enable_next_state\.s_init\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (1395:1395:1395) (1303:1303:1303))
        (PORT datad (834:834:834) (717:717:717))
        (IOPATH datab combout (377:377:377) (380:380:380))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Link1\|fmem_write_enable_next_state\.s_init)
    (DELAY
      (ABSOLUTE
        (PORT clk (1449:1449:1449) (1493:1493:1493))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|fmem_wait_next_state\~41)
    (DELAY
      (ABSOLUTE
        (PORT datab (1286:1286:1286) (1287:1287:1287))
        (PORT datad (1218:1218:1218) (1201:1201:1201))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Link1\|fmem_wait_next_state\.s_init)
    (DELAY
      (ABSOLUTE
        (PORT clk (1464:1464:1464) (1505:1505:1505))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (1983:1983:1983) (1907:1907:1907))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|state\~68)
    (DELAY
      (ABSOLUTE
        (PORT datab (1350:1350:1350) (1350:1350:1350))
        (PORT datad (585:585:585) (586:586:586))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|state\~59)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1367:1367:1367) (1222:1222:1222))
        (PORT datab (1280:1280:1280) (1132:1132:1132))
        (PORT datac (760:760:760) (636:636:636))
        (PORT datad (1609:1609:1609) (1383:1383:1383))
        (IOPATH dataa combout (435:435:435) (407:407:407))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Link1\|state\.s_init)
    (DELAY
      (ABSOLUTE
        (PORT clk (1441:1441:1441) (1487:1487:1487))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (2202:2202:2202) (1914:1914:1914))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|Selector60\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1337:1337:1337) (1195:1195:1195))
        (PORT datab (1372:1372:1372) (1239:1239:1239))
        (IOPATH dataa combout (414:414:414) (444:444:444))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datac combout (415:415:415) (429:429:429))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Link1\|loading_memory)
    (DELAY
      (ABSOLUTE
        (PORT clk (1463:1463:1463) (1504:1504:1504))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (1097:1097:1097) (1122:1122:1122))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|Mux345\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (967:967:967) (881:881:881))
        (PORT datab (1252:1252:1252) (1122:1122:1122))
        (PORT datac (897:897:897) (827:827:827))
        (PORT datad (1209:1209:1209) (1106:1106:1106))
        (IOPATH dataa combout (428:428:428) (449:449:449))
        (IOPATH datab combout (437:437:437) (431:431:431))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|Selector64\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (929:929:929) (867:867:867))
        (PORT datab (410:410:410) (483:483:483))
        (PORT datac (967:967:967) (906:906:906))
        (PORT datad (322:322:322) (390:390:390))
        (IOPATH dataa combout (351:351:351) (371:371:371))
        (IOPATH datab combout (357:357:357) (380:380:380))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|Selector64\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (893:893:893) (772:772:772))
        (PORT datab (266:266:266) (272:272:272))
        (PORT datac (635:635:635) (650:650:650))
        (PORT datad (1121:1121:1121) (967:967:967))
        (IOPATH dataa combout (414:414:414) (444:444:444))
        (IOPATH datab combout (423:423:423) (451:451:451))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Link1\|fmem_wait_next_state\.s_listen)
    (DELAY
      (ABSOLUTE
        (PORT clk (1464:1464:1464) (1505:1505:1505))
        (PORT asdata (1325:1325:1325) (1252:1252:1252))
        (PORT ena (1983:1983:1983) (1907:1907:1907))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|Selector64\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1617:1617:1617) (1427:1427:1427))
        (PORT datab (1218:1218:1218) (1102:1102:1102))
        (PORT datad (1311:1311:1311) (1307:1307:1307))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|Selector64\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (910:910:910) (775:775:775))
        (PORT datab (613:613:613) (556:556:556))
        (PORT datac (225:225:225) (240:240:240))
        (IOPATH dataa combout (435:435:435) (407:407:407))
        (IOPATH datab combout (437:437:437) (407:407:407))
        (IOPATH datac combout (305:305:305) (285:285:285))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|Selector64\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1266:1266:1266) (1205:1205:1205))
        (PORT datab (1300:1300:1300) (1226:1226:1226))
        (PORT datac (1321:1321:1321) (1209:1209:1209))
        (IOPATH dataa combout (435:435:435) (407:407:407))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datac combout (301:301:301) (283:283:283))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|Equal5\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1289:1289:1289) (1182:1182:1182))
        (PORT datab (1272:1272:1272) (1224:1224:1224))
        (PORT datac (1607:1607:1607) (1418:1418:1418))
        (PORT datad (236:236:236) (248:248:248))
        (IOPATH dataa combout (374:374:374) (392:392:392))
        (IOPATH datab combout (380:380:380) (380:380:380))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|Selector67\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (1289:1289:1289) (1283:1283:1283))
        (PORT datac (1322:1322:1322) (1210:1210:1210))
        (PORT datad (1106:1106:1106) (949:949:949))
        (IOPATH datab combout (423:423:423) (451:451:451))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|Selector64\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (965:965:965) (812:812:812))
        (PORT datab (902:902:902) (771:771:771))
        (PORT datac (233:233:233) (251:251:251))
        (PORT datad (1181:1181:1181) (1015:1015:1015))
        (IOPATH dataa combout (374:374:374) (392:392:392))
        (IOPATH datab combout (423:423:423) (451:451:451))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|Selector64\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1716:1716:1716) (1646:1646:1646))
        (PORT datab (630:630:630) (569:569:569))
        (PORT datac (553:553:553) (504:504:504))
        (PORT datad (507:507:507) (474:474:474))
        (IOPATH dataa combout (394:394:394) (400:400:400))
        (IOPATH datab combout (400:400:400) (391:391:391))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|Selector64\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (327:327:327) (389:389:389))
        (PORT datab (816:816:816) (705:705:705))
        (PORT datac (1322:1322:1322) (1183:1183:1183))
        (PORT datad (808:808:808) (690:690:690))
        (IOPATH dataa combout (392:392:392) (419:419:419))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Link1\|state\.s_listen)
    (DELAY
      (ABSOLUTE
        (PORT clk (1463:1463:1463) (1504:1504:1504))
        (PORT asdata (1681:1681:1681) (1559:1559:1559))
        (PORT ena (1097:1097:1097) (1122:1122:1122))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|state\~60)
    (DELAY
      (ABSOLUTE
        (PORT datab (1346:1346:1346) (1347:1347:1347))
        (PORT datac (1291:1291:1291) (1279:1279:1279))
        (IOPATH datab combout (423:423:423) (451:451:451))
        (IOPATH datac combout (305:305:305) (285:285:285))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Link1\|state\.s_rxing)
    (DELAY
      (ABSOLUTE
        (PORT clk (1441:1441:1441) (1487:1487:1487))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (2202:2202:2202) (1914:1914:1914))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|Selector67\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1024:1024:1024) (984:984:984))
        (PORT datab (1053:1053:1053) (1002:1002:1002))
        (PORT datac (233:233:233) (251:251:251))
        (PORT datad (845:845:845) (734:734:734))
        (IOPATH dataa combout (351:351:351) (371:371:371))
        (IOPATH datab combout (357:357:357) (380:380:380))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Link1\|state\.s_ctrl_switch)
    (DELAY
      (ABSOLUTE
        (PORT clk (1449:1449:1449) (1493:1493:1493))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (2096:2096:2096) (1973:1973:1973))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|state\~66)
    (DELAY
      (ABSOLUTE
        (PORT dataa (925:925:925) (859:859:859))
        (PORT datab (2163:2163:2163) (2043:2043:2043))
        (PORT datad (2588:2588:2588) (2403:2403:2403))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|state\~53)
    (DELAY
      (ABSOLUTE
        (PORT datac (1461:1461:1461) (1192:1192:1192))
        (PORT datad (1317:1317:1317) (1224:1224:1224))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|state\~65)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1380:1380:1380) (1237:1237:1237))
        (PORT datab (1212:1212:1212) (1027:1027:1027))
        (PORT datac (630:630:630) (645:645:645))
        (PORT datad (236:236:236) (248:248:248))
        (IOPATH dataa combout (428:428:428) (449:449:449))
        (IOPATH datab combout (437:437:437) (407:407:407))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|state\~67)
    (DELAY
      (ABSOLUTE
        (PORT dataa (270:270:270) (281:281:281))
        (PORT datab (1603:1603:1603) (1390:1390:1390))
        (PORT datad (1528:1528:1528) (1300:1300:1300))
        (IOPATH dataa combout (351:351:351) (371:371:371))
        (IOPATH datab combout (423:423:423) (451:451:451))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Link1\|state\.s_fmem_read_page)
    (DELAY
      (ABSOLUTE
        (PORT clk (1465:1465:1465) (1507:1507:1507))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|iob_fmem_enable\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (617:617:617) (570:570:570))
        (PORT datad (1245:1245:1245) (1249:1249:1249))
        (IOPATH dataa combout (428:428:428) (450:450:450))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|Selector334\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (974:974:974) (925:925:925))
        (PORT datab (342:342:342) (398:398:398))
        (PORT datac (1354:1354:1354) (1358:1358:1358))
        (PORT datad (320:320:320) (395:395:395))
        (IOPATH dataa combout (408:408:408) (425:425:425))
        (IOPATH datab combout (423:423:423) (425:425:425))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|Selector334\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (376:376:376) (450:450:450))
        (PORT datab (1326:1326:1326) (1259:1259:1259))
        (PORT datad (228:228:228) (236:236:236))
        (IOPATH dataa combout (414:414:414) (444:444:444))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Link1\|iob_fmem_enable)
    (DELAY
      (ABSOLUTE
        (PORT clk (1441:1441:1441) (1487:1487:1487))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (2582:2582:2582) (2390:2390:2390))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FLASHMEM_Controller1\|Selector52\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (270:270:270) (282:282:282))
        (PORT datac (1570:1570:1570) (1414:1414:1414))
        (PORT datad (316:316:316) (379:379:379))
        (IOPATH dataa combout (435:435:435) (425:425:425))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FLASHMEM_Controller1\|state\.s_control)
    (DELAY
      (ABSOLUTE
        (PORT clk (1476:1476:1476) (1517:1517:1517))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FLASHMEM_Controller1\|trans_state\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (907:907:907) (759:759:759))
        (PORT datab (266:266:266) (273:273:273))
        (PORT datac (443:443:443) (380:380:380))
        (PORT datad (958:958:958) (890:890:890))
        (IOPATH dataa combout (350:350:350) (371:371:371))
        (IOPATH datab combout (354:354:354) (380:380:380))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FLASHMEM_Controller1\|trans_state\.s_trans_null)
    (DELAY
      (ABSOLUTE
        (PORT clk (1463:1463:1463) (1502:1502:1502))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (973:973:973) (946:946:946))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|iob_fmem_instruction\[1\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT datad (1284:1284:1284) (1173:1173:1173))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|iob_fmem_instruction\[0\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (975:975:975) (927:927:927))
        (PORT datab (1397:1397:1397) (1390:1390:1390))
        (PORT datac (1834:1834:1834) (1683:1683:1683))
        (PORT datad (321:321:321) (395:395:395))
        (IOPATH dataa combout (392:392:392) (419:419:419))
        (IOPATH datab combout (393:393:393) (431:431:431))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|iob_fmem_instruction\[0\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (970:970:970) (921:921:921))
        (PORT datab (276:276:276) (285:285:285))
        (PORT datac (1355:1355:1355) (1358:1358:1358))
        (PORT datad (1260:1260:1260) (1213:1213:1213))
        (IOPATH dataa combout (349:349:349) (371:371:371))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Link1\|iob_fmem_instruction\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1463:1463:1463) (1501:1501:1501))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (2085:2085:2085) (1904:1904:1904))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FLASHMEM_Controller1\|flash_opcode\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (596:596:596) (587:587:587))
        (PORT datac (277:277:277) (340:340:340))
        (IOPATH dataa combout (414:414:414) (444:444:444))
        (IOPATH datac combout (305:305:305) (285:285:285))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FLASHMEM_Controller1\|flash_opcode\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1176:1176:1176) (1047:1047:1047))
        (PORT datac (1158:1158:1158) (1027:1027:1027))
        (IOPATH dataa combout (414:414:414) (444:444:444))
        (IOPATH datac combout (305:305:305) (285:285:285))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|iob_fmem_instruction\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1265:1265:1265) (1158:1158:1158))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Link1\|iob_fmem_instruction\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1463:1463:1463) (1501:1501:1501))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (2085:2085:2085) (1904:1904:1904))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FLASHMEM_Controller1\|flash_opcode\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (596:596:596) (587:587:587))
        (PORT datac (277:277:277) (340:340:340))
        (IOPATH dataa combout (435:435:435) (425:425:425))
        (IOPATH datac combout (305:305:305) (285:285:285))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FLASHMEM_Controller1\|flash_opcode\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1463:1463:1463) (1501:1501:1501))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (1467:1467:1467) (1303:1303:1303))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|iob_fmem_instruction\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1286:1286:1286) (1175:1175:1175))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Link1\|iob_fmem_instruction\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1463:1463:1463) (1501:1501:1501))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (2085:2085:2085) (1904:1904:1904))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FLASHMEM_Controller1\|flash_opcode\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (596:596:596) (587:587:587))
        (PORT datac (279:279:279) (342:342:342))
        (IOPATH dataa combout (414:414:414) (444:444:444))
        (IOPATH datac combout (305:305:305) (285:285:285))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FLASHMEM_Controller1\|flash_opcode\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1463:1463:1463) (1501:1501:1501))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (1467:1467:1467) (1303:1303:1303))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Link1\|iob_fmem_instruction\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1449:1449:1449) (1493:1493:1493))
        (PORT asdata (1691:1691:1691) (1677:1677:1677))
        (PORT ena (1578:1578:1578) (1437:1437:1437))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FLASHMEM_Controller1\|flash_opcode\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (596:596:596) (587:587:587))
        (PORT datac (1206:1206:1206) (1062:1062:1062))
        (IOPATH dataa combout (435:435:435) (425:425:425))
        (IOPATH datac combout (305:305:305) (285:285:285))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FLASHMEM_Controller1\|flash_opcode\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1463:1463:1463) (1501:1501:1501))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (1467:1467:1467) (1303:1303:1303))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FLASHMEM_Controller1\|state\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (384:384:384) (473:473:473))
        (PORT datab (392:392:392) (465:465:465))
        (PORT datac (331:331:331) (416:416:416))
        (PORT datad (342:342:342) (418:418:418))
        (IOPATH dataa combout (420:420:420) (450:450:450))
        (IOPATH datab combout (423:423:423) (425:425:425))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FLASHMEM_Controller1\|flash_opcode\[0\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (837:837:837) (761:761:761))
        (PORT datab (877:877:877) (808:808:808))
        (PORT datac (227:227:227) (243:243:243))
        (PORT datad (803:803:803) (646:646:646))
        (IOPATH dataa combout (392:392:392) (419:419:419))
        (IOPATH datab combout (400:400:400) (391:391:391))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FLASHMEM_Controller1\|flash_opcode\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1463:1463:1463) (1501:1501:1501))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (1467:1467:1467) (1303:1303:1303))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FLASHMEM_Controller1\|Equal6\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (382:382:382) (470:470:470))
        (PORT datab (391:391:391) (465:465:465))
        (PORT datac (334:334:334) (419:419:419))
        (PORT datad (339:339:339) (415:415:415))
        (IOPATH dataa combout (435:435:435) (407:407:407))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FLASHMEM_Controller1\|Selector63\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (902:902:902) (846:846:846))
        (PORT datab (1234:1234:1234) (1063:1063:1063))
        (PORT datac (941:941:941) (859:859:859))
        (PORT datad (897:897:897) (821:821:821))
        (IOPATH dataa combout (351:351:351) (371:371:371))
        (IOPATH datab combout (357:357:357) (380:380:380))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FLASHMEM_Controller1\|Selector63\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1160:1160:1160) (955:955:955))
        (PORT datab (1193:1193:1193) (1028:1028:1028))
        (PORT datac (227:227:227) (242:242:242))
        (PORT datad (883:883:883) (816:816:816))
        (IOPATH dataa combout (351:351:351) (371:371:371))
        (IOPATH datab combout (357:357:357) (380:380:380))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FLASHMEM_Controller1\|Equal9\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (385:385:385) (474:474:474))
        (PORT datab (390:390:390) (464:464:464))
        (PORT datac (328:328:328) (412:412:412))
        (PORT datad (344:344:344) (420:420:420))
        (IOPATH dataa combout (408:408:408) (425:425:425))
        (IOPATH datab combout (415:415:415) (425:425:425))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FLASHMEM_Controller1\|main_proc\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (280:280:280) (296:296:296))
        (PORT datab (291:291:291) (299:299:299))
        (PORT datac (241:241:241) (263:263:263))
        (PORT datad (1078:1078:1078) (909:909:909))
        (IOPATH dataa combout (408:408:408) (425:425:425))
        (IOPATH datab combout (415:415:415) (425:425:425))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FLASHMEM_Controller1\|Equal0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (280:280:280) (296:296:296))
        (PORT datab (1626:1626:1626) (1439:1439:1439))
        (PORT datac (241:241:241) (263:263:263))
        (PORT datad (1427:1427:1427) (1227:1227:1227))
        (IOPATH dataa combout (392:392:392) (419:419:419))
        (IOPATH datab combout (400:400:400) (391:391:391))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FLASHMEM_Controller1\|flash_readbuff\[0\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT datab (1350:1350:1350) (1248:1248:1248))
        (PORT datac (1874:1874:1874) (1662:1662:1662))
        (IOPATH datab combout (423:423:423) (391:391:391))
        (IOPATH datac combout (305:305:305) (285:285:285))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FLASHMEM_Controller1\|Equal5\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (385:385:385) (473:473:473))
        (PORT datab (392:392:392) (465:465:465))
        (PORT datac (331:331:331) (415:415:415))
        (PORT datad (343:343:343) (418:418:418))
        (IOPATH dataa combout (373:373:373) (380:380:380))
        (IOPATH datab combout (377:377:377) (380:380:380))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FLASHMEM_Controller1\|main_proc\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1110:1110:1110) (929:929:929))
        (PORT datab (1166:1166:1166) (963:963:963))
        (PORT datac (1161:1161:1161) (989:989:989))
        (PORT datad (482:482:482) (410:410:410))
        (IOPATH dataa combout (420:420:420) (400:400:400))
        (IOPATH datab combout (384:384:384) (386:386:386))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FLASHMEM_Controller1\|Selector2\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1264:1264:1264) (1175:1175:1175))
        (PORT datab (1126:1126:1126) (948:948:948))
        (PORT datac (928:928:928) (865:865:865))
        (PORT datad (1232:1232:1232) (1106:1106:1106))
        (IOPATH dataa combout (414:414:414) (444:444:444))
        (IOPATH datab combout (423:423:423) (380:380:380))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FLASHMEM_Controller1\|Selector2\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (388:388:388) (477:477:477))
        (PORT datab (393:393:393) (466:466:466))
        (PORT datac (329:329:329) (413:413:413))
        (PORT datad (347:347:347) (423:423:423))
        (IOPATH dataa combout (349:349:349) (377:377:377))
        (IOPATH datab combout (354:354:354) (380:380:380))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FLASHMEM_Controller1\|Selector2\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (904:904:904) (769:769:769))
        (PORT datab (870:870:870) (755:755:755))
        (PORT datad (444:444:444) (382:382:382))
        (IOPATH dataa combout (420:420:420) (400:400:400))
        (IOPATH datab combout (380:380:380) (380:380:380))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FLASHMEM_Controller1\|trans_state\.s_trans_addr)
    (DELAY
      (ABSOLUTE
        (PORT clk (1463:1463:1463) (1502:1502:1502))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (1751:1751:1751) (1648:1648:1648))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FLASHMEM_Controller1\|Equal1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (383:383:383) (471:471:471))
        (PORT datab (393:393:393) (466:466:466))
        (PORT datac (336:336:336) (420:420:420))
        (PORT datad (339:339:339) (415:415:415))
        (IOPATH dataa combout (375:375:375) (371:371:371))
        (IOPATH datab combout (384:384:384) (386:386:386))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FLASHMEM_Controller1\|Equal7\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (386:386:386) (475:475:475))
        (PORT datab (391:391:391) (464:464:464))
        (PORT datac (328:328:328) (412:412:412))
        (PORT datad (345:345:345) (421:421:421))
        (IOPATH dataa combout (392:392:392) (419:419:419))
        (IOPATH datab combout (393:393:393) (431:431:431))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FLASHMEM_Controller1\|shift_reg_idx\[31\]\~43)
    (DELAY
      (ABSOLUTE
        (PORT dataa (360:360:360) (428:428:428))
        (PORT datab (348:348:348) (406:406:406))
        (PORT datac (493:493:493) (424:424:424))
        (PORT datad (494:494:494) (427:427:427))
        (IOPATH dataa combout (392:392:392) (419:419:419))
        (IOPATH datab combout (400:400:400) (391:391:391))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FLASHMEM_Controller1\|shift_reg_idx\[31\]\~44)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1027:1027:1027) (941:941:941))
        (PORT datab (271:271:271) (279:279:279))
        (PORT datac (562:562:562) (564:564:564))
        (PORT datad (1103:1103:1103) (945:945:945))
        (IOPATH dataa combout (394:394:394) (400:400:400))
        (IOPATH datab combout (400:400:400) (391:391:391))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FLASHMEM_Controller1\|shift_reg_idx\[31\]\~45)
    (DELAY
      (ABSOLUTE
        (PORT dataa (508:508:508) (455:455:455))
        (PORT datac (488:488:488) (415:415:415))
        (PORT datad (551:551:551) (550:550:550))
        (IOPATH dataa combout (374:374:374) (392:392:392))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FLASHMEM_Controller1\|shift_reg_idx\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1471:1471:1471) (1508:1508:1508))
        (PORT d (90:90:90) (101:101:101))
        (PORT sclr (1493:1493:1493) (1427:1427:1427))
        (PORT ena (1665:1665:1665) (1511:1511:1511))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sclr (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FLASHMEM_Controller1\|main_proc\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (902:902:902) (846:846:846))
        (PORT datab (1236:1236:1236) (1066:1066:1066))
        (PORT datac (938:938:938) (855:855:855))
        (PORT datad (897:897:897) (821:821:821))
        (IOPATH dataa combout (404:404:404) (450:450:450))
        (IOPATH datab combout (406:406:406) (453:453:453))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FLASHMEM_Controller1\|main_proc\~9)
    (DELAY
      (ABSOLUTE
        (PORT datab (268:268:268) (276:276:276))
        (PORT datac (1155:1155:1155) (999:999:999))
        (PORT datad (878:878:878) (811:811:811))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FLASHMEM_Controller1\|Equal0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (286:286:286) (302:302:302))
        (PORT datab (275:275:275) (285:285:285))
        (PORT datac (233:233:233) (252:252:252))
        (PORT datad (234:234:234) (245:245:245))
        (IOPATH dataa combout (351:351:351) (371:371:371))
        (IOPATH datab combout (357:357:357) (380:380:380))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FLASHMEM_Controller1\|shift_reg_idx\[26\]\~41)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1264:1264:1264) (1174:1174:1174))
        (PORT datab (1126:1126:1126) (948:948:948))
        (PORT datac (966:966:966) (899:899:899))
        (PORT datad (1232:1232:1232) (1106:1106:1106))
        (IOPATH dataa combout (414:414:414) (444:444:444))
        (IOPATH datab combout (423:423:423) (453:453:453))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FLASHMEM_Controller1\|shift_reg_idx\[26\]\~42)
    (DELAY
      (ABSOLUTE
        (PORT dataa (490:490:490) (424:424:424))
        (PORT datab (1019:1019:1019) (931:931:931))
        (PORT datac (928:928:928) (865:865:865))
        (PORT datad (1567:1567:1567) (1376:1376:1376))
        (IOPATH dataa combout (428:428:428) (449:449:449))
        (IOPATH datab combout (437:437:437) (407:407:407))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FLASHMEM_Controller1\|shift_reg_idx\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1471:1471:1471) (1508:1508:1508))
        (PORT d (90:90:90) (101:101:101))
        (PORT sclr (1493:1493:1493) (1427:1427:1427))
        (PORT ena (1665:1665:1665) (1511:1511:1511))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sclr (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FLASHMEM_Controller1\|shift_reg_idx\[1\]\~35)
    (DELAY
      (ABSOLUTE
        (PORT datab (337:337:337) (392:392:392))
        (IOPATH datab combout (423:423:423) (451:451:451))
        (IOPATH datab cout (497:497:497) (381:381:381))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FLASHMEM_Controller1\|shift_reg_idx\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1471:1471:1471) (1508:1508:1508))
        (PORT d (90:90:90) (101:101:101))
        (PORT sclr (1493:1493:1493) (1427:1427:1427))
        (PORT ena (1665:1665:1665) (1511:1511:1511))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sclr (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FLASHMEM_Controller1\|shift_reg_idx\[2\]\~37)
    (DELAY
      (ABSOLUTE
        (PORT datab (338:338:338) (393:393:393))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datab cout (497:497:497) (381:381:381))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FLASHMEM_Controller1\|shift_reg_idx\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1471:1471:1471) (1508:1508:1508))
        (PORT d (90:90:90) (101:101:101))
        (PORT sclr (1493:1493:1493) (1427:1427:1427))
        (PORT ena (1665:1665:1665) (1511:1511:1511))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sclr (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FLASHMEM_Controller1\|shift_reg_idx\[3\]\~39)
    (DELAY
      (ABSOLUTE
        (PORT dataa (341:341:341) (400:400:400))
        (IOPATH dataa combout (414:414:414) (444:444:444))
        (IOPATH dataa cout (486:486:486) (375:375:375))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FLASHMEM_Controller1\|shift_reg_idx\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1471:1471:1471) (1508:1508:1508))
        (PORT d (90:90:90) (101:101:101))
        (PORT sclr (1493:1493:1493) (1427:1427:1427))
        (PORT ena (1665:1665:1665) (1511:1511:1511))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sclr (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FLASHMEM_Controller1\|shift_reg_idx\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1471:1471:1471) (1508:1508:1508))
        (PORT d (90:90:90) (101:101:101))
        (PORT sclr (1493:1493:1493) (1427:1427:1427))
        (PORT ena (1665:1665:1665) (1511:1511:1511))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sclr (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FLASHMEM_Controller1\|Selector3\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1267:1267:1267) (1178:1178:1178))
        (PORT datab (1122:1122:1122) (944:944:944))
        (PORT datac (965:965:965) (897:897:897))
        (PORT datad (1231:1231:1231) (1104:1104:1104))
        (IOPATH dataa combout (394:394:394) (400:400:400))
        (IOPATH datab combout (400:400:400) (391:391:391))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FLASHMEM_Controller1\|Selector3\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (881:881:881) (756:756:756))
        (PORT datab (551:551:551) (464:464:464))
        (PORT datac (761:761:761) (608:608:608))
        (PORT datad (829:829:829) (716:716:716))
        (IOPATH dataa combout (435:435:435) (407:407:407))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FLASHMEM_Controller1\|Selector3\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (268:268:268) (280:280:280))
        (PORT datad (262:262:262) (276:276:276))
        (IOPATH dataa combout (435:435:435) (425:425:425))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FLASHMEM_Controller1\|trans_state\.s_trans_data)
    (DELAY
      (ABSOLUTE
        (PORT clk (1463:1463:1463) (1502:1502:1502))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (1751:1751:1751) (1648:1648:1648))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FLASHMEM_Controller1\|Selector4\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (881:881:881) (756:756:756))
        (PORT datab (551:551:551) (464:464:464))
        (PORT datac (495:495:495) (427:427:427))
        (PORT datad (829:829:829) (716:716:716))
        (IOPATH dataa combout (428:428:428) (449:449:449))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FLASHMEM_Controller1\|Selector4\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (574:574:574) (560:560:560))
        (PORT datac (225:225:225) (240:240:240))
        (PORT datad (264:264:264) (278:278:278))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FLASHMEM_Controller1\|trans_state\.s_trans_finish)
    (DELAY
      (ABSOLUTE
        (PORT clk (1463:1463:1463) (1502:1502:1502))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (1751:1751:1751) (1648:1648:1648))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE FLASH_DO\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (748:748:748) (773:773:773))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FLASHMEM_Controller1\|Selector46\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1105:1105:1105) (1037:1037:1037))
        (PORT datab (1055:1055:1055) (997:997:997))
        (PORT datac (1256:1256:1256) (1156:1156:1156))
        (PORT datad (546:546:546) (544:544:544))
        (IOPATH dataa combout (351:351:351) (371:371:371))
        (IOPATH datab combout (357:357:357) (380:380:380))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FLASHMEM_Controller1\|Selector46\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1173:1173:1173) (1043:1043:1043))
        (PORT datab (878:878:878) (808:808:808))
        (PORT datac (787:787:787) (640:640:640))
        (PORT datad (706:706:706) (551:551:551))
        (IOPATH dataa combout (394:394:394) (400:400:400))
        (IOPATH datab combout (400:400:400) (391:391:391))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FLASHMEM_Controller1\|Selector46\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (858:858:858) (783:783:783))
        (PORT datab (1033:1033:1033) (1248:1248:1248))
        (PORT datad (229:229:229) (236:236:236))
        (IOPATH dataa combout (374:374:374) (392:392:392))
        (IOPATH datab combout (380:380:380) (380:380:380))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FLASHMEM_Controller1\|shift_reg_idx\[17\]\~32)
    (DELAY
      (ABSOLUTE
        (PORT dataa (837:837:837) (761:761:761))
        (PORT datac (1157:1157:1157) (1026:1026:1026))
        (IOPATH dataa combout (420:420:420) (400:400:400))
        (IOPATH datac combout (305:305:305) (285:285:285))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FLASHMEM_Controller1\|flash_status\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1465:1465:1465) (1504:1504:1504))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (1000:1000:1000) (974:974:974))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FLASHMEM_Controller1\|state\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1172:1172:1172) (1042:1042:1042))
        (PORT datab (327:327:327) (384:384:384))
        (PORT datac (786:786:786) (639:639:639))
        (PORT datad (803:803:803) (646:646:646))
        (IOPATH dataa combout (428:428:428) (450:450:450))
        (IOPATH datab combout (400:400:400) (391:391:391))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FLASHMEM_Controller1\|busy_wait\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1164:1164:1164) (966:966:966))
        (PORT datab (384:384:384) (454:454:454))
        (PORT datad (1239:1239:1239) (1123:1123:1123))
        (IOPATH dataa combout (351:351:351) (371:371:371))
        (IOPATH datab combout (354:354:354) (380:380:380))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FLASHMEM_Controller1\|busy_wait)
    (DELAY
      (ABSOLUTE
        (PORT clk (1476:1476:1476) (1517:1517:1517))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FLASHMEM_Controller1\|state\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1177:1177:1177) (1047:1047:1047))
        (PORT datab (324:324:324) (381:381:381))
        (PORT datac (789:789:789) (642:642:642))
        (PORT datad (805:805:805) (648:648:648))
        (IOPATH dataa combout (435:435:435) (425:425:425))
        (IOPATH datab combout (423:423:423) (451:451:451))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FLASHMEM_Controller1\|Selector54\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (343:343:343) (402:402:402))
        (PORT datab (355:355:355) (416:416:416))
        (PORT datac (343:343:343) (421:421:421))
        (IOPATH dataa combout (435:435:435) (407:407:407))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datac combout (305:305:305) (285:285:285))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FLASHMEM_Controller1\|Selector54\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1451:1451:1451) (1185:1185:1185))
        (PORT datab (1281:1281:1281) (1162:1162:1162))
        (PORT datac (344:344:344) (423:423:423))
        (PORT datad (227:227:227) (234:234:234))
        (IOPATH dataa combout (394:394:394) (400:400:400))
        (IOPATH datab combout (400:400:400) (391:391:391))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FLASHMEM_Controller1\|ready)
    (DELAY
      (ABSOLUTE
        (PORT clk (1476:1476:1476) (1517:1517:1517))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|Selector77\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (1396:1396:1396) (1391:1391:1391))
        (PORT datac (931:931:931) (888:888:888))
        (PORT datad (323:323:323) (398:398:398))
        (IOPATH datab combout (377:377:377) (380:380:380))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|Selector77\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2120:2120:2120) (1849:1849:1849))
        (PORT datab (1321:1321:1321) (1254:1254:1254))
        (PORT datad (229:229:229) (236:236:236))
        (IOPATH dataa combout (414:414:414) (444:444:444))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Link1\|state\.s_fmem_control_wait)
    (DELAY
      (ABSOLUTE
        (PORT clk (1441:1441:1441) (1487:1487:1487))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (2582:2582:2582) (2390:2390:2390))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|fmem_wait_next_state\~38)
    (DELAY
      (ABSOLUTE
        (PORT dataa (623:623:623) (575:575:575))
        (PORT datad (1245:1245:1245) (1250:1250:1250))
        (IOPATH dataa combout (435:435:435) (425:425:425))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Link1\|fmem_wait_next_state\.s_fmem_read_page_done)
    (DELAY
      (ABSOLUTE
        (PORT clk (1464:1464:1464) (1505:1505:1505))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (1983:1983:1983) (1907:1907:1907))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|state\~58)
    (DELAY
      (ABSOLUTE
        (PORT datab (1351:1351:1351) (1351:1351:1351))
        (PORT datad (561:561:561) (565:565:565))
        (IOPATH datab combout (380:380:380) (380:380:380))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Link1\|state\.s_fmem_read_page_done)
    (DELAY
      (ABSOLUTE
        (PORT clk (1441:1441:1441) (1487:1487:1487))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (2202:2202:2202) (1914:1914:1914))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|Selector165\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1588:1588:1588) (1442:1442:1442))
        (PORT datab (1109:1109:1109) (1042:1042:1042))
        (PORT datac (1343:1343:1343) (1250:1250:1250))
        (IOPATH dataa combout (435:435:435) (407:407:407))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datac combout (301:301:301) (283:283:283))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Link1\|carrier_buffer\[4\]\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1453:1453:1453) (1494:1494:1494))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (1942:1942:1942) (1727:1727:1727))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|state\~57)
    (DELAY
      (ABSOLUTE
        (PORT dataa (949:949:949) (868:868:868))
        (PORT datac (898:898:898) (829:829:829))
        (PORT datad (817:817:817) (713:713:713))
        (IOPATH dataa combout (373:373:373) (380:380:380))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Link1\|state\.s_sdram_read)
    (DELAY
      (ABSOLUTE
        (PORT clk (1464:1464:1464) (1505:1505:1505))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (1903:1903:1903) (1654:1654:1654))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|Selector275\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (961:961:961) (872:872:872))
        (PORT datac (1265:1265:1265) (1145:1145:1145))
        (PORT datad (1954:1954:1954) (1748:1748:1748))
        (IOPATH dataa combout (435:435:435) (425:425:425))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|Selector275\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (1667:1667:1667) (1510:1510:1510))
        (PORT datac (1897:1897:1897) (1685:1685:1685))
        (PORT datad (838:838:838) (719:719:719))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Link1\|iob_sdram_cmd_byte_en\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1460:1460:1460) (1502:1502:1502))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (2477:2477:2477) (2268:2268:2268))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DRAM_Controller1\|Selector41\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (384:384:384) (462:462:462))
        (PORT datab (361:361:361) (432:432:432))
        (PORT datac (936:936:936) (879:879:879))
        (PORT datad (526:526:526) (518:518:518))
        (IOPATH dataa combout (392:392:392) (419:419:419))
        (IOPATH datab combout (393:393:393) (431:431:431))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DRAM_Controller1\|Selector41\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (1067:1067:1067) (983:983:983))
        (PORT datac (479:479:479) (402:402:402))
        (PORT datad (559:559:559) (530:530:530))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DRAM_Controller1\|Selector41\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1295:1295:1295) (1160:1160:1160))
        (PORT datab (904:904:904) (836:836:836))
        (PORT datad (229:229:229) (236:236:236))
        (IOPATH dataa combout (349:349:349) (371:371:371))
        (IOPATH datab combout (354:354:354) (380:380:380))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE DRAM_Controller1\|got_transaction)
    (DELAY
      (ABSOLUTE
        (PORT clk (1456:1456:1456) (1497:1497:1497))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DRAM_Controller1\|Add1\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (325:325:325) (382:382:382))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datab cout (497:497:497) (381:381:381))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE DRAM_Controller1\|refresh_count\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1439:1439:1439) (1483:1483:1483))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DRAM_Controller1\|Add1\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (330:330:330) (393:393:393))
        (IOPATH dataa combout (414:414:414) (444:444:444))
        (IOPATH dataa cout (486:486:486) (375:375:375))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DRAM_Controller1\|refresh_count\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (274:274:274) (286:286:286))
        (PORT datad (269:269:269) (285:285:285))
        (IOPATH dataa combout (435:435:435) (425:425:425))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE DRAM_Controller1\|refresh_count\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1439:1439:1439) (1483:1483:1483))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DRAM_Controller1\|Add1\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (326:326:326) (384:384:384))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datab cout (497:497:497) (381:381:381))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DRAM_Controller1\|refresh_count\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (228:228:228) (244:244:244))
        (PORT datad (268:268:268) (284:284:284))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE DRAM_Controller1\|refresh_count\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1439:1439:1439) (1483:1483:1483))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DRAM_Controller1\|Add1\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (329:329:329) (392:392:392))
        (IOPATH dataa combout (414:414:414) (444:444:444))
        (IOPATH dataa cout (486:486:486) (375:375:375))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE DRAM_Controller1\|refresh_count\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1439:1439:1439) (1483:1483:1483))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DRAM_Controller1\|Add1\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (328:328:328) (392:392:392))
        (IOPATH dataa combout (435:435:435) (425:425:425))
        (IOPATH dataa cout (486:486:486) (375:375:375))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE DRAM_Controller1\|refresh_count\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1439:1439:1439) (1483:1483:1483))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DRAM_Controller1\|Add1\~10)
    (DELAY
      (ABSOLUTE
        (PORT datab (325:325:325) (383:383:383))
        (IOPATH datab combout (423:423:423) (451:451:451))
        (IOPATH datab cout (497:497:497) (381:381:381))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE DRAM_Controller1\|refresh_count\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1439:1439:1439) (1483:1483:1483))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DRAM_Controller1\|Add1\~12)
    (DELAY
      (ABSOLUTE
        (PORT datab (325:325:325) (382:382:382))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datab cout (497:497:497) (381:381:381))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE DRAM_Controller1\|refresh_count\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1439:1439:1439) (1483:1483:1483))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DRAM_Controller1\|Add1\~14)
    (DELAY
      (ABSOLUTE
        (PORT datab (793:793:793) (708:708:708))
        (IOPATH datab combout (423:423:423) (451:451:451))
        (IOPATH datab cout (497:497:497) (381:381:381))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DRAM_Controller1\|refresh_count\~2)
    (DELAY
      (ABSOLUTE
        (PORT datac (763:763:763) (613:613:613))
        (PORT datad (774:774:774) (640:640:640))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE DRAM_Controller1\|refresh_count\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1436:1436:1436) (1480:1480:1480))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DRAM_Controller1\|Equal0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (330:330:330) (393:393:393))
        (PORT datab (794:794:794) (710:710:710))
        (PORT datac (284:284:284) (350:350:350))
        (PORT datad (285:285:285) (343:343:343))
        (IOPATH dataa combout (428:428:428) (449:449:449))
        (IOPATH datab combout (437:437:437) (407:407:407))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DRAM_Controller1\|Equal0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (329:329:329) (392:392:392))
        (PORT datab (325:325:325) (382:382:382))
        (PORT datac (288:288:288) (356:356:356))
        (PORT datad (288:288:288) (348:348:348))
        (IOPATH dataa combout (373:373:373) (380:380:380))
        (IOPATH datab combout (377:377:377) (380:380:380))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DRAM_Controller1\|Add1\~16)
    (DELAY
      (ABSOLUTE
        (PORT datab (325:325:325) (382:382:382))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datab cout (497:497:497) (381:381:381))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DRAM_Controller1\|refresh_count\~3)
    (DELAY
      (ABSOLUTE
        (PORT datab (268:268:268) (275:275:275))
        (PORT datad (267:267:267) (283:283:283))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE DRAM_Controller1\|refresh_count\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1439:1439:1439) (1483:1483:1483))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DRAM_Controller1\|Add1\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (329:329:329) (391:391:391))
        (IOPATH dataa combout (435:435:435) (444:444:444))
        (IOPATH cin combout (549:549:549) (519:519:519))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE DRAM_Controller1\|refresh_count\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1439:1439:1439) (1483:1483:1483))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DRAM_Controller1\|Equal0\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (273:273:273) (285:285:285))
        (PORT datab (267:267:267) (274:274:274))
        (PORT datac (286:286:286) (353:353:353))
        (PORT datad (287:287:287) (346:346:346))
        (IOPATH dataa combout (349:349:349) (371:371:371))
        (IOPATH datab combout (354:354:354) (380:380:380))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DRAM_Controller1\|Selector18\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (843:843:843) (692:692:692))
        (PORT datab (604:604:604) (588:588:588))
        (PORT datad (336:336:336) (408:408:408))
        (IOPATH dataa combout (408:408:408) (425:425:425))
        (IOPATH datab combout (423:423:423) (425:425:425))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE DRAM_Controller1\|pending_refresh)
    (DELAY
      (ABSOLUTE
        (PORT clk (1436:1436:1436) (1480:1480:1480))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DRAM_Controller1\|Selector0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (559:559:559) (552:552:552))
        (PORT datac (868:868:868) (802:802:802))
        (PORT datad (334:334:334) (405:405:405))
        (IOPATH dataa combout (373:373:373) (380:380:380))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DRAM_Controller1\|state\~48)
    (DELAY
      (ABSOLUTE
        (PORT dataa (386:386:386) (464:464:464))
        (PORT datad (1373:1373:1373) (1284:1284:1284))
        (IOPATH dataa combout (435:435:435) (425:425:425))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE DRAM_Controller1\|state\.s_write_2)
    (DELAY
      (ABSOLUTE
        (PORT clk (1457:1457:1457) (1498:1498:1498))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DRAM_Controller1\|state\~50)
    (DELAY
      (ABSOLUTE
        (PORT datac (1209:1209:1209) (1093:1093:1093))
        (PORT datad (968:968:968) (914:914:914))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE DRAM_Controller1\|state\.s_write_3)
    (DELAY
      (ABSOLUTE
        (PORT clk (1434:1434:1434) (1478:1478:1478))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DRAM_Controller1\|state\~49)
    (DELAY
      (ABSOLUTE
        (PORT datac (933:933:933) (859:859:859))
        (PORT datad (965:965:965) (906:906:906))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE DRAM_Controller1\|state\.s_read_2)
    (DELAY
      (ABSOLUTE
        (PORT clk (1436:1436:1436) (1480:1480:1480))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DRAM_Controller1\|state\~54)
    (DELAY
      (ABSOLUTE
        (PORT datac (872:872:872) (797:797:797))
        (PORT datad (967:967:967) (914:914:914))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE DRAM_Controller1\|state\.s_read_3)
    (DELAY
      (ABSOLUTE
        (PORT clk (1434:1434:1434) (1478:1478:1478))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DRAM_Controller1\|state\~51)
    (DELAY
      (ABSOLUTE
        (PORT datac (280:280:280) (343:343:343))
        (PORT datad (970:970:970) (917:917:917))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE DRAM_Controller1\|state\.s_read_4)
    (DELAY
      (ABSOLUTE
        (PORT clk (1434:1434:1434) (1478:1478:1478))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DRAM_Controller1\|state\~45)
    (DELAY
      (ABSOLUTE
        (PORT datab (343:343:343) (399:399:399))
        (PORT datac (277:277:277) (340:340:340))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datac combout (305:305:305) (285:285:285))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE DRAM_Controller1\|state\.s_precharge)
    (DELAY
      (ABSOLUTE
        (PORT clk (1434:1434:1434) (1478:1478:1478))
        (PORT d (90:90:90) (101:101:101))
        (PORT sclr (1584:1584:1584) (1580:1580:1580))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sclr (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DRAM_Controller1\|state\~62)
    (DELAY
      (ABSOLUTE
        (PORT datab (343:343:343) (398:398:398))
        (PORT datad (968:968:968) (915:915:915))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE DRAM_Controller1\|state\.s_idle_in_9)
    (DELAY
      (ABSOLUTE
        (PORT clk (1434:1434:1434) (1478:1478:1478))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DRAM_Controller1\|state\~61)
    (DELAY
      (ABSOLUTE
        (PORT datac (279:279:279) (342:342:342))
        (PORT datad (970:970:970) (917:917:917))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE DRAM_Controller1\|state\.s_idle_in_8)
    (DELAY
      (ABSOLUTE
        (PORT clk (1434:1434:1434) (1478:1478:1478))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DRAM_Controller1\|state\~60)
    (DELAY
      (ABSOLUTE
        (PORT datab (855:855:855) (790:790:790))
        (PORT datad (959:959:959) (899:899:899))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE DRAM_Controller1\|state\.s_idle_in_7)
    (DELAY
      (ABSOLUTE
        (PORT clk (1436:1436:1436) (1480:1480:1480))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DRAM_Controller1\|Selector23\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (561:561:561) (554:554:554))
        (PORT datac (277:277:277) (340:340:340))
        (PORT datad (334:334:334) (405:405:405))
        (IOPATH dataa combout (375:375:375) (371:371:371))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE DRAM_Controller1\|state\.s_idle_in_6)
    (DELAY
      (ABSOLUTE
        (PORT clk (1436:1436:1436) (1480:1480:1480))
        (PORT d (90:90:90) (101:101:101))
        (PORT sclr (1570:1570:1570) (1569:1569:1569))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sclr (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DRAM_Controller1\|state\~59)
    (DELAY
      (ABSOLUTE
        (PORT datac (281:281:281) (344:344:344))
        (PORT datad (966:966:966) (907:907:907))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE DRAM_Controller1\|state\.s_idle_in_5)
    (DELAY
      (ABSOLUTE
        (PORT clk (1436:1436:1436) (1480:1480:1480))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DRAM_Controller1\|state\~58)
    (DELAY
      (ABSOLUTE
        (PORT datab (532:532:532) (512:512:512))
        (PORT datad (969:969:969) (916:916:916))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE DRAM_Controller1\|state\.s_idle_in_4)
    (DELAY
      (ABSOLUTE
        (PORT clk (1434:1434:1434) (1478:1478:1478))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DRAM_Controller1\|state\~57)
    (DELAY
      (ABSOLUTE
        (PORT datab (321:321:321) (376:376:376))
        (PORT datad (968:968:968) (915:915:915))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE DRAM_Controller1\|state\.s_idle_in_3)
    (DELAY
      (ABSOLUTE
        (PORT clk (1434:1434:1434) (1478:1478:1478))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DRAM_Controller1\|state\~56)
    (DELAY
      (ABSOLUTE
        (PORT dataa (325:325:325) (385:385:385))
        (PORT datad (970:970:970) (917:917:917))
        (IOPATH dataa combout (435:435:435) (425:425:425))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE DRAM_Controller1\|state\.s_idle_in_2)
    (DELAY
      (ABSOLUTE
        (PORT clk (1434:1434:1434) (1478:1478:1478))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DRAM_Controller1\|state\~53)
    (DELAY
      (ABSOLUTE
        (PORT datac (536:536:536) (506:506:506))
        (PORT datad (960:960:960) (900:900:900))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE DRAM_Controller1\|state\.s_idle_in_1)
    (DELAY
      (ABSOLUTE
        (PORT clk (1436:1436:1436) (1480:1480:1480))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DRAM_Controller1\|Selector29\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (491:491:491) (425:425:425))
        (PORT datab (320:320:320) (375:375:375))
        (PORT datac (482:482:482) (419:419:419))
        (PORT datad (559:559:559) (546:546:546))
        (IOPATH dataa combout (435:435:435) (407:407:407))
        (IOPATH datab combout (437:437:437) (407:407:407))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE DRAM_Controller1\|state\.s_idle)
    (DELAY
      (ABSOLUTE
        (PORT clk (1436:1436:1436) (1480:1480:1480))
        (PORT d (90:90:90) (101:101:101))
        (PORT sclr (1570:1570:1570) (1569:1569:1569))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sclr (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DRAM_Controller1\|state\~55)
    (DELAY
      (ABSOLUTE
        (PORT dataa (641:641:641) (603:603:603))
        (PORT datab (967:967:967) (918:918:918))
        (PORT datac (902:902:902) (823:823:823))
        (PORT datad (1369:1369:1369) (1280:1280:1280))
        (IOPATH dataa combout (408:408:408) (425:425:425))
        (IOPATH datab combout (415:415:415) (425:425:425))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE DRAM_Controller1\|state\.s_open_in_2)
    (DELAY
      (ABSOLUTE
        (PORT clk (1457:1457:1457) (1498:1498:1498))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DRAM_Controller1\|state\~52)
    (DELAY
      (ABSOLUTE
        (PORT datab (320:320:320) (375:375:375))
        (PORT datad (1371:1371:1371) (1282:1282:1282))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE DRAM_Controller1\|state\.s_open_in_1)
    (DELAY
      (ABSOLUTE
        (PORT clk (1457:1457:1457) (1498:1498:1498))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DRAM_Controller1\|state\~46)
    (DELAY
      (ABSOLUTE
        (PORT datab (365:365:365) (435:435:435))
        (PORT datac (315:315:315) (385:385:385))
        (PORT datad (1372:1372:1372) (1284:1284:1284))
        (IOPATH datab combout (423:423:423) (391:391:391))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE DRAM_Controller1\|state\.s_write_1)
    (DELAY
      (ABSOLUTE
        (PORT clk (1457:1457:1457) (1498:1498:1498))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DRAM_Controller1\|Selector40\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (383:383:383) (461:461:461))
        (PORT datab (364:364:364) (434:434:434))
        (PORT datac (938:938:938) (881:881:881))
        (PORT datad (523:523:523) (515:515:515))
        (IOPATH dataa combout (420:420:420) (371:371:371))
        (IOPATH datab combout (423:423:423) (398:398:398))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DRAM_Controller1\|Selector40\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1328:1328:1328) (1143:1143:1143))
        (PORT datab (881:881:881) (751:751:751))
        (PORT datad (1274:1274:1274) (1146:1146:1146))
        (IOPATH dataa combout (408:408:408) (425:425:425))
        (IOPATH datab combout (415:415:415) (425:425:425))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE DRAM_Controller1\|ready_for_new)
    (DELAY
      (ABSOLUTE
        (PORT clk (1905:1905:1905) (1900:1900:1900))
        (PORT d (90:90:90) (101:101:101))
        (PORT sclr (1533:1533:1533) (1541:1541:1541))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sclr (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|Selector69\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1314:1314:1314) (1166:1166:1166))
        (PORT datab (2336:2336:2336) (2036:2036:2036))
        (PORT datac (1909:1909:1909) (1662:1662:1662))
        (PORT datad (309:309:309) (369:369:369))
        (IOPATH dataa combout (373:373:373) (380:380:380))
        (IOPATH datab combout (384:384:384) (386:386:386))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|state\.s_sdram_write_wait\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1935:1935:1935) (1853:1853:1853))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Link1\|state\.s_sdram_write_wait)
    (DELAY
      (ABSOLUTE
        (PORT clk (1463:1463:1463) (1504:1504:1504))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (1097:1097:1097) (1122:1122:1122))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|sdram_write_wait_ctr\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1271:1271:1271) (1161:1161:1161))
        (PORT datab (1604:1604:1604) (1439:1439:1439))
        (PORT datad (1251:1251:1251) (1138:1138:1138))
        (IOPATH dataa combout (351:351:351) (371:371:371))
        (IOPATH datab combout (357:357:357) (380:380:380))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Link1\|sdram_write_wait_ctr\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1450:1450:1450) (1491:1491:1491))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (3096:3096:3096) (2755:2755:2755))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|Add7\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (674:674:674) (657:657:657))
        (IOPATH dataa combout (435:435:435) (425:425:425))
        (IOPATH dataa cout (486:486:486) (375:375:375))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|sdram_write_wait_ctr\[1\]\~32)
    (DELAY
      (ABSOLUTE
        (PORT datad (511:511:511) (482:482:482))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Link1\|sdram_write_wait_ctr\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1450:1450:1450) (1491:1491:1491))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (3096:3096:3096) (2755:2755:2755))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|Add7\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (610:610:610) (626:626:626))
        (IOPATH dataa combout (420:420:420) (400:400:400))
        (IOPATH dataa cout (486:486:486) (375:375:375))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|sdram_write_wait_ctr\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (617:617:617) (556:556:556))
        (PORT datac (1367:1367:1367) (1222:1222:1222))
        (IOPATH dataa combout (435:435:435) (425:425:425))
        (IOPATH datac combout (301:301:301) (283:283:283))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Link1\|sdram_write_wait_ctr\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1450:1450:1450) (1491:1491:1491))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (3096:3096:3096) (2755:2755:2755))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|Add7\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (613:613:613) (631:631:631))
        (IOPATH dataa combout (428:428:428) (450:450:450))
        (IOPATH dataa cout (486:486:486) (375:375:375))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|sdram_write_wait_ctr\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (554:554:554) (528:528:528))
        (PORT datac (1369:1369:1369) (1224:1224:1224))
        (IOPATH dataa combout (435:435:435) (425:425:425))
        (IOPATH datac combout (301:301:301) (283:283:283))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Link1\|sdram_write_wait_ctr\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1450:1450:1450) (1491:1491:1491))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (3096:3096:3096) (2755:2755:2755))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|Add7\~8)
    (DELAY
      (ABSOLUTE
        (PORT datab (597:597:597) (612:612:612))
        (IOPATH datab combout (423:423:423) (398:398:398))
        (IOPATH datab cout (497:497:497) (381:381:381))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|sdram_write_wait_ctr\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (1420:1420:1420) (1263:1263:1263))
        (PORT datac (556:556:556) (513:513:513))
        (IOPATH datab combout (423:423:423) (451:451:451))
        (IOPATH datac combout (305:305:305) (285:285:285))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Link1\|sdram_write_wait_ctr\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1450:1450:1450) (1491:1491:1491))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (3096:3096:3096) (2755:2755:2755))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|Add7\~10)
    (DELAY
      (ABSOLUTE
        (PORT datab (667:667:667) (647:647:647))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datab cout (497:497:497) (381:381:381))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|sdram_write_wait_ctr\~5)
    (DELAY
      (ABSOLUTE
        (PORT datab (1423:1423:1423) (1267:1267:1267))
        (PORT datac (510:510:510) (488:488:488))
        (IOPATH datab combout (423:423:423) (451:451:451))
        (IOPATH datac combout (305:305:305) (285:285:285))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Link1\|sdram_write_wait_ctr\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1450:1450:1450) (1491:1491:1491))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (3096:3096:3096) (2755:2755:2755))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|Add7\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (672:672:672) (654:654:654))
        (IOPATH dataa combout (420:420:420) (400:400:400))
        (IOPATH dataa cout (486:486:486) (375:375:375))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|sdram_write_wait_ctr\~6)
    (DELAY
      (ABSOLUTE
        (PORT datab (1413:1413:1413) (1257:1257:1257))
        (PORT datac (555:555:555) (512:512:512))
        (IOPATH datab combout (423:423:423) (451:451:451))
        (IOPATH datac combout (305:305:305) (285:285:285))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Link1\|sdram_write_wait_ctr\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1450:1450:1450) (1491:1491:1491))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (3096:3096:3096) (2755:2755:2755))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|Add7\~14)
    (DELAY
      (ABSOLUTE
        (PORT datab (608:608:608) (621:621:621))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datab cout (497:497:497) (381:381:381))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|sdram_write_wait_ctr\~7)
    (DELAY
      (ABSOLUTE
        (PORT datab (1414:1414:1414) (1258:1258:1258))
        (PORT datac (555:555:555) (510:510:510))
        (IOPATH datab combout (423:423:423) (451:451:451))
        (IOPATH datac combout (305:305:305) (285:285:285))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Link1\|sdram_write_wait_ctr\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1450:1450:1450) (1491:1491:1491))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (3096:3096:3096) (2755:2755:2755))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|Equal8\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (603:603:603) (625:625:625))
        (PORT datab (338:338:338) (394:394:394))
        (PORT datac (295:295:295) (358:358:358))
        (PORT datad (296:296:296) (352:352:352))
        (IOPATH dataa combout (404:404:404) (450:450:450))
        (IOPATH datab combout (406:406:406) (453:453:453))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|Add7\~16)
    (DELAY
      (ABSOLUTE
        (PORT datab (1231:1231:1231) (1061:1061:1061))
        (IOPATH datab combout (423:423:423) (398:398:398))
        (IOPATH datab cout (497:497:497) (381:381:381))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|sdram_write_wait_ctr\~8)
    (DELAY
      (ABSOLUTE
        (PORT datac (778:778:778) (662:662:662))
        (PORT datad (325:325:325) (365:365:365))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Link1\|sdram_write_wait_ctr\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1440:1440:1440) (1486:1486:1486))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (3405:3405:3405) (2986:2986:2986))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|Add7\~18)
    (DELAY
      (ABSOLUTE
        (PORT datab (986:986:986) (882:882:882))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datab cout (497:497:497) (381:381:381))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|sdram_write_wait_ctr\~9)
    (DELAY
      (ABSOLUTE
        (PORT datac (781:781:781) (665:665:665))
        (PORT datad (335:335:335) (375:375:375))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Link1\|sdram_write_wait_ctr\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1440:1440:1440) (1486:1486:1486))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (3405:3405:3405) (2986:2986:2986))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|Add7\~20)
    (DELAY
      (ABSOLUTE
        (PORT datab (892:892:892) (835:835:835))
        (IOPATH datab combout (423:423:423) (398:398:398))
        (IOPATH datab cout (497:497:497) (381:381:381))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|sdram_write_wait_ctr\~10)
    (DELAY
      (ABSOLUTE
        (PORT datab (869:869:869) (728:728:728))
        (PORT datad (338:338:338) (378:378:378))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Link1\|sdram_write_wait_ctr\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1440:1440:1440) (1486:1486:1486))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (3405:3405:3405) (2986:2986:2986))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|Add7\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (880:880:880) (830:830:830))
        (IOPATH dataa combout (428:428:428) (450:450:450))
        (IOPATH dataa cout (486:486:486) (375:375:375))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|sdram_write_wait_ctr\~11)
    (DELAY
      (ABSOLUTE
        (PORT datac (1313:1313:1313) (1146:1146:1146))
        (PORT datad (339:339:339) (379:379:379))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Link1\|sdram_write_wait_ctr\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1440:1440:1440) (1486:1486:1486))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (3405:3405:3405) (2986:2986:2986))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|Add7\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (674:674:674) (656:656:656))
        (IOPATH dataa combout (420:420:420) (400:400:400))
        (IOPATH dataa cout (486:486:486) (375:375:375))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|sdram_write_wait_ctr\~12)
    (DELAY
      (ABSOLUTE
        (PORT datab (609:609:609) (547:547:547))
        (PORT datac (1364:1364:1364) (1219:1219:1219))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datac combout (301:301:301) (283:283:283))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Link1\|sdram_write_wait_ctr\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1450:1450:1450) (1491:1491:1491))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (3096:3096:3096) (2755:2755:2755))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|Add7\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (676:676:676) (656:656:656))
        (IOPATH dataa combout (428:428:428) (450:450:450))
        (IOPATH dataa cout (486:486:486) (375:375:375))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|sdram_write_wait_ctr\~13)
    (DELAY
      (ABSOLUTE
        (PORT datac (1374:1374:1374) (1229:1229:1229))
        (PORT datad (889:889:889) (767:767:767))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Link1\|sdram_write_wait_ctr\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1450:1450:1450) (1491:1491:1491))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (3096:3096:3096) (2755:2755:2755))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|Add7\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (683:683:683) (667:667:667))
        (IOPATH dataa combout (420:420:420) (400:400:400))
        (IOPATH dataa cout (486:486:486) (375:375:375))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|sdram_write_wait_ctr\~14)
    (DELAY
      (ABSOLUTE
        (PORT datab (548:548:548) (515:515:515))
        (PORT datac (1371:1371:1371) (1226:1226:1226))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datac combout (301:301:301) (283:283:283))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Link1\|sdram_write_wait_ctr\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1450:1450:1450) (1491:1491:1491))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (3096:3096:3096) (2755:2755:2755))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|Add7\~30)
    (DELAY
      (ABSOLUTE
        (PORT datab (611:611:611) (621:621:621))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datab cout (497:497:497) (381:381:381))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|sdram_write_wait_ctr\~15)
    (DELAY
      (ABSOLUTE
        (PORT datab (1421:1421:1421) (1265:1265:1265))
        (PORT datac (554:554:554) (508:508:508))
        (IOPATH datab combout (423:423:423) (451:451:451))
        (IOPATH datac combout (305:305:305) (285:285:285))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Link1\|sdram_write_wait_ctr\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1450:1450:1450) (1491:1491:1491))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (3096:3096:3096) (2755:2755:2755))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|Equal8\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (339:339:339) (399:399:399))
        (PORT datab (338:338:338) (393:393:393))
        (PORT datac (295:295:295) (358:358:358))
        (PORT datad (299:299:299) (355:355:355))
        (IOPATH dataa combout (404:404:404) (450:450:450))
        (IOPATH datab combout (406:406:406) (453:453:453))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|Equal8\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (342:342:342) (402:402:402))
        (PORT datab (340:340:340) (396:396:396))
        (PORT datac (294:294:294) (357:357:357))
        (PORT datad (493:493:493) (483:483:483))
        (IOPATH dataa combout (404:404:404) (450:450:450))
        (IOPATH datab combout (406:406:406) (453:453:453))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|Equal8\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (341:341:341) (400:400:400))
        (PORT datab (338:338:338) (393:393:393))
        (PORT datac (296:296:296) (359:359:359))
        (PORT datad (298:298:298) (354:354:354))
        (IOPATH dataa combout (435:435:435) (407:407:407))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|Equal8\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (271:271:271) (283:283:283))
        (PORT datab (266:266:266) (273:273:273))
        (PORT datac (765:765:765) (642:642:642))
        (PORT datad (226:226:226) (233:233:233))
        (IOPATH dataa combout (351:351:351) (371:371:371))
        (IOPATH datab combout (357:357:357) (380:380:380))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|Add7\~32)
    (DELAY
      (ABSOLUTE
        (PORT datab (557:557:557) (542:542:542))
        (IOPATH datab combout (423:423:423) (398:398:398))
        (IOPATH datab cout (497:497:497) (381:381:381))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|sdram_write_wait_ctr\~16)
    (DELAY
      (ABSOLUTE
        (PORT datac (470:470:470) (388:388:388))
        (PORT datad (328:328:328) (368:368:368))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Link1\|sdram_write_wait_ctr\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1440:1440:1440) (1486:1486:1486))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (3405:3405:3405) (2986:2986:2986))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|Add7\~34)
    (DELAY
      (ABSOLUTE
        (PORT dataa (555:555:555) (548:548:548))
        (IOPATH dataa combout (428:428:428) (450:450:450))
        (IOPATH dataa cout (486:486:486) (375:375:375))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|sdram_write_wait_ctr\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (538:538:538) (441:441:441))
        (PORT datad (334:334:334) (374:374:374))
        (IOPATH dataa combout (435:435:435) (425:425:425))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Link1\|sdram_write_wait_ctr\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1440:1440:1440) (1486:1486:1486))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (3405:3405:3405) (2986:2986:2986))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|Add7\~36)
    (DELAY
      (ABSOLUTE
        (PORT dataa (561:561:561) (552:552:552))
        (IOPATH dataa combout (420:420:420) (400:400:400))
        (IOPATH dataa cout (486:486:486) (375:375:375))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|sdram_write_wait_ctr\~18)
    (DELAY
      (ABSOLUTE
        (PORT datac (426:426:426) (366:366:366))
        (PORT datad (326:326:326) (366:366:366))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Link1\|sdram_write_wait_ctr\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1440:1440:1440) (1486:1486:1486))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (3405:3405:3405) (2986:2986:2986))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|Add7\~38)
    (DELAY
      (ABSOLUTE
        (PORT datab (609:609:609) (563:563:563))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datab cout (497:497:497) (381:381:381))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|sdram_write_wait_ctr\~19)
    (DELAY
      (ABSOLUTE
        (PORT datac (742:742:742) (595:595:595))
        (PORT datad (327:327:327) (367:367:367))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Link1\|sdram_write_wait_ctr\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1440:1440:1440) (1486:1486:1486))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (3405:3405:3405) (2986:2986:2986))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|Add7\~40)
    (DELAY
      (ABSOLUTE
        (PORT datab (609:609:609) (567:567:567))
        (IOPATH datab combout (423:423:423) (398:398:398))
        (IOPATH datab cout (497:497:497) (381:381:381))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|sdram_write_wait_ctr\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (472:472:472) (409:409:409))
        (PORT datad (336:336:336) (376:376:376))
        (IOPATH dataa combout (435:435:435) (425:425:425))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Link1\|sdram_write_wait_ctr\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1440:1440:1440) (1486:1486:1486))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (3405:3405:3405) (2986:2986:2986))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|Add7\~42)
    (DELAY
      (ABSOLUTE
        (PORT datab (609:609:609) (563:563:563))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datab cout (497:497:497) (381:381:381))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|sdram_write_wait_ctr\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (535:535:535) (436:436:436))
        (PORT datad (330:330:330) (370:370:370))
        (IOPATH dataa combout (435:435:435) (425:425:425))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Link1\|sdram_write_wait_ctr\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1440:1440:1440) (1486:1486:1486))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (3405:3405:3405) (2986:2986:2986))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|Add7\~44)
    (DELAY
      (ABSOLUTE
        (PORT datab (610:610:610) (564:564:564))
        (IOPATH datab combout (423:423:423) (398:398:398))
        (IOPATH datab cout (497:497:497) (381:381:381))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|sdram_write_wait_ctr\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (535:535:535) (436:436:436))
        (PORT datad (329:329:329) (369:369:369))
        (IOPATH dataa combout (435:435:435) (425:425:425))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Link1\|sdram_write_wait_ctr\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1440:1440:1440) (1486:1486:1486))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (3405:3405:3405) (2986:2986:2986))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|Add7\~46)
    (DELAY
      (ABSOLUTE
        (PORT datab (883:883:883) (796:796:796))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datab cout (497:497:497) (381:381:381))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|sdram_write_wait_ctr\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (481:481:481) (412:412:412))
        (PORT datad (337:337:337) (377:377:377))
        (IOPATH dataa combout (435:435:435) (425:425:425))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Link1\|sdram_write_wait_ctr\[23\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1440:1440:1440) (1486:1486:1486))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (3405:3405:3405) (2986:2986:2986))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|Equal8\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (340:340:340) (400:400:400))
        (PORT datab (338:338:338) (393:393:393))
        (PORT datac (296:296:296) (359:359:359))
        (PORT datad (297:297:297) (352:352:352))
        (IOPATH dataa combout (404:404:404) (450:450:450))
        (IOPATH datab combout (406:406:406) (453:453:453))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|Add7\~48)
    (DELAY
      (ABSOLUTE
        (PORT dataa (676:676:676) (658:658:658))
        (IOPATH dataa combout (420:420:420) (400:400:400))
        (IOPATH dataa cout (486:486:486) (375:375:375))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|sdram_write_wait_ctr\~24)
    (DELAY
      (ABSOLUTE
        (PORT datab (548:548:548) (511:511:511))
        (PORT datac (967:967:967) (886:886:886))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datac combout (301:301:301) (283:283:283))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Link1\|sdram_write_wait_ctr\[24\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1460:1460:1460) (1503:1503:1503))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (3101:3101:3101) (2761:2761:2761))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|Add7\~50)
    (DELAY
      (ABSOLUTE
        (PORT datab (619:619:619) (622:622:622))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datab cout (497:497:497) (381:381:381))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|sdram_write_wait_ctr\~25)
    (DELAY
      (ABSOLUTE
        (PORT datab (606:606:606) (539:539:539))
        (PORT datac (965:965:965) (884:884:884))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datac combout (301:301:301) (283:283:283))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Link1\|sdram_write_wait_ctr\[25\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1460:1460:1460) (1503:1503:1503))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (3101:3101:3101) (2761:2761:2761))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|Add7\~52)
    (DELAY
      (ABSOLUTE
        (PORT datab (666:666:666) (646:646:646))
        (IOPATH datab combout (423:423:423) (398:398:398))
        (IOPATH datab cout (497:497:497) (381:381:381))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|sdram_write_wait_ctr\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1032:1032:1032) (936:936:936))
        (PORT datac (506:506:506) (478:478:478))
        (IOPATH dataa combout (414:414:414) (444:444:444))
        (IOPATH datac combout (305:305:305) (285:285:285))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Link1\|sdram_write_wait_ctr\[26\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1460:1460:1460) (1503:1503:1503))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (3101:3101:3101) (2761:2761:2761))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|Add7\~54)
    (DELAY
      (ABSOLUTE
        (PORT datab (612:612:612) (622:622:622))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datab cout (497:497:497) (381:381:381))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|sdram_write_wait_ctr\~31)
    (DELAY
      (ABSOLUTE
        (PORT datab (603:603:603) (539:539:539))
        (PORT datac (971:971:971) (892:892:892))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datac combout (301:301:301) (283:283:283))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Link1\|sdram_write_wait_ctr\[27\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1460:1460:1460) (1503:1503:1503))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (3101:3101:3101) (2761:2761:2761))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|Equal8\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (341:341:341) (401:401:401))
        (PORT datad (298:298:298) (353:353:353))
        (IOPATH dataa combout (428:428:428) (450:450:450))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|Add7\~56)
    (DELAY
      (ABSOLUTE
        (PORT datab (612:612:612) (622:622:622))
        (IOPATH datab combout (423:423:423) (398:398:398))
        (IOPATH datab cout (497:497:497) (381:381:381))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|sdram_write_wait_ctr\~26)
    (DELAY
      (ABSOLUTE
        (PORT datac (970:970:970) (890:890:890))
        (PORT datad (544:544:544) (495:495:495))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Link1\|sdram_write_wait_ctr\[28\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1460:1460:1460) (1503:1503:1503))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (3101:3101:3101) (2761:2761:2761))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|Add7\~58)
    (DELAY
      (ABSOLUTE
        (PORT datab (668:668:668) (647:647:647))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datab cout (497:497:497) (381:381:381))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|sdram_write_wait_ctr\~27)
    (DELAY
      (ABSOLUTE
        (PORT datac (972:972:972) (893:893:893))
        (PORT datad (914:914:914) (834:834:834))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Link1\|sdram_write_wait_ctr\[29\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1460:1460:1460) (1503:1503:1503))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (3101:3101:3101) (2761:2761:2761))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|Add7\~60)
    (DELAY
      (ABSOLUTE
        (PORT dataa (677:677:677) (660:660:660))
        (IOPATH dataa combout (420:420:420) (400:400:400))
        (IOPATH dataa cout (486:486:486) (375:375:375))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|sdram_write_wait_ctr\~28)
    (DELAY
      (ABSOLUTE
        (PORT datab (552:552:552) (521:521:521))
        (PORT datac (966:966:966) (885:885:885))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datac combout (301:301:301) (283:283:283))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Link1\|sdram_write_wait_ctr\[30\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1460:1460:1460) (1503:1503:1503))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (3101:3101:3101) (2761:2761:2761))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|Add7\~62)
    (DELAY
      (ABSOLUTE
        (PORT datab (614:614:614) (627:627:627))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH cin combout (549:549:549) (519:519:519))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|sdram_write_wait_ctr\~29)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1023:1023:1023) (924:924:924))
        (PORT datac (556:556:556) (511:511:511))
        (IOPATH dataa combout (414:414:414) (444:444:444))
        (IOPATH datac combout (305:305:305) (285:285:285))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Link1\|sdram_write_wait_ctr\[31\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1460:1460:1460) (1503:1503:1503))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (3101:3101:3101) (2761:2761:2761))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|Equal8\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (341:341:341) (401:401:401))
        (PORT datab (337:337:337) (392:392:392))
        (PORT datac (298:298:298) (361:361:361))
        (PORT datad (297:297:297) (352:352:352))
        (IOPATH dataa combout (404:404:404) (450:450:450))
        (IOPATH datab combout (406:406:406) (453:453:453))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|Equal8\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (340:340:340) (399:399:399))
        (PORT datab (267:267:267) (274:274:274))
        (PORT datac (224:224:224) (240:240:240))
        (PORT datad (297:297:297) (352:352:352))
        (IOPATH dataa combout (414:414:414) (444:444:444))
        (IOPATH datab combout (423:423:423) (380:380:380))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|Equal8\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (341:341:341) (401:401:401))
        (PORT datab (338:338:338) (392:392:392))
        (PORT datac (296:296:296) (360:360:360))
        (PORT datad (298:298:298) (353:353:353))
        (IOPATH dataa combout (404:404:404) (450:450:450))
        (IOPATH datab combout (406:406:406) (453:453:453))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|Equal8\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (871:871:871) (754:754:754))
        (PORT datab (268:268:268) (275:275:275))
        (PORT datac (773:773:773) (671:671:671))
        (PORT datad (228:228:228) (235:235:235))
        (IOPATH dataa combout (351:351:351) (371:371:371))
        (IOPATH datab combout (357:357:357) (380:380:380))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|Selector63\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1390:1390:1390) (1245:1245:1245))
        (PORT datac (1246:1246:1246) (1130:1130:1130))
        (IOPATH dataa combout (435:435:435) (425:425:425))
        (IOPATH datac combout (301:301:301) (283:283:283))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|Selector64\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1314:1314:1314) (1166:1166:1166))
        (PORT datab (348:348:348) (406:406:406))
        (PORT datac (1156:1156:1156) (980:980:980))
        (PORT datad (1946:1946:1946) (1752:1752:1752))
        (IOPATH dataa combout (349:349:349) (371:371:371))
        (IOPATH datab combout (354:354:354) (380:380:380))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|Selector63\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1362:1362:1362) (1217:1217:1217))
        (PORT datab (1371:1371:1371) (1238:1238:1238))
        (PORT datad (286:286:286) (346:346:346))
        (IOPATH dataa combout (351:351:351) (371:371:371))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|state\.s_load_fmem\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datab (1172:1172:1172) (965:965:965))
        (IOPATH datab combout (437:437:437) (425:425:425))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Link1\|state\.s_load_fmem)
    (DELAY
      (ABSOLUTE
        (PORT clk (1463:1463:1463) (1504:1504:1504))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (1097:1097:1097) (1122:1122:1122))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|load_mem_fsm\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1328:1328:1328) (1211:1211:1211))
        (PORT datab (1422:1422:1422) (1137:1137:1137))
        (PORT datad (1273:1273:1273) (1183:1183:1183))
        (IOPATH dataa combout (374:374:374) (392:392:392))
        (IOPATH datab combout (384:384:384) (398:398:398))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Link1\|load_mem_fsm)
    (DELAY
      (ABSOLUTE
        (PORT clk (1460:1460:1460) (1502:1502:1502))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|fmem_pages_loaded\[7\]\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1315:1315:1315) (1229:1229:1229))
        (PORT datac (1280:1280:1280) (1169:1169:1169))
        (PORT datad (1070:1070:1070) (856:856:856))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|loadmem_wordcount\[0\]\~31)
    (DELAY
      (ABSOLUTE
        (PORT datab (388:388:388) (451:451:451))
        (PORT datad (234:234:234) (245:245:245))
        (IOPATH datab combout (384:384:384) (398:398:398))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Link1\|loadmem_wordcount\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1460:1460:1460) (1502:1502:1502))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|loadmem_wordcount\[1\]\~32)
    (DELAY
      (ABSOLUTE
        (PORT dataa (616:616:616) (566:566:566))
        (PORT datab (1233:1233:1233) (1082:1082:1082))
        (IOPATH dataa combout (408:408:408) (425:425:425))
        (IOPATH dataa cout (486:486:486) (375:375:375))
        (IOPATH datab combout (415:415:415) (425:425:425))
        (IOPATH datab cout (497:497:497) (381:381:381))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|loadmem_wordcount\[0\]\~34)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1506:1506:1506) (1232:1232:1232))
        (PORT datab (1352:1352:1352) (1256:1256:1256))
        (PORT datac (545:545:545) (536:536:536))
        (PORT datad (1363:1363:1363) (1261:1261:1261))
        (IOPATH dataa combout (351:351:351) (371:371:371))
        (IOPATH datab combout (357:357:357) (380:380:380))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Link1\|loadmem_wordcount\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1476:1476:1476) (1517:1517:1517))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (1902:1902:1902) (1685:1685:1685))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|loadmem_wordcount\[2\]\~35)
    (DELAY
      (ABSOLUTE
        (PORT datab (338:338:338) (393:393:393))
        (IOPATH datab combout (423:423:423) (451:451:451))
        (IOPATH datab cout (497:497:497) (381:381:381))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Link1\|loadmem_wordcount\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1476:1476:1476) (1517:1517:1517))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (1902:1902:1902) (1685:1685:1685))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|loadmem_wordcount\[3\]\~37)
    (DELAY
      (ABSOLUTE
        (PORT dataa (341:341:341) (400:400:400))
        (IOPATH dataa combout (435:435:435) (425:425:425))
        (IOPATH dataa cout (486:486:486) (375:375:375))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Link1\|loadmem_wordcount\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1476:1476:1476) (1517:1517:1517))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (1902:1902:1902) (1685:1685:1685))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|loadmem_wordcount\[4\]\~39)
    (DELAY
      (ABSOLUTE
        (PORT datab (338:338:338) (393:393:393))
        (IOPATH datab combout (423:423:423) (451:451:451))
        (IOPATH datab cout (497:497:497) (381:381:381))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Link1\|loadmem_wordcount\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1476:1476:1476) (1517:1517:1517))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (1902:1902:1902) (1685:1685:1685))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|loadmem_wordcount\[5\]\~41)
    (DELAY
      (ABSOLUTE
        (PORT dataa (341:341:341) (401:401:401))
        (IOPATH dataa combout (435:435:435) (425:425:425))
        (IOPATH dataa cout (486:486:486) (375:375:375))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Link1\|loadmem_wordcount\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1476:1476:1476) (1517:1517:1517))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (1902:1902:1902) (1685:1685:1685))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|loadmem_wordcount\[6\]\~43)
    (DELAY
      (ABSOLUTE
        (PORT dataa (341:341:341) (401:401:401))
        (IOPATH dataa combout (414:414:414) (444:444:444))
        (IOPATH dataa cout (486:486:486) (375:375:375))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Link1\|loadmem_wordcount\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1476:1476:1476) (1517:1517:1517))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (1902:1902:1902) (1685:1685:1685))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|loadmem_wordcount\[7\]\~45)
    (DELAY
      (ABSOLUTE
        (PORT datab (339:339:339) (394:394:394))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datab cout (497:497:497) (381:381:381))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Link1\|loadmem_wordcount\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1476:1476:1476) (1517:1517:1517))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (1902:1902:1902) (1685:1685:1685))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|Equal0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (551:551:551) (546:546:546))
        (PORT datab (804:804:804) (730:730:730))
        (PORT datac (813:813:813) (725:725:725))
        (PORT datad (508:508:508) (498:498:498))
        (IOPATH dataa combout (435:435:435) (407:407:407))
        (IOPATH datab combout (437:437:437) (407:407:407))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|loadmem_wordcount\[8\]\~47)
    (DELAY
      (ABSOLUTE
        (PORT datab (339:339:339) (394:394:394))
        (IOPATH datab combout (423:423:423) (451:451:451))
        (IOPATH datab cout (497:497:497) (381:381:381))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Link1\|loadmem_wordcount\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1476:1476:1476) (1517:1517:1517))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (1902:1902:1902) (1685:1685:1685))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|loadmem_wordcount\[9\]\~49)
    (DELAY
      (ABSOLUTE
        (PORT datab (339:339:339) (394:394:394))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datab cout (497:497:497) (381:381:381))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Link1\|loadmem_wordcount\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1476:1476:1476) (1517:1517:1517))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (1902:1902:1902) (1685:1685:1685))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|loadmem_wordcount\[10\]\~51)
    (DELAY
      (ABSOLUTE
        (PORT datab (339:339:339) (394:394:394))
        (IOPATH datab combout (423:423:423) (451:451:451))
        (IOPATH datab cout (497:497:497) (381:381:381))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Link1\|loadmem_wordcount\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1476:1476:1476) (1517:1517:1517))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (1902:1902:1902) (1685:1685:1685))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|loadmem_wordcount\[11\]\~53)
    (DELAY
      (ABSOLUTE
        (PORT dataa (341:341:341) (401:401:401))
        (IOPATH dataa combout (435:435:435) (425:425:425))
        (IOPATH dataa cout (486:486:486) (375:375:375))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Link1\|loadmem_wordcount\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1476:1476:1476) (1517:1517:1517))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (1902:1902:1902) (1685:1685:1685))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|Equal0\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1032:1032:1032) (961:961:961))
        (PORT datab (1017:1017:1017) (925:925:925))
        (PORT datac (918:918:918) (849:849:849))
        (PORT datad (985:985:985) (936:936:936))
        (IOPATH dataa combout (375:375:375) (371:371:371))
        (IOPATH datab combout (377:377:377) (380:380:380))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|loadmem_wordcount\[12\]\~55)
    (DELAY
      (ABSOLUTE
        (PORT datab (346:346:346) (404:404:404))
        (IOPATH datab combout (423:423:423) (451:451:451))
        (IOPATH datab cout (497:497:497) (381:381:381))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Link1\|loadmem_wordcount\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1476:1476:1476) (1517:1517:1517))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (1902:1902:1902) (1685:1685:1685))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|loadmem_wordcount\[13\]\~57)
    (DELAY
      (ABSOLUTE
        (PORT dataa (349:349:349) (412:412:412))
        (IOPATH dataa combout (435:435:435) (425:425:425))
        (IOPATH dataa cout (486:486:486) (375:375:375))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Link1\|loadmem_wordcount\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1476:1476:1476) (1517:1517:1517))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (1902:1902:1902) (1685:1685:1685))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|loadmem_wordcount\[14\]\~59)
    (DELAY
      (ABSOLUTE
        (PORT datab (344:344:344) (401:401:401))
        (IOPATH datab combout (423:423:423) (451:451:451))
        (IOPATH datab cout (497:497:497) (381:381:381))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Link1\|loadmem_wordcount\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1476:1476:1476) (1517:1517:1517))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (1902:1902:1902) (1685:1685:1685))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|loadmem_wordcount\[15\]\~61)
    (DELAY
      (ABSOLUTE
        (PORT dataa (347:347:347) (409:409:409))
        (IOPATH dataa combout (435:435:435) (425:425:425))
        (IOPATH dataa cout (486:486:486) (375:375:375))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Link1\|loadmem_wordcount\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1476:1476:1476) (1517:1517:1517))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (1902:1902:1902) (1685:1685:1685))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|Equal0\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (352:352:352) (416:416:416))
        (PORT datab (348:348:348) (406:406:406))
        (PORT datac (308:308:308) (376:376:376))
        (PORT datad (309:309:309) (367:367:367))
        (IOPATH dataa combout (435:435:435) (407:407:407))
        (IOPATH datab combout (437:437:437) (407:407:407))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|Equal0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (977:977:977) (935:935:935))
        (PORT datab (954:954:954) (869:869:869))
        (PORT datac (1171:1171:1171) (1028:1028:1028))
        (PORT datad (903:903:903) (838:838:838))
        (IOPATH dataa combout (435:435:435) (407:407:407))
        (IOPATH datab combout (437:437:437) (407:407:407))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|Equal0\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1241:1241:1241) (1009:1009:1009))
        (PORT datab (267:267:267) (274:274:274))
        (PORT datac (1136:1136:1136) (975:975:975))
        (PORT datad (227:227:227) (234:234:234))
        (IOPATH dataa combout (435:435:435) (407:407:407))
        (IOPATH datab combout (437:437:437) (407:407:407))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|loadmem_wordcount\[16\]\~63)
    (DELAY
      (ABSOLUTE
        (PORT datab (338:338:338) (393:393:393))
        (IOPATH datab combout (423:423:423) (451:451:451))
        (IOPATH datab cout (497:497:497) (381:381:381))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Link1\|loadmem_wordcount\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1463:1463:1463) (1503:1503:1503))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (1903:1903:1903) (1686:1686:1686))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|loadmem_wordcount\[17\]\~65)
    (DELAY
      (ABSOLUTE
        (PORT datab (338:338:338) (393:393:393))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datab cout (497:497:497) (381:381:381))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Link1\|loadmem_wordcount\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1463:1463:1463) (1503:1503:1503))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (1903:1903:1903) (1686:1686:1686))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|loadmem_wordcount\[18\]\~67)
    (DELAY
      (ABSOLUTE
        (PORT datab (339:339:339) (393:393:393))
        (IOPATH datab combout (423:423:423) (451:451:451))
        (IOPATH datab cout (497:497:497) (381:381:381))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Link1\|loadmem_wordcount\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1463:1463:1463) (1503:1503:1503))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (1903:1903:1903) (1686:1686:1686))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|loadmem_wordcount\[19\]\~69)
    (DELAY
      (ABSOLUTE
        (PORT dataa (341:341:341) (401:401:401))
        (IOPATH dataa combout (435:435:435) (425:425:425))
        (IOPATH dataa cout (486:486:486) (375:375:375))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Link1\|loadmem_wordcount\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1463:1463:1463) (1503:1503:1503))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (1903:1903:1903) (1686:1686:1686))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|loadmem_wordcount\[20\]\~71)
    (DELAY
      (ABSOLUTE
        (PORT datab (339:339:339) (394:394:394))
        (IOPATH datab combout (423:423:423) (451:451:451))
        (IOPATH datab cout (497:497:497) (381:381:381))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Link1\|loadmem_wordcount\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1463:1463:1463) (1503:1503:1503))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (1903:1903:1903) (1686:1686:1686))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|loadmem_wordcount\[21\]\~73)
    (DELAY
      (ABSOLUTE
        (PORT dataa (342:342:342) (402:402:402))
        (IOPATH dataa combout (435:435:435) (425:425:425))
        (IOPATH dataa cout (486:486:486) (375:375:375))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Link1\|loadmem_wordcount\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1463:1463:1463) (1503:1503:1503))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (1903:1903:1903) (1686:1686:1686))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|loadmem_wordcount\[22\]\~75)
    (DELAY
      (ABSOLUTE
        (PORT dataa (342:342:342) (402:402:402))
        (IOPATH dataa combout (414:414:414) (444:444:444))
        (IOPATH dataa cout (486:486:486) (375:375:375))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Link1\|loadmem_wordcount\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1463:1463:1463) (1503:1503:1503))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (1903:1903:1903) (1686:1686:1686))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|loadmem_wordcount\[23\]\~77)
    (DELAY
      (ABSOLUTE
        (PORT datab (340:340:340) (395:395:395))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datab cout (497:497:497) (381:381:381))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Link1\|loadmem_wordcount\[23\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1463:1463:1463) (1503:1503:1503))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (1903:1903:1903) (1686:1686:1686))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|Equal0\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (904:904:904) (852:852:852))
        (PORT datab (917:917:917) (845:845:845))
        (PORT datac (855:855:855) (808:808:808))
        (PORT datad (853:853:853) (789:789:789))
        (IOPATH dataa combout (435:435:435) (407:407:407))
        (IOPATH datab combout (437:437:437) (407:407:407))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|loadmem_wordcount\[24\]\~79)
    (DELAY
      (ABSOLUTE
        (PORT datab (340:340:340) (395:395:395))
        (IOPATH datab combout (423:423:423) (451:451:451))
        (IOPATH datab cout (497:497:497) (381:381:381))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Link1\|loadmem_wordcount\[24\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1463:1463:1463) (1503:1503:1503))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (1903:1903:1903) (1686:1686:1686))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|loadmem_wordcount\[25\]\~81)
    (DELAY
      (ABSOLUTE
        (PORT datab (340:340:340) (395:395:395))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datab cout (497:497:497) (381:381:381))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Link1\|loadmem_wordcount\[25\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1463:1463:1463) (1503:1503:1503))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (1903:1903:1903) (1686:1686:1686))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|Equal0\~7)
    (DELAY
      (ABSOLUTE
        (PORT datac (942:942:942) (855:855:855))
        (PORT datad (922:922:922) (843:843:843))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|loadmem_wordcount\[26\]\~83)
    (DELAY
      (ABSOLUTE
        (PORT datab (340:340:340) (395:395:395))
        (IOPATH datab combout (423:423:423) (451:451:451))
        (IOPATH datab cout (497:497:497) (381:381:381))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Link1\|loadmem_wordcount\[26\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1463:1463:1463) (1503:1503:1503))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (1903:1903:1903) (1686:1686:1686))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|loadmem_wordcount\[27\]\~85)
    (DELAY
      (ABSOLUTE
        (PORT dataa (342:342:342) (402:402:402))
        (IOPATH dataa combout (435:435:435) (425:425:425))
        (IOPATH dataa cout (486:486:486) (375:375:375))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Link1\|loadmem_wordcount\[27\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1463:1463:1463) (1503:1503:1503))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (1903:1903:1903) (1686:1686:1686))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|loadmem_wordcount\[28\]\~87)
    (DELAY
      (ABSOLUTE
        (PORT datab (340:340:340) (395:395:395))
        (IOPATH datab combout (423:423:423) (451:451:451))
        (IOPATH datab cout (497:497:497) (381:381:381))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Link1\|loadmem_wordcount\[28\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1463:1463:1463) (1503:1503:1503))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (1903:1903:1903) (1686:1686:1686))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|loadmem_wordcount\[29\]\~89)
    (DELAY
      (ABSOLUTE
        (PORT dataa (342:342:342) (402:402:402))
        (IOPATH dataa combout (435:435:435) (425:425:425))
        (IOPATH dataa cout (486:486:486) (375:375:375))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Link1\|loadmem_wordcount\[29\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1463:1463:1463) (1503:1503:1503))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (1903:1903:1903) (1686:1686:1686))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|loadmem_wordcount\[30\]\~91)
    (DELAY
      (ABSOLUTE
        (PORT datab (339:339:339) (394:394:394))
        (IOPATH datab combout (423:423:423) (451:451:451))
        (IOPATH datab cout (497:497:497) (381:381:381))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Link1\|loadmem_wordcount\[30\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1463:1463:1463) (1503:1503:1503))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (1903:1903:1903) (1686:1686:1686))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|loadmem_wordcount\[31\]\~93)
    (DELAY
      (ABSOLUTE
        (PORT dataa (343:343:343) (403:403:403))
        (IOPATH dataa combout (428:428:428) (450:450:450))
        (IOPATH cin combout (549:549:549) (519:519:519))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Link1\|loadmem_wordcount\[31\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1463:1463:1463) (1503:1503:1503))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (1903:1903:1903) (1686:1686:1686))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|Equal0\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (813:813:813) (721:721:721))
        (PORT datab (605:605:605) (562:562:562))
        (PORT datac (555:555:555) (531:531:531))
        (PORT datad (509:509:509) (498:498:498))
        (IOPATH dataa combout (435:435:435) (407:407:407))
        (IOPATH datab combout (437:437:437) (407:407:407))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|Equal0\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (934:934:934) (782:782:782))
        (PORT datab (265:265:265) (272:272:272))
        (PORT datac (507:507:507) (504:504:504))
        (PORT datad (545:545:545) (521:521:521))
        (IOPATH dataa combout (435:435:435) (407:407:407))
        (IOPATH datab combout (437:437:437) (407:407:407))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|Equal0\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (971:971:971) (885:885:885))
        (PORT datab (918:918:918) (844:844:844))
        (PORT datac (1163:1163:1163) (1027:1027:1027))
        (PORT datad (903:903:903) (834:834:834))
        (IOPATH dataa combout (435:435:435) (407:407:407))
        (IOPATH datab combout (437:437:437) (407:407:407))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|Equal0\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (269:269:269) (280:280:280))
        (PORT datab (265:265:265) (272:272:272))
        (PORT datac (823:823:823) (704:704:704))
        (PORT datad (226:226:226) (233:233:233))
        (IOPATH dataa combout (435:435:435) (407:407:407))
        (IOPATH datab combout (437:437:437) (407:407:407))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|Selector62\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (1460:1460:1460) (1191:1191:1191))
        (PORT datad (1309:1309:1309) (1216:1216:1216))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Link1\|state\.s_init_done)
    (DELAY
      (ABSOLUTE
        (PORT clk (1460:1460:1460) (1501:1501:1501))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (2429:2429:2429) (2219:2219:2219))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|ready\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1334:1334:1334) (1192:1192:1192))
        (PORT datad (311:311:311) (372:372:372))
        (IOPATH dataa combout (375:375:375) (371:371:371))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Link1\|ready)
    (DELAY
      (ABSOLUTE
        (PORT clk (1463:1463:1463) (1504:1504:1504))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_link_enable\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1340:1340:1340) (1198:1198:1198))
        (PORT datad (1948:1948:1948) (1755:1755:1755))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Selector3\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (636:636:636) (662:662:662))
        (PORT datab (327:327:327) (385:385:385))
        (PORT datac (1103:1103:1103) (911:911:911))
        (PORT datad (286:286:286) (344:344:344))
        (IOPATH dataa combout (435:435:435) (425:425:425))
        (IOPATH datab combout (423:423:423) (451:451:451))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE state\.s_init_wait)
    (DELAY
      (ABSOLUTE
        (PORT clk (1463:1463:1463) (1504:1504:1504))
        (PORT asdata (1687:1687:1687) (1555:1555:1555))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE state\.s_idle\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (636:636:636) (662:662:662))
        (PORT datab (1145:1145:1145) (944:944:944))
        (PORT datac (854:854:854) (774:774:774))
        (PORT datad (288:288:288) (347:347:347))
        (IOPATH dataa combout (349:349:349) (371:371:371))
        (IOPATH datab combout (354:354:354) (380:380:380))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE state\.s_idle)
    (DELAY
      (ABSOLUTE
        (PORT clk (1463:1463:1463) (1504:1504:1504))
        (PORT asdata (1843:1843:1843) (1623:1623:1623))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Selector0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (684:684:684) (665:665:665))
        (PORT datab (897:897:897) (818:818:818))
        (PORT datad (578:578:578) (596:596:596))
        (IOPATH dataa combout (428:428:428) (450:450:450))
        (IOPATH datab combout (400:400:400) (391:391:391))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE pll_reset)
    (DELAY
      (ABSOLUTE
        (PORT clk (1440:1440:1440) (1486:1486:1486))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_pll")
    (INSTANCE pll_inst\|altpll_component\|auto_generated\|pll1)
    (DELAY
      (ABSOLUTE
        (PORT areset (2193:2193:2193) (2193:2193:2193))
        (PORT inclk[0] (2058:2058:2058) (2058:2058:2058))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_clkctrl")
    (INSTANCE pll_inst\|altpll_component\|auto_generated\|wire_pll1_clk\[0\]\~clkctrl)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (2032:2032:2032) (1997:1997:1997))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|Selector271\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (607:607:607) (568:568:568))
        (PORT datad (2668:2668:2668) (2342:2342:2342))
        (IOPATH dataa combout (435:435:435) (425:425:425))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|iob_sdram_cmd_data_in\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (467:467:467) (389:389:389))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FLASHMEM_Controller1\|Decoder0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (820:820:820) (665:665:665))
        (PORT datab (588:588:588) (584:584:584))
        (PORT datac (958:958:958) (883:883:883))
        (PORT datad (531:531:531) (532:532:532))
        (IOPATH dataa combout (351:351:351) (371:371:371))
        (IOPATH datab combout (357:357:357) (380:380:380))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FLASHMEM_Controller1\|Decoder0\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1108:1108:1108) (1040:1040:1040))
        (PORT datab (1057:1057:1057) (1000:1000:1000))
        (PORT datac (1258:1258:1258) (1159:1159:1159))
        (PORT datad (279:279:279) (310:310:310))
        (IOPATH dataa combout (351:351:351) (371:371:371))
        (IOPATH datab combout (357:357:357) (380:380:380))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FLASHMEM_Controller1\|flash_readbuff\[0\]\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1188:1188:1188) (983:983:983))
        (PORT datab (1016:1016:1016) (1226:1226:1226))
        (PORT datad (903:903:903) (807:807:807))
        (IOPATH dataa combout (350:350:350) (371:371:371))
        (IOPATH datab combout (357:357:357) (380:380:380))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FLASHMEM_Controller1\|flash_readbuff\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1476:1476:1476) (1517:1517:1517))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FLASHMEM_Controller1\|data_read\[9\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (303:303:303) (319:319:319))
        (PORT datab (877:877:877) (808:808:808))
        (PORT datac (1124:1124:1124) (1000:1000:1000))
        (PORT datad (1024:1024:1024) (799:799:799))
        (IOPATH dataa combout (349:349:349) (371:371:371))
        (IOPATH datab combout (354:354:354) (380:380:380))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FLASHMEM_Controller1\|data_read\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1476:1476:1476) (1518:1518:1518))
        (PORT asdata (1603:1603:1603) (1453:1453:1453))
        (PORT ena (1927:1927:1927) (1731:1731:1731))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|fmem_save_data\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (301:301:301) (356:356:356))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|fmem_save_data\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (1602:1602:1602) (1433:1433:1433))
        (PORT datad (1665:1665:1665) (1487:1487:1487))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Link1\|fmem_save_data\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1476:1476:1476) (1518:1518:1518))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (1034:1034:1034) (1005:1005:1005))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|Selector109\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1292:1292:1292) (1185:1185:1185))
        (PORT datab (1746:1746:1746) (1560:1560:1560))
        (PORT datac (309:309:309) (377:377:377))
        (PORT datad (1844:1844:1844) (1705:1705:1705))
        (IOPATH dataa combout (394:394:394) (400:400:400))
        (IOPATH datab combout (400:400:400) (391:391:391))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|Decoder1\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1028:1028:1028) (955:955:955))
        (PORT datab (1269:1269:1269) (1130:1130:1130))
        (PORT datac (892:892:892) (848:848:848))
        (PORT datad (446:446:446) (385:385:385))
        (IOPATH dataa combout (350:350:350) (371:371:371))
        (IOPATH datab combout (354:354:354) (380:380:380))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|data_buffer\[9\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (310:310:310) (331:331:331))
        (PORT datab (614:614:614) (606:606:606))
        (PORT datac (536:536:536) (537:537:537))
        (PORT datad (468:468:468) (414:414:414))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (384:384:384) (398:398:398))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|data_buffer\[40\]\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1136:1136:1136) (906:906:906))
        (PORT datab (388:388:388) (452:452:452))
        (PORT datac (1278:1278:1278) (1167:1167:1167))
        (PORT datad (1186:1186:1186) (1030:1030:1030))
        (IOPATH dataa combout (414:414:414) (444:444:444))
        (IOPATH datab combout (423:423:423) (451:451:451))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|Selector118\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1020:1020:1020) (980:980:980))
        (PORT datab (1288:1288:1288) (1282:1282:1282))
        (PORT datac (998:998:998) (968:968:968))
        (PORT datad (1286:1286:1286) (1174:1174:1174))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (384:384:384) (398:398:398))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|data_buffer\[32\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (269:269:269) (280:280:280))
        (PORT datab (1923:1923:1923) (1669:1669:1669))
        (PORT datac (1080:1080:1080) (915:915:915))
        (PORT datad (1666:1666:1666) (1478:1478:1478))
        (IOPATH dataa combout (351:351:351) (371:371:371))
        (IOPATH datab combout (384:384:384) (386:386:386))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Link1\|data_buffer\[32\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1441:1441:1441) (1487:1487:1487))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (1927:1927:1927) (1689:1689:1689))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Link1\|iob_sdram_cmd_data_in\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1459:1459:1459) (1500:1500:1500))
        (PORT d (90:90:90) (101:101:101))
        (PORT asdata (2338:2338:2338) (2114:2114:2114))
        (PORT sload (2655:2655:2655) (2477:2477:2477))
        (PORT ena (2321:2321:2321) (2111:2111:2111))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sload (posedge clk) (195:195:195))
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DRAM_Controller1\|save_d_in\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (546:546:546) (521:521:521))
        (IOPATH datac combout (305:305:305) (285:285:285))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE DRAM_Controller1\|save_d_in\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1928:1928:1928) (1925:1925:1925))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (990:990:990) (960:960:960))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|Selector255\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (1665:1665:1665) (1508:1508:1508))
        (PORT datad (863:863:863) (797:797:797))
        (IOPATH datab combout (384:384:384) (398:398:398))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|iob_sdram_cmd_data_in\[16\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (814:814:814) (693:693:693))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FLASHMEM_Controller1\|flash_readbuff\[16\]\~30)
    (DELAY
      (ABSOLUTE
        (PORT datab (1349:1349:1349) (1247:1247:1247))
        (PORT datac (1878:1878:1878) (1667:1667:1667))
        (IOPATH datab combout (423:423:423) (451:451:451))
        (IOPATH datac combout (305:305:305) (285:285:285))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FLASHMEM_Controller1\|flash_readbuff\[16\]\~31)
    (DELAY
      (ABSOLUTE
        (PORT dataa (830:830:830) (1034:1034:1034))
        (PORT datab (1266:1266:1266) (1039:1039:1039))
        (PORT datad (1062:1062:1062) (889:889:889))
        (IOPATH dataa combout (351:351:351) (371:371:371))
        (IOPATH datab combout (354:354:354) (380:380:380))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FLASHMEM_Controller1\|flash_readbuff\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1477:1477:1477) (1518:1518:1518))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FLASHMEM_Controller1\|data_read\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1476:1476:1476) (1517:1517:1517))
        (PORT asdata (1257:1257:1257) (1187:1187:1187))
        (PORT ena (2224:2224:2224) (1985:1985:1985))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Link1\|fmem_save_data\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1476:1476:1476) (1518:1518:1518))
        (PORT asdata (1225:1225:1225) (1111:1111:1111))
        (PORT ena (1034:1034:1034) (1005:1005:1005))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|Selector93\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1901:1901:1901) (1736:1736:1736))
        (PORT datab (842:842:842) (746:746:746))
        (PORT datac (819:819:819) (759:759:759))
        (PORT datad (2103:2103:2103) (1879:1879:1879))
        (IOPATH dataa combout (428:428:428) (449:449:449))
        (IOPATH datab combout (437:437:437) (407:407:407))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|Decoder1\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2222:2222:2222) (2024:2024:2024))
        (PORT datab (1353:1353:1353) (1191:1191:1191))
        (PORT datac (1642:1642:1642) (1503:1503:1503))
        (PORT datad (2698:2698:2698) (2367:2367:2367))
        (IOPATH dataa combout (349:349:349) (371:371:371))
        (IOPATH datab combout (354:354:354) (380:380:380))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|data_buffer\[48\]\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (921:921:921) (775:775:775))
        (PORT datab (1400:1400:1400) (1295:1295:1295))
        (PORT datac (1292:1292:1292) (1147:1147:1147))
        (PORT datad (229:229:229) (237:237:237))
        (IOPATH dataa combout (428:428:428) (449:449:449))
        (IOPATH datab combout (437:437:437) (407:407:407))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Link1\|data_buffer\[48\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1472:1472:1472) (1515:1515:1515))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (1559:1559:1559) (1415:1415:1415))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Link1\|iob_sdram_cmd_data_in\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1459:1459:1459) (1500:1500:1500))
        (PORT d (90:90:90) (101:101:101))
        (PORT asdata (2259:2259:2259) (1990:1990:1990))
        (PORT sload (2655:2655:2655) (2477:2477:2477))
        (PORT ena (2321:2321:2321) (2111:2111:2111))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sload (posedge clk) (195:195:195))
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DRAM_Controller1\|save_d_in\[16\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (864:864:864) (798:798:798))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE DRAM_Controller1\|save_d_in\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1928:1928:1928) (1925:1925:1925))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (990:990:990) (960:960:960))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DRAM_Controller1\|Selector73\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (804:804:804) (710:710:710))
        (PORT datab (985:985:985) (926:926:926))
        (PORT datad (1217:1217:1217) (1083:1083:1083))
        (IOPATH dataa combout (435:435:435) (407:407:407))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DRAM_Controller1\|iob_data\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (440:440:440) (377:377:377))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DRAM_Controller1\|iob_data\[15\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (341:341:341) (401:401:401))
        (PORT datab (364:364:364) (434:434:434))
        (PORT datac (311:311:311) (380:380:380))
        (PORT datad (341:341:341) (417:417:417))
        (IOPATH dataa combout (435:435:435) (407:407:407))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE DRAM_Controller1\|iob_data\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1463:1463:1463) (1506:1506:1506))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (1894:1894:1894) (1651:1651:1651))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DRAM_Controller1\|Selector57\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1313:1313:1313) (1210:1210:1210))
        (PORT datab (365:365:365) (436:436:436))
        (PORT datad (526:526:526) (518:518:518))
        (IOPATH dataa combout (392:392:392) (419:419:419))
        (IOPATH datab combout (393:393:393) (431:431:431))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE DRAM_Controller1\|iob_dq_hiz\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1457:1457:1457) (1498:1498:1498))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|Selector270\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2709:2709:2709) (2386:2386:2386))
        (PORT datad (829:829:829) (719:719:719))
        (IOPATH dataa combout (374:374:374) (392:392:392))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|iob_sdram_cmd_data_in\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (441:441:441) (369:369:369))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FLASHMEM_Controller1\|Decoder0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1099:1099:1099) (1031:1031:1031))
        (PORT datab (1049:1049:1049) (989:989:989))
        (PORT datac (1251:1251:1251) (1150:1150:1150))
        (PORT datad (277:277:277) (307:307:307))
        (IOPATH dataa combout (374:374:374) (392:392:392))
        (IOPATH datab combout (380:380:380) (380:380:380))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FLASHMEM_Controller1\|flash_readbuff\[1\]\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1103:1103:1103) (1276:1276:1276))
        (PORT datab (307:307:307) (320:320:320))
        (PORT datad (859:859:859) (757:757:757))
        (IOPATH dataa combout (351:351:351) (371:371:371))
        (IOPATH datab combout (354:354:354) (380:380:380))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FLASHMEM_Controller1\|flash_readbuff\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1477:1477:1477) (1518:1518:1518))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FLASHMEM_Controller1\|data_read\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1477:1477:1477) (1518:1518:1518))
        (PORT asdata (700:700:700) (761:761:761))
        (PORT ena (2238:2238:2238) (1975:1975:1975))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|fmem_save_data\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (910:910:910) (849:849:849))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Link1\|fmem_save_data\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1476:1476:1476) (1518:1518:1518))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (1034:1034:1034) (1005:1005:1005))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|Selector108\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (357:357:357) (422:422:422))
        (PORT datab (2390:2390:2390) (2065:2065:2065))
        (PORT datac (2080:2080:2080) (1859:1859:1859))
        (PORT datad (493:493:493) (469:469:469))
        (IOPATH dataa combout (394:394:394) (400:400:400))
        (IOPATH datab combout (400:400:400) (391:391:391))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Link1\|data_buffer\[33\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1476:1476:1476) (1517:1517:1517))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (2283:2283:2283) (2046:2046:2046))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Link1\|iob_sdram_cmd_data_in\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1459:1459:1459) (1500:1500:1500))
        (PORT d (90:90:90) (101:101:101))
        (PORT asdata (1616:1616:1616) (1495:1495:1495))
        (PORT sload (2655:2655:2655) (2477:2477:2477))
        (PORT ena (2321:2321:2321) (2111:2111:2111))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sload (posedge clk) (195:195:195))
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE DRAM_Controller1\|save_d_in\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1935:1935:1935) (1934:1934:1934))
        (PORT asdata (1605:1605:1605) (1440:1440:1440))
        (PORT ena (1514:1514:1514) (1350:1350:1350))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|Selector254\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2643:2643:2643) (2304:2304:2304))
        (PORT datad (299:299:299) (355:355:355))
        (IOPATH dataa combout (374:374:374) (392:392:392))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|iob_sdram_cmd_data_in\[17\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (227:227:227) (234:234:234))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FLASHMEM_Controller1\|flash_readbuff\[17\]\~32)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1108:1108:1108) (1281:1281:1281))
        (PORT datab (300:300:300) (311:311:311))
        (PORT datad (857:857:857) (755:755:755))
        (IOPATH dataa combout (351:351:351) (371:371:371))
        (IOPATH datab combout (354:354:354) (380:380:380))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FLASHMEM_Controller1\|flash_readbuff\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1477:1477:1477) (1518:1518:1518))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FLASHMEM_Controller1\|data_read\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1476:1476:1476) (1517:1517:1517))
        (PORT asdata (1283:1283:1283) (1218:1218:1218))
        (PORT ena (2224:2224:2224) (1985:1985:1985))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|fmem_save_data\[17\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (852:852:852) (776:776:776))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Link1\|fmem_save_data\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1473:1473:1473) (1515:1515:1515))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (1541:1541:1541) (1370:1370:1370))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|Selector92\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1902:1902:1902) (1736:1736:1736))
        (PORT datab (582:582:582) (530:530:530))
        (PORT datac (807:807:807) (741:741:741))
        (PORT datad (2104:2104:2104) (1879:1879:1879))
        (IOPATH dataa combout (428:428:428) (449:449:449))
        (IOPATH datab combout (437:437:437) (407:407:407))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Link1\|data_buffer\[49\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1472:1472:1472) (1515:1515:1515))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (1559:1559:1559) (1415:1415:1415))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Link1\|iob_sdram_cmd_data_in\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1463:1463:1463) (1501:1501:1501))
        (PORT d (90:90:90) (101:101:101))
        (PORT asdata (1970:1970:1970) (1745:1745:1745))
        (PORT sload (2908:2908:2908) (2680:2680:2680))
        (PORT ena (2344:2344:2344) (2138:2138:2138))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sload (posedge clk) (195:195:195))
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DRAM_Controller1\|save_d_in\[17\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (919:919:919) (833:833:833))
        (IOPATH datac combout (305:305:305) (285:285:285))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE DRAM_Controller1\|save_d_in\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1935:1935:1935) (1934:1934:1934))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (1514:1514:1514) (1350:1350:1350))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DRAM_Controller1\|Selector72\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (867:867:867) (805:805:805))
        (PORT datac (1270:1270:1270) (1158:1158:1158))
        (PORT datad (853:853:853) (777:777:777))
        (IOPATH dataa combout (435:435:435) (425:425:425))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE DRAM_Controller1\|iob_data\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1463:1463:1463) (1506:1506:1506))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (1894:1894:1894) (1651:1651:1651))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|Selector253\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2710:2710:2710) (2387:2387:2387))
        (PORT datad (532:532:532) (514:514:514))
        (IOPATH dataa combout (374:374:374) (392:392:392))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|iob_sdram_cmd_data_in\[18\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataa (486:486:486) (419:419:419))
        (IOPATH dataa combout (435:435:435) (425:425:425))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FLASHMEM_Controller1\|Decoder0\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1109:1109:1109) (1042:1042:1042))
        (PORT datab (1058:1058:1058) (1001:1001:1001))
        (PORT datac (1260:1260:1260) (1161:1161:1161))
        (PORT datad (280:280:280) (310:310:310))
        (IOPATH dataa combout (349:349:349) (371:371:371))
        (IOPATH datab combout (354:354:354) (380:380:380))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FLASHMEM_Controller1\|flash_readbuff\[18\]\~33)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1254:1254:1254) (1049:1049:1049))
        (PORT datab (1014:1014:1014) (1225:1225:1225))
        (PORT datad (901:901:901) (784:784:784))
        (IOPATH dataa combout (350:350:350) (371:371:371))
        (IOPATH datab combout (357:357:357) (380:380:380))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FLASHMEM_Controller1\|flash_readbuff\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1476:1476:1476) (1517:1517:1517))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FLASHMEM_Controller1\|data_read\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1476:1476:1476) (1517:1517:1517))
        (PORT asdata (1294:1294:1294) (1225:1225:1225))
        (PORT ena (2224:2224:2224) (1985:1985:1985))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Link1\|fmem_save_data\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1473:1473:1473) (1515:1515:1515))
        (PORT asdata (1792:1792:1792) (1596:1596:1596))
        (PORT ena (1541:1541:1541) (1370:1370:1370))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|Selector91\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1900:1900:1900) (1734:1734:1734))
        (PORT datab (2145:2145:2145) (1917:1917:1917))
        (PORT datac (532:532:532) (499:499:499))
        (PORT datad (871:871:871) (796:796:796))
        (IOPATH dataa combout (414:414:414) (444:444:444))
        (IOPATH datab combout (357:357:357) (380:380:380))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Link1\|data_buffer\[50\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1472:1472:1472) (1515:1515:1515))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (1559:1559:1559) (1415:1415:1415))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Link1\|iob_sdram_cmd_data_in\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1459:1459:1459) (1500:1500:1500))
        (PORT d (90:90:90) (101:101:101))
        (PORT asdata (1343:1343:1343) (1273:1273:1273))
        (PORT sload (2655:2655:2655) (2477:2477:2477))
        (PORT ena (2321:2321:2321) (2111:2111:2111))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sload (posedge clk) (195:195:195))
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DRAM_Controller1\|save_d_in\[18\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (838:838:838) (782:782:782))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE DRAM_Controller1\|save_d_in\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1935:1935:1935) (1934:1934:1934))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (1514:1514:1514) (1350:1350:1350))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|Selector269\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2715:2715:2715) (2393:2393:2393))
        (PORT datad (499:499:499) (493:493:493))
        (IOPATH dataa combout (374:374:374) (392:392:392))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|iob_sdram_cmd_data_in\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (427:427:427) (361:361:361))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FLASHMEM_Controller1\|flash_readbuff\[2\]\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (972:972:972) (857:857:857))
        (PORT datab (1016:1016:1016) (1227:1227:1227))
        (PORT datad (900:900:900) (782:782:782))
        (IOPATH dataa combout (350:350:350) (371:371:371))
        (IOPATH datab combout (357:357:357) (380:380:380))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FLASHMEM_Controller1\|flash_readbuff\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1476:1476:1476) (1517:1517:1517))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FLASHMEM_Controller1\|data_read\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1476:1476:1476) (1517:1517:1517))
        (PORT asdata (1268:1268:1268) (1200:1200:1200))
        (PORT ena (2224:2224:2224) (1985:1985:1985))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Link1\|fmem_save_data\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1476:1476:1476) (1518:1518:1518))
        (PORT asdata (1653:1653:1653) (1474:1474:1474))
        (PORT ena (1034:1034:1034) (1005:1005:1005))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|Selector107\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2126:2126:2126) (1900:1900:1900))
        (PORT datab (2390:2390:2390) (2065:2065:2065))
        (PORT datac (479:479:479) (469:469:469))
        (PORT datad (309:309:309) (368:368:368))
        (IOPATH dataa combout (351:351:351) (371:371:371))
        (IOPATH datab combout (423:423:423) (451:451:451))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Link1\|data_buffer\[34\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1476:1476:1476) (1517:1517:1517))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (2283:2283:2283) (2046:2046:2046))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Link1\|iob_sdram_cmd_data_in\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1459:1459:1459) (1500:1500:1500))
        (PORT d (90:90:90) (101:101:101))
        (PORT asdata (1586:1586:1586) (1447:1447:1447))
        (PORT sload (2655:2655:2655) (2477:2477:2477))
        (PORT ena (2321:2321:2321) (2111:2111:2111))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sload (posedge clk) (195:195:195))
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE DRAM_Controller1\|save_d_in\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1935:1935:1935) (1934:1934:1934))
        (PORT asdata (1358:1358:1358) (1274:1274:1274))
        (PORT ena (1514:1514:1514) (1350:1350:1350))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DRAM_Controller1\|Selector71\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (885:885:885) (810:810:810))
        (PORT datac (1272:1272:1272) (1160:1160:1160))
        (PORT datad (783:783:783) (683:683:683))
        (IOPATH datab combout (423:423:423) (391:391:391))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE DRAM_Controller1\|iob_data\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1463:1463:1463) (1506:1506:1506))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (1894:1894:1894) (1651:1651:1651))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|Selector268\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (2014:2014:2014) (1771:1771:1771))
        (PORT datad (283:283:283) (341:341:341))
        (IOPATH datab combout (384:384:384) (398:398:398))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|iob_sdram_cmd_data_in\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (226:226:226) (233:233:233))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FLASHMEM_Controller1\|Decoder0\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1102:1102:1102) (1034:1034:1034))
        (PORT datab (1052:1052:1052) (992:992:992))
        (PORT datac (1253:1253:1253) (1153:1153:1153))
        (PORT datad (278:278:278) (308:308:308))
        (IOPATH dataa combout (373:373:373) (380:380:380))
        (IOPATH datab combout (377:377:377) (380:380:380))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FLASHMEM_Controller1\|flash_readbuff\[3\]\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1109:1109:1109) (1282:1282:1282))
        (PORT datab (307:307:307) (320:320:320))
        (PORT datad (876:876:876) (774:774:774))
        (IOPATH dataa combout (351:351:351) (371:371:371))
        (IOPATH datab combout (354:354:354) (380:380:380))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FLASHMEM_Controller1\|flash_readbuff\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1477:1477:1477) (1518:1518:1518))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FLASHMEM_Controller1\|data_read\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1473:1473:1473) (1516:1516:1516))
        (PORT asdata (1626:1626:1626) (1480:1480:1480))
        (PORT ena (2317:2317:2317) (2043:2043:2043))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|fmem_save_data\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (859:859:859) (787:787:787))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Link1\|fmem_save_data\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1473:1473:1473) (1515:1515:1515))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (1541:1541:1541) (1370:1370:1370))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|Selector106\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1682:1682:1682) (1484:1484:1484))
        (PORT datab (1713:1713:1713) (1500:1500:1500))
        (PORT datac (1554:1554:1554) (1376:1376:1376))
        (PORT datad (1223:1223:1223) (1080:1080:1080))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Link1\|data_buffer\[35\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1447:1447:1447) (1491:1491:1491))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (1924:1924:1924) (1694:1694:1694))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Link1\|iob_sdram_cmd_data_in\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1462:1462:1462) (1503:1503:1503))
        (PORT d (90:90:90) (101:101:101))
        (PORT asdata (2378:2378:2378) (2174:2174:2174))
        (PORT sload (2957:2957:2957) (2726:2726:2726))
        (PORT ena (2343:2343:2343) (2129:2129:2129))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sload (posedge clk) (195:195:195))
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DRAM_Controller1\|save_d_in\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (286:286:286) (345:345:345))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE DRAM_Controller1\|save_d_in\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1468:1468:1468) (1509:1509:1509))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (1541:1541:1541) (1380:1380:1380))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|Selector252\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (300:300:300) (364:364:364))
        (PORT datad (1950:1950:1950) (1728:1728:1728))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|iob_sdram_cmd_data_in\[19\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (228:228:228) (236:236:236))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FLASHMEM_Controller1\|flash_readbuff\[19\]\~34)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1110:1110:1110) (1282:1282:1282))
        (PORT datab (301:301:301) (312:312:312))
        (PORT datad (876:876:876) (774:774:774))
        (IOPATH dataa combout (351:351:351) (371:371:371))
        (IOPATH datab combout (354:354:354) (380:380:380))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FLASHMEM_Controller1\|flash_readbuff\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1477:1477:1477) (1518:1518:1518))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FLASHMEM_Controller1\|data_read\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1473:1473:1473) (1516:1516:1516))
        (PORT asdata (1315:1315:1315) (1239:1239:1239))
        (PORT ena (2317:2317:2317) (2043:2043:2043))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Link1\|fmem_save_data\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1473:1473:1473) (1515:1515:1515))
        (PORT asdata (1343:1343:1343) (1250:1250:1250))
        (PORT ena (1541:1541:1541) (1370:1370:1370))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|Selector90\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1900:1900:1900) (1734:1734:1734))
        (PORT datab (2145:2145:2145) (1917:1917:1917))
        (PORT datac (798:798:798) (732:732:732))
        (PORT datad (482:482:482) (460:460:460))
        (IOPATH dataa combout (394:394:394) (400:400:400))
        (IOPATH datab combout (400:400:400) (391:391:391))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Link1\|data_buffer\[51\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1472:1472:1472) (1515:1515:1515))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (1559:1559:1559) (1415:1415:1415))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Link1\|iob_sdram_cmd_data_in\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1462:1462:1462) (1503:1503:1503))
        (PORT d (90:90:90) (101:101:101))
        (PORT asdata (1899:1899:1899) (1714:1714:1714))
        (PORT sload (2957:2957:2957) (2726:2726:2726))
        (PORT ena (2343:2343:2343) (2129:2129:2129))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sload (posedge clk) (195:195:195))
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DRAM_Controller1\|save_d_in\[19\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (502:502:502) (483:483:483))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE DRAM_Controller1\|save_d_in\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1935:1935:1935) (1934:1934:1934))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (1514:1514:1514) (1350:1350:1350))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DRAM_Controller1\|Selector70\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (536:536:536) (528:528:528))
        (PORT datab (784:784:784) (694:694:694))
        (PORT datad (1228:1228:1228) (1115:1115:1115))
        (IOPATH dataa combout (435:435:435) (425:425:425))
        (IOPATH datab combout (380:380:380) (380:380:380))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE DRAM_Controller1\|iob_data\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1468:1468:1468) (1509:1509:1509))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (2554:2554:2554) (2228:2228:2228))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|Selector251\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (596:596:596) (555:555:555))
        (PORT datad (2671:2671:2671) (2345:2345:2345))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|iob_sdram_cmd_data_in\[20\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (784:784:784) (656:656:656))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FLASHMEM_Controller1\|Decoder0\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1106:1106:1106) (1039:1039:1039))
        (PORT datab (1056:1056:1056) (998:998:998))
        (PORT datac (1257:1257:1257) (1158:1158:1158))
        (PORT datad (279:279:279) (309:309:309))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (384:384:384) (398:398:398))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FLASHMEM_Controller1\|flash_readbuff\[20\]\~35)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1253:1253:1253) (1049:1049:1049))
        (PORT datab (1017:1017:1017) (1227:1227:1227))
        (PORT datad (1112:1112:1112) (929:929:929))
        (IOPATH dataa combout (350:350:350) (371:371:371))
        (IOPATH datab combout (357:357:357) (380:380:380))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FLASHMEM_Controller1\|flash_readbuff\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1476:1476:1476) (1517:1517:1517))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FLASHMEM_Controller1\|data_read\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1476:1476:1476) (1517:1517:1517))
        (PORT asdata (964:964:964) (934:934:934))
        (PORT ena (2224:2224:2224) (1985:1985:1985))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|fmem_save_data\[20\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1168:1168:1168) (1034:1034:1034))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Link1\|fmem_save_data\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1473:1473:1473) (1515:1515:1515))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (1541:1541:1541) (1370:1370:1370))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|Selector89\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1901:1901:1901) (1736:1736:1736))
        (PORT datab (2147:2147:2147) (1919:1919:1919))
        (PORT datac (893:893:893) (820:820:820))
        (PORT datad (517:517:517) (487:487:487))
        (IOPATH dataa combout (394:394:394) (400:400:400))
        (IOPATH datab combout (400:400:400) (391:391:391))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Link1\|data_buffer\[52\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1472:1472:1472) (1515:1515:1515))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (1559:1559:1559) (1415:1415:1415))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Link1\|iob_sdram_cmd_data_in\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1459:1459:1459) (1500:1500:1500))
        (PORT d (90:90:90) (101:101:101))
        (PORT asdata (1589:1589:1589) (1480:1480:1480))
        (PORT sload (2655:2655:2655) (2477:2477:2477))
        (PORT ena (2321:2321:2321) (2111:2111:2111))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sload (posedge clk) (195:195:195))
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DRAM_Controller1\|save_d_in\[20\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (880:880:880) (814:814:814))
        (IOPATH datac combout (305:305:305) (285:285:285))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE DRAM_Controller1\|save_d_in\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1935:1935:1935) (1934:1934:1934))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (1514:1514:1514) (1350:1350:1350))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|Selector267\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2704:2704:2704) (2381:2381:2381))
        (PORT datad (302:302:302) (358:358:358))
        (IOPATH dataa combout (374:374:374) (392:392:392))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|iob_sdram_cmd_data_in\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (229:229:229) (236:236:236))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FLASHMEM_Controller1\|flash_readbuff\[4\]\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (970:970:970) (855:855:855))
        (PORT datab (1015:1015:1015) (1226:1226:1226))
        (PORT datad (1113:1113:1113) (930:930:930))
        (IOPATH dataa combout (350:350:350) (371:371:371))
        (IOPATH datab combout (357:357:357) (380:380:380))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FLASHMEM_Controller1\|flash_readbuff\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1476:1476:1476) (1517:1517:1517))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FLASHMEM_Controller1\|data_read\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1473:1473:1473) (1516:1516:1516))
        (PORT asdata (1260:1260:1260) (1187:1187:1187))
        (PORT ena (2317:2317:2317) (2043:2043:2043))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Link1\|fmem_save_data\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1476:1476:1476) (1518:1518:1518))
        (PORT asdata (1513:1513:1513) (1381:1381:1381))
        (PORT ena (1034:1034:1034) (1005:1005:1005))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|Selector105\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2125:2125:2125) (1899:1899:1899))
        (PORT datab (350:350:350) (408:408:408))
        (PORT datac (2341:2341:2341) (2036:2036:2036))
        (PORT datad (522:522:522) (489:489:489))
        (IOPATH dataa combout (394:394:394) (400:400:400))
        (IOPATH datab combout (400:400:400) (391:391:391))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Link1\|data_buffer\[36\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1476:1476:1476) (1517:1517:1517))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (2283:2283:2283) (2046:2046:2046))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Link1\|iob_sdram_cmd_data_in\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1460:1460:1460) (1501:1501:1501))
        (PORT d (90:90:90) (101:101:101))
        (PORT asdata (1997:1997:1997) (1801:1801:1801))
        (PORT sload (2591:2591:2591) (2438:2438:2438))
        (PORT ena (2341:2341:2341) (2134:2134:2134))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sload (posedge clk) (195:195:195))
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DRAM_Controller1\|save_d_in\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (856:856:856) (797:797:797))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE DRAM_Controller1\|save_d_in\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1468:1468:1468) (1509:1509:1509))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (1541:1541:1541) (1380:1380:1380))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DRAM_Controller1\|Selector69\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (865:865:865) (748:748:748))
        (PORT datac (495:495:495) (488:488:488))
        (PORT datad (1231:1231:1231) (1118:1118:1118))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE DRAM_Controller1\|iob_data\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1468:1468:1468) (1509:1509:1509))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (2554:2554:2554) (2228:2228:2228))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|Selector266\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2429:2429:2429) (2122:2122:2122))
        (PORT datad (301:301:301) (356:356:356))
        (IOPATH dataa combout (374:374:374) (392:392:392))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|iob_sdram_cmd_data_in\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (227:227:227) (235:235:235))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FLASHMEM_Controller1\|Decoder0\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1109:1109:1109) (1042:1042:1042))
        (PORT datab (1058:1058:1058) (1001:1001:1001))
        (PORT datac (1260:1260:1260) (1161:1161:1161))
        (PORT datad (280:280:280) (310:310:310))
        (IOPATH dataa combout (350:350:350) (371:371:371))
        (IOPATH datab combout (354:354:354) (380:380:380))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FLASHMEM_Controller1\|flash_readbuff\[5\]\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (971:971:971) (855:855:855))
        (PORT datab (1015:1015:1015) (1226:1226:1226))
        (PORT datad (1172:1172:1172) (979:979:979))
        (IOPATH dataa combout (350:350:350) (371:371:371))
        (IOPATH datab combout (357:357:357) (380:380:380))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FLASHMEM_Controller1\|flash_readbuff\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1476:1476:1476) (1517:1517:1517))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FLASHMEM_Controller1\|data_read\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1473:1473:1473) (1516:1516:1516))
        (PORT asdata (1260:1260:1260) (1186:1186:1186))
        (PORT ena (2317:2317:2317) (2043:2043:2043))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|fmem_save_data\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (823:823:823) (760:760:760))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Link1\|fmem_save_data\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1473:1473:1473) (1515:1515:1515))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (1541:1541:1541) (1370:1370:1370))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|Selector104\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2125:2125:2125) (1899:1899:1899))
        (PORT datab (375:375:375) (434:434:434))
        (PORT datac (2341:2341:2341) (2037:2037:2037))
        (PORT datad (496:496:496) (481:481:481))
        (IOPATH dataa combout (394:394:394) (400:400:400))
        (IOPATH datab combout (400:400:400) (391:391:391))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Link1\|data_buffer\[37\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1476:1476:1476) (1517:1517:1517))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (2283:2283:2283) (2046:2046:2046))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Link1\|iob_sdram_cmd_data_in\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1463:1463:1463) (1502:1502:1502))
        (PORT d (90:90:90) (101:101:101))
        (PORT asdata (1338:1338:1338) (1277:1277:1277))
        (PORT sload (2884:2884:2884) (2657:2657:2657))
        (PORT ena (2346:2346:2346) (2140:2140:2140))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sload (posedge clk) (195:195:195))
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DRAM_Controller1\|save_d_in\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1175:1175:1175) (1022:1022:1022))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE DRAM_Controller1\|save_d_in\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1927:1927:1927) (1925:1925:1925))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (1244:1244:1244) (1148:1148:1148))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|Selector250\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2708:2708:2708) (2385:2385:2385))
        (PORT datad (515:515:515) (504:504:504))
        (IOPATH dataa combout (374:374:374) (392:392:392))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|iob_sdram_cmd_data_in\[21\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (463:463:463) (383:383:383))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FLASHMEM_Controller1\|flash_readbuff\[21\]\~36)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1253:1253:1253) (1049:1049:1049))
        (PORT datab (1017:1017:1017) (1227:1227:1227))
        (PORT datad (1170:1170:1170) (978:978:978))
        (IOPATH dataa combout (350:350:350) (371:371:371))
        (IOPATH datab combout (357:357:357) (380:380:380))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FLASHMEM_Controller1\|flash_readbuff\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1476:1476:1476) (1517:1517:1517))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FLASHMEM_Controller1\|data_read\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1476:1476:1476) (1517:1517:1517))
        (PORT asdata (1270:1270:1270) (1201:1201:1201))
        (PORT ena (2224:2224:2224) (1985:1985:1985))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|fmem_save_data\[21\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (860:860:860) (789:789:789))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Link1\|fmem_save_data\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1476:1476:1476) (1518:1518:1518))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (1034:1034:1034) (1005:1005:1005))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|Selector88\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1902:1902:1902) (1736:1736:1736))
        (PORT datab (820:820:820) (726:726:726))
        (PORT datac (856:856:856) (780:780:780))
        (PORT datad (2104:2104:2104) (1880:1880:1880))
        (IOPATH dataa combout (428:428:428) (449:449:449))
        (IOPATH datab combout (437:437:437) (407:407:407))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Link1\|data_buffer\[53\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1472:1472:1472) (1515:1515:1515))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (1559:1559:1559) (1415:1415:1415))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Link1\|iob_sdram_cmd_data_in\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1459:1459:1459) (1500:1500:1500))
        (PORT d (90:90:90) (101:101:101))
        (PORT asdata (2052:2052:2052) (1857:1857:1857))
        (PORT sload (2655:2655:2655) (2477:2477:2477))
        (PORT ena (2321:2321:2321) (2111:2111:2111))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sload (posedge clk) (195:195:195))
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DRAM_Controller1\|save_d_in\[21\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (928:928:928) (839:839:839))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE DRAM_Controller1\|save_d_in\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1928:1928:1928) (1925:1925:1925))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (990:990:990) (960:960:960))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DRAM_Controller1\|Selector68\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (811:811:811) (717:717:717))
        (PORT datac (868:868:868) (754:754:754))
        (PORT datad (1233:1233:1233) (1120:1120:1120))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE DRAM_Controller1\|iob_data\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1468:1468:1468) (1509:1509:1509))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (2554:2554:2554) (2228:2228:2228))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|Selector265\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2429:2429:2429) (2122:2122:2122))
        (PORT datad (300:300:300) (355:355:355))
        (IOPATH dataa combout (374:374:374) (392:392:392))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|iob_sdram_cmd_data_in\[6\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (227:227:227) (235:235:235))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FLASHMEM_Controller1\|Decoder0\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1096:1096:1096) (1028:1028:1028))
        (PORT datab (1047:1047:1047) (987:987:987))
        (PORT datac (1249:1249:1249) (1147:1147:1147))
        (PORT datad (276:276:276) (306:306:306))
        (IOPATH dataa combout (375:375:375) (371:371:371))
        (IOPATH datab combout (384:384:384) (386:386:386))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FLASHMEM_Controller1\|flash_readbuff\[6\]\~29)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1109:1109:1109) (1281:1281:1281))
        (PORT datab (925:925:925) (805:805:805))
        (PORT datad (266:266:266) (281:281:281))
        (IOPATH dataa combout (351:351:351) (371:371:371))
        (IOPATH datab combout (354:354:354) (380:380:380))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FLASHMEM_Controller1\|flash_readbuff\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1477:1477:1477) (1518:1518:1518))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FLASHMEM_Controller1\|data_read\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1473:1473:1473) (1516:1516:1516))
        (PORT asdata (1324:1324:1324) (1251:1251:1251))
        (PORT ena (2317:2317:2317) (2043:2043:2043))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Link1\|fmem_save_data\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1473:1473:1473) (1515:1515:1515))
        (PORT asdata (1178:1178:1178) (1084:1084:1084))
        (PORT ena (1541:1541:1541) (1370:1370:1370))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|Selector103\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (353:353:353) (416:416:416))
        (PORT datab (2393:2393:2393) (2069:2069:2069))
        (PORT datac (2079:2079:2079) (1859:1859:1859))
        (PORT datad (493:493:493) (481:481:481))
        (IOPATH dataa combout (394:394:394) (400:400:400))
        (IOPATH datab combout (400:400:400) (391:391:391))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Link1\|data_buffer\[38\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1476:1476:1476) (1517:1517:1517))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (2283:2283:2283) (2046:2046:2046))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Link1\|iob_sdram_cmd_data_in\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1463:1463:1463) (1502:1502:1502))
        (PORT d (90:90:90) (101:101:101))
        (PORT asdata (1672:1672:1672) (1515:1515:1515))
        (PORT sload (2884:2884:2884) (2657:2657:2657))
        (PORT ena (2346:2346:2346) (2140:2140:2140))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sload (posedge clk) (195:195:195))
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DRAM_Controller1\|save_d_in\[6\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1142:1142:1142) (1002:1002:1002))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE DRAM_Controller1\|save_d_in\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1928:1928:1928) (1925:1925:1925))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (990:990:990) (960:960:960))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|Selector249\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2428:2428:2428) (2120:2120:2120))
        (PORT datad (494:494:494) (481:481:481))
        (IOPATH dataa combout (374:374:374) (392:392:392))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|iob_sdram_cmd_data_in\[22\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (229:229:229) (236:236:236))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FLASHMEM_Controller1\|flash_readbuff\[22\]\~40)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1105:1105:1105) (1278:1278:1278))
        (PORT datab (922:922:922) (801:801:801))
        (PORT datad (462:462:462) (407:407:407))
        (IOPATH dataa combout (351:351:351) (371:371:371))
        (IOPATH datab combout (354:354:354) (380:380:380))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FLASHMEM_Controller1\|flash_readbuff\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1477:1477:1477) (1518:1518:1518))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FLASHMEM_Controller1\|data_read\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1473:1473:1473) (1516:1516:1516))
        (PORT asdata (1613:1613:1613) (1471:1471:1471))
        (PORT ena (2317:2317:2317) (2043:2043:2043))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Link1\|fmem_save_data\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1473:1473:1473) (1515:1515:1515))
        (PORT asdata (1304:1304:1304) (1230:1230:1230))
        (PORT ena (1541:1541:1541) (1370:1370:1370))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|Selector87\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1900:1900:1900) (1735:1735:1735))
        (PORT datab (2145:2145:2145) (1917:1917:1917))
        (PORT datac (937:937:937) (856:856:856))
        (PORT datad (482:482:482) (464:464:464))
        (IOPATH dataa combout (394:394:394) (400:400:400))
        (IOPATH datab combout (400:400:400) (391:391:391))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Link1\|data_buffer\[54\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1472:1472:1472) (1515:1515:1515))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (1559:1559:1559) (1415:1415:1415))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Link1\|iob_sdram_cmd_data_in\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1463:1463:1463) (1502:1502:1502))
        (PORT d (90:90:90) (101:101:101))
        (PORT asdata (1655:1655:1655) (1503:1503:1503))
        (PORT sload (2884:2884:2884) (2657:2657:2657))
        (PORT ena (2346:2346:2346) (2140:2140:2140))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sload (posedge clk) (195:195:195))
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE DRAM_Controller1\|save_d_in\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1928:1928:1928) (1925:1925:1925))
        (PORT asdata (1178:1178:1178) (1103:1103:1103))
        (PORT ena (990:990:990) (960:960:960))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DRAM_Controller1\|Selector67\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1116:1116:1116) (971:971:971))
        (PORT datac (1544:1544:1544) (1351:1351:1351))
        (PORT datad (1227:1227:1227) (1113:1113:1113))
        (IOPATH dataa combout (435:435:435) (425:425:425))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE DRAM_Controller1\|iob_data\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1468:1468:1468) (1509:1509:1509))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (2554:2554:2554) (2228:2228:2228))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|Selector264\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1685:1685:1685) (1522:1522:1522))
        (PORT datad (299:299:299) (355:355:355))
        (IOPATH dataa combout (374:374:374) (392:392:392))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|iob_sdram_cmd_data_in\[7\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datab (268:268:268) (275:275:275))
        (IOPATH datab combout (437:437:437) (425:425:425))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FLASHMEM_Controller1\|Decoder0\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1105:1105:1105) (1038:1038:1038))
        (PORT datab (1055:1055:1055) (998:998:998))
        (PORT datac (1256:1256:1256) (1157:1157:1157))
        (PORT datad (279:279:279) (309:309:309))
        (IOPATH dataa combout (349:349:349) (377:377:377))
        (IOPATH datab combout (354:354:354) (380:380:380))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FLASHMEM_Controller1\|flash_readbuff\[7\]\~37)
    (DELAY
      (ABSOLUTE
        (PORT dataa (973:973:973) (858:858:858))
        (PORT datab (1016:1016:1016) (1227:1227:1227))
        (PORT datad (847:847:847) (737:737:737))
        (IOPATH dataa combout (350:350:350) (371:371:371))
        (IOPATH datab combout (357:357:357) (380:380:380))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FLASHMEM_Controller1\|flash_readbuff\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1476:1476:1476) (1517:1517:1517))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FLASHMEM_Controller1\|data_read\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1473:1473:1473) (1516:1516:1516))
        (PORT asdata (1586:1586:1586) (1434:1434:1434))
        (PORT ena (2317:2317:2317) (2043:2043:2043))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|fmem_save_data\[7\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (861:861:861) (788:788:788))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Link1\|fmem_save_data\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1473:1473:1473) (1515:1515:1515))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (1541:1541:1541) (1370:1370:1370))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|Selector102\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2125:2125:2125) (1899:1899:1899))
        (PORT datab (1352:1352:1352) (1201:1201:1201))
        (PORT datac (2343:2343:2343) (2039:2039:2039))
        (PORT datad (534:534:534) (507:507:507))
        (IOPATH dataa combout (394:394:394) (400:400:400))
        (IOPATH datab combout (400:400:400) (391:391:391))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Link1\|data_buffer\[39\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1476:1476:1476) (1517:1517:1517))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (2283:2283:2283) (2046:2046:2046))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Link1\|iob_sdram_cmd_data_in\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1468:1468:1468) (1512:1512:1512))
        (PORT d (90:90:90) (101:101:101))
        (PORT asdata (1917:1917:1917) (1719:1719:1719))
        (PORT sload (2023:2023:2023) (1965:1965:1965))
        (PORT ena (2050:2050:2050) (1905:1905:1905))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sload (posedge clk) (195:195:195))
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DRAM_Controller1\|save_d_in\[7\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (939:939:939) (858:858:858))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE DRAM_Controller1\|save_d_in\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1927:1927:1927) (1925:1925:1925))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (1244:1244:1244) (1148:1148:1148))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|Selector248\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1687:1687:1687) (1524:1524:1524))
        (PORT datad (300:300:300) (355:355:355))
        (IOPATH dataa combout (374:374:374) (392:392:392))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|iob_sdram_cmd_data_in\[23\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (227:227:227) (235:235:235))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FLASHMEM_Controller1\|flash_readbuff\[23\]\~41)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1254:1254:1254) (1049:1049:1049))
        (PORT datab (1014:1014:1014) (1225:1225:1225))
        (PORT datad (848:848:848) (738:738:738))
        (IOPATH dataa combout (350:350:350) (371:371:371))
        (IOPATH datab combout (357:357:357) (380:380:380))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FLASHMEM_Controller1\|flash_readbuff\[23\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1476:1476:1476) (1517:1517:1517))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FLASHMEM_Controller1\|data_read\[23\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1473:1473:1473) (1516:1516:1516))
        (PORT asdata (920:920:920) (905:905:905))
        (PORT ena (1924:1924:1924) (1726:1726:1726))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|fmem_save_data\[23\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (834:834:834) (771:771:771))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Link1\|fmem_save_data\[23\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1473:1473:1473) (1515:1515:1515))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (1541:1541:1541) (1370:1370:1370))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|Selector86\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1901:1901:1901) (1735:1735:1735))
        (PORT datab (2145:2145:2145) (1917:1917:1917))
        (PORT datac (1340:1340:1340) (1230:1230:1230))
        (PORT datad (519:519:519) (486:486:486))
        (IOPATH dataa combout (394:394:394) (400:400:400))
        (IOPATH datab combout (400:400:400) (391:391:391))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Link1\|data_buffer\[55\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1472:1472:1472) (1515:1515:1515))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (1559:1559:1559) (1415:1415:1415))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Link1\|iob_sdram_cmd_data_in\[23\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1468:1468:1468) (1512:1512:1512))
        (PORT d (90:90:90) (101:101:101))
        (PORT asdata (1326:1326:1326) (1251:1251:1251))
        (PORT sload (2023:2023:2023) (1965:1965:1965))
        (PORT ena (2050:2050:2050) (1905:1905:1905))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sload (posedge clk) (195:195:195))
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE DRAM_Controller1\|save_d_in\[23\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1927:1927:1927) (1925:1925:1925))
        (PORT asdata (1383:1383:1383) (1298:1298:1298))
        (PORT ena (1244:1244:1244) (1148:1148:1148))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DRAM_Controller1\|Selector66\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (322:322:322) (382:382:382))
        (PORT datab (965:965:965) (892:892:892))
        (IOPATH dataa combout (435:435:435) (407:407:407))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datac combout (415:415:415) (429:429:429))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DRAM_Controller1\|iob_data\[7\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (794:794:794) (630:630:630))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE DRAM_Controller1\|iob_data\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1468:1468:1468) (1509:1509:1509))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (2554:2554:2554) (2228:2228:2228))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|Selector263\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (342:342:342) (398:398:398))
        (PORT datad (2602:2602:2602) (2263:2263:2263))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|iob_sdram_cmd_data_in\[8\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataa (271:271:271) (283:283:283))
        (IOPATH dataa combout (435:435:435) (425:425:425))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FLASHMEM_Controller1\|flash_readbuff\[9\]\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1028:1028:1028) (952:952:952))
        (PORT datac (1207:1207:1207) (1087:1087:1087))
        (PORT datad (939:939:939) (1124:1124:1124))
        (IOPATH dataa combout (375:375:375) (371:371:371))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FLASHMEM_Controller1\|Equal2\~1)
    (DELAY
      (ABSOLUTE
        (PORT datac (1207:1207:1207) (1088:1088:1088))
        (PORT datad (960:960:960) (902:902:902))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FLASHMEM_Controller1\|flash_readbuff\[8\]\~38)
    (DELAY
      (ABSOLUTE
        (PORT dataa (572:572:572) (523:523:523))
        (PORT datab (548:548:548) (460:460:460))
        (PORT datad (286:286:286) (315:315:315))
        (IOPATH dataa combout (408:408:408) (425:425:425))
        (IOPATH datab combout (415:415:415) (425:425:425))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FLASHMEM_Controller1\|flash_readbuff\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1465:1465:1465) (1503:1503:1503))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FLASHMEM_Controller1\|data_read\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1476:1476:1476) (1517:1517:1517))
        (PORT asdata (1327:1327:1327) (1258:1258:1258))
        (PORT ena (2224:2224:2224) (1985:1985:1985))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|fmem_save_data\[8\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (859:859:859) (791:791:791))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Link1\|fmem_save_data\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1473:1473:1473) (1515:1515:1515))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (1541:1541:1541) (1370:1370:1370))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|Selector101\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (920:920:920) (836:836:836))
        (PORT datab (1297:1297:1297) (1151:1151:1151))
        (PORT datac (971:971:971) (940:940:940))
        (PORT datad (1403:1403:1403) (1313:1313:1313))
        (IOPATH dataa combout (435:435:435) (425:425:425))
        (IOPATH datab combout (380:380:380) (380:380:380))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|Decoder1\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2224:2224:2224) (2026:2026:2026))
        (PORT datab (1351:1351:1351) (1188:1188:1188))
        (PORT datac (1643:1643:1643) (1504:1504:1504))
        (PORT datad (2695:2695:2695) (2363:2363:2363))
        (IOPATH dataa combout (374:374:374) (392:392:392))
        (IOPATH datab combout (380:380:380) (380:380:380))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|data_buffer\[40\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (269:269:269) (281:281:281))
        (PORT datab (1398:1398:1398) (1293:1293:1293))
        (PORT datac (1291:1291:1291) (1146:1146:1146))
        (PORT datad (850:850:850) (721:721:721))
        (IOPATH dataa combout (351:351:351) (371:371:371))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Link1\|data_buffer\[40\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1465:1465:1465) (1506:1506:1506))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (1906:1906:1906) (1688:1688:1688))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Link1\|iob_sdram_cmd_data_in\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1463:1463:1463) (1501:1501:1501))
        (PORT d (90:90:90) (101:101:101))
        (PORT asdata (2042:2042:2042) (1837:1837:1837))
        (PORT sload (2908:2908:2908) (2680:2680:2680))
        (PORT ena (2344:2344:2344) (2138:2138:2138))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sload (posedge clk) (195:195:195))
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE DRAM_Controller1\|save_d_in\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1935:1935:1935) (1934:1934:1934))
        (PORT asdata (1312:1312:1312) (1228:1228:1228))
        (PORT ena (1514:1514:1514) (1350:1350:1350))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|Selector247\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (2009:2009:2009) (1765:1765:1765))
        (PORT datad (1144:1144:1144) (988:988:988))
        (IOPATH datab combout (384:384:384) (398:398:398))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|iob_sdram_cmd_data_in\[24\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (836:836:836) (705:705:705))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FLASHMEM_Controller1\|flash_readbuff\[24\]\~39)
    (DELAY
      (ABSOLUTE
        (PORT datac (1314:1314:1314) (1207:1207:1207))
        (PORT datad (1059:1059:1059) (886:886:886))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FLASHMEM_Controller1\|flash_readbuff\[24\]\~48)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1891:1891:1891) (1676:1676:1676))
        (PORT datab (1013:1013:1013) (1224:1224:1224))
        (PORT datad (469:469:469) (392:392:392))
        (IOPATH dataa combout (377:377:377) (380:380:380))
        (IOPATH datab combout (380:380:380) (380:380:380))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FLASHMEM_Controller1\|flash_readbuff\[24\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1476:1476:1476) (1517:1517:1517))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FLASHMEM_Controller1\|data_read\[24\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1473:1473:1473) (1516:1516:1516))
        (PORT asdata (949:949:949) (914:914:914))
        (PORT ena (1924:1924:1924) (1726:1726:1726))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|fmem_save_data\[24\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1208:1208:1208) (1081:1081:1081))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Link1\|fmem_save_data\[24\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1471:1471:1471) (1514:1514:1514))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (1541:1541:1541) (1379:1379:1379))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|Selector85\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (324:324:324) (384:384:384))
        (PORT datab (1872:1872:1872) (1715:1715:1715))
        (PORT datac (1795:1795:1795) (1663:1663:1663))
        (PORT datad (904:904:904) (816:816:816))
        (IOPATH dataa combout (435:435:435) (425:425:425))
        (IOPATH datab combout (380:380:380) (380:380:380))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|Decoder1\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1029:1029:1029) (956:956:956))
        (PORT datab (1270:1270:1270) (1131:1131:1131))
        (PORT datac (893:893:893) (848:848:848))
        (PORT datad (446:446:446) (384:384:384))
        (IOPATH dataa combout (351:351:351) (371:371:371))
        (IOPATH datab combout (357:357:357) (380:380:380))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|data_buffer\[56\]\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (270:270:270) (281:281:281))
        (PORT datab (1923:1923:1923) (1669:1669:1669))
        (PORT datac (1080:1080:1080) (914:914:914))
        (PORT datad (1666:1666:1666) (1478:1478:1478))
        (IOPATH dataa combout (351:351:351) (371:371:371))
        (IOPATH datab combout (384:384:384) (386:386:386))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Link1\|data_buffer\[56\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1471:1471:1471) (1514:1514:1514))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (2258:2258:2258) (2009:2009:2009))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Link1\|iob_sdram_cmd_data_in\[24\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1463:1463:1463) (1501:1501:1501))
        (PORT d (90:90:90) (101:101:101))
        (PORT asdata (1590:1590:1590) (1463:1463:1463))
        (PORT sload (2908:2908:2908) (2680:2680:2680))
        (PORT ena (2344:2344:2344) (2138:2138:2138))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sload (posedge clk) (195:195:195))
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DRAM_Controller1\|save_d_in\[24\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (853:853:853) (781:781:781))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE DRAM_Controller1\|save_d_in\[24\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1935:1935:1935) (1934:1934:1934))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (1514:1514:1514) (1350:1350:1350))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DRAM_Controller1\|Selector65\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (993:993:993) (934:934:934))
        (PORT datad (278:278:278) (332:332:332))
        (IOPATH datab combout (423:423:423) (451:451:451))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE DRAM_Controller1\|iob_data\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1468:1468:1468) (1509:1509:1509))
        (PORT asdata (1166:1166:1166) (1015:1015:1015))
        (PORT ena (2554:2554:2554) (2228:2228:2228))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|Selector262\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (817:817:817) (730:730:730))
        (PORT datad (1951:1951:1951) (1727:1727:1727))
        (IOPATH dataa combout (435:435:435) (425:425:425))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|iob_sdram_cmd_data_in\[9\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (463:463:463) (382:382:382))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FLASHMEM_Controller1\|flash_readbuff\[9\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (570:570:570) (521:521:521))
        (PORT datab (549:549:549) (466:466:466))
        (PORT datad (283:283:283) (312:312:312))
        (IOPATH dataa combout (408:408:408) (425:425:425))
        (IOPATH datab combout (415:415:415) (425:425:425))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FLASHMEM_Controller1\|flash_readbuff\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1465:1465:1465) (1503:1503:1503))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FLASHMEM_Controller1\|data_read\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1476:1476:1476) (1517:1517:1517))
        (PORT asdata (1326:1326:1326) (1254:1254:1254))
        (PORT ena (2224:2224:2224) (1985:1985:1985))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|fmem_save_data\[9\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1410:1410:1410) (1172:1172:1172))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Link1\|fmem_save_data\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1476:1476:1476) (1518:1518:1518))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (1034:1034:1034) (1005:1005:1005))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|Selector100\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1901:1901:1901) (1735:1735:1735))
        (PORT datab (2146:2146:2146) (1918:1918:1918))
        (PORT datac (805:805:805) (739:739:739))
        (PORT datad (790:790:790) (691:691:691))
        (IOPATH dataa combout (394:394:394) (400:400:400))
        (IOPATH datab combout (400:400:400) (391:391:391))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Link1\|data_buffer\[41\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1472:1472:1472) (1515:1515:1515))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (1934:1934:1934) (1706:1706:1706))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Link1\|iob_sdram_cmd_data_in\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1462:1462:1462) (1503:1503:1503))
        (PORT d (90:90:90) (101:101:101))
        (PORT asdata (2385:2385:2385) (2161:2161:2161))
        (PORT sload (2957:2957:2957) (2726:2726:2726))
        (PORT ena (2343:2343:2343) (2129:2129:2129))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sload (posedge clk) (195:195:195))
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE DRAM_Controller1\|save_d_in\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1935:1935:1935) (1934:1934:1934))
        (PORT asdata (968:968:968) (938:938:938))
        (PORT ena (1514:1514:1514) (1350:1350:1350))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|Selector246\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (2012:2012:2012) (1768:1768:1768))
        (PORT datad (1164:1164:1164) (1008:1008:1008))
        (IOPATH datab combout (384:384:384) (398:398:398))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|iob_sdram_cmd_data_in\[25\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataa (745:745:745) (617:617:617))
        (IOPATH dataa combout (435:435:435) (425:425:425))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FLASHMEM_Controller1\|flash_readbuff\[25\]\~55)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1104:1104:1104) (1277:1277:1277))
        (PORT datab (1350:1350:1350) (1248:1248:1248))
        (PORT datac (1879:1879:1879) (1668:1668:1668))
        (PORT datad (859:859:859) (757:757:757))
        (IOPATH dataa combout (428:428:428) (450:450:450))
        (IOPATH datab combout (384:384:384) (386:386:386))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FLASHMEM_Controller1\|flash_readbuff\[25\]\~56)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1111:1111:1111) (1284:1284:1284))
        (PORT datab (1936:1936:1936) (1684:1684:1684))
        (PORT datad (229:229:229) (237:237:237))
        (IOPATH dataa combout (420:420:420) (371:371:371))
        (IOPATH datab combout (423:423:423) (451:451:451))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FLASHMEM_Controller1\|flash_readbuff\[25\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1477:1477:1477) (1518:1518:1518))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FLASHMEM_Controller1\|data_read\[25\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1476:1476:1476) (1517:1517:1517))
        (PORT asdata (1372:1372:1372) (1292:1292:1292))
        (PORT ena (1932:1932:1932) (1743:1743:1743))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|fmem_save_data\[25\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1162:1162:1162) (1020:1020:1020))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Link1\|fmem_save_data\[25\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1471:1471:1471) (1514:1514:1514))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (1541:1541:1541) (1379:1379:1379))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|Selector84\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (893:893:893) (795:795:795))
        (PORT datab (1873:1873:1873) (1716:1716:1716))
        (PORT datac (1795:1795:1795) (1664:1664:1664))
        (PORT datad (278:278:278) (333:333:333))
        (IOPATH dataa combout (394:394:394) (400:400:400))
        (IOPATH datab combout (400:400:400) (391:391:391))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Link1\|data_buffer\[57\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1471:1471:1471) (1514:1514:1514))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (2258:2258:2258) (2009:2009:2009))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Link1\|iob_sdram_cmd_data_in\[25\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1459:1459:1459) (1500:1500:1500))
        (PORT d (90:90:90) (101:101:101))
        (PORT asdata (1616:1616:1616) (1489:1489:1489))
        (PORT sload (2655:2655:2655) (2477:2477:2477))
        (PORT ena (2321:2321:2321) (2111:2111:2111))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sload (posedge clk) (195:195:195))
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DRAM_Controller1\|save_d_in\[25\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (871:871:871) (799:799:799))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE DRAM_Controller1\|save_d_in\[25\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1935:1935:1935) (1934:1934:1934))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (1514:1514:1514) (1350:1350:1350))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DRAM_Controller1\|Selector64\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (994:994:994) (934:934:934))
        (PORT datad (277:277:277) (331:331:331))
        (IOPATH datab combout (423:423:423) (451:451:451))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DRAM_Controller1\|iob_data\[9\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1065:1065:1065) (871:871:871))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE DRAM_Controller1\|iob_data\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1467:1467:1467) (1508:1508:1508))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (1882:1882:1882) (1658:1658:1658))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|Selector245\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2711:2711:2711) (2388:2388:2388))
        (PORT datad (535:535:535) (514:514:514))
        (IOPATH dataa combout (374:374:374) (392:392:392))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|iob_sdram_cmd_data_in\[26\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datab (836:836:836) (690:690:690))
        (IOPATH datab combout (437:437:437) (425:425:425))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FLASHMEM_Controller1\|flash_readbuff\[26\]\~47)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1026:1026:1026) (950:950:950))
        (PORT datad (494:494:494) (431:431:431))
        (IOPATH dataa combout (374:374:374) (392:392:392))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FLASHMEM_Controller1\|flash_readbuff\[26\]\~54)
    (DELAY
      (ABSOLUTE
        (PORT dataa (984:984:984) (1167:1167:1167))
        (PORT datab (1259:1259:1259) (1122:1122:1122))
        (PORT datad (228:228:228) (236:236:236))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (384:384:384) (386:386:386))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FLASHMEM_Controller1\|flash_readbuff\[26\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1465:1465:1465) (1503:1503:1503))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FLASHMEM_Controller1\|data_read\[26\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1473:1473:1473) (1516:1516:1516))
        (PORT asdata (1613:1613:1613) (1472:1472:1472))
        (PORT ena (1924:1924:1924) (1726:1726:1726))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|fmem_save_data\[26\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1201:1201:1201) (1074:1074:1074))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Link1\|fmem_save_data\[26\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1471:1471:1471) (1514:1514:1514))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (1541:1541:1541) (1379:1379:1379))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|Selector83\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (324:324:324) (384:384:384))
        (PORT datab (1869:1869:1869) (1711:1711:1711))
        (PORT datac (1793:1793:1793) (1661:1661:1661))
        (PORT datad (876:876:876) (800:800:800))
        (IOPATH dataa combout (435:435:435) (425:425:425))
        (IOPATH datab combout (380:380:380) (380:380:380))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Link1\|data_buffer\[58\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1471:1471:1471) (1514:1514:1514))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (2258:2258:2258) (2009:2009:2009))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Link1\|iob_sdram_cmd_data_in\[26\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1459:1459:1459) (1500:1500:1500))
        (PORT d (90:90:90) (101:101:101))
        (PORT asdata (1991:1991:1991) (1777:1777:1777))
        (PORT sload (2655:2655:2655) (2477:2477:2477))
        (PORT ena (2321:2321:2321) (2111:2111:2111))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sload (posedge clk) (195:195:195))
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE DRAM_Controller1\|save_d_in\[26\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1935:1935:1935) (1934:1934:1934))
        (PORT asdata (1357:1357:1357) (1271:1271:1271))
        (PORT ena (1514:1514:1514) (1350:1350:1350))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|Selector261\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (299:299:299) (363:363:363))
        (PORT datad (1953:1953:1953) (1732:1732:1732))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|iob_sdram_cmd_data_in\[10\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (227:227:227) (234:234:234))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FLASHMEM_Controller1\|flash_readbuff\[10\]\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (572:572:572) (523:523:523))
        (PORT datab (327:327:327) (354:354:354))
        (PORT datad (492:492:492) (429:429:429))
        (IOPATH dataa combout (375:375:375) (371:371:371))
        (IOPATH datab combout (354:354:354) (380:380:380))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FLASHMEM_Controller1\|flash_readbuff\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1465:1465:1465) (1503:1503:1503))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FLASHMEM_Controller1\|data_read\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1476:1476:1476) (1517:1517:1517))
        (PORT asdata (1337:1337:1337) (1262:1262:1262))
        (PORT ena (2224:2224:2224) (1985:1985:1985))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Link1\|fmem_save_data\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1473:1473:1473) (1515:1515:1515))
        (PORT asdata (1284:1284:1284) (1216:1216:1216))
        (PORT ena (1541:1541:1541) (1370:1370:1370))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|Selector99\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1902:1902:1902) (1736:1736:1736))
        (PORT datab (915:915:915) (838:838:838))
        (PORT datac (523:523:523) (490:490:490))
        (PORT datad (2104:2104:2104) (1880:1880:1880))
        (IOPATH dataa combout (414:414:414) (444:444:444))
        (IOPATH datab combout (357:357:357) (380:380:380))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Link1\|data_buffer\[42\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1472:1472:1472) (1515:1515:1515))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (1934:1934:1934) (1706:1706:1706))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Link1\|iob_sdram_cmd_data_in\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1462:1462:1462) (1503:1503:1503))
        (PORT d (90:90:90) (101:101:101))
        (PORT asdata (1969:1969:1969) (1756:1756:1756))
        (PORT sload (2957:2957:2957) (2726:2726:2726))
        (PORT ena (2343:2343:2343) (2129:2129:2129))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sload (posedge clk) (195:195:195))
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DRAM_Controller1\|save_d_in\[10\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (512:512:512) (489:489:489))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE DRAM_Controller1\|save_d_in\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1935:1935:1935) (1934:1934:1934))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (1514:1514:1514) (1350:1350:1350))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DRAM_Controller1\|Selector63\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (987:987:987) (928:928:928))
        (PORT datad (278:278:278) (332:332:332))
        (IOPATH datab combout (423:423:423) (391:391:391))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DRAM_Controller1\|iob_data\[10\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (751:751:751) (597:597:597))
        (IOPATH datac combout (305:305:305) (285:285:285))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE DRAM_Controller1\|iob_data\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1468:1468:1468) (1509:1509:1509))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (2554:2554:2554) (2228:2228:2228))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|Selector244\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (285:285:285) (351:351:351))
        (PORT datad (1950:1950:1950) (1728:1728:1728))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|iob_sdram_cmd_data_in\[27\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataa (272:272:272) (284:284:284))
        (IOPATH dataa combout (435:435:435) (425:425:425))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FLASHMEM_Controller1\|flash_readbuff\[27\]\~45)
    (DELAY
      (ABSOLUTE
        (PORT datac (1309:1309:1309) (1216:1216:1216))
        (PORT datad (876:876:876) (774:774:774))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FLASHMEM_Controller1\|flash_readbuff\[27\]\~52)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1921:1921:1921) (1706:1706:1706))
        (PORT datab (268:268:268) (275:275:275))
        (PORT datad (1057:1057:1057) (1234:1234:1234))
        (IOPATH dataa combout (394:394:394) (400:400:400))
        (IOPATH datab combout (393:393:393) (431:431:431))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FLASHMEM_Controller1\|flash_readbuff\[27\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1477:1477:1477) (1518:1518:1518))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FLASHMEM_Controller1\|data_read\[27\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1473:1473:1473) (1516:1516:1516))
        (PORT asdata (1309:1309:1309) (1237:1237:1237))
        (PORT ena (2317:2317:2317) (2043:2043:2043))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|fmem_save_data\[27\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1215:1215:1215) (1078:1078:1078))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Link1\|fmem_save_data\[27\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1471:1471:1471) (1514:1514:1514))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (1541:1541:1541) (1379:1379:1379))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|Selector82\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1973:1973:1973) (1755:1755:1755))
        (PORT datab (323:323:323) (378:378:378))
        (PORT datac (1796:1796:1796) (1664:1664:1664))
        (PORT datad (1811:1811:1811) (1677:1677:1677))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Link1\|data_buffer\[59\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1471:1471:1471) (1514:1514:1514))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (2258:2258:2258) (2009:2009:2009))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Link1\|iob_sdram_cmd_data_in\[27\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1462:1462:1462) (1503:1503:1503))
        (PORT d (90:90:90) (101:101:101))
        (PORT asdata (2342:2342:2342) (2086:2086:2086))
        (PORT sload (2957:2957:2957) (2726:2726:2726))
        (PORT ena (2343:2343:2343) (2129:2129:2129))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sload (posedge clk) (195:195:195))
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DRAM_Controller1\|save_d_in\[27\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (284:284:284) (351:351:351))
        (IOPATH datac combout (305:305:305) (285:285:285))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE DRAM_Controller1\|save_d_in\[27\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1468:1468:1468) (1509:1509:1509))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (1541:1541:1541) (1380:1380:1380))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|Selector260\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2642:2642:2642) (2303:2303:2303))
        (PORT datad (300:300:300) (356:356:356))
        (IOPATH dataa combout (374:374:374) (392:392:392))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|iob_sdram_cmd_data_in\[11\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (228:228:228) (235:235:235))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FLASHMEM_Controller1\|flash_readbuff\[11\]\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (572:572:572) (523:523:523))
        (PORT datab (544:544:544) (459:459:459))
        (PORT datad (286:286:286) (315:315:315))
        (IOPATH dataa combout (408:408:408) (425:425:425))
        (IOPATH datab combout (415:415:415) (425:425:425))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FLASHMEM_Controller1\|flash_readbuff\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1465:1465:1465) (1503:1503:1503))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FLASHMEM_Controller1\|data_read\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1473:1473:1473) (1516:1516:1516))
        (PORT asdata (1623:1623:1623) (1496:1496:1496))
        (PORT ena (2317:2317:2317) (2043:2043:2043))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|fmem_save_data\[11\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (832:832:832) (767:767:767))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Link1\|fmem_save_data\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1473:1473:1473) (1515:1515:1515))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (1541:1541:1541) (1370:1370:1370))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|Selector98\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1471:1471:1471) (1362:1362:1362))
        (PORT datab (918:918:918) (822:822:822))
        (PORT datac (971:971:971) (941:941:941))
        (PORT datad (1867:1867:1867) (1634:1634:1634))
        (IOPATH dataa combout (428:428:428) (449:449:449))
        (IOPATH datab combout (437:437:437) (407:407:407))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Link1\|data_buffer\[43\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1465:1465:1465) (1506:1506:1506))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (1906:1906:1906) (1688:1688:1688))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Link1\|iob_sdram_cmd_data_in\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1463:1463:1463) (1501:1501:1501))
        (PORT d (90:90:90) (101:101:101))
        (PORT asdata (1681:1681:1681) (1568:1568:1568))
        (PORT sload (2908:2908:2908) (2680:2680:2680))
        (PORT ena (2344:2344:2344) (2138:2138:2138))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sload (posedge clk) (195:195:195))
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DRAM_Controller1\|save_d_in\[11\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (874:874:874) (802:802:802))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE DRAM_Controller1\|save_d_in\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1935:1935:1935) (1934:1934:1934))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (1514:1514:1514) (1350:1350:1350))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DRAM_Controller1\|Selector62\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (586:586:586) (537:537:537))
        (PORT datab (988:988:988) (929:929:929))
        (PORT datad (278:278:278) (332:332:332))
        (IOPATH dataa combout (408:408:408) (425:425:425))
        (IOPATH datab combout (415:415:415) (425:425:425))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DRAM_Controller1\|iob_data\[11\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (740:740:740) (592:592:592))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE DRAM_Controller1\|iob_data\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1468:1468:1468) (1509:1509:1509))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (2554:2554:2554) (2228:2228:2228))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|Selector243\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2706:2706:2706) (2383:2383:2383))
        (PORT datac (811:811:811) (705:705:705))
        (IOPATH dataa combout (414:414:414) (444:444:444))
        (IOPATH datac combout (305:305:305) (285:285:285))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|iob_sdram_cmd_data_in\[28\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (427:427:427) (359:359:359))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FLASHMEM_Controller1\|flash_readbuff\[28\]\~42)
    (DELAY
      (ABSOLUTE
        (PORT datac (1933:1933:1933) (1731:1731:1731))
        (PORT datad (1179:1179:1179) (1037:1037:1037))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FLASHMEM_Controller1\|flash_readbuff\[28\]\~49)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1889:1889:1889) (1673:1673:1673))
        (PORT datab (1015:1015:1015) (1226:1226:1226))
        (PORT datad (811:811:811) (708:708:708))
        (IOPATH dataa combout (377:377:377) (380:380:380))
        (IOPATH datab combout (380:380:380) (380:380:380))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FLASHMEM_Controller1\|flash_readbuff\[28\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1476:1476:1476) (1517:1517:1517))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FLASHMEM_Controller1\|data_read\[28\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1473:1473:1473) (1516:1516:1516))
        (PORT asdata (1304:1304:1304) (1226:1226:1226))
        (PORT ena (2317:2317:2317) (2043:2043:2043))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Link1\|fmem_save_data\[28\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1471:1471:1471) (1514:1514:1514))
        (PORT asdata (1693:1693:1693) (1541:1541:1541))
        (PORT ena (1541:1541:1541) (1379:1379:1379))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|Selector81\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1855:1855:1855) (1706:1706:1706))
        (PORT datab (1874:1874:1874) (1717:1717:1717))
        (PORT datac (278:278:278) (341:341:341))
        (PORT datad (855:855:855) (795:795:795))
        (IOPATH dataa combout (414:414:414) (444:444:444))
        (IOPATH datab combout (357:357:357) (380:380:380))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Link1\|data_buffer\[60\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1471:1471:1471) (1514:1514:1514))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (2258:2258:2258) (2009:2009:2009))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Link1\|iob_sdram_cmd_data_in\[28\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1459:1459:1459) (1500:1500:1500))
        (PORT d (90:90:90) (101:101:101))
        (PORT asdata (1329:1329:1329) (1261:1261:1261))
        (PORT sload (2655:2655:2655) (2477:2477:2477))
        (PORT ena (2321:2321:2321) (2111:2111:2111))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sload (posedge clk) (195:195:195))
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE DRAM_Controller1\|save_d_in\[28\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1935:1935:1935) (1934:1934:1934))
        (PORT asdata (1307:1307:1307) (1240:1240:1240))
        (PORT ena (1514:1514:1514) (1350:1350:1350))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|Selector259\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2714:2714:2714) (2392:2392:2392))
        (PORT datad (521:521:521) (493:493:493))
        (IOPATH dataa combout (374:374:374) (392:392:392))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|iob_sdram_cmd_data_in\[12\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (476:476:476) (401:401:401))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FLASHMEM_Controller1\|flash_readbuff\[12\]\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (489:489:489) (438:438:438))
        (PORT datab (292:292:292) (300:300:300))
        (PORT datad (285:285:285) (315:315:315))
        (IOPATH dataa combout (408:408:408) (425:425:425))
        (IOPATH datab combout (415:415:415) (425:425:425))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FLASHMEM_Controller1\|flash_readbuff\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1465:1465:1465) (1503:1503:1503))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FLASHMEM_Controller1\|data_read\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1476:1476:1476) (1517:1517:1517))
        (PORT asdata (1723:1723:1723) (1590:1590:1590))
        (PORT ena (1932:1932:1932) (1743:1743:1743))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|fmem_save_data\[12\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (882:882:882) (808:808:808))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Link1\|fmem_save_data\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1476:1476:1476) (1518:1518:1518))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (1034:1034:1034) (1005:1005:1005))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|Selector97\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1246:1246:1246) (1126:1126:1126))
        (PORT datab (1161:1161:1161) (1019:1019:1019))
        (PORT datac (972:972:972) (941:941:941))
        (PORT datad (1404:1404:1404) (1314:1314:1314))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Link1\|data_buffer\[44\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1465:1465:1465) (1506:1506:1506))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (1906:1906:1906) (1688:1688:1688))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Link1\|iob_sdram_cmd_data_in\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1463:1463:1463) (1501:1501:1501))
        (PORT d (90:90:90) (101:101:101))
        (PORT asdata (2273:2273:2273) (2028:2028:2028))
        (PORT sload (2908:2908:2908) (2680:2680:2680))
        (PORT ena (2344:2344:2344) (2138:2138:2138))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sload (posedge clk) (195:195:195))
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DRAM_Controller1\|save_d_in\[12\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1167:1167:1167) (1038:1038:1038))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE DRAM_Controller1\|save_d_in\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1935:1935:1935) (1934:1934:1934))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (1514:1514:1514) (1350:1350:1350))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DRAM_Controller1\|Selector61\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (987:987:987) (927:927:927))
        (PORT datad (279:279:279) (334:334:334))
        (IOPATH datab combout (423:423:423) (391:391:391))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DRAM_Controller1\|iob_data\[12\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (741:741:741) (596:596:596))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE DRAM_Controller1\|iob_data\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1468:1468:1468) (1509:1509:1509))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (2554:2554:2554) (2228:2228:2228))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|Selector258\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2429:2429:2429) (2122:2122:2122))
        (PORT datad (299:299:299) (355:355:355))
        (IOPATH dataa combout (374:374:374) (392:392:392))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|iob_sdram_cmd_data_in\[13\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataa (270:270:270) (281:281:281))
        (IOPATH dataa combout (435:435:435) (425:425:425))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FLASHMEM_Controller1\|flash_readbuff\[13\]\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (570:570:570) (521:521:521))
        (PORT datab (324:324:324) (351:351:351))
        (PORT datad (722:722:722) (578:578:578))
        (IOPATH dataa combout (375:375:375) (371:371:371))
        (IOPATH datab combout (354:354:354) (380:380:380))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FLASHMEM_Controller1\|flash_readbuff\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1465:1465:1465) (1503:1503:1503))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FLASHMEM_Controller1\|data_read\[13\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1220:1220:1220) (1098:1098:1098))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FLASHMEM_Controller1\|data_read\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1473:1473:1473) (1515:1515:1515))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (2192:2192:2192) (1955:1955:1955))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|fmem_save_data\[13\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (300:300:300) (356:356:356))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Link1\|fmem_save_data\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1473:1473:1473) (1515:1515:1515))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (1541:1541:1541) (1370:1370:1370))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|Selector96\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (932:932:932) (874:874:874))
        (PORT datab (967:967:967) (864:864:864))
        (PORT datac (969:969:969) (938:938:938))
        (PORT datad (1401:1401:1401) (1310:1310:1310))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Link1\|data_buffer\[45\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1465:1465:1465) (1506:1506:1506))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (1906:1906:1906) (1688:1688:1688))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Link1\|iob_sdram_cmd_data_in\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1463:1463:1463) (1502:1502:1502))
        (PORT d (90:90:90) (101:101:101))
        (PORT asdata (1958:1958:1958) (1769:1769:1769))
        (PORT sload (2884:2884:2884) (2657:2657:2657))
        (PORT ena (2346:2346:2346) (2140:2140:2140))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sload (posedge clk) (195:195:195))
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DRAM_Controller1\|save_d_in\[13\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (886:886:886) (807:807:807))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE DRAM_Controller1\|save_d_in\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1894:1894:1894) (1892:1892:1892))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (1568:1568:1568) (1399:1399:1399))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|Selector242\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (2008:2008:2008) (1764:1764:1764))
        (PORT datad (1099:1099:1099) (970:970:970))
        (IOPATH datab combout (384:384:384) (398:398:398))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|iob_sdram_cmd_data_in\[29\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1062:1062:1062) (877:877:877))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FLASHMEM_Controller1\|flash_readbuff\[29\]\~43)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1280:1280:1280) (1107:1107:1107))
        (PORT datac (1936:1936:1936) (1733:1733:1733))
        (IOPATH dataa combout (435:435:435) (425:425:425))
        (IOPATH datac combout (301:301:301) (283:283:283))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FLASHMEM_Controller1\|flash_readbuff\[29\]\~50)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1890:1890:1890) (1675:1675:1675))
        (PORT datab (1013:1013:1013) (1225:1225:1225))
        (PORT datad (844:844:844) (730:730:730))
        (IOPATH dataa combout (377:377:377) (380:380:380))
        (IOPATH datab combout (380:380:380) (380:380:380))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FLASHMEM_Controller1\|flash_readbuff\[29\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1476:1476:1476) (1517:1517:1517))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FLASHMEM_Controller1\|data_read\[29\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1473:1473:1473) (1516:1516:1516))
        (PORT asdata (1263:1263:1263) (1193:1193:1193))
        (PORT ena (2317:2317:2317) (2043:2043:2043))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|fmem_save_data\[29\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1131:1131:1131) (1014:1014:1014))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Link1\|fmem_save_data\[29\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1471:1471:1471) (1514:1514:1514))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (1541:1541:1541) (1379:1379:1379))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|Selector80\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (930:930:930) (839:839:839))
        (PORT datab (1870:1870:1870) (1712:1712:1712))
        (PORT datac (1793:1793:1793) (1661:1661:1661))
        (PORT datad (278:278:278) (333:333:333))
        (IOPATH dataa combout (394:394:394) (400:400:400))
        (IOPATH datab combout (400:400:400) (391:391:391))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Link1\|data_buffer\[61\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1471:1471:1471) (1514:1514:1514))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (2258:2258:2258) (2009:2009:2009))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Link1\|iob_sdram_cmd_data_in\[29\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1459:1459:1459) (1500:1500:1500))
        (PORT d (90:90:90) (101:101:101))
        (PORT asdata (1331:1331:1331) (1275:1275:1275))
        (PORT sload (2655:2655:2655) (2477:2477:2477))
        (PORT ena (2321:2321:2321) (2111:2111:2111))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sload (posedge clk) (195:195:195))
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DRAM_Controller1\|save_d_in\[29\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (867:867:867) (794:794:794))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE DRAM_Controller1\|save_d_in\[29\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1928:1928:1928) (1925:1925:1925))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (990:990:990) (960:960:960))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DRAM_Controller1\|Selector60\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1296:1296:1296) (1163:1163:1163))
        (PORT datac (277:277:277) (340:340:340))
        (PORT datad (785:785:785) (686:686:686))
        (IOPATH dataa combout (414:414:414) (444:444:444))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE DRAM_Controller1\|iob_data\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1468:1468:1468) (1509:1509:1509))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (2554:2554:2554) (2228:2228:2228))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|Selector241\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2426:2426:2426) (2119:2119:2119))
        (PORT datad (301:301:301) (357:357:357))
        (IOPATH dataa combout (374:374:374) (392:392:392))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|iob_sdram_cmd_data_in\[30\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datab (270:270:270) (277:277:277))
        (IOPATH datab combout (437:437:437) (425:425:425))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FLASHMEM_Controller1\|flash_readbuff\[30\]\~44)
    (DELAY
      (ABSOLUTE
        (PORT datab (926:926:926) (805:805:805))
        (PORT datac (1309:1309:1309) (1216:1216:1216))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datac combout (301:301:301) (283:283:283))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FLASHMEM_Controller1\|flash_readbuff\[30\]\~51)
    (DELAY
      (ABSOLUTE
        (PORT dataa (273:273:273) (285:285:285))
        (PORT datab (1942:1942:1942) (1691:1691:1691))
        (PORT datad (1053:1053:1053) (1230:1230:1230))
        (IOPATH dataa combout (392:392:392) (419:419:419))
        (IOPATH datab combout (400:400:400) (391:391:391))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FLASHMEM_Controller1\|flash_readbuff\[30\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1477:1477:1477) (1518:1518:1518))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FLASHMEM_Controller1\|data_read\[30\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1473:1473:1473) (1516:1516:1516))
        (PORT asdata (1338:1338:1338) (1258:1258:1258))
        (PORT ena (1924:1924:1924) (1726:1726:1726))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|fmem_save_data\[30\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1202:1202:1202) (1057:1057:1057))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Link1\|fmem_save_data\[30\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1471:1471:1471) (1514:1514:1514))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (1541:1541:1541) (1379:1379:1379))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|Selector79\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (322:322:322) (381:381:381))
        (PORT datab (1869:1869:1869) (1710:1710:1710))
        (PORT datac (1792:1792:1792) (1660:1660:1660))
        (PORT datad (879:879:879) (809:809:809))
        (IOPATH dataa combout (435:435:435) (425:425:425))
        (IOPATH datab combout (380:380:380) (380:380:380))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Link1\|data_buffer\[62\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1471:1471:1471) (1514:1514:1514))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (2258:2258:2258) (2009:2009:2009))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Link1\|iob_sdram_cmd_data_in\[30\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1463:1463:1463) (1502:1502:1502))
        (PORT d (90:90:90) (101:101:101))
        (PORT asdata (1614:1614:1614) (1482:1482:1482))
        (PORT sload (2884:2884:2884) (2657:2657:2657))
        (PORT ena (2346:2346:2346) (2140:2140:2140))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sload (posedge clk) (195:195:195))
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DRAM_Controller1\|save_d_in\[30\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1150:1150:1150) (1013:1013:1013))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE DRAM_Controller1\|save_d_in\[30\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1935:1935:1935) (1934:1934:1934))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (1514:1514:1514) (1350:1350:1350))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|Selector257\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2641:2641:2641) (2302:2302:2302))
        (PORT datad (493:493:493) (480:480:480))
        (IOPATH dataa combout (374:374:374) (392:392:392))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|iob_sdram_cmd_data_in\[14\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datab (269:269:269) (276:276:276))
        (IOPATH datab combout (437:437:437) (425:425:425))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FLASHMEM_Controller1\|flash_readbuff\[14\]\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (570:570:570) (521:521:521))
        (PORT datab (325:325:325) (352:352:352))
        (PORT datad (488:488:488) (423:423:423))
        (IOPATH dataa combout (375:375:375) (371:371:371))
        (IOPATH datab combout (354:354:354) (380:380:380))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FLASHMEM_Controller1\|flash_readbuff\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1465:1465:1465) (1503:1503:1503))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FLASHMEM_Controller1\|data_read\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1473:1473:1473) (1516:1516:1516))
        (PORT asdata (1332:1332:1332) (1257:1257:1257))
        (PORT ena (2317:2317:2317) (2043:2043:2043))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|fmem_save_data\[14\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (870:870:870) (797:797:797))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Link1\|fmem_save_data\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1473:1473:1473) (1515:1515:1515))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (1541:1541:1541) (1370:1370:1370))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|Selector95\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (968:968:968) (862:862:862))
        (PORT datab (1273:1273:1273) (1137:1137:1137))
        (PORT datac (973:973:973) (943:943:943))
        (PORT datad (1405:1405:1405) (1315:1315:1315))
        (IOPATH dataa combout (435:435:435) (425:425:425))
        (IOPATH datab combout (380:380:380) (380:380:380))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Link1\|data_buffer\[46\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1465:1465:1465) (1506:1506:1506))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (1906:1906:1906) (1688:1688:1688))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Link1\|iob_sdram_cmd_data_in\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1463:1463:1463) (1501:1501:1501))
        (PORT d (90:90:90) (101:101:101))
        (PORT asdata (1955:1955:1955) (1778:1778:1778))
        (PORT sload (2908:2908:2908) (2680:2680:2680))
        (PORT ena (2344:2344:2344) (2138:2138:2138))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sload (posedge clk) (195:195:195))
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DRAM_Controller1\|save_d_in\[14\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (542:542:542) (516:516:516))
        (IOPATH datac combout (305:305:305) (285:285:285))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE DRAM_Controller1\|save_d_in\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1468:1468:1468) (1509:1509:1509))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (1541:1541:1541) (1380:1380:1380))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DRAM_Controller1\|Selector59\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (836:836:836) (738:738:738))
        (PORT datab (592:592:592) (548:548:548))
        (PORT datad (1228:1228:1228) (1114:1114:1114))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE DRAM_Controller1\|iob_data\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1468:1468:1468) (1509:1509:1509))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (2554:2554:2554) (2228:2228:2228))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|Selector256\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (344:344:344) (405:405:405))
        (PORT datad (1644:1644:1644) (1479:1479:1479))
        (IOPATH dataa combout (435:435:435) (425:425:425))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|iob_sdram_cmd_data_in\[15\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (229:229:229) (236:236:236))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FLASHMEM_Controller1\|flash_readbuff\[15\]\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (571:571:571) (523:523:523))
        (PORT datab (327:327:327) (354:354:354))
        (PORT datad (488:488:488) (423:423:423))
        (IOPATH dataa combout (375:375:375) (371:371:371))
        (IOPATH datab combout (354:354:354) (380:380:380))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FLASHMEM_Controller1\|flash_readbuff\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1465:1465:1465) (1503:1503:1503))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FLASHMEM_Controller1\|data_read\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1473:1473:1473) (1516:1516:1516))
        (PORT asdata (1337:1337:1337) (1267:1267:1267))
        (PORT ena (2317:2317:2317) (2043:2043:2043))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Link1\|fmem_save_data\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1476:1476:1476) (1518:1518:1518))
        (PORT asdata (1579:1579:1579) (1422:1422:1422))
        (PORT ena (1034:1034:1034) (1005:1005:1005))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|Selector94\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1174:1174:1174) (1021:1021:1021))
        (PORT datab (962:962:962) (920:920:920))
        (PORT datac (968:968:968) (937:937:937))
        (PORT datad (1399:1399:1399) (1309:1309:1309))
        (IOPATH dataa combout (435:435:435) (425:425:425))
        (IOPATH datab combout (380:380:380) (380:380:380))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Link1\|data_buffer\[47\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1465:1465:1465) (1506:1506:1506))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (1906:1906:1906) (1688:1688:1688))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Link1\|iob_sdram_cmd_data_in\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1468:1468:1468) (1512:1512:1512))
        (PORT d (90:90:90) (101:101:101))
        (PORT asdata (1693:1693:1693) (1575:1575:1575))
        (PORT sload (2023:2023:2023) (1965:1965:1965))
        (PORT ena (2050:2050:2050) (1905:1905:1905))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sload (posedge clk) (195:195:195))
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DRAM_Controller1\|save_d_in\[15\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (876:876:876) (813:813:813))
        (IOPATH datac combout (305:305:305) (285:285:285))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE DRAM_Controller1\|save_d_in\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1927:1927:1927) (1925:1925:1925))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (1244:1244:1244) (1148:1148:1148))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|Selector240\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1687:1687:1687) (1525:1525:1525))
        (PORT datad (300:300:300) (355:355:355))
        (IOPATH dataa combout (374:374:374) (392:392:392))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|iob_sdram_cmd_data_in\[31\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataa (270:270:270) (282:282:282))
        (IOPATH dataa combout (435:435:435) (425:425:425))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FLASHMEM_Controller1\|flash_readbuff\[31\]\~46)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1029:1029:1029) (953:953:953))
        (PORT datad (487:487:487) (422:422:422))
        (IOPATH dataa combout (374:374:374) (392:392:392))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FLASHMEM_Controller1\|flash_readbuff\[31\]\~53)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1922:1922:1922) (1707:1707:1707))
        (PORT datab (921:921:921) (777:777:777))
        (PORT datad (1056:1056:1056) (1233:1233:1233))
        (IOPATH dataa combout (394:394:394) (400:400:400))
        (IOPATH datab combout (393:393:393) (431:431:431))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FLASHMEM_Controller1\|flash_readbuff\[31\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1477:1477:1477) (1518:1518:1518))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FLASHMEM_Controller1\|data_read\[31\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1476:1476:1476) (1517:1517:1517))
        (PORT asdata (1332:1332:1332) (1260:1260:1260))
        (PORT ena (1932:1932:1932) (1743:1743:1743))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Link1\|fmem_save_data\[31\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1476:1476:1476) (1518:1518:1518))
        (PORT asdata (1300:1300:1300) (1235:1235:1235))
        (PORT ena (1034:1034:1034) (1005:1005:1005))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|Selector78\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1855:1855:1855) (1706:1706:1706))
        (PORT datab (1873:1873:1873) (1716:1716:1716))
        (PORT datac (1509:1509:1509) (1341:1341:1341))
        (PORT datad (797:797:797) (691:691:691))
        (IOPATH dataa combout (394:394:394) (400:400:400))
        (IOPATH datab combout (400:400:400) (391:391:391))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Link1\|data_buffer\[63\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1471:1471:1471) (1514:1514:1514))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (2258:2258:2258) (2009:2009:2009))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Link1\|iob_sdram_cmd_data_in\[31\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1468:1468:1468) (1512:1512:1512))
        (PORT d (90:90:90) (101:101:101))
        (PORT asdata (1342:1342:1342) (1280:1280:1280))
        (PORT sload (2023:2023:2023) (1965:1965:1965))
        (PORT ena (2050:2050:2050) (1905:1905:1905))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sload (posedge clk) (195:195:195))
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DRAM_Controller1\|save_d_in\[31\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (949:949:949) (867:867:867))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE DRAM_Controller1\|save_d_in\[31\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1927:1927:1927) (1925:1925:1925))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (1244:1244:1244) (1148:1148:1148))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DRAM_Controller1\|Selector58\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (832:832:832) (733:733:733))
        (PORT datac (803:803:803) (706:706:706))
        (PORT datad (1229:1229:1229) (1116:1116:1116))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE DRAM_Controller1\|iob_data\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1468:1468:1468) (1509:1509:1509))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (2554:2554:2554) (2228:2228:2228))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DRAM_Controller1\|iob_cke\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (374:374:374) (445:445:445))
        (IOPATH dataa combout (428:428:428) (450:450:450))
        (IOPATH datac combout (415:415:415) (429:429:429))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE DRAM_Controller1\|iob_cke)
    (DELAY
      (ABSOLUTE
        (PORT clk (1433:1433:1433) (1478:1478:1478))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DRAM_Controller1\|Equal4\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (949:949:949) (888:888:888))
        (PORT datab (369:369:369) (433:433:433))
        (PORT datac (1247:1247:1247) (1237:1237:1237))
        (PORT datad (241:241:241) (254:254:254))
        (IOPATH dataa combout (349:349:349) (377:377:377))
        (IOPATH datab combout (354:354:354) (380:380:380))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DRAM_Controller1\|Equal1\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (948:948:948) (887:887:887))
        (PORT datab (367:367:367) (431:431:431))
        (PORT datac (1248:1248:1248) (1237:1237:1237))
        (PORT datad (241:241:241) (254:254:254))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (380:380:380) (380:380:380))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DRAM_Controller1\|Equal3\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (351:351:351) (415:415:415))
        (PORT datab (365:365:365) (429:429:429))
        (PORT datad (1180:1180:1180) (1129:1129:1129))
        (IOPATH dataa combout (351:351:351) (371:371:371))
        (IOPATH datab combout (357:357:357) (380:380:380))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DRAM_Controller1\|Selector2\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1291:1291:1291) (1275:1275:1275))
        (PORT datab (348:348:348) (406:406:406))
        (PORT datac (226:226:226) (242:242:242))
        (PORT datad (908:908:908) (846:846:846))
        (IOPATH dataa combout (420:420:420) (392:392:392))
        (IOPATH datab combout (423:423:423) (398:398:398))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DRAM_Controller1\|Selector2\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (584:584:584) (549:549:549))
        (PORT datab (297:297:297) (308:308:308))
        (PORT datac (321:321:321) (396:396:396))
        (PORT datad (233:233:233) (243:243:243))
        (IOPATH dataa combout (349:349:349) (371:371:371))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DRAM_Controller1\|Selector2\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (944:944:944) (873:873:873))
        (PORT datab (607:607:607) (591:591:591))
        (PORT datac (476:476:476) (398:398:398))
        (PORT datad (906:906:906) (833:833:833))
        (IOPATH dataa combout (408:408:408) (425:425:425))
        (IOPATH datab combout (406:406:406) (453:453:453))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE DRAM_Controller1\|iob_command\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1436:1436:1436) (1480:1480:1480))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DRAM_Controller1\|iob_command\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (370:370:370) (440:440:440))
        (PORT datab (276:276:276) (285:285:285))
        (PORT datad (250:250:250) (258:258:258))
        (IOPATH dataa combout (374:374:374) (392:392:392))
        (IOPATH datab combout (380:380:380) (380:380:380))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DRAM_Controller1\|WideOr1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (972:972:972) (881:881:881))
        (PORT datab (608:608:608) (592:592:592))
        (PORT datac (931:931:931) (858:858:858))
        (PORT datad (339:339:339) (411:411:411))
        (IOPATH dataa combout (428:428:428) (449:449:449))
        (IOPATH datab combout (437:437:437) (407:407:407))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DRAM_Controller1\|Selector1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (557:557:557) (463:463:463))
        (PORT datab (271:271:271) (278:278:278))
        (PORT datac (517:517:517) (515:515:515))
        (PORT datad (334:334:334) (406:406:406))
        (IOPATH dataa combout (404:404:404) (450:450:450))
        (IOPATH datab combout (406:406:406) (453:453:453))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE DRAM_Controller1\|iob_command\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1436:1436:1436) (1480:1480:1480))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DRAM_Controller1\|WideOr0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (942:942:942) (871:871:871))
        (PORT datab (606:606:606) (590:590:590))
        (PORT datad (338:338:338) (409:409:409))
        (IOPATH dataa combout (428:428:428) (449:449:449))
        (IOPATH datab combout (437:437:437) (407:407:407))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DRAM_Controller1\|Selector0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (293:293:293) (306:306:306))
        (PORT datab (543:543:543) (453:453:453))
        (PORT datac (445:445:445) (395:395:395))
        (PORT datad (258:258:258) (270:270:270))
        (IOPATH dataa combout (349:349:349) (377:377:377))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE DRAM_Controller1\|iob_command\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1433:1433:1433) (1478:1478:1478))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|Selector132\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1734:1734:1734) (1538:1538:1538))
        (PORT datab (1373:1373:1373) (1250:1250:1250))
        (PORT datac (2422:2422:2422) (2144:2144:2144))
        (PORT datad (2315:2315:2315) (2044:2044:2044))
        (IOPATH dataa combout (392:392:392) (419:419:419))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|Selector118\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (1982:1982:1982) (1732:1732:1732))
        (PORT datad (1882:1882:1882) (1676:1676:1676))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE DRAM_Controller1\|iob_dq_iob\|iobuf_iobuf_bidir_p1p_component\|loop0\:9\:ibufa)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (747:747:747) (771:771:771))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DRAM_Controller1\|captured_data\[9\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (3590:3590:3590) (3727:3727:3727))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE DRAM_Controller1\|captured_data\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1473:1473:1473) (1467:1467:1467))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DRAM_Controller1\|captured_data_last\[9\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (1179:1179:1179) (1022:1022:1022))
        (IOPATH datac combout (305:305:305) (285:285:285))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE DRAM_Controller1\|captured_data_last\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1455:1455:1455) (1493:1493:1493))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE DRAM_Controller1\|data_out\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1456:1456:1456) (1495:1495:1495))
        (PORT asdata (1323:1323:1323) (1250:1250:1250))
        (PORT ena (1663:1663:1663) (1573:1573:1573))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|fmem_pages_loaded\[0\]\~41)
    (DELAY
      (ABSOLUTE
        (PORT datab (394:394:394) (458:458:458))
        (PORT datad (233:233:233) (244:244:244))
        (IOPATH datab combout (384:384:384) (386:386:386))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Link1\|fmem_pages_loaded\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1460:1460:1460) (1502:1502:1502))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|fmem_pages_loaded\[1\]\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1304:1304:1304) (1123:1123:1123))
        (PORT datab (548:548:548) (537:537:537))
        (IOPATH dataa combout (408:408:408) (425:425:425))
        (IOPATH dataa cout (486:486:486) (375:375:375))
        (IOPATH datab combout (415:415:415) (425:425:425))
        (IOPATH datab cout (497:497:497) (381:381:381))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|fmem_pages_loaded\[7\]\~36)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1507:1507:1507) (1233:1233:1233))
        (PORT datab (1356:1356:1356) (1261:1261:1261))
        (PORT datac (542:542:542) (533:533:533))
        (PORT datad (1361:1361:1361) (1259:1259:1259))
        (IOPATH dataa combout (349:349:349) (371:371:371))
        (IOPATH datab combout (354:354:354) (380:380:380))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Link1\|fmem_pages_loaded\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1477:1477:1477) (1519:1519:1519))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (2235:2235:2235) (1919:1919:1919))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|fmem_pages_loaded\[2\]\~24)
    (DELAY
      (ABSOLUTE
        (PORT datab (339:339:339) (395:395:395))
        (IOPATH datab combout (423:423:423) (451:451:451))
        (IOPATH datab cout (497:497:497) (381:381:381))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Link1\|fmem_pages_loaded\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1477:1477:1477) (1519:1519:1519))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (2235:2235:2235) (1919:1919:1919))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|fmem_pages_loaded\[3\]\~26)
    (DELAY
      (ABSOLUTE
        (PORT datab (339:339:339) (395:395:395))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datab cout (497:497:497) (381:381:381))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Link1\|fmem_pages_loaded\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1477:1477:1477) (1519:1519:1519))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (2235:2235:2235) (1919:1919:1919))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|fmem_pages_loaded\[4\]\~28)
    (DELAY
      (ABSOLUTE
        (PORT datab (339:339:339) (394:394:394))
        (IOPATH datab combout (423:423:423) (451:451:451))
        (IOPATH datab cout (497:497:497) (381:381:381))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Link1\|fmem_pages_loaded\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1477:1477:1477) (1519:1519:1519))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (2235:2235:2235) (1919:1919:1919))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|fmem_pages_loaded\[5\]\~30)
    (DELAY
      (ABSOLUTE
        (PORT datab (339:339:339) (394:394:394))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datab cout (497:497:497) (381:381:381))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Link1\|fmem_pages_loaded\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1477:1477:1477) (1519:1519:1519))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (2235:2235:2235) (1919:1919:1919))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|fmem_pages_loaded\[6\]\~32)
    (DELAY
      (ABSOLUTE
        (PORT dataa (342:342:342) (401:401:401))
        (IOPATH dataa combout (414:414:414) (444:444:444))
        (IOPATH dataa cout (486:486:486) (375:375:375))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Link1\|fmem_pages_loaded\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1477:1477:1477) (1519:1519:1519))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (2235:2235:2235) (1919:1919:1919))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|fmem_pages_loaded\[7\]\~34)
    (DELAY
      (ABSOLUTE
        (PORT datab (339:339:339) (394:394:394))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datab cout (497:497:497) (381:381:381))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Link1\|fmem_pages_loaded\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1477:1477:1477) (1519:1519:1519))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (2235:2235:2235) (1919:1919:1919))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|data_buffer\[14\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT datab (1299:1299:1299) (1130:1130:1130))
        (PORT datac (1980:1980:1980) (1731:1731:1731))
        (PORT datad (1881:1881:1881) (1675:1675:1675))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|Selector132\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (299:299:299) (315:315:315))
        (PORT datab (597:597:597) (547:547:547))
        (PORT datac (947:947:947) (892:892:892))
        (PORT datad (254:254:254) (265:265:265))
        (IOPATH dataa combout (420:420:420) (400:400:400))
        (IOPATH datab combout (357:357:357) (380:380:380))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|Selector132\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1517:1517:1517) (1326:1326:1326))
        (PORT datab (1177:1177:1177) (1013:1013:1013))
        (PORT datad (839:839:839) (711:711:711))
        (IOPATH dataa combout (435:435:435) (407:407:407))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|Selector132\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2048:2048:2048) (1816:1816:1816))
        (PORT datab (1154:1154:1154) (993:993:993))
        (PORT datad (2189:2189:2189) (1866:1866:1866))
        (IOPATH dataa combout (420:420:420) (400:400:400))
        (IOPATH datab combout (384:384:384) (386:386:386))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|data_buffer\[9\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (2178:2178:2178) (1906:1906:1906))
        (IOPATH datac combout (305:305:305) (285:285:285))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|Decoder1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2225:2225:2225) (2027:2027:2027))
        (PORT datab (1348:1348:1348) (1185:1185:1185))
        (PORT datac (1644:1644:1644) (1505:1505:1505))
        (PORT datad (2691:2691:2691) (2359:2359:2359))
        (IOPATH dataa combout (414:414:414) (444:444:444))
        (IOPATH datab combout (423:423:423) (380:380:380))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|data_buffer\[9\]\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1507:1507:1507) (1233:1233:1233))
        (PORT datab (1291:1291:1291) (1173:1173:1173))
        (PORT datac (1216:1216:1216) (1102:1102:1102))
        (PORT datad (1317:1317:1317) (1225:1225:1225))
        (IOPATH dataa combout (373:373:373) (380:380:380))
        (IOPATH datab combout (423:423:423) (451:451:451))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|data_buffer\[9\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2045:2045:2045) (1756:1756:1756))
        (PORT datab (2098:2098:2098) (1877:1877:1877))
        (PORT datac (864:864:864) (754:754:754))
        (PORT datad (1350:1350:1350) (1238:1238:1238))
        (IOPATH dataa combout (435:435:435) (425:425:425))
        (IOPATH datab combout (384:384:384) (386:386:386))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|data_buffer\[9\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (810:810:810) (704:704:704))
        (PORT datab (857:857:857) (713:713:713))
        (PORT datac (1674:1674:1674) (1526:1526:1526))
        (PORT datad (1957:1957:1957) (1720:1720:1720))
        (IOPATH dataa combout (351:351:351) (371:371:371))
        (IOPATH datab combout (423:423:423) (451:451:451))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Link1\|data_buffer\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1477:1477:1477) (1518:1518:1518))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (2774:2774:2774) (2394:2394:2394))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|iob_sdram_cmd_address\[9\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1150:1150:1150) (1012:1012:1012))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|iob_sdram_cmd_address\[9\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (1638:1638:1638) (1457:1457:1457))
        (PORT datac (1920:1920:1920) (1710:1710:1710))
        (PORT datad (1951:1951:1951) (1729:1729:1729))
        (IOPATH datab combout (423:423:423) (391:391:391))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Link1\|iob_sdram_cmd_address\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1470:1470:1470) (1513:1513:1513))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (1956:1956:1956) (1756:1756:1756))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DRAM_Controller1\|save_row\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (845:845:845) (788:788:788))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE DRAM_Controller1\|save_row\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1927:1927:1927) (1925:1925:1925))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (1244:1244:1244) (1148:1148:1148))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DRAM_Controller1\|Selector5\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (934:934:934) (869:869:869))
        (PORT datac (333:333:333) (408:408:408))
        (PORT datad (915:915:915) (867:867:867))
        (IOPATH dataa combout (374:374:374) (392:392:392))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DRAM_Controller1\|Selector15\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (936:936:936) (884:884:884))
        (PORT datab (1070:1070:1070) (987:987:987))
        (PORT datac (562:562:562) (543:543:543))
        (PORT datad (583:583:583) (548:548:548))
        (IOPATH dataa combout (394:394:394) (400:400:400))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE DRAM_Controller1\|iob_address\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1456:1456:1456) (1497:1497:1497))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|data_buffer\[0\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1851:1851:1851) (1701:1701:1701))
        (PORT datab (1686:1686:1686) (1511:1511:1511))
        (PORT datac (1544:1544:1544) (1397:1397:1397))
        (PORT datad (1806:1806:1806) (1671:1671:1671))
        (IOPATH dataa combout (404:404:404) (450:450:450))
        (IOPATH datab combout (406:406:406) (453:453:453))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|carrier_buffer\[4\]\[3\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT datab (2358:2358:2358) (2065:2065:2065))
        (PORT datad (1998:1998:1998) (1761:1761:1761))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|data_buffer\[0\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1621:1621:1621) (1430:1430:1430))
        (PORT datab (1712:1712:1712) (1514:1514:1514))
        (PORT datad (2316:2316:2316) (2029:2029:2029))
        (IOPATH dataa combout (435:435:435) (407:407:407))
        (IOPATH datab combout (437:437:437) (407:407:407))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE DRAM_Controller1\|iob_dq_iob\|iobuf_iobuf_bidir_p1p_component\|loop0\:0\:ibufa)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (748:748:748) (773:773:773))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DRAM_Controller1\|captured_data\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (2578:2578:2578) (2734:2734:2734))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE DRAM_Controller1\|captured_data\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1479:1479:1479) (1476:1476:1476))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DRAM_Controller1\|captured_data_last\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (1513:1513:1513) (1322:1322:1322))
        (IOPATH datac combout (305:305:305) (285:285:285))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE DRAM_Controller1\|captured_data_last\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1456:1456:1456) (1495:1495:1495))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE DRAM_Controller1\|data_out\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1454:1454:1454) (1495:1495:1495))
        (PORT asdata (1263:1263:1263) (1194:1194:1194))
        (PORT ena (1719:1719:1719) (1606:1606:1606))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|Selector141\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (887:887:887) (753:753:753))
        (PORT datab (1119:1119:1119) (941:941:941))
        (PORT datad (895:895:895) (823:823:823))
        (IOPATH dataa combout (435:435:435) (407:407:407))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|Selector141\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (347:347:347) (420:420:420))
        (PORT datad (300:300:300) (356:356:356))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|Selector141)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1207:1207:1207) (989:989:989))
        (PORT datab (2235:2235:2235) (1887:1887:1887))
        (PORT datac (898:898:898) (825:825:825))
        (PORT datad (477:477:477) (404:404:404))
        (IOPATH dataa combout (428:428:428) (449:449:449))
        (IOPATH datab combout (437:437:437) (451:451:451))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|data_buffer\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datab (1975:1975:1975) (1681:1681:1681))
        (IOPATH datab combout (437:437:437) (425:425:425))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|Decoder1\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2227:2227:2227) (2029:2029:2029))
        (PORT datab (1345:1345:1345) (1182:1182:1182))
        (PORT datac (1645:1645:1645) (1506:1506:1506))
        (PORT datad (2687:2687:2687) (2354:2354:2354))
        (IOPATH dataa combout (428:428:428) (449:449:449))
        (IOPATH datab combout (437:437:437) (407:407:407))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|data_buffer\[0\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1687:1687:1687) (1468:1468:1468))
        (PORT datab (855:855:855) (711:711:711))
        (PORT datac (1677:1677:1677) (1529:1529:1529))
        (PORT datad (1956:1956:1956) (1720:1720:1720))
        (IOPATH dataa combout (351:351:351) (371:371:371))
        (IOPATH datab combout (423:423:423) (451:451:451))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Link1\|data_buffer\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1473:1473:1473) (1516:1516:1516))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (2880:2880:2880) (2485:2485:2485))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|iob_sdram_cmd_address\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (943:943:943) (875:875:875))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Link1\|iob_sdram_cmd_address\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1471:1471:1471) (1514:1514:1514))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (1903:1903:1903) (1702:1702:1702))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DRAM_Controller1\|save_col\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1207:1207:1207) (1088:1088:1088))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE DRAM_Controller1\|save_col\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1883:1883:1883) (1881:1881:1881))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (1623:1623:1623) (1480:1480:1480))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|fmem_pages_loaded\[8\]\~37)
    (DELAY
      (ABSOLUTE
        (PORT dataa (341:341:341) (401:401:401))
        (IOPATH dataa combout (414:414:414) (444:444:444))
        (IOPATH dataa cout (486:486:486) (375:375:375))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Link1\|fmem_pages_loaded\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1477:1477:1477) (1519:1519:1519))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (2235:2235:2235) (1919:1919:1919))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE DRAM_Controller1\|iob_dq_iob\|iobuf_iobuf_bidir_p1p_component\|loop0\:10\:ibufa)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (747:747:747) (771:771:771))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DRAM_Controller1\|captured_data\[10\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (3259:3259:3259) (3353:3353:3353))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE DRAM_Controller1\|captured_data\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1465:1465:1465) (1462:1462:1462))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DRAM_Controller1\|captured_data_last\[10\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (1548:1548:1548) (1359:1359:1359))
        (IOPATH datac combout (305:305:305) (285:285:285))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE DRAM_Controller1\|captured_data_last\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1456:1456:1456) (1495:1495:1495))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE DRAM_Controller1\|data_out\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1456:1456:1456) (1495:1495:1495))
        (PORT asdata (701:701:701) (762:762:762))
        (PORT ena (1663:1663:1663) (1573:1573:1573))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|Selector131\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1192:1192:1192) (1026:1026:1026))
        (PORT datab (923:923:923) (850:850:850))
        (PORT datac (1138:1138:1138) (984:984:984))
        (PORT datad (1207:1207:1207) (1061:1061:1061))
        (IOPATH dataa combout (435:435:435) (444:444:444))
        (IOPATH datab combout (423:423:423) (380:380:380))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|Selector131\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1197:1197:1197) (1033:1033:1033))
        (PORT datab (1281:1281:1281) (1104:1104:1104))
        (PORT datad (227:227:227) (234:234:234))
        (IOPATH dataa combout (408:408:408) (425:425:425))
        (IOPATH datab combout (415:415:415) (425:425:425))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|Selector131\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2047:2047:2047) (1815:1815:1815))
        (PORT datab (1155:1155:1155) (994:994:994))
        (PORT datad (2172:2172:2172) (1866:1866:1866))
        (IOPATH dataa combout (420:420:420) (400:400:400))
        (IOPATH datab combout (384:384:384) (386:386:386))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|data_buffer\[10\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1974:1974:1974) (1626:1626:1626))
        (IOPATH dataa combout (435:435:435) (425:425:425))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Link1\|data_buffer\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1473:1473:1473) (1516:1516:1516))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (2912:2912:2912) (2509:2509:2509))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|iob_sdram_cmd_address\[10\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (878:878:878) (813:813:813))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Link1\|iob_sdram_cmd_address\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1471:1471:1471) (1514:1514:1514))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (1903:1903:1903) (1702:1702:1702))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DRAM_Controller1\|save_row\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (876:876:876) (807:807:807))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE DRAM_Controller1\|save_row\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1927:1927:1927) (1925:1925:1925))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (1244:1244:1244) (1148:1148:1148))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DRAM_Controller1\|iob_command\~1)
    (DELAY
      (ABSOLUTE
        (PORT datac (930:930:930) (856:856:856))
        (PORT datad (903:903:903) (831:831:831))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DRAM_Controller1\|Selector14\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (526:526:526) (513:513:513))
        (PORT datab (1688:1688:1688) (1507:1507:1507))
        (PORT datac (816:816:816) (708:708:708))
        (PORT datad (304:304:304) (326:326:326))
        (IOPATH dataa combout (420:420:420) (400:400:400))
        (IOPATH datab combout (380:380:380) (380:380:380))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE DRAM_Controller1\|iob_address\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1456:1456:1456) (1497:1497:1497))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|fmem_pages_loaded\[9\]\~39)
    (DELAY
      (ABSOLUTE
        (PORT datab (338:338:338) (393:393:393))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datab cout (497:497:497) (381:381:381))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Link1\|fmem_pages_loaded\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1477:1477:1477) (1519:1519:1519))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (2235:2235:2235) (1919:1919:1919))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|Selector130\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1031:1031:1031) (961:961:961))
        (PORT datab (903:903:903) (792:792:792))
        (PORT datac (1130:1130:1130) (996:996:996))
        (PORT datad (860:860:860) (756:756:756))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE DRAM_Controller1\|iob_dq_iob\|iobuf_iobuf_bidir_p1p_component\|loop0\:11\:ibufa)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (747:747:747) (771:771:771))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DRAM_Controller1\|captured_data\[11\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (3680:3680:3680) (3797:3797:3797))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE DRAM_Controller1\|captured_data\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1479:1479:1479) (1476:1476:1476))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DRAM_Controller1\|captured_data_last\[11\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (504:504:504) (486:486:486))
        (IOPATH datac combout (305:305:305) (285:285:285))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE DRAM_Controller1\|captured_data_last\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1917:1917:1917) (1907:1907:1907))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE DRAM_Controller1\|data_out\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1457:1457:1457) (1496:1496:1496))
        (PORT asdata (701:701:701) (762:762:762))
        (PORT ena (2025:2025:2025) (1843:1843:1843))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|Selector130\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (487:487:487) (433:433:433))
        (PORT datab (930:930:930) (821:821:821))
        (PORT datad (1150:1150:1150) (1009:1009:1009))
        (IOPATH dataa combout (420:420:420) (425:425:425))
        (IOPATH datab combout (415:415:415) (425:425:425))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|Selector130\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2096:2096:2096) (1867:1867:1867))
        (PORT datab (1825:1825:1825) (1540:1540:1540))
        (PORT datad (1223:1223:1223) (1076:1076:1076))
        (IOPATH dataa combout (420:420:420) (371:371:371))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|data_buffer\[11\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datab (1959:1959:1959) (1665:1665:1665))
        (IOPATH datab combout (437:437:437) (425:425:425))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Link1\|data_buffer\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1471:1471:1471) (1514:1514:1514))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (2673:2673:2673) (2350:2350:2350))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|iob_sdram_cmd_address\[11\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (300:300:300) (356:356:356))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Link1\|iob_sdram_cmd_address\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1471:1471:1471) (1514:1514:1514))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (1903:1903:1903) (1702:1702:1702))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DRAM_Controller1\|save_row\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (868:868:868) (793:793:793))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE DRAM_Controller1\|save_row\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1928:1928:1928) (1925:1925:1925))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (990:990:990) (960:960:960))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|Selector140\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (1269:1269:1269) (1106:1106:1106))
        (PORT datad (895:895:895) (829:829:829))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE DRAM_Controller1\|iob_dq_iob\|iobuf_iobuf_bidir_p1p_component\|loop0\:1\:ibufa)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (748:748:748) (773:773:773))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE DRAM_Controller1\|captured_data\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1480:1480:1480) (1477:1477:1477))
        (PORT asdata (3652:3652:3652) (3658:3658:3658))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE DRAM_Controller1\|captured_data_last\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1456:1456:1456) (1495:1495:1495))
        (PORT asdata (1478:1478:1478) (1316:1316:1316))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE DRAM_Controller1\|data_out\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1456:1456:1456) (1495:1495:1495))
        (PORT asdata (702:702:702) (763:763:763))
        (PORT ena (1663:1663:1663) (1573:1573:1573))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|Selector140\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (554:554:554) (471:471:471))
        (PORT datab (896:896:896) (845:845:845))
        (PORT datad (699:699:699) (580:580:580))
        (IOPATH dataa combout (435:435:435) (425:425:425))
        (IOPATH datab combout (380:380:380) (380:380:380))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|Selector140)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1519:1519:1519) (1327:1327:1327))
        (PORT datab (534:534:534) (440:440:440))
        (PORT datac (1916:1916:1916) (1662:1662:1662))
        (PORT datad (1094:1094:1094) (906:906:906))
        (IOPATH dataa combout (375:375:375) (371:371:371))
        (IOPATH datab combout (380:380:380) (380:380:380))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|data_buffer\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datab (2238:2238:2238) (1901:1901:1901))
        (IOPATH datab combout (437:437:437) (425:425:425))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Link1\|data_buffer\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1477:1477:1477) (1518:1518:1518))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (2712:2712:2712) (2380:2380:2380))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|iob_sdram_cmd_address\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1228:1228:1228) (1067:1067:1067))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Link1\|iob_sdram_cmd_address\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1470:1470:1470) (1513:1513:1513))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (1956:1956:1956) (1756:1756:1756))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DRAM_Controller1\|save_col\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (846:846:846) (770:770:770))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE DRAM_Controller1\|save_col\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1927:1927:1927) (1925:1925:1925))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (1244:1244:1244) (1148:1148:1148))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DRAM_Controller1\|Selector13\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (604:604:604) (581:581:581))
        (PORT datab (1679:1679:1679) (1426:1426:1426))
        (PORT datac (819:819:819) (711:711:711))
        (PORT datad (828:828:828) (764:764:764))
        (IOPATH dataa combout (408:408:408) (425:425:425))
        (IOPATH datab combout (415:415:415) (425:425:425))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE DRAM_Controller1\|iob_address\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1456:1456:1456) (1497:1497:1497))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE DRAM_Controller1\|iob_dq_iob\|iobuf_iobuf_bidir_p1p_component\|loop0\:2\:ibufa)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (748:748:748) (773:773:773))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DRAM_Controller1\|captured_data\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (2577:2577:2577) (2732:2732:2732))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE DRAM_Controller1\|captured_data\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1478:1478:1478) (1474:1474:1474))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DRAM_Controller1\|captured_data_last\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1398:1398:1398) (1196:1196:1196))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE DRAM_Controller1\|captured_data_last\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1456:1456:1456) (1495:1495:1495))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE DRAM_Controller1\|data_out\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1456:1456:1456) (1495:1495:1495))
        (PORT asdata (700:700:700) (761:761:761))
        (PORT ena (1663:1663:1663) (1573:1573:1573))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|Selector139\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1194:1194:1194) (1029:1029:1029))
        (PORT datab (1220:1220:1220) (1106:1106:1106))
        (PORT datac (1137:1137:1137) (982:982:982))
        (PORT datad (1206:1206:1206) (1059:1059:1059))
        (IOPATH dataa combout (435:435:435) (444:444:444))
        (IOPATH datab combout (423:423:423) (380:380:380))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|Selector139\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1199:1199:1199) (1035:1035:1035))
        (PORT datab (1177:1177:1177) (1040:1040:1040))
        (PORT datad (227:227:227) (235:235:235))
        (IOPATH dataa combout (408:408:408) (425:425:425))
        (IOPATH datab combout (415:415:415) (425:425:425))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|Selector139\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2047:2047:2047) (1814:1814:1814))
        (PORT datab (1684:1684:1684) (1402:1402:1402))
        (PORT datad (1114:1114:1114) (957:957:957))
        (IOPATH dataa combout (420:420:420) (371:371:371))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|data_buffer\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datab (2226:2226:2226) (1905:1905:1905))
        (IOPATH datab combout (437:437:437) (425:425:425))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Link1\|data_buffer\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1472:1472:1472) (1515:1515:1515))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (2953:2953:2953) (2564:2564:2564))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|iob_sdram_cmd_address\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (900:900:900) (836:836:836))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Link1\|iob_sdram_cmd_address\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1471:1471:1471) (1514:1514:1514))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (1903:1903:1903) (1702:1702:1702))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE DRAM_Controller1\|save_col\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1928:1928:1928) (1925:1925:1925))
        (PORT asdata (1320:1320:1320) (1247:1247:1247))
        (PORT ena (990:990:990) (960:960:960))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE DRAM_Controller1\|iob_dq_iob\|iobuf_iobuf_bidir_p1p_component\|loop0\:12\:ibufa)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (747:747:747) (771:771:771))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DRAM_Controller1\|captured_data\[12\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (3321:3321:3321) (3384:3384:3384))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE DRAM_Controller1\|captured_data\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1480:1480:1480) (1475:1475:1475))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DRAM_Controller1\|captured_data_last\[12\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (1210:1210:1210) (1114:1114:1114))
        (IOPATH datac combout (305:305:305) (285:285:285))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE DRAM_Controller1\|captured_data_last\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1455:1455:1455) (1493:1493:1493))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE DRAM_Controller1\|data_out\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1455:1455:1455) (1494:1494:1494))
        (PORT asdata (973:973:973) (945:945:945))
        (PORT ena (1616:1616:1616) (1493:1493:1493))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|fmem_pages_loaded\[10\]\~42)
    (DELAY
      (ABSOLUTE
        (PORT dataa (340:340:340) (400:400:400))
        (IOPATH dataa combout (414:414:414) (444:444:444))
        (IOPATH dataa cout (486:486:486) (375:375:375))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Link1\|fmem_pages_loaded\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1477:1477:1477) (1519:1519:1519))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (2235:2235:2235) (1919:1919:1919))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|Selector129\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (862:862:862) (746:746:746))
        (PORT datab (1160:1160:1160) (975:975:975))
        (PORT datac (769:769:769) (695:695:695))
        (PORT datad (541:541:541) (511:511:511))
        (IOPATH dataa combout (428:428:428) (449:449:449))
        (IOPATH datab combout (437:437:437) (407:407:407))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|Selector129\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (861:861:861) (745:745:745))
        (PORT datab (1214:1214:1214) (1077:1077:1077))
        (PORT datad (225:225:225) (232:232:232))
        (IOPATH dataa combout (428:428:428) (449:449:449))
        (IOPATH datab combout (437:437:437) (407:407:407))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|Selector129\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1599:1599:1599) (1423:1423:1423))
        (PORT datab (1745:1745:1745) (1555:1555:1555))
        (PORT datad (1136:1136:1136) (949:949:949))
        (IOPATH dataa combout (435:435:435) (425:425:425))
        (IOPATH datab combout (423:423:423) (380:380:380))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|data_buffer\[12\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (2639:2639:2639) (2307:2307:2307))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Link1\|data_buffer\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1464:1464:1464) (1506:1506:1506))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (2762:2762:2762) (2464:2464:2464))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Link1\|iob_sdram_cmd_address\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1470:1470:1470) (1513:1513:1513))
        (PORT asdata (1271:1271:1271) (1205:1205:1205))
        (PORT ena (1956:1956:1956) (1756:1756:1756))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DRAM_Controller1\|save_row\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (886:886:886) (815:815:815))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE DRAM_Controller1\|save_row\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1927:1927:1927) (1925:1925:1925))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (1244:1244:1244) (1148:1148:1148))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DRAM_Controller1\|Selector12\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (919:919:919) (831:831:831))
        (PORT datab (922:922:922) (826:826:826))
        (PORT datac (820:820:820) (713:713:713))
        (PORT datad (304:304:304) (326:326:326))
        (IOPATH dataa combout (420:420:420) (400:400:400))
        (IOPATH datab combout (380:380:380) (380:380:380))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE DRAM_Controller1\|iob_address\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1456:1456:1456) (1497:1497:1497))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|fmem_pages_loaded\[11\]\~44)
    (DELAY
      (ABSOLUTE
        (PORT datab (322:322:322) (379:379:379))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datab cout (497:497:497) (381:381:381))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Link1\|fmem_pages_loaded\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1477:1477:1477) (1518:1518:1518))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (2233:2233:2233) (1920:1920:1920))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|Selector128\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (903:903:903) (772:772:772))
        (PORT datab (891:891:891) (798:798:798))
        (PORT datac (936:936:936) (831:831:831))
        (PORT datad (287:287:287) (346:346:346))
        (IOPATH dataa combout (408:408:408) (425:425:425))
        (IOPATH datab combout (423:423:423) (451:451:451))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE DRAM_Controller1\|iob_dq_iob\|iobuf_iobuf_bidir_p1p_component\|loop0\:13\:ibufa)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (747:747:747) (771:771:771))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DRAM_Controller1\|captured_data\[13\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (3270:3270:3270) (3342:3342:3342))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE DRAM_Controller1\|captured_data\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1479:1479:1479) (1475:1475:1475))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DRAM_Controller1\|captured_data_last\[13\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (1282:1282:1282) (1156:1156:1156))
        (IOPATH datac combout (305:305:305) (285:285:285))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE DRAM_Controller1\|captured_data_last\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1452:1452:1452) (1492:1492:1492))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE DRAM_Controller1\|data_out\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1452:1452:1452) (1492:1492:1492))
        (PORT asdata (703:703:703) (764:764:764))
        (PORT ena (1300:1300:1300) (1244:1244:1244))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|Selector128\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (892:892:892) (783:783:783))
        (PORT datab (778:778:778) (622:622:622))
        (PORT datad (1224:1224:1224) (1104:1104:1104))
        (IOPATH dataa combout (408:408:408) (425:425:425))
        (IOPATH datab combout (423:423:423) (425:425:425))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|Selector128\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2326:2326:2326) (1994:1994:1994))
        (PORT datab (894:894:894) (815:815:815))
        (PORT datac (805:805:805) (697:697:697))
        (PORT datad (2300:2300:2300) (1992:1992:1992))
        (IOPATH dataa combout (408:408:408) (425:425:425))
        (IOPATH datab combout (415:415:415) (425:425:425))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|data_buffer\[13\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (1910:1910:1910) (1636:1636:1636))
        (IOPATH datac combout (305:305:305) (285:285:285))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Link1\|data_buffer\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1471:1471:1471) (1514:1514:1514))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (2673:2673:2673) (2350:2350:2350))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|iob_sdram_cmd_address\[13\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (301:301:301) (357:357:357))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Link1\|iob_sdram_cmd_address\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1471:1471:1471) (1514:1514:1514))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (1903:1903:1903) (1702:1702:1702))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DRAM_Controller1\|save_row\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (871:871:871) (795:795:795))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE DRAM_Controller1\|save_row\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1927:1927:1927) (1925:1925:1925))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (1244:1244:1244) (1148:1148:1148))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE DRAM_Controller1\|iob_dq_iob\|iobuf_iobuf_bidir_p1p_component\|loop0\:3\:ibufa)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (748:748:748) (773:773:773))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE DRAM_Controller1\|captured_data\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1477:1477:1477) (1473:1473:1473))
        (PORT asdata (3683:3683:3683) (3694:3694:3694))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DRAM_Controller1\|captured_data_last\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (299:299:299) (362:362:362))
        (IOPATH datac combout (305:305:305) (285:285:285))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE DRAM_Controller1\|captured_data_last\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1455:1455:1455) (1495:1495:1495))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE DRAM_Controller1\|data_out\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1457:1457:1457) (1496:1496:1496))
        (PORT asdata (1530:1530:1530) (1397:1397:1397))
        (PORT ena (2025:2025:2025) (1843:1843:1843))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|Selector138\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (950:950:950) (835:835:835))
        (PORT datab (1248:1248:1248) (1122:1122:1122))
        (PORT datac (887:887:887) (787:787:787))
        (PORT datad (1148:1148:1148) (1007:1007:1007))
        (IOPATH dataa combout (435:435:435) (444:444:444))
        (IOPATH datab combout (423:423:423) (380:380:380))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|Selector138\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (948:948:948) (833:833:833))
        (PORT datab (903:903:903) (802:802:802))
        (PORT datad (226:226:226) (233:233:233))
        (IOPATH dataa combout (408:408:408) (425:425:425))
        (IOPATH datab combout (415:415:415) (425:425:425))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|Selector138\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2097:2097:2097) (1868:1868:1868))
        (PORT datab (2087:2087:2087) (1713:1713:1713))
        (PORT datad (1223:1223:1223) (1075:1075:1075))
        (IOPATH dataa combout (420:420:420) (371:371:371))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|data_buffer\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (2149:2149:2149) (1771:1771:1771))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Link1\|data_buffer\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1472:1472:1472) (1515:1515:1515))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (2953:2953:2953) (2564:2564:2564))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|iob_sdram_cmd_address\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (889:889:889) (826:826:826))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Link1\|iob_sdram_cmd_address\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1470:1470:1470) (1513:1513:1513))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (1956:1956:1956) (1756:1756:1756))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DRAM_Controller1\|save_col\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (864:864:864) (806:806:806))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE DRAM_Controller1\|save_col\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1927:1927:1927) (1925:1925:1925))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (1244:1244:1244) (1148:1148:1148))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DRAM_Controller1\|Selector11\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (942:942:942) (874:874:874))
        (PORT datab (345:345:345) (363:363:363))
        (PORT datac (821:821:821) (713:713:713))
        (PORT datad (916:916:916) (846:846:846))
        (IOPATH dataa combout (408:408:408) (425:425:425))
        (IOPATH datab combout (415:415:415) (425:425:425))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE DRAM_Controller1\|iob_address\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1456:1456:1456) (1497:1497:1497))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE DRAM_Controller1\|iob_dq_iob\|iobuf_iobuf_bidir_p1p_component\|loop0\:4\:ibufa)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (748:748:748) (773:773:773))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DRAM_Controller1\|captured_data\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (2609:2609:2609) (2750:2750:2750))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE DRAM_Controller1\|captured_data\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1478:1478:1478) (1474:1474:1474))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DRAM_Controller1\|captured_data_last\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (1432:1432:1432) (1216:1216:1216))
        (IOPATH datac combout (305:305:305) (285:285:285))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE DRAM_Controller1\|captured_data_last\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1917:1917:1917) (1907:1907:1907))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE DRAM_Controller1\|data_out\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1457:1457:1457) (1496:1496:1496))
        (PORT asdata (701:701:701) (762:762:762))
        (PORT ena (2025:2025:2025) (1843:1843:1843))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|Selector137\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (955:955:955) (839:839:839))
        (PORT datab (930:930:930) (821:821:821))
        (PORT datac (1231:1231:1231) (1093:1093:1093))
        (PORT datad (1205:1205:1205) (1063:1063:1063))
        (IOPATH dataa combout (435:435:435) (407:407:407))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|Selector137\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (950:950:950) (834:834:834))
        (PORT datab (1170:1170:1170) (1001:1001:1001))
        (PORT datad (227:227:227) (234:234:234))
        (IOPATH dataa combout (408:408:408) (425:425:425))
        (IOPATH datab combout (415:415:415) (425:425:425))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|Selector137\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1991:1991:1991) (1642:1642:1642))
        (PORT datab (1281:1281:1281) (1110:1110:1110))
        (PORT datad (2057:2057:2057) (1822:1822:1822))
        (IOPATH dataa combout (435:435:435) (407:407:407))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Link1\|data_buffer\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1472:1472:1472) (1515:1515:1515))
        (PORT asdata (2420:2420:2420) (2063:2063:2063))
        (PORT ena (2953:2953:2953) (2564:2564:2564))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Link1\|iob_sdram_cmd_address\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1471:1471:1471) (1514:1514:1514))
        (PORT asdata (1317:1317:1317) (1247:1247:1247))
        (PORT ena (1903:1903:1903) (1702:1702:1702))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DRAM_Controller1\|save_col\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (842:842:842) (780:780:780))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE DRAM_Controller1\|save_col\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1928:1928:1928) (1925:1925:1925))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (990:990:990) (960:960:960))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE DRAM_Controller1\|iob_dq_iob\|iobuf_iobuf_bidir_p1p_component\|loop0\:14\:ibufa)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (747:747:747) (771:771:771))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DRAM_Controller1\|captured_data\[14\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (3168:3168:3168) (3230:3230:3230))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE DRAM_Controller1\|captured_data\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1492:1492:1492) (1487:1487:1487))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DRAM_Controller1\|captured_data_last\[14\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (1135:1135:1135) (995:995:995))
        (IOPATH datac combout (305:305:305) (285:285:285))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE DRAM_Controller1\|captured_data_last\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1452:1452:1452) (1492:1492:1492))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE DRAM_Controller1\|data_out\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1452:1452:1452) (1492:1492:1492))
        (PORT asdata (703:703:703) (764:764:764))
        (PORT ena (1300:1300:1300) (1244:1244:1244))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|fmem_pages_loaded\[12\]\~46)
    (DELAY
      (ABSOLUTE
        (PORT datab (322:322:322) (379:379:379))
        (IOPATH datab combout (423:423:423) (451:451:451))
        (IOPATH datab cout (497:497:497) (381:381:381))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Link1\|fmem_pages_loaded\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1477:1477:1477) (1518:1518:1518))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (2233:2233:2233) (1920:1920:1920))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|Selector127\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (811:811:811) (722:722:722))
        (PORT datab (891:891:891) (797:797:797))
        (PORT datac (934:934:934) (829:829:829))
        (PORT datad (285:285:285) (343:343:343))
        (IOPATH dataa combout (408:408:408) (425:425:425))
        (IOPATH datab combout (423:423:423) (451:451:451))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|Selector127\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (896:896:896) (787:787:787))
        (PORT datab (1283:1283:1283) (1151:1151:1151))
        (PORT datad (770:770:770) (614:614:614))
        (IOPATH dataa combout (428:428:428) (449:449:449))
        (IOPATH datab combout (437:437:437) (407:407:407))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|Selector127\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2307:2307:2307) (1949:1949:1949))
        (PORT datab (1288:1288:1288) (1118:1118:1118))
        (PORT datad (2050:2050:2050) (1814:1814:1814))
        (IOPATH dataa combout (435:435:435) (407:407:407))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|data_buffer\[14\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1816:1816:1816) (1509:1509:1509))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Link1\|data_buffer\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1473:1473:1473) (1516:1516:1516))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (2912:2912:2912) (2509:2509:2509))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|iob_sdram_cmd_address\[14\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1271:1271:1271) (1149:1149:1149))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Link1\|iob_sdram_cmd_address\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1462:1462:1462) (1504:1504:1504))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (2012:2012:2012) (1811:1811:1811))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE DRAM_Controller1\|save_row\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1883:1883:1883) (1881:1881:1881))
        (PORT asdata (1344:1344:1344) (1250:1250:1250))
        (PORT ena (1623:1623:1623) (1480:1480:1480))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DRAM_Controller1\|Selector10\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (928:928:928) (843:843:843))
        (PORT datab (603:603:603) (520:520:520))
        (PORT datad (820:820:820) (691:691:691))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (423:423:423) (391:391:391))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DRAM_Controller1\|Selector10\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (540:540:540) (444:444:444))
        (PORT datab (1070:1070:1070) (987:987:987))
        (PORT datad (583:583:583) (548:548:548))
        (IOPATH dataa combout (408:408:408) (425:425:425))
        (IOPATH datab combout (406:406:406) (453:453:453))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE DRAM_Controller1\|iob_address\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1456:1456:1456) (1497:1497:1497))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE DRAM_Controller1\|iob_dq_iob\|iobuf_iobuf_bidir_p1p_component\|loop0\:5\:ibufa)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (748:748:748) (773:773:773))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE DRAM_Controller1\|captured_data\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1477:1477:1477) (1473:1473:1473))
        (PORT asdata (3727:3727:3727) (3737:3737:3737))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DRAM_Controller1\|captured_data_last\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (1338:1338:1338) (1166:1166:1166))
        (IOPATH datac combout (305:305:305) (285:285:285))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE DRAM_Controller1\|captured_data_last\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1452:1452:1452) (1492:1492:1492))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE DRAM_Controller1\|data_out\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1452:1452:1452) (1492:1492:1492))
        (PORT asdata (703:703:703) (764:764:764))
        (PORT ena (1300:1300:1300) (1244:1244:1244))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|Selector136\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (893:893:893) (784:784:784))
        (PORT datab (863:863:863) (757:757:757))
        (PORT datac (1163:1163:1163) (998:998:998))
        (PORT datad (1225:1225:1225) (1106:1106:1106))
        (IOPATH dataa combout (414:414:414) (444:444:444))
        (IOPATH datab combout (415:415:415) (425:425:425))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|Selector136\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1249:1249:1249) (1093:1093:1093))
        (PORT datab (1207:1207:1207) (1032:1032:1032))
        (PORT datad (226:226:226) (233:233:233))
        (IOPATH dataa combout (408:408:408) (425:425:425))
        (IOPATH datab combout (415:415:415) (425:425:425))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|Selector136\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2102:2102:2102) (1874:1874:1874))
        (PORT datab (2168:2168:2168) (1786:1786:1786))
        (PORT datad (1218:1218:1218) (1070:1070:1070))
        (IOPATH dataa combout (420:420:420) (371:371:371))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Link1\|data_buffer\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1472:1472:1472) (1515:1515:1515))
        (PORT asdata (2355:2355:2355) (2068:2068:2068))
        (PORT ena (2953:2953:2953) (2564:2564:2564))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|iob_sdram_cmd_address\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (917:917:917) (838:838:838))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Link1\|iob_sdram_cmd_address\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1471:1471:1471) (1514:1514:1514))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (1903:1903:1903) (1702:1702:1702))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DRAM_Controller1\|save_col\[6\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (881:881:881) (807:807:807))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE DRAM_Controller1\|save_col\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1928:1928:1928) (1925:1925:1925))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (990:990:990) (960:960:960))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|fmem_pages_loaded\[13\]\~48)
    (DELAY
      (ABSOLUTE
        (PORT datab (324:324:324) (380:380:380))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datab cout (497:497:497) (381:381:381))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Link1\|fmem_pages_loaded\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1477:1477:1477) (1518:1518:1518))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (2233:2233:2233) (1920:1920:1920))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|Selector126\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (618:618:618) (576:576:576))
        (PORT datab (985:985:985) (860:860:860))
        (PORT datac (283:283:283) (349:349:349))
        (PORT datad (850:850:850) (761:761:761))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE DRAM_Controller1\|iob_dq_iob\|iobuf_iobuf_bidir_p1p_component\|loop0\:15\:ibufa)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (747:747:747) (771:771:771))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DRAM_Controller1\|captured_data\[15\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (2851:2851:2851) (2992:2992:2992))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE DRAM_Controller1\|captured_data\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1479:1479:1479) (1475:1475:1475))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DRAM_Controller1\|captured_data_last\[15\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1461:1461:1461) (1287:1287:1287))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE DRAM_Controller1\|captured_data_last\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1455:1455:1455) (1493:1493:1493))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE DRAM_Controller1\|data_out\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1455:1455:1455) (1493:1493:1493))
        (PORT asdata (701:701:701) (762:762:762))
        (PORT ena (1063:1063:1063) (1080:1080:1080))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|Selector126\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2277:2277:2277) (2006:2006:2006))
        (PORT datab (788:788:788) (636:636:636))
        (PORT datad (824:824:824) (696:696:696))
        (IOPATH dataa combout (435:435:435) (407:407:407))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|Selector126\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2100:2100:2100) (1871:1871:1871))
        (PORT datab (2284:2284:2284) (1916:1916:1916))
        (PORT datad (1220:1220:1220) (1072:1072:1072))
        (IOPATH dataa combout (420:420:420) (371:371:371))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|data_buffer\[15\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (1744:1744:1744) (1442:1442:1442))
        (IOPATH datac combout (305:305:305) (285:285:285))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Link1\|data_buffer\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1473:1473:1473) (1516:1516:1516))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (2912:2912:2912) (2509:2509:2509))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Link1\|iob_sdram_cmd_address\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1470:1470:1470) (1513:1513:1513))
        (PORT asdata (1715:1715:1715) (1569:1569:1569))
        (PORT ena (1956:1956:1956) (1756:1756:1756))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DRAM_Controller1\|save_row\[6\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (862:862:862) (808:808:808))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE DRAM_Controller1\|save_row\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1927:1927:1927) (1925:1925:1925))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (1244:1244:1244) (1148:1148:1148))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DRAM_Controller1\|Selector9\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (964:964:964) (859:859:859))
        (PORT datab (925:925:925) (869:869:869))
        (PORT datac (820:820:820) (712:712:712))
        (PORT datad (304:304:304) (326:326:326))
        (IOPATH dataa combout (420:420:420) (400:400:400))
        (IOPATH datab combout (380:380:380) (380:380:380))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE DRAM_Controller1\|iob_address\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1456:1456:1456) (1497:1497:1497))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|fmem_pages_loaded\[14\]\~50)
    (DELAY
      (ABSOLUTE
        (PORT dataa (342:342:342) (402:402:402))
        (IOPATH dataa combout (414:414:414) (444:444:444))
        (IOPATH dataa cout (486:486:486) (375:375:375))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Link1\|fmem_pages_loaded\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1477:1477:1477) (1518:1518:1518))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (2233:2233:2233) (1920:1920:1920))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|Selector125\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (951:951:951) (897:897:897))
        (PORT datab (898:898:898) (787:787:787))
        (PORT datac (1165:1165:1165) (1029:1029:1029))
        (PORT datad (861:861:861) (756:756:756))
        (IOPATH dataa combout (351:351:351) (371:371:371))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE DRAM_Controller1\|data_out\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1456:1456:1456) (1495:1495:1495))
        (PORT asdata (1938:1938:1938) (1745:1745:1745))
        (PORT ena (1663:1663:1663) (1573:1573:1573))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|Selector125\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (482:482:482) (415:415:415))
        (PORT datab (1180:1180:1180) (1017:1017:1017))
        (PORT datad (917:917:917) (861:861:861))
        (IOPATH dataa combout (420:420:420) (425:425:425))
        (IOPATH datab combout (415:415:415) (425:425:425))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|Selector125\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2203:2203:2203) (1883:1883:1883))
        (PORT datab (1152:1152:1152) (991:991:991))
        (PORT datad (2007:2007:2007) (1771:1771:1771))
        (IOPATH dataa combout (435:435:435) (407:407:407))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|data_buffer\[16\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1941:1941:1941) (1635:1635:1635))
        (IOPATH dataa combout (435:435:435) (425:425:425))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|Decoder1\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2220:2220:2220) (2022:2022:2022))
        (PORT datab (1353:1353:1353) (1191:1191:1191))
        (PORT datac (1641:1641:1641) (1502:1502:1502))
        (PORT datad (2699:2699:2699) (2367:2367:2367))
        (IOPATH dataa combout (408:408:408) (425:425:425))
        (IOPATH datab combout (415:415:415) (425:425:425))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|data_buffer\[16\]\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (932:932:932) (825:825:825))
        (PORT datab (852:852:852) (708:708:708))
        (PORT datac (1681:1681:1681) (1533:1533:1533))
        (PORT datad (1955:1955:1955) (1718:1718:1718))
        (IOPATH dataa combout (351:351:351) (371:371:371))
        (IOPATH datab combout (423:423:423) (451:451:451))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Link1\|data_buffer\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1476:1476:1476) (1517:1517:1517))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (2579:2579:2579) (2248:2248:2248))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|iob_sdram_cmd_address\[16\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (901:901:901) (830:830:830))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Link1\|iob_sdram_cmd_address\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1459:1459:1459) (1500:1500:1500))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (1593:1593:1593) (1448:1448:1448))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DRAM_Controller1\|save_row\[7\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (872:872:872) (796:796:796))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE DRAM_Controller1\|save_row\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1928:1928:1928) (1925:1925:1925))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (990:990:990) (960:960:960))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE DRAM_Controller1\|iob_dq_iob\|iobuf_iobuf_bidir_p1p_component\|loop0\:6\:ibufa)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (747:747:747) (771:771:771))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DRAM_Controller1\|captured_data\[6\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (3403:3403:3403) (3404:3404:3404))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE DRAM_Controller1\|captured_data\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1492:1492:1492) (1487:1487:1487))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DRAM_Controller1\|captured_data_last\[6\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (1132:1132:1132) (1000:1000:1000))
        (IOPATH datac combout (305:305:305) (285:285:285))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE DRAM_Controller1\|captured_data_last\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1452:1452:1452) (1492:1492:1492))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE DRAM_Controller1\|data_out\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1452:1452:1452) (1492:1492:1492))
        (PORT asdata (702:702:702) (763:763:763))
        (PORT ena (1300:1300:1300) (1244:1244:1244))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|Selector135\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (890:890:890) (781:781:781))
        (PORT datab (1285:1285:1285) (1154:1154:1154))
        (PORT datac (1161:1161:1161) (996:996:996))
        (PORT datad (801:801:801) (712:712:712))
        (IOPATH dataa combout (428:428:428) (449:449:449))
        (IOPATH datab combout (437:437:437) (407:407:407))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|Selector135\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1196:1196:1196) (1056:1056:1056))
        (PORT datab (1210:1210:1210) (1035:1035:1035))
        (PORT datad (228:228:228) (235:235:235))
        (IOPATH dataa combout (408:408:408) (425:425:425))
        (IOPATH datab combout (415:415:415) (425:425:425))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|Selector135\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2103:2103:2103) (1875:1875:1875))
        (PORT datab (2209:2209:2209) (1829:1829:1829))
        (PORT datad (1217:1217:1217) (1068:1068:1068))
        (IOPATH dataa combout (420:420:420) (371:371:371))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Link1\|data_buffer\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1472:1472:1472) (1515:1515:1515))
        (PORT asdata (2349:2349:2349) (2091:2091:2091))
        (PORT ena (2953:2953:2953) (2564:2564:2564))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Link1\|iob_sdram_cmd_address\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1470:1470:1470) (1513:1513:1513))
        (PORT asdata (1313:1313:1313) (1235:1235:1235))
        (PORT ena (1956:1956:1956) (1756:1756:1756))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DRAM_Controller1\|save_col\[7\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (920:920:920) (842:842:842))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE DRAM_Controller1\|save_col\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1927:1927:1927) (1925:1925:1925))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (1244:1244:1244) (1148:1148:1148))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DRAM_Controller1\|Selector8\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (903:903:903) (835:835:835))
        (PORT datab (1013:1013:1013) (915:915:915))
        (PORT datac (823:823:823) (715:715:715))
        (PORT datad (304:304:304) (325:325:325))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (423:423:423) (391:391:391))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE DRAM_Controller1\|iob_address\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1456:1456:1456) (1497:1497:1497))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|fmem_pages_loaded\[15\]\~52)
    (DELAY
      (ABSOLUTE
        (PORT datab (340:340:340) (395:395:395))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datab cout (497:497:497) (381:381:381))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Link1\|fmem_pages_loaded\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1477:1477:1477) (1518:1518:1518))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (2233:2233:2233) (1920:1920:1920))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE DRAM_Controller1\|data_out\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1456:1456:1456) (1495:1495:1495))
        (PORT asdata (1477:1477:1477) (1315:1315:1315))
        (PORT ena (1663:1663:1663) (1573:1573:1573))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|Selector124\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (928:928:928) (805:805:805))
        (PORT datab (919:919:919) (846:846:846))
        (PORT datac (1505:1505:1505) (1307:1307:1307))
        (PORT datad (859:859:859) (751:751:751))
        (IOPATH dataa combout (408:408:408) (425:425:425))
        (IOPATH datab combout (415:415:415) (425:425:425))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|Selector124\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1191:1191:1191) (1026:1026:1026))
        (PORT datab (1260:1260:1260) (1128:1128:1128))
        (PORT datad (430:430:430) (363:363:363))
        (IOPATH dataa combout (408:408:408) (425:425:425))
        (IOPATH datab combout (415:415:415) (425:425:425))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|Selector124\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2227:2227:2227) (1912:1912:1912))
        (PORT datab (1158:1158:1158) (997:997:997))
        (PORT datad (2001:2001:2001) (1765:1765:1765))
        (IOPATH dataa combout (435:435:435) (407:407:407))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|data_buffer\[17\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (2113:2113:2113) (1742:1742:1742))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Link1\|data_buffer\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1476:1476:1476) (1517:1517:1517))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (2579:2579:2579) (2248:2248:2248))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|iob_sdram_cmd_address\[17\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (907:907:907) (831:831:831))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Link1\|iob_sdram_cmd_address\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1459:1459:1459) (1500:1500:1500))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (1593:1593:1593) (1448:1448:1448))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DRAM_Controller1\|save_row\[8\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (867:867:867) (790:790:790))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE DRAM_Controller1\|save_row\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1928:1928:1928) (1925:1925:1925))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (990:990:990) (960:960:960))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DRAM_Controller1\|iob_address\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (937:937:937) (872:872:872))
        (PORT datab (377:377:377) (444:444:444))
        (PORT datad (855:855:855) (780:780:780))
        (IOPATH dataa combout (374:374:374) (392:392:392))
        (IOPATH datab combout (380:380:380) (380:380:380))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE DRAM_Controller1\|iob_address\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1456:1456:1456) (1497:1497:1497))
        (PORT d (90:90:90) (101:101:101))
        (PORT sclr (1485:1485:1485) (1584:1584:1584))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sclr (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE DRAM_Controller1\|data_out\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1455:1455:1455) (1494:1494:1494))
        (PORT asdata (1817:1817:1817) (1618:1618:1618))
        (PORT ena (1616:1616:1616) (1493:1493:1493))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|fmem_pages_loaded\[16\]\~54)
    (DELAY
      (ABSOLUTE
        (PORT dataa (329:329:329) (392:392:392))
        (IOPATH dataa combout (414:414:414) (444:444:444))
        (IOPATH dataa cout (486:486:486) (375:375:375))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Link1\|fmem_pages_loaded\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1477:1477:1477) (1518:1518:1518))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (2233:2233:2233) (1920:1920:1920))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|Selector123\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (329:329:329) (392:392:392))
        (PORT datab (987:987:987) (863:863:863))
        (PORT datac (1105:1105:1105) (977:977:977))
        (PORT datad (851:851:851) (761:761:761))
        (IOPATH dataa combout (351:351:351) (371:371:371))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|Selector123\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (856:856:856) (739:739:739))
        (PORT datab (1571:1571:1571) (1369:1369:1369))
        (PORT datad (744:744:744) (600:600:600))
        (IOPATH dataa combout (428:428:428) (449:449:449))
        (IOPATH datab combout (437:437:437) (407:407:407))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|Selector123\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2541:2541:2541) (2116:2116:2116))
        (PORT datab (1159:1159:1159) (998:998:998))
        (PORT datad (1999:1999:1999) (1763:1763:1763))
        (IOPATH dataa combout (435:435:435) (407:407:407))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|data_buffer\[18\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datab (1784:1784:1784) (1459:1459:1459))
        (IOPATH datab combout (437:437:437) (425:425:425))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Link1\|data_buffer\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1476:1476:1476) (1517:1517:1517))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (2579:2579:2579) (2248:2248:2248))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Link1\|iob_sdram_cmd_address\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1458:1458:1458) (1500:1500:1500))
        (PORT asdata (1682:1682:1682) (1554:1554:1554))
        (PORT ena (1921:1921:1921) (1713:1713:1713))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DRAM_Controller1\|save_row\[9\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (870:870:870) (797:797:797))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE DRAM_Controller1\|save_row\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1927:1927:1927) (1925:1925:1925))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (1244:1244:1244) (1148:1148:1148))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DRAM_Controller1\|iob_address\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (935:935:935) (870:870:870))
        (PORT datab (380:380:380) (447:447:447))
        (PORT datac (930:930:930) (857:857:857))
        (IOPATH dataa combout (414:414:414) (444:444:444))
        (IOPATH datab combout (423:423:423) (380:380:380))
        (IOPATH datac combout (305:305:305) (285:285:285))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE DRAM_Controller1\|iob_address\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1456:1456:1456) (1497:1497:1497))
        (PORT d (90:90:90) (101:101:101))
        (PORT sclr (1485:1485:1485) (1584:1584:1584))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sclr (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|Selector122\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1306:1306:1306) (1132:1132:1132))
        (PORT datab (929:929:929) (820:820:820))
        (PORT datac (899:899:899) (801:801:801))
        (PORT datad (1152:1152:1152) (1011:1011:1011))
        (IOPATH dataa combout (408:408:408) (425:425:425))
        (IOPATH datab combout (423:423:423) (451:451:451))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE DRAM_Controller1\|data_out\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1457:1457:1457) (1496:1496:1496))
        (PORT asdata (1624:1624:1624) (1465:1465:1465))
        (PORT ena (2025:2025:2025) (1843:1843:1843))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|fmem_pages_loaded\[17\]\~56)
    (DELAY
      (ABSOLUTE
        (PORT dataa (343:343:343) (403:403:403))
        (IOPATH dataa combout (435:435:435) (425:425:425))
        (IOPATH dataa cout (486:486:486) (375:375:375))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Link1\|fmem_pages_loaded\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1477:1477:1477) (1518:1518:1518))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (2233:2233:2233) (1920:1920:1920))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|Selector122\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (956:956:956) (841:841:841))
        (PORT datab (265:265:265) (272:272:272))
        (PORT datad (956:956:956) (894:894:894))
        (IOPATH dataa combout (428:428:428) (449:449:449))
        (IOPATH datab combout (437:437:437) (407:407:407))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|Selector122\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2100:2100:2100) (1726:1726:1726))
        (PORT datab (1282:1282:1282) (1112:1112:1112))
        (PORT datad (2055:2055:2055) (1820:1820:1820))
        (IOPATH dataa combout (435:435:435) (407:407:407))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|data_buffer\[19\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datab (1932:1932:1932) (1638:1638:1638))
        (IOPATH datab combout (437:437:437) (425:425:425))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Link1\|data_buffer\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1476:1476:1476) (1517:1517:1517))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (2579:2579:2579) (2248:2248:2248))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Link1\|iob_sdram_cmd_address\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1460:1460:1460) (1501:1501:1501))
        (PORT asdata (2019:2019:2019) (1826:1826:1826))
        (PORT ena (1549:1549:1549) (1404:1404:1404))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE DRAM_Controller1\|save_row\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1883:1883:1883) (1881:1881:1881))
        (PORT asdata (1334:1334:1334) (1241:1241:1241))
        (PORT ena (1623:1623:1623) (1480:1480:1480))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DRAM_Controller1\|Selector5\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (958:958:958) (863:863:863))
        (PORT datab (965:965:965) (916:916:916))
        (PORT datad (572:572:572) (552:552:552))
        (IOPATH dataa combout (374:374:374) (392:392:392))
        (IOPATH datab combout (380:380:380) (380:380:380))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DRAM_Controller1\|Selector5\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (945:945:945) (874:874:874))
        (PORT datab (605:605:605) (589:589:589))
        (PORT datac (784:784:784) (668:668:668))
        (PORT datad (454:454:454) (393:393:393))
        (IOPATH dataa combout (408:408:408) (425:425:425))
        (IOPATH datab combout (406:406:406) (453:453:453))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE DRAM_Controller1\|iob_address\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1436:1436:1436) (1480:1480:1480))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE DRAM_Controller1\|data_out\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1457:1457:1457) (1496:1496:1496))
        (PORT asdata (1859:1859:1859) (1641:1641:1641))
        (PORT ena (2025:2025:2025) (1843:1843:1843))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|fmem_pages_loaded\[18\]\~58)
    (DELAY
      (ABSOLUTE
        (PORT datab (341:341:341) (396:396:396))
        (IOPATH datab combout (423:423:423) (451:451:451))
        (IOPATH datab cout (497:497:497) (381:381:381))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Link1\|fmem_pages_loaded\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1477:1477:1477) (1518:1518:1518))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (2233:2233:2233) (1920:1920:1920))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|Selector121\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (905:905:905) (853:853:853))
        (PORT datab (903:903:903) (792:792:792))
        (PORT datac (1844:1844:1844) (1578:1578:1578))
        (PORT datad (860:860:860) (756:756:756))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|Selector121\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1288:1288:1288) (1135:1135:1135))
        (PORT datab (930:930:930) (821:821:821))
        (PORT datad (477:477:477) (405:405:405))
        (IOPATH dataa combout (435:435:435) (407:407:407))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|Selector121\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2320:2320:2320) (1956:1956:1956))
        (PORT datab (1153:1153:1153) (992:992:992))
        (PORT datad (2006:2006:2006) (1771:1771:1771))
        (IOPATH dataa combout (435:435:435) (407:407:407))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|data_buffer\[20\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1983:1983:1983) (1750:1750:1750))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Link1\|data_buffer\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1476:1476:1476) (1517:1517:1517))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (2579:2579:2579) (2248:2248:2248))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|iob_sdram_cmd_address\[20\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1193:1193:1193) (1051:1051:1051))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Link1\|iob_sdram_cmd_address\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1459:1459:1459) (1500:1500:1500))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (1593:1593:1593) (1448:1448:1448))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DRAM_Controller1\|save_row\[11\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (905:905:905) (827:827:827))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE DRAM_Controller1\|save_row\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1928:1928:1928) (1925:1925:1925))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (990:990:990) (960:960:960))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DRAM_Controller1\|iob_address\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (938:938:938) (873:873:873))
        (PORT datab (375:375:375) (442:442:442))
        (PORT datac (856:856:856) (791:791:791))
        (IOPATH dataa combout (414:414:414) (444:444:444))
        (IOPATH datab combout (423:423:423) (380:380:380))
        (IOPATH datac combout (305:305:305) (285:285:285))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE DRAM_Controller1\|iob_address\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1456:1456:1456) (1497:1497:1497))
        (PORT d (90:90:90) (101:101:101))
        (PORT sclr (1485:1485:1485) (1584:1584:1584))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sclr (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|fmem_pages_loaded\[19\]\~60)
    (DELAY
      (ABSOLUTE
        (PORT datab (341:341:341) (396:396:396))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datab cout (497:497:497) (381:381:381))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Link1\|fmem_pages_loaded\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1477:1477:1477) (1518:1518:1518))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (2233:2233:2233) (1920:1920:1920))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE DRAM_Controller1\|data_out\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1452:1452:1452) (1492:1492:1492))
        (PORT asdata (1761:1761:1761) (1587:1587:1587))
        (PORT ena (1300:1300:1300) (1244:1244:1244))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|Selector120\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1294:1294:1294) (1156:1156:1156))
        (PORT datab (1283:1283:1283) (1105:1105:1105))
        (PORT datac (1164:1164:1164) (999:999:999))
        (PORT datad (854:854:854) (744:744:744))
        (IOPATH dataa combout (435:435:435) (425:425:425))
        (IOPATH datab combout (377:377:377) (380:380:380))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|Selector120\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (924:924:924) (808:808:808))
        (PORT datab (1207:1207:1207) (1032:1032:1032))
        (PORT datad (227:227:227) (234:234:234))
        (IOPATH dataa combout (408:408:408) (425:425:425))
        (IOPATH datab combout (415:415:415) (425:425:425))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|Selector120\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2281:2281:2281) (1965:1965:1965))
        (PORT datab (1155:1155:1155) (994:994:994))
        (PORT datad (2004:2004:2004) (1768:1768:1768))
        (IOPATH dataa combout (435:435:435) (407:407:407))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|data_buffer\[21\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (1757:1757:1757) (1484:1484:1484))
        (IOPATH datac combout (305:305:305) (285:285:285))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Link1\|data_buffer\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1476:1476:1476) (1517:1517:1517))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (2579:2579:2579) (2248:2248:2248))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|iob_sdram_cmd_address\[21\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1167:1167:1167) (1038:1038:1038))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Link1\|iob_sdram_cmd_address\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1459:1459:1459) (1500:1500:1500))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (1593:1593:1593) (1448:1448:1448))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DRAM_Controller1\|save_row\[12\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (895:895:895) (817:817:817))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE DRAM_Controller1\|save_row\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1928:1928:1928) (1925:1925:1925))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (990:990:990) (960:960:960))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DRAM_Controller1\|iob_address\~3)
    (DELAY
      (ABSOLUTE
        (PORT datab (375:375:375) (442:442:442))
        (PORT datac (892:892:892) (833:833:833))
        (PORT datad (862:862:862) (782:782:782))
        (IOPATH datab combout (377:377:377) (380:380:380))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE DRAM_Controller1\|iob_address\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1456:1456:1456) (1497:1497:1497))
        (PORT d (90:90:90) (101:101:101))
        (PORT sclr (1485:1485:1485) (1584:1584:1584))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sclr (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|Selector134\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (302:302:302) (319:319:319))
        (PORT datab (599:599:599) (548:548:548))
        (PORT datac (944:944:944) (865:865:865))
        (PORT datad (257:257:257) (268:268:268))
        (IOPATH dataa combout (420:420:420) (400:400:400))
        (IOPATH datab combout (357:357:357) (380:380:380))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE DRAM_Controller1\|iob_dq_iob\|iobuf_iobuf_bidir_p1p_component\|loop0\:7\:ibufa)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (747:747:747) (771:771:771))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DRAM_Controller1\|captured_data\[7\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (3382:3382:3382) (3405:3405:3405))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE DRAM_Controller1\|captured_data\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1492:1492:1492) (1487:1487:1487))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DRAM_Controller1\|captured_data_last\[7\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (1470:1470:1470) (1280:1280:1280))
        (IOPATH datac combout (305:305:305) (285:285:285))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE DRAM_Controller1\|captured_data_last\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1455:1455:1455) (1493:1493:1493))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE DRAM_Controller1\|data_out\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1455:1455:1455) (1493:1493:1493))
        (PORT asdata (703:703:703) (765:765:765))
        (PORT ena (1063:1063:1063) (1080:1080:1080))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|Selector134\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2276:2276:2276) (2005:2005:2005))
        (PORT datab (1168:1168:1168) (957:957:957))
        (PORT datad (823:823:823) (696:696:696))
        (IOPATH dataa combout (435:435:435) (407:407:407))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|Selector134\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2198:2198:2198) (1807:1807:1807))
        (PORT datab (1282:1282:1282) (1111:1111:1111))
        (PORT datad (2056:2056:2056) (1820:1820:1820))
        (IOPATH dataa combout (435:435:435) (407:407:407))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Link1\|data_buffer\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1472:1472:1472) (1515:1515:1515))
        (PORT asdata (2288:2288:2288) (2036:2036:2036))
        (PORT ena (2953:2953:2953) (2564:2564:2564))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Link1\|iob_sdram_cmd_address\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1471:1471:1471) (1514:1514:1514))
        (PORT asdata (1309:1309:1309) (1241:1241:1241))
        (PORT ena (1903:1903:1903) (1702:1702:1702))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DRAM_Controller1\|save_bank\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (906:906:906) (827:827:827))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE DRAM_Controller1\|save_bank\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1927:1927:1927) (1925:1925:1925))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (1244:1244:1244) (1148:1148:1148))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DRAM_Controller1\|Selector17\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (355:355:355) (419:419:419))
        (PORT datab (604:604:604) (521:521:521))
        (PORT datac (868:868:868) (783:783:783))
        (PORT datad (344:344:344) (420:420:420))
        (IOPATH dataa combout (420:420:420) (371:371:371))
        (IOPATH datab combout (423:423:423) (380:380:380))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE DRAM_Controller1\|iob_bank\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1457:1457:1457) (1498:1498:1498))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|Selector133\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1014:1014:1014) (919:919:919))
        (PORT datab (1180:1180:1180) (1017:1017:1017))
        (PORT datac (1147:1147:1147) (987:987:987))
        (PORT datad (917:917:917) (861:861:861))
        (IOPATH dataa combout (408:408:408) (425:425:425))
        (IOPATH datab combout (423:423:423) (451:451:451))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE DRAM_Controller1\|iob_dq_iob\|iobuf_iobuf_bidir_p1p_component\|loop0\:8\:ibufa)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (747:747:747) (771:771:771))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DRAM_Controller1\|captured_data\[8\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (3673:3673:3673) (3771:3771:3771))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE DRAM_Controller1\|captured_data\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1477:1477:1477) (1474:1474:1474))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DRAM_Controller1\|captured_data_last\[8\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (558:558:558) (530:530:530))
        (IOPATH datac combout (305:305:305) (285:285:285))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE DRAM_Controller1\|captured_data_last\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1456:1456:1456) (1495:1495:1495))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE DRAM_Controller1\|data_out\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1456:1456:1456) (1495:1495:1495))
        (PORT asdata (701:701:701) (762:762:762))
        (PORT ena (1663:1663:1663) (1573:1573:1573))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|Selector133\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1192:1192:1192) (1027:1027:1027))
        (PORT datab (266:266:266) (273:273:273))
        (PORT datad (1539:1539:1539) (1325:1325:1325))
        (IOPATH dataa combout (428:428:428) (449:449:449))
        (IOPATH datab combout (437:437:437) (407:407:407))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|Selector133\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1267:1267:1267) (1085:1085:1085))
        (PORT datab (2374:2374:2374) (2039:2039:2039))
        (PORT datac (1253:1253:1253) (1119:1119:1119))
        (PORT datad (2883:2883:2883) (2605:2605:2605))
        (IOPATH dataa combout (373:373:373) (380:380:380))
        (IOPATH datab combout (423:423:423) (391:391:391))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|data_buffer\[8\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (1537:1537:1537) (1323:1323:1323))
        (IOPATH datac combout (305:305:305) (285:285:285))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Link1\|data_buffer\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1464:1464:1464) (1506:1506:1506))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (2762:2762:2762) (2464:2464:2464))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|iob_sdram_cmd_address\[8\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (841:841:841) (772:772:772))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Link1\|iob_sdram_cmd_address\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1471:1471:1471) (1514:1514:1514))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (1903:1903:1903) (1702:1702:1702))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DRAM_Controller1\|save_bank\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (926:926:926) (841:841:841))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE DRAM_Controller1\|save_bank\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1928:1928:1928) (1925:1925:1925))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (990:990:990) (960:960:960))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DRAM_Controller1\|Selector16\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (354:354:354) (418:418:418))
        (PORT datab (604:604:604) (521:521:521))
        (PORT datac (883:883:883) (798:798:798))
        (PORT datad (344:344:344) (421:421:421))
        (IOPATH dataa combout (420:420:420) (371:371:371))
        (IOPATH datab combout (423:423:423) (380:380:380))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE DRAM_Controller1\|iob_bank\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1457:1457:1457) (1498:1498:1498))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DRAM_Controller1\|WideOr25\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (973:973:973) (883:883:883))
        (PORT datab (341:341:341) (396:396:396))
        (PORT datac (930:930:930) (856:856:856))
        (PORT datad (861:861:861) (801:801:801))
        (IOPATH dataa combout (404:404:404) (450:450:450))
        (IOPATH datab combout (406:406:406) (453:453:453))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE DRAM_Controller1\|iob_dqm\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1433:1433:1433) (1478:1478:1478))
        (PORT asdata (914:914:914) (838:838:838))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE DRAM_Controller1\|iob_dqm\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1436:1436:1436) (1480:1480:1480))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|Mux320\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2108:2108:2108) (1889:1889:1889))
        (PORT datab (867:867:867) (804:804:804))
        (PORT datac (880:880:880) (798:798:798))
        (PORT datad (2050:2050:2050) (1899:1899:1899))
        (IOPATH dataa combout (428:428:428) (449:449:449))
        (IOPATH datab combout (437:437:437) (407:407:407))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|Mux320\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (925:925:925) (859:859:859))
        (PORT datab (2397:2397:2397) (2093:2093:2093))
        (PORT datac (535:535:535) (506:506:506))
        (PORT datad (432:432:432) (367:367:367))
        (IOPATH dataa combout (351:351:351) (371:371:371))
        (IOPATH datab combout (423:423:423) (391:391:391))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE DRAM_Controller1\|data_out\[28\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1455:1455:1455) (1493:1493:1493))
        (PORT asdata (1638:1638:1638) (1540:1540:1540))
        (PORT ena (1063:1063:1063) (1080:1080:1080))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|Selector113\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2003:2003:2003) (1777:1777:1777))
        (PORT datad (860:860:860) (806:806:806))
        (IOPATH dataa combout (420:420:420) (400:400:400))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|Selector117\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1735:1735:1735) (1538:1538:1538))
        (PORT datab (1372:1372:1372) (1250:1250:1250))
        (PORT datad (2316:2316:2316) (2044:2044:2044))
        (IOPATH dataa combout (404:404:404) (450:450:450))
        (IOPATH datab combout (415:415:415) (425:425:425))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|Selector113\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2094:2094:2094) (1865:1865:1865))
        (PORT datab (2140:2140:2140) (1789:1789:1789))
        (PORT datad (1772:1772:1772) (1464:1464:1464))
        (IOPATH dataa combout (420:420:420) (371:371:371))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|data_buffer\[24\]\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1667:1667:1667) (1534:1534:1534))
        (PORT datab (1690:1690:1690) (1508:1508:1508))
        (PORT datac (1576:1576:1576) (1376:1376:1376))
        (PORT datad (1274:1274:1274) (1134:1134:1134))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (384:384:384) (398:398:398))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|data_buffer\[24\]\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (752:752:752) (618:618:618))
        (PORT datab (1518:1518:1518) (1345:1345:1345))
        (PORT datac (2724:2724:2724) (2437:2437:2437))
        (PORT datad (1309:1309:1309) (1208:1208:1208))
        (IOPATH dataa combout (420:420:420) (400:400:400))
        (IOPATH datab combout (380:380:380) (380:380:380))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|data_buffer\[24\]\~20)
    (DELAY
      (ABSOLUTE
        (PORT datab (1225:1225:1225) (1066:1066:1066))
        (PORT datac (440:440:440) (378:378:378))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datac combout (305:305:305) (285:285:285))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|data_buffer\[24\]\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (545:545:545) (450:450:450))
        (PORT datab (1310:1310:1310) (1202:1202:1202))
        (PORT datac (2321:2321:2321) (2062:2062:2062))
        (PORT datad (2016:2016:2016) (1807:1807:1807))
        (IOPATH dataa combout (408:408:408) (425:425:425))
        (IOPATH datab combout (415:415:415) (425:425:425))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Link1\|data_buffer\[28\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1472:1472:1472) (1515:1515:1515))
        (PORT asdata (2406:2406:2406) (2120:2120:2120))
        (PORT ena (2644:2644:2644) (2332:2332:2332))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|Mux320\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2866:2866:2866) (2547:2547:2547))
        (PORT datab (1876:1876:1876) (1769:1769:1769))
        (PORT datad (1233:1233:1233) (1128:1128:1128))
        (IOPATH dataa combout (408:408:408) (425:425:425))
        (IOPATH datab combout (415:415:415) (431:431:431))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|Mux320\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (864:864:864) (763:763:763))
        (PORT datab (1887:1887:1887) (1783:1783:1783))
        (PORT datad (229:229:229) (236:236:236))
        (IOPATH dataa combout (408:408:408) (425:425:425))
        (IOPATH datab combout (415:415:415) (425:425:425))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|iob_uart_writedata\[4\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (270:270:270) (282:282:282))
        (PORT datab (1543:1543:1543) (1306:1306:1306))
        (PORT datad (1960:1960:1960) (1730:1730:1730))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|iob_uart_writedata\[1\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1336:1336:1336) (1232:1232:1232))
        (PORT datac (1322:1322:1322) (1193:1193:1193))
        (PORT datad (1302:1302:1302) (1181:1181:1181))
        (IOPATH dataa combout (375:375:375) (371:371:371))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|iob_uart_writedata\[1\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1336:1336:1336) (1232:1232:1232))
        (PORT datad (1303:1303:1303) (1181:1181:1181))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|carrier_buffer\[1\]\[0\]\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1695:1695:1695) (1541:1541:1541))
        (PORT datab (2118:2118:2118) (1903:1903:1903))
        (PORT datac (1091:1091:1091) (931:931:931))
        (PORT datad (1904:1904:1904) (1667:1667:1667))
        (IOPATH dataa combout (420:420:420) (371:371:371))
        (IOPATH datab combout (423:423:423) (451:451:451))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Link1\|carrier_buffer\[1\]\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1447:1447:1447) (1491:1491:1491))
        (PORT asdata (2339:2339:2339) (2112:2112:2112))
        (PORT ena (990:990:990) (959:959:959))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|Mux320\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1690:1690:1690) (1535:1535:1535))
        (PORT datab (2121:2121:2121) (1907:1907:1907))
        (PORT datad (996:996:996) (944:944:944))
        (IOPATH dataa combout (420:420:420) (425:425:425))
        (IOPATH datab combout (415:415:415) (425:425:425))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|carrier_buffer\[3\]\[0\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1694:1694:1694) (1540:1540:1540))
        (PORT datab (2120:2120:2120) (1906:1906:1906))
        (PORT datac (1091:1091:1091) (931:931:931))
        (PORT datad (1905:1905:1905) (1669:1669:1669))
        (IOPATH dataa combout (394:394:394) (400:400:400))
        (IOPATH datab combout (400:400:400) (391:391:391))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Link1\|carrier_buffer\[3\]\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1447:1447:1447) (1491:1491:1491))
        (PORT asdata (2339:2339:2339) (2112:2112:2112))
        (PORT ena (1034:1034:1034) (1005:1005:1005))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|carrier_buffer\[2\]\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (2175:2175:2175) (1882:1882:1882))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|carrier_buffer\[2\]\[0\]\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1689:1689:1689) (1534:1534:1534))
        (PORT datab (2125:2125:2125) (1911:1911:1911))
        (PORT datac (1088:1088:1088) (928:928:928))
        (PORT datad (1908:1908:1908) (1673:1673:1673))
        (IOPATH dataa combout (414:414:414) (444:444:444))
        (IOPATH datab combout (423:423:423) (380:380:380))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Link1\|carrier_buffer\[2\]\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1448:1448:1448) (1492:1492:1492))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (1197:1197:1197) (1086:1086:1086))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|Mux320\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (269:269:269) (281:281:281))
        (PORT datab (2123:2123:2123) (1909:1909:1909))
        (PORT datad (527:527:527) (504:504:504))
        (IOPATH dataa combout (435:435:435) (407:407:407))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|Mux320\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (963:963:963) (853:853:853))
        (PORT datab (893:893:893) (763:763:763))
        (PORT datac (1560:1560:1560) (1448:1448:1448))
        (PORT datad (1130:1130:1130) (976:976:976))
        (IOPATH dataa combout (408:408:408) (425:425:425))
        (IOPATH datab combout (415:415:415) (431:431:431))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|Selector155\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1470:1470:1470) (1361:1361:1361))
        (PORT datac (1203:1203:1203) (1088:1088:1088))
        (IOPATH dataa combout (428:428:428) (450:450:450))
        (IOPATH datac combout (305:305:305) (285:285:285))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|carrier_magic_ctr\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2038:2038:2038) (1821:1821:1821))
        (PORT datac (1642:1642:1642) (1482:1482:1482))
        (IOPATH dataa combout (414:414:414) (444:444:444))
        (IOPATH datac combout (305:305:305) (285:285:285))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|carrier_buffer\[5\]\[0\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1764:1764:1764) (1591:1591:1591))
        (PORT datab (2098:2098:2098) (1878:1878:1878))
        (PORT datac (1038:1038:1038) (1019:1019:1019))
        (PORT datad (1348:1348:1348) (1236:1236:1236))
        (IOPATH dataa combout (414:414:414) (444:444:444))
        (IOPATH datab combout (384:384:384) (386:386:386))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|carrier_buffer\[5\]\[0\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (968:968:968) (829:829:829))
        (PORT datab (1722:1722:1722) (1565:1565:1565))
        (PORT datac (1450:1450:1450) (1213:1213:1213))
        (PORT datad (1075:1075:1075) (886:886:886))
        (IOPATH dataa combout (351:351:351) (371:371:371))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Link1\|carrier_buffer\[5\]\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1465:1465:1465) (1506:1506:1506))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (2781:2781:2781) (2452:2452:2452))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|carrier_buffer\[6\]\[0\]\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1768:1768:1768) (1595:1595:1595))
        (PORT datab (2099:2099:2099) (1879:1879:1879))
        (PORT datac (1035:1035:1035) (1016:1016:1016))
        (PORT datad (1345:1345:1345) (1232:1232:1232))
        (IOPATH dataa combout (420:420:420) (400:400:400))
        (IOPATH datab combout (377:377:377) (380:380:380))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|carrier_buffer\[6\]\[0\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (968:968:968) (830:830:830))
        (PORT datab (1262:1262:1262) (1129:1129:1129))
        (PORT datac (1680:1680:1680) (1532:1532:1532))
        (PORT datad (1232:1232:1232) (1061:1061:1061))
        (IOPATH dataa combout (394:394:394) (400:400:400))
        (IOPATH datab combout (400:400:400) (391:391:391))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Link1\|carrier_buffer\[6\]\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1452:1452:1452) (1493:1493:1493))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (2719:2719:2719) (2400:2400:2400))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|Mux320\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (858:858:858) (762:762:762))
        (PORT datab (319:319:319) (374:374:374))
        (PORT datac (1267:1267:1267) (1135:1135:1135))
        (PORT datad (917:917:917) (833:833:833))
        (IOPATH dataa combout (435:435:435) (444:444:444))
        (IOPATH datab combout (423:423:423) (380:380:380))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|Mux322\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1063:1063:1063) (977:977:977))
        (PORT datad (856:856:856) (784:784:784))
        (IOPATH dataa combout (428:428:428) (450:450:450))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Link1\|iob_uart_writedata\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1464:1464:1464) (1505:1505:1505))
        (PORT d (90:90:90) (101:101:101))
        (PORT asdata (904:904:904) (824:824:824))
        (PORT sclr (1434:1434:1434) (1372:1372:1372))
        (PORT sload (1939:1939:1939) (2085:2085:2085))
        (PORT ena (2058:2058:2058) (1863:1863:1863))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sclr (posedge clk) (195:195:195))
      (HOLD sload (posedge clk) (195:195:195))
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|fmem_pages_loaded\[20\]\~62)
    (DELAY
      (ABSOLUTE
        (PORT datab (326:326:326) (383:383:383))
        (IOPATH datab combout (423:423:423) (451:451:451))
        (IOPATH datab cout (497:497:497) (381:381:381))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Link1\|fmem_pages_loaded\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1477:1477:1477) (1518:1518:1518))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (2233:2233:2233) (1920:1920:1920))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|fmem_pages_loaded\[21\]\~64)
    (DELAY
      (ABSOLUTE
        (PORT datad (300:300:300) (356:356:356))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Link1\|fmem_pages_loaded\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1477:1477:1477) (1518:1518:1518))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (2233:2233:2233) (1920:1920:1920))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|Selector118\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (372:372:372) (445:445:445))
        (PORT datab (589:589:589) (571:571:571))
        (PORT datac (1460:1460:1460) (1191:1191:1191))
        (PORT datad (1421:1421:1421) (1228:1228:1228))
        (IOPATH dataa combout (435:435:435) (425:425:425))
        (IOPATH datab combout (400:400:400) (391:391:391))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|Selector118\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (1775:1775:1775) (1601:1601:1601))
        (PORT datad (325:325:325) (395:395:395))
        (IOPATH datab combout (380:380:380) (380:380:380))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|Selector118\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (279:279:279) (293:293:293))
        (PORT datab (1707:1707:1707) (1591:1591:1591))
        (PORT datac (1251:1251:1251) (1086:1086:1086))
        (PORT datad (1352:1352:1352) (1249:1249:1249))
        (IOPATH dataa combout (435:435:435) (425:425:425))
        (IOPATH datab combout (423:423:423) (451:451:451))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|Selector118\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1389:1389:1389) (1289:1289:1289))
        (PORT datab (515:515:515) (456:456:456))
        (PORT datac (1413:1413:1413) (1305:1305:1305))
        (PORT datad (235:235:235) (247:247:247))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (384:384:384) (398:398:398))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|Selector118\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1655:1655:1655) (1472:1472:1472))
        (PORT datab (518:518:518) (458:458:458))
        (PORT datad (1276:1276:1276) (1135:1135:1135))
        (IOPATH dataa combout (351:351:351) (371:371:371))
        (IOPATH datab combout (357:357:357) (380:380:380))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE DRAM_Controller1\|data_out\[23\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1452:1452:1452) (1493:1493:1493))
        (PORT asdata (2350:2350:2350) (2063:2063:2063))
        (PORT ena (2048:2048:2048) (1879:1879:1879))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|Selector118\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (368:368:368) (441:441:441))
        (PORT datab (2033:2033:2033) (1810:1810:1810))
        (PORT datad (1195:1195:1195) (1093:1093:1093))
        (IOPATH dataa combout (408:408:408) (425:425:425))
        (IOPATH datab combout (415:415:415) (425:425:425))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|Selector118\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (369:369:369) (441:441:441))
        (PORT datab (1772:1772:1772) (1599:1599:1599))
        (PORT datac (2631:2631:2631) (2296:2296:2296))
        (PORT datad (1309:1309:1309) (1216:1216:1216))
        (IOPATH dataa combout (435:435:435) (407:407:407))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|Selector118\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2307:2307:2307) (2150:2150:2150))
        (PORT datab (832:832:832) (754:754:754))
        (PORT datac (2422:2422:2422) (2145:2145:2145))
        (PORT datad (1670:1670:1670) (1492:1492:1492))
        (IOPATH dataa combout (414:414:414) (444:444:444))
        (IOPATH datab combout (423:423:423) (380:380:380))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|Selector118\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (933:933:933) (806:806:806))
        (PORT datab (1520:1520:1520) (1347:1347:1347))
        (PORT datad (1307:1307:1307) (1206:1206:1206))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (384:384:384) (386:386:386))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|Selector118\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (759:759:759) (623:623:623))
        (PORT datab (1372:1372:1372) (1249:1249:1249))
        (PORT datac (225:225:225) (240:240:240))
        (PORT datad (227:227:227) (234:234:234))
        (IOPATH dataa combout (435:435:435) (407:407:407))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|Selector118\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (269:269:269) (281:281:281))
        (PORT datab (267:267:267) (274:274:274))
        (PORT datac (2399:2399:2399) (2132:2132:2132))
        (PORT datad (751:751:751) (633:633:633))
        (IOPATH dataa combout (435:435:435) (407:407:407))
        (IOPATH datab combout (437:437:437) (407:407:407))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|Selector118\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (271:271:271) (283:283:283))
        (PORT datab (1360:1360:1360) (1265:1265:1265))
        (PORT datac (227:227:227) (242:242:242))
        (PORT datad (2392:2392:2392) (2083:2083:2083))
        (IOPATH dataa combout (408:408:408) (425:425:425))
        (IOPATH datab combout (415:415:415) (425:425:425))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Link1\|data_buffer\[23\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1460:1460:1460) (1501:1501:1501))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (2429:2429:2429) (2219:2219:2219))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE DRAM_Controller1\|data_out\[31\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1455:1455:1455) (1494:1494:1494))
        (PORT asdata (1894:1894:1894) (1716:1716:1716))
        (PORT ena (1616:1616:1616) (1493:1493:1493))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|Selector110\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2273:2273:2273) (1977:1977:1977))
        (PORT datad (2285:2285:2285) (2008:2008:2008))
        (IOPATH dataa combout (435:435:435) (425:425:425))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|Selector110\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1205:1205:1205) (1009:1009:1009))
        (PORT datab (1489:1489:1489) (1244:1244:1244))
        (PORT datad (1687:1687:1687) (1517:1517:1517))
        (IOPATH dataa combout (428:428:428) (449:449:449))
        (IOPATH datab combout (437:437:437) (407:407:407))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Link1\|data_buffer\[31\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1472:1472:1472) (1515:1515:1515))
        (PORT asdata (3186:3186:3186) (2738:2738:2738))
        (PORT ena (2644:2644:2644) (2332:2332:2332))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|Mux317\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2865:2865:2865) (2546:2546:2546))
        (PORT datab (1878:1878:1878) (1772:1772:1772))
        (PORT datad (530:530:530) (506:506:506))
        (IOPATH dataa combout (408:408:408) (425:425:425))
        (IOPATH datab combout (415:415:415) (431:431:431))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|Mux317\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2178:2178:2178) (1884:1884:1884))
        (PORT datab (1881:1881:1881) (1776:1776:1776))
        (PORT datad (227:227:227) (234:234:234))
        (IOPATH dataa combout (408:408:408) (425:425:425))
        (IOPATH datab combout (415:415:415) (425:425:425))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|Mux317\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (959:959:959) (870:870:870))
        (PORT datab (1210:1210:1210) (1062:1062:1062))
        (PORT datac (2690:2690:2690) (2407:2407:2407))
        (PORT datad (2392:2392:2392) (2146:2146:2146))
        (IOPATH dataa combout (375:375:375) (371:371:371))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|Mux317\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (907:907:907) (864:864:864))
        (PORT datab (2735:2735:2735) (2444:2444:2444))
        (PORT datac (1264:1264:1264) (1148:1148:1148))
        (PORT datad (228:228:228) (236:236:236))
        (IOPATH dataa combout (351:351:351) (371:371:371))
        (IOPATH datab combout (423:423:423) (391:391:391))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|Mux317\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (476:476:476) (414:414:414))
        (PORT datab (2738:2738:2738) (2404:2404:2404))
        (PORT datac (1105:1105:1105) (1055:1055:1055))
        (PORT datad (852:852:852) (740:740:740))
        (IOPATH dataa combout (420:420:420) (371:371:371))
        (IOPATH datab combout (423:423:423) (451:451:451))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Link1\|carrier_buffer\[2\]\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1448:1448:1448) (1492:1492:1492))
        (PORT asdata (1660:1660:1660) (1526:1526:1526))
        (PORT ena (1197:1197:1197) (1086:1086:1086))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|Mux317\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2036:2036:2036) (1819:1819:1819))
        (PORT datab (1696:1696:1696) (1515:1515:1515))
        (PORT datad (959:959:959) (912:912:912))
        (IOPATH dataa combout (420:420:420) (425:425:425))
        (IOPATH datab combout (415:415:415) (425:425:425))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Link1\|carrier_buffer\[1\]\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1444:1444:1444) (1488:1488:1488))
        (PORT asdata (1307:1307:1307) (1248:1248:1248))
        (PORT ena (1471:1471:1471) (1306:1306:1306))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Link1\|carrier_buffer\[3\]\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1448:1448:1448) (1492:1492:1492))
        (PORT asdata (1662:1662:1662) (1528:1528:1528))
        (PORT ena (1236:1236:1236) (1137:1137:1137))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|Mux317\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (811:811:811) (648:648:648))
        (PORT datab (1362:1362:1362) (1223:1223:1223))
        (PORT datad (802:802:802) (704:704:704))
        (IOPATH dataa combout (435:435:435) (444:444:444))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|Selector144\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (880:880:880) (823:823:823))
        (PORT datad (955:955:955) (885:885:885))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Link1\|carrier_buffer\[6\]\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1452:1452:1452) (1493:1493:1493))
        (PORT asdata (1237:1237:1237) (1110:1110:1110))
        (PORT ena (2719:2719:2719) (2400:2400:2400))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Link1\|carrier_buffer\[5\]\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1453:1453:1453) (1494:1494:1494))
        (PORT asdata (1205:1205:1205) (1080:1080:1080))
        (PORT ena (2623:2623:2623) (2277:2277:2277))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|Mux317\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (327:327:327) (389:389:389))
        (PORT datab (1232:1232:1232) (1052:1052:1052))
        (PORT datad (1263:1263:1263) (1110:1110:1110))
        (IOPATH dataa combout (435:435:435) (407:407:407))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|Mux317\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (272:272:272) (284:284:284))
        (PORT datab (876:876:876) (811:811:811))
        (PORT datac (789:789:789) (671:671:671))
        (PORT datad (836:836:836) (726:726:726))
        (IOPATH dataa combout (375:375:375) (371:371:371))
        (IOPATH datab combout (380:380:380) (380:380:380))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|Mux317\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (993:993:993) (857:857:857))
        (PORT datab (899:899:899) (743:743:743))
        (PORT datac (572:572:572) (567:567:567))
        (PORT datad (373:373:373) (450:450:450))
        (IOPATH dataa combout (420:420:420) (371:371:371))
        (IOPATH datab combout (423:423:423) (380:380:380))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Link1\|iob_uart_writedata\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1444:1444:1444) (1488:1488:1488))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (1034:1034:1034) (1005:1005:1005))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Controller1\|uart_tx_data_vec\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (536:536:536) (481:481:481))
        (PORT datad (841:841:841) (767:767:767))
        (IOPATH dataa combout (414:414:414) (444:444:444))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Controller1\|uart_tx_data_vec\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1444:1444:1444) (1487:1487:1487))
        (PORT d (90:90:90) (101:101:101))
        (PORT sclr (2185:2185:2185) (2053:2053:2053))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sclr (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE DRAM_Controller1\|data_out\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1452:1452:1452) (1492:1492:1492))
        (PORT asdata (1558:1558:1558) (1424:1424:1424))
        (PORT ena (1300:1300:1300) (1244:1244:1244))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|Selector119\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (945:945:945) (878:878:878))
        (PORT datab (891:891:891) (797:797:797))
        (PORT datac (935:935:935) (829:829:829))
        (PORT datad (283:283:283) (342:342:342))
        (IOPATH dataa combout (408:408:408) (425:425:425))
        (IOPATH datab combout (423:423:423) (451:451:451))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|Selector119\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (896:896:896) (787:787:787))
        (PORT datab (1283:1283:1283) (1152:1152:1152))
        (PORT datad (1086:1086:1086) (881:881:881))
        (IOPATH dataa combout (428:428:428) (449:449:449))
        (IOPATH datab combout (437:437:437) (407:407:407))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|Selector119\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2095:2095:2095) (1865:1865:1865))
        (PORT datab (2110:2110:2110) (1758:1758:1758))
        (PORT datad (1225:1225:1225) (1078:1078:1078))
        (IOPATH dataa combout (420:420:420) (371:371:371))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|data_buffer\[22\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (2263:2263:2263) (1903:1903:1903))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Link1\|data_buffer\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1476:1476:1476) (1517:1517:1517))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (2579:2579:2579) (2248:2248:2248))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE DRAM_Controller1\|data_out\[30\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1454:1454:1454) (1495:1495:1495))
        (PORT asdata (1950:1950:1950) (1764:1764:1764))
        (PORT ena (1719:1719:1719) (1606:1606:1606))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|Selector111\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (970:970:970) (889:889:889))
        (PORT datad (2336:2336:2336) (2070:2070:2070))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|Selector111\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1735:1735:1735) (1445:1445:1445))
        (PORT datab (1370:1370:1370) (1247:1247:1247))
        (PORT datad (267:267:267) (284:284:284))
        (IOPATH dataa combout (435:435:435) (425:425:425))
        (IOPATH datab combout (423:423:423) (380:380:380))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Link1\|data_buffer\[30\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1472:1472:1472) (1515:1515:1515))
        (PORT asdata (2685:2685:2685) (2368:2368:2368))
        (PORT ena (2644:2644:2644) (2332:2332:2332))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|Mux318\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2865:2865:2865) (2547:2547:2547))
        (PORT datab (1877:1877:1877) (1771:1771:1771))
        (PORT datad (502:502:502) (486:486:486))
        (IOPATH dataa combout (408:408:408) (425:425:425))
        (IOPATH datab combout (415:415:415) (431:431:431))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|Mux318\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (801:801:801) (740:740:740))
        (PORT datab (1885:1885:1885) (1781:1781:1781))
        (PORT datad (228:228:228) (235:235:235))
        (IOPATH dataa combout (408:408:408) (425:425:425))
        (IOPATH datab combout (415:415:415) (425:425:425))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|Mux318\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (894:894:894) (774:774:774))
        (PORT datab (341:341:341) (397:397:397))
        (PORT datac (1718:1718:1718) (1609:1609:1609))
        (PORT datad (2690:2690:2690) (2414:2414:2414))
        (IOPATH dataa combout (435:435:435) (425:425:425))
        (IOPATH datab combout (423:423:423) (391:391:391))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|Mux318\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (342:342:342) (401:401:401))
        (PORT datab (997:997:997) (909:909:909))
        (PORT datac (2044:2044:2044) (1842:1842:1842))
        (PORT datad (762:762:762) (652:652:652))
        (IOPATH dataa combout (420:420:420) (400:400:400))
        (IOPATH datab combout (380:380:380) (380:380:380))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|iob_uart_writedata\[6\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1195:1195:1195) (1016:1016:1016))
        (PORT datab (529:529:529) (433:433:433))
        (PORT datad (1959:1959:1959) (1729:1729:1729))
        (IOPATH dataa combout (435:435:435) (425:425:425))
        (IOPATH datab combout (380:380:380) (380:380:380))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|Selector145\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (1602:1602:1602) (1434:1434:1434))
        (PORT datad (1373:1373:1373) (1290:1290:1290))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Link1\|carrier_buffer\[6\]\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1467:1467:1467) (1508:1508:1508))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (2744:2744:2744) (2433:2433:2433))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Link1\|carrier_buffer\[5\]\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1467:1467:1467) (1508:1508:1508))
        (PORT asdata (1171:1171:1171) (1043:1043:1043))
        (PORT ena (2705:2705:2705) (2391:2391:2391))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Link1\|carrier_buffer\[1\]\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1447:1447:1447) (1491:1491:1491))
        (PORT asdata (2651:2651:2651) (2346:2346:2346))
        (PORT ena (990:990:990) (959:959:959))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|Mux318\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1694:1694:1694) (1540:1540:1540))
        (PORT datab (2116:2116:2116) (1901:1901:1901))
        (PORT datad (879:879:879) (805:805:805))
        (IOPATH dataa combout (420:420:420) (425:425:425))
        (IOPATH datab combout (415:415:415) (425:425:425))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Link1\|carrier_buffer\[3\]\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1447:1447:1447) (1491:1491:1491))
        (PORT asdata (2655:2655:2655) (2351:2351:2351))
        (PORT ena (1034:1034:1034) (1005:1005:1005))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Link1\|carrier_buffer\[2\]\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1448:1448:1448) (1492:1492:1492))
        (PORT asdata (2648:2648:2648) (2339:2339:2339))
        (PORT ena (1197:1197:1197) (1086:1086:1086))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|Mux318\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (271:271:271) (283:283:283))
        (PORT datab (2123:2123:2123) (1909:1909:1909))
        (PORT datad (492:492:492) (480:480:480))
        (IOPATH dataa combout (435:435:435) (407:407:407))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|Mux318\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (329:329:329) (392:392:392))
        (PORT datab (1325:1325:1325) (1152:1152:1152))
        (PORT datac (839:839:839) (723:723:723))
        (PORT datad (1173:1173:1173) (1012:1012:1012))
        (IOPATH dataa combout (435:435:435) (407:407:407))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|Mux318\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1043:1043:1043) (929:929:929))
        (PORT datab (319:319:319) (374:374:374))
        (PORT datad (820:820:820) (709:709:709))
        (IOPATH dataa combout (420:420:420) (400:400:400))
        (IOPATH datab combout (357:357:357) (380:380:380))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Link1\|iob_uart_writedata\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1464:1464:1464) (1505:1505:1505))
        (PORT d (90:90:90) (101:101:101))
        (PORT asdata (1578:1578:1578) (1404:1404:1404))
        (PORT sclr (1434:1434:1434) (1372:1372:1372))
        (PORT sload (1939:1939:1939) (2085:2085:2085))
        (PORT ena (2058:2058:2058) (1863:1863:1863))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sclr (posedge clk) (195:195:195))
      (HOLD sload (posedge clk) (195:195:195))
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Controller1\|uart_tx_data_vec\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (323:323:323) (382:382:382))
        (PORT datab (923:923:923) (833:833:833))
        (PORT datac (566:566:566) (573:573:573))
        (IOPATH dataa combout (420:420:420) (400:400:400))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datac combout (305:305:305) (285:285:285))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Controller1\|uart_tx_data_vec\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1444:1444:1444) (1487:1487:1487))
        (PORT d (90:90:90) (101:101:101))
        (PORT sclr (2185:2185:2185) (2053:2053:2053))
        (PORT ena (1651:1651:1651) (1487:1487:1487))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sclr (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|Mux319\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2863:2863:2863) (2544:2544:2544))
        (PORT datab (1882:1882:1882) (1778:1778:1778))
        (PORT datad (883:883:883) (831:831:831))
        (IOPATH dataa combout (408:408:408) (425:425:425))
        (IOPATH datab combout (415:415:415) (431:431:431))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE DRAM_Controller1\|data_out\[29\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1452:1452:1452) (1492:1492:1492))
        (PORT asdata (1707:1707:1707) (1579:1579:1579))
        (PORT ena (1300:1300:1300) (1244:1244:1244))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|Selector112\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1295:1295:1295) (1158:1158:1158))
        (PORT datad (1928:1928:1928) (1719:1719:1719))
        (IOPATH dataa combout (435:435:435) (425:425:425))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|Selector112\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2103:2103:2103) (1874:1874:1874))
        (PORT datab (2225:2225:2225) (1826:1826:1826))
        (PORT datad (1777:1777:1777) (1469:1469:1469))
        (IOPATH dataa combout (420:420:420) (371:371:371))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Link1\|data_buffer\[29\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1472:1472:1472) (1515:1515:1515))
        (PORT asdata (2369:2369:2369) (2082:2082:2082))
        (PORT ena (2644:2644:2644) (2332:2332:2332))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|Mux319\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (271:271:271) (283:283:283))
        (PORT datab (1874:1874:1874) (1768:1768:1768))
        (PORT datad (864:864:864) (775:775:775))
        (IOPATH dataa combout (435:435:435) (407:407:407))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|Mux319\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (866:866:866) (785:785:785))
        (PORT datab (341:341:341) (396:396:396))
        (PORT datac (1717:1717:1717) (1609:1609:1609))
        (PORT datad (2691:2691:2691) (2415:2415:2415))
        (IOPATH dataa combout (435:435:435) (425:425:425))
        (IOPATH datab combout (423:423:423) (391:391:391))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|Mux319\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2733:2733:2733) (2458:2458:2458))
        (PORT datab (597:597:597) (561:561:561))
        (PORT datac (875:875:875) (809:809:809))
        (PORT datad (227:227:227) (234:234:234))
        (IOPATH dataa combout (420:420:420) (400:400:400))
        (IOPATH datab combout (357:357:357) (380:380:380))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|iob_uart_writedata\[5\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1871:1871:1871) (1656:1656:1656))
        (PORT datab (857:857:857) (734:734:734))
        (PORT datad (1956:1956:1956) (1726:1726:1726))
        (IOPATH dataa combout (435:435:435) (425:425:425))
        (IOPATH datab combout (380:380:380) (380:380:380))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|Selector154\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1469:1469:1469) (1359:1359:1359))
        (PORT datad (890:890:890) (830:830:830))
        (IOPATH dataa combout (428:428:428) (450:450:450))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Link1\|carrier_buffer\[5\]\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1465:1465:1465) (1506:1506:1506))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (2781:2781:2781) (2452:2452:2452))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|Mux319\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (885:885:885) (829:829:829))
        (PORT datab (899:899:899) (770:770:770))
        (PORT datac (1256:1256:1256) (1116:1116:1116))
        (PORT datad (831:831:831) (719:719:719))
        (IOPATH dataa combout (435:435:435) (407:407:407))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Link1\|carrier_buffer\[6\]\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1452:1452:1452) (1493:1493:1493))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (2719:2719:2719) (2400:2400:2400))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|carrier_buffer\[1\]\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1665:1665:1665) (1537:1537:1537))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Link1\|carrier_buffer\[1\]\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1447:1447:1447) (1491:1491:1491))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (990:990:990) (959:959:959))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Link1\|carrier_buffer\[3\]\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1448:1448:1448) (1492:1492:1492))
        (PORT asdata (2104:2104:2104) (1975:1975:1975))
        (PORT ena (1236:1236:1236) (1137:1137:1137))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Link1\|carrier_buffer\[2\]\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1448:1448:1448) (1492:1492:1492))
        (PORT asdata (2106:2106:2106) (1977:1977:1977))
        (PORT ena (1197:1197:1197) (1086:1086:1086))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|Mux319\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2036:2036:2036) (1819:1819:1819))
        (PORT datab (1697:1697:1697) (1516:1516:1516))
        (PORT datad (1112:1112:1112) (984:984:984))
        (IOPATH dataa combout (420:420:420) (425:425:425))
        (IOPATH datab combout (415:415:415) (425:425:425))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|Mux319\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (535:535:535) (512:512:512))
        (PORT datab (1696:1696:1696) (1515:1515:1515))
        (PORT datad (227:227:227) (234:234:234))
        (IOPATH dataa combout (408:408:408) (425:425:425))
        (IOPATH datab combout (415:415:415) (425:425:425))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|Mux319\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (269:269:269) (281:281:281))
        (PORT datab (899:899:899) (770:770:770))
        (PORT datac (945:945:945) (893:893:893))
        (PORT datad (744:744:744) (601:601:601))
        (IOPATH dataa combout (435:435:435) (407:407:407))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Link1\|iob_uart_writedata\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1464:1464:1464) (1505:1505:1505))
        (PORT d (90:90:90) (101:101:101))
        (PORT asdata (1524:1524:1524) (1356:1356:1356))
        (PORT sclr (1434:1434:1434) (1372:1372:1372))
        (PORT sload (1939:1939:1939) (2085:2085:2085))
        (PORT ena (2058:2058:2058) (1863:1863:1863))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sclr (posedge clk) (195:195:195))
      (HOLD sload (posedge clk) (195:195:195))
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Controller1\|uart_tx_data_vec\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (612:612:612) (614:614:614))
        (PORT datab (322:322:322) (377:377:377))
        (PORT datac (849:849:849) (780:780:780))
        (IOPATH dataa combout (408:408:408) (425:425:425))
        (IOPATH datab combout (415:415:415) (425:425:425))
        (IOPATH datac combout (305:305:305) (285:285:285))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Controller1\|uart_tx_data_vec\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1444:1444:1444) (1487:1487:1487))
        (PORT d (90:90:90) (101:101:101))
        (PORT sclr (2185:2185:2185) (2053:2053:2053))
        (PORT ena (1651:1651:1651) (1487:1487:1487))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sclr (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Controller1\|uart_tx_data_vec\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (612:612:612) (614:614:614))
        (PORT datac (883:883:883) (801:801:801))
        (PORT datad (278:278:278) (333:333:333))
        (IOPATH dataa combout (414:414:414) (444:444:444))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Controller1\|uart_tx_data_vec\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1444:1444:1444) (1487:1487:1487))
        (PORT d (90:90:90) (101:101:101))
        (PORT sclr (2185:2185:2185) (2053:2053:2053))
        (PORT ena (1651:1651:1651) (1487:1487:1487))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sclr (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|Mux321\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2742:2742:2742) (2406:2406:2406))
        (PORT datab (1999:1999:1999) (1781:1781:1781))
        (PORT datac (1472:1472:1472) (1289:1289:1289))
        (PORT datad (2046:2046:2046) (1895:1895:1895))
        (IOPATH dataa combout (428:428:428) (449:449:449))
        (IOPATH datab combout (437:437:437) (407:407:407))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|Mux321\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2742:2742:2742) (2407:2407:2407))
        (PORT datab (1535:1535:1535) (1350:1350:1350))
        (PORT datac (1551:1551:1551) (1412:1412:1412))
        (PORT datad (225:225:225) (232:232:232))
        (IOPATH dataa combout (420:420:420) (400:400:400))
        (IOPATH datab combout (357:357:357) (380:380:380))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|Mux321\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2863:2863:2863) (2545:2545:2545))
        (PORT datab (1882:1882:1882) (1777:1777:1777))
        (PORT datac (962:962:962) (889:889:889))
        (PORT datad (298:298:298) (353:353:353))
        (IOPATH dataa combout (420:420:420) (425:425:425))
        (IOPATH datab combout (415:415:415) (425:425:425))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE DRAM_Controller1\|data_out\[27\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1457:1457:1457) (1496:1496:1496))
        (PORT asdata (928:928:928) (908:908:908))
        (PORT ena (2025:2025:2025) (1843:1843:1843))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|Selector114\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (2273:2273:2273) (1979:1979:1979))
        (PORT datad (1145:1145:1145) (1004:1004:1004))
        (IOPATH datab combout (423:423:423) (391:391:391))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|Selector114\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2095:2095:2095) (1866:1866:1866))
        (PORT datab (2028:2028:2028) (1701:1701:1701))
        (PORT datad (1772:1772:1772) (1465:1465:1465))
        (IOPATH dataa combout (420:420:420) (371:371:371))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Link1\|data_buffer\[27\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1472:1472:1472) (1515:1515:1515))
        (PORT asdata (2482:2482:2482) (2086:2086:2086))
        (PORT ena (2644:2644:2644) (2332:2332:2332))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|Mux321\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (270:270:270) (281:281:281))
        (PORT datab (1514:1514:1514) (1353:1353:1353))
        (PORT datad (1822:1822:1822) (1737:1737:1737))
        (IOPATH dataa combout (435:435:435) (425:425:425))
        (IOPATH datab combout (380:380:380) (380:380:380))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|iob_uart_writedata\[3\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1868:1868:1868) (1587:1587:1587))
        (PORT datab (1193:1193:1193) (1003:1003:1003))
        (PORT datad (1961:1961:1961) (1731:1731:1731))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Link1\|carrier_buffer\[1\]\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1447:1447:1447) (1491:1491:1491))
        (PORT asdata (2642:2642:2642) (2360:2360:2360))
        (PORT ena (990:990:990) (959:959:959))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Link1\|carrier_buffer\[3\]\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1447:1447:1447) (1491:1491:1491))
        (PORT asdata (2642:2642:2642) (2360:2360:2360))
        (PORT ena (1034:1034:1034) (1005:1005:1005))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Link1\|carrier_buffer\[2\]\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1448:1448:1448) (1492:1492:1492))
        (PORT asdata (2635:2635:2635) (2352:2352:2352))
        (PORT ena (1197:1197:1197) (1086:1086:1086))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|Mux321\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2037:2037:2037) (1820:1820:1820))
        (PORT datab (1696:1696:1696) (1514:1514:1514))
        (PORT datad (1205:1205:1205) (1090:1090:1090))
        (IOPATH dataa combout (420:420:420) (425:425:425))
        (IOPATH datab combout (415:415:415) (425:425:425))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|Mux321\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1690:1690:1690) (1535:1535:1535))
        (PORT datab (317:317:317) (371:371:371))
        (PORT datad (477:477:477) (405:405:405))
        (IOPATH dataa combout (408:408:408) (425:425:425))
        (IOPATH datab combout (415:415:415) (425:425:425))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Link1\|carrier_buffer\[5\]\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1467:1467:1467) (1508:1508:1508))
        (PORT asdata (886:886:886) (823:823:823))
        (PORT ena (2705:2705:2705) (2391:2391:2391))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|Mux321\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1048:1048:1048) (934:934:934))
        (PORT datab (941:941:941) (852:852:852))
        (PORT datad (840:840:840) (723:723:723))
        (IOPATH dataa combout (428:428:428) (449:449:449))
        (IOPATH datab combout (437:437:437) (407:407:407))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Link1\|carrier_buffer\[6\]\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1467:1467:1467) (1508:1508:1508))
        (PORT asdata (884:884:884) (821:821:821))
        (PORT ena (2744:2744:2744) (2433:2433:2433))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|Mux321\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1206:1206:1206) (1003:1003:1003))
        (PORT datab (894:894:894) (764:764:764))
        (PORT datac (441:441:441) (378:378:378))
        (PORT datad (479:479:479) (456:456:456))
        (IOPATH dataa combout (408:408:408) (425:425:425))
        (IOPATH datab combout (423:423:423) (451:451:451))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Link1\|iob_uart_writedata\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1464:1464:1464) (1505:1505:1505))
        (PORT d (90:90:90) (101:101:101))
        (PORT asdata (1296:1296:1296) (1176:1176:1176))
        (PORT sclr (1434:1434:1434) (1372:1372:1372))
        (PORT sload (1939:1939:1939) (2085:2085:2085))
        (PORT ena (2058:2058:2058) (1863:1863:1863))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sclr (posedge clk) (195:195:195))
      (HOLD sload (posedge clk) (195:195:195))
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Controller1\|uart_tx_data_vec\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (612:612:612) (614:614:614))
        (PORT datab (321:321:321) (375:375:375))
        (PORT datac (882:882:882) (809:809:809))
        (IOPATH dataa combout (408:408:408) (425:425:425))
        (IOPATH datab combout (415:415:415) (425:425:425))
        (IOPATH datac combout (305:305:305) (285:285:285))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Controller1\|uart_tx_data_vec\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1444:1444:1444) (1487:1487:1487))
        (PORT d (90:90:90) (101:101:101))
        (PORT sclr (2185:2185:2185) (2053:2053:2053))
        (PORT ena (1651:1651:1651) (1487:1487:1487))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sclr (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|Mux322\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1761:1761:1761) (1647:1647:1647))
        (PORT datab (805:805:805) (725:725:725))
        (PORT datac (296:296:296) (360:360:360))
        (PORT datad (2691:2691:2691) (2415:2415:2415))
        (IOPATH dataa combout (428:428:428) (449:449:449))
        (IOPATH datab combout (437:437:437) (407:407:407))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|Mux322\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2732:2732:2732) (2457:2457:2457))
        (PORT datab (339:339:339) (394:394:394))
        (PORT datac (227:227:227) (242:242:242))
        (PORT datad (555:555:555) (534:534:534))
        (IOPATH dataa combout (414:414:414) (444:444:444))
        (IOPATH datab combout (415:415:415) (425:425:425))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE DRAM_Controller1\|data_out\[26\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1454:1454:1454) (1495:1495:1495))
        (PORT asdata (1669:1669:1669) (1568:1568:1568))
        (PORT ena (1719:1719:1719) (1606:1606:1606))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|Selector115\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (979:979:979) (893:893:893))
        (PORT datad (2339:2339:2339) (2073:2073:2073))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|Selector115\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (309:309:309) (328:328:328))
        (PORT datab (1834:1834:1834) (1545:1545:1545))
        (PORT datad (1307:1307:1307) (1206:1206:1206))
        (IOPATH dataa combout (428:428:428) (449:449:449))
        (IOPATH datab combout (437:437:437) (407:407:407))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Link1\|data_buffer\[26\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1472:1472:1472) (1515:1515:1515))
        (PORT asdata (2752:2752:2752) (2424:2424:2424))
        (PORT ena (2644:2644:2644) (2332:2332:2332))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|Mux322\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2867:2867:2867) (2548:2548:2548))
        (PORT datab (1874:1874:1874) (1767:1767:1767))
        (PORT datac (839:839:839) (758:758:758))
        (PORT datad (299:299:299) (354:354:354))
        (IOPATH dataa combout (420:420:420) (425:425:425))
        (IOPATH datab combout (415:415:415) (425:425:425))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|Mux322\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1991:1991:1991) (1702:1702:1702))
        (PORT datab (1874:1874:1874) (1767:1767:1767))
        (PORT datad (225:225:225) (232:232:232))
        (IOPATH dataa combout (408:408:408) (425:425:425))
        (IOPATH datab combout (415:415:415) (425:425:425))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|iob_uart_writedata\[2\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (920:920:920) (773:773:773))
        (PORT datab (844:844:844) (723:723:723))
        (PORT datad (1961:1961:1961) (1732:1732:1732))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Link1\|carrier_buffer\[2\]\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1448:1448:1448) (1492:1492:1492))
        (PORT asdata (2273:2273:2273) (2057:2057:2057))
        (PORT ena (1197:1197:1197) (1086:1086:1086))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Link1\|carrier_buffer\[3\]\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1447:1447:1447) (1491:1491:1491))
        (PORT asdata (2364:2364:2364) (2137:2137:2137))
        (PORT ena (1034:1034:1034) (1005:1005:1005))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Link1\|carrier_buffer\[1\]\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1447:1447:1447) (1491:1491:1491))
        (PORT asdata (2364:2364:2364) (2136:2136:2136))
        (PORT ena (990:990:990) (959:959:959))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|Mux322\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1693:1693:1693) (1538:1538:1538))
        (PORT datab (961:961:961) (913:913:913))
        (PORT datad (2057:2057:2057) (1864:1864:1864))
        (IOPATH dataa combout (428:428:428) (449:449:449))
        (IOPATH datab combout (437:437:437) (407:407:407))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|Mux322\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (539:539:539) (529:529:529))
        (PORT datab (2118:2118:2118) (1903:1903:1903))
        (PORT datad (226:226:226) (233:233:233))
        (IOPATH dataa combout (408:408:408) (425:425:425))
        (IOPATH datab combout (415:415:415) (425:425:425))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|Mux322\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1051:1051:1051) (937:937:937))
        (PORT datab (882:882:882) (748:748:748))
        (PORT datac (892:892:892) (836:836:836))
        (PORT datad (1219:1219:1219) (1037:1037:1037))
        (IOPATH dataa combout (408:408:408) (425:425:425))
        (IOPATH datab combout (415:415:415) (431:431:431))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Link1\|carrier_buffer\[6\]\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1467:1467:1467) (1508:1508:1508))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (2669:2669:2669) (2353:2353:2353))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|Selector157\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (1670:1670:1670) (1497:1497:1497))
        (PORT datad (1428:1428:1428) (1330:1330:1330))
        (IOPATH datab combout (380:380:380) (380:380:380))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Link1\|carrier_buffer\[5\]\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1467:1467:1467) (1508:1508:1508))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (2574:2574:2574) (2240:2240:2240))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|Mux322\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (892:892:892) (754:754:754))
        (PORT datab (319:319:319) (373:373:373))
        (PORT datac (1245:1245:1245) (1096:1096:1096))
        (PORT datad (277:277:277) (332:332:332))
        (IOPATH dataa combout (435:435:435) (425:425:425))
        (IOPATH datab combout (400:400:400) (391:391:391))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Link1\|iob_uart_writedata\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1464:1464:1464) (1505:1505:1505))
        (PORT d (90:90:90) (101:101:101))
        (PORT asdata (1237:1237:1237) (1125:1125:1125))
        (PORT sclr (1434:1434:1434) (1372:1372:1372))
        (PORT sload (1939:1939:1939) (2085:2085:2085))
        (PORT ena (2058:2058:2058) (1863:1863:1863))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sclr (posedge clk) (195:195:195))
      (HOLD sload (posedge clk) (195:195:195))
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Controller1\|uart_tx_data_vec\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (612:612:612) (614:614:614))
        (PORT datab (320:320:320) (374:374:374))
        (PORT datac (842:842:842) (773:773:773))
        (IOPATH dataa combout (408:408:408) (425:425:425))
        (IOPATH datab combout (415:415:415) (425:425:425))
        (IOPATH datac combout (305:305:305) (285:285:285))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Controller1\|uart_tx_data_vec\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1444:1444:1444) (1487:1487:1487))
        (PORT d (90:90:90) (101:101:101))
        (PORT sclr (2185:2185:2185) (2053:2053:2053))
        (PORT ena (1651:1651:1651) (1487:1487:1487))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sclr (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|Mux323\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (921:921:921) (850:850:850))
        (PORT datab (897:897:897) (822:822:822))
        (PORT datac (2042:2042:2042) (1839:1839:1839))
        (PORT datad (2048:2048:2048) (1898:1898:1898))
        (IOPATH dataa combout (375:375:375) (371:371:371))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|Mux323\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2108:2108:2108) (1889:1889:1889))
        (PORT datab (960:960:960) (853:853:853))
        (PORT datac (874:874:874) (792:792:792))
        (PORT datad (228:228:228) (235:235:235))
        (IOPATH dataa combout (420:420:420) (400:400:400))
        (IOPATH datab combout (357:357:357) (380:380:380))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|Mux323\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (341:341:341) (400:400:400))
        (PORT datab (1798:1798:1798) (1651:1651:1651))
        (PORT datac (298:298:298) (362:362:362))
        (PORT datad (2495:2495:2495) (2115:2115:2115))
        (IOPATH dataa combout (435:435:435) (407:407:407))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE DRAM_Controller1\|data_out\[25\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1455:1455:1455) (1494:1494:1494))
        (PORT asdata (1540:1540:1540) (1400:1400:1400))
        (PORT ena (1616:1616:1616) (1493:1493:1493))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|Selector116\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (959:959:959) (871:871:871))
        (PORT datad (2287:2287:2287) (2009:2009:2009))
        (IOPATH dataa combout (435:435:435) (425:425:425))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|Selector116\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1208:1208:1208) (1011:1011:1011))
        (PORT datab (1746:1746:1746) (1556:1556:1556))
        (PORT datad (1701:1701:1701) (1404:1404:1404))
        (IOPATH dataa combout (373:373:373) (380:380:380))
        (IOPATH datab combout (423:423:423) (391:391:391))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Link1\|data_buffer\[25\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1472:1472:1472) (1514:1514:1514))
        (PORT asdata (2923:2923:2923) (2531:2531:2531))
        (PORT ena (2708:2708:2708) (2406:2406:2406))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|Mux323\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2226:2226:2226) (2028:2028:2028))
        (PORT datab (775:775:775) (640:640:640))
        (PORT datad (814:814:814) (736:736:736))
        (IOPATH dataa combout (428:428:428) (449:449:449))
        (IOPATH datab combout (437:437:437) (407:407:407))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|Mux323\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1412:1412:1412) (1289:1289:1289))
        (PORT datab (2732:2732:2732) (2397:2397:2397))
        (PORT datac (1122:1122:1122) (958:958:958))
        (PORT datad (227:227:227) (234:234:234))
        (IOPATH dataa combout (435:435:435) (425:425:425))
        (IOPATH datab combout (423:423:423) (380:380:380))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Link1\|carrier_buffer\[5\]\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1467:1467:1467) (1508:1508:1508))
        (PORT asdata (682:682:682) (699:699:699))
        (PORT ena (2705:2705:2705) (2391:2391:2391))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|Mux323\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1045:1045:1045) (930:930:930))
        (PORT datab (945:945:945) (879:879:879))
        (PORT datad (838:838:838) (720:720:720))
        (IOPATH dataa combout (428:428:428) (449:449:449))
        (IOPATH datab combout (437:437:437) (407:407:407))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Link1\|carrier_buffer\[1\]\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1447:1447:1447) (1491:1491:1491))
        (PORT asdata (3030:3030:3030) (2674:2674:2674))
        (PORT ena (990:990:990) (959:959:959))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Link1\|carrier_buffer\[3\]\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1447:1447:1447) (1491:1491:1491))
        (PORT asdata (3030:3030:3030) (2674:2674:2674))
        (PORT ena (1034:1034:1034) (1005:1005:1005))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Link1\|carrier_buffer\[2\]\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1448:1448:1448) (1492:1492:1492))
        (PORT asdata (3018:3018:3018) (2659:2659:2659))
        (PORT ena (1197:1197:1197) (1086:1086:1086))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|Mux323\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2032:2032:2032) (1815:1815:1815))
        (PORT datab (1698:1698:1698) (1517:1517:1517))
        (PORT datad (1107:1107:1107) (982:982:982))
        (IOPATH dataa combout (420:420:420) (425:425:425))
        (IOPATH datab combout (415:415:415) (425:425:425))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|Mux323\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1696:1696:1696) (1542:1542:1542))
        (PORT datab (315:315:315) (369:369:369))
        (PORT datad (476:476:476) (402:402:402))
        (IOPATH dataa combout (408:408:408) (425:425:425))
        (IOPATH datab combout (415:415:415) (425:425:425))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Link1\|carrier_buffer\[6\]\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1467:1467:1467) (1508:1508:1508))
        (PORT asdata (680:680:680) (697:697:697))
        (PORT ena (2744:2744:2744) (2433:2433:2433))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|Mux323\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (271:271:271) (283:283:283))
        (PORT datab (1243:1243:1243) (1061:1061:1061))
        (PORT datad (841:841:841) (724:724:724))
        (IOPATH dataa combout (435:435:435) (425:425:425))
        (IOPATH datab combout (380:380:380) (380:380:380))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|Mux323\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1159:1159:1159) (1091:1091:1091))
        (PORT datab (267:267:267) (274:274:274))
        (PORT datac (1186:1186:1186) (1021:1021:1021))
        (PORT datad (1346:1346:1346) (1241:1241:1241))
        (IOPATH dataa combout (408:408:408) (425:425:425))
        (IOPATH datab combout (415:415:415) (425:425:425))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Link1\|iob_uart_writedata\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1472:1472:1472) (1514:1514:1514))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (1672:1672:1672) (1545:1545:1545))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Controller1\|uart_tx_data_vec\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (323:323:323) (382:382:382))
        (PORT datac (566:566:566) (572:572:572))
        (PORT datad (1351:1351:1351) (1215:1215:1215))
        (IOPATH dataa combout (420:420:420) (400:400:400))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Controller1\|uart_tx_data_vec\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1444:1444:1444) (1487:1487:1487))
        (PORT d (90:90:90) (101:101:101))
        (PORT sclr (2185:2185:2185) (2053:2053:2053))
        (PORT ena (1651:1651:1651) (1487:1487:1487))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sclr (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|Mux324\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2110:2110:2110) (1891:1891:1891))
        (PORT datab (936:936:936) (841:841:841))
        (PORT datac (1297:1297:1297) (1182:1182:1182))
        (PORT datad (2050:2050:2050) (1899:1899:1899))
        (IOPATH dataa combout (414:414:414) (444:444:444))
        (IOPATH datab combout (380:380:380) (380:380:380))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|Mux324\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2111:2111:2111) (1892:1892:1892))
        (PORT datab (341:341:341) (397:397:397))
        (PORT datac (970:970:970) (899:899:899))
        (PORT datad (225:225:225) (232:232:232))
        (IOPATH dataa combout (408:408:408) (425:425:425))
        (IOPATH datab combout (415:415:415) (425:425:425))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|Mux324\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (341:341:341) (401:401:401))
        (PORT datab (1260:1260:1260) (1158:1158:1158))
        (PORT datac (2724:2724:2724) (2437:2437:2437))
        (PORT datad (1684:1684:1684) (1527:1527:1527))
        (IOPATH dataa combout (435:435:435) (425:425:425))
        (IOPATH datab combout (423:423:423) (391:391:391))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE DRAM_Controller1\|data_out\[24\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1454:1454:1454) (1495:1495:1495))
        (PORT asdata (1227:1227:1227) (1132:1132:1132))
        (PORT ena (1719:1719:1719) (1606:1606:1606))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|Selector117\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (977:977:977) (906:906:906))
        (PORT datad (2337:2337:2337) (2071:2071:2071))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|Selector117\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1740:1740:1740) (1447:1447:1447))
        (PORT datab (1371:1371:1371) (1248:1248:1248))
        (PORT datad (267:267:267) (283:283:283))
        (IOPATH dataa combout (435:435:435) (425:425:425))
        (IOPATH datab combout (423:423:423) (380:380:380))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Link1\|data_buffer\[24\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1472:1472:1472) (1515:1515:1515))
        (PORT asdata (2674:2674:2674) (2356:2356:2356))
        (PORT ena (2644:2644:2644) (2332:2332:2332))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|Mux324\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1236:1236:1236) (1027:1027:1027))
        (PORT datab (862:862:862) (757:757:757))
        (PORT datad (1821:1821:1821) (1736:1736:1736))
        (IOPATH dataa combout (435:435:435) (425:425:425))
        (IOPATH datab combout (380:380:380) (380:380:380))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|Mux324\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1159:1159:1159) (1091:1091:1091))
        (PORT datab (2730:2730:2730) (2396:2396:2396))
        (PORT datac (777:777:777) (659:659:659))
        (PORT datad (428:428:428) (360:360:360))
        (IOPATH dataa combout (428:428:428) (450:450:450))
        (IOPATH datab combout (400:400:400) (391:391:391))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|carrier_buffer\[2\]\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (2264:2264:2264) (1969:1969:1969))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Link1\|carrier_buffer\[2\]\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1448:1448:1448) (1492:1492:1492))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (1197:1197:1197) (1086:1086:1086))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Link1\|carrier_buffer\[1\]\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1447:1447:1447) (1491:1491:1491))
        (PORT asdata (2624:2624:2624) (2367:2367:2367))
        (PORT ena (990:990:990) (959:959:959))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|Mux324\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1016:1016:1016) (960:960:960))
        (PORT datab (2124:2124:2124) (1910:1910:1910))
        (PORT datad (1644:1644:1644) (1486:1486:1486))
        (IOPATH dataa combout (435:435:435) (407:407:407))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Link1\|carrier_buffer\[3\]\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1447:1447:1447) (1491:1491:1491))
        (PORT asdata (2625:2625:2625) (2368:2368:2368))
        (PORT ena (1034:1034:1034) (1005:1005:1005))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|Mux324\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (804:804:804) (712:712:712))
        (PORT datab (267:267:267) (274:274:274))
        (PORT datad (2059:2059:2059) (1866:1866:1866))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|Mux324\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (905:905:905) (844:844:844))
        (PORT datab (897:897:897) (767:767:767))
        (PORT datac (909:909:909) (816:816:816))
        (PORT datad (1474:1474:1474) (1348:1348:1348))
        (IOPATH dataa combout (435:435:435) (407:407:407))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|Selector151\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (1669:1669:1669) (1488:1488:1488))
        (PORT datad (1374:1374:1374) (1291:1291:1291))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Link1\|carrier_buffer\[5\]\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1467:1467:1467) (1508:1508:1508))
        (PORT asdata (652:652:652) (665:665:665))
        (PORT ena (2705:2705:2705) (2391:2391:2391))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Link1\|carrier_buffer\[6\]\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1467:1467:1467) (1508:1508:1508))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (2744:2744:2744) (2433:2433:2433))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|Mux324\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1049:1049:1049) (935:935:935))
        (PORT datab (540:540:540) (449:449:449))
        (PORT datad (494:494:494) (466:466:466))
        (IOPATH dataa combout (428:428:428) (449:449:449))
        (IOPATH datab combout (437:437:437) (451:451:451))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|Mux324\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1164:1164:1164) (1096:1096:1096))
        (PORT datab (268:268:268) (275:275:275))
        (PORT datac (1145:1145:1145) (989:989:989))
        (PORT datad (1344:1344:1344) (1239:1239:1239))
        (IOPATH dataa combout (392:392:392) (419:419:419))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Link1\|iob_uart_writedata\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1472:1472:1472) (1514:1514:1514))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (1672:1672:1672) (1545:1545:1545))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Controller1\|uart_tx_data_vec\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (324:324:324) (384:384:384))
        (PORT datac (566:566:566) (573:573:573))
        (PORT datad (1342:1342:1342) (1207:1207:1207))
        (IOPATH dataa combout (420:420:420) (400:400:400))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Controller1\|uart_tx_data_vec\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1444:1444:1444) (1487:1487:1487))
        (PORT d (90:90:90) (101:101:101))
        (PORT sclr (2185:2185:2185) (2053:2053:2053))
        (PORT ena (1651:1651:1651) (1487:1487:1487))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sclr (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Controller1\|uart_tx_data\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (890:890:890) (800:800:800))
        (PORT datab (333:333:333) (393:393:393))
        (PORT datac (565:565:565) (571:571:571))
        (PORT datad (481:481:481) (466:466:466))
        (IOPATH dataa combout (408:408:408) (425:425:425))
        (IOPATH datab combout (415:415:415) (425:425:425))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Controller1\|uart_tx_data\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (343:343:343) (404:404:404))
        (PORT datab (335:335:335) (395:395:395))
        (PORT datac (889:889:889) (818:818:818))
        (PORT datad (824:824:824) (751:751:751))
        (IOPATH dataa combout (428:428:428) (450:450:450))
        (IOPATH datab combout (354:354:354) (380:380:380))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Controller1\|uart_tx_data\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (274:274:274) (286:286:286))
        (PORT datab (270:270:270) (277:277:277))
        (PORT datad (1565:1565:1565) (1384:1384:1384))
        (IOPATH dataa combout (404:404:404) (450:450:450))
        (IOPATH datab combout (406:406:406) (453:453:453))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Controller1\|uart_tx_data)
    (DELAY
      (ABSOLUTE
        (PORT clk (1444:1444:1444) (1487:1487:1487))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FLASHMEM_Controller1\|Selector48\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (617:617:617) (566:566:566))
        (PORT datab (326:326:326) (384:384:384))
        (PORT datac (497:497:497) (484:484:484))
        (PORT datad (315:315:315) (378:378:378))
        (IOPATH dataa combout (420:420:420) (425:425:425))
        (IOPATH datab combout (406:406:406) (453:453:453))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FLASHMEM_Controller1\|Selector48\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1108:1108:1108) (929:929:929))
        (PORT datab (270:270:270) (277:277:277))
        (PORT datad (1239:1239:1239) (1123:1123:1123))
        (IOPATH dataa combout (404:404:404) (450:450:450))
        (IOPATH datab combout (423:423:423) (453:453:453))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FLASHMEM_Controller1\|iob_flash_cs)
    (DELAY
      (ABSOLUTE
        (PORT clk (1476:1476:1476) (1517:1517:1517))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FLASHMEM_Controller1\|Selector5\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (362:362:362) (430:430:430))
        (PORT datab (340:340:340) (395:395:395))
        (PORT datac (562:562:562) (565:565:565))
        (PORT datad (307:307:307) (366:366:366))
        (IOPATH dataa combout (420:420:420) (371:371:371))
        (IOPATH datab combout (423:423:423) (380:380:380))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FLASHMEM_Controller1\|Selector5\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (738:738:738) (597:597:597))
        (PORT datad (744:744:744) (598:598:598))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FLASHMEM_Controller1\|sck_sched_fall)
    (DELAY
      (ABSOLUTE
        (PORT clk (1465:1465:1465) (1504:1504:1504))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (1000:1000:1000) (974:974:974))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FLASHMEM_Controller1\|sck_en_fall\~0)
    (DELAY
      (ABSOLUTE
        (PORT datad (278:278:278) (333:333:333))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FLASHMEM_Controller1\|sck_en_fall)
    (DELAY
      (ABSOLUTE
        (PORT clk (1486:1486:1486) (1483:1483:1483))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FLASHMEM_Controller1\|Selector38\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (913:913:913) (783:783:783))
        (PORT datab (891:891:891) (757:757:757))
        (PORT datad (837:837:837) (771:771:771))
        (IOPATH dataa combout (408:408:408) (425:425:425))
        (IOPATH datab combout (415:415:415) (425:425:425))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FLASHMEM_Controller1\|sck_en)
    (DELAY
      (ABSOLUTE
        (PORT clk (1465:1465:1465) (1504:1504:1504))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (1000:1000:1000) (974:974:974))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FLASHMEM_Controller1\|sck\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (320:320:320) (379:379:379))
        (PORT datab (940:940:940) (1127:1127:1127))
        (PORT datad (275:275:275) (329:329:329))
        (IOPATH dataa combout (351:351:351) (371:371:371))
        (IOPATH datab combout (357:357:357) (380:380:380))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|iob_fmem_address\[23\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (981:981:981) (932:932:932))
        (PORT datab (1396:1396:1396) (1389:1389:1389))
        (PORT datac (233:233:233) (251:251:251))
        (PORT datad (1231:1231:1231) (1116:1116:1116))
        (IOPATH dataa combout (420:420:420) (371:371:371))
        (IOPATH datab combout (423:423:423) (380:380:380))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Link1\|iob_fmem_address\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1476:1476:1476) (1516:1516:1516))
        (PORT asdata (1643:1643:1643) (1522:1522:1522))
        (PORT ena (2387:2387:2387) (2155:2155:2155))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FLASHMEM_Controller1\|flash_addr\[10\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (278:278:278) (333:333:333))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FLASHMEM_Controller1\|flash_addr\[23\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (897:897:897) (848:848:848))
        (PORT datab (999:999:999) (900:900:900))
        (IOPATH dataa combout (435:435:435) (407:407:407))
        (IOPATH datab combout (438:438:438) (455:455:455))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FLASHMEM_Controller1\|flash_addr\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1476:1476:1476) (1516:1516:1516))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (1197:1197:1197) (1095:1095:1095))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|iob_fmem_address\[8\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1650:1650:1650) (1492:1492:1492))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Link1\|iob_fmem_address\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1476:1476:1476) (1516:1516:1516))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (2387:2387:2387) (2155:2155:2155))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FLASHMEM_Controller1\|flash_addr\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1476:1476:1476) (1516:1516:1516))
        (PORT asdata (702:702:702) (763:763:763))
        (PORT ena (1197:1197:1197) (1095:1095:1095))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Link1\|iob_fmem_address\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1476:1476:1476) (1516:1516:1516))
        (PORT asdata (1980:1980:1980) (1823:1823:1823))
        (PORT ena (2387:2387:2387) (2155:2155:2155))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FLASHMEM_Controller1\|flash_addr\[12\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (278:278:278) (333:333:333))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FLASHMEM_Controller1\|flash_addr\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1476:1476:1476) (1516:1516:1516))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (1197:1197:1197) (1095:1095:1095))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|iob_fmem_address\[14\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (913:913:913) (841:841:841))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Link1\|iob_fmem_address\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1476:1476:1476) (1516:1516:1516))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (2387:2387:2387) (2155:2155:2155))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FLASHMEM_Controller1\|flash_addr\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1476:1476:1476) (1516:1516:1516))
        (PORT asdata (700:700:700) (761:761:761))
        (PORT ena (1197:1197:1197) (1095:1095:1095))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FLASHMEM_Controller1\|Mux1\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1675:1675:1675) (1566:1566:1566))
        (PORT datab (320:320:320) (374:374:374))
        (PORT datad (1601:1601:1601) (1421:1421:1421))
        (IOPATH dataa combout (414:414:414) (444:444:444))
        (IOPATH datab combout (380:380:380) (380:380:380))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FLASHMEM_Controller1\|Mux1\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1679:1679:1679) (1571:1571:1571))
        (PORT datab (318:318:318) (372:372:372))
        (PORT datad (228:228:228) (236:236:236))
        (IOPATH dataa combout (408:408:408) (425:425:425))
        (IOPATH datab combout (415:415:415) (425:425:425))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|iob_fmem_address\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (911:911:911) (848:848:848))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Link1\|iob_fmem_address\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1476:1476:1476) (1516:1516:1516))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (2361:2361:2361) (2129:2129:2129))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FLASHMEM_Controller1\|flash_addr\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (279:279:279) (334:334:334))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FLASHMEM_Controller1\|flash_addr\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1476:1476:1476) (1516:1516:1516))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (2064:2064:2064) (1788:1788:1788))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Link1\|iob_fmem_address\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1476:1476:1476) (1516:1516:1516))
        (PORT asdata (2002:2002:2002) (1804:1804:1804))
        (PORT ena (2361:2361:2361) (2129:2129:2129))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FLASHMEM_Controller1\|flash_addr\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1476:1476:1476) (1516:1516:1516))
        (PORT asdata (701:701:701) (762:762:762))
        (PORT ena (2064:2064:2064) (1788:1788:1788))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|iob_fmem_address\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (854:854:854) (803:803:803))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Link1\|iob_fmem_address\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1476:1476:1476) (1516:1516:1516))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (2361:2361:2361) (2129:2129:2129))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FLASHMEM_Controller1\|flash_addr\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (278:278:278) (333:333:333))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FLASHMEM_Controller1\|flash_addr\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1476:1476:1476) (1516:1516:1516))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (2064:2064:2064) (1788:1788:1788))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Link1\|iob_fmem_address\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1476:1476:1476) (1516:1516:1516))
        (PORT asdata (1333:1333:1333) (1269:1269:1269))
        (PORT ena (2361:2361:2361) (2129:2129:2129))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FLASHMEM_Controller1\|flash_addr\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1476:1476:1476) (1516:1516:1516))
        (PORT asdata (703:703:703) (764:764:764))
        (PORT ena (2064:2064:2064) (1788:1788:1788))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FLASHMEM_Controller1\|Mux1\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1645:1645:1645) (1474:1474:1474))
        (PORT datab (319:319:319) (374:374:374))
        (PORT datad (1541:1541:1541) (1362:1362:1362))
        (IOPATH dataa combout (414:414:414) (444:444:444))
        (IOPATH datab combout (380:380:380) (380:380:380))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FLASHMEM_Controller1\|Mux1\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1647:1647:1647) (1476:1476:1476))
        (PORT datab (317:317:317) (371:371:371))
        (PORT datad (226:226:226) (233:233:233))
        (IOPATH dataa combout (408:408:408) (425:425:425))
        (IOPATH datab combout (415:415:415) (425:425:425))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Link1\|iob_fmem_address\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1476:1476:1476) (1516:1516:1516))
        (PORT asdata (1344:1344:1344) (1289:1289:1289))
        (PORT ena (2361:2361:2361) (2129:2129:2129))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FLASHMEM_Controller1\|flash_addr\[11\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (278:278:278) (333:333:333))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FLASHMEM_Controller1\|flash_addr\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1476:1476:1476) (1516:1516:1516))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (2064:2064:2064) (1788:1788:1788))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|iob_fmem_address\[9\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1567:1567:1567) (1370:1370:1370))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Link1\|iob_fmem_address\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1476:1476:1476) (1516:1516:1516))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (2361:2361:2361) (2129:2129:2129))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FLASHMEM_Controller1\|flash_addr\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1476:1476:1476) (1516:1516:1516))
        (PORT asdata (703:703:703) (764:764:764))
        (PORT ena (2064:2064:2064) (1788:1788:1788))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Link1\|iob_fmem_address\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1476:1476:1476) (1516:1516:1516))
        (PORT asdata (1300:1300:1300) (1240:1240:1240))
        (PORT ena (2361:2361:2361) (2129:2129:2129))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FLASHMEM_Controller1\|flash_addr\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1476:1476:1476) (1516:1516:1516))
        (PORT asdata (700:700:700) (761:761:761))
        (PORT ena (2064:2064:2064) (1788:1788:1788))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|iob_fmem_address\[13\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (896:896:896) (845:845:845))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Link1\|iob_fmem_address\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1476:1476:1476) (1516:1516:1516))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (2361:2361:2361) (2129:2129:2129))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FLASHMEM_Controller1\|flash_addr\[13\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (279:279:279) (334:334:334))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FLASHMEM_Controller1\|flash_addr\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1476:1476:1476) (1516:1516:1516))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (2064:2064:2064) (1788:1788:1788))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FLASHMEM_Controller1\|Mux1\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1653:1653:1653) (1482:1482:1482))
        (PORT datab (1583:1583:1583) (1403:1403:1403))
        (PORT datad (276:276:276) (330:330:330))
        (IOPATH dataa combout (408:408:408) (425:425:425))
        (IOPATH datab combout (415:415:415) (431:431:431))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FLASHMEM_Controller1\|Mux1\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1651:1651:1651) (1480:1480:1480))
        (PORT datab (318:318:318) (372:372:372))
        (PORT datad (226:226:226) (233:233:233))
        (IOPATH dataa combout (408:408:408) (425:425:425))
        (IOPATH datab combout (415:415:415) (425:425:425))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FLASHMEM_Controller1\|Mux1\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1029:1029:1029) (944:944:944))
        (PORT datab (885:885:885) (747:747:747))
        (PORT datac (1218:1218:1218) (1105:1105:1105))
        (PORT datad (838:838:838) (719:719:719))
        (IOPATH dataa combout (428:428:428) (449:449:449))
        (IOPATH datab combout (437:437:437) (407:407:407))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|iob_fmem_address\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (890:890:890) (841:841:841))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Link1\|iob_fmem_address\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1476:1476:1476) (1516:1516:1516))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (2387:2387:2387) (2155:2155:2155))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FLASHMEM_Controller1\|flash_addr\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1476:1476:1476) (1516:1516:1516))
        (PORT asdata (701:701:701) (762:762:762))
        (PORT ena (1197:1197:1197) (1095:1095:1095))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|iob_fmem_address\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (908:908:908) (846:846:846))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Link1\|iob_fmem_address\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1476:1476:1476) (1516:1516:1516))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (2387:2387:2387) (2155:2155:2155))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FLASHMEM_Controller1\|flash_addr\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1476:1476:1476) (1516:1516:1516))
        (PORT asdata (701:701:701) (762:762:762))
        (PORT ena (1197:1197:1197) (1095:1095:1095))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|iob_fmem_address\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (902:902:902) (840:840:840))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Link1\|iob_fmem_address\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1476:1476:1476) (1516:1516:1516))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (2387:2387:2387) (2155:2155:2155))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FLASHMEM_Controller1\|flash_addr\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1476:1476:1476) (1516:1516:1516))
        (PORT asdata (701:701:701) (762:762:762))
        (PORT ena (1197:1197:1197) (1095:1095:1095))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Link1\|iob_fmem_address\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1476:1476:1476) (1516:1516:1516))
        (PORT asdata (1929:1929:1929) (1730:1730:1730))
        (PORT ena (2387:2387:2387) (2155:2155:2155))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FLASHMEM_Controller1\|flash_addr\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1476:1476:1476) (1516:1516:1516))
        (PORT asdata (701:701:701) (762:762:762))
        (PORT ena (1197:1197:1197) (1095:1095:1095))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FLASHMEM_Controller1\|Mux1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1678:1678:1678) (1570:1570:1570))
        (PORT datab (317:317:317) (372:372:372))
        (PORT datad (1602:1602:1602) (1422:1422:1422))
        (IOPATH dataa combout (414:414:414) (444:444:444))
        (IOPATH datab combout (380:380:380) (380:380:380))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FLASHMEM_Controller1\|Mux1\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1680:1680:1680) (1572:1572:1572))
        (PORT datab (319:319:319) (374:374:374))
        (PORT datad (227:227:227) (234:234:234))
        (IOPATH dataa combout (408:408:408) (425:425:425))
        (IOPATH datab combout (415:415:415) (425:425:425))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FLASHMEM_Controller1\|Mux1\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1027:1027:1027) (942:942:942))
        (PORT datab (875:875:875) (740:740:740))
        (PORT datac (225:225:225) (241:241:241))
        (PORT datad (814:814:814) (697:697:697))
        (IOPATH dataa combout (392:392:392) (419:419:419))
        (IOPATH datab combout (400:400:400) (391:391:391))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FLASHMEM_Controller1\|Add1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1267:1267:1267) (1177:1177:1177))
        (PORT datac (1218:1218:1218) (1105:1105:1105))
        (IOPATH dataa combout (435:435:435) (444:444:444))
        (IOPATH datac combout (305:305:305) (285:285:285))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FLASHMEM_Controller1\|Selector63\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1097:1097:1097) (1029:1029:1029))
        (PORT datab (875:875:875) (759:759:759))
        (PORT datac (1249:1249:1249) (1148:1148:1148))
        (PORT datad (801:801:801) (708:708:708))
        (IOPATH dataa combout (392:392:392) (419:419:419))
        (IOPATH datab combout (400:400:400) (391:391:391))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FLASHMEM_Controller1\|Selector63\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (385:385:385) (465:465:465))
        (PORT datab (1652:1652:1652) (1532:1532:1532))
        (PORT datac (1257:1257:1257) (1122:1122:1122))
        (PORT datad (340:340:340) (424:424:424))
        (IOPATH dataa combout (435:435:435) (407:407:407))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FLASHMEM_Controller1\|Selector63\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (815:815:815) (709:709:709))
        (PORT datac (927:927:927) (864:864:864))
        (PORT datad (732:732:732) (583:583:583))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FLASHMEM_Controller1\|Selector63\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (271:271:271) (283:283:283))
        (PORT datab (269:269:269) (276:276:276))
        (PORT datac (968:968:968) (901:901:901))
        (PORT datad (230:230:230) (238:238:238))
        (IOPATH dataa combout (394:394:394) (400:400:400))
        (IOPATH datab combout (400:400:400) (391:391:391))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FLASHMEM_Controller1\|Selector63\~6)
    (DELAY
      (ABSOLUTE
        (PORT datab (341:341:341) (397:397:397))
        (PORT datac (914:914:914) (852:852:852))
        (PORT datad (1567:1567:1567) (1376:1376:1376))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|iob_fmem_address\[22\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (899:899:899) (831:831:831))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Link1\|iob_fmem_address\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1462:1462:1462) (1501:1501:1501))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (2323:2323:2323) (2075:2075:2075))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FLASHMEM_Controller1\|flash_addr\[22\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (280:280:280) (335:335:335))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FLASHMEM_Controller1\|flash_addr\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1462:1462:1462) (1501:1501:1501))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (2262:2262:2262) (2005:2005:2005))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|iob_fmem_address\[20\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1193:1193:1193) (1051:1051:1051))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Link1\|iob_fmem_address\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1459:1459:1459) (1500:1500:1500))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (2361:2361:2361) (2101:2101:2101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FLASHMEM_Controller1\|flash_addr\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1462:1462:1462) (1501:1501:1501))
        (PORT asdata (919:919:919) (909:909:909))
        (PORT ena (2262:2262:2262) (2005:2005:2005))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|iob_fmem_address\[21\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1166:1166:1166) (1037:1037:1037))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Link1\|iob_fmem_address\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1459:1459:1459) (1500:1500:1500))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (2361:2361:2361) (2101:2101:2101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FLASHMEM_Controller1\|flash_addr\[21\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (531:531:531) (502:502:502))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FLASHMEM_Controller1\|flash_addr\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1462:1462:1462) (1501:1501:1501))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (2262:2262:2262) (2005:2005:2005))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Link1\|iob_fmem_address\[23\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1462:1462:1462) (1501:1501:1501))
        (PORT asdata (1673:1673:1673) (1523:1523:1523))
        (PORT ena (2323:2323:2323) (2075:2075:2075))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FLASHMEM_Controller1\|flash_addr\[23\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1462:1462:1462) (1501:1501:1501))
        (PORT asdata (704:704:704) (765:765:765))
        (PORT ena (2262:2262:2262) (2005:2005:2005))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FLASHMEM_Controller1\|Mux1\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2050:2050:2050) (1808:1808:1808))
        (PORT datab (536:536:536) (509:509:509))
        (PORT datad (2184:2184:2184) (1905:1905:1905))
        (IOPATH dataa combout (408:408:408) (425:425:425))
        (IOPATH datab combout (415:415:415) (425:425:425))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FLASHMEM_Controller1\|Mux1\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2250:2250:2250) (1954:1954:1954))
        (PORT datab (317:317:317) (371:371:371))
        (PORT datad (226:226:226) (233:233:233))
        (IOPATH dataa combout (408:408:408) (425:425:425))
        (IOPATH datab combout (415:415:415) (425:425:425))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|iob_fmem_address\[18\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1156:1156:1156) (998:998:998))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Link1\|iob_fmem_address\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1462:1462:1462) (1501:1501:1501))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (2323:2323:2323) (2075:2075:2075))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FLASHMEM_Controller1\|flash_addr\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1462:1462:1462) (1501:1501:1501))
        (PORT asdata (701:701:701) (762:762:762))
        (PORT ena (2262:2262:2262) (2005:2005:2005))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Link1\|iob_fmem_address\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1462:1462:1462) (1501:1501:1501))
        (PORT asdata (1289:1289:1289) (1241:1241:1241))
        (PORT ena (2323:2323:2323) (2075:2075:2075))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FLASHMEM_Controller1\|flash_addr\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1462:1462:1462) (1501:1501:1501))
        (PORT asdata (702:702:702) (763:763:763))
        (PORT ena (2262:2262:2262) (2005:2005:2005))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FLASHMEM_Controller1\|Mux1\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2046:2046:2046) (1804:1804:1804))
        (PORT datab (527:527:527) (510:510:510))
        (PORT datad (2183:2183:2183) (1904:1904:1904))
        (IOPATH dataa combout (414:414:414) (444:444:444))
        (IOPATH datab combout (380:380:380) (380:380:380))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|iob_fmem_address\[16\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (901:901:901) (830:830:830))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Link1\|iob_fmem_address\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1459:1459:1459) (1500:1500:1500))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (2361:2361:2361) (2101:2101:2101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FLASHMEM_Controller1\|flash_addr\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1462:1462:1462) (1501:1501:1501))
        (PORT asdata (965:965:965) (939:939:939))
        (PORT ena (2262:2262:2262) (2005:2005:2005))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|iob_fmem_address\[17\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (908:908:908) (832:832:832))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Link1\|iob_fmem_address\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1459:1459:1459) (1500:1500:1500))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (2361:2361:2361) (2101:2101:2101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FLASHMEM_Controller1\|flash_addr\[17\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (529:529:529) (503:503:503))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FLASHMEM_Controller1\|flash_addr\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1462:1462:1462) (1501:1501:1501))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (2262:2262:2262) (2005:2005:2005))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FLASHMEM_Controller1\|Mux1\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2044:2044:2044) (1801:1801:1801))
        (PORT datab (267:267:267) (274:274:274))
        (PORT datad (276:276:276) (331:331:331))
        (IOPATH dataa combout (428:428:428) (449:449:449))
        (IOPATH datab combout (437:437:437) (407:407:407))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FLASHMEM_Controller1\|Selector63\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1205:1205:1205) (1046:1046:1046))
        (PORT datab (1018:1018:1018) (931:931:931))
        (PORT datac (920:920:920) (852:852:852))
        (PORT datad (1192:1192:1192) (1018:1018:1018))
        (IOPATH dataa combout (408:408:408) (425:425:425))
        (IOPATH datab combout (415:415:415) (425:425:425))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FLASHMEM_Controller1\|Selector63\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1266:1266:1266) (1177:1177:1177))
        (PORT datab (268:268:268) (275:275:275))
        (PORT datac (1219:1219:1219) (1106:1106:1106))
        (PORT datad (228:228:228) (235:235:235))
        (IOPATH dataa combout (349:349:349) (377:377:377))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|iob_fmem_data_write\[25\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1175:1175:1175) (1049:1049:1049))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|iob_fmem_data_write\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (1402:1402:1402) (1394:1394:1394))
        (PORT datac (1837:1837:1837) (1686:1686:1686))
        (PORT datad (315:315:315) (389:389:389))
        (IOPATH datab combout (380:380:380) (380:380:380))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Link1\|iob_fmem_data_write\[25\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1458:1458:1458) (1499:1499:1499))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (2407:2407:2407) (2179:2179:2179))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FLASHMEM_Controller1\|flash_writebuff\[25\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1458:1458:1458) (1499:1499:1499))
        (PORT asdata (701:701:701) (762:762:762))
        (PORT ena (2505:2505:2505) (2188:2188:2188))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|iob_fmem_data_write\[24\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (1167:1167:1167) (1042:1042:1042))
        (IOPATH datac combout (305:305:305) (285:285:285))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Link1\|iob_fmem_data_write\[24\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1463:1463:1463) (1501:1501:1501))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (2698:2698:2698) (2383:2383:2383))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FLASHMEM_Controller1\|flash_writebuff\[24\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1458:1458:1458) (1499:1499:1499))
        (PORT asdata (1281:1281:1281) (1170:1170:1170))
        (PORT ena (2505:2505:2505) (2188:2188:2188))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|iob_fmem_data_write\[28\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (926:926:926) (851:851:851))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Link1\|iob_fmem_data_write\[28\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1458:1458:1458) (1499:1499:1499))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (2407:2407:2407) (2179:2179:2179))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FLASHMEM_Controller1\|flash_writebuff\[28\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1458:1458:1458) (1499:1499:1499))
        (PORT asdata (701:701:701) (762:762:762))
        (PORT ena (2505:2505:2505) (2188:2188:2188))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Link1\|iob_fmem_data_write\[29\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1458:1458:1458) (1499:1499:1499))
        (PORT asdata (1332:1332:1332) (1265:1265:1265))
        (PORT ena (2407:2407:2407) (2179:2179:2179))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FLASHMEM_Controller1\|flash_writebuff\[29\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1458:1458:1458) (1499:1499:1499))
        (PORT asdata (702:702:702) (763:763:763))
        (PORT ena (2505:2505:2505) (2188:2188:2188))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FLASHMEM_Controller1\|Mux2\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1721:1721:1721) (1600:1600:1600))
        (PORT datab (317:317:317) (371:371:371))
        (PORT datad (1909:1909:1909) (1677:1677:1677))
        (IOPATH dataa combout (414:414:414) (444:444:444))
        (IOPATH datab combout (380:380:380) (380:380:380))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FLASHMEM_Controller1\|Mux2\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1722:1722:1722) (1601:1601:1601))
        (PORT datab (316:316:316) (371:371:371))
        (PORT datad (227:227:227) (234:234:234))
        (IOPATH dataa combout (408:408:408) (425:425:425))
        (IOPATH datab combout (415:415:415) (425:425:425))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|iob_fmem_data_write\[17\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1149:1149:1149) (1031:1031:1031))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Link1\|iob_fmem_data_write\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1458:1458:1458) (1499:1499:1499))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (2407:2407:2407) (2179:2179:2179))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FLASHMEM_Controller1\|flash_writebuff\[17\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (279:279:279) (335:335:335))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FLASHMEM_Controller1\|flash_writebuff\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1458:1458:1458) (1499:1499:1499))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (2505:2505:2505) (2188:2188:2188))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Link1\|iob_fmem_data_write\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1458:1458:1458) (1499:1499:1499))
        (PORT asdata (1656:1656:1656) (1513:1513:1513))
        (PORT ena (2407:2407:2407) (2179:2179:2179))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FLASHMEM_Controller1\|flash_writebuff\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1458:1458:1458) (1499:1499:1499))
        (PORT asdata (703:703:703) (765:765:765))
        (PORT ena (2505:2505:2505) (2188:2188:2188))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|iob_fmem_data_write\[20\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1231:1231:1231) (1095:1095:1095))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Link1\|iob_fmem_data_write\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1458:1458:1458) (1499:1499:1499))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (2407:2407:2407) (2179:2179:2179))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FLASHMEM_Controller1\|flash_writebuff\[20\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (281:281:281) (336:336:336))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FLASHMEM_Controller1\|flash_writebuff\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1458:1458:1458) (1499:1499:1499))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (2505:2505:2505) (2188:2188:2188))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|iob_fmem_data_write\[21\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (952:952:952) (876:876:876))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Link1\|iob_fmem_data_write\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1459:1459:1459) (1500:1500:1500))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (2647:2647:2647) (2351:2351:2351))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FLASHMEM_Controller1\|flash_writebuff\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1458:1458:1458) (1499:1499:1499))
        (PORT asdata (954:954:954) (917:917:917))
        (PORT ena (2505:2505:2505) (2188:2188:2188))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FLASHMEM_Controller1\|Mux2\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1720:1720:1720) (1599:1599:1599))
        (PORT datab (318:318:318) (372:372:372))
        (PORT datad (1908:1908:1908) (1676:1676:1676))
        (IOPATH dataa combout (414:414:414) (444:444:444))
        (IOPATH datab combout (380:380:380) (380:380:380))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FLASHMEM_Controller1\|Mux2\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1723:1723:1723) (1603:1603:1603))
        (PORT datab (318:318:318) (372:372:372))
        (PORT datad (227:227:227) (235:235:235))
        (IOPATH dataa combout (408:408:408) (425:425:425))
        (IOPATH datab combout (415:415:415) (425:425:425))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Link1\|iob_fmem_data_write\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1469:1469:1469) (1513:1513:1513))
        (PORT asdata (1382:1382:1382) (1296:1296:1296))
        (PORT ena (2642:2642:2642) (2340:2340:2340))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FLASHMEM_Controller1\|flash_writebuff\[22\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (278:278:278) (334:334:334))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FLASHMEM_Controller1\|flash_writebuff\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1469:1469:1469) (1513:1513:1513))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (2504:2504:2504) (2184:2184:2184))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|iob_fmem_data_write\[18\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (920:920:920) (852:852:852))
        (IOPATH datac combout (305:305:305) (285:285:285))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Link1\|iob_fmem_data_write\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1459:1459:1459) (1500:1500:1500))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (2647:2647:2647) (2351:2351:2351))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FLASHMEM_Controller1\|flash_writebuff\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1469:1469:1469) (1513:1513:1513))
        (PORT asdata (1292:1292:1292) (1222:1222:1222))
        (PORT ena (2504:2504:2504) (2184:2184:2184))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Link1\|iob_fmem_data_write\[23\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1469:1469:1469) (1513:1513:1513))
        (PORT asdata (1531:1531:1531) (1397:1397:1397))
        (PORT ena (2642:2642:2642) (2340:2340:2340))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FLASHMEM_Controller1\|flash_writebuff\[23\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1469:1469:1469) (1513:1513:1513))
        (PORT asdata (705:705:705) (766:766:766))
        (PORT ena (2504:2504:2504) (2184:2184:2184))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|iob_fmem_data_write\[19\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1174:1174:1174) (1018:1018:1018))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Link1\|iob_fmem_data_write\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1469:1469:1469) (1513:1513:1513))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (2642:2642:2642) (2340:2340:2340))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FLASHMEM_Controller1\|flash_writebuff\[19\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (278:278:278) (333:333:333))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FLASHMEM_Controller1\|flash_writebuff\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1469:1469:1469) (1513:1513:1513))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (2504:2504:2504) (2184:2184:2184))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FLASHMEM_Controller1\|Mux2\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1703:1703:1703) (1593:1593:1593))
        (PORT datab (1997:1997:1997) (1778:1778:1778))
        (PORT datad (277:277:277) (332:332:332))
        (IOPATH dataa combout (408:408:408) (425:425:425))
        (IOPATH datab combout (415:415:415) (431:431:431))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FLASHMEM_Controller1\|Mux2\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (319:319:319) (378:378:378))
        (PORT datab (1996:1996:1996) (1777:1777:1777))
        (PORT datad (225:225:225) (232:232:232))
        (IOPATH dataa combout (408:408:408) (425:425:425))
        (IOPATH datab combout (415:415:415) (425:425:425))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|iob_fmem_data_write\[30\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1214:1214:1214) (1070:1070:1070))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Link1\|iob_fmem_data_write\[30\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1459:1459:1459) (1500:1500:1500))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (2647:2647:2647) (2351:2351:2351))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FLASHMEM_Controller1\|flash_writebuff\[30\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (490:490:490) (470:470:470))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FLASHMEM_Controller1\|flash_writebuff\[30\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1469:1469:1469) (1513:1513:1513))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (2504:2504:2504) (2184:2184:2184))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Link1\|iob_fmem_data_write\[26\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1469:1469:1469) (1513:1513:1513))
        (PORT asdata (1983:1983:1983) (1768:1768:1768))
        (PORT ena (2642:2642:2642) (2340:2340:2340))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FLASHMEM_Controller1\|flash_writebuff\[26\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1469:1469:1469) (1513:1513:1513))
        (PORT asdata (701:701:701) (762:762:762))
        (PORT ena (2504:2504:2504) (2184:2184:2184))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Link1\|iob_fmem_data_write\[27\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1473:1473:1473) (1516:1516:1516))
        (PORT asdata (1646:1646:1646) (1498:1498:1498))
        (PORT ena (2896:2896:2896) (2526:2526:2526))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FLASHMEM_Controller1\|flash_writebuff\[27\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (734:734:734) (656:656:656))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FLASHMEM_Controller1\|flash_writebuff\[27\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1469:1469:1469) (1513:1513:1513))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (2504:2504:2504) (2184:2184:2184))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Link1\|iob_fmem_data_write\[31\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1469:1469:1469) (1513:1513:1513))
        (PORT asdata (1597:1597:1597) (1462:1462:1462))
        (PORT ena (2642:2642:2642) (2340:2340:2340))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FLASHMEM_Controller1\|flash_writebuff\[31\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1469:1469:1469) (1513:1513:1513))
        (PORT asdata (702:702:702) (763:763:763))
        (PORT ena (2504:2504:2504) (2184:2184:2184))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FLASHMEM_Controller1\|Mux2\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (318:318:318) (377:377:377))
        (PORT datab (1997:1997:1997) (1777:1777:1777))
        (PORT datad (1662:1662:1662) (1550:1550:1550))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (423:423:423) (451:451:451))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FLASHMEM_Controller1\|Mux2\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (319:319:319) (378:378:378))
        (PORT datab (1992:1992:1992) (1771:1771:1771))
        (PORT datad (227:227:227) (235:235:235))
        (IOPATH dataa combout (408:408:408) (425:425:425))
        (IOPATH datab combout (415:415:415) (425:425:425))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FLASHMEM_Controller1\|Mux2\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2025:2025:2025) (1797:1797:1797))
        (PORT datab (2353:2353:2353) (2078:2078:2078))
        (PORT datac (227:227:227) (243:243:243))
        (PORT datad (227:227:227) (234:234:234))
        (IOPATH dataa combout (420:420:420) (425:425:425))
        (IOPATH datab combout (415:415:415) (425:425:425))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FLASHMEM_Controller1\|Mux2\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (813:813:813) (711:711:711))
        (PORT datab (2354:2354:2354) (2081:2081:2081))
        (PORT datac (824:824:824) (704:704:704))
        (PORT datad (227:227:227) (234:234:234))
        (IOPATH dataa combout (408:408:408) (425:425:425))
        (IOPATH datab combout (415:415:415) (425:425:425))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|iob_fmem_data_write\[9\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (2271:2271:2271) (1962:1962:1962))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Link1\|iob_fmem_data_write\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1473:1473:1473) (1516:1516:1516))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (2896:2896:2896) (2526:2526:2526))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FLASHMEM_Controller1\|flash_writebuff\[9\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (482:482:482) (464:464:464))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FLASHMEM_Controller1\|flash_writebuff\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1472:1472:1472) (1515:1515:1515))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (2224:2224:2224) (1976:1976:1976))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|iob_fmem_data_write\[8\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1315:1315:1315) (1189:1189:1189))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Link1\|iob_fmem_data_write\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1463:1463:1463) (1501:1501:1501))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (2698:2698:2698) (2383:2383:2383))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FLASHMEM_Controller1\|flash_writebuff\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1472:1472:1472) (1515:1515:1515))
        (PORT asdata (1295:1295:1295) (1222:1222:1222))
        (PORT ena (2224:2224:2224) (1976:1976:1976))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|iob_fmem_data_write\[10\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1209:1209:1209) (1054:1054:1054))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Link1\|iob_fmem_data_write\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1473:1473:1473) (1516:1516:1516))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (2896:2896:2896) (2526:2526:2526))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FLASHMEM_Controller1\|flash_writebuff\[10\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (494:494:494) (469:469:469))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FLASHMEM_Controller1\|flash_writebuff\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1472:1472:1472) (1515:1515:1515))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (2224:2224:2224) (1976:1976:1976))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Link1\|iob_fmem_data_write\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1472:1472:1472) (1515:1515:1515))
        (PORT asdata (1680:1680:1680) (1567:1567:1567))
        (PORT ena (2658:2658:2658) (2367:2367:2367))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FLASHMEM_Controller1\|flash_writebuff\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1472:1472:1472) (1515:1515:1515))
        (PORT asdata (704:704:704) (765:765:765))
        (PORT ena (2224:2224:2224) (1976:1976:1976))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FLASHMEM_Controller1\|Mux2\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (318:318:318) (377:377:377))
        (PORT datab (1855:1855:1855) (1643:1643:1643))
        (PORT datad (1967:1967:1967) (1784:1784:1784))
        (IOPATH dataa combout (408:408:408) (425:425:425))
        (IOPATH datab combout (415:415:415) (431:431:431))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FLASHMEM_Controller1\|Mux2\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (527:527:527) (518:518:518))
        (PORT datab (2009:2009:2009) (1823:1823:1823))
        (PORT datad (226:226:226) (233:233:233))
        (IOPATH dataa combout (408:408:408) (425:425:425))
        (IOPATH datab combout (415:415:415) (425:425:425))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|iob_fmem_data_write\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (852:852:852) (803:803:803))
        (IOPATH datac combout (305:305:305) (285:285:285))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Link1\|iob_fmem_data_write\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1463:1463:1463) (1501:1501:1501))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (2698:2698:2698) (2383:2383:2383))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FLASHMEM_Controller1\|flash_writebuff\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1462:1462:1462) (1501:1501:1501))
        (PORT asdata (1268:1268:1268) (1200:1200:1200))
        (PORT ena (2262:2262:2262) (2005:2005:2005))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|iob_fmem_data_write\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (1960:1960:1960) (1762:1762:1762))
        (IOPATH datac combout (305:305:305) (285:285:285))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Link1\|iob_fmem_data_write\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1463:1463:1463) (1501:1501:1501))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (2698:2698:2698) (2383:2383:2383))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FLASHMEM_Controller1\|flash_writebuff\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1462:1462:1462) (1501:1501:1501))
        (PORT asdata (1304:1304:1304) (1233:1233:1233))
        (PORT ena (2262:2262:2262) (2005:2005:2005))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FLASHMEM_Controller1\|Mux2\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2039:2039:2039) (1796:1796:1796))
        (PORT datab (319:319:319) (373:373:373))
        (PORT datad (2180:2180:2180) (1901:1901:1901))
        (IOPATH dataa combout (414:414:414) (444:444:444))
        (IOPATH datab combout (380:380:380) (380:380:380))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|iob_fmem_data_write\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (1911:1911:1911) (1688:1688:1688))
        (IOPATH datac combout (305:305:305) (285:285:285))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Link1\|iob_fmem_data_write\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1459:1459:1459) (1500:1500:1500))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (2647:2647:2647) (2351:2351:2351))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FLASHMEM_Controller1\|flash_writebuff\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1462:1462:1462) (1501:1501:1501))
        (PORT asdata (1572:1572:1572) (1435:1435:1435))
        (PORT ena (2262:2262:2262) (2005:2005:2005))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|iob_fmem_data_write\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (1188:1188:1188) (1068:1068:1068))
        (IOPATH datac combout (305:305:305) (285:285:285))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Link1\|iob_fmem_data_write\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1459:1459:1459) (1500:1500:1500))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (2647:2647:2647) (2351:2351:2351))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FLASHMEM_Controller1\|flash_writebuff\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1462:1462:1462) (1501:1501:1501))
        (PORT asdata (1521:1521:1521) (1380:1380:1380))
        (PORT ena (2262:2262:2262) (2005:2005:2005))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FLASHMEM_Controller1\|Mux2\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2050:2050:2050) (1809:1809:1809))
        (PORT datab (270:270:270) (278:278:278))
        (PORT datad (278:278:278) (333:333:333))
        (IOPATH dataa combout (428:428:428) (449:449:449))
        (IOPATH datab combout (437:437:437) (407:407:407))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Link1\|iob_fmem_data_write\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1473:1473:1473) (1516:1516:1516))
        (PORT asdata (1626:1626:1626) (1481:1481:1481))
        (PORT ena (2896:2896:2896) (2526:2526:2526))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FLASHMEM_Controller1\|flash_writebuff\[6\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (520:520:520) (487:487:487))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FLASHMEM_Controller1\|flash_writebuff\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1472:1472:1472) (1515:1515:1515))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (2224:2224:2224) (1976:1976:1976))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|iob_fmem_data_write\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (887:887:887) (819:819:819))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Link1\|iob_fmem_data_write\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1463:1463:1463) (1501:1501:1501))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (2698:2698:2698) (2383:2383:2383))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FLASHMEM_Controller1\|flash_writebuff\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1472:1472:1472) (1515:1515:1515))
        (PORT asdata (1288:1288:1288) (1213:1213:1213))
        (PORT ena (2224:2224:2224) (1976:1976:1976))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Link1\|iob_fmem_data_write\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1473:1473:1473) (1516:1516:1516))
        (PORT asdata (1292:1292:1292) (1244:1244:1244))
        (PORT ena (2896:2896:2896) (2526:2526:2526))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FLASHMEM_Controller1\|flash_writebuff\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (516:516:516) (485:485:485))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FLASHMEM_Controller1\|flash_writebuff\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1472:1472:1472) (1515:1515:1515))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (2224:2224:2224) (1976:1976:1976))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|iob_fmem_data_write\[7\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1413:1413:1413) (1218:1218:1218))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Link1\|iob_fmem_data_write\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1472:1472:1472) (1515:1515:1515))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (2658:2658:2658) (2367:2367:2367))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FLASHMEM_Controller1\|flash_writebuff\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1472:1472:1472) (1515:1515:1515))
        (PORT asdata (701:701:701) (762:762:762))
        (PORT ena (2224:2224:2224) (1976:1976:1976))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FLASHMEM_Controller1\|Mux2\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (320:320:320) (379:379:379))
        (PORT datab (1853:1853:1853) (1641:1641:1641))
        (PORT datad (1969:1969:1969) (1786:1786:1786))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (423:423:423) (451:451:451))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FLASHMEM_Controller1\|Mux2\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (319:319:319) (378:378:378))
        (PORT datab (1853:1853:1853) (1640:1640:1640))
        (PORT datad (227:227:227) (234:234:234))
        (IOPATH dataa combout (408:408:408) (425:425:425))
        (IOPATH datab combout (415:415:415) (425:425:425))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|iob_fmem_data_write\[14\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1599:1599:1599) (1401:1401:1401))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Link1\|iob_fmem_data_write\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1463:1463:1463) (1501:1501:1501))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (2698:2698:2698) (2383:2383:2383))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FLASHMEM_Controller1\|flash_writebuff\[14\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (774:774:774) (670:670:670))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FLASHMEM_Controller1\|flash_writebuff\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1472:1472:1472) (1515:1515:1515))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (2224:2224:2224) (1976:1976:1976))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|iob_fmem_data_write\[15\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (1267:1267:1267) (1151:1151:1151))
        (IOPATH datac combout (305:305:305) (285:285:285))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Link1\|iob_fmem_data_write\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1468:1468:1468) (1512:1512:1512))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (2387:2387:2387) (2157:2157:2157))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FLASHMEM_Controller1\|flash_writebuff\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1472:1472:1472) (1515:1515:1515))
        (PORT asdata (1226:1226:1226) (1126:1126:1126))
        (PORT ena (2224:2224:2224) (1976:1976:1976))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FLASHMEM_Controller1\|Mux2\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (322:322:322) (381:381:381))
        (PORT datab (1856:1856:1856) (1643:1643:1643))
        (PORT datad (1967:1967:1967) (1784:1784:1784))
        (IOPATH dataa combout (408:408:408) (425:425:425))
        (IOPATH datab combout (415:415:415) (431:431:431))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Link1\|iob_fmem_data_write\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1473:1473:1473) (1516:1516:1516))
        (PORT asdata (2369:2369:2369) (2109:2109:2109))
        (PORT ena (2896:2896:2896) (2526:2526:2526))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FLASHMEM_Controller1\|flash_writebuff\[13\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (522:522:522) (489:489:489))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FLASHMEM_Controller1\|flash_writebuff\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1472:1472:1472) (1515:1515:1515))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (2224:2224:2224) (1976:1976:1976))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART_Link1\|iob_fmem_data_write\[12\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1530:1530:1530) (1339:1339:1339))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART_Link1\|iob_fmem_data_write\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1473:1473:1473) (1516:1516:1516))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (2896:2896:2896) (2526:2526:2526))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FLASHMEM_Controller1\|flash_writebuff\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1472:1472:1472) (1515:1515:1515))
        (PORT asdata (916:916:916) (898:898:898))
        (PORT ena (2224:2224:2224) (1976:1976:1976))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FLASHMEM_Controller1\|Mux2\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (269:269:269) (280:280:280))
        (PORT datab (318:318:318) (373:373:373))
        (PORT datad (1969:1969:1969) (1786:1786:1786))
        (IOPATH dataa combout (435:435:435) (425:425:425))
        (IOPATH datab combout (380:380:380) (380:380:380))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FLASHMEM_Controller1\|Mux2\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2066:2066:2066) (1848:1848:1848))
        (PORT datab (2659:2659:2659) (2304:2304:2304))
        (PORT datac (225:225:225) (240:240:240))
        (PORT datad (228:228:228) (235:235:235))
        (IOPATH dataa combout (408:408:408) (425:425:425))
        (IOPATH datab combout (423:423:423) (425:425:425))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FLASHMEM_Controller1\|Mux2\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2071:2071:2071) (1853:1853:1853))
        (PORT datab (267:267:267) (274:274:274))
        (PORT datac (482:482:482) (404:404:404))
        (PORT datad (228:228:228) (236:236:236))
        (IOPATH dataa combout (408:408:408) (425:425:425))
        (IOPATH datab combout (415:415:415) (425:425:425))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FLASHMEM_Controller1\|Selector63\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1303:1303:1303) (1145:1145:1145))
        (PORT datab (593:593:593) (589:589:589))
        (PORT datac (1253:1253:1253) (1081:1081:1081))
        (PORT datad (1182:1182:1182) (1021:1021:1021))
        (IOPATH dataa combout (414:414:414) (444:444:444))
        (IOPATH datab combout (423:423:423) (380:380:380))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FLASHMEM_Controller1\|Selector63\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (273:273:273) (285:285:285))
        (PORT datab (270:270:270) (277:277:277))
        (PORT datac (1129:1129:1129) (925:925:925))
        (PORT datad (441:441:441) (378:378:378))
        (IOPATH dataa combout (435:435:435) (407:407:407))
        (IOPATH datab combout (437:437:437) (407:407:407))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FLASHMEM_Controller1\|iob_mosi)
    (DELAY
      (ABSOLUTE
        (PORT clk (1483:1483:1483) (1481:1481:1481))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
)
