/* Generated by Yosys 0.62+77 (git sha1 679156d32, g++ 11.5.0 -fPIC -O3) */

module SignedAdditionOverflow(a, b, s, overflow);
  input [7:0] a;
  wire [7:0] a;
  input [7:0] b;
  wire [7:0] b;
  output [7:0] s;
  wire [7:0] s;
  output overflow;
  wire overflow;
  wire _00_;
  wire _01_;
  wire [7:0] _02_;
  wire [7:0] _03_;
  wire [7:0] _04_;
  wire _05_;
  wire _06_;
  wire _07_;
  wire _08_;
  wire _09_;
  wire _10_;
  wire _11_;
  wire _12_;
  wire _13_;
  wire _14_;
  wire _15_;
  wire _16_;
  assign s[6] = _03_[6] ^ _02_[5];
  assign s[7] = _03_[7] ^ _02_[6];
  assign _02_[0] = a[0] & b[0];
  assign _04_[1] = a[1] & b[1];
  assign _04_[2] = a[2] & b[2];
  assign _04_[3] = a[3] & b[3];
  assign _04_[4] = a[4] & b[4];
  assign _04_[5] = a[5] & b[5];
  assign _04_[6] = a[6] & b[6];
  assign s[0] = a[0] ^ b[0];
  assign _03_[1] = a[1] ^ b[1];
  assign _03_[2] = a[2] ^ b[2];
  assign _03_[3] = a[3] ^ b[3];
  assign _03_[4] = a[4] ^ b[4];
  assign _03_[5] = a[5] ^ b[5];
  assign _03_[6] = a[6] ^ b[6];
  assign _03_[7] = a[7] ^ b[7];
  assign _02_[2] = _04_[2] | _12_;
  assign _12_ = _03_[2] & _02_[1];
  assign _13_ = _03_[4] & _02_[3];
  assign _02_[5] = _16_ | _11_;
  assign _11_ = _10_ & _02_[3];
  assign _14_ = _03_[6] & _02_[5];
  assign _02_[6] = _04_[6] | _14_;
  assign _02_[3] = _15_ | _08_;
  assign _08_ = _09_ & _02_[1];
  assign _10_ = _03_[5] & _03_[4];
  assign _16_ = _04_[5] | _07_;
  assign _07_ = _03_[5] & _04_[4];
  assign _09_ = _03_[3] & _03_[2];
  assign _15_ = _04_[3] | _06_;
  assign _06_ = _03_[3] & _04_[2];
  assign _02_[4] = _04_[4] | _13_;
  assign _02_[1] = _04_[1] | _05_;
  assign _05_ = _03_[1] & _02_[0];
  assign _00_ = s[7] ^ a[7];
  assign overflow = _01_ & _00_;
  assign s[1] = _03_[1] ^ _02_[0];
  assign s[2] = _03_[2] ^ _02_[1];
  assign s[3] = _03_[3] ^ _02_[2];
  assign s[4] = _03_[4] ^ _02_[3];
  assign s[5] = _03_[5] ^ _02_[4];
  assign _01_ = ~_03_[7];
  assign _03_[0] = s[0];
  assign _04_[0] = _02_[0];
endmodule
