
Can_with_it.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000079d8  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000104  08007b68  08007b68  00017b68  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007c6c  08007c6c  00020068  2**0
                  CONTENTS
  4 .ARM          00000008  08007c6c  08007c6c  00017c6c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08007c74  08007c74  00020068  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007c74  08007c74  00017c74  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08007c78  08007c78  00017c78  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000068  20000000  08007c7c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000003a8  20000068  08007ce4  00020068  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000410  08007ce4  00020410  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020068  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020098  2**0
                  CONTENTS, READONLY
 13 .debug_info   00018d7f  00000000  00000000  000200db  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00003172  00000000  00000000  00038e5a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001618  00000000  00000000  0003bfd0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00001137  00000000  00000000  0003d5e8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000290f7  00000000  00000000  0003e71f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001926f  00000000  00000000  00067816  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0010a376  00000000  00000000  00080a85  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00006440  00000000  00000000  0018adfc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000070  00000000  00000000  0019123c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000068 	.word	0x20000068
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08007b50 	.word	0x08007b50

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	2000006c 	.word	0x2000006c
 80001cc:	08007b50 	.word	0x08007b50

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_uldivmod>:
 8000280:	b953      	cbnz	r3, 8000298 <__aeabi_uldivmod+0x18>
 8000282:	b94a      	cbnz	r2, 8000298 <__aeabi_uldivmod+0x18>
 8000284:	2900      	cmp	r1, #0
 8000286:	bf08      	it	eq
 8000288:	2800      	cmpeq	r0, #0
 800028a:	bf1c      	itt	ne
 800028c:	f04f 31ff 	movne.w	r1, #4294967295
 8000290:	f04f 30ff 	movne.w	r0, #4294967295
 8000294:	f000 b970 	b.w	8000578 <__aeabi_idiv0>
 8000298:	f1ad 0c08 	sub.w	ip, sp, #8
 800029c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002a0:	f000 f806 	bl	80002b0 <__udivmoddi4>
 80002a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ac:	b004      	add	sp, #16
 80002ae:	4770      	bx	lr

080002b0 <__udivmoddi4>:
 80002b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002b4:	9e08      	ldr	r6, [sp, #32]
 80002b6:	460d      	mov	r5, r1
 80002b8:	4604      	mov	r4, r0
 80002ba:	460f      	mov	r7, r1
 80002bc:	2b00      	cmp	r3, #0
 80002be:	d14a      	bne.n	8000356 <__udivmoddi4+0xa6>
 80002c0:	428a      	cmp	r2, r1
 80002c2:	4694      	mov	ip, r2
 80002c4:	d965      	bls.n	8000392 <__udivmoddi4+0xe2>
 80002c6:	fab2 f382 	clz	r3, r2
 80002ca:	b143      	cbz	r3, 80002de <__udivmoddi4+0x2e>
 80002cc:	fa02 fc03 	lsl.w	ip, r2, r3
 80002d0:	f1c3 0220 	rsb	r2, r3, #32
 80002d4:	409f      	lsls	r7, r3
 80002d6:	fa20 f202 	lsr.w	r2, r0, r2
 80002da:	4317      	orrs	r7, r2
 80002dc:	409c      	lsls	r4, r3
 80002de:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 80002e2:	fa1f f58c 	uxth.w	r5, ip
 80002e6:	fbb7 f1fe 	udiv	r1, r7, lr
 80002ea:	0c22      	lsrs	r2, r4, #16
 80002ec:	fb0e 7711 	mls	r7, lr, r1, r7
 80002f0:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 80002f4:	fb01 f005 	mul.w	r0, r1, r5
 80002f8:	4290      	cmp	r0, r2
 80002fa:	d90a      	bls.n	8000312 <__udivmoddi4+0x62>
 80002fc:	eb1c 0202 	adds.w	r2, ip, r2
 8000300:	f101 37ff 	add.w	r7, r1, #4294967295
 8000304:	f080 811c 	bcs.w	8000540 <__udivmoddi4+0x290>
 8000308:	4290      	cmp	r0, r2
 800030a:	f240 8119 	bls.w	8000540 <__udivmoddi4+0x290>
 800030e:	3902      	subs	r1, #2
 8000310:	4462      	add	r2, ip
 8000312:	1a12      	subs	r2, r2, r0
 8000314:	b2a4      	uxth	r4, r4
 8000316:	fbb2 f0fe 	udiv	r0, r2, lr
 800031a:	fb0e 2210 	mls	r2, lr, r0, r2
 800031e:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000322:	fb00 f505 	mul.w	r5, r0, r5
 8000326:	42a5      	cmp	r5, r4
 8000328:	d90a      	bls.n	8000340 <__udivmoddi4+0x90>
 800032a:	eb1c 0404 	adds.w	r4, ip, r4
 800032e:	f100 32ff 	add.w	r2, r0, #4294967295
 8000332:	f080 8107 	bcs.w	8000544 <__udivmoddi4+0x294>
 8000336:	42a5      	cmp	r5, r4
 8000338:	f240 8104 	bls.w	8000544 <__udivmoddi4+0x294>
 800033c:	4464      	add	r4, ip
 800033e:	3802      	subs	r0, #2
 8000340:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000344:	1b64      	subs	r4, r4, r5
 8000346:	2100      	movs	r1, #0
 8000348:	b11e      	cbz	r6, 8000352 <__udivmoddi4+0xa2>
 800034a:	40dc      	lsrs	r4, r3
 800034c:	2300      	movs	r3, #0
 800034e:	e9c6 4300 	strd	r4, r3, [r6]
 8000352:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000356:	428b      	cmp	r3, r1
 8000358:	d908      	bls.n	800036c <__udivmoddi4+0xbc>
 800035a:	2e00      	cmp	r6, #0
 800035c:	f000 80ed 	beq.w	800053a <__udivmoddi4+0x28a>
 8000360:	2100      	movs	r1, #0
 8000362:	e9c6 0500 	strd	r0, r5, [r6]
 8000366:	4608      	mov	r0, r1
 8000368:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800036c:	fab3 f183 	clz	r1, r3
 8000370:	2900      	cmp	r1, #0
 8000372:	d149      	bne.n	8000408 <__udivmoddi4+0x158>
 8000374:	42ab      	cmp	r3, r5
 8000376:	d302      	bcc.n	800037e <__udivmoddi4+0xce>
 8000378:	4282      	cmp	r2, r0
 800037a:	f200 80f8 	bhi.w	800056e <__udivmoddi4+0x2be>
 800037e:	1a84      	subs	r4, r0, r2
 8000380:	eb65 0203 	sbc.w	r2, r5, r3
 8000384:	2001      	movs	r0, #1
 8000386:	4617      	mov	r7, r2
 8000388:	2e00      	cmp	r6, #0
 800038a:	d0e2      	beq.n	8000352 <__udivmoddi4+0xa2>
 800038c:	e9c6 4700 	strd	r4, r7, [r6]
 8000390:	e7df      	b.n	8000352 <__udivmoddi4+0xa2>
 8000392:	b902      	cbnz	r2, 8000396 <__udivmoddi4+0xe6>
 8000394:	deff      	udf	#255	; 0xff
 8000396:	fab2 f382 	clz	r3, r2
 800039a:	2b00      	cmp	r3, #0
 800039c:	f040 8090 	bne.w	80004c0 <__udivmoddi4+0x210>
 80003a0:	1a8a      	subs	r2, r1, r2
 80003a2:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80003a6:	fa1f fe8c 	uxth.w	lr, ip
 80003aa:	2101      	movs	r1, #1
 80003ac:	fbb2 f5f7 	udiv	r5, r2, r7
 80003b0:	fb07 2015 	mls	r0, r7, r5, r2
 80003b4:	0c22      	lsrs	r2, r4, #16
 80003b6:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 80003ba:	fb0e f005 	mul.w	r0, lr, r5
 80003be:	4290      	cmp	r0, r2
 80003c0:	d908      	bls.n	80003d4 <__udivmoddi4+0x124>
 80003c2:	eb1c 0202 	adds.w	r2, ip, r2
 80003c6:	f105 38ff 	add.w	r8, r5, #4294967295
 80003ca:	d202      	bcs.n	80003d2 <__udivmoddi4+0x122>
 80003cc:	4290      	cmp	r0, r2
 80003ce:	f200 80cb 	bhi.w	8000568 <__udivmoddi4+0x2b8>
 80003d2:	4645      	mov	r5, r8
 80003d4:	1a12      	subs	r2, r2, r0
 80003d6:	b2a4      	uxth	r4, r4
 80003d8:	fbb2 f0f7 	udiv	r0, r2, r7
 80003dc:	fb07 2210 	mls	r2, r7, r0, r2
 80003e0:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 80003e4:	fb0e fe00 	mul.w	lr, lr, r0
 80003e8:	45a6      	cmp	lr, r4
 80003ea:	d908      	bls.n	80003fe <__udivmoddi4+0x14e>
 80003ec:	eb1c 0404 	adds.w	r4, ip, r4
 80003f0:	f100 32ff 	add.w	r2, r0, #4294967295
 80003f4:	d202      	bcs.n	80003fc <__udivmoddi4+0x14c>
 80003f6:	45a6      	cmp	lr, r4
 80003f8:	f200 80bb 	bhi.w	8000572 <__udivmoddi4+0x2c2>
 80003fc:	4610      	mov	r0, r2
 80003fe:	eba4 040e 	sub.w	r4, r4, lr
 8000402:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000406:	e79f      	b.n	8000348 <__udivmoddi4+0x98>
 8000408:	f1c1 0720 	rsb	r7, r1, #32
 800040c:	408b      	lsls	r3, r1
 800040e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000412:	ea4c 0c03 	orr.w	ip, ip, r3
 8000416:	fa05 f401 	lsl.w	r4, r5, r1
 800041a:	fa20 f307 	lsr.w	r3, r0, r7
 800041e:	40fd      	lsrs	r5, r7
 8000420:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000424:	4323      	orrs	r3, r4
 8000426:	fbb5 f8f9 	udiv	r8, r5, r9
 800042a:	fa1f fe8c 	uxth.w	lr, ip
 800042e:	fb09 5518 	mls	r5, r9, r8, r5
 8000432:	0c1c      	lsrs	r4, r3, #16
 8000434:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000438:	fb08 f50e 	mul.w	r5, r8, lr
 800043c:	42a5      	cmp	r5, r4
 800043e:	fa02 f201 	lsl.w	r2, r2, r1
 8000442:	fa00 f001 	lsl.w	r0, r0, r1
 8000446:	d90b      	bls.n	8000460 <__udivmoddi4+0x1b0>
 8000448:	eb1c 0404 	adds.w	r4, ip, r4
 800044c:	f108 3aff 	add.w	sl, r8, #4294967295
 8000450:	f080 8088 	bcs.w	8000564 <__udivmoddi4+0x2b4>
 8000454:	42a5      	cmp	r5, r4
 8000456:	f240 8085 	bls.w	8000564 <__udivmoddi4+0x2b4>
 800045a:	f1a8 0802 	sub.w	r8, r8, #2
 800045e:	4464      	add	r4, ip
 8000460:	1b64      	subs	r4, r4, r5
 8000462:	b29d      	uxth	r5, r3
 8000464:	fbb4 f3f9 	udiv	r3, r4, r9
 8000468:	fb09 4413 	mls	r4, r9, r3, r4
 800046c:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000470:	fb03 fe0e 	mul.w	lr, r3, lr
 8000474:	45a6      	cmp	lr, r4
 8000476:	d908      	bls.n	800048a <__udivmoddi4+0x1da>
 8000478:	eb1c 0404 	adds.w	r4, ip, r4
 800047c:	f103 35ff 	add.w	r5, r3, #4294967295
 8000480:	d26c      	bcs.n	800055c <__udivmoddi4+0x2ac>
 8000482:	45a6      	cmp	lr, r4
 8000484:	d96a      	bls.n	800055c <__udivmoddi4+0x2ac>
 8000486:	3b02      	subs	r3, #2
 8000488:	4464      	add	r4, ip
 800048a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800048e:	fba3 9502 	umull	r9, r5, r3, r2
 8000492:	eba4 040e 	sub.w	r4, r4, lr
 8000496:	42ac      	cmp	r4, r5
 8000498:	46c8      	mov	r8, r9
 800049a:	46ae      	mov	lr, r5
 800049c:	d356      	bcc.n	800054c <__udivmoddi4+0x29c>
 800049e:	d053      	beq.n	8000548 <__udivmoddi4+0x298>
 80004a0:	b156      	cbz	r6, 80004b8 <__udivmoddi4+0x208>
 80004a2:	ebb0 0208 	subs.w	r2, r0, r8
 80004a6:	eb64 040e 	sbc.w	r4, r4, lr
 80004aa:	fa04 f707 	lsl.w	r7, r4, r7
 80004ae:	40ca      	lsrs	r2, r1
 80004b0:	40cc      	lsrs	r4, r1
 80004b2:	4317      	orrs	r7, r2
 80004b4:	e9c6 7400 	strd	r7, r4, [r6]
 80004b8:	4618      	mov	r0, r3
 80004ba:	2100      	movs	r1, #0
 80004bc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004c0:	f1c3 0120 	rsb	r1, r3, #32
 80004c4:	fa02 fc03 	lsl.w	ip, r2, r3
 80004c8:	fa20 f201 	lsr.w	r2, r0, r1
 80004cc:	fa25 f101 	lsr.w	r1, r5, r1
 80004d0:	409d      	lsls	r5, r3
 80004d2:	432a      	orrs	r2, r5
 80004d4:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80004d8:	fa1f fe8c 	uxth.w	lr, ip
 80004dc:	fbb1 f0f7 	udiv	r0, r1, r7
 80004e0:	fb07 1510 	mls	r5, r7, r0, r1
 80004e4:	0c11      	lsrs	r1, r2, #16
 80004e6:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 80004ea:	fb00 f50e 	mul.w	r5, r0, lr
 80004ee:	428d      	cmp	r5, r1
 80004f0:	fa04 f403 	lsl.w	r4, r4, r3
 80004f4:	d908      	bls.n	8000508 <__udivmoddi4+0x258>
 80004f6:	eb1c 0101 	adds.w	r1, ip, r1
 80004fa:	f100 38ff 	add.w	r8, r0, #4294967295
 80004fe:	d22f      	bcs.n	8000560 <__udivmoddi4+0x2b0>
 8000500:	428d      	cmp	r5, r1
 8000502:	d92d      	bls.n	8000560 <__udivmoddi4+0x2b0>
 8000504:	3802      	subs	r0, #2
 8000506:	4461      	add	r1, ip
 8000508:	1b49      	subs	r1, r1, r5
 800050a:	b292      	uxth	r2, r2
 800050c:	fbb1 f5f7 	udiv	r5, r1, r7
 8000510:	fb07 1115 	mls	r1, r7, r5, r1
 8000514:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000518:	fb05 f10e 	mul.w	r1, r5, lr
 800051c:	4291      	cmp	r1, r2
 800051e:	d908      	bls.n	8000532 <__udivmoddi4+0x282>
 8000520:	eb1c 0202 	adds.w	r2, ip, r2
 8000524:	f105 38ff 	add.w	r8, r5, #4294967295
 8000528:	d216      	bcs.n	8000558 <__udivmoddi4+0x2a8>
 800052a:	4291      	cmp	r1, r2
 800052c:	d914      	bls.n	8000558 <__udivmoddi4+0x2a8>
 800052e:	3d02      	subs	r5, #2
 8000530:	4462      	add	r2, ip
 8000532:	1a52      	subs	r2, r2, r1
 8000534:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000538:	e738      	b.n	80003ac <__udivmoddi4+0xfc>
 800053a:	4631      	mov	r1, r6
 800053c:	4630      	mov	r0, r6
 800053e:	e708      	b.n	8000352 <__udivmoddi4+0xa2>
 8000540:	4639      	mov	r1, r7
 8000542:	e6e6      	b.n	8000312 <__udivmoddi4+0x62>
 8000544:	4610      	mov	r0, r2
 8000546:	e6fb      	b.n	8000340 <__udivmoddi4+0x90>
 8000548:	4548      	cmp	r0, r9
 800054a:	d2a9      	bcs.n	80004a0 <__udivmoddi4+0x1f0>
 800054c:	ebb9 0802 	subs.w	r8, r9, r2
 8000550:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000554:	3b01      	subs	r3, #1
 8000556:	e7a3      	b.n	80004a0 <__udivmoddi4+0x1f0>
 8000558:	4645      	mov	r5, r8
 800055a:	e7ea      	b.n	8000532 <__udivmoddi4+0x282>
 800055c:	462b      	mov	r3, r5
 800055e:	e794      	b.n	800048a <__udivmoddi4+0x1da>
 8000560:	4640      	mov	r0, r8
 8000562:	e7d1      	b.n	8000508 <__udivmoddi4+0x258>
 8000564:	46d0      	mov	r8, sl
 8000566:	e77b      	b.n	8000460 <__udivmoddi4+0x1b0>
 8000568:	3d02      	subs	r5, #2
 800056a:	4462      	add	r2, ip
 800056c:	e732      	b.n	80003d4 <__udivmoddi4+0x124>
 800056e:	4608      	mov	r0, r1
 8000570:	e70a      	b.n	8000388 <__udivmoddi4+0xd8>
 8000572:	4464      	add	r4, ip
 8000574:	3802      	subs	r0, #2
 8000576:	e742      	b.n	80003fe <__udivmoddi4+0x14e>

08000578 <__aeabi_idiv0>:
 8000578:	4770      	bx	lr
 800057a:	bf00      	nop

0800057c <HAL_TIM_PeriodElapsedCallback>:
static void MX_DAC1_Init(void);
static void MX_TIM6_Init(void);
static void MX_ADC1_Init(void);
/* USER CODE BEGIN PFP */
uint32_t dacInput(uint16_t adcinput1, uint16_t adcinput2);
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim){
 800057c:	b580      	push	{r7, lr}
 800057e:	b082      	sub	sp, #8
 8000580:	af00      	add	r7, sp, #0
 8000582:	6078      	str	r0, [r7, #4]
	dac_val = dacInput(rawValues[0], rawValues[1]);
 8000584:	4b07      	ldr	r3, [pc, #28]	; (80005a4 <HAL_TIM_PeriodElapsedCallback+0x28>)
 8000586:	881b      	ldrh	r3, [r3, #0]
 8000588:	4a06      	ldr	r2, [pc, #24]	; (80005a4 <HAL_TIM_PeriodElapsedCallback+0x28>)
 800058a:	8852      	ldrh	r2, [r2, #2]
 800058c:	4611      	mov	r1, r2
 800058e:	4618      	mov	r0, r3
 8000590:	f000 faea 	bl	8000b68 <dacInput>
 8000594:	4603      	mov	r3, r0
 8000596:	4a04      	ldr	r2, [pc, #16]	; (80005a8 <HAL_TIM_PeriodElapsedCallback+0x2c>)
 8000598:	6013      	str	r3, [r2, #0]
}
 800059a:	bf00      	nop
 800059c:	3708      	adds	r7, #8
 800059e:	46bd      	mov	sp, r7
 80005a0:	bd80      	pop	{r7, pc}
 80005a2:	bf00      	nop
 80005a4:	20000288 	.word	0x20000288
 80005a8:	200002ac 	.word	0x200002ac

080005ac <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80005ac:	b590      	push	{r4, r7, lr}
 80005ae:	b085      	sub	sp, #20
 80005b0:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80005b2:	f000 fe99 	bl	80012e8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80005b6:	f000 f897 	bl	80006e8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80005ba:	f000 fa83 	bl	8000ac4 <MX_GPIO_Init>
  MX_DMA_Init();
 80005be:	f000 fa5b 	bl	8000a78 <MX_DMA_Init>
  MX_USART2_UART_Init();
 80005c2:	f000 fa29 	bl	8000a18 <MX_USART2_UART_Init>
  MX_CAN1_Init();
 80005c6:	f000 f967 	bl	8000898 <MX_CAN1_Init>
  MX_DAC1_Init();
 80005ca:	f000 f9bd 	bl	8000948 <MX_DAC1_Init>
  MX_TIM6_Init();
 80005ce:	f000 f9ed 	bl	80009ac <MX_TIM6_Init>
  MX_ADC1_Init();
 80005d2:	f000 f8d9 	bl	8000788 <MX_ADC1_Init>
  /* USER CODE BEGIN 2 */
  if(HAL_ADCEx_Calibration_Start(&hadc1, ADC_SINGLE_ENDED)!=HAL_OK){
 80005d6:	217f      	movs	r1, #127	; 0x7f
 80005d8:	4837      	ldr	r0, [pc, #220]	; (80006b8 <main+0x10c>)
 80005da:	f002 f921 	bl	8002820 <HAL_ADCEx_Calibration_Start>
 80005de:	4603      	mov	r3, r0
 80005e0:	2b00      	cmp	r3, #0
 80005e2:	d011      	beq.n	8000608 <main+0x5c>
	  HAL_UART_Transmit(&huart2, (uint8_t*)adcNcalib, strlen(adcNcalib), 100);
 80005e4:	4b35      	ldr	r3, [pc, #212]	; (80006bc <main+0x110>)
 80005e6:	681c      	ldr	r4, [r3, #0]
 80005e8:	4b34      	ldr	r3, [pc, #208]	; (80006bc <main+0x110>)
 80005ea:	681b      	ldr	r3, [r3, #0]
 80005ec:	4618      	mov	r0, r3
 80005ee:	f7ff fdef 	bl	80001d0 <strlen>
 80005f2:	4603      	mov	r3, r0
 80005f4:	b29a      	uxth	r2, r3
 80005f6:	2364      	movs	r3, #100	; 0x64
 80005f8:	4621      	mov	r1, r4
 80005fa:	4831      	ldr	r0, [pc, #196]	; (80006c0 <main+0x114>)
 80005fc:	f005 fd58 	bl	80060b0 <HAL_UART_Transmit>
	  HAL_ADCEx_Calibration_Start(&hadc1, ADC_SINGLE_ENDED);
 8000600:	217f      	movs	r1, #127	; 0x7f
 8000602:	482d      	ldr	r0, [pc, #180]	; (80006b8 <main+0x10c>)
 8000604:	f002 f90c 	bl	8002820 <HAL_ADCEx_Calibration_Start>
  }

  uint32_t calibrationValue = HAL_ADCEx_Calibration_GetValue(&hadc1, ADC_SINGLE_ENDED);
 8000608:	217f      	movs	r1, #127	; 0x7f
 800060a:	482b      	ldr	r0, [pc, #172]	; (80006b8 <main+0x10c>)
 800060c:	f002 f968 	bl	80028e0 <HAL_ADCEx_Calibration_GetValue>
 8000610:	6078      	str	r0, [r7, #4]

  HAL_ADC_Start_DMA(&hadc1, (uint32_t*)rawValues, 2);
 8000612:	2202      	movs	r2, #2
 8000614:	492b      	ldr	r1, [pc, #172]	; (80006c4 <main+0x118>)
 8000616:	4828      	ldr	r0, [pc, #160]	; (80006b8 <main+0x10c>)
 8000618:	f001 fa52 	bl	8001ac0 <HAL_ADC_Start_DMA>
  HAL_DAC_Start_DMA(&hdac1, DAC_CHANNEL_1, &dac_val, 1, DAC_ALIGN_12B_R);
 800061c:	2300      	movs	r3, #0
 800061e:	9300      	str	r3, [sp, #0]
 8000620:	2301      	movs	r3, #1
 8000622:	4a29      	ldr	r2, [pc, #164]	; (80006c8 <main+0x11c>)
 8000624:	2100      	movs	r1, #0
 8000626:	4829      	ldr	r0, [pc, #164]	; (80006cc <main+0x120>)
 8000628:	f002 ff4c 	bl	80034c4 <HAL_DAC_Start_DMA>
  HAL_TIM_Base_Start_IT(&htim6);
 800062c:	4828      	ldr	r0, [pc, #160]	; (80006d0 <main+0x124>)
 800062e:	f005 fa17 	bl	8005a60 <HAL_TIM_Base_Start_IT>
//	  HAL_DAC_SetValue(&hdac1, DAC_CHANNEL_1, DAC_ALIGN_12B_R, dac_val);
//	  HAL_DAC_Start(&hdac1, DAC_CHANNEL_1);
//
//	  uint32_t getDac = HAL_DAC_GetValue(&hdac1, DAC_CHANNEL_1);

	  sprintf(msg,"adc1 val: %hu\r\n",(uint16_t)rawValues[0]);
 8000632:	4b24      	ldr	r3, [pc, #144]	; (80006c4 <main+0x118>)
 8000634:	881b      	ldrh	r3, [r3, #0]
 8000636:	461a      	mov	r2, r3
 8000638:	4926      	ldr	r1, [pc, #152]	; (80006d4 <main+0x128>)
 800063a:	4827      	ldr	r0, [pc, #156]	; (80006d8 <main+0x12c>)
 800063c:	f006 fde4 	bl	8007208 <siprintf>
	  HAL_UART_Transmit(&huart2, (uint8_t*)msg, strlen(msg), HAL_MAX_DELAY);
 8000640:	4825      	ldr	r0, [pc, #148]	; (80006d8 <main+0x12c>)
 8000642:	f7ff fdc5 	bl	80001d0 <strlen>
 8000646:	4603      	mov	r3, r0
 8000648:	b29a      	uxth	r2, r3
 800064a:	f04f 33ff 	mov.w	r3, #4294967295
 800064e:	4922      	ldr	r1, [pc, #136]	; (80006d8 <main+0x12c>)
 8000650:	481b      	ldr	r0, [pc, #108]	; (80006c0 <main+0x114>)
 8000652:	f005 fd2d 	bl	80060b0 <HAL_UART_Transmit>

	  sprintf(msg,"adc2 val: %hu\r\n",(uint16_t)rawValues[1]);
 8000656:	4b1b      	ldr	r3, [pc, #108]	; (80006c4 <main+0x118>)
 8000658:	885b      	ldrh	r3, [r3, #2]
 800065a:	461a      	mov	r2, r3
 800065c:	491f      	ldr	r1, [pc, #124]	; (80006dc <main+0x130>)
 800065e:	481e      	ldr	r0, [pc, #120]	; (80006d8 <main+0x12c>)
 8000660:	f006 fdd2 	bl	8007208 <siprintf>
	  HAL_UART_Transmit(&huart2, (uint8_t*)msg, strlen(msg), HAL_MAX_DELAY);
 8000664:	481c      	ldr	r0, [pc, #112]	; (80006d8 <main+0x12c>)
 8000666:	f7ff fdb3 	bl	80001d0 <strlen>
 800066a:	4603      	mov	r3, r0
 800066c:	b29a      	uxth	r2, r3
 800066e:	f04f 33ff 	mov.w	r3, #4294967295
 8000672:	4919      	ldr	r1, [pc, #100]	; (80006d8 <main+0x12c>)
 8000674:	4812      	ldr	r0, [pc, #72]	; (80006c0 <main+0x114>)
 8000676:	f005 fd1b 	bl	80060b0 <HAL_UART_Transmit>

	  getDac = HAL_DAC_GetValue(&hdac1, DAC_CHANNEL_1);
 800067a:	2100      	movs	r1, #0
 800067c:	4813      	ldr	r0, [pc, #76]	; (80006cc <main+0x120>)
 800067e:	f003 f86f 	bl	8003760 <HAL_DAC_GetValue>
 8000682:	4603      	mov	r3, r0
 8000684:	4a16      	ldr	r2, [pc, #88]	; (80006e0 <main+0x134>)
 8000686:	6013      	str	r3, [r2, #0]

	  sprintf(msg,"dac val: %hu\r\n",(uint16_t)getDac);
 8000688:	4b15      	ldr	r3, [pc, #84]	; (80006e0 <main+0x134>)
 800068a:	681b      	ldr	r3, [r3, #0]
 800068c:	b29b      	uxth	r3, r3
 800068e:	461a      	mov	r2, r3
 8000690:	4914      	ldr	r1, [pc, #80]	; (80006e4 <main+0x138>)
 8000692:	4811      	ldr	r0, [pc, #68]	; (80006d8 <main+0x12c>)
 8000694:	f006 fdb8 	bl	8007208 <siprintf>
	  HAL_UART_Transmit(&huart2, (uint8_t*)msg, strlen(msg), HAL_MAX_DELAY);
 8000698:	480f      	ldr	r0, [pc, #60]	; (80006d8 <main+0x12c>)
 800069a:	f7ff fd99 	bl	80001d0 <strlen>
 800069e:	4603      	mov	r3, r0
 80006a0:	b29a      	uxth	r2, r3
 80006a2:	f04f 33ff 	mov.w	r3, #4294967295
 80006a6:	490c      	ldr	r1, [pc, #48]	; (80006d8 <main+0x12c>)
 80006a8:	4805      	ldr	r0, [pc, #20]	; (80006c0 <main+0x114>)
 80006aa:	f005 fd01 	bl	80060b0 <HAL_UART_Transmit>

	  HAL_Delay(300);
 80006ae:	f44f 7096 	mov.w	r0, #300	; 0x12c
 80006b2:	f000 fe95 	bl	80013e0 <HAL_Delay>
	  sprintf(msg,"adc1 val: %hu\r\n",(uint16_t)rawValues[0]);
 80006b6:	e7bc      	b.n	8000632 <main+0x86>
 80006b8:	20000084 	.word	0x20000084
 80006bc:	20000000 	.word	0x20000000
 80006c0:	20000200 	.word	0x20000200
 80006c4:	20000288 	.word	0x20000288
 80006c8:	200002ac 	.word	0x200002ac
 80006cc:	20000158 	.word	0x20000158
 80006d0:	200001b4 	.word	0x200001b4
 80006d4:	08007bc0 	.word	0x08007bc0
 80006d8:	2000028c 	.word	0x2000028c
 80006dc:	08007bd0 	.word	0x08007bd0
 80006e0:	200002b0 	.word	0x200002b0
 80006e4:	08007be0 	.word	0x08007be0

080006e8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80006e8:	b580      	push	{r7, lr}
 80006ea:	b096      	sub	sp, #88	; 0x58
 80006ec:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80006ee:	f107 0314 	add.w	r3, r7, #20
 80006f2:	2244      	movs	r2, #68	; 0x44
 80006f4:	2100      	movs	r1, #0
 80006f6:	4618      	mov	r0, r3
 80006f8:	f006 fda6 	bl	8007248 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80006fc:	463b      	mov	r3, r7
 80006fe:	2200      	movs	r2, #0
 8000700:	601a      	str	r2, [r3, #0]
 8000702:	605a      	str	r2, [r3, #4]
 8000704:	609a      	str	r2, [r3, #8]
 8000706:	60da      	str	r2, [r3, #12]
 8000708:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 800070a:	f44f 7000 	mov.w	r0, #512	; 0x200
 800070e:	f003 fe3d 	bl	800438c <HAL_PWREx_ControlVoltageScaling>
 8000712:	4603      	mov	r3, r0
 8000714:	2b00      	cmp	r3, #0
 8000716:	d001      	beq.n	800071c <SystemClock_Config+0x34>
  {
    Error_Handler();
 8000718:	f000 fabc 	bl	8000c94 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800071c:	2301      	movs	r3, #1
 800071e:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 8000720:	f44f 23a0 	mov.w	r3, #327680	; 0x50000
 8000724:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000726:	2302      	movs	r3, #2
 8000728:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800072a:	2303      	movs	r3, #3
 800072c:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 800072e:	2301      	movs	r3, #1
 8000730:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLN = 20;
 8000732:	2314      	movs	r3, #20
 8000734:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8000736:	2307      	movs	r3, #7
 8000738:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 800073a:	2302      	movs	r3, #2
 800073c:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 800073e:	2302      	movs	r3, #2
 8000740:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000742:	f107 0314 	add.w	r3, r7, #20
 8000746:	4618      	mov	r0, r3
 8000748:	f003 fe76 	bl	8004438 <HAL_RCC_OscConfig>
 800074c:	4603      	mov	r3, r0
 800074e:	2b00      	cmp	r3, #0
 8000750:	d001      	beq.n	8000756 <SystemClock_Config+0x6e>
  {
    Error_Handler();
 8000752:	f000 fa9f 	bl	8000c94 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000756:	230f      	movs	r3, #15
 8000758:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800075a:	2303      	movs	r3, #3
 800075c:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800075e:	2300      	movs	r3, #0
 8000760:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000762:	2300      	movs	r3, #0
 8000764:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000766:	2300      	movs	r3, #0
 8000768:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 800076a:	463b      	mov	r3, r7
 800076c:	2104      	movs	r1, #4
 800076e:	4618      	mov	r0, r3
 8000770:	f004 fa3e 	bl	8004bf0 <HAL_RCC_ClockConfig>
 8000774:	4603      	mov	r3, r0
 8000776:	2b00      	cmp	r3, #0
 8000778:	d001      	beq.n	800077e <SystemClock_Config+0x96>
  {
    Error_Handler();
 800077a:	f000 fa8b 	bl	8000c94 <Error_Handler>
  }
}
 800077e:	bf00      	nop
 8000780:	3758      	adds	r7, #88	; 0x58
 8000782:	46bd      	mov	sp, r7
 8000784:	bd80      	pop	{r7, pc}
	...

08000788 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8000788:	b580      	push	{r7, lr}
 800078a:	b08a      	sub	sp, #40	; 0x28
 800078c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 800078e:	f107 031c 	add.w	r3, r7, #28
 8000792:	2200      	movs	r2, #0
 8000794:	601a      	str	r2, [r3, #0]
 8000796:	605a      	str	r2, [r3, #4]
 8000798:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 800079a:	1d3b      	adds	r3, r7, #4
 800079c:	2200      	movs	r2, #0
 800079e:	601a      	str	r2, [r3, #0]
 80007a0:	605a      	str	r2, [r3, #4]
 80007a2:	609a      	str	r2, [r3, #8]
 80007a4:	60da      	str	r2, [r3, #12]
 80007a6:	611a      	str	r2, [r3, #16]
 80007a8:	615a      	str	r2, [r3, #20]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 80007aa:	4b37      	ldr	r3, [pc, #220]	; (8000888 <MX_ADC1_Init+0x100>)
 80007ac:	4a37      	ldr	r2, [pc, #220]	; (800088c <MX_ADC1_Init+0x104>)
 80007ae:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 80007b0:	4b35      	ldr	r3, [pc, #212]	; (8000888 <MX_ADC1_Init+0x100>)
 80007b2:	2200      	movs	r2, #0
 80007b4:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80007b6:	4b34      	ldr	r3, [pc, #208]	; (8000888 <MX_ADC1_Init+0x100>)
 80007b8:	2200      	movs	r2, #0
 80007ba:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80007bc:	4b32      	ldr	r3, [pc, #200]	; (8000888 <MX_ADC1_Init+0x100>)
 80007be:	2200      	movs	r2, #0
 80007c0:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 80007c2:	4b31      	ldr	r3, [pc, #196]	; (8000888 <MX_ADC1_Init+0x100>)
 80007c4:	2201      	movs	r2, #1
 80007c6:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80007c8:	4b2f      	ldr	r3, [pc, #188]	; (8000888 <MX_ADC1_Init+0x100>)
 80007ca:	2204      	movs	r2, #4
 80007cc:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 80007ce:	4b2e      	ldr	r3, [pc, #184]	; (8000888 <MX_ADC1_Init+0x100>)
 80007d0:	2200      	movs	r2, #0
 80007d2:	761a      	strb	r2, [r3, #24]
  hadc1.Init.ContinuousConvMode = ENABLE;
 80007d4:	4b2c      	ldr	r3, [pc, #176]	; (8000888 <MX_ADC1_Init+0x100>)
 80007d6:	2201      	movs	r2, #1
 80007d8:	765a      	strb	r2, [r3, #25]
  hadc1.Init.NbrOfConversion = 2;
 80007da:	4b2b      	ldr	r3, [pc, #172]	; (8000888 <MX_ADC1_Init+0x100>)
 80007dc:	2202      	movs	r2, #2
 80007de:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80007e0:	4b29      	ldr	r3, [pc, #164]	; (8000888 <MX_ADC1_Init+0x100>)
 80007e2:	2200      	movs	r2, #0
 80007e4:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConv = ADC_EXTERNALTRIG_T6_TRGO;
 80007e8:	4b27      	ldr	r3, [pc, #156]	; (8000888 <MX_ADC1_Init+0x100>)
 80007ea:	f44f 62e8 	mov.w	r2, #1856	; 0x740
 80007ee:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 80007f0:	4b25      	ldr	r3, [pc, #148]	; (8000888 <MX_ADC1_Init+0x100>)
 80007f2:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80007f6:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.DMAContinuousRequests = ENABLE;
 80007f8:	4b23      	ldr	r3, [pc, #140]	; (8000888 <MX_ADC1_Init+0x100>)
 80007fa:	2201      	movs	r2, #1
 80007fc:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8000800:	4b21      	ldr	r3, [pc, #132]	; (8000888 <MX_ADC1_Init+0x100>)
 8000802:	2200      	movs	r2, #0
 8000804:	635a      	str	r2, [r3, #52]	; 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 8000806:	4b20      	ldr	r3, [pc, #128]	; (8000888 <MX_ADC1_Init+0x100>)
 8000808:	2200      	movs	r2, #0
 800080a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800080e:	481e      	ldr	r0, [pc, #120]	; (8000888 <MX_ADC1_Init+0x100>)
 8000810:	f001 f806 	bl	8001820 <HAL_ADC_Init>
 8000814:	4603      	mov	r3, r0
 8000816:	2b00      	cmp	r3, #0
 8000818:	d001      	beq.n	800081e <MX_ADC1_Init+0x96>
  {
    Error_Handler();
 800081a:	f000 fa3b 	bl	8000c94 <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 800081e:	2300      	movs	r3, #0
 8000820:	61fb      	str	r3, [r7, #28]
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8000822:	f107 031c 	add.w	r3, r7, #28
 8000826:	4619      	mov	r1, r3
 8000828:	4817      	ldr	r0, [pc, #92]	; (8000888 <MX_ADC1_Init+0x100>)
 800082a:	f002 f869 	bl	8002900 <HAL_ADCEx_MultiModeConfigChannel>
 800082e:	4603      	mov	r3, r0
 8000830:	2b00      	cmp	r3, #0
 8000832:	d001      	beq.n	8000838 <MX_ADC1_Init+0xb0>
  {
    Error_Handler();
 8000834:	f000 fa2e 	bl	8000c94 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_5;
 8000838:	4b15      	ldr	r3, [pc, #84]	; (8000890 <MX_ADC1_Init+0x108>)
 800083a:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 800083c:	2306      	movs	r3, #6
 800083e:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_247CYCLES_5;
 8000840:	2306      	movs	r3, #6
 8000842:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8000844:	237f      	movs	r3, #127	; 0x7f
 8000846:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8000848:	2304      	movs	r3, #4
 800084a:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 800084c:	2300      	movs	r3, #0
 800084e:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000850:	1d3b      	adds	r3, r7, #4
 8000852:	4619      	mov	r1, r3
 8000854:	480c      	ldr	r0, [pc, #48]	; (8000888 <MX_ADC1_Init+0x100>)
 8000856:	f001 fa0d 	bl	8001c74 <HAL_ADC_ConfigChannel>
 800085a:	4603      	mov	r3, r0
 800085c:	2b00      	cmp	r3, #0
 800085e:	d001      	beq.n	8000864 <MX_ADC1_Init+0xdc>
  {
    Error_Handler();
 8000860:	f000 fa18 	bl	8000c94 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_6;
 8000864:	4b0b      	ldr	r3, [pc, #44]	; (8000894 <MX_ADC1_Init+0x10c>)
 8000866:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 8000868:	230c      	movs	r3, #12
 800086a:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800086c:	1d3b      	adds	r3, r7, #4
 800086e:	4619      	mov	r1, r3
 8000870:	4805      	ldr	r0, [pc, #20]	; (8000888 <MX_ADC1_Init+0x100>)
 8000872:	f001 f9ff 	bl	8001c74 <HAL_ADC_ConfigChannel>
 8000876:	4603      	mov	r3, r0
 8000878:	2b00      	cmp	r3, #0
 800087a:	d001      	beq.n	8000880 <MX_ADC1_Init+0xf8>
  {
    Error_Handler();
 800087c:	f000 fa0a 	bl	8000c94 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000880:	bf00      	nop
 8000882:	3728      	adds	r7, #40	; 0x28
 8000884:	46bd      	mov	sp, r7
 8000886:	bd80      	pop	{r7, pc}
 8000888:	20000084 	.word	0x20000084
 800088c:	50040000 	.word	0x50040000
 8000890:	14f00020 	.word	0x14f00020
 8000894:	19200040 	.word	0x19200040

08000898 <MX_CAN1_Init>:
  * @brief CAN1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_CAN1_Init(void)
{
 8000898:	b580      	push	{r7, lr}
 800089a:	b08a      	sub	sp, #40	; 0x28
 800089c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN CAN1_Init 1 */
	CAN_FilterTypeDef sFilterConfig;

  /* USER CODE END CAN1_Init 1 */
  hcan1.Instance = CAN1;
 800089e:	4b28      	ldr	r3, [pc, #160]	; (8000940 <MX_CAN1_Init+0xa8>)
 80008a0:	4a28      	ldr	r2, [pc, #160]	; (8000944 <MX_CAN1_Init+0xac>)
 80008a2:	601a      	str	r2, [r3, #0]
  hcan1.Init.Prescaler = 5;
 80008a4:	4b26      	ldr	r3, [pc, #152]	; (8000940 <MX_CAN1_Init+0xa8>)
 80008a6:	2205      	movs	r2, #5
 80008a8:	605a      	str	r2, [r3, #4]
  hcan1.Init.Mode = CAN_MODE_NORMAL;
 80008aa:	4b25      	ldr	r3, [pc, #148]	; (8000940 <MX_CAN1_Init+0xa8>)
 80008ac:	2200      	movs	r2, #0
 80008ae:	609a      	str	r2, [r3, #8]
  hcan1.Init.SyncJumpWidth = CAN_SJW_1TQ;
 80008b0:	4b23      	ldr	r3, [pc, #140]	; (8000940 <MX_CAN1_Init+0xa8>)
 80008b2:	2200      	movs	r2, #0
 80008b4:	60da      	str	r2, [r3, #12]
  hcan1.Init.TimeSeg1 = CAN_BS1_13TQ;
 80008b6:	4b22      	ldr	r3, [pc, #136]	; (8000940 <MX_CAN1_Init+0xa8>)
 80008b8:	f44f 2240 	mov.w	r2, #786432	; 0xc0000
 80008bc:	611a      	str	r2, [r3, #16]
  hcan1.Init.TimeSeg2 = CAN_BS2_2TQ;
 80008be:	4b20      	ldr	r3, [pc, #128]	; (8000940 <MX_CAN1_Init+0xa8>)
 80008c0:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 80008c4:	615a      	str	r2, [r3, #20]
  hcan1.Init.TimeTriggeredMode = DISABLE;
 80008c6:	4b1e      	ldr	r3, [pc, #120]	; (8000940 <MX_CAN1_Init+0xa8>)
 80008c8:	2200      	movs	r2, #0
 80008ca:	761a      	strb	r2, [r3, #24]
  hcan1.Init.AutoBusOff = DISABLE;
 80008cc:	4b1c      	ldr	r3, [pc, #112]	; (8000940 <MX_CAN1_Init+0xa8>)
 80008ce:	2200      	movs	r2, #0
 80008d0:	765a      	strb	r2, [r3, #25]
  hcan1.Init.AutoWakeUp = DISABLE;
 80008d2:	4b1b      	ldr	r3, [pc, #108]	; (8000940 <MX_CAN1_Init+0xa8>)
 80008d4:	2200      	movs	r2, #0
 80008d6:	769a      	strb	r2, [r3, #26]
  hcan1.Init.AutoRetransmission = DISABLE;
 80008d8:	4b19      	ldr	r3, [pc, #100]	; (8000940 <MX_CAN1_Init+0xa8>)
 80008da:	2200      	movs	r2, #0
 80008dc:	76da      	strb	r2, [r3, #27]
  hcan1.Init.ReceiveFifoLocked = DISABLE;
 80008de:	4b18      	ldr	r3, [pc, #96]	; (8000940 <MX_CAN1_Init+0xa8>)
 80008e0:	2200      	movs	r2, #0
 80008e2:	771a      	strb	r2, [r3, #28]
  hcan1.Init.TransmitFifoPriority = DISABLE;
 80008e4:	4b16      	ldr	r3, [pc, #88]	; (8000940 <MX_CAN1_Init+0xa8>)
 80008e6:	2200      	movs	r2, #0
 80008e8:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan1) != HAL_OK)
 80008ea:	4815      	ldr	r0, [pc, #84]	; (8000940 <MX_CAN1_Init+0xa8>)
 80008ec:	f002 f8b8 	bl	8002a60 <HAL_CAN_Init>
 80008f0:	4603      	mov	r3, r0
 80008f2:	2b00      	cmp	r3, #0
 80008f4:	d001      	beq.n	80008fa <MX_CAN1_Init+0x62>
  {
    Error_Handler();
 80008f6:	f000 f9cd 	bl	8000c94 <Error_Handler>
  }
  /* USER CODE BEGIN CAN1_Init 2 */
  sFilterConfig.FilterBank = 0;
 80008fa:	2300      	movs	r3, #0
 80008fc:	617b      	str	r3, [r7, #20]
  sFilterConfig.FilterMode = CAN_FILTERMODE_IDMASK;
 80008fe:	2300      	movs	r3, #0
 8000900:	61bb      	str	r3, [r7, #24]
  sFilterConfig.FilterScale = CAN_FILTERSCALE_32BIT;
 8000902:	2301      	movs	r3, #1
 8000904:	61fb      	str	r3, [r7, #28]
  sFilterConfig.FilterIdHigh = 0x0000;
 8000906:	2300      	movs	r3, #0
 8000908:	603b      	str	r3, [r7, #0]
  sFilterConfig.FilterIdLow = 0x0000;
 800090a:	2300      	movs	r3, #0
 800090c:	607b      	str	r3, [r7, #4]
  sFilterConfig.FilterMaskIdHigh = 0x0000;
 800090e:	2300      	movs	r3, #0
 8000910:	60bb      	str	r3, [r7, #8]
  sFilterConfig.FilterMaskIdLow = 0x0000;
 8000912:	2300      	movs	r3, #0
 8000914:	60fb      	str	r3, [r7, #12]
  sFilterConfig.FilterFIFOAssignment = CAN_RX_FIFO0;
 8000916:	2300      	movs	r3, #0
 8000918:	613b      	str	r3, [r7, #16]
  sFilterConfig.FilterActivation = ENABLE;
 800091a:	2301      	movs	r3, #1
 800091c:	623b      	str	r3, [r7, #32]
  sFilterConfig.SlaveStartFilterBank = 14;
 800091e:	230e      	movs	r3, #14
 8000920:	627b      	str	r3, [r7, #36]	; 0x24

  if(HAL_CAN_ConfigFilter(&hcan1, &sFilterConfig) != HAL_OK){
 8000922:	463b      	mov	r3, r7
 8000924:	4619      	mov	r1, r3
 8000926:	4806      	ldr	r0, [pc, #24]	; (8000940 <MX_CAN1_Init+0xa8>)
 8000928:	f002 f995 	bl	8002c56 <HAL_CAN_ConfigFilter>
 800092c:	4603      	mov	r3, r0
 800092e:	2b00      	cmp	r3, #0
 8000930:	d001      	beq.n	8000936 <MX_CAN1_Init+0x9e>
      /* Filter configuration Error */
      Error_Handler();
 8000932:	f000 f9af 	bl	8000c94 <Error_Handler>
    }
  /* USER CODE END CAN1_Init 2 */

}
 8000936:	bf00      	nop
 8000938:	3728      	adds	r7, #40	; 0x28
 800093a:	46bd      	mov	sp, r7
 800093c:	bd80      	pop	{r7, pc}
 800093e:	bf00      	nop
 8000940:	20000130 	.word	0x20000130
 8000944:	40006400 	.word	0x40006400

08000948 <MX_DAC1_Init>:
  * @brief DAC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_DAC1_Init(void)
{
 8000948:	b580      	push	{r7, lr}
 800094a:	b08a      	sub	sp, #40	; 0x28
 800094c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC1_Init 0 */

  /* USER CODE END DAC1_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 800094e:	1d3b      	adds	r3, r7, #4
 8000950:	2224      	movs	r2, #36	; 0x24
 8000952:	2100      	movs	r1, #0
 8000954:	4618      	mov	r0, r3
 8000956:	f006 fc77 	bl	8007248 <memset>

  /* USER CODE END DAC1_Init 1 */

  /** DAC Initialization
  */
  hdac1.Instance = DAC1;
 800095a:	4b12      	ldr	r3, [pc, #72]	; (80009a4 <MX_DAC1_Init+0x5c>)
 800095c:	4a12      	ldr	r2, [pc, #72]	; (80009a8 <MX_DAC1_Init+0x60>)
 800095e:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac1) != HAL_OK)
 8000960:	4810      	ldr	r0, [pc, #64]	; (80009a4 <MX_DAC1_Init+0x5c>)
 8000962:	f002 fd8c 	bl	800347e <HAL_DAC_Init>
 8000966:	4603      	mov	r3, r0
 8000968:	2b00      	cmp	r3, #0
 800096a:	d001      	beq.n	8000970 <MX_DAC1_Init+0x28>
  {
    Error_Handler();
 800096c:	f000 f992 	bl	8000c94 <Error_Handler>
  }

  /** DAC channel OUT1 config
  */
  sConfig.DAC_SampleAndHold = DAC_SAMPLEANDHOLD_DISABLE;
 8000970:	2300      	movs	r3, #0
 8000972:	607b      	str	r3, [r7, #4]
  sConfig.DAC_Trigger = DAC_TRIGGER_T6_TRGO;
 8000974:	2304      	movs	r3, #4
 8000976:	60bb      	str	r3, [r7, #8]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 8000978:	2300      	movs	r3, #0
 800097a:	60fb      	str	r3, [r7, #12]
  sConfig.DAC_ConnectOnChipPeripheral = DAC_CHIPCONNECT_DISABLE;
 800097c:	2300      	movs	r3, #0
 800097e:	613b      	str	r3, [r7, #16]
  sConfig.DAC_UserTrimming = DAC_TRIMMING_FACTORY;
 8000980:	2300      	movs	r3, #0
 8000982:	617b      	str	r3, [r7, #20]
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 8000984:	1d3b      	adds	r3, r7, #4
 8000986:	2200      	movs	r2, #0
 8000988:	4619      	mov	r1, r3
 800098a:	4806      	ldr	r0, [pc, #24]	; (80009a4 <MX_DAC1_Init+0x5c>)
 800098c:	f002 fefd 	bl	800378a <HAL_DAC_ConfigChannel>
 8000990:	4603      	mov	r3, r0
 8000992:	2b00      	cmp	r3, #0
 8000994:	d001      	beq.n	800099a <MX_DAC1_Init+0x52>
  {
    Error_Handler();
 8000996:	f000 f97d 	bl	8000c94 <Error_Handler>
  }
  /* USER CODE BEGIN DAC1_Init 2 */

  /* USER CODE END DAC1_Init 2 */

}
 800099a:	bf00      	nop
 800099c:	3728      	adds	r7, #40	; 0x28
 800099e:	46bd      	mov	sp, r7
 80009a0:	bd80      	pop	{r7, pc}
 80009a2:	bf00      	nop
 80009a4:	20000158 	.word	0x20000158
 80009a8:	40007400 	.word	0x40007400

080009ac <MX_TIM6_Init>:
  * @brief TIM6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM6_Init(void)
{
 80009ac:	b580      	push	{r7, lr}
 80009ae:	b084      	sub	sp, #16
 80009b0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80009b2:	1d3b      	adds	r3, r7, #4
 80009b4:	2200      	movs	r2, #0
 80009b6:	601a      	str	r2, [r3, #0]
 80009b8:	605a      	str	r2, [r3, #4]
 80009ba:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 80009bc:	4b14      	ldr	r3, [pc, #80]	; (8000a10 <MX_TIM6_Init+0x64>)
 80009be:	4a15      	ldr	r2, [pc, #84]	; (8000a14 <MX_TIM6_Init+0x68>)
 80009c0:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 0;
 80009c2:	4b13      	ldr	r3, [pc, #76]	; (8000a10 <MX_TIM6_Init+0x64>)
 80009c4:	2200      	movs	r2, #0
 80009c6:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 80009c8:	4b11      	ldr	r3, [pc, #68]	; (8000a10 <MX_TIM6_Init+0x64>)
 80009ca:	2200      	movs	r2, #0
 80009cc:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 65535;
 80009ce:	4b10      	ldr	r3, [pc, #64]	; (8000a10 <MX_TIM6_Init+0x64>)
 80009d0:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80009d4:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80009d6:	4b0e      	ldr	r3, [pc, #56]	; (8000a10 <MX_TIM6_Init+0x64>)
 80009d8:	2200      	movs	r2, #0
 80009da:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 80009dc:	480c      	ldr	r0, [pc, #48]	; (8000a10 <MX_TIM6_Init+0x64>)
 80009de:	f004 ffe7 	bl	80059b0 <HAL_TIM_Base_Init>
 80009e2:	4603      	mov	r3, r0
 80009e4:	2b00      	cmp	r3, #0
 80009e6:	d001      	beq.n	80009ec <MX_TIM6_Init+0x40>
  {
    Error_Handler();
 80009e8:	f000 f954 	bl	8000c94 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 80009ec:	2320      	movs	r3, #32
 80009ee:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80009f0:	2300      	movs	r3, #0
 80009f2:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 80009f4:	1d3b      	adds	r3, r7, #4
 80009f6:	4619      	mov	r1, r3
 80009f8:	4805      	ldr	r0, [pc, #20]	; (8000a10 <MX_TIM6_Init+0x64>)
 80009fa:	f005 fa65 	bl	8005ec8 <HAL_TIMEx_MasterConfigSynchronization>
 80009fe:	4603      	mov	r3, r0
 8000a00:	2b00      	cmp	r3, #0
 8000a02:	d001      	beq.n	8000a08 <MX_TIM6_Init+0x5c>
  {
    Error_Handler();
 8000a04:	f000 f946 	bl	8000c94 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 8000a08:	bf00      	nop
 8000a0a:	3710      	adds	r7, #16
 8000a0c:	46bd      	mov	sp, r7
 8000a0e:	bd80      	pop	{r7, pc}
 8000a10:	200001b4 	.word	0x200001b4
 8000a14:	40001000 	.word	0x40001000

08000a18 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000a18:	b580      	push	{r7, lr}
 8000a1a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000a1c:	4b14      	ldr	r3, [pc, #80]	; (8000a70 <MX_USART2_UART_Init+0x58>)
 8000a1e:	4a15      	ldr	r2, [pc, #84]	; (8000a74 <MX_USART2_UART_Init+0x5c>)
 8000a20:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000a22:	4b13      	ldr	r3, [pc, #76]	; (8000a70 <MX_USART2_UART_Init+0x58>)
 8000a24:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000a28:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000a2a:	4b11      	ldr	r3, [pc, #68]	; (8000a70 <MX_USART2_UART_Init+0x58>)
 8000a2c:	2200      	movs	r2, #0
 8000a2e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000a30:	4b0f      	ldr	r3, [pc, #60]	; (8000a70 <MX_USART2_UART_Init+0x58>)
 8000a32:	2200      	movs	r2, #0
 8000a34:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000a36:	4b0e      	ldr	r3, [pc, #56]	; (8000a70 <MX_USART2_UART_Init+0x58>)
 8000a38:	2200      	movs	r2, #0
 8000a3a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000a3c:	4b0c      	ldr	r3, [pc, #48]	; (8000a70 <MX_USART2_UART_Init+0x58>)
 8000a3e:	220c      	movs	r2, #12
 8000a40:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000a42:	4b0b      	ldr	r3, [pc, #44]	; (8000a70 <MX_USART2_UART_Init+0x58>)
 8000a44:	2200      	movs	r2, #0
 8000a46:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000a48:	4b09      	ldr	r3, [pc, #36]	; (8000a70 <MX_USART2_UART_Init+0x58>)
 8000a4a:	2200      	movs	r2, #0
 8000a4c:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000a4e:	4b08      	ldr	r3, [pc, #32]	; (8000a70 <MX_USART2_UART_Init+0x58>)
 8000a50:	2200      	movs	r2, #0
 8000a52:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000a54:	4b06      	ldr	r3, [pc, #24]	; (8000a70 <MX_USART2_UART_Init+0x58>)
 8000a56:	2200      	movs	r2, #0
 8000a58:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000a5a:	4805      	ldr	r0, [pc, #20]	; (8000a70 <MX_USART2_UART_Init+0x58>)
 8000a5c:	f005 fada 	bl	8006014 <HAL_UART_Init>
 8000a60:	4603      	mov	r3, r0
 8000a62:	2b00      	cmp	r3, #0
 8000a64:	d001      	beq.n	8000a6a <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8000a66:	f000 f915 	bl	8000c94 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000a6a:	bf00      	nop
 8000a6c:	bd80      	pop	{r7, pc}
 8000a6e:	bf00      	nop
 8000a70:	20000200 	.word	0x20000200
 8000a74:	40004400 	.word	0x40004400

08000a78 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8000a78:	b580      	push	{r7, lr}
 8000a7a:	b082      	sub	sp, #8
 8000a7c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000a7e:	4b10      	ldr	r3, [pc, #64]	; (8000ac0 <MX_DMA_Init+0x48>)
 8000a80:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8000a82:	4a0f      	ldr	r2, [pc, #60]	; (8000ac0 <MX_DMA_Init+0x48>)
 8000a84:	f043 0301 	orr.w	r3, r3, #1
 8000a88:	6493      	str	r3, [r2, #72]	; 0x48
 8000a8a:	4b0d      	ldr	r3, [pc, #52]	; (8000ac0 <MX_DMA_Init+0x48>)
 8000a8c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8000a8e:	f003 0301 	and.w	r3, r3, #1
 8000a92:	607b      	str	r3, [r7, #4]
 8000a94:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8000a96:	2200      	movs	r2, #0
 8000a98:	2100      	movs	r1, #0
 8000a9a:	200b      	movs	r0, #11
 8000a9c:	f002 fcb9 	bl	8003412 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8000aa0:	200b      	movs	r0, #11
 8000aa2:	f002 fcd2 	bl	800344a <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel3_IRQn, 0, 0);
 8000aa6:	2200      	movs	r2, #0
 8000aa8:	2100      	movs	r1, #0
 8000aaa:	200d      	movs	r0, #13
 8000aac:	f002 fcb1 	bl	8003412 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel3_IRQn);
 8000ab0:	200d      	movs	r0, #13
 8000ab2:	f002 fcca 	bl	800344a <HAL_NVIC_EnableIRQ>

}
 8000ab6:	bf00      	nop
 8000ab8:	3708      	adds	r7, #8
 8000aba:	46bd      	mov	sp, r7
 8000abc:	bd80      	pop	{r7, pc}
 8000abe:	bf00      	nop
 8000ac0:	40021000 	.word	0x40021000

08000ac4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000ac4:	b580      	push	{r7, lr}
 8000ac6:	b08a      	sub	sp, #40	; 0x28
 8000ac8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000aca:	f107 0314 	add.w	r3, r7, #20
 8000ace:	2200      	movs	r2, #0
 8000ad0:	601a      	str	r2, [r3, #0]
 8000ad2:	605a      	str	r2, [r3, #4]
 8000ad4:	609a      	str	r2, [r3, #8]
 8000ad6:	60da      	str	r2, [r3, #12]
 8000ad8:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000ada:	4b21      	ldr	r3, [pc, #132]	; (8000b60 <MX_GPIO_Init+0x9c>)
 8000adc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000ade:	4a20      	ldr	r2, [pc, #128]	; (8000b60 <MX_GPIO_Init+0x9c>)
 8000ae0:	f043 0304 	orr.w	r3, r3, #4
 8000ae4:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000ae6:	4b1e      	ldr	r3, [pc, #120]	; (8000b60 <MX_GPIO_Init+0x9c>)
 8000ae8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000aea:	f003 0304 	and.w	r3, r3, #4
 8000aee:	613b      	str	r3, [r7, #16]
 8000af0:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000af2:	4b1b      	ldr	r3, [pc, #108]	; (8000b60 <MX_GPIO_Init+0x9c>)
 8000af4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000af6:	4a1a      	ldr	r2, [pc, #104]	; (8000b60 <MX_GPIO_Init+0x9c>)
 8000af8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000afc:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000afe:	4b18      	ldr	r3, [pc, #96]	; (8000b60 <MX_GPIO_Init+0x9c>)
 8000b00:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000b02:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000b06:	60fb      	str	r3, [r7, #12]
 8000b08:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000b0a:	4b15      	ldr	r3, [pc, #84]	; (8000b60 <MX_GPIO_Init+0x9c>)
 8000b0c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000b0e:	4a14      	ldr	r2, [pc, #80]	; (8000b60 <MX_GPIO_Init+0x9c>)
 8000b10:	f043 0301 	orr.w	r3, r3, #1
 8000b14:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000b16:	4b12      	ldr	r3, [pc, #72]	; (8000b60 <MX_GPIO_Init+0x9c>)
 8000b18:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000b1a:	f003 0301 	and.w	r3, r3, #1
 8000b1e:	60bb      	str	r3, [r7, #8]
 8000b20:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000b22:	4b0f      	ldr	r3, [pc, #60]	; (8000b60 <MX_GPIO_Init+0x9c>)
 8000b24:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000b26:	4a0e      	ldr	r2, [pc, #56]	; (8000b60 <MX_GPIO_Init+0x9c>)
 8000b28:	f043 0302 	orr.w	r3, r3, #2
 8000b2c:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000b2e:	4b0c      	ldr	r3, [pc, #48]	; (8000b60 <MX_GPIO_Init+0x9c>)
 8000b30:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000b32:	f003 0302 	and.w	r3, r3, #2
 8000b36:	607b      	str	r3, [r7, #4]
 8000b38:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000b3a:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000b3e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000b40:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 8000b44:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b46:	2300      	movs	r3, #0
 8000b48:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000b4a:	f107 0314 	add.w	r3, r7, #20
 8000b4e:	4619      	mov	r1, r3
 8000b50:	4804      	ldr	r0, [pc, #16]	; (8000b64 <MX_GPIO_Init+0xa0>)
 8000b52:	f003 fa4b 	bl	8003fec <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000b56:	bf00      	nop
 8000b58:	3728      	adds	r7, #40	; 0x28
 8000b5a:	46bd      	mov	sp, r7
 8000b5c:	bd80      	pop	{r7, pc}
 8000b5e:	bf00      	nop
 8000b60:	40021000 	.word	0x40021000
 8000b64:	48000800 	.word	0x48000800

08000b68 <dacInput>:

/* USER CODE BEGIN 4 */

uint32_t dacInput(uint16_t adcinput1, uint16_t adcinput2){
 8000b68:	b590      	push	{r4, r7, lr}
 8000b6a:	b087      	sub	sp, #28
 8000b6c:	af00      	add	r7, sp, #0
 8000b6e:	4603      	mov	r3, r0
 8000b70:	460a      	mov	r2, r1
 8000b72:	80fb      	strh	r3, [r7, #6]
 8000b74:	4613      	mov	r3, r2
 8000b76:	80bb      	strh	r3, [r7, #4]
	static uint16_t counter = 0;
	static uint32_t rawcheck1 = 0;
	static uint32_t rawcheck2 = 0;

	uint32_t out = 0;
 8000b78:	2300      	movs	r3, #0
 8000b7a:	617b      	str	r3, [r7, #20]

	uint32_t raw1 = adcinput1;
 8000b7c:	88fb      	ldrh	r3, [r7, #6]
 8000b7e:	613b      	str	r3, [r7, #16]
	uint32_t raw2 = adcinput2*9/8;
 8000b80:	88ba      	ldrh	r2, [r7, #4]
 8000b82:	4613      	mov	r3, r2
 8000b84:	00db      	lsls	r3, r3, #3
 8000b86:	4413      	add	r3, r2
 8000b88:	2b00      	cmp	r3, #0
 8000b8a:	da00      	bge.n	8000b8e <dacInput+0x26>
 8000b8c:	3307      	adds	r3, #7
 8000b8e:	10db      	asrs	r3, r3, #3
 8000b90:	60fb      	str	r3, [r7, #12]

	uint32_t deviationCheck = abs(raw1-raw2)/100;
 8000b92:	693a      	ldr	r2, [r7, #16]
 8000b94:	68fb      	ldr	r3, [r7, #12]
 8000b96:	1ad3      	subs	r3, r2, r3
 8000b98:	2b00      	cmp	r3, #0
 8000b9a:	bfb8      	it	lt
 8000b9c:	425b      	neglt	r3, r3
 8000b9e:	4a36      	ldr	r2, [pc, #216]	; (8000c78 <dacInput+0x110>)
 8000ba0:	fb82 1203 	smull	r1, r2, r2, r3
 8000ba4:	1152      	asrs	r2, r2, #5
 8000ba6:	17db      	asrs	r3, r3, #31
 8000ba8:	1ad3      	subs	r3, r2, r3
 8000baa:	60bb      	str	r3, [r7, #8]

	//check if both values are same for 1 second
	if((raw1!=0) && (raw2!=0) && raw1 == raw2){
 8000bac:	693b      	ldr	r3, [r7, #16]
 8000bae:	2b00      	cmp	r3, #0
 8000bb0:	d042      	beq.n	8000c38 <dacInput+0xd0>
 8000bb2:	68fb      	ldr	r3, [r7, #12]
 8000bb4:	2b00      	cmp	r3, #0
 8000bb6:	d03f      	beq.n	8000c38 <dacInput+0xd0>
 8000bb8:	693a      	ldr	r2, [r7, #16]
 8000bba:	68fb      	ldr	r3, [r7, #12]
 8000bbc:	429a      	cmp	r2, r3
 8000bbe:	d13b      	bne.n	8000c38 <dacInput+0xd0>
		//check if raw1 is continuously the same
		if((raw1 != rawcheck1) && (raw2 != rawcheck2)){
 8000bc0:	4b2e      	ldr	r3, [pc, #184]	; (8000c7c <dacInput+0x114>)
 8000bc2:	681b      	ldr	r3, [r3, #0]
 8000bc4:	693a      	ldr	r2, [r7, #16]
 8000bc6:	429a      	cmp	r2, r3
 8000bc8:	d007      	beq.n	8000bda <dacInput+0x72>
 8000bca:	4b2d      	ldr	r3, [pc, #180]	; (8000c80 <dacInput+0x118>)
 8000bcc:	681b      	ldr	r3, [r3, #0]
 8000bce:	68fa      	ldr	r2, [r7, #12]
 8000bd0:	429a      	cmp	r2, r3
 8000bd2:	d002      	beq.n	8000bda <dacInput+0x72>
			counter = 0;
 8000bd4:	4b2b      	ldr	r3, [pc, #172]	; (8000c84 <dacInput+0x11c>)
 8000bd6:	2200      	movs	r2, #0
 8000bd8:	801a      	strh	r2, [r3, #0]
		}
		//set static value to be compared later
		rawcheck1 = raw1;
 8000bda:	4a28      	ldr	r2, [pc, #160]	; (8000c7c <dacInput+0x114>)
 8000bdc:	693b      	ldr	r3, [r7, #16]
 8000bde:	6013      	str	r3, [r2, #0]
		rawcheck2 = raw2;
 8000be0:	4a27      	ldr	r2, [pc, #156]	; (8000c80 <dacInput+0x118>)
 8000be2:	68fb      	ldr	r3, [r7, #12]
 8000be4:	6013      	str	r3, [r2, #0]

		counter++;
 8000be6:	4b27      	ldr	r3, [pc, #156]	; (8000c84 <dacInput+0x11c>)
 8000be8:	881b      	ldrh	r3, [r3, #0]
 8000bea:	3301      	adds	r3, #1
 8000bec:	b29a      	uxth	r2, r3
 8000bee:	4b25      	ldr	r3, [pc, #148]	; (8000c84 <dacInput+0x11c>)
 8000bf0:	801a      	strh	r2, [r3, #0]

		if(counter > 999){
 8000bf2:	4b24      	ldr	r3, [pc, #144]	; (8000c84 <dacInput+0x11c>)
 8000bf4:	881b      	ldrh	r3, [r3, #0]
 8000bf6:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8000bfa:	d337      	bcc.n	8000c6c <dacInput+0x104>
			counter = 0;
 8000bfc:	4b21      	ldr	r3, [pc, #132]	; (8000c84 <dacInput+0x11c>)
 8000bfe:	2200      	movs	r2, #0
 8000c00:	801a      	strh	r2, [r3, #0]
			//compare to see if they are still the same
			if(rawcheck1 == raw1 && rawcheck2 == raw2){
 8000c02:	4b1e      	ldr	r3, [pc, #120]	; (8000c7c <dacInput+0x114>)
 8000c04:	681b      	ldr	r3, [r3, #0]
 8000c06:	693a      	ldr	r2, [r7, #16]
 8000c08:	429a      	cmp	r2, r3
 8000c0a:	d12f      	bne.n	8000c6c <dacInput+0x104>
 8000c0c:	4b1c      	ldr	r3, [pc, #112]	; (8000c80 <dacInput+0x118>)
 8000c0e:	681b      	ldr	r3, [r3, #0]
 8000c10:	68fa      	ldr	r2, [r7, #12]
 8000c12:	429a      	cmp	r2, r3
 8000c14:	d12a      	bne.n	8000c6c <dacInput+0x104>
				out = 0;
 8000c16:	2300      	movs	r3, #0
 8000c18:	617b      	str	r3, [r7, #20]
				HAL_UART_Transmit(&huart2, (uint8_t*)potShortPedal, strlen(potShortPedal), 100);
 8000c1a:	4b1b      	ldr	r3, [pc, #108]	; (8000c88 <dacInput+0x120>)
 8000c1c:	681c      	ldr	r4, [r3, #0]
 8000c1e:	4b1a      	ldr	r3, [pc, #104]	; (8000c88 <dacInput+0x120>)
 8000c20:	681b      	ldr	r3, [r3, #0]
 8000c22:	4618      	mov	r0, r3
 8000c24:	f7ff fad4 	bl	80001d0 <strlen>
 8000c28:	4603      	mov	r3, r0
 8000c2a:	b29a      	uxth	r2, r3
 8000c2c:	2364      	movs	r3, #100	; 0x64
 8000c2e:	4621      	mov	r1, r4
 8000c30:	4816      	ldr	r0, [pc, #88]	; (8000c8c <dacInput+0x124>)
 8000c32:	f005 fa3d 	bl	80060b0 <HAL_UART_Transmit>
		if(counter > 999){
 8000c36:	e019      	b.n	8000c6c <dacInput+0x104>
			}
		}
	}
	//check deviation
	else if(deviationCheck>0.1){
 8000c38:	68bb      	ldr	r3, [r7, #8]
 8000c3a:	2b00      	cmp	r3, #0
 8000c3c:	d010      	beq.n	8000c60 <dacInput+0xf8>
		out = 0;
 8000c3e:	2300      	movs	r3, #0
 8000c40:	617b      	str	r3, [r7, #20]
		HAL_UART_Transmit(&huart2, (uint8_t*)deviationCheckFail, strlen(deviationCheckFail), 100);
 8000c42:	4b13      	ldr	r3, [pc, #76]	; (8000c90 <dacInput+0x128>)
 8000c44:	681c      	ldr	r4, [r3, #0]
 8000c46:	4b12      	ldr	r3, [pc, #72]	; (8000c90 <dacInput+0x128>)
 8000c48:	681b      	ldr	r3, [r3, #0]
 8000c4a:	4618      	mov	r0, r3
 8000c4c:	f7ff fac0 	bl	80001d0 <strlen>
 8000c50:	4603      	mov	r3, r0
 8000c52:	b29a      	uxth	r2, r3
 8000c54:	2364      	movs	r3, #100	; 0x64
 8000c56:	4621      	mov	r1, r4
 8000c58:	480c      	ldr	r0, [pc, #48]	; (8000c8c <dacInput+0x124>)
 8000c5a:	f005 fa29 	bl	80060b0 <HAL_UART_Transmit>
 8000c5e:	e006      	b.n	8000c6e <dacInput+0x106>
	}
	//regular output function(average value)
	else{
		out = ((raw1+raw2)/2);
 8000c60:	693a      	ldr	r2, [r7, #16]
 8000c62:	68fb      	ldr	r3, [r7, #12]
 8000c64:	4413      	add	r3, r2
 8000c66:	085b      	lsrs	r3, r3, #1
 8000c68:	617b      	str	r3, [r7, #20]
 8000c6a:	e000      	b.n	8000c6e <dacInput+0x106>
		if(counter > 999){
 8000c6c:	bf00      	nop
	}

	return out;
 8000c6e:	697b      	ldr	r3, [r7, #20]
}
 8000c70:	4618      	mov	r0, r3
 8000c72:	371c      	adds	r7, #28
 8000c74:	46bd      	mov	sp, r7
 8000c76:	bd90      	pop	{r4, r7, pc}
 8000c78:	51eb851f 	.word	0x51eb851f
 8000c7c:	200002b4 	.word	0x200002b4
 8000c80:	200002b8 	.word	0x200002b8
 8000c84:	200002bc 	.word	0x200002bc
 8000c88:	20000004 	.word	0x20000004
 8000c8c:	20000200 	.word	0x20000200
 8000c90:	20000008 	.word	0x20000008

08000c94 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000c94:	b580      	push	{r7, lr}
 8000c96:	af00      	add	r7, sp, #0
 \brief   Disable IRQ Interrupts
 \details Disables IRQ interrupts by setting the I-bit in the CPSR.
 Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void) {
	__ASM volatile ("cpsid i" : : : "memory");
 8000c98:	b672      	cpsid	i
}
 8000c9a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
  {
	  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_SET);
 8000c9c:	2201      	movs	r2, #1
 8000c9e:	2120      	movs	r1, #32
 8000ca0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000ca4:	f003 fb4c 	bl	8004340 <HAL_GPIO_WritePin>
	  HAL_Delay(500);
 8000ca8:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000cac:	f000 fb98 	bl	80013e0 <HAL_Delay>
	  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_RESET);
 8000cb0:	2200      	movs	r2, #0
 8000cb2:	2120      	movs	r1, #32
 8000cb4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000cb8:	f003 fb42 	bl	8004340 <HAL_GPIO_WritePin>
	  HAL_Delay(500);
 8000cbc:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000cc0:	f000 fb8e 	bl	80013e0 <HAL_Delay>
	  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_SET);
 8000cc4:	e7ea      	b.n	8000c9c <Error_Handler+0x8>
	...

08000cc8 <HAL_MspInit>:

/* USER CODE END 0 */
/**
 * Initializes the Global MSP.
 */
void HAL_MspInit(void) {
 8000cc8:	b480      	push	{r7}
 8000cca:	b083      	sub	sp, #12
 8000ccc:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN MspInit 0 */

	/* USER CODE END MspInit 0 */

	__HAL_RCC_SYSCFG_CLK_ENABLE();
 8000cce:	4b0f      	ldr	r3, [pc, #60]	; (8000d0c <HAL_MspInit+0x44>)
 8000cd0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000cd2:	4a0e      	ldr	r2, [pc, #56]	; (8000d0c <HAL_MspInit+0x44>)
 8000cd4:	f043 0301 	orr.w	r3, r3, #1
 8000cd8:	6613      	str	r3, [r2, #96]	; 0x60
 8000cda:	4b0c      	ldr	r3, [pc, #48]	; (8000d0c <HAL_MspInit+0x44>)
 8000cdc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000cde:	f003 0301 	and.w	r3, r3, #1
 8000ce2:	607b      	str	r3, [r7, #4]
 8000ce4:	687b      	ldr	r3, [r7, #4]
	__HAL_RCC_PWR_CLK_ENABLE();
 8000ce6:	4b09      	ldr	r3, [pc, #36]	; (8000d0c <HAL_MspInit+0x44>)
 8000ce8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000cea:	4a08      	ldr	r2, [pc, #32]	; (8000d0c <HAL_MspInit+0x44>)
 8000cec:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000cf0:	6593      	str	r3, [r2, #88]	; 0x58
 8000cf2:	4b06      	ldr	r3, [pc, #24]	; (8000d0c <HAL_MspInit+0x44>)
 8000cf4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000cf6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000cfa:	603b      	str	r3, [r7, #0]
 8000cfc:	683b      	ldr	r3, [r7, #0]
	/* System interrupt init*/

	/* USER CODE BEGIN MspInit 1 */

	/* USER CODE END MspInit 1 */
}
 8000cfe:	bf00      	nop
 8000d00:	370c      	adds	r7, #12
 8000d02:	46bd      	mov	sp, r7
 8000d04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d08:	4770      	bx	lr
 8000d0a:	bf00      	nop
 8000d0c:	40021000 	.word	0x40021000

08000d10 <HAL_ADC_MspInit>:
 * @brief ADC MSP Initialization
 * This function configures the hardware resources used in this example
 * @param hadc: ADC handle pointer
 * @retval None
 */
void HAL_ADC_MspInit(ADC_HandleTypeDef *hadc) {
 8000d10:	b580      	push	{r7, lr}
 8000d12:	b0ac      	sub	sp, #176	; 0xb0
 8000d14:	af00      	add	r7, sp, #0
 8000d16:	6078      	str	r0, [r7, #4]
	GPIO_InitTypeDef GPIO_InitStruct = { 0 };
 8000d18:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8000d1c:	2200      	movs	r2, #0
 8000d1e:	601a      	str	r2, [r3, #0]
 8000d20:	605a      	str	r2, [r3, #4]
 8000d22:	609a      	str	r2, [r3, #8]
 8000d24:	60da      	str	r2, [r3, #12]
 8000d26:	611a      	str	r2, [r3, #16]
	RCC_PeriphCLKInitTypeDef PeriphClkInit = { 0 };
 8000d28:	f107 0314 	add.w	r3, r7, #20
 8000d2c:	2288      	movs	r2, #136	; 0x88
 8000d2e:	2100      	movs	r1, #0
 8000d30:	4618      	mov	r0, r3
 8000d32:	f006 fa89 	bl	8007248 <memset>
	if (hadc->Instance == ADC1) {
 8000d36:	687b      	ldr	r3, [r7, #4]
 8000d38:	681b      	ldr	r3, [r3, #0]
 8000d3a:	4a3d      	ldr	r2, [pc, #244]	; (8000e30 <HAL_ADC_MspInit+0x120>)
 8000d3c:	4293      	cmp	r3, r2
 8000d3e:	d173      	bne.n	8000e28 <HAL_ADC_MspInit+0x118>

		/* USER CODE END ADC1_MspInit 0 */

		/** Initializes the peripherals clock
		 */
		PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8000d40:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8000d44:	617b      	str	r3, [r7, #20]
		PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_PLLSAI1;
 8000d46:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8000d4a:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
		PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_HSE;
 8000d4e:	2303      	movs	r3, #3
 8000d50:	61bb      	str	r3, [r7, #24]
		PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 8000d52:	2301      	movs	r3, #1
 8000d54:	61fb      	str	r3, [r7, #28]
		PeriphClkInit.PLLSAI1.PLLSAI1N = 16;
 8000d56:	2310      	movs	r3, #16
 8000d58:	623b      	str	r3, [r7, #32]
		PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV7;
 8000d5a:	2307      	movs	r3, #7
 8000d5c:	627b      	str	r3, [r7, #36]	; 0x24
		PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 8000d5e:	2302      	movs	r3, #2
 8000d60:	62bb      	str	r3, [r7, #40]	; 0x28
		PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 8000d62:	2302      	movs	r3, #2
 8000d64:	62fb      	str	r3, [r7, #44]	; 0x2c
		PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_ADC1CLK;
 8000d66:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8000d6a:	633b      	str	r3, [r7, #48]	; 0x30
		if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK) {
 8000d6c:	f107 0314 	add.w	r3, r7, #20
 8000d70:	4618      	mov	r0, r3
 8000d72:	f004 f961 	bl	8005038 <HAL_RCCEx_PeriphCLKConfig>
 8000d76:	4603      	mov	r3, r0
 8000d78:	2b00      	cmp	r3, #0
 8000d7a:	d001      	beq.n	8000d80 <HAL_ADC_MspInit+0x70>
			Error_Handler();
 8000d7c:	f7ff ff8a 	bl	8000c94 <Error_Handler>
		}

		/* Peripheral clock enable */
		__HAL_RCC_ADC_CLK_ENABLE();
 8000d80:	4b2c      	ldr	r3, [pc, #176]	; (8000e34 <HAL_ADC_MspInit+0x124>)
 8000d82:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000d84:	4a2b      	ldr	r2, [pc, #172]	; (8000e34 <HAL_ADC_MspInit+0x124>)
 8000d86:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8000d8a:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000d8c:	4b29      	ldr	r3, [pc, #164]	; (8000e34 <HAL_ADC_MspInit+0x124>)
 8000d8e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000d90:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8000d94:	613b      	str	r3, [r7, #16]
 8000d96:	693b      	ldr	r3, [r7, #16]

		__HAL_RCC_GPIOA_CLK_ENABLE();
 8000d98:	4b26      	ldr	r3, [pc, #152]	; (8000e34 <HAL_ADC_MspInit+0x124>)
 8000d9a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000d9c:	4a25      	ldr	r2, [pc, #148]	; (8000e34 <HAL_ADC_MspInit+0x124>)
 8000d9e:	f043 0301 	orr.w	r3, r3, #1
 8000da2:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000da4:	4b23      	ldr	r3, [pc, #140]	; (8000e34 <HAL_ADC_MspInit+0x124>)
 8000da6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000da8:	f003 0301 	and.w	r3, r3, #1
 8000dac:	60fb      	str	r3, [r7, #12]
 8000dae:	68fb      	ldr	r3, [r7, #12]
		/**ADC1 GPIO Configuration
		 PA0     ------> ADC1_IN5
		 PA1     ------> ADC1_IN6
		 */
		GPIO_InitStruct.Pin = GPIO_PIN_0 | GPIO_PIN_1;
 8000db0:	2303      	movs	r3, #3
 8000db2:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
		GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8000db6:	230b      	movs	r3, #11
 8000db8:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
		GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000dbc:	2300      	movs	r3, #0
 8000dbe:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
		HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000dc2:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8000dc6:	4619      	mov	r1, r3
 8000dc8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000dcc:	f003 f90e 	bl	8003fec <HAL_GPIO_Init>

		/* ADC1 DMA Init */
		/* ADC1 Init */
		hdma_adc1.Instance = DMA1_Channel1;
 8000dd0:	4b19      	ldr	r3, [pc, #100]	; (8000e38 <HAL_ADC_MspInit+0x128>)
 8000dd2:	4a1a      	ldr	r2, [pc, #104]	; (8000e3c <HAL_ADC_MspInit+0x12c>)
 8000dd4:	601a      	str	r2, [r3, #0]
		hdma_adc1.Init.Request = DMA_REQUEST_0;
 8000dd6:	4b18      	ldr	r3, [pc, #96]	; (8000e38 <HAL_ADC_MspInit+0x128>)
 8000dd8:	2200      	movs	r2, #0
 8000dda:	605a      	str	r2, [r3, #4]
		hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000ddc:	4b16      	ldr	r3, [pc, #88]	; (8000e38 <HAL_ADC_MspInit+0x128>)
 8000dde:	2200      	movs	r2, #0
 8000de0:	609a      	str	r2, [r3, #8]
		hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8000de2:	4b15      	ldr	r3, [pc, #84]	; (8000e38 <HAL_ADC_MspInit+0x128>)
 8000de4:	2200      	movs	r2, #0
 8000de6:	60da      	str	r2, [r3, #12]
		hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8000de8:	4b13      	ldr	r3, [pc, #76]	; (8000e38 <HAL_ADC_MspInit+0x128>)
 8000dea:	2280      	movs	r2, #128	; 0x80
 8000dec:	611a      	str	r2, [r3, #16]
		hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8000dee:	4b12      	ldr	r3, [pc, #72]	; (8000e38 <HAL_ADC_MspInit+0x128>)
 8000df0:	f44f 7280 	mov.w	r2, #256	; 0x100
 8000df4:	615a      	str	r2, [r3, #20]
		hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8000df6:	4b10      	ldr	r3, [pc, #64]	; (8000e38 <HAL_ADC_MspInit+0x128>)
 8000df8:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8000dfc:	619a      	str	r2, [r3, #24]
		hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8000dfe:	4b0e      	ldr	r3, [pc, #56]	; (8000e38 <HAL_ADC_MspInit+0x128>)
 8000e00:	2220      	movs	r2, #32
 8000e02:	61da      	str	r2, [r3, #28]
		hdma_adc1.Init.Priority = DMA_PRIORITY_HIGH;
 8000e04:	4b0c      	ldr	r3, [pc, #48]	; (8000e38 <HAL_ADC_MspInit+0x128>)
 8000e06:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000e0a:	621a      	str	r2, [r3, #32]
		if (HAL_DMA_Init(&hdma_adc1) != HAL_OK) {
 8000e0c:	480a      	ldr	r0, [pc, #40]	; (8000e38 <HAL_ADC_MspInit+0x128>)
 8000e0e:	f002 fe77 	bl	8003b00 <HAL_DMA_Init>
 8000e12:	4603      	mov	r3, r0
 8000e14:	2b00      	cmp	r3, #0
 8000e16:	d001      	beq.n	8000e1c <HAL_ADC_MspInit+0x10c>
			Error_Handler();
 8000e18:	f7ff ff3c 	bl	8000c94 <Error_Handler>
		}

		__HAL_LINKDMA(hadc, DMA_Handle, hdma_adc1);
 8000e1c:	687b      	ldr	r3, [r7, #4]
 8000e1e:	4a06      	ldr	r2, [pc, #24]	; (8000e38 <HAL_ADC_MspInit+0x128>)
 8000e20:	64da      	str	r2, [r3, #76]	; 0x4c
 8000e22:	4a05      	ldr	r2, [pc, #20]	; (8000e38 <HAL_ADC_MspInit+0x128>)
 8000e24:	687b      	ldr	r3, [r7, #4]
 8000e26:	6293      	str	r3, [r2, #40]	; 0x28
		/* USER CODE BEGIN ADC1_MspInit 1 */

		/* USER CODE END ADC1_MspInit 1 */
	}

}
 8000e28:	bf00      	nop
 8000e2a:	37b0      	adds	r7, #176	; 0xb0
 8000e2c:	46bd      	mov	sp, r7
 8000e2e:	bd80      	pop	{r7, pc}
 8000e30:	50040000 	.word	0x50040000
 8000e34:	40021000 	.word	0x40021000
 8000e38:	200000e8 	.word	0x200000e8
 8000e3c:	40020008 	.word	0x40020008

08000e40 <HAL_CAN_MspInit>:
 * @brief CAN MSP Initialization
 * This function configures the hardware resources used in this example
 * @param hcan: CAN handle pointer
 * @retval None
 */
void HAL_CAN_MspInit(CAN_HandleTypeDef *hcan) {
 8000e40:	b580      	push	{r7, lr}
 8000e42:	b08a      	sub	sp, #40	; 0x28
 8000e44:	af00      	add	r7, sp, #0
 8000e46:	6078      	str	r0, [r7, #4]
	GPIO_InitTypeDef GPIO_InitStruct = { 0 };
 8000e48:	f107 0314 	add.w	r3, r7, #20
 8000e4c:	2200      	movs	r2, #0
 8000e4e:	601a      	str	r2, [r3, #0]
 8000e50:	605a      	str	r2, [r3, #4]
 8000e52:	609a      	str	r2, [r3, #8]
 8000e54:	60da      	str	r2, [r3, #12]
 8000e56:	611a      	str	r2, [r3, #16]
	if (hcan->Instance == CAN1) {
 8000e58:	687b      	ldr	r3, [r7, #4]
 8000e5a:	681b      	ldr	r3, [r3, #0]
 8000e5c:	4a28      	ldr	r2, [pc, #160]	; (8000f00 <HAL_CAN_MspInit+0xc0>)
 8000e5e:	4293      	cmp	r3, r2
 8000e60:	d149      	bne.n	8000ef6 <HAL_CAN_MspInit+0xb6>
		/* USER CODE BEGIN CAN1_MspInit 0 */

		/* USER CODE END CAN1_MspInit 0 */
		/* Peripheral clock enable */
		__HAL_RCC_CAN1_CLK_ENABLE();
 8000e62:	4b28      	ldr	r3, [pc, #160]	; (8000f04 <HAL_CAN_MspInit+0xc4>)
 8000e64:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000e66:	4a27      	ldr	r2, [pc, #156]	; (8000f04 <HAL_CAN_MspInit+0xc4>)
 8000e68:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8000e6c:	6593      	str	r3, [r2, #88]	; 0x58
 8000e6e:	4b25      	ldr	r3, [pc, #148]	; (8000f04 <HAL_CAN_MspInit+0xc4>)
 8000e70:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000e72:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000e76:	613b      	str	r3, [r7, #16]
 8000e78:	693b      	ldr	r3, [r7, #16]

		__HAL_RCC_GPIOA_CLK_ENABLE();
 8000e7a:	4b22      	ldr	r3, [pc, #136]	; (8000f04 <HAL_CAN_MspInit+0xc4>)
 8000e7c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000e7e:	4a21      	ldr	r2, [pc, #132]	; (8000f04 <HAL_CAN_MspInit+0xc4>)
 8000e80:	f043 0301 	orr.w	r3, r3, #1
 8000e84:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000e86:	4b1f      	ldr	r3, [pc, #124]	; (8000f04 <HAL_CAN_MspInit+0xc4>)
 8000e88:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000e8a:	f003 0301 	and.w	r3, r3, #1
 8000e8e:	60fb      	str	r3, [r7, #12]
 8000e90:	68fb      	ldr	r3, [r7, #12]
		/**CAN1 GPIO Configuration
		 PA11     ------> CAN1_RX
		 PA12     ------> CAN1_TX
		 */
		GPIO_InitStruct.Pin = GPIO_PIN_11 | GPIO_PIN_12;
 8000e92:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 8000e96:	617b      	str	r3, [r7, #20]
		GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e98:	2302      	movs	r3, #2
 8000e9a:	61bb      	str	r3, [r7, #24]
		GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e9c:	2300      	movs	r3, #0
 8000e9e:	61fb      	str	r3, [r7, #28]
		GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000ea0:	2303      	movs	r3, #3
 8000ea2:	623b      	str	r3, [r7, #32]
		GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 8000ea4:	2309      	movs	r3, #9
 8000ea6:	627b      	str	r3, [r7, #36]	; 0x24
		HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000ea8:	f107 0314 	add.w	r3, r7, #20
 8000eac:	4619      	mov	r1, r3
 8000eae:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000eb2:	f003 f89b 	bl	8003fec <HAL_GPIO_Init>

		/* CAN1 interrupt Init */
		HAL_NVIC_SetPriority(CAN1_TX_IRQn, 0, 0);
 8000eb6:	2200      	movs	r2, #0
 8000eb8:	2100      	movs	r1, #0
 8000eba:	2013      	movs	r0, #19
 8000ebc:	f002 faa9 	bl	8003412 <HAL_NVIC_SetPriority>
		HAL_NVIC_EnableIRQ(CAN1_TX_IRQn);
 8000ec0:	2013      	movs	r0, #19
 8000ec2:	f002 fac2 	bl	800344a <HAL_NVIC_EnableIRQ>
		HAL_NVIC_SetPriority(CAN1_RX0_IRQn, 0, 0);
 8000ec6:	2200      	movs	r2, #0
 8000ec8:	2100      	movs	r1, #0
 8000eca:	2014      	movs	r0, #20
 8000ecc:	f002 faa1 	bl	8003412 <HAL_NVIC_SetPriority>
		HAL_NVIC_EnableIRQ(CAN1_RX0_IRQn);
 8000ed0:	2014      	movs	r0, #20
 8000ed2:	f002 faba 	bl	800344a <HAL_NVIC_EnableIRQ>
		HAL_NVIC_SetPriority(CAN1_RX1_IRQn, 0, 0);
 8000ed6:	2200      	movs	r2, #0
 8000ed8:	2100      	movs	r1, #0
 8000eda:	2015      	movs	r0, #21
 8000edc:	f002 fa99 	bl	8003412 <HAL_NVIC_SetPriority>
		HAL_NVIC_EnableIRQ(CAN1_RX1_IRQn);
 8000ee0:	2015      	movs	r0, #21
 8000ee2:	f002 fab2 	bl	800344a <HAL_NVIC_EnableIRQ>
		HAL_NVIC_SetPriority(CAN1_SCE_IRQn, 0, 0);
 8000ee6:	2200      	movs	r2, #0
 8000ee8:	2100      	movs	r1, #0
 8000eea:	2016      	movs	r0, #22
 8000eec:	f002 fa91 	bl	8003412 <HAL_NVIC_SetPriority>
		HAL_NVIC_EnableIRQ(CAN1_SCE_IRQn);
 8000ef0:	2016      	movs	r0, #22
 8000ef2:	f002 faaa 	bl	800344a <HAL_NVIC_EnableIRQ>
		/* USER CODE BEGIN CAN1_MspInit 1 */

		/* USER CODE END CAN1_MspInit 1 */
	}

}
 8000ef6:	bf00      	nop
 8000ef8:	3728      	adds	r7, #40	; 0x28
 8000efa:	46bd      	mov	sp, r7
 8000efc:	bd80      	pop	{r7, pc}
 8000efe:	bf00      	nop
 8000f00:	40006400 	.word	0x40006400
 8000f04:	40021000 	.word	0x40021000

08000f08 <HAL_DAC_MspInit>:
 * @brief DAC MSP Initialization
 * This function configures the hardware resources used in this example
 * @param hdac: DAC handle pointer
 * @retval None
 */
void HAL_DAC_MspInit(DAC_HandleTypeDef *hdac) {
 8000f08:	b580      	push	{r7, lr}
 8000f0a:	b08a      	sub	sp, #40	; 0x28
 8000f0c:	af00      	add	r7, sp, #0
 8000f0e:	6078      	str	r0, [r7, #4]
	GPIO_InitTypeDef GPIO_InitStruct = { 0 };
 8000f10:	f107 0314 	add.w	r3, r7, #20
 8000f14:	2200      	movs	r2, #0
 8000f16:	601a      	str	r2, [r3, #0]
 8000f18:	605a      	str	r2, [r3, #4]
 8000f1a:	609a      	str	r2, [r3, #8]
 8000f1c:	60da      	str	r2, [r3, #12]
 8000f1e:	611a      	str	r2, [r3, #16]
	if (hdac->Instance == DAC1) {
 8000f20:	687b      	ldr	r3, [r7, #4]
 8000f22:	681b      	ldr	r3, [r3, #0]
 8000f24:	4a2f      	ldr	r2, [pc, #188]	; (8000fe4 <HAL_DAC_MspInit+0xdc>)
 8000f26:	4293      	cmp	r3, r2
 8000f28:	d157      	bne.n	8000fda <HAL_DAC_MspInit+0xd2>
		/* USER CODE BEGIN DAC1_MspInit 0 */

		/* USER CODE END DAC1_MspInit 0 */
		/* Peripheral clock enable */
		__HAL_RCC_DAC1_CLK_ENABLE();
 8000f2a:	4b2f      	ldr	r3, [pc, #188]	; (8000fe8 <HAL_DAC_MspInit+0xe0>)
 8000f2c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000f2e:	4a2e      	ldr	r2, [pc, #184]	; (8000fe8 <HAL_DAC_MspInit+0xe0>)
 8000f30:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8000f34:	6593      	str	r3, [r2, #88]	; 0x58
 8000f36:	4b2c      	ldr	r3, [pc, #176]	; (8000fe8 <HAL_DAC_MspInit+0xe0>)
 8000f38:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000f3a:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8000f3e:	613b      	str	r3, [r7, #16]
 8000f40:	693b      	ldr	r3, [r7, #16]

		__HAL_RCC_GPIOA_CLK_ENABLE();
 8000f42:	4b29      	ldr	r3, [pc, #164]	; (8000fe8 <HAL_DAC_MspInit+0xe0>)
 8000f44:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000f46:	4a28      	ldr	r2, [pc, #160]	; (8000fe8 <HAL_DAC_MspInit+0xe0>)
 8000f48:	f043 0301 	orr.w	r3, r3, #1
 8000f4c:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000f4e:	4b26      	ldr	r3, [pc, #152]	; (8000fe8 <HAL_DAC_MspInit+0xe0>)
 8000f50:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000f52:	f003 0301 	and.w	r3, r3, #1
 8000f56:	60fb      	str	r3, [r7, #12]
 8000f58:	68fb      	ldr	r3, [r7, #12]
		/**DAC1 GPIO Configuration
		 PA4     ------> DAC1_OUT1
		 */
		GPIO_InitStruct.Pin = GPIO_PIN_4;
 8000f5a:	2310      	movs	r3, #16
 8000f5c:	617b      	str	r3, [r7, #20]
		GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000f5e:	2303      	movs	r3, #3
 8000f60:	61bb      	str	r3, [r7, #24]
		GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f62:	2300      	movs	r3, #0
 8000f64:	61fb      	str	r3, [r7, #28]
		HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000f66:	f107 0314 	add.w	r3, r7, #20
 8000f6a:	4619      	mov	r1, r3
 8000f6c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000f70:	f003 f83c 	bl	8003fec <HAL_GPIO_Init>

		/* DAC1 DMA Init */
		/* DAC_CH1 Init */
		hdma_dac_ch1.Instance = DMA1_Channel3;
 8000f74:	4b1d      	ldr	r3, [pc, #116]	; (8000fec <HAL_DAC_MspInit+0xe4>)
 8000f76:	4a1e      	ldr	r2, [pc, #120]	; (8000ff0 <HAL_DAC_MspInit+0xe8>)
 8000f78:	601a      	str	r2, [r3, #0]
		hdma_dac_ch1.Init.Request = DMA_REQUEST_6;
 8000f7a:	4b1c      	ldr	r3, [pc, #112]	; (8000fec <HAL_DAC_MspInit+0xe4>)
 8000f7c:	2206      	movs	r2, #6
 8000f7e:	605a      	str	r2, [r3, #4]
		hdma_dac_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8000f80:	4b1a      	ldr	r3, [pc, #104]	; (8000fec <HAL_DAC_MspInit+0xe4>)
 8000f82:	2210      	movs	r2, #16
 8000f84:	609a      	str	r2, [r3, #8]
		hdma_dac_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 8000f86:	4b19      	ldr	r3, [pc, #100]	; (8000fec <HAL_DAC_MspInit+0xe4>)
 8000f88:	2200      	movs	r2, #0
 8000f8a:	60da      	str	r2, [r3, #12]
		hdma_dac_ch1.Init.MemInc = DMA_MINC_ENABLE;
 8000f8c:	4b17      	ldr	r3, [pc, #92]	; (8000fec <HAL_DAC_MspInit+0xe4>)
 8000f8e:	2280      	movs	r2, #128	; 0x80
 8000f90:	611a      	str	r2, [r3, #16]
		hdma_dac_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8000f92:	4b16      	ldr	r3, [pc, #88]	; (8000fec <HAL_DAC_MspInit+0xe4>)
 8000f94:	f44f 7280 	mov.w	r2, #256	; 0x100
 8000f98:	615a      	str	r2, [r3, #20]
		hdma_dac_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8000f9a:	4b14      	ldr	r3, [pc, #80]	; (8000fec <HAL_DAC_MspInit+0xe4>)
 8000f9c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8000fa0:	619a      	str	r2, [r3, #24]
		hdma_dac_ch1.Init.Mode = DMA_CIRCULAR;
 8000fa2:	4b12      	ldr	r3, [pc, #72]	; (8000fec <HAL_DAC_MspInit+0xe4>)
 8000fa4:	2220      	movs	r2, #32
 8000fa6:	61da      	str	r2, [r3, #28]
		hdma_dac_ch1.Init.Priority = DMA_PRIORITY_LOW;
 8000fa8:	4b10      	ldr	r3, [pc, #64]	; (8000fec <HAL_DAC_MspInit+0xe4>)
 8000faa:	2200      	movs	r2, #0
 8000fac:	621a      	str	r2, [r3, #32]
		if (HAL_DMA_Init(&hdma_dac_ch1) != HAL_OK) {
 8000fae:	480f      	ldr	r0, [pc, #60]	; (8000fec <HAL_DAC_MspInit+0xe4>)
 8000fb0:	f002 fda6 	bl	8003b00 <HAL_DMA_Init>
 8000fb4:	4603      	mov	r3, r0
 8000fb6:	2b00      	cmp	r3, #0
 8000fb8:	d001      	beq.n	8000fbe <HAL_DAC_MspInit+0xb6>
			Error_Handler();
 8000fba:	f7ff fe6b 	bl	8000c94 <Error_Handler>
		}

		__HAL_LINKDMA(hdac, DMA_Handle1, hdma_dac_ch1);
 8000fbe:	687b      	ldr	r3, [r7, #4]
 8000fc0:	4a0a      	ldr	r2, [pc, #40]	; (8000fec <HAL_DAC_MspInit+0xe4>)
 8000fc2:	609a      	str	r2, [r3, #8]
 8000fc4:	4a09      	ldr	r2, [pc, #36]	; (8000fec <HAL_DAC_MspInit+0xe4>)
 8000fc6:	687b      	ldr	r3, [r7, #4]
 8000fc8:	6293      	str	r3, [r2, #40]	; 0x28

		/* DAC1 interrupt Init */
		HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 1, 0);
 8000fca:	2200      	movs	r2, #0
 8000fcc:	2101      	movs	r1, #1
 8000fce:	2036      	movs	r0, #54	; 0x36
 8000fd0:	f002 fa1f 	bl	8003412 <HAL_NVIC_SetPriority>
		HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8000fd4:	2036      	movs	r0, #54	; 0x36
 8000fd6:	f002 fa38 	bl	800344a <HAL_NVIC_EnableIRQ>
		/* USER CODE BEGIN DAC1_MspInit 1 */

		/* USER CODE END DAC1_MspInit 1 */
	}

}
 8000fda:	bf00      	nop
 8000fdc:	3728      	adds	r7, #40	; 0x28
 8000fde:	46bd      	mov	sp, r7
 8000fe0:	bd80      	pop	{r7, pc}
 8000fe2:	bf00      	nop
 8000fe4:	40007400 	.word	0x40007400
 8000fe8:	40021000 	.word	0x40021000
 8000fec:	2000016c 	.word	0x2000016c
 8000ff0:	40020030 	.word	0x40020030

08000ff4 <HAL_TIM_Base_MspInit>:
 * @brief TIM_Base MSP Initialization
 * This function configures the hardware resources used in this example
 * @param htim_base: TIM_Base handle pointer
 * @retval None
 */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim_base) {
 8000ff4:	b580      	push	{r7, lr}
 8000ff6:	b084      	sub	sp, #16
 8000ff8:	af00      	add	r7, sp, #0
 8000ffa:	6078      	str	r0, [r7, #4]
	if (htim_base->Instance == TIM6) {
 8000ffc:	687b      	ldr	r3, [r7, #4]
 8000ffe:	681b      	ldr	r3, [r3, #0]
 8001000:	4a0d      	ldr	r2, [pc, #52]	; (8001038 <HAL_TIM_Base_MspInit+0x44>)
 8001002:	4293      	cmp	r3, r2
 8001004:	d113      	bne.n	800102e <HAL_TIM_Base_MspInit+0x3a>
		/* USER CODE BEGIN TIM6_MspInit 0 */

		/* USER CODE END TIM6_MspInit 0 */
		/* Peripheral clock enable */
		__HAL_RCC_TIM6_CLK_ENABLE();
 8001006:	4b0d      	ldr	r3, [pc, #52]	; (800103c <HAL_TIM_Base_MspInit+0x48>)
 8001008:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800100a:	4a0c      	ldr	r2, [pc, #48]	; (800103c <HAL_TIM_Base_MspInit+0x48>)
 800100c:	f043 0310 	orr.w	r3, r3, #16
 8001010:	6593      	str	r3, [r2, #88]	; 0x58
 8001012:	4b0a      	ldr	r3, [pc, #40]	; (800103c <HAL_TIM_Base_MspInit+0x48>)
 8001014:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001016:	f003 0310 	and.w	r3, r3, #16
 800101a:	60fb      	str	r3, [r7, #12]
 800101c:	68fb      	ldr	r3, [r7, #12]
		/* TIM6 interrupt Init */
		HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 1, 0);
 800101e:	2200      	movs	r2, #0
 8001020:	2101      	movs	r1, #1
 8001022:	2036      	movs	r0, #54	; 0x36
 8001024:	f002 f9f5 	bl	8003412 <HAL_NVIC_SetPriority>
		HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8001028:	2036      	movs	r0, #54	; 0x36
 800102a:	f002 fa0e 	bl	800344a <HAL_NVIC_EnableIRQ>
		/* USER CODE BEGIN TIM6_MspInit 1 */

		/* USER CODE END TIM6_MspInit 1 */
	}

}
 800102e:	bf00      	nop
 8001030:	3710      	adds	r7, #16
 8001032:	46bd      	mov	sp, r7
 8001034:	bd80      	pop	{r7, pc}
 8001036:	bf00      	nop
 8001038:	40001000 	.word	0x40001000
 800103c:	40021000 	.word	0x40021000

08001040 <HAL_UART_MspInit>:
 * @brief UART MSP Initialization
 * This function configures the hardware resources used in this example
 * @param huart: UART handle pointer
 * @retval None
 */
void HAL_UART_MspInit(UART_HandleTypeDef *huart) {
 8001040:	b580      	push	{r7, lr}
 8001042:	b0ac      	sub	sp, #176	; 0xb0
 8001044:	af00      	add	r7, sp, #0
 8001046:	6078      	str	r0, [r7, #4]
	GPIO_InitTypeDef GPIO_InitStruct = { 0 };
 8001048:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 800104c:	2200      	movs	r2, #0
 800104e:	601a      	str	r2, [r3, #0]
 8001050:	605a      	str	r2, [r3, #4]
 8001052:	609a      	str	r2, [r3, #8]
 8001054:	60da      	str	r2, [r3, #12]
 8001056:	611a      	str	r2, [r3, #16]
	RCC_PeriphCLKInitTypeDef PeriphClkInit = { 0 };
 8001058:	f107 0314 	add.w	r3, r7, #20
 800105c:	2288      	movs	r2, #136	; 0x88
 800105e:	2100      	movs	r1, #0
 8001060:	4618      	mov	r0, r3
 8001062:	f006 f8f1 	bl	8007248 <memset>
	if (huart->Instance == USART2) {
 8001066:	687b      	ldr	r3, [r7, #4]
 8001068:	681b      	ldr	r3, [r3, #0]
 800106a:	4a25      	ldr	r2, [pc, #148]	; (8001100 <HAL_UART_MspInit+0xc0>)
 800106c:	4293      	cmp	r3, r2
 800106e:	d143      	bne.n	80010f8 <HAL_UART_MspInit+0xb8>

		/* USER CODE END USART2_MspInit 0 */

		/** Initializes the peripherals clock
		 */
		PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8001070:	2302      	movs	r3, #2
 8001072:	617b      	str	r3, [r7, #20]
		PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8001074:	2300      	movs	r3, #0
 8001076:	653b      	str	r3, [r7, #80]	; 0x50
		if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK) {
 8001078:	f107 0314 	add.w	r3, r7, #20
 800107c:	4618      	mov	r0, r3
 800107e:	f003 ffdb 	bl	8005038 <HAL_RCCEx_PeriphCLKConfig>
 8001082:	4603      	mov	r3, r0
 8001084:	2b00      	cmp	r3, #0
 8001086:	d001      	beq.n	800108c <HAL_UART_MspInit+0x4c>
			Error_Handler();
 8001088:	f7ff fe04 	bl	8000c94 <Error_Handler>
		}

		/* Peripheral clock enable */
		__HAL_RCC_USART2_CLK_ENABLE();
 800108c:	4b1d      	ldr	r3, [pc, #116]	; (8001104 <HAL_UART_MspInit+0xc4>)
 800108e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001090:	4a1c      	ldr	r2, [pc, #112]	; (8001104 <HAL_UART_MspInit+0xc4>)
 8001092:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001096:	6593      	str	r3, [r2, #88]	; 0x58
 8001098:	4b1a      	ldr	r3, [pc, #104]	; (8001104 <HAL_UART_MspInit+0xc4>)
 800109a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800109c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80010a0:	613b      	str	r3, [r7, #16]
 80010a2:	693b      	ldr	r3, [r7, #16]

		__HAL_RCC_GPIOA_CLK_ENABLE();
 80010a4:	4b17      	ldr	r3, [pc, #92]	; (8001104 <HAL_UART_MspInit+0xc4>)
 80010a6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80010a8:	4a16      	ldr	r2, [pc, #88]	; (8001104 <HAL_UART_MspInit+0xc4>)
 80010aa:	f043 0301 	orr.w	r3, r3, #1
 80010ae:	64d3      	str	r3, [r2, #76]	; 0x4c
 80010b0:	4b14      	ldr	r3, [pc, #80]	; (8001104 <HAL_UART_MspInit+0xc4>)
 80010b2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80010b4:	f003 0301 	and.w	r3, r3, #1
 80010b8:	60fb      	str	r3, [r7, #12]
 80010ba:	68fb      	ldr	r3, [r7, #12]
		/**USART2 GPIO Configuration
		 PA2     ------> USART2_TX
		 PA3     ------> USART2_RX
		 */
		GPIO_InitStruct.Pin = USART_TX_Pin | USART_RX_Pin;
 80010bc:	230c      	movs	r3, #12
 80010be:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
		GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80010c2:	2302      	movs	r3, #2
 80010c4:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
		GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010c8:	2300      	movs	r3, #0
 80010ca:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
		GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80010ce:	2303      	movs	r3, #3
 80010d0:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
		GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80010d4:	2307      	movs	r3, #7
 80010d6:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
		HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80010da:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 80010de:	4619      	mov	r1, r3
 80010e0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80010e4:	f002 ff82 	bl	8003fec <HAL_GPIO_Init>

		/* USART2 interrupt Init */
		HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 80010e8:	2200      	movs	r2, #0
 80010ea:	2100      	movs	r1, #0
 80010ec:	2026      	movs	r0, #38	; 0x26
 80010ee:	f002 f990 	bl	8003412 <HAL_NVIC_SetPriority>
		HAL_NVIC_EnableIRQ(USART2_IRQn);
 80010f2:	2026      	movs	r0, #38	; 0x26
 80010f4:	f002 f9a9 	bl	800344a <HAL_NVIC_EnableIRQ>
		/* USER CODE BEGIN USART2_MspInit 1 */

		/* USER CODE END USART2_MspInit 1 */
	}

}
 80010f8:	bf00      	nop
 80010fa:	37b0      	adds	r7, #176	; 0xb0
 80010fc:	46bd      	mov	sp, r7
 80010fe:	bd80      	pop	{r7, pc}
 8001100:	40004400 	.word	0x40004400
 8001104:	40021000 	.word	0x40021000

08001108 <NMI_Handler>:
/*           Cortex-M4 Processor Interruption and Exception Handlers          */
/******************************************************************************/
/**
 * @brief This function handles Non maskable interrupt.
 */
void NMI_Handler(void) {
 8001108:	b480      	push	{r7}
 800110a:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN NonMaskableInt_IRQn 0 */

	/* USER CODE END NonMaskableInt_IRQn 0 */
	/* USER CODE BEGIN NonMaskableInt_IRQn 1 */
	while (1) {
 800110c:	e7fe      	b.n	800110c <NMI_Handler+0x4>

0800110e <HardFault_Handler>:
}

/**
 * @brief This function handles Hard fault interrupt.
 */
void HardFault_Handler(void) {
 800110e:	b480      	push	{r7}
 8001110:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN HardFault_IRQn 0 */

	/* USER CODE END HardFault_IRQn 0 */
	while (1) {
 8001112:	e7fe      	b.n	8001112 <HardFault_Handler+0x4>

08001114 <MemManage_Handler>:
}

/**
 * @brief This function handles Memory management fault.
 */
void MemManage_Handler(void) {
 8001114:	b480      	push	{r7}
 8001116:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN MemoryManagement_IRQn 0 */

	/* USER CODE END MemoryManagement_IRQn 0 */
	while (1) {
 8001118:	e7fe      	b.n	8001118 <MemManage_Handler+0x4>

0800111a <BusFault_Handler>:
}

/**
 * @brief This function handles Prefetch fault, memory access fault.
 */
void BusFault_Handler(void) {
 800111a:	b480      	push	{r7}
 800111c:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN BusFault_IRQn 0 */

	/* USER CODE END BusFault_IRQn 0 */
	while (1) {
 800111e:	e7fe      	b.n	800111e <BusFault_Handler+0x4>

08001120 <UsageFault_Handler>:
}

/**
 * @brief This function handles Undefined instruction or illegal state.
 */
void UsageFault_Handler(void) {
 8001120:	b480      	push	{r7}
 8001122:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN UsageFault_IRQn 0 */

	/* USER CODE END UsageFault_IRQn 0 */
	while (1) {
 8001124:	e7fe      	b.n	8001124 <UsageFault_Handler+0x4>

08001126 <SVC_Handler>:
}

/**
 * @brief This function handles System service call via SWI instruction.
 */
void SVC_Handler(void) {
 8001126:	b480      	push	{r7}
 8001128:	af00      	add	r7, sp, #0

	/* USER CODE END SVCall_IRQn 0 */
	/* USER CODE BEGIN SVCall_IRQn 1 */

	/* USER CODE END SVCall_IRQn 1 */
}
 800112a:	bf00      	nop
 800112c:	46bd      	mov	sp, r7
 800112e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001132:	4770      	bx	lr

08001134 <DebugMon_Handler>:

/**
 * @brief This function handles Debug monitor.
 */
void DebugMon_Handler(void) {
 8001134:	b480      	push	{r7}
 8001136:	af00      	add	r7, sp, #0

	/* USER CODE END DebugMonitor_IRQn 0 */
	/* USER CODE BEGIN DebugMonitor_IRQn 1 */

	/* USER CODE END DebugMonitor_IRQn 1 */
}
 8001138:	bf00      	nop
 800113a:	46bd      	mov	sp, r7
 800113c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001140:	4770      	bx	lr

08001142 <PendSV_Handler>:

/**
 * @brief This function handles Pendable request for system service.
 */
void PendSV_Handler(void) {
 8001142:	b480      	push	{r7}
 8001144:	af00      	add	r7, sp, #0

	/* USER CODE END PendSV_IRQn 0 */
	/* USER CODE BEGIN PendSV_IRQn 1 */

	/* USER CODE END PendSV_IRQn 1 */
}
 8001146:	bf00      	nop
 8001148:	46bd      	mov	sp, r7
 800114a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800114e:	4770      	bx	lr

08001150 <SysTick_Handler>:

/**
 * @brief This function handles System tick timer.
 */
void SysTick_Handler(void) {
 8001150:	b580      	push	{r7, lr}
 8001152:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN SysTick_IRQn 0 */

	/* USER CODE END SysTick_IRQn 0 */
	HAL_IncTick();
 8001154:	f000 f924 	bl	80013a0 <HAL_IncTick>
	/* USER CODE BEGIN SysTick_IRQn 1 */

	/* USER CODE END SysTick_IRQn 1 */
}
 8001158:	bf00      	nop
 800115a:	bd80      	pop	{r7, pc}

0800115c <DMA1_Channel1_IRQHandler>:
/******************************************************************************/

/**
 * @brief This function handles DMA1 channel1 global interrupt.
 */
void DMA1_Channel1_IRQHandler(void) {
 800115c:	b580      	push	{r7, lr}
 800115e:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

	/* USER CODE END DMA1_Channel1_IRQn 0 */
	HAL_DMA_IRQHandler(&hdma_adc1);
 8001160:	4802      	ldr	r0, [pc, #8]	; (800116c <DMA1_Channel1_IRQHandler+0x10>)
 8001162:	f002 fe64 	bl	8003e2e <HAL_DMA_IRQHandler>
	/* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

	/* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8001166:	bf00      	nop
 8001168:	bd80      	pop	{r7, pc}
 800116a:	bf00      	nop
 800116c:	200000e8 	.word	0x200000e8

08001170 <DMA1_Channel3_IRQHandler>:

/**
 * @brief This function handles DMA1 channel3 global interrupt.
 */
void DMA1_Channel3_IRQHandler(void) {
 8001170:	b580      	push	{r7, lr}
 8001172:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN DMA1_Channel3_IRQn 0 */

	/* USER CODE END DMA1_Channel3_IRQn 0 */
	HAL_DMA_IRQHandler(&hdma_dac_ch1);
 8001174:	4802      	ldr	r0, [pc, #8]	; (8001180 <DMA1_Channel3_IRQHandler+0x10>)
 8001176:	f002 fe5a 	bl	8003e2e <HAL_DMA_IRQHandler>
	/* USER CODE BEGIN DMA1_Channel3_IRQn 1 */

	/* USER CODE END DMA1_Channel3_IRQn 1 */
}
 800117a:	bf00      	nop
 800117c:	bd80      	pop	{r7, pc}
 800117e:	bf00      	nop
 8001180:	2000016c 	.word	0x2000016c

08001184 <CAN1_TX_IRQHandler>:

/**
 * @brief This function handles CAN1 TX interrupt.
 */
void CAN1_TX_IRQHandler(void) {
 8001184:	b580      	push	{r7, lr}
 8001186:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN CAN1_TX_IRQn 0 */

	/* USER CODE END CAN1_TX_IRQn 0 */
	HAL_CAN_IRQHandler(&hcan1);
 8001188:	4802      	ldr	r0, [pc, #8]	; (8001194 <CAN1_TX_IRQHandler+0x10>)
 800118a:	f001 fe2e 	bl	8002dea <HAL_CAN_IRQHandler>
	/* USER CODE BEGIN CAN1_TX_IRQn 1 */

	/* USER CODE END CAN1_TX_IRQn 1 */
}
 800118e:	bf00      	nop
 8001190:	bd80      	pop	{r7, pc}
 8001192:	bf00      	nop
 8001194:	20000130 	.word	0x20000130

08001198 <CAN1_RX0_IRQHandler>:

/**
 * @brief This function handles CAN1 RX0 interrupt.
 */
void CAN1_RX0_IRQHandler(void) {
 8001198:	b580      	push	{r7, lr}
 800119a:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN CAN1_RX0_IRQn 0 */

	/* USER CODE END CAN1_RX0_IRQn 0 */
	HAL_CAN_IRQHandler(&hcan1);
 800119c:	4802      	ldr	r0, [pc, #8]	; (80011a8 <CAN1_RX0_IRQHandler+0x10>)
 800119e:	f001 fe24 	bl	8002dea <HAL_CAN_IRQHandler>
	/* USER CODE BEGIN CAN1_RX0_IRQn 1 */

	/* USER CODE END CAN1_RX0_IRQn 1 */
}
 80011a2:	bf00      	nop
 80011a4:	bd80      	pop	{r7, pc}
 80011a6:	bf00      	nop
 80011a8:	20000130 	.word	0x20000130

080011ac <CAN1_RX1_IRQHandler>:

/**
 * @brief This function handles CAN1 RX1 interrupt.
 */
void CAN1_RX1_IRQHandler(void) {
 80011ac:	b580      	push	{r7, lr}
 80011ae:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN CAN1_RX1_IRQn 0 */

	/* USER CODE END CAN1_RX1_IRQn 0 */
	HAL_CAN_IRQHandler(&hcan1);
 80011b0:	4802      	ldr	r0, [pc, #8]	; (80011bc <CAN1_RX1_IRQHandler+0x10>)
 80011b2:	f001 fe1a 	bl	8002dea <HAL_CAN_IRQHandler>
	/* USER CODE BEGIN CAN1_RX1_IRQn 1 */

	/* USER CODE END CAN1_RX1_IRQn 1 */
}
 80011b6:	bf00      	nop
 80011b8:	bd80      	pop	{r7, pc}
 80011ba:	bf00      	nop
 80011bc:	20000130 	.word	0x20000130

080011c0 <CAN1_SCE_IRQHandler>:

/**
 * @brief This function handles CAN1 SCE interrupt.
 */
void CAN1_SCE_IRQHandler(void) {
 80011c0:	b580      	push	{r7, lr}
 80011c2:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN CAN1_SCE_IRQn 0 */

	/* USER CODE END CAN1_SCE_IRQn 0 */
	HAL_CAN_IRQHandler(&hcan1);
 80011c4:	4802      	ldr	r0, [pc, #8]	; (80011d0 <CAN1_SCE_IRQHandler+0x10>)
 80011c6:	f001 fe10 	bl	8002dea <HAL_CAN_IRQHandler>
	/* USER CODE BEGIN CAN1_SCE_IRQn 1 */

	/* USER CODE END CAN1_SCE_IRQn 1 */
}
 80011ca:	bf00      	nop
 80011cc:	bd80      	pop	{r7, pc}
 80011ce:	bf00      	nop
 80011d0:	20000130 	.word	0x20000130

080011d4 <USART2_IRQHandler>:

/**
 * @brief This function handles USART2 global interrupt.
 */
void USART2_IRQHandler(void) {
 80011d4:	b580      	push	{r7, lr}
 80011d6:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN USART2_IRQn 0 */

	/* USER CODE END USART2_IRQn 0 */
	HAL_UART_IRQHandler(&huart2);
 80011d8:	4802      	ldr	r0, [pc, #8]	; (80011e4 <USART2_IRQHandler+0x10>)
 80011da:	f004 fff3 	bl	80061c4 <HAL_UART_IRQHandler>
	/* USER CODE BEGIN USART2_IRQn 1 */

	/* USER CODE END USART2_IRQn 1 */
}
 80011de:	bf00      	nop
 80011e0:	bd80      	pop	{r7, pc}
 80011e2:	bf00      	nop
 80011e4:	20000200 	.word	0x20000200

080011e8 <TIM6_DAC_IRQHandler>:

/**
 * @brief This function handles TIM6 global interrupt, DAC channel1 and channel2 underrun error interrupts.
 */
void TIM6_DAC_IRQHandler(void) {
 80011e8:	b580      	push	{r7, lr}
 80011ea:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN TIM6_DAC_IRQn 0 */

	/* USER CODE END TIM6_DAC_IRQn 0 */
	HAL_TIM_IRQHandler(&htim6);
 80011ec:	4803      	ldr	r0, [pc, #12]	; (80011fc <TIM6_DAC_IRQHandler+0x14>)
 80011ee:	f004 fca7 	bl	8005b40 <HAL_TIM_IRQHandler>
	HAL_DAC_IRQHandler(&hdac1);
 80011f2:	4803      	ldr	r0, [pc, #12]	; (8001200 <TIM6_DAC_IRQHandler+0x18>)
 80011f4:	f002 fa32 	bl	800365c <HAL_DAC_IRQHandler>
	/* USER CODE BEGIN TIM6_DAC_IRQn 1 */

	/* USER CODE END TIM6_DAC_IRQn 1 */
}
 80011f8:	bf00      	nop
 80011fa:	bd80      	pop	{r7, pc}
 80011fc:	200001b4 	.word	0x200001b4
 8001200:	20000158 	.word	0x20000158

08001204 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001204:	b580      	push	{r7, lr}
 8001206:	b086      	sub	sp, #24
 8001208:	af00      	add	r7, sp, #0
 800120a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800120c:	4a14      	ldr	r2, [pc, #80]	; (8001260 <_sbrk+0x5c>)
 800120e:	4b15      	ldr	r3, [pc, #84]	; (8001264 <_sbrk+0x60>)
 8001210:	1ad3      	subs	r3, r2, r3
 8001212:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001214:	697b      	ldr	r3, [r7, #20]
 8001216:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001218:	4b13      	ldr	r3, [pc, #76]	; (8001268 <_sbrk+0x64>)
 800121a:	681b      	ldr	r3, [r3, #0]
 800121c:	2b00      	cmp	r3, #0
 800121e:	d102      	bne.n	8001226 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001220:	4b11      	ldr	r3, [pc, #68]	; (8001268 <_sbrk+0x64>)
 8001222:	4a12      	ldr	r2, [pc, #72]	; (800126c <_sbrk+0x68>)
 8001224:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001226:	4b10      	ldr	r3, [pc, #64]	; (8001268 <_sbrk+0x64>)
 8001228:	681a      	ldr	r2, [r3, #0]
 800122a:	687b      	ldr	r3, [r7, #4]
 800122c:	4413      	add	r3, r2
 800122e:	693a      	ldr	r2, [r7, #16]
 8001230:	429a      	cmp	r2, r3
 8001232:	d207      	bcs.n	8001244 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001234:	f006 f810 	bl	8007258 <__errno>
 8001238:	4603      	mov	r3, r0
 800123a:	220c      	movs	r2, #12
 800123c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800123e:	f04f 33ff 	mov.w	r3, #4294967295
 8001242:	e009      	b.n	8001258 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001244:	4b08      	ldr	r3, [pc, #32]	; (8001268 <_sbrk+0x64>)
 8001246:	681b      	ldr	r3, [r3, #0]
 8001248:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800124a:	4b07      	ldr	r3, [pc, #28]	; (8001268 <_sbrk+0x64>)
 800124c:	681a      	ldr	r2, [r3, #0]
 800124e:	687b      	ldr	r3, [r7, #4]
 8001250:	4413      	add	r3, r2
 8001252:	4a05      	ldr	r2, [pc, #20]	; (8001268 <_sbrk+0x64>)
 8001254:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001256:	68fb      	ldr	r3, [r7, #12]
}
 8001258:	4618      	mov	r0, r3
 800125a:	3718      	adds	r7, #24
 800125c:	46bd      	mov	sp, r7
 800125e:	bd80      	pop	{r7, pc}
 8001260:	20018000 	.word	0x20018000
 8001264:	00000400 	.word	0x00000400
 8001268:	200002c0 	.word	0x200002c0
 800126c:	20000410 	.word	0x20000410

08001270 <SystemInit>:
/**
 * @brief  Setup the microcontroller system.
 * @retval None
 */

void SystemInit(void) {
 8001270:	b480      	push	{r7}
 8001272:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

	/* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
	SCB->CPACR |= ((3UL << 20U) | (3UL << 22U)); /* set CP10 and CP11 Full Access */
 8001274:	4b06      	ldr	r3, [pc, #24]	; (8001290 <SystemInit+0x20>)
 8001276:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800127a:	4a05      	ldr	r2, [pc, #20]	; (8001290 <SystemInit+0x20>)
 800127c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001280:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif
}
 8001284:	bf00      	nop
 8001286:	46bd      	mov	sp, r7
 8001288:	f85d 7b04 	ldr.w	r7, [sp], #4
 800128c:	4770      	bx	lr
 800128e:	bf00      	nop
 8001290:	e000ed00 	.word	0xe000ed00

08001294 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8001294:	f8df d034 	ldr.w	sp, [pc, #52]	; 80012cc <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001298:	f7ff ffea 	bl	8001270 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800129c:	480c      	ldr	r0, [pc, #48]	; (80012d0 <LoopForever+0x6>)
  ldr r1, =_edata
 800129e:	490d      	ldr	r1, [pc, #52]	; (80012d4 <LoopForever+0xa>)
  ldr r2, =_sidata
 80012a0:	4a0d      	ldr	r2, [pc, #52]	; (80012d8 <LoopForever+0xe>)
  movs r3, #0
 80012a2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80012a4:	e002      	b.n	80012ac <LoopCopyDataInit>

080012a6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80012a6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80012a8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80012aa:	3304      	adds	r3, #4

080012ac <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80012ac:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80012ae:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80012b0:	d3f9      	bcc.n	80012a6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80012b2:	4a0a      	ldr	r2, [pc, #40]	; (80012dc <LoopForever+0x12>)
  ldr r4, =_ebss
 80012b4:	4c0a      	ldr	r4, [pc, #40]	; (80012e0 <LoopForever+0x16>)
  movs r3, #0
 80012b6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80012b8:	e001      	b.n	80012be <LoopFillZerobss>

080012ba <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80012ba:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80012bc:	3204      	adds	r2, #4

080012be <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80012be:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80012c0:	d3fb      	bcc.n	80012ba <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80012c2:	f005 ffcf 	bl	8007264 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80012c6:	f7ff f971 	bl	80005ac <main>

080012ca <LoopForever>:

LoopForever:
    b LoopForever
 80012ca:	e7fe      	b.n	80012ca <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 80012cc:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 80012d0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80012d4:	20000068 	.word	0x20000068
  ldr r2, =_sidata
 80012d8:	08007c7c 	.word	0x08007c7c
  ldr r2, =_sbss
 80012dc:	20000068 	.word	0x20000068
  ldr r4, =_ebss
 80012e0:	20000410 	.word	0x20000410

080012e4 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80012e4:	e7fe      	b.n	80012e4 <ADC1_2_IRQHandler>
	...

080012e8 <HAL_Init>:
 *         Once done, time base tick starts incrementing: the tick variable counter is incremented
 *         each 1ms in the SysTick_Handler() interrupt handler.
 *
 * @retval HAL status
 */
HAL_StatusTypeDef HAL_Init(void) {
 80012e8:	b580      	push	{r7, lr}
 80012ea:	b082      	sub	sp, #8
 80012ec:	af00      	add	r7, sp, #0
	HAL_StatusTypeDef status = HAL_OK;
 80012ee:	2300      	movs	r3, #0
 80012f0:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0)
   __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0)
	__HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80012f2:	4b0c      	ldr	r3, [pc, #48]	; (8001324 <HAL_Init+0x3c>)
 80012f4:	681b      	ldr	r3, [r3, #0]
 80012f6:	4a0b      	ldr	r2, [pc, #44]	; (8001324 <HAL_Init+0x3c>)
 80012f8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80012fc:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

	/* Set Interrupt Group Priority */
	HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80012fe:	2003      	movs	r0, #3
 8001300:	f002 f87c 	bl	80033fc <HAL_NVIC_SetPriorityGrouping>

	/* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
	if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK) {
 8001304:	2000      	movs	r0, #0
 8001306:	f000 f80f 	bl	8001328 <HAL_InitTick>
 800130a:	4603      	mov	r3, r0
 800130c:	2b00      	cmp	r3, #0
 800130e:	d002      	beq.n	8001316 <HAL_Init+0x2e>
		status = HAL_ERROR;
 8001310:	2301      	movs	r3, #1
 8001312:	71fb      	strb	r3, [r7, #7]
 8001314:	e001      	b.n	800131a <HAL_Init+0x32>
	} else {
		/* Init the low level hardware */
		HAL_MspInit();
 8001316:	f7ff fcd7 	bl	8000cc8 <HAL_MspInit>
	}

	/* Return function status */
	return status;
 800131a:	79fb      	ldrb	r3, [r7, #7]
}
 800131c:	4618      	mov	r0, r3
 800131e:	3708      	adds	r7, #8
 8001320:	46bd      	mov	sp, r7
 8001322:	bd80      	pop	{r7, pc}
 8001324:	40022000 	.word	0x40022000

08001328 <HAL_InitTick>:
 *       The function is declared as __weak  to be overwritten  in case of other
 *       implementation  in user file.
 * @param TickPriority  Tick interrupt priority.
 * @retval HAL status
 */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority) {
 8001328:	b580      	push	{r7, lr}
 800132a:	b084      	sub	sp, #16
 800132c:	af00      	add	r7, sp, #0
 800132e:	6078      	str	r0, [r7, #4]
	HAL_StatusTypeDef status = HAL_OK;
 8001330:	2300      	movs	r3, #0
 8001332:	73fb      	strb	r3, [r7, #15]

	/* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
	if ((uint32_t) uwTickFreq != 0U) {
 8001334:	4b17      	ldr	r3, [pc, #92]	; (8001394 <HAL_InitTick+0x6c>)
 8001336:	781b      	ldrb	r3, [r3, #0]
 8001338:	2b00      	cmp	r3, #0
 800133a:	d023      	beq.n	8001384 <HAL_InitTick+0x5c>
		/*Configure the SysTick to have interrupt in 1ms time basis*/
		if (HAL_SYSTICK_Config(
 800133c:	4b16      	ldr	r3, [pc, #88]	; (8001398 <HAL_InitTick+0x70>)
 800133e:	681a      	ldr	r2, [r3, #0]
				SystemCoreClock / (1000U / (uint32_t) uwTickFreq)) == 0U) {
 8001340:	4b14      	ldr	r3, [pc, #80]	; (8001394 <HAL_InitTick+0x6c>)
 8001342:	781b      	ldrb	r3, [r3, #0]
 8001344:	4619      	mov	r1, r3
 8001346:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800134a:	fbb3 f3f1 	udiv	r3, r3, r1
		if (HAL_SYSTICK_Config(
 800134e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001352:	4618      	mov	r0, r3
 8001354:	f002 f887 	bl	8003466 <HAL_SYSTICK_Config>
 8001358:	4603      	mov	r3, r0
 800135a:	2b00      	cmp	r3, #0
 800135c:	d10f      	bne.n	800137e <HAL_InitTick+0x56>
			/* Configure the SysTick IRQ priority */
			if (TickPriority < (1UL << __NVIC_PRIO_BITS)) {
 800135e:	687b      	ldr	r3, [r7, #4]
 8001360:	2b0f      	cmp	r3, #15
 8001362:	d809      	bhi.n	8001378 <HAL_InitTick+0x50>
				HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001364:	2200      	movs	r2, #0
 8001366:	6879      	ldr	r1, [r7, #4]
 8001368:	f04f 30ff 	mov.w	r0, #4294967295
 800136c:	f002 f851 	bl	8003412 <HAL_NVIC_SetPriority>
				uwTickPrio = TickPriority;
 8001370:	4a0a      	ldr	r2, [pc, #40]	; (800139c <HAL_InitTick+0x74>)
 8001372:	687b      	ldr	r3, [r7, #4]
 8001374:	6013      	str	r3, [r2, #0]
 8001376:	e007      	b.n	8001388 <HAL_InitTick+0x60>
			} else {
				status = HAL_ERROR;
 8001378:	2301      	movs	r3, #1
 800137a:	73fb      	strb	r3, [r7, #15]
 800137c:	e004      	b.n	8001388 <HAL_InitTick+0x60>
			}
		} else {
			status = HAL_ERROR;
 800137e:	2301      	movs	r3, #1
 8001380:	73fb      	strb	r3, [r7, #15]
 8001382:	e001      	b.n	8001388 <HAL_InitTick+0x60>
		}
	} else {
		status = HAL_ERROR;
 8001384:	2301      	movs	r3, #1
 8001386:	73fb      	strb	r3, [r7, #15]
	}

	/* Return function status */
	return status;
 8001388:	7bfb      	ldrb	r3, [r7, #15]
}
 800138a:	4618      	mov	r0, r3
 800138c:	3710      	adds	r7, #16
 800138e:	46bd      	mov	sp, r7
 8001390:	bd80      	pop	{r7, pc}
 8001392:	bf00      	nop
 8001394:	20000014 	.word	0x20000014
 8001398:	2000000c 	.word	0x2000000c
 800139c:	20000010 	.word	0x20000010

080013a0 <HAL_IncTick>:
 *       in SysTick ISR.
 * @note This function is declared as __weak to be overwritten in case of other
 *      implementations in user file.
 * @retval None
 */
__weak void HAL_IncTick(void) {
 80013a0:	b480      	push	{r7}
 80013a2:	af00      	add	r7, sp, #0
	uwTick += (uint32_t) uwTickFreq;
 80013a4:	4b06      	ldr	r3, [pc, #24]	; (80013c0 <HAL_IncTick+0x20>)
 80013a6:	781b      	ldrb	r3, [r3, #0]
 80013a8:	461a      	mov	r2, r3
 80013aa:	4b06      	ldr	r3, [pc, #24]	; (80013c4 <HAL_IncTick+0x24>)
 80013ac:	681b      	ldr	r3, [r3, #0]
 80013ae:	4413      	add	r3, r2
 80013b0:	4a04      	ldr	r2, [pc, #16]	; (80013c4 <HAL_IncTick+0x24>)
 80013b2:	6013      	str	r3, [r2, #0]
}
 80013b4:	bf00      	nop
 80013b6:	46bd      	mov	sp, r7
 80013b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013bc:	4770      	bx	lr
 80013be:	bf00      	nop
 80013c0:	20000014 	.word	0x20000014
 80013c4:	200002c4 	.word	0x200002c4

080013c8 <HAL_GetTick>:
 * @brief Provide a tick value in millisecond.
 * @note This function is declared as __weak to be overwritten in case of other
 *       implementations in user file.
 * @retval tick value
 */
__weak uint32_t HAL_GetTick(void) {
 80013c8:	b480      	push	{r7}
 80013ca:	af00      	add	r7, sp, #0
	return uwTick;
 80013cc:	4b03      	ldr	r3, [pc, #12]	; (80013dc <HAL_GetTick+0x14>)
 80013ce:	681b      	ldr	r3, [r3, #0]
}
 80013d0:	4618      	mov	r0, r3
 80013d2:	46bd      	mov	sp, r7
 80013d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013d8:	4770      	bx	lr
 80013da:	bf00      	nop
 80013dc:	200002c4 	.word	0x200002c4

080013e0 <HAL_Delay>:
 * @note This function is declared as __weak to be overwritten in case of other
 *       implementations in user file.
 * @param Delay  specifies the delay time length, in milliseconds.
 * @retval None
 */
__weak void HAL_Delay(uint32_t Delay) {
 80013e0:	b580      	push	{r7, lr}
 80013e2:	b084      	sub	sp, #16
 80013e4:	af00      	add	r7, sp, #0
 80013e6:	6078      	str	r0, [r7, #4]
	uint32_t tickstart = HAL_GetTick();
 80013e8:	f7ff ffee 	bl	80013c8 <HAL_GetTick>
 80013ec:	60b8      	str	r0, [r7, #8]
	uint32_t wait = Delay;
 80013ee:	687b      	ldr	r3, [r7, #4]
 80013f0:	60fb      	str	r3, [r7, #12]

	/* Add a period to guaranty minimum wait */
	if (wait < HAL_MAX_DELAY) {
 80013f2:	68fb      	ldr	r3, [r7, #12]
 80013f4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80013f8:	d005      	beq.n	8001406 <HAL_Delay+0x26>
		wait += (uint32_t) uwTickFreq;
 80013fa:	4b0a      	ldr	r3, [pc, #40]	; (8001424 <HAL_Delay+0x44>)
 80013fc:	781b      	ldrb	r3, [r3, #0]
 80013fe:	461a      	mov	r2, r3
 8001400:	68fb      	ldr	r3, [r7, #12]
 8001402:	4413      	add	r3, r2
 8001404:	60fb      	str	r3, [r7, #12]
	}

	while ((HAL_GetTick() - tickstart) < wait) {
 8001406:	bf00      	nop
 8001408:	f7ff ffde 	bl	80013c8 <HAL_GetTick>
 800140c:	4602      	mov	r2, r0
 800140e:	68bb      	ldr	r3, [r7, #8]
 8001410:	1ad3      	subs	r3, r2, r3
 8001412:	68fa      	ldr	r2, [r7, #12]
 8001414:	429a      	cmp	r2, r3
 8001416:	d8f7      	bhi.n	8001408 <HAL_Delay+0x28>
	}
}
 8001418:	bf00      	nop
 800141a:	bf00      	nop
 800141c:	3710      	adds	r7, #16
 800141e:	46bd      	mov	sp, r7
 8001420:	bd80      	pop	{r7, pc}
 8001422:	bf00      	nop
 8001424:	20000014 	.word	0x20000014

08001428 <LL_ADC_SetCommonClock>:
	 *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
	 *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
	 * @retval None
	 */
	__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON,
			uint32_t CommonClock) {
 8001428:	b480      	push	{r7}
 800142a:	b083      	sub	sp, #12
 800142c:	af00      	add	r7, sp, #0
 800142e:	6078      	str	r0, [r7, #4]
 8001430:	6039      	str	r1, [r7, #0]
		MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC,
 8001432:	687b      	ldr	r3, [r7, #4]
 8001434:	689b      	ldr	r3, [r3, #8]
 8001436:	f423 127c 	bic.w	r2, r3, #4128768	; 0x3f0000
 800143a:	683b      	ldr	r3, [r7, #0]
 800143c:	431a      	orrs	r2, r3
 800143e:	687b      	ldr	r3, [r7, #4]
 8001440:	609a      	str	r2, [r3, #8]
				CommonClock);
	}
 8001442:	bf00      	nop
 8001444:	370c      	adds	r7, #12
 8001446:	46bd      	mov	sp, r7
 8001448:	f85d 7b04 	ldr.w	r7, [sp], #4
 800144c:	4770      	bx	lr

0800144e <LL_ADC_SetCommonPathInternalCh>:
	 *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
	 *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
	 * @retval None
	 */
	__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(
			ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal) {
 800144e:	b480      	push	{r7}
 8001450:	b083      	sub	sp, #12
 8001452:	af00      	add	r7, sp, #0
 8001454:	6078      	str	r0, [r7, #4]
 8001456:	6039      	str	r1, [r7, #0]
		MODIFY_REG(ADCxy_COMMON->CCR,
 8001458:	687b      	ldr	r3, [r7, #4]
 800145a:	689b      	ldr	r3, [r3, #8]
 800145c:	f023 72e0 	bic.w	r2, r3, #29360128	; 0x1c00000
 8001460:	683b      	ldr	r3, [r7, #0]
 8001462:	431a      	orrs	r2, r3
 8001464:	687b      	ldr	r3, [r7, #4]
 8001466:	609a      	str	r2, [r3, #8]
				ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
	}
 8001468:	bf00      	nop
 800146a:	370c      	adds	r7, #12
 800146c:	46bd      	mov	sp, r7
 800146e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001472:	4770      	bx	lr

08001474 <LL_ADC_GetCommonPathInternalCh>:
	 *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
	 *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
	 *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
	 */
	__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(
			const ADC_Common_TypeDef *ADCxy_COMMON) {
 8001474:	b480      	push	{r7}
 8001476:	b083      	sub	sp, #12
 8001478:	af00      	add	r7, sp, #0
 800147a:	6078      	str	r0, [r7, #4]
		return (uint32_t) (READ_BIT(ADCxy_COMMON->CCR,
 800147c:	687b      	ldr	r3, [r7, #4]
 800147e:	689b      	ldr	r3, [r3, #8]
 8001480:	f003 73e0 	and.w	r3, r3, #29360128	; 0x1c00000
				ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
	}
 8001484:	4618      	mov	r0, r3
 8001486:	370c      	adds	r7, #12
 8001488:	46bd      	mov	sp, r7
 800148a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800148e:	4770      	bx	lr

08001490 <LL_ADC_SetOffset>:
	 *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
	 * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
	 * @retval None
	 */
	__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety,
			uint32_t Channel, uint32_t OffsetLevel) {
 8001490:	b480      	push	{r7}
 8001492:	b087      	sub	sp, #28
 8001494:	af00      	add	r7, sp, #0
 8001496:	60f8      	str	r0, [r7, #12]
 8001498:	60b9      	str	r1, [r7, #8]
 800149a:	607a      	str	r2, [r7, #4]
 800149c:	603b      	str	r3, [r7, #0]
		__IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800149e:	68fb      	ldr	r3, [r7, #12]
 80014a0:	3360      	adds	r3, #96	; 0x60
 80014a2:	461a      	mov	r2, r3
 80014a4:	68bb      	ldr	r3, [r7, #8]
 80014a6:	009b      	lsls	r3, r3, #2
 80014a8:	4413      	add	r3, r2
 80014aa:	617b      	str	r3, [r7, #20]

		MODIFY_REG(*preg,
 80014ac:	697b      	ldr	r3, [r7, #20]
 80014ae:	681a      	ldr	r2, [r3, #0]
 80014b0:	4b08      	ldr	r3, [pc, #32]	; (80014d4 <LL_ADC_SetOffset+0x44>)
 80014b2:	4013      	ands	r3, r2
 80014b4:	687a      	ldr	r2, [r7, #4]
 80014b6:	f002 41f8 	and.w	r1, r2, #2080374784	; 0x7c000000
 80014ba:	683a      	ldr	r2, [r7, #0]
 80014bc:	430a      	orrs	r2, r1
 80014be:	4313      	orrs	r3, r2
 80014c0:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 80014c4:	697b      	ldr	r3, [r7, #20]
 80014c6:	601a      	str	r2, [r3, #0]
				ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
				ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
	}
 80014c8:	bf00      	nop
 80014ca:	371c      	adds	r7, #28
 80014cc:	46bd      	mov	sp, r7
 80014ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014d2:	4770      	bx	lr
 80014d4:	03fff000 	.word	0x03fff000

080014d8 <LL_ADC_GetOffsetChannel>:
	 *         (1, 2, 3, 4) For ADC channel read back from ADC register,
	 *                      comparison with internal channel parameter to be done
	 *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
	 */
	__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx,
			uint32_t Offsety) {
 80014d8:	b480      	push	{r7}
 80014da:	b085      	sub	sp, #20
 80014dc:	af00      	add	r7, sp, #0
 80014de:	6078      	str	r0, [r7, #4]
 80014e0:	6039      	str	r1, [r7, #0]
		const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80014e2:	687b      	ldr	r3, [r7, #4]
 80014e4:	3360      	adds	r3, #96	; 0x60
 80014e6:	461a      	mov	r2, r3
 80014e8:	683b      	ldr	r3, [r7, #0]
 80014ea:	009b      	lsls	r3, r3, #2
 80014ec:	4413      	add	r3, r2
 80014ee:	60fb      	str	r3, [r7, #12]

		return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 80014f0:	68fb      	ldr	r3, [r7, #12]
 80014f2:	681b      	ldr	r3, [r3, #0]
 80014f4:	f003 43f8 	and.w	r3, r3, #2080374784	; 0x7c000000
	}
 80014f8:	4618      	mov	r0, r3
 80014fa:	3714      	adds	r7, #20
 80014fc:	46bd      	mov	sp, r7
 80014fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001502:	4770      	bx	lr

08001504 <LL_ADC_SetOffsetState>:
	 *         @arg @ref LL_ADC_OFFSET_DISABLE
	 *         @arg @ref LL_ADC_OFFSET_ENABLE
	 * @retval None
	 */
	__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx,
			uint32_t Offsety, uint32_t OffsetState) {
 8001504:	b480      	push	{r7}
 8001506:	b087      	sub	sp, #28
 8001508:	af00      	add	r7, sp, #0
 800150a:	60f8      	str	r0, [r7, #12]
 800150c:	60b9      	str	r1, [r7, #8]
 800150e:	607a      	str	r2, [r7, #4]
		__IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001510:	68fb      	ldr	r3, [r7, #12]
 8001512:	3360      	adds	r3, #96	; 0x60
 8001514:	461a      	mov	r2, r3
 8001516:	68bb      	ldr	r3, [r7, #8]
 8001518:	009b      	lsls	r3, r3, #2
 800151a:	4413      	add	r3, r2
 800151c:	617b      	str	r3, [r7, #20]

		MODIFY_REG(*preg, ADC_OFR1_OFFSET1_EN, OffsetState);
 800151e:	697b      	ldr	r3, [r7, #20]
 8001520:	681b      	ldr	r3, [r3, #0]
 8001522:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8001526:	687b      	ldr	r3, [r7, #4]
 8001528:	431a      	orrs	r2, r3
 800152a:	697b      	ldr	r3, [r7, #20]
 800152c:	601a      	str	r2, [r3, #0]
	}
 800152e:	bf00      	nop
 8001530:	371c      	adds	r7, #28
 8001532:	46bd      	mov	sp, r7
 8001534:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001538:	4770      	bx	lr

0800153a <LL_ADC_REG_IsTriggerSourceSWStart>:
	 * @param  ADCx ADC instance
	 * @retval Value "0" if trigger source external trigger
	 *         Value "1" if trigger source SW start.
	 */
	__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(
			const ADC_TypeDef *ADCx) {
 800153a:	b480      	push	{r7}
 800153c:	b083      	sub	sp, #12
 800153e:	af00      	add	r7, sp, #0
 8001540:	6078      	str	r0, [r7, #4]
		return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN)
 8001542:	687b      	ldr	r3, [r7, #4]
 8001544:	68db      	ldr	r3, [r3, #12]
 8001546:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
				== (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 800154a:	2b00      	cmp	r3, #0
 800154c:	d101      	bne.n	8001552 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 800154e:	2301      	movs	r3, #1
 8001550:	e000      	b.n	8001554 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8001552:	2300      	movs	r3, #0
	}
 8001554:	4618      	mov	r0, r3
 8001556:	370c      	adds	r7, #12
 8001558:	46bd      	mov	sp, r7
 800155a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800155e:	4770      	bx	lr

08001560 <LL_ADC_REG_SetSequencerRanks>:
	 *         (7) On STM32L4, fast channel (0.188 us for 12-bit resolution (ADC conversion rate up to 5.33 Ms/s)).
	 *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
	 * @retval None
	 */
	__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx,
			uint32_t Rank, uint32_t Channel) {
 8001560:	b480      	push	{r7}
 8001562:	b087      	sub	sp, #28
 8001564:	af00      	add	r7, sp, #0
 8001566:	60f8      	str	r0, [r7, #12]
 8001568:	60b9      	str	r1, [r7, #8]
 800156a:	607a      	str	r2, [r7, #4]
		/* Set bits with content of parameter "Channel" with bits position          */
		/* in register and register position depending on parameter "Rank".         */
		/* Parameters "Rank" and "Channel" are used with masks because containing   */
		/* other bits reserved for other purpose.                                   */
		__IO uint32_t *preg =
				__ADC_PTR_REG_OFFSET(ADCx->SQR1,
 800156c:	68fb      	ldr	r3, [r7, #12]
 800156e:	3330      	adds	r3, #48	; 0x30
 8001570:	461a      	mov	r2, r3
 8001572:	68bb      	ldr	r3, [r7, #8]
 8001574:	0a1b      	lsrs	r3, r3, #8
 8001576:	009b      	lsls	r3, r3, #2
 8001578:	f003 030c 	and.w	r3, r3, #12
 800157c:	4413      	add	r3, r2
		__IO uint32_t *preg =
 800157e:	617b      	str	r3, [r7, #20]
						((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

		MODIFY_REG(*preg,
 8001580:	697b      	ldr	r3, [r7, #20]
 8001582:	681a      	ldr	r2, [r3, #0]
 8001584:	68bb      	ldr	r3, [r7, #8]
 8001586:	f003 031f 	and.w	r3, r3, #31
 800158a:	211f      	movs	r1, #31
 800158c:	fa01 f303 	lsl.w	r3, r1, r3
 8001590:	43db      	mvns	r3, r3
 8001592:	401a      	ands	r2, r3
 8001594:	687b      	ldr	r3, [r7, #4]
 8001596:	0e9b      	lsrs	r3, r3, #26
 8001598:	f003 011f 	and.w	r1, r3, #31
 800159c:	68bb      	ldr	r3, [r7, #8]
 800159e:	f003 031f 	and.w	r3, r3, #31
 80015a2:	fa01 f303 	lsl.w	r3, r1, r3
 80015a6:	431a      	orrs	r2, r3
 80015a8:	697b      	ldr	r3, [r7, #20]
 80015aa:	601a      	str	r2, [r3, #0]
				ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
				((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
	}
 80015ac:	bf00      	nop
 80015ae:	371c      	adds	r7, #28
 80015b0:	46bd      	mov	sp, r7
 80015b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015b6:	4770      	bx	lr

080015b8 <LL_ADC_SetChannelSamplingTime>:
	 *             can be replaced by 3.5 ADC clock cycles.
	 *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
	 * @retval None
	 */
	__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx,
			uint32_t Channel, uint32_t SamplingTime) {
 80015b8:	b480      	push	{r7}
 80015ba:	b087      	sub	sp, #28
 80015bc:	af00      	add	r7, sp, #0
 80015be:	60f8      	str	r0, [r7, #12]
 80015c0:	60b9      	str	r1, [r7, #8]
 80015c2:	607a      	str	r2, [r7, #4]
		/* Set bits with content of parameter "SamplingTime" with bits position     */
		/* in register and register position depending on parameter "Channel".      */
		/* Parameter "Channel" is used with masks because containing                */
		/* other bits reserved for other purpose.                                   */
		__IO uint32_t *preg =
				__ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 80015c4:	68fb      	ldr	r3, [r7, #12]
 80015c6:	3314      	adds	r3, #20
 80015c8:	461a      	mov	r2, r3
 80015ca:	68bb      	ldr	r3, [r7, #8]
 80015cc:	0e5b      	lsrs	r3, r3, #25
 80015ce:	009b      	lsls	r3, r3, #2
 80015d0:	f003 0304 	and.w	r3, r3, #4
 80015d4:	4413      	add	r3, r2
		__IO uint32_t *preg =
 80015d6:	617b      	str	r3, [r7, #20]
						((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

		MODIFY_REG(*preg,
 80015d8:	697b      	ldr	r3, [r7, #20]
 80015da:	681a      	ldr	r2, [r3, #0]
 80015dc:	68bb      	ldr	r3, [r7, #8]
 80015de:	0d1b      	lsrs	r3, r3, #20
 80015e0:	f003 031f 	and.w	r3, r3, #31
 80015e4:	2107      	movs	r1, #7
 80015e6:	fa01 f303 	lsl.w	r3, r1, r3
 80015ea:	43db      	mvns	r3, r3
 80015ec:	401a      	ands	r2, r3
 80015ee:	68bb      	ldr	r3, [r7, #8]
 80015f0:	0d1b      	lsrs	r3, r3, #20
 80015f2:	f003 031f 	and.w	r3, r3, #31
 80015f6:	6879      	ldr	r1, [r7, #4]
 80015f8:	fa01 f303 	lsl.w	r3, r1, r3
 80015fc:	431a      	orrs	r2, r3
 80015fe:	697b      	ldr	r3, [r7, #20]
 8001600:	601a      	str	r2, [r3, #0]
				ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
				SamplingTime << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
	}
 8001602:	bf00      	nop
 8001604:	371c      	adds	r7, #28
 8001606:	46bd      	mov	sp, r7
 8001608:	f85d 7b04 	ldr.w	r7, [sp], #4
 800160c:	4770      	bx	lr
	...

08001610 <LL_ADC_SetChannelSingleDiff>:
	 *         @arg @ref LL_ADC_SINGLE_ENDED
	 *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
	 * @retval None
	 */
	__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx,
			uint32_t Channel, uint32_t SingleDiff) {
 8001610:	b480      	push	{r7}
 8001612:	b085      	sub	sp, #20
 8001614:	af00      	add	r7, sp, #0
 8001616:	60f8      	str	r0, [r7, #12]
 8001618:	60b9      	str	r1, [r7, #8]
 800161a:	607a      	str	r2, [r7, #4]
		/* Bits of channels in single or differential mode are set only for         */
		/* differential mode (for single mode, mask of bits allowed to be set is    */
		/* shifted out of range of bits of channels in single or differential mode. */
		MODIFY_REG(ADCx->DIFSEL, Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
 800161c:	68fb      	ldr	r3, [r7, #12]
 800161e:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 8001622:	68bb      	ldr	r3, [r7, #8]
 8001624:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001628:	43db      	mvns	r3, r3
 800162a:	401a      	ands	r2, r3
 800162c:	687b      	ldr	r3, [r7, #4]
 800162e:	f003 0318 	and.w	r3, r3, #24
 8001632:	4908      	ldr	r1, [pc, #32]	; (8001654 <LL_ADC_SetChannelSingleDiff+0x44>)
 8001634:	40d9      	lsrs	r1, r3
 8001636:	68bb      	ldr	r3, [r7, #8]
 8001638:	400b      	ands	r3, r1
 800163a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800163e:	431a      	orrs	r2, r3
 8001640:	68fb      	ldr	r3, [r7, #12]
 8001642:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
				(Channel & ADC_SINGLEDIFF_CHANNEL_MASK) & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
	}
 8001646:	bf00      	nop
 8001648:	3714      	adds	r7, #20
 800164a:	46bd      	mov	sp, r7
 800164c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001650:	4770      	bx	lr
 8001652:	bf00      	nop
 8001654:	0007ffff 	.word	0x0007ffff

08001658 <LL_ADC_GetMultimode>:
	 *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
	 *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
	 *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
	 */
	__STATIC_INLINE uint32_t LL_ADC_GetMultimode(
			const ADC_Common_TypeDef *ADCxy_COMMON) {
 8001658:	b480      	push	{r7}
 800165a:	b083      	sub	sp, #12
 800165c:	af00      	add	r7, sp, #0
 800165e:	6078      	str	r0, [r7, #4]
		return (uint32_t) (READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8001660:	687b      	ldr	r3, [r7, #4]
 8001662:	689b      	ldr	r3, [r3, #8]
 8001664:	f003 031f 	and.w	r3, r3, #31
	}
 8001668:	4618      	mov	r0, r3
 800166a:	370c      	adds	r7, #12
 800166c:	46bd      	mov	sp, r7
 800166e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001672:	4770      	bx	lr

08001674 <LL_ADC_DisableDeepPowerDown>:
	 *         ADC must be ADC disabled.
	 * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
	 * @param  ADCx ADC instance
	 * @retval None
	 */
	__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx) {
 8001674:	b480      	push	{r7}
 8001676:	b083      	sub	sp, #12
 8001678:	af00      	add	r7, sp, #0
 800167a:	6078      	str	r0, [r7, #4]
		/* Note: Write register with some additional bits forced to state reset     */
		/*       instead of modifying only the selected bit for this function,      */
		/*       to not interfere with bits with HW property "rs".                  */
		CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 800167c:	687b      	ldr	r3, [r7, #4]
 800167e:	689b      	ldr	r3, [r3, #8]
 8001680:	f023 4320 	bic.w	r3, r3, #2684354560	; 0xa0000000
 8001684:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8001688:	687a      	ldr	r2, [r7, #4]
 800168a:	6093      	str	r3, [r2, #8]
	}
 800168c:	bf00      	nop
 800168e:	370c      	adds	r7, #12
 8001690:	46bd      	mov	sp, r7
 8001692:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001696:	4770      	bx	lr

08001698 <LL_ADC_IsDeepPowerDownEnabled>:
	 * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
	 * @param  ADCx ADC instance
	 * @retval 0: deep power down is disabled, 1: deep power down is enabled.
	 */
	__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(
			const ADC_TypeDef *ADCx) {
 8001698:	b480      	push	{r7}
 800169a:	b083      	sub	sp, #12
 800169c:	af00      	add	r7, sp, #0
 800169e:	6078      	str	r0, [r7, #4]
		return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ?
 80016a0:	687b      	ldr	r3, [r7, #4]
 80016a2:	689b      	ldr	r3, [r3, #8]
 80016a4:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
				1UL : 0UL);
 80016a8:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80016ac:	d101      	bne.n	80016b2 <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 80016ae:	2301      	movs	r3, #1
 80016b0:	e000      	b.n	80016b4 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 80016b2:	2300      	movs	r3, #0
	}
 80016b4:	4618      	mov	r0, r3
 80016b6:	370c      	adds	r7, #12
 80016b8:	46bd      	mov	sp, r7
 80016ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016be:	4770      	bx	lr

080016c0 <LL_ADC_EnableInternalRegulator>:
	 *         ADC must be ADC disabled.
	 * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
	 * @param  ADCx ADC instance
	 * @retval None
	 */
	__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx) {
 80016c0:	b480      	push	{r7}
 80016c2:	b083      	sub	sp, #12
 80016c4:	af00      	add	r7, sp, #0
 80016c6:	6078      	str	r0, [r7, #4]
		/* Note: Write register with some additional bits forced to state reset     */
		/*       instead of modifying only the selected bit for this function,      */
		/*       to not interfere with bits with HW property "rs".                  */
		MODIFY_REG(ADCx->CR, ADC_CR_BITS_PROPERTY_RS, ADC_CR_ADVREGEN);
 80016c8:	687b      	ldr	r3, [r7, #4]
 80016ca:	689b      	ldr	r3, [r3, #8]
 80016cc:	f023 4310 	bic.w	r3, r3, #2415919104	; 0x90000000
 80016d0:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80016d4:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 80016d8:	687b      	ldr	r3, [r7, #4]
 80016da:	609a      	str	r2, [r3, #8]
	}
 80016dc:	bf00      	nop
 80016de:	370c      	adds	r7, #12
 80016e0:	46bd      	mov	sp, r7
 80016e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016e6:	4770      	bx	lr

080016e8 <LL_ADC_IsInternalRegulatorEnabled>:
	 * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
	 * @param  ADCx ADC instance
	 * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
	 */
	__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(
			const ADC_TypeDef *ADCx) {
 80016e8:	b480      	push	{r7}
 80016ea:	b083      	sub	sp, #12
 80016ec:	af00      	add	r7, sp, #0
 80016ee:	6078      	str	r0, [r7, #4]
		return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ?
 80016f0:	687b      	ldr	r3, [r7, #4]
 80016f2:	689b      	ldr	r3, [r3, #8]
 80016f4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
				1UL : 0UL);
 80016f8:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80016fc:	d101      	bne.n	8001702 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 80016fe:	2301      	movs	r3, #1
 8001700:	e000      	b.n	8001704 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8001702:	2300      	movs	r3, #0
	}
 8001704:	4618      	mov	r0, r3
 8001706:	370c      	adds	r7, #12
 8001708:	46bd      	mov	sp, r7
 800170a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800170e:	4770      	bx	lr

08001710 <LL_ADC_Enable>:
	 *         ADC must be ADC disabled and ADC internal voltage regulator enabled.
	 * @rmtoll CR       ADEN           LL_ADC_Enable
	 * @param  ADCx ADC instance
	 * @retval None
	 */
	__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx) {
 8001710:	b480      	push	{r7}
 8001712:	b083      	sub	sp, #12
 8001714:	af00      	add	r7, sp, #0
 8001716:	6078      	str	r0, [r7, #4]
		/* Note: Write register with some additional bits forced to state reset     */
		/*       instead of modifying only the selected bit for this function,      */
		/*       to not interfere with bits with HW property "rs".                  */
		MODIFY_REG(ADCx->CR, ADC_CR_BITS_PROPERTY_RS, ADC_CR_ADEN);
 8001718:	687b      	ldr	r3, [r7, #4]
 800171a:	689b      	ldr	r3, [r3, #8]
 800171c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8001720:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8001724:	f043 0201 	orr.w	r2, r3, #1
 8001728:	687b      	ldr	r3, [r7, #4]
 800172a:	609a      	str	r2, [r3, #8]
	}
 800172c:	bf00      	nop
 800172e:	370c      	adds	r7, #12
 8001730:	46bd      	mov	sp, r7
 8001732:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001736:	4770      	bx	lr

08001738 <LL_ADC_Disable>:
	 *         on either groups regular or injected.
	 * @rmtoll CR       ADDIS          LL_ADC_Disable
	 * @param  ADCx ADC instance
	 * @retval None
	 */
	__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx) {
 8001738:	b480      	push	{r7}
 800173a:	b083      	sub	sp, #12
 800173c:	af00      	add	r7, sp, #0
 800173e:	6078      	str	r0, [r7, #4]
		/* Note: Write register with some additional bits forced to state reset     */
		/*       instead of modifying only the selected bit for this function,      */
		/*       to not interfere with bits with HW property "rs".                  */
		MODIFY_REG(ADCx->CR, ADC_CR_BITS_PROPERTY_RS, ADC_CR_ADDIS);
 8001740:	687b      	ldr	r3, [r7, #4]
 8001742:	689b      	ldr	r3, [r3, #8]
 8001744:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8001748:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800174c:	f043 0202 	orr.w	r2, r3, #2
 8001750:	687b      	ldr	r3, [r7, #4]
 8001752:	609a      	str	r2, [r3, #8]
	}
 8001754:	bf00      	nop
 8001756:	370c      	adds	r7, #12
 8001758:	46bd      	mov	sp, r7
 800175a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800175e:	4770      	bx	lr

08001760 <LL_ADC_IsEnabled>:
	 *         (not only core clock: this ADC has a dual clock domain)
	 * @rmtoll CR       ADEN           LL_ADC_IsEnabled
	 * @param  ADCx ADC instance
	 * @retval 0: ADC is disabled, 1: ADC is enabled.
	 */
	__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx) {
 8001760:	b480      	push	{r7}
 8001762:	b083      	sub	sp, #12
 8001764:	af00      	add	r7, sp, #0
 8001766:	6078      	str	r0, [r7, #4]
		return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8001768:	687b      	ldr	r3, [r7, #4]
 800176a:	689b      	ldr	r3, [r3, #8]
 800176c:	f003 0301 	and.w	r3, r3, #1
 8001770:	2b01      	cmp	r3, #1
 8001772:	d101      	bne.n	8001778 <LL_ADC_IsEnabled+0x18>
 8001774:	2301      	movs	r3, #1
 8001776:	e000      	b.n	800177a <LL_ADC_IsEnabled+0x1a>
 8001778:	2300      	movs	r3, #0
	}
 800177a:	4618      	mov	r0, r3
 800177c:	370c      	adds	r7, #12
 800177e:	46bd      	mov	sp, r7
 8001780:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001784:	4770      	bx	lr

08001786 <LL_ADC_IsDisableOngoing>:
	 * @brief  Get the selected ADC instance disable state.
	 * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
	 * @param  ADCx ADC instance
	 * @retval 0: no ADC disable command on going.
	 */
	__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(const ADC_TypeDef *ADCx) {
 8001786:	b480      	push	{r7}
 8001788:	b083      	sub	sp, #12
 800178a:	af00      	add	r7, sp, #0
 800178c:	6078      	str	r0, [r7, #4]
		return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 800178e:	687b      	ldr	r3, [r7, #4]
 8001790:	689b      	ldr	r3, [r3, #8]
 8001792:	f003 0302 	and.w	r3, r3, #2
 8001796:	2b02      	cmp	r3, #2
 8001798:	d101      	bne.n	800179e <LL_ADC_IsDisableOngoing+0x18>
 800179a:	2301      	movs	r3, #1
 800179c:	e000      	b.n	80017a0 <LL_ADC_IsDisableOngoing+0x1a>
 800179e:	2300      	movs	r3, #0
	}
 80017a0:	4618      	mov	r0, r3
 80017a2:	370c      	adds	r7, #12
 80017a4:	46bd      	mov	sp, r7
 80017a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017aa:	4770      	bx	lr

080017ac <LL_ADC_REG_StartConversion>:
	 *         without ADC disable command on going.
	 * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
	 * @param  ADCx ADC instance
	 * @retval None
	 */
	__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx) {
 80017ac:	b480      	push	{r7}
 80017ae:	b083      	sub	sp, #12
 80017b0:	af00      	add	r7, sp, #0
 80017b2:	6078      	str	r0, [r7, #4]
		/* Note: Write register with some additional bits forced to state reset     */
		/*       instead of modifying only the selected bit for this function,      */
		/*       to not interfere with bits with HW property "rs".                  */
		MODIFY_REG(ADCx->CR, ADC_CR_BITS_PROPERTY_RS, ADC_CR_ADSTART);
 80017b4:	687b      	ldr	r3, [r7, #4]
 80017b6:	689b      	ldr	r3, [r3, #8]
 80017b8:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80017bc:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80017c0:	f043 0204 	orr.w	r2, r3, #4
 80017c4:	687b      	ldr	r3, [r7, #4]
 80017c6:	609a      	str	r2, [r3, #8]
	}
 80017c8:	bf00      	nop
 80017ca:	370c      	adds	r7, #12
 80017cc:	46bd      	mov	sp, r7
 80017ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017d2:	4770      	bx	lr

080017d4 <LL_ADC_REG_IsConversionOngoing>:
	 * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
	 * @param  ADCx ADC instance
	 * @retval 0: no conversion is on going on ADC group regular.
	 */
	__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(
			const ADC_TypeDef *ADCx) {
 80017d4:	b480      	push	{r7}
 80017d6:	b083      	sub	sp, #12
 80017d8:	af00      	add	r7, sp, #0
 80017da:	6078      	str	r0, [r7, #4]
		return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ?
 80017dc:	687b      	ldr	r3, [r7, #4]
 80017de:	689b      	ldr	r3, [r3, #8]
 80017e0:	f003 0304 	and.w	r3, r3, #4
				1UL : 0UL);
 80017e4:	2b04      	cmp	r3, #4
 80017e6:	d101      	bne.n	80017ec <LL_ADC_REG_IsConversionOngoing+0x18>
 80017e8:	2301      	movs	r3, #1
 80017ea:	e000      	b.n	80017ee <LL_ADC_REG_IsConversionOngoing+0x1a>
 80017ec:	2300      	movs	r3, #0
	}
 80017ee:	4618      	mov	r0, r3
 80017f0:	370c      	adds	r7, #12
 80017f2:	46bd      	mov	sp, r7
 80017f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017f8:	4770      	bx	lr

080017fa <LL_ADC_INJ_IsConversionOngoing>:
	 * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
	 * @param  ADCx ADC instance
	 * @retval 0: no conversion is on going on ADC group injected.
	 */
	__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(
			const ADC_TypeDef *ADCx) {
 80017fa:	b480      	push	{r7}
 80017fc:	b083      	sub	sp, #12
 80017fe:	af00      	add	r7, sp, #0
 8001800:	6078      	str	r0, [r7, #4]
		return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ?
 8001802:	687b      	ldr	r3, [r7, #4]
 8001804:	689b      	ldr	r3, [r3, #8]
 8001806:	f003 0308 	and.w	r3, r3, #8
				1UL : 0UL);
 800180a:	2b08      	cmp	r3, #8
 800180c:	d101      	bne.n	8001812 <LL_ADC_INJ_IsConversionOngoing+0x18>
 800180e:	2301      	movs	r3, #1
 8001810:	e000      	b.n	8001814 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8001812:	2300      	movs	r3, #0
	}
 8001814:	4618      	mov	r0, r3
 8001816:	370c      	adds	r7, #12
 8001818:	46bd      	mov	sp, r7
 800181a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800181e:	4770      	bx	lr

08001820 <HAL_ADC_Init>:
 *         case of update of a parameter of ADC_InitTypeDef on the fly,
 *         without  disabling the other ADCs.
 * @param hadc ADC handle
 * @retval HAL status
 */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc) {
 8001820:	b590      	push	{r4, r7, lr}
 8001822:	b089      	sub	sp, #36	; 0x24
 8001824:	af00      	add	r7, sp, #0
 8001826:	6078      	str	r0, [r7, #4]
	HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001828:	2300      	movs	r3, #0
 800182a:	77fb      	strb	r3, [r7, #31]
	uint32_t tmp_cfgr;
	uint32_t tmp_adc_is_conversion_on_going_regular;
	uint32_t tmp_adc_is_conversion_on_going_injected;
	__IO uint32_t wait_loop_index = 0UL;
 800182c:	2300      	movs	r3, #0
 800182e:	60fb      	str	r3, [r7, #12]

	/* Check ADC handle */
	if (hadc == NULL) {
 8001830:	687b      	ldr	r3, [r7, #4]
 8001832:	2b00      	cmp	r3, #0
 8001834:	d101      	bne.n	800183a <HAL_ADC_Init+0x1a>
		return HAL_ERROR;
 8001836:	2301      	movs	r3, #1
 8001838:	e130      	b.n	8001a9c <HAL_ADC_Init+0x27c>
	assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
	assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
	assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
	assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

	if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE) {
 800183a:	687b      	ldr	r3, [r7, #4]
 800183c:	691b      	ldr	r3, [r3, #16]
 800183e:	2b00      	cmp	r3, #0
	assert_param(
			!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

	/* Actions performed only if ADC is coming from state reset:                */
	/* - Initialization of ADC MSP                                              */
	if (hadc->State == HAL_ADC_STATE_RESET) {
 8001840:	687b      	ldr	r3, [r7, #4]
 8001842:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001844:	2b00      	cmp	r3, #0
 8001846:	d109      	bne.n	800185c <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
		/* Init the low level hardware */
		HAL_ADC_MspInit(hadc);
 8001848:	6878      	ldr	r0, [r7, #4]
 800184a:	f7ff fa61 	bl	8000d10 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

		/* Set ADC error code to none */
		ADC_CLEAR_ERRORCODE(hadc);
 800184e:	687b      	ldr	r3, [r7, #4]
 8001850:	2200      	movs	r2, #0
 8001852:	659a      	str	r2, [r3, #88]	; 0x58

		/* Initialize Lock */
		hadc->Lock = HAL_UNLOCKED;
 8001854:	687b      	ldr	r3, [r7, #4]
 8001856:	2200      	movs	r2, #0
 8001858:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
	}

	/* - Exit from deep-power-down mode and ADC voltage regulator enable        */
	if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL) {
 800185c:	687b      	ldr	r3, [r7, #4]
 800185e:	681b      	ldr	r3, [r3, #0]
 8001860:	4618      	mov	r0, r3
 8001862:	f7ff ff19 	bl	8001698 <LL_ADC_IsDeepPowerDownEnabled>
 8001866:	4603      	mov	r3, r0
 8001868:	2b00      	cmp	r3, #0
 800186a:	d004      	beq.n	8001876 <HAL_ADC_Init+0x56>
		/* Disable ADC deep power down mode */
		LL_ADC_DisableDeepPowerDown(hadc->Instance);
 800186c:	687b      	ldr	r3, [r7, #4]
 800186e:	681b      	ldr	r3, [r3, #0]
 8001870:	4618      	mov	r0, r3
 8001872:	f7ff feff 	bl	8001674 <LL_ADC_DisableDeepPowerDown>
		/* System was in deep power down mode, calibration must
		 be relaunched or a previously saved calibration factor
		 re-applied once the ADC voltage regulator is enabled */
	}

	if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL) {
 8001876:	687b      	ldr	r3, [r7, #4]
 8001878:	681b      	ldr	r3, [r3, #0]
 800187a:	4618      	mov	r0, r3
 800187c:	f7ff ff34 	bl	80016e8 <LL_ADC_IsInternalRegulatorEnabled>
 8001880:	4603      	mov	r3, r0
 8001882:	2b00      	cmp	r3, #0
 8001884:	d115      	bne.n	80018b2 <HAL_ADC_Init+0x92>
		/* Enable ADC internal voltage regulator */
		LL_ADC_EnableInternalRegulator(hadc->Instance);
 8001886:	687b      	ldr	r3, [r7, #4]
 8001888:	681b      	ldr	r3, [r3, #0]
 800188a:	4618      	mov	r0, r3
 800188c:	f7ff ff18 	bl	80016c0 <LL_ADC_EnableInternalRegulator>

		/* Note: Variable divided by 2 to compensate partially              */
		/*       CPU processing cycles, scaling in us split to not          */
		/*       exceed 32 bits register capacity and handle low frequency. */
		wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL)
				* ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8001890:	4b84      	ldr	r3, [pc, #528]	; (8001aa4 <HAL_ADC_Init+0x284>)
 8001892:	681b      	ldr	r3, [r3, #0]
 8001894:	099b      	lsrs	r3, r3, #6
 8001896:	4a84      	ldr	r2, [pc, #528]	; (8001aa8 <HAL_ADC_Init+0x288>)
 8001898:	fba2 2303 	umull	r2, r3, r2, r3
 800189c:	099b      	lsrs	r3, r3, #6
 800189e:	3301      	adds	r3, #1
 80018a0:	005b      	lsls	r3, r3, #1
		wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL)
 80018a2:	60fb      	str	r3, [r7, #12]
		while (wait_loop_index != 0UL) {
 80018a4:	e002      	b.n	80018ac <HAL_ADC_Init+0x8c>
			wait_loop_index--;
 80018a6:	68fb      	ldr	r3, [r7, #12]
 80018a8:	3b01      	subs	r3, #1
 80018aa:	60fb      	str	r3, [r7, #12]
		while (wait_loop_index != 0UL) {
 80018ac:	68fb      	ldr	r3, [r7, #12]
 80018ae:	2b00      	cmp	r3, #0
 80018b0:	d1f9      	bne.n	80018a6 <HAL_ADC_Init+0x86>
	}

	/* Verification that ADC voltage regulator is correctly enabled, whether    */
	/* or not ADC is coming from state reset (if any potential problem of       */
	/* clocking, voltage regulator would not be enabled).                       */
	if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL) {
 80018b2:	687b      	ldr	r3, [r7, #4]
 80018b4:	681b      	ldr	r3, [r3, #0]
 80018b6:	4618      	mov	r0, r3
 80018b8:	f7ff ff16 	bl	80016e8 <LL_ADC_IsInternalRegulatorEnabled>
 80018bc:	4603      	mov	r3, r0
 80018be:	2b00      	cmp	r3, #0
 80018c0:	d10d      	bne.n	80018de <HAL_ADC_Init+0xbe>
		/* Update ADC state machine to error */
		SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80018c2:	687b      	ldr	r3, [r7, #4]
 80018c4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80018c6:	f043 0210 	orr.w	r2, r3, #16
 80018ca:	687b      	ldr	r3, [r7, #4]
 80018cc:	655a      	str	r2, [r3, #84]	; 0x54

		/* Set ADC error code to ADC peripheral internal error */
		SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80018ce:	687b      	ldr	r3, [r7, #4]
 80018d0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80018d2:	f043 0201 	orr.w	r2, r3, #1
 80018d6:	687b      	ldr	r3, [r7, #4]
 80018d8:	659a      	str	r2, [r3, #88]	; 0x58

		tmp_hal_status = HAL_ERROR;
 80018da:	2301      	movs	r3, #1
 80018dc:	77fb      	strb	r3, [r7, #31]
	/* Configuration of ADC parameters if previous preliminary actions are      */
	/* correctly completed and if there is no conversion on going on regular    */
	/* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
	/* called to update a parameter on the fly).                                */
	tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(
			hadc->Instance);
 80018de:	687b      	ldr	r3, [r7, #4]
 80018e0:	681b      	ldr	r3, [r3, #0]
	tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(
 80018e2:	4618      	mov	r0, r3
 80018e4:	f7ff ff76 	bl	80017d4 <LL_ADC_REG_IsConversionOngoing>
 80018e8:	6178      	str	r0, [r7, #20]

	if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80018ea:	687b      	ldr	r3, [r7, #4]
 80018ec:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80018ee:	f003 0310 	and.w	r3, r3, #16
 80018f2:	2b00      	cmp	r3, #0
 80018f4:	f040 80c9 	bne.w	8001a8a <HAL_ADC_Init+0x26a>
			&& (tmp_adc_is_conversion_on_going_regular == 0UL)) {
 80018f8:	697b      	ldr	r3, [r7, #20]
 80018fa:	2b00      	cmp	r3, #0
 80018fc:	f040 80c5 	bne.w	8001a8a <HAL_ADC_Init+0x26a>
		/* Set ADC state */
		ADC_STATE_CLR_SET(hadc->State,
 8001900:	687b      	ldr	r3, [r7, #4]
 8001902:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001904:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 8001908:	f043 0202 	orr.w	r2, r3, #2
 800190c:	687b      	ldr	r3, [r7, #4]
 800190e:	655a      	str	r2, [r3, #84]	; 0x54
		/* Configuration of common ADC parameters                                 */

		/* Parameters update conditioned to ADC state:                            */
		/* Parameters that can be updated only when ADC is disabled:              */
		/*  - clock configuration                                                 */
		if (LL_ADC_IsEnabled(hadc->Instance) == 0UL) {
 8001910:	687b      	ldr	r3, [r7, #4]
 8001912:	681b      	ldr	r3, [r3, #0]
 8001914:	4618      	mov	r0, r3
 8001916:	f7ff ff23 	bl	8001760 <LL_ADC_IsEnabled>
 800191a:	4603      	mov	r3, r0
 800191c:	2b00      	cmp	r3, #0
 800191e:	d115      	bne.n	800194c <HAL_ADC_Init+0x12c>
			if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(
 8001920:	4862      	ldr	r0, [pc, #392]	; (8001aac <HAL_ADC_Init+0x28c>)
 8001922:	f7ff ff1d 	bl	8001760 <LL_ADC_IsEnabled>
 8001926:	4604      	mov	r4, r0
 8001928:	4861      	ldr	r0, [pc, #388]	; (8001ab0 <HAL_ADC_Init+0x290>)
 800192a:	f7ff ff19 	bl	8001760 <LL_ADC_IsEnabled>
 800192e:	4603      	mov	r3, r0
 8001930:	431c      	orrs	r4, r3
 8001932:	4860      	ldr	r0, [pc, #384]	; (8001ab4 <HAL_ADC_Init+0x294>)
 8001934:	f7ff ff14 	bl	8001760 <LL_ADC_IsEnabled>
 8001938:	4603      	mov	r3, r0
 800193a:	4323      	orrs	r3, r4
 800193c:	2b00      	cmp	r3, #0
 800193e:	d105      	bne.n	800194c <HAL_ADC_Init+0x12c>
				/*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
				/*     HAL_ADCEx_MultiModeConfigChannel() )                             */
				/*   - internal measurement paths: Vbat, temperature sensor, Vref       */
				/*     (set into HAL_ADC_ConfigChannel() or                             */
				/*     HAL_ADCEx_InjectedConfigChannel() )                              */
				LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8001940:	687b      	ldr	r3, [r7, #4]
 8001942:	685b      	ldr	r3, [r3, #4]
 8001944:	4619      	mov	r1, r3
 8001946:	485c      	ldr	r0, [pc, #368]	; (8001ab8 <HAL_ADC_Init+0x298>)
 8001948:	f7ff fd6e 	bl	8001428 <LL_ADC_SetCommonClock>
		/*  - external trigger polarity                Init.ExternalTrigConvEdge  */
		/*  - continuous conversion mode               Init.ContinuousConvMode    */
		/*  - overrun                                  Init.Overrun               */
		/*  - discontinuous mode                       Init.DiscontinuousConvMode */
		/*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
		tmp_cfgr = (ADC_CFGR_CONTINUOUS(
 800194c:	687b      	ldr	r3, [r7, #4]
 800194e:	7e5b      	ldrb	r3, [r3, #25]
 8001950:	035a      	lsls	r2, r3, #13
				(uint32_t )hadc->Init.ContinuousConvMode)
				| hadc->Init.Overrun | hadc->Init.DataAlign
 8001952:	687b      	ldr	r3, [r7, #4]
 8001954:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001956:	431a      	orrs	r2, r3
 8001958:	687b      	ldr	r3, [r7, #4]
 800195a:	68db      	ldr	r3, [r3, #12]
 800195c:	431a      	orrs	r2, r3
				| hadc->Init.Resolution
 800195e:	687b      	ldr	r3, [r7, #4]
 8001960:	689b      	ldr	r3, [r3, #8]
 8001962:	431a      	orrs	r2, r3
				| ADC_CFGR_REG_DISCONTINUOUS(
 8001964:	687b      	ldr	r3, [r7, #4]
 8001966:	f893 3020 	ldrb.w	r3, [r3, #32]
 800196a:	041b      	lsls	r3, r3, #16
		tmp_cfgr = (ADC_CFGR_CONTINUOUS(
 800196c:	4313      	orrs	r3, r2
 800196e:	61bb      	str	r3, [r7, #24]
						(uint32_t )hadc->Init.DiscontinuousConvMode));

		if (hadc->Init.DiscontinuousConvMode == ENABLE) {
 8001970:	687b      	ldr	r3, [r7, #4]
 8001972:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001976:	2b01      	cmp	r3, #1
 8001978:	d106      	bne.n	8001988 <HAL_ADC_Init+0x168>
			tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(
 800197a:	687b      	ldr	r3, [r7, #4]
 800197c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800197e:	3b01      	subs	r3, #1
 8001980:	045b      	lsls	r3, r3, #17
 8001982:	69ba      	ldr	r2, [r7, #24]
 8001984:	4313      	orrs	r3, r2
 8001986:	61bb      	str	r3, [r7, #24]
		/* Enable external trigger if trigger selection is different of software  */
		/* start.                                                                 */
		/* Note: This configuration keeps the hardware feature of parameter       */
		/*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
		/*       software start.                                                  */
		if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START) {
 8001988:	687b      	ldr	r3, [r7, #4]
 800198a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800198c:	2b00      	cmp	r3, #0
 800198e:	d009      	beq.n	80019a4 <HAL_ADC_Init+0x184>
			tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8001990:	687b      	ldr	r3, [r7, #4]
 8001992:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001994:	f403 7270 	and.w	r2, r3, #960	; 0x3c0
					| hadc->Init.ExternalTrigConvEdge);
 8001998:	687b      	ldr	r3, [r7, #4]
 800199a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800199c:	4313      	orrs	r3, r2
			tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 800199e:	69ba      	ldr	r2, [r7, #24]
 80019a0:	4313      	orrs	r3, r2
 80019a2:	61bb      	str	r3, [r7, #24]
		}

		/* Update Configuration Register CFGR */
		MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 80019a4:	687b      	ldr	r3, [r7, #4]
 80019a6:	681b      	ldr	r3, [r3, #0]
 80019a8:	68da      	ldr	r2, [r3, #12]
 80019aa:	4b44      	ldr	r3, [pc, #272]	; (8001abc <HAL_ADC_Init+0x29c>)
 80019ac:	4013      	ands	r3, r2
 80019ae:	687a      	ldr	r2, [r7, #4]
 80019b0:	6812      	ldr	r2, [r2, #0]
 80019b2:	69b9      	ldr	r1, [r7, #24]
 80019b4:	430b      	orrs	r3, r1
 80019b6:	60d3      	str	r3, [r2, #12]
		/* conversion on going on regular and injected groups:                    */
		/*  - DMA continuous request          Init.DMAContinuousRequests          */
		/*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
		/*  - Oversampling parameters         Init.Oversampling                   */
		tmp_adc_is_conversion_on_going_injected =
				LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80019b8:	687b      	ldr	r3, [r7, #4]
 80019ba:	681b      	ldr	r3, [r3, #0]
 80019bc:	4618      	mov	r0, r3
 80019be:	f7ff ff1c 	bl	80017fa <LL_ADC_INJ_IsConversionOngoing>
 80019c2:	6138      	str	r0, [r7, #16]
		if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 80019c4:	697b      	ldr	r3, [r7, #20]
 80019c6:	2b00      	cmp	r3, #0
 80019c8:	d13d      	bne.n	8001a46 <HAL_ADC_Init+0x226>
				&& (tmp_adc_is_conversion_on_going_injected == 0UL)) {
 80019ca:	693b      	ldr	r3, [r7, #16]
 80019cc:	2b00      	cmp	r3, #0
 80019ce:	d13a      	bne.n	8001a46 <HAL_ADC_Init+0x226>
			tmp_cfgr = (ADC_CFGR_DFSDM(hadc)
					| ADC_CFGR_AUTOWAIT((uint32_t )hadc->Init.LowPowerAutoWait)
 80019d0:	687b      	ldr	r3, [r7, #4]
 80019d2:	7e1b      	ldrb	r3, [r3, #24]
 80019d4:	039a      	lsls	r2, r3, #14
					| ADC_CFGR_DMACONTREQ(
 80019d6:	687b      	ldr	r3, [r7, #4]
 80019d8:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80019dc:	005b      	lsls	r3, r3, #1
			tmp_cfgr = (ADC_CFGR_DFSDM(hadc)
 80019de:	4313      	orrs	r3, r2
 80019e0:	61bb      	str	r3, [r7, #24]
							(uint32_t )hadc->Init.DMAContinuousRequests));

			MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 80019e2:	687b      	ldr	r3, [r7, #4]
 80019e4:	681b      	ldr	r3, [r3, #0]
 80019e6:	68db      	ldr	r3, [r3, #12]
 80019e8:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80019ec:	f023 0302 	bic.w	r3, r3, #2
 80019f0:	687a      	ldr	r2, [r7, #4]
 80019f2:	6812      	ldr	r2, [r2, #0]
 80019f4:	69b9      	ldr	r1, [r7, #24]
 80019f6:	430b      	orrs	r3, r1
 80019f8:	60d3      	str	r3, [r2, #12]

			if (hadc->Init.OversamplingMode == ENABLE) {
 80019fa:	687b      	ldr	r3, [r7, #4]
 80019fc:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8001a00:	2b01      	cmp	r3, #1
 8001a02:	d118      	bne.n	8001a36 <HAL_ADC_Init+0x216>
				/* Configuration of Oversampler:                                      */
				/*  - Oversampling Ratio                                              */
				/*  - Right bit shift                                                 */
				/*  - Triggered mode                                                  */
				/*  - Oversampling mode (continued/resumed)                           */
				MODIFY_REG(hadc->Instance->CFGR2,
 8001a04:	687b      	ldr	r3, [r7, #4]
 8001a06:	681b      	ldr	r3, [r3, #0]
 8001a08:	691b      	ldr	r3, [r3, #16]
 8001a0a:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 8001a0e:	f023 0304 	bic.w	r3, r3, #4
 8001a12:	687a      	ldr	r2, [r7, #4]
 8001a14:	6bd1      	ldr	r1, [r2, #60]	; 0x3c
 8001a16:	687a      	ldr	r2, [r7, #4]
 8001a18:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8001a1a:	4311      	orrs	r1, r2
 8001a1c:	687a      	ldr	r2, [r7, #4]
 8001a1e:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8001a20:	4311      	orrs	r1, r2
 8001a22:	687a      	ldr	r2, [r7, #4]
 8001a24:	6c92      	ldr	r2, [r2, #72]	; 0x48
 8001a26:	430a      	orrs	r2, r1
 8001a28:	431a      	orrs	r2, r3
 8001a2a:	687b      	ldr	r3, [r7, #4]
 8001a2c:	681b      	ldr	r3, [r3, #0]
 8001a2e:	f042 0201 	orr.w	r2, r2, #1
 8001a32:	611a      	str	r2, [r3, #16]
 8001a34:	e007      	b.n	8001a46 <HAL_ADC_Init+0x226>
						ADC_CFGR2_OVSR | ADC_CFGR2_OVSS | ADC_CFGR2_TROVS | ADC_CFGR2_ROVSM,
						ADC_CFGR2_ROVSE | hadc->Init.Oversampling.Ratio | hadc->Init.Oversampling.RightBitShift | hadc->Init.Oversampling.TriggeredMode | hadc->Init.Oversampling.OversamplingStopReset);
			} else {
				/* Disable ADC oversampling scope on ADC group regular */
				CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8001a36:	687b      	ldr	r3, [r7, #4]
 8001a38:	681b      	ldr	r3, [r3, #0]
 8001a3a:	691a      	ldr	r2, [r3, #16]
 8001a3c:	687b      	ldr	r3, [r7, #4]
 8001a3e:	681b      	ldr	r3, [r3, #0]
 8001a40:	f022 0201 	bic.w	r2, r2, #1
 8001a44:	611a      	str	r2, [r3, #16]
		/*   Note: Scan mode is not present by hardware on this device, but       */
		/*   emulated by software for alignment over all STM32 devices.           */
		/* - if scan mode is enabled, regular channels sequence length is set to  */
		/*   parameter "NbrOfConversion".                                         */

		if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE) {
 8001a46:	687b      	ldr	r3, [r7, #4]
 8001a48:	691b      	ldr	r3, [r3, #16]
 8001a4a:	2b01      	cmp	r3, #1
 8001a4c:	d10c      	bne.n	8001a68 <HAL_ADC_Init+0x248>
			/* Set number of ranks in regular group sequencer */
			MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L,
 8001a4e:	687b      	ldr	r3, [r7, #4]
 8001a50:	681b      	ldr	r3, [r3, #0]
 8001a52:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a54:	f023 010f 	bic.w	r1, r3, #15
 8001a58:	687b      	ldr	r3, [r7, #4]
 8001a5a:	69db      	ldr	r3, [r3, #28]
 8001a5c:	1e5a      	subs	r2, r3, #1
 8001a5e:	687b      	ldr	r3, [r7, #4]
 8001a60:	681b      	ldr	r3, [r3, #0]
 8001a62:	430a      	orrs	r2, r1
 8001a64:	631a      	str	r2, [r3, #48]	; 0x30
 8001a66:	e007      	b.n	8001a78 <HAL_ADC_Init+0x258>
					(hadc->Init.NbrOfConversion - (uint8_t )1));
		} else {
			CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8001a68:	687b      	ldr	r3, [r7, #4]
 8001a6a:	681b      	ldr	r3, [r3, #0]
 8001a6c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001a6e:	687b      	ldr	r3, [r7, #4]
 8001a70:	681b      	ldr	r3, [r3, #0]
 8001a72:	f022 020f 	bic.w	r2, r2, #15
 8001a76:	631a      	str	r2, [r3, #48]	; 0x30
		}

		/* Initialize the ADC state */
		/* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
		ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8001a78:	687b      	ldr	r3, [r7, #4]
 8001a7a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001a7c:	f023 0303 	bic.w	r3, r3, #3
 8001a80:	f043 0201 	orr.w	r2, r3, #1
 8001a84:	687b      	ldr	r3, [r7, #4]
 8001a86:	655a      	str	r2, [r3, #84]	; 0x54
 8001a88:	e007      	b.n	8001a9a <HAL_ADC_Init+0x27a>
	} else {
		/* Update ADC state machine to error */
		SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001a8a:	687b      	ldr	r3, [r7, #4]
 8001a8c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001a8e:	f043 0210 	orr.w	r2, r3, #16
 8001a92:	687b      	ldr	r3, [r7, #4]
 8001a94:	655a      	str	r2, [r3, #84]	; 0x54

		tmp_hal_status = HAL_ERROR;
 8001a96:	2301      	movs	r3, #1
 8001a98:	77fb      	strb	r3, [r7, #31]
	}

	/* Return function status */
	return tmp_hal_status;
 8001a9a:	7ffb      	ldrb	r3, [r7, #31]
}
 8001a9c:	4618      	mov	r0, r3
 8001a9e:	3724      	adds	r7, #36	; 0x24
 8001aa0:	46bd      	mov	sp, r7
 8001aa2:	bd90      	pop	{r4, r7, pc}
 8001aa4:	2000000c 	.word	0x2000000c
 8001aa8:	053e2d63 	.word	0x053e2d63
 8001aac:	50040000 	.word	0x50040000
 8001ab0:	50040100 	.word	0x50040100
 8001ab4:	50040200 	.word	0x50040200
 8001ab8:	50040300 	.word	0x50040300
 8001abc:	fff0c007 	.word	0xfff0c007

08001ac0 <HAL_ADC_Start_DMA>:
 * @param pData Destination Buffer address.
 * @param Length Number of data to be transferred from ADC peripheral to memory
 * @retval HAL status.
 */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData,
		uint32_t Length) {
 8001ac0:	b580      	push	{r7, lr}
 8001ac2:	b086      	sub	sp, #24
 8001ac4:	af00      	add	r7, sp, #0
 8001ac6:	60f8      	str	r0, [r7, #12]
 8001ac8:	60b9      	str	r1, [r7, #8]
 8001aca:	607a      	str	r2, [r7, #4]
	HAL_StatusTypeDef tmp_hal_status;
#if defined(ADC_MULTIMODE_SUPPORT)
	uint32_t tmp_multimode_config = LL_ADC_GetMultimode(
 8001acc:	4853      	ldr	r0, [pc, #332]	; (8001c1c <HAL_ADC_Start_DMA+0x15c>)
 8001ace:	f7ff fdc3 	bl	8001658 <LL_ADC_GetMultimode>
 8001ad2:	6138      	str	r0, [r7, #16]

	/* Check the parameters */
	assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

	/* Perform ADC enable and conversion start if no conversion is on going */
	if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL) {
 8001ad4:	68fb      	ldr	r3, [r7, #12]
 8001ad6:	681b      	ldr	r3, [r3, #0]
 8001ad8:	4618      	mov	r0, r3
 8001ada:	f7ff fe7b 	bl	80017d4 <LL_ADC_REG_IsConversionOngoing>
 8001ade:	4603      	mov	r3, r0
 8001ae0:	2b00      	cmp	r3, #0
 8001ae2:	f040 8093 	bne.w	8001c0c <HAL_ADC_Start_DMA+0x14c>
		/* Process locked */
		__HAL_LOCK(hadc);
 8001ae6:	68fb      	ldr	r3, [r7, #12]
 8001ae8:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8001aec:	2b01      	cmp	r3, #1
 8001aee:	d101      	bne.n	8001af4 <HAL_ADC_Start_DMA+0x34>
 8001af0:	2302      	movs	r3, #2
 8001af2:	e08e      	b.n	8001c12 <HAL_ADC_Start_DMA+0x152>
 8001af4:	68fb      	ldr	r3, [r7, #12]
 8001af6:	2201      	movs	r2, #1
 8001af8:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

#if defined(ADC_MULTIMODE_SUPPORT)
		/* Ensure that multimode regular conversions are not enabled.   */
		/* Otherwise, dedicated API HAL_ADCEx_MultiModeStart_DMA() must be used.  */
		if ((ADC_IS_INDEPENDENT(hadc) != RESET)
 8001afc:	68fb      	ldr	r3, [r7, #12]
 8001afe:	681b      	ldr	r3, [r3, #0]
 8001b00:	4a47      	ldr	r2, [pc, #284]	; (8001c20 <HAL_ADC_Start_DMA+0x160>)
 8001b02:	4293      	cmp	r3, r2
 8001b04:	d008      	beq.n	8001b18 <HAL_ADC_Start_DMA+0x58>
				|| (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8001b06:	693b      	ldr	r3, [r7, #16]
 8001b08:	2b00      	cmp	r3, #0
 8001b0a:	d005      	beq.n	8001b18 <HAL_ADC_Start_DMA+0x58>
				|| (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8001b0c:	693b      	ldr	r3, [r7, #16]
 8001b0e:	2b05      	cmp	r3, #5
 8001b10:	d002      	beq.n	8001b18 <HAL_ADC_Start_DMA+0x58>
				|| (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN))
 8001b12:	693b      	ldr	r3, [r7, #16]
 8001b14:	2b09      	cmp	r3, #9
 8001b16:	d172      	bne.n	8001bfe <HAL_ADC_Start_DMA+0x13e>
#endif /* ADC_MULTIMODE_SUPPORT */
				{
			/* Enable the ADC peripheral */
			tmp_hal_status = ADC_Enable(hadc);
 8001b18:	68f8      	ldr	r0, [r7, #12]
 8001b1a:	f000 fc9d 	bl	8002458 <ADC_Enable>
 8001b1e:	4603      	mov	r3, r0
 8001b20:	75fb      	strb	r3, [r7, #23]

			/* Start conversion if ADC is effectively enabled */
			if (tmp_hal_status == HAL_OK) {
 8001b22:	7dfb      	ldrb	r3, [r7, #23]
 8001b24:	2b00      	cmp	r3, #0
 8001b26:	d165      	bne.n	8001bf4 <HAL_ADC_Start_DMA+0x134>
				/* Set ADC state                                                        */
				/* - Clear state bitfield related to regular group conversion results   */
				/* - Set state bitfield related to regular operation                    */
				ADC_STATE_CLR_SET(hadc->State,
 8001b28:	68fb      	ldr	r3, [r7, #12]
 8001b2a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001b2c:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8001b30:	f023 0301 	bic.w	r3, r3, #1
 8001b34:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8001b38:	68fb      	ldr	r3, [r7, #12]
 8001b3a:	655a      	str	r2, [r3, #84]	; 0x54

#if defined(ADC_MULTIMODE_SUPPORT)
				/* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
				 - if ADC instance is master or if multimode feature is not available
				 - if multimode setting is disabled (ADC instance slave in independent mode) */
				if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance)
 8001b3c:	68fb      	ldr	r3, [r7, #12]
 8001b3e:	681b      	ldr	r3, [r3, #0]
 8001b40:	4a38      	ldr	r2, [pc, #224]	; (8001c24 <HAL_ADC_Start_DMA+0x164>)
 8001b42:	4293      	cmp	r3, r2
 8001b44:	d002      	beq.n	8001b4c <HAL_ADC_Start_DMA+0x8c>
 8001b46:	68fb      	ldr	r3, [r7, #12]
 8001b48:	681b      	ldr	r3, [r3, #0]
 8001b4a:	e000      	b.n	8001b4e <HAL_ADC_Start_DMA+0x8e>
 8001b4c:	4b36      	ldr	r3, [pc, #216]	; (8001c28 <HAL_ADC_Start_DMA+0x168>)
						== hadc->Instance)
 8001b4e:	68fa      	ldr	r2, [r7, #12]
 8001b50:	6812      	ldr	r2, [r2, #0]
				if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance)
 8001b52:	4293      	cmp	r3, r2
 8001b54:	d002      	beq.n	8001b5c <HAL_ADC_Start_DMA+0x9c>
						|| (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)) {
 8001b56:	693b      	ldr	r3, [r7, #16]
 8001b58:	2b00      	cmp	r3, #0
 8001b5a:	d105      	bne.n	8001b68 <HAL_ADC_Start_DMA+0xa8>
					CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8001b5c:	68fb      	ldr	r3, [r7, #12]
 8001b5e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001b60:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8001b64:	68fb      	ldr	r3, [r7, #12]
 8001b66:	655a      	str	r2, [r3, #84]	; 0x54
				}
#endif /* ADC_MULTIMODE_SUPPORT */

				/* Check if a conversion is on going on ADC group injected */
				if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL) {
 8001b68:	68fb      	ldr	r3, [r7, #12]
 8001b6a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001b6c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001b70:	2b00      	cmp	r3, #0
 8001b72:	d006      	beq.n	8001b82 <HAL_ADC_Start_DMA+0xc2>
					/* Reset ADC error code fields related to regular conversions only */
					CLEAR_BIT(hadc->ErrorCode,
 8001b74:	68fb      	ldr	r3, [r7, #12]
 8001b76:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001b78:	f023 0206 	bic.w	r2, r3, #6
 8001b7c:	68fb      	ldr	r3, [r7, #12]
 8001b7e:	659a      	str	r2, [r3, #88]	; 0x58
 8001b80:	e002      	b.n	8001b88 <HAL_ADC_Start_DMA+0xc8>
							(HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
				} else {
					/* Reset all ADC error code fields */
					ADC_CLEAR_ERRORCODE(hadc);
 8001b82:	68fb      	ldr	r3, [r7, #12]
 8001b84:	2200      	movs	r2, #0
 8001b86:	659a      	str	r2, [r3, #88]	; 0x58
				}

				/* Set the DMA transfer complete callback */
				hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8001b88:	68fb      	ldr	r3, [r7, #12]
 8001b8a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001b8c:	4a27      	ldr	r2, [pc, #156]	; (8001c2c <HAL_ADC_Start_DMA+0x16c>)
 8001b8e:	62da      	str	r2, [r3, #44]	; 0x2c

				/* Set the DMA half transfer complete callback */
				hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8001b90:	68fb      	ldr	r3, [r7, #12]
 8001b92:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001b94:	4a26      	ldr	r2, [pc, #152]	; (8001c30 <HAL_ADC_Start_DMA+0x170>)
 8001b96:	631a      	str	r2, [r3, #48]	; 0x30

				/* Set the DMA error callback */
				hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8001b98:	68fb      	ldr	r3, [r7, #12]
 8001b9a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001b9c:	4a25      	ldr	r2, [pc, #148]	; (8001c34 <HAL_ADC_Start_DMA+0x174>)
 8001b9e:	635a      	str	r2, [r3, #52]	; 0x34
				/* ADC start (in case of SW start):                                   */

				/* Clear regular group conversion flag and overrun flag               */
				/* (To ensure of no unknown state from potential previous ADC         */
				/* operations)                                                        */
				__HAL_ADC_CLEAR_FLAG(hadc,
 8001ba0:	68fb      	ldr	r3, [r7, #12]
 8001ba2:	681b      	ldr	r3, [r3, #0]
 8001ba4:	221c      	movs	r2, #28
 8001ba6:	601a      	str	r2, [r3, #0]
						(ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));

				/* Process unlocked */
				/* Unlock before starting ADC conversions: in case of potential         */
				/* interruption, to let the process to ADC IRQ Handler.                 */
				__HAL_UNLOCK(hadc);
 8001ba8:	68fb      	ldr	r3, [r7, #12]
 8001baa:	2200      	movs	r2, #0
 8001bac:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

				/* With DMA, overrun event is always considered as an error even if
				 hadc->Init.Overrun is set to ADC_OVR_DATA_OVERWRITTEN. Therefore,
				 ADC_IT_OVR is enabled. */
				__HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8001bb0:	68fb      	ldr	r3, [r7, #12]
 8001bb2:	681b      	ldr	r3, [r3, #0]
 8001bb4:	685a      	ldr	r2, [r3, #4]
 8001bb6:	68fb      	ldr	r3, [r7, #12]
 8001bb8:	681b      	ldr	r3, [r3, #0]
 8001bba:	f042 0210 	orr.w	r2, r2, #16
 8001bbe:	605a      	str	r2, [r3, #4]

				/* Enable ADC DMA mode */
				SET_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 8001bc0:	68fb      	ldr	r3, [r7, #12]
 8001bc2:	681b      	ldr	r3, [r3, #0]
 8001bc4:	68da      	ldr	r2, [r3, #12]
 8001bc6:	68fb      	ldr	r3, [r7, #12]
 8001bc8:	681b      	ldr	r3, [r3, #0]
 8001bca:	f042 0201 	orr.w	r2, r2, #1
 8001bce:	60da      	str	r2, [r3, #12]

				/* Start the DMA channel */
				tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle,
 8001bd0:	68fb      	ldr	r3, [r7, #12]
 8001bd2:	6cd8      	ldr	r0, [r3, #76]	; 0x4c
						(uint32_t) &hadc->Instance->DR, (uint32_t) pData,
 8001bd4:	68fb      	ldr	r3, [r7, #12]
 8001bd6:	681b      	ldr	r3, [r3, #0]
 8001bd8:	3340      	adds	r3, #64	; 0x40
				tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle,
 8001bda:	4619      	mov	r1, r3
 8001bdc:	68ba      	ldr	r2, [r7, #8]
 8001bde:	687b      	ldr	r3, [r7, #4]
 8001be0:	f002 f846 	bl	8003c70 <HAL_DMA_Start_IT>
 8001be4:	4603      	mov	r3, r0
 8001be6:	75fb      	strb	r3, [r7, #23]
				/* Enable conversion of regular group.                                  */
				/* If software start has been selected, conversion starts immediately.  */
				/* If external trigger has been selected, conversion will start at next */
				/* trigger event.                                                       */
				/* Start ADC group regular conversion */
				LL_ADC_REG_StartConversion(hadc->Instance);
 8001be8:	68fb      	ldr	r3, [r7, #12]
 8001bea:	681b      	ldr	r3, [r3, #0]
 8001bec:	4618      	mov	r0, r3
 8001bee:	f7ff fddd 	bl	80017ac <LL_ADC_REG_StartConversion>
			if (tmp_hal_status == HAL_OK) {
 8001bf2:	e00d      	b.n	8001c10 <HAL_ADC_Start_DMA+0x150>
			} else {
				/* Process unlocked */
				__HAL_UNLOCK(hadc);
 8001bf4:	68fb      	ldr	r3, [r7, #12]
 8001bf6:	2200      	movs	r2, #0
 8001bf8:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
			if (tmp_hal_status == HAL_OK) {
 8001bfc:	e008      	b.n	8001c10 <HAL_ADC_Start_DMA+0x150>
			}

		}
#if defined(ADC_MULTIMODE_SUPPORT)
		else {
			tmp_hal_status = HAL_ERROR;
 8001bfe:	2301      	movs	r3, #1
 8001c00:	75fb      	strb	r3, [r7, #23]
			/* Process unlocked */
			__HAL_UNLOCK(hadc);
 8001c02:	68fb      	ldr	r3, [r7, #12]
 8001c04:	2200      	movs	r2, #0
 8001c06:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
 8001c0a:	e001      	b.n	8001c10 <HAL_ADC_Start_DMA+0x150>
		}
#endif /* ADC_MULTIMODE_SUPPORT */
	} else {
		tmp_hal_status = HAL_BUSY;
 8001c0c:	2302      	movs	r3, #2
 8001c0e:	75fb      	strb	r3, [r7, #23]
	}

	/* Return function status */
	return tmp_hal_status;
 8001c10:	7dfb      	ldrb	r3, [r7, #23]
}
 8001c12:	4618      	mov	r0, r3
 8001c14:	3718      	adds	r7, #24
 8001c16:	46bd      	mov	sp, r7
 8001c18:	bd80      	pop	{r7, pc}
 8001c1a:	bf00      	nop
 8001c1c:	50040300 	.word	0x50040300
 8001c20:	50040200 	.word	0x50040200
 8001c24:	50040100 	.word	0x50040100
 8001c28:	50040000 	.word	0x50040000
 8001c2c:	08002623 	.word	0x08002623
 8001c30:	080026fb 	.word	0x080026fb
 8001c34:	08002717 	.word	0x08002717

08001c38 <HAL_ADC_ConvCpltCallback>:
/**
 * @brief  Conversion complete callback in non-blocking mode.
 * @param hadc ADC handle
 * @retval None
 */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc) {
 8001c38:	b480      	push	{r7}
 8001c3a:	b083      	sub	sp, #12
 8001c3c:	af00      	add	r7, sp, #0
 8001c3e:	6078      	str	r0, [r7, #4]
	UNUSED(hadc);

	/* NOTE : This function should not be modified. When the callback is needed,
	 function HAL_ADC_ConvCpltCallback must be implemented in the user file.
	 */
}
 8001c40:	bf00      	nop
 8001c42:	370c      	adds	r7, #12
 8001c44:	46bd      	mov	sp, r7
 8001c46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c4a:	4770      	bx	lr

08001c4c <HAL_ADC_ConvHalfCpltCallback>:
/**
 * @brief  Conversion DMA half-transfer callback in non-blocking mode.
 * @param hadc ADC handle
 * @retval None
 */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc) {
 8001c4c:	b480      	push	{r7}
 8001c4e:	b083      	sub	sp, #12
 8001c50:	af00      	add	r7, sp, #0
 8001c52:	6078      	str	r0, [r7, #4]
	UNUSED(hadc);

	/* NOTE : This function should not be modified. When the callback is needed,
	 function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
	 */
}
 8001c54:	bf00      	nop
 8001c56:	370c      	adds	r7, #12
 8001c58:	46bd      	mov	sp, r7
 8001c5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c5e:	4770      	bx	lr

08001c60 <HAL_ADC_ErrorCallback>:
 *           "HAL_ADC_Start_DMA()"
 *           (this function is also clearing overrun flag)
 * @param hadc ADC handle
 * @retval None
 */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc) {
 8001c60:	b480      	push	{r7}
 8001c62:	b083      	sub	sp, #12
 8001c64:	af00      	add	r7, sp, #0
 8001c66:	6078      	str	r0, [r7, #4]
	UNUSED(hadc);

	/* NOTE : This function should not be modified. When the callback is needed,
	 function HAL_ADC_ErrorCallback must be implemented in the user file.
	 */
}
 8001c68:	bf00      	nop
 8001c6a:	370c      	adds	r7, #12
 8001c6c:	46bd      	mov	sp, r7
 8001c6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c72:	4770      	bx	lr

08001c74 <HAL_ADC_ConfigChannel>:
 * @param hadc ADC handle
 * @param pConfig Structure of ADC channel assigned to ADC group regular.
 * @retval HAL status
 */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc,
		const ADC_ChannelConfTypeDef *pConfig) {
 8001c74:	b580      	push	{r7, lr}
 8001c76:	b0b6      	sub	sp, #216	; 0xd8
 8001c78:	af00      	add	r7, sp, #0
 8001c7a:	6078      	str	r0, [r7, #4]
 8001c7c:	6039      	str	r1, [r7, #0]
	HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001c7e:	2300      	movs	r3, #0
 8001c80:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
	uint32_t tmpOffsetShifted;
	uint32_t tmp_config_internal_channel;
	__IO uint32_t wait_loop_index = 0UL;
 8001c84:	2300      	movs	r3, #0
 8001c86:	60bb      	str	r3, [r7, #8]
	} else {
		assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
	}

	/* Process locked */
	__HAL_LOCK(hadc);
 8001c88:	687b      	ldr	r3, [r7, #4]
 8001c8a:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8001c8e:	2b01      	cmp	r3, #1
 8001c90:	d101      	bne.n	8001c96 <HAL_ADC_ConfigChannel+0x22>
 8001c92:	2302      	movs	r3, #2
 8001c94:	e3c9      	b.n	800242a <HAL_ADC_ConfigChannel+0x7b6>
 8001c96:	687b      	ldr	r3, [r7, #4]
 8001c98:	2201      	movs	r2, #1
 8001c9a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
	/* Parameters update conditioned to ADC state:                              */
	/* Parameters that can be updated when ADC is disabled or enabled without   */
	/* conversion on going on regular group:                                    */
	/*  - Channel number                                                        */
	/*  - Channel rank                                                          */
	if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL) {
 8001c9e:	687b      	ldr	r3, [r7, #4]
 8001ca0:	681b      	ldr	r3, [r3, #0]
 8001ca2:	4618      	mov	r0, r3
 8001ca4:	f7ff fd96 	bl	80017d4 <LL_ADC_REG_IsConversionOngoing>
 8001ca8:	4603      	mov	r3, r0
 8001caa:	2b00      	cmp	r3, #0
 8001cac:	f040 83aa 	bne.w	8002404 <HAL_ADC_ConfigChannel+0x790>
#if !defined (USE_FULL_ASSERT)
		uint32_t config_rank = pConfig->Rank;
 8001cb0:	683b      	ldr	r3, [r7, #0]
 8001cb2:	685b      	ldr	r3, [r3, #4]
 8001cb4:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
		/* Correspondence for compatibility with legacy definition of             */
		/* sequencer ranks in direct number format. This correspondence can       */
		/* be done only on ranks 1 to 5 due to literal values.                    */
		/* Note: Sequencer ranks in direct number format are no more used         */
		/*       and are detected by activating USE_FULL_ASSERT feature.          */
		if (pConfig->Rank <= 5U) {
 8001cb8:	683b      	ldr	r3, [r7, #0]
 8001cba:	685b      	ldr	r3, [r3, #4]
 8001cbc:	2b05      	cmp	r3, #5
 8001cbe:	d824      	bhi.n	8001d0a <HAL_ADC_ConfigChannel+0x96>
			switch (pConfig->Rank) {
 8001cc0:	683b      	ldr	r3, [r7, #0]
 8001cc2:	685b      	ldr	r3, [r3, #4]
 8001cc4:	3b02      	subs	r3, #2
 8001cc6:	2b03      	cmp	r3, #3
 8001cc8:	d81b      	bhi.n	8001d02 <HAL_ADC_ConfigChannel+0x8e>
 8001cca:	a201      	add	r2, pc, #4	; (adr r2, 8001cd0 <HAL_ADC_ConfigChannel+0x5c>)
 8001ccc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001cd0:	08001ce1 	.word	0x08001ce1
 8001cd4:	08001ce9 	.word	0x08001ce9
 8001cd8:	08001cf1 	.word	0x08001cf1
 8001cdc:	08001cf9 	.word	0x08001cf9
			case 2U:
				config_rank = ADC_REGULAR_RANK_2;
 8001ce0:	230c      	movs	r3, #12
 8001ce2:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
				break;
 8001ce6:	e010      	b.n	8001d0a <HAL_ADC_ConfigChannel+0x96>
			case 3U:
				config_rank = ADC_REGULAR_RANK_3;
 8001ce8:	2312      	movs	r3, #18
 8001cea:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
				break;
 8001cee:	e00c      	b.n	8001d0a <HAL_ADC_ConfigChannel+0x96>
			case 4U:
				config_rank = ADC_REGULAR_RANK_4;
 8001cf0:	2318      	movs	r3, #24
 8001cf2:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
				break;
 8001cf6:	e008      	b.n	8001d0a <HAL_ADC_ConfigChannel+0x96>
			case 5U:
				config_rank = ADC_REGULAR_RANK_5;
 8001cf8:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001cfc:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
				break;
 8001d00:	e003      	b.n	8001d0a <HAL_ADC_ConfigChannel+0x96>
				/* case 1U */
			default:
				config_rank = ADC_REGULAR_RANK_1;
 8001d02:	2306      	movs	r3, #6
 8001d04:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
				break;
 8001d08:	bf00      	nop
			}
		}
		/* Set ADC group regular sequence: channel on the selected scan sequence rank */
		LL_ADC_REG_SetSequencerRanks(hadc->Instance, config_rank,
 8001d0a:	687b      	ldr	r3, [r7, #4]
 8001d0c:	6818      	ldr	r0, [r3, #0]
				pConfig->Channel);
 8001d0e:	683b      	ldr	r3, [r7, #0]
 8001d10:	681b      	ldr	r3, [r3, #0]
		LL_ADC_REG_SetSequencerRanks(hadc->Instance, config_rank,
 8001d12:	461a      	mov	r2, r3
 8001d14:	f8d7 10d0 	ldr.w	r1, [r7, #208]	; 0xd0
 8001d18:	f7ff fc22 	bl	8001560 <LL_ADC_REG_SetSequencerRanks>
		/* Parameters that can be updated when ADC is disabled or enabled without   */
		/* conversion on going on regular group:                                    */
		/*  - Channel sampling time                                                 */
		/*  - Channel offset                                                        */
		tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(
				hadc->Instance);
 8001d1c:	687b      	ldr	r3, [r7, #4]
 8001d1e:	681b      	ldr	r3, [r3, #0]
		tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(
 8001d20:	4618      	mov	r0, r3
 8001d22:	f7ff fd57 	bl	80017d4 <LL_ADC_REG_IsConversionOngoing>
 8001d26:	f8c7 00cc 	str.w	r0, [r7, #204]	; 0xcc
		tmp_adc_is_conversion_on_going_injected =
				LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8001d2a:	687b      	ldr	r3, [r7, #4]
 8001d2c:	681b      	ldr	r3, [r3, #0]
 8001d2e:	4618      	mov	r0, r3
 8001d30:	f7ff fd63 	bl	80017fa <LL_ADC_INJ_IsConversionOngoing>
 8001d34:	f8c7 00c8 	str.w	r0, [r7, #200]	; 0xc8
		if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8001d38:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8001d3c:	2b00      	cmp	r3, #0
 8001d3e:	f040 81a4 	bne.w	800208a <HAL_ADC_ConfigChannel+0x416>
				&& (tmp_adc_is_conversion_on_going_injected == 0UL)) {
 8001d42:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8001d46:	2b00      	cmp	r3, #0
 8001d48:	f040 819f 	bne.w	800208a <HAL_ADC_ConfigChannel+0x416>
        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
      }
#else
			/* Set sampling time of the selected ADC channel */
			LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel,
 8001d4c:	687b      	ldr	r3, [r7, #4]
 8001d4e:	6818      	ldr	r0, [r3, #0]
 8001d50:	683b      	ldr	r3, [r7, #0]
 8001d52:	6819      	ldr	r1, [r3, #0]
					pConfig->SamplingTime);
 8001d54:	683b      	ldr	r3, [r7, #0]
 8001d56:	689b      	ldr	r3, [r3, #8]
			LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel,
 8001d58:	461a      	mov	r2, r3
 8001d5a:	f7ff fc2d 	bl	80015b8 <LL_ADC_SetChannelSamplingTime>

			/* Configure the offset: offset enable/disable, channel, offset value */

			/* Shift the offset with respect to the selected ADC resolution. */
			/* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
			tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc,
 8001d5e:	683b      	ldr	r3, [r7, #0]
 8001d60:	695a      	ldr	r2, [r3, #20]
 8001d62:	687b      	ldr	r3, [r7, #4]
 8001d64:	681b      	ldr	r3, [r3, #0]
 8001d66:	68db      	ldr	r3, [r3, #12]
 8001d68:	08db      	lsrs	r3, r3, #3
 8001d6a:	f003 0303 	and.w	r3, r3, #3
 8001d6e:	005b      	lsls	r3, r3, #1
 8001d70:	fa02 f303 	lsl.w	r3, r2, r3
 8001d74:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
					(uint32_t )pConfig->Offset);

			if (pConfig->OffsetNumber != ADC_OFFSET_NONE) {
 8001d78:	683b      	ldr	r3, [r7, #0]
 8001d7a:	691b      	ldr	r3, [r3, #16]
 8001d7c:	2b04      	cmp	r3, #4
 8001d7e:	d00a      	beq.n	8001d96 <HAL_ADC_ConfigChannel+0x122>
				/* Set ADC selected offset number */
				LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber,
 8001d80:	687b      	ldr	r3, [r7, #4]
 8001d82:	6818      	ldr	r0, [r3, #0]
 8001d84:	683b      	ldr	r3, [r7, #0]
 8001d86:	6919      	ldr	r1, [r3, #16]
						pConfig->Channel, tmpOffsetShifted);
 8001d88:	683b      	ldr	r3, [r7, #0]
 8001d8a:	681a      	ldr	r2, [r3, #0]
				LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber,
 8001d8c:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8001d90:	f7ff fb7e 	bl	8001490 <LL_ADC_SetOffset>
 8001d94:	e179      	b.n	800208a <HAL_ADC_ConfigChannel+0x416>

			} else {
				/* Scan each offset register to check if the selected channel is targeted. */
				/* If this is the case, the corresponding offset number is disabled.       */
				if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(
 8001d96:	687b      	ldr	r3, [r7, #4]
 8001d98:	681b      	ldr	r3, [r3, #0]
 8001d9a:	2100      	movs	r1, #0
 8001d9c:	4618      	mov	r0, r3
 8001d9e:	f7ff fb9b 	bl	80014d8 <LL_ADC_GetOffsetChannel>
 8001da2:	4603      	mov	r3, r0
 8001da4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001da8:	2b00      	cmp	r3, #0
 8001daa:	d10a      	bne.n	8001dc2 <HAL_ADC_ConfigChannel+0x14e>
 8001dac:	687b      	ldr	r3, [r7, #4]
 8001dae:	681b      	ldr	r3, [r3, #0]
 8001db0:	2100      	movs	r1, #0
 8001db2:	4618      	mov	r0, r3
 8001db4:	f7ff fb90 	bl	80014d8 <LL_ADC_GetOffsetChannel>
 8001db8:	4603      	mov	r3, r0
 8001dba:	0e9b      	lsrs	r3, r3, #26
 8001dbc:	f003 021f 	and.w	r2, r3, #31
 8001dc0:	e01e      	b.n	8001e00 <HAL_ADC_ConfigChannel+0x18c>
 8001dc2:	687b      	ldr	r3, [r7, #4]
 8001dc4:	681b      	ldr	r3, [r3, #0]
 8001dc6:	2100      	movs	r1, #0
 8001dc8:	4618      	mov	r0, r3
 8001dca:	f7ff fb85 	bl	80014d8 <LL_ADC_GetOffsetChannel>
 8001dce:	4603      	mov	r3, r0
 8001dd0:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
	uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
	__ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001dd4:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8001dd8:	fa93 f3a3 	rbit	r3, r3
 8001ddc:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
	return result;
 8001de0:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8001de4:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
	 optimisations using the logic "value was passed to __builtin_clz, so it
	 is non-zero".
	 ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
	 single CLZ instruction.
	 */
	if (value == 0U) {
 8001de8:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8001dec:	2b00      	cmp	r3, #0
 8001dee:	d101      	bne.n	8001df4 <HAL_ADC_ConfigChannel+0x180>
		return 32U;
 8001df0:	2320      	movs	r3, #32
 8001df2:	e004      	b.n	8001dfe <HAL_ADC_ConfigChannel+0x18a>
	}
	return __builtin_clz(value);
 8001df4:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8001df8:	fab3 f383 	clz	r3, r3
 8001dfc:	b2db      	uxtb	r3, r3
 8001dfe:	461a      	mov	r2, r3
						LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel)) {
 8001e00:	683b      	ldr	r3, [r7, #0]
 8001e02:	681b      	ldr	r3, [r3, #0]
 8001e04:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001e08:	2b00      	cmp	r3, #0
 8001e0a:	d105      	bne.n	8001e18 <HAL_ADC_ConfigChannel+0x1a4>
 8001e0c:	683b      	ldr	r3, [r7, #0]
 8001e0e:	681b      	ldr	r3, [r3, #0]
 8001e10:	0e9b      	lsrs	r3, r3, #26
 8001e12:	f003 031f 	and.w	r3, r3, #31
 8001e16:	e018      	b.n	8001e4a <HAL_ADC_ConfigChannel+0x1d6>
 8001e18:	683b      	ldr	r3, [r7, #0]
 8001e1a:	681b      	ldr	r3, [r3, #0]
 8001e1c:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
	__ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001e20:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8001e24:	fa93 f3a3 	rbit	r3, r3
 8001e28:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
	return result;
 8001e2c:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8001e30:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
	if (value == 0U) {
 8001e34:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 8001e38:	2b00      	cmp	r3, #0
 8001e3a:	d101      	bne.n	8001e40 <HAL_ADC_ConfigChannel+0x1cc>
		return 32U;
 8001e3c:	2320      	movs	r3, #32
 8001e3e:	e004      	b.n	8001e4a <HAL_ADC_ConfigChannel+0x1d6>
	return __builtin_clz(value);
 8001e40:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 8001e44:	fab3 f383 	clz	r3, r3
 8001e48:	b2db      	uxtb	r3, r3
				if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(
 8001e4a:	429a      	cmp	r2, r3
 8001e4c:	d106      	bne.n	8001e5c <HAL_ADC_ConfigChannel+0x1e8>
					LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1,
 8001e4e:	687b      	ldr	r3, [r7, #4]
 8001e50:	681b      	ldr	r3, [r3, #0]
 8001e52:	2200      	movs	r2, #0
 8001e54:	2100      	movs	r1, #0
 8001e56:	4618      	mov	r0, r3
 8001e58:	f7ff fb54 	bl	8001504 <LL_ADC_SetOffsetState>
							LL_ADC_OFFSET_DISABLE);
				}
				if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(
 8001e5c:	687b      	ldr	r3, [r7, #4]
 8001e5e:	681b      	ldr	r3, [r3, #0]
 8001e60:	2101      	movs	r1, #1
 8001e62:	4618      	mov	r0, r3
 8001e64:	f7ff fb38 	bl	80014d8 <LL_ADC_GetOffsetChannel>
 8001e68:	4603      	mov	r3, r0
 8001e6a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001e6e:	2b00      	cmp	r3, #0
 8001e70:	d10a      	bne.n	8001e88 <HAL_ADC_ConfigChannel+0x214>
 8001e72:	687b      	ldr	r3, [r7, #4]
 8001e74:	681b      	ldr	r3, [r3, #0]
 8001e76:	2101      	movs	r1, #1
 8001e78:	4618      	mov	r0, r3
 8001e7a:	f7ff fb2d 	bl	80014d8 <LL_ADC_GetOffsetChannel>
 8001e7e:	4603      	mov	r3, r0
 8001e80:	0e9b      	lsrs	r3, r3, #26
 8001e82:	f003 021f 	and.w	r2, r3, #31
 8001e86:	e01e      	b.n	8001ec6 <HAL_ADC_ConfigChannel+0x252>
 8001e88:	687b      	ldr	r3, [r7, #4]
 8001e8a:	681b      	ldr	r3, [r3, #0]
 8001e8c:	2101      	movs	r1, #1
 8001e8e:	4618      	mov	r0, r3
 8001e90:	f7ff fb22 	bl	80014d8 <LL_ADC_GetOffsetChannel>
 8001e94:	4603      	mov	r3, r0
 8001e96:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
	__ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001e9a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8001e9e:	fa93 f3a3 	rbit	r3, r3
 8001ea2:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
	return result;
 8001ea6:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8001eaa:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
	if (value == 0U) {
 8001eae:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8001eb2:	2b00      	cmp	r3, #0
 8001eb4:	d101      	bne.n	8001eba <HAL_ADC_ConfigChannel+0x246>
		return 32U;
 8001eb6:	2320      	movs	r3, #32
 8001eb8:	e004      	b.n	8001ec4 <HAL_ADC_ConfigChannel+0x250>
	return __builtin_clz(value);
 8001eba:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8001ebe:	fab3 f383 	clz	r3, r3
 8001ec2:	b2db      	uxtb	r3, r3
 8001ec4:	461a      	mov	r2, r3
						LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel)) {
 8001ec6:	683b      	ldr	r3, [r7, #0]
 8001ec8:	681b      	ldr	r3, [r3, #0]
 8001eca:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001ece:	2b00      	cmp	r3, #0
 8001ed0:	d105      	bne.n	8001ede <HAL_ADC_ConfigChannel+0x26a>
 8001ed2:	683b      	ldr	r3, [r7, #0]
 8001ed4:	681b      	ldr	r3, [r3, #0]
 8001ed6:	0e9b      	lsrs	r3, r3, #26
 8001ed8:	f003 031f 	and.w	r3, r3, #31
 8001edc:	e018      	b.n	8001f10 <HAL_ADC_ConfigChannel+0x29c>
 8001ede:	683b      	ldr	r3, [r7, #0]
 8001ee0:	681b      	ldr	r3, [r3, #0]
 8001ee2:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
	__ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001ee6:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8001eea:	fa93 f3a3 	rbit	r3, r3
 8001eee:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
	return result;
 8001ef2:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8001ef6:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
	if (value == 0U) {
 8001efa:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8001efe:	2b00      	cmp	r3, #0
 8001f00:	d101      	bne.n	8001f06 <HAL_ADC_ConfigChannel+0x292>
		return 32U;
 8001f02:	2320      	movs	r3, #32
 8001f04:	e004      	b.n	8001f10 <HAL_ADC_ConfigChannel+0x29c>
	return __builtin_clz(value);
 8001f06:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8001f0a:	fab3 f383 	clz	r3, r3
 8001f0e:	b2db      	uxtb	r3, r3
				if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(
 8001f10:	429a      	cmp	r2, r3
 8001f12:	d106      	bne.n	8001f22 <HAL_ADC_ConfigChannel+0x2ae>
					LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2,
 8001f14:	687b      	ldr	r3, [r7, #4]
 8001f16:	681b      	ldr	r3, [r3, #0]
 8001f18:	2200      	movs	r2, #0
 8001f1a:	2101      	movs	r1, #1
 8001f1c:	4618      	mov	r0, r3
 8001f1e:	f7ff faf1 	bl	8001504 <LL_ADC_SetOffsetState>
							LL_ADC_OFFSET_DISABLE);
				}
				if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(
 8001f22:	687b      	ldr	r3, [r7, #4]
 8001f24:	681b      	ldr	r3, [r3, #0]
 8001f26:	2102      	movs	r1, #2
 8001f28:	4618      	mov	r0, r3
 8001f2a:	f7ff fad5 	bl	80014d8 <LL_ADC_GetOffsetChannel>
 8001f2e:	4603      	mov	r3, r0
 8001f30:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001f34:	2b00      	cmp	r3, #0
 8001f36:	d10a      	bne.n	8001f4e <HAL_ADC_ConfigChannel+0x2da>
 8001f38:	687b      	ldr	r3, [r7, #4]
 8001f3a:	681b      	ldr	r3, [r3, #0]
 8001f3c:	2102      	movs	r1, #2
 8001f3e:	4618      	mov	r0, r3
 8001f40:	f7ff faca 	bl	80014d8 <LL_ADC_GetOffsetChannel>
 8001f44:	4603      	mov	r3, r0
 8001f46:	0e9b      	lsrs	r3, r3, #26
 8001f48:	f003 021f 	and.w	r2, r3, #31
 8001f4c:	e01e      	b.n	8001f8c <HAL_ADC_ConfigChannel+0x318>
 8001f4e:	687b      	ldr	r3, [r7, #4]
 8001f50:	681b      	ldr	r3, [r3, #0]
 8001f52:	2102      	movs	r1, #2
 8001f54:	4618      	mov	r0, r3
 8001f56:	f7ff fabf 	bl	80014d8 <LL_ADC_GetOffsetChannel>
 8001f5a:	4603      	mov	r3, r0
 8001f5c:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
	__ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001f60:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8001f64:	fa93 f3a3 	rbit	r3, r3
 8001f68:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
	return result;
 8001f6c:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8001f70:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
	if (value == 0U) {
 8001f74:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8001f78:	2b00      	cmp	r3, #0
 8001f7a:	d101      	bne.n	8001f80 <HAL_ADC_ConfigChannel+0x30c>
		return 32U;
 8001f7c:	2320      	movs	r3, #32
 8001f7e:	e004      	b.n	8001f8a <HAL_ADC_ConfigChannel+0x316>
	return __builtin_clz(value);
 8001f80:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8001f84:	fab3 f383 	clz	r3, r3
 8001f88:	b2db      	uxtb	r3, r3
 8001f8a:	461a      	mov	r2, r3
						LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel)) {
 8001f8c:	683b      	ldr	r3, [r7, #0]
 8001f8e:	681b      	ldr	r3, [r3, #0]
 8001f90:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001f94:	2b00      	cmp	r3, #0
 8001f96:	d105      	bne.n	8001fa4 <HAL_ADC_ConfigChannel+0x330>
 8001f98:	683b      	ldr	r3, [r7, #0]
 8001f9a:	681b      	ldr	r3, [r3, #0]
 8001f9c:	0e9b      	lsrs	r3, r3, #26
 8001f9e:	f003 031f 	and.w	r3, r3, #31
 8001fa2:	e014      	b.n	8001fce <HAL_ADC_ConfigChannel+0x35a>
 8001fa4:	683b      	ldr	r3, [r7, #0]
 8001fa6:	681b      	ldr	r3, [r3, #0]
 8001fa8:	67fb      	str	r3, [r7, #124]	; 0x7c
	__ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001faa:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8001fac:	fa93 f3a3 	rbit	r3, r3
 8001fb0:	67bb      	str	r3, [r7, #120]	; 0x78
	return result;
 8001fb2:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8001fb4:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
	if (value == 0U) {
 8001fb8:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8001fbc:	2b00      	cmp	r3, #0
 8001fbe:	d101      	bne.n	8001fc4 <HAL_ADC_ConfigChannel+0x350>
		return 32U;
 8001fc0:	2320      	movs	r3, #32
 8001fc2:	e004      	b.n	8001fce <HAL_ADC_ConfigChannel+0x35a>
	return __builtin_clz(value);
 8001fc4:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8001fc8:	fab3 f383 	clz	r3, r3
 8001fcc:	b2db      	uxtb	r3, r3
				if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(
 8001fce:	429a      	cmp	r2, r3
 8001fd0:	d106      	bne.n	8001fe0 <HAL_ADC_ConfigChannel+0x36c>
					LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3,
 8001fd2:	687b      	ldr	r3, [r7, #4]
 8001fd4:	681b      	ldr	r3, [r3, #0]
 8001fd6:	2200      	movs	r2, #0
 8001fd8:	2102      	movs	r1, #2
 8001fda:	4618      	mov	r0, r3
 8001fdc:	f7ff fa92 	bl	8001504 <LL_ADC_SetOffsetState>
							LL_ADC_OFFSET_DISABLE);
				}
				if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(
 8001fe0:	687b      	ldr	r3, [r7, #4]
 8001fe2:	681b      	ldr	r3, [r3, #0]
 8001fe4:	2103      	movs	r1, #3
 8001fe6:	4618      	mov	r0, r3
 8001fe8:	f7ff fa76 	bl	80014d8 <LL_ADC_GetOffsetChannel>
 8001fec:	4603      	mov	r3, r0
 8001fee:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001ff2:	2b00      	cmp	r3, #0
 8001ff4:	d10a      	bne.n	800200c <HAL_ADC_ConfigChannel+0x398>
 8001ff6:	687b      	ldr	r3, [r7, #4]
 8001ff8:	681b      	ldr	r3, [r3, #0]
 8001ffa:	2103      	movs	r1, #3
 8001ffc:	4618      	mov	r0, r3
 8001ffe:	f7ff fa6b 	bl	80014d8 <LL_ADC_GetOffsetChannel>
 8002002:	4603      	mov	r3, r0
 8002004:	0e9b      	lsrs	r3, r3, #26
 8002006:	f003 021f 	and.w	r2, r3, #31
 800200a:	e017      	b.n	800203c <HAL_ADC_ConfigChannel+0x3c8>
 800200c:	687b      	ldr	r3, [r7, #4]
 800200e:	681b      	ldr	r3, [r3, #0]
 8002010:	2103      	movs	r1, #3
 8002012:	4618      	mov	r0, r3
 8002014:	f7ff fa60 	bl	80014d8 <LL_ADC_GetOffsetChannel>
 8002018:	4603      	mov	r3, r0
 800201a:	673b      	str	r3, [r7, #112]	; 0x70
	__ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800201c:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800201e:	fa93 f3a3 	rbit	r3, r3
 8002022:	66fb      	str	r3, [r7, #108]	; 0x6c
	return result;
 8002024:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002026:	677b      	str	r3, [r7, #116]	; 0x74
	if (value == 0U) {
 8002028:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800202a:	2b00      	cmp	r3, #0
 800202c:	d101      	bne.n	8002032 <HAL_ADC_ConfigChannel+0x3be>
		return 32U;
 800202e:	2320      	movs	r3, #32
 8002030:	e003      	b.n	800203a <HAL_ADC_ConfigChannel+0x3c6>
	return __builtin_clz(value);
 8002032:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002034:	fab3 f383 	clz	r3, r3
 8002038:	b2db      	uxtb	r3, r3
 800203a:	461a      	mov	r2, r3
						LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel)) {
 800203c:	683b      	ldr	r3, [r7, #0]
 800203e:	681b      	ldr	r3, [r3, #0]
 8002040:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002044:	2b00      	cmp	r3, #0
 8002046:	d105      	bne.n	8002054 <HAL_ADC_ConfigChannel+0x3e0>
 8002048:	683b      	ldr	r3, [r7, #0]
 800204a:	681b      	ldr	r3, [r3, #0]
 800204c:	0e9b      	lsrs	r3, r3, #26
 800204e:	f003 031f 	and.w	r3, r3, #31
 8002052:	e011      	b.n	8002078 <HAL_ADC_ConfigChannel+0x404>
 8002054:	683b      	ldr	r3, [r7, #0]
 8002056:	681b      	ldr	r3, [r3, #0]
 8002058:	667b      	str	r3, [r7, #100]	; 0x64
	__ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800205a:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800205c:	fa93 f3a3 	rbit	r3, r3
 8002060:	663b      	str	r3, [r7, #96]	; 0x60
	return result;
 8002062:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8002064:	66bb      	str	r3, [r7, #104]	; 0x68
	if (value == 0U) {
 8002066:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8002068:	2b00      	cmp	r3, #0
 800206a:	d101      	bne.n	8002070 <HAL_ADC_ConfigChannel+0x3fc>
		return 32U;
 800206c:	2320      	movs	r3, #32
 800206e:	e003      	b.n	8002078 <HAL_ADC_ConfigChannel+0x404>
	return __builtin_clz(value);
 8002070:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8002072:	fab3 f383 	clz	r3, r3
 8002076:	b2db      	uxtb	r3, r3
				if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(
 8002078:	429a      	cmp	r2, r3
 800207a:	d106      	bne.n	800208a <HAL_ADC_ConfigChannel+0x416>
					LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4,
 800207c:	687b      	ldr	r3, [r7, #4]
 800207e:	681b      	ldr	r3, [r3, #0]
 8002080:	2200      	movs	r2, #0
 8002082:	2103      	movs	r1, #3
 8002084:	4618      	mov	r0, r3
 8002086:	f7ff fa3d 	bl	8001504 <LL_ADC_SetOffsetState>
		}

		/* Parameters update conditioned to ADC state:                              */
		/* Parameters that can be updated only when ADC is disabled:                */
		/*  - Single or differential mode                                           */
		if (LL_ADC_IsEnabled(hadc->Instance) == 0UL) {
 800208a:	687b      	ldr	r3, [r7, #4]
 800208c:	681b      	ldr	r3, [r3, #0]
 800208e:	4618      	mov	r0, r3
 8002090:	f7ff fb66 	bl	8001760 <LL_ADC_IsEnabled>
 8002094:	4603      	mov	r3, r0
 8002096:	2b00      	cmp	r3, #0
 8002098:	f040 8140 	bne.w	800231c <HAL_ADC_ConfigChannel+0x6a8>
			/* Set mode single-ended or differential input of the selected ADC channel */
			LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel,
 800209c:	687b      	ldr	r3, [r7, #4]
 800209e:	6818      	ldr	r0, [r3, #0]
 80020a0:	683b      	ldr	r3, [r7, #0]
 80020a2:	6819      	ldr	r1, [r3, #0]
					pConfig->SingleDiff);
 80020a4:	683b      	ldr	r3, [r7, #0]
 80020a6:	68db      	ldr	r3, [r3, #12]
			LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel,
 80020a8:	461a      	mov	r2, r3
 80020aa:	f7ff fab1 	bl	8001610 <LL_ADC_SetChannelSingleDiff>

			/* Configuration of differential mode */
			if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED) {
 80020ae:	683b      	ldr	r3, [r7, #0]
 80020b0:	68db      	ldr	r3, [r3, #12]
 80020b2:	4a8f      	ldr	r2, [pc, #572]	; (80022f0 <HAL_ADC_ConfigChannel+0x67c>)
 80020b4:	4293      	cmp	r3, r2
 80020b6:	f040 8131 	bne.w	800231c <HAL_ADC_ConfigChannel+0x6a8>
				/* Set sampling time of the selected ADC channel */
				/* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
				LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80020ba:	687b      	ldr	r3, [r7, #4]
 80020bc:	6818      	ldr	r0, [r3, #0]
						(uint32_t) (__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 80020be:	683b      	ldr	r3, [r7, #0]
 80020c0:	681b      	ldr	r3, [r3, #0]
 80020c2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80020c6:	2b00      	cmp	r3, #0
 80020c8:	d10b      	bne.n	80020e2 <HAL_ADC_ConfigChannel+0x46e>
 80020ca:	683b      	ldr	r3, [r7, #0]
 80020cc:	681b      	ldr	r3, [r3, #0]
 80020ce:	0e9b      	lsrs	r3, r3, #26
 80020d0:	3301      	adds	r3, #1
 80020d2:	f003 031f 	and.w	r3, r3, #31
 80020d6:	2b09      	cmp	r3, #9
 80020d8:	bf94      	ite	ls
 80020da:	2301      	movls	r3, #1
 80020dc:	2300      	movhi	r3, #0
 80020de:	b2db      	uxtb	r3, r3
 80020e0:	e019      	b.n	8002116 <HAL_ADC_ConfigChannel+0x4a2>
 80020e2:	683b      	ldr	r3, [r7, #0]
 80020e4:	681b      	ldr	r3, [r3, #0]
 80020e6:	65bb      	str	r3, [r7, #88]	; 0x58
	__ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80020e8:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80020ea:	fa93 f3a3 	rbit	r3, r3
 80020ee:	657b      	str	r3, [r7, #84]	; 0x54
	return result;
 80020f0:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80020f2:	65fb      	str	r3, [r7, #92]	; 0x5c
	if (value == 0U) {
 80020f4:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80020f6:	2b00      	cmp	r3, #0
 80020f8:	d101      	bne.n	80020fe <HAL_ADC_ConfigChannel+0x48a>
		return 32U;
 80020fa:	2320      	movs	r3, #32
 80020fc:	e003      	b.n	8002106 <HAL_ADC_ConfigChannel+0x492>
	return __builtin_clz(value);
 80020fe:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002100:	fab3 f383 	clz	r3, r3
 8002104:	b2db      	uxtb	r3, r3
 8002106:	3301      	adds	r3, #1
 8002108:	f003 031f 	and.w	r3, r3, #31
 800210c:	2b09      	cmp	r3, #9
 800210e:	bf94      	ite	ls
 8002110:	2301      	movls	r3, #1
 8002112:	2300      	movhi	r3, #0
 8002114:	b2db      	uxtb	r3, r3
				LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002116:	2b00      	cmp	r3, #0
 8002118:	d079      	beq.n	800220e <HAL_ADC_ConfigChannel+0x59a>
						(uint32_t) (__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 800211a:	683b      	ldr	r3, [r7, #0]
 800211c:	681b      	ldr	r3, [r3, #0]
 800211e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002122:	2b00      	cmp	r3, #0
 8002124:	d107      	bne.n	8002136 <HAL_ADC_ConfigChannel+0x4c2>
 8002126:	683b      	ldr	r3, [r7, #0]
 8002128:	681b      	ldr	r3, [r3, #0]
 800212a:	0e9b      	lsrs	r3, r3, #26
 800212c:	3301      	adds	r3, #1
 800212e:	069b      	lsls	r3, r3, #26
 8002130:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8002134:	e015      	b.n	8002162 <HAL_ADC_ConfigChannel+0x4ee>
 8002136:	683b      	ldr	r3, [r7, #0]
 8002138:	681b      	ldr	r3, [r3, #0]
 800213a:	64fb      	str	r3, [r7, #76]	; 0x4c
	__ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800213c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800213e:	fa93 f3a3 	rbit	r3, r3
 8002142:	64bb      	str	r3, [r7, #72]	; 0x48
	return result;
 8002144:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002146:	653b      	str	r3, [r7, #80]	; 0x50
	if (value == 0U) {
 8002148:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800214a:	2b00      	cmp	r3, #0
 800214c:	d101      	bne.n	8002152 <HAL_ADC_ConfigChannel+0x4de>
		return 32U;
 800214e:	2320      	movs	r3, #32
 8002150:	e003      	b.n	800215a <HAL_ADC_ConfigChannel+0x4e6>
	return __builtin_clz(value);
 8002152:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8002154:	fab3 f383 	clz	r3, r3
 8002158:	b2db      	uxtb	r3, r3
 800215a:	3301      	adds	r3, #1
 800215c:	069b      	lsls	r3, r3, #26
 800215e:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8002162:	683b      	ldr	r3, [r7, #0]
 8002164:	681b      	ldr	r3, [r3, #0]
 8002166:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800216a:	2b00      	cmp	r3, #0
 800216c:	d109      	bne.n	8002182 <HAL_ADC_ConfigChannel+0x50e>
 800216e:	683b      	ldr	r3, [r7, #0]
 8002170:	681b      	ldr	r3, [r3, #0]
 8002172:	0e9b      	lsrs	r3, r3, #26
 8002174:	3301      	adds	r3, #1
 8002176:	f003 031f 	and.w	r3, r3, #31
 800217a:	2101      	movs	r1, #1
 800217c:	fa01 f303 	lsl.w	r3, r1, r3
 8002180:	e017      	b.n	80021b2 <HAL_ADC_ConfigChannel+0x53e>
 8002182:	683b      	ldr	r3, [r7, #0]
 8002184:	681b      	ldr	r3, [r3, #0]
 8002186:	643b      	str	r3, [r7, #64]	; 0x40
	__ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002188:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800218a:	fa93 f3a3 	rbit	r3, r3
 800218e:	63fb      	str	r3, [r7, #60]	; 0x3c
	return result;
 8002190:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002192:	647b      	str	r3, [r7, #68]	; 0x44
	if (value == 0U) {
 8002194:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002196:	2b00      	cmp	r3, #0
 8002198:	d101      	bne.n	800219e <HAL_ADC_ConfigChannel+0x52a>
		return 32U;
 800219a:	2320      	movs	r3, #32
 800219c:	e003      	b.n	80021a6 <HAL_ADC_ConfigChannel+0x532>
	return __builtin_clz(value);
 800219e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80021a0:	fab3 f383 	clz	r3, r3
 80021a4:	b2db      	uxtb	r3, r3
 80021a6:	3301      	adds	r3, #1
 80021a8:	f003 031f 	and.w	r3, r3, #31
 80021ac:	2101      	movs	r1, #1
 80021ae:	fa01 f303 	lsl.w	r3, r1, r3
 80021b2:	ea42 0103 	orr.w	r1, r2, r3
 80021b6:	683b      	ldr	r3, [r7, #0]
 80021b8:	681b      	ldr	r3, [r3, #0]
 80021ba:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80021be:	2b00      	cmp	r3, #0
 80021c0:	d10a      	bne.n	80021d8 <HAL_ADC_ConfigChannel+0x564>
 80021c2:	683b      	ldr	r3, [r7, #0]
 80021c4:	681b      	ldr	r3, [r3, #0]
 80021c6:	0e9b      	lsrs	r3, r3, #26
 80021c8:	3301      	adds	r3, #1
 80021ca:	f003 021f 	and.w	r2, r3, #31
 80021ce:	4613      	mov	r3, r2
 80021d0:	005b      	lsls	r3, r3, #1
 80021d2:	4413      	add	r3, r2
 80021d4:	051b      	lsls	r3, r3, #20
 80021d6:	e018      	b.n	800220a <HAL_ADC_ConfigChannel+0x596>
 80021d8:	683b      	ldr	r3, [r7, #0]
 80021da:	681b      	ldr	r3, [r3, #0]
 80021dc:	637b      	str	r3, [r7, #52]	; 0x34
	__ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80021de:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80021e0:	fa93 f3a3 	rbit	r3, r3
 80021e4:	633b      	str	r3, [r7, #48]	; 0x30
	return result;
 80021e6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80021e8:	63bb      	str	r3, [r7, #56]	; 0x38
	if (value == 0U) {
 80021ea:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80021ec:	2b00      	cmp	r3, #0
 80021ee:	d101      	bne.n	80021f4 <HAL_ADC_ConfigChannel+0x580>
		return 32U;
 80021f0:	2320      	movs	r3, #32
 80021f2:	e003      	b.n	80021fc <HAL_ADC_ConfigChannel+0x588>
	return __builtin_clz(value);
 80021f4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80021f6:	fab3 f383 	clz	r3, r3
 80021fa:	b2db      	uxtb	r3, r3
 80021fc:	3301      	adds	r3, #1
 80021fe:	f003 021f 	and.w	r2, r3, #31
 8002202:	4613      	mov	r3, r2
 8002204:	005b      	lsls	r3, r3, #1
 8002206:	4413      	add	r3, r2
 8002208:	051b      	lsls	r3, r3, #20
				LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800220a:	430b      	orrs	r3, r1
 800220c:	e081      	b.n	8002312 <HAL_ADC_ConfigChannel+0x69e>
						(uint32_t) (__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 800220e:	683b      	ldr	r3, [r7, #0]
 8002210:	681b      	ldr	r3, [r3, #0]
 8002212:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002216:	2b00      	cmp	r3, #0
 8002218:	d107      	bne.n	800222a <HAL_ADC_ConfigChannel+0x5b6>
 800221a:	683b      	ldr	r3, [r7, #0]
 800221c:	681b      	ldr	r3, [r3, #0]
 800221e:	0e9b      	lsrs	r3, r3, #26
 8002220:	3301      	adds	r3, #1
 8002222:	069b      	lsls	r3, r3, #26
 8002224:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8002228:	e015      	b.n	8002256 <HAL_ADC_ConfigChannel+0x5e2>
 800222a:	683b      	ldr	r3, [r7, #0]
 800222c:	681b      	ldr	r3, [r3, #0]
 800222e:	62bb      	str	r3, [r7, #40]	; 0x28
	__ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002230:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002232:	fa93 f3a3 	rbit	r3, r3
 8002236:	627b      	str	r3, [r7, #36]	; 0x24
	return result;
 8002238:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800223a:	62fb      	str	r3, [r7, #44]	; 0x2c
	if (value == 0U) {
 800223c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800223e:	2b00      	cmp	r3, #0
 8002240:	d101      	bne.n	8002246 <HAL_ADC_ConfigChannel+0x5d2>
		return 32U;
 8002242:	2320      	movs	r3, #32
 8002244:	e003      	b.n	800224e <HAL_ADC_ConfigChannel+0x5da>
	return __builtin_clz(value);
 8002246:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002248:	fab3 f383 	clz	r3, r3
 800224c:	b2db      	uxtb	r3, r3
 800224e:	3301      	adds	r3, #1
 8002250:	069b      	lsls	r3, r3, #26
 8002252:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8002256:	683b      	ldr	r3, [r7, #0]
 8002258:	681b      	ldr	r3, [r3, #0]
 800225a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800225e:	2b00      	cmp	r3, #0
 8002260:	d109      	bne.n	8002276 <HAL_ADC_ConfigChannel+0x602>
 8002262:	683b      	ldr	r3, [r7, #0]
 8002264:	681b      	ldr	r3, [r3, #0]
 8002266:	0e9b      	lsrs	r3, r3, #26
 8002268:	3301      	adds	r3, #1
 800226a:	f003 031f 	and.w	r3, r3, #31
 800226e:	2101      	movs	r1, #1
 8002270:	fa01 f303 	lsl.w	r3, r1, r3
 8002274:	e017      	b.n	80022a6 <HAL_ADC_ConfigChannel+0x632>
 8002276:	683b      	ldr	r3, [r7, #0]
 8002278:	681b      	ldr	r3, [r3, #0]
 800227a:	61fb      	str	r3, [r7, #28]
	__ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800227c:	69fb      	ldr	r3, [r7, #28]
 800227e:	fa93 f3a3 	rbit	r3, r3
 8002282:	61bb      	str	r3, [r7, #24]
	return result;
 8002284:	69bb      	ldr	r3, [r7, #24]
 8002286:	623b      	str	r3, [r7, #32]
	if (value == 0U) {
 8002288:	6a3b      	ldr	r3, [r7, #32]
 800228a:	2b00      	cmp	r3, #0
 800228c:	d101      	bne.n	8002292 <HAL_ADC_ConfigChannel+0x61e>
		return 32U;
 800228e:	2320      	movs	r3, #32
 8002290:	e003      	b.n	800229a <HAL_ADC_ConfigChannel+0x626>
	return __builtin_clz(value);
 8002292:	6a3b      	ldr	r3, [r7, #32]
 8002294:	fab3 f383 	clz	r3, r3
 8002298:	b2db      	uxtb	r3, r3
 800229a:	3301      	adds	r3, #1
 800229c:	f003 031f 	and.w	r3, r3, #31
 80022a0:	2101      	movs	r1, #1
 80022a2:	fa01 f303 	lsl.w	r3, r1, r3
 80022a6:	ea42 0103 	orr.w	r1, r2, r3
 80022aa:	683b      	ldr	r3, [r7, #0]
 80022ac:	681b      	ldr	r3, [r3, #0]
 80022ae:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80022b2:	2b00      	cmp	r3, #0
 80022b4:	d10d      	bne.n	80022d2 <HAL_ADC_ConfigChannel+0x65e>
 80022b6:	683b      	ldr	r3, [r7, #0]
 80022b8:	681b      	ldr	r3, [r3, #0]
 80022ba:	0e9b      	lsrs	r3, r3, #26
 80022bc:	3301      	adds	r3, #1
 80022be:	f003 021f 	and.w	r2, r3, #31
 80022c2:	4613      	mov	r3, r2
 80022c4:	005b      	lsls	r3, r3, #1
 80022c6:	4413      	add	r3, r2
 80022c8:	3b1e      	subs	r3, #30
 80022ca:	051b      	lsls	r3, r3, #20
 80022cc:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80022d0:	e01e      	b.n	8002310 <HAL_ADC_ConfigChannel+0x69c>
 80022d2:	683b      	ldr	r3, [r7, #0]
 80022d4:	681b      	ldr	r3, [r3, #0]
 80022d6:	613b      	str	r3, [r7, #16]
	__ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80022d8:	693b      	ldr	r3, [r7, #16]
 80022da:	fa93 f3a3 	rbit	r3, r3
 80022de:	60fb      	str	r3, [r7, #12]
	return result;
 80022e0:	68fb      	ldr	r3, [r7, #12]
 80022e2:	617b      	str	r3, [r7, #20]
	if (value == 0U) {
 80022e4:	697b      	ldr	r3, [r7, #20]
 80022e6:	2b00      	cmp	r3, #0
 80022e8:	d104      	bne.n	80022f4 <HAL_ADC_ConfigChannel+0x680>
		return 32U;
 80022ea:	2320      	movs	r3, #32
 80022ec:	e006      	b.n	80022fc <HAL_ADC_ConfigChannel+0x688>
 80022ee:	bf00      	nop
 80022f0:	407f0000 	.word	0x407f0000
	return __builtin_clz(value);
 80022f4:	697b      	ldr	r3, [r7, #20]
 80022f6:	fab3 f383 	clz	r3, r3
 80022fa:	b2db      	uxtb	r3, r3
 80022fc:	3301      	adds	r3, #1
 80022fe:	f003 021f 	and.w	r2, r3, #31
 8002302:	4613      	mov	r3, r2
 8002304:	005b      	lsls	r3, r3, #1
 8002306:	4413      	add	r3, r2
 8002308:	3b1e      	subs	r3, #30
 800230a:	051b      	lsls	r3, r3, #20
 800230c:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
				LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002310:	430b      	orrs	r3, r1
								(__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel) + 1UL) & 0x1FUL)),
						pConfig->SamplingTime);
 8002312:	683a      	ldr	r2, [r7, #0]
 8002314:	6892      	ldr	r2, [r2, #8]
				LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002316:	4619      	mov	r1, r3
 8002318:	f7ff f94e 	bl	80015b8 <LL_ADC_SetChannelSamplingTime>
		/* If internal channel selected, enable dedicated internal buffers and    */
		/* paths.                                                                 */
		/* Note: these internal measurement paths can be disabled using           */
		/* HAL_ADC_DeInit().                                                      */

		if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel)) {
 800231c:	683b      	ldr	r3, [r7, #0]
 800231e:	681a      	ldr	r2, [r3, #0]
 8002320:	4b44      	ldr	r3, [pc, #272]	; (8002434 <HAL_ADC_ConfigChannel+0x7c0>)
 8002322:	4013      	ands	r3, r2
 8002324:	2b00      	cmp	r3, #0
 8002326:	d07a      	beq.n	800241e <HAL_ADC_ConfigChannel+0x7aa>
			tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(
 8002328:	4843      	ldr	r0, [pc, #268]	; (8002438 <HAL_ADC_ConfigChannel+0x7c4>)
 800232a:	f7ff f8a3 	bl	8001474 <LL_ADC_GetCommonPathInternalCh>
 800232e:	f8c7 00c0 	str.w	r0, [r7, #192]	; 0xc0
					__LL_ADC_COMMON_INSTANCE(hadc->Instance));

			/* If the requested internal measurement path has already been enabled, */
			/* bypass the configuration processing.                                 */
			if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002332:	683b      	ldr	r3, [r7, #0]
 8002334:	681b      	ldr	r3, [r3, #0]
 8002336:	4a41      	ldr	r2, [pc, #260]	; (800243c <HAL_ADC_ConfigChannel+0x7c8>)
 8002338:	4293      	cmp	r3, r2
 800233a:	d12c      	bne.n	8002396 <HAL_ADC_ConfigChannel+0x722>
					&& ((tmp_config_internal_channel
							& LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL)) {
 800233c:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8002340:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
					&& ((tmp_config_internal_channel
 8002344:	2b00      	cmp	r3, #0
 8002346:	d126      	bne.n	8002396 <HAL_ADC_ConfigChannel+0x722>
				if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc)) {
 8002348:	687b      	ldr	r3, [r7, #4]
 800234a:	681b      	ldr	r3, [r3, #0]
 800234c:	4a3c      	ldr	r2, [pc, #240]	; (8002440 <HAL_ADC_ConfigChannel+0x7cc>)
 800234e:	4293      	cmp	r3, r2
 8002350:	d004      	beq.n	800235c <HAL_ADC_ConfigChannel+0x6e8>
 8002352:	687b      	ldr	r3, [r7, #4]
 8002354:	681b      	ldr	r3, [r3, #0]
 8002356:	4a3b      	ldr	r2, [pc, #236]	; (8002444 <HAL_ADC_ConfigChannel+0x7d0>)
 8002358:	4293      	cmp	r3, r2
 800235a:	d15d      	bne.n	8002418 <HAL_ADC_ConfigChannel+0x7a4>
					LL_ADC_SetCommonPathInternalCh(
 800235c:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8002360:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8002364:	4619      	mov	r1, r3
 8002366:	4834      	ldr	r0, [pc, #208]	; (8002438 <HAL_ADC_ConfigChannel+0x7c4>)
 8002368:	f7ff f871 	bl	800144e <LL_ADC_SetCommonPathInternalCh>
					/* Wait loop initialization and execution */
					/* Note: Variable divided by 2 to compensate partially              */
					/*       CPU processing cycles, scaling in us split to not          */
					/*       exceed 32 bits register capacity and handle low frequency. */
					wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL)
							* ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 800236c:	4b36      	ldr	r3, [pc, #216]	; (8002448 <HAL_ADC_ConfigChannel+0x7d4>)
 800236e:	681b      	ldr	r3, [r3, #0]
 8002370:	099b      	lsrs	r3, r3, #6
 8002372:	4a36      	ldr	r2, [pc, #216]	; (800244c <HAL_ADC_ConfigChannel+0x7d8>)
 8002374:	fba2 2303 	umull	r2, r3, r2, r3
 8002378:	099b      	lsrs	r3, r3, #6
 800237a:	1c5a      	adds	r2, r3, #1
 800237c:	4613      	mov	r3, r2
 800237e:	005b      	lsls	r3, r3, #1
 8002380:	4413      	add	r3, r2
 8002382:	009b      	lsls	r3, r3, #2
					wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL)
 8002384:	60bb      	str	r3, [r7, #8]
					while (wait_loop_index != 0UL) {
 8002386:	e002      	b.n	800238e <HAL_ADC_ConfigChannel+0x71a>
						wait_loop_index--;
 8002388:	68bb      	ldr	r3, [r7, #8]
 800238a:	3b01      	subs	r3, #1
 800238c:	60bb      	str	r3, [r7, #8]
					while (wait_loop_index != 0UL) {
 800238e:	68bb      	ldr	r3, [r7, #8]
 8002390:	2b00      	cmp	r3, #0
 8002392:	d1f9      	bne.n	8002388 <HAL_ADC_ConfigChannel+0x714>
				if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc)) {
 8002394:	e040      	b.n	8002418 <HAL_ADC_ConfigChannel+0x7a4>
					}
				}
			} else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 8002396:	683b      	ldr	r3, [r7, #0]
 8002398:	681b      	ldr	r3, [r3, #0]
 800239a:	4a2d      	ldr	r2, [pc, #180]	; (8002450 <HAL_ADC_ConfigChannel+0x7dc>)
 800239c:	4293      	cmp	r3, r2
 800239e:	d118      	bne.n	80023d2 <HAL_ADC_ConfigChannel+0x75e>
					&& ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT)
 80023a0:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 80023a4:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80023a8:	2b00      	cmp	r3, #0
 80023aa:	d112      	bne.n	80023d2 <HAL_ADC_ConfigChannel+0x75e>
							== 0UL)) {
				if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc)) {
 80023ac:	687b      	ldr	r3, [r7, #4]
 80023ae:	681b      	ldr	r3, [r3, #0]
 80023b0:	4a23      	ldr	r2, [pc, #140]	; (8002440 <HAL_ADC_ConfigChannel+0x7cc>)
 80023b2:	4293      	cmp	r3, r2
 80023b4:	d004      	beq.n	80023c0 <HAL_ADC_ConfigChannel+0x74c>
 80023b6:	687b      	ldr	r3, [r7, #4]
 80023b8:	681b      	ldr	r3, [r3, #0]
 80023ba:	4a22      	ldr	r2, [pc, #136]	; (8002444 <HAL_ADC_ConfigChannel+0x7d0>)
 80023bc:	4293      	cmp	r3, r2
 80023be:	d12d      	bne.n	800241c <HAL_ADC_ConfigChannel+0x7a8>
					LL_ADC_SetCommonPathInternalCh(
 80023c0:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 80023c4:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80023c8:	4619      	mov	r1, r3
 80023ca:	481b      	ldr	r0, [pc, #108]	; (8002438 <HAL_ADC_ConfigChannel+0x7c4>)
 80023cc:	f7ff f83f 	bl	800144e <LL_ADC_SetCommonPathInternalCh>
				if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc)) {
 80023d0:	e024      	b.n	800241c <HAL_ADC_ConfigChannel+0x7a8>
							__LL_ADC_COMMON_INSTANCE(hadc->Instance),
							LL_ADC_PATH_INTERNAL_VBAT
									| tmp_config_internal_channel);
				}
			} else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 80023d2:	683b      	ldr	r3, [r7, #0]
 80023d4:	681b      	ldr	r3, [r3, #0]
 80023d6:	4a1f      	ldr	r2, [pc, #124]	; (8002454 <HAL_ADC_ConfigChannel+0x7e0>)
 80023d8:	4293      	cmp	r3, r2
 80023da:	d120      	bne.n	800241e <HAL_ADC_ConfigChannel+0x7aa>
					&& ((tmp_config_internal_channel
							& LL_ADC_PATH_INTERNAL_VREFINT) == 0UL)) {
 80023dc:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 80023e0:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
					&& ((tmp_config_internal_channel
 80023e4:	2b00      	cmp	r3, #0
 80023e6:	d11a      	bne.n	800241e <HAL_ADC_ConfigChannel+0x7aa>
				if (ADC_VREFINT_INSTANCE(hadc)) {
 80023e8:	687b      	ldr	r3, [r7, #4]
 80023ea:	681b      	ldr	r3, [r3, #0]
 80023ec:	4a14      	ldr	r2, [pc, #80]	; (8002440 <HAL_ADC_ConfigChannel+0x7cc>)
 80023ee:	4293      	cmp	r3, r2
 80023f0:	d115      	bne.n	800241e <HAL_ADC_ConfigChannel+0x7aa>
					LL_ADC_SetCommonPathInternalCh(
 80023f2:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 80023f6:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80023fa:	4619      	mov	r1, r3
 80023fc:	480e      	ldr	r0, [pc, #56]	; (8002438 <HAL_ADC_ConfigChannel+0x7c4>)
 80023fe:	f7ff f826 	bl	800144e <LL_ADC_SetCommonPathInternalCh>
 8002402:	e00c      	b.n	800241e <HAL_ADC_ConfigChannel+0x7aa>
	/* If a conversion is on going on regular group, no update on regular       */
	/* channel could be done on neither of the channel configuration structure  */
	/* parameters.                                                              */
	else {
		/* Update ADC state machine to error */
		SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002404:	687b      	ldr	r3, [r7, #4]
 8002406:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002408:	f043 0220 	orr.w	r2, r3, #32
 800240c:	687b      	ldr	r3, [r7, #4]
 800240e:	655a      	str	r2, [r3, #84]	; 0x54

		tmp_hal_status = HAL_ERROR;
 8002410:	2301      	movs	r3, #1
 8002412:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
 8002416:	e002      	b.n	800241e <HAL_ADC_ConfigChannel+0x7aa>
				if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc)) {
 8002418:	bf00      	nop
 800241a:	e000      	b.n	800241e <HAL_ADC_ConfigChannel+0x7aa>
				if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc)) {
 800241c:	bf00      	nop
	}

	/* Process unlocked */
	__HAL_UNLOCK(hadc);
 800241e:	687b      	ldr	r3, [r7, #4]
 8002420:	2200      	movs	r2, #0
 8002422:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

	/* Return function status */
	return tmp_hal_status;
 8002426:	f897 30d7 	ldrb.w	r3, [r7, #215]	; 0xd7
}
 800242a:	4618      	mov	r0, r3
 800242c:	37d8      	adds	r7, #216	; 0xd8
 800242e:	46bd      	mov	sp, r7
 8002430:	bd80      	pop	{r7, pc}
 8002432:	bf00      	nop
 8002434:	80080000 	.word	0x80080000
 8002438:	50040300 	.word	0x50040300
 800243c:	c7520000 	.word	0xc7520000
 8002440:	50040000 	.word	0x50040000
 8002444:	50040200 	.word	0x50040200
 8002448:	2000000c 	.word	0x2000000c
 800244c:	053e2d63 	.word	0x053e2d63
 8002450:	cb840000 	.word	0xcb840000
 8002454:	80000001 	.word	0x80000001

08002458 <ADC_Enable>:
 * @note   Prerequisite condition to use this function: ADC must be disabled
 *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
 * @param hadc ADC handle
 * @retval HAL status.
 */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc) {
 8002458:	b580      	push	{r7, lr}
 800245a:	b084      	sub	sp, #16
 800245c:	af00      	add	r7, sp, #0
 800245e:	6078      	str	r0, [r7, #4]
	uint32_t tickstart;
	__IO uint32_t wait_loop_index = 0UL;
 8002460:	2300      	movs	r3, #0
 8002462:	60bb      	str	r3, [r7, #8]

	/* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
	/* enabling phase not yet completed: flag ADC ready not yet set).           */
	/* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
	/* causes: ADC clock not running, ...).                                     */
	if (LL_ADC_IsEnabled(hadc->Instance) == 0UL) {
 8002464:	687b      	ldr	r3, [r7, #4]
 8002466:	681b      	ldr	r3, [r3, #0]
 8002468:	4618      	mov	r0, r3
 800246a:	f7ff f979 	bl	8001760 <LL_ADC_IsEnabled>
 800246e:	4603      	mov	r3, r0
 8002470:	2b00      	cmp	r3, #0
 8002472:	d169      	bne.n	8002548 <ADC_Enable+0xf0>
		/* Check if conditions to enable the ADC are fulfilled */
		if ((hadc->Instance->CR
 8002474:	687b      	ldr	r3, [r7, #4]
 8002476:	681b      	ldr	r3, [r3, #0]
 8002478:	689a      	ldr	r2, [r3, #8]
				& (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART
 800247a:	4b36      	ldr	r3, [pc, #216]	; (8002554 <ADC_Enable+0xfc>)
 800247c:	4013      	ands	r3, r2
		if ((hadc->Instance->CR
 800247e:	2b00      	cmp	r3, #0
 8002480:	d00d      	beq.n	800249e <ADC_Enable+0x46>
						| ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN))
				!= 0UL) {
			/* Update ADC state machine to error */
			SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002482:	687b      	ldr	r3, [r7, #4]
 8002484:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002486:	f043 0210 	orr.w	r2, r3, #16
 800248a:	687b      	ldr	r3, [r7, #4]
 800248c:	655a      	str	r2, [r3, #84]	; 0x54

			/* Set ADC error code to ADC peripheral internal error */
			SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800248e:	687b      	ldr	r3, [r7, #4]
 8002490:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002492:	f043 0201 	orr.w	r2, r3, #1
 8002496:	687b      	ldr	r3, [r7, #4]
 8002498:	659a      	str	r2, [r3, #88]	; 0x58

			return HAL_ERROR;
 800249a:	2301      	movs	r3, #1
 800249c:	e055      	b.n	800254a <ADC_Enable+0xf2>
		}

		/* Enable the ADC peripheral */
		LL_ADC_Enable(hadc->Instance);
 800249e:	687b      	ldr	r3, [r7, #4]
 80024a0:	681b      	ldr	r3, [r3, #0]
 80024a2:	4618      	mov	r0, r3
 80024a4:	f7ff f934 	bl	8001710 <LL_ADC_Enable>

		if ((LL_ADC_GetCommonPathInternalCh(
 80024a8:	482b      	ldr	r0, [pc, #172]	; (8002558 <ADC_Enable+0x100>)
 80024aa:	f7fe ffe3 	bl	8001474 <LL_ADC_GetCommonPathInternalCh>
 80024ae:	4603      	mov	r3, r0
				__LL_ADC_COMMON_INSTANCE(hadc->Instance))
				& LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL) {
 80024b0:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
		if ((LL_ADC_GetCommonPathInternalCh(
 80024b4:	2b00      	cmp	r3, #0
 80024b6:	d013      	beq.n	80024e0 <ADC_Enable+0x88>
			/* Wait loop initialization and execution */
			/* Note: Variable divided by 2 to compensate partially              */
			/*       CPU processing cycles, scaling in us split to not          */
			/*       exceed 32 bits register capacity and handle low frequency. */
			wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL)
					* ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80024b8:	4b28      	ldr	r3, [pc, #160]	; (800255c <ADC_Enable+0x104>)
 80024ba:	681b      	ldr	r3, [r3, #0]
 80024bc:	099b      	lsrs	r3, r3, #6
 80024be:	4a28      	ldr	r2, [pc, #160]	; (8002560 <ADC_Enable+0x108>)
 80024c0:	fba2 2303 	umull	r2, r3, r2, r3
 80024c4:	099b      	lsrs	r3, r3, #6
 80024c6:	1c5a      	adds	r2, r3, #1
 80024c8:	4613      	mov	r3, r2
 80024ca:	005b      	lsls	r3, r3, #1
 80024cc:	4413      	add	r3, r2
 80024ce:	009b      	lsls	r3, r3, #2
			wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL)
 80024d0:	60bb      	str	r3, [r7, #8]
			while (wait_loop_index != 0UL) {
 80024d2:	e002      	b.n	80024da <ADC_Enable+0x82>
				wait_loop_index--;
 80024d4:	68bb      	ldr	r3, [r7, #8]
 80024d6:	3b01      	subs	r3, #1
 80024d8:	60bb      	str	r3, [r7, #8]
			while (wait_loop_index != 0UL) {
 80024da:	68bb      	ldr	r3, [r7, #8]
 80024dc:	2b00      	cmp	r3, #0
 80024de:	d1f9      	bne.n	80024d4 <ADC_Enable+0x7c>
			}
		}

		/* Wait for ADC effectively enabled */
		tickstart = HAL_GetTick();
 80024e0:	f7fe ff72 	bl	80013c8 <HAL_GetTick>
 80024e4:	60f8      	str	r0, [r7, #12]

		while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL) {
 80024e6:	e028      	b.n	800253a <ADC_Enable+0xe2>
			 The workaround is to continue setting ADEN until ADRDY is becomes 1.
			 Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
			 4 ADC clock cycle duration */
			/* Note: Test of ADC enabled required due to hardware constraint to     */
			/*       not enable ADC if already enabled.                             */
			if (LL_ADC_IsEnabled(hadc->Instance) == 0UL) {
 80024e8:	687b      	ldr	r3, [r7, #4]
 80024ea:	681b      	ldr	r3, [r3, #0]
 80024ec:	4618      	mov	r0, r3
 80024ee:	f7ff f937 	bl	8001760 <LL_ADC_IsEnabled>
 80024f2:	4603      	mov	r3, r0
 80024f4:	2b00      	cmp	r3, #0
 80024f6:	d104      	bne.n	8002502 <ADC_Enable+0xaa>
				LL_ADC_Enable(hadc->Instance);
 80024f8:	687b      	ldr	r3, [r7, #4]
 80024fa:	681b      	ldr	r3, [r3, #0]
 80024fc:	4618      	mov	r0, r3
 80024fe:	f7ff f907 	bl	8001710 <LL_ADC_Enable>
			}

			if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT) {
 8002502:	f7fe ff61 	bl	80013c8 <HAL_GetTick>
 8002506:	4602      	mov	r2, r0
 8002508:	68fb      	ldr	r3, [r7, #12]
 800250a:	1ad3      	subs	r3, r2, r3
 800250c:	2b02      	cmp	r3, #2
 800250e:	d914      	bls.n	800253a <ADC_Enable+0xe2>
				/* New check to avoid false timeout detection in case of preemption */
				if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL) {
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	681b      	ldr	r3, [r3, #0]
 8002514:	681b      	ldr	r3, [r3, #0]
 8002516:	f003 0301 	and.w	r3, r3, #1
 800251a:	2b01      	cmp	r3, #1
 800251c:	d00d      	beq.n	800253a <ADC_Enable+0xe2>
					/* Update ADC state machine to error */
					SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800251e:	687b      	ldr	r3, [r7, #4]
 8002520:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002522:	f043 0210 	orr.w	r2, r3, #16
 8002526:	687b      	ldr	r3, [r7, #4]
 8002528:	655a      	str	r2, [r3, #84]	; 0x54

					/* Set ADC error code to ADC peripheral internal error */
					SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800252a:	687b      	ldr	r3, [r7, #4]
 800252c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800252e:	f043 0201 	orr.w	r2, r3, #1
 8002532:	687b      	ldr	r3, [r7, #4]
 8002534:	659a      	str	r2, [r3, #88]	; 0x58

					return HAL_ERROR;
 8002536:	2301      	movs	r3, #1
 8002538:	e007      	b.n	800254a <ADC_Enable+0xf2>
		while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL) {
 800253a:	687b      	ldr	r3, [r7, #4]
 800253c:	681b      	ldr	r3, [r3, #0]
 800253e:	681b      	ldr	r3, [r3, #0]
 8002540:	f003 0301 	and.w	r3, r3, #1
 8002544:	2b01      	cmp	r3, #1
 8002546:	d1cf      	bne.n	80024e8 <ADC_Enable+0x90>
			}
		}
	}

	/* Return HAL status */
	return HAL_OK;
 8002548:	2300      	movs	r3, #0
}
 800254a:	4618      	mov	r0, r3
 800254c:	3710      	adds	r7, #16
 800254e:	46bd      	mov	sp, r7
 8002550:	bd80      	pop	{r7, pc}
 8002552:	bf00      	nop
 8002554:	8000003f 	.word	0x8000003f
 8002558:	50040300 	.word	0x50040300
 800255c:	2000000c 	.word	0x2000000c
 8002560:	053e2d63 	.word	0x053e2d63

08002564 <ADC_Disable>:
 * @note   Prerequisite condition to use this function: ADC conversions must be
 *         stopped.
 * @param hadc ADC handle
 * @retval HAL status.
 */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc) {
 8002564:	b580      	push	{r7, lr}
 8002566:	b084      	sub	sp, #16
 8002568:	af00      	add	r7, sp, #0
 800256a:	6078      	str	r0, [r7, #4]
	uint32_t tickstart;
	const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(
			hadc->Instance);
 800256c:	687b      	ldr	r3, [r7, #4]
 800256e:	681b      	ldr	r3, [r3, #0]
	const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(
 8002570:	4618      	mov	r0, r3
 8002572:	f7ff f908 	bl	8001786 <LL_ADC_IsDisableOngoing>
 8002576:	60f8      	str	r0, [r7, #12]

	/* Verification if ADC is not already disabled:                             */
	/* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
	/*       disabled.                                                          */
	if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 8002578:	687b      	ldr	r3, [r7, #4]
 800257a:	681b      	ldr	r3, [r3, #0]
 800257c:	4618      	mov	r0, r3
 800257e:	f7ff f8ef 	bl	8001760 <LL_ADC_IsEnabled>
 8002582:	4603      	mov	r3, r0
 8002584:	2b00      	cmp	r3, #0
 8002586:	d047      	beq.n	8002618 <ADC_Disable+0xb4>
			&& (tmp_adc_is_disable_on_going == 0UL)) {
 8002588:	68fb      	ldr	r3, [r7, #12]
 800258a:	2b00      	cmp	r3, #0
 800258c:	d144      	bne.n	8002618 <ADC_Disable+0xb4>
		/* Check if conditions to disable the ADC are fulfilled */
		if ((hadc->Instance->CR
 800258e:	687b      	ldr	r3, [r7, #4]
 8002590:	681b      	ldr	r3, [r3, #0]
 8002592:	689b      	ldr	r3, [r3, #8]
				& (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN))
 8002594:	f003 030d 	and.w	r3, r3, #13
		if ((hadc->Instance->CR
 8002598:	2b01      	cmp	r3, #1
 800259a:	d10c      	bne.n	80025b6 <ADC_Disable+0x52>
				== ADC_CR_ADEN) {
			/* Disable the ADC peripheral */
			LL_ADC_Disable(hadc->Instance);
 800259c:	687b      	ldr	r3, [r7, #4]
 800259e:	681b      	ldr	r3, [r3, #0]
 80025a0:	4618      	mov	r0, r3
 80025a2:	f7ff f8c9 	bl	8001738 <LL_ADC_Disable>
			__HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 80025a6:	687b      	ldr	r3, [r7, #4]
 80025a8:	681b      	ldr	r3, [r3, #0]
 80025aa:	2203      	movs	r2, #3
 80025ac:	601a      	str	r2, [r3, #0]
			return HAL_ERROR;
		}

		/* Wait for ADC effectively disabled */
		/* Get tick count */
		tickstart = HAL_GetTick();
 80025ae:	f7fe ff0b 	bl	80013c8 <HAL_GetTick>
 80025b2:	60b8      	str	r0, [r7, #8]

		while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL) {
 80025b4:	e029      	b.n	800260a <ADC_Disable+0xa6>
			SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80025b6:	687b      	ldr	r3, [r7, #4]
 80025b8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80025ba:	f043 0210 	orr.w	r2, r3, #16
 80025be:	687b      	ldr	r3, [r7, #4]
 80025c0:	655a      	str	r2, [r3, #84]	; 0x54
			SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80025c2:	687b      	ldr	r3, [r7, #4]
 80025c4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80025c6:	f043 0201 	orr.w	r2, r3, #1
 80025ca:	687b      	ldr	r3, [r7, #4]
 80025cc:	659a      	str	r2, [r3, #88]	; 0x58
			return HAL_ERROR;
 80025ce:	2301      	movs	r3, #1
 80025d0:	e023      	b.n	800261a <ADC_Disable+0xb6>
			if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT) {
 80025d2:	f7fe fef9 	bl	80013c8 <HAL_GetTick>
 80025d6:	4602      	mov	r2, r0
 80025d8:	68bb      	ldr	r3, [r7, #8]
 80025da:	1ad3      	subs	r3, r2, r3
 80025dc:	2b02      	cmp	r3, #2
 80025de:	d914      	bls.n	800260a <ADC_Disable+0xa6>
				/* New check to avoid false timeout detection in case of preemption */
				if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL) {
 80025e0:	687b      	ldr	r3, [r7, #4]
 80025e2:	681b      	ldr	r3, [r3, #0]
 80025e4:	689b      	ldr	r3, [r3, #8]
 80025e6:	f003 0301 	and.w	r3, r3, #1
 80025ea:	2b00      	cmp	r3, #0
 80025ec:	d00d      	beq.n	800260a <ADC_Disable+0xa6>
					/* Update ADC state machine to error */
					SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80025ee:	687b      	ldr	r3, [r7, #4]
 80025f0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80025f2:	f043 0210 	orr.w	r2, r3, #16
 80025f6:	687b      	ldr	r3, [r7, #4]
 80025f8:	655a      	str	r2, [r3, #84]	; 0x54

					/* Set ADC error code to ADC peripheral internal error */
					SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80025fa:	687b      	ldr	r3, [r7, #4]
 80025fc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80025fe:	f043 0201 	orr.w	r2, r3, #1
 8002602:	687b      	ldr	r3, [r7, #4]
 8002604:	659a      	str	r2, [r3, #88]	; 0x58

					return HAL_ERROR;
 8002606:	2301      	movs	r3, #1
 8002608:	e007      	b.n	800261a <ADC_Disable+0xb6>
		while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL) {
 800260a:	687b      	ldr	r3, [r7, #4]
 800260c:	681b      	ldr	r3, [r3, #0]
 800260e:	689b      	ldr	r3, [r3, #8]
 8002610:	f003 0301 	and.w	r3, r3, #1
 8002614:	2b00      	cmp	r3, #0
 8002616:	d1dc      	bne.n	80025d2 <ADC_Disable+0x6e>
			}
		}
	}

	/* Return HAL status */
	return HAL_OK;
 8002618:	2300      	movs	r3, #0
}
 800261a:	4618      	mov	r0, r3
 800261c:	3710      	adds	r7, #16
 800261e:	46bd      	mov	sp, r7
 8002620:	bd80      	pop	{r7, pc}

08002622 <ADC_DMAConvCplt>:
/**
 * @brief  DMA transfer complete callback.
 * @param hdma pointer to DMA handle.
 * @retval None
 */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma) {
 8002622:	b580      	push	{r7, lr}
 8002624:	b084      	sub	sp, #16
 8002626:	af00      	add	r7, sp, #0
 8002628:	6078      	str	r0, [r7, #4]
	/* Retrieve ADC handle corresponding to current DMA handle */
	ADC_HandleTypeDef *hadc =
 800262a:	687b      	ldr	r3, [r7, #4]
 800262c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800262e:	60fb      	str	r3, [r7, #12]
			(ADC_HandleTypeDef*) ((DMA_HandleTypeDef*) hdma)->Parent;

	/* Update state machine on conversion status if not in error state */
	if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8002630:	68fb      	ldr	r3, [r7, #12]
 8002632:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002634:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8002638:	2b00      	cmp	r3, #0
 800263a:	d14b      	bne.n	80026d4 <ADC_DMAConvCplt+0xb2>
			== 0UL) {
		/* Set ADC state */
		SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800263c:	68fb      	ldr	r3, [r7, #12]
 800263e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002640:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8002644:	68fb      	ldr	r3, [r7, #12]
 8002646:	655a      	str	r2, [r3, #84]	; 0x54

		/* Determine whether any further conversion upcoming on group regular     */
		/* by external trigger, continuous mode or scan sequence on going         */
		/* to disable interruption.                                               */
		/* Is it the end of the regular sequence ? */
		if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL) {
 8002648:	68fb      	ldr	r3, [r7, #12]
 800264a:	681b      	ldr	r3, [r3, #0]
 800264c:	681b      	ldr	r3, [r3, #0]
 800264e:	f003 0308 	and.w	r3, r3, #8
 8002652:	2b00      	cmp	r3, #0
 8002654:	d021      	beq.n	800269a <ADC_DMAConvCplt+0x78>
			/* Are conversions software-triggered ? */
			if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL) {
 8002656:	68fb      	ldr	r3, [r7, #12]
 8002658:	681b      	ldr	r3, [r3, #0]
 800265a:	4618      	mov	r0, r3
 800265c:	f7fe ff6d 	bl	800153a <LL_ADC_REG_IsTriggerSourceSWStart>
 8002660:	4603      	mov	r3, r0
 8002662:	2b00      	cmp	r3, #0
 8002664:	d032      	beq.n	80026cc <ADC_DMAConvCplt+0xaa>
				/* Is CONT bit set ? */
				if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_CONT) == 0UL) {
 8002666:	68fb      	ldr	r3, [r7, #12]
 8002668:	681b      	ldr	r3, [r3, #0]
 800266a:	68db      	ldr	r3, [r3, #12]
 800266c:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8002670:	2b00      	cmp	r3, #0
 8002672:	d12b      	bne.n	80026cc <ADC_DMAConvCplt+0xaa>
					/* CONT bit is not set, no more conversions expected */
					CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8002674:	68fb      	ldr	r3, [r7, #12]
 8002676:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002678:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800267c:	68fb      	ldr	r3, [r7, #12]
 800267e:	655a      	str	r2, [r3, #84]	; 0x54
					if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL) {
 8002680:	68fb      	ldr	r3, [r7, #12]
 8002682:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002684:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002688:	2b00      	cmp	r3, #0
 800268a:	d11f      	bne.n	80026cc <ADC_DMAConvCplt+0xaa>
						SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800268c:	68fb      	ldr	r3, [r7, #12]
 800268e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002690:	f043 0201 	orr.w	r2, r3, #1
 8002694:	68fb      	ldr	r3, [r7, #12]
 8002696:	655a      	str	r2, [r3, #84]	; 0x54
 8002698:	e018      	b.n	80026cc <ADC_DMAConvCplt+0xaa>
				}
			}
		} else {
			/* DMA End of Transfer interrupt was triggered but conversions sequence
			 is not over. If DMACFG is set to 0, conversions are stopped. */
			if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMACFG) == 0UL) {
 800269a:	68fb      	ldr	r3, [r7, #12]
 800269c:	681b      	ldr	r3, [r3, #0]
 800269e:	68db      	ldr	r3, [r3, #12]
 80026a0:	f003 0302 	and.w	r3, r3, #2
 80026a4:	2b00      	cmp	r3, #0
 80026a6:	d111      	bne.n	80026cc <ADC_DMAConvCplt+0xaa>
				/* DMACFG bit is not set, conversions are stopped. */
				CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80026a8:	68fb      	ldr	r3, [r7, #12]
 80026aa:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80026ac:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80026b0:	68fb      	ldr	r3, [r7, #12]
 80026b2:	655a      	str	r2, [r3, #84]	; 0x54
				if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL) {
 80026b4:	68fb      	ldr	r3, [r7, #12]
 80026b6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80026b8:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80026bc:	2b00      	cmp	r3, #0
 80026be:	d105      	bne.n	80026cc <ADC_DMAConvCplt+0xaa>
					SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80026c0:	68fb      	ldr	r3, [r7, #12]
 80026c2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80026c4:	f043 0201 	orr.w	r2, r3, #1
 80026c8:	68fb      	ldr	r3, [r7, #12]
 80026ca:	655a      	str	r2, [r3, #84]	; 0x54

		/* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
		HAL_ADC_ConvCpltCallback(hadc);
 80026cc:	68f8      	ldr	r0, [r7, #12]
 80026ce:	f7ff fab3 	bl	8001c38 <HAL_ADC_ConvCpltCallback>
		} else {
			/* Call ADC DMA error callback */
			hadc->DMA_Handle->XferErrorCallback(hdma);
		}
	}
}
 80026d2:	e00e      	b.n	80026f2 <ADC_DMAConvCplt+0xd0>
		if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL) {
 80026d4:	68fb      	ldr	r3, [r7, #12]
 80026d6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80026d8:	f003 0310 	and.w	r3, r3, #16
 80026dc:	2b00      	cmp	r3, #0
 80026de:	d003      	beq.n	80026e8 <ADC_DMAConvCplt+0xc6>
			HAL_ADC_ErrorCallback(hadc);
 80026e0:	68f8      	ldr	r0, [r7, #12]
 80026e2:	f7ff fabd 	bl	8001c60 <HAL_ADC_ErrorCallback>
}
 80026e6:	e004      	b.n	80026f2 <ADC_DMAConvCplt+0xd0>
			hadc->DMA_Handle->XferErrorCallback(hdma);
 80026e8:	68fb      	ldr	r3, [r7, #12]
 80026ea:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80026ec:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80026ee:	6878      	ldr	r0, [r7, #4]
 80026f0:	4798      	blx	r3
}
 80026f2:	bf00      	nop
 80026f4:	3710      	adds	r7, #16
 80026f6:	46bd      	mov	sp, r7
 80026f8:	bd80      	pop	{r7, pc}

080026fa <ADC_DMAHalfConvCplt>:
/**
 * @brief  DMA half transfer complete callback.
 * @param hdma pointer to DMA handle.
 * @retval None
 */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma) {
 80026fa:	b580      	push	{r7, lr}
 80026fc:	b084      	sub	sp, #16
 80026fe:	af00      	add	r7, sp, #0
 8002700:	6078      	str	r0, [r7, #4]
	/* Retrieve ADC handle corresponding to current DMA handle */
	ADC_HandleTypeDef *hadc =
 8002702:	687b      	ldr	r3, [r7, #4]
 8002704:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002706:	60fb      	str	r3, [r7, #12]

	/* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
	HAL_ADC_ConvHalfCpltCallback(hadc);
 8002708:	68f8      	ldr	r0, [r7, #12]
 800270a:	f7ff fa9f 	bl	8001c4c <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 800270e:	bf00      	nop
 8002710:	3710      	adds	r7, #16
 8002712:	46bd      	mov	sp, r7
 8002714:	bd80      	pop	{r7, pc}

08002716 <ADC_DMAError>:
/**
 * @brief  DMA error callback.
 * @param hdma pointer to DMA handle.
 * @retval None
 */
void ADC_DMAError(DMA_HandleTypeDef *hdma) {
 8002716:	b580      	push	{r7, lr}
 8002718:	b084      	sub	sp, #16
 800271a:	af00      	add	r7, sp, #0
 800271c:	6078      	str	r0, [r7, #4]
	/* Retrieve ADC handle corresponding to current DMA handle */
	ADC_HandleTypeDef *hadc =
 800271e:	687b      	ldr	r3, [r7, #4]
 8002720:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002722:	60fb      	str	r3, [r7, #12]
			(ADC_HandleTypeDef*) ((DMA_HandleTypeDef*) hdma)->Parent;

	/* Set ADC state */
	SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8002724:	68fb      	ldr	r3, [r7, #12]
 8002726:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002728:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800272c:	68fb      	ldr	r3, [r7, #12]
 800272e:	655a      	str	r2, [r3, #84]	; 0x54

	/* Set ADC error code to DMA error */
	SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8002730:	68fb      	ldr	r3, [r7, #12]
 8002732:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002734:	f043 0204 	orr.w	r2, r3, #4
 8002738:	68fb      	ldr	r3, [r7, #12]
 800273a:	659a      	str	r2, [r3, #88]	; 0x58

	/* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
	HAL_ADC_ErrorCallback(hadc);
 800273c:	68f8      	ldr	r0, [r7, #12]
 800273e:	f7ff fa8f 	bl	8001c60 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8002742:	bf00      	nop
 8002744:	3710      	adds	r7, #16
 8002746:	46bd      	mov	sp, r7
 8002748:	bd80      	pop	{r7, pc}

0800274a <LL_ADC_GetCalibrationFactor>:
			const ADC_TypeDef *ADCx, uint32_t SingleDiff) {
 800274a:	b480      	push	{r7}
 800274c:	b083      	sub	sp, #12
 800274e:	af00      	add	r7, sp, #0
 8002750:	6078      	str	r0, [r7, #4]
 8002752:	6039      	str	r1, [r7, #0]
		return (uint32_t) (READ_BIT(ADCx->CALFACT,
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	f8d3 20b4 	ldr.w	r2, [r3, #180]	; 0xb4
 800275a:	683b      	ldr	r3, [r7, #0]
 800275c:	4013      	ands	r3, r2
 800275e:	f003 127f 	and.w	r2, r3, #8323199	; 0x7f007f
				>> ((SingleDiff & ADC_SINGLEDIFF_CALIB_F_BIT_D_MASK) >>
 8002762:	683b      	ldr	r3, [r7, #0]
 8002764:	0b1b      	lsrs	r3, r3, #12
 8002766:	f003 0310 	and.w	r3, r3, #16
		return (uint32_t) (READ_BIT(ADCx->CALFACT,
 800276a:	fa22 f303 	lsr.w	r3, r2, r3
	}
 800276e:	4618      	mov	r0, r3
 8002770:	370c      	adds	r7, #12
 8002772:	46bd      	mov	sp, r7
 8002774:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002778:	4770      	bx	lr

0800277a <LL_ADC_IsEnabled>:
	__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx) {
 800277a:	b480      	push	{r7}
 800277c:	b083      	sub	sp, #12
 800277e:	af00      	add	r7, sp, #0
 8002780:	6078      	str	r0, [r7, #4]
		return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8002782:	687b      	ldr	r3, [r7, #4]
 8002784:	689b      	ldr	r3, [r3, #8]
 8002786:	f003 0301 	and.w	r3, r3, #1
 800278a:	2b01      	cmp	r3, #1
 800278c:	d101      	bne.n	8002792 <LL_ADC_IsEnabled+0x18>
 800278e:	2301      	movs	r3, #1
 8002790:	e000      	b.n	8002794 <LL_ADC_IsEnabled+0x1a>
 8002792:	2300      	movs	r3, #0
	}
 8002794:	4618      	mov	r0, r3
 8002796:	370c      	adds	r7, #12
 8002798:	46bd      	mov	sp, r7
 800279a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800279e:	4770      	bx	lr

080027a0 <LL_ADC_StartCalibration>:
			uint32_t SingleDiff) {
 80027a0:	b480      	push	{r7}
 80027a2:	b083      	sub	sp, #12
 80027a4:	af00      	add	r7, sp, #0
 80027a6:	6078      	str	r0, [r7, #4]
 80027a8:	6039      	str	r1, [r7, #0]
		MODIFY_REG(ADCx->CR, ADC_CR_ADCALDIF | ADC_CR_BITS_PROPERTY_RS,
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	689b      	ldr	r3, [r3, #8]
 80027ae:	f023 4340 	bic.w	r3, r3, #3221225472	; 0xc0000000
 80027b2:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80027b6:	683a      	ldr	r2, [r7, #0]
 80027b8:	f002 4280 	and.w	r2, r2, #1073741824	; 0x40000000
 80027bc:	4313      	orrs	r3, r2
 80027be:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 80027c2:	687b      	ldr	r3, [r7, #4]
 80027c4:	609a      	str	r2, [r3, #8]
	}
 80027c6:	bf00      	nop
 80027c8:	370c      	adds	r7, #12
 80027ca:	46bd      	mov	sp, r7
 80027cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027d0:	4770      	bx	lr

080027d2 <LL_ADC_IsCalibrationOnGoing>:
			const ADC_TypeDef *ADCx) {
 80027d2:	b480      	push	{r7}
 80027d4:	b083      	sub	sp, #12
 80027d6:	af00      	add	r7, sp, #0
 80027d8:	6078      	str	r0, [r7, #4]
		return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 80027da:	687b      	ldr	r3, [r7, #4]
 80027dc:	689b      	ldr	r3, [r3, #8]
 80027de:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80027e2:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80027e6:	d101      	bne.n	80027ec <LL_ADC_IsCalibrationOnGoing+0x1a>
 80027e8:	2301      	movs	r3, #1
 80027ea:	e000      	b.n	80027ee <LL_ADC_IsCalibrationOnGoing+0x1c>
 80027ec:	2300      	movs	r3, #0
	}
 80027ee:	4618      	mov	r0, r3
 80027f0:	370c      	adds	r7, #12
 80027f2:	46bd      	mov	sp, r7
 80027f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027f8:	4770      	bx	lr

080027fa <LL_ADC_REG_IsConversionOngoing>:
			const ADC_TypeDef *ADCx) {
 80027fa:	b480      	push	{r7}
 80027fc:	b083      	sub	sp, #12
 80027fe:	af00      	add	r7, sp, #0
 8002800:	6078      	str	r0, [r7, #4]
		return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ?
 8002802:	687b      	ldr	r3, [r7, #4]
 8002804:	689b      	ldr	r3, [r3, #8]
 8002806:	f003 0304 	and.w	r3, r3, #4
				1UL : 0UL);
 800280a:	2b04      	cmp	r3, #4
 800280c:	d101      	bne.n	8002812 <LL_ADC_REG_IsConversionOngoing+0x18>
 800280e:	2301      	movs	r3, #1
 8002810:	e000      	b.n	8002814 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8002812:	2300      	movs	r3, #0
	}
 8002814:	4618      	mov	r0, r3
 8002816:	370c      	adds	r7, #12
 8002818:	46bd      	mov	sp, r7
 800281a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800281e:	4770      	bx	lr

08002820 <HAL_ADCEx_Calibration_Start>:
 *           @arg @ref ADC_SINGLE_ENDED       Channel in mode input single ended
 *           @arg @ref ADC_DIFFERENTIAL_ENDED Channel in mode input differential ended
 * @retval HAL status
 */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef *hadc,
		uint32_t SingleDiff) {
 8002820:	b580      	push	{r7, lr}
 8002822:	b084      	sub	sp, #16
 8002824:	af00      	add	r7, sp, #0
 8002826:	6078      	str	r0, [r7, #4]
 8002828:	6039      	str	r1, [r7, #0]
	HAL_StatusTypeDef tmp_hal_status;
	__IO uint32_t wait_loop_index = 0UL;
 800282a:	2300      	movs	r3, #0
 800282c:	60bb      	str	r3, [r7, #8]
	/* Check the parameters */
	assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
	assert_param(IS_ADC_SINGLE_DIFFERENTIAL(SingleDiff));

	/* Process locked */
	__HAL_LOCK(hadc);
 800282e:	687b      	ldr	r3, [r7, #4]
 8002830:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8002834:	2b01      	cmp	r3, #1
 8002836:	d101      	bne.n	800283c <HAL_ADCEx_Calibration_Start+0x1c>
 8002838:	2302      	movs	r3, #2
 800283a:	e04d      	b.n	80028d8 <HAL_ADCEx_Calibration_Start+0xb8>
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	2201      	movs	r2, #1
 8002840:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

	/* Calibration prerequisite: ADC must be disabled. */

	/* Disable the ADC (if not already disabled) */
	tmp_hal_status = ADC_Disable(hadc);
 8002844:	6878      	ldr	r0, [r7, #4]
 8002846:	f7ff fe8d 	bl	8002564 <ADC_Disable>
 800284a:	4603      	mov	r3, r0
 800284c:	73fb      	strb	r3, [r7, #15]

	/* Check if ADC is effectively disabled */
	if (tmp_hal_status == HAL_OK) {
 800284e:	7bfb      	ldrb	r3, [r7, #15]
 8002850:	2b00      	cmp	r3, #0
 8002852:	d136      	bne.n	80028c2 <HAL_ADCEx_Calibration_Start+0xa2>
		/* Set ADC state */
		ADC_STATE_CLR_SET(hadc->State,
 8002854:	687b      	ldr	r3, [r7, #4]
 8002856:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002858:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 800285c:	f023 0302 	bic.w	r3, r3, #2
 8002860:	f043 0202 	orr.w	r2, r3, #2
 8002864:	687b      	ldr	r3, [r7, #4]
 8002866:	655a      	str	r2, [r3, #84]	; 0x54
				HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
				HAL_ADC_STATE_BUSY_INTERNAL);

		/* Start ADC calibration in mode single-ended or differential */
		LL_ADC_StartCalibration(hadc->Instance, SingleDiff);
 8002868:	687b      	ldr	r3, [r7, #4]
 800286a:	681b      	ldr	r3, [r3, #0]
 800286c:	6839      	ldr	r1, [r7, #0]
 800286e:	4618      	mov	r0, r3
 8002870:	f7ff ff96 	bl	80027a0 <LL_ADC_StartCalibration>

		/* Wait for calibration completion */
		while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL) {
 8002874:	e014      	b.n	80028a0 <HAL_ADCEx_Calibration_Start+0x80>
			wait_loop_index++;
 8002876:	68bb      	ldr	r3, [r7, #8]
 8002878:	3301      	adds	r3, #1
 800287a:	60bb      	str	r3, [r7, #8]
			if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT) {
 800287c:	68bb      	ldr	r3, [r7, #8]
 800287e:	f5b3 2f91 	cmp.w	r3, #296960	; 0x48800
 8002882:	d30d      	bcc.n	80028a0 <HAL_ADCEx_Calibration_Start+0x80>
				/* Update ADC state machine to error */
				ADC_STATE_CLR_SET(hadc->State,
 8002884:	687b      	ldr	r3, [r7, #4]
 8002886:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002888:	f023 0312 	bic.w	r3, r3, #18
 800288c:	f043 0210 	orr.w	r2, r3, #16
 8002890:	687b      	ldr	r3, [r7, #4]
 8002892:	655a      	str	r2, [r3, #84]	; 0x54
						HAL_ADC_STATE_BUSY_INTERNAL,
						HAL_ADC_STATE_ERROR_INTERNAL);

				/* Process unlocked */
				__HAL_UNLOCK(hadc);
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	2200      	movs	r2, #0
 8002898:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

				return HAL_ERROR;
 800289c:	2301      	movs	r3, #1
 800289e:	e01b      	b.n	80028d8 <HAL_ADCEx_Calibration_Start+0xb8>
		while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL) {
 80028a0:	687b      	ldr	r3, [r7, #4]
 80028a2:	681b      	ldr	r3, [r3, #0]
 80028a4:	4618      	mov	r0, r3
 80028a6:	f7ff ff94 	bl	80027d2 <LL_ADC_IsCalibrationOnGoing>
 80028aa:	4603      	mov	r3, r0
 80028ac:	2b00      	cmp	r3, #0
 80028ae:	d1e2      	bne.n	8002876 <HAL_ADCEx_Calibration_Start+0x56>
			}
		}

		/* Set ADC state */
		ADC_STATE_CLR_SET(hadc->State,
 80028b0:	687b      	ldr	r3, [r7, #4]
 80028b2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80028b4:	f023 0303 	bic.w	r3, r3, #3
 80028b8:	f043 0201 	orr.w	r2, r3, #1
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	655a      	str	r2, [r3, #84]	; 0x54
 80028c0:	e005      	b.n	80028ce <HAL_ADCEx_Calibration_Start+0xae>
				HAL_ADC_STATE_BUSY_INTERNAL,
				HAL_ADC_STATE_READY);
	} else {
		SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80028c2:	687b      	ldr	r3, [r7, #4]
 80028c4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80028c6:	f043 0210 	orr.w	r2, r3, #16
 80028ca:	687b      	ldr	r3, [r7, #4]
 80028cc:	655a      	str	r2, [r3, #84]	; 0x54
		/* Note: No need to update variable "tmp_hal_status" here: already set    */
		/*       to state "HAL_ERROR" by function disabling the ADC.              */
	}

	/* Process unlocked */
	__HAL_UNLOCK(hadc);
 80028ce:	687b      	ldr	r3, [r7, #4]
 80028d0:	2200      	movs	r2, #0
 80028d2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

	/* Return function status */
	return tmp_hal_status;
 80028d6:	7bfb      	ldrb	r3, [r7, #15]
}
 80028d8:	4618      	mov	r0, r3
 80028da:	3710      	adds	r7, #16
 80028dc:	46bd      	mov	sp, r7
 80028de:	bd80      	pop	{r7, pc}

080028e0 <HAL_ADCEx_Calibration_GetValue>:
 *           @arg @ref ADC_SINGLE_ENDED       Channel in mode input single ended
 *           @arg @ref ADC_DIFFERENTIAL_ENDED Channel in mode input differential ended
 * @retval Calibration value.
 */
uint32_t HAL_ADCEx_Calibration_GetValue(const ADC_HandleTypeDef *hadc,
		uint32_t SingleDiff) {
 80028e0:	b580      	push	{r7, lr}
 80028e2:	b082      	sub	sp, #8
 80028e4:	af00      	add	r7, sp, #0
 80028e6:	6078      	str	r0, [r7, #4]
 80028e8:	6039      	str	r1, [r7, #0]
	/* Check the parameters */
	assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
	assert_param(IS_ADC_SINGLE_DIFFERENTIAL(SingleDiff));

	/* Return the selected ADC calibration value */
	return LL_ADC_GetCalibrationFactor(hadc->Instance, SingleDiff);
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	681b      	ldr	r3, [r3, #0]
 80028ee:	6839      	ldr	r1, [r7, #0]
 80028f0:	4618      	mov	r0, r3
 80028f2:	f7ff ff2a 	bl	800274a <LL_ADC_GetCalibrationFactor>
 80028f6:	4603      	mov	r3, r0
}
 80028f8:	4618      	mov	r0, r3
 80028fa:	3708      	adds	r7, #8
 80028fc:	46bd      	mov	sp, r7
 80028fe:	bd80      	pop	{r7, pc}

08002900 <HAL_ADCEx_MultiModeConfigChannel>:
 * @param hadc Master ADC handle
 * @param pMultimode Structure of ADC multimode configuration
 * @retval HAL status
 */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc,
		const ADC_MultiModeTypeDef *pMultimode) {
 8002900:	b590      	push	{r4, r7, lr}
 8002902:	b09f      	sub	sp, #124	; 0x7c
 8002904:	af00      	add	r7, sp, #0
 8002906:	6078      	str	r0, [r7, #4]
 8002908:	6039      	str	r1, [r7, #0]
	HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800290a:	2300      	movs	r3, #0
 800290c:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
		assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(pMultimode->DMAAccessMode));
		assert_param(IS_ADC_SAMPLING_DELAY(pMultimode->TwoSamplingDelay));
	}

	/* Process locked */
	__HAL_LOCK(hadc);
 8002910:	687b      	ldr	r3, [r7, #4]
 8002912:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8002916:	2b01      	cmp	r3, #1
 8002918:	d101      	bne.n	800291e <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 800291a:	2302      	movs	r3, #2
 800291c:	e093      	b.n	8002a46 <HAL_ADCEx_MultiModeConfigChannel+0x146>
 800291e:	687b      	ldr	r3, [r7, #4]
 8002920:	2201      	movs	r2, #1
 8002922:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

	/* Temporary handle minimum initialization */
	__HAL_ADC_RESET_HANDLE_STATE(&tmp_hadc_slave);
 8002926:	2300      	movs	r3, #0
 8002928:	65fb      	str	r3, [r7, #92]	; 0x5c
	ADC_CLEAR_ERRORCODE(&tmp_hadc_slave);
 800292a:	2300      	movs	r3, #0
 800292c:	663b      	str	r3, [r7, #96]	; 0x60

	ADC_MULTI_SLAVE(hadc, &tmp_hadc_slave);
 800292e:	687b      	ldr	r3, [r7, #4]
 8002930:	681b      	ldr	r3, [r3, #0]
 8002932:	4a47      	ldr	r2, [pc, #284]	; (8002a50 <HAL_ADCEx_MultiModeConfigChannel+0x150>)
 8002934:	4293      	cmp	r3, r2
 8002936:	d102      	bne.n	800293e <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 8002938:	4b46      	ldr	r3, [pc, #280]	; (8002a54 <HAL_ADCEx_MultiModeConfigChannel+0x154>)
 800293a:	60bb      	str	r3, [r7, #8]
 800293c:	e001      	b.n	8002942 <HAL_ADCEx_MultiModeConfigChannel+0x42>
 800293e:	2300      	movs	r3, #0
 8002940:	60bb      	str	r3, [r7, #8]

	if (tmp_hadc_slave.Instance == NULL) {
 8002942:	68bb      	ldr	r3, [r7, #8]
 8002944:	2b00      	cmp	r3, #0
 8002946:	d10b      	bne.n	8002960 <HAL_ADCEx_MultiModeConfigChannel+0x60>
		/* Update ADC state machine to error */
		SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800294c:	f043 0220 	orr.w	r2, r3, #32
 8002950:	687b      	ldr	r3, [r7, #4]
 8002952:	655a      	str	r2, [r3, #84]	; 0x54

		/* Process unlocked */
		__HAL_UNLOCK(hadc);
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	2200      	movs	r2, #0
 8002958:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

		return HAL_ERROR;
 800295c:	2301      	movs	r3, #1
 800295e:	e072      	b.n	8002a46 <HAL_ADCEx_MultiModeConfigChannel+0x146>
	/* Parameters that can be updated when ADC is disabled or enabled without   */
	/* conversion on going on regular group:                                    */
	/*  - Multimode DMA configuration                                           */
	/*  - Multimode DMA mode                                                    */
	tmp_hadc_slave_conversion_on_going = LL_ADC_REG_IsConversionOngoing(
			(&tmp_hadc_slave)->Instance);
 8002960:	68bb      	ldr	r3, [r7, #8]
	tmp_hadc_slave_conversion_on_going = LL_ADC_REG_IsConversionOngoing(
 8002962:	4618      	mov	r0, r3
 8002964:	f7ff ff49 	bl	80027fa <LL_ADC_REG_IsConversionOngoing>
 8002968:	6738      	str	r0, [r7, #112]	; 0x70
	if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800296a:	687b      	ldr	r3, [r7, #4]
 800296c:	681b      	ldr	r3, [r3, #0]
 800296e:	4618      	mov	r0, r3
 8002970:	f7ff ff43 	bl	80027fa <LL_ADC_REG_IsConversionOngoing>
 8002974:	4603      	mov	r3, r0
 8002976:	2b00      	cmp	r3, #0
 8002978:	d154      	bne.n	8002a24 <HAL_ADCEx_MultiModeConfigChannel+0x124>
			&& (tmp_hadc_slave_conversion_on_going == 0UL)) {
 800297a:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800297c:	2b00      	cmp	r3, #0
 800297e:	d151      	bne.n	8002a24 <HAL_ADCEx_MultiModeConfigChannel+0x124>
		/* Pointer to the common control register */
		tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 8002980:	4b35      	ldr	r3, [pc, #212]	; (8002a58 <HAL_ADCEx_MultiModeConfigChannel+0x158>)
 8002982:	66fb      	str	r3, [r7, #108]	; 0x6c

		/* If multimode is selected, configure all multimode parameters.          */
		/* Otherwise, reset multimode parameters (can be used in case of          */
		/* transition from multimode to independent mode).                        */
		if (pMultimode->Mode != ADC_MODE_INDEPENDENT) {
 8002984:	683b      	ldr	r3, [r7, #0]
 8002986:	681b      	ldr	r3, [r3, #0]
 8002988:	2b00      	cmp	r3, #0
 800298a:	d02c      	beq.n	80029e6 <HAL_ADCEx_MultiModeConfigChannel+0xe6>
			MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 800298c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800298e:	689b      	ldr	r3, [r3, #8]
 8002990:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8002994:	683b      	ldr	r3, [r7, #0]
 8002996:	6859      	ldr	r1, [r3, #4]
 8002998:	687b      	ldr	r3, [r7, #4]
 800299a:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800299e:	035b      	lsls	r3, r3, #13
 80029a0:	430b      	orrs	r3, r1
 80029a2:	431a      	orrs	r2, r3
 80029a4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80029a6:	609a      	str	r2, [r3, #8]
			/*      from 1 to 10 clock cycles for 10 bits,                              */
			/*      from 1 to 8 clock cycles for 8 bits                                 */
			/*      from 1 to 6 clock cycles for 6 bits                                 */
			/*    If a higher delay is selected, it will be clipped to maximum delay    */
			/*    range                                                                 */
			if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(
 80029a8:	4829      	ldr	r0, [pc, #164]	; (8002a50 <HAL_ADCEx_MultiModeConfigChannel+0x150>)
 80029aa:	f7ff fee6 	bl	800277a <LL_ADC_IsEnabled>
 80029ae:	4604      	mov	r4, r0
 80029b0:	4828      	ldr	r0, [pc, #160]	; (8002a54 <HAL_ADCEx_MultiModeConfigChannel+0x154>)
 80029b2:	f7ff fee2 	bl	800277a <LL_ADC_IsEnabled>
 80029b6:	4603      	mov	r3, r0
 80029b8:	431c      	orrs	r4, r3
 80029ba:	4828      	ldr	r0, [pc, #160]	; (8002a5c <HAL_ADCEx_MultiModeConfigChannel+0x15c>)
 80029bc:	f7ff fedd 	bl	800277a <LL_ADC_IsEnabled>
 80029c0:	4603      	mov	r3, r0
 80029c2:	4323      	orrs	r3, r4
 80029c4:	2b00      	cmp	r3, #0
 80029c6:	d137      	bne.n	8002a38 <HAL_ADCEx_MultiModeConfigChannel+0x138>
					__LL_ADC_COMMON_INSTANCE(hadc->Instance))
					== 0UL) {
				MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY,
 80029c8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80029ca:	689b      	ldr	r3, [r3, #8]
 80029cc:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 80029d0:	f023 030f 	bic.w	r3, r3, #15
 80029d4:	683a      	ldr	r2, [r7, #0]
 80029d6:	6811      	ldr	r1, [r2, #0]
 80029d8:	683a      	ldr	r2, [r7, #0]
 80029da:	6892      	ldr	r2, [r2, #8]
 80029dc:	430a      	orrs	r2, r1
 80029de:	431a      	orrs	r2, r3
 80029e0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80029e2:	609a      	str	r2, [r3, #8]
		if (pMultimode->Mode != ADC_MODE_INDEPENDENT) {
 80029e4:	e028      	b.n	8002a38 <HAL_ADCEx_MultiModeConfigChannel+0x138>
						pMultimode->Mode | pMultimode->TwoSamplingDelay);
			}
		} else /* ADC_MODE_INDEPENDENT */
		{
			CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 80029e6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80029e8:	689b      	ldr	r3, [r3, #8]
 80029ea:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80029ee:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80029f0:	609a      	str	r2, [r3, #8]

			/* Parameters that can be updated only when ADC is disabled:                */
			/*  - Multimode mode selection                                              */
			/*  - Multimode delay                                                       */
			if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(
 80029f2:	4817      	ldr	r0, [pc, #92]	; (8002a50 <HAL_ADCEx_MultiModeConfigChannel+0x150>)
 80029f4:	f7ff fec1 	bl	800277a <LL_ADC_IsEnabled>
 80029f8:	4604      	mov	r4, r0
 80029fa:	4816      	ldr	r0, [pc, #88]	; (8002a54 <HAL_ADCEx_MultiModeConfigChannel+0x154>)
 80029fc:	f7ff febd 	bl	800277a <LL_ADC_IsEnabled>
 8002a00:	4603      	mov	r3, r0
 8002a02:	431c      	orrs	r4, r3
 8002a04:	4815      	ldr	r0, [pc, #84]	; (8002a5c <HAL_ADCEx_MultiModeConfigChannel+0x15c>)
 8002a06:	f7ff feb8 	bl	800277a <LL_ADC_IsEnabled>
 8002a0a:	4603      	mov	r3, r0
 8002a0c:	4323      	orrs	r3, r4
 8002a0e:	2b00      	cmp	r3, #0
 8002a10:	d112      	bne.n	8002a38 <HAL_ADCEx_MultiModeConfigChannel+0x138>
					__LL_ADC_COMMON_INSTANCE(hadc->Instance))
					== 0UL) {
				CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 8002a12:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002a14:	689b      	ldr	r3, [r3, #8]
 8002a16:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 8002a1a:	f023 030f 	bic.w	r3, r3, #15
 8002a1e:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8002a20:	6093      	str	r3, [r2, #8]
		if (pMultimode->Mode != ADC_MODE_INDEPENDENT) {
 8002a22:	e009      	b.n	8002a38 <HAL_ADCEx_MultiModeConfigChannel+0x138>
	}
	/* If one of the ADC sharing the same common group is enabled, no update    */
	/* could be done on neither of the multimode structure parameters.          */
	else {
		/* Update ADC state machine to error */
		SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002a24:	687b      	ldr	r3, [r7, #4]
 8002a26:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002a28:	f043 0220 	orr.w	r2, r3, #32
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	655a      	str	r2, [r3, #84]	; 0x54

		tmp_hal_status = HAL_ERROR;
 8002a30:	2301      	movs	r3, #1
 8002a32:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
 8002a36:	e000      	b.n	8002a3a <HAL_ADCEx_MultiModeConfigChannel+0x13a>
		if (pMultimode->Mode != ADC_MODE_INDEPENDENT) {
 8002a38:	bf00      	nop
	}

	/* Process unlocked */
	__HAL_UNLOCK(hadc);
 8002a3a:	687b      	ldr	r3, [r7, #4]
 8002a3c:	2200      	movs	r2, #0
 8002a3e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

	/* Return function status */
	return tmp_hal_status;
 8002a42:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
}
 8002a46:	4618      	mov	r0, r3
 8002a48:	377c      	adds	r7, #124	; 0x7c
 8002a4a:	46bd      	mov	sp, r7
 8002a4c:	bd90      	pop	{r4, r7, pc}
 8002a4e:	bf00      	nop
 8002a50:	50040000 	.word	0x50040000
 8002a54:	50040100 	.word	0x50040100
 8002a58:	50040300 	.word	0x50040300
 8002a5c:	50040200 	.word	0x50040200

08002a60 <HAL_CAN_Init>:
 *         parameters in the CAN_InitStruct.
 * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
 *         the configuration information for the specified CAN.
 * @retval HAL status
 */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan) {
 8002a60:	b580      	push	{r7, lr}
 8002a62:	b084      	sub	sp, #16
 8002a64:	af00      	add	r7, sp, #0
 8002a66:	6078      	str	r0, [r7, #4]
	uint32_t tickstart;

	/* Check CAN handle */
	if (hcan == NULL) {
 8002a68:	687b      	ldr	r3, [r7, #4]
 8002a6a:	2b00      	cmp	r3, #0
 8002a6c:	d101      	bne.n	8002a72 <HAL_CAN_Init+0x12>
		return HAL_ERROR;
 8002a6e:	2301      	movs	r3, #1
 8002a70:	e0ed      	b.n	8002c4e <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
	if (hcan->State == HAL_CAN_STATE_RESET) {
 8002a72:	687b      	ldr	r3, [r7, #4]
 8002a74:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002a78:	b2db      	uxtb	r3, r3
 8002a7a:	2b00      	cmp	r3, #0
 8002a7c:	d102      	bne.n	8002a84 <HAL_CAN_Init+0x24>
		/* Init the low level hardware: CLOCK, NVIC */
		HAL_CAN_MspInit(hcan);
 8002a7e:	6878      	ldr	r0, [r7, #4]
 8002a80:	f7fe f9de 	bl	8000e40 <HAL_CAN_MspInit>
	}
#endif /* (USE_HAL_CAN_REGISTER_CALLBACKS) */

	/* Request initialisation */
	SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	681b      	ldr	r3, [r3, #0]
 8002a88:	681a      	ldr	r2, [r3, #0]
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	681b      	ldr	r3, [r3, #0]
 8002a8e:	f042 0201 	orr.w	r2, r2, #1
 8002a92:	601a      	str	r2, [r3, #0]

	/* Get tick */
	tickstart = HAL_GetTick();
 8002a94:	f7fe fc98 	bl	80013c8 <HAL_GetTick>
 8002a98:	60f8      	str	r0, [r7, #12]

	/* Wait initialisation acknowledge */
	while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U) {
 8002a9a:	e012      	b.n	8002ac2 <HAL_CAN_Init+0x62>
		if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE) {
 8002a9c:	f7fe fc94 	bl	80013c8 <HAL_GetTick>
 8002aa0:	4602      	mov	r2, r0
 8002aa2:	68fb      	ldr	r3, [r7, #12]
 8002aa4:	1ad3      	subs	r3, r2, r3
 8002aa6:	2b0a      	cmp	r3, #10
 8002aa8:	d90b      	bls.n	8002ac2 <HAL_CAN_Init+0x62>
			/* Update error code */
			hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8002aaa:	687b      	ldr	r3, [r7, #4]
 8002aac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002aae:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8002ab2:	687b      	ldr	r3, [r7, #4]
 8002ab4:	625a      	str	r2, [r3, #36]	; 0x24

			/* Change CAN state */
			hcan->State = HAL_CAN_STATE_ERROR;
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	2205      	movs	r2, #5
 8002aba:	f883 2020 	strb.w	r2, [r3, #32]

			return HAL_ERROR;
 8002abe:	2301      	movs	r3, #1
 8002ac0:	e0c5      	b.n	8002c4e <HAL_CAN_Init+0x1ee>
	while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U) {
 8002ac2:	687b      	ldr	r3, [r7, #4]
 8002ac4:	681b      	ldr	r3, [r3, #0]
 8002ac6:	685b      	ldr	r3, [r3, #4]
 8002ac8:	f003 0301 	and.w	r3, r3, #1
 8002acc:	2b00      	cmp	r3, #0
 8002ace:	d0e5      	beq.n	8002a9c <HAL_CAN_Init+0x3c>
		}
	}

	/* Exit from sleep mode */
	CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	681b      	ldr	r3, [r3, #0]
 8002ad4:	681a      	ldr	r2, [r3, #0]
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	681b      	ldr	r3, [r3, #0]
 8002ada:	f022 0202 	bic.w	r2, r2, #2
 8002ade:	601a      	str	r2, [r3, #0]

	/* Get tick */
	tickstart = HAL_GetTick();
 8002ae0:	f7fe fc72 	bl	80013c8 <HAL_GetTick>
 8002ae4:	60f8      	str	r0, [r7, #12]

	/* Check Sleep mode leave acknowledge */
	while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U) {
 8002ae6:	e012      	b.n	8002b0e <HAL_CAN_Init+0xae>
		if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE) {
 8002ae8:	f7fe fc6e 	bl	80013c8 <HAL_GetTick>
 8002aec:	4602      	mov	r2, r0
 8002aee:	68fb      	ldr	r3, [r7, #12]
 8002af0:	1ad3      	subs	r3, r2, r3
 8002af2:	2b0a      	cmp	r3, #10
 8002af4:	d90b      	bls.n	8002b0e <HAL_CAN_Init+0xae>
			/* Update error code */
			hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8002af6:	687b      	ldr	r3, [r7, #4]
 8002af8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002afa:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8002afe:	687b      	ldr	r3, [r7, #4]
 8002b00:	625a      	str	r2, [r3, #36]	; 0x24

			/* Change CAN state */
			hcan->State = HAL_CAN_STATE_ERROR;
 8002b02:	687b      	ldr	r3, [r7, #4]
 8002b04:	2205      	movs	r2, #5
 8002b06:	f883 2020 	strb.w	r2, [r3, #32]

			return HAL_ERROR;
 8002b0a:	2301      	movs	r3, #1
 8002b0c:	e09f      	b.n	8002c4e <HAL_CAN_Init+0x1ee>
	while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U) {
 8002b0e:	687b      	ldr	r3, [r7, #4]
 8002b10:	681b      	ldr	r3, [r3, #0]
 8002b12:	685b      	ldr	r3, [r3, #4]
 8002b14:	f003 0302 	and.w	r3, r3, #2
 8002b18:	2b00      	cmp	r3, #0
 8002b1a:	d1e5      	bne.n	8002ae8 <HAL_CAN_Init+0x88>
		}
	}

	/* Set the time triggered communication mode */
	if (hcan->Init.TimeTriggeredMode == ENABLE) {
 8002b1c:	687b      	ldr	r3, [r7, #4]
 8002b1e:	7e1b      	ldrb	r3, [r3, #24]
 8002b20:	2b01      	cmp	r3, #1
 8002b22:	d108      	bne.n	8002b36 <HAL_CAN_Init+0xd6>
		SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8002b24:	687b      	ldr	r3, [r7, #4]
 8002b26:	681b      	ldr	r3, [r3, #0]
 8002b28:	681a      	ldr	r2, [r3, #0]
 8002b2a:	687b      	ldr	r3, [r7, #4]
 8002b2c:	681b      	ldr	r3, [r3, #0]
 8002b2e:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8002b32:	601a      	str	r2, [r3, #0]
 8002b34:	e007      	b.n	8002b46 <HAL_CAN_Init+0xe6>
	} else {
		CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8002b36:	687b      	ldr	r3, [r7, #4]
 8002b38:	681b      	ldr	r3, [r3, #0]
 8002b3a:	681a      	ldr	r2, [r3, #0]
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	681b      	ldr	r3, [r3, #0]
 8002b40:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002b44:	601a      	str	r2, [r3, #0]
	}

	/* Set the automatic bus-off management */
	if (hcan->Init.AutoBusOff == ENABLE) {
 8002b46:	687b      	ldr	r3, [r7, #4]
 8002b48:	7e5b      	ldrb	r3, [r3, #25]
 8002b4a:	2b01      	cmp	r3, #1
 8002b4c:	d108      	bne.n	8002b60 <HAL_CAN_Init+0x100>
		SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8002b4e:	687b      	ldr	r3, [r7, #4]
 8002b50:	681b      	ldr	r3, [r3, #0]
 8002b52:	681a      	ldr	r2, [r3, #0]
 8002b54:	687b      	ldr	r3, [r7, #4]
 8002b56:	681b      	ldr	r3, [r3, #0]
 8002b58:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002b5c:	601a      	str	r2, [r3, #0]
 8002b5e:	e007      	b.n	8002b70 <HAL_CAN_Init+0x110>
	} else {
		CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	681b      	ldr	r3, [r3, #0]
 8002b64:	681a      	ldr	r2, [r3, #0]
 8002b66:	687b      	ldr	r3, [r7, #4]
 8002b68:	681b      	ldr	r3, [r3, #0]
 8002b6a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002b6e:	601a      	str	r2, [r3, #0]
	}

	/* Set the automatic wake-up mode */
	if (hcan->Init.AutoWakeUp == ENABLE) {
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	7e9b      	ldrb	r3, [r3, #26]
 8002b74:	2b01      	cmp	r3, #1
 8002b76:	d108      	bne.n	8002b8a <HAL_CAN_Init+0x12a>
		SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	681b      	ldr	r3, [r3, #0]
 8002b7c:	681a      	ldr	r2, [r3, #0]
 8002b7e:	687b      	ldr	r3, [r7, #4]
 8002b80:	681b      	ldr	r3, [r3, #0]
 8002b82:	f042 0220 	orr.w	r2, r2, #32
 8002b86:	601a      	str	r2, [r3, #0]
 8002b88:	e007      	b.n	8002b9a <HAL_CAN_Init+0x13a>
	} else {
		CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	681b      	ldr	r3, [r3, #0]
 8002b8e:	681a      	ldr	r2, [r3, #0]
 8002b90:	687b      	ldr	r3, [r7, #4]
 8002b92:	681b      	ldr	r3, [r3, #0]
 8002b94:	f022 0220 	bic.w	r2, r2, #32
 8002b98:	601a      	str	r2, [r3, #0]
	}

	/* Set the automatic retransmission */
	if (hcan->Init.AutoRetransmission == ENABLE) {
 8002b9a:	687b      	ldr	r3, [r7, #4]
 8002b9c:	7edb      	ldrb	r3, [r3, #27]
 8002b9e:	2b01      	cmp	r3, #1
 8002ba0:	d108      	bne.n	8002bb4 <HAL_CAN_Init+0x154>
		CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8002ba2:	687b      	ldr	r3, [r7, #4]
 8002ba4:	681b      	ldr	r3, [r3, #0]
 8002ba6:	681a      	ldr	r2, [r3, #0]
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	681b      	ldr	r3, [r3, #0]
 8002bac:	f022 0210 	bic.w	r2, r2, #16
 8002bb0:	601a      	str	r2, [r3, #0]
 8002bb2:	e007      	b.n	8002bc4 <HAL_CAN_Init+0x164>
	} else {
		SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8002bb4:	687b      	ldr	r3, [r7, #4]
 8002bb6:	681b      	ldr	r3, [r3, #0]
 8002bb8:	681a      	ldr	r2, [r3, #0]
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	681b      	ldr	r3, [r3, #0]
 8002bbe:	f042 0210 	orr.w	r2, r2, #16
 8002bc2:	601a      	str	r2, [r3, #0]
	}

	/* Set the receive FIFO locked mode */
	if (hcan->Init.ReceiveFifoLocked == ENABLE) {
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	7f1b      	ldrb	r3, [r3, #28]
 8002bc8:	2b01      	cmp	r3, #1
 8002bca:	d108      	bne.n	8002bde <HAL_CAN_Init+0x17e>
		SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	681b      	ldr	r3, [r3, #0]
 8002bd0:	681a      	ldr	r2, [r3, #0]
 8002bd2:	687b      	ldr	r3, [r7, #4]
 8002bd4:	681b      	ldr	r3, [r3, #0]
 8002bd6:	f042 0208 	orr.w	r2, r2, #8
 8002bda:	601a      	str	r2, [r3, #0]
 8002bdc:	e007      	b.n	8002bee <HAL_CAN_Init+0x18e>
	} else {
		CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8002bde:	687b      	ldr	r3, [r7, #4]
 8002be0:	681b      	ldr	r3, [r3, #0]
 8002be2:	681a      	ldr	r2, [r3, #0]
 8002be4:	687b      	ldr	r3, [r7, #4]
 8002be6:	681b      	ldr	r3, [r3, #0]
 8002be8:	f022 0208 	bic.w	r2, r2, #8
 8002bec:	601a      	str	r2, [r3, #0]
	}

	/* Set the transmit FIFO priority */
	if (hcan->Init.TransmitFifoPriority == ENABLE) {
 8002bee:	687b      	ldr	r3, [r7, #4]
 8002bf0:	7f5b      	ldrb	r3, [r3, #29]
 8002bf2:	2b01      	cmp	r3, #1
 8002bf4:	d108      	bne.n	8002c08 <HAL_CAN_Init+0x1a8>
		SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8002bf6:	687b      	ldr	r3, [r7, #4]
 8002bf8:	681b      	ldr	r3, [r3, #0]
 8002bfa:	681a      	ldr	r2, [r3, #0]
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	681b      	ldr	r3, [r3, #0]
 8002c00:	f042 0204 	orr.w	r2, r2, #4
 8002c04:	601a      	str	r2, [r3, #0]
 8002c06:	e007      	b.n	8002c18 <HAL_CAN_Init+0x1b8>
	} else {
		CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8002c08:	687b      	ldr	r3, [r7, #4]
 8002c0a:	681b      	ldr	r3, [r3, #0]
 8002c0c:	681a      	ldr	r2, [r3, #0]
 8002c0e:	687b      	ldr	r3, [r7, #4]
 8002c10:	681b      	ldr	r3, [r3, #0]
 8002c12:	f022 0204 	bic.w	r2, r2, #4
 8002c16:	601a      	str	r2, [r3, #0]
	}

	/* Set the bit timing register */
	WRITE_REG(hcan->Instance->BTR,
 8002c18:	687b      	ldr	r3, [r7, #4]
 8002c1a:	689a      	ldr	r2, [r3, #8]
 8002c1c:	687b      	ldr	r3, [r7, #4]
 8002c1e:	68db      	ldr	r3, [r3, #12]
 8002c20:	431a      	orrs	r2, r3
 8002c22:	687b      	ldr	r3, [r7, #4]
 8002c24:	691b      	ldr	r3, [r3, #16]
 8002c26:	431a      	orrs	r2, r3
 8002c28:	687b      	ldr	r3, [r7, #4]
 8002c2a:	695b      	ldr	r3, [r3, #20]
 8002c2c:	ea42 0103 	orr.w	r1, r2, r3
 8002c30:	687b      	ldr	r3, [r7, #4]
 8002c32:	685b      	ldr	r3, [r3, #4]
 8002c34:	1e5a      	subs	r2, r3, #1
 8002c36:	687b      	ldr	r3, [r7, #4]
 8002c38:	681b      	ldr	r3, [r3, #0]
 8002c3a:	430a      	orrs	r2, r1
 8002c3c:	61da      	str	r2, [r3, #28]
			(uint32_t )(hcan->Init.Mode | hcan->Init.SyncJumpWidth
					| hcan->Init.TimeSeg1 | hcan->Init.TimeSeg2
					| (hcan->Init.Prescaler - 1U)));

	/* Initialize the error code */
	hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8002c3e:	687b      	ldr	r3, [r7, #4]
 8002c40:	2200      	movs	r2, #0
 8002c42:	625a      	str	r2, [r3, #36]	; 0x24

	/* Initialize the CAN state */
	hcan->State = HAL_CAN_STATE_READY;
 8002c44:	687b      	ldr	r3, [r7, #4]
 8002c46:	2201      	movs	r2, #1
 8002c48:	f883 2020 	strb.w	r2, [r3, #32]

	/* Return function status */
	return HAL_OK;
 8002c4c:	2300      	movs	r3, #0
}
 8002c4e:	4618      	mov	r0, r3
 8002c50:	3710      	adds	r7, #16
 8002c52:	46bd      	mov	sp, r7
 8002c54:	bd80      	pop	{r7, pc}

08002c56 <HAL_CAN_ConfigFilter>:
 * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
 *         contains the filter configuration information.
 * @retval None
 */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan,
		const CAN_FilterTypeDef *sFilterConfig) {
 8002c56:	b480      	push	{r7}
 8002c58:	b087      	sub	sp, #28
 8002c5a:	af00      	add	r7, sp, #0
 8002c5c:	6078      	str	r0, [r7, #4]
 8002c5e:	6039      	str	r1, [r7, #0]
	uint32_t filternbrbitpos;
	CAN_TypeDef *can_ip = hcan->Instance;
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	681b      	ldr	r3, [r3, #0]
 8002c64:	617b      	str	r3, [r7, #20]
	HAL_CAN_StateTypeDef state = hcan->State;
 8002c66:	687b      	ldr	r3, [r7, #4]
 8002c68:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002c6c:	74fb      	strb	r3, [r7, #19]

	if ((state == HAL_CAN_STATE_READY) || (state == HAL_CAN_STATE_LISTENING)) {
 8002c6e:	7cfb      	ldrb	r3, [r7, #19]
 8002c70:	2b01      	cmp	r3, #1
 8002c72:	d003      	beq.n	8002c7c <HAL_CAN_ConfigFilter+0x26>
 8002c74:	7cfb      	ldrb	r3, [r7, #19]
 8002c76:	2b02      	cmp	r3, #2
 8002c78:	f040 80aa 	bne.w	8002dd0 <HAL_CAN_ConfigFilter+0x17a>
		/* Check the parameters */
		assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));
#endif

		/* Initialisation mode for the filter */
		SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8002c7c:	697b      	ldr	r3, [r7, #20]
 8002c7e:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8002c82:	f043 0201 	orr.w	r2, r3, #1
 8002c86:	697b      	ldr	r3, [r7, #20]
 8002c88:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
    CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
    SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);

#endif
		/* Convert filter number into bit position */
		filternbrbitpos = (uint32_t) 1 << (sFilterConfig->FilterBank & 0x1FU);
 8002c8c:	683b      	ldr	r3, [r7, #0]
 8002c8e:	695b      	ldr	r3, [r3, #20]
 8002c90:	f003 031f 	and.w	r3, r3, #31
 8002c94:	2201      	movs	r2, #1
 8002c96:	fa02 f303 	lsl.w	r3, r2, r3
 8002c9a:	60fb      	str	r3, [r7, #12]

		/* Filter Deactivation */
		CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 8002c9c:	697b      	ldr	r3, [r7, #20]
 8002c9e:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 8002ca2:	68fb      	ldr	r3, [r7, #12]
 8002ca4:	43db      	mvns	r3, r3
 8002ca6:	401a      	ands	r2, r3
 8002ca8:	697b      	ldr	r3, [r7, #20]
 8002caa:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c

		/* Filter Scale */
		if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT) {
 8002cae:	683b      	ldr	r3, [r7, #0]
 8002cb0:	69db      	ldr	r3, [r3, #28]
 8002cb2:	2b00      	cmp	r3, #0
 8002cb4:	d123      	bne.n	8002cfe <HAL_CAN_ConfigFilter+0xa8>
			/* 16-bit scale for the filter */
			CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 8002cb6:	697b      	ldr	r3, [r7, #20]
 8002cb8:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 8002cbc:	68fb      	ldr	r3, [r7, #12]
 8002cbe:	43db      	mvns	r3, r3
 8002cc0:	401a      	ands	r2, r3
 8002cc2:	697b      	ldr	r3, [r7, #20]
 8002cc4:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

			/* First 16-bit identifier and First 16-bit mask */
			/* Or First 16-bit identifier and Second 16-bit identifier */
			can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
					((0x0000FFFFU & (uint32_t) sFilterConfig->FilterMaskIdLow)
 8002cc8:	683b      	ldr	r3, [r7, #0]
 8002cca:	68db      	ldr	r3, [r3, #12]
							<< 16U)
 8002ccc:	0419      	lsls	r1, r3, #16
							| (0x0000FFFFU
									& (uint32_t) sFilterConfig->FilterIdLow);
 8002cce:	683b      	ldr	r3, [r7, #0]
 8002cd0:	685b      	ldr	r3, [r3, #4]
 8002cd2:	b29b      	uxth	r3, r3
			can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8002cd4:	683a      	ldr	r2, [r7, #0]
 8002cd6:	6952      	ldr	r2, [r2, #20]
							| (0x0000FFFFU
 8002cd8:	4319      	orrs	r1, r3
			can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8002cda:	697b      	ldr	r3, [r7, #20]
 8002cdc:	3248      	adds	r2, #72	; 0x48
 8002cde:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

			/* Second 16-bit identifier and Second 16-bit mask */
			/* Or Third 16-bit identifier and Fourth 16-bit identifier */
			can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
					((0x0000FFFFU & (uint32_t) sFilterConfig->FilterMaskIdHigh)
 8002ce2:	683b      	ldr	r3, [r7, #0]
 8002ce4:	689b      	ldr	r3, [r3, #8]
							<< 16U)
 8002ce6:	0419      	lsls	r1, r3, #16
							| (0x0000FFFFU
									& (uint32_t) sFilterConfig->FilterIdHigh);
 8002ce8:	683b      	ldr	r3, [r7, #0]
 8002cea:	681b      	ldr	r3, [r3, #0]
 8002cec:	b29a      	uxth	r2, r3
			can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8002cee:	683b      	ldr	r3, [r7, #0]
 8002cf0:	695b      	ldr	r3, [r3, #20]
							| (0x0000FFFFU
 8002cf2:	430a      	orrs	r2, r1
			can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8002cf4:	6979      	ldr	r1, [r7, #20]
 8002cf6:	3348      	adds	r3, #72	; 0x48
 8002cf8:	00db      	lsls	r3, r3, #3
 8002cfa:	440b      	add	r3, r1
 8002cfc:	605a      	str	r2, [r3, #4]
		}

		if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT) {
 8002cfe:	683b      	ldr	r3, [r7, #0]
 8002d00:	69db      	ldr	r3, [r3, #28]
 8002d02:	2b01      	cmp	r3, #1
 8002d04:	d122      	bne.n	8002d4c <HAL_CAN_ConfigFilter+0xf6>
			/* 32-bit scale for the filter */
			SET_BIT(can_ip->FS1R, filternbrbitpos);
 8002d06:	697b      	ldr	r3, [r7, #20]
 8002d08:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 8002d0c:	68fb      	ldr	r3, [r7, #12]
 8002d0e:	431a      	orrs	r2, r3
 8002d10:	697b      	ldr	r3, [r7, #20]
 8002d12:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

			/* 32-bit identifier or First 32-bit identifier */
			can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
					((0x0000FFFFU & (uint32_t) sFilterConfig->FilterIdHigh)
 8002d16:	683b      	ldr	r3, [r7, #0]
 8002d18:	681b      	ldr	r3, [r3, #0]
							<< 16U)
 8002d1a:	0419      	lsls	r1, r3, #16
							| (0x0000FFFFU
									& (uint32_t) sFilterConfig->FilterIdLow);
 8002d1c:	683b      	ldr	r3, [r7, #0]
 8002d1e:	685b      	ldr	r3, [r3, #4]
 8002d20:	b29b      	uxth	r3, r3
			can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8002d22:	683a      	ldr	r2, [r7, #0]
 8002d24:	6952      	ldr	r2, [r2, #20]
							| (0x0000FFFFU
 8002d26:	4319      	orrs	r1, r3
			can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8002d28:	697b      	ldr	r3, [r7, #20]
 8002d2a:	3248      	adds	r2, #72	; 0x48
 8002d2c:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

			/* 32-bit mask or Second 32-bit identifier */
			can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
					((0x0000FFFFU & (uint32_t) sFilterConfig->FilterMaskIdHigh)
 8002d30:	683b      	ldr	r3, [r7, #0]
 8002d32:	689b      	ldr	r3, [r3, #8]
							<< 16U)
 8002d34:	0419      	lsls	r1, r3, #16
							| (0x0000FFFFU
									& (uint32_t) sFilterConfig->FilterMaskIdLow);
 8002d36:	683b      	ldr	r3, [r7, #0]
 8002d38:	68db      	ldr	r3, [r3, #12]
 8002d3a:	b29a      	uxth	r2, r3
			can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8002d3c:	683b      	ldr	r3, [r7, #0]
 8002d3e:	695b      	ldr	r3, [r3, #20]
							| (0x0000FFFFU
 8002d40:	430a      	orrs	r2, r1
			can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8002d42:	6979      	ldr	r1, [r7, #20]
 8002d44:	3348      	adds	r3, #72	; 0x48
 8002d46:	00db      	lsls	r3, r3, #3
 8002d48:	440b      	add	r3, r1
 8002d4a:	605a      	str	r2, [r3, #4]
		}

		/* Filter Mode */
		if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK) {
 8002d4c:	683b      	ldr	r3, [r7, #0]
 8002d4e:	699b      	ldr	r3, [r3, #24]
 8002d50:	2b00      	cmp	r3, #0
 8002d52:	d109      	bne.n	8002d68 <HAL_CAN_ConfigFilter+0x112>
			/* Id/Mask mode for the filter*/
			CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 8002d54:	697b      	ldr	r3, [r7, #20]
 8002d56:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8002d5a:	68fb      	ldr	r3, [r7, #12]
 8002d5c:	43db      	mvns	r3, r3
 8002d5e:	401a      	ands	r2, r3
 8002d60:	697b      	ldr	r3, [r7, #20]
 8002d62:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
 8002d66:	e007      	b.n	8002d78 <HAL_CAN_ConfigFilter+0x122>
		} else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
		{
			/* Identifier list mode for the filter*/
			SET_BIT(can_ip->FM1R, filternbrbitpos);
 8002d68:	697b      	ldr	r3, [r7, #20]
 8002d6a:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8002d6e:	68fb      	ldr	r3, [r7, #12]
 8002d70:	431a      	orrs	r2, r3
 8002d72:	697b      	ldr	r3, [r7, #20]
 8002d74:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
		}

		/* Filter FIFO assignment */
		if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0) {
 8002d78:	683b      	ldr	r3, [r7, #0]
 8002d7a:	691b      	ldr	r3, [r3, #16]
 8002d7c:	2b00      	cmp	r3, #0
 8002d7e:	d109      	bne.n	8002d94 <HAL_CAN_ConfigFilter+0x13e>
			/* FIFO 0 assignation for the filter */
			CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 8002d80:	697b      	ldr	r3, [r7, #20]
 8002d82:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 8002d86:	68fb      	ldr	r3, [r7, #12]
 8002d88:	43db      	mvns	r3, r3
 8002d8a:	401a      	ands	r2, r3
 8002d8c:	697b      	ldr	r3, [r7, #20]
 8002d8e:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
 8002d92:	e007      	b.n	8002da4 <HAL_CAN_ConfigFilter+0x14e>
		} else {
			/* FIFO 1 assignation for the filter */
			SET_BIT(can_ip->FFA1R, filternbrbitpos);
 8002d94:	697b      	ldr	r3, [r7, #20]
 8002d96:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 8002d9a:	68fb      	ldr	r3, [r7, #12]
 8002d9c:	431a      	orrs	r2, r3
 8002d9e:	697b      	ldr	r3, [r7, #20]
 8002da0:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
		}

		/* Filter activation */
		if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE) {
 8002da4:	683b      	ldr	r3, [r7, #0]
 8002da6:	6a1b      	ldr	r3, [r3, #32]
 8002da8:	2b01      	cmp	r3, #1
 8002daa:	d107      	bne.n	8002dbc <HAL_CAN_ConfigFilter+0x166>
			SET_BIT(can_ip->FA1R, filternbrbitpos);
 8002dac:	697b      	ldr	r3, [r7, #20]
 8002dae:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 8002db2:	68fb      	ldr	r3, [r7, #12]
 8002db4:	431a      	orrs	r2, r3
 8002db6:	697b      	ldr	r3, [r7, #20]
 8002db8:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c
		}

		/* Leave the initialisation mode for the filter */
		CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8002dbc:	697b      	ldr	r3, [r7, #20]
 8002dbe:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8002dc2:	f023 0201 	bic.w	r2, r3, #1
 8002dc6:	697b      	ldr	r3, [r7, #20]
 8002dc8:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

		/* Return function status */
		return HAL_OK;
 8002dcc:	2300      	movs	r3, #0
 8002dce:	e006      	b.n	8002dde <HAL_CAN_ConfigFilter+0x188>
	} else {
		/* Update error code */
		hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002dd4:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8002dd8:	687b      	ldr	r3, [r7, #4]
 8002dda:	625a      	str	r2, [r3, #36]	; 0x24

		return HAL_ERROR;
 8002ddc:	2301      	movs	r3, #1
	}
}
 8002dde:	4618      	mov	r0, r3
 8002de0:	371c      	adds	r7, #28
 8002de2:	46bd      	mov	sp, r7
 8002de4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002de8:	4770      	bx	lr

08002dea <HAL_CAN_IRQHandler>:
 * @brief  Handles CAN interrupt request
 * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
 *         the configuration information for the specified CAN.
 * @retval None
 */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan) {
 8002dea:	b580      	push	{r7, lr}
 8002dec:	b08a      	sub	sp, #40	; 0x28
 8002dee:	af00      	add	r7, sp, #0
 8002df0:	6078      	str	r0, [r7, #4]
	uint32_t errorcode = HAL_CAN_ERROR_NONE;
 8002df2:	2300      	movs	r3, #0
 8002df4:	627b      	str	r3, [r7, #36]	; 0x24
	uint32_t interrupts = READ_REG(hcan->Instance->IER);
 8002df6:	687b      	ldr	r3, [r7, #4]
 8002df8:	681b      	ldr	r3, [r3, #0]
 8002dfa:	695b      	ldr	r3, [r3, #20]
 8002dfc:	623b      	str	r3, [r7, #32]
	uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 8002dfe:	687b      	ldr	r3, [r7, #4]
 8002e00:	681b      	ldr	r3, [r3, #0]
 8002e02:	685b      	ldr	r3, [r3, #4]
 8002e04:	61fb      	str	r3, [r7, #28]
	uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 8002e06:	687b      	ldr	r3, [r7, #4]
 8002e08:	681b      	ldr	r3, [r3, #0]
 8002e0a:	689b      	ldr	r3, [r3, #8]
 8002e0c:	61bb      	str	r3, [r7, #24]
	uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 8002e0e:	687b      	ldr	r3, [r7, #4]
 8002e10:	681b      	ldr	r3, [r3, #0]
 8002e12:	68db      	ldr	r3, [r3, #12]
 8002e14:	617b      	str	r3, [r7, #20]
	uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	681b      	ldr	r3, [r3, #0]
 8002e1a:	691b      	ldr	r3, [r3, #16]
 8002e1c:	613b      	str	r3, [r7, #16]
	uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	681b      	ldr	r3, [r3, #0]
 8002e22:	699b      	ldr	r3, [r3, #24]
 8002e24:	60fb      	str	r3, [r7, #12]

	/* Transmit Mailbox empty interrupt management *****************************/
	if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U) {
 8002e26:	6a3b      	ldr	r3, [r7, #32]
 8002e28:	f003 0301 	and.w	r3, r3, #1
 8002e2c:	2b00      	cmp	r3, #0
 8002e2e:	d07c      	beq.n	8002f2a <HAL_CAN_IRQHandler+0x140>
		/* Transmit Mailbox 0 management *****************************************/
		if ((tsrflags & CAN_TSR_RQCP0) != 0U) {
 8002e30:	69bb      	ldr	r3, [r7, #24]
 8002e32:	f003 0301 	and.w	r3, r3, #1
 8002e36:	2b00      	cmp	r3, #0
 8002e38:	d023      	beq.n	8002e82 <HAL_CAN_IRQHandler+0x98>
			/* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
			__HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 8002e3a:	687b      	ldr	r3, [r7, #4]
 8002e3c:	681b      	ldr	r3, [r3, #0]
 8002e3e:	2201      	movs	r2, #1
 8002e40:	609a      	str	r2, [r3, #8]

			if ((tsrflags & CAN_TSR_TXOK0) != 0U) {
 8002e42:	69bb      	ldr	r3, [r7, #24]
 8002e44:	f003 0302 	and.w	r3, r3, #2
 8002e48:	2b00      	cmp	r3, #0
 8002e4a:	d003      	beq.n	8002e54 <HAL_CAN_IRQHandler+0x6a>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox0CompleteCallback(hcan);
#else
				/* Call weak (surcharged) callback */
				HAL_CAN_TxMailbox0CompleteCallback(hcan);
 8002e4c:	6878      	ldr	r0, [r7, #4]
 8002e4e:	f000 f983 	bl	8003158 <HAL_CAN_TxMailbox0CompleteCallback>
 8002e52:	e016      	b.n	8002e82 <HAL_CAN_IRQHandler+0x98>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
			} else {
				if ((tsrflags & CAN_TSR_ALST0) != 0U) {
 8002e54:	69bb      	ldr	r3, [r7, #24]
 8002e56:	f003 0304 	and.w	r3, r3, #4
 8002e5a:	2b00      	cmp	r3, #0
 8002e5c:	d004      	beq.n	8002e68 <HAL_CAN_IRQHandler+0x7e>
					/* Update error code */
					errorcode |= HAL_CAN_ERROR_TX_ALST0;
 8002e5e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e60:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8002e64:	627b      	str	r3, [r7, #36]	; 0x24
 8002e66:	e00c      	b.n	8002e82 <HAL_CAN_IRQHandler+0x98>
				} else if ((tsrflags & CAN_TSR_TERR0) != 0U) {
 8002e68:	69bb      	ldr	r3, [r7, #24]
 8002e6a:	f003 0308 	and.w	r3, r3, #8
 8002e6e:	2b00      	cmp	r3, #0
 8002e70:	d004      	beq.n	8002e7c <HAL_CAN_IRQHandler+0x92>
					/* Update error code */
					errorcode |= HAL_CAN_ERROR_TX_TERR0;
 8002e72:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e74:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8002e78:	627b      	str	r3, [r7, #36]	; 0x24
 8002e7a:	e002      	b.n	8002e82 <HAL_CAN_IRQHandler+0x98>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox0AbortCallback(hcan);
#else
					/* Call weak (surcharged) callback */
					HAL_CAN_TxMailbox0AbortCallback(hcan);
 8002e7c:	6878      	ldr	r0, [r7, #4]
 8002e7e:	f000 f989 	bl	8003194 <HAL_CAN_TxMailbox0AbortCallback>
				}
			}
		}

		/* Transmit Mailbox 1 management *****************************************/
		if ((tsrflags & CAN_TSR_RQCP1) != 0U) {
 8002e82:	69bb      	ldr	r3, [r7, #24]
 8002e84:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002e88:	2b00      	cmp	r3, #0
 8002e8a:	d024      	beq.n	8002ed6 <HAL_CAN_IRQHandler+0xec>
			/* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
			__HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 8002e8c:	687b      	ldr	r3, [r7, #4]
 8002e8e:	681b      	ldr	r3, [r3, #0]
 8002e90:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002e94:	609a      	str	r2, [r3, #8]

			if ((tsrflags & CAN_TSR_TXOK1) != 0U) {
 8002e96:	69bb      	ldr	r3, [r7, #24]
 8002e98:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002e9c:	2b00      	cmp	r3, #0
 8002e9e:	d003      	beq.n	8002ea8 <HAL_CAN_IRQHandler+0xbe>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox1CompleteCallback(hcan);
#else
				/* Call weak (surcharged) callback */
				HAL_CAN_TxMailbox1CompleteCallback(hcan);
 8002ea0:	6878      	ldr	r0, [r7, #4]
 8002ea2:	f000 f963 	bl	800316c <HAL_CAN_TxMailbox1CompleteCallback>
 8002ea6:	e016      	b.n	8002ed6 <HAL_CAN_IRQHandler+0xec>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
			} else {
				if ((tsrflags & CAN_TSR_ALST1) != 0U) {
 8002ea8:	69bb      	ldr	r3, [r7, #24]
 8002eaa:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002eae:	2b00      	cmp	r3, #0
 8002eb0:	d004      	beq.n	8002ebc <HAL_CAN_IRQHandler+0xd2>
					/* Update error code */
					errorcode |= HAL_CAN_ERROR_TX_ALST1;
 8002eb2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002eb4:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8002eb8:	627b      	str	r3, [r7, #36]	; 0x24
 8002eba:	e00c      	b.n	8002ed6 <HAL_CAN_IRQHandler+0xec>
				} else if ((tsrflags & CAN_TSR_TERR1) != 0U) {
 8002ebc:	69bb      	ldr	r3, [r7, #24]
 8002ebe:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002ec2:	2b00      	cmp	r3, #0
 8002ec4:	d004      	beq.n	8002ed0 <HAL_CAN_IRQHandler+0xe6>
					/* Update error code */
					errorcode |= HAL_CAN_ERROR_TX_TERR1;
 8002ec6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002ec8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002ecc:	627b      	str	r3, [r7, #36]	; 0x24
 8002ece:	e002      	b.n	8002ed6 <HAL_CAN_IRQHandler+0xec>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox1AbortCallback(hcan);
#else
					/* Call weak (surcharged) callback */
					HAL_CAN_TxMailbox1AbortCallback(hcan);
 8002ed0:	6878      	ldr	r0, [r7, #4]
 8002ed2:	f000 f969 	bl	80031a8 <HAL_CAN_TxMailbox1AbortCallback>
				}
			}
		}

		/* Transmit Mailbox 2 management *****************************************/
		if ((tsrflags & CAN_TSR_RQCP2) != 0U) {
 8002ed6:	69bb      	ldr	r3, [r7, #24]
 8002ed8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002edc:	2b00      	cmp	r3, #0
 8002ede:	d024      	beq.n	8002f2a <HAL_CAN_IRQHandler+0x140>
			/* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
			__HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 8002ee0:	687b      	ldr	r3, [r7, #4]
 8002ee2:	681b      	ldr	r3, [r3, #0]
 8002ee4:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8002ee8:	609a      	str	r2, [r3, #8]

			if ((tsrflags & CAN_TSR_TXOK2) != 0U) {
 8002eea:	69bb      	ldr	r3, [r7, #24]
 8002eec:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002ef0:	2b00      	cmp	r3, #0
 8002ef2:	d003      	beq.n	8002efc <HAL_CAN_IRQHandler+0x112>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox2CompleteCallback(hcan);
#else
				/* Call weak (surcharged) callback */
				HAL_CAN_TxMailbox2CompleteCallback(hcan);
 8002ef4:	6878      	ldr	r0, [r7, #4]
 8002ef6:	f000 f943 	bl	8003180 <HAL_CAN_TxMailbox2CompleteCallback>
 8002efa:	e016      	b.n	8002f2a <HAL_CAN_IRQHandler+0x140>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
			} else {
				if ((tsrflags & CAN_TSR_ALST2) != 0U) {
 8002efc:	69bb      	ldr	r3, [r7, #24]
 8002efe:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002f02:	2b00      	cmp	r3, #0
 8002f04:	d004      	beq.n	8002f10 <HAL_CAN_IRQHandler+0x126>
					/* Update error code */
					errorcode |= HAL_CAN_ERROR_TX_ALST2;
 8002f06:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002f08:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002f0c:	627b      	str	r3, [r7, #36]	; 0x24
 8002f0e:	e00c      	b.n	8002f2a <HAL_CAN_IRQHandler+0x140>
				} else if ((tsrflags & CAN_TSR_TERR2) != 0U) {
 8002f10:	69bb      	ldr	r3, [r7, #24]
 8002f12:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002f16:	2b00      	cmp	r3, #0
 8002f18:	d004      	beq.n	8002f24 <HAL_CAN_IRQHandler+0x13a>
					/* Update error code */
					errorcode |= HAL_CAN_ERROR_TX_TERR2;
 8002f1a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002f1c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002f20:	627b      	str	r3, [r7, #36]	; 0x24
 8002f22:	e002      	b.n	8002f2a <HAL_CAN_IRQHandler+0x140>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox2AbortCallback(hcan);
#else
					/* Call weak (surcharged) callback */
					HAL_CAN_TxMailbox2AbortCallback(hcan);
 8002f24:	6878      	ldr	r0, [r7, #4]
 8002f26:	f000 f949 	bl	80031bc <HAL_CAN_TxMailbox2AbortCallback>
			}
		}
	}

	/* Receive FIFO 0 overrun interrupt management *****************************/
	if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U) {
 8002f2a:	6a3b      	ldr	r3, [r7, #32]
 8002f2c:	f003 0308 	and.w	r3, r3, #8
 8002f30:	2b00      	cmp	r3, #0
 8002f32:	d00c      	beq.n	8002f4e <HAL_CAN_IRQHandler+0x164>
		if ((rf0rflags & CAN_RF0R_FOVR0) != 0U) {
 8002f34:	697b      	ldr	r3, [r7, #20]
 8002f36:	f003 0310 	and.w	r3, r3, #16
 8002f3a:	2b00      	cmp	r3, #0
 8002f3c:	d007      	beq.n	8002f4e <HAL_CAN_IRQHandler+0x164>
			/* Set CAN error code to Rx Fifo 0 overrun error */
			errorcode |= HAL_CAN_ERROR_RX_FOV0;
 8002f3e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002f40:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002f44:	627b      	str	r3, [r7, #36]	; 0x24

			/* Clear FIFO0 Overrun Flag */
			__HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	681b      	ldr	r3, [r3, #0]
 8002f4a:	2210      	movs	r2, #16
 8002f4c:	60da      	str	r2, [r3, #12]
		}
	}

	/* Receive FIFO 0 full interrupt management ********************************/
	if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U) {
 8002f4e:	6a3b      	ldr	r3, [r7, #32]
 8002f50:	f003 0304 	and.w	r3, r3, #4
 8002f54:	2b00      	cmp	r3, #0
 8002f56:	d00b      	beq.n	8002f70 <HAL_CAN_IRQHandler+0x186>
		if ((rf0rflags & CAN_RF0R_FULL0) != 0U) {
 8002f58:	697b      	ldr	r3, [r7, #20]
 8002f5a:	f003 0308 	and.w	r3, r3, #8
 8002f5e:	2b00      	cmp	r3, #0
 8002f60:	d006      	beq.n	8002f70 <HAL_CAN_IRQHandler+0x186>
			/* Clear FIFO 0 full Flag */
			__HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	681b      	ldr	r3, [r3, #0]
 8002f66:	2208      	movs	r2, #8
 8002f68:	60da      	str	r2, [r3, #12]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0FullCallback(hcan);
#else
			/* Call weak (surcharged) callback */
			HAL_CAN_RxFifo0FullCallback(hcan);
 8002f6a:	6878      	ldr	r0, [r7, #4]
 8002f6c:	f000 f93a 	bl	80031e4 <HAL_CAN_RxFifo0FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
		}
	}

	/* Receive FIFO 0 message pending interrupt management *********************/
	if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U) {
 8002f70:	6a3b      	ldr	r3, [r7, #32]
 8002f72:	f003 0302 	and.w	r3, r3, #2
 8002f76:	2b00      	cmp	r3, #0
 8002f78:	d009      	beq.n	8002f8e <HAL_CAN_IRQHandler+0x1a4>
		/* Check if message is still pending */
		if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U) {
 8002f7a:	687b      	ldr	r3, [r7, #4]
 8002f7c:	681b      	ldr	r3, [r3, #0]
 8002f7e:	68db      	ldr	r3, [r3, #12]
 8002f80:	f003 0303 	and.w	r3, r3, #3
 8002f84:	2b00      	cmp	r3, #0
 8002f86:	d002      	beq.n	8002f8e <HAL_CAN_IRQHandler+0x1a4>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0MsgPendingCallback(hcan);
#else
			/* Call weak (surcharged) callback */
			HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 8002f88:	6878      	ldr	r0, [r7, #4]
 8002f8a:	f000 f921 	bl	80031d0 <HAL_CAN_RxFifo0MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
		}
	}

	/* Receive FIFO 1 overrun interrupt management *****************************/
	if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U) {
 8002f8e:	6a3b      	ldr	r3, [r7, #32]
 8002f90:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002f94:	2b00      	cmp	r3, #0
 8002f96:	d00c      	beq.n	8002fb2 <HAL_CAN_IRQHandler+0x1c8>
		if ((rf1rflags & CAN_RF1R_FOVR1) != 0U) {
 8002f98:	693b      	ldr	r3, [r7, #16]
 8002f9a:	f003 0310 	and.w	r3, r3, #16
 8002f9e:	2b00      	cmp	r3, #0
 8002fa0:	d007      	beq.n	8002fb2 <HAL_CAN_IRQHandler+0x1c8>
			/* Set CAN error code to Rx Fifo 1 overrun error */
			errorcode |= HAL_CAN_ERROR_RX_FOV1;
 8002fa2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002fa4:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002fa8:	627b      	str	r3, [r7, #36]	; 0x24

			/* Clear FIFO1 Overrun Flag */
			__HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 8002faa:	687b      	ldr	r3, [r7, #4]
 8002fac:	681b      	ldr	r3, [r3, #0]
 8002fae:	2210      	movs	r2, #16
 8002fb0:	611a      	str	r2, [r3, #16]
		}
	}

	/* Receive FIFO 1 full interrupt management ********************************/
	if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U) {
 8002fb2:	6a3b      	ldr	r3, [r7, #32]
 8002fb4:	f003 0320 	and.w	r3, r3, #32
 8002fb8:	2b00      	cmp	r3, #0
 8002fba:	d00b      	beq.n	8002fd4 <HAL_CAN_IRQHandler+0x1ea>
		if ((rf1rflags & CAN_RF1R_FULL1) != 0U) {
 8002fbc:	693b      	ldr	r3, [r7, #16]
 8002fbe:	f003 0308 	and.w	r3, r3, #8
 8002fc2:	2b00      	cmp	r3, #0
 8002fc4:	d006      	beq.n	8002fd4 <HAL_CAN_IRQHandler+0x1ea>
			/* Clear FIFO 1 full Flag */
			__HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	681b      	ldr	r3, [r3, #0]
 8002fca:	2208      	movs	r2, #8
 8002fcc:	611a      	str	r2, [r3, #16]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1FullCallback(hcan);
#else
			/* Call weak (surcharged) callback */
			HAL_CAN_RxFifo1FullCallback(hcan);
 8002fce:	6878      	ldr	r0, [r7, #4]
 8002fd0:	f000 f91c 	bl	800320c <HAL_CAN_RxFifo1FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
		}
	}

	/* Receive FIFO 1 message pending interrupt management *********************/
	if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U) {
 8002fd4:	6a3b      	ldr	r3, [r7, #32]
 8002fd6:	f003 0310 	and.w	r3, r3, #16
 8002fda:	2b00      	cmp	r3, #0
 8002fdc:	d009      	beq.n	8002ff2 <HAL_CAN_IRQHandler+0x208>
		/* Check if message is still pending */
		if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U) {
 8002fde:	687b      	ldr	r3, [r7, #4]
 8002fe0:	681b      	ldr	r3, [r3, #0]
 8002fe2:	691b      	ldr	r3, [r3, #16]
 8002fe4:	f003 0303 	and.w	r3, r3, #3
 8002fe8:	2b00      	cmp	r3, #0
 8002fea:	d002      	beq.n	8002ff2 <HAL_CAN_IRQHandler+0x208>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1MsgPendingCallback(hcan);
#else
			/* Call weak (surcharged) callback */
			HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 8002fec:	6878      	ldr	r0, [r7, #4]
 8002fee:	f000 f903 	bl	80031f8 <HAL_CAN_RxFifo1MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
		}
	}

	/* Sleep interrupt management *********************************************/
	if ((interrupts & CAN_IT_SLEEP_ACK) != 0U) {
 8002ff2:	6a3b      	ldr	r3, [r7, #32]
 8002ff4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002ff8:	2b00      	cmp	r3, #0
 8002ffa:	d00b      	beq.n	8003014 <HAL_CAN_IRQHandler+0x22a>
		if ((msrflags & CAN_MSR_SLAKI) != 0U) {
 8002ffc:	69fb      	ldr	r3, [r7, #28]
 8002ffe:	f003 0310 	and.w	r3, r3, #16
 8003002:	2b00      	cmp	r3, #0
 8003004:	d006      	beq.n	8003014 <HAL_CAN_IRQHandler+0x22a>
			/* Clear Sleep interrupt Flag */
			__HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 8003006:	687b      	ldr	r3, [r7, #4]
 8003008:	681b      	ldr	r3, [r3, #0]
 800300a:	2210      	movs	r2, #16
 800300c:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->SleepCallback(hcan);
#else
			/* Call weak (surcharged) callback */
			HAL_CAN_SleepCallback(hcan);
 800300e:	6878      	ldr	r0, [r7, #4]
 8003010:	f000 f906 	bl	8003220 <HAL_CAN_SleepCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
		}
	}

	/* WakeUp interrupt management *********************************************/
	if ((interrupts & CAN_IT_WAKEUP) != 0U) {
 8003014:	6a3b      	ldr	r3, [r7, #32]
 8003016:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800301a:	2b00      	cmp	r3, #0
 800301c:	d00b      	beq.n	8003036 <HAL_CAN_IRQHandler+0x24c>
		if ((msrflags & CAN_MSR_WKUI) != 0U) {
 800301e:	69fb      	ldr	r3, [r7, #28]
 8003020:	f003 0308 	and.w	r3, r3, #8
 8003024:	2b00      	cmp	r3, #0
 8003026:	d006      	beq.n	8003036 <HAL_CAN_IRQHandler+0x24c>
			/* Clear WakeUp Flag */
			__HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	681b      	ldr	r3, [r3, #0]
 800302c:	2208      	movs	r2, #8
 800302e:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->WakeUpFromRxMsgCallback(hcan);
#else
			/* Call weak (surcharged) callback */
			HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 8003030:	6878      	ldr	r0, [r7, #4]
 8003032:	f000 f8ff 	bl	8003234 <HAL_CAN_WakeUpFromRxMsgCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
		}
	}

	/* Error interrupts management *********************************************/
	if ((interrupts & CAN_IT_ERROR) != 0U) {
 8003036:	6a3b      	ldr	r3, [r7, #32]
 8003038:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800303c:	2b00      	cmp	r3, #0
 800303e:	d07b      	beq.n	8003138 <HAL_CAN_IRQHandler+0x34e>
		if ((msrflags & CAN_MSR_ERRI) != 0U) {
 8003040:	69fb      	ldr	r3, [r7, #28]
 8003042:	f003 0304 	and.w	r3, r3, #4
 8003046:	2b00      	cmp	r3, #0
 8003048:	d072      	beq.n	8003130 <HAL_CAN_IRQHandler+0x346>
			/* Check Error Warning Flag */
			if (((interrupts & CAN_IT_ERROR_WARNING) != 0U)
 800304a:	6a3b      	ldr	r3, [r7, #32]
 800304c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003050:	2b00      	cmp	r3, #0
 8003052:	d008      	beq.n	8003066 <HAL_CAN_IRQHandler+0x27c>
					&& ((esrflags & CAN_ESR_EWGF) != 0U)) {
 8003054:	68fb      	ldr	r3, [r7, #12]
 8003056:	f003 0301 	and.w	r3, r3, #1
 800305a:	2b00      	cmp	r3, #0
 800305c:	d003      	beq.n	8003066 <HAL_CAN_IRQHandler+0x27c>
				/* Set CAN error code to Error Warning */
				errorcode |= HAL_CAN_ERROR_EWG;
 800305e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003060:	f043 0301 	orr.w	r3, r3, #1
 8003064:	627b      	str	r3, [r7, #36]	; 0x24

				/* No need for clear of Error Warning Flag as read-only */
			}

			/* Check Error Passive Flag */
			if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U)
 8003066:	6a3b      	ldr	r3, [r7, #32]
 8003068:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800306c:	2b00      	cmp	r3, #0
 800306e:	d008      	beq.n	8003082 <HAL_CAN_IRQHandler+0x298>
					&& ((esrflags & CAN_ESR_EPVF) != 0U)) {
 8003070:	68fb      	ldr	r3, [r7, #12]
 8003072:	f003 0302 	and.w	r3, r3, #2
 8003076:	2b00      	cmp	r3, #0
 8003078:	d003      	beq.n	8003082 <HAL_CAN_IRQHandler+0x298>
				/* Set CAN error code to Error Passive */
				errorcode |= HAL_CAN_ERROR_EPV;
 800307a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800307c:	f043 0302 	orr.w	r3, r3, #2
 8003080:	627b      	str	r3, [r7, #36]	; 0x24

				/* No need for clear of Error Passive Flag as read-only */
			}

			/* Check Bus-off Flag */
			if (((interrupts & CAN_IT_BUSOFF) != 0U)
 8003082:	6a3b      	ldr	r3, [r7, #32]
 8003084:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003088:	2b00      	cmp	r3, #0
 800308a:	d008      	beq.n	800309e <HAL_CAN_IRQHandler+0x2b4>
					&& ((esrflags & CAN_ESR_BOFF) != 0U)) {
 800308c:	68fb      	ldr	r3, [r7, #12]
 800308e:	f003 0304 	and.w	r3, r3, #4
 8003092:	2b00      	cmp	r3, #0
 8003094:	d003      	beq.n	800309e <HAL_CAN_IRQHandler+0x2b4>
				/* Set CAN error code to Bus-Off */
				errorcode |= HAL_CAN_ERROR_BOF;
 8003096:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003098:	f043 0304 	orr.w	r3, r3, #4
 800309c:	627b      	str	r3, [r7, #36]	; 0x24

				/* No need for clear of Error Bus-Off as read-only */
			}

			/* Check Last Error Code Flag */
			if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U)
 800309e:	6a3b      	ldr	r3, [r7, #32]
 80030a0:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80030a4:	2b00      	cmp	r3, #0
 80030a6:	d043      	beq.n	8003130 <HAL_CAN_IRQHandler+0x346>
					&& ((esrflags & CAN_ESR_LEC) != 0U)) {
 80030a8:	68fb      	ldr	r3, [r7, #12]
 80030aa:	f003 0370 	and.w	r3, r3, #112	; 0x70
 80030ae:	2b00      	cmp	r3, #0
 80030b0:	d03e      	beq.n	8003130 <HAL_CAN_IRQHandler+0x346>
				switch (esrflags & CAN_ESR_LEC) {
 80030b2:	68fb      	ldr	r3, [r7, #12]
 80030b4:	f003 0370 	and.w	r3, r3, #112	; 0x70
 80030b8:	2b60      	cmp	r3, #96	; 0x60
 80030ba:	d02b      	beq.n	8003114 <HAL_CAN_IRQHandler+0x32a>
 80030bc:	2b60      	cmp	r3, #96	; 0x60
 80030be:	d82e      	bhi.n	800311e <HAL_CAN_IRQHandler+0x334>
 80030c0:	2b50      	cmp	r3, #80	; 0x50
 80030c2:	d022      	beq.n	800310a <HAL_CAN_IRQHandler+0x320>
 80030c4:	2b50      	cmp	r3, #80	; 0x50
 80030c6:	d82a      	bhi.n	800311e <HAL_CAN_IRQHandler+0x334>
 80030c8:	2b40      	cmp	r3, #64	; 0x40
 80030ca:	d019      	beq.n	8003100 <HAL_CAN_IRQHandler+0x316>
 80030cc:	2b40      	cmp	r3, #64	; 0x40
 80030ce:	d826      	bhi.n	800311e <HAL_CAN_IRQHandler+0x334>
 80030d0:	2b30      	cmp	r3, #48	; 0x30
 80030d2:	d010      	beq.n	80030f6 <HAL_CAN_IRQHandler+0x30c>
 80030d4:	2b30      	cmp	r3, #48	; 0x30
 80030d6:	d822      	bhi.n	800311e <HAL_CAN_IRQHandler+0x334>
 80030d8:	2b10      	cmp	r3, #16
 80030da:	d002      	beq.n	80030e2 <HAL_CAN_IRQHandler+0x2f8>
 80030dc:	2b20      	cmp	r3, #32
 80030de:	d005      	beq.n	80030ec <HAL_CAN_IRQHandler+0x302>
				case (CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
					/* Set CAN error code to CRC error */
					errorcode |= HAL_CAN_ERROR_CRC;
					break;
				default:
					break;
 80030e0:	e01d      	b.n	800311e <HAL_CAN_IRQHandler+0x334>
					errorcode |= HAL_CAN_ERROR_STF;
 80030e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80030e4:	f043 0308 	orr.w	r3, r3, #8
 80030e8:	627b      	str	r3, [r7, #36]	; 0x24
					break;
 80030ea:	e019      	b.n	8003120 <HAL_CAN_IRQHandler+0x336>
					errorcode |= HAL_CAN_ERROR_FOR;
 80030ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80030ee:	f043 0310 	orr.w	r3, r3, #16
 80030f2:	627b      	str	r3, [r7, #36]	; 0x24
					break;
 80030f4:	e014      	b.n	8003120 <HAL_CAN_IRQHandler+0x336>
					errorcode |= HAL_CAN_ERROR_ACK;
 80030f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80030f8:	f043 0320 	orr.w	r3, r3, #32
 80030fc:	627b      	str	r3, [r7, #36]	; 0x24
					break;
 80030fe:	e00f      	b.n	8003120 <HAL_CAN_IRQHandler+0x336>
					errorcode |= HAL_CAN_ERROR_BR;
 8003100:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003102:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003106:	627b      	str	r3, [r7, #36]	; 0x24
					break;
 8003108:	e00a      	b.n	8003120 <HAL_CAN_IRQHandler+0x336>
					errorcode |= HAL_CAN_ERROR_BD;
 800310a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800310c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003110:	627b      	str	r3, [r7, #36]	; 0x24
					break;
 8003112:	e005      	b.n	8003120 <HAL_CAN_IRQHandler+0x336>
					errorcode |= HAL_CAN_ERROR_CRC;
 8003114:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003116:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800311a:	627b      	str	r3, [r7, #36]	; 0x24
					break;
 800311c:	e000      	b.n	8003120 <HAL_CAN_IRQHandler+0x336>
					break;
 800311e:	bf00      	nop
				}

				/* Clear Last error code Flag */
				CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	681b      	ldr	r3, [r3, #0]
 8003124:	699a      	ldr	r2, [r3, #24]
 8003126:	687b      	ldr	r3, [r7, #4]
 8003128:	681b      	ldr	r3, [r3, #0]
 800312a:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 800312e:	619a      	str	r2, [r3, #24]
			}
		}

		/* Clear ERRI Flag */
		__HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 8003130:	687b      	ldr	r3, [r7, #4]
 8003132:	681b      	ldr	r3, [r3, #0]
 8003134:	2204      	movs	r2, #4
 8003136:	605a      	str	r2, [r3, #4]
	}

	/* Call the Error call Back in case of Errors */
	if (errorcode != HAL_CAN_ERROR_NONE) {
 8003138:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800313a:	2b00      	cmp	r3, #0
 800313c:	d008      	beq.n	8003150 <HAL_CAN_IRQHandler+0x366>
		/* Update error code in handle */
		hcan->ErrorCode |= errorcode;
 800313e:	687b      	ldr	r3, [r7, #4]
 8003140:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003142:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003144:	431a      	orrs	r2, r3
 8003146:	687b      	ldr	r3, [r7, #4]
 8003148:	625a      	str	r2, [r3, #36]	; 0x24
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hcan->ErrorCallback(hcan);
#else
		/* Call weak (surcharged) callback */
		HAL_CAN_ErrorCallback(hcan);
 800314a:	6878      	ldr	r0, [r7, #4]
 800314c:	f000 f87c 	bl	8003248 <HAL_CAN_ErrorCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
	}
}
 8003150:	bf00      	nop
 8003152:	3728      	adds	r7, #40	; 0x28
 8003154:	46bd      	mov	sp, r7
 8003156:	bd80      	pop	{r7, pc}

08003158 <HAL_CAN_TxMailbox0CompleteCallback>:
 * @brief  Transmission Mailbox 0 complete callback.
 * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
 *         the configuration information for the specified CAN.
 * @retval None
 */
__weak void HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef *hcan) {
 8003158:	b480      	push	{r7}
 800315a:	b083      	sub	sp, #12
 800315c:	af00      	add	r7, sp, #0
 800315e:	6078      	str	r0, [r7, #4]

	/* NOTE : This function Should not be modified, when the callback is needed,
	 the HAL_CAN_TxMailbox0CompleteCallback could be implemented in the
	 user file
	 */
}
 8003160:	bf00      	nop
 8003162:	370c      	adds	r7, #12
 8003164:	46bd      	mov	sp, r7
 8003166:	f85d 7b04 	ldr.w	r7, [sp], #4
 800316a:	4770      	bx	lr

0800316c <HAL_CAN_TxMailbox1CompleteCallback>:
 * @brief  Transmission Mailbox 1 complete callback.
 * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
 *         the configuration information for the specified CAN.
 * @retval None
 */
__weak void HAL_CAN_TxMailbox1CompleteCallback(CAN_HandleTypeDef *hcan) {
 800316c:	b480      	push	{r7}
 800316e:	b083      	sub	sp, #12
 8003170:	af00      	add	r7, sp, #0
 8003172:	6078      	str	r0, [r7, #4]

	/* NOTE : This function Should not be modified, when the callback is needed,
	 the HAL_CAN_TxMailbox1CompleteCallback could be implemented in the
	 user file
	 */
}
 8003174:	bf00      	nop
 8003176:	370c      	adds	r7, #12
 8003178:	46bd      	mov	sp, r7
 800317a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800317e:	4770      	bx	lr

08003180 <HAL_CAN_TxMailbox2CompleteCallback>:
 * @brief  Transmission Mailbox 2 complete callback.
 * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
 *         the configuration information for the specified CAN.
 * @retval None
 */
__weak void HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef *hcan) {
 8003180:	b480      	push	{r7}
 8003182:	b083      	sub	sp, #12
 8003184:	af00      	add	r7, sp, #0
 8003186:	6078      	str	r0, [r7, #4]

	/* NOTE : This function Should not be modified, when the callback is needed,
	 the HAL_CAN_TxMailbox2CompleteCallback could be implemented in the
	 user file
	 */
}
 8003188:	bf00      	nop
 800318a:	370c      	adds	r7, #12
 800318c:	46bd      	mov	sp, r7
 800318e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003192:	4770      	bx	lr

08003194 <HAL_CAN_TxMailbox0AbortCallback>:
 * @brief  Transmission Mailbox 0 Cancellation callback.
 * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
 *         the configuration information for the specified CAN.
 * @retval None
 */
__weak void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan) {
 8003194:	b480      	push	{r7}
 8003196:	b083      	sub	sp, #12
 8003198:	af00      	add	r7, sp, #0
 800319a:	6078      	str	r0, [r7, #4]

	/* NOTE : This function Should not be modified, when the callback is needed,
	 the HAL_CAN_TxMailbox0AbortCallback could be implemented in the
	 user file
	 */
}
 800319c:	bf00      	nop
 800319e:	370c      	adds	r7, #12
 80031a0:	46bd      	mov	sp, r7
 80031a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031a6:	4770      	bx	lr

080031a8 <HAL_CAN_TxMailbox1AbortCallback>:
 * @brief  Transmission Mailbox 1 Cancellation callback.
 * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
 *         the configuration information for the specified CAN.
 * @retval None
 */
__weak void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan) {
 80031a8:	b480      	push	{r7}
 80031aa:	b083      	sub	sp, #12
 80031ac:	af00      	add	r7, sp, #0
 80031ae:	6078      	str	r0, [r7, #4]

	/* NOTE : This function Should not be modified, when the callback is needed,
	 the HAL_CAN_TxMailbox1AbortCallback could be implemented in the
	 user file
	 */
}
 80031b0:	bf00      	nop
 80031b2:	370c      	adds	r7, #12
 80031b4:	46bd      	mov	sp, r7
 80031b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031ba:	4770      	bx	lr

080031bc <HAL_CAN_TxMailbox2AbortCallback>:
 * @brief  Transmission Mailbox 2 Cancellation callback.
 * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
 *         the configuration information for the specified CAN.
 * @retval None
 */
__weak void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan) {
 80031bc:	b480      	push	{r7}
 80031be:	b083      	sub	sp, #12
 80031c0:	af00      	add	r7, sp, #0
 80031c2:	6078      	str	r0, [r7, #4]

	/* NOTE : This function Should not be modified, when the callback is needed,
	 the HAL_CAN_TxMailbox2AbortCallback could be implemented in the
	 user file
	 */
}
 80031c4:	bf00      	nop
 80031c6:	370c      	adds	r7, #12
 80031c8:	46bd      	mov	sp, r7
 80031ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031ce:	4770      	bx	lr

080031d0 <HAL_CAN_RxFifo0MsgPendingCallback>:
 * @brief  Rx FIFO 0 message pending callback.
 * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
 *         the configuration information for the specified CAN.
 * @retval None
 */
__weak void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan) {
 80031d0:	b480      	push	{r7}
 80031d2:	b083      	sub	sp, #12
 80031d4:	af00      	add	r7, sp, #0
 80031d6:	6078      	str	r0, [r7, #4]

	/* NOTE : This function Should not be modified, when the callback is needed,
	 the HAL_CAN_RxFifo0MsgPendingCallback could be implemented in the
	 user file
	 */
}
 80031d8:	bf00      	nop
 80031da:	370c      	adds	r7, #12
 80031dc:	46bd      	mov	sp, r7
 80031de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031e2:	4770      	bx	lr

080031e4 <HAL_CAN_RxFifo0FullCallback>:
 * @brief  Rx FIFO 0 full callback.
 * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
 *         the configuration information for the specified CAN.
 * @retval None
 */
__weak void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan) {
 80031e4:	b480      	push	{r7}
 80031e6:	b083      	sub	sp, #12
 80031e8:	af00      	add	r7, sp, #0
 80031ea:	6078      	str	r0, [r7, #4]

	/* NOTE : This function Should not be modified, when the callback is needed,
	 the HAL_CAN_RxFifo0FullCallback could be implemented in the user
	 file
	 */
}
 80031ec:	bf00      	nop
 80031ee:	370c      	adds	r7, #12
 80031f0:	46bd      	mov	sp, r7
 80031f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031f6:	4770      	bx	lr

080031f8 <HAL_CAN_RxFifo1MsgPendingCallback>:
 * @brief  Rx FIFO 1 message pending callback.
 * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
 *         the configuration information for the specified CAN.
 * @retval None
 */
__weak void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan) {
 80031f8:	b480      	push	{r7}
 80031fa:	b083      	sub	sp, #12
 80031fc:	af00      	add	r7, sp, #0
 80031fe:	6078      	str	r0, [r7, #4]

	/* NOTE : This function Should not be modified, when the callback is needed,
	 the HAL_CAN_RxFifo1MsgPendingCallback could be implemented in the
	 user file
	 */
}
 8003200:	bf00      	nop
 8003202:	370c      	adds	r7, #12
 8003204:	46bd      	mov	sp, r7
 8003206:	f85d 7b04 	ldr.w	r7, [sp], #4
 800320a:	4770      	bx	lr

0800320c <HAL_CAN_RxFifo1FullCallback>:
 * @brief  Rx FIFO 1 full callback.
 * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
 *         the configuration information for the specified CAN.
 * @retval None
 */
__weak void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan) {
 800320c:	b480      	push	{r7}
 800320e:	b083      	sub	sp, #12
 8003210:	af00      	add	r7, sp, #0
 8003212:	6078      	str	r0, [r7, #4]

	/* NOTE : This function Should not be modified, when the callback is needed,
	 the HAL_CAN_RxFifo1FullCallback could be implemented in the user
	 file
	 */
}
 8003214:	bf00      	nop
 8003216:	370c      	adds	r7, #12
 8003218:	46bd      	mov	sp, r7
 800321a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800321e:	4770      	bx	lr

08003220 <HAL_CAN_SleepCallback>:
 * @brief  Sleep callback.
 * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
 *         the configuration information for the specified CAN.
 * @retval None
 */
__weak void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan) {
 8003220:	b480      	push	{r7}
 8003222:	b083      	sub	sp, #12
 8003224:	af00      	add	r7, sp, #0
 8003226:	6078      	str	r0, [r7, #4]
	UNUSED(hcan);

	/* NOTE : This function Should not be modified, when the callback is needed,
	 the HAL_CAN_SleepCallback could be implemented in the user file
	 */
}
 8003228:	bf00      	nop
 800322a:	370c      	adds	r7, #12
 800322c:	46bd      	mov	sp, r7
 800322e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003232:	4770      	bx	lr

08003234 <HAL_CAN_WakeUpFromRxMsgCallback>:
 * @brief  WakeUp from Rx message callback.
 * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
 *         the configuration information for the specified CAN.
 * @retval None
 */
__weak void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan) {
 8003234:	b480      	push	{r7}
 8003236:	b083      	sub	sp, #12
 8003238:	af00      	add	r7, sp, #0
 800323a:	6078      	str	r0, [r7, #4]

	/* NOTE : This function Should not be modified, when the callback is needed,
	 the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
	 user file
	 */
}
 800323c:	bf00      	nop
 800323e:	370c      	adds	r7, #12
 8003240:	46bd      	mov	sp, r7
 8003242:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003246:	4770      	bx	lr

08003248 <HAL_CAN_ErrorCallback>:
 * @brief  Error CAN callback.
 * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
 *         the configuration information for the specified CAN.
 * @retval None
 */
__weak void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan) {
 8003248:	b480      	push	{r7}
 800324a:	b083      	sub	sp, #12
 800324c:	af00      	add	r7, sp, #0
 800324e:	6078      	str	r0, [r7, #4]
	UNUSED(hcan);

	/* NOTE : This function Should not be modified, when the callback is needed,
	 the HAL_CAN_ErrorCallback could be implemented in the user file
	 */
}
 8003250:	bf00      	nop
 8003252:	370c      	adds	r7, #12
 8003254:	46bd      	mov	sp, r7
 8003256:	f85d 7b04 	ldr.w	r7, [sp], #4
 800325a:	4770      	bx	lr

0800325c <__NVIC_SetPriorityGrouping>:
	 Only values from 0..7 are used.
	 In case of a conflict between priority grouping and available
	 priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
	 \param [in]      PriorityGroup  Priority grouping field.
	 */
	__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup) {
 800325c:	b480      	push	{r7}
 800325e:	b085      	sub	sp, #20
 8003260:	af00      	add	r7, sp, #0
 8003262:	6078      	str	r0, [r7, #4]
		uint32_t reg_value;
		uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t) 0x07UL); /* only values 0..7 are used          */
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	f003 0307 	and.w	r3, r3, #7
 800326a:	60fb      	str	r3, [r7, #12]

		reg_value = SCB->AIRCR; /* read old register configuration    */
 800326c:	4b0c      	ldr	r3, [pc, #48]	; (80032a0 <__NVIC_SetPriorityGrouping+0x44>)
 800326e:	68db      	ldr	r3, [r3, #12]
 8003270:	60bb      	str	r3, [r7, #8]
		reg_value &= ~((uint32_t) (SCB_AIRCR_VECTKEY_Msk
 8003272:	68ba      	ldr	r2, [r7, #8]
 8003274:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8003278:	4013      	ands	r3, r2
 800327a:	60bb      	str	r3, [r7, #8]
				| SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
		reg_value = (reg_value | ((uint32_t) 0x5FAUL << SCB_AIRCR_VECTKEY_Pos)
				| (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)); /* Insert write key and priority group */
 800327c:	68fb      	ldr	r3, [r7, #12]
 800327e:	021a      	lsls	r2, r3, #8
 8003280:	68bb      	ldr	r3, [r7, #8]
 8003282:	4313      	orrs	r3, r2
		reg_value = (reg_value | ((uint32_t) 0x5FAUL << SCB_AIRCR_VECTKEY_Pos)
 8003284:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8003288:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800328c:	60bb      	str	r3, [r7, #8]
		SCB->AIRCR = reg_value;
 800328e:	4a04      	ldr	r2, [pc, #16]	; (80032a0 <__NVIC_SetPriorityGrouping+0x44>)
 8003290:	68bb      	ldr	r3, [r7, #8]
 8003292:	60d3      	str	r3, [r2, #12]
	}
 8003294:	bf00      	nop
 8003296:	3714      	adds	r7, #20
 8003298:	46bd      	mov	sp, r7
 800329a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800329e:	4770      	bx	lr
 80032a0:	e000ed00 	.word	0xe000ed00

080032a4 <__NVIC_GetPriorityGrouping>:
	/**
	 \brief   Get Priority Grouping
	 \details Reads the priority grouping field from the NVIC Interrupt Controller.
	 \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
	 */
	__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void) {
 80032a4:	b480      	push	{r7}
 80032a6:	af00      	add	r7, sp, #0
		return ((uint32_t) ((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk)
 80032a8:	4b04      	ldr	r3, [pc, #16]	; (80032bc <__NVIC_GetPriorityGrouping+0x18>)
 80032aa:	68db      	ldr	r3, [r3, #12]
 80032ac:	0a1b      	lsrs	r3, r3, #8
 80032ae:	f003 0307 	and.w	r3, r3, #7
				>> SCB_AIRCR_PRIGROUP_Pos));
	}
 80032b2:	4618      	mov	r0, r3
 80032b4:	46bd      	mov	sp, r7
 80032b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032ba:	4770      	bx	lr
 80032bc:	e000ed00 	.word	0xe000ed00

080032c0 <__NVIC_EnableIRQ>:
	 \brief   Enable Interrupt
	 \details Enables a device specific interrupt in the NVIC interrupt controller.
	 \param [in]      IRQn  Device specific interrupt number.
	 \note    IRQn must not be negative.
	 */
	__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn) {
 80032c0:	b480      	push	{r7}
 80032c2:	b083      	sub	sp, #12
 80032c4:	af00      	add	r7, sp, #0
 80032c6:	4603      	mov	r3, r0
 80032c8:	71fb      	strb	r3, [r7, #7]
		if ((int32_t) (IRQn) >= 0) {
 80032ca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80032ce:	2b00      	cmp	r3, #0
 80032d0:	db0b      	blt.n	80032ea <__NVIC_EnableIRQ+0x2a>
			__COMPILER_BARRIER();
			NVIC->ISER[(((uint32_t) IRQn) >> 5UL)] = (uint32_t) (1UL
					<< (((uint32_t) IRQn) & 0x1FUL));
 80032d2:	79fb      	ldrb	r3, [r7, #7]
 80032d4:	f003 021f 	and.w	r2, r3, #31
			NVIC->ISER[(((uint32_t) IRQn) >> 5UL)] = (uint32_t) (1UL
 80032d8:	4907      	ldr	r1, [pc, #28]	; (80032f8 <__NVIC_EnableIRQ+0x38>)
 80032da:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80032de:	095b      	lsrs	r3, r3, #5
 80032e0:	2001      	movs	r0, #1
 80032e2:	fa00 f202 	lsl.w	r2, r0, r2
 80032e6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
			__COMPILER_BARRIER();
		}
	}
 80032ea:	bf00      	nop
 80032ec:	370c      	adds	r7, #12
 80032ee:	46bd      	mov	sp, r7
 80032f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032f4:	4770      	bx	lr
 80032f6:	bf00      	nop
 80032f8:	e000e100 	.word	0xe000e100

080032fc <__NVIC_SetPriority>:
	 or negative to specify a processor exception.
	 \param [in]      IRQn  Interrupt number.
	 \param [in]  priority  Priority to set.
	 \note    The priority cannot be set for every processor exception.
	 */
	__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority) {
 80032fc:	b480      	push	{r7}
 80032fe:	b083      	sub	sp, #12
 8003300:	af00      	add	r7, sp, #0
 8003302:	4603      	mov	r3, r0
 8003304:	6039      	str	r1, [r7, #0]
 8003306:	71fb      	strb	r3, [r7, #7]
		if ((int32_t) (IRQn) >= 0) {
 8003308:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800330c:	2b00      	cmp	r3, #0
 800330e:	db0a      	blt.n	8003326 <__NVIC_SetPriority+0x2a>
			NVIC->IP[((uint32_t) IRQn)] = (uint8_t) ((priority
 8003310:	683b      	ldr	r3, [r7, #0]
 8003312:	b2da      	uxtb	r2, r3
 8003314:	490c      	ldr	r1, [pc, #48]	; (8003348 <__NVIC_SetPriority+0x4c>)
 8003316:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800331a:	0112      	lsls	r2, r2, #4
 800331c:	b2d2      	uxtb	r2, r2
 800331e:	440b      	add	r3, r1
 8003320:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
					<< (8U - __NVIC_PRIO_BITS)) & (uint32_t) 0xFFUL);
		} else {
			SCB->SHP[(((uint32_t) IRQn) & 0xFUL) - 4UL] = (uint8_t) ((priority
					<< (8U - __NVIC_PRIO_BITS)) & (uint32_t) 0xFFUL);
		}
	}
 8003324:	e00a      	b.n	800333c <__NVIC_SetPriority+0x40>
			SCB->SHP[(((uint32_t) IRQn) & 0xFUL) - 4UL] = (uint8_t) ((priority
 8003326:	683b      	ldr	r3, [r7, #0]
 8003328:	b2da      	uxtb	r2, r3
 800332a:	4908      	ldr	r1, [pc, #32]	; (800334c <__NVIC_SetPriority+0x50>)
 800332c:	79fb      	ldrb	r3, [r7, #7]
 800332e:	f003 030f 	and.w	r3, r3, #15
 8003332:	3b04      	subs	r3, #4
 8003334:	0112      	lsls	r2, r2, #4
 8003336:	b2d2      	uxtb	r2, r2
 8003338:	440b      	add	r3, r1
 800333a:	761a      	strb	r2, [r3, #24]
	}
 800333c:	bf00      	nop
 800333e:	370c      	adds	r7, #12
 8003340:	46bd      	mov	sp, r7
 8003342:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003346:	4770      	bx	lr
 8003348:	e000e100 	.word	0xe000e100
 800334c:	e000ed00 	.word	0xe000ed00

08003350 <NVIC_EncodePriority>:
	 \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
	 \param [in]       SubPriority  Subpriority value (starting from 0).
	 \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
	 */
	__STATIC_INLINE uint32_t NVIC_EncodePriority(uint32_t PriorityGroup,
			uint32_t PreemptPriority, uint32_t SubPriority) {
 8003350:	b480      	push	{r7}
 8003352:	b089      	sub	sp, #36	; 0x24
 8003354:	af00      	add	r7, sp, #0
 8003356:	60f8      	str	r0, [r7, #12]
 8003358:	60b9      	str	r1, [r7, #8]
 800335a:	607a      	str	r2, [r7, #4]
		uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t) 0x07UL); /* only values 0..7 are used          */
 800335c:	68fb      	ldr	r3, [r7, #12]
 800335e:	f003 0307 	and.w	r3, r3, #7
 8003362:	61fb      	str	r3, [r7, #28]
		uint32_t PreemptPriorityBits;
		uint32_t SubPriorityBits;

		PreemptPriorityBits =
				((7UL - PriorityGroupTmp) > (uint32_t) (__NVIC_PRIO_BITS)) ?
 8003364:	69fb      	ldr	r3, [r7, #28]
 8003366:	f1c3 0307 	rsb	r3, r3, #7
		PreemptPriorityBits =
 800336a:	2b04      	cmp	r3, #4
 800336c:	bf28      	it	cs
 800336e:	2304      	movcs	r3, #4
 8003370:	61bb      	str	r3, [r7, #24]
						(uint32_t) (__NVIC_PRIO_BITS) :
						(uint32_t) (7UL - PriorityGroupTmp);
		SubPriorityBits =
				((PriorityGroupTmp + (uint32_t) (__NVIC_PRIO_BITS))
 8003372:	69fb      	ldr	r3, [r7, #28]
 8003374:	3304      	adds	r3, #4
						< (uint32_t) 7UL) ?
						(uint32_t) 0UL :
 8003376:	2b06      	cmp	r3, #6
 8003378:	d902      	bls.n	8003380 <NVIC_EncodePriority+0x30>
 800337a:	69fb      	ldr	r3, [r7, #28]
 800337c:	3b03      	subs	r3, #3
 800337e:	e000      	b.n	8003382 <NVIC_EncodePriority+0x32>
 8003380:	2300      	movs	r3, #0
		SubPriorityBits =
 8003382:	617b      	str	r3, [r7, #20]
						(uint32_t) ((PriorityGroupTmp - 7UL)
								+ (uint32_t) (__NVIC_PRIO_BITS));

		return (((PreemptPriority
				& (uint32_t) ((1UL << (PreemptPriorityBits)) - 1UL))
 8003384:	f04f 32ff 	mov.w	r2, #4294967295
 8003388:	69bb      	ldr	r3, [r7, #24]
 800338a:	fa02 f303 	lsl.w	r3, r2, r3
 800338e:	43da      	mvns	r2, r3
 8003390:	68bb      	ldr	r3, [r7, #8]
 8003392:	401a      	ands	r2, r3
				<< SubPriorityBits)
 8003394:	697b      	ldr	r3, [r7, #20]
 8003396:	409a      	lsls	r2, r3
				| ((SubPriority & (uint32_t) ((1UL << (SubPriorityBits)) - 1UL))));
 8003398:	f04f 31ff 	mov.w	r1, #4294967295
 800339c:	697b      	ldr	r3, [r7, #20]
 800339e:	fa01 f303 	lsl.w	r3, r1, r3
 80033a2:	43d9      	mvns	r1, r3
 80033a4:	687b      	ldr	r3, [r7, #4]
 80033a6:	400b      	ands	r3, r1
 80033a8:	4313      	orrs	r3, r2
	}
 80033aa:	4618      	mov	r0, r3
 80033ac:	3724      	adds	r7, #36	; 0x24
 80033ae:	46bd      	mov	sp, r7
 80033b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033b4:	4770      	bx	lr
	...

080033b8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80033b8:	b580      	push	{r7, lr}
 80033ba:	b082      	sub	sp, #8
 80033bc:	af00      	add	r7, sp, #0
 80033be:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	3b01      	subs	r3, #1
 80033c4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80033c8:	d301      	bcc.n	80033ce <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80033ca:	2301      	movs	r3, #1
 80033cc:	e00f      	b.n	80033ee <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80033ce:	4a0a      	ldr	r2, [pc, #40]	; (80033f8 <SysTick_Config+0x40>)
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	3b01      	subs	r3, #1
 80033d4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80033d6:	210f      	movs	r1, #15
 80033d8:	f04f 30ff 	mov.w	r0, #4294967295
 80033dc:	f7ff ff8e 	bl	80032fc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80033e0:	4b05      	ldr	r3, [pc, #20]	; (80033f8 <SysTick_Config+0x40>)
 80033e2:	2200      	movs	r2, #0
 80033e4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80033e6:	4b04      	ldr	r3, [pc, #16]	; (80033f8 <SysTick_Config+0x40>)
 80033e8:	2207      	movs	r2, #7
 80033ea:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80033ec:	2300      	movs	r3, #0
}
 80033ee:	4618      	mov	r0, r3
 80033f0:	3708      	adds	r7, #8
 80033f2:	46bd      	mov	sp, r7
 80033f4:	bd80      	pop	{r7, pc}
 80033f6:	bf00      	nop
 80033f8:	e000e010 	.word	0xe000e010

080033fc <HAL_NVIC_SetPriorityGrouping>:
 *                                    0 bit  for subpriority
 * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
 *         The pending IRQ priority will be managed only by the subpriority.
 * @retval None
 */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup) {
 80033fc:	b580      	push	{r7, lr}
 80033fe:	b082      	sub	sp, #8
 8003400:	af00      	add	r7, sp, #0
 8003402:	6078      	str	r0, [r7, #4]
	/* Check the parameters */
	assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

	/* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
	NVIC_SetPriorityGrouping(PriorityGroup);
 8003404:	6878      	ldr	r0, [r7, #4]
 8003406:	f7ff ff29 	bl	800325c <__NVIC_SetPriorityGrouping>
}
 800340a:	bf00      	nop
 800340c:	3708      	adds	r7, #8
 800340e:	46bd      	mov	sp, r7
 8003410:	bd80      	pop	{r7, pc}

08003412 <HAL_NVIC_SetPriority>:
 *         This parameter can be a value between 0 and 15
 *         A lower priority value indicates a higher priority.
 * @retval None
 */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority,
		uint32_t SubPriority) {
 8003412:	b580      	push	{r7, lr}
 8003414:	b086      	sub	sp, #24
 8003416:	af00      	add	r7, sp, #0
 8003418:	4603      	mov	r3, r0
 800341a:	60b9      	str	r1, [r7, #8]
 800341c:	607a      	str	r2, [r7, #4]
 800341e:	73fb      	strb	r3, [r7, #15]
	uint32_t prioritygroup = 0x00;
 8003420:	2300      	movs	r3, #0
 8003422:	617b      	str	r3, [r7, #20]

	/* Check the parameters */
	assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
	assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

	prioritygroup = NVIC_GetPriorityGrouping();
 8003424:	f7ff ff3e 	bl	80032a4 <__NVIC_GetPriorityGrouping>
 8003428:	6178      	str	r0, [r7, #20]

	NVIC_SetPriority(IRQn,
 800342a:	687a      	ldr	r2, [r7, #4]
 800342c:	68b9      	ldr	r1, [r7, #8]
 800342e:	6978      	ldr	r0, [r7, #20]
 8003430:	f7ff ff8e 	bl	8003350 <NVIC_EncodePriority>
 8003434:	4602      	mov	r2, r0
 8003436:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800343a:	4611      	mov	r1, r2
 800343c:	4618      	mov	r0, r3
 800343e:	f7ff ff5d 	bl	80032fc <__NVIC_SetPriority>
			NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
}
 8003442:	bf00      	nop
 8003444:	3718      	adds	r7, #24
 8003446:	46bd      	mov	sp, r7
 8003448:	bd80      	pop	{r7, pc}

0800344a <HAL_NVIC_EnableIRQ>:
 * @param  IRQn External interrupt number.
 *         This parameter can be an enumerator of IRQn_Type enumeration
 *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
 * @retval None
 */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn) {
 800344a:	b580      	push	{r7, lr}
 800344c:	b082      	sub	sp, #8
 800344e:	af00      	add	r7, sp, #0
 8003450:	4603      	mov	r3, r0
 8003452:	71fb      	strb	r3, [r7, #7]
	/* Check the parameters */
	assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

	/* Enable interrupt */
	NVIC_EnableIRQ(IRQn);
 8003454:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003458:	4618      	mov	r0, r3
 800345a:	f7ff ff31 	bl	80032c0 <__NVIC_EnableIRQ>
}
 800345e:	bf00      	nop
 8003460:	3708      	adds	r7, #8
 8003462:	46bd      	mov	sp, r7
 8003464:	bd80      	pop	{r7, pc}

08003466 <HAL_SYSTICK_Config>:
 *         Counter is in free running mode to generate periodic interrupts.
 * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
 * @retval status:  - 0  Function succeeded.
 *                  - 1  Function failed.
 */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb) {
 8003466:	b580      	push	{r7, lr}
 8003468:	b082      	sub	sp, #8
 800346a:	af00      	add	r7, sp, #0
 800346c:	6078      	str	r0, [r7, #4]
	return SysTick_Config(TicksNumb);
 800346e:	6878      	ldr	r0, [r7, #4]
 8003470:	f7ff ffa2 	bl	80033b8 <SysTick_Config>
 8003474:	4603      	mov	r3, r0
}
 8003476:	4618      	mov	r0, r3
 8003478:	3708      	adds	r7, #8
 800347a:	46bd      	mov	sp, r7
 800347c:	bd80      	pop	{r7, pc}

0800347e <HAL_DAC_Init>:
 *         in the DAC_InitStruct and initialize the associated handle.
 * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
 *         the configuration information for the specified DAC.
 * @retval HAL status
 */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac) {
 800347e:	b580      	push	{r7, lr}
 8003480:	b082      	sub	sp, #8
 8003482:	af00      	add	r7, sp, #0
 8003484:	6078      	str	r0, [r7, #4]
	/* Check DAC handle */
	if (hdac == NULL) {
 8003486:	687b      	ldr	r3, [r7, #4]
 8003488:	2b00      	cmp	r3, #0
 800348a:	d101      	bne.n	8003490 <HAL_DAC_Init+0x12>
		return HAL_ERROR;
 800348c:	2301      	movs	r3, #1
 800348e:	e014      	b.n	80034ba <HAL_DAC_Init+0x3c>
	}
	/* Check the parameters */
	assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

	if (hdac->State == HAL_DAC_STATE_RESET) {
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	791b      	ldrb	r3, [r3, #4]
 8003494:	b2db      	uxtb	r3, r3
 8003496:	2b00      	cmp	r3, #0
 8003498:	d105      	bne.n	80034a6 <HAL_DAC_Init+0x28>
      hdac->MspInitCallback             = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

		/* Allocate lock resource and initialize it */
		hdac->Lock = HAL_UNLOCKED;
 800349a:	687b      	ldr	r3, [r7, #4]
 800349c:	2200      	movs	r2, #0
 800349e:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
		/* Init the low level hardware */
		HAL_DAC_MspInit(hdac);
 80034a0:	6878      	ldr	r0, [r7, #4]
 80034a2:	f7fd fd31 	bl	8000f08 <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
	}

	/* Initialize the DAC state*/
	hdac->State = HAL_DAC_STATE_BUSY;
 80034a6:	687b      	ldr	r3, [r7, #4]
 80034a8:	2202      	movs	r2, #2
 80034aa:	711a      	strb	r2, [r3, #4]

	/* Set DAC error code to none */
	hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	2200      	movs	r2, #0
 80034b0:	611a      	str	r2, [r3, #16]

	/* Initialize the DAC state*/
	hdac->State = HAL_DAC_STATE_READY;
 80034b2:	687b      	ldr	r3, [r7, #4]
 80034b4:	2201      	movs	r2, #1
 80034b6:	711a      	strb	r2, [r3, #4]

	/* Return function status */
	return HAL_OK;
 80034b8:	2300      	movs	r3, #0
}
 80034ba:	4618      	mov	r0, r3
 80034bc:	3708      	adds	r7, #8
 80034be:	46bd      	mov	sp, r7
 80034c0:	bd80      	pop	{r7, pc}
	...

080034c4 <HAL_DAC_Start_DMA>:
 *            @arg DAC_ALIGN_12B_L: 12bit left data alignment selected
 *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
 * @retval HAL status
 */
HAL_StatusTypeDef HAL_DAC_Start_DMA(DAC_HandleTypeDef *hdac, uint32_t Channel,
		uint32_t *pData, uint32_t Length, uint32_t Alignment) {
 80034c4:	b580      	push	{r7, lr}
 80034c6:	b086      	sub	sp, #24
 80034c8:	af00      	add	r7, sp, #0
 80034ca:	60f8      	str	r0, [r7, #12]
 80034cc:	60b9      	str	r1, [r7, #8]
 80034ce:	607a      	str	r2, [r7, #4]
 80034d0:	603b      	str	r3, [r7, #0]
	HAL_StatusTypeDef status;
	uint32_t tmpreg = 0U;
 80034d2:	2300      	movs	r3, #0
 80034d4:	613b      	str	r3, [r7, #16]
	/* Check the parameters */
	assert_param(IS_DAC_CHANNEL(Channel));
	assert_param(IS_DAC_ALIGN(Alignment));

	/* Process locked */
	__HAL_LOCK(hdac);
 80034d6:	68fb      	ldr	r3, [r7, #12]
 80034d8:	795b      	ldrb	r3, [r3, #5]
 80034da:	2b01      	cmp	r3, #1
 80034dc:	d101      	bne.n	80034e2 <HAL_DAC_Start_DMA+0x1e>
 80034de:	2302      	movs	r3, #2
 80034e0:	e0ab      	b.n	800363a <HAL_DAC_Start_DMA+0x176>
 80034e2:	68fb      	ldr	r3, [r7, #12]
 80034e4:	2201      	movs	r2, #1
 80034e6:	715a      	strb	r2, [r3, #5]

	/* Change DAC state */
	hdac->State = HAL_DAC_STATE_BUSY;
 80034e8:	68fb      	ldr	r3, [r7, #12]
 80034ea:	2202      	movs	r2, #2
 80034ec:	711a      	strb	r2, [r3, #4]

	if (Channel == DAC_CHANNEL_1) {
 80034ee:	68bb      	ldr	r3, [r7, #8]
 80034f0:	2b00      	cmp	r3, #0
 80034f2:	d12f      	bne.n	8003554 <HAL_DAC_Start_DMA+0x90>
		/* Set the DMA transfer complete callback for channel1 */
		hdac->DMA_Handle1->XferCpltCallback = DAC_DMAConvCpltCh1;
 80034f4:	68fb      	ldr	r3, [r7, #12]
 80034f6:	689b      	ldr	r3, [r3, #8]
 80034f8:	4a52      	ldr	r2, [pc, #328]	; (8003644 <HAL_DAC_Start_DMA+0x180>)
 80034fa:	62da      	str	r2, [r3, #44]	; 0x2c

		/* Set the DMA half transfer complete callback for channel1 */
		hdac->DMA_Handle1->XferHalfCpltCallback = DAC_DMAHalfConvCpltCh1;
 80034fc:	68fb      	ldr	r3, [r7, #12]
 80034fe:	689b      	ldr	r3, [r3, #8]
 8003500:	4a51      	ldr	r2, [pc, #324]	; (8003648 <HAL_DAC_Start_DMA+0x184>)
 8003502:	631a      	str	r2, [r3, #48]	; 0x30

		/* Set the DMA error callback for channel1 */
		hdac->DMA_Handle1->XferErrorCallback = DAC_DMAErrorCh1;
 8003504:	68fb      	ldr	r3, [r7, #12]
 8003506:	689b      	ldr	r3, [r3, #8]
 8003508:	4a50      	ldr	r2, [pc, #320]	; (800364c <HAL_DAC_Start_DMA+0x188>)
 800350a:	635a      	str	r2, [r3, #52]	; 0x34

		/* Enable the selected DAC channel1 DMA request */
		SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN1);
 800350c:	68fb      	ldr	r3, [r7, #12]
 800350e:	681b      	ldr	r3, [r3, #0]
 8003510:	681a      	ldr	r2, [r3, #0]
 8003512:	68fb      	ldr	r3, [r7, #12]
 8003514:	681b      	ldr	r3, [r3, #0]
 8003516:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800351a:	601a      	str	r2, [r3, #0]

		/* Case of use of channel 1 */
		switch (Alignment) {
 800351c:	6a3b      	ldr	r3, [r7, #32]
 800351e:	2b08      	cmp	r3, #8
 8003520:	d013      	beq.n	800354a <HAL_DAC_Start_DMA+0x86>
 8003522:	6a3b      	ldr	r3, [r7, #32]
 8003524:	2b08      	cmp	r3, #8
 8003526:	d845      	bhi.n	80035b4 <HAL_DAC_Start_DMA+0xf0>
 8003528:	6a3b      	ldr	r3, [r7, #32]
 800352a:	2b00      	cmp	r3, #0
 800352c:	d003      	beq.n	8003536 <HAL_DAC_Start_DMA+0x72>
 800352e:	6a3b      	ldr	r3, [r7, #32]
 8003530:	2b04      	cmp	r3, #4
 8003532:	d005      	beq.n	8003540 <HAL_DAC_Start_DMA+0x7c>
		case DAC_ALIGN_8B_R:
			/* Get DHR8R1 address */
			tmpreg = (uint32_t) &hdac->Instance->DHR8R1;
			break;
		default:
			break;
 8003534:	e03e      	b.n	80035b4 <HAL_DAC_Start_DMA+0xf0>
			tmpreg = (uint32_t) &hdac->Instance->DHR12R1;
 8003536:	68fb      	ldr	r3, [r7, #12]
 8003538:	681b      	ldr	r3, [r3, #0]
 800353a:	3308      	adds	r3, #8
 800353c:	613b      	str	r3, [r7, #16]
			break;
 800353e:	e03c      	b.n	80035ba <HAL_DAC_Start_DMA+0xf6>
			tmpreg = (uint32_t) &hdac->Instance->DHR12L1;
 8003540:	68fb      	ldr	r3, [r7, #12]
 8003542:	681b      	ldr	r3, [r3, #0]
 8003544:	330c      	adds	r3, #12
 8003546:	613b      	str	r3, [r7, #16]
			break;
 8003548:	e037      	b.n	80035ba <HAL_DAC_Start_DMA+0xf6>
			tmpreg = (uint32_t) &hdac->Instance->DHR8R1;
 800354a:	68fb      	ldr	r3, [r7, #12]
 800354c:	681b      	ldr	r3, [r3, #0]
 800354e:	3310      	adds	r3, #16
 8003550:	613b      	str	r3, [r7, #16]
			break;
 8003552:	e032      	b.n	80035ba <HAL_DAC_Start_DMA+0xf6>
		}
	} else {
		/* Set the DMA transfer complete callback for channel2 */
		hdac->DMA_Handle2->XferCpltCallback = DAC_DMAConvCpltCh2;
 8003554:	68fb      	ldr	r3, [r7, #12]
 8003556:	68db      	ldr	r3, [r3, #12]
 8003558:	4a3d      	ldr	r2, [pc, #244]	; (8003650 <HAL_DAC_Start_DMA+0x18c>)
 800355a:	62da      	str	r2, [r3, #44]	; 0x2c

		/* Set the DMA half transfer complete callback for channel2 */
		hdac->DMA_Handle2->XferHalfCpltCallback = DAC_DMAHalfConvCpltCh2;
 800355c:	68fb      	ldr	r3, [r7, #12]
 800355e:	68db      	ldr	r3, [r3, #12]
 8003560:	4a3c      	ldr	r2, [pc, #240]	; (8003654 <HAL_DAC_Start_DMA+0x190>)
 8003562:	631a      	str	r2, [r3, #48]	; 0x30

		/* Set the DMA error callback for channel2 */
		hdac->DMA_Handle2->XferErrorCallback = DAC_DMAErrorCh2;
 8003564:	68fb      	ldr	r3, [r7, #12]
 8003566:	68db      	ldr	r3, [r3, #12]
 8003568:	4a3b      	ldr	r2, [pc, #236]	; (8003658 <HAL_DAC_Start_DMA+0x194>)
 800356a:	635a      	str	r2, [r3, #52]	; 0x34

		/* Enable the selected DAC channel2 DMA request */
		SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN2);
 800356c:	68fb      	ldr	r3, [r7, #12]
 800356e:	681b      	ldr	r3, [r3, #0]
 8003570:	681a      	ldr	r2, [r3, #0]
 8003572:	68fb      	ldr	r3, [r7, #12]
 8003574:	681b      	ldr	r3, [r3, #0]
 8003576:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 800357a:	601a      	str	r2, [r3, #0]

		/* Case of use of channel 2 */
		switch (Alignment) {
 800357c:	6a3b      	ldr	r3, [r7, #32]
 800357e:	2b08      	cmp	r3, #8
 8003580:	d013      	beq.n	80035aa <HAL_DAC_Start_DMA+0xe6>
 8003582:	6a3b      	ldr	r3, [r7, #32]
 8003584:	2b08      	cmp	r3, #8
 8003586:	d817      	bhi.n	80035b8 <HAL_DAC_Start_DMA+0xf4>
 8003588:	6a3b      	ldr	r3, [r7, #32]
 800358a:	2b00      	cmp	r3, #0
 800358c:	d003      	beq.n	8003596 <HAL_DAC_Start_DMA+0xd2>
 800358e:	6a3b      	ldr	r3, [r7, #32]
 8003590:	2b04      	cmp	r3, #4
 8003592:	d005      	beq.n	80035a0 <HAL_DAC_Start_DMA+0xdc>
		case DAC_ALIGN_8B_R:
			/* Get DHR8R2 address */
			tmpreg = (uint32_t) &hdac->Instance->DHR8R2;
			break;
		default:
			break;
 8003594:	e010      	b.n	80035b8 <HAL_DAC_Start_DMA+0xf4>
			tmpreg = (uint32_t) &hdac->Instance->DHR12R2;
 8003596:	68fb      	ldr	r3, [r7, #12]
 8003598:	681b      	ldr	r3, [r3, #0]
 800359a:	3314      	adds	r3, #20
 800359c:	613b      	str	r3, [r7, #16]
			break;
 800359e:	e00c      	b.n	80035ba <HAL_DAC_Start_DMA+0xf6>
			tmpreg = (uint32_t) &hdac->Instance->DHR12L2;
 80035a0:	68fb      	ldr	r3, [r7, #12]
 80035a2:	681b      	ldr	r3, [r3, #0]
 80035a4:	3318      	adds	r3, #24
 80035a6:	613b      	str	r3, [r7, #16]
			break;
 80035a8:	e007      	b.n	80035ba <HAL_DAC_Start_DMA+0xf6>
			tmpreg = (uint32_t) &hdac->Instance->DHR8R2;
 80035aa:	68fb      	ldr	r3, [r7, #12]
 80035ac:	681b      	ldr	r3, [r3, #0]
 80035ae:	331c      	adds	r3, #28
 80035b0:	613b      	str	r3, [r7, #16]
			break;
 80035b2:	e002      	b.n	80035ba <HAL_DAC_Start_DMA+0xf6>
			break;
 80035b4:	bf00      	nop
 80035b6:	e000      	b.n	80035ba <HAL_DAC_Start_DMA+0xf6>
			break;
 80035b8:	bf00      	nop
		}
	}

	/* Enable the DMA channel */
	if (Channel == DAC_CHANNEL_1) {
 80035ba:	68bb      	ldr	r3, [r7, #8]
 80035bc:	2b00      	cmp	r3, #0
 80035be:	d111      	bne.n	80035e4 <HAL_DAC_Start_DMA+0x120>
		/* Enable the DAC DMA underrun interrupt */
		__HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR1);
 80035c0:	68fb      	ldr	r3, [r7, #12]
 80035c2:	681b      	ldr	r3, [r3, #0]
 80035c4:	681a      	ldr	r2, [r3, #0]
 80035c6:	68fb      	ldr	r3, [r7, #12]
 80035c8:	681b      	ldr	r3, [r3, #0]
 80035ca:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80035ce:	601a      	str	r2, [r3, #0]

		/* Enable the DMA channel */
		status = HAL_DMA_Start_IT(hdac->DMA_Handle1, (uint32_t) pData, tmpreg,
 80035d0:	68fb      	ldr	r3, [r7, #12]
 80035d2:	6898      	ldr	r0, [r3, #8]
 80035d4:	6879      	ldr	r1, [r7, #4]
 80035d6:	683b      	ldr	r3, [r7, #0]
 80035d8:	693a      	ldr	r2, [r7, #16]
 80035da:	f000 fb49 	bl	8003c70 <HAL_DMA_Start_IT>
 80035de:	4603      	mov	r3, r0
 80035e0:	75fb      	strb	r3, [r7, #23]
 80035e2:	e010      	b.n	8003606 <HAL_DAC_Start_DMA+0x142>
				Length);
	} else {
		/* Enable the DAC DMA underrun interrupt */
		__HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR2);
 80035e4:	68fb      	ldr	r3, [r7, #12]
 80035e6:	681b      	ldr	r3, [r3, #0]
 80035e8:	681a      	ldr	r2, [r3, #0]
 80035ea:	68fb      	ldr	r3, [r7, #12]
 80035ec:	681b      	ldr	r3, [r3, #0]
 80035ee:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
 80035f2:	601a      	str	r2, [r3, #0]

		/* Enable the DMA channel */
		status = HAL_DMA_Start_IT(hdac->DMA_Handle2, (uint32_t) pData, tmpreg,
 80035f4:	68fb      	ldr	r3, [r7, #12]
 80035f6:	68d8      	ldr	r0, [r3, #12]
 80035f8:	6879      	ldr	r1, [r7, #4]
 80035fa:	683b      	ldr	r3, [r7, #0]
 80035fc:	693a      	ldr	r2, [r7, #16]
 80035fe:	f000 fb37 	bl	8003c70 <HAL_DMA_Start_IT>
 8003602:	4603      	mov	r3, r0
 8003604:	75fb      	strb	r3, [r7, #23]
				Length);
	}

	/* Process Unlocked */
	__HAL_UNLOCK(hdac);
 8003606:	68fb      	ldr	r3, [r7, #12]
 8003608:	2200      	movs	r2, #0
 800360a:	715a      	strb	r2, [r3, #5]

	if (status == HAL_OK) {
 800360c:	7dfb      	ldrb	r3, [r7, #23]
 800360e:	2b00      	cmp	r3, #0
 8003610:	d10c      	bne.n	800362c <HAL_DAC_Start_DMA+0x168>
		/* Enable the Peripheral */
		__HAL_DAC_ENABLE(hdac, Channel);
 8003612:	68fb      	ldr	r3, [r7, #12]
 8003614:	681b      	ldr	r3, [r3, #0]
 8003616:	6819      	ldr	r1, [r3, #0]
 8003618:	68bb      	ldr	r3, [r7, #8]
 800361a:	f003 0310 	and.w	r3, r3, #16
 800361e:	2201      	movs	r2, #1
 8003620:	409a      	lsls	r2, r3
 8003622:	68fb      	ldr	r3, [r7, #12]
 8003624:	681b      	ldr	r3, [r3, #0]
 8003626:	430a      	orrs	r2, r1
 8003628:	601a      	str	r2, [r3, #0]
 800362a:	e005      	b.n	8003638 <HAL_DAC_Start_DMA+0x174>
	} else {
		hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 800362c:	68fb      	ldr	r3, [r7, #12]
 800362e:	691b      	ldr	r3, [r3, #16]
 8003630:	f043 0204 	orr.w	r2, r3, #4
 8003634:	68fb      	ldr	r3, [r7, #12]
 8003636:	611a      	str	r2, [r3, #16]
	}

	/* Return function status */
	return status;
 8003638:	7dfb      	ldrb	r3, [r7, #23]
}
 800363a:	4618      	mov	r0, r3
 800363c:	3718      	adds	r7, #24
 800363e:	46bd      	mov	sp, r7
 8003640:	bd80      	pop	{r7, pc}
 8003642:	bf00      	nop
 8003644:	080039d9 	.word	0x080039d9
 8003648:	080039fb 	.word	0x080039fb
 800364c:	08003a17 	.word	0x08003a17
 8003650:	08003a95 	.word	0x08003a95
 8003654:	08003ab7 	.word	0x08003ab7
 8003658:	08003ad3 	.word	0x08003ad3

0800365c <HAL_DAC_IRQHandler>:
 *         underrun.
 * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
 *         the configuration information for the specified DAC.
 * @retval None
 */
void HAL_DAC_IRQHandler(DAC_HandleTypeDef *hdac) {
 800365c:	b580      	push	{r7, lr}
 800365e:	b082      	sub	sp, #8
 8003660:	af00      	add	r7, sp, #0
 8003662:	6078      	str	r0, [r7, #4]
	if (__HAL_DAC_GET_IT_SOURCE(hdac, DAC_IT_DMAUDR1)) {
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	681b      	ldr	r3, [r3, #0]
 8003668:	681b      	ldr	r3, [r3, #0]
 800366a:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800366e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003672:	d120      	bne.n	80036b6 <HAL_DAC_IRQHandler+0x5a>
		/* Check underrun flag of DAC channel 1 */
		if (__HAL_DAC_GET_FLAG(hdac, DAC_FLAG_DMAUDR1)) {
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	681b      	ldr	r3, [r3, #0]
 8003678:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800367a:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800367e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003682:	d118      	bne.n	80036b6 <HAL_DAC_IRQHandler+0x5a>
			/* Change DAC state to error state */
			hdac->State = HAL_DAC_STATE_ERROR;
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	2204      	movs	r2, #4
 8003688:	711a      	strb	r2, [r3, #4]

			/* Set DAC error code to chanel1 DMA underrun error */
			SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_DMAUNDERRUNCH1);
 800368a:	687b      	ldr	r3, [r7, #4]
 800368c:	691b      	ldr	r3, [r3, #16]
 800368e:	f043 0201 	orr.w	r2, r3, #1
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	611a      	str	r2, [r3, #16]

			/* Clear the underrun flag */
			__HAL_DAC_CLEAR_FLAG(hdac, DAC_FLAG_DMAUDR1);
 8003696:	687b      	ldr	r3, [r7, #4]
 8003698:	681b      	ldr	r3, [r3, #0]
 800369a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800369e:	635a      	str	r2, [r3, #52]	; 0x34

			/* Disable the selected DAC channel1 DMA request */
			CLEAR_BIT(hdac->Instance->CR, DAC_CR_DMAEN1);
 80036a0:	687b      	ldr	r3, [r7, #4]
 80036a2:	681b      	ldr	r3, [r3, #0]
 80036a4:	681a      	ldr	r2, [r3, #0]
 80036a6:	687b      	ldr	r3, [r7, #4]
 80036a8:	681b      	ldr	r3, [r3, #0]
 80036aa:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 80036ae:	601a      	str	r2, [r3, #0]

			/* Error callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
      hdac->DMAUnderrunCallbackCh1(hdac);
#else
			HAL_DAC_DMAUnderrunCallbackCh1(hdac);
 80036b0:	6878      	ldr	r0, [r7, #4]
 80036b2:	f000 f84b 	bl	800374c <HAL_DAC_DMAUnderrunCallbackCh1>
	}
#if defined (STM32L431xx) || defined (STM32L432xx) || defined (STM32L433xx) || defined (STM32L442xx) || defined (STM32L443xx) || \
    defined (STM32L471xx) || defined (STM32L475xx) || defined (STM32L476xx) || defined (STM32L485xx) || defined (STM32L486xx) || defined (STM32L496xx) || defined (STM32L4A6xx) || \
    defined (STM32L4P5xx) || defined (STM32L4Q5xx) || \
    defined (STM32L4R5xx) || defined (STM32L4R7xx) || defined (STM32L4R9xx) || defined (STM32L4S5xx) || defined (STM32L4S7xx) || defined(STM32L4S9xx)
	if (__HAL_DAC_GET_IT_SOURCE(hdac, DAC_IT_DMAUDR2)) {
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	681b      	ldr	r3, [r3, #0]
 80036ba:	681b      	ldr	r3, [r3, #0]
 80036bc:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80036c0:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80036c4:	d120      	bne.n	8003708 <HAL_DAC_IRQHandler+0xac>
		/* Check underrun flag of DAC channel 2 */
		if (__HAL_DAC_GET_FLAG(hdac, DAC_FLAG_DMAUDR2)) {
 80036c6:	687b      	ldr	r3, [r7, #4]
 80036c8:	681b      	ldr	r3, [r3, #0]
 80036ca:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80036cc:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80036d0:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80036d4:	d118      	bne.n	8003708 <HAL_DAC_IRQHandler+0xac>
			/* Change DAC state to error state */
			hdac->State = HAL_DAC_STATE_ERROR;
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	2204      	movs	r2, #4
 80036da:	711a      	strb	r2, [r3, #4]

			/* Set DAC error code to channel2 DMA underrun error */
			SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_DMAUNDERRUNCH2);
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	691b      	ldr	r3, [r3, #16]
 80036e0:	f043 0202 	orr.w	r2, r3, #2
 80036e4:	687b      	ldr	r3, [r7, #4]
 80036e6:	611a      	str	r2, [r3, #16]

			/* Clear the underrun flag */
			__HAL_DAC_CLEAR_FLAG(hdac, DAC_FLAG_DMAUDR2);
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	681b      	ldr	r3, [r3, #0]
 80036ec:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
 80036f0:	635a      	str	r2, [r3, #52]	; 0x34

			/* Disable the selected DAC channel2 DMA request */
			CLEAR_BIT(hdac->Instance->CR, DAC_CR_DMAEN2);
 80036f2:	687b      	ldr	r3, [r7, #4]
 80036f4:	681b      	ldr	r3, [r3, #0]
 80036f6:	681a      	ldr	r2, [r3, #0]
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	681b      	ldr	r3, [r3, #0]
 80036fc:	f022 5280 	bic.w	r2, r2, #268435456	; 0x10000000
 8003700:	601a      	str	r2, [r3, #0]

			/* Error callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
      hdac->DMAUnderrunCallbackCh2(hdac);
#else
			HAL_DACEx_DMAUnderrunCallbackCh2(hdac);
 8003702:	6878      	ldr	r0, [r7, #4]
 8003704:	f000 f9bc 	bl	8003a80 <HAL_DACEx_DMAUnderrunCallbackCh2>
	}
#endif  /* STM32L431xx STM32L432xx STM32L433xx STM32L442xx STM32L443xx                         */
	/* STM32L471xx STM32L475xx STM32L476xx STM32L485xx STM32L486xx STM32L496xx STM32L4A6xx */
	/* STM32L4P5xx STM32L4Q5xx                                                             */
	/* STM32L4R5xx STM32L4R7xx STM32L4R9xx STM32L4S5xx STM32L4S7xx STM32L4S9xx             */
}
 8003708:	bf00      	nop
 800370a:	3708      	adds	r7, #8
 800370c:	46bd      	mov	sp, r7
 800370e:	bd80      	pop	{r7, pc}

08003710 <HAL_DAC_ConvCpltCallbackCh1>:
 * @brief  Conversion complete callback in non-blocking mode for Channel1
 * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
 *         the configuration information for the specified DAC.
 * @retval None
 */
__weak void HAL_DAC_ConvCpltCallbackCh1(DAC_HandleTypeDef *hdac) {
 8003710:	b480      	push	{r7}
 8003712:	b083      	sub	sp, #12
 8003714:	af00      	add	r7, sp, #0
 8003716:	6078      	str	r0, [r7, #4]
	UNUSED(hdac);

	/* NOTE : This function should not be modified, when the callback is needed,
	 the HAL_DAC_ConvCpltCallbackCh1 could be implemented in the user file
	 */
}
 8003718:	bf00      	nop
 800371a:	370c      	adds	r7, #12
 800371c:	46bd      	mov	sp, r7
 800371e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003722:	4770      	bx	lr

08003724 <HAL_DAC_ConvHalfCpltCallbackCh1>:
 * @brief  Conversion half DMA transfer callback in non-blocking mode for Channel1
 * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
 *         the configuration information for the specified DAC.
 * @retval None
 */
__weak void HAL_DAC_ConvHalfCpltCallbackCh1(DAC_HandleTypeDef *hdac) {
 8003724:	b480      	push	{r7}
 8003726:	b083      	sub	sp, #12
 8003728:	af00      	add	r7, sp, #0
 800372a:	6078      	str	r0, [r7, #4]
	UNUSED(hdac);

	/* NOTE : This function should not be modified, when the callback is needed,
	 the HAL_DAC_ConvHalfCpltCallbackCh1 could be implemented in the user file
	 */
}
 800372c:	bf00      	nop
 800372e:	370c      	adds	r7, #12
 8003730:	46bd      	mov	sp, r7
 8003732:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003736:	4770      	bx	lr

08003738 <HAL_DAC_ErrorCallbackCh1>:
 * @brief  Error DAC callback for Channel1.
 * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
 *         the configuration information for the specified DAC.
 * @retval None
 */
__weak void HAL_DAC_ErrorCallbackCh1(DAC_HandleTypeDef *hdac) {
 8003738:	b480      	push	{r7}
 800373a:	b083      	sub	sp, #12
 800373c:	af00      	add	r7, sp, #0
 800373e:	6078      	str	r0, [r7, #4]
	UNUSED(hdac);

	/* NOTE : This function should not be modified, when the callback is needed,
	 the HAL_DAC_ErrorCallbackCh1 could be implemented in the user file
	 */
}
 8003740:	bf00      	nop
 8003742:	370c      	adds	r7, #12
 8003744:	46bd      	mov	sp, r7
 8003746:	f85d 7b04 	ldr.w	r7, [sp], #4
 800374a:	4770      	bx	lr

0800374c <HAL_DAC_DMAUnderrunCallbackCh1>:
 * @brief  DMA underrun DAC callback for channel1.
 * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
 *         the configuration information for the specified DAC.
 * @retval None
 */
__weak void HAL_DAC_DMAUnderrunCallbackCh1(DAC_HandleTypeDef *hdac) {
 800374c:	b480      	push	{r7}
 800374e:	b083      	sub	sp, #12
 8003750:	af00      	add	r7, sp, #0
 8003752:	6078      	str	r0, [r7, #4]
	UNUSED(hdac);

	/* NOTE : This function should not be modified, when the callback is needed,
	 the HAL_DAC_DMAUnderrunCallbackCh1 could be implemented in the user file
	 */
}
 8003754:	bf00      	nop
 8003756:	370c      	adds	r7, #12
 8003758:	46bd      	mov	sp, r7
 800375a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800375e:	4770      	bx	lr

08003760 <HAL_DAC_GetValue>:
 *          This parameter can be one of the following values:
 *            @arg DAC_CHANNEL_1: DAC Channel1 selected
 *            @arg DAC_CHANNEL_2: DAC Channel2 selected
 * @retval The selected DAC channel data output value.
 */
uint32_t HAL_DAC_GetValue(DAC_HandleTypeDef *hdac, uint32_t Channel) {
 8003760:	b480      	push	{r7}
 8003762:	b083      	sub	sp, #12
 8003764:	af00      	add	r7, sp, #0
 8003766:	6078      	str	r0, [r7, #4]
 8003768:	6039      	str	r1, [r7, #0]

#if defined (STM32L431xx) || defined (STM32L432xx) || defined (STM32L433xx) || defined (STM32L442xx) || defined (STM32L443xx) || \
    defined (STM32L471xx) || defined (STM32L475xx) || defined (STM32L476xx) || defined (STM32L485xx) || defined (STM32L486xx) || defined (STM32L496xx) || defined (STM32L4A6xx) || \
    defined (STM32L4P5xx) || defined (STM32L4Q5xx) || \
    defined (STM32L4R5xx) || defined (STM32L4R7xx) || defined (STM32L4R9xx) || defined (STM32L4S5xx) || defined (STM32L4S7xx) || defined(STM32L4S9xx)
	if (Channel == DAC_CHANNEL_1) {
 800376a:	683b      	ldr	r3, [r7, #0]
 800376c:	2b00      	cmp	r3, #0
 800376e:	d103      	bne.n	8003778 <HAL_DAC_GetValue+0x18>
		return hdac->Instance->DOR1;
 8003770:	687b      	ldr	r3, [r7, #4]
 8003772:	681b      	ldr	r3, [r3, #0]
 8003774:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003776:	e002      	b.n	800377e <HAL_DAC_GetValue+0x1e>
	} else {
		return hdac->Instance->DOR2;
 8003778:	687b      	ldr	r3, [r7, #4]
 800377a:	681b      	ldr	r3, [r3, #0]
 800377c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
	}
#endif  /* STM32L431xx STM32L432xx STM32L433xx STM32L442xx STM32L443xx                         */
	/* STM32L471xx STM32L475xx STM32L476xx STM32L485xx STM32L486xx STM32L496xx STM32L4A6xx */
	/* STM32L4P5xx STM32L4Q5xx                                                             */
	/* STM32L4R5xx STM32L4R7xx STM32L4R9xx STM32L4S5xx STM32L4S7xx STM32L4S9xx             */
}
 800377e:	4618      	mov	r0, r3
 8003780:	370c      	adds	r7, #12
 8003782:	46bd      	mov	sp, r7
 8003784:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003788:	4770      	bx	lr

0800378a <HAL_DAC_ConfigChannel>:
 *            @arg DAC_CHANNEL_1: DAC Channel1 selected
 *            @arg DAC_CHANNEL_2: DAC Channel2 selected (Whenever present)
 * @retval HAL status
 */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef *hdac,
		DAC_ChannelConfTypeDef *sConfig, uint32_t Channel) {
 800378a:	b580      	push	{r7, lr}
 800378c:	b088      	sub	sp, #32
 800378e:	af00      	add	r7, sp, #0
 8003790:	60f8      	str	r0, [r7, #12]
 8003792:	60b9      	str	r1, [r7, #8]
 8003794:	607a      	str	r2, [r7, #4]
	uint32_t tmpreg1;
	uint32_t tmpreg2;
	uint32_t tickstart = 0U;
 8003796:	2300      	movs	r3, #0
 8003798:	61fb      	str	r3, [r7, #28]
				IS_DAC_REFRESHTIME(sConfig->DAC_SampleAndHoldConfig.DAC_RefreshTime));
	}
	assert_param(IS_DAC_CHANNEL(Channel));

	/* Process locked */
	__HAL_LOCK(hdac);
 800379a:	68fb      	ldr	r3, [r7, #12]
 800379c:	795b      	ldrb	r3, [r3, #5]
 800379e:	2b01      	cmp	r3, #1
 80037a0:	d101      	bne.n	80037a6 <HAL_DAC_ConfigChannel+0x1c>
 80037a2:	2302      	movs	r3, #2
 80037a4:	e114      	b.n	80039d0 <HAL_DAC_ConfigChannel+0x246>
 80037a6:	68fb      	ldr	r3, [r7, #12]
 80037a8:	2201      	movs	r2, #1
 80037aa:	715a      	strb	r2, [r3, #5]

	/* Change DAC state */
	hdac->State = HAL_DAC_STATE_BUSY;
 80037ac:	68fb      	ldr	r3, [r7, #12]
 80037ae:	2202      	movs	r2, #2
 80037b0:	711a      	strb	r2, [r3, #4]

	if (sConfig->DAC_SampleAndHold == DAC_SAMPLEANDHOLD_ENABLE)
 80037b2:	68bb      	ldr	r3, [r7, #8]
 80037b4:	681b      	ldr	r3, [r3, #0]
 80037b6:	2b04      	cmp	r3, #4
 80037b8:	f040 8081 	bne.w	80038be <HAL_DAC_ConfigChannel+0x134>
	/* Sample on old configuration */
	{
		/* Get timeout */
		tickstart = HAL_GetTick();
 80037bc:	f7fd fe04 	bl	80013c8 <HAL_GetTick>
 80037c0:	61f8      	str	r0, [r7, #28]

		if (Channel == DAC_CHANNEL_1) {
 80037c2:	687b      	ldr	r3, [r7, #4]
 80037c4:	2b00      	cmp	r3, #0
 80037c6:	d140      	bne.n	800384a <HAL_DAC_ConfigChannel+0xc0>

			/* SHSR1 can be written when BWST1 is cleared */
			while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL) {
 80037c8:	e018      	b.n	80037fc <HAL_DAC_ConfigChannel+0x72>
				/* Check for the Timeout */
				if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG) {
 80037ca:	f7fd fdfd 	bl	80013c8 <HAL_GetTick>
 80037ce:	4602      	mov	r2, r0
 80037d0:	69fb      	ldr	r3, [r7, #28]
 80037d2:	1ad3      	subs	r3, r2, r3
 80037d4:	2b01      	cmp	r3, #1
 80037d6:	d911      	bls.n	80037fc <HAL_DAC_ConfigChannel+0x72>
					/* New check to avoid false timeout detection in case of preemption */
					if (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL) {
 80037d8:	68fb      	ldr	r3, [r7, #12]
 80037da:	681b      	ldr	r3, [r3, #0]
 80037dc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80037de:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80037e2:	2b00      	cmp	r3, #0
 80037e4:	d00a      	beq.n	80037fc <HAL_DAC_ConfigChannel+0x72>
						/* Update error code */
						SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 80037e6:	68fb      	ldr	r3, [r7, #12]
 80037e8:	691b      	ldr	r3, [r3, #16]
 80037ea:	f043 0208 	orr.w	r2, r3, #8
 80037ee:	68fb      	ldr	r3, [r7, #12]
 80037f0:	611a      	str	r2, [r3, #16]

						/* Change the DMA state */
						hdac->State = HAL_DAC_STATE_TIMEOUT;
 80037f2:	68fb      	ldr	r3, [r7, #12]
 80037f4:	2203      	movs	r2, #3
 80037f6:	711a      	strb	r2, [r3, #4]

						return HAL_TIMEOUT;
 80037f8:	2303      	movs	r3, #3
 80037fa:	e0e9      	b.n	80039d0 <HAL_DAC_ConfigChannel+0x246>
			while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL) {
 80037fc:	68fb      	ldr	r3, [r7, #12]
 80037fe:	681b      	ldr	r3, [r3, #0]
 8003800:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003802:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8003806:	2b00      	cmp	r3, #0
 8003808:	d1df      	bne.n	80037ca <HAL_DAC_ConfigChannel+0x40>
					}
				}
			}
			HAL_Delay(1);
 800380a:	2001      	movs	r0, #1
 800380c:	f7fd fde8 	bl	80013e0 <HAL_Delay>
			hdac->Instance->SHSR1 =
 8003810:	68fb      	ldr	r3, [r7, #12]
 8003812:	681b      	ldr	r3, [r3, #0]
					sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 8003814:	68ba      	ldr	r2, [r7, #8]
 8003816:	6992      	ldr	r2, [r2, #24]
			hdac->Instance->SHSR1 =
 8003818:	641a      	str	r2, [r3, #64]	; 0x40
 800381a:	e023      	b.n	8003864 <HAL_DAC_ConfigChannel+0xda>
		{
			/* SHSR2 can be written when BWST2 is cleared */

			while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL) {
				/* Check for the Timeout */
				if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG) {
 800381c:	f7fd fdd4 	bl	80013c8 <HAL_GetTick>
 8003820:	4602      	mov	r2, r0
 8003822:	69fb      	ldr	r3, [r7, #28]
 8003824:	1ad3      	subs	r3, r2, r3
 8003826:	2b01      	cmp	r3, #1
 8003828:	d90f      	bls.n	800384a <HAL_DAC_ConfigChannel+0xc0>
					/* New check to avoid false timeout detection in case of preemption */
					if (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL) {
 800382a:	68fb      	ldr	r3, [r7, #12]
 800382c:	681b      	ldr	r3, [r3, #0]
 800382e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003830:	2b00      	cmp	r3, #0
 8003832:	da0a      	bge.n	800384a <HAL_DAC_ConfigChannel+0xc0>
						/* Update error code */
						SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 8003834:	68fb      	ldr	r3, [r7, #12]
 8003836:	691b      	ldr	r3, [r3, #16]
 8003838:	f043 0208 	orr.w	r2, r3, #8
 800383c:	68fb      	ldr	r3, [r7, #12]
 800383e:	611a      	str	r2, [r3, #16]

						/* Change the DMA state */
						hdac->State = HAL_DAC_STATE_TIMEOUT;
 8003840:	68fb      	ldr	r3, [r7, #12]
 8003842:	2203      	movs	r2, #3
 8003844:	711a      	strb	r2, [r3, #4]

						return HAL_TIMEOUT;
 8003846:	2303      	movs	r3, #3
 8003848:	e0c2      	b.n	80039d0 <HAL_DAC_ConfigChannel+0x246>
			while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL) {
 800384a:	68fb      	ldr	r3, [r7, #12]
 800384c:	681b      	ldr	r3, [r3, #0]
 800384e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003850:	2b00      	cmp	r3, #0
 8003852:	dbe3      	blt.n	800381c <HAL_DAC_ConfigChannel+0x92>
					}
				}
			}
			HAL_Delay(1U);
 8003854:	2001      	movs	r0, #1
 8003856:	f7fd fdc3 	bl	80013e0 <HAL_Delay>
			hdac->Instance->SHSR2 =
 800385a:	68fb      	ldr	r3, [r7, #12]
 800385c:	681b      	ldr	r3, [r3, #0]
					sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 800385e:	68ba      	ldr	r2, [r7, #8]
 8003860:	6992      	ldr	r2, [r2, #24]
			hdac->Instance->SHSR2 =
 8003862:	645a      	str	r2, [r3, #68]	; 0x44
		}
#endif /* STM32L451xx STM32L452xx STM32L462xx */

		/* HoldTime */
		MODIFY_REG(hdac->Instance->SHHR, DAC_SHHR_THOLD1 << (Channel & 0x10UL),
 8003864:	68fb      	ldr	r3, [r7, #12]
 8003866:	681b      	ldr	r3, [r3, #0]
 8003868:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800386a:	687b      	ldr	r3, [r7, #4]
 800386c:	f003 0310 	and.w	r3, r3, #16
 8003870:	f240 31ff 	movw	r1, #1023	; 0x3ff
 8003874:	fa01 f303 	lsl.w	r3, r1, r3
 8003878:	43db      	mvns	r3, r3
 800387a:	ea02 0103 	and.w	r1, r2, r3
 800387e:	68bb      	ldr	r3, [r7, #8]
 8003880:	69da      	ldr	r2, [r3, #28]
 8003882:	687b      	ldr	r3, [r7, #4]
 8003884:	f003 0310 	and.w	r3, r3, #16
 8003888:	409a      	lsls	r2, r3
 800388a:	68fb      	ldr	r3, [r7, #12]
 800388c:	681b      	ldr	r3, [r3, #0]
 800388e:	430a      	orrs	r2, r1
 8003890:	649a      	str	r2, [r3, #72]	; 0x48
				(sConfig->DAC_SampleAndHoldConfig.DAC_HoldTime)
						<< (Channel & 0x10UL));
		/* RefreshTime */
		MODIFY_REG(hdac->Instance->SHRR,
 8003892:	68fb      	ldr	r3, [r7, #12]
 8003894:	681b      	ldr	r3, [r3, #0]
 8003896:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	f003 0310 	and.w	r3, r3, #16
 800389e:	21ff      	movs	r1, #255	; 0xff
 80038a0:	fa01 f303 	lsl.w	r3, r1, r3
 80038a4:	43db      	mvns	r3, r3
 80038a6:	ea02 0103 	and.w	r1, r2, r3
 80038aa:	68bb      	ldr	r3, [r7, #8]
 80038ac:	6a1a      	ldr	r2, [r3, #32]
 80038ae:	687b      	ldr	r3, [r7, #4]
 80038b0:	f003 0310 	and.w	r3, r3, #16
 80038b4:	409a      	lsls	r2, r3
 80038b6:	68fb      	ldr	r3, [r7, #12]
 80038b8:	681b      	ldr	r3, [r3, #0]
 80038ba:	430a      	orrs	r2, r1
 80038bc:	64da      	str	r2, [r3, #76]	; 0x4c
				DAC_SHRR_TREFRESH1 << (Channel & 0x10UL),
				(sConfig->DAC_SampleAndHoldConfig.DAC_RefreshTime)
						<< (Channel & 0x10UL));
	}

	if (sConfig->DAC_UserTrimming == DAC_TRIMMING_USER)
 80038be:	68bb      	ldr	r3, [r7, #8]
 80038c0:	691b      	ldr	r3, [r3, #16]
 80038c2:	2b01      	cmp	r3, #1
 80038c4:	d11d      	bne.n	8003902 <HAL_DAC_ConfigChannel+0x178>
	/* USER TRIMMING */
	{
		/* Get the DAC CCR value */
		tmpreg1 = hdac->Instance->CCR;
 80038c6:	68fb      	ldr	r3, [r7, #12]
 80038c8:	681b      	ldr	r3, [r3, #0]
 80038ca:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80038cc:	61bb      	str	r3, [r7, #24]
		/* Clear trimming value */
		tmpreg1 &= ~(((uint32_t) (DAC_CCR_OTRIM1)) << (Channel & 0x10UL));
 80038ce:	687b      	ldr	r3, [r7, #4]
 80038d0:	f003 0310 	and.w	r3, r3, #16
 80038d4:	221f      	movs	r2, #31
 80038d6:	fa02 f303 	lsl.w	r3, r2, r3
 80038da:	43db      	mvns	r3, r3
 80038dc:	69ba      	ldr	r2, [r7, #24]
 80038de:	4013      	ands	r3, r2
 80038e0:	61bb      	str	r3, [r7, #24]
		/* Configure for the selected trimming offset */
		tmpreg2 = sConfig->DAC_TrimmingValue;
 80038e2:	68bb      	ldr	r3, [r7, #8]
 80038e4:	695b      	ldr	r3, [r3, #20]
 80038e6:	617b      	str	r3, [r7, #20]
		/* Calculate CCR register value depending on DAC_Channel */
		tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	f003 0310 	and.w	r3, r3, #16
 80038ee:	697a      	ldr	r2, [r7, #20]
 80038f0:	fa02 f303 	lsl.w	r3, r2, r3
 80038f4:	69ba      	ldr	r2, [r7, #24]
 80038f6:	4313      	orrs	r3, r2
 80038f8:	61bb      	str	r3, [r7, #24]
		/* Write to DAC CCR */
		hdac->Instance->CCR = tmpreg1;
 80038fa:	68fb      	ldr	r3, [r7, #12]
 80038fc:	681b      	ldr	r3, [r3, #0]
 80038fe:	69ba      	ldr	r2, [r7, #24]
 8003900:	639a      	str	r2, [r3, #56]	; 0x38
	}
	/* else factory trimming is used (factory setting are available at reset)*/
	/* SW Nothing has nothing to do */

	/* Get the DAC MCR value */
	tmpreg1 = hdac->Instance->MCR;
 8003902:	68fb      	ldr	r3, [r7, #12]
 8003904:	681b      	ldr	r3, [r3, #0]
 8003906:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003908:	61bb      	str	r3, [r7, #24]
	/* Clear DAC_MCR_MODEx bits */
	tmpreg1 &= ~(((uint32_t) (DAC_MCR_MODE1)) << (Channel & 0x10UL));
 800390a:	687b      	ldr	r3, [r7, #4]
 800390c:	f003 0310 	and.w	r3, r3, #16
 8003910:	2207      	movs	r2, #7
 8003912:	fa02 f303 	lsl.w	r3, r2, r3
 8003916:	43db      	mvns	r3, r3
 8003918:	69ba      	ldr	r2, [r7, #24]
 800391a:	4013      	ands	r3, r2
 800391c:	61bb      	str	r3, [r7, #24]
	/* Configure for the selected DAC channel: mode, buffer output & on chip peripheral connect */
	tmpreg2 = (sConfig->DAC_SampleAndHold | sConfig->DAC_OutputBuffer
 800391e:	68bb      	ldr	r3, [r7, #8]
 8003920:	681a      	ldr	r2, [r3, #0]
 8003922:	68bb      	ldr	r3, [r7, #8]
 8003924:	689b      	ldr	r3, [r3, #8]
 8003926:	431a      	orrs	r2, r3
			| sConfig->DAC_ConnectOnChipPeripheral);
 8003928:	68bb      	ldr	r3, [r7, #8]
 800392a:	68db      	ldr	r3, [r3, #12]
	tmpreg2 = (sConfig->DAC_SampleAndHold | sConfig->DAC_OutputBuffer
 800392c:	4313      	orrs	r3, r2
 800392e:	617b      	str	r3, [r7, #20]
	/* Calculate MCR register value depending on DAC_Channel */
	tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	f003 0310 	and.w	r3, r3, #16
 8003936:	697a      	ldr	r2, [r7, #20]
 8003938:	fa02 f303 	lsl.w	r3, r2, r3
 800393c:	69ba      	ldr	r2, [r7, #24]
 800393e:	4313      	orrs	r3, r2
 8003940:	61bb      	str	r3, [r7, #24]
	/* Write to DAC MCR */
	hdac->Instance->MCR = tmpreg1;
 8003942:	68fb      	ldr	r3, [r7, #12]
 8003944:	681b      	ldr	r3, [r3, #0]
 8003946:	69ba      	ldr	r2, [r7, #24]
 8003948:	63da      	str	r2, [r3, #60]	; 0x3c

	/* DAC in normal operating mode hence clear DAC_CR_CENx bit */
	CLEAR_BIT(hdac->Instance->CR, DAC_CR_CEN1 << (Channel & 0x10UL));
 800394a:	68fb      	ldr	r3, [r7, #12]
 800394c:	681b      	ldr	r3, [r3, #0]
 800394e:	6819      	ldr	r1, [r3, #0]
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	f003 0310 	and.w	r3, r3, #16
 8003956:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800395a:	fa02 f303 	lsl.w	r3, r2, r3
 800395e:	43da      	mvns	r2, r3
 8003960:	68fb      	ldr	r3, [r7, #12]
 8003962:	681b      	ldr	r3, [r3, #0]
 8003964:	400a      	ands	r2, r1
 8003966:	601a      	str	r2, [r3, #0]

	/* Get the DAC CR value */
	tmpreg1 = hdac->Instance->CR;
 8003968:	68fb      	ldr	r3, [r7, #12]
 800396a:	681b      	ldr	r3, [r3, #0]
 800396c:	681b      	ldr	r3, [r3, #0]
 800396e:	61bb      	str	r3, [r7, #24]
	/* Clear TENx, TSELx, WAVEx and MAMPx bits */
	tmpreg1 &= ~(((uint32_t) (DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1
			| DAC_CR_TEN1)) << (Channel & 0x10UL));
 8003970:	687b      	ldr	r3, [r7, #4]
 8003972:	f003 0310 	and.w	r3, r3, #16
 8003976:	f640 72fc 	movw	r2, #4092	; 0xffc
 800397a:	fa02 f303 	lsl.w	r3, r2, r3
	tmpreg1 &= ~(((uint32_t) (DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1
 800397e:	43db      	mvns	r3, r3
 8003980:	69ba      	ldr	r2, [r7, #24]
 8003982:	4013      	ands	r3, r2
 8003984:	61bb      	str	r3, [r7, #24]
	/* Configure for the selected DAC channel: trigger */
	/* Set TSELx and TENx bits according to DAC_Trigger value */
	tmpreg2 = sConfig->DAC_Trigger;
 8003986:	68bb      	ldr	r3, [r7, #8]
 8003988:	685b      	ldr	r3, [r3, #4]
 800398a:	617b      	str	r3, [r7, #20]
	/* Calculate CR register value depending on DAC_Channel */
	tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 800398c:	687b      	ldr	r3, [r7, #4]
 800398e:	f003 0310 	and.w	r3, r3, #16
 8003992:	697a      	ldr	r2, [r7, #20]
 8003994:	fa02 f303 	lsl.w	r3, r2, r3
 8003998:	69ba      	ldr	r2, [r7, #24]
 800399a:	4313      	orrs	r3, r2
 800399c:	61bb      	str	r3, [r7, #24]
  }

#endif /* STM32L4P5xx STM32L4Q5xx STM32L4R5xx STM32L4R7xx STM32L4R9xx STM32L4S5xx STM32L4S7xx STM32L4S9xx */

	/* Write to DAC CR */
	hdac->Instance->CR = tmpreg1;
 800399e:	68fb      	ldr	r3, [r7, #12]
 80039a0:	681b      	ldr	r3, [r3, #0]
 80039a2:	69ba      	ldr	r2, [r7, #24]
 80039a4:	601a      	str	r2, [r3, #0]
	/* Disable wave generation */
	hdac->Instance->CR &= ~(DAC_CR_WAVE1 << (Channel & 0x10UL));
 80039a6:	68fb      	ldr	r3, [r7, #12]
 80039a8:	681b      	ldr	r3, [r3, #0]
 80039aa:	6819      	ldr	r1, [r3, #0]
 80039ac:	687b      	ldr	r3, [r7, #4]
 80039ae:	f003 0310 	and.w	r3, r3, #16
 80039b2:	22c0      	movs	r2, #192	; 0xc0
 80039b4:	fa02 f303 	lsl.w	r3, r2, r3
 80039b8:	43da      	mvns	r2, r3
 80039ba:	68fb      	ldr	r3, [r7, #12]
 80039bc:	681b      	ldr	r3, [r3, #0]
 80039be:	400a      	ands	r2, r1
 80039c0:	601a      	str	r2, [r3, #0]

	/* Change DAC state */
	hdac->State = HAL_DAC_STATE_READY;
 80039c2:	68fb      	ldr	r3, [r7, #12]
 80039c4:	2201      	movs	r2, #1
 80039c6:	711a      	strb	r2, [r3, #4]

	/* Process unlocked */
	__HAL_UNLOCK(hdac);
 80039c8:	68fb      	ldr	r3, [r7, #12]
 80039ca:	2200      	movs	r2, #0
 80039cc:	715a      	strb	r2, [r3, #5]

	/* Return function status */
	return HAL_OK;
 80039ce:	2300      	movs	r3, #0
}
 80039d0:	4618      	mov	r0, r3
 80039d2:	3720      	adds	r7, #32
 80039d4:	46bd      	mov	sp, r7
 80039d6:	bd80      	pop	{r7, pc}

080039d8 <DAC_DMAConvCpltCh1>:
 * @brief  DMA conversion complete callback.
 * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
 *                the configuration information for the specified DMA module.
 * @retval None
 */
void DAC_DMAConvCpltCh1(DMA_HandleTypeDef *hdma) {
 80039d8:	b580      	push	{r7, lr}
 80039da:	b084      	sub	sp, #16
 80039dc:	af00      	add	r7, sp, #0
 80039de:	6078      	str	r0, [r7, #4]
	DAC_HandleTypeDef *hdac =
 80039e0:	687b      	ldr	r3, [r7, #4]
 80039e2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80039e4:	60fb      	str	r3, [r7, #12]
			(DAC_HandleTypeDef*) ((DMA_HandleTypeDef*) hdma)->Parent;

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvCpltCallbackCh1(hdac);
#else
	HAL_DAC_ConvCpltCallbackCh1(hdac);
 80039e6:	68f8      	ldr	r0, [r7, #12]
 80039e8:	f7ff fe92 	bl	8003710 <HAL_DAC_ConvCpltCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

	hdac->State = HAL_DAC_STATE_READY;
 80039ec:	68fb      	ldr	r3, [r7, #12]
 80039ee:	2201      	movs	r2, #1
 80039f0:	711a      	strb	r2, [r3, #4]
}
 80039f2:	bf00      	nop
 80039f4:	3710      	adds	r7, #16
 80039f6:	46bd      	mov	sp, r7
 80039f8:	bd80      	pop	{r7, pc}

080039fa <DAC_DMAHalfConvCpltCh1>:
 * @brief  DMA half transfer complete callback.
 * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
 *                the configuration information for the specified DMA module.
 * @retval None
 */
void DAC_DMAHalfConvCpltCh1(DMA_HandleTypeDef *hdma) {
 80039fa:	b580      	push	{r7, lr}
 80039fc:	b084      	sub	sp, #16
 80039fe:	af00      	add	r7, sp, #0
 8003a00:	6078      	str	r0, [r7, #4]
	DAC_HandleTypeDef *hdac =
 8003a02:	687b      	ldr	r3, [r7, #4]
 8003a04:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003a06:	60fb      	str	r3, [r7, #12]
			(DAC_HandleTypeDef*) ((DMA_HandleTypeDef*) hdma)->Parent;
	/* Conversion complete callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvHalfCpltCallbackCh1(hdac);
#else
	HAL_DAC_ConvHalfCpltCallbackCh1(hdac);
 8003a08:	68f8      	ldr	r0, [r7, #12]
 8003a0a:	f7ff fe8b 	bl	8003724 <HAL_DAC_ConvHalfCpltCallbackCh1>
#endif  /* USE_HAL_DAC_REGISTER_CALLBACKS */
}
 8003a0e:	bf00      	nop
 8003a10:	3710      	adds	r7, #16
 8003a12:	46bd      	mov	sp, r7
 8003a14:	bd80      	pop	{r7, pc}

08003a16 <DAC_DMAErrorCh1>:
 * @brief  DMA error callback
 * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
 *                the configuration information for the specified DMA module.
 * @retval None
 */
void DAC_DMAErrorCh1(DMA_HandleTypeDef *hdma) {
 8003a16:	b580      	push	{r7, lr}
 8003a18:	b084      	sub	sp, #16
 8003a1a:	af00      	add	r7, sp, #0
 8003a1c:	6078      	str	r0, [r7, #4]
	DAC_HandleTypeDef *hdac =
 8003a1e:	687b      	ldr	r3, [r7, #4]
 8003a20:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003a22:	60fb      	str	r3, [r7, #12]
			(DAC_HandleTypeDef*) ((DMA_HandleTypeDef*) hdma)->Parent;

	/* Set DAC error code to DMA error */
	hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 8003a24:	68fb      	ldr	r3, [r7, #12]
 8003a26:	691b      	ldr	r3, [r3, #16]
 8003a28:	f043 0204 	orr.w	r2, r3, #4
 8003a2c:	68fb      	ldr	r3, [r7, #12]
 8003a2e:	611a      	str	r2, [r3, #16]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ErrorCallbackCh1(hdac);
#else
	HAL_DAC_ErrorCallbackCh1(hdac);
 8003a30:	68f8      	ldr	r0, [r7, #12]
 8003a32:	f7ff fe81 	bl	8003738 <HAL_DAC_ErrorCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

	hdac->State = HAL_DAC_STATE_READY;
 8003a36:	68fb      	ldr	r3, [r7, #12]
 8003a38:	2201      	movs	r2, #1
 8003a3a:	711a      	strb	r2, [r3, #4]
}
 8003a3c:	bf00      	nop
 8003a3e:	3710      	adds	r7, #16
 8003a40:	46bd      	mov	sp, r7
 8003a42:	bd80      	pop	{r7, pc}

08003a44 <HAL_DACEx_ConvCpltCallbackCh2>:
 * @brief  Conversion complete callback in non-blocking mode for Channel2.
 * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
 *         the configuration information for the specified DAC.
 * @retval None
 */
__weak void HAL_DACEx_ConvCpltCallbackCh2(DAC_HandleTypeDef *hdac) {
 8003a44:	b480      	push	{r7}
 8003a46:	b083      	sub	sp, #12
 8003a48:	af00      	add	r7, sp, #0
 8003a4a:	6078      	str	r0, [r7, #4]
	UNUSED(hdac);

	/* NOTE : This function should not be modified, when the callback is needed,
	 the HAL_DACEx_ConvCpltCallbackCh2 could be implemented in the user file
	 */
}
 8003a4c:	bf00      	nop
 8003a4e:	370c      	adds	r7, #12
 8003a50:	46bd      	mov	sp, r7
 8003a52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a56:	4770      	bx	lr

08003a58 <HAL_DACEx_ConvHalfCpltCallbackCh2>:
 * @brief  Conversion half DMA transfer callback in non-blocking mode for Channel2.
 * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
 *         the configuration information for the specified DAC.
 * @retval None
 */
__weak void HAL_DACEx_ConvHalfCpltCallbackCh2(DAC_HandleTypeDef *hdac) {
 8003a58:	b480      	push	{r7}
 8003a5a:	b083      	sub	sp, #12
 8003a5c:	af00      	add	r7, sp, #0
 8003a5e:	6078      	str	r0, [r7, #4]
	UNUSED(hdac);

	/* NOTE : This function should not be modified, when the callback is needed,
	 the HAL_DACEx_ConvHalfCpltCallbackCh2 could be implemented in the user file
	 */
}
 8003a60:	bf00      	nop
 8003a62:	370c      	adds	r7, #12
 8003a64:	46bd      	mov	sp, r7
 8003a66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a6a:	4770      	bx	lr

08003a6c <HAL_DACEx_ErrorCallbackCh2>:
 * @brief  Error DAC callback for Channel2.
 * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
 *         the configuration information for the specified DAC.
 * @retval None
 */
__weak void HAL_DACEx_ErrorCallbackCh2(DAC_HandleTypeDef *hdac) {
 8003a6c:	b480      	push	{r7}
 8003a6e:	b083      	sub	sp, #12
 8003a70:	af00      	add	r7, sp, #0
 8003a72:	6078      	str	r0, [r7, #4]
	UNUSED(hdac);

	/* NOTE : This function should not be modified, when the callback is needed,
	 the HAL_DACEx_ErrorCallbackCh2 could be implemented in the user file
	 */
}
 8003a74:	bf00      	nop
 8003a76:	370c      	adds	r7, #12
 8003a78:	46bd      	mov	sp, r7
 8003a7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a7e:	4770      	bx	lr

08003a80 <HAL_DACEx_DMAUnderrunCallbackCh2>:
 * @brief  DMA underrun DAC callback for Channel2.
 * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
 *         the configuration information for the specified DAC.
 * @retval None
 */
__weak void HAL_DACEx_DMAUnderrunCallbackCh2(DAC_HandleTypeDef *hdac) {
 8003a80:	b480      	push	{r7}
 8003a82:	b083      	sub	sp, #12
 8003a84:	af00      	add	r7, sp, #0
 8003a86:	6078      	str	r0, [r7, #4]
	UNUSED(hdac);

	/* NOTE : This function should not be modified, when the callback is needed,
	 the HAL_DACEx_DMAUnderrunCallbackCh2 could be implemented in the user file
	 */
}
 8003a88:	bf00      	nop
 8003a8a:	370c      	adds	r7, #12
 8003a8c:	46bd      	mov	sp, r7
 8003a8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a92:	4770      	bx	lr

08003a94 <DAC_DMAConvCpltCh2>:
 * @brief  DMA conversion complete callback.
 * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
 *                the configuration information for the specified DMA module.
 * @retval None
 */
void DAC_DMAConvCpltCh2(DMA_HandleTypeDef *hdma) {
 8003a94:	b580      	push	{r7, lr}
 8003a96:	b084      	sub	sp, #16
 8003a98:	af00      	add	r7, sp, #0
 8003a9a:	6078      	str	r0, [r7, #4]
	DAC_HandleTypeDef *hdac =
 8003a9c:	687b      	ldr	r3, [r7, #4]
 8003a9e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003aa0:	60fb      	str	r3, [r7, #12]
			(DAC_HandleTypeDef*) ((DMA_HandleTypeDef*) hdma)->Parent;

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvCpltCallbackCh2(hdac);
#else
	HAL_DACEx_ConvCpltCallbackCh2(hdac);
 8003aa2:	68f8      	ldr	r0, [r7, #12]
 8003aa4:	f7ff ffce 	bl	8003a44 <HAL_DACEx_ConvCpltCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

	hdac->State = HAL_DAC_STATE_READY;
 8003aa8:	68fb      	ldr	r3, [r7, #12]
 8003aaa:	2201      	movs	r2, #1
 8003aac:	711a      	strb	r2, [r3, #4]
}
 8003aae:	bf00      	nop
 8003ab0:	3710      	adds	r7, #16
 8003ab2:	46bd      	mov	sp, r7
 8003ab4:	bd80      	pop	{r7, pc}

08003ab6 <DAC_DMAHalfConvCpltCh2>:
 * @brief  DMA half transfer complete callback.
 * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
 *                the configuration information for the specified DMA module.
 * @retval None
 */
void DAC_DMAHalfConvCpltCh2(DMA_HandleTypeDef *hdma) {
 8003ab6:	b580      	push	{r7, lr}
 8003ab8:	b084      	sub	sp, #16
 8003aba:	af00      	add	r7, sp, #0
 8003abc:	6078      	str	r0, [r7, #4]
	DAC_HandleTypeDef *hdac =
 8003abe:	687b      	ldr	r3, [r7, #4]
 8003ac0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003ac2:	60fb      	str	r3, [r7, #12]
			(DAC_HandleTypeDef*) ((DMA_HandleTypeDef*) hdma)->Parent;
	/* Conversion complete callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvHalfCpltCallbackCh2(hdac);
#else
	HAL_DACEx_ConvHalfCpltCallbackCh2(hdac);
 8003ac4:	68f8      	ldr	r0, [r7, #12]
 8003ac6:	f7ff ffc7 	bl	8003a58 <HAL_DACEx_ConvHalfCpltCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
}
 8003aca:	bf00      	nop
 8003acc:	3710      	adds	r7, #16
 8003ace:	46bd      	mov	sp, r7
 8003ad0:	bd80      	pop	{r7, pc}

08003ad2 <DAC_DMAErrorCh2>:
 * @brief  DMA error callback.
 * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
 *                the configuration information for the specified DMA module.
 * @retval None
 */
void DAC_DMAErrorCh2(DMA_HandleTypeDef *hdma) {
 8003ad2:	b580      	push	{r7, lr}
 8003ad4:	b084      	sub	sp, #16
 8003ad6:	af00      	add	r7, sp, #0
 8003ad8:	6078      	str	r0, [r7, #4]
	DAC_HandleTypeDef *hdac =
 8003ada:	687b      	ldr	r3, [r7, #4]
 8003adc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003ade:	60fb      	str	r3, [r7, #12]
			(DAC_HandleTypeDef*) ((DMA_HandleTypeDef*) hdma)->Parent;

	/* Set DAC error code to DMA error */
	hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 8003ae0:	68fb      	ldr	r3, [r7, #12]
 8003ae2:	691b      	ldr	r3, [r3, #16]
 8003ae4:	f043 0204 	orr.w	r2, r3, #4
 8003ae8:	68fb      	ldr	r3, [r7, #12]
 8003aea:	611a      	str	r2, [r3, #16]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ErrorCallbackCh2(hdac);
#else
	HAL_DACEx_ErrorCallbackCh2(hdac);
 8003aec:	68f8      	ldr	r0, [r7, #12]
 8003aee:	f7ff ffbd 	bl	8003a6c <HAL_DACEx_ErrorCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

	hdac->State = HAL_DAC_STATE_READY;
 8003af2:	68fb      	ldr	r3, [r7, #12]
 8003af4:	2201      	movs	r2, #1
 8003af6:	711a      	strb	r2, [r3, #4]
}
 8003af8:	bf00      	nop
 8003afa:	3710      	adds	r7, #16
 8003afc:	46bd      	mov	sp, r7
 8003afe:	bd80      	pop	{r7, pc}

08003b00 <HAL_DMA_Init>:
 *         parameters in the DMA_InitTypeDef and initialize the associated handle.
 * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
 *              the configuration information for the specified DMA Channel.
 * @retval HAL status
 */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma) {
 8003b00:	b480      	push	{r7}
 8003b02:	b085      	sub	sp, #20
 8003b04:	af00      	add	r7, sp, #0
 8003b06:	6078      	str	r0, [r7, #4]
	uint32_t tmp;

	/* Check the DMA handle allocation */
	if (hdma == NULL) {
 8003b08:	687b      	ldr	r3, [r7, #4]
 8003b0a:	2b00      	cmp	r3, #0
 8003b0c:	d101      	bne.n	8003b12 <HAL_DMA_Init+0x12>
		return HAL_ERROR;
 8003b0e:	2301      	movs	r3, #1
 8003b10:	e098      	b.n	8003c44 <HAL_DMA_Init+0x144>
	assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

	assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

	/* Compute the channel index */
	if ((uint32_t) (hdma->Instance) < (uint32_t) (DMA2_Channel1)) {
 8003b12:	687b      	ldr	r3, [r7, #4]
 8003b14:	681b      	ldr	r3, [r3, #0]
 8003b16:	461a      	mov	r2, r3
 8003b18:	4b4d      	ldr	r3, [pc, #308]	; (8003c50 <HAL_DMA_Init+0x150>)
 8003b1a:	429a      	cmp	r2, r3
 8003b1c:	d80f      	bhi.n	8003b3e <HAL_DMA_Init+0x3e>
		/* DMA1 */
		hdma->ChannelIndex = (((uint32_t) hdma->Instance
 8003b1e:	687b      	ldr	r3, [r7, #4]
 8003b20:	681b      	ldr	r3, [r3, #0]
 8003b22:	461a      	mov	r2, r3
				- (uint32_t) DMA1_Channel1)
 8003b24:	4b4b      	ldr	r3, [pc, #300]	; (8003c54 <HAL_DMA_Init+0x154>)
 8003b26:	4413      	add	r3, r2
				/ ((uint32_t) DMA1_Channel2 - (uint32_t) DMA1_Channel1)) << 2U;
 8003b28:	4a4b      	ldr	r2, [pc, #300]	; (8003c58 <HAL_DMA_Init+0x158>)
 8003b2a:	fba2 2303 	umull	r2, r3, r2, r3
 8003b2e:	091b      	lsrs	r3, r3, #4
 8003b30:	009a      	lsls	r2, r3, #2
		hdma->ChannelIndex = (((uint32_t) hdma->Instance
 8003b32:	687b      	ldr	r3, [r7, #4]
 8003b34:	645a      	str	r2, [r3, #68]	; 0x44
		hdma->DmaBaseAddress = DMA1;
 8003b36:	687b      	ldr	r3, [r7, #4]
 8003b38:	4a48      	ldr	r2, [pc, #288]	; (8003c5c <HAL_DMA_Init+0x15c>)
 8003b3a:	641a      	str	r2, [r3, #64]	; 0x40
 8003b3c:	e00e      	b.n	8003b5c <HAL_DMA_Init+0x5c>
	} else {
		/* DMA2 */
		hdma->ChannelIndex = (((uint32_t) hdma->Instance
 8003b3e:	687b      	ldr	r3, [r7, #4]
 8003b40:	681b      	ldr	r3, [r3, #0]
 8003b42:	461a      	mov	r2, r3
				- (uint32_t) DMA2_Channel1)
 8003b44:	4b46      	ldr	r3, [pc, #280]	; (8003c60 <HAL_DMA_Init+0x160>)
 8003b46:	4413      	add	r3, r2
				/ ((uint32_t) DMA2_Channel2 - (uint32_t) DMA2_Channel1)) << 2U;
 8003b48:	4a43      	ldr	r2, [pc, #268]	; (8003c58 <HAL_DMA_Init+0x158>)
 8003b4a:	fba2 2303 	umull	r2, r3, r2, r3
 8003b4e:	091b      	lsrs	r3, r3, #4
 8003b50:	009a      	lsls	r2, r3, #2
		hdma->ChannelIndex = (((uint32_t) hdma->Instance
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	645a      	str	r2, [r3, #68]	; 0x44
		hdma->DmaBaseAddress = DMA2;
 8003b56:	687b      	ldr	r3, [r7, #4]
 8003b58:	4a42      	ldr	r2, [pc, #264]	; (8003c64 <HAL_DMA_Init+0x164>)
 8003b5a:	641a      	str	r2, [r3, #64]	; 0x40
	}

	/* Change DMA peripheral state */
	hdma->State = HAL_DMA_STATE_BUSY;
 8003b5c:	687b      	ldr	r3, [r7, #4]
 8003b5e:	2202      	movs	r2, #2
 8003b60:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

	/* Get the CR register value */
	tmp = hdma->Instance->CCR;
 8003b64:	687b      	ldr	r3, [r7, #4]
 8003b66:	681b      	ldr	r3, [r3, #0]
 8003b68:	681b      	ldr	r3, [r3, #0]
 8003b6a:	60fb      	str	r3, [r7, #12]

	/* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
	tmp &= ((uint32_t) ~(DMA_CCR_PL | DMA_CCR_MSIZE | DMA_CCR_PSIZE |
 8003b6c:	68fb      	ldr	r3, [r7, #12]
 8003b6e:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 8003b72:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003b76:	60fb      	str	r3, [r7, #12]
	DMA_CCR_MINC | DMA_CCR_PINC | DMA_CCR_CIRC |
	DMA_CCR_DIR | DMA_CCR_MEM2MEM));

	/* Prepare the DMA Channel configuration */
	tmp |= hdma->Init.Direction | hdma->Init.PeriphInc | hdma->Init.MemInc
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	689a      	ldr	r2, [r3, #8]
 8003b7c:	687b      	ldr	r3, [r7, #4]
 8003b7e:	68db      	ldr	r3, [r3, #12]
 8003b80:	431a      	orrs	r2, r3
 8003b82:	687b      	ldr	r3, [r7, #4]
 8003b84:	691b      	ldr	r3, [r3, #16]
 8003b86:	431a      	orrs	r2, r3
			| hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment
 8003b88:	687b      	ldr	r3, [r7, #4]
 8003b8a:	695b      	ldr	r3, [r3, #20]
 8003b8c:	431a      	orrs	r2, r3
 8003b8e:	687b      	ldr	r3, [r7, #4]
 8003b90:	699b      	ldr	r3, [r3, #24]
 8003b92:	431a      	orrs	r2, r3
			| hdma->Init.Mode | hdma->Init.Priority;
 8003b94:	687b      	ldr	r3, [r7, #4]
 8003b96:	69db      	ldr	r3, [r3, #28]
 8003b98:	431a      	orrs	r2, r3
 8003b9a:	687b      	ldr	r3, [r7, #4]
 8003b9c:	6a1b      	ldr	r3, [r3, #32]
 8003b9e:	4313      	orrs	r3, r2
	tmp |= hdma->Init.Direction | hdma->Init.PeriphInc | hdma->Init.MemInc
 8003ba0:	68fa      	ldr	r2, [r7, #12]
 8003ba2:	4313      	orrs	r3, r2
 8003ba4:	60fb      	str	r3, [r7, #12]

	/* Write to DMA Channel CR register */
	hdma->Instance->CCR = tmp;
 8003ba6:	687b      	ldr	r3, [r7, #4]
 8003ba8:	681b      	ldr	r3, [r3, #0]
 8003baa:	68fa      	ldr	r2, [r7, #12]
 8003bac:	601a      	str	r2, [r3, #0]
#endif /* DMAMUX1 */

#if !defined (DMAMUX1)

	/* Set request selection */
	if (hdma->Init.Direction != DMA_MEMORY_TO_MEMORY) {
 8003bae:	687b      	ldr	r3, [r7, #4]
 8003bb0:	689b      	ldr	r3, [r3, #8]
 8003bb2:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8003bb6:	d039      	beq.n	8003c2c <HAL_DMA_Init+0x12c>
		/* Write to DMA channel selection register */
		if (DMA1 == hdma->DmaBaseAddress) {
 8003bb8:	687b      	ldr	r3, [r7, #4]
 8003bba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003bbc:	4a27      	ldr	r2, [pc, #156]	; (8003c5c <HAL_DMA_Init+0x15c>)
 8003bbe:	4293      	cmp	r3, r2
 8003bc0:	d11a      	bne.n	8003bf8 <HAL_DMA_Init+0xf8>
			/* Reset request selection for DMA1 Channelx */
			DMA1_CSELR->CSELR &=
 8003bc2:	4b29      	ldr	r3, [pc, #164]	; (8003c68 <HAL_DMA_Init+0x168>)
 8003bc4:	681a      	ldr	r2, [r3, #0]
					~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 8003bc6:	687b      	ldr	r3, [r7, #4]
 8003bc8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003bca:	f003 031c 	and.w	r3, r3, #28
 8003bce:	210f      	movs	r1, #15
 8003bd0:	fa01 f303 	lsl.w	r3, r1, r3
 8003bd4:	43db      	mvns	r3, r3
			DMA1_CSELR->CSELR &=
 8003bd6:	4924      	ldr	r1, [pc, #144]	; (8003c68 <HAL_DMA_Init+0x168>)
 8003bd8:	4013      	ands	r3, r2
 8003bda:	600b      	str	r3, [r1, #0]

			/* Configure request selection for DMA1 Channelx */
			DMA1_CSELR->CSELR |= (uint32_t) (hdma->Init.Request
 8003bdc:	4b22      	ldr	r3, [pc, #136]	; (8003c68 <HAL_DMA_Init+0x168>)
 8003bde:	681a      	ldr	r2, [r3, #0]
 8003be0:	687b      	ldr	r3, [r7, #4]
 8003be2:	6859      	ldr	r1, [r3, #4]
					<< (hdma->ChannelIndex & 0x1cU));
 8003be4:	687b      	ldr	r3, [r7, #4]
 8003be6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003be8:	f003 031c 	and.w	r3, r3, #28
 8003bec:	fa01 f303 	lsl.w	r3, r1, r3
			DMA1_CSELR->CSELR |= (uint32_t) (hdma->Init.Request
 8003bf0:	491d      	ldr	r1, [pc, #116]	; (8003c68 <HAL_DMA_Init+0x168>)
 8003bf2:	4313      	orrs	r3, r2
 8003bf4:	600b      	str	r3, [r1, #0]
 8003bf6:	e019      	b.n	8003c2c <HAL_DMA_Init+0x12c>
		} else /* DMA2 */
		{
			/* Reset request selection for DMA2 Channelx */
			DMA2_CSELR->CSELR &=
 8003bf8:	4b1c      	ldr	r3, [pc, #112]	; (8003c6c <HAL_DMA_Init+0x16c>)
 8003bfa:	681a      	ldr	r2, [r3, #0]
					~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 8003bfc:	687b      	ldr	r3, [r7, #4]
 8003bfe:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003c00:	f003 031c 	and.w	r3, r3, #28
 8003c04:	210f      	movs	r1, #15
 8003c06:	fa01 f303 	lsl.w	r3, r1, r3
 8003c0a:	43db      	mvns	r3, r3
			DMA2_CSELR->CSELR &=
 8003c0c:	4917      	ldr	r1, [pc, #92]	; (8003c6c <HAL_DMA_Init+0x16c>)
 8003c0e:	4013      	ands	r3, r2
 8003c10:	600b      	str	r3, [r1, #0]

			/* Configure request selection for DMA2 Channelx */
			DMA2_CSELR->CSELR |= (uint32_t) (hdma->Init.Request
 8003c12:	4b16      	ldr	r3, [pc, #88]	; (8003c6c <HAL_DMA_Init+0x16c>)
 8003c14:	681a      	ldr	r2, [r3, #0]
 8003c16:	687b      	ldr	r3, [r7, #4]
 8003c18:	6859      	ldr	r1, [r3, #4]
					<< (hdma->ChannelIndex & 0x1cU));
 8003c1a:	687b      	ldr	r3, [r7, #4]
 8003c1c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003c1e:	f003 031c 	and.w	r3, r3, #28
 8003c22:	fa01 f303 	lsl.w	r3, r1, r3
			DMA2_CSELR->CSELR |= (uint32_t) (hdma->Init.Request
 8003c26:	4911      	ldr	r1, [pc, #68]	; (8003c6c <HAL_DMA_Init+0x16c>)
 8003c28:	4313      	orrs	r3, r2
 8003c2a:	600b      	str	r3, [r1, #0]
#endif /* STM32L431xx || STM32L432xx || STM32L433xx || STM32L442xx || STM32L443xx */
	/* STM32L471xx || STM32L475xx || STM32L476xx || STM32L442xx || STM32L486xx */
	/* STM32L496xx || STM32L4A6xx                                              */

	/* Initialise the error code */
	hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003c2c:	687b      	ldr	r3, [r7, #4]
 8003c2e:	2200      	movs	r2, #0
 8003c30:	63da      	str	r2, [r3, #60]	; 0x3c

	/* Initialize the DMA state*/
	hdma->State = HAL_DMA_STATE_READY;
 8003c32:	687b      	ldr	r3, [r7, #4]
 8003c34:	2201      	movs	r2, #1
 8003c36:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

	/* Allocate lock resource and initialize it */
	hdma->Lock = HAL_UNLOCKED;
 8003c3a:	687b      	ldr	r3, [r7, #4]
 8003c3c:	2200      	movs	r2, #0
 8003c3e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

	return HAL_OK;
 8003c42:	2300      	movs	r3, #0
}
 8003c44:	4618      	mov	r0, r3
 8003c46:	3714      	adds	r7, #20
 8003c48:	46bd      	mov	sp, r7
 8003c4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c4e:	4770      	bx	lr
 8003c50:	40020407 	.word	0x40020407
 8003c54:	bffdfff8 	.word	0xbffdfff8
 8003c58:	cccccccd 	.word	0xcccccccd
 8003c5c:	40020000 	.word	0x40020000
 8003c60:	bffdfbf8 	.word	0xbffdfbf8
 8003c64:	40020400 	.word	0x40020400
 8003c68:	400200a8 	.word	0x400200a8
 8003c6c:	400204a8 	.word	0x400204a8

08003c70 <HAL_DMA_Start_IT>:
 * @param  DstAddress The destination memory Buffer address
 * @param  DataLength The length of data to be transferred from source to destination
 * @retval HAL status
 */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress,
		uint32_t DstAddress, uint32_t DataLength) {
 8003c70:	b580      	push	{r7, lr}
 8003c72:	b086      	sub	sp, #24
 8003c74:	af00      	add	r7, sp, #0
 8003c76:	60f8      	str	r0, [r7, #12]
 8003c78:	60b9      	str	r1, [r7, #8]
 8003c7a:	607a      	str	r2, [r7, #4]
 8003c7c:	603b      	str	r3, [r7, #0]
	HAL_StatusTypeDef status = HAL_OK;
 8003c7e:	2300      	movs	r3, #0
 8003c80:	75fb      	strb	r3, [r7, #23]

	/* Check the parameters */
	assert_param(IS_DMA_BUFFER_SIZE(DataLength));

	/* Process locked */
	__HAL_LOCK(hdma);
 8003c82:	68fb      	ldr	r3, [r7, #12]
 8003c84:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8003c88:	2b01      	cmp	r3, #1
 8003c8a:	d101      	bne.n	8003c90 <HAL_DMA_Start_IT+0x20>
 8003c8c:	2302      	movs	r3, #2
 8003c8e:	e04b      	b.n	8003d28 <HAL_DMA_Start_IT+0xb8>
 8003c90:	68fb      	ldr	r3, [r7, #12]
 8003c92:	2201      	movs	r2, #1
 8003c94:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

	if (HAL_DMA_STATE_READY == hdma->State) {
 8003c98:	68fb      	ldr	r3, [r7, #12]
 8003c9a:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8003c9e:	b2db      	uxtb	r3, r3
 8003ca0:	2b01      	cmp	r3, #1
 8003ca2:	d13a      	bne.n	8003d1a <HAL_DMA_Start_IT+0xaa>
		/* Change DMA peripheral state */
		hdma->State = HAL_DMA_STATE_BUSY;
 8003ca4:	68fb      	ldr	r3, [r7, #12]
 8003ca6:	2202      	movs	r2, #2
 8003ca8:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
		hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003cac:	68fb      	ldr	r3, [r7, #12]
 8003cae:	2200      	movs	r2, #0
 8003cb0:	63da      	str	r2, [r3, #60]	; 0x3c

		/* Disable the peripheral */
		__HAL_DMA_DISABLE(hdma);
 8003cb2:	68fb      	ldr	r3, [r7, #12]
 8003cb4:	681b      	ldr	r3, [r3, #0]
 8003cb6:	681a      	ldr	r2, [r3, #0]
 8003cb8:	68fb      	ldr	r3, [r7, #12]
 8003cba:	681b      	ldr	r3, [r3, #0]
 8003cbc:	f022 0201 	bic.w	r2, r2, #1
 8003cc0:	601a      	str	r2, [r3, #0]

		/* Configure the source, destination address and the data length & clear flags*/
		DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8003cc2:	683b      	ldr	r3, [r7, #0]
 8003cc4:	687a      	ldr	r2, [r7, #4]
 8003cc6:	68b9      	ldr	r1, [r7, #8]
 8003cc8:	68f8      	ldr	r0, [r7, #12]
 8003cca:	f000 f95f 	bl	8003f8c <DMA_SetConfig>

		/* Enable the transfer complete interrupt */
		/* Enable the transfer Error interrupt */
		if (NULL != hdma->XferHalfCpltCallback) {
 8003cce:	68fb      	ldr	r3, [r7, #12]
 8003cd0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003cd2:	2b00      	cmp	r3, #0
 8003cd4:	d008      	beq.n	8003ce8 <HAL_DMA_Start_IT+0x78>
			/* Enable the Half transfer complete interrupt as well */
			__HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003cd6:	68fb      	ldr	r3, [r7, #12]
 8003cd8:	681b      	ldr	r3, [r3, #0]
 8003cda:	681a      	ldr	r2, [r3, #0]
 8003cdc:	68fb      	ldr	r3, [r7, #12]
 8003cde:	681b      	ldr	r3, [r3, #0]
 8003ce0:	f042 020e 	orr.w	r2, r2, #14
 8003ce4:	601a      	str	r2, [r3, #0]
 8003ce6:	e00f      	b.n	8003d08 <HAL_DMA_Start_IT+0x98>
		} else {
			__HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8003ce8:	68fb      	ldr	r3, [r7, #12]
 8003cea:	681b      	ldr	r3, [r3, #0]
 8003cec:	681a      	ldr	r2, [r3, #0]
 8003cee:	68fb      	ldr	r3, [r7, #12]
 8003cf0:	681b      	ldr	r3, [r3, #0]
 8003cf2:	f022 0204 	bic.w	r2, r2, #4
 8003cf6:	601a      	str	r2, [r3, #0]
			__HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8003cf8:	68fb      	ldr	r3, [r7, #12]
 8003cfa:	681b      	ldr	r3, [r3, #0]
 8003cfc:	681a      	ldr	r2, [r3, #0]
 8003cfe:	68fb      	ldr	r3, [r7, #12]
 8003d00:	681b      	ldr	r3, [r3, #0]
 8003d02:	f042 020a 	orr.w	r2, r2, #10
 8003d06:	601a      	str	r2, [r3, #0]
    }

#endif /* DMAMUX1 */

		/* Enable the Peripheral */
		__HAL_DMA_ENABLE(hdma);
 8003d08:	68fb      	ldr	r3, [r7, #12]
 8003d0a:	681b      	ldr	r3, [r3, #0]
 8003d0c:	681a      	ldr	r2, [r3, #0]
 8003d0e:	68fb      	ldr	r3, [r7, #12]
 8003d10:	681b      	ldr	r3, [r3, #0]
 8003d12:	f042 0201 	orr.w	r2, r2, #1
 8003d16:	601a      	str	r2, [r3, #0]
 8003d18:	e005      	b.n	8003d26 <HAL_DMA_Start_IT+0xb6>
	} else {
		/* Process Unlocked */
		__HAL_UNLOCK(hdma);
 8003d1a:	68fb      	ldr	r3, [r7, #12]
 8003d1c:	2200      	movs	r2, #0
 8003d1e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

		/* Remain BUSY */
		status = HAL_BUSY;
 8003d22:	2302      	movs	r3, #2
 8003d24:	75fb      	strb	r3, [r7, #23]
	}
	return status;
 8003d26:	7dfb      	ldrb	r3, [r7, #23]
}
 8003d28:	4618      	mov	r0, r3
 8003d2a:	3718      	adds	r7, #24
 8003d2c:	46bd      	mov	sp, r7
 8003d2e:	bd80      	pop	{r7, pc}

08003d30 <HAL_DMA_Abort>:
 * @brief  Abort the DMA Transfer.
 * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
 *               the configuration information for the specified DMA Channel.
 * @retval HAL status
 */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma) {
 8003d30:	b480      	push	{r7}
 8003d32:	b085      	sub	sp, #20
 8003d34:	af00      	add	r7, sp, #0
 8003d36:	6078      	str	r0, [r7, #4]
	HAL_StatusTypeDef status = HAL_OK;
 8003d38:	2300      	movs	r3, #0
 8003d3a:	73fb      	strb	r3, [r7, #15]

	/* Check the DMA peripheral state */
	if (hdma->State != HAL_DMA_STATE_BUSY) {
 8003d3c:	687b      	ldr	r3, [r7, #4]
 8003d3e:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8003d42:	b2db      	uxtb	r3, r3
 8003d44:	2b02      	cmp	r3, #2
 8003d46:	d008      	beq.n	8003d5a <HAL_DMA_Abort+0x2a>
		hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003d48:	687b      	ldr	r3, [r7, #4]
 8003d4a:	2204      	movs	r2, #4
 8003d4c:	63da      	str	r2, [r3, #60]	; 0x3c

		/* Process Unlocked */
		__HAL_UNLOCK(hdma);
 8003d4e:	687b      	ldr	r3, [r7, #4]
 8003d50:	2200      	movs	r2, #0
 8003d52:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

		return HAL_ERROR;
 8003d56:	2301      	movs	r3, #1
 8003d58:	e022      	b.n	8003da0 <HAL_DMA_Abort+0x70>
	} else {
		/* Disable DMA IT */
		__HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003d5a:	687b      	ldr	r3, [r7, #4]
 8003d5c:	681b      	ldr	r3, [r3, #0]
 8003d5e:	681a      	ldr	r2, [r3, #0]
 8003d60:	687b      	ldr	r3, [r7, #4]
 8003d62:	681b      	ldr	r3, [r3, #0]
 8003d64:	f022 020e 	bic.w	r2, r2, #14
 8003d68:	601a      	str	r2, [r3, #0]
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
#endif /* DMAMUX1 */

		/* Disable the channel */
		__HAL_DMA_DISABLE(hdma);
 8003d6a:	687b      	ldr	r3, [r7, #4]
 8003d6c:	681b      	ldr	r3, [r3, #0]
 8003d6e:	681a      	ldr	r2, [r3, #0]
 8003d70:	687b      	ldr	r3, [r7, #4]
 8003d72:	681b      	ldr	r3, [r3, #0]
 8003d74:	f022 0201 	bic.w	r2, r2, #1
 8003d78:	601a      	str	r2, [r3, #0]

		/* Clear all flags */
		hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1
				<< (hdma->ChannelIndex & 0x1CU));
 8003d7a:	687b      	ldr	r3, [r7, #4]
 8003d7c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003d7e:	f003 021c 	and.w	r2, r3, #28
		hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1
 8003d82:	687b      	ldr	r3, [r7, #4]
 8003d84:	6c1b      	ldr	r3, [r3, #64]	; 0x40
				<< (hdma->ChannelIndex & 0x1CU));
 8003d86:	2101      	movs	r1, #1
 8003d88:	fa01 f202 	lsl.w	r2, r1, r2
		hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1
 8003d8c:	605a      	str	r2, [r3, #4]
    }

#endif /* DMAMUX1 */

		/* Change the DMA state */
		hdma->State = HAL_DMA_STATE_READY;
 8003d8e:	687b      	ldr	r3, [r7, #4]
 8003d90:	2201      	movs	r2, #1
 8003d92:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

		/* Process Unlocked */
		__HAL_UNLOCK(hdma);
 8003d96:	687b      	ldr	r3, [r7, #4]
 8003d98:	2200      	movs	r2, #0
 8003d9a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

		return status;
 8003d9e:	7bfb      	ldrb	r3, [r7, #15]
	}
}
 8003da0:	4618      	mov	r0, r3
 8003da2:	3714      	adds	r7, #20
 8003da4:	46bd      	mov	sp, r7
 8003da6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003daa:	4770      	bx	lr

08003dac <HAL_DMA_Abort_IT>:
 * @brief  Aborts the DMA Transfer in Interrupt mode.
 * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
 *                 the configuration information for the specified DMA Channel.
 * @retval HAL status
 */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma) {
 8003dac:	b580      	push	{r7, lr}
 8003dae:	b084      	sub	sp, #16
 8003db0:	af00      	add	r7, sp, #0
 8003db2:	6078      	str	r0, [r7, #4]
	HAL_StatusTypeDef status = HAL_OK;
 8003db4:	2300      	movs	r3, #0
 8003db6:	73fb      	strb	r3, [r7, #15]

	if (HAL_DMA_STATE_BUSY != hdma->State) {
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8003dbe:	b2db      	uxtb	r3, r3
 8003dc0:	2b02      	cmp	r3, #2
 8003dc2:	d005      	beq.n	8003dd0 <HAL_DMA_Abort_IT+0x24>
		/* no transfer ongoing */
		hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003dc4:	687b      	ldr	r3, [r7, #4]
 8003dc6:	2204      	movs	r2, #4
 8003dc8:	63da      	str	r2, [r3, #60]	; 0x3c

		status = HAL_ERROR;
 8003dca:	2301      	movs	r3, #1
 8003dcc:	73fb      	strb	r3, [r7, #15]
 8003dce:	e029      	b.n	8003e24 <HAL_DMA_Abort_IT+0x78>
	} else {
		/* Disable DMA IT */
		__HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003dd0:	687b      	ldr	r3, [r7, #4]
 8003dd2:	681b      	ldr	r3, [r3, #0]
 8003dd4:	681a      	ldr	r2, [r3, #0]
 8003dd6:	687b      	ldr	r3, [r7, #4]
 8003dd8:	681b      	ldr	r3, [r3, #0]
 8003dda:	f022 020e 	bic.w	r2, r2, #14
 8003dde:	601a      	str	r2, [r3, #0]

		/* Disable the channel */
		__HAL_DMA_DISABLE(hdma);
 8003de0:	687b      	ldr	r3, [r7, #4]
 8003de2:	681b      	ldr	r3, [r3, #0]
 8003de4:	681a      	ldr	r2, [r3, #0]
 8003de6:	687b      	ldr	r3, [r7, #4]
 8003de8:	681b      	ldr	r3, [r3, #0]
 8003dea:	f022 0201 	bic.w	r2, r2, #1
 8003dee:	601a      	str	r2, [r3, #0]
    }

#else
		/* Clear all flags */
		hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1
				<< (hdma->ChannelIndex & 0x1CU));
 8003df0:	687b      	ldr	r3, [r7, #4]
 8003df2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003df4:	f003 021c 	and.w	r2, r3, #28
		hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
				<< (hdma->ChannelIndex & 0x1CU));
 8003dfc:	2101      	movs	r1, #1
 8003dfe:	fa01 f202 	lsl.w	r2, r1, r2
		hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1
 8003e02:	605a      	str	r2, [r3, #4]
#endif /* DMAMUX1 */

		/* Change the DMA state */
		hdma->State = HAL_DMA_STATE_READY;
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	2201      	movs	r2, #1
 8003e08:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

		/* Process Unlocked */
		__HAL_UNLOCK(hdma);
 8003e0c:	687b      	ldr	r3, [r7, #4]
 8003e0e:	2200      	movs	r2, #0
 8003e10:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

		/* Call User Abort callback */
		if (hdma->XferAbortCallback != NULL) {
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003e18:	2b00      	cmp	r3, #0
 8003e1a:	d003      	beq.n	8003e24 <HAL_DMA_Abort_IT+0x78>
			hdma->XferAbortCallback(hdma);
 8003e1c:	687b      	ldr	r3, [r7, #4]
 8003e1e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003e20:	6878      	ldr	r0, [r7, #4]
 8003e22:	4798      	blx	r3
		}
	}
	return status;
 8003e24:	7bfb      	ldrb	r3, [r7, #15]
}
 8003e26:	4618      	mov	r0, r3
 8003e28:	3710      	adds	r7, #16
 8003e2a:	46bd      	mov	sp, r7
 8003e2c:	bd80      	pop	{r7, pc}

08003e2e <HAL_DMA_IRQHandler>:
 * @brief  Handle DMA interrupt request.
 * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
 *               the configuration information for the specified DMA Channel.
 * @retval None
 */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma) {
 8003e2e:	b580      	push	{r7, lr}
 8003e30:	b084      	sub	sp, #16
 8003e32:	af00      	add	r7, sp, #0
 8003e34:	6078      	str	r0, [r7, #4]
	uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8003e36:	687b      	ldr	r3, [r7, #4]
 8003e38:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e3a:	681b      	ldr	r3, [r3, #0]
 8003e3c:	60fb      	str	r3, [r7, #12]
	uint32_t source_it = hdma->Instance->CCR;
 8003e3e:	687b      	ldr	r3, [r7, #4]
 8003e40:	681b      	ldr	r3, [r3, #0]
 8003e42:	681b      	ldr	r3, [r3, #0]
 8003e44:	60bb      	str	r3, [r7, #8]

	/* Half Transfer Complete Interrupt management ******************************/
	if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U)
 8003e46:	687b      	ldr	r3, [r7, #4]
 8003e48:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003e4a:	f003 031c 	and.w	r3, r3, #28
 8003e4e:	2204      	movs	r2, #4
 8003e50:	409a      	lsls	r2, r3
 8003e52:	68fb      	ldr	r3, [r7, #12]
 8003e54:	4013      	ands	r3, r2
 8003e56:	2b00      	cmp	r3, #0
 8003e58:	d026      	beq.n	8003ea8 <HAL_DMA_IRQHandler+0x7a>
			&& ((source_it & DMA_IT_HT) != 0U)) {
 8003e5a:	68bb      	ldr	r3, [r7, #8]
 8003e5c:	f003 0304 	and.w	r3, r3, #4
 8003e60:	2b00      	cmp	r3, #0
 8003e62:	d021      	beq.n	8003ea8 <HAL_DMA_IRQHandler+0x7a>
		/* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
		if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U) {
 8003e64:	687b      	ldr	r3, [r7, #4]
 8003e66:	681b      	ldr	r3, [r3, #0]
 8003e68:	681b      	ldr	r3, [r3, #0]
 8003e6a:	f003 0320 	and.w	r3, r3, #32
 8003e6e:	2b00      	cmp	r3, #0
 8003e70:	d107      	bne.n	8003e82 <HAL_DMA_IRQHandler+0x54>
			/* Disable the half transfer interrupt */
			__HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8003e72:	687b      	ldr	r3, [r7, #4]
 8003e74:	681b      	ldr	r3, [r3, #0]
 8003e76:	681a      	ldr	r2, [r3, #0]
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	681b      	ldr	r3, [r3, #0]
 8003e7c:	f022 0204 	bic.w	r2, r2, #4
 8003e80:	601a      	str	r2, [r3, #0]
		}
		/* Clear the half transfer complete flag */
		hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1
				<< (hdma->ChannelIndex & 0x1CU);
 8003e82:	687b      	ldr	r3, [r7, #4]
 8003e84:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003e86:	f003 021c 	and.w	r2, r3, #28
		hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1
 8003e8a:	687b      	ldr	r3, [r7, #4]
 8003e8c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
				<< (hdma->ChannelIndex & 0x1CU);
 8003e8e:	2104      	movs	r1, #4
 8003e90:	fa01 f202 	lsl.w	r2, r1, r2
		hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1
 8003e94:	605a      	str	r2, [r3, #4]

		/* DMA peripheral state is not updated in Half Transfer */
		/* but in Transfer Complete case */

		if (hdma->XferHalfCpltCallback != NULL) {
 8003e96:	687b      	ldr	r3, [r7, #4]
 8003e98:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003e9a:	2b00      	cmp	r3, #0
 8003e9c:	d071      	beq.n	8003f82 <HAL_DMA_IRQHandler+0x154>
			/* Half transfer callback */
			hdma->XferHalfCpltCallback(hdma);
 8003e9e:	687b      	ldr	r3, [r7, #4]
 8003ea0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003ea2:	6878      	ldr	r0, [r7, #4]
 8003ea4:	4798      	blx	r3
		if (hdma->XferHalfCpltCallback != NULL) {
 8003ea6:	e06c      	b.n	8003f82 <HAL_DMA_IRQHandler+0x154>
		}
	}

	/* Transfer Complete Interrupt management ***********************************/
	else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU))) != 0U)
 8003ea8:	687b      	ldr	r3, [r7, #4]
 8003eaa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003eac:	f003 031c 	and.w	r3, r3, #28
 8003eb0:	2202      	movs	r2, #2
 8003eb2:	409a      	lsls	r2, r3
 8003eb4:	68fb      	ldr	r3, [r7, #12]
 8003eb6:	4013      	ands	r3, r2
 8003eb8:	2b00      	cmp	r3, #0
 8003eba:	d02e      	beq.n	8003f1a <HAL_DMA_IRQHandler+0xec>
			&& ((source_it & DMA_IT_TC) != 0U)) {
 8003ebc:	68bb      	ldr	r3, [r7, #8]
 8003ebe:	f003 0302 	and.w	r3, r3, #2
 8003ec2:	2b00      	cmp	r3, #0
 8003ec4:	d029      	beq.n	8003f1a <HAL_DMA_IRQHandler+0xec>
		if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U) {
 8003ec6:	687b      	ldr	r3, [r7, #4]
 8003ec8:	681b      	ldr	r3, [r3, #0]
 8003eca:	681b      	ldr	r3, [r3, #0]
 8003ecc:	f003 0320 	and.w	r3, r3, #32
 8003ed0:	2b00      	cmp	r3, #0
 8003ed2:	d10b      	bne.n	8003eec <HAL_DMA_IRQHandler+0xbe>
			/* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
			/* Disable the transfer complete and error interrupt */
			/* if the DMA mode is not CIRCULAR  */
			__HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8003ed4:	687b      	ldr	r3, [r7, #4]
 8003ed6:	681b      	ldr	r3, [r3, #0]
 8003ed8:	681a      	ldr	r2, [r3, #0]
 8003eda:	687b      	ldr	r3, [r7, #4]
 8003edc:	681b      	ldr	r3, [r3, #0]
 8003ede:	f022 020a 	bic.w	r2, r2, #10
 8003ee2:	601a      	str	r2, [r3, #0]

			/* Change the DMA state */
			hdma->State = HAL_DMA_STATE_READY;
 8003ee4:	687b      	ldr	r3, [r7, #4]
 8003ee6:	2201      	movs	r2, #1
 8003ee8:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
		}
		/* Clear the transfer complete flag */
		hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1
				<< (hdma->ChannelIndex & 0x1CU));
 8003eec:	687b      	ldr	r3, [r7, #4]
 8003eee:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003ef0:	f003 021c 	and.w	r2, r3, #28
		hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1
 8003ef4:	687b      	ldr	r3, [r7, #4]
 8003ef6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
				<< (hdma->ChannelIndex & 0x1CU));
 8003ef8:	2102      	movs	r1, #2
 8003efa:	fa01 f202 	lsl.w	r2, r1, r2
		hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1
 8003efe:	605a      	str	r2, [r3, #4]

		/* Process Unlocked */
		__HAL_UNLOCK(hdma);
 8003f00:	687b      	ldr	r3, [r7, #4]
 8003f02:	2200      	movs	r2, #0
 8003f04:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

		if (hdma->XferCpltCallback != NULL) {
 8003f08:	687b      	ldr	r3, [r7, #4]
 8003f0a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003f0c:	2b00      	cmp	r3, #0
 8003f0e:	d038      	beq.n	8003f82 <HAL_DMA_IRQHandler+0x154>
			/* Transfer complete callback */
			hdma->XferCpltCallback(hdma);
 8003f10:	687b      	ldr	r3, [r7, #4]
 8003f12:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003f14:	6878      	ldr	r0, [r7, #4]
 8003f16:	4798      	blx	r3
		if (hdma->XferCpltCallback != NULL) {
 8003f18:	e033      	b.n	8003f82 <HAL_DMA_IRQHandler+0x154>
		}
	}

	/* Transfer Error Interrupt management **************************************/
	else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U)
 8003f1a:	687b      	ldr	r3, [r7, #4]
 8003f1c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003f1e:	f003 031c 	and.w	r3, r3, #28
 8003f22:	2208      	movs	r2, #8
 8003f24:	409a      	lsls	r2, r3
 8003f26:	68fb      	ldr	r3, [r7, #12]
 8003f28:	4013      	ands	r3, r2
 8003f2a:	2b00      	cmp	r3, #0
 8003f2c:	d02a      	beq.n	8003f84 <HAL_DMA_IRQHandler+0x156>
			&& ((source_it & DMA_IT_TE) != 0U)) {
 8003f2e:	68bb      	ldr	r3, [r7, #8]
 8003f30:	f003 0308 	and.w	r3, r3, #8
 8003f34:	2b00      	cmp	r3, #0
 8003f36:	d025      	beq.n	8003f84 <HAL_DMA_IRQHandler+0x156>
		/* When a DMA transfer error occurs */
		/* A hardware clear of its EN bits is performed */
		/* Disable ALL DMA IT */
		__HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003f38:	687b      	ldr	r3, [r7, #4]
 8003f3a:	681b      	ldr	r3, [r3, #0]
 8003f3c:	681a      	ldr	r2, [r3, #0]
 8003f3e:	687b      	ldr	r3, [r7, #4]
 8003f40:	681b      	ldr	r3, [r3, #0]
 8003f42:	f022 020e 	bic.w	r2, r2, #14
 8003f46:	601a      	str	r2, [r3, #0]

		/* Clear all flags */
		hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1
				<< (hdma->ChannelIndex & 0x1CU));
 8003f48:	687b      	ldr	r3, [r7, #4]
 8003f4a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003f4c:	f003 021c 	and.w	r2, r3, #28
		hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1
 8003f50:	687b      	ldr	r3, [r7, #4]
 8003f52:	6c1b      	ldr	r3, [r3, #64]	; 0x40
				<< (hdma->ChannelIndex & 0x1CU));
 8003f54:	2101      	movs	r1, #1
 8003f56:	fa01 f202 	lsl.w	r2, r1, r2
		hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1
 8003f5a:	605a      	str	r2, [r3, #4]

		/* Update error code */
		hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	2201      	movs	r2, #1
 8003f60:	63da      	str	r2, [r3, #60]	; 0x3c

		/* Change the DMA state */
		hdma->State = HAL_DMA_STATE_READY;
 8003f62:	687b      	ldr	r3, [r7, #4]
 8003f64:	2201      	movs	r2, #1
 8003f66:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

		/* Process Unlocked */
		__HAL_UNLOCK(hdma);
 8003f6a:	687b      	ldr	r3, [r7, #4]
 8003f6c:	2200      	movs	r2, #0
 8003f6e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

		if (hdma->XferErrorCallback != NULL) {
 8003f72:	687b      	ldr	r3, [r7, #4]
 8003f74:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003f76:	2b00      	cmp	r3, #0
 8003f78:	d004      	beq.n	8003f84 <HAL_DMA_IRQHandler+0x156>
			/* Transfer error callback */
			hdma->XferErrorCallback(hdma);
 8003f7a:	687b      	ldr	r3, [r7, #4]
 8003f7c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003f7e:	6878      	ldr	r0, [r7, #4]
 8003f80:	4798      	blx	r3
		}
	} else {
		/* Nothing To Do */
	}
	return;
 8003f82:	bf00      	nop
 8003f84:	bf00      	nop
}
 8003f86:	3710      	adds	r7, #16
 8003f88:	46bd      	mov	sp, r7
 8003f8a:	bd80      	pop	{r7, pc}

08003f8c <DMA_SetConfig>:
 * @param  DstAddress The destination memory Buffer address
 * @param  DataLength The length of data to be transferred from source to destination
 * @retval HAL status
 */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress,
		uint32_t DstAddress, uint32_t DataLength) {
 8003f8c:	b480      	push	{r7}
 8003f8e:	b085      	sub	sp, #20
 8003f90:	af00      	add	r7, sp, #0
 8003f92:	60f8      	str	r0, [r7, #12]
 8003f94:	60b9      	str	r1, [r7, #8]
 8003f96:	607a      	str	r2, [r7, #4]
 8003f98:	603b      	str	r3, [r7, #0]
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
  }
#endif

	/* Clear all flags */
	hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8003f9a:	68fb      	ldr	r3, [r7, #12]
 8003f9c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003f9e:	f003 021c 	and.w	r2, r3, #28
 8003fa2:	68fb      	ldr	r3, [r7, #12]
 8003fa4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003fa6:	2101      	movs	r1, #1
 8003fa8:	fa01 f202 	lsl.w	r2, r1, r2
 8003fac:	605a      	str	r2, [r3, #4]

	/* Configure DMA Channel data length */
	hdma->Instance->CNDTR = DataLength;
 8003fae:	68fb      	ldr	r3, [r7, #12]
 8003fb0:	681b      	ldr	r3, [r3, #0]
 8003fb2:	683a      	ldr	r2, [r7, #0]
 8003fb4:	605a      	str	r2, [r3, #4]

	/* Memory to Peripheral */
	if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH) {
 8003fb6:	68fb      	ldr	r3, [r7, #12]
 8003fb8:	689b      	ldr	r3, [r3, #8]
 8003fba:	2b10      	cmp	r3, #16
 8003fbc:	d108      	bne.n	8003fd0 <DMA_SetConfig+0x44>
		/* Configure DMA Channel destination address */
		hdma->Instance->CPAR = DstAddress;
 8003fbe:	68fb      	ldr	r3, [r7, #12]
 8003fc0:	681b      	ldr	r3, [r3, #0]
 8003fc2:	687a      	ldr	r2, [r7, #4]
 8003fc4:	609a      	str	r2, [r3, #8]

		/* Configure DMA Channel source address */
		hdma->Instance->CMAR = SrcAddress;
 8003fc6:	68fb      	ldr	r3, [r7, #12]
 8003fc8:	681b      	ldr	r3, [r3, #0]
 8003fca:	68ba      	ldr	r2, [r7, #8]
 8003fcc:	60da      	str	r2, [r3, #12]
		hdma->Instance->CPAR = SrcAddress;

		/* Configure DMA Channel destination address */
		hdma->Instance->CMAR = DstAddress;
	}
}
 8003fce:	e007      	b.n	8003fe0 <DMA_SetConfig+0x54>
		hdma->Instance->CPAR = SrcAddress;
 8003fd0:	68fb      	ldr	r3, [r7, #12]
 8003fd2:	681b      	ldr	r3, [r3, #0]
 8003fd4:	68ba      	ldr	r2, [r7, #8]
 8003fd6:	609a      	str	r2, [r3, #8]
		hdma->Instance->CMAR = DstAddress;
 8003fd8:	68fb      	ldr	r3, [r7, #12]
 8003fda:	681b      	ldr	r3, [r3, #0]
 8003fdc:	687a      	ldr	r2, [r7, #4]
 8003fde:	60da      	str	r2, [r3, #12]
}
 8003fe0:	bf00      	nop
 8003fe2:	3714      	adds	r7, #20
 8003fe4:	46bd      	mov	sp, r7
 8003fe6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fea:	4770      	bx	lr

08003fec <HAL_GPIO_Init>:
 * @param  GPIOx where x can be (A..H) to select the GPIO peripheral for STM32L4 family
 * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
 *         the configuration information for the specified GPIO peripheral.
 * @retval None
 */
void HAL_GPIO_Init(GPIO_TypeDef *GPIOx, GPIO_InitTypeDef *GPIO_Init) {
 8003fec:	b480      	push	{r7}
 8003fee:	b087      	sub	sp, #28
 8003ff0:	af00      	add	r7, sp, #0
 8003ff2:	6078      	str	r0, [r7, #4]
 8003ff4:	6039      	str	r1, [r7, #0]
	uint32_t position = 0x00u;
 8003ff6:	2300      	movs	r3, #0
 8003ff8:	617b      	str	r3, [r7, #20]
	assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
	assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
	assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

	/* Configure the port pins */
	while (((GPIO_Init->Pin) >> position) != 0x00u) {
 8003ffa:	e17f      	b.n	80042fc <HAL_GPIO_Init+0x310>
		/* Get current io position */
		iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8003ffc:	683b      	ldr	r3, [r7, #0]
 8003ffe:	681a      	ldr	r2, [r3, #0]
 8004000:	2101      	movs	r1, #1
 8004002:	697b      	ldr	r3, [r7, #20]
 8004004:	fa01 f303 	lsl.w	r3, r1, r3
 8004008:	4013      	ands	r3, r2
 800400a:	60fb      	str	r3, [r7, #12]

		if (iocurrent != 0x00u) {
 800400c:	68fb      	ldr	r3, [r7, #12]
 800400e:	2b00      	cmp	r3, #0
 8004010:	f000 8171 	beq.w	80042f6 <HAL_GPIO_Init+0x30a>
			/*--------------------- GPIO Mode Configuration ------------------------*/
			/* In case of Output or Alternate function mode selection */
			if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT)
 8004014:	683b      	ldr	r3, [r7, #0]
 8004016:	685b      	ldr	r3, [r3, #4]
 8004018:	f003 0303 	and.w	r3, r3, #3
 800401c:	2b01      	cmp	r3, #1
 800401e:	d005      	beq.n	800402c <HAL_GPIO_Init+0x40>
					|| ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)) {
 8004020:	683b      	ldr	r3, [r7, #0]
 8004022:	685b      	ldr	r3, [r3, #4]
 8004024:	f003 0303 	and.w	r3, r3, #3
 8004028:	2b02      	cmp	r3, #2
 800402a:	d130      	bne.n	800408e <HAL_GPIO_Init+0xa2>
				/* Check the Speed parameter */
				assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

				/* Configure the IO Speed */
				temp = GPIOx->OSPEEDR;
 800402c:	687b      	ldr	r3, [r7, #4]
 800402e:	689b      	ldr	r3, [r3, #8]
 8004030:	613b      	str	r3, [r7, #16]
				temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8004032:	697b      	ldr	r3, [r7, #20]
 8004034:	005b      	lsls	r3, r3, #1
 8004036:	2203      	movs	r2, #3
 8004038:	fa02 f303 	lsl.w	r3, r2, r3
 800403c:	43db      	mvns	r3, r3
 800403e:	693a      	ldr	r2, [r7, #16]
 8004040:	4013      	ands	r3, r2
 8004042:	613b      	str	r3, [r7, #16]
				temp |= (GPIO_Init->Speed << (position * 2u));
 8004044:	683b      	ldr	r3, [r7, #0]
 8004046:	68da      	ldr	r2, [r3, #12]
 8004048:	697b      	ldr	r3, [r7, #20]
 800404a:	005b      	lsls	r3, r3, #1
 800404c:	fa02 f303 	lsl.w	r3, r2, r3
 8004050:	693a      	ldr	r2, [r7, #16]
 8004052:	4313      	orrs	r3, r2
 8004054:	613b      	str	r3, [r7, #16]
				GPIOx->OSPEEDR = temp;
 8004056:	687b      	ldr	r3, [r7, #4]
 8004058:	693a      	ldr	r2, [r7, #16]
 800405a:	609a      	str	r2, [r3, #8]

				/* Configure the IO Output Type */
				temp = GPIOx->OTYPER;
 800405c:	687b      	ldr	r3, [r7, #4]
 800405e:	685b      	ldr	r3, [r3, #4]
 8004060:	613b      	str	r3, [r7, #16]
				temp &= ~(GPIO_OTYPER_OT0 << position);
 8004062:	2201      	movs	r2, #1
 8004064:	697b      	ldr	r3, [r7, #20]
 8004066:	fa02 f303 	lsl.w	r3, r2, r3
 800406a:	43db      	mvns	r3, r3
 800406c:	693a      	ldr	r2, [r7, #16]
 800406e:	4013      	ands	r3, r2
 8004070:	613b      	str	r3, [r7, #16]
				temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos)
 8004072:	683b      	ldr	r3, [r7, #0]
 8004074:	685b      	ldr	r3, [r3, #4]
 8004076:	091b      	lsrs	r3, r3, #4
 8004078:	f003 0201 	and.w	r2, r3, #1
						<< position);
 800407c:	697b      	ldr	r3, [r7, #20]
 800407e:	fa02 f303 	lsl.w	r3, r2, r3
				temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos)
 8004082:	693a      	ldr	r2, [r7, #16]
 8004084:	4313      	orrs	r3, r2
 8004086:	613b      	str	r3, [r7, #16]
				GPIOx->OTYPER = temp;
 8004088:	687b      	ldr	r3, [r7, #4]
 800408a:	693a      	ldr	r2, [r7, #16]
 800408c:	605a      	str	r2, [r3, #4]
			}

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

			/* In case of Analog mode, check if ADC control mode is selected */
			if ((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG) {
 800408e:	683b      	ldr	r3, [r7, #0]
 8004090:	685b      	ldr	r3, [r3, #4]
 8004092:	f003 0303 	and.w	r3, r3, #3
 8004096:	2b03      	cmp	r3, #3
 8004098:	d118      	bne.n	80040cc <HAL_GPIO_Init+0xe0>
				/* Configure the IO Output Type */
				temp = GPIOx->ASCR;
 800409a:	687b      	ldr	r3, [r7, #4]
 800409c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800409e:	613b      	str	r3, [r7, #16]
				temp &= ~(GPIO_ASCR_ASC0 << position);
 80040a0:	2201      	movs	r2, #1
 80040a2:	697b      	ldr	r3, [r7, #20]
 80040a4:	fa02 f303 	lsl.w	r3, r2, r3
 80040a8:	43db      	mvns	r3, r3
 80040aa:	693a      	ldr	r2, [r7, #16]
 80040ac:	4013      	ands	r3, r2
 80040ae:	613b      	str	r3, [r7, #16]
				temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3)
 80040b0:	683b      	ldr	r3, [r7, #0]
 80040b2:	685b      	ldr	r3, [r3, #4]
 80040b4:	08db      	lsrs	r3, r3, #3
 80040b6:	f003 0201 	and.w	r2, r3, #1
						<< position);
 80040ba:	697b      	ldr	r3, [r7, #20]
 80040bc:	fa02 f303 	lsl.w	r3, r2, r3
				temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3)
 80040c0:	693a      	ldr	r2, [r7, #16]
 80040c2:	4313      	orrs	r3, r2
 80040c4:	613b      	str	r3, [r7, #16]
				GPIOx->ASCR = temp;
 80040c6:	687b      	ldr	r3, [r7, #4]
 80040c8:	693a      	ldr	r2, [r7, #16]
 80040ca:	62da      	str	r2, [r3, #44]	; 0x2c
			}

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

			/* Activate the Pull-up or Pull down resistor for the current IO */
			if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG) {
 80040cc:	683b      	ldr	r3, [r7, #0]
 80040ce:	685b      	ldr	r3, [r3, #4]
 80040d0:	f003 0303 	and.w	r3, r3, #3
 80040d4:	2b03      	cmp	r3, #3
 80040d6:	d017      	beq.n	8004108 <HAL_GPIO_Init+0x11c>
				/* Check the Pull parameter */
				assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

				temp = GPIOx->PUPDR;
 80040d8:	687b      	ldr	r3, [r7, #4]
 80040da:	68db      	ldr	r3, [r3, #12]
 80040dc:	613b      	str	r3, [r7, #16]
				temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80040de:	697b      	ldr	r3, [r7, #20]
 80040e0:	005b      	lsls	r3, r3, #1
 80040e2:	2203      	movs	r2, #3
 80040e4:	fa02 f303 	lsl.w	r3, r2, r3
 80040e8:	43db      	mvns	r3, r3
 80040ea:	693a      	ldr	r2, [r7, #16]
 80040ec:	4013      	ands	r3, r2
 80040ee:	613b      	str	r3, [r7, #16]
				temp |= ((GPIO_Init->Pull) << (position * 2U));
 80040f0:	683b      	ldr	r3, [r7, #0]
 80040f2:	689a      	ldr	r2, [r3, #8]
 80040f4:	697b      	ldr	r3, [r7, #20]
 80040f6:	005b      	lsls	r3, r3, #1
 80040f8:	fa02 f303 	lsl.w	r3, r2, r3
 80040fc:	693a      	ldr	r2, [r7, #16]
 80040fe:	4313      	orrs	r3, r2
 8004100:	613b      	str	r3, [r7, #16]
				GPIOx->PUPDR = temp;
 8004102:	687b      	ldr	r3, [r7, #4]
 8004104:	693a      	ldr	r2, [r7, #16]
 8004106:	60da      	str	r2, [r3, #12]
			}

			/* In case of Alternate function mode selection */
			if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF) {
 8004108:	683b      	ldr	r3, [r7, #0]
 800410a:	685b      	ldr	r3, [r3, #4]
 800410c:	f003 0303 	and.w	r3, r3, #3
 8004110:	2b02      	cmp	r3, #2
 8004112:	d123      	bne.n	800415c <HAL_GPIO_Init+0x170>
				/* Check the Alternate function parameters */
				assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
				assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

				/* Configure Alternate function mapped with the current IO */
				temp = GPIOx->AFR[position >> 3u];
 8004114:	697b      	ldr	r3, [r7, #20]
 8004116:	08da      	lsrs	r2, r3, #3
 8004118:	687b      	ldr	r3, [r7, #4]
 800411a:	3208      	adds	r2, #8
 800411c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004120:	613b      	str	r3, [r7, #16]
				temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8004122:	697b      	ldr	r3, [r7, #20]
 8004124:	f003 0307 	and.w	r3, r3, #7
 8004128:	009b      	lsls	r3, r3, #2
 800412a:	220f      	movs	r2, #15
 800412c:	fa02 f303 	lsl.w	r3, r2, r3
 8004130:	43db      	mvns	r3, r3
 8004132:	693a      	ldr	r2, [r7, #16]
 8004134:	4013      	ands	r3, r2
 8004136:	613b      	str	r3, [r7, #16]
				temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8004138:	683b      	ldr	r3, [r7, #0]
 800413a:	691a      	ldr	r2, [r3, #16]
 800413c:	697b      	ldr	r3, [r7, #20]
 800413e:	f003 0307 	and.w	r3, r3, #7
 8004142:	009b      	lsls	r3, r3, #2
 8004144:	fa02 f303 	lsl.w	r3, r2, r3
 8004148:	693a      	ldr	r2, [r7, #16]
 800414a:	4313      	orrs	r3, r2
 800414c:	613b      	str	r3, [r7, #16]
				GPIOx->AFR[position >> 3u] = temp;
 800414e:	697b      	ldr	r3, [r7, #20]
 8004150:	08da      	lsrs	r2, r3, #3
 8004152:	687b      	ldr	r3, [r7, #4]
 8004154:	3208      	adds	r2, #8
 8004156:	6939      	ldr	r1, [r7, #16]
 8004158:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
			}

			/* Configure IO Direction mode (Input, Output, Alternate or Analog) */
			temp = GPIOx->MODER;
 800415c:	687b      	ldr	r3, [r7, #4]
 800415e:	681b      	ldr	r3, [r3, #0]
 8004160:	613b      	str	r3, [r7, #16]
			temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8004162:	697b      	ldr	r3, [r7, #20]
 8004164:	005b      	lsls	r3, r3, #1
 8004166:	2203      	movs	r2, #3
 8004168:	fa02 f303 	lsl.w	r3, r2, r3
 800416c:	43db      	mvns	r3, r3
 800416e:	693a      	ldr	r2, [r7, #16]
 8004170:	4013      	ands	r3, r2
 8004172:	613b      	str	r3, [r7, #16]
			temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8004174:	683b      	ldr	r3, [r7, #0]
 8004176:	685b      	ldr	r3, [r3, #4]
 8004178:	f003 0203 	and.w	r2, r3, #3
 800417c:	697b      	ldr	r3, [r7, #20]
 800417e:	005b      	lsls	r3, r3, #1
 8004180:	fa02 f303 	lsl.w	r3, r2, r3
 8004184:	693a      	ldr	r2, [r7, #16]
 8004186:	4313      	orrs	r3, r2
 8004188:	613b      	str	r3, [r7, #16]
			GPIOx->MODER = temp;
 800418a:	687b      	ldr	r3, [r7, #4]
 800418c:	693a      	ldr	r2, [r7, #16]
 800418e:	601a      	str	r2, [r3, #0]

			/*--------------------- EXTI Mode Configuration ------------------------*/
			/* Configure the External Interrupt or event for the current IO */
			if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u) {
 8004190:	683b      	ldr	r3, [r7, #0]
 8004192:	685b      	ldr	r3, [r3, #4]
 8004194:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8004198:	2b00      	cmp	r3, #0
 800419a:	f000 80ac 	beq.w	80042f6 <HAL_GPIO_Init+0x30a>
				/* Enable SYSCFG Clock */
				__HAL_RCC_SYSCFG_CLK_ENABLE();
 800419e:	4b5f      	ldr	r3, [pc, #380]	; (800431c <HAL_GPIO_Init+0x330>)
 80041a0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80041a2:	4a5e      	ldr	r2, [pc, #376]	; (800431c <HAL_GPIO_Init+0x330>)
 80041a4:	f043 0301 	orr.w	r3, r3, #1
 80041a8:	6613      	str	r3, [r2, #96]	; 0x60
 80041aa:	4b5c      	ldr	r3, [pc, #368]	; (800431c <HAL_GPIO_Init+0x330>)
 80041ac:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80041ae:	f003 0301 	and.w	r3, r3, #1
 80041b2:	60bb      	str	r3, [r7, #8]
 80041b4:	68bb      	ldr	r3, [r7, #8]

				temp = SYSCFG->EXTICR[position >> 2u];
 80041b6:	4a5a      	ldr	r2, [pc, #360]	; (8004320 <HAL_GPIO_Init+0x334>)
 80041b8:	697b      	ldr	r3, [r7, #20]
 80041ba:	089b      	lsrs	r3, r3, #2
 80041bc:	3302      	adds	r3, #2
 80041be:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80041c2:	613b      	str	r3, [r7, #16]
				temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80041c4:	697b      	ldr	r3, [r7, #20]
 80041c6:	f003 0303 	and.w	r3, r3, #3
 80041ca:	009b      	lsls	r3, r3, #2
 80041cc:	220f      	movs	r2, #15
 80041ce:	fa02 f303 	lsl.w	r3, r2, r3
 80041d2:	43db      	mvns	r3, r3
 80041d4:	693a      	ldr	r2, [r7, #16]
 80041d6:	4013      	ands	r3, r2
 80041d8:	613b      	str	r3, [r7, #16]
				temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80041da:	687b      	ldr	r3, [r7, #4]
 80041dc:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 80041e0:	d025      	beq.n	800422e <HAL_GPIO_Init+0x242>
 80041e2:	687b      	ldr	r3, [r7, #4]
 80041e4:	4a4f      	ldr	r2, [pc, #316]	; (8004324 <HAL_GPIO_Init+0x338>)
 80041e6:	4293      	cmp	r3, r2
 80041e8:	d01f      	beq.n	800422a <HAL_GPIO_Init+0x23e>
 80041ea:	687b      	ldr	r3, [r7, #4]
 80041ec:	4a4e      	ldr	r2, [pc, #312]	; (8004328 <HAL_GPIO_Init+0x33c>)
 80041ee:	4293      	cmp	r3, r2
 80041f0:	d019      	beq.n	8004226 <HAL_GPIO_Init+0x23a>
 80041f2:	687b      	ldr	r3, [r7, #4]
 80041f4:	4a4d      	ldr	r2, [pc, #308]	; (800432c <HAL_GPIO_Init+0x340>)
 80041f6:	4293      	cmp	r3, r2
 80041f8:	d013      	beq.n	8004222 <HAL_GPIO_Init+0x236>
 80041fa:	687b      	ldr	r3, [r7, #4]
 80041fc:	4a4c      	ldr	r2, [pc, #304]	; (8004330 <HAL_GPIO_Init+0x344>)
 80041fe:	4293      	cmp	r3, r2
 8004200:	d00d      	beq.n	800421e <HAL_GPIO_Init+0x232>
 8004202:	687b      	ldr	r3, [r7, #4]
 8004204:	4a4b      	ldr	r2, [pc, #300]	; (8004334 <HAL_GPIO_Init+0x348>)
 8004206:	4293      	cmp	r3, r2
 8004208:	d007      	beq.n	800421a <HAL_GPIO_Init+0x22e>
 800420a:	687b      	ldr	r3, [r7, #4]
 800420c:	4a4a      	ldr	r2, [pc, #296]	; (8004338 <HAL_GPIO_Init+0x34c>)
 800420e:	4293      	cmp	r3, r2
 8004210:	d101      	bne.n	8004216 <HAL_GPIO_Init+0x22a>
 8004212:	2306      	movs	r3, #6
 8004214:	e00c      	b.n	8004230 <HAL_GPIO_Init+0x244>
 8004216:	2307      	movs	r3, #7
 8004218:	e00a      	b.n	8004230 <HAL_GPIO_Init+0x244>
 800421a:	2305      	movs	r3, #5
 800421c:	e008      	b.n	8004230 <HAL_GPIO_Init+0x244>
 800421e:	2304      	movs	r3, #4
 8004220:	e006      	b.n	8004230 <HAL_GPIO_Init+0x244>
 8004222:	2303      	movs	r3, #3
 8004224:	e004      	b.n	8004230 <HAL_GPIO_Init+0x244>
 8004226:	2302      	movs	r3, #2
 8004228:	e002      	b.n	8004230 <HAL_GPIO_Init+0x244>
 800422a:	2301      	movs	r3, #1
 800422c:	e000      	b.n	8004230 <HAL_GPIO_Init+0x244>
 800422e:	2300      	movs	r3, #0
 8004230:	697a      	ldr	r2, [r7, #20]
 8004232:	f002 0203 	and.w	r2, r2, #3
 8004236:	0092      	lsls	r2, r2, #2
 8004238:	4093      	lsls	r3, r2
 800423a:	693a      	ldr	r2, [r7, #16]
 800423c:	4313      	orrs	r3, r2
 800423e:	613b      	str	r3, [r7, #16]
				SYSCFG->EXTICR[position >> 2u] = temp;
 8004240:	4937      	ldr	r1, [pc, #220]	; (8004320 <HAL_GPIO_Init+0x334>)
 8004242:	697b      	ldr	r3, [r7, #20]
 8004244:	089b      	lsrs	r3, r3, #2
 8004246:	3302      	adds	r3, #2
 8004248:	693a      	ldr	r2, [r7, #16]
 800424a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

				/* Clear Rising Falling edge configuration */
				temp = EXTI->RTSR1;
 800424e:	4b3b      	ldr	r3, [pc, #236]	; (800433c <HAL_GPIO_Init+0x350>)
 8004250:	689b      	ldr	r3, [r3, #8]
 8004252:	613b      	str	r3, [r7, #16]
				temp &= ~(iocurrent);
 8004254:	68fb      	ldr	r3, [r7, #12]
 8004256:	43db      	mvns	r3, r3
 8004258:	693a      	ldr	r2, [r7, #16]
 800425a:	4013      	ands	r3, r2
 800425c:	613b      	str	r3, [r7, #16]
				if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u) {
 800425e:	683b      	ldr	r3, [r7, #0]
 8004260:	685b      	ldr	r3, [r3, #4]
 8004262:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004266:	2b00      	cmp	r3, #0
 8004268:	d003      	beq.n	8004272 <HAL_GPIO_Init+0x286>
					temp |= iocurrent;
 800426a:	693a      	ldr	r2, [r7, #16]
 800426c:	68fb      	ldr	r3, [r7, #12]
 800426e:	4313      	orrs	r3, r2
 8004270:	613b      	str	r3, [r7, #16]
				}
				EXTI->RTSR1 = temp;
 8004272:	4a32      	ldr	r2, [pc, #200]	; (800433c <HAL_GPIO_Init+0x350>)
 8004274:	693b      	ldr	r3, [r7, #16]
 8004276:	6093      	str	r3, [r2, #8]

				temp = EXTI->FTSR1;
 8004278:	4b30      	ldr	r3, [pc, #192]	; (800433c <HAL_GPIO_Init+0x350>)
 800427a:	68db      	ldr	r3, [r3, #12]
 800427c:	613b      	str	r3, [r7, #16]
				temp &= ~(iocurrent);
 800427e:	68fb      	ldr	r3, [r7, #12]
 8004280:	43db      	mvns	r3, r3
 8004282:	693a      	ldr	r2, [r7, #16]
 8004284:	4013      	ands	r3, r2
 8004286:	613b      	str	r3, [r7, #16]
				if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u) {
 8004288:	683b      	ldr	r3, [r7, #0]
 800428a:	685b      	ldr	r3, [r3, #4]
 800428c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004290:	2b00      	cmp	r3, #0
 8004292:	d003      	beq.n	800429c <HAL_GPIO_Init+0x2b0>
					temp |= iocurrent;
 8004294:	693a      	ldr	r2, [r7, #16]
 8004296:	68fb      	ldr	r3, [r7, #12]
 8004298:	4313      	orrs	r3, r2
 800429a:	613b      	str	r3, [r7, #16]
				}
				EXTI->FTSR1 = temp;
 800429c:	4a27      	ldr	r2, [pc, #156]	; (800433c <HAL_GPIO_Init+0x350>)
 800429e:	693b      	ldr	r3, [r7, #16]
 80042a0:	60d3      	str	r3, [r2, #12]

				/* Clear EXTI line configuration */
				temp = EXTI->EMR1;
 80042a2:	4b26      	ldr	r3, [pc, #152]	; (800433c <HAL_GPIO_Init+0x350>)
 80042a4:	685b      	ldr	r3, [r3, #4]
 80042a6:	613b      	str	r3, [r7, #16]
				temp &= ~(iocurrent);
 80042a8:	68fb      	ldr	r3, [r7, #12]
 80042aa:	43db      	mvns	r3, r3
 80042ac:	693a      	ldr	r2, [r7, #16]
 80042ae:	4013      	ands	r3, r2
 80042b0:	613b      	str	r3, [r7, #16]
				if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u) {
 80042b2:	683b      	ldr	r3, [r7, #0]
 80042b4:	685b      	ldr	r3, [r3, #4]
 80042b6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80042ba:	2b00      	cmp	r3, #0
 80042bc:	d003      	beq.n	80042c6 <HAL_GPIO_Init+0x2da>
					temp |= iocurrent;
 80042be:	693a      	ldr	r2, [r7, #16]
 80042c0:	68fb      	ldr	r3, [r7, #12]
 80042c2:	4313      	orrs	r3, r2
 80042c4:	613b      	str	r3, [r7, #16]
				}
				EXTI->EMR1 = temp;
 80042c6:	4a1d      	ldr	r2, [pc, #116]	; (800433c <HAL_GPIO_Init+0x350>)
 80042c8:	693b      	ldr	r3, [r7, #16]
 80042ca:	6053      	str	r3, [r2, #4]

				temp = EXTI->IMR1;
 80042cc:	4b1b      	ldr	r3, [pc, #108]	; (800433c <HAL_GPIO_Init+0x350>)
 80042ce:	681b      	ldr	r3, [r3, #0]
 80042d0:	613b      	str	r3, [r7, #16]
				temp &= ~(iocurrent);
 80042d2:	68fb      	ldr	r3, [r7, #12]
 80042d4:	43db      	mvns	r3, r3
 80042d6:	693a      	ldr	r2, [r7, #16]
 80042d8:	4013      	ands	r3, r2
 80042da:	613b      	str	r3, [r7, #16]
				if ((GPIO_Init->Mode & EXTI_IT) != 0x00u) {
 80042dc:	683b      	ldr	r3, [r7, #0]
 80042de:	685b      	ldr	r3, [r3, #4]
 80042e0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80042e4:	2b00      	cmp	r3, #0
 80042e6:	d003      	beq.n	80042f0 <HAL_GPIO_Init+0x304>
					temp |= iocurrent;
 80042e8:	693a      	ldr	r2, [r7, #16]
 80042ea:	68fb      	ldr	r3, [r7, #12]
 80042ec:	4313      	orrs	r3, r2
 80042ee:	613b      	str	r3, [r7, #16]
				}
				EXTI->IMR1 = temp;
 80042f0:	4a12      	ldr	r2, [pc, #72]	; (800433c <HAL_GPIO_Init+0x350>)
 80042f2:	693b      	ldr	r3, [r7, #16]
 80042f4:	6013      	str	r3, [r2, #0]
			}
		}

		position++;
 80042f6:	697b      	ldr	r3, [r7, #20]
 80042f8:	3301      	adds	r3, #1
 80042fa:	617b      	str	r3, [r7, #20]
	while (((GPIO_Init->Pin) >> position) != 0x00u) {
 80042fc:	683b      	ldr	r3, [r7, #0]
 80042fe:	681a      	ldr	r2, [r3, #0]
 8004300:	697b      	ldr	r3, [r7, #20]
 8004302:	fa22 f303 	lsr.w	r3, r2, r3
 8004306:	2b00      	cmp	r3, #0
 8004308:	f47f ae78 	bne.w	8003ffc <HAL_GPIO_Init+0x10>
	}
}
 800430c:	bf00      	nop
 800430e:	bf00      	nop
 8004310:	371c      	adds	r7, #28
 8004312:	46bd      	mov	sp, r7
 8004314:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004318:	4770      	bx	lr
 800431a:	bf00      	nop
 800431c:	40021000 	.word	0x40021000
 8004320:	40010000 	.word	0x40010000
 8004324:	48000400 	.word	0x48000400
 8004328:	48000800 	.word	0x48000800
 800432c:	48000c00 	.word	0x48000c00
 8004330:	48001000 	.word	0x48001000
 8004334:	48001400 	.word	0x48001400
 8004338:	48001800 	.word	0x48001800
 800433c:	40010400 	.word	0x40010400

08004340 <HAL_GPIO_WritePin>:
 *            @arg GPIO_PIN_RESET: to clear the port pin
 *            @arg GPIO_PIN_SET: to set the port pin
 * @retval None
 */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin,
		GPIO_PinState PinState) {
 8004340:	b480      	push	{r7}
 8004342:	b083      	sub	sp, #12
 8004344:	af00      	add	r7, sp, #0
 8004346:	6078      	str	r0, [r7, #4]
 8004348:	460b      	mov	r3, r1
 800434a:	807b      	strh	r3, [r7, #2]
 800434c:	4613      	mov	r3, r2
 800434e:	707b      	strb	r3, [r7, #1]
	/* Check the parameters */
	assert_param(IS_GPIO_PIN(GPIO_Pin));
	assert_param(IS_GPIO_PIN_ACTION(PinState));

	if (PinState != GPIO_PIN_RESET) {
 8004350:	787b      	ldrb	r3, [r7, #1]
 8004352:	2b00      	cmp	r3, #0
 8004354:	d003      	beq.n	800435e <HAL_GPIO_WritePin+0x1e>
		GPIOx->BSRR = (uint32_t) GPIO_Pin;
 8004356:	887a      	ldrh	r2, [r7, #2]
 8004358:	687b      	ldr	r3, [r7, #4]
 800435a:	619a      	str	r2, [r3, #24]
	} else {
		GPIOx->BRR = (uint32_t) GPIO_Pin;
	}
}
 800435c:	e002      	b.n	8004364 <HAL_GPIO_WritePin+0x24>
		GPIOx->BRR = (uint32_t) GPIO_Pin;
 800435e:	887a      	ldrh	r2, [r7, #2]
 8004360:	687b      	ldr	r3, [r7, #4]
 8004362:	629a      	str	r2, [r3, #40]	; 0x28
}
 8004364:	bf00      	nop
 8004366:	370c      	adds	r7, #12
 8004368:	46bd      	mov	sp, r7
 800436a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800436e:	4770      	bx	lr

08004370 <HAL_PWREx_GetVoltageRange>:
/**
 * @brief Return Voltage Scaling Range.
 * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
 *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
 */
uint32_t HAL_PWREx_GetVoltageRange(void) {
 8004370:	b480      	push	{r7}
 8004372:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
	return (PWR->CR1 & PWR_CR1_VOS);
 8004374:	4b04      	ldr	r3, [pc, #16]	; (8004388 <HAL_PWREx_GetVoltageRange+0x18>)
 8004376:	681b      	ldr	r3, [r3, #0]
 8004378:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 800437c:	4618      	mov	r0, r3
 800437e:	46bd      	mov	sp, r7
 8004380:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004384:	4770      	bx	lr
 8004386:	bf00      	nop
 8004388:	40007000 	.word	0x40007000

0800438c <HAL_PWREx_ControlVoltageScaling>:
 * @note  When moving from Range 2 to Range 1, the API waits for VOSF flag to be
 *        cleared before returning the status. If the flag is not cleared within
 *        50 microseconds, HAL_TIMEOUT status is reported.
 * @retval HAL Status
 */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling) {
 800438c:	b480      	push	{r7}
 800438e:	b085      	sub	sp, #20
 8004390:	af00      	add	r7, sp, #0
 8004392:	6078      	str	r0, [r7, #4]
  }

#else

	/* If Set Range 1 */
	if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1) {
 8004394:	687b      	ldr	r3, [r7, #4]
 8004396:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800439a:	d130      	bne.n	80043fe <HAL_PWREx_ControlVoltageScaling+0x72>
		if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1) {
 800439c:	4b23      	ldr	r3, [pc, #140]	; (800442c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800439e:	681b      	ldr	r3, [r3, #0]
 80043a0:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80043a4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80043a8:	d038      	beq.n	800441c <HAL_PWREx_ControlVoltageScaling+0x90>
			/* Set Range 1 */
			MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80043aa:	4b20      	ldr	r3, [pc, #128]	; (800442c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80043ac:	681b      	ldr	r3, [r3, #0]
 80043ae:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80043b2:	4a1e      	ldr	r2, [pc, #120]	; (800442c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80043b4:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80043b8:	6013      	str	r3, [r2, #0]

			/* Wait until VOSF is cleared */
			wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock)
 80043ba:	4b1d      	ldr	r3, [pc, #116]	; (8004430 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 80043bc:	681b      	ldr	r3, [r3, #0]
 80043be:	2232      	movs	r2, #50	; 0x32
 80043c0:	fb02 f303 	mul.w	r3, r2, r3
					/ 1000000U) + 1U;
 80043c4:	4a1b      	ldr	r2, [pc, #108]	; (8004434 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 80043c6:	fba2 2303 	umull	r2, r3, r2, r3
 80043ca:	0c9b      	lsrs	r3, r3, #18
			wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock)
 80043cc:	3301      	adds	r3, #1
 80043ce:	60fb      	str	r3, [r7, #12]
			while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80043d0:	e002      	b.n	80043d8 <HAL_PWREx_ControlVoltageScaling+0x4c>
					&& (wait_loop_index != 0U)) {
				wait_loop_index--;
 80043d2:	68fb      	ldr	r3, [r7, #12]
 80043d4:	3b01      	subs	r3, #1
 80043d6:	60fb      	str	r3, [r7, #12]
			while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80043d8:	4b14      	ldr	r3, [pc, #80]	; (800442c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80043da:	695b      	ldr	r3, [r3, #20]
 80043dc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
					&& (wait_loop_index != 0U)) {
 80043e0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80043e4:	d102      	bne.n	80043ec <HAL_PWREx_ControlVoltageScaling+0x60>
 80043e6:	68fb      	ldr	r3, [r7, #12]
 80043e8:	2b00      	cmp	r3, #0
 80043ea:	d1f2      	bne.n	80043d2 <HAL_PWREx_ControlVoltageScaling+0x46>
			}
			if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) {
 80043ec:	4b0f      	ldr	r3, [pc, #60]	; (800442c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80043ee:	695b      	ldr	r3, [r3, #20]
 80043f0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80043f4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80043f8:	d110      	bne.n	800441c <HAL_PWREx_ControlVoltageScaling+0x90>
				return HAL_TIMEOUT;
 80043fa:	2303      	movs	r3, #3
 80043fc:	e00f      	b.n	800441e <HAL_PWREx_ControlVoltageScaling+0x92>
			}
		}
	} else {
		if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2) {
 80043fe:	4b0b      	ldr	r3, [pc, #44]	; (800442c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004400:	681b      	ldr	r3, [r3, #0]
 8004402:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8004406:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800440a:	d007      	beq.n	800441c <HAL_PWREx_ControlVoltageScaling+0x90>
			/* Set Range 2 */
			MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 800440c:	4b07      	ldr	r3, [pc, #28]	; (800442c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800440e:	681b      	ldr	r3, [r3, #0]
 8004410:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8004414:	4a05      	ldr	r2, [pc, #20]	; (800442c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004416:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800441a:	6013      	str	r3, [r2, #0]
			/* No need to wait for VOSF to be cleared for this transition */
		}
	}
#endif

	return HAL_OK;
 800441c:	2300      	movs	r3, #0
}
 800441e:	4618      	mov	r0, r3
 8004420:	3714      	adds	r7, #20
 8004422:	46bd      	mov	sp, r7
 8004424:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004428:	4770      	bx	lr
 800442a:	bf00      	nop
 800442c:	40007000 	.word	0x40007000
 8004430:	2000000c 	.word	0x2000000c
 8004434:	431bde83 	.word	0x431bde83

08004438 <HAL_RCC_OscConfig>:
 *         first and then HSE On or HSE Bypass.
 * @note   If HSE failed to start, HSE should be disabled before recalling
 HAL_RCC_OscConfig().
 * @retval HAL status
 */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef *RCC_OscInitStruct) {
 8004438:	b580      	push	{r7, lr}
 800443a:	b088      	sub	sp, #32
 800443c:	af00      	add	r7, sp, #0
 800443e:	6078      	str	r0, [r7, #4]
	uint32_t tickstart;
	HAL_StatusTypeDef status;
	uint32_t sysclk_source, pll_config;

	/* Check Null pointer */
	if (RCC_OscInitStruct == NULL) {
 8004440:	687b      	ldr	r3, [r7, #4]
 8004442:	2b00      	cmp	r3, #0
 8004444:	d101      	bne.n	800444a <HAL_RCC_OscConfig+0x12>
		return HAL_ERROR;
 8004446:	2301      	movs	r3, #1
 8004448:	e3ca      	b.n	8004be0 <HAL_RCC_OscConfig+0x7a8>
	}

	/* Check the parameters */
	assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

	sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800444a:	4b97      	ldr	r3, [pc, #604]	; (80046a8 <HAL_RCC_OscConfig+0x270>)
 800444c:	689b      	ldr	r3, [r3, #8]
 800444e:	f003 030c 	and.w	r3, r3, #12
 8004452:	61bb      	str	r3, [r7, #24]
	pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004454:	4b94      	ldr	r3, [pc, #592]	; (80046a8 <HAL_RCC_OscConfig+0x270>)
 8004456:	68db      	ldr	r3, [r3, #12]
 8004458:	f003 0303 	and.w	r3, r3, #3
 800445c:	617b      	str	r3, [r7, #20]

	/*----------------------------- MSI Configuration --------------------------*/
	if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI)
 800445e:	687b      	ldr	r3, [r7, #4]
 8004460:	681b      	ldr	r3, [r3, #0]
 8004462:	f003 0310 	and.w	r3, r3, #16
 8004466:	2b00      	cmp	r3, #0
 8004468:	f000 80e4 	beq.w	8004634 <HAL_RCC_OscConfig+0x1fc>
		assert_param(
				IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
		assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

		/* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
		if ((sysclk_source == RCC_CFGR_SWS_MSI)
 800446c:	69bb      	ldr	r3, [r7, #24]
 800446e:	2b00      	cmp	r3, #0
 8004470:	d007      	beq.n	8004482 <HAL_RCC_OscConfig+0x4a>
				|| ((sysclk_source == RCC_CFGR_SWS_PLL)
 8004472:	69bb      	ldr	r3, [r7, #24]
 8004474:	2b0c      	cmp	r3, #12
 8004476:	f040 808b 	bne.w	8004590 <HAL_RCC_OscConfig+0x158>
						&& (pll_config == RCC_PLLSOURCE_MSI))) {
 800447a:	697b      	ldr	r3, [r7, #20]
 800447c:	2b01      	cmp	r3, #1
 800447e:	f040 8087 	bne.w	8004590 <HAL_RCC_OscConfig+0x158>
			if ((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8004482:	4b89      	ldr	r3, [pc, #548]	; (80046a8 <HAL_RCC_OscConfig+0x270>)
 8004484:	681b      	ldr	r3, [r3, #0]
 8004486:	f003 0302 	and.w	r3, r3, #2
 800448a:	2b00      	cmp	r3, #0
 800448c:	d005      	beq.n	800449a <HAL_RCC_OscConfig+0x62>
					&& (RCC_OscInitStruct->MSIState == RCC_MSI_OFF)) {
 800448e:	687b      	ldr	r3, [r7, #4]
 8004490:	699b      	ldr	r3, [r3, #24]
 8004492:	2b00      	cmp	r3, #0
 8004494:	d101      	bne.n	800449a <HAL_RCC_OscConfig+0x62>
				return HAL_ERROR;
 8004496:	2301      	movs	r3, #1
 8004498:	e3a2      	b.n	8004be0 <HAL_RCC_OscConfig+0x7a8>
			/* Otherwise, just the calibration and MSI range change are allowed */
			else {
				/* To correctly read data from FLASH memory, the number of wait states (LATENCY)
				 must be correctly programmed according to the frequency of the CPU clock
				 (HCLK) and the supply voltage of the device. */
				if (RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE()) {
 800449a:	687b      	ldr	r3, [r7, #4]
 800449c:	6a1a      	ldr	r2, [r3, #32]
 800449e:	4b82      	ldr	r3, [pc, #520]	; (80046a8 <HAL_RCC_OscConfig+0x270>)
 80044a0:	681b      	ldr	r3, [r3, #0]
 80044a2:	f003 0308 	and.w	r3, r3, #8
 80044a6:	2b00      	cmp	r3, #0
 80044a8:	d004      	beq.n	80044b4 <HAL_RCC_OscConfig+0x7c>
 80044aa:	4b7f      	ldr	r3, [pc, #508]	; (80046a8 <HAL_RCC_OscConfig+0x270>)
 80044ac:	681b      	ldr	r3, [r3, #0]
 80044ae:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80044b2:	e005      	b.n	80044c0 <HAL_RCC_OscConfig+0x88>
 80044b4:	4b7c      	ldr	r3, [pc, #496]	; (80046a8 <HAL_RCC_OscConfig+0x270>)
 80044b6:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80044ba:	091b      	lsrs	r3, r3, #4
 80044bc:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80044c0:	4293      	cmp	r3, r2
 80044c2:	d223      	bcs.n	800450c <HAL_RCC_OscConfig+0xd4>
					/* First increase number of wait states update if necessary */
					if (RCC_SetFlashLatencyFromMSIRange(
 80044c4:	687b      	ldr	r3, [r7, #4]
 80044c6:	6a1b      	ldr	r3, [r3, #32]
 80044c8:	4618      	mov	r0, r3
 80044ca:	f000 fd55 	bl	8004f78 <RCC_SetFlashLatencyFromMSIRange>
 80044ce:	4603      	mov	r3, r0
 80044d0:	2b00      	cmp	r3, #0
 80044d2:	d001      	beq.n	80044d8 <HAL_RCC_OscConfig+0xa0>
							RCC_OscInitStruct->MSIClockRange) != HAL_OK) {
						return HAL_ERROR;
 80044d4:	2301      	movs	r3, #1
 80044d6:	e383      	b.n	8004be0 <HAL_RCC_OscConfig+0x7a8>
					}

					/* Selects the Multiple Speed oscillator (MSI) clock range .*/
					__HAL_RCC_MSI_RANGE_CONFIG(
 80044d8:	4b73      	ldr	r3, [pc, #460]	; (80046a8 <HAL_RCC_OscConfig+0x270>)
 80044da:	681b      	ldr	r3, [r3, #0]
 80044dc:	4a72      	ldr	r2, [pc, #456]	; (80046a8 <HAL_RCC_OscConfig+0x270>)
 80044de:	f043 0308 	orr.w	r3, r3, #8
 80044e2:	6013      	str	r3, [r2, #0]
 80044e4:	4b70      	ldr	r3, [pc, #448]	; (80046a8 <HAL_RCC_OscConfig+0x270>)
 80044e6:	681b      	ldr	r3, [r3, #0]
 80044e8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80044ec:	687b      	ldr	r3, [r7, #4]
 80044ee:	6a1b      	ldr	r3, [r3, #32]
 80044f0:	496d      	ldr	r1, [pc, #436]	; (80046a8 <HAL_RCC_OscConfig+0x270>)
 80044f2:	4313      	orrs	r3, r2
 80044f4:	600b      	str	r3, [r1, #0]
							RCC_OscInitStruct->MSIClockRange);
					/* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
					__HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(
 80044f6:	4b6c      	ldr	r3, [pc, #432]	; (80046a8 <HAL_RCC_OscConfig+0x270>)
 80044f8:	685b      	ldr	r3, [r3, #4]
 80044fa:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 80044fe:	687b      	ldr	r3, [r7, #4]
 8004500:	69db      	ldr	r3, [r3, #28]
 8004502:	021b      	lsls	r3, r3, #8
 8004504:	4968      	ldr	r1, [pc, #416]	; (80046a8 <HAL_RCC_OscConfig+0x270>)
 8004506:	4313      	orrs	r3, r2
 8004508:	604b      	str	r3, [r1, #4]
 800450a:	e025      	b.n	8004558 <HAL_RCC_OscConfig+0x120>
							RCC_OscInitStruct->MSICalibrationValue);
				} else {
					/* Else, keep current flash latency while decreasing applies */
					/* Selects the Multiple Speed oscillator (MSI) clock range .*/
					__HAL_RCC_MSI_RANGE_CONFIG(
 800450c:	4b66      	ldr	r3, [pc, #408]	; (80046a8 <HAL_RCC_OscConfig+0x270>)
 800450e:	681b      	ldr	r3, [r3, #0]
 8004510:	4a65      	ldr	r2, [pc, #404]	; (80046a8 <HAL_RCC_OscConfig+0x270>)
 8004512:	f043 0308 	orr.w	r3, r3, #8
 8004516:	6013      	str	r3, [r2, #0]
 8004518:	4b63      	ldr	r3, [pc, #396]	; (80046a8 <HAL_RCC_OscConfig+0x270>)
 800451a:	681b      	ldr	r3, [r3, #0]
 800451c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004520:	687b      	ldr	r3, [r7, #4]
 8004522:	6a1b      	ldr	r3, [r3, #32]
 8004524:	4960      	ldr	r1, [pc, #384]	; (80046a8 <HAL_RCC_OscConfig+0x270>)
 8004526:	4313      	orrs	r3, r2
 8004528:	600b      	str	r3, [r1, #0]
							RCC_OscInitStruct->MSIClockRange);
					/* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
					__HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(
 800452a:	4b5f      	ldr	r3, [pc, #380]	; (80046a8 <HAL_RCC_OscConfig+0x270>)
 800452c:	685b      	ldr	r3, [r3, #4]
 800452e:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8004532:	687b      	ldr	r3, [r7, #4]
 8004534:	69db      	ldr	r3, [r3, #28]
 8004536:	021b      	lsls	r3, r3, #8
 8004538:	495b      	ldr	r1, [pc, #364]	; (80046a8 <HAL_RCC_OscConfig+0x270>)
 800453a:	4313      	orrs	r3, r2
 800453c:	604b      	str	r3, [r1, #4]
							RCC_OscInitStruct->MSICalibrationValue);

					/* Decrease number of wait states update if necessary */
					/* Only possible when MSI is the System clock source  */
					if (sysclk_source == RCC_CFGR_SWS_MSI) {
 800453e:	69bb      	ldr	r3, [r7, #24]
 8004540:	2b00      	cmp	r3, #0
 8004542:	d109      	bne.n	8004558 <HAL_RCC_OscConfig+0x120>
						if (RCC_SetFlashLatencyFromMSIRange(
 8004544:	687b      	ldr	r3, [r7, #4]
 8004546:	6a1b      	ldr	r3, [r3, #32]
 8004548:	4618      	mov	r0, r3
 800454a:	f000 fd15 	bl	8004f78 <RCC_SetFlashLatencyFromMSIRange>
 800454e:	4603      	mov	r3, r0
 8004550:	2b00      	cmp	r3, #0
 8004552:	d001      	beq.n	8004558 <HAL_RCC_OscConfig+0x120>
								RCC_OscInitStruct->MSIClockRange) != HAL_OK) {
							return HAL_ERROR;
 8004554:	2301      	movs	r3, #1
 8004556:	e343      	b.n	8004be0 <HAL_RCC_OscConfig+0x7a8>
						}
					}
				}

				/* Update the SystemCoreClock global variable */
				SystemCoreClock = HAL_RCC_GetSysClockFreq()
 8004558:	f000 fc4a 	bl	8004df0 <HAL_RCC_GetSysClockFreq>
 800455c:	4602      	mov	r2, r0
						>> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE)
 800455e:	4b52      	ldr	r3, [pc, #328]	; (80046a8 <HAL_RCC_OscConfig+0x270>)
 8004560:	689b      	ldr	r3, [r3, #8]
								>> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8004562:	091b      	lsrs	r3, r3, #4
 8004564:	f003 030f 	and.w	r3, r3, #15
						>> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE)
 8004568:	4950      	ldr	r1, [pc, #320]	; (80046ac <HAL_RCC_OscConfig+0x274>)
 800456a:	5ccb      	ldrb	r3, [r1, r3]
								>> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800456c:	f003 031f 	and.w	r3, r3, #31
						>> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE)
 8004570:	fa22 f303 	lsr.w	r3, r2, r3
				SystemCoreClock = HAL_RCC_GetSysClockFreq()
 8004574:	4a4e      	ldr	r2, [pc, #312]	; (80046b0 <HAL_RCC_OscConfig+0x278>)
 8004576:	6013      	str	r3, [r2, #0]

				/* Configure the source of time base considering new system clocks settings*/
				status = HAL_InitTick(uwTickPrio);
 8004578:	4b4e      	ldr	r3, [pc, #312]	; (80046b4 <HAL_RCC_OscConfig+0x27c>)
 800457a:	681b      	ldr	r3, [r3, #0]
 800457c:	4618      	mov	r0, r3
 800457e:	f7fc fed3 	bl	8001328 <HAL_InitTick>
 8004582:	4603      	mov	r3, r0
 8004584:	73fb      	strb	r3, [r7, #15]
				if (status != HAL_OK) {
 8004586:	7bfb      	ldrb	r3, [r7, #15]
 8004588:	2b00      	cmp	r3, #0
 800458a:	d052      	beq.n	8004632 <HAL_RCC_OscConfig+0x1fa>
					return status;
 800458c:	7bfb      	ldrb	r3, [r7, #15]
 800458e:	e327      	b.n	8004be0 <HAL_RCC_OscConfig+0x7a8>
				}
			}
		} else {
			/* Check the MSI State */
			if (RCC_OscInitStruct->MSIState != RCC_MSI_OFF) {
 8004590:	687b      	ldr	r3, [r7, #4]
 8004592:	699b      	ldr	r3, [r3, #24]
 8004594:	2b00      	cmp	r3, #0
 8004596:	d032      	beq.n	80045fe <HAL_RCC_OscConfig+0x1c6>
				/* Enable the Internal High Speed oscillator (MSI). */
				__HAL_RCC_MSI_ENABLE();
 8004598:	4b43      	ldr	r3, [pc, #268]	; (80046a8 <HAL_RCC_OscConfig+0x270>)
 800459a:	681b      	ldr	r3, [r3, #0]
 800459c:	4a42      	ldr	r2, [pc, #264]	; (80046a8 <HAL_RCC_OscConfig+0x270>)
 800459e:	f043 0301 	orr.w	r3, r3, #1
 80045a2:	6013      	str	r3, [r2, #0]

				/* Get timeout */
				tickstart = HAL_GetTick();
 80045a4:	f7fc ff10 	bl	80013c8 <HAL_GetTick>
 80045a8:	6138      	str	r0, [r7, #16]

				/* Wait till MSI is ready */
				while (READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U) {
 80045aa:	e008      	b.n	80045be <HAL_RCC_OscConfig+0x186>
					if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE) {
 80045ac:	f7fc ff0c 	bl	80013c8 <HAL_GetTick>
 80045b0:	4602      	mov	r2, r0
 80045b2:	693b      	ldr	r3, [r7, #16]
 80045b4:	1ad3      	subs	r3, r2, r3
 80045b6:	2b02      	cmp	r3, #2
 80045b8:	d901      	bls.n	80045be <HAL_RCC_OscConfig+0x186>
						return HAL_TIMEOUT;
 80045ba:	2303      	movs	r3, #3
 80045bc:	e310      	b.n	8004be0 <HAL_RCC_OscConfig+0x7a8>
				while (READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U) {
 80045be:	4b3a      	ldr	r3, [pc, #232]	; (80046a8 <HAL_RCC_OscConfig+0x270>)
 80045c0:	681b      	ldr	r3, [r3, #0]
 80045c2:	f003 0302 	and.w	r3, r3, #2
 80045c6:	2b00      	cmp	r3, #0
 80045c8:	d0f0      	beq.n	80045ac <HAL_RCC_OscConfig+0x174>
					}
				}
				/* Selects the Multiple Speed oscillator (MSI) clock range .*/
				__HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80045ca:	4b37      	ldr	r3, [pc, #220]	; (80046a8 <HAL_RCC_OscConfig+0x270>)
 80045cc:	681b      	ldr	r3, [r3, #0]
 80045ce:	4a36      	ldr	r2, [pc, #216]	; (80046a8 <HAL_RCC_OscConfig+0x270>)
 80045d0:	f043 0308 	orr.w	r3, r3, #8
 80045d4:	6013      	str	r3, [r2, #0]
 80045d6:	4b34      	ldr	r3, [pc, #208]	; (80046a8 <HAL_RCC_OscConfig+0x270>)
 80045d8:	681b      	ldr	r3, [r3, #0]
 80045da:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80045de:	687b      	ldr	r3, [r7, #4]
 80045e0:	6a1b      	ldr	r3, [r3, #32]
 80045e2:	4931      	ldr	r1, [pc, #196]	; (80046a8 <HAL_RCC_OscConfig+0x270>)
 80045e4:	4313      	orrs	r3, r2
 80045e6:	600b      	str	r3, [r1, #0]
				/* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
				__HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(
 80045e8:	4b2f      	ldr	r3, [pc, #188]	; (80046a8 <HAL_RCC_OscConfig+0x270>)
 80045ea:	685b      	ldr	r3, [r3, #4]
 80045ec:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 80045f0:	687b      	ldr	r3, [r7, #4]
 80045f2:	69db      	ldr	r3, [r3, #28]
 80045f4:	021b      	lsls	r3, r3, #8
 80045f6:	492c      	ldr	r1, [pc, #176]	; (80046a8 <HAL_RCC_OscConfig+0x270>)
 80045f8:	4313      	orrs	r3, r2
 80045fa:	604b      	str	r3, [r1, #4]
 80045fc:	e01a      	b.n	8004634 <HAL_RCC_OscConfig+0x1fc>
						RCC_OscInitStruct->MSICalibrationValue);

			} else {
				/* Disable the Internal High Speed oscillator (MSI). */
				__HAL_RCC_MSI_DISABLE();
 80045fe:	4b2a      	ldr	r3, [pc, #168]	; (80046a8 <HAL_RCC_OscConfig+0x270>)
 8004600:	681b      	ldr	r3, [r3, #0]
 8004602:	4a29      	ldr	r2, [pc, #164]	; (80046a8 <HAL_RCC_OscConfig+0x270>)
 8004604:	f023 0301 	bic.w	r3, r3, #1
 8004608:	6013      	str	r3, [r2, #0]

				/* Get timeout */
				tickstart = HAL_GetTick();
 800460a:	f7fc fedd 	bl	80013c8 <HAL_GetTick>
 800460e:	6138      	str	r0, [r7, #16]

				/* Wait till MSI is ready */
				while (READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) {
 8004610:	e008      	b.n	8004624 <HAL_RCC_OscConfig+0x1ec>
					if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE) {
 8004612:	f7fc fed9 	bl	80013c8 <HAL_GetTick>
 8004616:	4602      	mov	r2, r0
 8004618:	693b      	ldr	r3, [r7, #16]
 800461a:	1ad3      	subs	r3, r2, r3
 800461c:	2b02      	cmp	r3, #2
 800461e:	d901      	bls.n	8004624 <HAL_RCC_OscConfig+0x1ec>
						return HAL_TIMEOUT;
 8004620:	2303      	movs	r3, #3
 8004622:	e2dd      	b.n	8004be0 <HAL_RCC_OscConfig+0x7a8>
				while (READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) {
 8004624:	4b20      	ldr	r3, [pc, #128]	; (80046a8 <HAL_RCC_OscConfig+0x270>)
 8004626:	681b      	ldr	r3, [r3, #0]
 8004628:	f003 0302 	and.w	r3, r3, #2
 800462c:	2b00      	cmp	r3, #0
 800462e:	d1f0      	bne.n	8004612 <HAL_RCC_OscConfig+0x1da>
 8004630:	e000      	b.n	8004634 <HAL_RCC_OscConfig+0x1fc>
			if ((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8004632:	bf00      	nop
				}
			}
		}
	}
	/*------------------------------- HSE Configuration ------------------------*/
	if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE)
 8004634:	687b      	ldr	r3, [r7, #4]
 8004636:	681b      	ldr	r3, [r3, #0]
 8004638:	f003 0301 	and.w	r3, r3, #1
 800463c:	2b00      	cmp	r3, #0
 800463e:	d074      	beq.n	800472a <HAL_RCC_OscConfig+0x2f2>
			== RCC_OSCILLATORTYPE_HSE) {
		/* Check the parameters */
		assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

		/* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
		if ((sysclk_source == RCC_CFGR_SWS_HSE)
 8004640:	69bb      	ldr	r3, [r7, #24]
 8004642:	2b08      	cmp	r3, #8
 8004644:	d005      	beq.n	8004652 <HAL_RCC_OscConfig+0x21a>
				|| ((sysclk_source == RCC_CFGR_SWS_PLL)
 8004646:	69bb      	ldr	r3, [r7, #24]
 8004648:	2b0c      	cmp	r3, #12
 800464a:	d10e      	bne.n	800466a <HAL_RCC_OscConfig+0x232>
						&& (pll_config == RCC_PLLSOURCE_HSE))) {
 800464c:	697b      	ldr	r3, [r7, #20]
 800464e:	2b03      	cmp	r3, #3
 8004650:	d10b      	bne.n	800466a <HAL_RCC_OscConfig+0x232>
			if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8004652:	4b15      	ldr	r3, [pc, #84]	; (80046a8 <HAL_RCC_OscConfig+0x270>)
 8004654:	681b      	ldr	r3, [r3, #0]
 8004656:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800465a:	2b00      	cmp	r3, #0
 800465c:	d064      	beq.n	8004728 <HAL_RCC_OscConfig+0x2f0>
					&& (RCC_OscInitStruct->HSEState == RCC_HSE_OFF)) {
 800465e:	687b      	ldr	r3, [r7, #4]
 8004660:	685b      	ldr	r3, [r3, #4]
 8004662:	2b00      	cmp	r3, #0
 8004664:	d160      	bne.n	8004728 <HAL_RCC_OscConfig+0x2f0>
				return HAL_ERROR;
 8004666:	2301      	movs	r3, #1
 8004668:	e2ba      	b.n	8004be0 <HAL_RCC_OscConfig+0x7a8>
			}
		} else {
			/* Set the new HSE configuration ---------------------------------------*/
			__HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800466a:	687b      	ldr	r3, [r7, #4]
 800466c:	685b      	ldr	r3, [r3, #4]
 800466e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004672:	d106      	bne.n	8004682 <HAL_RCC_OscConfig+0x24a>
 8004674:	4b0c      	ldr	r3, [pc, #48]	; (80046a8 <HAL_RCC_OscConfig+0x270>)
 8004676:	681b      	ldr	r3, [r3, #0]
 8004678:	4a0b      	ldr	r2, [pc, #44]	; (80046a8 <HAL_RCC_OscConfig+0x270>)
 800467a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800467e:	6013      	str	r3, [r2, #0]
 8004680:	e026      	b.n	80046d0 <HAL_RCC_OscConfig+0x298>
 8004682:	687b      	ldr	r3, [r7, #4]
 8004684:	685b      	ldr	r3, [r3, #4]
 8004686:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800468a:	d115      	bne.n	80046b8 <HAL_RCC_OscConfig+0x280>
 800468c:	4b06      	ldr	r3, [pc, #24]	; (80046a8 <HAL_RCC_OscConfig+0x270>)
 800468e:	681b      	ldr	r3, [r3, #0]
 8004690:	4a05      	ldr	r2, [pc, #20]	; (80046a8 <HAL_RCC_OscConfig+0x270>)
 8004692:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004696:	6013      	str	r3, [r2, #0]
 8004698:	4b03      	ldr	r3, [pc, #12]	; (80046a8 <HAL_RCC_OscConfig+0x270>)
 800469a:	681b      	ldr	r3, [r3, #0]
 800469c:	4a02      	ldr	r2, [pc, #8]	; (80046a8 <HAL_RCC_OscConfig+0x270>)
 800469e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80046a2:	6013      	str	r3, [r2, #0]
 80046a4:	e014      	b.n	80046d0 <HAL_RCC_OscConfig+0x298>
 80046a6:	bf00      	nop
 80046a8:	40021000 	.word	0x40021000
 80046ac:	08007bf0 	.word	0x08007bf0
 80046b0:	2000000c 	.word	0x2000000c
 80046b4:	20000010 	.word	0x20000010
 80046b8:	4ba0      	ldr	r3, [pc, #640]	; (800493c <HAL_RCC_OscConfig+0x504>)
 80046ba:	681b      	ldr	r3, [r3, #0]
 80046bc:	4a9f      	ldr	r2, [pc, #636]	; (800493c <HAL_RCC_OscConfig+0x504>)
 80046be:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80046c2:	6013      	str	r3, [r2, #0]
 80046c4:	4b9d      	ldr	r3, [pc, #628]	; (800493c <HAL_RCC_OscConfig+0x504>)
 80046c6:	681b      	ldr	r3, [r3, #0]
 80046c8:	4a9c      	ldr	r2, [pc, #624]	; (800493c <HAL_RCC_OscConfig+0x504>)
 80046ca:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80046ce:	6013      	str	r3, [r2, #0]

			/* Check the HSE State */
			if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF) {
 80046d0:	687b      	ldr	r3, [r7, #4]
 80046d2:	685b      	ldr	r3, [r3, #4]
 80046d4:	2b00      	cmp	r3, #0
 80046d6:	d013      	beq.n	8004700 <HAL_RCC_OscConfig+0x2c8>
				/* Get Start Tick*/
				tickstart = HAL_GetTick();
 80046d8:	f7fc fe76 	bl	80013c8 <HAL_GetTick>
 80046dc:	6138      	str	r0, [r7, #16]

				/* Wait till HSE is ready */
				while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U) {
 80046de:	e008      	b.n	80046f2 <HAL_RCC_OscConfig+0x2ba>
					if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE) {
 80046e0:	f7fc fe72 	bl	80013c8 <HAL_GetTick>
 80046e4:	4602      	mov	r2, r0
 80046e6:	693b      	ldr	r3, [r7, #16]
 80046e8:	1ad3      	subs	r3, r2, r3
 80046ea:	2b64      	cmp	r3, #100	; 0x64
 80046ec:	d901      	bls.n	80046f2 <HAL_RCC_OscConfig+0x2ba>
						return HAL_TIMEOUT;
 80046ee:	2303      	movs	r3, #3
 80046f0:	e276      	b.n	8004be0 <HAL_RCC_OscConfig+0x7a8>
				while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U) {
 80046f2:	4b92      	ldr	r3, [pc, #584]	; (800493c <HAL_RCC_OscConfig+0x504>)
 80046f4:	681b      	ldr	r3, [r3, #0]
 80046f6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80046fa:	2b00      	cmp	r3, #0
 80046fc:	d0f0      	beq.n	80046e0 <HAL_RCC_OscConfig+0x2a8>
 80046fe:	e014      	b.n	800472a <HAL_RCC_OscConfig+0x2f2>
					}
				}
			} else {
				/* Get Start Tick*/
				tickstart = HAL_GetTick();
 8004700:	f7fc fe62 	bl	80013c8 <HAL_GetTick>
 8004704:	6138      	str	r0, [r7, #16]

				/* Wait till HSE is disabled */
				while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) {
 8004706:	e008      	b.n	800471a <HAL_RCC_OscConfig+0x2e2>
					if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE) {
 8004708:	f7fc fe5e 	bl	80013c8 <HAL_GetTick>
 800470c:	4602      	mov	r2, r0
 800470e:	693b      	ldr	r3, [r7, #16]
 8004710:	1ad3      	subs	r3, r2, r3
 8004712:	2b64      	cmp	r3, #100	; 0x64
 8004714:	d901      	bls.n	800471a <HAL_RCC_OscConfig+0x2e2>
						return HAL_TIMEOUT;
 8004716:	2303      	movs	r3, #3
 8004718:	e262      	b.n	8004be0 <HAL_RCC_OscConfig+0x7a8>
				while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) {
 800471a:	4b88      	ldr	r3, [pc, #544]	; (800493c <HAL_RCC_OscConfig+0x504>)
 800471c:	681b      	ldr	r3, [r3, #0]
 800471e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004722:	2b00      	cmp	r3, #0
 8004724:	d1f0      	bne.n	8004708 <HAL_RCC_OscConfig+0x2d0>
 8004726:	e000      	b.n	800472a <HAL_RCC_OscConfig+0x2f2>
			if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8004728:	bf00      	nop
				}
			}
		}
	}
	/*----------------------------- HSI Configuration --------------------------*/
	if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI)
 800472a:	687b      	ldr	r3, [r7, #4]
 800472c:	681b      	ldr	r3, [r3, #0]
 800472e:	f003 0302 	and.w	r3, r3, #2
 8004732:	2b00      	cmp	r3, #0
 8004734:	d060      	beq.n	80047f8 <HAL_RCC_OscConfig+0x3c0>
		assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
		assert_param(
				IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

		/* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
		if ((sysclk_source == RCC_CFGR_SWS_HSI)
 8004736:	69bb      	ldr	r3, [r7, #24]
 8004738:	2b04      	cmp	r3, #4
 800473a:	d005      	beq.n	8004748 <HAL_RCC_OscConfig+0x310>
				|| ((sysclk_source == RCC_CFGR_SWS_PLL)
 800473c:	69bb      	ldr	r3, [r7, #24]
 800473e:	2b0c      	cmp	r3, #12
 8004740:	d119      	bne.n	8004776 <HAL_RCC_OscConfig+0x33e>
						&& (pll_config == RCC_PLLSOURCE_HSI))) {
 8004742:	697b      	ldr	r3, [r7, #20]
 8004744:	2b02      	cmp	r3, #2
 8004746:	d116      	bne.n	8004776 <HAL_RCC_OscConfig+0x33e>
			/* When HSI is used as system clock it will not be disabled */
			if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8004748:	4b7c      	ldr	r3, [pc, #496]	; (800493c <HAL_RCC_OscConfig+0x504>)
 800474a:	681b      	ldr	r3, [r3, #0]
 800474c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004750:	2b00      	cmp	r3, #0
 8004752:	d005      	beq.n	8004760 <HAL_RCC_OscConfig+0x328>
					&& (RCC_OscInitStruct->HSIState == RCC_HSI_OFF)) {
 8004754:	687b      	ldr	r3, [r7, #4]
 8004756:	68db      	ldr	r3, [r3, #12]
 8004758:	2b00      	cmp	r3, #0
 800475a:	d101      	bne.n	8004760 <HAL_RCC_OscConfig+0x328>
				return HAL_ERROR;
 800475c:	2301      	movs	r3, #1
 800475e:	e23f      	b.n	8004be0 <HAL_RCC_OscConfig+0x7a8>
			}
			/* Otherwise, just the calibration is allowed */
			else {
				/* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
				__HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(
 8004760:	4b76      	ldr	r3, [pc, #472]	; (800493c <HAL_RCC_OscConfig+0x504>)
 8004762:	685b      	ldr	r3, [r3, #4]
 8004764:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8004768:	687b      	ldr	r3, [r7, #4]
 800476a:	691b      	ldr	r3, [r3, #16]
 800476c:	061b      	lsls	r3, r3, #24
 800476e:	4973      	ldr	r1, [pc, #460]	; (800493c <HAL_RCC_OscConfig+0x504>)
 8004770:	4313      	orrs	r3, r2
 8004772:	604b      	str	r3, [r1, #4]
			if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8004774:	e040      	b.n	80047f8 <HAL_RCC_OscConfig+0x3c0>
						RCC_OscInitStruct->HSICalibrationValue);
			}
		} else {
			/* Check the HSI State */
			if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF) {
 8004776:	687b      	ldr	r3, [r7, #4]
 8004778:	68db      	ldr	r3, [r3, #12]
 800477a:	2b00      	cmp	r3, #0
 800477c:	d023      	beq.n	80047c6 <HAL_RCC_OscConfig+0x38e>
				/* Enable the Internal High Speed oscillator (HSI). */
				__HAL_RCC_HSI_ENABLE();
 800477e:	4b6f      	ldr	r3, [pc, #444]	; (800493c <HAL_RCC_OscConfig+0x504>)
 8004780:	681b      	ldr	r3, [r3, #0]
 8004782:	4a6e      	ldr	r2, [pc, #440]	; (800493c <HAL_RCC_OscConfig+0x504>)
 8004784:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004788:	6013      	str	r3, [r2, #0]

				/* Get Start Tick*/
				tickstart = HAL_GetTick();
 800478a:	f7fc fe1d 	bl	80013c8 <HAL_GetTick>
 800478e:	6138      	str	r0, [r7, #16]

				/* Wait till HSI is ready */
				while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U) {
 8004790:	e008      	b.n	80047a4 <HAL_RCC_OscConfig+0x36c>
					if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE) {
 8004792:	f7fc fe19 	bl	80013c8 <HAL_GetTick>
 8004796:	4602      	mov	r2, r0
 8004798:	693b      	ldr	r3, [r7, #16]
 800479a:	1ad3      	subs	r3, r2, r3
 800479c:	2b02      	cmp	r3, #2
 800479e:	d901      	bls.n	80047a4 <HAL_RCC_OscConfig+0x36c>
						return HAL_TIMEOUT;
 80047a0:	2303      	movs	r3, #3
 80047a2:	e21d      	b.n	8004be0 <HAL_RCC_OscConfig+0x7a8>
				while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U) {
 80047a4:	4b65      	ldr	r3, [pc, #404]	; (800493c <HAL_RCC_OscConfig+0x504>)
 80047a6:	681b      	ldr	r3, [r3, #0]
 80047a8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80047ac:	2b00      	cmp	r3, #0
 80047ae:	d0f0      	beq.n	8004792 <HAL_RCC_OscConfig+0x35a>
					}
				}

				/* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
				__HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(
 80047b0:	4b62      	ldr	r3, [pc, #392]	; (800493c <HAL_RCC_OscConfig+0x504>)
 80047b2:	685b      	ldr	r3, [r3, #4]
 80047b4:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 80047b8:	687b      	ldr	r3, [r7, #4]
 80047ba:	691b      	ldr	r3, [r3, #16]
 80047bc:	061b      	lsls	r3, r3, #24
 80047be:	495f      	ldr	r1, [pc, #380]	; (800493c <HAL_RCC_OscConfig+0x504>)
 80047c0:	4313      	orrs	r3, r2
 80047c2:	604b      	str	r3, [r1, #4]
 80047c4:	e018      	b.n	80047f8 <HAL_RCC_OscConfig+0x3c0>
						RCC_OscInitStruct->HSICalibrationValue);
			} else {
				/* Disable the Internal High Speed oscillator (HSI). */
				__HAL_RCC_HSI_DISABLE();
 80047c6:	4b5d      	ldr	r3, [pc, #372]	; (800493c <HAL_RCC_OscConfig+0x504>)
 80047c8:	681b      	ldr	r3, [r3, #0]
 80047ca:	4a5c      	ldr	r2, [pc, #368]	; (800493c <HAL_RCC_OscConfig+0x504>)
 80047cc:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80047d0:	6013      	str	r3, [r2, #0]

				/* Get Start Tick*/
				tickstart = HAL_GetTick();
 80047d2:	f7fc fdf9 	bl	80013c8 <HAL_GetTick>
 80047d6:	6138      	str	r0, [r7, #16]

				/* Wait till HSI is disabled */
				while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) {
 80047d8:	e008      	b.n	80047ec <HAL_RCC_OscConfig+0x3b4>
					if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE) {
 80047da:	f7fc fdf5 	bl	80013c8 <HAL_GetTick>
 80047de:	4602      	mov	r2, r0
 80047e0:	693b      	ldr	r3, [r7, #16]
 80047e2:	1ad3      	subs	r3, r2, r3
 80047e4:	2b02      	cmp	r3, #2
 80047e6:	d901      	bls.n	80047ec <HAL_RCC_OscConfig+0x3b4>
						return HAL_TIMEOUT;
 80047e8:	2303      	movs	r3, #3
 80047ea:	e1f9      	b.n	8004be0 <HAL_RCC_OscConfig+0x7a8>
				while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) {
 80047ec:	4b53      	ldr	r3, [pc, #332]	; (800493c <HAL_RCC_OscConfig+0x504>)
 80047ee:	681b      	ldr	r3, [r3, #0]
 80047f0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80047f4:	2b00      	cmp	r3, #0
 80047f6:	d1f0      	bne.n	80047da <HAL_RCC_OscConfig+0x3a2>
				}
			}
		}
	}
	/*------------------------------ LSI Configuration -------------------------*/
	if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI)
 80047f8:	687b      	ldr	r3, [r7, #4]
 80047fa:	681b      	ldr	r3, [r3, #0]
 80047fc:	f003 0308 	and.w	r3, r3, #8
 8004800:	2b00      	cmp	r3, #0
 8004802:	d03c      	beq.n	800487e <HAL_RCC_OscConfig+0x446>
			== RCC_OSCILLATORTYPE_LSI) {
		/* Check the parameters */
		assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

		/* Check the LSI State */
		if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF) {
 8004804:	687b      	ldr	r3, [r7, #4]
 8004806:	695b      	ldr	r3, [r3, #20]
 8004808:	2b00      	cmp	r3, #0
 800480a:	d01c      	beq.n	8004846 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

			/* Enable the Internal Low Speed oscillator (LSI). */
			__HAL_RCC_LSI_ENABLE();
 800480c:	4b4b      	ldr	r3, [pc, #300]	; (800493c <HAL_RCC_OscConfig+0x504>)
 800480e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004812:	4a4a      	ldr	r2, [pc, #296]	; (800493c <HAL_RCC_OscConfig+0x504>)
 8004814:	f043 0301 	orr.w	r3, r3, #1
 8004818:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

			/* Get Start Tick*/
			tickstart = HAL_GetTick();
 800481c:	f7fc fdd4 	bl	80013c8 <HAL_GetTick>
 8004820:	6138      	str	r0, [r7, #16]

			/* Wait till LSI is ready */
			while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U) {
 8004822:	e008      	b.n	8004836 <HAL_RCC_OscConfig+0x3fe>
				if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE) {
 8004824:	f7fc fdd0 	bl	80013c8 <HAL_GetTick>
 8004828:	4602      	mov	r2, r0
 800482a:	693b      	ldr	r3, [r7, #16]
 800482c:	1ad3      	subs	r3, r2, r3
 800482e:	2b02      	cmp	r3, #2
 8004830:	d901      	bls.n	8004836 <HAL_RCC_OscConfig+0x3fe>
					return HAL_TIMEOUT;
 8004832:	2303      	movs	r3, #3
 8004834:	e1d4      	b.n	8004be0 <HAL_RCC_OscConfig+0x7a8>
			while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U) {
 8004836:	4b41      	ldr	r3, [pc, #260]	; (800493c <HAL_RCC_OscConfig+0x504>)
 8004838:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800483c:	f003 0302 	and.w	r3, r3, #2
 8004840:	2b00      	cmp	r3, #0
 8004842:	d0ef      	beq.n	8004824 <HAL_RCC_OscConfig+0x3ec>
 8004844:	e01b      	b.n	800487e <HAL_RCC_OscConfig+0x446>
				}
			}
		} else {
			/* Disable the Internal Low Speed oscillator (LSI). */
			__HAL_RCC_LSI_DISABLE();
 8004846:	4b3d      	ldr	r3, [pc, #244]	; (800493c <HAL_RCC_OscConfig+0x504>)
 8004848:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800484c:	4a3b      	ldr	r2, [pc, #236]	; (800493c <HAL_RCC_OscConfig+0x504>)
 800484e:	f023 0301 	bic.w	r3, r3, #1
 8004852:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

			/* Get Start Tick*/
			tickstart = HAL_GetTick();
 8004856:	f7fc fdb7 	bl	80013c8 <HAL_GetTick>
 800485a:	6138      	str	r0, [r7, #16]

			/* Wait till LSI is disabled */
			while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U) {
 800485c:	e008      	b.n	8004870 <HAL_RCC_OscConfig+0x438>
				if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE) {
 800485e:	f7fc fdb3 	bl	80013c8 <HAL_GetTick>
 8004862:	4602      	mov	r2, r0
 8004864:	693b      	ldr	r3, [r7, #16]
 8004866:	1ad3      	subs	r3, r2, r3
 8004868:	2b02      	cmp	r3, #2
 800486a:	d901      	bls.n	8004870 <HAL_RCC_OscConfig+0x438>
					return HAL_TIMEOUT;
 800486c:	2303      	movs	r3, #3
 800486e:	e1b7      	b.n	8004be0 <HAL_RCC_OscConfig+0x7a8>
			while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U) {
 8004870:	4b32      	ldr	r3, [pc, #200]	; (800493c <HAL_RCC_OscConfig+0x504>)
 8004872:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004876:	f003 0302 	and.w	r3, r3, #2
 800487a:	2b00      	cmp	r3, #0
 800487c:	d1ef      	bne.n	800485e <HAL_RCC_OscConfig+0x426>
				}
			}
		}
	}
	/*------------------------------ LSE Configuration -------------------------*/
	if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE)
 800487e:	687b      	ldr	r3, [r7, #4]
 8004880:	681b      	ldr	r3, [r3, #0]
 8004882:	f003 0304 	and.w	r3, r3, #4
 8004886:	2b00      	cmp	r3, #0
 8004888:	f000 80a6 	beq.w	80049d8 <HAL_RCC_OscConfig+0x5a0>
			== RCC_OSCILLATORTYPE_LSE) {
		FlagStatus pwrclkchanged = RESET;
 800488c:	2300      	movs	r3, #0
 800488e:	77fb      	strb	r3, [r7, #31]
		/* Check the parameters */
		assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

		/* Update LSE configuration in Backup Domain control register    */
		/* Requires to enable write access to Backup Domain of necessary */
		if (HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN)) {
 8004890:	4b2a      	ldr	r3, [pc, #168]	; (800493c <HAL_RCC_OscConfig+0x504>)
 8004892:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004894:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004898:	2b00      	cmp	r3, #0
 800489a:	d10d      	bne.n	80048b8 <HAL_RCC_OscConfig+0x480>
			__HAL_RCC_PWR_CLK_ENABLE();
 800489c:	4b27      	ldr	r3, [pc, #156]	; (800493c <HAL_RCC_OscConfig+0x504>)
 800489e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80048a0:	4a26      	ldr	r2, [pc, #152]	; (800493c <HAL_RCC_OscConfig+0x504>)
 80048a2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80048a6:	6593      	str	r3, [r2, #88]	; 0x58
 80048a8:	4b24      	ldr	r3, [pc, #144]	; (800493c <HAL_RCC_OscConfig+0x504>)
 80048aa:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80048ac:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80048b0:	60bb      	str	r3, [r7, #8]
 80048b2:	68bb      	ldr	r3, [r7, #8]
			pwrclkchanged = SET;
 80048b4:	2301      	movs	r3, #1
 80048b6:	77fb      	strb	r3, [r7, #31]
		}

		if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP)) {
 80048b8:	4b21      	ldr	r3, [pc, #132]	; (8004940 <HAL_RCC_OscConfig+0x508>)
 80048ba:	681b      	ldr	r3, [r3, #0]
 80048bc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80048c0:	2b00      	cmp	r3, #0
 80048c2:	d118      	bne.n	80048f6 <HAL_RCC_OscConfig+0x4be>
			/* Enable write access to Backup domain */
			SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80048c4:	4b1e      	ldr	r3, [pc, #120]	; (8004940 <HAL_RCC_OscConfig+0x508>)
 80048c6:	681b      	ldr	r3, [r3, #0]
 80048c8:	4a1d      	ldr	r2, [pc, #116]	; (8004940 <HAL_RCC_OscConfig+0x508>)
 80048ca:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80048ce:	6013      	str	r3, [r2, #0]

			/* Wait for Backup domain Write protection disable */
			tickstart = HAL_GetTick();
 80048d0:	f7fc fd7a 	bl	80013c8 <HAL_GetTick>
 80048d4:	6138      	str	r0, [r7, #16]

			while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP)) {
 80048d6:	e008      	b.n	80048ea <HAL_RCC_OscConfig+0x4b2>
				if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE) {
 80048d8:	f7fc fd76 	bl	80013c8 <HAL_GetTick>
 80048dc:	4602      	mov	r2, r0
 80048de:	693b      	ldr	r3, [r7, #16]
 80048e0:	1ad3      	subs	r3, r2, r3
 80048e2:	2b02      	cmp	r3, #2
 80048e4:	d901      	bls.n	80048ea <HAL_RCC_OscConfig+0x4b2>
					return HAL_TIMEOUT;
 80048e6:	2303      	movs	r3, #3
 80048e8:	e17a      	b.n	8004be0 <HAL_RCC_OscConfig+0x7a8>
			while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP)) {
 80048ea:	4b15      	ldr	r3, [pc, #84]	; (8004940 <HAL_RCC_OscConfig+0x508>)
 80048ec:	681b      	ldr	r3, [r3, #0]
 80048ee:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80048f2:	2b00      	cmp	r3, #0
 80048f4:	d0f0      	beq.n	80048d8 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
		__HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80048f6:	687b      	ldr	r3, [r7, #4]
 80048f8:	689b      	ldr	r3, [r3, #8]
 80048fa:	2b01      	cmp	r3, #1
 80048fc:	d108      	bne.n	8004910 <HAL_RCC_OscConfig+0x4d8>
 80048fe:	4b0f      	ldr	r3, [pc, #60]	; (800493c <HAL_RCC_OscConfig+0x504>)
 8004900:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004904:	4a0d      	ldr	r2, [pc, #52]	; (800493c <HAL_RCC_OscConfig+0x504>)
 8004906:	f043 0301 	orr.w	r3, r3, #1
 800490a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800490e:	e029      	b.n	8004964 <HAL_RCC_OscConfig+0x52c>
 8004910:	687b      	ldr	r3, [r7, #4]
 8004912:	689b      	ldr	r3, [r3, #8]
 8004914:	2b05      	cmp	r3, #5
 8004916:	d115      	bne.n	8004944 <HAL_RCC_OscConfig+0x50c>
 8004918:	4b08      	ldr	r3, [pc, #32]	; (800493c <HAL_RCC_OscConfig+0x504>)
 800491a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800491e:	4a07      	ldr	r2, [pc, #28]	; (800493c <HAL_RCC_OscConfig+0x504>)
 8004920:	f043 0304 	orr.w	r3, r3, #4
 8004924:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8004928:	4b04      	ldr	r3, [pc, #16]	; (800493c <HAL_RCC_OscConfig+0x504>)
 800492a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800492e:	4a03      	ldr	r2, [pc, #12]	; (800493c <HAL_RCC_OscConfig+0x504>)
 8004930:	f043 0301 	orr.w	r3, r3, #1
 8004934:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8004938:	e014      	b.n	8004964 <HAL_RCC_OscConfig+0x52c>
 800493a:	bf00      	nop
 800493c:	40021000 	.word	0x40021000
 8004940:	40007000 	.word	0x40007000
 8004944:	4b9c      	ldr	r3, [pc, #624]	; (8004bb8 <HAL_RCC_OscConfig+0x780>)
 8004946:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800494a:	4a9b      	ldr	r2, [pc, #620]	; (8004bb8 <HAL_RCC_OscConfig+0x780>)
 800494c:	f023 0301 	bic.w	r3, r3, #1
 8004950:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8004954:	4b98      	ldr	r3, [pc, #608]	; (8004bb8 <HAL_RCC_OscConfig+0x780>)
 8004956:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800495a:	4a97      	ldr	r2, [pc, #604]	; (8004bb8 <HAL_RCC_OscConfig+0x780>)
 800495c:	f023 0304 	bic.w	r3, r3, #4
 8004960:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

		/* Check the LSE State */
		if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF) {
 8004964:	687b      	ldr	r3, [r7, #4]
 8004966:	689b      	ldr	r3, [r3, #8]
 8004968:	2b00      	cmp	r3, #0
 800496a:	d016      	beq.n	800499a <HAL_RCC_OscConfig+0x562>
			/* Get Start Tick*/
			tickstart = HAL_GetTick();
 800496c:	f7fc fd2c 	bl	80013c8 <HAL_GetTick>
 8004970:	6138      	str	r0, [r7, #16]

			/* Wait till LSE is ready */
			while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U) {
 8004972:	e00a      	b.n	800498a <HAL_RCC_OscConfig+0x552>
				if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE) {
 8004974:	f7fc fd28 	bl	80013c8 <HAL_GetTick>
 8004978:	4602      	mov	r2, r0
 800497a:	693b      	ldr	r3, [r7, #16]
 800497c:	1ad3      	subs	r3, r2, r3
 800497e:	f241 3288 	movw	r2, #5000	; 0x1388
 8004982:	4293      	cmp	r3, r2
 8004984:	d901      	bls.n	800498a <HAL_RCC_OscConfig+0x552>
					return HAL_TIMEOUT;
 8004986:	2303      	movs	r3, #3
 8004988:	e12a      	b.n	8004be0 <HAL_RCC_OscConfig+0x7a8>
			while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U) {
 800498a:	4b8b      	ldr	r3, [pc, #556]	; (8004bb8 <HAL_RCC_OscConfig+0x780>)
 800498c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004990:	f003 0302 	and.w	r3, r3, #2
 8004994:	2b00      	cmp	r3, #0
 8004996:	d0ed      	beq.n	8004974 <HAL_RCC_OscConfig+0x53c>
 8004998:	e015      	b.n	80049c6 <HAL_RCC_OscConfig+0x58e>
				}
			}
		} else {
			/* Get Start Tick*/
			tickstart = HAL_GetTick();
 800499a:	f7fc fd15 	bl	80013c8 <HAL_GetTick>
 800499e:	6138      	str	r0, [r7, #16]

			/* Wait till LSE is disabled */
			while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U) {
 80049a0:	e00a      	b.n	80049b8 <HAL_RCC_OscConfig+0x580>
				if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE) {
 80049a2:	f7fc fd11 	bl	80013c8 <HAL_GetTick>
 80049a6:	4602      	mov	r2, r0
 80049a8:	693b      	ldr	r3, [r7, #16]
 80049aa:	1ad3      	subs	r3, r2, r3
 80049ac:	f241 3288 	movw	r2, #5000	; 0x1388
 80049b0:	4293      	cmp	r3, r2
 80049b2:	d901      	bls.n	80049b8 <HAL_RCC_OscConfig+0x580>
					return HAL_TIMEOUT;
 80049b4:	2303      	movs	r3, #3
 80049b6:	e113      	b.n	8004be0 <HAL_RCC_OscConfig+0x7a8>
			while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U) {
 80049b8:	4b7f      	ldr	r3, [pc, #508]	; (8004bb8 <HAL_RCC_OscConfig+0x780>)
 80049ba:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80049be:	f003 0302 	and.w	r3, r3, #2
 80049c2:	2b00      	cmp	r3, #0
 80049c4:	d1ed      	bne.n	80049a2 <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
		}

		/* Restore clock configuration if changed */
		if (pwrclkchanged == SET) {
 80049c6:	7ffb      	ldrb	r3, [r7, #31]
 80049c8:	2b01      	cmp	r3, #1
 80049ca:	d105      	bne.n	80049d8 <HAL_RCC_OscConfig+0x5a0>
			__HAL_RCC_PWR_CLK_DISABLE();
 80049cc:	4b7a      	ldr	r3, [pc, #488]	; (8004bb8 <HAL_RCC_OscConfig+0x780>)
 80049ce:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80049d0:	4a79      	ldr	r2, [pc, #484]	; (8004bb8 <HAL_RCC_OscConfig+0x780>)
 80049d2:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80049d6:	6593      	str	r3, [r2, #88]	; 0x58
#endif /* RCC_HSI48_SUPPORT */
	/*-------------------------------- PLL Configuration -----------------------*/
	/* Check the parameters */
	assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

	if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE) {
 80049d8:	687b      	ldr	r3, [r7, #4]
 80049da:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80049dc:	2b00      	cmp	r3, #0
 80049de:	f000 80fe 	beq.w	8004bde <HAL_RCC_OscConfig+0x7a6>
		/* PLL On ? */
		if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON) {
 80049e2:	687b      	ldr	r3, [r7, #4]
 80049e4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80049e6:	2b02      	cmp	r3, #2
 80049e8:	f040 80d0 	bne.w	8004b8c <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
			assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
			assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

			/* Do nothing if PLL configuration is the unchanged */
			pll_config = RCC->PLLCFGR;
 80049ec:	4b72      	ldr	r3, [pc, #456]	; (8004bb8 <HAL_RCC_OscConfig+0x780>)
 80049ee:	68db      	ldr	r3, [r3, #12]
 80049f0:	617b      	str	r3, [r7, #20]
			if ((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)
 80049f2:	697b      	ldr	r3, [r7, #20]
 80049f4:	f003 0203 	and.w	r2, r3, #3
					!= RCC_OscInitStruct->PLL.PLLSource)
 80049f8:	687b      	ldr	r3, [r7, #4]
 80049fa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
			if ((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)
 80049fc:	429a      	cmp	r2, r3
 80049fe:	d130      	bne.n	8004a62 <HAL_RCC_OscConfig+0x62a>
					|| (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)
 8004a00:	697b      	ldr	r3, [r7, #20]
 8004a02:	f003 0270 	and.w	r2, r3, #112	; 0x70
							!= ((RCC_OscInitStruct->PLL.PLLM - 1U)
 8004a06:	687b      	ldr	r3, [r7, #4]
 8004a08:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004a0a:	3b01      	subs	r3, #1
									<< RCC_PLLCFGR_PLLM_Pos))
 8004a0c:	011b      	lsls	r3, r3, #4
					|| (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)
 8004a0e:	429a      	cmp	r2, r3
 8004a10:	d127      	bne.n	8004a62 <HAL_RCC_OscConfig+0x62a>
					|| (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)
 8004a12:	697b      	ldr	r3, [r7, #20]
 8004a14:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
							!= (RCC_OscInitStruct->PLL.PLLN
 8004a18:	687b      	ldr	r3, [r7, #4]
 8004a1a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
									<< RCC_PLLCFGR_PLLN_Pos))
 8004a1c:	021b      	lsls	r3, r3, #8
					|| (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)
 8004a1e:	429a      	cmp	r2, r3
 8004a20:	d11f      	bne.n	8004a62 <HAL_RCC_OscConfig+0x62a>
					||
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
					(READ_BIT(pll_config, RCC_PLLCFGR_PLLP)
 8004a22:	697b      	ldr	r3, [r7, #20]
 8004a24:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
							!= ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ?
 8004a28:	687a      	ldr	r2, [r7, #4]
 8004a2a:	6b92      	ldr	r2, [r2, #56]	; 0x38
									0U : 1U))
 8004a2c:	2a07      	cmp	r2, #7
 8004a2e:	bf14      	ite	ne
 8004a30:	2201      	movne	r2, #1
 8004a32:	2200      	moveq	r2, #0
 8004a34:	b2d2      	uxtb	r2, r2
					||
 8004a36:	4293      	cmp	r3, r2
 8004a38:	d113      	bne.n	8004a62 <HAL_RCC_OscConfig+0x62a>
					||
#endif
#endif
					(READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)
 8004a3a:	697b      	ldr	r3, [r7, #20]
 8004a3c:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
							!= ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U)
 8004a40:	687b      	ldr	r3, [r7, #4]
 8004a42:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004a44:	085b      	lsrs	r3, r3, #1
 8004a46:	3b01      	subs	r3, #1
									<< RCC_PLLCFGR_PLLQ_Pos))
 8004a48:	055b      	lsls	r3, r3, #21
					||
 8004a4a:	429a      	cmp	r2, r3
 8004a4c:	d109      	bne.n	8004a62 <HAL_RCC_OscConfig+0x62a>
					|| (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)
 8004a4e:	697b      	ldr	r3, [r7, #20]
 8004a50:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
							!= ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U)
 8004a54:	687b      	ldr	r3, [r7, #4]
 8004a56:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004a58:	085b      	lsrs	r3, r3, #1
 8004a5a:	3b01      	subs	r3, #1
									<< RCC_PLLCFGR_PLLR_Pos))) {
 8004a5c:	065b      	lsls	r3, r3, #25
					|| (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)
 8004a5e:	429a      	cmp	r2, r3
 8004a60:	d06e      	beq.n	8004b40 <HAL_RCC_OscConfig+0x708>
				/* Check if the PLL is used as system clock or not */
				if (sysclk_source != RCC_CFGR_SWS_PLL) {
 8004a62:	69bb      	ldr	r3, [r7, #24]
 8004a64:	2b0c      	cmp	r3, #12
 8004a66:	d069      	beq.n	8004b3c <HAL_RCC_OscConfig+0x704>
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
					/* Check if main PLL can be updated */
					/* Not possible if the source is shared by other enabled PLLSAIx */
					if ((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8004a68:	4b53      	ldr	r3, [pc, #332]	; (8004bb8 <HAL_RCC_OscConfig+0x780>)
 8004a6a:	681b      	ldr	r3, [r3, #0]
 8004a6c:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8004a70:	2b00      	cmp	r3, #0
 8004a72:	d105      	bne.n	8004a80 <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
							|| (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8004a74:	4b50      	ldr	r3, [pc, #320]	; (8004bb8 <HAL_RCC_OscConfig+0x780>)
 8004a76:	681b      	ldr	r3, [r3, #0]
 8004a78:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004a7c:	2b00      	cmp	r3, #0
 8004a7e:	d001      	beq.n	8004a84 <HAL_RCC_OscConfig+0x64c>
#endif
							) {
						return HAL_ERROR;
 8004a80:	2301      	movs	r3, #1
 8004a82:	e0ad      	b.n	8004be0 <HAL_RCC_OscConfig+0x7a8>
					} else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
					{
						/* Disable the main PLL. */
						__HAL_RCC_PLL_DISABLE();
 8004a84:	4b4c      	ldr	r3, [pc, #304]	; (8004bb8 <HAL_RCC_OscConfig+0x780>)
 8004a86:	681b      	ldr	r3, [r3, #0]
 8004a88:	4a4b      	ldr	r2, [pc, #300]	; (8004bb8 <HAL_RCC_OscConfig+0x780>)
 8004a8a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8004a8e:	6013      	str	r3, [r2, #0]

						/* Get Start Tick*/
						tickstart = HAL_GetTick();
 8004a90:	f7fc fc9a 	bl	80013c8 <HAL_GetTick>
 8004a94:	6138      	str	r0, [r7, #16]

						/* Wait till PLL is ready */
						while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U) {
 8004a96:	e008      	b.n	8004aaa <HAL_RCC_OscConfig+0x672>
							if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE) {
 8004a98:	f7fc fc96 	bl	80013c8 <HAL_GetTick>
 8004a9c:	4602      	mov	r2, r0
 8004a9e:	693b      	ldr	r3, [r7, #16]
 8004aa0:	1ad3      	subs	r3, r2, r3
 8004aa2:	2b02      	cmp	r3, #2
 8004aa4:	d901      	bls.n	8004aaa <HAL_RCC_OscConfig+0x672>
								return HAL_TIMEOUT;
 8004aa6:	2303      	movs	r3, #3
 8004aa8:	e09a      	b.n	8004be0 <HAL_RCC_OscConfig+0x7a8>
						while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U) {
 8004aaa:	4b43      	ldr	r3, [pc, #268]	; (8004bb8 <HAL_RCC_OscConfig+0x780>)
 8004aac:	681b      	ldr	r3, [r3, #0]
 8004aae:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004ab2:	2b00      	cmp	r3, #0
 8004ab4:	d1f0      	bne.n	8004a98 <HAL_RCC_OscConfig+0x660>
							}
						}

						/* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
						__HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004ab6:	4b40      	ldr	r3, [pc, #256]	; (8004bb8 <HAL_RCC_OscConfig+0x780>)
 8004ab8:	68da      	ldr	r2, [r3, #12]
 8004aba:	4b40      	ldr	r3, [pc, #256]	; (8004bbc <HAL_RCC_OscConfig+0x784>)
 8004abc:	4013      	ands	r3, r2
 8004abe:	687a      	ldr	r2, [r7, #4]
 8004ac0:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 8004ac2:	687a      	ldr	r2, [r7, #4]
 8004ac4:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8004ac6:	3a01      	subs	r2, #1
 8004ac8:	0112      	lsls	r2, r2, #4
 8004aca:	4311      	orrs	r1, r2
 8004acc:	687a      	ldr	r2, [r7, #4]
 8004ace:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8004ad0:	0212      	lsls	r2, r2, #8
 8004ad2:	4311      	orrs	r1, r2
 8004ad4:	687a      	ldr	r2, [r7, #4]
 8004ad6:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8004ad8:	0852      	lsrs	r2, r2, #1
 8004ada:	3a01      	subs	r2, #1
 8004adc:	0552      	lsls	r2, r2, #21
 8004ade:	4311      	orrs	r1, r2
 8004ae0:	687a      	ldr	r2, [r7, #4]
 8004ae2:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8004ae4:	0852      	lsrs	r2, r2, #1
 8004ae6:	3a01      	subs	r2, #1
 8004ae8:	0652      	lsls	r2, r2, #25
 8004aea:	4311      	orrs	r1, r2
 8004aec:	687a      	ldr	r2, [r7, #4]
 8004aee:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8004af0:	0912      	lsrs	r2, r2, #4
 8004af2:	0452      	lsls	r2, r2, #17
 8004af4:	430a      	orrs	r2, r1
 8004af6:	4930      	ldr	r1, [pc, #192]	; (8004bb8 <HAL_RCC_OscConfig+0x780>)
 8004af8:	4313      	orrs	r3, r2
 8004afa:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

						/* Enable the main PLL. */
						__HAL_RCC_PLL_ENABLE();
 8004afc:	4b2e      	ldr	r3, [pc, #184]	; (8004bb8 <HAL_RCC_OscConfig+0x780>)
 8004afe:	681b      	ldr	r3, [r3, #0]
 8004b00:	4a2d      	ldr	r2, [pc, #180]	; (8004bb8 <HAL_RCC_OscConfig+0x780>)
 8004b02:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8004b06:	6013      	str	r3, [r2, #0]

						/* Enable PLL System Clock output. */
						__HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8004b08:	4b2b      	ldr	r3, [pc, #172]	; (8004bb8 <HAL_RCC_OscConfig+0x780>)
 8004b0a:	68db      	ldr	r3, [r3, #12]
 8004b0c:	4a2a      	ldr	r2, [pc, #168]	; (8004bb8 <HAL_RCC_OscConfig+0x780>)
 8004b0e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8004b12:	60d3      	str	r3, [r2, #12]

						/* Get Start Tick*/
						tickstart = HAL_GetTick();
 8004b14:	f7fc fc58 	bl	80013c8 <HAL_GetTick>
 8004b18:	6138      	str	r0, [r7, #16]

						/* Wait till PLL is ready */
						while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U) {
 8004b1a:	e008      	b.n	8004b2e <HAL_RCC_OscConfig+0x6f6>
							if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE) {
 8004b1c:	f7fc fc54 	bl	80013c8 <HAL_GetTick>
 8004b20:	4602      	mov	r2, r0
 8004b22:	693b      	ldr	r3, [r7, #16]
 8004b24:	1ad3      	subs	r3, r2, r3
 8004b26:	2b02      	cmp	r3, #2
 8004b28:	d901      	bls.n	8004b2e <HAL_RCC_OscConfig+0x6f6>
								return HAL_TIMEOUT;
 8004b2a:	2303      	movs	r3, #3
 8004b2c:	e058      	b.n	8004be0 <HAL_RCC_OscConfig+0x7a8>
						while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U) {
 8004b2e:	4b22      	ldr	r3, [pc, #136]	; (8004bb8 <HAL_RCC_OscConfig+0x780>)
 8004b30:	681b      	ldr	r3, [r3, #0]
 8004b32:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004b36:	2b00      	cmp	r3, #0
 8004b38:	d0f0      	beq.n	8004b1c <HAL_RCC_OscConfig+0x6e4>
				if (sysclk_source != RCC_CFGR_SWS_PLL) {
 8004b3a:	e050      	b.n	8004bde <HAL_RCC_OscConfig+0x7a6>
							}
						}
					}
				} else {
					/* PLL is already used as System core clock */
					return HAL_ERROR;
 8004b3c:	2301      	movs	r3, #1
 8004b3e:	e04f      	b.n	8004be0 <HAL_RCC_OscConfig+0x7a8>
				}
			} else {
				/* PLL configuration is unchanged */
				/* Re-enable PLL if it was disabled (ie. low power mode) */
				if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U) {
 8004b40:	4b1d      	ldr	r3, [pc, #116]	; (8004bb8 <HAL_RCC_OscConfig+0x780>)
 8004b42:	681b      	ldr	r3, [r3, #0]
 8004b44:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004b48:	2b00      	cmp	r3, #0
 8004b4a:	d148      	bne.n	8004bde <HAL_RCC_OscConfig+0x7a6>
					/* Enable the main PLL. */
					__HAL_RCC_PLL_ENABLE();
 8004b4c:	4b1a      	ldr	r3, [pc, #104]	; (8004bb8 <HAL_RCC_OscConfig+0x780>)
 8004b4e:	681b      	ldr	r3, [r3, #0]
 8004b50:	4a19      	ldr	r2, [pc, #100]	; (8004bb8 <HAL_RCC_OscConfig+0x780>)
 8004b52:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8004b56:	6013      	str	r3, [r2, #0]

					/* Enable PLL System Clock output. */
					__HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8004b58:	4b17      	ldr	r3, [pc, #92]	; (8004bb8 <HAL_RCC_OscConfig+0x780>)
 8004b5a:	68db      	ldr	r3, [r3, #12]
 8004b5c:	4a16      	ldr	r2, [pc, #88]	; (8004bb8 <HAL_RCC_OscConfig+0x780>)
 8004b5e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8004b62:	60d3      	str	r3, [r2, #12]

					/* Get Start Tick*/
					tickstart = HAL_GetTick();
 8004b64:	f7fc fc30 	bl	80013c8 <HAL_GetTick>
 8004b68:	6138      	str	r0, [r7, #16]

					/* Wait till PLL is ready */
					while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U) {
 8004b6a:	e008      	b.n	8004b7e <HAL_RCC_OscConfig+0x746>
						if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE) {
 8004b6c:	f7fc fc2c 	bl	80013c8 <HAL_GetTick>
 8004b70:	4602      	mov	r2, r0
 8004b72:	693b      	ldr	r3, [r7, #16]
 8004b74:	1ad3      	subs	r3, r2, r3
 8004b76:	2b02      	cmp	r3, #2
 8004b78:	d901      	bls.n	8004b7e <HAL_RCC_OscConfig+0x746>
							return HAL_TIMEOUT;
 8004b7a:	2303      	movs	r3, #3
 8004b7c:	e030      	b.n	8004be0 <HAL_RCC_OscConfig+0x7a8>
					while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U) {
 8004b7e:	4b0e      	ldr	r3, [pc, #56]	; (8004bb8 <HAL_RCC_OscConfig+0x780>)
 8004b80:	681b      	ldr	r3, [r3, #0]
 8004b82:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004b86:	2b00      	cmp	r3, #0
 8004b88:	d0f0      	beq.n	8004b6c <HAL_RCC_OscConfig+0x734>
 8004b8a:	e028      	b.n	8004bde <HAL_RCC_OscConfig+0x7a6>
					}
				}
			}
		} else {
			/* Check that PLL is not used as system clock or not */
			if (sysclk_source != RCC_CFGR_SWS_PLL) {
 8004b8c:	69bb      	ldr	r3, [r7, #24]
 8004b8e:	2b0c      	cmp	r3, #12
 8004b90:	d023      	beq.n	8004bda <HAL_RCC_OscConfig+0x7a2>
				/* Disable the main PLL. */
				__HAL_RCC_PLL_DISABLE();
 8004b92:	4b09      	ldr	r3, [pc, #36]	; (8004bb8 <HAL_RCC_OscConfig+0x780>)
 8004b94:	681b      	ldr	r3, [r3, #0]
 8004b96:	4a08      	ldr	r2, [pc, #32]	; (8004bb8 <HAL_RCC_OscConfig+0x780>)
 8004b98:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8004b9c:	6013      	str	r3, [r2, #0]

				/* Get Start Tick*/
				tickstart = HAL_GetTick();
 8004b9e:	f7fc fc13 	bl	80013c8 <HAL_GetTick>
 8004ba2:	6138      	str	r0, [r7, #16]

				/* Wait till PLL is disabled */
				while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U) {
 8004ba4:	e00c      	b.n	8004bc0 <HAL_RCC_OscConfig+0x788>
					if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE) {
 8004ba6:	f7fc fc0f 	bl	80013c8 <HAL_GetTick>
 8004baa:	4602      	mov	r2, r0
 8004bac:	693b      	ldr	r3, [r7, #16]
 8004bae:	1ad3      	subs	r3, r2, r3
 8004bb0:	2b02      	cmp	r3, #2
 8004bb2:	d905      	bls.n	8004bc0 <HAL_RCC_OscConfig+0x788>
						return HAL_TIMEOUT;
 8004bb4:	2303      	movs	r3, #3
 8004bb6:	e013      	b.n	8004be0 <HAL_RCC_OscConfig+0x7a8>
 8004bb8:	40021000 	.word	0x40021000
 8004bbc:	f99d808c 	.word	0xf99d808c
				while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U) {
 8004bc0:	4b09      	ldr	r3, [pc, #36]	; (8004be8 <HAL_RCC_OscConfig+0x7b0>)
 8004bc2:	681b      	ldr	r3, [r3, #0]
 8004bc4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004bc8:	2b00      	cmp	r3, #0
 8004bca:	d1ec      	bne.n	8004ba6 <HAL_RCC_OscConfig+0x76e>
					}
				}
				/* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
				RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK
 8004bcc:	4b06      	ldr	r3, [pc, #24]	; (8004be8 <HAL_RCC_OscConfig+0x7b0>)
 8004bce:	68da      	ldr	r2, [r3, #12]
 8004bd0:	4905      	ldr	r1, [pc, #20]	; (8004be8 <HAL_RCC_OscConfig+0x7b0>)
 8004bd2:	4b06      	ldr	r3, [pc, #24]	; (8004bec <HAL_RCC_OscConfig+0x7b4>)
 8004bd4:	4013      	ands	r3, r2
 8004bd6:	60cb      	str	r3, [r1, #12]
 8004bd8:	e001      	b.n	8004bde <HAL_RCC_OscConfig+0x7a6>
#else
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
			} else {
				/* PLL is already used as System core clock */
				return HAL_ERROR;
 8004bda:	2301      	movs	r3, #1
 8004bdc:	e000      	b.n	8004be0 <HAL_RCC_OscConfig+0x7a8>
			}
		}
	}
	return HAL_OK;
 8004bde:	2300      	movs	r3, #0
}
 8004be0:	4618      	mov	r0, r3
 8004be2:	3720      	adds	r7, #32
 8004be4:	46bd      	mov	sp, r7
 8004be6:	bd80      	pop	{r7, pc}
 8004be8:	40021000 	.word	0x40021000
 8004bec:	feeefffc 	.word	0xfeeefffc

08004bf0 <HAL_RCC_ClockConfig>:
 *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
 *         (for more details refer to section above "Initialization/de-initialization functions")
 * @retval None
 */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef *RCC_ClkInitStruct,
		uint32_t FLatency) {
 8004bf0:	b580      	push	{r7, lr}
 8004bf2:	b084      	sub	sp, #16
 8004bf4:	af00      	add	r7, sp, #0
 8004bf6:	6078      	str	r0, [r7, #4]
 8004bf8:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
	HAL_StatusTypeDef status;

	/* Check Null pointer */
	if (RCC_ClkInitStruct == NULL) {
 8004bfa:	687b      	ldr	r3, [r7, #4]
 8004bfc:	2b00      	cmp	r3, #0
 8004bfe:	d101      	bne.n	8004c04 <HAL_RCC_ClockConfig+0x14>
		return HAL_ERROR;
 8004c00:	2301      	movs	r3, #1
 8004c02:	e0e7      	b.n	8004dd4 <HAL_RCC_ClockConfig+0x1e4>
	/* To correctly read data from FLASH memory, the number of wait states (LATENCY)
	 must be correctly programmed according to the frequency of the CPU clock
	 (HCLK) and the supply voltage of the device. */

	/* Increasing the number of wait states because of higher CPU frequency */
	if (FLatency > __HAL_FLASH_GET_LATENCY()) {
 8004c04:	4b75      	ldr	r3, [pc, #468]	; (8004ddc <HAL_RCC_ClockConfig+0x1ec>)
 8004c06:	681b      	ldr	r3, [r3, #0]
 8004c08:	f003 0307 	and.w	r3, r3, #7
 8004c0c:	683a      	ldr	r2, [r7, #0]
 8004c0e:	429a      	cmp	r2, r3
 8004c10:	d910      	bls.n	8004c34 <HAL_RCC_ClockConfig+0x44>
		/* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
		__HAL_FLASH_SET_LATENCY(FLatency);
 8004c12:	4b72      	ldr	r3, [pc, #456]	; (8004ddc <HAL_RCC_ClockConfig+0x1ec>)
 8004c14:	681b      	ldr	r3, [r3, #0]
 8004c16:	f023 0207 	bic.w	r2, r3, #7
 8004c1a:	4970      	ldr	r1, [pc, #448]	; (8004ddc <HAL_RCC_ClockConfig+0x1ec>)
 8004c1c:	683b      	ldr	r3, [r7, #0]
 8004c1e:	4313      	orrs	r3, r2
 8004c20:	600b      	str	r3, [r1, #0]

		/* Check that the new number of wait states is taken into account to access the Flash
		 memory by reading the FLASH_ACR register */
		if (__HAL_FLASH_GET_LATENCY() != FLatency) {
 8004c22:	4b6e      	ldr	r3, [pc, #440]	; (8004ddc <HAL_RCC_ClockConfig+0x1ec>)
 8004c24:	681b      	ldr	r3, [r3, #0]
 8004c26:	f003 0307 	and.w	r3, r3, #7
 8004c2a:	683a      	ldr	r2, [r7, #0]
 8004c2c:	429a      	cmp	r2, r3
 8004c2e:	d001      	beq.n	8004c34 <HAL_RCC_ClockConfig+0x44>
			return HAL_ERROR;
 8004c30:	2301      	movs	r3, #1
 8004c32:	e0cf      	b.n	8004dd4 <HAL_RCC_ClockConfig+0x1e4>
		}
	}

	/*----------------- HCLK Configuration prior to SYSCLK----------------------*/
	/* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
	if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK)
 8004c34:	687b      	ldr	r3, [r7, #4]
 8004c36:	681b      	ldr	r3, [r3, #0]
 8004c38:	f003 0302 	and.w	r3, r3, #2
 8004c3c:	2b00      	cmp	r3, #0
 8004c3e:	d010      	beq.n	8004c62 <HAL_RCC_ClockConfig+0x72>
			== RCC_CLOCKTYPE_HCLK) {
		assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

		if (RCC_ClkInitStruct->AHBCLKDivider
 8004c40:	687b      	ldr	r3, [r7, #4]
 8004c42:	689a      	ldr	r2, [r3, #8]
				> READ_BIT(RCC->CFGR, RCC_CFGR_HPRE)) {
 8004c44:	4b66      	ldr	r3, [pc, #408]	; (8004de0 <HAL_RCC_ClockConfig+0x1f0>)
 8004c46:	689b      	ldr	r3, [r3, #8]
 8004c48:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
		if (RCC_ClkInitStruct->AHBCLKDivider
 8004c4c:	429a      	cmp	r2, r3
 8004c4e:	d908      	bls.n	8004c62 <HAL_RCC_ClockConfig+0x72>
			MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE,
 8004c50:	4b63      	ldr	r3, [pc, #396]	; (8004de0 <HAL_RCC_ClockConfig+0x1f0>)
 8004c52:	689b      	ldr	r3, [r3, #8]
 8004c54:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004c58:	687b      	ldr	r3, [r7, #4]
 8004c5a:	689b      	ldr	r3, [r3, #8]
 8004c5c:	4960      	ldr	r1, [pc, #384]	; (8004de0 <HAL_RCC_ClockConfig+0x1f0>)
 8004c5e:	4313      	orrs	r3, r2
 8004c60:	608b      	str	r3, [r1, #8]
					RCC_ClkInitStruct->AHBCLKDivider);
		}
	}

	/*------------------------- SYSCLK Configuration ---------------------------*/
	if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK)
 8004c62:	687b      	ldr	r3, [r7, #4]
 8004c64:	681b      	ldr	r3, [r3, #0]
 8004c66:	f003 0301 	and.w	r3, r3, #1
 8004c6a:	2b00      	cmp	r3, #0
 8004c6c:	d04c      	beq.n	8004d08 <HAL_RCC_ClockConfig+0x118>
			== RCC_CLOCKTYPE_SYSCLK) {
		assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

		/* PLL is selected as System Clock Source */
		if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK) {
 8004c6e:	687b      	ldr	r3, [r7, #4]
 8004c70:	685b      	ldr	r3, [r3, #4]
 8004c72:	2b03      	cmp	r3, #3
 8004c74:	d107      	bne.n	8004c86 <HAL_RCC_ClockConfig+0x96>
			/* Check the PLL ready flag */
			if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U) {
 8004c76:	4b5a      	ldr	r3, [pc, #360]	; (8004de0 <HAL_RCC_ClockConfig+0x1f0>)
 8004c78:	681b      	ldr	r3, [r3, #0]
 8004c7a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004c7e:	2b00      	cmp	r3, #0
 8004c80:	d121      	bne.n	8004cc6 <HAL_RCC_ClockConfig+0xd6>
				return HAL_ERROR;
 8004c82:	2301      	movs	r3, #1
 8004c84:	e0a6      	b.n	8004dd4 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
#endif
		} else {
			/* HSE is selected as System Clock Source */
			if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE) {
 8004c86:	687b      	ldr	r3, [r7, #4]
 8004c88:	685b      	ldr	r3, [r3, #4]
 8004c8a:	2b02      	cmp	r3, #2
 8004c8c:	d107      	bne.n	8004c9e <HAL_RCC_ClockConfig+0xae>
				/* Check the HSE ready flag */
				if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U) {
 8004c8e:	4b54      	ldr	r3, [pc, #336]	; (8004de0 <HAL_RCC_ClockConfig+0x1f0>)
 8004c90:	681b      	ldr	r3, [r3, #0]
 8004c92:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004c96:	2b00      	cmp	r3, #0
 8004c98:	d115      	bne.n	8004cc6 <HAL_RCC_ClockConfig+0xd6>
					return HAL_ERROR;
 8004c9a:	2301      	movs	r3, #1
 8004c9c:	e09a      	b.n	8004dd4 <HAL_RCC_ClockConfig+0x1e4>
				}
			}
			/* MSI is selected as System Clock Source */
			else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI) {
 8004c9e:	687b      	ldr	r3, [r7, #4]
 8004ca0:	685b      	ldr	r3, [r3, #4]
 8004ca2:	2b00      	cmp	r3, #0
 8004ca4:	d107      	bne.n	8004cb6 <HAL_RCC_ClockConfig+0xc6>
				/* Check the MSI ready flag */
				if (READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U) {
 8004ca6:	4b4e      	ldr	r3, [pc, #312]	; (8004de0 <HAL_RCC_ClockConfig+0x1f0>)
 8004ca8:	681b      	ldr	r3, [r3, #0]
 8004caa:	f003 0302 	and.w	r3, r3, #2
 8004cae:	2b00      	cmp	r3, #0
 8004cb0:	d109      	bne.n	8004cc6 <HAL_RCC_ClockConfig+0xd6>
					return HAL_ERROR;
 8004cb2:	2301      	movs	r3, #1
 8004cb4:	e08e      	b.n	8004dd4 <HAL_RCC_ClockConfig+0x1e4>
				}
			}
			/* HSI is selected as System Clock Source */
			else {
				/* Check the HSI ready flag */
				if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U) {
 8004cb6:	4b4a      	ldr	r3, [pc, #296]	; (8004de0 <HAL_RCC_ClockConfig+0x1f0>)
 8004cb8:	681b      	ldr	r3, [r3, #0]
 8004cba:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004cbe:	2b00      	cmp	r3, #0
 8004cc0:	d101      	bne.n	8004cc6 <HAL_RCC_ClockConfig+0xd6>
					return HAL_ERROR;
 8004cc2:	2301      	movs	r3, #1
 8004cc4:	e086      	b.n	8004dd4 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

		}

		MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8004cc6:	4b46      	ldr	r3, [pc, #280]	; (8004de0 <HAL_RCC_ClockConfig+0x1f0>)
 8004cc8:	689b      	ldr	r3, [r3, #8]
 8004cca:	f023 0203 	bic.w	r2, r3, #3
 8004cce:	687b      	ldr	r3, [r7, #4]
 8004cd0:	685b      	ldr	r3, [r3, #4]
 8004cd2:	4943      	ldr	r1, [pc, #268]	; (8004de0 <HAL_RCC_ClockConfig+0x1f0>)
 8004cd4:	4313      	orrs	r3, r2
 8004cd6:	608b      	str	r3, [r1, #8]

		/* Get Start Tick*/
		tickstart = HAL_GetTick();
 8004cd8:	f7fc fb76 	bl	80013c8 <HAL_GetTick>
 8004cdc:	60f8      	str	r0, [r7, #12]

		while (__HAL_RCC_GET_SYSCLK_SOURCE()
 8004cde:	e00a      	b.n	8004cf6 <HAL_RCC_ClockConfig+0x106>
				!= (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos)) {
			if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE) {
 8004ce0:	f7fc fb72 	bl	80013c8 <HAL_GetTick>
 8004ce4:	4602      	mov	r2, r0
 8004ce6:	68fb      	ldr	r3, [r7, #12]
 8004ce8:	1ad3      	subs	r3, r2, r3
 8004cea:	f241 3288 	movw	r2, #5000	; 0x1388
 8004cee:	4293      	cmp	r3, r2
 8004cf0:	d901      	bls.n	8004cf6 <HAL_RCC_ClockConfig+0x106>
				return HAL_TIMEOUT;
 8004cf2:	2303      	movs	r3, #3
 8004cf4:	e06e      	b.n	8004dd4 <HAL_RCC_ClockConfig+0x1e4>
		while (__HAL_RCC_GET_SYSCLK_SOURCE()
 8004cf6:	4b3a      	ldr	r3, [pc, #232]	; (8004de0 <HAL_RCC_ClockConfig+0x1f0>)
 8004cf8:	689b      	ldr	r3, [r3, #8]
 8004cfa:	f003 020c 	and.w	r2, r3, #12
				!= (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos)) {
 8004cfe:	687b      	ldr	r3, [r7, #4]
 8004d00:	685b      	ldr	r3, [r3, #4]
 8004d02:	009b      	lsls	r3, r3, #2
 8004d04:	429a      	cmp	r2, r3
 8004d06:	d1eb      	bne.n	8004ce0 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

	/*----------------- HCLK Configuration after SYSCLK-------------------------*/
	/* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
	if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK)
 8004d08:	687b      	ldr	r3, [r7, #4]
 8004d0a:	681b      	ldr	r3, [r3, #0]
 8004d0c:	f003 0302 	and.w	r3, r3, #2
 8004d10:	2b00      	cmp	r3, #0
 8004d12:	d010      	beq.n	8004d36 <HAL_RCC_ClockConfig+0x146>
			== RCC_CLOCKTYPE_HCLK) {
		if (RCC_ClkInitStruct->AHBCLKDivider
 8004d14:	687b      	ldr	r3, [r7, #4]
 8004d16:	689a      	ldr	r2, [r3, #8]
				< READ_BIT(RCC->CFGR, RCC_CFGR_HPRE)) {
 8004d18:	4b31      	ldr	r3, [pc, #196]	; (8004de0 <HAL_RCC_ClockConfig+0x1f0>)
 8004d1a:	689b      	ldr	r3, [r3, #8]
 8004d1c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
		if (RCC_ClkInitStruct->AHBCLKDivider
 8004d20:	429a      	cmp	r2, r3
 8004d22:	d208      	bcs.n	8004d36 <HAL_RCC_ClockConfig+0x146>
			MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE,
 8004d24:	4b2e      	ldr	r3, [pc, #184]	; (8004de0 <HAL_RCC_ClockConfig+0x1f0>)
 8004d26:	689b      	ldr	r3, [r3, #8]
 8004d28:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004d2c:	687b      	ldr	r3, [r7, #4]
 8004d2e:	689b      	ldr	r3, [r3, #8]
 8004d30:	492b      	ldr	r1, [pc, #172]	; (8004de0 <HAL_RCC_ClockConfig+0x1f0>)
 8004d32:	4313      	orrs	r3, r2
 8004d34:	608b      	str	r3, [r1, #8]
					RCC_ClkInitStruct->AHBCLKDivider);
		}
	}

	/* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
	if (FLatency < __HAL_FLASH_GET_LATENCY()) {
 8004d36:	4b29      	ldr	r3, [pc, #164]	; (8004ddc <HAL_RCC_ClockConfig+0x1ec>)
 8004d38:	681b      	ldr	r3, [r3, #0]
 8004d3a:	f003 0307 	and.w	r3, r3, #7
 8004d3e:	683a      	ldr	r2, [r7, #0]
 8004d40:	429a      	cmp	r2, r3
 8004d42:	d210      	bcs.n	8004d66 <HAL_RCC_ClockConfig+0x176>
		/* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
		__HAL_FLASH_SET_LATENCY(FLatency);
 8004d44:	4b25      	ldr	r3, [pc, #148]	; (8004ddc <HAL_RCC_ClockConfig+0x1ec>)
 8004d46:	681b      	ldr	r3, [r3, #0]
 8004d48:	f023 0207 	bic.w	r2, r3, #7
 8004d4c:	4923      	ldr	r1, [pc, #140]	; (8004ddc <HAL_RCC_ClockConfig+0x1ec>)
 8004d4e:	683b      	ldr	r3, [r7, #0]
 8004d50:	4313      	orrs	r3, r2
 8004d52:	600b      	str	r3, [r1, #0]

		/* Check that the new number of wait states is taken into account to access the Flash
		 memory by reading the FLASH_ACR register */
		if (__HAL_FLASH_GET_LATENCY() != FLatency) {
 8004d54:	4b21      	ldr	r3, [pc, #132]	; (8004ddc <HAL_RCC_ClockConfig+0x1ec>)
 8004d56:	681b      	ldr	r3, [r3, #0]
 8004d58:	f003 0307 	and.w	r3, r3, #7
 8004d5c:	683a      	ldr	r2, [r7, #0]
 8004d5e:	429a      	cmp	r2, r3
 8004d60:	d001      	beq.n	8004d66 <HAL_RCC_ClockConfig+0x176>
			return HAL_ERROR;
 8004d62:	2301      	movs	r3, #1
 8004d64:	e036      	b.n	8004dd4 <HAL_RCC_ClockConfig+0x1e4>
		}
	}

	/*-------------------------- PCLK1 Configuration ---------------------------*/
	if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1)
 8004d66:	687b      	ldr	r3, [r7, #4]
 8004d68:	681b      	ldr	r3, [r3, #0]
 8004d6a:	f003 0304 	and.w	r3, r3, #4
 8004d6e:	2b00      	cmp	r3, #0
 8004d70:	d008      	beq.n	8004d84 <HAL_RCC_ClockConfig+0x194>
			== RCC_CLOCKTYPE_PCLK1) {
		assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
		MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1,
 8004d72:	4b1b      	ldr	r3, [pc, #108]	; (8004de0 <HAL_RCC_ClockConfig+0x1f0>)
 8004d74:	689b      	ldr	r3, [r3, #8]
 8004d76:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8004d7a:	687b      	ldr	r3, [r7, #4]
 8004d7c:	68db      	ldr	r3, [r3, #12]
 8004d7e:	4918      	ldr	r1, [pc, #96]	; (8004de0 <HAL_RCC_ClockConfig+0x1f0>)
 8004d80:	4313      	orrs	r3, r2
 8004d82:	608b      	str	r3, [r1, #8]
				RCC_ClkInitStruct->APB1CLKDivider);
	}

	/*-------------------------- PCLK2 Configuration ---------------------------*/
	if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2)
 8004d84:	687b      	ldr	r3, [r7, #4]
 8004d86:	681b      	ldr	r3, [r3, #0]
 8004d88:	f003 0308 	and.w	r3, r3, #8
 8004d8c:	2b00      	cmp	r3, #0
 8004d8e:	d009      	beq.n	8004da4 <HAL_RCC_ClockConfig+0x1b4>
			== RCC_CLOCKTYPE_PCLK2) {
		assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
		MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2,
 8004d90:	4b13      	ldr	r3, [pc, #76]	; (8004de0 <HAL_RCC_ClockConfig+0x1f0>)
 8004d92:	689b      	ldr	r3, [r3, #8]
 8004d94:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8004d98:	687b      	ldr	r3, [r7, #4]
 8004d9a:	691b      	ldr	r3, [r3, #16]
 8004d9c:	00db      	lsls	r3, r3, #3
 8004d9e:	4910      	ldr	r1, [pc, #64]	; (8004de0 <HAL_RCC_ClockConfig+0x1f0>)
 8004da0:	4313      	orrs	r3, r2
 8004da2:	608b      	str	r3, [r1, #8]
				((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
	}

	/* Update the SystemCoreClock global variable */
	SystemCoreClock = HAL_RCC_GetSysClockFreq()
 8004da4:	f000 f824 	bl	8004df0 <HAL_RCC_GetSysClockFreq>
 8004da8:	4602      	mov	r2, r0
			>> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE)
 8004daa:	4b0d      	ldr	r3, [pc, #52]	; (8004de0 <HAL_RCC_ClockConfig+0x1f0>)
 8004dac:	689b      	ldr	r3, [r3, #8]
					>> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8004dae:	091b      	lsrs	r3, r3, #4
 8004db0:	f003 030f 	and.w	r3, r3, #15
			>> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE)
 8004db4:	490b      	ldr	r1, [pc, #44]	; (8004de4 <HAL_RCC_ClockConfig+0x1f4>)
 8004db6:	5ccb      	ldrb	r3, [r1, r3]
					>> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8004db8:	f003 031f 	and.w	r3, r3, #31
			>> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE)
 8004dbc:	fa22 f303 	lsr.w	r3, r2, r3
	SystemCoreClock = HAL_RCC_GetSysClockFreq()
 8004dc0:	4a09      	ldr	r2, [pc, #36]	; (8004de8 <HAL_RCC_ClockConfig+0x1f8>)
 8004dc2:	6013      	str	r3, [r2, #0]

	/* Configure the source of time base considering new system clocks settings*/
	status = HAL_InitTick(uwTickPrio);
 8004dc4:	4b09      	ldr	r3, [pc, #36]	; (8004dec <HAL_RCC_ClockConfig+0x1fc>)
 8004dc6:	681b      	ldr	r3, [r3, #0]
 8004dc8:	4618      	mov	r0, r3
 8004dca:	f7fc faad 	bl	8001328 <HAL_InitTick>
 8004dce:	4603      	mov	r3, r0
 8004dd0:	72fb      	strb	r3, [r7, #11]

	return status;
 8004dd2:	7afb      	ldrb	r3, [r7, #11]
}
 8004dd4:	4618      	mov	r0, r3
 8004dd6:	3710      	adds	r7, #16
 8004dd8:	46bd      	mov	sp, r7
 8004dda:	bd80      	pop	{r7, pc}
 8004ddc:	40022000 	.word	0x40022000
 8004de0:	40021000 	.word	0x40021000
 8004de4:	08007bf0 	.word	0x08007bf0
 8004de8:	2000000c 	.word	0x2000000c
 8004dec:	20000010 	.word	0x20000010

08004df0 <HAL_RCC_GetSysClockFreq>:
 *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
 *
 *
 * @retval SYSCLK frequency
 */
uint32_t HAL_RCC_GetSysClockFreq(void) {
 8004df0:	b480      	push	{r7}
 8004df2:	b089      	sub	sp, #36	; 0x24
 8004df4:	af00      	add	r7, sp, #0
	uint32_t msirange = 0U, sysclockfreq = 0U;
 8004df6:	2300      	movs	r3, #0
 8004df8:	61fb      	str	r3, [r7, #28]
 8004dfa:	2300      	movs	r3, #0
 8004dfc:	61bb      	str	r3, [r7, #24]
	uint32_t pllvco, pllsource, pllr, pllm; /* no init needed */
	uint32_t sysclk_source, pll_oscsource;

	sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004dfe:	4b3e      	ldr	r3, [pc, #248]	; (8004ef8 <HAL_RCC_GetSysClockFreq+0x108>)
 8004e00:	689b      	ldr	r3, [r3, #8]
 8004e02:	f003 030c 	and.w	r3, r3, #12
 8004e06:	613b      	str	r3, [r7, #16]
	pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004e08:	4b3b      	ldr	r3, [pc, #236]	; (8004ef8 <HAL_RCC_GetSysClockFreq+0x108>)
 8004e0a:	68db      	ldr	r3, [r3, #12]
 8004e0c:	f003 0303 	and.w	r3, r3, #3
 8004e10:	60fb      	str	r3, [r7, #12]

	if ((sysclk_source == RCC_CFGR_SWS_MSI)
 8004e12:	693b      	ldr	r3, [r7, #16]
 8004e14:	2b00      	cmp	r3, #0
 8004e16:	d005      	beq.n	8004e24 <HAL_RCC_GetSysClockFreq+0x34>
			|| ((sysclk_source == RCC_CFGR_SWS_PLL)
 8004e18:	693b      	ldr	r3, [r7, #16]
 8004e1a:	2b0c      	cmp	r3, #12
 8004e1c:	d121      	bne.n	8004e62 <HAL_RCC_GetSysClockFreq+0x72>
					&& (pll_oscsource == RCC_PLLSOURCE_MSI))) {
 8004e1e:	68fb      	ldr	r3, [r7, #12]
 8004e20:	2b01      	cmp	r3, #1
 8004e22:	d11e      	bne.n	8004e62 <HAL_RCC_GetSysClockFreq+0x72>
		/* MSI or PLL with MSI source used as system clock source */

		/* Get SYSCLK source */
		if (READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U) { /* MSISRANGE from RCC_CSR applies */
 8004e24:	4b34      	ldr	r3, [pc, #208]	; (8004ef8 <HAL_RCC_GetSysClockFreq+0x108>)
 8004e26:	681b      	ldr	r3, [r3, #0]
 8004e28:	f003 0308 	and.w	r3, r3, #8
 8004e2c:	2b00      	cmp	r3, #0
 8004e2e:	d107      	bne.n	8004e40 <HAL_RCC_GetSysClockFreq+0x50>
			msirange = READ_BIT(RCC->CSR,
 8004e30:	4b31      	ldr	r3, [pc, #196]	; (8004ef8 <HAL_RCC_GetSysClockFreq+0x108>)
 8004e32:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
					RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8004e36:	0a1b      	lsrs	r3, r3, #8
			msirange = READ_BIT(RCC->CSR,
 8004e38:	f003 030f 	and.w	r3, r3, #15
 8004e3c:	61fb      	str	r3, [r7, #28]
 8004e3e:	e005      	b.n	8004e4c <HAL_RCC_GetSysClockFreq+0x5c>
		} else { /* MSIRANGE from RCC_CR applies */
			msirange =
					READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8004e40:	4b2d      	ldr	r3, [pc, #180]	; (8004ef8 <HAL_RCC_GetSysClockFreq+0x108>)
 8004e42:	681b      	ldr	r3, [r3, #0]
 8004e44:	091b      	lsrs	r3, r3, #4
			msirange =
 8004e46:	f003 030f 	and.w	r3, r3, #15
 8004e4a:	61fb      	str	r3, [r7, #28]
		}
		/*MSI frequency range in HZ*/
		msirange = MSIRangeTable[msirange];
 8004e4c:	4a2b      	ldr	r2, [pc, #172]	; (8004efc <HAL_RCC_GetSysClockFreq+0x10c>)
 8004e4e:	69fb      	ldr	r3, [r7, #28]
 8004e50:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004e54:	61fb      	str	r3, [r7, #28]

		if (sysclk_source == RCC_CFGR_SWS_MSI) {
 8004e56:	693b      	ldr	r3, [r7, #16]
 8004e58:	2b00      	cmp	r3, #0
 8004e5a:	d10d      	bne.n	8004e78 <HAL_RCC_GetSysClockFreq+0x88>
			/* MSI used as system clock source */
			sysclockfreq = msirange;
 8004e5c:	69fb      	ldr	r3, [r7, #28]
 8004e5e:	61bb      	str	r3, [r7, #24]
		if (sysclk_source == RCC_CFGR_SWS_MSI) {
 8004e60:	e00a      	b.n	8004e78 <HAL_RCC_GetSysClockFreq+0x88>
		}
	} else if (sysclk_source == RCC_CFGR_SWS_HSI) {
 8004e62:	693b      	ldr	r3, [r7, #16]
 8004e64:	2b04      	cmp	r3, #4
 8004e66:	d102      	bne.n	8004e6e <HAL_RCC_GetSysClockFreq+0x7e>
		/* HSI used as system clock source */
		sysclockfreq = HSI_VALUE;
 8004e68:	4b25      	ldr	r3, [pc, #148]	; (8004f00 <HAL_RCC_GetSysClockFreq+0x110>)
 8004e6a:	61bb      	str	r3, [r7, #24]
 8004e6c:	e004      	b.n	8004e78 <HAL_RCC_GetSysClockFreq+0x88>
	} else if (sysclk_source == RCC_CFGR_SWS_HSE) {
 8004e6e:	693b      	ldr	r3, [r7, #16]
 8004e70:	2b08      	cmp	r3, #8
 8004e72:	d101      	bne.n	8004e78 <HAL_RCC_GetSysClockFreq+0x88>
		/* HSE used as system clock source */
		sysclockfreq = HSE_VALUE;
 8004e74:	4b23      	ldr	r3, [pc, #140]	; (8004f04 <HAL_RCC_GetSysClockFreq+0x114>)
 8004e76:	61bb      	str	r3, [r7, #24]
	} else {
		/* unexpected case: sysclockfreq at 0 */
	}

	if (sysclk_source == RCC_CFGR_SWS_PLL) {
 8004e78:	693b      	ldr	r3, [r7, #16]
 8004e7a:	2b0c      	cmp	r3, #12
 8004e7c:	d134      	bne.n	8004ee8 <HAL_RCC_GetSysClockFreq+0xf8>
		/* PLL used as system clock  source */

		/* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
		 SYSCLK = PLL_VCO / PLLR
		 */
		pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8004e7e:	4b1e      	ldr	r3, [pc, #120]	; (8004ef8 <HAL_RCC_GetSysClockFreq+0x108>)
 8004e80:	68db      	ldr	r3, [r3, #12]
 8004e82:	f003 0303 	and.w	r3, r3, #3
 8004e86:	60bb      	str	r3, [r7, #8]

		switch (pllsource) {
 8004e88:	68bb      	ldr	r3, [r7, #8]
 8004e8a:	2b02      	cmp	r3, #2
 8004e8c:	d003      	beq.n	8004e96 <HAL_RCC_GetSysClockFreq+0xa6>
 8004e8e:	68bb      	ldr	r3, [r7, #8]
 8004e90:	2b03      	cmp	r3, #3
 8004e92:	d003      	beq.n	8004e9c <HAL_RCC_GetSysClockFreq+0xac>
 8004e94:	e005      	b.n	8004ea2 <HAL_RCC_GetSysClockFreq+0xb2>
		case RCC_PLLSOURCE_HSI: /* HSI used as PLL clock source */
			pllvco = HSI_VALUE;
 8004e96:	4b1a      	ldr	r3, [pc, #104]	; (8004f00 <HAL_RCC_GetSysClockFreq+0x110>)
 8004e98:	617b      	str	r3, [r7, #20]
			break;
 8004e9a:	e005      	b.n	8004ea8 <HAL_RCC_GetSysClockFreq+0xb8>

		case RCC_PLLSOURCE_HSE: /* HSE used as PLL clock source */
			pllvco = HSE_VALUE;
 8004e9c:	4b19      	ldr	r3, [pc, #100]	; (8004f04 <HAL_RCC_GetSysClockFreq+0x114>)
 8004e9e:	617b      	str	r3, [r7, #20]
			break;
 8004ea0:	e002      	b.n	8004ea8 <HAL_RCC_GetSysClockFreq+0xb8>

		case RCC_PLLSOURCE_MSI: /* MSI used as PLL clock source */
		default:
			pllvco = msirange;
 8004ea2:	69fb      	ldr	r3, [r7, #28]
 8004ea4:	617b      	str	r3, [r7, #20]
			break;
 8004ea6:	bf00      	nop
		}
		pllm =
				(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM)
 8004ea8:	4b13      	ldr	r3, [pc, #76]	; (8004ef8 <HAL_RCC_GetSysClockFreq+0x108>)
 8004eaa:	68db      	ldr	r3, [r3, #12]
						>> RCC_PLLCFGR_PLLM_Pos) + 1U;
 8004eac:	091b      	lsrs	r3, r3, #4
 8004eae:	f003 0307 	and.w	r3, r3, #7
		pllm =
 8004eb2:	3301      	adds	r3, #1
 8004eb4:	607b      	str	r3, [r7, #4]
		pllvco = (pllvco
				* (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN)
 8004eb6:	4b10      	ldr	r3, [pc, #64]	; (8004ef8 <HAL_RCC_GetSysClockFreq+0x108>)
 8004eb8:	68db      	ldr	r3, [r3, #12]
						>> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8004eba:	0a1b      	lsrs	r3, r3, #8
 8004ebc:	f003 037f 	and.w	r3, r3, #127	; 0x7f
				* (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN)
 8004ec0:	697a      	ldr	r2, [r7, #20]
 8004ec2:	fb03 f202 	mul.w	r2, r3, r2
		pllvco = (pllvco
 8004ec6:	687b      	ldr	r3, [r7, #4]
 8004ec8:	fbb2 f3f3 	udiv	r3, r2, r3
 8004ecc:	617b      	str	r3, [r7, #20]
		pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR)
 8004ece:	4b0a      	ldr	r3, [pc, #40]	; (8004ef8 <HAL_RCC_GetSysClockFreq+0x108>)
 8004ed0:	68db      	ldr	r3, [r3, #12]
				>> RCC_PLLCFGR_PLLR_Pos) + 1U) * 2U;
 8004ed2:	0e5b      	lsrs	r3, r3, #25
 8004ed4:	f003 0303 	and.w	r3, r3, #3
 8004ed8:	3301      	adds	r3, #1
		pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR)
 8004eda:	005b      	lsls	r3, r3, #1
 8004edc:	603b      	str	r3, [r7, #0]
		sysclockfreq = pllvco / pllr;
 8004ede:	697a      	ldr	r2, [r7, #20]
 8004ee0:	683b      	ldr	r3, [r7, #0]
 8004ee2:	fbb2 f3f3 	udiv	r3, r2, r3
 8004ee6:	61bb      	str	r3, [r7, #24]
	}

	return sysclockfreq;
 8004ee8:	69bb      	ldr	r3, [r7, #24]
}
 8004eea:	4618      	mov	r0, r3
 8004eec:	3724      	adds	r7, #36	; 0x24
 8004eee:	46bd      	mov	sp, r7
 8004ef0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ef4:	4770      	bx	lr
 8004ef6:	bf00      	nop
 8004ef8:	40021000 	.word	0x40021000
 8004efc:	08007c08 	.word	0x08007c08
 8004f00:	00f42400 	.word	0x00f42400
 8004f04:	007a1200 	.word	0x007a1200

08004f08 <HAL_RCC_GetHCLKFreq>:
 *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
 *
 * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
 * @retval HCLK frequency in Hz
 */
uint32_t HAL_RCC_GetHCLKFreq(void) {
 8004f08:	b480      	push	{r7}
 8004f0a:	af00      	add	r7, sp, #0
	return SystemCoreClock;
 8004f0c:	4b03      	ldr	r3, [pc, #12]	; (8004f1c <HAL_RCC_GetHCLKFreq+0x14>)
 8004f0e:	681b      	ldr	r3, [r3, #0]
}
 8004f10:	4618      	mov	r0, r3
 8004f12:	46bd      	mov	sp, r7
 8004f14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f18:	4770      	bx	lr
 8004f1a:	bf00      	nop
 8004f1c:	2000000c 	.word	0x2000000c

08004f20 <HAL_RCC_GetPCLK1Freq>:
 * @brief  Return the PCLK1 frequency.
 * @note   Each time PCLK1 changes, this function must be called to update the
 *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
 * @retval PCLK1 frequency in Hz
 */
uint32_t HAL_RCC_GetPCLK1Freq(void) {
 8004f20:	b580      	push	{r7, lr}
 8004f22:	af00      	add	r7, sp, #0
	/* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
	return (HAL_RCC_GetHCLKFreq()
 8004f24:	f7ff fff0 	bl	8004f08 <HAL_RCC_GetHCLKFreq>
 8004f28:	4602      	mov	r2, r0
			>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1)
 8004f2a:	4b06      	ldr	r3, [pc, #24]	; (8004f44 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004f2c:	689b      	ldr	r3, [r3, #8]
					>> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8004f2e:	0a1b      	lsrs	r3, r3, #8
 8004f30:	f003 0307 	and.w	r3, r3, #7
			>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1)
 8004f34:	4904      	ldr	r1, [pc, #16]	; (8004f48 <HAL_RCC_GetPCLK1Freq+0x28>)
 8004f36:	5ccb      	ldrb	r3, [r1, r3]
					>> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8004f38:	f003 031f 	and.w	r3, r3, #31
			>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1)
 8004f3c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004f40:	4618      	mov	r0, r3
 8004f42:	bd80      	pop	{r7, pc}
 8004f44:	40021000 	.word	0x40021000
 8004f48:	08007c00 	.word	0x08007c00

08004f4c <HAL_RCC_GetPCLK2Freq>:
 * @brief  Return the PCLK2 frequency.
 * @note   Each time PCLK2 changes, this function must be called to update the
 *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
 * @retval PCLK2 frequency in Hz
 */
uint32_t HAL_RCC_GetPCLK2Freq(void) {
 8004f4c:	b580      	push	{r7, lr}
 8004f4e:	af00      	add	r7, sp, #0
	/* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
	return (HAL_RCC_GetHCLKFreq()
 8004f50:	f7ff ffda 	bl	8004f08 <HAL_RCC_GetHCLKFreq>
 8004f54:	4602      	mov	r2, r0
			>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2)
 8004f56:	4b06      	ldr	r3, [pc, #24]	; (8004f70 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004f58:	689b      	ldr	r3, [r3, #8]
					>> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8004f5a:	0adb      	lsrs	r3, r3, #11
 8004f5c:	f003 0307 	and.w	r3, r3, #7
			>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2)
 8004f60:	4904      	ldr	r1, [pc, #16]	; (8004f74 <HAL_RCC_GetPCLK2Freq+0x28>)
 8004f62:	5ccb      	ldrb	r3, [r1, r3]
					>> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8004f64:	f003 031f 	and.w	r3, r3, #31
			>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2)
 8004f68:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004f6c:	4618      	mov	r0, r3
 8004f6e:	bd80      	pop	{r7, pc}
 8004f70:	40021000 	.word	0x40021000
 8004f74:	08007c00 	.word	0x08007c00

08004f78 <RCC_SetFlashLatencyFromMSIRange>:
 * @brief  Update number of Flash wait states in line with MSI range and current
 voltage range.
 * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
 * @retval HAL status
 */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange) {
 8004f78:	b580      	push	{r7, lr}
 8004f7a:	b086      	sub	sp, #24
 8004f7c:	af00      	add	r7, sp, #0
 8004f7e:	6078      	str	r0, [r7, #4]
	uint32_t vos;
	uint32_t latency = FLASH_LATENCY_0; /* default value 0WS */
 8004f80:	2300      	movs	r3, #0
 8004f82:	613b      	str	r3, [r7, #16]

	if (__HAL_RCC_PWR_IS_CLK_ENABLED()) {
 8004f84:	4b2a      	ldr	r3, [pc, #168]	; (8005030 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004f86:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004f88:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004f8c:	2b00      	cmp	r3, #0
 8004f8e:	d003      	beq.n	8004f98 <RCC_SetFlashLatencyFromMSIRange+0x20>
		vos = HAL_PWREx_GetVoltageRange();
 8004f90:	f7ff f9ee 	bl	8004370 <HAL_PWREx_GetVoltageRange>
 8004f94:	6178      	str	r0, [r7, #20]
 8004f96:	e014      	b.n	8004fc2 <RCC_SetFlashLatencyFromMSIRange+0x4a>
	} else {
		__HAL_RCC_PWR_CLK_ENABLE();
 8004f98:	4b25      	ldr	r3, [pc, #148]	; (8005030 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004f9a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004f9c:	4a24      	ldr	r2, [pc, #144]	; (8005030 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004f9e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004fa2:	6593      	str	r3, [r2, #88]	; 0x58
 8004fa4:	4b22      	ldr	r3, [pc, #136]	; (8005030 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004fa6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004fa8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004fac:	60fb      	str	r3, [r7, #12]
 8004fae:	68fb      	ldr	r3, [r7, #12]
		vos = HAL_PWREx_GetVoltageRange();
 8004fb0:	f7ff f9de 	bl	8004370 <HAL_PWREx_GetVoltageRange>
 8004fb4:	6178      	str	r0, [r7, #20]
		__HAL_RCC_PWR_CLK_DISABLE();
 8004fb6:	4b1e      	ldr	r3, [pc, #120]	; (8005030 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004fb8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004fba:	4a1d      	ldr	r2, [pc, #116]	; (8005030 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004fbc:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004fc0:	6593      	str	r3, [r2, #88]	; 0x58
	}

	if (vos == PWR_REGULATOR_VOLTAGE_SCALE1) {
 8004fc2:	697b      	ldr	r3, [r7, #20]
 8004fc4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004fc8:	d10b      	bne.n	8004fe2 <RCC_SetFlashLatencyFromMSIRange+0x6a>
		if (msirange > RCC_MSIRANGE_8) {
 8004fca:	687b      	ldr	r3, [r7, #4]
 8004fcc:	2b80      	cmp	r3, #128	; 0x80
 8004fce:	d919      	bls.n	8005004 <RCC_SetFlashLatencyFromMSIRange+0x8c>
			/* MSI > 16Mhz */
			if (msirange > RCC_MSIRANGE_10) {
 8004fd0:	687b      	ldr	r3, [r7, #4]
 8004fd2:	2ba0      	cmp	r3, #160	; 0xa0
 8004fd4:	d902      	bls.n	8004fdc <RCC_SetFlashLatencyFromMSIRange+0x64>
				/* MSI 48Mhz */
				latency = FLASH_LATENCY_2; /* 2WS */
 8004fd6:	2302      	movs	r3, #2
 8004fd8:	613b      	str	r3, [r7, #16]
 8004fda:	e013      	b.n	8005004 <RCC_SetFlashLatencyFromMSIRange+0x8c>
			} else {
				/* MSI 24Mhz or 32Mhz */
				latency = FLASH_LATENCY_1; /* 1WS */
 8004fdc:	2301      	movs	r3, #1
 8004fde:	613b      	str	r3, [r7, #16]
 8004fe0:	e010      	b.n	8005004 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
		if (msirange > RCC_MSIRANGE_8) {
 8004fe2:	687b      	ldr	r3, [r7, #4]
 8004fe4:	2b80      	cmp	r3, #128	; 0x80
 8004fe6:	d902      	bls.n	8004fee <RCC_SetFlashLatencyFromMSIRange+0x76>
			/* MSI > 16Mhz */
			latency = FLASH_LATENCY_3; /* 3WS */
 8004fe8:	2303      	movs	r3, #3
 8004fea:	613b      	str	r3, [r7, #16]
 8004fec:	e00a      	b.n	8005004 <RCC_SetFlashLatencyFromMSIRange+0x8c>
		} else {
			if (msirange == RCC_MSIRANGE_8) {
 8004fee:	687b      	ldr	r3, [r7, #4]
 8004ff0:	2b80      	cmp	r3, #128	; 0x80
 8004ff2:	d102      	bne.n	8004ffa <RCC_SetFlashLatencyFromMSIRange+0x82>
				/* MSI 16Mhz */
				latency = FLASH_LATENCY_2; /* 2WS */
 8004ff4:	2302      	movs	r3, #2
 8004ff6:	613b      	str	r3, [r7, #16]
 8004ff8:	e004      	b.n	8005004 <RCC_SetFlashLatencyFromMSIRange+0x8c>
			} else if (msirange == RCC_MSIRANGE_7) {
 8004ffa:	687b      	ldr	r3, [r7, #4]
 8004ffc:	2b70      	cmp	r3, #112	; 0x70
 8004ffe:	d101      	bne.n	8005004 <RCC_SetFlashLatencyFromMSIRange+0x8c>
				/* MSI 8Mhz */
				latency = FLASH_LATENCY_1; /* 1WS */
 8005000:	2301      	movs	r3, #1
 8005002:	613b      	str	r3, [r7, #16]
			/* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
		}
#endif
	}

	__HAL_FLASH_SET_LATENCY(latency);
 8005004:	4b0b      	ldr	r3, [pc, #44]	; (8005034 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8005006:	681b      	ldr	r3, [r3, #0]
 8005008:	f023 0207 	bic.w	r2, r3, #7
 800500c:	4909      	ldr	r1, [pc, #36]	; (8005034 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800500e:	693b      	ldr	r3, [r7, #16]
 8005010:	4313      	orrs	r3, r2
 8005012:	600b      	str	r3, [r1, #0]

	/* Check that the new number of wait states is taken into account to access the Flash
	 memory by reading the FLASH_ACR register */
	if (__HAL_FLASH_GET_LATENCY() != latency) {
 8005014:	4b07      	ldr	r3, [pc, #28]	; (8005034 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8005016:	681b      	ldr	r3, [r3, #0]
 8005018:	f003 0307 	and.w	r3, r3, #7
 800501c:	693a      	ldr	r2, [r7, #16]
 800501e:	429a      	cmp	r2, r3
 8005020:	d001      	beq.n	8005026 <RCC_SetFlashLatencyFromMSIRange+0xae>
		return HAL_ERROR;
 8005022:	2301      	movs	r3, #1
 8005024:	e000      	b.n	8005028 <RCC_SetFlashLatencyFromMSIRange+0xb0>
	}

	return HAL_OK;
 8005026:	2300      	movs	r3, #0
}
 8005028:	4618      	mov	r0, r3
 800502a:	3718      	adds	r7, #24
 800502c:	46bd      	mov	sp, r7
 800502e:	bd80      	pop	{r7, pc}
 8005030:	40021000 	.word	0x40021000
 8005034:	40022000 	.word	0x40022000

08005038 <HAL_RCCEx_PeriphCLKConfig>:
 *         the RTC clock source: in this case the access to Backup domain is enabled.
 *
 * @retval HAL status
 */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(
		RCC_PeriphCLKInitTypeDef *PeriphClkInit) {
 8005038:	b580      	push	{r7, lr}
 800503a:	b086      	sub	sp, #24
 800503c:	af00      	add	r7, sp, #0
 800503e:	6078      	str	r0, [r7, #4]
	uint32_t tmpregister, tickstart; /* no init needed */
	HAL_StatusTypeDef ret = HAL_OK; /* Intermediate status */
 8005040:	2300      	movs	r3, #0
 8005042:	74fb      	strb	r3, [r7, #19]
	HAL_StatusTypeDef status = HAL_OK; /* Final status */
 8005044:	2300      	movs	r3, #0
 8005046:	74bb      	strb	r3, [r7, #18]
	assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

	/*-------------------------- SAI1 clock source configuration ---------------------*/
	if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1)
 8005048:	687b      	ldr	r3, [r7, #4]
 800504a:	681b      	ldr	r3, [r3, #0]
 800504c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005050:	2b00      	cmp	r3, #0
 8005052:	d041      	beq.n	80050d8 <HAL_RCCEx_PeriphCLKConfig+0xa0>
			== RCC_PERIPHCLK_SAI1)) {
		/* Check the parameters */
		assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

		switch (PeriphClkInit->Sai1ClockSelection) {
 8005054:	687b      	ldr	r3, [r7, #4]
 8005056:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8005058:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 800505c:	d02a      	beq.n	80050b4 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 800505e:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8005062:	d824      	bhi.n	80050ae <HAL_RCCEx_PeriphCLKConfig+0x76>
 8005064:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8005068:	d008      	beq.n	800507c <HAL_RCCEx_PeriphCLKConfig+0x44>
 800506a:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800506e:	d81e      	bhi.n	80050ae <HAL_RCCEx_PeriphCLKConfig+0x76>
 8005070:	2b00      	cmp	r3, #0
 8005072:	d00a      	beq.n	800508a <HAL_RCCEx_PeriphCLKConfig+0x52>
 8005074:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8005078:	d010      	beq.n	800509c <HAL_RCCEx_PeriphCLKConfig+0x64>
 800507a:	e018      	b.n	80050ae <HAL_RCCEx_PeriphCLKConfig+0x76>
		case RCC_SAI1CLKSOURCE_PLL: /* PLL is used as clock source for SAI1*/
			/* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
			__HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 800507c:	4b86      	ldr	r3, [pc, #536]	; (8005298 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800507e:	68db      	ldr	r3, [r3, #12]
 8005080:	4a85      	ldr	r2, [pc, #532]	; (8005298 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005082:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005086:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
			/* SAI1 clock source config set later after clock selection check */
			break;
 8005088:	e015      	b.n	80050b6 <HAL_RCCEx_PeriphCLKConfig+0x7e>

		case RCC_SAI1CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI1*/
			/* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
			ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1),
 800508a:	687b      	ldr	r3, [r7, #4]
 800508c:	3304      	adds	r3, #4
 800508e:	2100      	movs	r1, #0
 8005090:	4618      	mov	r0, r3
 8005092:	f000 fabb 	bl	800560c <RCCEx_PLLSAI1_Config>
 8005096:	4603      	mov	r3, r0
 8005098:	74fb      	strb	r3, [r7, #19]
					DIVIDER_P_UPDATE);
			/* SAI1 clock source config set later after clock selection check */
			break;
 800509a:	e00c      	b.n	80050b6 <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

		case RCC_SAI1CLKSOURCE_PLLSAI2: /* PLLSAI2 is used as clock source for SAI1*/
			/* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
			ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2),
 800509c:	687b      	ldr	r3, [r7, #4]
 800509e:	3320      	adds	r3, #32
 80050a0:	2100      	movs	r1, #0
 80050a2:	4618      	mov	r0, r3
 80050a4:	f000 fba6 	bl	80057f4 <RCCEx_PLLSAI2_Config>
 80050a8:	4603      	mov	r3, r0
 80050aa:	74fb      	strb	r3, [r7, #19]
					DIVIDER_P_UPDATE);
			/* SAI1 clock source config set later after clock selection check */
			break;
 80050ac:	e003      	b.n	80050b6 <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
			/* SAI1 clock source config set later after clock selection check */
			break;

		default:
			ret = HAL_ERROR;
 80050ae:	2301      	movs	r3, #1
 80050b0:	74fb      	strb	r3, [r7, #19]
			break;
 80050b2:	e000      	b.n	80050b6 <HAL_RCCEx_PeriphCLKConfig+0x7e>
			break;
 80050b4:	bf00      	nop
		}

		if (ret == HAL_OK) {
 80050b6:	7cfb      	ldrb	r3, [r7, #19]
 80050b8:	2b00      	cmp	r3, #0
 80050ba:	d10b      	bne.n	80050d4 <HAL_RCCEx_PeriphCLKConfig+0x9c>
			/* Set the source of SAI1 clock*/
			__HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80050bc:	4b76      	ldr	r3, [pc, #472]	; (8005298 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80050be:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80050c2:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 80050c6:	687b      	ldr	r3, [r7, #4]
 80050c8:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80050ca:	4973      	ldr	r1, [pc, #460]	; (8005298 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80050cc:	4313      	orrs	r3, r2
 80050ce:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 80050d2:	e001      	b.n	80050d8 <HAL_RCCEx_PeriphCLKConfig+0xa0>
		} else {
			/* set overall return value */
			status = ret;
 80050d4:	7cfb      	ldrb	r3, [r7, #19]
 80050d6:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

	/*-------------------------- SAI2 clock source configuration ---------------------*/
	if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2)
 80050d8:	687b      	ldr	r3, [r7, #4]
 80050da:	681b      	ldr	r3, [r3, #0]
 80050dc:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80050e0:	2b00      	cmp	r3, #0
 80050e2:	d041      	beq.n	8005168 <HAL_RCCEx_PeriphCLKConfig+0x130>
			== RCC_PERIPHCLK_SAI2)) {
		/* Check the parameters */
		assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

		switch (PeriphClkInit->Sai2ClockSelection) {
 80050e4:	687b      	ldr	r3, [r7, #4]
 80050e6:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80050e8:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 80050ec:	d02a      	beq.n	8005144 <HAL_RCCEx_PeriphCLKConfig+0x10c>
 80050ee:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 80050f2:	d824      	bhi.n	800513e <HAL_RCCEx_PeriphCLKConfig+0x106>
 80050f4:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80050f8:	d008      	beq.n	800510c <HAL_RCCEx_PeriphCLKConfig+0xd4>
 80050fa:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80050fe:	d81e      	bhi.n	800513e <HAL_RCCEx_PeriphCLKConfig+0x106>
 8005100:	2b00      	cmp	r3, #0
 8005102:	d00a      	beq.n	800511a <HAL_RCCEx_PeriphCLKConfig+0xe2>
 8005104:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8005108:	d010      	beq.n	800512c <HAL_RCCEx_PeriphCLKConfig+0xf4>
 800510a:	e018      	b.n	800513e <HAL_RCCEx_PeriphCLKConfig+0x106>
		case RCC_SAI2CLKSOURCE_PLL: /* PLL is used as clock source for SAI2*/
			/* Enable SAI Clock output generated from System PLL . */
			__HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 800510c:	4b62      	ldr	r3, [pc, #392]	; (8005298 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800510e:	68db      	ldr	r3, [r3, #12]
 8005110:	4a61      	ldr	r2, [pc, #388]	; (8005298 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005112:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005116:	60d3      	str	r3, [r2, #12]
			/* SAI2 clock source config set later after clock selection check */
			break;
 8005118:	e015      	b.n	8005146 <HAL_RCCEx_PeriphCLKConfig+0x10e>

		case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
			/* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
			ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1),
 800511a:	687b      	ldr	r3, [r7, #4]
 800511c:	3304      	adds	r3, #4
 800511e:	2100      	movs	r1, #0
 8005120:	4618      	mov	r0, r3
 8005122:	f000 fa73 	bl	800560c <RCCEx_PLLSAI1_Config>
 8005126:	4603      	mov	r3, r0
 8005128:	74fb      	strb	r3, [r7, #19]
					DIVIDER_P_UPDATE);
			/* SAI2 clock source config set later after clock selection check */
			break;
 800512a:	e00c      	b.n	8005146 <HAL_RCCEx_PeriphCLKConfig+0x10e>

		case RCC_SAI2CLKSOURCE_PLLSAI2: /* PLLSAI2 is used as clock source for SAI2*/
			/* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
			ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2),
 800512c:	687b      	ldr	r3, [r7, #4]
 800512e:	3320      	adds	r3, #32
 8005130:	2100      	movs	r1, #0
 8005132:	4618      	mov	r0, r3
 8005134:	f000 fb5e 	bl	80057f4 <RCCEx_PLLSAI2_Config>
 8005138:	4603      	mov	r3, r0
 800513a:	74fb      	strb	r3, [r7, #19]
					DIVIDER_P_UPDATE);
			/* SAI2 clock source config set later after clock selection check */
			break;
 800513c:	e003      	b.n	8005146 <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
			/* SAI2 clock source config set later after clock selection check */
			break;

		default:
			ret = HAL_ERROR;
 800513e:	2301      	movs	r3, #1
 8005140:	74fb      	strb	r3, [r7, #19]
			break;
 8005142:	e000      	b.n	8005146 <HAL_RCCEx_PeriphCLKConfig+0x10e>
			break;
 8005144:	bf00      	nop
		}

		if (ret == HAL_OK) {
 8005146:	7cfb      	ldrb	r3, [r7, #19]
 8005148:	2b00      	cmp	r3, #0
 800514a:	d10b      	bne.n	8005164 <HAL_RCCEx_PeriphCLKConfig+0x12c>
			/* Set the source of SAI2 clock*/
			__HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 800514c:	4b52      	ldr	r3, [pc, #328]	; (8005298 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800514e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005152:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8005156:	687b      	ldr	r3, [r7, #4]
 8005158:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800515a:	494f      	ldr	r1, [pc, #316]	; (8005298 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800515c:	4313      	orrs	r3, r2
 800515e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 8005162:	e001      	b.n	8005168 <HAL_RCCEx_PeriphCLKConfig+0x130>
		} else {
			/* set overall return value */
			status = ret;
 8005164:	7cfb      	ldrb	r3, [r7, #19]
 8005166:	74bb      	strb	r3, [r7, #18]
		}
	}
#endif /* SAI2 */

	/*-------------------------- RTC clock source configuration ----------------------*/
	if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC)
 8005168:	687b      	ldr	r3, [r7, #4]
 800516a:	681b      	ldr	r3, [r3, #0]
 800516c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005170:	2b00      	cmp	r3, #0
 8005172:	f000 80a0 	beq.w	80052b6 <HAL_RCCEx_PeriphCLKConfig+0x27e>
			== RCC_PERIPHCLK_RTC) {
		FlagStatus pwrclkchanged = RESET;
 8005176:	2300      	movs	r3, #0
 8005178:	747b      	strb	r3, [r7, #17]

		/* Check for RTC Parameters used to output RTCCLK */
		assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

		/* Enable Power Clock */
		if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U) {
 800517a:	4b47      	ldr	r3, [pc, #284]	; (8005298 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800517c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800517e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005182:	2b00      	cmp	r3, #0
 8005184:	d101      	bne.n	800518a <HAL_RCCEx_PeriphCLKConfig+0x152>
 8005186:	2301      	movs	r3, #1
 8005188:	e000      	b.n	800518c <HAL_RCCEx_PeriphCLKConfig+0x154>
 800518a:	2300      	movs	r3, #0
 800518c:	2b00      	cmp	r3, #0
 800518e:	d00d      	beq.n	80051ac <HAL_RCCEx_PeriphCLKConfig+0x174>
			__HAL_RCC_PWR_CLK_ENABLE();
 8005190:	4b41      	ldr	r3, [pc, #260]	; (8005298 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005192:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005194:	4a40      	ldr	r2, [pc, #256]	; (8005298 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005196:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800519a:	6593      	str	r3, [r2, #88]	; 0x58
 800519c:	4b3e      	ldr	r3, [pc, #248]	; (8005298 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800519e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80051a0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80051a4:	60bb      	str	r3, [r7, #8]
 80051a6:	68bb      	ldr	r3, [r7, #8]
			pwrclkchanged = SET;
 80051a8:	2301      	movs	r3, #1
 80051aa:	747b      	strb	r3, [r7, #17]
		}

		/* Enable write access to Backup domain */
		SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80051ac:	4b3b      	ldr	r3, [pc, #236]	; (800529c <HAL_RCCEx_PeriphCLKConfig+0x264>)
 80051ae:	681b      	ldr	r3, [r3, #0]
 80051b0:	4a3a      	ldr	r2, [pc, #232]	; (800529c <HAL_RCCEx_PeriphCLKConfig+0x264>)
 80051b2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80051b6:	6013      	str	r3, [r2, #0]

		/* Wait for Backup domain Write protection disable */
		tickstart = HAL_GetTick();
 80051b8:	f7fc f906 	bl	80013c8 <HAL_GetTick>
 80051bc:	60f8      	str	r0, [r7, #12]

		while (READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U) {
 80051be:	e009      	b.n	80051d4 <HAL_RCCEx_PeriphCLKConfig+0x19c>
			if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE) {
 80051c0:	f7fc f902 	bl	80013c8 <HAL_GetTick>
 80051c4:	4602      	mov	r2, r0
 80051c6:	68fb      	ldr	r3, [r7, #12]
 80051c8:	1ad3      	subs	r3, r2, r3
 80051ca:	2b02      	cmp	r3, #2
 80051cc:	d902      	bls.n	80051d4 <HAL_RCCEx_PeriphCLKConfig+0x19c>
				ret = HAL_TIMEOUT;
 80051ce:	2303      	movs	r3, #3
 80051d0:	74fb      	strb	r3, [r7, #19]
				break;
 80051d2:	e005      	b.n	80051e0 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
		while (READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U) {
 80051d4:	4b31      	ldr	r3, [pc, #196]	; (800529c <HAL_RCCEx_PeriphCLKConfig+0x264>)
 80051d6:	681b      	ldr	r3, [r3, #0]
 80051d8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80051dc:	2b00      	cmp	r3, #0
 80051de:	d0ef      	beq.n	80051c0 <HAL_RCCEx_PeriphCLKConfig+0x188>
			}
		}

		if (ret == HAL_OK) {
 80051e0:	7cfb      	ldrb	r3, [r7, #19]
 80051e2:	2b00      	cmp	r3, #0
 80051e4:	d15c      	bne.n	80052a0 <HAL_RCCEx_PeriphCLKConfig+0x268>
			/* Reset the Backup domain only if the RTC Clock source selection is modified from default */
			tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80051e6:	4b2c      	ldr	r3, [pc, #176]	; (8005298 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80051e8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80051ec:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80051f0:	617b      	str	r3, [r7, #20]

			if ((tmpregister != RCC_RTCCLKSOURCE_NONE)
 80051f2:	697b      	ldr	r3, [r7, #20]
 80051f4:	2b00      	cmp	r3, #0
 80051f6:	d01f      	beq.n	8005238 <HAL_RCCEx_PeriphCLKConfig+0x200>
					&& (tmpregister != PeriphClkInit->RTCClockSelection)) {
 80051f8:	687b      	ldr	r3, [r7, #4]
 80051fa:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80051fe:	697a      	ldr	r2, [r7, #20]
 8005200:	429a      	cmp	r2, r3
 8005202:	d019      	beq.n	8005238 <HAL_RCCEx_PeriphCLKConfig+0x200>
				/* Store the content of BDCR register before the reset of Backup Domain */
				tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8005204:	4b24      	ldr	r3, [pc, #144]	; (8005298 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005206:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800520a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800520e:	617b      	str	r3, [r7, #20]
				/* RTC Clock selection can be changed only if the Backup Domain is reset */
				__HAL_RCC_BACKUPRESET_FORCE();
 8005210:	4b21      	ldr	r3, [pc, #132]	; (8005298 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005212:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005216:	4a20      	ldr	r2, [pc, #128]	; (8005298 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005218:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800521c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
				__HAL_RCC_BACKUPRESET_RELEASE();
 8005220:	4b1d      	ldr	r3, [pc, #116]	; (8005298 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005222:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005226:	4a1c      	ldr	r2, [pc, #112]	; (8005298 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005228:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800522c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
				/* Restore the Content of BDCR register */
				RCC->BDCR = tmpregister;
 8005230:	4a19      	ldr	r2, [pc, #100]	; (8005298 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005232:	697b      	ldr	r3, [r7, #20]
 8005234:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
			}

			/* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
			if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON)) {
 8005238:	697b      	ldr	r3, [r7, #20]
 800523a:	f003 0301 	and.w	r3, r3, #1
 800523e:	2b00      	cmp	r3, #0
 8005240:	d016      	beq.n	8005270 <HAL_RCCEx_PeriphCLKConfig+0x238>
				/* Get Start Tick*/
				tickstart = HAL_GetTick();
 8005242:	f7fc f8c1 	bl	80013c8 <HAL_GetTick>
 8005246:	60f8      	str	r0, [r7, #12]

				/* Wait till LSE is ready */
				while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U) {
 8005248:	e00b      	b.n	8005262 <HAL_RCCEx_PeriphCLKConfig+0x22a>
					if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE) {
 800524a:	f7fc f8bd 	bl	80013c8 <HAL_GetTick>
 800524e:	4602      	mov	r2, r0
 8005250:	68fb      	ldr	r3, [r7, #12]
 8005252:	1ad3      	subs	r3, r2, r3
 8005254:	f241 3288 	movw	r2, #5000	; 0x1388
 8005258:	4293      	cmp	r3, r2
 800525a:	d902      	bls.n	8005262 <HAL_RCCEx_PeriphCLKConfig+0x22a>
						ret = HAL_TIMEOUT;
 800525c:	2303      	movs	r3, #3
 800525e:	74fb      	strb	r3, [r7, #19]
						break;
 8005260:	e006      	b.n	8005270 <HAL_RCCEx_PeriphCLKConfig+0x238>
				while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U) {
 8005262:	4b0d      	ldr	r3, [pc, #52]	; (8005298 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005264:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005268:	f003 0302 	and.w	r3, r3, #2
 800526c:	2b00      	cmp	r3, #0
 800526e:	d0ec      	beq.n	800524a <HAL_RCCEx_PeriphCLKConfig+0x212>
					}
				}
			}

			if (ret == HAL_OK) {
 8005270:	7cfb      	ldrb	r3, [r7, #19]
 8005272:	2b00      	cmp	r3, #0
 8005274:	d10c      	bne.n	8005290 <HAL_RCCEx_PeriphCLKConfig+0x258>
				/* Apply new RTC clock source selection */
				__HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8005276:	4b08      	ldr	r3, [pc, #32]	; (8005298 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005278:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800527c:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8005280:	687b      	ldr	r3, [r7, #4]
 8005282:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005286:	4904      	ldr	r1, [pc, #16]	; (8005298 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005288:	4313      	orrs	r3, r2
 800528a:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 800528e:	e009      	b.n	80052a4 <HAL_RCCEx_PeriphCLKConfig+0x26c>
			} else {
				/* set overall return value */
				status = ret;
 8005290:	7cfb      	ldrb	r3, [r7, #19]
 8005292:	74bb      	strb	r3, [r7, #18]
 8005294:	e006      	b.n	80052a4 <HAL_RCCEx_PeriphCLKConfig+0x26c>
 8005296:	bf00      	nop
 8005298:	40021000 	.word	0x40021000
 800529c:	40007000 	.word	0x40007000
			}
		} else {
			/* set overall return value */
			status = ret;
 80052a0:	7cfb      	ldrb	r3, [r7, #19]
 80052a2:	74bb      	strb	r3, [r7, #18]
		}

		/* Restore clock configuration if changed */
		if (pwrclkchanged == SET) {
 80052a4:	7c7b      	ldrb	r3, [r7, #17]
 80052a6:	2b01      	cmp	r3, #1
 80052a8:	d105      	bne.n	80052b6 <HAL_RCCEx_PeriphCLKConfig+0x27e>
			__HAL_RCC_PWR_CLK_DISABLE();
 80052aa:	4b9e      	ldr	r3, [pc, #632]	; (8005524 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80052ac:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80052ae:	4a9d      	ldr	r2, [pc, #628]	; (8005524 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80052b0:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80052b4:	6593      	str	r3, [r2, #88]	; 0x58
		}
	}

	/*-------------------------- USART1 clock source configuration -------------------*/
	if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1)
 80052b6:	687b      	ldr	r3, [r7, #4]
 80052b8:	681b      	ldr	r3, [r3, #0]
 80052ba:	f003 0301 	and.w	r3, r3, #1
 80052be:	2b00      	cmp	r3, #0
 80052c0:	d00a      	beq.n	80052d8 <HAL_RCCEx_PeriphCLKConfig+0x2a0>
		/* Check the parameters */
		assert_param(
				IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

		/* Configure the USART1 clock source */
		__HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80052c2:	4b98      	ldr	r3, [pc, #608]	; (8005524 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80052c4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80052c8:	f023 0203 	bic.w	r2, r3, #3
 80052cc:	687b      	ldr	r3, [r7, #4]
 80052ce:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80052d0:	4994      	ldr	r1, [pc, #592]	; (8005524 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80052d2:	4313      	orrs	r3, r2
 80052d4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
	}

	/*-------------------------- USART2 clock source configuration -------------------*/
	if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2)
 80052d8:	687b      	ldr	r3, [r7, #4]
 80052da:	681b      	ldr	r3, [r3, #0]
 80052dc:	f003 0302 	and.w	r3, r3, #2
 80052e0:	2b00      	cmp	r3, #0
 80052e2:	d00a      	beq.n	80052fa <HAL_RCCEx_PeriphCLKConfig+0x2c2>
		/* Check the parameters */
		assert_param(
				IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

		/* Configure the USART2 clock source */
		__HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80052e4:	4b8f      	ldr	r3, [pc, #572]	; (8005524 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80052e6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80052ea:	f023 020c 	bic.w	r2, r3, #12
 80052ee:	687b      	ldr	r3, [r7, #4]
 80052f0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80052f2:	498c      	ldr	r1, [pc, #560]	; (8005524 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80052f4:	4313      	orrs	r3, r2
 80052f6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
	}

#if defined(USART3)

	/*-------------------------- USART3 clock source configuration -------------------*/
	if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3)
 80052fa:	687b      	ldr	r3, [r7, #4]
 80052fc:	681b      	ldr	r3, [r3, #0]
 80052fe:	f003 0304 	and.w	r3, r3, #4
 8005302:	2b00      	cmp	r3, #0
 8005304:	d00a      	beq.n	800531c <HAL_RCCEx_PeriphCLKConfig+0x2e4>
		/* Check the parameters */
		assert_param(
				IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

		/* Configure the USART3 clock source */
		__HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8005306:	4b87      	ldr	r3, [pc, #540]	; (8005524 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005308:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800530c:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8005310:	687b      	ldr	r3, [r7, #4]
 8005312:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005314:	4983      	ldr	r1, [pc, #524]	; (8005524 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005316:	4313      	orrs	r3, r2
 8005318:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* USART3 */

#if defined(UART4)

	/*-------------------------- UART4 clock source configuration --------------------*/
	if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4)
 800531c:	687b      	ldr	r3, [r7, #4]
 800531e:	681b      	ldr	r3, [r3, #0]
 8005320:	f003 0308 	and.w	r3, r3, #8
 8005324:	2b00      	cmp	r3, #0
 8005326:	d00a      	beq.n	800533e <HAL_RCCEx_PeriphCLKConfig+0x306>
			== RCC_PERIPHCLK_UART4) {
		/* Check the parameters */
		assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

		/* Configure the UART4 clock source */
		__HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8005328:	4b7e      	ldr	r3, [pc, #504]	; (8005524 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800532a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800532e:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8005332:	687b      	ldr	r3, [r7, #4]
 8005334:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005336:	497b      	ldr	r1, [pc, #492]	; (8005524 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005338:	4313      	orrs	r3, r2
 800533a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

	/*-------------------------- UART5 clock source configuration --------------------*/
	if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5)
 800533e:	687b      	ldr	r3, [r7, #4]
 8005340:	681b      	ldr	r3, [r3, #0]
 8005342:	f003 0310 	and.w	r3, r3, #16
 8005346:	2b00      	cmp	r3, #0
 8005348:	d00a      	beq.n	8005360 <HAL_RCCEx_PeriphCLKConfig+0x328>
			== RCC_PERIPHCLK_UART5) {
		/* Check the parameters */
		assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

		/* Configure the UART5 clock source */
		__HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 800534a:	4b76      	ldr	r3, [pc, #472]	; (8005524 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800534c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005350:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8005354:	687b      	ldr	r3, [r7, #4]
 8005356:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005358:	4972      	ldr	r1, [pc, #456]	; (8005524 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800535a:	4313      	orrs	r3, r2
 800535c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
	}

#endif /* UART5 */

	/*-------------------------- LPUART1 clock source configuration ------------------*/
	if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1)
 8005360:	687b      	ldr	r3, [r7, #4]
 8005362:	681b      	ldr	r3, [r3, #0]
 8005364:	f003 0320 	and.w	r3, r3, #32
 8005368:	2b00      	cmp	r3, #0
 800536a:	d00a      	beq.n	8005382 <HAL_RCCEx_PeriphCLKConfig+0x34a>
		/* Check the parameters */
		assert_param(
				IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

		/* Configure the LPUART1 clock source */
		__HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800536c:	4b6d      	ldr	r3, [pc, #436]	; (8005524 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800536e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005372:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8005376:	687b      	ldr	r3, [r7, #4]
 8005378:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800537a:	496a      	ldr	r1, [pc, #424]	; (8005524 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800537c:	4313      	orrs	r3, r2
 800537e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
	}

	/*-------------------------- LPTIM1 clock source configuration -------------------*/
	if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1)
 8005382:	687b      	ldr	r3, [r7, #4]
 8005384:	681b      	ldr	r3, [r3, #0]
 8005386:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800538a:	2b00      	cmp	r3, #0
 800538c:	d00a      	beq.n	80053a4 <HAL_RCCEx_PeriphCLKConfig+0x36c>
			== (RCC_PERIPHCLK_LPTIM1)) {
		assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
		__HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800538e:	4b65      	ldr	r3, [pc, #404]	; (8005524 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005390:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005394:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8005398:	687b      	ldr	r3, [r7, #4]
 800539a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800539c:	4961      	ldr	r1, [pc, #388]	; (8005524 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800539e:	4313      	orrs	r3, r2
 80053a0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
	}

	/*-------------------------- LPTIM2 clock source configuration -------------------*/
	if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2)
 80053a4:	687b      	ldr	r3, [r7, #4]
 80053a6:	681b      	ldr	r3, [r3, #0]
 80053a8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80053ac:	2b00      	cmp	r3, #0
 80053ae:	d00a      	beq.n	80053c6 <HAL_RCCEx_PeriphCLKConfig+0x38e>
			== (RCC_PERIPHCLK_LPTIM2)) {
		assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
		__HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80053b0:	4b5c      	ldr	r3, [pc, #368]	; (8005524 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80053b2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80053b6:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80053ba:	687b      	ldr	r3, [r7, #4]
 80053bc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80053be:	4959      	ldr	r1, [pc, #356]	; (8005524 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80053c0:	4313      	orrs	r3, r2
 80053c2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
	}

	/*-------------------------- I2C1 clock source configuration ---------------------*/
	if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1)
 80053c6:	687b      	ldr	r3, [r7, #4]
 80053c8:	681b      	ldr	r3, [r3, #0]
 80053ca:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80053ce:	2b00      	cmp	r3, #0
 80053d0:	d00a      	beq.n	80053e8 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
			== RCC_PERIPHCLK_I2C1) {
		/* Check the parameters */
		assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

		/* Configure the I2C1 clock source */
		__HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80053d2:	4b54      	ldr	r3, [pc, #336]	; (8005524 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80053d4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80053d8:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 80053dc:	687b      	ldr	r3, [r7, #4]
 80053de:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80053e0:	4950      	ldr	r1, [pc, #320]	; (8005524 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80053e2:	4313      	orrs	r3, r2
 80053e4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
	}

#if defined(I2C2)

	/*-------------------------- I2C2 clock source configuration ---------------------*/
	if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2)
 80053e8:	687b      	ldr	r3, [r7, #4]
 80053ea:	681b      	ldr	r3, [r3, #0]
 80053ec:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80053f0:	2b00      	cmp	r3, #0
 80053f2:	d00a      	beq.n	800540a <HAL_RCCEx_PeriphCLKConfig+0x3d2>
			== RCC_PERIPHCLK_I2C2) {
		/* Check the parameters */
		assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

		/* Configure the I2C2 clock source */
		__HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80053f4:	4b4b      	ldr	r3, [pc, #300]	; (8005524 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80053f6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80053fa:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 80053fe:	687b      	ldr	r3, [r7, #4]
 8005400:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005402:	4948      	ldr	r1, [pc, #288]	; (8005524 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005404:	4313      	orrs	r3, r2
 8005406:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
	}

#endif /* I2C2 */

	/*-------------------------- I2C3 clock source configuration ---------------------*/
	if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3)
 800540a:	687b      	ldr	r3, [r7, #4]
 800540c:	681b      	ldr	r3, [r3, #0]
 800540e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005412:	2b00      	cmp	r3, #0
 8005414:	d00a      	beq.n	800542c <HAL_RCCEx_PeriphCLKConfig+0x3f4>
			== RCC_PERIPHCLK_I2C3) {
		/* Check the parameters */
		assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

		/* Configure the I2C3 clock source */
		__HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8005416:	4b43      	ldr	r3, [pc, #268]	; (8005524 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005418:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800541c:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8005420:	687b      	ldr	r3, [r7, #4]
 8005422:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005424:	493f      	ldr	r1, [pc, #252]	; (8005524 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005426:	4313      	orrs	r3, r2
 8005428:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

	/*-------------------------- USB clock source configuration ----------------------*/
	if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB)
 800542c:	687b      	ldr	r3, [r7, #4]
 800542e:	681b      	ldr	r3, [r3, #0]
 8005430:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8005434:	2b00      	cmp	r3, #0
 8005436:	d028      	beq.n	800548a <HAL_RCCEx_PeriphCLKConfig+0x452>
			== (RCC_PERIPHCLK_USB)) {
		assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
		__HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8005438:	4b3a      	ldr	r3, [pc, #232]	; (8005524 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800543a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800543e:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8005442:	687b      	ldr	r3, [r7, #4]
 8005444:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005446:	4937      	ldr	r1, [pc, #220]	; (8005524 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005448:	4313      	orrs	r3, r2
 800544a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

		if (PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL) {
 800544e:	687b      	ldr	r3, [r7, #4]
 8005450:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005452:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8005456:	d106      	bne.n	8005466 <HAL_RCCEx_PeriphCLKConfig+0x42e>
			/* Enable PLL48M1CLK output clock */
			__HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005458:	4b32      	ldr	r3, [pc, #200]	; (8005524 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800545a:	68db      	ldr	r3, [r3, #12]
 800545c:	4a31      	ldr	r2, [pc, #196]	; (8005524 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800545e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8005462:	60d3      	str	r3, [r2, #12]
 8005464:	e011      	b.n	800548a <HAL_RCCEx_PeriphCLKConfig+0x452>
		} else {
#if defined(RCC_PLLSAI1_SUPPORT)
			if (PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1) {
 8005466:	687b      	ldr	r3, [r7, #4]
 8005468:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800546a:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800546e:	d10c      	bne.n	800548a <HAL_RCCEx_PeriphCLKConfig+0x452>
				/* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
				ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1),
 8005470:	687b      	ldr	r3, [r7, #4]
 8005472:	3304      	adds	r3, #4
 8005474:	2101      	movs	r1, #1
 8005476:	4618      	mov	r0, r3
 8005478:	f000 f8c8 	bl	800560c <RCCEx_PLLSAI1_Config>
 800547c:	4603      	mov	r3, r0
 800547e:	74fb      	strb	r3, [r7, #19]
						DIVIDER_Q_UPDATE);

				if (ret != HAL_OK) {
 8005480:	7cfb      	ldrb	r3, [r7, #19]
 8005482:	2b00      	cmp	r3, #0
 8005484:	d001      	beq.n	800548a <HAL_RCCEx_PeriphCLKConfig+0x452>
					/* set overall return value */
					status = ret;
 8005486:	7cfb      	ldrb	r3, [r7, #19]
 8005488:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

	/*-------------------------- SDMMC1 clock source configuration -------------------*/
	if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1)
 800548a:	687b      	ldr	r3, [r7, #4]
 800548c:	681b      	ldr	r3, [r3, #0]
 800548e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8005492:	2b00      	cmp	r3, #0
 8005494:	d028      	beq.n	80054e8 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
			== (RCC_PERIPHCLK_SDMMC1)) {
		assert_param(
				IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
		__HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8005496:	4b23      	ldr	r3, [pc, #140]	; (8005524 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005498:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800549c:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 80054a0:	687b      	ldr	r3, [r7, #4]
 80054a2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80054a4:	491f      	ldr	r1, [pc, #124]	; (8005524 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80054a6:	4313      	orrs	r3, r2
 80054a8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

		if (PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL) /* PLL "Q" ? */
 80054ac:	687b      	ldr	r3, [r7, #4]
 80054ae:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80054b0:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80054b4:	d106      	bne.n	80054c4 <HAL_RCCEx_PeriphCLKConfig+0x48c>
		{
			/* Enable PLL48M1CLK output clock */
			__HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80054b6:	4b1b      	ldr	r3, [pc, #108]	; (8005524 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80054b8:	68db      	ldr	r3, [r3, #12]
 80054ba:	4a1a      	ldr	r2, [pc, #104]	; (8005524 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80054bc:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80054c0:	60d3      	str	r3, [r2, #12]
 80054c2:	e011      	b.n	80054e8 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
		else if (PeriphClkInit->Sdmmc1ClockSelection
 80054c4:	687b      	ldr	r3, [r7, #4]
 80054c6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80054c8:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80054cc:	d10c      	bne.n	80054e8 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
				== RCC_SDMMC1CLKSOURCE_PLLSAI1) {
			/* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
			ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1),
 80054ce:	687b      	ldr	r3, [r7, #4]
 80054d0:	3304      	adds	r3, #4
 80054d2:	2101      	movs	r1, #1
 80054d4:	4618      	mov	r0, r3
 80054d6:	f000 f899 	bl	800560c <RCCEx_PLLSAI1_Config>
 80054da:	4603      	mov	r3, r0
 80054dc:	74fb      	strb	r3, [r7, #19]
					DIVIDER_Q_UPDATE);

			if (ret != HAL_OK) {
 80054de:	7cfb      	ldrb	r3, [r7, #19]
 80054e0:	2b00      	cmp	r3, #0
 80054e2:	d001      	beq.n	80054e8 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
				/* set overall return value */
				status = ret;
 80054e4:	7cfb      	ldrb	r3, [r7, #19]
 80054e6:	74bb      	strb	r3, [r7, #18]
	}

#endif /* SDMMC1 */

	/*-------------------------- RNG clock source configuration ----------------------*/
	if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG)
 80054e8:	687b      	ldr	r3, [r7, #4]
 80054ea:	681b      	ldr	r3, [r3, #0]
 80054ec:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80054f0:	2b00      	cmp	r3, #0
 80054f2:	d02b      	beq.n	800554c <HAL_RCCEx_PeriphCLKConfig+0x514>
			== (RCC_PERIPHCLK_RNG)) {
		assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
		__HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80054f4:	4b0b      	ldr	r3, [pc, #44]	; (8005524 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80054f6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80054fa:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 80054fe:	687b      	ldr	r3, [r7, #4]
 8005500:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005502:	4908      	ldr	r1, [pc, #32]	; (8005524 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005504:	4313      	orrs	r3, r2
 8005506:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

		if (PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL) {
 800550a:	687b      	ldr	r3, [r7, #4]
 800550c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800550e:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8005512:	d109      	bne.n	8005528 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
			/* Enable PLL48M1CLK output clock */
			__HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005514:	4b03      	ldr	r3, [pc, #12]	; (8005524 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005516:	68db      	ldr	r3, [r3, #12]
 8005518:	4a02      	ldr	r2, [pc, #8]	; (8005524 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800551a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800551e:	60d3      	str	r3, [r2, #12]
 8005520:	e014      	b.n	800554c <HAL_RCCEx_PeriphCLKConfig+0x514>
 8005522:	bf00      	nop
 8005524:	40021000 	.word	0x40021000
		}
#if defined(RCC_PLLSAI1_SUPPORT)
		else if (PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1) {
 8005528:	687b      	ldr	r3, [r7, #4]
 800552a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800552c:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8005530:	d10c      	bne.n	800554c <HAL_RCCEx_PeriphCLKConfig+0x514>
			/* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
			ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1),
 8005532:	687b      	ldr	r3, [r7, #4]
 8005534:	3304      	adds	r3, #4
 8005536:	2101      	movs	r1, #1
 8005538:	4618      	mov	r0, r3
 800553a:	f000 f867 	bl	800560c <RCCEx_PLLSAI1_Config>
 800553e:	4603      	mov	r3, r0
 8005540:	74fb      	strb	r3, [r7, #19]
					DIVIDER_Q_UPDATE);

			if (ret != HAL_OK) {
 8005542:	7cfb      	ldrb	r3, [r7, #19]
 8005544:	2b00      	cmp	r3, #0
 8005546:	d001      	beq.n	800554c <HAL_RCCEx_PeriphCLKConfig+0x514>
				/* set overall return value */
				status = ret;
 8005548:	7cfb      	ldrb	r3, [r7, #19]
 800554a:	74bb      	strb	r3, [r7, #18]
		}
	}

	/*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
	if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC)
 800554c:	687b      	ldr	r3, [r7, #4]
 800554e:	681b      	ldr	r3, [r3, #0]
 8005550:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8005554:	2b00      	cmp	r3, #0
 8005556:	d02f      	beq.n	80055b8 <HAL_RCCEx_PeriphCLKConfig+0x580>
			== RCC_PERIPHCLK_ADC) {
		/* Check the parameters */
		assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

		/* Configure the ADC interface clock source */
		__HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8005558:	4b2b      	ldr	r3, [pc, #172]	; (8005608 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 800555a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800555e:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8005562:	687b      	ldr	r3, [r7, #4]
 8005564:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8005566:	4928      	ldr	r1, [pc, #160]	; (8005608 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8005568:	4313      	orrs	r3, r2
 800556a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
		if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1) {
 800556e:	687b      	ldr	r3, [r7, #4]
 8005570:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8005572:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8005576:	d10d      	bne.n	8005594 <HAL_RCCEx_PeriphCLKConfig+0x55c>
			/* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
			ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1),
 8005578:	687b      	ldr	r3, [r7, #4]
 800557a:	3304      	adds	r3, #4
 800557c:	2102      	movs	r1, #2
 800557e:	4618      	mov	r0, r3
 8005580:	f000 f844 	bl	800560c <RCCEx_PLLSAI1_Config>
 8005584:	4603      	mov	r3, r0
 8005586:	74fb      	strb	r3, [r7, #19]
					DIVIDER_R_UPDATE);

			if (ret != HAL_OK) {
 8005588:	7cfb      	ldrb	r3, [r7, #19]
 800558a:	2b00      	cmp	r3, #0
 800558c:	d014      	beq.n	80055b8 <HAL_RCCEx_PeriphCLKConfig+0x580>
				/* set overall return value */
				status = ret;
 800558e:	7cfb      	ldrb	r3, [r7, #19]
 8005590:	74bb      	strb	r3, [r7, #18]
 8005592:	e011      	b.n	80055b8 <HAL_RCCEx_PeriphCLKConfig+0x580>
		}
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

		else if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2) {
 8005594:	687b      	ldr	r3, [r7, #4]
 8005596:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8005598:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800559c:	d10c      	bne.n	80055b8 <HAL_RCCEx_PeriphCLKConfig+0x580>
			/* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
			ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2),
 800559e:	687b      	ldr	r3, [r7, #4]
 80055a0:	3320      	adds	r3, #32
 80055a2:	2102      	movs	r1, #2
 80055a4:	4618      	mov	r0, r3
 80055a6:	f000 f925 	bl	80057f4 <RCCEx_PLLSAI2_Config>
 80055aa:	4603      	mov	r3, r0
 80055ac:	74fb      	strb	r3, [r7, #19]
					DIVIDER_R_UPDATE);

			if (ret != HAL_OK) {
 80055ae:	7cfb      	ldrb	r3, [r7, #19]
 80055b0:	2b00      	cmp	r3, #0
 80055b2:	d001      	beq.n	80055b8 <HAL_RCCEx_PeriphCLKConfig+0x580>
				/* set overall return value */
				status = ret;
 80055b4:	7cfb      	ldrb	r3, [r7, #19]
 80055b6:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

	/*-------------------------- SWPMI1 clock source configuration -------------------*/
	if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1)
 80055b8:	687b      	ldr	r3, [r7, #4]
 80055ba:	681b      	ldr	r3, [r3, #0]
 80055bc:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80055c0:	2b00      	cmp	r3, #0
 80055c2:	d00a      	beq.n	80055da <HAL_RCCEx_PeriphCLKConfig+0x5a2>
		/* Check the parameters */
		assert_param(
				IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

		/* Configure the SWPMI1 clock source */
		__HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 80055c4:	4b10      	ldr	r3, [pc, #64]	; (8005608 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80055c6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80055ca:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 80055ce:	687b      	ldr	r3, [r7, #4]
 80055d0:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80055d2:	490d      	ldr	r1, [pc, #52]	; (8005608 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80055d4:	4313      	orrs	r3, r2
 80055d6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

	/*-------------------------- DFSDM1 clock source configuration -------------------*/
	if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1)
 80055da:	687b      	ldr	r3, [r7, #4]
 80055dc:	681b      	ldr	r3, [r3, #0]
 80055de:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80055e2:	2b00      	cmp	r3, #0
 80055e4:	d00b      	beq.n	80055fe <HAL_RCCEx_PeriphCLKConfig+0x5c6>
		/* Check the parameters */
		assert_param(
				IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

		/* Configure the DFSDM1 interface clock source */
		__HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 80055e6:	4b08      	ldr	r3, [pc, #32]	; (8005608 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80055e8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80055ec:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 80055f0:	687b      	ldr	r3, [r7, #4]
 80055f2:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80055f6:	4904      	ldr	r1, [pc, #16]	; (8005608 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80055f8:	4313      	orrs	r3, r2
 80055fa:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

	return status;
 80055fe:	7cbb      	ldrb	r3, [r7, #18]
}
 8005600:	4618      	mov	r0, r3
 8005602:	3718      	adds	r7, #24
 8005604:	46bd      	mov	sp, r7
 8005606:	bd80      	pop	{r7, pc}
 8005608:	40021000 	.word	0x40021000

0800560c <RCCEx_PLLSAI1_Config>:
 * @note   PLLSAI1 is temporary disable to apply new parameters
 *
 * @retval HAL status
 */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1,
		uint32_t Divider) {
 800560c:	b580      	push	{r7, lr}
 800560e:	b084      	sub	sp, #16
 8005610:	af00      	add	r7, sp, #0
 8005612:	6078      	str	r0, [r7, #4]
 8005614:	6039      	str	r1, [r7, #0]
	uint32_t tickstart;
	HAL_StatusTypeDef status = HAL_OK;
 8005616:	2300      	movs	r3, #0
 8005618:	73fb      	strb	r3, [r7, #15]
	assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
	assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
	assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

	/* Check that PLLSAI1 clock source and divider M can be applied */
	if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE) {
 800561a:	4b75      	ldr	r3, [pc, #468]	; (80057f0 <RCCEx_PLLSAI1_Config+0x1e4>)
 800561c:	68db      	ldr	r3, [r3, #12]
 800561e:	f003 0303 	and.w	r3, r3, #3
 8005622:	2b00      	cmp	r3, #0
 8005624:	d018      	beq.n	8005658 <RCCEx_PLLSAI1_Config+0x4c>
		/* PLL clock source and divider M already set, check that no request for change  */
		if ((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8005626:	4b72      	ldr	r3, [pc, #456]	; (80057f0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005628:	68db      	ldr	r3, [r3, #12]
 800562a:	f003 0203 	and.w	r2, r3, #3
 800562e:	687b      	ldr	r3, [r7, #4]
 8005630:	681b      	ldr	r3, [r3, #0]
 8005632:	429a      	cmp	r2, r3
 8005634:	d10d      	bne.n	8005652 <RCCEx_PLLSAI1_Config+0x46>
				|| (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8005636:	687b      	ldr	r3, [r7, #4]
 8005638:	681b      	ldr	r3, [r3, #0]
 800563a:	2b00      	cmp	r3, #0
 800563c:	d009      	beq.n	8005652 <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
				|| (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM)
 800563e:	4b6c      	ldr	r3, [pc, #432]	; (80057f0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005640:	68db      	ldr	r3, [r3, #12]
						>> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8005642:	091b      	lsrs	r3, r3, #4
 8005644:	f003 0307 	and.w	r3, r3, #7
 8005648:	1c5a      	adds	r2, r3, #1
 800564a:	687b      	ldr	r3, [r7, #4]
 800564c:	685b      	ldr	r3, [r3, #4]
				|| (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM)
 800564e:	429a      	cmp	r2, r3
 8005650:	d047      	beq.n	80056e2 <RCCEx_PLLSAI1_Config+0xd6>
#endif
				) {
			status = HAL_ERROR;
 8005652:	2301      	movs	r3, #1
 8005654:	73fb      	strb	r3, [r7, #15]
 8005656:	e044      	b.n	80056e2 <RCCEx_PLLSAI1_Config+0xd6>
		}
	} else {
		/* Check PLLSAI1 clock source availability */
		switch (PllSai1->PLLSAI1Source) {
 8005658:	687b      	ldr	r3, [r7, #4]
 800565a:	681b      	ldr	r3, [r3, #0]
 800565c:	2b03      	cmp	r3, #3
 800565e:	d018      	beq.n	8005692 <RCCEx_PLLSAI1_Config+0x86>
 8005660:	2b03      	cmp	r3, #3
 8005662:	d825      	bhi.n	80056b0 <RCCEx_PLLSAI1_Config+0xa4>
 8005664:	2b01      	cmp	r3, #1
 8005666:	d002      	beq.n	800566e <RCCEx_PLLSAI1_Config+0x62>
 8005668:	2b02      	cmp	r3, #2
 800566a:	d009      	beq.n	8005680 <RCCEx_PLLSAI1_Config+0x74>
 800566c:	e020      	b.n	80056b0 <RCCEx_PLLSAI1_Config+0xa4>
		case RCC_PLLSOURCE_MSI:
			if (HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY)) {
 800566e:	4b60      	ldr	r3, [pc, #384]	; (80057f0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005670:	681b      	ldr	r3, [r3, #0]
 8005672:	f003 0302 	and.w	r3, r3, #2
 8005676:	2b00      	cmp	r3, #0
 8005678:	d11d      	bne.n	80056b6 <RCCEx_PLLSAI1_Config+0xaa>
				status = HAL_ERROR;
 800567a:	2301      	movs	r3, #1
 800567c:	73fb      	strb	r3, [r7, #15]
			}
			break;
 800567e:	e01a      	b.n	80056b6 <RCCEx_PLLSAI1_Config+0xaa>
		case RCC_PLLSOURCE_HSI:
			if (HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY)) {
 8005680:	4b5b      	ldr	r3, [pc, #364]	; (80057f0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005682:	681b      	ldr	r3, [r3, #0]
 8005684:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005688:	2b00      	cmp	r3, #0
 800568a:	d116      	bne.n	80056ba <RCCEx_PLLSAI1_Config+0xae>
				status = HAL_ERROR;
 800568c:	2301      	movs	r3, #1
 800568e:	73fb      	strb	r3, [r7, #15]
			}
			break;
 8005690:	e013      	b.n	80056ba <RCCEx_PLLSAI1_Config+0xae>
		case RCC_PLLSOURCE_HSE:
			if (HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY)) {
 8005692:	4b57      	ldr	r3, [pc, #348]	; (80057f0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005694:	681b      	ldr	r3, [r3, #0]
 8005696:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800569a:	2b00      	cmp	r3, #0
 800569c:	d10f      	bne.n	80056be <RCCEx_PLLSAI1_Config+0xb2>
				if (HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP)) {
 800569e:	4b54      	ldr	r3, [pc, #336]	; (80057f0 <RCCEx_PLLSAI1_Config+0x1e4>)
 80056a0:	681b      	ldr	r3, [r3, #0]
 80056a2:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80056a6:	2b00      	cmp	r3, #0
 80056a8:	d109      	bne.n	80056be <RCCEx_PLLSAI1_Config+0xb2>
					status = HAL_ERROR;
 80056aa:	2301      	movs	r3, #1
 80056ac:	73fb      	strb	r3, [r7, #15]
				}
			}
			break;
 80056ae:	e006      	b.n	80056be <RCCEx_PLLSAI1_Config+0xb2>
		default:
			status = HAL_ERROR;
 80056b0:	2301      	movs	r3, #1
 80056b2:	73fb      	strb	r3, [r7, #15]
			break;
 80056b4:	e004      	b.n	80056c0 <RCCEx_PLLSAI1_Config+0xb4>
			break;
 80056b6:	bf00      	nop
 80056b8:	e002      	b.n	80056c0 <RCCEx_PLLSAI1_Config+0xb4>
			break;
 80056ba:	bf00      	nop
 80056bc:	e000      	b.n	80056c0 <RCCEx_PLLSAI1_Config+0xb4>
			break;
 80056be:	bf00      	nop
		}

		if (status == HAL_OK) {
 80056c0:	7bfb      	ldrb	r3, [r7, #15]
 80056c2:	2b00      	cmp	r3, #0
 80056c4:	d10d      	bne.n	80056e2 <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
			/* Set PLLSAI1 clock source and divider M */
			MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM,
 80056c6:	4b4a      	ldr	r3, [pc, #296]	; (80057f0 <RCCEx_PLLSAI1_Config+0x1e4>)
 80056c8:	68db      	ldr	r3, [r3, #12]
 80056ca:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 80056ce:	687b      	ldr	r3, [r7, #4]
 80056d0:	6819      	ldr	r1, [r3, #0]
 80056d2:	687b      	ldr	r3, [r7, #4]
 80056d4:	685b      	ldr	r3, [r3, #4]
 80056d6:	3b01      	subs	r3, #1
 80056d8:	011b      	lsls	r3, r3, #4
 80056da:	430b      	orrs	r3, r1
 80056dc:	4944      	ldr	r1, [pc, #272]	; (80057f0 <RCCEx_PLLSAI1_Config+0x1e4>)
 80056de:	4313      	orrs	r3, r2
 80056e0:	60cb      	str	r3, [r1, #12]
					PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
#endif
		}
	}

	if (status == HAL_OK) {
 80056e2:	7bfb      	ldrb	r3, [r7, #15]
 80056e4:	2b00      	cmp	r3, #0
 80056e6:	d17d      	bne.n	80057e4 <RCCEx_PLLSAI1_Config+0x1d8>
		/* Disable the PLLSAI1 */
		__HAL_RCC_PLLSAI1_DISABLE();
 80056e8:	4b41      	ldr	r3, [pc, #260]	; (80057f0 <RCCEx_PLLSAI1_Config+0x1e4>)
 80056ea:	681b      	ldr	r3, [r3, #0]
 80056ec:	4a40      	ldr	r2, [pc, #256]	; (80057f0 <RCCEx_PLLSAI1_Config+0x1e4>)
 80056ee:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 80056f2:	6013      	str	r3, [r2, #0]

		/* Get Start Tick*/
		tickstart = HAL_GetTick();
 80056f4:	f7fb fe68 	bl	80013c8 <HAL_GetTick>
 80056f8:	60b8      	str	r0, [r7, #8]

		/* Wait till PLLSAI1 is ready to be updated */
		while (READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U) {
 80056fa:	e009      	b.n	8005710 <RCCEx_PLLSAI1_Config+0x104>
			if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE) {
 80056fc:	f7fb fe64 	bl	80013c8 <HAL_GetTick>
 8005700:	4602      	mov	r2, r0
 8005702:	68bb      	ldr	r3, [r7, #8]
 8005704:	1ad3      	subs	r3, r2, r3
 8005706:	2b02      	cmp	r3, #2
 8005708:	d902      	bls.n	8005710 <RCCEx_PLLSAI1_Config+0x104>
				status = HAL_TIMEOUT;
 800570a:	2303      	movs	r3, #3
 800570c:	73fb      	strb	r3, [r7, #15]
				break;
 800570e:	e005      	b.n	800571c <RCCEx_PLLSAI1_Config+0x110>
		while (READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U) {
 8005710:	4b37      	ldr	r3, [pc, #220]	; (80057f0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005712:	681b      	ldr	r3, [r3, #0]
 8005714:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8005718:	2b00      	cmp	r3, #0
 800571a:	d1ef      	bne.n	80056fc <RCCEx_PLLSAI1_Config+0xf0>
			}
		}

		if (status == HAL_OK) {
 800571c:	7bfb      	ldrb	r3, [r7, #15]
 800571e:	2b00      	cmp	r3, #0
 8005720:	d160      	bne.n	80057e4 <RCCEx_PLLSAI1_Config+0x1d8>
			if (Divider == DIVIDER_P_UPDATE) {
 8005722:	683b      	ldr	r3, [r7, #0]
 8005724:	2b00      	cmp	r3, #0
 8005726:	d111      	bne.n	800574c <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
				MODIFY_REG(RCC->PLLSAI1CFGR,
 8005728:	4b31      	ldr	r3, [pc, #196]	; (80057f0 <RCCEx_PLLSAI1_Config+0x1e4>)
 800572a:	691b      	ldr	r3, [r3, #16]
 800572c:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 8005730:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005734:	687a      	ldr	r2, [r7, #4]
 8005736:	6892      	ldr	r2, [r2, #8]
 8005738:	0211      	lsls	r1, r2, #8
 800573a:	687a      	ldr	r2, [r7, #4]
 800573c:	68d2      	ldr	r2, [r2, #12]
 800573e:	0912      	lsrs	r2, r2, #4
 8005740:	0452      	lsls	r2, r2, #17
 8005742:	430a      	orrs	r2, r1
 8005744:	492a      	ldr	r1, [pc, #168]	; (80057f0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005746:	4313      	orrs	r3, r2
 8005748:	610b      	str	r3, [r1, #16]
 800574a:	e027      	b.n	800579c <RCCEx_PLLSAI1_Config+0x190>
						RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1P,
						(PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) | ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
			} else if (Divider == DIVIDER_Q_UPDATE) {
 800574c:	683b      	ldr	r3, [r7, #0]
 800574e:	2b01      	cmp	r3, #1
 8005750:	d112      	bne.n	8005778 <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
				/* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
				MODIFY_REG(RCC->PLLSAI1CFGR,
 8005752:	4b27      	ldr	r3, [pc, #156]	; (80057f0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005754:	691b      	ldr	r3, [r3, #16]
 8005756:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 800575a:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 800575e:	687a      	ldr	r2, [r7, #4]
 8005760:	6892      	ldr	r2, [r2, #8]
 8005762:	0211      	lsls	r1, r2, #8
 8005764:	687a      	ldr	r2, [r7, #4]
 8005766:	6912      	ldr	r2, [r2, #16]
 8005768:	0852      	lsrs	r2, r2, #1
 800576a:	3a01      	subs	r2, #1
 800576c:	0552      	lsls	r2, r2, #21
 800576e:	430a      	orrs	r2, r1
 8005770:	491f      	ldr	r1, [pc, #124]	; (80057f0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005772:	4313      	orrs	r3, r2
 8005774:	610b      	str	r3, [r1, #16]
 8005776:	e011      	b.n	800579c <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
				/* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
				MODIFY_REG(RCC->PLLSAI1CFGR,
 8005778:	4b1d      	ldr	r3, [pc, #116]	; (80057f0 <RCCEx_PLLSAI1_Config+0x1e4>)
 800577a:	691b      	ldr	r3, [r3, #16]
 800577c:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8005780:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8005784:	687a      	ldr	r2, [r7, #4]
 8005786:	6892      	ldr	r2, [r2, #8]
 8005788:	0211      	lsls	r1, r2, #8
 800578a:	687a      	ldr	r2, [r7, #4]
 800578c:	6952      	ldr	r2, [r2, #20]
 800578e:	0852      	lsrs	r2, r2, #1
 8005790:	3a01      	subs	r2, #1
 8005792:	0652      	lsls	r2, r2, #25
 8005794:	430a      	orrs	r2, r1
 8005796:	4916      	ldr	r1, [pc, #88]	; (80057f0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005798:	4313      	orrs	r3, r2
 800579a:	610b      	str	r3, [r1, #16]
						(PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) | (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
			}

			/* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
			__HAL_RCC_PLLSAI1_ENABLE();
 800579c:	4b14      	ldr	r3, [pc, #80]	; (80057f0 <RCCEx_PLLSAI1_Config+0x1e4>)
 800579e:	681b      	ldr	r3, [r3, #0]
 80057a0:	4a13      	ldr	r2, [pc, #76]	; (80057f0 <RCCEx_PLLSAI1_Config+0x1e4>)
 80057a2:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80057a6:	6013      	str	r3, [r2, #0]

			/* Get Start Tick*/
			tickstart = HAL_GetTick();
 80057a8:	f7fb fe0e 	bl	80013c8 <HAL_GetTick>
 80057ac:	60b8      	str	r0, [r7, #8]

			/* Wait till PLLSAI1 is ready */
			while (READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U) {
 80057ae:	e009      	b.n	80057c4 <RCCEx_PLLSAI1_Config+0x1b8>
				if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE) {
 80057b0:	f7fb fe0a 	bl	80013c8 <HAL_GetTick>
 80057b4:	4602      	mov	r2, r0
 80057b6:	68bb      	ldr	r3, [r7, #8]
 80057b8:	1ad3      	subs	r3, r2, r3
 80057ba:	2b02      	cmp	r3, #2
 80057bc:	d902      	bls.n	80057c4 <RCCEx_PLLSAI1_Config+0x1b8>
					status = HAL_TIMEOUT;
 80057be:	2303      	movs	r3, #3
 80057c0:	73fb      	strb	r3, [r7, #15]
					break;
 80057c2:	e005      	b.n	80057d0 <RCCEx_PLLSAI1_Config+0x1c4>
			while (READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U) {
 80057c4:	4b0a      	ldr	r3, [pc, #40]	; (80057f0 <RCCEx_PLLSAI1_Config+0x1e4>)
 80057c6:	681b      	ldr	r3, [r3, #0]
 80057c8:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80057cc:	2b00      	cmp	r3, #0
 80057ce:	d0ef      	beq.n	80057b0 <RCCEx_PLLSAI1_Config+0x1a4>
				}
			}

			if (status == HAL_OK) {
 80057d0:	7bfb      	ldrb	r3, [r7, #15]
 80057d2:	2b00      	cmp	r3, #0
 80057d4:	d106      	bne.n	80057e4 <RCCEx_PLLSAI1_Config+0x1d8>
				/* Configure the PLLSAI1 Clock output(s) */
				__HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 80057d6:	4b06      	ldr	r3, [pc, #24]	; (80057f0 <RCCEx_PLLSAI1_Config+0x1e4>)
 80057d8:	691a      	ldr	r2, [r3, #16]
 80057da:	687b      	ldr	r3, [r7, #4]
 80057dc:	699b      	ldr	r3, [r3, #24]
 80057de:	4904      	ldr	r1, [pc, #16]	; (80057f0 <RCCEx_PLLSAI1_Config+0x1e4>)
 80057e0:	4313      	orrs	r3, r2
 80057e2:	610b      	str	r3, [r1, #16]
			}
		}
	}

	return status;
 80057e4:	7bfb      	ldrb	r3, [r7, #15]
}
 80057e6:	4618      	mov	r0, r3
 80057e8:	3710      	adds	r7, #16
 80057ea:	46bd      	mov	sp, r7
 80057ec:	bd80      	pop	{r7, pc}
 80057ee:	bf00      	nop
 80057f0:	40021000 	.word	0x40021000

080057f4 <RCCEx_PLLSAI2_Config>:
 * @note   PLLSAI2 is temporary disable to apply new parameters
 *
 * @retval HAL status
 */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2,
		uint32_t Divider) {
 80057f4:	b580      	push	{r7, lr}
 80057f6:	b084      	sub	sp, #16
 80057f8:	af00      	add	r7, sp, #0
 80057fa:	6078      	str	r0, [r7, #4]
 80057fc:	6039      	str	r1, [r7, #0]
	uint32_t tickstart;
	HAL_StatusTypeDef status = HAL_OK;
 80057fe:	2300      	movs	r3, #0
 8005800:	73fb      	strb	r3, [r7, #15]
	assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
	assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
	assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

	/* Check that PLLSAI2 clock source and divider M can be applied */
	if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE) {
 8005802:	4b6a      	ldr	r3, [pc, #424]	; (80059ac <RCCEx_PLLSAI2_Config+0x1b8>)
 8005804:	68db      	ldr	r3, [r3, #12]
 8005806:	f003 0303 	and.w	r3, r3, #3
 800580a:	2b00      	cmp	r3, #0
 800580c:	d018      	beq.n	8005840 <RCCEx_PLLSAI2_Config+0x4c>
		/* PLL clock source and divider M already set, check that no request for change  */
		if ((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 800580e:	4b67      	ldr	r3, [pc, #412]	; (80059ac <RCCEx_PLLSAI2_Config+0x1b8>)
 8005810:	68db      	ldr	r3, [r3, #12]
 8005812:	f003 0203 	and.w	r2, r3, #3
 8005816:	687b      	ldr	r3, [r7, #4]
 8005818:	681b      	ldr	r3, [r3, #0]
 800581a:	429a      	cmp	r2, r3
 800581c:	d10d      	bne.n	800583a <RCCEx_PLLSAI2_Config+0x46>
				|| (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 800581e:	687b      	ldr	r3, [r7, #4]
 8005820:	681b      	ldr	r3, [r3, #0]
 8005822:	2b00      	cmp	r3, #0
 8005824:	d009      	beq.n	800583a <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
				|| (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM)
 8005826:	4b61      	ldr	r3, [pc, #388]	; (80059ac <RCCEx_PLLSAI2_Config+0x1b8>)
 8005828:	68db      	ldr	r3, [r3, #12]
						>> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 800582a:	091b      	lsrs	r3, r3, #4
 800582c:	f003 0307 	and.w	r3, r3, #7
 8005830:	1c5a      	adds	r2, r3, #1
 8005832:	687b      	ldr	r3, [r7, #4]
 8005834:	685b      	ldr	r3, [r3, #4]
				|| (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM)
 8005836:	429a      	cmp	r2, r3
 8005838:	d047      	beq.n	80058ca <RCCEx_PLLSAI2_Config+0xd6>
#endif
				) {
			status = HAL_ERROR;
 800583a:	2301      	movs	r3, #1
 800583c:	73fb      	strb	r3, [r7, #15]
 800583e:	e044      	b.n	80058ca <RCCEx_PLLSAI2_Config+0xd6>
		}
	} else {
		/* Check PLLSAI2 clock source availability */
		switch (PllSai2->PLLSAI2Source) {
 8005840:	687b      	ldr	r3, [r7, #4]
 8005842:	681b      	ldr	r3, [r3, #0]
 8005844:	2b03      	cmp	r3, #3
 8005846:	d018      	beq.n	800587a <RCCEx_PLLSAI2_Config+0x86>
 8005848:	2b03      	cmp	r3, #3
 800584a:	d825      	bhi.n	8005898 <RCCEx_PLLSAI2_Config+0xa4>
 800584c:	2b01      	cmp	r3, #1
 800584e:	d002      	beq.n	8005856 <RCCEx_PLLSAI2_Config+0x62>
 8005850:	2b02      	cmp	r3, #2
 8005852:	d009      	beq.n	8005868 <RCCEx_PLLSAI2_Config+0x74>
 8005854:	e020      	b.n	8005898 <RCCEx_PLLSAI2_Config+0xa4>
		case RCC_PLLSOURCE_MSI:
			if (HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY)) {
 8005856:	4b55      	ldr	r3, [pc, #340]	; (80059ac <RCCEx_PLLSAI2_Config+0x1b8>)
 8005858:	681b      	ldr	r3, [r3, #0]
 800585a:	f003 0302 	and.w	r3, r3, #2
 800585e:	2b00      	cmp	r3, #0
 8005860:	d11d      	bne.n	800589e <RCCEx_PLLSAI2_Config+0xaa>
				status = HAL_ERROR;
 8005862:	2301      	movs	r3, #1
 8005864:	73fb      	strb	r3, [r7, #15]
			}
			break;
 8005866:	e01a      	b.n	800589e <RCCEx_PLLSAI2_Config+0xaa>
		case RCC_PLLSOURCE_HSI:
			if (HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY)) {
 8005868:	4b50      	ldr	r3, [pc, #320]	; (80059ac <RCCEx_PLLSAI2_Config+0x1b8>)
 800586a:	681b      	ldr	r3, [r3, #0]
 800586c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005870:	2b00      	cmp	r3, #0
 8005872:	d116      	bne.n	80058a2 <RCCEx_PLLSAI2_Config+0xae>
				status = HAL_ERROR;
 8005874:	2301      	movs	r3, #1
 8005876:	73fb      	strb	r3, [r7, #15]
			}
			break;
 8005878:	e013      	b.n	80058a2 <RCCEx_PLLSAI2_Config+0xae>
		case RCC_PLLSOURCE_HSE:
			if (HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY)) {
 800587a:	4b4c      	ldr	r3, [pc, #304]	; (80059ac <RCCEx_PLLSAI2_Config+0x1b8>)
 800587c:	681b      	ldr	r3, [r3, #0]
 800587e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005882:	2b00      	cmp	r3, #0
 8005884:	d10f      	bne.n	80058a6 <RCCEx_PLLSAI2_Config+0xb2>
				if (HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP)) {
 8005886:	4b49      	ldr	r3, [pc, #292]	; (80059ac <RCCEx_PLLSAI2_Config+0x1b8>)
 8005888:	681b      	ldr	r3, [r3, #0]
 800588a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800588e:	2b00      	cmp	r3, #0
 8005890:	d109      	bne.n	80058a6 <RCCEx_PLLSAI2_Config+0xb2>
					status = HAL_ERROR;
 8005892:	2301      	movs	r3, #1
 8005894:	73fb      	strb	r3, [r7, #15]
				}
			}
			break;
 8005896:	e006      	b.n	80058a6 <RCCEx_PLLSAI2_Config+0xb2>
		default:
			status = HAL_ERROR;
 8005898:	2301      	movs	r3, #1
 800589a:	73fb      	strb	r3, [r7, #15]
			break;
 800589c:	e004      	b.n	80058a8 <RCCEx_PLLSAI2_Config+0xb4>
			break;
 800589e:	bf00      	nop
 80058a0:	e002      	b.n	80058a8 <RCCEx_PLLSAI2_Config+0xb4>
			break;
 80058a2:	bf00      	nop
 80058a4:	e000      	b.n	80058a8 <RCCEx_PLLSAI2_Config+0xb4>
			break;
 80058a6:	bf00      	nop
		}

		if (status == HAL_OK) {
 80058a8:	7bfb      	ldrb	r3, [r7, #15]
 80058aa:	2b00      	cmp	r3, #0
 80058ac:	d10d      	bne.n	80058ca <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
			/* Set PLLSAI2 clock source and divider M */
			MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM,
 80058ae:	4b3f      	ldr	r3, [pc, #252]	; (80059ac <RCCEx_PLLSAI2_Config+0x1b8>)
 80058b0:	68db      	ldr	r3, [r3, #12]
 80058b2:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 80058b6:	687b      	ldr	r3, [r7, #4]
 80058b8:	6819      	ldr	r1, [r3, #0]
 80058ba:	687b      	ldr	r3, [r7, #4]
 80058bc:	685b      	ldr	r3, [r3, #4]
 80058be:	3b01      	subs	r3, #1
 80058c0:	011b      	lsls	r3, r3, #4
 80058c2:	430b      	orrs	r3, r1
 80058c4:	4939      	ldr	r1, [pc, #228]	; (80059ac <RCCEx_PLLSAI2_Config+0x1b8>)
 80058c6:	4313      	orrs	r3, r2
 80058c8:	60cb      	str	r3, [r1, #12]
					PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
#endif
		}
	}

	if (status == HAL_OK) {
 80058ca:	7bfb      	ldrb	r3, [r7, #15]
 80058cc:	2b00      	cmp	r3, #0
 80058ce:	d167      	bne.n	80059a0 <RCCEx_PLLSAI2_Config+0x1ac>
		/* Disable the PLLSAI2 */
		__HAL_RCC_PLLSAI2_DISABLE();
 80058d0:	4b36      	ldr	r3, [pc, #216]	; (80059ac <RCCEx_PLLSAI2_Config+0x1b8>)
 80058d2:	681b      	ldr	r3, [r3, #0]
 80058d4:	4a35      	ldr	r2, [pc, #212]	; (80059ac <RCCEx_PLLSAI2_Config+0x1b8>)
 80058d6:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80058da:	6013      	str	r3, [r2, #0]

		/* Get Start Tick*/
		tickstart = HAL_GetTick();
 80058dc:	f7fb fd74 	bl	80013c8 <HAL_GetTick>
 80058e0:	60b8      	str	r0, [r7, #8]

		/* Wait till PLLSAI2 is ready to be updated */
		while (READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U) {
 80058e2:	e009      	b.n	80058f8 <RCCEx_PLLSAI2_Config+0x104>
			if ((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE) {
 80058e4:	f7fb fd70 	bl	80013c8 <HAL_GetTick>
 80058e8:	4602      	mov	r2, r0
 80058ea:	68bb      	ldr	r3, [r7, #8]
 80058ec:	1ad3      	subs	r3, r2, r3
 80058ee:	2b02      	cmp	r3, #2
 80058f0:	d902      	bls.n	80058f8 <RCCEx_PLLSAI2_Config+0x104>
				status = HAL_TIMEOUT;
 80058f2:	2303      	movs	r3, #3
 80058f4:	73fb      	strb	r3, [r7, #15]
				break;
 80058f6:	e005      	b.n	8005904 <RCCEx_PLLSAI2_Config+0x110>
		while (READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U) {
 80058f8:	4b2c      	ldr	r3, [pc, #176]	; (80059ac <RCCEx_PLLSAI2_Config+0x1b8>)
 80058fa:	681b      	ldr	r3, [r3, #0]
 80058fc:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8005900:	2b00      	cmp	r3, #0
 8005902:	d1ef      	bne.n	80058e4 <RCCEx_PLLSAI2_Config+0xf0>
			}
		}

		if (status == HAL_OK) {
 8005904:	7bfb      	ldrb	r3, [r7, #15]
 8005906:	2b00      	cmp	r3, #0
 8005908:	d14a      	bne.n	80059a0 <RCCEx_PLLSAI2_Config+0x1ac>
			if (Divider == DIVIDER_P_UPDATE) {
 800590a:	683b      	ldr	r3, [r7, #0]
 800590c:	2b00      	cmp	r3, #0
 800590e:	d111      	bne.n	8005934 <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
				MODIFY_REG(RCC->PLLSAI2CFGR,
 8005910:	4b26      	ldr	r3, [pc, #152]	; (80059ac <RCCEx_PLLSAI2_Config+0x1b8>)
 8005912:	695b      	ldr	r3, [r3, #20]
 8005914:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 8005918:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800591c:	687a      	ldr	r2, [r7, #4]
 800591e:	6892      	ldr	r2, [r2, #8]
 8005920:	0211      	lsls	r1, r2, #8
 8005922:	687a      	ldr	r2, [r7, #4]
 8005924:	68d2      	ldr	r2, [r2, #12]
 8005926:	0912      	lsrs	r2, r2, #4
 8005928:	0452      	lsls	r2, r2, #17
 800592a:	430a      	orrs	r2, r1
 800592c:	491f      	ldr	r1, [pc, #124]	; (80059ac <RCCEx_PLLSAI2_Config+0x1b8>)
 800592e:	4313      	orrs	r3, r2
 8005930:	614b      	str	r3, [r1, #20]
 8005932:	e011      	b.n	8005958 <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
				/* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
				MODIFY_REG(RCC->PLLSAI2CFGR,
 8005934:	4b1d      	ldr	r3, [pc, #116]	; (80059ac <RCCEx_PLLSAI2_Config+0x1b8>)
 8005936:	695b      	ldr	r3, [r3, #20]
 8005938:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 800593c:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8005940:	687a      	ldr	r2, [r7, #4]
 8005942:	6892      	ldr	r2, [r2, #8]
 8005944:	0211      	lsls	r1, r2, #8
 8005946:	687a      	ldr	r2, [r7, #4]
 8005948:	6912      	ldr	r2, [r2, #16]
 800594a:	0852      	lsrs	r2, r2, #1
 800594c:	3a01      	subs	r2, #1
 800594e:	0652      	lsls	r2, r2, #25
 8005950:	430a      	orrs	r2, r1
 8005952:	4916      	ldr	r1, [pc, #88]	; (80059ac <RCCEx_PLLSAI2_Config+0x1b8>)
 8005954:	4313      	orrs	r3, r2
 8005956:	614b      	str	r3, [r1, #20]
						(PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) | (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
			}

			/* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
			__HAL_RCC_PLLSAI2_ENABLE();
 8005958:	4b14      	ldr	r3, [pc, #80]	; (80059ac <RCCEx_PLLSAI2_Config+0x1b8>)
 800595a:	681b      	ldr	r3, [r3, #0]
 800595c:	4a13      	ldr	r2, [pc, #76]	; (80059ac <RCCEx_PLLSAI2_Config+0x1b8>)
 800595e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005962:	6013      	str	r3, [r2, #0]

			/* Get Start Tick*/
			tickstart = HAL_GetTick();
 8005964:	f7fb fd30 	bl	80013c8 <HAL_GetTick>
 8005968:	60b8      	str	r0, [r7, #8]

			/* Wait till PLLSAI2 is ready */
			while (READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U) {
 800596a:	e009      	b.n	8005980 <RCCEx_PLLSAI2_Config+0x18c>
				if ((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE) {
 800596c:	f7fb fd2c 	bl	80013c8 <HAL_GetTick>
 8005970:	4602      	mov	r2, r0
 8005972:	68bb      	ldr	r3, [r7, #8]
 8005974:	1ad3      	subs	r3, r2, r3
 8005976:	2b02      	cmp	r3, #2
 8005978:	d902      	bls.n	8005980 <RCCEx_PLLSAI2_Config+0x18c>
					status = HAL_TIMEOUT;
 800597a:	2303      	movs	r3, #3
 800597c:	73fb      	strb	r3, [r7, #15]
					break;
 800597e:	e005      	b.n	800598c <RCCEx_PLLSAI2_Config+0x198>
			while (READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U) {
 8005980:	4b0a      	ldr	r3, [pc, #40]	; (80059ac <RCCEx_PLLSAI2_Config+0x1b8>)
 8005982:	681b      	ldr	r3, [r3, #0]
 8005984:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8005988:	2b00      	cmp	r3, #0
 800598a:	d0ef      	beq.n	800596c <RCCEx_PLLSAI2_Config+0x178>
				}
			}

			if (status == HAL_OK) {
 800598c:	7bfb      	ldrb	r3, [r7, #15]
 800598e:	2b00      	cmp	r3, #0
 8005990:	d106      	bne.n	80059a0 <RCCEx_PLLSAI2_Config+0x1ac>
				/* Configure the PLLSAI2 Clock output(s) */
				__HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8005992:	4b06      	ldr	r3, [pc, #24]	; (80059ac <RCCEx_PLLSAI2_Config+0x1b8>)
 8005994:	695a      	ldr	r2, [r3, #20]
 8005996:	687b      	ldr	r3, [r7, #4]
 8005998:	695b      	ldr	r3, [r3, #20]
 800599a:	4904      	ldr	r1, [pc, #16]	; (80059ac <RCCEx_PLLSAI2_Config+0x1b8>)
 800599c:	4313      	orrs	r3, r2
 800599e:	614b      	str	r3, [r1, #20]
			}
		}
	}

	return status;
 80059a0:	7bfb      	ldrb	r3, [r7, #15]
}
 80059a2:	4618      	mov	r0, r3
 80059a4:	3710      	adds	r7, #16
 80059a6:	46bd      	mov	sp, r7
 80059a8:	bd80      	pop	{r7, pc}
 80059aa:	bf00      	nop
 80059ac:	40021000 	.word	0x40021000

080059b0 <HAL_TIM_Base_Init>:
 *         due to DIR bit readonly in center aligned mode.
 *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
 * @param  htim TIM Base handle
 * @retval HAL status
 */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim) {
 80059b0:	b580      	push	{r7, lr}
 80059b2:	b082      	sub	sp, #8
 80059b4:	af00      	add	r7, sp, #0
 80059b6:	6078      	str	r0, [r7, #4]
	/* Check the TIM handle allocation */
	if (htim == NULL) {
 80059b8:	687b      	ldr	r3, [r7, #4]
 80059ba:	2b00      	cmp	r3, #0
 80059bc:	d101      	bne.n	80059c2 <HAL_TIM_Base_Init+0x12>
		return HAL_ERROR;
 80059be:	2301      	movs	r3, #1
 80059c0:	e049      	b.n	8005a56 <HAL_TIM_Base_Init+0xa6>
	assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
	assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
	assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
	assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

	if (htim->State == HAL_TIM_STATE_RESET) {
 80059c2:	687b      	ldr	r3, [r7, #4]
 80059c4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80059c8:	b2db      	uxtb	r3, r3
 80059ca:	2b00      	cmp	r3, #0
 80059cc:	d106      	bne.n	80059dc <HAL_TIM_Base_Init+0x2c>
		/* Allocate lock resource and initialize it */
		htim->Lock = HAL_UNLOCKED;
 80059ce:	687b      	ldr	r3, [r7, #4]
 80059d0:	2200      	movs	r2, #0
 80059d2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
		/* Init the low level hardware : GPIO, CLOCK, NVIC */
		HAL_TIM_Base_MspInit(htim);
 80059d6:	6878      	ldr	r0, [r7, #4]
 80059d8:	f7fb fb0c 	bl	8000ff4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
	}

	/* Set the TIM state */
	htim->State = HAL_TIM_STATE_BUSY;
 80059dc:	687b      	ldr	r3, [r7, #4]
 80059de:	2202      	movs	r2, #2
 80059e0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

	/* Set the Time Base configuration */
	TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80059e4:	687b      	ldr	r3, [r7, #4]
 80059e6:	681a      	ldr	r2, [r3, #0]
 80059e8:	687b      	ldr	r3, [r7, #4]
 80059ea:	3304      	adds	r3, #4
 80059ec:	4619      	mov	r1, r3
 80059ee:	4610      	mov	r0, r2
 80059f0:	f000 f9d0 	bl	8005d94 <TIM_Base_SetConfig>

	/* Initialize the DMA burst operation state */
	htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80059f4:	687b      	ldr	r3, [r7, #4]
 80059f6:	2201      	movs	r2, #1
 80059f8:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

	/* Initialize the TIM channels state */
	TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80059fc:	687b      	ldr	r3, [r7, #4]
 80059fe:	2201      	movs	r2, #1
 8005a00:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005a04:	687b      	ldr	r3, [r7, #4]
 8005a06:	2201      	movs	r2, #1
 8005a08:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005a0c:	687b      	ldr	r3, [r7, #4]
 8005a0e:	2201      	movs	r2, #1
 8005a10:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005a14:	687b      	ldr	r3, [r7, #4]
 8005a16:	2201      	movs	r2, #1
 8005a18:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8005a1c:	687b      	ldr	r3, [r7, #4]
 8005a1e:	2201      	movs	r2, #1
 8005a20:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005a24:	687b      	ldr	r3, [r7, #4]
 8005a26:	2201      	movs	r2, #1
 8005a28:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
	TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005a2c:	687b      	ldr	r3, [r7, #4]
 8005a2e:	2201      	movs	r2, #1
 8005a30:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005a34:	687b      	ldr	r3, [r7, #4]
 8005a36:	2201      	movs	r2, #1
 8005a38:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8005a3c:	687b      	ldr	r3, [r7, #4]
 8005a3e:	2201      	movs	r2, #1
 8005a40:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8005a44:	687b      	ldr	r3, [r7, #4]
 8005a46:	2201      	movs	r2, #1
 8005a48:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

	/* Initialize the TIM state*/
	htim->State = HAL_TIM_STATE_READY;
 8005a4c:	687b      	ldr	r3, [r7, #4]
 8005a4e:	2201      	movs	r2, #1
 8005a50:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

	return HAL_OK;
 8005a54:	2300      	movs	r3, #0
}
 8005a56:	4618      	mov	r0, r3
 8005a58:	3708      	adds	r7, #8
 8005a5a:	46bd      	mov	sp, r7
 8005a5c:	bd80      	pop	{r7, pc}
	...

08005a60 <HAL_TIM_Base_Start_IT>:
/**
 * @brief  Starts the TIM Base generation in interrupt mode.
 * @param  htim TIM Base handle
 * @retval HAL status
 */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim) {
 8005a60:	b480      	push	{r7}
 8005a62:	b085      	sub	sp, #20
 8005a64:	af00      	add	r7, sp, #0
 8005a66:	6078      	str	r0, [r7, #4]

	/* Check the parameters */
	assert_param(IS_TIM_INSTANCE(htim->Instance));

	/* Check the TIM state */
	if (htim->State != HAL_TIM_STATE_READY) {
 8005a68:	687b      	ldr	r3, [r7, #4]
 8005a6a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005a6e:	b2db      	uxtb	r3, r3
 8005a70:	2b01      	cmp	r3, #1
 8005a72:	d001      	beq.n	8005a78 <HAL_TIM_Base_Start_IT+0x18>
		return HAL_ERROR;
 8005a74:	2301      	movs	r3, #1
 8005a76:	e04f      	b.n	8005b18 <HAL_TIM_Base_Start_IT+0xb8>
	}

	/* Set the TIM state */
	htim->State = HAL_TIM_STATE_BUSY;
 8005a78:	687b      	ldr	r3, [r7, #4]
 8005a7a:	2202      	movs	r2, #2
 8005a7c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

	/* Enable the TIM Update interrupt */
	__HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8005a80:	687b      	ldr	r3, [r7, #4]
 8005a82:	681b      	ldr	r3, [r3, #0]
 8005a84:	68da      	ldr	r2, [r3, #12]
 8005a86:	687b      	ldr	r3, [r7, #4]
 8005a88:	681b      	ldr	r3, [r3, #0]
 8005a8a:	f042 0201 	orr.w	r2, r2, #1
 8005a8e:	60da      	str	r2, [r3, #12]

	/* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
	if (IS_TIM_SLAVE_INSTANCE(htim->Instance)) {
 8005a90:	687b      	ldr	r3, [r7, #4]
 8005a92:	681b      	ldr	r3, [r3, #0]
 8005a94:	4a23      	ldr	r2, [pc, #140]	; (8005b24 <HAL_TIM_Base_Start_IT+0xc4>)
 8005a96:	4293      	cmp	r3, r2
 8005a98:	d01d      	beq.n	8005ad6 <HAL_TIM_Base_Start_IT+0x76>
 8005a9a:	687b      	ldr	r3, [r7, #4]
 8005a9c:	681b      	ldr	r3, [r3, #0]
 8005a9e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005aa2:	d018      	beq.n	8005ad6 <HAL_TIM_Base_Start_IT+0x76>
 8005aa4:	687b      	ldr	r3, [r7, #4]
 8005aa6:	681b      	ldr	r3, [r3, #0]
 8005aa8:	4a1f      	ldr	r2, [pc, #124]	; (8005b28 <HAL_TIM_Base_Start_IT+0xc8>)
 8005aaa:	4293      	cmp	r3, r2
 8005aac:	d013      	beq.n	8005ad6 <HAL_TIM_Base_Start_IT+0x76>
 8005aae:	687b      	ldr	r3, [r7, #4]
 8005ab0:	681b      	ldr	r3, [r3, #0]
 8005ab2:	4a1e      	ldr	r2, [pc, #120]	; (8005b2c <HAL_TIM_Base_Start_IT+0xcc>)
 8005ab4:	4293      	cmp	r3, r2
 8005ab6:	d00e      	beq.n	8005ad6 <HAL_TIM_Base_Start_IT+0x76>
 8005ab8:	687b      	ldr	r3, [r7, #4]
 8005aba:	681b      	ldr	r3, [r3, #0]
 8005abc:	4a1c      	ldr	r2, [pc, #112]	; (8005b30 <HAL_TIM_Base_Start_IT+0xd0>)
 8005abe:	4293      	cmp	r3, r2
 8005ac0:	d009      	beq.n	8005ad6 <HAL_TIM_Base_Start_IT+0x76>
 8005ac2:	687b      	ldr	r3, [r7, #4]
 8005ac4:	681b      	ldr	r3, [r3, #0]
 8005ac6:	4a1b      	ldr	r2, [pc, #108]	; (8005b34 <HAL_TIM_Base_Start_IT+0xd4>)
 8005ac8:	4293      	cmp	r3, r2
 8005aca:	d004      	beq.n	8005ad6 <HAL_TIM_Base_Start_IT+0x76>
 8005acc:	687b      	ldr	r3, [r7, #4]
 8005ace:	681b      	ldr	r3, [r3, #0]
 8005ad0:	4a19      	ldr	r2, [pc, #100]	; (8005b38 <HAL_TIM_Base_Start_IT+0xd8>)
 8005ad2:	4293      	cmp	r3, r2
 8005ad4:	d115      	bne.n	8005b02 <HAL_TIM_Base_Start_IT+0xa2>
		tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005ad6:	687b      	ldr	r3, [r7, #4]
 8005ad8:	681b      	ldr	r3, [r3, #0]
 8005ada:	689a      	ldr	r2, [r3, #8]
 8005adc:	4b17      	ldr	r3, [pc, #92]	; (8005b3c <HAL_TIM_Base_Start_IT+0xdc>)
 8005ade:	4013      	ands	r3, r2
 8005ae0:	60fb      	str	r3, [r7, #12]
		if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr)) {
 8005ae2:	68fb      	ldr	r3, [r7, #12]
 8005ae4:	2b06      	cmp	r3, #6
 8005ae6:	d015      	beq.n	8005b14 <HAL_TIM_Base_Start_IT+0xb4>
 8005ae8:	68fb      	ldr	r3, [r7, #12]
 8005aea:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005aee:	d011      	beq.n	8005b14 <HAL_TIM_Base_Start_IT+0xb4>
			__HAL_TIM_ENABLE(htim);
 8005af0:	687b      	ldr	r3, [r7, #4]
 8005af2:	681b      	ldr	r3, [r3, #0]
 8005af4:	681a      	ldr	r2, [r3, #0]
 8005af6:	687b      	ldr	r3, [r7, #4]
 8005af8:	681b      	ldr	r3, [r3, #0]
 8005afa:	f042 0201 	orr.w	r2, r2, #1
 8005afe:	601a      	str	r2, [r3, #0]
		if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr)) {
 8005b00:	e008      	b.n	8005b14 <HAL_TIM_Base_Start_IT+0xb4>
		}
	} else {
		__HAL_TIM_ENABLE(htim);
 8005b02:	687b      	ldr	r3, [r7, #4]
 8005b04:	681b      	ldr	r3, [r3, #0]
 8005b06:	681a      	ldr	r2, [r3, #0]
 8005b08:	687b      	ldr	r3, [r7, #4]
 8005b0a:	681b      	ldr	r3, [r3, #0]
 8005b0c:	f042 0201 	orr.w	r2, r2, #1
 8005b10:	601a      	str	r2, [r3, #0]
 8005b12:	e000      	b.n	8005b16 <HAL_TIM_Base_Start_IT+0xb6>
		if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr)) {
 8005b14:	bf00      	nop
	}

	/* Return function status */
	return HAL_OK;
 8005b16:	2300      	movs	r3, #0
}
 8005b18:	4618      	mov	r0, r3
 8005b1a:	3714      	adds	r7, #20
 8005b1c:	46bd      	mov	sp, r7
 8005b1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b22:	4770      	bx	lr
 8005b24:	40012c00 	.word	0x40012c00
 8005b28:	40000400 	.word	0x40000400
 8005b2c:	40000800 	.word	0x40000800
 8005b30:	40000c00 	.word	0x40000c00
 8005b34:	40013400 	.word	0x40013400
 8005b38:	40014000 	.word	0x40014000
 8005b3c:	00010007 	.word	0x00010007

08005b40 <HAL_TIM_IRQHandler>:
/**
 * @brief  This function handles TIM interrupts requests.
 * @param  htim TIM  handle
 * @retval None
 */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim) {
 8005b40:	b580      	push	{r7, lr}
 8005b42:	b084      	sub	sp, #16
 8005b44:	af00      	add	r7, sp, #0
 8005b46:	6078      	str	r0, [r7, #4]
	uint32_t itsource = htim->Instance->DIER;
 8005b48:	687b      	ldr	r3, [r7, #4]
 8005b4a:	681b      	ldr	r3, [r3, #0]
 8005b4c:	68db      	ldr	r3, [r3, #12]
 8005b4e:	60fb      	str	r3, [r7, #12]
	uint32_t itflag = htim->Instance->SR;
 8005b50:	687b      	ldr	r3, [r7, #4]
 8005b52:	681b      	ldr	r3, [r3, #0]
 8005b54:	691b      	ldr	r3, [r3, #16]
 8005b56:	60bb      	str	r3, [r7, #8]

	/* Capture compare 1 event */
	if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1)) {
 8005b58:	68bb      	ldr	r3, [r7, #8]
 8005b5a:	f003 0302 	and.w	r3, r3, #2
 8005b5e:	2b00      	cmp	r3, #0
 8005b60:	d020      	beq.n	8005ba4 <HAL_TIM_IRQHandler+0x64>
		if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1)) {
 8005b62:	68fb      	ldr	r3, [r7, #12]
 8005b64:	f003 0302 	and.w	r3, r3, #2
 8005b68:	2b00      	cmp	r3, #0
 8005b6a:	d01b      	beq.n	8005ba4 <HAL_TIM_IRQHandler+0x64>
			{
				__HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8005b6c:	687b      	ldr	r3, [r7, #4]
 8005b6e:	681b      	ldr	r3, [r3, #0]
 8005b70:	f06f 0202 	mvn.w	r2, #2
 8005b74:	611a      	str	r2, [r3, #16]
				htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005b76:	687b      	ldr	r3, [r7, #4]
 8005b78:	2201      	movs	r2, #1
 8005b7a:	771a      	strb	r2, [r3, #28]

				/* Input capture event */
				if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U) {
 8005b7c:	687b      	ldr	r3, [r7, #4]
 8005b7e:	681b      	ldr	r3, [r3, #0]
 8005b80:	699b      	ldr	r3, [r3, #24]
 8005b82:	f003 0303 	and.w	r3, r3, #3
 8005b86:	2b00      	cmp	r3, #0
 8005b88:	d003      	beq.n	8005b92 <HAL_TIM_IRQHandler+0x52>
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
					HAL_TIM_IC_CaptureCallback(htim);
 8005b8a:	6878      	ldr	r0, [r7, #4]
 8005b8c:	f000 f8e4 	bl	8005d58 <HAL_TIM_IC_CaptureCallback>
 8005b90:	e005      	b.n	8005b9e <HAL_TIM_IRQHandler+0x5e>
				else {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
					HAL_TIM_OC_DelayElapsedCallback(htim);
 8005b92:	6878      	ldr	r0, [r7, #4]
 8005b94:	f000 f8d6 	bl	8005d44 <HAL_TIM_OC_DelayElapsedCallback>
					HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005b98:	6878      	ldr	r0, [r7, #4]
 8005b9a:	f000 f8e7 	bl	8005d6c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
				}
				htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005b9e:	687b      	ldr	r3, [r7, #4]
 8005ba0:	2200      	movs	r2, #0
 8005ba2:	771a      	strb	r2, [r3, #28]
			}
		}
	}
	/* Capture compare 2 event */
	if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2)) {
 8005ba4:	68bb      	ldr	r3, [r7, #8]
 8005ba6:	f003 0304 	and.w	r3, r3, #4
 8005baa:	2b00      	cmp	r3, #0
 8005bac:	d020      	beq.n	8005bf0 <HAL_TIM_IRQHandler+0xb0>
		if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2)) {
 8005bae:	68fb      	ldr	r3, [r7, #12]
 8005bb0:	f003 0304 	and.w	r3, r3, #4
 8005bb4:	2b00      	cmp	r3, #0
 8005bb6:	d01b      	beq.n	8005bf0 <HAL_TIM_IRQHandler+0xb0>
			__HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8005bb8:	687b      	ldr	r3, [r7, #4]
 8005bba:	681b      	ldr	r3, [r3, #0]
 8005bbc:	f06f 0204 	mvn.w	r2, #4
 8005bc0:	611a      	str	r2, [r3, #16]
			htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005bc2:	687b      	ldr	r3, [r7, #4]
 8005bc4:	2202      	movs	r2, #2
 8005bc6:	771a      	strb	r2, [r3, #28]
			/* Input capture event */
			if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U) {
 8005bc8:	687b      	ldr	r3, [r7, #4]
 8005bca:	681b      	ldr	r3, [r3, #0]
 8005bcc:	699b      	ldr	r3, [r3, #24]
 8005bce:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005bd2:	2b00      	cmp	r3, #0
 8005bd4:	d003      	beq.n	8005bde <HAL_TIM_IRQHandler+0x9e>
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
				HAL_TIM_IC_CaptureCallback(htim);
 8005bd6:	6878      	ldr	r0, [r7, #4]
 8005bd8:	f000 f8be 	bl	8005d58 <HAL_TIM_IC_CaptureCallback>
 8005bdc:	e005      	b.n	8005bea <HAL_TIM_IRQHandler+0xaa>
			else {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
				HAL_TIM_OC_DelayElapsedCallback(htim);
 8005bde:	6878      	ldr	r0, [r7, #4]
 8005be0:	f000 f8b0 	bl	8005d44 <HAL_TIM_OC_DelayElapsedCallback>
				HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005be4:	6878      	ldr	r0, [r7, #4]
 8005be6:	f000 f8c1 	bl	8005d6c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
			}
			htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005bea:	687b      	ldr	r3, [r7, #4]
 8005bec:	2200      	movs	r2, #0
 8005bee:	771a      	strb	r2, [r3, #28]
		}
	}
	/* Capture compare 3 event */
	if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3)) {
 8005bf0:	68bb      	ldr	r3, [r7, #8]
 8005bf2:	f003 0308 	and.w	r3, r3, #8
 8005bf6:	2b00      	cmp	r3, #0
 8005bf8:	d020      	beq.n	8005c3c <HAL_TIM_IRQHandler+0xfc>
		if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3)) {
 8005bfa:	68fb      	ldr	r3, [r7, #12]
 8005bfc:	f003 0308 	and.w	r3, r3, #8
 8005c00:	2b00      	cmp	r3, #0
 8005c02:	d01b      	beq.n	8005c3c <HAL_TIM_IRQHandler+0xfc>
			__HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8005c04:	687b      	ldr	r3, [r7, #4]
 8005c06:	681b      	ldr	r3, [r3, #0]
 8005c08:	f06f 0208 	mvn.w	r2, #8
 8005c0c:	611a      	str	r2, [r3, #16]
			htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005c0e:	687b      	ldr	r3, [r7, #4]
 8005c10:	2204      	movs	r2, #4
 8005c12:	771a      	strb	r2, [r3, #28]
			/* Input capture event */
			if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U) {
 8005c14:	687b      	ldr	r3, [r7, #4]
 8005c16:	681b      	ldr	r3, [r3, #0]
 8005c18:	69db      	ldr	r3, [r3, #28]
 8005c1a:	f003 0303 	and.w	r3, r3, #3
 8005c1e:	2b00      	cmp	r3, #0
 8005c20:	d003      	beq.n	8005c2a <HAL_TIM_IRQHandler+0xea>
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
				HAL_TIM_IC_CaptureCallback(htim);
 8005c22:	6878      	ldr	r0, [r7, #4]
 8005c24:	f000 f898 	bl	8005d58 <HAL_TIM_IC_CaptureCallback>
 8005c28:	e005      	b.n	8005c36 <HAL_TIM_IRQHandler+0xf6>
			else {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
				HAL_TIM_OC_DelayElapsedCallback(htim);
 8005c2a:	6878      	ldr	r0, [r7, #4]
 8005c2c:	f000 f88a 	bl	8005d44 <HAL_TIM_OC_DelayElapsedCallback>
				HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005c30:	6878      	ldr	r0, [r7, #4]
 8005c32:	f000 f89b 	bl	8005d6c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
			}
			htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005c36:	687b      	ldr	r3, [r7, #4]
 8005c38:	2200      	movs	r2, #0
 8005c3a:	771a      	strb	r2, [r3, #28]
		}
	}
	/* Capture compare 4 event */
	if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4)) {
 8005c3c:	68bb      	ldr	r3, [r7, #8]
 8005c3e:	f003 0310 	and.w	r3, r3, #16
 8005c42:	2b00      	cmp	r3, #0
 8005c44:	d020      	beq.n	8005c88 <HAL_TIM_IRQHandler+0x148>
		if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4)) {
 8005c46:	68fb      	ldr	r3, [r7, #12]
 8005c48:	f003 0310 	and.w	r3, r3, #16
 8005c4c:	2b00      	cmp	r3, #0
 8005c4e:	d01b      	beq.n	8005c88 <HAL_TIM_IRQHandler+0x148>
			__HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8005c50:	687b      	ldr	r3, [r7, #4]
 8005c52:	681b      	ldr	r3, [r3, #0]
 8005c54:	f06f 0210 	mvn.w	r2, #16
 8005c58:	611a      	str	r2, [r3, #16]
			htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005c5a:	687b      	ldr	r3, [r7, #4]
 8005c5c:	2208      	movs	r2, #8
 8005c5e:	771a      	strb	r2, [r3, #28]
			/* Input capture event */
			if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U) {
 8005c60:	687b      	ldr	r3, [r7, #4]
 8005c62:	681b      	ldr	r3, [r3, #0]
 8005c64:	69db      	ldr	r3, [r3, #28]
 8005c66:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005c6a:	2b00      	cmp	r3, #0
 8005c6c:	d003      	beq.n	8005c76 <HAL_TIM_IRQHandler+0x136>
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
				HAL_TIM_IC_CaptureCallback(htim);
 8005c6e:	6878      	ldr	r0, [r7, #4]
 8005c70:	f000 f872 	bl	8005d58 <HAL_TIM_IC_CaptureCallback>
 8005c74:	e005      	b.n	8005c82 <HAL_TIM_IRQHandler+0x142>
			else {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
				HAL_TIM_OC_DelayElapsedCallback(htim);
 8005c76:	6878      	ldr	r0, [r7, #4]
 8005c78:	f000 f864 	bl	8005d44 <HAL_TIM_OC_DelayElapsedCallback>
				HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005c7c:	6878      	ldr	r0, [r7, #4]
 8005c7e:	f000 f875 	bl	8005d6c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
			}
			htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005c82:	687b      	ldr	r3, [r7, #4]
 8005c84:	2200      	movs	r2, #0
 8005c86:	771a      	strb	r2, [r3, #28]
		}
	}
	/* TIM Update event */
	if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE)) {
 8005c88:	68bb      	ldr	r3, [r7, #8]
 8005c8a:	f003 0301 	and.w	r3, r3, #1
 8005c8e:	2b00      	cmp	r3, #0
 8005c90:	d00c      	beq.n	8005cac <HAL_TIM_IRQHandler+0x16c>
		if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE)) {
 8005c92:	68fb      	ldr	r3, [r7, #12]
 8005c94:	f003 0301 	and.w	r3, r3, #1
 8005c98:	2b00      	cmp	r3, #0
 8005c9a:	d007      	beq.n	8005cac <HAL_TIM_IRQHandler+0x16c>
			__HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8005c9c:	687b      	ldr	r3, [r7, #4]
 8005c9e:	681b      	ldr	r3, [r3, #0]
 8005ca0:	f06f 0201 	mvn.w	r2, #1
 8005ca4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
			HAL_TIM_PeriodElapsedCallback(htim);
 8005ca6:	6878      	ldr	r0, [r7, #4]
 8005ca8:	f7fa fc68 	bl	800057c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
		}
	}
	/* TIM Break input event */
	if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) {
 8005cac:	68bb      	ldr	r3, [r7, #8]
 8005cae:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005cb2:	2b00      	cmp	r3, #0
 8005cb4:	d00c      	beq.n	8005cd0 <HAL_TIM_IRQHandler+0x190>
		if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK)) {
 8005cb6:	68fb      	ldr	r3, [r7, #12]
 8005cb8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005cbc:	2b00      	cmp	r3, #0
 8005cbe:	d007      	beq.n	8005cd0 <HAL_TIM_IRQHandler+0x190>
			__HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8005cc0:	687b      	ldr	r3, [r7, #4]
 8005cc2:	681b      	ldr	r3, [r3, #0]
 8005cc4:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8005cc8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
			HAL_TIMEx_BreakCallback(htim);
 8005cca:	6878      	ldr	r0, [r7, #4]
 8005ccc:	f000 f98e 	bl	8005fec <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
		}
	}
	/* TIM Break2 input event */
	if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2)) {
 8005cd0:	68bb      	ldr	r3, [r7, #8]
 8005cd2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005cd6:	2b00      	cmp	r3, #0
 8005cd8:	d00c      	beq.n	8005cf4 <HAL_TIM_IRQHandler+0x1b4>
		if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK)) {
 8005cda:	68fb      	ldr	r3, [r7, #12]
 8005cdc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005ce0:	2b00      	cmp	r3, #0
 8005ce2:	d007      	beq.n	8005cf4 <HAL_TIM_IRQHandler+0x1b4>
			__HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8005ce4:	687b      	ldr	r3, [r7, #4]
 8005ce6:	681b      	ldr	r3, [r3, #0]
 8005ce8:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8005cec:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
			HAL_TIMEx_Break2Callback(htim);
 8005cee:	6878      	ldr	r0, [r7, #4]
 8005cf0:	f000 f986 	bl	8006000 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
		}
	}
	/* TIM Trigger detection event */
	if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER)) {
 8005cf4:	68bb      	ldr	r3, [r7, #8]
 8005cf6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005cfa:	2b00      	cmp	r3, #0
 8005cfc:	d00c      	beq.n	8005d18 <HAL_TIM_IRQHandler+0x1d8>
		if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER)) {
 8005cfe:	68fb      	ldr	r3, [r7, #12]
 8005d00:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005d04:	2b00      	cmp	r3, #0
 8005d06:	d007      	beq.n	8005d18 <HAL_TIM_IRQHandler+0x1d8>
			__HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8005d08:	687b      	ldr	r3, [r7, #4]
 8005d0a:	681b      	ldr	r3, [r3, #0]
 8005d0c:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8005d10:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
			HAL_TIM_TriggerCallback(htim);
 8005d12:	6878      	ldr	r0, [r7, #4]
 8005d14:	f000 f834 	bl	8005d80 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
		}
	}
	/* TIM commutation event */
	if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM)) {
 8005d18:	68bb      	ldr	r3, [r7, #8]
 8005d1a:	f003 0320 	and.w	r3, r3, #32
 8005d1e:	2b00      	cmp	r3, #0
 8005d20:	d00c      	beq.n	8005d3c <HAL_TIM_IRQHandler+0x1fc>
		if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM)) {
 8005d22:	68fb      	ldr	r3, [r7, #12]
 8005d24:	f003 0320 	and.w	r3, r3, #32
 8005d28:	2b00      	cmp	r3, #0
 8005d2a:	d007      	beq.n	8005d3c <HAL_TIM_IRQHandler+0x1fc>
			__HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8005d2c:	687b      	ldr	r3, [r7, #4]
 8005d2e:	681b      	ldr	r3, [r3, #0]
 8005d30:	f06f 0220 	mvn.w	r2, #32
 8005d34:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
			HAL_TIMEx_CommutCallback(htim);
 8005d36:	6878      	ldr	r0, [r7, #4]
 8005d38:	f000 f94e 	bl	8005fd8 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
		}
	}
}
 8005d3c:	bf00      	nop
 8005d3e:	3710      	adds	r7, #16
 8005d40:	46bd      	mov	sp, r7
 8005d42:	bd80      	pop	{r7, pc}

08005d44 <HAL_TIM_OC_DelayElapsedCallback>:
/**
 * @brief  Output Compare callback in non-blocking mode
 * @param  htim TIM OC handle
 * @retval None
 */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim) {
 8005d44:	b480      	push	{r7}
 8005d46:	b083      	sub	sp, #12
 8005d48:	af00      	add	r7, sp, #0
 8005d4a:	6078      	str	r0, [r7, #4]
	UNUSED(htim);

	/* NOTE : This function should not be modified, when the callback is needed,
	 the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
	 */
}
 8005d4c:	bf00      	nop
 8005d4e:	370c      	adds	r7, #12
 8005d50:	46bd      	mov	sp, r7
 8005d52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d56:	4770      	bx	lr

08005d58 <HAL_TIM_IC_CaptureCallback>:
/**
 * @brief  Input Capture callback in non-blocking mode
 * @param  htim TIM IC handle
 * @retval None
 */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim) {
 8005d58:	b480      	push	{r7}
 8005d5a:	b083      	sub	sp, #12
 8005d5c:	af00      	add	r7, sp, #0
 8005d5e:	6078      	str	r0, [r7, #4]
	UNUSED(htim);

	/* NOTE : This function should not be modified, when the callback is needed,
	 the HAL_TIM_IC_CaptureCallback could be implemented in the user file
	 */
}
 8005d60:	bf00      	nop
 8005d62:	370c      	adds	r7, #12
 8005d64:	46bd      	mov	sp, r7
 8005d66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d6a:	4770      	bx	lr

08005d6c <HAL_TIM_PWM_PulseFinishedCallback>:
/**
 * @brief  PWM Pulse finished callback in non-blocking mode
 * @param  htim TIM handle
 * @retval None
 */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim) {
 8005d6c:	b480      	push	{r7}
 8005d6e:	b083      	sub	sp, #12
 8005d70:	af00      	add	r7, sp, #0
 8005d72:	6078      	str	r0, [r7, #4]
	UNUSED(htim);

	/* NOTE : This function should not be modified, when the callback is needed,
	 the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
	 */
}
 8005d74:	bf00      	nop
 8005d76:	370c      	adds	r7, #12
 8005d78:	46bd      	mov	sp, r7
 8005d7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d7e:	4770      	bx	lr

08005d80 <HAL_TIM_TriggerCallback>:
/**
 * @brief  Hall Trigger detection callback in non-blocking mode
 * @param  htim TIM handle
 * @retval None
 */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim) {
 8005d80:	b480      	push	{r7}
 8005d82:	b083      	sub	sp, #12
 8005d84:	af00      	add	r7, sp, #0
 8005d86:	6078      	str	r0, [r7, #4]
	UNUSED(htim);

	/* NOTE : This function should not be modified, when the callback is needed,
	 the HAL_TIM_TriggerCallback could be implemented in the user file
	 */
}
 8005d88:	bf00      	nop
 8005d8a:	370c      	adds	r7, #12
 8005d8c:	46bd      	mov	sp, r7
 8005d8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d92:	4770      	bx	lr

08005d94 <TIM_Base_SetConfig>:
 * @param  TIMx TIM peripheral
 * @param  Structure TIM Base configuration structure
 * @retval None
 */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx,
		const TIM_Base_InitTypeDef *Structure) {
 8005d94:	b480      	push	{r7}
 8005d96:	b085      	sub	sp, #20
 8005d98:	af00      	add	r7, sp, #0
 8005d9a:	6078      	str	r0, [r7, #4]
 8005d9c:	6039      	str	r1, [r7, #0]
	uint32_t tmpcr1;
	tmpcr1 = TIMx->CR1;
 8005d9e:	687b      	ldr	r3, [r7, #4]
 8005da0:	681b      	ldr	r3, [r3, #0]
 8005da2:	60fb      	str	r3, [r7, #12]

	/* Set TIM Time Base Unit parameters ---------------------------------------*/
	if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx)) {
 8005da4:	687b      	ldr	r3, [r7, #4]
 8005da6:	4a40      	ldr	r2, [pc, #256]	; (8005ea8 <TIM_Base_SetConfig+0x114>)
 8005da8:	4293      	cmp	r3, r2
 8005daa:	d013      	beq.n	8005dd4 <TIM_Base_SetConfig+0x40>
 8005dac:	687b      	ldr	r3, [r7, #4]
 8005dae:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005db2:	d00f      	beq.n	8005dd4 <TIM_Base_SetConfig+0x40>
 8005db4:	687b      	ldr	r3, [r7, #4]
 8005db6:	4a3d      	ldr	r2, [pc, #244]	; (8005eac <TIM_Base_SetConfig+0x118>)
 8005db8:	4293      	cmp	r3, r2
 8005dba:	d00b      	beq.n	8005dd4 <TIM_Base_SetConfig+0x40>
 8005dbc:	687b      	ldr	r3, [r7, #4]
 8005dbe:	4a3c      	ldr	r2, [pc, #240]	; (8005eb0 <TIM_Base_SetConfig+0x11c>)
 8005dc0:	4293      	cmp	r3, r2
 8005dc2:	d007      	beq.n	8005dd4 <TIM_Base_SetConfig+0x40>
 8005dc4:	687b      	ldr	r3, [r7, #4]
 8005dc6:	4a3b      	ldr	r2, [pc, #236]	; (8005eb4 <TIM_Base_SetConfig+0x120>)
 8005dc8:	4293      	cmp	r3, r2
 8005dca:	d003      	beq.n	8005dd4 <TIM_Base_SetConfig+0x40>
 8005dcc:	687b      	ldr	r3, [r7, #4]
 8005dce:	4a3a      	ldr	r2, [pc, #232]	; (8005eb8 <TIM_Base_SetConfig+0x124>)
 8005dd0:	4293      	cmp	r3, r2
 8005dd2:	d108      	bne.n	8005de6 <TIM_Base_SetConfig+0x52>
		/* Select the Counter Mode */
		tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005dd4:	68fb      	ldr	r3, [r7, #12]
 8005dd6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005dda:	60fb      	str	r3, [r7, #12]
		tmpcr1 |= Structure->CounterMode;
 8005ddc:	683b      	ldr	r3, [r7, #0]
 8005dde:	685b      	ldr	r3, [r3, #4]
 8005de0:	68fa      	ldr	r2, [r7, #12]
 8005de2:	4313      	orrs	r3, r2
 8005de4:	60fb      	str	r3, [r7, #12]
	}

	if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx)) {
 8005de6:	687b      	ldr	r3, [r7, #4]
 8005de8:	4a2f      	ldr	r2, [pc, #188]	; (8005ea8 <TIM_Base_SetConfig+0x114>)
 8005dea:	4293      	cmp	r3, r2
 8005dec:	d01f      	beq.n	8005e2e <TIM_Base_SetConfig+0x9a>
 8005dee:	687b      	ldr	r3, [r7, #4]
 8005df0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005df4:	d01b      	beq.n	8005e2e <TIM_Base_SetConfig+0x9a>
 8005df6:	687b      	ldr	r3, [r7, #4]
 8005df8:	4a2c      	ldr	r2, [pc, #176]	; (8005eac <TIM_Base_SetConfig+0x118>)
 8005dfa:	4293      	cmp	r3, r2
 8005dfc:	d017      	beq.n	8005e2e <TIM_Base_SetConfig+0x9a>
 8005dfe:	687b      	ldr	r3, [r7, #4]
 8005e00:	4a2b      	ldr	r2, [pc, #172]	; (8005eb0 <TIM_Base_SetConfig+0x11c>)
 8005e02:	4293      	cmp	r3, r2
 8005e04:	d013      	beq.n	8005e2e <TIM_Base_SetConfig+0x9a>
 8005e06:	687b      	ldr	r3, [r7, #4]
 8005e08:	4a2a      	ldr	r2, [pc, #168]	; (8005eb4 <TIM_Base_SetConfig+0x120>)
 8005e0a:	4293      	cmp	r3, r2
 8005e0c:	d00f      	beq.n	8005e2e <TIM_Base_SetConfig+0x9a>
 8005e0e:	687b      	ldr	r3, [r7, #4]
 8005e10:	4a29      	ldr	r2, [pc, #164]	; (8005eb8 <TIM_Base_SetConfig+0x124>)
 8005e12:	4293      	cmp	r3, r2
 8005e14:	d00b      	beq.n	8005e2e <TIM_Base_SetConfig+0x9a>
 8005e16:	687b      	ldr	r3, [r7, #4]
 8005e18:	4a28      	ldr	r2, [pc, #160]	; (8005ebc <TIM_Base_SetConfig+0x128>)
 8005e1a:	4293      	cmp	r3, r2
 8005e1c:	d007      	beq.n	8005e2e <TIM_Base_SetConfig+0x9a>
 8005e1e:	687b      	ldr	r3, [r7, #4]
 8005e20:	4a27      	ldr	r2, [pc, #156]	; (8005ec0 <TIM_Base_SetConfig+0x12c>)
 8005e22:	4293      	cmp	r3, r2
 8005e24:	d003      	beq.n	8005e2e <TIM_Base_SetConfig+0x9a>
 8005e26:	687b      	ldr	r3, [r7, #4]
 8005e28:	4a26      	ldr	r2, [pc, #152]	; (8005ec4 <TIM_Base_SetConfig+0x130>)
 8005e2a:	4293      	cmp	r3, r2
 8005e2c:	d108      	bne.n	8005e40 <TIM_Base_SetConfig+0xac>
		/* Set the clock division */
		tmpcr1 &= ~TIM_CR1_CKD;
 8005e2e:	68fb      	ldr	r3, [r7, #12]
 8005e30:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005e34:	60fb      	str	r3, [r7, #12]
		tmpcr1 |= (uint32_t) Structure->ClockDivision;
 8005e36:	683b      	ldr	r3, [r7, #0]
 8005e38:	68db      	ldr	r3, [r3, #12]
 8005e3a:	68fa      	ldr	r2, [r7, #12]
 8005e3c:	4313      	orrs	r3, r2
 8005e3e:	60fb      	str	r3, [r7, #12]
	}

	/* Set the auto-reload preload */
	MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005e40:	68fb      	ldr	r3, [r7, #12]
 8005e42:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8005e46:	683b      	ldr	r3, [r7, #0]
 8005e48:	695b      	ldr	r3, [r3, #20]
 8005e4a:	4313      	orrs	r3, r2
 8005e4c:	60fb      	str	r3, [r7, #12]

	TIMx->CR1 = tmpcr1;
 8005e4e:	687b      	ldr	r3, [r7, #4]
 8005e50:	68fa      	ldr	r2, [r7, #12]
 8005e52:	601a      	str	r2, [r3, #0]

	/* Set the Autoreload value */
	TIMx->ARR = (uint32_t) Structure->Period;
 8005e54:	683b      	ldr	r3, [r7, #0]
 8005e56:	689a      	ldr	r2, [r3, #8]
 8005e58:	687b      	ldr	r3, [r7, #4]
 8005e5a:	62da      	str	r2, [r3, #44]	; 0x2c

	/* Set the Prescaler value */
	TIMx->PSC = Structure->Prescaler;
 8005e5c:	683b      	ldr	r3, [r7, #0]
 8005e5e:	681a      	ldr	r2, [r3, #0]
 8005e60:	687b      	ldr	r3, [r7, #4]
 8005e62:	629a      	str	r2, [r3, #40]	; 0x28

	if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx)) {
 8005e64:	687b      	ldr	r3, [r7, #4]
 8005e66:	4a10      	ldr	r2, [pc, #64]	; (8005ea8 <TIM_Base_SetConfig+0x114>)
 8005e68:	4293      	cmp	r3, r2
 8005e6a:	d00f      	beq.n	8005e8c <TIM_Base_SetConfig+0xf8>
 8005e6c:	687b      	ldr	r3, [r7, #4]
 8005e6e:	4a12      	ldr	r2, [pc, #72]	; (8005eb8 <TIM_Base_SetConfig+0x124>)
 8005e70:	4293      	cmp	r3, r2
 8005e72:	d00b      	beq.n	8005e8c <TIM_Base_SetConfig+0xf8>
 8005e74:	687b      	ldr	r3, [r7, #4]
 8005e76:	4a11      	ldr	r2, [pc, #68]	; (8005ebc <TIM_Base_SetConfig+0x128>)
 8005e78:	4293      	cmp	r3, r2
 8005e7a:	d007      	beq.n	8005e8c <TIM_Base_SetConfig+0xf8>
 8005e7c:	687b      	ldr	r3, [r7, #4]
 8005e7e:	4a10      	ldr	r2, [pc, #64]	; (8005ec0 <TIM_Base_SetConfig+0x12c>)
 8005e80:	4293      	cmp	r3, r2
 8005e82:	d003      	beq.n	8005e8c <TIM_Base_SetConfig+0xf8>
 8005e84:	687b      	ldr	r3, [r7, #4]
 8005e86:	4a0f      	ldr	r2, [pc, #60]	; (8005ec4 <TIM_Base_SetConfig+0x130>)
 8005e88:	4293      	cmp	r3, r2
 8005e8a:	d103      	bne.n	8005e94 <TIM_Base_SetConfig+0x100>
		/* Set the Repetition Counter value */
		TIMx->RCR = Structure->RepetitionCounter;
 8005e8c:	683b      	ldr	r3, [r7, #0]
 8005e8e:	691a      	ldr	r2, [r3, #16]
 8005e90:	687b      	ldr	r3, [r7, #4]
 8005e92:	631a      	str	r2, [r3, #48]	; 0x30
	}

	/* Generate an update event to reload the Prescaler
	 and the repetition counter (only for advanced timer) value immediately */
	TIMx->EGR = TIM_EGR_UG;
 8005e94:	687b      	ldr	r3, [r7, #4]
 8005e96:	2201      	movs	r2, #1
 8005e98:	615a      	str	r2, [r3, #20]
}
 8005e9a:	bf00      	nop
 8005e9c:	3714      	adds	r7, #20
 8005e9e:	46bd      	mov	sp, r7
 8005ea0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ea4:	4770      	bx	lr
 8005ea6:	bf00      	nop
 8005ea8:	40012c00 	.word	0x40012c00
 8005eac:	40000400 	.word	0x40000400
 8005eb0:	40000800 	.word	0x40000800
 8005eb4:	40000c00 	.word	0x40000c00
 8005eb8:	40013400 	.word	0x40013400
 8005ebc:	40014000 	.word	0x40014000
 8005ec0:	40014400 	.word	0x40014400
 8005ec4:	40014800 	.word	0x40014800

08005ec8 <HAL_TIMEx_MasterConfigSynchronization>:
 *         contains the selected trigger output (TRGO) and the Master/Slave
 *         mode.
 * @retval HAL status
 */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
		const TIM_MasterConfigTypeDef *sMasterConfig) {
 8005ec8:	b480      	push	{r7}
 8005eca:	b085      	sub	sp, #20
 8005ecc:	af00      	add	r7, sp, #0
 8005ece:	6078      	str	r0, [r7, #4]
 8005ed0:	6039      	str	r1, [r7, #0]
	assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
	assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
	assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

	/* Check input state */
	__HAL_LOCK(htim);
 8005ed2:	687b      	ldr	r3, [r7, #4]
 8005ed4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005ed8:	2b01      	cmp	r3, #1
 8005eda:	d101      	bne.n	8005ee0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005edc:	2302      	movs	r3, #2
 8005ede:	e068      	b.n	8005fb2 <HAL_TIMEx_MasterConfigSynchronization+0xea>
 8005ee0:	687b      	ldr	r3, [r7, #4]
 8005ee2:	2201      	movs	r2, #1
 8005ee4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

	/* Change the handler state */
	htim->State = HAL_TIM_STATE_BUSY;
 8005ee8:	687b      	ldr	r3, [r7, #4]
 8005eea:	2202      	movs	r2, #2
 8005eec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

	/* Get the TIMx CR2 register value */
	tmpcr2 = htim->Instance->CR2;
 8005ef0:	687b      	ldr	r3, [r7, #4]
 8005ef2:	681b      	ldr	r3, [r3, #0]
 8005ef4:	685b      	ldr	r3, [r3, #4]
 8005ef6:	60fb      	str	r3, [r7, #12]

	/* Get the TIMx SMCR register value */
	tmpsmcr = htim->Instance->SMCR;
 8005ef8:	687b      	ldr	r3, [r7, #4]
 8005efa:	681b      	ldr	r3, [r3, #0]
 8005efc:	689b      	ldr	r3, [r3, #8]
 8005efe:	60bb      	str	r3, [r7, #8]

	/* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
	if (IS_TIM_TRGO2_INSTANCE(htim->Instance)) {
 8005f00:	687b      	ldr	r3, [r7, #4]
 8005f02:	681b      	ldr	r3, [r3, #0]
 8005f04:	4a2e      	ldr	r2, [pc, #184]	; (8005fc0 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8005f06:	4293      	cmp	r3, r2
 8005f08:	d004      	beq.n	8005f14 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8005f0a:	687b      	ldr	r3, [r7, #4]
 8005f0c:	681b      	ldr	r3, [r3, #0]
 8005f0e:	4a2d      	ldr	r2, [pc, #180]	; (8005fc4 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8005f10:	4293      	cmp	r3, r2
 8005f12:	d108      	bne.n	8005f26 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
		/* Check the parameters */
		assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

		/* Clear the MMS2 bits */
		tmpcr2 &= ~TIM_CR2_MMS2;
 8005f14:	68fb      	ldr	r3, [r7, #12]
 8005f16:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8005f1a:	60fb      	str	r3, [r7, #12]
		/* Select the TRGO2 source*/
		tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8005f1c:	683b      	ldr	r3, [r7, #0]
 8005f1e:	685b      	ldr	r3, [r3, #4]
 8005f20:	68fa      	ldr	r2, [r7, #12]
 8005f22:	4313      	orrs	r3, r2
 8005f24:	60fb      	str	r3, [r7, #12]
	}

	/* Reset the MMS Bits */
	tmpcr2 &= ~TIM_CR2_MMS;
 8005f26:	68fb      	ldr	r3, [r7, #12]
 8005f28:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005f2c:	60fb      	str	r3, [r7, #12]
	/* Select the TRGO source */
	tmpcr2 |= sMasterConfig->MasterOutputTrigger;
 8005f2e:	683b      	ldr	r3, [r7, #0]
 8005f30:	681b      	ldr	r3, [r3, #0]
 8005f32:	68fa      	ldr	r2, [r7, #12]
 8005f34:	4313      	orrs	r3, r2
 8005f36:	60fb      	str	r3, [r7, #12]

	/* Update TIMx CR2 */
	htim->Instance->CR2 = tmpcr2;
 8005f38:	687b      	ldr	r3, [r7, #4]
 8005f3a:	681b      	ldr	r3, [r3, #0]
 8005f3c:	68fa      	ldr	r2, [r7, #12]
 8005f3e:	605a      	str	r2, [r3, #4]

	if (IS_TIM_SLAVE_INSTANCE(htim->Instance)) {
 8005f40:	687b      	ldr	r3, [r7, #4]
 8005f42:	681b      	ldr	r3, [r3, #0]
 8005f44:	4a1e      	ldr	r2, [pc, #120]	; (8005fc0 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8005f46:	4293      	cmp	r3, r2
 8005f48:	d01d      	beq.n	8005f86 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8005f4a:	687b      	ldr	r3, [r7, #4]
 8005f4c:	681b      	ldr	r3, [r3, #0]
 8005f4e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005f52:	d018      	beq.n	8005f86 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8005f54:	687b      	ldr	r3, [r7, #4]
 8005f56:	681b      	ldr	r3, [r3, #0]
 8005f58:	4a1b      	ldr	r2, [pc, #108]	; (8005fc8 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8005f5a:	4293      	cmp	r3, r2
 8005f5c:	d013      	beq.n	8005f86 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8005f5e:	687b      	ldr	r3, [r7, #4]
 8005f60:	681b      	ldr	r3, [r3, #0]
 8005f62:	4a1a      	ldr	r2, [pc, #104]	; (8005fcc <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8005f64:	4293      	cmp	r3, r2
 8005f66:	d00e      	beq.n	8005f86 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8005f68:	687b      	ldr	r3, [r7, #4]
 8005f6a:	681b      	ldr	r3, [r3, #0]
 8005f6c:	4a18      	ldr	r2, [pc, #96]	; (8005fd0 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8005f6e:	4293      	cmp	r3, r2
 8005f70:	d009      	beq.n	8005f86 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8005f72:	687b      	ldr	r3, [r7, #4]
 8005f74:	681b      	ldr	r3, [r3, #0]
 8005f76:	4a13      	ldr	r2, [pc, #76]	; (8005fc4 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8005f78:	4293      	cmp	r3, r2
 8005f7a:	d004      	beq.n	8005f86 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8005f7c:	687b      	ldr	r3, [r7, #4]
 8005f7e:	681b      	ldr	r3, [r3, #0]
 8005f80:	4a14      	ldr	r2, [pc, #80]	; (8005fd4 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8005f82:	4293      	cmp	r3, r2
 8005f84:	d10c      	bne.n	8005fa0 <HAL_TIMEx_MasterConfigSynchronization+0xd8>
		/* Reset the MSM Bit */
		tmpsmcr &= ~TIM_SMCR_MSM;
 8005f86:	68bb      	ldr	r3, [r7, #8]
 8005f88:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005f8c:	60bb      	str	r3, [r7, #8]
		/* Set master mode */
		tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005f8e:	683b      	ldr	r3, [r7, #0]
 8005f90:	689b      	ldr	r3, [r3, #8]
 8005f92:	68ba      	ldr	r2, [r7, #8]
 8005f94:	4313      	orrs	r3, r2
 8005f96:	60bb      	str	r3, [r7, #8]

		/* Update TIMx SMCR */
		htim->Instance->SMCR = tmpsmcr;
 8005f98:	687b      	ldr	r3, [r7, #4]
 8005f9a:	681b      	ldr	r3, [r3, #0]
 8005f9c:	68ba      	ldr	r2, [r7, #8]
 8005f9e:	609a      	str	r2, [r3, #8]
	}

	/* Change the htim state */
	htim->State = HAL_TIM_STATE_READY;
 8005fa0:	687b      	ldr	r3, [r7, #4]
 8005fa2:	2201      	movs	r2, #1
 8005fa4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

	__HAL_UNLOCK(htim);
 8005fa8:	687b      	ldr	r3, [r7, #4]
 8005faa:	2200      	movs	r2, #0
 8005fac:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

	return HAL_OK;
 8005fb0:	2300      	movs	r3, #0
}
 8005fb2:	4618      	mov	r0, r3
 8005fb4:	3714      	adds	r7, #20
 8005fb6:	46bd      	mov	sp, r7
 8005fb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fbc:	4770      	bx	lr
 8005fbe:	bf00      	nop
 8005fc0:	40012c00 	.word	0x40012c00
 8005fc4:	40013400 	.word	0x40013400
 8005fc8:	40000400 	.word	0x40000400
 8005fcc:	40000800 	.word	0x40000800
 8005fd0:	40000c00 	.word	0x40000c00
 8005fd4:	40014000 	.word	0x40014000

08005fd8 <HAL_TIMEx_CommutCallback>:
/**
 * @brief  Hall commutation changed callback in non-blocking mode
 * @param  htim TIM handle
 * @retval None
 */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim) {
 8005fd8:	b480      	push	{r7}
 8005fda:	b083      	sub	sp, #12
 8005fdc:	af00      	add	r7, sp, #0
 8005fde:	6078      	str	r0, [r7, #4]
	UNUSED(htim);

	/* NOTE : This function should not be modified, when the callback is needed,
	 the HAL_TIMEx_CommutCallback could be implemented in the user file
	 */
}
 8005fe0:	bf00      	nop
 8005fe2:	370c      	adds	r7, #12
 8005fe4:	46bd      	mov	sp, r7
 8005fe6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fea:	4770      	bx	lr

08005fec <HAL_TIMEx_BreakCallback>:
/**
 * @brief  Hall Break detection callback in non-blocking mode
 * @param  htim TIM handle
 * @retval None
 */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim) {
 8005fec:	b480      	push	{r7}
 8005fee:	b083      	sub	sp, #12
 8005ff0:	af00      	add	r7, sp, #0
 8005ff2:	6078      	str	r0, [r7, #4]
	UNUSED(htim);

	/* NOTE : This function should not be modified, when the callback is needed,
	 the HAL_TIMEx_BreakCallback could be implemented in the user file
	 */
}
 8005ff4:	bf00      	nop
 8005ff6:	370c      	adds	r7, #12
 8005ff8:	46bd      	mov	sp, r7
 8005ffa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ffe:	4770      	bx	lr

08006000 <HAL_TIMEx_Break2Callback>:
/**
 * @brief  Hall Break2 detection callback in non blocking mode
 * @param  htim: TIM handle
 * @retval None
 */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim) {
 8006000:	b480      	push	{r7}
 8006002:	b083      	sub	sp, #12
 8006004:	af00      	add	r7, sp, #0
 8006006:	6078      	str	r0, [r7, #4]
	UNUSED(htim);

	/* NOTE : This function Should not be modified, when the callback is needed,
	 the HAL_TIMEx_Break2Callback could be implemented in the user file
	 */
}
 8006008:	bf00      	nop
 800600a:	370c      	adds	r7, #12
 800600c:	46bd      	mov	sp, r7
 800600e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006012:	4770      	bx	lr

08006014 <HAL_UART_Init>:
 * @brief Initialize the UART mode according to the specified
 *        parameters in the UART_InitTypeDef and initialize the associated handle.
 * @param huart UART handle.
 * @retval HAL status
 */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart) {
 8006014:	b580      	push	{r7, lr}
 8006016:	b082      	sub	sp, #8
 8006018:	af00      	add	r7, sp, #0
 800601a:	6078      	str	r0, [r7, #4]
	/* Check the UART handle allocation */
	if (huart == NULL) {
 800601c:	687b      	ldr	r3, [r7, #4]
 800601e:	2b00      	cmp	r3, #0
 8006020:	d101      	bne.n	8006026 <HAL_UART_Init+0x12>
		return HAL_ERROR;
 8006022:	2301      	movs	r3, #1
 8006024:	e040      	b.n	80060a8 <HAL_UART_Init+0x94>
		/* Check the parameters */
		assert_param(
				(IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
	}

	if (huart->gState == HAL_UART_STATE_RESET) {
 8006026:	687b      	ldr	r3, [r7, #4]
 8006028:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800602a:	2b00      	cmp	r3, #0
 800602c:	d106      	bne.n	800603c <HAL_UART_Init+0x28>
		/* Allocate lock resource and initialize it */
		huart->Lock = HAL_UNLOCKED;
 800602e:	687b      	ldr	r3, [r7, #4]
 8006030:	2200      	movs	r2, #0
 8006032:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
		/* Init the low level hardware : GPIO, CLOCK */
		HAL_UART_MspInit(huart);
 8006036:	6878      	ldr	r0, [r7, #4]
 8006038:	f7fb f802 	bl	8001040 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
	}

	huart->gState = HAL_UART_STATE_BUSY;
 800603c:	687b      	ldr	r3, [r7, #4]
 800603e:	2224      	movs	r2, #36	; 0x24
 8006040:	67da      	str	r2, [r3, #124]	; 0x7c

	__HAL_UART_DISABLE(huart);
 8006042:	687b      	ldr	r3, [r7, #4]
 8006044:	681b      	ldr	r3, [r3, #0]
 8006046:	681a      	ldr	r2, [r3, #0]
 8006048:	687b      	ldr	r3, [r7, #4]
 800604a:	681b      	ldr	r3, [r3, #0]
 800604c:	f022 0201 	bic.w	r2, r2, #1
 8006050:	601a      	str	r2, [r3, #0]

	/* Perform advanced settings configuration */
	/* For some items, configuration requires to be done prior TE and RE bits are set */
	if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT) {
 8006052:	687b      	ldr	r3, [r7, #4]
 8006054:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006056:	2b00      	cmp	r3, #0
 8006058:	d002      	beq.n	8006060 <HAL_UART_Init+0x4c>
		UART_AdvFeatureConfig(huart);
 800605a:	6878      	ldr	r0, [r7, #4]
 800605c:	f000 fe74 	bl	8006d48 <UART_AdvFeatureConfig>
	}

	/* Set the UART Communication parameters */
	if (UART_SetConfig(huart) == HAL_ERROR) {
 8006060:	6878      	ldr	r0, [r7, #4]
 8006062:	f000 fbb9 	bl	80067d8 <UART_SetConfig>
 8006066:	4603      	mov	r3, r0
 8006068:	2b01      	cmp	r3, #1
 800606a:	d101      	bne.n	8006070 <HAL_UART_Init+0x5c>
		return HAL_ERROR;
 800606c:	2301      	movs	r3, #1
 800606e:	e01b      	b.n	80060a8 <HAL_UART_Init+0x94>
	}

	/* In asynchronous mode, the following bits must be kept cleared:
	 - LINEN and CLKEN bits in the USART_CR2 register,
	 - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
	CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006070:	687b      	ldr	r3, [r7, #4]
 8006072:	681b      	ldr	r3, [r3, #0]
 8006074:	685a      	ldr	r2, [r3, #4]
 8006076:	687b      	ldr	r3, [r7, #4]
 8006078:	681b      	ldr	r3, [r3, #0]
 800607a:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800607e:	605a      	str	r2, [r3, #4]
	CLEAR_BIT(huart->Instance->CR3,
 8006080:	687b      	ldr	r3, [r7, #4]
 8006082:	681b      	ldr	r3, [r3, #0]
 8006084:	689a      	ldr	r2, [r3, #8]
 8006086:	687b      	ldr	r3, [r7, #4]
 8006088:	681b      	ldr	r3, [r3, #0]
 800608a:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800608e:	609a      	str	r2, [r3, #8]
			(USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));

	__HAL_UART_ENABLE(huart);
 8006090:	687b      	ldr	r3, [r7, #4]
 8006092:	681b      	ldr	r3, [r3, #0]
 8006094:	681a      	ldr	r2, [r3, #0]
 8006096:	687b      	ldr	r3, [r7, #4]
 8006098:	681b      	ldr	r3, [r3, #0]
 800609a:	f042 0201 	orr.w	r2, r2, #1
 800609e:	601a      	str	r2, [r3, #0]

	/* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
	return (UART_CheckIdleState(huart));
 80060a0:	6878      	ldr	r0, [r7, #4]
 80060a2:	f000 fef3 	bl	8006e8c <UART_CheckIdleState>
 80060a6:	4603      	mov	r3, r0
}
 80060a8:	4618      	mov	r0, r3
 80060aa:	3708      	adds	r7, #8
 80060ac:	46bd      	mov	sp, r7
 80060ae:	bd80      	pop	{r7, pc}

080060b0 <HAL_UART_Transmit>:
 * @param Size    Amount of data elements (u8 or u16) to be sent.
 * @param Timeout Timeout duration.
 * @retval HAL status
 */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart,
		const uint8_t *pData, uint16_t Size, uint32_t Timeout) {
 80060b0:	b580      	push	{r7, lr}
 80060b2:	b08a      	sub	sp, #40	; 0x28
 80060b4:	af02      	add	r7, sp, #8
 80060b6:	60f8      	str	r0, [r7, #12]
 80060b8:	60b9      	str	r1, [r7, #8]
 80060ba:	603b      	str	r3, [r7, #0]
 80060bc:	4613      	mov	r3, r2
 80060be:	80fb      	strh	r3, [r7, #6]
	const uint8_t *pdata8bits;
	const uint16_t *pdata16bits;
	uint32_t tickstart;

	/* Check that a Tx process is not already ongoing */
	if (huart->gState == HAL_UART_STATE_READY) {
 80060c0:	68fb      	ldr	r3, [r7, #12]
 80060c2:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80060c4:	2b20      	cmp	r3, #32
 80060c6:	d178      	bne.n	80061ba <HAL_UART_Transmit+0x10a>
		if ((pData == NULL) || (Size == 0U)) {
 80060c8:	68bb      	ldr	r3, [r7, #8]
 80060ca:	2b00      	cmp	r3, #0
 80060cc:	d002      	beq.n	80060d4 <HAL_UART_Transmit+0x24>
 80060ce:	88fb      	ldrh	r3, [r7, #6]
 80060d0:	2b00      	cmp	r3, #0
 80060d2:	d101      	bne.n	80060d8 <HAL_UART_Transmit+0x28>
			return HAL_ERROR;
 80060d4:	2301      	movs	r3, #1
 80060d6:	e071      	b.n	80061bc <HAL_UART_Transmit+0x10c>
		}

		huart->ErrorCode = HAL_UART_ERROR_NONE;
 80060d8:	68fb      	ldr	r3, [r7, #12]
 80060da:	2200      	movs	r2, #0
 80060dc:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
		huart->gState = HAL_UART_STATE_BUSY_TX;
 80060e0:	68fb      	ldr	r3, [r7, #12]
 80060e2:	2221      	movs	r2, #33	; 0x21
 80060e4:	67da      	str	r2, [r3, #124]	; 0x7c

		/* Init tickstart for timeout management */
		tickstart = HAL_GetTick();
 80060e6:	f7fb f96f 	bl	80013c8 <HAL_GetTick>
 80060ea:	6178      	str	r0, [r7, #20]

		huart->TxXferSize = Size;
 80060ec:	68fb      	ldr	r3, [r7, #12]
 80060ee:	88fa      	ldrh	r2, [r7, #6]
 80060f0:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
		huart->TxXferCount = Size;
 80060f4:	68fb      	ldr	r3, [r7, #12]
 80060f6:	88fa      	ldrh	r2, [r7, #6]
 80060f8:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

		/* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
		if ((huart->Init.WordLength == UART_WORDLENGTH_9B)
 80060fc:	68fb      	ldr	r3, [r7, #12]
 80060fe:	689b      	ldr	r3, [r3, #8]
 8006100:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006104:	d108      	bne.n	8006118 <HAL_UART_Transmit+0x68>
				&& (huart->Init.Parity == UART_PARITY_NONE)) {
 8006106:	68fb      	ldr	r3, [r7, #12]
 8006108:	691b      	ldr	r3, [r3, #16]
 800610a:	2b00      	cmp	r3, #0
 800610c:	d104      	bne.n	8006118 <HAL_UART_Transmit+0x68>
			pdata8bits = NULL;
 800610e:	2300      	movs	r3, #0
 8006110:	61fb      	str	r3, [r7, #28]
			pdata16bits = (const uint16_t*) pData;
 8006112:	68bb      	ldr	r3, [r7, #8]
 8006114:	61bb      	str	r3, [r7, #24]
 8006116:	e003      	b.n	8006120 <HAL_UART_Transmit+0x70>
		} else {
			pdata8bits = pData;
 8006118:	68bb      	ldr	r3, [r7, #8]
 800611a:	61fb      	str	r3, [r7, #28]
			pdata16bits = NULL;
 800611c:	2300      	movs	r3, #0
 800611e:	61bb      	str	r3, [r7, #24]
		}

		while (huart->TxXferCount > 0U) {
 8006120:	e030      	b.n	8006184 <HAL_UART_Transmit+0xd4>
			if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET,
 8006122:	683b      	ldr	r3, [r7, #0]
 8006124:	9300      	str	r3, [sp, #0]
 8006126:	697b      	ldr	r3, [r7, #20]
 8006128:	2200      	movs	r2, #0
 800612a:	2180      	movs	r1, #128	; 0x80
 800612c:	68f8      	ldr	r0, [r7, #12]
 800612e:	f000 ff55 	bl	8006fdc <UART_WaitOnFlagUntilTimeout>
 8006132:	4603      	mov	r3, r0
 8006134:	2b00      	cmp	r3, #0
 8006136:	d004      	beq.n	8006142 <HAL_UART_Transmit+0x92>
					tickstart, Timeout) != HAL_OK) {

				huart->gState = HAL_UART_STATE_READY;
 8006138:	68fb      	ldr	r3, [r7, #12]
 800613a:	2220      	movs	r2, #32
 800613c:	67da      	str	r2, [r3, #124]	; 0x7c

				return HAL_TIMEOUT;
 800613e:	2303      	movs	r3, #3
 8006140:	e03c      	b.n	80061bc <HAL_UART_Transmit+0x10c>
			}
			if (pdata8bits == NULL) {
 8006142:	69fb      	ldr	r3, [r7, #28]
 8006144:	2b00      	cmp	r3, #0
 8006146:	d10b      	bne.n	8006160 <HAL_UART_Transmit+0xb0>
				huart->Instance->TDR = (uint16_t) (*pdata16bits & 0x01FFU);
 8006148:	69bb      	ldr	r3, [r7, #24]
 800614a:	881a      	ldrh	r2, [r3, #0]
 800614c:	68fb      	ldr	r3, [r7, #12]
 800614e:	681b      	ldr	r3, [r3, #0]
 8006150:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006154:	b292      	uxth	r2, r2
 8006156:	851a      	strh	r2, [r3, #40]	; 0x28
				pdata16bits++;
 8006158:	69bb      	ldr	r3, [r7, #24]
 800615a:	3302      	adds	r3, #2
 800615c:	61bb      	str	r3, [r7, #24]
 800615e:	e008      	b.n	8006172 <HAL_UART_Transmit+0xc2>
			} else {
				huart->Instance->TDR = (uint8_t) (*pdata8bits & 0xFFU);
 8006160:	69fb      	ldr	r3, [r7, #28]
 8006162:	781a      	ldrb	r2, [r3, #0]
 8006164:	68fb      	ldr	r3, [r7, #12]
 8006166:	681b      	ldr	r3, [r3, #0]
 8006168:	b292      	uxth	r2, r2
 800616a:	851a      	strh	r2, [r3, #40]	; 0x28
				pdata8bits++;
 800616c:	69fb      	ldr	r3, [r7, #28]
 800616e:	3301      	adds	r3, #1
 8006170:	61fb      	str	r3, [r7, #28]
			}
			huart->TxXferCount--;
 8006172:	68fb      	ldr	r3, [r7, #12]
 8006174:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8006178:	b29b      	uxth	r3, r3
 800617a:	3b01      	subs	r3, #1
 800617c:	b29a      	uxth	r2, r3
 800617e:	68fb      	ldr	r3, [r7, #12]
 8006180:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
		while (huart->TxXferCount > 0U) {
 8006184:	68fb      	ldr	r3, [r7, #12]
 8006186:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 800618a:	b29b      	uxth	r3, r3
 800618c:	2b00      	cmp	r3, #0
 800618e:	d1c8      	bne.n	8006122 <HAL_UART_Transmit+0x72>
		}

		if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart,
 8006190:	683b      	ldr	r3, [r7, #0]
 8006192:	9300      	str	r3, [sp, #0]
 8006194:	697b      	ldr	r3, [r7, #20]
 8006196:	2200      	movs	r2, #0
 8006198:	2140      	movs	r1, #64	; 0x40
 800619a:	68f8      	ldr	r0, [r7, #12]
 800619c:	f000 ff1e 	bl	8006fdc <UART_WaitOnFlagUntilTimeout>
 80061a0:	4603      	mov	r3, r0
 80061a2:	2b00      	cmp	r3, #0
 80061a4:	d004      	beq.n	80061b0 <HAL_UART_Transmit+0x100>
				Timeout) != HAL_OK) {
			huart->gState = HAL_UART_STATE_READY;
 80061a6:	68fb      	ldr	r3, [r7, #12]
 80061a8:	2220      	movs	r2, #32
 80061aa:	67da      	str	r2, [r3, #124]	; 0x7c

			return HAL_TIMEOUT;
 80061ac:	2303      	movs	r3, #3
 80061ae:	e005      	b.n	80061bc <HAL_UART_Transmit+0x10c>
		}

		/* At end of Tx process, restore huart->gState to Ready */
		huart->gState = HAL_UART_STATE_READY;
 80061b0:	68fb      	ldr	r3, [r7, #12]
 80061b2:	2220      	movs	r2, #32
 80061b4:	67da      	str	r2, [r3, #124]	; 0x7c

		return HAL_OK;
 80061b6:	2300      	movs	r3, #0
 80061b8:	e000      	b.n	80061bc <HAL_UART_Transmit+0x10c>
	} else {
		return HAL_BUSY;
 80061ba:	2302      	movs	r3, #2
	}
}
 80061bc:	4618      	mov	r0, r3
 80061be:	3720      	adds	r7, #32
 80061c0:	46bd      	mov	sp, r7
 80061c2:	bd80      	pop	{r7, pc}

080061c4 <HAL_UART_IRQHandler>:
/**
 * @brief Handle UART interrupt request.
 * @param huart UART handle.
 * @retval None
 */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart) {
 80061c4:	b580      	push	{r7, lr}
 80061c6:	b0ba      	sub	sp, #232	; 0xe8
 80061c8:	af00      	add	r7, sp, #0
 80061ca:	6078      	str	r0, [r7, #4]
	uint32_t isrflags = READ_REG(huart->Instance->ISR);
 80061cc:	687b      	ldr	r3, [r7, #4]
 80061ce:	681b      	ldr	r3, [r3, #0]
 80061d0:	69db      	ldr	r3, [r3, #28]
 80061d2:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
	uint32_t cr1its = READ_REG(huart->Instance->CR1);
 80061d6:	687b      	ldr	r3, [r7, #4]
 80061d8:	681b      	ldr	r3, [r3, #0]
 80061da:	681b      	ldr	r3, [r3, #0]
 80061dc:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
	uint32_t cr3its = READ_REG(huart->Instance->CR3);
 80061e0:	687b      	ldr	r3, [r7, #4]
 80061e2:	681b      	ldr	r3, [r3, #0]
 80061e4:	689b      	ldr	r3, [r3, #8]
 80061e6:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc

	uint32_t errorflags;
	uint32_t errorcode;

	/* If no error occurs */
	errorflags = (isrflags
 80061ea:	f8d7 20e4 	ldr.w	r2, [r7, #228]	; 0xe4
 80061ee:	f640 030f 	movw	r3, #2063	; 0x80f
 80061f2:	4013      	ands	r3, r2
 80061f4:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
			& (uint32_t) (USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE
					| USART_ISR_NE | USART_ISR_RTOF));
	if (errorflags == 0U) {
 80061f8:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80061fc:	2b00      	cmp	r3, #0
 80061fe:	d115      	bne.n	800622c <HAL_UART_IRQHandler+0x68>
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
		if (((isrflags & USART_ISR_RXNE) != 0U)
 8006200:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006204:	f003 0320 	and.w	r3, r3, #32
 8006208:	2b00      	cmp	r3, #0
 800620a:	d00f      	beq.n	800622c <HAL_UART_IRQHandler+0x68>
				&& ((cr1its & USART_CR1_RXNEIE) != 0U))
 800620c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006210:	f003 0320 	and.w	r3, r3, #32
 8006214:	2b00      	cmp	r3, #0
 8006216:	d009      	beq.n	800622c <HAL_UART_IRQHandler+0x68>
#endif /* USART_CR1_FIFOEN */
				{
			if (huart->RxISR != NULL) {
 8006218:	687b      	ldr	r3, [r7, #4]
 800621a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800621c:	2b00      	cmp	r3, #0
 800621e:	f000 82ae 	beq.w	800677e <HAL_UART_IRQHandler+0x5ba>
				huart->RxISR(huart);
 8006222:	687b      	ldr	r3, [r7, #4]
 8006224:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8006226:	6878      	ldr	r0, [r7, #4]
 8006228:	4798      	blx	r3
			}
			return;
 800622a:	e2a8      	b.n	800677e <HAL_UART_IRQHandler+0x5ba>
#if defined(USART_CR1_FIFOEN)
  if ((errorflags != 0U)
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
#else
	if ((errorflags != 0U)
 800622c:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8006230:	2b00      	cmp	r3, #0
 8006232:	f000 8117 	beq.w	8006464 <HAL_UART_IRQHandler+0x2a0>
			&& (((cr3its & USART_CR3_EIE) != 0U)
 8006236:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800623a:	f003 0301 	and.w	r3, r3, #1
 800623e:	2b00      	cmp	r3, #0
 8006240:	d106      	bne.n	8006250 <HAL_UART_IRQHandler+0x8c>
					|| ((cr1its
							& (USART_CR1_RXNEIE | USART_CR1_PEIE
 8006242:	f8d7 20e0 	ldr.w	r2, [r7, #224]	; 0xe0
 8006246:	4b85      	ldr	r3, [pc, #532]	; (800645c <HAL_UART_IRQHandler+0x298>)
 8006248:	4013      	ands	r3, r2
					|| ((cr1its
 800624a:	2b00      	cmp	r3, #0
 800624c:	f000 810a 	beq.w	8006464 <HAL_UART_IRQHandler+0x2a0>
									| USART_CR1_RTOIE)) != 0U)))
#endif /* USART_CR1_FIFOEN */
			{
		/* UART parity error interrupt occurred -------------------------------------*/
		if (((isrflags & USART_ISR_PE) != 0U)
 8006250:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006254:	f003 0301 	and.w	r3, r3, #1
 8006258:	2b00      	cmp	r3, #0
 800625a:	d011      	beq.n	8006280 <HAL_UART_IRQHandler+0xbc>
				&& ((cr1its & USART_CR1_PEIE) != 0U)) {
 800625c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006260:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006264:	2b00      	cmp	r3, #0
 8006266:	d00b      	beq.n	8006280 <HAL_UART_IRQHandler+0xbc>
			__HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8006268:	687b      	ldr	r3, [r7, #4]
 800626a:	681b      	ldr	r3, [r3, #0]
 800626c:	2201      	movs	r2, #1
 800626e:	621a      	str	r2, [r3, #32]

			huart->ErrorCode |= HAL_UART_ERROR_PE;
 8006270:	687b      	ldr	r3, [r7, #4]
 8006272:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8006276:	f043 0201 	orr.w	r2, r3, #1
 800627a:	687b      	ldr	r3, [r7, #4]
 800627c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
		}

		/* UART frame error interrupt occurred --------------------------------------*/
		if (((isrflags & USART_ISR_FE) != 0U)
 8006280:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006284:	f003 0302 	and.w	r3, r3, #2
 8006288:	2b00      	cmp	r3, #0
 800628a:	d011      	beq.n	80062b0 <HAL_UART_IRQHandler+0xec>
				&& ((cr3its & USART_CR3_EIE) != 0U)) {
 800628c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8006290:	f003 0301 	and.w	r3, r3, #1
 8006294:	2b00      	cmp	r3, #0
 8006296:	d00b      	beq.n	80062b0 <HAL_UART_IRQHandler+0xec>
			__HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8006298:	687b      	ldr	r3, [r7, #4]
 800629a:	681b      	ldr	r3, [r3, #0]
 800629c:	2202      	movs	r2, #2
 800629e:	621a      	str	r2, [r3, #32]

			huart->ErrorCode |= HAL_UART_ERROR_FE;
 80062a0:	687b      	ldr	r3, [r7, #4]
 80062a2:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80062a6:	f043 0204 	orr.w	r2, r3, #4
 80062aa:	687b      	ldr	r3, [r7, #4]
 80062ac:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
		}

		/* UART noise error interrupt occurred --------------------------------------*/
		if (((isrflags & USART_ISR_NE) != 0U)
 80062b0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80062b4:	f003 0304 	and.w	r3, r3, #4
 80062b8:	2b00      	cmp	r3, #0
 80062ba:	d011      	beq.n	80062e0 <HAL_UART_IRQHandler+0x11c>
				&& ((cr3its & USART_CR3_EIE) != 0U)) {
 80062bc:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80062c0:	f003 0301 	and.w	r3, r3, #1
 80062c4:	2b00      	cmp	r3, #0
 80062c6:	d00b      	beq.n	80062e0 <HAL_UART_IRQHandler+0x11c>
			__HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80062c8:	687b      	ldr	r3, [r7, #4]
 80062ca:	681b      	ldr	r3, [r3, #0]
 80062cc:	2204      	movs	r2, #4
 80062ce:	621a      	str	r2, [r3, #32]

			huart->ErrorCode |= HAL_UART_ERROR_NE;
 80062d0:	687b      	ldr	r3, [r7, #4]
 80062d2:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80062d6:	f043 0202 	orr.w	r2, r3, #2
 80062da:	687b      	ldr	r3, [r7, #4]
 80062dc:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_ORE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
#else
		if (((isrflags & USART_ISR_ORE) != 0U)
 80062e0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80062e4:	f003 0308 	and.w	r3, r3, #8
 80062e8:	2b00      	cmp	r3, #0
 80062ea:	d017      	beq.n	800631c <HAL_UART_IRQHandler+0x158>
				&& (((cr1its & USART_CR1_RXNEIE) != 0U)
 80062ec:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80062f0:	f003 0320 	and.w	r3, r3, #32
 80062f4:	2b00      	cmp	r3, #0
 80062f6:	d105      	bne.n	8006304 <HAL_UART_IRQHandler+0x140>
						|| ((cr3its & USART_CR3_EIE) != 0U)))
 80062f8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80062fc:	f003 0301 	and.w	r3, r3, #1
 8006300:	2b00      	cmp	r3, #0
 8006302:	d00b      	beq.n	800631c <HAL_UART_IRQHandler+0x158>
#endif /* USART_CR1_FIFOEN */
				{
			__HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8006304:	687b      	ldr	r3, [r7, #4]
 8006306:	681b      	ldr	r3, [r3, #0]
 8006308:	2208      	movs	r2, #8
 800630a:	621a      	str	r2, [r3, #32]

			huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800630c:	687b      	ldr	r3, [r7, #4]
 800630e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8006312:	f043 0208 	orr.w	r2, r3, #8
 8006316:	687b      	ldr	r3, [r7, #4]
 8006318:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
		}

		/* UART Receiver Timeout interrupt occurred ---------------------------------*/
		if (((isrflags & USART_ISR_RTOF) != 0U)
 800631c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006320:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8006324:	2b00      	cmp	r3, #0
 8006326:	d012      	beq.n	800634e <HAL_UART_IRQHandler+0x18a>
				&& ((cr1its & USART_CR1_RTOIE) != 0U)) {
 8006328:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800632c:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8006330:	2b00      	cmp	r3, #0
 8006332:	d00c      	beq.n	800634e <HAL_UART_IRQHandler+0x18a>
			__HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8006334:	687b      	ldr	r3, [r7, #4]
 8006336:	681b      	ldr	r3, [r3, #0]
 8006338:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800633c:	621a      	str	r2, [r3, #32]

			huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800633e:	687b      	ldr	r3, [r7, #4]
 8006340:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8006344:	f043 0220 	orr.w	r2, r3, #32
 8006348:	687b      	ldr	r3, [r7, #4]
 800634a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
		}

		/* Call UART Error Call back function if need be ----------------------------*/
		if (huart->ErrorCode != HAL_UART_ERROR_NONE) {
 800634e:	687b      	ldr	r3, [r7, #4]
 8006350:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8006354:	2b00      	cmp	r3, #0
 8006356:	f000 8214 	beq.w	8006782 <HAL_UART_IRQHandler+0x5be>
#if defined(USART_CR1_FIFOEN)
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
			if (((isrflags & USART_ISR_RXNE) != 0U)
 800635a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800635e:	f003 0320 	and.w	r3, r3, #32
 8006362:	2b00      	cmp	r3, #0
 8006364:	d00d      	beq.n	8006382 <HAL_UART_IRQHandler+0x1be>
					&& ((cr1its & USART_CR1_RXNEIE) != 0U))
 8006366:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800636a:	f003 0320 	and.w	r3, r3, #32
 800636e:	2b00      	cmp	r3, #0
 8006370:	d007      	beq.n	8006382 <HAL_UART_IRQHandler+0x1be>
#endif /* USART_CR1_FIFOEN */
					{
				if (huart->RxISR != NULL) {
 8006372:	687b      	ldr	r3, [r7, #4]
 8006374:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8006376:	2b00      	cmp	r3, #0
 8006378:	d003      	beq.n	8006382 <HAL_UART_IRQHandler+0x1be>
					huart->RxISR(huart);
 800637a:	687b      	ldr	r3, [r7, #4]
 800637c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800637e:	6878      	ldr	r0, [r7, #4]
 8006380:	4798      	blx	r3
			/* If Error is to be considered as blocking :
			 - Receiver Timeout error in Reception
			 - Overrun error in Reception
			 - any error occurs in DMA mode reception
			 */
			errorcode = huart->ErrorCode;
 8006382:	687b      	ldr	r3, [r7, #4]
 8006384:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8006388:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
			if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800638c:	687b      	ldr	r3, [r7, #4]
 800638e:	681b      	ldr	r3, [r3, #0]
 8006390:	689b      	ldr	r3, [r3, #8]
 8006392:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006396:	2b40      	cmp	r3, #64	; 0x40
 8006398:	d005      	beq.n	80063a6 <HAL_UART_IRQHandler+0x1e2>
					|| ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE))
 800639a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800639e:	f003 0328 	and.w	r3, r3, #40	; 0x28
 80063a2:	2b00      	cmp	r3, #0
 80063a4:	d04f      	beq.n	8006446 <HAL_UART_IRQHandler+0x282>
							!= 0U)) {
				/* Blocking error : transfer is aborted
				 Set the UART state ready to be able to start again the process,
				 Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
				UART_EndRxTransfer(huart);
 80063a6:	6878      	ldr	r0, [r7, #4]
 80063a8:	f000 fe7f 	bl	80070aa <UART_EndRxTransfer>

				/* Abort the UART DMA Rx channel if enabled */
				if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) {
 80063ac:	687b      	ldr	r3, [r7, #4]
 80063ae:	681b      	ldr	r3, [r3, #0]
 80063b0:	689b      	ldr	r3, [r3, #8]
 80063b2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80063b6:	2b40      	cmp	r3, #64	; 0x40
 80063b8:	d141      	bne.n	800643e <HAL_UART_IRQHandler+0x27a>
					/* Disable the UART DMA Rx request if enabled */
					ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80063ba:	687b      	ldr	r3, [r7, #4]
 80063bc:	681b      	ldr	r3, [r3, #0]
 80063be:	3308      	adds	r3, #8
 80063c0:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 \return        value of type uint32_t at (*ptr)
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr) {
	uint32_t result;

	__ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80063c4:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80063c8:	e853 3f00 	ldrex	r3, [r3]
 80063cc:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
	return (result);
 80063d0:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80063d4:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80063d8:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 80063dc:	687b      	ldr	r3, [r7, #4]
 80063de:	681b      	ldr	r3, [r3, #0]
 80063e0:	3308      	adds	r3, #8
 80063e2:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 80063e6:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 80063ea:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 \return          1  Function failed
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr) {
	uint32_t result;

	__ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80063ee:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 80063f2:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 80063f6:	e841 2300 	strex	r3, r2, [r1]
 80063fa:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
	return (result);
 80063fe:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8006402:	2b00      	cmp	r3, #0
 8006404:	d1d9      	bne.n	80063ba <HAL_UART_IRQHandler+0x1f6>

					/* Abort the UART DMA Rx channel */
					if (huart->hdmarx != NULL) {
 8006406:	687b      	ldr	r3, [r7, #4]
 8006408:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800640a:	2b00      	cmp	r3, #0
 800640c:	d013      	beq.n	8006436 <HAL_UART_IRQHandler+0x272>
						/* Set the UART DMA Abort callback :
						 will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
						huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800640e:	687b      	ldr	r3, [r7, #4]
 8006410:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006412:	4a13      	ldr	r2, [pc, #76]	; (8006460 <HAL_UART_IRQHandler+0x29c>)
 8006414:	639a      	str	r2, [r3, #56]	; 0x38

						/* Abort DMA RX */
						if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK) {
 8006416:	687b      	ldr	r3, [r7, #4]
 8006418:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800641a:	4618      	mov	r0, r3
 800641c:	f7fd fcc6 	bl	8003dac <HAL_DMA_Abort_IT>
 8006420:	4603      	mov	r3, r0
 8006422:	2b00      	cmp	r3, #0
 8006424:	d017      	beq.n	8006456 <HAL_UART_IRQHandler+0x292>
							/* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
							huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8006426:	687b      	ldr	r3, [r7, #4]
 8006428:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800642a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800642c:	687a      	ldr	r2, [r7, #4]
 800642e:	6f52      	ldr	r2, [r2, #116]	; 0x74
 8006430:	4610      	mov	r0, r2
 8006432:	4798      	blx	r3
				if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) {
 8006434:	e00f      	b.n	8006456 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
						/*Call legacy weak error callback*/
						HAL_UART_ErrorCallback(huart);
 8006436:	6878      	ldr	r0, [r7, #4]
 8006438:	f000 f9b8 	bl	80067ac <HAL_UART_ErrorCallback>
				if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) {
 800643c:	e00b      	b.n	8006456 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
					/*Call legacy weak error callback*/
					HAL_UART_ErrorCallback(huart);
 800643e:	6878      	ldr	r0, [r7, #4]
 8006440:	f000 f9b4 	bl	80067ac <HAL_UART_ErrorCallback>
				if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) {
 8006444:	e007      	b.n	8006456 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
				/*Call legacy weak error callback*/
				HAL_UART_ErrorCallback(huart);
 8006446:	6878      	ldr	r0, [r7, #4]
 8006448:	f000 f9b0 	bl	80067ac <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
				huart->ErrorCode = HAL_UART_ERROR_NONE;
 800644c:	687b      	ldr	r3, [r7, #4]
 800644e:	2200      	movs	r2, #0
 8006450:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
			}
		}
		return;
 8006454:	e195      	b.n	8006782 <HAL_UART_IRQHandler+0x5be>
				if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) {
 8006456:	bf00      	nop
		return;
 8006458:	e193      	b.n	8006782 <HAL_UART_IRQHandler+0x5be>
 800645a:	bf00      	nop
 800645c:	04000120 	.word	0x04000120
 8006460:	08007173 	.word	0x08007173

	} /* End if some error occurs */

	/* Check current reception Mode :
	 If Reception till IDLE event has been selected : */
	if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006464:	687b      	ldr	r3, [r7, #4]
 8006466:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006468:	2b01      	cmp	r3, #1
 800646a:	f040 814e 	bne.w	800670a <HAL_UART_IRQHandler+0x546>
			&& ((isrflags & USART_ISR_IDLE) != 0U)
 800646e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006472:	f003 0310 	and.w	r3, r3, #16
 8006476:	2b00      	cmp	r3, #0
 8006478:	f000 8147 	beq.w	800670a <HAL_UART_IRQHandler+0x546>
			&& ((cr1its & USART_ISR_IDLE) != 0U)) {
 800647c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006480:	f003 0310 	and.w	r3, r3, #16
 8006484:	2b00      	cmp	r3, #0
 8006486:	f000 8140 	beq.w	800670a <HAL_UART_IRQHandler+0x546>
		__HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800648a:	687b      	ldr	r3, [r7, #4]
 800648c:	681b      	ldr	r3, [r3, #0]
 800648e:	2210      	movs	r2, #16
 8006490:	621a      	str	r2, [r3, #32]

		/* Check if DMA mode is enabled in UART */
		if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) {
 8006492:	687b      	ldr	r3, [r7, #4]
 8006494:	681b      	ldr	r3, [r3, #0]
 8006496:	689b      	ldr	r3, [r3, #8]
 8006498:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800649c:	2b40      	cmp	r3, #64	; 0x40
 800649e:	f040 80b8 	bne.w	8006612 <HAL_UART_IRQHandler+0x44e>
			/* DMA mode enabled */
			/* Check received length : If all expected data are received, do nothing,
			 (DMA cplt callback will be called).
			 Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
			uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(
 80064a2:	687b      	ldr	r3, [r7, #4]
 80064a4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80064a6:	681b      	ldr	r3, [r3, #0]
 80064a8:	685b      	ldr	r3, [r3, #4]
 80064aa:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
					huart->hdmarx);
			if ((nb_remaining_rx_data > 0U)
 80064ae:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 80064b2:	2b00      	cmp	r3, #0
 80064b4:	f000 8167 	beq.w	8006786 <HAL_UART_IRQHandler+0x5c2>
					&& (nb_remaining_rx_data < huart->RxXferSize)) {
 80064b8:	687b      	ldr	r3, [r7, #4]
 80064ba:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 80064be:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 80064c2:	429a      	cmp	r2, r3
 80064c4:	f080 815f 	bcs.w	8006786 <HAL_UART_IRQHandler+0x5c2>
				/* Reception is not complete */
				huart->RxXferCount = nb_remaining_rx_data;
 80064c8:	687b      	ldr	r3, [r7, #4]
 80064ca:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 80064ce:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

				/* In Normal mode, end DMA xfer and HAL UART Rx process*/
				if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR,
 80064d2:	687b      	ldr	r3, [r7, #4]
 80064d4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80064d6:	681b      	ldr	r3, [r3, #0]
 80064d8:	681b      	ldr	r3, [r3, #0]
 80064da:	f003 0320 	and.w	r3, r3, #32
 80064de:	2b00      	cmp	r3, #0
 80064e0:	f040 8086 	bne.w	80065f0 <HAL_UART_IRQHandler+0x42c>
						DMA_CCR_CIRC)) {
					/* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
					ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80064e4:	687b      	ldr	r3, [r7, #4]
 80064e6:	681b      	ldr	r3, [r3, #0]
 80064e8:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
	__ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80064ec:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80064f0:	e853 3f00 	ldrex	r3, [r3]
 80064f4:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
	return (result);
 80064f8:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80064fc:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006500:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8006504:	687b      	ldr	r3, [r7, #4]
 8006506:	681b      	ldr	r3, [r3, #0]
 8006508:	461a      	mov	r2, r3
 800650a:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 800650e:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 8006512:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
	__ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006516:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 800651a:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 800651e:	e841 2300 	strex	r3, r2, [r1]
 8006522:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
	return (result);
 8006526:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800652a:	2b00      	cmp	r3, #0
 800652c:	d1da      	bne.n	80064e4 <HAL_UART_IRQHandler+0x320>
					ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800652e:	687b      	ldr	r3, [r7, #4]
 8006530:	681b      	ldr	r3, [r3, #0]
 8006532:	3308      	adds	r3, #8
 8006534:	677b      	str	r3, [r7, #116]	; 0x74
	__ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006536:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8006538:	e853 3f00 	ldrex	r3, [r3]
 800653c:	673b      	str	r3, [r7, #112]	; 0x70
	return (result);
 800653e:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8006540:	f023 0301 	bic.w	r3, r3, #1
 8006544:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8006548:	687b      	ldr	r3, [r7, #4]
 800654a:	681b      	ldr	r3, [r3, #0]
 800654c:	3308      	adds	r3, #8
 800654e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8006552:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8006556:	67fb      	str	r3, [r7, #124]	; 0x7c
	__ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006558:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 800655a:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 800655e:	e841 2300 	strex	r3, r2, [r1]
 8006562:	67bb      	str	r3, [r7, #120]	; 0x78
	return (result);
 8006564:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8006566:	2b00      	cmp	r3, #0
 8006568:	d1e1      	bne.n	800652e <HAL_UART_IRQHandler+0x36a>

					/* Disable the DMA transfer for the receiver request by resetting the DMAR bit
					 in the UART CR3 register */
					ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800656a:	687b      	ldr	r3, [r7, #4]
 800656c:	681b      	ldr	r3, [r3, #0]
 800656e:	3308      	adds	r3, #8
 8006570:	663b      	str	r3, [r7, #96]	; 0x60
	__ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006572:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8006574:	e853 3f00 	ldrex	r3, [r3]
 8006578:	65fb      	str	r3, [r7, #92]	; 0x5c
	return (result);
 800657a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800657c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006580:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8006584:	687b      	ldr	r3, [r7, #4]
 8006586:	681b      	ldr	r3, [r3, #0]
 8006588:	3308      	adds	r3, #8
 800658a:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 800658e:	66fa      	str	r2, [r7, #108]	; 0x6c
 8006590:	66bb      	str	r3, [r7, #104]	; 0x68
	__ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006592:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8006594:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8006596:	e841 2300 	strex	r3, r2, [r1]
 800659a:	667b      	str	r3, [r7, #100]	; 0x64
	return (result);
 800659c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800659e:	2b00      	cmp	r3, #0
 80065a0:	d1e3      	bne.n	800656a <HAL_UART_IRQHandler+0x3a6>

					/* At end of Rx process, restore huart->RxState to Ready */
					huart->RxState = HAL_UART_STATE_READY;
 80065a2:	687b      	ldr	r3, [r7, #4]
 80065a4:	2220      	movs	r2, #32
 80065a6:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
					huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80065aa:	687b      	ldr	r3, [r7, #4]
 80065ac:	2200      	movs	r2, #0
 80065ae:	661a      	str	r2, [r3, #96]	; 0x60

					ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80065b0:	687b      	ldr	r3, [r7, #4]
 80065b2:	681b      	ldr	r3, [r3, #0]
 80065b4:	64fb      	str	r3, [r7, #76]	; 0x4c
	__ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80065b6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80065b8:	e853 3f00 	ldrex	r3, [r3]
 80065bc:	64bb      	str	r3, [r7, #72]	; 0x48
	return (result);
 80065be:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80065c0:	f023 0310 	bic.w	r3, r3, #16
 80065c4:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 80065c8:	687b      	ldr	r3, [r7, #4]
 80065ca:	681b      	ldr	r3, [r3, #0]
 80065cc:	461a      	mov	r2, r3
 80065ce:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80065d2:	65bb      	str	r3, [r7, #88]	; 0x58
 80065d4:	657a      	str	r2, [r7, #84]	; 0x54
	__ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80065d6:	6d79      	ldr	r1, [r7, #84]	; 0x54
 80065d8:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80065da:	e841 2300 	strex	r3, r2, [r1]
 80065de:	653b      	str	r3, [r7, #80]	; 0x50
	return (result);
 80065e0:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80065e2:	2b00      	cmp	r3, #0
 80065e4:	d1e4      	bne.n	80065b0 <HAL_UART_IRQHandler+0x3ec>

					/* Last bytes received, so no need as the abort is immediate */
					(void) HAL_DMA_Abort(huart->hdmarx);
 80065e6:	687b      	ldr	r3, [r7, #4]
 80065e8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80065ea:	4618      	mov	r0, r3
 80065ec:	f7fd fba0 	bl	8003d30 <HAL_DMA_Abort>
				}

				/* Initialize type of RxEvent that correspond to RxEvent callback execution;
				 In this case, Rx Event type is Idle Event */
				huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80065f0:	687b      	ldr	r3, [r7, #4]
 80065f2:	2202      	movs	r2, #2
 80065f4:	665a      	str	r2, [r3, #100]	; 0x64
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
				/*Call legacy weak Rx Event callback*/
				HAL_UARTEx_RxEventCallback(huart,
						(huart->RxXferSize - huart->RxXferCount));
 80065f6:	687b      	ldr	r3, [r7, #4]
 80065f8:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 80065fc:	687b      	ldr	r3, [r7, #4]
 80065fe:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8006602:	b29b      	uxth	r3, r3
				HAL_UARTEx_RxEventCallback(huart,
 8006604:	1ad3      	subs	r3, r2, r3
 8006606:	b29b      	uxth	r3, r3
 8006608:	4619      	mov	r1, r3
 800660a:	6878      	ldr	r0, [r7, #4]
 800660c:	f000 f8d8 	bl	80067c0 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
			}
			return;
 8006610:	e0b9      	b.n	8006786 <HAL_UART_IRQHandler+0x5c2>
		} else {
			/* DMA mode not enabled */
			/* Check received length : If all expected data are received, do nothing.
			 Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
			uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8006612:	687b      	ldr	r3, [r7, #4]
 8006614:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 8006618:	687b      	ldr	r3, [r7, #4]
 800661a:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800661e:	b29b      	uxth	r3, r3
 8006620:	1ad3      	subs	r3, r2, r3
 8006622:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
			if ((huart->RxXferCount > 0U) && (nb_rx_data > 0U)) {
 8006626:	687b      	ldr	r3, [r7, #4]
 8006628:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800662c:	b29b      	uxth	r3, r3
 800662e:	2b00      	cmp	r3, #0
 8006630:	f000 80ab 	beq.w	800678a <HAL_UART_IRQHandler+0x5c6>
 8006634:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8006638:	2b00      	cmp	r3, #0
 800663a:	f000 80a6 	beq.w	800678a <HAL_UART_IRQHandler+0x5c6>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
				/* Disable the UART Parity Error Interrupt and RXNE interrupts */
				ATOMIC_CLEAR_BIT(huart->Instance->CR1,
 800663e:	687b      	ldr	r3, [r7, #4]
 8006640:	681b      	ldr	r3, [r3, #0]
 8006642:	63bb      	str	r3, [r7, #56]	; 0x38
	__ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006644:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006646:	e853 3f00 	ldrex	r3, [r3]
 800664a:	637b      	str	r3, [r7, #52]	; 0x34
	return (result);
 800664c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800664e:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8006652:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8006656:	687b      	ldr	r3, [r7, #4]
 8006658:	681b      	ldr	r3, [r3, #0]
 800665a:	461a      	mov	r2, r3
 800665c:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8006660:	647b      	str	r3, [r7, #68]	; 0x44
 8006662:	643a      	str	r2, [r7, #64]	; 0x40
	__ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006664:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8006666:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8006668:	e841 2300 	strex	r3, r2, [r1]
 800666c:	63fb      	str	r3, [r7, #60]	; 0x3c
	return (result);
 800666e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006670:	2b00      	cmp	r3, #0
 8006672:	d1e4      	bne.n	800663e <HAL_UART_IRQHandler+0x47a>
						(USART_CR1_RXNEIE | USART_CR1_PEIE));

				/* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
				ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006674:	687b      	ldr	r3, [r7, #4]
 8006676:	681b      	ldr	r3, [r3, #0]
 8006678:	3308      	adds	r3, #8
 800667a:	627b      	str	r3, [r7, #36]	; 0x24
	__ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800667c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800667e:	e853 3f00 	ldrex	r3, [r3]
 8006682:	623b      	str	r3, [r7, #32]
	return (result);
 8006684:	6a3b      	ldr	r3, [r7, #32]
 8006686:	f023 0301 	bic.w	r3, r3, #1
 800668a:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 800668e:	687b      	ldr	r3, [r7, #4]
 8006690:	681b      	ldr	r3, [r3, #0]
 8006692:	3308      	adds	r3, #8
 8006694:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8006698:	633a      	str	r2, [r7, #48]	; 0x30
 800669a:	62fb      	str	r3, [r7, #44]	; 0x2c
	__ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800669c:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800669e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80066a0:	e841 2300 	strex	r3, r2, [r1]
 80066a4:	62bb      	str	r3, [r7, #40]	; 0x28
	return (result);
 80066a6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80066a8:	2b00      	cmp	r3, #0
 80066aa:	d1e3      	bne.n	8006674 <HAL_UART_IRQHandler+0x4b0>
#endif /* USART_CR1_FIFOEN */

				/* Rx process is completed, restore huart->RxState to Ready */
				huart->RxState = HAL_UART_STATE_READY;
 80066ac:	687b      	ldr	r3, [r7, #4]
 80066ae:	2220      	movs	r2, #32
 80066b0:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
				huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80066b4:	687b      	ldr	r3, [r7, #4]
 80066b6:	2200      	movs	r2, #0
 80066b8:	661a      	str	r2, [r3, #96]	; 0x60

				/* Clear RxISR function pointer */
				huart->RxISR = NULL;
 80066ba:	687b      	ldr	r3, [r7, #4]
 80066bc:	2200      	movs	r2, #0
 80066be:	669a      	str	r2, [r3, #104]	; 0x68

				ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80066c0:	687b      	ldr	r3, [r7, #4]
 80066c2:	681b      	ldr	r3, [r3, #0]
 80066c4:	613b      	str	r3, [r7, #16]
	__ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80066c6:	693b      	ldr	r3, [r7, #16]
 80066c8:	e853 3f00 	ldrex	r3, [r3]
 80066cc:	60fb      	str	r3, [r7, #12]
	return (result);
 80066ce:	68fb      	ldr	r3, [r7, #12]
 80066d0:	f023 0310 	bic.w	r3, r3, #16
 80066d4:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 80066d8:	687b      	ldr	r3, [r7, #4]
 80066da:	681b      	ldr	r3, [r3, #0]
 80066dc:	461a      	mov	r2, r3
 80066de:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 80066e2:	61fb      	str	r3, [r7, #28]
 80066e4:	61ba      	str	r2, [r7, #24]
	__ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80066e6:	69b9      	ldr	r1, [r7, #24]
 80066e8:	69fa      	ldr	r2, [r7, #28]
 80066ea:	e841 2300 	strex	r3, r2, [r1]
 80066ee:	617b      	str	r3, [r7, #20]
	return (result);
 80066f0:	697b      	ldr	r3, [r7, #20]
 80066f2:	2b00      	cmp	r3, #0
 80066f4:	d1e4      	bne.n	80066c0 <HAL_UART_IRQHandler+0x4fc>

				/* Initialize type of RxEvent that correspond to RxEvent callback execution;
				 In this case, Rx Event type is Idle Event */
				huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80066f6:	687b      	ldr	r3, [r7, #4]
 80066f8:	2202      	movs	r2, #2
 80066fa:	665a      	str	r2, [r3, #100]	; 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
				/*Call legacy weak Rx Event callback*/
				HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80066fc:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8006700:	4619      	mov	r1, r3
 8006702:	6878      	ldr	r0, [r7, #4]
 8006704:	f000 f85c 	bl	80067c0 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
			}
			return;
 8006708:	e03f      	b.n	800678a <HAL_UART_IRQHandler+0x5c6>
		}
	}

	/* UART wakeup from Stop mode interrupt occurred ---------------------------*/
	if (((isrflags & USART_ISR_WUF) != 0U)
 800670a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800670e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8006712:	2b00      	cmp	r3, #0
 8006714:	d00e      	beq.n	8006734 <HAL_UART_IRQHandler+0x570>
			&& ((cr3its & USART_CR3_WUFIE) != 0U)) {
 8006716:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800671a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800671e:	2b00      	cmp	r3, #0
 8006720:	d008      	beq.n	8006734 <HAL_UART_IRQHandler+0x570>
		__HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8006722:	687b      	ldr	r3, [r7, #4]
 8006724:	681b      	ldr	r3, [r3, #0]
 8006726:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 800672a:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
		/* Call legacy weak Wakeup Callback */
		HAL_UARTEx_WakeupCallback(huart);
 800672c:	6878      	ldr	r0, [r7, #4]
 800672e:	f000 fd60 	bl	80071f2 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
		return;
 8006732:	e02d      	b.n	8006790 <HAL_UART_IRQHandler+0x5cc>
#if defined(USART_CR1_FIFOEN)
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
#else
	if (((isrflags & USART_ISR_TXE) != 0U)
 8006734:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006738:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800673c:	2b00      	cmp	r3, #0
 800673e:	d00e      	beq.n	800675e <HAL_UART_IRQHandler+0x59a>
			&& ((cr1its & USART_CR1_TXEIE) != 0U))
 8006740:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006744:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006748:	2b00      	cmp	r3, #0
 800674a:	d008      	beq.n	800675e <HAL_UART_IRQHandler+0x59a>
#endif /* USART_CR1_FIFOEN */
			{
		if (huart->TxISR != NULL) {
 800674c:	687b      	ldr	r3, [r7, #4]
 800674e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8006750:	2b00      	cmp	r3, #0
 8006752:	d01c      	beq.n	800678e <HAL_UART_IRQHandler+0x5ca>
			huart->TxISR(huart);
 8006754:	687b      	ldr	r3, [r7, #4]
 8006756:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8006758:	6878      	ldr	r0, [r7, #4]
 800675a:	4798      	blx	r3
		}
		return;
 800675c:	e017      	b.n	800678e <HAL_UART_IRQHandler+0x5ca>
	}

	/* UART in mode Transmitter (transmission end) -----------------------------*/
	if (((isrflags & USART_ISR_TC) != 0U)
 800675e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006762:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006766:	2b00      	cmp	r3, #0
 8006768:	d012      	beq.n	8006790 <HAL_UART_IRQHandler+0x5cc>
			&& ((cr1its & USART_CR1_TCIE) != 0U)) {
 800676a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800676e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006772:	2b00      	cmp	r3, #0
 8006774:	d00c      	beq.n	8006790 <HAL_UART_IRQHandler+0x5cc>
		UART_EndTransmit_IT(huart);
 8006776:	6878      	ldr	r0, [r7, #4]
 8006778:	f000 fd11 	bl	800719e <UART_EndTransmit_IT>
		return;
 800677c:	e008      	b.n	8006790 <HAL_UART_IRQHandler+0x5cc>
			return;
 800677e:	bf00      	nop
 8006780:	e006      	b.n	8006790 <HAL_UART_IRQHandler+0x5cc>
		return;
 8006782:	bf00      	nop
 8006784:	e004      	b.n	8006790 <HAL_UART_IRQHandler+0x5cc>
			return;
 8006786:	bf00      	nop
 8006788:	e002      	b.n	8006790 <HAL_UART_IRQHandler+0x5cc>
			return;
 800678a:	bf00      	nop
 800678c:	e000      	b.n	8006790 <HAL_UART_IRQHandler+0x5cc>
		return;
 800678e:	bf00      	nop
    HAL_UARTEx_RxFifoFullCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
  }
#endif /* USART_CR1_FIFOEN */
}
 8006790:	37e8      	adds	r7, #232	; 0xe8
 8006792:	46bd      	mov	sp, r7
 8006794:	bd80      	pop	{r7, pc}
 8006796:	bf00      	nop

08006798 <HAL_UART_TxCpltCallback>:
/**
 * @brief Tx Transfer completed callback.
 * @param huart UART handle.
 * @retval None
 */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart) {
 8006798:	b480      	push	{r7}
 800679a:	b083      	sub	sp, #12
 800679c:	af00      	add	r7, sp, #0
 800679e:	6078      	str	r0, [r7, #4]
	UNUSED(huart);

	/* NOTE : This function should not be modified, when the callback is needed,
	 the HAL_UART_TxCpltCallback can be implemented in the user file.
	 */
}
 80067a0:	bf00      	nop
 80067a2:	370c      	adds	r7, #12
 80067a4:	46bd      	mov	sp, r7
 80067a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067aa:	4770      	bx	lr

080067ac <HAL_UART_ErrorCallback>:
/**
 * @brief  UART error callback.
 * @param  huart UART handle.
 * @retval None
 */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart) {
 80067ac:	b480      	push	{r7}
 80067ae:	b083      	sub	sp, #12
 80067b0:	af00      	add	r7, sp, #0
 80067b2:	6078      	str	r0, [r7, #4]
	UNUSED(huart);

	/* NOTE : This function should not be modified, when the callback is needed,
	 the HAL_UART_ErrorCallback can be implemented in the user file.
	 */
}
 80067b4:	bf00      	nop
 80067b6:	370c      	adds	r7, #12
 80067b8:	46bd      	mov	sp, r7
 80067ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067be:	4770      	bx	lr

080067c0 <HAL_UARTEx_RxEventCallback>:
 * @param  huart UART handle
 * @param  Size  Number of data available in application reception buffer (indicates a position in
 *               reception buffer until which, data are available)
 * @retval None
 */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size) {
 80067c0:	b480      	push	{r7}
 80067c2:	b083      	sub	sp, #12
 80067c4:	af00      	add	r7, sp, #0
 80067c6:	6078      	str	r0, [r7, #4]
 80067c8:	460b      	mov	r3, r1
 80067ca:	807b      	strh	r3, [r7, #2]
	UNUSED(Size);

	/* NOTE : This function should not be modified, when the callback is needed,
	 the HAL_UARTEx_RxEventCallback can be implemented in the user file.
	 */
}
 80067cc:	bf00      	nop
 80067ce:	370c      	adds	r7, #12
 80067d0:	46bd      	mov	sp, r7
 80067d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067d6:	4770      	bx	lr

080067d8 <UART_SetConfig>:
/**
 * @brief Configure the UART peripheral.
 * @param huart UART handle.
 * @retval HAL status
 */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart) {
 80067d8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80067dc:	b08a      	sub	sp, #40	; 0x28
 80067de:	af00      	add	r7, sp, #0
 80067e0:	60f8      	str	r0, [r7, #12]
	uint32_t tmpreg;
	uint16_t brrtemp;
	UART_ClockSourceTypeDef clocksource;
	uint32_t usartdiv;
	HAL_StatusTypeDef ret = HAL_OK;
 80067e2:	2300      	movs	r3, #0
 80067e4:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
	 *  the UART Word Length, Parity, Mode and oversampling:
	 *  set the M bits according to huart->Init.WordLength value
	 *  set PCE and PS bits according to huart->Init.Parity value
	 *  set TE and RE bits according to huart->Init.Mode value
	 *  set OVER8 bit according to huart->Init.OverSampling value */
	tmpreg = (uint32_t) huart->Init.WordLength | huart->Init.Parity
 80067e8:	68fb      	ldr	r3, [r7, #12]
 80067ea:	689a      	ldr	r2, [r3, #8]
 80067ec:	68fb      	ldr	r3, [r7, #12]
 80067ee:	691b      	ldr	r3, [r3, #16]
 80067f0:	431a      	orrs	r2, r3
			| huart->Init.Mode | huart->Init.OverSampling;
 80067f2:	68fb      	ldr	r3, [r7, #12]
 80067f4:	695b      	ldr	r3, [r3, #20]
 80067f6:	431a      	orrs	r2, r3
 80067f8:	68fb      	ldr	r3, [r7, #12]
 80067fa:	69db      	ldr	r3, [r3, #28]
	tmpreg = (uint32_t) huart->Init.WordLength | huart->Init.Parity
 80067fc:	4313      	orrs	r3, r2
 80067fe:	627b      	str	r3, [r7, #36]	; 0x24
	MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8006800:	68fb      	ldr	r3, [r7, #12]
 8006802:	681b      	ldr	r3, [r3, #0]
 8006804:	681a      	ldr	r2, [r3, #0]
 8006806:	4ba4      	ldr	r3, [pc, #656]	; (8006a98 <UART_SetConfig+0x2c0>)
 8006808:	4013      	ands	r3, r2
 800680a:	68fa      	ldr	r2, [r7, #12]
 800680c:	6812      	ldr	r2, [r2, #0]
 800680e:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8006810:	430b      	orrs	r3, r1
 8006812:	6013      	str	r3, [r2, #0]

	/*-------------------------- USART CR2 Configuration -----------------------*/
	/* Configure the UART Stop Bits: Set STOP[13:12] bits according
	 * to huart->Init.StopBits value */
	MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006814:	68fb      	ldr	r3, [r7, #12]
 8006816:	681b      	ldr	r3, [r3, #0]
 8006818:	685b      	ldr	r3, [r3, #4]
 800681a:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800681e:	68fb      	ldr	r3, [r7, #12]
 8006820:	68da      	ldr	r2, [r3, #12]
 8006822:	68fb      	ldr	r3, [r7, #12]
 8006824:	681b      	ldr	r3, [r3, #0]
 8006826:	430a      	orrs	r2, r1
 8006828:	605a      	str	r2, [r3, #4]
	/* Configure
	 * - UART HardWare Flow Control: set CTSE and RTSE bits according
	 *   to huart->Init.HwFlowCtl value
	 * - one-bit sampling method versus three samples' majority rule according
	 *   to huart->Init.OneBitSampling (not applicable to LPUART) */
	tmpreg = (uint32_t) huart->Init.HwFlowCtl;
 800682a:	68fb      	ldr	r3, [r7, #12]
 800682c:	699b      	ldr	r3, [r3, #24]
 800682e:	627b      	str	r3, [r7, #36]	; 0x24

	if (!(UART_INSTANCE_LOWPOWER(huart))) {
 8006830:	68fb      	ldr	r3, [r7, #12]
 8006832:	681b      	ldr	r3, [r3, #0]
 8006834:	4a99      	ldr	r2, [pc, #612]	; (8006a9c <UART_SetConfig+0x2c4>)
 8006836:	4293      	cmp	r3, r2
 8006838:	d004      	beq.n	8006844 <UART_SetConfig+0x6c>
		tmpreg |= huart->Init.OneBitSampling;
 800683a:	68fb      	ldr	r3, [r7, #12]
 800683c:	6a1b      	ldr	r3, [r3, #32]
 800683e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006840:	4313      	orrs	r3, r2
 8006842:	627b      	str	r3, [r7, #36]	; 0x24
	}
	MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8006844:	68fb      	ldr	r3, [r7, #12]
 8006846:	681b      	ldr	r3, [r3, #0]
 8006848:	689b      	ldr	r3, [r3, #8]
 800684a:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 800684e:	68fb      	ldr	r3, [r7, #12]
 8006850:	681b      	ldr	r3, [r3, #0]
 8006852:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006854:	430a      	orrs	r2, r1
 8006856:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

	/*-------------------------- USART BRR Configuration -----------------------*/
	UART_GETCLOCKSOURCE(huart, clocksource);
 8006858:	68fb      	ldr	r3, [r7, #12]
 800685a:	681b      	ldr	r3, [r3, #0]
 800685c:	4a90      	ldr	r2, [pc, #576]	; (8006aa0 <UART_SetConfig+0x2c8>)
 800685e:	4293      	cmp	r3, r2
 8006860:	d126      	bne.n	80068b0 <UART_SetConfig+0xd8>
 8006862:	4b90      	ldr	r3, [pc, #576]	; (8006aa4 <UART_SetConfig+0x2cc>)
 8006864:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006868:	f003 0303 	and.w	r3, r3, #3
 800686c:	2b03      	cmp	r3, #3
 800686e:	d81b      	bhi.n	80068a8 <UART_SetConfig+0xd0>
 8006870:	a201      	add	r2, pc, #4	; (adr r2, 8006878 <UART_SetConfig+0xa0>)
 8006872:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006876:	bf00      	nop
 8006878:	08006889 	.word	0x08006889
 800687c:	08006899 	.word	0x08006899
 8006880:	08006891 	.word	0x08006891
 8006884:	080068a1 	.word	0x080068a1
 8006888:	2301      	movs	r3, #1
 800688a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800688e:	e116      	b.n	8006abe <UART_SetConfig+0x2e6>
 8006890:	2302      	movs	r3, #2
 8006892:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006896:	e112      	b.n	8006abe <UART_SetConfig+0x2e6>
 8006898:	2304      	movs	r3, #4
 800689a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800689e:	e10e      	b.n	8006abe <UART_SetConfig+0x2e6>
 80068a0:	2308      	movs	r3, #8
 80068a2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80068a6:	e10a      	b.n	8006abe <UART_SetConfig+0x2e6>
 80068a8:	2310      	movs	r3, #16
 80068aa:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80068ae:	e106      	b.n	8006abe <UART_SetConfig+0x2e6>
 80068b0:	68fb      	ldr	r3, [r7, #12]
 80068b2:	681b      	ldr	r3, [r3, #0]
 80068b4:	4a7c      	ldr	r2, [pc, #496]	; (8006aa8 <UART_SetConfig+0x2d0>)
 80068b6:	4293      	cmp	r3, r2
 80068b8:	d138      	bne.n	800692c <UART_SetConfig+0x154>
 80068ba:	4b7a      	ldr	r3, [pc, #488]	; (8006aa4 <UART_SetConfig+0x2cc>)
 80068bc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80068c0:	f003 030c 	and.w	r3, r3, #12
 80068c4:	2b0c      	cmp	r3, #12
 80068c6:	d82d      	bhi.n	8006924 <UART_SetConfig+0x14c>
 80068c8:	a201      	add	r2, pc, #4	; (adr r2, 80068d0 <UART_SetConfig+0xf8>)
 80068ca:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80068ce:	bf00      	nop
 80068d0:	08006905 	.word	0x08006905
 80068d4:	08006925 	.word	0x08006925
 80068d8:	08006925 	.word	0x08006925
 80068dc:	08006925 	.word	0x08006925
 80068e0:	08006915 	.word	0x08006915
 80068e4:	08006925 	.word	0x08006925
 80068e8:	08006925 	.word	0x08006925
 80068ec:	08006925 	.word	0x08006925
 80068f0:	0800690d 	.word	0x0800690d
 80068f4:	08006925 	.word	0x08006925
 80068f8:	08006925 	.word	0x08006925
 80068fc:	08006925 	.word	0x08006925
 8006900:	0800691d 	.word	0x0800691d
 8006904:	2300      	movs	r3, #0
 8006906:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800690a:	e0d8      	b.n	8006abe <UART_SetConfig+0x2e6>
 800690c:	2302      	movs	r3, #2
 800690e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006912:	e0d4      	b.n	8006abe <UART_SetConfig+0x2e6>
 8006914:	2304      	movs	r3, #4
 8006916:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800691a:	e0d0      	b.n	8006abe <UART_SetConfig+0x2e6>
 800691c:	2308      	movs	r3, #8
 800691e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006922:	e0cc      	b.n	8006abe <UART_SetConfig+0x2e6>
 8006924:	2310      	movs	r3, #16
 8006926:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800692a:	e0c8      	b.n	8006abe <UART_SetConfig+0x2e6>
 800692c:	68fb      	ldr	r3, [r7, #12]
 800692e:	681b      	ldr	r3, [r3, #0]
 8006930:	4a5e      	ldr	r2, [pc, #376]	; (8006aac <UART_SetConfig+0x2d4>)
 8006932:	4293      	cmp	r3, r2
 8006934:	d125      	bne.n	8006982 <UART_SetConfig+0x1aa>
 8006936:	4b5b      	ldr	r3, [pc, #364]	; (8006aa4 <UART_SetConfig+0x2cc>)
 8006938:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800693c:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8006940:	2b30      	cmp	r3, #48	; 0x30
 8006942:	d016      	beq.n	8006972 <UART_SetConfig+0x19a>
 8006944:	2b30      	cmp	r3, #48	; 0x30
 8006946:	d818      	bhi.n	800697a <UART_SetConfig+0x1a2>
 8006948:	2b20      	cmp	r3, #32
 800694a:	d00a      	beq.n	8006962 <UART_SetConfig+0x18a>
 800694c:	2b20      	cmp	r3, #32
 800694e:	d814      	bhi.n	800697a <UART_SetConfig+0x1a2>
 8006950:	2b00      	cmp	r3, #0
 8006952:	d002      	beq.n	800695a <UART_SetConfig+0x182>
 8006954:	2b10      	cmp	r3, #16
 8006956:	d008      	beq.n	800696a <UART_SetConfig+0x192>
 8006958:	e00f      	b.n	800697a <UART_SetConfig+0x1a2>
 800695a:	2300      	movs	r3, #0
 800695c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006960:	e0ad      	b.n	8006abe <UART_SetConfig+0x2e6>
 8006962:	2302      	movs	r3, #2
 8006964:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006968:	e0a9      	b.n	8006abe <UART_SetConfig+0x2e6>
 800696a:	2304      	movs	r3, #4
 800696c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006970:	e0a5      	b.n	8006abe <UART_SetConfig+0x2e6>
 8006972:	2308      	movs	r3, #8
 8006974:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006978:	e0a1      	b.n	8006abe <UART_SetConfig+0x2e6>
 800697a:	2310      	movs	r3, #16
 800697c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006980:	e09d      	b.n	8006abe <UART_SetConfig+0x2e6>
 8006982:	68fb      	ldr	r3, [r7, #12]
 8006984:	681b      	ldr	r3, [r3, #0]
 8006986:	4a4a      	ldr	r2, [pc, #296]	; (8006ab0 <UART_SetConfig+0x2d8>)
 8006988:	4293      	cmp	r3, r2
 800698a:	d125      	bne.n	80069d8 <UART_SetConfig+0x200>
 800698c:	4b45      	ldr	r3, [pc, #276]	; (8006aa4 <UART_SetConfig+0x2cc>)
 800698e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006992:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8006996:	2bc0      	cmp	r3, #192	; 0xc0
 8006998:	d016      	beq.n	80069c8 <UART_SetConfig+0x1f0>
 800699a:	2bc0      	cmp	r3, #192	; 0xc0
 800699c:	d818      	bhi.n	80069d0 <UART_SetConfig+0x1f8>
 800699e:	2b80      	cmp	r3, #128	; 0x80
 80069a0:	d00a      	beq.n	80069b8 <UART_SetConfig+0x1e0>
 80069a2:	2b80      	cmp	r3, #128	; 0x80
 80069a4:	d814      	bhi.n	80069d0 <UART_SetConfig+0x1f8>
 80069a6:	2b00      	cmp	r3, #0
 80069a8:	d002      	beq.n	80069b0 <UART_SetConfig+0x1d8>
 80069aa:	2b40      	cmp	r3, #64	; 0x40
 80069ac:	d008      	beq.n	80069c0 <UART_SetConfig+0x1e8>
 80069ae:	e00f      	b.n	80069d0 <UART_SetConfig+0x1f8>
 80069b0:	2300      	movs	r3, #0
 80069b2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80069b6:	e082      	b.n	8006abe <UART_SetConfig+0x2e6>
 80069b8:	2302      	movs	r3, #2
 80069ba:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80069be:	e07e      	b.n	8006abe <UART_SetConfig+0x2e6>
 80069c0:	2304      	movs	r3, #4
 80069c2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80069c6:	e07a      	b.n	8006abe <UART_SetConfig+0x2e6>
 80069c8:	2308      	movs	r3, #8
 80069ca:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80069ce:	e076      	b.n	8006abe <UART_SetConfig+0x2e6>
 80069d0:	2310      	movs	r3, #16
 80069d2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80069d6:	e072      	b.n	8006abe <UART_SetConfig+0x2e6>
 80069d8:	68fb      	ldr	r3, [r7, #12]
 80069da:	681b      	ldr	r3, [r3, #0]
 80069dc:	4a35      	ldr	r2, [pc, #212]	; (8006ab4 <UART_SetConfig+0x2dc>)
 80069de:	4293      	cmp	r3, r2
 80069e0:	d12a      	bne.n	8006a38 <UART_SetConfig+0x260>
 80069e2:	4b30      	ldr	r3, [pc, #192]	; (8006aa4 <UART_SetConfig+0x2cc>)
 80069e4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80069e8:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80069ec:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80069f0:	d01a      	beq.n	8006a28 <UART_SetConfig+0x250>
 80069f2:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80069f6:	d81b      	bhi.n	8006a30 <UART_SetConfig+0x258>
 80069f8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80069fc:	d00c      	beq.n	8006a18 <UART_SetConfig+0x240>
 80069fe:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006a02:	d815      	bhi.n	8006a30 <UART_SetConfig+0x258>
 8006a04:	2b00      	cmp	r3, #0
 8006a06:	d003      	beq.n	8006a10 <UART_SetConfig+0x238>
 8006a08:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006a0c:	d008      	beq.n	8006a20 <UART_SetConfig+0x248>
 8006a0e:	e00f      	b.n	8006a30 <UART_SetConfig+0x258>
 8006a10:	2300      	movs	r3, #0
 8006a12:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006a16:	e052      	b.n	8006abe <UART_SetConfig+0x2e6>
 8006a18:	2302      	movs	r3, #2
 8006a1a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006a1e:	e04e      	b.n	8006abe <UART_SetConfig+0x2e6>
 8006a20:	2304      	movs	r3, #4
 8006a22:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006a26:	e04a      	b.n	8006abe <UART_SetConfig+0x2e6>
 8006a28:	2308      	movs	r3, #8
 8006a2a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006a2e:	e046      	b.n	8006abe <UART_SetConfig+0x2e6>
 8006a30:	2310      	movs	r3, #16
 8006a32:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006a36:	e042      	b.n	8006abe <UART_SetConfig+0x2e6>
 8006a38:	68fb      	ldr	r3, [r7, #12]
 8006a3a:	681b      	ldr	r3, [r3, #0]
 8006a3c:	4a17      	ldr	r2, [pc, #92]	; (8006a9c <UART_SetConfig+0x2c4>)
 8006a3e:	4293      	cmp	r3, r2
 8006a40:	d13a      	bne.n	8006ab8 <UART_SetConfig+0x2e0>
 8006a42:	4b18      	ldr	r3, [pc, #96]	; (8006aa4 <UART_SetConfig+0x2cc>)
 8006a44:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006a48:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8006a4c:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8006a50:	d01a      	beq.n	8006a88 <UART_SetConfig+0x2b0>
 8006a52:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8006a56:	d81b      	bhi.n	8006a90 <UART_SetConfig+0x2b8>
 8006a58:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006a5c:	d00c      	beq.n	8006a78 <UART_SetConfig+0x2a0>
 8006a5e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006a62:	d815      	bhi.n	8006a90 <UART_SetConfig+0x2b8>
 8006a64:	2b00      	cmp	r3, #0
 8006a66:	d003      	beq.n	8006a70 <UART_SetConfig+0x298>
 8006a68:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006a6c:	d008      	beq.n	8006a80 <UART_SetConfig+0x2a8>
 8006a6e:	e00f      	b.n	8006a90 <UART_SetConfig+0x2b8>
 8006a70:	2300      	movs	r3, #0
 8006a72:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006a76:	e022      	b.n	8006abe <UART_SetConfig+0x2e6>
 8006a78:	2302      	movs	r3, #2
 8006a7a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006a7e:	e01e      	b.n	8006abe <UART_SetConfig+0x2e6>
 8006a80:	2304      	movs	r3, #4
 8006a82:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006a86:	e01a      	b.n	8006abe <UART_SetConfig+0x2e6>
 8006a88:	2308      	movs	r3, #8
 8006a8a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006a8e:	e016      	b.n	8006abe <UART_SetConfig+0x2e6>
 8006a90:	2310      	movs	r3, #16
 8006a92:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006a96:	e012      	b.n	8006abe <UART_SetConfig+0x2e6>
 8006a98:	efff69f3 	.word	0xefff69f3
 8006a9c:	40008000 	.word	0x40008000
 8006aa0:	40013800 	.word	0x40013800
 8006aa4:	40021000 	.word	0x40021000
 8006aa8:	40004400 	.word	0x40004400
 8006aac:	40004800 	.word	0x40004800
 8006ab0:	40004c00 	.word	0x40004c00
 8006ab4:	40005000 	.word	0x40005000
 8006ab8:	2310      	movs	r3, #16
 8006aba:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

	/* Check LPUART instance */
	if (UART_INSTANCE_LOWPOWER(huart)) {
 8006abe:	68fb      	ldr	r3, [r7, #12]
 8006ac0:	681b      	ldr	r3, [r3, #0]
 8006ac2:	4a9f      	ldr	r2, [pc, #636]	; (8006d40 <UART_SetConfig+0x568>)
 8006ac4:	4293      	cmp	r3, r2
 8006ac6:	d17a      	bne.n	8006bbe <UART_SetConfig+0x3e6>
		/* Retrieve frequency clock */
		switch (clocksource) {
 8006ac8:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8006acc:	2b08      	cmp	r3, #8
 8006ace:	d824      	bhi.n	8006b1a <UART_SetConfig+0x342>
 8006ad0:	a201      	add	r2, pc, #4	; (adr r2, 8006ad8 <UART_SetConfig+0x300>)
 8006ad2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006ad6:	bf00      	nop
 8006ad8:	08006afd 	.word	0x08006afd
 8006adc:	08006b1b 	.word	0x08006b1b
 8006ae0:	08006b05 	.word	0x08006b05
 8006ae4:	08006b1b 	.word	0x08006b1b
 8006ae8:	08006b0b 	.word	0x08006b0b
 8006aec:	08006b1b 	.word	0x08006b1b
 8006af0:	08006b1b 	.word	0x08006b1b
 8006af4:	08006b1b 	.word	0x08006b1b
 8006af8:	08006b13 	.word	0x08006b13
		case UART_CLOCKSOURCE_PCLK1:
			pclk = HAL_RCC_GetPCLK1Freq();
 8006afc:	f7fe fa10 	bl	8004f20 <HAL_RCC_GetPCLK1Freq>
 8006b00:	61f8      	str	r0, [r7, #28]
			break;
 8006b02:	e010      	b.n	8006b26 <UART_SetConfig+0x34e>
		case UART_CLOCKSOURCE_HSI:
			pclk = (uint32_t) HSI_VALUE;
 8006b04:	4b8f      	ldr	r3, [pc, #572]	; (8006d44 <UART_SetConfig+0x56c>)
 8006b06:	61fb      	str	r3, [r7, #28]
			break;
 8006b08:	e00d      	b.n	8006b26 <UART_SetConfig+0x34e>
		case UART_CLOCKSOURCE_SYSCLK:
			pclk = HAL_RCC_GetSysClockFreq();
 8006b0a:	f7fe f971 	bl	8004df0 <HAL_RCC_GetSysClockFreq>
 8006b0e:	61f8      	str	r0, [r7, #28]
			break;
 8006b10:	e009      	b.n	8006b26 <UART_SetConfig+0x34e>
		case UART_CLOCKSOURCE_LSE:
			pclk = (uint32_t) LSE_VALUE;
 8006b12:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8006b16:	61fb      	str	r3, [r7, #28]
			break;
 8006b18:	e005      	b.n	8006b26 <UART_SetConfig+0x34e>
		default:
			pclk = 0U;
 8006b1a:	2300      	movs	r3, #0
 8006b1c:	61fb      	str	r3, [r7, #28]
			ret = HAL_ERROR;
 8006b1e:	2301      	movs	r3, #1
 8006b20:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
			break;
 8006b24:	bf00      	nop
		}

		/* If proper clock source reported */
		if (pclk != 0U) {
 8006b26:	69fb      	ldr	r3, [r7, #28]
 8006b28:	2b00      	cmp	r3, #0
 8006b2a:	f000 80fb 	beq.w	8006d24 <UART_SetConfig+0x54c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
			/* No Prescaler applicable */
			/* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
			if ((pclk < (3U * huart->Init.BaudRate))
 8006b2e:	68fb      	ldr	r3, [r7, #12]
 8006b30:	685a      	ldr	r2, [r3, #4]
 8006b32:	4613      	mov	r3, r2
 8006b34:	005b      	lsls	r3, r3, #1
 8006b36:	4413      	add	r3, r2
 8006b38:	69fa      	ldr	r2, [r7, #28]
 8006b3a:	429a      	cmp	r2, r3
 8006b3c:	d305      	bcc.n	8006b4a <UART_SetConfig+0x372>
					|| (pclk > (4096U * huart->Init.BaudRate))) {
 8006b3e:	68fb      	ldr	r3, [r7, #12]
 8006b40:	685b      	ldr	r3, [r3, #4]
 8006b42:	031b      	lsls	r3, r3, #12
 8006b44:	69fa      	ldr	r2, [r7, #28]
 8006b46:	429a      	cmp	r2, r3
 8006b48:	d903      	bls.n	8006b52 <UART_SetConfig+0x37a>
				ret = HAL_ERROR;
 8006b4a:	2301      	movs	r3, #1
 8006b4c:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8006b50:	e0e8      	b.n	8006d24 <UART_SetConfig+0x54c>
			} else {
				usartdiv = (uint32_t) (UART_DIV_LPUART(pclk,
 8006b52:	69fb      	ldr	r3, [r7, #28]
 8006b54:	2200      	movs	r2, #0
 8006b56:	461c      	mov	r4, r3
 8006b58:	4615      	mov	r5, r2
 8006b5a:	f04f 0200 	mov.w	r2, #0
 8006b5e:	f04f 0300 	mov.w	r3, #0
 8006b62:	022b      	lsls	r3, r5, #8
 8006b64:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 8006b68:	0222      	lsls	r2, r4, #8
 8006b6a:	68f9      	ldr	r1, [r7, #12]
 8006b6c:	6849      	ldr	r1, [r1, #4]
 8006b6e:	0849      	lsrs	r1, r1, #1
 8006b70:	2000      	movs	r0, #0
 8006b72:	4688      	mov	r8, r1
 8006b74:	4681      	mov	r9, r0
 8006b76:	eb12 0a08 	adds.w	sl, r2, r8
 8006b7a:	eb43 0b09 	adc.w	fp, r3, r9
 8006b7e:	68fb      	ldr	r3, [r7, #12]
 8006b80:	685b      	ldr	r3, [r3, #4]
 8006b82:	2200      	movs	r2, #0
 8006b84:	603b      	str	r3, [r7, #0]
 8006b86:	607a      	str	r2, [r7, #4]
 8006b88:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006b8c:	4650      	mov	r0, sl
 8006b8e:	4659      	mov	r1, fp
 8006b90:	f7f9 fb76 	bl	8000280 <__aeabi_uldivmod>
 8006b94:	4602      	mov	r2, r0
 8006b96:	460b      	mov	r3, r1
 8006b98:	4613      	mov	r3, r2
 8006b9a:	61bb      	str	r3, [r7, #24]
						huart->Init.BaudRate));
				if ((usartdiv >= LPUART_BRR_MIN)
 8006b9c:	69bb      	ldr	r3, [r7, #24]
 8006b9e:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8006ba2:	d308      	bcc.n	8006bb6 <UART_SetConfig+0x3de>
						&& (usartdiv <= LPUART_BRR_MAX)) {
 8006ba4:	69bb      	ldr	r3, [r7, #24]
 8006ba6:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8006baa:	d204      	bcs.n	8006bb6 <UART_SetConfig+0x3de>
					huart->Instance->BRR = usartdiv;
 8006bac:	68fb      	ldr	r3, [r7, #12]
 8006bae:	681b      	ldr	r3, [r3, #0]
 8006bb0:	69ba      	ldr	r2, [r7, #24]
 8006bb2:	60da      	str	r2, [r3, #12]
 8006bb4:	e0b6      	b.n	8006d24 <UART_SetConfig+0x54c>
				} else {
					ret = HAL_ERROR;
 8006bb6:	2301      	movs	r3, #1
 8006bb8:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8006bbc:	e0b2      	b.n	8006d24 <UART_SetConfig+0x54c>
			} /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
		} /* if (pclk != 0) */
	}
	/* Check UART Over Sampling to set Baud Rate Register */
	else if (huart->Init.OverSampling == UART_OVERSAMPLING_8) {
 8006bbe:	68fb      	ldr	r3, [r7, #12]
 8006bc0:	69db      	ldr	r3, [r3, #28]
 8006bc2:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006bc6:	d15e      	bne.n	8006c86 <UART_SetConfig+0x4ae>
		switch (clocksource) {
 8006bc8:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8006bcc:	2b08      	cmp	r3, #8
 8006bce:	d828      	bhi.n	8006c22 <UART_SetConfig+0x44a>
 8006bd0:	a201      	add	r2, pc, #4	; (adr r2, 8006bd8 <UART_SetConfig+0x400>)
 8006bd2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006bd6:	bf00      	nop
 8006bd8:	08006bfd 	.word	0x08006bfd
 8006bdc:	08006c05 	.word	0x08006c05
 8006be0:	08006c0d 	.word	0x08006c0d
 8006be4:	08006c23 	.word	0x08006c23
 8006be8:	08006c13 	.word	0x08006c13
 8006bec:	08006c23 	.word	0x08006c23
 8006bf0:	08006c23 	.word	0x08006c23
 8006bf4:	08006c23 	.word	0x08006c23
 8006bf8:	08006c1b 	.word	0x08006c1b
		case UART_CLOCKSOURCE_PCLK1:
			pclk = HAL_RCC_GetPCLK1Freq();
 8006bfc:	f7fe f990 	bl	8004f20 <HAL_RCC_GetPCLK1Freq>
 8006c00:	61f8      	str	r0, [r7, #28]
			break;
 8006c02:	e014      	b.n	8006c2e <UART_SetConfig+0x456>
		case UART_CLOCKSOURCE_PCLK2:
			pclk = HAL_RCC_GetPCLK2Freq();
 8006c04:	f7fe f9a2 	bl	8004f4c <HAL_RCC_GetPCLK2Freq>
 8006c08:	61f8      	str	r0, [r7, #28]
			break;
 8006c0a:	e010      	b.n	8006c2e <UART_SetConfig+0x456>
		case UART_CLOCKSOURCE_HSI:
			pclk = (uint32_t) HSI_VALUE;
 8006c0c:	4b4d      	ldr	r3, [pc, #308]	; (8006d44 <UART_SetConfig+0x56c>)
 8006c0e:	61fb      	str	r3, [r7, #28]
			break;
 8006c10:	e00d      	b.n	8006c2e <UART_SetConfig+0x456>
		case UART_CLOCKSOURCE_SYSCLK:
			pclk = HAL_RCC_GetSysClockFreq();
 8006c12:	f7fe f8ed 	bl	8004df0 <HAL_RCC_GetSysClockFreq>
 8006c16:	61f8      	str	r0, [r7, #28]
			break;
 8006c18:	e009      	b.n	8006c2e <UART_SetConfig+0x456>
		case UART_CLOCKSOURCE_LSE:
			pclk = (uint32_t) LSE_VALUE;
 8006c1a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8006c1e:	61fb      	str	r3, [r7, #28]
			break;
 8006c20:	e005      	b.n	8006c2e <UART_SetConfig+0x456>
		default:
			pclk = 0U;
 8006c22:	2300      	movs	r3, #0
 8006c24:	61fb      	str	r3, [r7, #28]
			ret = HAL_ERROR;
 8006c26:	2301      	movs	r3, #1
 8006c28:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
			break;
 8006c2c:	bf00      	nop
		}

		/* USARTDIV must be greater than or equal to 0d16 */
		if (pclk != 0U) {
 8006c2e:	69fb      	ldr	r3, [r7, #28]
 8006c30:	2b00      	cmp	r3, #0
 8006c32:	d077      	beq.n	8006d24 <UART_SetConfig+0x54c>
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
			usartdiv = (uint32_t) (UART_DIV_SAMPLING8(pclk,
 8006c34:	69fb      	ldr	r3, [r7, #28]
 8006c36:	005a      	lsls	r2, r3, #1
 8006c38:	68fb      	ldr	r3, [r7, #12]
 8006c3a:	685b      	ldr	r3, [r3, #4]
 8006c3c:	085b      	lsrs	r3, r3, #1
 8006c3e:	441a      	add	r2, r3
 8006c40:	68fb      	ldr	r3, [r7, #12]
 8006c42:	685b      	ldr	r3, [r3, #4]
 8006c44:	fbb2 f3f3 	udiv	r3, r2, r3
 8006c48:	61bb      	str	r3, [r7, #24]
					huart->Init.BaudRate));
#endif /* USART_PRESC_PRESCALER */
			if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX)) {
 8006c4a:	69bb      	ldr	r3, [r7, #24]
 8006c4c:	2b0f      	cmp	r3, #15
 8006c4e:	d916      	bls.n	8006c7e <UART_SetConfig+0x4a6>
 8006c50:	69bb      	ldr	r3, [r7, #24]
 8006c52:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006c56:	d212      	bcs.n	8006c7e <UART_SetConfig+0x4a6>
				brrtemp = (uint16_t) (usartdiv & 0xFFF0U);
 8006c58:	69bb      	ldr	r3, [r7, #24]
 8006c5a:	b29b      	uxth	r3, r3
 8006c5c:	f023 030f 	bic.w	r3, r3, #15
 8006c60:	82fb      	strh	r3, [r7, #22]
				brrtemp |= (uint16_t) ((usartdiv & (uint16_t) 0x000FU) >> 1U);
 8006c62:	69bb      	ldr	r3, [r7, #24]
 8006c64:	085b      	lsrs	r3, r3, #1
 8006c66:	b29b      	uxth	r3, r3
 8006c68:	f003 0307 	and.w	r3, r3, #7
 8006c6c:	b29a      	uxth	r2, r3
 8006c6e:	8afb      	ldrh	r3, [r7, #22]
 8006c70:	4313      	orrs	r3, r2
 8006c72:	82fb      	strh	r3, [r7, #22]
				huart->Instance->BRR = brrtemp;
 8006c74:	68fb      	ldr	r3, [r7, #12]
 8006c76:	681b      	ldr	r3, [r3, #0]
 8006c78:	8afa      	ldrh	r2, [r7, #22]
 8006c7a:	60da      	str	r2, [r3, #12]
 8006c7c:	e052      	b.n	8006d24 <UART_SetConfig+0x54c>
			} else {
				ret = HAL_ERROR;
 8006c7e:	2301      	movs	r3, #1
 8006c80:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8006c84:	e04e      	b.n	8006d24 <UART_SetConfig+0x54c>
			}
		}
	} else {
		switch (clocksource) {
 8006c86:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8006c8a:	2b08      	cmp	r3, #8
 8006c8c:	d827      	bhi.n	8006cde <UART_SetConfig+0x506>
 8006c8e:	a201      	add	r2, pc, #4	; (adr r2, 8006c94 <UART_SetConfig+0x4bc>)
 8006c90:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006c94:	08006cb9 	.word	0x08006cb9
 8006c98:	08006cc1 	.word	0x08006cc1
 8006c9c:	08006cc9 	.word	0x08006cc9
 8006ca0:	08006cdf 	.word	0x08006cdf
 8006ca4:	08006ccf 	.word	0x08006ccf
 8006ca8:	08006cdf 	.word	0x08006cdf
 8006cac:	08006cdf 	.word	0x08006cdf
 8006cb0:	08006cdf 	.word	0x08006cdf
 8006cb4:	08006cd7 	.word	0x08006cd7
		case UART_CLOCKSOURCE_PCLK1:
			pclk = HAL_RCC_GetPCLK1Freq();
 8006cb8:	f7fe f932 	bl	8004f20 <HAL_RCC_GetPCLK1Freq>
 8006cbc:	61f8      	str	r0, [r7, #28]
			break;
 8006cbe:	e014      	b.n	8006cea <UART_SetConfig+0x512>
		case UART_CLOCKSOURCE_PCLK2:
			pclk = HAL_RCC_GetPCLK2Freq();
 8006cc0:	f7fe f944 	bl	8004f4c <HAL_RCC_GetPCLK2Freq>
 8006cc4:	61f8      	str	r0, [r7, #28]
			break;
 8006cc6:	e010      	b.n	8006cea <UART_SetConfig+0x512>
		case UART_CLOCKSOURCE_HSI:
			pclk = (uint32_t) HSI_VALUE;
 8006cc8:	4b1e      	ldr	r3, [pc, #120]	; (8006d44 <UART_SetConfig+0x56c>)
 8006cca:	61fb      	str	r3, [r7, #28]
			break;
 8006ccc:	e00d      	b.n	8006cea <UART_SetConfig+0x512>
		case UART_CLOCKSOURCE_SYSCLK:
			pclk = HAL_RCC_GetSysClockFreq();
 8006cce:	f7fe f88f 	bl	8004df0 <HAL_RCC_GetSysClockFreq>
 8006cd2:	61f8      	str	r0, [r7, #28]
			break;
 8006cd4:	e009      	b.n	8006cea <UART_SetConfig+0x512>
		case UART_CLOCKSOURCE_LSE:
			pclk = (uint32_t) LSE_VALUE;
 8006cd6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8006cda:	61fb      	str	r3, [r7, #28]
			break;
 8006cdc:	e005      	b.n	8006cea <UART_SetConfig+0x512>
		default:
			pclk = 0U;
 8006cde:	2300      	movs	r3, #0
 8006ce0:	61fb      	str	r3, [r7, #28]
			ret = HAL_ERROR;
 8006ce2:	2301      	movs	r3, #1
 8006ce4:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
			break;
 8006ce8:	bf00      	nop
		}

		if (pclk != 0U) {
 8006cea:	69fb      	ldr	r3, [r7, #28]
 8006cec:	2b00      	cmp	r3, #0
 8006cee:	d019      	beq.n	8006d24 <UART_SetConfig+0x54c>
			/* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
			usartdiv = (uint32_t) (UART_DIV_SAMPLING16(pclk,
 8006cf0:	68fb      	ldr	r3, [r7, #12]
 8006cf2:	685b      	ldr	r3, [r3, #4]
 8006cf4:	085a      	lsrs	r2, r3, #1
 8006cf6:	69fb      	ldr	r3, [r7, #28]
 8006cf8:	441a      	add	r2, r3
 8006cfa:	68fb      	ldr	r3, [r7, #12]
 8006cfc:	685b      	ldr	r3, [r3, #4]
 8006cfe:	fbb2 f3f3 	udiv	r3, r2, r3
 8006d02:	61bb      	str	r3, [r7, #24]
					huart->Init.BaudRate));
#endif /* USART_PRESC_PRESCALER */
			if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX)) {
 8006d04:	69bb      	ldr	r3, [r7, #24]
 8006d06:	2b0f      	cmp	r3, #15
 8006d08:	d909      	bls.n	8006d1e <UART_SetConfig+0x546>
 8006d0a:	69bb      	ldr	r3, [r7, #24]
 8006d0c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006d10:	d205      	bcs.n	8006d1e <UART_SetConfig+0x546>
				huart->Instance->BRR = (uint16_t) usartdiv;
 8006d12:	69bb      	ldr	r3, [r7, #24]
 8006d14:	b29a      	uxth	r2, r3
 8006d16:	68fb      	ldr	r3, [r7, #12]
 8006d18:	681b      	ldr	r3, [r3, #0]
 8006d1a:	60da      	str	r2, [r3, #12]
 8006d1c:	e002      	b.n	8006d24 <UART_SetConfig+0x54c>
			} else {
				ret = HAL_ERROR;
 8006d1e:	2301      	movs	r3, #1
 8006d20:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

	/* Clear ISR function pointers */
	huart->RxISR = NULL;
 8006d24:	68fb      	ldr	r3, [r7, #12]
 8006d26:	2200      	movs	r2, #0
 8006d28:	669a      	str	r2, [r3, #104]	; 0x68
	huart->TxISR = NULL;
 8006d2a:	68fb      	ldr	r3, [r7, #12]
 8006d2c:	2200      	movs	r2, #0
 8006d2e:	66da      	str	r2, [r3, #108]	; 0x6c

	return ret;
 8006d30:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
}
 8006d34:	4618      	mov	r0, r3
 8006d36:	3728      	adds	r7, #40	; 0x28
 8006d38:	46bd      	mov	sp, r7
 8006d3a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006d3e:	bf00      	nop
 8006d40:	40008000 	.word	0x40008000
 8006d44:	00f42400 	.word	0x00f42400

08006d48 <UART_AdvFeatureConfig>:
/**
 * @brief Configure the UART peripheral advanced features.
 * @param huart UART handle.
 * @retval None
 */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart) {
 8006d48:	b480      	push	{r7}
 8006d4a:	b083      	sub	sp, #12
 8006d4c:	af00      	add	r7, sp, #0
 8006d4e:	6078      	str	r0, [r7, #4]
	/* Check whether the set of advanced features to configure is properly set */
	assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

	/* if required, configure RX/TX pins swap */
	if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit,
 8006d50:	687b      	ldr	r3, [r7, #4]
 8006d52:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006d54:	f003 0308 	and.w	r3, r3, #8
 8006d58:	2b00      	cmp	r3, #0
 8006d5a:	d00a      	beq.n	8006d72 <UART_AdvFeatureConfig+0x2a>
			UART_ADVFEATURE_SWAP_INIT)) {
		assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
		MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP,
 8006d5c:	687b      	ldr	r3, [r7, #4]
 8006d5e:	681b      	ldr	r3, [r3, #0]
 8006d60:	685b      	ldr	r3, [r3, #4]
 8006d62:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8006d66:	687b      	ldr	r3, [r7, #4]
 8006d68:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8006d6a:	687b      	ldr	r3, [r7, #4]
 8006d6c:	681b      	ldr	r3, [r3, #0]
 8006d6e:	430a      	orrs	r2, r1
 8006d70:	605a      	str	r2, [r3, #4]
				huart->AdvancedInit.Swap);
	}

	/* if required, configure TX pin active level inversion */
	if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit,
 8006d72:	687b      	ldr	r3, [r7, #4]
 8006d74:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006d76:	f003 0301 	and.w	r3, r3, #1
 8006d7a:	2b00      	cmp	r3, #0
 8006d7c:	d00a      	beq.n	8006d94 <UART_AdvFeatureConfig+0x4c>
			UART_ADVFEATURE_TXINVERT_INIT)) {
		assert_param(
				IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
		MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV,
 8006d7e:	687b      	ldr	r3, [r7, #4]
 8006d80:	681b      	ldr	r3, [r3, #0]
 8006d82:	685b      	ldr	r3, [r3, #4]
 8006d84:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8006d88:	687b      	ldr	r3, [r7, #4]
 8006d8a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8006d8c:	687b      	ldr	r3, [r7, #4]
 8006d8e:	681b      	ldr	r3, [r3, #0]
 8006d90:	430a      	orrs	r2, r1
 8006d92:	605a      	str	r2, [r3, #4]
				huart->AdvancedInit.TxPinLevelInvert);
	}

	/* if required, configure RX pin active level inversion */
	if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit,
 8006d94:	687b      	ldr	r3, [r7, #4]
 8006d96:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006d98:	f003 0302 	and.w	r3, r3, #2
 8006d9c:	2b00      	cmp	r3, #0
 8006d9e:	d00a      	beq.n	8006db6 <UART_AdvFeatureConfig+0x6e>
			UART_ADVFEATURE_RXINVERT_INIT)) {
		assert_param(
				IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
		MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV,
 8006da0:	687b      	ldr	r3, [r7, #4]
 8006da2:	681b      	ldr	r3, [r3, #0]
 8006da4:	685b      	ldr	r3, [r3, #4]
 8006da6:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8006daa:	687b      	ldr	r3, [r7, #4]
 8006dac:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006dae:	687b      	ldr	r3, [r7, #4]
 8006db0:	681b      	ldr	r3, [r3, #0]
 8006db2:	430a      	orrs	r2, r1
 8006db4:	605a      	str	r2, [r3, #4]
				huart->AdvancedInit.RxPinLevelInvert);
	}

	/* if required, configure data inversion */
	if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit,
 8006db6:	687b      	ldr	r3, [r7, #4]
 8006db8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006dba:	f003 0304 	and.w	r3, r3, #4
 8006dbe:	2b00      	cmp	r3, #0
 8006dc0:	d00a      	beq.n	8006dd8 <UART_AdvFeatureConfig+0x90>
			UART_ADVFEATURE_DATAINVERT_INIT)) {
		assert_param(
				IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
		MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV,
 8006dc2:	687b      	ldr	r3, [r7, #4]
 8006dc4:	681b      	ldr	r3, [r3, #0]
 8006dc6:	685b      	ldr	r3, [r3, #4]
 8006dc8:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8006dcc:	687b      	ldr	r3, [r7, #4]
 8006dce:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006dd0:	687b      	ldr	r3, [r7, #4]
 8006dd2:	681b      	ldr	r3, [r3, #0]
 8006dd4:	430a      	orrs	r2, r1
 8006dd6:	605a      	str	r2, [r3, #4]
				huart->AdvancedInit.DataInvert);
	}

	/* if required, configure RX overrun detection disabling */
	if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit,
 8006dd8:	687b      	ldr	r3, [r7, #4]
 8006dda:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006ddc:	f003 0310 	and.w	r3, r3, #16
 8006de0:	2b00      	cmp	r3, #0
 8006de2:	d00a      	beq.n	8006dfa <UART_AdvFeatureConfig+0xb2>
			UART_ADVFEATURE_RXOVERRUNDISABLE_INIT)) {
		assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
		MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS,
 8006de4:	687b      	ldr	r3, [r7, #4]
 8006de6:	681b      	ldr	r3, [r3, #0]
 8006de8:	689b      	ldr	r3, [r3, #8]
 8006dea:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8006dee:	687b      	ldr	r3, [r7, #4]
 8006df0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006df2:	687b      	ldr	r3, [r7, #4]
 8006df4:	681b      	ldr	r3, [r3, #0]
 8006df6:	430a      	orrs	r2, r1
 8006df8:	609a      	str	r2, [r3, #8]
				huart->AdvancedInit.OverrunDisable);
	}

	/* if required, configure DMA disabling on reception error */
	if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit,
 8006dfa:	687b      	ldr	r3, [r7, #4]
 8006dfc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006dfe:	f003 0320 	and.w	r3, r3, #32
 8006e02:	2b00      	cmp	r3, #0
 8006e04:	d00a      	beq.n	8006e1c <UART_AdvFeatureConfig+0xd4>
			UART_ADVFEATURE_DMADISABLEONERROR_INIT)) {
		assert_param(
				IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
		MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE,
 8006e06:	687b      	ldr	r3, [r7, #4]
 8006e08:	681b      	ldr	r3, [r3, #0]
 8006e0a:	689b      	ldr	r3, [r3, #8]
 8006e0c:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8006e10:	687b      	ldr	r3, [r7, #4]
 8006e12:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8006e14:	687b      	ldr	r3, [r7, #4]
 8006e16:	681b      	ldr	r3, [r3, #0]
 8006e18:	430a      	orrs	r2, r1
 8006e1a:	609a      	str	r2, [r3, #8]
				huart->AdvancedInit.DMADisableonRxError);
	}

	/* if required, configure auto Baud rate detection scheme */
	if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit,
 8006e1c:	687b      	ldr	r3, [r7, #4]
 8006e1e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006e20:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006e24:	2b00      	cmp	r3, #0
 8006e26:	d01a      	beq.n	8006e5e <UART_AdvFeatureConfig+0x116>
			UART_ADVFEATURE_AUTOBAUDRATE_INIT)) {
		assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
		assert_param(
				IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
		MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN,
 8006e28:	687b      	ldr	r3, [r7, #4]
 8006e2a:	681b      	ldr	r3, [r3, #0]
 8006e2c:	685b      	ldr	r3, [r3, #4]
 8006e2e:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8006e32:	687b      	ldr	r3, [r7, #4]
 8006e34:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8006e36:	687b      	ldr	r3, [r7, #4]
 8006e38:	681b      	ldr	r3, [r3, #0]
 8006e3a:	430a      	orrs	r2, r1
 8006e3c:	605a      	str	r2, [r3, #4]
				huart->AdvancedInit.AutoBaudRateEnable);
		/* set auto Baudrate detection parameters if detection is enabled */
		if (huart->AdvancedInit.AutoBaudRateEnable
 8006e3e:	687b      	ldr	r3, [r7, #4]
 8006e40:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006e42:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8006e46:	d10a      	bne.n	8006e5e <UART_AdvFeatureConfig+0x116>
				== UART_ADVFEATURE_AUTOBAUDRATE_ENABLE) {
			assert_param(
					IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
			MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE,
 8006e48:	687b      	ldr	r3, [r7, #4]
 8006e4a:	681b      	ldr	r3, [r3, #0]
 8006e4c:	685b      	ldr	r3, [r3, #4]
 8006e4e:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8006e52:	687b      	ldr	r3, [r7, #4]
 8006e54:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8006e56:	687b      	ldr	r3, [r7, #4]
 8006e58:	681b      	ldr	r3, [r3, #0]
 8006e5a:	430a      	orrs	r2, r1
 8006e5c:	605a      	str	r2, [r3, #4]
					huart->AdvancedInit.AutoBaudRateMode);
		}
	}

	/* if required, configure MSB first on communication line */
	if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit,
 8006e5e:	687b      	ldr	r3, [r7, #4]
 8006e60:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006e62:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006e66:	2b00      	cmp	r3, #0
 8006e68:	d00a      	beq.n	8006e80 <UART_AdvFeatureConfig+0x138>
			UART_ADVFEATURE_MSBFIRST_INIT)) {
		assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
		MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST,
 8006e6a:	687b      	ldr	r3, [r7, #4]
 8006e6c:	681b      	ldr	r3, [r3, #0]
 8006e6e:	685b      	ldr	r3, [r3, #4]
 8006e70:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8006e74:	687b      	ldr	r3, [r7, #4]
 8006e76:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8006e78:	687b      	ldr	r3, [r7, #4]
 8006e7a:	681b      	ldr	r3, [r3, #0]
 8006e7c:	430a      	orrs	r2, r1
 8006e7e:	605a      	str	r2, [r3, #4]
				huart->AdvancedInit.MSBFirst);
	}
}
 8006e80:	bf00      	nop
 8006e82:	370c      	adds	r7, #12
 8006e84:	46bd      	mov	sp, r7
 8006e86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e8a:	4770      	bx	lr

08006e8c <UART_CheckIdleState>:
/**
 * @brief Check the UART Idle State.
 * @param huart UART handle.
 * @retval HAL status
 */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart) {
 8006e8c:	b580      	push	{r7, lr}
 8006e8e:	b098      	sub	sp, #96	; 0x60
 8006e90:	af02      	add	r7, sp, #8
 8006e92:	6078      	str	r0, [r7, #4]
	uint32_t tickstart;

	/* Initialize the UART ErrorCode */
	huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006e94:	687b      	ldr	r3, [r7, #4]
 8006e96:	2200      	movs	r2, #0
 8006e98:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

	/* Init tickstart for timeout management */
	tickstart = HAL_GetTick();
 8006e9c:	f7fa fa94 	bl	80013c8 <HAL_GetTick>
 8006ea0:	6578      	str	r0, [r7, #84]	; 0x54

	/* Check if the Transmitter is enabled */
	if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE) {
 8006ea2:	687b      	ldr	r3, [r7, #4]
 8006ea4:	681b      	ldr	r3, [r3, #0]
 8006ea6:	681b      	ldr	r3, [r3, #0]
 8006ea8:	f003 0308 	and.w	r3, r3, #8
 8006eac:	2b08      	cmp	r3, #8
 8006eae:	d12e      	bne.n	8006f0e <UART_CheckIdleState+0x82>
		/* Wait until TEACK flag is set */
		if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET,
 8006eb0:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8006eb4:	9300      	str	r3, [sp, #0]
 8006eb6:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8006eb8:	2200      	movs	r2, #0
 8006eba:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8006ebe:	6878      	ldr	r0, [r7, #4]
 8006ec0:	f000 f88c 	bl	8006fdc <UART_WaitOnFlagUntilTimeout>
 8006ec4:	4603      	mov	r3, r0
 8006ec6:	2b00      	cmp	r3, #0
 8006ec8:	d021      	beq.n	8006f0e <UART_CheckIdleState+0x82>
				tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK) {
			/* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
			ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8006eca:	687b      	ldr	r3, [r7, #4]
 8006ecc:	681b      	ldr	r3, [r3, #0]
 8006ece:	63bb      	str	r3, [r7, #56]	; 0x38
	__ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006ed0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006ed2:	e853 3f00 	ldrex	r3, [r3]
 8006ed6:	637b      	str	r3, [r7, #52]	; 0x34
	return (result);
 8006ed8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006eda:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006ede:	653b      	str	r3, [r7, #80]	; 0x50
 8006ee0:	687b      	ldr	r3, [r7, #4]
 8006ee2:	681b      	ldr	r3, [r3, #0]
 8006ee4:	461a      	mov	r2, r3
 8006ee6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8006ee8:	647b      	str	r3, [r7, #68]	; 0x44
 8006eea:	643a      	str	r2, [r7, #64]	; 0x40
	__ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006eec:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8006eee:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8006ef0:	e841 2300 	strex	r3, r2, [r1]
 8006ef4:	63fb      	str	r3, [r7, #60]	; 0x3c
	return (result);
 8006ef6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006ef8:	2b00      	cmp	r3, #0
 8006efa:	d1e6      	bne.n	8006eca <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

			huart->gState = HAL_UART_STATE_READY;
 8006efc:	687b      	ldr	r3, [r7, #4]
 8006efe:	2220      	movs	r2, #32
 8006f00:	67da      	str	r2, [r3, #124]	; 0x7c

			__HAL_UNLOCK(huart);
 8006f02:	687b      	ldr	r3, [r7, #4]
 8006f04:	2200      	movs	r2, #0
 8006f06:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

			/* Timeout occurred */
			return HAL_TIMEOUT;
 8006f0a:	2303      	movs	r3, #3
 8006f0c:	e062      	b.n	8006fd4 <UART_CheckIdleState+0x148>
		}
	}

	/* Check if the Receiver is enabled */
	if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE) {
 8006f0e:	687b      	ldr	r3, [r7, #4]
 8006f10:	681b      	ldr	r3, [r3, #0]
 8006f12:	681b      	ldr	r3, [r3, #0]
 8006f14:	f003 0304 	and.w	r3, r3, #4
 8006f18:	2b04      	cmp	r3, #4
 8006f1a:	d149      	bne.n	8006fb0 <UART_CheckIdleState+0x124>
		/* Wait until REACK flag is set */
		if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET,
 8006f1c:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8006f20:	9300      	str	r3, [sp, #0]
 8006f22:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8006f24:	2200      	movs	r2, #0
 8006f26:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8006f2a:	6878      	ldr	r0, [r7, #4]
 8006f2c:	f000 f856 	bl	8006fdc <UART_WaitOnFlagUntilTimeout>
 8006f30:	4603      	mov	r3, r0
 8006f32:	2b00      	cmp	r3, #0
 8006f34:	d03c      	beq.n	8006fb0 <UART_CheckIdleState+0x124>
			/* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
			 interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
			ATOMIC_CLEAR_BIT(huart->Instance->CR1,
 8006f36:	687b      	ldr	r3, [r7, #4]
 8006f38:	681b      	ldr	r3, [r3, #0]
 8006f3a:	627b      	str	r3, [r7, #36]	; 0x24
	__ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006f3c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006f3e:	e853 3f00 	ldrex	r3, [r3]
 8006f42:	623b      	str	r3, [r7, #32]
	return (result);
 8006f44:	6a3b      	ldr	r3, [r7, #32]
 8006f46:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8006f4a:	64fb      	str	r3, [r7, #76]	; 0x4c
 8006f4c:	687b      	ldr	r3, [r7, #4]
 8006f4e:	681b      	ldr	r3, [r3, #0]
 8006f50:	461a      	mov	r2, r3
 8006f52:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006f54:	633b      	str	r3, [r7, #48]	; 0x30
 8006f56:	62fa      	str	r2, [r7, #44]	; 0x2c
	__ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006f58:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8006f5a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006f5c:	e841 2300 	strex	r3, r2, [r1]
 8006f60:	62bb      	str	r3, [r7, #40]	; 0x28
	return (result);
 8006f62:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006f64:	2b00      	cmp	r3, #0
 8006f66:	d1e6      	bne.n	8006f36 <UART_CheckIdleState+0xaa>
					(USART_CR1_RXNEIE | USART_CR1_PEIE));
#endif /* USART_CR1_FIFOEN */
			ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006f68:	687b      	ldr	r3, [r7, #4]
 8006f6a:	681b      	ldr	r3, [r3, #0]
 8006f6c:	3308      	adds	r3, #8
 8006f6e:	613b      	str	r3, [r7, #16]
	__ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006f70:	693b      	ldr	r3, [r7, #16]
 8006f72:	e853 3f00 	ldrex	r3, [r3]
 8006f76:	60fb      	str	r3, [r7, #12]
	return (result);
 8006f78:	68fb      	ldr	r3, [r7, #12]
 8006f7a:	f023 0301 	bic.w	r3, r3, #1
 8006f7e:	64bb      	str	r3, [r7, #72]	; 0x48
 8006f80:	687b      	ldr	r3, [r7, #4]
 8006f82:	681b      	ldr	r3, [r3, #0]
 8006f84:	3308      	adds	r3, #8
 8006f86:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8006f88:	61fa      	str	r2, [r7, #28]
 8006f8a:	61bb      	str	r3, [r7, #24]
	__ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006f8c:	69b9      	ldr	r1, [r7, #24]
 8006f8e:	69fa      	ldr	r2, [r7, #28]
 8006f90:	e841 2300 	strex	r3, r2, [r1]
 8006f94:	617b      	str	r3, [r7, #20]
	return (result);
 8006f96:	697b      	ldr	r3, [r7, #20]
 8006f98:	2b00      	cmp	r3, #0
 8006f9a:	d1e5      	bne.n	8006f68 <UART_CheckIdleState+0xdc>

			huart->RxState = HAL_UART_STATE_READY;
 8006f9c:	687b      	ldr	r3, [r7, #4]
 8006f9e:	2220      	movs	r2, #32
 8006fa0:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

			__HAL_UNLOCK(huart);
 8006fa4:	687b      	ldr	r3, [r7, #4]
 8006fa6:	2200      	movs	r2, #0
 8006fa8:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

			/* Timeout occurred */
			return HAL_TIMEOUT;
 8006fac:	2303      	movs	r3, #3
 8006fae:	e011      	b.n	8006fd4 <UART_CheckIdleState+0x148>
		}
	}

	/* Initialize the UART State */
	huart->gState = HAL_UART_STATE_READY;
 8006fb0:	687b      	ldr	r3, [r7, #4]
 8006fb2:	2220      	movs	r2, #32
 8006fb4:	67da      	str	r2, [r3, #124]	; 0x7c
	huart->RxState = HAL_UART_STATE_READY;
 8006fb6:	687b      	ldr	r3, [r7, #4]
 8006fb8:	2220      	movs	r2, #32
 8006fba:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
	huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006fbe:	687b      	ldr	r3, [r7, #4]
 8006fc0:	2200      	movs	r2, #0
 8006fc2:	661a      	str	r2, [r3, #96]	; 0x60
	huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006fc4:	687b      	ldr	r3, [r7, #4]
 8006fc6:	2200      	movs	r2, #0
 8006fc8:	665a      	str	r2, [r3, #100]	; 0x64

	__HAL_UNLOCK(huart);
 8006fca:	687b      	ldr	r3, [r7, #4]
 8006fcc:	2200      	movs	r2, #0
 8006fce:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

	return HAL_OK;
 8006fd2:	2300      	movs	r3, #0
}
 8006fd4:	4618      	mov	r0, r3
 8006fd6:	3758      	adds	r7, #88	; 0x58
 8006fd8:	46bd      	mov	sp, r7
 8006fda:	bd80      	pop	{r7, pc}

08006fdc <UART_WaitOnFlagUntilTimeout>:
 * @param Tickstart Tick start value
 * @param Timeout   Timeout duration
 * @retval HAL status
 */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart,
		uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout) {
 8006fdc:	b580      	push	{r7, lr}
 8006fde:	b084      	sub	sp, #16
 8006fe0:	af00      	add	r7, sp, #0
 8006fe2:	60f8      	str	r0, [r7, #12]
 8006fe4:	60b9      	str	r1, [r7, #8]
 8006fe6:	603b      	str	r3, [r7, #0]
 8006fe8:	4613      	mov	r3, r2
 8006fea:	71fb      	strb	r3, [r7, #7]
	/* Wait until flag is set */
	while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status) {
 8006fec:	e049      	b.n	8007082 <UART_WaitOnFlagUntilTimeout+0xa6>
		/* Check for the Timeout */
		if (Timeout != HAL_MAX_DELAY) {
 8006fee:	69bb      	ldr	r3, [r7, #24]
 8006ff0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006ff4:	d045      	beq.n	8007082 <UART_WaitOnFlagUntilTimeout+0xa6>
			if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U)) {
 8006ff6:	f7fa f9e7 	bl	80013c8 <HAL_GetTick>
 8006ffa:	4602      	mov	r2, r0
 8006ffc:	683b      	ldr	r3, [r7, #0]
 8006ffe:	1ad3      	subs	r3, r2, r3
 8007000:	69ba      	ldr	r2, [r7, #24]
 8007002:	429a      	cmp	r2, r3
 8007004:	d302      	bcc.n	800700c <UART_WaitOnFlagUntilTimeout+0x30>
 8007006:	69bb      	ldr	r3, [r7, #24]
 8007008:	2b00      	cmp	r3, #0
 800700a:	d101      	bne.n	8007010 <UART_WaitOnFlagUntilTimeout+0x34>

				return HAL_TIMEOUT;
 800700c:	2303      	movs	r3, #3
 800700e:	e048      	b.n	80070a2 <UART_WaitOnFlagUntilTimeout+0xc6>
			}

			if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) {
 8007010:	68fb      	ldr	r3, [r7, #12]
 8007012:	681b      	ldr	r3, [r3, #0]
 8007014:	681b      	ldr	r3, [r3, #0]
 8007016:	f003 0304 	and.w	r3, r3, #4
 800701a:	2b00      	cmp	r3, #0
 800701c:	d031      	beq.n	8007082 <UART_WaitOnFlagUntilTimeout+0xa6>
				if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET) {
 800701e:	68fb      	ldr	r3, [r7, #12]
 8007020:	681b      	ldr	r3, [r3, #0]
 8007022:	69db      	ldr	r3, [r3, #28]
 8007024:	f003 0308 	and.w	r3, r3, #8
 8007028:	2b08      	cmp	r3, #8
 800702a:	d110      	bne.n	800704e <UART_WaitOnFlagUntilTimeout+0x72>
					/* Clear Overrun Error flag*/
					__HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800702c:	68fb      	ldr	r3, [r7, #12]
 800702e:	681b      	ldr	r3, [r3, #0]
 8007030:	2208      	movs	r2, #8
 8007032:	621a      	str	r2, [r3, #32]

					/* Blocking error : transfer is aborted
					 Set the UART state ready to be able to start again the process,
					 Disable Rx Interrupts if ongoing */
					UART_EndRxTransfer(huart);
 8007034:	68f8      	ldr	r0, [r7, #12]
 8007036:	f000 f838 	bl	80070aa <UART_EndRxTransfer>

					huart->ErrorCode = HAL_UART_ERROR_ORE;
 800703a:	68fb      	ldr	r3, [r7, #12]
 800703c:	2208      	movs	r2, #8
 800703e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

					/* Process Unlocked */
					__HAL_UNLOCK(huart);
 8007042:	68fb      	ldr	r3, [r7, #12]
 8007044:	2200      	movs	r2, #0
 8007046:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

					return HAL_ERROR;
 800704a:	2301      	movs	r3, #1
 800704c:	e029      	b.n	80070a2 <UART_WaitOnFlagUntilTimeout+0xc6>
				}
				if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET) {
 800704e:	68fb      	ldr	r3, [r7, #12]
 8007050:	681b      	ldr	r3, [r3, #0]
 8007052:	69db      	ldr	r3, [r3, #28]
 8007054:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8007058:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800705c:	d111      	bne.n	8007082 <UART_WaitOnFlagUntilTimeout+0xa6>
					/* Clear Receiver Timeout flag*/
					__HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800705e:	68fb      	ldr	r3, [r7, #12]
 8007060:	681b      	ldr	r3, [r3, #0]
 8007062:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8007066:	621a      	str	r2, [r3, #32]

					/* Blocking error : transfer is aborted
					 Set the UART state ready to be able to start again the process,
					 Disable Rx Interrupts if ongoing */
					UART_EndRxTransfer(huart);
 8007068:	68f8      	ldr	r0, [r7, #12]
 800706a:	f000 f81e 	bl	80070aa <UART_EndRxTransfer>

					huart->ErrorCode = HAL_UART_ERROR_RTO;
 800706e:	68fb      	ldr	r3, [r7, #12]
 8007070:	2220      	movs	r2, #32
 8007072:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

					/* Process Unlocked */
					__HAL_UNLOCK(huart);
 8007076:	68fb      	ldr	r3, [r7, #12]
 8007078:	2200      	movs	r2, #0
 800707a:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

					return HAL_TIMEOUT;
 800707e:	2303      	movs	r3, #3
 8007080:	e00f      	b.n	80070a2 <UART_WaitOnFlagUntilTimeout+0xc6>
	while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status) {
 8007082:	68fb      	ldr	r3, [r7, #12]
 8007084:	681b      	ldr	r3, [r3, #0]
 8007086:	69da      	ldr	r2, [r3, #28]
 8007088:	68bb      	ldr	r3, [r7, #8]
 800708a:	4013      	ands	r3, r2
 800708c:	68ba      	ldr	r2, [r7, #8]
 800708e:	429a      	cmp	r2, r3
 8007090:	bf0c      	ite	eq
 8007092:	2301      	moveq	r3, #1
 8007094:	2300      	movne	r3, #0
 8007096:	b2db      	uxtb	r3, r3
 8007098:	461a      	mov	r2, r3
 800709a:	79fb      	ldrb	r3, [r7, #7]
 800709c:	429a      	cmp	r2, r3
 800709e:	d0a6      	beq.n	8006fee <UART_WaitOnFlagUntilTimeout+0x12>
				}
			}
		}
	}
	return HAL_OK;
 80070a0:	2300      	movs	r3, #0
}
 80070a2:	4618      	mov	r0, r3
 80070a4:	3710      	adds	r7, #16
 80070a6:	46bd      	mov	sp, r7
 80070a8:	bd80      	pop	{r7, pc}

080070aa <UART_EndRxTransfer>:
/**
 * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
 * @param  huart UART handle.
 * @retval None
 */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart) {
 80070aa:	b480      	push	{r7}
 80070ac:	b095      	sub	sp, #84	; 0x54
 80070ae:	af00      	add	r7, sp, #0
 80070b0:	6078      	str	r0, [r7, #4]
	/* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
	ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80070b2:	687b      	ldr	r3, [r7, #4]
 80070b4:	681b      	ldr	r3, [r3, #0]
 80070b6:	637b      	str	r3, [r7, #52]	; 0x34
	__ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80070b8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80070ba:	e853 3f00 	ldrex	r3, [r3]
 80070be:	633b      	str	r3, [r7, #48]	; 0x30
	return (result);
 80070c0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80070c2:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80070c6:	64fb      	str	r3, [r7, #76]	; 0x4c
 80070c8:	687b      	ldr	r3, [r7, #4]
 80070ca:	681b      	ldr	r3, [r3, #0]
 80070cc:	461a      	mov	r2, r3
 80070ce:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80070d0:	643b      	str	r3, [r7, #64]	; 0x40
 80070d2:	63fa      	str	r2, [r7, #60]	; 0x3c
	__ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80070d4:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 80070d6:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80070d8:	e841 2300 	strex	r3, r2, [r1]
 80070dc:	63bb      	str	r3, [r7, #56]	; 0x38
	return (result);
 80070de:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80070e0:	2b00      	cmp	r3, #0
 80070e2:	d1e6      	bne.n	80070b2 <UART_EndRxTransfer+0x8>
	ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80070e4:	687b      	ldr	r3, [r7, #4]
 80070e6:	681b      	ldr	r3, [r3, #0]
 80070e8:	3308      	adds	r3, #8
 80070ea:	623b      	str	r3, [r7, #32]
	__ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80070ec:	6a3b      	ldr	r3, [r7, #32]
 80070ee:	e853 3f00 	ldrex	r3, [r3]
 80070f2:	61fb      	str	r3, [r7, #28]
	return (result);
 80070f4:	69fb      	ldr	r3, [r7, #28]
 80070f6:	f023 0301 	bic.w	r3, r3, #1
 80070fa:	64bb      	str	r3, [r7, #72]	; 0x48
 80070fc:	687b      	ldr	r3, [r7, #4]
 80070fe:	681b      	ldr	r3, [r3, #0]
 8007100:	3308      	adds	r3, #8
 8007102:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8007104:	62fa      	str	r2, [r7, #44]	; 0x2c
 8007106:	62bb      	str	r3, [r7, #40]	; 0x28
	__ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007108:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800710a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800710c:	e841 2300 	strex	r3, r2, [r1]
 8007110:	627b      	str	r3, [r7, #36]	; 0x24
	return (result);
 8007112:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007114:	2b00      	cmp	r3, #0
 8007116:	d1e5      	bne.n	80070e4 <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

	/* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
	if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE) {
 8007118:	687b      	ldr	r3, [r7, #4]
 800711a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800711c:	2b01      	cmp	r3, #1
 800711e:	d118      	bne.n	8007152 <UART_EndRxTransfer+0xa8>
		ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007120:	687b      	ldr	r3, [r7, #4]
 8007122:	681b      	ldr	r3, [r3, #0]
 8007124:	60fb      	str	r3, [r7, #12]
	__ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007126:	68fb      	ldr	r3, [r7, #12]
 8007128:	e853 3f00 	ldrex	r3, [r3]
 800712c:	60bb      	str	r3, [r7, #8]
	return (result);
 800712e:	68bb      	ldr	r3, [r7, #8]
 8007130:	f023 0310 	bic.w	r3, r3, #16
 8007134:	647b      	str	r3, [r7, #68]	; 0x44
 8007136:	687b      	ldr	r3, [r7, #4]
 8007138:	681b      	ldr	r3, [r3, #0]
 800713a:	461a      	mov	r2, r3
 800713c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800713e:	61bb      	str	r3, [r7, #24]
 8007140:	617a      	str	r2, [r7, #20]
	__ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007142:	6979      	ldr	r1, [r7, #20]
 8007144:	69ba      	ldr	r2, [r7, #24]
 8007146:	e841 2300 	strex	r3, r2, [r1]
 800714a:	613b      	str	r3, [r7, #16]
	return (result);
 800714c:	693b      	ldr	r3, [r7, #16]
 800714e:	2b00      	cmp	r3, #0
 8007150:	d1e6      	bne.n	8007120 <UART_EndRxTransfer+0x76>
	}

	/* At end of Rx process, restore huart->RxState to Ready */
	huart->RxState = HAL_UART_STATE_READY;
 8007152:	687b      	ldr	r3, [r7, #4]
 8007154:	2220      	movs	r2, #32
 8007156:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
	huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800715a:	687b      	ldr	r3, [r7, #4]
 800715c:	2200      	movs	r2, #0
 800715e:	661a      	str	r2, [r3, #96]	; 0x60

	/* Reset RxIsr function pointer */
	huart->RxISR = NULL;
 8007160:	687b      	ldr	r3, [r7, #4]
 8007162:	2200      	movs	r2, #0
 8007164:	669a      	str	r2, [r3, #104]	; 0x68
}
 8007166:	bf00      	nop
 8007168:	3754      	adds	r7, #84	; 0x54
 800716a:	46bd      	mov	sp, r7
 800716c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007170:	4770      	bx	lr

08007172 <UART_DMAAbortOnError>:
 * @brief  DMA UART communication abort callback, when initiated by HAL services on Error
 *         (To be called at end of DMA Abort procedure following error occurrence).
 * @param  hdma DMA handle.
 * @retval None
 */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma) {
 8007172:	b580      	push	{r7, lr}
 8007174:	b084      	sub	sp, #16
 8007176:	af00      	add	r7, sp, #0
 8007178:	6078      	str	r0, [r7, #4]
	UART_HandleTypeDef *huart = (UART_HandleTypeDef*) (hdma->Parent);
 800717a:	687b      	ldr	r3, [r7, #4]
 800717c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800717e:	60fb      	str	r3, [r7, #12]
	huart->RxXferCount = 0U;
 8007180:	68fb      	ldr	r3, [r7, #12]
 8007182:	2200      	movs	r2, #0
 8007184:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
	huart->TxXferCount = 0U;
 8007188:	68fb      	ldr	r3, [r7, #12]
 800718a:	2200      	movs	r2, #0
 800718c:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
	/*Call legacy weak error callback*/
	HAL_UART_ErrorCallback(huart);
 8007190:	68f8      	ldr	r0, [r7, #12]
 8007192:	f7ff fb0b 	bl	80067ac <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007196:	bf00      	nop
 8007198:	3710      	adds	r7, #16
 800719a:	46bd      	mov	sp, r7
 800719c:	bd80      	pop	{r7, pc}

0800719e <UART_EndTransmit_IT>:
 * @brief  Wrap up transmission in non-blocking mode.
 * @param  huart pointer to a UART_HandleTypeDef structure that contains
 *                the configuration information for the specified UART module.
 * @retval None
 */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart) {
 800719e:	b580      	push	{r7, lr}
 80071a0:	b088      	sub	sp, #32
 80071a2:	af00      	add	r7, sp, #0
 80071a4:	6078      	str	r0, [r7, #4]
	/* Disable the UART Transmit Complete Interrupt */
	ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80071a6:	687b      	ldr	r3, [r7, #4]
 80071a8:	681b      	ldr	r3, [r3, #0]
 80071aa:	60fb      	str	r3, [r7, #12]
	__ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80071ac:	68fb      	ldr	r3, [r7, #12]
 80071ae:	e853 3f00 	ldrex	r3, [r3]
 80071b2:	60bb      	str	r3, [r7, #8]
	return (result);
 80071b4:	68bb      	ldr	r3, [r7, #8]
 80071b6:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80071ba:	61fb      	str	r3, [r7, #28]
 80071bc:	687b      	ldr	r3, [r7, #4]
 80071be:	681b      	ldr	r3, [r3, #0]
 80071c0:	461a      	mov	r2, r3
 80071c2:	69fb      	ldr	r3, [r7, #28]
 80071c4:	61bb      	str	r3, [r7, #24]
 80071c6:	617a      	str	r2, [r7, #20]
	__ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80071c8:	6979      	ldr	r1, [r7, #20]
 80071ca:	69ba      	ldr	r2, [r7, #24]
 80071cc:	e841 2300 	strex	r3, r2, [r1]
 80071d0:	613b      	str	r3, [r7, #16]
	return (result);
 80071d2:	693b      	ldr	r3, [r7, #16]
 80071d4:	2b00      	cmp	r3, #0
 80071d6:	d1e6      	bne.n	80071a6 <UART_EndTransmit_IT+0x8>

	/* Tx process is ended, restore huart->gState to Ready */
	huart->gState = HAL_UART_STATE_READY;
 80071d8:	687b      	ldr	r3, [r7, #4]
 80071da:	2220      	movs	r2, #32
 80071dc:	67da      	str	r2, [r3, #124]	; 0x7c

	/* Cleat TxISR function pointer */
	huart->TxISR = NULL;
 80071de:	687b      	ldr	r3, [r7, #4]
 80071e0:	2200      	movs	r2, #0
 80071e2:	66da      	str	r2, [r3, #108]	; 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
	/*Call legacy weak Tx complete callback*/
	HAL_UART_TxCpltCallback(huart);
 80071e4:	6878      	ldr	r0, [r7, #4]
 80071e6:	f7ff fad7 	bl	8006798 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80071ea:	bf00      	nop
 80071ec:	3720      	adds	r7, #32
 80071ee:	46bd      	mov	sp, r7
 80071f0:	bd80      	pop	{r7, pc}

080071f2 <HAL_UARTEx_WakeupCallback>:
/**
 * @brief UART wakeup from Stop mode callback.
 * @param huart UART handle.
 * @retval None
 */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart) {
 80071f2:	b480      	push	{r7}
 80071f4:	b083      	sub	sp, #12
 80071f6:	af00      	add	r7, sp, #0
 80071f8:	6078      	str	r0, [r7, #4]
	UNUSED(huart);

	/* NOTE : This function should not be modified, when the callback is needed,
	 the HAL_UARTEx_WakeupCallback can be implemented in the user file.
	 */
}
 80071fa:	bf00      	nop
 80071fc:	370c      	adds	r7, #12
 80071fe:	46bd      	mov	sp, r7
 8007200:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007204:	4770      	bx	lr
	...

08007208 <siprintf>:
 8007208:	b40e      	push	{r1, r2, r3}
 800720a:	b500      	push	{lr}
 800720c:	b09c      	sub	sp, #112	; 0x70
 800720e:	ab1d      	add	r3, sp, #116	; 0x74
 8007210:	9002      	str	r0, [sp, #8]
 8007212:	9006      	str	r0, [sp, #24]
 8007214:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8007218:	4809      	ldr	r0, [pc, #36]	; (8007240 <siprintf+0x38>)
 800721a:	9107      	str	r1, [sp, #28]
 800721c:	9104      	str	r1, [sp, #16]
 800721e:	4909      	ldr	r1, [pc, #36]	; (8007244 <siprintf+0x3c>)
 8007220:	f853 2b04 	ldr.w	r2, [r3], #4
 8007224:	9105      	str	r1, [sp, #20]
 8007226:	6800      	ldr	r0, [r0, #0]
 8007228:	9301      	str	r3, [sp, #4]
 800722a:	a902      	add	r1, sp, #8
 800722c:	f000 f992 	bl	8007554 <_svfiprintf_r>
 8007230:	9b02      	ldr	r3, [sp, #8]
 8007232:	2200      	movs	r2, #0
 8007234:	701a      	strb	r2, [r3, #0]
 8007236:	b01c      	add	sp, #112	; 0x70
 8007238:	f85d eb04 	ldr.w	lr, [sp], #4
 800723c:	b003      	add	sp, #12
 800723e:	4770      	bx	lr
 8007240:	20000064 	.word	0x20000064
 8007244:	ffff0208 	.word	0xffff0208

08007248 <memset>:
 8007248:	4402      	add	r2, r0
 800724a:	4603      	mov	r3, r0
 800724c:	4293      	cmp	r3, r2
 800724e:	d100      	bne.n	8007252 <memset+0xa>
 8007250:	4770      	bx	lr
 8007252:	f803 1b01 	strb.w	r1, [r3], #1
 8007256:	e7f9      	b.n	800724c <memset+0x4>

08007258 <__errno>:
 8007258:	4b01      	ldr	r3, [pc, #4]	; (8007260 <__errno+0x8>)
 800725a:	6818      	ldr	r0, [r3, #0]
 800725c:	4770      	bx	lr
 800725e:	bf00      	nop
 8007260:	20000064 	.word	0x20000064

08007264 <__libc_init_array>:
 8007264:	b570      	push	{r4, r5, r6, lr}
 8007266:	4d0d      	ldr	r5, [pc, #52]	; (800729c <__libc_init_array+0x38>)
 8007268:	4c0d      	ldr	r4, [pc, #52]	; (80072a0 <__libc_init_array+0x3c>)
 800726a:	1b64      	subs	r4, r4, r5
 800726c:	10a4      	asrs	r4, r4, #2
 800726e:	2600      	movs	r6, #0
 8007270:	42a6      	cmp	r6, r4
 8007272:	d109      	bne.n	8007288 <__libc_init_array+0x24>
 8007274:	4d0b      	ldr	r5, [pc, #44]	; (80072a4 <__libc_init_array+0x40>)
 8007276:	4c0c      	ldr	r4, [pc, #48]	; (80072a8 <__libc_init_array+0x44>)
 8007278:	f000 fc6a 	bl	8007b50 <_init>
 800727c:	1b64      	subs	r4, r4, r5
 800727e:	10a4      	asrs	r4, r4, #2
 8007280:	2600      	movs	r6, #0
 8007282:	42a6      	cmp	r6, r4
 8007284:	d105      	bne.n	8007292 <__libc_init_array+0x2e>
 8007286:	bd70      	pop	{r4, r5, r6, pc}
 8007288:	f855 3b04 	ldr.w	r3, [r5], #4
 800728c:	4798      	blx	r3
 800728e:	3601      	adds	r6, #1
 8007290:	e7ee      	b.n	8007270 <__libc_init_array+0xc>
 8007292:	f855 3b04 	ldr.w	r3, [r5], #4
 8007296:	4798      	blx	r3
 8007298:	3601      	adds	r6, #1
 800729a:	e7f2      	b.n	8007282 <__libc_init_array+0x1e>
 800729c:	08007c74 	.word	0x08007c74
 80072a0:	08007c74 	.word	0x08007c74
 80072a4:	08007c74 	.word	0x08007c74
 80072a8:	08007c78 	.word	0x08007c78

080072ac <__retarget_lock_acquire_recursive>:
 80072ac:	4770      	bx	lr

080072ae <__retarget_lock_release_recursive>:
 80072ae:	4770      	bx	lr

080072b0 <_free_r>:
 80072b0:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80072b2:	2900      	cmp	r1, #0
 80072b4:	d044      	beq.n	8007340 <_free_r+0x90>
 80072b6:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80072ba:	9001      	str	r0, [sp, #4]
 80072bc:	2b00      	cmp	r3, #0
 80072be:	f1a1 0404 	sub.w	r4, r1, #4
 80072c2:	bfb8      	it	lt
 80072c4:	18e4      	addlt	r4, r4, r3
 80072c6:	f000 f8df 	bl	8007488 <__malloc_lock>
 80072ca:	4a1e      	ldr	r2, [pc, #120]	; (8007344 <_free_r+0x94>)
 80072cc:	9801      	ldr	r0, [sp, #4]
 80072ce:	6813      	ldr	r3, [r2, #0]
 80072d0:	b933      	cbnz	r3, 80072e0 <_free_r+0x30>
 80072d2:	6063      	str	r3, [r4, #4]
 80072d4:	6014      	str	r4, [r2, #0]
 80072d6:	b003      	add	sp, #12
 80072d8:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80072dc:	f000 b8da 	b.w	8007494 <__malloc_unlock>
 80072e0:	42a3      	cmp	r3, r4
 80072e2:	d908      	bls.n	80072f6 <_free_r+0x46>
 80072e4:	6825      	ldr	r5, [r4, #0]
 80072e6:	1961      	adds	r1, r4, r5
 80072e8:	428b      	cmp	r3, r1
 80072ea:	bf01      	itttt	eq
 80072ec:	6819      	ldreq	r1, [r3, #0]
 80072ee:	685b      	ldreq	r3, [r3, #4]
 80072f0:	1949      	addeq	r1, r1, r5
 80072f2:	6021      	streq	r1, [r4, #0]
 80072f4:	e7ed      	b.n	80072d2 <_free_r+0x22>
 80072f6:	461a      	mov	r2, r3
 80072f8:	685b      	ldr	r3, [r3, #4]
 80072fa:	b10b      	cbz	r3, 8007300 <_free_r+0x50>
 80072fc:	42a3      	cmp	r3, r4
 80072fe:	d9fa      	bls.n	80072f6 <_free_r+0x46>
 8007300:	6811      	ldr	r1, [r2, #0]
 8007302:	1855      	adds	r5, r2, r1
 8007304:	42a5      	cmp	r5, r4
 8007306:	d10b      	bne.n	8007320 <_free_r+0x70>
 8007308:	6824      	ldr	r4, [r4, #0]
 800730a:	4421      	add	r1, r4
 800730c:	1854      	adds	r4, r2, r1
 800730e:	42a3      	cmp	r3, r4
 8007310:	6011      	str	r1, [r2, #0]
 8007312:	d1e0      	bne.n	80072d6 <_free_r+0x26>
 8007314:	681c      	ldr	r4, [r3, #0]
 8007316:	685b      	ldr	r3, [r3, #4]
 8007318:	6053      	str	r3, [r2, #4]
 800731a:	440c      	add	r4, r1
 800731c:	6014      	str	r4, [r2, #0]
 800731e:	e7da      	b.n	80072d6 <_free_r+0x26>
 8007320:	d902      	bls.n	8007328 <_free_r+0x78>
 8007322:	230c      	movs	r3, #12
 8007324:	6003      	str	r3, [r0, #0]
 8007326:	e7d6      	b.n	80072d6 <_free_r+0x26>
 8007328:	6825      	ldr	r5, [r4, #0]
 800732a:	1961      	adds	r1, r4, r5
 800732c:	428b      	cmp	r3, r1
 800732e:	bf04      	itt	eq
 8007330:	6819      	ldreq	r1, [r3, #0]
 8007332:	685b      	ldreq	r3, [r3, #4]
 8007334:	6063      	str	r3, [r4, #4]
 8007336:	bf04      	itt	eq
 8007338:	1949      	addeq	r1, r1, r5
 800733a:	6021      	streq	r1, [r4, #0]
 800733c:	6054      	str	r4, [r2, #4]
 800733e:	e7ca      	b.n	80072d6 <_free_r+0x26>
 8007340:	b003      	add	sp, #12
 8007342:	bd30      	pop	{r4, r5, pc}
 8007344:	20000408 	.word	0x20000408

08007348 <sbrk_aligned>:
 8007348:	b570      	push	{r4, r5, r6, lr}
 800734a:	4e0e      	ldr	r6, [pc, #56]	; (8007384 <sbrk_aligned+0x3c>)
 800734c:	460c      	mov	r4, r1
 800734e:	6831      	ldr	r1, [r6, #0]
 8007350:	4605      	mov	r5, r0
 8007352:	b911      	cbnz	r1, 800735a <sbrk_aligned+0x12>
 8007354:	f000 fba6 	bl	8007aa4 <_sbrk_r>
 8007358:	6030      	str	r0, [r6, #0]
 800735a:	4621      	mov	r1, r4
 800735c:	4628      	mov	r0, r5
 800735e:	f000 fba1 	bl	8007aa4 <_sbrk_r>
 8007362:	1c43      	adds	r3, r0, #1
 8007364:	d00a      	beq.n	800737c <sbrk_aligned+0x34>
 8007366:	1cc4      	adds	r4, r0, #3
 8007368:	f024 0403 	bic.w	r4, r4, #3
 800736c:	42a0      	cmp	r0, r4
 800736e:	d007      	beq.n	8007380 <sbrk_aligned+0x38>
 8007370:	1a21      	subs	r1, r4, r0
 8007372:	4628      	mov	r0, r5
 8007374:	f000 fb96 	bl	8007aa4 <_sbrk_r>
 8007378:	3001      	adds	r0, #1
 800737a:	d101      	bne.n	8007380 <sbrk_aligned+0x38>
 800737c:	f04f 34ff 	mov.w	r4, #4294967295
 8007380:	4620      	mov	r0, r4
 8007382:	bd70      	pop	{r4, r5, r6, pc}
 8007384:	2000040c 	.word	0x2000040c

08007388 <_malloc_r>:
 8007388:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800738c:	1ccd      	adds	r5, r1, #3
 800738e:	f025 0503 	bic.w	r5, r5, #3
 8007392:	3508      	adds	r5, #8
 8007394:	2d0c      	cmp	r5, #12
 8007396:	bf38      	it	cc
 8007398:	250c      	movcc	r5, #12
 800739a:	2d00      	cmp	r5, #0
 800739c:	4607      	mov	r7, r0
 800739e:	db01      	blt.n	80073a4 <_malloc_r+0x1c>
 80073a0:	42a9      	cmp	r1, r5
 80073a2:	d905      	bls.n	80073b0 <_malloc_r+0x28>
 80073a4:	230c      	movs	r3, #12
 80073a6:	603b      	str	r3, [r7, #0]
 80073a8:	2600      	movs	r6, #0
 80073aa:	4630      	mov	r0, r6
 80073ac:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80073b0:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 8007484 <_malloc_r+0xfc>
 80073b4:	f000 f868 	bl	8007488 <__malloc_lock>
 80073b8:	f8d8 3000 	ldr.w	r3, [r8]
 80073bc:	461c      	mov	r4, r3
 80073be:	bb5c      	cbnz	r4, 8007418 <_malloc_r+0x90>
 80073c0:	4629      	mov	r1, r5
 80073c2:	4638      	mov	r0, r7
 80073c4:	f7ff ffc0 	bl	8007348 <sbrk_aligned>
 80073c8:	1c43      	adds	r3, r0, #1
 80073ca:	4604      	mov	r4, r0
 80073cc:	d155      	bne.n	800747a <_malloc_r+0xf2>
 80073ce:	f8d8 4000 	ldr.w	r4, [r8]
 80073d2:	4626      	mov	r6, r4
 80073d4:	2e00      	cmp	r6, #0
 80073d6:	d145      	bne.n	8007464 <_malloc_r+0xdc>
 80073d8:	2c00      	cmp	r4, #0
 80073da:	d048      	beq.n	800746e <_malloc_r+0xe6>
 80073dc:	6823      	ldr	r3, [r4, #0]
 80073de:	4631      	mov	r1, r6
 80073e0:	4638      	mov	r0, r7
 80073e2:	eb04 0903 	add.w	r9, r4, r3
 80073e6:	f000 fb5d 	bl	8007aa4 <_sbrk_r>
 80073ea:	4581      	cmp	r9, r0
 80073ec:	d13f      	bne.n	800746e <_malloc_r+0xe6>
 80073ee:	6821      	ldr	r1, [r4, #0]
 80073f0:	1a6d      	subs	r5, r5, r1
 80073f2:	4629      	mov	r1, r5
 80073f4:	4638      	mov	r0, r7
 80073f6:	f7ff ffa7 	bl	8007348 <sbrk_aligned>
 80073fa:	3001      	adds	r0, #1
 80073fc:	d037      	beq.n	800746e <_malloc_r+0xe6>
 80073fe:	6823      	ldr	r3, [r4, #0]
 8007400:	442b      	add	r3, r5
 8007402:	6023      	str	r3, [r4, #0]
 8007404:	f8d8 3000 	ldr.w	r3, [r8]
 8007408:	2b00      	cmp	r3, #0
 800740a:	d038      	beq.n	800747e <_malloc_r+0xf6>
 800740c:	685a      	ldr	r2, [r3, #4]
 800740e:	42a2      	cmp	r2, r4
 8007410:	d12b      	bne.n	800746a <_malloc_r+0xe2>
 8007412:	2200      	movs	r2, #0
 8007414:	605a      	str	r2, [r3, #4]
 8007416:	e00f      	b.n	8007438 <_malloc_r+0xb0>
 8007418:	6822      	ldr	r2, [r4, #0]
 800741a:	1b52      	subs	r2, r2, r5
 800741c:	d41f      	bmi.n	800745e <_malloc_r+0xd6>
 800741e:	2a0b      	cmp	r2, #11
 8007420:	d917      	bls.n	8007452 <_malloc_r+0xca>
 8007422:	1961      	adds	r1, r4, r5
 8007424:	42a3      	cmp	r3, r4
 8007426:	6025      	str	r5, [r4, #0]
 8007428:	bf18      	it	ne
 800742a:	6059      	strne	r1, [r3, #4]
 800742c:	6863      	ldr	r3, [r4, #4]
 800742e:	bf08      	it	eq
 8007430:	f8c8 1000 	streq.w	r1, [r8]
 8007434:	5162      	str	r2, [r4, r5]
 8007436:	604b      	str	r3, [r1, #4]
 8007438:	4638      	mov	r0, r7
 800743a:	f104 060b 	add.w	r6, r4, #11
 800743e:	f000 f829 	bl	8007494 <__malloc_unlock>
 8007442:	f026 0607 	bic.w	r6, r6, #7
 8007446:	1d23      	adds	r3, r4, #4
 8007448:	1af2      	subs	r2, r6, r3
 800744a:	d0ae      	beq.n	80073aa <_malloc_r+0x22>
 800744c:	1b9b      	subs	r3, r3, r6
 800744e:	50a3      	str	r3, [r4, r2]
 8007450:	e7ab      	b.n	80073aa <_malloc_r+0x22>
 8007452:	42a3      	cmp	r3, r4
 8007454:	6862      	ldr	r2, [r4, #4]
 8007456:	d1dd      	bne.n	8007414 <_malloc_r+0x8c>
 8007458:	f8c8 2000 	str.w	r2, [r8]
 800745c:	e7ec      	b.n	8007438 <_malloc_r+0xb0>
 800745e:	4623      	mov	r3, r4
 8007460:	6864      	ldr	r4, [r4, #4]
 8007462:	e7ac      	b.n	80073be <_malloc_r+0x36>
 8007464:	4634      	mov	r4, r6
 8007466:	6876      	ldr	r6, [r6, #4]
 8007468:	e7b4      	b.n	80073d4 <_malloc_r+0x4c>
 800746a:	4613      	mov	r3, r2
 800746c:	e7cc      	b.n	8007408 <_malloc_r+0x80>
 800746e:	230c      	movs	r3, #12
 8007470:	603b      	str	r3, [r7, #0]
 8007472:	4638      	mov	r0, r7
 8007474:	f000 f80e 	bl	8007494 <__malloc_unlock>
 8007478:	e797      	b.n	80073aa <_malloc_r+0x22>
 800747a:	6025      	str	r5, [r4, #0]
 800747c:	e7dc      	b.n	8007438 <_malloc_r+0xb0>
 800747e:	605b      	str	r3, [r3, #4]
 8007480:	deff      	udf	#255	; 0xff
 8007482:	bf00      	nop
 8007484:	20000408 	.word	0x20000408

08007488 <__malloc_lock>:
 8007488:	4801      	ldr	r0, [pc, #4]	; (8007490 <__malloc_lock+0x8>)
 800748a:	f7ff bf0f 	b.w	80072ac <__retarget_lock_acquire_recursive>
 800748e:	bf00      	nop
 8007490:	20000404 	.word	0x20000404

08007494 <__malloc_unlock>:
 8007494:	4801      	ldr	r0, [pc, #4]	; (800749c <__malloc_unlock+0x8>)
 8007496:	f7ff bf0a 	b.w	80072ae <__retarget_lock_release_recursive>
 800749a:	bf00      	nop
 800749c:	20000404 	.word	0x20000404

080074a0 <__ssputs_r>:
 80074a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80074a4:	688e      	ldr	r6, [r1, #8]
 80074a6:	461f      	mov	r7, r3
 80074a8:	42be      	cmp	r6, r7
 80074aa:	680b      	ldr	r3, [r1, #0]
 80074ac:	4682      	mov	sl, r0
 80074ae:	460c      	mov	r4, r1
 80074b0:	4690      	mov	r8, r2
 80074b2:	d82c      	bhi.n	800750e <__ssputs_r+0x6e>
 80074b4:	898a      	ldrh	r2, [r1, #12]
 80074b6:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80074ba:	d026      	beq.n	800750a <__ssputs_r+0x6a>
 80074bc:	6965      	ldr	r5, [r4, #20]
 80074be:	6909      	ldr	r1, [r1, #16]
 80074c0:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80074c4:	eba3 0901 	sub.w	r9, r3, r1
 80074c8:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80074cc:	1c7b      	adds	r3, r7, #1
 80074ce:	444b      	add	r3, r9
 80074d0:	106d      	asrs	r5, r5, #1
 80074d2:	429d      	cmp	r5, r3
 80074d4:	bf38      	it	cc
 80074d6:	461d      	movcc	r5, r3
 80074d8:	0553      	lsls	r3, r2, #21
 80074da:	d527      	bpl.n	800752c <__ssputs_r+0x8c>
 80074dc:	4629      	mov	r1, r5
 80074de:	f7ff ff53 	bl	8007388 <_malloc_r>
 80074e2:	4606      	mov	r6, r0
 80074e4:	b360      	cbz	r0, 8007540 <__ssputs_r+0xa0>
 80074e6:	6921      	ldr	r1, [r4, #16]
 80074e8:	464a      	mov	r2, r9
 80074ea:	f000 faeb 	bl	8007ac4 <memcpy>
 80074ee:	89a3      	ldrh	r3, [r4, #12]
 80074f0:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 80074f4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80074f8:	81a3      	strh	r3, [r4, #12]
 80074fa:	6126      	str	r6, [r4, #16]
 80074fc:	6165      	str	r5, [r4, #20]
 80074fe:	444e      	add	r6, r9
 8007500:	eba5 0509 	sub.w	r5, r5, r9
 8007504:	6026      	str	r6, [r4, #0]
 8007506:	60a5      	str	r5, [r4, #8]
 8007508:	463e      	mov	r6, r7
 800750a:	42be      	cmp	r6, r7
 800750c:	d900      	bls.n	8007510 <__ssputs_r+0x70>
 800750e:	463e      	mov	r6, r7
 8007510:	6820      	ldr	r0, [r4, #0]
 8007512:	4632      	mov	r2, r6
 8007514:	4641      	mov	r1, r8
 8007516:	f000 faab 	bl	8007a70 <memmove>
 800751a:	68a3      	ldr	r3, [r4, #8]
 800751c:	1b9b      	subs	r3, r3, r6
 800751e:	60a3      	str	r3, [r4, #8]
 8007520:	6823      	ldr	r3, [r4, #0]
 8007522:	4433      	add	r3, r6
 8007524:	6023      	str	r3, [r4, #0]
 8007526:	2000      	movs	r0, #0
 8007528:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800752c:	462a      	mov	r2, r5
 800752e:	f000 fad7 	bl	8007ae0 <_realloc_r>
 8007532:	4606      	mov	r6, r0
 8007534:	2800      	cmp	r0, #0
 8007536:	d1e0      	bne.n	80074fa <__ssputs_r+0x5a>
 8007538:	6921      	ldr	r1, [r4, #16]
 800753a:	4650      	mov	r0, sl
 800753c:	f7ff feb8 	bl	80072b0 <_free_r>
 8007540:	230c      	movs	r3, #12
 8007542:	f8ca 3000 	str.w	r3, [sl]
 8007546:	89a3      	ldrh	r3, [r4, #12]
 8007548:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800754c:	81a3      	strh	r3, [r4, #12]
 800754e:	f04f 30ff 	mov.w	r0, #4294967295
 8007552:	e7e9      	b.n	8007528 <__ssputs_r+0x88>

08007554 <_svfiprintf_r>:
 8007554:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007558:	4698      	mov	r8, r3
 800755a:	898b      	ldrh	r3, [r1, #12]
 800755c:	061b      	lsls	r3, r3, #24
 800755e:	b09d      	sub	sp, #116	; 0x74
 8007560:	4607      	mov	r7, r0
 8007562:	460d      	mov	r5, r1
 8007564:	4614      	mov	r4, r2
 8007566:	d50e      	bpl.n	8007586 <_svfiprintf_r+0x32>
 8007568:	690b      	ldr	r3, [r1, #16]
 800756a:	b963      	cbnz	r3, 8007586 <_svfiprintf_r+0x32>
 800756c:	2140      	movs	r1, #64	; 0x40
 800756e:	f7ff ff0b 	bl	8007388 <_malloc_r>
 8007572:	6028      	str	r0, [r5, #0]
 8007574:	6128      	str	r0, [r5, #16]
 8007576:	b920      	cbnz	r0, 8007582 <_svfiprintf_r+0x2e>
 8007578:	230c      	movs	r3, #12
 800757a:	603b      	str	r3, [r7, #0]
 800757c:	f04f 30ff 	mov.w	r0, #4294967295
 8007580:	e0d0      	b.n	8007724 <_svfiprintf_r+0x1d0>
 8007582:	2340      	movs	r3, #64	; 0x40
 8007584:	616b      	str	r3, [r5, #20]
 8007586:	2300      	movs	r3, #0
 8007588:	9309      	str	r3, [sp, #36]	; 0x24
 800758a:	2320      	movs	r3, #32
 800758c:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8007590:	f8cd 800c 	str.w	r8, [sp, #12]
 8007594:	2330      	movs	r3, #48	; 0x30
 8007596:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 800773c <_svfiprintf_r+0x1e8>
 800759a:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800759e:	f04f 0901 	mov.w	r9, #1
 80075a2:	4623      	mov	r3, r4
 80075a4:	469a      	mov	sl, r3
 80075a6:	f813 2b01 	ldrb.w	r2, [r3], #1
 80075aa:	b10a      	cbz	r2, 80075b0 <_svfiprintf_r+0x5c>
 80075ac:	2a25      	cmp	r2, #37	; 0x25
 80075ae:	d1f9      	bne.n	80075a4 <_svfiprintf_r+0x50>
 80075b0:	ebba 0b04 	subs.w	fp, sl, r4
 80075b4:	d00b      	beq.n	80075ce <_svfiprintf_r+0x7a>
 80075b6:	465b      	mov	r3, fp
 80075b8:	4622      	mov	r2, r4
 80075ba:	4629      	mov	r1, r5
 80075bc:	4638      	mov	r0, r7
 80075be:	f7ff ff6f 	bl	80074a0 <__ssputs_r>
 80075c2:	3001      	adds	r0, #1
 80075c4:	f000 80a9 	beq.w	800771a <_svfiprintf_r+0x1c6>
 80075c8:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80075ca:	445a      	add	r2, fp
 80075cc:	9209      	str	r2, [sp, #36]	; 0x24
 80075ce:	f89a 3000 	ldrb.w	r3, [sl]
 80075d2:	2b00      	cmp	r3, #0
 80075d4:	f000 80a1 	beq.w	800771a <_svfiprintf_r+0x1c6>
 80075d8:	2300      	movs	r3, #0
 80075da:	f04f 32ff 	mov.w	r2, #4294967295
 80075de:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80075e2:	f10a 0a01 	add.w	sl, sl, #1
 80075e6:	9304      	str	r3, [sp, #16]
 80075e8:	9307      	str	r3, [sp, #28]
 80075ea:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80075ee:	931a      	str	r3, [sp, #104]	; 0x68
 80075f0:	4654      	mov	r4, sl
 80075f2:	2205      	movs	r2, #5
 80075f4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80075f8:	4850      	ldr	r0, [pc, #320]	; (800773c <_svfiprintf_r+0x1e8>)
 80075fa:	f7f8 fdf1 	bl	80001e0 <memchr>
 80075fe:	9a04      	ldr	r2, [sp, #16]
 8007600:	b9d8      	cbnz	r0, 800763a <_svfiprintf_r+0xe6>
 8007602:	06d0      	lsls	r0, r2, #27
 8007604:	bf44      	itt	mi
 8007606:	2320      	movmi	r3, #32
 8007608:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800760c:	0711      	lsls	r1, r2, #28
 800760e:	bf44      	itt	mi
 8007610:	232b      	movmi	r3, #43	; 0x2b
 8007612:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007616:	f89a 3000 	ldrb.w	r3, [sl]
 800761a:	2b2a      	cmp	r3, #42	; 0x2a
 800761c:	d015      	beq.n	800764a <_svfiprintf_r+0xf6>
 800761e:	9a07      	ldr	r2, [sp, #28]
 8007620:	4654      	mov	r4, sl
 8007622:	2000      	movs	r0, #0
 8007624:	f04f 0c0a 	mov.w	ip, #10
 8007628:	4621      	mov	r1, r4
 800762a:	f811 3b01 	ldrb.w	r3, [r1], #1
 800762e:	3b30      	subs	r3, #48	; 0x30
 8007630:	2b09      	cmp	r3, #9
 8007632:	d94d      	bls.n	80076d0 <_svfiprintf_r+0x17c>
 8007634:	b1b0      	cbz	r0, 8007664 <_svfiprintf_r+0x110>
 8007636:	9207      	str	r2, [sp, #28]
 8007638:	e014      	b.n	8007664 <_svfiprintf_r+0x110>
 800763a:	eba0 0308 	sub.w	r3, r0, r8
 800763e:	fa09 f303 	lsl.w	r3, r9, r3
 8007642:	4313      	orrs	r3, r2
 8007644:	9304      	str	r3, [sp, #16]
 8007646:	46a2      	mov	sl, r4
 8007648:	e7d2      	b.n	80075f0 <_svfiprintf_r+0x9c>
 800764a:	9b03      	ldr	r3, [sp, #12]
 800764c:	1d19      	adds	r1, r3, #4
 800764e:	681b      	ldr	r3, [r3, #0]
 8007650:	9103      	str	r1, [sp, #12]
 8007652:	2b00      	cmp	r3, #0
 8007654:	bfbb      	ittet	lt
 8007656:	425b      	neglt	r3, r3
 8007658:	f042 0202 	orrlt.w	r2, r2, #2
 800765c:	9307      	strge	r3, [sp, #28]
 800765e:	9307      	strlt	r3, [sp, #28]
 8007660:	bfb8      	it	lt
 8007662:	9204      	strlt	r2, [sp, #16]
 8007664:	7823      	ldrb	r3, [r4, #0]
 8007666:	2b2e      	cmp	r3, #46	; 0x2e
 8007668:	d10c      	bne.n	8007684 <_svfiprintf_r+0x130>
 800766a:	7863      	ldrb	r3, [r4, #1]
 800766c:	2b2a      	cmp	r3, #42	; 0x2a
 800766e:	d134      	bne.n	80076da <_svfiprintf_r+0x186>
 8007670:	9b03      	ldr	r3, [sp, #12]
 8007672:	1d1a      	adds	r2, r3, #4
 8007674:	681b      	ldr	r3, [r3, #0]
 8007676:	9203      	str	r2, [sp, #12]
 8007678:	2b00      	cmp	r3, #0
 800767a:	bfb8      	it	lt
 800767c:	f04f 33ff 	movlt.w	r3, #4294967295
 8007680:	3402      	adds	r4, #2
 8007682:	9305      	str	r3, [sp, #20]
 8007684:	f8df a0c4 	ldr.w	sl, [pc, #196]	; 800774c <_svfiprintf_r+0x1f8>
 8007688:	7821      	ldrb	r1, [r4, #0]
 800768a:	2203      	movs	r2, #3
 800768c:	4650      	mov	r0, sl
 800768e:	f7f8 fda7 	bl	80001e0 <memchr>
 8007692:	b138      	cbz	r0, 80076a4 <_svfiprintf_r+0x150>
 8007694:	9b04      	ldr	r3, [sp, #16]
 8007696:	eba0 000a 	sub.w	r0, r0, sl
 800769a:	2240      	movs	r2, #64	; 0x40
 800769c:	4082      	lsls	r2, r0
 800769e:	4313      	orrs	r3, r2
 80076a0:	3401      	adds	r4, #1
 80076a2:	9304      	str	r3, [sp, #16]
 80076a4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80076a8:	4825      	ldr	r0, [pc, #148]	; (8007740 <_svfiprintf_r+0x1ec>)
 80076aa:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80076ae:	2206      	movs	r2, #6
 80076b0:	f7f8 fd96 	bl	80001e0 <memchr>
 80076b4:	2800      	cmp	r0, #0
 80076b6:	d038      	beq.n	800772a <_svfiprintf_r+0x1d6>
 80076b8:	4b22      	ldr	r3, [pc, #136]	; (8007744 <_svfiprintf_r+0x1f0>)
 80076ba:	bb1b      	cbnz	r3, 8007704 <_svfiprintf_r+0x1b0>
 80076bc:	9b03      	ldr	r3, [sp, #12]
 80076be:	3307      	adds	r3, #7
 80076c0:	f023 0307 	bic.w	r3, r3, #7
 80076c4:	3308      	adds	r3, #8
 80076c6:	9303      	str	r3, [sp, #12]
 80076c8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80076ca:	4433      	add	r3, r6
 80076cc:	9309      	str	r3, [sp, #36]	; 0x24
 80076ce:	e768      	b.n	80075a2 <_svfiprintf_r+0x4e>
 80076d0:	fb0c 3202 	mla	r2, ip, r2, r3
 80076d4:	460c      	mov	r4, r1
 80076d6:	2001      	movs	r0, #1
 80076d8:	e7a6      	b.n	8007628 <_svfiprintf_r+0xd4>
 80076da:	2300      	movs	r3, #0
 80076dc:	3401      	adds	r4, #1
 80076de:	9305      	str	r3, [sp, #20]
 80076e0:	4619      	mov	r1, r3
 80076e2:	f04f 0c0a 	mov.w	ip, #10
 80076e6:	4620      	mov	r0, r4
 80076e8:	f810 2b01 	ldrb.w	r2, [r0], #1
 80076ec:	3a30      	subs	r2, #48	; 0x30
 80076ee:	2a09      	cmp	r2, #9
 80076f0:	d903      	bls.n	80076fa <_svfiprintf_r+0x1a6>
 80076f2:	2b00      	cmp	r3, #0
 80076f4:	d0c6      	beq.n	8007684 <_svfiprintf_r+0x130>
 80076f6:	9105      	str	r1, [sp, #20]
 80076f8:	e7c4      	b.n	8007684 <_svfiprintf_r+0x130>
 80076fa:	fb0c 2101 	mla	r1, ip, r1, r2
 80076fe:	4604      	mov	r4, r0
 8007700:	2301      	movs	r3, #1
 8007702:	e7f0      	b.n	80076e6 <_svfiprintf_r+0x192>
 8007704:	ab03      	add	r3, sp, #12
 8007706:	9300      	str	r3, [sp, #0]
 8007708:	462a      	mov	r2, r5
 800770a:	4b0f      	ldr	r3, [pc, #60]	; (8007748 <_svfiprintf_r+0x1f4>)
 800770c:	a904      	add	r1, sp, #16
 800770e:	4638      	mov	r0, r7
 8007710:	f3af 8000 	nop.w
 8007714:	1c42      	adds	r2, r0, #1
 8007716:	4606      	mov	r6, r0
 8007718:	d1d6      	bne.n	80076c8 <_svfiprintf_r+0x174>
 800771a:	89ab      	ldrh	r3, [r5, #12]
 800771c:	065b      	lsls	r3, r3, #25
 800771e:	f53f af2d 	bmi.w	800757c <_svfiprintf_r+0x28>
 8007722:	9809      	ldr	r0, [sp, #36]	; 0x24
 8007724:	b01d      	add	sp, #116	; 0x74
 8007726:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800772a:	ab03      	add	r3, sp, #12
 800772c:	9300      	str	r3, [sp, #0]
 800772e:	462a      	mov	r2, r5
 8007730:	4b05      	ldr	r3, [pc, #20]	; (8007748 <_svfiprintf_r+0x1f4>)
 8007732:	a904      	add	r1, sp, #16
 8007734:	4638      	mov	r0, r7
 8007736:	f000 f879 	bl	800782c <_printf_i>
 800773a:	e7eb      	b.n	8007714 <_svfiprintf_r+0x1c0>
 800773c:	08007c38 	.word	0x08007c38
 8007740:	08007c42 	.word	0x08007c42
 8007744:	00000000 	.word	0x00000000
 8007748:	080074a1 	.word	0x080074a1
 800774c:	08007c3e 	.word	0x08007c3e

08007750 <_printf_common>:
 8007750:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007754:	4616      	mov	r6, r2
 8007756:	4699      	mov	r9, r3
 8007758:	688a      	ldr	r2, [r1, #8]
 800775a:	690b      	ldr	r3, [r1, #16]
 800775c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8007760:	4293      	cmp	r3, r2
 8007762:	bfb8      	it	lt
 8007764:	4613      	movlt	r3, r2
 8007766:	6033      	str	r3, [r6, #0]
 8007768:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800776c:	4607      	mov	r7, r0
 800776e:	460c      	mov	r4, r1
 8007770:	b10a      	cbz	r2, 8007776 <_printf_common+0x26>
 8007772:	3301      	adds	r3, #1
 8007774:	6033      	str	r3, [r6, #0]
 8007776:	6823      	ldr	r3, [r4, #0]
 8007778:	0699      	lsls	r1, r3, #26
 800777a:	bf42      	ittt	mi
 800777c:	6833      	ldrmi	r3, [r6, #0]
 800777e:	3302      	addmi	r3, #2
 8007780:	6033      	strmi	r3, [r6, #0]
 8007782:	6825      	ldr	r5, [r4, #0]
 8007784:	f015 0506 	ands.w	r5, r5, #6
 8007788:	d106      	bne.n	8007798 <_printf_common+0x48>
 800778a:	f104 0a19 	add.w	sl, r4, #25
 800778e:	68e3      	ldr	r3, [r4, #12]
 8007790:	6832      	ldr	r2, [r6, #0]
 8007792:	1a9b      	subs	r3, r3, r2
 8007794:	42ab      	cmp	r3, r5
 8007796:	dc26      	bgt.n	80077e6 <_printf_common+0x96>
 8007798:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800779c:	1e13      	subs	r3, r2, #0
 800779e:	6822      	ldr	r2, [r4, #0]
 80077a0:	bf18      	it	ne
 80077a2:	2301      	movne	r3, #1
 80077a4:	0692      	lsls	r2, r2, #26
 80077a6:	d42b      	bmi.n	8007800 <_printf_common+0xb0>
 80077a8:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80077ac:	4649      	mov	r1, r9
 80077ae:	4638      	mov	r0, r7
 80077b0:	47c0      	blx	r8
 80077b2:	3001      	adds	r0, #1
 80077b4:	d01e      	beq.n	80077f4 <_printf_common+0xa4>
 80077b6:	6823      	ldr	r3, [r4, #0]
 80077b8:	6922      	ldr	r2, [r4, #16]
 80077ba:	f003 0306 	and.w	r3, r3, #6
 80077be:	2b04      	cmp	r3, #4
 80077c0:	bf02      	ittt	eq
 80077c2:	68e5      	ldreq	r5, [r4, #12]
 80077c4:	6833      	ldreq	r3, [r6, #0]
 80077c6:	1aed      	subeq	r5, r5, r3
 80077c8:	68a3      	ldr	r3, [r4, #8]
 80077ca:	bf0c      	ite	eq
 80077cc:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80077d0:	2500      	movne	r5, #0
 80077d2:	4293      	cmp	r3, r2
 80077d4:	bfc4      	itt	gt
 80077d6:	1a9b      	subgt	r3, r3, r2
 80077d8:	18ed      	addgt	r5, r5, r3
 80077da:	2600      	movs	r6, #0
 80077dc:	341a      	adds	r4, #26
 80077de:	42b5      	cmp	r5, r6
 80077e0:	d11a      	bne.n	8007818 <_printf_common+0xc8>
 80077e2:	2000      	movs	r0, #0
 80077e4:	e008      	b.n	80077f8 <_printf_common+0xa8>
 80077e6:	2301      	movs	r3, #1
 80077e8:	4652      	mov	r2, sl
 80077ea:	4649      	mov	r1, r9
 80077ec:	4638      	mov	r0, r7
 80077ee:	47c0      	blx	r8
 80077f0:	3001      	adds	r0, #1
 80077f2:	d103      	bne.n	80077fc <_printf_common+0xac>
 80077f4:	f04f 30ff 	mov.w	r0, #4294967295
 80077f8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80077fc:	3501      	adds	r5, #1
 80077fe:	e7c6      	b.n	800778e <_printf_common+0x3e>
 8007800:	18e1      	adds	r1, r4, r3
 8007802:	1c5a      	adds	r2, r3, #1
 8007804:	2030      	movs	r0, #48	; 0x30
 8007806:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800780a:	4422      	add	r2, r4
 800780c:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8007810:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8007814:	3302      	adds	r3, #2
 8007816:	e7c7      	b.n	80077a8 <_printf_common+0x58>
 8007818:	2301      	movs	r3, #1
 800781a:	4622      	mov	r2, r4
 800781c:	4649      	mov	r1, r9
 800781e:	4638      	mov	r0, r7
 8007820:	47c0      	blx	r8
 8007822:	3001      	adds	r0, #1
 8007824:	d0e6      	beq.n	80077f4 <_printf_common+0xa4>
 8007826:	3601      	adds	r6, #1
 8007828:	e7d9      	b.n	80077de <_printf_common+0x8e>
	...

0800782c <_printf_i>:
 800782c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007830:	7e0f      	ldrb	r7, [r1, #24]
 8007832:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8007834:	2f78      	cmp	r7, #120	; 0x78
 8007836:	4691      	mov	r9, r2
 8007838:	4680      	mov	r8, r0
 800783a:	460c      	mov	r4, r1
 800783c:	469a      	mov	sl, r3
 800783e:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8007842:	d807      	bhi.n	8007854 <_printf_i+0x28>
 8007844:	2f62      	cmp	r7, #98	; 0x62
 8007846:	d80a      	bhi.n	800785e <_printf_i+0x32>
 8007848:	2f00      	cmp	r7, #0
 800784a:	f000 80d4 	beq.w	80079f6 <_printf_i+0x1ca>
 800784e:	2f58      	cmp	r7, #88	; 0x58
 8007850:	f000 80c0 	beq.w	80079d4 <_printf_i+0x1a8>
 8007854:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8007858:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800785c:	e03a      	b.n	80078d4 <_printf_i+0xa8>
 800785e:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8007862:	2b15      	cmp	r3, #21
 8007864:	d8f6      	bhi.n	8007854 <_printf_i+0x28>
 8007866:	a101      	add	r1, pc, #4	; (adr r1, 800786c <_printf_i+0x40>)
 8007868:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800786c:	080078c5 	.word	0x080078c5
 8007870:	080078d9 	.word	0x080078d9
 8007874:	08007855 	.word	0x08007855
 8007878:	08007855 	.word	0x08007855
 800787c:	08007855 	.word	0x08007855
 8007880:	08007855 	.word	0x08007855
 8007884:	080078d9 	.word	0x080078d9
 8007888:	08007855 	.word	0x08007855
 800788c:	08007855 	.word	0x08007855
 8007890:	08007855 	.word	0x08007855
 8007894:	08007855 	.word	0x08007855
 8007898:	080079dd 	.word	0x080079dd
 800789c:	08007905 	.word	0x08007905
 80078a0:	08007997 	.word	0x08007997
 80078a4:	08007855 	.word	0x08007855
 80078a8:	08007855 	.word	0x08007855
 80078ac:	080079ff 	.word	0x080079ff
 80078b0:	08007855 	.word	0x08007855
 80078b4:	08007905 	.word	0x08007905
 80078b8:	08007855 	.word	0x08007855
 80078bc:	08007855 	.word	0x08007855
 80078c0:	0800799f 	.word	0x0800799f
 80078c4:	682b      	ldr	r3, [r5, #0]
 80078c6:	1d1a      	adds	r2, r3, #4
 80078c8:	681b      	ldr	r3, [r3, #0]
 80078ca:	602a      	str	r2, [r5, #0]
 80078cc:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80078d0:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80078d4:	2301      	movs	r3, #1
 80078d6:	e09f      	b.n	8007a18 <_printf_i+0x1ec>
 80078d8:	6820      	ldr	r0, [r4, #0]
 80078da:	682b      	ldr	r3, [r5, #0]
 80078dc:	0607      	lsls	r7, r0, #24
 80078de:	f103 0104 	add.w	r1, r3, #4
 80078e2:	6029      	str	r1, [r5, #0]
 80078e4:	d501      	bpl.n	80078ea <_printf_i+0xbe>
 80078e6:	681e      	ldr	r6, [r3, #0]
 80078e8:	e003      	b.n	80078f2 <_printf_i+0xc6>
 80078ea:	0646      	lsls	r6, r0, #25
 80078ec:	d5fb      	bpl.n	80078e6 <_printf_i+0xba>
 80078ee:	f9b3 6000 	ldrsh.w	r6, [r3]
 80078f2:	2e00      	cmp	r6, #0
 80078f4:	da03      	bge.n	80078fe <_printf_i+0xd2>
 80078f6:	232d      	movs	r3, #45	; 0x2d
 80078f8:	4276      	negs	r6, r6
 80078fa:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80078fe:	485a      	ldr	r0, [pc, #360]	; (8007a68 <_printf_i+0x23c>)
 8007900:	230a      	movs	r3, #10
 8007902:	e012      	b.n	800792a <_printf_i+0xfe>
 8007904:	682b      	ldr	r3, [r5, #0]
 8007906:	6820      	ldr	r0, [r4, #0]
 8007908:	1d19      	adds	r1, r3, #4
 800790a:	6029      	str	r1, [r5, #0]
 800790c:	0605      	lsls	r5, r0, #24
 800790e:	d501      	bpl.n	8007914 <_printf_i+0xe8>
 8007910:	681e      	ldr	r6, [r3, #0]
 8007912:	e002      	b.n	800791a <_printf_i+0xee>
 8007914:	0641      	lsls	r1, r0, #25
 8007916:	d5fb      	bpl.n	8007910 <_printf_i+0xe4>
 8007918:	881e      	ldrh	r6, [r3, #0]
 800791a:	4853      	ldr	r0, [pc, #332]	; (8007a68 <_printf_i+0x23c>)
 800791c:	2f6f      	cmp	r7, #111	; 0x6f
 800791e:	bf0c      	ite	eq
 8007920:	2308      	moveq	r3, #8
 8007922:	230a      	movne	r3, #10
 8007924:	2100      	movs	r1, #0
 8007926:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800792a:	6865      	ldr	r5, [r4, #4]
 800792c:	60a5      	str	r5, [r4, #8]
 800792e:	2d00      	cmp	r5, #0
 8007930:	bfa2      	ittt	ge
 8007932:	6821      	ldrge	r1, [r4, #0]
 8007934:	f021 0104 	bicge.w	r1, r1, #4
 8007938:	6021      	strge	r1, [r4, #0]
 800793a:	b90e      	cbnz	r6, 8007940 <_printf_i+0x114>
 800793c:	2d00      	cmp	r5, #0
 800793e:	d04b      	beq.n	80079d8 <_printf_i+0x1ac>
 8007940:	4615      	mov	r5, r2
 8007942:	fbb6 f1f3 	udiv	r1, r6, r3
 8007946:	fb03 6711 	mls	r7, r3, r1, r6
 800794a:	5dc7      	ldrb	r7, [r0, r7]
 800794c:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8007950:	4637      	mov	r7, r6
 8007952:	42bb      	cmp	r3, r7
 8007954:	460e      	mov	r6, r1
 8007956:	d9f4      	bls.n	8007942 <_printf_i+0x116>
 8007958:	2b08      	cmp	r3, #8
 800795a:	d10b      	bne.n	8007974 <_printf_i+0x148>
 800795c:	6823      	ldr	r3, [r4, #0]
 800795e:	07de      	lsls	r6, r3, #31
 8007960:	d508      	bpl.n	8007974 <_printf_i+0x148>
 8007962:	6923      	ldr	r3, [r4, #16]
 8007964:	6861      	ldr	r1, [r4, #4]
 8007966:	4299      	cmp	r1, r3
 8007968:	bfde      	ittt	le
 800796a:	2330      	movle	r3, #48	; 0x30
 800796c:	f805 3c01 	strble.w	r3, [r5, #-1]
 8007970:	f105 35ff 	addle.w	r5, r5, #4294967295
 8007974:	1b52      	subs	r2, r2, r5
 8007976:	6122      	str	r2, [r4, #16]
 8007978:	f8cd a000 	str.w	sl, [sp]
 800797c:	464b      	mov	r3, r9
 800797e:	aa03      	add	r2, sp, #12
 8007980:	4621      	mov	r1, r4
 8007982:	4640      	mov	r0, r8
 8007984:	f7ff fee4 	bl	8007750 <_printf_common>
 8007988:	3001      	adds	r0, #1
 800798a:	d14a      	bne.n	8007a22 <_printf_i+0x1f6>
 800798c:	f04f 30ff 	mov.w	r0, #4294967295
 8007990:	b004      	add	sp, #16
 8007992:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007996:	6823      	ldr	r3, [r4, #0]
 8007998:	f043 0320 	orr.w	r3, r3, #32
 800799c:	6023      	str	r3, [r4, #0]
 800799e:	4833      	ldr	r0, [pc, #204]	; (8007a6c <_printf_i+0x240>)
 80079a0:	2778      	movs	r7, #120	; 0x78
 80079a2:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 80079a6:	6823      	ldr	r3, [r4, #0]
 80079a8:	6829      	ldr	r1, [r5, #0]
 80079aa:	061f      	lsls	r7, r3, #24
 80079ac:	f851 6b04 	ldr.w	r6, [r1], #4
 80079b0:	d402      	bmi.n	80079b8 <_printf_i+0x18c>
 80079b2:	065f      	lsls	r7, r3, #25
 80079b4:	bf48      	it	mi
 80079b6:	b2b6      	uxthmi	r6, r6
 80079b8:	07df      	lsls	r7, r3, #31
 80079ba:	bf48      	it	mi
 80079bc:	f043 0320 	orrmi.w	r3, r3, #32
 80079c0:	6029      	str	r1, [r5, #0]
 80079c2:	bf48      	it	mi
 80079c4:	6023      	strmi	r3, [r4, #0]
 80079c6:	b91e      	cbnz	r6, 80079d0 <_printf_i+0x1a4>
 80079c8:	6823      	ldr	r3, [r4, #0]
 80079ca:	f023 0320 	bic.w	r3, r3, #32
 80079ce:	6023      	str	r3, [r4, #0]
 80079d0:	2310      	movs	r3, #16
 80079d2:	e7a7      	b.n	8007924 <_printf_i+0xf8>
 80079d4:	4824      	ldr	r0, [pc, #144]	; (8007a68 <_printf_i+0x23c>)
 80079d6:	e7e4      	b.n	80079a2 <_printf_i+0x176>
 80079d8:	4615      	mov	r5, r2
 80079da:	e7bd      	b.n	8007958 <_printf_i+0x12c>
 80079dc:	682b      	ldr	r3, [r5, #0]
 80079de:	6826      	ldr	r6, [r4, #0]
 80079e0:	6961      	ldr	r1, [r4, #20]
 80079e2:	1d18      	adds	r0, r3, #4
 80079e4:	6028      	str	r0, [r5, #0]
 80079e6:	0635      	lsls	r5, r6, #24
 80079e8:	681b      	ldr	r3, [r3, #0]
 80079ea:	d501      	bpl.n	80079f0 <_printf_i+0x1c4>
 80079ec:	6019      	str	r1, [r3, #0]
 80079ee:	e002      	b.n	80079f6 <_printf_i+0x1ca>
 80079f0:	0670      	lsls	r0, r6, #25
 80079f2:	d5fb      	bpl.n	80079ec <_printf_i+0x1c0>
 80079f4:	8019      	strh	r1, [r3, #0]
 80079f6:	2300      	movs	r3, #0
 80079f8:	6123      	str	r3, [r4, #16]
 80079fa:	4615      	mov	r5, r2
 80079fc:	e7bc      	b.n	8007978 <_printf_i+0x14c>
 80079fe:	682b      	ldr	r3, [r5, #0]
 8007a00:	1d1a      	adds	r2, r3, #4
 8007a02:	602a      	str	r2, [r5, #0]
 8007a04:	681d      	ldr	r5, [r3, #0]
 8007a06:	6862      	ldr	r2, [r4, #4]
 8007a08:	2100      	movs	r1, #0
 8007a0a:	4628      	mov	r0, r5
 8007a0c:	f7f8 fbe8 	bl	80001e0 <memchr>
 8007a10:	b108      	cbz	r0, 8007a16 <_printf_i+0x1ea>
 8007a12:	1b40      	subs	r0, r0, r5
 8007a14:	6060      	str	r0, [r4, #4]
 8007a16:	6863      	ldr	r3, [r4, #4]
 8007a18:	6123      	str	r3, [r4, #16]
 8007a1a:	2300      	movs	r3, #0
 8007a1c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007a20:	e7aa      	b.n	8007978 <_printf_i+0x14c>
 8007a22:	6923      	ldr	r3, [r4, #16]
 8007a24:	462a      	mov	r2, r5
 8007a26:	4649      	mov	r1, r9
 8007a28:	4640      	mov	r0, r8
 8007a2a:	47d0      	blx	sl
 8007a2c:	3001      	adds	r0, #1
 8007a2e:	d0ad      	beq.n	800798c <_printf_i+0x160>
 8007a30:	6823      	ldr	r3, [r4, #0]
 8007a32:	079b      	lsls	r3, r3, #30
 8007a34:	d413      	bmi.n	8007a5e <_printf_i+0x232>
 8007a36:	68e0      	ldr	r0, [r4, #12]
 8007a38:	9b03      	ldr	r3, [sp, #12]
 8007a3a:	4298      	cmp	r0, r3
 8007a3c:	bfb8      	it	lt
 8007a3e:	4618      	movlt	r0, r3
 8007a40:	e7a6      	b.n	8007990 <_printf_i+0x164>
 8007a42:	2301      	movs	r3, #1
 8007a44:	4632      	mov	r2, r6
 8007a46:	4649      	mov	r1, r9
 8007a48:	4640      	mov	r0, r8
 8007a4a:	47d0      	blx	sl
 8007a4c:	3001      	adds	r0, #1
 8007a4e:	d09d      	beq.n	800798c <_printf_i+0x160>
 8007a50:	3501      	adds	r5, #1
 8007a52:	68e3      	ldr	r3, [r4, #12]
 8007a54:	9903      	ldr	r1, [sp, #12]
 8007a56:	1a5b      	subs	r3, r3, r1
 8007a58:	42ab      	cmp	r3, r5
 8007a5a:	dcf2      	bgt.n	8007a42 <_printf_i+0x216>
 8007a5c:	e7eb      	b.n	8007a36 <_printf_i+0x20a>
 8007a5e:	2500      	movs	r5, #0
 8007a60:	f104 0619 	add.w	r6, r4, #25
 8007a64:	e7f5      	b.n	8007a52 <_printf_i+0x226>
 8007a66:	bf00      	nop
 8007a68:	08007c49 	.word	0x08007c49
 8007a6c:	08007c5a 	.word	0x08007c5a

08007a70 <memmove>:
 8007a70:	4288      	cmp	r0, r1
 8007a72:	b510      	push	{r4, lr}
 8007a74:	eb01 0402 	add.w	r4, r1, r2
 8007a78:	d902      	bls.n	8007a80 <memmove+0x10>
 8007a7a:	4284      	cmp	r4, r0
 8007a7c:	4623      	mov	r3, r4
 8007a7e:	d807      	bhi.n	8007a90 <memmove+0x20>
 8007a80:	1e43      	subs	r3, r0, #1
 8007a82:	42a1      	cmp	r1, r4
 8007a84:	d008      	beq.n	8007a98 <memmove+0x28>
 8007a86:	f811 2b01 	ldrb.w	r2, [r1], #1
 8007a8a:	f803 2f01 	strb.w	r2, [r3, #1]!
 8007a8e:	e7f8      	b.n	8007a82 <memmove+0x12>
 8007a90:	4402      	add	r2, r0
 8007a92:	4601      	mov	r1, r0
 8007a94:	428a      	cmp	r2, r1
 8007a96:	d100      	bne.n	8007a9a <memmove+0x2a>
 8007a98:	bd10      	pop	{r4, pc}
 8007a9a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8007a9e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8007aa2:	e7f7      	b.n	8007a94 <memmove+0x24>

08007aa4 <_sbrk_r>:
 8007aa4:	b538      	push	{r3, r4, r5, lr}
 8007aa6:	4d06      	ldr	r5, [pc, #24]	; (8007ac0 <_sbrk_r+0x1c>)
 8007aa8:	2300      	movs	r3, #0
 8007aaa:	4604      	mov	r4, r0
 8007aac:	4608      	mov	r0, r1
 8007aae:	602b      	str	r3, [r5, #0]
 8007ab0:	f7f9 fba8 	bl	8001204 <_sbrk>
 8007ab4:	1c43      	adds	r3, r0, #1
 8007ab6:	d102      	bne.n	8007abe <_sbrk_r+0x1a>
 8007ab8:	682b      	ldr	r3, [r5, #0]
 8007aba:	b103      	cbz	r3, 8007abe <_sbrk_r+0x1a>
 8007abc:	6023      	str	r3, [r4, #0]
 8007abe:	bd38      	pop	{r3, r4, r5, pc}
 8007ac0:	20000400 	.word	0x20000400

08007ac4 <memcpy>:
 8007ac4:	440a      	add	r2, r1
 8007ac6:	4291      	cmp	r1, r2
 8007ac8:	f100 33ff 	add.w	r3, r0, #4294967295
 8007acc:	d100      	bne.n	8007ad0 <memcpy+0xc>
 8007ace:	4770      	bx	lr
 8007ad0:	b510      	push	{r4, lr}
 8007ad2:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007ad6:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007ada:	4291      	cmp	r1, r2
 8007adc:	d1f9      	bne.n	8007ad2 <memcpy+0xe>
 8007ade:	bd10      	pop	{r4, pc}

08007ae0 <_realloc_r>:
 8007ae0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007ae4:	4680      	mov	r8, r0
 8007ae6:	4614      	mov	r4, r2
 8007ae8:	460e      	mov	r6, r1
 8007aea:	b921      	cbnz	r1, 8007af6 <_realloc_r+0x16>
 8007aec:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007af0:	4611      	mov	r1, r2
 8007af2:	f7ff bc49 	b.w	8007388 <_malloc_r>
 8007af6:	b92a      	cbnz	r2, 8007b04 <_realloc_r+0x24>
 8007af8:	f7ff fbda 	bl	80072b0 <_free_r>
 8007afc:	4625      	mov	r5, r4
 8007afe:	4628      	mov	r0, r5
 8007b00:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007b04:	f000 f81b 	bl	8007b3e <_malloc_usable_size_r>
 8007b08:	4284      	cmp	r4, r0
 8007b0a:	4607      	mov	r7, r0
 8007b0c:	d802      	bhi.n	8007b14 <_realloc_r+0x34>
 8007b0e:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8007b12:	d812      	bhi.n	8007b3a <_realloc_r+0x5a>
 8007b14:	4621      	mov	r1, r4
 8007b16:	4640      	mov	r0, r8
 8007b18:	f7ff fc36 	bl	8007388 <_malloc_r>
 8007b1c:	4605      	mov	r5, r0
 8007b1e:	2800      	cmp	r0, #0
 8007b20:	d0ed      	beq.n	8007afe <_realloc_r+0x1e>
 8007b22:	42bc      	cmp	r4, r7
 8007b24:	4622      	mov	r2, r4
 8007b26:	4631      	mov	r1, r6
 8007b28:	bf28      	it	cs
 8007b2a:	463a      	movcs	r2, r7
 8007b2c:	f7ff ffca 	bl	8007ac4 <memcpy>
 8007b30:	4631      	mov	r1, r6
 8007b32:	4640      	mov	r0, r8
 8007b34:	f7ff fbbc 	bl	80072b0 <_free_r>
 8007b38:	e7e1      	b.n	8007afe <_realloc_r+0x1e>
 8007b3a:	4635      	mov	r5, r6
 8007b3c:	e7df      	b.n	8007afe <_realloc_r+0x1e>

08007b3e <_malloc_usable_size_r>:
 8007b3e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007b42:	1f18      	subs	r0, r3, #4
 8007b44:	2b00      	cmp	r3, #0
 8007b46:	bfbc      	itt	lt
 8007b48:	580b      	ldrlt	r3, [r1, r0]
 8007b4a:	18c0      	addlt	r0, r0, r3
 8007b4c:	4770      	bx	lr
	...

08007b50 <_init>:
 8007b50:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007b52:	bf00      	nop
 8007b54:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007b56:	bc08      	pop	{r3}
 8007b58:	469e      	mov	lr, r3
 8007b5a:	4770      	bx	lr

08007b5c <_fini>:
 8007b5c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007b5e:	bf00      	nop
 8007b60:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007b62:	bc08      	pop	{r3}
 8007b64:	469e      	mov	lr, r3
 8007b66:	4770      	bx	lr
