#ifndef INCLUDED_CYFITTER_H
#define INCLUDED_CYFITTER_H
#include "cydevice.h"
#include "cydevice_trm.h"

/* ADC_bSAR_SEQ */
#define ADC_bSAR_SEQ_ChannelCounter__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB02_03_ACTL
#define ADC_bSAR_SEQ_ChannelCounter__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB02_03_CTL
#define ADC_bSAR_SEQ_ChannelCounter__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB02_03_CTL
#define ADC_bSAR_SEQ_ChannelCounter__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB02_03_CTL
#define ADC_bSAR_SEQ_ChannelCounter__16BIT_COUNT_COUNT_REG CYREG_B0_UDB02_03_CTL
#define ADC_bSAR_SEQ_ChannelCounter__16BIT_MASK_MASK_REG CYREG_B0_UDB02_03_MSK
#define ADC_bSAR_SEQ_ChannelCounter__16BIT_MASK_PERIOD_REG CYREG_B0_UDB02_03_MSK
#define ADC_bSAR_SEQ_ChannelCounter__16BIT_PERIOD_MASK_REG CYREG_B0_UDB02_03_MSK
#define ADC_bSAR_SEQ_ChannelCounter__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB02_03_MSK
#define ADC_bSAR_SEQ_ChannelCounter__CONTROL_AUX_CTL_REG CYREG_B0_UDB02_ACTL
#define ADC_bSAR_SEQ_ChannelCounter__CONTROL_REG CYREG_B0_UDB02_CTL
#define ADC_bSAR_SEQ_ChannelCounter__CONTROL_ST_REG CYREG_B0_UDB02_ST_CTL
#define ADC_bSAR_SEQ_ChannelCounter__COUNT_REG CYREG_B0_UDB02_CTL
#define ADC_bSAR_SEQ_ChannelCounter__COUNT_ST_REG CYREG_B0_UDB02_ST_CTL
#define ADC_bSAR_SEQ_ChannelCounter__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB02_MSK_ACTL
#define ADC_bSAR_SEQ_ChannelCounter__PER_CTL_AUX_CTL_REG CYREG_B0_UDB02_MSK_ACTL
#define ADC_bSAR_SEQ_ChannelCounter__PERIOD_REG CYREG_B0_UDB02_MSK
#define ADC_bSAR_SEQ_ChannelCounter_ST__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB02_03_ACTL
#define ADC_bSAR_SEQ_ChannelCounter_ST__16BIT_STATUS_REG CYREG_B0_UDB02_03_ST
#define ADC_bSAR_SEQ_ChannelCounter_ST__MASK_REG CYREG_B0_UDB02_MSK
#define ADC_bSAR_SEQ_ChannelCounter_ST__MASK_ST_AUX_CTL_REG CYREG_B0_UDB02_MSK_ACTL
#define ADC_bSAR_SEQ_ChannelCounter_ST__PER_ST_AUX_CTL_REG CYREG_B0_UDB02_MSK_ACTL
#define ADC_bSAR_SEQ_ChannelCounter_ST__STATUS_AUX_CTL_REG CYREG_B0_UDB02_ACTL
#define ADC_bSAR_SEQ_ChannelCounter_ST__STATUS_CNT_REG CYREG_B0_UDB02_ST_CTL
#define ADC_bSAR_SEQ_ChannelCounter_ST__STATUS_CONTROL_REG CYREG_B0_UDB02_ST_CTL
#define ADC_bSAR_SEQ_ChannelCounter_ST__STATUS_REG CYREG_B0_UDB02_ST
#define ADC_bSAR_SEQ_CtrlReg__0__MASK 0x01u
#define ADC_bSAR_SEQ_CtrlReg__0__POS 0
#define ADC_bSAR_SEQ_CtrlReg__1__MASK 0x02u
#define ADC_bSAR_SEQ_CtrlReg__1__POS 1
#define ADC_bSAR_SEQ_CtrlReg__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB05_06_ACTL
#define ADC_bSAR_SEQ_CtrlReg__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB05_06_CTL
#define ADC_bSAR_SEQ_CtrlReg__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB05_06_CTL
#define ADC_bSAR_SEQ_CtrlReg__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB05_06_CTL
#define ADC_bSAR_SEQ_CtrlReg__16BIT_COUNT_COUNT_REG CYREG_B1_UDB05_06_CTL
#define ADC_bSAR_SEQ_CtrlReg__16BIT_MASK_MASK_REG CYREG_B1_UDB05_06_MSK
#define ADC_bSAR_SEQ_CtrlReg__16BIT_MASK_PERIOD_REG CYREG_B1_UDB05_06_MSK
#define ADC_bSAR_SEQ_CtrlReg__16BIT_PERIOD_MASK_REG CYREG_B1_UDB05_06_MSK
#define ADC_bSAR_SEQ_CtrlReg__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB05_06_MSK
#define ADC_bSAR_SEQ_CtrlReg__CONTROL_AUX_CTL_REG CYREG_B1_UDB05_ACTL
#define ADC_bSAR_SEQ_CtrlReg__CONTROL_REG CYREG_B1_UDB05_CTL
#define ADC_bSAR_SEQ_CtrlReg__CONTROL_ST_REG CYREG_B1_UDB05_ST_CTL
#define ADC_bSAR_SEQ_CtrlReg__COUNT_REG CYREG_B1_UDB05_CTL
#define ADC_bSAR_SEQ_CtrlReg__COUNT_ST_REG CYREG_B1_UDB05_ST_CTL
#define ADC_bSAR_SEQ_CtrlReg__MASK 0x03u
#define ADC_bSAR_SEQ_CtrlReg__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB05_MSK_ACTL
#define ADC_bSAR_SEQ_CtrlReg__PER_CTL_AUX_CTL_REG CYREG_B1_UDB05_MSK_ACTL
#define ADC_bSAR_SEQ_CtrlReg__PERIOD_REG CYREG_B1_UDB05_MSK
#define ADC_bSAR_SEQ_EOCSts__0__MASK 0x01u
#define ADC_bSAR_SEQ_EOCSts__0__POS 0
#define ADC_bSAR_SEQ_EOCSts__MASK 0x01u
#define ADC_bSAR_SEQ_EOCSts__MASK_REG CYREG_B1_UDB11_MSK
#define ADC_bSAR_SEQ_EOCSts__STATUS_AUX_CTL_REG CYREG_B1_UDB11_ACTL
#define ADC_bSAR_SEQ_EOCSts__STATUS_REG CYREG_B1_UDB11_ST

/* ADC_FinalBuf */
#define ADC_FinalBuf__DRQ_CTL CYREG_IDMUX_DRQ_CTL0
#define ADC_FinalBuf__DRQ_NUMBER 0u
#define ADC_FinalBuf__NUMBEROF_TDS 0u
#define ADC_FinalBuf__PRIORITY 2u
#define ADC_FinalBuf__TERMIN_EN 0u
#define ADC_FinalBuf__TERMIN_SEL 0u
#define ADC_FinalBuf__TERMOUT0_EN 1u
#define ADC_FinalBuf__TERMOUT0_SEL 0u
#define ADC_FinalBuf__TERMOUT1_EN 0u
#define ADC_FinalBuf__TERMOUT1_SEL 0u

/* ADC_IntClock */
#define ADC_IntClock__CFG0 CYREG_CLKDIST_DCFG1_CFG0
#define ADC_IntClock__CFG1 CYREG_CLKDIST_DCFG1_CFG1
#define ADC_IntClock__CFG2 CYREG_CLKDIST_DCFG1_CFG2
#define ADC_IntClock__CFG2_SRC_SEL_MASK 0x07u
#define ADC_IntClock__INDEX 0x01u
#define ADC_IntClock__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define ADC_IntClock__PM_ACT_MSK 0x02u
#define ADC_IntClock__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define ADC_IntClock__PM_STBY_MSK 0x02u

/* ADC_IRQ */
#define ADC_IRQ__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define ADC_IRQ__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define ADC_IRQ__INTC_MASK 0x01u
#define ADC_IRQ__INTC_NUMBER 0u
#define ADC_IRQ__INTC_PRIOR_NUM 7u
#define ADC_IRQ__INTC_PRIOR_REG CYREG_NVIC_PRI_0
#define ADC_IRQ__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define ADC_IRQ__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* ADC_SAR_ADC_SAR */
#define ADC_SAR_ADC_SAR__CLK CYREG_SAR0_CLK
#define ADC_SAR_ADC_SAR__CSR0 CYREG_SAR0_CSR0
#define ADC_SAR_ADC_SAR__CSR1 CYREG_SAR0_CSR1
#define ADC_SAR_ADC_SAR__CSR2 CYREG_SAR0_CSR2
#define ADC_SAR_ADC_SAR__CSR3 CYREG_SAR0_CSR3
#define ADC_SAR_ADC_SAR__CSR4 CYREG_SAR0_CSR4
#define ADC_SAR_ADC_SAR__CSR5 CYREG_SAR0_CSR5
#define ADC_SAR_ADC_SAR__CSR6 CYREG_SAR0_CSR6
#define ADC_SAR_ADC_SAR__PM_ACT_CFG CYREG_PM_ACT_CFG11
#define ADC_SAR_ADC_SAR__PM_ACT_MSK 0x01u
#define ADC_SAR_ADC_SAR__PM_STBY_CFG CYREG_PM_STBY_CFG11
#define ADC_SAR_ADC_SAR__PM_STBY_MSK 0x01u
#define ADC_SAR_ADC_SAR__SW0 CYREG_SAR0_SW0
#define ADC_SAR_ADC_SAR__SW2 CYREG_SAR0_SW2
#define ADC_SAR_ADC_SAR__SW3 CYREG_SAR0_SW3
#define ADC_SAR_ADC_SAR__SW4 CYREG_SAR0_SW4
#define ADC_SAR_ADC_SAR__SW6 CYREG_SAR0_SW6
#define ADC_SAR_ADC_SAR__TR0 CYREG_SAR0_TR0
#define ADC_SAR_ADC_SAR__WRK0 CYREG_SAR0_WRK0
#define ADC_SAR_ADC_SAR__WRK1 CYREG_SAR0_WRK1

/* ADC_SAR_Bypass */
#define ADC_SAR_Bypass__0__INTTYPE CYREG_PICU0_INTTYPE4
#define ADC_SAR_Bypass__0__MASK 0x10u
#define ADC_SAR_Bypass__0__PC CYREG_PRT0_PC4
#define ADC_SAR_Bypass__0__PORT 0u
#define ADC_SAR_Bypass__0__SHIFT 4u
#define ADC_SAR_Bypass__AG CYREG_PRT0_AG
#define ADC_SAR_Bypass__AMUX CYREG_PRT0_AMUX
#define ADC_SAR_Bypass__BIE CYREG_PRT0_BIE
#define ADC_SAR_Bypass__BIT_MASK CYREG_PRT0_BIT_MASK
#define ADC_SAR_Bypass__BYP CYREG_PRT0_BYP
#define ADC_SAR_Bypass__CTL CYREG_PRT0_CTL
#define ADC_SAR_Bypass__DM0 CYREG_PRT0_DM0
#define ADC_SAR_Bypass__DM1 CYREG_PRT0_DM1
#define ADC_SAR_Bypass__DM2 CYREG_PRT0_DM2
#define ADC_SAR_Bypass__DR CYREG_PRT0_DR
#define ADC_SAR_Bypass__INP_DIS CYREG_PRT0_INP_DIS
#define ADC_SAR_Bypass__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define ADC_SAR_Bypass__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define ADC_SAR_Bypass__LCD_EN CYREG_PRT0_LCD_EN
#define ADC_SAR_Bypass__MASK 0x10u
#define ADC_SAR_Bypass__PORT 0u
#define ADC_SAR_Bypass__PRT CYREG_PRT0_PRT
#define ADC_SAR_Bypass__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define ADC_SAR_Bypass__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define ADC_SAR_Bypass__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define ADC_SAR_Bypass__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define ADC_SAR_Bypass__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define ADC_SAR_Bypass__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define ADC_SAR_Bypass__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define ADC_SAR_Bypass__PS CYREG_PRT0_PS
#define ADC_SAR_Bypass__SHIFT 4u
#define ADC_SAR_Bypass__SLW CYREG_PRT0_SLW

/* ADC_TempBuf */
#define ADC_TempBuf__DRQ_CTL CYREG_IDMUX_DRQ_CTL0
#define ADC_TempBuf__DRQ_NUMBER 1u
#define ADC_TempBuf__NUMBEROF_TDS 0u
#define ADC_TempBuf__PRIORITY 2u
#define ADC_TempBuf__TERMIN_EN 0u
#define ADC_TempBuf__TERMIN_SEL 0u
#define ADC_TempBuf__TERMOUT0_EN 1u
#define ADC_TempBuf__TERMOUT0_SEL 1u
#define ADC_TempBuf__TERMOUT1_EN 0u
#define ADC_TempBuf__TERMOUT1_SEL 0u

/* LED */
#define LED__0__INTTYPE CYREG_PICU2_INTTYPE1
#define LED__0__MASK 0x02u
#define LED__0__PC CYREG_PRT2_PC1
#define LED__0__PORT 2u
#define LED__0__SHIFT 1u
#define LED__AG CYREG_PRT2_AG
#define LED__AMUX CYREG_PRT2_AMUX
#define LED__BIE CYREG_PRT2_BIE
#define LED__BIT_MASK CYREG_PRT2_BIT_MASK
#define LED__BYP CYREG_PRT2_BYP
#define LED__CTL CYREG_PRT2_CTL
#define LED__DM0 CYREG_PRT2_DM0
#define LED__DM1 CYREG_PRT2_DM1
#define LED__DM2 CYREG_PRT2_DM2
#define LED__DR CYREG_PRT2_DR
#define LED__INP_DIS CYREG_PRT2_INP_DIS
#define LED__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define LED__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define LED__LCD_EN CYREG_PRT2_LCD_EN
#define LED__MASK 0x02u
#define LED__PORT 2u
#define LED__PRT CYREG_PRT2_PRT
#define LED__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define LED__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define LED__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define LED__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define LED__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define LED__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define LED__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define LED__PS CYREG_PRT2_PS
#define LED__SHIFT 1u
#define LED__SLW CYREG_PRT2_SLW

/* USB_arb_int */
#define USB_arb_int__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USB_arb_int__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USB_arb_int__INTC_MASK 0x400000u
#define USB_arb_int__INTC_NUMBER 22u
#define USB_arb_int__INTC_PRIOR_NUM 7u
#define USB_arb_int__INTC_PRIOR_REG CYREG_NVIC_PRI_22
#define USB_arb_int__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USB_arb_int__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* USB_bus_reset */
#define USB_bus_reset__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USB_bus_reset__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USB_bus_reset__INTC_MASK 0x800000u
#define USB_bus_reset__INTC_NUMBER 23u
#define USB_bus_reset__INTC_PRIOR_NUM 7u
#define USB_bus_reset__INTC_PRIOR_REG CYREG_NVIC_PRI_23
#define USB_bus_reset__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USB_bus_reset__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* USB_Dm */
#define USB_Dm__0__INTTYPE CYREG_PICU15_INTTYPE7
#define USB_Dm__0__MASK 0x80u
#define USB_Dm__0__PC CYREG_IO_PC_PRT15_7_6_PC1
#define USB_Dm__0__PORT 15u
#define USB_Dm__0__SHIFT 7u
#define USB_Dm__AG CYREG_PRT15_AG
#define USB_Dm__AMUX CYREG_PRT15_AMUX
#define USB_Dm__BIE CYREG_PRT15_BIE
#define USB_Dm__BIT_MASK CYREG_PRT15_BIT_MASK
#define USB_Dm__BYP CYREG_PRT15_BYP
#define USB_Dm__CTL CYREG_PRT15_CTL
#define USB_Dm__DM0 CYREG_PRT15_DM0
#define USB_Dm__DM1 CYREG_PRT15_DM1
#define USB_Dm__DM2 CYREG_PRT15_DM2
#define USB_Dm__DR CYREG_PRT15_DR
#define USB_Dm__INP_DIS CYREG_PRT15_INP_DIS
#define USB_Dm__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU15_BASE
#define USB_Dm__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define USB_Dm__LCD_EN CYREG_PRT15_LCD_EN
#define USB_Dm__MASK 0x80u
#define USB_Dm__PORT 15u
#define USB_Dm__PRT CYREG_PRT15_PRT
#define USB_Dm__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define USB_Dm__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define USB_Dm__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define USB_Dm__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define USB_Dm__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define USB_Dm__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define USB_Dm__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define USB_Dm__PS CYREG_PRT15_PS
#define USB_Dm__SHIFT 7u
#define USB_Dm__SLW CYREG_PRT15_SLW

/* USB_Dp */
#define USB_Dp__0__INTTYPE CYREG_PICU15_INTTYPE6
#define USB_Dp__0__MASK 0x40u
#define USB_Dp__0__PC CYREG_IO_PC_PRT15_7_6_PC0
#define USB_Dp__0__PORT 15u
#define USB_Dp__0__SHIFT 6u
#define USB_Dp__AG CYREG_PRT15_AG
#define USB_Dp__AMUX CYREG_PRT15_AMUX
#define USB_Dp__BIE CYREG_PRT15_BIE
#define USB_Dp__BIT_MASK CYREG_PRT15_BIT_MASK
#define USB_Dp__BYP CYREG_PRT15_BYP
#define USB_Dp__CTL CYREG_PRT15_CTL
#define USB_Dp__DM0 CYREG_PRT15_DM0
#define USB_Dp__DM1 CYREG_PRT15_DM1
#define USB_Dp__DM2 CYREG_PRT15_DM2
#define USB_Dp__DR CYREG_PRT15_DR
#define USB_Dp__INP_DIS CYREG_PRT15_INP_DIS
#define USB_Dp__INTSTAT CYREG_PICU15_INTSTAT
#define USB_Dp__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU15_BASE
#define USB_Dp__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define USB_Dp__LCD_EN CYREG_PRT15_LCD_EN
#define USB_Dp__MASK 0x40u
#define USB_Dp__PORT 15u
#define USB_Dp__PRT CYREG_PRT15_PRT
#define USB_Dp__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define USB_Dp__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define USB_Dp__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define USB_Dp__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define USB_Dp__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define USB_Dp__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define USB_Dp__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define USB_Dp__PS CYREG_PRT15_PS
#define USB_Dp__SHIFT 6u
#define USB_Dp__SLW CYREG_PRT15_SLW
#define USB_Dp__SNAP CYREG_PICU_15_SNAP_15

/* USB_dp_int */
#define USB_dp_int__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USB_dp_int__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USB_dp_int__INTC_MASK 0x1000u
#define USB_dp_int__INTC_NUMBER 12u
#define USB_dp_int__INTC_PRIOR_NUM 7u
#define USB_dp_int__INTC_PRIOR_REG CYREG_NVIC_PRI_12
#define USB_dp_int__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USB_dp_int__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* USB_ep_0 */
#define USB_ep_0__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USB_ep_0__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USB_ep_0__INTC_MASK 0x1000000u
#define USB_ep_0__INTC_NUMBER 24u
#define USB_ep_0__INTC_PRIOR_NUM 7u
#define USB_ep_0__INTC_PRIOR_REG CYREG_NVIC_PRI_24
#define USB_ep_0__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USB_ep_0__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* USB_ep_1 */
#define USB_ep_1__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USB_ep_1__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USB_ep_1__INTC_MASK 0x02u
#define USB_ep_1__INTC_NUMBER 1u
#define USB_ep_1__INTC_PRIOR_NUM 7u
#define USB_ep_1__INTC_PRIOR_REG CYREG_NVIC_PRI_1
#define USB_ep_1__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USB_ep_1__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* USB_ep_7 */
#define USB_ep_7__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USB_ep_7__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USB_ep_7__INTC_MASK 0x04u
#define USB_ep_7__INTC_NUMBER 2u
#define USB_ep_7__INTC_PRIOR_NUM 7u
#define USB_ep_7__INTC_PRIOR_REG CYREG_NVIC_PRI_2
#define USB_ep_7__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USB_ep_7__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* USB_ep_8 */
#define USB_ep_8__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USB_ep_8__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USB_ep_8__INTC_MASK 0x08u
#define USB_ep_8__INTC_NUMBER 3u
#define USB_ep_8__INTC_PRIOR_NUM 7u
#define USB_ep_8__INTC_PRIOR_REG CYREG_NVIC_PRI_3
#define USB_ep_8__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USB_ep_8__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* USB_USB */
#define USB_USB__ARB_CFG CYREG_USB_ARB_CFG
#define USB_USB__ARB_EP1_CFG CYREG_USB_ARB_EP1_CFG
#define USB_USB__ARB_EP1_INT_EN CYREG_USB_ARB_EP1_INT_EN
#define USB_USB__ARB_EP1_SR CYREG_USB_ARB_EP1_SR
#define USB_USB__ARB_EP2_CFG CYREG_USB_ARB_EP2_CFG
#define USB_USB__ARB_EP2_INT_EN CYREG_USB_ARB_EP2_INT_EN
#define USB_USB__ARB_EP2_SR CYREG_USB_ARB_EP2_SR
#define USB_USB__ARB_EP3_CFG CYREG_USB_ARB_EP3_CFG
#define USB_USB__ARB_EP3_INT_EN CYREG_USB_ARB_EP3_INT_EN
#define USB_USB__ARB_EP3_SR CYREG_USB_ARB_EP3_SR
#define USB_USB__ARB_EP4_CFG CYREG_USB_ARB_EP4_CFG
#define USB_USB__ARB_EP4_INT_EN CYREG_USB_ARB_EP4_INT_EN
#define USB_USB__ARB_EP4_SR CYREG_USB_ARB_EP4_SR
#define USB_USB__ARB_EP5_CFG CYREG_USB_ARB_EP5_CFG
#define USB_USB__ARB_EP5_INT_EN CYREG_USB_ARB_EP5_INT_EN
#define USB_USB__ARB_EP5_SR CYREG_USB_ARB_EP5_SR
#define USB_USB__ARB_EP6_CFG CYREG_USB_ARB_EP6_CFG
#define USB_USB__ARB_EP6_INT_EN CYREG_USB_ARB_EP6_INT_EN
#define USB_USB__ARB_EP6_SR CYREG_USB_ARB_EP6_SR
#define USB_USB__ARB_EP7_CFG CYREG_USB_ARB_EP7_CFG
#define USB_USB__ARB_EP7_INT_EN CYREG_USB_ARB_EP7_INT_EN
#define USB_USB__ARB_EP7_SR CYREG_USB_ARB_EP7_SR
#define USB_USB__ARB_EP8_CFG CYREG_USB_ARB_EP8_CFG
#define USB_USB__ARB_EP8_INT_EN CYREG_USB_ARB_EP8_INT_EN
#define USB_USB__ARB_EP8_SR CYREG_USB_ARB_EP8_SR
#define USB_USB__ARB_INT_EN CYREG_USB_ARB_INT_EN
#define USB_USB__ARB_INT_SR CYREG_USB_ARB_INT_SR
#define USB_USB__ARB_RW1_DR CYREG_USB_ARB_RW1_DR
#define USB_USB__ARB_RW1_RA CYREG_USB_ARB_RW1_RA
#define USB_USB__ARB_RW1_RA_MSB CYREG_USB_ARB_RW1_RA_MSB
#define USB_USB__ARB_RW1_WA CYREG_USB_ARB_RW1_WA
#define USB_USB__ARB_RW1_WA_MSB CYREG_USB_ARB_RW1_WA_MSB
#define USB_USB__ARB_RW2_DR CYREG_USB_ARB_RW2_DR
#define USB_USB__ARB_RW2_RA CYREG_USB_ARB_RW2_RA
#define USB_USB__ARB_RW2_RA_MSB CYREG_USB_ARB_RW2_RA_MSB
#define USB_USB__ARB_RW2_WA CYREG_USB_ARB_RW2_WA
#define USB_USB__ARB_RW2_WA_MSB CYREG_USB_ARB_RW2_WA_MSB
#define USB_USB__ARB_RW3_DR CYREG_USB_ARB_RW3_DR
#define USB_USB__ARB_RW3_RA CYREG_USB_ARB_RW3_RA
#define USB_USB__ARB_RW3_RA_MSB CYREG_USB_ARB_RW3_RA_MSB
#define USB_USB__ARB_RW3_WA CYREG_USB_ARB_RW3_WA
#define USB_USB__ARB_RW3_WA_MSB CYREG_USB_ARB_RW3_WA_MSB
#define USB_USB__ARB_RW4_DR CYREG_USB_ARB_RW4_DR
#define USB_USB__ARB_RW4_RA CYREG_USB_ARB_RW4_RA
#define USB_USB__ARB_RW4_RA_MSB CYREG_USB_ARB_RW4_RA_MSB
#define USB_USB__ARB_RW4_WA CYREG_USB_ARB_RW4_WA
#define USB_USB__ARB_RW4_WA_MSB CYREG_USB_ARB_RW4_WA_MSB
#define USB_USB__ARB_RW5_DR CYREG_USB_ARB_RW5_DR
#define USB_USB__ARB_RW5_RA CYREG_USB_ARB_RW5_RA
#define USB_USB__ARB_RW5_RA_MSB CYREG_USB_ARB_RW5_RA_MSB
#define USB_USB__ARB_RW5_WA CYREG_USB_ARB_RW5_WA
#define USB_USB__ARB_RW5_WA_MSB CYREG_USB_ARB_RW5_WA_MSB
#define USB_USB__ARB_RW6_DR CYREG_USB_ARB_RW6_DR
#define USB_USB__ARB_RW6_RA CYREG_USB_ARB_RW6_RA
#define USB_USB__ARB_RW6_RA_MSB CYREG_USB_ARB_RW6_RA_MSB
#define USB_USB__ARB_RW6_WA CYREG_USB_ARB_RW6_WA
#define USB_USB__ARB_RW6_WA_MSB CYREG_USB_ARB_RW6_WA_MSB
#define USB_USB__ARB_RW7_DR CYREG_USB_ARB_RW7_DR
#define USB_USB__ARB_RW7_RA CYREG_USB_ARB_RW7_RA
#define USB_USB__ARB_RW7_RA_MSB CYREG_USB_ARB_RW7_RA_MSB
#define USB_USB__ARB_RW7_WA CYREG_USB_ARB_RW7_WA
#define USB_USB__ARB_RW7_WA_MSB CYREG_USB_ARB_RW7_WA_MSB
#define USB_USB__ARB_RW8_DR CYREG_USB_ARB_RW8_DR
#define USB_USB__ARB_RW8_RA CYREG_USB_ARB_RW8_RA
#define USB_USB__ARB_RW8_RA_MSB CYREG_USB_ARB_RW8_RA_MSB
#define USB_USB__ARB_RW8_WA CYREG_USB_ARB_RW8_WA
#define USB_USB__ARB_RW8_WA_MSB CYREG_USB_ARB_RW8_WA_MSB
#define USB_USB__BUF_SIZE CYREG_USB_BUF_SIZE
#define USB_USB__BUS_RST_CNT CYREG_USB_BUS_RST_CNT
#define USB_USB__CR0 CYREG_USB_CR0
#define USB_USB__CR1 CYREG_USB_CR1
#define USB_USB__CWA CYREG_USB_CWA
#define USB_USB__CWA_MSB CYREG_USB_CWA_MSB
#define USB_USB__DMA_THRES CYREG_USB_DMA_THRES
#define USB_USB__DMA_THRES_MSB CYREG_USB_DMA_THRES_MSB
#define USB_USB__DYN_RECONFIG CYREG_USB_DYN_RECONFIG
#define USB_USB__EP_ACTIVE CYREG_USB_EP_ACTIVE
#define USB_USB__EP_TYPE CYREG_USB_EP_TYPE
#define USB_USB__EP0_CNT CYREG_USB_EP0_CNT
#define USB_USB__EP0_CR CYREG_USB_EP0_CR
#define USB_USB__EP0_DR0 CYREG_USB_EP0_DR0
#define USB_USB__EP0_DR1 CYREG_USB_EP0_DR1
#define USB_USB__EP0_DR2 CYREG_USB_EP0_DR2
#define USB_USB__EP0_DR3 CYREG_USB_EP0_DR3
#define USB_USB__EP0_DR4 CYREG_USB_EP0_DR4
#define USB_USB__EP0_DR5 CYREG_USB_EP0_DR5
#define USB_USB__EP0_DR6 CYREG_USB_EP0_DR6
#define USB_USB__EP0_DR7 CYREG_USB_EP0_DR7
#define USB_USB__MEM_DATA CYREG_USB_MEM_DATA_MBASE
#define USB_USB__PM_ACT_CFG CYREG_PM_ACT_CFG5
#define USB_USB__PM_ACT_MSK 0x01u
#define USB_USB__PM_STBY_CFG CYREG_PM_STBY_CFG5
#define USB_USB__PM_STBY_MSK 0x01u
#define USB_USB__SIE_EP_INT_EN CYREG_USB_SIE_EP_INT_EN
#define USB_USB__SIE_EP_INT_SR CYREG_USB_SIE_EP_INT_SR
#define USB_USB__SIE_EP1_CNT0 CYREG_USB_SIE_EP1_CNT0
#define USB_USB__SIE_EP1_CNT1 CYREG_USB_SIE_EP1_CNT1
#define USB_USB__SIE_EP1_CR0 CYREG_USB_SIE_EP1_CR0
#define USB_USB__SIE_EP2_CNT0 CYREG_USB_SIE_EP2_CNT0
#define USB_USB__SIE_EP2_CNT1 CYREG_USB_SIE_EP2_CNT1
#define USB_USB__SIE_EP2_CR0 CYREG_USB_SIE_EP2_CR0
#define USB_USB__SIE_EP3_CNT0 CYREG_USB_SIE_EP3_CNT0
#define USB_USB__SIE_EP3_CNT1 CYREG_USB_SIE_EP3_CNT1
#define USB_USB__SIE_EP3_CR0 CYREG_USB_SIE_EP3_CR0
#define USB_USB__SIE_EP4_CNT0 CYREG_USB_SIE_EP4_CNT0
#define USB_USB__SIE_EP4_CNT1 CYREG_USB_SIE_EP4_CNT1
#define USB_USB__SIE_EP4_CR0 CYREG_USB_SIE_EP4_CR0
#define USB_USB__SIE_EP5_CNT0 CYREG_USB_SIE_EP5_CNT0
#define USB_USB__SIE_EP5_CNT1 CYREG_USB_SIE_EP5_CNT1
#define USB_USB__SIE_EP5_CR0 CYREG_USB_SIE_EP5_CR0
#define USB_USB__SIE_EP6_CNT0 CYREG_USB_SIE_EP6_CNT0
#define USB_USB__SIE_EP6_CNT1 CYREG_USB_SIE_EP6_CNT1
#define USB_USB__SIE_EP6_CR0 CYREG_USB_SIE_EP6_CR0
#define USB_USB__SIE_EP7_CNT0 CYREG_USB_SIE_EP7_CNT0
#define USB_USB__SIE_EP7_CNT1 CYREG_USB_SIE_EP7_CNT1
#define USB_USB__SIE_EP7_CR0 CYREG_USB_SIE_EP7_CR0
#define USB_USB__SIE_EP8_CNT0 CYREG_USB_SIE_EP8_CNT0
#define USB_USB__SIE_EP8_CNT1 CYREG_USB_SIE_EP8_CNT1
#define USB_USB__SIE_EP8_CR0 CYREG_USB_SIE_EP8_CR0
#define USB_USB__SOF0 CYREG_USB_SOF0
#define USB_USB__SOF1 CYREG_USB_SOF1
#define USB_USB__USB_CLK_EN CYREG_USB_USB_CLK_EN
#define USB_USB__USBIO_CR0 CYREG_USB_USBIO_CR0
#define USB_USB__USBIO_CR1 CYREG_USB_USBIO_CR1

/* Drive0 */
#define Drive0__0__AG CYREG_PRT3_AG
#define Drive0__0__AMUX CYREG_PRT3_AMUX
#define Drive0__0__BIE CYREG_PRT3_BIE
#define Drive0__0__BIT_MASK CYREG_PRT3_BIT_MASK
#define Drive0__0__BYP CYREG_PRT3_BYP
#define Drive0__0__CTL CYREG_PRT3_CTL
#define Drive0__0__DM0 CYREG_PRT3_DM0
#define Drive0__0__DM1 CYREG_PRT3_DM1
#define Drive0__0__DM2 CYREG_PRT3_DM2
#define Drive0__0__DR CYREG_PRT3_DR
#define Drive0__0__INP_DIS CYREG_PRT3_INP_DIS
#define Drive0__0__INTTYPE CYREG_PICU3_INTTYPE3
#define Drive0__0__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define Drive0__0__LCD_EN CYREG_PRT3_LCD_EN
#define Drive0__0__MASK 0x08u
#define Drive0__0__PC CYREG_PRT3_PC3
#define Drive0__0__PORT 3u
#define Drive0__0__PRT CYREG_PRT3_PRT
#define Drive0__0__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define Drive0__0__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define Drive0__0__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define Drive0__0__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define Drive0__0__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define Drive0__0__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define Drive0__0__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define Drive0__0__PS CYREG_PRT3_PS
#define Drive0__0__SHIFT 3u
#define Drive0__0__SLW CYREG_PRT3_SLW
#define Drive0__1__AG CYREG_PRT3_AG
#define Drive0__1__AMUX CYREG_PRT3_AMUX
#define Drive0__1__BIE CYREG_PRT3_BIE
#define Drive0__1__BIT_MASK CYREG_PRT3_BIT_MASK
#define Drive0__1__BYP CYREG_PRT3_BYP
#define Drive0__1__CTL CYREG_PRT3_CTL
#define Drive0__1__DM0 CYREG_PRT3_DM0
#define Drive0__1__DM1 CYREG_PRT3_DM1
#define Drive0__1__DM2 CYREG_PRT3_DM2
#define Drive0__1__DR CYREG_PRT3_DR
#define Drive0__1__INP_DIS CYREG_PRT3_INP_DIS
#define Drive0__1__INTTYPE CYREG_PICU3_INTTYPE4
#define Drive0__1__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define Drive0__1__LCD_EN CYREG_PRT3_LCD_EN
#define Drive0__1__MASK 0x10u
#define Drive0__1__PC CYREG_PRT3_PC4
#define Drive0__1__PORT 3u
#define Drive0__1__PRT CYREG_PRT3_PRT
#define Drive0__1__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define Drive0__1__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define Drive0__1__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define Drive0__1__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define Drive0__1__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define Drive0__1__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define Drive0__1__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define Drive0__1__PS CYREG_PRT3_PS
#define Drive0__1__SHIFT 4u
#define Drive0__1__SLW CYREG_PRT3_SLW
#define Drive0__2__AG CYREG_PRT1_AG
#define Drive0__2__AMUX CYREG_PRT1_AMUX
#define Drive0__2__BIE CYREG_PRT1_BIE
#define Drive0__2__BIT_MASK CYREG_PRT1_BIT_MASK
#define Drive0__2__BYP CYREG_PRT1_BYP
#define Drive0__2__CTL CYREG_PRT1_CTL
#define Drive0__2__DM0 CYREG_PRT1_DM0
#define Drive0__2__DM1 CYREG_PRT1_DM1
#define Drive0__2__DM2 CYREG_PRT1_DM2
#define Drive0__2__DR CYREG_PRT1_DR
#define Drive0__2__INP_DIS CYREG_PRT1_INP_DIS
#define Drive0__2__INTTYPE CYREG_PICU1_INTTYPE0
#define Drive0__2__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define Drive0__2__LCD_EN CYREG_PRT1_LCD_EN
#define Drive0__2__MASK 0x01u
#define Drive0__2__PC CYREG_PRT1_PC0
#define Drive0__2__PORT 1u
#define Drive0__2__PRT CYREG_PRT1_PRT
#define Drive0__2__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define Drive0__2__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define Drive0__2__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define Drive0__2__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define Drive0__2__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define Drive0__2__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define Drive0__2__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define Drive0__2__PS CYREG_PRT1_PS
#define Drive0__2__SHIFT 0u
#define Drive0__2__SLW CYREG_PRT1_SLW
#define Drive0__3__AG CYREG_PRT1_AG
#define Drive0__3__AMUX CYREG_PRT1_AMUX
#define Drive0__3__BIE CYREG_PRT1_BIE
#define Drive0__3__BIT_MASK CYREG_PRT1_BIT_MASK
#define Drive0__3__BYP CYREG_PRT1_BYP
#define Drive0__3__CTL CYREG_PRT1_CTL
#define Drive0__3__DM0 CYREG_PRT1_DM0
#define Drive0__3__DM1 CYREG_PRT1_DM1
#define Drive0__3__DM2 CYREG_PRT1_DM2
#define Drive0__3__DR CYREG_PRT1_DR
#define Drive0__3__INP_DIS CYREG_PRT1_INP_DIS
#define Drive0__3__INTTYPE CYREG_PICU1_INTTYPE1
#define Drive0__3__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define Drive0__3__LCD_EN CYREG_PRT1_LCD_EN
#define Drive0__3__MASK 0x02u
#define Drive0__3__PC CYREG_PRT1_PC1
#define Drive0__3__PORT 1u
#define Drive0__3__PRT CYREG_PRT1_PRT
#define Drive0__3__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define Drive0__3__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define Drive0__3__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define Drive0__3__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define Drive0__3__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define Drive0__3__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define Drive0__3__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define Drive0__3__PS CYREG_PRT1_PS
#define Drive0__3__SHIFT 1u
#define Drive0__3__SLW CYREG_PRT1_SLW
#define Drive0__4__AG CYREG_PRT1_AG
#define Drive0__4__AMUX CYREG_PRT1_AMUX
#define Drive0__4__BIE CYREG_PRT1_BIE
#define Drive0__4__BIT_MASK CYREG_PRT1_BIT_MASK
#define Drive0__4__BYP CYREG_PRT1_BYP
#define Drive0__4__CTL CYREG_PRT1_CTL
#define Drive0__4__DM0 CYREG_PRT1_DM0
#define Drive0__4__DM1 CYREG_PRT1_DM1
#define Drive0__4__DM2 CYREG_PRT1_DM2
#define Drive0__4__DR CYREG_PRT1_DR
#define Drive0__4__INP_DIS CYREG_PRT1_INP_DIS
#define Drive0__4__INTTYPE CYREG_PICU1_INTTYPE2
#define Drive0__4__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define Drive0__4__LCD_EN CYREG_PRT1_LCD_EN
#define Drive0__4__MASK 0x04u
#define Drive0__4__PC CYREG_PRT1_PC2
#define Drive0__4__PORT 1u
#define Drive0__4__PRT CYREG_PRT1_PRT
#define Drive0__4__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define Drive0__4__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define Drive0__4__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define Drive0__4__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define Drive0__4__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define Drive0__4__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define Drive0__4__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define Drive0__4__PS CYREG_PRT1_PS
#define Drive0__4__SHIFT 2u
#define Drive0__4__SLW CYREG_PRT1_SLW
#define Drive0__5__AG CYREG_PRT1_AG
#define Drive0__5__AMUX CYREG_PRT1_AMUX
#define Drive0__5__BIE CYREG_PRT1_BIE
#define Drive0__5__BIT_MASK CYREG_PRT1_BIT_MASK
#define Drive0__5__BYP CYREG_PRT1_BYP
#define Drive0__5__CTL CYREG_PRT1_CTL
#define Drive0__5__DM0 CYREG_PRT1_DM0
#define Drive0__5__DM1 CYREG_PRT1_DM1
#define Drive0__5__DM2 CYREG_PRT1_DM2
#define Drive0__5__DR CYREG_PRT1_DR
#define Drive0__5__INP_DIS CYREG_PRT1_INP_DIS
#define Drive0__5__INTTYPE CYREG_PICU1_INTTYPE3
#define Drive0__5__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define Drive0__5__LCD_EN CYREG_PRT1_LCD_EN
#define Drive0__5__MASK 0x08u
#define Drive0__5__PC CYREG_PRT1_PC3
#define Drive0__5__PORT 1u
#define Drive0__5__PRT CYREG_PRT1_PRT
#define Drive0__5__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define Drive0__5__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define Drive0__5__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define Drive0__5__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define Drive0__5__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define Drive0__5__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define Drive0__5__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define Drive0__5__PS CYREG_PRT1_PS
#define Drive0__5__SHIFT 3u
#define Drive0__5__SLW CYREG_PRT1_SLW
#define Drive0__6__AG CYREG_PRT1_AG
#define Drive0__6__AMUX CYREG_PRT1_AMUX
#define Drive0__6__BIE CYREG_PRT1_BIE
#define Drive0__6__BIT_MASK CYREG_PRT1_BIT_MASK
#define Drive0__6__BYP CYREG_PRT1_BYP
#define Drive0__6__CTL CYREG_PRT1_CTL
#define Drive0__6__DM0 CYREG_PRT1_DM0
#define Drive0__6__DM1 CYREG_PRT1_DM1
#define Drive0__6__DM2 CYREG_PRT1_DM2
#define Drive0__6__DR CYREG_PRT1_DR
#define Drive0__6__INP_DIS CYREG_PRT1_INP_DIS
#define Drive0__6__INTTYPE CYREG_PICU1_INTTYPE4
#define Drive0__6__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define Drive0__6__LCD_EN CYREG_PRT1_LCD_EN
#define Drive0__6__MASK 0x10u
#define Drive0__6__PC CYREG_PRT1_PC4
#define Drive0__6__PORT 1u
#define Drive0__6__PRT CYREG_PRT1_PRT
#define Drive0__6__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define Drive0__6__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define Drive0__6__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define Drive0__6__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define Drive0__6__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define Drive0__6__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define Drive0__6__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define Drive0__6__PS CYREG_PRT1_PS
#define Drive0__6__SHIFT 4u
#define Drive0__6__SLW CYREG_PRT1_SLW
#define Drive0__7__AG CYREG_PRT1_AG
#define Drive0__7__AMUX CYREG_PRT1_AMUX
#define Drive0__7__BIE CYREG_PRT1_BIE
#define Drive0__7__BIT_MASK CYREG_PRT1_BIT_MASK
#define Drive0__7__BYP CYREG_PRT1_BYP
#define Drive0__7__CTL CYREG_PRT1_CTL
#define Drive0__7__DM0 CYREG_PRT1_DM0
#define Drive0__7__DM1 CYREG_PRT1_DM1
#define Drive0__7__DM2 CYREG_PRT1_DM2
#define Drive0__7__DR CYREG_PRT1_DR
#define Drive0__7__INP_DIS CYREG_PRT1_INP_DIS
#define Drive0__7__INTTYPE CYREG_PICU1_INTTYPE5
#define Drive0__7__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define Drive0__7__LCD_EN CYREG_PRT1_LCD_EN
#define Drive0__7__MASK 0x20u
#define Drive0__7__PC CYREG_PRT1_PC5
#define Drive0__7__PORT 1u
#define Drive0__7__PRT CYREG_PRT1_PRT
#define Drive0__7__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define Drive0__7__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define Drive0__7__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define Drive0__7__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define Drive0__7__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define Drive0__7__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define Drive0__7__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define Drive0__7__PS CYREG_PRT1_PS
#define Drive0__7__SHIFT 5u
#define Drive0__7__SLW CYREG_PRT1_SLW

/* BootIRQ */
#define BootIRQ__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define BootIRQ__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define BootIRQ__INTC_MASK 0x40u
#define BootIRQ__INTC_NUMBER 6u
#define BootIRQ__INTC_PRIOR_NUM 7u
#define BootIRQ__INTC_PRIOR_REG CYREG_NVIC_PRI_6
#define BootIRQ__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define BootIRQ__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* BootPin */
#define BootPin__0__INTTYPE CYREG_PICU2_INTTYPE3
#define BootPin__0__MASK 0x08u
#define BootPin__0__PC CYREG_PRT2_PC3
#define BootPin__0__PORT 2u
#define BootPin__0__SHIFT 3u
#define BootPin__AG CYREG_PRT2_AG
#define BootPin__AMUX CYREG_PRT2_AMUX
#define BootPin__BIE CYREG_PRT2_BIE
#define BootPin__BIT_MASK CYREG_PRT2_BIT_MASK
#define BootPin__BYP CYREG_PRT2_BYP
#define BootPin__CTL CYREG_PRT2_CTL
#define BootPin__DM0 CYREG_PRT2_DM0
#define BootPin__DM1 CYREG_PRT2_DM1
#define BootPin__DM2 CYREG_PRT2_DM2
#define BootPin__DR CYREG_PRT2_DR
#define BootPin__INP_DIS CYREG_PRT2_INP_DIS
#define BootPin__INTSTAT CYREG_PICU2_INTSTAT
#define BootPin__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define BootPin__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define BootPin__LCD_EN CYREG_PRT2_LCD_EN
#define BootPin__MASK 0x08u
#define BootPin__PORT 2u
#define BootPin__PRT CYREG_PRT2_PRT
#define BootPin__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define BootPin__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define BootPin__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define BootPin__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define BootPin__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define BootPin__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define BootPin__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define BootPin__PS CYREG_PRT2_PS
#define BootPin__SHIFT 3u
#define BootPin__SLW CYREG_PRT2_SLW
#define BootPin__SNAP CYREG_PICU2_SNAP

/* ColReg0 */
#define ColReg0_Sync_ctrl_reg__0__MASK 0x01u
#define ColReg0_Sync_ctrl_reg__0__POS 0
#define ColReg0_Sync_ctrl_reg__1__MASK 0x02u
#define ColReg0_Sync_ctrl_reg__1__POS 1
#define ColReg0_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB08_09_ACTL
#define ColReg0_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB08_09_CTL
#define ColReg0_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB08_09_CTL
#define ColReg0_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB08_09_CTL
#define ColReg0_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG CYREG_B1_UDB08_09_CTL
#define ColReg0_Sync_ctrl_reg__16BIT_MASK_MASK_REG CYREG_B1_UDB08_09_MSK
#define ColReg0_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG CYREG_B1_UDB08_09_MSK
#define ColReg0_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG CYREG_B1_UDB08_09_MSK
#define ColReg0_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB08_09_MSK
#define ColReg0_Sync_ctrl_reg__2__MASK 0x04u
#define ColReg0_Sync_ctrl_reg__2__POS 2
#define ColReg0_Sync_ctrl_reg__3__MASK 0x08u
#define ColReg0_Sync_ctrl_reg__3__POS 3
#define ColReg0_Sync_ctrl_reg__4__MASK 0x10u
#define ColReg0_Sync_ctrl_reg__4__POS 4
#define ColReg0_Sync_ctrl_reg__5__MASK 0x20u
#define ColReg0_Sync_ctrl_reg__5__POS 5
#define ColReg0_Sync_ctrl_reg__6__MASK 0x40u
#define ColReg0_Sync_ctrl_reg__6__POS 6
#define ColReg0_Sync_ctrl_reg__7__MASK 0x80u
#define ColReg0_Sync_ctrl_reg__7__POS 7
#define ColReg0_Sync_ctrl_reg__CONTROL_AUX_CTL_REG CYREG_B1_UDB08_ACTL
#define ColReg0_Sync_ctrl_reg__CONTROL_REG CYREG_B1_UDB08_CTL
#define ColReg0_Sync_ctrl_reg__CONTROL_ST_REG CYREG_B1_UDB08_ST_CTL
#define ColReg0_Sync_ctrl_reg__COUNT_REG CYREG_B1_UDB08_CTL
#define ColReg0_Sync_ctrl_reg__COUNT_ST_REG CYREG_B1_UDB08_ST_CTL
#define ColReg0_Sync_ctrl_reg__MASK 0xFFu
#define ColReg0_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB08_MSK_ACTL
#define ColReg0_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG CYREG_B1_UDB08_MSK_ACTL
#define ColReg0_Sync_ctrl_reg__PERIOD_REG CYREG_B1_UDB08_MSK

/* ColReg1 */
#define ColReg1_Sync_ctrl_reg__0__MASK 0x01u
#define ColReg1_Sync_ctrl_reg__0__POS 0
#define ColReg1_Sync_ctrl_reg__1__MASK 0x02u
#define ColReg1_Sync_ctrl_reg__1__POS 1
#define ColReg1_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB04_05_ACTL
#define ColReg1_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB04_05_CTL
#define ColReg1_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB04_05_CTL
#define ColReg1_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB04_05_CTL
#define ColReg1_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB04_05_CTL
#define ColReg1_Sync_ctrl_reg__16BIT_MASK_MASK_REG CYREG_B0_UDB04_05_MSK
#define ColReg1_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB04_05_MSK
#define ColReg1_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB04_05_MSK
#define ColReg1_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB04_05_MSK
#define ColReg1_Sync_ctrl_reg__2__MASK 0x04u
#define ColReg1_Sync_ctrl_reg__2__POS 2
#define ColReg1_Sync_ctrl_reg__3__MASK 0x08u
#define ColReg1_Sync_ctrl_reg__3__POS 3
#define ColReg1_Sync_ctrl_reg__4__MASK 0x10u
#define ColReg1_Sync_ctrl_reg__4__POS 4
#define ColReg1_Sync_ctrl_reg__5__MASK 0x20u
#define ColReg1_Sync_ctrl_reg__5__POS 5
#define ColReg1_Sync_ctrl_reg__6__MASK 0x40u
#define ColReg1_Sync_ctrl_reg__6__POS 6
#define ColReg1_Sync_ctrl_reg__7__MASK 0x80u
#define ColReg1_Sync_ctrl_reg__7__POS 7
#define ColReg1_Sync_ctrl_reg__CONTROL_AUX_CTL_REG CYREG_B0_UDB04_ACTL
#define ColReg1_Sync_ctrl_reg__CONTROL_REG CYREG_B0_UDB04_CTL
#define ColReg1_Sync_ctrl_reg__CONTROL_ST_REG CYREG_B0_UDB04_ST_CTL
#define ColReg1_Sync_ctrl_reg__COUNT_REG CYREG_B0_UDB04_CTL
#define ColReg1_Sync_ctrl_reg__COUNT_ST_REG CYREG_B0_UDB04_ST_CTL
#define ColReg1_Sync_ctrl_reg__MASK 0xFFu
#define ColReg1_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB04_MSK_ACTL
#define ColReg1_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB04_MSK_ACTL
#define ColReg1_Sync_ctrl_reg__PERIOD_REG CYREG_B0_UDB04_MSK

/* ColReg2 */
#define ColReg2_Sync_ctrl_reg__0__MASK 0x01u
#define ColReg2_Sync_ctrl_reg__0__POS 0
#define ColReg2_Sync_ctrl_reg__1__MASK 0x02u
#define ColReg2_Sync_ctrl_reg__1__POS 1
#define ColReg2_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB07_08_ACTL
#define ColReg2_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB07_08_CTL
#define ColReg2_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB07_08_CTL
#define ColReg2_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB07_08_CTL
#define ColReg2_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB07_08_CTL
#define ColReg2_Sync_ctrl_reg__16BIT_MASK_MASK_REG CYREG_B0_UDB07_08_MSK
#define ColReg2_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB07_08_MSK
#define ColReg2_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB07_08_MSK
#define ColReg2_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB07_08_MSK
#define ColReg2_Sync_ctrl_reg__2__MASK 0x04u
#define ColReg2_Sync_ctrl_reg__2__POS 2
#define ColReg2_Sync_ctrl_reg__3__MASK 0x08u
#define ColReg2_Sync_ctrl_reg__3__POS 3
#define ColReg2_Sync_ctrl_reg__4__MASK 0x10u
#define ColReg2_Sync_ctrl_reg__4__POS 4
#define ColReg2_Sync_ctrl_reg__5__MASK 0x20u
#define ColReg2_Sync_ctrl_reg__5__POS 5
#define ColReg2_Sync_ctrl_reg__6__MASK 0x40u
#define ColReg2_Sync_ctrl_reg__6__POS 6
#define ColReg2_Sync_ctrl_reg__7__MASK 0x80u
#define ColReg2_Sync_ctrl_reg__7__POS 7
#define ColReg2_Sync_ctrl_reg__CONTROL_AUX_CTL_REG CYREG_B0_UDB07_ACTL
#define ColReg2_Sync_ctrl_reg__CONTROL_REG CYREG_B0_UDB07_CTL
#define ColReg2_Sync_ctrl_reg__CONTROL_ST_REG CYREG_B0_UDB07_ST_CTL
#define ColReg2_Sync_ctrl_reg__COUNT_REG CYREG_B0_UDB07_CTL
#define ColReg2_Sync_ctrl_reg__COUNT_ST_REG CYREG_B0_UDB07_ST_CTL
#define ColReg2_Sync_ctrl_reg__MASK 0xFFu
#define ColReg2_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB07_MSK_ACTL
#define ColReg2_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB07_MSK_ACTL
#define ColReg2_Sync_ctrl_reg__PERIOD_REG CYREG_B0_UDB07_MSK

/* ColReg3 */
#define ColReg3_Sync_ctrl_reg__0__MASK 0x01u
#define ColReg3_Sync_ctrl_reg__0__POS 0
#define ColReg3_Sync_ctrl_reg__1__MASK 0x02u
#define ColReg3_Sync_ctrl_reg__1__POS 1
#define ColReg3_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB11_12_ACTL
#define ColReg3_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB11_12_CTL
#define ColReg3_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB11_12_CTL
#define ColReg3_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB11_12_CTL
#define ColReg3_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB11_12_CTL
#define ColReg3_Sync_ctrl_reg__16BIT_MASK_MASK_REG CYREG_B0_UDB11_12_MSK
#define ColReg3_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB11_12_MSK
#define ColReg3_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB11_12_MSK
#define ColReg3_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB11_12_MSK
#define ColReg3_Sync_ctrl_reg__2__MASK 0x04u
#define ColReg3_Sync_ctrl_reg__2__POS 2
#define ColReg3_Sync_ctrl_reg__3__MASK 0x08u
#define ColReg3_Sync_ctrl_reg__3__POS 3
#define ColReg3_Sync_ctrl_reg__4__MASK 0x10u
#define ColReg3_Sync_ctrl_reg__4__POS 4
#define ColReg3_Sync_ctrl_reg__5__MASK 0x20u
#define ColReg3_Sync_ctrl_reg__5__POS 5
#define ColReg3_Sync_ctrl_reg__6__MASK 0x40u
#define ColReg3_Sync_ctrl_reg__6__POS 6
#define ColReg3_Sync_ctrl_reg__7__MASK 0x80u
#define ColReg3_Sync_ctrl_reg__7__POS 7
#define ColReg3_Sync_ctrl_reg__CONTROL_AUX_CTL_REG CYREG_B0_UDB11_ACTL
#define ColReg3_Sync_ctrl_reg__CONTROL_REG CYREG_B0_UDB11_CTL
#define ColReg3_Sync_ctrl_reg__CONTROL_ST_REG CYREG_B0_UDB11_ST_CTL
#define ColReg3_Sync_ctrl_reg__COUNT_REG CYREG_B0_UDB11_CTL
#define ColReg3_Sync_ctrl_reg__COUNT_ST_REG CYREG_B0_UDB11_ST_CTL
#define ColReg3_Sync_ctrl_reg__MASK 0xFFu
#define ColReg3_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB11_MSK_ACTL
#define ColReg3_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB11_MSK_ACTL
#define ColReg3_Sync_ctrl_reg__PERIOD_REG CYREG_B0_UDB11_MSK

/* HWState */
#define HWState_sts_sts_reg__0__MASK 0x01u
#define HWState_sts_sts_reg__0__POS 0
#define HWState_sts_sts_reg__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB06_07_ACTL
#define HWState_sts_sts_reg__16BIT_STATUS_REG CYREG_B1_UDB06_07_ST
#define HWState_sts_sts_reg__MASK 0x01u
#define HWState_sts_sts_reg__MASK_REG CYREG_B1_UDB06_MSK
#define HWState_sts_sts_reg__STATUS_AUX_CTL_REG CYREG_B1_UDB06_ACTL
#define HWState_sts_sts_reg__STATUS_REG CYREG_B1_UDB06_ST

/* RampPWM_PWMUDB */
#define RampPWM_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB09_10_ACTL
#define RampPWM_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB09_10_CTL
#define RampPWM_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB09_10_CTL
#define RampPWM_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB09_10_CTL
#define RampPWM_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB09_10_CTL
#define RampPWM_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG CYREG_B0_UDB09_10_MSK
#define RampPWM_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB09_10_MSK
#define RampPWM_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB09_10_MSK
#define RampPWM_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB09_10_MSK
#define RampPWM_PWMUDB_genblk1_ctrlreg__7__MASK 0x80u
#define RampPWM_PWMUDB_genblk1_ctrlreg__7__POS 7
#define RampPWM_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B0_UDB09_ACTL
#define RampPWM_PWMUDB_genblk1_ctrlreg__CONTROL_REG CYREG_B0_UDB09_CTL
#define RampPWM_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG CYREG_B0_UDB09_ST_CTL
#define RampPWM_PWMUDB_genblk1_ctrlreg__COUNT_REG CYREG_B0_UDB09_CTL
#define RampPWM_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG CYREG_B0_UDB09_ST_CTL
#define RampPWM_PWMUDB_genblk1_ctrlreg__MASK 0x80u
#define RampPWM_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB09_MSK_ACTL
#define RampPWM_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB09_MSK_ACTL
#define RampPWM_PWMUDB_genblk1_ctrlreg__PERIOD_REG CYREG_B0_UDB09_MSK
#define RampPWM_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG CYREG_B0_UDB08_09_A0
#define RampPWM_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG CYREG_B0_UDB08_09_A1
#define RampPWM_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG CYREG_B0_UDB08_09_D0
#define RampPWM_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG CYREG_B0_UDB08_09_D1
#define RampPWM_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB08_09_ACTL
#define RampPWM_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG CYREG_B0_UDB08_09_F0
#define RampPWM_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG CYREG_B0_UDB08_09_F1
#define RampPWM_PWMUDB_sP16_pwmdp_u0__A0_A1_REG CYREG_B0_UDB08_A0_A1
#define RampPWM_PWMUDB_sP16_pwmdp_u0__A0_REG CYREG_B0_UDB08_A0
#define RampPWM_PWMUDB_sP16_pwmdp_u0__A1_REG CYREG_B0_UDB08_A1
#define RampPWM_PWMUDB_sP16_pwmdp_u0__D0_D1_REG CYREG_B0_UDB08_D0_D1
#define RampPWM_PWMUDB_sP16_pwmdp_u0__D0_REG CYREG_B0_UDB08_D0
#define RampPWM_PWMUDB_sP16_pwmdp_u0__D1_REG CYREG_B0_UDB08_D1
#define RampPWM_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG CYREG_B0_UDB08_ACTL
#define RampPWM_PWMUDB_sP16_pwmdp_u0__F0_F1_REG CYREG_B0_UDB08_F0_F1
#define RampPWM_PWMUDB_sP16_pwmdp_u0__F0_REG CYREG_B0_UDB08_F0
#define RampPWM_PWMUDB_sP16_pwmdp_u0__F1_REG CYREG_B0_UDB08_F1
#define RampPWM_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG CYREG_B0_UDB09_10_A0
#define RampPWM_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG CYREG_B0_UDB09_10_A1
#define RampPWM_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG CYREG_B0_UDB09_10_D0
#define RampPWM_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG CYREG_B0_UDB09_10_D1
#define RampPWM_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB09_10_ACTL
#define RampPWM_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG CYREG_B0_UDB09_10_F0
#define RampPWM_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG CYREG_B0_UDB09_10_F1
#define RampPWM_PWMUDB_sP16_pwmdp_u1__A0_A1_REG CYREG_B0_UDB09_A0_A1
#define RampPWM_PWMUDB_sP16_pwmdp_u1__A0_REG CYREG_B0_UDB09_A0
#define RampPWM_PWMUDB_sP16_pwmdp_u1__A1_REG CYREG_B0_UDB09_A1
#define RampPWM_PWMUDB_sP16_pwmdp_u1__D0_D1_REG CYREG_B0_UDB09_D0_D1
#define RampPWM_PWMUDB_sP16_pwmdp_u1__D0_REG CYREG_B0_UDB09_D0
#define RampPWM_PWMUDB_sP16_pwmdp_u1__D1_REG CYREG_B0_UDB09_D1
#define RampPWM_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG CYREG_B0_UDB09_ACTL
#define RampPWM_PWMUDB_sP16_pwmdp_u1__F0_F1_REG CYREG_B0_UDB09_F0_F1
#define RampPWM_PWMUDB_sP16_pwmdp_u1__F0_REG CYREG_B0_UDB09_F0
#define RampPWM_PWMUDB_sP16_pwmdp_u1__F1_REG CYREG_B0_UDB09_F1
#define RampPWM_PWMUDB_sP16_pwmdp_u1__MSK_DP_AUX_CTL_REG CYREG_B0_UDB09_MSK_ACTL
#define RampPWM_PWMUDB_sP16_pwmdp_u1__PER_DP_AUX_CTL_REG CYREG_B0_UDB09_MSK_ACTL

/* OddSense */
#define OddSense__0__AG CYREG_PRT3_AG
#define OddSense__0__AMUX CYREG_PRT3_AMUX
#define OddSense__0__BIE CYREG_PRT3_BIE
#define OddSense__0__BIT_MASK CYREG_PRT3_BIT_MASK
#define OddSense__0__BYP CYREG_PRT3_BYP
#define OddSense__0__CTL CYREG_PRT3_CTL
#define OddSense__0__DM0 CYREG_PRT3_DM0
#define OddSense__0__DM1 CYREG_PRT3_DM1
#define OddSense__0__DM2 CYREG_PRT3_DM2
#define OddSense__0__DR CYREG_PRT3_DR
#define OddSense__0__INP_DIS CYREG_PRT3_INP_DIS
#define OddSense__0__INTTYPE CYREG_PICU3_INTTYPE0
#define OddSense__0__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define OddSense__0__LCD_EN CYREG_PRT3_LCD_EN
#define OddSense__0__MASK 0x01u
#define OddSense__0__PC CYREG_PRT3_PC0
#define OddSense__0__PORT 3u
#define OddSense__0__PRT CYREG_PRT3_PRT
#define OddSense__0__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define OddSense__0__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define OddSense__0__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define OddSense__0__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define OddSense__0__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define OddSense__0__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define OddSense__0__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define OddSense__0__PS CYREG_PRT3_PS
#define OddSense__0__SHIFT 0u
#define OddSense__0__SLW CYREG_PRT3_SLW
#define OddSense__1__AG CYREG_PRT1_AG
#define OddSense__1__AMUX CYREG_PRT1_AMUX
#define OddSense__1__BIE CYREG_PRT1_BIE
#define OddSense__1__BIT_MASK CYREG_PRT1_BIT_MASK
#define OddSense__1__BYP CYREG_PRT1_BYP
#define OddSense__1__CTL CYREG_PRT1_CTL
#define OddSense__1__DM0 CYREG_PRT1_DM0
#define OddSense__1__DM1 CYREG_PRT1_DM1
#define OddSense__1__DM2 CYREG_PRT1_DM2
#define OddSense__1__DR CYREG_PRT1_DR
#define OddSense__1__INP_DIS CYREG_PRT1_INP_DIS
#define OddSense__1__INTTYPE CYREG_PICU1_INTTYPE6
#define OddSense__1__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define OddSense__1__LCD_EN CYREG_PRT1_LCD_EN
#define OddSense__1__MASK 0x40u
#define OddSense__1__PC CYREG_PRT1_PC6
#define OddSense__1__PORT 1u
#define OddSense__1__PRT CYREG_PRT1_PRT
#define OddSense__1__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define OddSense__1__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define OddSense__1__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define OddSense__1__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define OddSense__1__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define OddSense__1__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define OddSense__1__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define OddSense__1__PS CYREG_PRT1_PS
#define OddSense__1__SHIFT 6u
#define OddSense__1__SLW CYREG_PRT1_SLW
#define OddSense__2__AG CYREG_PRT15_AG
#define OddSense__2__AMUX CYREG_PRT15_AMUX
#define OddSense__2__BIE CYREG_PRT15_BIE
#define OddSense__2__BIT_MASK CYREG_PRT15_BIT_MASK
#define OddSense__2__BYP CYREG_PRT15_BYP
#define OddSense__2__CTL CYREG_PRT15_CTL
#define OddSense__2__DM0 CYREG_PRT15_DM0
#define OddSense__2__DM1 CYREG_PRT15_DM1
#define OddSense__2__DM2 CYREG_PRT15_DM2
#define OddSense__2__DR CYREG_PRT15_DR
#define OddSense__2__INP_DIS CYREG_PRT15_INP_DIS
#define OddSense__2__INTTYPE CYREG_PICU15_INTTYPE1
#define OddSense__2__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define OddSense__2__LCD_EN CYREG_PRT15_LCD_EN
#define OddSense__2__MASK 0x02u
#define OddSense__2__PC CYREG_IO_PC_PRT15_PC1
#define OddSense__2__PORT 15u
#define OddSense__2__PRT CYREG_PRT15_PRT
#define OddSense__2__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define OddSense__2__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define OddSense__2__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define OddSense__2__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define OddSense__2__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define OddSense__2__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define OddSense__2__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define OddSense__2__PS CYREG_PRT15_PS
#define OddSense__2__SHIFT 1u
#define OddSense__2__SLW CYREG_PRT15_SLW
#define OddSense__3__AG CYREG_PRT3_AG
#define OddSense__3__AMUX CYREG_PRT3_AMUX
#define OddSense__3__BIE CYREG_PRT3_BIE
#define OddSense__3__BIT_MASK CYREG_PRT3_BIT_MASK
#define OddSense__3__BYP CYREG_PRT3_BYP
#define OddSense__3__CTL CYREG_PRT3_CTL
#define OddSense__3__DM0 CYREG_PRT3_DM0
#define OddSense__3__DM1 CYREG_PRT3_DM1
#define OddSense__3__DM2 CYREG_PRT3_DM2
#define OddSense__3__DR CYREG_PRT3_DR
#define OddSense__3__INP_DIS CYREG_PRT3_INP_DIS
#define OddSense__3__INTTYPE CYREG_PICU3_INTTYPE7
#define OddSense__3__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define OddSense__3__LCD_EN CYREG_PRT3_LCD_EN
#define OddSense__3__MASK 0x80u
#define OddSense__3__PC CYREG_PRT3_PC7
#define OddSense__3__PORT 3u
#define OddSense__3__PRT CYREG_PRT3_PRT
#define OddSense__3__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define OddSense__3__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define OddSense__3__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define OddSense__3__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define OddSense__3__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define OddSense__3__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define OddSense__3__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define OddSense__3__PS CYREG_PRT3_PS
#define OddSense__3__SHIFT 7u
#define OddSense__3__SLW CYREG_PRT3_SLW
#define OddSense__4__AG CYREG_PRT3_AG
#define OddSense__4__AMUX CYREG_PRT3_AMUX
#define OddSense__4__BIE CYREG_PRT3_BIE
#define OddSense__4__BIT_MASK CYREG_PRT3_BIT_MASK
#define OddSense__4__BYP CYREG_PRT3_BYP
#define OddSense__4__CTL CYREG_PRT3_CTL
#define OddSense__4__DM0 CYREG_PRT3_DM0
#define OddSense__4__DM1 CYREG_PRT3_DM1
#define OddSense__4__DM2 CYREG_PRT3_DM2
#define OddSense__4__DR CYREG_PRT3_DR
#define OddSense__4__INP_DIS CYREG_PRT3_INP_DIS
#define OddSense__4__INTTYPE CYREG_PICU3_INTTYPE5
#define OddSense__4__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define OddSense__4__LCD_EN CYREG_PRT3_LCD_EN
#define OddSense__4__MASK 0x20u
#define OddSense__4__PC CYREG_PRT3_PC5
#define OddSense__4__PORT 3u
#define OddSense__4__PRT CYREG_PRT3_PRT
#define OddSense__4__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define OddSense__4__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define OddSense__4__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define OddSense__4__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define OddSense__4__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define OddSense__4__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define OddSense__4__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define OddSense__4__PS CYREG_PRT3_PS
#define OddSense__4__SHIFT 5u
#define OddSense__4__SLW CYREG_PRT3_SLW
#define OddSense__5__AG CYREG_PRT2_AG
#define OddSense__5__AMUX CYREG_PRT2_AMUX
#define OddSense__5__BIE CYREG_PRT2_BIE
#define OddSense__5__BIT_MASK CYREG_PRT2_BIT_MASK
#define OddSense__5__BYP CYREG_PRT2_BYP
#define OddSense__5__CTL CYREG_PRT2_CTL
#define OddSense__5__DM0 CYREG_PRT2_DM0
#define OddSense__5__DM1 CYREG_PRT2_DM1
#define OddSense__5__DM2 CYREG_PRT2_DM2
#define OddSense__5__DR CYREG_PRT2_DR
#define OddSense__5__INP_DIS CYREG_PRT2_INP_DIS
#define OddSense__5__INTTYPE CYREG_PICU2_INTTYPE6
#define OddSense__5__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define OddSense__5__LCD_EN CYREG_PRT2_LCD_EN
#define OddSense__5__MASK 0x40u
#define OddSense__5__PC CYREG_PRT2_PC6
#define OddSense__5__PORT 2u
#define OddSense__5__PRT CYREG_PRT2_PRT
#define OddSense__5__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define OddSense__5__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define OddSense__5__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define OddSense__5__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define OddSense__5__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define OddSense__5__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define OddSense__5__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define OddSense__5__PS CYREG_PRT2_PS
#define OddSense__5__SHIFT 6u
#define OddSense__5__SLW CYREG_PRT2_SLW
#define OddSense__6__AG CYREG_PRT2_AG
#define OddSense__6__AMUX CYREG_PRT2_AMUX
#define OddSense__6__BIE CYREG_PRT2_BIE
#define OddSense__6__BIT_MASK CYREG_PRT2_BIT_MASK
#define OddSense__6__BYP CYREG_PRT2_BYP
#define OddSense__6__CTL CYREG_PRT2_CTL
#define OddSense__6__DM0 CYREG_PRT2_DM0
#define OddSense__6__DM1 CYREG_PRT2_DM1
#define OddSense__6__DM2 CYREG_PRT2_DM2
#define OddSense__6__DR CYREG_PRT2_DR
#define OddSense__6__INP_DIS CYREG_PRT2_INP_DIS
#define OddSense__6__INTTYPE CYREG_PICU2_INTTYPE4
#define OddSense__6__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define OddSense__6__LCD_EN CYREG_PRT2_LCD_EN
#define OddSense__6__MASK 0x10u
#define OddSense__6__PC CYREG_PRT2_PC4
#define OddSense__6__PORT 2u
#define OddSense__6__PRT CYREG_PRT2_PRT
#define OddSense__6__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define OddSense__6__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define OddSense__6__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define OddSense__6__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define OddSense__6__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define OddSense__6__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define OddSense__6__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define OddSense__6__PS CYREG_PRT2_PS
#define OddSense__6__SHIFT 4u
#define OddSense__6__SLW CYREG_PRT2_SLW
#define OddSense__7__AG CYREG_PRT0_AG
#define OddSense__7__AMUX CYREG_PRT0_AMUX
#define OddSense__7__BIE CYREG_PRT0_BIE
#define OddSense__7__BIT_MASK CYREG_PRT0_BIT_MASK
#define OddSense__7__BYP CYREG_PRT0_BYP
#define OddSense__7__CTL CYREG_PRT0_CTL
#define OddSense__7__DM0 CYREG_PRT0_DM0
#define OddSense__7__DM1 CYREG_PRT0_DM1
#define OddSense__7__DM2 CYREG_PRT0_DM2
#define OddSense__7__DR CYREG_PRT0_DR
#define OddSense__7__INP_DIS CYREG_PRT0_INP_DIS
#define OddSense__7__INTTYPE CYREG_PICU0_INTTYPE0
#define OddSense__7__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define OddSense__7__LCD_EN CYREG_PRT0_LCD_EN
#define OddSense__7__MASK 0x01u
#define OddSense__7__PC CYREG_PRT0_PC0
#define OddSense__7__PORT 0u
#define OddSense__7__PRT CYREG_PRT0_PRT
#define OddSense__7__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define OddSense__7__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define OddSense__7__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define OddSense__7__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define OddSense__7__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define OddSense__7__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define OddSense__7__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define OddSense__7__PS CYREG_PRT0_PS
#define OddSense__7__SHIFT 0u
#define OddSense__7__SLW CYREG_PRT0_SLW

/* EvenSense */
#define EvenSense__0__AG CYREG_PRT3_AG
#define EvenSense__0__AMUX CYREG_PRT3_AMUX
#define EvenSense__0__BIE CYREG_PRT3_BIE
#define EvenSense__0__BIT_MASK CYREG_PRT3_BIT_MASK
#define EvenSense__0__BYP CYREG_PRT3_BYP
#define EvenSense__0__CTL CYREG_PRT3_CTL
#define EvenSense__0__DM0 CYREG_PRT3_DM0
#define EvenSense__0__DM1 CYREG_PRT3_DM1
#define EvenSense__0__DM2 CYREG_PRT3_DM2
#define EvenSense__0__DR CYREG_PRT3_DR
#define EvenSense__0__INP_DIS CYREG_PRT3_INP_DIS
#define EvenSense__0__INTTYPE CYREG_PICU3_INTTYPE1
#define EvenSense__0__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define EvenSense__0__LCD_EN CYREG_PRT3_LCD_EN
#define EvenSense__0__MASK 0x02u
#define EvenSense__0__PC CYREG_PRT3_PC1
#define EvenSense__0__PORT 3u
#define EvenSense__0__PRT CYREG_PRT3_PRT
#define EvenSense__0__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define EvenSense__0__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define EvenSense__0__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define EvenSense__0__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define EvenSense__0__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define EvenSense__0__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define EvenSense__0__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define EvenSense__0__PS CYREG_PRT3_PS
#define EvenSense__0__SHIFT 1u
#define EvenSense__0__SLW CYREG_PRT3_SLW
#define EvenSense__1__AG CYREG_PRT1_AG
#define EvenSense__1__AMUX CYREG_PRT1_AMUX
#define EvenSense__1__BIE CYREG_PRT1_BIE
#define EvenSense__1__BIT_MASK CYREG_PRT1_BIT_MASK
#define EvenSense__1__BYP CYREG_PRT1_BYP
#define EvenSense__1__CTL CYREG_PRT1_CTL
#define EvenSense__1__DM0 CYREG_PRT1_DM0
#define EvenSense__1__DM1 CYREG_PRT1_DM1
#define EvenSense__1__DM2 CYREG_PRT1_DM2
#define EvenSense__1__DR CYREG_PRT1_DR
#define EvenSense__1__INP_DIS CYREG_PRT1_INP_DIS
#define EvenSense__1__INTTYPE CYREG_PICU1_INTTYPE7
#define EvenSense__1__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define EvenSense__1__LCD_EN CYREG_PRT1_LCD_EN
#define EvenSense__1__MASK 0x80u
#define EvenSense__1__PC CYREG_PRT1_PC7
#define EvenSense__1__PORT 1u
#define EvenSense__1__PRT CYREG_PRT1_PRT
#define EvenSense__1__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define EvenSense__1__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define EvenSense__1__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define EvenSense__1__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define EvenSense__1__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define EvenSense__1__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define EvenSense__1__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define EvenSense__1__PS CYREG_PRT1_PS
#define EvenSense__1__SHIFT 7u
#define EvenSense__1__SLW CYREG_PRT1_SLW
#define EvenSense__2__AG CYREG_PRT15_AG
#define EvenSense__2__AMUX CYREG_PRT15_AMUX
#define EvenSense__2__BIE CYREG_PRT15_BIE
#define EvenSense__2__BIT_MASK CYREG_PRT15_BIT_MASK
#define EvenSense__2__BYP CYREG_PRT15_BYP
#define EvenSense__2__CTL CYREG_PRT15_CTL
#define EvenSense__2__DM0 CYREG_PRT15_DM0
#define EvenSense__2__DM1 CYREG_PRT15_DM1
#define EvenSense__2__DM2 CYREG_PRT15_DM2
#define EvenSense__2__DR CYREG_PRT15_DR
#define EvenSense__2__INP_DIS CYREG_PRT15_INP_DIS
#define EvenSense__2__INTTYPE CYREG_PICU15_INTTYPE5
#define EvenSense__2__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define EvenSense__2__LCD_EN CYREG_PRT15_LCD_EN
#define EvenSense__2__MASK 0x20u
#define EvenSense__2__PC CYREG_IO_PC_PRT15_PC5
#define EvenSense__2__PORT 15u
#define EvenSense__2__PRT CYREG_PRT15_PRT
#define EvenSense__2__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define EvenSense__2__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define EvenSense__2__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define EvenSense__2__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define EvenSense__2__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define EvenSense__2__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define EvenSense__2__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define EvenSense__2__PS CYREG_PRT15_PS
#define EvenSense__2__SHIFT 5u
#define EvenSense__2__SLW CYREG_PRT15_SLW
#define EvenSense__3__AG CYREG_PRT15_AG
#define EvenSense__3__AMUX CYREG_PRT15_AMUX
#define EvenSense__3__BIE CYREG_PRT15_BIE
#define EvenSense__3__BIT_MASK CYREG_PRT15_BIT_MASK
#define EvenSense__3__BYP CYREG_PRT15_BYP
#define EvenSense__3__CTL CYREG_PRT15_CTL
#define EvenSense__3__DM0 CYREG_PRT15_DM0
#define EvenSense__3__DM1 CYREG_PRT15_DM1
#define EvenSense__3__DM2 CYREG_PRT15_DM2
#define EvenSense__3__DR CYREG_PRT15_DR
#define EvenSense__3__INP_DIS CYREG_PRT15_INP_DIS
#define EvenSense__3__INTTYPE CYREG_PICU15_INTTYPE0
#define EvenSense__3__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define EvenSense__3__LCD_EN CYREG_PRT15_LCD_EN
#define EvenSense__3__MASK 0x01u
#define EvenSense__3__PC CYREG_IO_PC_PRT15_PC0
#define EvenSense__3__PORT 15u
#define EvenSense__3__PRT CYREG_PRT15_PRT
#define EvenSense__3__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define EvenSense__3__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define EvenSense__3__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define EvenSense__3__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define EvenSense__3__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define EvenSense__3__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define EvenSense__3__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define EvenSense__3__PS CYREG_PRT15_PS
#define EvenSense__3__SHIFT 0u
#define EvenSense__3__SLW CYREG_PRT15_SLW
#define EvenSense__4__AG CYREG_PRT3_AG
#define EvenSense__4__AMUX CYREG_PRT3_AMUX
#define EvenSense__4__BIE CYREG_PRT3_BIE
#define EvenSense__4__BIT_MASK CYREG_PRT3_BIT_MASK
#define EvenSense__4__BYP CYREG_PRT3_BYP
#define EvenSense__4__CTL CYREG_PRT3_CTL
#define EvenSense__4__DM0 CYREG_PRT3_DM0
#define EvenSense__4__DM1 CYREG_PRT3_DM1
#define EvenSense__4__DM2 CYREG_PRT3_DM2
#define EvenSense__4__DR CYREG_PRT3_DR
#define EvenSense__4__INP_DIS CYREG_PRT3_INP_DIS
#define EvenSense__4__INTTYPE CYREG_PICU3_INTTYPE6
#define EvenSense__4__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define EvenSense__4__LCD_EN CYREG_PRT3_LCD_EN
#define EvenSense__4__MASK 0x40u
#define EvenSense__4__PC CYREG_PRT3_PC6
#define EvenSense__4__PORT 3u
#define EvenSense__4__PRT CYREG_PRT3_PRT
#define EvenSense__4__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define EvenSense__4__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define EvenSense__4__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define EvenSense__4__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define EvenSense__4__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define EvenSense__4__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define EvenSense__4__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define EvenSense__4__PS CYREG_PRT3_PS
#define EvenSense__4__SHIFT 6u
#define EvenSense__4__SLW CYREG_PRT3_SLW
#define EvenSense__5__AG CYREG_PRT2_AG
#define EvenSense__5__AMUX CYREG_PRT2_AMUX
#define EvenSense__5__BIE CYREG_PRT2_BIE
#define EvenSense__5__BIT_MASK CYREG_PRT2_BIT_MASK
#define EvenSense__5__BYP CYREG_PRT2_BYP
#define EvenSense__5__CTL CYREG_PRT2_CTL
#define EvenSense__5__DM0 CYREG_PRT2_DM0
#define EvenSense__5__DM1 CYREG_PRT2_DM1
#define EvenSense__5__DM2 CYREG_PRT2_DM2
#define EvenSense__5__DR CYREG_PRT2_DR
#define EvenSense__5__INP_DIS CYREG_PRT2_INP_DIS
#define EvenSense__5__INTTYPE CYREG_PICU2_INTTYPE7
#define EvenSense__5__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define EvenSense__5__LCD_EN CYREG_PRT2_LCD_EN
#define EvenSense__5__MASK 0x80u
#define EvenSense__5__PC CYREG_PRT2_PC7
#define EvenSense__5__PORT 2u
#define EvenSense__5__PRT CYREG_PRT2_PRT
#define EvenSense__5__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define EvenSense__5__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define EvenSense__5__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define EvenSense__5__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define EvenSense__5__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define EvenSense__5__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define EvenSense__5__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define EvenSense__5__PS CYREG_PRT2_PS
#define EvenSense__5__SHIFT 7u
#define EvenSense__5__SLW CYREG_PRT2_SLW
#define EvenSense__6__AG CYREG_PRT2_AG
#define EvenSense__6__AMUX CYREG_PRT2_AMUX
#define EvenSense__6__BIE CYREG_PRT2_BIE
#define EvenSense__6__BIT_MASK CYREG_PRT2_BIT_MASK
#define EvenSense__6__BYP CYREG_PRT2_BYP
#define EvenSense__6__CTL CYREG_PRT2_CTL
#define EvenSense__6__DM0 CYREG_PRT2_DM0
#define EvenSense__6__DM1 CYREG_PRT2_DM1
#define EvenSense__6__DM2 CYREG_PRT2_DM2
#define EvenSense__6__DR CYREG_PRT2_DR
#define EvenSense__6__INP_DIS CYREG_PRT2_INP_DIS
#define EvenSense__6__INTTYPE CYREG_PICU2_INTTYPE5
#define EvenSense__6__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define EvenSense__6__LCD_EN CYREG_PRT2_LCD_EN
#define EvenSense__6__MASK 0x20u
#define EvenSense__6__PC CYREG_PRT2_PC5
#define EvenSense__6__PORT 2u
#define EvenSense__6__PRT CYREG_PRT2_PRT
#define EvenSense__6__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define EvenSense__6__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define EvenSense__6__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define EvenSense__6__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define EvenSense__6__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define EvenSense__6__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define EvenSense__6__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define EvenSense__6__PS CYREG_PRT2_PS
#define EvenSense__6__SHIFT 5u
#define EvenSense__6__SLW CYREG_PRT2_SLW
#define EvenSense__7__AG CYREG_PRT0_AG
#define EvenSense__7__AMUX CYREG_PRT0_AMUX
#define EvenSense__7__BIE CYREG_PRT0_BIE
#define EvenSense__7__BIT_MASK CYREG_PRT0_BIT_MASK
#define EvenSense__7__BYP CYREG_PRT0_BYP
#define EvenSense__7__CTL CYREG_PRT0_CTL
#define EvenSense__7__DM0 CYREG_PRT0_DM0
#define EvenSense__7__DM1 CYREG_PRT0_DM1
#define EvenSense__7__DM2 CYREG_PRT0_DM2
#define EvenSense__7__DR CYREG_PRT0_DR
#define EvenSense__7__INP_DIS CYREG_PRT0_INP_DIS
#define EvenSense__7__INTTYPE CYREG_PICU0_INTTYPE1
#define EvenSense__7__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define EvenSense__7__LCD_EN CYREG_PRT0_LCD_EN
#define EvenSense__7__MASK 0x02u
#define EvenSense__7__PC CYREG_PRT0_PC1
#define EvenSense__7__PORT 0u
#define EvenSense__7__PRT CYREG_PRT0_PRT
#define EvenSense__7__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define EvenSense__7__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define EvenSense__7__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define EvenSense__7__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define EvenSense__7__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define EvenSense__7__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define EvenSense__7__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define EvenSense__7__PS CYREG_PRT0_PS
#define EvenSense__7__SHIFT 1u
#define EvenSense__7__SLW CYREG_PRT0_SLW

/* timer_clock */
#define timer_clock__CFG0 CYREG_CLKDIST_DCFG0_CFG0
#define timer_clock__CFG1 CYREG_CLKDIST_DCFG0_CFG1
#define timer_clock__CFG2 CYREG_CLKDIST_DCFG0_CFG2
#define timer_clock__CFG2_SRC_SEL_MASK 0x07u
#define timer_clock__INDEX 0x00u
#define timer_clock__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define timer_clock__PM_ACT_MSK 0x01u
#define timer_clock__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define timer_clock__PM_STBY_MSK 0x01u

/* SenseControl */
#define SenseControl_Sync_ctrl_reg__0__MASK 0x01u
#define SenseControl_Sync_ctrl_reg__0__POS 0
#define SenseControl_Sync_ctrl_reg__1__MASK 0x02u
#define SenseControl_Sync_ctrl_reg__1__POS 1
#define SenseControl_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB00_01_ACTL
#define SenseControl_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB00_01_CTL
#define SenseControl_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB00_01_CTL
#define SenseControl_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB00_01_CTL
#define SenseControl_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB00_01_CTL
#define SenseControl_Sync_ctrl_reg__16BIT_MASK_MASK_REG CYREG_B0_UDB00_01_MSK
#define SenseControl_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB00_01_MSK
#define SenseControl_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB00_01_MSK
#define SenseControl_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB00_01_MSK
#define SenseControl_Sync_ctrl_reg__CONTROL_AUX_CTL_REG CYREG_B0_UDB00_ACTL
#define SenseControl_Sync_ctrl_reg__CONTROL_REG CYREG_B0_UDB00_CTL
#define SenseControl_Sync_ctrl_reg__CONTROL_ST_REG CYREG_B0_UDB00_ST_CTL
#define SenseControl_Sync_ctrl_reg__COUNT_REG CYREG_B0_UDB00_CTL
#define SenseControl_Sync_ctrl_reg__COUNT_ST_REG CYREG_B0_UDB00_ST_CTL
#define SenseControl_Sync_ctrl_reg__MASK 0x03u
#define SenseControl_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB00_MSK_ACTL
#define SenseControl_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB00_MSK_ACTL
#define SenseControl_Sync_ctrl_reg__PERIOD_REG CYREG_B0_UDB00_MSK

/* KeyboardTimer_TimerUDB */
#define KeyboardTimer_TimerUDB_rstSts_stsreg__0__MASK 0x01u
#define KeyboardTimer_TimerUDB_rstSts_stsreg__0__POS 0
#define KeyboardTimer_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB07_08_ACTL
#define KeyboardTimer_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG CYREG_B1_UDB07_08_ST
#define KeyboardTimer_TimerUDB_rstSts_stsreg__2__MASK 0x04u
#define KeyboardTimer_TimerUDB_rstSts_stsreg__2__POS 2
#define KeyboardTimer_TimerUDB_rstSts_stsreg__3__MASK 0x08u
#define KeyboardTimer_TimerUDB_rstSts_stsreg__3__POS 3
#define KeyboardTimer_TimerUDB_rstSts_stsreg__MASK 0x0Du
#define KeyboardTimer_TimerUDB_rstSts_stsreg__MASK_REG CYREG_B1_UDB07_MSK
#define KeyboardTimer_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG CYREG_B1_UDB07_ACTL
#define KeyboardTimer_TimerUDB_rstSts_stsreg__STATUS_REG CYREG_B1_UDB07_ST
#define KeyboardTimer_TimerUDB_sT32_timerdp_u0__16BIT_A0_REG CYREG_B1_UDB04_05_A0
#define KeyboardTimer_TimerUDB_sT32_timerdp_u0__16BIT_A1_REG CYREG_B1_UDB04_05_A1
#define KeyboardTimer_TimerUDB_sT32_timerdp_u0__16BIT_D0_REG CYREG_B1_UDB04_05_D0
#define KeyboardTimer_TimerUDB_sT32_timerdp_u0__16BIT_D1_REG CYREG_B1_UDB04_05_D1
#define KeyboardTimer_TimerUDB_sT32_timerdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB04_05_ACTL
#define KeyboardTimer_TimerUDB_sT32_timerdp_u0__16BIT_F0_REG CYREG_B1_UDB04_05_F0
#define KeyboardTimer_TimerUDB_sT32_timerdp_u0__16BIT_F1_REG CYREG_B1_UDB04_05_F1
#define KeyboardTimer_TimerUDB_sT32_timerdp_u0__A0_A1_REG CYREG_B1_UDB04_A0_A1
#define KeyboardTimer_TimerUDB_sT32_timerdp_u0__A0_REG CYREG_B1_UDB04_A0
#define KeyboardTimer_TimerUDB_sT32_timerdp_u0__A1_REG CYREG_B1_UDB04_A1
#define KeyboardTimer_TimerUDB_sT32_timerdp_u0__D0_D1_REG CYREG_B1_UDB04_D0_D1
#define KeyboardTimer_TimerUDB_sT32_timerdp_u0__D0_REG CYREG_B1_UDB04_D0
#define KeyboardTimer_TimerUDB_sT32_timerdp_u0__D1_REG CYREG_B1_UDB04_D1
#define KeyboardTimer_TimerUDB_sT32_timerdp_u0__DP_AUX_CTL_REG CYREG_B1_UDB04_ACTL
#define KeyboardTimer_TimerUDB_sT32_timerdp_u0__F0_F1_REG CYREG_B1_UDB04_F0_F1
#define KeyboardTimer_TimerUDB_sT32_timerdp_u0__F0_REG CYREG_B1_UDB04_F0
#define KeyboardTimer_TimerUDB_sT32_timerdp_u0__F1_REG CYREG_B1_UDB04_F1
#define KeyboardTimer_TimerUDB_sT32_timerdp_u1__16BIT_A0_REG CYREG_B1_UDB05_06_A0
#define KeyboardTimer_TimerUDB_sT32_timerdp_u1__16BIT_A1_REG CYREG_B1_UDB05_06_A1
#define KeyboardTimer_TimerUDB_sT32_timerdp_u1__16BIT_D0_REG CYREG_B1_UDB05_06_D0
#define KeyboardTimer_TimerUDB_sT32_timerdp_u1__16BIT_D1_REG CYREG_B1_UDB05_06_D1
#define KeyboardTimer_TimerUDB_sT32_timerdp_u1__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB05_06_ACTL
#define KeyboardTimer_TimerUDB_sT32_timerdp_u1__16BIT_F0_REG CYREG_B1_UDB05_06_F0
#define KeyboardTimer_TimerUDB_sT32_timerdp_u1__16BIT_F1_REG CYREG_B1_UDB05_06_F1
#define KeyboardTimer_TimerUDB_sT32_timerdp_u1__A0_A1_REG CYREG_B1_UDB05_A0_A1
#define KeyboardTimer_TimerUDB_sT32_timerdp_u1__A0_REG CYREG_B1_UDB05_A0
#define KeyboardTimer_TimerUDB_sT32_timerdp_u1__A1_REG CYREG_B1_UDB05_A1
#define KeyboardTimer_TimerUDB_sT32_timerdp_u1__D0_D1_REG CYREG_B1_UDB05_D0_D1
#define KeyboardTimer_TimerUDB_sT32_timerdp_u1__D0_REG CYREG_B1_UDB05_D0
#define KeyboardTimer_TimerUDB_sT32_timerdp_u1__D1_REG CYREG_B1_UDB05_D1
#define KeyboardTimer_TimerUDB_sT32_timerdp_u1__DP_AUX_CTL_REG CYREG_B1_UDB05_ACTL
#define KeyboardTimer_TimerUDB_sT32_timerdp_u1__F0_F1_REG CYREG_B1_UDB05_F0_F1
#define KeyboardTimer_TimerUDB_sT32_timerdp_u1__F0_REG CYREG_B1_UDB05_F0
#define KeyboardTimer_TimerUDB_sT32_timerdp_u1__F1_REG CYREG_B1_UDB05_F1
#define KeyboardTimer_TimerUDB_sT32_timerdp_u1__MSK_DP_AUX_CTL_REG CYREG_B1_UDB05_MSK_ACTL
#define KeyboardTimer_TimerUDB_sT32_timerdp_u1__PER_DP_AUX_CTL_REG CYREG_B1_UDB05_MSK_ACTL
#define KeyboardTimer_TimerUDB_sT32_timerdp_u2__16BIT_A0_REG CYREG_B1_UDB06_07_A0
#define KeyboardTimer_TimerUDB_sT32_timerdp_u2__16BIT_A1_REG CYREG_B1_UDB06_07_A1
#define KeyboardTimer_TimerUDB_sT32_timerdp_u2__16BIT_D0_REG CYREG_B1_UDB06_07_D0
#define KeyboardTimer_TimerUDB_sT32_timerdp_u2__16BIT_D1_REG CYREG_B1_UDB06_07_D1
#define KeyboardTimer_TimerUDB_sT32_timerdp_u2__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB06_07_ACTL
#define KeyboardTimer_TimerUDB_sT32_timerdp_u2__16BIT_F0_REG CYREG_B1_UDB06_07_F0
#define KeyboardTimer_TimerUDB_sT32_timerdp_u2__16BIT_F1_REG CYREG_B1_UDB06_07_F1
#define KeyboardTimer_TimerUDB_sT32_timerdp_u2__A0_A1_REG CYREG_B1_UDB06_A0_A1
#define KeyboardTimer_TimerUDB_sT32_timerdp_u2__A0_REG CYREG_B1_UDB06_A0
#define KeyboardTimer_TimerUDB_sT32_timerdp_u2__A1_REG CYREG_B1_UDB06_A1
#define KeyboardTimer_TimerUDB_sT32_timerdp_u2__D0_D1_REG CYREG_B1_UDB06_D0_D1
#define KeyboardTimer_TimerUDB_sT32_timerdp_u2__D0_REG CYREG_B1_UDB06_D0
#define KeyboardTimer_TimerUDB_sT32_timerdp_u2__D1_REG CYREG_B1_UDB06_D1
#define KeyboardTimer_TimerUDB_sT32_timerdp_u2__DP_AUX_CTL_REG CYREG_B1_UDB06_ACTL
#define KeyboardTimer_TimerUDB_sT32_timerdp_u2__F0_F1_REG CYREG_B1_UDB06_F0_F1
#define KeyboardTimer_TimerUDB_sT32_timerdp_u2__F0_REG CYREG_B1_UDB06_F0
#define KeyboardTimer_TimerUDB_sT32_timerdp_u2__F1_REG CYREG_B1_UDB06_F1
#define KeyboardTimer_TimerUDB_sT32_timerdp_u3__16BIT_A0_REG CYREG_B1_UDB07_08_A0
#define KeyboardTimer_TimerUDB_sT32_timerdp_u3__16BIT_A1_REG CYREG_B1_UDB07_08_A1
#define KeyboardTimer_TimerUDB_sT32_timerdp_u3__16BIT_D0_REG CYREG_B1_UDB07_08_D0
#define KeyboardTimer_TimerUDB_sT32_timerdp_u3__16BIT_D1_REG CYREG_B1_UDB07_08_D1
#define KeyboardTimer_TimerUDB_sT32_timerdp_u3__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB07_08_ACTL
#define KeyboardTimer_TimerUDB_sT32_timerdp_u3__16BIT_F0_REG CYREG_B1_UDB07_08_F0
#define KeyboardTimer_TimerUDB_sT32_timerdp_u3__16BIT_F1_REG CYREG_B1_UDB07_08_F1
#define KeyboardTimer_TimerUDB_sT32_timerdp_u3__A0_A1_REG CYREG_B1_UDB07_A0_A1
#define KeyboardTimer_TimerUDB_sT32_timerdp_u3__A0_REG CYREG_B1_UDB07_A0
#define KeyboardTimer_TimerUDB_sT32_timerdp_u3__A1_REG CYREG_B1_UDB07_A1
#define KeyboardTimer_TimerUDB_sT32_timerdp_u3__D0_D1_REG CYREG_B1_UDB07_D0_D1
#define KeyboardTimer_TimerUDB_sT32_timerdp_u3__D0_REG CYREG_B1_UDB07_D0
#define KeyboardTimer_TimerUDB_sT32_timerdp_u3__D1_REG CYREG_B1_UDB07_D1
#define KeyboardTimer_TimerUDB_sT32_timerdp_u3__DP_AUX_CTL_REG CYREG_B1_UDB07_ACTL
#define KeyboardTimer_TimerUDB_sT32_timerdp_u3__F0_F1_REG CYREG_B1_UDB07_F0_F1
#define KeyboardTimer_TimerUDB_sT32_timerdp_u3__F0_REG CYREG_B1_UDB07_F0
#define KeyboardTimer_TimerUDB_sT32_timerdp_u3__F1_REG CYREG_B1_UDB07_F1

/* Miscellaneous */
#define BCLK__BUS_CLK__HZ 36000000U
#define BCLK__BUS_CLK__KHZ 36000U
#define BCLK__BUS_CLK__MHZ 36U
#define CY_PROJECT_NAME "Firmware"
#define CY_VERSION "PSoC Creator  4.0"
#define CYDEV_CHIP_DIE_LEOPARD 1u
#define CYDEV_CHIP_DIE_PSOC4A 12u
#define CYDEV_CHIP_DIE_PSOC5LP 19u
#define CYDEV_CHIP_DIE_PSOC5TM 20u
#define CYDEV_CHIP_DIE_TMA4 2u
#define CYDEV_CHIP_DIE_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_FM0P 4u
#define CYDEV_CHIP_FAMILY_FM3 5u
#define CYDEV_CHIP_FAMILY_FM4 6u
#define CYDEV_CHIP_FAMILY_PSOC3 1u
#define CYDEV_CHIP_FAMILY_PSOC4 2u
#define CYDEV_CHIP_FAMILY_PSOC5 3u
#define CYDEV_CHIP_FAMILY_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_USED CYDEV_CHIP_FAMILY_PSOC5
#define CYDEV_CHIP_JTAG_ID 0x2E161069u
#define CYDEV_CHIP_MEMBER_3A 1u
#define CYDEV_CHIP_MEMBER_4A 12u
#define CYDEV_CHIP_MEMBER_4C 18u
#define CYDEV_CHIP_MEMBER_4D 8u
#define CYDEV_CHIP_MEMBER_4E 4u
#define CYDEV_CHIP_MEMBER_4F 13u
#define CYDEV_CHIP_MEMBER_4G 2u
#define CYDEV_CHIP_MEMBER_4H 11u
#define CYDEV_CHIP_MEMBER_4I 17u
#define CYDEV_CHIP_MEMBER_4J 9u
#define CYDEV_CHIP_MEMBER_4K 10u
#define CYDEV_CHIP_MEMBER_4L 16u
#define CYDEV_CHIP_MEMBER_4M 15u
#define CYDEV_CHIP_MEMBER_4N 6u
#define CYDEV_CHIP_MEMBER_4O 5u
#define CYDEV_CHIP_MEMBER_4P 14u
#define CYDEV_CHIP_MEMBER_4Q 7u
#define CYDEV_CHIP_MEMBER_4U 3u
#define CYDEV_CHIP_MEMBER_5A 20u
#define CYDEV_CHIP_MEMBER_5B 19u
#define CYDEV_CHIP_MEMBER_FM3 24u
#define CYDEV_CHIP_MEMBER_FM4 25u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 21u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 22u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 23u
#define CYDEV_CHIP_MEMBER_UNKNOWN 0u
#define CYDEV_CHIP_MEMBER_USED CYDEV_CHIP_MEMBER_5B
#define CYDEV_CHIP_DIE_EXPECT CYDEV_CHIP_MEMBER_USED
#define CYDEV_CHIP_DIE_ACTUAL CYDEV_CHIP_DIE_EXPECT
#define CYDEV_CHIP_REV_LEOPARD_ES1 0u
#define CYDEV_CHIP_REV_LEOPARD_ES2 1u
#define CYDEV_CHIP_REV_LEOPARD_ES3 3u
#define CYDEV_CHIP_REV_LEOPARD_PRODUCTION 3u
#define CYDEV_CHIP_REV_PSOC4A_ES0 17u
#define CYDEV_CHIP_REV_PSOC4A_PRODUCTION 17u
#define CYDEV_CHIP_REV_PSOC5LP_ES0 0u
#define CYDEV_CHIP_REV_PSOC5LP_PRODUCTION 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES0 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES1 1u
#define CYDEV_CHIP_REV_PSOC5TM_PRODUCTION 1u
#define CYDEV_CHIP_REV_TMA4_ES 17u
#define CYDEV_CHIP_REV_TMA4_ES2 33u
#define CYDEV_CHIP_REV_TMA4_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_3A_ES1 0u
#define CYDEV_CHIP_REVISION_3A_ES2 1u
#define CYDEV_CHIP_REVISION_3A_ES3 3u
#define CYDEV_CHIP_REVISION_3A_PRODUCTION 3u
#define CYDEV_CHIP_REVISION_4A_ES0 17u
#define CYDEV_CHIP_REVISION_4A_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4C_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4D_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4E_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256K 0u
#define CYDEV_CHIP_REVISION_4G_ES 17u
#define CYDEV_CHIP_REVISION_4G_ES2 33u
#define CYDEV_CHIP_REVISION_4G_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4H_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4I_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4J_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4K_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4L_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4M_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4N_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4O_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4P_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4Q_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4U_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_5A_ES0 0u
#define CYDEV_CHIP_REVISION_5A_ES1 1u
#define CYDEV_CHIP_REVISION_5A_PRODUCTION 1u
#define CYDEV_CHIP_REVISION_5B_ES0 0u
#define CYDEV_CHIP_REVISION_5B_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_FM3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_FM4_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_USED CYDEV_CHIP_REVISION_5B_PRODUCTION
#define CYDEV_CHIP_REV_EXPECT CYDEV_CHIP_REVISION_USED
#define CYDEV_CONFIG_FASTBOOT_ENABLED 1
#define CYDEV_CONFIG_UNUSED_IO_AllowButWarn 0
#define CYDEV_CONFIG_UNUSED_IO_AllowWithInfo 1
#define CYDEV_CONFIG_UNUSED_IO CYDEV_CONFIG_UNUSED_IO_AllowWithInfo
#define CYDEV_CONFIG_UNUSED_IO_Disallowed 2
#define CYDEV_CONFIGURATION_COMPRESSED 1
#define CYDEV_CONFIGURATION_DMA 0
#define CYDEV_CONFIGURATION_ECC 0
#define CYDEV_CONFIGURATION_IMOENABLED CYDEV_CONFIG_FASTBOOT_ENABLED
#define CYDEV_CONFIGURATION_MODE_COMPRESSED 0
#define CYDEV_CONFIGURATION_MODE CYDEV_CONFIGURATION_MODE_COMPRESSED
#define CYDEV_CONFIGURATION_MODE_DMA 2
#define CYDEV_CONFIGURATION_MODE_UNCOMPRESSED 1
#define CYDEV_DEBUG_ENABLE_MASK 0x20u
#define CYDEV_DEBUG_ENABLE_REGISTER CYREG_MLOGIC_DEBUG
#define CYDEV_DEBUGGING_DPS_Disable 3
#define CYDEV_DEBUGGING_DPS CYDEV_DEBUGGING_DPS_Disable
#define CYDEV_DEBUGGING_DPS_JTAG_4 1
#define CYDEV_DEBUGGING_DPS_JTAG_5 0
#define CYDEV_DEBUGGING_DPS_SWD 2
#define CYDEV_DEBUGGING_DPS_SWD_SWV 6
#define CYDEV_DEBUGGING_ENABLE 0
#define CYDEV_DEBUGGING_XRES 0
#define CYDEV_DMA_CHANNELS_AVAILABLE 24u
#define CYDEV_ECC_ENABLE 0
#define CYDEV_HEAP_SIZE 0x80
#define CYDEV_INSTRUCT_CACHE_ENABLED 1
#define CYDEV_INTR_RISING 0x00000001u
#define CYDEV_IS_EXPORTING_CODE 0
#define CYDEV_IS_IMPORTING_CODE 0
#define CYDEV_PROJ_TYPE 2
#define CYDEV_PROJ_TYPE_BOOTLOADER 1
#define CYDEV_PROJ_TYPE_LAUNCHER 5
#define CYDEV_PROJ_TYPE_LOADABLE 2
#define CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER 4
#define CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER 3
#define CYDEV_PROJ_TYPE_STANDARD 0
#define CYDEV_PROTECTION_ENABLE 1
#define CYDEV_STACK_SIZE 0x800
#define CYDEV_USB_CLK_OSC_LOCKING_ENABLED_AT_PWR_UP 
#define CYDEV_USE_BUNDLED_CMSIS 1
#define CYDEV_VARIABLE_VDDA 0
#define CYDEV_VDDA 5.0
#define CYDEV_VDDA_MV 5000
#define CYDEV_VDDD 5.0
#define CYDEV_VDDD_MV 5000
#define CYDEV_VDDIO0 5.0
#define CYDEV_VDDIO0_MV 5000
#define CYDEV_VDDIO1 5.0
#define CYDEV_VDDIO1_MV 5000
#define CYDEV_VDDIO2 5.0
#define CYDEV_VDDIO2_MV 5000
#define CYDEV_VDDIO3 5.0
#define CYDEV_VDDIO3_MV 5000
#define CYDEV_VIO0 5.0
#define CYDEV_VIO0_MV 5000
#define CYDEV_VIO1 5.0
#define CYDEV_VIO1_MV 5000
#define CYDEV_VIO2 5.0
#define CYDEV_VIO2_MV 5000
#define CYDEV_VIO3 5.0
#define CYDEV_VIO3_MV 5000
#define CYIPBLOCK_ARM_CM3_VERSION 0
#define CYIPBLOCK_P3_ANAIF_VERSION 0
#define CYIPBLOCK_P3_CAN_VERSION 0
#define CYIPBLOCK_P3_CAPSENSE_VERSION 0
#define CYIPBLOCK_P3_COMP_VERSION 0
#define CYIPBLOCK_P3_DECIMATOR_VERSION 0
#define CYIPBLOCK_P3_DFB_VERSION 0
#define CYIPBLOCK_P3_DMA_VERSION 0
#define CYIPBLOCK_P3_DRQ_VERSION 0
#define CYIPBLOCK_P3_DSM_VERSION 0
#define CYIPBLOCK_P3_EMIF_VERSION 0
#define CYIPBLOCK_P3_I2C_VERSION 0
#define CYIPBLOCK_P3_LCD_VERSION 0
#define CYIPBLOCK_P3_LPF_VERSION 0
#define CYIPBLOCK_P3_OPAMP_VERSION 0
#define CYIPBLOCK_P3_PM_VERSION 0
#define CYIPBLOCK_P3_SCCT_VERSION 0
#define CYIPBLOCK_P3_TIMER_VERSION 0
#define CYIPBLOCK_P3_USB_VERSION 0
#define CYIPBLOCK_P3_VIDAC_VERSION 0
#define CYIPBLOCK_P3_VREF_VERSION 0
#define CYIPBLOCK_S8_GPIO_VERSION 0
#define CYIPBLOCK_S8_IRQ_VERSION 0
#define CYIPBLOCK_S8_SAR_VERSION 0
#define CYIPBLOCK_S8_SIO_VERSION 0
#define CYIPBLOCK_S8_UDB_VERSION 0
#define DMA_CHANNELS_USED__MASK0 0x00000003u
#define CYDEV_BOOTLOADER_ENABLE 0

#endif /* INCLUDED_CYFITTER_H */
