// Seed: 4236501566
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  output wire id_1;
  wire id_3;
endmodule
module module_1 #(
    parameter id_11 = 32'd58,
    parameter id_3  = 32'd20,
    parameter id_5  = 32'd24,
    parameter id_6  = 32'd22
) (
    input wand id_0,
    input wor id_1,
    output tri0 id_2,
    output uwire _id_3,
    output wand id_4,
    input wire _id_5,
    input supply1 _id_6
    , id_8
);
  logic [id_3 : id_6] id_9;
  wire id_10;
  ;
  module_0 modCall_1 (
      id_9,
      id_8
  );
  wire _id_11;
  wire [id_5 : id_11] id_12;
endmodule
