Fitter report for FFT_Mag
Fri Mar 04 00:06:57 2016
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. Fitter Netlist Optimizations
  6. Incremental Compilation Preservation Summary
  7. Incremental Compilation Partition Settings
  8. Incremental Compilation Placement Preservation
  9. Pin-Out File
 10. Fitter Resource Usage Summary
 11. Fitter Partition Statistics
 12. Input Pins
 13. Output Pins
 14. I/O Bank Usage
 15. All Package Pins
 16. Output Pin Default Load For Reported TCO
 17. Fitter Resource Utilization by Entity
 18. Delay Chain Summary
 19. Pad To Core Delay Chain Fanout
 20. Control Signals
 21. Global & Other Fast Signals
 22. Non-Global High Fan-Out Signals
 23. Fitter RAM Summary
 24. Fitter DSP Block Usage Summary
 25. DSP Block Details
 26. Other Routing Usage Summary
 27. LAB Logic Elements
 28. LAB-wide Signals
 29. LAB Signals Sourced
 30. LAB Signals Sourced Out
 31. LAB Distinct Inputs
 32. Fitter Device Options
 33. Operating Settings and Conditions
 34. Fitter Messages
 35. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Fitter Summary                                                                       ;
+------------------------------------+-------------------------------------------------+
; Fitter Status                      ; Successful - Fri Mar 04 00:06:57 2016           ;
; Quartus II 64-Bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Web Edition ;
; Revision Name                      ; FFT_Mag                                         ;
; Top-level Entity Name              ; FFT_Mag                                         ;
; Family                             ; Cyclone II                                      ;
; Device                             ; EP2C70F672C6                                    ;
; Timing Models                      ; Final                                           ;
; Total logic elements               ; 993 / 68,416 ( 1 % )                            ;
;     Total combinational functions  ; 879 / 68,416 ( 1 % )                            ;
;     Dedicated logic registers      ; 556 / 68,416 ( < 1 % )                          ;
; Total registers                    ; 556                                             ;
; Total pins                         ; 124 / 422 ( 29 % )                              ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 221,544 / 1,152,000 ( 19 % )                    ;
; Embedded Multiplier 9-bit elements ; 8 / 300 ( 3 % )                                 ;
; Total PLLs                         ; 0 / 4 ( 0 % )                                   ;
+------------------------------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                              ;
+----------------------------------------------------------------------------+--------------------------------+--------------------------------+
; Option                                                                     ; Setting                        ; Default Value                  ;
+----------------------------------------------------------------------------+--------------------------------+--------------------------------+
; Device                                                                     ; EP2C70F672C6                   ;                                ;
; Minimum Core Junction Temperature                                          ; 0                              ;                                ;
; Maximum Core Junction Temperature                                          ; 85                             ;                                ;
; Fit Attempts to Skip                                                       ; 0                              ; 0.0                            ;
; Use smart compilation                                                      ; Off                            ; Off                            ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                             ; On                             ;
; Enable compact report table                                                ; Off                            ; Off                            ;
; Auto Merge PLLs                                                            ; On                             ; On                             ;
; Ignore PLL Mode When Merging PLLs                                          ; Off                            ; Off                            ;
; Router Timing Optimization Level                                           ; Normal                         ; Normal                         ;
; Placement Effort Multiplier                                                ; 1.0                            ; 1.0                            ;
; Router Effort Multiplier                                                   ; 1.0                            ; 1.0                            ;
; Always Enable Input Buffers                                                ; Off                            ; Off                            ;
; Optimize Hold Timing                                                       ; IO Paths and Minimum TPD Paths ; IO Paths and Minimum TPD Paths ;
; Optimize Multi-Corner Timing                                               ; On                             ; On                             ;
; PowerPlay Power Optimization                                               ; Normal compilation             ; Normal compilation             ;
; Optimize Timing                                                            ; Normal compilation             ; Normal compilation             ;
; Optimize Timing for ECOs                                                   ; Off                            ; Off                            ;
; Regenerate full fit report during ECO compiles                             ; Off                            ; Off                            ;
; Optimize IOC Register Placement for Timing                                 ; Normal                         ; Normal                         ;
; Limit to One Fitting Attempt                                               ; Off                            ; Off                            ;
; Final Placement Optimizations                                              ; Automatically                  ; Automatically                  ;
; Fitter Aggressive Routability Optimizations                                ; Automatically                  ; Automatically                  ;
; Fitter Initial Placement Seed                                              ; 1                              ; 1                              ;
; PCI I/O                                                                    ; Off                            ; Off                            ;
; Weak Pull-Up Resistor                                                      ; Off                            ; Off                            ;
; Enable Bus-Hold Circuitry                                                  ; Off                            ; Off                            ;
; Auto Global Memory Control Signals                                         ; Off                            ; Off                            ;
; Auto Packed Registers                                                      ; Auto                           ; Auto                           ;
; Auto Delay Chains                                                          ; On                             ; On                             ;
; Auto Delay Chains for High Fanout Input Pins                               ; Off                            ; Off                            ;
; Perform Physical Synthesis for Combinational Logic for Fitting             ; Off                            ; Off                            ;
; Perform Physical Synthesis for Combinational Logic for Performance         ; Off                            ; Off                            ;
; Perform Register Duplication for Performance                               ; Off                            ; Off                            ;
; Perform Logic to Memory Mapping for Fitting                                ; Off                            ; Off                            ;
; Perform Register Retiming for Performance                                  ; Off                            ; Off                            ;
; Perform Asynchronous Signal Pipelining                                     ; Off                            ; Off                            ;
; Fitter Effort                                                              ; Auto Fit                       ; Auto Fit                       ;
; Physical Synthesis Effort Level                                            ; Normal                         ; Normal                         ;
; Auto Global Clock                                                          ; On                             ; On                             ;
; Auto Global Register Control Signals                                       ; On                             ; On                             ;
; Force Fitter to Avoid Periphery Placement Warnings                         ; Off                            ; Off                            ;
+----------------------------------------------------------------------------+--------------------------------+--------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 8      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Netlist Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+------------------+---------------------+-----------+----------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; Node                                                                                                                                                                                          ; Action          ; Operation        ; Reason              ; Node Port ; Node Port Name ; Destination Node                                                                                                                                                                                                                                        ; Destination Port ; Destination Port Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+------------------+---------------------+-----------+----------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|D1_43962:instD1inst0_43962|out2[0]  ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|D1_43962:instD1inst0_43962|altsyncram:Ram0_rtl_0|altsyncram_gm61:auto_generated|ram_block1a0  ; PORTADATAOUT     ;                       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|D1_43962:instD1inst0_43962|out2[1]  ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|D1_43962:instD1inst0_43962|altsyncram:Ram0_rtl_0|altsyncram_gm61:auto_generated|ram_block1a1  ; PORTADATAOUT     ;                       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|D1_43962:instD1inst0_43962|out2[2]  ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|D1_43962:instD1inst0_43962|altsyncram:Ram0_rtl_0|altsyncram_gm61:auto_generated|ram_block1a2  ; PORTADATAOUT     ;                       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|D1_43962:instD1inst0_43962|out2[3]  ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|D1_43962:instD1inst0_43962|altsyncram:Ram0_rtl_0|altsyncram_gm61:auto_generated|ram_block1a3  ; PORTADATAOUT     ;                       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|D1_43962:instD1inst0_43962|out2[4]  ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|D1_43962:instD1inst0_43962|altsyncram:Ram0_rtl_0|altsyncram_gm61:auto_generated|ram_block1a4  ; PORTADATAOUT     ;                       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|D1_43962:instD1inst0_43962|out2[5]  ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|D1_43962:instD1inst0_43962|altsyncram:Ram0_rtl_0|altsyncram_gm61:auto_generated|ram_block1a5  ; PORTADATAOUT     ;                       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|D1_43962:instD1inst0_43962|out2[6]  ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|D1_43962:instD1inst0_43962|altsyncram:Ram0_rtl_0|altsyncram_gm61:auto_generated|ram_block1a6  ; PORTADATAOUT     ;                       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|D1_43962:instD1inst0_43962|out2[7]  ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|D1_43962:instD1inst0_43962|altsyncram:Ram0_rtl_0|altsyncram_gm61:auto_generated|ram_block1a7  ; PORTADATAOUT     ;                       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|D1_43962:instD1inst0_43962|out2[8]  ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|D1_43962:instD1inst0_43962|altsyncram:Ram0_rtl_0|altsyncram_gm61:auto_generated|ram_block1a8  ; PORTADATAOUT     ;                       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|D1_43962:instD1inst0_43962|out2[9]  ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|D1_43962:instD1inst0_43962|altsyncram:Ram0_rtl_0|altsyncram_gm61:auto_generated|ram_block1a9  ; PORTADATAOUT     ;                       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|D1_43962:instD1inst0_43962|out2[10] ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|D1_43962:instD1inst0_43962|altsyncram:Ram0_rtl_0|altsyncram_gm61:auto_generated|ram_block1a10 ; PORTADATAOUT     ;                       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|D1_43962:instD1inst0_43962|out2[11] ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|D1_43962:instD1inst0_43962|altsyncram:Ram0_rtl_0|altsyncram_gm61:auto_generated|ram_block1a11 ; PORTADATAOUT     ;                       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|D2_46012:instD2inst0_46012|out2[0]  ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|D2_46012:instD2inst0_46012|altsyncram:Ram0_rtl_0|altsyncram_gn61:auto_generated|ram_block1a0  ; PORTADATAOUT     ;                       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|D2_46012:instD2inst0_46012|out2[1]  ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|D2_46012:instD2inst0_46012|altsyncram:Ram0_rtl_0|altsyncram_gn61:auto_generated|ram_block1a1  ; PORTADATAOUT     ;                       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|D2_46012:instD2inst0_46012|out2[2]  ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|D2_46012:instD2inst0_46012|altsyncram:Ram0_rtl_0|altsyncram_gn61:auto_generated|ram_block1a2  ; PORTADATAOUT     ;                       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|D2_46012:instD2inst0_46012|out2[3]  ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|D2_46012:instD2inst0_46012|altsyncram:Ram0_rtl_0|altsyncram_gn61:auto_generated|ram_block1a3  ; PORTADATAOUT     ;                       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|D2_46012:instD2inst0_46012|out2[4]  ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|D2_46012:instD2inst0_46012|altsyncram:Ram0_rtl_0|altsyncram_gn61:auto_generated|ram_block1a4  ; PORTADATAOUT     ;                       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|D2_46012:instD2inst0_46012|out2[5]  ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|D2_46012:instD2inst0_46012|altsyncram:Ram0_rtl_0|altsyncram_gn61:auto_generated|ram_block1a5  ; PORTADATAOUT     ;                       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|D2_46012:instD2inst0_46012|out2[6]  ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|D2_46012:instD2inst0_46012|altsyncram:Ram0_rtl_0|altsyncram_gn61:auto_generated|ram_block1a6  ; PORTADATAOUT     ;                       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|D2_46012:instD2inst0_46012|out2[7]  ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|D2_46012:instD2inst0_46012|altsyncram:Ram0_rtl_0|altsyncram_gn61:auto_generated|ram_block1a7  ; PORTADATAOUT     ;                       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|D2_46012:instD2inst0_46012|out2[8]  ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|D2_46012:instD2inst0_46012|altsyncram:Ram0_rtl_0|altsyncram_gn61:auto_generated|ram_block1a8  ; PORTADATAOUT     ;                       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|D2_46012:instD2inst0_46012|out2[9]  ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|D2_46012:instD2inst0_46012|altsyncram:Ram0_rtl_0|altsyncram_gn61:auto_generated|ram_block1a9  ; PORTADATAOUT     ;                       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|D2_46012:instD2inst0_46012|out2[10] ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|D2_46012:instD2inst0_46012|altsyncram:Ram0_rtl_0|altsyncram_gn61:auto_generated|ram_block1a10 ; PORTADATAOUT     ;                       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|D2_46012:instD2inst0_46012|out2[11] ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|D2_46012:instD2inst0_46012|altsyncram:Ram0_rtl_0|altsyncram_gn61:auto_generated|ram_block1a11 ; PORTADATAOUT     ;                       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|multfix:m41851|q[0][10]             ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|multfix:m41851|lpm_mult:Mult0|mult_b1t:auto_generated|mac_out2                                ; DATAOUT          ;                       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|multfix:m41851|q[0][11]             ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|multfix:m41851|lpm_mult:Mult0|mult_b1t:auto_generated|mac_out2                                ; DATAOUT          ;                       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|multfix:m41851|q[0][12]             ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|multfix:m41851|lpm_mult:Mult0|mult_b1t:auto_generated|mac_out2                                ; DATAOUT          ;                       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|multfix:m41851|q[0][13]             ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|multfix:m41851|lpm_mult:Mult0|mult_b1t:auto_generated|mac_out2                                ; DATAOUT          ;                       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|multfix:m41851|q[0][14]             ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|multfix:m41851|lpm_mult:Mult0|mult_b1t:auto_generated|mac_out2                                ; DATAOUT          ;                       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|multfix:m41851|q[0][15]             ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|multfix:m41851|lpm_mult:Mult0|mult_b1t:auto_generated|mac_out2                                ; DATAOUT          ;                       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|multfix:m41851|q[0][16]             ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|multfix:m41851|lpm_mult:Mult0|mult_b1t:auto_generated|mac_out2                                ; DATAOUT          ;                       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|multfix:m41851|q[0][17]             ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|multfix:m41851|lpm_mult:Mult0|mult_b1t:auto_generated|mac_out2                                ; DATAOUT          ;                       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|multfix:m41851|q[0][18]             ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|multfix:m41851|lpm_mult:Mult0|mult_b1t:auto_generated|mac_out2                                ; DATAOUT          ;                       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|multfix:m41851|q[0][19]             ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|multfix:m41851|lpm_mult:Mult0|mult_b1t:auto_generated|mac_out2                                ; DATAOUT          ;                       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|multfix:m41851|q[0][20]             ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|multfix:m41851|lpm_mult:Mult0|mult_b1t:auto_generated|mac_out2                                ; DATAOUT          ;                       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|multfix:m41851|q[0][23]             ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|multfix:m41851|lpm_mult:Mult0|mult_b1t:auto_generated|mac_out2                                ; DATAOUT          ;                       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|multfix:m41873|q[0][10]             ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|multfix:m41873|lpm_mult:Mult0|mult_b1t:auto_generated|mac_out2                                ; DATAOUT          ;                       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|multfix:m41873|q[0][11]             ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|multfix:m41873|lpm_mult:Mult0|mult_b1t:auto_generated|mac_out2                                ; DATAOUT          ;                       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|multfix:m41873|q[0][12]             ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|multfix:m41873|lpm_mult:Mult0|mult_b1t:auto_generated|mac_out2                                ; DATAOUT          ;                       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|multfix:m41873|q[0][13]             ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|multfix:m41873|lpm_mult:Mult0|mult_b1t:auto_generated|mac_out2                                ; DATAOUT          ;                       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|multfix:m41873|q[0][14]             ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|multfix:m41873|lpm_mult:Mult0|mult_b1t:auto_generated|mac_out2                                ; DATAOUT          ;                       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|multfix:m41873|q[0][15]             ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|multfix:m41873|lpm_mult:Mult0|mult_b1t:auto_generated|mac_out2                                ; DATAOUT          ;                       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|multfix:m41873|q[0][16]             ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|multfix:m41873|lpm_mult:Mult0|mult_b1t:auto_generated|mac_out2                                ; DATAOUT          ;                       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|multfix:m41873|q[0][17]             ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|multfix:m41873|lpm_mult:Mult0|mult_b1t:auto_generated|mac_out2                                ; DATAOUT          ;                       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|multfix:m41873|q[0][18]             ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|multfix:m41873|lpm_mult:Mult0|mult_b1t:auto_generated|mac_out2                                ; DATAOUT          ;                       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|multfix:m41873|q[0][19]             ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|multfix:m41873|lpm_mult:Mult0|mult_b1t:auto_generated|mac_out2                                ; DATAOUT          ;                       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|multfix:m41873|q[0][20]             ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|multfix:m41873|lpm_mult:Mult0|mult_b1t:auto_generated|mac_out2                                ; DATAOUT          ;                       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|multfix:m41873|q[0][23]             ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|multfix:m41873|lpm_mult:Mult0|mult_b1t:auto_generated|mac_out2                                ; DATAOUT          ;                       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|multfix:m41891|q[0][10]             ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|multfix:m41891|lpm_mult:Mult0|mult_b1t:auto_generated|mac_out2                                ; DATAOUT          ;                       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|multfix:m41891|q[0][11]             ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|multfix:m41891|lpm_mult:Mult0|mult_b1t:auto_generated|mac_out2                                ; DATAOUT          ;                       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|multfix:m41891|q[0][12]             ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|multfix:m41891|lpm_mult:Mult0|mult_b1t:auto_generated|mac_out2                                ; DATAOUT          ;                       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|multfix:m41891|q[0][13]             ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|multfix:m41891|lpm_mult:Mult0|mult_b1t:auto_generated|mac_out2                                ; DATAOUT          ;                       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|multfix:m41891|q[0][14]             ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|multfix:m41891|lpm_mult:Mult0|mult_b1t:auto_generated|mac_out2                                ; DATAOUT          ;                       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|multfix:m41891|q[0][15]             ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|multfix:m41891|lpm_mult:Mult0|mult_b1t:auto_generated|mac_out2                                ; DATAOUT          ;                       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|multfix:m41891|q[0][16]             ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|multfix:m41891|lpm_mult:Mult0|mult_b1t:auto_generated|mac_out2                                ; DATAOUT          ;                       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|multfix:m41891|q[0][17]             ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|multfix:m41891|lpm_mult:Mult0|mult_b1t:auto_generated|mac_out2                                ; DATAOUT          ;                       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|multfix:m41891|q[0][18]             ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|multfix:m41891|lpm_mult:Mult0|mult_b1t:auto_generated|mac_out2                                ; DATAOUT          ;                       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|multfix:m41891|q[0][19]             ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|multfix:m41891|lpm_mult:Mult0|mult_b1t:auto_generated|mac_out2                                ; DATAOUT          ;                       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|multfix:m41891|q[0][20]             ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|multfix:m41891|lpm_mult:Mult0|mult_b1t:auto_generated|mac_out2                                ; DATAOUT          ;                       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|multfix:m41891|q[0][23]             ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|multfix:m41891|lpm_mult:Mult0|mult_b1t:auto_generated|mac_out2                                ; DATAOUT          ;                       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|multfix:m41902|q[0][10]             ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|multfix:m41902|lpm_mult:Mult0|mult_b1t:auto_generated|mac_out2                                ; DATAOUT          ;                       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|multfix:m41902|q[0][11]             ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|multfix:m41902|lpm_mult:Mult0|mult_b1t:auto_generated|mac_out2                                ; DATAOUT          ;                       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|multfix:m41902|q[0][12]             ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|multfix:m41902|lpm_mult:Mult0|mult_b1t:auto_generated|mac_out2                                ; DATAOUT          ;                       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|multfix:m41902|q[0][13]             ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|multfix:m41902|lpm_mult:Mult0|mult_b1t:auto_generated|mac_out2                                ; DATAOUT          ;                       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|multfix:m41902|q[0][14]             ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|multfix:m41902|lpm_mult:Mult0|mult_b1t:auto_generated|mac_out2                                ; DATAOUT          ;                       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|multfix:m41902|q[0][15]             ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|multfix:m41902|lpm_mult:Mult0|mult_b1t:auto_generated|mac_out2                                ; DATAOUT          ;                       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|multfix:m41902|q[0][16]             ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|multfix:m41902|lpm_mult:Mult0|mult_b1t:auto_generated|mac_out2                                ; DATAOUT          ;                       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|multfix:m41902|q[0][17]             ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|multfix:m41902|lpm_mult:Mult0|mult_b1t:auto_generated|mac_out2                                ; DATAOUT          ;                       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|multfix:m41902|q[0][18]             ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|multfix:m41902|lpm_mult:Mult0|mult_b1t:auto_generated|mac_out2                                ; DATAOUT          ;                       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|multfix:m41902|q[0][19]             ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|multfix:m41902|lpm_mult:Mult0|mult_b1t:auto_generated|mac_out2                                ; DATAOUT          ;                       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|multfix:m41902|q[0][20]             ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|multfix:m41902|lpm_mult:Mult0|mult_b1t:auto_generated|mac_out2                                ; DATAOUT          ;                       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|multfix:m41902|q[0][23]             ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|multfix:m41902|lpm_mult:Mult0|mult_b1t:auto_generated|mac_out2                                ; DATAOUT          ;                       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|tm7[0]                              ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|multfix:m41902|lpm_mult:Mult0|mult_b1t:auto_generated|mac_mult1                               ; DATAB            ;                       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|tm7[0]                              ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|tm7[0]~_Duplicate_1                                                                           ; REGOUT           ;                       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|tm7[0]~_Duplicate_1                 ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|multfix:m41851|lpm_mult:Mult0|mult_b1t:auto_generated|mac_mult1                               ; DATAB            ;                       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|tm7[1]                              ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|multfix:m41902|lpm_mult:Mult0|mult_b1t:auto_generated|mac_mult1                               ; DATAB            ;                       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|tm7[1]                              ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|tm7[1]~_Duplicate_1                                                                           ; REGOUT           ;                       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|tm7[1]~_Duplicate_1                 ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|multfix:m41851|lpm_mult:Mult0|mult_b1t:auto_generated|mac_mult1                               ; DATAB            ;                       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|tm7[2]                              ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|multfix:m41902|lpm_mult:Mult0|mult_b1t:auto_generated|mac_mult1                               ; DATAB            ;                       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|tm7[2]                              ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|tm7[2]~_Duplicate_1                                                                           ; REGOUT           ;                       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|tm7[2]~_Duplicate_1                 ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|multfix:m41851|lpm_mult:Mult0|mult_b1t:auto_generated|mac_mult1                               ; DATAB            ;                       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|tm7[3]                              ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|multfix:m41902|lpm_mult:Mult0|mult_b1t:auto_generated|mac_mult1                               ; DATAB            ;                       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|tm7[3]                              ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|tm7[3]~_Duplicate_1                                                                           ; REGOUT           ;                       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|tm7[3]~_Duplicate_1                 ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|multfix:m41851|lpm_mult:Mult0|mult_b1t:auto_generated|mac_mult1                               ; DATAB            ;                       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|tm7[4]                              ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|multfix:m41902|lpm_mult:Mult0|mult_b1t:auto_generated|mac_mult1                               ; DATAB            ;                       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|tm7[4]                              ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|tm7[4]~_Duplicate_1                                                                           ; REGOUT           ;                       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|tm7[4]~_Duplicate_1                 ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|multfix:m41851|lpm_mult:Mult0|mult_b1t:auto_generated|mac_mult1                               ; DATAB            ;                       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|tm7[5]                              ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|multfix:m41902|lpm_mult:Mult0|mult_b1t:auto_generated|mac_mult1                               ; DATAB            ;                       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|tm7[5]                              ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|tm7[5]~_Duplicate_1                                                                           ; REGOUT           ;                       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|tm7[5]~_Duplicate_1                 ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|multfix:m41851|lpm_mult:Mult0|mult_b1t:auto_generated|mac_mult1                               ; DATAB            ;                       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|tm7[6]                              ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|multfix:m41902|lpm_mult:Mult0|mult_b1t:auto_generated|mac_mult1                               ; DATAB            ;                       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|tm7[6]                              ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|tm7[6]~_Duplicate_1                                                                           ; REGOUT           ;                       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|tm7[6]~_Duplicate_1                 ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|multfix:m41851|lpm_mult:Mult0|mult_b1t:auto_generated|mac_mult1                               ; DATAB            ;                       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|tm7[7]                              ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|multfix:m41902|lpm_mult:Mult0|mult_b1t:auto_generated|mac_mult1                               ; DATAB            ;                       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|tm7[7]                              ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|tm7[7]~_Duplicate_1                                                                           ; REGOUT           ;                       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|tm7[7]~_Duplicate_1                 ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|multfix:m41851|lpm_mult:Mult0|mult_b1t:auto_generated|mac_mult1                               ; DATAB            ;                       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|tm7[8]                              ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|multfix:m41902|lpm_mult:Mult0|mult_b1t:auto_generated|mac_mult1                               ; DATAB            ;                       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|tm7[8]                              ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|tm7[8]~_Duplicate_1                                                                           ; REGOUT           ;                       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|tm7[8]~_Duplicate_1                 ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|multfix:m41851|lpm_mult:Mult0|mult_b1t:auto_generated|mac_mult1                               ; DATAB            ;                       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|tm7[9]                              ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|multfix:m41902|lpm_mult:Mult0|mult_b1t:auto_generated|mac_mult1                               ; DATAB            ;                       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|tm7[9]                              ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|tm7[9]~_Duplicate_1                                                                           ; REGOUT           ;                       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|tm7[9]~_Duplicate_1                 ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|multfix:m41851|lpm_mult:Mult0|mult_b1t:auto_generated|mac_mult1                               ; DATAB            ;                       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|tm7[10]                             ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|multfix:m41902|lpm_mult:Mult0|mult_b1t:auto_generated|mac_mult1                               ; DATAB            ;                       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|tm7[10]                             ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|tm7[10]~_Duplicate_1                                                                          ; REGOUT           ;                       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|tm7[10]~_Duplicate_1                ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|multfix:m41851|lpm_mult:Mult0|mult_b1t:auto_generated|mac_mult1                               ; DATAB            ;                       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|tm7[11]                             ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|multfix:m41902|lpm_mult:Mult0|mult_b1t:auto_generated|mac_mult1                               ; DATAB            ;                       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|tm7[11]                             ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|tm7[11]~_Duplicate_1                                                                          ; REGOUT           ;                       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|tm7[11]~_Duplicate_1                ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|multfix:m41851|lpm_mult:Mult0|mult_b1t:auto_generated|mac_mult1                               ; DATAB            ;                       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|tm8[0]                              ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|multfix:m41891|lpm_mult:Mult0|mult_b1t:auto_generated|mac_mult1                               ; DATAA            ;                       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|tm8[0]                              ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|tm8[0]~_Duplicate_1                                                                           ; REGOUT           ;                       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|tm8[0]~_Duplicate_1                 ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|multfix:m41873|lpm_mult:Mult0|mult_b1t:auto_generated|mac_mult1                               ; DATAA            ;                       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|tm8[1]                              ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|multfix:m41891|lpm_mult:Mult0|mult_b1t:auto_generated|mac_mult1                               ; DATAA            ;                       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|tm8[1]                              ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|tm8[1]~_Duplicate_1                                                                           ; REGOUT           ;                       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|tm8[1]~_Duplicate_1                 ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|multfix:m41873|lpm_mult:Mult0|mult_b1t:auto_generated|mac_mult1                               ; DATAA            ;                       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|tm8[2]                              ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|multfix:m41891|lpm_mult:Mult0|mult_b1t:auto_generated|mac_mult1                               ; DATAA            ;                       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|tm8[2]                              ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|tm8[2]~_Duplicate_1                                                                           ; REGOUT           ;                       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|tm8[2]~_Duplicate_1                 ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|multfix:m41873|lpm_mult:Mult0|mult_b1t:auto_generated|mac_mult1                               ; DATAA            ;                       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|tm8[3]                              ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|multfix:m41891|lpm_mult:Mult0|mult_b1t:auto_generated|mac_mult1                               ; DATAA            ;                       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|tm8[3]                              ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|tm8[3]~_Duplicate_1                                                                           ; REGOUT           ;                       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|tm8[3]~_Duplicate_1                 ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|multfix:m41873|lpm_mult:Mult0|mult_b1t:auto_generated|mac_mult1                               ; DATAA            ;                       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|tm8[4]                              ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|multfix:m41891|lpm_mult:Mult0|mult_b1t:auto_generated|mac_mult1                               ; DATAA            ;                       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|tm8[4]                              ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|tm8[4]~_Duplicate_1                                                                           ; REGOUT           ;                       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|tm8[4]~_Duplicate_1                 ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|multfix:m41873|lpm_mult:Mult0|mult_b1t:auto_generated|mac_mult1                               ; DATAA            ;                       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|tm8[5]                              ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|multfix:m41891|lpm_mult:Mult0|mult_b1t:auto_generated|mac_mult1                               ; DATAA            ;                       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|tm8[5]                              ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|tm8[5]~_Duplicate_1                                                                           ; REGOUT           ;                       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|tm8[5]~_Duplicate_1                 ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|multfix:m41873|lpm_mult:Mult0|mult_b1t:auto_generated|mac_mult1                               ; DATAA            ;                       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|tm8[6]                              ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|multfix:m41891|lpm_mult:Mult0|mult_b1t:auto_generated|mac_mult1                               ; DATAA            ;                       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|tm8[6]                              ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|tm8[6]~_Duplicate_1                                                                           ; REGOUT           ;                       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|tm8[6]~_Duplicate_1                 ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|multfix:m41873|lpm_mult:Mult0|mult_b1t:auto_generated|mac_mult1                               ; DATAA            ;                       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|tm8[7]                              ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|multfix:m41891|lpm_mult:Mult0|mult_b1t:auto_generated|mac_mult1                               ; DATAA            ;                       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|tm8[7]                              ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|tm8[7]~_Duplicate_1                                                                           ; REGOUT           ;                       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|tm8[7]~_Duplicate_1                 ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|multfix:m41873|lpm_mult:Mult0|mult_b1t:auto_generated|mac_mult1                               ; DATAA            ;                       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|tm8[8]                              ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|multfix:m41891|lpm_mult:Mult0|mult_b1t:auto_generated|mac_mult1                               ; DATAA            ;                       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|tm8[8]                              ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|tm8[8]~_Duplicate_1                                                                           ; REGOUT           ;                       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|tm8[8]~_Duplicate_1                 ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|multfix:m41873|lpm_mult:Mult0|mult_b1t:auto_generated|mac_mult1                               ; DATAA            ;                       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|tm8[9]                              ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|multfix:m41891|lpm_mult:Mult0|mult_b1t:auto_generated|mac_mult1                               ; DATAA            ;                       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|tm8[9]                              ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|tm8[9]~_Duplicate_1                                                                           ; REGOUT           ;                       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|tm8[9]~_Duplicate_1                 ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|multfix:m41873|lpm_mult:Mult0|mult_b1t:auto_generated|mac_mult1                               ; DATAA            ;                       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|tm8[10]                             ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|multfix:m41891|lpm_mult:Mult0|mult_b1t:auto_generated|mac_mult1                               ; DATAA            ;                       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|tm8[10]                             ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|tm8[10]~_Duplicate_1                                                                          ; REGOUT           ;                       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|tm8[10]~_Duplicate_1                ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|multfix:m41873|lpm_mult:Mult0|mult_b1t:auto_generated|mac_mult1                               ; DATAA            ;                       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|tm8[11]                             ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|multfix:m41891|lpm_mult:Mult0|mult_b1t:auto_generated|mac_mult1                               ; DATAA            ;                       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|tm8[11]                             ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|tm8[11]~_Duplicate_1                                                                          ; REGOUT           ;                       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|tm8[11]~_Duplicate_1                ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|multfix:m41873|lpm_mult:Mult0|mult_b1t:auto_generated|mac_mult1                               ; DATAA            ;                       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|tm22[0]                             ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|multfix:m41891|lpm_mult:Mult0|mult_b1t:auto_generated|mac_mult1                               ; DATAB            ;                       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|tm22[0]                             ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|tm22[0]~_Duplicate_1                                                                          ; REGOUT           ;                       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|tm22[0]~_Duplicate_1                ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|multfix:m41851|lpm_mult:Mult0|mult_b1t:auto_generated|mac_mult1                               ; DATAA            ;                       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|tm22[1]                             ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|multfix:m41891|lpm_mult:Mult0|mult_b1t:auto_generated|mac_mult1                               ; DATAB            ;                       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|tm22[1]                             ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|tm22[1]~_Duplicate_1                                                                          ; REGOUT           ;                       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|tm22[1]~_Duplicate_1                ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|multfix:m41851|lpm_mult:Mult0|mult_b1t:auto_generated|mac_mult1                               ; DATAA            ;                       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|tm22[2]                             ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|multfix:m41891|lpm_mult:Mult0|mult_b1t:auto_generated|mac_mult1                               ; DATAB            ;                       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|tm22[2]                             ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|tm22[2]~_Duplicate_1                                                                          ; REGOUT           ;                       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|tm22[2]~_Duplicate_1                ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|multfix:m41851|lpm_mult:Mult0|mult_b1t:auto_generated|mac_mult1                               ; DATAA            ;                       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|tm22[3]                             ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|multfix:m41891|lpm_mult:Mult0|mult_b1t:auto_generated|mac_mult1                               ; DATAB            ;                       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|tm22[3]                             ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|tm22[3]~_Duplicate_1                                                                          ; REGOUT           ;                       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|tm22[3]~_Duplicate_1                ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|multfix:m41851|lpm_mult:Mult0|mult_b1t:auto_generated|mac_mult1                               ; DATAA            ;                       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|tm22[4]                             ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|multfix:m41891|lpm_mult:Mult0|mult_b1t:auto_generated|mac_mult1                               ; DATAB            ;                       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|tm22[4]                             ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|tm22[4]~_Duplicate_1                                                                          ; REGOUT           ;                       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|tm22[4]~_Duplicate_1                ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|multfix:m41851|lpm_mult:Mult0|mult_b1t:auto_generated|mac_mult1                               ; DATAA            ;                       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|tm22[5]                             ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|multfix:m41891|lpm_mult:Mult0|mult_b1t:auto_generated|mac_mult1                               ; DATAB            ;                       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|tm22[5]                             ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|tm22[5]~_Duplicate_1                                                                          ; REGOUT           ;                       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|tm22[5]~_Duplicate_1                ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|multfix:m41851|lpm_mult:Mult0|mult_b1t:auto_generated|mac_mult1                               ; DATAA            ;                       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|tm22[6]                             ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|multfix:m41891|lpm_mult:Mult0|mult_b1t:auto_generated|mac_mult1                               ; DATAB            ;                       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|tm22[6]                             ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|tm22[6]~_Duplicate_1                                                                          ; REGOUT           ;                       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|tm22[6]~_Duplicate_1                ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|multfix:m41851|lpm_mult:Mult0|mult_b1t:auto_generated|mac_mult1                               ; DATAA            ;                       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|tm22[7]                             ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|multfix:m41891|lpm_mult:Mult0|mult_b1t:auto_generated|mac_mult1                               ; DATAB            ;                       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|tm22[7]                             ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|tm22[7]~_Duplicate_1                                                                          ; REGOUT           ;                       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|tm22[7]~_Duplicate_1                ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|multfix:m41851|lpm_mult:Mult0|mult_b1t:auto_generated|mac_mult1                               ; DATAA            ;                       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|tm22[8]                             ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|multfix:m41891|lpm_mult:Mult0|mult_b1t:auto_generated|mac_mult1                               ; DATAB            ;                       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|tm22[8]                             ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|tm22[8]~_Duplicate_1                                                                          ; REGOUT           ;                       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|tm22[8]~_Duplicate_1                ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|multfix:m41851|lpm_mult:Mult0|mult_b1t:auto_generated|mac_mult1                               ; DATAA            ;                       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|tm22[9]                             ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|multfix:m41891|lpm_mult:Mult0|mult_b1t:auto_generated|mac_mult1                               ; DATAB            ;                       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|tm22[9]                             ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|tm22[9]~_Duplicate_1                                                                          ; REGOUT           ;                       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|tm22[9]~_Duplicate_1                ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|multfix:m41851|lpm_mult:Mult0|mult_b1t:auto_generated|mac_mult1                               ; DATAA            ;                       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|tm22[10]                            ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|multfix:m41891|lpm_mult:Mult0|mult_b1t:auto_generated|mac_mult1                               ; DATAB            ;                       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|tm22[10]                            ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|tm22[10]~_Duplicate_1                                                                         ; REGOUT           ;                       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|tm22[10]~_Duplicate_1               ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|multfix:m41851|lpm_mult:Mult0|mult_b1t:auto_generated|mac_mult1                               ; DATAA            ;                       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|tm22[11]                            ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|multfix:m41891|lpm_mult:Mult0|mult_b1t:auto_generated|mac_mult1                               ; DATAB            ;                       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|tm22[11]                            ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|tm22[11]~_Duplicate_1                                                                         ; REGOUT           ;                       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|tm22[11]~_Duplicate_1               ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|multfix:m41851|lpm_mult:Mult0|mult_b1t:auto_generated|mac_mult1                               ; DATAA            ;                       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|tm29[0]                             ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|multfix:m41873|lpm_mult:Mult0|mult_b1t:auto_generated|mac_mult1                               ; DATAB            ;                       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|tm29[0]                             ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|tm29[0]~_Duplicate_1                                                                          ; REGOUT           ;                       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|tm29[0]~_Duplicate_1                ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|multfix:m41902|lpm_mult:Mult0|mult_b1t:auto_generated|mac_mult1                               ; DATAA            ;                       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|tm29[1]                             ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|multfix:m41873|lpm_mult:Mult0|mult_b1t:auto_generated|mac_mult1                               ; DATAB            ;                       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|tm29[1]                             ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|tm29[1]~_Duplicate_1                                                                          ; REGOUT           ;                       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|tm29[1]~_Duplicate_1                ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|multfix:m41902|lpm_mult:Mult0|mult_b1t:auto_generated|mac_mult1                               ; DATAA            ;                       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|tm29[2]                             ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|multfix:m41873|lpm_mult:Mult0|mult_b1t:auto_generated|mac_mult1                               ; DATAB            ;                       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|tm29[2]                             ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|tm29[2]~_Duplicate_1                                                                          ; REGOUT           ;                       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|tm29[2]~_Duplicate_1                ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|multfix:m41902|lpm_mult:Mult0|mult_b1t:auto_generated|mac_mult1                               ; DATAA            ;                       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|tm29[3]                             ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|multfix:m41873|lpm_mult:Mult0|mult_b1t:auto_generated|mac_mult1                               ; DATAB            ;                       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|tm29[3]                             ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|tm29[3]~_Duplicate_1                                                                          ; REGOUT           ;                       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|tm29[3]~_Duplicate_1                ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|multfix:m41902|lpm_mult:Mult0|mult_b1t:auto_generated|mac_mult1                               ; DATAA            ;                       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|tm29[4]                             ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|multfix:m41873|lpm_mult:Mult0|mult_b1t:auto_generated|mac_mult1                               ; DATAB            ;                       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|tm29[4]                             ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|tm29[4]~_Duplicate_1                                                                          ; REGOUT           ;                       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|tm29[4]~_Duplicate_1                ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|multfix:m41902|lpm_mult:Mult0|mult_b1t:auto_generated|mac_mult1                               ; DATAA            ;                       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|tm29[5]                             ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|multfix:m41873|lpm_mult:Mult0|mult_b1t:auto_generated|mac_mult1                               ; DATAB            ;                       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|tm29[5]                             ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|tm29[5]~_Duplicate_1                                                                          ; REGOUT           ;                       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|tm29[5]~_Duplicate_1                ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|multfix:m41902|lpm_mult:Mult0|mult_b1t:auto_generated|mac_mult1                               ; DATAA            ;                       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|tm29[6]                             ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|multfix:m41873|lpm_mult:Mult0|mult_b1t:auto_generated|mac_mult1                               ; DATAB            ;                       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|tm29[6]                             ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|tm29[6]~_Duplicate_1                                                                          ; REGOUT           ;                       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|tm29[6]~_Duplicate_1                ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|multfix:m41902|lpm_mult:Mult0|mult_b1t:auto_generated|mac_mult1                               ; DATAA            ;                       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|tm29[7]                             ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|multfix:m41873|lpm_mult:Mult0|mult_b1t:auto_generated|mac_mult1                               ; DATAB            ;                       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|tm29[7]                             ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|tm29[7]~_Duplicate_1                                                                          ; REGOUT           ;                       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|tm29[7]~_Duplicate_1                ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|multfix:m41902|lpm_mult:Mult0|mult_b1t:auto_generated|mac_mult1                               ; DATAA            ;                       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|tm29[8]                             ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|multfix:m41873|lpm_mult:Mult0|mult_b1t:auto_generated|mac_mult1                               ; DATAB            ;                       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|tm29[8]                             ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|tm29[8]~_Duplicate_1                                                                          ; REGOUT           ;                       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|tm29[8]~_Duplicate_1                ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|multfix:m41902|lpm_mult:Mult0|mult_b1t:auto_generated|mac_mult1                               ; DATAA            ;                       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|tm29[9]                             ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|multfix:m41873|lpm_mult:Mult0|mult_b1t:auto_generated|mac_mult1                               ; DATAB            ;                       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|tm29[9]                             ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|tm29[9]~_Duplicate_1                                                                          ; REGOUT           ;                       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|tm29[9]~_Duplicate_1                ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|multfix:m41902|lpm_mult:Mult0|mult_b1t:auto_generated|mac_mult1                               ; DATAA            ;                       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|tm29[10]                            ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|multfix:m41873|lpm_mult:Mult0|mult_b1t:auto_generated|mac_mult1                               ; DATAB            ;                       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|tm29[10]                            ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|tm29[10]~_Duplicate_1                                                                         ; REGOUT           ;                       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|tm29[10]~_Duplicate_1               ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|multfix:m41902|lpm_mult:Mult0|mult_b1t:auto_generated|mac_mult1                               ; DATAA            ;                       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|tm29[11]                            ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|multfix:m41873|lpm_mult:Mult0|mult_b1t:auto_generated|mac_mult1                               ; DATAB            ;                       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|tm29[11]                            ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|tm29[11]~_Duplicate_1                                                                         ; REGOUT           ;                       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|tm29[11]~_Duplicate_1               ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|multfix:m41902|lpm_mult:Mult0|mult_b1t:auto_generated|mac_mult1                               ; DATAA            ;                       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+------------------+---------------------+-----------+----------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+


+----------------------------------------------+
; Incremental Compilation Preservation Summary ;
+---------------------+------------------------+
; Type                ; Value                  ;
+---------------------+------------------------+
; Placement (by node) ;                        ;
;     -- Requested    ; 0 / 1739 ( 0.00 % )    ;
;     -- Achieved     ; 0 / 1739 ( 0.00 % )    ;
;                     ;                        ;
; Routing (by net)    ;                        ;
;     -- Requested    ; 0 / 0 ( 0.00 % )       ;
;     -- Achieved     ; 0 / 0 ( 0.00 % )       ;
+---------------------+------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                             ;
+--------------------------------+---------+-------------------+-------------------------+-------------------+
; Partition Name                 ; # Nodes ; # Preserved Nodes ; Preservation Level Used ; Netlist Type Used ;
+--------------------------------+---------+-------------------+-------------------------+-------------------+
; Top                            ; 1736    ; 0                 ; N/A                     ; Source File       ;
; hard_block:auto_generated_inst ; 3       ; 0                 ; N/A                     ; Source File       ;
+--------------------------------+---------+-------------------+-------------------------+-------------------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in C:/Users/Micah/Desktop/FFT_Mag/output_files/FFT_Mag.pin.


+----------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                              ;
+---------------------------------------------+------------------------------+
; Resource                                    ; Usage                        ;
+---------------------------------------------+------------------------------+
; Total logic elements                        ; 993 / 68,416 ( 1 % )         ;
;     -- Combinational with no register       ; 437                          ;
;     -- Register only                        ; 114                          ;
;     -- Combinational with a register        ; 442                          ;
;                                             ;                              ;
; Logic element usage by number of LUT inputs ;                              ;
;     -- 4 input functions                    ; 98                           ;
;     -- 3 input functions                    ; 422                          ;
;     -- <=2 input functions                  ; 359                          ;
;     -- Register only                        ; 114                          ;
;                                             ;                              ;
; Logic elements by mode                      ;                              ;
;     -- normal mode                          ; 595                          ;
;     -- arithmetic mode                      ; 284                          ;
;                                             ;                              ;
; Total registers*                            ; 556 / 69,634 ( < 1 % )       ;
;     -- Dedicated logic registers            ; 556 / 68,416 ( < 1 % )       ;
;     -- I/O registers                        ; 0 / 1,218 ( 0 % )            ;
;                                             ;                              ;
; Total LABs:  partially or completely used   ; 135 / 4,276 ( 3 % )          ;
; Virtual pins                                ; 0                            ;
; I/O pins                                    ; 124 / 422 ( 29 % )           ;
;     -- Clock pins                           ; 1 / 8 ( 13 % )               ;
;                                             ;                              ;
; Global signals                              ; 1                            ;
; M4Ks                                        ; 56 / 250 ( 22 % )            ;
; Total block memory bits                     ; 221,544 / 1,152,000 ( 19 % ) ;
; Total block memory implementation bits      ; 258,048 / 1,152,000 ( 22 % ) ;
; Embedded Multiplier 9-bit elements          ; 8 / 300 ( 3 % )              ;
; PLLs                                        ; 0 / 4 ( 0 % )                ;
; Global clocks                               ; 1 / 16 ( 6 % )               ;
; JTAGs                                       ; 0 / 1 ( 0 % )                ;
; ASMI blocks                                 ; 0 / 1 ( 0 % )                ;
; CRC blocks                                  ; 0 / 1 ( 0 % )                ;
; Average interconnect usage (total/H/V)      ; 1% / 1% / 1%                 ;
; Peak interconnect usage (total/H/V)         ; 7% / 7% / 7%                 ;
; Maximum fan-out                             ; 620                          ;
; Highest non-global fan-out                  ; 346                          ;
; Total fan-out                               ; 5372                         ;
; Average fan-out                             ; 3.15                         ;
+---------------------------------------------+------------------------------+
*  Register count does not include registers inside RAM blocks or DSP blocks.



+------------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                          ;
+---------------------------------------------+-----------------------+--------------------------------+
; Statistic                                   ; Top                   ; hard_block:auto_generated_inst ;
+---------------------------------------------+-----------------------+--------------------------------+
; Difficulty Clustering Region                ; Low                   ; Low                            ;
;                                             ;                       ;                                ;
; Total logic elements                        ; 993 / 68416 ( 1 % )   ; 0 / 68416 ( 0 % )              ;
;     -- Combinational with no register       ; 437                   ; 0                              ;
;     -- Register only                        ; 114                   ; 0                              ;
;     -- Combinational with a register        ; 442                   ; 0                              ;
;                                             ;                       ;                                ;
; Logic element usage by number of LUT inputs ;                       ;                                ;
;     -- 4 input functions                    ; 98                    ; 0                              ;
;     -- 3 input functions                    ; 422                   ; 0                              ;
;     -- <=2 input functions                  ; 359                   ; 0                              ;
;     -- Register only                        ; 114                   ; 0                              ;
;                                             ;                       ;                                ;
; Logic elements by mode                      ;                       ;                                ;
;     -- normal mode                          ; 595                   ; 0                              ;
;     -- arithmetic mode                      ; 284                   ; 0                              ;
;                                             ;                       ;                                ;
; Total registers                             ; 556                   ; 0                              ;
;     -- Dedicated logic registers            ; 556 / 68416 ( < 1 % ) ; 0 / 68416 ( 0 % )              ;
;                                             ;                       ;                                ;
; Total LABs:  partially or completely used   ; 135 / 4276 ( 3 % )    ; 0 / 4276 ( 0 % )               ;
;                                             ;                       ;                                ;
; Virtual pins                                ; 0                     ; 0                              ;
; I/O pins                                    ; 124                   ; 0                              ;
; Embedded Multiplier 9-bit elements          ; 8 / 300 ( 3 % )       ; 0 / 300 ( 0 % )                ;
; Total memory bits                           ; 221544                ; 0                              ;
; Total RAM block bits                        ; 258048                ; 0                              ;
; M4K                                         ; 56 / 250 ( 22 % )     ; 0 / 250 ( 0 % )                ;
; Clock control block                         ; 1 / 20 ( 5 % )        ; 0 / 20 ( 0 % )                 ;
;                                             ;                       ;                                ;
; Connections                                 ;                       ;                                ;
;     -- Input Connections                    ; 0                     ; 0                              ;
;     -- Registered Input Connections         ; 0                     ; 0                              ;
;     -- Output Connections                   ; 0                     ; 0                              ;
;     -- Registered Output Connections        ; 0                     ; 0                              ;
;                                             ;                       ;                                ;
; Internal Connections                        ;                       ;                                ;
;     -- Total Connections                    ; 5519                  ; 0                              ;
;     -- Registered Connections               ; 2599                  ; 0                              ;
;                                             ;                       ;                                ;
; External Connections                        ;                       ;                                ;
;     -- Top                                  ; 0                     ; 0                              ;
;     -- hard_block:auto_generated_inst       ; 0                     ; 0                              ;
;                                             ;                       ;                                ;
; Partition Interface                         ;                       ;                                ;
;     -- Input Ports                          ; 51                    ; 0                              ;
;     -- Output Ports                         ; 73                    ; 0                              ;
;     -- Bidir Ports                          ; 0                     ; 0                              ;
;                                             ;                       ;                                ;
; Registered Ports                            ;                       ;                                ;
;     -- Registered Input Ports               ; 0                     ; 0                              ;
;     -- Registered Output Ports              ; 0                     ; 0                              ;
;                                             ;                       ;                                ;
; Port Connectivity                           ;                       ;                                ;
;     -- Input Ports driven by GND            ; 0                     ; 0                              ;
;     -- Output Ports driven by GND           ; 0                     ; 0                              ;
;     -- Input Ports driven by VCC            ; 0                     ; 0                              ;
;     -- Output Ports driven by VCC           ; 0                     ; 0                              ;
;     -- Input Ports with no Source           ; 0                     ; 0                              ;
;     -- Output Ports with no Source          ; 0                     ; 0                              ;
;     -- Input Ports with no Fanout           ; 0                     ; 0                              ;
;     -- Output Ports with no Fanout          ; 0                     ; 0                              ;
+---------------------------------------------+-----------------------+--------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                   ;
+--------+-------+----------+--------------+--------------+-------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+-------------+----------------------+
; Name   ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Cell number ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination ; Location assigned by ;
+--------+-------+----------+--------------+--------------+-------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+-------------+----------------------+
; X0[0]  ; M19   ; 5        ; 95           ; 30           ; 0           ; 2                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; X0[10] ; L21   ; 5        ; 95           ; 35           ; 2           ; 2                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; X0[11] ; G24   ; 5        ; 95           ; 40           ; 3           ; 2                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; X0[1]  ; C24   ; 5        ; 95           ; 45           ; 3           ; 2                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; X0[2]  ; G26   ; 5        ; 95           ; 39           ; 2           ; 2                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; X0[3]  ; H24   ; 5        ; 95           ; 38           ; 1           ; 2                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; X0[4]  ; E23   ; 5        ; 95           ; 47           ; 2           ; 2                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; X0[5]  ; K22   ; 5        ; 95           ; 39           ; 0           ; 2                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; X0[6]  ; J20   ; 5        ; 95           ; 41           ; 1           ; 2                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; X0[7]  ; F26   ; 5        ; 95           ; 40           ; 0           ; 2                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; X0[8]  ; B24   ; 5        ; 95           ; 46           ; 1           ; 2                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; X0[9]  ; E25   ; 5        ; 95           ; 43           ; 2           ; 2                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; X1[0]  ; F17   ; 4        ; 71           ; 51           ; 0           ; 2                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; X1[10] ; J22   ; 5        ; 95           ; 42           ; 1           ; 2                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; X1[11] ; G23   ; 5        ; 95           ; 40           ; 2           ; 2                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; X1[1]  ; F18   ; 4        ; 74           ; 51           ; 0           ; 2                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; X1[2]  ; K21   ; 5        ; 95           ; 36           ; 3           ; 2                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; X1[3]  ; J24   ; 5        ; 95           ; 37           ; 1           ; 2                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; X1[4]  ; L25   ; 5        ; 95           ; 33           ; 1           ; 2                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; X1[5]  ; M20   ; 5        ; 95           ; 30           ; 1           ; 2                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; X1[6]  ; K19   ; 5        ; 95           ; 36           ; 2           ; 2                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; X1[7]  ; K26   ; 5        ; 95           ; 31           ; 1           ; 2                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; X1[8]  ; M23   ; 5        ; 95           ; 31           ; 3           ; 2                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; X1[9]  ; A18   ; 4        ; 67           ; 51           ; 0           ; 2                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; X2[0]  ; K24   ; 5        ; 95           ; 35           ; 1           ; 2                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; X2[10] ; K25   ; 5        ; 95           ; 31           ; 0           ; 2                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; X2[11] ; D25   ; 5        ; 95           ; 44           ; 3           ; 2                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; X2[1]  ; A21   ; 4        ; 89           ; 51           ; 1           ; 2                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; X2[2]  ; M22   ; 5        ; 95           ; 31           ; 2           ; 2                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; X2[3]  ; H23   ; 5        ; 95           ; 38           ; 0           ; 2                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; X2[4]  ; L23   ; 5        ; 95           ; 34           ; 2           ; 2                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; X2[5]  ; B25   ; 5        ; 95           ; 46           ; 2           ; 2                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; X2[6]  ; F25   ; 5        ; 95           ; 41           ; 3           ; 2                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; X2[7]  ; D26   ; 5        ; 95           ; 44           ; 2           ; 2                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; X2[8]  ; E26   ; 5        ; 95           ; 43           ; 1           ; 2                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; X2[9]  ; C25   ; 5        ; 95           ; 45           ; 2           ; 2                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; X3[0]  ; G17   ; 4        ; 71           ; 51           ; 1           ; 2                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; X3[10] ; F24   ; 5        ; 95           ; 42           ; 2           ; 2                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; X3[11] ; L19   ; 5        ; 95           ; 33           ; 2           ; 2                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; X3[1]  ; G18   ; 4        ; 76           ; 51           ; 1           ; 2                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; X3[2]  ; H26   ; 5        ; 95           ; 36           ; 1           ; 2                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; X3[3]  ; J23   ; 5        ; 95           ; 37           ; 0           ; 2                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; X3[4]  ; L24   ; 5        ; 95           ; 33           ; 0           ; 2                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; X3[5]  ; J25   ; 5        ; 95           ; 34           ; 0           ; 2                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; X3[6]  ; H25   ; 5        ; 95           ; 36           ; 0           ; 2                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; X3[7]  ; L20   ; 5        ; 95           ; 35           ; 3           ; 2                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; X3[8]  ; K23   ; 5        ; 95           ; 35           ; 0           ; 2                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; X3[9]  ; G25   ; 5        ; 95           ; 39           ; 1           ; 2                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; clk    ; P2    ; 1        ; 0            ; 25           ; 2           ; 1                     ; 0                  ; yes    ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; next   ; B17   ; 4        ; 62           ; 51           ; 0           ; 16                    ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; reset  ; P1    ; 1        ; 0            ; 25           ; 3           ; 346                   ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
+--------+-------+----------+--------------+--------------+-------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+-------------+----------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                            ;
+----------+-------+----------+--------------+--------------+-------------+-----------------+------------------------+---------------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+----------------------+------+----------------------+---------------------+
; Name     ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Cell number ; Output Register ; Output Enable Register ; Power Up High ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination ; Location assigned by ; Load ; Output Enable Source ; Output Enable Group ;
+----------+-------+----------+--------------+--------------+-------------+-----------------+------------------------+---------------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+----------------------+------+----------------------+---------------------+
; Y0[0]    ; B12   ; 3        ; 44           ; 51           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; Y0[10]   ; C15   ; 4        ; 53           ; 51           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; Y0[11]   ; C16   ; 4        ; 56           ; 51           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; Y0[1]    ; B16   ; 4        ; 56           ; 51           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; Y0[2]    ; F16   ; 4        ; 67           ; 51           ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; Y0[3]    ; E18   ; 4        ; 78           ; 51           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; Y0[4]    ; J26   ; 5        ; 95           ; 34           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; Y0[5]    ; J21   ; 5        ; 95           ; 41           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; Y0[6]    ; K7    ; 2        ; 0            ; 41           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; Y0[7]    ; B15   ; 4        ; 53           ; 51           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; Y0[8]    ; C10   ; 3        ; 31           ; 51           ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; Y0[9]    ; A19   ; 4        ; 78           ; 51           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; Y1[0]    ; D17   ; 4        ; 71           ; 51           ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; Y1[10]   ; D15   ; 4        ; 60           ; 51           ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; Y1[11]   ; D16   ; 4        ; 60           ; 51           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; Y1[1]    ; A17   ; 4        ; 62           ; 51           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; Y1[2]    ; F23   ; 5        ; 95           ; 42           ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; Y1[3]    ; E15   ; 4        ; 60           ; 51           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; Y1[4]    ; G11   ; 3        ; 33           ; 51           ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; Y1[5]    ; C17   ; 4        ; 71           ; 51           ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; Y1[6]    ; G14   ; 4        ; 51           ; 51           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; Y1[7]    ; B10   ; 3        ; 33           ; 51           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; Y1[8]    ; D12   ; 3        ; 35           ; 51           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; Y1[9]    ; G16   ; 4        ; 67           ; 51           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; Y2[0]    ; B11   ; 3        ; 42           ; 51           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; Y2[10]   ; A8    ; 3        ; 24           ; 51           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; Y2[11]   ; F13   ; 4        ; 51           ; 51           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; Y2[1]    ; A10   ; 3        ; 33           ; 51           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; Y2[2]    ; D18   ; 4        ; 78           ; 51           ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; Y2[3]    ; F14   ; 4        ; 51           ; 51           ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; Y2[4]    ; A9    ; 3        ; 29           ; 51           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; Y2[5]    ; G13   ; 4        ; 53           ; 51           ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; Y2[6]    ; B9    ; 3        ; 29           ; 51           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; Y2[7]    ; A14   ; 4        ; 49           ; 51           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; Y2[8]    ; C7    ; 3        ; 15           ; 51           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; Y2[9]    ; D14   ; 4        ; 49           ; 51           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; Y3[0]    ; D11   ; 3        ; 38           ; 51           ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; Y3[10]   ; E12   ; 3        ; 35           ; 51           ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; Y3[11]   ; B14   ; 4        ; 49           ; 51           ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; Y3[1]    ; F12   ; 3        ; 40           ; 51           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; Y3[2]    ; G3    ; 2        ; 0            ; 42           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; Y3[3]    ; E10   ; 3        ; 29           ; 51           ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; Y3[4]    ; G12   ; 3        ; 40           ; 51           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; Y3[5]    ; C12   ; 3        ; 44           ; 51           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; Y3[6]    ; C11   ; 3        ; 42           ; 51           ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; Y3[7]    ; B8    ; 3        ; 24           ; 51           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; Y3[8]    ; F11   ; 3        ; 26           ; 51           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; Y3[9]    ; D10   ; 3        ; 31           ; 51           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; mag1[0]  ; C19   ; 4        ; 80           ; 51           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; mag1[10] ; F15   ; 4        ; 65           ; 51           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; mag1[11] ; D19   ; 4        ; 80           ; 51           ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; mag1[1]  ; B21   ; 4        ; 89           ; 51           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; mag1[2]  ; E24   ; 5        ; 95           ; 47           ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; mag1[3]  ; D20   ; 4        ; 85           ; 51           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; mag1[4]  ; B19   ; 4        ; 80           ; 51           ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; mag1[5]  ; E20   ; 4        ; 85           ; 51           ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; mag1[6]  ; G15   ; 4        ; 65           ; 51           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; mag1[7]  ; B18   ; 4        ; 69           ; 51           ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; mag1[8]  ; B20   ; 4        ; 82           ; 51           ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; mag1[9]  ; A20   ; 4        ; 80           ; 51           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; mag2[0]  ; D6    ; 3        ; 15           ; 51           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; mag2[10] ; C8    ; 3        ; 18           ; 51           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; mag2[11] ; D8    ; 3        ; 18           ; 51           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; mag2[1]  ; D7    ; 3        ; 15           ; 51           ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; mag2[2]  ; AF13  ; 8        ; 47           ; 0            ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; mag2[3]  ; C9    ; 3        ; 22           ; 51           ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; mag2[4]  ; D9    ; 3        ; 20           ; 51           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; mag2[5]  ; F10   ; 3        ; 20           ; 51           ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; mag2[6]  ; F9    ; 3        ; 15           ; 51           ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; mag2[7]  ; B7    ; 3        ; 18           ; 51           ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; mag2[8]  ; A7    ; 3        ; 18           ; 51           ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; mag2[9]  ; G10   ; 3        ; 20           ; 51           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; next_out ; H4    ; 2        ; 0            ; 39           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
+----------+-------+----------+--------------+--------------+-------------+-----------------+------------------------+---------------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+----------------------+------+----------------------+---------------------+


+------------------------------------------------------------+
; I/O Bank Usage                                             ;
+----------+------------------+---------------+--------------+
; I/O Bank ; Usage            ; VCCIO Voltage ; VREF Voltage ;
+----------+------------------+---------------+--------------+
; 1        ; 2 / 59 ( 3 % )   ; 3.3V          ; --           ;
; 2        ; 5 / 55 ( 9 % )   ; 3.3V          ; --           ;
; 3        ; 32 / 46 ( 70 % ) ; 3.3V          ; --           ;
; 4        ; 40 / 50 ( 80 % ) ; 3.3V          ; --           ;
; 5        ; 46 / 62 ( 74 % ) ; 3.3V          ; --           ;
; 6        ; 1 / 54 ( 2 % )   ; 3.3V          ; --           ;
; 7        ; 0 / 50 ( 0 % )   ; 3.3V          ; --           ;
; 8        ; 1 / 46 ( 2 % )   ; 3.3V          ; --           ;
+----------+------------------+---------------+--------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                       ;
+----------+------------+----------+------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                           ; Dir.   ; I/O Standard ; Voltage ; I/O Type   ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; A2       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; A3       ;            ; 3        ; VCCIO3                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; A4       ; 631        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A5       ; 629        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A6       ; 626        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A7       ; 605        ; 3        ; mag2[8]                                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; A8       ; 593        ; 3        ; Y2[10]                                   ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; A9       ; 585        ; 3        ; Y2[4]                                    ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; A10      ; 579        ; 3        ; Y2[1]                                    ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; A11      ;            ; 3        ; VCCIO3                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; A12      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; A13      ; 561        ; 4        ; GND+                                     ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; A14      ; 558        ; 4        ; Y2[7]                                    ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; A15      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; A16      ;            ; 4        ; VCCIO4                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; A17      ; 540        ; 4        ; Y1[1]                                    ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; A18      ; 532        ; 4        ; X1[9]                                    ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; A19      ; 514        ; 4        ; Y0[9]                                    ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; A20      ; 510        ; 4        ; mag1[9]                                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; A21      ; 497        ; 4        ; X2[1]                                    ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; A22      ; 494        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A23      ; 493        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A24      ;            ; 4        ; VCCIO4                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; A25      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AA1      ; 137        ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AA2      ; 136        ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AA3      ; 153        ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AA4      ; 152        ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AA5      ; 160        ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; AA6      ; 171        ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AA7      ; 170        ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AA8      ;            ;          ; VCCA_PLL1                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; AA9      ; 200        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AA10     ; 201        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AA11     ; 203        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AA12     ; 234        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AA13     ; 249        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AA14     ; 251        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; AA15     ; 254        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AA16     ; 271        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AA17     ; 283        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; AA18     ; 286        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AA19     ;            ;          ; VCCA_PLL4                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; AA20     ; 302        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AA21     ;            ;          ; GND_PLL4                                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AA22     ;            ; 6        ; VCCIO6                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AA23     ; 333        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AA24     ; 332        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AA25     ; 343        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AA26     ; 344        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AB1      ; 151        ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AB2      ; 150        ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AB3      ; 166        ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AB4      ; 167        ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AB5      ;            ; 1        ; VCCIO1                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AB6      ;            ; 8        ; VCCIO8                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AB7      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AB8      ; 195        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AB9      ;            ; 8        ; VCCIO8                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AB10     ; 202        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AB11     ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AB12     ; 224        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AB13     ;            ; 8        ; VCCIO8                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AB14     ;            ; 7        ; VCCIO7                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AB15     ; 256        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AB16     ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AB17     ;            ; 7        ; VCCIO7                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AB18     ; 279        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AB19     ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AB20     ; 293        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AB21     ; 315        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AB22     ;            ; 7        ; VCCIO7                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AB23     ; 335        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AB24     ; 334        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AB25     ; 340        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AB26     ; 339        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AC1      ; 155        ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AC2      ; 154        ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AC3      ; 169        ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AC4      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AC5      ; 174        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AC6      ; 175        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AC7      ; 192        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; AC8      ; 196        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AC9      ; 215        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AC10     ; 217        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; AC11     ; 222        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AC12     ; 230        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; AC13     ; 242        ; 8        ; GND+                                     ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; AC14     ; 248        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AC15     ; 257        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AC16     ; 264        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; AC17     ; 269        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AC18     ; 280        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AC19     ; 290        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AC20     ; 294        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AC21     ; 310        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AC22     ; 314        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AC23     ; 318        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AC24     ; 323        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AC25     ; 336        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AC26     ; 337        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AD1      ;            ; 1        ; VCCIO1                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AD2      ; 162        ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AD3      ; 163        ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AD4      ; 176        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AD5      ; 177        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AD6      ; 180        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AD7      ; 181        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; AD8      ; 197        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AD9      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AD10     ; 221        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AD11     ; 227        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AD12     ; 236        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AD13     ; 243        ; 8        ; GND+                                     ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; AD14     ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AD15     ; 247        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AD16     ; 263        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AD17     ; 270        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AD18     ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AD19     ; 289        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AD20     ;            ; 7        ; VCCIO7                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AD21     ; 311        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AD22     ; 313        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AD23     ; 312        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AD24     ; 322        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AD25     ; 321        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AD26     ;            ; 6        ; VCCIO6                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AE1      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AE2      ; 164        ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AE3      ; 165        ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AE4      ; 172        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AE5      ; 178        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AE6      ; 198        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AE7      ; 205        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AE8      ; 211        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AE9      ; 219        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AE10     ; 225        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AE11     ; 228        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AE12     ; 237        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AE13     ; 240        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AE14     ; 245        ; 7        ; GND+                                     ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; AE15     ; 246        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AE16     ; 262        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AE17     ; 266        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AE18     ; 274        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AE19     ; 278        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AE20     ; 292        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AE21     ; 296        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AE22     ; 309        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AE23     ; 317        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AE24     ; 320        ; 6        ; ~LVDS195p/nCEO~                          ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; AE25     ; 319        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AE26     ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AF2      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AF3      ;            ; 8        ; VCCIO8                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AF4      ; 173        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AF5      ; 179        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AF6      ; 199        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AF7      ; 206        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AF8      ; 212        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AF9      ; 220        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AF10     ; 226        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AF11     ;            ; 8        ; VCCIO8                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AF12     ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AF13     ; 241        ; 8        ; mag2[2]                                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; AF14     ; 244        ; 7        ; GND+                                     ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; AF15     ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AF16     ;            ; 7        ; VCCIO7                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AF17     ; 265        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AF18     ; 273        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AF19     ; 277        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AF20     ; 291        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AF21     ; 295        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AF22     ; 308        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AF23     ; 316        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AF24     ;            ; 7        ; VCCIO7                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AF25     ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B1       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B2       ; 2          ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; B3       ; 3          ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; B4       ; 630        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B5       ; 628        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B6       ; 627        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B7       ; 606        ; 3        ; mag2[7]                                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; B8       ; 594        ; 3        ; Y3[7]                                    ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; B9       ; 586        ; 3        ; Y2[6]                                    ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; B10      ; 580        ; 3        ; Y1[7]                                    ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; B11      ; 568        ; 3        ; Y2[0]                                    ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; B12      ; 564        ; 3        ; Y0[0]                                    ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; B13      ; 560        ; 4        ; GND+                                     ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; B14      ; 559        ; 4        ; Y3[11]                                   ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; B15      ; 551        ; 4        ; Y0[7]                                    ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; B16      ; 549        ; 4        ; Y0[1]                                    ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; B17      ; 539        ; 4        ; next                                     ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; B18      ; 531        ; 4        ; mag1[7]                                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; B19      ; 513        ; 4        ; mag1[4]                                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; B20      ; 509        ; 4        ; mag1[8]                                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; B21      ; 496        ; 4        ; mag1[1]                                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; B22      ; 495        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B23      ; 492        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B24      ; 475        ; 5        ; X0[8]                                    ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; B25      ; 474        ; 5        ; X2[5]                                    ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; B26      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C1       ;            ; 2        ; VCCIO2                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; C2       ; 6          ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; C3       ; 7          ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; C4       ; 625        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; C5       ; 633        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; C6       ; 632        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; C7       ; 608        ; 3        ; Y2[8]                                    ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; C8       ; 603        ; 3        ; mag2[10]                                 ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; C9       ; 599        ; 3        ; mag2[3]                                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; C10      ; 584        ; 3        ; Y0[8]                                    ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; C11      ; 569        ; 3        ; Y3[6]                                    ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; C12      ; 565        ; 3        ; Y3[5]                                    ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; C13      ; 562        ; 3        ; GND+                                     ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; C14      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C15      ; 552        ; 4        ; Y0[10]                                   ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; C16      ; 548        ; 4        ; Y0[11]                                   ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; C17      ; 528        ; 4        ; Y1[5]                                    ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; C18      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C19      ; 511        ; 4        ; mag1[0]                                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; C20      ;            ; 4        ; VCCIO4                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; C21      ; 490        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; C22      ; 489        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; C23      ; 488        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; C24      ; 470        ; 5        ; X0[1]                                    ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; C25      ; 471        ; 5        ; X2[9]                                    ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; C26      ;            ; 5        ; VCCIO5                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; D1       ; 17         ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; D2       ; 16         ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; D3       ; 1          ; 2        ; ~nCSO~ / RESERVED_INPUT_WITH_WEAK_PULLUP ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; On           ;
; D4       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D5       ; 624        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; D6       ; 607        ; 3        ; mag2[0]                                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; D7       ; 609        ; 3        ; mag2[1]                                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; D8       ; 604        ; 3        ; mag2[11]                                 ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; D9       ; 600        ; 3        ; mag2[4]                                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; D10      ; 583        ; 3        ; Y3[9]                                    ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; D11      ; 575        ; 3        ; Y3[0]                                    ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; D12      ; 577        ; 3        ; Y1[8]                                    ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; D13      ; 563        ; 3        ; GND+                                     ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; D14      ; 557        ; 4        ; Y2[9]                                    ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; D15      ; 543        ; 4        ; Y1[10]                                   ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; D16      ; 541        ; 4        ; Y1[11]                                   ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; D17      ; 527        ; 4        ; Y1[0]                                    ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; D18      ; 516        ; 4        ; Y2[2]                                    ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; D19      ; 512        ; 4        ; mag1[11]                                 ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; D20      ; 503        ; 4        ; mag1[3]                                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; D21      ; 491        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; D22      ;            ; 4        ; VCCIO4                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; D23      ; 484        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; D24      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D25      ; 466        ; 5        ; X2[11]                                   ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; D26      ; 467        ; 5        ; X2[7]                                    ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; E1       ; 26         ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; E2       ; 25         ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; E3       ; 0          ; 2        ; ~ASDO~ / RESERVED_INPUT_WITH_WEAK_PULLUP ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; On           ;
; E4       ;            ;          ; GND_PLL3                                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E5       ; 4          ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; E6       ;            ; 3        ; VCCIO3                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; E7       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E8       ; 613        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; E9       ;            ; 3        ; VCCIO3                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; E10      ; 588        ; 3        ; Y3[3]                                    ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; E11      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E12      ; 578        ; 3        ; Y3[10]                                   ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; E13      ;            ; 3        ; VCCIO3                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; E14      ;            ; 4        ; VCCIO4                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; E15      ; 542        ; 4        ; Y1[3]                                    ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; E16      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E17      ;            ; 4        ; VCCIO4                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; E18      ; 515        ; 4        ; Y0[3]                                    ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; E19      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E20      ; 504        ; 4        ; mag1[5]                                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; E21      ;            ;          ; GND_PLL2                                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E22      ; 485        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; E23      ; 478        ; 5        ; X0[4]                                    ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; E24      ; 477        ; 5        ; mag1[2]                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; E25      ; 463        ; 5        ; X0[9]                                    ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; E26      ; 464        ; 5        ; X2[8]                                    ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; F1       ; 36         ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; F2       ; 35         ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; F3       ; 14         ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; F4       ; 15         ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; F5       ;            ; 2        ; VCCIO2                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; F6       ; 5          ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; F7       ; 18         ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; F8       ;            ;          ; GNDA_PLL3                                ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F9       ; 610        ; 3        ; mag2[6]                                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; F10      ; 602        ; 3        ; mag2[5]                                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; F11      ; 590        ; 3        ; Y3[8]                                    ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; F12      ; 571        ; 3        ; Y3[1]                                    ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; F13      ; 554        ; 4        ; Y2[11]                                   ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; F14      ; 556        ; 4        ; Y2[3]                                    ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; F15      ; 535        ; 4        ; mag1[10]                                 ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; F16      ; 534        ; 4        ; Y0[2]                                    ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; F17      ; 525        ; 4        ; X1[0]                                    ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; F18      ; 522        ; 4        ; X1[1]                                    ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; F19      ;            ;          ; GNDA_PLL2                                ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F20      ; 487        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; F21      ; 486        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; F22      ;            ; 5        ; VCCIO5                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; F23      ; 458        ; 5        ; Y1[2]                                    ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; F24      ; 459        ; 5        ; X3[10]                                   ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; F25      ; 454        ; 5        ; X2[6]                                    ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; F26      ; 453        ; 5        ; X0[7]                                    ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; G1       ; 37         ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; G2       ; 38         ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; G3       ; 30         ; 2        ; Y3[2]                                    ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; G4       ; 29         ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; G5       ; 8          ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; G6       ; 9          ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; G7       ;            ;          ; GND_PLL3                                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G8       ;            ;          ; VCCA_PLL3                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G9       ; 611        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; G10      ; 601        ; 3        ; mag2[9]                                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; G11      ; 581        ; 3        ; Y1[4]                                    ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; G12      ; 570        ; 3        ; Y3[4]                                    ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; G13      ; 553        ; 4        ; Y2[5]                                    ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; G14      ; 555        ; 4        ; Y1[6]                                    ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; G15      ; 536        ; 4        ; mag1[6]                                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; G16      ; 533        ; 4        ; Y1[9]                                    ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; G17      ; 526        ; 4        ; X3[0]                                    ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; G18      ; 519        ; 4        ; X3[1]                                    ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; G19      ;            ;          ; VCCA_PLL2                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G20      ;            ;          ; GND_PLL2                                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G21      ; 483        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; G22      ; 482        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; G23      ; 451        ; 5        ; X1[11]                                   ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; G24      ; 450        ; 5        ; X0[11]                                   ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; G25      ; 448        ; 5        ; X3[9]                                    ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; G26      ; 447        ; 5        ; X0[2]                                    ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; H1       ; 44         ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; H2       ; 43         ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; H3       ; 39         ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; H4       ; 40         ; 2        ; next_out                                 ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; H5       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H6       ; 23         ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; H7       ;            ;          ; VCCD_PLL3                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; H8       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H9       ;            ; 3        ; VCCIO3                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; H10      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; H11      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; H12      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H13      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H14      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H15      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; H16      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; H17      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; H18      ;            ; 4        ; VCCIO4                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; H19      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; H20      ;            ;          ; VCCD_PLL2                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; H21      ; 481        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; H22      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H23      ; 446        ; 5        ; X2[3]                                    ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; H24      ; 445        ; 5        ; X0[3]                                    ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; H25      ; 440        ; 5        ; X3[6]                                    ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; H26      ; 439        ; 5        ; X3[2]                                    ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; J1       ; 46         ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; J2       ; 45         ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; J3       ; 41         ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; J4       ; 42         ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; J5       ; 24         ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; J6       ; 32         ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; J7       ; 21         ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; J8       ; 20         ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; J9       ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J10      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J11      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J12      ;            ; 3        ; VCCIO3                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; J13      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J14      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J15      ;            ; 4        ; VCCIO4                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; J16      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J17      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J18      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J19      ;            ; 5        ; VCCIO5                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; J20      ; 456        ; 5        ; X0[6]                                    ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; J21      ; 457        ; 5        ; Y0[5]                                    ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; J22      ; 460        ; 5        ; X1[10]                                   ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; J23      ; 444        ; 5        ; X3[3]                                    ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; J24      ; 443        ; 5        ; X1[3]                                    ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; J25      ; 432        ; 5        ; X3[5]                                    ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; J26      ; 431        ; 5        ; Y0[4]                                    ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; K1       ; 51         ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; K2       ; 52         ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; K3       ; 48         ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; K4       ; 47         ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; K5       ; 28         ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; K6       ; 27         ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; K7       ; 34         ; 2        ; Y0[6]                                    ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; K8       ; 33         ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; K9       ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K10      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K11      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K12      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K13      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K14      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K15      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K16      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K17      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K18      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K19      ; 438        ; 5        ; X1[6]                                    ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; K20      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K21      ; 437        ; 5        ; X1[2]                                    ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; K22      ; 449        ; 5        ; X0[5]                                    ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; K23      ; 436        ; 5        ; X3[8]                                    ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; K24      ; 435        ; 5        ; X2[0]                                    ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; K25      ; 422        ; 5        ; X2[10]                                   ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; K26      ; 421        ; 5        ; X1[7]                                    ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; L1       ;            ; 2        ; VCCIO2                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; L2       ; 66         ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; L3       ; 67         ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; L4       ; 53         ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; L5       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L6       ; 63         ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; L7       ; 62         ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; L8       ; 79         ; 2        ; #TMS                                     ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; L9       ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L10      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L11      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L12      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L13      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L14      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L15      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L16      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L17      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L18      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L19      ; 427        ; 5        ; X3[11]                                   ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; L20      ; 433        ; 5        ; X3[7]                                    ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; L21      ; 434        ; 5        ; X0[10]                                   ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; L22      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L23      ; 430        ; 5        ; X2[4]                                    ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; L24      ; 429        ; 5        ; X3[4]                                    ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; L25      ; 428        ; 5        ; X1[4]                                    ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; L26      ;            ; 5        ; VCCIO5                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; M1       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M2       ; 76         ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; M3       ; 75         ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; M4       ; 71         ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; M5       ; 72         ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; M6       ; 78         ; 2        ; #TCK                                     ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; M7       ; 80         ; 2        ; #TDO                                     ; output ;              ;         ; --         ;                 ; --       ; --           ;
; M8       ; 77         ; 2        ; #TDI                                     ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; M9       ;            ; 2        ; VCCIO2                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; M10      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M11      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M12      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M13      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M14      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M15      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M16      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M17      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M18      ;            ; 5        ; VCCIO5                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; M19      ; 418        ; 5        ; X0[0]                                    ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; M20      ; 417        ; 5        ; X1[5]                                    ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; M21      ; 412        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; M22      ; 420        ; 5        ; X2[2]                                    ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; M23      ; 419        ; 5        ; X1[8]                                    ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; M24      ; 409        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; M25      ; 408        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; M26      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N1       ; 85         ; 2        ; GND+                                     ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; N2       ; 84         ; 2        ; GND+                                     ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; N3       ; 82         ; 2        ; ^DATA0                                   ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; N4       ; 83         ; 2        ; ^nCE                                     ;        ;              ;         ; --         ;                 ; --       ; --           ;
; N5       ;            ; 2        ; VCCIO2                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; N6       ; 81         ; 2        ; ^DCLK                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; N7       ; 86         ; 2        ; ^nCONFIG                                 ;        ;              ;         ; --         ;                 ; --       ; --           ;
; N8       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N9       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N10      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N11      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N12      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N13      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N14      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N15      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N16      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N17      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N18      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N19      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N20      ; 414        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; N21      ; 407        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; N22      ;            ; 5        ; VCCIO5                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; N23      ; 406        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; N24      ; 405        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; N25      ; 404        ; 5        ; GND+                                     ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; N26      ; 403        ; 5        ; GND+                                     ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; P1       ; 88         ; 1        ; reset                                    ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; P2       ; 87         ; 1        ; clk                                      ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; P3       ; 89         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; P4       ; 90         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; P5       ;            ; 1        ; VCCIO1                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; P6       ; 99         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; P7       ; 98         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; P8       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P9       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P10      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; P11      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P12      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P13      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P14      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P15      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P16      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P17      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; P18      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P19      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P20      ; 396        ; 6        ; ^MSEL0                                   ;        ;              ;         ; --         ;                 ; --       ; --           ;
; P21      ; 395        ; 6        ; ^MSEL1                                   ;        ;              ;         ; --         ;                 ; --       ; --           ;
; P22      ;            ; 6        ; VCCIO6                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; P23      ; 400        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; P24      ; 399        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; P25      ; 402        ; 6        ; GND+                                     ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; P26      ; 401        ; 6        ; GND+                                     ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; R1       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R2       ; 91         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; R3       ; 92         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; R4       ; 93         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; R5       ; 95         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; R6       ; 104        ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; R7       ; 105        ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; R8       ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; R9       ;            ; 1        ; VCCIO1                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; R10      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; R11      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; R12      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R13      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R14      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R15      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R16      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; R17      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R18      ;            ; 6        ; VCCIO6                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; R19      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; R20      ; 392        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; R21      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R22      ; 393        ; 6        ; ^nSTATUS                                 ;        ;              ;         ; --         ;                 ; --       ; --           ;
; R23      ; 394        ; 6        ; ^CONF_DONE                               ;        ;              ;         ; --         ;                 ; --       ; --           ;
; R24      ; 397        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; R25      ; 398        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; R26      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T1       ;            ; 1        ; VCCIO1                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; T2       ; 100        ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; T3       ; 101        ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; T4       ; 108        ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; T5       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T6       ; 116        ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; T7       ; 115        ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; T8       ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; T9       ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; T10      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T11      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; T12      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T13      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T14      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T15      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T16      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; T17      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T18      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; T19      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; T20      ; 373        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; T21      ; 369        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; T22      ; 390        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; T23      ; 387        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; T24      ; 381        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; T25      ; 380        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; T26      ;            ; 6        ; VCCIO6                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; U1       ; 110        ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; U2       ; 109        ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; U3       ; 111        ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; U4       ; 112        ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; U5       ; 128        ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; U6       ; 126        ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; U7       ; 127        ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; U8       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; U9       ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; U10      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; U11      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; U12      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; U13      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; U14      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; U15      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; U16      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; U17      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; U18      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; U19      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; U20      ; 364        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; U21      ; 363        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; U22      ; 347        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; U23      ; 368        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; U24      ; 367        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; U25      ; 371        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; U26      ; 372        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; V1       ; 113        ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; V2       ; 114        ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; V3       ; 118        ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; V4       ; 117        ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; V5       ; 134        ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; V6       ; 135        ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; V7       ; 145        ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; V8       ;            ; 1        ; VCCIO1                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; V9       ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; V10      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; V11      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; V12      ;            ; 8        ; VCCIO8                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; V13      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; V14      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; V15      ;            ; 7        ; VCCIO7                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; V16      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; V17      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; V18      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; V19      ;            ; 6        ; VCCIO6                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; V20      ; 324        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; V21      ; 325        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; V22      ; 338        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; V23      ; 356        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; V24      ; 357        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; V25      ; 358        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; V26      ; 359        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; W1       ; 121        ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; W2       ; 120        ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; W3       ; 130        ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; W4       ; 129        ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; W5       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; W6       ; 144        ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; W7       ;            ;          ; GND_PLL1                                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; W8       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; W9       ;            ; 8        ; VCCIO8                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; W10      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; W11      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; W12      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; W13      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; W14      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; W15      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; W16      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; W17      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; W18      ;            ; 7        ; VCCIO7                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; W19      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; W20      ;            ;          ; GND_PLL4                                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; W21      ; 328        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; W22      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; W23      ; 351        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; W24      ; 350        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; W25      ; 354        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; W26      ; 355        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; Y1       ; 133        ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; Y2       ; 132        ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; Y3       ; 142        ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; Y4       ; 143        ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; Y5       ; 161        ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; Y6       ;            ;          ; GND_PLL1                                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; Y7       ;            ;          ; VCCD_PLL1                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; Y8       ;            ;          ; GNDA_PLL1                                ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; Y9       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; Y10      ; 194        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; Y11      ; 204        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; Y12      ; 235        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; Y13      ; 250        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; Y14      ; 252        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; Y15      ; 253        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; Y16      ; 272        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; Y17      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; Y18      ; 301        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; Y19      ;            ;          ; GNDA_PLL4                                ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; Y20      ;            ;          ; VCCD_PLL4                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; Y21      ; 326        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; Y22      ; 327        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; Y23      ; 342        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; Y24      ; 341        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; Y25      ; 346        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; Y26      ; 345        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
+----------+------------+----------+------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+-------------------------------------------------------------------------------+
; Output Pin Default Load For Reported TCO                                      ;
+----------------------------------+-------+------------------------------------+
; I/O Standard                     ; Load  ; Termination Resistance             ;
+----------------------------------+-------+------------------------------------+
; 3.3-V LVTTL                      ; 0 pF  ; Not Available                      ;
; 3.3-V LVCMOS                     ; 0 pF  ; Not Available                      ;
; 2.5 V                            ; 0 pF  ; Not Available                      ;
; 1.8 V                            ; 0 pF  ; Not Available                      ;
; 1.5 V                            ; 0 pF  ; Not Available                      ;
; 3.3-V PCI                        ; 10 pF ; 25 Ohm (Parallel)                  ;
; 3.3-V PCI-X                      ; 10 pF ; 25 Ohm (Parallel)                  ;
; SSTL-2 Class I                   ; 0 pF  ; 50 Ohm (Parallel), 25 Ohm (Serial) ;
; SSTL-2 Class II                  ; 0 pF  ; 25 Ohm (Parallel), 25 Ohm (Serial) ;
; SSTL-18 Class I                  ; 0 pF  ; 50 Ohm (Parallel), 25 Ohm (Serial) ;
; SSTL-18 Class II                 ; 0 pF  ; 25 Ohm (Parallel), 25 Ohm (Serial) ;
; 1.5-V HSTL Class I               ; 0 pF  ; 50 Ohm (Parallel)                  ;
; 1.5-V HSTL Class II              ; 0 pF  ; 25 Ohm (Parallel)                  ;
; 1.8-V HSTL Class I               ; 0 pF  ; 50 Ohm (Parallel)                  ;
; 1.8-V HSTL Class II              ; 0 pF  ; 25 Ohm (Parallel)                  ;
; Differential SSTL-2              ; 0 pF  ; (See SSTL-2)                       ;
; Differential 2.5-V SSTL Class II ; 0 pF  ; (See SSTL-2 Class II)              ;
; Differential 1.8-V SSTL Class I  ; 0 pF  ; (See 1.8-V SSTL Class I)           ;
; Differential 1.8-V SSTL Class II ; 0 pF  ; (See 1.8-V SSTL Class II)          ;
; Differential 1.5-V HSTL Class I  ; 0 pF  ; (See 1.5-V HSTL Class I)           ;
; Differential 1.5-V HSTL Class II ; 0 pF  ; (See 1.5-V HSTL Class II)          ;
; Differential 1.8-V HSTL Class I  ; 0 pF  ; (See 1.8-V HSTL Class I)           ;
; Differential 1.8-V HSTL Class II ; 0 pF  ; (See 1.8-V HSTL Class II)          ;
; LVDS                             ; 0 pF  ; 100 Ohm (Differential)             ;
; mini-LVDS                        ; 0 pF  ; 100 Ohm (Differential)             ;
; RSDS                             ; 0 pF  ; 100 Ohm (Differential)             ;
; Simple RSDS                      ; 0 pF  ; Not Available                      ;
; Differential LVPECL              ; 0 pF  ; 100 Ohm (Differential)             ;
+----------------------------------+-------+------------------------------------+
Note: User assignments will override these defaults. The user specified values are listed in the Output Pins and Bidir Pins tables.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                  ; Logic Cells ; Dedicated Logic Registers ; I/O Registers ; Memory Bits ; M4Ks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Full Hierarchy Name                                                                                                                                                                                                                                   ; Library Name ;
+-------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |FFT_Mag                                                    ; 993 (1)     ; 556 (0)                   ; 0 (0)         ; 221544      ; 56   ; 8            ; 0       ; 4         ; 124  ; 0            ; 437 (1)      ; 114 (0)           ; 442 (0)          ; |FFT_Mag                                                                                                                                                                                                                                              ; work         ;
;    |dft_top:dft_top_instance|                               ; 780 (0)     ; 556 (0)                   ; 0 (0)         ; 221544      ; 56   ; 8            ; 0       ; 4         ; 0    ; 0            ; 224 (0)      ; 114 (0)           ; 442 (0)          ; |FFT_Mag|dft_top:dft_top_instance                                                                                                                                                                                                                     ; work         ;
;       |ICompose_46101:IComposeInst46328|                    ; 614 (145)   ; 462 (129)                 ; 0 (0)         ; 123240      ; 32   ; 8            ; 0       ; 4         ; 0    ; 0            ; 152 (16)     ; 113 (5)           ; 349 (124)        ; |FFT_Mag|dft_top:dft_top_instance|ICompose_46101:IComposeInst46328                                                                                                                                                                                    ; work         ;
;          |statementList46099:instList46347|                 ; 469 (0)     ; 333 (0)                   ; 0 (0)         ; 123240      ; 32   ; 8            ; 0       ; 4         ; 0    ; 0            ; 136 (0)      ; 108 (0)           ; 225 (0)          ; |FFT_Mag|dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347                                                                                                                                                   ; work         ;
;             |DirSum_46014:DirSumInst46350|                  ; 217 (14)    ; 179 (10)                  ; 0 (0)         ; 24936       ; 8    ; 8            ; 0       ; 4         ; 0    ; 0            ; 38 (4)       ; 95 (0)            ; 84 (10)          ; |FFT_Mag|dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350                                                                                                                      ; work         ;
;                |codeBlock41778:codeBlockIsnt46353|          ; 203 (62)    ; 169 (36)                  ; 0 (0)         ; 24936       ; 8    ; 8            ; 0       ; 4         ; 0    ; 0            ; 34 (26)      ; 95 (17)           ; 74 (43)          ; |FFT_Mag|dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353                                                                                    ; work         ;
;                   |D1_43962:instD1inst0_43962|              ; 12 (12)     ; 12 (12)                   ; 0 (0)         ; 12288       ; 3    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 12 (12)          ; |FFT_Mag|dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|D1_43962:instD1inst0_43962                                                         ; work         ;
;                      |altsyncram:Ram0_rtl_0|                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 12288       ; 3    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |FFT_Mag|dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|D1_43962:instD1inst0_43962|altsyncram:Ram0_rtl_0                                   ; work         ;
;                         |altsyncram_gm61:auto_generated|    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 12288       ; 3    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |FFT_Mag|dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|D1_43962:instD1inst0_43962|altsyncram:Ram0_rtl_0|altsyncram_gm61:auto_generated    ; work         ;
;                   |D2_46012:instD2inst0_46012|              ; 12 (12)     ; 12 (12)                   ; 0 (0)         ; 12288       ; 3    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 12 (12)          ; |FFT_Mag|dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|D2_46012:instD2inst0_46012                                                         ; work         ;
;                      |altsyncram:Ram0_rtl_0|                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 12288       ; 3    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |FFT_Mag|dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|D2_46012:instD2inst0_46012|altsyncram:Ram0_rtl_0                                   ; work         ;
;                         |altsyncram_gn61:auto_generated|    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 12288       ; 3    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |FFT_Mag|dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|D2_46012:instD2inst0_46012|altsyncram:Ram0_rtl_0|altsyncram_gn61:auto_generated    ; work         ;
;                   |addfxp:add41797|                         ; 10 (10)     ; 10 (10)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 10 (10)           ; 0 (0)            ; |FFT_Mag|dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|addfxp:add41797                                                                    ; work         ;
;                   |addfxp:add41909|                         ; 12 (12)     ; 12 (12)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 12 (12)          ; |FFT_Mag|dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|addfxp:add41909                                                                    ; work         ;
;                   |altshift_taps:X1_rtl_0|                  ; 7 (0)       ; 4 (0)                     ; 0 (0)         ; 240         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (0)        ; 0 (0)             ; 4 (0)            ; |FFT_Mag|dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|altshift_taps:X1_rtl_0                                                             ; work         ;
;                      |shift_taps_mkm:auto_generated|        ; 7 (0)       ; 4 (0)                     ; 0 (0)         ; 240         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (0)        ; 0 (0)             ; 4 (0)            ; |FFT_Mag|dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|altshift_taps:X1_rtl_0|shift_taps_mkm:auto_generated                               ; work         ;
;                         |altsyncram_ec81:altsyncram2|       ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 240         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |FFT_Mag|dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|altshift_taps:X1_rtl_0|shift_taps_mkm:auto_generated|altsyncram_ec81:altsyncram2   ; work         ;
;                         |cntr_4mf:cntr1|                    ; 7 (6)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (2)        ; 0 (0)             ; 4 (4)            ; |FFT_Mag|dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|altshift_taps:X1_rtl_0|shift_taps_mkm:auto_generated|cntr_4mf:cntr1                ; work         ;
;                            |cmpr_8cc:cmpr5|                 ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |FFT_Mag|dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|altshift_taps:X1_rtl_0|shift_taps_mkm:auto_generated|cntr_4mf:cntr1|cmpr_8cc:cmpr5 ; work         ;
;                   |altshift_taps:X3_rtl_0|                  ; 8 (0)       ; 3 (0)                     ; 0 (0)         ; 120         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 3 (0)            ; |FFT_Mag|dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|altshift_taps:X3_rtl_0                                                             ; work         ;
;                      |shift_taps_ajm:auto_generated|        ; 8 (0)       ; 3 (0)                     ; 0 (0)         ; 120         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 3 (0)            ; |FFT_Mag|dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|altshift_taps:X3_rtl_0|shift_taps_ajm:auto_generated                               ; work         ;
;                         |altsyncram_k981:altsyncram2|       ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 120         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |FFT_Mag|dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|altshift_taps:X3_rtl_0|shift_taps_ajm:auto_generated|altsyncram_k981:altsyncram2   ; work         ;
;                         |cntr_nkf:cntr1|                    ; 8 (8)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 3 (3)            ; |FFT_Mag|dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|altshift_taps:X3_rtl_0|shift_taps_ajm:auto_generated|cntr_nkf:cntr1                ; work         ;
;                   |multfix:m41851|                          ; 12 (12)     ; 12 (12)                   ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 11 (11)           ; 1 (1)            ; |FFT_Mag|dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|multfix:m41851                                                                     ; work         ;
;                      |lpm_mult:Mult0|                       ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |FFT_Mag|dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|multfix:m41851|lpm_mult:Mult0                                                      ; work         ;
;                         |mult_b1t:auto_generated|           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |FFT_Mag|dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|multfix:m41851|lpm_mult:Mult0|mult_b1t:auto_generated                              ; work         ;
;                   |multfix:m41873|                          ; 12 (12)     ; 12 (12)                   ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 12 (12)           ; 0 (0)            ; |FFT_Mag|dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|multfix:m41873                                                                     ; work         ;
;                      |lpm_mult:Mult0|                       ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |FFT_Mag|dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|multfix:m41873|lpm_mult:Mult0                                                      ; work         ;
;                         |mult_b1t:auto_generated|           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |FFT_Mag|dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|multfix:m41873|lpm_mult:Mult0|mult_b1t:auto_generated                              ; work         ;
;                   |multfix:m41891|                          ; 12 (12)     ; 12 (12)                   ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 12 (12)           ; 0 (0)            ; |FFT_Mag|dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|multfix:m41891                                                                     ; work         ;
;                      |lpm_mult:Mult0|                       ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |FFT_Mag|dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|multfix:m41891|lpm_mult:Mult0                                                      ; work         ;
;                         |mult_b1t:auto_generated|           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |FFT_Mag|dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|multfix:m41891|lpm_mult:Mult0|mult_b1t:auto_generated                              ; work         ;
;                   |multfix:m41902|                          ; 12 (12)     ; 12 (12)                   ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 12 (12)           ; 0 (0)            ; |FFT_Mag|dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|multfix:m41902                                                                     ; work         ;
;                      |lpm_mult:Mult0|                       ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |FFT_Mag|dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|multfix:m41902|lpm_mult:Mult0                                                      ; work         ;
;                         |mult_b1t:auto_generated|           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |FFT_Mag|dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|multfix:m41902|lpm_mult:Mult0|mult_b1t:auto_generated                              ; work         ;
;                   |shiftRegFIFO:shiftFIFO_46356|            ; 10 (10)     ; 10 (10)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 10 (10)           ; 0 (0)            ; |FFT_Mag|dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|shiftRegFIFO:shiftFIFO_46356                                                       ; work         ;
;                   |subfxp:sub41829|                         ; 10 (10)     ; 10 (10)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 10 (10)           ; 0 (0)            ; |FFT_Mag|dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|subfxp:sub41829                                                                    ; work         ;
;                   |subfxp:sub41880|                         ; 13 (13)     ; 12 (12)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 12 (12)          ; |FFT_Mag|dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|subfxp:sub41880                                                                    ; work         ;
;             |codeBlock46016:codeBlockIsnt46351|             ; 75 (22)     ; 74 (25)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 13 (12)           ; 61 (10)          ; |FFT_Mag|dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|codeBlock46016:codeBlockIsnt46351                                                                                                                 ; work         ;
;                |addfxp:add46028|                            ; 13 (13)     ; 12 (12)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 13 (13)          ; |FFT_Mag|dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|codeBlock46016:codeBlockIsnt46351|addfxp:add46028                                                                                                 ; work         ;
;                |addfxp:add46043|                            ; 13 (13)     ; 12 (12)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 13 (13)          ; |FFT_Mag|dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|codeBlock46016:codeBlockIsnt46351|addfxp:add46043                                                                                                 ; work         ;
;                |shiftRegFIFO:shiftFIFO_46359|               ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 0 (0)            ; |FFT_Mag|dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|codeBlock46016:codeBlockIsnt46351|shiftRegFIFO:shiftFIFO_46359                                                                                    ; work         ;
;                |subfxp:sub46058|                            ; 13 (13)     ; 12 (12)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 13 (13)          ; |FFT_Mag|dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|codeBlock46016:codeBlockIsnt46351|subfxp:sub46058                                                                                                 ; work         ;
;                |subfxp:sub46073|                            ; 13 (13)     ; 12 (12)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 12 (12)          ; |FFT_Mag|dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|codeBlock46016:codeBlockIsnt46351|subfxp:sub46073                                                                                                 ; work         ;
;             |rc46097:instrc46352|                           ; 187 (0)     ; 80 (0)                    ; 0 (0)         ; 98304       ; 24   ; 0            ; 0       ; 0         ; 0    ; 0            ; 97 (0)       ; 0 (0)             ; 90 (0)           ; |FFT_Mag|dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|rc46097:instrc46352                                                                                                                               ; work         ;
;                |perm46095:instPerm46360|                    ; 187 (91)    ; 80 (80)                   ; 0 (0)         ; 98304       ; 24   ; 0            ; 0       ; 0         ; 0    ; 0            ; 97 (11)      ; 0 (0)             ; 90 (80)          ; |FFT_Mag|dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|rc46097:instrc46352|perm46095:instPerm46360                                                                                                       ; work         ;
;                   |memArray2048_46095:memSys|               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 98304       ; 24   ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |FFT_Mag|dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|rc46097:instrc46352|perm46095:instPerm46360|memArray2048_46095:memSys                                                                             ; work         ;
;                      |memMod:memMod0|                       ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 49152       ; 12   ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |FFT_Mag|dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|rc46097:instrc46352|perm46095:instPerm46360|memArray2048_46095:memSys|memMod:memMod0                                                              ; work         ;
;                         |altsyncram:mem_rtl_0|              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 49152       ; 12   ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |FFT_Mag|dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|rc46097:instrc46352|perm46095:instPerm46360|memArray2048_46095:memSys|memMod:memMod0|altsyncram:mem_rtl_0                                         ; work         ;
;                            |altsyncram_a1h1:auto_generated| ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 49152       ; 12   ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |FFT_Mag|dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|rc46097:instrc46352|perm46095:instPerm46360|memArray2048_46095:memSys|memMod:memMod0|altsyncram:mem_rtl_0|altsyncram_a1h1:auto_generated          ; work         ;
;                      |memMod:memMod1|                       ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 49152       ; 12   ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |FFT_Mag|dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|rc46097:instrc46352|perm46095:instPerm46360|memArray2048_46095:memSys|memMod:memMod1                                                              ; work         ;
;                         |altsyncram:mem_rtl_0|              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 49152       ; 12   ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |FFT_Mag|dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|rc46097:instrc46352|perm46095:instPerm46360|memArray2048_46095:memSys|memMod:memMod1|altsyncram:mem_rtl_0                                         ; work         ;
;                            |altsyncram_a1h1:auto_generated| ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 49152       ; 12   ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |FFT_Mag|dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|rc46097:instrc46352|perm46095:instPerm46360|memArray2048_46095:memSys|memMod:memMod1|altsyncram:mem_rtl_0|altsyncram_a1h1:auto_generated          ; work         ;
;                   |switch:in_sw_0_0|                        ; 48 (48)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 38 (38)      ; 0 (0)             ; 10 (10)          ; |FFT_Mag|dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|rc46097:instrc46352|perm46095:instPerm46360|switch:in_sw_0_0                                                                                      ; work         ;
;                   |switch:out_sw_0_0|                       ; 48 (48)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 48 (48)      ; 0 (0)             ; 0 (0)            ; |FFT_Mag|dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|rc46097:instrc46352|perm46095:instPerm46360|switch:out_sw_0_0                                                                                     ; work         ;
;       |rc41776:stage0|                                      ; 166 (0)     ; 94 (0)                    ; 0 (0)         ; 98304       ; 24   ; 0            ; 0       ; 0         ; 0    ; 0            ; 72 (0)       ; 1 (0)             ; 93 (0)           ; |FFT_Mag|dft_top:dft_top_instance|rc41776:stage0                                                                                                                                                                                                      ; work         ;
;          |perm41774:instPerm46329|                          ; 166 (90)    ; 94 (80)                   ; 0 (0)         ; 98304       ; 24   ; 0            ; 0       ; 0         ; 0    ; 0            ; 72 (10)      ; 1 (0)             ; 93 (80)          ; |FFT_Mag|dft_top:dft_top_instance|rc41776:stage0|perm41774:instPerm46329                                                                                                                                                                              ; work         ;
;             |memArray2048_41774:memSys|                     ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 98304       ; 24   ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |FFT_Mag|dft_top:dft_top_instance|rc41776:stage0|perm41774:instPerm46329|memArray2048_41774:memSys                                                                                                                                                    ; work         ;
;                |memMod:memMod0|                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 49152       ; 12   ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |FFT_Mag|dft_top:dft_top_instance|rc41776:stage0|perm41774:instPerm46329|memArray2048_41774:memSys|memMod:memMod0                                                                                                                                     ; work         ;
;                   |altsyncram:mem_rtl_0|                    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 49152       ; 12   ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |FFT_Mag|dft_top:dft_top_instance|rc41776:stage0|perm41774:instPerm46329|memArray2048_41774:memSys|memMod:memMod0|altsyncram:mem_rtl_0                                                                                                                ; work         ;
;                      |altsyncram_a1h1:auto_generated|       ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 49152       ; 12   ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |FFT_Mag|dft_top:dft_top_instance|rc41776:stage0|perm41774:instPerm46329|memArray2048_41774:memSys|memMod:memMod0|altsyncram:mem_rtl_0|altsyncram_a1h1:auto_generated                                                                                 ; work         ;
;                |memMod:memMod1|                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 49152       ; 12   ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |FFT_Mag|dft_top:dft_top_instance|rc41776:stage0|perm41774:instPerm46329|memArray2048_41774:memSys|memMod:memMod1                                                                                                                                     ; work         ;
;                   |altsyncram:mem_rtl_0|                    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 49152       ; 12   ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |FFT_Mag|dft_top:dft_top_instance|rc41776:stage0|perm41774:instPerm46329|memArray2048_41774:memSys|memMod:memMod1|altsyncram:mem_rtl_0                                                                                                                ; work         ;
;                      |altsyncram_a1h1:auto_generated|       ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 49152       ; 12   ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |FFT_Mag|dft_top:dft_top_instance|rc41776:stage0|perm41774:instPerm46329|memArray2048_41774:memSys|memMod:memMod1|altsyncram:mem_rtl_0|altsyncram_a1h1:auto_generated                                                                                 ; work         ;
;             |nextReg:nextReg_46334|                         ; 27 (27)     ; 12 (12)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 14 (14)      ; 0 (0)             ; 13 (13)          ; |FFT_Mag|dft_top:dft_top_instance|rc41776:stage0|perm41774:instPerm46329|nextReg:nextReg_46334                                                                                                                                                        ; work         ;
;             |shiftRegFIFO:shiftFIFO_46337|                  ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; |FFT_Mag|dft_top:dft_top_instance|rc41776:stage0|perm41774:instPerm46329|shiftRegFIFO:shiftFIFO_46337                                                                                                                                                 ; work         ;
;             |switch:in_sw_0_0|                              ; 48 (48)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 48 (48)      ; 0 (0)             ; 0 (0)            ; |FFT_Mag|dft_top:dft_top_instance|rc41776:stage0|perm41774:instPerm46329|switch:in_sw_0_0                                                                                                                                                             ; work         ;
;    |magnitude:magnitude_inst|                               ; 212 (48)    ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 212 (48)     ; 0 (0)             ; 0 (0)            ; |FFT_Mag|magnitude:magnitude_inst                                                                                                                                                                                                                     ; work         ;
;       |max:m1|                                              ; 14 (14)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 14 (14)      ; 0 (0)             ; 0 (0)            ; |FFT_Mag|magnitude:magnitude_inst|max:m1                                                                                                                                                                                                              ; work         ;
;       |max:m2|                                              ; 14 (14)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 14 (14)      ; 0 (0)             ; 0 (0)            ; |FFT_Mag|magnitude:magnitude_inst|max:m2                                                                                                                                                                                                              ; work         ;
;       |min:m3|                                              ; 22 (22)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 22 (22)      ; 0 (0)             ; 0 (0)            ; |FFT_Mag|magnitude:magnitude_inst|min:m3                                                                                                                                                                                                              ; work         ;
;       |min:m4|                                              ; 22 (22)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 22 (22)      ; 0 (0)             ; 0 (0)            ; |FFT_Mag|magnitude:magnitude_inst|min:m4                                                                                                                                                                                                              ; work         ;
;       |toPositive:p1|                                       ; 23 (23)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 23 (23)      ; 0 (0)             ; 0 (0)            ; |FFT_Mag|magnitude:magnitude_inst|toPositive:p1                                                                                                                                                                                                       ; work         ;
;       |toPositive:p2|                                       ; 23 (23)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 23 (23)      ; 0 (0)             ; 0 (0)            ; |FFT_Mag|magnitude:magnitude_inst|toPositive:p2                                                                                                                                                                                                       ; work         ;
;       |toPositive:p3|                                       ; 23 (23)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 23 (23)      ; 0 (0)             ; 0 (0)            ; |FFT_Mag|magnitude:magnitude_inst|toPositive:p3                                                                                                                                                                                                       ; work         ;
;       |toPositive:p4|                                       ; 23 (23)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 23 (23)      ; 0 (0)             ; 0 (0)            ; |FFT_Mag|magnitude:magnitude_inst|toPositive:p4                                                                                                                                                                                                       ; work         ;
+-------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------+
; Delay Chain Summary                                                               ;
+----------+----------+---------------+---------------+-----------------------+-----+
; Name     ; Pin Type ; Pad to Core 0 ; Pad to Core 1 ; Pad to Input Register ; TCO ;
+----------+----------+---------------+---------------+-----------------------+-----+
; mag1[0]  ; Output   ; --            ; --            ; --                    ; --  ;
; mag1[1]  ; Output   ; --            ; --            ; --                    ; --  ;
; mag1[2]  ; Output   ; --            ; --            ; --                    ; --  ;
; mag1[3]  ; Output   ; --            ; --            ; --                    ; --  ;
; mag1[4]  ; Output   ; --            ; --            ; --                    ; --  ;
; mag1[5]  ; Output   ; --            ; --            ; --                    ; --  ;
; mag1[6]  ; Output   ; --            ; --            ; --                    ; --  ;
; mag1[7]  ; Output   ; --            ; --            ; --                    ; --  ;
; mag1[8]  ; Output   ; --            ; --            ; --                    ; --  ;
; mag1[9]  ; Output   ; --            ; --            ; --                    ; --  ;
; mag1[10] ; Output   ; --            ; --            ; --                    ; --  ;
; mag1[11] ; Output   ; --            ; --            ; --                    ; --  ;
; mag2[0]  ; Output   ; --            ; --            ; --                    ; --  ;
; mag2[1]  ; Output   ; --            ; --            ; --                    ; --  ;
; mag2[2]  ; Output   ; --            ; --            ; --                    ; --  ;
; mag2[3]  ; Output   ; --            ; --            ; --                    ; --  ;
; mag2[4]  ; Output   ; --            ; --            ; --                    ; --  ;
; mag2[5]  ; Output   ; --            ; --            ; --                    ; --  ;
; mag2[6]  ; Output   ; --            ; --            ; --                    ; --  ;
; mag2[7]  ; Output   ; --            ; --            ; --                    ; --  ;
; mag2[8]  ; Output   ; --            ; --            ; --                    ; --  ;
; mag2[9]  ; Output   ; --            ; --            ; --                    ; --  ;
; mag2[10] ; Output   ; --            ; --            ; --                    ; --  ;
; mag2[11] ; Output   ; --            ; --            ; --                    ; --  ;
; next_out ; Output   ; --            ; --            ; --                    ; --  ;
; Y0[0]    ; Output   ; --            ; --            ; --                    ; --  ;
; Y0[1]    ; Output   ; --            ; --            ; --                    ; --  ;
; Y0[2]    ; Output   ; --            ; --            ; --                    ; --  ;
; Y0[3]    ; Output   ; --            ; --            ; --                    ; --  ;
; Y0[4]    ; Output   ; --            ; --            ; --                    ; --  ;
; Y0[5]    ; Output   ; --            ; --            ; --                    ; --  ;
; Y0[6]    ; Output   ; --            ; --            ; --                    ; --  ;
; Y0[7]    ; Output   ; --            ; --            ; --                    ; --  ;
; Y0[8]    ; Output   ; --            ; --            ; --                    ; --  ;
; Y0[9]    ; Output   ; --            ; --            ; --                    ; --  ;
; Y0[10]   ; Output   ; --            ; --            ; --                    ; --  ;
; Y0[11]   ; Output   ; --            ; --            ; --                    ; --  ;
; Y1[0]    ; Output   ; --            ; --            ; --                    ; --  ;
; Y1[1]    ; Output   ; --            ; --            ; --                    ; --  ;
; Y1[2]    ; Output   ; --            ; --            ; --                    ; --  ;
; Y1[3]    ; Output   ; --            ; --            ; --                    ; --  ;
; Y1[4]    ; Output   ; --            ; --            ; --                    ; --  ;
; Y1[5]    ; Output   ; --            ; --            ; --                    ; --  ;
; Y1[6]    ; Output   ; --            ; --            ; --                    ; --  ;
; Y1[7]    ; Output   ; --            ; --            ; --                    ; --  ;
; Y1[8]    ; Output   ; --            ; --            ; --                    ; --  ;
; Y1[9]    ; Output   ; --            ; --            ; --                    ; --  ;
; Y1[10]   ; Output   ; --            ; --            ; --                    ; --  ;
; Y1[11]   ; Output   ; --            ; --            ; --                    ; --  ;
; Y2[0]    ; Output   ; --            ; --            ; --                    ; --  ;
; Y2[1]    ; Output   ; --            ; --            ; --                    ; --  ;
; Y2[2]    ; Output   ; --            ; --            ; --                    ; --  ;
; Y2[3]    ; Output   ; --            ; --            ; --                    ; --  ;
; Y2[4]    ; Output   ; --            ; --            ; --                    ; --  ;
; Y2[5]    ; Output   ; --            ; --            ; --                    ; --  ;
; Y2[6]    ; Output   ; --            ; --            ; --                    ; --  ;
; Y2[7]    ; Output   ; --            ; --            ; --                    ; --  ;
; Y2[8]    ; Output   ; --            ; --            ; --                    ; --  ;
; Y2[9]    ; Output   ; --            ; --            ; --                    ; --  ;
; Y2[10]   ; Output   ; --            ; --            ; --                    ; --  ;
; Y2[11]   ; Output   ; --            ; --            ; --                    ; --  ;
; Y3[0]    ; Output   ; --            ; --            ; --                    ; --  ;
; Y3[1]    ; Output   ; --            ; --            ; --                    ; --  ;
; Y3[2]    ; Output   ; --            ; --            ; --                    ; --  ;
; Y3[3]    ; Output   ; --            ; --            ; --                    ; --  ;
; Y3[4]    ; Output   ; --            ; --            ; --                    ; --  ;
; Y3[5]    ; Output   ; --            ; --            ; --                    ; --  ;
; Y3[6]    ; Output   ; --            ; --            ; --                    ; --  ;
; Y3[7]    ; Output   ; --            ; --            ; --                    ; --  ;
; Y3[8]    ; Output   ; --            ; --            ; --                    ; --  ;
; Y3[9]    ; Output   ; --            ; --            ; --                    ; --  ;
; Y3[10]   ; Output   ; --            ; --            ; --                    ; --  ;
; Y3[11]   ; Output   ; --            ; --            ; --                    ; --  ;
; reset    ; Input    ; (0) 171 ps    ; (0) 171 ps    ; --                    ; --  ;
; clk      ; Input    ; (0) 171 ps    ; (0) 171 ps    ; --                    ; --  ;
; next     ; Input    ; (6) 2514 ps   ; (6) 2514 ps   ; --                    ; --  ;
; X3[1]    ; Input    ; (6) 2514 ps   ; (6) 2514 ps   ; --                    ; --  ;
; X1[1]    ; Input    ; (6) 2514 ps   ; (6) 2514 ps   ; --                    ; --  ;
; X3[0]    ; Input    ; (6) 2514 ps   ; (6) 2514 ps   ; --                    ; --  ;
; X1[0]    ; Input    ; (6) 2514 ps   ; (6) 2514 ps   ; --                    ; --  ;
; X2[1]    ; Input    ; (6) 2514 ps   ; (6) 2514 ps   ; --                    ; --  ;
; X0[1]    ; Input    ; (6) 2523 ps   ; (6) 2523 ps   ; --                    ; --  ;
; X2[0]    ; Input    ; (6) 2523 ps   ; (6) 2523 ps   ; --                    ; --  ;
; X0[0]    ; Input    ; (6) 2523 ps   ; (6) 2523 ps   ; --                    ; --  ;
; X2[11]   ; Input    ; (6) 2523 ps   ; (6) 2523 ps   ; --                    ; --  ;
; X0[11]   ; Input    ; (6) 2523 ps   ; (6) 2523 ps   ; --                    ; --  ;
; X2[10]   ; Input    ; (6) 2523 ps   ; (6) 2523 ps   ; --                    ; --  ;
; X0[10]   ; Input    ; (6) 2523 ps   ; (6) 2523 ps   ; --                    ; --  ;
; X2[9]    ; Input    ; (6) 2523 ps   ; (6) 2523 ps   ; --                    ; --  ;
; X0[9]    ; Input    ; (6) 2523 ps   ; (6) 2523 ps   ; --                    ; --  ;
; X2[8]    ; Input    ; (6) 2523 ps   ; (6) 2523 ps   ; --                    ; --  ;
; X0[8]    ; Input    ; (6) 2523 ps   ; (6) 2523 ps   ; --                    ; --  ;
; X2[7]    ; Input    ; (6) 2523 ps   ; (6) 2523 ps   ; --                    ; --  ;
; X0[7]    ; Input    ; (6) 2523 ps   ; (6) 2523 ps   ; --                    ; --  ;
; X2[6]    ; Input    ; (6) 2523 ps   ; (6) 2523 ps   ; --                    ; --  ;
; X0[6]    ; Input    ; (6) 2523 ps   ; (6) 2523 ps   ; --                    ; --  ;
; X2[5]    ; Input    ; (6) 2523 ps   ; (6) 2523 ps   ; --                    ; --  ;
; X0[5]    ; Input    ; (6) 2523 ps   ; (6) 2523 ps   ; --                    ; --  ;
; X2[4]    ; Input    ; (6) 2523 ps   ; (6) 2523 ps   ; --                    ; --  ;
; X0[4]    ; Input    ; (6) 2523 ps   ; (6) 2523 ps   ; --                    ; --  ;
; X2[3]    ; Input    ; (6) 2523 ps   ; (6) 2523 ps   ; --                    ; --  ;
; X0[3]    ; Input    ; (6) 2523 ps   ; (6) 2523 ps   ; --                    ; --  ;
; X2[2]    ; Input    ; (6) 2523 ps   ; (6) 2523 ps   ; --                    ; --  ;
; X0[2]    ; Input    ; (6) 2523 ps   ; (6) 2523 ps   ; --                    ; --  ;
; X3[11]   ; Input    ; (6) 2523 ps   ; (6) 2523 ps   ; --                    ; --  ;
; X1[11]   ; Input    ; (6) 2523 ps   ; (6) 2523 ps   ; --                    ; --  ;
; X3[10]   ; Input    ; (6) 2523 ps   ; (6) 2523 ps   ; --                    ; --  ;
; X1[10]   ; Input    ; (6) 2523 ps   ; (6) 2523 ps   ; --                    ; --  ;
; X3[9]    ; Input    ; (6) 2523 ps   ; (6) 2523 ps   ; --                    ; --  ;
; X1[9]    ; Input    ; (6) 2514 ps   ; (6) 2514 ps   ; --                    ; --  ;
; X3[8]    ; Input    ; (6) 2523 ps   ; (6) 2523 ps   ; --                    ; --  ;
; X1[8]    ; Input    ; (6) 2523 ps   ; (6) 2523 ps   ; --                    ; --  ;
; X3[7]    ; Input    ; (6) 2523 ps   ; (6) 2523 ps   ; --                    ; --  ;
; X1[7]    ; Input    ; (6) 2523 ps   ; (6) 2523 ps   ; --                    ; --  ;
; X3[6]    ; Input    ; (6) 2523 ps   ; (6) 2523 ps   ; --                    ; --  ;
; X1[6]    ; Input    ; (6) 2523 ps   ; (6) 2523 ps   ; --                    ; --  ;
; X3[5]    ; Input    ; (6) 2523 ps   ; (6) 2523 ps   ; --                    ; --  ;
; X1[5]    ; Input    ; (6) 2523 ps   ; (6) 2523 ps   ; --                    ; --  ;
; X3[4]    ; Input    ; (6) 2523 ps   ; (6) 2523 ps   ; --                    ; --  ;
; X1[4]    ; Input    ; (6) 2523 ps   ; (6) 2523 ps   ; --                    ; --  ;
; X3[3]    ; Input    ; (6) 2523 ps   ; (6) 2523 ps   ; --                    ; --  ;
; X1[3]    ; Input    ; (6) 2523 ps   ; (6) 2523 ps   ; --                    ; --  ;
; X3[2]    ; Input    ; (6) 2523 ps   ; (6) 2523 ps   ; --                    ; --  ;
; X1[2]    ; Input    ; (6) 2523 ps   ; (6) 2523 ps   ; --                    ; --  ;
+----------+----------+---------------+---------------+-----------------------+-----+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                                                                      ;
+-------------------------------------------------------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                                                                   ; Pad To Core Index ; Setting ;
+-------------------------------------------------------------------------------------------------------+-------------------+---------+
; reset                                                                                                 ;                   ;         ;
; clk                                                                                                   ;                   ;         ;
; next                                                                                                  ;                   ;         ;
;      - dft_top:dft_top_instance|rc41776:stage0|perm41774:instPerm46329|nextReg:nextReg_46334|count~0  ; 1                 ; 6       ;
;      - dft_top:dft_top_instance|rc41776:stage0|perm41774:instPerm46329|inCount[3]~10                  ; 1                 ; 6       ;
;      - dft_top:dft_top_instance|rc41776:stage0|perm41774:instPerm46329|nextReg:nextReg_46334|active~0 ; 1                 ; 6       ;
;      - dft_top:dft_top_instance|rc41776:stage0|perm41774:instPerm46329|inFlip0~1                      ; 1                 ; 6       ;
;      - dft_top:dft_top_instance|rc41776:stage0|perm41774:instPerm46329|inFlip0~2                      ; 1                 ; 6       ;
;      - dft_top:dft_top_instance|rc41776:stage0|perm41774:instPerm46329|inFlip0~3                      ; 1                 ; 6       ;
;      - dft_top:dft_top_instance|rc41776:stage0|perm41774:instPerm46329|nextReg:nextReg_46334|Add0~42  ; 1                 ; 6       ;
;      - dft_top:dft_top_instance|rc41776:stage0|perm41774:instPerm46329|nextReg:nextReg_46334|Add0~43  ; 1                 ; 6       ;
;      - dft_top:dft_top_instance|rc41776:stage0|perm41774:instPerm46329|nextReg:nextReg_46334|Add0~44  ; 1                 ; 6       ;
;      - dft_top:dft_top_instance|rc41776:stage0|perm41774:instPerm46329|nextReg:nextReg_46334|Add0~45  ; 1                 ; 6       ;
;      - dft_top:dft_top_instance|rc41776:stage0|perm41774:instPerm46329|nextReg:nextReg_46334|Add0~46  ; 1                 ; 6       ;
;      - dft_top:dft_top_instance|rc41776:stage0|perm41774:instPerm46329|nextReg:nextReg_46334|Add0~47  ; 1                 ; 6       ;
;      - dft_top:dft_top_instance|rc41776:stage0|perm41774:instPerm46329|nextReg:nextReg_46334|Add0~48  ; 1                 ; 6       ;
;      - dft_top:dft_top_instance|rc41776:stage0|perm41774:instPerm46329|nextReg:nextReg_46334|Add0~49  ; 1                 ; 6       ;
;      - dft_top:dft_top_instance|rc41776:stage0|perm41774:instPerm46329|nextReg:nextReg_46334|Add0~50  ; 1                 ; 6       ;
;      - dft_top:dft_top_instance|rc41776:stage0|perm41774:instPerm46329|nextReg:nextReg_46334|Add0~51  ; 1                 ; 6       ;
; X3[1]                                                                                                 ;                   ;         ;
;      - dft_top:dft_top_instance|rc41776:stage0|perm41774:instPerm46329|switch:in_sw_0_0|y0[11]~0      ; 0                 ; 6       ;
;      - dft_top:dft_top_instance|rc41776:stage0|perm41774:instPerm46329|switch:in_sw_0_0|y1[11]~0      ; 0                 ; 6       ;
; X1[1]                                                                                                 ;                   ;         ;
;      - dft_top:dft_top_instance|rc41776:stage0|perm41774:instPerm46329|switch:in_sw_0_0|y0[11]~0      ; 0                 ; 6       ;
;      - dft_top:dft_top_instance|rc41776:stage0|perm41774:instPerm46329|switch:in_sw_0_0|y1[11]~0      ; 0                 ; 6       ;
; X3[0]                                                                                                 ;                   ;         ;
;      - dft_top:dft_top_instance|rc41776:stage0|perm41774:instPerm46329|switch:in_sw_0_0|y0[10]~1      ; 0                 ; 6       ;
;      - dft_top:dft_top_instance|rc41776:stage0|perm41774:instPerm46329|switch:in_sw_0_0|y1[10]~1      ; 0                 ; 6       ;
; X1[0]                                                                                                 ;                   ;         ;
;      - dft_top:dft_top_instance|rc41776:stage0|perm41774:instPerm46329|switch:in_sw_0_0|y0[10]~1      ; 1                 ; 6       ;
;      - dft_top:dft_top_instance|rc41776:stage0|perm41774:instPerm46329|switch:in_sw_0_0|y1[10]~1      ; 1                 ; 6       ;
; X2[1]                                                                                                 ;                   ;         ;
;      - dft_top:dft_top_instance|rc41776:stage0|perm41774:instPerm46329|switch:in_sw_0_0|y0[23]~2      ; 1                 ; 6       ;
;      - dft_top:dft_top_instance|rc41776:stage0|perm41774:instPerm46329|switch:in_sw_0_0|y1[23]~2      ; 1                 ; 6       ;
; X0[1]                                                                                                 ;                   ;         ;
;      - dft_top:dft_top_instance|rc41776:stage0|perm41774:instPerm46329|switch:in_sw_0_0|y0[23]~2      ; 1                 ; 6       ;
;      - dft_top:dft_top_instance|rc41776:stage0|perm41774:instPerm46329|switch:in_sw_0_0|y1[23]~2      ; 1                 ; 6       ;
; X2[0]                                                                                                 ;                   ;         ;
;      - dft_top:dft_top_instance|rc41776:stage0|perm41774:instPerm46329|switch:in_sw_0_0|y0[22]~3      ; 0                 ; 6       ;
;      - dft_top:dft_top_instance|rc41776:stage0|perm41774:instPerm46329|switch:in_sw_0_0|y1[22]~3      ; 0                 ; 6       ;
; X0[0]                                                                                                 ;                   ;         ;
;      - dft_top:dft_top_instance|rc41776:stage0|perm41774:instPerm46329|switch:in_sw_0_0|y0[22]~3      ; 0                 ; 6       ;
;      - dft_top:dft_top_instance|rc41776:stage0|perm41774:instPerm46329|switch:in_sw_0_0|y1[22]~3      ; 0                 ; 6       ;
; X2[11]                                                                                                ;                   ;         ;
;      - dft_top:dft_top_instance|rc41776:stage0|perm41774:instPerm46329|switch:in_sw_0_0|y0[33]~4      ; 1                 ; 6       ;
;      - dft_top:dft_top_instance|rc41776:stage0|perm41774:instPerm46329|switch:in_sw_0_0|y1[33]~4      ; 1                 ; 6       ;
; X0[11]                                                                                                ;                   ;         ;
;      - dft_top:dft_top_instance|rc41776:stage0|perm41774:instPerm46329|switch:in_sw_0_0|y0[33]~4      ; 1                 ; 6       ;
;      - dft_top:dft_top_instance|rc41776:stage0|perm41774:instPerm46329|switch:in_sw_0_0|y1[33]~4      ; 1                 ; 6       ;
; X2[10]                                                                                                ;                   ;         ;
;      - dft_top:dft_top_instance|rc41776:stage0|perm41774:instPerm46329|switch:in_sw_0_0|y0[32]~5      ; 0                 ; 6       ;
;      - dft_top:dft_top_instance|rc41776:stage0|perm41774:instPerm46329|switch:in_sw_0_0|y1[32]~5      ; 0                 ; 6       ;
; X0[10]                                                                                                ;                   ;         ;
;      - dft_top:dft_top_instance|rc41776:stage0|perm41774:instPerm46329|switch:in_sw_0_0|y0[32]~5      ; 0                 ; 6       ;
;      - dft_top:dft_top_instance|rc41776:stage0|perm41774:instPerm46329|switch:in_sw_0_0|y1[32]~5      ; 0                 ; 6       ;
; X2[9]                                                                                                 ;                   ;         ;
;      - dft_top:dft_top_instance|rc41776:stage0|perm41774:instPerm46329|switch:in_sw_0_0|y0[31]~6      ; 1                 ; 6       ;
;      - dft_top:dft_top_instance|rc41776:stage0|perm41774:instPerm46329|switch:in_sw_0_0|y1[31]~6      ; 1                 ; 6       ;
; X0[9]                                                                                                 ;                   ;         ;
;      - dft_top:dft_top_instance|rc41776:stage0|perm41774:instPerm46329|switch:in_sw_0_0|y0[31]~6      ; 0                 ; 6       ;
;      - dft_top:dft_top_instance|rc41776:stage0|perm41774:instPerm46329|switch:in_sw_0_0|y1[31]~6      ; 0                 ; 6       ;
; X2[8]                                                                                                 ;                   ;         ;
;      - dft_top:dft_top_instance|rc41776:stage0|perm41774:instPerm46329|switch:in_sw_0_0|y0[30]~7      ; 1                 ; 6       ;
;      - dft_top:dft_top_instance|rc41776:stage0|perm41774:instPerm46329|switch:in_sw_0_0|y1[30]~7      ; 1                 ; 6       ;
; X0[8]                                                                                                 ;                   ;         ;
;      - dft_top:dft_top_instance|rc41776:stage0|perm41774:instPerm46329|switch:in_sw_0_0|y0[30]~7      ; 1                 ; 6       ;
;      - dft_top:dft_top_instance|rc41776:stage0|perm41774:instPerm46329|switch:in_sw_0_0|y1[30]~7      ; 1                 ; 6       ;
; X2[7]                                                                                                 ;                   ;         ;
;      - dft_top:dft_top_instance|rc41776:stage0|perm41774:instPerm46329|switch:in_sw_0_0|y0[29]~8      ; 0                 ; 6       ;
;      - dft_top:dft_top_instance|rc41776:stage0|perm41774:instPerm46329|switch:in_sw_0_0|y1[29]~8      ; 0                 ; 6       ;
; X0[7]                                                                                                 ;                   ;         ;
;      - dft_top:dft_top_instance|rc41776:stage0|perm41774:instPerm46329|switch:in_sw_0_0|y0[29]~8      ; 0                 ; 6       ;
;      - dft_top:dft_top_instance|rc41776:stage0|perm41774:instPerm46329|switch:in_sw_0_0|y1[29]~8      ; 0                 ; 6       ;
; X2[6]                                                                                                 ;                   ;         ;
;      - dft_top:dft_top_instance|rc41776:stage0|perm41774:instPerm46329|switch:in_sw_0_0|y0[28]~9      ; 1                 ; 6       ;
;      - dft_top:dft_top_instance|rc41776:stage0|perm41774:instPerm46329|switch:in_sw_0_0|y1[28]~9      ; 1                 ; 6       ;
; X0[6]                                                                                                 ;                   ;         ;
;      - dft_top:dft_top_instance|rc41776:stage0|perm41774:instPerm46329|switch:in_sw_0_0|y0[28]~9      ; 1                 ; 6       ;
;      - dft_top:dft_top_instance|rc41776:stage0|perm41774:instPerm46329|switch:in_sw_0_0|y1[28]~9      ; 1                 ; 6       ;
; X2[5]                                                                                                 ;                   ;         ;
;      - dft_top:dft_top_instance|rc41776:stage0|perm41774:instPerm46329|switch:in_sw_0_0|y0[27]~10     ; 0                 ; 6       ;
;      - dft_top:dft_top_instance|rc41776:stage0|perm41774:instPerm46329|switch:in_sw_0_0|y1[27]~10     ; 0                 ; 6       ;
; X0[5]                                                                                                 ;                   ;         ;
;      - dft_top:dft_top_instance|rc41776:stage0|perm41774:instPerm46329|switch:in_sw_0_0|y0[27]~10     ; 0                 ; 6       ;
;      - dft_top:dft_top_instance|rc41776:stage0|perm41774:instPerm46329|switch:in_sw_0_0|y1[27]~10     ; 0                 ; 6       ;
; X2[4]                                                                                                 ;                   ;         ;
;      - dft_top:dft_top_instance|rc41776:stage0|perm41774:instPerm46329|switch:in_sw_0_0|y0[26]~11     ; 0                 ; 6       ;
;      - dft_top:dft_top_instance|rc41776:stage0|perm41774:instPerm46329|switch:in_sw_0_0|y1[26]~11     ; 0                 ; 6       ;
; X0[4]                                                                                                 ;                   ;         ;
;      - dft_top:dft_top_instance|rc41776:stage0|perm41774:instPerm46329|switch:in_sw_0_0|y0[26]~11     ; 0                 ; 6       ;
;      - dft_top:dft_top_instance|rc41776:stage0|perm41774:instPerm46329|switch:in_sw_0_0|y1[26]~11     ; 0                 ; 6       ;
; X2[3]                                                                                                 ;                   ;         ;
;      - dft_top:dft_top_instance|rc41776:stage0|perm41774:instPerm46329|switch:in_sw_0_0|y0[25]~12     ; 0                 ; 6       ;
;      - dft_top:dft_top_instance|rc41776:stage0|perm41774:instPerm46329|switch:in_sw_0_0|y1[25]~12     ; 0                 ; 6       ;
; X0[3]                                                                                                 ;                   ;         ;
;      - dft_top:dft_top_instance|rc41776:stage0|perm41774:instPerm46329|switch:in_sw_0_0|y0[25]~12     ; 0                 ; 6       ;
;      - dft_top:dft_top_instance|rc41776:stage0|perm41774:instPerm46329|switch:in_sw_0_0|y1[25]~12     ; 0                 ; 6       ;
; X2[2]                                                                                                 ;                   ;         ;
;      - dft_top:dft_top_instance|rc41776:stage0|perm41774:instPerm46329|switch:in_sw_0_0|y0[24]~13     ; 0                 ; 6       ;
;      - dft_top:dft_top_instance|rc41776:stage0|perm41774:instPerm46329|switch:in_sw_0_0|y1[24]~13     ; 0                 ; 6       ;
; X0[2]                                                                                                 ;                   ;         ;
;      - dft_top:dft_top_instance|rc41776:stage0|perm41774:instPerm46329|switch:in_sw_0_0|y0[24]~13     ; 0                 ; 6       ;
;      - dft_top:dft_top_instance|rc41776:stage0|perm41774:instPerm46329|switch:in_sw_0_0|y1[24]~13     ; 0                 ; 6       ;
; X3[11]                                                                                                ;                   ;         ;
;      - dft_top:dft_top_instance|rc41776:stage0|perm41774:instPerm46329|switch:in_sw_0_0|y0[21]~14     ; 0                 ; 6       ;
;      - dft_top:dft_top_instance|rc41776:stage0|perm41774:instPerm46329|switch:in_sw_0_0|y1[21]~14     ; 0                 ; 6       ;
; X1[11]                                                                                                ;                   ;         ;
;      - dft_top:dft_top_instance|rc41776:stage0|perm41774:instPerm46329|switch:in_sw_0_0|y0[21]~14     ; 0                 ; 6       ;
;      - dft_top:dft_top_instance|rc41776:stage0|perm41774:instPerm46329|switch:in_sw_0_0|y1[21]~14     ; 0                 ; 6       ;
; X3[10]                                                                                                ;                   ;         ;
;      - dft_top:dft_top_instance|rc41776:stage0|perm41774:instPerm46329|switch:in_sw_0_0|y0[20]~15     ; 0                 ; 6       ;
;      - dft_top:dft_top_instance|rc41776:stage0|perm41774:instPerm46329|switch:in_sw_0_0|y1[20]~15     ; 0                 ; 6       ;
; X1[10]                                                                                                ;                   ;         ;
;      - dft_top:dft_top_instance|rc41776:stage0|perm41774:instPerm46329|switch:in_sw_0_0|y0[20]~15     ; 1                 ; 6       ;
;      - dft_top:dft_top_instance|rc41776:stage0|perm41774:instPerm46329|switch:in_sw_0_0|y1[20]~15     ; 1                 ; 6       ;
; X3[9]                                                                                                 ;                   ;         ;
;      - dft_top:dft_top_instance|rc41776:stage0|perm41774:instPerm46329|switch:in_sw_0_0|y0[19]~16     ; 1                 ; 6       ;
;      - dft_top:dft_top_instance|rc41776:stage0|perm41774:instPerm46329|switch:in_sw_0_0|y1[19]~16     ; 1                 ; 6       ;
; X1[9]                                                                                                 ;                   ;         ;
;      - dft_top:dft_top_instance|rc41776:stage0|perm41774:instPerm46329|switch:in_sw_0_0|y0[19]~16     ; 0                 ; 6       ;
;      - dft_top:dft_top_instance|rc41776:stage0|perm41774:instPerm46329|switch:in_sw_0_0|y1[19]~16     ; 0                 ; 6       ;
; X3[8]                                                                                                 ;                   ;         ;
;      - dft_top:dft_top_instance|rc41776:stage0|perm41774:instPerm46329|switch:in_sw_0_0|y0[18]~17     ; 0                 ; 6       ;
;      - dft_top:dft_top_instance|rc41776:stage0|perm41774:instPerm46329|switch:in_sw_0_0|y1[18]~17     ; 0                 ; 6       ;
; X1[8]                                                                                                 ;                   ;         ;
;      - dft_top:dft_top_instance|rc41776:stage0|perm41774:instPerm46329|switch:in_sw_0_0|y0[18]~17     ; 1                 ; 6       ;
;      - dft_top:dft_top_instance|rc41776:stage0|perm41774:instPerm46329|switch:in_sw_0_0|y1[18]~17     ; 1                 ; 6       ;
; X3[7]                                                                                                 ;                   ;         ;
;      - dft_top:dft_top_instance|rc41776:stage0|perm41774:instPerm46329|switch:in_sw_0_0|y0[17]~18     ; 0                 ; 6       ;
;      - dft_top:dft_top_instance|rc41776:stage0|perm41774:instPerm46329|switch:in_sw_0_0|y1[17]~18     ; 0                 ; 6       ;
; X1[7]                                                                                                 ;                   ;         ;
;      - dft_top:dft_top_instance|rc41776:stage0|perm41774:instPerm46329|switch:in_sw_0_0|y0[17]~18     ; 1                 ; 6       ;
;      - dft_top:dft_top_instance|rc41776:stage0|perm41774:instPerm46329|switch:in_sw_0_0|y1[17]~18     ; 1                 ; 6       ;
; X3[6]                                                                                                 ;                   ;         ;
;      - dft_top:dft_top_instance|rc41776:stage0|perm41774:instPerm46329|switch:in_sw_0_0|y0[16]~19     ; 0                 ; 6       ;
;      - dft_top:dft_top_instance|rc41776:stage0|perm41774:instPerm46329|switch:in_sw_0_0|y1[16]~19     ; 0                 ; 6       ;
; X1[6]                                                                                                 ;                   ;         ;
;      - dft_top:dft_top_instance|rc41776:stage0|perm41774:instPerm46329|switch:in_sw_0_0|y0[16]~19     ; 0                 ; 6       ;
;      - dft_top:dft_top_instance|rc41776:stage0|perm41774:instPerm46329|switch:in_sw_0_0|y1[16]~19     ; 0                 ; 6       ;
; X3[5]                                                                                                 ;                   ;         ;
;      - dft_top:dft_top_instance|rc41776:stage0|perm41774:instPerm46329|switch:in_sw_0_0|y0[15]~20     ; 0                 ; 6       ;
;      - dft_top:dft_top_instance|rc41776:stage0|perm41774:instPerm46329|switch:in_sw_0_0|y1[15]~20     ; 0                 ; 6       ;
; X1[5]                                                                                                 ;                   ;         ;
;      - dft_top:dft_top_instance|rc41776:stage0|perm41774:instPerm46329|switch:in_sw_0_0|y0[15]~20     ; 0                 ; 6       ;
;      - dft_top:dft_top_instance|rc41776:stage0|perm41774:instPerm46329|switch:in_sw_0_0|y1[15]~20     ; 0                 ; 6       ;
; X3[4]                                                                                                 ;                   ;         ;
;      - dft_top:dft_top_instance|rc41776:stage0|perm41774:instPerm46329|switch:in_sw_0_0|y0[14]~21     ; 0                 ; 6       ;
;      - dft_top:dft_top_instance|rc41776:stage0|perm41774:instPerm46329|switch:in_sw_0_0|y1[14]~21     ; 0                 ; 6       ;
; X1[4]                                                                                                 ;                   ;         ;
;      - dft_top:dft_top_instance|rc41776:stage0|perm41774:instPerm46329|switch:in_sw_0_0|y0[14]~21     ; 1                 ; 6       ;
;      - dft_top:dft_top_instance|rc41776:stage0|perm41774:instPerm46329|switch:in_sw_0_0|y1[14]~21     ; 1                 ; 6       ;
; X3[3]                                                                                                 ;                   ;         ;
;      - dft_top:dft_top_instance|rc41776:stage0|perm41774:instPerm46329|switch:in_sw_0_0|y0[13]~22     ; 0                 ; 6       ;
;      - dft_top:dft_top_instance|rc41776:stage0|perm41774:instPerm46329|switch:in_sw_0_0|y1[13]~22     ; 0                 ; 6       ;
; X1[3]                                                                                                 ;                   ;         ;
;      - dft_top:dft_top_instance|rc41776:stage0|perm41774:instPerm46329|switch:in_sw_0_0|y0[13]~22     ; 0                 ; 6       ;
;      - dft_top:dft_top_instance|rc41776:stage0|perm41774:instPerm46329|switch:in_sw_0_0|y1[13]~22     ; 0                 ; 6       ;
; X3[2]                                                                                                 ;                   ;         ;
;      - dft_top:dft_top_instance|rc41776:stage0|perm41774:instPerm46329|switch:in_sw_0_0|y0[12]~23     ; 1                 ; 6       ;
;      - dft_top:dft_top_instance|rc41776:stage0|perm41774:instPerm46329|switch:in_sw_0_0|y1[12]~23     ; 1                 ; 6       ;
; X1[2]                                                                                                 ;                   ;         ;
;      - dft_top:dft_top_instance|rc41776:stage0|perm41774:instPerm46329|switch:in_sw_0_0|y0[12]~23     ; 1                 ; 6       ;
;      - dft_top:dft_top_instance|rc41776:stage0|perm41774:instPerm46329|switch:in_sw_0_0|y1[12]~23     ; 1                 ; 6       ;
+-------------------------------------------------------------------------------------------------------+-------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                                                                                                                                                 ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+---------------------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                                                                                                      ; Location           ; Fan-Out ; Usage                                 ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+---------------------------------------+--------+----------------------+------------------+---------------------------+
; clk                                                                                                                                                                                                                                       ; PIN_P2             ; 620     ; Clock                                 ; yes    ; Global Clock         ; GCLK3            ; --                        ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|count[1]~33                                                                                                                                                                     ; LCCOMB_X48_Y39_N14 ; 11      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|i1[1]~1                                                                                                                                                                         ; LCCOMB_X40_Y39_N30 ; 13      ; Clock enable, Sync. clear             ; no     ; --                   ; --               ; --                        ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|s3[6]~12                                                                                                                                                                        ; LCCOMB_X48_Y39_N0  ; 49      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|altshift_taps:X1_rtl_0|shift_taps_mkm:auto_generated|cntr_4mf:cntr1|cout_actual ; LCCOMB_X57_Y38_N2  ; 4       ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|i2[4]~12                                                                                                          ; LCCOMB_X39_Y34_N10 ; 10      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|rc46097:instrc46352|perm46095:instPerm46360|inCount[7]~14                                                                                      ; LCCOMB_X42_Y38_N20 ; 10      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|rc46097:instrc46352|perm46095:instPerm46360|outCount_for_rd_addr[1]~12                                                                         ; LCCOMB_X43_Y38_N26 ; 10      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|rc46097:instrc46352|perm46095:instPerm46360|outCount_for_rd_data[1]~30                                                                         ; LCCOMB_X43_Y40_N22 ; 10      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; dft_top:dft_top_instance|rc41776:stage0|perm41774:instPerm46329|inCount[3]~10                                                                                                                                                             ; LCCOMB_X61_Y40_N14 ; 10      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; dft_top:dft_top_instance|rc41776:stage0|perm41774:instPerm46329|outCount_for_rd_addr[8]~12                                                                                                                                                ; LCCOMB_X60_Y39_N28 ; 10      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; dft_top:dft_top_instance|rc41776:stage0|perm41774:instPerm46329|outCount_for_rd_data[2]~30                                                                                                                                                ; LCCOMB_X59_Y40_N0  ; 10      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; reset                                                                                                                                                                                                                                     ; PIN_P1             ; 346     ; Clock enable, Sync. clear, Sync. load ; no     ; --                   ; --               ; --                        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+---------------------------------------+--------+----------------------+------------------+---------------------------+


+-------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                     ;
+------+----------+---------+----------------------+------------------+---------------------------+
; Name ; Location ; Fan-Out ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+------+----------+---------+----------------------+------------------+---------------------------+
; clk  ; PIN_P2   ; 620     ; Global Clock         ; GCLK3            ; --                        ;
+------+----------+---------+----------------------+------------------+---------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                                                                                                                                                                                                                              ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Name                                                                                                                                                                                                                                                               ; Fan-Out ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; reset                                                                                                                                                                                                                                                              ; 346     ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|rc46097:instrc46352|perm46095:instPerm46360|outCount_for_rd_data[9]                                                                                                     ; 97      ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|rc46097:instrc46352|perm46095:instPerm46360|inCount[0]                                                                                                                  ; 64      ;
; dft_top:dft_top_instance|rc41776:stage0|perm41774:instPerm46329|inCount[9]                                                                                                                                                                                         ; 63      ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|s3[6]~12                                                                                                                                                                                                 ; 49      ;
; dft_top:dft_top_instance|rc41776:stage0|perm41774:instPerm46329|outCount_for_rd_data[9]                                                                                                                                                                            ; 49      ;
; dft_top:dft_top_instance|rc41776:stage0|perm41774:instPerm46329|inCount[1]                                                                                                                                                                                         ; 29      ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|rc46097:instrc46352|perm46095:instPerm46360|inCount[3]                                                                                                                  ; 28      ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|rc46097:instrc46352|perm46095:instPerm46360|inCount[2]                                                                                                                  ; 28      ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|rc46097:instrc46352|perm46095:instPerm46360|inCount[1]                                                                                                                  ; 28      ;
; dft_top:dft_top_instance|rc41776:stage0|perm41774:instPerm46329|inCount[2]                                                                                                                                                                                         ; 27      ;
; dft_top:dft_top_instance|rc41776:stage0|perm41774:instPerm46329|inCount[3]                                                                                                                                                                                         ; 27      ;
; dft_top:dft_top_instance|rc41776:stage0|perm41774:instPerm46329|inCount[5]                                                                                                                                                                                         ; 27      ;
; dft_top:dft_top_instance|rc41776:stage0|perm41774:instPerm46329|inCount[0]                                                                                                                                                                                         ; 27      ;
; dft_top:dft_top_instance|rc41776:stage0|perm41774:instPerm46329|inCount[4]                                                                                                                                                                                         ; 27      ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|rc46097:instrc46352|perm46095:instPerm46360|inCount[9]                                                                                                                  ; 27      ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|rc46097:instrc46352|perm46095:instPerm46360|inCount[8]                                                                                                                  ; 27      ;
; dft_top:dft_top_instance|rc41776:stage0|perm41774:instPerm46329|inCount[6]                                                                                                                                                                                         ; 26      ;
; dft_top:dft_top_instance|rc41776:stage0|perm41774:instPerm46329|inCount[7]                                                                                                                                                                                         ; 26      ;
; dft_top:dft_top_instance|rc41776:stage0|perm41774:instPerm46329|inCount[8]                                                                                                                                                                                         ; 26      ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|rc46097:instrc46352|perm46095:instPerm46360|inCount[7]                                                                                                                  ; 26      ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|rc46097:instrc46352|perm46095:instPerm46360|inCount[6]                                                                                                                  ; 26      ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|rc46097:instrc46352|perm46095:instPerm46360|inCount[5]                                                                                                                  ; 26      ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|rc46097:instrc46352|perm46095:instPerm46360|inCount[4]                                                                                                                  ; 26      ;
; dft_top:dft_top_instance|rc41776:stage0|perm41774:instPerm46329|outFlip0                                                                                                                                                                                           ; 25      ;
; dft_top:dft_top_instance|rc41776:stage0|perm41774:instPerm46329|outCount_for_rd_addr[9]                                                                                                                                                                            ; 25      ;
; dft_top:dft_top_instance|rc41776:stage0|perm41774:instPerm46329|outCount_for_rd_addr[8]                                                                                                                                                                            ; 25      ;
; dft_top:dft_top_instance|rc41776:stage0|perm41774:instPerm46329|outCount_for_rd_addr[7]                                                                                                                                                                            ; 25      ;
; dft_top:dft_top_instance|rc41776:stage0|perm41774:instPerm46329|outCount_for_rd_addr[6]                                                                                                                                                                            ; 25      ;
; dft_top:dft_top_instance|rc41776:stage0|perm41774:instPerm46329|outCount_for_rd_addr[5]                                                                                                                                                                            ; 25      ;
; dft_top:dft_top_instance|rc41776:stage0|perm41774:instPerm46329|outCount_for_rd_addr[4]                                                                                                                                                                            ; 25      ;
; dft_top:dft_top_instance|rc41776:stage0|perm41774:instPerm46329|outCount_for_rd_addr[3]                                                                                                                                                                            ; 25      ;
; dft_top:dft_top_instance|rc41776:stage0|perm41774:instPerm46329|outCount_for_rd_addr[2]                                                                                                                                                                            ; 25      ;
; dft_top:dft_top_instance|rc41776:stage0|perm41774:instPerm46329|outCount_for_rd_addr[1]                                                                                                                                                                            ; 25      ;
; dft_top:dft_top_instance|rc41776:stage0|perm41774:instPerm46329|outCount_for_rd_addr[0]                                                                                                                                                                            ; 25      ;
; dft_top:dft_top_instance|rc41776:stage0|perm41774:instPerm46329|inFlip0                                                                                                                                                                                            ; 25      ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|rc46097:instrc46352|perm46095:instPerm46360|outFlip0                                                                                                                    ; 25      ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|rc46097:instrc46352|perm46095:instPerm46360|outCount_for_rd_addr[9]                                                                                                     ; 25      ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|rc46097:instrc46352|perm46095:instPerm46360|outCount_for_rd_addr[8]                                                                                                     ; 25      ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|rc46097:instrc46352|perm46095:instPerm46360|outCount_for_rd_addr[7]                                                                                                     ; 25      ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|rc46097:instrc46352|perm46095:instPerm46360|outCount_for_rd_addr[6]                                                                                                     ; 25      ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|rc46097:instrc46352|perm46095:instPerm46360|outCount_for_rd_addr[5]                                                                                                     ; 25      ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|rc46097:instrc46352|perm46095:instPerm46360|outCount_for_rd_addr[4]                                                                                                     ; 25      ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|rc46097:instrc46352|perm46095:instPerm46360|outCount_for_rd_addr[3]                                                                                                     ; 25      ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|rc46097:instrc46352|perm46095:instPerm46360|outCount_for_rd_addr[2]                                                                                                     ; 25      ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|rc46097:instrc46352|perm46095:instPerm46360|outCount_for_rd_addr[1]                                                                                                     ; 25      ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|rc46097:instrc46352|perm46095:instPerm46360|outCount_for_rd_addr[0]                                                                                                     ; 25      ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|rc46097:instrc46352|perm46095:instPerm46360|inFlip0                                                                                                                     ; 25      ;
; magnitude:magnitude_inst|min:m4|LessThan0~22                                                                                                                                                                                                                       ; 24      ;
; magnitude:magnitude_inst|min:m3|LessThan0~22                                                                                                                                                                                                                       ; 24      ;
; next                                                                                                                                                                                                                                                               ; 16      ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|Y2[11]                                                                                                                                                                                                   ; 15      ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|Y0[11]                                                                                                                                                                                                   ; 15      ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|Y3[11]                                                                                                                                                                                                   ; 14      ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|Y1[11]                                                                                                                                                                                                   ; 14      ;
; dft_top:dft_top_instance|rc41776:stage0|perm41774:instPerm46329|nextReg:nextReg_46334|Equal0~3                                                                                                                                                                     ; 13      ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|i1[1]~1                                                                                                                                                                                                  ; 13      ;
; dft_top:dft_top_instance|rc41776:stage0|perm41774:instPerm46329|inCount[9]~_wirecell                                                                                                                                                                               ; 12      ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|rc46097:instrc46352|perm46095:instPerm46360|inCount[0]~_wirecell                                                                                                        ; 12      ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|count[1]~33                                                                                                                                                                                              ; 11      ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|i2[4]~12                                                                                                                                   ; 10      ;
; dft_top:dft_top_instance|rc41776:stage0|perm41774:instPerm46329|outCount_for_rd_addr[8]~12                                                                                                                                                                         ; 10      ;
; dft_top:dft_top_instance|rc41776:stage0|perm41774:instPerm46329|outCount_for_rd_data[2]~30                                                                                                                                                                         ; 10      ;
; dft_top:dft_top_instance|rc41776:stage0|perm41774:instPerm46329|inCount[3]~10                                                                                                                                                                                      ; 10      ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|rc46097:instrc46352|perm46095:instPerm46360|outCount_for_rd_addr[1]~12                                                                                                  ; 10      ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|rc46097:instrc46352|perm46095:instPerm46360|inCount[7]~14                                                                                                               ; 10      ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|rc46097:instrc46352|perm46095:instPerm46360|outCount_for_rd_data[1]~30                                                                                                  ; 10      ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|i1[2]                                                                                                    ; 9       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|iri_state.10                                                                                                                                                                                             ; 9       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|i1[4]                                                                                                    ; 8       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|i1[3]                                                                                                    ; 8       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|i1[1]                                                                                                    ; 6       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|subfxp:sub41829|res[0][9]                                                                                ; 6       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|subfxp:sub41829|res[0][8]                                                                                ; 6       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|subfxp:sub41829|res[0][7]                                                                                ; 6       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|subfxp:sub41829|res[0][6]                                                                                ; 6       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|subfxp:sub41829|res[0][5]                                                                                ; 6       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|subfxp:sub41829|res[0][4]                                                                                ; 6       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|subfxp:sub41829|res[0][3]                                                                                ; 6       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|subfxp:sub41829|res[0][2]                                                                                ; 6       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|subfxp:sub41829|res[0][1]                                                                                ; 6       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|subfxp:sub41829|res[0][0]                                                                                ; 6       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|iri_state.01                                                                                                                                                                                             ; 6       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|i1[0]                                                                                                                                                                                                    ; 6       ;
; ~GND                                                                                                                                                                                                                                                               ; 4       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|altshift_taps:X1_rtl_0|shift_taps_mkm:auto_generated|cntr_4mf:cntr1|cout_actual                          ; 4       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|codeBlock46016:codeBlockIsnt46351|X3[11]                                                                                                                                ; 4       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|codeBlock46016:codeBlockIsnt46351|X2[11]                                                                                                                                ; 4       ;
; dft_top:dft_top_instance|rc41776:stage0|perm41774:instPerm46329|shiftRegFIFO:shiftFIFO_46337|mem[1][0]                                                                                                                                                             ; 4       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|rc46097:instrc46352|perm46095:instPerm46360|Equal1~0                                                                                                                    ; 4       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|rc46097:instrc46352|perm46095:instPerm46360|z_0_0[1]                                                                                                                    ; 4       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|rc46097:instrc46352|perm46095:instPerm46360|z_0_1[1]                                                                                                                    ; 4       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|rc46097:instrc46352|perm46095:instPerm46360|z_0_0[2]                                                                                                                    ; 4       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|rc46097:instrc46352|perm46095:instPerm46360|z_0_1[2]                                                                                                                    ; 4       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|rc46097:instrc46352|perm46095:instPerm46360|z_0_0[3]                                                                                                                    ; 4       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|rc46097:instrc46352|perm46095:instPerm46360|z_0_1[3]                                                                                                                    ; 4       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|rc46097:instrc46352|perm46095:instPerm46360|z_0_0[4]                                                                                                                    ; 4       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|rc46097:instrc46352|perm46095:instPerm46360|z_0_1[4]                                                                                                                    ; 4       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|rc46097:instrc46352|perm46095:instPerm46360|z_0_0[5]                                                                                                                    ; 4       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|rc46097:instrc46352|perm46095:instPerm46360|z_0_1[5]                                                                                                                    ; 4       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|rc46097:instrc46352|perm46095:instPerm46360|z_0_0[6]                                                                                                                    ; 4       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|rc46097:instrc46352|perm46095:instPerm46360|z_0_1[6]                                                                                                                    ; 4       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|rc46097:instrc46352|perm46095:instPerm46360|z_0_0[7]                                                                                                                    ; 4       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|rc46097:instrc46352|perm46095:instPerm46360|z_0_1[7]                                                                                                                    ; 4       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|rc46097:instrc46352|perm46095:instPerm46360|z_0_0[8]                                                                                                                    ; 4       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|rc46097:instrc46352|perm46095:instPerm46360|z_0_1[8]                                                                                                                    ; 4       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|rc46097:instrc46352|perm46095:instPerm46360|z_0_0[9]                                                                                                                    ; 4       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|rc46097:instrc46352|perm46095:instPerm46360|z_0_1[9]                                                                                                                    ; 4       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|rc46097:instrc46352|perm46095:instPerm46360|z_0_0[10]                                                                                                                   ; 4       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|rc46097:instrc46352|perm46095:instPerm46360|z_0_1[10]                                                                                                                   ; 4       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|rc46097:instrc46352|perm46095:instPerm46360|z_0_0[11]                                                                                                                   ; 4       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|rc46097:instrc46352|perm46095:instPerm46360|z_0_1[11]                                                                                                                   ; 4       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|rc46097:instrc46352|perm46095:instPerm46360|z_0_0[13]                                                                                                                   ; 4       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|rc46097:instrc46352|perm46095:instPerm46360|z_0_1[13]                                                                                                                   ; 4       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|rc46097:instrc46352|perm46095:instPerm46360|z_0_0[14]                                                                                                                   ; 4       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|rc46097:instrc46352|perm46095:instPerm46360|z_0_1[14]                                                                                                                   ; 4       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|rc46097:instrc46352|perm46095:instPerm46360|z_0_0[15]                                                                                                                   ; 4       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|rc46097:instrc46352|perm46095:instPerm46360|z_0_1[15]                                                                                                                   ; 4       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|rc46097:instrc46352|perm46095:instPerm46360|z_0_0[16]                                                                                                                   ; 4       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|rc46097:instrc46352|perm46095:instPerm46360|z_0_1[16]                                                                                                                   ; 4       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|rc46097:instrc46352|perm46095:instPerm46360|z_0_0[17]                                                                                                                   ; 4       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|rc46097:instrc46352|perm46095:instPerm46360|z_0_1[17]                                                                                                                   ; 4       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|rc46097:instrc46352|perm46095:instPerm46360|z_0_0[18]                                                                                                                   ; 4       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|rc46097:instrc46352|perm46095:instPerm46360|z_0_1[18]                                                                                                                   ; 4       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|rc46097:instrc46352|perm46095:instPerm46360|z_0_0[19]                                                                                                                   ; 4       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|rc46097:instrc46352|perm46095:instPerm46360|z_0_1[19]                                                                                                                   ; 4       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|rc46097:instrc46352|perm46095:instPerm46360|z_0_0[20]                                                                                                                   ; 4       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|rc46097:instrc46352|perm46095:instPerm46360|z_0_1[20]                                                                                                                   ; 4       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|rc46097:instrc46352|perm46095:instPerm46360|z_0_0[21]                                                                                                                   ; 4       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|rc46097:instrc46352|perm46095:instPerm46360|z_0_1[21]                                                                                                                   ; 4       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|rc46097:instrc46352|perm46095:instPerm46360|z_0_0[22]                                                                                                                   ; 4       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|rc46097:instrc46352|perm46095:instPerm46360|z_0_1[22]                                                                                                                   ; 4       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|rc46097:instrc46352|perm46095:instPerm46360|z_0_0[23]                                                                                                                   ; 4       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|rc46097:instrc46352|perm46095:instPerm46360|z_0_1[23]                                                                                                                   ; 4       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|rc46097:instrc46352|perm46095:instPerm46360|z_0_0[12]                                                                                                                   ; 4       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|rc46097:instrc46352|perm46095:instPerm46360|z_0_1[12]                                                                                                                   ; 4       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|rc46097:instrc46352|perm46095:instPerm46360|z_0_0[0]                                                                                                                    ; 4       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|rc46097:instrc46352|perm46095:instPerm46360|z_0_1[0]                                                                                                                    ; 4       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|Y2[0]                                                                                                                                                                                                    ; 4       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|Y3[0]                                                                                                                                                                                                    ; 4       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|Y0[0]                                                                                                                                                                                                    ; 4       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|Y1[0]                                                                                                                                                                                                    ; 4       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|altshift_taps:X3_rtl_0|shift_taps_ajm:auto_generated|cntr_nkf:cntr1|current_reg_q_w[2]                   ; 4       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|altshift_taps:X3_rtl_0|shift_taps_ajm:auto_generated|cntr_nkf:cntr1|current_reg_q_w[1]                   ; 4       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|altshift_taps:X3_rtl_0|shift_taps_ajm:auto_generated|cntr_nkf:cntr1|current_reg_q_w[0]                   ; 4       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|altshift_taps:X1_rtl_0|shift_taps_mkm:auto_generated|cntr_4mf:cntr1|safe_q[3]                            ; 4       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|altshift_taps:X1_rtl_0|shift_taps_mkm:auto_generated|cntr_4mf:cntr1|safe_q[2]                            ; 4       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|altshift_taps:X1_rtl_0|shift_taps_mkm:auto_generated|cntr_4mf:cntr1|safe_q[1]                            ; 4       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|altshift_taps:X1_rtl_0|shift_taps_mkm:auto_generated|cntr_4mf:cntr1|safe_q[0]                            ; 4       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|altshift_taps:X1_rtl_0|shift_taps_mkm:auto_generated|altsyncram_ec81:altsyncram2|ram_block3a12           ; 4       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|altshift_taps:X1_rtl_0|shift_taps_mkm:auto_generated|altsyncram_ec81:altsyncram2|ram_block3a0            ; 4       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|i1[2]                                                                                                                                                                                                    ; 4       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|i1[4]                                                                                                                                                                                                    ; 4       ;
; magnitude:magnitude_inst|toPositive:p3|Add0~22                                                                                                                                                                                                                     ; 4       ;
; magnitude:magnitude_inst|toPositive:p1|Add0~22                                                                                                                                                                                                                     ; 4       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|ShiftLeft0~9                                                                                             ; 3       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|i1[0]                                                                                                    ; 3       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|ShiftLeft0~8                                                                                             ; 3       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|altshift_taps:X3_rtl_0|shift_taps_ajm:auto_generated|cntr_nkf:cntr1|cout_actual                          ; 3       ;
; dft_top:dft_top_instance|rc41776:stage0|perm41774:instPerm46329|Equal0~1                                                                                                                                                                                           ; 3       ;
; dft_top:dft_top_instance|rc41776:stage0|perm41774:instPerm46329|Equal0~0                                                                                                                                                                                           ; 3       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|rc46097:instrc46352|perm46095:instPerm46360|Equal1~1                                                                                                                    ; 3       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|LessThan1~0                                                                                                                                                                                              ; 3       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|i1[3]                                                                                                                                                                                                    ; 3       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|i1[1]                                                                                                                                                                                                    ; 3       ;
; magnitude:magnitude_inst|toPositive:p4|out[2]~9                                                                                                                                                                                                                    ; 3       ;
; magnitude:magnitude_inst|toPositive:p3|out[2]~9                                                                                                                                                                                                                    ; 3       ;
; magnitude:magnitude_inst|toPositive:p4|out[3]~8                                                                                                                                                                                                                    ; 3       ;
; magnitude:magnitude_inst|toPositive:p3|out[3]~8                                                                                                                                                                                                                    ; 3       ;
; magnitude:magnitude_inst|toPositive:p4|out[4]~7                                                                                                                                                                                                                    ; 3       ;
; magnitude:magnitude_inst|toPositive:p3|out[4]~7                                                                                                                                                                                                                    ; 3       ;
; magnitude:magnitude_inst|toPositive:p4|out[5]~6                                                                                                                                                                                                                    ; 3       ;
; magnitude:magnitude_inst|toPositive:p3|out[5]~6                                                                                                                                                                                                                    ; 3       ;
; magnitude:magnitude_inst|toPositive:p4|out[6]~5                                                                                                                                                                                                                    ; 3       ;
; magnitude:magnitude_inst|toPositive:p3|out[6]~5                                                                                                                                                                                                                    ; 3       ;
; magnitude:magnitude_inst|toPositive:p4|out[7]~4                                                                                                                                                                                                                    ; 3       ;
; magnitude:magnitude_inst|toPositive:p3|out[7]~4                                                                                                                                                                                                                    ; 3       ;
; magnitude:magnitude_inst|toPositive:p4|out[8]~3                                                                                                                                                                                                                    ; 3       ;
; magnitude:magnitude_inst|toPositive:p3|out[8]~3                                                                                                                                                                                                                    ; 3       ;
; magnitude:magnitude_inst|toPositive:p4|out[9]~2                                                                                                                                                                                                                    ; 3       ;
; magnitude:magnitude_inst|toPositive:p3|out[9]~2                                                                                                                                                                                                                    ; 3       ;
; magnitude:magnitude_inst|toPositive:p4|out[10]~1                                                                                                                                                                                                                   ; 3       ;
; magnitude:magnitude_inst|toPositive:p3|out[10]~1                                                                                                                                                                                                                   ; 3       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|Y3[1]                                                                                                                                                                                                    ; 3       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|Y3[2]                                                                                                                                                                                                    ; 3       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|Y3[3]                                                                                                                                                                                                    ; 3       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|Y3[4]                                                                                                                                                                                                    ; 3       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|Y3[5]                                                                                                                                                                                                    ; 3       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|Y3[6]                                                                                                                                                                                                    ; 3       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|Y3[7]                                                                                                                                                                                                    ; 3       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|Y3[8]                                                                                                                                                                                                    ; 3       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|Y3[9]                                                                                                                                                                                                    ; 3       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|Y3[10]                                                                                                                                                                                                   ; 3       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|Y2[1]                                                                                                                                                                                                    ; 3       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|Y2[2]                                                                                                                                                                                                    ; 3       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|Y2[3]                                                                                                                                                                                                    ; 3       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|Y2[4]                                                                                                                                                                                                    ; 3       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|Y2[5]                                                                                                                                                                                                    ; 3       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|Y2[6]                                                                                                                                                                                                    ; 3       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|Y2[7]                                                                                                                                                                                                    ; 3       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|Y2[8]                                                                                                                                                                                                    ; 3       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|Y2[9]                                                                                                                                                                                                    ; 3       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|Y2[10]                                                                                                                                                                                                   ; 3       ;
; magnitude:magnitude_inst|toPositive:p2|out[2]~9                                                                                                                                                                                                                    ; 3       ;
; magnitude:magnitude_inst|toPositive:p1|out[2]~9                                                                                                                                                                                                                    ; 3       ;
; magnitude:magnitude_inst|toPositive:p2|out[3]~8                                                                                                                                                                                                                    ; 3       ;
; magnitude:magnitude_inst|toPositive:p1|out[3]~8                                                                                                                                                                                                                    ; 3       ;
; magnitude:magnitude_inst|toPositive:p2|out[4]~7                                                                                                                                                                                                                    ; 3       ;
; magnitude:magnitude_inst|toPositive:p1|out[4]~7                                                                                                                                                                                                                    ; 3       ;
; magnitude:magnitude_inst|toPositive:p2|out[5]~6                                                                                                                                                                                                                    ; 3       ;
; magnitude:magnitude_inst|toPositive:p1|out[5]~6                                                                                                                                                                                                                    ; 3       ;
; magnitude:magnitude_inst|toPositive:p2|out[6]~5                                                                                                                                                                                                                    ; 3       ;
; magnitude:magnitude_inst|toPositive:p1|out[6]~5                                                                                                                                                                                                                    ; 3       ;
; magnitude:magnitude_inst|toPositive:p2|out[7]~4                                                                                                                                                                                                                    ; 3       ;
; magnitude:magnitude_inst|toPositive:p1|out[7]~4                                                                                                                                                                                                                    ; 3       ;
; magnitude:magnitude_inst|toPositive:p2|out[8]~3                                                                                                                                                                                                                    ; 3       ;
; magnitude:magnitude_inst|toPositive:p1|out[8]~3                                                                                                                                                                                                                    ; 3       ;
; magnitude:magnitude_inst|toPositive:p2|out[9]~2                                                                                                                                                                                                                    ; 3       ;
; magnitude:magnitude_inst|toPositive:p1|out[9]~2                                                                                                                                                                                                                    ; 3       ;
; magnitude:magnitude_inst|toPositive:p2|out[10]~1                                                                                                                                                                                                                   ; 3       ;
; magnitude:magnitude_inst|toPositive:p1|out[10]~1                                                                                                                                                                                                                   ; 3       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|Y1[1]                                                                                                                                                                                                    ; 3       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|Y1[2]                                                                                                                                                                                                    ; 3       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|Y1[3]                                                                                                                                                                                                    ; 3       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|Y1[4]                                                                                                                                                                                                    ; 3       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|Y1[5]                                                                                                                                                                                                    ; 3       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|Y1[6]                                                                                                                                                                                                    ; 3       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|Y1[7]                                                                                                                                                                                                    ; 3       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|Y1[8]                                                                                                                                                                                                    ; 3       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|Y1[9]                                                                                                                                                                                                    ; 3       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|Y1[10]                                                                                                                                                                                                   ; 3       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|Y0[1]                                                                                                                                                                                                    ; 3       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|Y0[2]                                                                                                                                                                                                    ; 3       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|Y0[3]                                                                                                                                                                                                    ; 3       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|Y0[4]                                                                                                                                                                                                    ; 3       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|Y0[5]                                                                                                                                                                                                    ; 3       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|Y0[6]                                                                                                                                                                                                    ; 3       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|Y0[7]                                                                                                                                                                                                    ; 3       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|Y0[8]                                                                                                                                                                                                    ; 3       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|Y0[9]                                                                                                                                                                                                    ; 3       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|Y0[10]                                                                                                                                                                                                   ; 3       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|i2[9]                                                                                                                                      ; 3       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|i2[8]                                                                                                                                      ; 3       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|i2[7]                                                                                                                                      ; 3       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|i2[6]                                                                                                                                      ; 3       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|i2[5]                                                                                                                                      ; 3       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|i2[4]                                                                                                                                      ; 3       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|i2[3]                                                                                                                                      ; 3       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|i2[2]                                                                                                                                      ; 3       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|i2[1]                                                                                                                                      ; 3       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|i2[0]                                                                                                                                      ; 3       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|cycle_count[10]                                                                                                                                                                                          ; 3       ;
; magnitude:magnitude_inst|toPositive:p4|Add0~22                                                                                                                                                                                                                     ; 3       ;
; magnitude:magnitude_inst|toPositive:p2|Add0~22                                                                                                                                                                                                                     ; 3       ;
; X1[2]                                                                                                                                                                                                                                                              ; 2       ;
; X3[2]                                                                                                                                                                                                                                                              ; 2       ;
; X1[3]                                                                                                                                                                                                                                                              ; 2       ;
; X3[3]                                                                                                                                                                                                                                                              ; 2       ;
; X1[4]                                                                                                                                                                                                                                                              ; 2       ;
; X3[4]                                                                                                                                                                                                                                                              ; 2       ;
; X1[5]                                                                                                                                                                                                                                                              ; 2       ;
; X3[5]                                                                                                                                                                                                                                                              ; 2       ;
; X1[6]                                                                                                                                                                                                                                                              ; 2       ;
; X3[6]                                                                                                                                                                                                                                                              ; 2       ;
; X1[7]                                                                                                                                                                                                                                                              ; 2       ;
; X3[7]                                                                                                                                                                                                                                                              ; 2       ;
; X1[8]                                                                                                                                                                                                                                                              ; 2       ;
; X3[8]                                                                                                                                                                                                                                                              ; 2       ;
; X1[9]                                                                                                                                                                                                                                                              ; 2       ;
; X3[9]                                                                                                                                                                                                                                                              ; 2       ;
; X1[10]                                                                                                                                                                                                                                                             ; 2       ;
; X3[10]                                                                                                                                                                                                                                                             ; 2       ;
; X1[11]                                                                                                                                                                                                                                                             ; 2       ;
; X3[11]                                                                                                                                                                                                                                                             ; 2       ;
; X0[2]                                                                                                                                                                                                                                                              ; 2       ;
; X2[2]                                                                                                                                                                                                                                                              ; 2       ;
; X0[3]                                                                                                                                                                                                                                                              ; 2       ;
; X2[3]                                                                                                                                                                                                                                                              ; 2       ;
; X0[4]                                                                                                                                                                                                                                                              ; 2       ;
; X2[4]                                                                                                                                                                                                                                                              ; 2       ;
; X0[5]                                                                                                                                                                                                                                                              ; 2       ;
; X2[5]                                                                                                                                                                                                                                                              ; 2       ;
; X0[6]                                                                                                                                                                                                                                                              ; 2       ;
; X2[6]                                                                                                                                                                                                                                                              ; 2       ;
; X0[7]                                                                                                                                                                                                                                                              ; 2       ;
; X2[7]                                                                                                                                                                                                                                                              ; 2       ;
; X0[8]                                                                                                                                                                                                                                                              ; 2       ;
; X2[8]                                                                                                                                                                                                                                                              ; 2       ;
; X0[9]                                                                                                                                                                                                                                                              ; 2       ;
; X2[9]                                                                                                                                                                                                                                                              ; 2       ;
; X0[10]                                                                                                                                                                                                                                                             ; 2       ;
; X2[10]                                                                                                                                                                                                                                                             ; 2       ;
; X0[11]                                                                                                                                                                                                                                                             ; 2       ;
; X2[11]                                                                                                                                                                                                                                                             ; 2       ;
; X0[0]                                                                                                                                                                                                                                                              ; 2       ;
; X2[0]                                                                                                                                                                                                                                                              ; 2       ;
; X0[1]                                                                                                                                                                                                                                                              ; 2       ;
; X2[1]                                                                                                                                                                                                                                                              ; 2       ;
; X1[0]                                                                                                                                                                                                                                                              ; 2       ;
; X3[0]                                                                                                                                                                                                                                                              ; 2       ;
; X1[1]                                                                                                                                                                                                                                                              ; 2       ;
; X3[1]                                                                                                                                                                                                                                                              ; 2       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|iri_state.00                                                                                                                                                                                             ; 2       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|tm22~11                                                                                                  ; 2       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|tm22~10                                                                                                  ; 2       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|tm22~9                                                                                                   ; 2       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|tm22~8                                                                                                   ; 2       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|tm22~7                                                                                                   ; 2       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|tm22~6                                                                                                   ; 2       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|tm22~5                                                                                                   ; 2       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|tm22~4                                                                                                   ; 2       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|tm22~3                                                                                                   ; 2       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|tm22~2                                                                                                   ; 2       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|tm22~1                                                                                                   ; 2       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|tm22~0                                                                                                   ; 2       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|tm8~11                                                                                                   ; 2       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|tm8~10                                                                                                   ; 2       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|tm8~9                                                                                                    ; 2       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|tm8~8                                                                                                    ; 2       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|tm8~7                                                                                                    ; 2       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|tm8~6                                                                                                    ; 2       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|tm8~5                                                                                                    ; 2       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|tm8~4                                                                                                    ; 2       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|tm8~3                                                                                                    ; 2       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|tm8~2                                                                                                    ; 2       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|tm8~1                                                                                                    ; 2       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|tm8~0                                                                                                    ; 2       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|tm7~11                                                                                                   ; 2       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|tm7~10                                                                                                   ; 2       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|tm7~9                                                                                                    ; 2       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|tm7~8                                                                                                    ; 2       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|tm7~7                                                                                                    ; 2       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|tm7~6                                                                                                    ; 2       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|tm7~5                                                                                                    ; 2       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|tm7~4                                                                                                    ; 2       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|tm7~3                                                                                                    ; 2       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|tm7~2                                                                                                    ; 2       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|tm7~1                                                                                                    ; 2       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|tm7~0                                                                                                    ; 2       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|tm29~11                                                                                                  ; 2       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|tm29~10                                                                                                  ; 2       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|tm29~9                                                                                                   ; 2       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|tm29~8                                                                                                   ; 2       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|tm29~7                                                                                                   ; 2       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|tm29~6                                                                                                   ; 2       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|tm29~5                                                                                                   ; 2       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|tm29~4                                                                                                   ; 2       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|tm29~3                                                                                                   ; 2       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|tm29~2                                                                                                   ; 2       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|tm29~1                                                                                                   ; 2       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|tm29~0                                                                                                   ; 2       ;
; dft_top:dft_top_instance|rc41776:stage0|perm41774:instPerm46329|inFlip0~0                                                                                                                                                                                          ; 2       ;
; dft_top:dft_top_instance|rc41776:stage0|perm41774:instPerm46329|z_0_1[2]                                                                                                                                                                                           ; 2       ;
; dft_top:dft_top_instance|rc41776:stage0|perm41774:instPerm46329|z_0_0[2]                                                                                                                                                                                           ; 2       ;
; dft_top:dft_top_instance|rc41776:stage0|perm41774:instPerm46329|z_0_1[3]                                                                                                                                                                                           ; 2       ;
; dft_top:dft_top_instance|rc41776:stage0|perm41774:instPerm46329|z_0_0[3]                                                                                                                                                                                           ; 2       ;
; dft_top:dft_top_instance|rc41776:stage0|perm41774:instPerm46329|z_0_1[4]                                                                                                                                                                                           ; 2       ;
; dft_top:dft_top_instance|rc41776:stage0|perm41774:instPerm46329|z_0_0[4]                                                                                                                                                                                           ; 2       ;
; dft_top:dft_top_instance|rc41776:stage0|perm41774:instPerm46329|z_0_1[5]                                                                                                                                                                                           ; 2       ;
; dft_top:dft_top_instance|rc41776:stage0|perm41774:instPerm46329|z_0_0[5]                                                                                                                                                                                           ; 2       ;
; dft_top:dft_top_instance|rc41776:stage0|perm41774:instPerm46329|z_0_1[6]                                                                                                                                                                                           ; 2       ;
; dft_top:dft_top_instance|rc41776:stage0|perm41774:instPerm46329|z_0_0[6]                                                                                                                                                                                           ; 2       ;
; dft_top:dft_top_instance|rc41776:stage0|perm41774:instPerm46329|z_0_1[7]                                                                                                                                                                                           ; 2       ;
; dft_top:dft_top_instance|rc41776:stage0|perm41774:instPerm46329|z_0_0[7]                                                                                                                                                                                           ; 2       ;
; dft_top:dft_top_instance|rc41776:stage0|perm41774:instPerm46329|z_0_1[8]                                                                                                                                                                                           ; 2       ;
; dft_top:dft_top_instance|rc41776:stage0|perm41774:instPerm46329|z_0_0[8]                                                                                                                                                                                           ; 2       ;
; dft_top:dft_top_instance|rc41776:stage0|perm41774:instPerm46329|z_0_1[9]                                                                                                                                                                                           ; 2       ;
; dft_top:dft_top_instance|rc41776:stage0|perm41774:instPerm46329|z_0_0[9]                                                                                                                                                                                           ; 2       ;
; dft_top:dft_top_instance|rc41776:stage0|perm41774:instPerm46329|z_0_1[10]                                                                                                                                                                                          ; 2       ;
; dft_top:dft_top_instance|rc41776:stage0|perm41774:instPerm46329|z_0_0[10]                                                                                                                                                                                          ; 2       ;
; dft_top:dft_top_instance|rc41776:stage0|perm41774:instPerm46329|z_0_1[11]                                                                                                                                                                                          ; 2       ;
; dft_top:dft_top_instance|rc41776:stage0|perm41774:instPerm46329|z_0_0[11]                                                                                                                                                                                          ; 2       ;
; dft_top:dft_top_instance|rc41776:stage0|perm41774:instPerm46329|z_0_1[14]                                                                                                                                                                                          ; 2       ;
; dft_top:dft_top_instance|rc41776:stage0|perm41774:instPerm46329|z_0_0[14]                                                                                                                                                                                          ; 2       ;
; dft_top:dft_top_instance|rc41776:stage0|perm41774:instPerm46329|z_0_1[15]                                                                                                                                                                                          ; 2       ;
; dft_top:dft_top_instance|rc41776:stage0|perm41774:instPerm46329|z_0_0[15]                                                                                                                                                                                          ; 2       ;
; dft_top:dft_top_instance|rc41776:stage0|perm41774:instPerm46329|z_0_1[16]                                                                                                                                                                                          ; 2       ;
; dft_top:dft_top_instance|rc41776:stage0|perm41774:instPerm46329|z_0_0[16]                                                                                                                                                                                          ; 2       ;
; dft_top:dft_top_instance|rc41776:stage0|perm41774:instPerm46329|z_0_1[17]                                                                                                                                                                                          ; 2       ;
; dft_top:dft_top_instance|rc41776:stage0|perm41774:instPerm46329|z_0_0[17]                                                                                                                                                                                          ; 2       ;
; dft_top:dft_top_instance|rc41776:stage0|perm41774:instPerm46329|z_0_1[18]                                                                                                                                                                                          ; 2       ;
; dft_top:dft_top_instance|rc41776:stage0|perm41774:instPerm46329|z_0_0[18]                                                                                                                                                                                          ; 2       ;
; dft_top:dft_top_instance|rc41776:stage0|perm41774:instPerm46329|z_0_1[19]                                                                                                                                                                                          ; 2       ;
; dft_top:dft_top_instance|rc41776:stage0|perm41774:instPerm46329|z_0_0[19]                                                                                                                                                                                          ; 2       ;
; dft_top:dft_top_instance|rc41776:stage0|perm41774:instPerm46329|z_0_1[20]                                                                                                                                                                                          ; 2       ;
; dft_top:dft_top_instance|rc41776:stage0|perm41774:instPerm46329|z_0_0[20]                                                                                                                                                                                          ; 2       ;
; dft_top:dft_top_instance|rc41776:stage0|perm41774:instPerm46329|z_0_1[21]                                                                                                                                                                                          ; 2       ;
; dft_top:dft_top_instance|rc41776:stage0|perm41774:instPerm46329|z_0_0[21]                                                                                                                                                                                          ; 2       ;
; dft_top:dft_top_instance|rc41776:stage0|perm41774:instPerm46329|z_0_1[22]                                                                                                                                                                                          ; 2       ;
; dft_top:dft_top_instance|rc41776:stage0|perm41774:instPerm46329|z_0_0[22]                                                                                                                                                                                          ; 2       ;
; dft_top:dft_top_instance|rc41776:stage0|perm41774:instPerm46329|z_0_1[23]                                                                                                                                                                                          ; 2       ;
; dft_top:dft_top_instance|rc41776:stage0|perm41774:instPerm46329|z_0_0[23]                                                                                                                                                                                          ; 2       ;
; dft_top:dft_top_instance|rc41776:stage0|perm41774:instPerm46329|z_0_1[12]                                                                                                                                                                                          ; 2       ;
; dft_top:dft_top_instance|rc41776:stage0|perm41774:instPerm46329|z_0_0[12]                                                                                                                                                                                          ; 2       ;
; dft_top:dft_top_instance|rc41776:stage0|perm41774:instPerm46329|z_0_1[13]                                                                                                                                                                                          ; 2       ;
; dft_top:dft_top_instance|rc41776:stage0|perm41774:instPerm46329|z_0_0[13]                                                                                                                                                                                          ; 2       ;
; dft_top:dft_top_instance|rc41776:stage0|perm41774:instPerm46329|z_0_1[0]                                                                                                                                                                                           ; 2       ;
; dft_top:dft_top_instance|rc41776:stage0|perm41774:instPerm46329|z_0_0[0]                                                                                                                                                                                           ; 2       ;
; dft_top:dft_top_instance|rc41776:stage0|perm41774:instPerm46329|z_0_1[1]                                                                                                                                                                                           ; 2       ;
; dft_top:dft_top_instance|rc41776:stage0|perm41774:instPerm46329|z_0_0[1]                                                                                                                                                                                           ; 2       ;
; dft_top:dft_top_instance|rc41776:stage0|perm41774:instPerm46329|nextReg:nextReg_46334|count[9]                                                                                                                                                                     ; 2       ;
; dft_top:dft_top_instance|rc41776:stage0|perm41774:instPerm46329|nextReg:nextReg_46334|count[8]                                                                                                                                                                     ; 2       ;
; dft_top:dft_top_instance|rc41776:stage0|perm41774:instPerm46329|nextReg:nextReg_46334|count[10]                                                                                                                                                                    ; 2       ;
; dft_top:dft_top_instance|rc41776:stage0|perm41774:instPerm46329|nextReg:nextReg_46334|count[7]                                                                                                                                                                     ; 2       ;
; dft_top:dft_top_instance|rc41776:stage0|perm41774:instPerm46329|nextReg:nextReg_46334|count[6]                                                                                                                                                                     ; 2       ;
; dft_top:dft_top_instance|rc41776:stage0|perm41774:instPerm46329|nextReg:nextReg_46334|count[4]                                                                                                                                                                     ; 2       ;
; dft_top:dft_top_instance|rc41776:stage0|perm41774:instPerm46329|nextReg:nextReg_46334|count[5]                                                                                                                                                                     ; 2       ;
; dft_top:dft_top_instance|rc41776:stage0|perm41774:instPerm46329|nextReg:nextReg_46334|count[1]                                                                                                                                                                     ; 2       ;
; dft_top:dft_top_instance|rc41776:stage0|perm41774:instPerm46329|nextReg:nextReg_46334|count[3]                                                                                                                                                                     ; 2       ;
; dft_top:dft_top_instance|rc41776:stage0|perm41774:instPerm46329|nextReg:nextReg_46334|count[2]                                                                                                                                                                     ; 2       ;
; dft_top:dft_top_instance|rc41776:stage0|perm41774:instPerm46329|nextReg:nextReg_46334|count[0]                                                                                                                                                                     ; 2       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|codeBlock46016:codeBlockIsnt46351|X3[2]                                                                                                                                 ; 2       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|codeBlock46016:codeBlockIsnt46351|X3[3]                                                                                                                                 ; 2       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|codeBlock46016:codeBlockIsnt46351|X3[4]                                                                                                                                 ; 2       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|codeBlock46016:codeBlockIsnt46351|X3[5]                                                                                                                                 ; 2       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|codeBlock46016:codeBlockIsnt46351|X3[6]                                                                                                                                 ; 2       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|codeBlock46016:codeBlockIsnt46351|X3[7]                                                                                                                                 ; 2       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|codeBlock46016:codeBlockIsnt46351|X3[8]                                                                                                                                 ; 2       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|codeBlock46016:codeBlockIsnt46351|X3[9]                                                                                                                                 ; 2       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|codeBlock46016:codeBlockIsnt46351|X3[10]                                                                                                                                ; 2       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|codeBlock46016:codeBlockIsnt46351|X2[2]                                                                                                                                 ; 2       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|codeBlock46016:codeBlockIsnt46351|X2[3]                                                                                                                                 ; 2       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|codeBlock46016:codeBlockIsnt46351|X2[4]                                                                                                                                 ; 2       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|codeBlock46016:codeBlockIsnt46351|X2[5]                                                                                                                                 ; 2       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|codeBlock46016:codeBlockIsnt46351|X2[6]                                                                                                                                 ; 2       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|codeBlock46016:codeBlockIsnt46351|X2[7]                                                                                                                                 ; 2       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|codeBlock46016:codeBlockIsnt46351|X2[8]                                                                                                                                 ; 2       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|codeBlock46016:codeBlockIsnt46351|X2[9]                                                                                                                                 ; 2       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|codeBlock46016:codeBlockIsnt46351|X2[10]                                                                                                                                ; 2       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|codeBlock46016:codeBlockIsnt46351|X2[0]                                                                                                                                 ; 2       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|codeBlock46016:codeBlockIsnt46351|X2[1]                                                                                                                                 ; 2       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|codeBlock46016:codeBlockIsnt46351|X3[0]                                                                                                                                 ; 2       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|codeBlock46016:codeBlockIsnt46351|X3[1]                                                                                                                                 ; 2       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|codeBlock46016:codeBlockIsnt46351|shiftRegFIFO:shiftFIFO_46359|mem[0][0]                                                                                                ; 2       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|rc46097:instrc46352|perm46095:instPerm46360|Equal2~0                                                                                                                    ; 2       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|next_out~0                                                                                                                                                                                               ; 2       ;
; magnitude:magnitude_inst|max:m2|maximun[11]~11                                                                                                                                                                                                                     ; 2       ;
; magnitude:magnitude_inst|max:m2|maximun[10]~10                                                                                                                                                                                                                     ; 2       ;
; magnitude:magnitude_inst|max:m2|maximun[9]~9                                                                                                                                                                                                                       ; 2       ;
; magnitude:magnitude_inst|max:m2|maximun[8]~8                                                                                                                                                                                                                       ; 2       ;
; magnitude:magnitude_inst|max:m2|maximun[7]~7                                                                                                                                                                                                                       ; 2       ;
; magnitude:magnitude_inst|max:m2|maximun[6]~5                                                                                                                                                                                                                       ; 2       ;
; magnitude:magnitude_inst|max:m2|maximun[5]~3                                                                                                                                                                                                                       ; 2       ;
; magnitude:magnitude_inst|max:m2|maximun[4]~1                                                                                                                                                                                                                       ; 2       ;
; magnitude:magnitude_inst|toPositive:p4|out[1]~10                                                                                                                                                                                                                   ; 2       ;
; magnitude:magnitude_inst|toPositive:p3|out[1]~10                                                                                                                                                                                                                   ; 2       ;
; magnitude:magnitude_inst|toPositive:p4|out[11]~0                                                                                                                                                                                                                   ; 2       ;
; magnitude:magnitude_inst|max:m1|maximun[11]~11                                                                                                                                                                                                                     ; 2       ;
; magnitude:magnitude_inst|max:m1|maximun[10]~10                                                                                                                                                                                                                     ; 2       ;
; magnitude:magnitude_inst|max:m1|maximun[9]~9                                                                                                                                                                                                                       ; 2       ;
; magnitude:magnitude_inst|max:m1|maximun[8]~8                                                                                                                                                                                                                       ; 2       ;
; magnitude:magnitude_inst|max:m1|maximun[7]~7                                                                                                                                                                                                                       ; 2       ;
; magnitude:magnitude_inst|max:m1|maximun[6]~5                                                                                                                                                                                                                       ; 2       ;
; magnitude:magnitude_inst|max:m1|maximun[5]~3                                                                                                                                                                                                                       ; 2       ;
; magnitude:magnitude_inst|max:m1|maximun[4]~1                                                                                                                                                                                                                       ; 2       ;
; magnitude:magnitude_inst|toPositive:p2|out[1]~10                                                                                                                                                                                                                   ; 2       ;
; magnitude:magnitude_inst|toPositive:p1|out[1]~10                                                                                                                                                                                                                   ; 2       ;
; magnitude:magnitude_inst|toPositive:p2|out[11]~0                                                                                                                                                                                                                   ; 2       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|int_next                                                                                                                                                                                                 ; 2       ;
; dft_top:dft_top_instance|rc41776:stage0|perm41774:instPerm46329|nextReg:nextReg_46334|active                                                                                                                                                                       ; 2       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|count[10]                                                                                                                                                                                                ; 2       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|state                                                                                                                                                                                                    ; 2       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|altshift_taps:X1_rtl_0|shift_taps_mkm:auto_generated|altsyncram_ec81:altsyncram2|ram_block3a9            ; 2       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|altshift_taps:X1_rtl_0|shift_taps_mkm:auto_generated|altsyncram_ec81:altsyncram2|ram_block3a10           ; 2       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|altshift_taps:X1_rtl_0|shift_taps_mkm:auto_generated|altsyncram_ec81:altsyncram2|ram_block3a11           ; 2       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|altshift_taps:X1_rtl_0|shift_taps_mkm:auto_generated|altsyncram_ec81:altsyncram2|ram_block3a13           ; 2       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|altshift_taps:X1_rtl_0|shift_taps_mkm:auto_generated|altsyncram_ec81:altsyncram2|ram_block3a14           ; 2       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|altshift_taps:X1_rtl_0|shift_taps_mkm:auto_generated|altsyncram_ec81:altsyncram2|ram_block3a15           ; 2       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|altshift_taps:X1_rtl_0|shift_taps_mkm:auto_generated|altsyncram_ec81:altsyncram2|ram_block3a16           ; 2       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|altshift_taps:X1_rtl_0|shift_taps_mkm:auto_generated|altsyncram_ec81:altsyncram2|ram_block3a17           ; 2       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|altshift_taps:X1_rtl_0|shift_taps_mkm:auto_generated|altsyncram_ec81:altsyncram2|ram_block3a18           ; 2       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|altshift_taps:X1_rtl_0|shift_taps_mkm:auto_generated|altsyncram_ec81:altsyncram2|ram_block3a19           ; 2       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|altshift_taps:X1_rtl_0|shift_taps_mkm:auto_generated|altsyncram_ec81:altsyncram2|ram_block3a20           ; 2       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|altshift_taps:X1_rtl_0|shift_taps_mkm:auto_generated|altsyncram_ec81:altsyncram2|ram_block3a21           ; 2       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|altshift_taps:X1_rtl_0|shift_taps_mkm:auto_generated|altsyncram_ec81:altsyncram2|ram_block3a22           ; 2       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|altshift_taps:X1_rtl_0|shift_taps_mkm:auto_generated|altsyncram_ec81:altsyncram2|ram_block3a23           ; 2       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|altshift_taps:X1_rtl_0|shift_taps_mkm:auto_generated|altsyncram_ec81:altsyncram2|ram_block3a1            ; 2       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|altshift_taps:X1_rtl_0|shift_taps_mkm:auto_generated|altsyncram_ec81:altsyncram2|ram_block3a2            ; 2       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|altshift_taps:X1_rtl_0|shift_taps_mkm:auto_generated|altsyncram_ec81:altsyncram2|ram_block3a3            ; 2       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|altshift_taps:X1_rtl_0|shift_taps_mkm:auto_generated|altsyncram_ec81:altsyncram2|ram_block3a4            ; 2       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|altshift_taps:X1_rtl_0|shift_taps_mkm:auto_generated|altsyncram_ec81:altsyncram2|ram_block3a5            ; 2       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|altshift_taps:X1_rtl_0|shift_taps_mkm:auto_generated|altsyncram_ec81:altsyncram2|ram_block3a6            ; 2       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|altshift_taps:X1_rtl_0|shift_taps_mkm:auto_generated|altsyncram_ec81:altsyncram2|ram_block3a7            ; 2       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|altshift_taps:X1_rtl_0|shift_taps_mkm:auto_generated|altsyncram_ec81:altsyncram2|ram_block3a8            ; 2       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|codeBlock46016:codeBlockIsnt46351|subfxp:sub46073|res[0][2]                                                                                                             ; 2       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|codeBlock46016:codeBlockIsnt46351|addfxp:add46043|res[0][2]                                                                                                             ; 2       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|codeBlock46016:codeBlockIsnt46351|subfxp:sub46073|res[0][3]                                                                                                             ; 2       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|codeBlock46016:codeBlockIsnt46351|addfxp:add46043|res[0][3]                                                                                                             ; 2       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|codeBlock46016:codeBlockIsnt46351|subfxp:sub46073|res[0][4]                                                                                                             ; 2       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|codeBlock46016:codeBlockIsnt46351|addfxp:add46043|res[0][4]                                                                                                             ; 2       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|codeBlock46016:codeBlockIsnt46351|subfxp:sub46073|res[0][5]                                                                                                             ; 2       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|codeBlock46016:codeBlockIsnt46351|addfxp:add46043|res[0][5]                                                                                                             ; 2       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|codeBlock46016:codeBlockIsnt46351|subfxp:sub46073|res[0][6]                                                                                                             ; 2       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|codeBlock46016:codeBlockIsnt46351|addfxp:add46043|res[0][6]                                                                                                             ; 2       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|codeBlock46016:codeBlockIsnt46351|subfxp:sub46073|res[0][7]                                                                                                             ; 2       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|codeBlock46016:codeBlockIsnt46351|addfxp:add46043|res[0][7]                                                                                                             ; 2       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|codeBlock46016:codeBlockIsnt46351|subfxp:sub46073|res[0][8]                                                                                                             ; 2       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|codeBlock46016:codeBlockIsnt46351|addfxp:add46043|res[0][8]                                                                                                             ; 2       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|codeBlock46016:codeBlockIsnt46351|subfxp:sub46073|res[0][9]                                                                                                             ; 2       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|codeBlock46016:codeBlockIsnt46351|addfxp:add46043|res[0][9]                                                                                                             ; 2       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|codeBlock46016:codeBlockIsnt46351|subfxp:sub46073|res[0][10]                                                                                                            ; 2       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|codeBlock46016:codeBlockIsnt46351|addfxp:add46043|res[0][10]                                                                                                            ; 2       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|codeBlock46016:codeBlockIsnt46351|subfxp:sub46073|res[0][11]                                                                                                            ; 2       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|codeBlock46016:codeBlockIsnt46351|addfxp:add46043|res[0][11]                                                                                                            ; 2       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|codeBlock46016:codeBlockIsnt46351|subfxp:sub46073|res[0][12]                                                                                                            ; 2       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|codeBlock46016:codeBlockIsnt46351|addfxp:add46043|res[0][12]                                                                                                            ; 2       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|codeBlock46016:codeBlockIsnt46351|subfxp:sub46058|res[0][2]                                                                                                             ; 2       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|codeBlock46016:codeBlockIsnt46351|addfxp:add46028|res[0][2]                                                                                                             ; 2       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|codeBlock46016:codeBlockIsnt46351|subfxp:sub46058|res[0][3]                                                                                                             ; 2       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|codeBlock46016:codeBlockIsnt46351|addfxp:add46028|res[0][3]                                                                                                             ; 2       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|codeBlock46016:codeBlockIsnt46351|subfxp:sub46058|res[0][4]                                                                                                             ; 2       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|codeBlock46016:codeBlockIsnt46351|addfxp:add46028|res[0][4]                                                                                                             ; 2       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|codeBlock46016:codeBlockIsnt46351|subfxp:sub46058|res[0][5]                                                                                                             ; 2       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|codeBlock46016:codeBlockIsnt46351|addfxp:add46028|res[0][5]                                                                                                             ; 2       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|codeBlock46016:codeBlockIsnt46351|subfxp:sub46058|res[0][6]                                                                                                             ; 2       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|codeBlock46016:codeBlockIsnt46351|addfxp:add46028|res[0][6]                                                                                                             ; 2       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|codeBlock46016:codeBlockIsnt46351|subfxp:sub46058|res[0][7]                                                                                                             ; 2       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|codeBlock46016:codeBlockIsnt46351|addfxp:add46028|res[0][7]                                                                                                             ; 2       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|codeBlock46016:codeBlockIsnt46351|subfxp:sub46058|res[0][8]                                                                                                             ; 2       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|codeBlock46016:codeBlockIsnt46351|addfxp:add46028|res[0][8]                                                                                                             ; 2       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|codeBlock46016:codeBlockIsnt46351|subfxp:sub46058|res[0][9]                                                                                                             ; 2       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|codeBlock46016:codeBlockIsnt46351|addfxp:add46028|res[0][9]                                                                                                             ; 2       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|codeBlock46016:codeBlockIsnt46351|subfxp:sub46058|res[0][10]                                                                                                            ; 2       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|codeBlock46016:codeBlockIsnt46351|addfxp:add46028|res[0][10]                                                                                                            ; 2       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|codeBlock46016:codeBlockIsnt46351|subfxp:sub46058|res[0][11]                                                                                                            ; 2       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|codeBlock46016:codeBlockIsnt46351|addfxp:add46028|res[0][11]                                                                                                            ; 2       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|codeBlock46016:codeBlockIsnt46351|subfxp:sub46058|res[0][12]                                                                                                            ; 2       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|codeBlock46016:codeBlockIsnt46351|addfxp:add46028|res[0][12]                                                                                                            ; 2       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|codeBlock46016:codeBlockIsnt46351|subfxp:sub46058|res[0][1]                                                                                                             ; 2       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|codeBlock46016:codeBlockIsnt46351|addfxp:add46028|res[0][1]                                                                                                             ; 2       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|codeBlock46016:codeBlockIsnt46351|subfxp:sub46073|res[0][1]                                                                                                             ; 2       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|codeBlock46016:codeBlockIsnt46351|addfxp:add46043|res[0][1]                                                                                                             ; 2       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|s3[6]~12_wirecell                                                                                                                                                                                        ; 1       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|ShiftLeft0~18                                                                                            ; 1       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|ShiftLeft0~17                                                                                            ; 1       ;
; dft_top:dft_top_instance|rc41776:stage0|perm41774:instPerm46329|nextReg:nextReg_46334|Add0~51                                                                                                                                                                      ; 1       ;
; dft_top:dft_top_instance|rc41776:stage0|perm41774:instPerm46329|nextReg:nextReg_46334|Add0~50                                                                                                                                                                      ; 1       ;
; dft_top:dft_top_instance|rc41776:stage0|perm41774:instPerm46329|nextReg:nextReg_46334|Add0~49                                                                                                                                                                      ; 1       ;
; dft_top:dft_top_instance|rc41776:stage0|perm41774:instPerm46329|nextReg:nextReg_46334|Add0~48                                                                                                                                                                      ; 1       ;
; dft_top:dft_top_instance|rc41776:stage0|perm41774:instPerm46329|nextReg:nextReg_46334|Add0~47                                                                                                                                                                      ; 1       ;
; dft_top:dft_top_instance|rc41776:stage0|perm41774:instPerm46329|nextReg:nextReg_46334|Add0~46                                                                                                                                                                      ; 1       ;
; dft_top:dft_top_instance|rc41776:stage0|perm41774:instPerm46329|nextReg:nextReg_46334|Add0~45                                                                                                                                                                      ; 1       ;
; dft_top:dft_top_instance|rc41776:stage0|perm41774:instPerm46329|nextReg:nextReg_46334|Add0~44                                                                                                                                                                      ; 1       ;
; dft_top:dft_top_instance|rc41776:stage0|perm41774:instPerm46329|nextReg:nextReg_46334|Add0~43                                                                                                                                                                      ; 1       ;
; dft_top:dft_top_instance|rc41776:stage0|perm41774:instPerm46329|nextReg:nextReg_46334|Add0~42                                                                                                                                                                      ; 1       ;
; magnitude:magnitude_inst|min:m4|minimum[11]~13                                                                                                                                                                                                                     ; 1       ;
; magnitude:magnitude_inst|min:m3|minimum[11]~13                                                                                                                                                                                                                     ; 1       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|Equal0~2                                                                                                                                   ; 1       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|Equal0~1                                                                                                                                   ; 1       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|Equal0~0                                                                                                                                   ; 1       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|iri_state~6                                                                                                                                                                                              ; 1       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|Selector5~1                                                                                                                                                                                              ; 1       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|Selector5~0                                                                                                                                                                                              ; 1       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|i2[9]                                                                                                    ; 1       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|ShiftLeft0~16                                                                                            ; 1       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|i2[8]                                                                                                    ; 1       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|ShiftLeft0~15                                                                                            ; 1       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|i2[7]                                                                                                    ; 1       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|i2[6]                                                                                                    ; 1       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|ShiftLeft0~14                                                                                            ; 1       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|i2[5]                                                                                                    ; 1       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|ShiftLeft0~13                                                                                            ; 1       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|i2[4]                                                                                                    ; 1       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|i2[3]                                                                                                    ; 1       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|ShiftLeft0~12                                                                                            ; 1       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|i2[2]                                                                                                    ; 1       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|ShiftLeft0~11                                                                                            ; 1       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|i2[1]                                                                                                    ; 1       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|ShiftLeft0~10                                                                                            ; 1       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|i2[0]                                                                                                    ; 1       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|a61~9                                                                                                    ; 1       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|addfxp:add41797|res[0][10]                                                                               ; 1       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|tm15[10]                                                                                                 ; 1       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|a61~8                                                                                                    ; 1       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|addfxp:add41797|res[0][9]                                                                                ; 1       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|tm15[9]                                                                                                  ; 1       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|a61~7                                                                                                    ; 1       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|addfxp:add41797|res[0][8]                                                                                ; 1       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|tm15[8]                                                                                                  ; 1       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|a61~6                                                                                                    ; 1       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|addfxp:add41797|res[0][7]                                                                                ; 1       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|tm15[7]                                                                                                  ; 1       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|a61~5                                                                                                    ; 1       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|addfxp:add41797|res[0][6]                                                                                ; 1       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|tm15[6]                                                                                                  ; 1       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|a61~4                                                                                                    ; 1       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|addfxp:add41797|res[0][5]                                                                                ; 1       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|tm15[5]                                                                                                  ; 1       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|a61~3                                                                                                    ; 1       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|addfxp:add41797|res[0][4]                                                                                ; 1       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|tm15[4]                                                                                                  ; 1       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|a61~2                                                                                                    ; 1       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|addfxp:add41797|res[0][3]                                                                                ; 1       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|tm15[3]                                                                                                  ; 1       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|a61~1                                                                                                    ; 1       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|addfxp:add41797|res[0][2]                                                                                ; 1       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|tm15[2]                                                                                                  ; 1       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|a61~0                                                                                                    ; 1       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|addfxp:add41797|res[0][1]                                                                                ; 1       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|tm15[1]                                                                                                  ; 1       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|next                                                                                                     ; 1       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|a61[10]                                                                                                  ; 1       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|a61[9]                                                                                                   ; 1       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|a61[8]                                                                                                   ; 1       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|a61[7]                                                                                                   ; 1       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|a61[6]                                                                                                   ; 1       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|a61[5]                                                                                                   ; 1       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|a61[4]                                                                                                   ; 1       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|a61[3]                                                                                                   ; 1       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|a61[2]                                                                                                   ; 1       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|a61[1]                                                                                                   ; 1       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|shiftRegFIFO:shiftFIFO_46356|mem[0][0]                                                                   ; 1       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|shiftRegFIFO:shiftFIFO_46356|mem[1][0]                                                                   ; 1       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|rc46097:instrc46352|perm46095:instPerm46360|switch:out_sw_0_0|y1[23]~23                                                                                                 ; 1       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|rc46097:instrc46352|perm46095:instPerm46360|switch:out_sw_0_0|y1[22]~22                                                                                                 ; 1       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|rc46097:instrc46352|perm46095:instPerm46360|switch:out_sw_0_0|y1[21]~21                                                                                                 ; 1       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|rc46097:instrc46352|perm46095:instPerm46360|switch:out_sw_0_0|y1[20]~20                                                                                                 ; 1       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|rc46097:instrc46352|perm46095:instPerm46360|switch:out_sw_0_0|y1[19]~19                                                                                                 ; 1       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|rc46097:instrc46352|perm46095:instPerm46360|switch:out_sw_0_0|y1[18]~18                                                                                                 ; 1       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|rc46097:instrc46352|perm46095:instPerm46360|switch:out_sw_0_0|y1[17]~17                                                                                                 ; 1       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|rc46097:instrc46352|perm46095:instPerm46360|switch:out_sw_0_0|y1[16]~16                                                                                                 ; 1       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|rc46097:instrc46352|perm46095:instPerm46360|switch:out_sw_0_0|y1[15]~15                                                                                                 ; 1       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|rc46097:instrc46352|perm46095:instPerm46360|switch:out_sw_0_0|y1[14]~14                                                                                                 ; 1       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|rc46097:instrc46352|perm46095:instPerm46360|switch:out_sw_0_0|y1[13]~13                                                                                                 ; 1       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|rc46097:instrc46352|perm46095:instPerm46360|switch:out_sw_0_0|y1[12]~12                                                                                                 ; 1       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|rc46097:instrc46352|perm46095:instPerm46360|switch:out_sw_0_0|y1[11]~11                                                                                                 ; 1       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|rc46097:instrc46352|perm46095:instPerm46360|switch:out_sw_0_0|y1[10]~10                                                                                                 ; 1       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|rc46097:instrc46352|perm46095:instPerm46360|switch:out_sw_0_0|y1[9]~9                                                                                                   ; 1       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|rc46097:instrc46352|perm46095:instPerm46360|switch:out_sw_0_0|y1[8]~8                                                                                                   ; 1       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|rc46097:instrc46352|perm46095:instPerm46360|switch:out_sw_0_0|y1[7]~7                                                                                                   ; 1       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|rc46097:instrc46352|perm46095:instPerm46360|switch:out_sw_0_0|y1[6]~6                                                                                                   ; 1       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|rc46097:instrc46352|perm46095:instPerm46360|switch:out_sw_0_0|y1[5]~5                                                                                                   ; 1       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|rc46097:instrc46352|perm46095:instPerm46360|switch:out_sw_0_0|y1[4]~4                                                                                                   ; 1       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|rc46097:instrc46352|perm46095:instPerm46360|switch:out_sw_0_0|y1[3]~3                                                                                                   ; 1       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|rc46097:instrc46352|perm46095:instPerm46360|switch:out_sw_0_0|y1[2]~2                                                                                                   ; 1       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|rc46097:instrc46352|perm46095:instPerm46360|switch:out_sw_0_0|y1[1]~1                                                                                                   ; 1       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|altshift_taps:X3_rtl_0|shift_taps_ajm:auto_generated|cntr_nkf:cntr1|trigger_mux_w[2]~2                   ; 1       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|altshift_taps:X3_rtl_0|shift_taps_ajm:auto_generated|cntr_nkf:cntr1|trigger_mux_w[1]~1                   ; 1       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|altshift_taps:X3_rtl_0|shift_taps_ajm:auto_generated|cntr_nkf:cntr1|trigger_mux_w[0]~0                   ; 1       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|rc46097:instrc46352|perm46095:instPerm46360|switch:out_sw_0_0|y1[0]~0                                                                                                   ; 1       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|shiftRegFIFO:shiftFIFO_46356|mem[2][0]                                                                   ; 1       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|shiftRegFIFO:shiftFIFO_46356|mem[3][0]                                                                   ; 1       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|D2_46012:instD2inst0_46012|out[11]                                                                       ; 1       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|D2_46012:instD2inst0_46012|out[10]                                                                       ; 1       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|D2_46012:instD2inst0_46012|out[9]                                                                        ; 1       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|D2_46012:instD2inst0_46012|out[8]                                                                        ; 1       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|D2_46012:instD2inst0_46012|out[7]                                                                        ; 1       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|D2_46012:instD2inst0_46012|out[6]                                                                        ; 1       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|D2_46012:instD2inst0_46012|out[5]                                                                        ; 1       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|D2_46012:instD2inst0_46012|out[4]                                                                        ; 1       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|D2_46012:instD2inst0_46012|out[3]                                                                        ; 1       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|D2_46012:instD2inst0_46012|out[2]                                                                        ; 1       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|D2_46012:instD2inst0_46012|out[1]                                                                        ; 1       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|D2_46012:instD2inst0_46012|out[0]                                                                        ; 1       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|D1_43962:instD1inst0_43962|out[11]                                                                       ; 1       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|D1_43962:instD1inst0_43962|out[10]                                                                       ; 1       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|D1_43962:instD1inst0_43962|out[9]                                                                        ; 1       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|D1_43962:instD1inst0_43962|out[8]                                                                        ; 1       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|D1_43962:instD1inst0_43962|out[7]                                                                        ; 1       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|D1_43962:instD1inst0_43962|out[6]                                                                        ; 1       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|D1_43962:instD1inst0_43962|out[5]                                                                        ; 1       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|D1_43962:instD1inst0_43962|out[4]                                                                        ; 1       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|D1_43962:instD1inst0_43962|out[3]                                                                        ; 1       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|D1_43962:instD1inst0_43962|out[2]                                                                        ; 1       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|D1_43962:instD1inst0_43962|out[1]                                                                        ; 1       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|D1_43962:instD1inst0_43962|out[0]                                                                        ; 1       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|shiftRegFIFO:shiftFIFO_46356|mem[4][0]                                                                   ; 1       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|shiftRegFIFO:shiftFIFO_46356|mem[5][0]                                                                   ; 1       ;
; dft_top:dft_top_instance|rc41776:stage0|perm41774:instPerm46329|outFlip0~0                                                                                                                                                                                         ; 1       ;
; dft_top:dft_top_instance|rc41776:stage0|perm41774:instPerm46329|inFlip0~4                                                                                                                                                                                          ; 1       ;
; dft_top:dft_top_instance|rc41776:stage0|perm41774:instPerm46329|inFlip0~3                                                                                                                                                                                          ; 1       ;
; dft_top:dft_top_instance|rc41776:stage0|perm41774:instPerm46329|inFlip0~2                                                                                                                                                                                          ; 1       ;
; dft_top:dft_top_instance|rc41776:stage0|perm41774:instPerm46329|inFlip0~1                                                                                                                                                                                          ; 1       ;
; dft_top:dft_top_instance|rc41776:stage0|perm41774:instPerm46329|switch:in_sw_0_0|y1[12]~23                                                                                                                                                                         ; 1       ;
; dft_top:dft_top_instance|rc41776:stage0|perm41774:instPerm46329|switch:in_sw_0_0|y0[12]~23                                                                                                                                                                         ; 1       ;
; dft_top:dft_top_instance|rc41776:stage0|perm41774:instPerm46329|switch:in_sw_0_0|y1[13]~22                                                                                                                                                                         ; 1       ;
; dft_top:dft_top_instance|rc41776:stage0|perm41774:instPerm46329|switch:in_sw_0_0|y0[13]~22                                                                                                                                                                         ; 1       ;
; dft_top:dft_top_instance|rc41776:stage0|perm41774:instPerm46329|switch:in_sw_0_0|y1[14]~21                                                                                                                                                                         ; 1       ;
; dft_top:dft_top_instance|rc41776:stage0|perm41774:instPerm46329|switch:in_sw_0_0|y0[14]~21                                                                                                                                                                         ; 1       ;
; dft_top:dft_top_instance|rc41776:stage0|perm41774:instPerm46329|switch:in_sw_0_0|y1[15]~20                                                                                                                                                                         ; 1       ;
; dft_top:dft_top_instance|rc41776:stage0|perm41774:instPerm46329|switch:in_sw_0_0|y0[15]~20                                                                                                                                                                         ; 1       ;
; dft_top:dft_top_instance|rc41776:stage0|perm41774:instPerm46329|switch:in_sw_0_0|y1[16]~19                                                                                                                                                                         ; 1       ;
; dft_top:dft_top_instance|rc41776:stage0|perm41774:instPerm46329|switch:in_sw_0_0|y0[16]~19                                                                                                                                                                         ; 1       ;
; dft_top:dft_top_instance|rc41776:stage0|perm41774:instPerm46329|switch:in_sw_0_0|y1[17]~18                                                                                                                                                                         ; 1       ;
; dft_top:dft_top_instance|rc41776:stage0|perm41774:instPerm46329|switch:in_sw_0_0|y0[17]~18                                                                                                                                                                         ; 1       ;
; dft_top:dft_top_instance|rc41776:stage0|perm41774:instPerm46329|switch:in_sw_0_0|y1[18]~17                                                                                                                                                                         ; 1       ;
; dft_top:dft_top_instance|rc41776:stage0|perm41774:instPerm46329|switch:in_sw_0_0|y0[18]~17                                                                                                                                                                         ; 1       ;
; dft_top:dft_top_instance|rc41776:stage0|perm41774:instPerm46329|switch:in_sw_0_0|y1[19]~16                                                                                                                                                                         ; 1       ;
; dft_top:dft_top_instance|rc41776:stage0|perm41774:instPerm46329|switch:in_sw_0_0|y0[19]~16                                                                                                                                                                         ; 1       ;
; dft_top:dft_top_instance|rc41776:stage0|perm41774:instPerm46329|switch:in_sw_0_0|y1[20]~15                                                                                                                                                                         ; 1       ;
; dft_top:dft_top_instance|rc41776:stage0|perm41774:instPerm46329|switch:in_sw_0_0|y0[20]~15                                                                                                                                                                         ; 1       ;
; dft_top:dft_top_instance|rc41776:stage0|perm41774:instPerm46329|switch:in_sw_0_0|y1[21]~14                                                                                                                                                                         ; 1       ;
; dft_top:dft_top_instance|rc41776:stage0|perm41774:instPerm46329|switch:in_sw_0_0|y0[21]~14                                                                                                                                                                         ; 1       ;
; dft_top:dft_top_instance|rc41776:stage0|perm41774:instPerm46329|switch:in_sw_0_0|y1[24]~13                                                                                                                                                                         ; 1       ;
; dft_top:dft_top_instance|rc41776:stage0|perm41774:instPerm46329|switch:in_sw_0_0|y0[24]~13                                                                                                                                                                         ; 1       ;
; dft_top:dft_top_instance|rc41776:stage0|perm41774:instPerm46329|switch:in_sw_0_0|y1[25]~12                                                                                                                                                                         ; 1       ;
; dft_top:dft_top_instance|rc41776:stage0|perm41774:instPerm46329|switch:in_sw_0_0|y0[25]~12                                                                                                                                                                         ; 1       ;
; dft_top:dft_top_instance|rc41776:stage0|perm41774:instPerm46329|switch:in_sw_0_0|y1[26]~11                                                                                                                                                                         ; 1       ;
; dft_top:dft_top_instance|rc41776:stage0|perm41774:instPerm46329|switch:in_sw_0_0|y0[26]~11                                                                                                                                                                         ; 1       ;
; dft_top:dft_top_instance|rc41776:stage0|perm41774:instPerm46329|switch:in_sw_0_0|y1[27]~10                                                                                                                                                                         ; 1       ;
; dft_top:dft_top_instance|rc41776:stage0|perm41774:instPerm46329|switch:in_sw_0_0|y0[27]~10                                                                                                                                                                         ; 1       ;
; dft_top:dft_top_instance|rc41776:stage0|perm41774:instPerm46329|switch:in_sw_0_0|y1[28]~9                                                                                                                                                                          ; 1       ;
; dft_top:dft_top_instance|rc41776:stage0|perm41774:instPerm46329|switch:in_sw_0_0|y0[28]~9                                                                                                                                                                          ; 1       ;
; dft_top:dft_top_instance|rc41776:stage0|perm41774:instPerm46329|switch:in_sw_0_0|y1[29]~8                                                                                                                                                                          ; 1       ;
; dft_top:dft_top_instance|rc41776:stage0|perm41774:instPerm46329|switch:in_sw_0_0|y0[29]~8                                                                                                                                                                          ; 1       ;
; dft_top:dft_top_instance|rc41776:stage0|perm41774:instPerm46329|switch:in_sw_0_0|y1[30]~7                                                                                                                                                                          ; 1       ;
; dft_top:dft_top_instance|rc41776:stage0|perm41774:instPerm46329|switch:in_sw_0_0|y0[30]~7                                                                                                                                                                          ; 1       ;
; dft_top:dft_top_instance|rc41776:stage0|perm41774:instPerm46329|switch:in_sw_0_0|y1[31]~6                                                                                                                                                                          ; 1       ;
; dft_top:dft_top_instance|rc41776:stage0|perm41774:instPerm46329|switch:in_sw_0_0|y0[31]~6                                                                                                                                                                          ; 1       ;
; dft_top:dft_top_instance|rc41776:stage0|perm41774:instPerm46329|switch:in_sw_0_0|y1[32]~5                                                                                                                                                                          ; 1       ;
; dft_top:dft_top_instance|rc41776:stage0|perm41774:instPerm46329|switch:in_sw_0_0|y0[32]~5                                                                                                                                                                          ; 1       ;
; dft_top:dft_top_instance|rc41776:stage0|perm41774:instPerm46329|switch:in_sw_0_0|y1[33]~4                                                                                                                                                                          ; 1       ;
; dft_top:dft_top_instance|rc41776:stage0|perm41774:instPerm46329|switch:in_sw_0_0|y0[33]~4                                                                                                                                                                          ; 1       ;
; dft_top:dft_top_instance|rc41776:stage0|perm41774:instPerm46329|switch:in_sw_0_0|y1[22]~3                                                                                                                                                                          ; 1       ;
; dft_top:dft_top_instance|rc41776:stage0|perm41774:instPerm46329|switch:in_sw_0_0|y0[22]~3                                                                                                                                                                          ; 1       ;
; dft_top:dft_top_instance|rc41776:stage0|perm41774:instPerm46329|switch:in_sw_0_0|y1[23]~2                                                                                                                                                                          ; 1       ;
; dft_top:dft_top_instance|rc41776:stage0|perm41774:instPerm46329|switch:in_sw_0_0|y0[23]~2                                                                                                                                                                          ; 1       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|shiftRegFIFO:shiftFIFO_46356|mem[6][0]                                                                   ; 1       ;
; dft_top:dft_top_instance|rc41776:stage0|perm41774:instPerm46329|switch:in_sw_0_0|y1[10]~1                                                                                                                                                                          ; 1       ;
; dft_top:dft_top_instance|rc41776:stage0|perm41774:instPerm46329|switch:in_sw_0_0|y0[10]~1                                                                                                                                                                          ; 1       ;
; dft_top:dft_top_instance|rc41776:stage0|perm41774:instPerm46329|switch:in_sw_0_0|y1[11]~0                                                                                                                                                                          ; 1       ;
; dft_top:dft_top_instance|rc41776:stage0|perm41774:instPerm46329|switch:in_sw_0_0|y0[11]~0                                                                                                                                                                          ; 1       ;
; dft_top:dft_top_instance|rc41776:stage0|perm41774:instPerm46329|nextReg:nextReg_46334|active~0                                                                                                                                                                     ; 1       ;
; dft_top:dft_top_instance|rc41776:stage0|perm41774:instPerm46329|z_0_1~23                                                                                                                                                                                           ; 1       ;
; dft_top:dft_top_instance|rc41776:stage0|perm41774:instPerm46329|z_0_0~23                                                                                                                                                                                           ; 1       ;
; dft_top:dft_top_instance|rc41776:stage0|perm41774:instPerm46329|z_0_1~22                                                                                                                                                                                           ; 1       ;
; dft_top:dft_top_instance|rc41776:stage0|perm41774:instPerm46329|z_0_0~22                                                                                                                                                                                           ; 1       ;
; dft_top:dft_top_instance|rc41776:stage0|perm41774:instPerm46329|z_0_1~21                                                                                                                                                                                           ; 1       ;
; dft_top:dft_top_instance|rc41776:stage0|perm41774:instPerm46329|z_0_0~21                                                                                                                                                                                           ; 1       ;
; dft_top:dft_top_instance|rc41776:stage0|perm41774:instPerm46329|z_0_1~20                                                                                                                                                                                           ; 1       ;
; dft_top:dft_top_instance|rc41776:stage0|perm41774:instPerm46329|z_0_0~20                                                                                                                                                                                           ; 1       ;
; dft_top:dft_top_instance|rc41776:stage0|perm41774:instPerm46329|z_0_1~19                                                                                                                                                                                           ; 1       ;
; dft_top:dft_top_instance|rc41776:stage0|perm41774:instPerm46329|z_0_0~19                                                                                                                                                                                           ; 1       ;
; dft_top:dft_top_instance|rc41776:stage0|perm41774:instPerm46329|z_0_1~18                                                                                                                                                                                           ; 1       ;
; dft_top:dft_top_instance|rc41776:stage0|perm41774:instPerm46329|z_0_0~18                                                                                                                                                                                           ; 1       ;
; dft_top:dft_top_instance|rc41776:stage0|perm41774:instPerm46329|z_0_1~17                                                                                                                                                                                           ; 1       ;
; dft_top:dft_top_instance|rc41776:stage0|perm41774:instPerm46329|z_0_0~17                                                                                                                                                                                           ; 1       ;
; dft_top:dft_top_instance|rc41776:stage0|perm41774:instPerm46329|z_0_1~16                                                                                                                                                                                           ; 1       ;
; dft_top:dft_top_instance|rc41776:stage0|perm41774:instPerm46329|z_0_0~16                                                                                                                                                                                           ; 1       ;
; dft_top:dft_top_instance|rc41776:stage0|perm41774:instPerm46329|z_0_1~15                                                                                                                                                                                           ; 1       ;
; dft_top:dft_top_instance|rc41776:stage0|perm41774:instPerm46329|z_0_0~15                                                                                                                                                                                           ; 1       ;
; dft_top:dft_top_instance|rc41776:stage0|perm41774:instPerm46329|z_0_1~14                                                                                                                                                                                           ; 1       ;
; dft_top:dft_top_instance|rc41776:stage0|perm41774:instPerm46329|z_0_0~14                                                                                                                                                                                           ; 1       ;
; dft_top:dft_top_instance|rc41776:stage0|perm41774:instPerm46329|z_0_1~13                                                                                                                                                                                           ; 1       ;
; dft_top:dft_top_instance|rc41776:stage0|perm41774:instPerm46329|z_0_0~13                                                                                                                                                                                           ; 1       ;
; dft_top:dft_top_instance|rc41776:stage0|perm41774:instPerm46329|z_0_1~12                                                                                                                                                                                           ; 1       ;
; dft_top:dft_top_instance|rc41776:stage0|perm41774:instPerm46329|z_0_0~12                                                                                                                                                                                           ; 1       ;
; dft_top:dft_top_instance|rc41776:stage0|perm41774:instPerm46329|z_0_1~11                                                                                                                                                                                           ; 1       ;
; dft_top:dft_top_instance|rc41776:stage0|perm41774:instPerm46329|z_0_0~11                                                                                                                                                                                           ; 1       ;
; dft_top:dft_top_instance|rc41776:stage0|perm41774:instPerm46329|z_0_1~10                                                                                                                                                                                           ; 1       ;
; dft_top:dft_top_instance|rc41776:stage0|perm41774:instPerm46329|z_0_0~10                                                                                                                                                                                           ; 1       ;
; dft_top:dft_top_instance|rc41776:stage0|perm41774:instPerm46329|z_0_1~9                                                                                                                                                                                            ; 1       ;
; dft_top:dft_top_instance|rc41776:stage0|perm41774:instPerm46329|z_0_0~9                                                                                                                                                                                            ; 1       ;
; dft_top:dft_top_instance|rc41776:stage0|perm41774:instPerm46329|z_0_1~8                                                                                                                                                                                            ; 1       ;
; dft_top:dft_top_instance|rc41776:stage0|perm41774:instPerm46329|z_0_0~8                                                                                                                                                                                            ; 1       ;
; dft_top:dft_top_instance|rc41776:stage0|perm41774:instPerm46329|z_0_1~7                                                                                                                                                                                            ; 1       ;
; dft_top:dft_top_instance|rc41776:stage0|perm41774:instPerm46329|z_0_0~7                                                                                                                                                                                            ; 1       ;
; dft_top:dft_top_instance|rc41776:stage0|perm41774:instPerm46329|z_0_1~6                                                                                                                                                                                            ; 1       ;
; dft_top:dft_top_instance|rc41776:stage0|perm41774:instPerm46329|z_0_0~6                                                                                                                                                                                            ; 1       ;
; dft_top:dft_top_instance|rc41776:stage0|perm41774:instPerm46329|z_0_1~5                                                                                                                                                                                            ; 1       ;
; dft_top:dft_top_instance|rc41776:stage0|perm41774:instPerm46329|z_0_0~5                                                                                                                                                                                            ; 1       ;
; dft_top:dft_top_instance|rc41776:stage0|perm41774:instPerm46329|z_0_1~4                                                                                                                                                                                            ; 1       ;
; dft_top:dft_top_instance|rc41776:stage0|perm41774:instPerm46329|z_0_0~4                                                                                                                                                                                            ; 1       ;
; dft_top:dft_top_instance|rc41776:stage0|perm41774:instPerm46329|z_0_1~3                                                                                                                                                                                            ; 1       ;
; dft_top:dft_top_instance|rc41776:stage0|perm41774:instPerm46329|z_0_0~3                                                                                                                                                                                            ; 1       ;
; dft_top:dft_top_instance|rc41776:stage0|perm41774:instPerm46329|z_0_1~2                                                                                                                                                                                            ; 1       ;
; dft_top:dft_top_instance|rc41776:stage0|perm41774:instPerm46329|z_0_0~2                                                                                                                                                                                            ; 1       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|shiftRegFIFO:shiftFIFO_46356|mem[7][0]                                                                   ; 1       ;
; dft_top:dft_top_instance|rc41776:stage0|perm41774:instPerm46329|z_0_1~1                                                                                                                                                                                            ; 1       ;
; dft_top:dft_top_instance|rc41776:stage0|perm41774:instPerm46329|z_0_0~1                                                                                                                                                                                            ; 1       ;
; dft_top:dft_top_instance|rc41776:stage0|perm41774:instPerm46329|z_0_1~0                                                                                                                                                                                            ; 1       ;
; dft_top:dft_top_instance|rc41776:stage0|perm41774:instPerm46329|z_0_0~0                                                                                                                                                                                            ; 1       ;
; dft_top:dft_top_instance|rc41776:stage0|perm41774:instPerm46329|nextReg:nextReg_46334|count~0                                                                                                                                                                      ; 1       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|rc46097:instrc46352|perm46095:instPerm46360|switch:out_sw_0_0|y0[2]~23                                                                                                  ; 1       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|rc46097:instrc46352|perm46095:instPerm46360|switch:out_sw_0_0|y0[3]~22                                                                                                  ; 1       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|rc46097:instrc46352|perm46095:instPerm46360|switch:out_sw_0_0|y0[4]~21                                                                                                  ; 1       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|rc46097:instrc46352|perm46095:instPerm46360|switch:out_sw_0_0|y0[5]~20                                                                                                  ; 1       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|rc46097:instrc46352|perm46095:instPerm46360|switch:out_sw_0_0|y0[6]~19                                                                                                  ; 1       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|rc46097:instrc46352|perm46095:instPerm46360|switch:out_sw_0_0|y0[7]~18                                                                                                  ; 1       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|rc46097:instrc46352|perm46095:instPerm46360|switch:out_sw_0_0|y0[8]~17                                                                                                  ; 1       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|rc46097:instrc46352|perm46095:instPerm46360|switch:out_sw_0_0|y0[9]~16                                                                                                  ; 1       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|rc46097:instrc46352|perm46095:instPerm46360|switch:out_sw_0_0|y0[10]~15                                                                                                 ; 1       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|multfix:m41891|q[1][12]                                                                                  ; 1       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|multfix:m41902|q[1][12]                                                                                  ; 1       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|multfix:m41891|q[1][13]                                                                                  ; 1       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|multfix:m41902|q[1][13]                                                                                  ; 1       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|multfix:m41891|q[1][14]                                                                                  ; 1       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|multfix:m41902|q[1][14]                                                                                  ; 1       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|multfix:m41891|q[1][15]                                                                                  ; 1       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|multfix:m41902|q[1][15]                                                                                  ; 1       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|multfix:m41891|q[1][16]                                                                                  ; 1       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|multfix:m41902|q[1][16]                                                                                  ; 1       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|multfix:m41891|q[1][17]                                                                                  ; 1       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|multfix:m41902|q[1][17]                                                                                  ; 1       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|multfix:m41891|q[1][18]                                                                                  ; 1       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|multfix:m41902|q[1][18]                                                                                  ; 1       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|multfix:m41891|q[1][19]                                                                                  ; 1       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|multfix:m41902|q[1][19]                                                                                  ; 1       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|multfix:m41891|q[1][20]                                                                                  ; 1       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|multfix:m41902|q[1][20]                                                                                  ; 1       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|multfix:m41891|q[1][23]                                                                                  ; 1       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|multfix:m41902|q[1][23]                                                                                  ; 1       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|rc46097:instrc46352|perm46095:instPerm46360|switch:out_sw_0_0|y0[11]~14                                                                                                 ; 1       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|rc46097:instrc46352|perm46095:instPerm46360|switch:out_sw_0_0|y0[14]~13                                                                                                 ; 1       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|rc46097:instrc46352|perm46095:instPerm46360|switch:out_sw_0_0|y0[15]~12                                                                                                 ; 1       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|rc46097:instrc46352|perm46095:instPerm46360|switch:out_sw_0_0|y0[16]~11                                                                                                 ; 1       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|rc46097:instrc46352|perm46095:instPerm46360|switch:out_sw_0_0|y0[17]~10                                                                                                 ; 1       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|rc46097:instrc46352|perm46095:instPerm46360|switch:out_sw_0_0|y0[18]~9                                                                                                  ; 1       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|rc46097:instrc46352|perm46095:instPerm46360|switch:out_sw_0_0|y0[19]~8                                                                                                  ; 1       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|rc46097:instrc46352|perm46095:instPerm46360|switch:out_sw_0_0|y0[20]~7                                                                                                  ; 1       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|rc46097:instrc46352|perm46095:instPerm46360|switch:out_sw_0_0|y0[21]~6                                                                                                  ; 1       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|rc46097:instrc46352|perm46095:instPerm46360|switch:out_sw_0_0|y0[22]~5                                                                                                  ; 1       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|multfix:m41851|q[1][12]                                                                                  ; 1       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|multfix:m41873|q[1][12]                                                                                  ; 1       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|multfix:m41851|q[1][13]                                                                                  ; 1       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|multfix:m41873|q[1][13]                                                                                  ; 1       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|multfix:m41851|q[1][14]                                                                                  ; 1       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|multfix:m41873|q[1][14]                                                                                  ; 1       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|multfix:m41851|q[1][15]                                                                                  ; 1       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|multfix:m41873|q[1][15]                                                                                  ; 1       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|multfix:m41851|q[1][16]                                                                                  ; 1       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|multfix:m41873|q[1][16]                                                                                  ; 1       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|multfix:m41851|q[1][17]                                                                                  ; 1       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|multfix:m41873|q[1][17]                                                                                  ; 1       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|multfix:m41851|q[1][18]                                                                                  ; 1       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|multfix:m41873|q[1][18]                                                                                  ; 1       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|multfix:m41851|q[1][19]                                                                                  ; 1       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|multfix:m41873|q[1][19]                                                                                  ; 1       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|multfix:m41851|q[1][20]                                                                                  ; 1       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|multfix:m41873|q[1][20]                                                                                  ; 1       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|multfix:m41851|q[1][23]                                                                                  ; 1       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|multfix:m41873|q[1][23]                                                                                  ; 1       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|rc46097:instrc46352|perm46095:instPerm46360|switch:out_sw_0_0|y0[23]~4                                                                                                  ; 1       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|rc46097:instrc46352|perm46095:instPerm46360|switch:out_sw_0_0|y0[12]~3                                                                                                  ; 1       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|multfix:m41851|q[1][10]                                                                                  ; 1       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|multfix:m41873|q[1][10]                                                                                  ; 1       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|multfix:m41851|q[1][11]                                                                                  ; 1       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|multfix:m41873|q[1][11]                                                                                  ; 1       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|rc46097:instrc46352|perm46095:instPerm46360|switch:out_sw_0_0|y0[13]~2                                                                                                  ; 1       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|shiftRegFIFO:shiftFIFO_46356|mem[8][0]                                                                   ; 1       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|rc46097:instrc46352|perm46095:instPerm46360|switch:out_sw_0_0|y0[0]~1                                                                                                   ; 1       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|multfix:m41891|q[1][10]                                                                                  ; 1       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|multfix:m41902|q[1][10]                                                                                  ; 1       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|multfix:m41891|q[1][11]                                                                                  ; 1       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|multfix:m41902|q[1][11]                                                                                  ; 1       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|altshift_taps:X1_rtl_0|shift_taps_mkm:auto_generated|cntr_4mf:cntr1|cmpr_8cc:cmpr5|aneb_result_wire[0]~0 ; 1       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|rc46097:instrc46352|perm46095:instPerm46360|switch:out_sw_0_0|y0[1]~0                                                                                                   ; 1       ;
; dft_top:dft_top_instance|rc41776:stage0|perm41774:instPerm46329|nextReg:nextReg_46334|Equal0~2                                                                                                                                                                     ; 1       ;
; dft_top:dft_top_instance|rc41776:stage0|perm41774:instPerm46329|nextReg:nextReg_46334|Equal0~1                                                                                                                                                                     ; 1       ;
; dft_top:dft_top_instance|rc41776:stage0|perm41774:instPerm46329|nextReg:nextReg_46334|Equal0~0                                                                                                                                                                     ; 1       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|shiftRegFIFO:shiftFIFO_46356|mem[9][0]                                                                   ; 1       ;
; dft_top:dft_top_instance|rc41776:stage0|perm41774:instPerm46329|shiftRegFIFO:shiftFIFO_46337|mem[0][0]                                                                                                                                                             ; 1       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|codeBlock46016:codeBlockIsnt46351|next                                                                                                                                  ; 1       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|rc46097:instrc46352|perm46095:instPerm46360|outFlip0~0                                                                                                                  ; 1       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|rc46097:instrc46352|perm46095:instPerm46360|inFlip0~1                                                                                                                   ; 1       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|rc46097:instrc46352|perm46095:instPerm46360|Equal2~2                                                                                                                    ; 1       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|rc46097:instrc46352|perm46095:instPerm46360|inFlip0~0                                                                                                                   ; 1       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|rc46097:instrc46352|perm46095:instPerm46360|Equal2~1                                                                                                                    ; 1       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|Selector7~1                                                                                                                                                                                              ; 1       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|Selector7~0                                                                                                                                                                                              ; 1       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|rc46097:instrc46352|perm46095:instPerm46360|switch:in_sw_0_0|y0[11]~23                                                                                                  ; 1       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|rc46097:instrc46352|perm46095:instPerm46360|switch:in_sw_0_0|y1[11]~23                                                                                                  ; 1       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|rc46097:instrc46352|perm46095:instPerm46360|switch:in_sw_0_0|y0[12]~22                                                                                                  ; 1       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|rc46097:instrc46352|perm46095:instPerm46360|switch:in_sw_0_0|y1[12]~22                                                                                                  ; 1       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|rc46097:instrc46352|perm46095:instPerm46360|switch:in_sw_0_0|y0[13]~21                                                                                                  ; 1       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|rc46097:instrc46352|perm46095:instPerm46360|switch:in_sw_0_0|y1[13]~21                                                                                                  ; 1       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|rc46097:instrc46352|perm46095:instPerm46360|switch:in_sw_0_0|y0[14]~20                                                                                                  ; 1       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|rc46097:instrc46352|perm46095:instPerm46360|switch:in_sw_0_0|y1[14]~20                                                                                                  ; 1       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|rc46097:instrc46352|perm46095:instPerm46360|switch:in_sw_0_0|y0[15]~19                                                                                                  ; 1       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|rc46097:instrc46352|perm46095:instPerm46360|switch:in_sw_0_0|y1[15]~19                                                                                                  ; 1       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|rc46097:instrc46352|perm46095:instPerm46360|switch:in_sw_0_0|y0[16]~18                                                                                                  ; 1       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|rc46097:instrc46352|perm46095:instPerm46360|switch:in_sw_0_0|y1[16]~18                                                                                                  ; 1       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|rc46097:instrc46352|perm46095:instPerm46360|switch:in_sw_0_0|y0[17]~17                                                                                                  ; 1       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|rc46097:instrc46352|perm46095:instPerm46360|switch:in_sw_0_0|y1[17]~17                                                                                                  ; 1       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|rc46097:instrc46352|perm46095:instPerm46360|switch:in_sw_0_0|y0[18]~16                                                                                                  ; 1       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|rc46097:instrc46352|perm46095:instPerm46360|switch:in_sw_0_0|y1[18]~16                                                                                                  ; 1       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|rc46097:instrc46352|perm46095:instPerm46360|switch:in_sw_0_0|y0[19]~15                                                                                                  ; 1       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|rc46097:instrc46352|perm46095:instPerm46360|switch:in_sw_0_0|y1[19]~15                                                                                                  ; 1       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|rc46097:instrc46352|perm46095:instPerm46360|switch:in_sw_0_0|y0[20]~14                                                                                                  ; 1       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|rc46097:instrc46352|perm46095:instPerm46360|switch:in_sw_0_0|y1[20]~14                                                                                                  ; 1       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|rc46097:instrc46352|perm46095:instPerm46360|switch:in_sw_0_0|y0[21]~13                                                                                                  ; 1       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|rc46097:instrc46352|perm46095:instPerm46360|switch:in_sw_0_0|y1[21]~13                                                                                                  ; 1       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|rc46097:instrc46352|perm46095:instPerm46360|switch:in_sw_0_0|y0[23]~12                                                                                                  ; 1       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|rc46097:instrc46352|perm46095:instPerm46360|switch:in_sw_0_0|y1[23]~12                                                                                                  ; 1       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|rc46097:instrc46352|perm46095:instPerm46360|switch:in_sw_0_0|y0[24]~11                                                                                                  ; 1       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|rc46097:instrc46352|perm46095:instPerm46360|switch:in_sw_0_0|y1[24]~11                                                                                                  ; 1       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|rc46097:instrc46352|perm46095:instPerm46360|switch:in_sw_0_0|y0[25]~10                                                                                                  ; 1       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|rc46097:instrc46352|perm46095:instPerm46360|switch:in_sw_0_0|y1[25]~10                                                                                                  ; 1       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|rc46097:instrc46352|perm46095:instPerm46360|switch:in_sw_0_0|y0[26]~9                                                                                                   ; 1       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|rc46097:instrc46352|perm46095:instPerm46360|switch:in_sw_0_0|y1[26]~9                                                                                                   ; 1       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|rc46097:instrc46352|perm46095:instPerm46360|switch:in_sw_0_0|y0[27]~8                                                                                                   ; 1       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|rc46097:instrc46352|perm46095:instPerm46360|switch:in_sw_0_0|y1[27]~8                                                                                                   ; 1       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|rc46097:instrc46352|perm46095:instPerm46360|switch:in_sw_0_0|y0[28]~7                                                                                                   ; 1       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|rc46097:instrc46352|perm46095:instPerm46360|switch:in_sw_0_0|y1[28]~7                                                                                                   ; 1       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|rc46097:instrc46352|perm46095:instPerm46360|switch:in_sw_0_0|y0[29]~6                                                                                                   ; 1       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|rc46097:instrc46352|perm46095:instPerm46360|switch:in_sw_0_0|y1[29]~6                                                                                                   ; 1       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|rc46097:instrc46352|perm46095:instPerm46360|switch:in_sw_0_0|y0[30]~5                                                                                                   ; 1       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|rc46097:instrc46352|perm46095:instPerm46360|switch:in_sw_0_0|y1[30]~5                                                                                                   ; 1       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|rc46097:instrc46352|perm46095:instPerm46360|switch:in_sw_0_0|y0[31]~4                                                                                                   ; 1       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|rc46097:instrc46352|perm46095:instPerm46360|switch:in_sw_0_0|y1[31]~4                                                                                                   ; 1       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|rc46097:instrc46352|perm46095:instPerm46360|switch:in_sw_0_0|y0[32]~3                                                                                                   ; 1       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|rc46097:instrc46352|perm46095:instPerm46360|switch:in_sw_0_0|y1[32]~3                                                                                                   ; 1       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|rc46097:instrc46352|perm46095:instPerm46360|switch:in_sw_0_0|y0[33]~2                                                                                                   ; 1       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|rc46097:instrc46352|perm46095:instPerm46360|switch:in_sw_0_0|y1[33]~2                                                                                                   ; 1       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|rc46097:instrc46352|perm46095:instPerm46360|switch:in_sw_0_0|y0[22]~1                                                                                                   ; 1       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|rc46097:instrc46352|perm46095:instPerm46360|switch:in_sw_0_0|y1[22]~1                                                                                                   ; 1       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|rc46097:instrc46352|perm46095:instPerm46360|switch:in_sw_0_0|y0[10]~0                                                                                                   ; 1       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|rc46097:instrc46352|perm46095:instPerm46360|switch:in_sw_0_0|y1[10]~0                                                                                                   ; 1       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|iri_state~5                                                                                                                                                                                              ; 1       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|Selector2~0                                                                                                                                                                                              ; 1       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|Selector0~0                                                                                                                                                                                              ; 1       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|i1~2                                                                                                                                                                                                     ; 1       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|i1~0                                                                                                                                                                                                     ; 1       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|Selector4~0                                                                                                                                                                                              ; 1       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|rc46097:instrc46352|perm46095:instPerm46360|z_0_0~23                                                                                                                    ; 1       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|rc46097:instrc46352|perm46095:instPerm46360|z_0_1~23                                                                                                                    ; 1       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|rc46097:instrc46352|perm46095:instPerm46360|z_0_0~22                                                                                                                    ; 1       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|rc46097:instrc46352|perm46095:instPerm46360|z_0_1~22                                                                                                                    ; 1       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|rc46097:instrc46352|perm46095:instPerm46360|z_0_0~21                                                                                                                    ; 1       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|rc46097:instrc46352|perm46095:instPerm46360|z_0_1~21                                                                                                                    ; 1       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|rc46097:instrc46352|perm46095:instPerm46360|z_0_0~20                                                                                                                    ; 1       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|rc46097:instrc46352|perm46095:instPerm46360|z_0_1~20                                                                                                                    ; 1       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|rc46097:instrc46352|perm46095:instPerm46360|z_0_0~19                                                                                                                    ; 1       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|rc46097:instrc46352|perm46095:instPerm46360|z_0_1~19                                                                                                                    ; 1       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|rc46097:instrc46352|perm46095:instPerm46360|z_0_0~18                                                                                                                    ; 1       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|rc46097:instrc46352|perm46095:instPerm46360|z_0_1~18                                                                                                                    ; 1       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|rc46097:instrc46352|perm46095:instPerm46360|z_0_0~17                                                                                                                    ; 1       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|rc46097:instrc46352|perm46095:instPerm46360|z_0_1~17                                                                                                                    ; 1       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|rc46097:instrc46352|perm46095:instPerm46360|z_0_0~16                                                                                                                    ; 1       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|rc46097:instrc46352|perm46095:instPerm46360|z_0_1~16                                                                                                                    ; 1       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|rc46097:instrc46352|perm46095:instPerm46360|z_0_0~15                                                                                                                    ; 1       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|rc46097:instrc46352|perm46095:instPerm46360|z_0_1~15                                                                                                                    ; 1       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|rc46097:instrc46352|perm46095:instPerm46360|z_0_0~14                                                                                                                    ; 1       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|rc46097:instrc46352|perm46095:instPerm46360|z_0_1~14                                                                                                                    ; 1       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|rc46097:instrc46352|perm46095:instPerm46360|z_0_0~13                                                                                                                    ; 1       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|rc46097:instrc46352|perm46095:instPerm46360|z_0_1~13                                                                                                                    ; 1       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|rc46097:instrc46352|perm46095:instPerm46360|z_0_0~12                                                                                                                    ; 1       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|rc46097:instrc46352|perm46095:instPerm46360|z_0_1~12                                                                                                                    ; 1       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|rc46097:instrc46352|perm46095:instPerm46360|z_0_0~11                                                                                                                    ; 1       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|rc46097:instrc46352|perm46095:instPerm46360|z_0_1~11                                                                                                                    ; 1       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|rc46097:instrc46352|perm46095:instPerm46360|z_0_0~10                                                                                                                    ; 1       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|rc46097:instrc46352|perm46095:instPerm46360|z_0_1~10                                                                                                                    ; 1       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|rc46097:instrc46352|perm46095:instPerm46360|z_0_0~9                                                                                                                     ; 1       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|rc46097:instrc46352|perm46095:instPerm46360|z_0_1~9                                                                                                                     ; 1       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|rc46097:instrc46352|perm46095:instPerm46360|z_0_0~8                                                                                                                     ; 1       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|rc46097:instrc46352|perm46095:instPerm46360|z_0_1~8                                                                                                                     ; 1       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|rc46097:instrc46352|perm46095:instPerm46360|z_0_0~7                                                                                                                     ; 1       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|rc46097:instrc46352|perm46095:instPerm46360|z_0_1~7                                                                                                                     ; 1       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|rc46097:instrc46352|perm46095:instPerm46360|z_0_0~6                                                                                                                     ; 1       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|rc46097:instrc46352|perm46095:instPerm46360|z_0_1~6                                                                                                                     ; 1       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|rc46097:instrc46352|perm46095:instPerm46360|z_0_0~5                                                                                                                     ; 1       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|rc46097:instrc46352|perm46095:instPerm46360|z_0_1~5                                                                                                                     ; 1       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|rc46097:instrc46352|perm46095:instPerm46360|z_0_0~4                                                                                                                     ; 1       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|rc46097:instrc46352|perm46095:instPerm46360|z_0_1~4                                                                                                                     ; 1       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|rc46097:instrc46352|perm46095:instPerm46360|z_0_0~3                                                                                                                     ; 1       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|rc46097:instrc46352|perm46095:instPerm46360|z_0_1~3                                                                                                                     ; 1       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|rc46097:instrc46352|perm46095:instPerm46360|z_0_0~2                                                                                                                     ; 1       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|rc46097:instrc46352|perm46095:instPerm46360|z_0_1~2                                                                                                                     ; 1       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|rc46097:instrc46352|perm46095:instPerm46360|z_0_0~1                                                                                                                     ; 1       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|rc46097:instrc46352|perm46095:instPerm46360|z_0_1~1                                                                                                                     ; 1       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|rc46097:instrc46352|perm46095:instPerm46360|Equal0~0                                                                                                                    ; 1       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|rc46097:instrc46352|perm46095:instPerm46360|z_0_0~0                                                                                                                     ; 1       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|rc46097:instrc46352|perm46095:instPerm46360|z_0_1~0                                                                                                                     ; 1       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|Y3~11                                                                                                                                                                                                    ; 1       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|Y3~10                                                                                                                                                                                                    ; 1       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|Y3~9                                                                                                                                                                                                     ; 1       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|Y3~8                                                                                                                                                                                                     ; 1       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|Y3~7                                                                                                                                                                                                     ; 1       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|Y3~6                                                                                                                                                                                                     ; 1       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|Y3~5                                                                                                                                                                                                     ; 1       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|Y3~4                                                                                                                                                                                                     ; 1       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|Y3~3                                                                                                                                                                                                     ; 1       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|Y3~2                                                                                                                                                                                                     ; 1       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|Y3~1                                                                                                                                                                                                     ; 1       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|Y2~11                                                                                                                                                                                                    ; 1       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|Y2~10                                                                                                                                                                                                    ; 1       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|Y2~9                                                                                                                                                                                                     ; 1       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|Y2~8                                                                                                                                                                                                     ; 1       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|Y2~7                                                                                                                                                                                                     ; 1       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|Y2~6                                                                                                                                                                                                     ; 1       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|Y2~5                                                                                                                                                                                                     ; 1       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|Y2~4                                                                                                                                                                                                     ; 1       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|Y2~3                                                                                                                                                                                                     ; 1       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|Y2~2                                                                                                                                                                                                     ; 1       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|Y2~1                                                                                                                                                                                                     ; 1       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|Y2~0                                                                                                                                                                                                     ; 1       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|Y3~0                                                                                                                                                                                                     ; 1       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|Y1~11                                                                                                                                                                                                    ; 1       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|Y1~10                                                                                                                                                                                                    ; 1       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|Y1~9                                                                                                                                                                                                     ; 1       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|Y1~8                                                                                                                                                                                                     ; 1       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|Y1~7                                                                                                                                                                                                     ; 1       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|Y1~6                                                                                                                                                                                                     ; 1       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|Y1~5                                                                                                                                                                                                     ; 1       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|Y1~4                                                                                                                                                                                                     ; 1       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|Y1~3                                                                                                                                                                                                     ; 1       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|Y1~2                                                                                                                                                                                                     ; 1       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|Y1~1                                                                                                                                                                                                     ; 1       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|Y0~11                                                                                                                                                                                                    ; 1       ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|Y0~10                                                                                                                                                                                                    ; 1       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+-------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+
; Name                                                                                                                                                                                                                                                  ; Type ; Mode             ; Clock Mode   ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size  ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M4Ks ; MIF                                       ; Location                                                                                                                                                   ; Mixed Width RDW Mode ; Port A RDW Mode ; Port B RDW Mode ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+-------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|D1_43962:instD1inst0_43962|altsyncram:Ram0_rtl_0|altsyncram_gm61:auto_generated|ALTSYNCRAM  ; AUTO ; ROM              ; Single Clock ; 2048         ; 12           ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 24576 ; 1024                        ; 12                          ; --                          ; --                          ; 12288               ; 3    ; db/FFT_Mag.rom0_D1_43962_9fb4f670.hdl.mif ; M4K_X37_Y34, M4K_X37_Y31, M4K_X37_Y30                                                                                                                      ; Don't care           ; Don't care      ; Don't care      ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|D2_46012:instD2inst0_46012|altsyncram:Ram0_rtl_0|altsyncram_gn61:auto_generated|ALTSYNCRAM  ; AUTO ; ROM              ; Single Clock ; 2048         ; 12           ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 24576 ; 1024                        ; 12                          ; --                          ; --                          ; 12288               ; 3    ; db/FFT_Mag.rom0_D2_46012_cf2c6e90.hdl.mif ; M4K_X37_Y32, M4K_X37_Y33, M4K_X37_Y29                                                                                                                      ; Don't care           ; Don't care      ; Don't care      ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|altshift_taps:X1_rtl_0|shift_taps_mkm:auto_generated|altsyncram_ec81:altsyncram2|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Single Clock ; 10           ; 24           ; 10           ; 24           ; yes                    ; no                      ; yes                    ; yes                     ; 240   ; 10                          ; 24                          ; 10                          ; 24                          ; 240                 ; 1    ; None                                      ; M4K_X55_Y38                                                                                                                                                ; Old data             ; Don't care      ; Don't care      ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|altshift_taps:X3_rtl_0|shift_taps_ajm:auto_generated|altsyncram_k981:altsyncram2|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Single Clock ; 5            ; 24           ; 5            ; 24           ; yes                    ; no                      ; yes                    ; yes                     ; 120   ; 5                           ; 24                          ; 5                           ; 24                          ; 120                 ; 1    ; None                                      ; M4K_X37_Y35                                                                                                                                                ; Old data             ; Don't care      ; Don't care      ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|rc46097:instrc46352|perm46095:instPerm46360|memArray2048_46095:memSys|memMod:memMod0|altsyncram:mem_rtl_0|altsyncram_a1h1:auto_generated|ALTSYNCRAM        ; AUTO ; Simple Dual Port ; Single Clock ; 2048         ; 24           ; 2048         ; 24           ; yes                    ; no                      ; yes                    ; no                      ; 49152 ; 2048                        ; 24                          ; 2048                        ; 24                          ; 49152               ; 12   ; None                                      ; M4K_X37_Y43, M4K_X37_Y41, M4K_X37_Y36, M4K_X55_Y44, M4K_X37_Y37, M4K_X37_Y39, M4K_X55_Y39, M4K_X55_Y45, M4K_X17_Y40, M4K_X17_Y36, M4K_X17_Y38, M4K_X37_Y44 ; Old data             ; Don't care      ; Don't care      ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|rc46097:instrc46352|perm46095:instPerm46360|memArray2048_46095:memSys|memMod:memMod1|altsyncram:mem_rtl_0|altsyncram_a1h1:auto_generated|ALTSYNCRAM        ; AUTO ; Simple Dual Port ; Single Clock ; 2048         ; 24           ; 2048         ; 24           ; yes                    ; no                      ; yes                    ; no                      ; 49152 ; 2048                        ; 24                          ; 2048                        ; 24                          ; 49152               ; 12   ; None                                      ; M4K_X37_Y45, M4K_X55_Y41, M4K_X37_Y40, M4K_X55_Y40, M4K_X17_Y41, M4K_X37_Y38, M4K_X55_Y42, M4K_X37_Y42, M4K_X17_Y42, M4K_X55_Y36, M4K_X55_Y37, M4K_X55_Y43 ; Old data             ; Don't care      ; Don't care      ;
; dft_top:dft_top_instance|rc41776:stage0|perm41774:instPerm46329|memArray2048_41774:memSys|memMod:memMod0|altsyncram:mem_rtl_0|altsyncram_a1h1:auto_generated|ALTSYNCRAM                                                                               ; AUTO ; Simple Dual Port ; Single Clock ; 2048         ; 24           ; 2048         ; 24           ; yes                    ; no                      ; yes                    ; no                      ; 49152 ; 2048                        ; 24                          ; 2048                        ; 24                          ; 49152               ; 12   ; None                                      ; M4K_X64_Y43, M4K_X84_Y44, M4K_X64_Y35, M4K_X84_Y43, M4K_X64_Y41, M4K_X64_Y39, M4K_X84_Y38, M4K_X64_Y42, M4K_X64_Y38, M4K_X84_Y35, M4K_X64_Y34, M4K_X84_Y36 ; Old data             ; Don't care      ; Don't care      ;
; dft_top:dft_top_instance|rc41776:stage0|perm41774:instPerm46329|memArray2048_41774:memSys|memMod:memMod1|altsyncram:mem_rtl_0|altsyncram_a1h1:auto_generated|ALTSYNCRAM                                                                               ; AUTO ; Simple Dual Port ; Single Clock ; 2048         ; 24           ; 2048         ; 24           ; yes                    ; no                      ; yes                    ; no                      ; 49152 ; 2048                        ; 24                          ; 2048                        ; 24                          ; 49152               ; 12   ; None                                      ; M4K_X64_Y44, M4K_X55_Y35, M4K_X64_Y40, M4K_X64_Y37, M4K_X84_Y41, M4K_X84_Y42, M4K_X84_Y39, M4K_X84_Y40, M4K_X55_Y34, M4K_X64_Y36, M4K_X64_Y33, M4K_X84_Y37 ; Old data             ; Don't care      ; Don't care      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+-------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


+-----------------------------------------------------------------------------------------------+
; Fitter DSP Block Usage Summary                                                                ;
+---------------------------------------+-------------+---------------------+-------------------+
; Statistic                             ; Number Used ; Available per Block ; Maximum Available ;
+---------------------------------------+-------------+---------------------+-------------------+
; Simple Multipliers (9-bit)            ; 0           ; 2                   ; 300               ;
; Simple Multipliers (18-bit)           ; 4           ; 1                   ; 150               ;
; Embedded Multiplier Blocks            ; 4           ; --                  ; 150               ;
; Embedded Multiplier 9-bit elements    ; 8           ; 2                   ; 300               ;
; Signed Embedded Multipliers           ; 4           ; --                  ; --                ;
; Unsigned Embedded Multipliers         ; 0           ; --                  ; --                ;
; Mixed Sign Embedded Multipliers       ; 0           ; --                  ; --                ;
; Variable Sign Embedded Multipliers    ; 0           ; --                  ; --                ;
; Dedicated Input Shift Register Chains ; 0           ; --                  ; --                ;
+---------------------------------------+-------------+---------------------+-------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DSP Block Details                                                                                                                                                                                                                                                                                                                                                                                                           ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+--------------------+---------------------+--------------------------------+-----------------------+-----------------------+-------------------+-----------------+
; Name                                                                                                                                                                                                                         ; Mode                       ; Location           ; Sign Representation ; Has Input Shift Register Chain ; Data A Input Register ; Data B Input Register ; Pipeline Register ; Output Register ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+--------------------+---------------------+--------------------------------+-----------------------+-----------------------+-------------------+-----------------+
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|multfix:m41902|lpm_mult:Mult0|mult_b1t:auto_generated|mac_out2     ; Simple Multiplier (18-bit) ; DSPOUT_X28_Y36_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|multfix:m41902|lpm_mult:Mult0|mult_b1t:auto_generated|mac_mult1 ;                            ; DSPMULT_X28_Y36_N0 ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|multfix:m41891|lpm_mult:Mult0|mult_b1t:auto_generated|mac_out2     ; Simple Multiplier (18-bit) ; DSPOUT_X28_Y33_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|multfix:m41891|lpm_mult:Mult0|mult_b1t:auto_generated|mac_mult1 ;                            ; DSPMULT_X28_Y33_N0 ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|multfix:m41873|lpm_mult:Mult0|mult_b1t:auto_generated|mac_out2     ; Simple Multiplier (18-bit) ; DSPOUT_X28_Y35_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|multfix:m41873|lpm_mult:Mult0|mult_b1t:auto_generated|mac_mult1 ;                            ; DSPMULT_X28_Y35_N0 ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|multfix:m41851|lpm_mult:Mult0|mult_b1t:auto_generated|mac_out2     ; Simple Multiplier (18-bit) ; DSPOUT_X28_Y34_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    dft_top:dft_top_instance|ICompose_46101:IComposeInst46328|statementList46099:instList46347|DirSum_46014:DirSumInst46350|codeBlock41778:codeBlockIsnt46353|multfix:m41851|lpm_mult:Mult0|mult_b1t:auto_generated|mac_mult1 ;                            ; DSPMULT_X28_Y34_N0 ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+--------------------+---------------------+--------------------------------+-----------------------+-----------------------+-------------------+-----------------+


+-------------------------------------------------------+
; Other Routing Usage Summary                           ;
+-----------------------------+-------------------------+
; Other Routing Resource Type ; Usage                   ;
+-----------------------------+-------------------------+
; Block interconnects         ; 2,592 / 197,592 ( 1 % ) ;
; C16 interconnects           ; 36 / 6,270 ( < 1 % )    ;
; C4 interconnects            ; 1,375 / 123,120 ( 1 % ) ;
; Direct links                ; 204 / 197,592 ( < 1 % ) ;
; Global clocks               ; 1 / 16 ( 6 % )          ;
; Local interconnects         ; 308 / 68,416 ( < 1 % )  ;
; R24 interconnects           ; 264 / 5,926 ( 4 % )     ;
; R4 interconnects            ; 1,987 / 167,484 ( 1 % ) ;
+-----------------------------+-------------------------+


+----------------------------------------------------------------------------+
; LAB Logic Elements                                                         ;
+--------------------------------------------+-------------------------------+
; Number of Logic Elements  (Average = 7.36) ; Number of LABs  (Total = 135) ;
+--------------------------------------------+-------------------------------+
; 1                                          ; 7                             ;
; 2                                          ; 44                            ;
; 3                                          ; 10                            ;
; 4                                          ; 6                             ;
; 5                                          ; 1                             ;
; 6                                          ; 5                             ;
; 7                                          ; 5                             ;
; 8                                          ; 4                             ;
; 9                                          ; 4                             ;
; 10                                         ; 5                             ;
; 11                                         ; 2                             ;
; 12                                         ; 3                             ;
; 13                                         ; 5                             ;
; 14                                         ; 3                             ;
; 15                                         ; 5                             ;
; 16                                         ; 26                            ;
+--------------------------------------------+-------------------------------+


+--------------------------------------------------------------------+
; LAB-wide Signals                                                   ;
+------------------------------------+-------------------------------+
; LAB-wide Signals  (Average = 1.16) ; Number of LABs  (Total = 135) ;
+------------------------------------+-------------------------------+
; 1 Clock                            ; 100                           ;
; 1 Clock enable                     ; 14                            ;
; 1 Sync. clear                      ; 21                            ;
; 1 Sync. load                       ; 21                            ;
+------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Signals Sourced                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Signals Sourced  (Average = 10.98) ; Number of LABs  (Total = 135) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 0                             ;
; 1                                            ; 6                             ;
; 2                                            ; 8                             ;
; 3                                            ; 10                            ;
; 4                                            ; 35                            ;
; 5                                            ; 6                             ;
; 6                                            ; 4                             ;
; 7                                            ; 2                             ;
; 8                                            ; 2                             ;
; 9                                            ; 1                             ;
; 10                                           ; 4                             ;
; 11                                           ; 2                             ;
; 12                                           ; 4                             ;
; 13                                           ; 0                             ;
; 14                                           ; 4                             ;
; 15                                           ; 7                             ;
; 16                                           ; 8                             ;
; 17                                           ; 0                             ;
; 18                                           ; 1                             ;
; 19                                           ; 1                             ;
; 20                                           ; 2                             ;
; 21                                           ; 3                             ;
; 22                                           ; 4                             ;
; 23                                           ; 3                             ;
; 24                                           ; 0                             ;
; 25                                           ; 2                             ;
; 26                                           ; 4                             ;
; 27                                           ; 4                             ;
; 28                                           ; 1                             ;
; 29                                           ; 3                             ;
; 30                                           ; 1                             ;
; 31                                           ; 2                             ;
; 32                                           ; 1                             ;
+----------------------------------------------+-------------------------------+


+---------------------------------------------------------------------------------+
; LAB Signals Sourced Out                                                         ;
+-------------------------------------------------+-------------------------------+
; Number of Signals Sourced Out  (Average = 5.82) ; Number of LABs  (Total = 135) ;
+-------------------------------------------------+-------------------------------+
; 0                                               ; 0                             ;
; 1                                               ; 11                            ;
; 2                                               ; 45                            ;
; 3                                               ; 12                            ;
; 4                                               ; 10                            ;
; 5                                               ; 8                             ;
; 6                                               ; 5                             ;
; 7                                               ; 2                             ;
; 8                                               ; 3                             ;
; 9                                               ; 4                             ;
; 10                                              ; 7                             ;
; 11                                              ; 7                             ;
; 12                                              ; 3                             ;
; 13                                              ; 3                             ;
; 14                                              ; 2                             ;
; 15                                              ; 1                             ;
; 16                                              ; 8                             ;
; 17                                              ; 1                             ;
; 18                                              ; 2                             ;
; 19                                              ; 1                             ;
+-------------------------------------------------+-------------------------------+


+-----------------------------------------------------------------------------+
; LAB Distinct Inputs                                                         ;
+---------------------------------------------+-------------------------------+
; Number of Distinct Inputs  (Average = 9.07) ; Number of LABs  (Total = 135) ;
+---------------------------------------------+-------------------------------+
; 0                                           ; 0                             ;
; 1                                           ; 0                             ;
; 2                                           ; 5                             ;
; 3                                           ; 12                            ;
; 4                                           ; 32                            ;
; 5                                           ; 14                            ;
; 6                                           ; 2                             ;
; 7                                           ; 13                            ;
; 8                                           ; 3                             ;
; 9                                           ; 9                             ;
; 10                                          ; 2                             ;
; 11                                          ; 5                             ;
; 12                                          ; 8                             ;
; 13                                          ; 4                             ;
; 14                                          ; 2                             ;
; 15                                          ; 1                             ;
; 16                                          ; 0                             ;
; 17                                          ; 5                             ;
; 18                                          ; 4                             ;
; 19                                          ; 0                             ;
; 20                                          ; 0                             ;
; 21                                          ; 1                             ;
; 22                                          ; 1                             ;
; 23                                          ; 1                             ;
; 24                                          ; 4                             ;
; 25                                          ; 2                             ;
; 26                                          ; 2                             ;
; 27                                          ; 0                             ;
; 28                                          ; 1                             ;
; 29                                          ; 2                             ;
+---------------------------------------------+-------------------------------+


+-------------------------------------------------------------------------+
; Fitter Device Options                                                   ;
+----------------------------------------------+--------------------------+
; Option                                       ; Setting                  ;
+----------------------------------------------+--------------------------+
; Enable user-supplied start-up clock (CLKUSR) ; Off                      ;
; Enable device-wide reset (DEV_CLRn)          ; Off                      ;
; Enable device-wide output enable (DEV_OE)    ; Off                      ;
; Enable INIT_DONE output                      ; Off                      ;
; Configuration scheme                         ; Active Serial            ;
; Error detection CRC                          ; Off                      ;
; nCEO                                         ; As output driving ground ;
; ASDO,nCSO                                    ; As input tri-stated      ;
; Reserve all unused pins                      ; As output driving ground ;
; Base pin-out file on sameframe device        ; Off                      ;
+----------------------------------------------+--------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.20 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+-----------------+
; Fitter Messages ;
+-----------------+
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (119006): Selected device EP2C70F672C6 for design "FFT_Mag"
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Warning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature.
Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info (176445): Device EP2C35F672C6 is compatible
    Info (176445): Device EP2C50F672C6 is compatible
Info (169124): Fitter converted 3 user pins into dedicated programming pins
    Info (169125): Pin ~ASDO~ is reserved at location E3
    Info (169125): Pin ~nCSO~ is reserved at location D3
    Info (169125): Pin ~LVDS195p/nCEO~ is reserved at location AE24
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Critical Warning (169085): No exact pin location assignment(s) for 124 pins of 124 total pins
    Info (169086): Pin mag1[0] not assigned to an exact location on the device
    Info (169086): Pin mag1[1] not assigned to an exact location on the device
    Info (169086): Pin mag1[2] not assigned to an exact location on the device
    Info (169086): Pin mag1[3] not assigned to an exact location on the device
    Info (169086): Pin mag1[4] not assigned to an exact location on the device
    Info (169086): Pin mag1[5] not assigned to an exact location on the device
    Info (169086): Pin mag1[6] not assigned to an exact location on the device
    Info (169086): Pin mag1[7] not assigned to an exact location on the device
    Info (169086): Pin mag1[8] not assigned to an exact location on the device
    Info (169086): Pin mag1[9] not assigned to an exact location on the device
    Info (169086): Pin mag1[10] not assigned to an exact location on the device
    Info (169086): Pin mag1[11] not assigned to an exact location on the device
    Info (169086): Pin mag2[0] not assigned to an exact location on the device
    Info (169086): Pin mag2[1] not assigned to an exact location on the device
    Info (169086): Pin mag2[2] not assigned to an exact location on the device
    Info (169086): Pin mag2[3] not assigned to an exact location on the device
    Info (169086): Pin mag2[4] not assigned to an exact location on the device
    Info (169086): Pin mag2[5] not assigned to an exact location on the device
    Info (169086): Pin mag2[6] not assigned to an exact location on the device
    Info (169086): Pin mag2[7] not assigned to an exact location on the device
    Info (169086): Pin mag2[8] not assigned to an exact location on the device
    Info (169086): Pin mag2[9] not assigned to an exact location on the device
    Info (169086): Pin mag2[10] not assigned to an exact location on the device
    Info (169086): Pin mag2[11] not assigned to an exact location on the device
    Info (169086): Pin next_out not assigned to an exact location on the device
    Info (169086): Pin Y0[0] not assigned to an exact location on the device
    Info (169086): Pin Y0[1] not assigned to an exact location on the device
    Info (169086): Pin Y0[2] not assigned to an exact location on the device
    Info (169086): Pin Y0[3] not assigned to an exact location on the device
    Info (169086): Pin Y0[4] not assigned to an exact location on the device
    Info (169086): Pin Y0[5] not assigned to an exact location on the device
    Info (169086): Pin Y0[6] not assigned to an exact location on the device
    Info (169086): Pin Y0[7] not assigned to an exact location on the device
    Info (169086): Pin Y0[8] not assigned to an exact location on the device
    Info (169086): Pin Y0[9] not assigned to an exact location on the device
    Info (169086): Pin Y0[10] not assigned to an exact location on the device
    Info (169086): Pin Y0[11] not assigned to an exact location on the device
    Info (169086): Pin Y1[0] not assigned to an exact location on the device
    Info (169086): Pin Y1[1] not assigned to an exact location on the device
    Info (169086): Pin Y1[2] not assigned to an exact location on the device
    Info (169086): Pin Y1[3] not assigned to an exact location on the device
    Info (169086): Pin Y1[4] not assigned to an exact location on the device
    Info (169086): Pin Y1[5] not assigned to an exact location on the device
    Info (169086): Pin Y1[6] not assigned to an exact location on the device
    Info (169086): Pin Y1[7] not assigned to an exact location on the device
    Info (169086): Pin Y1[8] not assigned to an exact location on the device
    Info (169086): Pin Y1[9] not assigned to an exact location on the device
    Info (169086): Pin Y1[10] not assigned to an exact location on the device
    Info (169086): Pin Y1[11] not assigned to an exact location on the device
    Info (169086): Pin Y2[0] not assigned to an exact location on the device
    Info (169086): Pin Y2[1] not assigned to an exact location on the device
    Info (169086): Pin Y2[2] not assigned to an exact location on the device
    Info (169086): Pin Y2[3] not assigned to an exact location on the device
    Info (169086): Pin Y2[4] not assigned to an exact location on the device
    Info (169086): Pin Y2[5] not assigned to an exact location on the device
    Info (169086): Pin Y2[6] not assigned to an exact location on the device
    Info (169086): Pin Y2[7] not assigned to an exact location on the device
    Info (169086): Pin Y2[8] not assigned to an exact location on the device
    Info (169086): Pin Y2[9] not assigned to an exact location on the device
    Info (169086): Pin Y2[10] not assigned to an exact location on the device
    Info (169086): Pin Y2[11] not assigned to an exact location on the device
    Info (169086): Pin Y3[0] not assigned to an exact location on the device
    Info (169086): Pin Y3[1] not assigned to an exact location on the device
    Info (169086): Pin Y3[2] not assigned to an exact location on the device
    Info (169086): Pin Y3[3] not assigned to an exact location on the device
    Info (169086): Pin Y3[4] not assigned to an exact location on the device
    Info (169086): Pin Y3[5] not assigned to an exact location on the device
    Info (169086): Pin Y3[6] not assigned to an exact location on the device
    Info (169086): Pin Y3[7] not assigned to an exact location on the device
    Info (169086): Pin Y3[8] not assigned to an exact location on the device
    Info (169086): Pin Y3[9] not assigned to an exact location on the device
    Info (169086): Pin Y3[10] not assigned to an exact location on the device
    Info (169086): Pin Y3[11] not assigned to an exact location on the device
    Info (169086): Pin reset not assigned to an exact location on the device
    Info (169086): Pin clk not assigned to an exact location on the device
    Info (169086): Pin next not assigned to an exact location on the device
    Info (169086): Pin X3[1] not assigned to an exact location on the device
    Info (169086): Pin X1[1] not assigned to an exact location on the device
    Info (169086): Pin X3[0] not assigned to an exact location on the device
    Info (169086): Pin X1[0] not assigned to an exact location on the device
    Info (169086): Pin X2[1] not assigned to an exact location on the device
    Info (169086): Pin X0[1] not assigned to an exact location on the device
    Info (169086): Pin X2[0] not assigned to an exact location on the device
    Info (169086): Pin X0[0] not assigned to an exact location on the device
    Info (169086): Pin X2[11] not assigned to an exact location on the device
    Info (169086): Pin X0[11] not assigned to an exact location on the device
    Info (169086): Pin X2[10] not assigned to an exact location on the device
    Info (169086): Pin X0[10] not assigned to an exact location on the device
    Info (169086): Pin X2[9] not assigned to an exact location on the device
    Info (169086): Pin X0[9] not assigned to an exact location on the device
    Info (169086): Pin X2[8] not assigned to an exact location on the device
    Info (169086): Pin X0[8] not assigned to an exact location on the device
    Info (169086): Pin X2[7] not assigned to an exact location on the device
    Info (169086): Pin X0[7] not assigned to an exact location on the device
    Info (169086): Pin X2[6] not assigned to an exact location on the device
    Info (169086): Pin X0[6] not assigned to an exact location on the device
    Info (169086): Pin X2[5] not assigned to an exact location on the device
    Info (169086): Pin X0[5] not assigned to an exact location on the device
    Info (169086): Pin X2[4] not assigned to an exact location on the device
    Info (169086): Pin X0[4] not assigned to an exact location on the device
    Info (169086): Pin X2[3] not assigned to an exact location on the device
    Info (169086): Pin X0[3] not assigned to an exact location on the device
    Info (169086): Pin X2[2] not assigned to an exact location on the device
    Info (169086): Pin X0[2] not assigned to an exact location on the device
    Info (169086): Pin X3[11] not assigned to an exact location on the device
    Info (169086): Pin X1[11] not assigned to an exact location on the device
    Info (169086): Pin X3[10] not assigned to an exact location on the device
    Info (169086): Pin X1[10] not assigned to an exact location on the device
    Info (169086): Pin X3[9] not assigned to an exact location on the device
    Info (169086): Pin X1[9] not assigned to an exact location on the device
    Info (169086): Pin X3[8] not assigned to an exact location on the device
    Info (169086): Pin X1[8] not assigned to an exact location on the device
    Info (169086): Pin X3[7] not assigned to an exact location on the device
    Info (169086): Pin X1[7] not assigned to an exact location on the device
    Info (169086): Pin X3[6] not assigned to an exact location on the device
    Info (169086): Pin X1[6] not assigned to an exact location on the device
    Info (169086): Pin X3[5] not assigned to an exact location on the device
    Info (169086): Pin X1[5] not assigned to an exact location on the device
    Info (169086): Pin X3[4] not assigned to an exact location on the device
    Info (169086): Pin X1[4] not assigned to an exact location on the device
    Info (169086): Pin X3[3] not assigned to an exact location on the device
    Info (169086): Pin X1[3] not assigned to an exact location on the device
    Info (169086): Pin X3[2] not assigned to an exact location on the device
    Info (169086): Pin X1[2] not assigned to an exact location on the device
Critical Warning (332012): Synopsys Design Constraints File file not found: 'FFT_Mag.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332144): No user constrained base clocks found in the design
Info (332130): Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time.
Info (176353): Automatically promoted node clk (placed in PIN P2 (CLK2, LVDSCLK1p, Input))
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176218): Packed 24 registers into blocks of type EC
    Extra Info (176218): Packed 96 registers into blocks of type Embedded multiplier block
    Extra Info (176218): Packed 48 registers into blocks of type Embedded multiplier output
    Extra Info (176220): Created 48 register duplicates
Info (176214): Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement
    Info (176211): Number of I/O pins in group: 123 (unused VREF, 3.3V VCCIO, 50 input, 73 output, 0 bidirectional)
        Info (176212): I/O standards used: 3.3-V LVTTL.
Info (176215): I/O bank details before I/O pin placement
    Info (176214): Statistics of I/O banks
        Info (176213): I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  58 pins available
        Info (176213): I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  53 pins available
        Info (176213): I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  46 pins available
        Info (176213): I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  50 pins available
        Info (176213): I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  62 pins available
        Info (176213): I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  53 pins available
        Info (176213): I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  50 pins available
        Info (176213): I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  46 pins available
Info (171121): Fitter preparation operations ending: elapsed time is 00:00:05
Info (170189): Fitter placement preparation operations beginning
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:03
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:18
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 1% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 7% of the available device resources in the region that extends from location X48_Y39 to location X59_Y51
Info (170194): Fitter routing operations ending: elapsed time is 00:00:08
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
Info (11888): Total time spent on timing analysis during the Fitter is 6.86 seconds.
Info (306004): Started post-fitting delay annotation
Warning (306006): Found 73 output pins without output pin load capacitance assignment
    Info (306007): Pin "mag1[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "mag1[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "mag1[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "mag1[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "mag1[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "mag1[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "mag1[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "mag1[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "mag1[8]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "mag1[9]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "mag1[10]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "mag1[11]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "mag2[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "mag2[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "mag2[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "mag2[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "mag2[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "mag2[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "mag2[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "mag2[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "mag2[8]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "mag2[9]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "mag2[10]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "mag2[11]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "next_out" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "Y0[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "Y0[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "Y0[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "Y0[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "Y0[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "Y0[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "Y0[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "Y0[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "Y0[8]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "Y0[9]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "Y0[10]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "Y0[11]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "Y1[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "Y1[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "Y1[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "Y1[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "Y1[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "Y1[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "Y1[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "Y1[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "Y1[8]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "Y1[9]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "Y1[10]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "Y1[11]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "Y2[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "Y2[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "Y2[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "Y2[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "Y2[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "Y2[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "Y2[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "Y2[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "Y2[8]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "Y2[9]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "Y2[10]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "Y2[11]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "Y3[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "Y3[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "Y3[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "Y3[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "Y3[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "Y3[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "Y3[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "Y3[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "Y3[8]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "Y3[9]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "Y3[10]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "Y3[11]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
Info (306005): Delay annotation completed successfully
Info (306004): Started post-fitting delay annotation
Info (306005): Delay annotation completed successfully
Info (11218): Fitter post-fit operations ending: elapsed time is 00:00:10
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Warning (169174): The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'.
Info (144001): Generated suppressed messages file C:/Users/Micah/Desktop/FFT_Mag/output_files/FFT_Mag.fit.smsg
Info: Quartus II 64-Bit Fitter was successful. 0 errors, 6 warnings
    Info: Peak virtual memory: 780 megabytes
    Info: Processing ended: Fri Mar 04 00:07:00 2016
    Info: Elapsed time: 00:01:18
    Info: Total CPU time (on all processors): 00:01:17


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in C:/Users/Micah/Desktop/FFT_Mag/output_files/FFT_Mag.fit.smsg.


