0.6
2017.3
Oct  4 2017
20:01:51
/home/mdomingu/FPGAPrototypingByVerilogExamples/2.9.1Gate_level_greater_than/2.9.1Gate_level_greater_than.sim/sim_1/behav/xsim/glbl.v,1507081072,verilog,,,,glbl,,,,,,,,
/home/mdomingu/FPGAPrototypingByVerilogExamples/tmp/2.9.1Gate-level greater-than.srcs/sim_1/new/testbench.v,1549737847,verilog,,,,testbench,,,,,,,,
/home/mdomingu/FPGAPrototypingByVerilogExamples/tmp/2.9.1Gate-level greater-than.srcs/sources_1/new/greater_than_block2bits.v,1549735880,verilog,,/home/mdomingu/FPGAPrototypingByVerilogExamples/tmp/2.9.1Gate-level greater-than.srcs/sources_1/new/greater_than_block4bits.v,,greater_than_block2bits,,,,,,,,
/home/mdomingu/FPGAPrototypingByVerilogExamples/tmp/2.9.1Gate-level greater-than.srcs/sources_1/new/greater_than_block4bits.v,1549741463,verilog,,/home/mdomingu/FPGAPrototypingByVerilogExamples/tmp/2.9.1Gate-level greater-than.srcs/sim_1/new/testbench.v,,greater_than_block4bits,,,,,,,,
