module bus_conductor (ALE, bus_in, bus_out, bus_en, addr_bus, data_bus, adbd);
	input ALE, adbd;
	output reg bus_en;
	input [7:0] bus_in;
	output reg [7:0] bus_out;
	input [7:0] addr_bus; 
	inout reg [7:0] data_bus;
	
	always @(ALE,adbd)
	begin
		if(ALE == 1'b1) begin
			bus_en = 1'b1;
			bus_out = addr_bus;
			data_bus = 8'bzzzzzzzz;
		end
		else if(adbd == 1'b1) begin
			bus_en = 1'b1;
			bus_out = data_bus;
		end
		else begin
			bus_en = 1'b0;
			data_bus = bus_in;
		end
	end
endmodule
	