// Seed: 1878517845
module module_0 (
    input  tri   id_0,
    input  tri   id_1,
    output uwire id_2,
    input  wor   id_3,
    output tri0  id_4
);
  assign id_4 = 1;
endmodule
module module_1 (
    input  tri0  id_0,
    input  uwire id_1,
    output tri   id_2,
    output wand  id_3,
    output tri0  id_4
);
  wire id_6;
  wire id_7;
  module_0(
      id_0, id_1, id_4, id_0, id_3
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19
);
  input wire id_19;
  output wire id_18;
  input wire id_17;
  inout wire id_16;
  inout wire id_15;
  inout wire id_14;
  inout wire id_13;
  output wire id_12;
  input wire id_11;
  inout wire id_10;
  inout wire id_9;
  inout wire id_8;
  output wire id_7;
  inout wire id_6;
  output wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  assign id_18[1] = id_19 == id_2;
endmodule
module module_3 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  inout wire id_13;
  input wire id_12;
  inout wire id_11;
  inout wire id_10;
  output wire id_9;
  inout wire id_8;
  input wire id_7;
  output wire id_6;
  output wire id_5;
  inout wire id_4;
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  assign id_11 = id_2;
  xnor (
      id_5,
      id_16,
      id_10,
      id_11,
      id_1,
      id_13,
      id_8,
      id_4,
      id_17,
      id_15,
      id_3,
      id_7,
      id_2,
      id_14,
      id_12
  );
  wire id_14, id_15, id_16;
  logic [7:0] id_17;
  assign id_17[1] = 1;
  assign id_1[1]  = id_14;
  module_2(
      id_4,
      id_8,
      id_3,
      id_13,
      id_10,
      id_4,
      id_8,
      id_13,
      id_8,
      id_16,
      id_4,
      id_9,
      id_11,
      id_13,
      id_10,
      id_13,
      id_2,
      id_17,
      id_16
  );
endmodule
