###############################################################################
# Created by write_sdc
# Sat Feb  3 10:48:58 2024
###############################################################################
current_design test_sram_macro
###############################################################################
# Timing Constraints
###############################################################################
create_clock -name clk -period 25.0000 [get_ports {clk}]
set_clock_transition 0.1500 [get_clocks {clk}]
set_clock_uncertainty 0.2500 clk
set_propagated_clock [get_clocks {clk}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {addr[0]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {addr[1]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {addr[2]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {addr[3]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {addr[4]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {addr[5]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {addr[6]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {addr[7]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {cs}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {datain[0]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {datain[10]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {datain[11]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {datain[12]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {datain[13]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {datain[14]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {datain[15]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {datain[16]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {datain[17]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {datain[18]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {datain[19]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {datain[1]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {datain[20]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {datain[21]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {datain[22]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {datain[23]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {datain[24]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {datain[25]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {datain[26]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {datain[27]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {datain[28]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {datain[29]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {datain[2]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {datain[30]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {datain[31]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {datain[32]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {datain[33]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {datain[34]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {datain[35]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {datain[36]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {datain[37]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {datain[38]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {datain[39]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {datain[3]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {datain[40]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {datain[41]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {datain[42]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {datain[43]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {datain[44]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {datain[45]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {datain[46]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {datain[47]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {datain[48]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {datain[49]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {datain[4]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {datain[50]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {datain[51]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {datain[52]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {datain[53]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {datain[54]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {datain[55]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {datain[56]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {datain[57]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {datain[58]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {datain[59]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {datain[5]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {datain[60]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {datain[61]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {datain[62]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {datain[63]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {datain[6]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {datain[7]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {datain[8]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {datain[9]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {rst_n}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {we}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {write_allow[0]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {write_allow[1]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {write_allow[2]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {write_allow[3]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {write_allow[4]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {write_allow[5]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {write_allow[6]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {write_allow[7]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {dataout[0]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {dataout[10]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {dataout[11]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {dataout[12]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {dataout[13]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {dataout[14]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {dataout[15]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {dataout[16]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {dataout[17]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {dataout[18]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {dataout[19]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {dataout[1]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {dataout[20]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {dataout[21]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {dataout[22]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {dataout[23]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {dataout[24]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {dataout[25]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {dataout[26]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {dataout[27]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {dataout[28]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {dataout[29]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {dataout[2]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {dataout[30]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {dataout[31]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {dataout[32]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {dataout[33]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {dataout[34]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {dataout[35]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {dataout[36]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {dataout[37]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {dataout[38]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {dataout[39]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {dataout[3]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {dataout[40]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {dataout[41]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {dataout[42]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {dataout[43]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {dataout[44]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {dataout[45]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {dataout[46]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {dataout[47]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {dataout[48]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {dataout[49]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {dataout[4]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {dataout[50]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {dataout[51]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {dataout[52]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {dataout[53]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {dataout[54]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {dataout[55]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {dataout[56]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {dataout[57]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {dataout[58]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {dataout[59]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {dataout[5]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {dataout[60]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {dataout[61]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {dataout[62]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {dataout[63]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {dataout[6]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {dataout[7]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {dataout[8]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {dataout[9]}]
###############################################################################
# Environment
###############################################################################
set_load -pin_load 0.0334 [get_ports {dataout[63]}]
set_load -pin_load 0.0334 [get_ports {dataout[62]}]
set_load -pin_load 0.0334 [get_ports {dataout[61]}]
set_load -pin_load 0.0334 [get_ports {dataout[60]}]
set_load -pin_load 0.0334 [get_ports {dataout[59]}]
set_load -pin_load 0.0334 [get_ports {dataout[58]}]
set_load -pin_load 0.0334 [get_ports {dataout[57]}]
set_load -pin_load 0.0334 [get_ports {dataout[56]}]
set_load -pin_load 0.0334 [get_ports {dataout[55]}]
set_load -pin_load 0.0334 [get_ports {dataout[54]}]
set_load -pin_load 0.0334 [get_ports {dataout[53]}]
set_load -pin_load 0.0334 [get_ports {dataout[52]}]
set_load -pin_load 0.0334 [get_ports {dataout[51]}]
set_load -pin_load 0.0334 [get_ports {dataout[50]}]
set_load -pin_load 0.0334 [get_ports {dataout[49]}]
set_load -pin_load 0.0334 [get_ports {dataout[48]}]
set_load -pin_load 0.0334 [get_ports {dataout[47]}]
set_load -pin_load 0.0334 [get_ports {dataout[46]}]
set_load -pin_load 0.0334 [get_ports {dataout[45]}]
set_load -pin_load 0.0334 [get_ports {dataout[44]}]
set_load -pin_load 0.0334 [get_ports {dataout[43]}]
set_load -pin_load 0.0334 [get_ports {dataout[42]}]
set_load -pin_load 0.0334 [get_ports {dataout[41]}]
set_load -pin_load 0.0334 [get_ports {dataout[40]}]
set_load -pin_load 0.0334 [get_ports {dataout[39]}]
set_load -pin_load 0.0334 [get_ports {dataout[38]}]
set_load -pin_load 0.0334 [get_ports {dataout[37]}]
set_load -pin_load 0.0334 [get_ports {dataout[36]}]
set_load -pin_load 0.0334 [get_ports {dataout[35]}]
set_load -pin_load 0.0334 [get_ports {dataout[34]}]
set_load -pin_load 0.0334 [get_ports {dataout[33]}]
set_load -pin_load 0.0334 [get_ports {dataout[32]}]
set_load -pin_load 0.0334 [get_ports {dataout[31]}]
set_load -pin_load 0.0334 [get_ports {dataout[30]}]
set_load -pin_load 0.0334 [get_ports {dataout[29]}]
set_load -pin_load 0.0334 [get_ports {dataout[28]}]
set_load -pin_load 0.0334 [get_ports {dataout[27]}]
set_load -pin_load 0.0334 [get_ports {dataout[26]}]
set_load -pin_load 0.0334 [get_ports {dataout[25]}]
set_load -pin_load 0.0334 [get_ports {dataout[24]}]
set_load -pin_load 0.0334 [get_ports {dataout[23]}]
set_load -pin_load 0.0334 [get_ports {dataout[22]}]
set_load -pin_load 0.0334 [get_ports {dataout[21]}]
set_load -pin_load 0.0334 [get_ports {dataout[20]}]
set_load -pin_load 0.0334 [get_ports {dataout[19]}]
set_load -pin_load 0.0334 [get_ports {dataout[18]}]
set_load -pin_load 0.0334 [get_ports {dataout[17]}]
set_load -pin_load 0.0334 [get_ports {dataout[16]}]
set_load -pin_load 0.0334 [get_ports {dataout[15]}]
set_load -pin_load 0.0334 [get_ports {dataout[14]}]
set_load -pin_load 0.0334 [get_ports {dataout[13]}]
set_load -pin_load 0.0334 [get_ports {dataout[12]}]
set_load -pin_load 0.0334 [get_ports {dataout[11]}]
set_load -pin_load 0.0334 [get_ports {dataout[10]}]
set_load -pin_load 0.0334 [get_ports {dataout[9]}]
set_load -pin_load 0.0334 [get_ports {dataout[8]}]
set_load -pin_load 0.0334 [get_ports {dataout[7]}]
set_load -pin_load 0.0334 [get_ports {dataout[6]}]
set_load -pin_load 0.0334 [get_ports {dataout[5]}]
set_load -pin_load 0.0334 [get_ports {dataout[4]}]
set_load -pin_load 0.0334 [get_ports {dataout[3]}]
set_load -pin_load 0.0334 [get_ports {dataout[2]}]
set_load -pin_load 0.0334 [get_ports {dataout[1]}]
set_load -pin_load 0.0334 [get_ports {dataout[0]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {clk}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {cs}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {rst_n}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {we}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {addr[7]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {addr[6]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {addr[5]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {addr[4]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {addr[3]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {addr[2]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {addr[1]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {addr[0]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {datain[63]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {datain[62]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {datain[61]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {datain[60]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {datain[59]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {datain[58]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {datain[57]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {datain[56]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {datain[55]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {datain[54]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {datain[53]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {datain[52]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {datain[51]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {datain[50]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {datain[49]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {datain[48]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {datain[47]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {datain[46]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {datain[45]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {datain[44]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {datain[43]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {datain[42]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {datain[41]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {datain[40]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {datain[39]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {datain[38]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {datain[37]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {datain[36]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {datain[35]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {datain[34]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {datain[33]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {datain[32]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {datain[31]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {datain[30]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {datain[29]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {datain[28]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {datain[27]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {datain[26]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {datain[25]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {datain[24]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {datain[23]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {datain[22]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {datain[21]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {datain[20]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {datain[19]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {datain[18]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {datain[17]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {datain[16]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {datain[15]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {datain[14]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {datain[13]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {datain[12]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {datain[11]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {datain[10]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {datain[9]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {datain[8]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {datain[7]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {datain[6]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {datain[5]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {datain[4]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {datain[3]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {datain[2]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {datain[1]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {datain[0]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {write_allow[7]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {write_allow[6]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {write_allow[5]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {write_allow[4]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {write_allow[3]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {write_allow[2]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {write_allow[1]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {write_allow[0]}]
set_timing_derate -early 0.9500
set_timing_derate -late 1.0500
###############################################################################
# Design Rules
###############################################################################
set_max_transition 0.7500 [current_design]
set_max_fanout 10.0000 [current_design]
