# ğŸš€ Single-Cycle MIPS Processor

## ğŸ“š Project Overview

This repository contains the RTL design and testbench for a **Single-Cycle MIPS Processor** implemented in Verilog. The design supports a comprehensive subset of MIPS instructions covering R-type, I-type, and J-type formats. The processor executes instructions in a single clock cycle and includes instruction memory, data memory, register file, ALU, and control logic.

---

## ğŸ› ï¸ Features

- Supports major MIPS instructions including arithmetic, logic, load/store, branches, and jumps
- Fully combinational ALU with control signals
- Program Counter and branching logic with jump handling
- Instruction and data memories modeled with parameterizable sizes
- Register file with synchronous write and asynchronous read
- Testbench with automatic checking of instruction correctness and program counter
- Big Endian memory layout

---

## ğŸ“ Repository Structure

â”œâ”€â”€ Design/ # RTL source files
â”‚ â”œâ”€â”€ ALU_Control.v
â”‚ â”œâ”€â”€ ALU.v
â”‚ â”œâ”€â”€ Branch_Block.v
â”‚ â”œâ”€â”€ Control_Unit.v
â”‚ â”œâ”€â”€ Data_Memory.v
â”‚ â”œâ”€â”€ Extention.v
â”‚ â”œâ”€â”€ instruction_mem.v
â”‚ â”œâ”€â”€ Jump_Block.v
â”‚ â”œâ”€â”€ Main_ALU.v
â”‚ â”œâ”€â”€ MIPS.v
â”‚ â”œâ”€â”€ mux_2_1.v
â”‚ â”œâ”€â”€ PC_Adder.v
â”‚ â”œâ”€â”€ Program_Counter.v
â”‚ â””â”€â”€ Register_File.v
â”œâ”€â”€ Test_Bench/ # Testbench files and memory initialization files
â”‚ â”œâ”€â”€ MIPS_Processor_tb.v
â”‚ â”œâ”€â”€ Imem.dat
â”‚ â”œâ”€â”€ Dmem.dat
â”‚ â””â”€â”€ register_file.dat
â””â”€â”€ MIPS_Processor.do # Simulation script for ModelSim/Questa or similar

yaml
Copy
Edit

---

## ğŸ“– Supported Instructions

| Instruction | Type   | Opcode  |
|-------------|--------|---------|
| ADD         | R-type | 000000  |
| SUB         | R-type | 000000  |
| AND         | R-type | 000000  |
| OR          | R-type | 000000  |
| NOR         | R-type | 000000  |
| XOR         | R-type | 000000  |
| SLL         | R-type | 000000  |
| SRL         | R-type | 000000  |
| SRA         | R-type | 000000  |
| SLT         | R-type | 000000  |
| ADDI        | I-type | 001000  |
| ANDI        | I-type | 001100  |
| ORI         | I-type | 001101  |
| XORI        | I-type | 001110  |
| SLTI        | I-type | 001010  |
| LUI         | I-type | 001111  |
| LW          | I-type | 100011  |
| SW          | I-type | 101011  |
| LB          | I-type | 100000  |
| LH          | I-type | 100001  |
| SB          | I-type | 101000  |
| SH          | I-type | 101001  |
| BEQ         | I-type | 000100  |
| BNE         | I-type | 000101  |
| J           | J-type | 000010  |
| JAL         | J-type | 000011  |

---

## âš™ï¸ Getting Started

### Requirements

- Verilog simulator (ModelSim, Questa, Vivado Simulator, etc.)
- Basic understanding of MIPS ISA and Verilog

### How to Simulate

1. Load the design files and testbench into your simulator.
2. Load the memory initialization files (`Imem.dat`, `Dmem.dat`, and `register_file.dat`).
3. Run the provided `MIPS_Processor.do` simulation script (for ModelSim/Questa).
4. Observe the simulation outputs and verify correctness.

---

## ğŸ§ª Testbench

The testbench (`MIPS_Processor_tb.v`) initializes memories, drives the clock and reset, and runs through the instruction memory. It checks the output of each instruction against expected values, including register contents and program counter updates. The testbench supports verification of:

- Arithmetic and logic operations
- Load and store instructions
- Branching and jumping behavior
- Memory access with different data sizes (byte, half-word, word)

---

## ğŸ“« Contact

For any questions or contributions, please contact:

**Mohamed Lotfy**  
Email: lotfy24@example.com

---

Thank you for exploring this Single-Cycle MIPS Processor! Feel free to fork and improve it. ğŸš€
