// Seed: 1317508064
module module_0 (
    input supply0 id_0,
    output wor module_0,
    output supply0 id_2
    , id_8,
    input uwire id_3,
    input tri0 id_4,
    output wire id_5,
    input wand id_6
);
  assign id_8[1] = id_6;
  final $clog2(96);
  ;
  wire id_9 = id_9, id_10;
  wire id_11;
endmodule
module module_1 (
    input supply0 id_0,
    input uwire id_1,
    input wand id_2,
    input uwire id_3,
    input wire id_4,
    input tri id_5,
    output uwire id_6,
    input wire id_7,
    output supply1 id_8,
    output tri0 id_9
);
  assign id_8 = id_7;
  module_0 modCall_1 (
      id_2,
      id_6,
      id_8,
      id_1,
      id_5,
      id_6,
      id_7
  );
  assign modCall_1.id_5 = 0;
endmodule
