###############################################################
#  Generated by:      Cadence Innovus 15.20-p005_1
#  OS:                Linux x86_64(Host ID pgmicro04)
#  Generated on:      Sat May  7 14:24:05 2022
#  Design:            top
#  Command:           opt_design -pre_cts
###############################################################
Path 1: MET (0.163 ns) Latch Borrowed Time Check with Pin top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST12/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) WAIT
            Clock:(R) CLK
         Endpoint:(F) top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST12/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+          2.600              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=          2.600              0.000
 
    Time Borrowed:+          0.000
    Required Time:=          2.600
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          2.237
            Slack:=          0.163
     Timing Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  WAIT                                                   -      WAIT    R     (arrival)       1  0.207   0.000    0.200  
  WAIT                                                   -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_wait_i/Y                               -      PAD->Y  R     ICP             9  0.207   0.542    0.742  
  WAIT_I                                                 -      -       -     (net)           9      -       -        -  
  top_INST/g93017/Q                                      -      A->Q    F     INX1           10  0.077   0.204    0.946  
  top_INST/n_2594                                        -      -       -     (net)          10      -       -        -  
  top_INST/g92416/Q                                      -      B->Q    R     NA2X1           2  0.309   0.174    1.120  
  top_INST/n_738                                         -      -       -     (net)           2      -       -        -  
  top_INST/g92342/Q                                      -      A->Q    F     INX1            2  0.178   0.087    1.207  
  top_INST/n_739                                         -      -       -     (net)           2      -       -        -  
  top_INST/g91836/Q                                      -      A->Q    R     NA3X1           1  0.100   0.090    1.297  
  top_INST/n_1241                                        -      -       -     (net)           1      -       -        -  
  top_INST/g91650/Q                                      -      D->Q    F     AN31X1          1  0.139   0.083    1.380  
  top_INST/n_1417                                        -      -       -     (net)           1      -       -        -  
  top_INST/g91469/Q                                      -      C->Q    R     AN21X1          6  0.282   0.580    1.960  
  top_INST/n_1562                                        -      -       -     (net)           6      -       -        -  
  top_INST/g91455/Q                                      -      A->Q    F     INX1            2  0.941   0.095    2.055  
  top_INST/n_1561                                        -      -       -     (net)           2      -       -        -  
  top_INST/g91169/Q                                      -      B->Q    R     NA2X1           4  0.187   0.173    2.229  
  top_INST/n_1754                                        -      -       -     (net)           4      -       -        -  
  top_INST/g90950/Q                                      -      A->Q    F     NO2X1           1  0.217   0.061    2.289  
  top_INST/CPU_REGS_regs_hi_n_32                         -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST12/g7/Q       -      A->Q    F     OR2X1           1  0.087   0.148    2.437  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST12/n_0        -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST12/enl_reg/D  -      D       F     DLLQX1          1  0.055   0.000    2.437  
#----------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                  (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------
  CLK                                                     -      CLK     F     (arrival)       1  0.200   0.000    2.600  
  CLK                                                     -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y                                 -      PAD->Y  F     ICP            73  0.200   0.000    2.600  
  CLK_I                                                   -      -       -     (net)          73      -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST12/enl_reg/GN  -      GN      F     DLLQX1         73  0.200   0.000    2.600  
#-----------------------------------------------------------------------------------------------------------------------
Path 2: MET (0.172 ns) Latch Borrowed Time Check with Pin top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST24/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) WAIT
            Clock:(R) CLK
         Endpoint:(F) top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST24/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+          2.600              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=          2.600              0.000
 
    Time Borrowed:+          0.000
    Required Time:=          2.600
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          2.228
            Slack:=          0.172
     Timing Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  WAIT                                                   -      WAIT    R     (arrival)       1  0.207   0.000    0.200  
  WAIT                                                   -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_wait_i/Y                               -      PAD->Y  R     ICP             9  0.207   0.542    0.742  
  WAIT_I                                                 -      -       -     (net)           9      -       -        -  
  top_INST/g93017/Q                                      -      A->Q    F     INX1           10  0.077   0.204    0.946  
  top_INST/n_2594                                        -      -       -     (net)          10      -       -        -  
  top_INST/g92416/Q                                      -      B->Q    R     NA2X1           2  0.309   0.174    1.120  
  top_INST/n_738                                         -      -       -     (net)           2      -       -        -  
  top_INST/g92342/Q                                      -      A->Q    F     INX1            2  0.178   0.087    1.207  
  top_INST/n_739                                         -      -       -     (net)           2      -       -        -  
  top_INST/g91836/Q                                      -      A->Q    R     NA3X1           1  0.100   0.090    1.297  
  top_INST/n_1241                                        -      -       -     (net)           1      -       -        -  
  top_INST/g91650/Q                                      -      D->Q    F     AN31X1          1  0.139   0.083    1.380  
  top_INST/n_1417                                        -      -       -     (net)           1      -       -        -  
  top_INST/g91469/Q                                      -      C->Q    R     AN21X1          6  0.282   0.580    1.960  
  top_INST/n_1562                                        -      -       -     (net)           6      -       -        -  
  top_INST/g91455/Q                                      -      A->Q    F     INX1            2  0.941   0.095    2.055  
  top_INST/n_1561                                        -      -       -     (net)           2      -       -        -  
  top_INST/g91171/Q                                      -      B->Q    R     NA2X1           4  0.187   0.170    2.225  
  top_INST/n_1752                                        -      -       -     (net)           4      -       -        -  
  top_INST/g90944/Q                                      -      A->Q    F     NO2X1           1  0.211   0.047    2.272  
  top_INST/CPU_REGS_regs_hi_n_30                         -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST24/g7/Q       -      A->Q    F     OR2X1           1  0.090   0.156    2.428  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST24/n_0        -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST24/enl_reg/D  -      D       F     DLLQX1          1  0.063   0.000    2.428  
#----------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                  (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------
  CLK                                                     -      CLK     F     (arrival)       1  0.200   0.000    2.600  
  CLK                                                     -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y                                 -      PAD->Y  F     ICP            73  0.200   0.000    2.600  
  CLK_I                                                   -      -       -     (net)          73      -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST24/enl_reg/GN  -      GN      F     DLLQX1         73  0.200   0.000    2.600  
#-----------------------------------------------------------------------------------------------------------------------
Path 3: MET (0.172 ns) Latch Borrowed Time Check with Pin top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST15/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) WAIT
            Clock:(R) CLK
         Endpoint:(F) top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST15/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+          2.600              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=          2.600              0.000
 
    Time Borrowed:+          0.000
    Required Time:=          2.600
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          2.228
            Slack:=          0.172
     Timing Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  WAIT                                                   -      WAIT    R     (arrival)       1  0.207   0.000    0.200  
  WAIT                                                   -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_wait_i/Y                               -      PAD->Y  R     ICP             9  0.207   0.542    0.742  
  WAIT_I                                                 -      -       -     (net)           9      -       -        -  
  top_INST/g93017/Q                                      -      A->Q    F     INX1           10  0.077   0.204    0.946  
  top_INST/n_2594                                        -      -       -     (net)          10      -       -        -  
  top_INST/g92416/Q                                      -      B->Q    R     NA2X1           2  0.309   0.174    1.120  
  top_INST/n_738                                         -      -       -     (net)           2      -       -        -  
  top_INST/g92342/Q                                      -      A->Q    F     INX1            2  0.178   0.087    1.207  
  top_INST/n_739                                         -      -       -     (net)           2      -       -        -  
  top_INST/g91836/Q                                      -      A->Q    R     NA3X1           1  0.100   0.090    1.297  
  top_INST/n_1241                                        -      -       -     (net)           1      -       -        -  
  top_INST/g91650/Q                                      -      D->Q    F     AN31X1          1  0.139   0.083    1.380  
  top_INST/n_1417                                        -      -       -     (net)           1      -       -        -  
  top_INST/g91469/Q                                      -      C->Q    R     AN21X1          6  0.282   0.580    1.960  
  top_INST/n_1562                                        -      -       -     (net)           6      -       -        -  
  top_INST/g91455/Q                                      -      A->Q    F     INX1            2  0.941   0.095    2.055  
  top_INST/n_1561                                        -      -       -     (net)           2      -       -        -  
  top_INST/g91169/Q                                      -      B->Q    R     NA2X1           4  0.187   0.173    2.229  
  top_INST/n_1754                                        -      -       -     (net)           4      -       -        -  
  top_INST/g90952/Q                                      -      A->Q    F     NO2X1           1  0.217   0.050    2.279  
  top_INST/CPU_REGS_regs_hi_n_18                         -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST15/g7/Q       -      A->Q    F     OR2X1           1  0.086   0.149    2.428  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST15/n_0        -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST15/enl_reg/D  -      D       F     DLLQX1          1  0.057   0.000    2.428  
#----------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                  (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------
  CLK                                                     -      CLK     F     (arrival)       1  0.200   0.000    2.600  
  CLK                                                     -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y                                 -      PAD->Y  F     ICP            73  0.200   0.000    2.600  
  CLK_I                                                   -      -       -     (net)          73      -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST15/enl_reg/GN  -      GN      F     DLLQX1         73  0.200   0.000    2.600  
#-----------------------------------------------------------------------------------------------------------------------
Path 4: MET (0.173 ns) Latch Borrowed Time Check with Pin top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST20/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) WAIT
            Clock:(R) CLK
         Endpoint:(F) top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST20/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+          2.600              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=          2.600              0.000
 
    Time Borrowed:+          0.000
    Required Time:=          2.600
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          2.227
            Slack:=          0.173
     Timing Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  WAIT                                                   -      WAIT    R     (arrival)       1  0.207   0.000    0.200  
  WAIT                                                   -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_wait_i/Y                               -      PAD->Y  R     ICP             9  0.207   0.542    0.742  
  WAIT_I                                                 -      -       -     (net)           9      -       -        -  
  top_INST/g93017/Q                                      -      A->Q    F     INX1           10  0.077   0.204    0.946  
  top_INST/n_2594                                        -      -       -     (net)          10      -       -        -  
  top_INST/g92416/Q                                      -      B->Q    R     NA2X1           2  0.309   0.174    1.120  
  top_INST/n_738                                         -      -       -     (net)           2      -       -        -  
  top_INST/g92342/Q                                      -      A->Q    F     INX1            2  0.178   0.087    1.207  
  top_INST/n_739                                         -      -       -     (net)           2      -       -        -  
  top_INST/g91836/Q                                      -      A->Q    R     NA3X1           1  0.100   0.090    1.297  
  top_INST/n_1241                                        -      -       -     (net)           1      -       -        -  
  top_INST/g91650/Q                                      -      D->Q    F     AN31X1          1  0.139   0.083    1.380  
  top_INST/n_1417                                        -      -       -     (net)           1      -       -        -  
  top_INST/g91469/Q                                      -      C->Q    R     AN21X1          6  0.282   0.580    1.960  
  top_INST/n_1562                                        -      -       -     (net)           6      -       -        -  
  top_INST/g91455/Q                                      -      A->Q    F     INX1            2  0.941   0.095    2.055  
  top_INST/n_1561                                        -      -       -     (net)           2      -       -        -  
  top_INST/g91169/Q                                      -      B->Q    R     NA2X1           4  0.187   0.173    2.229  
  top_INST/n_1754                                        -      -       -     (net)           4      -       -        -  
  top_INST/g90953/Q                                      -      A->Q    F     NO2X1           1  0.217   0.047    2.276  
  top_INST/CPU_REGS_regs_hi_n_34                         -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST20/g7/Q       -      A->Q    F     OR2X1           1  0.089   0.151    2.427  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST20/n_0        -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST20/enl_reg/D  -      D       F     DLLQX1          1  0.058   0.000    2.427  
#----------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                  (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------
  CLK                                                     -      CLK     F     (arrival)       1  0.200   0.000    2.600  
  CLK                                                     -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y                                 -      PAD->Y  F     ICP            73  0.200   0.000    2.600  
  CLK_I                                                   -      -       -     (net)          73      -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST20/enl_reg/GN  -      GN      F     DLLQX1         73  0.200   0.000    2.600  
#-----------------------------------------------------------------------------------------------------------------------
Path 5: MET (0.176 ns) Latch Borrowed Time Check with Pin top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST23/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) WAIT
            Clock:(R) CLK
         Endpoint:(F) top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST23/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+          2.600              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=          2.600              0.000
 
    Time Borrowed:+          0.000
    Required Time:=          2.600
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          2.224
            Slack:=          0.176
     Timing Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  WAIT                                                   -      WAIT    R     (arrival)       1  0.207   0.000    0.200  
  WAIT                                                   -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_wait_i/Y                               -      PAD->Y  R     ICP             9  0.207   0.542    0.742  
  WAIT_I                                                 -      -       -     (net)           9      -       -        -  
  top_INST/g93017/Q                                      -      A->Q    F     INX1           10  0.077   0.204    0.946  
  top_INST/n_2594                                        -      -       -     (net)          10      -       -        -  
  top_INST/g92416/Q                                      -      B->Q    R     NA2X1           2  0.309   0.174    1.120  
  top_INST/n_738                                         -      -       -     (net)           2      -       -        -  
  top_INST/g92342/Q                                      -      A->Q    F     INX1            2  0.178   0.087    1.207  
  top_INST/n_739                                         -      -       -     (net)           2      -       -        -  
  top_INST/g91836/Q                                      -      A->Q    R     NA3X1           1  0.100   0.090    1.297  
  top_INST/n_1241                                        -      -       -     (net)           1      -       -        -  
  top_INST/g91650/Q                                      -      D->Q    F     AN31X1          1  0.139   0.083    1.380  
  top_INST/n_1417                                        -      -       -     (net)           1      -       -        -  
  top_INST/g91469/Q                                      -      C->Q    R     AN21X1          6  0.282   0.580    1.960  
  top_INST/n_1562                                        -      -       -     (net)           6      -       -        -  
  top_INST/g91455/Q                                      -      A->Q    F     INX1            2  0.941   0.095    2.055  
  top_INST/n_1561                                        -      -       -     (net)           2      -       -        -  
  top_INST/g91171/Q                                      -      B->Q    R     NA2X1           4  0.187   0.170    2.225  
  top_INST/n_1752                                        -      -       -     (net)           4      -       -        -  
  top_INST/g90943/Q                                      -      A->Q    F     NO2X1           1  0.211   0.050    2.275  
  top_INST/CPU_REGS_regs_hi_n_28                         -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST23/g7/Q       -      A->Q    F     OR2X1           1  0.078   0.149    2.424  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST23/n_0        -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST23/enl_reg/D  -      D       F     DLLQX1          1  0.059   0.000    2.424  
#----------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                  (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------
  CLK                                                     -      CLK     F     (arrival)       1  0.200   0.000    2.600  
  CLK                                                     -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y                                 -      PAD->Y  F     ICP            73  0.200   0.000    2.600  
  CLK_I                                                   -      -       -     (net)          73      -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST23/enl_reg/GN  -      GN      F     DLLQX1         73  0.200   0.000    2.600  
#-----------------------------------------------------------------------------------------------------------------------
Path 6: MET (0.180 ns) Latch Borrowed Time Check with Pin top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST14/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) WAIT
            Clock:(R) CLK
         Endpoint:(F) top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST14/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+          2.600              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=          2.600              0.000
 
    Time Borrowed:+          0.000
    Required Time:=          2.600
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          2.220
            Slack:=          0.180
     Timing Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  WAIT                                                   -      WAIT    R     (arrival)       1  0.207   0.000    0.200  
  WAIT                                                   -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_wait_i/Y                               -      PAD->Y  R     ICP             9  0.207   0.542    0.742  
  WAIT_I                                                 -      -       -     (net)           9      -       -        -  
  top_INST/g93017/Q                                      -      A->Q    F     INX1           10  0.077   0.204    0.946  
  top_INST/n_2594                                        -      -       -     (net)          10      -       -        -  
  top_INST/g92416/Q                                      -      B->Q    R     NA2X1           2  0.309   0.174    1.120  
  top_INST/n_738                                         -      -       -     (net)           2      -       -        -  
  top_INST/g92342/Q                                      -      A->Q    F     INX1            2  0.178   0.087    1.207  
  top_INST/n_739                                         -      -       -     (net)           2      -       -        -  
  top_INST/g91836/Q                                      -      A->Q    R     NA3X1           1  0.100   0.090    1.297  
  top_INST/n_1241                                        -      -       -     (net)           1      -       -        -  
  top_INST/g91650/Q                                      -      D->Q    F     AN31X1          1  0.139   0.083    1.380  
  top_INST/n_1417                                        -      -       -     (net)           1      -       -        -  
  top_INST/g91469/Q                                      -      C->Q    R     AN21X1          6  0.282   0.580    1.960  
  top_INST/n_1562                                        -      -       -     (net)           6      -       -        -  
  top_INST/g91455/Q                                      -      A->Q    F     INX1            2  0.941   0.095    2.055  
  top_INST/n_1561                                        -      -       -     (net)           2      -       -        -  
  top_INST/g91169/Q                                      -      B->Q    R     NA2X1           4  0.187   0.173    2.229  
  top_INST/n_1754                                        -      -       -     (net)           4      -       -        -  
  top_INST/g90951/Q                                      -      A->Q    F     NO2X1           1  0.217   0.046    2.275  
  top_INST/CPU_REGS_regs_hi_n_16                         -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST14/g7/Q       -      A->Q    F     OR2X1           1  0.065   0.145    2.420  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST14/n_0        -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST14/enl_reg/D  -      D       F     DLLQX1          1  0.058   0.000    2.420  
#----------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                  (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------
  CLK                                                     -      CLK     F     (arrival)       1  0.200   0.000    2.600  
  CLK                                                     -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y                                 -      PAD->Y  F     ICP            73  0.200   0.000    2.600  
  CLK_I                                                   -      -       -     (net)          73      -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST14/enl_reg/GN  -      GN      F     DLLQX1         73  0.200   0.000    2.600  
#-----------------------------------------------------------------------------------------------------------------------
Path 7: MET (0.182 ns) Latch Borrowed Time Check with Pin top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST26/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) WAIT
            Clock:(R) CLK
         Endpoint:(F) top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST26/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+          2.600              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=          2.600              0.000
 
    Time Borrowed:+          0.000
    Required Time:=          2.600
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          2.218
            Slack:=          0.182
     Timing Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  WAIT                                                   -      WAIT    R     (arrival)       1  0.207   0.000    0.200  
  WAIT                                                   -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_wait_i/Y                               -      PAD->Y  R     ICP             9  0.207   0.542    0.742  
  WAIT_I                                                 -      -       -     (net)           9      -       -        -  
  top_INST/g93017/Q                                      -      A->Q    F     INX1           10  0.077   0.204    0.946  
  top_INST/n_2594                                        -      -       -     (net)          10      -       -        -  
  top_INST/g92416/Q                                      -      B->Q    R     NA2X1           2  0.309   0.174    1.120  
  top_INST/n_738                                         -      -       -     (net)           2      -       -        -  
  top_INST/g92342/Q                                      -      A->Q    F     INX1            2  0.178   0.087    1.207  
  top_INST/n_739                                         -      -       -     (net)           2      -       -        -  
  top_INST/g91836/Q                                      -      A->Q    R     NA3X1           1  0.100   0.090    1.297  
  top_INST/n_1241                                        -      -       -     (net)           1      -       -        -  
  top_INST/g91650/Q                                      -      D->Q    F     AN31X1          1  0.139   0.083    1.380  
  top_INST/n_1417                                        -      -       -     (net)           1      -       -        -  
  top_INST/g91469/Q                                      -      C->Q    R     AN21X1          6  0.282   0.580    1.960  
  top_INST/n_1562                                        -      -       -     (net)           6      -       -        -  
  top_INST/g91455/Q                                      -      A->Q    F     INX1            2  0.941   0.095    2.055  
  top_INST/n_1561                                        -      -       -     (net)           2      -       -        -  
  top_INST/g91171/Q                                      -      B->Q    R     NA2X1           4  0.187   0.170    2.225  
  top_INST/n_1752                                        -      -       -     (net)           4      -       -        -  
  top_INST/g90948/Q                                      -      A->Q    F     NO2X1           1  0.211   0.045    2.270  
  top_INST/CPU_REGS_regs_hi_n_14                         -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST26/g7/Q       -      A->Q    F     OR2X1           1  0.081   0.148    2.418  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST26/n_0        -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST26/enl_reg/D  -      D       F     DLLQX1          1  0.057   0.000    2.418  
#----------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                  (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------
  CLK                                                     -      CLK     F     (arrival)       1  0.200   0.000    2.600  
  CLK                                                     -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y                                 -      PAD->Y  F     ICP            73  0.200   0.000    2.600  
  CLK_I                                                   -      -       -     (net)          73      -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST26/enl_reg/GN  -      GN      F     DLLQX1         73  0.200   0.000    2.600  
#-----------------------------------------------------------------------------------------------------------------------
Path 8: MET (0.183 ns) Latch Borrowed Time Check with Pin top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST11/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) WAIT
            Clock:(R) CLK
         Endpoint:(F) top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST11/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+          2.600              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=          2.600              0.000
 
    Time Borrowed:+          0.000
    Required Time:=          2.600
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          2.217
            Slack:=          0.183
     Timing Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  WAIT                                                   -      WAIT    R     (arrival)       1  0.207   0.000    0.200  
  WAIT                                                   -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_wait_i/Y                               -      PAD->Y  R     ICP             9  0.207   0.542    0.742  
  WAIT_I                                                 -      -       -     (net)           9      -       -        -  
  top_INST/g93017/Q                                      -      A->Q    F     INX1           10  0.077   0.204    0.946  
  top_INST/n_2594                                        -      -       -     (net)          10      -       -        -  
  top_INST/g92416/Q                                      -      B->Q    R     NA2X1           2  0.309   0.174    1.120  
  top_INST/n_738                                         -      -       -     (net)           2      -       -        -  
  top_INST/g92342/Q                                      -      A->Q    F     INX1            2  0.178   0.087    1.207  
  top_INST/n_739                                         -      -       -     (net)           2      -       -        -  
  top_INST/g91836/Q                                      -      A->Q    R     NA3X1           1  0.100   0.090    1.297  
  top_INST/n_1241                                        -      -       -     (net)           1      -       -        -  
  top_INST/g91650/Q                                      -      D->Q    F     AN31X1          1  0.139   0.083    1.380  
  top_INST/n_1417                                        -      -       -     (net)           1      -       -        -  
  top_INST/g91469/Q                                      -      C->Q    R     AN21X1          6  0.282   0.580    1.960  
  top_INST/n_1562                                        -      -       -     (net)           6      -       -        -  
  top_INST/g91455/Q                                      -      A->Q    F     INX1            2  0.941   0.095    2.055  
  top_INST/n_1561                                        -      -       -     (net)           2      -       -        -  
  top_INST/g91171/Q                                      -      B->Q    R     NA2X1           4  0.187   0.170    2.225  
  top_INST/n_1752                                        -      -       -     (net)           4      -       -        -  
  top_INST/g90965/Q                                      -      A->Q    F     NO2X1           1  0.211   0.046    2.271  
  top_INST/CPU_REGS_regs_hi_n_12                         -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST11/g7/Q       -      A->Q    F     OR2X1           1  0.065   0.147    2.417  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST11/n_0        -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST11/enl_reg/D  -      D       F     DLLQX1          1  0.059   0.000    2.417  
#----------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                  (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------
  CLK                                                     -      CLK     F     (arrival)       1  0.200   0.000    2.600  
  CLK                                                     -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y                                 -      PAD->Y  F     ICP            73  0.200   0.000    2.600  
  CLK_I                                                   -      -       -     (net)          73      -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST11/enl_reg/GN  -      GN      F     DLLQX1         73  0.200   0.000    2.600  
#-----------------------------------------------------------------------------------------------------------------------
Path 9: MET (0.279 ns) Latch Borrowed Time Check with Pin top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST13/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) WAIT
            Clock:(R) CLK
         Endpoint:(F) top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST13/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+          2.600              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=          2.600              0.000
 
    Time Borrowed:+          0.000
    Required Time:=          2.600
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          2.121
            Slack:=          0.279
     Timing Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  WAIT                                                   -      WAIT    R     (arrival)       1  0.207   0.000    0.200  
  WAIT                                                   -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_wait_i/Y                               -      PAD->Y  R     ICP             9  0.207   0.542    0.742  
  WAIT_I                                                 -      -       -     (net)           9      -       -        -  
  top_INST/g93017/Q                                      -      A->Q    F     INX1           10  0.077   0.204    0.946  
  top_INST/n_2594                                        -      -       -     (net)          10      -       -        -  
  top_INST/g92416/Q                                      -      B->Q    R     NA2X1           2  0.309   0.174    1.120  
  top_INST/n_738                                         -      -       -     (net)           2      -       -        -  
  top_INST/g92342/Q                                      -      A->Q    F     INX1            2  0.178   0.087    1.207  
  top_INST/n_739                                         -      -       -     (net)           2      -       -        -  
  top_INST/g91836/Q                                      -      A->Q    R     NA3X1           1  0.100   0.090    1.297  
  top_INST/n_1241                                        -      -       -     (net)           1      -       -        -  
  top_INST/g91650/Q                                      -      D->Q    F     AN31X1          1  0.139   0.083    1.380  
  top_INST/n_1417                                        -      -       -     (net)           1      -       -        -  
  top_INST/g91469/Q                                      -      C->Q    R     AN21X1          6  0.282   0.580    1.960  
  top_INST/n_1562                                        -      -       -     (net)           6      -       -        -  
  top_INST/g91092/Q                                      -      C->Q    F     NO3X0           1  0.941   0.156    2.116  
  top_INST/CPU_REGS_regs_hi_n_36                         -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST13/g7/Q       -      A->Q    F     OR2X1           1  0.305   0.205    2.321  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST13/n_0        -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST13/enl_reg/D  -      D       F     DLLQX1          1  0.060   0.000    2.321  
#----------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                  (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------
  CLK                                                     -      CLK     F     (arrival)       1  0.200   0.000    2.600  
  CLK                                                     -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y                                 -      PAD->Y  F     ICP            73  0.200   0.000    2.600  
  CLK_I                                                   -      -       -     (net)          73      -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST13/enl_reg/GN  -      GN      F     DLLQX1         73  0.200   0.000    2.600  
#-----------------------------------------------------------------------------------------------------------------------
Path 10: MET (0.281 ns) Latch Borrowed Time Check with Pin top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST19/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) WAIT
            Clock:(R) CLK
         Endpoint:(F) top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST19/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+          2.600              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=          2.600              0.000
 
    Time Borrowed:+          0.000
    Required Time:=          2.600
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          2.119
            Slack:=          0.281
     Timing Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  WAIT                                                   -      WAIT    R     (arrival)       1  0.207   0.000    0.200  
  WAIT                                                   -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_wait_i/Y                               -      PAD->Y  R     ICP             9  0.207   0.542    0.742  
  WAIT_I                                                 -      -       -     (net)           9      -       -        -  
  top_INST/g93017/Q                                      -      A->Q    F     INX1           10  0.077   0.204    0.946  
  top_INST/n_2594                                        -      -       -     (net)          10      -       -        -  
  top_INST/g92416/Q                                      -      B->Q    R     NA2X1           2  0.309   0.174    1.120  
  top_INST/n_738                                         -      -       -     (net)           2      -       -        -  
  top_INST/g92342/Q                                      -      A->Q    F     INX1            2  0.178   0.087    1.207  
  top_INST/n_739                                         -      -       -     (net)           2      -       -        -  
  top_INST/g91836/Q                                      -      A->Q    R     NA3X1           1  0.100   0.090    1.297  
  top_INST/n_1241                                        -      -       -     (net)           1      -       -        -  
  top_INST/g91650/Q                                      -      D->Q    F     AN31X1          1  0.139   0.083    1.380  
  top_INST/n_1417                                        -      -       -     (net)           1      -       -        -  
  top_INST/g91469/Q                                      -      C->Q    R     AN21X1          6  0.282   0.580    1.960  
  top_INST/n_1562                                        -      -       -     (net)           6      -       -        -  
  top_INST/g91193/Q                                      -      C->Q    F     NO3X0           1  0.941   0.153    2.113  
  top_INST/CPU_REGS_regs_hi_n_24                         -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST19/g7/Q       -      A->Q    F     OR2X1           1  0.303   0.206    2.319  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST19/n_0        -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST19/enl_reg/D  -      D       F     DLLQX1          1  0.061   0.000    2.319  
#----------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                  (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------
  CLK                                                     -      CLK     F     (arrival)       1  0.200   0.000    2.600  
  CLK                                                     -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y                                 -      PAD->Y  F     ICP            73  0.200   0.000    2.600  
  CLK_I                                                   -      -       -     (net)          73      -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST19/enl_reg/GN  -      GN      F     DLLQX1         73  0.200   0.000    2.600  
#-----------------------------------------------------------------------------------------------------------------------
Path 11: MET (0.341 ns) Latch Borrowed Time Check with Pin top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST22/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) WAIT
            Clock:(R) CLK
         Endpoint:(F) top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST22/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+          2.600              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=          2.600              0.000
 
    Time Borrowed:+          0.000
    Required Time:=          2.600
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          2.059
            Slack:=          0.341
     Timing Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  WAIT                                                   -      WAIT    R     (arrival)       1  0.207   0.000    0.200  
  WAIT                                                   -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_wait_i/Y                               -      PAD->Y  R     ICP             9  0.207   0.542    0.742  
  WAIT_I                                                 -      -       -     (net)           9      -       -        -  
  top_INST/g93017/Q                                      -      A->Q    F     INX1           10  0.077   0.204    0.946  
  top_INST/n_2594                                        -      -       -     (net)          10      -       -        -  
  top_INST/g92416/Q                                      -      B->Q    R     NA2X1           2  0.309   0.174    1.120  
  top_INST/n_738                                         -      -       -     (net)           2      -       -        -  
  top_INST/g92342/Q                                      -      A->Q    F     INX1            2  0.178   0.087    1.207  
  top_INST/n_739                                         -      -       -     (net)           2      -       -        -  
  top_INST/g91836/Q                                      -      A->Q    R     NA3X1           1  0.100   0.090    1.297  
  top_INST/n_1241                                        -      -       -     (net)           1      -       -        -  
  top_INST/g91650/Q                                      -      D->Q    F     AN31X1          1  0.139   0.083    1.380  
  top_INST/n_1417                                        -      -       -     (net)           1      -       -        -  
  top_INST/g91469/Q                                      -      C->Q    R     AN21X1          6  0.282   0.579    1.959  
  top_INST/n_1562                                        -      -       -     (net)           6      -       -        -  
  top_INST/g91192/Q                                      -      C->Q    F     NO3X1           1  0.940   0.115    2.075  
  top_INST/CPU_REGS_regs_hi_n_26                         -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST22/g7/Q       -      A->Q    F     OR2X1           1  0.213   0.184    2.259  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST22/n_0        -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST22/enl_reg/D  -      D       F     DLLQX1          1  0.062   0.000    2.259  
#----------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                  (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------
  CLK                                                     -      CLK     F     (arrival)       1  0.200   0.000    2.600  
  CLK                                                     -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y                                 -      PAD->Y  F     ICP            73  0.200   0.000    2.600  
  CLK_I                                                   -      -       -     (net)          73      -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST22/enl_reg/GN  -      GN      F     DLLQX1         73  0.200   0.000    2.600  
#-----------------------------------------------------------------------------------------------------------------------
Path 12: MET (0.345 ns) Latch Borrowed Time Check with Pin top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST18/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) WAIT
            Clock:(R) CLK
         Endpoint:(F) top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST18/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+          2.600              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=          2.600              0.000
 
    Time Borrowed:+          0.000
    Required Time:=          2.600
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          2.055
            Slack:=          0.345
     Timing Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  WAIT                                                   -      WAIT    R     (arrival)       1  0.207   0.000    0.200  
  WAIT                                                   -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_wait_i/Y                               -      PAD->Y  R     ICP             9  0.207   0.542    0.742  
  WAIT_I                                                 -      -       -     (net)           9      -       -        -  
  top_INST/g93017/Q                                      -      A->Q    F     INX1           10  0.077   0.204    0.946  
  top_INST/n_2594                                        -      -       -     (net)          10      -       -        -  
  top_INST/g92416/Q                                      -      B->Q    R     NA2X1           2  0.309   0.174    1.120  
  top_INST/n_738                                         -      -       -     (net)           2      -       -        -  
  top_INST/g92342/Q                                      -      A->Q    F     INX1            2  0.178   0.087    1.207  
  top_INST/n_739                                         -      -       -     (net)           2      -       -        -  
  top_INST/g91836/Q                                      -      A->Q    R     NA3X1           1  0.100   0.090    1.297  
  top_INST/n_1241                                        -      -       -     (net)           1      -       -        -  
  top_INST/g91650/Q                                      -      D->Q    F     AN31X1          1  0.139   0.083    1.380  
  top_INST/n_1417                                        -      -       -     (net)           1      -       -        -  
  top_INST/g91469/Q                                      -      C->Q    R     AN21X1          6  0.282   0.580    1.960  
  top_INST/n_1562                                        -      -       -     (net)           6      -       -        -  
  top_INST/g91028/Q                                      -      C->Q    F     NO3X1           1  0.941   0.113    2.073  
  top_INST/CPU_REGS_regs_hi_n_22                         -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST18/g7/Q       -      A->Q    F     OR2X1           1  0.210   0.182    2.255  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST18/n_0        -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST18/enl_reg/D  -      D       F     DLLQX1          1  0.060   0.000    2.255  
#----------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                  (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------
  CLK                                                     -      CLK     F     (arrival)       1  0.200   0.000    2.600  
  CLK                                                     -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y                                 -      PAD->Y  F     ICP            73  0.200   0.000    2.600  
  CLK_I                                                   -      -       -     (net)          73      -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST18/enl_reg/GN  -      GN      F     DLLQX1         73  0.200   0.000    2.600  
#-----------------------------------------------------------------------------------------------------------------------
Path 13: MET (0.394 ns) Latch Borrowed Time Check with Pin top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST17/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) WAIT
            Clock:(R) CLK
         Endpoint:(F) top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST17/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+          2.600              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=          2.600              0.000
 
    Time Borrowed:+          0.000
    Required Time:=          2.600
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          2.006
            Slack:=          0.394
     Timing Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  WAIT                                                   -      WAIT    R     (arrival)       1  0.207   0.000    0.200  
  WAIT                                                   -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_wait_i/Y                               -      PAD->Y  R     ICP             9  0.207   0.542    0.742  
  WAIT_I                                                 -      -       -     (net)           9      -       -        -  
  top_INST/g93017/Q                                      -      A->Q    F     INX1           10  0.077   0.204    0.946  
  top_INST/n_2594                                        -      -       -     (net)          10      -       -        -  
  top_INST/g92416/Q                                      -      B->Q    R     NA2X1           2  0.309   0.174    1.120  
  top_INST/n_738                                         -      -       -     (net)           2      -       -        -  
  top_INST/g92342/Q                                      -      A->Q    F     INX1            2  0.178   0.087    1.207  
  top_INST/n_739                                         -      -       -     (net)           2      -       -        -  
  top_INST/g91836/Q                                      -      A->Q    R     NA3X1           1  0.100   0.090    1.297  
  top_INST/n_1241                                        -      -       -     (net)           1      -       -        -  
  top_INST/g91650/Q                                      -      D->Q    F     AN31X1          1  0.139   0.083    1.380  
  top_INST/n_1417                                        -      -       -     (net)           1      -       -        -  
  top_INST/g91469/Q                                      -      C->Q    R     AN21X1          6  0.282   0.579    1.959  
  top_INST/n_1562                                        -      -       -     (net)           6      -       -        -  
  top_INST/g90847/Q                                      -      B->Q    F     NO2X1           1  0.940   0.076    2.035  
  top_INST/CPU_REGS_regs_hi_n_20                         -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST17/g7/Q       -      A->Q    F     OR2X1           1  0.176   0.171    2.206  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST17/n_0        -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST17/enl_reg/D  -      D       F     DLLQX1          1  0.057   0.000    2.206  
#----------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                  (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------
  CLK                                                     -      CLK     F     (arrival)       1  0.200   0.000    2.600  
  CLK                                                     -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y                                 -      PAD->Y  F     ICP            73  0.200   0.000    2.600  
  CLK_I                                                   -      -       -     (net)          73      -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST17/enl_reg/GN  -      GN      F     DLLQX1         73  0.200   0.000    2.600  
#-----------------------------------------------------------------------------------------------------------------------
Path 14: MET (0.836 ns) Latch Borrowed Time Check with Pin top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST31/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) WAIT
            Clock:(R) CLK
         Endpoint:(F) top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST31/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+          2.600              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=          2.600              0.000
 
    Time Borrowed:+          0.000
    Required Time:=          2.600
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          1.564
            Slack:=          0.836
     Timing Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  WAIT                                                   -      WAIT    R     (arrival)       1  0.207   0.000    0.200  
  WAIT                                                   -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_wait_i/Y                               -      PAD->Y  R     ICP             9  0.207   0.542    0.742  
  WAIT_I                                                 -      -       -     (net)           9      -       -        -  
  top_INST/g93017/Q                                      -      A->Q    F     INX1           10  0.077   0.203    0.946  
  top_INST/n_2594                                        -      -       -     (net)          10      -       -        -  
  top_INST/g91335/Q                                      -      B->Q    R     NA2X1           7  0.309   0.386    1.332  
  top_INST/n_1648                                        -      -       -     (net)           7      -       -        -  
  top_INST/g91170/Q                                      -      B->Q    R     OR2X1           4  0.547   0.225    1.557  
  top_INST/n_1753                                        -      -       -     (net)           4      -       -        -  
  top_INST/g90955/Q                                      -      A->Q    F     NO2X1           1  0.165   0.045    1.602  
  top_INST/CPU_REGS_regs_lo_n_18                         -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST31/g7/Q       -      A->Q    F     OR2X1           1  0.083   0.162    1.764  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST31/n_0        -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST31/enl_reg/D  -      D       F     DLLQX1          1  0.072   0.000    1.764  
#----------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                  (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------
  CLK                                                     -      CLK     F     (arrival)       1  0.200   0.000    2.600  
  CLK                                                     -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y                                 -      PAD->Y  F     ICP            73  0.200   0.000    2.600  
  CLK_I                                                   -      -       -     (net)          73      -       -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST31/enl_reg/GN  -      GN      F     DLLQX1         73  0.200   0.000    2.600  
#-----------------------------------------------------------------------------------------------------------------------
Path 15: MET (0.843 ns) Latch Borrowed Time Check with Pin top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST36/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) WAIT
            Clock:(R) CLK
         Endpoint:(F) top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST36/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+          2.600              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=          2.600              0.000
 
    Time Borrowed:+          0.000
    Required Time:=          2.600
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          1.557
            Slack:=          0.843
     Timing Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  WAIT                                                   -      WAIT    R     (arrival)       1  0.207   0.000    0.200  
  WAIT                                                   -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_wait_i/Y                               -      PAD->Y  R     ICP             9  0.207   0.542    0.742  
  WAIT_I                                                 -      -       -     (net)           9      -       -        -  
  top_INST/g93017/Q                                      -      A->Q    F     INX1           10  0.077   0.203    0.946  
  top_INST/n_2594                                        -      -       -     (net)          10      -       -        -  
  top_INST/g91335/Q                                      -      B->Q    R     NA2X1           7  0.309   0.386    1.332  
  top_INST/n_1648                                        -      -       -     (net)           7      -       -        -  
  top_INST/g91170/Q                                      -      B->Q    R     OR2X1           4  0.547   0.225    1.557  
  top_INST/n_1753                                        -      -       -     (net)           4      -       -        -  
  top_INST/g90957/Q                                      -      A->Q    F     NO2X1           1  0.165   0.049    1.606  
  top_INST/CPU_REGS_regs_lo_n_34                         -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST36/g7/Q       -      A->Q    F     OR2X1           1  0.094   0.151    1.757  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST36/n_0        -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST36/enl_reg/D  -      D       F     DLLQX1          1  0.057   0.000    1.757  
#----------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                  (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------
  CLK                                                     -      CLK     F     (arrival)       1  0.200   0.000    2.600  
  CLK                                                     -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y                                 -      PAD->Y  F     ICP            73  0.200   0.000    2.600  
  CLK_I                                                   -      -       -     (net)          73      -       -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST36/enl_reg/GN  -      GN      F     DLLQX1         73  0.200   0.000    2.600  
#-----------------------------------------------------------------------------------------------------------------------
Path 16: MET (0.845 ns) Latch Borrowed Time Check with Pin top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST40/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) WAIT
            Clock:(R) CLK
         Endpoint:(F) top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST40/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+          2.600              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=          2.600              0.000
 
    Time Borrowed:+          0.000
    Required Time:=          2.600
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          1.555
            Slack:=          0.845
     Timing Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  WAIT                                                   -      WAIT    R     (arrival)       1  0.207   0.000    0.200  
  WAIT                                                   -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_wait_i/Y                               -      PAD->Y  R     ICP             9  0.207   0.542    0.742  
  WAIT_I                                                 -      -       -     (net)           9      -       -        -  
  top_INST/g93017/Q                                      -      A->Q    F     INX1           10  0.077   0.203    0.946  
  top_INST/n_2594                                        -      -       -     (net)          10      -       -        -  
  top_INST/g91335/Q                                      -      B->Q    R     NA2X1           7  0.309   0.386    1.332  
  top_INST/n_1648                                        -      -       -     (net)           7      -       -        -  
  top_INST/g91172/Q                                      -      B->Q    R     OR2X1           4  0.547   0.221    1.553  
  top_INST/n_1751                                        -      -       -     (net)           4      -       -        -  
  top_INST/g90947/Q                                      -      A->Q    F     NO2X1           1  0.159   0.048    1.600  
  top_INST/CPU_REGS_regs_lo_n_30                         -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST40/g7/Q       -      A->Q    F     OR2X1           1  0.093   0.155    1.755  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST40/n_0        -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST40/enl_reg/D  -      D       F     DLLQX1          1  0.061   0.000    1.755  
#----------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                  (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------
  CLK                                                     -      CLK     F     (arrival)       1  0.200   0.000    2.600  
  CLK                                                     -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y                                 -      PAD->Y  F     ICP            73  0.200   0.000    2.600  
  CLK_I                                                   -      -       -     (net)          73      -       -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST40/enl_reg/GN  -      GN      F     DLLQX1         73  0.200   0.000    2.600  
#-----------------------------------------------------------------------------------------------------------------------
Path 17: MET (0.847 ns) Latch Borrowed Time Check with Pin top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST30/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) WAIT
            Clock:(R) CLK
         Endpoint:(F) top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST30/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+          2.600              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=          2.600              0.000
 
    Time Borrowed:+          0.000
    Required Time:=          2.600
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          1.553
            Slack:=          0.847
     Timing Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  WAIT                                                   -      WAIT    R     (arrival)       1  0.207   0.000    0.200  
  WAIT                                                   -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_wait_i/Y                               -      PAD->Y  R     ICP             9  0.207   0.542    0.742  
  WAIT_I                                                 -      -       -     (net)           9      -       -        -  
  top_INST/g93017/Q                                      -      A->Q    F     INX1           10  0.077   0.203    0.946  
  top_INST/n_2594                                        -      -       -     (net)          10      -       -        -  
  top_INST/g91335/Q                                      -      B->Q    R     NA2X1           7  0.309   0.386    1.332  
  top_INST/n_1648                                        -      -       -     (net)           7      -       -        -  
  top_INST/g91170/Q                                      -      B->Q    R     OR2X1           4  0.547   0.225    1.557  
  top_INST/n_1753                                        -      -       -     (net)           4      -       -        -  
  top_INST/g90956/Q                                      -      A->Q    F     NO2X1           1  0.165   0.051    1.608  
  top_INST/CPU_REGS_regs_lo_n_16                         -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST30/g7/Q       -      A->Q    F     OR2X1           1  0.072   0.145    1.753  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST30/n_0        -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST30/enl_reg/D  -      D       F     DLLQX1          1  0.055   0.000    1.753  
#----------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                  (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------
  CLK                                                     -      CLK     F     (arrival)       1  0.200   0.000    2.600  
  CLK                                                     -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y                                 -      PAD->Y  F     ICP            73  0.200   0.000    2.600  
  CLK_I                                                   -      -       -     (net)          73      -       -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST30/enl_reg/GN  -      GN      F     DLLQX1         73  0.200   0.000    2.600  
#-----------------------------------------------------------------------------------------------------------------------
Path 18: MET (0.850 ns) Latch Borrowed Time Check with Pin top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST28/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) WAIT
            Clock:(R) CLK
         Endpoint:(F) top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST28/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+          2.600              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=          2.600              0.000
 
    Time Borrowed:+          0.000
    Required Time:=          2.600
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          1.550
            Slack:=          0.850
     Timing Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  WAIT                                                   -      WAIT    R     (arrival)       1  0.207   0.000    0.200  
  WAIT                                                   -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_wait_i/Y                               -      PAD->Y  R     ICP             9  0.207   0.542    0.742  
  WAIT_I                                                 -      -       -     (net)           9      -       -        -  
  top_INST/g93017/Q                                      -      A->Q    F     INX1           10  0.077   0.203    0.946  
  top_INST/n_2594                                        -      -       -     (net)          10      -       -        -  
  top_INST/g91335/Q                                      -      B->Q    R     NA2X1           7  0.309   0.386    1.332  
  top_INST/n_1648                                        -      -       -     (net)           7      -       -        -  
  top_INST/g91170/Q                                      -      B->Q    R     OR2X1           4  0.547   0.225    1.557  
  top_INST/n_1753                                        -      -       -     (net)           4      -       -        -  
  top_INST/g90954/Q                                      -      A->Q    F     NO2X1           1  0.165   0.047    1.604  
  top_INST/CPU_REGS_regs_lo_n_32                         -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST28/g7/Q       -      A->Q    F     OR2X1           1  0.077   0.146    1.750  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST28/n_0        -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST28/enl_reg/D  -      D       F     DLLQX1          1  0.055   0.000    1.750  
#----------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                  (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------
  CLK                                                     -      CLK     F     (arrival)       1  0.200   0.000    2.600  
  CLK                                                     -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y                                 -      PAD->Y  F     ICP            73  0.200   0.000    2.600  
  CLK_I                                                   -      -       -     (net)          73      -       -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST28/enl_reg/GN  -      GN      F     DLLQX1         73  0.200   0.000    2.600  
#-----------------------------------------------------------------------------------------------------------------------
Path 19: MET (0.853 ns) Latch Borrowed Time Check with Pin top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST42/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) WAIT
            Clock:(R) CLK
         Endpoint:(F) top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST42/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+          2.600              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=          2.600              0.000
 
    Time Borrowed:+          0.000
    Required Time:=          2.600
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          1.547
            Slack:=          0.853
     Timing Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  WAIT                                                   -      WAIT    R     (arrival)       1  0.207   0.000    0.200  
  WAIT                                                   -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_wait_i/Y                               -      PAD->Y  R     ICP             9  0.207   0.542    0.742  
  WAIT_I                                                 -      -       -     (net)           9      -       -        -  
  top_INST/g93017/Q                                      -      A->Q    F     INX1           10  0.077   0.203    0.946  
  top_INST/n_2594                                        -      -       -     (net)          10      -       -        -  
  top_INST/g91335/Q                                      -      B->Q    R     NA2X1           7  0.309   0.386    1.332  
  top_INST/n_1648                                        -      -       -     (net)           7      -       -        -  
  top_INST/g91172/Q                                      -      B->Q    R     OR2X1           4  0.547   0.221    1.553  
  top_INST/n_1751                                        -      -       -     (net)           4      -       -        -  
  top_INST/g90949/Q                                      -      A->Q    F     NO2X1           1  0.159   0.045    1.598  
  top_INST/CPU_REGS_regs_lo_n_14                         -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST42/g7/Q       -      A->Q    F     OR2X1           1  0.083   0.149    1.747  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST42/n_0        -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST42/enl_reg/D  -      D       F     DLLQX1          1  0.058   0.000    1.747  
#----------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                  (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------
  CLK                                                     -      CLK     F     (arrival)       1  0.200   0.000    2.600  
  CLK                                                     -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y                                 -      PAD->Y  F     ICP            73  0.200   0.000    2.600  
  CLK_I                                                   -      -       -     (net)          73      -       -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST42/enl_reg/GN  -      GN      F     DLLQX1         73  0.200   0.000    2.600  
#-----------------------------------------------------------------------------------------------------------------------
Path 20: MET (0.855 ns) Latch Borrowed Time Check with Pin top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST27/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) WAIT
            Clock:(R) CLK
         Endpoint:(F) top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST27/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+          2.600              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=          2.600              0.000
 
    Time Borrowed:+          0.000
    Required Time:=          2.600
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          1.545
            Slack:=          0.855
     Timing Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  WAIT                                                   -      WAIT    R     (arrival)       1  0.207   0.000    0.200  
  WAIT                                                   -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_wait_i/Y                               -      PAD->Y  R     ICP             9  0.207   0.542    0.742  
  WAIT_I                                                 -      -       -     (net)           9      -       -        -  
  top_INST/g93017/Q                                      -      A->Q    F     INX1           10  0.077   0.203    0.946  
  top_INST/n_2594                                        -      -       -     (net)          10      -       -        -  
  top_INST/g91335/Q                                      -      B->Q    R     NA2X1           7  0.309   0.386    1.332  
  top_INST/n_1648                                        -      -       -     (net)           7      -       -        -  
  top_INST/g91172/Q                                      -      B->Q    R     OR2X1           4  0.547   0.221    1.553  
  top_INST/n_1751                                        -      -       -     (net)           4      -       -        -  
  top_INST/g90945/Q                                      -      A->Q    F     NO2X1           1  0.159   0.045    1.598  
  top_INST/CPU_REGS_regs_lo_n_12                         -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST27/g7/Q       -      A->Q    F     OR2X1           1  0.066   0.147    1.745  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST27/n_0        -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST27/enl_reg/D  -      D       F     DLLQX1          1  0.060   0.000    1.745  
#----------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                  (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------
  CLK                                                     -      CLK     F     (arrival)       1  0.200   0.000    2.600  
  CLK                                                     -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y                                 -      PAD->Y  F     ICP            73  0.200   0.000    2.600  
  CLK_I                                                   -      -       -     (net)          73      -       -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST27/enl_reg/GN  -      GN      F     DLLQX1         73  0.200   0.000    2.600  
#-----------------------------------------------------------------------------------------------------------------------
Path 21: MET (0.856 ns) Latch Borrowed Time Check with Pin top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST39/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) WAIT
            Clock:(R) CLK
         Endpoint:(F) top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST39/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+          2.600              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=          2.600              0.000
 
    Time Borrowed:+          0.000
    Required Time:=          2.600
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          1.544
            Slack:=          0.856
     Timing Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  WAIT                                                   -      WAIT    R     (arrival)       1  0.207   0.000    0.200  
  WAIT                                                   -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_wait_i/Y                               -      PAD->Y  R     ICP             9  0.207   0.542    0.742  
  WAIT_I                                                 -      -       -     (net)           9      -       -        -  
  top_INST/g93017/Q                                      -      A->Q    F     INX1           10  0.077   0.203    0.946  
  top_INST/n_2594                                        -      -       -     (net)          10      -       -        -  
  top_INST/g91335/Q                                      -      B->Q    R     NA2X1           7  0.309   0.386    1.332  
  top_INST/n_1648                                        -      -       -     (net)           7      -       -        -  
  top_INST/g91172/Q                                      -      B->Q    R     OR2X1           4  0.547   0.221    1.553  
  top_INST/n_1751                                        -      -       -     (net)           4      -       -        -  
  top_INST/g90946/Q                                      -      A->Q    F     NO2X1           1  0.159   0.044    1.597  
  top_INST/CPU_REGS_regs_lo_n_28                         -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST39/g7/Q       -      A->Q    F     OR2X1           1  0.075   0.146    1.744  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST39/n_0        -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST39/enl_reg/D  -      D       F     DLLQX1          1  0.056   0.000    1.744  
#----------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                  (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------
  CLK                                                     -      CLK     F     (arrival)       1  0.200   0.000    2.600  
  CLK                                                     -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y                                 -      PAD->Y  F     ICP            73  0.200   0.000    2.600  
  CLK_I                                                   -      -       -     (net)          73      -       -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST39/enl_reg/GN  -      GN      F     DLLQX1         73  0.200   0.000    2.600  
#-----------------------------------------------------------------------------------------------------------------------
Path 22: MET (0.943 ns) Latch Borrowed Time Check with Pin top_INST/CPU_REGS_RC_CG_HIER_INST8/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) WAIT
            Clock:(R) CLK
         Endpoint:(F) top_INST/CPU_REGS_RC_CG_HIER_INST8/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+          2.600              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=          2.600              0.000
 
    Time Borrowed:+          0.000
    Required Time:=          2.600
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          1.457
            Slack:=          0.943
     Timing Path:

#-------------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                        (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------
  WAIT                                          -      WAIT    R     (arrival)       1  0.207   0.000    0.200  
  WAIT                                          -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_wait_i/Y                      -      PAD->Y  R     ICP             9  0.207   0.542    0.742  
  WAIT_I                                        -      -       -     (net)           9      -       -        -  
  top_INST/g93017/Q                             -      A->Q    F     INX1           10  0.077   0.204    0.946  
  top_INST/n_2594                               -      -       -     (net)          10      -       -        -  
  top_INST/g92416/Q                             -      B->Q    R     NA2X1           2  0.309   0.174    1.120  
  top_INST/n_738                                -      -       -     (net)           2      -       -        -  
  top_INST/g92342/Q                             -      A->Q    F     INX1            2  0.178   0.087    1.207  
  top_INST/n_739                                -      -       -     (net)           2      -       -        -  
  top_INST/g91461/Q                             -      F->Q    F     AO33X1          1  0.100   0.277    1.484  
  top_INST/CPU_REGS_n_152                       -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_RC_CG_HIER_INST8/g7/Q       -      A->Q    F     OR2X1           1  0.133   0.173    1.657  
  top_INST/CPU_REGS_RC_CG_HIER_INST8/n_0        -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_RC_CG_HIER_INST8/enl_reg/D  -      D       F     DLLQX1          1  0.071   0.000    1.657  
#-------------------------------------------------------------------------------------------------------------
     Other End Path:

#--------------------------------------------------------------------------------------------------------------
# Timing Point                                   Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                         (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------
  CLK                                            -      CLK     F     (arrival)       1  0.200   0.000    2.600  
  CLK                                            -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y                        -      PAD->Y  F     ICP            73  0.200   0.000    2.600  
  CLK_I                                          -      -       -     (net)          73      -       -        -  
  top_INST/CPU_REGS_RC_CG_HIER_INST8/enl_reg/GN  -      GN      F     DLLQX1         73  0.200   0.000    2.600  
#--------------------------------------------------------------------------------------------------------------
Path 23: MET (0.976 ns) Latch Borrowed Time Check with Pin top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST29/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) WAIT
            Clock:(R) CLK
         Endpoint:(F) top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST29/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+          2.600              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=          2.600              0.000
 
    Time Borrowed:+          0.000
    Required Time:=          2.600
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          1.424
            Slack:=          0.976
     Timing Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  WAIT                                                   -      WAIT    R     (arrival)       1  0.207   0.000    0.200  
  WAIT                                                   -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_wait_i/Y                               -      PAD->Y  R     ICP             9  0.207   0.542    0.742  
  WAIT_I                                                 -      -       -     (net)           9      -       -        -  
  top_INST/g93017/Q                                      -      A->Q    F     INX1           10  0.077   0.203    0.946  
  top_INST/n_2594                                        -      -       -     (net)          10      -       -        -  
  top_INST/g91335/Q                                      -      B->Q    R     NA2X1           7  0.309   0.386    1.331  
  top_INST/n_1648                                        -      -       -     (net)           7      -       -        -  
  top_INST/g91110/Q                                      -      B->Q    F     NO3X0           1  0.547   0.116    1.448  
  top_INST/CPU_REGS_regs_lo_n_36                         -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST29/g7/Q       -      A->Q    F     OR2X1           1  0.191   0.177    1.624  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST29/n_0        -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST29/enl_reg/D  -      D       F     DLLQX1          1  0.059   0.000    1.624  
#----------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                  (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------
  CLK                                                     -      CLK     F     (arrival)       1  0.200   0.000    2.600  
  CLK                                                     -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y                                 -      PAD->Y  F     ICP            73  0.200   0.000    2.600  
  CLK_I                                                   -      -       -     (net)          73      -       -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST29/enl_reg/GN  -      GN      F     DLLQX1         73  0.200   0.000    2.600  
#-----------------------------------------------------------------------------------------------------------------------
Path 24: MET (0.993 ns) Latch Borrowed Time Check with Pin top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST34/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) WAIT
            Clock:(R) CLK
         Endpoint:(F) top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST34/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+          2.600              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=          2.600              0.000
 
    Time Borrowed:+          0.000
    Required Time:=          2.600
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          1.407
            Slack:=          0.993
     Timing Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  WAIT                                                   -      WAIT    R     (arrival)       1  0.207   0.000    0.200  
  WAIT                                                   -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_wait_i/Y                               -      PAD->Y  R     ICP             9  0.207   0.542    0.742  
  WAIT_I                                                 -      -       -     (net)           9      -       -        -  
  top_INST/g93017/Q                                      -      A->Q    F     INX1           10  0.077   0.203    0.946  
  top_INST/n_2594                                        -      -       -     (net)          10      -       -        -  
  top_INST/g91335/Q                                      -      B->Q    R     NA2X1           7  0.309   0.386    1.332  
  top_INST/n_1648                                        -      -       -     (net)           7      -       -        -  
  top_INST/g91029/Q                                      -      C->Q    F     NO3X1           1  0.547   0.109    1.441  
  top_INST/CPU_REGS_regs_lo_n_22                         -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST34/g7/Q       -      A->Q    F     OR2X1           1  0.154   0.166    1.607  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST34/n_0        -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST34/enl_reg/D  -      D       F     DLLQX1          1  0.057   0.000    1.607  
#----------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                  (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------
  CLK                                                     -      CLK     F     (arrival)       1  0.200   0.000    2.600  
  CLK                                                     -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y                                 -      PAD->Y  F     ICP            73  0.200   0.000    2.600  
  CLK_I                                                   -      -       -     (net)          73      -       -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST34/enl_reg/GN  -      GN      F     DLLQX1         73  0.200   0.000    2.600  
#-----------------------------------------------------------------------------------------------------------------------
Path 25: MET (0.997 ns) Latch Borrowed Time Check with Pin top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST35/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) WAIT
            Clock:(R) CLK
         Endpoint:(F) top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST35/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+          2.600              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=          2.600              0.000
 
    Time Borrowed:+          0.000
    Required Time:=          2.600
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          1.403
            Slack:=          0.997
     Timing Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  WAIT                                                   -      WAIT    R     (arrival)       1  0.207   0.000    0.200  
  WAIT                                                   -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_wait_i/Y                               -      PAD->Y  R     ICP             9  0.207   0.542    0.742  
  WAIT_I                                                 -      -       -     (net)           9      -       -        -  
  top_INST/g93017/Q                                      -      A->Q    F     INX1           10  0.077   0.203    0.946  
  top_INST/n_2594                                        -      -       -     (net)          10      -       -        -  
  top_INST/g91335/Q                                      -      B->Q    R     NA2X1           7  0.309   0.386    1.332  
  top_INST/n_1648                                        -      -       -     (net)           7      -       -        -  
  top_INST/g91126/Q                                      -      C->Q    F     NO3X1           1  0.547   0.106    1.438  
  top_INST/CPU_REGS_regs_lo_n_24                         -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST35/g7/Q       -      A->Q    F     OR2X1           1  0.152   0.165    1.603  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST35/n_0        -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST35/enl_reg/D  -      D       F     DLLQX1          1  0.057   0.000    1.603  
#----------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                  (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------
  CLK                                                     -      CLK     F     (arrival)       1  0.200   0.000    2.600  
  CLK                                                     -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y                                 -      PAD->Y  F     ICP            73  0.200   0.000    2.600  
  CLK_I                                                   -      -       -     (net)          73      -       -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST35/enl_reg/GN  -      GN      F     DLLQX1         73  0.200   0.000    2.600  
#-----------------------------------------------------------------------------------------------------------------------
Path 26: MET (0.999 ns) Latch Borrowed Time Check with Pin top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST38/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) WAIT
            Clock:(R) CLK
         Endpoint:(F) top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST38/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+          2.600              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=          2.600              0.000
 
    Time Borrowed:+          0.000
    Required Time:=          2.600
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          1.401
            Slack:=          0.999
     Timing Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  WAIT                                                   -      WAIT    R     (arrival)       1  0.207   0.000    0.200  
  WAIT                                                   -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_wait_i/Y                               -      PAD->Y  R     ICP             9  0.207   0.542    0.742  
  WAIT_I                                                 -      -       -     (net)           9      -       -        -  
  top_INST/g93017/Q                                      -      A->Q    F     INX1           10  0.077   0.203    0.946  
  top_INST/n_2594                                        -      -       -     (net)          10      -       -        -  
  top_INST/g91335/Q                                      -      B->Q    R     NA2X1           7  0.309   0.386    1.332  
  top_INST/n_1648                                        -      -       -     (net)           7      -       -        -  
  top_INST/g91124/Q                                      -      C->Q    F     NO3X1           1  0.547   0.105    1.436  
  top_INST/CPU_REGS_regs_lo_n_26                         -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST38/g7/Q       -      A->Q    F     OR2X1           1  0.150   0.164    1.601  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST38/n_0        -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST38/enl_reg/D  -      D       F     DLLQX1          1  0.056   0.000    1.601  
#----------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                  (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------
  CLK                                                     -      CLK     F     (arrival)       1  0.200   0.000    2.600  
  CLK                                                     -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y                                 -      PAD->Y  F     ICP            73  0.200   0.000    2.600  
  CLK_I                                                   -      -       -     (net)          73      -       -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST38/enl_reg/GN  -      GN      F     DLLQX1         73  0.200   0.000    2.600  
#-----------------------------------------------------------------------------------------------------------------------
Path 27: MET (1.033 ns) Latch Borrowed Time Check with Pin top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST33/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) WAIT
            Clock:(R) CLK
         Endpoint:(F) top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST33/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+          2.600              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=          2.600              0.000
 
    Time Borrowed:+          0.000
    Required Time:=          2.600
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          1.367
            Slack:=          1.033
     Timing Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  WAIT                                                   -      WAIT    R     (arrival)       1  0.207   0.000    0.200  
  WAIT                                                   -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_wait_i/Y                               -      PAD->Y  R     ICP             9  0.207   0.542    0.742  
  WAIT_I                                                 -      -       -     (net)           9      -       -        -  
  top_INST/g93017/Q                                      -      A->Q    F     INX1           10  0.077   0.203    0.946  
  top_INST/n_2594                                        -      -       -     (net)          10      -       -        -  
  top_INST/g91335/Q                                      -      B->Q    R     NA2X1           7  0.309   0.386    1.332  
  top_INST/n_1648                                        -      -       -     (net)           7      -       -        -  
  top_INST/g90848/Q                                      -      B->Q    F     NO2X1           1  0.547   0.075    1.407  
  top_INST/CPU_REGS_regs_lo_n_20                         -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST33/g7/Q       -      A->Q    F     OR2X1           1  0.124   0.160    1.567  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST33/n_0        -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST33/enl_reg/D  -      D       F     DLLQX1          1  0.059   0.000    1.567  
#----------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                  (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------
  CLK                                                     -      CLK     F     (arrival)       1  0.200   0.000    2.600  
  CLK                                                     -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y                                 -      PAD->Y  F     ICP            73  0.200   0.000    2.600  
  CLK_I                                                   -      -       -     (net)          73      -       -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST33/enl_reg/GN  -      GN      F     DLLQX1         73  0.200   0.000    2.600  
#-----------------------------------------------------------------------------------------------------------------------
Path 28: MET (1.142 ns) Latch Borrowed Time Check with Pin top_INST/RC_CG_HIER_INST4/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) WAIT
            Clock:(R) CLK
         Endpoint:(F) top_INST/RC_CG_HIER_INST4/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+          2.600              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=          2.600              0.000
 
    Time Borrowed:+          0.000
    Required Time:=          2.600
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          1.258
            Slack:=          1.142
     Timing Path:

#----------------------------------------------------------------------------------------------------
# Timing Point                         Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                               (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------
  WAIT                                 -      WAIT    R     (arrival)       1  0.207   0.000    0.200  
  WAIT                                 -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_wait_i/Y             -      PAD->Y  R     ICP             9  0.207   0.542    0.742  
  WAIT_I                               -      -       -     (net)           9      -       -        -  
  top_INST/g93017/Q                    -      A->Q    F     INX1           10  0.077   0.203    0.945  
  top_INST/n_2594                      -      -       -     (net)          10      -       -        -  
  top_INST/g92074/Q                    -      C->Q    F     OA21X1          1  0.309   0.167    1.112  
  top_INST/n_1008                      -      -       -     (net)           1      -       -        -  
  top_INST/g90225/Q                    -      C->Q    R     ON21X1          2  0.067   0.114    1.226  
  top_INST/n_2479                      -      -       -     (net)           2      -       -        -  
  top_INST/g90223/Q                    -      C->Q    F     ON21X1          1  0.242   0.084    1.309  
  top_INST/n_2560                      -      -       -     (net)           1      -       -        -  
  top_INST/RC_CG_HIER_INST4/g7/Q       -      A->Q    F     OR2X1           1  0.095   0.149    1.458  
  top_INST/RC_CG_HIER_INST4/n_0        -      -       -     (net)           1      -       -        -  
  top_INST/RC_CG_HIER_INST4/enl_reg/D  -      D       F     DLLQX1          1  0.054   0.000    1.458  
#----------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------
# Timing Point                          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------
  CLK                                   -      CLK     F     (arrival)       1  0.200   0.000    2.600  
  CLK                                   -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y               -      PAD->Y  F     ICP            73  0.200   0.000    2.600  
  CLK_I                                 -      -       -     (net)          73      -       -        -  
  top_INST/RC_CG_HIER_INST4/enl_reg/GN  -      GN      F     DLLQX1         73  0.200   0.000    2.600  
#-----------------------------------------------------------------------------------------------------
Path 29: MET (1.182 ns) Latch Borrowed Time Check with Pin top_INST/RC_CG_HIER_INST3/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) WAIT
            Clock:(R) CLK
         Endpoint:(F) top_INST/RC_CG_HIER_INST3/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+          2.600              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=          2.600              0.000
 
    Time Borrowed:+          0.000
    Required Time:=          2.600
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          1.218
            Slack:=          1.182
     Timing Path:

#----------------------------------------------------------------------------------------------------
# Timing Point                         Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                               (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------
  WAIT                                 -      WAIT    R     (arrival)       1  0.207   0.000    0.200  
  WAIT                                 -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_wait_i/Y             -      PAD->Y  R     ICP             9  0.207   0.542    0.742  
  WAIT_I                               -      -       -     (net)           9      -       -        -  
  top_INST/g93017/Q                    -      A->Q    F     INX1           10  0.077   0.203    0.945  
  top_INST/n_2594                      -      -       -     (net)          10      -       -        -  
  top_INST/g92074/Q                    -      C->Q    F     OA21X1          1  0.309   0.167    1.112  
  top_INST/n_1008                      -      -       -     (net)           1      -       -        -  
  top_INST/g90225/Q                    -      C->Q    R     ON21X1          2  0.067   0.114    1.226  
  top_INST/n_2479                      -      -       -     (net)           2      -       -        -  
  top_INST/g90224/Q                    -      A->Q    F     INX1            1  0.242   0.049    1.275  
  top_INST/n_2562                      -      -       -     (net)           1      -       -        -  
  top_INST/RC_CG_HIER_INST3/g7/Q       -      A->Q    F     OR2X1           1  0.065   0.143    1.418  
  top_INST/RC_CG_HIER_INST3/n_0        -      -       -     (net)           1      -       -        -  
  top_INST/RC_CG_HIER_INST3/enl_reg/D  -      D       F     DLLQX1          1  0.055   0.000    1.418  
#----------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------
# Timing Point                          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------
  CLK                                   -      CLK     F     (arrival)       1  0.200   0.000    2.600  
  CLK                                   -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y               -      PAD->Y  F     ICP            73  0.200   0.000    2.600  
  CLK_I                                 -      -       -     (net)          73      -       -        -  
  top_INST/RC_CG_HIER_INST3/enl_reg/GN  -      GN      F     DLLQX1         73  0.200   0.000    2.600  
#-----------------------------------------------------------------------------------------------------
Path 30: MET (1.190 ns) Latch Borrowed Time Check with Pin top_INST/CPU_REGS_RC_CG_HIER_INST5/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) WAIT
            Clock:(R) CLK
         Endpoint:(F) top_INST/CPU_REGS_RC_CG_HIER_INST5/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+          2.600              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=          2.600              0.000
 
    Time Borrowed:+          0.000
    Required Time:=          2.600
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          1.210
            Slack:=          1.190
     Timing Path:

#-------------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                        (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------
  WAIT                                          -      WAIT    R     (arrival)       1  0.207   0.000    0.200  
  WAIT                                          -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_wait_i/Y                      -      PAD->Y  R     ICP             9  0.207   0.542    0.742  
  WAIT_I                                        -      -       -     (net)           9      -       -        -  
  top_INST/g93017/Q                             -      A->Q    F     INX1           10  0.077   0.204    0.946  
  top_INST/n_2594                               -      -       -     (net)          10      -       -        -  
  top_INST/g92416/Q                             -      B->Q    R     NA2X1           2  0.309   0.174    1.120  
  top_INST/n_738                                -      -       -     (net)           2      -       -        -  
  top_INST/g91464/Q                             -      D->Q    F     ON22X1          1  0.178   0.126    1.246  
  top_INST/CPU_REGS_n_125                       -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_RC_CG_HIER_INST5/g7/Q       -      A->Q    F     OR2X1           1  0.130   0.164    1.410  
  top_INST/CPU_REGS_RC_CG_HIER_INST5/n_0        -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_RC_CG_HIER_INST5/enl_reg/D  -      D       F     DLLQX1          1  0.062   0.000    1.410  
#-------------------------------------------------------------------------------------------------------------
     Other End Path:

#--------------------------------------------------------------------------------------------------------------
# Timing Point                                   Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                         (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------
  CLK                                            -      CLK     F     (arrival)       1  0.200   0.000    2.600  
  CLK                                            -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y                        -      PAD->Y  F     ICP            73  0.200   0.000    2.600  
  CLK_I                                          -      -       -     (net)          73      -       -        -  
  top_INST/CPU_REGS_RC_CG_HIER_INST5/enl_reg/GN  -      GN      F     DLLQX1         73  0.200   0.000    2.600  
#--------------------------------------------------------------------------------------------------------------
Path 31: MET (1.209 ns) Latch Borrowed Time Check with Pin top_INST/CPU_REGS_RC_CG_HIER_INST6/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) WAIT
            Clock:(R) CLK
         Endpoint:(F) top_INST/CPU_REGS_RC_CG_HIER_INST6/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+          2.600              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=          2.600              0.000
 
    Time Borrowed:+          0.000
    Required Time:=          2.600
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          1.191
            Slack:=          1.209
     Timing Path:

#-------------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                        (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------
  WAIT                                          -      WAIT    R     (arrival)       1  0.207   0.000    0.200  
  WAIT                                          -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_wait_i/Y                      -      PAD->Y  R     ICP             9  0.207   0.542    0.742  
  WAIT_I                                        -      -       -     (net)           9      -       -        -  
  top_INST/g93017/Q                             -      A->Q    F     INX1           10  0.077   0.203    0.945  
  top_INST/n_2594                               -      -       -     (net)          10      -       -        -  
  top_INST/g91491/Q                             -      C->Q    F     OA21X0          1  0.309   0.267    1.212  
  top_INST/CPU_REGS_n_126                       -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_RC_CG_HIER_INST6/g7/Q       -      A->Q    F     OR2X1           1  0.179   0.179    1.391  
  top_INST/CPU_REGS_RC_CG_HIER_INST6/n_0        -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_RC_CG_HIER_INST6/enl_reg/D  -      D       F     DLLQX1          1  0.065   0.000    1.391  
#-------------------------------------------------------------------------------------------------------------
     Other End Path:

#--------------------------------------------------------------------------------------------------------------
# Timing Point                                   Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                         (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------
  CLK                                            -      CLK     F     (arrival)       1  0.200   0.000    2.600  
  CLK                                            -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y                        -      PAD->Y  F     ICP            73  0.200   0.000    2.600  
  CLK_I                                          -      -       -     (net)          73      -       -        -  
  top_INST/CPU_REGS_RC_CG_HIER_INST6/enl_reg/GN  -      GN      F     DLLQX1         73  0.200   0.000    2.600  
#--------------------------------------------------------------------------------------------------------------
Path 32: MET (1.322 ns) Latch Borrowed Time Check with Pin top_INST/RC_CG_HIER_INST2/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) WAIT
            Clock:(R) CLK
         Endpoint:(F) top_INST/RC_CG_HIER_INST2/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+          2.600              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=          2.600              0.000
 
    Time Borrowed:+          0.000
    Required Time:=          2.600
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          1.078
            Slack:=          1.322
     Timing Path:

#----------------------------------------------------------------------------------------------------
# Timing Point                         Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                               (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------
  WAIT                                 -      WAIT    R     (arrival)       1  0.207   0.000    0.200  
  WAIT                                 -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_wait_i/Y             -      PAD->Y  R     ICP             9  0.207   0.542    0.742  
  WAIT_I                               -      -       -     (net)           9      -       -        -  
  top_INST/g93017/Q                    -      A->Q    F     INX1           10  0.077   0.203    0.945  
  top_INST/n_2594                      -      -       -     (net)          10      -       -        -  
  top_INST/g91324/Q                    -      B->Q    F     AND2X1          1  0.309   0.191    1.136  
  top_INST/n_2561                      -      -       -     (net)           1      -       -        -  
  top_INST/RC_CG_HIER_INST2/g7/Q       -      A->Q    F     OR2X1           1  0.051   0.141    1.278  
  top_INST/RC_CG_HIER_INST2/n_0        -      -       -     (net)           1      -       -        -  
  top_INST/RC_CG_HIER_INST2/enl_reg/D  -      D       F     DLLQX1          1  0.057   0.000    1.278  
#----------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------
# Timing Point                          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------
  CLK                                   -      CLK     F     (arrival)       1  0.200   0.000    2.600  
  CLK                                   -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y               -      PAD->Y  F     ICP            73  0.200   0.000    2.600  
  CLK_I                                 -      -       -     (net)          73      -       -        -  
  top_INST/RC_CG_HIER_INST2/enl_reg/GN  -      GN      F     DLLQX1         73  0.200   0.000    2.600  
#-----------------------------------------------------------------------------------------------------
Path 33: MET (1.344 ns) Latch Borrowed Time Check with Pin top_INST/CPU_REGS_RC_CG_HIER_INST10/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) WAIT
            Clock:(R) CLK
         Endpoint:(F) top_INST/CPU_REGS_RC_CG_HIER_INST10/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+          2.600              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=          2.600              0.000
 
    Time Borrowed:+          0.000
    Required Time:=          2.600
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          1.055
            Slack:=          1.344
     Timing Path:

#--------------------------------------------------------------------------------------------------------------
# Timing Point                                   Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                         (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------
  WAIT                                           -      WAIT    R     (arrival)       1  0.207   0.000    0.200  
  WAIT                                           -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_wait_i/Y                       -      PAD->Y  R     ICP             9  0.207   0.542    0.742  
  WAIT_I                                         -      -       -     (net)           9      -       -        -  
  top_INST/g93017/Q                              -      A->Q    F     INX1           10  0.077   0.203    0.945  
  top_INST/n_2594                                -      -       -     (net)          10      -       -        -  
  top_INST/g91122/Q                              -      C->Q    F     OA21X1          1  0.309   0.164    1.109  
  top_INST/CPU_REGS_n_131                        -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_RC_CG_HIER_INST10/g7/Q       -      A->Q    F     OR2X1           1  0.073   0.146    1.255  
  top_INST/CPU_REGS_RC_CG_HIER_INST10/n_0        -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_RC_CG_HIER_INST10/enl_reg/D  -      D       F     DLLQX1          1  0.057   0.000    1.255  
#--------------------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------------------------
# Timing Point                                    Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                          (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------
  CLK                                             -      CLK     F     (arrival)       1  0.200   0.000    2.600  
  CLK                                             -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y                         -      PAD->Y  F     ICP            73  0.200   0.000    2.600  
  CLK_I                                           -      -       -     (net)          73      -       -        -  
  top_INST/CPU_REGS_RC_CG_HIER_INST10/enl_reg/GN  -      GN      F     DLLQX1         73  0.200   0.000    2.600  
#---------------------------------------------------------------------------------------------------------------
Path 34: MET (1.446 ns) Latch Borrowed Time Check with Pin top_INST/RC_CG_HIER_INST1/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) WAIT
            Clock:(R) CLK
         Endpoint:(F) top_INST/RC_CG_HIER_INST1/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+          2.600              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=          2.600              0.000
 
    Time Borrowed:+          0.000
    Required Time:=          2.600
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.954
            Slack:=          1.446
     Timing Path:

#----------------------------------------------------------------------------------------------------
# Timing Point                         Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                               (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------
  WAIT                                 -      WAIT    R     (arrival)       1  0.207   0.000    0.200  
  WAIT                                 -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_wait_i/Y             -      PAD->Y  R     ICP             9  0.207   0.542    0.742  
  WAIT_I                               -      -       -     (net)           9      -       -        -  
  top_INST/g93017/Q                    -      A->Q    F     INX1           10  0.077   0.203    0.945  
  top_INST/n_2594                      -      -       -     (net)          10      -       -        -  
  top_INST/RC_CG_HIER_INST1/g7/Q       -      A->Q    F     OR2X1           1  0.309   0.209    1.154  
  top_INST/RC_CG_HIER_INST1/n_0        -      -       -     (net)           1      -       -        -  
  top_INST/RC_CG_HIER_INST1/enl_reg/D  -      D       F     DLLQX1          1  0.063   0.000    1.154  
#----------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------
# Timing Point                          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------
  CLK                                   -      CLK     F     (arrival)       1  0.200   0.000    2.600  
  CLK                                   -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y               -      PAD->Y  F     ICP            73  0.200   0.000    2.600  
  CLK_I                                 -      -       -     (net)          73      -       -        -  
  top_INST/RC_CG_HIER_INST1/enl_reg/GN  -      GN      F     DLLQX1         73  0.200   0.000    2.600  
#-----------------------------------------------------------------------------------------------------
Path 35: MET (1.453 ns) Latch Borrowed Time Check with Pin top_INST/CPU_REGS_RC_CG_HIER_INST7/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) WAIT
            Clock:(R) CLK
         Endpoint:(F) top_INST/CPU_REGS_RC_CG_HIER_INST7/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+          2.600              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=          2.600              0.000
 
    Time Borrowed:+          0.000
    Required Time:=          2.600
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.947
            Slack:=          1.453
     Timing Path:

#-------------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                        (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------
  WAIT                                          -      WAIT    R     (arrival)       1  0.207   0.000    0.200  
  WAIT                                          -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_wait_i/Y                      -      PAD->Y  R     ICP             9  0.207   0.539    0.739  
  WAIT_I                                        -      -       -     (net)           9      -       -        -  
  top_INST/g91658/Q                             -      C->Q    F     AN211X0         1  0.076   0.087    0.826  
  top_INST/n_1409                               -      -       -     (net)           1      -       -        -  
  top_INST/g91537/Q                             -      C->Q    R     ON21X1          2  0.210   0.129    0.955  
  top_INST/n_1509                               -      -       -     (net)           2      -       -        -  
  top_INST/g91503/Q                             -      A->Q    F     NO2X1           1  0.206   0.047    1.002  
  top_INST/CPU_REGS_n_143                       -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_RC_CG_HIER_INST7/g7/Q       -      A->Q    F     OR2X1           1  0.070   0.144    1.146  
  top_INST/CPU_REGS_RC_CG_HIER_INST7/n_0        -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_RC_CG_HIER_INST7/enl_reg/D  -      D       F     DLLQX1          1  0.055   0.000    1.146  
#-------------------------------------------------------------------------------------------------------------
     Other End Path:

#--------------------------------------------------------------------------------------------------------------
# Timing Point                                   Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                         (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------
  CLK                                            -      CLK     F     (arrival)       1  0.200   0.000    2.600  
  CLK                                            -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y                        -      PAD->Y  F     ICP            73  0.200   0.000    2.600  
  CLK_I                                          -      -       -     (net)          73      -       -        -  
  top_INST/CPU_REGS_RC_CG_HIER_INST7/enl_reg/GN  -      GN      F     DLLQX1         73  0.200   0.000    2.600  
#--------------------------------------------------------------------------------------------------------------
Path 36: MET (1.457 ns) Latch Borrowed Time Check with Pin top_INST/CPU_REGS_RC_CG_HIER_INST9/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(F) WAIT
            Clock:(R) CLK
         Endpoint:(R) top_INST/CPU_REGS_RC_CG_HIER_INST9/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+          2.600              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=          2.600              0.000
 
    Time Borrowed:+          0.000
    Required Time:=          2.600
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.943
            Slack:=          1.457
     Timing Path:

#-------------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                        (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------
  WAIT                                          -      WAIT    F     (arrival)       1  0.135   0.000    0.200  
  WAIT                                          -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_wait_i/Y                      -      PAD->Y  F     ICP             9  0.135   0.381    0.581  
  WAIT_I                                        -      -       -     (net)           9      -       -        -  
  top_INST/g91658/Q                             -      C->Q    R     AN211X0         1  0.078   0.252    0.832  
  top_INST/n_1409                               -      -       -     (net)           1      -       -        -  
  top_INST/g91537/Q                             -      C->Q    F     ON21X1          2  0.379   0.125    0.958  
  top_INST/n_1509                               -      -       -     (net)           2      -       -        -  
  top_INST/g91504/Q                             -      A->Q    R     NO2X1           1  0.155   0.078    1.036  
  top_INST/CPU_REGS_n_151                       -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_RC_CG_HIER_INST9/g7/Q       -      A->Q    R     OR2X1           1  0.092   0.107    1.143  
  top_INST/CPU_REGS_RC_CG_HIER_INST9/n_0        -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_RC_CG_HIER_INST9/enl_reg/D  -      D       R     DLLQX1          1  0.063   0.000    1.143  
#-------------------------------------------------------------------------------------------------------------
     Other End Path:

#--------------------------------------------------------------------------------------------------------------
# Timing Point                                   Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                         (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------
  CLK                                            -      CLK     F     (arrival)       1  0.200   0.000    2.600  
  CLK                                            -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y                        -      PAD->Y  F     ICP            73  0.200   0.000    2.600  
  CLK_I                                          -      -       -     (net)          73      -       -        -  
  top_INST/CPU_REGS_RC_CG_HIER_INST9/enl_reg/GN  -      GN      F     DLLQX1         73  0.200   0.000    2.600  
#--------------------------------------------------------------------------------------------------------------
Path 37: MET (3.505 ns) Setup Check with Pin top_INST/CPU_REGS_regs_hi_data_reg[11][4]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) DI[4]
            Clock:(R) CLK
         Endpoint:(R) top_INST/CPU_REGS_regs_hi_data_reg[11][4]/D
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          5.200              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=          5.200              0.000
 
            Setup:-          0.145
    Required Time:=          5.055
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          1.350
            Slack:=          3.505
     Timing Path:

#------------------------------------------------------------------------------------------------------------
# Timing Point                                 Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                       (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------
  DI[4]                                        -      DI[4]   R     (arrival)       1  0.207   0.000    0.200  
  DI[4]                                        -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_di_i_4/Y                     -      PAD->Y  R     ICP             3  0.207   0.524    0.724  
  DI_I[4]                                      -      -       -     (net)           3      -       -        -  
  top_INST/g15057/Q                            -      AN->Q   R     NO2I1X1         2  0.049   0.264    0.989  
  top_INST/n_110                               -      -       -     (net)           2      -       -        -  
  top_INST/g15039/Q                            -      C->Q    R     AO21X1         13  0.410   0.562    1.550  
  top_INST/n_129                               -      -       -     (net)          13      -       -        -  
  top_INST/CPU_REGS_regs_hi_data_reg[11][4]/D  -      D       R     DFRQX1         13  0.853   0.008    1.550  
#------------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------------------
# Timing Point                                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                             (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------
  CLK                                                -      CLK     R     (arrival)       1  0.200   0.000    5.200  
  CLK                                                -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y                            -      PAD->Y  R     ICP            73  0.200   0.000    5.200  
  CLK_I                                              -      -       -     (net)          73      -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST20/g12/Q  -      A->Q    R     AND2X1          8  0.200   0.000    5.200  
  top_INST/CPU_REGS_regs_hi_rc_gclk_2145             -      -       -     (net)           8      -       -        -  
  top_INST/CPU_REGS_regs_hi_data_reg[11][4]/C        -      C       R     DFRQX1          8  0.200   0.000    5.200  
#------------------------------------------------------------------------------------------------------------------
Path 38: MET (3.505 ns) Setup Check with Pin top_INST/CPU_REGS_regs_hi_data_reg[10][4]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) DI[4]
            Clock:(R) CLK
         Endpoint:(R) top_INST/CPU_REGS_regs_hi_data_reg[10][4]/D
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          5.200              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=          5.200              0.000
 
            Setup:-          0.145
    Required Time:=          5.055
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          1.350
            Slack:=          3.505
     Timing Path:

#------------------------------------------------------------------------------------------------------------
# Timing Point                                 Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                       (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------
  DI[4]                                        -      DI[4]   R     (arrival)       1  0.207   0.000    0.200  
  DI[4]                                        -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_di_i_4/Y                     -      PAD->Y  R     ICP             3  0.207   0.524    0.724  
  DI_I[4]                                      -      -       -     (net)           3      -       -        -  
  top_INST/g15057/Q                            -      AN->Q   R     NO2I1X1         2  0.049   0.264    0.988  
  top_INST/n_110                               -      -       -     (net)           2      -       -        -  
  top_INST/g15039/Q                            -      C->Q    R     AO21X1         13  0.410   0.562    1.550  
  top_INST/n_129                               -      -       -     (net)          13      -       -        -  
  top_INST/CPU_REGS_regs_hi_data_reg[10][4]/D  -      D       R     DFRQX1         13  0.853   0.008    1.550  
#------------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------------------
# Timing Point                                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                             (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------
  CLK                                                -      CLK     R     (arrival)       1  0.200   0.000    5.200  
  CLK                                                -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y                            -      PAD->Y  R     ICP            73  0.200   0.000    5.200  
  CLK_I                                              -      -       -     (net)          73      -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST12/g12/Q  -      A->Q    R     AND2X1          8  0.200   0.000    5.200  
  top_INST/CPU_REGS_regs_hi_rc_gclk_2129             -      -       -     (net)           8      -       -        -  
  top_INST/CPU_REGS_regs_hi_data_reg[10][4]/C        -      C       R     DFRQX1          8  0.200   0.000    5.200  
#------------------------------------------------------------------------------------------------------------------
Path 39: MET (3.505 ns) Setup Check with Pin top_INST/CPU_REGS_regs_hi_data_reg[9][4]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) DI[4]
            Clock:(R) CLK
         Endpoint:(R) top_INST/CPU_REGS_regs_hi_data_reg[9][4]/D
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          5.200              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=          5.200              0.000
 
            Setup:-          0.145
    Required Time:=          5.055
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          1.350
            Slack:=          3.505
     Timing Path:

#-----------------------------------------------------------------------------------------------------------
# Timing Point                                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                      (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------
  DI[4]                                       -      DI[4]   R     (arrival)       1  0.207   0.000    0.200  
  DI[4]                                       -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_di_i_4/Y                    -      PAD->Y  R     ICP             3  0.207   0.524    0.724  
  DI_I[4]                                     -      -       -     (net)           3      -       -        -  
  top_INST/g15057/Q                           -      AN->Q   R     NO2I1X1         2  0.049   0.264    0.988  
  top_INST/n_110                              -      -       -     (net)           2      -       -        -  
  top_INST/g15039/Q                           -      C->Q    R     AO21X1         13  0.410   0.561    1.550  
  top_INST/n_129                              -      -       -     (net)          13      -       -        -  
  top_INST/CPU_REGS_regs_hi_data_reg[9][4]/D  -      D       R     DFRQX1         13  0.853   0.008    1.550  
#-----------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------------------
# Timing Point                                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                             (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------
  CLK                                                -      CLK     R     (arrival)       1  0.200   0.000    5.200  
  CLK                                                -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y                            -      PAD->Y  R     ICP            73  0.200   0.000    5.200  
  CLK_I                                              -      -       -     (net)          73      -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST24/g12/Q  -      A->Q    R     AND2X1          8  0.200   0.000    5.200  
  top_INST/CPU_REGS_regs_hi_rc_gclk_2153             -      -       -     (net)           8      -       -        -  
  top_INST/CPU_REGS_regs_hi_data_reg[9][4]/C         -      C       R     DFRQX1          8  0.200   0.000    5.200  
#------------------------------------------------------------------------------------------------------------------
Path 40: MET (3.505 ns) Setup Check with Pin top_INST/CPU_REGS_regs_hi_data_reg[8][4]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) DI[4]
            Clock:(R) CLK
         Endpoint:(R) top_INST/CPU_REGS_regs_hi_data_reg[8][4]/D
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          5.200              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=          5.200              0.000
 
            Setup:-          0.145
    Required Time:=          5.055
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          1.350
            Slack:=          3.505
     Timing Path:

#-----------------------------------------------------------------------------------------------------------
# Timing Point                                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                      (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------
  DI[4]                                       -      DI[4]   R     (arrival)       1  0.207   0.000    0.200  
  DI[4]                                       -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_di_i_4/Y                    -      PAD->Y  R     ICP             3  0.207   0.524    0.724  
  DI_I[4]                                     -      -       -     (net)           3      -       -        -  
  top_INST/g15057/Q                           -      AN->Q   R     NO2I1X1         2  0.049   0.264    0.989  
  top_INST/n_110                              -      -       -     (net)           2      -       -        -  
  top_INST/g15039/Q                           -      C->Q    R     AO21X1         13  0.410   0.561    1.550  
  top_INST/n_129                              -      -       -     (net)          13      -       -        -  
  top_INST/CPU_REGS_regs_hi_data_reg[8][4]/D  -      D       R     DFRQX1         13  0.853   0.008    1.550  
#-----------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------------------
# Timing Point                                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                             (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------
  CLK                                                -      CLK     R     (arrival)       1  0.200   0.000    5.200  
  CLK                                                -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y                            -      PAD->Y  R     ICP            73  0.200   0.000    5.200  
  CLK_I                                              -      -       -     (net)          73      -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST23/g12/Q  -      A->Q    R     AND2X1          8  0.200   0.000    5.200  
  top_INST/CPU_REGS_regs_hi_rc_gclk_2151             -      -       -     (net)           8      -       -        -  
  top_INST/CPU_REGS_regs_hi_data_reg[8][4]/C         -      C       R     DFRQX1          8  0.200   0.000    5.200  
#------------------------------------------------------------------------------------------------------------------
Path 41: MET (3.505 ns) Setup Check with Pin top_INST/CPU_REGS_regs_hi_data_reg[12][4]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) DI[4]
            Clock:(R) CLK
         Endpoint:(R) top_INST/CPU_REGS_regs_hi_data_reg[12][4]/D
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          5.200              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=          5.200              0.000
 
            Setup:-          0.145
    Required Time:=          5.055
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          1.350
            Slack:=          3.505
     Timing Path:

#------------------------------------------------------------------------------------------------------------
# Timing Point                                 Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                       (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------
  DI[4]                                        -      DI[4]   R     (arrival)       1  0.207   0.000    0.200  
  DI[4]                                        -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_di_i_4/Y                     -      PAD->Y  R     ICP             3  0.207   0.524    0.724  
  DI_I[4]                                      -      -       -     (net)           3      -       -        -  
  top_INST/g15057/Q                            -      AN->Q   R     NO2I1X1         2  0.049   0.264    0.988  
  top_INST/n_110                               -      -       -     (net)           2      -       -        -  
  top_INST/g15039/Q                            -      C->Q    R     AO21X1         13  0.410   0.561    1.550  
  top_INST/n_129                               -      -       -     (net)          13      -       -        -  
  top_INST/CPU_REGS_regs_hi_data_reg[12][4]/D  -      D       R     DFRQX1         13  0.853   0.008    1.550  
#------------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------------------
# Timing Point                                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                             (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------
  CLK                                                -      CLK     R     (arrival)       1  0.200   0.000    5.200  
  CLK                                                -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y                            -      PAD->Y  R     ICP            73  0.200   0.000    5.200  
  CLK_I                                              -      -       -     (net)          73      -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST13/g12/Q  -      A->Q    R     AND2X1          8  0.200   0.000    5.200  
  top_INST/CPU_REGS_regs_hi_rc_gclk_2131             -      -       -     (net)           8      -       -        -  
  top_INST/CPU_REGS_regs_hi_data_reg[12][4]/C        -      C       R     DFRQX1          8  0.200   0.000    5.200  
#------------------------------------------------------------------------------------------------------------------
Path 42: MET (3.506 ns) Setup Check with Pin top_INST/CPU_REGS_regs_hi_data_reg[5][4]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) DI[4]
            Clock:(R) CLK
         Endpoint:(R) top_INST/CPU_REGS_regs_hi_data_reg[5][4]/D
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          5.200              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=          5.200              0.000
 
            Setup:-          0.145
    Required Time:=          5.055
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          1.349
            Slack:=          3.506
     Timing Path:

#-----------------------------------------------------------------------------------------------------------
# Timing Point                                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                      (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------
  DI[4]                                       -      DI[4]   R     (arrival)       1  0.207   0.000    0.200  
  DI[4]                                       -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_di_i_4/Y                    -      PAD->Y  R     ICP             3  0.207   0.524    0.724  
  DI_I[4]                                     -      -       -     (net)           3      -       -        -  
  top_INST/g15057/Q                           -      AN->Q   R     NO2I1X1         2  0.049   0.264    0.989  
  top_INST/n_110                              -      -       -     (net)           2      -       -        -  
  top_INST/g15039/Q                           -      C->Q    R     AO21X1         13  0.410   0.561    1.549  
  top_INST/n_129                              -      -       -     (net)          13      -       -        -  
  top_INST/CPU_REGS_regs_hi_data_reg[5][4]/D  -      D       R     DFRQX1         13  0.853   0.007    1.549  
#-----------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------------------
# Timing Point                                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                             (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------
  CLK                                                -      CLK     R     (arrival)       1  0.200   0.000    5.200  
  CLK                                                -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y                            -      PAD->Y  R     ICP            73  0.200   0.000    5.200  
  CLK_I                                              -      -       -     (net)          73      -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST18/g12/Q  -      A->Q    R     AND2X1          8  0.200   0.000    5.200  
  top_INST/CPU_REGS_regs_hi_rc_gclk_2141             -      -       -     (net)           8      -       -        -  
  top_INST/CPU_REGS_regs_hi_data_reg[5][4]/C         -      C       R     DFRQX1          8  0.200   0.000    5.200  
#------------------------------------------------------------------------------------------------------------------
Path 43: MET (3.506 ns) Setup Check with Pin top_INST/CPU_REGS_regs_hi_data_reg[7][4]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) DI[4]
            Clock:(R) CLK
         Endpoint:(R) top_INST/CPU_REGS_regs_hi_data_reg[7][4]/D
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          5.200              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=          5.200              0.000
 
            Setup:-          0.145
    Required Time:=          5.055
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          1.349
            Slack:=          3.506
     Timing Path:

#-----------------------------------------------------------------------------------------------------------
# Timing Point                                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                      (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------
  DI[4]                                       -      DI[4]   R     (arrival)       1  0.207   0.000    0.200  
  DI[4]                                       -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_di_i_4/Y                    -      PAD->Y  R     ICP             3  0.207   0.524    0.724  
  DI_I[4]                                     -      -       -     (net)           3      -       -        -  
  top_INST/g15057/Q                           -      AN->Q   R     NO2I1X1         2  0.049   0.264    0.989  
  top_INST/n_110                              -      -       -     (net)           2      -       -        -  
  top_INST/g15039/Q                           -      C->Q    R     AO21X1         13  0.410   0.561    1.549  
  top_INST/n_129                              -      -       -     (net)          13      -       -        -  
  top_INST/CPU_REGS_regs_hi_data_reg[7][4]/D  -      D       R     DFRQX1         13  0.853   0.007    1.549  
#-----------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------------------
# Timing Point                                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                             (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------
  CLK                                                -      CLK     R     (arrival)       1  0.200   0.000    5.200  
  CLK                                                -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y                            -      PAD->Y  R     ICP            73  0.200   0.000    5.200  
  CLK_I                                              -      -       -     (net)          73      -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST22/g12/Q  -      A->Q    R     AND2X1          8  0.200   0.000    5.200  
  top_INST/CPU_REGS_regs_hi_rc_gclk_2149             -      -       -     (net)           8      -       -        -  
  top_INST/CPU_REGS_regs_hi_data_reg[7][4]/C         -      C       R     DFRQX1          8  0.200   0.000    5.200  
#------------------------------------------------------------------------------------------------------------------
Path 44: MET (3.506 ns) Setup Check with Pin top_INST/CPU_REGS_regs_hi_data_reg[3][4]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) DI[4]
            Clock:(R) CLK
         Endpoint:(R) top_INST/CPU_REGS_regs_hi_data_reg[3][4]/D
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          5.200              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=          5.200              0.000
 
            Setup:-          0.145
    Required Time:=          5.055
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          1.349
            Slack:=          3.506
     Timing Path:

#-----------------------------------------------------------------------------------------------------------
# Timing Point                                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                      (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------
  DI[4]                                       -      DI[4]   R     (arrival)       1  0.207   0.000    0.200  
  DI[4]                                       -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_di_i_4/Y                    -      PAD->Y  R     ICP             3  0.207   0.524    0.724  
  DI_I[4]                                     -      -       -     (net)           3      -       -        -  
  top_INST/g15057/Q                           -      AN->Q   R     NO2I1X1         2  0.049   0.264    0.989  
  top_INST/n_110                              -      -       -     (net)           2      -       -        -  
  top_INST/g15039/Q                           -      C->Q    R     AO21X1         13  0.410   0.561    1.549  
  top_INST/n_129                              -      -       -     (net)          13      -       -        -  
  top_INST/CPU_REGS_regs_hi_data_reg[3][4]/D  -      D       R     DFRQX1         13  0.853   0.007    1.549  
#-----------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------------------
# Timing Point                                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                             (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------
  CLK                                                -      CLK     R     (arrival)       1  0.200   0.000    5.200  
  CLK                                                -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y                            -      PAD->Y  R     ICP            73  0.200   0.000    5.200  
  CLK_I                                              -      -       -     (net)          73      -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST15/g12/Q  -      A->Q    R     AND2X1          8  0.200   0.000    5.200  
  top_INST/CPU_REGS_regs_hi_rc_gclk_2135             -      -       -     (net)           8      -       -        -  
  top_INST/CPU_REGS_regs_hi_data_reg[3][4]/C         -      C       R     DFRQX1          8  0.200   0.000    5.200  
#------------------------------------------------------------------------------------------------------------------
Path 45: MET (3.506 ns) Setup Check with Pin top_INST/CPU_REGS_regs_hi_data_reg[6][4]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) DI[4]
            Clock:(R) CLK
         Endpoint:(R) top_INST/CPU_REGS_regs_hi_data_reg[6][4]/D
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          5.200              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=          5.200              0.000
 
            Setup:-          0.145
    Required Time:=          5.055
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          1.349
            Slack:=          3.506
     Timing Path:

#-----------------------------------------------------------------------------------------------------------
# Timing Point                                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                      (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------
  DI[4]                                       -      DI[4]   R     (arrival)       1  0.207   0.000    0.200  
  DI[4]                                       -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_di_i_4/Y                    -      PAD->Y  R     ICP             3  0.207   0.524    0.724  
  DI_I[4]                                     -      -       -     (net)           3      -       -        -  
  top_INST/g15057/Q                           -      AN->Q   R     NO2I1X1         2  0.049   0.264    0.988  
  top_INST/n_110                              -      -       -     (net)           2      -       -        -  
  top_INST/g15039/Q                           -      C->Q    R     AO21X1         13  0.410   0.560    1.549  
  top_INST/n_129                              -      -       -     (net)          13      -       -        -  
  top_INST/CPU_REGS_regs_hi_data_reg[6][4]/D  -      D       R     DFRQX1         13  0.853   0.007    1.549  
#-----------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------------------
# Timing Point                                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                             (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------
  CLK                                                -      CLK     R     (arrival)       1  0.200   0.000    5.200  
  CLK                                                -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y                            -      PAD->Y  R     ICP            73  0.200   0.000    5.200  
  CLK_I                                              -      -       -     (net)          73      -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST19/g12/Q  -      A->Q    R     AND2X1          8  0.200   0.000    5.200  
  top_INST/CPU_REGS_regs_hi_rc_gclk_2143             -      -       -     (net)           8      -       -        -  
  top_INST/CPU_REGS_regs_hi_data_reg[6][4]/C         -      C       R     DFRQX1          8  0.200   0.000    5.200  
#------------------------------------------------------------------------------------------------------------------
Path 46: MET (3.506 ns) Setup Check with Pin top_INST/CPU_REGS_regs_hi_data_reg[2][4]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) DI[4]
            Clock:(R) CLK
         Endpoint:(R) top_INST/CPU_REGS_regs_hi_data_reg[2][4]/D
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          5.200              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=          5.200              0.000
 
            Setup:-          0.145
    Required Time:=          5.055
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          1.349
            Slack:=          3.506
     Timing Path:

#-----------------------------------------------------------------------------------------------------------
# Timing Point                                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                      (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------
  DI[4]                                       -      DI[4]   R     (arrival)       1  0.207   0.000    0.200  
  DI[4]                                       -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_di_i_4/Y                    -      PAD->Y  R     ICP             3  0.207   0.524    0.724  
  DI_I[4]                                     -      -       -     (net)           3      -       -        -  
  top_INST/g15057/Q                           -      AN->Q   R     NO2I1X1         2  0.049   0.264    0.989  
  top_INST/n_110                              -      -       -     (net)           2      -       -        -  
  top_INST/g15039/Q                           -      C->Q    R     AO21X1         13  0.410   0.560    1.549  
  top_INST/n_129                              -      -       -     (net)          13      -       -        -  
  top_INST/CPU_REGS_regs_hi_data_reg[2][4]/D  -      D       R     DFRQX1         13  0.853   0.007    1.549  
#-----------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------------------
# Timing Point                                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                             (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------
  CLK                                                -      CLK     R     (arrival)       1  0.200   0.000    5.200  
  CLK                                                -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y                            -      PAD->Y  R     ICP            73  0.200   0.000    5.200  
  CLK_I                                              -      -       -     (net)          73      -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST14/g12/Q  -      A->Q    R     AND2X1          8  0.200   0.000    5.200  
  top_INST/CPU_REGS_regs_hi_rc_gclk_2133             -      -       -     (net)           8      -       -        -  
  top_INST/CPU_REGS_regs_hi_data_reg[2][4]/C         -      C       R     DFRQX1          8  0.200   0.000    5.200  
#------------------------------------------------------------------------------------------------------------------
Path 47: MET (3.506 ns) Setup Check with Pin top_INST/CPU_REGS_regs_hi_data_reg[1][4]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) DI[4]
            Clock:(R) CLK
         Endpoint:(R) top_INST/CPU_REGS_regs_hi_data_reg[1][4]/D
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          5.200              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=          5.200              0.000
 
            Setup:-          0.145
    Required Time:=          5.055
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          1.349
            Slack:=          3.506
     Timing Path:

#-----------------------------------------------------------------------------------------------------------
# Timing Point                                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                      (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------
  DI[4]                                       -      DI[4]   R     (arrival)       1  0.207   0.000    0.200  
  DI[4]                                       -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_di_i_4/Y                    -      PAD->Y  R     ICP             3  0.207   0.524    0.724  
  DI_I[4]                                     -      -       -     (net)           3      -       -        -  
  top_INST/g15057/Q                           -      AN->Q   R     NO2I1X1         2  0.049   0.264    0.988  
  top_INST/n_110                              -      -       -     (net)           2      -       -        -  
  top_INST/g15039/Q                           -      C->Q    R     AO21X1         13  0.410   0.560    1.549  
  top_INST/n_129                              -      -       -     (net)          13      -       -        -  
  top_INST/CPU_REGS_regs_hi_data_reg[1][4]/D  -      D       R     DFRQX1         13  0.853   0.007    1.549  
#-----------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------------------
# Timing Point                                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                             (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------
  CLK                                                -      CLK     R     (arrival)       1  0.200   0.000    5.200  
  CLK                                                -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y                            -      PAD->Y  R     ICP            73  0.200   0.000    5.200  
  CLK_I                                              -      -       -     (net)          73      -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST26/g12/Q  -      A->Q    R     AND2X1          8  0.200   0.000    5.200  
  top_INST/CPU_REGS_regs_hi_rc_gclk_2157             -      -       -     (net)           8      -       -        -  
  top_INST/CPU_REGS_regs_hi_data_reg[1][4]/C         -      C       R     DFRQX1          8  0.200   0.000    5.200  
#------------------------------------------------------------------------------------------------------------------
Path 48: MET (3.507 ns) Setup Check with Pin top_INST/CPU_REGS_regs_hi_data_reg[4][4]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) DI[4]
            Clock:(R) CLK
         Endpoint:(R) top_INST/CPU_REGS_regs_hi_data_reg[4][4]/D
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          5.200              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=          5.200              0.000
 
            Setup:-          0.145
    Required Time:=          5.055
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          1.348
            Slack:=          3.507
     Timing Path:

#-----------------------------------------------------------------------------------------------------------
# Timing Point                                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                      (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------
  DI[4]                                       -      DI[4]   R     (arrival)       1  0.207   0.000    0.200  
  DI[4]                                       -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_di_i_4/Y                    -      PAD->Y  R     ICP             3  0.207   0.524    0.724  
  DI_I[4]                                     -      -       -     (net)           3      -       -        -  
  top_INST/g15057/Q                           -      AN->Q   R     NO2I1X1         2  0.049   0.264    0.989  
  top_INST/n_110                              -      -       -     (net)           2      -       -        -  
  top_INST/g15039/Q                           -      C->Q    R     AO21X1         13  0.410   0.560    1.548  
  top_INST/n_129                              -      -       -     (net)          13      -       -        -  
  top_INST/CPU_REGS_regs_hi_data_reg[4][4]/D  -      D       R     DFRQX1         13  0.853   0.007    1.548  
#-----------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------------------
# Timing Point                                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                             (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------
  CLK                                                -      CLK     R     (arrival)       1  0.200   0.000    5.200  
  CLK                                                -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y                            -      PAD->Y  R     ICP            73  0.200   0.000    5.200  
  CLK_I                                              -      -       -     (net)          73      -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST17/g12/Q  -      A->Q    R     AND2X1          8  0.200   0.000    5.200  
  top_INST/CPU_REGS_regs_hi_rc_gclk_2139             -      -       -     (net)           8      -       -        -  
  top_INST/CPU_REGS_regs_hi_data_reg[4][4]/C         -      C       R     DFRQX1          8  0.200   0.000    5.200  
#------------------------------------------------------------------------------------------------------------------
Path 49: MET (3.507 ns) Setup Check with Pin top_INST/CPU_REGS_regs_hi_data_reg[0][4]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) DI[4]
            Clock:(R) CLK
         Endpoint:(R) top_INST/CPU_REGS_regs_hi_data_reg[0][4]/D
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          5.200              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=          5.200              0.000
 
            Setup:-          0.145
    Required Time:=          5.055
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          1.348
            Slack:=          3.507
     Timing Path:

#-----------------------------------------------------------------------------------------------------------
# Timing Point                                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                      (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------
  DI[4]                                       -      DI[4]   R     (arrival)       1  0.207   0.000    0.200  
  DI[4]                                       -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_di_i_4/Y                    -      PAD->Y  R     ICP             3  0.207   0.524    0.724  
  DI_I[4]                                     -      -       -     (net)           3      -       -        -  
  top_INST/g15057/Q                           -      AN->Q   R     NO2I1X1         2  0.049   0.264    0.989  
  top_INST/n_110                              -      -       -     (net)           2      -       -        -  
  top_INST/g15039/Q                           -      C->Q    R     AO21X1         13  0.410   0.559    1.548  
  top_INST/n_129                              -      -       -     (net)          13      -       -        -  
  top_INST/CPU_REGS_regs_hi_data_reg[0][4]/D  -      D       R     DFRQX1         13  0.853   0.006    1.548  
#-----------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------------------
# Timing Point                                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                             (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------
  CLK                                                -      CLK     R     (arrival)       1  0.200   0.000    5.200  
  CLK                                                -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y                            -      PAD->Y  R     ICP            73  0.200   0.000    5.200  
  CLK_I                                              -      -       -     (net)          73      -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST11/g12/Q  -      A->Q    R     AND2X1          8  0.200   0.000    5.200  
  top_INST/CPU_REGS_regs_hi_rc_gclk                  -      -       -     (net)           8      -       -        -  
  top_INST/CPU_REGS_regs_hi_data_reg[0][4]/C         -      C       R     DFRQX1          8  0.200   0.000    5.200  
#------------------------------------------------------------------------------------------------------------------
Path 50: MET (3.523 ns) Setup Check with Pin top_INST/CPU_REGS_regs_hi_data_reg[5][5]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) DI[5]
            Clock:(R) CLK
         Endpoint:(R) top_INST/CPU_REGS_regs_hi_data_reg[5][5]/D
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          5.200              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=          5.200              0.000
 
            Setup:-          0.145
    Required Time:=          5.055
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          1.331
            Slack:=          3.523
     Timing Path:

#-----------------------------------------------------------------------------------------------------------
# Timing Point                                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                      (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------
  DI[5]                                       -      DI[5]   R     (arrival)       1  0.207   0.000    0.200  
  DI[5]                                       -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_di_i_5/Y                    -      PAD->Y  R     ICP             3  0.207   0.524    0.724  
  DI_I[5]                                     -      -       -     (net)           3      -       -        -  
  top_INST/g15058/Q                           -      AN->Q   R     NO2I1X1         2  0.049   0.242    0.966  
  top_INST/n_109                              -      -       -     (net)           2      -       -        -  
  top_INST/g15033/Q                           -      C->Q    R     AO21X1         13  0.372   0.566    1.531  
  top_INST/n_135                              -      -       -     (net)          13      -       -        -  
  top_INST/CPU_REGS_regs_hi_data_reg[5][5]/D  -      D       R     DFRQX1         13  0.863   0.012    1.531  
#-----------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------------------
# Timing Point                                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                             (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------
  CLK                                                -      CLK     R     (arrival)       1  0.200   0.000    5.200  
  CLK                                                -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y                            -      PAD->Y  R     ICP            73  0.200   0.000    5.200  
  CLK_I                                              -      -       -     (net)          73      -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST18/g12/Q  -      A->Q    R     AND2X1          8  0.200   0.000    5.200  
  top_INST/CPU_REGS_regs_hi_rc_gclk_2141             -      -       -     (net)           8      -       -        -  
  top_INST/CPU_REGS_regs_hi_data_reg[5][5]/C         -      C       R     DFRQX1          8  0.200   0.000    5.200  
#------------------------------------------------------------------------------------------------------------------

