INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Matthew/SkyDrive/_school/spring 2017 UF/EEL4720 09BC Reconfig/project/EEL4720-Neural-Network-Project/test_projects/wrapper/wrapper.srcs/sources_1/new/config_pkg.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Matthew/SkyDrive/_school/spring 2017 UF/EEL4720 09BC Reconfig/project/EEL4720-Neural-Network-Project/test_projects/wrapper/wrapper.ip_user_files/ipstatic/work/src/fixed_float_types_c.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Matthew/SkyDrive/_school/spring 2017 UF/EEL4720 09BC Reconfig/project/EEL4720-Neural-Network-Project/test_projects/wrapper/wrapper.ip_user_files/ipstatic/work/src/fixed_pkg_c.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Matthew/SkyDrive/_school/spring 2017 UF/EEL4720 09BC Reconfig/project/EEL4720-Neural-Network-Project/test_projects/wrapper/wrapper.ip_user_files/ipstatic/work/src/heap_arr_pkg.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Matthew/SkyDrive/_school/spring 2017 UF/EEL4720 09BC Reconfig/project/EEL4720-Neural-Network-Project/test_projects/wrapper/wrapper.ip_user_files/ipstatic/work/src/absfixed.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity absfixed
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Matthew/SkyDrive/_school/spring 2017 UF/EEL4720 09BC Reconfig/project/EEL4720-Neural-Network-Project/test_projects/wrapper/wrapper.ip_user_files/ipstatic/work/src/MAC.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MAC
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Matthew/SkyDrive/_school/spring 2017 UF/EEL4720 09BC Reconfig/project/EEL4720-Neural-Network-Project/test_projects/wrapper/wrapper.ip_user_files/ipstatic/work/src/sigmablock.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sigmablock
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Matthew/SkyDrive/_school/spring 2017 UF/EEL4720 09BC Reconfig/project/EEL4720-Neural-Network-Project/test_projects/wrapper/wrapper.ip_user_files/ipstatic/work/src/neuron.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity neuron
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Matthew/SkyDrive/_school/spring 2017 UF/EEL4720 09BC Reconfig/project/EEL4720-Neural-Network-Project/test_projects/wrapper/wrapper.ip_user_files/ipstatic/work/src/neural_layer.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity neural_layer
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Matthew/SkyDrive/_school/spring 2017 UF/EEL4720 09BC Reconfig/project/EEL4720-Neural-Network-Project/test_projects/wrapper/wrapper.ip_user_files/ipstatic/work/src/hidden_layer.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity hidden_layer
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Matthew/SkyDrive/_school/spring 2017 UF/EEL4720 09BC Reconfig/project/EEL4720-Neural-Network-Project/test_projects/wrapper/wrapper.ip_user_files/ipstatic/work/src/neural_network.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity neural_network
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Matthew/SkyDrive/_school/spring 2017 UF/EEL4720 09BC Reconfig/project/EEL4720-Neural-Network-Project/test_projects/wrapper/wrapper.ip_user_files/ipstatic/work/src/neural_network_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity neural_network_top
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Matthew/SkyDrive/_school/spring 2017 UF/EEL4720 09BC Reconfig/project/EEL4720-Neural-Network-Project/test_projects/wrapper/wrapper.ip_user_files/ipstatic/work/src/nn_wrapper.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity nn_wrapper
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Matthew/SkyDrive/_school/spring 2017 UF/EEL4720 09BC Reconfig/project/EEL4720-Neural-Network-Project/test_projects/wrapper/wrapper.srcs/sources_1/ip/nn_wrapper_0/sim/nn_wrapper_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity nn_wrapper_0
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Matthew/SkyDrive/_school/spring 2017 UF/EEL4720 09BC Reconfig/project/EEL4720-Neural-Network-Project/test_projects/wrapper/wrapper.srcs/sources_1/ip/dbl_mem_0/src/design_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity design_1
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Matthew/SkyDrive/_school/spring 2017 UF/EEL4720 09BC Reconfig/project/EEL4720-Neural-Network-Project/test_projects/wrapper/wrapper.srcs/sources_1/ip/dbl_mem_0/src/mux_2_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mux_2_1
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Matthew/SkyDrive/_school/spring 2017 UF/EEL4720 09BC Reconfig/project/EEL4720-Neural-Network-Project/test_projects/wrapper/wrapper.srcs/sources_1/ip/dbl_mem_0/src/dblbufswitch.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity dblbufswitch
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Matthew/SkyDrive/_school/spring 2017 UF/EEL4720 09BC Reconfig/project/EEL4720-Neural-Network-Project/test_projects/wrapper/wrapper.srcs/sources_1/ip/dbl_mem_0/src/design_1_wrapper.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity design_1_wrapper
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Matthew/SkyDrive/_school/spring 2017 UF/EEL4720 09BC Reconfig/project/EEL4720-Neural-Network-Project/test_projects/wrapper/wrapper.srcs/sources_1/ip/dbl_mem_0/src/dbl_mem_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity dbl_mem_top
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Matthew/SkyDrive/_school/spring 2017 UF/EEL4720 09BC Reconfig/project/EEL4720-Neural-Network-Project/test_projects/wrapper/wrapper.srcs/sources_1/ip/dbl_mem_0/sim/dbl_mem_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity dbl_mem_0
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Matthew/SkyDrive/_school/spring 2017 UF/EEL4720 09BC Reconfig/project/EEL4720-Neural-Network-Project/test_projects/wrapper/wrapper.srcs/sources_1/new/mem_map.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mem_map
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Matthew/SkyDrive/_school/spring 2017 UF/EEL4720 09BC Reconfig/project/EEL4720-Neural-Network-Project/test_projects/wrapper/wrapper.srcs/sources_1/new/user_app.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity user_app
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Matthew/SkyDrive/_school/spring 2017 UF/EEL4720 09BC Reconfig/project/EEL4720-Neural-Network-Project/test_projects/wrapper/wrapper.srcs/sim_1/new/user_app_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity user_app_tb
