{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1708466981082 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1708466981082 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Feb 20 19:09:41 2024 " "Processing started: Tue Feb 20 19:09:41 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1708466981082 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708466981082 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CNN2FPGAVHDL -c CNN2FPGAVHDL " "Command: quartus_map --read_settings_files=on --write_settings_files=off CNN2FPGAVHDL -c CNN2FPGAVHDL" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708466981082 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1708466981772 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1708466981772 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cnn2fpgavhdl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cnn2fpgavhdl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CNN2FPGAVHDL-arc " "Found design unit 1: CNN2FPGAVHDL-arc" {  } { { "CNN2FPGAVHDL.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/CNN2FPGAVHDL.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708466987659 ""} { "Info" "ISGN_ENTITY_NAME" "1 CNN2FPGAVHDL " "Found entity 1: CNN2FPGAVHDL" {  } { { "CNN2FPGAVHDL.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/CNN2FPGAVHDL.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708466987659 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708466987659 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplicator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file multiplicator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 multiplicator-arc " "Found design unit 1: multiplicator-arc" {  } { { "multiplicator.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/multiplicator.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708466987663 ""} { "Info" "ISGN_ENTITY_NAME" "1 multiplicator " "Found entity 1: multiplicator" {  } { { "multiplicator.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/multiplicator.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708466987663 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708466987663 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder_9in.vhd 2 1 " "Found 2 design units, including 1 entities, in source file adder_9in.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Adder_9in-arc " "Found design unit 1: Adder_9in-arc" {  } { { "Adder_9in.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/Adder_9in.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708466987666 ""} { "Info" "ISGN_ENTITY_NAME" "1 Adder_9in " "Found entity 1: Adder_9in" {  } { { "Adder_9in.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/Adder_9in.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708466987666 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708466987666 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplexer_9.vhd 2 1 " "Found 2 design units, including 1 entities, in source file multiplexer_9.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Multiplexer_9-arc " "Found design unit 1: Multiplexer_9-arc" {  } { { "Multiplexer_9.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/Multiplexer_9.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708466987669 ""} { "Info" "ISGN_ENTITY_NAME" "1 Multiplexer_9 " "Found entity 1: Multiplexer_9" {  } { { "Multiplexer_9.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/Multiplexer_9.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708466987669 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708466987669 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "convolutionallayerim4x4k2x2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file convolutionallayerim4x4k2x2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ConvolutionalLayerIm4x4K2x2-arc " "Found design unit 1: ConvolutionalLayerIm4x4K2x2-arc" {  } { { "ConvolutionalLayerIm4x4K2x2.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/ConvolutionalLayerIm4x4K2x2.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708466987673 ""} { "Info" "ISGN_ENTITY_NAME" "1 ConvolutionalLayerIm4x4K2x2 " "Found entity 1: ConvolutionalLayerIm4x4K2x2" {  } { { "ConvolutionalLayerIm4x4K2x2.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/ConvolutionalLayerIm4x4K2x2.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708466987673 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708466987673 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "switcher_9.vhd 2 1 " "Found 2 design units, including 1 entities, in source file switcher_9.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Switcher_9-arc " "Found design unit 1: Switcher_9-arc" {  } { { "Switcher_9.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/Switcher_9.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708466987676 ""} { "Info" "ISGN_ENTITY_NAME" "1 Switcher_9 " "Found entity 1: Switcher_9" {  } { { "Switcher_9.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/Switcher_9.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708466987676 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708466987676 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "matrixmultiplier_4px.vhd 2 1 " "Found 2 design units, including 1 entities, in source file matrixmultiplier_4px.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MatrixMultiplier_4px-arc " "Found design unit 1: MatrixMultiplier_4px-arc" {  } { { "MatrixMultiplier_4px.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/MatrixMultiplier_4px.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708466987679 ""} { "Info" "ISGN_ENTITY_NAME" "1 MatrixMultiplier_4px " "Found entity 1: MatrixMultiplier_4px" {  } { { "MatrixMultiplier_4px.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/MatrixMultiplier_4px.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708466987679 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708466987679 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder_4in.vhd 2 1 " "Found 2 design units, including 1 entities, in source file adder_4in.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Adder_4in-arc " "Found design unit 1: Adder_4in-arc" {  } { { "Adder_4in.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/Adder_4in.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708466987682 ""} { "Info" "ISGN_ENTITY_NAME" "1 Adder_4in " "Found entity 1: Adder_4in" {  } { { "Adder_4in.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/Adder_4in.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708466987682 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708466987682 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CNN2FPGAVHDL " "Elaborating entity \"CNN2FPGAVHDL\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1708466987750 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Multiplexer_9 Multiplexer_9:Multiplexer_9 " "Elaborating entity \"Multiplexer_9\" for hierarchy \"Multiplexer_9:Multiplexer_9\"" {  } { { "CNN2FPGAVHDL.vhd" "Multiplexer_9" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/CNN2FPGAVHDL.vhd" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708466987752 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "w_VALUE_0 Multiplexer_9.vhd(24) " "VHDL Signal Declaration warning at Multiplexer_9.vhd(24): used explicit default value for signal \"w_VALUE_0\" because signal was never assigned a value" {  } { { "Multiplexer_9.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/Multiplexer_9.vhd" 24 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1708466987758 "|CNN2FPGAVHDL|Multiplexer_9:Multiplexer_9"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "w_VALUE_1 Multiplexer_9.vhd(37) " "VHDL Process Statement warning at Multiplexer_9.vhd(37): inferring latch(es) for signal or variable \"w_VALUE_1\", which holds its previous value in one or more paths through the process" {  } { { "Multiplexer_9.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/Multiplexer_9.vhd" 37 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1708466987758 "|CNN2FPGAVHDL|Multiplexer_9:Multiplexer_9"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "w_VALUE_2 Multiplexer_9.vhd(37) " "VHDL Process Statement warning at Multiplexer_9.vhd(37): inferring latch(es) for signal or variable \"w_VALUE_2\", which holds its previous value in one or more paths through the process" {  } { { "Multiplexer_9.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/Multiplexer_9.vhd" 37 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1708466987758 "|CNN2FPGAVHDL|Multiplexer_9:Multiplexer_9"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "w_VALUE_3 Multiplexer_9.vhd(37) " "VHDL Process Statement warning at Multiplexer_9.vhd(37): inferring latch(es) for signal or variable \"w_VALUE_3\", which holds its previous value in one or more paths through the process" {  } { { "Multiplexer_9.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/Multiplexer_9.vhd" 37 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1708466987758 "|CNN2FPGAVHDL|Multiplexer_9:Multiplexer_9"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "w_VALUE_4 Multiplexer_9.vhd(37) " "VHDL Process Statement warning at Multiplexer_9.vhd(37): inferring latch(es) for signal or variable \"w_VALUE_4\", which holds its previous value in one or more paths through the process" {  } { { "Multiplexer_9.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/Multiplexer_9.vhd" 37 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1708466987758 "|CNN2FPGAVHDL|Multiplexer_9:Multiplexer_9"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "w_VALUE_5 Multiplexer_9.vhd(37) " "VHDL Process Statement warning at Multiplexer_9.vhd(37): inferring latch(es) for signal or variable \"w_VALUE_5\", which holds its previous value in one or more paths through the process" {  } { { "Multiplexer_9.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/Multiplexer_9.vhd" 37 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1708466987758 "|CNN2FPGAVHDL|Multiplexer_9:Multiplexer_9"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "w_VALUE_6 Multiplexer_9.vhd(37) " "VHDL Process Statement warning at Multiplexer_9.vhd(37): inferring latch(es) for signal or variable \"w_VALUE_6\", which holds its previous value in one or more paths through the process" {  } { { "Multiplexer_9.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/Multiplexer_9.vhd" 37 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1708466987758 "|CNN2FPGAVHDL|Multiplexer_9:Multiplexer_9"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "w_VALUE_7 Multiplexer_9.vhd(37) " "VHDL Process Statement warning at Multiplexer_9.vhd(37): inferring latch(es) for signal or variable \"w_VALUE_7\", which holds its previous value in one or more paths through the process" {  } { { "Multiplexer_9.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/Multiplexer_9.vhd" 37 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1708466987758 "|CNN2FPGAVHDL|Multiplexer_9:Multiplexer_9"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "w_VALUE_8 Multiplexer_9.vhd(37) " "VHDL Process Statement warning at Multiplexer_9.vhd(37): inferring latch(es) for signal or variable \"w_VALUE_8\", which holds its previous value in one or more paths through the process" {  } { { "Multiplexer_9.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/Multiplexer_9.vhd" 37 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1708466987758 "|CNN2FPGAVHDL|Multiplexer_9:Multiplexer_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_VALUE_8\[0\] Multiplexer_9.vhd(37) " "Inferred latch for \"w_VALUE_8\[0\]\" at Multiplexer_9.vhd(37)" {  } { { "Multiplexer_9.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/Multiplexer_9.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1708466987758 "|CNN2FPGAVHDL|Multiplexer_9:Multiplexer_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_VALUE_8\[1\] Multiplexer_9.vhd(37) " "Inferred latch for \"w_VALUE_8\[1\]\" at Multiplexer_9.vhd(37)" {  } { { "Multiplexer_9.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/Multiplexer_9.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1708466987758 "|CNN2FPGAVHDL|Multiplexer_9:Multiplexer_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_VALUE_8\[2\] Multiplexer_9.vhd(37) " "Inferred latch for \"w_VALUE_8\[2\]\" at Multiplexer_9.vhd(37)" {  } { { "Multiplexer_9.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/Multiplexer_9.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1708466987758 "|CNN2FPGAVHDL|Multiplexer_9:Multiplexer_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_VALUE_8\[3\] Multiplexer_9.vhd(37) " "Inferred latch for \"w_VALUE_8\[3\]\" at Multiplexer_9.vhd(37)" {  } { { "Multiplexer_9.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/Multiplexer_9.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1708466987758 "|CNN2FPGAVHDL|Multiplexer_9:Multiplexer_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_VALUE_8\[4\] Multiplexer_9.vhd(37) " "Inferred latch for \"w_VALUE_8\[4\]\" at Multiplexer_9.vhd(37)" {  } { { "Multiplexer_9.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/Multiplexer_9.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1708466987758 "|CNN2FPGAVHDL|Multiplexer_9:Multiplexer_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_VALUE_8\[5\] Multiplexer_9.vhd(37) " "Inferred latch for \"w_VALUE_8\[5\]\" at Multiplexer_9.vhd(37)" {  } { { "Multiplexer_9.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/Multiplexer_9.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1708466987758 "|CNN2FPGAVHDL|Multiplexer_9:Multiplexer_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_VALUE_8\[6\] Multiplexer_9.vhd(37) " "Inferred latch for \"w_VALUE_8\[6\]\" at Multiplexer_9.vhd(37)" {  } { { "Multiplexer_9.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/Multiplexer_9.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1708466987758 "|CNN2FPGAVHDL|Multiplexer_9:Multiplexer_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_VALUE_8\[7\] Multiplexer_9.vhd(37) " "Inferred latch for \"w_VALUE_8\[7\]\" at Multiplexer_9.vhd(37)" {  } { { "Multiplexer_9.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/Multiplexer_9.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1708466987758 "|CNN2FPGAVHDL|Multiplexer_9:Multiplexer_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_VALUE_8\[8\] Multiplexer_9.vhd(37) " "Inferred latch for \"w_VALUE_8\[8\]\" at Multiplexer_9.vhd(37)" {  } { { "Multiplexer_9.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/Multiplexer_9.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1708466987758 "|CNN2FPGAVHDL|Multiplexer_9:Multiplexer_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_VALUE_8\[9\] Multiplexer_9.vhd(37) " "Inferred latch for \"w_VALUE_8\[9\]\" at Multiplexer_9.vhd(37)" {  } { { "Multiplexer_9.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/Multiplexer_9.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1708466987758 "|CNN2FPGAVHDL|Multiplexer_9:Multiplexer_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_VALUE_8\[10\] Multiplexer_9.vhd(37) " "Inferred latch for \"w_VALUE_8\[10\]\" at Multiplexer_9.vhd(37)" {  } { { "Multiplexer_9.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/Multiplexer_9.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1708466987758 "|CNN2FPGAVHDL|Multiplexer_9:Multiplexer_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_VALUE_8\[11\] Multiplexer_9.vhd(37) " "Inferred latch for \"w_VALUE_8\[11\]\" at Multiplexer_9.vhd(37)" {  } { { "Multiplexer_9.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/Multiplexer_9.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1708466987758 "|CNN2FPGAVHDL|Multiplexer_9:Multiplexer_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_VALUE_8\[12\] Multiplexer_9.vhd(37) " "Inferred latch for \"w_VALUE_8\[12\]\" at Multiplexer_9.vhd(37)" {  } { { "Multiplexer_9.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/Multiplexer_9.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1708466987758 "|CNN2FPGAVHDL|Multiplexer_9:Multiplexer_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_VALUE_8\[13\] Multiplexer_9.vhd(37) " "Inferred latch for \"w_VALUE_8\[13\]\" at Multiplexer_9.vhd(37)" {  } { { "Multiplexer_9.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/Multiplexer_9.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1708466987758 "|CNN2FPGAVHDL|Multiplexer_9:Multiplexer_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_VALUE_8\[14\] Multiplexer_9.vhd(37) " "Inferred latch for \"w_VALUE_8\[14\]\" at Multiplexer_9.vhd(37)" {  } { { "Multiplexer_9.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/Multiplexer_9.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1708466987758 "|CNN2FPGAVHDL|Multiplexer_9:Multiplexer_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_VALUE_8\[15\] Multiplexer_9.vhd(37) " "Inferred latch for \"w_VALUE_8\[15\]\" at Multiplexer_9.vhd(37)" {  } { { "Multiplexer_9.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/Multiplexer_9.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1708466987758 "|CNN2FPGAVHDL|Multiplexer_9:Multiplexer_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_VALUE_8\[16\] Multiplexer_9.vhd(37) " "Inferred latch for \"w_VALUE_8\[16\]\" at Multiplexer_9.vhd(37)" {  } { { "Multiplexer_9.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/Multiplexer_9.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1708466987758 "|CNN2FPGAVHDL|Multiplexer_9:Multiplexer_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_VALUE_8\[17\] Multiplexer_9.vhd(37) " "Inferred latch for \"w_VALUE_8\[17\]\" at Multiplexer_9.vhd(37)" {  } { { "Multiplexer_9.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/Multiplexer_9.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1708466987758 "|CNN2FPGAVHDL|Multiplexer_9:Multiplexer_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_VALUE_8\[18\] Multiplexer_9.vhd(37) " "Inferred latch for \"w_VALUE_8\[18\]\" at Multiplexer_9.vhd(37)" {  } { { "Multiplexer_9.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/Multiplexer_9.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1708466987758 "|CNN2FPGAVHDL|Multiplexer_9:Multiplexer_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_VALUE_8\[19\] Multiplexer_9.vhd(37) " "Inferred latch for \"w_VALUE_8\[19\]\" at Multiplexer_9.vhd(37)" {  } { { "Multiplexer_9.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/Multiplexer_9.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1708466987758 "|CNN2FPGAVHDL|Multiplexer_9:Multiplexer_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_VALUE_8\[20\] Multiplexer_9.vhd(37) " "Inferred latch for \"w_VALUE_8\[20\]\" at Multiplexer_9.vhd(37)" {  } { { "Multiplexer_9.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/Multiplexer_9.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1708466987758 "|CNN2FPGAVHDL|Multiplexer_9:Multiplexer_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_VALUE_8\[21\] Multiplexer_9.vhd(37) " "Inferred latch for \"w_VALUE_8\[21\]\" at Multiplexer_9.vhd(37)" {  } { { "Multiplexer_9.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/Multiplexer_9.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1708466987758 "|CNN2FPGAVHDL|Multiplexer_9:Multiplexer_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_VALUE_8\[22\] Multiplexer_9.vhd(37) " "Inferred latch for \"w_VALUE_8\[22\]\" at Multiplexer_9.vhd(37)" {  } { { "Multiplexer_9.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/Multiplexer_9.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1708466987758 "|CNN2FPGAVHDL|Multiplexer_9:Multiplexer_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_VALUE_8\[23\] Multiplexer_9.vhd(37) " "Inferred latch for \"w_VALUE_8\[23\]\" at Multiplexer_9.vhd(37)" {  } { { "Multiplexer_9.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/Multiplexer_9.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1708466987758 "|CNN2FPGAVHDL|Multiplexer_9:Multiplexer_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_VALUE_8\[24\] Multiplexer_9.vhd(37) " "Inferred latch for \"w_VALUE_8\[24\]\" at Multiplexer_9.vhd(37)" {  } { { "Multiplexer_9.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/Multiplexer_9.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1708466987758 "|CNN2FPGAVHDL|Multiplexer_9:Multiplexer_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_VALUE_8\[25\] Multiplexer_9.vhd(37) " "Inferred latch for \"w_VALUE_8\[25\]\" at Multiplexer_9.vhd(37)" {  } { { "Multiplexer_9.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/Multiplexer_9.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1708466987758 "|CNN2FPGAVHDL|Multiplexer_9:Multiplexer_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_VALUE_8\[26\] Multiplexer_9.vhd(37) " "Inferred latch for \"w_VALUE_8\[26\]\" at Multiplexer_9.vhd(37)" {  } { { "Multiplexer_9.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/Multiplexer_9.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1708466987758 "|CNN2FPGAVHDL|Multiplexer_9:Multiplexer_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_VALUE_8\[27\] Multiplexer_9.vhd(37) " "Inferred latch for \"w_VALUE_8\[27\]\" at Multiplexer_9.vhd(37)" {  } { { "Multiplexer_9.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/Multiplexer_9.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1708466987759 "|CNN2FPGAVHDL|Multiplexer_9:Multiplexer_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_VALUE_8\[28\] Multiplexer_9.vhd(37) " "Inferred latch for \"w_VALUE_8\[28\]\" at Multiplexer_9.vhd(37)" {  } { { "Multiplexer_9.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/Multiplexer_9.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1708466987759 "|CNN2FPGAVHDL|Multiplexer_9:Multiplexer_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_VALUE_8\[29\] Multiplexer_9.vhd(37) " "Inferred latch for \"w_VALUE_8\[29\]\" at Multiplexer_9.vhd(37)" {  } { { "Multiplexer_9.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/Multiplexer_9.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1708466987759 "|CNN2FPGAVHDL|Multiplexer_9:Multiplexer_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_VALUE_8\[30\] Multiplexer_9.vhd(37) " "Inferred latch for \"w_VALUE_8\[30\]\" at Multiplexer_9.vhd(37)" {  } { { "Multiplexer_9.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/Multiplexer_9.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1708466987759 "|CNN2FPGAVHDL|Multiplexer_9:Multiplexer_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_VALUE_8\[31\] Multiplexer_9.vhd(37) " "Inferred latch for \"w_VALUE_8\[31\]\" at Multiplexer_9.vhd(37)" {  } { { "Multiplexer_9.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/Multiplexer_9.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1708466987759 "|CNN2FPGAVHDL|Multiplexer_9:Multiplexer_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_VALUE_7\[0\] Multiplexer_9.vhd(37) " "Inferred latch for \"w_VALUE_7\[0\]\" at Multiplexer_9.vhd(37)" {  } { { "Multiplexer_9.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/Multiplexer_9.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1708466987759 "|CNN2FPGAVHDL|Multiplexer_9:Multiplexer_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_VALUE_7\[1\] Multiplexer_9.vhd(37) " "Inferred latch for \"w_VALUE_7\[1\]\" at Multiplexer_9.vhd(37)" {  } { { "Multiplexer_9.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/Multiplexer_9.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1708466987759 "|CNN2FPGAVHDL|Multiplexer_9:Multiplexer_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_VALUE_7\[2\] Multiplexer_9.vhd(37) " "Inferred latch for \"w_VALUE_7\[2\]\" at Multiplexer_9.vhd(37)" {  } { { "Multiplexer_9.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/Multiplexer_9.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1708466987759 "|CNN2FPGAVHDL|Multiplexer_9:Multiplexer_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_VALUE_7\[3\] Multiplexer_9.vhd(37) " "Inferred latch for \"w_VALUE_7\[3\]\" at Multiplexer_9.vhd(37)" {  } { { "Multiplexer_9.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/Multiplexer_9.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1708466987759 "|CNN2FPGAVHDL|Multiplexer_9:Multiplexer_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_VALUE_7\[4\] Multiplexer_9.vhd(37) " "Inferred latch for \"w_VALUE_7\[4\]\" at Multiplexer_9.vhd(37)" {  } { { "Multiplexer_9.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/Multiplexer_9.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1708466987759 "|CNN2FPGAVHDL|Multiplexer_9:Multiplexer_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_VALUE_7\[5\] Multiplexer_9.vhd(37) " "Inferred latch for \"w_VALUE_7\[5\]\" at Multiplexer_9.vhd(37)" {  } { { "Multiplexer_9.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/Multiplexer_9.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1708466987759 "|CNN2FPGAVHDL|Multiplexer_9:Multiplexer_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_VALUE_7\[6\] Multiplexer_9.vhd(37) " "Inferred latch for \"w_VALUE_7\[6\]\" at Multiplexer_9.vhd(37)" {  } { { "Multiplexer_9.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/Multiplexer_9.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1708466987759 "|CNN2FPGAVHDL|Multiplexer_9:Multiplexer_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_VALUE_7\[7\] Multiplexer_9.vhd(37) " "Inferred latch for \"w_VALUE_7\[7\]\" at Multiplexer_9.vhd(37)" {  } { { "Multiplexer_9.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/Multiplexer_9.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1708466987759 "|CNN2FPGAVHDL|Multiplexer_9:Multiplexer_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_VALUE_7\[8\] Multiplexer_9.vhd(37) " "Inferred latch for \"w_VALUE_7\[8\]\" at Multiplexer_9.vhd(37)" {  } { { "Multiplexer_9.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/Multiplexer_9.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1708466987759 "|CNN2FPGAVHDL|Multiplexer_9:Multiplexer_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_VALUE_7\[9\] Multiplexer_9.vhd(37) " "Inferred latch for \"w_VALUE_7\[9\]\" at Multiplexer_9.vhd(37)" {  } { { "Multiplexer_9.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/Multiplexer_9.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1708466987759 "|CNN2FPGAVHDL|Multiplexer_9:Multiplexer_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_VALUE_7\[10\] Multiplexer_9.vhd(37) " "Inferred latch for \"w_VALUE_7\[10\]\" at Multiplexer_9.vhd(37)" {  } { { "Multiplexer_9.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/Multiplexer_9.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1708466987759 "|CNN2FPGAVHDL|Multiplexer_9:Multiplexer_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_VALUE_7\[11\] Multiplexer_9.vhd(37) " "Inferred latch for \"w_VALUE_7\[11\]\" at Multiplexer_9.vhd(37)" {  } { { "Multiplexer_9.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/Multiplexer_9.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1708466987759 "|CNN2FPGAVHDL|Multiplexer_9:Multiplexer_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_VALUE_7\[12\] Multiplexer_9.vhd(37) " "Inferred latch for \"w_VALUE_7\[12\]\" at Multiplexer_9.vhd(37)" {  } { { "Multiplexer_9.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/Multiplexer_9.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1708466987759 "|CNN2FPGAVHDL|Multiplexer_9:Multiplexer_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_VALUE_7\[13\] Multiplexer_9.vhd(37) " "Inferred latch for \"w_VALUE_7\[13\]\" at Multiplexer_9.vhd(37)" {  } { { "Multiplexer_9.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/Multiplexer_9.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1708466987759 "|CNN2FPGAVHDL|Multiplexer_9:Multiplexer_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_VALUE_7\[14\] Multiplexer_9.vhd(37) " "Inferred latch for \"w_VALUE_7\[14\]\" at Multiplexer_9.vhd(37)" {  } { { "Multiplexer_9.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/Multiplexer_9.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1708466987759 "|CNN2FPGAVHDL|Multiplexer_9:Multiplexer_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_VALUE_7\[15\] Multiplexer_9.vhd(37) " "Inferred latch for \"w_VALUE_7\[15\]\" at Multiplexer_9.vhd(37)" {  } { { "Multiplexer_9.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/Multiplexer_9.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1708466987759 "|CNN2FPGAVHDL|Multiplexer_9:Multiplexer_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_VALUE_7\[16\] Multiplexer_9.vhd(37) " "Inferred latch for \"w_VALUE_7\[16\]\" at Multiplexer_9.vhd(37)" {  } { { "Multiplexer_9.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/Multiplexer_9.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1708466987759 "|CNN2FPGAVHDL|Multiplexer_9:Multiplexer_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_VALUE_7\[17\] Multiplexer_9.vhd(37) " "Inferred latch for \"w_VALUE_7\[17\]\" at Multiplexer_9.vhd(37)" {  } { { "Multiplexer_9.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/Multiplexer_9.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1708466987759 "|CNN2FPGAVHDL|Multiplexer_9:Multiplexer_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_VALUE_7\[18\] Multiplexer_9.vhd(37) " "Inferred latch for \"w_VALUE_7\[18\]\" at Multiplexer_9.vhd(37)" {  } { { "Multiplexer_9.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/Multiplexer_9.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1708466987759 "|CNN2FPGAVHDL|Multiplexer_9:Multiplexer_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_VALUE_7\[19\] Multiplexer_9.vhd(37) " "Inferred latch for \"w_VALUE_7\[19\]\" at Multiplexer_9.vhd(37)" {  } { { "Multiplexer_9.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/Multiplexer_9.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1708466987759 "|CNN2FPGAVHDL|Multiplexer_9:Multiplexer_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_VALUE_7\[20\] Multiplexer_9.vhd(37) " "Inferred latch for \"w_VALUE_7\[20\]\" at Multiplexer_9.vhd(37)" {  } { { "Multiplexer_9.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/Multiplexer_9.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1708466987759 "|CNN2FPGAVHDL|Multiplexer_9:Multiplexer_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_VALUE_7\[21\] Multiplexer_9.vhd(37) " "Inferred latch for \"w_VALUE_7\[21\]\" at Multiplexer_9.vhd(37)" {  } { { "Multiplexer_9.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/Multiplexer_9.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1708466987759 "|CNN2FPGAVHDL|Multiplexer_9:Multiplexer_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_VALUE_7\[22\] Multiplexer_9.vhd(37) " "Inferred latch for \"w_VALUE_7\[22\]\" at Multiplexer_9.vhd(37)" {  } { { "Multiplexer_9.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/Multiplexer_9.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1708466987759 "|CNN2FPGAVHDL|Multiplexer_9:Multiplexer_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_VALUE_7\[23\] Multiplexer_9.vhd(37) " "Inferred latch for \"w_VALUE_7\[23\]\" at Multiplexer_9.vhd(37)" {  } { { "Multiplexer_9.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/Multiplexer_9.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1708466987759 "|CNN2FPGAVHDL|Multiplexer_9:Multiplexer_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_VALUE_7\[24\] Multiplexer_9.vhd(37) " "Inferred latch for \"w_VALUE_7\[24\]\" at Multiplexer_9.vhd(37)" {  } { { "Multiplexer_9.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/Multiplexer_9.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1708466987759 "|CNN2FPGAVHDL|Multiplexer_9:Multiplexer_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_VALUE_7\[25\] Multiplexer_9.vhd(37) " "Inferred latch for \"w_VALUE_7\[25\]\" at Multiplexer_9.vhd(37)" {  } { { "Multiplexer_9.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/Multiplexer_9.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1708466987759 "|CNN2FPGAVHDL|Multiplexer_9:Multiplexer_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_VALUE_7\[26\] Multiplexer_9.vhd(37) " "Inferred latch for \"w_VALUE_7\[26\]\" at Multiplexer_9.vhd(37)" {  } { { "Multiplexer_9.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/Multiplexer_9.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1708466987759 "|CNN2FPGAVHDL|Multiplexer_9:Multiplexer_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_VALUE_7\[27\] Multiplexer_9.vhd(37) " "Inferred latch for \"w_VALUE_7\[27\]\" at Multiplexer_9.vhd(37)" {  } { { "Multiplexer_9.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/Multiplexer_9.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1708466987759 "|CNN2FPGAVHDL|Multiplexer_9:Multiplexer_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_VALUE_7\[28\] Multiplexer_9.vhd(37) " "Inferred latch for \"w_VALUE_7\[28\]\" at Multiplexer_9.vhd(37)" {  } { { "Multiplexer_9.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/Multiplexer_9.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1708466987759 "|CNN2FPGAVHDL|Multiplexer_9:Multiplexer_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_VALUE_7\[29\] Multiplexer_9.vhd(37) " "Inferred latch for \"w_VALUE_7\[29\]\" at Multiplexer_9.vhd(37)" {  } { { "Multiplexer_9.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/Multiplexer_9.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1708466987759 "|CNN2FPGAVHDL|Multiplexer_9:Multiplexer_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_VALUE_7\[30\] Multiplexer_9.vhd(37) " "Inferred latch for \"w_VALUE_7\[30\]\" at Multiplexer_9.vhd(37)" {  } { { "Multiplexer_9.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/Multiplexer_9.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1708466987759 "|CNN2FPGAVHDL|Multiplexer_9:Multiplexer_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_VALUE_7\[31\] Multiplexer_9.vhd(37) " "Inferred latch for \"w_VALUE_7\[31\]\" at Multiplexer_9.vhd(37)" {  } { { "Multiplexer_9.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/Multiplexer_9.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1708466987759 "|CNN2FPGAVHDL|Multiplexer_9:Multiplexer_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_VALUE_6\[0\] Multiplexer_9.vhd(37) " "Inferred latch for \"w_VALUE_6\[0\]\" at Multiplexer_9.vhd(37)" {  } { { "Multiplexer_9.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/Multiplexer_9.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1708466987759 "|CNN2FPGAVHDL|Multiplexer_9:Multiplexer_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_VALUE_6\[1\] Multiplexer_9.vhd(37) " "Inferred latch for \"w_VALUE_6\[1\]\" at Multiplexer_9.vhd(37)" {  } { { "Multiplexer_9.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/Multiplexer_9.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1708466987759 "|CNN2FPGAVHDL|Multiplexer_9:Multiplexer_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_VALUE_6\[2\] Multiplexer_9.vhd(37) " "Inferred latch for \"w_VALUE_6\[2\]\" at Multiplexer_9.vhd(37)" {  } { { "Multiplexer_9.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/Multiplexer_9.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1708466987759 "|CNN2FPGAVHDL|Multiplexer_9:Multiplexer_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_VALUE_6\[3\] Multiplexer_9.vhd(37) " "Inferred latch for \"w_VALUE_6\[3\]\" at Multiplexer_9.vhd(37)" {  } { { "Multiplexer_9.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/Multiplexer_9.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1708466987759 "|CNN2FPGAVHDL|Multiplexer_9:Multiplexer_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_VALUE_6\[4\] Multiplexer_9.vhd(37) " "Inferred latch for \"w_VALUE_6\[4\]\" at Multiplexer_9.vhd(37)" {  } { { "Multiplexer_9.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/Multiplexer_9.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1708466987759 "|CNN2FPGAVHDL|Multiplexer_9:Multiplexer_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_VALUE_6\[5\] Multiplexer_9.vhd(37) " "Inferred latch for \"w_VALUE_6\[5\]\" at Multiplexer_9.vhd(37)" {  } { { "Multiplexer_9.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/Multiplexer_9.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1708466987759 "|CNN2FPGAVHDL|Multiplexer_9:Multiplexer_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_VALUE_6\[6\] Multiplexer_9.vhd(37) " "Inferred latch for \"w_VALUE_6\[6\]\" at Multiplexer_9.vhd(37)" {  } { { "Multiplexer_9.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/Multiplexer_9.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1708466987760 "|CNN2FPGAVHDL|Multiplexer_9:Multiplexer_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_VALUE_6\[7\] Multiplexer_9.vhd(37) " "Inferred latch for \"w_VALUE_6\[7\]\" at Multiplexer_9.vhd(37)" {  } { { "Multiplexer_9.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/Multiplexer_9.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1708466987760 "|CNN2FPGAVHDL|Multiplexer_9:Multiplexer_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_VALUE_6\[8\] Multiplexer_9.vhd(37) " "Inferred latch for \"w_VALUE_6\[8\]\" at Multiplexer_9.vhd(37)" {  } { { "Multiplexer_9.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/Multiplexer_9.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1708466987760 "|CNN2FPGAVHDL|Multiplexer_9:Multiplexer_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_VALUE_6\[9\] Multiplexer_9.vhd(37) " "Inferred latch for \"w_VALUE_6\[9\]\" at Multiplexer_9.vhd(37)" {  } { { "Multiplexer_9.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/Multiplexer_9.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1708466987760 "|CNN2FPGAVHDL|Multiplexer_9:Multiplexer_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_VALUE_6\[10\] Multiplexer_9.vhd(37) " "Inferred latch for \"w_VALUE_6\[10\]\" at Multiplexer_9.vhd(37)" {  } { { "Multiplexer_9.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/Multiplexer_9.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1708466987760 "|CNN2FPGAVHDL|Multiplexer_9:Multiplexer_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_VALUE_6\[11\] Multiplexer_9.vhd(37) " "Inferred latch for \"w_VALUE_6\[11\]\" at Multiplexer_9.vhd(37)" {  } { { "Multiplexer_9.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/Multiplexer_9.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1708466987760 "|CNN2FPGAVHDL|Multiplexer_9:Multiplexer_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_VALUE_6\[12\] Multiplexer_9.vhd(37) " "Inferred latch for \"w_VALUE_6\[12\]\" at Multiplexer_9.vhd(37)" {  } { { "Multiplexer_9.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/Multiplexer_9.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1708466987760 "|CNN2FPGAVHDL|Multiplexer_9:Multiplexer_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_VALUE_6\[13\] Multiplexer_9.vhd(37) " "Inferred latch for \"w_VALUE_6\[13\]\" at Multiplexer_9.vhd(37)" {  } { { "Multiplexer_9.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/Multiplexer_9.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1708466987760 "|CNN2FPGAVHDL|Multiplexer_9:Multiplexer_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_VALUE_6\[14\] Multiplexer_9.vhd(37) " "Inferred latch for \"w_VALUE_6\[14\]\" at Multiplexer_9.vhd(37)" {  } { { "Multiplexer_9.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/Multiplexer_9.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1708466987760 "|CNN2FPGAVHDL|Multiplexer_9:Multiplexer_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_VALUE_6\[15\] Multiplexer_9.vhd(37) " "Inferred latch for \"w_VALUE_6\[15\]\" at Multiplexer_9.vhd(37)" {  } { { "Multiplexer_9.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/Multiplexer_9.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1708466987760 "|CNN2FPGAVHDL|Multiplexer_9:Multiplexer_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_VALUE_6\[16\] Multiplexer_9.vhd(37) " "Inferred latch for \"w_VALUE_6\[16\]\" at Multiplexer_9.vhd(37)" {  } { { "Multiplexer_9.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/Multiplexer_9.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1708466987760 "|CNN2FPGAVHDL|Multiplexer_9:Multiplexer_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_VALUE_6\[17\] Multiplexer_9.vhd(37) " "Inferred latch for \"w_VALUE_6\[17\]\" at Multiplexer_9.vhd(37)" {  } { { "Multiplexer_9.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/Multiplexer_9.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1708466987760 "|CNN2FPGAVHDL|Multiplexer_9:Multiplexer_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_VALUE_6\[18\] Multiplexer_9.vhd(37) " "Inferred latch for \"w_VALUE_6\[18\]\" at Multiplexer_9.vhd(37)" {  } { { "Multiplexer_9.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/Multiplexer_9.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1708466987760 "|CNN2FPGAVHDL|Multiplexer_9:Multiplexer_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_VALUE_6\[19\] Multiplexer_9.vhd(37) " "Inferred latch for \"w_VALUE_6\[19\]\" at Multiplexer_9.vhd(37)" {  } { { "Multiplexer_9.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/Multiplexer_9.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1708466987760 "|CNN2FPGAVHDL|Multiplexer_9:Multiplexer_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_VALUE_6\[20\] Multiplexer_9.vhd(37) " "Inferred latch for \"w_VALUE_6\[20\]\" at Multiplexer_9.vhd(37)" {  } { { "Multiplexer_9.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/Multiplexer_9.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1708466987760 "|CNN2FPGAVHDL|Multiplexer_9:Multiplexer_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_VALUE_6\[21\] Multiplexer_9.vhd(37) " "Inferred latch for \"w_VALUE_6\[21\]\" at Multiplexer_9.vhd(37)" {  } { { "Multiplexer_9.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/Multiplexer_9.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1708466987760 "|CNN2FPGAVHDL|Multiplexer_9:Multiplexer_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_VALUE_6\[22\] Multiplexer_9.vhd(37) " "Inferred latch for \"w_VALUE_6\[22\]\" at Multiplexer_9.vhd(37)" {  } { { "Multiplexer_9.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/Multiplexer_9.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1708466987760 "|CNN2FPGAVHDL|Multiplexer_9:Multiplexer_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_VALUE_6\[23\] Multiplexer_9.vhd(37) " "Inferred latch for \"w_VALUE_6\[23\]\" at Multiplexer_9.vhd(37)" {  } { { "Multiplexer_9.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/Multiplexer_9.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1708466987760 "|CNN2FPGAVHDL|Multiplexer_9:Multiplexer_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_VALUE_6\[24\] Multiplexer_9.vhd(37) " "Inferred latch for \"w_VALUE_6\[24\]\" at Multiplexer_9.vhd(37)" {  } { { "Multiplexer_9.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/Multiplexer_9.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1708466987760 "|CNN2FPGAVHDL|Multiplexer_9:Multiplexer_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_VALUE_6\[25\] Multiplexer_9.vhd(37) " "Inferred latch for \"w_VALUE_6\[25\]\" at Multiplexer_9.vhd(37)" {  } { { "Multiplexer_9.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/Multiplexer_9.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1708466987760 "|CNN2FPGAVHDL|Multiplexer_9:Multiplexer_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_VALUE_6\[26\] Multiplexer_9.vhd(37) " "Inferred latch for \"w_VALUE_6\[26\]\" at Multiplexer_9.vhd(37)" {  } { { "Multiplexer_9.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/Multiplexer_9.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1708466987760 "|CNN2FPGAVHDL|Multiplexer_9:Multiplexer_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_VALUE_6\[27\] Multiplexer_9.vhd(37) " "Inferred latch for \"w_VALUE_6\[27\]\" at Multiplexer_9.vhd(37)" {  } { { "Multiplexer_9.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/Multiplexer_9.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1708466987760 "|CNN2FPGAVHDL|Multiplexer_9:Multiplexer_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_VALUE_6\[28\] Multiplexer_9.vhd(37) " "Inferred latch for \"w_VALUE_6\[28\]\" at Multiplexer_9.vhd(37)" {  } { { "Multiplexer_9.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/Multiplexer_9.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1708466987760 "|CNN2FPGAVHDL|Multiplexer_9:Multiplexer_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_VALUE_6\[29\] Multiplexer_9.vhd(37) " "Inferred latch for \"w_VALUE_6\[29\]\" at Multiplexer_9.vhd(37)" {  } { { "Multiplexer_9.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/Multiplexer_9.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1708466987760 "|CNN2FPGAVHDL|Multiplexer_9:Multiplexer_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_VALUE_6\[30\] Multiplexer_9.vhd(37) " "Inferred latch for \"w_VALUE_6\[30\]\" at Multiplexer_9.vhd(37)" {  } { { "Multiplexer_9.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/Multiplexer_9.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1708466987760 "|CNN2FPGAVHDL|Multiplexer_9:Multiplexer_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_VALUE_6\[31\] Multiplexer_9.vhd(37) " "Inferred latch for \"w_VALUE_6\[31\]\" at Multiplexer_9.vhd(37)" {  } { { "Multiplexer_9.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/Multiplexer_9.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1708466987760 "|CNN2FPGAVHDL|Multiplexer_9:Multiplexer_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_VALUE_5\[0\] Multiplexer_9.vhd(37) " "Inferred latch for \"w_VALUE_5\[0\]\" at Multiplexer_9.vhd(37)" {  } { { "Multiplexer_9.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/Multiplexer_9.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1708466987760 "|CNN2FPGAVHDL|Multiplexer_9:Multiplexer_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_VALUE_5\[1\] Multiplexer_9.vhd(37) " "Inferred latch for \"w_VALUE_5\[1\]\" at Multiplexer_9.vhd(37)" {  } { { "Multiplexer_9.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/Multiplexer_9.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1708466987760 "|CNN2FPGAVHDL|Multiplexer_9:Multiplexer_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_VALUE_5\[2\] Multiplexer_9.vhd(37) " "Inferred latch for \"w_VALUE_5\[2\]\" at Multiplexer_9.vhd(37)" {  } { { "Multiplexer_9.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/Multiplexer_9.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1708466987760 "|CNN2FPGAVHDL|Multiplexer_9:Multiplexer_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_VALUE_5\[3\] Multiplexer_9.vhd(37) " "Inferred latch for \"w_VALUE_5\[3\]\" at Multiplexer_9.vhd(37)" {  } { { "Multiplexer_9.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/Multiplexer_9.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1708466987760 "|CNN2FPGAVHDL|Multiplexer_9:Multiplexer_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_VALUE_5\[4\] Multiplexer_9.vhd(37) " "Inferred latch for \"w_VALUE_5\[4\]\" at Multiplexer_9.vhd(37)" {  } { { "Multiplexer_9.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/Multiplexer_9.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1708466987760 "|CNN2FPGAVHDL|Multiplexer_9:Multiplexer_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_VALUE_5\[5\] Multiplexer_9.vhd(37) " "Inferred latch for \"w_VALUE_5\[5\]\" at Multiplexer_9.vhd(37)" {  } { { "Multiplexer_9.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/Multiplexer_9.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1708466987760 "|CNN2FPGAVHDL|Multiplexer_9:Multiplexer_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_VALUE_5\[6\] Multiplexer_9.vhd(37) " "Inferred latch for \"w_VALUE_5\[6\]\" at Multiplexer_9.vhd(37)" {  } { { "Multiplexer_9.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/Multiplexer_9.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1708466987760 "|CNN2FPGAVHDL|Multiplexer_9:Multiplexer_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_VALUE_5\[7\] Multiplexer_9.vhd(37) " "Inferred latch for \"w_VALUE_5\[7\]\" at Multiplexer_9.vhd(37)" {  } { { "Multiplexer_9.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/Multiplexer_9.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1708466987760 "|CNN2FPGAVHDL|Multiplexer_9:Multiplexer_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_VALUE_5\[8\] Multiplexer_9.vhd(37) " "Inferred latch for \"w_VALUE_5\[8\]\" at Multiplexer_9.vhd(37)" {  } { { "Multiplexer_9.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/Multiplexer_9.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1708466987760 "|CNN2FPGAVHDL|Multiplexer_9:Multiplexer_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_VALUE_5\[9\] Multiplexer_9.vhd(37) " "Inferred latch for \"w_VALUE_5\[9\]\" at Multiplexer_9.vhd(37)" {  } { { "Multiplexer_9.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/Multiplexer_9.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1708466987760 "|CNN2FPGAVHDL|Multiplexer_9:Multiplexer_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_VALUE_5\[10\] Multiplexer_9.vhd(37) " "Inferred latch for \"w_VALUE_5\[10\]\" at Multiplexer_9.vhd(37)" {  } { { "Multiplexer_9.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/Multiplexer_9.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1708466987760 "|CNN2FPGAVHDL|Multiplexer_9:Multiplexer_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_VALUE_5\[11\] Multiplexer_9.vhd(37) " "Inferred latch for \"w_VALUE_5\[11\]\" at Multiplexer_9.vhd(37)" {  } { { "Multiplexer_9.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/Multiplexer_9.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1708466987760 "|CNN2FPGAVHDL|Multiplexer_9:Multiplexer_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_VALUE_5\[12\] Multiplexer_9.vhd(37) " "Inferred latch for \"w_VALUE_5\[12\]\" at Multiplexer_9.vhd(37)" {  } { { "Multiplexer_9.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/Multiplexer_9.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1708466987760 "|CNN2FPGAVHDL|Multiplexer_9:Multiplexer_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_VALUE_5\[13\] Multiplexer_9.vhd(37) " "Inferred latch for \"w_VALUE_5\[13\]\" at Multiplexer_9.vhd(37)" {  } { { "Multiplexer_9.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/Multiplexer_9.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1708466987760 "|CNN2FPGAVHDL|Multiplexer_9:Multiplexer_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_VALUE_5\[14\] Multiplexer_9.vhd(37) " "Inferred latch for \"w_VALUE_5\[14\]\" at Multiplexer_9.vhd(37)" {  } { { "Multiplexer_9.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/Multiplexer_9.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1708466987760 "|CNN2FPGAVHDL|Multiplexer_9:Multiplexer_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_VALUE_5\[15\] Multiplexer_9.vhd(37) " "Inferred latch for \"w_VALUE_5\[15\]\" at Multiplexer_9.vhd(37)" {  } { { "Multiplexer_9.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/Multiplexer_9.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1708466987760 "|CNN2FPGAVHDL|Multiplexer_9:Multiplexer_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_VALUE_5\[16\] Multiplexer_9.vhd(37) " "Inferred latch for \"w_VALUE_5\[16\]\" at Multiplexer_9.vhd(37)" {  } { { "Multiplexer_9.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/Multiplexer_9.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1708466987760 "|CNN2FPGAVHDL|Multiplexer_9:Multiplexer_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_VALUE_5\[17\] Multiplexer_9.vhd(37) " "Inferred latch for \"w_VALUE_5\[17\]\" at Multiplexer_9.vhd(37)" {  } { { "Multiplexer_9.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/Multiplexer_9.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1708466987760 "|CNN2FPGAVHDL|Multiplexer_9:Multiplexer_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_VALUE_5\[18\] Multiplexer_9.vhd(37) " "Inferred latch for \"w_VALUE_5\[18\]\" at Multiplexer_9.vhd(37)" {  } { { "Multiplexer_9.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/Multiplexer_9.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1708466987760 "|CNN2FPGAVHDL|Multiplexer_9:Multiplexer_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_VALUE_5\[19\] Multiplexer_9.vhd(37) " "Inferred latch for \"w_VALUE_5\[19\]\" at Multiplexer_9.vhd(37)" {  } { { "Multiplexer_9.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/Multiplexer_9.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1708466987760 "|CNN2FPGAVHDL|Multiplexer_9:Multiplexer_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_VALUE_5\[20\] Multiplexer_9.vhd(37) " "Inferred latch for \"w_VALUE_5\[20\]\" at Multiplexer_9.vhd(37)" {  } { { "Multiplexer_9.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/Multiplexer_9.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1708466987761 "|CNN2FPGAVHDL|Multiplexer_9:Multiplexer_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_VALUE_5\[21\] Multiplexer_9.vhd(37) " "Inferred latch for \"w_VALUE_5\[21\]\" at Multiplexer_9.vhd(37)" {  } { { "Multiplexer_9.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/Multiplexer_9.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1708466987761 "|CNN2FPGAVHDL|Multiplexer_9:Multiplexer_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_VALUE_5\[22\] Multiplexer_9.vhd(37) " "Inferred latch for \"w_VALUE_5\[22\]\" at Multiplexer_9.vhd(37)" {  } { { "Multiplexer_9.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/Multiplexer_9.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1708466987761 "|CNN2FPGAVHDL|Multiplexer_9:Multiplexer_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_VALUE_5\[23\] Multiplexer_9.vhd(37) " "Inferred latch for \"w_VALUE_5\[23\]\" at Multiplexer_9.vhd(37)" {  } { { "Multiplexer_9.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/Multiplexer_9.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1708466987761 "|CNN2FPGAVHDL|Multiplexer_9:Multiplexer_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_VALUE_5\[24\] Multiplexer_9.vhd(37) " "Inferred latch for \"w_VALUE_5\[24\]\" at Multiplexer_9.vhd(37)" {  } { { "Multiplexer_9.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/Multiplexer_9.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1708466987761 "|CNN2FPGAVHDL|Multiplexer_9:Multiplexer_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_VALUE_5\[25\] Multiplexer_9.vhd(37) " "Inferred latch for \"w_VALUE_5\[25\]\" at Multiplexer_9.vhd(37)" {  } { { "Multiplexer_9.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/Multiplexer_9.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1708466987761 "|CNN2FPGAVHDL|Multiplexer_9:Multiplexer_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_VALUE_5\[26\] Multiplexer_9.vhd(37) " "Inferred latch for \"w_VALUE_5\[26\]\" at Multiplexer_9.vhd(37)" {  } { { "Multiplexer_9.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/Multiplexer_9.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1708466987761 "|CNN2FPGAVHDL|Multiplexer_9:Multiplexer_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_VALUE_5\[27\] Multiplexer_9.vhd(37) " "Inferred latch for \"w_VALUE_5\[27\]\" at Multiplexer_9.vhd(37)" {  } { { "Multiplexer_9.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/Multiplexer_9.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1708466987761 "|CNN2FPGAVHDL|Multiplexer_9:Multiplexer_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_VALUE_5\[28\] Multiplexer_9.vhd(37) " "Inferred latch for \"w_VALUE_5\[28\]\" at Multiplexer_9.vhd(37)" {  } { { "Multiplexer_9.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/Multiplexer_9.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1708466987761 "|CNN2FPGAVHDL|Multiplexer_9:Multiplexer_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_VALUE_5\[29\] Multiplexer_9.vhd(37) " "Inferred latch for \"w_VALUE_5\[29\]\" at Multiplexer_9.vhd(37)" {  } { { "Multiplexer_9.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/Multiplexer_9.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1708466987761 "|CNN2FPGAVHDL|Multiplexer_9:Multiplexer_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_VALUE_5\[30\] Multiplexer_9.vhd(37) " "Inferred latch for \"w_VALUE_5\[30\]\" at Multiplexer_9.vhd(37)" {  } { { "Multiplexer_9.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/Multiplexer_9.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1708466987761 "|CNN2FPGAVHDL|Multiplexer_9:Multiplexer_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_VALUE_5\[31\] Multiplexer_9.vhd(37) " "Inferred latch for \"w_VALUE_5\[31\]\" at Multiplexer_9.vhd(37)" {  } { { "Multiplexer_9.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/Multiplexer_9.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1708466987761 "|CNN2FPGAVHDL|Multiplexer_9:Multiplexer_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_VALUE_4\[0\] Multiplexer_9.vhd(37) " "Inferred latch for \"w_VALUE_4\[0\]\" at Multiplexer_9.vhd(37)" {  } { { "Multiplexer_9.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/Multiplexer_9.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1708466987761 "|CNN2FPGAVHDL|Multiplexer_9:Multiplexer_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_VALUE_4\[1\] Multiplexer_9.vhd(37) " "Inferred latch for \"w_VALUE_4\[1\]\" at Multiplexer_9.vhd(37)" {  } { { "Multiplexer_9.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/Multiplexer_9.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1708466987761 "|CNN2FPGAVHDL|Multiplexer_9:Multiplexer_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_VALUE_4\[2\] Multiplexer_9.vhd(37) " "Inferred latch for \"w_VALUE_4\[2\]\" at Multiplexer_9.vhd(37)" {  } { { "Multiplexer_9.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/Multiplexer_9.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1708466987761 "|CNN2FPGAVHDL|Multiplexer_9:Multiplexer_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_VALUE_4\[3\] Multiplexer_9.vhd(37) " "Inferred latch for \"w_VALUE_4\[3\]\" at Multiplexer_9.vhd(37)" {  } { { "Multiplexer_9.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/Multiplexer_9.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1708466987761 "|CNN2FPGAVHDL|Multiplexer_9:Multiplexer_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_VALUE_4\[4\] Multiplexer_9.vhd(37) " "Inferred latch for \"w_VALUE_4\[4\]\" at Multiplexer_9.vhd(37)" {  } { { "Multiplexer_9.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/Multiplexer_9.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1708466987761 "|CNN2FPGAVHDL|Multiplexer_9:Multiplexer_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_VALUE_4\[5\] Multiplexer_9.vhd(37) " "Inferred latch for \"w_VALUE_4\[5\]\" at Multiplexer_9.vhd(37)" {  } { { "Multiplexer_9.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/Multiplexer_9.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1708466987761 "|CNN2FPGAVHDL|Multiplexer_9:Multiplexer_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_VALUE_4\[6\] Multiplexer_9.vhd(37) " "Inferred latch for \"w_VALUE_4\[6\]\" at Multiplexer_9.vhd(37)" {  } { { "Multiplexer_9.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/Multiplexer_9.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1708466987761 "|CNN2FPGAVHDL|Multiplexer_9:Multiplexer_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_VALUE_4\[7\] Multiplexer_9.vhd(37) " "Inferred latch for \"w_VALUE_4\[7\]\" at Multiplexer_9.vhd(37)" {  } { { "Multiplexer_9.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/Multiplexer_9.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1708466987761 "|CNN2FPGAVHDL|Multiplexer_9:Multiplexer_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_VALUE_4\[8\] Multiplexer_9.vhd(37) " "Inferred latch for \"w_VALUE_4\[8\]\" at Multiplexer_9.vhd(37)" {  } { { "Multiplexer_9.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/Multiplexer_9.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1708466987761 "|CNN2FPGAVHDL|Multiplexer_9:Multiplexer_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_VALUE_4\[9\] Multiplexer_9.vhd(37) " "Inferred latch for \"w_VALUE_4\[9\]\" at Multiplexer_9.vhd(37)" {  } { { "Multiplexer_9.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/Multiplexer_9.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1708466987761 "|CNN2FPGAVHDL|Multiplexer_9:Multiplexer_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_VALUE_4\[10\] Multiplexer_9.vhd(37) " "Inferred latch for \"w_VALUE_4\[10\]\" at Multiplexer_9.vhd(37)" {  } { { "Multiplexer_9.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/Multiplexer_9.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1708466987761 "|CNN2FPGAVHDL|Multiplexer_9:Multiplexer_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_VALUE_4\[11\] Multiplexer_9.vhd(37) " "Inferred latch for \"w_VALUE_4\[11\]\" at Multiplexer_9.vhd(37)" {  } { { "Multiplexer_9.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/Multiplexer_9.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1708466987761 "|CNN2FPGAVHDL|Multiplexer_9:Multiplexer_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_VALUE_4\[12\] Multiplexer_9.vhd(37) " "Inferred latch for \"w_VALUE_4\[12\]\" at Multiplexer_9.vhd(37)" {  } { { "Multiplexer_9.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/Multiplexer_9.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1708466987761 "|CNN2FPGAVHDL|Multiplexer_9:Multiplexer_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_VALUE_4\[13\] Multiplexer_9.vhd(37) " "Inferred latch for \"w_VALUE_4\[13\]\" at Multiplexer_9.vhd(37)" {  } { { "Multiplexer_9.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/Multiplexer_9.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1708466987761 "|CNN2FPGAVHDL|Multiplexer_9:Multiplexer_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_VALUE_4\[14\] Multiplexer_9.vhd(37) " "Inferred latch for \"w_VALUE_4\[14\]\" at Multiplexer_9.vhd(37)" {  } { { "Multiplexer_9.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/Multiplexer_9.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1708466987761 "|CNN2FPGAVHDL|Multiplexer_9:Multiplexer_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_VALUE_4\[15\] Multiplexer_9.vhd(37) " "Inferred latch for \"w_VALUE_4\[15\]\" at Multiplexer_9.vhd(37)" {  } { { "Multiplexer_9.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/Multiplexer_9.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1708466987761 "|CNN2FPGAVHDL|Multiplexer_9:Multiplexer_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_VALUE_4\[16\] Multiplexer_9.vhd(37) " "Inferred latch for \"w_VALUE_4\[16\]\" at Multiplexer_9.vhd(37)" {  } { { "Multiplexer_9.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/Multiplexer_9.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1708466987761 "|CNN2FPGAVHDL|Multiplexer_9:Multiplexer_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_VALUE_4\[17\] Multiplexer_9.vhd(37) " "Inferred latch for \"w_VALUE_4\[17\]\" at Multiplexer_9.vhd(37)" {  } { { "Multiplexer_9.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/Multiplexer_9.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1708466987761 "|CNN2FPGAVHDL|Multiplexer_9:Multiplexer_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_VALUE_4\[18\] Multiplexer_9.vhd(37) " "Inferred latch for \"w_VALUE_4\[18\]\" at Multiplexer_9.vhd(37)" {  } { { "Multiplexer_9.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/Multiplexer_9.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1708466987761 "|CNN2FPGAVHDL|Multiplexer_9:Multiplexer_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_VALUE_4\[19\] Multiplexer_9.vhd(37) " "Inferred latch for \"w_VALUE_4\[19\]\" at Multiplexer_9.vhd(37)" {  } { { "Multiplexer_9.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/Multiplexer_9.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1708466987761 "|CNN2FPGAVHDL|Multiplexer_9:Multiplexer_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_VALUE_4\[20\] Multiplexer_9.vhd(37) " "Inferred latch for \"w_VALUE_4\[20\]\" at Multiplexer_9.vhd(37)" {  } { { "Multiplexer_9.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/Multiplexer_9.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1708466987761 "|CNN2FPGAVHDL|Multiplexer_9:Multiplexer_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_VALUE_4\[21\] Multiplexer_9.vhd(37) " "Inferred latch for \"w_VALUE_4\[21\]\" at Multiplexer_9.vhd(37)" {  } { { "Multiplexer_9.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/Multiplexer_9.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1708466987761 "|CNN2FPGAVHDL|Multiplexer_9:Multiplexer_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_VALUE_4\[22\] Multiplexer_9.vhd(37) " "Inferred latch for \"w_VALUE_4\[22\]\" at Multiplexer_9.vhd(37)" {  } { { "Multiplexer_9.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/Multiplexer_9.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1708466987761 "|CNN2FPGAVHDL|Multiplexer_9:Multiplexer_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_VALUE_4\[23\] Multiplexer_9.vhd(37) " "Inferred latch for \"w_VALUE_4\[23\]\" at Multiplexer_9.vhd(37)" {  } { { "Multiplexer_9.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/Multiplexer_9.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1708466987761 "|CNN2FPGAVHDL|Multiplexer_9:Multiplexer_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_VALUE_4\[24\] Multiplexer_9.vhd(37) " "Inferred latch for \"w_VALUE_4\[24\]\" at Multiplexer_9.vhd(37)" {  } { { "Multiplexer_9.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/Multiplexer_9.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1708466987761 "|CNN2FPGAVHDL|Multiplexer_9:Multiplexer_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_VALUE_4\[25\] Multiplexer_9.vhd(37) " "Inferred latch for \"w_VALUE_4\[25\]\" at Multiplexer_9.vhd(37)" {  } { { "Multiplexer_9.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/Multiplexer_9.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1708466987761 "|CNN2FPGAVHDL|Multiplexer_9:Multiplexer_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_VALUE_4\[26\] Multiplexer_9.vhd(37) " "Inferred latch for \"w_VALUE_4\[26\]\" at Multiplexer_9.vhd(37)" {  } { { "Multiplexer_9.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/Multiplexer_9.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1708466987761 "|CNN2FPGAVHDL|Multiplexer_9:Multiplexer_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_VALUE_4\[27\] Multiplexer_9.vhd(37) " "Inferred latch for \"w_VALUE_4\[27\]\" at Multiplexer_9.vhd(37)" {  } { { "Multiplexer_9.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/Multiplexer_9.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1708466987761 "|CNN2FPGAVHDL|Multiplexer_9:Multiplexer_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_VALUE_4\[28\] Multiplexer_9.vhd(37) " "Inferred latch for \"w_VALUE_4\[28\]\" at Multiplexer_9.vhd(37)" {  } { { "Multiplexer_9.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/Multiplexer_9.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1708466987762 "|CNN2FPGAVHDL|Multiplexer_9:Multiplexer_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_VALUE_4\[29\] Multiplexer_9.vhd(37) " "Inferred latch for \"w_VALUE_4\[29\]\" at Multiplexer_9.vhd(37)" {  } { { "Multiplexer_9.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/Multiplexer_9.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1708466987762 "|CNN2FPGAVHDL|Multiplexer_9:Multiplexer_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_VALUE_4\[30\] Multiplexer_9.vhd(37) " "Inferred latch for \"w_VALUE_4\[30\]\" at Multiplexer_9.vhd(37)" {  } { { "Multiplexer_9.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/Multiplexer_9.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1708466987762 "|CNN2FPGAVHDL|Multiplexer_9:Multiplexer_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_VALUE_4\[31\] Multiplexer_9.vhd(37) " "Inferred latch for \"w_VALUE_4\[31\]\" at Multiplexer_9.vhd(37)" {  } { { "Multiplexer_9.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/Multiplexer_9.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1708466987762 "|CNN2FPGAVHDL|Multiplexer_9:Multiplexer_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_VALUE_3\[0\] Multiplexer_9.vhd(37) " "Inferred latch for \"w_VALUE_3\[0\]\" at Multiplexer_9.vhd(37)" {  } { { "Multiplexer_9.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/Multiplexer_9.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1708466987762 "|CNN2FPGAVHDL|Multiplexer_9:Multiplexer_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_VALUE_3\[1\] Multiplexer_9.vhd(37) " "Inferred latch for \"w_VALUE_3\[1\]\" at Multiplexer_9.vhd(37)" {  } { { "Multiplexer_9.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/Multiplexer_9.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1708466987762 "|CNN2FPGAVHDL|Multiplexer_9:Multiplexer_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_VALUE_3\[2\] Multiplexer_9.vhd(37) " "Inferred latch for \"w_VALUE_3\[2\]\" at Multiplexer_9.vhd(37)" {  } { { "Multiplexer_9.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/Multiplexer_9.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1708466987762 "|CNN2FPGAVHDL|Multiplexer_9:Multiplexer_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_VALUE_3\[3\] Multiplexer_9.vhd(37) " "Inferred latch for \"w_VALUE_3\[3\]\" at Multiplexer_9.vhd(37)" {  } { { "Multiplexer_9.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/Multiplexer_9.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1708466987762 "|CNN2FPGAVHDL|Multiplexer_9:Multiplexer_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_VALUE_3\[4\] Multiplexer_9.vhd(37) " "Inferred latch for \"w_VALUE_3\[4\]\" at Multiplexer_9.vhd(37)" {  } { { "Multiplexer_9.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/Multiplexer_9.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1708466987762 "|CNN2FPGAVHDL|Multiplexer_9:Multiplexer_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_VALUE_3\[5\] Multiplexer_9.vhd(37) " "Inferred latch for \"w_VALUE_3\[5\]\" at Multiplexer_9.vhd(37)" {  } { { "Multiplexer_9.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/Multiplexer_9.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1708466987762 "|CNN2FPGAVHDL|Multiplexer_9:Multiplexer_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_VALUE_3\[6\] Multiplexer_9.vhd(37) " "Inferred latch for \"w_VALUE_3\[6\]\" at Multiplexer_9.vhd(37)" {  } { { "Multiplexer_9.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/Multiplexer_9.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1708466987762 "|CNN2FPGAVHDL|Multiplexer_9:Multiplexer_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_VALUE_3\[7\] Multiplexer_9.vhd(37) " "Inferred latch for \"w_VALUE_3\[7\]\" at Multiplexer_9.vhd(37)" {  } { { "Multiplexer_9.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/Multiplexer_9.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1708466987762 "|CNN2FPGAVHDL|Multiplexer_9:Multiplexer_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_VALUE_3\[8\] Multiplexer_9.vhd(37) " "Inferred latch for \"w_VALUE_3\[8\]\" at Multiplexer_9.vhd(37)" {  } { { "Multiplexer_9.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/Multiplexer_9.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1708466987762 "|CNN2FPGAVHDL|Multiplexer_9:Multiplexer_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_VALUE_3\[9\] Multiplexer_9.vhd(37) " "Inferred latch for \"w_VALUE_3\[9\]\" at Multiplexer_9.vhd(37)" {  } { { "Multiplexer_9.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/Multiplexer_9.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1708466987762 "|CNN2FPGAVHDL|Multiplexer_9:Multiplexer_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_VALUE_3\[10\] Multiplexer_9.vhd(37) " "Inferred latch for \"w_VALUE_3\[10\]\" at Multiplexer_9.vhd(37)" {  } { { "Multiplexer_9.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/Multiplexer_9.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1708466987762 "|CNN2FPGAVHDL|Multiplexer_9:Multiplexer_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_VALUE_3\[11\] Multiplexer_9.vhd(37) " "Inferred latch for \"w_VALUE_3\[11\]\" at Multiplexer_9.vhd(37)" {  } { { "Multiplexer_9.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/Multiplexer_9.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1708466987762 "|CNN2FPGAVHDL|Multiplexer_9:Multiplexer_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_VALUE_3\[12\] Multiplexer_9.vhd(37) " "Inferred latch for \"w_VALUE_3\[12\]\" at Multiplexer_9.vhd(37)" {  } { { "Multiplexer_9.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/Multiplexer_9.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1708466987762 "|CNN2FPGAVHDL|Multiplexer_9:Multiplexer_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_VALUE_3\[13\] Multiplexer_9.vhd(37) " "Inferred latch for \"w_VALUE_3\[13\]\" at Multiplexer_9.vhd(37)" {  } { { "Multiplexer_9.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/Multiplexer_9.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1708466987762 "|CNN2FPGAVHDL|Multiplexer_9:Multiplexer_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_VALUE_3\[14\] Multiplexer_9.vhd(37) " "Inferred latch for \"w_VALUE_3\[14\]\" at Multiplexer_9.vhd(37)" {  } { { "Multiplexer_9.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/Multiplexer_9.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1708466987762 "|CNN2FPGAVHDL|Multiplexer_9:Multiplexer_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_VALUE_3\[15\] Multiplexer_9.vhd(37) " "Inferred latch for \"w_VALUE_3\[15\]\" at Multiplexer_9.vhd(37)" {  } { { "Multiplexer_9.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/Multiplexer_9.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1708466987762 "|CNN2FPGAVHDL|Multiplexer_9:Multiplexer_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_VALUE_3\[16\] Multiplexer_9.vhd(37) " "Inferred latch for \"w_VALUE_3\[16\]\" at Multiplexer_9.vhd(37)" {  } { { "Multiplexer_9.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/Multiplexer_9.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1708466987762 "|CNN2FPGAVHDL|Multiplexer_9:Multiplexer_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_VALUE_3\[17\] Multiplexer_9.vhd(37) " "Inferred latch for \"w_VALUE_3\[17\]\" at Multiplexer_9.vhd(37)" {  } { { "Multiplexer_9.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/Multiplexer_9.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1708466987762 "|CNN2FPGAVHDL|Multiplexer_9:Multiplexer_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_VALUE_3\[18\] Multiplexer_9.vhd(37) " "Inferred latch for \"w_VALUE_3\[18\]\" at Multiplexer_9.vhd(37)" {  } { { "Multiplexer_9.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/Multiplexer_9.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1708466987762 "|CNN2FPGAVHDL|Multiplexer_9:Multiplexer_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_VALUE_3\[19\] Multiplexer_9.vhd(37) " "Inferred latch for \"w_VALUE_3\[19\]\" at Multiplexer_9.vhd(37)" {  } { { "Multiplexer_9.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/Multiplexer_9.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1708466987762 "|CNN2FPGAVHDL|Multiplexer_9:Multiplexer_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_VALUE_3\[20\] Multiplexer_9.vhd(37) " "Inferred latch for \"w_VALUE_3\[20\]\" at Multiplexer_9.vhd(37)" {  } { { "Multiplexer_9.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/Multiplexer_9.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1708466987762 "|CNN2FPGAVHDL|Multiplexer_9:Multiplexer_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_VALUE_3\[21\] Multiplexer_9.vhd(37) " "Inferred latch for \"w_VALUE_3\[21\]\" at Multiplexer_9.vhd(37)" {  } { { "Multiplexer_9.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/Multiplexer_9.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1708466987762 "|CNN2FPGAVHDL|Multiplexer_9:Multiplexer_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_VALUE_3\[22\] Multiplexer_9.vhd(37) " "Inferred latch for \"w_VALUE_3\[22\]\" at Multiplexer_9.vhd(37)" {  } { { "Multiplexer_9.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/Multiplexer_9.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1708466987762 "|CNN2FPGAVHDL|Multiplexer_9:Multiplexer_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_VALUE_3\[23\] Multiplexer_9.vhd(37) " "Inferred latch for \"w_VALUE_3\[23\]\" at Multiplexer_9.vhd(37)" {  } { { "Multiplexer_9.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/Multiplexer_9.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1708466987762 "|CNN2FPGAVHDL|Multiplexer_9:Multiplexer_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_VALUE_3\[24\] Multiplexer_9.vhd(37) " "Inferred latch for \"w_VALUE_3\[24\]\" at Multiplexer_9.vhd(37)" {  } { { "Multiplexer_9.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/Multiplexer_9.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1708466987762 "|CNN2FPGAVHDL|Multiplexer_9:Multiplexer_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_VALUE_3\[25\] Multiplexer_9.vhd(37) " "Inferred latch for \"w_VALUE_3\[25\]\" at Multiplexer_9.vhd(37)" {  } { { "Multiplexer_9.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/Multiplexer_9.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1708466987762 "|CNN2FPGAVHDL|Multiplexer_9:Multiplexer_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_VALUE_3\[26\] Multiplexer_9.vhd(37) " "Inferred latch for \"w_VALUE_3\[26\]\" at Multiplexer_9.vhd(37)" {  } { { "Multiplexer_9.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/Multiplexer_9.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1708466987762 "|CNN2FPGAVHDL|Multiplexer_9:Multiplexer_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_VALUE_3\[27\] Multiplexer_9.vhd(37) " "Inferred latch for \"w_VALUE_3\[27\]\" at Multiplexer_9.vhd(37)" {  } { { "Multiplexer_9.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/Multiplexer_9.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1708466987762 "|CNN2FPGAVHDL|Multiplexer_9:Multiplexer_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_VALUE_3\[28\] Multiplexer_9.vhd(37) " "Inferred latch for \"w_VALUE_3\[28\]\" at Multiplexer_9.vhd(37)" {  } { { "Multiplexer_9.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/Multiplexer_9.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1708466987762 "|CNN2FPGAVHDL|Multiplexer_9:Multiplexer_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_VALUE_3\[29\] Multiplexer_9.vhd(37) " "Inferred latch for \"w_VALUE_3\[29\]\" at Multiplexer_9.vhd(37)" {  } { { "Multiplexer_9.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/Multiplexer_9.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1708466987762 "|CNN2FPGAVHDL|Multiplexer_9:Multiplexer_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_VALUE_3\[30\] Multiplexer_9.vhd(37) " "Inferred latch for \"w_VALUE_3\[30\]\" at Multiplexer_9.vhd(37)" {  } { { "Multiplexer_9.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/Multiplexer_9.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1708466987762 "|CNN2FPGAVHDL|Multiplexer_9:Multiplexer_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_VALUE_3\[31\] Multiplexer_9.vhd(37) " "Inferred latch for \"w_VALUE_3\[31\]\" at Multiplexer_9.vhd(37)" {  } { { "Multiplexer_9.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/Multiplexer_9.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1708466987762 "|CNN2FPGAVHDL|Multiplexer_9:Multiplexer_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_VALUE_2\[0\] Multiplexer_9.vhd(37) " "Inferred latch for \"w_VALUE_2\[0\]\" at Multiplexer_9.vhd(37)" {  } { { "Multiplexer_9.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/Multiplexer_9.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1708466987762 "|CNN2FPGAVHDL|Multiplexer_9:Multiplexer_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_VALUE_2\[1\] Multiplexer_9.vhd(37) " "Inferred latch for \"w_VALUE_2\[1\]\" at Multiplexer_9.vhd(37)" {  } { { "Multiplexer_9.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/Multiplexer_9.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1708466987762 "|CNN2FPGAVHDL|Multiplexer_9:Multiplexer_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_VALUE_2\[2\] Multiplexer_9.vhd(37) " "Inferred latch for \"w_VALUE_2\[2\]\" at Multiplexer_9.vhd(37)" {  } { { "Multiplexer_9.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/Multiplexer_9.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1708466987762 "|CNN2FPGAVHDL|Multiplexer_9:Multiplexer_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_VALUE_2\[3\] Multiplexer_9.vhd(37) " "Inferred latch for \"w_VALUE_2\[3\]\" at Multiplexer_9.vhd(37)" {  } { { "Multiplexer_9.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/Multiplexer_9.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1708466987762 "|CNN2FPGAVHDL|Multiplexer_9:Multiplexer_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_VALUE_2\[4\] Multiplexer_9.vhd(37) " "Inferred latch for \"w_VALUE_2\[4\]\" at Multiplexer_9.vhd(37)" {  } { { "Multiplexer_9.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/Multiplexer_9.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1708466987762 "|CNN2FPGAVHDL|Multiplexer_9:Multiplexer_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_VALUE_2\[5\] Multiplexer_9.vhd(37) " "Inferred latch for \"w_VALUE_2\[5\]\" at Multiplexer_9.vhd(37)" {  } { { "Multiplexer_9.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/Multiplexer_9.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1708466987762 "|CNN2FPGAVHDL|Multiplexer_9:Multiplexer_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_VALUE_2\[6\] Multiplexer_9.vhd(37) " "Inferred latch for \"w_VALUE_2\[6\]\" at Multiplexer_9.vhd(37)" {  } { { "Multiplexer_9.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/Multiplexer_9.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1708466987762 "|CNN2FPGAVHDL|Multiplexer_9:Multiplexer_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_VALUE_2\[7\] Multiplexer_9.vhd(37) " "Inferred latch for \"w_VALUE_2\[7\]\" at Multiplexer_9.vhd(37)" {  } { { "Multiplexer_9.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/Multiplexer_9.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1708466987762 "|CNN2FPGAVHDL|Multiplexer_9:Multiplexer_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_VALUE_2\[8\] Multiplexer_9.vhd(37) " "Inferred latch for \"w_VALUE_2\[8\]\" at Multiplexer_9.vhd(37)" {  } { { "Multiplexer_9.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/Multiplexer_9.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1708466987762 "|CNN2FPGAVHDL|Multiplexer_9:Multiplexer_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_VALUE_2\[9\] Multiplexer_9.vhd(37) " "Inferred latch for \"w_VALUE_2\[9\]\" at Multiplexer_9.vhd(37)" {  } { { "Multiplexer_9.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/Multiplexer_9.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1708466987762 "|CNN2FPGAVHDL|Multiplexer_9:Multiplexer_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_VALUE_2\[10\] Multiplexer_9.vhd(37) " "Inferred latch for \"w_VALUE_2\[10\]\" at Multiplexer_9.vhd(37)" {  } { { "Multiplexer_9.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/Multiplexer_9.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1708466987763 "|CNN2FPGAVHDL|Multiplexer_9:Multiplexer_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_VALUE_2\[11\] Multiplexer_9.vhd(37) " "Inferred latch for \"w_VALUE_2\[11\]\" at Multiplexer_9.vhd(37)" {  } { { "Multiplexer_9.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/Multiplexer_9.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1708466987763 "|CNN2FPGAVHDL|Multiplexer_9:Multiplexer_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_VALUE_2\[12\] Multiplexer_9.vhd(37) " "Inferred latch for \"w_VALUE_2\[12\]\" at Multiplexer_9.vhd(37)" {  } { { "Multiplexer_9.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/Multiplexer_9.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1708466987763 "|CNN2FPGAVHDL|Multiplexer_9:Multiplexer_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_VALUE_2\[13\] Multiplexer_9.vhd(37) " "Inferred latch for \"w_VALUE_2\[13\]\" at Multiplexer_9.vhd(37)" {  } { { "Multiplexer_9.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/Multiplexer_9.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1708466987763 "|CNN2FPGAVHDL|Multiplexer_9:Multiplexer_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_VALUE_2\[14\] Multiplexer_9.vhd(37) " "Inferred latch for \"w_VALUE_2\[14\]\" at Multiplexer_9.vhd(37)" {  } { { "Multiplexer_9.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/Multiplexer_9.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1708466987763 "|CNN2FPGAVHDL|Multiplexer_9:Multiplexer_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_VALUE_2\[15\] Multiplexer_9.vhd(37) " "Inferred latch for \"w_VALUE_2\[15\]\" at Multiplexer_9.vhd(37)" {  } { { "Multiplexer_9.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/Multiplexer_9.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1708466987763 "|CNN2FPGAVHDL|Multiplexer_9:Multiplexer_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_VALUE_2\[16\] Multiplexer_9.vhd(37) " "Inferred latch for \"w_VALUE_2\[16\]\" at Multiplexer_9.vhd(37)" {  } { { "Multiplexer_9.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/Multiplexer_9.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1708466987763 "|CNN2FPGAVHDL|Multiplexer_9:Multiplexer_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_VALUE_2\[17\] Multiplexer_9.vhd(37) " "Inferred latch for \"w_VALUE_2\[17\]\" at Multiplexer_9.vhd(37)" {  } { { "Multiplexer_9.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/Multiplexer_9.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1708466987763 "|CNN2FPGAVHDL|Multiplexer_9:Multiplexer_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_VALUE_2\[18\] Multiplexer_9.vhd(37) " "Inferred latch for \"w_VALUE_2\[18\]\" at Multiplexer_9.vhd(37)" {  } { { "Multiplexer_9.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/Multiplexer_9.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1708466987763 "|CNN2FPGAVHDL|Multiplexer_9:Multiplexer_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_VALUE_2\[19\] Multiplexer_9.vhd(37) " "Inferred latch for \"w_VALUE_2\[19\]\" at Multiplexer_9.vhd(37)" {  } { { "Multiplexer_9.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/Multiplexer_9.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1708466987763 "|CNN2FPGAVHDL|Multiplexer_9:Multiplexer_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_VALUE_2\[20\] Multiplexer_9.vhd(37) " "Inferred latch for \"w_VALUE_2\[20\]\" at Multiplexer_9.vhd(37)" {  } { { "Multiplexer_9.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/Multiplexer_9.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1708466987763 "|CNN2FPGAVHDL|Multiplexer_9:Multiplexer_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_VALUE_2\[21\] Multiplexer_9.vhd(37) " "Inferred latch for \"w_VALUE_2\[21\]\" at Multiplexer_9.vhd(37)" {  } { { "Multiplexer_9.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/Multiplexer_9.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1708466987763 "|CNN2FPGAVHDL|Multiplexer_9:Multiplexer_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_VALUE_2\[22\] Multiplexer_9.vhd(37) " "Inferred latch for \"w_VALUE_2\[22\]\" at Multiplexer_9.vhd(37)" {  } { { "Multiplexer_9.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/Multiplexer_9.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1708466987763 "|CNN2FPGAVHDL|Multiplexer_9:Multiplexer_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_VALUE_2\[23\] Multiplexer_9.vhd(37) " "Inferred latch for \"w_VALUE_2\[23\]\" at Multiplexer_9.vhd(37)" {  } { { "Multiplexer_9.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/Multiplexer_9.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1708466987763 "|CNN2FPGAVHDL|Multiplexer_9:Multiplexer_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_VALUE_2\[24\] Multiplexer_9.vhd(37) " "Inferred latch for \"w_VALUE_2\[24\]\" at Multiplexer_9.vhd(37)" {  } { { "Multiplexer_9.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/Multiplexer_9.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1708466987763 "|CNN2FPGAVHDL|Multiplexer_9:Multiplexer_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_VALUE_2\[25\] Multiplexer_9.vhd(37) " "Inferred latch for \"w_VALUE_2\[25\]\" at Multiplexer_9.vhd(37)" {  } { { "Multiplexer_9.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/Multiplexer_9.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1708466987763 "|CNN2FPGAVHDL|Multiplexer_9:Multiplexer_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_VALUE_2\[26\] Multiplexer_9.vhd(37) " "Inferred latch for \"w_VALUE_2\[26\]\" at Multiplexer_9.vhd(37)" {  } { { "Multiplexer_9.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/Multiplexer_9.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1708466987763 "|CNN2FPGAVHDL|Multiplexer_9:Multiplexer_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_VALUE_2\[27\] Multiplexer_9.vhd(37) " "Inferred latch for \"w_VALUE_2\[27\]\" at Multiplexer_9.vhd(37)" {  } { { "Multiplexer_9.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/Multiplexer_9.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1708466987763 "|CNN2FPGAVHDL|Multiplexer_9:Multiplexer_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_VALUE_2\[28\] Multiplexer_9.vhd(37) " "Inferred latch for \"w_VALUE_2\[28\]\" at Multiplexer_9.vhd(37)" {  } { { "Multiplexer_9.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/Multiplexer_9.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1708466987763 "|CNN2FPGAVHDL|Multiplexer_9:Multiplexer_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_VALUE_2\[29\] Multiplexer_9.vhd(37) " "Inferred latch for \"w_VALUE_2\[29\]\" at Multiplexer_9.vhd(37)" {  } { { "Multiplexer_9.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/Multiplexer_9.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1708466987763 "|CNN2FPGAVHDL|Multiplexer_9:Multiplexer_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_VALUE_2\[30\] Multiplexer_9.vhd(37) " "Inferred latch for \"w_VALUE_2\[30\]\" at Multiplexer_9.vhd(37)" {  } { { "Multiplexer_9.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/Multiplexer_9.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1708466987763 "|CNN2FPGAVHDL|Multiplexer_9:Multiplexer_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_VALUE_2\[31\] Multiplexer_9.vhd(37) " "Inferred latch for \"w_VALUE_2\[31\]\" at Multiplexer_9.vhd(37)" {  } { { "Multiplexer_9.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/Multiplexer_9.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1708466987763 "|CNN2FPGAVHDL|Multiplexer_9:Multiplexer_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_VALUE_1\[0\] Multiplexer_9.vhd(37) " "Inferred latch for \"w_VALUE_1\[0\]\" at Multiplexer_9.vhd(37)" {  } { { "Multiplexer_9.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/Multiplexer_9.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1708466987763 "|CNN2FPGAVHDL|Multiplexer_9:Multiplexer_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_VALUE_1\[1\] Multiplexer_9.vhd(37) " "Inferred latch for \"w_VALUE_1\[1\]\" at Multiplexer_9.vhd(37)" {  } { { "Multiplexer_9.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/Multiplexer_9.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1708466987763 "|CNN2FPGAVHDL|Multiplexer_9:Multiplexer_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_VALUE_1\[2\] Multiplexer_9.vhd(37) " "Inferred latch for \"w_VALUE_1\[2\]\" at Multiplexer_9.vhd(37)" {  } { { "Multiplexer_9.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/Multiplexer_9.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1708466987763 "|CNN2FPGAVHDL|Multiplexer_9:Multiplexer_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_VALUE_1\[3\] Multiplexer_9.vhd(37) " "Inferred latch for \"w_VALUE_1\[3\]\" at Multiplexer_9.vhd(37)" {  } { { "Multiplexer_9.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/Multiplexer_9.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1708466987763 "|CNN2FPGAVHDL|Multiplexer_9:Multiplexer_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_VALUE_1\[4\] Multiplexer_9.vhd(37) " "Inferred latch for \"w_VALUE_1\[4\]\" at Multiplexer_9.vhd(37)" {  } { { "Multiplexer_9.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/Multiplexer_9.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1708466987763 "|CNN2FPGAVHDL|Multiplexer_9:Multiplexer_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_VALUE_1\[5\] Multiplexer_9.vhd(37) " "Inferred latch for \"w_VALUE_1\[5\]\" at Multiplexer_9.vhd(37)" {  } { { "Multiplexer_9.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/Multiplexer_9.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1708466987763 "|CNN2FPGAVHDL|Multiplexer_9:Multiplexer_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_VALUE_1\[6\] Multiplexer_9.vhd(37) " "Inferred latch for \"w_VALUE_1\[6\]\" at Multiplexer_9.vhd(37)" {  } { { "Multiplexer_9.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/Multiplexer_9.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1708466987763 "|CNN2FPGAVHDL|Multiplexer_9:Multiplexer_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_VALUE_1\[7\] Multiplexer_9.vhd(37) " "Inferred latch for \"w_VALUE_1\[7\]\" at Multiplexer_9.vhd(37)" {  } { { "Multiplexer_9.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/Multiplexer_9.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1708466987763 "|CNN2FPGAVHDL|Multiplexer_9:Multiplexer_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_VALUE_1\[8\] Multiplexer_9.vhd(37) " "Inferred latch for \"w_VALUE_1\[8\]\" at Multiplexer_9.vhd(37)" {  } { { "Multiplexer_9.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/Multiplexer_9.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1708466987763 "|CNN2FPGAVHDL|Multiplexer_9:Multiplexer_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_VALUE_1\[9\] Multiplexer_9.vhd(37) " "Inferred latch for \"w_VALUE_1\[9\]\" at Multiplexer_9.vhd(37)" {  } { { "Multiplexer_9.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/Multiplexer_9.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1708466987763 "|CNN2FPGAVHDL|Multiplexer_9:Multiplexer_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_VALUE_1\[10\] Multiplexer_9.vhd(37) " "Inferred latch for \"w_VALUE_1\[10\]\" at Multiplexer_9.vhd(37)" {  } { { "Multiplexer_9.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/Multiplexer_9.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1708466987763 "|CNN2FPGAVHDL|Multiplexer_9:Multiplexer_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_VALUE_1\[11\] Multiplexer_9.vhd(37) " "Inferred latch for \"w_VALUE_1\[11\]\" at Multiplexer_9.vhd(37)" {  } { { "Multiplexer_9.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/Multiplexer_9.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1708466987763 "|CNN2FPGAVHDL|Multiplexer_9:Multiplexer_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_VALUE_1\[12\] Multiplexer_9.vhd(37) " "Inferred latch for \"w_VALUE_1\[12\]\" at Multiplexer_9.vhd(37)" {  } { { "Multiplexer_9.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/Multiplexer_9.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1708466987763 "|CNN2FPGAVHDL|Multiplexer_9:Multiplexer_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_VALUE_1\[13\] Multiplexer_9.vhd(37) " "Inferred latch for \"w_VALUE_1\[13\]\" at Multiplexer_9.vhd(37)" {  } { { "Multiplexer_9.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/Multiplexer_9.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1708466987763 "|CNN2FPGAVHDL|Multiplexer_9:Multiplexer_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_VALUE_1\[14\] Multiplexer_9.vhd(37) " "Inferred latch for \"w_VALUE_1\[14\]\" at Multiplexer_9.vhd(37)" {  } { { "Multiplexer_9.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/Multiplexer_9.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1708466987763 "|CNN2FPGAVHDL|Multiplexer_9:Multiplexer_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_VALUE_1\[15\] Multiplexer_9.vhd(37) " "Inferred latch for \"w_VALUE_1\[15\]\" at Multiplexer_9.vhd(37)" {  } { { "Multiplexer_9.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/Multiplexer_9.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1708466987763 "|CNN2FPGAVHDL|Multiplexer_9:Multiplexer_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_VALUE_1\[16\] Multiplexer_9.vhd(37) " "Inferred latch for \"w_VALUE_1\[16\]\" at Multiplexer_9.vhd(37)" {  } { { "Multiplexer_9.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/Multiplexer_9.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1708466987763 "|CNN2FPGAVHDL|Multiplexer_9:Multiplexer_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_VALUE_1\[17\] Multiplexer_9.vhd(37) " "Inferred latch for \"w_VALUE_1\[17\]\" at Multiplexer_9.vhd(37)" {  } { { "Multiplexer_9.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/Multiplexer_9.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1708466987763 "|CNN2FPGAVHDL|Multiplexer_9:Multiplexer_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_VALUE_1\[18\] Multiplexer_9.vhd(37) " "Inferred latch for \"w_VALUE_1\[18\]\" at Multiplexer_9.vhd(37)" {  } { { "Multiplexer_9.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/Multiplexer_9.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1708466987763 "|CNN2FPGAVHDL|Multiplexer_9:Multiplexer_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_VALUE_1\[19\] Multiplexer_9.vhd(37) " "Inferred latch for \"w_VALUE_1\[19\]\" at Multiplexer_9.vhd(37)" {  } { { "Multiplexer_9.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/Multiplexer_9.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1708466987763 "|CNN2FPGAVHDL|Multiplexer_9:Multiplexer_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_VALUE_1\[20\] Multiplexer_9.vhd(37) " "Inferred latch for \"w_VALUE_1\[20\]\" at Multiplexer_9.vhd(37)" {  } { { "Multiplexer_9.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/Multiplexer_9.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1708466987763 "|CNN2FPGAVHDL|Multiplexer_9:Multiplexer_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_VALUE_1\[21\] Multiplexer_9.vhd(37) " "Inferred latch for \"w_VALUE_1\[21\]\" at Multiplexer_9.vhd(37)" {  } { { "Multiplexer_9.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/Multiplexer_9.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1708466987763 "|CNN2FPGAVHDL|Multiplexer_9:Multiplexer_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_VALUE_1\[22\] Multiplexer_9.vhd(37) " "Inferred latch for \"w_VALUE_1\[22\]\" at Multiplexer_9.vhd(37)" {  } { { "Multiplexer_9.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/Multiplexer_9.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1708466987763 "|CNN2FPGAVHDL|Multiplexer_9:Multiplexer_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_VALUE_1\[23\] Multiplexer_9.vhd(37) " "Inferred latch for \"w_VALUE_1\[23\]\" at Multiplexer_9.vhd(37)" {  } { { "Multiplexer_9.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/Multiplexer_9.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1708466987764 "|CNN2FPGAVHDL|Multiplexer_9:Multiplexer_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_VALUE_1\[24\] Multiplexer_9.vhd(37) " "Inferred latch for \"w_VALUE_1\[24\]\" at Multiplexer_9.vhd(37)" {  } { { "Multiplexer_9.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/Multiplexer_9.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1708466987764 "|CNN2FPGAVHDL|Multiplexer_9:Multiplexer_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_VALUE_1\[25\] Multiplexer_9.vhd(37) " "Inferred latch for \"w_VALUE_1\[25\]\" at Multiplexer_9.vhd(37)" {  } { { "Multiplexer_9.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/Multiplexer_9.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1708466987764 "|CNN2FPGAVHDL|Multiplexer_9:Multiplexer_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_VALUE_1\[26\] Multiplexer_9.vhd(37) " "Inferred latch for \"w_VALUE_1\[26\]\" at Multiplexer_9.vhd(37)" {  } { { "Multiplexer_9.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/Multiplexer_9.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1708466987764 "|CNN2FPGAVHDL|Multiplexer_9:Multiplexer_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_VALUE_1\[27\] Multiplexer_9.vhd(37) " "Inferred latch for \"w_VALUE_1\[27\]\" at Multiplexer_9.vhd(37)" {  } { { "Multiplexer_9.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/Multiplexer_9.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1708466987764 "|CNN2FPGAVHDL|Multiplexer_9:Multiplexer_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_VALUE_1\[28\] Multiplexer_9.vhd(37) " "Inferred latch for \"w_VALUE_1\[28\]\" at Multiplexer_9.vhd(37)" {  } { { "Multiplexer_9.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/Multiplexer_9.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1708466987764 "|CNN2FPGAVHDL|Multiplexer_9:Multiplexer_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_VALUE_1\[29\] Multiplexer_9.vhd(37) " "Inferred latch for \"w_VALUE_1\[29\]\" at Multiplexer_9.vhd(37)" {  } { { "Multiplexer_9.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/Multiplexer_9.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1708466987764 "|CNN2FPGAVHDL|Multiplexer_9:Multiplexer_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_VALUE_1\[30\] Multiplexer_9.vhd(37) " "Inferred latch for \"w_VALUE_1\[30\]\" at Multiplexer_9.vhd(37)" {  } { { "Multiplexer_9.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/Multiplexer_9.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1708466987764 "|CNN2FPGAVHDL|Multiplexer_9:Multiplexer_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_VALUE_1\[31\] Multiplexer_9.vhd(37) " "Inferred latch for \"w_VALUE_1\[31\]\" at Multiplexer_9.vhd(37)" {  } { { "Multiplexer_9.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/Multiplexer_9.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1708466987764 "|CNN2FPGAVHDL|Multiplexer_9:Multiplexer_9"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "o_PORT_0\[0\] GND " "Pin \"o_PORT_0\[0\]\" is stuck at GND" {  } { { "CNN2FPGAVHDL.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/CNN2FPGAVHDL.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1708466988130 "|CNN2FPGAVHDL|o_PORT_0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_PORT_0\[1\] GND " "Pin \"o_PORT_0\[1\]\" is stuck at GND" {  } { { "CNN2FPGAVHDL.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/CNN2FPGAVHDL.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1708466988130 "|CNN2FPGAVHDL|o_PORT_0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_PORT_0\[2\] GND " "Pin \"o_PORT_0\[2\]\" is stuck at GND" {  } { { "CNN2FPGAVHDL.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/CNN2FPGAVHDL.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1708466988130 "|CNN2FPGAVHDL|o_PORT_0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_PORT_0\[3\] GND " "Pin \"o_PORT_0\[3\]\" is stuck at GND" {  } { { "CNN2FPGAVHDL.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/CNN2FPGAVHDL.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1708466988130 "|CNN2FPGAVHDL|o_PORT_0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_PORT_0\[4\] GND " "Pin \"o_PORT_0\[4\]\" is stuck at GND" {  } { { "CNN2FPGAVHDL.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/CNN2FPGAVHDL.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1708466988130 "|CNN2FPGAVHDL|o_PORT_0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_PORT_0\[5\] GND " "Pin \"o_PORT_0\[5\]\" is stuck at GND" {  } { { "CNN2FPGAVHDL.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/CNN2FPGAVHDL.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1708466988130 "|CNN2FPGAVHDL|o_PORT_0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_PORT_0\[6\] GND " "Pin \"o_PORT_0\[6\]\" is stuck at GND" {  } { { "CNN2FPGAVHDL.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/CNN2FPGAVHDL.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1708466988130 "|CNN2FPGAVHDL|o_PORT_0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_PORT_0\[7\] GND " "Pin \"o_PORT_0\[7\]\" is stuck at GND" {  } { { "CNN2FPGAVHDL.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/CNN2FPGAVHDL.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1708466988130 "|CNN2FPGAVHDL|o_PORT_0[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_PORT_0\[8\] GND " "Pin \"o_PORT_0\[8\]\" is stuck at GND" {  } { { "CNN2FPGAVHDL.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/CNN2FPGAVHDL.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1708466988130 "|CNN2FPGAVHDL|o_PORT_0[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_PORT_0\[9\] GND " "Pin \"o_PORT_0\[9\]\" is stuck at GND" {  } { { "CNN2FPGAVHDL.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/CNN2FPGAVHDL.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1708466988130 "|CNN2FPGAVHDL|o_PORT_0[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_PORT_0\[10\] GND " "Pin \"o_PORT_0\[10\]\" is stuck at GND" {  } { { "CNN2FPGAVHDL.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/CNN2FPGAVHDL.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1708466988130 "|CNN2FPGAVHDL|o_PORT_0[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_PORT_0\[11\] GND " "Pin \"o_PORT_0\[11\]\" is stuck at GND" {  } { { "CNN2FPGAVHDL.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/CNN2FPGAVHDL.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1708466988130 "|CNN2FPGAVHDL|o_PORT_0[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_PORT_0\[12\] GND " "Pin \"o_PORT_0\[12\]\" is stuck at GND" {  } { { "CNN2FPGAVHDL.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/CNN2FPGAVHDL.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1708466988130 "|CNN2FPGAVHDL|o_PORT_0[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_PORT_0\[13\] GND " "Pin \"o_PORT_0\[13\]\" is stuck at GND" {  } { { "CNN2FPGAVHDL.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/CNN2FPGAVHDL.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1708466988130 "|CNN2FPGAVHDL|o_PORT_0[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_PORT_0\[14\] GND " "Pin \"o_PORT_0\[14\]\" is stuck at GND" {  } { { "CNN2FPGAVHDL.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/CNN2FPGAVHDL.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1708466988130 "|CNN2FPGAVHDL|o_PORT_0[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_PORT_0\[15\] GND " "Pin \"o_PORT_0\[15\]\" is stuck at GND" {  } { { "CNN2FPGAVHDL.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/CNN2FPGAVHDL.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1708466988130 "|CNN2FPGAVHDL|o_PORT_0[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_PORT_0\[16\] GND " "Pin \"o_PORT_0\[16\]\" is stuck at GND" {  } { { "CNN2FPGAVHDL.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/CNN2FPGAVHDL.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1708466988130 "|CNN2FPGAVHDL|o_PORT_0[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_PORT_0\[17\] GND " "Pin \"o_PORT_0\[17\]\" is stuck at GND" {  } { { "CNN2FPGAVHDL.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/CNN2FPGAVHDL.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1708466988130 "|CNN2FPGAVHDL|o_PORT_0[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_PORT_0\[18\] GND " "Pin \"o_PORT_0\[18\]\" is stuck at GND" {  } { { "CNN2FPGAVHDL.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/CNN2FPGAVHDL.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1708466988130 "|CNN2FPGAVHDL|o_PORT_0[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_PORT_0\[19\] GND " "Pin \"o_PORT_0\[19\]\" is stuck at GND" {  } { { "CNN2FPGAVHDL.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/CNN2FPGAVHDL.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1708466988130 "|CNN2FPGAVHDL|o_PORT_0[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_PORT_0\[20\] GND " "Pin \"o_PORT_0\[20\]\" is stuck at GND" {  } { { "CNN2FPGAVHDL.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/CNN2FPGAVHDL.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1708466988130 "|CNN2FPGAVHDL|o_PORT_0[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_PORT_0\[21\] GND " "Pin \"o_PORT_0\[21\]\" is stuck at GND" {  } { { "CNN2FPGAVHDL.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/CNN2FPGAVHDL.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1708466988130 "|CNN2FPGAVHDL|o_PORT_0[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_PORT_0\[22\] GND " "Pin \"o_PORT_0\[22\]\" is stuck at GND" {  } { { "CNN2FPGAVHDL.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/CNN2FPGAVHDL.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1708466988130 "|CNN2FPGAVHDL|o_PORT_0[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_PORT_0\[23\] GND " "Pin \"o_PORT_0\[23\]\" is stuck at GND" {  } { { "CNN2FPGAVHDL.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/CNN2FPGAVHDL.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1708466988130 "|CNN2FPGAVHDL|o_PORT_0[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_PORT_0\[24\] GND " "Pin \"o_PORT_0\[24\]\" is stuck at GND" {  } { { "CNN2FPGAVHDL.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/CNN2FPGAVHDL.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1708466988130 "|CNN2FPGAVHDL|o_PORT_0[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_PORT_0\[25\] GND " "Pin \"o_PORT_0\[25\]\" is stuck at GND" {  } { { "CNN2FPGAVHDL.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/CNN2FPGAVHDL.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1708466988130 "|CNN2FPGAVHDL|o_PORT_0[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_PORT_0\[26\] GND " "Pin \"o_PORT_0\[26\]\" is stuck at GND" {  } { { "CNN2FPGAVHDL.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/CNN2FPGAVHDL.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1708466988130 "|CNN2FPGAVHDL|o_PORT_0[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_PORT_0\[27\] GND " "Pin \"o_PORT_0\[27\]\" is stuck at GND" {  } { { "CNN2FPGAVHDL.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/CNN2FPGAVHDL.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1708466988130 "|CNN2FPGAVHDL|o_PORT_0[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_PORT_0\[28\] GND " "Pin \"o_PORT_0\[28\]\" is stuck at GND" {  } { { "CNN2FPGAVHDL.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/CNN2FPGAVHDL.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1708466988130 "|CNN2FPGAVHDL|o_PORT_0[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_PORT_0\[29\] GND " "Pin \"o_PORT_0\[29\]\" is stuck at GND" {  } { { "CNN2FPGAVHDL.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/CNN2FPGAVHDL.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1708466988130 "|CNN2FPGAVHDL|o_PORT_0[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_PORT_0\[30\] GND " "Pin \"o_PORT_0\[30\]\" is stuck at GND" {  } { { "CNN2FPGAVHDL.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/CNN2FPGAVHDL.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1708466988130 "|CNN2FPGAVHDL|o_PORT_0[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_PORT_0\[31\] GND " "Pin \"o_PORT_0\[31\]\" is stuck at GND" {  } { { "CNN2FPGAVHDL.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/CNN2FPGAVHDL.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1708466988130 "|CNN2FPGAVHDL|o_PORT_0[31]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1708466988130 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1708466988175 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1708466988503 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708466988503 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "593 " "Implemented 593 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "37 " "Implemented 37 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1708466988555 ""} { "Info" "ICUT_CUT_TM_OPINS" "288 " "Implemented 288 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1708466988555 ""} { "Info" "ICUT_CUT_TM_LCELLS" "268 " "Implemented 268 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1708466988555 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1708466988555 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 43 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 43 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4789 " "Peak virtual memory: 4789 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1708466988575 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Feb 20 19:09:48 2024 " "Processing ended: Tue Feb 20 19:09:48 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1708466988575 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1708466988575 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1708466988575 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1708466988575 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1708466989936 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1708466989937 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Feb 20 19:09:49 2024 " "Processing started: Tue Feb 20 19:09:49 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1708466989937 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1708466989937 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off CNN2FPGAVHDL -c CNN2FPGAVHDL " "Command: quartus_fit --read_settings_files=off --write_settings_files=off CNN2FPGAVHDL -c CNN2FPGAVHDL" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1708466989937 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1708466990148 ""}
{ "Info" "0" "" "Project  = CNN2FPGAVHDL" {  } {  } 0 0 "Project  = CNN2FPGAVHDL" 0 0 "Fitter" 0 0 1708466990148 ""}
{ "Info" "0" "" "Revision = CNN2FPGAVHDL" {  } {  } 0 0 "Revision = CNN2FPGAVHDL" 0 0 "Fitter" 0 0 1708466990148 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1708466990219 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1708466990219 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "CNN2FPGAVHDL 10M08DAF484C8G " "Selected device 10M08DAF484C8G for design \"CNN2FPGAVHDL\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1708466990230 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1708466990259 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1708466990260 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1708466990333 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1708466990344 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484C8GES " "Device 10M08DAF484C8GES is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1708466990664 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484C8G " "Device 10M16DAF484C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1708466990664 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484C8G " "Device 10M25DAF484C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1708466990664 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484C8GES " "Device 10M50DAF484C8GES is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1708466990664 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484C8G " "Device 10M50DAF484C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1708466990664 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484C8G " "Device 10M40DAF484C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1708466990664 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1708466990664 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "8 " "Fitter converted 8 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ H2 " "Pin ~ALTERA_TMS~ is reserved at location H2" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/" { { 0 { 0 ""} 0 947 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1708466990666 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ G2 " "Pin ~ALTERA_TCK~ is reserved at location G2" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/" { { 0 { 0 ""} 0 949 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1708466990666 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ L4 " "Pin ~ALTERA_TDI~ is reserved at location L4" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/" { { 0 { 0 ""} 0 951 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1708466990666 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ M5 " "Pin ~ALTERA_TDO~ is reserved at location M5" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/" { { 0 { 0 ""} 0 953 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1708466990666 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ H10 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/" { { 0 { 0 ""} 0 955 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1708466990666 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ H9 " "Pin ~ALTERA_nCONFIG~ is reserved at location H9" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/" { { 0 { 0 ""} 0 957 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1708466990666 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ G9 " "Pin ~ALTERA_nSTATUS~ is reserved at location G9" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/" { { 0 { 0 ""} 0 959 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1708466990666 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ F8 " "Pin ~ALTERA_CONF_DONE~ is reserved at location F8" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/" { { 0 { 0 ""} 0 961 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1708466990666 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1708466990666 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1708466990667 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1708466990667 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1708466990667 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1708466990667 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1708466990669 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "325 325 " "No exact pin location assignment(s) for 325 pins of 325 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1708466990834 ""}
{ "Error" "EFIOMGR_NOT_ENOUGH_IO_OUTPUT_PAD_LOCATIONS" "288 245 " "There are 288 IO output pads in the design, but only 245 IO output pad locations available on the device." {  } {  } 0 169282 "There are %1!d! IO output pads in the design, but only %2!d! IO output pad locations available on the device." 0 0 "Fitter" 0 -1 1708466990836 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1708466990836 ""}
{ "Error" "EFITCC_FITCC_FAIL" "" "Can't fit design in device" {  } {  } 0 171000 "Can't fit design in device" 0 0 "Fitter" 0 -1 1708466990984 ""}
{ "Warning" "WFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN" "32 " "Following 32 pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "o_PORT_0\[0\] GND " "Pin o_PORT_0\[0\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { o_PORT_0[0] } } } { "CNN2FPGAVHDL.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/CNN2FPGAVHDL.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/" { { 0 { 0 ""} 0 51 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1708466990986 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "o_PORT_0\[1\] GND " "Pin o_PORT_0\[1\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { o_PORT_0[1] } } } { "CNN2FPGAVHDL.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/CNN2FPGAVHDL.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/" { { 0 { 0 ""} 0 52 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1708466990986 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "o_PORT_0\[2\] GND " "Pin o_PORT_0\[2\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { o_PORT_0[2] } } } { "CNN2FPGAVHDL.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/CNN2FPGAVHDL.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/" { { 0 { 0 ""} 0 53 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1708466990986 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "o_PORT_0\[3\] GND " "Pin o_PORT_0\[3\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { o_PORT_0[3] } } } { "CNN2FPGAVHDL.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/CNN2FPGAVHDL.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/" { { 0 { 0 ""} 0 54 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1708466990986 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "o_PORT_0\[4\] GND " "Pin o_PORT_0\[4\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { o_PORT_0[4] } } } { "CNN2FPGAVHDL.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/CNN2FPGAVHDL.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/" { { 0 { 0 ""} 0 55 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1708466990986 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "o_PORT_0\[5\] GND " "Pin o_PORT_0\[5\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { o_PORT_0[5] } } } { "CNN2FPGAVHDL.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/CNN2FPGAVHDL.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/" { { 0 { 0 ""} 0 56 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1708466990986 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "o_PORT_0\[6\] GND " "Pin o_PORT_0\[6\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { o_PORT_0[6] } } } { "CNN2FPGAVHDL.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/CNN2FPGAVHDL.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/" { { 0 { 0 ""} 0 57 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1708466990986 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "o_PORT_0\[7\] GND " "Pin o_PORT_0\[7\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { o_PORT_0[7] } } } { "CNN2FPGAVHDL.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/CNN2FPGAVHDL.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/" { { 0 { 0 ""} 0 58 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1708466990986 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "o_PORT_0\[8\] GND " "Pin o_PORT_0\[8\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { o_PORT_0[8] } } } { "CNN2FPGAVHDL.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/CNN2FPGAVHDL.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/" { { 0 { 0 ""} 0 59 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1708466990986 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "o_PORT_0\[9\] GND " "Pin o_PORT_0\[9\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { o_PORT_0[9] } } } { "CNN2FPGAVHDL.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/CNN2FPGAVHDL.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/" { { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1708466990986 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "o_PORT_0\[10\] GND " "Pin o_PORT_0\[10\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { o_PORT_0[10] } } } { "CNN2FPGAVHDL.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/CNN2FPGAVHDL.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/" { { 0 { 0 ""} 0 61 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1708466990986 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "o_PORT_0\[11\] GND " "Pin o_PORT_0\[11\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { o_PORT_0[11] } } } { "CNN2FPGAVHDL.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/CNN2FPGAVHDL.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/" { { 0 { 0 ""} 0 62 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1708466990986 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "o_PORT_0\[12\] GND " "Pin o_PORT_0\[12\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { o_PORT_0[12] } } } { "CNN2FPGAVHDL.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/CNN2FPGAVHDL.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/" { { 0 { 0 ""} 0 63 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1708466990986 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "o_PORT_0\[13\] GND " "Pin o_PORT_0\[13\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { o_PORT_0[13] } } } { "CNN2FPGAVHDL.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/CNN2FPGAVHDL.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/" { { 0 { 0 ""} 0 64 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1708466990986 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "o_PORT_0\[14\] GND " "Pin o_PORT_0\[14\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { o_PORT_0[14] } } } { "CNN2FPGAVHDL.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/CNN2FPGAVHDL.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/" { { 0 { 0 ""} 0 65 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1708466990986 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "o_PORT_0\[15\] GND " "Pin o_PORT_0\[15\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { o_PORT_0[15] } } } { "CNN2FPGAVHDL.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/CNN2FPGAVHDL.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/" { { 0 { 0 ""} 0 66 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1708466990986 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "o_PORT_0\[16\] GND " "Pin o_PORT_0\[16\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { o_PORT_0[16] } } } { "CNN2FPGAVHDL.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/CNN2FPGAVHDL.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/" { { 0 { 0 ""} 0 67 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1708466990986 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "o_PORT_0\[17\] GND " "Pin o_PORT_0\[17\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { o_PORT_0[17] } } } { "CNN2FPGAVHDL.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/CNN2FPGAVHDL.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/" { { 0 { 0 ""} 0 68 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1708466990986 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "o_PORT_0\[18\] GND " "Pin o_PORT_0\[18\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { o_PORT_0[18] } } } { "CNN2FPGAVHDL.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/CNN2FPGAVHDL.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/" { { 0 { 0 ""} 0 69 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1708466990986 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "o_PORT_0\[19\] GND " "Pin o_PORT_0\[19\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { o_PORT_0[19] } } } { "CNN2FPGAVHDL.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/CNN2FPGAVHDL.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/" { { 0 { 0 ""} 0 70 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1708466990986 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "o_PORT_0\[20\] GND " "Pin o_PORT_0\[20\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { o_PORT_0[20] } } } { "CNN2FPGAVHDL.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/CNN2FPGAVHDL.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/" { { 0 { 0 ""} 0 71 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1708466990986 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "o_PORT_0\[21\] GND " "Pin o_PORT_0\[21\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { o_PORT_0[21] } } } { "CNN2FPGAVHDL.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/CNN2FPGAVHDL.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/" { { 0 { 0 ""} 0 72 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1708466990986 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "o_PORT_0\[22\] GND " "Pin o_PORT_0\[22\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { o_PORT_0[22] } } } { "CNN2FPGAVHDL.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/CNN2FPGAVHDL.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/" { { 0 { 0 ""} 0 73 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1708466990986 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "o_PORT_0\[23\] GND " "Pin o_PORT_0\[23\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { o_PORT_0[23] } } } { "CNN2FPGAVHDL.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/CNN2FPGAVHDL.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/" { { 0 { 0 ""} 0 74 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1708466990986 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "o_PORT_0\[24\] GND " "Pin o_PORT_0\[24\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { o_PORT_0[24] } } } { "CNN2FPGAVHDL.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/CNN2FPGAVHDL.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/" { { 0 { 0 ""} 0 75 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1708466990986 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "o_PORT_0\[25\] GND " "Pin o_PORT_0\[25\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { o_PORT_0[25] } } } { "CNN2FPGAVHDL.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/CNN2FPGAVHDL.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/" { { 0 { 0 ""} 0 76 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1708466990986 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "o_PORT_0\[26\] GND " "Pin o_PORT_0\[26\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { o_PORT_0[26] } } } { "CNN2FPGAVHDL.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/CNN2FPGAVHDL.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/" { { 0 { 0 ""} 0 77 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1708466990986 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "o_PORT_0\[27\] GND " "Pin o_PORT_0\[27\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { o_PORT_0[27] } } } { "CNN2FPGAVHDL.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/CNN2FPGAVHDL.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/" { { 0 { 0 ""} 0 78 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1708466990986 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "o_PORT_0\[28\] GND " "Pin o_PORT_0\[28\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { o_PORT_0[28] } } } { "CNN2FPGAVHDL.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/CNN2FPGAVHDL.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/" { { 0 { 0 ""} 0 79 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1708466990986 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "o_PORT_0\[29\] GND " "Pin o_PORT_0\[29\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { o_PORT_0[29] } } } { "CNN2FPGAVHDL.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/CNN2FPGAVHDL.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/" { { 0 { 0 ""} 0 80 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1708466990986 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "o_PORT_0\[30\] GND " "Pin o_PORT_0\[30\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { o_PORT_0[30] } } } { "CNN2FPGAVHDL.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/CNN2FPGAVHDL.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/" { { 0 { 0 ""} 0 81 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1708466990986 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "o_PORT_0\[31\] GND " "Pin o_PORT_0\[31\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { o_PORT_0[31] } } } { "CNN2FPGAVHDL.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/CNN2FPGAVHDL.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/" { { 0 { 0 ""} 0 82 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1708466990986 ""}  } {  } 0 169069 "Following %1!d! pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1708466990986 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Fitter 2 s 5 s Quartus Prime " "Quartus Prime Fitter was unsuccessful. 2 errors, 5 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4927 " "Peak virtual memory: 4927 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1708466991079 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Feb 20 19:09:51 2024 " "Processing ended: Tue Feb 20 19:09:51 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1708466991079 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1708466991079 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1708466991079 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1708466991079 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 48 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 48 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1708466991719 ""}
