$comment
	File created using the following command:
		vcd file 8bitCPU.msim.vcd -direction
$end
$date
	Thu Dec 12 21:25:47 2024
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module dec3to8report_vlg_vec_tst $end
$var reg 1 ! enable $end
$var reg 3 " w [2:0] $end
$var wire 1 # y [7] $end
$var wire 1 $ y [6] $end
$var wire 1 % y [5] $end
$var wire 1 & y [4] $end
$var wire 1 ' y [3] $end
$var wire 1 ( y [2] $end
$var wire 1 ) y [1] $end
$var wire 1 * y [0] $end
$scope module i1 $end
$var wire 1 + gnd $end
$var wire 1 , vcc $end
$var wire 1 - unknown $end
$var tri1 1 . devclrn $end
$var tri1 1 / devpor $end
$var tri1 1 0 devoe $end
$var wire 1 1 enable~combout $end
$var wire 1 2 inst|Mux0~0_combout $end
$var wire 1 3 inst|Mux1~0_combout $end
$var wire 1 4 inst|Mux2~0_combout $end
$var wire 1 5 inst|Mux3~0_combout $end
$var wire 1 6 inst|Mux4~0_combout $end
$var wire 1 7 inst|Mux5~0_combout $end
$var wire 1 8 inst|Mux6~0_combout $end
$var wire 1 9 inst|Mux7~0_combout $end
$var wire 1 : w~combout [2] $end
$var wire 1 ; w~combout [1] $end
$var wire 1 < w~combout [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
bx "
0*
0)
0(
0'
0&
0%
0$
0#
0+
1,
x-
1.
1/
10
01
02
03
04
05
06
07
08
09
x<
x;
x:
$end
#10000
1!
11
x9
x8
x7
x6
x5
x4
x3
x2
x*
x)
x(
x'
x&
x%
x$
x#
#120000
