import pir._
import pir.node._
import arch._
import pirc.enums._

object GEMM_Blocked extends PIRApp {
  def main(top:Top) = {
    val x4732_x4742_s = Scalar("x4732_x4742")
    val x4731_x4741_s = Scalar("x4731_x4741")
    val x4827_x4837_s = Scalar("x4827_x4837")
    val x4843_b5144_x4884_b5150_data_s = Scalar("x4843_b5144_x4884_b5150_data")
    val bus_601_s = Scalar("bus_601")
    val dim_argin = ArgIn("dim")
    val x5014_x5052_s = Scalar("x5014_x5052")
    val x4748_b5128_x4787_b5134_data_s = Scalar("x4748_b5128_x4787_b5134_data")
    val bus_450_s = Scalar("bus_450")
    val bus_590_s = Scalar("bus_590")
    val x4923_x4973_ra_s = Scalar("x4923_x4973_ra")
    val bus_499_s = Scalar("bus_499")
    val x4725_x4725_dsp0_bank0_data_s = Scalar("x4725_x4725_dsp0_bank0_data")
    val bus_501_s = Scalar("bus_501")
    val b_dram_da = DRAMAddress("b_dram", "b_dram")
    val x4923_x4964_data_s = Scalar("x4923_x4964_data")
    val x4826_x4826_dsp0_bank0_data_s = Scalar("x4826_x4826_dsp0_bank0_data")
    val x5015_x5053_s = Scalar("x5015_x5053")
    val x4749_b5130_x4789_data_s = Scalar("x4749_b5130_x4789_data")
    val bus_448_s = Scalar("bus_448")
    val bus_599_s = Scalar("bus_599")
    val x4843_b5144_x4843_b5144_dsp0_bank0_data_s = Scalar("x4843_b5144_x4843_b5144_dsp0_bank0_data")
    val x4844_b5146_x4886_data_s = Scalar("x4844_b5146_x4886_data")
    val bus_511_s = Scalar("bus_511")
    val b_dram_oc = OffChip("b_dram")
    val x4725_x4986_ra_s = Scalar("x4725_x4986_ra")
    val x4923_x4923_dsp1_bank0_data_s = Scalar("x4923_x4923_dsp1_bank0_data")
    val x4843_b5143_x4843_b5143_dsp0_bank0_data_s = Scalar("x4843_b5143_x4843_b5143_dsp0_bank0_data")
    val x5011_b5158_x5051_b5162_s = Scalar("x5011_b5158_x5051_b5162")
    val x4730_x4730_dsp0_bank0_data_s = Scalar("x4730_x4730_dsp0_bank0_data")
    val c_dram_oc = OffChip("c_dram")
    val x4748_b5127_x4787_b5133_data_s = Scalar("x4748_b5127_x4787_b5133_data")
    val x4923_x4956_ra_s = Scalar("x4923_x4956_ra")
    val x4997_x5006_s = Scalar("x4997_x5006")
    val x4729_x4984_ra_s = Scalar("x4729_x4984_ra")
    val bus_460_s = Scalar("bus_460")
    val bus_503_s = Scalar("bus_503")
    val x4747_b5126_x4785_b5132_s = Scalar("x4747_b5126_x4785_b5132")
    val x4842_b5142_x4882_b5148_s = Scalar("x4842_b5142_x4882_b5148")
    val c_dram_da = DRAMAddress("c_dram", "c_dram")
    val x4926_x4946_data_s = Scalar("x4926_x4946_data")
    val a_dram_oc = OffChip("a_dram")
    val x4725_x5069_ra_s = Scalar("x4725_x5069_ra")
    val bus_447_s = Scalar("bus_447")
    val x5011_b5157_x5051_b5161_s = Scalar("x5011_b5157_x5051_b5161")
    val x4748_b5128_x4748_b5128_dsp0_bank0_data_s = Scalar("x4748_b5128_x4748_b5128_dsp0_bank0_data")
    val x4996_x5005_s = Scalar("x4996_x5005")
    val bus_498_s = Scalar("bus_498")
    val x4828_x4838_s = Scalar("x4828_x4838")
    val a_dram_da = DRAMAddress("a_dram", "a_dram")
    val x4842_b5141_x4882_b5147_s = Scalar("x4842_b5141_x4882_b5147")
    val x4730_x4942_ra_s = Scalar("x4730_x4942_ra")
    val bus_603_s = Scalar("bus_603")
    val bus_512_s = Scalar("bus_512")
    val x4729_x4729_dsp0_bank0_data_s = Scalar("x4729_x4729_dsp0_bank0_data")
    val bus_600_s = Scalar("bus_600")
    val x4725_x4725_dsp1_bank0_data_s = Scalar("x4725_x4725_dsp1_bank0_data")
    val x4748_b5129_x4787_b5135_data_s = Scalar("x4748_b5129_x4787_b5135_data")
    val bus_461_s = Scalar("bus_461")
    val x4729_x4975_wa_s = Scalar("x4729_x4975_wa")
    val x4923_x4923_dsp0_bank0_data_s = Scalar("x4923_x4923_dsp0_bank0_data")
    val x4826_x4919_wa_s = Scalar("x4826_x4919_wa")
    val x4725_x4993_data_s = Scalar("x4725_x4993_data")
    val x4730_x4820_wa_s = Scalar("x4730_x4820_wa")
    val bus_591_s = Scalar("bus_591")
    val x4747_b5125_x4785_b5131_s = Scalar("x4747_b5125_x4785_b5131")
    val x4725_x4993_wa_s = Scalar("x4725_x4993_wa")
    val x5016_x5054_s = Scalar("x5016_x5054")
    val bus_452_s = Scalar("bus_452")
    val x4843_b5145_x4884_b5151_data_s = Scalar("x4843_b5145_x4884_b5151_data")
    val x4843_b5143_x4884_b5149_data_s = Scalar("x4843_b5143_x4884_b5149_data")
    val x5012_b5159_x5073_b5163_s = Scalar("x5012_b5159_x5073_b5163")
    val x4748_b5127_x4748_b5127_dsp0_bank0_data_s = Scalar("x4748_b5127_x4748_b5127_dsp0_bank0_data")
    val x4926_x4926_dsp0_bank0_data_s = Scalar("x4926_x4926_dsp0_bank0_data")
    val x5083 = MetaPipeline(name="x5083",parent="top") { implicit CU => 
      val x4701 = new ScalarBuffer()
        .name("x4701")
        .buffering(1)
        .store(dim_argin, None, None)
      val ctr1 = Counter(min=Const(0), max=x4701, step=Const(64), par=1) // Counter
      val x4721 = CounterChain(name = "x4721", ctr1).iter(1)
    }
    val x5082 = MetaPipeline(name="x5082",parent="x5083") { implicit CU => 
      val x4701 = new ScalarBuffer()
        .name("x4701")
        .buffering(1)
        .store(dim_argin, None, None)
      val ctr2 = Counter(min=Const(0), max=x4701, step=Const(16), par=1) // Counter
      val x4724 = CounterChain(name = "x4724", ctr2).iter(1)
    }
    val x4725_dsp0_bank0 = MemoryPipeline(name="x4725_dsp0_bank0",parent="x4995") { implicit CU => 
      val b5179 = new ScalarFIFO()
        .size(1)
        .name("b5179")
        .store(x4725_x4993_wa_s, None, None)
      val x4993 = new ScalarFIFO()
        .size(1)
        .name("x4993")
        .store(x4725_x4993_data_s, None, None)
      val b5181 = new ScalarFIFO()
        .size(1)
        .name("b5181")
        .store(x4725_x5069_ra_s, None, None)
      val x4725 = new SRAM()
        .size(1024)
        .mode(SramMode)
        .name("x4725")
        .banking(NoBanking())
        .buffering(3)
        .store(x4993, Some(b5179), Some("x4995"))
        .load(x4725_x4725_dsp0_bank0_data_s, Some(b5181), Some("x5081"))
    }
    val x4725_dsp1_bank0 = MemoryPipeline(name="x4725_dsp1_bank0",parent="x4995") { implicit CU => 
      val b5179 = new ScalarFIFO()
        .size(1)
        .name("b5179")
        .store(x4725_x4993_wa_s, None, None)
      val x4993 = new ScalarFIFO()
        .size(1)
        .name("x4993")
        .store(x4725_x4993_data_s, None, None)
      val b5177 = new ScalarFIFO()
        .size(1)
        .name("b5177")
        .store(x4725_x4986_ra_s, None, None)
      val x4725 = new SRAM()
        .size(1024)
        .mode(SramMode)
        .name("x4725")
        .banking(NoBanking())
        .buffering(1)
        .store(x4993, Some(b5179), None)
        .load(x4725_x4725_dsp1_bank0_data_s, Some(b5177), None)
    }
    val x4995 = MetaPipeline(name="x4995",parent="x5082") { implicit CU => 
      val x4701 = new ScalarBuffer()
        .name("x4701")
        .buffering(1)
        .store(dim_argin, None, None)
      val ctr3 = Counter(min=Const(0), max=x4701, step=Const(16), par=1) // Counter
      val x4728 = CounterChain(name = "x4728", ctr3).iter(1)
    }
    val x4729_dsp0_bank0 = MemoryPipeline(name="x4729_dsp0_bank0",parent="x4995") { implicit CU => 
      val b5173 = new ScalarFIFO()
        .size(1)
        .name("b5173")
        .store(x4729_x4975_wa_s, None, None)
      val x4975 = new ScalarFIFO()
        .size(1)
        .name("x4975")
        .store(x4923_x4923_dsp0_bank0_data_s, None, None)
      val b5175 = new ScalarFIFO()
        .size(1)
        .name("b5175")
        .store(x4729_x4984_ra_s, None, None)
      val x4729 = new SRAM()
        .size(1024)
        .mode(SramMode)
        .name("x4729")
        .banking(NoBanking())
        .buffering(2)
        .store(x4975, Some(b5173), Some("x4977"))
        .load(x4729_x4729_dsp0_bank0_data_s, Some(b5175), Some("x4994_0"))
    }
    val x4730_dsp0_bank0 = MemoryPipeline(name="x4730_dsp0_bank0",parent="x4995") { implicit CU => 
      val x4820 = new ScalarFIFO()
        .size(1)
        .name("x4820")
        .store(x4749_b5130_x4789_data_s, None, None)
      val b5169 = new ScalarFIFO()
        .size(1)
        .name("b5169")
        .store(x4730_x4942_ra_s, None, None)
      val b5166 = new ScalarFIFO()
        .size(1)
        .name("b5166")
        .store(x4730_x4820_wa_s, None, None)
      val x4730 = new SRAM()
        .size(256)
        .mode(SramMode)
        .name("x4730")
        .banking(NoBanking())
        .buffering(2)
        .store(x4820, Some(b5166), Some("x4823"))
        .load(x4730_x4730_dsp0_bank0_data_s, Some(b5169), Some("x4977"))
    }
    val x4743_0 = Pipeline(name="x4743_0",parent="x4995") { implicit CU => 
      val x4736 = CU.temp(None).name("x4736")
      val x4734 = CU.temp(None).name("x4734")
      val x4724 = CounterChain.copy("x5082", "x4724").iterIdx(0, 0)
      val x4728 = CounterChain.copy("x4995", "x4728").iterIdx(0, 0)
      val x4743_unit = CounterChain(name = "x4743_unit", Counter(Const(0), Const(1), Const(1), par=1)).iter(1l)
      Stage(operands=List(x4724(0), Const(16)), op=FixAdd, results=List(x4736))
      Stage(operands=List(x4736, x4724(0)), op=FixSub, results=List(x4732_x4742_s))
      Stage(operands=List(x4728(0), Const(16)), op=FixAdd, results=List(x4734))
      Stage(operands=List(x4734, x4728(0)), op=FixSub, results=List(x4731_x4741_s))
    }
    val x4823 = StreamController(name="x4823",parent="x4995") { implicit CU => 
      val x4731 = new ScalarBuffer()
        .name("x4731")
        .buffering(2)
        .store(x4731_x4741_s, None, Some("x4743_0"))
      val ctr4 = Counter(min=Const(0), max=x4731, step=Const(1), par=1) // Counter
      val x4746 = CounterChain(name = "x4746", ctr4).iter(1)
    }
    val x4788 = StreamController(name="x4788",parent="x4823") { implicit CU => 
      val x4788_unit = CounterChain(name = "x4788_unit", Counter(Const(0), Const(1), Const(1), par=1)).iter(1l)
    }
    val x4788_0 = Pipeline(name="x4788_0",parent="x4788") { implicit CU => 
      val x4750 = CU.temp(None).name("x4750")
      val x4756 = CU.temp(None).name("x4756")
      val x4755 = CU.temp(None).name("x4755")
      val x4753 = CU.temp(None).name("x4753")
      val x4701 = new ScalarBuffer()
        .name("x4701")
        .buffering(1)
        .store(dim_argin, None, None)
      val ctr17 = Counter(min=Const(0), max=Const(1), step=Const(1), par=1) // Counter
      val x4788_0_unit = CounterChain(name = "x4788_0_unit", ctr17).iter(1)
      val x4746 = CounterChain.copy("x4823", "x4746")
      val x4728 = CounterChain.copy("x4995", "x4728")
      val x4724 = CounterChain.copy("x5082", "x4724")
      Stage(operands=List(x4728(0), x4746(0)), op=FixAdd, results=List(x4750))
      Stage(operands=List(x4750, x4701), op=FixMul, results=List(x4753))
      Stage(operands=List(x4753, x4724(0)), op=FixAdd, results=List(x4755))
      Stage(operands=List(x4755, Const(2)), op=FixSla, results=List(x4756, bus_447_s))
      Stage(operands=List(x4756, Const(31)), op=BitAnd, results=List(bus_448_s))
    }
    val x4788_2 = Pipeline(name="x4788_2",parent="x4788") { implicit CU => 
      val x4770 = new ScalarFIFO()
        .size(1)
        .name("x4770")
        .store(bus_450_s, None, None)
      val x4732 = new ScalarBuffer()
        .name("x4732")
        .buffering(2)
        .store(x4732_x4742_s, None, Some("x4743_0"))
      val ctr19 = Counter(min=Const(0), max=Const(1), step=Const(1), par=1) // Counter
      val x4788_2_unit = CounterChain(name = "x4788_2_unit", ctr19).iter(1)
      Stage(operands=List(x4770, x4732), op=FixAdd, results=List(x4748_b5129_x4787_b5135_data_s))
      Stage(operands=List(x4732, Const(2)), op=FixSla, results=List(bus_452_s))
    }
    val x4788_4 = Pipeline(name="x4788_4",parent="x4788") { implicit CU => 
      val x4775 = CU.temp(None).name("x4775")
      val x4773 = CU.temp(None).name("x4773")
      val x4761 = new ScalarFIFO()
        .size(1)
        .name("x4761")
        .store(bus_452_s, None, None)
      val x4770 = new ScalarFIFO()
        .size(1)
        .name("x4770")
        .store(bus_450_s, None, None)
      val x4769 = new ScalarFIFO()
        .size(1)
        .name("x4769")
        .store(bus_460_s, None, None)
      val x4771 = new ScalarFIFO()
        .size(1)
        .name("x4771")
        .store(bus_461_s, None, None)
      val x4732 = new ScalarBuffer()
        .name("x4732")
        .buffering(2)
        .store(x4732_x4742_s, None, Some("x4743_0"))
      val x4758 = new ScalarFIFO()
        .size(1)
        .name("x4758")
        .store(bus_448_s, None, None)
      val ctr21 = Counter(min=Const(0), max=Const(1), step=Const(1), par=1) // Counter
      val x4788_4_unit = CounterChain(name = "x4788_4_unit", ctr21).iter(1)
      Stage(operands=List(x4732, x4770), op=FixAdd, results=List(x4773))
      Stage(operands=List(x4773, x4771), op=FixAdd, results=List(x4748_b5127_x4787_b5133_data_s))
      Stage(operands=List(x4761, x4758), op=FixAdd, results=List(x4775))
      Stage(operands=List(x4775, x4769), op=FixAdd, results=List(x4747_b5126_x4785_b5132_s))
    }
    val x4788_5 = Pipeline(name="x4788_5",parent="x4788") { implicit CU => 
      val x4762 = CU.temp(None).name("x4762")
      val x4758 = new ScalarFIFO()
        .size(1)
        .name("x4758")
        .store(bus_448_s, None, None)
      val x4756 = new ScalarFIFO()
        .size(1)
        .name("x4756")
        .store(bus_447_s, None, None)
      val x4778 = new ScalarBuffer()
        .name("x4778")
        .buffering(1)
        .store(b_dram_da, None, None)
      val ctr22 = Counter(min=Const(0), max=Const(1), step=Const(1), par=1) // Counter
      val x4788_5_unit = CounterChain(name = "x4788_5_unit", ctr22).iter(1)
      Stage(operands=List(x4756, x4758), op=FixSub, results=List(x4762))
      Stage(operands=List(x4762, x4778), op=FixAdd, results=List(x4747_b5125_x4785_b5131_s))
    }
    val x4788_3 = Pipeline(name="x4788_3",parent="x4788") { implicit CU => 
      val x4768 = CU.temp(None).name("x4768")
      val x4765 = CU.temp(None).name("x4765")
      val x4763 = CU.temp(None).name("x4763")
      val x4767 = CU.temp(None).name("x4767")
      val x4769 = CU.temp(None).name("x4769")
      val x4761 = new ScalarFIFO()
        .size(1)
        .name("x4761")
        .store(bus_452_s, None, None)
      val x4756 = new ScalarFIFO()
        .size(1)
        .name("x4756")
        .store(bus_447_s, None, None)
      val ctr20 = Counter(min=Const(0), max=Const(1), step=Const(1), par=1) // Counter
      val x4788_3_unit = CounterChain(name = "x4788_3_unit", ctr20).iter(1)
      Stage(operands=List(x4756, x4761), op=FixAdd, results=List(x4763))
      Stage(operands=List(x4763, Const(31)), op=BitAnd, results=List(x4765))
      Stage(operands=List(x4765, Const(0)), op=FixEql, results=List(x4767))
      Stage(operands=List(Const(64), x4765), op=FixSub, results=List(x4768))
      Stage(operands=List(x4767, Const(0), x4768), op=MuxOp, results=List(x4769, bus_460_s))
      Stage(operands=List(x4769, Const(2)), op=FixSra, results=List(bus_461_s))
    }
    val x4788_1 = Pipeline(name="x4788_1",parent="x4788") { implicit CU => 
      val x4758 = new ScalarFIFO()
        .size(1)
        .name("x4758")
        .store(bus_448_s, None, None)
      val ctr18 = Counter(min=Const(0), max=Const(1), step=Const(1), par=1) // Counter
      val x4788_1_unit = CounterChain(name = "x4788_1_unit", ctr18).iter(1)
      Stage(operands=List(x4758, Const(2)), op=FixSra, results=List(bus_450_s, x4748_b5128_x4787_b5134_data_s))
    }
    val x4789 = MemoryController(name="x4789",parent="x4823",offchip=b_dram_oc, mctpe=TileLoad) { implicit CU => 
      val x4747_b5125 = new ScalarFIFO()
        .size(1)
        .name("offset")
        .store(x4747_b5125_x4785_b5131_s, None, None)
      val x4747_b5126 = new ScalarFIFO()
        .size(1)
        .name("size")
        .store(x4747_b5126_x4785_b5132_s, None, None)
      CU.newOut("data", x4749_b5130_x4789_data_s)
    }
    val x4822 = Sequential(name="x4822",parent="x4823") { implicit CU => 
      val x4822_unit = CounterChain(name = "x4822_unit", Counter(Const(0), Const(1), Const(1), par=1)).iter(1l)
    }
    val x4821_0 = Pipeline(name="x4821_0",parent="x4822") { implicit CU => 
      val b5165 = CU.temp(None).name("b5165")
      val x4812 = CU.temp(None).name("x4812")
      val x4790 = new ScalarBuffer()
        .name("x4790")
        .buffering(1)
        .store(x4748_b5128_x4748_b5128_dsp0_bank0_data_s, None, None)
      val x4792 = new ScalarBuffer()
        .name("x4792")
        .buffering(1)
        .store(x4748_b5127_x4748_b5127_dsp0_bank0_data_s, None, None)
      val x4746 = CounterChain.copy("x4823", "x4746").iterIdx(0, 0)
      val ctr5 = Counter(min=Const(0), max=x4792, step=Const(1), par=1) // Counter
      val x4806 = CounterChain(name = "x4806", ctr5).iter(1)
      Stage(operands=List(x4806(0), x4790), op=FixSub, results=List(x4812))
      Stage(operands=List(x4806(0), x4790), op=FixSub, results=List(x4812))
      Stage(operands=List(x4746(0), Const(16)), op=FixMul, results=List(b5165))
      Stage(operands=List(b5165, x4812), op=FixAdd, results=List(x4730_x4820_wa_s))
    }
    val x4977 = MetaPipeline(name="x4977",parent="x4995") { implicit CU => 
      val ctr6 = Counter(min=Const(0), max=Const(64), step=Const(1), par=1) // Counter
      val x4825 = CounterChain(name = "x4825", ctr6).iter(64)
    }
    val x4826_dsp0_bank0 = MemoryPipeline(name="x4826_dsp0_bank0",parent="x4977") { implicit CU => 
      val x4919 = new ScalarFIFO()
        .size(1)
        .name("x4919")
        .store(x4844_b5146_x4886_data_s, None, None)
      val b5167 = new ScalarFIFO()
        .size(1)
        .name("b5167")
        .store(x4826_x4919_wa_s, None, None)
      val x4925 = CounterChain.copy("x4966", "x4925")
      val x4826 = new SRAM()
        .size(16)
        .mode(SramMode)
        .name("x4826")
        .banking(NoBanking())
        .buffering(2)
        .store(x4919, Some(b5167), Some("x4922"))
        .load(x4826_x4826_dsp0_bank0_data_s, Some(x4925(0)), Some("x4966"))
    }
    val x4839_0 = Pipeline(name="x4839_0",parent="x4977") { implicit CU => 
      val x4831 = CU.temp(None).name("x4831")
      val x4825 = CounterChain.copy("x4977", "x4825").iterIdx(0, 0)
      val x4728 = CounterChain.copy("x4995", "x4728").iterIdx(0, 0)
      val x4839_unit = CounterChain(name = "x4839_unit", Counter(Const(0), Const(1), Const(1), par=1)).iter(1l)
      val x4721 = CounterChain.copy("x5083", "x4721").iterIdx(0, 0)
      Stage(operands=List(x4728(0), Const(16)), op=FixAdd, results=List(x4831))
      Stage(operands=List(x4831, x4728(0)), op=FixSub, results=List(x4828_x4838_s))
      Stage(operands=List(x4721(0), x4825(0)), op=FixAdd, results=List(x4827_x4837_s))
    }
    val x4922 = StreamController(name="x4922",parent="x4977") { implicit CU => 
      val ctr7 = Counter(min=Const(0), max=Const(1), step=Const(1), par=1) // Counter
      val x4841 = CounterChain(name = "x4841", ctr7).iter(1)
    }
    val x4885_0 = Pipeline(name="x4885_0",parent="x4885") { implicit CU => 
      val x4852 = CU.temp(None).name("x4852")
      val x4846 = CU.temp(None).name("x4846")
      val x4851 = CU.temp(None).name("x4851")
      val x4849 = CU.temp(None).name("x4849")
      val x4827 = new ScalarBuffer()
        .name("x4827")
        .buffering(2)
        .store(x4827_x4837_s, None, Some("x4839_0"))
      val x4701 = new ScalarBuffer()
        .name("x4701")
        .buffering(1)
        .store(dim_argin, None, None)
      val ctr23 = Counter(min=Const(0), max=Const(1), step=Const(1), par=1) // Counter
      val x4885_0_unit = CounterChain(name = "x4885_0_unit", ctr23).iter(1)
      val x4728 = CounterChain.copy("x4995", "x4728")
      val x4841 = CounterChain.copy("x4922", "x4841")
      Stage(operands=List(x4827, x4841(0)), op=FixAdd, results=List(x4846))
      Stage(operands=List(x4846, x4701), op=FixMul, results=List(x4849))
      Stage(operands=List(x4849, x4728(0)), op=FixAdd, results=List(x4851))
      Stage(operands=List(x4851, Const(2)), op=FixSla, results=List(x4852, bus_498_s))
      Stage(operands=List(x4852, Const(31)), op=BitAnd, results=List(bus_499_s))
    }
    val x4885_2 = Pipeline(name="x4885_2",parent="x4885") { implicit CU => 
      val x4866 = new ScalarFIFO()
        .size(1)
        .name("x4866")
        .store(bus_501_s, None, None)
      val x4828 = new ScalarBuffer()
        .name("x4828")
        .buffering(2)
        .store(x4828_x4838_s, None, Some("x4839_0"))
      val ctr25 = Counter(min=Const(0), max=Const(1), step=Const(1), par=1) // Counter
      val x4885_2_unit = CounterChain(name = "x4885_2_unit", ctr25).iter(1)
      Stage(operands=List(x4866, x4828), op=FixAdd, results=List(x4843_b5145_x4884_b5151_data_s))
      Stage(operands=List(x4828, Const(2)), op=FixSla, results=List(bus_503_s))
    }
    val x4885 = StreamController(name="x4885",parent="x4922") { implicit CU => 
      val x4885_unit = CounterChain(name = "x4885_unit", Counter(Const(0), Const(1), Const(1), par=1)).iter(1l)
    }
    val x4885_3 = Pipeline(name="x4885_3",parent="x4885") { implicit CU => 
      val x4864 = CU.temp(None).name("x4864")
      val x4861 = CU.temp(None).name("x4861")
      val x4863 = CU.temp(None).name("x4863")
      val x4859 = CU.temp(None).name("x4859")
      val x4865 = CU.temp(None).name("x4865")
      val x4857 = new ScalarFIFO()
        .size(1)
        .name("x4857")
        .store(bus_503_s, None, None)
      val x4852 = new ScalarFIFO()
        .size(1)
        .name("x4852")
        .store(bus_498_s, None, None)
      val ctr26 = Counter(min=Const(0), max=Const(1), step=Const(1), par=1) // Counter
      val x4885_3_unit = CounterChain(name = "x4885_3_unit", ctr26).iter(1)
      Stage(operands=List(x4852, x4857), op=FixAdd, results=List(x4859))
      Stage(operands=List(x4859, Const(31)), op=BitAnd, results=List(x4861))
      Stage(operands=List(x4861, Const(0)), op=FixEql, results=List(x4863))
      Stage(operands=List(Const(64), x4861), op=FixSub, results=List(x4864))
      Stage(operands=List(x4863, Const(0), x4864), op=MuxOp, results=List(x4865, bus_511_s))
      Stage(operands=List(x4865, Const(2)), op=FixSra, results=List(bus_512_s))
    }
    val x4885_5 = Pipeline(name="x4885_5",parent="x4885") { implicit CU => 
      val x4858 = CU.temp(None).name("x4858")
      val x4874 = new ScalarBuffer()
        .name("x4874")
        .buffering(1)
        .store(a_dram_da, None, None)
      val x4854 = new ScalarFIFO()
        .size(1)
        .name("x4854")
        .store(bus_499_s, None, None)
      val x4852 = new ScalarFIFO()
        .size(1)
        .name("x4852")
        .store(bus_498_s, None, None)
      val ctr28 = Counter(min=Const(0), max=Const(1), step=Const(1), par=1) // Counter
      val x4885_5_unit = CounterChain(name = "x4885_5_unit", ctr28).iter(1)
      Stage(operands=List(x4852, x4854), op=FixSub, results=List(x4858))
      Stage(operands=List(x4858, x4874), op=FixAdd, results=List(x4842_b5141_x4882_b5147_s))
    }
    val x4885_1 = Pipeline(name="x4885_1",parent="x4885") { implicit CU => 
      val x4854 = new ScalarFIFO()
        .size(1)
        .name("x4854")
        .store(bus_499_s, None, None)
      val ctr24 = Counter(min=Const(0), max=Const(1), step=Const(1), par=1) // Counter
      val x4885_1_unit = CounterChain(name = "x4885_1_unit", ctr24).iter(1)
      Stage(operands=List(x4854, Const(2)), op=FixSra, results=List(bus_501_s, x4843_b5144_x4884_b5150_data_s))
    }
    val x4885_4 = Pipeline(name="x4885_4",parent="x4885") { implicit CU => 
      val x4869 = CU.temp(None).name("x4869")
      val x4871 = CU.temp(None).name("x4871")
      val x4828 = new ScalarBuffer()
        .name("x4828")
        .buffering(2)
        .store(x4828_x4838_s, None, Some("x4839_0"))
      val x4854 = new ScalarFIFO()
        .size(1)
        .name("x4854")
        .store(bus_499_s, None, None)
      val x4866 = new ScalarFIFO()
        .size(1)
        .name("x4866")
        .store(bus_501_s, None, None)
      val x4857 = new ScalarFIFO()
        .size(1)
        .name("x4857")
        .store(bus_503_s, None, None)
      val x4865 = new ScalarFIFO()
        .size(1)
        .name("x4865")
        .store(bus_511_s, None, None)
      val x4867 = new ScalarFIFO()
        .size(1)
        .name("x4867")
        .store(bus_512_s, None, None)
      val ctr27 = Counter(min=Const(0), max=Const(1), step=Const(1), par=1) // Counter
      val x4885_4_unit = CounterChain(name = "x4885_4_unit", ctr27).iter(1)
      Stage(operands=List(x4828, x4866), op=FixAdd, results=List(x4869))
      Stage(operands=List(x4869, x4867), op=FixAdd, results=List(x4843_b5143_x4884_b5149_data_s))
      Stage(operands=List(x4857, x4854), op=FixAdd, results=List(x4871))
      Stage(operands=List(x4871, x4865), op=FixAdd, results=List(x4842_b5142_x4882_b5148_s))
    }
    val x4886 = MemoryController(name="x4886",parent="x4922",offchip=a_dram_oc, mctpe=TileLoad) { implicit CU => 
      val x4842_b5142 = new ScalarFIFO()
        .size(1)
        .name("size")
        .store(x4842_b5142_x4882_b5148_s, None, None)
      val x4842_b5141 = new ScalarFIFO()
        .size(1)
        .name("offset")
        .store(x4842_b5141_x4882_b5147_s, None, None)
      CU.newOut("data", x4844_b5146_x4886_data_s)
    }
    val x4921 = Sequential(name="x4921",parent="x4922") { implicit CU => 
      val x4921_unit = CounterChain(name = "x4921_unit", Counter(Const(0), Const(1), Const(1), par=1)).iter(1l)
    }
    val x4920_0 = Pipeline(name="x4920_0",parent="x4921") { implicit CU => 
      val x4910 = CU.temp(None).name("x4910")
      val x4889 = new ScalarBuffer()
        .name("x4889")
        .buffering(1)
        .store(x4843_b5143_x4843_b5143_dsp0_bank0_data_s, None, None)
      val x4887 = new ScalarBuffer()
        .name("x4887")
        .buffering(1)
        .store(x4843_b5144_x4843_b5144_dsp0_bank0_data_s, None, None)
      val ctr8 = Counter(min=Const(0), max=x4889, step=Const(1), par=1) // Counter
      val x4904 = CounterChain(name = "x4904", ctr8).iter(1)
      Stage(operands=List(x4904(0), x4887), op=FixSub, results=List(x4910))
      Stage(operands=List(x4904(0), x4887), op=FixSub, results=List(x4910))
      Stage(operands=List(x4910), op=Bypass, results=List(x4826_x4919_wa_s))
    }
    val x4923_dsp1_bank0 = MemoryPipeline(name="x4923_dsp1_bank0",parent="x4966") { implicit CU => 
      val x4964 = new ScalarFIFO()
        .size(1)
        .name("x4964")
        .store(x4923_x4964_data_s, None, None)
      val b5170 = new ScalarFIFO()
        .size(1)
        .name("b5170")
        .store(x4923_x4956_ra_s, None, None)
      val x4949 = CounterChain.copy("x4965_0", "x4949")
      val x4923 = new SRAM()
        .size(16)
        .mode(SramMode)
        .name("x4923")
        .banking(NoBanking())
        .buffering(1)
        .store(x4964, Some(x4949(0)), None)
        .load(x4923_x4923_dsp1_bank0_data_s, Some(b5170), None)
    }
    val x4923_dsp0_bank0 = MemoryPipeline(name="x4923_dsp0_bank0",parent="x4966") { implicit CU => 
      val x4964 = new ScalarFIFO()
        .size(1)
        .name("x4964")
        .store(x4923_x4964_data_s, None, None)
      val b5171 = new ScalarFIFO()
        .size(1)
        .name("b5171")
        .store(x4923_x4973_ra_s, None, None)
      val x4949 = CounterChain.copy("x4965_0", "x4949")
      val x4923 = new SRAM()
        .size(16)
        .mode(SramMode)
        .name("x4923")
        .banking(NoBanking())
        .buffering(2)
        .store(x4964, Some(x4949(0)), Some("x4966"))
        .load(x4923_x4923_dsp0_bank0_data_s, Some(b5171), Some("x4976_0"))
    }
    val x4966 = MetaPipeline(name="x4966",parent="x4977") { implicit CU => 
      val ctr9 = Counter(min=Const(0), max=Const(16), step=Const(1), par=1) // Counter
      val x4925 = CounterChain(name = "x4925", ctr9).iter(16)
    }
    val x4926_dsp0_bank0 = MemoryPipeline(name="x4926_dsp0_bank0",parent="x4966") { implicit CU => 
      val x4946 = new ScalarFIFO()
        .size(1)
        .name("x4946")
        .store(x4926_x4946_data_s, None, None)
      val x4936 = CounterChain.copy("x4947_0", "x4936")
      val x4949 = CounterChain.copy("x4965_0", "x4949")
      val x4926 = new SRAM()
        .size(16)
        .mode(SramMode)
        .name("x4926")
        .banking(NoBanking())
        .buffering(2)
        .store(x4946, Some(x4936(0)), Some("x4947_0"))
        .load(x4926_x4926_dsp0_bank0_data_s, Some(x4949(0)), Some("x4965_0"))
    }
    val x4947_0 = Pipeline(name="x4947_0",parent="x4966") { implicit CU => 
      val x4942 = new ScalarFIFO()
        .size(1)
        .name("x4942")
        .store(x4730_x4730_dsp0_bank0_data_s, None, None)
      val x4927 = new ScalarBuffer()
        .name("x4927")
        .buffering(2)
        .store(x4826_x4826_dsp0_bank0_data_s, None, Some("x4826_dsp0_bank0"))
      val ctr10 = Counter(min=Const(0), max=Const(16), step=Const(1), par=1) // Counter
      val x4936 = CounterChain(name = "x4936", ctr10).iter(16)
      Stage(operands=List(x4942, x4927), op=FixMul, results=List(x4926_x4946_data_s))
    }
    val x4942_0 = Pipeline(name="x4942_0",parent="x4966") { implicit CU => 
      val b5168 = CU.temp(None).name("b5168")
      val x4925 = CounterChain.copy("x4966", "x4925").iterIdx(0, 0)
      val x4936 = CounterChain.copy("x4947_0", "x4936").iterIdx(0, 0)
      Stage(operands=List(x4925(0), Const(16)), op=FixMul, results=List(b5168))
      Stage(operands=List(b5168, x4936(0)), op=FixAdd, results=List(x4730_x4942_ra_s))
    }
    val x4965_0 = Pipeline(name="x4965_0",parent="x4966") { implicit CU => 
      val x4954 = new ScalarFIFO()
        .size(1)
        .name("x4954")
        .store(x4926_x4926_dsp0_bank0_data_s, None, None)
      val x4956 = new ScalarFIFO()
        .size(1)
        .name("x4956")
        .store(x4923_x4923_dsp1_bank0_data_s, None, None)
      val ctr11 = Counter(min=Const(0), max=Const(16), step=Const(1), par=1) // Counter
      val x4949 = CounterChain(name = "x4949", ctr11).iter(16)
      Stage(operands=List(x4954, x4956), op=FixAdd, results=List(x4923_x4964_data_s))
    }
    val x4956_0 = Pipeline(name="x4956_0",parent="x4966") { implicit CU => 
      val x4949 = CounterChain.copy("x4965_0", "x4949").iterIdx(0, 0)
      Stage(operands=List(x4949(0)), op=Bypass, results=List(x4923_x4956_ra_s))
    }
    val x4976_0 = Pipeline(name="x4976_0",parent="x4977") { implicit CU => 
      val b5172 = CU.temp(None).name("b5172")
      val ctr12 = Counter(min=Const(0), max=Const(16), step=Const(1), par=1) // Counter
      val x4968 = CounterChain(name = "x4968", ctr12).iter(16)
      val x4825 = CounterChain.copy("x4977", "x4825").iterIdx(0, 0)
      Stage(operands=List(x4825(0), Const(16)), op=FixMul, results=List(b5172))
      Stage(operands=List(b5172, x4968(0)), op=FixAdd, results=List(x4729_x4975_wa_s))
    }
    val x4973_0 = Pipeline(name="x4973_0",parent="x4977") { implicit CU => 
      val x4968 = CounterChain.copy("x4976_0", "x4968").iterIdx(0, 0)
      Stage(operands=List(x4968(0)), op=Bypass, results=List(x4923_x4973_ra_s))
    }
    val x4994_0 = Pipeline(name="x4994_0",parent="x4995") { implicit CU => 
      val b5178 = CU.temp(None).name("b5178")
      val x4984 = new ScalarFIFO()
        .size(1)
        .name("x4984")
        .store(x4729_x4729_dsp0_bank0_data_s, None, None)
      val x4986 = new ScalarFIFO()
        .size(1)
        .name("x4986")
        .store(x4725_x4725_dsp1_bank0_data_s, None, None)
      val ctr13 = Counter(min=Const(0), max=Const(64), step=Const(1), par=1) // Counter
      val ctr14 = Counter(min=Const(0), max=Const(16), step=Const(1), par=1) // Counter
      val x4980 = CounterChain(name = "x4980", ctr13, ctr14).iter(1024)
      Stage(operands=List(x4984, x4986), op=FixAdd, results=List(x4725_x4993_data_s))
      Stage(operands=List(x4980(0), Const(16)), op=FixMul, results=List(b5178))
      Stage(operands=List(b5178, x4980(1)), op=FixAdd, results=List(x4725_x4993_wa_s))
    }
    val x4984_0 = Pipeline(name="x4984_0",parent="x4995") { implicit CU => 
      val b5174 = CU.temp(None).name("b5174")
      val x4980 = CounterChain.copy("x4994_0", "x4980").iterIdx(0, 0)
      Stage(operands=List(x4980(0), Const(16)), op=FixMul, results=List(b5174))
      Stage(operands=List(b5174, x4980(1)), op=FixAdd, results=List(x4729_x4984_ra_s))
    }
    val x4986_0 = Pipeline(name="x4986_0",parent="x4995") { implicit CU => 
      val b5176 = CU.temp(None).name("b5176")
      val x4980 = CounterChain.copy("x4994_0", "x4980").iterIdx(0, 0)
      Stage(operands=List(x4980(0), Const(16)), op=FixMul, results=List(b5176))
      Stage(operands=List(b5176, x4980(1)), op=FixAdd, results=List(x4725_x4986_ra_s))
    }
    val x5007_0 = Pipeline(name="x5007_0",parent="x5082") { implicit CU => 
      val x4999 = CU.temp(None).name("x4999")
      val x5001 = CU.temp(None).name("x5001")
      val x4724 = CounterChain.copy("x5082", "x4724").iterIdx(0, 0)
      val x4721 = CounterChain.copy("x5083", "x4721").iterIdx(0, 0)
      val x5007_unit = CounterChain(name = "x5007_unit", Counter(Const(0), Const(1), Const(1), par=1)).iter(1l)
      Stage(operands=List(x4724(0), Const(16)), op=FixAdd, results=List(x5001))
      Stage(operands=List(x5001, x4724(0)), op=FixSub, results=List(x4997_x5006_s))
      Stage(operands=List(x4721(0), Const(64)), op=FixAdd, results=List(x4999))
      Stage(operands=List(x4999, x4721(0)), op=FixSub, results=List(x4996_x5005_s))
    }
    val x5081 = StreamController(name="x5081",parent="x5082") { implicit CU => 
      val x4996 = new ScalarBuffer()
        .name("x4996")
        .buffering(2)
        .store(x4996_x5005_s, None, Some("x5007_0"))
      val ctr15 = Counter(min=Const(0), max=x4996, step=Const(1), par=1) // Counter
      val x5010 = CounterChain(name = "x5010", ctr15).iter(1)
    }
    val x5075 = Sequential(name="x5075",parent="x5081") { implicit CU => 
      val x5075_unit = CounterChain(name = "x5075_unit", Counter(Const(0), Const(1), Const(1), par=1)).iter(1l)
    }
    val x5055_0 = Pipeline(name="x5055_0",parent="x5055") { implicit CU => 
      val x5017 = CU.temp(None).name("x5017")
      val x5022 = CU.temp(None).name("x5022")
      val x5020 = CU.temp(None).name("x5020")
      val x4701 = new ScalarBuffer()
        .name("x4701")
        .buffering(1)
        .store(dim_argin, None, None)
      val x4997 = new ScalarBuffer()
        .name("x4997")
        .buffering(2)
        .store(x4997_x5006_s, None, Some("x5007_0"))
      val ctr29 = Counter(min=Const(0), max=Const(1), step=Const(1), par=1) // Counter
      val x5055_0_unit = CounterChain(name = "x5055_0_unit", ctr29).iter(1)
      val x4724 = CounterChain.copy("x5082", "x4724")
      val x5010 = CounterChain.copy("x5081", "x5010")
      val x4721 = CounterChain.copy("x5083", "x4721")
      Stage(operands=List(x4721(0), x5010(0)), op=FixAdd, results=List(x5017))
      Stage(operands=List(x5017, x4701), op=FixMul, results=List(x5020))
      Stage(operands=List(x5020, x4724(0)), op=FixAdd, results=List(x5022))
      Stage(operands=List(x5022, Const(2)), op=FixSla, results=List(bus_590_s))
      Stage(operands=List(x4997, Const(2)), op=FixSla, results=List(bus_591_s))
    }
    val x5055_2 = Pipeline(name="x5055_2",parent="x5055") { implicit CU => 
      val x5023 = new ScalarFIFO()
        .size(1)
        .name("x5023")
        .store(bus_590_s, None, None)
      val ctr31 = Counter(min=Const(0), max=Const(1), step=Const(1), par=1) // Counter
      val x5055_2_unit = CounterChain(name = "x5055_2_unit", ctr31).iter(1)
      Stage(operands=List(x5023, Const(31)), op=BitAnd, results=List(bus_601_s))
    }
    val x5055_5 = Pipeline(name="x5055_5",parent="x5055") { implicit CU => 
      val x5042 = CU.temp(None).name("x5042")
      val x5029 = CU.temp(None).name("x5029")
      val x5025 = new ScalarFIFO()
        .size(1)
        .name("x5025")
        .store(bus_601_s, None, None)
      val x5023 = new ScalarFIFO()
        .size(1)
        .name("x5023")
        .store(bus_590_s, None, None)
      val x5045 = new ScalarBuffer()
        .name("x5045")
        .buffering(1)
        .store(c_dram_da, None, None)
      val x5036 = new ScalarFIFO()
        .size(1)
        .name("x5036")
        .store(bus_599_s, None, None)
      val x5028 = new ScalarFIFO()
        .size(1)
        .name("x5028")
        .store(bus_591_s, None, None)
      val ctr34 = Counter(min=Const(0), max=Const(1), step=Const(1), par=1) // Counter
      val x5055_5_unit = CounterChain(name = "x5055_5_unit", ctr34).iter(1)
      Stage(operands=List(x5028, x5025), op=FixAdd, results=List(x5042))
      Stage(operands=List(x5042, x5036), op=FixAdd, results=List(x5011_b5158_x5051_b5162_s))
      Stage(operands=List(x5023, x5025), op=FixSub, results=List(x5029))
      Stage(operands=List(x5029, x5045), op=FixAdd, results=List(x5011_b5157_x5051_b5161_s))
    }
    val x5055 = StreamController(name="x5055",parent="x5075") { implicit CU => 
      val x5055_unit = CounterChain(name = "x5055_unit", Counter(Const(0), Const(1), Const(1), par=1)).iter(1l)
    }
    val x5055_1 = Pipeline(name="x5055_1",parent="x5055") { implicit CU => 
      val x5032 = CU.temp(None).name("x5032")
      val x5034 = CU.temp(None).name("x5034")
      val x5036 = CU.temp(None).name("x5036")
      val x5030 = CU.temp(None).name("x5030")
      val x5035 = CU.temp(None).name("x5035")
      val x5023 = new ScalarFIFO()
        .size(1)
        .name("x5023")
        .store(bus_590_s, None, None)
      val x5028 = new ScalarFIFO()
        .size(1)
        .name("x5028")
        .store(bus_591_s, None, None)
      val ctr30 = Counter(min=Const(0), max=Const(1), step=Const(1), par=1) // Counter
      val x5055_1_unit = CounterChain(name = "x5055_1_unit", ctr30).iter(1)
      Stage(operands=List(x5023, x5028), op=FixAdd, results=List(x5030))
      Stage(operands=List(x5030, Const(31)), op=BitAnd, results=List(x5032))
      Stage(operands=List(x5032, Const(0)), op=FixEql, results=List(x5034))
      Stage(operands=List(Const(64), x5032), op=FixSub, results=List(x5035))
      Stage(operands=List(x5034, Const(0), x5035), op=MuxOp, results=List(x5036, bus_599_s))
      Stage(operands=List(x5036, Const(2)), op=FixSra, results=List(bus_600_s))
    }
    val x5055_3 = Pipeline(name="x5055_3",parent="x5055") { implicit CU => 
      val x5025 = new ScalarFIFO()
        .size(1)
        .name("x5025")
        .store(bus_601_s, None, None)
      val ctr32 = Counter(min=Const(0), max=Const(1), step=Const(1), par=1) // Counter
      val x5055_3_unit = CounterChain(name = "x5055_3_unit", ctr32).iter(1)
      Stage(operands=List(x5025, Const(2)), op=FixSra, results=List(bus_603_s, x5014_x5052_s))
    }
    val x5055_4 = Pipeline(name="x5055_4",parent="x5055") { implicit CU => 
      val x5040 = CU.temp(None).name("x5040")
      val x5038 = new ScalarFIFO()
        .size(1)
        .name("x5038")
        .store(bus_600_s, None, None)
      val x5037 = new ScalarFIFO()
        .size(1)
        .name("x5037")
        .store(bus_603_s, None, None)
      val x4997 = new ScalarBuffer()
        .name("x4997")
        .buffering(2)
        .store(x4997_x5006_s, None, Some("x5007_0"))
      val ctr33 = Counter(min=Const(0), max=Const(1), step=Const(1), par=1) // Counter
      val x5055_4_unit = CounterChain(name = "x5055_4_unit", ctr33).iter(1)
      Stage(operands=List(x4997, x5037), op=FixAdd, results=List(x5040))
      Stage(operands=List(x5040, x5038), op=FixAdd, results=List(x5016_x5054_s))
      Stage(operands=List(x5037, x4997), op=FixAdd, results=List(x5015_x5053_s))
    }
    val x5074_0 = Pipeline(name="x5074_0",parent="x5075") { implicit CU => 
      val x5063 = CU.temp(None).name("x5063")
      val x5062 = CU.temp(None).name("x5062")
      val x5060 = CU.temp(None).name("x5060")
      val x5014 = new ScalarBuffer()
        .name("x5014")
        .buffering(1)
        .store(x5014_x5052_s, None, None)
      val x5016 = new ScalarBuffer()
        .name("x5016")
        .buffering(1)
        .store(x5016_x5054_s, None, None)
      val x5015 = new ScalarBuffer()
        .name("x5015")
        .buffering(1)
        .store(x5015_x5053_s, None, None)
      val x5069 = new ScalarFIFO()
        .size(1)
        .name("x5069")
        .store(x4725_x4725_dsp0_bank0_data_s, None, None)
      val ctr16 = Counter(min=Const(0), max=x5016, step=Const(1), par=1) // Counter
      val x5058 = CounterChain(name = "x5058", ctr16).iter(1)
      Stage(operands=List(x5014, x5058(0)), op=FixLeq, results=List(x5060))
      Stage(operands=List(x5058(0), x5015), op=FixLt, results=List(x5062))
      Stage(operands=List(x5060, x5062), op=BitAnd, results=List(x5063))
      Stage(operands=List(x5063, x5069, Const(0.0)), op=MuxOp, results=List(x5012_b5159_x5073_b5163_s))
    }
    val x5069_0 = Pipeline(name="x5069_0",parent="x5075") { implicit CU => 
      val x5064 = CU.temp(None).name("x5064")
      val b5180 = CU.temp(None).name("b5180")
      val x5014 = new ScalarBuffer()
        .name("x5014")
        .buffering(1)
        .store(x5014_x5052_s, None, None)
      val x5010 = CounterChain.copy("x5081", "x5010").iterIdx(0, 0)
      val x5058 = CounterChain.copy("x5074_0", "x5058").iterIdx(0, 0)
      Stage(operands=List(x5058(0), x5014), op=FixSub, results=List(x5064))
      Stage(operands=List(x5010(0), Const(16)), op=FixMul, results=List(b5180))
      Stage(operands=List(b5180, x5064), op=FixAdd, results=List(x4725_x5069_ra_s))
    }
    val x5076 = MemoryController(name="x5076",parent="x5081",offchip=c_dram_oc, mctpe=TileStore) { implicit CU => 
      val x5011_b5158 = new ScalarFIFO()
        .size(1)
        .name("size")
        .store(x5011_b5158_x5051_b5162_s, None, None)
      val x5011_b5157 = new ScalarFIFO()
        .size(1)
        .name("offset")
        .store(x5011_b5157_x5051_b5161_s, None, None)
      val x5012_b5159 = new ScalarFIFO()
        .size(1)
        .name("data")
        .store(x5012_b5159_x5073_b5163_s, None, None)
    }
    
  }
}
