
*** Running vivado
    with args -log design_1_axi_data_fifo_0_1.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_axi_data_fifo_0_1.tcl


****** Vivado v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source design_1_axi_data_fifo_0_1.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:20 ; elapsed = 00:00:25 . Memory (MB): peak = 343.008 ; gain = 133.082
INFO: [Synth 8-638] synthesizing module 'design_1_axi_data_fifo_0_1' [a:/COMP_ARCH/PYNQ_Projects/Vivado_prj/Prefetch_master_slave/Prefetch_master_slave.srcs/sources_1/bd/design_1/ip/design_1_axi_data_fifo_0_1/synth/design_1_axi_data_fifo_0_1.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_9_axi_data_fifo' [a:/COMP_ARCH/PYNQ_Projects/Vivado_prj/Prefetch_master_slave/Prefetch_master_slave.srcs/sources_1/bd/design_1/ipshared/10b8/hdl/axi_data_fifo_v2_1_vl_rfs.v:1282]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_9_axi_data_fifo' (21#1) [a:/COMP_ARCH/PYNQ_Projects/Vivado_prj/Prefetch_master_slave/Prefetch_master_slave.srcs/sources_1/bd/design_1/ipshared/10b8/hdl/axi_data_fifo_v2_1_vl_rfs.v:1282]
INFO: [Synth 8-256] done synthesizing module 'design_1_axi_data_fifo_0_1' (22#1) [a:/COMP_ARCH/PYNQ_Projects/Vivado_prj/Prefetch_master_slave/Prefetch_master_slave.srcs/sources_1/bd/design_1/ip/design_1_axi_data_fifo_0_1/synth/design_1_axi_data_fifo_0_1.v:58]
Finished RTL Elaboration : Time (s): cpu = 00:00:35 ; elapsed = 00:00:42 . Memory (MB): peak = 458.512 ; gain = 248.586
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:36 ; elapsed = 00:00:42 . Memory (MB): peak = 458.512 ; gain = 248.586
INFO: [Device 21-403] Loading part xc7z020clg400-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.057 . Memory (MB): peak = 704.074 ; gain = 0.000
Finished Constraint Validation : Time (s): cpu = 00:00:55 ; elapsed = 00:01:04 . Memory (MB): peak = 704.074 ; gain = 494.148
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:55 ; elapsed = 00:01:04 . Memory (MB): peak = 704.074 ; gain = 494.148
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:55 ; elapsed = 00:01:04 . Memory (MB): peak = 704.074 ; gain = 494.148
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:57 ; elapsed = 00:01:05 . Memory (MB): peak = 704.074 ; gain = 494.148
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:58 ; elapsed = 00:01:07 . Memory (MB): peak = 704.074 ; gain = 494.148
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping  Report (see note below)
+-----------------------+----------------------------------------------------------------------------------------------------------+----------------+----------------------+---------------+
|Module Name            | RTL Object                                                                                               | Inference      | Size (Depth x Width) | Primitives    | 
+-----------------------+----------------------------------------------------------------------------------------------------------+----------------+----------------------+---------------+
|fifo_generator_v13_1_2 | inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 32 x 70              | RAM32M x 12   | 
+-----------------------+----------------------------------------------------------------------------------------------------------+----------------+----------------------+---------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:20 ; elapsed = 00:01:30 . Memory (MB): peak = 704.074 ; gain = 494.148
Finished Timing Optimization : Time (s): cpu = 00:01:20 ; elapsed = 00:01:30 . Memory (MB): peak = 704.074 ; gain = 494.148
Finished Technology Mapping : Time (s): cpu = 00:01:21 ; elapsed = 00:01:30 . Memory (MB): peak = 704.074 ; gain = 494.148
Finished IO Insertion : Time (s): cpu = 00:01:22 ; elapsed = 00:01:32 . Memory (MB): peak = 704.074 ; gain = 494.148
Finished Renaming Generated Instances : Time (s): cpu = 00:01:22 ; elapsed = 00:01:32 . Memory (MB): peak = 704.074 ; gain = 494.148
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:22 ; elapsed = 00:01:32 . Memory (MB): peak = 704.074 ; gain = 494.148
Finished Renaming Generated Ports : Time (s): cpu = 00:01:22 ; elapsed = 00:01:32 . Memory (MB): peak = 704.074 ; gain = 494.148
Finished Handling Custom Attributes : Time (s): cpu = 00:01:22 ; elapsed = 00:01:32 . Memory (MB): peak = 704.074 ; gain = 494.148
Finished Renaming Generated Nets : Time (s): cpu = 00:01:22 ; elapsed = 00:01:32 . Memory (MB): peak = 704.074 ; gain = 494.148

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |LUT1   |     7|
|2     |LUT2   |     6|
|3     |LUT3   |     3|
|4     |LUT4   |     6|
|5     |LUT5   |     8|
|6     |LUT6   |     8|
|7     |RAM32M |    12|
|8     |FDCE   |    21|
|9     |FDPE   |    26|
|10    |FDRE   |   144|
+------+-------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:01:22 ; elapsed = 00:01:32 . Memory (MB): peak = 704.074 ; gain = 494.148
synth_design: Time (s): cpu = 00:01:16 ; elapsed = 00:01:23 . Memory (MB): peak = 704.074 ; gain = 443.457
