# Generated by Yosys 0.7 (git sha1 61f6811, gcc 5.4.0-6ubuntu1~16.04.4 -O2 -fstack-protector-strong -fPIC -Os)

.model LVTMultiPortRams
.inputs clock reset io_wrAddr_0[0] io_wrAddr_0[1] io_wrAddr_0[2] io_wrAddr_0[3] io_wrAddr_1[0] io_wrAddr_1[1] io_wrAddr_1[2] io_wrAddr_1[3] io_wrData_0[0] io_wrData_0[1] io_wrData_0[2] io_wrData_0[3] io_wrData_0[4] io_wrData_0[5] io_wrData_0[6] io_wrData_0[7] io_wrData_1[0] io_wrData_1[1] io_wrData_1[2] io_wrData_1[3] io_wrData_1[4] io_wrData_1[5] io_wrData_1[6] io_wrData_1[7] io_wrEna_0 io_wrEna_1 io_rdAddr_0[0] io_rdAddr_0[1] io_rdAddr_0[2] io_rdAddr_0[3] io_rdAddr_1[0] io_rdAddr_1[1] io_rdAddr_1[2] io_rdAddr_1[3]
.outputs io_rdData_0[0] io_rdData_0[1] io_rdData_0[2] io_rdData_0[3] io_rdData_0[4] io_rdData_0[5] io_rdData_0[6] io_rdData_0[7] io_rdData_1[0] io_rdData_1[1] io_rdData_1[2] io_rdData_1[3] io_rdData_1[4] io_rdData_1[5] io_rdData_1[6] io_rdData_1[7]
.names $false
.names $true
1
.names $undef
.names Memory.io_rdData[0] Memory_2.io_rdData[0] lvt.io_rdIdx_0[0] _GEN_11[0]
1-0 1
-11 1
.names Memory.io_rdData[1] Memory_2.io_rdData[1] lvt.io_rdIdx_0[0] _GEN_11[1]
1-0 1
-11 1
.names Memory.io_rdData[2] Memory_2.io_rdData[2] lvt.io_rdIdx_0[0] _GEN_11[2]
1-0 1
-11 1
.names Memory.io_rdData[3] Memory_2.io_rdData[3] lvt.io_rdIdx_0[0] _GEN_11[3]
1-0 1
-11 1
.names Memory.io_rdData[4] Memory_2.io_rdData[4] lvt.io_rdIdx_0[0] _GEN_11[4]
1-0 1
-11 1
.names Memory.io_rdData[5] Memory_2.io_rdData[5] lvt.io_rdIdx_0[0] _GEN_11[5]
1-0 1
-11 1
.names Memory.io_rdData[6] Memory_2.io_rdData[6] lvt.io_rdIdx_0[0] _GEN_11[6]
1-0 1
-11 1
.names Memory.io_rdData[7] Memory_2.io_rdData[7] lvt.io_rdIdx_0[0] _GEN_11[7]
1-0 1
-11 1
.names Memory_1.io_rdData[0] Memory.io_rdData[0] lvt.io_rdIdx_1[0] _GEN_26[0]
1-0 1
-11 1
.names Memory_1.io_rdData[1] Memory.io_rdData[1] lvt.io_rdIdx_1[0] _GEN_26[1]
1-0 1
-11 1
.names Memory_1.io_rdData[2] Memory.io_rdData[2] lvt.io_rdIdx_1[0] _GEN_26[2]
1-0 1
-11 1
.names Memory_1.io_rdData[3] Memory.io_rdData[3] lvt.io_rdIdx_1[0] _GEN_26[3]
1-0 1
-11 1
.names Memory_1.io_rdData[4] Memory.io_rdData[4] lvt.io_rdIdx_1[0] _GEN_26[4]
1-0 1
-11 1
.names Memory_1.io_rdData[5] Memory.io_rdData[5] lvt.io_rdIdx_1[0] _GEN_26[5]
1-0 1
-11 1
.names Memory_1.io_rdData[6] Memory.io_rdData[6] lvt.io_rdIdx_1[0] _GEN_26[6]
1-0 1
-11 1
.names Memory_1.io_rdData[7] Memory.io_rdData[7] lvt.io_rdIdx_1[0] _GEN_26[7]
1-0 1
-11 1
.names Memory_3.io_rdData[0] _GEN_26[0] $auto$simplemap.cc:250:simplemap_eqne$2205[1] io_rdData_1[0]
1-0 1
-11 1
.names Memory_3.io_rdData[1] _GEN_26[1] $auto$simplemap.cc:250:simplemap_eqne$2205[1] io_rdData_1[1]
1-0 1
-11 1
.names Memory_3.io_rdData[2] _GEN_26[2] $auto$simplemap.cc:250:simplemap_eqne$2205[1] io_rdData_1[2]
1-0 1
-11 1
.names Memory_3.io_rdData[3] _GEN_26[3] $auto$simplemap.cc:250:simplemap_eqne$2205[1] io_rdData_1[3]
1-0 1
-11 1
.names Memory_3.io_rdData[4] _GEN_26[4] $auto$simplemap.cc:250:simplemap_eqne$2205[1] io_rdData_1[4]
1-0 1
-11 1
.names Memory_3.io_rdData[5] _GEN_26[5] $auto$simplemap.cc:250:simplemap_eqne$2205[1] io_rdData_1[5]
1-0 1
-11 1
.names Memory_3.io_rdData[6] _GEN_26[6] $auto$simplemap.cc:250:simplemap_eqne$2205[1] io_rdData_1[6]
1-0 1
-11 1
.names Memory_3.io_rdData[7] _GEN_26[7] $auto$simplemap.cc:250:simplemap_eqne$2205[1] io_rdData_1[7]
1-0 1
-11 1
.names $true lvt.io_rdIdx_1[0] $auto$simplemap.cc:250:simplemap_eqne$2205[1]
10 1
01 1
.names Memory.mem[14][6] $techmap\Memory.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[6] $techmap\Memory.$memory\mem$wren[14][0][0]$y$521 $techmap\Memory.$memory\mem$wrmux[14][0][0]$y$523[6]
1-0 1
-11 1
.names Memory.mem[14][7] $techmap\Memory.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[7] $techmap\Memory.$memory\mem$wren[14][0][0]$y$521 $techmap\Memory.$memory\mem$wrmux[14][0][0]$y$523[7]
1-0 1
-11 1
.names Memory.mem[15][0] $techmap\Memory.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[0] $techmap\Memory.$memory\mem$wren[15][0][0]$y$527 $techmap\Memory.$memory\mem$wrmux[15][0][0]$y$529[0]
1-0 1
-11 1
.names Memory.mem[15][1] $techmap\Memory.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[1] $techmap\Memory.$memory\mem$wren[15][0][0]$y$527 $techmap\Memory.$memory\mem$wrmux[15][0][0]$y$529[1]
1-0 1
-11 1
.names Memory.mem[15][2] $techmap\Memory.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[2] $techmap\Memory.$memory\mem$wren[15][0][0]$y$527 $techmap\Memory.$memory\mem$wrmux[15][0][0]$y$529[2]
1-0 1
-11 1
.names Memory.mem[15][3] $techmap\Memory.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[3] $techmap\Memory.$memory\mem$wren[15][0][0]$y$527 $techmap\Memory.$memory\mem$wrmux[15][0][0]$y$529[3]
1-0 1
-11 1
.names Memory.mem[15][4] $techmap\Memory.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[4] $techmap\Memory.$memory\mem$wren[15][0][0]$y$527 $techmap\Memory.$memory\mem$wrmux[15][0][0]$y$529[4]
1-0 1
-11 1
.names Memory.mem[15][5] $techmap\Memory.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[5] $techmap\Memory.$memory\mem$wren[15][0][0]$y$527 $techmap\Memory.$memory\mem$wrmux[15][0][0]$y$529[5]
1-0 1
-11 1
.names Memory.mem[15][6] $techmap\Memory.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[6] $techmap\Memory.$memory\mem$wren[15][0][0]$y$527 $techmap\Memory.$memory\mem$wrmux[15][0][0]$y$529[6]
1-0 1
-11 1
.names Memory.mem[15][7] $techmap\Memory.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[7] $techmap\Memory.$memory\mem$wren[15][0][0]$y$527 $techmap\Memory.$memory\mem$wrmux[15][0][0]$y$529[7]
1-0 1
-11 1
.names Memory.mem[5][0] $techmap\Memory.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[0] $techmap\Memory.$memory\mem$wren[5][0][0]$y$461 $techmap\Memory.$memory\mem$wrmux[5][0][0]$y$463[0]
1-0 1
-11 1
.names Memory.mem[5][1] $techmap\Memory.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[1] $techmap\Memory.$memory\mem$wren[5][0][0]$y$461 $techmap\Memory.$memory\mem$wrmux[5][0][0]$y$463[1]
1-0 1
-11 1
.names Memory.mem[5][2] $techmap\Memory.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[2] $techmap\Memory.$memory\mem$wren[5][0][0]$y$461 $techmap\Memory.$memory\mem$wrmux[5][0][0]$y$463[2]
1-0 1
-11 1
.names Memory.mem[5][3] $techmap\Memory.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[3] $techmap\Memory.$memory\mem$wren[5][0][0]$y$461 $techmap\Memory.$memory\mem$wrmux[5][0][0]$y$463[3]
1-0 1
-11 1
.names Memory.mem[5][4] $techmap\Memory.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[4] $techmap\Memory.$memory\mem$wren[5][0][0]$y$461 $techmap\Memory.$memory\mem$wrmux[5][0][0]$y$463[4]
1-0 1
-11 1
.names Memory.mem[5][5] $techmap\Memory.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[5] $techmap\Memory.$memory\mem$wren[5][0][0]$y$461 $techmap\Memory.$memory\mem$wrmux[5][0][0]$y$463[5]
1-0 1
-11 1
.names Memory.mem[5][6] $techmap\Memory.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[6] $techmap\Memory.$memory\mem$wren[5][0][0]$y$461 $techmap\Memory.$memory\mem$wrmux[5][0][0]$y$463[6]
1-0 1
-11 1
.names Memory.mem[5][7] $techmap\Memory.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[7] $techmap\Memory.$memory\mem$wren[5][0][0]$y$461 $techmap\Memory.$memory\mem$wrmux[5][0][0]$y$463[7]
1-0 1
-11 1
.names Memory.mem[3][0] $techmap\Memory.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[0] $techmap\Memory.$memory\mem$wren[3][0][0]$y$445 $techmap\Memory.$memory\mem$wrmux[3][0][0]$y$447[0]
1-0 1
-11 1
.names Memory.mem[3][1] $techmap\Memory.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[1] $techmap\Memory.$memory\mem$wren[3][0][0]$y$445 $techmap\Memory.$memory\mem$wrmux[3][0][0]$y$447[1]
1-0 1
-11 1
.names Memory.mem[3][2] $techmap\Memory.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[2] $techmap\Memory.$memory\mem$wren[3][0][0]$y$445 $techmap\Memory.$memory\mem$wrmux[3][0][0]$y$447[2]
1-0 1
-11 1
.names Memory.mem[3][3] $techmap\Memory.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[3] $techmap\Memory.$memory\mem$wren[3][0][0]$y$445 $techmap\Memory.$memory\mem$wrmux[3][0][0]$y$447[3]
1-0 1
-11 1
.names Memory.mem[3][4] $techmap\Memory.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[4] $techmap\Memory.$memory\mem$wren[3][0][0]$y$445 $techmap\Memory.$memory\mem$wrmux[3][0][0]$y$447[4]
1-0 1
-11 1
.names Memory.mem[3][5] $techmap\Memory.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[5] $techmap\Memory.$memory\mem$wren[3][0][0]$y$445 $techmap\Memory.$memory\mem$wrmux[3][0][0]$y$447[5]
1-0 1
-11 1
.names Memory.mem[3][6] $techmap\Memory.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[6] $techmap\Memory.$memory\mem$wren[3][0][0]$y$445 $techmap\Memory.$memory\mem$wrmux[3][0][0]$y$447[6]
1-0 1
-11 1
.names Memory.mem[3][7] $techmap\Memory.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[7] $techmap\Memory.$memory\mem$wren[3][0][0]$y$445 $techmap\Memory.$memory\mem$wrmux[3][0][0]$y$447[7]
1-0 1
-11 1
.names Memory.mem[2][0] $techmap\Memory.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[0] $techmap\Memory.$memory\mem$wren[2][0][0]$y$437 $techmap\Memory.$memory\mem$wrmux[2][0][0]$y$439[0]
1-0 1
-11 1
.names Memory.mem[2][1] $techmap\Memory.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[1] $techmap\Memory.$memory\mem$wren[2][0][0]$y$437 $techmap\Memory.$memory\mem$wrmux[2][0][0]$y$439[1]
1-0 1
-11 1
.names Memory.mem[2][2] $techmap\Memory.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[2] $techmap\Memory.$memory\mem$wren[2][0][0]$y$437 $techmap\Memory.$memory\mem$wrmux[2][0][0]$y$439[2]
1-0 1
-11 1
.names Memory.mem[2][3] $techmap\Memory.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[3] $techmap\Memory.$memory\mem$wren[2][0][0]$y$437 $techmap\Memory.$memory\mem$wrmux[2][0][0]$y$439[3]
1-0 1
-11 1
.names Memory.mem[2][4] $techmap\Memory.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[4] $techmap\Memory.$memory\mem$wren[2][0][0]$y$437 $techmap\Memory.$memory\mem$wrmux[2][0][0]$y$439[4]
1-0 1
-11 1
.names Memory.mem[2][5] $techmap\Memory.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[5] $techmap\Memory.$memory\mem$wren[2][0][0]$y$437 $techmap\Memory.$memory\mem$wrmux[2][0][0]$y$439[5]
1-0 1
-11 1
.names Memory.mem[2][6] $techmap\Memory.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[6] $techmap\Memory.$memory\mem$wren[2][0][0]$y$437 $techmap\Memory.$memory\mem$wrmux[2][0][0]$y$439[6]
1-0 1
-11 1
.names Memory.mem[2][7] $techmap\Memory.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[7] $techmap\Memory.$memory\mem$wren[2][0][0]$y$437 $techmap\Memory.$memory\mem$wrmux[2][0][0]$y$439[7]
1-0 1
-11 1
.names Memory.mem[1][0] $techmap\Memory.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[0] $techmap\Memory.$memory\mem$wren[1][0][0]$y$427 $techmap\Memory.$memory\mem$wrmux[1][0][0]$y$429[0]
1-0 1
-11 1
.names Memory.mem[1][1] $techmap\Memory.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[1] $techmap\Memory.$memory\mem$wren[1][0][0]$y$427 $techmap\Memory.$memory\mem$wrmux[1][0][0]$y$429[1]
1-0 1
-11 1
.names Memory.mem[1][2] $techmap\Memory.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[2] $techmap\Memory.$memory\mem$wren[1][0][0]$y$427 $techmap\Memory.$memory\mem$wrmux[1][0][0]$y$429[2]
1-0 1
-11 1
.names Memory.mem[1][3] $techmap\Memory.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[3] $techmap\Memory.$memory\mem$wren[1][0][0]$y$427 $techmap\Memory.$memory\mem$wrmux[1][0][0]$y$429[3]
1-0 1
-11 1
.names Memory.mem[1][4] $techmap\Memory.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[4] $techmap\Memory.$memory\mem$wren[1][0][0]$y$427 $techmap\Memory.$memory\mem$wrmux[1][0][0]$y$429[4]
1-0 1
-11 1
.names Memory.mem[1][5] $techmap\Memory.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[5] $techmap\Memory.$memory\mem$wren[1][0][0]$y$427 $techmap\Memory.$memory\mem$wrmux[1][0][0]$y$429[5]
1-0 1
-11 1
.names Memory.mem[1][6] $techmap\Memory.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[6] $techmap\Memory.$memory\mem$wren[1][0][0]$y$427 $techmap\Memory.$memory\mem$wrmux[1][0][0]$y$429[6]
1-0 1
-11 1
.names Memory.mem[1][7] $techmap\Memory.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[7] $techmap\Memory.$memory\mem$wren[1][0][0]$y$427 $techmap\Memory.$memory\mem$wrmux[1][0][0]$y$429[7]
1-0 1
-11 1
.names Memory.mem[0][0] $techmap\Memory.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[0] $techmap\Memory.$memory\mem$wren[0][0][0]$y$417 $techmap\Memory.$memory\mem$wrmux[0][0][0]$y$419[0]
1-0 1
-11 1
.names Memory.mem[0][1] $techmap\Memory.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[1] $techmap\Memory.$memory\mem$wren[0][0][0]$y$417 $techmap\Memory.$memory\mem$wrmux[0][0][0]$y$419[1]
1-0 1
-11 1
.names Memory.mem[0][2] $techmap\Memory.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[2] $techmap\Memory.$memory\mem$wren[0][0][0]$y$417 $techmap\Memory.$memory\mem$wrmux[0][0][0]$y$419[2]
1-0 1
-11 1
.names Memory.mem[0][3] $techmap\Memory.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[3] $techmap\Memory.$memory\mem$wren[0][0][0]$y$417 $techmap\Memory.$memory\mem$wrmux[0][0][0]$y$419[3]
1-0 1
-11 1
.names Memory.mem[0][4] $techmap\Memory.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[4] $techmap\Memory.$memory\mem$wren[0][0][0]$y$417 $techmap\Memory.$memory\mem$wrmux[0][0][0]$y$419[4]
1-0 1
-11 1
.names Memory.mem[0][5] $techmap\Memory.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[5] $techmap\Memory.$memory\mem$wren[0][0][0]$y$417 $techmap\Memory.$memory\mem$wrmux[0][0][0]$y$419[5]
1-0 1
-11 1
.names Memory.mem[0][6] $techmap\Memory.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[6] $techmap\Memory.$memory\mem$wren[0][0][0]$y$417 $techmap\Memory.$memory\mem$wrmux[0][0][0]$y$419[6]
1-0 1
-11 1
.names Memory.mem[0][7] $techmap\Memory.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[7] $techmap\Memory.$memory\mem$wren[0][0][0]$y$417 $techmap\Memory.$memory\mem$wrmux[0][0][0]$y$419[7]
1-0 1
-11 1
.names Memory.mem[14][0] Memory.mem[15][0] $techmap\Memory.$memory\mem$rdreg[0]$q$356[0] $techmap\Memory.$memory\mem$rdmux[0][2][3]$b$377[0]
1-0 1
-11 1
.names Memory.mem[14][1] Memory.mem[15][1] $techmap\Memory.$memory\mem$rdreg[0]$q$356[0] $techmap\Memory.$memory\mem$rdmux[0][2][3]$b$377[1]
1-0 1
-11 1
.names Memory.mem[14][2] Memory.mem[15][2] $techmap\Memory.$memory\mem$rdreg[0]$q$356[0] $techmap\Memory.$memory\mem$rdmux[0][2][3]$b$377[2]
1-0 1
-11 1
.names Memory.mem[14][3] Memory.mem[15][3] $techmap\Memory.$memory\mem$rdreg[0]$q$356[0] $techmap\Memory.$memory\mem$rdmux[0][2][3]$b$377[3]
1-0 1
-11 1
.names Memory.mem[14][4] Memory.mem[15][4] $techmap\Memory.$memory\mem$rdreg[0]$q$356[0] $techmap\Memory.$memory\mem$rdmux[0][2][3]$b$377[4]
1-0 1
-11 1
.names Memory.mem[14][5] Memory.mem[15][5] $techmap\Memory.$memory\mem$rdreg[0]$q$356[0] $techmap\Memory.$memory\mem$rdmux[0][2][3]$b$377[5]
1-0 1
-11 1
.names Memory.mem[14][6] Memory.mem[15][6] $techmap\Memory.$memory\mem$rdreg[0]$q$356[0] $techmap\Memory.$memory\mem$rdmux[0][2][3]$b$377[6]
1-0 1
-11 1
.names Memory.mem[14][7] Memory.mem[15][7] $techmap\Memory.$memory\mem$rdreg[0]$q$356[0] $techmap\Memory.$memory\mem$rdmux[0][2][3]$b$377[7]
1-0 1
-11 1
.names Memory.mem[12][0] Memory.mem[13][0] $techmap\Memory.$memory\mem$rdreg[0]$q$356[0] $techmap\Memory.$memory\mem$rdmux[0][2][3]$a$376[0]
1-0 1
-11 1
.names Memory.mem[12][1] Memory.mem[13][1] $techmap\Memory.$memory\mem$rdreg[0]$q$356[0] $techmap\Memory.$memory\mem$rdmux[0][2][3]$a$376[1]
1-0 1
-11 1
.names Memory.mem[12][2] Memory.mem[13][2] $techmap\Memory.$memory\mem$rdreg[0]$q$356[0] $techmap\Memory.$memory\mem$rdmux[0][2][3]$a$376[2]
1-0 1
-11 1
.names Memory.mem[12][3] Memory.mem[13][3] $techmap\Memory.$memory\mem$rdreg[0]$q$356[0] $techmap\Memory.$memory\mem$rdmux[0][2][3]$a$376[3]
1-0 1
-11 1
.names Memory.mem[12][4] Memory.mem[13][4] $techmap\Memory.$memory\mem$rdreg[0]$q$356[0] $techmap\Memory.$memory\mem$rdmux[0][2][3]$a$376[4]
1-0 1
-11 1
.names Memory.mem[12][5] Memory.mem[13][5] $techmap\Memory.$memory\mem$rdreg[0]$q$356[0] $techmap\Memory.$memory\mem$rdmux[0][2][3]$a$376[5]
1-0 1
-11 1
.names Memory.mem[12][6] Memory.mem[13][6] $techmap\Memory.$memory\mem$rdreg[0]$q$356[0] $techmap\Memory.$memory\mem$rdmux[0][2][3]$a$376[6]
1-0 1
-11 1
.names Memory.mem[12][7] Memory.mem[13][7] $techmap\Memory.$memory\mem$rdreg[0]$q$356[0] $techmap\Memory.$memory\mem$rdmux[0][2][3]$a$376[7]
1-0 1
-11 1
.names Memory.mem[10][0] Memory.mem[11][0] $techmap\Memory.$memory\mem$rdreg[0]$q$356[0] $techmap\Memory.$memory\mem$rdmux[0][2][2]$b$374[0]
1-0 1
-11 1
.names Memory.mem[10][1] Memory.mem[11][1] $techmap\Memory.$memory\mem$rdreg[0]$q$356[0] $techmap\Memory.$memory\mem$rdmux[0][2][2]$b$374[1]
1-0 1
-11 1
.names Memory.mem[10][2] Memory.mem[11][2] $techmap\Memory.$memory\mem$rdreg[0]$q$356[0] $techmap\Memory.$memory\mem$rdmux[0][2][2]$b$374[2]
1-0 1
-11 1
.names Memory.mem[10][3] Memory.mem[11][3] $techmap\Memory.$memory\mem$rdreg[0]$q$356[0] $techmap\Memory.$memory\mem$rdmux[0][2][2]$b$374[3]
1-0 1
-11 1
.names Memory.mem[10][4] Memory.mem[11][4] $techmap\Memory.$memory\mem$rdreg[0]$q$356[0] $techmap\Memory.$memory\mem$rdmux[0][2][2]$b$374[4]
1-0 1
-11 1
.names Memory.mem[10][5] Memory.mem[11][5] $techmap\Memory.$memory\mem$rdreg[0]$q$356[0] $techmap\Memory.$memory\mem$rdmux[0][2][2]$b$374[5]
1-0 1
-11 1
.names Memory.mem[10][6] Memory.mem[11][6] $techmap\Memory.$memory\mem$rdreg[0]$q$356[0] $techmap\Memory.$memory\mem$rdmux[0][2][2]$b$374[6]
1-0 1
-11 1
.names Memory.mem[10][7] Memory.mem[11][7] $techmap\Memory.$memory\mem$rdreg[0]$q$356[0] $techmap\Memory.$memory\mem$rdmux[0][2][2]$b$374[7]
1-0 1
-11 1
.names Memory.mem[4][0] $techmap\Memory.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[0] $techmap\Memory.$memory\mem$wren[4][0][0]$y$455 $techmap\Memory.$memory\mem$wrmux[4][0][0]$y$457[0]
1-0 1
-11 1
.names Memory.mem[4][1] $techmap\Memory.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[1] $techmap\Memory.$memory\mem$wren[4][0][0]$y$455 $techmap\Memory.$memory\mem$wrmux[4][0][0]$y$457[1]
1-0 1
-11 1
.names Memory.mem[4][2] $techmap\Memory.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[2] $techmap\Memory.$memory\mem$wren[4][0][0]$y$455 $techmap\Memory.$memory\mem$wrmux[4][0][0]$y$457[2]
1-0 1
-11 1
.names Memory.mem[4][3] $techmap\Memory.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[3] $techmap\Memory.$memory\mem$wren[4][0][0]$y$455 $techmap\Memory.$memory\mem$wrmux[4][0][0]$y$457[3]
1-0 1
-11 1
.names Memory.mem[4][4] $techmap\Memory.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[4] $techmap\Memory.$memory\mem$wren[4][0][0]$y$455 $techmap\Memory.$memory\mem$wrmux[4][0][0]$y$457[4]
1-0 1
-11 1
.names Memory.mem[4][5] $techmap\Memory.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[5] $techmap\Memory.$memory\mem$wren[4][0][0]$y$455 $techmap\Memory.$memory\mem$wrmux[4][0][0]$y$457[5]
1-0 1
-11 1
.names Memory.mem[4][6] $techmap\Memory.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[6] $techmap\Memory.$memory\mem$wren[4][0][0]$y$455 $techmap\Memory.$memory\mem$wrmux[4][0][0]$y$457[6]
1-0 1
-11 1
.names Memory.mem[4][7] $techmap\Memory.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[7] $techmap\Memory.$memory\mem$wren[4][0][0]$y$455 $techmap\Memory.$memory\mem$wrmux[4][0][0]$y$457[7]
1-0 1
-11 1
.names Memory.mem[8][0] Memory.mem[9][0] $techmap\Memory.$memory\mem$rdreg[0]$q$356[0] $techmap\Memory.$memory\mem$rdmux[0][2][2]$a$373[0]
1-0 1
-11 1
.names Memory.mem[8][1] Memory.mem[9][1] $techmap\Memory.$memory\mem$rdreg[0]$q$356[0] $techmap\Memory.$memory\mem$rdmux[0][2][2]$a$373[1]
1-0 1
-11 1
.names Memory.mem[8][2] Memory.mem[9][2] $techmap\Memory.$memory\mem$rdreg[0]$q$356[0] $techmap\Memory.$memory\mem$rdmux[0][2][2]$a$373[2]
1-0 1
-11 1
.names Memory.mem[8][3] Memory.mem[9][3] $techmap\Memory.$memory\mem$rdreg[0]$q$356[0] $techmap\Memory.$memory\mem$rdmux[0][2][2]$a$373[3]
1-0 1
-11 1
.names Memory.mem[8][4] Memory.mem[9][4] $techmap\Memory.$memory\mem$rdreg[0]$q$356[0] $techmap\Memory.$memory\mem$rdmux[0][2][2]$a$373[4]
1-0 1
-11 1
.names Memory.mem[8][5] Memory.mem[9][5] $techmap\Memory.$memory\mem$rdreg[0]$q$356[0] $techmap\Memory.$memory\mem$rdmux[0][2][2]$a$373[5]
1-0 1
-11 1
.names Memory.mem[8][6] Memory.mem[9][6] $techmap\Memory.$memory\mem$rdreg[0]$q$356[0] $techmap\Memory.$memory\mem$rdmux[0][2][2]$a$373[6]
1-0 1
-11 1
.names Memory.mem[8][7] Memory.mem[9][7] $techmap\Memory.$memory\mem$rdreg[0]$q$356[0] $techmap\Memory.$memory\mem$rdmux[0][2][2]$a$373[7]
1-0 1
-11 1
.names Memory.mem[6][0] Memory.mem[7][0] $techmap\Memory.$memory\mem$rdreg[0]$q$356[0] $techmap\Memory.$memory\mem$rdmux[0][2][1]$b$371[0]
1-0 1
-11 1
.names Memory.mem[6][1] Memory.mem[7][1] $techmap\Memory.$memory\mem$rdreg[0]$q$356[0] $techmap\Memory.$memory\mem$rdmux[0][2][1]$b$371[1]
1-0 1
-11 1
.names Memory.mem[6][2] Memory.mem[7][2] $techmap\Memory.$memory\mem$rdreg[0]$q$356[0] $techmap\Memory.$memory\mem$rdmux[0][2][1]$b$371[2]
1-0 1
-11 1
.names Memory.mem[6][3] Memory.mem[7][3] $techmap\Memory.$memory\mem$rdreg[0]$q$356[0] $techmap\Memory.$memory\mem$rdmux[0][2][1]$b$371[3]
1-0 1
-11 1
.names Memory.mem[6][4] Memory.mem[7][4] $techmap\Memory.$memory\mem$rdreg[0]$q$356[0] $techmap\Memory.$memory\mem$rdmux[0][2][1]$b$371[4]
1-0 1
-11 1
.names Memory.mem[6][5] Memory.mem[7][5] $techmap\Memory.$memory\mem$rdreg[0]$q$356[0] $techmap\Memory.$memory\mem$rdmux[0][2][1]$b$371[5]
1-0 1
-11 1
.names Memory.mem[6][6] Memory.mem[7][6] $techmap\Memory.$memory\mem$rdreg[0]$q$356[0] $techmap\Memory.$memory\mem$rdmux[0][2][1]$b$371[6]
1-0 1
-11 1
.names Memory.mem[6][7] Memory.mem[7][7] $techmap\Memory.$memory\mem$rdreg[0]$q$356[0] $techmap\Memory.$memory\mem$rdmux[0][2][1]$b$371[7]
1-0 1
-11 1
.names Memory.mem[4][0] Memory.mem[5][0] $techmap\Memory.$memory\mem$rdreg[0]$q$356[0] $techmap\Memory.$memory\mem$rdmux[0][2][1]$a$370[0]
1-0 1
-11 1
.names Memory.mem[4][1] Memory.mem[5][1] $techmap\Memory.$memory\mem$rdreg[0]$q$356[0] $techmap\Memory.$memory\mem$rdmux[0][2][1]$a$370[1]
1-0 1
-11 1
.names Memory.mem[4][2] Memory.mem[5][2] $techmap\Memory.$memory\mem$rdreg[0]$q$356[0] $techmap\Memory.$memory\mem$rdmux[0][2][1]$a$370[2]
1-0 1
-11 1
.names Memory.mem[4][3] Memory.mem[5][3] $techmap\Memory.$memory\mem$rdreg[0]$q$356[0] $techmap\Memory.$memory\mem$rdmux[0][2][1]$a$370[3]
1-0 1
-11 1
.names Memory.mem[4][4] Memory.mem[5][4] $techmap\Memory.$memory\mem$rdreg[0]$q$356[0] $techmap\Memory.$memory\mem$rdmux[0][2][1]$a$370[4]
1-0 1
-11 1
.names Memory.mem[4][5] Memory.mem[5][5] $techmap\Memory.$memory\mem$rdreg[0]$q$356[0] $techmap\Memory.$memory\mem$rdmux[0][2][1]$a$370[5]
1-0 1
-11 1
.names Memory.mem[4][6] Memory.mem[5][6] $techmap\Memory.$memory\mem$rdreg[0]$q$356[0] $techmap\Memory.$memory\mem$rdmux[0][2][1]$a$370[6]
1-0 1
-11 1
.names Memory.mem[4][7] Memory.mem[5][7] $techmap\Memory.$memory\mem$rdreg[0]$q$356[0] $techmap\Memory.$memory\mem$rdmux[0][2][1]$a$370[7]
1-0 1
-11 1
.names Memory.mem[2][0] Memory.mem[3][0] $techmap\Memory.$memory\mem$rdreg[0]$q$356[0] $techmap\Memory.$memory\mem$rdmux[0][2][0]$b$368[0]
1-0 1
-11 1
.names Memory.mem[2][1] Memory.mem[3][1] $techmap\Memory.$memory\mem$rdreg[0]$q$356[0] $techmap\Memory.$memory\mem$rdmux[0][2][0]$b$368[1]
1-0 1
-11 1
.names Memory.mem[2][2] Memory.mem[3][2] $techmap\Memory.$memory\mem$rdreg[0]$q$356[0] $techmap\Memory.$memory\mem$rdmux[0][2][0]$b$368[2]
1-0 1
-11 1
.names Memory.mem[2][3] Memory.mem[3][3] $techmap\Memory.$memory\mem$rdreg[0]$q$356[0] $techmap\Memory.$memory\mem$rdmux[0][2][0]$b$368[3]
1-0 1
-11 1
.names Memory.mem[2][4] Memory.mem[3][4] $techmap\Memory.$memory\mem$rdreg[0]$q$356[0] $techmap\Memory.$memory\mem$rdmux[0][2][0]$b$368[4]
1-0 1
-11 1
.names Memory.mem[2][5] Memory.mem[3][5] $techmap\Memory.$memory\mem$rdreg[0]$q$356[0] $techmap\Memory.$memory\mem$rdmux[0][2][0]$b$368[5]
1-0 1
-11 1
.names Memory.mem[2][6] Memory.mem[3][6] $techmap\Memory.$memory\mem$rdreg[0]$q$356[0] $techmap\Memory.$memory\mem$rdmux[0][2][0]$b$368[6]
1-0 1
-11 1
.names Memory.mem[2][7] Memory.mem[3][7] $techmap\Memory.$memory\mem$rdreg[0]$q$356[0] $techmap\Memory.$memory\mem$rdmux[0][2][0]$b$368[7]
1-0 1
-11 1
.names Memory.mem[0][0] Memory.mem[1][0] $techmap\Memory.$memory\mem$rdreg[0]$q$356[0] $techmap\Memory.$memory\mem$rdmux[0][2][0]$a$367[0]
1-0 1
-11 1
.names Memory.mem[0][1] Memory.mem[1][1] $techmap\Memory.$memory\mem$rdreg[0]$q$356[0] $techmap\Memory.$memory\mem$rdmux[0][2][0]$a$367[1]
1-0 1
-11 1
.names Memory.mem[0][2] Memory.mem[1][2] $techmap\Memory.$memory\mem$rdreg[0]$q$356[0] $techmap\Memory.$memory\mem$rdmux[0][2][0]$a$367[2]
1-0 1
-11 1
.names Memory.mem[0][3] Memory.mem[1][3] $techmap\Memory.$memory\mem$rdreg[0]$q$356[0] $techmap\Memory.$memory\mem$rdmux[0][2][0]$a$367[3]
1-0 1
-11 1
.names Memory.mem[0][4] Memory.mem[1][4] $techmap\Memory.$memory\mem$rdreg[0]$q$356[0] $techmap\Memory.$memory\mem$rdmux[0][2][0]$a$367[4]
1-0 1
-11 1
.names Memory.mem[0][5] Memory.mem[1][5] $techmap\Memory.$memory\mem$rdreg[0]$q$356[0] $techmap\Memory.$memory\mem$rdmux[0][2][0]$a$367[5]
1-0 1
-11 1
.names Memory.mem[0][6] Memory.mem[1][6] $techmap\Memory.$memory\mem$rdreg[0]$q$356[0] $techmap\Memory.$memory\mem$rdmux[0][2][0]$a$367[6]
1-0 1
-11 1
.names Memory.mem[0][7] Memory.mem[1][7] $techmap\Memory.$memory\mem$rdreg[0]$q$356[0] $techmap\Memory.$memory\mem$rdmux[0][2][0]$a$367[7]
1-0 1
-11 1
.names $techmap\Memory.$memory\mem$rdmux[0][2][3]$a$376[0] $techmap\Memory.$memory\mem$rdmux[0][2][3]$b$377[0] $techmap\Memory.$memory\mem$rdreg[0]$q$356[1] $techmap\Memory.$memory\mem$rdmux[0][1][1]$b$365[0]
1-0 1
-11 1
.names $techmap\Memory.$memory\mem$rdmux[0][2][3]$a$376[1] $techmap\Memory.$memory\mem$rdmux[0][2][3]$b$377[1] $techmap\Memory.$memory\mem$rdreg[0]$q$356[1] $techmap\Memory.$memory\mem$rdmux[0][1][1]$b$365[1]
1-0 1
-11 1
.names $techmap\Memory.$memory\mem$rdmux[0][2][3]$a$376[2] $techmap\Memory.$memory\mem$rdmux[0][2][3]$b$377[2] $techmap\Memory.$memory\mem$rdreg[0]$q$356[1] $techmap\Memory.$memory\mem$rdmux[0][1][1]$b$365[2]
1-0 1
-11 1
.names $techmap\Memory.$memory\mem$rdmux[0][2][3]$a$376[3] $techmap\Memory.$memory\mem$rdmux[0][2][3]$b$377[3] $techmap\Memory.$memory\mem$rdreg[0]$q$356[1] $techmap\Memory.$memory\mem$rdmux[0][1][1]$b$365[3]
1-0 1
-11 1
.names $techmap\Memory.$memory\mem$rdmux[0][2][3]$a$376[4] $techmap\Memory.$memory\mem$rdmux[0][2][3]$b$377[4] $techmap\Memory.$memory\mem$rdreg[0]$q$356[1] $techmap\Memory.$memory\mem$rdmux[0][1][1]$b$365[4]
1-0 1
-11 1
.names $techmap\Memory.$memory\mem$rdmux[0][2][3]$a$376[5] $techmap\Memory.$memory\mem$rdmux[0][2][3]$b$377[5] $techmap\Memory.$memory\mem$rdreg[0]$q$356[1] $techmap\Memory.$memory\mem$rdmux[0][1][1]$b$365[5]
1-0 1
-11 1
.names $techmap\Memory.$memory\mem$rdmux[0][2][3]$a$376[6] $techmap\Memory.$memory\mem$rdmux[0][2][3]$b$377[6] $techmap\Memory.$memory\mem$rdreg[0]$q$356[1] $techmap\Memory.$memory\mem$rdmux[0][1][1]$b$365[6]
1-0 1
-11 1
.names $techmap\Memory.$memory\mem$rdmux[0][2][3]$a$376[7] $techmap\Memory.$memory\mem$rdmux[0][2][3]$b$377[7] $techmap\Memory.$memory\mem$rdreg[0]$q$356[1] $techmap\Memory.$memory\mem$rdmux[0][1][1]$b$365[7]
1-0 1
-11 1
.names $techmap\Memory.$memory\mem$rdmux[0][2][2]$a$373[0] $techmap\Memory.$memory\mem$rdmux[0][2][2]$b$374[0] $techmap\Memory.$memory\mem$rdreg[0]$q$356[1] $techmap\Memory.$memory\mem$rdmux[0][1][1]$a$364[0]
1-0 1
-11 1
.names $techmap\Memory.$memory\mem$rdmux[0][2][2]$a$373[1] $techmap\Memory.$memory\mem$rdmux[0][2][2]$b$374[1] $techmap\Memory.$memory\mem$rdreg[0]$q$356[1] $techmap\Memory.$memory\mem$rdmux[0][1][1]$a$364[1]
1-0 1
-11 1
.names $techmap\Memory.$memory\mem$rdmux[0][2][2]$a$373[2] $techmap\Memory.$memory\mem$rdmux[0][2][2]$b$374[2] $techmap\Memory.$memory\mem$rdreg[0]$q$356[1] $techmap\Memory.$memory\mem$rdmux[0][1][1]$a$364[2]
1-0 1
-11 1
.names $techmap\Memory.$memory\mem$rdmux[0][2][2]$a$373[3] $techmap\Memory.$memory\mem$rdmux[0][2][2]$b$374[3] $techmap\Memory.$memory\mem$rdreg[0]$q$356[1] $techmap\Memory.$memory\mem$rdmux[0][1][1]$a$364[3]
1-0 1
-11 1
.names $techmap\Memory.$memory\mem$rdmux[0][2][2]$a$373[4] $techmap\Memory.$memory\mem$rdmux[0][2][2]$b$374[4] $techmap\Memory.$memory\mem$rdreg[0]$q$356[1] $techmap\Memory.$memory\mem$rdmux[0][1][1]$a$364[4]
1-0 1
-11 1
.names $techmap\Memory.$memory\mem$rdmux[0][2][2]$a$373[5] $techmap\Memory.$memory\mem$rdmux[0][2][2]$b$374[5] $techmap\Memory.$memory\mem$rdreg[0]$q$356[1] $techmap\Memory.$memory\mem$rdmux[0][1][1]$a$364[5]
1-0 1
-11 1
.names $techmap\Memory.$memory\mem$rdmux[0][2][2]$a$373[6] $techmap\Memory.$memory\mem$rdmux[0][2][2]$b$374[6] $techmap\Memory.$memory\mem$rdreg[0]$q$356[1] $techmap\Memory.$memory\mem$rdmux[0][1][1]$a$364[6]
1-0 1
-11 1
.names $techmap\Memory.$memory\mem$rdmux[0][2][2]$a$373[7] $techmap\Memory.$memory\mem$rdmux[0][2][2]$b$374[7] $techmap\Memory.$memory\mem$rdreg[0]$q$356[1] $techmap\Memory.$memory\mem$rdmux[0][1][1]$a$364[7]
1-0 1
-11 1
.names $techmap\Memory.$memory\mem$rdmux[0][2][1]$a$370[0] $techmap\Memory.$memory\mem$rdmux[0][2][1]$b$371[0] $techmap\Memory.$memory\mem$rdreg[0]$q$356[1] $techmap\Memory.$memory\mem$rdmux[0][1][0]$b$362[0]
1-0 1
-11 1
.names $techmap\Memory.$memory\mem$rdmux[0][2][1]$a$370[1] $techmap\Memory.$memory\mem$rdmux[0][2][1]$b$371[1] $techmap\Memory.$memory\mem$rdreg[0]$q$356[1] $techmap\Memory.$memory\mem$rdmux[0][1][0]$b$362[1]
1-0 1
-11 1
.names $techmap\Memory.$memory\mem$rdmux[0][2][1]$a$370[2] $techmap\Memory.$memory\mem$rdmux[0][2][1]$b$371[2] $techmap\Memory.$memory\mem$rdreg[0]$q$356[1] $techmap\Memory.$memory\mem$rdmux[0][1][0]$b$362[2]
1-0 1
-11 1
.names $techmap\Memory.$memory\mem$rdmux[0][2][1]$a$370[3] $techmap\Memory.$memory\mem$rdmux[0][2][1]$b$371[3] $techmap\Memory.$memory\mem$rdreg[0]$q$356[1] $techmap\Memory.$memory\mem$rdmux[0][1][0]$b$362[3]
1-0 1
-11 1
.names $techmap\Memory.$memory\mem$rdmux[0][2][1]$a$370[4] $techmap\Memory.$memory\mem$rdmux[0][2][1]$b$371[4] $techmap\Memory.$memory\mem$rdreg[0]$q$356[1] $techmap\Memory.$memory\mem$rdmux[0][1][0]$b$362[4]
1-0 1
-11 1
.names $techmap\Memory.$memory\mem$rdmux[0][2][1]$a$370[5] $techmap\Memory.$memory\mem$rdmux[0][2][1]$b$371[5] $techmap\Memory.$memory\mem$rdreg[0]$q$356[1] $techmap\Memory.$memory\mem$rdmux[0][1][0]$b$362[5]
1-0 1
-11 1
.names $techmap\Memory.$memory\mem$rdmux[0][2][1]$a$370[6] $techmap\Memory.$memory\mem$rdmux[0][2][1]$b$371[6] $techmap\Memory.$memory\mem$rdreg[0]$q$356[1] $techmap\Memory.$memory\mem$rdmux[0][1][0]$b$362[6]
1-0 1
-11 1
.names $techmap\Memory.$memory\mem$rdmux[0][2][1]$a$370[7] $techmap\Memory.$memory\mem$rdmux[0][2][1]$b$371[7] $techmap\Memory.$memory\mem$rdreg[0]$q$356[1] $techmap\Memory.$memory\mem$rdmux[0][1][0]$b$362[7]
1-0 1
-11 1
.names $techmap\Memory.$memory\mem$rdmux[0][2][0]$a$367[0] $techmap\Memory.$memory\mem$rdmux[0][2][0]$b$368[0] $techmap\Memory.$memory\mem$rdreg[0]$q$356[1] $techmap\Memory.$memory\mem$rdmux[0][1][0]$a$361[0]
1-0 1
-11 1
.names $techmap\Memory.$memory\mem$rdmux[0][2][0]$a$367[1] $techmap\Memory.$memory\mem$rdmux[0][2][0]$b$368[1] $techmap\Memory.$memory\mem$rdreg[0]$q$356[1] $techmap\Memory.$memory\mem$rdmux[0][1][0]$a$361[1]
1-0 1
-11 1
.names $techmap\Memory.$memory\mem$rdmux[0][2][0]$a$367[2] $techmap\Memory.$memory\mem$rdmux[0][2][0]$b$368[2] $techmap\Memory.$memory\mem$rdreg[0]$q$356[1] $techmap\Memory.$memory\mem$rdmux[0][1][0]$a$361[2]
1-0 1
-11 1
.names $techmap\Memory.$memory\mem$rdmux[0][2][0]$a$367[3] $techmap\Memory.$memory\mem$rdmux[0][2][0]$b$368[3] $techmap\Memory.$memory\mem$rdreg[0]$q$356[1] $techmap\Memory.$memory\mem$rdmux[0][1][0]$a$361[3]
1-0 1
-11 1
.names $techmap\Memory.$memory\mem$rdmux[0][2][0]$a$367[4] $techmap\Memory.$memory\mem$rdmux[0][2][0]$b$368[4] $techmap\Memory.$memory\mem$rdreg[0]$q$356[1] $techmap\Memory.$memory\mem$rdmux[0][1][0]$a$361[4]
1-0 1
-11 1
.names $techmap\Memory.$memory\mem$rdmux[0][2][0]$a$367[5] $techmap\Memory.$memory\mem$rdmux[0][2][0]$b$368[5] $techmap\Memory.$memory\mem$rdreg[0]$q$356[1] $techmap\Memory.$memory\mem$rdmux[0][1][0]$a$361[5]
1-0 1
-11 1
.names $techmap\Memory.$memory\mem$rdmux[0][2][0]$a$367[6] $techmap\Memory.$memory\mem$rdmux[0][2][0]$b$368[6] $techmap\Memory.$memory\mem$rdreg[0]$q$356[1] $techmap\Memory.$memory\mem$rdmux[0][1][0]$a$361[6]
1-0 1
-11 1
.names $techmap\Memory.$memory\mem$rdmux[0][2][0]$a$367[7] $techmap\Memory.$memory\mem$rdmux[0][2][0]$b$368[7] $techmap\Memory.$memory\mem$rdreg[0]$q$356[1] $techmap\Memory.$memory\mem$rdmux[0][1][0]$a$361[7]
1-0 1
-11 1
.names $techmap\Memory.$memory\mem$rdmux[0][1][1]$a$364[0] $techmap\Memory.$memory\mem$rdmux[0][1][1]$b$365[0] $techmap\Memory.$memory\mem$rdreg[0]$q$356[2] $techmap\Memory.$memory\mem$rdmux[0][0][0]$b$359[0]
1-0 1
-11 1
.names $techmap\Memory.$memory\mem$rdmux[0][1][1]$a$364[1] $techmap\Memory.$memory\mem$rdmux[0][1][1]$b$365[1] $techmap\Memory.$memory\mem$rdreg[0]$q$356[2] $techmap\Memory.$memory\mem$rdmux[0][0][0]$b$359[1]
1-0 1
-11 1
.names $techmap\Memory.$memory\mem$rdmux[0][1][1]$a$364[2] $techmap\Memory.$memory\mem$rdmux[0][1][1]$b$365[2] $techmap\Memory.$memory\mem$rdreg[0]$q$356[2] $techmap\Memory.$memory\mem$rdmux[0][0][0]$b$359[2]
1-0 1
-11 1
.names $techmap\Memory.$memory\mem$rdmux[0][1][1]$a$364[3] $techmap\Memory.$memory\mem$rdmux[0][1][1]$b$365[3] $techmap\Memory.$memory\mem$rdreg[0]$q$356[2] $techmap\Memory.$memory\mem$rdmux[0][0][0]$b$359[3]
1-0 1
-11 1
.names $techmap\Memory.$memory\mem$rdmux[0][1][1]$a$364[4] $techmap\Memory.$memory\mem$rdmux[0][1][1]$b$365[4] $techmap\Memory.$memory\mem$rdreg[0]$q$356[2] $techmap\Memory.$memory\mem$rdmux[0][0][0]$b$359[4]
1-0 1
-11 1
.names $techmap\Memory.$memory\mem$rdmux[0][1][1]$a$364[5] $techmap\Memory.$memory\mem$rdmux[0][1][1]$b$365[5] $techmap\Memory.$memory\mem$rdreg[0]$q$356[2] $techmap\Memory.$memory\mem$rdmux[0][0][0]$b$359[5]
1-0 1
-11 1
.names $techmap\Memory.$memory\mem$rdmux[0][1][1]$a$364[6] $techmap\Memory.$memory\mem$rdmux[0][1][1]$b$365[6] $techmap\Memory.$memory\mem$rdreg[0]$q$356[2] $techmap\Memory.$memory\mem$rdmux[0][0][0]$b$359[6]
1-0 1
-11 1
.names $techmap\Memory.$memory\mem$rdmux[0][1][1]$a$364[7] $techmap\Memory.$memory\mem$rdmux[0][1][1]$b$365[7] $techmap\Memory.$memory\mem$rdreg[0]$q$356[2] $techmap\Memory.$memory\mem$rdmux[0][0][0]$b$359[7]
1-0 1
-11 1
.names $techmap\Memory.$memory\mem$rdmux[0][1][0]$a$361[0] $techmap\Memory.$memory\mem$rdmux[0][1][0]$b$362[0] $techmap\Memory.$memory\mem$rdreg[0]$q$356[2] $techmap\Memory.$memory\mem$rdmux[0][0][0]$a$358[0]
1-0 1
-11 1
.names $techmap\Memory.$memory\mem$rdmux[0][1][0]$a$361[1] $techmap\Memory.$memory\mem$rdmux[0][1][0]$b$362[1] $techmap\Memory.$memory\mem$rdreg[0]$q$356[2] $techmap\Memory.$memory\mem$rdmux[0][0][0]$a$358[1]
1-0 1
-11 1
.names $techmap\Memory.$memory\mem$rdmux[0][1][0]$a$361[2] $techmap\Memory.$memory\mem$rdmux[0][1][0]$b$362[2] $techmap\Memory.$memory\mem$rdreg[0]$q$356[2] $techmap\Memory.$memory\mem$rdmux[0][0][0]$a$358[2]
1-0 1
-11 1
.names $techmap\Memory.$memory\mem$rdmux[0][1][0]$a$361[3] $techmap\Memory.$memory\mem$rdmux[0][1][0]$b$362[3] $techmap\Memory.$memory\mem$rdreg[0]$q$356[2] $techmap\Memory.$memory\mem$rdmux[0][0][0]$a$358[3]
1-0 1
-11 1
.names $techmap\Memory.$memory\mem$rdmux[0][1][0]$a$361[4] $techmap\Memory.$memory\mem$rdmux[0][1][0]$b$362[4] $techmap\Memory.$memory\mem$rdreg[0]$q$356[2] $techmap\Memory.$memory\mem$rdmux[0][0][0]$a$358[4]
1-0 1
-11 1
.names $techmap\Memory.$memory\mem$rdmux[0][1][0]$a$361[5] $techmap\Memory.$memory\mem$rdmux[0][1][0]$b$362[5] $techmap\Memory.$memory\mem$rdreg[0]$q$356[2] $techmap\Memory.$memory\mem$rdmux[0][0][0]$a$358[5]
1-0 1
-11 1
.names $techmap\Memory.$memory\mem$rdmux[0][1][0]$a$361[6] $techmap\Memory.$memory\mem$rdmux[0][1][0]$b$362[6] $techmap\Memory.$memory\mem$rdreg[0]$q$356[2] $techmap\Memory.$memory\mem$rdmux[0][0][0]$a$358[6]
1-0 1
-11 1
.names $techmap\Memory.$memory\mem$rdmux[0][1][0]$a$361[7] $techmap\Memory.$memory\mem$rdmux[0][1][0]$b$362[7] $techmap\Memory.$memory\mem$rdreg[0]$q$356[2] $techmap\Memory.$memory\mem$rdmux[0][0][0]$a$358[7]
1-0 1
-11 1
.names $techmap\Memory.$memory\mem$rdmux[0][0][0]$a$358[0] $techmap\Memory.$memory\mem$rdmux[0][0][0]$b$359[0] $techmap\Memory.$memory\mem$rdreg[0]$q$356[3] Memory.io_rdData[0]
1-0 1
-11 1
.names $techmap\Memory.$memory\mem$rdmux[0][0][0]$a$358[1] $techmap\Memory.$memory\mem$rdmux[0][0][0]$b$359[1] $techmap\Memory.$memory\mem$rdreg[0]$q$356[3] Memory.io_rdData[1]
1-0 1
-11 1
.names $techmap\Memory.$memory\mem$rdmux[0][0][0]$a$358[2] $techmap\Memory.$memory\mem$rdmux[0][0][0]$b$359[2] $techmap\Memory.$memory\mem$rdreg[0]$q$356[3] Memory.io_rdData[2]
1-0 1
-11 1
.names $techmap\Memory.$memory\mem$rdmux[0][0][0]$a$358[3] $techmap\Memory.$memory\mem$rdmux[0][0][0]$b$359[3] $techmap\Memory.$memory\mem$rdreg[0]$q$356[3] Memory.io_rdData[3]
1-0 1
-11 1
.names $techmap\Memory.$memory\mem$rdmux[0][0][0]$a$358[4] $techmap\Memory.$memory\mem$rdmux[0][0][0]$b$359[4] $techmap\Memory.$memory\mem$rdreg[0]$q$356[3] Memory.io_rdData[4]
1-0 1
-11 1
.names $techmap\Memory.$memory\mem$rdmux[0][0][0]$a$358[5] $techmap\Memory.$memory\mem$rdmux[0][0][0]$b$359[5] $techmap\Memory.$memory\mem$rdreg[0]$q$356[3] Memory.io_rdData[5]
1-0 1
-11 1
.names $techmap\Memory.$memory\mem$rdmux[0][0][0]$a$358[6] $techmap\Memory.$memory\mem$rdmux[0][0][0]$b$359[6] $techmap\Memory.$memory\mem$rdreg[0]$q$356[3] Memory.io_rdData[6]
1-0 1
-11 1
.names $techmap\Memory.$memory\mem$rdmux[0][0][0]$a$358[7] $techmap\Memory.$memory\mem$rdmux[0][0][0]$b$359[7] $techmap\Memory.$memory\mem$rdreg[0]$q$356[3] Memory.io_rdData[7]
1-0 1
-11 1
.names Memory.mem[6][0] $techmap\Memory.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[0] $techmap\Memory.$memory\mem$wren[6][0][0]$y$467 $techmap\Memory.$memory\mem$wrmux[6][0][0]$y$469[0]
1-0 1
-11 1
.names Memory.mem[6][1] $techmap\Memory.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[1] $techmap\Memory.$memory\mem$wren[6][0][0]$y$467 $techmap\Memory.$memory\mem$wrmux[6][0][0]$y$469[1]
1-0 1
-11 1
.names Memory.mem[6][2] $techmap\Memory.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[2] $techmap\Memory.$memory\mem$wren[6][0][0]$y$467 $techmap\Memory.$memory\mem$wrmux[6][0][0]$y$469[2]
1-0 1
-11 1
.names Memory.mem[6][3] $techmap\Memory.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[3] $techmap\Memory.$memory\mem$wren[6][0][0]$y$467 $techmap\Memory.$memory\mem$wrmux[6][0][0]$y$469[3]
1-0 1
-11 1
.names Memory.mem[6][4] $techmap\Memory.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[4] $techmap\Memory.$memory\mem$wren[6][0][0]$y$467 $techmap\Memory.$memory\mem$wrmux[6][0][0]$y$469[4]
1-0 1
-11 1
.names Memory.mem[6][5] $techmap\Memory.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[5] $techmap\Memory.$memory\mem$wren[6][0][0]$y$467 $techmap\Memory.$memory\mem$wrmux[6][0][0]$y$469[5]
1-0 1
-11 1
.names Memory.mem[6][6] $techmap\Memory.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[6] $techmap\Memory.$memory\mem$wren[6][0][0]$y$467 $techmap\Memory.$memory\mem$wrmux[6][0][0]$y$469[6]
1-0 1
-11 1
.names Memory.mem[6][7] $techmap\Memory.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[7] $techmap\Memory.$memory\mem$wren[6][0][0]$y$467 $techmap\Memory.$memory\mem$wrmux[6][0][0]$y$469[7]
1-0 1
-11 1
.names Memory.mem[7][0] $techmap\Memory.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[0] $techmap\Memory.$memory\mem$wren[7][0][0]$y$473 $techmap\Memory.$memory\mem$wrmux[7][0][0]$y$475[0]
1-0 1
-11 1
.names Memory.mem[7][1] $techmap\Memory.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[1] $techmap\Memory.$memory\mem$wren[7][0][0]$y$473 $techmap\Memory.$memory\mem$wrmux[7][0][0]$y$475[1]
1-0 1
-11 1
.names Memory.mem[7][2] $techmap\Memory.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[2] $techmap\Memory.$memory\mem$wren[7][0][0]$y$473 $techmap\Memory.$memory\mem$wrmux[7][0][0]$y$475[2]
1-0 1
-11 1
.names Memory.mem[7][3] $techmap\Memory.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[3] $techmap\Memory.$memory\mem$wren[7][0][0]$y$473 $techmap\Memory.$memory\mem$wrmux[7][0][0]$y$475[3]
1-0 1
-11 1
.names Memory.mem[7][4] $techmap\Memory.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[4] $techmap\Memory.$memory\mem$wren[7][0][0]$y$473 $techmap\Memory.$memory\mem$wrmux[7][0][0]$y$475[4]
1-0 1
-11 1
.names Memory.mem[7][5] $techmap\Memory.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[5] $techmap\Memory.$memory\mem$wren[7][0][0]$y$473 $techmap\Memory.$memory\mem$wrmux[7][0][0]$y$475[5]
1-0 1
-11 1
.names Memory.mem[7][6] $techmap\Memory.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[6] $techmap\Memory.$memory\mem$wren[7][0][0]$y$473 $techmap\Memory.$memory\mem$wrmux[7][0][0]$y$475[6]
1-0 1
-11 1
.names Memory.mem[7][7] $techmap\Memory.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[7] $techmap\Memory.$memory\mem$wren[7][0][0]$y$473 $techmap\Memory.$memory\mem$wrmux[7][0][0]$y$475[7]
1-0 1
-11 1
.names Memory.mem[8][0] $techmap\Memory.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[0] $techmap\Memory.$memory\mem$wren[8][0][0]$y$483 $techmap\Memory.$memory\mem$wrmux[8][0][0]$y$485[0]
1-0 1
-11 1
.names Memory.mem[8][1] $techmap\Memory.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[1] $techmap\Memory.$memory\mem$wren[8][0][0]$y$483 $techmap\Memory.$memory\mem$wrmux[8][0][0]$y$485[1]
1-0 1
-11 1
.names Memory.mem[8][2] $techmap\Memory.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[2] $techmap\Memory.$memory\mem$wren[8][0][0]$y$483 $techmap\Memory.$memory\mem$wrmux[8][0][0]$y$485[2]
1-0 1
-11 1
.names Memory.mem[8][3] $techmap\Memory.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[3] $techmap\Memory.$memory\mem$wren[8][0][0]$y$483 $techmap\Memory.$memory\mem$wrmux[8][0][0]$y$485[3]
1-0 1
-11 1
.names Memory.mem[8][4] $techmap\Memory.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[4] $techmap\Memory.$memory\mem$wren[8][0][0]$y$483 $techmap\Memory.$memory\mem$wrmux[8][0][0]$y$485[4]
1-0 1
-11 1
.names Memory.mem[8][5] $techmap\Memory.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[5] $techmap\Memory.$memory\mem$wren[8][0][0]$y$483 $techmap\Memory.$memory\mem$wrmux[8][0][0]$y$485[5]
1-0 1
-11 1
.names Memory.mem[8][6] $techmap\Memory.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[6] $techmap\Memory.$memory\mem$wren[8][0][0]$y$483 $techmap\Memory.$memory\mem$wrmux[8][0][0]$y$485[6]
1-0 1
-11 1
.names Memory.mem[8][7] $techmap\Memory.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[7] $techmap\Memory.$memory\mem$wren[8][0][0]$y$483 $techmap\Memory.$memory\mem$wrmux[8][0][0]$y$485[7]
1-0 1
-11 1
.names Memory.mem[9][0] $techmap\Memory.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[0] $techmap\Memory.$memory\mem$wren[9][0][0]$y$489 $techmap\Memory.$memory\mem$wrmux[9][0][0]$y$491[0]
1-0 1
-11 1
.names Memory.mem[9][1] $techmap\Memory.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[1] $techmap\Memory.$memory\mem$wren[9][0][0]$y$489 $techmap\Memory.$memory\mem$wrmux[9][0][0]$y$491[1]
1-0 1
-11 1
.names Memory.mem[9][2] $techmap\Memory.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[2] $techmap\Memory.$memory\mem$wren[9][0][0]$y$489 $techmap\Memory.$memory\mem$wrmux[9][0][0]$y$491[2]
1-0 1
-11 1
.names Memory.mem[9][3] $techmap\Memory.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[3] $techmap\Memory.$memory\mem$wren[9][0][0]$y$489 $techmap\Memory.$memory\mem$wrmux[9][0][0]$y$491[3]
1-0 1
-11 1
.names Memory.mem[9][4] $techmap\Memory.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[4] $techmap\Memory.$memory\mem$wren[9][0][0]$y$489 $techmap\Memory.$memory\mem$wrmux[9][0][0]$y$491[4]
1-0 1
-11 1
.names Memory.mem[9][5] $techmap\Memory.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[5] $techmap\Memory.$memory\mem$wren[9][0][0]$y$489 $techmap\Memory.$memory\mem$wrmux[9][0][0]$y$491[5]
1-0 1
-11 1
.names Memory.mem[9][6] $techmap\Memory.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[6] $techmap\Memory.$memory\mem$wren[9][0][0]$y$489 $techmap\Memory.$memory\mem$wrmux[9][0][0]$y$491[6]
1-0 1
-11 1
.names Memory.mem[9][7] $techmap\Memory.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[7] $techmap\Memory.$memory\mem$wren[9][0][0]$y$489 $techmap\Memory.$memory\mem$wrmux[9][0][0]$y$491[7]
1-0 1
-11 1
.names Memory.mem[10][0] $techmap\Memory.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[0] $techmap\Memory.$memory\mem$wren[10][0][0]$y$495 $techmap\Memory.$memory\mem$wrmux[10][0][0]$y$497[0]
1-0 1
-11 1
.names Memory.mem[10][1] $techmap\Memory.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[1] $techmap\Memory.$memory\mem$wren[10][0][0]$y$495 $techmap\Memory.$memory\mem$wrmux[10][0][0]$y$497[1]
1-0 1
-11 1
.names Memory.mem[10][2] $techmap\Memory.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[2] $techmap\Memory.$memory\mem$wren[10][0][0]$y$495 $techmap\Memory.$memory\mem$wrmux[10][0][0]$y$497[2]
1-0 1
-11 1
.names Memory.mem[10][3] $techmap\Memory.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[3] $techmap\Memory.$memory\mem$wren[10][0][0]$y$495 $techmap\Memory.$memory\mem$wrmux[10][0][0]$y$497[3]
1-0 1
-11 1
.names Memory.mem[10][4] $techmap\Memory.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[4] $techmap\Memory.$memory\mem$wren[10][0][0]$y$495 $techmap\Memory.$memory\mem$wrmux[10][0][0]$y$497[4]
1-0 1
-11 1
.names Memory.mem[10][5] $techmap\Memory.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[5] $techmap\Memory.$memory\mem$wren[10][0][0]$y$495 $techmap\Memory.$memory\mem$wrmux[10][0][0]$y$497[5]
1-0 1
-11 1
.names Memory.mem[10][6] $techmap\Memory.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[6] $techmap\Memory.$memory\mem$wren[10][0][0]$y$495 $techmap\Memory.$memory\mem$wrmux[10][0][0]$y$497[6]
1-0 1
-11 1
.names Memory.mem[10][7] $techmap\Memory.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[7] $techmap\Memory.$memory\mem$wren[10][0][0]$y$495 $techmap\Memory.$memory\mem$wrmux[10][0][0]$y$497[7]
1-0 1
-11 1
.names Memory.mem[11][0] $techmap\Memory.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[0] $techmap\Memory.$memory\mem$wren[11][0][0]$y$501 $techmap\Memory.$memory\mem$wrmux[11][0][0]$y$503[0]
1-0 1
-11 1
.names Memory.mem[11][1] $techmap\Memory.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[1] $techmap\Memory.$memory\mem$wren[11][0][0]$y$501 $techmap\Memory.$memory\mem$wrmux[11][0][0]$y$503[1]
1-0 1
-11 1
.names Memory.mem[11][2] $techmap\Memory.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[2] $techmap\Memory.$memory\mem$wren[11][0][0]$y$501 $techmap\Memory.$memory\mem$wrmux[11][0][0]$y$503[2]
1-0 1
-11 1
.names Memory.mem[11][3] $techmap\Memory.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[3] $techmap\Memory.$memory\mem$wren[11][0][0]$y$501 $techmap\Memory.$memory\mem$wrmux[11][0][0]$y$503[3]
1-0 1
-11 1
.names Memory.mem[11][4] $techmap\Memory.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[4] $techmap\Memory.$memory\mem$wren[11][0][0]$y$501 $techmap\Memory.$memory\mem$wrmux[11][0][0]$y$503[4]
1-0 1
-11 1
.names Memory.mem[11][5] $techmap\Memory.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[5] $techmap\Memory.$memory\mem$wren[11][0][0]$y$501 $techmap\Memory.$memory\mem$wrmux[11][0][0]$y$503[5]
1-0 1
-11 1
.names Memory.mem[11][6] $techmap\Memory.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[6] $techmap\Memory.$memory\mem$wren[11][0][0]$y$501 $techmap\Memory.$memory\mem$wrmux[11][0][0]$y$503[6]
1-0 1
-11 1
.names Memory.mem[11][7] $techmap\Memory.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[7] $techmap\Memory.$memory\mem$wren[11][0][0]$y$501 $techmap\Memory.$memory\mem$wrmux[11][0][0]$y$503[7]
1-0 1
-11 1
.names Memory.mem[12][0] $techmap\Memory.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[0] $techmap\Memory.$memory\mem$wren[12][0][0]$y$509 $techmap\Memory.$memory\mem$wrmux[12][0][0]$y$511[0]
1-0 1
-11 1
.names Memory.mem[12][1] $techmap\Memory.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[1] $techmap\Memory.$memory\mem$wren[12][0][0]$y$509 $techmap\Memory.$memory\mem$wrmux[12][0][0]$y$511[1]
1-0 1
-11 1
.names Memory.mem[12][2] $techmap\Memory.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[2] $techmap\Memory.$memory\mem$wren[12][0][0]$y$509 $techmap\Memory.$memory\mem$wrmux[12][0][0]$y$511[2]
1-0 1
-11 1
.names Memory.mem[12][3] $techmap\Memory.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[3] $techmap\Memory.$memory\mem$wren[12][0][0]$y$509 $techmap\Memory.$memory\mem$wrmux[12][0][0]$y$511[3]
1-0 1
-11 1
.names Memory.mem[12][4] $techmap\Memory.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[4] $techmap\Memory.$memory\mem$wren[12][0][0]$y$509 $techmap\Memory.$memory\mem$wrmux[12][0][0]$y$511[4]
1-0 1
-11 1
.names Memory.mem[12][5] $techmap\Memory.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[5] $techmap\Memory.$memory\mem$wren[12][0][0]$y$509 $techmap\Memory.$memory\mem$wrmux[12][0][0]$y$511[5]
1-0 1
-11 1
.names Memory.mem[12][6] $techmap\Memory.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[6] $techmap\Memory.$memory\mem$wren[12][0][0]$y$509 $techmap\Memory.$memory\mem$wrmux[12][0][0]$y$511[6]
1-0 1
-11 1
.names Memory.mem[12][7] $techmap\Memory.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[7] $techmap\Memory.$memory\mem$wren[12][0][0]$y$509 $techmap\Memory.$memory\mem$wrmux[12][0][0]$y$511[7]
1-0 1
-11 1
.names Memory.mem[13][0] $techmap\Memory.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[0] $techmap\Memory.$memory\mem$wren[13][0][0]$y$515 $techmap\Memory.$memory\mem$wrmux[13][0][0]$y$517[0]
1-0 1
-11 1
.names Memory.mem[13][1] $techmap\Memory.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[1] $techmap\Memory.$memory\mem$wren[13][0][0]$y$515 $techmap\Memory.$memory\mem$wrmux[13][0][0]$y$517[1]
1-0 1
-11 1
.names Memory.mem[13][2] $techmap\Memory.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[2] $techmap\Memory.$memory\mem$wren[13][0][0]$y$515 $techmap\Memory.$memory\mem$wrmux[13][0][0]$y$517[2]
1-0 1
-11 1
.names Memory.mem[13][3] $techmap\Memory.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[3] $techmap\Memory.$memory\mem$wren[13][0][0]$y$515 $techmap\Memory.$memory\mem$wrmux[13][0][0]$y$517[3]
1-0 1
-11 1
.names Memory.mem[13][4] $techmap\Memory.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[4] $techmap\Memory.$memory\mem$wren[13][0][0]$y$515 $techmap\Memory.$memory\mem$wrmux[13][0][0]$y$517[4]
1-0 1
-11 1
.names Memory.mem[13][5] $techmap\Memory.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[5] $techmap\Memory.$memory\mem$wren[13][0][0]$y$515 $techmap\Memory.$memory\mem$wrmux[13][0][0]$y$517[5]
1-0 1
-11 1
.names Memory.mem[13][6] $techmap\Memory.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[6] $techmap\Memory.$memory\mem$wren[13][0][0]$y$515 $techmap\Memory.$memory\mem$wrmux[13][0][0]$y$517[6]
1-0 1
-11 1
.names Memory.mem[13][7] $techmap\Memory.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[7] $techmap\Memory.$memory\mem$wren[13][0][0]$y$515 $techmap\Memory.$memory\mem$wrmux[13][0][0]$y$517[7]
1-0 1
-11 1
.names Memory.mem[14][0] $techmap\Memory.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[0] $techmap\Memory.$memory\mem$wren[14][0][0]$y$521 $techmap\Memory.$memory\mem$wrmux[14][0][0]$y$523[0]
1-0 1
-11 1
.names Memory.mem[14][1] $techmap\Memory.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[1] $techmap\Memory.$memory\mem$wren[14][0][0]$y$521 $techmap\Memory.$memory\mem$wrmux[14][0][0]$y$523[1]
1-0 1
-11 1
.names Memory.mem[14][2] $techmap\Memory.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[2] $techmap\Memory.$memory\mem$wren[14][0][0]$y$521 $techmap\Memory.$memory\mem$wrmux[14][0][0]$y$523[2]
1-0 1
-11 1
.names Memory.mem[14][3] $techmap\Memory.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[3] $techmap\Memory.$memory\mem$wren[14][0][0]$y$521 $techmap\Memory.$memory\mem$wrmux[14][0][0]$y$523[3]
1-0 1
-11 1
.names Memory.mem[14][4] $techmap\Memory.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[4] $techmap\Memory.$memory\mem$wren[14][0][0]$y$521 $techmap\Memory.$memory\mem$wrmux[14][0][0]$y$523[4]
1-0 1
-11 1
.names Memory.mem[14][5] $techmap\Memory.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[5] $techmap\Memory.$memory\mem$wren[14][0][0]$y$521 $techmap\Memory.$memory\mem$wrmux[14][0][0]$y$523[5]
1-0 1
-11 1
.latch $techmap\Memory.$memory\mem$wrmux[6][0][0]$y$469[0] Memory.mem[6][0] re clock 2
.latch $techmap\Memory.$memory\mem$wrmux[6][0][0]$y$469[1] Memory.mem[6][1] re clock 2
.latch $techmap\Memory.$memory\mem$wrmux[6][0][0]$y$469[2] Memory.mem[6][2] re clock 2
.latch $techmap\Memory.$memory\mem$wrmux[6][0][0]$y$469[3] Memory.mem[6][3] re clock 2
.latch $techmap\Memory.$memory\mem$wrmux[6][0][0]$y$469[4] Memory.mem[6][4] re clock 2
.latch $techmap\Memory.$memory\mem$wrmux[6][0][0]$y$469[5] Memory.mem[6][5] re clock 2
.latch $techmap\Memory.$memory\mem$wrmux[6][0][0]$y$469[6] Memory.mem[6][6] re clock 2
.latch $techmap\Memory.$memory\mem$wrmux[6][0][0]$y$469[7] Memory.mem[6][7] re clock 2
.latch $techmap\Memory.$memory\mem$wrmux[0][0][0]$y$419[0] Memory.mem[0][0] re clock 2
.latch $techmap\Memory.$memory\mem$wrmux[0][0][0]$y$419[1] Memory.mem[0][1] re clock 2
.latch $techmap\Memory.$memory\mem$wrmux[0][0][0]$y$419[2] Memory.mem[0][2] re clock 2
.latch $techmap\Memory.$memory\mem$wrmux[0][0][0]$y$419[3] Memory.mem[0][3] re clock 2
.latch $techmap\Memory.$memory\mem$wrmux[0][0][0]$y$419[4] Memory.mem[0][4] re clock 2
.latch $techmap\Memory.$memory\mem$wrmux[0][0][0]$y$419[5] Memory.mem[0][5] re clock 2
.latch $techmap\Memory.$memory\mem$wrmux[0][0][0]$y$419[6] Memory.mem[0][6] re clock 2
.latch $techmap\Memory.$memory\mem$wrmux[0][0][0]$y$419[7] Memory.mem[0][7] re clock 2
.latch $techmap\Memory.$memory\mem$wrmux[1][0][0]$y$429[0] Memory.mem[1][0] re clock 2
.latch $techmap\Memory.$memory\mem$wrmux[1][0][0]$y$429[1] Memory.mem[1][1] re clock 2
.latch $techmap\Memory.$memory\mem$wrmux[1][0][0]$y$429[2] Memory.mem[1][2] re clock 2
.latch $techmap\Memory.$memory\mem$wrmux[1][0][0]$y$429[3] Memory.mem[1][3] re clock 2
.latch $techmap\Memory.$memory\mem$wrmux[1][0][0]$y$429[4] Memory.mem[1][4] re clock 2
.latch $techmap\Memory.$memory\mem$wrmux[1][0][0]$y$429[5] Memory.mem[1][5] re clock 2
.latch $techmap\Memory.$memory\mem$wrmux[1][0][0]$y$429[6] Memory.mem[1][6] re clock 2
.latch $techmap\Memory.$memory\mem$wrmux[1][0][0]$y$429[7] Memory.mem[1][7] re clock 2
.latch $techmap\Memory.$memory\mem$wrmux[3][0][0]$y$447[0] Memory.mem[3][0] re clock 2
.latch $techmap\Memory.$memory\mem$wrmux[3][0][0]$y$447[1] Memory.mem[3][1] re clock 2
.latch $techmap\Memory.$memory\mem$wrmux[3][0][0]$y$447[2] Memory.mem[3][2] re clock 2
.latch $techmap\Memory.$memory\mem$wrmux[3][0][0]$y$447[3] Memory.mem[3][3] re clock 2
.latch $techmap\Memory.$memory\mem$wrmux[3][0][0]$y$447[4] Memory.mem[3][4] re clock 2
.latch $techmap\Memory.$memory\mem$wrmux[3][0][0]$y$447[5] Memory.mem[3][5] re clock 2
.latch $techmap\Memory.$memory\mem$wrmux[3][0][0]$y$447[6] Memory.mem[3][6] re clock 2
.latch $techmap\Memory.$memory\mem$wrmux[3][0][0]$y$447[7] Memory.mem[3][7] re clock 2
.latch $techmap\Memory.$memory\mem$wrmux[15][0][0]$y$529[0] Memory.mem[15][0] re clock 2
.latch $techmap\Memory.$memory\mem$wrmux[15][0][0]$y$529[1] Memory.mem[15][1] re clock 2
.latch $techmap\Memory.$memory\mem$wrmux[15][0][0]$y$529[2] Memory.mem[15][2] re clock 2
.latch $techmap\Memory.$memory\mem$wrmux[15][0][0]$y$529[3] Memory.mem[15][3] re clock 2
.latch $techmap\Memory.$memory\mem$wrmux[15][0][0]$y$529[4] Memory.mem[15][4] re clock 2
.latch $techmap\Memory.$memory\mem$wrmux[15][0][0]$y$529[5] Memory.mem[15][5] re clock 2
.latch $techmap\Memory.$memory\mem$wrmux[15][0][0]$y$529[6] Memory.mem[15][6] re clock 2
.latch $techmap\Memory.$memory\mem$wrmux[15][0][0]$y$529[7] Memory.mem[15][7] re clock 2
.latch $techmap\Memory.$memory\mem$wrmux[14][0][0]$y$523[0] Memory.mem[14][0] re clock 2
.latch $techmap\Memory.$memory\mem$wrmux[14][0][0]$y$523[1] Memory.mem[14][1] re clock 2
.latch $techmap\Memory.$memory\mem$wrmux[14][0][0]$y$523[2] Memory.mem[14][2] re clock 2
.latch $techmap\Memory.$memory\mem$wrmux[14][0][0]$y$523[3] Memory.mem[14][3] re clock 2
.latch $techmap\Memory.$memory\mem$wrmux[14][0][0]$y$523[4] Memory.mem[14][4] re clock 2
.latch $techmap\Memory.$memory\mem$wrmux[14][0][0]$y$523[5] Memory.mem[14][5] re clock 2
.latch $techmap\Memory.$memory\mem$wrmux[14][0][0]$y$523[6] Memory.mem[14][6] re clock 2
.latch $techmap\Memory.$memory\mem$wrmux[14][0][0]$y$523[7] Memory.mem[14][7] re clock 2
.latch $techmap\Memory.$memory\mem$wrmux[13][0][0]$y$517[0] Memory.mem[13][0] re clock 2
.latch $techmap\Memory.$memory\mem$wrmux[13][0][0]$y$517[1] Memory.mem[13][1] re clock 2
.latch $techmap\Memory.$memory\mem$wrmux[13][0][0]$y$517[2] Memory.mem[13][2] re clock 2
.latch $techmap\Memory.$memory\mem$wrmux[13][0][0]$y$517[3] Memory.mem[13][3] re clock 2
.latch $techmap\Memory.$memory\mem$wrmux[13][0][0]$y$517[4] Memory.mem[13][4] re clock 2
.latch $techmap\Memory.$memory\mem$wrmux[13][0][0]$y$517[5] Memory.mem[13][5] re clock 2
.latch $techmap\Memory.$memory\mem$wrmux[13][0][0]$y$517[6] Memory.mem[13][6] re clock 2
.latch $techmap\Memory.$memory\mem$wrmux[13][0][0]$y$517[7] Memory.mem[13][7] re clock 2
.latch $techmap\Memory.$memory\mem$wrmux[12][0][0]$y$511[0] Memory.mem[12][0] re clock 2
.latch $techmap\Memory.$memory\mem$wrmux[12][0][0]$y$511[1] Memory.mem[12][1] re clock 2
.latch $techmap\Memory.$memory\mem$wrmux[12][0][0]$y$511[2] Memory.mem[12][2] re clock 2
.latch $techmap\Memory.$memory\mem$wrmux[12][0][0]$y$511[3] Memory.mem[12][3] re clock 2
.latch $techmap\Memory.$memory\mem$wrmux[12][0][0]$y$511[4] Memory.mem[12][4] re clock 2
.latch $techmap\Memory.$memory\mem$wrmux[12][0][0]$y$511[5] Memory.mem[12][5] re clock 2
.latch $techmap\Memory.$memory\mem$wrmux[12][0][0]$y$511[6] Memory.mem[12][6] re clock 2
.latch $techmap\Memory.$memory\mem$wrmux[12][0][0]$y$511[7] Memory.mem[12][7] re clock 2
.latch $techmap\Memory.$memory\mem$wrmux[11][0][0]$y$503[0] Memory.mem[11][0] re clock 2
.latch $techmap\Memory.$memory\mem$wrmux[11][0][0]$y$503[1] Memory.mem[11][1] re clock 2
.latch $techmap\Memory.$memory\mem$wrmux[11][0][0]$y$503[2] Memory.mem[11][2] re clock 2
.latch $techmap\Memory.$memory\mem$wrmux[11][0][0]$y$503[3] Memory.mem[11][3] re clock 2
.latch $techmap\Memory.$memory\mem$wrmux[11][0][0]$y$503[4] Memory.mem[11][4] re clock 2
.latch $techmap\Memory.$memory\mem$wrmux[11][0][0]$y$503[5] Memory.mem[11][5] re clock 2
.latch $techmap\Memory.$memory\mem$wrmux[11][0][0]$y$503[6] Memory.mem[11][6] re clock 2
.latch $techmap\Memory.$memory\mem$wrmux[11][0][0]$y$503[7] Memory.mem[11][7] re clock 2
.latch $techmap\Memory.$memory\mem$wrmux[10][0][0]$y$497[0] Memory.mem[10][0] re clock 2
.latch $techmap\Memory.$memory\mem$wrmux[10][0][0]$y$497[1] Memory.mem[10][1] re clock 2
.latch $techmap\Memory.$memory\mem$wrmux[10][0][0]$y$497[2] Memory.mem[10][2] re clock 2
.latch $techmap\Memory.$memory\mem$wrmux[10][0][0]$y$497[3] Memory.mem[10][3] re clock 2
.latch $techmap\Memory.$memory\mem$wrmux[10][0][0]$y$497[4] Memory.mem[10][4] re clock 2
.latch $techmap\Memory.$memory\mem$wrmux[10][0][0]$y$497[5] Memory.mem[10][5] re clock 2
.latch $techmap\Memory.$memory\mem$wrmux[10][0][0]$y$497[6] Memory.mem[10][6] re clock 2
.latch $techmap\Memory.$memory\mem$wrmux[10][0][0]$y$497[7] Memory.mem[10][7] re clock 2
.latch $techmap\Memory.$memory\mem$wrmux[9][0][0]$y$491[0] Memory.mem[9][0] re clock 2
.latch $techmap\Memory.$memory\mem$wrmux[9][0][0]$y$491[1] Memory.mem[9][1] re clock 2
.latch $techmap\Memory.$memory\mem$wrmux[9][0][0]$y$491[2] Memory.mem[9][2] re clock 2
.latch $techmap\Memory.$memory\mem$wrmux[9][0][0]$y$491[3] Memory.mem[9][3] re clock 2
.latch $techmap\Memory.$memory\mem$wrmux[9][0][0]$y$491[4] Memory.mem[9][4] re clock 2
.latch $techmap\Memory.$memory\mem$wrmux[9][0][0]$y$491[5] Memory.mem[9][5] re clock 2
.latch $techmap\Memory.$memory\mem$wrmux[9][0][0]$y$491[6] Memory.mem[9][6] re clock 2
.latch $techmap\Memory.$memory\mem$wrmux[9][0][0]$y$491[7] Memory.mem[9][7] re clock 2
.latch $techmap\Memory.$memory\mem$wrmux[8][0][0]$y$485[0] Memory.mem[8][0] re clock 2
.latch $techmap\Memory.$memory\mem$wrmux[8][0][0]$y$485[1] Memory.mem[8][1] re clock 2
.latch $techmap\Memory.$memory\mem$wrmux[8][0][0]$y$485[2] Memory.mem[8][2] re clock 2
.latch $techmap\Memory.$memory\mem$wrmux[8][0][0]$y$485[3] Memory.mem[8][3] re clock 2
.latch $techmap\Memory.$memory\mem$wrmux[8][0][0]$y$485[4] Memory.mem[8][4] re clock 2
.latch $techmap\Memory.$memory\mem$wrmux[8][0][0]$y$485[5] Memory.mem[8][5] re clock 2
.latch $techmap\Memory.$memory\mem$wrmux[8][0][0]$y$485[6] Memory.mem[8][6] re clock 2
.latch $techmap\Memory.$memory\mem$wrmux[8][0][0]$y$485[7] Memory.mem[8][7] re clock 2
.latch $techmap\Memory.$memory\mem$wrmux[7][0][0]$y$475[0] Memory.mem[7][0] re clock 2
.latch $techmap\Memory.$memory\mem$wrmux[7][0][0]$y$475[1] Memory.mem[7][1] re clock 2
.latch $techmap\Memory.$memory\mem$wrmux[7][0][0]$y$475[2] Memory.mem[7][2] re clock 2
.latch $techmap\Memory.$memory\mem$wrmux[7][0][0]$y$475[3] Memory.mem[7][3] re clock 2
.latch $techmap\Memory.$memory\mem$wrmux[7][0][0]$y$475[4] Memory.mem[7][4] re clock 2
.latch $techmap\Memory.$memory\mem$wrmux[7][0][0]$y$475[5] Memory.mem[7][5] re clock 2
.latch $techmap\Memory.$memory\mem$wrmux[7][0][0]$y$475[6] Memory.mem[7][6] re clock 2
.latch $techmap\Memory.$memory\mem$wrmux[7][0][0]$y$475[7] Memory.mem[7][7] re clock 2
.latch $techmap\Memory.$memory\mem$wrmux[5][0][0]$y$463[0] Memory.mem[5][0] re clock 2
.latch $techmap\Memory.$memory\mem$wrmux[5][0][0]$y$463[1] Memory.mem[5][1] re clock 2
.latch $techmap\Memory.$memory\mem$wrmux[5][0][0]$y$463[2] Memory.mem[5][2] re clock 2
.latch $techmap\Memory.$memory\mem$wrmux[5][0][0]$y$463[3] Memory.mem[5][3] re clock 2
.latch $techmap\Memory.$memory\mem$wrmux[5][0][0]$y$463[4] Memory.mem[5][4] re clock 2
.latch $techmap\Memory.$memory\mem$wrmux[5][0][0]$y$463[5] Memory.mem[5][5] re clock 2
.latch $techmap\Memory.$memory\mem$wrmux[5][0][0]$y$463[6] Memory.mem[5][6] re clock 2
.latch $techmap\Memory.$memory\mem$wrmux[5][0][0]$y$463[7] Memory.mem[5][7] re clock 2
.latch $techmap\Memory.$memory\mem$wrmux[2][0][0]$y$439[0] Memory.mem[2][0] re clock 2
.latch $techmap\Memory.$memory\mem$wrmux[2][0][0]$y$439[1] Memory.mem[2][1] re clock 2
.latch $techmap\Memory.$memory\mem$wrmux[2][0][0]$y$439[2] Memory.mem[2][2] re clock 2
.latch $techmap\Memory.$memory\mem$wrmux[2][0][0]$y$439[3] Memory.mem[2][3] re clock 2
.latch $techmap\Memory.$memory\mem$wrmux[2][0][0]$y$439[4] Memory.mem[2][4] re clock 2
.latch $techmap\Memory.$memory\mem$wrmux[2][0][0]$y$439[5] Memory.mem[2][5] re clock 2
.latch $techmap\Memory.$memory\mem$wrmux[2][0][0]$y$439[6] Memory.mem[2][6] re clock 2
.latch $techmap\Memory.$memory\mem$wrmux[2][0][0]$y$439[7] Memory.mem[2][7] re clock 2
.latch $techmap\Memory.$memory\mem$wrmux[4][0][0]$y$457[0] Memory.mem[4][0] re clock 2
.latch $techmap\Memory.$memory\mem$wrmux[4][0][0]$y$457[1] Memory.mem[4][1] re clock 2
.latch $techmap\Memory.$memory\mem$wrmux[4][0][0]$y$457[2] Memory.mem[4][2] re clock 2
.latch $techmap\Memory.$memory\mem$wrmux[4][0][0]$y$457[3] Memory.mem[4][3] re clock 2
.latch $techmap\Memory.$memory\mem$wrmux[4][0][0]$y$457[4] Memory.mem[4][4] re clock 2
.latch $techmap\Memory.$memory\mem$wrmux[4][0][0]$y$457[5] Memory.mem[4][5] re clock 2
.latch $techmap\Memory.$memory\mem$wrmux[4][0][0]$y$457[6] Memory.mem[4][6] re clock 2
.latch $techmap\Memory.$memory\mem$wrmux[4][0][0]$y$457[7] Memory.mem[4][7] re clock 2
.names $techmap\Memory.$auto$rtlil.cc:1629:And$519 io_wrEna_0 $techmap\Memory.$memory\mem$wren[14][0][0]$y$521
11 1
.names Memory_1.mem[14][6] $techmap\Memory.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[6] $techmap\Memory.$memory\mem$wren[14][0][0]$y$521 $techmap\Memory_1.$memory\mem$wrmux[14][0][0]$y$523[6]
1-0 1
-11 1
.names Memory_1.mem[14][7] $techmap\Memory.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[7] $techmap\Memory.$memory\mem$wren[14][0][0]$y$521 $techmap\Memory_1.$memory\mem$wrmux[14][0][0]$y$523[7]
1-0 1
-11 1
.names Memory_1.mem[15][0] $techmap\Memory.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[0] $techmap\Memory.$memory\mem$wren[15][0][0]$y$527 $techmap\Memory_1.$memory\mem$wrmux[15][0][0]$y$529[0]
1-0 1
-11 1
.names Memory_1.mem[15][1] $techmap\Memory.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[1] $techmap\Memory.$memory\mem$wren[15][0][0]$y$527 $techmap\Memory_1.$memory\mem$wrmux[15][0][0]$y$529[1]
1-0 1
-11 1
.names Memory_1.mem[15][2] $techmap\Memory.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[2] $techmap\Memory.$memory\mem$wren[15][0][0]$y$527 $techmap\Memory_1.$memory\mem$wrmux[15][0][0]$y$529[2]
1-0 1
-11 1
.names Memory_1.mem[15][3] $techmap\Memory.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[3] $techmap\Memory.$memory\mem$wren[15][0][0]$y$527 $techmap\Memory_1.$memory\mem$wrmux[15][0][0]$y$529[3]
1-0 1
-11 1
.names Memory_1.mem[15][4] $techmap\Memory.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[4] $techmap\Memory.$memory\mem$wren[15][0][0]$y$527 $techmap\Memory_1.$memory\mem$wrmux[15][0][0]$y$529[4]
1-0 1
-11 1
.names Memory_1.mem[15][5] $techmap\Memory.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[5] $techmap\Memory.$memory\mem$wren[15][0][0]$y$527 $techmap\Memory_1.$memory\mem$wrmux[15][0][0]$y$529[5]
1-0 1
-11 1
.names Memory_1.mem[15][6] $techmap\Memory.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[6] $techmap\Memory.$memory\mem$wren[15][0][0]$y$527 $techmap\Memory_1.$memory\mem$wrmux[15][0][0]$y$529[6]
1-0 1
-11 1
.names Memory_1.mem[15][7] $techmap\Memory.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[7] $techmap\Memory.$memory\mem$wren[15][0][0]$y$527 $techmap\Memory_1.$memory\mem$wrmux[15][0][0]$y$529[7]
1-0 1
-11 1
.names Memory_1.mem[5][0] $techmap\Memory.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[0] $techmap\Memory.$memory\mem$wren[5][0][0]$y$461 $techmap\Memory_1.$memory\mem$wrmux[5][0][0]$y$463[0]
1-0 1
-11 1
.names Memory_1.mem[5][1] $techmap\Memory.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[1] $techmap\Memory.$memory\mem$wren[5][0][0]$y$461 $techmap\Memory_1.$memory\mem$wrmux[5][0][0]$y$463[1]
1-0 1
-11 1
.names Memory_1.mem[5][2] $techmap\Memory.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[2] $techmap\Memory.$memory\mem$wren[5][0][0]$y$461 $techmap\Memory_1.$memory\mem$wrmux[5][0][0]$y$463[2]
1-0 1
-11 1
.names Memory_1.mem[5][3] $techmap\Memory.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[3] $techmap\Memory.$memory\mem$wren[5][0][0]$y$461 $techmap\Memory_1.$memory\mem$wrmux[5][0][0]$y$463[3]
1-0 1
-11 1
.names Memory_1.mem[5][4] $techmap\Memory.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[4] $techmap\Memory.$memory\mem$wren[5][0][0]$y$461 $techmap\Memory_1.$memory\mem$wrmux[5][0][0]$y$463[4]
1-0 1
-11 1
.names Memory_1.mem[5][5] $techmap\Memory.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[5] $techmap\Memory.$memory\mem$wren[5][0][0]$y$461 $techmap\Memory_1.$memory\mem$wrmux[5][0][0]$y$463[5]
1-0 1
-11 1
.names Memory_1.mem[5][6] $techmap\Memory.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[6] $techmap\Memory.$memory\mem$wren[5][0][0]$y$461 $techmap\Memory_1.$memory\mem$wrmux[5][0][0]$y$463[6]
1-0 1
-11 1
.names Memory_1.mem[5][7] $techmap\Memory.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[7] $techmap\Memory.$memory\mem$wren[5][0][0]$y$461 $techmap\Memory_1.$memory\mem$wrmux[5][0][0]$y$463[7]
1-0 1
-11 1
.names Memory_1.mem[3][0] $techmap\Memory.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[0] $techmap\Memory.$memory\mem$wren[3][0][0]$y$445 $techmap\Memory_1.$memory\mem$wrmux[3][0][0]$y$447[0]
1-0 1
-11 1
.names Memory_1.mem[3][1] $techmap\Memory.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[1] $techmap\Memory.$memory\mem$wren[3][0][0]$y$445 $techmap\Memory_1.$memory\mem$wrmux[3][0][0]$y$447[1]
1-0 1
-11 1
.names Memory_1.mem[3][2] $techmap\Memory.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[2] $techmap\Memory.$memory\mem$wren[3][0][0]$y$445 $techmap\Memory_1.$memory\mem$wrmux[3][0][0]$y$447[2]
1-0 1
-11 1
.names Memory_1.mem[3][3] $techmap\Memory.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[3] $techmap\Memory.$memory\mem$wren[3][0][0]$y$445 $techmap\Memory_1.$memory\mem$wrmux[3][0][0]$y$447[3]
1-0 1
-11 1
.names Memory_1.mem[3][4] $techmap\Memory.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[4] $techmap\Memory.$memory\mem$wren[3][0][0]$y$445 $techmap\Memory_1.$memory\mem$wrmux[3][0][0]$y$447[4]
1-0 1
-11 1
.names Memory_1.mem[3][5] $techmap\Memory.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[5] $techmap\Memory.$memory\mem$wren[3][0][0]$y$445 $techmap\Memory_1.$memory\mem$wrmux[3][0][0]$y$447[5]
1-0 1
-11 1
.names Memory_1.mem[3][6] $techmap\Memory.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[6] $techmap\Memory.$memory\mem$wren[3][0][0]$y$445 $techmap\Memory_1.$memory\mem$wrmux[3][0][0]$y$447[6]
1-0 1
-11 1
.names Memory_1.mem[3][7] $techmap\Memory.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[7] $techmap\Memory.$memory\mem$wren[3][0][0]$y$445 $techmap\Memory_1.$memory\mem$wrmux[3][0][0]$y$447[7]
1-0 1
-11 1
.names Memory_1.mem[2][0] $techmap\Memory.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[0] $techmap\Memory.$memory\mem$wren[2][0][0]$y$437 $techmap\Memory_1.$memory\mem$wrmux[2][0][0]$y$439[0]
1-0 1
-11 1
.names Memory_1.mem[2][1] $techmap\Memory.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[1] $techmap\Memory.$memory\mem$wren[2][0][0]$y$437 $techmap\Memory_1.$memory\mem$wrmux[2][0][0]$y$439[1]
1-0 1
-11 1
.names Memory_1.mem[2][2] $techmap\Memory.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[2] $techmap\Memory.$memory\mem$wren[2][0][0]$y$437 $techmap\Memory_1.$memory\mem$wrmux[2][0][0]$y$439[2]
1-0 1
-11 1
.names Memory_1.mem[2][3] $techmap\Memory.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[3] $techmap\Memory.$memory\mem$wren[2][0][0]$y$437 $techmap\Memory_1.$memory\mem$wrmux[2][0][0]$y$439[3]
1-0 1
-11 1
.names Memory_1.mem[2][4] $techmap\Memory.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[4] $techmap\Memory.$memory\mem$wren[2][0][0]$y$437 $techmap\Memory_1.$memory\mem$wrmux[2][0][0]$y$439[4]
1-0 1
-11 1
.names Memory_1.mem[2][5] $techmap\Memory.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[5] $techmap\Memory.$memory\mem$wren[2][0][0]$y$437 $techmap\Memory_1.$memory\mem$wrmux[2][0][0]$y$439[5]
1-0 1
-11 1
.names Memory_1.mem[2][6] $techmap\Memory.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[6] $techmap\Memory.$memory\mem$wren[2][0][0]$y$437 $techmap\Memory_1.$memory\mem$wrmux[2][0][0]$y$439[6]
1-0 1
-11 1
.names Memory_1.mem[2][7] $techmap\Memory.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[7] $techmap\Memory.$memory\mem$wren[2][0][0]$y$437 $techmap\Memory_1.$memory\mem$wrmux[2][0][0]$y$439[7]
1-0 1
-11 1
.names Memory_1.mem[1][0] $techmap\Memory.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[0] $techmap\Memory.$memory\mem$wren[1][0][0]$y$427 $techmap\Memory_1.$memory\mem$wrmux[1][0][0]$y$429[0]
1-0 1
-11 1
.names Memory_1.mem[1][1] $techmap\Memory.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[1] $techmap\Memory.$memory\mem$wren[1][0][0]$y$427 $techmap\Memory_1.$memory\mem$wrmux[1][0][0]$y$429[1]
1-0 1
-11 1
.names Memory_1.mem[1][2] $techmap\Memory.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[2] $techmap\Memory.$memory\mem$wren[1][0][0]$y$427 $techmap\Memory_1.$memory\mem$wrmux[1][0][0]$y$429[2]
1-0 1
-11 1
.names Memory_1.mem[1][3] $techmap\Memory.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[3] $techmap\Memory.$memory\mem$wren[1][0][0]$y$427 $techmap\Memory_1.$memory\mem$wrmux[1][0][0]$y$429[3]
1-0 1
-11 1
.names Memory_1.mem[1][4] $techmap\Memory.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[4] $techmap\Memory.$memory\mem$wren[1][0][0]$y$427 $techmap\Memory_1.$memory\mem$wrmux[1][0][0]$y$429[4]
1-0 1
-11 1
.names Memory_1.mem[1][5] $techmap\Memory.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[5] $techmap\Memory.$memory\mem$wren[1][0][0]$y$427 $techmap\Memory_1.$memory\mem$wrmux[1][0][0]$y$429[5]
1-0 1
-11 1
.names Memory_1.mem[1][6] $techmap\Memory.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[6] $techmap\Memory.$memory\mem$wren[1][0][0]$y$427 $techmap\Memory_1.$memory\mem$wrmux[1][0][0]$y$429[6]
1-0 1
-11 1
.names Memory_1.mem[1][7] $techmap\Memory.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[7] $techmap\Memory.$memory\mem$wren[1][0][0]$y$427 $techmap\Memory_1.$memory\mem$wrmux[1][0][0]$y$429[7]
1-0 1
-11 1
.names Memory_1.mem[0][0] $techmap\Memory.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[0] $techmap\Memory.$memory\mem$wren[0][0][0]$y$417 $techmap\Memory_1.$memory\mem$wrmux[0][0][0]$y$419[0]
1-0 1
-11 1
.names Memory_1.mem[0][1] $techmap\Memory.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[1] $techmap\Memory.$memory\mem$wren[0][0][0]$y$417 $techmap\Memory_1.$memory\mem$wrmux[0][0][0]$y$419[1]
1-0 1
-11 1
.names Memory_1.mem[0][2] $techmap\Memory.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[2] $techmap\Memory.$memory\mem$wren[0][0][0]$y$417 $techmap\Memory_1.$memory\mem$wrmux[0][0][0]$y$419[2]
1-0 1
-11 1
.names Memory_1.mem[0][3] $techmap\Memory.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[3] $techmap\Memory.$memory\mem$wren[0][0][0]$y$417 $techmap\Memory_1.$memory\mem$wrmux[0][0][0]$y$419[3]
1-0 1
-11 1
.names Memory_1.mem[0][4] $techmap\Memory.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[4] $techmap\Memory.$memory\mem$wren[0][0][0]$y$417 $techmap\Memory_1.$memory\mem$wrmux[0][0][0]$y$419[4]
1-0 1
-11 1
.names Memory_1.mem[0][5] $techmap\Memory.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[5] $techmap\Memory.$memory\mem$wren[0][0][0]$y$417 $techmap\Memory_1.$memory\mem$wrmux[0][0][0]$y$419[5]
1-0 1
-11 1
.names Memory_1.mem[0][6] $techmap\Memory.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[6] $techmap\Memory.$memory\mem$wren[0][0][0]$y$417 $techmap\Memory_1.$memory\mem$wrmux[0][0][0]$y$419[6]
1-0 1
-11 1
.names Memory_1.mem[0][7] $techmap\Memory.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[7] $techmap\Memory.$memory\mem$wren[0][0][0]$y$417 $techmap\Memory_1.$memory\mem$wrmux[0][0][0]$y$419[7]
1-0 1
-11 1
.names Memory_1.mem[14][0] Memory_1.mem[15][0] $techmap\Memory_1.$memory\mem$rdreg[0]$q$356[0] $techmap\Memory_1.$memory\mem$rdmux[0][2][3]$b$377[0]
1-0 1
-11 1
.names Memory_1.mem[14][1] Memory_1.mem[15][1] $techmap\Memory_1.$memory\mem$rdreg[0]$q$356[0] $techmap\Memory_1.$memory\mem$rdmux[0][2][3]$b$377[1]
1-0 1
-11 1
.names Memory_1.mem[14][2] Memory_1.mem[15][2] $techmap\Memory_1.$memory\mem$rdreg[0]$q$356[0] $techmap\Memory_1.$memory\mem$rdmux[0][2][3]$b$377[2]
1-0 1
-11 1
.names Memory_1.mem[14][3] Memory_1.mem[15][3] $techmap\Memory_1.$memory\mem$rdreg[0]$q$356[0] $techmap\Memory_1.$memory\mem$rdmux[0][2][3]$b$377[3]
1-0 1
-11 1
.names Memory_1.mem[14][4] Memory_1.mem[15][4] $techmap\Memory_1.$memory\mem$rdreg[0]$q$356[0] $techmap\Memory_1.$memory\mem$rdmux[0][2][3]$b$377[4]
1-0 1
-11 1
.names Memory_1.mem[14][5] Memory_1.mem[15][5] $techmap\Memory_1.$memory\mem$rdreg[0]$q$356[0] $techmap\Memory_1.$memory\mem$rdmux[0][2][3]$b$377[5]
1-0 1
-11 1
.names Memory_1.mem[14][6] Memory_1.mem[15][6] $techmap\Memory_1.$memory\mem$rdreg[0]$q$356[0] $techmap\Memory_1.$memory\mem$rdmux[0][2][3]$b$377[6]
1-0 1
-11 1
.names Memory_1.mem[14][7] Memory_1.mem[15][7] $techmap\Memory_1.$memory\mem$rdreg[0]$q$356[0] $techmap\Memory_1.$memory\mem$rdmux[0][2][3]$b$377[7]
1-0 1
-11 1
.names Memory_1.mem[12][0] Memory_1.mem[13][0] $techmap\Memory_1.$memory\mem$rdreg[0]$q$356[0] $techmap\Memory_1.$memory\mem$rdmux[0][2][3]$a$376[0]
1-0 1
-11 1
.names Memory_1.mem[12][1] Memory_1.mem[13][1] $techmap\Memory_1.$memory\mem$rdreg[0]$q$356[0] $techmap\Memory_1.$memory\mem$rdmux[0][2][3]$a$376[1]
1-0 1
-11 1
.names Memory_1.mem[12][2] Memory_1.mem[13][2] $techmap\Memory_1.$memory\mem$rdreg[0]$q$356[0] $techmap\Memory_1.$memory\mem$rdmux[0][2][3]$a$376[2]
1-0 1
-11 1
.names Memory_1.mem[12][3] Memory_1.mem[13][3] $techmap\Memory_1.$memory\mem$rdreg[0]$q$356[0] $techmap\Memory_1.$memory\mem$rdmux[0][2][3]$a$376[3]
1-0 1
-11 1
.names Memory_1.mem[12][4] Memory_1.mem[13][4] $techmap\Memory_1.$memory\mem$rdreg[0]$q$356[0] $techmap\Memory_1.$memory\mem$rdmux[0][2][3]$a$376[4]
1-0 1
-11 1
.names Memory_1.mem[12][5] Memory_1.mem[13][5] $techmap\Memory_1.$memory\mem$rdreg[0]$q$356[0] $techmap\Memory_1.$memory\mem$rdmux[0][2][3]$a$376[5]
1-0 1
-11 1
.names Memory_1.mem[12][6] Memory_1.mem[13][6] $techmap\Memory_1.$memory\mem$rdreg[0]$q$356[0] $techmap\Memory_1.$memory\mem$rdmux[0][2][3]$a$376[6]
1-0 1
-11 1
.names Memory_1.mem[12][7] Memory_1.mem[13][7] $techmap\Memory_1.$memory\mem$rdreg[0]$q$356[0] $techmap\Memory_1.$memory\mem$rdmux[0][2][3]$a$376[7]
1-0 1
-11 1
.names Memory_1.mem[10][0] Memory_1.mem[11][0] $techmap\Memory_1.$memory\mem$rdreg[0]$q$356[0] $techmap\Memory_1.$memory\mem$rdmux[0][2][2]$b$374[0]
1-0 1
-11 1
.names Memory_1.mem[10][1] Memory_1.mem[11][1] $techmap\Memory_1.$memory\mem$rdreg[0]$q$356[0] $techmap\Memory_1.$memory\mem$rdmux[0][2][2]$b$374[1]
1-0 1
-11 1
.names Memory_1.mem[10][2] Memory_1.mem[11][2] $techmap\Memory_1.$memory\mem$rdreg[0]$q$356[0] $techmap\Memory_1.$memory\mem$rdmux[0][2][2]$b$374[2]
1-0 1
-11 1
.names Memory_1.mem[10][3] Memory_1.mem[11][3] $techmap\Memory_1.$memory\mem$rdreg[0]$q$356[0] $techmap\Memory_1.$memory\mem$rdmux[0][2][2]$b$374[3]
1-0 1
-11 1
.names Memory_1.mem[10][4] Memory_1.mem[11][4] $techmap\Memory_1.$memory\mem$rdreg[0]$q$356[0] $techmap\Memory_1.$memory\mem$rdmux[0][2][2]$b$374[4]
1-0 1
-11 1
.names Memory_1.mem[10][5] Memory_1.mem[11][5] $techmap\Memory_1.$memory\mem$rdreg[0]$q$356[0] $techmap\Memory_1.$memory\mem$rdmux[0][2][2]$b$374[5]
1-0 1
-11 1
.names Memory_1.mem[10][6] Memory_1.mem[11][6] $techmap\Memory_1.$memory\mem$rdreg[0]$q$356[0] $techmap\Memory_1.$memory\mem$rdmux[0][2][2]$b$374[6]
1-0 1
-11 1
.names Memory_1.mem[10][7] Memory_1.mem[11][7] $techmap\Memory_1.$memory\mem$rdreg[0]$q$356[0] $techmap\Memory_1.$memory\mem$rdmux[0][2][2]$b$374[7]
1-0 1
-11 1
.names Memory_1.mem[4][0] $techmap\Memory.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[0] $techmap\Memory.$memory\mem$wren[4][0][0]$y$455 $techmap\Memory_1.$memory\mem$wrmux[4][0][0]$y$457[0]
1-0 1
-11 1
.names Memory_1.mem[4][1] $techmap\Memory.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[1] $techmap\Memory.$memory\mem$wren[4][0][0]$y$455 $techmap\Memory_1.$memory\mem$wrmux[4][0][0]$y$457[1]
1-0 1
-11 1
.names Memory_1.mem[4][2] $techmap\Memory.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[2] $techmap\Memory.$memory\mem$wren[4][0][0]$y$455 $techmap\Memory_1.$memory\mem$wrmux[4][0][0]$y$457[2]
1-0 1
-11 1
.names Memory_1.mem[4][3] $techmap\Memory.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[3] $techmap\Memory.$memory\mem$wren[4][0][0]$y$455 $techmap\Memory_1.$memory\mem$wrmux[4][0][0]$y$457[3]
1-0 1
-11 1
.names Memory_1.mem[4][4] $techmap\Memory.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[4] $techmap\Memory.$memory\mem$wren[4][0][0]$y$455 $techmap\Memory_1.$memory\mem$wrmux[4][0][0]$y$457[4]
1-0 1
-11 1
.names Memory_1.mem[4][5] $techmap\Memory.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[5] $techmap\Memory.$memory\mem$wren[4][0][0]$y$455 $techmap\Memory_1.$memory\mem$wrmux[4][0][0]$y$457[5]
1-0 1
-11 1
.names Memory_1.mem[4][6] $techmap\Memory.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[6] $techmap\Memory.$memory\mem$wren[4][0][0]$y$455 $techmap\Memory_1.$memory\mem$wrmux[4][0][0]$y$457[6]
1-0 1
-11 1
.names Memory_1.mem[4][7] $techmap\Memory.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[7] $techmap\Memory.$memory\mem$wren[4][0][0]$y$455 $techmap\Memory_1.$memory\mem$wrmux[4][0][0]$y$457[7]
1-0 1
-11 1
.names Memory_1.mem[8][0] Memory_1.mem[9][0] $techmap\Memory_1.$memory\mem$rdreg[0]$q$356[0] $techmap\Memory_1.$memory\mem$rdmux[0][2][2]$a$373[0]
1-0 1
-11 1
.names Memory_1.mem[8][1] Memory_1.mem[9][1] $techmap\Memory_1.$memory\mem$rdreg[0]$q$356[0] $techmap\Memory_1.$memory\mem$rdmux[0][2][2]$a$373[1]
1-0 1
-11 1
.names Memory_1.mem[8][2] Memory_1.mem[9][2] $techmap\Memory_1.$memory\mem$rdreg[0]$q$356[0] $techmap\Memory_1.$memory\mem$rdmux[0][2][2]$a$373[2]
1-0 1
-11 1
.names Memory_1.mem[8][3] Memory_1.mem[9][3] $techmap\Memory_1.$memory\mem$rdreg[0]$q$356[0] $techmap\Memory_1.$memory\mem$rdmux[0][2][2]$a$373[3]
1-0 1
-11 1
.names Memory_1.mem[8][4] Memory_1.mem[9][4] $techmap\Memory_1.$memory\mem$rdreg[0]$q$356[0] $techmap\Memory_1.$memory\mem$rdmux[0][2][2]$a$373[4]
1-0 1
-11 1
.names Memory_1.mem[8][5] Memory_1.mem[9][5] $techmap\Memory_1.$memory\mem$rdreg[0]$q$356[0] $techmap\Memory_1.$memory\mem$rdmux[0][2][2]$a$373[5]
1-0 1
-11 1
.names Memory_1.mem[8][6] Memory_1.mem[9][6] $techmap\Memory_1.$memory\mem$rdreg[0]$q$356[0] $techmap\Memory_1.$memory\mem$rdmux[0][2][2]$a$373[6]
1-0 1
-11 1
.names Memory_1.mem[8][7] Memory_1.mem[9][7] $techmap\Memory_1.$memory\mem$rdreg[0]$q$356[0] $techmap\Memory_1.$memory\mem$rdmux[0][2][2]$a$373[7]
1-0 1
-11 1
.names Memory_1.mem[6][0] Memory_1.mem[7][0] $techmap\Memory_1.$memory\mem$rdreg[0]$q$356[0] $techmap\Memory_1.$memory\mem$rdmux[0][2][1]$b$371[0]
1-0 1
-11 1
.names Memory_1.mem[6][1] Memory_1.mem[7][1] $techmap\Memory_1.$memory\mem$rdreg[0]$q$356[0] $techmap\Memory_1.$memory\mem$rdmux[0][2][1]$b$371[1]
1-0 1
-11 1
.names Memory_1.mem[6][2] Memory_1.mem[7][2] $techmap\Memory_1.$memory\mem$rdreg[0]$q$356[0] $techmap\Memory_1.$memory\mem$rdmux[0][2][1]$b$371[2]
1-0 1
-11 1
.names Memory_1.mem[6][3] Memory_1.mem[7][3] $techmap\Memory_1.$memory\mem$rdreg[0]$q$356[0] $techmap\Memory_1.$memory\mem$rdmux[0][2][1]$b$371[3]
1-0 1
-11 1
.names Memory_1.mem[6][4] Memory_1.mem[7][4] $techmap\Memory_1.$memory\mem$rdreg[0]$q$356[0] $techmap\Memory_1.$memory\mem$rdmux[0][2][1]$b$371[4]
1-0 1
-11 1
.names Memory_1.mem[6][5] Memory_1.mem[7][5] $techmap\Memory_1.$memory\mem$rdreg[0]$q$356[0] $techmap\Memory_1.$memory\mem$rdmux[0][2][1]$b$371[5]
1-0 1
-11 1
.names Memory_1.mem[6][6] Memory_1.mem[7][6] $techmap\Memory_1.$memory\mem$rdreg[0]$q$356[0] $techmap\Memory_1.$memory\mem$rdmux[0][2][1]$b$371[6]
1-0 1
-11 1
.names Memory_1.mem[6][7] Memory_1.mem[7][7] $techmap\Memory_1.$memory\mem$rdreg[0]$q$356[0] $techmap\Memory_1.$memory\mem$rdmux[0][2][1]$b$371[7]
1-0 1
-11 1
.names Memory_1.mem[4][0] Memory_1.mem[5][0] $techmap\Memory_1.$memory\mem$rdreg[0]$q$356[0] $techmap\Memory_1.$memory\mem$rdmux[0][2][1]$a$370[0]
1-0 1
-11 1
.names Memory_1.mem[4][1] Memory_1.mem[5][1] $techmap\Memory_1.$memory\mem$rdreg[0]$q$356[0] $techmap\Memory_1.$memory\mem$rdmux[0][2][1]$a$370[1]
1-0 1
-11 1
.names Memory_1.mem[4][2] Memory_1.mem[5][2] $techmap\Memory_1.$memory\mem$rdreg[0]$q$356[0] $techmap\Memory_1.$memory\mem$rdmux[0][2][1]$a$370[2]
1-0 1
-11 1
.names Memory_1.mem[4][3] Memory_1.mem[5][3] $techmap\Memory_1.$memory\mem$rdreg[0]$q$356[0] $techmap\Memory_1.$memory\mem$rdmux[0][2][1]$a$370[3]
1-0 1
-11 1
.names Memory_1.mem[4][4] Memory_1.mem[5][4] $techmap\Memory_1.$memory\mem$rdreg[0]$q$356[0] $techmap\Memory_1.$memory\mem$rdmux[0][2][1]$a$370[4]
1-0 1
-11 1
.names Memory_1.mem[4][5] Memory_1.mem[5][5] $techmap\Memory_1.$memory\mem$rdreg[0]$q$356[0] $techmap\Memory_1.$memory\mem$rdmux[0][2][1]$a$370[5]
1-0 1
-11 1
.names Memory_1.mem[4][6] Memory_1.mem[5][6] $techmap\Memory_1.$memory\mem$rdreg[0]$q$356[0] $techmap\Memory_1.$memory\mem$rdmux[0][2][1]$a$370[6]
1-0 1
-11 1
.names Memory_1.mem[4][7] Memory_1.mem[5][7] $techmap\Memory_1.$memory\mem$rdreg[0]$q$356[0] $techmap\Memory_1.$memory\mem$rdmux[0][2][1]$a$370[7]
1-0 1
-11 1
.names Memory_1.mem[2][0] Memory_1.mem[3][0] $techmap\Memory_1.$memory\mem$rdreg[0]$q$356[0] $techmap\Memory_1.$memory\mem$rdmux[0][2][0]$b$368[0]
1-0 1
-11 1
.names Memory_1.mem[2][1] Memory_1.mem[3][1] $techmap\Memory_1.$memory\mem$rdreg[0]$q$356[0] $techmap\Memory_1.$memory\mem$rdmux[0][2][0]$b$368[1]
1-0 1
-11 1
.names Memory_1.mem[2][2] Memory_1.mem[3][2] $techmap\Memory_1.$memory\mem$rdreg[0]$q$356[0] $techmap\Memory_1.$memory\mem$rdmux[0][2][0]$b$368[2]
1-0 1
-11 1
.names Memory_1.mem[2][3] Memory_1.mem[3][3] $techmap\Memory_1.$memory\mem$rdreg[0]$q$356[0] $techmap\Memory_1.$memory\mem$rdmux[0][2][0]$b$368[3]
1-0 1
-11 1
.names Memory_1.mem[2][4] Memory_1.mem[3][4] $techmap\Memory_1.$memory\mem$rdreg[0]$q$356[0] $techmap\Memory_1.$memory\mem$rdmux[0][2][0]$b$368[4]
1-0 1
-11 1
.names Memory_1.mem[2][5] Memory_1.mem[3][5] $techmap\Memory_1.$memory\mem$rdreg[0]$q$356[0] $techmap\Memory_1.$memory\mem$rdmux[0][2][0]$b$368[5]
1-0 1
-11 1
.names Memory_1.mem[2][6] Memory_1.mem[3][6] $techmap\Memory_1.$memory\mem$rdreg[0]$q$356[0] $techmap\Memory_1.$memory\mem$rdmux[0][2][0]$b$368[6]
1-0 1
-11 1
.names Memory_1.mem[2][7] Memory_1.mem[3][7] $techmap\Memory_1.$memory\mem$rdreg[0]$q$356[0] $techmap\Memory_1.$memory\mem$rdmux[0][2][0]$b$368[7]
1-0 1
-11 1
.names Memory_1.mem[0][0] Memory_1.mem[1][0] $techmap\Memory_1.$memory\mem$rdreg[0]$q$356[0] $techmap\Memory_1.$memory\mem$rdmux[0][2][0]$a$367[0]
1-0 1
-11 1
.names Memory_1.mem[0][1] Memory_1.mem[1][1] $techmap\Memory_1.$memory\mem$rdreg[0]$q$356[0] $techmap\Memory_1.$memory\mem$rdmux[0][2][0]$a$367[1]
1-0 1
-11 1
.names Memory_1.mem[0][2] Memory_1.mem[1][2] $techmap\Memory_1.$memory\mem$rdreg[0]$q$356[0] $techmap\Memory_1.$memory\mem$rdmux[0][2][0]$a$367[2]
1-0 1
-11 1
.names Memory_1.mem[0][3] Memory_1.mem[1][3] $techmap\Memory_1.$memory\mem$rdreg[0]$q$356[0] $techmap\Memory_1.$memory\mem$rdmux[0][2][0]$a$367[3]
1-0 1
-11 1
.names Memory_1.mem[0][4] Memory_1.mem[1][4] $techmap\Memory_1.$memory\mem$rdreg[0]$q$356[0] $techmap\Memory_1.$memory\mem$rdmux[0][2][0]$a$367[4]
1-0 1
-11 1
.names Memory_1.mem[0][5] Memory_1.mem[1][5] $techmap\Memory_1.$memory\mem$rdreg[0]$q$356[0] $techmap\Memory_1.$memory\mem$rdmux[0][2][0]$a$367[5]
1-0 1
-11 1
.names Memory_1.mem[0][6] Memory_1.mem[1][6] $techmap\Memory_1.$memory\mem$rdreg[0]$q$356[0] $techmap\Memory_1.$memory\mem$rdmux[0][2][0]$a$367[6]
1-0 1
-11 1
.names Memory_1.mem[0][7] Memory_1.mem[1][7] $techmap\Memory_1.$memory\mem$rdreg[0]$q$356[0] $techmap\Memory_1.$memory\mem$rdmux[0][2][0]$a$367[7]
1-0 1
-11 1
.names $techmap\Memory_1.$memory\mem$rdmux[0][2][3]$a$376[0] $techmap\Memory_1.$memory\mem$rdmux[0][2][3]$b$377[0] $techmap\Memory_1.$memory\mem$rdreg[0]$q$356[1] $techmap\Memory_1.$memory\mem$rdmux[0][1][1]$b$365[0]
1-0 1
-11 1
.names $techmap\Memory_1.$memory\mem$rdmux[0][2][3]$a$376[1] $techmap\Memory_1.$memory\mem$rdmux[0][2][3]$b$377[1] $techmap\Memory_1.$memory\mem$rdreg[0]$q$356[1] $techmap\Memory_1.$memory\mem$rdmux[0][1][1]$b$365[1]
1-0 1
-11 1
.names $techmap\Memory_1.$memory\mem$rdmux[0][2][3]$a$376[2] $techmap\Memory_1.$memory\mem$rdmux[0][2][3]$b$377[2] $techmap\Memory_1.$memory\mem$rdreg[0]$q$356[1] $techmap\Memory_1.$memory\mem$rdmux[0][1][1]$b$365[2]
1-0 1
-11 1
.names $techmap\Memory_1.$memory\mem$rdmux[0][2][3]$a$376[3] $techmap\Memory_1.$memory\mem$rdmux[0][2][3]$b$377[3] $techmap\Memory_1.$memory\mem$rdreg[0]$q$356[1] $techmap\Memory_1.$memory\mem$rdmux[0][1][1]$b$365[3]
1-0 1
-11 1
.names $techmap\Memory_1.$memory\mem$rdmux[0][2][3]$a$376[4] $techmap\Memory_1.$memory\mem$rdmux[0][2][3]$b$377[4] $techmap\Memory_1.$memory\mem$rdreg[0]$q$356[1] $techmap\Memory_1.$memory\mem$rdmux[0][1][1]$b$365[4]
1-0 1
-11 1
.names $techmap\Memory_1.$memory\mem$rdmux[0][2][3]$a$376[5] $techmap\Memory_1.$memory\mem$rdmux[0][2][3]$b$377[5] $techmap\Memory_1.$memory\mem$rdreg[0]$q$356[1] $techmap\Memory_1.$memory\mem$rdmux[0][1][1]$b$365[5]
1-0 1
-11 1
.names $techmap\Memory_1.$memory\mem$rdmux[0][2][3]$a$376[6] $techmap\Memory_1.$memory\mem$rdmux[0][2][3]$b$377[6] $techmap\Memory_1.$memory\mem$rdreg[0]$q$356[1] $techmap\Memory_1.$memory\mem$rdmux[0][1][1]$b$365[6]
1-0 1
-11 1
.names $techmap\Memory_1.$memory\mem$rdmux[0][2][3]$a$376[7] $techmap\Memory_1.$memory\mem$rdmux[0][2][3]$b$377[7] $techmap\Memory_1.$memory\mem$rdreg[0]$q$356[1] $techmap\Memory_1.$memory\mem$rdmux[0][1][1]$b$365[7]
1-0 1
-11 1
.names $techmap\Memory_1.$memory\mem$rdmux[0][2][2]$a$373[0] $techmap\Memory_1.$memory\mem$rdmux[0][2][2]$b$374[0] $techmap\Memory_1.$memory\mem$rdreg[0]$q$356[1] $techmap\Memory_1.$memory\mem$rdmux[0][1][1]$a$364[0]
1-0 1
-11 1
.names $techmap\Memory_1.$memory\mem$rdmux[0][2][2]$a$373[1] $techmap\Memory_1.$memory\mem$rdmux[0][2][2]$b$374[1] $techmap\Memory_1.$memory\mem$rdreg[0]$q$356[1] $techmap\Memory_1.$memory\mem$rdmux[0][1][1]$a$364[1]
1-0 1
-11 1
.names $techmap\Memory_1.$memory\mem$rdmux[0][2][2]$a$373[2] $techmap\Memory_1.$memory\mem$rdmux[0][2][2]$b$374[2] $techmap\Memory_1.$memory\mem$rdreg[0]$q$356[1] $techmap\Memory_1.$memory\mem$rdmux[0][1][1]$a$364[2]
1-0 1
-11 1
.names $techmap\Memory_1.$memory\mem$rdmux[0][2][2]$a$373[3] $techmap\Memory_1.$memory\mem$rdmux[0][2][2]$b$374[3] $techmap\Memory_1.$memory\mem$rdreg[0]$q$356[1] $techmap\Memory_1.$memory\mem$rdmux[0][1][1]$a$364[3]
1-0 1
-11 1
.names $techmap\Memory_1.$memory\mem$rdmux[0][2][2]$a$373[4] $techmap\Memory_1.$memory\mem$rdmux[0][2][2]$b$374[4] $techmap\Memory_1.$memory\mem$rdreg[0]$q$356[1] $techmap\Memory_1.$memory\mem$rdmux[0][1][1]$a$364[4]
1-0 1
-11 1
.names $techmap\Memory_1.$memory\mem$rdmux[0][2][2]$a$373[5] $techmap\Memory_1.$memory\mem$rdmux[0][2][2]$b$374[5] $techmap\Memory_1.$memory\mem$rdreg[0]$q$356[1] $techmap\Memory_1.$memory\mem$rdmux[0][1][1]$a$364[5]
1-0 1
-11 1
.names $techmap\Memory_1.$memory\mem$rdmux[0][2][2]$a$373[6] $techmap\Memory_1.$memory\mem$rdmux[0][2][2]$b$374[6] $techmap\Memory_1.$memory\mem$rdreg[0]$q$356[1] $techmap\Memory_1.$memory\mem$rdmux[0][1][1]$a$364[6]
1-0 1
-11 1
.names $techmap\Memory_1.$memory\mem$rdmux[0][2][2]$a$373[7] $techmap\Memory_1.$memory\mem$rdmux[0][2][2]$b$374[7] $techmap\Memory_1.$memory\mem$rdreg[0]$q$356[1] $techmap\Memory_1.$memory\mem$rdmux[0][1][1]$a$364[7]
1-0 1
-11 1
.names $techmap\Memory_1.$memory\mem$rdmux[0][2][1]$a$370[0] $techmap\Memory_1.$memory\mem$rdmux[0][2][1]$b$371[0] $techmap\Memory_1.$memory\mem$rdreg[0]$q$356[1] $techmap\Memory_1.$memory\mem$rdmux[0][1][0]$b$362[0]
1-0 1
-11 1
.names $techmap\Memory_1.$memory\mem$rdmux[0][2][1]$a$370[1] $techmap\Memory_1.$memory\mem$rdmux[0][2][1]$b$371[1] $techmap\Memory_1.$memory\mem$rdreg[0]$q$356[1] $techmap\Memory_1.$memory\mem$rdmux[0][1][0]$b$362[1]
1-0 1
-11 1
.names $techmap\Memory_1.$memory\mem$rdmux[0][2][1]$a$370[2] $techmap\Memory_1.$memory\mem$rdmux[0][2][1]$b$371[2] $techmap\Memory_1.$memory\mem$rdreg[0]$q$356[1] $techmap\Memory_1.$memory\mem$rdmux[0][1][0]$b$362[2]
1-0 1
-11 1
.names $techmap\Memory_1.$memory\mem$rdmux[0][2][1]$a$370[3] $techmap\Memory_1.$memory\mem$rdmux[0][2][1]$b$371[3] $techmap\Memory_1.$memory\mem$rdreg[0]$q$356[1] $techmap\Memory_1.$memory\mem$rdmux[0][1][0]$b$362[3]
1-0 1
-11 1
.names $techmap\Memory_1.$memory\mem$rdmux[0][2][1]$a$370[4] $techmap\Memory_1.$memory\mem$rdmux[0][2][1]$b$371[4] $techmap\Memory_1.$memory\mem$rdreg[0]$q$356[1] $techmap\Memory_1.$memory\mem$rdmux[0][1][0]$b$362[4]
1-0 1
-11 1
.names $techmap\Memory_1.$memory\mem$rdmux[0][2][1]$a$370[5] $techmap\Memory_1.$memory\mem$rdmux[0][2][1]$b$371[5] $techmap\Memory_1.$memory\mem$rdreg[0]$q$356[1] $techmap\Memory_1.$memory\mem$rdmux[0][1][0]$b$362[5]
1-0 1
-11 1
.names $techmap\Memory_1.$memory\mem$rdmux[0][2][1]$a$370[6] $techmap\Memory_1.$memory\mem$rdmux[0][2][1]$b$371[6] $techmap\Memory_1.$memory\mem$rdreg[0]$q$356[1] $techmap\Memory_1.$memory\mem$rdmux[0][1][0]$b$362[6]
1-0 1
-11 1
.names $techmap\Memory_1.$memory\mem$rdmux[0][2][1]$a$370[7] $techmap\Memory_1.$memory\mem$rdmux[0][2][1]$b$371[7] $techmap\Memory_1.$memory\mem$rdreg[0]$q$356[1] $techmap\Memory_1.$memory\mem$rdmux[0][1][0]$b$362[7]
1-0 1
-11 1
.names $techmap\Memory_1.$memory\mem$rdmux[0][2][0]$a$367[0] $techmap\Memory_1.$memory\mem$rdmux[0][2][0]$b$368[0] $techmap\Memory_1.$memory\mem$rdreg[0]$q$356[1] $techmap\Memory_1.$memory\mem$rdmux[0][1][0]$a$361[0]
1-0 1
-11 1
.names $techmap\Memory_1.$memory\mem$rdmux[0][2][0]$a$367[1] $techmap\Memory_1.$memory\mem$rdmux[0][2][0]$b$368[1] $techmap\Memory_1.$memory\mem$rdreg[0]$q$356[1] $techmap\Memory_1.$memory\mem$rdmux[0][1][0]$a$361[1]
1-0 1
-11 1
.names $techmap\Memory_1.$memory\mem$rdmux[0][2][0]$a$367[2] $techmap\Memory_1.$memory\mem$rdmux[0][2][0]$b$368[2] $techmap\Memory_1.$memory\mem$rdreg[0]$q$356[1] $techmap\Memory_1.$memory\mem$rdmux[0][1][0]$a$361[2]
1-0 1
-11 1
.names $techmap\Memory_1.$memory\mem$rdmux[0][2][0]$a$367[3] $techmap\Memory_1.$memory\mem$rdmux[0][2][0]$b$368[3] $techmap\Memory_1.$memory\mem$rdreg[0]$q$356[1] $techmap\Memory_1.$memory\mem$rdmux[0][1][0]$a$361[3]
1-0 1
-11 1
.names $techmap\Memory_1.$memory\mem$rdmux[0][2][0]$a$367[4] $techmap\Memory_1.$memory\mem$rdmux[0][2][0]$b$368[4] $techmap\Memory_1.$memory\mem$rdreg[0]$q$356[1] $techmap\Memory_1.$memory\mem$rdmux[0][1][0]$a$361[4]
1-0 1
-11 1
.names $techmap\Memory_1.$memory\mem$rdmux[0][2][0]$a$367[5] $techmap\Memory_1.$memory\mem$rdmux[0][2][0]$b$368[5] $techmap\Memory_1.$memory\mem$rdreg[0]$q$356[1] $techmap\Memory_1.$memory\mem$rdmux[0][1][0]$a$361[5]
1-0 1
-11 1
.names $techmap\Memory_1.$memory\mem$rdmux[0][2][0]$a$367[6] $techmap\Memory_1.$memory\mem$rdmux[0][2][0]$b$368[6] $techmap\Memory_1.$memory\mem$rdreg[0]$q$356[1] $techmap\Memory_1.$memory\mem$rdmux[0][1][0]$a$361[6]
1-0 1
-11 1
.names $techmap\Memory_1.$memory\mem$rdmux[0][2][0]$a$367[7] $techmap\Memory_1.$memory\mem$rdmux[0][2][0]$b$368[7] $techmap\Memory_1.$memory\mem$rdreg[0]$q$356[1] $techmap\Memory_1.$memory\mem$rdmux[0][1][0]$a$361[7]
1-0 1
-11 1
.names $techmap\Memory_1.$memory\mem$rdmux[0][1][1]$a$364[0] $techmap\Memory_1.$memory\mem$rdmux[0][1][1]$b$365[0] $techmap\Memory_1.$memory\mem$rdreg[0]$q$356[2] $techmap\Memory_1.$memory\mem$rdmux[0][0][0]$b$359[0]
1-0 1
-11 1
.names $techmap\Memory_1.$memory\mem$rdmux[0][1][1]$a$364[1] $techmap\Memory_1.$memory\mem$rdmux[0][1][1]$b$365[1] $techmap\Memory_1.$memory\mem$rdreg[0]$q$356[2] $techmap\Memory_1.$memory\mem$rdmux[0][0][0]$b$359[1]
1-0 1
-11 1
.names $techmap\Memory_1.$memory\mem$rdmux[0][1][1]$a$364[2] $techmap\Memory_1.$memory\mem$rdmux[0][1][1]$b$365[2] $techmap\Memory_1.$memory\mem$rdreg[0]$q$356[2] $techmap\Memory_1.$memory\mem$rdmux[0][0][0]$b$359[2]
1-0 1
-11 1
.names $techmap\Memory_1.$memory\mem$rdmux[0][1][1]$a$364[3] $techmap\Memory_1.$memory\mem$rdmux[0][1][1]$b$365[3] $techmap\Memory_1.$memory\mem$rdreg[0]$q$356[2] $techmap\Memory_1.$memory\mem$rdmux[0][0][0]$b$359[3]
1-0 1
-11 1
.names $techmap\Memory_1.$memory\mem$rdmux[0][1][1]$a$364[4] $techmap\Memory_1.$memory\mem$rdmux[0][1][1]$b$365[4] $techmap\Memory_1.$memory\mem$rdreg[0]$q$356[2] $techmap\Memory_1.$memory\mem$rdmux[0][0][0]$b$359[4]
1-0 1
-11 1
.names $techmap\Memory_1.$memory\mem$rdmux[0][1][1]$a$364[5] $techmap\Memory_1.$memory\mem$rdmux[0][1][1]$b$365[5] $techmap\Memory_1.$memory\mem$rdreg[0]$q$356[2] $techmap\Memory_1.$memory\mem$rdmux[0][0][0]$b$359[5]
1-0 1
-11 1
.names $techmap\Memory_1.$memory\mem$rdmux[0][1][1]$a$364[6] $techmap\Memory_1.$memory\mem$rdmux[0][1][1]$b$365[6] $techmap\Memory_1.$memory\mem$rdreg[0]$q$356[2] $techmap\Memory_1.$memory\mem$rdmux[0][0][0]$b$359[6]
1-0 1
-11 1
.names $techmap\Memory_1.$memory\mem$rdmux[0][1][1]$a$364[7] $techmap\Memory_1.$memory\mem$rdmux[0][1][1]$b$365[7] $techmap\Memory_1.$memory\mem$rdreg[0]$q$356[2] $techmap\Memory_1.$memory\mem$rdmux[0][0][0]$b$359[7]
1-0 1
-11 1
.names $techmap\Memory_1.$memory\mem$rdmux[0][1][0]$a$361[0] $techmap\Memory_1.$memory\mem$rdmux[0][1][0]$b$362[0] $techmap\Memory_1.$memory\mem$rdreg[0]$q$356[2] $techmap\Memory_1.$memory\mem$rdmux[0][0][0]$a$358[0]
1-0 1
-11 1
.names $techmap\Memory_1.$memory\mem$rdmux[0][1][0]$a$361[1] $techmap\Memory_1.$memory\mem$rdmux[0][1][0]$b$362[1] $techmap\Memory_1.$memory\mem$rdreg[0]$q$356[2] $techmap\Memory_1.$memory\mem$rdmux[0][0][0]$a$358[1]
1-0 1
-11 1
.names $techmap\Memory_1.$memory\mem$rdmux[0][1][0]$a$361[2] $techmap\Memory_1.$memory\mem$rdmux[0][1][0]$b$362[2] $techmap\Memory_1.$memory\mem$rdreg[0]$q$356[2] $techmap\Memory_1.$memory\mem$rdmux[0][0][0]$a$358[2]
1-0 1
-11 1
.names $techmap\Memory_1.$memory\mem$rdmux[0][1][0]$a$361[3] $techmap\Memory_1.$memory\mem$rdmux[0][1][0]$b$362[3] $techmap\Memory_1.$memory\mem$rdreg[0]$q$356[2] $techmap\Memory_1.$memory\mem$rdmux[0][0][0]$a$358[3]
1-0 1
-11 1
.names $techmap\Memory_1.$memory\mem$rdmux[0][1][0]$a$361[4] $techmap\Memory_1.$memory\mem$rdmux[0][1][0]$b$362[4] $techmap\Memory_1.$memory\mem$rdreg[0]$q$356[2] $techmap\Memory_1.$memory\mem$rdmux[0][0][0]$a$358[4]
1-0 1
-11 1
.names $techmap\Memory_1.$memory\mem$rdmux[0][1][0]$a$361[5] $techmap\Memory_1.$memory\mem$rdmux[0][1][0]$b$362[5] $techmap\Memory_1.$memory\mem$rdreg[0]$q$356[2] $techmap\Memory_1.$memory\mem$rdmux[0][0][0]$a$358[5]
1-0 1
-11 1
.names $techmap\Memory_1.$memory\mem$rdmux[0][1][0]$a$361[6] $techmap\Memory_1.$memory\mem$rdmux[0][1][0]$b$362[6] $techmap\Memory_1.$memory\mem$rdreg[0]$q$356[2] $techmap\Memory_1.$memory\mem$rdmux[0][0][0]$a$358[6]
1-0 1
-11 1
.names $techmap\Memory_1.$memory\mem$rdmux[0][1][0]$a$361[7] $techmap\Memory_1.$memory\mem$rdmux[0][1][0]$b$362[7] $techmap\Memory_1.$memory\mem$rdreg[0]$q$356[2] $techmap\Memory_1.$memory\mem$rdmux[0][0][0]$a$358[7]
1-0 1
-11 1
.names $techmap\Memory_1.$memory\mem$rdmux[0][0][0]$a$358[0] $techmap\Memory_1.$memory\mem$rdmux[0][0][0]$b$359[0] $techmap\Memory_1.$memory\mem$rdreg[0]$q$356[3] Memory_1.io_rdData[0]
1-0 1
-11 1
.names $techmap\Memory_1.$memory\mem$rdmux[0][0][0]$a$358[1] $techmap\Memory_1.$memory\mem$rdmux[0][0][0]$b$359[1] $techmap\Memory_1.$memory\mem$rdreg[0]$q$356[3] Memory_1.io_rdData[1]
1-0 1
-11 1
.names $techmap\Memory_1.$memory\mem$rdmux[0][0][0]$a$358[2] $techmap\Memory_1.$memory\mem$rdmux[0][0][0]$b$359[2] $techmap\Memory_1.$memory\mem$rdreg[0]$q$356[3] Memory_1.io_rdData[2]
1-0 1
-11 1
.names $techmap\Memory_1.$memory\mem$rdmux[0][0][0]$a$358[3] $techmap\Memory_1.$memory\mem$rdmux[0][0][0]$b$359[3] $techmap\Memory_1.$memory\mem$rdreg[0]$q$356[3] Memory_1.io_rdData[3]
1-0 1
-11 1
.names $techmap\Memory_1.$memory\mem$rdmux[0][0][0]$a$358[4] $techmap\Memory_1.$memory\mem$rdmux[0][0][0]$b$359[4] $techmap\Memory_1.$memory\mem$rdreg[0]$q$356[3] Memory_1.io_rdData[4]
1-0 1
-11 1
.names $techmap\Memory_1.$memory\mem$rdmux[0][0][0]$a$358[5] $techmap\Memory_1.$memory\mem$rdmux[0][0][0]$b$359[5] $techmap\Memory_1.$memory\mem$rdreg[0]$q$356[3] Memory_1.io_rdData[5]
1-0 1
-11 1
.names $techmap\Memory_1.$memory\mem$rdmux[0][0][0]$a$358[6] $techmap\Memory_1.$memory\mem$rdmux[0][0][0]$b$359[6] $techmap\Memory_1.$memory\mem$rdreg[0]$q$356[3] Memory_1.io_rdData[6]
1-0 1
-11 1
.names $techmap\Memory_1.$memory\mem$rdmux[0][0][0]$a$358[7] $techmap\Memory_1.$memory\mem$rdmux[0][0][0]$b$359[7] $techmap\Memory_1.$memory\mem$rdreg[0]$q$356[3] Memory_1.io_rdData[7]
1-0 1
-11 1
.names $undef io_wrData_0[0] io_wrEna_0 $techmap\Memory.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[0]
1-0 1
-11 1
.names $undef io_wrData_0[1] io_wrEna_0 $techmap\Memory.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[1]
1-0 1
-11 1
.names $undef io_wrData_0[2] io_wrEna_0 $techmap\Memory.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[2]
1-0 1
-11 1
.names $undef io_wrData_0[3] io_wrEna_0 $techmap\Memory.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[3]
1-0 1
-11 1
.names $undef io_wrData_0[4] io_wrEna_0 $techmap\Memory.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[4]
1-0 1
-11 1
.names $undef io_wrData_0[5] io_wrEna_0 $techmap\Memory.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[5]
1-0 1
-11 1
.names $undef io_wrData_0[6] io_wrEna_0 $techmap\Memory.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[6]
1-0 1
-11 1
.names $undef io_wrData_0[7] io_wrEna_0 $techmap\Memory.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[7]
1-0 1
-11 1
.names $undef io_wrAddr_0[0] io_wrEna_0 $techmap\Memory.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_ADDR[3:0]$4[0]
1-0 1
-11 1
.names $undef io_wrAddr_0[1] io_wrEna_0 $techmap\Memory.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_ADDR[3:0]$4[1]
1-0 1
-11 1
.names $undef io_wrAddr_0[2] io_wrEna_0 $techmap\Memory.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_ADDR[3:0]$4[2]
1-0 1
-11 1
.names $undef io_wrAddr_0[3] io_wrEna_0 $techmap\Memory.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_ADDR[3:0]$4[3]
1-0 1
-11 1
.names Memory_1.mem[6][0] $techmap\Memory.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[0] $techmap\Memory.$memory\mem$wren[6][0][0]$y$467 $techmap\Memory_1.$memory\mem$wrmux[6][0][0]$y$469[0]
1-0 1
-11 1
.names Memory_1.mem[6][1] $techmap\Memory.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[1] $techmap\Memory.$memory\mem$wren[6][0][0]$y$467 $techmap\Memory_1.$memory\mem$wrmux[6][0][0]$y$469[1]
1-0 1
-11 1
.names Memory_1.mem[6][2] $techmap\Memory.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[2] $techmap\Memory.$memory\mem$wren[6][0][0]$y$467 $techmap\Memory_1.$memory\mem$wrmux[6][0][0]$y$469[2]
1-0 1
-11 1
.names Memory_1.mem[6][3] $techmap\Memory.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[3] $techmap\Memory.$memory\mem$wren[6][0][0]$y$467 $techmap\Memory_1.$memory\mem$wrmux[6][0][0]$y$469[3]
1-0 1
-11 1
.names Memory_1.mem[6][4] $techmap\Memory.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[4] $techmap\Memory.$memory\mem$wren[6][0][0]$y$467 $techmap\Memory_1.$memory\mem$wrmux[6][0][0]$y$469[4]
1-0 1
-11 1
.names Memory_1.mem[6][5] $techmap\Memory.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[5] $techmap\Memory.$memory\mem$wren[6][0][0]$y$467 $techmap\Memory_1.$memory\mem$wrmux[6][0][0]$y$469[5]
1-0 1
-11 1
.names Memory_1.mem[6][6] $techmap\Memory.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[6] $techmap\Memory.$memory\mem$wren[6][0][0]$y$467 $techmap\Memory_1.$memory\mem$wrmux[6][0][0]$y$469[6]
1-0 1
-11 1
.names Memory_1.mem[6][7] $techmap\Memory.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[7] $techmap\Memory.$memory\mem$wren[6][0][0]$y$467 $techmap\Memory_1.$memory\mem$wrmux[6][0][0]$y$469[7]
1-0 1
-11 1
.names Memory_1.mem[7][0] $techmap\Memory.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[0] $techmap\Memory.$memory\mem$wren[7][0][0]$y$473 $techmap\Memory_1.$memory\mem$wrmux[7][0][0]$y$475[0]
1-0 1
-11 1
.names Memory_1.mem[7][1] $techmap\Memory.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[1] $techmap\Memory.$memory\mem$wren[7][0][0]$y$473 $techmap\Memory_1.$memory\mem$wrmux[7][0][0]$y$475[1]
1-0 1
-11 1
.names Memory_1.mem[7][2] $techmap\Memory.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[2] $techmap\Memory.$memory\mem$wren[7][0][0]$y$473 $techmap\Memory_1.$memory\mem$wrmux[7][0][0]$y$475[2]
1-0 1
-11 1
.names Memory_1.mem[7][3] $techmap\Memory.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[3] $techmap\Memory.$memory\mem$wren[7][0][0]$y$473 $techmap\Memory_1.$memory\mem$wrmux[7][0][0]$y$475[3]
1-0 1
-11 1
.names Memory_1.mem[7][4] $techmap\Memory.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[4] $techmap\Memory.$memory\mem$wren[7][0][0]$y$473 $techmap\Memory_1.$memory\mem$wrmux[7][0][0]$y$475[4]
1-0 1
-11 1
.names Memory_1.mem[7][5] $techmap\Memory.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[5] $techmap\Memory.$memory\mem$wren[7][0][0]$y$473 $techmap\Memory_1.$memory\mem$wrmux[7][0][0]$y$475[5]
1-0 1
-11 1
.names Memory_1.mem[7][6] $techmap\Memory.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[6] $techmap\Memory.$memory\mem$wren[7][0][0]$y$473 $techmap\Memory_1.$memory\mem$wrmux[7][0][0]$y$475[6]
1-0 1
-11 1
.names Memory_1.mem[7][7] $techmap\Memory.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[7] $techmap\Memory.$memory\mem$wren[7][0][0]$y$473 $techmap\Memory_1.$memory\mem$wrmux[7][0][0]$y$475[7]
1-0 1
-11 1
.names Memory_1.mem[8][0] $techmap\Memory.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[0] $techmap\Memory.$memory\mem$wren[8][0][0]$y$483 $techmap\Memory_1.$memory\mem$wrmux[8][0][0]$y$485[0]
1-0 1
-11 1
.names Memory_1.mem[8][1] $techmap\Memory.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[1] $techmap\Memory.$memory\mem$wren[8][0][0]$y$483 $techmap\Memory_1.$memory\mem$wrmux[8][0][0]$y$485[1]
1-0 1
-11 1
.names Memory_1.mem[8][2] $techmap\Memory.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[2] $techmap\Memory.$memory\mem$wren[8][0][0]$y$483 $techmap\Memory_1.$memory\mem$wrmux[8][0][0]$y$485[2]
1-0 1
-11 1
.names Memory_1.mem[8][3] $techmap\Memory.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[3] $techmap\Memory.$memory\mem$wren[8][0][0]$y$483 $techmap\Memory_1.$memory\mem$wrmux[8][0][0]$y$485[3]
1-0 1
-11 1
.names Memory_1.mem[8][4] $techmap\Memory.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[4] $techmap\Memory.$memory\mem$wren[8][0][0]$y$483 $techmap\Memory_1.$memory\mem$wrmux[8][0][0]$y$485[4]
1-0 1
-11 1
.names Memory_1.mem[8][5] $techmap\Memory.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[5] $techmap\Memory.$memory\mem$wren[8][0][0]$y$483 $techmap\Memory_1.$memory\mem$wrmux[8][0][0]$y$485[5]
1-0 1
-11 1
.names Memory_1.mem[8][6] $techmap\Memory.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[6] $techmap\Memory.$memory\mem$wren[8][0][0]$y$483 $techmap\Memory_1.$memory\mem$wrmux[8][0][0]$y$485[6]
1-0 1
-11 1
.names Memory_1.mem[8][7] $techmap\Memory.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[7] $techmap\Memory.$memory\mem$wren[8][0][0]$y$483 $techmap\Memory_1.$memory\mem$wrmux[8][0][0]$y$485[7]
1-0 1
-11 1
.names Memory_1.mem[9][0] $techmap\Memory.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[0] $techmap\Memory.$memory\mem$wren[9][0][0]$y$489 $techmap\Memory_1.$memory\mem$wrmux[9][0][0]$y$491[0]
1-0 1
-11 1
.names Memory_1.mem[9][1] $techmap\Memory.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[1] $techmap\Memory.$memory\mem$wren[9][0][0]$y$489 $techmap\Memory_1.$memory\mem$wrmux[9][0][0]$y$491[1]
1-0 1
-11 1
.names Memory_1.mem[9][2] $techmap\Memory.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[2] $techmap\Memory.$memory\mem$wren[9][0][0]$y$489 $techmap\Memory_1.$memory\mem$wrmux[9][0][0]$y$491[2]
1-0 1
-11 1
.names Memory_1.mem[9][3] $techmap\Memory.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[3] $techmap\Memory.$memory\mem$wren[9][0][0]$y$489 $techmap\Memory_1.$memory\mem$wrmux[9][0][0]$y$491[3]
1-0 1
-11 1
.names Memory_1.mem[9][4] $techmap\Memory.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[4] $techmap\Memory.$memory\mem$wren[9][0][0]$y$489 $techmap\Memory_1.$memory\mem$wrmux[9][0][0]$y$491[4]
1-0 1
-11 1
.names Memory_1.mem[9][5] $techmap\Memory.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[5] $techmap\Memory.$memory\mem$wren[9][0][0]$y$489 $techmap\Memory_1.$memory\mem$wrmux[9][0][0]$y$491[5]
1-0 1
-11 1
.names Memory_1.mem[9][6] $techmap\Memory.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[6] $techmap\Memory.$memory\mem$wren[9][0][0]$y$489 $techmap\Memory_1.$memory\mem$wrmux[9][0][0]$y$491[6]
1-0 1
-11 1
.names Memory_1.mem[9][7] $techmap\Memory.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[7] $techmap\Memory.$memory\mem$wren[9][0][0]$y$489 $techmap\Memory_1.$memory\mem$wrmux[9][0][0]$y$491[7]
1-0 1
-11 1
.names Memory_1.mem[10][0] $techmap\Memory.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[0] $techmap\Memory.$memory\mem$wren[10][0][0]$y$495 $techmap\Memory_1.$memory\mem$wrmux[10][0][0]$y$497[0]
1-0 1
-11 1
.names Memory_1.mem[10][1] $techmap\Memory.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[1] $techmap\Memory.$memory\mem$wren[10][0][0]$y$495 $techmap\Memory_1.$memory\mem$wrmux[10][0][0]$y$497[1]
1-0 1
-11 1
.names Memory_1.mem[10][2] $techmap\Memory.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[2] $techmap\Memory.$memory\mem$wren[10][0][0]$y$495 $techmap\Memory_1.$memory\mem$wrmux[10][0][0]$y$497[2]
1-0 1
-11 1
.names Memory_1.mem[10][3] $techmap\Memory.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[3] $techmap\Memory.$memory\mem$wren[10][0][0]$y$495 $techmap\Memory_1.$memory\mem$wrmux[10][0][0]$y$497[3]
1-0 1
-11 1
.names Memory_1.mem[10][4] $techmap\Memory.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[4] $techmap\Memory.$memory\mem$wren[10][0][0]$y$495 $techmap\Memory_1.$memory\mem$wrmux[10][0][0]$y$497[4]
1-0 1
-11 1
.names Memory_1.mem[10][5] $techmap\Memory.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[5] $techmap\Memory.$memory\mem$wren[10][0][0]$y$495 $techmap\Memory_1.$memory\mem$wrmux[10][0][0]$y$497[5]
1-0 1
-11 1
.names Memory_1.mem[10][6] $techmap\Memory.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[6] $techmap\Memory.$memory\mem$wren[10][0][0]$y$495 $techmap\Memory_1.$memory\mem$wrmux[10][0][0]$y$497[6]
1-0 1
-11 1
.names Memory_1.mem[10][7] $techmap\Memory.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[7] $techmap\Memory.$memory\mem$wren[10][0][0]$y$495 $techmap\Memory_1.$memory\mem$wrmux[10][0][0]$y$497[7]
1-0 1
-11 1
.names Memory_1.mem[11][0] $techmap\Memory.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[0] $techmap\Memory.$memory\mem$wren[11][0][0]$y$501 $techmap\Memory_1.$memory\mem$wrmux[11][0][0]$y$503[0]
1-0 1
-11 1
.names Memory_1.mem[11][1] $techmap\Memory.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[1] $techmap\Memory.$memory\mem$wren[11][0][0]$y$501 $techmap\Memory_1.$memory\mem$wrmux[11][0][0]$y$503[1]
1-0 1
-11 1
.names Memory_1.mem[11][2] $techmap\Memory.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[2] $techmap\Memory.$memory\mem$wren[11][0][0]$y$501 $techmap\Memory_1.$memory\mem$wrmux[11][0][0]$y$503[2]
1-0 1
-11 1
.names Memory_1.mem[11][3] $techmap\Memory.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[3] $techmap\Memory.$memory\mem$wren[11][0][0]$y$501 $techmap\Memory_1.$memory\mem$wrmux[11][0][0]$y$503[3]
1-0 1
-11 1
.names Memory_1.mem[11][4] $techmap\Memory.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[4] $techmap\Memory.$memory\mem$wren[11][0][0]$y$501 $techmap\Memory_1.$memory\mem$wrmux[11][0][0]$y$503[4]
1-0 1
-11 1
.names Memory_1.mem[11][5] $techmap\Memory.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[5] $techmap\Memory.$memory\mem$wren[11][0][0]$y$501 $techmap\Memory_1.$memory\mem$wrmux[11][0][0]$y$503[5]
1-0 1
-11 1
.names Memory_1.mem[11][6] $techmap\Memory.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[6] $techmap\Memory.$memory\mem$wren[11][0][0]$y$501 $techmap\Memory_1.$memory\mem$wrmux[11][0][0]$y$503[6]
1-0 1
-11 1
.names Memory_1.mem[11][7] $techmap\Memory.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[7] $techmap\Memory.$memory\mem$wren[11][0][0]$y$501 $techmap\Memory_1.$memory\mem$wrmux[11][0][0]$y$503[7]
1-0 1
-11 1
.names Memory_1.mem[12][0] $techmap\Memory.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[0] $techmap\Memory.$memory\mem$wren[12][0][0]$y$509 $techmap\Memory_1.$memory\mem$wrmux[12][0][0]$y$511[0]
1-0 1
-11 1
.names Memory_1.mem[12][1] $techmap\Memory.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[1] $techmap\Memory.$memory\mem$wren[12][0][0]$y$509 $techmap\Memory_1.$memory\mem$wrmux[12][0][0]$y$511[1]
1-0 1
-11 1
.names Memory_1.mem[12][2] $techmap\Memory.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[2] $techmap\Memory.$memory\mem$wren[12][0][0]$y$509 $techmap\Memory_1.$memory\mem$wrmux[12][0][0]$y$511[2]
1-0 1
-11 1
.names Memory_1.mem[12][3] $techmap\Memory.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[3] $techmap\Memory.$memory\mem$wren[12][0][0]$y$509 $techmap\Memory_1.$memory\mem$wrmux[12][0][0]$y$511[3]
1-0 1
-11 1
.names Memory_1.mem[12][4] $techmap\Memory.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[4] $techmap\Memory.$memory\mem$wren[12][0][0]$y$509 $techmap\Memory_1.$memory\mem$wrmux[12][0][0]$y$511[4]
1-0 1
-11 1
.names Memory_1.mem[12][5] $techmap\Memory.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[5] $techmap\Memory.$memory\mem$wren[12][0][0]$y$509 $techmap\Memory_1.$memory\mem$wrmux[12][0][0]$y$511[5]
1-0 1
-11 1
.names Memory_1.mem[12][6] $techmap\Memory.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[6] $techmap\Memory.$memory\mem$wren[12][0][0]$y$509 $techmap\Memory_1.$memory\mem$wrmux[12][0][0]$y$511[6]
1-0 1
-11 1
.names Memory_1.mem[12][7] $techmap\Memory.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[7] $techmap\Memory.$memory\mem$wren[12][0][0]$y$509 $techmap\Memory_1.$memory\mem$wrmux[12][0][0]$y$511[7]
1-0 1
-11 1
.names Memory_1.mem[13][0] $techmap\Memory.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[0] $techmap\Memory.$memory\mem$wren[13][0][0]$y$515 $techmap\Memory_1.$memory\mem$wrmux[13][0][0]$y$517[0]
1-0 1
-11 1
.names Memory_1.mem[13][1] $techmap\Memory.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[1] $techmap\Memory.$memory\mem$wren[13][0][0]$y$515 $techmap\Memory_1.$memory\mem$wrmux[13][0][0]$y$517[1]
1-0 1
-11 1
.names Memory_1.mem[13][2] $techmap\Memory.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[2] $techmap\Memory.$memory\mem$wren[13][0][0]$y$515 $techmap\Memory_1.$memory\mem$wrmux[13][0][0]$y$517[2]
1-0 1
-11 1
.names Memory_1.mem[13][3] $techmap\Memory.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[3] $techmap\Memory.$memory\mem$wren[13][0][0]$y$515 $techmap\Memory_1.$memory\mem$wrmux[13][0][0]$y$517[3]
1-0 1
-11 1
.names Memory_1.mem[13][4] $techmap\Memory.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[4] $techmap\Memory.$memory\mem$wren[13][0][0]$y$515 $techmap\Memory_1.$memory\mem$wrmux[13][0][0]$y$517[4]
1-0 1
-11 1
.names Memory_1.mem[13][5] $techmap\Memory.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[5] $techmap\Memory.$memory\mem$wren[13][0][0]$y$515 $techmap\Memory_1.$memory\mem$wrmux[13][0][0]$y$517[5]
1-0 1
-11 1
.names Memory_1.mem[13][6] $techmap\Memory.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[6] $techmap\Memory.$memory\mem$wren[13][0][0]$y$515 $techmap\Memory_1.$memory\mem$wrmux[13][0][0]$y$517[6]
1-0 1
-11 1
.names Memory_1.mem[13][7] $techmap\Memory.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[7] $techmap\Memory.$memory\mem$wren[13][0][0]$y$515 $techmap\Memory_1.$memory\mem$wrmux[13][0][0]$y$517[7]
1-0 1
-11 1
.names Memory_1.mem[14][0] $techmap\Memory.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[0] $techmap\Memory.$memory\mem$wren[14][0][0]$y$521 $techmap\Memory_1.$memory\mem$wrmux[14][0][0]$y$523[0]
1-0 1
-11 1
.names Memory_1.mem[14][1] $techmap\Memory.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[1] $techmap\Memory.$memory\mem$wren[14][0][0]$y$521 $techmap\Memory_1.$memory\mem$wrmux[14][0][0]$y$523[1]
1-0 1
-11 1
.names Memory_1.mem[14][2] $techmap\Memory.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[2] $techmap\Memory.$memory\mem$wren[14][0][0]$y$521 $techmap\Memory_1.$memory\mem$wrmux[14][0][0]$y$523[2]
1-0 1
-11 1
.names Memory_1.mem[14][3] $techmap\Memory.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[3] $techmap\Memory.$memory\mem$wren[14][0][0]$y$521 $techmap\Memory_1.$memory\mem$wrmux[14][0][0]$y$523[3]
1-0 1
-11 1
.names Memory_1.mem[14][4] $techmap\Memory.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[4] $techmap\Memory.$memory\mem$wren[14][0][0]$y$521 $techmap\Memory_1.$memory\mem$wrmux[14][0][0]$y$523[4]
1-0 1
-11 1
.names Memory_1.mem[14][5] $techmap\Memory.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[5] $techmap\Memory.$memory\mem$wren[14][0][0]$y$521 $techmap\Memory_1.$memory\mem$wrmux[14][0][0]$y$523[5]
1-0 1
-11 1
.names $techmap\Memory.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_ADDR[3:0]$4[3] $techmap\Memory.$auto$rtlil.cc:1641:Eq$411
0 1
.names $techmap\Memory.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_ADDR[3:0]$4[2] $techmap\Memory.$auto$rtlil.cc:1641:Eq$409
0 1
.names $techmap\Memory.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_ADDR[3:0]$4[1] $techmap\Memory.$auto$rtlil.cc:1641:Eq$405
0 1
.names $techmap\Memory.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_ADDR[3:0]$4[0] $techmap\Memory.$auto$rtlil.cc:1641:Eq$403
0 1
.latch $techmap\Memory_1.$memory\mem$wrmux[6][0][0]$y$469[0] Memory_1.mem[6][0] re clock 2
.latch $techmap\Memory_1.$memory\mem$wrmux[6][0][0]$y$469[1] Memory_1.mem[6][1] re clock 2
.latch $techmap\Memory_1.$memory\mem$wrmux[6][0][0]$y$469[2] Memory_1.mem[6][2] re clock 2
.latch $techmap\Memory_1.$memory\mem$wrmux[6][0][0]$y$469[3] Memory_1.mem[6][3] re clock 2
.latch $techmap\Memory_1.$memory\mem$wrmux[6][0][0]$y$469[4] Memory_1.mem[6][4] re clock 2
.latch $techmap\Memory_1.$memory\mem$wrmux[6][0][0]$y$469[5] Memory_1.mem[6][5] re clock 2
.latch $techmap\Memory_1.$memory\mem$wrmux[6][0][0]$y$469[6] Memory_1.mem[6][6] re clock 2
.latch $techmap\Memory_1.$memory\mem$wrmux[6][0][0]$y$469[7] Memory_1.mem[6][7] re clock 2
.latch $techmap\Memory_1.$memory\mem$wrmux[0][0][0]$y$419[0] Memory_1.mem[0][0] re clock 2
.latch $techmap\Memory_1.$memory\mem$wrmux[0][0][0]$y$419[1] Memory_1.mem[0][1] re clock 2
.latch $techmap\Memory_1.$memory\mem$wrmux[0][0][0]$y$419[2] Memory_1.mem[0][2] re clock 2
.latch $techmap\Memory_1.$memory\mem$wrmux[0][0][0]$y$419[3] Memory_1.mem[0][3] re clock 2
.latch $techmap\Memory_1.$memory\mem$wrmux[0][0][0]$y$419[4] Memory_1.mem[0][4] re clock 2
.latch $techmap\Memory_1.$memory\mem$wrmux[0][0][0]$y$419[5] Memory_1.mem[0][5] re clock 2
.latch $techmap\Memory_1.$memory\mem$wrmux[0][0][0]$y$419[6] Memory_1.mem[0][6] re clock 2
.latch $techmap\Memory_1.$memory\mem$wrmux[0][0][0]$y$419[7] Memory_1.mem[0][7] re clock 2
.latch $techmap\Memory_1.$memory\mem$wrmux[1][0][0]$y$429[0] Memory_1.mem[1][0] re clock 2
.latch $techmap\Memory_1.$memory\mem$wrmux[1][0][0]$y$429[1] Memory_1.mem[1][1] re clock 2
.latch $techmap\Memory_1.$memory\mem$wrmux[1][0][0]$y$429[2] Memory_1.mem[1][2] re clock 2
.latch $techmap\Memory_1.$memory\mem$wrmux[1][0][0]$y$429[3] Memory_1.mem[1][3] re clock 2
.latch $techmap\Memory_1.$memory\mem$wrmux[1][0][0]$y$429[4] Memory_1.mem[1][4] re clock 2
.latch $techmap\Memory_1.$memory\mem$wrmux[1][0][0]$y$429[5] Memory_1.mem[1][5] re clock 2
.latch $techmap\Memory_1.$memory\mem$wrmux[1][0][0]$y$429[6] Memory_1.mem[1][6] re clock 2
.latch $techmap\Memory_1.$memory\mem$wrmux[1][0][0]$y$429[7] Memory_1.mem[1][7] re clock 2
.latch $techmap\Memory_1.$memory\mem$wrmux[3][0][0]$y$447[0] Memory_1.mem[3][0] re clock 2
.latch $techmap\Memory_1.$memory\mem$wrmux[3][0][0]$y$447[1] Memory_1.mem[3][1] re clock 2
.latch $techmap\Memory_1.$memory\mem$wrmux[3][0][0]$y$447[2] Memory_1.mem[3][2] re clock 2
.latch $techmap\Memory_1.$memory\mem$wrmux[3][0][0]$y$447[3] Memory_1.mem[3][3] re clock 2
.latch $techmap\Memory_1.$memory\mem$wrmux[3][0][0]$y$447[4] Memory_1.mem[3][4] re clock 2
.latch $techmap\Memory_1.$memory\mem$wrmux[3][0][0]$y$447[5] Memory_1.mem[3][5] re clock 2
.latch $techmap\Memory_1.$memory\mem$wrmux[3][0][0]$y$447[6] Memory_1.mem[3][6] re clock 2
.latch $techmap\Memory_1.$memory\mem$wrmux[3][0][0]$y$447[7] Memory_1.mem[3][7] re clock 2
.latch $techmap\Memory_1.$memory\mem$wrmux[15][0][0]$y$529[0] Memory_1.mem[15][0] re clock 2
.latch $techmap\Memory_1.$memory\mem$wrmux[15][0][0]$y$529[1] Memory_1.mem[15][1] re clock 2
.latch $techmap\Memory_1.$memory\mem$wrmux[15][0][0]$y$529[2] Memory_1.mem[15][2] re clock 2
.latch $techmap\Memory_1.$memory\mem$wrmux[15][0][0]$y$529[3] Memory_1.mem[15][3] re clock 2
.latch $techmap\Memory_1.$memory\mem$wrmux[15][0][0]$y$529[4] Memory_1.mem[15][4] re clock 2
.latch $techmap\Memory_1.$memory\mem$wrmux[15][0][0]$y$529[5] Memory_1.mem[15][5] re clock 2
.latch $techmap\Memory_1.$memory\mem$wrmux[15][0][0]$y$529[6] Memory_1.mem[15][6] re clock 2
.latch $techmap\Memory_1.$memory\mem$wrmux[15][0][0]$y$529[7] Memory_1.mem[15][7] re clock 2
.latch $techmap\Memory_1.$memory\mem$wrmux[14][0][0]$y$523[0] Memory_1.mem[14][0] re clock 2
.latch $techmap\Memory_1.$memory\mem$wrmux[14][0][0]$y$523[1] Memory_1.mem[14][1] re clock 2
.latch $techmap\Memory_1.$memory\mem$wrmux[14][0][0]$y$523[2] Memory_1.mem[14][2] re clock 2
.latch $techmap\Memory_1.$memory\mem$wrmux[14][0][0]$y$523[3] Memory_1.mem[14][3] re clock 2
.latch $techmap\Memory_1.$memory\mem$wrmux[14][0][0]$y$523[4] Memory_1.mem[14][4] re clock 2
.latch $techmap\Memory_1.$memory\mem$wrmux[14][0][0]$y$523[5] Memory_1.mem[14][5] re clock 2
.latch $techmap\Memory_1.$memory\mem$wrmux[14][0][0]$y$523[6] Memory_1.mem[14][6] re clock 2
.latch $techmap\Memory_1.$memory\mem$wrmux[14][0][0]$y$523[7] Memory_1.mem[14][7] re clock 2
.latch $techmap\Memory_1.$memory\mem$wrmux[13][0][0]$y$517[0] Memory_1.mem[13][0] re clock 2
.latch $techmap\Memory_1.$memory\mem$wrmux[13][0][0]$y$517[1] Memory_1.mem[13][1] re clock 2
.latch $techmap\Memory_1.$memory\mem$wrmux[13][0][0]$y$517[2] Memory_1.mem[13][2] re clock 2
.latch $techmap\Memory_1.$memory\mem$wrmux[13][0][0]$y$517[3] Memory_1.mem[13][3] re clock 2
.latch $techmap\Memory_1.$memory\mem$wrmux[13][0][0]$y$517[4] Memory_1.mem[13][4] re clock 2
.latch $techmap\Memory_1.$memory\mem$wrmux[13][0][0]$y$517[5] Memory_1.mem[13][5] re clock 2
.latch $techmap\Memory_1.$memory\mem$wrmux[13][0][0]$y$517[6] Memory_1.mem[13][6] re clock 2
.latch $techmap\Memory_1.$memory\mem$wrmux[13][0][0]$y$517[7] Memory_1.mem[13][7] re clock 2
.latch $techmap\Memory_1.$memory\mem$wrmux[12][0][0]$y$511[0] Memory_1.mem[12][0] re clock 2
.latch $techmap\Memory_1.$memory\mem$wrmux[12][0][0]$y$511[1] Memory_1.mem[12][1] re clock 2
.latch $techmap\Memory_1.$memory\mem$wrmux[12][0][0]$y$511[2] Memory_1.mem[12][2] re clock 2
.latch $techmap\Memory_1.$memory\mem$wrmux[12][0][0]$y$511[3] Memory_1.mem[12][3] re clock 2
.latch $techmap\Memory_1.$memory\mem$wrmux[12][0][0]$y$511[4] Memory_1.mem[12][4] re clock 2
.latch $techmap\Memory_1.$memory\mem$wrmux[12][0][0]$y$511[5] Memory_1.mem[12][5] re clock 2
.latch $techmap\Memory_1.$memory\mem$wrmux[12][0][0]$y$511[6] Memory_1.mem[12][6] re clock 2
.latch $techmap\Memory_1.$memory\mem$wrmux[12][0][0]$y$511[7] Memory_1.mem[12][7] re clock 2
.latch $techmap\Memory_1.$memory\mem$wrmux[11][0][0]$y$503[0] Memory_1.mem[11][0] re clock 2
.latch $techmap\Memory_1.$memory\mem$wrmux[11][0][0]$y$503[1] Memory_1.mem[11][1] re clock 2
.latch $techmap\Memory_1.$memory\mem$wrmux[11][0][0]$y$503[2] Memory_1.mem[11][2] re clock 2
.latch $techmap\Memory_1.$memory\mem$wrmux[11][0][0]$y$503[3] Memory_1.mem[11][3] re clock 2
.latch $techmap\Memory_1.$memory\mem$wrmux[11][0][0]$y$503[4] Memory_1.mem[11][4] re clock 2
.latch $techmap\Memory_1.$memory\mem$wrmux[11][0][0]$y$503[5] Memory_1.mem[11][5] re clock 2
.latch $techmap\Memory_1.$memory\mem$wrmux[11][0][0]$y$503[6] Memory_1.mem[11][6] re clock 2
.latch $techmap\Memory_1.$memory\mem$wrmux[11][0][0]$y$503[7] Memory_1.mem[11][7] re clock 2
.latch $techmap\Memory_1.$memory\mem$wrmux[10][0][0]$y$497[0] Memory_1.mem[10][0] re clock 2
.latch $techmap\Memory_1.$memory\mem$wrmux[10][0][0]$y$497[1] Memory_1.mem[10][1] re clock 2
.latch $techmap\Memory_1.$memory\mem$wrmux[10][0][0]$y$497[2] Memory_1.mem[10][2] re clock 2
.latch $techmap\Memory_1.$memory\mem$wrmux[10][0][0]$y$497[3] Memory_1.mem[10][3] re clock 2
.latch $techmap\Memory_1.$memory\mem$wrmux[10][0][0]$y$497[4] Memory_1.mem[10][4] re clock 2
.latch $techmap\Memory_1.$memory\mem$wrmux[10][0][0]$y$497[5] Memory_1.mem[10][5] re clock 2
.latch $techmap\Memory_1.$memory\mem$wrmux[10][0][0]$y$497[6] Memory_1.mem[10][6] re clock 2
.latch $techmap\Memory_1.$memory\mem$wrmux[10][0][0]$y$497[7] Memory_1.mem[10][7] re clock 2
.latch $techmap\Memory_1.$memory\mem$wrmux[9][0][0]$y$491[0] Memory_1.mem[9][0] re clock 2
.latch $techmap\Memory_1.$memory\mem$wrmux[9][0][0]$y$491[1] Memory_1.mem[9][1] re clock 2
.latch $techmap\Memory_1.$memory\mem$wrmux[9][0][0]$y$491[2] Memory_1.mem[9][2] re clock 2
.latch $techmap\Memory_1.$memory\mem$wrmux[9][0][0]$y$491[3] Memory_1.mem[9][3] re clock 2
.latch $techmap\Memory_1.$memory\mem$wrmux[9][0][0]$y$491[4] Memory_1.mem[9][4] re clock 2
.latch $techmap\Memory_1.$memory\mem$wrmux[9][0][0]$y$491[5] Memory_1.mem[9][5] re clock 2
.latch $techmap\Memory_1.$memory\mem$wrmux[9][0][0]$y$491[6] Memory_1.mem[9][6] re clock 2
.latch $techmap\Memory_1.$memory\mem$wrmux[9][0][0]$y$491[7] Memory_1.mem[9][7] re clock 2
.latch $techmap\Memory_1.$memory\mem$wrmux[8][0][0]$y$485[0] Memory_1.mem[8][0] re clock 2
.latch $techmap\Memory_1.$memory\mem$wrmux[8][0][0]$y$485[1] Memory_1.mem[8][1] re clock 2
.latch $techmap\Memory_1.$memory\mem$wrmux[8][0][0]$y$485[2] Memory_1.mem[8][2] re clock 2
.latch $techmap\Memory_1.$memory\mem$wrmux[8][0][0]$y$485[3] Memory_1.mem[8][3] re clock 2
.latch $techmap\Memory_1.$memory\mem$wrmux[8][0][0]$y$485[4] Memory_1.mem[8][4] re clock 2
.latch $techmap\Memory_1.$memory\mem$wrmux[8][0][0]$y$485[5] Memory_1.mem[8][5] re clock 2
.latch $techmap\Memory_1.$memory\mem$wrmux[8][0][0]$y$485[6] Memory_1.mem[8][6] re clock 2
.latch $techmap\Memory_1.$memory\mem$wrmux[8][0][0]$y$485[7] Memory_1.mem[8][7] re clock 2
.latch $techmap\Memory_1.$memory\mem$wrmux[7][0][0]$y$475[0] Memory_1.mem[7][0] re clock 2
.latch $techmap\Memory_1.$memory\mem$wrmux[7][0][0]$y$475[1] Memory_1.mem[7][1] re clock 2
.latch $techmap\Memory_1.$memory\mem$wrmux[7][0][0]$y$475[2] Memory_1.mem[7][2] re clock 2
.latch $techmap\Memory_1.$memory\mem$wrmux[7][0][0]$y$475[3] Memory_1.mem[7][3] re clock 2
.latch $techmap\Memory_1.$memory\mem$wrmux[7][0][0]$y$475[4] Memory_1.mem[7][4] re clock 2
.latch $techmap\Memory_1.$memory\mem$wrmux[7][0][0]$y$475[5] Memory_1.mem[7][5] re clock 2
.latch $techmap\Memory_1.$memory\mem$wrmux[7][0][0]$y$475[6] Memory_1.mem[7][6] re clock 2
.latch $techmap\Memory_1.$memory\mem$wrmux[7][0][0]$y$475[7] Memory_1.mem[7][7] re clock 2
.latch $techmap\Memory_1.$memory\mem$wrmux[5][0][0]$y$463[0] Memory_1.mem[5][0] re clock 2
.latch $techmap\Memory_1.$memory\mem$wrmux[5][0][0]$y$463[1] Memory_1.mem[5][1] re clock 2
.latch $techmap\Memory_1.$memory\mem$wrmux[5][0][0]$y$463[2] Memory_1.mem[5][2] re clock 2
.latch $techmap\Memory_1.$memory\mem$wrmux[5][0][0]$y$463[3] Memory_1.mem[5][3] re clock 2
.latch $techmap\Memory_1.$memory\mem$wrmux[5][0][0]$y$463[4] Memory_1.mem[5][4] re clock 2
.latch $techmap\Memory_1.$memory\mem$wrmux[5][0][0]$y$463[5] Memory_1.mem[5][5] re clock 2
.latch $techmap\Memory_1.$memory\mem$wrmux[5][0][0]$y$463[6] Memory_1.mem[5][6] re clock 2
.latch $techmap\Memory_1.$memory\mem$wrmux[5][0][0]$y$463[7] Memory_1.mem[5][7] re clock 2
.latch $techmap\Memory_1.$memory\mem$wrmux[2][0][0]$y$439[0] Memory_1.mem[2][0] re clock 2
.latch $techmap\Memory_1.$memory\mem$wrmux[2][0][0]$y$439[1] Memory_1.mem[2][1] re clock 2
.latch $techmap\Memory_1.$memory\mem$wrmux[2][0][0]$y$439[2] Memory_1.mem[2][2] re clock 2
.latch $techmap\Memory_1.$memory\mem$wrmux[2][0][0]$y$439[3] Memory_1.mem[2][3] re clock 2
.latch $techmap\Memory_1.$memory\mem$wrmux[2][0][0]$y$439[4] Memory_1.mem[2][4] re clock 2
.latch $techmap\Memory_1.$memory\mem$wrmux[2][0][0]$y$439[5] Memory_1.mem[2][5] re clock 2
.latch $techmap\Memory_1.$memory\mem$wrmux[2][0][0]$y$439[6] Memory_1.mem[2][6] re clock 2
.latch $techmap\Memory_1.$memory\mem$wrmux[2][0][0]$y$439[7] Memory_1.mem[2][7] re clock 2
.latch $techmap\Memory_1.$memory\mem$wrmux[4][0][0]$y$457[0] Memory_1.mem[4][0] re clock 2
.latch $techmap\Memory_1.$memory\mem$wrmux[4][0][0]$y$457[1] Memory_1.mem[4][1] re clock 2
.latch $techmap\Memory_1.$memory\mem$wrmux[4][0][0]$y$457[2] Memory_1.mem[4][2] re clock 2
.latch $techmap\Memory_1.$memory\mem$wrmux[4][0][0]$y$457[3] Memory_1.mem[4][3] re clock 2
.latch $techmap\Memory_1.$memory\mem$wrmux[4][0][0]$y$457[4] Memory_1.mem[4][4] re clock 2
.latch $techmap\Memory_1.$memory\mem$wrmux[4][0][0]$y$457[5] Memory_1.mem[4][5] re clock 2
.latch $techmap\Memory_1.$memory\mem$wrmux[4][0][0]$y$457[6] Memory_1.mem[4][6] re clock 2
.latch $techmap\Memory_1.$memory\mem$wrmux[4][0][0]$y$457[7] Memory_1.mem[4][7] re clock 2
.names $techmap\Memory.$auto$rtlil.cc:1629:And$441 $techmap\Memory.$auto$rtlil.cc:1629:And$505 $techmap\Memory.$auto$rtlil.cc:1629:And$525
11 1
.names $techmap\Memory.$auto$rtlil.cc:1629:And$525 io_wrEna_0 $techmap\Memory.$memory\mem$wren[15][0][0]$y$527
11 1
.names $techmap\Memory.$auto$rtlil.cc:1629:And$407 $techmap\Memory.$auto$rtlil.cc:1629:And$451 $techmap\Memory.$auto$rtlil.cc:1629:And$453
11 1
.names $techmap\Memory.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_ADDR[3:0]$4[2] $techmap\Memory.$auto$rtlil.cc:1641:Eq$411 $techmap\Memory.$auto$rtlil.cc:1629:And$451
11 1
.names $techmap\Memory.$auto$rtlil.cc:1629:And$443 io_wrEna_0 $techmap\Memory.$memory\mem$wren[3][0][0]$y$445
11 1
.names $techmap\Memory.$auto$rtlil.cc:1629:And$441 $techmap\Memory.$auto$rtlil.cc:1629:And$413 $techmap\Memory.$auto$rtlil.cc:1629:And$443
11 1
.names $techmap\Memory.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_ADDR[3:0]$4[0] $techmap\Memory.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_ADDR[3:0]$4[1] $techmap\Memory.$auto$rtlil.cc:1629:And$441
11 1
.names $techmap\Memory.$auto$rtlil.cc:1629:And$435 io_wrEna_0 $techmap\Memory.$memory\mem$wren[2][0][0]$y$437
11 1
.names $techmap\Memory.$auto$rtlil.cc:1629:And$433 $techmap\Memory.$auto$rtlil.cc:1629:And$413 $techmap\Memory.$auto$rtlil.cc:1629:And$435
11 1
.names $techmap\Memory.$auto$rtlil.cc:1641:Eq$403 $techmap\Memory.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_ADDR[3:0]$4[1] $techmap\Memory.$auto$rtlil.cc:1629:And$433
11 1
.names $techmap\Memory.$auto$rtlil.cc:1629:And$425 io_wrEna_0 $techmap\Memory.$memory\mem$wren[1][0][0]$y$427
11 1
.names $techmap\Memory.$auto$rtlil.cc:1629:And$423 $techmap\Memory.$auto$rtlil.cc:1629:And$413 $techmap\Memory.$auto$rtlil.cc:1629:And$425
11 1
.names $techmap\Memory.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_ADDR[3:0]$4[0] $techmap\Memory.$auto$rtlil.cc:1641:Eq$405 $techmap\Memory.$auto$rtlil.cc:1629:And$423
11 1
.names $techmap\Memory.$auto$rtlil.cc:1629:And$415 io_wrEna_0 $techmap\Memory.$memory\mem$wren[0][0][0]$y$417
11 1
.names $techmap\Memory.$auto$rtlil.cc:1629:And$407 $techmap\Memory.$auto$rtlil.cc:1629:And$413 $techmap\Memory.$auto$rtlil.cc:1629:And$415
11 1
.names $techmap\Memory.$auto$rtlil.cc:1641:Eq$409 $techmap\Memory.$auto$rtlil.cc:1641:Eq$411 $techmap\Memory.$auto$rtlil.cc:1629:And$413
11 1
.names $techmap\Memory.$auto$rtlil.cc:1641:Eq$403 $techmap\Memory.$auto$rtlil.cc:1641:Eq$405 $techmap\Memory.$auto$rtlil.cc:1629:And$407
11 1
.names $techmap\Memory.$auto$rtlil.cc:1629:And$433 $techmap\Memory.$auto$rtlil.cc:1629:And$451 $techmap\Memory.$auto$rtlil.cc:1629:And$465
11 1
.names $techmap\Memory.$auto$rtlil.cc:1629:And$459 io_wrEna_0 $techmap\Memory.$memory\mem$wren[5][0][0]$y$461
11 1
.names $techmap\Memory.$auto$rtlil.cc:1629:And$423 $techmap\Memory.$auto$rtlil.cc:1629:And$451 $techmap\Memory.$auto$rtlil.cc:1629:And$459
11 1
.names $techmap\Memory.$auto$rtlil.cc:1629:And$453 io_wrEna_0 $techmap\Memory.$memory\mem$wren[4][0][0]$y$455
11 1
.names $techmap\Memory.$auto$rtlil.cc:1629:And$465 io_wrEna_0 $techmap\Memory.$memory\mem$wren[6][0][0]$y$467
11 1
.names $techmap\Memory.$auto$rtlil.cc:1629:And$441 $techmap\Memory.$auto$rtlil.cc:1629:And$451 $techmap\Memory.$auto$rtlil.cc:1629:And$471
11 1
.names $techmap\Memory.$auto$rtlil.cc:1629:And$471 io_wrEna_0 $techmap\Memory.$memory\mem$wren[7][0][0]$y$473
11 1
.names $techmap\Memory.$auto$rtlil.cc:1641:Eq$409 $techmap\Memory.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_ADDR[3:0]$4[3] $techmap\Memory.$auto$rtlil.cc:1629:And$479
11 1
.names $techmap\Memory.$auto$rtlil.cc:1629:And$407 $techmap\Memory.$auto$rtlil.cc:1629:And$479 $techmap\Memory.$auto$rtlil.cc:1629:And$481
11 1
.names $techmap\Memory.$auto$rtlil.cc:1629:And$481 io_wrEna_0 $techmap\Memory.$memory\mem$wren[8][0][0]$y$483
11 1
.names $techmap\Memory.$auto$rtlil.cc:1629:And$423 $techmap\Memory.$auto$rtlil.cc:1629:And$479 $techmap\Memory.$auto$rtlil.cc:1629:And$487
11 1
.names $techmap\Memory.$auto$rtlil.cc:1629:And$487 io_wrEna_0 $techmap\Memory.$memory\mem$wren[9][0][0]$y$489
11 1
.names $techmap\Memory.$auto$rtlil.cc:1629:And$433 $techmap\Memory.$auto$rtlil.cc:1629:And$479 $techmap\Memory.$auto$rtlil.cc:1629:And$493
11 1
.names $techmap\Memory.$auto$rtlil.cc:1629:And$493 io_wrEna_0 $techmap\Memory.$memory\mem$wren[10][0][0]$y$495
11 1
.names $techmap\Memory.$auto$rtlil.cc:1629:And$441 $techmap\Memory.$auto$rtlil.cc:1629:And$479 $techmap\Memory.$auto$rtlil.cc:1629:And$499
11 1
.names $techmap\Memory.$auto$rtlil.cc:1629:And$499 io_wrEna_0 $techmap\Memory.$memory\mem$wren[11][0][0]$y$501
11 1
.names $techmap\Memory.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_ADDR[3:0]$4[2] $techmap\Memory.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_ADDR[3:0]$4[3] $techmap\Memory.$auto$rtlil.cc:1629:And$505
11 1
.names $techmap\Memory.$auto$rtlil.cc:1629:And$407 $techmap\Memory.$auto$rtlil.cc:1629:And$505 $techmap\Memory.$auto$rtlil.cc:1629:And$507
11 1
.names $techmap\Memory.$auto$rtlil.cc:1629:And$507 io_wrEna_0 $techmap\Memory.$memory\mem$wren[12][0][0]$y$509
11 1
.names $techmap\Memory.$auto$rtlil.cc:1629:And$423 $techmap\Memory.$auto$rtlil.cc:1629:And$505 $techmap\Memory.$auto$rtlil.cc:1629:And$513
11 1
.names $techmap\Memory.$auto$rtlil.cc:1629:And$513 io_wrEna_0 $techmap\Memory.$memory\mem$wren[13][0][0]$y$515
11 1
.names $techmap\Memory.$auto$rtlil.cc:1629:And$433 $techmap\Memory.$auto$rtlil.cc:1629:And$505 $techmap\Memory.$auto$rtlil.cc:1629:And$519
11 1
.names Memory_2.mem[14][6] $techmap\Memory_2.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[6] $techmap\Memory_2.$memory\mem$wren[14][0][0]$y$521 $techmap\Memory_2.$memory\mem$wrmux[14][0][0]$y$523[6]
1-0 1
-11 1
.names Memory_2.mem[14][7] $techmap\Memory_2.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[7] $techmap\Memory_2.$memory\mem$wren[14][0][0]$y$521 $techmap\Memory_2.$memory\mem$wrmux[14][0][0]$y$523[7]
1-0 1
-11 1
.names Memory_2.mem[15][0] $techmap\Memory_2.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[0] $techmap\Memory_2.$memory\mem$wren[15][0][0]$y$527 $techmap\Memory_2.$memory\mem$wrmux[15][0][0]$y$529[0]
1-0 1
-11 1
.names Memory_2.mem[15][1] $techmap\Memory_2.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[1] $techmap\Memory_2.$memory\mem$wren[15][0][0]$y$527 $techmap\Memory_2.$memory\mem$wrmux[15][0][0]$y$529[1]
1-0 1
-11 1
.names Memory_2.mem[15][2] $techmap\Memory_2.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[2] $techmap\Memory_2.$memory\mem$wren[15][0][0]$y$527 $techmap\Memory_2.$memory\mem$wrmux[15][0][0]$y$529[2]
1-0 1
-11 1
.names Memory_2.mem[15][3] $techmap\Memory_2.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[3] $techmap\Memory_2.$memory\mem$wren[15][0][0]$y$527 $techmap\Memory_2.$memory\mem$wrmux[15][0][0]$y$529[3]
1-0 1
-11 1
.names Memory_2.mem[15][4] $techmap\Memory_2.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[4] $techmap\Memory_2.$memory\mem$wren[15][0][0]$y$527 $techmap\Memory_2.$memory\mem$wrmux[15][0][0]$y$529[4]
1-0 1
-11 1
.names Memory_2.mem[15][5] $techmap\Memory_2.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[5] $techmap\Memory_2.$memory\mem$wren[15][0][0]$y$527 $techmap\Memory_2.$memory\mem$wrmux[15][0][0]$y$529[5]
1-0 1
-11 1
.names Memory_2.mem[15][6] $techmap\Memory_2.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[6] $techmap\Memory_2.$memory\mem$wren[15][0][0]$y$527 $techmap\Memory_2.$memory\mem$wrmux[15][0][0]$y$529[6]
1-0 1
-11 1
.names Memory_2.mem[15][7] $techmap\Memory_2.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[7] $techmap\Memory_2.$memory\mem$wren[15][0][0]$y$527 $techmap\Memory_2.$memory\mem$wrmux[15][0][0]$y$529[7]
1-0 1
-11 1
.names Memory_2.mem[5][0] $techmap\Memory_2.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[0] $techmap\Memory_2.$memory\mem$wren[5][0][0]$y$461 $techmap\Memory_2.$memory\mem$wrmux[5][0][0]$y$463[0]
1-0 1
-11 1
.names Memory_2.mem[5][1] $techmap\Memory_2.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[1] $techmap\Memory_2.$memory\mem$wren[5][0][0]$y$461 $techmap\Memory_2.$memory\mem$wrmux[5][0][0]$y$463[1]
1-0 1
-11 1
.names Memory_2.mem[5][2] $techmap\Memory_2.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[2] $techmap\Memory_2.$memory\mem$wren[5][0][0]$y$461 $techmap\Memory_2.$memory\mem$wrmux[5][0][0]$y$463[2]
1-0 1
-11 1
.names Memory_2.mem[5][3] $techmap\Memory_2.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[3] $techmap\Memory_2.$memory\mem$wren[5][0][0]$y$461 $techmap\Memory_2.$memory\mem$wrmux[5][0][0]$y$463[3]
1-0 1
-11 1
.names Memory_2.mem[5][4] $techmap\Memory_2.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[4] $techmap\Memory_2.$memory\mem$wren[5][0][0]$y$461 $techmap\Memory_2.$memory\mem$wrmux[5][0][0]$y$463[4]
1-0 1
-11 1
.names Memory_2.mem[5][5] $techmap\Memory_2.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[5] $techmap\Memory_2.$memory\mem$wren[5][0][0]$y$461 $techmap\Memory_2.$memory\mem$wrmux[5][0][0]$y$463[5]
1-0 1
-11 1
.names Memory_2.mem[5][6] $techmap\Memory_2.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[6] $techmap\Memory_2.$memory\mem$wren[5][0][0]$y$461 $techmap\Memory_2.$memory\mem$wrmux[5][0][0]$y$463[6]
1-0 1
-11 1
.names Memory_2.mem[5][7] $techmap\Memory_2.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[7] $techmap\Memory_2.$memory\mem$wren[5][0][0]$y$461 $techmap\Memory_2.$memory\mem$wrmux[5][0][0]$y$463[7]
1-0 1
-11 1
.names Memory_2.mem[3][0] $techmap\Memory_2.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[0] $techmap\Memory_2.$memory\mem$wren[3][0][0]$y$445 $techmap\Memory_2.$memory\mem$wrmux[3][0][0]$y$447[0]
1-0 1
-11 1
.names Memory_2.mem[3][1] $techmap\Memory_2.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[1] $techmap\Memory_2.$memory\mem$wren[3][0][0]$y$445 $techmap\Memory_2.$memory\mem$wrmux[3][0][0]$y$447[1]
1-0 1
-11 1
.names Memory_2.mem[3][2] $techmap\Memory_2.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[2] $techmap\Memory_2.$memory\mem$wren[3][0][0]$y$445 $techmap\Memory_2.$memory\mem$wrmux[3][0][0]$y$447[2]
1-0 1
-11 1
.names Memory_2.mem[3][3] $techmap\Memory_2.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[3] $techmap\Memory_2.$memory\mem$wren[3][0][0]$y$445 $techmap\Memory_2.$memory\mem$wrmux[3][0][0]$y$447[3]
1-0 1
-11 1
.names Memory_2.mem[3][4] $techmap\Memory_2.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[4] $techmap\Memory_2.$memory\mem$wren[3][0][0]$y$445 $techmap\Memory_2.$memory\mem$wrmux[3][0][0]$y$447[4]
1-0 1
-11 1
.names Memory_2.mem[3][5] $techmap\Memory_2.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[5] $techmap\Memory_2.$memory\mem$wren[3][0][0]$y$445 $techmap\Memory_2.$memory\mem$wrmux[3][0][0]$y$447[5]
1-0 1
-11 1
.names Memory_2.mem[3][6] $techmap\Memory_2.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[6] $techmap\Memory_2.$memory\mem$wren[3][0][0]$y$445 $techmap\Memory_2.$memory\mem$wrmux[3][0][0]$y$447[6]
1-0 1
-11 1
.names Memory_2.mem[3][7] $techmap\Memory_2.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[7] $techmap\Memory_2.$memory\mem$wren[3][0][0]$y$445 $techmap\Memory_2.$memory\mem$wrmux[3][0][0]$y$447[7]
1-0 1
-11 1
.names Memory_2.mem[2][0] $techmap\Memory_2.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[0] $techmap\Memory_2.$memory\mem$wren[2][0][0]$y$437 $techmap\Memory_2.$memory\mem$wrmux[2][0][0]$y$439[0]
1-0 1
-11 1
.names Memory_2.mem[2][1] $techmap\Memory_2.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[1] $techmap\Memory_2.$memory\mem$wren[2][0][0]$y$437 $techmap\Memory_2.$memory\mem$wrmux[2][0][0]$y$439[1]
1-0 1
-11 1
.names Memory_2.mem[2][2] $techmap\Memory_2.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[2] $techmap\Memory_2.$memory\mem$wren[2][0][0]$y$437 $techmap\Memory_2.$memory\mem$wrmux[2][0][0]$y$439[2]
1-0 1
-11 1
.names Memory_2.mem[2][3] $techmap\Memory_2.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[3] $techmap\Memory_2.$memory\mem$wren[2][0][0]$y$437 $techmap\Memory_2.$memory\mem$wrmux[2][0][0]$y$439[3]
1-0 1
-11 1
.names Memory_2.mem[2][4] $techmap\Memory_2.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[4] $techmap\Memory_2.$memory\mem$wren[2][0][0]$y$437 $techmap\Memory_2.$memory\mem$wrmux[2][0][0]$y$439[4]
1-0 1
-11 1
.names Memory_2.mem[2][5] $techmap\Memory_2.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[5] $techmap\Memory_2.$memory\mem$wren[2][0][0]$y$437 $techmap\Memory_2.$memory\mem$wrmux[2][0][0]$y$439[5]
1-0 1
-11 1
.names Memory_2.mem[2][6] $techmap\Memory_2.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[6] $techmap\Memory_2.$memory\mem$wren[2][0][0]$y$437 $techmap\Memory_2.$memory\mem$wrmux[2][0][0]$y$439[6]
1-0 1
-11 1
.names Memory_2.mem[2][7] $techmap\Memory_2.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[7] $techmap\Memory_2.$memory\mem$wren[2][0][0]$y$437 $techmap\Memory_2.$memory\mem$wrmux[2][0][0]$y$439[7]
1-0 1
-11 1
.names Memory_2.mem[1][0] $techmap\Memory_2.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[0] $techmap\Memory_2.$memory\mem$wren[1][0][0]$y$427 $techmap\Memory_2.$memory\mem$wrmux[1][0][0]$y$429[0]
1-0 1
-11 1
.names Memory_2.mem[1][1] $techmap\Memory_2.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[1] $techmap\Memory_2.$memory\mem$wren[1][0][0]$y$427 $techmap\Memory_2.$memory\mem$wrmux[1][0][0]$y$429[1]
1-0 1
-11 1
.names Memory_2.mem[1][2] $techmap\Memory_2.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[2] $techmap\Memory_2.$memory\mem$wren[1][0][0]$y$427 $techmap\Memory_2.$memory\mem$wrmux[1][0][0]$y$429[2]
1-0 1
-11 1
.names Memory_2.mem[1][3] $techmap\Memory_2.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[3] $techmap\Memory_2.$memory\mem$wren[1][0][0]$y$427 $techmap\Memory_2.$memory\mem$wrmux[1][0][0]$y$429[3]
1-0 1
-11 1
.names Memory_2.mem[1][4] $techmap\Memory_2.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[4] $techmap\Memory_2.$memory\mem$wren[1][0][0]$y$427 $techmap\Memory_2.$memory\mem$wrmux[1][0][0]$y$429[4]
1-0 1
-11 1
.names Memory_2.mem[1][5] $techmap\Memory_2.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[5] $techmap\Memory_2.$memory\mem$wren[1][0][0]$y$427 $techmap\Memory_2.$memory\mem$wrmux[1][0][0]$y$429[5]
1-0 1
-11 1
.names Memory_2.mem[1][6] $techmap\Memory_2.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[6] $techmap\Memory_2.$memory\mem$wren[1][0][0]$y$427 $techmap\Memory_2.$memory\mem$wrmux[1][0][0]$y$429[6]
1-0 1
-11 1
.names Memory_2.mem[1][7] $techmap\Memory_2.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[7] $techmap\Memory_2.$memory\mem$wren[1][0][0]$y$427 $techmap\Memory_2.$memory\mem$wrmux[1][0][0]$y$429[7]
1-0 1
-11 1
.names Memory_2.mem[0][0] $techmap\Memory_2.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[0] $techmap\Memory_2.$memory\mem$wren[0][0][0]$y$417 $techmap\Memory_2.$memory\mem$wrmux[0][0][0]$y$419[0]
1-0 1
-11 1
.names Memory_2.mem[0][1] $techmap\Memory_2.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[1] $techmap\Memory_2.$memory\mem$wren[0][0][0]$y$417 $techmap\Memory_2.$memory\mem$wrmux[0][0][0]$y$419[1]
1-0 1
-11 1
.names Memory_2.mem[0][2] $techmap\Memory_2.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[2] $techmap\Memory_2.$memory\mem$wren[0][0][0]$y$417 $techmap\Memory_2.$memory\mem$wrmux[0][0][0]$y$419[2]
1-0 1
-11 1
.names Memory_2.mem[0][3] $techmap\Memory_2.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[3] $techmap\Memory_2.$memory\mem$wren[0][0][0]$y$417 $techmap\Memory_2.$memory\mem$wrmux[0][0][0]$y$419[3]
1-0 1
-11 1
.names Memory_2.mem[0][4] $techmap\Memory_2.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[4] $techmap\Memory_2.$memory\mem$wren[0][0][0]$y$417 $techmap\Memory_2.$memory\mem$wrmux[0][0][0]$y$419[4]
1-0 1
-11 1
.names Memory_2.mem[0][5] $techmap\Memory_2.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[5] $techmap\Memory_2.$memory\mem$wren[0][0][0]$y$417 $techmap\Memory_2.$memory\mem$wrmux[0][0][0]$y$419[5]
1-0 1
-11 1
.names Memory_2.mem[0][6] $techmap\Memory_2.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[6] $techmap\Memory_2.$memory\mem$wren[0][0][0]$y$417 $techmap\Memory_2.$memory\mem$wrmux[0][0][0]$y$419[6]
1-0 1
-11 1
.names Memory_2.mem[0][7] $techmap\Memory_2.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[7] $techmap\Memory_2.$memory\mem$wren[0][0][0]$y$417 $techmap\Memory_2.$memory\mem$wrmux[0][0][0]$y$419[7]
1-0 1
-11 1
.names Memory_2.mem[14][0] Memory_2.mem[15][0] $techmap\Memory.$memory\mem$rdreg[0]$q$356[0] $techmap\Memory_2.$memory\mem$rdmux[0][2][3]$b$377[0]
1-0 1
-11 1
.names Memory_2.mem[14][1] Memory_2.mem[15][1] $techmap\Memory.$memory\mem$rdreg[0]$q$356[0] $techmap\Memory_2.$memory\mem$rdmux[0][2][3]$b$377[1]
1-0 1
-11 1
.names Memory_2.mem[14][2] Memory_2.mem[15][2] $techmap\Memory.$memory\mem$rdreg[0]$q$356[0] $techmap\Memory_2.$memory\mem$rdmux[0][2][3]$b$377[2]
1-0 1
-11 1
.names Memory_2.mem[14][3] Memory_2.mem[15][3] $techmap\Memory.$memory\mem$rdreg[0]$q$356[0] $techmap\Memory_2.$memory\mem$rdmux[0][2][3]$b$377[3]
1-0 1
-11 1
.names Memory_2.mem[14][4] Memory_2.mem[15][4] $techmap\Memory.$memory\mem$rdreg[0]$q$356[0] $techmap\Memory_2.$memory\mem$rdmux[0][2][3]$b$377[4]
1-0 1
-11 1
.names Memory_2.mem[14][5] Memory_2.mem[15][5] $techmap\Memory.$memory\mem$rdreg[0]$q$356[0] $techmap\Memory_2.$memory\mem$rdmux[0][2][3]$b$377[5]
1-0 1
-11 1
.names Memory_2.mem[14][6] Memory_2.mem[15][6] $techmap\Memory.$memory\mem$rdreg[0]$q$356[0] $techmap\Memory_2.$memory\mem$rdmux[0][2][3]$b$377[6]
1-0 1
-11 1
.names Memory_2.mem[14][7] Memory_2.mem[15][7] $techmap\Memory.$memory\mem$rdreg[0]$q$356[0] $techmap\Memory_2.$memory\mem$rdmux[0][2][3]$b$377[7]
1-0 1
-11 1
.names Memory_2.mem[12][0] Memory_2.mem[13][0] $techmap\Memory.$memory\mem$rdreg[0]$q$356[0] $techmap\Memory_2.$memory\mem$rdmux[0][2][3]$a$376[0]
1-0 1
-11 1
.names Memory_2.mem[12][1] Memory_2.mem[13][1] $techmap\Memory.$memory\mem$rdreg[0]$q$356[0] $techmap\Memory_2.$memory\mem$rdmux[0][2][3]$a$376[1]
1-0 1
-11 1
.names Memory_2.mem[12][2] Memory_2.mem[13][2] $techmap\Memory.$memory\mem$rdreg[0]$q$356[0] $techmap\Memory_2.$memory\mem$rdmux[0][2][3]$a$376[2]
1-0 1
-11 1
.names Memory_2.mem[12][3] Memory_2.mem[13][3] $techmap\Memory.$memory\mem$rdreg[0]$q$356[0] $techmap\Memory_2.$memory\mem$rdmux[0][2][3]$a$376[3]
1-0 1
-11 1
.names Memory_2.mem[12][4] Memory_2.mem[13][4] $techmap\Memory.$memory\mem$rdreg[0]$q$356[0] $techmap\Memory_2.$memory\mem$rdmux[0][2][3]$a$376[4]
1-0 1
-11 1
.names Memory_2.mem[12][5] Memory_2.mem[13][5] $techmap\Memory.$memory\mem$rdreg[0]$q$356[0] $techmap\Memory_2.$memory\mem$rdmux[0][2][3]$a$376[5]
1-0 1
-11 1
.names Memory_2.mem[12][6] Memory_2.mem[13][6] $techmap\Memory.$memory\mem$rdreg[0]$q$356[0] $techmap\Memory_2.$memory\mem$rdmux[0][2][3]$a$376[6]
1-0 1
-11 1
.names Memory_2.mem[12][7] Memory_2.mem[13][7] $techmap\Memory.$memory\mem$rdreg[0]$q$356[0] $techmap\Memory_2.$memory\mem$rdmux[0][2][3]$a$376[7]
1-0 1
-11 1
.names Memory_2.mem[10][0] Memory_2.mem[11][0] $techmap\Memory.$memory\mem$rdreg[0]$q$356[0] $techmap\Memory_2.$memory\mem$rdmux[0][2][2]$b$374[0]
1-0 1
-11 1
.names Memory_2.mem[10][1] Memory_2.mem[11][1] $techmap\Memory.$memory\mem$rdreg[0]$q$356[0] $techmap\Memory_2.$memory\mem$rdmux[0][2][2]$b$374[1]
1-0 1
-11 1
.names Memory_2.mem[10][2] Memory_2.mem[11][2] $techmap\Memory.$memory\mem$rdreg[0]$q$356[0] $techmap\Memory_2.$memory\mem$rdmux[0][2][2]$b$374[2]
1-0 1
-11 1
.names Memory_2.mem[10][3] Memory_2.mem[11][3] $techmap\Memory.$memory\mem$rdreg[0]$q$356[0] $techmap\Memory_2.$memory\mem$rdmux[0][2][2]$b$374[3]
1-0 1
-11 1
.names Memory_2.mem[10][4] Memory_2.mem[11][4] $techmap\Memory.$memory\mem$rdreg[0]$q$356[0] $techmap\Memory_2.$memory\mem$rdmux[0][2][2]$b$374[4]
1-0 1
-11 1
.names Memory_2.mem[10][5] Memory_2.mem[11][5] $techmap\Memory.$memory\mem$rdreg[0]$q$356[0] $techmap\Memory_2.$memory\mem$rdmux[0][2][2]$b$374[5]
1-0 1
-11 1
.names Memory_2.mem[10][6] Memory_2.mem[11][6] $techmap\Memory.$memory\mem$rdreg[0]$q$356[0] $techmap\Memory_2.$memory\mem$rdmux[0][2][2]$b$374[6]
1-0 1
-11 1
.names Memory_2.mem[10][7] Memory_2.mem[11][7] $techmap\Memory.$memory\mem$rdreg[0]$q$356[0] $techmap\Memory_2.$memory\mem$rdmux[0][2][2]$b$374[7]
1-0 1
-11 1
.names Memory_2.mem[4][0] $techmap\Memory_2.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[0] $techmap\Memory_2.$memory\mem$wren[4][0][0]$y$455 $techmap\Memory_2.$memory\mem$wrmux[4][0][0]$y$457[0]
1-0 1
-11 1
.names Memory_2.mem[4][1] $techmap\Memory_2.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[1] $techmap\Memory_2.$memory\mem$wren[4][0][0]$y$455 $techmap\Memory_2.$memory\mem$wrmux[4][0][0]$y$457[1]
1-0 1
-11 1
.names Memory_2.mem[4][2] $techmap\Memory_2.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[2] $techmap\Memory_2.$memory\mem$wren[4][0][0]$y$455 $techmap\Memory_2.$memory\mem$wrmux[4][0][0]$y$457[2]
1-0 1
-11 1
.names Memory_2.mem[4][3] $techmap\Memory_2.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[3] $techmap\Memory_2.$memory\mem$wren[4][0][0]$y$455 $techmap\Memory_2.$memory\mem$wrmux[4][0][0]$y$457[3]
1-0 1
-11 1
.names Memory_2.mem[4][4] $techmap\Memory_2.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[4] $techmap\Memory_2.$memory\mem$wren[4][0][0]$y$455 $techmap\Memory_2.$memory\mem$wrmux[4][0][0]$y$457[4]
1-0 1
-11 1
.names Memory_2.mem[4][5] $techmap\Memory_2.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[5] $techmap\Memory_2.$memory\mem$wren[4][0][0]$y$455 $techmap\Memory_2.$memory\mem$wrmux[4][0][0]$y$457[5]
1-0 1
-11 1
.names Memory_2.mem[4][6] $techmap\Memory_2.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[6] $techmap\Memory_2.$memory\mem$wren[4][0][0]$y$455 $techmap\Memory_2.$memory\mem$wrmux[4][0][0]$y$457[6]
1-0 1
-11 1
.names Memory_2.mem[4][7] $techmap\Memory_2.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[7] $techmap\Memory_2.$memory\mem$wren[4][0][0]$y$455 $techmap\Memory_2.$memory\mem$wrmux[4][0][0]$y$457[7]
1-0 1
-11 1
.names Memory_2.mem[8][0] Memory_2.mem[9][0] $techmap\Memory.$memory\mem$rdreg[0]$q$356[0] $techmap\Memory_2.$memory\mem$rdmux[0][2][2]$a$373[0]
1-0 1
-11 1
.names Memory_2.mem[8][1] Memory_2.mem[9][1] $techmap\Memory.$memory\mem$rdreg[0]$q$356[0] $techmap\Memory_2.$memory\mem$rdmux[0][2][2]$a$373[1]
1-0 1
-11 1
.names Memory_2.mem[8][2] Memory_2.mem[9][2] $techmap\Memory.$memory\mem$rdreg[0]$q$356[0] $techmap\Memory_2.$memory\mem$rdmux[0][2][2]$a$373[2]
1-0 1
-11 1
.names Memory_2.mem[8][3] Memory_2.mem[9][3] $techmap\Memory.$memory\mem$rdreg[0]$q$356[0] $techmap\Memory_2.$memory\mem$rdmux[0][2][2]$a$373[3]
1-0 1
-11 1
.names Memory_2.mem[8][4] Memory_2.mem[9][4] $techmap\Memory.$memory\mem$rdreg[0]$q$356[0] $techmap\Memory_2.$memory\mem$rdmux[0][2][2]$a$373[4]
1-0 1
-11 1
.names Memory_2.mem[8][5] Memory_2.mem[9][5] $techmap\Memory.$memory\mem$rdreg[0]$q$356[0] $techmap\Memory_2.$memory\mem$rdmux[0][2][2]$a$373[5]
1-0 1
-11 1
.names Memory_2.mem[8][6] Memory_2.mem[9][6] $techmap\Memory.$memory\mem$rdreg[0]$q$356[0] $techmap\Memory_2.$memory\mem$rdmux[0][2][2]$a$373[6]
1-0 1
-11 1
.names Memory_2.mem[8][7] Memory_2.mem[9][7] $techmap\Memory.$memory\mem$rdreg[0]$q$356[0] $techmap\Memory_2.$memory\mem$rdmux[0][2][2]$a$373[7]
1-0 1
-11 1
.names Memory_2.mem[6][0] Memory_2.mem[7][0] $techmap\Memory.$memory\mem$rdreg[0]$q$356[0] $techmap\Memory_2.$memory\mem$rdmux[0][2][1]$b$371[0]
1-0 1
-11 1
.names Memory_2.mem[6][1] Memory_2.mem[7][1] $techmap\Memory.$memory\mem$rdreg[0]$q$356[0] $techmap\Memory_2.$memory\mem$rdmux[0][2][1]$b$371[1]
1-0 1
-11 1
.names Memory_2.mem[6][2] Memory_2.mem[7][2] $techmap\Memory.$memory\mem$rdreg[0]$q$356[0] $techmap\Memory_2.$memory\mem$rdmux[0][2][1]$b$371[2]
1-0 1
-11 1
.names Memory_2.mem[6][3] Memory_2.mem[7][3] $techmap\Memory.$memory\mem$rdreg[0]$q$356[0] $techmap\Memory_2.$memory\mem$rdmux[0][2][1]$b$371[3]
1-0 1
-11 1
.names Memory_2.mem[6][4] Memory_2.mem[7][4] $techmap\Memory.$memory\mem$rdreg[0]$q$356[0] $techmap\Memory_2.$memory\mem$rdmux[0][2][1]$b$371[4]
1-0 1
-11 1
.names Memory_2.mem[6][5] Memory_2.mem[7][5] $techmap\Memory.$memory\mem$rdreg[0]$q$356[0] $techmap\Memory_2.$memory\mem$rdmux[0][2][1]$b$371[5]
1-0 1
-11 1
.names Memory_2.mem[6][6] Memory_2.mem[7][6] $techmap\Memory.$memory\mem$rdreg[0]$q$356[0] $techmap\Memory_2.$memory\mem$rdmux[0][2][1]$b$371[6]
1-0 1
-11 1
.names Memory_2.mem[6][7] Memory_2.mem[7][7] $techmap\Memory.$memory\mem$rdreg[0]$q$356[0] $techmap\Memory_2.$memory\mem$rdmux[0][2][1]$b$371[7]
1-0 1
-11 1
.names Memory_2.mem[4][0] Memory_2.mem[5][0] $techmap\Memory.$memory\mem$rdreg[0]$q$356[0] $techmap\Memory_2.$memory\mem$rdmux[0][2][1]$a$370[0]
1-0 1
-11 1
.names Memory_2.mem[4][1] Memory_2.mem[5][1] $techmap\Memory.$memory\mem$rdreg[0]$q$356[0] $techmap\Memory_2.$memory\mem$rdmux[0][2][1]$a$370[1]
1-0 1
-11 1
.names Memory_2.mem[4][2] Memory_2.mem[5][2] $techmap\Memory.$memory\mem$rdreg[0]$q$356[0] $techmap\Memory_2.$memory\mem$rdmux[0][2][1]$a$370[2]
1-0 1
-11 1
.names Memory_2.mem[4][3] Memory_2.mem[5][3] $techmap\Memory.$memory\mem$rdreg[0]$q$356[0] $techmap\Memory_2.$memory\mem$rdmux[0][2][1]$a$370[3]
1-0 1
-11 1
.names Memory_2.mem[4][4] Memory_2.mem[5][4] $techmap\Memory.$memory\mem$rdreg[0]$q$356[0] $techmap\Memory_2.$memory\mem$rdmux[0][2][1]$a$370[4]
1-0 1
-11 1
.names Memory_2.mem[4][5] Memory_2.mem[5][5] $techmap\Memory.$memory\mem$rdreg[0]$q$356[0] $techmap\Memory_2.$memory\mem$rdmux[0][2][1]$a$370[5]
1-0 1
-11 1
.names Memory_2.mem[4][6] Memory_2.mem[5][6] $techmap\Memory.$memory\mem$rdreg[0]$q$356[0] $techmap\Memory_2.$memory\mem$rdmux[0][2][1]$a$370[6]
1-0 1
-11 1
.names Memory_2.mem[4][7] Memory_2.mem[5][7] $techmap\Memory.$memory\mem$rdreg[0]$q$356[0] $techmap\Memory_2.$memory\mem$rdmux[0][2][1]$a$370[7]
1-0 1
-11 1
.names Memory_2.mem[2][0] Memory_2.mem[3][0] $techmap\Memory.$memory\mem$rdreg[0]$q$356[0] $techmap\Memory_2.$memory\mem$rdmux[0][2][0]$b$368[0]
1-0 1
-11 1
.names Memory_2.mem[2][1] Memory_2.mem[3][1] $techmap\Memory.$memory\mem$rdreg[0]$q$356[0] $techmap\Memory_2.$memory\mem$rdmux[0][2][0]$b$368[1]
1-0 1
-11 1
.names Memory_2.mem[2][2] Memory_2.mem[3][2] $techmap\Memory.$memory\mem$rdreg[0]$q$356[0] $techmap\Memory_2.$memory\mem$rdmux[0][2][0]$b$368[2]
1-0 1
-11 1
.names Memory_2.mem[2][3] Memory_2.mem[3][3] $techmap\Memory.$memory\mem$rdreg[0]$q$356[0] $techmap\Memory_2.$memory\mem$rdmux[0][2][0]$b$368[3]
1-0 1
-11 1
.names Memory_2.mem[2][4] Memory_2.mem[3][4] $techmap\Memory.$memory\mem$rdreg[0]$q$356[0] $techmap\Memory_2.$memory\mem$rdmux[0][2][0]$b$368[4]
1-0 1
-11 1
.names Memory_2.mem[2][5] Memory_2.mem[3][5] $techmap\Memory.$memory\mem$rdreg[0]$q$356[0] $techmap\Memory_2.$memory\mem$rdmux[0][2][0]$b$368[5]
1-0 1
-11 1
.names Memory_2.mem[2][6] Memory_2.mem[3][6] $techmap\Memory.$memory\mem$rdreg[0]$q$356[0] $techmap\Memory_2.$memory\mem$rdmux[0][2][0]$b$368[6]
1-0 1
-11 1
.names Memory_2.mem[2][7] Memory_2.mem[3][7] $techmap\Memory.$memory\mem$rdreg[0]$q$356[0] $techmap\Memory_2.$memory\mem$rdmux[0][2][0]$b$368[7]
1-0 1
-11 1
.names Memory_2.mem[0][0] Memory_2.mem[1][0] $techmap\Memory.$memory\mem$rdreg[0]$q$356[0] $techmap\Memory_2.$memory\mem$rdmux[0][2][0]$a$367[0]
1-0 1
-11 1
.names Memory_2.mem[0][1] Memory_2.mem[1][1] $techmap\Memory.$memory\mem$rdreg[0]$q$356[0] $techmap\Memory_2.$memory\mem$rdmux[0][2][0]$a$367[1]
1-0 1
-11 1
.names Memory_2.mem[0][2] Memory_2.mem[1][2] $techmap\Memory.$memory\mem$rdreg[0]$q$356[0] $techmap\Memory_2.$memory\mem$rdmux[0][2][0]$a$367[2]
1-0 1
-11 1
.names Memory_2.mem[0][3] Memory_2.mem[1][3] $techmap\Memory.$memory\mem$rdreg[0]$q$356[0] $techmap\Memory_2.$memory\mem$rdmux[0][2][0]$a$367[3]
1-0 1
-11 1
.names Memory_2.mem[0][4] Memory_2.mem[1][4] $techmap\Memory.$memory\mem$rdreg[0]$q$356[0] $techmap\Memory_2.$memory\mem$rdmux[0][2][0]$a$367[4]
1-0 1
-11 1
.names Memory_2.mem[0][5] Memory_2.mem[1][5] $techmap\Memory.$memory\mem$rdreg[0]$q$356[0] $techmap\Memory_2.$memory\mem$rdmux[0][2][0]$a$367[5]
1-0 1
-11 1
.names Memory_2.mem[0][6] Memory_2.mem[1][6] $techmap\Memory.$memory\mem$rdreg[0]$q$356[0] $techmap\Memory_2.$memory\mem$rdmux[0][2][0]$a$367[6]
1-0 1
-11 1
.names Memory_2.mem[0][7] Memory_2.mem[1][7] $techmap\Memory.$memory\mem$rdreg[0]$q$356[0] $techmap\Memory_2.$memory\mem$rdmux[0][2][0]$a$367[7]
1-0 1
-11 1
.names $techmap\Memory_2.$memory\mem$rdmux[0][2][3]$a$376[0] $techmap\Memory_2.$memory\mem$rdmux[0][2][3]$b$377[0] $techmap\Memory.$memory\mem$rdreg[0]$q$356[1] $techmap\Memory_2.$memory\mem$rdmux[0][1][1]$b$365[0]
1-0 1
-11 1
.names $techmap\Memory_2.$memory\mem$rdmux[0][2][3]$a$376[1] $techmap\Memory_2.$memory\mem$rdmux[0][2][3]$b$377[1] $techmap\Memory.$memory\mem$rdreg[0]$q$356[1] $techmap\Memory_2.$memory\mem$rdmux[0][1][1]$b$365[1]
1-0 1
-11 1
.names $techmap\Memory_2.$memory\mem$rdmux[0][2][3]$a$376[2] $techmap\Memory_2.$memory\mem$rdmux[0][2][3]$b$377[2] $techmap\Memory.$memory\mem$rdreg[0]$q$356[1] $techmap\Memory_2.$memory\mem$rdmux[0][1][1]$b$365[2]
1-0 1
-11 1
.names $techmap\Memory_2.$memory\mem$rdmux[0][2][3]$a$376[3] $techmap\Memory_2.$memory\mem$rdmux[0][2][3]$b$377[3] $techmap\Memory.$memory\mem$rdreg[0]$q$356[1] $techmap\Memory_2.$memory\mem$rdmux[0][1][1]$b$365[3]
1-0 1
-11 1
.names $techmap\Memory_2.$memory\mem$rdmux[0][2][3]$a$376[4] $techmap\Memory_2.$memory\mem$rdmux[0][2][3]$b$377[4] $techmap\Memory.$memory\mem$rdreg[0]$q$356[1] $techmap\Memory_2.$memory\mem$rdmux[0][1][1]$b$365[4]
1-0 1
-11 1
.names $techmap\Memory_2.$memory\mem$rdmux[0][2][3]$a$376[5] $techmap\Memory_2.$memory\mem$rdmux[0][2][3]$b$377[5] $techmap\Memory.$memory\mem$rdreg[0]$q$356[1] $techmap\Memory_2.$memory\mem$rdmux[0][1][1]$b$365[5]
1-0 1
-11 1
.names $techmap\Memory_2.$memory\mem$rdmux[0][2][3]$a$376[6] $techmap\Memory_2.$memory\mem$rdmux[0][2][3]$b$377[6] $techmap\Memory.$memory\mem$rdreg[0]$q$356[1] $techmap\Memory_2.$memory\mem$rdmux[0][1][1]$b$365[6]
1-0 1
-11 1
.names $techmap\Memory_2.$memory\mem$rdmux[0][2][3]$a$376[7] $techmap\Memory_2.$memory\mem$rdmux[0][2][3]$b$377[7] $techmap\Memory.$memory\mem$rdreg[0]$q$356[1] $techmap\Memory_2.$memory\mem$rdmux[0][1][1]$b$365[7]
1-0 1
-11 1
.names $techmap\Memory_2.$memory\mem$rdmux[0][2][2]$a$373[0] $techmap\Memory_2.$memory\mem$rdmux[0][2][2]$b$374[0] $techmap\Memory.$memory\mem$rdreg[0]$q$356[1] $techmap\Memory_2.$memory\mem$rdmux[0][1][1]$a$364[0]
1-0 1
-11 1
.names $techmap\Memory_2.$memory\mem$rdmux[0][2][2]$a$373[1] $techmap\Memory_2.$memory\mem$rdmux[0][2][2]$b$374[1] $techmap\Memory.$memory\mem$rdreg[0]$q$356[1] $techmap\Memory_2.$memory\mem$rdmux[0][1][1]$a$364[1]
1-0 1
-11 1
.names $techmap\Memory_2.$memory\mem$rdmux[0][2][2]$a$373[2] $techmap\Memory_2.$memory\mem$rdmux[0][2][2]$b$374[2] $techmap\Memory.$memory\mem$rdreg[0]$q$356[1] $techmap\Memory_2.$memory\mem$rdmux[0][1][1]$a$364[2]
1-0 1
-11 1
.names $techmap\Memory_2.$memory\mem$rdmux[0][2][2]$a$373[3] $techmap\Memory_2.$memory\mem$rdmux[0][2][2]$b$374[3] $techmap\Memory.$memory\mem$rdreg[0]$q$356[1] $techmap\Memory_2.$memory\mem$rdmux[0][1][1]$a$364[3]
1-0 1
-11 1
.names $techmap\Memory_2.$memory\mem$rdmux[0][2][2]$a$373[4] $techmap\Memory_2.$memory\mem$rdmux[0][2][2]$b$374[4] $techmap\Memory.$memory\mem$rdreg[0]$q$356[1] $techmap\Memory_2.$memory\mem$rdmux[0][1][1]$a$364[4]
1-0 1
-11 1
.names $techmap\Memory_2.$memory\mem$rdmux[0][2][2]$a$373[5] $techmap\Memory_2.$memory\mem$rdmux[0][2][2]$b$374[5] $techmap\Memory.$memory\mem$rdreg[0]$q$356[1] $techmap\Memory_2.$memory\mem$rdmux[0][1][1]$a$364[5]
1-0 1
-11 1
.names $techmap\Memory_2.$memory\mem$rdmux[0][2][2]$a$373[6] $techmap\Memory_2.$memory\mem$rdmux[0][2][2]$b$374[6] $techmap\Memory.$memory\mem$rdreg[0]$q$356[1] $techmap\Memory_2.$memory\mem$rdmux[0][1][1]$a$364[6]
1-0 1
-11 1
.names $techmap\Memory_2.$memory\mem$rdmux[0][2][2]$a$373[7] $techmap\Memory_2.$memory\mem$rdmux[0][2][2]$b$374[7] $techmap\Memory.$memory\mem$rdreg[0]$q$356[1] $techmap\Memory_2.$memory\mem$rdmux[0][1][1]$a$364[7]
1-0 1
-11 1
.names $techmap\Memory_2.$memory\mem$rdmux[0][2][1]$a$370[0] $techmap\Memory_2.$memory\mem$rdmux[0][2][1]$b$371[0] $techmap\Memory.$memory\mem$rdreg[0]$q$356[1] $techmap\Memory_2.$memory\mem$rdmux[0][1][0]$b$362[0]
1-0 1
-11 1
.names $techmap\Memory_2.$memory\mem$rdmux[0][2][1]$a$370[1] $techmap\Memory_2.$memory\mem$rdmux[0][2][1]$b$371[1] $techmap\Memory.$memory\mem$rdreg[0]$q$356[1] $techmap\Memory_2.$memory\mem$rdmux[0][1][0]$b$362[1]
1-0 1
-11 1
.names $techmap\Memory_2.$memory\mem$rdmux[0][2][1]$a$370[2] $techmap\Memory_2.$memory\mem$rdmux[0][2][1]$b$371[2] $techmap\Memory.$memory\mem$rdreg[0]$q$356[1] $techmap\Memory_2.$memory\mem$rdmux[0][1][0]$b$362[2]
1-0 1
-11 1
.names $techmap\Memory_2.$memory\mem$rdmux[0][2][1]$a$370[3] $techmap\Memory_2.$memory\mem$rdmux[0][2][1]$b$371[3] $techmap\Memory.$memory\mem$rdreg[0]$q$356[1] $techmap\Memory_2.$memory\mem$rdmux[0][1][0]$b$362[3]
1-0 1
-11 1
.names $techmap\Memory_2.$memory\mem$rdmux[0][2][1]$a$370[4] $techmap\Memory_2.$memory\mem$rdmux[0][2][1]$b$371[4] $techmap\Memory.$memory\mem$rdreg[0]$q$356[1] $techmap\Memory_2.$memory\mem$rdmux[0][1][0]$b$362[4]
1-0 1
-11 1
.names $techmap\Memory_2.$memory\mem$rdmux[0][2][1]$a$370[5] $techmap\Memory_2.$memory\mem$rdmux[0][2][1]$b$371[5] $techmap\Memory.$memory\mem$rdreg[0]$q$356[1] $techmap\Memory_2.$memory\mem$rdmux[0][1][0]$b$362[5]
1-0 1
-11 1
.names $techmap\Memory_2.$memory\mem$rdmux[0][2][1]$a$370[6] $techmap\Memory_2.$memory\mem$rdmux[0][2][1]$b$371[6] $techmap\Memory.$memory\mem$rdreg[0]$q$356[1] $techmap\Memory_2.$memory\mem$rdmux[0][1][0]$b$362[6]
1-0 1
-11 1
.names $techmap\Memory_2.$memory\mem$rdmux[0][2][1]$a$370[7] $techmap\Memory_2.$memory\mem$rdmux[0][2][1]$b$371[7] $techmap\Memory.$memory\mem$rdreg[0]$q$356[1] $techmap\Memory_2.$memory\mem$rdmux[0][1][0]$b$362[7]
1-0 1
-11 1
.names $techmap\Memory_2.$memory\mem$rdmux[0][2][0]$a$367[0] $techmap\Memory_2.$memory\mem$rdmux[0][2][0]$b$368[0] $techmap\Memory.$memory\mem$rdreg[0]$q$356[1] $techmap\Memory_2.$memory\mem$rdmux[0][1][0]$a$361[0]
1-0 1
-11 1
.names $techmap\Memory_2.$memory\mem$rdmux[0][2][0]$a$367[1] $techmap\Memory_2.$memory\mem$rdmux[0][2][0]$b$368[1] $techmap\Memory.$memory\mem$rdreg[0]$q$356[1] $techmap\Memory_2.$memory\mem$rdmux[0][1][0]$a$361[1]
1-0 1
-11 1
.names $techmap\Memory_2.$memory\mem$rdmux[0][2][0]$a$367[2] $techmap\Memory_2.$memory\mem$rdmux[0][2][0]$b$368[2] $techmap\Memory.$memory\mem$rdreg[0]$q$356[1] $techmap\Memory_2.$memory\mem$rdmux[0][1][0]$a$361[2]
1-0 1
-11 1
.names $techmap\Memory_2.$memory\mem$rdmux[0][2][0]$a$367[3] $techmap\Memory_2.$memory\mem$rdmux[0][2][0]$b$368[3] $techmap\Memory.$memory\mem$rdreg[0]$q$356[1] $techmap\Memory_2.$memory\mem$rdmux[0][1][0]$a$361[3]
1-0 1
-11 1
.names $techmap\Memory_2.$memory\mem$rdmux[0][2][0]$a$367[4] $techmap\Memory_2.$memory\mem$rdmux[0][2][0]$b$368[4] $techmap\Memory.$memory\mem$rdreg[0]$q$356[1] $techmap\Memory_2.$memory\mem$rdmux[0][1][0]$a$361[4]
1-0 1
-11 1
.names $techmap\Memory_2.$memory\mem$rdmux[0][2][0]$a$367[5] $techmap\Memory_2.$memory\mem$rdmux[0][2][0]$b$368[5] $techmap\Memory.$memory\mem$rdreg[0]$q$356[1] $techmap\Memory_2.$memory\mem$rdmux[0][1][0]$a$361[5]
1-0 1
-11 1
.names $techmap\Memory_2.$memory\mem$rdmux[0][2][0]$a$367[6] $techmap\Memory_2.$memory\mem$rdmux[0][2][0]$b$368[6] $techmap\Memory.$memory\mem$rdreg[0]$q$356[1] $techmap\Memory_2.$memory\mem$rdmux[0][1][0]$a$361[6]
1-0 1
-11 1
.names $techmap\Memory_2.$memory\mem$rdmux[0][2][0]$a$367[7] $techmap\Memory_2.$memory\mem$rdmux[0][2][0]$b$368[7] $techmap\Memory.$memory\mem$rdreg[0]$q$356[1] $techmap\Memory_2.$memory\mem$rdmux[0][1][0]$a$361[7]
1-0 1
-11 1
.names $techmap\Memory_2.$memory\mem$rdmux[0][1][1]$a$364[0] $techmap\Memory_2.$memory\mem$rdmux[0][1][1]$b$365[0] $techmap\Memory.$memory\mem$rdreg[0]$q$356[2] $techmap\Memory_2.$memory\mem$rdmux[0][0][0]$b$359[0]
1-0 1
-11 1
.names $techmap\Memory_2.$memory\mem$rdmux[0][1][1]$a$364[1] $techmap\Memory_2.$memory\mem$rdmux[0][1][1]$b$365[1] $techmap\Memory.$memory\mem$rdreg[0]$q$356[2] $techmap\Memory_2.$memory\mem$rdmux[0][0][0]$b$359[1]
1-0 1
-11 1
.names $techmap\Memory_2.$memory\mem$rdmux[0][1][1]$a$364[2] $techmap\Memory_2.$memory\mem$rdmux[0][1][1]$b$365[2] $techmap\Memory.$memory\mem$rdreg[0]$q$356[2] $techmap\Memory_2.$memory\mem$rdmux[0][0][0]$b$359[2]
1-0 1
-11 1
.names $techmap\Memory_2.$memory\mem$rdmux[0][1][1]$a$364[3] $techmap\Memory_2.$memory\mem$rdmux[0][1][1]$b$365[3] $techmap\Memory.$memory\mem$rdreg[0]$q$356[2] $techmap\Memory_2.$memory\mem$rdmux[0][0][0]$b$359[3]
1-0 1
-11 1
.names $techmap\Memory_2.$memory\mem$rdmux[0][1][1]$a$364[4] $techmap\Memory_2.$memory\mem$rdmux[0][1][1]$b$365[4] $techmap\Memory.$memory\mem$rdreg[0]$q$356[2] $techmap\Memory_2.$memory\mem$rdmux[0][0][0]$b$359[4]
1-0 1
-11 1
.names $techmap\Memory_2.$memory\mem$rdmux[0][1][1]$a$364[5] $techmap\Memory_2.$memory\mem$rdmux[0][1][1]$b$365[5] $techmap\Memory.$memory\mem$rdreg[0]$q$356[2] $techmap\Memory_2.$memory\mem$rdmux[0][0][0]$b$359[5]
1-0 1
-11 1
.names $techmap\Memory_2.$memory\mem$rdmux[0][1][1]$a$364[6] $techmap\Memory_2.$memory\mem$rdmux[0][1][1]$b$365[6] $techmap\Memory.$memory\mem$rdreg[0]$q$356[2] $techmap\Memory_2.$memory\mem$rdmux[0][0][0]$b$359[6]
1-0 1
-11 1
.names $techmap\Memory_2.$memory\mem$rdmux[0][1][1]$a$364[7] $techmap\Memory_2.$memory\mem$rdmux[0][1][1]$b$365[7] $techmap\Memory.$memory\mem$rdreg[0]$q$356[2] $techmap\Memory_2.$memory\mem$rdmux[0][0][0]$b$359[7]
1-0 1
-11 1
.names $techmap\Memory_2.$memory\mem$rdmux[0][1][0]$a$361[0] $techmap\Memory_2.$memory\mem$rdmux[0][1][0]$b$362[0] $techmap\Memory.$memory\mem$rdreg[0]$q$356[2] $techmap\Memory_2.$memory\mem$rdmux[0][0][0]$a$358[0]
1-0 1
-11 1
.names $techmap\Memory_2.$memory\mem$rdmux[0][1][0]$a$361[1] $techmap\Memory_2.$memory\mem$rdmux[0][1][0]$b$362[1] $techmap\Memory.$memory\mem$rdreg[0]$q$356[2] $techmap\Memory_2.$memory\mem$rdmux[0][0][0]$a$358[1]
1-0 1
-11 1
.names $techmap\Memory_2.$memory\mem$rdmux[0][1][0]$a$361[2] $techmap\Memory_2.$memory\mem$rdmux[0][1][0]$b$362[2] $techmap\Memory.$memory\mem$rdreg[0]$q$356[2] $techmap\Memory_2.$memory\mem$rdmux[0][0][0]$a$358[2]
1-0 1
-11 1
.names $techmap\Memory_2.$memory\mem$rdmux[0][1][0]$a$361[3] $techmap\Memory_2.$memory\mem$rdmux[0][1][0]$b$362[3] $techmap\Memory.$memory\mem$rdreg[0]$q$356[2] $techmap\Memory_2.$memory\mem$rdmux[0][0][0]$a$358[3]
1-0 1
-11 1
.names $techmap\Memory_2.$memory\mem$rdmux[0][1][0]$a$361[4] $techmap\Memory_2.$memory\mem$rdmux[0][1][0]$b$362[4] $techmap\Memory.$memory\mem$rdreg[0]$q$356[2] $techmap\Memory_2.$memory\mem$rdmux[0][0][0]$a$358[4]
1-0 1
-11 1
.names $techmap\Memory_2.$memory\mem$rdmux[0][1][0]$a$361[5] $techmap\Memory_2.$memory\mem$rdmux[0][1][0]$b$362[5] $techmap\Memory.$memory\mem$rdreg[0]$q$356[2] $techmap\Memory_2.$memory\mem$rdmux[0][0][0]$a$358[5]
1-0 1
-11 1
.names $techmap\Memory_2.$memory\mem$rdmux[0][1][0]$a$361[6] $techmap\Memory_2.$memory\mem$rdmux[0][1][0]$b$362[6] $techmap\Memory.$memory\mem$rdreg[0]$q$356[2] $techmap\Memory_2.$memory\mem$rdmux[0][0][0]$a$358[6]
1-0 1
-11 1
.names $techmap\Memory_2.$memory\mem$rdmux[0][1][0]$a$361[7] $techmap\Memory_2.$memory\mem$rdmux[0][1][0]$b$362[7] $techmap\Memory.$memory\mem$rdreg[0]$q$356[2] $techmap\Memory_2.$memory\mem$rdmux[0][0][0]$a$358[7]
1-0 1
-11 1
.names $techmap\Memory_2.$memory\mem$rdmux[0][0][0]$a$358[0] $techmap\Memory_2.$memory\mem$rdmux[0][0][0]$b$359[0] $techmap\Memory.$memory\mem$rdreg[0]$q$356[3] Memory_2.io_rdData[0]
1-0 1
-11 1
.names $techmap\Memory_2.$memory\mem$rdmux[0][0][0]$a$358[1] $techmap\Memory_2.$memory\mem$rdmux[0][0][0]$b$359[1] $techmap\Memory.$memory\mem$rdreg[0]$q$356[3] Memory_2.io_rdData[1]
1-0 1
-11 1
.names $techmap\Memory_2.$memory\mem$rdmux[0][0][0]$a$358[2] $techmap\Memory_2.$memory\mem$rdmux[0][0][0]$b$359[2] $techmap\Memory.$memory\mem$rdreg[0]$q$356[3] Memory_2.io_rdData[2]
1-0 1
-11 1
.names $techmap\Memory_2.$memory\mem$rdmux[0][0][0]$a$358[3] $techmap\Memory_2.$memory\mem$rdmux[0][0][0]$b$359[3] $techmap\Memory.$memory\mem$rdreg[0]$q$356[3] Memory_2.io_rdData[3]
1-0 1
-11 1
.names $techmap\Memory_2.$memory\mem$rdmux[0][0][0]$a$358[4] $techmap\Memory_2.$memory\mem$rdmux[0][0][0]$b$359[4] $techmap\Memory.$memory\mem$rdreg[0]$q$356[3] Memory_2.io_rdData[4]
1-0 1
-11 1
.names $techmap\Memory_2.$memory\mem$rdmux[0][0][0]$a$358[5] $techmap\Memory_2.$memory\mem$rdmux[0][0][0]$b$359[5] $techmap\Memory.$memory\mem$rdreg[0]$q$356[3] Memory_2.io_rdData[5]
1-0 1
-11 1
.names $techmap\Memory_2.$memory\mem$rdmux[0][0][0]$a$358[6] $techmap\Memory_2.$memory\mem$rdmux[0][0][0]$b$359[6] $techmap\Memory.$memory\mem$rdreg[0]$q$356[3] Memory_2.io_rdData[6]
1-0 1
-11 1
.names $techmap\Memory_2.$memory\mem$rdmux[0][0][0]$a$358[7] $techmap\Memory_2.$memory\mem$rdmux[0][0][0]$b$359[7] $techmap\Memory.$memory\mem$rdreg[0]$q$356[3] Memory_2.io_rdData[7]
1-0 1
-11 1
.names Memory_2.mem[6][0] $techmap\Memory_2.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[0] $techmap\Memory_2.$memory\mem$wren[6][0][0]$y$467 $techmap\Memory_2.$memory\mem$wrmux[6][0][0]$y$469[0]
1-0 1
-11 1
.names Memory_2.mem[6][1] $techmap\Memory_2.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[1] $techmap\Memory_2.$memory\mem$wren[6][0][0]$y$467 $techmap\Memory_2.$memory\mem$wrmux[6][0][0]$y$469[1]
1-0 1
-11 1
.names Memory_2.mem[6][2] $techmap\Memory_2.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[2] $techmap\Memory_2.$memory\mem$wren[6][0][0]$y$467 $techmap\Memory_2.$memory\mem$wrmux[6][0][0]$y$469[2]
1-0 1
-11 1
.names Memory_2.mem[6][3] $techmap\Memory_2.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[3] $techmap\Memory_2.$memory\mem$wren[6][0][0]$y$467 $techmap\Memory_2.$memory\mem$wrmux[6][0][0]$y$469[3]
1-0 1
-11 1
.names Memory_2.mem[6][4] $techmap\Memory_2.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[4] $techmap\Memory_2.$memory\mem$wren[6][0][0]$y$467 $techmap\Memory_2.$memory\mem$wrmux[6][0][0]$y$469[4]
1-0 1
-11 1
.names Memory_2.mem[6][5] $techmap\Memory_2.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[5] $techmap\Memory_2.$memory\mem$wren[6][0][0]$y$467 $techmap\Memory_2.$memory\mem$wrmux[6][0][0]$y$469[5]
1-0 1
-11 1
.names Memory_2.mem[6][6] $techmap\Memory_2.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[6] $techmap\Memory_2.$memory\mem$wren[6][0][0]$y$467 $techmap\Memory_2.$memory\mem$wrmux[6][0][0]$y$469[6]
1-0 1
-11 1
.names Memory_2.mem[6][7] $techmap\Memory_2.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[7] $techmap\Memory_2.$memory\mem$wren[6][0][0]$y$467 $techmap\Memory_2.$memory\mem$wrmux[6][0][0]$y$469[7]
1-0 1
-11 1
.names Memory_2.mem[7][0] $techmap\Memory_2.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[0] $techmap\Memory_2.$memory\mem$wren[7][0][0]$y$473 $techmap\Memory_2.$memory\mem$wrmux[7][0][0]$y$475[0]
1-0 1
-11 1
.names Memory_2.mem[7][1] $techmap\Memory_2.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[1] $techmap\Memory_2.$memory\mem$wren[7][0][0]$y$473 $techmap\Memory_2.$memory\mem$wrmux[7][0][0]$y$475[1]
1-0 1
-11 1
.names Memory_2.mem[7][2] $techmap\Memory_2.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[2] $techmap\Memory_2.$memory\mem$wren[7][0][0]$y$473 $techmap\Memory_2.$memory\mem$wrmux[7][0][0]$y$475[2]
1-0 1
-11 1
.names Memory_2.mem[7][3] $techmap\Memory_2.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[3] $techmap\Memory_2.$memory\mem$wren[7][0][0]$y$473 $techmap\Memory_2.$memory\mem$wrmux[7][0][0]$y$475[3]
1-0 1
-11 1
.names Memory_2.mem[7][4] $techmap\Memory_2.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[4] $techmap\Memory_2.$memory\mem$wren[7][0][0]$y$473 $techmap\Memory_2.$memory\mem$wrmux[7][0][0]$y$475[4]
1-0 1
-11 1
.names Memory_2.mem[7][5] $techmap\Memory_2.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[5] $techmap\Memory_2.$memory\mem$wren[7][0][0]$y$473 $techmap\Memory_2.$memory\mem$wrmux[7][0][0]$y$475[5]
1-0 1
-11 1
.names Memory_2.mem[7][6] $techmap\Memory_2.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[6] $techmap\Memory_2.$memory\mem$wren[7][0][0]$y$473 $techmap\Memory_2.$memory\mem$wrmux[7][0][0]$y$475[6]
1-0 1
-11 1
.names Memory_2.mem[7][7] $techmap\Memory_2.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[7] $techmap\Memory_2.$memory\mem$wren[7][0][0]$y$473 $techmap\Memory_2.$memory\mem$wrmux[7][0][0]$y$475[7]
1-0 1
-11 1
.names Memory_2.mem[8][0] $techmap\Memory_2.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[0] $techmap\Memory_2.$memory\mem$wren[8][0][0]$y$483 $techmap\Memory_2.$memory\mem$wrmux[8][0][0]$y$485[0]
1-0 1
-11 1
.names Memory_2.mem[8][1] $techmap\Memory_2.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[1] $techmap\Memory_2.$memory\mem$wren[8][0][0]$y$483 $techmap\Memory_2.$memory\mem$wrmux[8][0][0]$y$485[1]
1-0 1
-11 1
.names Memory_2.mem[8][2] $techmap\Memory_2.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[2] $techmap\Memory_2.$memory\mem$wren[8][0][0]$y$483 $techmap\Memory_2.$memory\mem$wrmux[8][0][0]$y$485[2]
1-0 1
-11 1
.names Memory_2.mem[8][3] $techmap\Memory_2.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[3] $techmap\Memory_2.$memory\mem$wren[8][0][0]$y$483 $techmap\Memory_2.$memory\mem$wrmux[8][0][0]$y$485[3]
1-0 1
-11 1
.names Memory_2.mem[8][4] $techmap\Memory_2.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[4] $techmap\Memory_2.$memory\mem$wren[8][0][0]$y$483 $techmap\Memory_2.$memory\mem$wrmux[8][0][0]$y$485[4]
1-0 1
-11 1
.names Memory_2.mem[8][5] $techmap\Memory_2.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[5] $techmap\Memory_2.$memory\mem$wren[8][0][0]$y$483 $techmap\Memory_2.$memory\mem$wrmux[8][0][0]$y$485[5]
1-0 1
-11 1
.names Memory_2.mem[8][6] $techmap\Memory_2.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[6] $techmap\Memory_2.$memory\mem$wren[8][0][0]$y$483 $techmap\Memory_2.$memory\mem$wrmux[8][0][0]$y$485[6]
1-0 1
-11 1
.names Memory_2.mem[8][7] $techmap\Memory_2.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[7] $techmap\Memory_2.$memory\mem$wren[8][0][0]$y$483 $techmap\Memory_2.$memory\mem$wrmux[8][0][0]$y$485[7]
1-0 1
-11 1
.names Memory_2.mem[9][0] $techmap\Memory_2.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[0] $techmap\Memory_2.$memory\mem$wren[9][0][0]$y$489 $techmap\Memory_2.$memory\mem$wrmux[9][0][0]$y$491[0]
1-0 1
-11 1
.names Memory_2.mem[9][1] $techmap\Memory_2.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[1] $techmap\Memory_2.$memory\mem$wren[9][0][0]$y$489 $techmap\Memory_2.$memory\mem$wrmux[9][0][0]$y$491[1]
1-0 1
-11 1
.names Memory_2.mem[9][2] $techmap\Memory_2.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[2] $techmap\Memory_2.$memory\mem$wren[9][0][0]$y$489 $techmap\Memory_2.$memory\mem$wrmux[9][0][0]$y$491[2]
1-0 1
-11 1
.names Memory_2.mem[9][3] $techmap\Memory_2.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[3] $techmap\Memory_2.$memory\mem$wren[9][0][0]$y$489 $techmap\Memory_2.$memory\mem$wrmux[9][0][0]$y$491[3]
1-0 1
-11 1
.names Memory_2.mem[9][4] $techmap\Memory_2.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[4] $techmap\Memory_2.$memory\mem$wren[9][0][0]$y$489 $techmap\Memory_2.$memory\mem$wrmux[9][0][0]$y$491[4]
1-0 1
-11 1
.names Memory_2.mem[9][5] $techmap\Memory_2.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[5] $techmap\Memory_2.$memory\mem$wren[9][0][0]$y$489 $techmap\Memory_2.$memory\mem$wrmux[9][0][0]$y$491[5]
1-0 1
-11 1
.names Memory_2.mem[9][6] $techmap\Memory_2.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[6] $techmap\Memory_2.$memory\mem$wren[9][0][0]$y$489 $techmap\Memory_2.$memory\mem$wrmux[9][0][0]$y$491[6]
1-0 1
-11 1
.names Memory_2.mem[9][7] $techmap\Memory_2.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[7] $techmap\Memory_2.$memory\mem$wren[9][0][0]$y$489 $techmap\Memory_2.$memory\mem$wrmux[9][0][0]$y$491[7]
1-0 1
-11 1
.names Memory_2.mem[10][0] $techmap\Memory_2.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[0] $techmap\Memory_2.$memory\mem$wren[10][0][0]$y$495 $techmap\Memory_2.$memory\mem$wrmux[10][0][0]$y$497[0]
1-0 1
-11 1
.names Memory_2.mem[10][1] $techmap\Memory_2.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[1] $techmap\Memory_2.$memory\mem$wren[10][0][0]$y$495 $techmap\Memory_2.$memory\mem$wrmux[10][0][0]$y$497[1]
1-0 1
-11 1
.names Memory_2.mem[10][2] $techmap\Memory_2.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[2] $techmap\Memory_2.$memory\mem$wren[10][0][0]$y$495 $techmap\Memory_2.$memory\mem$wrmux[10][0][0]$y$497[2]
1-0 1
-11 1
.names Memory_2.mem[10][3] $techmap\Memory_2.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[3] $techmap\Memory_2.$memory\mem$wren[10][0][0]$y$495 $techmap\Memory_2.$memory\mem$wrmux[10][0][0]$y$497[3]
1-0 1
-11 1
.names Memory_2.mem[10][4] $techmap\Memory_2.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[4] $techmap\Memory_2.$memory\mem$wren[10][0][0]$y$495 $techmap\Memory_2.$memory\mem$wrmux[10][0][0]$y$497[4]
1-0 1
-11 1
.names Memory_2.mem[10][5] $techmap\Memory_2.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[5] $techmap\Memory_2.$memory\mem$wren[10][0][0]$y$495 $techmap\Memory_2.$memory\mem$wrmux[10][0][0]$y$497[5]
1-0 1
-11 1
.names Memory_2.mem[10][6] $techmap\Memory_2.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[6] $techmap\Memory_2.$memory\mem$wren[10][0][0]$y$495 $techmap\Memory_2.$memory\mem$wrmux[10][0][0]$y$497[6]
1-0 1
-11 1
.names Memory_2.mem[10][7] $techmap\Memory_2.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[7] $techmap\Memory_2.$memory\mem$wren[10][0][0]$y$495 $techmap\Memory_2.$memory\mem$wrmux[10][0][0]$y$497[7]
1-0 1
-11 1
.names Memory_2.mem[11][0] $techmap\Memory_2.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[0] $techmap\Memory_2.$memory\mem$wren[11][0][0]$y$501 $techmap\Memory_2.$memory\mem$wrmux[11][0][0]$y$503[0]
1-0 1
-11 1
.names Memory_2.mem[11][1] $techmap\Memory_2.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[1] $techmap\Memory_2.$memory\mem$wren[11][0][0]$y$501 $techmap\Memory_2.$memory\mem$wrmux[11][0][0]$y$503[1]
1-0 1
-11 1
.names Memory_2.mem[11][2] $techmap\Memory_2.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[2] $techmap\Memory_2.$memory\mem$wren[11][0][0]$y$501 $techmap\Memory_2.$memory\mem$wrmux[11][0][0]$y$503[2]
1-0 1
-11 1
.names Memory_2.mem[11][3] $techmap\Memory_2.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[3] $techmap\Memory_2.$memory\mem$wren[11][0][0]$y$501 $techmap\Memory_2.$memory\mem$wrmux[11][0][0]$y$503[3]
1-0 1
-11 1
.names Memory_2.mem[11][4] $techmap\Memory_2.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[4] $techmap\Memory_2.$memory\mem$wren[11][0][0]$y$501 $techmap\Memory_2.$memory\mem$wrmux[11][0][0]$y$503[4]
1-0 1
-11 1
.names Memory_2.mem[11][5] $techmap\Memory_2.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[5] $techmap\Memory_2.$memory\mem$wren[11][0][0]$y$501 $techmap\Memory_2.$memory\mem$wrmux[11][0][0]$y$503[5]
1-0 1
-11 1
.names Memory_2.mem[11][6] $techmap\Memory_2.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[6] $techmap\Memory_2.$memory\mem$wren[11][0][0]$y$501 $techmap\Memory_2.$memory\mem$wrmux[11][0][0]$y$503[6]
1-0 1
-11 1
.names Memory_2.mem[11][7] $techmap\Memory_2.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[7] $techmap\Memory_2.$memory\mem$wren[11][0][0]$y$501 $techmap\Memory_2.$memory\mem$wrmux[11][0][0]$y$503[7]
1-0 1
-11 1
.names Memory_2.mem[12][0] $techmap\Memory_2.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[0] $techmap\Memory_2.$memory\mem$wren[12][0][0]$y$509 $techmap\Memory_2.$memory\mem$wrmux[12][0][0]$y$511[0]
1-0 1
-11 1
.names Memory_2.mem[12][1] $techmap\Memory_2.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[1] $techmap\Memory_2.$memory\mem$wren[12][0][0]$y$509 $techmap\Memory_2.$memory\mem$wrmux[12][0][0]$y$511[1]
1-0 1
-11 1
.names Memory_2.mem[12][2] $techmap\Memory_2.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[2] $techmap\Memory_2.$memory\mem$wren[12][0][0]$y$509 $techmap\Memory_2.$memory\mem$wrmux[12][0][0]$y$511[2]
1-0 1
-11 1
.names Memory_2.mem[12][3] $techmap\Memory_2.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[3] $techmap\Memory_2.$memory\mem$wren[12][0][0]$y$509 $techmap\Memory_2.$memory\mem$wrmux[12][0][0]$y$511[3]
1-0 1
-11 1
.names Memory_2.mem[12][4] $techmap\Memory_2.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[4] $techmap\Memory_2.$memory\mem$wren[12][0][0]$y$509 $techmap\Memory_2.$memory\mem$wrmux[12][0][0]$y$511[4]
1-0 1
-11 1
.names Memory_2.mem[12][5] $techmap\Memory_2.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[5] $techmap\Memory_2.$memory\mem$wren[12][0][0]$y$509 $techmap\Memory_2.$memory\mem$wrmux[12][0][0]$y$511[5]
1-0 1
-11 1
.names Memory_2.mem[12][6] $techmap\Memory_2.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[6] $techmap\Memory_2.$memory\mem$wren[12][0][0]$y$509 $techmap\Memory_2.$memory\mem$wrmux[12][0][0]$y$511[6]
1-0 1
-11 1
.names Memory_2.mem[12][7] $techmap\Memory_2.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[7] $techmap\Memory_2.$memory\mem$wren[12][0][0]$y$509 $techmap\Memory_2.$memory\mem$wrmux[12][0][0]$y$511[7]
1-0 1
-11 1
.names Memory_2.mem[13][0] $techmap\Memory_2.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[0] $techmap\Memory_2.$memory\mem$wren[13][0][0]$y$515 $techmap\Memory_2.$memory\mem$wrmux[13][0][0]$y$517[0]
1-0 1
-11 1
.names Memory_2.mem[13][1] $techmap\Memory_2.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[1] $techmap\Memory_2.$memory\mem$wren[13][0][0]$y$515 $techmap\Memory_2.$memory\mem$wrmux[13][0][0]$y$517[1]
1-0 1
-11 1
.names Memory_2.mem[13][2] $techmap\Memory_2.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[2] $techmap\Memory_2.$memory\mem$wren[13][0][0]$y$515 $techmap\Memory_2.$memory\mem$wrmux[13][0][0]$y$517[2]
1-0 1
-11 1
.names Memory_2.mem[13][3] $techmap\Memory_2.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[3] $techmap\Memory_2.$memory\mem$wren[13][0][0]$y$515 $techmap\Memory_2.$memory\mem$wrmux[13][0][0]$y$517[3]
1-0 1
-11 1
.names Memory_2.mem[13][4] $techmap\Memory_2.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[4] $techmap\Memory_2.$memory\mem$wren[13][0][0]$y$515 $techmap\Memory_2.$memory\mem$wrmux[13][0][0]$y$517[4]
1-0 1
-11 1
.names Memory_2.mem[13][5] $techmap\Memory_2.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[5] $techmap\Memory_2.$memory\mem$wren[13][0][0]$y$515 $techmap\Memory_2.$memory\mem$wrmux[13][0][0]$y$517[5]
1-0 1
-11 1
.names Memory_2.mem[13][6] $techmap\Memory_2.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[6] $techmap\Memory_2.$memory\mem$wren[13][0][0]$y$515 $techmap\Memory_2.$memory\mem$wrmux[13][0][0]$y$517[6]
1-0 1
-11 1
.names Memory_2.mem[13][7] $techmap\Memory_2.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[7] $techmap\Memory_2.$memory\mem$wren[13][0][0]$y$515 $techmap\Memory_2.$memory\mem$wrmux[13][0][0]$y$517[7]
1-0 1
-11 1
.names Memory_2.mem[14][0] $techmap\Memory_2.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[0] $techmap\Memory_2.$memory\mem$wren[14][0][0]$y$521 $techmap\Memory_2.$memory\mem$wrmux[14][0][0]$y$523[0]
1-0 1
-11 1
.names Memory_2.mem[14][1] $techmap\Memory_2.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[1] $techmap\Memory_2.$memory\mem$wren[14][0][0]$y$521 $techmap\Memory_2.$memory\mem$wrmux[14][0][0]$y$523[1]
1-0 1
-11 1
.names Memory_2.mem[14][2] $techmap\Memory_2.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[2] $techmap\Memory_2.$memory\mem$wren[14][0][0]$y$521 $techmap\Memory_2.$memory\mem$wrmux[14][0][0]$y$523[2]
1-0 1
-11 1
.names Memory_2.mem[14][3] $techmap\Memory_2.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[3] $techmap\Memory_2.$memory\mem$wren[14][0][0]$y$521 $techmap\Memory_2.$memory\mem$wrmux[14][0][0]$y$523[3]
1-0 1
-11 1
.names Memory_2.mem[14][4] $techmap\Memory_2.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[4] $techmap\Memory_2.$memory\mem$wren[14][0][0]$y$521 $techmap\Memory_2.$memory\mem$wrmux[14][0][0]$y$523[4]
1-0 1
-11 1
.names Memory_2.mem[14][5] $techmap\Memory_2.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[5] $techmap\Memory_2.$memory\mem$wren[14][0][0]$y$521 $techmap\Memory_2.$memory\mem$wrmux[14][0][0]$y$523[5]
1-0 1
-11 1
.latch $techmap\Memory_2.$memory\mem$wrmux[6][0][0]$y$469[0] Memory_2.mem[6][0] re clock 2
.latch $techmap\Memory_2.$memory\mem$wrmux[6][0][0]$y$469[1] Memory_2.mem[6][1] re clock 2
.latch $techmap\Memory_2.$memory\mem$wrmux[6][0][0]$y$469[2] Memory_2.mem[6][2] re clock 2
.latch $techmap\Memory_2.$memory\mem$wrmux[6][0][0]$y$469[3] Memory_2.mem[6][3] re clock 2
.latch $techmap\Memory_2.$memory\mem$wrmux[6][0][0]$y$469[4] Memory_2.mem[6][4] re clock 2
.latch $techmap\Memory_2.$memory\mem$wrmux[6][0][0]$y$469[5] Memory_2.mem[6][5] re clock 2
.latch $techmap\Memory_2.$memory\mem$wrmux[6][0][0]$y$469[6] Memory_2.mem[6][6] re clock 2
.latch $techmap\Memory_2.$memory\mem$wrmux[6][0][0]$y$469[7] Memory_2.mem[6][7] re clock 2
.latch $techmap\Memory_2.$memory\mem$wrmux[0][0][0]$y$419[0] Memory_2.mem[0][0] re clock 2
.latch $techmap\Memory_2.$memory\mem$wrmux[0][0][0]$y$419[1] Memory_2.mem[0][1] re clock 2
.latch $techmap\Memory_2.$memory\mem$wrmux[0][0][0]$y$419[2] Memory_2.mem[0][2] re clock 2
.latch $techmap\Memory_2.$memory\mem$wrmux[0][0][0]$y$419[3] Memory_2.mem[0][3] re clock 2
.latch $techmap\Memory_2.$memory\mem$wrmux[0][0][0]$y$419[4] Memory_2.mem[0][4] re clock 2
.latch $techmap\Memory_2.$memory\mem$wrmux[0][0][0]$y$419[5] Memory_2.mem[0][5] re clock 2
.latch $techmap\Memory_2.$memory\mem$wrmux[0][0][0]$y$419[6] Memory_2.mem[0][6] re clock 2
.latch $techmap\Memory_2.$memory\mem$wrmux[0][0][0]$y$419[7] Memory_2.mem[0][7] re clock 2
.latch $techmap\Memory_2.$memory\mem$wrmux[1][0][0]$y$429[0] Memory_2.mem[1][0] re clock 2
.latch $techmap\Memory_2.$memory\mem$wrmux[1][0][0]$y$429[1] Memory_2.mem[1][1] re clock 2
.latch $techmap\Memory_2.$memory\mem$wrmux[1][0][0]$y$429[2] Memory_2.mem[1][2] re clock 2
.latch $techmap\Memory_2.$memory\mem$wrmux[1][0][0]$y$429[3] Memory_2.mem[1][3] re clock 2
.latch $techmap\Memory_2.$memory\mem$wrmux[1][0][0]$y$429[4] Memory_2.mem[1][4] re clock 2
.latch $techmap\Memory_2.$memory\mem$wrmux[1][0][0]$y$429[5] Memory_2.mem[1][5] re clock 2
.latch $techmap\Memory_2.$memory\mem$wrmux[1][0][0]$y$429[6] Memory_2.mem[1][6] re clock 2
.latch $techmap\Memory_2.$memory\mem$wrmux[1][0][0]$y$429[7] Memory_2.mem[1][7] re clock 2
.latch $techmap\Memory_2.$memory\mem$wrmux[3][0][0]$y$447[0] Memory_2.mem[3][0] re clock 2
.latch $techmap\Memory_2.$memory\mem$wrmux[3][0][0]$y$447[1] Memory_2.mem[3][1] re clock 2
.latch $techmap\Memory_2.$memory\mem$wrmux[3][0][0]$y$447[2] Memory_2.mem[3][2] re clock 2
.latch $techmap\Memory_2.$memory\mem$wrmux[3][0][0]$y$447[3] Memory_2.mem[3][3] re clock 2
.latch $techmap\Memory_2.$memory\mem$wrmux[3][0][0]$y$447[4] Memory_2.mem[3][4] re clock 2
.latch $techmap\Memory_2.$memory\mem$wrmux[3][0][0]$y$447[5] Memory_2.mem[3][5] re clock 2
.latch $techmap\Memory_2.$memory\mem$wrmux[3][0][0]$y$447[6] Memory_2.mem[3][6] re clock 2
.latch $techmap\Memory_2.$memory\mem$wrmux[3][0][0]$y$447[7] Memory_2.mem[3][7] re clock 2
.latch io_rdAddr_0[0] $techmap\Memory.$memory\mem$rdreg[0]$q$356[0] re clock 2
.latch io_rdAddr_0[1] $techmap\Memory.$memory\mem$rdreg[0]$q$356[1] re clock 2
.latch io_rdAddr_0[2] $techmap\Memory.$memory\mem$rdreg[0]$q$356[2] re clock 2
.latch io_rdAddr_0[3] $techmap\Memory.$memory\mem$rdreg[0]$q$356[3] re clock 2
.latch $techmap\Memory_2.$memory\mem$wrmux[15][0][0]$y$529[0] Memory_2.mem[15][0] re clock 2
.latch $techmap\Memory_2.$memory\mem$wrmux[15][0][0]$y$529[1] Memory_2.mem[15][1] re clock 2
.latch $techmap\Memory_2.$memory\mem$wrmux[15][0][0]$y$529[2] Memory_2.mem[15][2] re clock 2
.latch $techmap\Memory_2.$memory\mem$wrmux[15][0][0]$y$529[3] Memory_2.mem[15][3] re clock 2
.latch $techmap\Memory_2.$memory\mem$wrmux[15][0][0]$y$529[4] Memory_2.mem[15][4] re clock 2
.latch $techmap\Memory_2.$memory\mem$wrmux[15][0][0]$y$529[5] Memory_2.mem[15][5] re clock 2
.latch $techmap\Memory_2.$memory\mem$wrmux[15][0][0]$y$529[6] Memory_2.mem[15][6] re clock 2
.latch $techmap\Memory_2.$memory\mem$wrmux[15][0][0]$y$529[7] Memory_2.mem[15][7] re clock 2
.latch $techmap\Memory_2.$memory\mem$wrmux[14][0][0]$y$523[0] Memory_2.mem[14][0] re clock 2
.latch $techmap\Memory_2.$memory\mem$wrmux[14][0][0]$y$523[1] Memory_2.mem[14][1] re clock 2
.latch $techmap\Memory_2.$memory\mem$wrmux[14][0][0]$y$523[2] Memory_2.mem[14][2] re clock 2
.latch $techmap\Memory_2.$memory\mem$wrmux[14][0][0]$y$523[3] Memory_2.mem[14][3] re clock 2
.latch $techmap\Memory_2.$memory\mem$wrmux[14][0][0]$y$523[4] Memory_2.mem[14][4] re clock 2
.latch $techmap\Memory_2.$memory\mem$wrmux[14][0][0]$y$523[5] Memory_2.mem[14][5] re clock 2
.latch $techmap\Memory_2.$memory\mem$wrmux[14][0][0]$y$523[6] Memory_2.mem[14][6] re clock 2
.latch $techmap\Memory_2.$memory\mem$wrmux[14][0][0]$y$523[7] Memory_2.mem[14][7] re clock 2
.latch $techmap\Memory_2.$memory\mem$wrmux[13][0][0]$y$517[0] Memory_2.mem[13][0] re clock 2
.latch $techmap\Memory_2.$memory\mem$wrmux[13][0][0]$y$517[1] Memory_2.mem[13][1] re clock 2
.latch $techmap\Memory_2.$memory\mem$wrmux[13][0][0]$y$517[2] Memory_2.mem[13][2] re clock 2
.latch $techmap\Memory_2.$memory\mem$wrmux[13][0][0]$y$517[3] Memory_2.mem[13][3] re clock 2
.latch $techmap\Memory_2.$memory\mem$wrmux[13][0][0]$y$517[4] Memory_2.mem[13][4] re clock 2
.latch $techmap\Memory_2.$memory\mem$wrmux[13][0][0]$y$517[5] Memory_2.mem[13][5] re clock 2
.latch $techmap\Memory_2.$memory\mem$wrmux[13][0][0]$y$517[6] Memory_2.mem[13][6] re clock 2
.latch $techmap\Memory_2.$memory\mem$wrmux[13][0][0]$y$517[7] Memory_2.mem[13][7] re clock 2
.latch $techmap\Memory_2.$memory\mem$wrmux[12][0][0]$y$511[0] Memory_2.mem[12][0] re clock 2
.latch $techmap\Memory_2.$memory\mem$wrmux[12][0][0]$y$511[1] Memory_2.mem[12][1] re clock 2
.latch $techmap\Memory_2.$memory\mem$wrmux[12][0][0]$y$511[2] Memory_2.mem[12][2] re clock 2
.latch $techmap\Memory_2.$memory\mem$wrmux[12][0][0]$y$511[3] Memory_2.mem[12][3] re clock 2
.latch $techmap\Memory_2.$memory\mem$wrmux[12][0][0]$y$511[4] Memory_2.mem[12][4] re clock 2
.latch $techmap\Memory_2.$memory\mem$wrmux[12][0][0]$y$511[5] Memory_2.mem[12][5] re clock 2
.latch $techmap\Memory_2.$memory\mem$wrmux[12][0][0]$y$511[6] Memory_2.mem[12][6] re clock 2
.latch $techmap\Memory_2.$memory\mem$wrmux[12][0][0]$y$511[7] Memory_2.mem[12][7] re clock 2
.latch $techmap\Memory_2.$memory\mem$wrmux[11][0][0]$y$503[0] Memory_2.mem[11][0] re clock 2
.latch $techmap\Memory_2.$memory\mem$wrmux[11][0][0]$y$503[1] Memory_2.mem[11][1] re clock 2
.latch $techmap\Memory_2.$memory\mem$wrmux[11][0][0]$y$503[2] Memory_2.mem[11][2] re clock 2
.latch $techmap\Memory_2.$memory\mem$wrmux[11][0][0]$y$503[3] Memory_2.mem[11][3] re clock 2
.latch $techmap\Memory_2.$memory\mem$wrmux[11][0][0]$y$503[4] Memory_2.mem[11][4] re clock 2
.latch $techmap\Memory_2.$memory\mem$wrmux[11][0][0]$y$503[5] Memory_2.mem[11][5] re clock 2
.latch $techmap\Memory_2.$memory\mem$wrmux[11][0][0]$y$503[6] Memory_2.mem[11][6] re clock 2
.latch $techmap\Memory_2.$memory\mem$wrmux[11][0][0]$y$503[7] Memory_2.mem[11][7] re clock 2
.latch $techmap\Memory_2.$memory\mem$wrmux[10][0][0]$y$497[0] Memory_2.mem[10][0] re clock 2
.latch $techmap\Memory_2.$memory\mem$wrmux[10][0][0]$y$497[1] Memory_2.mem[10][1] re clock 2
.latch $techmap\Memory_2.$memory\mem$wrmux[10][0][0]$y$497[2] Memory_2.mem[10][2] re clock 2
.latch $techmap\Memory_2.$memory\mem$wrmux[10][0][0]$y$497[3] Memory_2.mem[10][3] re clock 2
.latch $techmap\Memory_2.$memory\mem$wrmux[10][0][0]$y$497[4] Memory_2.mem[10][4] re clock 2
.latch $techmap\Memory_2.$memory\mem$wrmux[10][0][0]$y$497[5] Memory_2.mem[10][5] re clock 2
.latch $techmap\Memory_2.$memory\mem$wrmux[10][0][0]$y$497[6] Memory_2.mem[10][6] re clock 2
.latch $techmap\Memory_2.$memory\mem$wrmux[10][0][0]$y$497[7] Memory_2.mem[10][7] re clock 2
.latch $techmap\Memory_2.$memory\mem$wrmux[9][0][0]$y$491[0] Memory_2.mem[9][0] re clock 2
.latch $techmap\Memory_2.$memory\mem$wrmux[9][0][0]$y$491[1] Memory_2.mem[9][1] re clock 2
.latch $techmap\Memory_2.$memory\mem$wrmux[9][0][0]$y$491[2] Memory_2.mem[9][2] re clock 2
.latch $techmap\Memory_2.$memory\mem$wrmux[9][0][0]$y$491[3] Memory_2.mem[9][3] re clock 2
.latch $techmap\Memory_2.$memory\mem$wrmux[9][0][0]$y$491[4] Memory_2.mem[9][4] re clock 2
.latch $techmap\Memory_2.$memory\mem$wrmux[9][0][0]$y$491[5] Memory_2.mem[9][5] re clock 2
.latch $techmap\Memory_2.$memory\mem$wrmux[9][0][0]$y$491[6] Memory_2.mem[9][6] re clock 2
.latch $techmap\Memory_2.$memory\mem$wrmux[9][0][0]$y$491[7] Memory_2.mem[9][7] re clock 2
.latch $techmap\Memory_2.$memory\mem$wrmux[8][0][0]$y$485[0] Memory_2.mem[8][0] re clock 2
.latch $techmap\Memory_2.$memory\mem$wrmux[8][0][0]$y$485[1] Memory_2.mem[8][1] re clock 2
.latch $techmap\Memory_2.$memory\mem$wrmux[8][0][0]$y$485[2] Memory_2.mem[8][2] re clock 2
.latch $techmap\Memory_2.$memory\mem$wrmux[8][0][0]$y$485[3] Memory_2.mem[8][3] re clock 2
.latch $techmap\Memory_2.$memory\mem$wrmux[8][0][0]$y$485[4] Memory_2.mem[8][4] re clock 2
.latch $techmap\Memory_2.$memory\mem$wrmux[8][0][0]$y$485[5] Memory_2.mem[8][5] re clock 2
.latch $techmap\Memory_2.$memory\mem$wrmux[8][0][0]$y$485[6] Memory_2.mem[8][6] re clock 2
.latch $techmap\Memory_2.$memory\mem$wrmux[8][0][0]$y$485[7] Memory_2.mem[8][7] re clock 2
.latch $techmap\Memory_2.$memory\mem$wrmux[7][0][0]$y$475[0] Memory_2.mem[7][0] re clock 2
.latch $techmap\Memory_2.$memory\mem$wrmux[7][0][0]$y$475[1] Memory_2.mem[7][1] re clock 2
.latch $techmap\Memory_2.$memory\mem$wrmux[7][0][0]$y$475[2] Memory_2.mem[7][2] re clock 2
.latch $techmap\Memory_2.$memory\mem$wrmux[7][0][0]$y$475[3] Memory_2.mem[7][3] re clock 2
.latch $techmap\Memory_2.$memory\mem$wrmux[7][0][0]$y$475[4] Memory_2.mem[7][4] re clock 2
.latch $techmap\Memory_2.$memory\mem$wrmux[7][0][0]$y$475[5] Memory_2.mem[7][5] re clock 2
.latch $techmap\Memory_2.$memory\mem$wrmux[7][0][0]$y$475[6] Memory_2.mem[7][6] re clock 2
.latch $techmap\Memory_2.$memory\mem$wrmux[7][0][0]$y$475[7] Memory_2.mem[7][7] re clock 2
.latch $techmap\Memory_2.$memory\mem$wrmux[5][0][0]$y$463[0] Memory_2.mem[5][0] re clock 2
.latch $techmap\Memory_2.$memory\mem$wrmux[5][0][0]$y$463[1] Memory_2.mem[5][1] re clock 2
.latch $techmap\Memory_2.$memory\mem$wrmux[5][0][0]$y$463[2] Memory_2.mem[5][2] re clock 2
.latch $techmap\Memory_2.$memory\mem$wrmux[5][0][0]$y$463[3] Memory_2.mem[5][3] re clock 2
.latch $techmap\Memory_2.$memory\mem$wrmux[5][0][0]$y$463[4] Memory_2.mem[5][4] re clock 2
.latch $techmap\Memory_2.$memory\mem$wrmux[5][0][0]$y$463[5] Memory_2.mem[5][5] re clock 2
.latch $techmap\Memory_2.$memory\mem$wrmux[5][0][0]$y$463[6] Memory_2.mem[5][6] re clock 2
.latch $techmap\Memory_2.$memory\mem$wrmux[5][0][0]$y$463[7] Memory_2.mem[5][7] re clock 2
.latch $techmap\Memory_2.$memory\mem$wrmux[2][0][0]$y$439[0] Memory_2.mem[2][0] re clock 2
.latch $techmap\Memory_2.$memory\mem$wrmux[2][0][0]$y$439[1] Memory_2.mem[2][1] re clock 2
.latch $techmap\Memory_2.$memory\mem$wrmux[2][0][0]$y$439[2] Memory_2.mem[2][2] re clock 2
.latch $techmap\Memory_2.$memory\mem$wrmux[2][0][0]$y$439[3] Memory_2.mem[2][3] re clock 2
.latch $techmap\Memory_2.$memory\mem$wrmux[2][0][0]$y$439[4] Memory_2.mem[2][4] re clock 2
.latch $techmap\Memory_2.$memory\mem$wrmux[2][0][0]$y$439[5] Memory_2.mem[2][5] re clock 2
.latch $techmap\Memory_2.$memory\mem$wrmux[2][0][0]$y$439[6] Memory_2.mem[2][6] re clock 2
.latch $techmap\Memory_2.$memory\mem$wrmux[2][0][0]$y$439[7] Memory_2.mem[2][7] re clock 2
.latch $techmap\Memory_2.$memory\mem$wrmux[4][0][0]$y$457[0] Memory_2.mem[4][0] re clock 2
.latch $techmap\Memory_2.$memory\mem$wrmux[4][0][0]$y$457[1] Memory_2.mem[4][1] re clock 2
.latch $techmap\Memory_2.$memory\mem$wrmux[4][0][0]$y$457[2] Memory_2.mem[4][2] re clock 2
.latch $techmap\Memory_2.$memory\mem$wrmux[4][0][0]$y$457[3] Memory_2.mem[4][3] re clock 2
.latch $techmap\Memory_2.$memory\mem$wrmux[4][0][0]$y$457[4] Memory_2.mem[4][4] re clock 2
.latch $techmap\Memory_2.$memory\mem$wrmux[4][0][0]$y$457[5] Memory_2.mem[4][5] re clock 2
.latch $techmap\Memory_2.$memory\mem$wrmux[4][0][0]$y$457[6] Memory_2.mem[4][6] re clock 2
.latch $techmap\Memory_2.$memory\mem$wrmux[4][0][0]$y$457[7] Memory_2.mem[4][7] re clock 2
.names $techmap\Memory_2.$auto$rtlil.cc:1629:And$519 io_wrEna_1 $techmap\Memory_2.$memory\mem$wren[14][0][0]$y$521
11 1
.names Memory_3.mem[14][6] $techmap\Memory_2.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[6] $techmap\Memory_2.$memory\mem$wren[14][0][0]$y$521 $techmap\Memory_3.$memory\mem$wrmux[14][0][0]$y$523[6]
1-0 1
-11 1
.names Memory_3.mem[14][7] $techmap\Memory_2.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[7] $techmap\Memory_2.$memory\mem$wren[14][0][0]$y$521 $techmap\Memory_3.$memory\mem$wrmux[14][0][0]$y$523[7]
1-0 1
-11 1
.names Memory_3.mem[15][0] $techmap\Memory_2.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[0] $techmap\Memory_2.$memory\mem$wren[15][0][0]$y$527 $techmap\Memory_3.$memory\mem$wrmux[15][0][0]$y$529[0]
1-0 1
-11 1
.names Memory_3.mem[15][1] $techmap\Memory_2.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[1] $techmap\Memory_2.$memory\mem$wren[15][0][0]$y$527 $techmap\Memory_3.$memory\mem$wrmux[15][0][0]$y$529[1]
1-0 1
-11 1
.names Memory_3.mem[15][2] $techmap\Memory_2.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[2] $techmap\Memory_2.$memory\mem$wren[15][0][0]$y$527 $techmap\Memory_3.$memory\mem$wrmux[15][0][0]$y$529[2]
1-0 1
-11 1
.names Memory_3.mem[15][3] $techmap\Memory_2.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[3] $techmap\Memory_2.$memory\mem$wren[15][0][0]$y$527 $techmap\Memory_3.$memory\mem$wrmux[15][0][0]$y$529[3]
1-0 1
-11 1
.names Memory_3.mem[15][4] $techmap\Memory_2.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[4] $techmap\Memory_2.$memory\mem$wren[15][0][0]$y$527 $techmap\Memory_3.$memory\mem$wrmux[15][0][0]$y$529[4]
1-0 1
-11 1
.names Memory_3.mem[15][5] $techmap\Memory_2.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[5] $techmap\Memory_2.$memory\mem$wren[15][0][0]$y$527 $techmap\Memory_3.$memory\mem$wrmux[15][0][0]$y$529[5]
1-0 1
-11 1
.names Memory_3.mem[15][6] $techmap\Memory_2.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[6] $techmap\Memory_2.$memory\mem$wren[15][0][0]$y$527 $techmap\Memory_3.$memory\mem$wrmux[15][0][0]$y$529[6]
1-0 1
-11 1
.names Memory_3.mem[15][7] $techmap\Memory_2.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[7] $techmap\Memory_2.$memory\mem$wren[15][0][0]$y$527 $techmap\Memory_3.$memory\mem$wrmux[15][0][0]$y$529[7]
1-0 1
-11 1
.names Memory_3.mem[5][0] $techmap\Memory_2.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[0] $techmap\Memory_2.$memory\mem$wren[5][0][0]$y$461 $techmap\Memory_3.$memory\mem$wrmux[5][0][0]$y$463[0]
1-0 1
-11 1
.names Memory_3.mem[5][1] $techmap\Memory_2.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[1] $techmap\Memory_2.$memory\mem$wren[5][0][0]$y$461 $techmap\Memory_3.$memory\mem$wrmux[5][0][0]$y$463[1]
1-0 1
-11 1
.names Memory_3.mem[5][2] $techmap\Memory_2.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[2] $techmap\Memory_2.$memory\mem$wren[5][0][0]$y$461 $techmap\Memory_3.$memory\mem$wrmux[5][0][0]$y$463[2]
1-0 1
-11 1
.names Memory_3.mem[5][3] $techmap\Memory_2.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[3] $techmap\Memory_2.$memory\mem$wren[5][0][0]$y$461 $techmap\Memory_3.$memory\mem$wrmux[5][0][0]$y$463[3]
1-0 1
-11 1
.names Memory_3.mem[5][4] $techmap\Memory_2.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[4] $techmap\Memory_2.$memory\mem$wren[5][0][0]$y$461 $techmap\Memory_3.$memory\mem$wrmux[5][0][0]$y$463[4]
1-0 1
-11 1
.names Memory_3.mem[5][5] $techmap\Memory_2.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[5] $techmap\Memory_2.$memory\mem$wren[5][0][0]$y$461 $techmap\Memory_3.$memory\mem$wrmux[5][0][0]$y$463[5]
1-0 1
-11 1
.names Memory_3.mem[5][6] $techmap\Memory_2.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[6] $techmap\Memory_2.$memory\mem$wren[5][0][0]$y$461 $techmap\Memory_3.$memory\mem$wrmux[5][0][0]$y$463[6]
1-0 1
-11 1
.names Memory_3.mem[5][7] $techmap\Memory_2.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[7] $techmap\Memory_2.$memory\mem$wren[5][0][0]$y$461 $techmap\Memory_3.$memory\mem$wrmux[5][0][0]$y$463[7]
1-0 1
-11 1
.names Memory_3.mem[3][0] $techmap\Memory_2.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[0] $techmap\Memory_2.$memory\mem$wren[3][0][0]$y$445 $techmap\Memory_3.$memory\mem$wrmux[3][0][0]$y$447[0]
1-0 1
-11 1
.names Memory_3.mem[3][1] $techmap\Memory_2.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[1] $techmap\Memory_2.$memory\mem$wren[3][0][0]$y$445 $techmap\Memory_3.$memory\mem$wrmux[3][0][0]$y$447[1]
1-0 1
-11 1
.names Memory_3.mem[3][2] $techmap\Memory_2.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[2] $techmap\Memory_2.$memory\mem$wren[3][0][0]$y$445 $techmap\Memory_3.$memory\mem$wrmux[3][0][0]$y$447[2]
1-0 1
-11 1
.names Memory_3.mem[3][3] $techmap\Memory_2.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[3] $techmap\Memory_2.$memory\mem$wren[3][0][0]$y$445 $techmap\Memory_3.$memory\mem$wrmux[3][0][0]$y$447[3]
1-0 1
-11 1
.names Memory_3.mem[3][4] $techmap\Memory_2.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[4] $techmap\Memory_2.$memory\mem$wren[3][0][0]$y$445 $techmap\Memory_3.$memory\mem$wrmux[3][0][0]$y$447[4]
1-0 1
-11 1
.names Memory_3.mem[3][5] $techmap\Memory_2.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[5] $techmap\Memory_2.$memory\mem$wren[3][0][0]$y$445 $techmap\Memory_3.$memory\mem$wrmux[3][0][0]$y$447[5]
1-0 1
-11 1
.names Memory_3.mem[3][6] $techmap\Memory_2.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[6] $techmap\Memory_2.$memory\mem$wren[3][0][0]$y$445 $techmap\Memory_3.$memory\mem$wrmux[3][0][0]$y$447[6]
1-0 1
-11 1
.names Memory_3.mem[3][7] $techmap\Memory_2.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[7] $techmap\Memory_2.$memory\mem$wren[3][0][0]$y$445 $techmap\Memory_3.$memory\mem$wrmux[3][0][0]$y$447[7]
1-0 1
-11 1
.names Memory_3.mem[2][0] $techmap\Memory_2.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[0] $techmap\Memory_2.$memory\mem$wren[2][0][0]$y$437 $techmap\Memory_3.$memory\mem$wrmux[2][0][0]$y$439[0]
1-0 1
-11 1
.names Memory_3.mem[2][1] $techmap\Memory_2.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[1] $techmap\Memory_2.$memory\mem$wren[2][0][0]$y$437 $techmap\Memory_3.$memory\mem$wrmux[2][0][0]$y$439[1]
1-0 1
-11 1
.names Memory_3.mem[2][2] $techmap\Memory_2.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[2] $techmap\Memory_2.$memory\mem$wren[2][0][0]$y$437 $techmap\Memory_3.$memory\mem$wrmux[2][0][0]$y$439[2]
1-0 1
-11 1
.names Memory_3.mem[2][3] $techmap\Memory_2.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[3] $techmap\Memory_2.$memory\mem$wren[2][0][0]$y$437 $techmap\Memory_3.$memory\mem$wrmux[2][0][0]$y$439[3]
1-0 1
-11 1
.names Memory_3.mem[2][4] $techmap\Memory_2.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[4] $techmap\Memory_2.$memory\mem$wren[2][0][0]$y$437 $techmap\Memory_3.$memory\mem$wrmux[2][0][0]$y$439[4]
1-0 1
-11 1
.names Memory_3.mem[2][5] $techmap\Memory_2.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[5] $techmap\Memory_2.$memory\mem$wren[2][0][0]$y$437 $techmap\Memory_3.$memory\mem$wrmux[2][0][0]$y$439[5]
1-0 1
-11 1
.names Memory_3.mem[2][6] $techmap\Memory_2.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[6] $techmap\Memory_2.$memory\mem$wren[2][0][0]$y$437 $techmap\Memory_3.$memory\mem$wrmux[2][0][0]$y$439[6]
1-0 1
-11 1
.names Memory_3.mem[2][7] $techmap\Memory_2.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[7] $techmap\Memory_2.$memory\mem$wren[2][0][0]$y$437 $techmap\Memory_3.$memory\mem$wrmux[2][0][0]$y$439[7]
1-0 1
-11 1
.names Memory_3.mem[1][0] $techmap\Memory_2.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[0] $techmap\Memory_2.$memory\mem$wren[1][0][0]$y$427 $techmap\Memory_3.$memory\mem$wrmux[1][0][0]$y$429[0]
1-0 1
-11 1
.names Memory_3.mem[1][1] $techmap\Memory_2.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[1] $techmap\Memory_2.$memory\mem$wren[1][0][0]$y$427 $techmap\Memory_3.$memory\mem$wrmux[1][0][0]$y$429[1]
1-0 1
-11 1
.names Memory_3.mem[1][2] $techmap\Memory_2.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[2] $techmap\Memory_2.$memory\mem$wren[1][0][0]$y$427 $techmap\Memory_3.$memory\mem$wrmux[1][0][0]$y$429[2]
1-0 1
-11 1
.names Memory_3.mem[1][3] $techmap\Memory_2.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[3] $techmap\Memory_2.$memory\mem$wren[1][0][0]$y$427 $techmap\Memory_3.$memory\mem$wrmux[1][0][0]$y$429[3]
1-0 1
-11 1
.names Memory_3.mem[1][4] $techmap\Memory_2.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[4] $techmap\Memory_2.$memory\mem$wren[1][0][0]$y$427 $techmap\Memory_3.$memory\mem$wrmux[1][0][0]$y$429[4]
1-0 1
-11 1
.names Memory_3.mem[1][5] $techmap\Memory_2.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[5] $techmap\Memory_2.$memory\mem$wren[1][0][0]$y$427 $techmap\Memory_3.$memory\mem$wrmux[1][0][0]$y$429[5]
1-0 1
-11 1
.names Memory_3.mem[1][6] $techmap\Memory_2.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[6] $techmap\Memory_2.$memory\mem$wren[1][0][0]$y$427 $techmap\Memory_3.$memory\mem$wrmux[1][0][0]$y$429[6]
1-0 1
-11 1
.names Memory_3.mem[1][7] $techmap\Memory_2.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[7] $techmap\Memory_2.$memory\mem$wren[1][0][0]$y$427 $techmap\Memory_3.$memory\mem$wrmux[1][0][0]$y$429[7]
1-0 1
-11 1
.names Memory_3.mem[0][0] $techmap\Memory_2.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[0] $techmap\Memory_2.$memory\mem$wren[0][0][0]$y$417 $techmap\Memory_3.$memory\mem$wrmux[0][0][0]$y$419[0]
1-0 1
-11 1
.names Memory_3.mem[0][1] $techmap\Memory_2.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[1] $techmap\Memory_2.$memory\mem$wren[0][0][0]$y$417 $techmap\Memory_3.$memory\mem$wrmux[0][0][0]$y$419[1]
1-0 1
-11 1
.names Memory_3.mem[0][2] $techmap\Memory_2.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[2] $techmap\Memory_2.$memory\mem$wren[0][0][0]$y$417 $techmap\Memory_3.$memory\mem$wrmux[0][0][0]$y$419[2]
1-0 1
-11 1
.names Memory_3.mem[0][3] $techmap\Memory_2.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[3] $techmap\Memory_2.$memory\mem$wren[0][0][0]$y$417 $techmap\Memory_3.$memory\mem$wrmux[0][0][0]$y$419[3]
1-0 1
-11 1
.names Memory_3.mem[0][4] $techmap\Memory_2.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[4] $techmap\Memory_2.$memory\mem$wren[0][0][0]$y$417 $techmap\Memory_3.$memory\mem$wrmux[0][0][0]$y$419[4]
1-0 1
-11 1
.names Memory_3.mem[0][5] $techmap\Memory_2.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[5] $techmap\Memory_2.$memory\mem$wren[0][0][0]$y$417 $techmap\Memory_3.$memory\mem$wrmux[0][0][0]$y$419[5]
1-0 1
-11 1
.names Memory_3.mem[0][6] $techmap\Memory_2.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[6] $techmap\Memory_2.$memory\mem$wren[0][0][0]$y$417 $techmap\Memory_3.$memory\mem$wrmux[0][0][0]$y$419[6]
1-0 1
-11 1
.names Memory_3.mem[0][7] $techmap\Memory_2.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[7] $techmap\Memory_2.$memory\mem$wren[0][0][0]$y$417 $techmap\Memory_3.$memory\mem$wrmux[0][0][0]$y$419[7]
1-0 1
-11 1
.names Memory_3.mem[14][0] Memory_3.mem[15][0] $techmap\Memory_1.$memory\mem$rdreg[0]$q$356[0] $techmap\Memory_3.$memory\mem$rdmux[0][2][3]$b$377[0]
1-0 1
-11 1
.names Memory_3.mem[14][1] Memory_3.mem[15][1] $techmap\Memory_1.$memory\mem$rdreg[0]$q$356[0] $techmap\Memory_3.$memory\mem$rdmux[0][2][3]$b$377[1]
1-0 1
-11 1
.names Memory_3.mem[14][2] Memory_3.mem[15][2] $techmap\Memory_1.$memory\mem$rdreg[0]$q$356[0] $techmap\Memory_3.$memory\mem$rdmux[0][2][3]$b$377[2]
1-0 1
-11 1
.names Memory_3.mem[14][3] Memory_3.mem[15][3] $techmap\Memory_1.$memory\mem$rdreg[0]$q$356[0] $techmap\Memory_3.$memory\mem$rdmux[0][2][3]$b$377[3]
1-0 1
-11 1
.names Memory_3.mem[14][4] Memory_3.mem[15][4] $techmap\Memory_1.$memory\mem$rdreg[0]$q$356[0] $techmap\Memory_3.$memory\mem$rdmux[0][2][3]$b$377[4]
1-0 1
-11 1
.names Memory_3.mem[14][5] Memory_3.mem[15][5] $techmap\Memory_1.$memory\mem$rdreg[0]$q$356[0] $techmap\Memory_3.$memory\mem$rdmux[0][2][3]$b$377[5]
1-0 1
-11 1
.names Memory_3.mem[14][6] Memory_3.mem[15][6] $techmap\Memory_1.$memory\mem$rdreg[0]$q$356[0] $techmap\Memory_3.$memory\mem$rdmux[0][2][3]$b$377[6]
1-0 1
-11 1
.names Memory_3.mem[14][7] Memory_3.mem[15][7] $techmap\Memory_1.$memory\mem$rdreg[0]$q$356[0] $techmap\Memory_3.$memory\mem$rdmux[0][2][3]$b$377[7]
1-0 1
-11 1
.names Memory_3.mem[12][0] Memory_3.mem[13][0] $techmap\Memory_1.$memory\mem$rdreg[0]$q$356[0] $techmap\Memory_3.$memory\mem$rdmux[0][2][3]$a$376[0]
1-0 1
-11 1
.names Memory_3.mem[12][1] Memory_3.mem[13][1] $techmap\Memory_1.$memory\mem$rdreg[0]$q$356[0] $techmap\Memory_3.$memory\mem$rdmux[0][2][3]$a$376[1]
1-0 1
-11 1
.names Memory_3.mem[12][2] Memory_3.mem[13][2] $techmap\Memory_1.$memory\mem$rdreg[0]$q$356[0] $techmap\Memory_3.$memory\mem$rdmux[0][2][3]$a$376[2]
1-0 1
-11 1
.names Memory_3.mem[12][3] Memory_3.mem[13][3] $techmap\Memory_1.$memory\mem$rdreg[0]$q$356[0] $techmap\Memory_3.$memory\mem$rdmux[0][2][3]$a$376[3]
1-0 1
-11 1
.names Memory_3.mem[12][4] Memory_3.mem[13][4] $techmap\Memory_1.$memory\mem$rdreg[0]$q$356[0] $techmap\Memory_3.$memory\mem$rdmux[0][2][3]$a$376[4]
1-0 1
-11 1
.names Memory_3.mem[12][5] Memory_3.mem[13][5] $techmap\Memory_1.$memory\mem$rdreg[0]$q$356[0] $techmap\Memory_3.$memory\mem$rdmux[0][2][3]$a$376[5]
1-0 1
-11 1
.names Memory_3.mem[12][6] Memory_3.mem[13][6] $techmap\Memory_1.$memory\mem$rdreg[0]$q$356[0] $techmap\Memory_3.$memory\mem$rdmux[0][2][3]$a$376[6]
1-0 1
-11 1
.names Memory_3.mem[12][7] Memory_3.mem[13][7] $techmap\Memory_1.$memory\mem$rdreg[0]$q$356[0] $techmap\Memory_3.$memory\mem$rdmux[0][2][3]$a$376[7]
1-0 1
-11 1
.names Memory_3.mem[10][0] Memory_3.mem[11][0] $techmap\Memory_1.$memory\mem$rdreg[0]$q$356[0] $techmap\Memory_3.$memory\mem$rdmux[0][2][2]$b$374[0]
1-0 1
-11 1
.names Memory_3.mem[10][1] Memory_3.mem[11][1] $techmap\Memory_1.$memory\mem$rdreg[0]$q$356[0] $techmap\Memory_3.$memory\mem$rdmux[0][2][2]$b$374[1]
1-0 1
-11 1
.names Memory_3.mem[10][2] Memory_3.mem[11][2] $techmap\Memory_1.$memory\mem$rdreg[0]$q$356[0] $techmap\Memory_3.$memory\mem$rdmux[0][2][2]$b$374[2]
1-0 1
-11 1
.names Memory_3.mem[10][3] Memory_3.mem[11][3] $techmap\Memory_1.$memory\mem$rdreg[0]$q$356[0] $techmap\Memory_3.$memory\mem$rdmux[0][2][2]$b$374[3]
1-0 1
-11 1
.names Memory_3.mem[10][4] Memory_3.mem[11][4] $techmap\Memory_1.$memory\mem$rdreg[0]$q$356[0] $techmap\Memory_3.$memory\mem$rdmux[0][2][2]$b$374[4]
1-0 1
-11 1
.names Memory_3.mem[10][5] Memory_3.mem[11][5] $techmap\Memory_1.$memory\mem$rdreg[0]$q$356[0] $techmap\Memory_3.$memory\mem$rdmux[0][2][2]$b$374[5]
1-0 1
-11 1
.names Memory_3.mem[10][6] Memory_3.mem[11][6] $techmap\Memory_1.$memory\mem$rdreg[0]$q$356[0] $techmap\Memory_3.$memory\mem$rdmux[0][2][2]$b$374[6]
1-0 1
-11 1
.names Memory_3.mem[10][7] Memory_3.mem[11][7] $techmap\Memory_1.$memory\mem$rdreg[0]$q$356[0] $techmap\Memory_3.$memory\mem$rdmux[0][2][2]$b$374[7]
1-0 1
-11 1
.names Memory_3.mem[4][0] $techmap\Memory_2.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[0] $techmap\Memory_2.$memory\mem$wren[4][0][0]$y$455 $techmap\Memory_3.$memory\mem$wrmux[4][0][0]$y$457[0]
1-0 1
-11 1
.names Memory_3.mem[4][1] $techmap\Memory_2.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[1] $techmap\Memory_2.$memory\mem$wren[4][0][0]$y$455 $techmap\Memory_3.$memory\mem$wrmux[4][0][0]$y$457[1]
1-0 1
-11 1
.names Memory_3.mem[4][2] $techmap\Memory_2.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[2] $techmap\Memory_2.$memory\mem$wren[4][0][0]$y$455 $techmap\Memory_3.$memory\mem$wrmux[4][0][0]$y$457[2]
1-0 1
-11 1
.names Memory_3.mem[4][3] $techmap\Memory_2.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[3] $techmap\Memory_2.$memory\mem$wren[4][0][0]$y$455 $techmap\Memory_3.$memory\mem$wrmux[4][0][0]$y$457[3]
1-0 1
-11 1
.names Memory_3.mem[4][4] $techmap\Memory_2.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[4] $techmap\Memory_2.$memory\mem$wren[4][0][0]$y$455 $techmap\Memory_3.$memory\mem$wrmux[4][0][0]$y$457[4]
1-0 1
-11 1
.names Memory_3.mem[4][5] $techmap\Memory_2.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[5] $techmap\Memory_2.$memory\mem$wren[4][0][0]$y$455 $techmap\Memory_3.$memory\mem$wrmux[4][0][0]$y$457[5]
1-0 1
-11 1
.names Memory_3.mem[4][6] $techmap\Memory_2.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[6] $techmap\Memory_2.$memory\mem$wren[4][0][0]$y$455 $techmap\Memory_3.$memory\mem$wrmux[4][0][0]$y$457[6]
1-0 1
-11 1
.names Memory_3.mem[4][7] $techmap\Memory_2.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[7] $techmap\Memory_2.$memory\mem$wren[4][0][0]$y$455 $techmap\Memory_3.$memory\mem$wrmux[4][0][0]$y$457[7]
1-0 1
-11 1
.names Memory_3.mem[8][0] Memory_3.mem[9][0] $techmap\Memory_1.$memory\mem$rdreg[0]$q$356[0] $techmap\Memory_3.$memory\mem$rdmux[0][2][2]$a$373[0]
1-0 1
-11 1
.names Memory_3.mem[8][1] Memory_3.mem[9][1] $techmap\Memory_1.$memory\mem$rdreg[0]$q$356[0] $techmap\Memory_3.$memory\mem$rdmux[0][2][2]$a$373[1]
1-0 1
-11 1
.names Memory_3.mem[8][2] Memory_3.mem[9][2] $techmap\Memory_1.$memory\mem$rdreg[0]$q$356[0] $techmap\Memory_3.$memory\mem$rdmux[0][2][2]$a$373[2]
1-0 1
-11 1
.names Memory_3.mem[8][3] Memory_3.mem[9][3] $techmap\Memory_1.$memory\mem$rdreg[0]$q$356[0] $techmap\Memory_3.$memory\mem$rdmux[0][2][2]$a$373[3]
1-0 1
-11 1
.names Memory_3.mem[8][4] Memory_3.mem[9][4] $techmap\Memory_1.$memory\mem$rdreg[0]$q$356[0] $techmap\Memory_3.$memory\mem$rdmux[0][2][2]$a$373[4]
1-0 1
-11 1
.names Memory_3.mem[8][5] Memory_3.mem[9][5] $techmap\Memory_1.$memory\mem$rdreg[0]$q$356[0] $techmap\Memory_3.$memory\mem$rdmux[0][2][2]$a$373[5]
1-0 1
-11 1
.names Memory_3.mem[8][6] Memory_3.mem[9][6] $techmap\Memory_1.$memory\mem$rdreg[0]$q$356[0] $techmap\Memory_3.$memory\mem$rdmux[0][2][2]$a$373[6]
1-0 1
-11 1
.names Memory_3.mem[8][7] Memory_3.mem[9][7] $techmap\Memory_1.$memory\mem$rdreg[0]$q$356[0] $techmap\Memory_3.$memory\mem$rdmux[0][2][2]$a$373[7]
1-0 1
-11 1
.names Memory_3.mem[6][0] Memory_3.mem[7][0] $techmap\Memory_1.$memory\mem$rdreg[0]$q$356[0] $techmap\Memory_3.$memory\mem$rdmux[0][2][1]$b$371[0]
1-0 1
-11 1
.names Memory_3.mem[6][1] Memory_3.mem[7][1] $techmap\Memory_1.$memory\mem$rdreg[0]$q$356[0] $techmap\Memory_3.$memory\mem$rdmux[0][2][1]$b$371[1]
1-0 1
-11 1
.names Memory_3.mem[6][2] Memory_3.mem[7][2] $techmap\Memory_1.$memory\mem$rdreg[0]$q$356[0] $techmap\Memory_3.$memory\mem$rdmux[0][2][1]$b$371[2]
1-0 1
-11 1
.names Memory_3.mem[6][3] Memory_3.mem[7][3] $techmap\Memory_1.$memory\mem$rdreg[0]$q$356[0] $techmap\Memory_3.$memory\mem$rdmux[0][2][1]$b$371[3]
1-0 1
-11 1
.names Memory_3.mem[6][4] Memory_3.mem[7][4] $techmap\Memory_1.$memory\mem$rdreg[0]$q$356[0] $techmap\Memory_3.$memory\mem$rdmux[0][2][1]$b$371[4]
1-0 1
-11 1
.names Memory_3.mem[6][5] Memory_3.mem[7][5] $techmap\Memory_1.$memory\mem$rdreg[0]$q$356[0] $techmap\Memory_3.$memory\mem$rdmux[0][2][1]$b$371[5]
1-0 1
-11 1
.names Memory_3.mem[6][6] Memory_3.mem[7][6] $techmap\Memory_1.$memory\mem$rdreg[0]$q$356[0] $techmap\Memory_3.$memory\mem$rdmux[0][2][1]$b$371[6]
1-0 1
-11 1
.names Memory_3.mem[6][7] Memory_3.mem[7][7] $techmap\Memory_1.$memory\mem$rdreg[0]$q$356[0] $techmap\Memory_3.$memory\mem$rdmux[0][2][1]$b$371[7]
1-0 1
-11 1
.names Memory_3.mem[4][0] Memory_3.mem[5][0] $techmap\Memory_1.$memory\mem$rdreg[0]$q$356[0] $techmap\Memory_3.$memory\mem$rdmux[0][2][1]$a$370[0]
1-0 1
-11 1
.names Memory_3.mem[4][1] Memory_3.mem[5][1] $techmap\Memory_1.$memory\mem$rdreg[0]$q$356[0] $techmap\Memory_3.$memory\mem$rdmux[0][2][1]$a$370[1]
1-0 1
-11 1
.names Memory_3.mem[4][2] Memory_3.mem[5][2] $techmap\Memory_1.$memory\mem$rdreg[0]$q$356[0] $techmap\Memory_3.$memory\mem$rdmux[0][2][1]$a$370[2]
1-0 1
-11 1
.names Memory_3.mem[4][3] Memory_3.mem[5][3] $techmap\Memory_1.$memory\mem$rdreg[0]$q$356[0] $techmap\Memory_3.$memory\mem$rdmux[0][2][1]$a$370[3]
1-0 1
-11 1
.names Memory_3.mem[4][4] Memory_3.mem[5][4] $techmap\Memory_1.$memory\mem$rdreg[0]$q$356[0] $techmap\Memory_3.$memory\mem$rdmux[0][2][1]$a$370[4]
1-0 1
-11 1
.names Memory_3.mem[4][5] Memory_3.mem[5][5] $techmap\Memory_1.$memory\mem$rdreg[0]$q$356[0] $techmap\Memory_3.$memory\mem$rdmux[0][2][1]$a$370[5]
1-0 1
-11 1
.names Memory_3.mem[4][6] Memory_3.mem[5][6] $techmap\Memory_1.$memory\mem$rdreg[0]$q$356[0] $techmap\Memory_3.$memory\mem$rdmux[0][2][1]$a$370[6]
1-0 1
-11 1
.names Memory_3.mem[4][7] Memory_3.mem[5][7] $techmap\Memory_1.$memory\mem$rdreg[0]$q$356[0] $techmap\Memory_3.$memory\mem$rdmux[0][2][1]$a$370[7]
1-0 1
-11 1
.names Memory_3.mem[2][0] Memory_3.mem[3][0] $techmap\Memory_1.$memory\mem$rdreg[0]$q$356[0] $techmap\Memory_3.$memory\mem$rdmux[0][2][0]$b$368[0]
1-0 1
-11 1
.names Memory_3.mem[2][1] Memory_3.mem[3][1] $techmap\Memory_1.$memory\mem$rdreg[0]$q$356[0] $techmap\Memory_3.$memory\mem$rdmux[0][2][0]$b$368[1]
1-0 1
-11 1
.names Memory_3.mem[2][2] Memory_3.mem[3][2] $techmap\Memory_1.$memory\mem$rdreg[0]$q$356[0] $techmap\Memory_3.$memory\mem$rdmux[0][2][0]$b$368[2]
1-0 1
-11 1
.names Memory_3.mem[2][3] Memory_3.mem[3][3] $techmap\Memory_1.$memory\mem$rdreg[0]$q$356[0] $techmap\Memory_3.$memory\mem$rdmux[0][2][0]$b$368[3]
1-0 1
-11 1
.names Memory_3.mem[2][4] Memory_3.mem[3][4] $techmap\Memory_1.$memory\mem$rdreg[0]$q$356[0] $techmap\Memory_3.$memory\mem$rdmux[0][2][0]$b$368[4]
1-0 1
-11 1
.names Memory_3.mem[2][5] Memory_3.mem[3][5] $techmap\Memory_1.$memory\mem$rdreg[0]$q$356[0] $techmap\Memory_3.$memory\mem$rdmux[0][2][0]$b$368[5]
1-0 1
-11 1
.names Memory_3.mem[2][6] Memory_3.mem[3][6] $techmap\Memory_1.$memory\mem$rdreg[0]$q$356[0] $techmap\Memory_3.$memory\mem$rdmux[0][2][0]$b$368[6]
1-0 1
-11 1
.names Memory_3.mem[2][7] Memory_3.mem[3][7] $techmap\Memory_1.$memory\mem$rdreg[0]$q$356[0] $techmap\Memory_3.$memory\mem$rdmux[0][2][0]$b$368[7]
1-0 1
-11 1
.names Memory_3.mem[0][0] Memory_3.mem[1][0] $techmap\Memory_1.$memory\mem$rdreg[0]$q$356[0] $techmap\Memory_3.$memory\mem$rdmux[0][2][0]$a$367[0]
1-0 1
-11 1
.names Memory_3.mem[0][1] Memory_3.mem[1][1] $techmap\Memory_1.$memory\mem$rdreg[0]$q$356[0] $techmap\Memory_3.$memory\mem$rdmux[0][2][0]$a$367[1]
1-0 1
-11 1
.names Memory_3.mem[0][2] Memory_3.mem[1][2] $techmap\Memory_1.$memory\mem$rdreg[0]$q$356[0] $techmap\Memory_3.$memory\mem$rdmux[0][2][0]$a$367[2]
1-0 1
-11 1
.names Memory_3.mem[0][3] Memory_3.mem[1][3] $techmap\Memory_1.$memory\mem$rdreg[0]$q$356[0] $techmap\Memory_3.$memory\mem$rdmux[0][2][0]$a$367[3]
1-0 1
-11 1
.names Memory_3.mem[0][4] Memory_3.mem[1][4] $techmap\Memory_1.$memory\mem$rdreg[0]$q$356[0] $techmap\Memory_3.$memory\mem$rdmux[0][2][0]$a$367[4]
1-0 1
-11 1
.names Memory_3.mem[0][5] Memory_3.mem[1][5] $techmap\Memory_1.$memory\mem$rdreg[0]$q$356[0] $techmap\Memory_3.$memory\mem$rdmux[0][2][0]$a$367[5]
1-0 1
-11 1
.names Memory_3.mem[0][6] Memory_3.mem[1][6] $techmap\Memory_1.$memory\mem$rdreg[0]$q$356[0] $techmap\Memory_3.$memory\mem$rdmux[0][2][0]$a$367[6]
1-0 1
-11 1
.names Memory_3.mem[0][7] Memory_3.mem[1][7] $techmap\Memory_1.$memory\mem$rdreg[0]$q$356[0] $techmap\Memory_3.$memory\mem$rdmux[0][2][0]$a$367[7]
1-0 1
-11 1
.names $techmap\Memory_3.$memory\mem$rdmux[0][2][3]$a$376[0] $techmap\Memory_3.$memory\mem$rdmux[0][2][3]$b$377[0] $techmap\Memory_1.$memory\mem$rdreg[0]$q$356[1] $techmap\Memory_3.$memory\mem$rdmux[0][1][1]$b$365[0]
1-0 1
-11 1
.names $techmap\Memory_3.$memory\mem$rdmux[0][2][3]$a$376[1] $techmap\Memory_3.$memory\mem$rdmux[0][2][3]$b$377[1] $techmap\Memory_1.$memory\mem$rdreg[0]$q$356[1] $techmap\Memory_3.$memory\mem$rdmux[0][1][1]$b$365[1]
1-0 1
-11 1
.names $techmap\Memory_3.$memory\mem$rdmux[0][2][3]$a$376[2] $techmap\Memory_3.$memory\mem$rdmux[0][2][3]$b$377[2] $techmap\Memory_1.$memory\mem$rdreg[0]$q$356[1] $techmap\Memory_3.$memory\mem$rdmux[0][1][1]$b$365[2]
1-0 1
-11 1
.names $techmap\Memory_3.$memory\mem$rdmux[0][2][3]$a$376[3] $techmap\Memory_3.$memory\mem$rdmux[0][2][3]$b$377[3] $techmap\Memory_1.$memory\mem$rdreg[0]$q$356[1] $techmap\Memory_3.$memory\mem$rdmux[0][1][1]$b$365[3]
1-0 1
-11 1
.names $techmap\Memory_3.$memory\mem$rdmux[0][2][3]$a$376[4] $techmap\Memory_3.$memory\mem$rdmux[0][2][3]$b$377[4] $techmap\Memory_1.$memory\mem$rdreg[0]$q$356[1] $techmap\Memory_3.$memory\mem$rdmux[0][1][1]$b$365[4]
1-0 1
-11 1
.names $techmap\Memory_3.$memory\mem$rdmux[0][2][3]$a$376[5] $techmap\Memory_3.$memory\mem$rdmux[0][2][3]$b$377[5] $techmap\Memory_1.$memory\mem$rdreg[0]$q$356[1] $techmap\Memory_3.$memory\mem$rdmux[0][1][1]$b$365[5]
1-0 1
-11 1
.names $techmap\Memory_3.$memory\mem$rdmux[0][2][3]$a$376[6] $techmap\Memory_3.$memory\mem$rdmux[0][2][3]$b$377[6] $techmap\Memory_1.$memory\mem$rdreg[0]$q$356[1] $techmap\Memory_3.$memory\mem$rdmux[0][1][1]$b$365[6]
1-0 1
-11 1
.names $techmap\Memory_3.$memory\mem$rdmux[0][2][3]$a$376[7] $techmap\Memory_3.$memory\mem$rdmux[0][2][3]$b$377[7] $techmap\Memory_1.$memory\mem$rdreg[0]$q$356[1] $techmap\Memory_3.$memory\mem$rdmux[0][1][1]$b$365[7]
1-0 1
-11 1
.names $techmap\Memory_3.$memory\mem$rdmux[0][2][2]$a$373[0] $techmap\Memory_3.$memory\mem$rdmux[0][2][2]$b$374[0] $techmap\Memory_1.$memory\mem$rdreg[0]$q$356[1] $techmap\Memory_3.$memory\mem$rdmux[0][1][1]$a$364[0]
1-0 1
-11 1
.names $techmap\Memory_3.$memory\mem$rdmux[0][2][2]$a$373[1] $techmap\Memory_3.$memory\mem$rdmux[0][2][2]$b$374[1] $techmap\Memory_1.$memory\mem$rdreg[0]$q$356[1] $techmap\Memory_3.$memory\mem$rdmux[0][1][1]$a$364[1]
1-0 1
-11 1
.names $techmap\Memory_3.$memory\mem$rdmux[0][2][2]$a$373[2] $techmap\Memory_3.$memory\mem$rdmux[0][2][2]$b$374[2] $techmap\Memory_1.$memory\mem$rdreg[0]$q$356[1] $techmap\Memory_3.$memory\mem$rdmux[0][1][1]$a$364[2]
1-0 1
-11 1
.names $techmap\Memory_3.$memory\mem$rdmux[0][2][2]$a$373[3] $techmap\Memory_3.$memory\mem$rdmux[0][2][2]$b$374[3] $techmap\Memory_1.$memory\mem$rdreg[0]$q$356[1] $techmap\Memory_3.$memory\mem$rdmux[0][1][1]$a$364[3]
1-0 1
-11 1
.names $techmap\Memory_3.$memory\mem$rdmux[0][2][2]$a$373[4] $techmap\Memory_3.$memory\mem$rdmux[0][2][2]$b$374[4] $techmap\Memory_1.$memory\mem$rdreg[0]$q$356[1] $techmap\Memory_3.$memory\mem$rdmux[0][1][1]$a$364[4]
1-0 1
-11 1
.names $techmap\Memory_3.$memory\mem$rdmux[0][2][2]$a$373[5] $techmap\Memory_3.$memory\mem$rdmux[0][2][2]$b$374[5] $techmap\Memory_1.$memory\mem$rdreg[0]$q$356[1] $techmap\Memory_3.$memory\mem$rdmux[0][1][1]$a$364[5]
1-0 1
-11 1
.names $techmap\Memory_3.$memory\mem$rdmux[0][2][2]$a$373[6] $techmap\Memory_3.$memory\mem$rdmux[0][2][2]$b$374[6] $techmap\Memory_1.$memory\mem$rdreg[0]$q$356[1] $techmap\Memory_3.$memory\mem$rdmux[0][1][1]$a$364[6]
1-0 1
-11 1
.names $techmap\Memory_3.$memory\mem$rdmux[0][2][2]$a$373[7] $techmap\Memory_3.$memory\mem$rdmux[0][2][2]$b$374[7] $techmap\Memory_1.$memory\mem$rdreg[0]$q$356[1] $techmap\Memory_3.$memory\mem$rdmux[0][1][1]$a$364[7]
1-0 1
-11 1
.names $techmap\Memory_3.$memory\mem$rdmux[0][2][1]$a$370[0] $techmap\Memory_3.$memory\mem$rdmux[0][2][1]$b$371[0] $techmap\Memory_1.$memory\mem$rdreg[0]$q$356[1] $techmap\Memory_3.$memory\mem$rdmux[0][1][0]$b$362[0]
1-0 1
-11 1
.names $techmap\Memory_3.$memory\mem$rdmux[0][2][1]$a$370[1] $techmap\Memory_3.$memory\mem$rdmux[0][2][1]$b$371[1] $techmap\Memory_1.$memory\mem$rdreg[0]$q$356[1] $techmap\Memory_3.$memory\mem$rdmux[0][1][0]$b$362[1]
1-0 1
-11 1
.names $techmap\Memory_3.$memory\mem$rdmux[0][2][1]$a$370[2] $techmap\Memory_3.$memory\mem$rdmux[0][2][1]$b$371[2] $techmap\Memory_1.$memory\mem$rdreg[0]$q$356[1] $techmap\Memory_3.$memory\mem$rdmux[0][1][0]$b$362[2]
1-0 1
-11 1
.names $techmap\Memory_3.$memory\mem$rdmux[0][2][1]$a$370[3] $techmap\Memory_3.$memory\mem$rdmux[0][2][1]$b$371[3] $techmap\Memory_1.$memory\mem$rdreg[0]$q$356[1] $techmap\Memory_3.$memory\mem$rdmux[0][1][0]$b$362[3]
1-0 1
-11 1
.names $techmap\Memory_3.$memory\mem$rdmux[0][2][1]$a$370[4] $techmap\Memory_3.$memory\mem$rdmux[0][2][1]$b$371[4] $techmap\Memory_1.$memory\mem$rdreg[0]$q$356[1] $techmap\Memory_3.$memory\mem$rdmux[0][1][0]$b$362[4]
1-0 1
-11 1
.names $techmap\Memory_3.$memory\mem$rdmux[0][2][1]$a$370[5] $techmap\Memory_3.$memory\mem$rdmux[0][2][1]$b$371[5] $techmap\Memory_1.$memory\mem$rdreg[0]$q$356[1] $techmap\Memory_3.$memory\mem$rdmux[0][1][0]$b$362[5]
1-0 1
-11 1
.names $techmap\Memory_3.$memory\mem$rdmux[0][2][1]$a$370[6] $techmap\Memory_3.$memory\mem$rdmux[0][2][1]$b$371[6] $techmap\Memory_1.$memory\mem$rdreg[0]$q$356[1] $techmap\Memory_3.$memory\mem$rdmux[0][1][0]$b$362[6]
1-0 1
-11 1
.names $techmap\Memory_3.$memory\mem$rdmux[0][2][1]$a$370[7] $techmap\Memory_3.$memory\mem$rdmux[0][2][1]$b$371[7] $techmap\Memory_1.$memory\mem$rdreg[0]$q$356[1] $techmap\Memory_3.$memory\mem$rdmux[0][1][0]$b$362[7]
1-0 1
-11 1
.names $techmap\Memory_3.$memory\mem$rdmux[0][2][0]$a$367[0] $techmap\Memory_3.$memory\mem$rdmux[0][2][0]$b$368[0] $techmap\Memory_1.$memory\mem$rdreg[0]$q$356[1] $techmap\Memory_3.$memory\mem$rdmux[0][1][0]$a$361[0]
1-0 1
-11 1
.names $techmap\Memory_3.$memory\mem$rdmux[0][2][0]$a$367[1] $techmap\Memory_3.$memory\mem$rdmux[0][2][0]$b$368[1] $techmap\Memory_1.$memory\mem$rdreg[0]$q$356[1] $techmap\Memory_3.$memory\mem$rdmux[0][1][0]$a$361[1]
1-0 1
-11 1
.names $techmap\Memory_3.$memory\mem$rdmux[0][2][0]$a$367[2] $techmap\Memory_3.$memory\mem$rdmux[0][2][0]$b$368[2] $techmap\Memory_1.$memory\mem$rdreg[0]$q$356[1] $techmap\Memory_3.$memory\mem$rdmux[0][1][0]$a$361[2]
1-0 1
-11 1
.names $techmap\Memory_3.$memory\mem$rdmux[0][2][0]$a$367[3] $techmap\Memory_3.$memory\mem$rdmux[0][2][0]$b$368[3] $techmap\Memory_1.$memory\mem$rdreg[0]$q$356[1] $techmap\Memory_3.$memory\mem$rdmux[0][1][0]$a$361[3]
1-0 1
-11 1
.names $techmap\Memory_3.$memory\mem$rdmux[0][2][0]$a$367[4] $techmap\Memory_3.$memory\mem$rdmux[0][2][0]$b$368[4] $techmap\Memory_1.$memory\mem$rdreg[0]$q$356[1] $techmap\Memory_3.$memory\mem$rdmux[0][1][0]$a$361[4]
1-0 1
-11 1
.names $techmap\Memory_3.$memory\mem$rdmux[0][2][0]$a$367[5] $techmap\Memory_3.$memory\mem$rdmux[0][2][0]$b$368[5] $techmap\Memory_1.$memory\mem$rdreg[0]$q$356[1] $techmap\Memory_3.$memory\mem$rdmux[0][1][0]$a$361[5]
1-0 1
-11 1
.names $techmap\Memory_3.$memory\mem$rdmux[0][2][0]$a$367[6] $techmap\Memory_3.$memory\mem$rdmux[0][2][0]$b$368[6] $techmap\Memory_1.$memory\mem$rdreg[0]$q$356[1] $techmap\Memory_3.$memory\mem$rdmux[0][1][0]$a$361[6]
1-0 1
-11 1
.names $techmap\Memory_3.$memory\mem$rdmux[0][2][0]$a$367[7] $techmap\Memory_3.$memory\mem$rdmux[0][2][0]$b$368[7] $techmap\Memory_1.$memory\mem$rdreg[0]$q$356[1] $techmap\Memory_3.$memory\mem$rdmux[0][1][0]$a$361[7]
1-0 1
-11 1
.names $techmap\Memory_3.$memory\mem$rdmux[0][1][1]$a$364[0] $techmap\Memory_3.$memory\mem$rdmux[0][1][1]$b$365[0] $techmap\Memory_1.$memory\mem$rdreg[0]$q$356[2] $techmap\Memory_3.$memory\mem$rdmux[0][0][0]$b$359[0]
1-0 1
-11 1
.names $techmap\Memory_3.$memory\mem$rdmux[0][1][1]$a$364[1] $techmap\Memory_3.$memory\mem$rdmux[0][1][1]$b$365[1] $techmap\Memory_1.$memory\mem$rdreg[0]$q$356[2] $techmap\Memory_3.$memory\mem$rdmux[0][0][0]$b$359[1]
1-0 1
-11 1
.names $techmap\Memory_3.$memory\mem$rdmux[0][1][1]$a$364[2] $techmap\Memory_3.$memory\mem$rdmux[0][1][1]$b$365[2] $techmap\Memory_1.$memory\mem$rdreg[0]$q$356[2] $techmap\Memory_3.$memory\mem$rdmux[0][0][0]$b$359[2]
1-0 1
-11 1
.names $techmap\Memory_3.$memory\mem$rdmux[0][1][1]$a$364[3] $techmap\Memory_3.$memory\mem$rdmux[0][1][1]$b$365[3] $techmap\Memory_1.$memory\mem$rdreg[0]$q$356[2] $techmap\Memory_3.$memory\mem$rdmux[0][0][0]$b$359[3]
1-0 1
-11 1
.names $techmap\Memory_3.$memory\mem$rdmux[0][1][1]$a$364[4] $techmap\Memory_3.$memory\mem$rdmux[0][1][1]$b$365[4] $techmap\Memory_1.$memory\mem$rdreg[0]$q$356[2] $techmap\Memory_3.$memory\mem$rdmux[0][0][0]$b$359[4]
1-0 1
-11 1
.names $techmap\Memory_3.$memory\mem$rdmux[0][1][1]$a$364[5] $techmap\Memory_3.$memory\mem$rdmux[0][1][1]$b$365[5] $techmap\Memory_1.$memory\mem$rdreg[0]$q$356[2] $techmap\Memory_3.$memory\mem$rdmux[0][0][0]$b$359[5]
1-0 1
-11 1
.names $techmap\Memory_3.$memory\mem$rdmux[0][1][1]$a$364[6] $techmap\Memory_3.$memory\mem$rdmux[0][1][1]$b$365[6] $techmap\Memory_1.$memory\mem$rdreg[0]$q$356[2] $techmap\Memory_3.$memory\mem$rdmux[0][0][0]$b$359[6]
1-0 1
-11 1
.names $techmap\Memory_3.$memory\mem$rdmux[0][1][1]$a$364[7] $techmap\Memory_3.$memory\mem$rdmux[0][1][1]$b$365[7] $techmap\Memory_1.$memory\mem$rdreg[0]$q$356[2] $techmap\Memory_3.$memory\mem$rdmux[0][0][0]$b$359[7]
1-0 1
-11 1
.names $techmap\Memory_3.$memory\mem$rdmux[0][1][0]$a$361[0] $techmap\Memory_3.$memory\mem$rdmux[0][1][0]$b$362[0] $techmap\Memory_1.$memory\mem$rdreg[0]$q$356[2] $techmap\Memory_3.$memory\mem$rdmux[0][0][0]$a$358[0]
1-0 1
-11 1
.names $techmap\Memory_3.$memory\mem$rdmux[0][1][0]$a$361[1] $techmap\Memory_3.$memory\mem$rdmux[0][1][0]$b$362[1] $techmap\Memory_1.$memory\mem$rdreg[0]$q$356[2] $techmap\Memory_3.$memory\mem$rdmux[0][0][0]$a$358[1]
1-0 1
-11 1
.names $techmap\Memory_3.$memory\mem$rdmux[0][1][0]$a$361[2] $techmap\Memory_3.$memory\mem$rdmux[0][1][0]$b$362[2] $techmap\Memory_1.$memory\mem$rdreg[0]$q$356[2] $techmap\Memory_3.$memory\mem$rdmux[0][0][0]$a$358[2]
1-0 1
-11 1
.names $techmap\Memory_3.$memory\mem$rdmux[0][1][0]$a$361[3] $techmap\Memory_3.$memory\mem$rdmux[0][1][0]$b$362[3] $techmap\Memory_1.$memory\mem$rdreg[0]$q$356[2] $techmap\Memory_3.$memory\mem$rdmux[0][0][0]$a$358[3]
1-0 1
-11 1
.names $techmap\Memory_3.$memory\mem$rdmux[0][1][0]$a$361[4] $techmap\Memory_3.$memory\mem$rdmux[0][1][0]$b$362[4] $techmap\Memory_1.$memory\mem$rdreg[0]$q$356[2] $techmap\Memory_3.$memory\mem$rdmux[0][0][0]$a$358[4]
1-0 1
-11 1
.names $techmap\Memory_3.$memory\mem$rdmux[0][1][0]$a$361[5] $techmap\Memory_3.$memory\mem$rdmux[0][1][0]$b$362[5] $techmap\Memory_1.$memory\mem$rdreg[0]$q$356[2] $techmap\Memory_3.$memory\mem$rdmux[0][0][0]$a$358[5]
1-0 1
-11 1
.names $techmap\Memory_3.$memory\mem$rdmux[0][1][0]$a$361[6] $techmap\Memory_3.$memory\mem$rdmux[0][1][0]$b$362[6] $techmap\Memory_1.$memory\mem$rdreg[0]$q$356[2] $techmap\Memory_3.$memory\mem$rdmux[0][0][0]$a$358[6]
1-0 1
-11 1
.names $techmap\Memory_3.$memory\mem$rdmux[0][1][0]$a$361[7] $techmap\Memory_3.$memory\mem$rdmux[0][1][0]$b$362[7] $techmap\Memory_1.$memory\mem$rdreg[0]$q$356[2] $techmap\Memory_3.$memory\mem$rdmux[0][0][0]$a$358[7]
1-0 1
-11 1
.names $techmap\Memory_3.$memory\mem$rdmux[0][0][0]$a$358[0] $techmap\Memory_3.$memory\mem$rdmux[0][0][0]$b$359[0] $techmap\Memory_1.$memory\mem$rdreg[0]$q$356[3] Memory_3.io_rdData[0]
1-0 1
-11 1
.names $techmap\Memory_3.$memory\mem$rdmux[0][0][0]$a$358[1] $techmap\Memory_3.$memory\mem$rdmux[0][0][0]$b$359[1] $techmap\Memory_1.$memory\mem$rdreg[0]$q$356[3] Memory_3.io_rdData[1]
1-0 1
-11 1
.names $techmap\Memory_3.$memory\mem$rdmux[0][0][0]$a$358[2] $techmap\Memory_3.$memory\mem$rdmux[0][0][0]$b$359[2] $techmap\Memory_1.$memory\mem$rdreg[0]$q$356[3] Memory_3.io_rdData[2]
1-0 1
-11 1
.names $techmap\Memory_3.$memory\mem$rdmux[0][0][0]$a$358[3] $techmap\Memory_3.$memory\mem$rdmux[0][0][0]$b$359[3] $techmap\Memory_1.$memory\mem$rdreg[0]$q$356[3] Memory_3.io_rdData[3]
1-0 1
-11 1
.names $techmap\Memory_3.$memory\mem$rdmux[0][0][0]$a$358[4] $techmap\Memory_3.$memory\mem$rdmux[0][0][0]$b$359[4] $techmap\Memory_1.$memory\mem$rdreg[0]$q$356[3] Memory_3.io_rdData[4]
1-0 1
-11 1
.names $techmap\Memory_3.$memory\mem$rdmux[0][0][0]$a$358[5] $techmap\Memory_3.$memory\mem$rdmux[0][0][0]$b$359[5] $techmap\Memory_1.$memory\mem$rdreg[0]$q$356[3] Memory_3.io_rdData[5]
1-0 1
-11 1
.names $techmap\Memory_3.$memory\mem$rdmux[0][0][0]$a$358[6] $techmap\Memory_3.$memory\mem$rdmux[0][0][0]$b$359[6] $techmap\Memory_1.$memory\mem$rdreg[0]$q$356[3] Memory_3.io_rdData[6]
1-0 1
-11 1
.names $techmap\Memory_3.$memory\mem$rdmux[0][0][0]$a$358[7] $techmap\Memory_3.$memory\mem$rdmux[0][0][0]$b$359[7] $techmap\Memory_1.$memory\mem$rdreg[0]$q$356[3] Memory_3.io_rdData[7]
1-0 1
-11 1
.names $undef io_wrData_1[0] io_wrEna_1 $techmap\Memory_2.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[0]
1-0 1
-11 1
.names $undef io_wrData_1[1] io_wrEna_1 $techmap\Memory_2.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[1]
1-0 1
-11 1
.names $undef io_wrData_1[2] io_wrEna_1 $techmap\Memory_2.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[2]
1-0 1
-11 1
.names $undef io_wrData_1[3] io_wrEna_1 $techmap\Memory_2.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[3]
1-0 1
-11 1
.names $undef io_wrData_1[4] io_wrEna_1 $techmap\Memory_2.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[4]
1-0 1
-11 1
.names $undef io_wrData_1[5] io_wrEna_1 $techmap\Memory_2.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[5]
1-0 1
-11 1
.names $undef io_wrData_1[6] io_wrEna_1 $techmap\Memory_2.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[6]
1-0 1
-11 1
.names $undef io_wrData_1[7] io_wrEna_1 $techmap\Memory_2.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[7]
1-0 1
-11 1
.names $undef io_wrAddr_1[0] io_wrEna_1 $techmap\Memory_2.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_ADDR[3:0]$4[0]
1-0 1
-11 1
.names $undef io_wrAddr_1[1] io_wrEna_1 $techmap\Memory_2.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_ADDR[3:0]$4[1]
1-0 1
-11 1
.names $undef io_wrAddr_1[2] io_wrEna_1 $techmap\Memory_2.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_ADDR[3:0]$4[2]
1-0 1
-11 1
.names $undef io_wrAddr_1[3] io_wrEna_1 $techmap\Memory_2.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_ADDR[3:0]$4[3]
1-0 1
-11 1
.names Memory_3.mem[6][0] $techmap\Memory_2.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[0] $techmap\Memory_2.$memory\mem$wren[6][0][0]$y$467 $techmap\Memory_3.$memory\mem$wrmux[6][0][0]$y$469[0]
1-0 1
-11 1
.names Memory_3.mem[6][1] $techmap\Memory_2.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[1] $techmap\Memory_2.$memory\mem$wren[6][0][0]$y$467 $techmap\Memory_3.$memory\mem$wrmux[6][0][0]$y$469[1]
1-0 1
-11 1
.names Memory_3.mem[6][2] $techmap\Memory_2.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[2] $techmap\Memory_2.$memory\mem$wren[6][0][0]$y$467 $techmap\Memory_3.$memory\mem$wrmux[6][0][0]$y$469[2]
1-0 1
-11 1
.names Memory_3.mem[6][3] $techmap\Memory_2.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[3] $techmap\Memory_2.$memory\mem$wren[6][0][0]$y$467 $techmap\Memory_3.$memory\mem$wrmux[6][0][0]$y$469[3]
1-0 1
-11 1
.names Memory_3.mem[6][4] $techmap\Memory_2.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[4] $techmap\Memory_2.$memory\mem$wren[6][0][0]$y$467 $techmap\Memory_3.$memory\mem$wrmux[6][0][0]$y$469[4]
1-0 1
-11 1
.names Memory_3.mem[6][5] $techmap\Memory_2.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[5] $techmap\Memory_2.$memory\mem$wren[6][0][0]$y$467 $techmap\Memory_3.$memory\mem$wrmux[6][0][0]$y$469[5]
1-0 1
-11 1
.names Memory_3.mem[6][6] $techmap\Memory_2.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[6] $techmap\Memory_2.$memory\mem$wren[6][0][0]$y$467 $techmap\Memory_3.$memory\mem$wrmux[6][0][0]$y$469[6]
1-0 1
-11 1
.names Memory_3.mem[6][7] $techmap\Memory_2.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[7] $techmap\Memory_2.$memory\mem$wren[6][0][0]$y$467 $techmap\Memory_3.$memory\mem$wrmux[6][0][0]$y$469[7]
1-0 1
-11 1
.names Memory_3.mem[7][0] $techmap\Memory_2.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[0] $techmap\Memory_2.$memory\mem$wren[7][0][0]$y$473 $techmap\Memory_3.$memory\mem$wrmux[7][0][0]$y$475[0]
1-0 1
-11 1
.names Memory_3.mem[7][1] $techmap\Memory_2.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[1] $techmap\Memory_2.$memory\mem$wren[7][0][0]$y$473 $techmap\Memory_3.$memory\mem$wrmux[7][0][0]$y$475[1]
1-0 1
-11 1
.names Memory_3.mem[7][2] $techmap\Memory_2.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[2] $techmap\Memory_2.$memory\mem$wren[7][0][0]$y$473 $techmap\Memory_3.$memory\mem$wrmux[7][0][0]$y$475[2]
1-0 1
-11 1
.names Memory_3.mem[7][3] $techmap\Memory_2.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[3] $techmap\Memory_2.$memory\mem$wren[7][0][0]$y$473 $techmap\Memory_3.$memory\mem$wrmux[7][0][0]$y$475[3]
1-0 1
-11 1
.names Memory_3.mem[7][4] $techmap\Memory_2.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[4] $techmap\Memory_2.$memory\mem$wren[7][0][0]$y$473 $techmap\Memory_3.$memory\mem$wrmux[7][0][0]$y$475[4]
1-0 1
-11 1
.names Memory_3.mem[7][5] $techmap\Memory_2.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[5] $techmap\Memory_2.$memory\mem$wren[7][0][0]$y$473 $techmap\Memory_3.$memory\mem$wrmux[7][0][0]$y$475[5]
1-0 1
-11 1
.names Memory_3.mem[7][6] $techmap\Memory_2.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[6] $techmap\Memory_2.$memory\mem$wren[7][0][0]$y$473 $techmap\Memory_3.$memory\mem$wrmux[7][0][0]$y$475[6]
1-0 1
-11 1
.names Memory_3.mem[7][7] $techmap\Memory_2.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[7] $techmap\Memory_2.$memory\mem$wren[7][0][0]$y$473 $techmap\Memory_3.$memory\mem$wrmux[7][0][0]$y$475[7]
1-0 1
-11 1
.names Memory_3.mem[8][0] $techmap\Memory_2.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[0] $techmap\Memory_2.$memory\mem$wren[8][0][0]$y$483 $techmap\Memory_3.$memory\mem$wrmux[8][0][0]$y$485[0]
1-0 1
-11 1
.names Memory_3.mem[8][1] $techmap\Memory_2.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[1] $techmap\Memory_2.$memory\mem$wren[8][0][0]$y$483 $techmap\Memory_3.$memory\mem$wrmux[8][0][0]$y$485[1]
1-0 1
-11 1
.names Memory_3.mem[8][2] $techmap\Memory_2.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[2] $techmap\Memory_2.$memory\mem$wren[8][0][0]$y$483 $techmap\Memory_3.$memory\mem$wrmux[8][0][0]$y$485[2]
1-0 1
-11 1
.names Memory_3.mem[8][3] $techmap\Memory_2.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[3] $techmap\Memory_2.$memory\mem$wren[8][0][0]$y$483 $techmap\Memory_3.$memory\mem$wrmux[8][0][0]$y$485[3]
1-0 1
-11 1
.names Memory_3.mem[8][4] $techmap\Memory_2.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[4] $techmap\Memory_2.$memory\mem$wren[8][0][0]$y$483 $techmap\Memory_3.$memory\mem$wrmux[8][0][0]$y$485[4]
1-0 1
-11 1
.names Memory_3.mem[8][5] $techmap\Memory_2.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[5] $techmap\Memory_2.$memory\mem$wren[8][0][0]$y$483 $techmap\Memory_3.$memory\mem$wrmux[8][0][0]$y$485[5]
1-0 1
-11 1
.names Memory_3.mem[8][6] $techmap\Memory_2.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[6] $techmap\Memory_2.$memory\mem$wren[8][0][0]$y$483 $techmap\Memory_3.$memory\mem$wrmux[8][0][0]$y$485[6]
1-0 1
-11 1
.names Memory_3.mem[8][7] $techmap\Memory_2.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[7] $techmap\Memory_2.$memory\mem$wren[8][0][0]$y$483 $techmap\Memory_3.$memory\mem$wrmux[8][0][0]$y$485[7]
1-0 1
-11 1
.names Memory_3.mem[9][0] $techmap\Memory_2.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[0] $techmap\Memory_2.$memory\mem$wren[9][0][0]$y$489 $techmap\Memory_3.$memory\mem$wrmux[9][0][0]$y$491[0]
1-0 1
-11 1
.names Memory_3.mem[9][1] $techmap\Memory_2.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[1] $techmap\Memory_2.$memory\mem$wren[9][0][0]$y$489 $techmap\Memory_3.$memory\mem$wrmux[9][0][0]$y$491[1]
1-0 1
-11 1
.names Memory_3.mem[9][2] $techmap\Memory_2.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[2] $techmap\Memory_2.$memory\mem$wren[9][0][0]$y$489 $techmap\Memory_3.$memory\mem$wrmux[9][0][0]$y$491[2]
1-0 1
-11 1
.names Memory_3.mem[9][3] $techmap\Memory_2.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[3] $techmap\Memory_2.$memory\mem$wren[9][0][0]$y$489 $techmap\Memory_3.$memory\mem$wrmux[9][0][0]$y$491[3]
1-0 1
-11 1
.names Memory_3.mem[9][4] $techmap\Memory_2.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[4] $techmap\Memory_2.$memory\mem$wren[9][0][0]$y$489 $techmap\Memory_3.$memory\mem$wrmux[9][0][0]$y$491[4]
1-0 1
-11 1
.names Memory_3.mem[9][5] $techmap\Memory_2.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[5] $techmap\Memory_2.$memory\mem$wren[9][0][0]$y$489 $techmap\Memory_3.$memory\mem$wrmux[9][0][0]$y$491[5]
1-0 1
-11 1
.names Memory_3.mem[9][6] $techmap\Memory_2.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[6] $techmap\Memory_2.$memory\mem$wren[9][0][0]$y$489 $techmap\Memory_3.$memory\mem$wrmux[9][0][0]$y$491[6]
1-0 1
-11 1
.names Memory_3.mem[9][7] $techmap\Memory_2.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[7] $techmap\Memory_2.$memory\mem$wren[9][0][0]$y$489 $techmap\Memory_3.$memory\mem$wrmux[9][0][0]$y$491[7]
1-0 1
-11 1
.names Memory_3.mem[10][0] $techmap\Memory_2.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[0] $techmap\Memory_2.$memory\mem$wren[10][0][0]$y$495 $techmap\Memory_3.$memory\mem$wrmux[10][0][0]$y$497[0]
1-0 1
-11 1
.names Memory_3.mem[10][1] $techmap\Memory_2.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[1] $techmap\Memory_2.$memory\mem$wren[10][0][0]$y$495 $techmap\Memory_3.$memory\mem$wrmux[10][0][0]$y$497[1]
1-0 1
-11 1
.names Memory_3.mem[10][2] $techmap\Memory_2.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[2] $techmap\Memory_2.$memory\mem$wren[10][0][0]$y$495 $techmap\Memory_3.$memory\mem$wrmux[10][0][0]$y$497[2]
1-0 1
-11 1
.names Memory_3.mem[10][3] $techmap\Memory_2.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[3] $techmap\Memory_2.$memory\mem$wren[10][0][0]$y$495 $techmap\Memory_3.$memory\mem$wrmux[10][0][0]$y$497[3]
1-0 1
-11 1
.names Memory_3.mem[10][4] $techmap\Memory_2.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[4] $techmap\Memory_2.$memory\mem$wren[10][0][0]$y$495 $techmap\Memory_3.$memory\mem$wrmux[10][0][0]$y$497[4]
1-0 1
-11 1
.names Memory_3.mem[10][5] $techmap\Memory_2.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[5] $techmap\Memory_2.$memory\mem$wren[10][0][0]$y$495 $techmap\Memory_3.$memory\mem$wrmux[10][0][0]$y$497[5]
1-0 1
-11 1
.names Memory_3.mem[10][6] $techmap\Memory_2.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[6] $techmap\Memory_2.$memory\mem$wren[10][0][0]$y$495 $techmap\Memory_3.$memory\mem$wrmux[10][0][0]$y$497[6]
1-0 1
-11 1
.names Memory_3.mem[10][7] $techmap\Memory_2.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[7] $techmap\Memory_2.$memory\mem$wren[10][0][0]$y$495 $techmap\Memory_3.$memory\mem$wrmux[10][0][0]$y$497[7]
1-0 1
-11 1
.names Memory_3.mem[11][0] $techmap\Memory_2.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[0] $techmap\Memory_2.$memory\mem$wren[11][0][0]$y$501 $techmap\Memory_3.$memory\mem$wrmux[11][0][0]$y$503[0]
1-0 1
-11 1
.names Memory_3.mem[11][1] $techmap\Memory_2.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[1] $techmap\Memory_2.$memory\mem$wren[11][0][0]$y$501 $techmap\Memory_3.$memory\mem$wrmux[11][0][0]$y$503[1]
1-0 1
-11 1
.names Memory_3.mem[11][2] $techmap\Memory_2.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[2] $techmap\Memory_2.$memory\mem$wren[11][0][0]$y$501 $techmap\Memory_3.$memory\mem$wrmux[11][0][0]$y$503[2]
1-0 1
-11 1
.names Memory_3.mem[11][3] $techmap\Memory_2.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[3] $techmap\Memory_2.$memory\mem$wren[11][0][0]$y$501 $techmap\Memory_3.$memory\mem$wrmux[11][0][0]$y$503[3]
1-0 1
-11 1
.names Memory_3.mem[11][4] $techmap\Memory_2.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[4] $techmap\Memory_2.$memory\mem$wren[11][0][0]$y$501 $techmap\Memory_3.$memory\mem$wrmux[11][0][0]$y$503[4]
1-0 1
-11 1
.names Memory_3.mem[11][5] $techmap\Memory_2.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[5] $techmap\Memory_2.$memory\mem$wren[11][0][0]$y$501 $techmap\Memory_3.$memory\mem$wrmux[11][0][0]$y$503[5]
1-0 1
-11 1
.names Memory_3.mem[11][6] $techmap\Memory_2.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[6] $techmap\Memory_2.$memory\mem$wren[11][0][0]$y$501 $techmap\Memory_3.$memory\mem$wrmux[11][0][0]$y$503[6]
1-0 1
-11 1
.names Memory_3.mem[11][7] $techmap\Memory_2.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[7] $techmap\Memory_2.$memory\mem$wren[11][0][0]$y$501 $techmap\Memory_3.$memory\mem$wrmux[11][0][0]$y$503[7]
1-0 1
-11 1
.names Memory_3.mem[12][0] $techmap\Memory_2.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[0] $techmap\Memory_2.$memory\mem$wren[12][0][0]$y$509 $techmap\Memory_3.$memory\mem$wrmux[12][0][0]$y$511[0]
1-0 1
-11 1
.names Memory_3.mem[12][1] $techmap\Memory_2.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[1] $techmap\Memory_2.$memory\mem$wren[12][0][0]$y$509 $techmap\Memory_3.$memory\mem$wrmux[12][0][0]$y$511[1]
1-0 1
-11 1
.names Memory_3.mem[12][2] $techmap\Memory_2.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[2] $techmap\Memory_2.$memory\mem$wren[12][0][0]$y$509 $techmap\Memory_3.$memory\mem$wrmux[12][0][0]$y$511[2]
1-0 1
-11 1
.names Memory_3.mem[12][3] $techmap\Memory_2.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[3] $techmap\Memory_2.$memory\mem$wren[12][0][0]$y$509 $techmap\Memory_3.$memory\mem$wrmux[12][0][0]$y$511[3]
1-0 1
-11 1
.names Memory_3.mem[12][4] $techmap\Memory_2.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[4] $techmap\Memory_2.$memory\mem$wren[12][0][0]$y$509 $techmap\Memory_3.$memory\mem$wrmux[12][0][0]$y$511[4]
1-0 1
-11 1
.names Memory_3.mem[12][5] $techmap\Memory_2.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[5] $techmap\Memory_2.$memory\mem$wren[12][0][0]$y$509 $techmap\Memory_3.$memory\mem$wrmux[12][0][0]$y$511[5]
1-0 1
-11 1
.names Memory_3.mem[12][6] $techmap\Memory_2.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[6] $techmap\Memory_2.$memory\mem$wren[12][0][0]$y$509 $techmap\Memory_3.$memory\mem$wrmux[12][0][0]$y$511[6]
1-0 1
-11 1
.names Memory_3.mem[12][7] $techmap\Memory_2.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[7] $techmap\Memory_2.$memory\mem$wren[12][0][0]$y$509 $techmap\Memory_3.$memory\mem$wrmux[12][0][0]$y$511[7]
1-0 1
-11 1
.names Memory_3.mem[13][0] $techmap\Memory_2.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[0] $techmap\Memory_2.$memory\mem$wren[13][0][0]$y$515 $techmap\Memory_3.$memory\mem$wrmux[13][0][0]$y$517[0]
1-0 1
-11 1
.names Memory_3.mem[13][1] $techmap\Memory_2.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[1] $techmap\Memory_2.$memory\mem$wren[13][0][0]$y$515 $techmap\Memory_3.$memory\mem$wrmux[13][0][0]$y$517[1]
1-0 1
-11 1
.names Memory_3.mem[13][2] $techmap\Memory_2.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[2] $techmap\Memory_2.$memory\mem$wren[13][0][0]$y$515 $techmap\Memory_3.$memory\mem$wrmux[13][0][0]$y$517[2]
1-0 1
-11 1
.names Memory_3.mem[13][3] $techmap\Memory_2.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[3] $techmap\Memory_2.$memory\mem$wren[13][0][0]$y$515 $techmap\Memory_3.$memory\mem$wrmux[13][0][0]$y$517[3]
1-0 1
-11 1
.names Memory_3.mem[13][4] $techmap\Memory_2.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[4] $techmap\Memory_2.$memory\mem$wren[13][0][0]$y$515 $techmap\Memory_3.$memory\mem$wrmux[13][0][0]$y$517[4]
1-0 1
-11 1
.names Memory_3.mem[13][5] $techmap\Memory_2.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[5] $techmap\Memory_2.$memory\mem$wren[13][0][0]$y$515 $techmap\Memory_3.$memory\mem$wrmux[13][0][0]$y$517[5]
1-0 1
-11 1
.names Memory_3.mem[13][6] $techmap\Memory_2.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[6] $techmap\Memory_2.$memory\mem$wren[13][0][0]$y$515 $techmap\Memory_3.$memory\mem$wrmux[13][0][0]$y$517[6]
1-0 1
-11 1
.names Memory_3.mem[13][7] $techmap\Memory_2.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[7] $techmap\Memory_2.$memory\mem$wren[13][0][0]$y$515 $techmap\Memory_3.$memory\mem$wrmux[13][0][0]$y$517[7]
1-0 1
-11 1
.names Memory_3.mem[14][0] $techmap\Memory_2.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[0] $techmap\Memory_2.$memory\mem$wren[14][0][0]$y$521 $techmap\Memory_3.$memory\mem$wrmux[14][0][0]$y$523[0]
1-0 1
-11 1
.names Memory_3.mem[14][1] $techmap\Memory_2.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[1] $techmap\Memory_2.$memory\mem$wren[14][0][0]$y$521 $techmap\Memory_3.$memory\mem$wrmux[14][0][0]$y$523[1]
1-0 1
-11 1
.names Memory_3.mem[14][2] $techmap\Memory_2.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[2] $techmap\Memory_2.$memory\mem$wren[14][0][0]$y$521 $techmap\Memory_3.$memory\mem$wrmux[14][0][0]$y$523[2]
1-0 1
-11 1
.names Memory_3.mem[14][3] $techmap\Memory_2.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[3] $techmap\Memory_2.$memory\mem$wren[14][0][0]$y$521 $techmap\Memory_3.$memory\mem$wrmux[14][0][0]$y$523[3]
1-0 1
-11 1
.names Memory_3.mem[14][4] $techmap\Memory_2.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[4] $techmap\Memory_2.$memory\mem$wren[14][0][0]$y$521 $techmap\Memory_3.$memory\mem$wrmux[14][0][0]$y$523[4]
1-0 1
-11 1
.names Memory_3.mem[14][5] $techmap\Memory_2.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_DATA[7:0]$5[5] $techmap\Memory_2.$memory\mem$wren[14][0][0]$y$521 $techmap\Memory_3.$memory\mem$wrmux[14][0][0]$y$523[5]
1-0 1
-11 1
.names $techmap\Memory_2.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_ADDR[3:0]$4[3] $techmap\Memory_2.$auto$rtlil.cc:1641:Eq$411
0 1
.names $techmap\Memory_2.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_ADDR[3:0]$4[2] $techmap\Memory_2.$auto$rtlil.cc:1641:Eq$409
0 1
.names $techmap\Memory_2.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_ADDR[3:0]$4[1] $techmap\Memory_2.$auto$rtlil.cc:1641:Eq$405
0 1
.names $techmap\Memory_2.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_ADDR[3:0]$4[0] $techmap\Memory_2.$auto$rtlil.cc:1641:Eq$403
0 1
.latch $techmap\Memory_3.$memory\mem$wrmux[6][0][0]$y$469[0] Memory_3.mem[6][0] re clock 2
.latch $techmap\Memory_3.$memory\mem$wrmux[6][0][0]$y$469[1] Memory_3.mem[6][1] re clock 2
.latch $techmap\Memory_3.$memory\mem$wrmux[6][0][0]$y$469[2] Memory_3.mem[6][2] re clock 2
.latch $techmap\Memory_3.$memory\mem$wrmux[6][0][0]$y$469[3] Memory_3.mem[6][3] re clock 2
.latch $techmap\Memory_3.$memory\mem$wrmux[6][0][0]$y$469[4] Memory_3.mem[6][4] re clock 2
.latch $techmap\Memory_3.$memory\mem$wrmux[6][0][0]$y$469[5] Memory_3.mem[6][5] re clock 2
.latch $techmap\Memory_3.$memory\mem$wrmux[6][0][0]$y$469[6] Memory_3.mem[6][6] re clock 2
.latch $techmap\Memory_3.$memory\mem$wrmux[6][0][0]$y$469[7] Memory_3.mem[6][7] re clock 2
.latch $techmap\Memory_3.$memory\mem$wrmux[0][0][0]$y$419[0] Memory_3.mem[0][0] re clock 2
.latch $techmap\Memory_3.$memory\mem$wrmux[0][0][0]$y$419[1] Memory_3.mem[0][1] re clock 2
.latch $techmap\Memory_3.$memory\mem$wrmux[0][0][0]$y$419[2] Memory_3.mem[0][2] re clock 2
.latch $techmap\Memory_3.$memory\mem$wrmux[0][0][0]$y$419[3] Memory_3.mem[0][3] re clock 2
.latch $techmap\Memory_3.$memory\mem$wrmux[0][0][0]$y$419[4] Memory_3.mem[0][4] re clock 2
.latch $techmap\Memory_3.$memory\mem$wrmux[0][0][0]$y$419[5] Memory_3.mem[0][5] re clock 2
.latch $techmap\Memory_3.$memory\mem$wrmux[0][0][0]$y$419[6] Memory_3.mem[0][6] re clock 2
.latch $techmap\Memory_3.$memory\mem$wrmux[0][0][0]$y$419[7] Memory_3.mem[0][7] re clock 2
.latch $techmap\Memory_3.$memory\mem$wrmux[1][0][0]$y$429[0] Memory_3.mem[1][0] re clock 2
.latch $techmap\Memory_3.$memory\mem$wrmux[1][0][0]$y$429[1] Memory_3.mem[1][1] re clock 2
.latch $techmap\Memory_3.$memory\mem$wrmux[1][0][0]$y$429[2] Memory_3.mem[1][2] re clock 2
.latch $techmap\Memory_3.$memory\mem$wrmux[1][0][0]$y$429[3] Memory_3.mem[1][3] re clock 2
.latch $techmap\Memory_3.$memory\mem$wrmux[1][0][0]$y$429[4] Memory_3.mem[1][4] re clock 2
.latch $techmap\Memory_3.$memory\mem$wrmux[1][0][0]$y$429[5] Memory_3.mem[1][5] re clock 2
.latch $techmap\Memory_3.$memory\mem$wrmux[1][0][0]$y$429[6] Memory_3.mem[1][6] re clock 2
.latch $techmap\Memory_3.$memory\mem$wrmux[1][0][0]$y$429[7] Memory_3.mem[1][7] re clock 2
.latch $techmap\Memory_3.$memory\mem$wrmux[3][0][0]$y$447[0] Memory_3.mem[3][0] re clock 2
.latch $techmap\Memory_3.$memory\mem$wrmux[3][0][0]$y$447[1] Memory_3.mem[3][1] re clock 2
.latch $techmap\Memory_3.$memory\mem$wrmux[3][0][0]$y$447[2] Memory_3.mem[3][2] re clock 2
.latch $techmap\Memory_3.$memory\mem$wrmux[3][0][0]$y$447[3] Memory_3.mem[3][3] re clock 2
.latch $techmap\Memory_3.$memory\mem$wrmux[3][0][0]$y$447[4] Memory_3.mem[3][4] re clock 2
.latch $techmap\Memory_3.$memory\mem$wrmux[3][0][0]$y$447[5] Memory_3.mem[3][5] re clock 2
.latch $techmap\Memory_3.$memory\mem$wrmux[3][0][0]$y$447[6] Memory_3.mem[3][6] re clock 2
.latch $techmap\Memory_3.$memory\mem$wrmux[3][0][0]$y$447[7] Memory_3.mem[3][7] re clock 2
.latch io_rdAddr_1[0] $techmap\Memory_1.$memory\mem$rdreg[0]$q$356[0] re clock 2
.latch io_rdAddr_1[1] $techmap\Memory_1.$memory\mem$rdreg[0]$q$356[1] re clock 2
.latch io_rdAddr_1[2] $techmap\Memory_1.$memory\mem$rdreg[0]$q$356[2] re clock 2
.latch io_rdAddr_1[3] $techmap\Memory_1.$memory\mem$rdreg[0]$q$356[3] re clock 2
.latch $techmap\Memory_3.$memory\mem$wrmux[15][0][0]$y$529[0] Memory_3.mem[15][0] re clock 2
.latch $techmap\Memory_3.$memory\mem$wrmux[15][0][0]$y$529[1] Memory_3.mem[15][1] re clock 2
.latch $techmap\Memory_3.$memory\mem$wrmux[15][0][0]$y$529[2] Memory_3.mem[15][2] re clock 2
.latch $techmap\Memory_3.$memory\mem$wrmux[15][0][0]$y$529[3] Memory_3.mem[15][3] re clock 2
.latch $techmap\Memory_3.$memory\mem$wrmux[15][0][0]$y$529[4] Memory_3.mem[15][4] re clock 2
.latch $techmap\Memory_3.$memory\mem$wrmux[15][0][0]$y$529[5] Memory_3.mem[15][5] re clock 2
.latch $techmap\Memory_3.$memory\mem$wrmux[15][0][0]$y$529[6] Memory_3.mem[15][6] re clock 2
.latch $techmap\Memory_3.$memory\mem$wrmux[15][0][0]$y$529[7] Memory_3.mem[15][7] re clock 2
.latch $techmap\Memory_3.$memory\mem$wrmux[14][0][0]$y$523[0] Memory_3.mem[14][0] re clock 2
.latch $techmap\Memory_3.$memory\mem$wrmux[14][0][0]$y$523[1] Memory_3.mem[14][1] re clock 2
.latch $techmap\Memory_3.$memory\mem$wrmux[14][0][0]$y$523[2] Memory_3.mem[14][2] re clock 2
.latch $techmap\Memory_3.$memory\mem$wrmux[14][0][0]$y$523[3] Memory_3.mem[14][3] re clock 2
.latch $techmap\Memory_3.$memory\mem$wrmux[14][0][0]$y$523[4] Memory_3.mem[14][4] re clock 2
.latch $techmap\Memory_3.$memory\mem$wrmux[14][0][0]$y$523[5] Memory_3.mem[14][5] re clock 2
.latch $techmap\Memory_3.$memory\mem$wrmux[14][0][0]$y$523[6] Memory_3.mem[14][6] re clock 2
.latch $techmap\Memory_3.$memory\mem$wrmux[14][0][0]$y$523[7] Memory_3.mem[14][7] re clock 2
.latch $techmap\Memory_3.$memory\mem$wrmux[13][0][0]$y$517[0] Memory_3.mem[13][0] re clock 2
.latch $techmap\Memory_3.$memory\mem$wrmux[13][0][0]$y$517[1] Memory_3.mem[13][1] re clock 2
.latch $techmap\Memory_3.$memory\mem$wrmux[13][0][0]$y$517[2] Memory_3.mem[13][2] re clock 2
.latch $techmap\Memory_3.$memory\mem$wrmux[13][0][0]$y$517[3] Memory_3.mem[13][3] re clock 2
.latch $techmap\Memory_3.$memory\mem$wrmux[13][0][0]$y$517[4] Memory_3.mem[13][4] re clock 2
.latch $techmap\Memory_3.$memory\mem$wrmux[13][0][0]$y$517[5] Memory_3.mem[13][5] re clock 2
.latch $techmap\Memory_3.$memory\mem$wrmux[13][0][0]$y$517[6] Memory_3.mem[13][6] re clock 2
.latch $techmap\Memory_3.$memory\mem$wrmux[13][0][0]$y$517[7] Memory_3.mem[13][7] re clock 2
.latch $techmap\Memory_3.$memory\mem$wrmux[12][0][0]$y$511[0] Memory_3.mem[12][0] re clock 2
.latch $techmap\Memory_3.$memory\mem$wrmux[12][0][0]$y$511[1] Memory_3.mem[12][1] re clock 2
.latch $techmap\Memory_3.$memory\mem$wrmux[12][0][0]$y$511[2] Memory_3.mem[12][2] re clock 2
.latch $techmap\Memory_3.$memory\mem$wrmux[12][0][0]$y$511[3] Memory_3.mem[12][3] re clock 2
.latch $techmap\Memory_3.$memory\mem$wrmux[12][0][0]$y$511[4] Memory_3.mem[12][4] re clock 2
.latch $techmap\Memory_3.$memory\mem$wrmux[12][0][0]$y$511[5] Memory_3.mem[12][5] re clock 2
.latch $techmap\Memory_3.$memory\mem$wrmux[12][0][0]$y$511[6] Memory_3.mem[12][6] re clock 2
.latch $techmap\Memory_3.$memory\mem$wrmux[12][0][0]$y$511[7] Memory_3.mem[12][7] re clock 2
.latch $techmap\Memory_3.$memory\mem$wrmux[11][0][0]$y$503[0] Memory_3.mem[11][0] re clock 2
.latch $techmap\Memory_3.$memory\mem$wrmux[11][0][0]$y$503[1] Memory_3.mem[11][1] re clock 2
.latch $techmap\Memory_3.$memory\mem$wrmux[11][0][0]$y$503[2] Memory_3.mem[11][2] re clock 2
.latch $techmap\Memory_3.$memory\mem$wrmux[11][0][0]$y$503[3] Memory_3.mem[11][3] re clock 2
.latch $techmap\Memory_3.$memory\mem$wrmux[11][0][0]$y$503[4] Memory_3.mem[11][4] re clock 2
.latch $techmap\Memory_3.$memory\mem$wrmux[11][0][0]$y$503[5] Memory_3.mem[11][5] re clock 2
.latch $techmap\Memory_3.$memory\mem$wrmux[11][0][0]$y$503[6] Memory_3.mem[11][6] re clock 2
.latch $techmap\Memory_3.$memory\mem$wrmux[11][0][0]$y$503[7] Memory_3.mem[11][7] re clock 2
.latch $techmap\Memory_3.$memory\mem$wrmux[10][0][0]$y$497[0] Memory_3.mem[10][0] re clock 2
.latch $techmap\Memory_3.$memory\mem$wrmux[10][0][0]$y$497[1] Memory_3.mem[10][1] re clock 2
.latch $techmap\Memory_3.$memory\mem$wrmux[10][0][0]$y$497[2] Memory_3.mem[10][2] re clock 2
.latch $techmap\Memory_3.$memory\mem$wrmux[10][0][0]$y$497[3] Memory_3.mem[10][3] re clock 2
.latch $techmap\Memory_3.$memory\mem$wrmux[10][0][0]$y$497[4] Memory_3.mem[10][4] re clock 2
.latch $techmap\Memory_3.$memory\mem$wrmux[10][0][0]$y$497[5] Memory_3.mem[10][5] re clock 2
.latch $techmap\Memory_3.$memory\mem$wrmux[10][0][0]$y$497[6] Memory_3.mem[10][6] re clock 2
.latch $techmap\Memory_3.$memory\mem$wrmux[10][0][0]$y$497[7] Memory_3.mem[10][7] re clock 2
.latch $techmap\Memory_3.$memory\mem$wrmux[9][0][0]$y$491[0] Memory_3.mem[9][0] re clock 2
.latch $techmap\Memory_3.$memory\mem$wrmux[9][0][0]$y$491[1] Memory_3.mem[9][1] re clock 2
.latch $techmap\Memory_3.$memory\mem$wrmux[9][0][0]$y$491[2] Memory_3.mem[9][2] re clock 2
.latch $techmap\Memory_3.$memory\mem$wrmux[9][0][0]$y$491[3] Memory_3.mem[9][3] re clock 2
.latch $techmap\Memory_3.$memory\mem$wrmux[9][0][0]$y$491[4] Memory_3.mem[9][4] re clock 2
.latch $techmap\Memory_3.$memory\mem$wrmux[9][0][0]$y$491[5] Memory_3.mem[9][5] re clock 2
.latch $techmap\Memory_3.$memory\mem$wrmux[9][0][0]$y$491[6] Memory_3.mem[9][6] re clock 2
.latch $techmap\Memory_3.$memory\mem$wrmux[9][0][0]$y$491[7] Memory_3.mem[9][7] re clock 2
.latch $techmap\Memory_3.$memory\mem$wrmux[8][0][0]$y$485[0] Memory_3.mem[8][0] re clock 2
.latch $techmap\Memory_3.$memory\mem$wrmux[8][0][0]$y$485[1] Memory_3.mem[8][1] re clock 2
.latch $techmap\Memory_3.$memory\mem$wrmux[8][0][0]$y$485[2] Memory_3.mem[8][2] re clock 2
.latch $techmap\Memory_3.$memory\mem$wrmux[8][0][0]$y$485[3] Memory_3.mem[8][3] re clock 2
.latch $techmap\Memory_3.$memory\mem$wrmux[8][0][0]$y$485[4] Memory_3.mem[8][4] re clock 2
.latch $techmap\Memory_3.$memory\mem$wrmux[8][0][0]$y$485[5] Memory_3.mem[8][5] re clock 2
.latch $techmap\Memory_3.$memory\mem$wrmux[8][0][0]$y$485[6] Memory_3.mem[8][6] re clock 2
.latch $techmap\Memory_3.$memory\mem$wrmux[8][0][0]$y$485[7] Memory_3.mem[8][7] re clock 2
.latch $techmap\Memory_3.$memory\mem$wrmux[7][0][0]$y$475[0] Memory_3.mem[7][0] re clock 2
.latch $techmap\Memory_3.$memory\mem$wrmux[7][0][0]$y$475[1] Memory_3.mem[7][1] re clock 2
.latch $techmap\Memory_3.$memory\mem$wrmux[7][0][0]$y$475[2] Memory_3.mem[7][2] re clock 2
.latch $techmap\Memory_3.$memory\mem$wrmux[7][0][0]$y$475[3] Memory_3.mem[7][3] re clock 2
.latch $techmap\Memory_3.$memory\mem$wrmux[7][0][0]$y$475[4] Memory_3.mem[7][4] re clock 2
.latch $techmap\Memory_3.$memory\mem$wrmux[7][0][0]$y$475[5] Memory_3.mem[7][5] re clock 2
.latch $techmap\Memory_3.$memory\mem$wrmux[7][0][0]$y$475[6] Memory_3.mem[7][6] re clock 2
.latch $techmap\Memory_3.$memory\mem$wrmux[7][0][0]$y$475[7] Memory_3.mem[7][7] re clock 2
.latch $techmap\Memory_3.$memory\mem$wrmux[5][0][0]$y$463[0] Memory_3.mem[5][0] re clock 2
.latch $techmap\Memory_3.$memory\mem$wrmux[5][0][0]$y$463[1] Memory_3.mem[5][1] re clock 2
.latch $techmap\Memory_3.$memory\mem$wrmux[5][0][0]$y$463[2] Memory_3.mem[5][2] re clock 2
.latch $techmap\Memory_3.$memory\mem$wrmux[5][0][0]$y$463[3] Memory_3.mem[5][3] re clock 2
.latch $techmap\Memory_3.$memory\mem$wrmux[5][0][0]$y$463[4] Memory_3.mem[5][4] re clock 2
.latch $techmap\Memory_3.$memory\mem$wrmux[5][0][0]$y$463[5] Memory_3.mem[5][5] re clock 2
.latch $techmap\Memory_3.$memory\mem$wrmux[5][0][0]$y$463[6] Memory_3.mem[5][6] re clock 2
.latch $techmap\Memory_3.$memory\mem$wrmux[5][0][0]$y$463[7] Memory_3.mem[5][7] re clock 2
.latch $techmap\Memory_3.$memory\mem$wrmux[2][0][0]$y$439[0] Memory_3.mem[2][0] re clock 2
.latch $techmap\Memory_3.$memory\mem$wrmux[2][0][0]$y$439[1] Memory_3.mem[2][1] re clock 2
.latch $techmap\Memory_3.$memory\mem$wrmux[2][0][0]$y$439[2] Memory_3.mem[2][2] re clock 2
.latch $techmap\Memory_3.$memory\mem$wrmux[2][0][0]$y$439[3] Memory_3.mem[2][3] re clock 2
.latch $techmap\Memory_3.$memory\mem$wrmux[2][0][0]$y$439[4] Memory_3.mem[2][4] re clock 2
.latch $techmap\Memory_3.$memory\mem$wrmux[2][0][0]$y$439[5] Memory_3.mem[2][5] re clock 2
.latch $techmap\Memory_3.$memory\mem$wrmux[2][0][0]$y$439[6] Memory_3.mem[2][6] re clock 2
.latch $techmap\Memory_3.$memory\mem$wrmux[2][0][0]$y$439[7] Memory_3.mem[2][7] re clock 2
.latch $techmap\Memory_3.$memory\mem$wrmux[4][0][0]$y$457[0] Memory_3.mem[4][0] re clock 2
.latch $techmap\Memory_3.$memory\mem$wrmux[4][0][0]$y$457[1] Memory_3.mem[4][1] re clock 2
.latch $techmap\Memory_3.$memory\mem$wrmux[4][0][0]$y$457[2] Memory_3.mem[4][2] re clock 2
.latch $techmap\Memory_3.$memory\mem$wrmux[4][0][0]$y$457[3] Memory_3.mem[4][3] re clock 2
.latch $techmap\Memory_3.$memory\mem$wrmux[4][0][0]$y$457[4] Memory_3.mem[4][4] re clock 2
.latch $techmap\Memory_3.$memory\mem$wrmux[4][0][0]$y$457[5] Memory_3.mem[4][5] re clock 2
.latch $techmap\Memory_3.$memory\mem$wrmux[4][0][0]$y$457[6] Memory_3.mem[4][6] re clock 2
.latch $techmap\Memory_3.$memory\mem$wrmux[4][0][0]$y$457[7] Memory_3.mem[4][7] re clock 2
.names $techmap\Memory_2.$auto$rtlil.cc:1629:And$441 $techmap\Memory_2.$auto$rtlil.cc:1629:And$505 $techmap\Memory_2.$auto$rtlil.cc:1629:And$525
11 1
.names $techmap\Memory_2.$auto$rtlil.cc:1629:And$525 io_wrEna_1 $techmap\Memory_2.$memory\mem$wren[15][0][0]$y$527
11 1
.names $techmap\Memory_2.$auto$rtlil.cc:1629:And$407 $techmap\Memory_2.$auto$rtlil.cc:1629:And$451 $techmap\Memory_2.$auto$rtlil.cc:1629:And$453
11 1
.names $techmap\Memory_2.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_ADDR[3:0]$4[2] $techmap\Memory_2.$auto$rtlil.cc:1641:Eq$411 $techmap\Memory_2.$auto$rtlil.cc:1629:And$451
11 1
.names $techmap\Memory_2.$auto$rtlil.cc:1629:And$443 io_wrEna_1 $techmap\Memory_2.$memory\mem$wren[3][0][0]$y$445
11 1
.names $techmap\Memory_2.$auto$rtlil.cc:1629:And$441 $techmap\Memory_2.$auto$rtlil.cc:1629:And$413 $techmap\Memory_2.$auto$rtlil.cc:1629:And$443
11 1
.names $techmap\Memory_2.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_ADDR[3:0]$4[0] $techmap\Memory_2.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_ADDR[3:0]$4[1] $techmap\Memory_2.$auto$rtlil.cc:1629:And$441
11 1
.names $techmap\Memory_2.$auto$rtlil.cc:1629:And$435 io_wrEna_1 $techmap\Memory_2.$memory\mem$wren[2][0][0]$y$437
11 1
.names $techmap\Memory_2.$auto$rtlil.cc:1629:And$433 $techmap\Memory_2.$auto$rtlil.cc:1629:And$413 $techmap\Memory_2.$auto$rtlil.cc:1629:And$435
11 1
.names $techmap\Memory_2.$auto$rtlil.cc:1641:Eq$403 $techmap\Memory_2.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_ADDR[3:0]$4[1] $techmap\Memory_2.$auto$rtlil.cc:1629:And$433
11 1
.names $techmap\Memory_2.$auto$rtlil.cc:1629:And$425 io_wrEna_1 $techmap\Memory_2.$memory\mem$wren[1][0][0]$y$427
11 1
.names $techmap\Memory_2.$auto$rtlil.cc:1629:And$423 $techmap\Memory_2.$auto$rtlil.cc:1629:And$413 $techmap\Memory_2.$auto$rtlil.cc:1629:And$425
11 1
.names $techmap\Memory_2.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_ADDR[3:0]$4[0] $techmap\Memory_2.$auto$rtlil.cc:1641:Eq$405 $techmap\Memory_2.$auto$rtlil.cc:1629:And$423
11 1
.names $techmap\Memory_2.$auto$rtlil.cc:1629:And$415 io_wrEna_1 $techmap\Memory_2.$memory\mem$wren[0][0][0]$y$417
11 1
.names $techmap\Memory_2.$auto$rtlil.cc:1629:And$407 $techmap\Memory_2.$auto$rtlil.cc:1629:And$413 $techmap\Memory_2.$auto$rtlil.cc:1629:And$415
11 1
.names $techmap\Memory_2.$auto$rtlil.cc:1641:Eq$409 $techmap\Memory_2.$auto$rtlil.cc:1641:Eq$411 $techmap\Memory_2.$auto$rtlil.cc:1629:And$413
11 1
.names $techmap\Memory_2.$auto$rtlil.cc:1641:Eq$403 $techmap\Memory_2.$auto$rtlil.cc:1641:Eq$405 $techmap\Memory_2.$auto$rtlil.cc:1629:And$407
11 1
.names $techmap\Memory_2.$auto$rtlil.cc:1629:And$433 $techmap\Memory_2.$auto$rtlil.cc:1629:And$451 $techmap\Memory_2.$auto$rtlil.cc:1629:And$465
11 1
.names $techmap\Memory_2.$auto$rtlil.cc:1629:And$459 io_wrEna_1 $techmap\Memory_2.$memory\mem$wren[5][0][0]$y$461
11 1
.names $techmap\Memory_2.$auto$rtlil.cc:1629:And$423 $techmap\Memory_2.$auto$rtlil.cc:1629:And$451 $techmap\Memory_2.$auto$rtlil.cc:1629:And$459
11 1
.names $techmap\Memory_2.$auto$rtlil.cc:1629:And$453 io_wrEna_1 $techmap\Memory_2.$memory\mem$wren[4][0][0]$y$455
11 1
.names $techmap\Memory_2.$auto$rtlil.cc:1629:And$465 io_wrEna_1 $techmap\Memory_2.$memory\mem$wren[6][0][0]$y$467
11 1
.names $techmap\Memory_2.$auto$rtlil.cc:1629:And$441 $techmap\Memory_2.$auto$rtlil.cc:1629:And$451 $techmap\Memory_2.$auto$rtlil.cc:1629:And$471
11 1
.names $techmap\Memory_2.$auto$rtlil.cc:1629:And$471 io_wrEna_1 $techmap\Memory_2.$memory\mem$wren[7][0][0]$y$473
11 1
.names $techmap\Memory_2.$auto$rtlil.cc:1641:Eq$409 $techmap\Memory_2.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_ADDR[3:0]$4[3] $techmap\Memory_2.$auto$rtlil.cc:1629:And$479
11 1
.names $techmap\Memory_2.$auto$rtlil.cc:1629:And$407 $techmap\Memory_2.$auto$rtlil.cc:1629:And$479 $techmap\Memory_2.$auto$rtlil.cc:1629:And$481
11 1
.names $techmap\Memory_2.$auto$rtlil.cc:1629:And$481 io_wrEna_1 $techmap\Memory_2.$memory\mem$wren[8][0][0]$y$483
11 1
.names $techmap\Memory_2.$auto$rtlil.cc:1629:And$423 $techmap\Memory_2.$auto$rtlil.cc:1629:And$479 $techmap\Memory_2.$auto$rtlil.cc:1629:And$487
11 1
.names $techmap\Memory_2.$auto$rtlil.cc:1629:And$487 io_wrEna_1 $techmap\Memory_2.$memory\mem$wren[9][0][0]$y$489
11 1
.names $techmap\Memory_2.$auto$rtlil.cc:1629:And$433 $techmap\Memory_2.$auto$rtlil.cc:1629:And$479 $techmap\Memory_2.$auto$rtlil.cc:1629:And$493
11 1
.names $techmap\Memory_2.$auto$rtlil.cc:1629:And$493 io_wrEna_1 $techmap\Memory_2.$memory\mem$wren[10][0][0]$y$495
11 1
.names $techmap\Memory_2.$auto$rtlil.cc:1629:And$441 $techmap\Memory_2.$auto$rtlil.cc:1629:And$479 $techmap\Memory_2.$auto$rtlil.cc:1629:And$499
11 1
.names $techmap\Memory_2.$auto$rtlil.cc:1629:And$499 io_wrEna_1 $techmap\Memory_2.$memory\mem$wren[11][0][0]$y$501
11 1
.names $techmap\Memory_2.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_ADDR[3:0]$4[2] $techmap\Memory_2.$0$memwr$\mem$LVTMultiPortRams16.sv:32$1_ADDR[3:0]$4[3] $techmap\Memory_2.$auto$rtlil.cc:1629:And$505
11 1
.names $techmap\Memory_2.$auto$rtlil.cc:1629:And$407 $techmap\Memory_2.$auto$rtlil.cc:1629:And$505 $techmap\Memory_2.$auto$rtlil.cc:1629:And$507
11 1
.names $techmap\Memory_2.$auto$rtlil.cc:1629:And$507 io_wrEna_1 $techmap\Memory_2.$memory\mem$wren[12][0][0]$y$509
11 1
.names $techmap\Memory_2.$auto$rtlil.cc:1629:And$423 $techmap\Memory_2.$auto$rtlil.cc:1629:And$505 $techmap\Memory_2.$auto$rtlil.cc:1629:And$513
11 1
.names $techmap\Memory_2.$auto$rtlil.cc:1629:And$513 io_wrEna_1 $techmap\Memory_2.$memory\mem$wren[13][0][0]$y$515
11 1
.names $techmap\Memory_2.$auto$rtlil.cc:1629:And$433 $techmap\Memory_2.$auto$rtlil.cc:1629:And$505 $techmap\Memory_2.$auto$rtlil.cc:1629:And$519
11 1
.names $techmap\lvt.$auto$simplemap.cc:127:simplemap_reduce$1028[0] $techmap\lvt.$auto$simplemap.cc:127:simplemap_reduce$1028[1] $techmap\lvt.$auto$simplemap.cc:256:simplemap_eqne$1026
1- 1
-1 1
.names $techmap\lvt.$auto$simplemap.cc:127:simplemap_reduce$1045[0] $techmap\lvt.$auto$simplemap.cc:127:simplemap_reduce$1028[1] $techmap\lvt.$auto$simplemap.cc:256:simplemap_eqne$1043
1- 1
-1 1
.names io_wrAddr_0[2] io_wrAddr_0[3] $techmap\lvt.$auto$simplemap.cc:127:simplemap_reduce$1028[1]
1- 1
-1 1
.names $techmap\lvt.$auto$simplemap.cc:127:simplemap_reduce$1062[0] $techmap\lvt.$auto$simplemap.cc:127:simplemap_reduce$1028[1] $techmap\lvt.$auto$simplemap.cc:256:simplemap_eqne$1060
1- 1
-1 1
.names $techmap\lvt.$auto$simplemap.cc:127:simplemap_reduce$1079[0] $techmap\lvt.$auto$simplemap.cc:127:simplemap_reduce$1079[1] $techmap\lvt.$auto$simplemap.cc:256:simplemap_eqne$1077
1- 1
-1 1
.names $techmap\lvt.$auto$simplemap.cc:127:simplemap_reduce$1028[0] $techmap\lvt.$auto$simplemap.cc:127:simplemap_reduce$1079[1] $techmap\lvt.$auto$simplemap.cc:256:simplemap_eqne$1094
1- 1
-1 1
.names $techmap\lvt.$auto$simplemap.cc:127:simplemap_reduce$1045[0] $techmap\lvt.$auto$simplemap.cc:127:simplemap_reduce$1079[1] $techmap\lvt.$auto$simplemap.cc:256:simplemap_eqne$1111
1- 1
-1 1
.names $techmap\lvt.$auto$simplemap.cc:250:simplemap_eqne$1071[2] io_wrAddr_0[3] $techmap\lvt.$auto$simplemap.cc:127:simplemap_reduce$1079[1]
1- 1
-1 1
.names $techmap\lvt.$auto$simplemap.cc:127:simplemap_reduce$1062[0] $techmap\lvt.$auto$simplemap.cc:127:simplemap_reduce$1079[1] $techmap\lvt.$auto$simplemap.cc:256:simplemap_eqne$1128
1- 1
-1 1
.names $techmap\lvt.$auto$simplemap.cc:127:simplemap_reduce$1079[0] $techmap\lvt.$auto$simplemap.cc:127:simplemap_reduce$1147[1] $techmap\lvt.$auto$simplemap.cc:256:simplemap_eqne$1145
1- 1
-1 1
.names $techmap\lvt.$auto$simplemap.cc:127:simplemap_reduce$1028[0] $techmap\lvt.$auto$simplemap.cc:127:simplemap_reduce$1147[1] $techmap\lvt.$auto$simplemap.cc:256:simplemap_eqne$1162
1- 1
-1 1
.names $techmap\lvt.$auto$simplemap.cc:127:simplemap_reduce$1045[0] $techmap\lvt.$auto$simplemap.cc:127:simplemap_reduce$1147[1] $techmap\lvt.$auto$simplemap.cc:256:simplemap_eqne$1179
1- 1
-1 1
.names io_wrAddr_0[2] $techmap\lvt.$auto$simplemap.cc:250:simplemap_eqne$1139[3] $techmap\lvt.$auto$simplemap.cc:127:simplemap_reduce$1147[1]
1- 1
-1 1
.names $techmap\lvt.$auto$simplemap.cc:127:simplemap_reduce$1062[0] $techmap\lvt.$auto$simplemap.cc:127:simplemap_reduce$1147[1] $techmap\lvt.$auto$simplemap.cc:256:simplemap_eqne$1196
1- 1
-1 1
.names io_wrAddr_0[0] io_wrAddr_0[1] $techmap\lvt.$auto$simplemap.cc:127:simplemap_reduce$1079[0]
1- 1
-1 1
.names $techmap\lvt.$auto$simplemap.cc:127:simplemap_reduce$1079[0] $techmap\lvt.$auto$simplemap.cc:127:simplemap_reduce$1215[1] $techmap\lvt.$auto$simplemap.cc:256:simplemap_eqne$1213
1- 1
-1 1
.names $techmap\lvt.$auto$simplemap.cc:250:simplemap_eqne$1020[0] io_wrAddr_0[1] $techmap\lvt.$auto$simplemap.cc:127:simplemap_reduce$1028[0]
1- 1
-1 1
.names $techmap\lvt.$auto$simplemap.cc:127:simplemap_reduce$1028[0] $techmap\lvt.$auto$simplemap.cc:127:simplemap_reduce$1215[1] $techmap\lvt.$auto$simplemap.cc:256:simplemap_eqne$1230
1- 1
-1 1
.names io_wrAddr_0[0] $techmap\lvt.$auto$simplemap.cc:250:simplemap_eqne$1037[1] $techmap\lvt.$auto$simplemap.cc:127:simplemap_reduce$1045[0]
1- 1
-1 1
.names $techmap\lvt.$auto$simplemap.cc:127:simplemap_reduce$1045[0] $techmap\lvt.$auto$simplemap.cc:127:simplemap_reduce$1215[1] $techmap\lvt.$auto$simplemap.cc:256:simplemap_eqne$1247
1- 1
-1 1
.names $techmap\lvt.$auto$simplemap.cc:250:simplemap_eqne$1020[0] $techmap\lvt.$auto$simplemap.cc:250:simplemap_eqne$1037[1] $techmap\lvt.$auto$simplemap.cc:127:simplemap_reduce$1062[0]
1- 1
-1 1
.names $techmap\lvt.$auto$simplemap.cc:250:simplemap_eqne$1071[2] $techmap\lvt.$auto$simplemap.cc:250:simplemap_eqne$1139[3] $techmap\lvt.$auto$simplemap.cc:127:simplemap_reduce$1215[1]
1- 1
-1 1
.names $techmap\lvt.$auto$simplemap.cc:127:simplemap_reduce$1062[0] $techmap\lvt.$auto$simplemap.cc:127:simplemap_reduce$1215[1] $techmap\lvt.$auto$simplemap.cc:256:simplemap_eqne$1264
1- 1
-1 1
.names $techmap\lvt.$auto$simplemap.cc:127:simplemap_reduce$1315[0] $techmap\lvt.$auto$simplemap.cc:127:simplemap_reduce$1315[1] $techmap\lvt.$auto$simplemap.cc:256:simplemap_eqne$1313
1- 1
-1 1
.names $techmap\lvt.$auto$simplemap.cc:127:simplemap_reduce$1332[0] $techmap\lvt.$auto$simplemap.cc:127:simplemap_reduce$1315[1] $techmap\lvt.$auto$simplemap.cc:256:simplemap_eqne$1330
1- 1
-1 1
.names io_rdAddr_0[2] io_rdAddr_0[3] $techmap\lvt.$auto$simplemap.cc:127:simplemap_reduce$1315[1]
1- 1
-1 1
.names $techmap\lvt.$auto$simplemap.cc:127:simplemap_reduce$1349[0] $techmap\lvt.$auto$simplemap.cc:127:simplemap_reduce$1315[1] $techmap\lvt.$auto$simplemap.cc:256:simplemap_eqne$1347
1- 1
-1 1
.names $techmap\lvt.$auto$simplemap.cc:127:simplemap_reduce$1366[0] $techmap\lvt.$auto$simplemap.cc:127:simplemap_reduce$1366[1] $techmap\lvt.$auto$simplemap.cc:256:simplemap_eqne$1364
1- 1
-1 1
.names $techmap\lvt.$auto$simplemap.cc:127:simplemap_reduce$1315[0] $techmap\lvt.$auto$simplemap.cc:127:simplemap_reduce$1366[1] $techmap\lvt.$auto$simplemap.cc:256:simplemap_eqne$1381
1- 1
-1 1
.names $techmap\lvt.$auto$simplemap.cc:127:simplemap_reduce$1332[0] $techmap\lvt.$auto$simplemap.cc:127:simplemap_reduce$1366[1] $techmap\lvt.$auto$simplemap.cc:256:simplemap_eqne$1398
1- 1
-1 1
.names $techmap\lvt.$auto$simplemap.cc:250:simplemap_eqne$1358[2] io_rdAddr_0[3] $techmap\lvt.$auto$simplemap.cc:127:simplemap_reduce$1366[1]
1- 1
-1 1
.names $techmap\lvt.$auto$simplemap.cc:127:simplemap_reduce$1349[0] $techmap\lvt.$auto$simplemap.cc:127:simplemap_reduce$1366[1] $techmap\lvt.$auto$simplemap.cc:256:simplemap_eqne$1415
1- 1
-1 1
.names $techmap\lvt.$auto$simplemap.cc:127:simplemap_reduce$1366[0] $techmap\lvt.$auto$simplemap.cc:127:simplemap_reduce$1434[1] $techmap\lvt.$auto$simplemap.cc:256:simplemap_eqne$1432
1- 1
-1 1
.names $techmap\lvt.$auto$simplemap.cc:127:simplemap_reduce$1315[0] $techmap\lvt.$auto$simplemap.cc:127:simplemap_reduce$1434[1] $techmap\lvt.$auto$simplemap.cc:256:simplemap_eqne$1449
1- 1
-1 1
.names $techmap\lvt.$auto$simplemap.cc:127:simplemap_reduce$1332[0] $techmap\lvt.$auto$simplemap.cc:127:simplemap_reduce$1434[1] $techmap\lvt.$auto$simplemap.cc:256:simplemap_eqne$1466
1- 1
-1 1
.names io_rdAddr_0[2] $techmap\lvt.$auto$simplemap.cc:250:simplemap_eqne$1426[3] $techmap\lvt.$auto$simplemap.cc:127:simplemap_reduce$1434[1]
1- 1
-1 1
.names $techmap\lvt.$auto$simplemap.cc:127:simplemap_reduce$1349[0] $techmap\lvt.$auto$simplemap.cc:127:simplemap_reduce$1434[1] $techmap\lvt.$auto$simplemap.cc:256:simplemap_eqne$1483
1- 1
-1 1
.names io_rdAddr_0[0] io_rdAddr_0[1] $techmap\lvt.$auto$simplemap.cc:127:simplemap_reduce$1366[0]
1- 1
-1 1
.names $techmap\lvt.$auto$simplemap.cc:127:simplemap_reduce$1366[0] $techmap\lvt.$auto$simplemap.cc:127:simplemap_reduce$1502[1] $techmap\lvt.$auto$simplemap.cc:256:simplemap_eqne$1500
1- 1
-1 1
.names $techmap\lvt.$auto$simplemap.cc:250:simplemap_eqne$1307[0] io_rdAddr_0[1] $techmap\lvt.$auto$simplemap.cc:127:simplemap_reduce$1315[0]
1- 1
-1 1
.names $techmap\lvt.$auto$simplemap.cc:127:simplemap_reduce$1315[0] $techmap\lvt.$auto$simplemap.cc:127:simplemap_reduce$1502[1] $techmap\lvt.$auto$simplemap.cc:256:simplemap_eqne$1517
1- 1
-1 1
.names io_rdAddr_0[0] $techmap\lvt.$auto$simplemap.cc:250:simplemap_eqne$1324[1] $techmap\lvt.$auto$simplemap.cc:127:simplemap_reduce$1332[0]
1- 1
-1 1
.names $techmap\lvt.$auto$simplemap.cc:127:simplemap_reduce$1332[0] $techmap\lvt.$auto$simplemap.cc:127:simplemap_reduce$1502[1] $techmap\lvt.$auto$simplemap.cc:256:simplemap_eqne$1534
1- 1
-1 1
.names $techmap\lvt.$auto$simplemap.cc:127:simplemap_reduce$1553[0] $techmap\lvt.$auto$simplemap.cc:127:simplemap_reduce$1553[1] $techmap\lvt.$auto$simplemap.cc:256:simplemap_eqne$1551
1- 1
-1 1
.names $techmap\lvt.$auto$simplemap.cc:127:simplemap_reduce$1570[0] $techmap\lvt.$auto$simplemap.cc:127:simplemap_reduce$1553[1] $techmap\lvt.$auto$simplemap.cc:256:simplemap_eqne$1568
1- 1
-1 1
.names io_rdAddr_1[2] io_rdAddr_1[3] $techmap\lvt.$auto$simplemap.cc:127:simplemap_reduce$1553[1]
1- 1
-1 1
.names $techmap\lvt.$auto$simplemap.cc:127:simplemap_reduce$1587[0] $techmap\lvt.$auto$simplemap.cc:127:simplemap_reduce$1553[1] $techmap\lvt.$auto$simplemap.cc:256:simplemap_eqne$1585
1- 1
-1 1
.names $techmap\lvt.$auto$simplemap.cc:127:simplemap_reduce$1604[0] $techmap\lvt.$auto$simplemap.cc:127:simplemap_reduce$1604[1] $techmap\lvt.$auto$simplemap.cc:256:simplemap_eqne$1602
1- 1
-1 1
.names $techmap\lvt.$auto$simplemap.cc:250:simplemap_eqne$1545[0] io_rdAddr_1[1] $techmap\lvt.$auto$simplemap.cc:127:simplemap_reduce$1553[0]
1- 1
-1 1
.names $techmap\lvt.$auto$simplemap.cc:127:simplemap_reduce$1553[0] $techmap\lvt.$auto$simplemap.cc:127:simplemap_reduce$1604[1] $techmap\lvt.$auto$simplemap.cc:256:simplemap_eqne$1619
1- 1
-1 1
.names io_rdAddr_1[0] $techmap\lvt.$auto$simplemap.cc:250:simplemap_eqne$1562[1] $techmap\lvt.$auto$simplemap.cc:127:simplemap_reduce$1570[0]
1- 1
-1 1
.names $techmap\lvt.$auto$simplemap.cc:250:simplemap_eqne$1596[2] io_rdAddr_1[3] $techmap\lvt.$auto$simplemap.cc:127:simplemap_reduce$1604[1]
1- 1
-1 1
.names $techmap\lvt.$auto$simplemap.cc:127:simplemap_reduce$1570[0] $techmap\lvt.$auto$simplemap.cc:127:simplemap_reduce$1604[1] $techmap\lvt.$auto$simplemap.cc:256:simplemap_eqne$1636
1- 1
-1 1
.names $techmap\lvt.$auto$simplemap.cc:127:simplemap_reduce$1587[0] $techmap\lvt.$auto$simplemap.cc:127:simplemap_reduce$1604[1] $techmap\lvt.$auto$simplemap.cc:256:simplemap_eqne$1653
1- 1
-1 1
.names $techmap\lvt.$auto$simplemap.cc:127:simplemap_reduce$1604[0] $techmap\lvt.$auto$simplemap.cc:127:simplemap_reduce$1672[1] $techmap\lvt.$auto$simplemap.cc:256:simplemap_eqne$1670
1- 1
-1 1
.names $techmap\lvt.$auto$simplemap.cc:127:simplemap_reduce$1553[0] $techmap\lvt.$auto$simplemap.cc:127:simplemap_reduce$1672[1] $techmap\lvt.$auto$simplemap.cc:256:simplemap_eqne$1687
1- 1
-1 1
.names $techmap\lvt.$auto$simplemap.cc:127:simplemap_reduce$1570[0] $techmap\lvt.$auto$simplemap.cc:127:simplemap_reduce$1672[1] $techmap\lvt.$auto$simplemap.cc:256:simplemap_eqne$1704
1- 1
-1 1
.names io_rdAddr_1[2] $techmap\lvt.$auto$simplemap.cc:250:simplemap_eqne$1664[3] $techmap\lvt.$auto$simplemap.cc:127:simplemap_reduce$1672[1]
1- 1
-1 1
.names $techmap\lvt.$auto$simplemap.cc:127:simplemap_reduce$1587[0] $techmap\lvt.$auto$simplemap.cc:127:simplemap_reduce$1672[1] $techmap\lvt.$auto$simplemap.cc:256:simplemap_eqne$1721
1- 1
-1 1
.names io_rdAddr_1[0] io_rdAddr_1[1] $techmap\lvt.$auto$simplemap.cc:127:simplemap_reduce$1604[0]
1- 1
-1 1
.names $techmap\lvt.$auto$simplemap.cc:127:simplemap_reduce$1604[0] $techmap\lvt.$auto$simplemap.cc:127:simplemap_reduce$1740[1] $techmap\lvt.$auto$simplemap.cc:256:simplemap_eqne$1738
1- 1
-1 1
.names $techmap\lvt.$auto$simplemap.cc:127:simplemap_reduce$1553[0] $techmap\lvt.$auto$simplemap.cc:127:simplemap_reduce$1740[1] $techmap\lvt.$auto$simplemap.cc:256:simplemap_eqne$1755
1- 1
-1 1
.names $techmap\lvt.$auto$simplemap.cc:127:simplemap_reduce$1570[0] $techmap\lvt.$auto$simplemap.cc:127:simplemap_reduce$1740[1] $techmap\lvt.$auto$simplemap.cc:256:simplemap_eqne$1772
1- 1
-1 1
.names $techmap\lvt.$auto$simplemap.cc:250:simplemap_eqne$1307[0] $techmap\lvt.$auto$simplemap.cc:250:simplemap_eqne$1324[1] $techmap\lvt.$auto$simplemap.cc:127:simplemap_reduce$1349[0]
1- 1
-1 1
.names $techmap\lvt.$auto$simplemap.cc:250:simplemap_eqne$1358[2] $techmap\lvt.$auto$simplemap.cc:250:simplemap_eqne$1426[3] $techmap\lvt.$auto$simplemap.cc:127:simplemap_reduce$1502[1]
1- 1
-1 1
.names $techmap\lvt.$auto$simplemap.cc:127:simplemap_reduce$1349[0] $techmap\lvt.$auto$simplemap.cc:127:simplemap_reduce$1502[1] $techmap\lvt.$auto$simplemap.cc:256:simplemap_eqne$1789
1- 1
-1 1
.names $techmap\lvt.$auto$simplemap.cc:250:simplemap_eqne$1545[0] $techmap\lvt.$auto$simplemap.cc:250:simplemap_eqne$1562[1] $techmap\lvt.$auto$simplemap.cc:127:simplemap_reduce$1587[0]
1- 1
-1 1
.names $techmap\lvt.$auto$simplemap.cc:250:simplemap_eqne$1596[2] $techmap\lvt.$auto$simplemap.cc:250:simplemap_eqne$1664[3] $techmap\lvt.$auto$simplemap.cc:127:simplemap_reduce$1740[1]
1- 1
-1 1
.names $techmap\lvt.$auto$simplemap.cc:127:simplemap_reduce$1587[0] $techmap\lvt.$auto$simplemap.cc:127:simplemap_reduce$1740[1] $techmap\lvt.$auto$simplemap.cc:256:simplemap_eqne$1806
1- 1
-1 1
.names $techmap\lvt.$auto$simplemap.cc:127:simplemap_reduce$1831[0] $techmap\lvt.$auto$simplemap.cc:127:simplemap_reduce$1831[1] $techmap\lvt.$auto$simplemap.cc:256:simplemap_eqne$1829
1- 1
-1 1
.names $techmap\lvt.$auto$simplemap.cc:127:simplemap_reduce$1846[0] $techmap\lvt.$auto$simplemap.cc:127:simplemap_reduce$1831[1] $techmap\lvt.$auto$simplemap.cc:256:simplemap_eqne$1844
1- 1
-1 1
.names io_wrAddr_1[2] io_wrAddr_1[3] $techmap\lvt.$auto$simplemap.cc:127:simplemap_reduce$1831[1]
1- 1
-1 1
.names $techmap\lvt.$auto$simplemap.cc:127:simplemap_reduce$1861[0] $techmap\lvt.$auto$simplemap.cc:127:simplemap_reduce$1831[1] $techmap\lvt.$auto$simplemap.cc:256:simplemap_eqne$1859
1- 1
-1 1
.names $techmap\lvt.$auto$simplemap.cc:127:simplemap_reduce$1876[0] $techmap\lvt.$auto$simplemap.cc:127:simplemap_reduce$1876[1] $techmap\lvt.$auto$simplemap.cc:256:simplemap_eqne$1874
1- 1
-1 1
.names $techmap\lvt.$auto$simplemap.cc:250:simplemap_eqne$1823[0] io_wrAddr_1[1] $techmap\lvt.$auto$simplemap.cc:127:simplemap_reduce$1831[0]
1- 1
-1 1
.names $techmap\lvt.$auto$simplemap.cc:250:simplemap_eqne$1868[2] io_wrAddr_1[3] $techmap\lvt.$auto$simplemap.cc:127:simplemap_reduce$1876[1]
1- 1
-1 1
.names $techmap\lvt.$auto$simplemap.cc:127:simplemap_reduce$1831[0] $techmap\lvt.$auto$simplemap.cc:127:simplemap_reduce$1876[1] $techmap\lvt.$auto$simplemap.cc:256:simplemap_eqne$1889
1- 1
-1 1
.names $techmap\lvt.$auto$simplemap.cc:127:simplemap_reduce$1846[0] $techmap\lvt.$auto$simplemap.cc:127:simplemap_reduce$1876[1] $techmap\lvt.$auto$simplemap.cc:256:simplemap_eqne$1904
1- 1
-1 1
.names $techmap\lvt.$auto$simplemap.cc:250:simplemap_eqne$1823[0] $techmap\lvt.$auto$simplemap.cc:250:simplemap_eqne$1838[1] $techmap\lvt.$auto$simplemap.cc:127:simplemap_reduce$1861[0]
1- 1
-1 1
.names $techmap\lvt.$auto$simplemap.cc:127:simplemap_reduce$1861[0] $techmap\lvt.$auto$simplemap.cc:127:simplemap_reduce$1876[1] $techmap\lvt.$auto$simplemap.cc:256:simplemap_eqne$1919
1- 1
-1 1
.names io_wrAddr_1[0] io_wrAddr_1[1] $techmap\lvt.$auto$simplemap.cc:127:simplemap_reduce$1876[0]
1- 1
-1 1
.names $techmap\lvt.$auto$simplemap.cc:127:simplemap_reduce$1876[0] $techmap\lvt.$auto$simplemap.cc:127:simplemap_reduce$1936[1] $techmap\lvt.$auto$simplemap.cc:256:simplemap_eqne$1934
1- 1
-1 1
.names io_wrAddr_1[2] $techmap\lvt.$auto$simplemap.cc:250:simplemap_eqne$1928[3] $techmap\lvt.$auto$simplemap.cc:127:simplemap_reduce$1936[1]
1- 1
-1 1
.names $techmap\lvt.$auto$simplemap.cc:127:simplemap_reduce$1831[0] $techmap\lvt.$auto$simplemap.cc:127:simplemap_reduce$1936[1] $techmap\lvt.$auto$simplemap.cc:256:simplemap_eqne$1949
1- 1
-1 1
.names io_wrAddr_1[0] $techmap\lvt.$auto$simplemap.cc:250:simplemap_eqne$1838[1] $techmap\lvt.$auto$simplemap.cc:127:simplemap_reduce$1846[0]
1- 1
-1 1
.names $techmap\lvt.$auto$simplemap.cc:127:simplemap_reduce$1846[0] $techmap\lvt.$auto$simplemap.cc:127:simplemap_reduce$1936[1] $techmap\lvt.$auto$simplemap.cc:256:simplemap_eqne$1964
1- 1
-1 1
.names $techmap\lvt.$auto$simplemap.cc:127:simplemap_reduce$1861[0] $techmap\lvt.$auto$simplemap.cc:127:simplemap_reduce$1936[1] $techmap\lvt.$auto$simplemap.cc:256:simplemap_eqne$1979
1- 1
-1 1
.names $techmap\lvt.$auto$simplemap.cc:250:simplemap_eqne$1868[2] $techmap\lvt.$auto$simplemap.cc:250:simplemap_eqne$1928[3] $techmap\lvt.$auto$simplemap.cc:127:simplemap_reduce$1996[1]
1- 1
-1 1
.names $techmap\lvt.$auto$simplemap.cc:127:simplemap_reduce$1876[0] $techmap\lvt.$auto$simplemap.cc:127:simplemap_reduce$1996[1] $techmap\lvt.$auto$simplemap.cc:256:simplemap_eqne$1994
1- 1
-1 1
.names $techmap\lvt.$auto$simplemap.cc:127:simplemap_reduce$1831[0] $techmap\lvt.$auto$simplemap.cc:127:simplemap_reduce$1996[1] $techmap\lvt.$auto$simplemap.cc:256:simplemap_eqne$2009
1- 1
-1 1
.names $techmap\lvt.$auto$simplemap.cc:127:simplemap_reduce$1846[0] $techmap\lvt.$auto$simplemap.cc:127:simplemap_reduce$1996[1] $techmap\lvt.$auto$simplemap.cc:256:simplemap_eqne$2024
1- 1
-1 1
.names $techmap\lvt.$auto$simplemap.cc:127:simplemap_reduce$1861[0] $techmap\lvt.$auto$simplemap.cc:127:simplemap_reduce$1996[1] $techmap\lvt.$auto$simplemap.cc:256:simplemap_eqne$2039
1- 1
-1 1
.names $techmap\lvt.$auto$simplemap.cc:127:simplemap_reduce$1079[0] $techmap\lvt.$auto$simplemap.cc:127:simplemap_reduce$1028[1] $techmap\lvt.$auto$simplemap.cc:168:logic_reduce$1015
1- 1
-1 1
.names $techmap\lvt.$auto$simplemap.cc:127:simplemap_reduce$1876[0] $techmap\lvt.$auto$simplemap.cc:127:simplemap_reduce$1831[1] $techmap\lvt.$auto$simplemap.cc:168:logic_reduce$1820
1- 1
-1 1
.names $false lvt.lvtReg_0[0] $techmap\lvt.$auto$simplemap.cc:168:logic_reduce$1015 lvt._GEN_0[0]
1-0 1
-11 1
.names $false lvt.lvtReg_1[0] $techmap\lvt.$auto$simplemap.cc:256:simplemap_eqne$1026 lvt._GEN_1[0]
1-0 1
-11 1
.names $false lvt.lvtReg_2[0] $techmap\lvt.$auto$simplemap.cc:256:simplemap_eqne$1043 lvt._GEN_2[0]
1-0 1
-11 1
.names $false lvt.lvtReg_3[0] $techmap\lvt.$auto$simplemap.cc:256:simplemap_eqne$1060 lvt._GEN_3[0]
1-0 1
-11 1
.names $false lvt.lvtReg_4[0] $techmap\lvt.$auto$simplemap.cc:256:simplemap_eqne$1077 lvt._GEN_4[0]
1-0 1
-11 1
.names $false lvt.lvtReg_5[0] $techmap\lvt.$auto$simplemap.cc:256:simplemap_eqne$1094 lvt._GEN_5[0]
1-0 1
-11 1
.names $false lvt.lvtReg_6[0] $techmap\lvt.$auto$simplemap.cc:256:simplemap_eqne$1111 lvt._GEN_6[0]
1-0 1
-11 1
.names $false lvt.lvtReg_7[0] $techmap\lvt.$auto$simplemap.cc:256:simplemap_eqne$1128 lvt._GEN_7[0]
1-0 1
-11 1
.names $false lvt.lvtReg_8[0] $techmap\lvt.$auto$simplemap.cc:256:simplemap_eqne$1145 lvt._GEN_8[0]
1-0 1
-11 1
.names $false lvt.lvtReg_9[0] $techmap\lvt.$auto$simplemap.cc:256:simplemap_eqne$1162 lvt._GEN_9[0]
1-0 1
-11 1
.names $false lvt.lvtReg_10[0] $techmap\lvt.$auto$simplemap.cc:256:simplemap_eqne$1179 lvt._GEN_10[0]
1-0 1
-11 1
.names $false lvt.lvtReg_11[0] $techmap\lvt.$auto$simplemap.cc:256:simplemap_eqne$1196 lvt._GEN_11[0]
1-0 1
-11 1
.names $false lvt.lvtReg_12[0] $techmap\lvt.$auto$simplemap.cc:256:simplemap_eqne$1213 lvt._GEN_12[0]
1-0 1
-11 1
.names $false lvt.lvtReg_13[0] $techmap\lvt.$auto$simplemap.cc:256:simplemap_eqne$1230 lvt._GEN_13[0]
1-0 1
-11 1
.names $false lvt.lvtReg_14[0] $techmap\lvt.$auto$simplemap.cc:256:simplemap_eqne$1247 lvt._GEN_14[0]
1-0 1
-11 1
.names $false lvt.lvtReg_15[0] $techmap\lvt.$auto$simplemap.cc:256:simplemap_eqne$1264 lvt._GEN_15[0]
1-0 1
-11 1
.names lvt.lvtReg_0[0] lvt._GEN_0[0] io_wrEna_0 lvt._GEN_16[0]
1-0 1
-11 1
.names lvt.lvtReg_1[0] lvt._GEN_1[0] io_wrEna_0 lvt._GEN_17[0]
1-0 1
-11 1
.names lvt.lvtReg_2[0] lvt._GEN_2[0] io_wrEna_0 lvt._GEN_18[0]
1-0 1
-11 1
.names lvt.lvtReg_3[0] lvt._GEN_3[0] io_wrEna_0 lvt._GEN_19[0]
1-0 1
-11 1
.names lvt.lvtReg_4[0] lvt._GEN_4[0] io_wrEna_0 lvt._GEN_20[0]
1-0 1
-11 1
.names lvt.lvtReg_5[0] lvt._GEN_5[0] io_wrEna_0 lvt._GEN_21[0]
1-0 1
-11 1
.names lvt.lvtReg_6[0] lvt._GEN_6[0] io_wrEna_0 lvt._GEN_22[0]
1-0 1
-11 1
.names lvt.lvtReg_7[0] lvt._GEN_7[0] io_wrEna_0 lvt._GEN_23[0]
1-0 1
-11 1
.names lvt.lvtReg_8[0] lvt._GEN_8[0] io_wrEna_0 lvt._GEN_24[0]
1-0 1
-11 1
.names lvt.lvtReg_9[0] lvt._GEN_9[0] io_wrEna_0 lvt._GEN_25[0]
1-0 1
-11 1
.names lvt.lvtReg_10[0] lvt._GEN_10[0] io_wrEna_0 lvt._GEN_26[0]
1-0 1
-11 1
.names lvt.lvtReg_11[0] lvt._GEN_11[0] io_wrEna_0 lvt._GEN_27[0]
1-0 1
-11 1
.names lvt.lvtReg_12[0] lvt._GEN_12[0] io_wrEna_0 lvt._GEN_28[0]
1-0 1
-11 1
.names lvt.lvtReg_13[0] lvt._GEN_13[0] io_wrEna_0 lvt._GEN_29[0]
1-0 1
-11 1
.names lvt.lvtReg_14[0] lvt._GEN_14[0] io_wrEna_0 lvt._GEN_30[0]
1-0 1
-11 1
.names lvt.lvtReg_15[0] lvt._GEN_15[0] io_wrEna_0 lvt._GEN_31[0]
1-0 1
-11 1
.names lvt.lvtReg_1[0] lvt.lvtReg_0[0] $techmap\lvt.$auto$simplemap.cc:256:simplemap_eqne$1313 lvt._GEN_65[0]
1-0 1
-11 1
.names lvt.lvtReg_2[0] lvt._GEN_65[0] $techmap\lvt.$auto$simplemap.cc:256:simplemap_eqne$1330 lvt._GEN_66[0]
1-0 1
-11 1
.names lvt.lvtReg_3[0] lvt._GEN_66[0] $techmap\lvt.$auto$simplemap.cc:256:simplemap_eqne$1347 lvt._GEN_67[0]
1-0 1
-11 1
.names lvt.lvtReg_4[0] lvt._GEN_67[0] $techmap\lvt.$auto$simplemap.cc:256:simplemap_eqne$1364 lvt._GEN_68[0]
1-0 1
-11 1
.names lvt.lvtReg_5[0] lvt._GEN_68[0] $techmap\lvt.$auto$simplemap.cc:256:simplemap_eqne$1381 lvt._GEN_69[0]
1-0 1
-11 1
.names lvt.lvtReg_6[0] lvt._GEN_69[0] $techmap\lvt.$auto$simplemap.cc:256:simplemap_eqne$1398 lvt._GEN_70[0]
1-0 1
-11 1
.names lvt.lvtReg_7[0] lvt._GEN_70[0] $techmap\lvt.$auto$simplemap.cc:256:simplemap_eqne$1415 lvt._GEN_71[0]
1-0 1
-11 1
.names lvt.lvtReg_8[0] lvt._GEN_71[0] $techmap\lvt.$auto$simplemap.cc:256:simplemap_eqne$1432 lvt._GEN_72[0]
1-0 1
-11 1
.names lvt.lvtReg_9[0] lvt._GEN_72[0] $techmap\lvt.$auto$simplemap.cc:256:simplemap_eqne$1449 lvt._GEN_73[0]
1-0 1
-11 1
.names lvt.lvtReg_10[0] lvt._GEN_73[0] $techmap\lvt.$auto$simplemap.cc:256:simplemap_eqne$1466 lvt._GEN_74[0]
1-0 1
-11 1
.names lvt.lvtReg_11[0] lvt._GEN_74[0] $techmap\lvt.$auto$simplemap.cc:256:simplemap_eqne$1483 lvt._GEN_75[0]
1-0 1
-11 1
.names lvt.lvtReg_12[0] lvt._GEN_75[0] $techmap\lvt.$auto$simplemap.cc:256:simplemap_eqne$1500 lvt._GEN_76[0]
1-0 1
-11 1
.names lvt.lvtReg_13[0] lvt._GEN_76[0] $techmap\lvt.$auto$simplemap.cc:256:simplemap_eqne$1517 lvt._GEN_77[0]
1-0 1
-11 1
.names lvt.lvtReg_14[0] lvt._GEN_77[0] $techmap\lvt.$auto$simplemap.cc:256:simplemap_eqne$1534 lvt._GEN_78[0]
1-0 1
-11 1
.names lvt.lvtReg_1[0] lvt.lvtReg_0[0] $techmap\lvt.$auto$simplemap.cc:256:simplemap_eqne$1551 lvt._GEN_81[0]
1-0 1
-11 1
.names lvt.lvtReg_2[0] lvt._GEN_81[0] $techmap\lvt.$auto$simplemap.cc:256:simplemap_eqne$1568 lvt._GEN_82[0]
1-0 1
-11 1
.names lvt.lvtReg_3[0] lvt._GEN_82[0] $techmap\lvt.$auto$simplemap.cc:256:simplemap_eqne$1585 lvt._GEN_83[0]
1-0 1
-11 1
.names lvt.lvtReg_4[0] lvt._GEN_83[0] $techmap\lvt.$auto$simplemap.cc:256:simplemap_eqne$1602 lvt._GEN_84[0]
1-0 1
-11 1
.names lvt.lvtReg_5[0] lvt._GEN_84[0] $techmap\lvt.$auto$simplemap.cc:256:simplemap_eqne$1619 lvt._GEN_85[0]
1-0 1
-11 1
.names lvt.lvtReg_6[0] lvt._GEN_85[0] $techmap\lvt.$auto$simplemap.cc:256:simplemap_eqne$1636 lvt._GEN_86[0]
1-0 1
-11 1
.names lvt.lvtReg_7[0] lvt._GEN_86[0] $techmap\lvt.$auto$simplemap.cc:256:simplemap_eqne$1653 lvt._GEN_87[0]
1-0 1
-11 1
.names lvt.lvtReg_8[0] lvt._GEN_87[0] $techmap\lvt.$auto$simplemap.cc:256:simplemap_eqne$1670 lvt._GEN_88[0]
1-0 1
-11 1
.names lvt.lvtReg_9[0] lvt._GEN_88[0] $techmap\lvt.$auto$simplemap.cc:256:simplemap_eqne$1687 lvt._GEN_89[0]
1-0 1
-11 1
.names lvt.lvtReg_10[0] lvt._GEN_89[0] $techmap\lvt.$auto$simplemap.cc:256:simplemap_eqne$1704 lvt._GEN_90[0]
1-0 1
-11 1
.names lvt.lvtReg_11[0] lvt._GEN_90[0] $techmap\lvt.$auto$simplemap.cc:256:simplemap_eqne$1721 lvt._GEN_91[0]
1-0 1
-11 1
.names lvt.lvtReg_12[0] lvt._GEN_91[0] $techmap\lvt.$auto$simplemap.cc:256:simplemap_eqne$1738 lvt._GEN_92[0]
1-0 1
-11 1
.names lvt.lvtReg_13[0] lvt._GEN_92[0] $techmap\lvt.$auto$simplemap.cc:256:simplemap_eqne$1755 lvt._GEN_93[0]
1-0 1
-11 1
.names lvt.lvtReg_14[0] lvt._GEN_93[0] $techmap\lvt.$auto$simplemap.cc:256:simplemap_eqne$1772 lvt._GEN_94[0]
1-0 1
-11 1
.names lvt.lvtReg_15[0] lvt._GEN_78[0] $techmap\lvt.$auto$simplemap.cc:256:simplemap_eqne$1789 lvt.io_rdIdx_0[0]
1-0 1
-11 1
.names lvt.lvtReg_15[0] lvt._GEN_94[0] $techmap\lvt.$auto$simplemap.cc:256:simplemap_eqne$1806 lvt.io_rdIdx_1[0]
1-0 1
-11 1
.names $true lvt._GEN_31[0] $techmap\lvt.$auto$simplemap.cc:256:simplemap_eqne$2039 $techmap\lvt.$procmux$151_Y[0]
1-0 1
-11 1
.names lvt._GEN_31[0] $techmap\lvt.$procmux$151_Y[0] io_wrEna_1 $techmap\lvt.$procmux$153_Y[0]
1-0 1
-11 1
.names $techmap\lvt.$procmux$153_Y[0] $false reset $techmap\lvt.$0\lvtReg_15[1:0][0]
1-0 1
-11 1
.names $true lvt._GEN_30[0] $techmap\lvt.$auto$simplemap.cc:256:simplemap_eqne$2024 $techmap\lvt.$procmux$160_Y[0]
1-0 1
-11 1
.names lvt._GEN_30[0] $techmap\lvt.$procmux$160_Y[0] io_wrEna_1 $techmap\lvt.$procmux$162_Y[0]
1-0 1
-11 1
.names $techmap\lvt.$procmux$162_Y[0] $false reset $techmap\lvt.$0\lvtReg_14[1:0][0]
1-0 1
-11 1
.names $true lvt._GEN_29[0] $techmap\lvt.$auto$simplemap.cc:256:simplemap_eqne$2009 $techmap\lvt.$procmux$169_Y[0]
1-0 1
-11 1
.names lvt._GEN_29[0] $techmap\lvt.$procmux$169_Y[0] io_wrEna_1 $techmap\lvt.$procmux$171_Y[0]
1-0 1
-11 1
.names $techmap\lvt.$procmux$171_Y[0] $false reset $techmap\lvt.$0\lvtReg_13[1:0][0]
1-0 1
-11 1
.names $true lvt._GEN_28[0] $techmap\lvt.$auto$simplemap.cc:256:simplemap_eqne$1994 $techmap\lvt.$procmux$178_Y[0]
1-0 1
-11 1
.names lvt._GEN_28[0] $techmap\lvt.$procmux$178_Y[0] io_wrEna_1 $techmap\lvt.$procmux$180_Y[0]
1-0 1
-11 1
.names $techmap\lvt.$procmux$180_Y[0] $false reset $techmap\lvt.$0\lvtReg_12[1:0][0]
1-0 1
-11 1
.names $true lvt._GEN_27[0] $techmap\lvt.$auto$simplemap.cc:256:simplemap_eqne$1979 $techmap\lvt.$procmux$187_Y[0]
1-0 1
-11 1
.names lvt._GEN_27[0] $techmap\lvt.$procmux$187_Y[0] io_wrEna_1 $techmap\lvt.$procmux$189_Y[0]
1-0 1
-11 1
.names $techmap\lvt.$procmux$189_Y[0] $false reset $techmap\lvt.$0\lvtReg_11[1:0][0]
1-0 1
-11 1
.names $true lvt._GEN_26[0] $techmap\lvt.$auto$simplemap.cc:256:simplemap_eqne$1964 $techmap\lvt.$procmux$196_Y[0]
1-0 1
-11 1
.names lvt._GEN_26[0] $techmap\lvt.$procmux$196_Y[0] io_wrEna_1 $techmap\lvt.$procmux$198_Y[0]
1-0 1
-11 1
.names $techmap\lvt.$procmux$198_Y[0] $false reset $techmap\lvt.$0\lvtReg_10[1:0][0]
1-0 1
-11 1
.names $true lvt._GEN_25[0] $techmap\lvt.$auto$simplemap.cc:256:simplemap_eqne$1949 $techmap\lvt.$procmux$205_Y[0]
1-0 1
-11 1
.names lvt._GEN_25[0] $techmap\lvt.$procmux$205_Y[0] io_wrEna_1 $techmap\lvt.$procmux$207_Y[0]
1-0 1
-11 1
.names $techmap\lvt.$procmux$207_Y[0] $false reset $techmap\lvt.$0\lvtReg_9[1:0][0]
1-0 1
-11 1
.names $true lvt._GEN_24[0] $techmap\lvt.$auto$simplemap.cc:256:simplemap_eqne$1934 $techmap\lvt.$procmux$214_Y[0]
1-0 1
-11 1
.names lvt._GEN_24[0] $techmap\lvt.$procmux$214_Y[0] io_wrEna_1 $techmap\lvt.$procmux$216_Y[0]
1-0 1
-11 1
.names $techmap\lvt.$procmux$216_Y[0] $false reset $techmap\lvt.$0\lvtReg_8[1:0][0]
1-0 1
-11 1
.names $true lvt._GEN_23[0] $techmap\lvt.$auto$simplemap.cc:256:simplemap_eqne$1919 $techmap\lvt.$procmux$223_Y[0]
1-0 1
-11 1
.names lvt._GEN_23[0] $techmap\lvt.$procmux$223_Y[0] io_wrEna_1 $techmap\lvt.$procmux$225_Y[0]
1-0 1
-11 1
.names $techmap\lvt.$procmux$225_Y[0] $false reset $techmap\lvt.$0\lvtReg_7[1:0][0]
1-0 1
-11 1
.names $true lvt._GEN_22[0] $techmap\lvt.$auto$simplemap.cc:256:simplemap_eqne$1904 $techmap\lvt.$procmux$232_Y[0]
1-0 1
-11 1
.names lvt._GEN_22[0] $techmap\lvt.$procmux$232_Y[0] io_wrEna_1 $techmap\lvt.$procmux$234_Y[0]
1-0 1
-11 1
.names $techmap\lvt.$procmux$234_Y[0] $false reset $techmap\lvt.$0\lvtReg_6[1:0][0]
1-0 1
-11 1
.names $true lvt._GEN_21[0] $techmap\lvt.$auto$simplemap.cc:256:simplemap_eqne$1889 $techmap\lvt.$procmux$241_Y[0]
1-0 1
-11 1
.names lvt._GEN_21[0] $techmap\lvt.$procmux$241_Y[0] io_wrEna_1 $techmap\lvt.$procmux$243_Y[0]
1-0 1
-11 1
.names $techmap\lvt.$procmux$243_Y[0] $false reset $techmap\lvt.$0\lvtReg_5[1:0][0]
1-0 1
-11 1
.names $true lvt._GEN_20[0] $techmap\lvt.$auto$simplemap.cc:256:simplemap_eqne$1874 $techmap\lvt.$procmux$250_Y[0]
1-0 1
-11 1
.names lvt._GEN_20[0] $techmap\lvt.$procmux$250_Y[0] io_wrEna_1 $techmap\lvt.$procmux$252_Y[0]
1-0 1
-11 1
.names $techmap\lvt.$procmux$252_Y[0] $false reset $techmap\lvt.$0\lvtReg_4[1:0][0]
1-0 1
-11 1
.names $true lvt._GEN_19[0] $techmap\lvt.$auto$simplemap.cc:256:simplemap_eqne$1859 $techmap\lvt.$procmux$259_Y[0]
1-0 1
-11 1
.names lvt._GEN_19[0] $techmap\lvt.$procmux$259_Y[0] io_wrEna_1 $techmap\lvt.$procmux$261_Y[0]
1-0 1
-11 1
.names $techmap\lvt.$procmux$261_Y[0] $false reset $techmap\lvt.$0\lvtReg_3[1:0][0]
1-0 1
-11 1
.names $true lvt._GEN_18[0] $techmap\lvt.$auto$simplemap.cc:256:simplemap_eqne$1844 $techmap\lvt.$procmux$268_Y[0]
1-0 1
-11 1
.names lvt._GEN_18[0] $techmap\lvt.$procmux$268_Y[0] io_wrEna_1 $techmap\lvt.$procmux$270_Y[0]
1-0 1
-11 1
.names $techmap\lvt.$procmux$270_Y[0] $false reset $techmap\lvt.$0\lvtReg_2[1:0][0]
1-0 1
-11 1
.names $true lvt._GEN_17[0] $techmap\lvt.$auto$simplemap.cc:256:simplemap_eqne$1829 $techmap\lvt.$procmux$277_Y[0]
1-0 1
-11 1
.names lvt._GEN_17[0] $techmap\lvt.$procmux$277_Y[0] io_wrEna_1 $techmap\lvt.$procmux$279_Y[0]
1-0 1
-11 1
.names $techmap\lvt.$procmux$279_Y[0] $false reset $techmap\lvt.$0\lvtReg_1[1:0][0]
1-0 1
-11 1
.names $true lvt._GEN_16[0] $techmap\lvt.$auto$simplemap.cc:168:logic_reduce$1820 $techmap\lvt.$procmux$286_Y[0]
1-0 1
-11 1
.names lvt._GEN_16[0] $techmap\lvt.$procmux$286_Y[0] io_wrEna_1 $techmap\lvt.$procmux$288_Y[0]
1-0 1
-11 1
.names $techmap\lvt.$procmux$288_Y[0] $false reset $techmap\lvt.$0\lvtReg_0[1:0][0]
1-0 1
-11 1
.latch $techmap\lvt.$0\lvtReg_1[1:0][0] lvt.lvtReg_1[0] re clock 2
.latch $techmap\lvt.$0\lvtReg_0[1:0][0] lvt.lvtReg_0[0] re clock 2
.latch $techmap\lvt.$0\lvtReg_2[1:0][0] lvt.lvtReg_2[0] re clock 2
.latch $techmap\lvt.$0\lvtReg_3[1:0][0] lvt.lvtReg_3[0] re clock 2
.latch $techmap\lvt.$0\lvtReg_4[1:0][0] lvt.lvtReg_4[0] re clock 2
.latch $techmap\lvt.$0\lvtReg_5[1:0][0] lvt.lvtReg_5[0] re clock 2
.latch $techmap\lvt.$0\lvtReg_6[1:0][0] lvt.lvtReg_6[0] re clock 2
.latch $techmap\lvt.$0\lvtReg_7[1:0][0] lvt.lvtReg_7[0] re clock 2
.latch $techmap\lvt.$0\lvtReg_8[1:0][0] lvt.lvtReg_8[0] re clock 2
.latch $techmap\lvt.$0\lvtReg_9[1:0][0] lvt.lvtReg_9[0] re clock 2
.latch $techmap\lvt.$0\lvtReg_10[1:0][0] lvt.lvtReg_10[0] re clock 2
.latch $techmap\lvt.$0\lvtReg_11[1:0][0] lvt.lvtReg_11[0] re clock 2
.latch $techmap\lvt.$0\lvtReg_12[1:0][0] lvt.lvtReg_12[0] re clock 2
.latch $techmap\lvt.$0\lvtReg_13[1:0][0] lvt.lvtReg_13[0] re clock 2
.latch $techmap\lvt.$0\lvtReg_14[1:0][0] lvt.lvtReg_14[0] re clock 2
.latch $techmap\lvt.$0\lvtReg_15[1:0][0] lvt.lvtReg_15[0] re clock 2
.names $true io_wrAddr_0[0] $techmap\lvt.$auto$simplemap.cc:250:simplemap_eqne$1020[0]
10 1
01 1
.names $true io_wrAddr_0[1] $techmap\lvt.$auto$simplemap.cc:250:simplemap_eqne$1037[1]
10 1
01 1
.names $true io_wrAddr_0[2] $techmap\lvt.$auto$simplemap.cc:250:simplemap_eqne$1071[2]
10 1
01 1
.names $true io_wrAddr_0[3] $techmap\lvt.$auto$simplemap.cc:250:simplemap_eqne$1139[3]
10 1
01 1
.names $true io_rdAddr_0[0] $techmap\lvt.$auto$simplemap.cc:250:simplemap_eqne$1307[0]
10 1
01 1
.names $true io_rdAddr_0[1] $techmap\lvt.$auto$simplemap.cc:250:simplemap_eqne$1324[1]
10 1
01 1
.names $true io_rdAddr_0[2] $techmap\lvt.$auto$simplemap.cc:250:simplemap_eqne$1358[2]
10 1
01 1
.names $true io_rdAddr_0[3] $techmap\lvt.$auto$simplemap.cc:250:simplemap_eqne$1426[3]
10 1
01 1
.names $true io_rdAddr_1[0] $techmap\lvt.$auto$simplemap.cc:250:simplemap_eqne$1545[0]
10 1
01 1
.names $true io_rdAddr_1[1] $techmap\lvt.$auto$simplemap.cc:250:simplemap_eqne$1562[1]
10 1
01 1
.names $true io_rdAddr_1[2] $techmap\lvt.$auto$simplemap.cc:250:simplemap_eqne$1596[2]
10 1
01 1
.names $true io_rdAddr_1[3] $techmap\lvt.$auto$simplemap.cc:250:simplemap_eqne$1664[3]
10 1
01 1
.names $true io_wrAddr_1[0] $techmap\lvt.$auto$simplemap.cc:250:simplemap_eqne$1823[0]
10 1
01 1
.names $true io_wrAddr_1[1] $techmap\lvt.$auto$simplemap.cc:250:simplemap_eqne$1838[1]
10 1
01 1
.names $true io_wrAddr_1[2] $techmap\lvt.$auto$simplemap.cc:250:simplemap_eqne$1868[2]
10 1
01 1
.names $true io_wrAddr_1[3] $techmap\lvt.$auto$simplemap.cc:250:simplemap_eqne$1928[3]
10 1
01 1
.names clock Memory.clock
1 1
.names io_rdAddr_0[0] Memory.io_rdAddr[0]
1 1
.names io_rdAddr_0[1] Memory.io_rdAddr[1]
1 1
.names io_rdAddr_0[2] Memory.io_rdAddr[2]
1 1
.names io_rdAddr_0[3] Memory.io_rdAddr[3]
1 1
.names io_wrAddr_0[0] Memory.io_wrAddr[0]
1 1
.names io_wrAddr_0[1] Memory.io_wrAddr[1]
1 1
.names io_wrAddr_0[2] Memory.io_wrAddr[2]
1 1
.names io_wrAddr_0[3] Memory.io_wrAddr[3]
1 1
.names io_wrData_0[0] Memory.io_wrData[0]
1 1
.names io_wrData_0[1] Memory.io_wrData[1]
1 1
.names io_wrData_0[2] Memory.io_wrData[2]
1 1
.names io_wrData_0[3] Memory.io_wrData[3]
1 1
.names io_wrData_0[4] Memory.io_wrData[4]
1 1
.names io_wrData_0[5] Memory.io_wrData[5]
1 1
.names io_wrData_0[6] Memory.io_wrData[6]
1 1
.names io_wrData_0[7] Memory.io_wrData[7]
1 1
.names io_wrEna_0 Memory.io_wrEna
1 1
.names io_wrAddr_0[0] Memory.mem_MPORT_addr[0]
1 1
.names io_wrAddr_0[1] Memory.mem_MPORT_addr[1]
1 1
.names io_wrAddr_0[2] Memory.mem_MPORT_addr[2]
1 1
.names io_wrAddr_0[3] Memory.mem_MPORT_addr[3]
1 1
.names io_wrData_0[0] Memory.mem_MPORT_data[0]
1 1
.names io_wrData_0[1] Memory.mem_MPORT_data[1]
1 1
.names io_wrData_0[2] Memory.mem_MPORT_data[2]
1 1
.names io_wrData_0[3] Memory.mem_MPORT_data[3]
1 1
.names io_wrData_0[4] Memory.mem_MPORT_data[4]
1 1
.names io_wrData_0[5] Memory.mem_MPORT_data[5]
1 1
.names io_wrData_0[6] Memory.mem_MPORT_data[6]
1 1
.names io_wrData_0[7] Memory.mem_MPORT_data[7]
1 1
.names io_wrEna_0 Memory.mem_MPORT_en
1 1
.names Memory.io_rdData[0] Memory.mem_io_rdData_MPORT_data[0]
1 1
.names Memory.io_rdData[1] Memory.mem_io_rdData_MPORT_data[1]
1 1
.names Memory.io_rdData[2] Memory.mem_io_rdData_MPORT_data[2]
1 1
.names Memory.io_rdData[3] Memory.mem_io_rdData_MPORT_data[3]
1 1
.names Memory.io_rdData[4] Memory.mem_io_rdData_MPORT_data[4]
1 1
.names Memory.io_rdData[5] Memory.mem_io_rdData_MPORT_data[5]
1 1
.names Memory.io_rdData[6] Memory.mem_io_rdData_MPORT_data[6]
1 1
.names Memory.io_rdData[7] Memory.mem_io_rdData_MPORT_data[7]
1 1
.names clock Memory_1.clock
1 1
.names io_rdAddr_1[0] Memory_1.io_rdAddr[0]
1 1
.names io_rdAddr_1[1] Memory_1.io_rdAddr[1]
1 1
.names io_rdAddr_1[2] Memory_1.io_rdAddr[2]
1 1
.names io_rdAddr_1[3] Memory_1.io_rdAddr[3]
1 1
.names io_wrAddr_0[0] Memory_1.io_wrAddr[0]
1 1
.names io_wrAddr_0[1] Memory_1.io_wrAddr[1]
1 1
.names io_wrAddr_0[2] Memory_1.io_wrAddr[2]
1 1
.names io_wrAddr_0[3] Memory_1.io_wrAddr[3]
1 1
.names io_wrData_0[0] Memory_1.io_wrData[0]
1 1
.names io_wrData_0[1] Memory_1.io_wrData[1]
1 1
.names io_wrData_0[2] Memory_1.io_wrData[2]
1 1
.names io_wrData_0[3] Memory_1.io_wrData[3]
1 1
.names io_wrData_0[4] Memory_1.io_wrData[4]
1 1
.names io_wrData_0[5] Memory_1.io_wrData[5]
1 1
.names io_wrData_0[6] Memory_1.io_wrData[6]
1 1
.names io_wrData_0[7] Memory_1.io_wrData[7]
1 1
.names io_wrEna_0 Memory_1.io_wrEna
1 1
.names io_wrAddr_0[0] Memory_1.mem_MPORT_addr[0]
1 1
.names io_wrAddr_0[1] Memory_1.mem_MPORT_addr[1]
1 1
.names io_wrAddr_0[2] Memory_1.mem_MPORT_addr[2]
1 1
.names io_wrAddr_0[3] Memory_1.mem_MPORT_addr[3]
1 1
.names io_wrData_0[0] Memory_1.mem_MPORT_data[0]
1 1
.names io_wrData_0[1] Memory_1.mem_MPORT_data[1]
1 1
.names io_wrData_0[2] Memory_1.mem_MPORT_data[2]
1 1
.names io_wrData_0[3] Memory_1.mem_MPORT_data[3]
1 1
.names io_wrData_0[4] Memory_1.mem_MPORT_data[4]
1 1
.names io_wrData_0[5] Memory_1.mem_MPORT_data[5]
1 1
.names io_wrData_0[6] Memory_1.mem_MPORT_data[6]
1 1
.names io_wrData_0[7] Memory_1.mem_MPORT_data[7]
1 1
.names io_wrEna_0 Memory_1.mem_MPORT_en
1 1
.names Memory_1.io_rdData[0] Memory_1.mem_io_rdData_MPORT_data[0]
1 1
.names Memory_1.io_rdData[1] Memory_1.mem_io_rdData_MPORT_data[1]
1 1
.names Memory_1.io_rdData[2] Memory_1.mem_io_rdData_MPORT_data[2]
1 1
.names Memory_1.io_rdData[3] Memory_1.mem_io_rdData_MPORT_data[3]
1 1
.names Memory_1.io_rdData[4] Memory_1.mem_io_rdData_MPORT_data[4]
1 1
.names Memory_1.io_rdData[5] Memory_1.mem_io_rdData_MPORT_data[5]
1 1
.names Memory_1.io_rdData[6] Memory_1.mem_io_rdData_MPORT_data[6]
1 1
.names Memory_1.io_rdData[7] Memory_1.mem_io_rdData_MPORT_data[7]
1 1
.names clock Memory_1_clock
1 1
.names io_rdAddr_1[0] Memory_1_io_rdAddr[0]
1 1
.names io_rdAddr_1[1] Memory_1_io_rdAddr[1]
1 1
.names io_rdAddr_1[2] Memory_1_io_rdAddr[2]
1 1
.names io_rdAddr_1[3] Memory_1_io_rdAddr[3]
1 1
.names Memory_1.io_rdData[0] Memory_1_io_rdData[0]
1 1
.names Memory_1.io_rdData[1] Memory_1_io_rdData[1]
1 1
.names Memory_1.io_rdData[2] Memory_1_io_rdData[2]
1 1
.names Memory_1.io_rdData[3] Memory_1_io_rdData[3]
1 1
.names Memory_1.io_rdData[4] Memory_1_io_rdData[4]
1 1
.names Memory_1.io_rdData[5] Memory_1_io_rdData[5]
1 1
.names Memory_1.io_rdData[6] Memory_1_io_rdData[6]
1 1
.names Memory_1.io_rdData[7] Memory_1_io_rdData[7]
1 1
.names io_wrAddr_0[0] Memory_1_io_wrAddr[0]
1 1
.names io_wrAddr_0[1] Memory_1_io_wrAddr[1]
1 1
.names io_wrAddr_0[2] Memory_1_io_wrAddr[2]
1 1
.names io_wrAddr_0[3] Memory_1_io_wrAddr[3]
1 1
.names io_wrData_0[0] Memory_1_io_wrData[0]
1 1
.names io_wrData_0[1] Memory_1_io_wrData[1]
1 1
.names io_wrData_0[2] Memory_1_io_wrData[2]
1 1
.names io_wrData_0[3] Memory_1_io_wrData[3]
1 1
.names io_wrData_0[4] Memory_1_io_wrData[4]
1 1
.names io_wrData_0[5] Memory_1_io_wrData[5]
1 1
.names io_wrData_0[6] Memory_1_io_wrData[6]
1 1
.names io_wrData_0[7] Memory_1_io_wrData[7]
1 1
.names io_wrEna_0 Memory_1_io_wrEna
1 1
.names clock Memory_2.clock
1 1
.names io_rdAddr_0[0] Memory_2.io_rdAddr[0]
1 1
.names io_rdAddr_0[1] Memory_2.io_rdAddr[1]
1 1
.names io_rdAddr_0[2] Memory_2.io_rdAddr[2]
1 1
.names io_rdAddr_0[3] Memory_2.io_rdAddr[3]
1 1
.names io_wrAddr_1[0] Memory_2.io_wrAddr[0]
1 1
.names io_wrAddr_1[1] Memory_2.io_wrAddr[1]
1 1
.names io_wrAddr_1[2] Memory_2.io_wrAddr[2]
1 1
.names io_wrAddr_1[3] Memory_2.io_wrAddr[3]
1 1
.names io_wrData_1[0] Memory_2.io_wrData[0]
1 1
.names io_wrData_1[1] Memory_2.io_wrData[1]
1 1
.names io_wrData_1[2] Memory_2.io_wrData[2]
1 1
.names io_wrData_1[3] Memory_2.io_wrData[3]
1 1
.names io_wrData_1[4] Memory_2.io_wrData[4]
1 1
.names io_wrData_1[5] Memory_2.io_wrData[5]
1 1
.names io_wrData_1[6] Memory_2.io_wrData[6]
1 1
.names io_wrData_1[7] Memory_2.io_wrData[7]
1 1
.names io_wrEna_1 Memory_2.io_wrEna
1 1
.names io_wrAddr_1[0] Memory_2.mem_MPORT_addr[0]
1 1
.names io_wrAddr_1[1] Memory_2.mem_MPORT_addr[1]
1 1
.names io_wrAddr_1[2] Memory_2.mem_MPORT_addr[2]
1 1
.names io_wrAddr_1[3] Memory_2.mem_MPORT_addr[3]
1 1
.names io_wrData_1[0] Memory_2.mem_MPORT_data[0]
1 1
.names io_wrData_1[1] Memory_2.mem_MPORT_data[1]
1 1
.names io_wrData_1[2] Memory_2.mem_MPORT_data[2]
1 1
.names io_wrData_1[3] Memory_2.mem_MPORT_data[3]
1 1
.names io_wrData_1[4] Memory_2.mem_MPORT_data[4]
1 1
.names io_wrData_1[5] Memory_2.mem_MPORT_data[5]
1 1
.names io_wrData_1[6] Memory_2.mem_MPORT_data[6]
1 1
.names io_wrData_1[7] Memory_2.mem_MPORT_data[7]
1 1
.names io_wrEna_1 Memory_2.mem_MPORT_en
1 1
.names Memory_2.io_rdData[0] Memory_2.mem_io_rdData_MPORT_data[0]
1 1
.names Memory_2.io_rdData[1] Memory_2.mem_io_rdData_MPORT_data[1]
1 1
.names Memory_2.io_rdData[2] Memory_2.mem_io_rdData_MPORT_data[2]
1 1
.names Memory_2.io_rdData[3] Memory_2.mem_io_rdData_MPORT_data[3]
1 1
.names Memory_2.io_rdData[4] Memory_2.mem_io_rdData_MPORT_data[4]
1 1
.names Memory_2.io_rdData[5] Memory_2.mem_io_rdData_MPORT_data[5]
1 1
.names Memory_2.io_rdData[6] Memory_2.mem_io_rdData_MPORT_data[6]
1 1
.names Memory_2.io_rdData[7] Memory_2.mem_io_rdData_MPORT_data[7]
1 1
.names clock Memory_2_clock
1 1
.names io_rdAddr_0[0] Memory_2_io_rdAddr[0]
1 1
.names io_rdAddr_0[1] Memory_2_io_rdAddr[1]
1 1
.names io_rdAddr_0[2] Memory_2_io_rdAddr[2]
1 1
.names io_rdAddr_0[3] Memory_2_io_rdAddr[3]
1 1
.names Memory_2.io_rdData[0] Memory_2_io_rdData[0]
1 1
.names Memory_2.io_rdData[1] Memory_2_io_rdData[1]
1 1
.names Memory_2.io_rdData[2] Memory_2_io_rdData[2]
1 1
.names Memory_2.io_rdData[3] Memory_2_io_rdData[3]
1 1
.names Memory_2.io_rdData[4] Memory_2_io_rdData[4]
1 1
.names Memory_2.io_rdData[5] Memory_2_io_rdData[5]
1 1
.names Memory_2.io_rdData[6] Memory_2_io_rdData[6]
1 1
.names Memory_2.io_rdData[7] Memory_2_io_rdData[7]
1 1
.names io_wrAddr_1[0] Memory_2_io_wrAddr[0]
1 1
.names io_wrAddr_1[1] Memory_2_io_wrAddr[1]
1 1
.names io_wrAddr_1[2] Memory_2_io_wrAddr[2]
1 1
.names io_wrAddr_1[3] Memory_2_io_wrAddr[3]
1 1
.names io_wrData_1[0] Memory_2_io_wrData[0]
1 1
.names io_wrData_1[1] Memory_2_io_wrData[1]
1 1
.names io_wrData_1[2] Memory_2_io_wrData[2]
1 1
.names io_wrData_1[3] Memory_2_io_wrData[3]
1 1
.names io_wrData_1[4] Memory_2_io_wrData[4]
1 1
.names io_wrData_1[5] Memory_2_io_wrData[5]
1 1
.names io_wrData_1[6] Memory_2_io_wrData[6]
1 1
.names io_wrData_1[7] Memory_2_io_wrData[7]
1 1
.names io_wrEna_1 Memory_2_io_wrEna
1 1
.names clock Memory_3.clock
1 1
.names io_rdAddr_1[0] Memory_3.io_rdAddr[0]
1 1
.names io_rdAddr_1[1] Memory_3.io_rdAddr[1]
1 1
.names io_rdAddr_1[2] Memory_3.io_rdAddr[2]
1 1
.names io_rdAddr_1[3] Memory_3.io_rdAddr[3]
1 1
.names io_wrAddr_1[0] Memory_3.io_wrAddr[0]
1 1
.names io_wrAddr_1[1] Memory_3.io_wrAddr[1]
1 1
.names io_wrAddr_1[2] Memory_3.io_wrAddr[2]
1 1
.names io_wrAddr_1[3] Memory_3.io_wrAddr[3]
1 1
.names io_wrData_1[0] Memory_3.io_wrData[0]
1 1
.names io_wrData_1[1] Memory_3.io_wrData[1]
1 1
.names io_wrData_1[2] Memory_3.io_wrData[2]
1 1
.names io_wrData_1[3] Memory_3.io_wrData[3]
1 1
.names io_wrData_1[4] Memory_3.io_wrData[4]
1 1
.names io_wrData_1[5] Memory_3.io_wrData[5]
1 1
.names io_wrData_1[6] Memory_3.io_wrData[6]
1 1
.names io_wrData_1[7] Memory_3.io_wrData[7]
1 1
.names io_wrEna_1 Memory_3.io_wrEna
1 1
.names io_wrAddr_1[0] Memory_3.mem_MPORT_addr[0]
1 1
.names io_wrAddr_1[1] Memory_3.mem_MPORT_addr[1]
1 1
.names io_wrAddr_1[2] Memory_3.mem_MPORT_addr[2]
1 1
.names io_wrAddr_1[3] Memory_3.mem_MPORT_addr[3]
1 1
.names io_wrData_1[0] Memory_3.mem_MPORT_data[0]
1 1
.names io_wrData_1[1] Memory_3.mem_MPORT_data[1]
1 1
.names io_wrData_1[2] Memory_3.mem_MPORT_data[2]
1 1
.names io_wrData_1[3] Memory_3.mem_MPORT_data[3]
1 1
.names io_wrData_1[4] Memory_3.mem_MPORT_data[4]
1 1
.names io_wrData_1[5] Memory_3.mem_MPORT_data[5]
1 1
.names io_wrData_1[6] Memory_3.mem_MPORT_data[6]
1 1
.names io_wrData_1[7] Memory_3.mem_MPORT_data[7]
1 1
.names io_wrEna_1 Memory_3.mem_MPORT_en
1 1
.names Memory_3.io_rdData[0] Memory_3.mem_io_rdData_MPORT_data[0]
1 1
.names Memory_3.io_rdData[1] Memory_3.mem_io_rdData_MPORT_data[1]
1 1
.names Memory_3.io_rdData[2] Memory_3.mem_io_rdData_MPORT_data[2]
1 1
.names Memory_3.io_rdData[3] Memory_3.mem_io_rdData_MPORT_data[3]
1 1
.names Memory_3.io_rdData[4] Memory_3.mem_io_rdData_MPORT_data[4]
1 1
.names Memory_3.io_rdData[5] Memory_3.mem_io_rdData_MPORT_data[5]
1 1
.names Memory_3.io_rdData[6] Memory_3.mem_io_rdData_MPORT_data[6]
1 1
.names Memory_3.io_rdData[7] Memory_3.mem_io_rdData_MPORT_data[7]
1 1
.names clock Memory_3_clock
1 1
.names io_rdAddr_1[0] Memory_3_io_rdAddr[0]
1 1
.names io_rdAddr_1[1] Memory_3_io_rdAddr[1]
1 1
.names io_rdAddr_1[2] Memory_3_io_rdAddr[2]
1 1
.names io_rdAddr_1[3] Memory_3_io_rdAddr[3]
1 1
.names Memory_3.io_rdData[0] Memory_3_io_rdData[0]
1 1
.names Memory_3.io_rdData[1] Memory_3_io_rdData[1]
1 1
.names Memory_3.io_rdData[2] Memory_3_io_rdData[2]
1 1
.names Memory_3.io_rdData[3] Memory_3_io_rdData[3]
1 1
.names Memory_3.io_rdData[4] Memory_3_io_rdData[4]
1 1
.names Memory_3.io_rdData[5] Memory_3_io_rdData[5]
1 1
.names Memory_3.io_rdData[6] Memory_3_io_rdData[6]
1 1
.names Memory_3.io_rdData[7] Memory_3_io_rdData[7]
1 1
.names io_wrAddr_1[0] Memory_3_io_wrAddr[0]
1 1
.names io_wrAddr_1[1] Memory_3_io_wrAddr[1]
1 1
.names io_wrAddr_1[2] Memory_3_io_wrAddr[2]
1 1
.names io_wrAddr_1[3] Memory_3_io_wrAddr[3]
1 1
.names io_wrData_1[0] Memory_3_io_wrData[0]
1 1
.names io_wrData_1[1] Memory_3_io_wrData[1]
1 1
.names io_wrData_1[2] Memory_3_io_wrData[2]
1 1
.names io_wrData_1[3] Memory_3_io_wrData[3]
1 1
.names io_wrData_1[4] Memory_3_io_wrData[4]
1 1
.names io_wrData_1[5] Memory_3_io_wrData[5]
1 1
.names io_wrData_1[6] Memory_3_io_wrData[6]
1 1
.names io_wrData_1[7] Memory_3_io_wrData[7]
1 1
.names io_wrEna_1 Memory_3_io_wrEna
1 1
.names clock Memory_clock
1 1
.names io_rdAddr_0[0] Memory_io_rdAddr[0]
1 1
.names io_rdAddr_0[1] Memory_io_rdAddr[1]
1 1
.names io_rdAddr_0[2] Memory_io_rdAddr[2]
1 1
.names io_rdAddr_0[3] Memory_io_rdAddr[3]
1 1
.names Memory.io_rdData[0] Memory_io_rdData[0]
1 1
.names Memory.io_rdData[1] Memory_io_rdData[1]
1 1
.names Memory.io_rdData[2] Memory_io_rdData[2]
1 1
.names Memory.io_rdData[3] Memory_io_rdData[3]
1 1
.names Memory.io_rdData[4] Memory_io_rdData[4]
1 1
.names Memory.io_rdData[5] Memory_io_rdData[5]
1 1
.names Memory.io_rdData[6] Memory_io_rdData[6]
1 1
.names Memory.io_rdData[7] Memory_io_rdData[7]
1 1
.names io_wrAddr_0[0] Memory_io_wrAddr[0]
1 1
.names io_wrAddr_0[1] Memory_io_wrAddr[1]
1 1
.names io_wrAddr_0[2] Memory_io_wrAddr[2]
1 1
.names io_wrAddr_0[3] Memory_io_wrAddr[3]
1 1
.names io_wrData_0[0] Memory_io_wrData[0]
1 1
.names io_wrData_0[1] Memory_io_wrData[1]
1 1
.names io_wrData_0[2] Memory_io_wrData[2]
1 1
.names io_wrData_0[3] Memory_io_wrData[3]
1 1
.names io_wrData_0[4] Memory_io_wrData[4]
1 1
.names io_wrData_0[5] Memory_io_wrData[5]
1 1
.names io_wrData_0[6] Memory_io_wrData[6]
1 1
.names io_wrData_0[7] Memory_io_wrData[7]
1 1
.names io_wrEna_0 Memory_io_wrEna
1 1
.names _GEN_26[0] _GEN_31[0]
1 1
.names _GEN_26[1] _GEN_31[1]
1 1
.names _GEN_26[2] _GEN_31[2]
1 1
.names _GEN_26[3] _GEN_31[3]
1 1
.names _GEN_26[4] _GEN_31[4]
1 1
.names _GEN_26[5] _GEN_31[5]
1 1
.names _GEN_26[6] _GEN_31[6]
1 1
.names _GEN_26[7] _GEN_31[7]
1 1
.names Memory.io_rdData[0] _GEN_6[0]
1 1
.names Memory.io_rdData[1] _GEN_6[1]
1 1
.names Memory.io_rdData[2] _GEN_6[2]
1 1
.names Memory.io_rdData[3] _GEN_6[3]
1 1
.names Memory.io_rdData[4] _GEN_6[4]
1 1
.names Memory.io_rdData[5] _GEN_6[5]
1 1
.names Memory.io_rdData[6] _GEN_6[6]
1 1
.names Memory.io_rdData[7] _GEN_6[7]
1 1
.names $false _io_rdData_0_T[0]
1 1
.names lvt.io_rdIdx_0[0] _io_rdData_0_T[1]
1 1
.names $false _io_rdData_0_T[3]
1 1
.names $false _io_rdData_0_T_1[0]
1 1
.names lvt.io_rdIdx_0[0] _io_rdData_0_T_1[1]
1 1
.names _io_rdData_0_T[2] _io_rdData_0_T_1[2]
1 1
.names $false _io_rdData_0_T_1[3]
1 1
.names $false _io_rdData_0_T_1[4]
1 1
.names $false _io_rdData_1_T[0]
1 1
.names lvt.io_rdIdx_1[0] _io_rdData_1_T[1]
1 1
.names $false _io_rdData_1_T[3]
1 1
.names $true _io_rdData_1_T_2[0]
1 1
.names lvt.io_rdIdx_1[0] _io_rdData_1_T_2[1]
1 1
.names _io_rdData_1_T[2] _io_rdData_1_T_2[2]
1 1
.names $false _io_rdData_1_T_2[3]
1 1
.names _GEN_11[0] io_rdData_0[0]
1 1
.names _GEN_11[1] io_rdData_0[1]
1 1
.names _GEN_11[2] io_rdData_0[2]
1 1
.names _GEN_11[3] io_rdData_0[3]
1 1
.names _GEN_11[4] io_rdData_0[4]
1 1
.names _GEN_11[5] io_rdData_0[5]
1 1
.names _GEN_11[6] io_rdData_0[6]
1 1
.names _GEN_11[7] io_rdData_0[7]
1 1
.names clock lvt.clock
1 1
.names io_rdAddr_0[0] lvt.io_rdAddr_0[0]
1 1
.names io_rdAddr_0[1] lvt.io_rdAddr_0[1]
1 1
.names io_rdAddr_0[2] lvt.io_rdAddr_0[2]
1 1
.names io_rdAddr_0[3] lvt.io_rdAddr_0[3]
1 1
.names $false lvt.io_rdAddr_0[4]
1 1
.names $false lvt.io_rdAddr_0[5]
1 1
.names $false lvt.io_rdAddr_0[6]
1 1
.names $false lvt.io_rdAddr_0[7]
1 1
.names io_rdAddr_1[0] lvt.io_rdAddr_1[0]
1 1
.names io_rdAddr_1[1] lvt.io_rdAddr_1[1]
1 1
.names io_rdAddr_1[2] lvt.io_rdAddr_1[2]
1 1
.names io_rdAddr_1[3] lvt.io_rdAddr_1[3]
1 1
.names $false lvt.io_rdAddr_1[4]
1 1
.names $false lvt.io_rdAddr_1[5]
1 1
.names $false lvt.io_rdAddr_1[6]
1 1
.names $false lvt.io_rdAddr_1[7]
1 1
.names _io_rdData_0_T[2] lvt.io_rdIdx_0[1]
1 1
.names _io_rdData_1_T[2] lvt.io_rdIdx_1[1]
1 1
.names io_wrAddr_0[0] lvt.io_wrAddr_0[0]
1 1
.names io_wrAddr_0[1] lvt.io_wrAddr_0[1]
1 1
.names io_wrAddr_0[2] lvt.io_wrAddr_0[2]
1 1
.names io_wrAddr_0[3] lvt.io_wrAddr_0[3]
1 1
.names $false lvt.io_wrAddr_0[4]
1 1
.names $false lvt.io_wrAddr_0[5]
1 1
.names $false lvt.io_wrAddr_0[6]
1 1
.names $false lvt.io_wrAddr_0[7]
1 1
.names io_wrAddr_1[0] lvt.io_wrAddr_1[0]
1 1
.names io_wrAddr_1[1] lvt.io_wrAddr_1[1]
1 1
.names io_wrAddr_1[2] lvt.io_wrAddr_1[2]
1 1
.names io_wrAddr_1[3] lvt.io_wrAddr_1[3]
1 1
.names $false lvt.io_wrAddr_1[4]
1 1
.names $false lvt.io_wrAddr_1[5]
1 1
.names $false lvt.io_wrAddr_1[6]
1 1
.names $false lvt.io_wrAddr_1[7]
1 1
.names io_wrEna_0 lvt.io_wrEna_0
1 1
.names io_wrEna_1 lvt.io_wrEna_1
1 1
.names reset lvt.reset
1 1
.names clock lvt_clock
1 1
.names io_rdAddr_0[0] lvt_io_rdAddr_0[0]
1 1
.names io_rdAddr_0[1] lvt_io_rdAddr_0[1]
1 1
.names io_rdAddr_0[2] lvt_io_rdAddr_0[2]
1 1
.names io_rdAddr_0[3] lvt_io_rdAddr_0[3]
1 1
.names $false lvt_io_rdAddr_0[4]
1 1
.names $false lvt_io_rdAddr_0[5]
1 1
.names $false lvt_io_rdAddr_0[6]
1 1
.names $false lvt_io_rdAddr_0[7]
1 1
.names io_rdAddr_1[0] lvt_io_rdAddr_1[0]
1 1
.names io_rdAddr_1[1] lvt_io_rdAddr_1[1]
1 1
.names io_rdAddr_1[2] lvt_io_rdAddr_1[2]
1 1
.names io_rdAddr_1[3] lvt_io_rdAddr_1[3]
1 1
.names $false lvt_io_rdAddr_1[4]
1 1
.names $false lvt_io_rdAddr_1[5]
1 1
.names $false lvt_io_rdAddr_1[6]
1 1
.names $false lvt_io_rdAddr_1[7]
1 1
.names lvt.io_rdIdx_0[0] lvt_io_rdIdx_0[0]
1 1
.names _io_rdData_0_T[2] lvt_io_rdIdx_0[1]
1 1
.names lvt.io_rdIdx_1[0] lvt_io_rdIdx_1[0]
1 1
.names _io_rdData_1_T[2] lvt_io_rdIdx_1[1]
1 1
.names io_wrAddr_0[0] lvt_io_wrAddr_0[0]
1 1
.names io_wrAddr_0[1] lvt_io_wrAddr_0[1]
1 1
.names io_wrAddr_0[2] lvt_io_wrAddr_0[2]
1 1
.names io_wrAddr_0[3] lvt_io_wrAddr_0[3]
1 1
.names $false lvt_io_wrAddr_0[4]
1 1
.names $false lvt_io_wrAddr_0[5]
1 1
.names $false lvt_io_wrAddr_0[6]
1 1
.names $false lvt_io_wrAddr_0[7]
1 1
.names io_wrAddr_1[0] lvt_io_wrAddr_1[0]
1 1
.names io_wrAddr_1[1] lvt_io_wrAddr_1[1]
1 1
.names io_wrAddr_1[2] lvt_io_wrAddr_1[2]
1 1
.names io_wrAddr_1[3] lvt_io_wrAddr_1[3]
1 1
.names $false lvt_io_wrAddr_1[4]
1 1
.names $false lvt_io_wrAddr_1[5]
1 1
.names $false lvt_io_wrAddr_1[6]
1 1
.names $false lvt_io_wrAddr_1[7]
1 1
.names io_wrEna_0 lvt_io_wrEna_0
1 1
.names io_wrEna_1 lvt_io_wrEna_1
1 1
.names reset lvt_reset
1 1
.names Memory.io_rdData[0] mems_0_rdData[0]
1 1
.names Memory.io_rdData[1] mems_0_rdData[1]
1 1
.names Memory.io_rdData[2] mems_0_rdData[2]
1 1
.names Memory.io_rdData[3] mems_0_rdData[3]
1 1
.names Memory.io_rdData[4] mems_0_rdData[4]
1 1
.names Memory.io_rdData[5] mems_0_rdData[5]
1 1
.names Memory.io_rdData[6] mems_0_rdData[6]
1 1
.names Memory.io_rdData[7] mems_0_rdData[7]
1 1
.names Memory_1.io_rdData[0] mems_1_rdData[0]
1 1
.names Memory_1.io_rdData[1] mems_1_rdData[1]
1 1
.names Memory_1.io_rdData[2] mems_1_rdData[2]
1 1
.names Memory_1.io_rdData[3] mems_1_rdData[3]
1 1
.names Memory_1.io_rdData[4] mems_1_rdData[4]
1 1
.names Memory_1.io_rdData[5] mems_1_rdData[5]
1 1
.names Memory_1.io_rdData[6] mems_1_rdData[6]
1 1
.names Memory_1.io_rdData[7] mems_1_rdData[7]
1 1
.names Memory_2.io_rdData[0] mems_2_rdData[0]
1 1
.names Memory_2.io_rdData[1] mems_2_rdData[1]
1 1
.names Memory_2.io_rdData[2] mems_2_rdData[2]
1 1
.names Memory_2.io_rdData[3] mems_2_rdData[3]
1 1
.names Memory_2.io_rdData[4] mems_2_rdData[4]
1 1
.names Memory_2.io_rdData[5] mems_2_rdData[5]
1 1
.names Memory_2.io_rdData[6] mems_2_rdData[6]
1 1
.names Memory_2.io_rdData[7] mems_2_rdData[7]
1 1
.names Memory_3.io_rdData[0] mems_3_rdData[0]
1 1
.names Memory_3.io_rdData[1] mems_3_rdData[1]
1 1
.names Memory_3.io_rdData[2] mems_3_rdData[2]
1 1
.names Memory_3.io_rdData[3] mems_3_rdData[3]
1 1
.names Memory_3.io_rdData[4] mems_3_rdData[4]
1 1
.names Memory_3.io_rdData[5] mems_3_rdData[5]
1 1
.names Memory_3.io_rdData[6] mems_3_rdData[6]
1 1
.names Memory_3.io_rdData[7] mems_3_rdData[7]
1 1
.end
