// Seed: 1562296477
module module_0 (
    input  logic id_0,
    input  logic id_1,
    input  logic id_2,
    output reg   id_3
);
  reg id_4;
  always @(id_4 or posedge 1) id_4 <= 1 & 1;
  assign id_3 = id_4;
endmodule : id_5
