
------------------------------------------------------------------------
--- Cache Stats
--- Name: l1cache
--- Overall Statistics
------------------------------------------------------------------------
- Total data requests:                           252255
     GetS:                                       173834
     GetX:                                       78421
     GetSEx:                                     0
- Total misses:                                  35601
     GetS, miss on arrival:                      18677
     GetS, miss after being blocked:             0
     GetX, miss on arrival:                      16924
     GetX, miss after being blocked:             0
     GetSEx, miss on arrival:                    0
     GetSEx, miss after being blocked:           0
- Total hits:                                    216654
     GetS, hit on arrival:                       31067
     GetS, hit after being blocked:              124090
     GetX, hit on arrival:                       10405
     GetX, hit after being blocked:              51092
     GetSEx, hit on arrival:                     0
     GetSEx, hit after being blocked:            0
- Hit ratio:                                     85.887%
- Miss ratio:                                    14.113%
------------ Coherence transitions for misses -------------
- GetS   I->S:                                   18677
- GetX   I->M:                                   16924
- GetX   S->M:                                   0
- GetSEx I->M:                                   0
- GetSEx S->M:                                   0
------------ Replacements and evictions -------------------
- PutS sent due to eviction:                     0
- PutE sent due to eviction:                     17643
- PutM sent due to eviction:                     16934
------------ Other stats ----------------------------------
- Inv stalled because LOCK held:                 0
- Requests received (incl coherence traffic):    287856
- Requests handled by MSHR (MSHR hits):          175182
- NACKs sent (MSHR Full, Down):                  0
- NACKs sent (MSHR Full, Up):                    0
------------ Latency stats --------------------------------
- Avg Miss Latency (cyc):                        98
- Latency GetS   I->S:                           77
- Latency GetX   I->M:                           121
------------ State and event stats ---------------------------
GetS, I:        18677
GetS, E:        135256
GetS, M:        19901
GetX, I:        16924
GetX, E:        74
GetX, M:        61423
GetSResp, IS:        18677
GetXResp, IM:        16924

Prospero Component Statistics:
------------------------------------------------------------------------
- Completed at:                          685624 ns
- Cycles with ops issued:                149062 cycles
- Cycles with no ops issued (LS full):   1222117 cycles
------------------------------------------------------------------------
- Reads issued:                          173834
- Writes issued:                         78421
- Split reads issued:                    59
- Split writes issued:                   25
- Bytes read:                            1269669
- Bytes written:                         1142526
------------------------------------------------------------------------
- Bandwidth (read):                      1.85184 GB/s
- Bandwidth (written):                   1.6664 GB/s
- Bandwidth (combined):                  3.51825 GB/s
- Avr. Read request size:                                7.30 bytes
- Avr. Write request size:                              14.57 bytes
- Avr. Request size:                                     9.56 bytes

Simulation is complete, simulated time: 685.624 us
