Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto a9d15ee8a6084ca0b38595b14eb35717 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_spi_pmodALS_behav xil_defaultlib.tb_spi_pmodALS xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 33 for port 'entrada_display' [C:/TDD/lab03spi-g03/Ejercicios/Ejercicio3/tb_spi_pmodALS.sv:53]
WARNING: [VRFC 10-3091] actual bit length 33 differs from formal bit length 32 for port 'entrada_display_o' [C:/TDD/lab03spi-g03/Ejercicios/Ejercicio3/sim_top.sv:75]
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 1 for port 'addr_pmod_i' [C:/TDD/lab03spi-g03/Ejercicios/Ejercicio3/top_pmodALS.sv:57]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 7 for port 'send_o' [C:/TDD/lab03spi-g03/Ejercicios/Ejercicio3/top_pmodALS.sv:68]
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 1 for port 'addr_i' [C:/TDD/lab03spi-g03/Ejercicios/Ejercicio3/top_pmodALS.sv:84]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'dato_ram_i' [C:/TDD/lab03spi-g03/Ejercicios/Ejercicio3/top_pmodALS.sv:86]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 33 for port 'dato_pmod_o' [C:/TDD/lab03spi-g03/Ejercicios/Ejercicio3/top_pmodALS.sv:87]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'dato_in' [C:/TDD/lab03spi-g03/Ejercicios/Ejercicio2/top_interface_spi.sv:85]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 32 for port 'data_in_i' [C:/TDD/lab03spi-g03/Ejercicios/Ejercicio2/module_reg_datos.sv:77]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 32 for port 'rs1_o' [C:/TDD/lab03spi-g03/Ejercicios/Ejercicio2/module_reg_datos.sv:78]
WARNING: [VRFC 10-3091] actual bit length 33 differs from formal bit length 32 for port 'display_i' [C:/TDD/lab03spi-g03/Ejercicios/Ejercicio3/sim_top.sv:103]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.pkg_global
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=41,CLKIN...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.WCLK_clk_wiz
Compiling module xil_defaultlib.WCLK
Compiling module xil_defaultlib.module_state_machine_pmodALS
Compiling module xil_defaultlib.module_control_pmodALS
Compiling module xil_defaultlib.module_clk1s(PERIODO=1.0E-06)
Compiling module xil_defaultlib.module_pmodALS
Compiling module xil_defaultlib.top_pmodALS
Compiling module xil_defaultlib.module_mux_we
Compiling module xil_defaultlib.module_clk_divider_spi
Compiling module xil_defaultlib.module_state_machine_spi
Compiling module xil_defaultlib.module_control_spi
Compiling module xil_defaultlib.module_reg_mosi
Compiling module xil_defaultlib.module_reg_miso
Compiling module xil_defaultlib.top_master_race_spi
Compiling module xil_defaultlib.module_reg_control
Compiling module xil_defaultlib.module_memoria
Compiling module xil_defaultlib.module_reg_datos
Compiling module xil_defaultlib.module_mux_salida
Compiling module xil_defaultlib.top_interface_spi
Compiling module xil_defaultlib.module_seg7_control
Compiling module xil_defaultlib.sim_top
Compiling module xil_defaultlib.tb_spi_pmodALS
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_spi_pmodALS_behav
