--------------------------------------------------------------------------------
Release 12.3 Trace  (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.

C:\Xilinx\12.3\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 5 -n
3 -fastpaths -xml W_Reg.twx W_Reg.ncd -o W_Reg.twr W_Reg.pcf

Design file:              W_Reg.ncd
Physical constraint file: W_Reg.pcf
Device,package,speed:     xc3s500e,fg320,-5 (PRODUCTION 1.27 2010-09-15)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
ALUOutM<0>  |    1.763(R)|   -0.200(R)|clk_BUFGP         |   0.000|
ALUOutM<1>  |   -0.283(R)|    1.438(R)|clk_BUFGP         |   0.000|
ALUOutM<2>  |    2.576(R)|   -0.852(R)|clk_BUFGP         |   0.000|
ALUOutM<3>  |    1.989(R)|   -0.375(R)|clk_BUFGP         |   0.000|
ALUOutM<4>  |    1.999(R)|   -0.388(R)|clk_BUFGP         |   0.000|
ALUOutM<5>  |    2.101(R)|   -0.480(R)|clk_BUFGP         |   0.000|
ALUOutM<6>  |    2.200(R)|   -0.555(R)|clk_BUFGP         |   0.000|
ALUOutM<7>  |    2.187(R)|   -0.547(R)|clk_BUFGP         |   0.000|
ALUOutM<8>  |    1.722(R)|   -0.164(R)|clk_BUFGP         |   0.000|
ALUOutM<9>  |    3.967(R)|   -0.817(R)|clk_BUFGP         |   0.000|
ALUOutM<10> |   -0.010(R)|    1.217(R)|clk_BUFGP         |   0.000|
ALUOutM<11> |    0.891(R)|    0.495(R)|clk_BUFGP         |   0.000|
ALUOutM<12> |    2.365(R)|   -0.684(R)|clk_BUFGP         |   0.000|
ALUOutM<13> |    2.067(R)|   -0.444(R)|clk_BUFGP         |   0.000|
ALUOutM<14> |   -0.254(R)|    1.410(R)|clk_BUFGP         |   0.000|
ALUOutM<15> |   -0.259(R)|    1.418(R)|clk_BUFGP         |   0.000|
ALUOutM<16> |   -0.005(R)|    1.220(R)|clk_BUFGP         |   0.000|
ALUOutM<17> |   -0.018(R)|    1.224(R)|clk_BUFGP         |   0.000|
ALUOutM<18> |    0.266(R)|    0.992(R)|clk_BUFGP         |   0.000|
ALUOutM<19> |    2.135(R)|   -0.503(R)|clk_BUFGP         |   0.000|
ALUOutM<20> |    2.090(R)|   -0.467(R)|clk_BUFGP         |   0.000|
ALUOutM<21> |    2.475(R)|   -0.777(R)|clk_BUFGP         |   0.000|
ALUOutM<22> |    2.306(R)|   -0.633(R)|clk_BUFGP         |   0.000|
ALUOutM<23> |    0.329(R)|    0.939(R)|clk_BUFGP         |   0.000|
ALUOutM<24> |    2.415(R)|   -0.721(R)|clk_BUFGP         |   0.000|
ALUOutM<25> |    5.177(R)|   -2.937(R)|clk_BUFGP         |   0.000|
ALUOutM<26> |    2.193(R)|   -0.546(R)|clk_BUFGP         |   0.000|
ALUOutM<27> |   -0.244(R)|    1.406(R)|clk_BUFGP         |   0.000|
ALUOutM<28> |    2.355(R)|   -0.674(R)|clk_BUFGP         |   0.000|
ALUOutM<29> |    5.166(R)|   -2.930(R)|clk_BUFGP         |   0.000|
ALUOutM<30> |    0.391(R)|    0.890(R)|clk_BUFGP         |   0.000|
ALUOutM<31> |    0.277(R)|    0.987(R)|clk_BUFGP         |   0.000|
MemtoRegM   |    3.967(R)|   -0.817(R)|clk_BUFGP         |   0.000|
RD<0>       |    3.932(R)|   -0.775(R)|clk_BUFGP         |   0.000|
RD<1>       |    3.939(R)|   -0.783(R)|clk_BUFGP         |   0.000|
RD<2>       |    3.937(R)|   -0.781(R)|clk_BUFGP         |   0.000|
RD<3>       |    1.618(R)|   -0.088(R)|clk_BUFGP         |   0.000|
RD<4>       |    1.969(R)|   -0.364(R)|clk_BUFGP         |   0.000|
RD<5>       |    2.179(R)|   -0.531(R)|clk_BUFGP         |   0.000|
RD<6>       |    1.945(R)|   -0.344(R)|clk_BUFGP         |   0.000|
RD<7>       |    1.629(R)|   -0.095(R)|clk_BUFGP         |   0.000|
RD<8>       |    2.181(R)|   -0.534(R)|clk_BUFGP         |   0.000|
RD<9>       |    1.554(R)|   -0.030(R)|clk_BUFGP         |   0.000|
RD<10>      |    3.937(R)|   -0.781(R)|clk_BUFGP         |   0.000|
RD<11>      |    3.953(R)|   -0.799(R)|clk_BUFGP         |   0.000|
RD<12>      |    3.952(R)|   -0.799(R)|clk_BUFGP         |   0.000|
RD<13>      |    3.952(R)|   -0.798(R)|clk_BUFGP         |   0.000|
RD<14>      |    3.940(R)|   -0.784(R)|clk_BUFGP         |   0.000|
RD<15>      |    3.953(R)|   -0.799(R)|clk_BUFGP         |   0.000|
RD<16>      |    3.951(R)|   -0.797(R)|clk_BUFGP         |   0.000|
RD<17>      |    3.938(R)|   -0.782(R)|clk_BUFGP         |   0.000|
RD<18>      |    3.944(R)|   -0.789(R)|clk_BUFGP         |   0.000|
RD<19>      |    1.032(R)|    0.385(R)|clk_BUFGP         |   0.000|
RD<20>      |    3.948(R)|   -0.794(R)|clk_BUFGP         |   0.000|
RD<21>      |    3.940(R)|   -0.785(R)|clk_BUFGP         |   0.000|
RD<22>      |    3.944(R)|   -0.789(R)|clk_BUFGP         |   0.000|
RD<23>      |    3.946(R)|   -0.791(R)|clk_BUFGP         |   0.000|
RD<24>      |    3.942(R)|   -0.787(R)|clk_BUFGP         |   0.000|
RD<25>      |    3.935(R)|   -0.778(R)|clk_BUFGP         |   0.000|
RD<26>      |    3.938(R)|   -0.781(R)|clk_BUFGP         |   0.000|
RD<27>      |    3.117(R)|   -1.278(R)|clk_BUFGP         |   0.000|
RD<28>      |    0.620(R)|    0.711(R)|clk_BUFGP         |   0.000|
RD<29>      |   -0.310(R)|    1.463(R)|clk_BUFGP         |   0.000|
RD<30>      |    3.929(R)|   -0.771(R)|clk_BUFGP         |   0.000|
RD<31>      |    3.930(R)|   -0.772(R)|clk_BUFGP         |   0.000|
RegWriteM   |   -0.228(R)|    1.386(R)|clk_BUFGP         |   0.000|
WriteRegM<0>|    1.658(R)|   -0.118(R)|clk_BUFGP         |   0.000|
WriteRegM<1>|    1.463(R)|    0.043(R)|clk_BUFGP         |   0.000|
WriteRegM<2>|    3.942(R)|   -0.787(R)|clk_BUFGP         |   0.000|
WriteRegM<3>|    3.942(R)|   -0.787(R)|clk_BUFGP         |   0.000|
WriteRegM<4>|    3.946(R)|   -0.791(R)|clk_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Clock clk to Pad
-------------+------------+------------------+--------+
             | clk (edge) |                  | Clock  |
Destination  |   to PAD   |Internal Clock(s) | Phase  |
-------------+------------+------------------+--------+
ALUOutW<0>   |    5.610(R)|clk_BUFGP         |   0.000|
ALUOutW<1>   |    5.615(R)|clk_BUFGP         |   0.000|
ALUOutW<2>   |    5.606(R)|clk_BUFGP         |   0.000|
ALUOutW<3>   |    5.631(R)|clk_BUFGP         |   0.000|
ALUOutW<4>   |    5.614(R)|clk_BUFGP         |   0.000|
ALUOutW<5>   |    5.584(R)|clk_BUFGP         |   0.000|
ALUOutW<6>   |    5.597(R)|clk_BUFGP         |   0.000|
ALUOutW<7>   |    5.586(R)|clk_BUFGP         |   0.000|
ALUOutW<8>   |    5.623(R)|clk_BUFGP         |   0.000|
ALUOutW<9>   |    8.056(R)|clk_BUFGP         |   0.000|
ALUOutW<10>  |    5.606(R)|clk_BUFGP         |   0.000|
ALUOutW<11>  |    5.602(R)|clk_BUFGP         |   0.000|
ALUOutW<12>  |    5.604(R)|clk_BUFGP         |   0.000|
ALUOutW<13>  |    5.611(R)|clk_BUFGP         |   0.000|
ALUOutW<14>  |    5.601(R)|clk_BUFGP         |   0.000|
ALUOutW<15>  |    5.610(R)|clk_BUFGP         |   0.000|
ALUOutW<16>  |    5.627(R)|clk_BUFGP         |   0.000|
ALUOutW<17>  |    5.611(R)|clk_BUFGP         |   0.000|
ALUOutW<18>  |    5.595(R)|clk_BUFGP         |   0.000|
ALUOutW<19>  |    5.595(R)|clk_BUFGP         |   0.000|
ALUOutW<20>  |    5.597(R)|clk_BUFGP         |   0.000|
ALUOutW<21>  |    5.589(R)|clk_BUFGP         |   0.000|
ALUOutW<22>  |    5.614(R)|clk_BUFGP         |   0.000|
ALUOutW<23>  |    5.586(R)|clk_BUFGP         |   0.000|
ALUOutW<24>  |    5.613(R)|clk_BUFGP         |   0.000|
ALUOutW<25>  |    5.595(R)|clk_BUFGP         |   0.000|
ALUOutW<26>  |    5.606(R)|clk_BUFGP         |   0.000|
ALUOutW<27>  |    5.609(R)|clk_BUFGP         |   0.000|
ALUOutW<28>  |    5.609(R)|clk_BUFGP         |   0.000|
ALUOutW<29>  |    5.586(R)|clk_BUFGP         |   0.000|
ALUOutW<30>  |    5.589(R)|clk_BUFGP         |   0.000|
ALUOutW<31>  |    5.606(R)|clk_BUFGP         |   0.000|
MemtoRegW    |    6.751(R)|clk_BUFGP         |   0.000|
ReadDataW<0> |    8.640(R)|clk_BUFGP         |   0.000|
ReadDataW<1> |    9.078(R)|clk_BUFGP         |   0.000|
ReadDataW<2> |    8.577(R)|clk_BUFGP         |   0.000|
ReadDataW<3> |    5.600(R)|clk_BUFGP         |   0.000|
ReadDataW<4> |    5.613(R)|clk_BUFGP         |   0.000|
ReadDataW<5> |    5.615(R)|clk_BUFGP         |   0.000|
ReadDataW<6> |    5.615(R)|clk_BUFGP         |   0.000|
ReadDataW<7> |    5.603(R)|clk_BUFGP         |   0.000|
ReadDataW<8> |    5.611(R)|clk_BUFGP         |   0.000|
ReadDataW<9> |    5.620(R)|clk_BUFGP         |   0.000|
ReadDataW<10>|    8.725(R)|clk_BUFGP         |   0.000|
ReadDataW<11>|    8.559(R)|clk_BUFGP         |   0.000|
ReadDataW<12>|    9.185(R)|clk_BUFGP         |   0.000|
ReadDataW<13>|    9.187(R)|clk_BUFGP         |   0.000|
ReadDataW<14>|    8.787(R)|clk_BUFGP         |   0.000|
ReadDataW<15>|    9.348(R)|clk_BUFGP         |   0.000|
ReadDataW<16>|    9.703(R)|clk_BUFGP         |   0.000|
ReadDataW<17>|    7.507(R)|clk_BUFGP         |   0.000|
ReadDataW<18>|    9.226(R)|clk_BUFGP         |   0.000|
ReadDataW<19>|    5.613(R)|clk_BUFGP         |   0.000|
ReadDataW<20>|    6.774(R)|clk_BUFGP         |   0.000|
ReadDataW<21>|    9.119(R)|clk_BUFGP         |   0.000|
ReadDataW<22>|    7.843(R)|clk_BUFGP         |   0.000|
ReadDataW<23>|    8.455(R)|clk_BUFGP         |   0.000|
ReadDataW<24>|    6.781(R)|clk_BUFGP         |   0.000|
ReadDataW<25>|    9.627(R)|clk_BUFGP         |   0.000|
ReadDataW<26>|    7.020(R)|clk_BUFGP         |   0.000|
ReadDataW<27>|    5.628(R)|clk_BUFGP         |   0.000|
ReadDataW<28>|    5.602(R)|clk_BUFGP         |   0.000|
ReadDataW<29>|    5.626(R)|clk_BUFGP         |   0.000|
ReadDataW<30>|    6.551(R)|clk_BUFGP         |   0.000|
ReadDataW<31>|    8.099(R)|clk_BUFGP         |   0.000|
RegWriteW    |    5.589(R)|clk_BUFGP         |   0.000|
WriteRegW<0> |    5.604(R)|clk_BUFGP         |   0.000|
WriteRegW<1> |    5.623(R)|clk_BUFGP         |   0.000|
WriteRegW<2> |    6.535(R)|clk_BUFGP         |   0.000|
WriteRegW<3> |    7.084(R)|clk_BUFGP         |   0.000|
WriteRegW<4> |    8.737(R)|clk_BUFGP         |   0.000|
-------------+------------+------------------+--------+


Analysis completed Sun Jun 05 11:02:42 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 124 MB



