Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1.1 (win64) Build 6233196 Thu Sep 11 21:27:30 MDT 2025
| Date         : Wed Nov  5 18:04:18 2025
| Host         : LAPTOP-RN2A8KVB running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -routable_nets -report_unconstrained -file top_wukong_timing_summary_routed.rpt -pb top_wukong_timing_summary_routed.pb -rpx top_wukong_timing_summary_routed.rpx -warn_on_violation
| Design       : top_wukong
| Device       : 7a100t-fgg676
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                             Violations  
---------  --------  ------------------------------------------------------  ----------  
DPIR-1     Warning   Asynchronous driver check                               30          
LUTAR-1    Warning   LUT drives async reset alert                            1           
TIMING-16  Warning   Large setup violation                                   7           
XDCC-7     Warning   Scoped Clock constraint overwritten on the same source  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (18)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (18)
-------------------------------
 There are 18 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -5.704      -38.615                      7                  564        0.153        0.000                      0                  564        7.000        0.000                       0                   346  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)       Period(ns)      Frequency(MHz)
-----                   ------------       ----------      --------------
sys_clk                 {0.000 10.000}     20.000          50.000          
  clk_out1_clk_wiz_0_1  {0.000 25.000}     50.000          20.000          
  clkfbout_clk_wiz_0_1  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk                                                                                                                                                                   7.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1       -5.704      -38.615                      7                  564        0.153        0.000                      0                  564       24.500        0.000                       0                   342  
  clkfbout_clk_wiz_0_1                                                                                                                                                   17.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group            From Clock            To Clock            
----------            ----------            --------            
(none)                clk_out1_clk_wiz_0_1                        
(none)                                      clk_out1_clk_wiz_0_1  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y1  clk_div_20/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       20.000      80.000     MMCME2_ADV_X0Y1  clk_div_20/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y1  clk_div_20/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y1  clk_div_20/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y1  clk_div_20/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y1  clk_div_20/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            7  Failing Endpoints,  Worst Slack       -5.704ns,  Total Violation      -38.615ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.153ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       24.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -5.704ns  (required time - arrival time)
  Source:                 u_mmio_if/dT_neg_b_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_top_coprocessor/u_defuzz/G_out_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        55.590ns  (logic 26.876ns (48.347%)  route 28.714ns (51.653%))
  Logic Levels:           53  (CARRY4=20 DSP48E1=4 LUT2=3 LUT3=5 LUT4=5 LUT5=7 LUT6=9)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.325ns = ( 48.675 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.719ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.109ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.206ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_div_20/inst/clk_in1
    M21                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  clk_div_20/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.731    clk_div_20/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -4.338 r  clk_div_20/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -2.627    clk_div_20/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.531 r  clk_div_20/inst/clkout1_buf/O
                         net (fo=340, routed)         1.812    -0.719    u_mmio_if/clk_out1
    SLICE_X17Y13         FDCE                                         r  u_mmio_if/dT_neg_b_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y13         FDCE (Prop_fdce_C_Q)         0.456    -0.263 r  u_mmio_if/dT_neg_b_reg[3]/Q
                         net (fo=5, routed)           0.945     0.683    u_mmio_if/dT_neg_b_reg[6]_1[3]
    SLICE_X18Y12         LUT6 (Prop_lut6_I0_O)        0.124     0.807 f  u_mmio_if/mu0_i_212__2/O
                         net (fo=1, routed)           0.669     1.476    u_mmio_if/mu0_i_212__2_n_0
    SLICE_X18Y12         LUT6 (Prop_lut6_I4_O)        0.124     1.600 f  u_mmio_if/mu0_i_82__2/O
                         net (fo=8, routed)           0.518     2.118    u_top_coprocessor/u_fuzz_dT/u_neg/mu0_12
    SLICE_X17Y14         LUT2 (Prop_lut2_I1_O)        0.124     2.242 f  u_top_coprocessor/u_fuzz_dT/u_neg/mu0_i_44__2/O
                         net (fo=36, routed)          0.973     3.215    u_top_coprocessor/u_fuzz_dT/u_neg/p_1_in1_in[0]
    SLICE_X6Y14          LUT2 (Prop_lut2_I1_O)        0.124     3.339 r  u_top_coprocessor/u_fuzz_dT/u_neg/mu0_i_138/O
                         net (fo=7, routed)           0.982     4.321    u_top_coprocessor/u_fuzz_dT/u_neg/mu0_i_138_n_0
    SLICE_X4Y16          LUT5 (Prop_lut5_I2_O)        0.124     4.445 r  u_top_coprocessor/u_fuzz_dT/u_neg/i_/mu0_i_160/O
                         net (fo=1, routed)           0.807     5.252    u_top_coprocessor/u_fuzz_dT/u_neg/i_/mu0_i_160_n_0
    SLICE_X3Y16          LUT6 (Prop_lut6_I0_O)        0.124     5.376 r  u_top_coprocessor/u_fuzz_dT/u_neg/i_/mu0_i_69/O
                         net (fo=1, routed)           0.807     6.183    u_top_coprocessor/u_fuzz_dT/u_neg/i_/mu0_i_69_n_0
    SLICE_X9Y14          LUT4 (Prop_lut4_I0_O)        0.124     6.307 r  u_top_coprocessor/u_fuzz_dT/u_neg/mu0_i_19__2/O
                         net (fo=1, routed)           0.678     6.985    u_top_coprocessor/u_fuzz_dT/u_neg/A[5]
    DSP48_X0Y5           DSP48E1 (Prop_dsp48e1_A[5]_P[2])
                                                      3.841    10.826 r  u_top_coprocessor/u_fuzz_dT/u_neg/mu0/P[2]
                         net (fo=4, routed)           1.300    12.126    u_mmio_if/mul_wg_div100_return0__5_1[2]
    SLICE_X19Y10         LUT5 (Prop_lut5_I0_O)        0.124    12.250 r  u_mmio_if/mul_wg_div100_return0_i_32/O
                         net (fo=10, routed)          1.171    13.421    u_mmio_if/u_top_coprocessor/muD_neg[2]
    SLICE_X44Y14         LUT6 (Prop_lut6_I0_O)        0.124    13.545 r  u_mmio_if/i__carry_i_7__6/O
                         net (fo=1, routed)           0.000    13.545    u_top_coprocessor/u_rules9/fmin1_inferred__5/i__carry__0_1[1]
    SLICE_X44Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.095 r  u_top_coprocessor/u_rules9/fmin1_inferred__5/i__carry/CO[3]
                         net (fo=1, routed)           0.000    14.095    u_top_coprocessor/u_rules9/fmin1_inferred__5/i__carry_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.209 r  u_top_coprocessor/u_rules9/fmin1_inferred__5/i__carry__0/CO[3]
                         net (fo=46, routed)          1.437    15.646    u_mmio_if/mul_wg_div100_return0__5_4[0]
    SLICE_X55Y16         LUT6 (Prop_lut6_I5_O)        0.124    15.770 r  u_mmio_if/u_rules9/mul_wg_div100_return0__5_i_14/O
                         net (fo=1, routed)           0.738    16.508    u_top_coprocessor/u_aggregator/mul_wg_div100_return0__5_0[2]
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_A[2]_P[4])
                                                      3.841    20.349 r  u_top_coprocessor/u_aggregator/mul_wg_div100_return0__5/P[4]
                         net (fo=20, routed)          1.169    21.519    u_top_coprocessor/u_aggregator/mul_wg_div100_return0__5_n_101
    SLICE_X56Y20         LUT3 (Prop_lut3_I1_O)        0.153    21.672 r  u_top_coprocessor/u_aggregator/ratio_q152_i_3717/O
                         net (fo=2, routed)           0.708    22.379    u_top_coprocessor/u_aggregator/ratio_q152_i_3717_n_0
    SLICE_X56Y20         LUT4 (Prop_lut4_I3_O)        0.331    22.710 r  u_top_coprocessor/u_aggregator/ratio_q152_i_3720/O
                         net (fo=1, routed)           0.000    22.710    u_top_coprocessor/u_aggregator/ratio_q152_i_3720_n_0
    SLICE_X56Y20         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    23.086 r  u_top_coprocessor/u_aggregator/ratio_q152_i_3457/CO[3]
                         net (fo=1, routed)           0.000    23.086    u_top_coprocessor/u_aggregator/ratio_q152_i_3457_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.203 r  u_top_coprocessor/u_aggregator/ratio_q152_i_3092/CO[3]
                         net (fo=1, routed)           0.000    23.203    u_top_coprocessor/u_aggregator/ratio_q152_i_3092_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.320 r  u_top_coprocessor/u_aggregator/ratio_q152_i_2403/CO[3]
                         net (fo=1, routed)           0.000    23.320    u_top_coprocessor/u_aggregator/ratio_q152_i_2403_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.437 r  u_top_coprocessor/u_aggregator/ratio_q152_i_1766/CO[3]
                         net (fo=1, routed)           0.000    23.437    u_top_coprocessor/u_aggregator/ratio_q152_i_1766_n_0
    SLICE_X56Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    23.760 r  u_top_coprocessor/u_aggregator/ratio_q152_i_1681/O[1]
                         net (fo=3, routed)           0.929    24.689    u_top_coprocessor/u_aggregator/ratio_q152_i_1681_n_6
    SLICE_X53Y25         LUT3 (Prop_lut3_I0_O)        0.306    24.995 r  u_top_coprocessor/u_aggregator/ratio_q152_i_1765/O
                         net (fo=2, routed)           0.558    25.553    u_top_coprocessor/u_aggregator/ratio_q152_i_1765_n_0
    SLICE_X53Y24         LUT5 (Prop_lut5_I4_O)        0.124    25.677 r  u_top_coprocessor/u_aggregator/ratio_q152_i_1222/O
                         net (fo=2, routed)           0.807    26.484    u_top_coprocessor/u_aggregator/ratio_q152_i_1222_n_0
    SLICE_X52Y24         LUT6 (Prop_lut6_I0_O)        0.124    26.608 r  u_top_coprocessor/u_aggregator/ratio_q152_i_1226/O
                         net (fo=1, routed)           0.000    26.608    u_top_coprocessor/u_aggregator/ratio_q152_i_1226_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    27.009 r  u_top_coprocessor/u_aggregator/ratio_q152_i_838/CO[3]
                         net (fo=1, routed)           0.009    27.018    u_top_coprocessor/u_aggregator/ratio_q152_i_838_n_0
    SLICE_X52Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    27.352 f  u_top_coprocessor/u_aggregator/ratio_q152_i_799/O[1]
                         net (fo=9, routed)           1.038    28.390    u_top_coprocessor/u_aggregator/ratio_q152_i_799_n_6
    SLICE_X51Y24         LUT3 (Prop_lut3_I1_O)        0.331    28.721 r  u_top_coprocessor/u_aggregator/ratio_q152_i_3273/O
                         net (fo=2, routed)           0.666    29.387    u_top_coprocessor/u_aggregator/ratio_q152_i_3273_n_0
    SLICE_X51Y24         LUT4 (Prop_lut4_I3_O)        0.326    29.713 r  u_top_coprocessor/u_aggregator/ratio_q152_i_3277/O
                         net (fo=1, routed)           0.000    29.713    u_top_coprocessor/u_aggregator/ratio_q152_i_3277_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.263 r  u_top_coprocessor/u_aggregator/ratio_q152_i_2758/CO[3]
                         net (fo=1, routed)           0.009    30.272    u_top_coprocessor/u_aggregator/ratio_q152_i_2758_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    30.585 r  u_top_coprocessor/u_aggregator/ratio_q152_i_2112/O[3]
                         net (fo=3, routed)           0.649    31.234    u_top_coprocessor/u_aggregator/ratio_q152_i_2112_n_4
    SLICE_X50Y25         LUT4 (Prop_lut4_I2_O)        0.306    31.540 r  u_top_coprocessor/u_aggregator/ratio_q152_i_2756/O
                         net (fo=1, routed)           0.000    31.540    u_top_coprocessor/u_aggregator/ratio_q152_i_2756_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    32.073 r  u_top_coprocessor/u_aggregator/ratio_q152_i_2103/CO[3]
                         net (fo=1, routed)           0.000    32.073    u_top_coprocessor/u_aggregator/ratio_q152_i_2103_n_0
    SLICE_X50Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.190 r  u_top_coprocessor/u_aggregator/ratio_q152_i_1575/CO[3]
                         net (fo=1, routed)           0.000    32.190    u_top_coprocessor/u_aggregator/ratio_q152_i_1575_n_0
    SLICE_X50Y27         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    32.444 r  u_top_coprocessor/u_aggregator/ratio_q152_i_1091/CO[0]
                         net (fo=1, routed)           0.460    32.905    u_top_coprocessor/u_aggregator/ratio_q152_i_1091_n_3
    SLICE_X45Y27         LUT3 (Prop_lut3_I0_O)        0.367    33.272 r  u_top_coprocessor/u_aggregator/ratio_q152_i_732/O
                         net (fo=36, routed)          1.432    34.704    u_top_coprocessor/u_aggregator/ratio_q152_i_732_n_0
    SLICE_X26Y26         LUT5 (Prop_lut5_I1_O)        0.124    34.828 r  u_top_coprocessor/u_aggregator/ratio_q152_i_548/O
                         net (fo=2, routed)           0.803    35.631    u_top_coprocessor/u_aggregator/ratio_q152_i_548_n_0
    SLICE_X21Y26         LUT6 (Prop_lut6_I0_O)        0.124    35.755 r  u_top_coprocessor/u_aggregator/ratio_q152_i_551/O
                         net (fo=1, routed)           0.000    35.755    u_top_coprocessor/u_aggregator/ratio_q152_i_551_n_0
    SLICE_X21Y26         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    36.156 r  u_top_coprocessor/u_aggregator/ratio_q152_i_272/CO[3]
                         net (fo=1, routed)           0.000    36.156    u_top_coprocessor/u_aggregator/ratio_q152_i_272_n_0
    SLICE_X21Y27         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    36.395 r  u_top_coprocessor/u_aggregator/ratio_q152_i_262/O[2]
                         net (fo=2, routed)           0.808    37.203    u_top_coprocessor/u_aggregator/ratio_q152_i_262_n_5
    SLICE_X20Y27         LUT3 (Prop_lut3_I2_O)        0.332    37.535 r  u_top_coprocessor/u_aggregator/ratio_q152_i_136/O
                         net (fo=2, routed)           0.940    38.475    u_top_coprocessor/u_aggregator/ratio_q152_i_136_n_0
    SLICE_X20Y27         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.588    39.063 r  u_top_coprocessor/u_aggregator/ratio_q152_i_40/CO[3]
                         net (fo=1, routed)           0.000    39.063    u_top_coprocessor/u_aggregator/ratio_q152_i_40_n_0
    SLICE_X20Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.177 r  u_top_coprocessor/u_aggregator/ratio_q152_i_38/CO[3]
                         net (fo=1, routed)           0.000    39.177    u_top_coprocessor/u_aggregator/ratio_q152_i_38_n_0
    SLICE_X20Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.291 r  u_top_coprocessor/u_aggregator/ratio_q152_i_36/CO[3]
                         net (fo=1, routed)           0.000    39.291    u_top_coprocessor/u_aggregator/ratio_q152_i_36_n_0
    SLICE_X20Y30         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    39.625 r  u_top_coprocessor/u_aggregator/ratio_q152_i_233/O[1]
                         net (fo=2, routed)           1.170    40.795    u_top_coprocessor/u_aggregator/sum_wg_9[17]
    SLICE_X16Y31         LUT6 (Prop_lut6_I3_O)        0.303    41.098 r  u_top_coprocessor/u_aggregator/ratio_q152_i_34_comp_3/O
                         net (fo=12, routed)          0.377    41.475    u_top_coprocessor/u_aggregator/ratio_q152_i_34_n_0
    SLICE_X15Y32         LUT4 (Prop_lut4_I0_O)        0.124    41.599 r  u_top_coprocessor/u_aggregator/ratio_q152_i_2/O
                         net (fo=2, routed)           0.708    42.306    u_top_coprocessor/u_defuzz/B[13]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_B[13]_P[16])
                                                      3.656    45.962 r  u_top_coprocessor/u_defuzz/ratio_q152/P[16]
                         net (fo=1, routed)           1.150    47.113    u_top_coprocessor/u_defuzz/ratio_q152_n_89
    SLICE_X13Y34         LUT5 (Prop_lut5_I1_O)        0.124    47.237 r  u_top_coprocessor/u_defuzz/G_out4_i_18/O
                         net (fo=3, routed)           0.819    48.056    u_top_coprocessor/u_defuzz/G_out4_i_18_n_0
    SLICE_X13Y33         LUT6 (Prop_lut6_I0_O)        0.124    48.180 r  u_top_coprocessor/u_defuzz/G_out4_i_17/O
                         net (fo=14, routed)          0.364    48.544    u_top_coprocessor/u_defuzz/ratio_q151
    SLICE_X13Y34         LUT2 (Prop_lut2_I1_O)        0.124    48.668 r  u_top_coprocessor/u_defuzz/G_out4_i_6/O
                         net (fo=1, routed)           0.685    49.353    u_top_coprocessor/u_defuzz/A[10]
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_A[10]_P[15])
                                                      3.841    53.194 f  u_top_coprocessor/u_defuzz/G_out4/P[15]
                         net (fo=2, routed)           0.996    54.189    u_top_coprocessor/u_defuzz/G_out4_n_90
    SLICE_X11Y38         LUT5 (Prop_lut5_I0_O)        0.124    54.313 f  u_top_coprocessor/u_defuzz/G_out[4]_i_2/O
                         net (fo=5, routed)           0.434    54.747    u_top_coprocessor/u_defuzz/G_out[4]_i_2_n_0
    SLICE_X11Y38         LUT5 (Prop_lut5_I3_O)        0.124    54.871 r  u_top_coprocessor/u_defuzz/G_out[4]_i_1/O
                         net (fo=1, routed)           0.000    54.871    u_top_coprocessor/u_defuzz/sat_u8[4]
    SLICE_X11Y38         FDCE                                         r  u_top_coprocessor/u_defuzz/G_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    M21                                               0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clk_div_20/inst/clk_in1
    M21                  IBUF (Prop_ibuf_I_O)         1.427    51.427 r  clk_div_20/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.589    clk_div_20/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    45.267 r  clk_div_20/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    46.897    clk_div_20/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    46.988 r  clk_div_20/inst/clkout1_buf/O
                         net (fo=340, routed)         1.687    48.675    u_top_coprocessor/u_defuzz/clk_out1
    SLICE_X11Y38         FDCE                                         r  u_top_coprocessor/u_defuzz/G_out_reg[4]/C
                         clock pessimism              0.569    49.244    
                         clock uncertainty           -0.109    49.135    
    SLICE_X11Y38         FDCE (Setup_fdce_C_D)        0.032    49.167    u_top_coprocessor/u_defuzz/G_out_reg[4]
  -------------------------------------------------------------------
                         required time                         49.167    
                         arrival time                         -54.871    
  -------------------------------------------------------------------
                         slack                                 -5.704    

Slack (VIOLATED) :        -5.616ns  (required time - arrival time)
  Source:                 u_mmio_if/dT_neg_b_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_top_coprocessor/u_defuzz/G_out_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        55.501ns  (logic 26.876ns (48.425%)  route 28.625ns (51.575%))
  Logic Levels:           53  (CARRY4=20 DSP48E1=4 LUT2=3 LUT3=5 LUT4=5 LUT5=7 LUT6=9)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.326ns = ( 48.674 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.719ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.109ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.206ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_div_20/inst/clk_in1
    M21                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  clk_div_20/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.731    clk_div_20/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -4.338 r  clk_div_20/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -2.627    clk_div_20/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.531 r  clk_div_20/inst/clkout1_buf/O
                         net (fo=340, routed)         1.812    -0.719    u_mmio_if/clk_out1
    SLICE_X17Y13         FDCE                                         r  u_mmio_if/dT_neg_b_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y13         FDCE (Prop_fdce_C_Q)         0.456    -0.263 r  u_mmio_if/dT_neg_b_reg[3]/Q
                         net (fo=5, routed)           0.945     0.683    u_mmio_if/dT_neg_b_reg[6]_1[3]
    SLICE_X18Y12         LUT6 (Prop_lut6_I0_O)        0.124     0.807 f  u_mmio_if/mu0_i_212__2/O
                         net (fo=1, routed)           0.669     1.476    u_mmio_if/mu0_i_212__2_n_0
    SLICE_X18Y12         LUT6 (Prop_lut6_I4_O)        0.124     1.600 f  u_mmio_if/mu0_i_82__2/O
                         net (fo=8, routed)           0.518     2.118    u_top_coprocessor/u_fuzz_dT/u_neg/mu0_12
    SLICE_X17Y14         LUT2 (Prop_lut2_I1_O)        0.124     2.242 f  u_top_coprocessor/u_fuzz_dT/u_neg/mu0_i_44__2/O
                         net (fo=36, routed)          0.973     3.215    u_top_coprocessor/u_fuzz_dT/u_neg/p_1_in1_in[0]
    SLICE_X6Y14          LUT2 (Prop_lut2_I1_O)        0.124     3.339 r  u_top_coprocessor/u_fuzz_dT/u_neg/mu0_i_138/O
                         net (fo=7, routed)           0.982     4.321    u_top_coprocessor/u_fuzz_dT/u_neg/mu0_i_138_n_0
    SLICE_X4Y16          LUT5 (Prop_lut5_I2_O)        0.124     4.445 r  u_top_coprocessor/u_fuzz_dT/u_neg/i_/mu0_i_160/O
                         net (fo=1, routed)           0.807     5.252    u_top_coprocessor/u_fuzz_dT/u_neg/i_/mu0_i_160_n_0
    SLICE_X3Y16          LUT6 (Prop_lut6_I0_O)        0.124     5.376 r  u_top_coprocessor/u_fuzz_dT/u_neg/i_/mu0_i_69/O
                         net (fo=1, routed)           0.807     6.183    u_top_coprocessor/u_fuzz_dT/u_neg/i_/mu0_i_69_n_0
    SLICE_X9Y14          LUT4 (Prop_lut4_I0_O)        0.124     6.307 r  u_top_coprocessor/u_fuzz_dT/u_neg/mu0_i_19__2/O
                         net (fo=1, routed)           0.678     6.985    u_top_coprocessor/u_fuzz_dT/u_neg/A[5]
    DSP48_X0Y5           DSP48E1 (Prop_dsp48e1_A[5]_P[2])
                                                      3.841    10.826 r  u_top_coprocessor/u_fuzz_dT/u_neg/mu0/P[2]
                         net (fo=4, routed)           1.300    12.126    u_mmio_if/mul_wg_div100_return0__5_1[2]
    SLICE_X19Y10         LUT5 (Prop_lut5_I0_O)        0.124    12.250 r  u_mmio_if/mul_wg_div100_return0_i_32/O
                         net (fo=10, routed)          1.171    13.421    u_mmio_if/u_top_coprocessor/muD_neg[2]
    SLICE_X44Y14         LUT6 (Prop_lut6_I0_O)        0.124    13.545 r  u_mmio_if/i__carry_i_7__6/O
                         net (fo=1, routed)           0.000    13.545    u_top_coprocessor/u_rules9/fmin1_inferred__5/i__carry__0_1[1]
    SLICE_X44Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.095 r  u_top_coprocessor/u_rules9/fmin1_inferred__5/i__carry/CO[3]
                         net (fo=1, routed)           0.000    14.095    u_top_coprocessor/u_rules9/fmin1_inferred__5/i__carry_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.209 r  u_top_coprocessor/u_rules9/fmin1_inferred__5/i__carry__0/CO[3]
                         net (fo=46, routed)          1.437    15.646    u_mmio_if/mul_wg_div100_return0__5_4[0]
    SLICE_X55Y16         LUT6 (Prop_lut6_I5_O)        0.124    15.770 r  u_mmio_if/u_rules9/mul_wg_div100_return0__5_i_14/O
                         net (fo=1, routed)           0.738    16.508    u_top_coprocessor/u_aggregator/mul_wg_div100_return0__5_0[2]
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_A[2]_P[4])
                                                      3.841    20.349 r  u_top_coprocessor/u_aggregator/mul_wg_div100_return0__5/P[4]
                         net (fo=20, routed)          1.169    21.519    u_top_coprocessor/u_aggregator/mul_wg_div100_return0__5_n_101
    SLICE_X56Y20         LUT3 (Prop_lut3_I1_O)        0.153    21.672 r  u_top_coprocessor/u_aggregator/ratio_q152_i_3717/O
                         net (fo=2, routed)           0.708    22.379    u_top_coprocessor/u_aggregator/ratio_q152_i_3717_n_0
    SLICE_X56Y20         LUT4 (Prop_lut4_I3_O)        0.331    22.710 r  u_top_coprocessor/u_aggregator/ratio_q152_i_3720/O
                         net (fo=1, routed)           0.000    22.710    u_top_coprocessor/u_aggregator/ratio_q152_i_3720_n_0
    SLICE_X56Y20         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    23.086 r  u_top_coprocessor/u_aggregator/ratio_q152_i_3457/CO[3]
                         net (fo=1, routed)           0.000    23.086    u_top_coprocessor/u_aggregator/ratio_q152_i_3457_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.203 r  u_top_coprocessor/u_aggregator/ratio_q152_i_3092/CO[3]
                         net (fo=1, routed)           0.000    23.203    u_top_coprocessor/u_aggregator/ratio_q152_i_3092_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.320 r  u_top_coprocessor/u_aggregator/ratio_q152_i_2403/CO[3]
                         net (fo=1, routed)           0.000    23.320    u_top_coprocessor/u_aggregator/ratio_q152_i_2403_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.437 r  u_top_coprocessor/u_aggregator/ratio_q152_i_1766/CO[3]
                         net (fo=1, routed)           0.000    23.437    u_top_coprocessor/u_aggregator/ratio_q152_i_1766_n_0
    SLICE_X56Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    23.760 r  u_top_coprocessor/u_aggregator/ratio_q152_i_1681/O[1]
                         net (fo=3, routed)           0.929    24.689    u_top_coprocessor/u_aggregator/ratio_q152_i_1681_n_6
    SLICE_X53Y25         LUT3 (Prop_lut3_I0_O)        0.306    24.995 r  u_top_coprocessor/u_aggregator/ratio_q152_i_1765/O
                         net (fo=2, routed)           0.558    25.553    u_top_coprocessor/u_aggregator/ratio_q152_i_1765_n_0
    SLICE_X53Y24         LUT5 (Prop_lut5_I4_O)        0.124    25.677 r  u_top_coprocessor/u_aggregator/ratio_q152_i_1222/O
                         net (fo=2, routed)           0.807    26.484    u_top_coprocessor/u_aggregator/ratio_q152_i_1222_n_0
    SLICE_X52Y24         LUT6 (Prop_lut6_I0_O)        0.124    26.608 r  u_top_coprocessor/u_aggregator/ratio_q152_i_1226/O
                         net (fo=1, routed)           0.000    26.608    u_top_coprocessor/u_aggregator/ratio_q152_i_1226_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    27.009 r  u_top_coprocessor/u_aggregator/ratio_q152_i_838/CO[3]
                         net (fo=1, routed)           0.009    27.018    u_top_coprocessor/u_aggregator/ratio_q152_i_838_n_0
    SLICE_X52Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    27.352 f  u_top_coprocessor/u_aggregator/ratio_q152_i_799/O[1]
                         net (fo=9, routed)           1.038    28.390    u_top_coprocessor/u_aggregator/ratio_q152_i_799_n_6
    SLICE_X51Y24         LUT3 (Prop_lut3_I1_O)        0.331    28.721 r  u_top_coprocessor/u_aggregator/ratio_q152_i_3273/O
                         net (fo=2, routed)           0.666    29.387    u_top_coprocessor/u_aggregator/ratio_q152_i_3273_n_0
    SLICE_X51Y24         LUT4 (Prop_lut4_I3_O)        0.326    29.713 r  u_top_coprocessor/u_aggregator/ratio_q152_i_3277/O
                         net (fo=1, routed)           0.000    29.713    u_top_coprocessor/u_aggregator/ratio_q152_i_3277_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.263 r  u_top_coprocessor/u_aggregator/ratio_q152_i_2758/CO[3]
                         net (fo=1, routed)           0.009    30.272    u_top_coprocessor/u_aggregator/ratio_q152_i_2758_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    30.585 r  u_top_coprocessor/u_aggregator/ratio_q152_i_2112/O[3]
                         net (fo=3, routed)           0.649    31.234    u_top_coprocessor/u_aggregator/ratio_q152_i_2112_n_4
    SLICE_X50Y25         LUT4 (Prop_lut4_I2_O)        0.306    31.540 r  u_top_coprocessor/u_aggregator/ratio_q152_i_2756/O
                         net (fo=1, routed)           0.000    31.540    u_top_coprocessor/u_aggregator/ratio_q152_i_2756_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    32.073 r  u_top_coprocessor/u_aggregator/ratio_q152_i_2103/CO[3]
                         net (fo=1, routed)           0.000    32.073    u_top_coprocessor/u_aggregator/ratio_q152_i_2103_n_0
    SLICE_X50Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.190 r  u_top_coprocessor/u_aggregator/ratio_q152_i_1575/CO[3]
                         net (fo=1, routed)           0.000    32.190    u_top_coprocessor/u_aggregator/ratio_q152_i_1575_n_0
    SLICE_X50Y27         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    32.444 r  u_top_coprocessor/u_aggregator/ratio_q152_i_1091/CO[0]
                         net (fo=1, routed)           0.460    32.905    u_top_coprocessor/u_aggregator/ratio_q152_i_1091_n_3
    SLICE_X45Y27         LUT3 (Prop_lut3_I0_O)        0.367    33.272 r  u_top_coprocessor/u_aggregator/ratio_q152_i_732/O
                         net (fo=36, routed)          1.432    34.704    u_top_coprocessor/u_aggregator/ratio_q152_i_732_n_0
    SLICE_X26Y26         LUT5 (Prop_lut5_I1_O)        0.124    34.828 r  u_top_coprocessor/u_aggregator/ratio_q152_i_548/O
                         net (fo=2, routed)           0.803    35.631    u_top_coprocessor/u_aggregator/ratio_q152_i_548_n_0
    SLICE_X21Y26         LUT6 (Prop_lut6_I0_O)        0.124    35.755 r  u_top_coprocessor/u_aggregator/ratio_q152_i_551/O
                         net (fo=1, routed)           0.000    35.755    u_top_coprocessor/u_aggregator/ratio_q152_i_551_n_0
    SLICE_X21Y26         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    36.156 r  u_top_coprocessor/u_aggregator/ratio_q152_i_272/CO[3]
                         net (fo=1, routed)           0.000    36.156    u_top_coprocessor/u_aggregator/ratio_q152_i_272_n_0
    SLICE_X21Y27         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    36.395 r  u_top_coprocessor/u_aggregator/ratio_q152_i_262/O[2]
                         net (fo=2, routed)           0.808    37.203    u_top_coprocessor/u_aggregator/ratio_q152_i_262_n_5
    SLICE_X20Y27         LUT3 (Prop_lut3_I2_O)        0.332    37.535 r  u_top_coprocessor/u_aggregator/ratio_q152_i_136/O
                         net (fo=2, routed)           0.940    38.475    u_top_coprocessor/u_aggregator/ratio_q152_i_136_n_0
    SLICE_X20Y27         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.588    39.063 r  u_top_coprocessor/u_aggregator/ratio_q152_i_40/CO[3]
                         net (fo=1, routed)           0.000    39.063    u_top_coprocessor/u_aggregator/ratio_q152_i_40_n_0
    SLICE_X20Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.177 r  u_top_coprocessor/u_aggregator/ratio_q152_i_38/CO[3]
                         net (fo=1, routed)           0.000    39.177    u_top_coprocessor/u_aggregator/ratio_q152_i_38_n_0
    SLICE_X20Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.291 r  u_top_coprocessor/u_aggregator/ratio_q152_i_36/CO[3]
                         net (fo=1, routed)           0.000    39.291    u_top_coprocessor/u_aggregator/ratio_q152_i_36_n_0
    SLICE_X20Y30         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    39.625 r  u_top_coprocessor/u_aggregator/ratio_q152_i_233/O[1]
                         net (fo=2, routed)           1.170    40.795    u_top_coprocessor/u_aggregator/sum_wg_9[17]
    SLICE_X16Y31         LUT6 (Prop_lut6_I3_O)        0.303    41.098 r  u_top_coprocessor/u_aggregator/ratio_q152_i_34_comp_3/O
                         net (fo=12, routed)          0.377    41.475    u_top_coprocessor/u_aggregator/ratio_q152_i_34_n_0
    SLICE_X15Y32         LUT4 (Prop_lut4_I0_O)        0.124    41.599 r  u_top_coprocessor/u_aggregator/ratio_q152_i_2/O
                         net (fo=2, routed)           0.708    42.306    u_top_coprocessor/u_defuzz/B[13]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_B[13]_P[16])
                                                      3.656    45.962 r  u_top_coprocessor/u_defuzz/ratio_q152/P[16]
                         net (fo=1, routed)           1.150    47.113    u_top_coprocessor/u_defuzz/ratio_q152_n_89
    SLICE_X13Y34         LUT5 (Prop_lut5_I1_O)        0.124    47.237 r  u_top_coprocessor/u_defuzz/G_out4_i_18/O
                         net (fo=3, routed)           0.819    48.056    u_top_coprocessor/u_defuzz/G_out4_i_18_n_0
    SLICE_X13Y33         LUT6 (Prop_lut6_I0_O)        0.124    48.180 r  u_top_coprocessor/u_defuzz/G_out4_i_17/O
                         net (fo=14, routed)          0.364    48.544    u_top_coprocessor/u_defuzz/ratio_q151
    SLICE_X13Y34         LUT2 (Prop_lut2_I1_O)        0.124    48.668 r  u_top_coprocessor/u_defuzz/G_out4_i_6/O
                         net (fo=1, routed)           0.685    49.353    u_top_coprocessor/u_defuzz/A[10]
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_A[10]_P[15])
                                                      3.841    53.194 f  u_top_coprocessor/u_defuzz/G_out4/P[15]
                         net (fo=2, routed)           0.996    54.189    u_top_coprocessor/u_defuzz/G_out4_n_90
    SLICE_X11Y38         LUT5 (Prop_lut5_I0_O)        0.124    54.313 f  u_top_coprocessor/u_defuzz/G_out[4]_i_2/O
                         net (fo=5, routed)           0.345    54.658    u_top_coprocessor/u_defuzz/G_out[4]_i_2_n_0
    SLICE_X9Y38          LUT5 (Prop_lut5_I3_O)        0.124    54.782 r  u_top_coprocessor/u_defuzz/G_out[1]_i_1/O
                         net (fo=1, routed)           0.000    54.782    u_top_coprocessor/u_defuzz/sat_u8[1]
    SLICE_X9Y38          FDCE                                         r  u_top_coprocessor/u_defuzz/G_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    M21                                               0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clk_div_20/inst/clk_in1
    M21                  IBUF (Prop_ibuf_I_O)         1.427    51.427 r  clk_div_20/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.589    clk_div_20/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    45.267 r  clk_div_20/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    46.897    clk_div_20/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    46.988 r  clk_div_20/inst/clkout1_buf/O
                         net (fo=340, routed)         1.686    48.674    u_top_coprocessor/u_defuzz/clk_out1
    SLICE_X9Y38          FDCE                                         r  u_top_coprocessor/u_defuzz/G_out_reg[1]/C
                         clock pessimism              0.569    49.243    
                         clock uncertainty           -0.109    49.134    
    SLICE_X9Y38          FDCE (Setup_fdce_C_D)        0.032    49.166    u_top_coprocessor/u_defuzz/G_out_reg[1]
  -------------------------------------------------------------------
                         required time                         49.166    
                         arrival time                         -54.782    
  -------------------------------------------------------------------
                         slack                                 -5.616    

Slack (VIOLATED) :        -5.612ns  (required time - arrival time)
  Source:                 u_mmio_if/dT_neg_b_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_top_coprocessor/u_defuzz/G_out_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        55.496ns  (logic 26.876ns (48.429%)  route 28.620ns (51.571%))
  Logic Levels:           53  (CARRY4=20 DSP48E1=4 LUT2=3 LUT3=5 LUT4=5 LUT5=7 LUT6=9)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.326ns = ( 48.674 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.719ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.109ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.206ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_div_20/inst/clk_in1
    M21                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  clk_div_20/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.731    clk_div_20/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -4.338 r  clk_div_20/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -2.627    clk_div_20/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.531 r  clk_div_20/inst/clkout1_buf/O
                         net (fo=340, routed)         1.812    -0.719    u_mmio_if/clk_out1
    SLICE_X17Y13         FDCE                                         r  u_mmio_if/dT_neg_b_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y13         FDCE (Prop_fdce_C_Q)         0.456    -0.263 r  u_mmio_if/dT_neg_b_reg[3]/Q
                         net (fo=5, routed)           0.945     0.683    u_mmio_if/dT_neg_b_reg[6]_1[3]
    SLICE_X18Y12         LUT6 (Prop_lut6_I0_O)        0.124     0.807 f  u_mmio_if/mu0_i_212__2/O
                         net (fo=1, routed)           0.669     1.476    u_mmio_if/mu0_i_212__2_n_0
    SLICE_X18Y12         LUT6 (Prop_lut6_I4_O)        0.124     1.600 f  u_mmio_if/mu0_i_82__2/O
                         net (fo=8, routed)           0.518     2.118    u_top_coprocessor/u_fuzz_dT/u_neg/mu0_12
    SLICE_X17Y14         LUT2 (Prop_lut2_I1_O)        0.124     2.242 f  u_top_coprocessor/u_fuzz_dT/u_neg/mu0_i_44__2/O
                         net (fo=36, routed)          0.973     3.215    u_top_coprocessor/u_fuzz_dT/u_neg/p_1_in1_in[0]
    SLICE_X6Y14          LUT2 (Prop_lut2_I1_O)        0.124     3.339 r  u_top_coprocessor/u_fuzz_dT/u_neg/mu0_i_138/O
                         net (fo=7, routed)           0.982     4.321    u_top_coprocessor/u_fuzz_dT/u_neg/mu0_i_138_n_0
    SLICE_X4Y16          LUT5 (Prop_lut5_I2_O)        0.124     4.445 r  u_top_coprocessor/u_fuzz_dT/u_neg/i_/mu0_i_160/O
                         net (fo=1, routed)           0.807     5.252    u_top_coprocessor/u_fuzz_dT/u_neg/i_/mu0_i_160_n_0
    SLICE_X3Y16          LUT6 (Prop_lut6_I0_O)        0.124     5.376 r  u_top_coprocessor/u_fuzz_dT/u_neg/i_/mu0_i_69/O
                         net (fo=1, routed)           0.807     6.183    u_top_coprocessor/u_fuzz_dT/u_neg/i_/mu0_i_69_n_0
    SLICE_X9Y14          LUT4 (Prop_lut4_I0_O)        0.124     6.307 r  u_top_coprocessor/u_fuzz_dT/u_neg/mu0_i_19__2/O
                         net (fo=1, routed)           0.678     6.985    u_top_coprocessor/u_fuzz_dT/u_neg/A[5]
    DSP48_X0Y5           DSP48E1 (Prop_dsp48e1_A[5]_P[2])
                                                      3.841    10.826 r  u_top_coprocessor/u_fuzz_dT/u_neg/mu0/P[2]
                         net (fo=4, routed)           1.300    12.126    u_mmio_if/mul_wg_div100_return0__5_1[2]
    SLICE_X19Y10         LUT5 (Prop_lut5_I0_O)        0.124    12.250 r  u_mmio_if/mul_wg_div100_return0_i_32/O
                         net (fo=10, routed)          1.171    13.421    u_mmio_if/u_top_coprocessor/muD_neg[2]
    SLICE_X44Y14         LUT6 (Prop_lut6_I0_O)        0.124    13.545 r  u_mmio_if/i__carry_i_7__6/O
                         net (fo=1, routed)           0.000    13.545    u_top_coprocessor/u_rules9/fmin1_inferred__5/i__carry__0_1[1]
    SLICE_X44Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.095 r  u_top_coprocessor/u_rules9/fmin1_inferred__5/i__carry/CO[3]
                         net (fo=1, routed)           0.000    14.095    u_top_coprocessor/u_rules9/fmin1_inferred__5/i__carry_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.209 r  u_top_coprocessor/u_rules9/fmin1_inferred__5/i__carry__0/CO[3]
                         net (fo=46, routed)          1.437    15.646    u_mmio_if/mul_wg_div100_return0__5_4[0]
    SLICE_X55Y16         LUT6 (Prop_lut6_I5_O)        0.124    15.770 r  u_mmio_if/u_rules9/mul_wg_div100_return0__5_i_14/O
                         net (fo=1, routed)           0.738    16.508    u_top_coprocessor/u_aggregator/mul_wg_div100_return0__5_0[2]
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_A[2]_P[4])
                                                      3.841    20.349 r  u_top_coprocessor/u_aggregator/mul_wg_div100_return0__5/P[4]
                         net (fo=20, routed)          1.169    21.519    u_top_coprocessor/u_aggregator/mul_wg_div100_return0__5_n_101
    SLICE_X56Y20         LUT3 (Prop_lut3_I1_O)        0.153    21.672 r  u_top_coprocessor/u_aggregator/ratio_q152_i_3717/O
                         net (fo=2, routed)           0.708    22.379    u_top_coprocessor/u_aggregator/ratio_q152_i_3717_n_0
    SLICE_X56Y20         LUT4 (Prop_lut4_I3_O)        0.331    22.710 r  u_top_coprocessor/u_aggregator/ratio_q152_i_3720/O
                         net (fo=1, routed)           0.000    22.710    u_top_coprocessor/u_aggregator/ratio_q152_i_3720_n_0
    SLICE_X56Y20         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    23.086 r  u_top_coprocessor/u_aggregator/ratio_q152_i_3457/CO[3]
                         net (fo=1, routed)           0.000    23.086    u_top_coprocessor/u_aggregator/ratio_q152_i_3457_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.203 r  u_top_coprocessor/u_aggregator/ratio_q152_i_3092/CO[3]
                         net (fo=1, routed)           0.000    23.203    u_top_coprocessor/u_aggregator/ratio_q152_i_3092_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.320 r  u_top_coprocessor/u_aggregator/ratio_q152_i_2403/CO[3]
                         net (fo=1, routed)           0.000    23.320    u_top_coprocessor/u_aggregator/ratio_q152_i_2403_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.437 r  u_top_coprocessor/u_aggregator/ratio_q152_i_1766/CO[3]
                         net (fo=1, routed)           0.000    23.437    u_top_coprocessor/u_aggregator/ratio_q152_i_1766_n_0
    SLICE_X56Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    23.760 r  u_top_coprocessor/u_aggregator/ratio_q152_i_1681/O[1]
                         net (fo=3, routed)           0.929    24.689    u_top_coprocessor/u_aggregator/ratio_q152_i_1681_n_6
    SLICE_X53Y25         LUT3 (Prop_lut3_I0_O)        0.306    24.995 r  u_top_coprocessor/u_aggregator/ratio_q152_i_1765/O
                         net (fo=2, routed)           0.558    25.553    u_top_coprocessor/u_aggregator/ratio_q152_i_1765_n_0
    SLICE_X53Y24         LUT5 (Prop_lut5_I4_O)        0.124    25.677 r  u_top_coprocessor/u_aggregator/ratio_q152_i_1222/O
                         net (fo=2, routed)           0.807    26.484    u_top_coprocessor/u_aggregator/ratio_q152_i_1222_n_0
    SLICE_X52Y24         LUT6 (Prop_lut6_I0_O)        0.124    26.608 r  u_top_coprocessor/u_aggregator/ratio_q152_i_1226/O
                         net (fo=1, routed)           0.000    26.608    u_top_coprocessor/u_aggregator/ratio_q152_i_1226_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    27.009 r  u_top_coprocessor/u_aggregator/ratio_q152_i_838/CO[3]
                         net (fo=1, routed)           0.009    27.018    u_top_coprocessor/u_aggregator/ratio_q152_i_838_n_0
    SLICE_X52Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    27.352 f  u_top_coprocessor/u_aggregator/ratio_q152_i_799/O[1]
                         net (fo=9, routed)           1.038    28.390    u_top_coprocessor/u_aggregator/ratio_q152_i_799_n_6
    SLICE_X51Y24         LUT3 (Prop_lut3_I1_O)        0.331    28.721 r  u_top_coprocessor/u_aggregator/ratio_q152_i_3273/O
                         net (fo=2, routed)           0.666    29.387    u_top_coprocessor/u_aggregator/ratio_q152_i_3273_n_0
    SLICE_X51Y24         LUT4 (Prop_lut4_I3_O)        0.326    29.713 r  u_top_coprocessor/u_aggregator/ratio_q152_i_3277/O
                         net (fo=1, routed)           0.000    29.713    u_top_coprocessor/u_aggregator/ratio_q152_i_3277_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.263 r  u_top_coprocessor/u_aggregator/ratio_q152_i_2758/CO[3]
                         net (fo=1, routed)           0.009    30.272    u_top_coprocessor/u_aggregator/ratio_q152_i_2758_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    30.585 r  u_top_coprocessor/u_aggregator/ratio_q152_i_2112/O[3]
                         net (fo=3, routed)           0.649    31.234    u_top_coprocessor/u_aggregator/ratio_q152_i_2112_n_4
    SLICE_X50Y25         LUT4 (Prop_lut4_I2_O)        0.306    31.540 r  u_top_coprocessor/u_aggregator/ratio_q152_i_2756/O
                         net (fo=1, routed)           0.000    31.540    u_top_coprocessor/u_aggregator/ratio_q152_i_2756_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    32.073 r  u_top_coprocessor/u_aggregator/ratio_q152_i_2103/CO[3]
                         net (fo=1, routed)           0.000    32.073    u_top_coprocessor/u_aggregator/ratio_q152_i_2103_n_0
    SLICE_X50Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.190 r  u_top_coprocessor/u_aggregator/ratio_q152_i_1575/CO[3]
                         net (fo=1, routed)           0.000    32.190    u_top_coprocessor/u_aggregator/ratio_q152_i_1575_n_0
    SLICE_X50Y27         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    32.444 r  u_top_coprocessor/u_aggregator/ratio_q152_i_1091/CO[0]
                         net (fo=1, routed)           0.460    32.905    u_top_coprocessor/u_aggregator/ratio_q152_i_1091_n_3
    SLICE_X45Y27         LUT3 (Prop_lut3_I0_O)        0.367    33.272 r  u_top_coprocessor/u_aggregator/ratio_q152_i_732/O
                         net (fo=36, routed)          1.432    34.704    u_top_coprocessor/u_aggregator/ratio_q152_i_732_n_0
    SLICE_X26Y26         LUT5 (Prop_lut5_I1_O)        0.124    34.828 r  u_top_coprocessor/u_aggregator/ratio_q152_i_548/O
                         net (fo=2, routed)           0.803    35.631    u_top_coprocessor/u_aggregator/ratio_q152_i_548_n_0
    SLICE_X21Y26         LUT6 (Prop_lut6_I0_O)        0.124    35.755 r  u_top_coprocessor/u_aggregator/ratio_q152_i_551/O
                         net (fo=1, routed)           0.000    35.755    u_top_coprocessor/u_aggregator/ratio_q152_i_551_n_0
    SLICE_X21Y26         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    36.156 r  u_top_coprocessor/u_aggregator/ratio_q152_i_272/CO[3]
                         net (fo=1, routed)           0.000    36.156    u_top_coprocessor/u_aggregator/ratio_q152_i_272_n_0
    SLICE_X21Y27         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    36.395 r  u_top_coprocessor/u_aggregator/ratio_q152_i_262/O[2]
                         net (fo=2, routed)           0.808    37.203    u_top_coprocessor/u_aggregator/ratio_q152_i_262_n_5
    SLICE_X20Y27         LUT3 (Prop_lut3_I2_O)        0.332    37.535 r  u_top_coprocessor/u_aggregator/ratio_q152_i_136/O
                         net (fo=2, routed)           0.940    38.475    u_top_coprocessor/u_aggregator/ratio_q152_i_136_n_0
    SLICE_X20Y27         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.588    39.063 r  u_top_coprocessor/u_aggregator/ratio_q152_i_40/CO[3]
                         net (fo=1, routed)           0.000    39.063    u_top_coprocessor/u_aggregator/ratio_q152_i_40_n_0
    SLICE_X20Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.177 r  u_top_coprocessor/u_aggregator/ratio_q152_i_38/CO[3]
                         net (fo=1, routed)           0.000    39.177    u_top_coprocessor/u_aggregator/ratio_q152_i_38_n_0
    SLICE_X20Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.291 r  u_top_coprocessor/u_aggregator/ratio_q152_i_36/CO[3]
                         net (fo=1, routed)           0.000    39.291    u_top_coprocessor/u_aggregator/ratio_q152_i_36_n_0
    SLICE_X20Y30         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    39.625 r  u_top_coprocessor/u_aggregator/ratio_q152_i_233/O[1]
                         net (fo=2, routed)           1.170    40.795    u_top_coprocessor/u_aggregator/sum_wg_9[17]
    SLICE_X16Y31         LUT6 (Prop_lut6_I3_O)        0.303    41.098 r  u_top_coprocessor/u_aggregator/ratio_q152_i_34_comp_3/O
                         net (fo=12, routed)          0.377    41.475    u_top_coprocessor/u_aggregator/ratio_q152_i_34_n_0
    SLICE_X15Y32         LUT4 (Prop_lut4_I0_O)        0.124    41.599 r  u_top_coprocessor/u_aggregator/ratio_q152_i_2/O
                         net (fo=2, routed)           0.708    42.306    u_top_coprocessor/u_defuzz/B[13]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_B[13]_P[16])
                                                      3.656    45.962 r  u_top_coprocessor/u_defuzz/ratio_q152/P[16]
                         net (fo=1, routed)           1.150    47.113    u_top_coprocessor/u_defuzz/ratio_q152_n_89
    SLICE_X13Y34         LUT5 (Prop_lut5_I1_O)        0.124    47.237 r  u_top_coprocessor/u_defuzz/G_out4_i_18/O
                         net (fo=3, routed)           0.819    48.056    u_top_coprocessor/u_defuzz/G_out4_i_18_n_0
    SLICE_X13Y33         LUT6 (Prop_lut6_I0_O)        0.124    48.180 r  u_top_coprocessor/u_defuzz/G_out4_i_17/O
                         net (fo=14, routed)          0.364    48.544    u_top_coprocessor/u_defuzz/ratio_q151
    SLICE_X13Y34         LUT2 (Prop_lut2_I1_O)        0.124    48.668 r  u_top_coprocessor/u_defuzz/G_out4_i_6/O
                         net (fo=1, routed)           0.685    49.353    u_top_coprocessor/u_defuzz/A[10]
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_A[10]_P[15])
                                                      3.841    53.194 r  u_top_coprocessor/u_defuzz/G_out4/P[15]
                         net (fo=2, routed)           0.996    54.189    u_top_coprocessor/u_defuzz/G_out4_n_90
    SLICE_X11Y38         LUT5 (Prop_lut5_I0_O)        0.124    54.313 r  u_top_coprocessor/u_defuzz/G_out[4]_i_2/O
                         net (fo=5, routed)           0.340    54.653    u_top_coprocessor/u_defuzz/G_out[4]_i_2_n_0
    SLICE_X9Y38          LUT5 (Prop_lut5_I3_O)        0.124    54.777 r  u_top_coprocessor/u_defuzz/G_out[2]_i_1/O
                         net (fo=1, routed)           0.000    54.777    u_top_coprocessor/u_defuzz/sat_u8[2]
    SLICE_X9Y38          FDCE                                         r  u_top_coprocessor/u_defuzz/G_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    M21                                               0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clk_div_20/inst/clk_in1
    M21                  IBUF (Prop_ibuf_I_O)         1.427    51.427 r  clk_div_20/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.589    clk_div_20/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    45.267 r  clk_div_20/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    46.897    clk_div_20/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    46.988 r  clk_div_20/inst/clkout1_buf/O
                         net (fo=340, routed)         1.686    48.674    u_top_coprocessor/u_defuzz/clk_out1
    SLICE_X9Y38          FDCE                                         r  u_top_coprocessor/u_defuzz/G_out_reg[2]/C
                         clock pessimism              0.569    49.243    
                         clock uncertainty           -0.109    49.134    
    SLICE_X9Y38          FDCE (Setup_fdce_C_D)        0.031    49.165    u_top_coprocessor/u_defuzz/G_out_reg[2]
  -------------------------------------------------------------------
                         required time                         49.165    
                         arrival time                         -54.777    
  -------------------------------------------------------------------
                         slack                                 -5.612    

Slack (VIOLATED) :        -5.605ns  (required time - arrival time)
  Source:                 u_mmio_if/dT_neg_b_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_top_coprocessor/u_defuzz/G_out_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        55.538ns  (logic 26.876ns (48.392%)  route 28.662ns (51.608%))
  Logic Levels:           53  (CARRY4=20 DSP48E1=4 LUT2=3 LUT3=5 LUT4=5 LUT5=7 LUT6=9)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.325ns = ( 48.675 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.719ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.109ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.206ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_div_20/inst/clk_in1
    M21                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  clk_div_20/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.731    clk_div_20/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -4.338 r  clk_div_20/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -2.627    clk_div_20/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.531 r  clk_div_20/inst/clkout1_buf/O
                         net (fo=340, routed)         1.812    -0.719    u_mmio_if/clk_out1
    SLICE_X17Y13         FDCE                                         r  u_mmio_if/dT_neg_b_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y13         FDCE (Prop_fdce_C_Q)         0.456    -0.263 r  u_mmio_if/dT_neg_b_reg[3]/Q
                         net (fo=5, routed)           0.945     0.683    u_mmio_if/dT_neg_b_reg[6]_1[3]
    SLICE_X18Y12         LUT6 (Prop_lut6_I0_O)        0.124     0.807 f  u_mmio_if/mu0_i_212__2/O
                         net (fo=1, routed)           0.669     1.476    u_mmio_if/mu0_i_212__2_n_0
    SLICE_X18Y12         LUT6 (Prop_lut6_I4_O)        0.124     1.600 f  u_mmio_if/mu0_i_82__2/O
                         net (fo=8, routed)           0.518     2.118    u_top_coprocessor/u_fuzz_dT/u_neg/mu0_12
    SLICE_X17Y14         LUT2 (Prop_lut2_I1_O)        0.124     2.242 f  u_top_coprocessor/u_fuzz_dT/u_neg/mu0_i_44__2/O
                         net (fo=36, routed)          0.973     3.215    u_top_coprocessor/u_fuzz_dT/u_neg/p_1_in1_in[0]
    SLICE_X6Y14          LUT2 (Prop_lut2_I1_O)        0.124     3.339 r  u_top_coprocessor/u_fuzz_dT/u_neg/mu0_i_138/O
                         net (fo=7, routed)           0.982     4.321    u_top_coprocessor/u_fuzz_dT/u_neg/mu0_i_138_n_0
    SLICE_X4Y16          LUT5 (Prop_lut5_I2_O)        0.124     4.445 r  u_top_coprocessor/u_fuzz_dT/u_neg/i_/mu0_i_160/O
                         net (fo=1, routed)           0.807     5.252    u_top_coprocessor/u_fuzz_dT/u_neg/i_/mu0_i_160_n_0
    SLICE_X3Y16          LUT6 (Prop_lut6_I0_O)        0.124     5.376 r  u_top_coprocessor/u_fuzz_dT/u_neg/i_/mu0_i_69/O
                         net (fo=1, routed)           0.807     6.183    u_top_coprocessor/u_fuzz_dT/u_neg/i_/mu0_i_69_n_0
    SLICE_X9Y14          LUT4 (Prop_lut4_I0_O)        0.124     6.307 r  u_top_coprocessor/u_fuzz_dT/u_neg/mu0_i_19__2/O
                         net (fo=1, routed)           0.678     6.985    u_top_coprocessor/u_fuzz_dT/u_neg/A[5]
    DSP48_X0Y5           DSP48E1 (Prop_dsp48e1_A[5]_P[2])
                                                      3.841    10.826 r  u_top_coprocessor/u_fuzz_dT/u_neg/mu0/P[2]
                         net (fo=4, routed)           1.300    12.126    u_mmio_if/mul_wg_div100_return0__5_1[2]
    SLICE_X19Y10         LUT5 (Prop_lut5_I0_O)        0.124    12.250 r  u_mmio_if/mul_wg_div100_return0_i_32/O
                         net (fo=10, routed)          1.171    13.421    u_mmio_if/u_top_coprocessor/muD_neg[2]
    SLICE_X44Y14         LUT6 (Prop_lut6_I0_O)        0.124    13.545 r  u_mmio_if/i__carry_i_7__6/O
                         net (fo=1, routed)           0.000    13.545    u_top_coprocessor/u_rules9/fmin1_inferred__5/i__carry__0_1[1]
    SLICE_X44Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.095 r  u_top_coprocessor/u_rules9/fmin1_inferred__5/i__carry/CO[3]
                         net (fo=1, routed)           0.000    14.095    u_top_coprocessor/u_rules9/fmin1_inferred__5/i__carry_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.209 r  u_top_coprocessor/u_rules9/fmin1_inferred__5/i__carry__0/CO[3]
                         net (fo=46, routed)          1.437    15.646    u_mmio_if/mul_wg_div100_return0__5_4[0]
    SLICE_X55Y16         LUT6 (Prop_lut6_I5_O)        0.124    15.770 r  u_mmio_if/u_rules9/mul_wg_div100_return0__5_i_14/O
                         net (fo=1, routed)           0.738    16.508    u_top_coprocessor/u_aggregator/mul_wg_div100_return0__5_0[2]
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_A[2]_P[4])
                                                      3.841    20.349 r  u_top_coprocessor/u_aggregator/mul_wg_div100_return0__5/P[4]
                         net (fo=20, routed)          1.169    21.519    u_top_coprocessor/u_aggregator/mul_wg_div100_return0__5_n_101
    SLICE_X56Y20         LUT3 (Prop_lut3_I1_O)        0.153    21.672 r  u_top_coprocessor/u_aggregator/ratio_q152_i_3717/O
                         net (fo=2, routed)           0.708    22.379    u_top_coprocessor/u_aggregator/ratio_q152_i_3717_n_0
    SLICE_X56Y20         LUT4 (Prop_lut4_I3_O)        0.331    22.710 r  u_top_coprocessor/u_aggregator/ratio_q152_i_3720/O
                         net (fo=1, routed)           0.000    22.710    u_top_coprocessor/u_aggregator/ratio_q152_i_3720_n_0
    SLICE_X56Y20         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    23.086 r  u_top_coprocessor/u_aggregator/ratio_q152_i_3457/CO[3]
                         net (fo=1, routed)           0.000    23.086    u_top_coprocessor/u_aggregator/ratio_q152_i_3457_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.203 r  u_top_coprocessor/u_aggregator/ratio_q152_i_3092/CO[3]
                         net (fo=1, routed)           0.000    23.203    u_top_coprocessor/u_aggregator/ratio_q152_i_3092_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.320 r  u_top_coprocessor/u_aggregator/ratio_q152_i_2403/CO[3]
                         net (fo=1, routed)           0.000    23.320    u_top_coprocessor/u_aggregator/ratio_q152_i_2403_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.437 r  u_top_coprocessor/u_aggregator/ratio_q152_i_1766/CO[3]
                         net (fo=1, routed)           0.000    23.437    u_top_coprocessor/u_aggregator/ratio_q152_i_1766_n_0
    SLICE_X56Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    23.760 r  u_top_coprocessor/u_aggregator/ratio_q152_i_1681/O[1]
                         net (fo=3, routed)           0.929    24.689    u_top_coprocessor/u_aggregator/ratio_q152_i_1681_n_6
    SLICE_X53Y25         LUT3 (Prop_lut3_I0_O)        0.306    24.995 r  u_top_coprocessor/u_aggregator/ratio_q152_i_1765/O
                         net (fo=2, routed)           0.558    25.553    u_top_coprocessor/u_aggregator/ratio_q152_i_1765_n_0
    SLICE_X53Y24         LUT5 (Prop_lut5_I4_O)        0.124    25.677 r  u_top_coprocessor/u_aggregator/ratio_q152_i_1222/O
                         net (fo=2, routed)           0.807    26.484    u_top_coprocessor/u_aggregator/ratio_q152_i_1222_n_0
    SLICE_X52Y24         LUT6 (Prop_lut6_I0_O)        0.124    26.608 r  u_top_coprocessor/u_aggregator/ratio_q152_i_1226/O
                         net (fo=1, routed)           0.000    26.608    u_top_coprocessor/u_aggregator/ratio_q152_i_1226_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    27.009 r  u_top_coprocessor/u_aggregator/ratio_q152_i_838/CO[3]
                         net (fo=1, routed)           0.009    27.018    u_top_coprocessor/u_aggregator/ratio_q152_i_838_n_0
    SLICE_X52Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    27.352 f  u_top_coprocessor/u_aggregator/ratio_q152_i_799/O[1]
                         net (fo=9, routed)           1.038    28.390    u_top_coprocessor/u_aggregator/ratio_q152_i_799_n_6
    SLICE_X51Y24         LUT3 (Prop_lut3_I1_O)        0.331    28.721 r  u_top_coprocessor/u_aggregator/ratio_q152_i_3273/O
                         net (fo=2, routed)           0.666    29.387    u_top_coprocessor/u_aggregator/ratio_q152_i_3273_n_0
    SLICE_X51Y24         LUT4 (Prop_lut4_I3_O)        0.326    29.713 r  u_top_coprocessor/u_aggregator/ratio_q152_i_3277/O
                         net (fo=1, routed)           0.000    29.713    u_top_coprocessor/u_aggregator/ratio_q152_i_3277_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.263 r  u_top_coprocessor/u_aggregator/ratio_q152_i_2758/CO[3]
                         net (fo=1, routed)           0.009    30.272    u_top_coprocessor/u_aggregator/ratio_q152_i_2758_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    30.585 r  u_top_coprocessor/u_aggregator/ratio_q152_i_2112/O[3]
                         net (fo=3, routed)           0.649    31.234    u_top_coprocessor/u_aggregator/ratio_q152_i_2112_n_4
    SLICE_X50Y25         LUT4 (Prop_lut4_I2_O)        0.306    31.540 r  u_top_coprocessor/u_aggregator/ratio_q152_i_2756/O
                         net (fo=1, routed)           0.000    31.540    u_top_coprocessor/u_aggregator/ratio_q152_i_2756_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    32.073 r  u_top_coprocessor/u_aggregator/ratio_q152_i_2103/CO[3]
                         net (fo=1, routed)           0.000    32.073    u_top_coprocessor/u_aggregator/ratio_q152_i_2103_n_0
    SLICE_X50Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.190 r  u_top_coprocessor/u_aggregator/ratio_q152_i_1575/CO[3]
                         net (fo=1, routed)           0.000    32.190    u_top_coprocessor/u_aggregator/ratio_q152_i_1575_n_0
    SLICE_X50Y27         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    32.444 r  u_top_coprocessor/u_aggregator/ratio_q152_i_1091/CO[0]
                         net (fo=1, routed)           0.460    32.905    u_top_coprocessor/u_aggregator/ratio_q152_i_1091_n_3
    SLICE_X45Y27         LUT3 (Prop_lut3_I0_O)        0.367    33.272 r  u_top_coprocessor/u_aggregator/ratio_q152_i_732/O
                         net (fo=36, routed)          1.432    34.704    u_top_coprocessor/u_aggregator/ratio_q152_i_732_n_0
    SLICE_X26Y26         LUT5 (Prop_lut5_I1_O)        0.124    34.828 r  u_top_coprocessor/u_aggregator/ratio_q152_i_548/O
                         net (fo=2, routed)           0.803    35.631    u_top_coprocessor/u_aggregator/ratio_q152_i_548_n_0
    SLICE_X21Y26         LUT6 (Prop_lut6_I0_O)        0.124    35.755 r  u_top_coprocessor/u_aggregator/ratio_q152_i_551/O
                         net (fo=1, routed)           0.000    35.755    u_top_coprocessor/u_aggregator/ratio_q152_i_551_n_0
    SLICE_X21Y26         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    36.156 r  u_top_coprocessor/u_aggregator/ratio_q152_i_272/CO[3]
                         net (fo=1, routed)           0.000    36.156    u_top_coprocessor/u_aggregator/ratio_q152_i_272_n_0
    SLICE_X21Y27         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    36.395 r  u_top_coprocessor/u_aggregator/ratio_q152_i_262/O[2]
                         net (fo=2, routed)           0.808    37.203    u_top_coprocessor/u_aggregator/ratio_q152_i_262_n_5
    SLICE_X20Y27         LUT3 (Prop_lut3_I2_O)        0.332    37.535 r  u_top_coprocessor/u_aggregator/ratio_q152_i_136/O
                         net (fo=2, routed)           0.940    38.475    u_top_coprocessor/u_aggregator/ratio_q152_i_136_n_0
    SLICE_X20Y27         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.588    39.063 r  u_top_coprocessor/u_aggregator/ratio_q152_i_40/CO[3]
                         net (fo=1, routed)           0.000    39.063    u_top_coprocessor/u_aggregator/ratio_q152_i_40_n_0
    SLICE_X20Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.177 r  u_top_coprocessor/u_aggregator/ratio_q152_i_38/CO[3]
                         net (fo=1, routed)           0.000    39.177    u_top_coprocessor/u_aggregator/ratio_q152_i_38_n_0
    SLICE_X20Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.291 r  u_top_coprocessor/u_aggregator/ratio_q152_i_36/CO[3]
                         net (fo=1, routed)           0.000    39.291    u_top_coprocessor/u_aggregator/ratio_q152_i_36_n_0
    SLICE_X20Y30         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    39.625 r  u_top_coprocessor/u_aggregator/ratio_q152_i_233/O[1]
                         net (fo=2, routed)           1.170    40.795    u_top_coprocessor/u_aggregator/sum_wg_9[17]
    SLICE_X16Y31         LUT6 (Prop_lut6_I3_O)        0.303    41.098 r  u_top_coprocessor/u_aggregator/ratio_q152_i_34_comp_3/O
                         net (fo=12, routed)          0.377    41.475    u_top_coprocessor/u_aggregator/ratio_q152_i_34_n_0
    SLICE_X15Y32         LUT4 (Prop_lut4_I0_O)        0.124    41.599 r  u_top_coprocessor/u_aggregator/ratio_q152_i_2/O
                         net (fo=2, routed)           0.708    42.306    u_top_coprocessor/u_defuzz/B[13]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_B[13]_P[16])
                                                      3.656    45.962 r  u_top_coprocessor/u_defuzz/ratio_q152/P[16]
                         net (fo=1, routed)           1.150    47.113    u_top_coprocessor/u_defuzz/ratio_q152_n_89
    SLICE_X13Y34         LUT5 (Prop_lut5_I1_O)        0.124    47.237 r  u_top_coprocessor/u_defuzz/G_out4_i_18/O
                         net (fo=3, routed)           0.819    48.056    u_top_coprocessor/u_defuzz/G_out4_i_18_n_0
    SLICE_X13Y33         LUT6 (Prop_lut6_I0_O)        0.124    48.180 r  u_top_coprocessor/u_defuzz/G_out4_i_17/O
                         net (fo=14, routed)          0.364    48.544    u_top_coprocessor/u_defuzz/ratio_q151
    SLICE_X13Y34         LUT2 (Prop_lut2_I1_O)        0.124    48.668 r  u_top_coprocessor/u_defuzz/G_out4_i_6/O
                         net (fo=1, routed)           0.685    49.353    u_top_coprocessor/u_defuzz/A[10]
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_A[10]_P[15])
                                                      3.841    53.194 f  u_top_coprocessor/u_defuzz/G_out4/P[15]
                         net (fo=2, routed)           0.996    54.189    u_top_coprocessor/u_defuzz/G_out4_n_90
    SLICE_X11Y38         LUT5 (Prop_lut5_I0_O)        0.124    54.313 f  u_top_coprocessor/u_defuzz/G_out[4]_i_2/O
                         net (fo=5, routed)           0.382    54.696    u_top_coprocessor/u_defuzz/G_out[4]_i_2_n_0
    SLICE_X10Y38         LUT5 (Prop_lut5_I3_O)        0.124    54.820 r  u_top_coprocessor/u_defuzz/G_out[0]_i_1/O
                         net (fo=1, routed)           0.000    54.820    u_top_coprocessor/u_defuzz/sat_u8[0]
    SLICE_X10Y38         FDCE                                         r  u_top_coprocessor/u_defuzz/G_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    M21                                               0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clk_div_20/inst/clk_in1
    M21                  IBUF (Prop_ibuf_I_O)         1.427    51.427 r  clk_div_20/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.589    clk_div_20/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    45.267 r  clk_div_20/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    46.897    clk_div_20/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    46.988 r  clk_div_20/inst/clkout1_buf/O
                         net (fo=340, routed)         1.687    48.675    u_top_coprocessor/u_defuzz/clk_out1
    SLICE_X10Y38         FDCE                                         r  u_top_coprocessor/u_defuzz/G_out_reg[0]/C
                         clock pessimism              0.569    49.244    
                         clock uncertainty           -0.109    49.135    
    SLICE_X10Y38         FDCE (Setup_fdce_C_D)        0.079    49.214    u_top_coprocessor/u_defuzz/G_out_reg[0]
  -------------------------------------------------------------------
                         required time                         49.214    
                         arrival time                         -54.820    
  -------------------------------------------------------------------
                         slack                                 -5.605    

Slack (VIOLATED) :        -5.568ns  (required time - arrival time)
  Source:                 u_mmio_if/dT_neg_b_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_top_coprocessor/u_defuzz/G_out_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        55.453ns  (logic 26.876ns (48.466%)  route 28.577ns (51.534%))
  Logic Levels:           53  (CARRY4=20 DSP48E1=4 LUT2=3 LUT3=5 LUT4=5 LUT5=7 LUT6=9)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.325ns = ( 48.675 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.719ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.109ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.206ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_div_20/inst/clk_in1
    M21                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  clk_div_20/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.731    clk_div_20/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -4.338 r  clk_div_20/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -2.627    clk_div_20/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.531 r  clk_div_20/inst/clkout1_buf/O
                         net (fo=340, routed)         1.812    -0.719    u_mmio_if/clk_out1
    SLICE_X17Y13         FDCE                                         r  u_mmio_if/dT_neg_b_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y13         FDCE (Prop_fdce_C_Q)         0.456    -0.263 r  u_mmio_if/dT_neg_b_reg[3]/Q
                         net (fo=5, routed)           0.945     0.683    u_mmio_if/dT_neg_b_reg[6]_1[3]
    SLICE_X18Y12         LUT6 (Prop_lut6_I0_O)        0.124     0.807 f  u_mmio_if/mu0_i_212__2/O
                         net (fo=1, routed)           0.669     1.476    u_mmio_if/mu0_i_212__2_n_0
    SLICE_X18Y12         LUT6 (Prop_lut6_I4_O)        0.124     1.600 f  u_mmio_if/mu0_i_82__2/O
                         net (fo=8, routed)           0.518     2.118    u_top_coprocessor/u_fuzz_dT/u_neg/mu0_12
    SLICE_X17Y14         LUT2 (Prop_lut2_I1_O)        0.124     2.242 f  u_top_coprocessor/u_fuzz_dT/u_neg/mu0_i_44__2/O
                         net (fo=36, routed)          0.973     3.215    u_top_coprocessor/u_fuzz_dT/u_neg/p_1_in1_in[0]
    SLICE_X6Y14          LUT2 (Prop_lut2_I1_O)        0.124     3.339 r  u_top_coprocessor/u_fuzz_dT/u_neg/mu0_i_138/O
                         net (fo=7, routed)           0.982     4.321    u_top_coprocessor/u_fuzz_dT/u_neg/mu0_i_138_n_0
    SLICE_X4Y16          LUT5 (Prop_lut5_I2_O)        0.124     4.445 r  u_top_coprocessor/u_fuzz_dT/u_neg/i_/mu0_i_160/O
                         net (fo=1, routed)           0.807     5.252    u_top_coprocessor/u_fuzz_dT/u_neg/i_/mu0_i_160_n_0
    SLICE_X3Y16          LUT6 (Prop_lut6_I0_O)        0.124     5.376 r  u_top_coprocessor/u_fuzz_dT/u_neg/i_/mu0_i_69/O
                         net (fo=1, routed)           0.807     6.183    u_top_coprocessor/u_fuzz_dT/u_neg/i_/mu0_i_69_n_0
    SLICE_X9Y14          LUT4 (Prop_lut4_I0_O)        0.124     6.307 r  u_top_coprocessor/u_fuzz_dT/u_neg/mu0_i_19__2/O
                         net (fo=1, routed)           0.678     6.985    u_top_coprocessor/u_fuzz_dT/u_neg/A[5]
    DSP48_X0Y5           DSP48E1 (Prop_dsp48e1_A[5]_P[2])
                                                      3.841    10.826 r  u_top_coprocessor/u_fuzz_dT/u_neg/mu0/P[2]
                         net (fo=4, routed)           1.300    12.126    u_mmio_if/mul_wg_div100_return0__5_1[2]
    SLICE_X19Y10         LUT5 (Prop_lut5_I0_O)        0.124    12.250 r  u_mmio_if/mul_wg_div100_return0_i_32/O
                         net (fo=10, routed)          1.171    13.421    u_mmio_if/u_top_coprocessor/muD_neg[2]
    SLICE_X44Y14         LUT6 (Prop_lut6_I0_O)        0.124    13.545 r  u_mmio_if/i__carry_i_7__6/O
                         net (fo=1, routed)           0.000    13.545    u_top_coprocessor/u_rules9/fmin1_inferred__5/i__carry__0_1[1]
    SLICE_X44Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.095 r  u_top_coprocessor/u_rules9/fmin1_inferred__5/i__carry/CO[3]
                         net (fo=1, routed)           0.000    14.095    u_top_coprocessor/u_rules9/fmin1_inferred__5/i__carry_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.209 r  u_top_coprocessor/u_rules9/fmin1_inferred__5/i__carry__0/CO[3]
                         net (fo=46, routed)          1.437    15.646    u_mmio_if/mul_wg_div100_return0__5_4[0]
    SLICE_X55Y16         LUT6 (Prop_lut6_I5_O)        0.124    15.770 r  u_mmio_if/u_rules9/mul_wg_div100_return0__5_i_14/O
                         net (fo=1, routed)           0.738    16.508    u_top_coprocessor/u_aggregator/mul_wg_div100_return0__5_0[2]
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_A[2]_P[4])
                                                      3.841    20.349 r  u_top_coprocessor/u_aggregator/mul_wg_div100_return0__5/P[4]
                         net (fo=20, routed)          1.169    21.519    u_top_coprocessor/u_aggregator/mul_wg_div100_return0__5_n_101
    SLICE_X56Y20         LUT3 (Prop_lut3_I1_O)        0.153    21.672 r  u_top_coprocessor/u_aggregator/ratio_q152_i_3717/O
                         net (fo=2, routed)           0.708    22.379    u_top_coprocessor/u_aggregator/ratio_q152_i_3717_n_0
    SLICE_X56Y20         LUT4 (Prop_lut4_I3_O)        0.331    22.710 r  u_top_coprocessor/u_aggregator/ratio_q152_i_3720/O
                         net (fo=1, routed)           0.000    22.710    u_top_coprocessor/u_aggregator/ratio_q152_i_3720_n_0
    SLICE_X56Y20         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    23.086 r  u_top_coprocessor/u_aggregator/ratio_q152_i_3457/CO[3]
                         net (fo=1, routed)           0.000    23.086    u_top_coprocessor/u_aggregator/ratio_q152_i_3457_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.203 r  u_top_coprocessor/u_aggregator/ratio_q152_i_3092/CO[3]
                         net (fo=1, routed)           0.000    23.203    u_top_coprocessor/u_aggregator/ratio_q152_i_3092_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.320 r  u_top_coprocessor/u_aggregator/ratio_q152_i_2403/CO[3]
                         net (fo=1, routed)           0.000    23.320    u_top_coprocessor/u_aggregator/ratio_q152_i_2403_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.437 r  u_top_coprocessor/u_aggregator/ratio_q152_i_1766/CO[3]
                         net (fo=1, routed)           0.000    23.437    u_top_coprocessor/u_aggregator/ratio_q152_i_1766_n_0
    SLICE_X56Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    23.760 r  u_top_coprocessor/u_aggregator/ratio_q152_i_1681/O[1]
                         net (fo=3, routed)           0.929    24.689    u_top_coprocessor/u_aggregator/ratio_q152_i_1681_n_6
    SLICE_X53Y25         LUT3 (Prop_lut3_I0_O)        0.306    24.995 r  u_top_coprocessor/u_aggregator/ratio_q152_i_1765/O
                         net (fo=2, routed)           0.558    25.553    u_top_coprocessor/u_aggregator/ratio_q152_i_1765_n_0
    SLICE_X53Y24         LUT5 (Prop_lut5_I4_O)        0.124    25.677 r  u_top_coprocessor/u_aggregator/ratio_q152_i_1222/O
                         net (fo=2, routed)           0.807    26.484    u_top_coprocessor/u_aggregator/ratio_q152_i_1222_n_0
    SLICE_X52Y24         LUT6 (Prop_lut6_I0_O)        0.124    26.608 r  u_top_coprocessor/u_aggregator/ratio_q152_i_1226/O
                         net (fo=1, routed)           0.000    26.608    u_top_coprocessor/u_aggregator/ratio_q152_i_1226_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    27.009 r  u_top_coprocessor/u_aggregator/ratio_q152_i_838/CO[3]
                         net (fo=1, routed)           0.009    27.018    u_top_coprocessor/u_aggregator/ratio_q152_i_838_n_0
    SLICE_X52Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    27.352 f  u_top_coprocessor/u_aggregator/ratio_q152_i_799/O[1]
                         net (fo=9, routed)           1.038    28.390    u_top_coprocessor/u_aggregator/ratio_q152_i_799_n_6
    SLICE_X51Y24         LUT3 (Prop_lut3_I1_O)        0.331    28.721 r  u_top_coprocessor/u_aggregator/ratio_q152_i_3273/O
                         net (fo=2, routed)           0.666    29.387    u_top_coprocessor/u_aggregator/ratio_q152_i_3273_n_0
    SLICE_X51Y24         LUT4 (Prop_lut4_I3_O)        0.326    29.713 r  u_top_coprocessor/u_aggregator/ratio_q152_i_3277/O
                         net (fo=1, routed)           0.000    29.713    u_top_coprocessor/u_aggregator/ratio_q152_i_3277_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.263 r  u_top_coprocessor/u_aggregator/ratio_q152_i_2758/CO[3]
                         net (fo=1, routed)           0.009    30.272    u_top_coprocessor/u_aggregator/ratio_q152_i_2758_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    30.585 r  u_top_coprocessor/u_aggregator/ratio_q152_i_2112/O[3]
                         net (fo=3, routed)           0.649    31.234    u_top_coprocessor/u_aggregator/ratio_q152_i_2112_n_4
    SLICE_X50Y25         LUT4 (Prop_lut4_I2_O)        0.306    31.540 r  u_top_coprocessor/u_aggregator/ratio_q152_i_2756/O
                         net (fo=1, routed)           0.000    31.540    u_top_coprocessor/u_aggregator/ratio_q152_i_2756_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    32.073 r  u_top_coprocessor/u_aggregator/ratio_q152_i_2103/CO[3]
                         net (fo=1, routed)           0.000    32.073    u_top_coprocessor/u_aggregator/ratio_q152_i_2103_n_0
    SLICE_X50Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.190 r  u_top_coprocessor/u_aggregator/ratio_q152_i_1575/CO[3]
                         net (fo=1, routed)           0.000    32.190    u_top_coprocessor/u_aggregator/ratio_q152_i_1575_n_0
    SLICE_X50Y27         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    32.444 r  u_top_coprocessor/u_aggregator/ratio_q152_i_1091/CO[0]
                         net (fo=1, routed)           0.460    32.905    u_top_coprocessor/u_aggregator/ratio_q152_i_1091_n_3
    SLICE_X45Y27         LUT3 (Prop_lut3_I0_O)        0.367    33.272 r  u_top_coprocessor/u_aggregator/ratio_q152_i_732/O
                         net (fo=36, routed)          1.432    34.704    u_top_coprocessor/u_aggregator/ratio_q152_i_732_n_0
    SLICE_X26Y26         LUT5 (Prop_lut5_I1_O)        0.124    34.828 r  u_top_coprocessor/u_aggregator/ratio_q152_i_548/O
                         net (fo=2, routed)           0.803    35.631    u_top_coprocessor/u_aggregator/ratio_q152_i_548_n_0
    SLICE_X21Y26         LUT6 (Prop_lut6_I0_O)        0.124    35.755 r  u_top_coprocessor/u_aggregator/ratio_q152_i_551/O
                         net (fo=1, routed)           0.000    35.755    u_top_coprocessor/u_aggregator/ratio_q152_i_551_n_0
    SLICE_X21Y26         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    36.156 r  u_top_coprocessor/u_aggregator/ratio_q152_i_272/CO[3]
                         net (fo=1, routed)           0.000    36.156    u_top_coprocessor/u_aggregator/ratio_q152_i_272_n_0
    SLICE_X21Y27         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    36.395 r  u_top_coprocessor/u_aggregator/ratio_q152_i_262/O[2]
                         net (fo=2, routed)           0.808    37.203    u_top_coprocessor/u_aggregator/ratio_q152_i_262_n_5
    SLICE_X20Y27         LUT3 (Prop_lut3_I2_O)        0.332    37.535 r  u_top_coprocessor/u_aggregator/ratio_q152_i_136/O
                         net (fo=2, routed)           0.940    38.475    u_top_coprocessor/u_aggregator/ratio_q152_i_136_n_0
    SLICE_X20Y27         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.588    39.063 r  u_top_coprocessor/u_aggregator/ratio_q152_i_40/CO[3]
                         net (fo=1, routed)           0.000    39.063    u_top_coprocessor/u_aggregator/ratio_q152_i_40_n_0
    SLICE_X20Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.177 r  u_top_coprocessor/u_aggregator/ratio_q152_i_38/CO[3]
                         net (fo=1, routed)           0.000    39.177    u_top_coprocessor/u_aggregator/ratio_q152_i_38_n_0
    SLICE_X20Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.291 r  u_top_coprocessor/u_aggregator/ratio_q152_i_36/CO[3]
                         net (fo=1, routed)           0.000    39.291    u_top_coprocessor/u_aggregator/ratio_q152_i_36_n_0
    SLICE_X20Y30         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    39.625 r  u_top_coprocessor/u_aggregator/ratio_q152_i_233/O[1]
                         net (fo=2, routed)           1.170    40.795    u_top_coprocessor/u_aggregator/sum_wg_9[17]
    SLICE_X16Y31         LUT6 (Prop_lut6_I3_O)        0.303    41.098 r  u_top_coprocessor/u_aggregator/ratio_q152_i_34_comp_3/O
                         net (fo=12, routed)          0.377    41.475    u_top_coprocessor/u_aggregator/ratio_q152_i_34_n_0
    SLICE_X15Y32         LUT4 (Prop_lut4_I0_O)        0.124    41.599 r  u_top_coprocessor/u_aggregator/ratio_q152_i_2/O
                         net (fo=2, routed)           0.708    42.306    u_top_coprocessor/u_defuzz/B[13]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_B[13]_P[16])
                                                      3.656    45.962 r  u_top_coprocessor/u_defuzz/ratio_q152/P[16]
                         net (fo=1, routed)           1.150    47.113    u_top_coprocessor/u_defuzz/ratio_q152_n_89
    SLICE_X13Y34         LUT5 (Prop_lut5_I1_O)        0.124    47.237 r  u_top_coprocessor/u_defuzz/G_out4_i_18/O
                         net (fo=3, routed)           0.819    48.056    u_top_coprocessor/u_defuzz/G_out4_i_18_n_0
    SLICE_X13Y33         LUT6 (Prop_lut6_I0_O)        0.124    48.180 r  u_top_coprocessor/u_defuzz/G_out4_i_17/O
                         net (fo=14, routed)          0.364    48.544    u_top_coprocessor/u_defuzz/ratio_q151
    SLICE_X13Y34         LUT2 (Prop_lut2_I1_O)        0.124    48.668 r  u_top_coprocessor/u_defuzz/G_out4_i_6/O
                         net (fo=1, routed)           0.685    49.353    u_top_coprocessor/u_defuzz/A[10]
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_A[10]_P[15])
                                                      3.841    53.194 f  u_top_coprocessor/u_defuzz/G_out4/P[15]
                         net (fo=2, routed)           0.996    54.189    u_top_coprocessor/u_defuzz/G_out4_n_90
    SLICE_X11Y38         LUT5 (Prop_lut5_I0_O)        0.124    54.313 f  u_top_coprocessor/u_defuzz/G_out[4]_i_2/O
                         net (fo=5, routed)           0.297    54.610    u_top_coprocessor/u_defuzz/G_out[4]_i_2_n_0
    SLICE_X11Y38         LUT5 (Prop_lut5_I3_O)        0.124    54.734 r  u_top_coprocessor/u_defuzz/G_out[3]_i_1/O
                         net (fo=1, routed)           0.000    54.734    u_top_coprocessor/u_defuzz/sat_u8[3]
    SLICE_X11Y38         FDCE                                         r  u_top_coprocessor/u_defuzz/G_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    M21                                               0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clk_div_20/inst/clk_in1
    M21                  IBUF (Prop_ibuf_I_O)         1.427    51.427 r  clk_div_20/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.589    clk_div_20/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    45.267 r  clk_div_20/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    46.897    clk_div_20/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    46.988 r  clk_div_20/inst/clkout1_buf/O
                         net (fo=340, routed)         1.687    48.675    u_top_coprocessor/u_defuzz/clk_out1
    SLICE_X11Y38         FDCE                                         r  u_top_coprocessor/u_defuzz/G_out_reg[3]/C
                         clock pessimism              0.569    49.244    
                         clock uncertainty           -0.109    49.135    
    SLICE_X11Y38         FDCE (Setup_fdce_C_D)        0.031    49.166    u_top_coprocessor/u_defuzz/G_out_reg[3]
  -------------------------------------------------------------------
                         required time                         49.166    
                         arrival time                         -54.734    
  -------------------------------------------------------------------
                         slack                                 -5.568    

Slack (VIOLATED) :        -5.313ns  (required time - arrival time)
  Source:                 u_mmio_if/dT_neg_b_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_top_coprocessor/u_defuzz/G_out_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        55.242ns  (logic 26.778ns (48.474%)  route 28.464ns (51.526%))
  Logic Levels:           52  (CARRY4=20 DSP48E1=4 LUT2=4 LUT3=5 LUT4=5 LUT5=5 LUT6=9)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.325ns = ( 48.675 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.719ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.109ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.206ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_div_20/inst/clk_in1
    M21                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  clk_div_20/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.731    clk_div_20/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -4.338 r  clk_div_20/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -2.627    clk_div_20/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.531 r  clk_div_20/inst/clkout1_buf/O
                         net (fo=340, routed)         1.812    -0.719    u_mmio_if/clk_out1
    SLICE_X17Y13         FDCE                                         r  u_mmio_if/dT_neg_b_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y13         FDCE (Prop_fdce_C_Q)         0.456    -0.263 r  u_mmio_if/dT_neg_b_reg[3]/Q
                         net (fo=5, routed)           0.945     0.683    u_mmio_if/dT_neg_b_reg[6]_1[3]
    SLICE_X18Y12         LUT6 (Prop_lut6_I0_O)        0.124     0.807 f  u_mmio_if/mu0_i_212__2/O
                         net (fo=1, routed)           0.669     1.476    u_mmio_if/mu0_i_212__2_n_0
    SLICE_X18Y12         LUT6 (Prop_lut6_I4_O)        0.124     1.600 f  u_mmio_if/mu0_i_82__2/O
                         net (fo=8, routed)           0.518     2.118    u_top_coprocessor/u_fuzz_dT/u_neg/mu0_12
    SLICE_X17Y14         LUT2 (Prop_lut2_I1_O)        0.124     2.242 f  u_top_coprocessor/u_fuzz_dT/u_neg/mu0_i_44__2/O
                         net (fo=36, routed)          0.973     3.215    u_top_coprocessor/u_fuzz_dT/u_neg/p_1_in1_in[0]
    SLICE_X6Y14          LUT2 (Prop_lut2_I1_O)        0.124     3.339 r  u_top_coprocessor/u_fuzz_dT/u_neg/mu0_i_138/O
                         net (fo=7, routed)           0.982     4.321    u_top_coprocessor/u_fuzz_dT/u_neg/mu0_i_138_n_0
    SLICE_X4Y16          LUT5 (Prop_lut5_I2_O)        0.124     4.445 r  u_top_coprocessor/u_fuzz_dT/u_neg/i_/mu0_i_160/O
                         net (fo=1, routed)           0.807     5.252    u_top_coprocessor/u_fuzz_dT/u_neg/i_/mu0_i_160_n_0
    SLICE_X3Y16          LUT6 (Prop_lut6_I0_O)        0.124     5.376 r  u_top_coprocessor/u_fuzz_dT/u_neg/i_/mu0_i_69/O
                         net (fo=1, routed)           0.807     6.183    u_top_coprocessor/u_fuzz_dT/u_neg/i_/mu0_i_69_n_0
    SLICE_X9Y14          LUT4 (Prop_lut4_I0_O)        0.124     6.307 r  u_top_coprocessor/u_fuzz_dT/u_neg/mu0_i_19__2/O
                         net (fo=1, routed)           0.678     6.985    u_top_coprocessor/u_fuzz_dT/u_neg/A[5]
    DSP48_X0Y5           DSP48E1 (Prop_dsp48e1_A[5]_P[2])
                                                      3.841    10.826 r  u_top_coprocessor/u_fuzz_dT/u_neg/mu0/P[2]
                         net (fo=4, routed)           1.300    12.126    u_mmio_if/mul_wg_div100_return0__5_1[2]
    SLICE_X19Y10         LUT5 (Prop_lut5_I0_O)        0.124    12.250 r  u_mmio_if/mul_wg_div100_return0_i_32/O
                         net (fo=10, routed)          1.171    13.421    u_mmio_if/u_top_coprocessor/muD_neg[2]
    SLICE_X44Y14         LUT6 (Prop_lut6_I0_O)        0.124    13.545 r  u_mmio_if/i__carry_i_7__6/O
                         net (fo=1, routed)           0.000    13.545    u_top_coprocessor/u_rules9/fmin1_inferred__5/i__carry__0_1[1]
    SLICE_X44Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.095 r  u_top_coprocessor/u_rules9/fmin1_inferred__5/i__carry/CO[3]
                         net (fo=1, routed)           0.000    14.095    u_top_coprocessor/u_rules9/fmin1_inferred__5/i__carry_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.209 r  u_top_coprocessor/u_rules9/fmin1_inferred__5/i__carry__0/CO[3]
                         net (fo=46, routed)          1.437    15.646    u_mmio_if/mul_wg_div100_return0__5_4[0]
    SLICE_X55Y16         LUT6 (Prop_lut6_I5_O)        0.124    15.770 r  u_mmio_if/u_rules9/mul_wg_div100_return0__5_i_14/O
                         net (fo=1, routed)           0.738    16.508    u_top_coprocessor/u_aggregator/mul_wg_div100_return0__5_0[2]
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_A[2]_P[4])
                                                      3.841    20.349 r  u_top_coprocessor/u_aggregator/mul_wg_div100_return0__5/P[4]
                         net (fo=20, routed)          1.169    21.519    u_top_coprocessor/u_aggregator/mul_wg_div100_return0__5_n_101
    SLICE_X56Y20         LUT3 (Prop_lut3_I1_O)        0.153    21.672 r  u_top_coprocessor/u_aggregator/ratio_q152_i_3717/O
                         net (fo=2, routed)           0.708    22.379    u_top_coprocessor/u_aggregator/ratio_q152_i_3717_n_0
    SLICE_X56Y20         LUT4 (Prop_lut4_I3_O)        0.331    22.710 r  u_top_coprocessor/u_aggregator/ratio_q152_i_3720/O
                         net (fo=1, routed)           0.000    22.710    u_top_coprocessor/u_aggregator/ratio_q152_i_3720_n_0
    SLICE_X56Y20         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    23.086 r  u_top_coprocessor/u_aggregator/ratio_q152_i_3457/CO[3]
                         net (fo=1, routed)           0.000    23.086    u_top_coprocessor/u_aggregator/ratio_q152_i_3457_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.203 r  u_top_coprocessor/u_aggregator/ratio_q152_i_3092/CO[3]
                         net (fo=1, routed)           0.000    23.203    u_top_coprocessor/u_aggregator/ratio_q152_i_3092_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.320 r  u_top_coprocessor/u_aggregator/ratio_q152_i_2403/CO[3]
                         net (fo=1, routed)           0.000    23.320    u_top_coprocessor/u_aggregator/ratio_q152_i_2403_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.437 r  u_top_coprocessor/u_aggregator/ratio_q152_i_1766/CO[3]
                         net (fo=1, routed)           0.000    23.437    u_top_coprocessor/u_aggregator/ratio_q152_i_1766_n_0
    SLICE_X56Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    23.760 r  u_top_coprocessor/u_aggregator/ratio_q152_i_1681/O[1]
                         net (fo=3, routed)           0.929    24.689    u_top_coprocessor/u_aggregator/ratio_q152_i_1681_n_6
    SLICE_X53Y25         LUT3 (Prop_lut3_I0_O)        0.306    24.995 r  u_top_coprocessor/u_aggregator/ratio_q152_i_1765/O
                         net (fo=2, routed)           0.558    25.553    u_top_coprocessor/u_aggregator/ratio_q152_i_1765_n_0
    SLICE_X53Y24         LUT5 (Prop_lut5_I4_O)        0.124    25.677 r  u_top_coprocessor/u_aggregator/ratio_q152_i_1222/O
                         net (fo=2, routed)           0.807    26.484    u_top_coprocessor/u_aggregator/ratio_q152_i_1222_n_0
    SLICE_X52Y24         LUT6 (Prop_lut6_I0_O)        0.124    26.608 r  u_top_coprocessor/u_aggregator/ratio_q152_i_1226/O
                         net (fo=1, routed)           0.000    26.608    u_top_coprocessor/u_aggregator/ratio_q152_i_1226_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    27.009 r  u_top_coprocessor/u_aggregator/ratio_q152_i_838/CO[3]
                         net (fo=1, routed)           0.009    27.018    u_top_coprocessor/u_aggregator/ratio_q152_i_838_n_0
    SLICE_X52Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    27.352 f  u_top_coprocessor/u_aggregator/ratio_q152_i_799/O[1]
                         net (fo=9, routed)           1.038    28.390    u_top_coprocessor/u_aggregator/ratio_q152_i_799_n_6
    SLICE_X51Y24         LUT3 (Prop_lut3_I1_O)        0.331    28.721 r  u_top_coprocessor/u_aggregator/ratio_q152_i_3273/O
                         net (fo=2, routed)           0.666    29.387    u_top_coprocessor/u_aggregator/ratio_q152_i_3273_n_0
    SLICE_X51Y24         LUT4 (Prop_lut4_I3_O)        0.326    29.713 r  u_top_coprocessor/u_aggregator/ratio_q152_i_3277/O
                         net (fo=1, routed)           0.000    29.713    u_top_coprocessor/u_aggregator/ratio_q152_i_3277_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.263 r  u_top_coprocessor/u_aggregator/ratio_q152_i_2758/CO[3]
                         net (fo=1, routed)           0.009    30.272    u_top_coprocessor/u_aggregator/ratio_q152_i_2758_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    30.585 r  u_top_coprocessor/u_aggregator/ratio_q152_i_2112/O[3]
                         net (fo=3, routed)           0.649    31.234    u_top_coprocessor/u_aggregator/ratio_q152_i_2112_n_4
    SLICE_X50Y25         LUT4 (Prop_lut4_I2_O)        0.306    31.540 r  u_top_coprocessor/u_aggregator/ratio_q152_i_2756/O
                         net (fo=1, routed)           0.000    31.540    u_top_coprocessor/u_aggregator/ratio_q152_i_2756_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    32.073 r  u_top_coprocessor/u_aggregator/ratio_q152_i_2103/CO[3]
                         net (fo=1, routed)           0.000    32.073    u_top_coprocessor/u_aggregator/ratio_q152_i_2103_n_0
    SLICE_X50Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.190 r  u_top_coprocessor/u_aggregator/ratio_q152_i_1575/CO[3]
                         net (fo=1, routed)           0.000    32.190    u_top_coprocessor/u_aggregator/ratio_q152_i_1575_n_0
    SLICE_X50Y27         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    32.444 r  u_top_coprocessor/u_aggregator/ratio_q152_i_1091/CO[0]
                         net (fo=1, routed)           0.460    32.905    u_top_coprocessor/u_aggregator/ratio_q152_i_1091_n_3
    SLICE_X45Y27         LUT3 (Prop_lut3_I0_O)        0.367    33.272 r  u_top_coprocessor/u_aggregator/ratio_q152_i_732/O
                         net (fo=36, routed)          1.432    34.704    u_top_coprocessor/u_aggregator/ratio_q152_i_732_n_0
    SLICE_X26Y26         LUT5 (Prop_lut5_I1_O)        0.124    34.828 r  u_top_coprocessor/u_aggregator/ratio_q152_i_548/O
                         net (fo=2, routed)           0.803    35.631    u_top_coprocessor/u_aggregator/ratio_q152_i_548_n_0
    SLICE_X21Y26         LUT6 (Prop_lut6_I0_O)        0.124    35.755 r  u_top_coprocessor/u_aggregator/ratio_q152_i_551/O
                         net (fo=1, routed)           0.000    35.755    u_top_coprocessor/u_aggregator/ratio_q152_i_551_n_0
    SLICE_X21Y26         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    36.156 r  u_top_coprocessor/u_aggregator/ratio_q152_i_272/CO[3]
                         net (fo=1, routed)           0.000    36.156    u_top_coprocessor/u_aggregator/ratio_q152_i_272_n_0
    SLICE_X21Y27         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    36.395 r  u_top_coprocessor/u_aggregator/ratio_q152_i_262/O[2]
                         net (fo=2, routed)           0.808    37.203    u_top_coprocessor/u_aggregator/ratio_q152_i_262_n_5
    SLICE_X20Y27         LUT3 (Prop_lut3_I2_O)        0.332    37.535 r  u_top_coprocessor/u_aggregator/ratio_q152_i_136/O
                         net (fo=2, routed)           0.940    38.475    u_top_coprocessor/u_aggregator/ratio_q152_i_136_n_0
    SLICE_X20Y27         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.588    39.063 r  u_top_coprocessor/u_aggregator/ratio_q152_i_40/CO[3]
                         net (fo=1, routed)           0.000    39.063    u_top_coprocessor/u_aggregator/ratio_q152_i_40_n_0
    SLICE_X20Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.177 r  u_top_coprocessor/u_aggregator/ratio_q152_i_38/CO[3]
                         net (fo=1, routed)           0.000    39.177    u_top_coprocessor/u_aggregator/ratio_q152_i_38_n_0
    SLICE_X20Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.291 r  u_top_coprocessor/u_aggregator/ratio_q152_i_36/CO[3]
                         net (fo=1, routed)           0.000    39.291    u_top_coprocessor/u_aggregator/ratio_q152_i_36_n_0
    SLICE_X20Y30         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    39.625 r  u_top_coprocessor/u_aggregator/ratio_q152_i_233/O[1]
                         net (fo=2, routed)           1.170    40.795    u_top_coprocessor/u_aggregator/sum_wg_9[17]
    SLICE_X16Y31         LUT6 (Prop_lut6_I3_O)        0.303    41.098 r  u_top_coprocessor/u_aggregator/ratio_q152_i_34_comp_3/O
                         net (fo=12, routed)          0.377    41.475    u_top_coprocessor/u_aggregator/ratio_q152_i_34_n_0
    SLICE_X15Y32         LUT4 (Prop_lut4_I0_O)        0.124    41.599 r  u_top_coprocessor/u_aggregator/ratio_q152_i_2/O
                         net (fo=2, routed)           0.708    42.306    u_top_coprocessor/u_defuzz/B[13]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_B[13]_P[16])
                                                      3.656    45.962 r  u_top_coprocessor/u_defuzz/ratio_q152/P[16]
                         net (fo=1, routed)           1.150    47.113    u_top_coprocessor/u_defuzz/ratio_q152_n_89
    SLICE_X13Y34         LUT5 (Prop_lut5_I1_O)        0.124    47.237 r  u_top_coprocessor/u_defuzz/G_out4_i_18/O
                         net (fo=3, routed)           0.819    48.056    u_top_coprocessor/u_defuzz/G_out4_i_18_n_0
    SLICE_X13Y33         LUT6 (Prop_lut6_I0_O)        0.124    48.180 r  u_top_coprocessor/u_defuzz/G_out4_i_17/O
                         net (fo=14, routed)          0.364    48.544    u_top_coprocessor/u_defuzz/ratio_q151
    SLICE_X13Y34         LUT2 (Prop_lut2_I1_O)        0.124    48.668 r  u_top_coprocessor/u_defuzz/G_out4_i_6/O
                         net (fo=1, routed)           0.685    49.353    u_top_coprocessor/u_defuzz/A[10]
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_A[10]_P[22])
                                                      3.841    53.194 r  u_top_coprocessor/u_defuzz/G_out4/P[22]
                         net (fo=7, routed)           1.180    54.373    u_top_coprocessor/u_defuzz/G_out4_n_83
    SLICE_X11Y38         LUT2 (Prop_lut2_I0_O)        0.150    54.523 r  u_top_coprocessor/u_defuzz/G_out[6]_i_1/O
                         net (fo=1, routed)           0.000    54.523    u_top_coprocessor/u_defuzz/sat_u8[6]
    SLICE_X11Y38         FDCE                                         r  u_top_coprocessor/u_defuzz/G_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    M21                                               0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clk_div_20/inst/clk_in1
    M21                  IBUF (Prop_ibuf_I_O)         1.427    51.427 r  clk_div_20/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.589    clk_div_20/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    45.267 r  clk_div_20/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    46.897    clk_div_20/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    46.988 r  clk_div_20/inst/clkout1_buf/O
                         net (fo=340, routed)         1.687    48.675    u_top_coprocessor/u_defuzz/clk_out1
    SLICE_X11Y38         FDCE                                         r  u_top_coprocessor/u_defuzz/G_out_reg[6]/C
                         clock pessimism              0.569    49.244    
                         clock uncertainty           -0.109    49.135    
    SLICE_X11Y38         FDCE (Setup_fdce_C_D)        0.075    49.210    u_top_coprocessor/u_defuzz/G_out_reg[6]
  -------------------------------------------------------------------
                         required time                         49.210    
                         arrival time                         -54.523    
  -------------------------------------------------------------------
                         slack                                 -5.313    

Slack (VIOLATED) :        -5.198ns  (required time - arrival time)
  Source:                 u_mmio_if/dT_neg_b_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_top_coprocessor/u_defuzz/G_out_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        55.127ns  (logic 26.778ns (48.575%)  route 28.349ns (51.425%))
  Logic Levels:           52  (CARRY4=20 DSP48E1=4 LUT2=4 LUT3=5 LUT4=5 LUT5=5 LUT6=9)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.325ns = ( 48.675 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.719ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.109ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.206ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_div_20/inst/clk_in1
    M21                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  clk_div_20/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.731    clk_div_20/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -4.338 r  clk_div_20/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -2.627    clk_div_20/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.531 r  clk_div_20/inst/clkout1_buf/O
                         net (fo=340, routed)         1.812    -0.719    u_mmio_if/clk_out1
    SLICE_X17Y13         FDCE                                         r  u_mmio_if/dT_neg_b_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y13         FDCE (Prop_fdce_C_Q)         0.456    -0.263 r  u_mmio_if/dT_neg_b_reg[3]/Q
                         net (fo=5, routed)           0.945     0.683    u_mmio_if/dT_neg_b_reg[6]_1[3]
    SLICE_X18Y12         LUT6 (Prop_lut6_I0_O)        0.124     0.807 f  u_mmio_if/mu0_i_212__2/O
                         net (fo=1, routed)           0.669     1.476    u_mmio_if/mu0_i_212__2_n_0
    SLICE_X18Y12         LUT6 (Prop_lut6_I4_O)        0.124     1.600 f  u_mmio_if/mu0_i_82__2/O
                         net (fo=8, routed)           0.518     2.118    u_top_coprocessor/u_fuzz_dT/u_neg/mu0_12
    SLICE_X17Y14         LUT2 (Prop_lut2_I1_O)        0.124     2.242 f  u_top_coprocessor/u_fuzz_dT/u_neg/mu0_i_44__2/O
                         net (fo=36, routed)          0.973     3.215    u_top_coprocessor/u_fuzz_dT/u_neg/p_1_in1_in[0]
    SLICE_X6Y14          LUT2 (Prop_lut2_I1_O)        0.124     3.339 r  u_top_coprocessor/u_fuzz_dT/u_neg/mu0_i_138/O
                         net (fo=7, routed)           0.982     4.321    u_top_coprocessor/u_fuzz_dT/u_neg/mu0_i_138_n_0
    SLICE_X4Y16          LUT5 (Prop_lut5_I2_O)        0.124     4.445 r  u_top_coprocessor/u_fuzz_dT/u_neg/i_/mu0_i_160/O
                         net (fo=1, routed)           0.807     5.252    u_top_coprocessor/u_fuzz_dT/u_neg/i_/mu0_i_160_n_0
    SLICE_X3Y16          LUT6 (Prop_lut6_I0_O)        0.124     5.376 r  u_top_coprocessor/u_fuzz_dT/u_neg/i_/mu0_i_69/O
                         net (fo=1, routed)           0.807     6.183    u_top_coprocessor/u_fuzz_dT/u_neg/i_/mu0_i_69_n_0
    SLICE_X9Y14          LUT4 (Prop_lut4_I0_O)        0.124     6.307 r  u_top_coprocessor/u_fuzz_dT/u_neg/mu0_i_19__2/O
                         net (fo=1, routed)           0.678     6.985    u_top_coprocessor/u_fuzz_dT/u_neg/A[5]
    DSP48_X0Y5           DSP48E1 (Prop_dsp48e1_A[5]_P[2])
                                                      3.841    10.826 r  u_top_coprocessor/u_fuzz_dT/u_neg/mu0/P[2]
                         net (fo=4, routed)           1.300    12.126    u_mmio_if/mul_wg_div100_return0__5_1[2]
    SLICE_X19Y10         LUT5 (Prop_lut5_I0_O)        0.124    12.250 r  u_mmio_if/mul_wg_div100_return0_i_32/O
                         net (fo=10, routed)          1.171    13.421    u_mmio_if/u_top_coprocessor/muD_neg[2]
    SLICE_X44Y14         LUT6 (Prop_lut6_I0_O)        0.124    13.545 r  u_mmio_if/i__carry_i_7__6/O
                         net (fo=1, routed)           0.000    13.545    u_top_coprocessor/u_rules9/fmin1_inferred__5/i__carry__0_1[1]
    SLICE_X44Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.095 r  u_top_coprocessor/u_rules9/fmin1_inferred__5/i__carry/CO[3]
                         net (fo=1, routed)           0.000    14.095    u_top_coprocessor/u_rules9/fmin1_inferred__5/i__carry_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.209 r  u_top_coprocessor/u_rules9/fmin1_inferred__5/i__carry__0/CO[3]
                         net (fo=46, routed)          1.437    15.646    u_mmio_if/mul_wg_div100_return0__5_4[0]
    SLICE_X55Y16         LUT6 (Prop_lut6_I5_O)        0.124    15.770 r  u_mmio_if/u_rules9/mul_wg_div100_return0__5_i_14/O
                         net (fo=1, routed)           0.738    16.508    u_top_coprocessor/u_aggregator/mul_wg_div100_return0__5_0[2]
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_A[2]_P[4])
                                                      3.841    20.349 r  u_top_coprocessor/u_aggregator/mul_wg_div100_return0__5/P[4]
                         net (fo=20, routed)          1.169    21.519    u_top_coprocessor/u_aggregator/mul_wg_div100_return0__5_n_101
    SLICE_X56Y20         LUT3 (Prop_lut3_I1_O)        0.153    21.672 r  u_top_coprocessor/u_aggregator/ratio_q152_i_3717/O
                         net (fo=2, routed)           0.708    22.379    u_top_coprocessor/u_aggregator/ratio_q152_i_3717_n_0
    SLICE_X56Y20         LUT4 (Prop_lut4_I3_O)        0.331    22.710 r  u_top_coprocessor/u_aggregator/ratio_q152_i_3720/O
                         net (fo=1, routed)           0.000    22.710    u_top_coprocessor/u_aggregator/ratio_q152_i_3720_n_0
    SLICE_X56Y20         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    23.086 r  u_top_coprocessor/u_aggregator/ratio_q152_i_3457/CO[3]
                         net (fo=1, routed)           0.000    23.086    u_top_coprocessor/u_aggregator/ratio_q152_i_3457_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.203 r  u_top_coprocessor/u_aggregator/ratio_q152_i_3092/CO[3]
                         net (fo=1, routed)           0.000    23.203    u_top_coprocessor/u_aggregator/ratio_q152_i_3092_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.320 r  u_top_coprocessor/u_aggregator/ratio_q152_i_2403/CO[3]
                         net (fo=1, routed)           0.000    23.320    u_top_coprocessor/u_aggregator/ratio_q152_i_2403_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.437 r  u_top_coprocessor/u_aggregator/ratio_q152_i_1766/CO[3]
                         net (fo=1, routed)           0.000    23.437    u_top_coprocessor/u_aggregator/ratio_q152_i_1766_n_0
    SLICE_X56Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    23.760 r  u_top_coprocessor/u_aggregator/ratio_q152_i_1681/O[1]
                         net (fo=3, routed)           0.929    24.689    u_top_coprocessor/u_aggregator/ratio_q152_i_1681_n_6
    SLICE_X53Y25         LUT3 (Prop_lut3_I0_O)        0.306    24.995 r  u_top_coprocessor/u_aggregator/ratio_q152_i_1765/O
                         net (fo=2, routed)           0.558    25.553    u_top_coprocessor/u_aggregator/ratio_q152_i_1765_n_0
    SLICE_X53Y24         LUT5 (Prop_lut5_I4_O)        0.124    25.677 r  u_top_coprocessor/u_aggregator/ratio_q152_i_1222/O
                         net (fo=2, routed)           0.807    26.484    u_top_coprocessor/u_aggregator/ratio_q152_i_1222_n_0
    SLICE_X52Y24         LUT6 (Prop_lut6_I0_O)        0.124    26.608 r  u_top_coprocessor/u_aggregator/ratio_q152_i_1226/O
                         net (fo=1, routed)           0.000    26.608    u_top_coprocessor/u_aggregator/ratio_q152_i_1226_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    27.009 r  u_top_coprocessor/u_aggregator/ratio_q152_i_838/CO[3]
                         net (fo=1, routed)           0.009    27.018    u_top_coprocessor/u_aggregator/ratio_q152_i_838_n_0
    SLICE_X52Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    27.352 f  u_top_coprocessor/u_aggregator/ratio_q152_i_799/O[1]
                         net (fo=9, routed)           1.038    28.390    u_top_coprocessor/u_aggregator/ratio_q152_i_799_n_6
    SLICE_X51Y24         LUT3 (Prop_lut3_I1_O)        0.331    28.721 r  u_top_coprocessor/u_aggregator/ratio_q152_i_3273/O
                         net (fo=2, routed)           0.666    29.387    u_top_coprocessor/u_aggregator/ratio_q152_i_3273_n_0
    SLICE_X51Y24         LUT4 (Prop_lut4_I3_O)        0.326    29.713 r  u_top_coprocessor/u_aggregator/ratio_q152_i_3277/O
                         net (fo=1, routed)           0.000    29.713    u_top_coprocessor/u_aggregator/ratio_q152_i_3277_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.263 r  u_top_coprocessor/u_aggregator/ratio_q152_i_2758/CO[3]
                         net (fo=1, routed)           0.009    30.272    u_top_coprocessor/u_aggregator/ratio_q152_i_2758_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    30.585 r  u_top_coprocessor/u_aggregator/ratio_q152_i_2112/O[3]
                         net (fo=3, routed)           0.649    31.234    u_top_coprocessor/u_aggregator/ratio_q152_i_2112_n_4
    SLICE_X50Y25         LUT4 (Prop_lut4_I2_O)        0.306    31.540 r  u_top_coprocessor/u_aggregator/ratio_q152_i_2756/O
                         net (fo=1, routed)           0.000    31.540    u_top_coprocessor/u_aggregator/ratio_q152_i_2756_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    32.073 r  u_top_coprocessor/u_aggregator/ratio_q152_i_2103/CO[3]
                         net (fo=1, routed)           0.000    32.073    u_top_coprocessor/u_aggregator/ratio_q152_i_2103_n_0
    SLICE_X50Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.190 r  u_top_coprocessor/u_aggregator/ratio_q152_i_1575/CO[3]
                         net (fo=1, routed)           0.000    32.190    u_top_coprocessor/u_aggregator/ratio_q152_i_1575_n_0
    SLICE_X50Y27         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    32.444 r  u_top_coprocessor/u_aggregator/ratio_q152_i_1091/CO[0]
                         net (fo=1, routed)           0.460    32.905    u_top_coprocessor/u_aggregator/ratio_q152_i_1091_n_3
    SLICE_X45Y27         LUT3 (Prop_lut3_I0_O)        0.367    33.272 r  u_top_coprocessor/u_aggregator/ratio_q152_i_732/O
                         net (fo=36, routed)          1.432    34.704    u_top_coprocessor/u_aggregator/ratio_q152_i_732_n_0
    SLICE_X26Y26         LUT5 (Prop_lut5_I1_O)        0.124    34.828 r  u_top_coprocessor/u_aggregator/ratio_q152_i_548/O
                         net (fo=2, routed)           0.803    35.631    u_top_coprocessor/u_aggregator/ratio_q152_i_548_n_0
    SLICE_X21Y26         LUT6 (Prop_lut6_I0_O)        0.124    35.755 r  u_top_coprocessor/u_aggregator/ratio_q152_i_551/O
                         net (fo=1, routed)           0.000    35.755    u_top_coprocessor/u_aggregator/ratio_q152_i_551_n_0
    SLICE_X21Y26         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    36.156 r  u_top_coprocessor/u_aggregator/ratio_q152_i_272/CO[3]
                         net (fo=1, routed)           0.000    36.156    u_top_coprocessor/u_aggregator/ratio_q152_i_272_n_0
    SLICE_X21Y27         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    36.395 r  u_top_coprocessor/u_aggregator/ratio_q152_i_262/O[2]
                         net (fo=2, routed)           0.808    37.203    u_top_coprocessor/u_aggregator/ratio_q152_i_262_n_5
    SLICE_X20Y27         LUT3 (Prop_lut3_I2_O)        0.332    37.535 r  u_top_coprocessor/u_aggregator/ratio_q152_i_136/O
                         net (fo=2, routed)           0.940    38.475    u_top_coprocessor/u_aggregator/ratio_q152_i_136_n_0
    SLICE_X20Y27         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.588    39.063 r  u_top_coprocessor/u_aggregator/ratio_q152_i_40/CO[3]
                         net (fo=1, routed)           0.000    39.063    u_top_coprocessor/u_aggregator/ratio_q152_i_40_n_0
    SLICE_X20Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.177 r  u_top_coprocessor/u_aggregator/ratio_q152_i_38/CO[3]
                         net (fo=1, routed)           0.000    39.177    u_top_coprocessor/u_aggregator/ratio_q152_i_38_n_0
    SLICE_X20Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.291 r  u_top_coprocessor/u_aggregator/ratio_q152_i_36/CO[3]
                         net (fo=1, routed)           0.000    39.291    u_top_coprocessor/u_aggregator/ratio_q152_i_36_n_0
    SLICE_X20Y30         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    39.625 r  u_top_coprocessor/u_aggregator/ratio_q152_i_233/O[1]
                         net (fo=2, routed)           1.170    40.795    u_top_coprocessor/u_aggregator/sum_wg_9[17]
    SLICE_X16Y31         LUT6 (Prop_lut6_I3_O)        0.303    41.098 r  u_top_coprocessor/u_aggregator/ratio_q152_i_34_comp_3/O
                         net (fo=12, routed)          0.377    41.475    u_top_coprocessor/u_aggregator/ratio_q152_i_34_n_0
    SLICE_X15Y32         LUT4 (Prop_lut4_I0_O)        0.124    41.599 r  u_top_coprocessor/u_aggregator/ratio_q152_i_2/O
                         net (fo=2, routed)           0.708    42.306    u_top_coprocessor/u_defuzz/B[13]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_B[13]_P[16])
                                                      3.656    45.962 r  u_top_coprocessor/u_defuzz/ratio_q152/P[16]
                         net (fo=1, routed)           1.150    47.113    u_top_coprocessor/u_defuzz/ratio_q152_n_89
    SLICE_X13Y34         LUT5 (Prop_lut5_I1_O)        0.124    47.237 r  u_top_coprocessor/u_defuzz/G_out4_i_18/O
                         net (fo=3, routed)           0.819    48.056    u_top_coprocessor/u_defuzz/G_out4_i_18_n_0
    SLICE_X13Y33         LUT6 (Prop_lut6_I0_O)        0.124    48.180 r  u_top_coprocessor/u_defuzz/G_out4_i_17/O
                         net (fo=14, routed)          0.364    48.544    u_top_coprocessor/u_defuzz/ratio_q151
    SLICE_X13Y34         LUT2 (Prop_lut2_I1_O)        0.124    48.668 r  u_top_coprocessor/u_defuzz/G_out4_i_6/O
                         net (fo=1, routed)           0.685    49.353    u_top_coprocessor/u_defuzz/A[10]
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_A[10]_P[22])
                                                      3.841    53.194 r  u_top_coprocessor/u_defuzz/G_out4/P[22]
                         net (fo=7, routed)           1.065    54.259    u_top_coprocessor/u_defuzz/G_out4_n_83
    SLICE_X11Y38         LUT2 (Prop_lut2_I0_O)        0.150    54.409 r  u_top_coprocessor/u_defuzz/G_out[5]_i_1/O
                         net (fo=1, routed)           0.000    54.409    u_top_coprocessor/u_defuzz/sat_u8[5]
    SLICE_X11Y38         FDCE                                         r  u_top_coprocessor/u_defuzz/G_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    M21                                               0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clk_div_20/inst/clk_in1
    M21                  IBUF (Prop_ibuf_I_O)         1.427    51.427 r  clk_div_20/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.589    clk_div_20/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    45.267 r  clk_div_20/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    46.897    clk_div_20/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    46.988 r  clk_div_20/inst/clkout1_buf/O
                         net (fo=340, routed)         1.687    48.675    u_top_coprocessor/u_defuzz/clk_out1
    SLICE_X11Y38         FDCE                                         r  u_top_coprocessor/u_defuzz/G_out_reg[5]/C
                         clock pessimism              0.569    49.244    
                         clock uncertainty           -0.109    49.135    
    SLICE_X11Y38         FDCE (Setup_fdce_C_D)        0.075    49.210    u_top_coprocessor/u_defuzz/G_out_reg[5]
  -------------------------------------------------------------------
                         required time                         49.210    
                         arrival time                         -54.409    
  -------------------------------------------------------------------
                         slack                                 -5.198    

Slack (MET) :             5.644ns  (required time - arrival time)
  Source:                 u_mmio_if/dT_neg_b_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            d_r_o_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        44.232ns  (logic 19.007ns (42.971%)  route 25.225ns (57.029%))
  Logic Levels:           48  (CARRY4=20 DSP48E1=2 LUT2=2 LUT3=5 LUT4=5 LUT5=5 LUT6=9)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.332ns = ( 48.668 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.719ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.109ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.206ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_div_20/inst/clk_in1
    M21                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  clk_div_20/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.731    clk_div_20/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -4.338 r  clk_div_20/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -2.627    clk_div_20/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.531 r  clk_div_20/inst/clkout1_buf/O
                         net (fo=340, routed)         1.812    -0.719    u_mmio_if/clk_out1
    SLICE_X17Y13         FDCE                                         r  u_mmio_if/dT_neg_b_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y13         FDCE (Prop_fdce_C_Q)         0.456    -0.263 r  u_mmio_if/dT_neg_b_reg[3]/Q
                         net (fo=5, routed)           0.945     0.683    u_mmio_if/dT_neg_b_reg[6]_1[3]
    SLICE_X18Y12         LUT6 (Prop_lut6_I0_O)        0.124     0.807 f  u_mmio_if/mu0_i_212__2/O
                         net (fo=1, routed)           0.669     1.476    u_mmio_if/mu0_i_212__2_n_0
    SLICE_X18Y12         LUT6 (Prop_lut6_I4_O)        0.124     1.600 f  u_mmio_if/mu0_i_82__2/O
                         net (fo=8, routed)           0.518     2.118    u_top_coprocessor/u_fuzz_dT/u_neg/mu0_12
    SLICE_X17Y14         LUT2 (Prop_lut2_I1_O)        0.124     2.242 f  u_top_coprocessor/u_fuzz_dT/u_neg/mu0_i_44__2/O
                         net (fo=36, routed)          0.973     3.215    u_top_coprocessor/u_fuzz_dT/u_neg/p_1_in1_in[0]
    SLICE_X6Y14          LUT2 (Prop_lut2_I1_O)        0.124     3.339 r  u_top_coprocessor/u_fuzz_dT/u_neg/mu0_i_138/O
                         net (fo=7, routed)           0.982     4.321    u_top_coprocessor/u_fuzz_dT/u_neg/mu0_i_138_n_0
    SLICE_X4Y16          LUT5 (Prop_lut5_I2_O)        0.124     4.445 r  u_top_coprocessor/u_fuzz_dT/u_neg/i_/mu0_i_160/O
                         net (fo=1, routed)           0.807     5.252    u_top_coprocessor/u_fuzz_dT/u_neg/i_/mu0_i_160_n_0
    SLICE_X3Y16          LUT6 (Prop_lut6_I0_O)        0.124     5.376 r  u_top_coprocessor/u_fuzz_dT/u_neg/i_/mu0_i_69/O
                         net (fo=1, routed)           0.807     6.183    u_top_coprocessor/u_fuzz_dT/u_neg/i_/mu0_i_69_n_0
    SLICE_X9Y14          LUT4 (Prop_lut4_I0_O)        0.124     6.307 r  u_top_coprocessor/u_fuzz_dT/u_neg/mu0_i_19__2/O
                         net (fo=1, routed)           0.678     6.985    u_top_coprocessor/u_fuzz_dT/u_neg/A[5]
    DSP48_X0Y5           DSP48E1 (Prop_dsp48e1_A[5]_P[2])
                                                      3.841    10.826 r  u_top_coprocessor/u_fuzz_dT/u_neg/mu0/P[2]
                         net (fo=4, routed)           1.300    12.126    u_mmio_if/mul_wg_div100_return0__5_1[2]
    SLICE_X19Y10         LUT5 (Prop_lut5_I0_O)        0.124    12.250 r  u_mmio_if/mul_wg_div100_return0_i_32/O
                         net (fo=10, routed)          1.171    13.421    u_mmio_if/u_top_coprocessor/muD_neg[2]
    SLICE_X44Y14         LUT6 (Prop_lut6_I0_O)        0.124    13.545 r  u_mmio_if/i__carry_i_7__6/O
                         net (fo=1, routed)           0.000    13.545    u_top_coprocessor/u_rules9/fmin1_inferred__5/i__carry__0_1[1]
    SLICE_X44Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.095 r  u_top_coprocessor/u_rules9/fmin1_inferred__5/i__carry/CO[3]
                         net (fo=1, routed)           0.000    14.095    u_top_coprocessor/u_rules9/fmin1_inferred__5/i__carry_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.209 r  u_top_coprocessor/u_rules9/fmin1_inferred__5/i__carry__0/CO[3]
                         net (fo=46, routed)          1.437    15.646    u_mmio_if/mul_wg_div100_return0__5_4[0]
    SLICE_X55Y16         LUT6 (Prop_lut6_I5_O)        0.124    15.770 r  u_mmio_if/u_rules9/mul_wg_div100_return0__5_i_14/O
                         net (fo=1, routed)           0.738    16.508    u_top_coprocessor/u_aggregator/mul_wg_div100_return0__5_0[2]
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_A[2]_P[4])
                                                      3.841    20.349 r  u_top_coprocessor/u_aggregator/mul_wg_div100_return0__5/P[4]
                         net (fo=20, routed)          1.169    21.519    u_top_coprocessor/u_aggregator/mul_wg_div100_return0__5_n_101
    SLICE_X56Y20         LUT3 (Prop_lut3_I1_O)        0.153    21.672 r  u_top_coprocessor/u_aggregator/ratio_q152_i_3717/O
                         net (fo=2, routed)           0.708    22.379    u_top_coprocessor/u_aggregator/ratio_q152_i_3717_n_0
    SLICE_X56Y20         LUT4 (Prop_lut4_I3_O)        0.331    22.710 r  u_top_coprocessor/u_aggregator/ratio_q152_i_3720/O
                         net (fo=1, routed)           0.000    22.710    u_top_coprocessor/u_aggregator/ratio_q152_i_3720_n_0
    SLICE_X56Y20         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    23.086 r  u_top_coprocessor/u_aggregator/ratio_q152_i_3457/CO[3]
                         net (fo=1, routed)           0.000    23.086    u_top_coprocessor/u_aggregator/ratio_q152_i_3457_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.203 r  u_top_coprocessor/u_aggregator/ratio_q152_i_3092/CO[3]
                         net (fo=1, routed)           0.000    23.203    u_top_coprocessor/u_aggregator/ratio_q152_i_3092_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.320 r  u_top_coprocessor/u_aggregator/ratio_q152_i_2403/CO[3]
                         net (fo=1, routed)           0.000    23.320    u_top_coprocessor/u_aggregator/ratio_q152_i_2403_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.437 r  u_top_coprocessor/u_aggregator/ratio_q152_i_1766/CO[3]
                         net (fo=1, routed)           0.000    23.437    u_top_coprocessor/u_aggregator/ratio_q152_i_1766_n_0
    SLICE_X56Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    23.760 r  u_top_coprocessor/u_aggregator/ratio_q152_i_1681/O[1]
                         net (fo=3, routed)           0.929    24.689    u_top_coprocessor/u_aggregator/ratio_q152_i_1681_n_6
    SLICE_X53Y25         LUT3 (Prop_lut3_I0_O)        0.306    24.995 r  u_top_coprocessor/u_aggregator/ratio_q152_i_1765/O
                         net (fo=2, routed)           0.558    25.553    u_top_coprocessor/u_aggregator/ratio_q152_i_1765_n_0
    SLICE_X53Y24         LUT5 (Prop_lut5_I4_O)        0.124    25.677 r  u_top_coprocessor/u_aggregator/ratio_q152_i_1222/O
                         net (fo=2, routed)           0.807    26.484    u_top_coprocessor/u_aggregator/ratio_q152_i_1222_n_0
    SLICE_X52Y24         LUT6 (Prop_lut6_I0_O)        0.124    26.608 r  u_top_coprocessor/u_aggregator/ratio_q152_i_1226/O
                         net (fo=1, routed)           0.000    26.608    u_top_coprocessor/u_aggregator/ratio_q152_i_1226_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    27.009 r  u_top_coprocessor/u_aggregator/ratio_q152_i_838/CO[3]
                         net (fo=1, routed)           0.009    27.018    u_top_coprocessor/u_aggregator/ratio_q152_i_838_n_0
    SLICE_X52Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    27.352 f  u_top_coprocessor/u_aggregator/ratio_q152_i_799/O[1]
                         net (fo=9, routed)           1.038    28.390    u_top_coprocessor/u_aggregator/ratio_q152_i_799_n_6
    SLICE_X51Y24         LUT3 (Prop_lut3_I1_O)        0.331    28.721 r  u_top_coprocessor/u_aggregator/ratio_q152_i_3273/O
                         net (fo=2, routed)           0.666    29.387    u_top_coprocessor/u_aggregator/ratio_q152_i_3273_n_0
    SLICE_X51Y24         LUT4 (Prop_lut4_I3_O)        0.326    29.713 r  u_top_coprocessor/u_aggregator/ratio_q152_i_3277/O
                         net (fo=1, routed)           0.000    29.713    u_top_coprocessor/u_aggregator/ratio_q152_i_3277_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.263 r  u_top_coprocessor/u_aggregator/ratio_q152_i_2758/CO[3]
                         net (fo=1, routed)           0.009    30.272    u_top_coprocessor/u_aggregator/ratio_q152_i_2758_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    30.585 r  u_top_coprocessor/u_aggregator/ratio_q152_i_2112/O[3]
                         net (fo=3, routed)           0.649    31.234    u_top_coprocessor/u_aggregator/ratio_q152_i_2112_n_4
    SLICE_X50Y25         LUT4 (Prop_lut4_I2_O)        0.306    31.540 r  u_top_coprocessor/u_aggregator/ratio_q152_i_2756/O
                         net (fo=1, routed)           0.000    31.540    u_top_coprocessor/u_aggregator/ratio_q152_i_2756_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    32.073 r  u_top_coprocessor/u_aggregator/ratio_q152_i_2103/CO[3]
                         net (fo=1, routed)           0.000    32.073    u_top_coprocessor/u_aggregator/ratio_q152_i_2103_n_0
    SLICE_X50Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.190 r  u_top_coprocessor/u_aggregator/ratio_q152_i_1575/CO[3]
                         net (fo=1, routed)           0.000    32.190    u_top_coprocessor/u_aggregator/ratio_q152_i_1575_n_0
    SLICE_X50Y27         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    32.444 r  u_top_coprocessor/u_aggregator/ratio_q152_i_1091/CO[0]
                         net (fo=1, routed)           0.460    32.905    u_top_coprocessor/u_aggregator/ratio_q152_i_1091_n_3
    SLICE_X45Y27         LUT3 (Prop_lut3_I0_O)        0.367    33.272 r  u_top_coprocessor/u_aggregator/ratio_q152_i_732/O
                         net (fo=36, routed)          1.432    34.704    u_top_coprocessor/u_aggregator/ratio_q152_i_732_n_0
    SLICE_X26Y26         LUT5 (Prop_lut5_I1_O)        0.124    34.828 r  u_top_coprocessor/u_aggregator/ratio_q152_i_548/O
                         net (fo=2, routed)           0.803    35.631    u_top_coprocessor/u_aggregator/ratio_q152_i_548_n_0
    SLICE_X21Y26         LUT6 (Prop_lut6_I0_O)        0.124    35.755 r  u_top_coprocessor/u_aggregator/ratio_q152_i_551/O
                         net (fo=1, routed)           0.000    35.755    u_top_coprocessor/u_aggregator/ratio_q152_i_551_n_0
    SLICE_X21Y26         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    36.156 r  u_top_coprocessor/u_aggregator/ratio_q152_i_272/CO[3]
                         net (fo=1, routed)           0.000    36.156    u_top_coprocessor/u_aggregator/ratio_q152_i_272_n_0
    SLICE_X21Y27         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    36.395 r  u_top_coprocessor/u_aggregator/ratio_q152_i_262/O[2]
                         net (fo=2, routed)           0.808    37.203    u_top_coprocessor/u_aggregator/ratio_q152_i_262_n_5
    SLICE_X20Y27         LUT3 (Prop_lut3_I2_O)        0.332    37.535 r  u_top_coprocessor/u_aggregator/ratio_q152_i_136/O
                         net (fo=2, routed)           0.940    38.475    u_top_coprocessor/u_aggregator/ratio_q152_i_136_n_0
    SLICE_X20Y27         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.588    39.063 r  u_top_coprocessor/u_aggregator/ratio_q152_i_40/CO[3]
                         net (fo=1, routed)           0.000    39.063    u_top_coprocessor/u_aggregator/ratio_q152_i_40_n_0
    SLICE_X20Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.177 r  u_top_coprocessor/u_aggregator/ratio_q152_i_38/CO[3]
                         net (fo=1, routed)           0.000    39.177    u_top_coprocessor/u_aggregator/ratio_q152_i_38_n_0
    SLICE_X20Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.291 r  u_top_coprocessor/u_aggregator/ratio_q152_i_36/CO[3]
                         net (fo=1, routed)           0.000    39.291    u_top_coprocessor/u_aggregator/ratio_q152_i_36_n_0
    SLICE_X20Y30         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    39.625 r  u_top_coprocessor/u_aggregator/ratio_q152_i_233/O[1]
                         net (fo=2, routed)           1.170    40.795    u_top_coprocessor/u_aggregator/sum_wg_9[17]
    SLICE_X16Y31         LUT6 (Prop_lut6_I3_O)        0.303    41.098 r  u_top_coprocessor/u_aggregator/ratio_q152_i_34_comp_3/O
                         net (fo=12, routed)          0.575    41.673    u_top_coprocessor/u_aggregator/ratio_q152_i_34_n_0
    SLICE_X12Y31         LUT4 (Prop_lut4_I0_O)        0.124    41.797 r  u_top_coprocessor/u_aggregator/ratio_q152_i_12/O
                         net (fo=2, routed)           0.835    42.632    u_top_coprocessor/u_aggregator/B[3]
    SLICE_X18Y34         LUT6 (Prop_lut6_I1_O)        0.124    42.756 r  u_top_coprocessor/u_aggregator/d_r_o[3]_i_2/O
                         net (fo=1, routed)           0.633    43.389    u_mmio_if/d_r_o_reg[3]
    SLICE_X18Y34         LUT5 (Prop_lut5_I0_O)        0.124    43.513 r  u_mmio_if/d_r_o[3]_i_1/O
                         net (fo=1, routed)           0.000    43.513    rdata[3]
    SLICE_X18Y34         FDCE                                         r  d_r_o_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    M21                                               0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clk_div_20/inst/clk_in1
    M21                  IBUF (Prop_ibuf_I_O)         1.427    51.427 r  clk_div_20/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.589    clk_div_20/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    45.267 r  clk_div_20/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    46.897    clk_div_20/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    46.988 r  clk_div_20/inst/clkout1_buf/O
                         net (fo=340, routed)         1.680    48.668    clk20
    SLICE_X18Y34         FDCE                                         r  d_r_o_reg[3]/C
                         clock pessimism              0.569    49.237    
                         clock uncertainty           -0.109    49.128    
    SLICE_X18Y34         FDCE (Setup_fdce_C_D)        0.029    49.157    d_r_o_reg[3]
  -------------------------------------------------------------------
                         required time                         49.157    
                         arrival time                         -43.513    
  -------------------------------------------------------------------
                         slack                                  5.644    

Slack (MET) :             5.776ns  (required time - arrival time)
  Source:                 u_mmio_if/dT_neg_b_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            d_r_o_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        44.102ns  (logic 19.007ns (43.098%)  route 25.095ns (56.902%))
  Logic Levels:           48  (CARRY4=20 DSP48E1=2 LUT2=2 LUT3=5 LUT4=5 LUT5=5 LUT6=9)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 48.669 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.719ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.109ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.206ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_div_20/inst/clk_in1
    M21                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  clk_div_20/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.731    clk_div_20/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -4.338 r  clk_div_20/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -2.627    clk_div_20/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.531 r  clk_div_20/inst/clkout1_buf/O
                         net (fo=340, routed)         1.812    -0.719    u_mmio_if/clk_out1
    SLICE_X17Y13         FDCE                                         r  u_mmio_if/dT_neg_b_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y13         FDCE (Prop_fdce_C_Q)         0.456    -0.263 r  u_mmio_if/dT_neg_b_reg[3]/Q
                         net (fo=5, routed)           0.945     0.683    u_mmio_if/dT_neg_b_reg[6]_1[3]
    SLICE_X18Y12         LUT6 (Prop_lut6_I0_O)        0.124     0.807 f  u_mmio_if/mu0_i_212__2/O
                         net (fo=1, routed)           0.669     1.476    u_mmio_if/mu0_i_212__2_n_0
    SLICE_X18Y12         LUT6 (Prop_lut6_I4_O)        0.124     1.600 f  u_mmio_if/mu0_i_82__2/O
                         net (fo=8, routed)           0.518     2.118    u_top_coprocessor/u_fuzz_dT/u_neg/mu0_12
    SLICE_X17Y14         LUT2 (Prop_lut2_I1_O)        0.124     2.242 f  u_top_coprocessor/u_fuzz_dT/u_neg/mu0_i_44__2/O
                         net (fo=36, routed)          0.973     3.215    u_top_coprocessor/u_fuzz_dT/u_neg/p_1_in1_in[0]
    SLICE_X6Y14          LUT2 (Prop_lut2_I1_O)        0.124     3.339 r  u_top_coprocessor/u_fuzz_dT/u_neg/mu0_i_138/O
                         net (fo=7, routed)           0.982     4.321    u_top_coprocessor/u_fuzz_dT/u_neg/mu0_i_138_n_0
    SLICE_X4Y16          LUT5 (Prop_lut5_I2_O)        0.124     4.445 r  u_top_coprocessor/u_fuzz_dT/u_neg/i_/mu0_i_160/O
                         net (fo=1, routed)           0.807     5.252    u_top_coprocessor/u_fuzz_dT/u_neg/i_/mu0_i_160_n_0
    SLICE_X3Y16          LUT6 (Prop_lut6_I0_O)        0.124     5.376 r  u_top_coprocessor/u_fuzz_dT/u_neg/i_/mu0_i_69/O
                         net (fo=1, routed)           0.807     6.183    u_top_coprocessor/u_fuzz_dT/u_neg/i_/mu0_i_69_n_0
    SLICE_X9Y14          LUT4 (Prop_lut4_I0_O)        0.124     6.307 r  u_top_coprocessor/u_fuzz_dT/u_neg/mu0_i_19__2/O
                         net (fo=1, routed)           0.678     6.985    u_top_coprocessor/u_fuzz_dT/u_neg/A[5]
    DSP48_X0Y5           DSP48E1 (Prop_dsp48e1_A[5]_P[2])
                                                      3.841    10.826 r  u_top_coprocessor/u_fuzz_dT/u_neg/mu0/P[2]
                         net (fo=4, routed)           1.300    12.126    u_mmio_if/mul_wg_div100_return0__5_1[2]
    SLICE_X19Y10         LUT5 (Prop_lut5_I0_O)        0.124    12.250 r  u_mmio_if/mul_wg_div100_return0_i_32/O
                         net (fo=10, routed)          1.171    13.421    u_mmio_if/u_top_coprocessor/muD_neg[2]
    SLICE_X44Y14         LUT6 (Prop_lut6_I0_O)        0.124    13.545 r  u_mmio_if/i__carry_i_7__6/O
                         net (fo=1, routed)           0.000    13.545    u_top_coprocessor/u_rules9/fmin1_inferred__5/i__carry__0_1[1]
    SLICE_X44Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.095 r  u_top_coprocessor/u_rules9/fmin1_inferred__5/i__carry/CO[3]
                         net (fo=1, routed)           0.000    14.095    u_top_coprocessor/u_rules9/fmin1_inferred__5/i__carry_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.209 r  u_top_coprocessor/u_rules9/fmin1_inferred__5/i__carry__0/CO[3]
                         net (fo=46, routed)          1.437    15.646    u_mmio_if/mul_wg_div100_return0__5_4[0]
    SLICE_X55Y16         LUT6 (Prop_lut6_I5_O)        0.124    15.770 r  u_mmio_if/u_rules9/mul_wg_div100_return0__5_i_14/O
                         net (fo=1, routed)           0.738    16.508    u_top_coprocessor/u_aggregator/mul_wg_div100_return0__5_0[2]
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_A[2]_P[4])
                                                      3.841    20.349 r  u_top_coprocessor/u_aggregator/mul_wg_div100_return0__5/P[4]
                         net (fo=20, routed)          1.169    21.519    u_top_coprocessor/u_aggregator/mul_wg_div100_return0__5_n_101
    SLICE_X56Y20         LUT3 (Prop_lut3_I1_O)        0.153    21.672 r  u_top_coprocessor/u_aggregator/ratio_q152_i_3717/O
                         net (fo=2, routed)           0.708    22.379    u_top_coprocessor/u_aggregator/ratio_q152_i_3717_n_0
    SLICE_X56Y20         LUT4 (Prop_lut4_I3_O)        0.331    22.710 r  u_top_coprocessor/u_aggregator/ratio_q152_i_3720/O
                         net (fo=1, routed)           0.000    22.710    u_top_coprocessor/u_aggregator/ratio_q152_i_3720_n_0
    SLICE_X56Y20         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    23.086 r  u_top_coprocessor/u_aggregator/ratio_q152_i_3457/CO[3]
                         net (fo=1, routed)           0.000    23.086    u_top_coprocessor/u_aggregator/ratio_q152_i_3457_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.203 r  u_top_coprocessor/u_aggregator/ratio_q152_i_3092/CO[3]
                         net (fo=1, routed)           0.000    23.203    u_top_coprocessor/u_aggregator/ratio_q152_i_3092_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.320 r  u_top_coprocessor/u_aggregator/ratio_q152_i_2403/CO[3]
                         net (fo=1, routed)           0.000    23.320    u_top_coprocessor/u_aggregator/ratio_q152_i_2403_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.437 r  u_top_coprocessor/u_aggregator/ratio_q152_i_1766/CO[3]
                         net (fo=1, routed)           0.000    23.437    u_top_coprocessor/u_aggregator/ratio_q152_i_1766_n_0
    SLICE_X56Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    23.760 r  u_top_coprocessor/u_aggregator/ratio_q152_i_1681/O[1]
                         net (fo=3, routed)           0.929    24.689    u_top_coprocessor/u_aggregator/ratio_q152_i_1681_n_6
    SLICE_X53Y25         LUT3 (Prop_lut3_I0_O)        0.306    24.995 r  u_top_coprocessor/u_aggregator/ratio_q152_i_1765/O
                         net (fo=2, routed)           0.558    25.553    u_top_coprocessor/u_aggregator/ratio_q152_i_1765_n_0
    SLICE_X53Y24         LUT5 (Prop_lut5_I4_O)        0.124    25.677 r  u_top_coprocessor/u_aggregator/ratio_q152_i_1222/O
                         net (fo=2, routed)           0.807    26.484    u_top_coprocessor/u_aggregator/ratio_q152_i_1222_n_0
    SLICE_X52Y24         LUT6 (Prop_lut6_I0_O)        0.124    26.608 r  u_top_coprocessor/u_aggregator/ratio_q152_i_1226/O
                         net (fo=1, routed)           0.000    26.608    u_top_coprocessor/u_aggregator/ratio_q152_i_1226_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    27.009 r  u_top_coprocessor/u_aggregator/ratio_q152_i_838/CO[3]
                         net (fo=1, routed)           0.009    27.018    u_top_coprocessor/u_aggregator/ratio_q152_i_838_n_0
    SLICE_X52Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    27.352 f  u_top_coprocessor/u_aggregator/ratio_q152_i_799/O[1]
                         net (fo=9, routed)           1.038    28.390    u_top_coprocessor/u_aggregator/ratio_q152_i_799_n_6
    SLICE_X51Y24         LUT3 (Prop_lut3_I1_O)        0.331    28.721 r  u_top_coprocessor/u_aggregator/ratio_q152_i_3273/O
                         net (fo=2, routed)           0.666    29.387    u_top_coprocessor/u_aggregator/ratio_q152_i_3273_n_0
    SLICE_X51Y24         LUT4 (Prop_lut4_I3_O)        0.326    29.713 r  u_top_coprocessor/u_aggregator/ratio_q152_i_3277/O
                         net (fo=1, routed)           0.000    29.713    u_top_coprocessor/u_aggregator/ratio_q152_i_3277_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.263 r  u_top_coprocessor/u_aggregator/ratio_q152_i_2758/CO[3]
                         net (fo=1, routed)           0.009    30.272    u_top_coprocessor/u_aggregator/ratio_q152_i_2758_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    30.585 r  u_top_coprocessor/u_aggregator/ratio_q152_i_2112/O[3]
                         net (fo=3, routed)           0.649    31.234    u_top_coprocessor/u_aggregator/ratio_q152_i_2112_n_4
    SLICE_X50Y25         LUT4 (Prop_lut4_I2_O)        0.306    31.540 r  u_top_coprocessor/u_aggregator/ratio_q152_i_2756/O
                         net (fo=1, routed)           0.000    31.540    u_top_coprocessor/u_aggregator/ratio_q152_i_2756_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    32.073 r  u_top_coprocessor/u_aggregator/ratio_q152_i_2103/CO[3]
                         net (fo=1, routed)           0.000    32.073    u_top_coprocessor/u_aggregator/ratio_q152_i_2103_n_0
    SLICE_X50Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.190 r  u_top_coprocessor/u_aggregator/ratio_q152_i_1575/CO[3]
                         net (fo=1, routed)           0.000    32.190    u_top_coprocessor/u_aggregator/ratio_q152_i_1575_n_0
    SLICE_X50Y27         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    32.444 r  u_top_coprocessor/u_aggregator/ratio_q152_i_1091/CO[0]
                         net (fo=1, routed)           0.460    32.905    u_top_coprocessor/u_aggregator/ratio_q152_i_1091_n_3
    SLICE_X45Y27         LUT3 (Prop_lut3_I0_O)        0.367    33.272 r  u_top_coprocessor/u_aggregator/ratio_q152_i_732/O
                         net (fo=36, routed)          1.432    34.704    u_top_coprocessor/u_aggregator/ratio_q152_i_732_n_0
    SLICE_X26Y26         LUT5 (Prop_lut5_I1_O)        0.124    34.828 r  u_top_coprocessor/u_aggregator/ratio_q152_i_548/O
                         net (fo=2, routed)           0.803    35.631    u_top_coprocessor/u_aggregator/ratio_q152_i_548_n_0
    SLICE_X21Y26         LUT6 (Prop_lut6_I0_O)        0.124    35.755 r  u_top_coprocessor/u_aggregator/ratio_q152_i_551/O
                         net (fo=1, routed)           0.000    35.755    u_top_coprocessor/u_aggregator/ratio_q152_i_551_n_0
    SLICE_X21Y26         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    36.156 r  u_top_coprocessor/u_aggregator/ratio_q152_i_272/CO[3]
                         net (fo=1, routed)           0.000    36.156    u_top_coprocessor/u_aggregator/ratio_q152_i_272_n_0
    SLICE_X21Y27         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    36.395 r  u_top_coprocessor/u_aggregator/ratio_q152_i_262/O[2]
                         net (fo=2, routed)           0.808    37.203    u_top_coprocessor/u_aggregator/ratio_q152_i_262_n_5
    SLICE_X20Y27         LUT3 (Prop_lut3_I2_O)        0.332    37.535 r  u_top_coprocessor/u_aggregator/ratio_q152_i_136/O
                         net (fo=2, routed)           0.940    38.475    u_top_coprocessor/u_aggregator/ratio_q152_i_136_n_0
    SLICE_X20Y27         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.588    39.063 r  u_top_coprocessor/u_aggregator/ratio_q152_i_40/CO[3]
                         net (fo=1, routed)           0.000    39.063    u_top_coprocessor/u_aggregator/ratio_q152_i_40_n_0
    SLICE_X20Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.177 r  u_top_coprocessor/u_aggregator/ratio_q152_i_38/CO[3]
                         net (fo=1, routed)           0.000    39.177    u_top_coprocessor/u_aggregator/ratio_q152_i_38_n_0
    SLICE_X20Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.291 r  u_top_coprocessor/u_aggregator/ratio_q152_i_36/CO[3]
                         net (fo=1, routed)           0.000    39.291    u_top_coprocessor/u_aggregator/ratio_q152_i_36_n_0
    SLICE_X20Y30         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    39.625 r  u_top_coprocessor/u_aggregator/ratio_q152_i_233/O[1]
                         net (fo=2, routed)           1.170    40.795    u_top_coprocessor/u_aggregator/sum_wg_9[17]
    SLICE_X16Y31         LUT6 (Prop_lut6_I3_O)        0.303    41.098 r  u_top_coprocessor/u_aggregator/ratio_q152_i_34_comp_3/O
                         net (fo=12, routed)          0.519    41.617    u_top_coprocessor/u_aggregator/ratio_q152_i_34_n_0
    SLICE_X13Y30         LUT4 (Prop_lut4_I0_O)        0.124    41.741 r  u_top_coprocessor/u_aggregator/ratio_q152_i_14/O
                         net (fo=2, routed)           0.760    42.501    u_top_coprocessor/u_aggregator/B[1]
    SLICE_X18Y35         LUT6 (Prop_lut6_I1_O)        0.124    42.625 r  u_top_coprocessor/u_aggregator/d_r_o[1]_i_2/O
                         net (fo=1, routed)           0.633    43.259    u_mmio_if/d_r_o_reg[1]
    SLICE_X18Y35         LUT5 (Prop_lut5_I0_O)        0.124    43.383 r  u_mmio_if/d_r_o[1]_i_1/O
                         net (fo=1, routed)           0.000    43.383    rdata[1]
    SLICE_X18Y35         FDCE                                         r  d_r_o_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    M21                                               0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clk_div_20/inst/clk_in1
    M21                  IBUF (Prop_ibuf_I_O)         1.427    51.427 r  clk_div_20/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.589    clk_div_20/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    45.267 r  clk_div_20/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    46.897    clk_div_20/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    46.988 r  clk_div_20/inst/clkout1_buf/O
                         net (fo=340, routed)         1.681    48.669    clk20
    SLICE_X18Y35         FDCE                                         r  d_r_o_reg[1]/C
                         clock pessimism              0.569    49.238    
                         clock uncertainty           -0.109    49.129    
    SLICE_X18Y35         FDCE (Setup_fdce_C_D)        0.029    49.158    d_r_o_reg[1]
  -------------------------------------------------------------------
                         required time                         49.158    
                         arrival time                         -43.383    
  -------------------------------------------------------------------
                         slack                                  5.776    

Slack (MET) :             5.939ns  (required time - arrival time)
  Source:                 u_mmio_if/dT_neg_b_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            d_r_o_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        43.940ns  (logic 19.007ns (43.257%)  route 24.933ns (56.743%))
  Logic Levels:           48  (CARRY4=20 DSP48E1=2 LUT2=2 LUT3=5 LUT4=5 LUT5=5 LUT6=9)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 48.669 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.719ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.109ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.206ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_div_20/inst/clk_in1
    M21                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  clk_div_20/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.731    clk_div_20/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -4.338 r  clk_div_20/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -2.627    clk_div_20/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.531 r  clk_div_20/inst/clkout1_buf/O
                         net (fo=340, routed)         1.812    -0.719    u_mmio_if/clk_out1
    SLICE_X17Y13         FDCE                                         r  u_mmio_if/dT_neg_b_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y13         FDCE (Prop_fdce_C_Q)         0.456    -0.263 r  u_mmio_if/dT_neg_b_reg[3]/Q
                         net (fo=5, routed)           0.945     0.683    u_mmio_if/dT_neg_b_reg[6]_1[3]
    SLICE_X18Y12         LUT6 (Prop_lut6_I0_O)        0.124     0.807 f  u_mmio_if/mu0_i_212__2/O
                         net (fo=1, routed)           0.669     1.476    u_mmio_if/mu0_i_212__2_n_0
    SLICE_X18Y12         LUT6 (Prop_lut6_I4_O)        0.124     1.600 f  u_mmio_if/mu0_i_82__2/O
                         net (fo=8, routed)           0.518     2.118    u_top_coprocessor/u_fuzz_dT/u_neg/mu0_12
    SLICE_X17Y14         LUT2 (Prop_lut2_I1_O)        0.124     2.242 f  u_top_coprocessor/u_fuzz_dT/u_neg/mu0_i_44__2/O
                         net (fo=36, routed)          0.973     3.215    u_top_coprocessor/u_fuzz_dT/u_neg/p_1_in1_in[0]
    SLICE_X6Y14          LUT2 (Prop_lut2_I1_O)        0.124     3.339 r  u_top_coprocessor/u_fuzz_dT/u_neg/mu0_i_138/O
                         net (fo=7, routed)           0.982     4.321    u_top_coprocessor/u_fuzz_dT/u_neg/mu0_i_138_n_0
    SLICE_X4Y16          LUT5 (Prop_lut5_I2_O)        0.124     4.445 r  u_top_coprocessor/u_fuzz_dT/u_neg/i_/mu0_i_160/O
                         net (fo=1, routed)           0.807     5.252    u_top_coprocessor/u_fuzz_dT/u_neg/i_/mu0_i_160_n_0
    SLICE_X3Y16          LUT6 (Prop_lut6_I0_O)        0.124     5.376 r  u_top_coprocessor/u_fuzz_dT/u_neg/i_/mu0_i_69/O
                         net (fo=1, routed)           0.807     6.183    u_top_coprocessor/u_fuzz_dT/u_neg/i_/mu0_i_69_n_0
    SLICE_X9Y14          LUT4 (Prop_lut4_I0_O)        0.124     6.307 r  u_top_coprocessor/u_fuzz_dT/u_neg/mu0_i_19__2/O
                         net (fo=1, routed)           0.678     6.985    u_top_coprocessor/u_fuzz_dT/u_neg/A[5]
    DSP48_X0Y5           DSP48E1 (Prop_dsp48e1_A[5]_P[2])
                                                      3.841    10.826 r  u_top_coprocessor/u_fuzz_dT/u_neg/mu0/P[2]
                         net (fo=4, routed)           1.300    12.126    u_mmio_if/mul_wg_div100_return0__5_1[2]
    SLICE_X19Y10         LUT5 (Prop_lut5_I0_O)        0.124    12.250 r  u_mmio_if/mul_wg_div100_return0_i_32/O
                         net (fo=10, routed)          1.171    13.421    u_mmio_if/u_top_coprocessor/muD_neg[2]
    SLICE_X44Y14         LUT6 (Prop_lut6_I0_O)        0.124    13.545 r  u_mmio_if/i__carry_i_7__6/O
                         net (fo=1, routed)           0.000    13.545    u_top_coprocessor/u_rules9/fmin1_inferred__5/i__carry__0_1[1]
    SLICE_X44Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.095 r  u_top_coprocessor/u_rules9/fmin1_inferred__5/i__carry/CO[3]
                         net (fo=1, routed)           0.000    14.095    u_top_coprocessor/u_rules9/fmin1_inferred__5/i__carry_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.209 r  u_top_coprocessor/u_rules9/fmin1_inferred__5/i__carry__0/CO[3]
                         net (fo=46, routed)          1.437    15.646    u_mmio_if/mul_wg_div100_return0__5_4[0]
    SLICE_X55Y16         LUT6 (Prop_lut6_I5_O)        0.124    15.770 r  u_mmio_if/u_rules9/mul_wg_div100_return0__5_i_14/O
                         net (fo=1, routed)           0.738    16.508    u_top_coprocessor/u_aggregator/mul_wg_div100_return0__5_0[2]
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_A[2]_P[4])
                                                      3.841    20.349 r  u_top_coprocessor/u_aggregator/mul_wg_div100_return0__5/P[4]
                         net (fo=20, routed)          1.169    21.519    u_top_coprocessor/u_aggregator/mul_wg_div100_return0__5_n_101
    SLICE_X56Y20         LUT3 (Prop_lut3_I1_O)        0.153    21.672 r  u_top_coprocessor/u_aggregator/ratio_q152_i_3717/O
                         net (fo=2, routed)           0.708    22.379    u_top_coprocessor/u_aggregator/ratio_q152_i_3717_n_0
    SLICE_X56Y20         LUT4 (Prop_lut4_I3_O)        0.331    22.710 r  u_top_coprocessor/u_aggregator/ratio_q152_i_3720/O
                         net (fo=1, routed)           0.000    22.710    u_top_coprocessor/u_aggregator/ratio_q152_i_3720_n_0
    SLICE_X56Y20         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    23.086 r  u_top_coprocessor/u_aggregator/ratio_q152_i_3457/CO[3]
                         net (fo=1, routed)           0.000    23.086    u_top_coprocessor/u_aggregator/ratio_q152_i_3457_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.203 r  u_top_coprocessor/u_aggregator/ratio_q152_i_3092/CO[3]
                         net (fo=1, routed)           0.000    23.203    u_top_coprocessor/u_aggregator/ratio_q152_i_3092_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.320 r  u_top_coprocessor/u_aggregator/ratio_q152_i_2403/CO[3]
                         net (fo=1, routed)           0.000    23.320    u_top_coprocessor/u_aggregator/ratio_q152_i_2403_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.437 r  u_top_coprocessor/u_aggregator/ratio_q152_i_1766/CO[3]
                         net (fo=1, routed)           0.000    23.437    u_top_coprocessor/u_aggregator/ratio_q152_i_1766_n_0
    SLICE_X56Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    23.760 r  u_top_coprocessor/u_aggregator/ratio_q152_i_1681/O[1]
                         net (fo=3, routed)           0.929    24.689    u_top_coprocessor/u_aggregator/ratio_q152_i_1681_n_6
    SLICE_X53Y25         LUT3 (Prop_lut3_I0_O)        0.306    24.995 r  u_top_coprocessor/u_aggregator/ratio_q152_i_1765/O
                         net (fo=2, routed)           0.558    25.553    u_top_coprocessor/u_aggregator/ratio_q152_i_1765_n_0
    SLICE_X53Y24         LUT5 (Prop_lut5_I4_O)        0.124    25.677 r  u_top_coprocessor/u_aggregator/ratio_q152_i_1222/O
                         net (fo=2, routed)           0.807    26.484    u_top_coprocessor/u_aggregator/ratio_q152_i_1222_n_0
    SLICE_X52Y24         LUT6 (Prop_lut6_I0_O)        0.124    26.608 r  u_top_coprocessor/u_aggregator/ratio_q152_i_1226/O
                         net (fo=1, routed)           0.000    26.608    u_top_coprocessor/u_aggregator/ratio_q152_i_1226_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    27.009 r  u_top_coprocessor/u_aggregator/ratio_q152_i_838/CO[3]
                         net (fo=1, routed)           0.009    27.018    u_top_coprocessor/u_aggregator/ratio_q152_i_838_n_0
    SLICE_X52Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    27.352 f  u_top_coprocessor/u_aggregator/ratio_q152_i_799/O[1]
                         net (fo=9, routed)           1.038    28.390    u_top_coprocessor/u_aggregator/ratio_q152_i_799_n_6
    SLICE_X51Y24         LUT3 (Prop_lut3_I1_O)        0.331    28.721 r  u_top_coprocessor/u_aggregator/ratio_q152_i_3273/O
                         net (fo=2, routed)           0.666    29.387    u_top_coprocessor/u_aggregator/ratio_q152_i_3273_n_0
    SLICE_X51Y24         LUT4 (Prop_lut4_I3_O)        0.326    29.713 r  u_top_coprocessor/u_aggregator/ratio_q152_i_3277/O
                         net (fo=1, routed)           0.000    29.713    u_top_coprocessor/u_aggregator/ratio_q152_i_3277_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.263 r  u_top_coprocessor/u_aggregator/ratio_q152_i_2758/CO[3]
                         net (fo=1, routed)           0.009    30.272    u_top_coprocessor/u_aggregator/ratio_q152_i_2758_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    30.585 r  u_top_coprocessor/u_aggregator/ratio_q152_i_2112/O[3]
                         net (fo=3, routed)           0.649    31.234    u_top_coprocessor/u_aggregator/ratio_q152_i_2112_n_4
    SLICE_X50Y25         LUT4 (Prop_lut4_I2_O)        0.306    31.540 r  u_top_coprocessor/u_aggregator/ratio_q152_i_2756/O
                         net (fo=1, routed)           0.000    31.540    u_top_coprocessor/u_aggregator/ratio_q152_i_2756_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    32.073 r  u_top_coprocessor/u_aggregator/ratio_q152_i_2103/CO[3]
                         net (fo=1, routed)           0.000    32.073    u_top_coprocessor/u_aggregator/ratio_q152_i_2103_n_0
    SLICE_X50Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.190 r  u_top_coprocessor/u_aggregator/ratio_q152_i_1575/CO[3]
                         net (fo=1, routed)           0.000    32.190    u_top_coprocessor/u_aggregator/ratio_q152_i_1575_n_0
    SLICE_X50Y27         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    32.444 r  u_top_coprocessor/u_aggregator/ratio_q152_i_1091/CO[0]
                         net (fo=1, routed)           0.460    32.905    u_top_coprocessor/u_aggregator/ratio_q152_i_1091_n_3
    SLICE_X45Y27         LUT3 (Prop_lut3_I0_O)        0.367    33.272 r  u_top_coprocessor/u_aggregator/ratio_q152_i_732/O
                         net (fo=36, routed)          1.432    34.704    u_top_coprocessor/u_aggregator/ratio_q152_i_732_n_0
    SLICE_X26Y26         LUT5 (Prop_lut5_I1_O)        0.124    34.828 r  u_top_coprocessor/u_aggregator/ratio_q152_i_548/O
                         net (fo=2, routed)           0.803    35.631    u_top_coprocessor/u_aggregator/ratio_q152_i_548_n_0
    SLICE_X21Y26         LUT6 (Prop_lut6_I0_O)        0.124    35.755 r  u_top_coprocessor/u_aggregator/ratio_q152_i_551/O
                         net (fo=1, routed)           0.000    35.755    u_top_coprocessor/u_aggregator/ratio_q152_i_551_n_0
    SLICE_X21Y26         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    36.156 r  u_top_coprocessor/u_aggregator/ratio_q152_i_272/CO[3]
                         net (fo=1, routed)           0.000    36.156    u_top_coprocessor/u_aggregator/ratio_q152_i_272_n_0
    SLICE_X21Y27         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    36.395 r  u_top_coprocessor/u_aggregator/ratio_q152_i_262/O[2]
                         net (fo=2, routed)           0.808    37.203    u_top_coprocessor/u_aggregator/ratio_q152_i_262_n_5
    SLICE_X20Y27         LUT3 (Prop_lut3_I2_O)        0.332    37.535 r  u_top_coprocessor/u_aggregator/ratio_q152_i_136/O
                         net (fo=2, routed)           0.940    38.475    u_top_coprocessor/u_aggregator/ratio_q152_i_136_n_0
    SLICE_X20Y27         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.588    39.063 r  u_top_coprocessor/u_aggregator/ratio_q152_i_40/CO[3]
                         net (fo=1, routed)           0.000    39.063    u_top_coprocessor/u_aggregator/ratio_q152_i_40_n_0
    SLICE_X20Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.177 r  u_top_coprocessor/u_aggregator/ratio_q152_i_38/CO[3]
                         net (fo=1, routed)           0.000    39.177    u_top_coprocessor/u_aggregator/ratio_q152_i_38_n_0
    SLICE_X20Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.291 r  u_top_coprocessor/u_aggregator/ratio_q152_i_36/CO[3]
                         net (fo=1, routed)           0.000    39.291    u_top_coprocessor/u_aggregator/ratio_q152_i_36_n_0
    SLICE_X20Y30         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    39.625 r  u_top_coprocessor/u_aggregator/ratio_q152_i_233/O[1]
                         net (fo=2, routed)           1.170    40.795    u_top_coprocessor/u_aggregator/sum_wg_9[17]
    SLICE_X16Y31         LUT6 (Prop_lut6_I3_O)        0.303    41.098 r  u_top_coprocessor/u_aggregator/ratio_q152_i_34_comp_3/O
                         net (fo=12, routed)          0.572    41.670    u_top_coprocessor/u_aggregator/ratio_q152_i_34_n_0
    SLICE_X12Y31         LUT4 (Prop_lut4_I0_O)        0.124    41.794 r  u_top_coprocessor/u_aggregator/ratio_q152_i_10/O
                         net (fo=2, routed)           0.614    42.407    u_top_coprocessor/u_aggregator/B[5]
    SLICE_X17Y35         LUT6 (Prop_lut6_I1_O)        0.124    42.531 r  u_top_coprocessor/u_aggregator/d_r_o[5]_i_2/O
                         net (fo=1, routed)           0.566    43.097    u_mmio_if/d_r_o_reg[5]
    SLICE_X18Y35         LUT5 (Prop_lut5_I0_O)        0.124    43.221 r  u_mmio_if/d_r_o[5]_i_1/O
                         net (fo=1, routed)           0.000    43.221    rdata[5]
    SLICE_X18Y35         FDCE                                         r  d_r_o_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    M21                                               0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clk_div_20/inst/clk_in1
    M21                  IBUF (Prop_ibuf_I_O)         1.427    51.427 r  clk_div_20/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.589    clk_div_20/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    45.267 r  clk_div_20/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    46.897    clk_div_20/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    46.988 r  clk_div_20/inst/clkout1_buf/O
                         net (fo=340, routed)         1.681    48.669    clk20
    SLICE_X18Y35         FDCE                                         r  d_r_o_reg[5]/C
                         clock pessimism              0.569    49.238    
                         clock uncertainty           -0.109    49.129    
    SLICE_X18Y35         FDCE (Setup_fdce_C_D)        0.031    49.160    d_r_o_reg[5]
  -------------------------------------------------------------------
                         required time                         49.160    
                         arrival time                         -43.221    
  -------------------------------------------------------------------
                         slack                                  5.939    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 u_top_coprocessor/G_out_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_mmio_if/G_latch_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.211%)  route 0.119ns (45.789%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.749ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_div_20/inst/clk_in1
    M21                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  clk_div_20/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    clk_div_20/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.670 r  clk_div_20/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.175    clk_div_20/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.149 r  clk_div_20/inst/clkout1_buf/O
                         net (fo=340, routed)         0.635    -0.513    u_top_coprocessor/clk_out1
    SLICE_X18Y37         FDCE                                         r  u_top_coprocessor/G_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y37         FDCE (Prop_fdce_C_Q)         0.141    -0.372 r  u_top_coprocessor/G_out_reg[5]/Q
                         net (fo=1, routed)           0.119    -0.253    u_mmio_if/G_latch_reg[6]_0[5]
    SLICE_X22Y37         FDCE                                         r  u_mmio_if/G_latch_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_div_20/inst/clk_in1
    M21                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  clk_div_20/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    clk_div_20/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.227 r  clk_div_20/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.688    clk_div_20/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.659 r  clk_div_20/inst/clkout1_buf/O
                         net (fo=340, routed)         0.910    -0.749    u_mmio_if/clk_out1
    SLICE_X22Y37         FDCE                                         r  u_mmio_if/G_latch_reg[5]/C
                         clock pessimism              0.273    -0.476    
    SLICE_X22Y37         FDCE (Hold_fdce_C_D)         0.070    -0.406    u_mmio_if/G_latch_reg[5]
  -------------------------------------------------------------------
                         required time                          0.406    
                         arrival time                          -0.253    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 u_top_coprocessor/G_out_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_mmio_if/G_latch_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.426%)  route 0.118ns (45.574%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.749ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_div_20/inst/clk_in1
    M21                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  clk_div_20/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    clk_div_20/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.670 r  clk_div_20/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.175    clk_div_20/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.149 r  clk_div_20/inst/clkout1_buf/O
                         net (fo=340, routed)         0.635    -0.513    u_top_coprocessor/clk_out1
    SLICE_X18Y37         FDCE                                         r  u_top_coprocessor/G_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y37         FDCE (Prop_fdce_C_Q)         0.141    -0.372 r  u_top_coprocessor/G_out_reg[4]/Q
                         net (fo=1, routed)           0.118    -0.254    u_mmio_if/G_latch_reg[6]_0[4]
    SLICE_X22Y37         FDCE                                         r  u_mmio_if/G_latch_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_div_20/inst/clk_in1
    M21                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  clk_div_20/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    clk_div_20/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.227 r  clk_div_20/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.688    clk_div_20/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.659 r  clk_div_20/inst/clkout1_buf/O
                         net (fo=340, routed)         0.910    -0.749    u_mmio_if/clk_out1
    SLICE_X22Y37         FDCE                                         r  u_mmio_if/G_latch_reg[4]/C
                         clock pessimism              0.273    -0.476    
    SLICE_X22Y37         FDCE (Hold_fdce_C_D)         0.066    -0.410    u_mmio_if/G_latch_reg[4]
  -------------------------------------------------------------------
                         required time                          0.410    
                         arrival time                          -0.254    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 u_top_coprocessor/G_out_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_mmio_if/G_latch_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.873%)  route 0.126ns (47.127%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.749ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_div_20/inst/clk_in1
    M21                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  clk_div_20/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    clk_div_20/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.670 r  clk_div_20/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.175    clk_div_20/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.149 r  clk_div_20/inst/clkout1_buf/O
                         net (fo=340, routed)         0.635    -0.513    u_top_coprocessor/clk_out1
    SLICE_X18Y37         FDCE                                         r  u_top_coprocessor/G_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y37         FDCE (Prop_fdce_C_Q)         0.141    -0.372 r  u_top_coprocessor/G_out_reg[1]/Q
                         net (fo=1, routed)           0.126    -0.247    u_mmio_if/G_latch_reg[6]_0[1]
    SLICE_X22Y37         FDCE                                         r  u_mmio_if/G_latch_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_div_20/inst/clk_in1
    M21                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  clk_div_20/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    clk_div_20/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.227 r  clk_div_20/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.688    clk_div_20/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.659 r  clk_div_20/inst/clkout1_buf/O
                         net (fo=340, routed)         0.910    -0.749    u_mmio_if/clk_out1
    SLICE_X22Y37         FDCE                                         r  u_mmio_if/G_latch_reg[1]/C
                         clock pessimism              0.273    -0.476    
    SLICE_X22Y37         FDCE (Hold_fdce_C_D)         0.070    -0.406    u_mmio_if/G_latch_reg[1]
  -------------------------------------------------------------------
                         required time                          0.406    
                         arrival time                          -0.247    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 u_top_coprocessor/G_out_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_mmio_if/G_latch_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.109%)  route 0.115ns (44.891%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.750ns
    Source Clock Delay      (SCD):    -0.514ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_div_20/inst/clk_in1
    M21                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  clk_div_20/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    clk_div_20/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.670 r  clk_div_20/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.175    clk_div_20/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.149 r  clk_div_20/inst/clkout1_buf/O
                         net (fo=340, routed)         0.634    -0.514    u_top_coprocessor/clk_out1
    SLICE_X22Y34         FDCE                                         r  u_top_coprocessor/G_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y34         FDCE (Prop_fdce_C_Q)         0.141    -0.373 r  u_top_coprocessor/G_out_reg[6]/Q
                         net (fo=1, routed)           0.115    -0.259    u_mmio_if/G_latch_reg[6]_0[6]
    SLICE_X22Y35         FDCE                                         r  u_mmio_if/G_latch_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_div_20/inst/clk_in1
    M21                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  clk_div_20/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    clk_div_20/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.227 r  clk_div_20/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.688    clk_div_20/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.659 r  clk_div_20/inst/clkout1_buf/O
                         net (fo=340, routed)         0.909    -0.750    u_mmio_if/clk_out1
    SLICE_X22Y35         FDCE                                         r  u_mmio_if/G_latch_reg[6]/C
                         clock pessimism              0.251    -0.499    
    SLICE_X22Y35         FDCE (Hold_fdce_C_D)         0.070    -0.429    u_mmio_if/G_latch_reg[6]
  -------------------------------------------------------------------
                         required time                          0.429    
                         arrival time                          -0.259    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 u_top_coprocessor/G_out_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_mmio_if/G_latch_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.331%)  route 0.114ns (44.669%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.750ns
    Source Clock Delay      (SCD):    -0.514ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_div_20/inst/clk_in1
    M21                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  clk_div_20/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    clk_div_20/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.670 r  clk_div_20/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.175    clk_div_20/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.149 r  clk_div_20/inst/clkout1_buf/O
                         net (fo=340, routed)         0.634    -0.514    u_top_coprocessor/clk_out1
    SLICE_X22Y34         FDCE                                         r  u_top_coprocessor/G_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y34         FDCE (Prop_fdce_C_Q)         0.141    -0.373 r  u_top_coprocessor/G_out_reg[3]/Q
                         net (fo=1, routed)           0.114    -0.260    u_mmio_if/G_latch_reg[6]_0[3]
    SLICE_X22Y35         FDCE                                         r  u_mmio_if/G_latch_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_div_20/inst/clk_in1
    M21                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  clk_div_20/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    clk_div_20/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.227 r  clk_div_20/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.688    clk_div_20/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.659 r  clk_div_20/inst/clkout1_buf/O
                         net (fo=340, routed)         0.909    -0.750    u_mmio_if/clk_out1
    SLICE_X22Y35         FDCE                                         r  u_mmio_if/G_latch_reg[3]/C
                         clock pessimism              0.251    -0.499    
    SLICE_X22Y35         FDCE (Hold_fdce_C_D)         0.066    -0.433    u_mmio_if/G_latch_reg[3]
  -------------------------------------------------------------------
                         required time                          0.433    
                         arrival time                          -0.260    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 u_top_coprocessor/cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_top_coprocessor/valid_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.209ns (74.032%)  route 0.073ns (25.968%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.746ns
    Source Clock Delay      (SCD):    -0.510ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_div_20/inst/clk_in1
    M21                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  clk_div_20/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    clk_div_20/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.670 r  clk_div_20/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.175    clk_div_20/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.149 r  clk_div_20/inst/clkout1_buf/O
                         net (fo=340, routed)         0.638    -0.510    u_top_coprocessor/clk_out1
    SLICE_X8Y42          FDCE                                         r  u_top_coprocessor/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y42          FDCE (Prop_fdce_C_Q)         0.164    -0.346 f  u_top_coprocessor/cnt_reg[3]/Q
                         net (fo=3, routed)           0.073    -0.273    u_top_coprocessor/cnt_reg[3]
    SLICE_X9Y42          LUT6 (Prop_lut6_I3_O)        0.045    -0.228 r  u_top_coprocessor/valid_i_1/O
                         net (fo=1, routed)           0.000    -0.228    u_top_coprocessor/valid_i_1_n_0
    SLICE_X9Y42          FDCE                                         r  u_top_coprocessor/valid_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_div_20/inst/clk_in1
    M21                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  clk_div_20/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    clk_div_20/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.227 r  clk_div_20/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.688    clk_div_20/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.659 r  clk_div_20/inst/clkout1_buf/O
                         net (fo=340, routed)         0.913    -0.746    u_top_coprocessor/clk_out1
    SLICE_X9Y42          FDCE                                         r  u_top_coprocessor/valid_reg/C
                         clock pessimism              0.249    -0.497    
    SLICE_X9Y42          FDCE (Hold_fdce_C_D)         0.091    -0.406    u_top_coprocessor/valid_reg
  -------------------------------------------------------------------
                         required time                          0.406    
                         arrival time                          -0.228    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 rd_s_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            rd_d_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.141ns (51.271%)  route 0.134ns (48.729%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.753ns
    Source Clock Delay      (SCD):    -0.514ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_div_20/inst/clk_in1
    M21                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  clk_div_20/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    clk_div_20/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.670 r  clk_div_20/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.175    clk_div_20/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.149 r  clk_div_20/inst/clkout1_buf/O
                         net (fo=340, routed)         0.634    -0.514    clk20
    SLICE_X13Y33         FDCE                                         r  rd_s_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y33         FDCE (Prop_fdce_C_Q)         0.141    -0.373 r  rd_s_reg[2]/Q
                         net (fo=5, routed)           0.134    -0.239    rd
    SLICE_X13Y32         FDCE                                         r  rd_d_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_div_20/inst/clk_in1
    M21                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  clk_div_20/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    clk_div_20/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.227 r  clk_div_20/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.688    clk_div_20/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.659 r  clk_div_20/inst/clkout1_buf/O
                         net (fo=340, routed)         0.906    -0.753    clk20
    SLICE_X13Y32         FDCE                                         r  rd_d_reg/C
                         clock pessimism              0.252    -0.501    
    SLICE_X13Y32         FDCE (Hold_fdce_C_D)         0.066    -0.435    rd_d_reg
  -------------------------------------------------------------------
                         required time                          0.435    
                         arrival time                          -0.239    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 rd_s_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            rd_s_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.752ns
    Source Clock Delay      (SCD):    -0.514ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_div_20/inst/clk_in1
    M21                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  clk_div_20/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    clk_div_20/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.670 r  clk_div_20/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.175    clk_div_20/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.149 r  clk_div_20/inst/clkout1_buf/O
                         net (fo=340, routed)         0.634    -0.514    clk20
    SLICE_X12Y33         FDCE                                         r  rd_s_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y33         FDCE (Prop_fdce_C_Q)         0.164    -0.350 r  rd_s_reg[1]/Q
                         net (fo=1, routed)           0.116    -0.234    rd_s_reg_n_0_[1]
    SLICE_X13Y33         FDCE                                         r  rd_s_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_div_20/inst/clk_in1
    M21                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  clk_div_20/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    clk_div_20/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.227 r  clk_div_20/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.688    clk_div_20/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.659 r  clk_div_20/inst/clkout1_buf/O
                         net (fo=340, routed)         0.907    -0.752    clk20
    SLICE_X13Y33         FDCE                                         r  rd_s_reg[2]/C
                         clock pessimism              0.251    -0.501    
    SLICE_X13Y33         FDCE (Hold_fdce_C_D)         0.070    -0.431    rd_s_reg[2]
  -------------------------------------------------------------------
                         required time                          0.431    
                         arrival time                          -0.234    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 u_top_coprocessor/start_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_top_coprocessor/cnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.186ns (55.357%)  route 0.150ns (44.643%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.746ns
    Source Clock Delay      (SCD):    -0.510ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_div_20/inst/clk_in1
    M21                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  clk_div_20/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    clk_div_20/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.670 r  clk_div_20/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.175    clk_div_20/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.149 r  clk_div_20/inst/clkout1_buf/O
                         net (fo=340, routed)         0.638    -0.510    u_top_coprocessor/clk_out1
    SLICE_X9Y42          FDCE                                         r  u_top_coprocessor/start_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y42          FDCE (Prop_fdce_C_Q)         0.141    -0.369 r  u_top_coprocessor/start_q_reg/Q
                         net (fo=4, routed)           0.150    -0.219    u_top_coprocessor/start_q
    SLICE_X8Y42          LUT6 (Prop_lut6_I4_O)        0.045    -0.174 r  u_top_coprocessor/cnt[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.174    u_top_coprocessor/cnt[2]_i_1_n_0
    SLICE_X8Y42          FDCE                                         r  u_top_coprocessor/cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_div_20/inst/clk_in1
    M21                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  clk_div_20/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    clk_div_20/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.227 r  clk_div_20/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.688    clk_div_20/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.659 r  clk_div_20/inst/clkout1_buf/O
                         net (fo=340, routed)         0.913    -0.746    u_top_coprocessor/clk_out1
    SLICE_X8Y42          FDCE                                         r  u_top_coprocessor/cnt_reg[2]/C
                         clock pessimism              0.249    -0.497    
    SLICE_X8Y42          FDCE (Hold_fdce_C_D)         0.121    -0.376    u_top_coprocessor/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.376    
                         arrival time                          -0.174    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 u_mmio_if/valid_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_mmio_if/valid_sticky_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.227ns (76.997%)  route 0.068ns (23.003%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.750ns
    Source Clock Delay      (SCD):    -0.514ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_div_20/inst/clk_in1
    M21                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  clk_div_20/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    clk_div_20/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.670 r  clk_div_20/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.175    clk_div_20/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.149 r  clk_div_20/inst/clkout1_buf/O
                         net (fo=340, routed)         0.634    -0.514    u_mmio_if/clk_out1
    SLICE_X17Y35         FDCE                                         r  u_mmio_if/valid_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y35         FDCE (Prop_fdce_C_Q)         0.128    -0.386 f  u_mmio_if/valid_q_reg/Q
                         net (fo=2, routed)           0.068    -0.319    u_mmio_if/valid_q
    SLICE_X17Y35         LUT6 (Prop_lut6_I3_O)        0.099    -0.220 r  u_mmio_if/valid_sticky_i_1/O
                         net (fo=1, routed)           0.000    -0.220    u_mmio_if/valid_sticky_i_1_n_0
    SLICE_X17Y35         FDCE                                         r  u_mmio_if/valid_sticky_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_div_20/inst/clk_in1
    M21                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  clk_div_20/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    clk_div_20/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.227 r  clk_div_20/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.688    clk_div_20/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.659 r  clk_div_20/inst/clkout1_buf/O
                         net (fo=340, routed)         0.909    -0.750    u_mmio_if/clk_out1
    SLICE_X17Y35         FDCE                                         r  u_mmio_if/valid_sticky_reg/C
                         clock pessimism              0.236    -0.514    
    SLICE_X17Y35         FDCE (Hold_fdce_C_D)         0.092    -0.422    u_mmio_if/valid_sticky_reg
  -------------------------------------------------------------------
                         required time                          0.422    
                         arrival time                          -0.220    
  -------------------------------------------------------------------
                         slack                                  0.203    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { clk_div_20/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         50.000      47.845     BUFGCTRL_X0Y0    clk_div_20/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         50.000      48.751     MMCME2_ADV_X0Y1  clk_div_20/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         50.000      49.000     SLICE_X10Y30     addr8_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         50.000      49.000     SLICE_X10Y24     addr8_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         50.000      49.000     SLICE_X10Y26     addr8_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         50.000      49.000     SLICE_X10Y24     addr8_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         50.000      49.000     SLICE_X10Y24     addr8_reg[4]/C
Min Period        n/a     FDCE/C              n/a            1.000         50.000      49.000     SLICE_X10Y24     addr8_reg[5]/C
Min Period        n/a     FDCE/C              n/a            1.000         50.000      49.000     SLICE_X12Y32     cs_mm_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         50.000      49.000     SLICE_X12Y26     cs_s_reg[0]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       50.000      163.360    MMCME2_ADV_X0Y1  clk_div_20/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X10Y30     addr8_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X10Y30     addr8_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X10Y24     addr8_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X10Y24     addr8_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X10Y26     addr8_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X10Y26     addr8_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X10Y24     addr8_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X10Y24     addr8_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X10Y24     addr8_reg[4]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X10Y24     addr8_reg[4]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X10Y30     addr8_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X10Y30     addr8_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X10Y24     addr8_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X10Y24     addr8_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X10Y26     addr8_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X10Y26     addr8_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X10Y24     addr8_reg[3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X10Y24     addr8_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X10Y24     addr8_reg[4]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X10Y24     addr8_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk_div_20/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         20.000      17.845     BUFGCTRL_X0Y1    clk_div_20/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y1  clk_div_20/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y1  clk_div_20/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X0Y1  clk_div_20/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X0Y1  clk_div_20/inst/mmcm_adv_inst/CLKFBOUT



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  

Max Delay            11 Endpoints
Min Delay            11 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rdy_o_reg_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            LED_RDY_PIN
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.272ns  (logic 4.440ns (61.056%)  route 2.832ns (38.944%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.206ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_div_20/inst/clk_in1
    M21                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  clk_div_20/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.731    clk_div_20/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -4.338 r  clk_div_20/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -2.627    clk_div_20/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.531 r  clk_div_20/inst/clkout1_buf/O
                         net (fo=340, routed)         1.800    -0.731    clk20
    SLICE_X13Y26         FDCE                                         r  rdy_o_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y26         FDCE (Prop_fdce_C_Q)         0.456    -0.275 r  rdy_o_reg_lopt_replica/Q
                         net (fo=1, routed)           2.832     2.557    rdy_o_reg_lopt_replica_1
    V17                  OBUF (Prop_obuf_I_O)         3.984     6.541 r  LED_RDY_PIN_OBUF_inst/O
                         net (fo=0)                   0.000     6.541    LED_RDY_PIN
    V17                                                               r  LED_RDY_PIN (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 d_r_o_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            d_r_o[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.995ns  (logic 4.490ns (64.192%)  route 2.505ns (35.808%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.206ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_div_20/inst/clk_in1
    M21                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  clk_div_20/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.731    clk_div_20/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -4.338 r  clk_div_20/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -2.627    clk_div_20/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.531 r  clk_div_20/inst/clkout1_buf/O
                         net (fo=340, routed)         1.810    -0.721    clk20
    SLICE_X16Y34         FDCE                                         r  d_r_o_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y34         FDCE (Prop_fdce_C_Q)         0.456    -0.265 r  d_r_o_reg[0]/Q
                         net (fo=1, routed)           2.505     2.240    d_r_o_OBUF[0]
    AB26                 OBUF (Prop_obuf_I_O)         4.034     6.274 r  d_r_o_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.274    d_r_o[0]
    AB26                                                              r  d_r_o[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 d_r_o_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            d_r_o[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.863ns  (logic 4.457ns (64.949%)  route 2.405ns (35.050%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.206ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_div_20/inst/clk_in1
    M21                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  clk_div_20/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.731    clk_div_20/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -4.338 r  clk_div_20/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -2.627    clk_div_20/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.531 r  clk_div_20/inst/clkout1_buf/O
                         net (fo=340, routed)         1.808    -0.723    clk20
    SLICE_X16Y32         FDCE                                         r  d_r_o_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y32         FDCE (Prop_fdce_C_Q)         0.456    -0.267 r  d_r_o_reg[7]/Q
                         net (fo=1, routed)           2.405     2.139    d_r_o_OBUF[7]
    W21                  OBUF (Prop_obuf_I_O)         4.001     6.140 r  d_r_o_OBUF[7]_inst/O
                         net (fo=0)                   0.000     6.140    d_r_o[7]
    W21                                                               r  d_r_o[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 d_r_o_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            d_r_o[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.820ns  (logic 4.472ns (65.581%)  route 2.347ns (34.419%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.206ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_div_20/inst/clk_in1
    M21                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  clk_div_20/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.731    clk_div_20/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -4.338 r  clk_div_20/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -2.627    clk_div_20/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.531 r  clk_div_20/inst/clkout1_buf/O
                         net (fo=340, routed)         1.810    -0.721    clk20
    SLICE_X18Y34         FDCE                                         r  d_r_o_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y34         FDCE (Prop_fdce_C_Q)         0.456    -0.265 r  d_r_o_reg[4]/Q
                         net (fo=1, routed)           2.347     2.082    d_r_o_OBUF[4]
    Y25                  OBUF (Prop_obuf_I_O)         4.016     6.099 r  d_r_o_OBUF[4]_inst/O
                         net (fo=0)                   0.000     6.099    d_r_o[4]
    Y25                                                               r  d_r_o[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 d_r_o_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            d_r_o[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.810ns  (logic 4.460ns (65.497%)  route 2.350ns (34.503%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.206ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_div_20/inst/clk_in1
    M21                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  clk_div_20/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.731    clk_div_20/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -4.338 r  clk_div_20/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -2.627    clk_div_20/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.531 r  clk_div_20/inst/clkout1_buf/O
                         net (fo=340, routed)         1.812    -0.719    clk20
    SLICE_X18Y35         FDCE                                         r  d_r_o_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y35         FDCE (Prop_fdce_C_Q)         0.456    -0.263 r  d_r_o_reg[5]/Q
                         net (fo=1, routed)           2.350     2.087    d_r_o_OBUF[5]
    W25                  OBUF (Prop_obuf_I_O)         4.004     6.091 r  d_r_o_OBUF[5]_inst/O
                         net (fo=0)                   0.000     6.091    d_r_o[5]
    W25                                                               r  d_r_o[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 d_r_o_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            d_r_o[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.795ns  (logic 4.470ns (65.780%)  route 2.325ns (34.220%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.206ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_div_20/inst/clk_in1
    M21                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  clk_div_20/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.731    clk_div_20/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -4.338 r  clk_div_20/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -2.627    clk_div_20/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.531 r  clk_div_20/inst/clkout1_buf/O
                         net (fo=340, routed)         1.812    -0.719    clk20
    SLICE_X18Y35         FDCE                                         r  d_r_o_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y35         FDCE (Prop_fdce_C_Q)         0.456    -0.263 r  d_r_o_reg[1]/Q
                         net (fo=1, routed)           2.325     2.063    d_r_o_OBUF[1]
    AB24                 OBUF (Prop_obuf_I_O)         4.014     6.077 r  d_r_o_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.077    d_r_o[1]
    AB24                                                              r  d_r_o[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 d_r_o_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            d_r_o[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.773ns  (logic 4.451ns (65.724%)  route 2.321ns (34.276%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.206ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_div_20/inst/clk_in1
    M21                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  clk_div_20/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.731    clk_div_20/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -4.338 r  clk_div_20/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -2.627    clk_div_20/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.531 r  clk_div_20/inst/clkout1_buf/O
                         net (fo=340, routed)         1.809    -0.722    clk20
    SLICE_X17Y33         FDCE                                         r  d_r_o_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y33         FDCE (Prop_fdce_C_Q)         0.456    -0.266 r  d_r_o_reg[6]/Q
                         net (fo=1, routed)           2.321     2.056    d_r_o_OBUF[6]
    Y22                  OBUF (Prop_obuf_I_O)         3.995     6.051 r  d_r_o_OBUF[6]_inst/O
                         net (fo=0)                   0.000     6.051    d_r_o[6]
    Y22                                                               r  d_r_o[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 d_r_o_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            d_r_o[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.771ns  (logic 4.458ns (65.839%)  route 2.313ns (34.161%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.206ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_div_20/inst/clk_in1
    M21                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  clk_div_20/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.731    clk_div_20/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -4.338 r  clk_div_20/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -2.627    clk_div_20/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.531 r  clk_div_20/inst/clkout1_buf/O
                         net (fo=340, routed)         1.809    -0.722    clk20
    SLICE_X16Y33         FDCE                                         r  d_r_o_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y33         FDCE (Prop_fdce_C_Q)         0.456    -0.266 r  d_r_o_reg[2]/Q
                         net (fo=1, routed)           2.313     2.047    d_r_o_OBUF[2]
    AA24                 OBUF (Prop_obuf_I_O)         4.002     6.049 r  d_r_o_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.049    d_r_o[2]
    AA24                                                              r  d_r_o[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 d_r_o_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            d_r_o[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.608ns  (logic 4.465ns (67.578%)  route 2.142ns (32.422%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.206ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_div_20/inst/clk_in1
    M21                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  clk_div_20/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.731    clk_div_20/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -4.338 r  clk_div_20/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -2.627    clk_div_20/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.531 r  clk_div_20/inst/clkout1_buf/O
                         net (fo=340, routed)         1.810    -0.721    clk20
    SLICE_X18Y34         FDCE                                         r  d_r_o_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y34         FDCE (Prop_fdce_C_Q)         0.456    -0.265 r  d_r_o_reg[3]/Q
                         net (fo=1, routed)           2.142     1.878    d_r_o_OBUF[3]
    AA22                 OBUF (Prop_obuf_I_O)         4.009     5.887 r  d_r_o_OBUF[3]_inst/O
                         net (fo=0)                   0.000     5.887    d_r_o[3]
    AA22                                                              r  d_r_o[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rdy_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            rdy_o
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.568ns  (logic 4.442ns (67.623%)  route 2.127ns (32.377%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.206ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_div_20/inst/clk_in1
    M21                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  clk_div_20/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.731    clk_div_20/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -4.338 r  clk_div_20/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -2.627    clk_div_20/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.531 r  clk_div_20/inst/clkout1_buf/O
                         net (fo=340, routed)         1.800    -0.731    clk20
    SLICE_X13Y26         FDCE                                         r  rdy_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y26         FDCE (Prop_fdce_C_Q)         0.456    -0.275 r  rdy_o_reg/Q
                         net (fo=1, routed)           2.127     1.852    LED_RDY_PIN_OBUF
    V22                  OBUF (Prop_obuf_I_O)         3.986     5.838 r  rdy_o_OBUF_inst/O
                         net (fo=0)                   0.000     5.838    rdy_o
    V22                                                               r  rdy_o (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 hb_cnt_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            LED_CLK_PIN
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.568ns  (logic 2.152ns (83.814%)  route 0.416ns (16.186%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.206ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_div_20/inst/clk_in1
    M21                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  clk_div_20/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    clk_div_20/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.670 r  clk_div_20/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.175    clk_div_20/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.149 r  clk_div_20/inst/clkout1_buf/O
                         net (fo=340, routed)         0.667    -0.481    clk20
    SLICE_X2Y7           FDCE                                         r  hb_cnt_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y7           FDCE (Prop_fdce_C_Q)         0.164    -0.317 r  hb_cnt_reg[24]/Q
                         net (fo=2, routed)           0.416     0.098    LED_CLK_PIN_OBUF
    V16                  OBUF (Prop_obuf_I_O)         1.988     2.086 r  LED_CLK_PIN_OBUF_inst/O
                         net (fo=0)                   0.000     2.086    LED_CLK_PIN
    V16                                                               r  LED_CLK_PIN (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rdy_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            rdy_o
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.706ns  (logic 2.129ns (78.691%)  route 0.577ns (21.309%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.206ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_div_20/inst/clk_in1
    M21                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  clk_div_20/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    clk_div_20/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.670 r  clk_div_20/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.175    clk_div_20/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.149 r  clk_div_20/inst/clkout1_buf/O
                         net (fo=340, routed)         0.627    -0.521    clk20
    SLICE_X13Y26         FDCE                                         r  rdy_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y26         FDCE (Prop_fdce_C_Q)         0.141    -0.380 r  rdy_o_reg/Q
                         net (fo=1, routed)           0.577     0.196    LED_RDY_PIN_OBUF
    V22                  OBUF (Prop_obuf_I_O)         1.988     2.185 r  rdy_o_OBUF_inst/O
                         net (fo=0)                   0.000     2.185    rdy_o
    V22                                                               r  rdy_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 d_r_o_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            d_r_o[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.723ns  (logic 2.153ns (79.056%)  route 0.570ns (20.944%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.206ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_div_20/inst/clk_in1
    M21                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  clk_div_20/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    clk_div_20/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.670 r  clk_div_20/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.175    clk_div_20/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.149 r  clk_div_20/inst/clkout1_buf/O
                         net (fo=340, routed)         0.634    -0.514    clk20
    SLICE_X18Y34         FDCE                                         r  d_r_o_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y34         FDCE (Prop_fdce_C_Q)         0.141    -0.373 r  d_r_o_reg[3]/Q
                         net (fo=1, routed)           0.570     0.197    d_r_o_OBUF[3]
    AA22                 OBUF (Prop_obuf_I_O)         2.012     2.209 r  d_r_o_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.209    d_r_o[3]
    AA22                                                              r  d_r_o[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 d_r_o_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            d_r_o[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.786ns  (logic 2.139ns (76.764%)  route 0.647ns (23.236%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.206ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_div_20/inst/clk_in1
    M21                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  clk_div_20/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    clk_div_20/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.670 r  clk_div_20/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.175    clk_div_20/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.149 r  clk_div_20/inst/clkout1_buf/O
                         net (fo=340, routed)         0.633    -0.515    clk20
    SLICE_X17Y33         FDCE                                         r  d_r_o_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y33         FDCE (Prop_fdce_C_Q)         0.141    -0.374 r  d_r_o_reg[6]/Q
                         net (fo=1, routed)           0.647     0.273    d_r_o_OBUF[6]
    Y22                  OBUF (Prop_obuf_I_O)         1.998     2.271 r  d_r_o_OBUF[6]_inst/O
                         net (fo=0)                   0.000     2.271    d_r_o[6]
    Y22                                                               r  d_r_o[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 d_r_o_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            d_r_o[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.795ns  (logic 2.145ns (76.748%)  route 0.650ns (23.252%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.206ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_div_20/inst/clk_in1
    M21                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  clk_div_20/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    clk_div_20/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.670 r  clk_div_20/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.175    clk_div_20/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.149 r  clk_div_20/inst/clkout1_buf/O
                         net (fo=340, routed)         0.633    -0.515    clk20
    SLICE_X16Y33         FDCE                                         r  d_r_o_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y33         FDCE (Prop_fdce_C_Q)         0.141    -0.374 r  d_r_o_reg[2]/Q
                         net (fo=1, routed)           0.650     0.276    d_r_o_OBUF[2]
    AA24                 OBUF (Prop_obuf_I_O)         2.004     2.280 r  d_r_o_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.280    d_r_o[2]
    AA24                                                              r  d_r_o[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 d_r_o_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            d_r_o[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.798ns  (logic 2.148ns (76.778%)  route 0.650ns (23.222%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.206ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_div_20/inst/clk_in1
    M21                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  clk_div_20/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    clk_div_20/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.670 r  clk_div_20/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.175    clk_div_20/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.149 r  clk_div_20/inst/clkout1_buf/O
                         net (fo=340, routed)         0.634    -0.514    clk20
    SLICE_X18Y35         FDCE                                         r  d_r_o_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y35         FDCE (Prop_fdce_C_Q)         0.141    -0.373 r  d_r_o_reg[5]/Q
                         net (fo=1, routed)           0.650     0.276    d_r_o_OBUF[5]
    W25                  OBUF (Prop_obuf_I_O)         2.007     2.283 r  d_r_o_OBUF[5]_inst/O
                         net (fo=0)                   0.000     2.283    d_r_o[5]
    W25                                                               r  d_r_o[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 d_r_o_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            d_r_o[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.801ns  (logic 2.158ns (77.029%)  route 0.643ns (22.971%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.206ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_div_20/inst/clk_in1
    M21                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  clk_div_20/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    clk_div_20/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.670 r  clk_div_20/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.175    clk_div_20/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.149 r  clk_div_20/inst/clkout1_buf/O
                         net (fo=340, routed)         0.634    -0.514    clk20
    SLICE_X18Y35         FDCE                                         r  d_r_o_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y35         FDCE (Prop_fdce_C_Q)         0.141    -0.373 r  d_r_o_reg[1]/Q
                         net (fo=1, routed)           0.643     0.270    d_r_o_OBUF[1]
    AB24                 OBUF (Prop_obuf_I_O)         2.017     2.286 r  d_r_o_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.286    d_r_o[1]
    AB24                                                              r  d_r_o[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 d_r_o_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            d_r_o[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.829ns  (logic 2.160ns (76.342%)  route 0.669ns (23.658%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.206ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_div_20/inst/clk_in1
    M21                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  clk_div_20/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    clk_div_20/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.670 r  clk_div_20/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.175    clk_div_20/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.149 r  clk_div_20/inst/clkout1_buf/O
                         net (fo=340, routed)         0.634    -0.514    clk20
    SLICE_X18Y34         FDCE                                         r  d_r_o_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y34         FDCE (Prop_fdce_C_Q)         0.141    -0.373 r  d_r_o_reg[4]/Q
                         net (fo=1, routed)           0.669     0.296    d_r_o_OBUF[4]
    Y25                  OBUF (Prop_obuf_I_O)         2.019     2.315 r  d_r_o_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.315    d_r_o[4]
    Y25                                                               r  d_r_o[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 d_r_o_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            d_r_o[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.868ns  (logic 2.145ns (74.779%)  route 0.723ns (25.221%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.206ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_div_20/inst/clk_in1
    M21                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  clk_div_20/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    clk_div_20/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.670 r  clk_div_20/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.175    clk_div_20/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.149 r  clk_div_20/inst/clkout1_buf/O
                         net (fo=340, routed)         0.632    -0.516    clk20
    SLICE_X16Y32         FDCE                                         r  d_r_o_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y32         FDCE (Prop_fdce_C_Q)         0.141    -0.375 r  d_r_o_reg[7]/Q
                         net (fo=1, routed)           0.723     0.348    d_r_o_OBUF[7]
    W21                  OBUF (Prop_obuf_I_O)         2.004     2.352 r  d_r_o_OBUF[7]_inst/O
                         net (fo=0)                   0.000     2.352    d_r_o[7]
    W21                                                               r  d_r_o[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 d_r_o_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            d_r_o[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.911ns  (logic 2.177ns (74.795%)  route 0.734ns (25.205%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.206ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_div_20/inst/clk_in1
    M21                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  clk_div_20/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    clk_div_20/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.670 r  clk_div_20/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.175    clk_div_20/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.149 r  clk_div_20/inst/clkout1_buf/O
                         net (fo=340, routed)         0.634    -0.514    clk20
    SLICE_X16Y34         FDCE                                         r  d_r_o_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y34         FDCE (Prop_fdce_C_Q)         0.141    -0.373 r  d_r_o_reg[0]/Q
                         net (fo=1, routed)           0.734     0.360    d_r_o_OBUF[0]
    AB26                 OBUF (Prop_obuf_I_O)         2.036     2.397 r  d_r_o_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.397    d_r_o[0]
    AB26                                                              r  d_r_o[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0_1

Max Delay           357 Endpoints
Min Delay           357 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            u_top_coprocessor/u_dt_estimator/dT_out_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        14.752ns  (logic 1.603ns (10.868%)  route 13.149ns (89.132%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.329ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.206ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H7                                                0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    H7                   IBUF (Prop_ibuf_I_O)         1.479     1.479 r  rst_n_IBUF_inst/O
                         net (fo=2, routed)           5.256     6.735    u_mmio_if/resetn
    SLICE_X2Y51          LUT2 (Prop_lut2_I1_O)        0.124     6.859 f  u_mmio_if/G_out[6]_i_2/O
                         net (fo=340, routed)         7.893    14.752    u_top_coprocessor/u_dt_estimator/dT_out_reg[0]_0
    SLICE_X21Y11         FDCE                                         f  u_top_coprocessor/u_dt_estimator/dT_out_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_div_20/inst/clk_in1
    M21                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  clk_div_20/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.589    clk_div_20/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    -4.733 r  clk_div_20/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    -3.103    clk_div_20/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.012 r  clk_div_20/inst/clkout1_buf/O
                         net (fo=340, routed)         1.683    -1.329    u_top_coprocessor/u_dt_estimator/clk_out1
    SLICE_X21Y11         FDCE                                         r  u_top_coprocessor/u_dt_estimator/dT_out_reg[6]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            u_mmio_if/dT_zero_a_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        14.535ns  (logic 1.603ns (11.030%)  route 12.932ns (88.970%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.324ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.324ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.206ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H7                                                0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    H7                   IBUF (Prop_ibuf_I_O)         1.479     1.479 r  rst_n_IBUF_inst/O
                         net (fo=2, routed)           5.256     6.735    u_mmio_if/resetn
    SLICE_X2Y51          LUT2 (Prop_lut2_I1_O)        0.124     6.859 f  u_mmio_if/G_out[6]_i_2/O
                         net (fo=340, routed)         7.675    14.535    u_mmio_if/rst_n
    SLICE_X11Y9          FDCE                                         f  u_mmio_if/dT_zero_a_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_div_20/inst/clk_in1
    M21                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  clk_div_20/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.589    clk_div_20/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    -4.733 r  clk_div_20/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    -3.103    clk_div_20/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.012 r  clk_div_20/inst/clkout1_buf/O
                         net (fo=340, routed)         1.688    -1.324    u_mmio_if/clk_out1
    SLICE_X11Y9          FDCE                                         r  u_mmio_if/dT_zero_a_reg[0]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            u_mmio_if/dT_zero_a_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        14.535ns  (logic 1.603ns (11.030%)  route 12.932ns (88.970%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.324ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.324ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.206ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H7                                                0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    H7                   IBUF (Prop_ibuf_I_O)         1.479     1.479 r  rst_n_IBUF_inst/O
                         net (fo=2, routed)           5.256     6.735    u_mmio_if/resetn
    SLICE_X2Y51          LUT2 (Prop_lut2_I1_O)        0.124     6.859 f  u_mmio_if/G_out[6]_i_2/O
                         net (fo=340, routed)         7.675    14.535    u_mmio_if/rst_n
    SLICE_X11Y9          FDCE                                         f  u_mmio_if/dT_zero_a_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_div_20/inst/clk_in1
    M21                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  clk_div_20/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.589    clk_div_20/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    -4.733 r  clk_div_20/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    -3.103    clk_div_20/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.012 r  clk_div_20/inst/clkout1_buf/O
                         net (fo=340, routed)         1.688    -1.324    u_mmio_if/clk_out1
    SLICE_X11Y9          FDCE                                         r  u_mmio_if/dT_zero_a_reg[3]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            u_mmio_if/dT_zero_a_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        14.535ns  (logic 1.603ns (11.030%)  route 12.932ns (88.970%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.324ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.324ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.206ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H7                                                0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    H7                   IBUF (Prop_ibuf_I_O)         1.479     1.479 r  rst_n_IBUF_inst/O
                         net (fo=2, routed)           5.256     6.735    u_mmio_if/resetn
    SLICE_X2Y51          LUT2 (Prop_lut2_I1_O)        0.124     6.859 f  u_mmio_if/G_out[6]_i_2/O
                         net (fo=340, routed)         7.675    14.535    u_mmio_if/rst_n
    SLICE_X11Y9          FDCE                                         f  u_mmio_if/dT_zero_a_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_div_20/inst/clk_in1
    M21                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  clk_div_20/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.589    clk_div_20/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    -4.733 r  clk_div_20/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    -3.103    clk_div_20/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.012 r  clk_div_20/inst/clkout1_buf/O
                         net (fo=340, routed)         1.688    -1.324    u_mmio_if/clk_out1
    SLICE_X11Y9          FDCE                                         r  u_mmio_if/dT_zero_a_reg[5]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            u_top_coprocessor/u_dt_estimator/T_prev_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        14.405ns  (logic 1.603ns (11.130%)  route 12.802ns (88.870%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.326ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.326ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.206ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H7                                                0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    H7                   IBUF (Prop_ibuf_I_O)         1.479     1.479 r  rst_n_IBUF_inst/O
                         net (fo=2, routed)           5.256     6.735    u_mmio_if/resetn
    SLICE_X2Y51          LUT2 (Prop_lut2_I1_O)        0.124     6.859 f  u_mmio_if/G_out[6]_i_2/O
                         net (fo=340, routed)         7.546    14.405    u_top_coprocessor/u_dt_estimator/dT_out_reg[0]_0
    SLICE_X23Y4          FDCE                                         f  u_top_coprocessor/u_dt_estimator/T_prev_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_div_20/inst/clk_in1
    M21                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  clk_div_20/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.589    clk_div_20/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    -4.733 r  clk_div_20/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    -3.103    clk_div_20/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.012 r  clk_div_20/inst/clkout1_buf/O
                         net (fo=340, routed)         1.686    -1.326    u_top_coprocessor/u_dt_estimator/clk_out1
    SLICE_X23Y4          FDCE                                         r  u_top_coprocessor/u_dt_estimator/T_prev_reg[4]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            u_top_coprocessor/u_dt_estimator/T_prev_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        14.405ns  (logic 1.603ns (11.130%)  route 12.802ns (88.870%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.326ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.326ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.206ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H7                                                0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    H7                   IBUF (Prop_ibuf_I_O)         1.479     1.479 r  rst_n_IBUF_inst/O
                         net (fo=2, routed)           5.256     6.735    u_mmio_if/resetn
    SLICE_X2Y51          LUT2 (Prop_lut2_I1_O)        0.124     6.859 f  u_mmio_if/G_out[6]_i_2/O
                         net (fo=340, routed)         7.546    14.405    u_top_coprocessor/u_dt_estimator/dT_out_reg[0]_0
    SLICE_X23Y4          FDCE                                         f  u_top_coprocessor/u_dt_estimator/T_prev_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_div_20/inst/clk_in1
    M21                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  clk_div_20/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.589    clk_div_20/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    -4.733 r  clk_div_20/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    -3.103    clk_div_20/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.012 r  clk_div_20/inst/clkout1_buf/O
                         net (fo=340, routed)         1.686    -1.326    u_top_coprocessor/u_dt_estimator/clk_out1
    SLICE_X23Y4          FDCE                                         r  u_top_coprocessor/u_dt_estimator/T_prev_reg[5]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            u_top_coprocessor/u_dt_estimator/T_prev_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        14.405ns  (logic 1.603ns (11.130%)  route 12.802ns (88.870%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.326ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.326ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.206ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H7                                                0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    H7                   IBUF (Prop_ibuf_I_O)         1.479     1.479 r  rst_n_IBUF_inst/O
                         net (fo=2, routed)           5.256     6.735    u_mmio_if/resetn
    SLICE_X2Y51          LUT2 (Prop_lut2_I1_O)        0.124     6.859 f  u_mmio_if/G_out[6]_i_2/O
                         net (fo=340, routed)         7.546    14.405    u_top_coprocessor/u_dt_estimator/dT_out_reg[0]_0
    SLICE_X23Y4          FDCE                                         f  u_top_coprocessor/u_dt_estimator/T_prev_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_div_20/inst/clk_in1
    M21                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  clk_div_20/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.589    clk_div_20/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    -4.733 r  clk_div_20/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    -3.103    clk_div_20/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.012 r  clk_div_20/inst/clkout1_buf/O
                         net (fo=340, routed)         1.686    -1.326    u_top_coprocessor/u_dt_estimator/clk_out1
    SLICE_X23Y4          FDCE                                         r  u_top_coprocessor/u_dt_estimator/T_prev_reg[6]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            u_top_coprocessor/u_dt_estimator/T_prev_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        14.405ns  (logic 1.603ns (11.130%)  route 12.802ns (88.870%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.326ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.326ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.206ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H7                                                0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    H7                   IBUF (Prop_ibuf_I_O)         1.479     1.479 r  rst_n_IBUF_inst/O
                         net (fo=2, routed)           5.256     6.735    u_mmio_if/resetn
    SLICE_X2Y51          LUT2 (Prop_lut2_I1_O)        0.124     6.859 f  u_mmio_if/G_out[6]_i_2/O
                         net (fo=340, routed)         7.546    14.405    u_top_coprocessor/u_dt_estimator/dT_out_reg[0]_0
    SLICE_X23Y4          FDCE                                         f  u_top_coprocessor/u_dt_estimator/T_prev_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_div_20/inst/clk_in1
    M21                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  clk_div_20/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.589    clk_div_20/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    -4.733 r  clk_div_20/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    -3.103    clk_div_20/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.012 r  clk_div_20/inst/clkout1_buf/O
                         net (fo=340, routed)         1.686    -1.326    u_top_coprocessor/u_dt_estimator/clk_out1
    SLICE_X23Y4          FDCE                                         r  u_top_coprocessor/u_dt_estimator/T_prev_reg[7]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            u_top_coprocessor/u_dt_estimator/T_prev_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        14.257ns  (logic 1.603ns (11.245%)  route 12.654ns (88.755%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.326ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.326ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.206ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H7                                                0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    H7                   IBUF (Prop_ibuf_I_O)         1.479     1.479 r  rst_n_IBUF_inst/O
                         net (fo=2, routed)           5.256     6.735    u_mmio_if/resetn
    SLICE_X2Y51          LUT2 (Prop_lut2_I1_O)        0.124     6.859 f  u_mmio_if/G_out[6]_i_2/O
                         net (fo=340, routed)         7.398    14.257    u_top_coprocessor/u_dt_estimator/dT_out_reg[0]_0
    SLICE_X23Y3          FDCE                                         f  u_top_coprocessor/u_dt_estimator/T_prev_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_div_20/inst/clk_in1
    M21                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  clk_div_20/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.589    clk_div_20/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    -4.733 r  clk_div_20/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    -3.103    clk_div_20/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.012 r  clk_div_20/inst/clkout1_buf/O
                         net (fo=340, routed)         1.686    -1.326    u_top_coprocessor/u_dt_estimator/clk_out1
    SLICE_X23Y3          FDCE                                         r  u_top_coprocessor/u_dt_estimator/T_prev_reg[0]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            u_top_coprocessor/u_dt_estimator/T_prev_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        14.257ns  (logic 1.603ns (11.245%)  route 12.654ns (88.755%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.326ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.326ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.206ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H7                                                0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    H7                   IBUF (Prop_ibuf_I_O)         1.479     1.479 r  rst_n_IBUF_inst/O
                         net (fo=2, routed)           5.256     6.735    u_mmio_if/resetn
    SLICE_X2Y51          LUT2 (Prop_lut2_I1_O)        0.124     6.859 f  u_mmio_if/G_out[6]_i_2/O
                         net (fo=340, routed)         7.398    14.257    u_top_coprocessor/u_dt_estimator/dT_out_reg[0]_0
    SLICE_X23Y3          FDCE                                         f  u_top_coprocessor/u_dt_estimator/T_prev_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_div_20/inst/clk_in1
    M21                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  clk_div_20/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.589    clk_div_20/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    -4.733 r  clk_div_20/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    -3.103    clk_div_20/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.012 r  clk_div_20/inst/clkout1_buf/O
                         net (fo=340, routed)         1.686    -1.326    u_top_coprocessor/u_dt_estimator/clk_out1
    SLICE_X23Y3          FDCE                                         r  u_top_coprocessor/u_dt_estimator/T_prev_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 d_w_i[6]
                            (input port)
  Destination:            wdata_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.619ns  (logic 0.266ns (42.991%)  route 0.353ns (57.009%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.730ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.730ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y23                                               0.000     0.000 r  d_w_i[6] (IN)
                         net (fo=0)                   0.000     0.000    d_w_i[6]
    Y23                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  d_w_i_IBUF[6]_inst/O
                         net (fo=1, routed)           0.353     0.619    d_w_i_IBUF[6]
    SLICE_X4Y26          FDCE                                         r  wdata_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_div_20/inst/clk_in1
    M21                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  clk_div_20/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    clk_div_20/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.227 r  clk_div_20/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.688    clk_div_20/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.659 r  clk_div_20/inst/clkout1_buf/O
                         net (fo=340, routed)         0.929    -0.730    clk20
    SLICE_X4Y26          FDCE                                         r  wdata_reg[6]/C

Slack:                    inf
  Source:                 d_w_i[7]
                            (input port)
  Destination:            wdata_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.622ns  (logic 0.267ns (43.006%)  route 0.354ns (56.994%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.727ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y21                                               0.000     0.000 r  d_w_i[7] (IN)
                         net (fo=0)                   0.000     0.000    d_w_i[7]
    Y21                  IBUF (Prop_ibuf_I_O)         0.267     0.267 r  d_w_i_IBUF[7]_inst/O
                         net (fo=1, routed)           0.354     0.622    d_w_i_IBUF[7]
    SLICE_X5Y21          FDCE                                         r  wdata_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_div_20/inst/clk_in1
    M21                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  clk_div_20/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    clk_div_20/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.227 r  clk_div_20/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.688    clk_div_20/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.659 r  clk_div_20/inst/clkout1_buf/O
                         net (fo=340, routed)         0.932    -0.727    clk20
    SLICE_X5Y21          FDCE                                         r  wdata_reg[7]/C

Slack:                    inf
  Source:                 d_w_i[3]
                            (input port)
  Destination:            wdata_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.624ns  (logic 0.288ns (46.169%)  route 0.336ns (53.831%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.723ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.723ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA23                                              0.000     0.000 r  d_w_i[3] (IN)
                         net (fo=0)                   0.000     0.000    d_w_i[3]
    AA23                 IBUF (Prop_ibuf_I_O)         0.288     0.288 r  d_w_i_IBUF[3]_inst/O
                         net (fo=1, routed)           0.336     0.624    d_w_i_IBUF[3]
    SLICE_X6Y32          FDCE                                         r  wdata_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_div_20/inst/clk_in1
    M21                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  clk_div_20/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    clk_div_20/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.227 r  clk_div_20/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.688    clk_div_20/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.659 r  clk_div_20/inst/clkout1_buf/O
                         net (fo=340, routed)         0.936    -0.723    clk20
    SLICE_X6Y32          FDCE                                         r  wdata_reg[3]/C

Slack:                    inf
  Source:                 d_w_i[1]
                            (input port)
  Destination:            wdata_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.644ns  (logic 0.284ns (44.078%)  route 0.360ns (55.922%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.724ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.724ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AC24                                              0.000     0.000 r  d_w_i[1] (IN)
                         net (fo=0)                   0.000     0.000    d_w_i[1]
    AC24                 IBUF (Prop_ibuf_I_O)         0.284     0.284 r  d_w_i_IBUF[1]_inst/O
                         net (fo=1, routed)           0.360     0.644    d_w_i_IBUF[1]
    SLICE_X4Y31          FDCE                                         r  wdata_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_div_20/inst/clk_in1
    M21                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  clk_div_20/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    clk_div_20/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.227 r  clk_div_20/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.688    clk_div_20/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.659 r  clk_div_20/inst/clkout1_buf/O
                         net (fo=340, routed)         0.935    -0.724    clk20
    SLICE_X4Y31          FDCE                                         r  wdata_reg[1]/C

Slack:                    inf
  Source:                 d_w_i[2]
                            (input port)
  Destination:            wdata_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.675ns  (logic 0.283ns (41.852%)  route 0.393ns (58.148%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.721ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.721ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB25                                              0.000     0.000 r  d_w_i[2] (IN)
                         net (fo=0)                   0.000     0.000    d_w_i[2]
    AB25                 IBUF (Prop_ibuf_I_O)         0.283     0.283 r  d_w_i_IBUF[2]_inst/O
                         net (fo=1, routed)           0.393     0.675    d_w_i_IBUF[2]
    SLICE_X6Y34          FDCE                                         r  wdata_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_div_20/inst/clk_in1
    M21                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  clk_div_20/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    clk_div_20/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.227 r  clk_div_20/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.688    clk_div_20/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.659 r  clk_div_20/inst/clkout1_buf/O
                         net (fo=340, routed)         0.938    -0.721    clk20
    SLICE_X6Y34          FDCE                                         r  wdata_reg[2]/C

Slack:                    inf
  Source:                 d_w_i[4]
                            (input port)
  Destination:            wdata_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.723ns  (logic 0.287ns (39.709%)  route 0.436ns (60.291%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.721ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.721ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA25                                              0.000     0.000 r  d_w_i[4] (IN)
                         net (fo=0)                   0.000     0.000    d_w_i[4]
    AA25                 IBUF (Prop_ibuf_I_O)         0.287     0.287 r  d_w_i_IBUF[4]_inst/O
                         net (fo=1, routed)           0.436     0.723    d_w_i_IBUF[4]
    SLICE_X4Y34          FDCE                                         r  wdata_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_div_20/inst/clk_in1
    M21                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  clk_div_20/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    clk_div_20/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.227 r  clk_div_20/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.688    clk_div_20/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.659 r  clk_div_20/inst/clkout1_buf/O
                         net (fo=340, routed)         0.938    -0.721    clk20
    SLICE_X4Y34          FDCE                                         r  wdata_reg[4]/C

Slack:                    inf
  Source:                 d_w_i[0]
                            (input port)
  Destination:            wdata_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.745ns  (logic 0.306ns (41.121%)  route 0.439ns (58.879%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.721ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.721ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AC26                                              0.000     0.000 r  d_w_i[0] (IN)
                         net (fo=0)                   0.000     0.000    d_w_i[0]
    AC26                 IBUF (Prop_ibuf_I_O)         0.306     0.306 r  d_w_i_IBUF[0]_inst/O
                         net (fo=1, routed)           0.439     0.745    d_w_i_IBUF[0]
    SLICE_X6Y34          FDCE                                         r  wdata_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_div_20/inst/clk_in1
    M21                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  clk_div_20/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    clk_div_20/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.227 r  clk_div_20/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.688    clk_div_20/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.659 r  clk_div_20/inst/clkout1_buf/O
                         net (fo=340, routed)         0.938    -0.721    clk20
    SLICE_X6Y34          FDCE                                         r  wdata_reg[0]/C

Slack:                    inf
  Source:                 a_i[3]
                            (input port)
  Destination:            addr8_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.756ns  (logic 0.243ns (32.117%)  route 0.513ns (67.883%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.761ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U21                                               0.000     0.000 r  a_i[3] (IN)
                         net (fo=0)                   0.000     0.000    a_i[3]
    U21                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  a_i_IBUF[3]_inst/O
                         net (fo=1, routed)           0.513     0.756    a_i_IBUF[3]
    SLICE_X10Y24         FDCE                                         r  addr8_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_div_20/inst/clk_in1
    M21                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  clk_div_20/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    clk_div_20/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.227 r  clk_div_20/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.688    clk_div_20/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.659 r  clk_div_20/inst/clkout1_buf/O
                         net (fo=340, routed)         0.898    -0.761    clk20
    SLICE_X10Y24         FDCE                                         r  addr8_reg[3]/C

Slack:                    inf
  Source:                 a_i[2]
                            (input port)
  Destination:            addr8_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.768ns  (logic 0.265ns (34.464%)  route 0.503ns (65.536%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.760ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.760ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U22                                               0.000     0.000 r  a_i[2] (IN)
                         net (fo=0)                   0.000     0.000    a_i[2]
    U22                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  a_i_IBUF[2]_inst/O
                         net (fo=1, routed)           0.503     0.768    a_i_IBUF[2]
    SLICE_X10Y26         FDCE                                         r  addr8_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_div_20/inst/clk_in1
    M21                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  clk_div_20/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    clk_div_20/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.227 r  clk_div_20/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.688    clk_div_20/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.659 r  clk_div_20/inst/clkout1_buf/O
                         net (fo=340, routed)         0.899    -0.760    clk20
    SLICE_X10Y26         FDCE                                         r  addr8_reg[2]/C

Slack:                    inf
  Source:                 a_i[0]
                            (input port)
  Destination:            addr8_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.795ns  (logic 0.292ns (36.693%)  route 0.503ns (63.307%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.755ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.755ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V23                                               0.000     0.000 r  a_i[0] (IN)
                         net (fo=0)                   0.000     0.000    a_i[0]
    V23                  IBUF (Prop_ibuf_I_O)         0.292     0.292 r  a_i_IBUF[0]_inst/O
                         net (fo=1, routed)           0.503     0.795    a_i_IBUF[0]
    SLICE_X10Y30         FDCE                                         r  addr8_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_div_20/inst/clk_in1
    M21                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  clk_div_20/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    clk_div_20/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.227 r  clk_div_20/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.688    clk_div_20/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.659 r  clk_div_20/inst/clkout1_buf/O
                         net (fo=340, routed)         0.904    -0.755    clk20
    SLICE_X10Y30         FDCE                                         r  addr8_reg[0]/C





