<!-- HTML header for doxygen 1.8.13-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.10"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>S32 SDK: platform/drivers/src/clock/S32K1xx/clock_S32K1xx.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
  $(window).load(resizeHeight);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { init_search(); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top" style="height:auto; width:100%"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
  <img id="projectlogo" style="height:auto; width:100%" alt="Logo" src="s32sdk_logo_small.jpg"/>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.10 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)"
               onblur="searchBox.OnSearchFieldFocus(false)"
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;"
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('clock___s32_k1xx_8h.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0"
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#typedef-members">Typedefs</a> &#124;
<a href="#enum-members">Enumerations</a> &#124;
<a href="#func-members">Functions</a> &#124;
<a href="#var-members">Variables</a>  </div>
  <div class="headertitle">
<div class="title">clock_S32K1xx.h File Reference</div>  </div>
</div><!--header-->
<div class="contents">
<div class="textblock"><code>#include &quot;<a class="el" href="device__registers_8h_source.html">device_registers.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="status_8h_source.html">status.h</a>&quot;</code><br />
<code>#include &lt;stdint.h&gt;</code><br />
<code>#include &lt;stdbool.h&gt;</code><br />
</div>
<p><a href="clock___s32_k1xx_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structsim__clock__out__config__t.html">sim_clock_out_config_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">SIM ClockOut configuration. Implements sim_clock_out_config_t_Class.  <a href="structsim__clock__out__config__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structsim__lpo__clock__config__t.html">sim_lpo_clock_config_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">SIM LPO Clocks configuration. Implements sim_lpo_clock_config_t_Class.  <a href="structsim__lpo__clock__config__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structsim__tclk__config__t.html">sim_tclk_config_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">SIM Platform Gate Clock configuration. Implements sim_tclk_config_t_Class.  <a href="structsim__tclk__config__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structsim__plat__gate__config__t.html">sim_plat_gate_config_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">SIM Platform Gate Clock configuration. Implements sim_plat_gate_config_t_Class.  <a href="structsim__plat__gate__config__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structsim__qspi__ref__clk__gating__t.html">sim_qspi_ref_clk_gating_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">SIM QSPI reference clock gating. Implements sim_qspi_ref_clk_gating_t_Class.  <a href="structsim__qspi__ref__clk__gating__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structsim__trace__clock__config__t.html">sim_trace_clock_config_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">SIM Debug Trace clock configuration. Implements sim_trace_clock_config_t_Class.  <a href="structsim__trace__clock__config__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structsim__clock__config__t.html">sim_clock_config_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">SIM configure structure. Implements sim_clock_config_t_Class.  <a href="structsim__clock__config__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structscg__system__clock__config__t.html">scg_system_clock_config_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">SCG system clock configuration. Implements scg_system_clock_config_t_Class.  <a href="structscg__system__clock__config__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structscg__sosc__config__t.html">scg_sosc_config_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">SCG system OSC configuration. Implements scg_sosc_config_t_Class.  <a href="structscg__sosc__config__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structscg__sirc__config__t.html">scg_sirc_config_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">SCG slow IRC clock configuration. Implements scg_sirc_config_t_Class.  <a href="structscg__sirc__config__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structscg__firc__config__t.html">scg_firc_config_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">SCG fast IRC clock configuration. Implements scg_firc_config_t_Class.  <a href="structscg__firc__config__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structscg__spll__config__t.html">scg_spll_config_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">SCG system PLL configuration. Implements scg_spll_config_t_Class.  <a href="structscg__spll__config__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structscg__rtc__config__t.html">scg_rtc_config_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">SCG RTC configuration. Implements scg_rtc_config_t_Class.  <a href="structscg__rtc__config__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structscg__clock__mode__config__t.html">scg_clock_mode_config_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">SCG Clock Mode Configuration structure. Implements scg_clock_mode_config_t_Class.  <a href="structscg__clock__mode__config__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structscg__clockout__config__t.html">scg_clockout_config_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">SCG ClockOut Configuration structure. Implements scg_clockout_config_t_Class.  <a href="structscg__clockout__config__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structscg__config__t.html">scg_config_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">SCG configure structure. Implements scg_config_t_Class.  <a href="structscg__config__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structperipheral__clock__config__t.html">peripheral_clock_config_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">PCC peripheral instance clock configuration. Implements peripheral_clock_config_t_Class.  <a href="structperipheral__clock__config__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structpcc__config__t.html">pcc_config_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">PCC configuration. Implements pcc_config_t_Class.  <a href="structpcc__config__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structpmc__lpo__clock__config__t.html">pmc_lpo_clock_config_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">PMC LPO configuration.  <a href="structpmc__lpo__clock__config__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structpmc__config__t.html">pmc_config_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">PMC configure structure.  <a href="structpmc__config__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structclock__manager__user__config__t.html">clock_manager_user_config_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clock configuration structure. Implements clock_manager_user_config_t_Class.  <a href="structclock__manager__user__config__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structmodule__clk__config__t.html">module_clk_config_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">module clock configuration. Implements module_clk_config_t_Class  <a href="structmodule__clk__config__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structsys__clk__config__t.html">sys_clk_config_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">System clock configuration. Implements sys_clk_config_t_Class.  <a href="structsys__clk__config__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structclock__source__config__t.html">clock_source_config_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clock source configuration. Implements clock_source_config_t_Class.  <a href="structclock__source__config__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:gabaafdea3cf68397fd40caa0f359190d3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__clock__manager__s32k1xx.html#gabaafdea3cf68397fd40caa0f359190d3">NUMBER_OF_TCLK_INPUTS</a>&#160;&#160;&#160;3U</td></tr>
<tr class="separator:gabaafdea3cf68397fd40caa0f359190d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga59f24f5af2480745aad0ec2ffb89e6fc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__clock__manager__s32k1xx.html#ga59f24f5af2480745aad0ec2ffb89e6fc">MAX_NO_SYS_CLOCK_DIVS</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:ga59f24f5af2480745aad0ec2ffb89e6fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6b1783f94f504136d9cad384ca1559c0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="clock___s32_k1xx_8h.html#a6b1783f94f504136d9cad384ca1559c0">CLK_SRC_OFF</a>&#160;&#160;&#160;0x00U             /* Clock is off */</td></tr>
<tr class="separator:a6b1783f94f504136d9cad384ca1559c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1795144cd56f5ee279ea2659ebc393ae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="clock___s32_k1xx_8h.html#a1795144cd56f5ee279ea2659ebc393ae">CLK_SRC_SOSC</a>&#160;&#160;&#160;0x01U             /* OSCCLK - System Oscillator Bus Clock */</td></tr>
<tr class="separator:a1795144cd56f5ee279ea2659ebc393ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a11751febdea8486d8e4d89db5a4399fd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="clock___s32_k1xx_8h.html#a11751febdea8486d8e4d89db5a4399fd">CLK_SRC_SIRC</a>&#160;&#160;&#160;0x02U             /* SCGIRCLK - Slow IRC Clock */</td></tr>
<tr class="separator:a11751febdea8486d8e4d89db5a4399fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9dd017260fd5004ad7be4214f1a2206d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="clock___s32_k1xx_8h.html#a9dd017260fd5004ad7be4214f1a2206d">CLK_SRC_FIRC</a>&#160;&#160;&#160;0x03U             /* SCGFIRCLK - Fast IRC Clock */</td></tr>
<tr class="separator:a9dd017260fd5004ad7be4214f1a2206d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa2a6b26cfc3f94a2da87cfccd71fdc7f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="clock___s32_k1xx_8h.html#aa2a6b26cfc3f94a2da87cfccd71fdc7f">CLK_SRC_SPLL</a>&#160;&#160;&#160;0x06U             /* SCGPCLK System PLL clock */</td></tr>
<tr class="separator:aa2a6b26cfc3f94a2da87cfccd71fdc7f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4620897a578e014c7acd666f2008e4e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="clock___s32_k1xx_8h.html#a4620897a578e014c7acd666f2008e4e4">CLK_SRC_SOSC_DIV1</a>&#160;&#160;&#160;0x01U             /* OSCCLK - System Oscillator Bus Clock */</td></tr>
<tr class="separator:a4620897a578e014c7acd666f2008e4e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a70d08e79d634541684618a43974047a5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="clock___s32_k1xx_8h.html#a70d08e79d634541684618a43974047a5">CLK_SRC_SIRC_DIV1</a>&#160;&#160;&#160;0x02U             /* SCGIRCLK - Slow IRC Clock */</td></tr>
<tr class="separator:a70d08e79d634541684618a43974047a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaec7a64c70cabda2f1465e66063ecb0c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="clock___s32_k1xx_8h.html#aaec7a64c70cabda2f1465e66063ecb0c">CLK_SRC_FIRC_DIV1</a>&#160;&#160;&#160;0x03U             /* SCGFIRCLK - Fast IRC Clock */</td></tr>
<tr class="separator:aaec7a64c70cabda2f1465e66063ecb0c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5deee0416661e1388ca2b8eeca86e284"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="clock___s32_k1xx_8h.html#a5deee0416661e1388ca2b8eeca86e284">CLK_SRC_SPLL_DIV1</a>&#160;&#160;&#160;0x06U             /* SCGPCLK System PLL clock */</td></tr>
<tr class="separator:a5deee0416661e1388ca2b8eeca86e284"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aafcdd98cef2a53ed37ca1d160cb9466f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="clock___s32_k1xx_8h.html#aafcdd98cef2a53ed37ca1d160cb9466f">CLK_SRC_SOSC_DIV2</a>&#160;&#160;&#160;0x01U             /* OSCCLK - System Oscillator Bus Clock */</td></tr>
<tr class="separator:aafcdd98cef2a53ed37ca1d160cb9466f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8b0c1542fa61ad588b542a7490948df3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="clock___s32_k1xx_8h.html#a8b0c1542fa61ad588b542a7490948df3">CLK_SRC_SIRC_DIV2</a>&#160;&#160;&#160;0x02U             /* SCGIRCLK - Slow IRC Clock */</td></tr>
<tr class="separator:a8b0c1542fa61ad588b542a7490948df3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9db4de85012c279316638fd453c2dfcf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="clock___s32_k1xx_8h.html#a9db4de85012c279316638fd453c2dfcf">CLK_SRC_FIRC_DIV2</a>&#160;&#160;&#160;0x03U             /* SCGFIRCLK - Fast IRC Clock */</td></tr>
<tr class="separator:a9db4de85012c279316638fd453c2dfcf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:add1794a5009ef9eb42c31a07db3d90e0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="clock___s32_k1xx_8h.html#add1794a5009ef9eb42c31a07db3d90e0">CLK_SRC_SPLL_DIV2</a>&#160;&#160;&#160;0x06U             /* SCGPCLK System PLL clock */</td></tr>
<tr class="separator:add1794a5009ef9eb42c31a07db3d90e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="typedef-members"></a>
Typedefs</h2></td></tr>
<tr class="memitem:a47cba394150e3e2142a7e43cce167f63"><td class="memItemLeft" align="right" valign="top">typedef uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="clock___s32_k1xx_8h.html#a47cba394150e3e2142a7e43cce167f63">peripheral_clock_source_t</a></td></tr>
<tr class="memdesc:a47cba394150e3e2142a7e43cce167f63"><td class="mdescLeft">&#160;</td><td class="mdescRight">PCC clock source select Implements peripheral_clock_source_t_Class.  <a href="#a47cba394150e3e2142a7e43cce167f63">More...</a><br /></td></tr>
<tr class="separator:a47cba394150e3e2142a7e43cce167f63"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="enum-members"></a>
Enumerations</h2></td></tr>
<tr class="memitem:ga84e3a7e9851031c6cf640ba4836bb29c"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__clock__manager__s32k1xx.html#ga84e3a7e9851031c6cf640ba4836bb29c">sim_rtc_clk_sel_src_t</a> { <a class="el" href="group__clock__manager__s32k1xx.html#gga84e3a7e9851031c6cf640ba4836bb29ca34052c0b1ab2339d68931eceeb15348d">SIM_RTCCLK_SEL_SOSCDIV1_CLK</a> = 0x0U,
<a class="el" href="group__clock__manager__s32k1xx.html#gga84e3a7e9851031c6cf640ba4836bb29caa24891309e6550467c1423ee5cac25cf">SIM_RTCCLK_SEL_LPO_32K</a> = 0x1U,
<a class="el" href="group__clock__manager__s32k1xx.html#gga84e3a7e9851031c6cf640ba4836bb29ca5534f2401d9bd76c3c23354006f5fe8c">SIM_RTCCLK_SEL_RTC_CLKIN</a> = 0x2U,
<a class="el" href="group__clock__manager__s32k1xx.html#gga84e3a7e9851031c6cf640ba4836bb29ca8d08d0cf62194aa583aa8face0399834">SIM_RTCCLK_SEL_FIRCDIV1_CLK</a> = 0x3U
 }<tr class="memdesc:ga84e3a7e9851031c6cf640ba4836bb29c"><td class="mdescLeft">&#160;</td><td class="mdescRight">SIM CLK32KSEL clock source select Implements sim_rtc_clk_sel_src_t_Class.  <a href="group__clock__manager__s32k1xx.html#ga84e3a7e9851031c6cf640ba4836bb29c">More...</a><br /></td></tr>
<tr class="separator:ga84e3a7e9851031c6cf640ba4836bb29c"><td class="memSeparator" colspan="2">&#160;</td></tr>
</td></tr>
<tr class="memitem:ga6340d759d229acb0faf474b4b81794ad"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__clock__manager__s32k1xx.html#ga6340d759d229acb0faf474b4b81794ad">sim_lpoclk_sel_src_t</a> { <a class="el" href="group__clock__manager__s32k1xx.html#gga6340d759d229acb0faf474b4b81794adaec63dfca0c1ede572785e1e0b275df74">SIM_LPO_CLK_SEL_LPO_128K</a> = 0x0,
<a class="el" href="group__clock__manager__s32k1xx.html#gga6340d759d229acb0faf474b4b81794ada882d43c63731c311b33d95f94a1a3a58">SIM_LPO_CLK_SEL_NO_CLOCK</a> = 0x1,
<a class="el" href="group__clock__manager__s32k1xx.html#gga6340d759d229acb0faf474b4b81794ada7c98890ac594344cc75dab78ad15e896">SIM_LPO_CLK_SEL_LPO_32K</a> = 0x2,
<a class="el" href="group__clock__manager__s32k1xx.html#gga6340d759d229acb0faf474b4b81794ada6ae937d6dadc92acef3450ce34929625">SIM_LPO_CLK_SEL_LPO_1K</a> = 0x3
 }<tr class="memdesc:ga6340d759d229acb0faf474b4b81794ad"><td class="mdescLeft">&#160;</td><td class="mdescRight">SIM LPOCLKSEL clock source select Implements sim_lpoclk_sel_src_t_Class.  <a href="group__clock__manager__s32k1xx.html#ga6340d759d229acb0faf474b4b81794ad">More...</a><br /></td></tr>
<tr class="separator:ga6340d759d229acb0faf474b4b81794ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
</td></tr>
<tr class="memitem:gae778f9780a2325209728ac050ede328c"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__clock__manager__s32k1xx.html#gae778f9780a2325209728ac050ede328c">sim_clkout_src_t</a> { <br />
&#160;&#160;<a class="el" href="group__clock__manager__s32k1xx.html#ggae778f9780a2325209728ac050ede328cae1f5d9c9b24e7711c7aad28227825fc3">SIM_CLKOUT_SEL_SYSTEM_SCG_CLKOUT</a> = 0U,
<a class="el" href="group__clock__manager__s32k1xx.html#ggae778f9780a2325209728ac050ede328ca072ff3796c7a64fce251466de601c397">SIM_CLKOUT_SEL_SYSTEM_SOSC_DIV2_CLK</a> = 2U,
<a class="el" href="group__clock__manager__s32k1xx.html#ggae778f9780a2325209728ac050ede328cae84bf5e73e08e2705f04ffb703b34a20">SIM_CLKOUT_SEL_SYSTEM_SIRC_DIV2_CLK</a> = 4U,
<a class="el" href="group__clock__manager__s32k1xx.html#ggae778f9780a2325209728ac050ede328ca890c460685224d21f257a600aa8d9f18">SIM_CLKOUT_SEL_SYSTEM_FIRC_DIV2_CLK</a> = 6U,
<br />
&#160;&#160;<a class="el" href="group__clock__manager__s32k1xx.html#ggae778f9780a2325209728ac050ede328cae50528683f453b370a0699cfad5797a7">SIM_CLKOUT_SEL_SYSTEM_HCLK</a> = 7U,
<a class="el" href="group__clock__manager__s32k1xx.html#ggae778f9780a2325209728ac050ede328ca6c0b7af8cf08a92ad216dad47500231d">SIM_CLKOUT_SEL_SYSTEM_SPLL_DIV2_CLK</a> = 8U,
<a class="el" href="group__clock__manager__s32k1xx.html#ggae778f9780a2325209728ac050ede328ca23abd9824d282ce8d7c428db1859bb72">SIM_CLKOUT_SEL_SYSTEM_BUS_CLK</a> = 9U,
<a class="el" href="group__clock__manager__s32k1xx.html#ggae778f9780a2325209728ac050ede328ca3fe269cb3b6eeedcfb556b7b5bd6aaf3">SIM_CLKOUT_SEL_SYSTEM_LPO_128K_CLK</a> = 10U,
<br />
&#160;&#160;<a class="el" href="group__clock__manager__s32k1xx.html#ggae778f9780a2325209728ac050ede328cacbb470184ad740859309bd68bebe756d">SIM_CLKOUT_SEL_SYSTEM_LPO_CLK</a> = 12U,
<a class="el" href="group__clock__manager__s32k1xx.html#ggae778f9780a2325209728ac050ede328cace716f1ed920f9efb65e6933b7b2f88c">SIM_CLKOUT_SEL_SYSTEM_RTC_CLK</a> = 14U
<br />
 }<tr class="memdesc:gae778f9780a2325209728ac050ede328c"><td class="mdescLeft">&#160;</td><td class="mdescRight">SIM CLKOUT select.  <a href="group__clock__manager__s32k1xx.html#gae778f9780a2325209728ac050ede328c">More...</a><br /></td></tr>
<tr class="separator:gae778f9780a2325209728ac050ede328c"><td class="memSeparator" colspan="2">&#160;</td></tr>
</td></tr>
<tr class="memitem:gae731005c6b8fb479b87464156aff0923"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__clock__manager__s32k1xx.html#gae731005c6b8fb479b87464156aff0923">sim_clkout_div_t</a> { <br />
&#160;&#160;<a class="el" href="group__clock__manager__s32k1xx.html#ggae731005c6b8fb479b87464156aff0923a01534d8f597694ad004b982101f6e813">SIM_CLKOUT_DIV_BY_1</a> = 0x0U,
<a class="el" href="group__clock__manager__s32k1xx.html#ggae731005c6b8fb479b87464156aff0923ac97cc016f7aea9564d6993d76648bbaa">SIM_CLKOUT_DIV_BY_2</a> = 0x1U,
<a class="el" href="group__clock__manager__s32k1xx.html#ggae731005c6b8fb479b87464156aff0923ad1b0a10bb4f7e07fafc7b8f3877098b2">SIM_CLKOUT_DIV_BY_3</a> = 0x2U,
<a class="el" href="group__clock__manager__s32k1xx.html#ggae731005c6b8fb479b87464156aff0923ac6e87fb255135a527f91720d8e5a4380">SIM_CLKOUT_DIV_BY_4</a> = 0x3U,
<br />
&#160;&#160;<a class="el" href="group__clock__manager__s32k1xx.html#ggae731005c6b8fb479b87464156aff0923ae290b85702de40bc46fe16a5ae7ba68d">SIM_CLKOUT_DIV_BY_5</a> = 0x4U,
<a class="el" href="group__clock__manager__s32k1xx.html#ggae731005c6b8fb479b87464156aff0923a9906f618a32b2b495fb2b1525703e309">SIM_CLKOUT_DIV_BY_6</a> = 0x5U,
<a class="el" href="group__clock__manager__s32k1xx.html#ggae731005c6b8fb479b87464156aff0923aa99f61908701cdc56e57d35fc57caaaa">SIM_CLKOUT_DIV_BY_7</a> = 0x6U,
<a class="el" href="group__clock__manager__s32k1xx.html#ggae731005c6b8fb479b87464156aff0923a76dd8b78ea4eef446ef7566124d2105d">SIM_CLKOUT_DIV_BY_8</a> = 0x7U
<br />
 }<tr class="memdesc:gae731005c6b8fb479b87464156aff0923"><td class="mdescLeft">&#160;</td><td class="mdescRight">SIM CLKOUT divider.  <a href="group__clock__manager__s32k1xx.html#gae731005c6b8fb479b87464156aff0923">More...</a><br /></td></tr>
<tr class="separator:gae731005c6b8fb479b87464156aff0923"><td class="memSeparator" colspan="2">&#160;</td></tr>
</td></tr>
<tr class="memitem:ga77d4098479e97a65039bd8749326a178"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__clock__manager__s32k1xx.html#ga77d4098479e97a65039bd8749326a178">clock_trace_src_t</a> { <a class="el" href="group__clock__manager__s32k1xx.html#gga77d4098479e97a65039bd8749326a178a95e0d19c9656a5b92f62510253a9e89b">CLOCK_TRACE_SRC_CORE_CLK</a> = 0x0
 }<tr class="memdesc:ga77d4098479e97a65039bd8749326a178"><td class="mdescLeft">&#160;</td><td class="mdescRight">Debug trace clock source select Implements clock_trace_src_t_Class.  <a href="group__clock__manager__s32k1xx.html#ga77d4098479e97a65039bd8749326a178">More...</a><br /></td></tr>
<tr class="separator:ga77d4098479e97a65039bd8749326a178"><td class="memSeparator" colspan="2">&#160;</td></tr>
</td></tr>
<tr class="memitem:ga620e82226e40e856ec384a0d0bb96faf"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__clock__manager__s32k1xx.html#ga620e82226e40e856ec384a0d0bb96faf">scg_system_clock_src_t</a> { <a class="el" href="group__clock__manager__s32k1xx.html#gga620e82226e40e856ec384a0d0bb96fafacef42113a0cea996689c8c4062136299">SCG_SYSTEM_CLOCK_SRC_SYS_OSC</a> = 1U,
<a class="el" href="group__clock__manager__s32k1xx.html#gga620e82226e40e856ec384a0d0bb96fafaafca709d1bda5bd4aa0ba5861a574725">SCG_SYSTEM_CLOCK_SRC_SIRC</a> = 2U,
<a class="el" href="group__clock__manager__s32k1xx.html#gga620e82226e40e856ec384a0d0bb96fafa2ba6487b184c93e10b091daa830f6eab">SCG_SYSTEM_CLOCK_SRC_FIRC</a> = 3U,
<a class="el" href="group__clock__manager__s32k1xx.html#gga620e82226e40e856ec384a0d0bb96fafa8b949a043402dcfb30a88a7e0f7429ef">SCG_SYSTEM_CLOCK_SRC_NONE</a> = 255U
 }<tr class="memdesc:ga620e82226e40e856ec384a0d0bb96faf"><td class="mdescLeft">&#160;</td><td class="mdescRight">SCG system clock source. Implements scg_system_clock_src_t_Class.  <a href="group__clock__manager__s32k1xx.html#ga620e82226e40e856ec384a0d0bb96faf">More...</a><br /></td></tr>
<tr class="separator:ga620e82226e40e856ec384a0d0bb96faf"><td class="memSeparator" colspan="2">&#160;</td></tr>
</td></tr>
<tr class="memitem:gae4b70fca960d67847f025c730afb7135"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__clock__manager__s32k1xx.html#gae4b70fca960d67847f025c730afb7135">scg_system_clock_div_t</a> { <br />
&#160;&#160;<a class="el" href="group__clock__manager__s32k1xx.html#ggae4b70fca960d67847f025c730afb7135acf69f8db859d461526068a01cb9c1d61">SCG_SYSTEM_CLOCK_DIV_BY_1</a> = 0U,
<a class="el" href="group__clock__manager__s32k1xx.html#ggae4b70fca960d67847f025c730afb7135a5bca47e84a607826ab95e26ac35386cf">SCG_SYSTEM_CLOCK_DIV_BY_2</a> = 1U,
<a class="el" href="group__clock__manager__s32k1xx.html#ggae4b70fca960d67847f025c730afb7135a39c6a63dc1b3bd6e7adbf98af1cffe1f">SCG_SYSTEM_CLOCK_DIV_BY_3</a> = 2U,
<a class="el" href="group__clock__manager__s32k1xx.html#ggae4b70fca960d67847f025c730afb7135ade5e73cc3fed5735ee159f91faa8ff11">SCG_SYSTEM_CLOCK_DIV_BY_4</a> = 3U,
<br />
&#160;&#160;<a class="el" href="group__clock__manager__s32k1xx.html#ggae4b70fca960d67847f025c730afb7135a123b5eb2ca500402b2f2e087bbfbcdf3">SCG_SYSTEM_CLOCK_DIV_BY_5</a> = 4U,
<a class="el" href="group__clock__manager__s32k1xx.html#ggae4b70fca960d67847f025c730afb7135a2f56abdb043fc6d2795ad58549aea77d">SCG_SYSTEM_CLOCK_DIV_BY_6</a> = 5U,
<a class="el" href="group__clock__manager__s32k1xx.html#ggae4b70fca960d67847f025c730afb7135a965c33a1a1a17adb9aad06513023ec74">SCG_SYSTEM_CLOCK_DIV_BY_7</a> = 6U,
<a class="el" href="group__clock__manager__s32k1xx.html#ggae4b70fca960d67847f025c730afb7135a9b781e26d8b2998076ed686c618fdd12">SCG_SYSTEM_CLOCK_DIV_BY_8</a> = 7U,
<br />
&#160;&#160;<a class="el" href="group__clock__manager__s32k1xx.html#ggae4b70fca960d67847f025c730afb7135a7ac36c2ec7812f2b73ef0ddede91189e">SCG_SYSTEM_CLOCK_DIV_BY_9</a> = 8U,
<a class="el" href="group__clock__manager__s32k1xx.html#ggae4b70fca960d67847f025c730afb7135aadf8831a26798081a1d22eaf30c8e718">SCG_SYSTEM_CLOCK_DIV_BY_10</a> = 9U,
<a class="el" href="group__clock__manager__s32k1xx.html#ggae4b70fca960d67847f025c730afb7135ae42b643e00fb249aa5b4fe41df48b929">SCG_SYSTEM_CLOCK_DIV_BY_11</a> = 10U,
<a class="el" href="group__clock__manager__s32k1xx.html#ggae4b70fca960d67847f025c730afb7135a94ad9f4b8b80ed74af46240029928a5d">SCG_SYSTEM_CLOCK_DIV_BY_12</a> = 11U,
<br />
&#160;&#160;<a class="el" href="group__clock__manager__s32k1xx.html#ggae4b70fca960d67847f025c730afb7135a1bcb3cb7ba55666165a5b17929677c9b">SCG_SYSTEM_CLOCK_DIV_BY_13</a> = 12U,
<a class="el" href="group__clock__manager__s32k1xx.html#ggae4b70fca960d67847f025c730afb7135ab231af768d98b725d3eaa8a06c44a159">SCG_SYSTEM_CLOCK_DIV_BY_14</a> = 13U,
<a class="el" href="group__clock__manager__s32k1xx.html#ggae4b70fca960d67847f025c730afb7135a37e8c1b3856e13438a5cd5594e7b14e6">SCG_SYSTEM_CLOCK_DIV_BY_15</a> = 14U,
<a class="el" href="group__clock__manager__s32k1xx.html#ggae4b70fca960d67847f025c730afb7135a0cf7e5129fb7b41d3d244766855560a2">SCG_SYSTEM_CLOCK_DIV_BY_16</a> = 15U
<br />
 }<tr class="memdesc:gae4b70fca960d67847f025c730afb7135"><td class="mdescLeft">&#160;</td><td class="mdescRight">SCG system clock divider value. Implements scg_system_clock_div_t_Class.  <a href="group__clock__manager__s32k1xx.html#gae4b70fca960d67847f025c730afb7135">More...</a><br /></td></tr>
<tr class="separator:gae4b70fca960d67847f025c730afb7135"><td class="memSeparator" colspan="2">&#160;</td></tr>
</td></tr>
<tr class="memitem:aa27f59fbc80f42637df2f33c0545d66c"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="clock___s32_k1xx_8h.html#aa27f59fbc80f42637df2f33c0545d66c">scg_async_clock_div_t</a> { <br />
&#160;&#160;<a class="el" href="clock___s32_k1xx_8h.html#aa27f59fbc80f42637df2f33c0545d66caac06d9ca5947b31d52cd0603beb5f535">SCG_ASYNC_CLOCK_DISABLE</a> = 0U,
<a class="el" href="clock___s32_k1xx_8h.html#aa27f59fbc80f42637df2f33c0545d66ca800256d57b2684fc335c23297ed5b0fa">SCG_ASYNC_CLOCK_DIV_BY_1</a> = 1U,
<a class="el" href="clock___s32_k1xx_8h.html#aa27f59fbc80f42637df2f33c0545d66ca70fc73b06cd41eed2da3ac9e36eb6f44">SCG_ASYNC_CLOCK_DIV_BY_2</a> = 2U,
<a class="el" href="clock___s32_k1xx_8h.html#aa27f59fbc80f42637df2f33c0545d66ca0da7abf61bd54e9dd743a0823384d232">SCG_ASYNC_CLOCK_DIV_BY_4</a> = 3U,
<br />
&#160;&#160;<a class="el" href="clock___s32_k1xx_8h.html#aa27f59fbc80f42637df2f33c0545d66ca51c8b38f302d85c368d3d5f9908ec8df">SCG_ASYNC_CLOCK_DIV_BY_8</a> = 4U,
<a class="el" href="clock___s32_k1xx_8h.html#aa27f59fbc80f42637df2f33c0545d66cabf0ded81c63802695bcbb3939ce7b956">SCG_ASYNC_CLOCK_DIV_BY_16</a> = 5U,
<a class="el" href="clock___s32_k1xx_8h.html#aa27f59fbc80f42637df2f33c0545d66ca5754b9d1e60499341a466dd34d1e5d95">SCG_ASYNC_CLOCK_DIV_BY_32</a> = 6U,
<a class="el" href="clock___s32_k1xx_8h.html#aa27f59fbc80f42637df2f33c0545d66ca7d904fdb2b79f5561dc1182444ba358c">SCG_ASYNC_CLOCK_DIV_BY_64</a> = 7U
<br />
 }<tr class="memdesc:aa27f59fbc80f42637df2f33c0545d66c"><td class="mdescLeft">&#160;</td><td class="mdescRight">SCG asynchronous clock divider value.  <a href="clock___s32_k1xx_8h.html#aa27f59fbc80f42637df2f33c0545d66c">More...</a><br /></td></tr>
<tr class="separator:aa27f59fbc80f42637df2f33c0545d66c"><td class="memSeparator" colspan="2">&#160;</td></tr>
</td></tr>
<tr class="memitem:aa14b5ae65912a8b0db324ef9cb9dcd22"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="clock___s32_k1xx_8h.html#aa14b5ae65912a8b0db324ef9cb9dcd22">scg_sosc_monitor_mode_t</a> { <a class="el" href="clock___s32_k1xx_8h.html#aa14b5ae65912a8b0db324ef9cb9dcd22a61a68ebf9c04e7eaf40603bd3dfda456">SCG_SOSC_MONITOR_DISABLE</a> = 0U,
<a class="el" href="clock___s32_k1xx_8h.html#aa14b5ae65912a8b0db324ef9cb9dcd22a0a4de33d37bb38330220573333210c5e">SCG_SOSC_MONITOR_INT</a> = 1U,
<a class="el" href="clock___s32_k1xx_8h.html#aa14b5ae65912a8b0db324ef9cb9dcd22aa746fadf789e6f2e5ce673a2d6ddef55">SCG_SOSC_MONITOR_RESET</a> = 2U
 }<tr class="memdesc:aa14b5ae65912a8b0db324ef9cb9dcd22"><td class="mdescLeft">&#160;</td><td class="mdescRight">SCG system OSC monitor mode. Implements scg_sosc_monitor_mode_t_Class.  <a href="clock___s32_k1xx_8h.html#aa14b5ae65912a8b0db324ef9cb9dcd22">More...</a><br /></td></tr>
<tr class="separator:aa14b5ae65912a8b0db324ef9cb9dcd22"><td class="memSeparator" colspan="2">&#160;</td></tr>
</td></tr>
<tr class="memitem:a06e8d52693a0e72f57f9f27710fcfb3d"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="clock___s32_k1xx_8h.html#a06e8d52693a0e72f57f9f27710fcfb3d">scg_sosc_range_t</a> { <a class="el" href="clock___s32_k1xx_8h.html#a06e8d52693a0e72f57f9f27710fcfb3da7b38b3611973aa1bdd5a85f37b8e0e57">SCG_SOSC_RANGE_MID</a> = 2U,
<a class="el" href="clock___s32_k1xx_8h.html#a06e8d52693a0e72f57f9f27710fcfb3daf8e91c33b2954111b4a85fdc052ec5a2">SCG_SOSC_RANGE_HIGH</a> = 3U
 }<tr class="memdesc:a06e8d52693a0e72f57f9f27710fcfb3d"><td class="mdescLeft">&#160;</td><td class="mdescRight">SCG OSC frequency range select Implements scg_sosc_range_t_Class.  <a href="clock___s32_k1xx_8h.html#a06e8d52693a0e72f57f9f27710fcfb3d">More...</a><br /></td></tr>
<tr class="separator:a06e8d52693a0e72f57f9f27710fcfb3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
</td></tr>
<tr class="memitem:ac5e7a825d6b61b5c4cf34666339772a1"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="clock___s32_k1xx_8h.html#ac5e7a825d6b61b5c4cf34666339772a1">scg_sosc_gain_t</a> { <a class="el" href="clock___s32_k1xx_8h.html#ac5e7a825d6b61b5c4cf34666339772a1a492f23632ebb145cf3fc1f61ec399ec0">SCG_SOSC_GAIN_LOW</a> = 0x0,
<a class="el" href="clock___s32_k1xx_8h.html#ac5e7a825d6b61b5c4cf34666339772a1a8dbc7c504cb5fc5d7623986b3215f15c">SCG_SOSC_GAIN_HIGH</a> = 0x1
 }<tr class="memdesc:ac5e7a825d6b61b5c4cf34666339772a1"><td class="mdescLeft">&#160;</td><td class="mdescRight">SCG OSC high gain oscillator select. Implements scg_sosc_gain_t_Class.  <a href="clock___s32_k1xx_8h.html#ac5e7a825d6b61b5c4cf34666339772a1">More...</a><br /></td></tr>
<tr class="separator:ac5e7a825d6b61b5c4cf34666339772a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
</td></tr>
<tr class="memitem:a65aeaa7edc55085e3d5aa18cd47f52c5"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="clock___s32_k1xx_8h.html#a65aeaa7edc55085e3d5aa18cd47f52c5">scg_sosc_ext_ref_t</a> { <a class="el" href="clock___s32_k1xx_8h.html#a65aeaa7edc55085e3d5aa18cd47f52c5a9501c075c0c8ae259db7a81e2da09656">SCG_SOSC_REF_EXT</a> = 0x0,
<a class="el" href="clock___s32_k1xx_8h.html#a65aeaa7edc55085e3d5aa18cd47f52c5a7a308b833f82844baa7efd3f55a112de">SCG_SOSC_REF_OSC</a> = 0x1
 }<tr class="memdesc:a65aeaa7edc55085e3d5aa18cd47f52c5"><td class="mdescLeft">&#160;</td><td class="mdescRight">SCG OSC external reference clock select. Implements scg_sosc_ext_ref_t_Class.  <a href="clock___s32_k1xx_8h.html#a65aeaa7edc55085e3d5aa18cd47f52c5">More...</a><br /></td></tr>
<tr class="separator:a65aeaa7edc55085e3d5aa18cd47f52c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
</td></tr>
<tr class="memitem:afe7386295a3df9803dfb6a27d5d02d05"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="clock___s32_k1xx_8h.html#afe7386295a3df9803dfb6a27d5d02d05">scg_sirc_range_t</a> { <a class="el" href="clock___s32_k1xx_8h.html#afe7386295a3df9803dfb6a27d5d02d05a6343c7cc86edc1023fb85c23cd50b0c0">SCG_SIRC_RANGE_HIGH</a> = 1U
 }<tr class="memdesc:afe7386295a3df9803dfb6a27d5d02d05"><td class="mdescLeft">&#160;</td><td class="mdescRight">SCG slow IRC clock frequency range. Implements scg_sirc_range_t_Class.  <a href="clock___s32_k1xx_8h.html#afe7386295a3df9803dfb6a27d5d02d05">More...</a><br /></td></tr>
<tr class="separator:afe7386295a3df9803dfb6a27d5d02d05"><td class="memSeparator" colspan="2">&#160;</td></tr>
</td></tr>
<tr class="memitem:a2b47fd57dafe0bfd239879e152c83015"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="clock___s32_k1xx_8h.html#a2b47fd57dafe0bfd239879e152c83015">scg_firc_range_t</a> { <a class="el" href="clock___s32_k1xx_8h.html#a2b47fd57dafe0bfd239879e152c83015a009c38625e02b2640559cc2f30f93c63">SCG_FIRC_RANGE_48M</a>
 }<tr class="memdesc:a2b47fd57dafe0bfd239879e152c83015"><td class="mdescLeft">&#160;</td><td class="mdescRight">SCG fast IRC clock frequency range. Implements scg_firc_range_t_Class.  <a href="clock___s32_k1xx_8h.html#a2b47fd57dafe0bfd239879e152c83015">More...</a><br /></td></tr>
<tr class="separator:a2b47fd57dafe0bfd239879e152c83015"><td class="memSeparator" colspan="2">&#160;</td></tr>
</td></tr>
<tr class="memitem:a5172651d090fc83d8c28dba5fff0ed09"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="clock___s32_k1xx_8h.html#a5172651d090fc83d8c28dba5fff0ed09">scg_spll_monitor_mode_t</a> { <a class="el" href="clock___s32_k1xx_8h.html#a5172651d090fc83d8c28dba5fff0ed09ac455983611afaa49b87f9c878a879e42">SCG_SPLL_MONITOR_DISABLE</a> = 0U,
<a class="el" href="clock___s32_k1xx_8h.html#a5172651d090fc83d8c28dba5fff0ed09a52e031594ab58dbdb45173a7d564ed6d">SCG_SPLL_MONITOR_INT</a> = 1U,
<a class="el" href="clock___s32_k1xx_8h.html#a5172651d090fc83d8c28dba5fff0ed09af4429d2e9d822c0898179376bce62059">SCG_SPLL_MONITOR_RESET</a> = 2U
 }<tr class="memdesc:a5172651d090fc83d8c28dba5fff0ed09"><td class="mdescLeft">&#160;</td><td class="mdescRight">SCG system PLL monitor mode. Implements scg_spll_monitor_mode_t_Class.  <a href="clock___s32_k1xx_8h.html#a5172651d090fc83d8c28dba5fff0ed09">More...</a><br /></td></tr>
<tr class="separator:a5172651d090fc83d8c28dba5fff0ed09"><td class="memSeparator" colspan="2">&#160;</td></tr>
</td></tr>
<tr class="memitem:a20bc7745961da8b7449f4e4771bb4a0e"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="clock___s32_k1xx_8h.html#a20bc7745961da8b7449f4e4771bb4a0e">scg_spll_clock_prediv_t</a> { <br />
&#160;&#160;<a class="el" href="clock___s32_k1xx_8h.html#a20bc7745961da8b7449f4e4771bb4a0eaafd0e92d91d68db2af5dac6efe9e3137">SCG_SPLL_CLOCK_PREDIV_BY_1</a> = 0U,
<a class="el" href="clock___s32_k1xx_8h.html#a20bc7745961da8b7449f4e4771bb4a0eac346254f267511925b7bf63e62b42950">SCG_SPLL_CLOCK_PREDIV_BY_2</a> = 1U,
<a class="el" href="clock___s32_k1xx_8h.html#a20bc7745961da8b7449f4e4771bb4a0ea04c8e89e7420fcefcc0571bd254d2545">SCG_SPLL_CLOCK_PREDIV_BY_3</a> = 2U,
<a class="el" href="clock___s32_k1xx_8h.html#a20bc7745961da8b7449f4e4771bb4a0eaa57201233dc8d3f61f922b8b39ee2ba7">SCG_SPLL_CLOCK_PREDIV_BY_4</a> = 3U,
<br />
&#160;&#160;<a class="el" href="clock___s32_k1xx_8h.html#a20bc7745961da8b7449f4e4771bb4a0ea82e088b4f7f0f916c244f71a48284d0d">SCG_SPLL_CLOCK_PREDIV_BY_5</a> = 4U,
<a class="el" href="clock___s32_k1xx_8h.html#a20bc7745961da8b7449f4e4771bb4a0ea2c04f19c838d624ba989c5247ff5ff36">SCG_SPLL_CLOCK_PREDIV_BY_6</a> = 5U,
<a class="el" href="clock___s32_k1xx_8h.html#a20bc7745961da8b7449f4e4771bb4a0ea8649225a75042e8545eb3f20f9ecc1dd">SCG_SPLL_CLOCK_PREDIV_BY_7</a> = 6U,
<a class="el" href="clock___s32_k1xx_8h.html#a20bc7745961da8b7449f4e4771bb4a0ea37d6c55c0e13cb4ea797860cf45bbc22">SCG_SPLL_CLOCK_PREDIV_BY_8</a> = 7U
<br />
 }<tr class="memdesc:a20bc7745961da8b7449f4e4771bb4a0e"><td class="mdescLeft">&#160;</td><td class="mdescRight">SCG system PLL predivider. Implements scg_spll_clock_prediv_t_Class.  <a href="clock___s32_k1xx_8h.html#a20bc7745961da8b7449f4e4771bb4a0e">More...</a><br /></td></tr>
<tr class="separator:a20bc7745961da8b7449f4e4771bb4a0e"><td class="memSeparator" colspan="2">&#160;</td></tr>
</td></tr>
<tr class="memitem:a998c42408305e69fa3ae727c05e162df"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="clock___s32_k1xx_8h.html#a998c42408305e69fa3ae727c05e162df">scg_spll_clock_multiply_t</a> { <br />
&#160;&#160;<a class="el" href="clock___s32_k1xx_8h.html#a998c42408305e69fa3ae727c05e162dfa1b8781c4848862589ab451a8982049b2">SCG_SPLL_CLOCK_MULTIPLY_BY_16</a> = 0U,
<a class="el" href="clock___s32_k1xx_8h.html#a998c42408305e69fa3ae727c05e162dfa7eafd69dd81f405f52eca9c485c1727e">SCG_SPLL_CLOCK_MULTIPLY_BY_17</a> = 1U,
<a class="el" href="clock___s32_k1xx_8h.html#a998c42408305e69fa3ae727c05e162dfa709745c631fec82ed465b0aec3624a25">SCG_SPLL_CLOCK_MULTIPLY_BY_18</a> = 2U,
<a class="el" href="clock___s32_k1xx_8h.html#a998c42408305e69fa3ae727c05e162dfa5507a0e84985c4ec2b4a26ff3a0774bc">SCG_SPLL_CLOCK_MULTIPLY_BY_19</a> = 3U,
<br />
&#160;&#160;<a class="el" href="clock___s32_k1xx_8h.html#a998c42408305e69fa3ae727c05e162dfa389885c0442b8653c41e7d68a12e423f">SCG_SPLL_CLOCK_MULTIPLY_BY_20</a> = 4U,
<a class="el" href="clock___s32_k1xx_8h.html#a998c42408305e69fa3ae727c05e162dfa94f1ede34c8ebfd7fac1fb8a72b5a51f">SCG_SPLL_CLOCK_MULTIPLY_BY_21</a> = 5U,
<a class="el" href="clock___s32_k1xx_8h.html#a998c42408305e69fa3ae727c05e162dfa464d5f218c7ae25771165fa673ef5417">SCG_SPLL_CLOCK_MULTIPLY_BY_22</a> = 6U,
<a class="el" href="clock___s32_k1xx_8h.html#a998c42408305e69fa3ae727c05e162dfa9742c294eead122acb6815887b836cb3">SCG_SPLL_CLOCK_MULTIPLY_BY_23</a> = 7U,
<br />
&#160;&#160;<a class="el" href="clock___s32_k1xx_8h.html#a998c42408305e69fa3ae727c05e162dfae25c587ea885a49776c9b67ffb397512">SCG_SPLL_CLOCK_MULTIPLY_BY_24</a> = 8U,
<a class="el" href="clock___s32_k1xx_8h.html#a998c42408305e69fa3ae727c05e162dfa1cff16de360999037b565d87dfa244c0">SCG_SPLL_CLOCK_MULTIPLY_BY_25</a> = 9U,
<a class="el" href="clock___s32_k1xx_8h.html#a998c42408305e69fa3ae727c05e162dfab4276d01e58e98fde8a8a5545b6f11b8">SCG_SPLL_CLOCK_MULTIPLY_BY_26</a> = 10U,
<a class="el" href="clock___s32_k1xx_8h.html#a998c42408305e69fa3ae727c05e162dfa3d8315e2f5fe9b391a57c078b51fefb3">SCG_SPLL_CLOCK_MULTIPLY_BY_27</a> = 11U,
<br />
&#160;&#160;<a class="el" href="clock___s32_k1xx_8h.html#a998c42408305e69fa3ae727c05e162dfa465b944a9ff4af17844889e5b22adf1a">SCG_SPLL_CLOCK_MULTIPLY_BY_28</a> = 12U,
<a class="el" href="clock___s32_k1xx_8h.html#a998c42408305e69fa3ae727c05e162dfaefaa44e7b14082cb5f5c0bf996cae879">SCG_SPLL_CLOCK_MULTIPLY_BY_29</a> = 13U,
<a class="el" href="clock___s32_k1xx_8h.html#a998c42408305e69fa3ae727c05e162dfa7b86af43efe2e2730e6da3e078ecf89a">SCG_SPLL_CLOCK_MULTIPLY_BY_30</a> = 14U,
<a class="el" href="clock___s32_k1xx_8h.html#a998c42408305e69fa3ae727c05e162dfafb97e933c9cae1cfc89de1e788447081">SCG_SPLL_CLOCK_MULTIPLY_BY_31</a> = 15U,
<br />
&#160;&#160;<a class="el" href="clock___s32_k1xx_8h.html#a998c42408305e69fa3ae727c05e162dfa2f3a7e99a0881195145c812efaf6493a">SCG_SPLL_CLOCK_MULTIPLY_BY_32</a> = 16U,
<a class="el" href="clock___s32_k1xx_8h.html#a998c42408305e69fa3ae727c05e162dfa03d29d576c8c76af475e2883cdd7125f">SCG_SPLL_CLOCK_MULTIPLY_BY_33</a> = 17U,
<a class="el" href="clock___s32_k1xx_8h.html#a998c42408305e69fa3ae727c05e162dfa2b544d2450f962074a0cc5bb51352879">SCG_SPLL_CLOCK_MULTIPLY_BY_34</a> = 18U,
<a class="el" href="clock___s32_k1xx_8h.html#a998c42408305e69fa3ae727c05e162dfa63dc29ca91318e3625a88062477a9d6a">SCG_SPLL_CLOCK_MULTIPLY_BY_35</a> = 19U,
<br />
&#160;&#160;<a class="el" href="clock___s32_k1xx_8h.html#a998c42408305e69fa3ae727c05e162dfaf47967a1af92819cfd709ccc1f064879">SCG_SPLL_CLOCK_MULTIPLY_BY_36</a> = 20U,
<a class="el" href="clock___s32_k1xx_8h.html#a998c42408305e69fa3ae727c05e162dfa5ed5f54f2f4be6a5b7346d6612c1c8c5">SCG_SPLL_CLOCK_MULTIPLY_BY_37</a> = 21U,
<a class="el" href="clock___s32_k1xx_8h.html#a998c42408305e69fa3ae727c05e162dfaa1d8d0893cce89da68c2d5bf35952ce8">SCG_SPLL_CLOCK_MULTIPLY_BY_38</a> = 22U,
<a class="el" href="clock___s32_k1xx_8h.html#a998c42408305e69fa3ae727c05e162dfa6bd876526e1a993eac46450cc0805de8">SCG_SPLL_CLOCK_MULTIPLY_BY_39</a> = 23U,
<br />
&#160;&#160;<a class="el" href="clock___s32_k1xx_8h.html#a998c42408305e69fa3ae727c05e162dfa40fb91bf7e2309df5eb81036a7885c51">SCG_SPLL_CLOCK_MULTIPLY_BY_40</a> = 24U,
<a class="el" href="clock___s32_k1xx_8h.html#a998c42408305e69fa3ae727c05e162dfaefb59e9f96da8efab19076f449654ed0">SCG_SPLL_CLOCK_MULTIPLY_BY_41</a> = 25U,
<a class="el" href="clock___s32_k1xx_8h.html#a998c42408305e69fa3ae727c05e162dfa30a5405136fd067c208f3d78da57268d">SCG_SPLL_CLOCK_MULTIPLY_BY_42</a> = 26U,
<a class="el" href="clock___s32_k1xx_8h.html#a998c42408305e69fa3ae727c05e162dfa510cb9fc27c08e56e0f2cc27d202212f">SCG_SPLL_CLOCK_MULTIPLY_BY_43</a> = 27U,
<br />
&#160;&#160;<a class="el" href="clock___s32_k1xx_8h.html#a998c42408305e69fa3ae727c05e162dfa85cb5a8c649484b9f4662a30b5814d76">SCG_SPLL_CLOCK_MULTIPLY_BY_44</a> = 28U,
<a class="el" href="clock___s32_k1xx_8h.html#a998c42408305e69fa3ae727c05e162dfa0066f85e481024ea3a53532a5c4b2c24">SCG_SPLL_CLOCK_MULTIPLY_BY_45</a> = 29U,
<a class="el" href="clock___s32_k1xx_8h.html#a998c42408305e69fa3ae727c05e162dfa1dbf4b07ba729928d0257a2bcca47446">SCG_SPLL_CLOCK_MULTIPLY_BY_46</a> = 30U,
<a class="el" href="clock___s32_k1xx_8h.html#a998c42408305e69fa3ae727c05e162dfa8c62f64856a574162a1d52687c29f7f2">SCG_SPLL_CLOCK_MULTIPLY_BY_47</a> = 31U
<br />
 }<tr class="memdesc:a998c42408305e69fa3ae727c05e162df"><td class="mdescLeft">&#160;</td><td class="mdescRight">SCG system PLL multiplier. Implements scg_spll_clock_multiply_t_Class.  <a href="clock___s32_k1xx_8h.html#a998c42408305e69fa3ae727c05e162df">More...</a><br /></td></tr>
<tr class="separator:a998c42408305e69fa3ae727c05e162df"><td class="memSeparator" colspan="2">&#160;</td></tr>
</td></tr>
<tr class="memitem:a3bd07f27d44923d8d24450ea4ec98dff"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="clock___s32_k1xx_8h.html#a3bd07f27d44923d8d24450ea4ec98dff">peripheral_clock_frac_t</a> { <a class="el" href="clock___s32_k1xx_8h.html#a3bd07f27d44923d8d24450ea4ec98dffad2c7abcd70b47268e1d5884a9c1563b5">MULTIPLY_BY_ONE</a> = 0x00U,
<a class="el" href="clock___s32_k1xx_8h.html#a3bd07f27d44923d8d24450ea4ec98dffa12e60be480eb65ad2e00e15227c9e759">MULTIPLY_BY_TWO</a> = 0x01U
 }<tr class="memdesc:a3bd07f27d44923d8d24450ea4ec98dff"><td class="mdescLeft">&#160;</td><td class="mdescRight">PCC fractional value select Implements peripheral_clock_frac_t_Class.  <a href="clock___s32_k1xx_8h.html#a3bd07f27d44923d8d24450ea4ec98dff">More...</a><br /></td></tr>
<tr class="separator:a3bd07f27d44923d8d24450ea4ec98dff"><td class="memSeparator" colspan="2">&#160;</td></tr>
</td></tr>
<tr class="memitem:af3779822833f0062e77a2d0997683866"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="clock___s32_k1xx_8h.html#af3779822833f0062e77a2d0997683866">peripheral_clock_divider_t</a> { <br />
&#160;&#160;<a class="el" href="clock___s32_k1xx_8h.html#af3779822833f0062e77a2d0997683866a16eb7541cbdc70c36abff75ea8fcdb7d">DIVIDE_BY_ONE</a> = 0x00U,
<a class="el" href="clock___s32_k1xx_8h.html#af3779822833f0062e77a2d0997683866a568ed004818ca7103caaf6215a973ce7">DIVIDE_BY_TWO</a> = 0x01U,
<a class="el" href="clock___s32_k1xx_8h.html#af3779822833f0062e77a2d0997683866a7f4da5dfe240f25a06b4d9c2763824b1">DIVIDE_BY_THREE</a> = 0x02U,
<a class="el" href="clock___s32_k1xx_8h.html#af3779822833f0062e77a2d0997683866af6a41dd95fa0d3e9644ea4489f1f44c4">DIVIDE_BY_FOUR</a> = 0x03U,
<br />
&#160;&#160;<a class="el" href="clock___s32_k1xx_8h.html#af3779822833f0062e77a2d0997683866affb05cfde2344e5f5c75796de63dc166">DIVIDE_BY_FIVE</a> = 0x04U,
<a class="el" href="clock___s32_k1xx_8h.html#af3779822833f0062e77a2d0997683866a390f7392c301d003ee470e3b23e54887">DIVIDE_BY_SIX</a> = 0x05U,
<a class="el" href="clock___s32_k1xx_8h.html#af3779822833f0062e77a2d0997683866a6b222f4c10aa0b557778692a312d9168">DIVIDE_BY_SEVEN</a> = 0x06U,
<a class="el" href="clock___s32_k1xx_8h.html#af3779822833f0062e77a2d0997683866ae0264f04849f936b28d2ecda1a1d1030">DIVIDE_BY_EIGTH</a> = 0x07U
<br />
 }<tr class="memdesc:af3779822833f0062e77a2d0997683866"><td class="mdescLeft">&#160;</td><td class="mdescRight">PCC divider value select Implements peripheral_clock_divider_t_Class.  <a href="clock___s32_k1xx_8h.html#af3779822833f0062e77a2d0997683866">More...</a><br /></td></tr>
<tr class="separator:af3779822833f0062e77a2d0997683866"><td class="memSeparator" colspan="2">&#160;</td></tr>
</td></tr>
<tr class="memitem:a99326be5855e23b7b48dd5227e07852e"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="clock___s32_k1xx_8h.html#a99326be5855e23b7b48dd5227e07852e">pwr_modes_t</a> { <br />
&#160;&#160;<a class="el" href="clock___s32_k1xx_8h.html#a99326be5855e23b7b48dd5227e07852ea3e51fb946570e643ba0a3ffd95c70537">NO_MODE</a> = 0U,
<a class="el" href="clock___s32_k1xx_8h.html#a99326be5855e23b7b48dd5227e07852eadbef8108cc9b9ff34b003ebbd5690173">RUN_MODE</a> = (1U&lt;&lt;0U),
<a class="el" href="clock___s32_k1xx_8h.html#a99326be5855e23b7b48dd5227e07852ea4977e0e814dd0bad87476bd5a9339c8e">VLPR_MODE</a> = (1U&lt;&lt;1U),
<a class="el" href="clock___s32_k1xx_8h.html#a99326be5855e23b7b48dd5227e07852eac40b9c026c22eed046a70093e9b74a32">HSRUN_MODE</a> = (1U&lt;&lt;2U),
<br />
&#160;&#160;<a class="el" href="clock___s32_k1xx_8h.html#a99326be5855e23b7b48dd5227e07852eafc8ed23ec94a8e0c642921ccc9caa811">STOP_MODE</a> = (1U&lt;&lt;3U),
<a class="el" href="clock___s32_k1xx_8h.html#a99326be5855e23b7b48dd5227e07852ea453c1482ee191619c148bdd95334a522">VLPS_MODE</a> = (1U&lt;&lt;4U),
<a class="el" href="clock___s32_k1xx_8h.html#a99326be5855e23b7b48dd5227e07852ea1eccc7f89e7fe64f9f3ba9b1ed16057c">ALL_MODES</a> = 0x7FFFFFFF
<br />
 }<tr class="memdesc:a99326be5855e23b7b48dd5227e07852e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Power mode. Implements pwr_modes_t_Class.  <a href="clock___s32_k1xx_8h.html#a99326be5855e23b7b48dd5227e07852e">More...</a><br /></td></tr>
<tr class="separator:a99326be5855e23b7b48dd5227e07852e"><td class="memSeparator" colspan="2">&#160;</td></tr>
</td></tr>
<tr class="memitem:a4d3b20fb8d17b463d669650301aa1c07"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="clock___s32_k1xx_8h.html#a4d3b20fb8d17b463d669650301aa1c07">clk_src_type_t</a> { <a class="el" href="clock___s32_k1xx_8h.html#a4d3b20fb8d17b463d669650301aa1c07a8a53881c8c586445dc273e4723325e04">IRC_CLK_SRC_TYPE</a>,
<a class="el" href="clock___s32_k1xx_8h.html#a4d3b20fb8d17b463d669650301aa1c07a6ab3f515945d784ac61de09828bcbece">XOSC_CLK_SRC_TYPE</a>,
<a class="el" href="clock___s32_k1xx_8h.html#a4d3b20fb8d17b463d669650301aa1c07aada53abefc9b3836e3d9ab116a5186f3">PLL_CLK_SRC_TYPE</a>
 }<tr class="memdesc:a4d3b20fb8d17b463d669650301aa1c07"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clock source type Implements clk_src_type_t_Class.  <a href="clock___s32_k1xx_8h.html#a4d3b20fb8d17b463d669650301aa1c07">More...</a><br /></td></tr>
<tr class="separator:a4d3b20fb8d17b463d669650301aa1c07"><td class="memSeparator" colspan="2">&#160;</td></tr>
</td></tr>
<tr class="memitem:a43d3ab0f23ea78a531ba41d5e0dbc534"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="clock___s32_k1xx_8h.html#a43d3ab0f23ea78a531ba41d5e0dbc534">clk_freq_range_t</a> { <a class="el" href="clock___s32_k1xx_8h.html#a43d3ab0f23ea78a531ba41d5e0dbc534a7cde15a9dcc26cb01ad473cdfb8e526c">NO_CLOCK</a> = 0U,
<a class="el" href="clock___s32_k1xx_8h.html#a43d3ab0f23ea78a531ba41d5e0dbc534a1454cfb13be958716aea942230fdfd02">LOWEST_FREQUENCY</a> = 1U,
<a class="el" href="clock___s32_k1xx_8h.html#a43d3ab0f23ea78a531ba41d5e0dbc534a02a1d1b5a1b67f81260545ffa9ec49ad">MEDIUM_FREQUENCY</a> = 2U,
<a class="el" href="clock___s32_k1xx_8h.html#a43d3ab0f23ea78a531ba41d5e0dbc534a046b5e909e1b99835fc723cfa115ad0f">HIGHEST_FREQUENCY</a> = 3U
 }<tr class="memdesc:a43d3ab0f23ea78a531ba41d5e0dbc534"><td class="mdescLeft">&#160;</td><td class="mdescRight">clock frequency Implements clk_freq_range_t_Class  <a href="clock___s32_k1xx_8h.html#a43d3ab0f23ea78a531ba41d5e0dbc534">More...</a><br /></td></tr>
<tr class="separator:a43d3ab0f23ea78a531ba41d5e0dbc534"><td class="memSeparator" colspan="2">&#160;</td></tr>
</td></tr>
<tr class="memitem:acc7a93b8637620ae019e86004b5ccc4e"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="clock___s32_k1xx_8h.html#acc7a93b8637620ae019e86004b5ccc4e">xosc_ref_t</a> { <a class="el" href="clock___s32_k1xx_8h.html#acc7a93b8637620ae019e86004b5ccc4ea1e407d72d9c4ad8c5c9cb0b2236cd60c">XOSC_EXT_REF</a> = 0U,
<a class="el" href="clock___s32_k1xx_8h.html#acc7a93b8637620ae019e86004b5ccc4ea4e693123249d4382fffb44b1c92e3b56">XOSC_INT_OSC</a> = 1U
 }<tr class="memdesc:acc7a93b8637620ae019e86004b5ccc4e"><td class="mdescLeft">&#160;</td><td class="mdescRight">XOSC reference clock select (internal oscillator is bypassed or not) Implements xosc_ref_t_Class.  <a href="clock___s32_k1xx_8h.html#acc7a93b8637620ae019e86004b5ccc4e">More...</a><br /></td></tr>
<tr class="separator:acc7a93b8637620ae019e86004b5ccc4e"><td class="memSeparator" colspan="2">&#160;</td></tr>
</td></tr>
<tr><td colspan="2"><div class="groupHeader">SCG Clockout.</div></td></tr>
<tr class="memitem:a74a29a1d9185a4134fcecb269027c724"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="clock___s32_k1xx_8h.html#a74a29a1d9185a4134fcecb269027c724">scg_clockout_src_t</a> { <br />
&#160;&#160;<a class="el" href="clock___s32_k1xx_8h.html#a74a29a1d9185a4134fcecb269027c724a9b1acba23a538dc630d3228eec3e02bc">SCG_CLOCKOUT_SRC_SCG_SLOW</a> = 0U,
<a class="el" href="clock___s32_k1xx_8h.html#a74a29a1d9185a4134fcecb269027c724a23012fb60f49dcc5250e1bff7b06c7bf">SCG_CLOCKOUT_SRC_SOSC</a> = 1U,
<a class="el" href="clock___s32_k1xx_8h.html#a74a29a1d9185a4134fcecb269027c724a4713fc7848511bb0c7ccc14a45f0ab62">SCG_CLOCKOUT_SRC_SIRC</a> = 2U,
<a class="el" href="clock___s32_k1xx_8h.html#a74a29a1d9185a4134fcecb269027c724ac4d97fa5a996f5da21c91c6ab45af193">SCG_CLOCKOUT_SRC_FIRC</a> = 3U,
<br />
&#160;&#160;<a class="el" href="clock___s32_k1xx_8h.html#a74a29a1d9185a4134fcecb269027c724a4a04b010c4aa652e5c59a4fcd7f3a8d5">SCG_CLOCKOUT_SRC_SPLL</a> = 6U
<br />
 }<tr class="memdesc:a74a29a1d9185a4134fcecb269027c724"><td class="mdescLeft">&#160;</td><td class="mdescRight">SCG ClockOut type. Implements scg_clockout_src_t_Class.  <a href="clock___s32_k1xx_8h.html#a74a29a1d9185a4134fcecb269027c724">More...</a><br /></td></tr>
<tr class="separator:a74a29a1d9185a4134fcecb269027c724"><td class="memSeparator" colspan="2">&#160;</td></tr>
</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:a6e55f77aaaea4fa19fe450ff71f6e94d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="status_8h.html#af9bff8ff1154a04a899276af806b8586">status_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="clock___s32_k1xx_8h.html#a6e55f77aaaea4fa19fe450ff71f6e94d">CLOCK_DRV_Init</a> (<a class="el" href="structclock__manager__user__config__t.html">clock_manager_user_config_t</a> const *config)</td></tr>
<tr class="separator:a6e55f77aaaea4fa19fe450ff71f6e94d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeaf7d9b43b68d17b4b5aec0bf3a946df"><td class="memItemLeft" align="right" valign="top"><a class="el" href="status_8h.html#af9bff8ff1154a04a899276af806b8586">status_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="clock___s32_k1xx_8h.html#aeaf7d9b43b68d17b4b5aec0bf3a946df">CLOCK_DRV_GetFreq</a> (<a class="el" href="_s32_k116__features_8h.html#a64124f27cd745ac7c837469f9391f728">clock_names_t</a> clockName, uint32_t *frequency)</td></tr>
<tr class="separator:aeaf7d9b43b68d17b4b5aec0bf3a946df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aae5c28faad1214c896ce0aebd2efc4cd"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="clock___s32_k1xx_8h.html#aae5c28faad1214c896ce0aebd2efc4cd">CLOCK_DRV_SetModuleClock</a> (<a class="el" href="_s32_k116__features_8h.html#a64124f27cd745ac7c837469f9391f728">clock_names_t</a> clockName, const <a class="el" href="structmodule__clk__config__t.html">module_clk_config_t</a> *moduleClkConfig)</td></tr>
<tr class="memdesc:aae5c28faad1214c896ce0aebd2efc4cd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configures module clock.  <a href="#aae5c28faad1214c896ce0aebd2efc4cd">More...</a><br /></td></tr>
<tr class="separator:aae5c28faad1214c896ce0aebd2efc4cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8eb9c37dac94cd018f09a94f6b1840df"><td class="memItemLeft" align="right" valign="top"><a class="el" href="status_8h.html#af9bff8ff1154a04a899276af806b8586">status_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="clock___s32_k1xx_8h.html#a8eb9c37dac94cd018f09a94f6b1840df">CLOCK_DRV_SetSystemClock</a> (const <a class="el" href="clock___s32_k1xx_8h.html#a99326be5855e23b7b48dd5227e07852e">pwr_modes_t</a> *mode, const <a class="el" href="structsys__clk__config__t.html">sys_clk_config_t</a> *sysClkConfig)</td></tr>
<tr class="memdesc:a8eb9c37dac94cd018f09a94f6b1840df"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configures the system clocks.  <a href="#a8eb9c37dac94cd018f09a94f6b1840df">More...</a><br /></td></tr>
<tr class="separator:a8eb9c37dac94cd018f09a94f6b1840df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2a4968c843742b8643255c1aaef7fdfe"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="clock___s32_k1xx_8h.html#a2a4968c843742b8643255c1aaef7fdfe">CLOCK_DRV_GetSystemClockSource</a> (<a class="el" href="structsys__clk__config__t.html">sys_clk_config_t</a> *sysClkConfig)</td></tr>
<tr class="memdesc:a2a4968c843742b8643255c1aaef7fdfe"><td class="mdescLeft">&#160;</td><td class="mdescRight">Gets the system clock source.  <a href="#a2a4968c843742b8643255c1aaef7fdfe">More...</a><br /></td></tr>
<tr class="separator:a2a4968c843742b8643255c1aaef7fdfe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8346359857421936731823140b341460"><td class="memItemLeft" align="right" valign="top"><a class="el" href="status_8h.html#af9bff8ff1154a04a899276af806b8586">status_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="clock___s32_k1xx_8h.html#a8346359857421936731823140b341460">CLOCK_DRV_SetClockSource</a> (<a class="el" href="_s32_k116__features_8h.html#a64124f27cd745ac7c837469f9391f728">clock_names_t</a> clockName, const <a class="el" href="structclock__source__config__t.html">clock_source_config_t</a> *clkSrcConfig)</td></tr>
<tr class="memdesc:a8346359857421936731823140b341460"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function configures a clock source.  <a href="#a8346359857421936731823140b341460">More...</a><br /></td></tr>
<tr class="separator:a8346359857421936731823140b341460"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="var-members"></a>
Variables</h2></td></tr>
<tr class="memitem:ga49ec5cfe81b5cd5821690be447f94c50"><td class="memItemLeft" align="right" valign="top">const uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__clock__manager__s32k1xx.html#ga49ec5cfe81b5cd5821690be447f94c50">peripheralFeaturesList</a> [<a class="el" href="_s32_k116__features_8h.html#a64124f27cd745ac7c837469f9391f728a21a32539cf372c178e3cd0666068c889">CLOCK_NAME_COUNT</a>]</td></tr>
<tr class="memdesc:ga49ec5cfe81b5cd5821690be447f94c50"><td class="mdescLeft">&#160;</td><td class="mdescRight">Peripheral features list Constant array storing the mappings between clock names of the peripherals and feature lists.  <a href="group__clock__manager__s32k1xx.html#ga49ec5cfe81b5cd5821690be447f94c50">More...</a><br /></td></tr>
<tr class="separator:ga49ec5cfe81b5cd5821690be447f94c50"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9d36597370087617b58f0996d13c4944"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__clock__manager__s32k1xx.html#ga9d36597370087617b58f0996d13c4944">g_TClkFreq</a> [3U]</td></tr>
<tr class="separator:ga9d36597370087617b58f0996d13c4944"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1427c41e19c5e15edd30cc41e248a1d8"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__clock__manager__s32k1xx.html#ga1427c41e19c5e15edd30cc41e248a1d8">g_xtal0ClkFreq</a></td></tr>
<tr class="separator:ga1427c41e19c5e15edd30cc41e248a1d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3a778ea62dbd2a38bb5a54b2b79ea975"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__clock__manager__s32k1xx.html#ga3a778ea62dbd2a38bb5a54b2b79ea975">g_RtcClkInFreq</a></td></tr>
<tr class="separator:ga3a778ea62dbd2a38bb5a54b2b79ea975"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a class="anchor" id="a9dd017260fd5004ad7be4214f1a2206d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_SRC_FIRC&#160;&#160;&#160;0x03U             /* SCGFIRCLK - Fast IRC Clock */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="clock___s32_k1xx_8h_source.html#l00590">590</a> of file <a class="el" href="clock___s32_k1xx_8h_source.html">clock_S32K1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="aaec7a64c70cabda2f1465e66063ecb0c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_SRC_FIRC_DIV1&#160;&#160;&#160;0x03U             /* SCGFIRCLK - Fast IRC Clock */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="clock___s32_k1xx_8h_source.html#l00594">594</a> of file <a class="el" href="clock___s32_k1xx_8h_source.html">clock_S32K1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a9db4de85012c279316638fd453c2dfcf"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_SRC_FIRC_DIV2&#160;&#160;&#160;0x03U             /* SCGFIRCLK - Fast IRC Clock */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="clock___s32_k1xx_8h_source.html#l00598">598</a> of file <a class="el" href="clock___s32_k1xx_8h_source.html">clock_S32K1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a6b1783f94f504136d9cad384ca1559c0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_SRC_OFF&#160;&#160;&#160;0x00U             /* Clock is off */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="clock___s32_k1xx_8h_source.html#l00587">587</a> of file <a class="el" href="clock___s32_k1xx_8h_source.html">clock_S32K1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a11751febdea8486d8e4d89db5a4399fd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_SRC_SIRC&#160;&#160;&#160;0x02U             /* SCGIRCLK - Slow IRC Clock */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="clock___s32_k1xx_8h_source.html#l00589">589</a> of file <a class="el" href="clock___s32_k1xx_8h_source.html">clock_S32K1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a70d08e79d634541684618a43974047a5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_SRC_SIRC_DIV1&#160;&#160;&#160;0x02U             /* SCGIRCLK - Slow IRC Clock */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="clock___s32_k1xx_8h_source.html#l00593">593</a> of file <a class="el" href="clock___s32_k1xx_8h_source.html">clock_S32K1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a8b0c1542fa61ad588b542a7490948df3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_SRC_SIRC_DIV2&#160;&#160;&#160;0x02U             /* SCGIRCLK - Slow IRC Clock */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="clock___s32_k1xx_8h_source.html#l00597">597</a> of file <a class="el" href="clock___s32_k1xx_8h_source.html">clock_S32K1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a1795144cd56f5ee279ea2659ebc393ae"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_SRC_SOSC&#160;&#160;&#160;0x01U             /* OSCCLK - System Oscillator Bus Clock */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="clock___s32_k1xx_8h_source.html#l00588">588</a> of file <a class="el" href="clock___s32_k1xx_8h_source.html">clock_S32K1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a4620897a578e014c7acd666f2008e4e4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_SRC_SOSC_DIV1&#160;&#160;&#160;0x01U             /* OSCCLK - System Oscillator Bus Clock */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="clock___s32_k1xx_8h_source.html#l00592">592</a> of file <a class="el" href="clock___s32_k1xx_8h_source.html">clock_S32K1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="aafcdd98cef2a53ed37ca1d160cb9466f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_SRC_SOSC_DIV2&#160;&#160;&#160;0x01U             /* OSCCLK - System Oscillator Bus Clock */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="clock___s32_k1xx_8h_source.html#l00596">596</a> of file <a class="el" href="clock___s32_k1xx_8h_source.html">clock_S32K1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="aa2a6b26cfc3f94a2da87cfccd71fdc7f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_SRC_SPLL&#160;&#160;&#160;0x06U             /* SCGPCLK System PLL clock */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="clock___s32_k1xx_8h_source.html#l00591">591</a> of file <a class="el" href="clock___s32_k1xx_8h_source.html">clock_S32K1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a5deee0416661e1388ca2b8eeca86e284"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_SRC_SPLL_DIV1&#160;&#160;&#160;0x06U             /* SCGPCLK System PLL clock */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="clock___s32_k1xx_8h_source.html#l00595">595</a> of file <a class="el" href="clock___s32_k1xx_8h_source.html">clock_S32K1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="add1794a5009ef9eb42c31a07db3d90e0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_SRC_SPLL_DIV2&#160;&#160;&#160;0x06U             /* SCGPCLK System PLL clock */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="clock___s32_k1xx_8h_source.html#l00599">599</a> of file <a class="el" href="clock___s32_k1xx_8h_source.html">clock_S32K1xx.h</a>.</p>

</div>
</div>
<h2 class="groupheader">Typedef Documentation</h2>
<a class="anchor" id="a47cba394150e3e2142a7e43cce167f63"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef uint8_t <a class="el" href="clock___s32_k1xx_8h.html#a47cba394150e3e2142a7e43cce167f63">peripheral_clock_source_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PCC clock source select Implements peripheral_clock_source_t_Class. </p>

<p>Definition at line <a class="el" href="clock___s32_k1xx_8h_source.html#l00585">585</a> of file <a class="el" href="clock___s32_k1xx_8h_source.html">clock_S32K1xx.h</a>.</p>

</div>
</div>
<h2 class="groupheader">Enumeration Type Documentation</h2>
<a class="anchor" id="a43d3ab0f23ea78a531ba41d5e0dbc534"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="clock___s32_k1xx_8h.html#a43d3ab0f23ea78a531ba41d5e0dbc534">clk_freq_range_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>clock frequency Implements clk_freq_range_t_Class </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a class="anchor" id="a43d3ab0f23ea78a531ba41d5e0dbc534a7cde15a9dcc26cb01ad473cdfb8e526c"></a>NO_CLOCK&#160;</td><td class="fielddoc">
<p>Disable clock source or module input clock. </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="a43d3ab0f23ea78a531ba41d5e0dbc534a1454cfb13be958716aea942230fdfd02"></a>LOWEST_FREQUENCY&#160;</td><td class="fielddoc">
<p>Lowest frequency of clock source or module input clock. </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="a43d3ab0f23ea78a531ba41d5e0dbc534a02a1d1b5a1b67f81260545ffa9ec49ad"></a>MEDIUM_FREQUENCY&#160;</td><td class="fielddoc">
<p>Medium frequency of clock source or module input clock. </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="a43d3ab0f23ea78a531ba41d5e0dbc534a046b5e909e1b99835fc723cfa115ad0f"></a>HIGHEST_FREQUENCY&#160;</td><td class="fielddoc">
<p>Highest frequency of clock source or module input clock. </p>
</td></tr>
</table>

<p>Definition at line <a class="el" href="clock___s32_k1xx_8h_source.html#l00712">712</a> of file <a class="el" href="clock___s32_k1xx_8h_source.html">clock_S32K1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a4d3b20fb8d17b463d669650301aa1c07"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="clock___s32_k1xx_8h.html#a4d3b20fb8d17b463d669650301aa1c07">clk_src_type_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Clock source type Implements clk_src_type_t_Class. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a class="anchor" id="a4d3b20fb8d17b463d669650301aa1c07a8a53881c8c586445dc273e4723325e04"></a>IRC_CLK_SRC_TYPE&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="a4d3b20fb8d17b463d669650301aa1c07a6ab3f515945d784ac61de09828bcbece"></a>XOSC_CLK_SRC_TYPE&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="a4d3b20fb8d17b463d669650301aa1c07aada53abefc9b3836e3d9ab116a5186f3"></a>PLL_CLK_SRC_TYPE&#160;</td><td class="fielddoc">
</td></tr>
</table>

<p>Definition at line <a class="el" href="clock___s32_k1xx_8h_source.html#l00700">700</a> of file <a class="el" href="clock___s32_k1xx_8h_source.html">clock_S32K1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="af3779822833f0062e77a2d0997683866"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="clock___s32_k1xx_8h.html#af3779822833f0062e77a2d0997683866">peripheral_clock_divider_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PCC divider value select Implements peripheral_clock_divider_t_Class. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a class="anchor" id="af3779822833f0062e77a2d0997683866a16eb7541cbdc70c36abff75ea8fcdb7d"></a>DIVIDE_BY_ONE&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="af3779822833f0062e77a2d0997683866a568ed004818ca7103caaf6215a973ce7"></a>DIVIDE_BY_TWO&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="af3779822833f0062e77a2d0997683866a7f4da5dfe240f25a06b4d9c2763824b1"></a>DIVIDE_BY_THREE&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="af3779822833f0062e77a2d0997683866af6a41dd95fa0d3e9644ea4489f1f44c4"></a>DIVIDE_BY_FOUR&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="af3779822833f0062e77a2d0997683866affb05cfde2344e5f5c75796de63dc166"></a>DIVIDE_BY_FIVE&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="af3779822833f0062e77a2d0997683866a390f7392c301d003ee470e3b23e54887"></a>DIVIDE_BY_SIX&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="af3779822833f0062e77a2d0997683866a6b222f4c10aa0b557778692a312d9168"></a>DIVIDE_BY_SEVEN&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="af3779822833f0062e77a2d0997683866ae0264f04849f936b28d2ecda1a1d1030"></a>DIVIDE_BY_EIGTH&#160;</td><td class="fielddoc">
</td></tr>
</table>

<p>Definition at line <a class="el" href="clock___s32_k1xx_8h_source.html#l00613">613</a> of file <a class="el" href="clock___s32_k1xx_8h_source.html">clock_S32K1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a3bd07f27d44923d8d24450ea4ec98dff"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="clock___s32_k1xx_8h.html#a3bd07f27d44923d8d24450ea4ec98dff">peripheral_clock_frac_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PCC fractional value select Implements peripheral_clock_frac_t_Class. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a class="anchor" id="a3bd07f27d44923d8d24450ea4ec98dffad2c7abcd70b47268e1d5884a9c1563b5"></a>MULTIPLY_BY_ONE&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="a3bd07f27d44923d8d24450ea4ec98dffa12e60be480eb65ad2e00e15227c9e759"></a>MULTIPLY_BY_TWO&#160;</td><td class="fielddoc">
</td></tr>
</table>

<p>Definition at line <a class="el" href="clock___s32_k1xx_8h_source.html#l00604">604</a> of file <a class="el" href="clock___s32_k1xx_8h_source.html">clock_S32K1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a99326be5855e23b7b48dd5227e07852e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="clock___s32_k1xx_8h.html#a99326be5855e23b7b48dd5227e07852e">pwr_modes_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Power mode. Implements pwr_modes_t_Class. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a class="anchor" id="a99326be5855e23b7b48dd5227e07852ea3e51fb946570e643ba0a3ffd95c70537"></a>NO_MODE&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="a99326be5855e23b7b48dd5227e07852eadbef8108cc9b9ff34b003ebbd5690173"></a>RUN_MODE&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="a99326be5855e23b7b48dd5227e07852ea4977e0e814dd0bad87476bd5a9339c8e"></a>VLPR_MODE&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="a99326be5855e23b7b48dd5227e07852eac40b9c026c22eed046a70093e9b74a32"></a>HSRUN_MODE&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="a99326be5855e23b7b48dd5227e07852eafc8ed23ec94a8e0c642921ccc9caa811"></a>STOP_MODE&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="a99326be5855e23b7b48dd5227e07852ea453c1482ee191619c148bdd95334a522"></a>VLPS_MODE&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="a99326be5855e23b7b48dd5227e07852ea1eccc7f89e7fe64f9f3ba9b1ed16057c"></a>ALL_MODES&#160;</td><td class="fielddoc">
</td></tr>
</table>

<p>Definition at line <a class="el" href="clock___s32_k1xx_8h_source.html#l00685">685</a> of file <a class="el" href="clock___s32_k1xx_8h_source.html">clock_S32K1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="aa27f59fbc80f42637df2f33c0545d66c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="clock___s32_k1xx_8h.html#aa27f59fbc80f42637df2f33c0545d66c">scg_async_clock_div_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SCG asynchronous clock divider value. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a class="anchor" id="aa27f59fbc80f42637df2f33c0545d66caac06d9ca5947b31d52cd0603beb5f535"></a>SCG_ASYNC_CLOCK_DISABLE&#160;</td><td class="fielddoc">
<p>Clock output is disabled. </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="aa27f59fbc80f42637df2f33c0545d66ca800256d57b2684fc335c23297ed5b0fa"></a>SCG_ASYNC_CLOCK_DIV_BY_1&#160;</td><td class="fielddoc">
<p>Divided by 1. </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="aa27f59fbc80f42637df2f33c0545d66ca70fc73b06cd41eed2da3ac9e36eb6f44"></a>SCG_ASYNC_CLOCK_DIV_BY_2&#160;</td><td class="fielddoc">
<p>Divided by 2. </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="aa27f59fbc80f42637df2f33c0545d66ca0da7abf61bd54e9dd743a0823384d232"></a>SCG_ASYNC_CLOCK_DIV_BY_4&#160;</td><td class="fielddoc">
<p>Divided by 4. </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="aa27f59fbc80f42637df2f33c0545d66ca51c8b38f302d85c368d3d5f9908ec8df"></a>SCG_ASYNC_CLOCK_DIV_BY_8&#160;</td><td class="fielddoc">
<p>Divided by 8. </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="aa27f59fbc80f42637df2f33c0545d66cabf0ded81c63802695bcbb3939ce7b956"></a>SCG_ASYNC_CLOCK_DIV_BY_16&#160;</td><td class="fielddoc">
<p>Divided by 16. </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="aa27f59fbc80f42637df2f33c0545d66ca5754b9d1e60499341a466dd34d1e5d95"></a>SCG_ASYNC_CLOCK_DIV_BY_32&#160;</td><td class="fielddoc">
<p>Divided by 32. </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="aa27f59fbc80f42637df2f33c0545d66ca7d904fdb2b79f5561dc1182444ba358c"></a>SCG_ASYNC_CLOCK_DIV_BY_64&#160;</td><td class="fielddoc">
<p>Divided by 64. </p>
</td></tr>
</table>

<p>Definition at line <a class="el" href="clock___s32_k1xx_8h_source.html#l00309">309</a> of file <a class="el" href="clock___s32_k1xx_8h_source.html">clock_S32K1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a74a29a1d9185a4134fcecb269027c724"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="clock___s32_k1xx_8h.html#a74a29a1d9185a4134fcecb269027c724">scg_clockout_src_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SCG ClockOut type. Implements scg_clockout_src_t_Class. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a class="anchor" id="a74a29a1d9185a4134fcecb269027c724a9b1acba23a538dc630d3228eec3e02bc"></a>SCG_CLOCKOUT_SRC_SCG_SLOW&#160;</td><td class="fielddoc">
<p>SCG SLOW. </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="a74a29a1d9185a4134fcecb269027c724a23012fb60f49dcc5250e1bff7b06c7bf"></a>SCG_CLOCKOUT_SRC_SOSC&#160;</td><td class="fielddoc">
<p>System OSC. </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="a74a29a1d9185a4134fcecb269027c724a4713fc7848511bb0c7ccc14a45f0ab62"></a>SCG_CLOCKOUT_SRC_SIRC&#160;</td><td class="fielddoc">
<p>Slow IRC. </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="a74a29a1d9185a4134fcecb269027c724ac4d97fa5a996f5da21c91c6ab45af193"></a>SCG_CLOCKOUT_SRC_FIRC&#160;</td><td class="fielddoc">
<p>Fast IRC. </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="a74a29a1d9185a4134fcecb269027c724a4a04b010c4aa652e5c59a4fcd7f3a8d5"></a>SCG_CLOCKOUT_SRC_SPLL&#160;</td><td class="fielddoc">
<p>System PLL. </p>
</td></tr>
</table>

<p>Definition at line <a class="el" href="clock___s32_k1xx_8h_source.html#l00295">295</a> of file <a class="el" href="clock___s32_k1xx_8h_source.html">clock_S32K1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a2b47fd57dafe0bfd239879e152c83015"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="clock___s32_k1xx_8h.html#a2b47fd57dafe0bfd239879e152c83015">scg_firc_range_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SCG fast IRC clock frequency range. Implements scg_firc_range_t_Class. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a class="anchor" id="a2b47fd57dafe0bfd239879e152c83015a009c38625e02b2640559cc2f30f93c63"></a>SCG_FIRC_RANGE_48M&#160;</td><td class="fielddoc">
<p>Fast IRC is trimmed to 48MHz. </p>
</td></tr>
</table>

<p>Definition at line <a class="el" href="clock___s32_k1xx_8h_source.html#l00420">420</a> of file <a class="el" href="clock___s32_k1xx_8h_source.html">clock_S32K1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="afe7386295a3df9803dfb6a27d5d02d05"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="clock___s32_k1xx_8h.html#afe7386295a3df9803dfb6a27d5d02d05">scg_sirc_range_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SCG slow IRC clock frequency range. Implements scg_sirc_range_t_Class. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a class="anchor" id="afe7386295a3df9803dfb6a27d5d02d05a6343c7cc86edc1023fb85c23cd50b0c0"></a>SCG_SIRC_RANGE_HIGH&#160;</td><td class="fielddoc">
<p>Slow IRC high range clock (8 MHz). </p>
</td></tr>
</table>

<p>Definition at line <a class="el" href="clock___s32_k1xx_8h_source.html#l00393">393</a> of file <a class="el" href="clock___s32_k1xx_8h_source.html">clock_S32K1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a65aeaa7edc55085e3d5aa18cd47f52c5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="clock___s32_k1xx_8h.html#a65aeaa7edc55085e3d5aa18cd47f52c5">scg_sosc_ext_ref_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SCG OSC external reference clock select. Implements scg_sosc_ext_ref_t_Class. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a class="anchor" id="a65aeaa7edc55085e3d5aa18cd47f52c5a9501c075c0c8ae259db7a81e2da09656"></a>SCG_SOSC_REF_EXT&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="a65aeaa7edc55085e3d5aa18cd47f52c5a7a308b833f82844baa7efd3f55a112de"></a>SCG_SOSC_REF_OSC&#160;</td><td class="fielddoc">
</td></tr>
</table>

<p>Definition at line <a class="el" href="clock___s32_k1xx_8h_source.html#l00357">357</a> of file <a class="el" href="clock___s32_k1xx_8h_source.html">clock_S32K1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ac5e7a825d6b61b5c4cf34666339772a1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="clock___s32_k1xx_8h.html#ac5e7a825d6b61b5c4cf34666339772a1">scg_sosc_gain_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SCG OSC high gain oscillator select. Implements scg_sosc_gain_t_Class. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a class="anchor" id="ac5e7a825d6b61b5c4cf34666339772a1a492f23632ebb145cf3fc1f61ec399ec0"></a>SCG_SOSC_GAIN_LOW&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="ac5e7a825d6b61b5c4cf34666339772a1a8dbc7c504cb5fc5d7623986b3215f15c"></a>SCG_SOSC_GAIN_HIGH&#160;</td><td class="fielddoc">
</td></tr>
</table>

<p>Definition at line <a class="el" href="clock___s32_k1xx_8h_source.html#l00347">347</a> of file <a class="el" href="clock___s32_k1xx_8h_source.html">clock_S32K1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="aa14b5ae65912a8b0db324ef9cb9dcd22"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="clock___s32_k1xx_8h.html#aa14b5ae65912a8b0db324ef9cb9dcd22">scg_sosc_monitor_mode_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SCG system OSC monitor mode. Implements scg_sosc_monitor_mode_t_Class. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a class="anchor" id="aa14b5ae65912a8b0db324ef9cb9dcd22a61a68ebf9c04e7eaf40603bd3dfda456"></a>SCG_SOSC_MONITOR_DISABLE&#160;</td><td class="fielddoc">
<p>Monitor disable. </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="aa14b5ae65912a8b0db324ef9cb9dcd22a0a4de33d37bb38330220573333210c5e"></a>SCG_SOSC_MONITOR_INT&#160;</td><td class="fielddoc">
<p>Interrupt when system OSC error detected. </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="aa14b5ae65912a8b0db324ef9cb9dcd22aa746fadf789e6f2e5ce673a2d6ddef55"></a>SCG_SOSC_MONITOR_RESET&#160;</td><td class="fielddoc">
<p>Reset when system OSC error detected. </p>
</td></tr>
</table>

<p>Definition at line <a class="el" href="clock___s32_k1xx_8h_source.html#l00326">326</a> of file <a class="el" href="clock___s32_k1xx_8h_source.html">clock_S32K1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a06e8d52693a0e72f57f9f27710fcfb3d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="clock___s32_k1xx_8h.html#a06e8d52693a0e72f57f9f27710fcfb3d">scg_sosc_range_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SCG OSC frequency range select Implements scg_sosc_range_t_Class. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a class="anchor" id="a06e8d52693a0e72f57f9f27710fcfb3da7b38b3611973aa1bdd5a85f37b8e0e57"></a>SCG_SOSC_RANGE_MID&#160;</td><td class="fielddoc">
<p>Medium frequency range selected for the crystal OSC (4 Mhz to 8 Mhz). </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="a06e8d52693a0e72f57f9f27710fcfb3daf8e91c33b2954111b4a85fdc052ec5a2"></a>SCG_SOSC_RANGE_HIGH&#160;</td><td class="fielddoc">
<p>High frequency range selected for the crystal OSC (8 Mhz to 40 Mhz). </p>
</td></tr>
</table>

<p>Definition at line <a class="el" href="clock___s32_k1xx_8h_source.html#l00337">337</a> of file <a class="el" href="clock___s32_k1xx_8h_source.html">clock_S32K1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a998c42408305e69fa3ae727c05e162df"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="clock___s32_k1xx_8h.html#a998c42408305e69fa3ae727c05e162df">scg_spll_clock_multiply_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SCG system PLL multiplier. Implements scg_spll_clock_multiply_t_Class. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a class="anchor" id="a998c42408305e69fa3ae727c05e162dfa1b8781c4848862589ab451a8982049b2"></a>SCG_SPLL_CLOCK_MULTIPLY_BY_16&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="a998c42408305e69fa3ae727c05e162dfa7eafd69dd81f405f52eca9c485c1727e"></a>SCG_SPLL_CLOCK_MULTIPLY_BY_17&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="a998c42408305e69fa3ae727c05e162dfa709745c631fec82ed465b0aec3624a25"></a>SCG_SPLL_CLOCK_MULTIPLY_BY_18&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="a998c42408305e69fa3ae727c05e162dfa5507a0e84985c4ec2b4a26ff3a0774bc"></a>SCG_SPLL_CLOCK_MULTIPLY_BY_19&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="a998c42408305e69fa3ae727c05e162dfa389885c0442b8653c41e7d68a12e423f"></a>SCG_SPLL_CLOCK_MULTIPLY_BY_20&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="a998c42408305e69fa3ae727c05e162dfa94f1ede34c8ebfd7fac1fb8a72b5a51f"></a>SCG_SPLL_CLOCK_MULTIPLY_BY_21&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="a998c42408305e69fa3ae727c05e162dfa464d5f218c7ae25771165fa673ef5417"></a>SCG_SPLL_CLOCK_MULTIPLY_BY_22&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="a998c42408305e69fa3ae727c05e162dfa9742c294eead122acb6815887b836cb3"></a>SCG_SPLL_CLOCK_MULTIPLY_BY_23&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="a998c42408305e69fa3ae727c05e162dfae25c587ea885a49776c9b67ffb397512"></a>SCG_SPLL_CLOCK_MULTIPLY_BY_24&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="a998c42408305e69fa3ae727c05e162dfa1cff16de360999037b565d87dfa244c0"></a>SCG_SPLL_CLOCK_MULTIPLY_BY_25&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="a998c42408305e69fa3ae727c05e162dfab4276d01e58e98fde8a8a5545b6f11b8"></a>SCG_SPLL_CLOCK_MULTIPLY_BY_26&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="a998c42408305e69fa3ae727c05e162dfa3d8315e2f5fe9b391a57c078b51fefb3"></a>SCG_SPLL_CLOCK_MULTIPLY_BY_27&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="a998c42408305e69fa3ae727c05e162dfa465b944a9ff4af17844889e5b22adf1a"></a>SCG_SPLL_CLOCK_MULTIPLY_BY_28&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="a998c42408305e69fa3ae727c05e162dfaefaa44e7b14082cb5f5c0bf996cae879"></a>SCG_SPLL_CLOCK_MULTIPLY_BY_29&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="a998c42408305e69fa3ae727c05e162dfa7b86af43efe2e2730e6da3e078ecf89a"></a>SCG_SPLL_CLOCK_MULTIPLY_BY_30&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="a998c42408305e69fa3ae727c05e162dfafb97e933c9cae1cfc89de1e788447081"></a>SCG_SPLL_CLOCK_MULTIPLY_BY_31&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="a998c42408305e69fa3ae727c05e162dfa2f3a7e99a0881195145c812efaf6493a"></a>SCG_SPLL_CLOCK_MULTIPLY_BY_32&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="a998c42408305e69fa3ae727c05e162dfa03d29d576c8c76af475e2883cdd7125f"></a>SCG_SPLL_CLOCK_MULTIPLY_BY_33&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="a998c42408305e69fa3ae727c05e162dfa2b544d2450f962074a0cc5bb51352879"></a>SCG_SPLL_CLOCK_MULTIPLY_BY_34&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="a998c42408305e69fa3ae727c05e162dfa63dc29ca91318e3625a88062477a9d6a"></a>SCG_SPLL_CLOCK_MULTIPLY_BY_35&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="a998c42408305e69fa3ae727c05e162dfaf47967a1af92819cfd709ccc1f064879"></a>SCG_SPLL_CLOCK_MULTIPLY_BY_36&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="a998c42408305e69fa3ae727c05e162dfa5ed5f54f2f4be6a5b7346d6612c1c8c5"></a>SCG_SPLL_CLOCK_MULTIPLY_BY_37&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="a998c42408305e69fa3ae727c05e162dfaa1d8d0893cce89da68c2d5bf35952ce8"></a>SCG_SPLL_CLOCK_MULTIPLY_BY_38&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="a998c42408305e69fa3ae727c05e162dfa6bd876526e1a993eac46450cc0805de8"></a>SCG_SPLL_CLOCK_MULTIPLY_BY_39&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="a998c42408305e69fa3ae727c05e162dfa40fb91bf7e2309df5eb81036a7885c51"></a>SCG_SPLL_CLOCK_MULTIPLY_BY_40&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="a998c42408305e69fa3ae727c05e162dfaefb59e9f96da8efab19076f449654ed0"></a>SCG_SPLL_CLOCK_MULTIPLY_BY_41&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="a998c42408305e69fa3ae727c05e162dfa30a5405136fd067c208f3d78da57268d"></a>SCG_SPLL_CLOCK_MULTIPLY_BY_42&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="a998c42408305e69fa3ae727c05e162dfa510cb9fc27c08e56e0f2cc27d202212f"></a>SCG_SPLL_CLOCK_MULTIPLY_BY_43&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="a998c42408305e69fa3ae727c05e162dfa85cb5a8c649484b9f4662a30b5814d76"></a>SCG_SPLL_CLOCK_MULTIPLY_BY_44&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="a998c42408305e69fa3ae727c05e162dfa0066f85e481024ea3a53532a5c4b2c24"></a>SCG_SPLL_CLOCK_MULTIPLY_BY_45&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="a998c42408305e69fa3ae727c05e162dfa1dbf4b07ba729928d0257a2bcca47446"></a>SCG_SPLL_CLOCK_MULTIPLY_BY_46&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="a998c42408305e69fa3ae727c05e162dfa8c62f64856a574162a1d52687c29f7f2"></a>SCG_SPLL_CLOCK_MULTIPLY_BY_47&#160;</td><td class="fielddoc">
</td></tr>
</table>

<p>Definition at line <a class="el" href="clock___s32_k1xx_8h_source.html#l00477">477</a> of file <a class="el" href="clock___s32_k1xx_8h_source.html">clock_S32K1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a20bc7745961da8b7449f4e4771bb4a0e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="clock___s32_k1xx_8h.html#a20bc7745961da8b7449f4e4771bb4a0e">scg_spll_clock_prediv_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SCG system PLL predivider. Implements scg_spll_clock_prediv_t_Class. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a class="anchor" id="a20bc7745961da8b7449f4e4771bb4a0eaafd0e92d91d68db2af5dac6efe9e3137"></a>SCG_SPLL_CLOCK_PREDIV_BY_1&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="a20bc7745961da8b7449f4e4771bb4a0eac346254f267511925b7bf63e62b42950"></a>SCG_SPLL_CLOCK_PREDIV_BY_2&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="a20bc7745961da8b7449f4e4771bb4a0ea04c8e89e7420fcefcc0571bd254d2545"></a>SCG_SPLL_CLOCK_PREDIV_BY_3&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="a20bc7745961da8b7449f4e4771bb4a0eaa57201233dc8d3f61f922b8b39ee2ba7"></a>SCG_SPLL_CLOCK_PREDIV_BY_4&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="a20bc7745961da8b7449f4e4771bb4a0ea82e088b4f7f0f916c244f71a48284d0d"></a>SCG_SPLL_CLOCK_PREDIV_BY_5&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="a20bc7745961da8b7449f4e4771bb4a0ea2c04f19c838d624ba989c5247ff5ff36"></a>SCG_SPLL_CLOCK_PREDIV_BY_6&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="a20bc7745961da8b7449f4e4771bb4a0ea8649225a75042e8545eb3f20f9ecc1dd"></a>SCG_SPLL_CLOCK_PREDIV_BY_7&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="a20bc7745961da8b7449f4e4771bb4a0ea37d6c55c0e13cb4ea797860cf45bbc22"></a>SCG_SPLL_CLOCK_PREDIV_BY_8&#160;</td><td class="fielddoc">
</td></tr>
</table>

<p>Definition at line <a class="el" href="clock___s32_k1xx_8h_source.html#l00460">460</a> of file <a class="el" href="clock___s32_k1xx_8h_source.html">clock_S32K1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a5172651d090fc83d8c28dba5fff0ed09"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="clock___s32_k1xx_8h.html#a5172651d090fc83d8c28dba5fff0ed09">scg_spll_monitor_mode_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SCG system PLL monitor mode. Implements scg_spll_monitor_mode_t_Class. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a class="anchor" id="a5172651d090fc83d8c28dba5fff0ed09ac455983611afaa49b87f9c878a879e42"></a>SCG_SPLL_MONITOR_DISABLE&#160;</td><td class="fielddoc">
<p>Monitor disable. </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="a5172651d090fc83d8c28dba5fff0ed09a52e031594ab58dbdb45173a7d564ed6d"></a>SCG_SPLL_MONITOR_INT&#160;</td><td class="fielddoc">
<p>Interrupt when system PLL error detected. </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="a5172651d090fc83d8c28dba5fff0ed09af4429d2e9d822c0898179376bce62059"></a>SCG_SPLL_MONITOR_RESET&#160;</td><td class="fielddoc">
<p>Reset when system PLL error detected. </p>
</td></tr>
</table>

<p>Definition at line <a class="el" href="clock___s32_k1xx_8h_source.html#l00448">448</a> of file <a class="el" href="clock___s32_k1xx_8h_source.html">clock_S32K1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="acc7a93b8637620ae019e86004b5ccc4e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="clock___s32_k1xx_8h.html#acc7a93b8637620ae019e86004b5ccc4e">xosc_ref_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>XOSC reference clock select (internal oscillator is bypassed or not) Implements xosc_ref_t_Class. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a class="anchor" id="acc7a93b8637620ae019e86004b5ccc4ea1e407d72d9c4ad8c5c9cb0b2236cd60c"></a>XOSC_EXT_REF&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="acc7a93b8637620ae019e86004b5ccc4ea4e693123249d4382fffb44b1c92e3b56"></a>XOSC_INT_OSC&#160;</td><td class="fielddoc">
</td></tr>
</table>

<p>Definition at line <a class="el" href="clock___s32_k1xx_8h_source.html#l00725">725</a> of file <a class="el" href="clock___s32_k1xx_8h_source.html">clock_S32K1xx.h</a>.</p>

</div>
</div>
<h2 class="groupheader">Function Documentation</h2>
<a class="anchor" id="aeaf7d9b43b68d17b4b5aec0bf3a946df"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="status_8h.html#af9bff8ff1154a04a899276af806b8586">status_t</a> CLOCK_DRV_GetFreq </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="_s32_k116__features_8h.html#a64124f27cd745ac7c837469f9391f728">clock_names_t</a>&#160;</td>
          <td class="paramname"><em>clockName</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t *&#160;</td>
          <td class="paramname"><em>frequency</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="clock___s32_k1xx_8c_source.html#l02873">2873</a> of file <a class="el" href="clock___s32_k1xx_8c_source.html">clock_S32K1xx.c</a>.</p>

</div>
</div>
<a class="anchor" id="a2a4968c843742b8643255c1aaef7fdfe"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void CLOCK_DRV_GetSystemClockSource </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structsys__clk__config__t.html">sys_clk_config_t</a> *&#160;</td>
          <td class="paramname"><em>sysClkConfig</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Gets the system clock source. </p>
<p>This function gets the current system clock source.</p>
<dl class="section return"><dt>Returns</dt><dd>Value of the current system clock source. </dd></dl>

<p>Definition at line <a class="el" href="clock___s32_k1xx_8c_source.html#l03129">3129</a> of file <a class="el" href="clock___s32_k1xx_8c_source.html">clock_S32K1xx.c</a>.</p>

</div>
</div>
<a class="anchor" id="a6e55f77aaaea4fa19fe450ff71f6e94d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="status_8h.html#af9bff8ff1154a04a899276af806b8586">status_t</a> CLOCK_DRV_Init </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structclock__manager__user__config__t.html">clock_manager_user_config_t</a> const *&#160;</td>
          <td class="paramname"><em>config</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="clock___s32_k1xx_8c_source.html#l02860">2860</a> of file <a class="el" href="clock___s32_k1xx_8c_source.html">clock_S32K1xx.c</a>.</p>

</div>
</div>
<a class="anchor" id="a8346359857421936731823140b341460"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="status_8h.html#af9bff8ff1154a04a899276af806b8586">status_t</a> CLOCK_DRV_SetClockSource </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="_s32_k116__features_8h.html#a64124f27cd745ac7c837469f9391f728">clock_names_t</a>&#160;</td>
          <td class="paramname"><em>clockName</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const <a class="el" href="structclock__source__config__t.html">clock_source_config_t</a> *&#160;</td>
          <td class="paramname"><em>clkSrcConfig</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This function configures a clock source. </p>
<p>The clock source is configured based on the provided configuration. All values from the previous configuration of clock source are overwritten. If no configuration is provided, then a default one is used.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">clockName</td><td>Clock name of the configured peripheral clock </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">clkSrcConfig</td><td>Pointer to the configuration structure </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Status of module initialization </dd></dl>

<p>Definition at line <a class="el" href="clock___s32_k1xx_8c_source.html#l03184">3184</a> of file <a class="el" href="clock___s32_k1xx_8c_source.html">clock_S32K1xx.c</a>.</p>

</div>
</div>
<a class="anchor" id="aae5c28faad1214c896ce0aebd2efc4cd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void CLOCK_DRV_SetModuleClock </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="_s32_k116__features_8h.html#a64124f27cd745ac7c837469f9391f728">clock_names_t</a>&#160;</td>
          <td class="paramname"><em>clockName</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const <a class="el" href="structmodule__clk__config__t.html">module_clk_config_t</a> *&#160;</td>
          <td class="paramname"><em>moduleClkConfig</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Configures module clock. </p>
<p>This function configures a module clock according to the configuration. If no configuration is provided (moduleClkConfig is null), then a default one is used</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">clockName</td><td>Clock name of the configured module clock </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">moduleClkConfig</td><td>Pointer to the configuration structure. </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="clock___s32_k1xx_8c_source.html#l02885">2885</a> of file <a class="el" href="clock___s32_k1xx_8c_source.html">clock_S32K1xx.c</a>.</p>

</div>
</div>
<a class="anchor" id="a8eb9c37dac94cd018f09a94f6b1840df"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="status_8h.html#af9bff8ff1154a04a899276af806b8586">status_t</a> CLOCK_DRV_SetSystemClock </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="clock___s32_k1xx_8h.html#a99326be5855e23b7b48dd5227e07852e">pwr_modes_t</a> *&#160;</td>
          <td class="paramname"><em>mode</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const <a class="el" href="structsys__clk__config__t.html">sys_clk_config_t</a> *&#160;</td>
          <td class="paramname"><em>sysClkConfig</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Configures the system clocks. </p>
<p>This function configures the system clocks (core, bus and flash clocks) in the specified power mode. If no power mode is specified (null parameter) then it is the current power mode.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">mode</td><td>Pointer to power mode for which the configured system clocks apply </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">sysClkConfig</td><td>Pointer to the system clocks configuration structure. </td></tr>
  </table>
  </dd>
</dl>
<p>&lt; Dividers for SIRC</p>
<p>&lt; Dividers for FIRC</p>
<p>&lt; Dividers for SOSC</p>
<p>&lt; Dividers for SPLL </p>

<p>Definition at line <a class="el" href="clock___s32_k1xx_8c_source.html#l02982">2982</a> of file <a class="el" href="clock___s32_k1xx_8c_source.html">clock_S32K1xx.c</a>.</p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_c5a52a81292cf9a5167198f4f346d6d9.html">platform</a></li><li class="navelem"><a class="el" href="dir_83c4f67939b2e50b6dc50fe3fc259b2d.html">drivers</a></li><li class="navelem"><a class="el" href="dir_0d0886e2fcbb253e2697226899070bee.html">src</a></li><li class="navelem"><a class="el" href="dir_fabe7cef5eb596f3f4eb5b80b53a4eaa.html">clock</a></li><li class="navelem"><a class="el" href="dir_6d94145b06899adf2babfc5a0f9ab6ac.html">S32K1xx</a></li><li class="navelem"><a class="el" href="clock___s32_k1xx_8h.html">clock_S32K1xx.h</a></li>
    <li class="footer">Generated on Thu Feb 8 2018 15:07:05 for S32 SDK by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.10 </li>
  </ul>
</div>
</body>
</html>
