"# My Verilog project for the C2S program in CET" 
