
AVRASM ver. 2.1.30  C:\Users\Mehrbod\Documents\Mehrbod Circuits\MEHRBOD School Assistant\Debug\List\MMK School Assistant.asm Sat Jul 30 22:50:10 2022

C:\Users\Mehrbod\Documents\Mehrbod Circuits\MEHRBOD School Assistant\Debug\List\MMK School Assistant.asm(1090): warning: Register r5 already defined by the .DEF directive
C:\Users\Mehrbod\Documents\Mehrbod Circuits\MEHRBOD School Assistant\Debug\List\MMK School Assistant.asm(1091): warning: Register r4 already defined by the .DEF directive
C:\Users\Mehrbod\Documents\Mehrbod Circuits\MEHRBOD School Assistant\Debug\List\MMK School Assistant.asm(1092): warning: Register r7 already defined by the .DEF directive
C:\Users\Mehrbod\Documents\Mehrbod Circuits\MEHRBOD School Assistant\Debug\List\MMK School Assistant.asm(1093): warning: Register r6 already defined by the .DEF directive
C:\Users\Mehrbod\Documents\Mehrbod Circuits\MEHRBOD School Assistant\Debug\List\MMK School Assistant.asm(1094): warning: Register r9 already defined by the .DEF directive
C:\Users\Mehrbod\Documents\Mehrbod Circuits\MEHRBOD School Assistant\Debug\List\MMK School Assistant.asm(1095): warning: Register r8 already defined by the .DEF directive
C:\Users\Mehrbod\Documents\Mehrbod Circuits\MEHRBOD School Assistant\Debug\List\MMK School Assistant.asm(1096): warning: Register r11 already defined by the .DEF directive
C:\Users\Mehrbod\Documents\Mehrbod Circuits\MEHRBOD School Assistant\Debug\List\MMK School Assistant.asm(1097): warning: Register r10 already defined by the .DEF directive
C:\Users\Mehrbod\Documents\Mehrbod Circuits\MEHRBOD School Assistant\Debug\List\MMK School Assistant.asm(1098): warning: Register r13 already defined by the .DEF directive
                 
                 
                 ;CodeVisionAVR C Compiler V3.12 Advanced
                 ;(C) Copyright 1998-2014 Pavel Haiduc, HP InfoTech s.r.l.
                 ;http://www.hpinfotech.com
                 
                 ;Build configuration    : Debug
                 ;Chip type              : ATmega128A
                 ;Program type           : Application
                 ;Clock frequency        : 16.000000 MHz
                 ;Memory model           : Small
                 ;Optimize for           : Size
                 ;(s)printf features     : int, width
                 ;(s)scanf features      : int, width
                 ;External RAM size      : 0
                 ;Data Stack size        : 1024 byte(s)
                 ;Heap size              : 0 byte(s)
                 ;Promote 'char' to 'int': Yes
                 ;'char' is unsigned     : Yes
                 ;8 bit enums            : Yes
                 ;Global 'const' stored in FLASH: Yes
                 ;Enhanced function parameter passing: Yes
                 ;Enhanced core instructions: On
                 ;Automatic register allocation for global variables: On
                 ;Smart register allocation: On
                 
                 	#define _MODEL_SMALL_
                 
                 	#pragma AVRPART ADMIN PART_NAME ATmega128A
                 	#pragma AVRPART MEMORY PROG_FLASH 131072
                 	#pragma AVRPART MEMORY EEPROM 4096
                 	#pragma AVRPART MEMORY INT_SRAM SIZE 4096
                 	#pragma AVRPART MEMORY INT_SRAM START_ADDR 0x100
                 
                 	#define CALL_SUPPORTED 1
                 
                 	.LISTMAC
                 	.EQU UDRE=0x5
                 	.EQU RXC=0x7
                 	.EQU USR=0xB
                 	.EQU UDR=0xC
                 	.EQU SPSR=0xE
                 	.EQU SPDR=0xF
                 	.EQU EERE=0x0
                 	.EQU EEWE=0x1
                 	.EQU EEMWE=0x2
                 	.EQU EECR=0x1C
                 	.EQU EEDR=0x1D
                 	.EQU EEARL=0x1E
                 	.EQU EEARH=0x1F
                 	.EQU WDTCR=0x21
                 	.EQU MCUCR=0x35
                 	.EQU RAMPZ=0x3B
                 	.EQU SPL=0x3D
                 	.EQU SPH=0x3E
                 	.EQU SREG=0x3F
                 	.EQU XMCRA=0x6D
                 	.EQU XMCRB=0x6C
                 
                 	.DEF R0X0=R0
                 	.DEF R0X1=R1
                 	.DEF R0X2=R2
                 	.DEF R0X3=R3
                 	.DEF R0X4=R4
                 	.DEF R0X5=R5
                 	.DEF R0X6=R6
                 	.DEF R0X7=R7
                 	.DEF R0X8=R8
                 	.DEF R0X9=R9
                 	.DEF R0XA=R10
                 	.DEF R0XB=R11
                 	.DEF R0XC=R12
                 	.DEF R0XD=R13
                 	.DEF R0XE=R14
                 	.DEF R0XF=R15
                 	.DEF R0X10=R16
                 	.DEF R0X11=R17
                 	.DEF R0X12=R18
                 	.DEF R0X13=R19
                 	.DEF R0X14=R20
                 	.DEF R0X15=R21
                 	.DEF R0X16=R22
                 	.DEF R0X17=R23
                 	.DEF R0X18=R24
                 	.DEF R0X19=R25
                 	.DEF R0X1A=R26
                 	.DEF R0X1B=R27
                 	.DEF R0X1C=R28
                 	.DEF R0X1D=R29
                 	.DEF R0X1E=R30
                 	.DEF R0X1F=R31
                 
                 	.EQU __SRAM_START=0x0100
                 	.EQU __SRAM_END=0x10FF
                 	.EQU __DSTACK_SIZE=0x0400
                 	.EQU __HEAP_SIZE=0x0000
                 	.EQU __CLEAR_SRAM_SIZE=__SRAM_END-__SRAM_START+1
                 
                 	.MACRO __CPD1N
                 	CPI  R30,LOW(@0)
                 	LDI  R26,HIGH(@0)
                 	CPC  R31,R26
                 	LDI  R26,BYTE3(@0)
                 	CPC  R22,R26
                 	LDI  R26,BYTE4(@0)
                 	CPC  R23,R26
                 	.ENDM
                 
                 	.MACRO __CPD2N
                 	CPI  R26,LOW(@0)
                 	LDI  R30,HIGH(@0)
                 	CPC  R27,R30
                 	LDI  R30,BYTE3(@0)
                 	CPC  R24,R30
                 	LDI  R30,BYTE4(@0)
                 	CPC  R25,R30
                 	.ENDM
                 
                 	.MACRO __CPWRR
                 	CP   R@0,R@2
                 	CPC  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __CPWRN
                 	CPI  R@0,LOW(@2)
                 	LDI  R30,HIGH(@2)
                 	CPC  R@1,R30
                 	.ENDM
                 
                 	.MACRO __ADDB1MN
                 	SUBI R30,LOW(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDB2MN
                 	SUBI R26,LOW(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDW1MN
                 	SUBI R30,LOW(-@0-(@1))
                 	SBCI R31,HIGH(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDW2MN
                 	SUBI R26,LOW(-@0-(@1))
                 	SBCI R27,HIGH(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDW1FN
                 	SUBI R30,LOW(-2*@0-(@1))
                 	SBCI R31,HIGH(-2*@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDD1FN
                 	SUBI R30,LOW(-2*@0-(@1))
                 	SBCI R31,HIGH(-2*@0-(@1))
                 	SBCI R22,BYTE3(-2*@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDD1N
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	SBCI R22,BYTE3(-@0)
                 	SBCI R23,BYTE4(-@0)
                 	.ENDM
                 
                 	.MACRO __ADDD2N
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	SBCI R24,BYTE3(-@0)
                 	SBCI R25,BYTE4(-@0)
                 	.ENDM
                 
                 	.MACRO __SUBD1N
                 	SUBI R30,LOW(@0)
                 	SBCI R31,HIGH(@0)
                 	SBCI R22,BYTE3(@0)
                 	SBCI R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __SUBD2N
                 	SUBI R26,LOW(@0)
                 	SBCI R27,HIGH(@0)
                 	SBCI R24,BYTE3(@0)
                 	SBCI R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ANDBMNN
                 	LDS  R30,@0+(@1)
                 	ANDI R30,LOW(@2)
                 	STS  @0+(@1),R30
                 	.ENDM
                 
                 	.MACRO __ANDWMNN
                 	LDS  R30,@0+(@1)
                 	ANDI R30,LOW(@2)
                 	STS  @0+(@1),R30
                 	LDS  R30,@0+(@1)+1
                 	ANDI R30,HIGH(@2)
                 	STS  @0+(@1)+1,R30
                 	.ENDM
                 
                 	.MACRO __ANDD1N
                 	ANDI R30,LOW(@0)
                 	ANDI R31,HIGH(@0)
                 	ANDI R22,BYTE3(@0)
                 	ANDI R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ANDD2N
                 	ANDI R26,LOW(@0)
                 	ANDI R27,HIGH(@0)
                 	ANDI R24,BYTE3(@0)
                 	ANDI R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ORBMNN
                 	LDS  R30,@0+(@1)
                 	ORI  R30,LOW(@2)
                 	STS  @0+(@1),R30
                 	.ENDM
                 
                 	.MACRO __ORWMNN
                 	LDS  R30,@0+(@1)
                 	ORI  R30,LOW(@2)
                 	STS  @0+(@1),R30
                 	LDS  R30,@0+(@1)+1
                 	ORI  R30,HIGH(@2)
                 	STS  @0+(@1)+1,R30
                 	.ENDM
                 
                 	.MACRO __ORD1N
                 	ORI  R30,LOW(@0)
                 	ORI  R31,HIGH(@0)
                 	ORI  R22,BYTE3(@0)
                 	ORI  R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ORD2N
                 	ORI  R26,LOW(@0)
                 	ORI  R27,HIGH(@0)
                 	ORI  R24,BYTE3(@0)
                 	ORI  R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __DELAY_USB
                 	LDI  R24,LOW(@0)
                 __DELAY_USB_LOOP:
                 	DEC  R24
                 	BRNE __DELAY_USB_LOOP
                 	.ENDM
                 
                 	.MACRO __DELAY_USW
                 	LDI  R24,LOW(@0)
                 	LDI  R25,HIGH(@0)
                 __DELAY_USW_LOOP:
                 	SBIW R24,1
                 	BRNE __DELAY_USW_LOOP
                 	.ENDM
                 
                 	.MACRO __GETD1S
                 	LDD  R30,Y+@0
                 	LDD  R31,Y+@0+1
                 	LDD  R22,Y+@0+2
                 	LDD  R23,Y+@0+3
                 	.ENDM
                 
                 	.MACRO __GETD2S
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	LDD  R24,Y+@0+2
                 	LDD  R25,Y+@0+3
                 	.ENDM
                 
                 	.MACRO __PUTD1S
                 	STD  Y+@0,R30
                 	STD  Y+@0+1,R31
                 	STD  Y+@0+2,R22
                 	STD  Y+@0+3,R23
                 	.ENDM
                 
                 	.MACRO __PUTD2S
                 	STD  Y+@0,R26
                 	STD  Y+@0+1,R27
                 	STD  Y+@0+2,R24
                 	STD  Y+@0+3,R25
                 	.ENDM
                 
                 	.MACRO __PUTDZ2
                 	STD  Z+@0,R26
                 	STD  Z+@0+1,R27
                 	STD  Z+@0+2,R24
                 	STD  Z+@0+3,R25
                 	.ENDM
                 
                 	.MACRO __CLRD1S
                 	STD  Y+@0,R30
                 	STD  Y+@0+1,R30
                 	STD  Y+@0+2,R30
                 	STD  Y+@0+3,R30
                 	.ENDM
                 
                 	.MACRO __POINTB1MN
                 	LDI  R30,LOW(@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTW1MN
                 	LDI  R30,LOW(@0+(@1))
                 	LDI  R31,HIGH(@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTD1M
                 	LDI  R30,LOW(@0)
                 	LDI  R31,HIGH(@0)
                 	LDI  R22,BYTE3(@0)
                 	LDI  R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __POINTW1FN
                 	LDI  R30,LOW(2*@0+(@1))
                 	LDI  R31,HIGH(2*@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTD1FN
                 	LDI  R30,LOW(2*@0+(@1))
                 	LDI  R31,HIGH(2*@0+(@1))
                 	LDI  R22,BYTE3(2*@0+(@1))
                 	LDI  R23,BYTE4(2*@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTB2MN
                 	LDI  R26,LOW(@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTW2MN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTW2FN
                 	LDI  R26,LOW(2*@0+(@1))
                 	LDI  R27,HIGH(2*@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTD2FN
                 	LDI  R26,LOW(2*@0+(@1))
                 	LDI  R27,HIGH(2*@0+(@1))
                 	LDI  R24,BYTE3(2*@0+(@1))
                 	LDI  R25,BYTE4(2*@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTBRM
                 	LDI  R@0,LOW(@1)
                 	.ENDM
                 
                 	.MACRO __POINTWRM
                 	LDI  R@0,LOW(@2)
                 	LDI  R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __POINTBRMN
                 	LDI  R@0,LOW(@1+(@2))
                 	.ENDM
                 
                 	.MACRO __POINTWRMN
                 	LDI  R@0,LOW(@2+(@3))
                 	LDI  R@1,HIGH(@2+(@3))
                 	.ENDM
                 
                 	.MACRO __POINTWRFN
                 	LDI  R@0,LOW(@2*2+(@3))
                 	LDI  R@1,HIGH(@2*2+(@3))
                 	.ENDM
                 
                 	.MACRO __GETD1N
                 	LDI  R30,LOW(@0)
                 	LDI  R31,HIGH(@0)
                 	LDI  R22,BYTE3(@0)
                 	LDI  R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __GETD2N
                 	LDI  R26,LOW(@0)
                 	LDI  R27,HIGH(@0)
                 	LDI  R24,BYTE3(@0)
                 	LDI  R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __GETB1MN
                 	LDS  R30,@0+(@1)
                 	.ENDM
                 
                 	.MACRO __GETB1HMN
                 	LDS  R31,@0+(@1)
                 	.ENDM
                 
                 	.MACRO __GETW1MN
                 	LDS  R30,@0+(@1)
                 	LDS  R31,@0+(@1)+1
                 	.ENDM
                 
                 	.MACRO __GETD1MN
                 	LDS  R30,@0+(@1)
                 	LDS  R31,@0+(@1)+1
                 	LDS  R22,@0+(@1)+2
                 	LDS  R23,@0+(@1)+3
                 	.ENDM
                 
                 	.MACRO __GETBRMN
                 	LDS  R@0,@1+(@2)
                 	.ENDM
                 
                 	.MACRO __GETWRMN
                 	LDS  R@0,@2+(@3)
                 	LDS  R@1,@2+(@3)+1
                 	.ENDM
                 
                 	.MACRO __GETWRZ
                 	LDD  R@0,Z+@2
                 	LDD  R@1,Z+@2+1
                 	.ENDM
                 
                 	.MACRO __GETD2Z
                 	LDD  R26,Z+@0
                 	LDD  R27,Z+@0+1
                 	LDD  R24,Z+@0+2
                 	LDD  R25,Z+@0+3
                 	.ENDM
                 
                 	.MACRO __GETB2MN
                 	LDS  R26,@0+(@1)
                 	.ENDM
                 
                 	.MACRO __GETW2MN
                 	LDS  R26,@0+(@1)
                 	LDS  R27,@0+(@1)+1
                 	.ENDM
                 
                 	.MACRO __GETD2MN
                 	LDS  R26,@0+(@1)
                 	LDS  R27,@0+(@1)+1
                 	LDS  R24,@0+(@1)+2
                 	LDS  R25,@0+(@1)+3
                 	.ENDM
                 
                 	.MACRO __PUTB1MN
                 	STS  @0+(@1),R30
                 	.ENDM
                 
                 	.MACRO __PUTW1MN
                 	STS  @0+(@1),R30
                 	STS  @0+(@1)+1,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1MN
                 	STS  @0+(@1),R30
                 	STS  @0+(@1)+1,R31
                 	STS  @0+(@1)+2,R22
                 	STS  @0+(@1)+3,R23
                 	.ENDM
                 
                 	.MACRO __PUTB1EN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	CALL __EEPROMWRB
                 	.ENDM
                 
                 	.MACRO __PUTW1EN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	CALL __EEPROMWRW
                 	.ENDM
                 
                 	.MACRO __PUTD1EN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	CALL __EEPROMWRD
                 	.ENDM
                 
                 	.MACRO __PUTBR0MN
                 	STS  @0+(@1),R0
                 	.ENDM
                 
                 	.MACRO __PUTBMRN
                 	STS  @0+(@1),R@2
                 	.ENDM
                 
                 	.MACRO __PUTWMRN
                 	STS  @0+(@1),R@2
                 	STS  @0+(@1)+1,R@3
                 	.ENDM
                 
                 	.MACRO __PUTBZR
                 	STD  Z+@1,R@0
                 	.ENDM
                 
                 	.MACRO __PUTWZR
                 	STD  Z+@2,R@0
                 	STD  Z+@2+1,R@1
                 	.ENDM
                 
                 	.MACRO __GETW1R
                 	MOV  R30,R@0
                 	MOV  R31,R@1
                 	.ENDM
                 
                 	.MACRO __GETW2R
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	.ENDM
                 
                 	.MACRO __GETWRN
                 	LDI  R@0,LOW(@2)
                 	LDI  R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __PUTW1R
                 	MOV  R@0,R30
                 	MOV  R@1,R31
                 	.ENDM
                 
                 	.MACRO __PUTW2R
                 	MOV  R@0,R26
                 	MOV  R@1,R27
                 	.ENDM
                 
                 	.MACRO __ADDWRN
                 	SUBI R@0,LOW(-@2)
                 	SBCI R@1,HIGH(-@2)
                 	.ENDM
                 
                 	.MACRO __ADDWRR
                 	ADD  R@0,R@2
                 	ADC  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __SUBWRN
                 	SUBI R@0,LOW(@2)
                 	SBCI R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __SUBWRR
                 	SUB  R@0,R@2
                 	SBC  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __ANDWRN
                 	ANDI R@0,LOW(@2)
                 	ANDI R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __ANDWRR
                 	AND  R@0,R@2
                 	AND  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __ORWRN
                 	ORI  R@0,LOW(@2)
                 	ORI  R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __ORWRR
                 	OR   R@0,R@2
                 	OR   R@1,R@3
                 	.ENDM
                 
                 	.MACRO __EORWRR
                 	EOR  R@0,R@2
                 	EOR  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __GETWRS
                 	LDD  R@0,Y+@2
                 	LDD  R@1,Y+@2+1
                 	.ENDM
                 
                 	.MACRO __PUTBSR
                 	STD  Y+@1,R@0
                 	.ENDM
                 
                 	.MACRO __PUTWSR
                 	STD  Y+@2,R@0
                 	STD  Y+@2+1,R@1
                 	.ENDM
                 
                 	.MACRO __MOVEWRR
                 	MOV  R@0,R@2
                 	MOV  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __INWR
                 	IN   R@0,@2
                 	IN   R@1,@2+1
                 	.ENDM
                 
                 	.MACRO __OUTWR
                 	OUT  @2+1,R@1
                 	OUT  @2,R@0
                 	.ENDM
                 
                 	.MACRO __CALL1MN
                 	LDS  R30,@0+(@1)
                 	LDS  R31,@0+(@1)+1
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __CALL1FN
                 	LDI  R30,LOW(2*@0+(@1))
                 	LDI  R31,HIGH(2*@0+(@1))
                 	CALL __GETW1PF
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __CALL2EN
                 	PUSH R26
                 	PUSH R27
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	CALL __EEPROMRDW
                 	POP  R27
                 	POP  R26
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __CALL2EX
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	CALL __EEPROMRDD
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __GETW1STACK
                 	IN   R30,SPL
                 	IN   R31,SPH
                 	ADIW R30,@0+1
                 	LD   R0,Z+
                 	LD   R31,Z
                 	MOV  R30,R0
                 	.ENDM
                 
                 	.MACRO __GETD1STACK
                 	IN   R30,SPL
                 	IN   R31,SPH
                 	ADIW R30,@0+1
                 	LD   R0,Z+
                 	LD   R1,Z+
                 	LD   R22,Z
                 	MOVW R30,R0
                 	.ENDM
                 
                 	.MACRO __NBST
                 	BST  R@0,@1
                 	IN   R30,SREG
                 	LDI  R31,0x40
                 	EOR  R30,R31
                 	OUT  SREG,R30
                 	.ENDM
                 
                 
                 	.MACRO __PUTB1SN
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SN
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SN
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1SNS
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	ADIW R26,@1
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SNS
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	ADIW R26,@1
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SNS
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	ADIW R26,@1
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1PMN
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1PMN
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1PMN
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1PMNS
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	ADIW R26,@1
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1PMNS
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	ADIW R26,@1
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1PMNS
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	ADIW R26,@1
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RN
                 	MOVW R26,R@0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RN
                 	MOVW R26,R@0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RN
                 	MOVW R26,R@0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RNS
                 	MOVW R26,R@0
                 	ADIW R26,@1
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RNS
                 	MOVW R26,R@0
                 	ADIW R26,@1
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RNS
                 	MOVW R26,R@0
                 	ADIW R26,@1
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RON
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RON
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RON
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RONS
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	ADIW R26,@2
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RONS
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	ADIW R26,@2
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RONS
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	ADIW R26,@2
                 	CALL __PUTDP1
                 	.ENDM
                 
                 
                 	.MACRO __GETB1SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R30,Z
                 	.ENDM
                 
                 	.MACRO __GETB1HSX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R31,Z
                 	.ENDM
                 
                 	.MACRO __GETW1SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R0,Z+
                 	LD   R31,Z
                 	MOV  R30,R0
                 	.ENDM
                 
                 	.MACRO __GETD1SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R0,Z+
                 	LD   R1,Z+
                 	LD   R22,Z+
                 	LD   R23,Z
                 	MOVW R30,R0
                 	.ENDM
                 
                 	.MACRO __GETB2SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R26,X
                 	.ENDM
                 
                 	.MACRO __GETW2SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	.ENDM
                 
                 	.MACRO __GETD2SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R1,X+
                 	LD   R24,X+
                 	LD   R25,X
                 	MOVW R26,R0
                 	.ENDM
                 
                 	.MACRO __GETBRSX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@1)
                 	SBCI R31,HIGH(-@1)
                 	LD   R@0,Z
                 	.ENDM
                 
                 	.MACRO __GETWRSX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@2)
                 	SBCI R31,HIGH(-@2)
                 	LD   R@0,Z+
                 	LD   R@1,Z
                 	.ENDM
                 
                 	.MACRO __GETBRSX2
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	LD   R@0,X
                 	.ENDM
                 
                 	.MACRO __GETWRSX2
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	LD   R@0,X+
                 	LD   R@1,X
                 	.ENDM
                 
                 	.MACRO __LSLW8SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R31,Z
                 	CLR  R30
                 	.ENDM
                 
                 	.MACRO __PUTB1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X+,R31
                 	ST   X+,R22
                 	ST   X,R23
                 	.ENDM
                 
                 	.MACRO __CLRW1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __CLRD1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X+,R30
                 	ST   X+,R30
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTB2SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	ST   Z,R26
                 	.ENDM
                 
                 	.MACRO __PUTW2SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	ST   Z+,R26
                 	ST   Z,R27
                 	.ENDM
                 
                 	.MACRO __PUTD2SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	ST   Z+,R26
                 	ST   Z+,R27
                 	ST   Z+,R24
                 	ST   Z,R25
                 	.ENDM
                 
                 	.MACRO __PUTBSRX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@1)
                 	SBCI R31,HIGH(-@1)
                 	ST   Z,R@0
                 	.ENDM
                 
                 	.MACRO __PUTWSRX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@2)
                 	SBCI R31,HIGH(-@2)
                 	ST   Z+,R@0
                 	ST   Z,R@1
                 	.ENDM
                 
                 	.MACRO __PUTB1SNX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SNX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SNX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X+,R31
                 	ST   X+,R22
                 	ST   X,R23
                 	.ENDM
                 
                 	.MACRO __MULBRR
                 	MULS R@0,R@1
                 	MOVW R30,R0
                 	.ENDM
                 
                 	.MACRO __MULBRRU
                 	MUL  R@0,R@1
                 	MOVW R30,R0
                 	.ENDM
                 
                 	.MACRO __MULBRR0
                 	MULS R@0,R@1
                 	.ENDM
                 
                 	.MACRO __MULBRRU0
                 	MUL  R@0,R@1
                 	.ENDM
                 
                 	.MACRO __MULBNWRU
                 	LDI  R26,@2
                 	MUL  R26,R@0
                 	MOVW R30,R0
                 	MUL  R26,R@1
                 	ADD  R31,R0
                 	.ENDM
                 
                 ;NAME DEFINITIONS FOR GLOBAL VARIABLES ALLOCATED TO REGISTERS
                 	.DEF _rx_wr_index0=R5
                 	.DEF _rx_rd_index0=R4
                 	.DEF _rx_counter0=R7
                 	.DEF _rx_wr_index1=R6
                 	.DEF _rx_rd_index1=R9
                 	.DEF _rx_counter1=R8
                 	.DEF __lcd_x=R11
                 	.DEF __lcd_y=R10
                 	.DEF __lcd_maxx=R13
                 
                 	.CSEG
                 	.ORG 0x00
                 
                 ;START OF CODE MARKER
                 __START_OF_CODE:
                 
                 ;INTERRUPT VECTORS
000000 940c 006b 	JMP  __RESET
000002 940c 0000 	JMP  0x00
000004 940c 0000 	JMP  0x00
000006 940c 0000 	JMP  0x00
000008 940c 0000 	JMP  0x00
00000a 940c 0000 	JMP  0x00
00000c 940c 0000 	JMP  0x00
00000e 940c 0000 	JMP  0x00
000010 940c 0000 	JMP  0x00
000012 940c 0000 	JMP  0x00
000014 940c 0000 	JMP  0x00
000016 940c 0000 	JMP  0x00
000018 940c 0000 	JMP  0x00
00001a 940c 0000 	JMP  0x00
00001c 940c 0000 	JMP  0x00
00001e 940c 0000 	JMP  0x00
000020 940c 0000 	JMP  0x00
000022 940c 0000 	JMP  0x00
000024 940c 009b 	JMP  _usart0_rx_isr
000026 940c 0000 	JMP  0x00
000028 940c 0000 	JMP  0x00
00002a 940c 0000 	JMP  0x00
00002c 940c 0000 	JMP  0x00
00002e 940c 0000 	JMP  0x00
000030 940c 0000 	JMP  0x00
000032 940c 0000 	JMP  0x00
000034 940c 0000 	JMP  0x00
000036 940c 0000 	JMP  0x00
000038 940c 0000 	JMP  0x00
00003a 940c 0000 	JMP  0x00
00003c 940c 00b4 	JMP  _usart1_rx_isr
00003e 940c 0000 	JMP  0x00
000040 940c 0000 	JMP  0x00
000042 940c 0000 	JMP  0x00
000044 940c 0000 	JMP  0x00
                 
                 _tbl10_G103:
000046 2710
000047 03e8
000048 0064
000049 000a      	.DB  0x10,0x27,0xE8,0x3,0x64,0x0,0xA,0x0
00004a 0001      	.DB  0x1,0x0
                 _tbl16_G103:
00004b 1000
00004c 0100
00004d 0010
00004e 0001      	.DB  0x0,0x10,0x0,0x1,0x10,0x0,0x1,0x0
                 
                 ;REGISTER BIT VARIABLES INITIALIZATION
                 __REG_BIT_VARS:
00004f 0000      	.DW  0x0000
                 
                 ;GLOBAL REGISTER VARIABLES INITIALIZATION
                 __REG_VARS:
000050 0000
000051 0000      	.DB  0x0,0x0,0x0,0x0
000052 0000      	.DB  0x0,0x0
                 
                 _0x0:
000053 6153
000054 616c
000055 216d
C:\Users\Mehrbod\Documents\Mehrbod Circuits\MEHRBOD School Assistant\Debug\List\MMK School Assistant.asm(1159): warning: .cseg .db misalignment - padding zero byte
000056 0000      	.DB  0x53,0x61,0x6C,0x61,0x6D,0x21,0x0
                 _0x2000003:
000057 c080      	.DB  0x80,0xC0
                 _0x20A0060:
C:\Users\Mehrbod\Documents\Mehrbod Circuits\MEHRBOD School Assistant\Debug\List\MMK School Assistant.asm(1163): warning: .cseg .db misalignment - padding zero byte
000058 0001      	.DB  0x1
                 _0x20A0000:
000059 4e2d
00005a 4e41
00005b 4900
00005c 464e      	.DB  0x2D,0x4E,0x41,0x4E,0x0,0x49,0x4E,0x46
C:\Users\Mehrbod\Documents\Mehrbod Circuits\MEHRBOD School Assistant\Debug\List\MMK School Assistant.asm(1166): warning: .cseg .db misalignment - padding zero byte
00005d 0000      	.DB  0x0
                 
                 __GLOBAL_INI_TBL:
00005e 0001      	.DW  0x01
00005f 0002      	.DW  0x02
000060 009e      	.DW  __REG_BIT_VARS*2
                 
000061 0006      	.DW  0x06
000062 0004      	.DW  0x04
000063 00a0      	.DW  __REG_VARS*2
                 
000064 0002      	.DW  0x02
000065 0510      	.DW  __base_y_G100
000066 00ae      	.DW  _0x2000003*2
                 
000067 0001      	.DW  0x01
000068 0514      	.DW  __seed_G105
000069 00b0      	.DW  _0x20A0060*2
                 
                 _0xFFFFFFFF:
00006a 0000      	.DW  0
                 
                 #define __GLOBAL_INI_TBL_PRESENT 1
                 
                 __RESET:
00006b 94f8      	CLI
00006c 27ee      	CLR  R30
00006d bbec      	OUT  EECR,R30
                 
                 ;INTERRUPT VECTORS ARE PLACED
                 ;AT THE START OF FLASH
00006e e0f1      	LDI  R31,1
00006f bff5      	OUT  MCUCR,R31
000070 bfe5      	OUT  MCUCR,R30
000071 93e0 006c 	STS  XMCRB,R30
                 
                 ;CLEAR R2-R14
000073 e08d      	LDI  R24,(14-2)+1
000074 e0a2      	LDI  R26,2
000075 27bb      	CLR  R27
                 __CLEAR_REG:
000076 93ed      	ST   X+,R30
000077 958a      	DEC  R24
000078 f7e9      	BRNE __CLEAR_REG
                 
                 ;CLEAR SRAM
000079 e080      	LDI  R24,LOW(__CLEAR_SRAM_SIZE)
00007a e190      	LDI  R25,HIGH(__CLEAR_SRAM_SIZE)
00007b e0a0      	LDI  R26,LOW(__SRAM_START)
00007c e0b1      	LDI  R27,HIGH(__SRAM_START)
                 __CLEAR_SRAM:
00007d 93ed      	ST   X+,R30
00007e 9701      	SBIW R24,1
00007f f7e9      	BRNE __CLEAR_SRAM
                 
                 ;GLOBAL VARIABLES INITIALIZATION
000080 ebec      	LDI  R30,LOW(__GLOBAL_INI_TBL*2)
000081 e0f0      	LDI  R31,HIGH(__GLOBAL_INI_TBL*2)
                 __GLOBAL_INI_NEXT:
000082 9185      	LPM  R24,Z+
000083 9195      	LPM  R25,Z+
000084 9700      	SBIW R24,0
000085 f061      	BREQ __GLOBAL_INI_END
000086 91a5      	LPM  R26,Z+
000087 91b5      	LPM  R27,Z+
000088 9005      	LPM  R0,Z+
000089 9015      	LPM  R1,Z+
00008a 01bf      	MOVW R22,R30
00008b 01f0      	MOVW R30,R0
                 __GLOBAL_INI_LOOP:
00008c 9005      	LPM  R0,Z+
00008d 920d      	ST   X+,R0
00008e 9701      	SBIW R24,1
00008f f7e1      	BRNE __GLOBAL_INI_LOOP
000090 01fb      	MOVW R30,R22
000091 cff0      	RJMP __GLOBAL_INI_NEXT
                 __GLOBAL_INI_END:
                 
000092 bf8b      	OUT  RAMPZ,R24
                 
                 ;HARDWARE STACK POINTER INITIALIZATION
000093 efef      	LDI  R30,LOW(__SRAM_END-__HEAP_SIZE)
000094 bfed      	OUT  SPL,R30
000095 e1e0      	LDI  R30,HIGH(__SRAM_END-__HEAP_SIZE)
000096 bfee      	OUT  SPH,R30
                 
                 ;DATA STACK POINTER INITIALIZATION
000097 e0c0      	LDI  R28,LOW(__SRAM_START+__DSTACK_SIZE)
000098 e0d5      	LDI  R29,HIGH(__SRAM_START+__DSTACK_SIZE)
                 
000099 940c 00d5 	JMP  _main
                 
                 	.ESEG
                 	.ORG 0
                 
                 	.DSEG
                 	.ORG 0x500
                 
                 	.CSEG
                 ;/*******************************************************
                 ;This program was created by the
                 ;CodeWizardAVR V3.12 Advanced
                 ;Automatic Program Generator
                 ;© Copyright 1998-2014 Pavel Haiduc, HP InfoTech s.r.l.
                 ;http://www.hpinfotech.com
                 ;
                 ;Project : MEHRBOD M.K. School Assistant
                 ;Version : 0.0.0.9
                 ;Date    : 30/07/2022
                 ;Author  : Mehrbod Molla Kazemi
                 ;Company : MelaTronX®
                 ;Comments:
                 ;
                 ;
                 ;Chip type               : ATmega128A
                 ;Program type            : Application
                 ;AVR Core Clock frequency: 16.000000 MHz
                 ;Memory model            : Small
                 ;External RAM size       : 0
                 ;Data Stack size         : 1024
                 ;*******************************************************/
                 ;
                 ;#include <mega128a.h>
                 	#ifndef __SLEEP_DEFINED__
                 	#define __SLEEP_DEFINED__
                 	.EQU __se_bit=0x20
                 	.EQU __sm_mask=0x1C
                 	.EQU __sm_powerdown=0x10
                 	.EQU __sm_powersave=0x18
                 	.EQU __sm_standby=0x14
                 	.EQU __sm_ext_standby=0x1C
                 	.EQU __sm_adc_noise_red=0x08
                 	.SET power_ctrl_reg=mcucr
                 	#endif
                 ;
                 ;// Alphanumeric LCD functions
                 ;#include <alcd.h>
                 ;
                 ;// DS1302 Real Time Clock functions
                 ;#asm
                    .equ __ds1302_port=0x15 ;PORTC
                    .equ __ds1302_io=0
                    .equ __ds1302_sclk=1
                    .equ __ds1302_rst=2
                 ; 0000 0023 #endasm
                 ;#include <ds1302.h>
                 ;
                 ;// MAIN.H FILE.
                 ;#include "main.h"
                 ;
                 ;// Declare your global variables here
                 ;
                 ;#define DATA_REGISTER_EMPTY (1<<UDRE0)
                 ;#define RX_COMPLETE (1<<RXC0)
                 ;#define FRAMING_ERROR (1<<FE0)
                 ;#define PARITY_ERROR (1<<UPE0)
                 ;#define DATA_OVERRUN (1<<DOR0)
                 ;
                 ;// USART0 Receiver buffer
                 ;#define RX_BUFFER_SIZE0 8
                 ;char rx_buffer0[RX_BUFFER_SIZE0];
                 ;
                 ;#if RX_BUFFER_SIZE0 <= 256
                 ;unsigned char rx_wr_index0=0,rx_rd_index0=0;
                 ;#else
                 ;unsigned int rx_wr_index0=0,rx_rd_index0=0;
                 ;#endif
                 ;
                 ;#if RX_BUFFER_SIZE0 < 256
                 ;unsigned char rx_counter0=0;
                 ;#else
                 ;unsigned int rx_counter0=0;
                 ;#endif
                 ;
                 ;// This flag is set on USART0 Receiver buffer overflow
                 ;bit rx_buffer_overflow0;
                 ;
                 ;// USART0 Receiver interrupt service routine
                 ;interrupt [USART0_RXC] void usart0_rx_isr(void)
                 ; 0000 0046 {
                 
                 	.CSEG
                 _usart0_rx_isr:
                 ; .FSTART _usart0_rx_isr
00009b 940e 0269 	CALL SUBOPT_0x0
                 ; 0000 0047 char status,data;
                 ; 0000 0048 status=UCSR0A;
                 ;	status -> R17
                 ;	data -> R16
00009d b11b      	IN   R17,11
                 ; 0000 0049 data=UDR0;
00009e b10c      	IN   R16,12
                 ; 0000 004A if ((status & (FRAMING_ERROR | PARITY_ERROR | DATA_OVERRUN))==0)
00009f 2fe1      	MOV  R30,R17
0000a0 71ec      	ANDI R30,LOW(0x1C)
0000a1 f489      	BRNE _0x3
                 ; 0000 004B    {
                 ; 0000 004C    rx_buffer0[rx_wr_index0++]=data;
0000a2 2de5      	MOV  R30,R5
0000a3 9453      	INC  R5
0000a4 e0f0      	LDI  R31,0
0000a5 50e0      	SUBI R30,LOW(-_rx_buffer0)
0000a6 4ffb      	SBCI R31,HIGH(-_rx_buffer0)
0000a7 8300      	ST   Z,R16
                 ; 0000 004D #if RX_BUFFER_SIZE0 == 256
                 ; 0000 004E    // special case for receiver buffer size=256
                 ; 0000 004F    if (++rx_counter0 == 0) rx_buffer_overflow0=1;
                 ; 0000 0050 #else
                 ; 0000 0051    if (rx_wr_index0 == RX_BUFFER_SIZE0) rx_wr_index0=0;
0000a8 e0e8      	LDI  R30,LOW(8)
0000a9 15e5      	CP   R30,R5
0000aa f409      	BRNE _0x4
0000ab 2455      	CLR  R5
                 ; 0000 0052    if (++rx_counter0 == RX_BUFFER_SIZE0)
                 _0x4:
0000ac 9473      	INC  R7
0000ad e0e8      	LDI  R30,LOW(8)
0000ae 15e7      	CP   R30,R7
0000af f419      	BRNE _0x5
                 ; 0000 0053       {
                 ; 0000 0054       rx_counter0=0;
0000b0 2477      	CLR  R7
                 ; 0000 0055       rx_buffer_overflow0=1;
0000b1 9468      	SET
0000b2 f820      	BLD  R2,0
                 ; 0000 0056       }
                 ; 0000 0057 #endif
                 ; 0000 0058    }
                 _0x5:
                 ; 0000 0059 }
                 _0x3:
0000b3 c01a      	RJMP _0x20
                 ; .FEND
                 ;
                 ;#ifndef _DEBUG_TERMINAL_IO_
                 ;// Get a character from the USART0 Receiver buffer
                 ;#define _ALTERNATE_GETCHAR_
                 ;#pragma used+
                 ;char getchar(void)
                 ; 0000 0060 {
                 ; 0000 0061 char data;
                 ; 0000 0062 while (rx_counter0==0);
                 ;	data -> R17
                 ; 0000 0063 data=rx_buffer0[rx_rd_index0++];
                 ; 0000 0064 #if RX_BUFFER_SIZE0 != 256
                 ; 0000 0065 if (rx_rd_index0 == RX_BUFFER_SIZE0) rx_rd_index0=0;
                 ; 0000 0066 #endif
                 ; 0000 0067 #asm("cli")
                 ; 0000 0068 --rx_counter0;
                 ; 0000 0069 #asm("sei")
                 ; 0000 006A return data;
                 ; 0000 006B }
                 ;#pragma used-
                 ;#endif
                 ;
                 ;// USART1 Receiver buffer
                 ;#define RX_BUFFER_SIZE1 8
                 ;char rx_buffer1[RX_BUFFER_SIZE1];
                 ;
                 ;#if RX_BUFFER_SIZE1 <= 256
                 ;unsigned char rx_wr_index1=0,rx_rd_index1=0;
                 ;#else
                 ;unsigned int rx_wr_index1=0,rx_rd_index1=0;
                 ;#endif
                 ;
                 ;#if RX_BUFFER_SIZE1 < 256
                 ;unsigned char rx_counter1=0;
                 ;#else
                 ;unsigned int rx_counter1=0;
                 ;#endif
                 ;
                 ;// This flag is set on USART1 Receiver buffer overflow
                 ;bit rx_buffer_overflow1;
                 ;
                 ;// USART1 Receiver interrupt service routine
                 ;interrupt [USART1_RXC] void usart1_rx_isr(void)
                 ; 0000 0084 {
                 _usart1_rx_isr:
                 ; .FSTART _usart1_rx_isr
0000b4 940e 0269 	CALL SUBOPT_0x0
                 ; 0000 0085 char status,data;
                 ; 0000 0086 status=UCSR1A;
                 ;	status -> R17
                 ;	data -> R16
0000b6 9110 009b 	LDS  R17,155
                 ; 0000 0087 data=UDR1;
0000b8 9100 009c 	LDS  R16,156
                 ; 0000 0088 if ((status & (FRAMING_ERROR | PARITY_ERROR | DATA_OVERRUN))==0)
0000ba 2fe1      	MOV  R30,R17
0000bb 71ec      	ANDI R30,LOW(0x1C)
0000bc f489      	BRNE _0xA
                 ; 0000 0089    {
                 ; 0000 008A    rx_buffer1[rx_wr_index1++]=data;
0000bd 2de6      	MOV  R30,R6
0000be 9463      	INC  R6
0000bf e0f0      	LDI  R31,0
0000c0 5fe8      	SUBI R30,LOW(-_rx_buffer1)
0000c1 4ffa      	SBCI R31,HIGH(-_rx_buffer1)
0000c2 8300      	ST   Z,R16
                 ; 0000 008B #if RX_BUFFER_SIZE1 == 256
                 ; 0000 008C    // special case for receiver buffer size=256
                 ; 0000 008D    if (++rx_counter1 == 0) rx_buffer_overflow1=1;
                 ; 0000 008E #else
                 ; 0000 008F    if (rx_wr_index1 == RX_BUFFER_SIZE1) rx_wr_index1=0;
0000c3 e0e8      	LDI  R30,LOW(8)
0000c4 15e6      	CP   R30,R6
0000c5 f409      	BRNE _0xB
0000c6 2466      	CLR  R6
                 ; 0000 0090    if (++rx_counter1 == RX_BUFFER_SIZE1)
                 _0xB:
0000c7 9483      	INC  R8
0000c8 e0e8      	LDI  R30,LOW(8)
0000c9 15e8      	CP   R30,R8
0000ca f419      	BRNE _0xC
                 ; 0000 0091       {
                 ; 0000 0092       rx_counter1=0;
0000cb 2488      	CLR  R8
                 ; 0000 0093       rx_buffer_overflow1=1;
0000cc 9468      	SET
0000cd f821      	BLD  R2,1
                 ; 0000 0094       }
                 ; 0000 0095 #endif
                 ; 0000 0096    }
                 _0xC:
                 ; 0000 0097 }
                 _0xA:
                 _0x20:
0000ce 9109      	LD   R16,Y+
0000cf 9119      	LD   R17,Y+
0000d0 91e9      	LD   R30,Y+
0000d1 bfef      	OUT  SREG,R30
0000d2 91f9      	LD   R31,Y+
0000d3 91e9      	LD   R30,Y+
0000d4 9518      	RETI
                 ; .FEND
                 ;
                 ;// Get a character from the USART1 Receiver buffer
                 ;#pragma used+
                 ;char getchar1(void)
                 ; 0000 009C {
                 ; 0000 009D char data;
                 ; 0000 009E while (rx_counter1==0);
                 ;	data -> R17
                 ; 0000 009F data=rx_buffer1[rx_rd_index1++];
                 ; 0000 00A0 #if RX_BUFFER_SIZE1 != 256
                 ; 0000 00A1 if (rx_rd_index1 == RX_BUFFER_SIZE1) rx_rd_index1=0;
                 ; 0000 00A2 #endif
                 ; 0000 00A3 #asm("cli")
                 ; 0000 00A4 --rx_counter1;
                 ; 0000 00A5 #asm("sei")
                 ; 0000 00A6 return data;
                 ; 0000 00A7 }
                 ;#pragma used-
                 ;// Write a character to the USART1 Transmitter
                 ;#pragma used+
                 ;void putchar1(char c)
                 ; 0000 00AC {
                 ; 0000 00AD while ((UCSR1A & DATA_REGISTER_EMPTY)==0);
                 ;	c -> Y+0
                 ; 0000 00AE UDR1=c;
                 ; 0000 00AF }
                 ;#pragma used-
                 ;
                 ;// Standard Input/Output functions
                 ;#include <stdio.h>
                 ;
                 ;void main(void)
                 ; 0000 00B6 {
                 _main:
                 ; .FSTART _main
                 ; 0000 00B7 // Declare your local variables here
                 ; 0000 00B8 
                 ; 0000 00B9 // Input/Output Ports initialization
                 ; 0000 00BA // Port A initialization
                 ; 0000 00BB // Function: Bit7=In Bit6=In Bit5=In Bit4=In Bit3=Out Bit2=In Bit1=In Bit0=In
                 ; 0000 00BC DDRA=(0<<DDA7) | (0<<DDA6) | (0<<DDA5) | (0<<DDA4) | (1<<DDA3) | (0<<DDA2) | (0<<DDA1) | (0<<DDA0);
0000d5 e0e8      	LDI  R30,LOW(8)
0000d6 bbea      	OUT  0x1A,R30
                 ; 0000 00BD // State: Bit7=T Bit6=T Bit5=T Bit4=T Bit3=1 Bit2=T Bit1=T Bit0=T
                 ; 0000 00BE PORTA=(0<<PORTA7) | (0<<PORTA6) | (0<<PORTA5) | (0<<PORTA4) | (1<<PORTA3) | (0<<PORTA2) | (0<<PORTA1) | (0<<PORTA0);
0000d7 bbeb      	OUT  0x1B,R30
                 ; 0000 00BF 
                 ; 0000 00C0 // Port B initialization
                 ; 0000 00C1 // Function: Bit7=In Bit6=In Bit5=In Bit4=In Bit3=In Bit2=In Bit1=In Bit0=In
                 ; 0000 00C2 DDRB=(0<<DDB7) | (0<<DDB6) | (0<<DDB5) | (0<<DDB4) | (0<<DDB3) | (0<<DDB2) | (0<<DDB1) | (0<<DDB0);
0000d8 e0e0      	LDI  R30,LOW(0)
0000d9 bbe7      	OUT  0x17,R30
                 ; 0000 00C3 // State: Bit7=T Bit6=T Bit5=T Bit4=T Bit3=T Bit2=T Bit1=T Bit0=T
                 ; 0000 00C4 PORTB=(0<<PORTB7) | (0<<PORTB6) | (0<<PORTB5) | (0<<PORTB4) | (0<<PORTB3) | (0<<PORTB2) | (0<<PORTB1) | (0<<PORTB0);
0000da bbe8      	OUT  0x18,R30
                 ; 0000 00C5 
                 ; 0000 00C6 // Port C initialization
                 ; 0000 00C7 // Function: Bit7=In Bit6=In Bit5=In Bit4=In Bit3=In Bit2=In Bit1=In Bit0=In
                 ; 0000 00C8 DDRC=(0<<DDC7) | (0<<DDC6) | (0<<DDC5) | (0<<DDC4) | (0<<DDC3) | (0<<DDC2) | (0<<DDC1) | (0<<DDC0);
0000db bbe4      	OUT  0x14,R30
                 ; 0000 00C9 // State: Bit7=T Bit6=T Bit5=T Bit4=T Bit3=T Bit2=T Bit1=T Bit0=T
                 ; 0000 00CA PORTC=(0<<PORTC7) | (0<<PORTC6) | (0<<PORTC5) | (0<<PORTC4) | (0<<PORTC3) | (0<<PORTC2) | (0<<PORTC1) | (0<<PORTC0);
0000dc bbe5      	OUT  0x15,R30
                 ; 0000 00CB 
                 ; 0000 00CC // Port D initialization
                 ; 0000 00CD // Function: Bit7=In Bit6=In Bit5=In Bit4=In Bit3=In Bit2=In Bit1=In Bit0=In
                 ; 0000 00CE DDRD=(0<<DDD7) | (0<<DDD6) | (0<<DDD5) | (0<<DDD4) | (0<<DDD3) | (0<<DDD2) | (0<<DDD1) | (0<<DDD0);
0000dd bbe1      	OUT  0x11,R30
                 ; 0000 00CF // State: Bit7=T Bit6=T Bit5=T Bit4=T Bit3=T Bit2=T Bit1=T Bit0=T
                 ; 0000 00D0 PORTD=(0<<PORTD7) | (0<<PORTD6) | (0<<PORTD5) | (0<<PORTD4) | (0<<PORTD3) | (0<<PORTD2) | (0<<PORTD1) | (0<<PORTD0);
0000de bbe2      	OUT  0x12,R30
                 ; 0000 00D1 
                 ; 0000 00D2 // Port E initialization
                 ; 0000 00D3 // Function: Bit7=In Bit6=In Bit5=In Bit4=In Bit3=In Bit2=In Bit1=In Bit0=In
                 ; 0000 00D4 DDRE=(0<<DDE7) | (0<<DDE6) | (0<<DDE5) | (0<<DDE4) | (0<<DDE3) | (0<<DDE2) | (0<<DDE1) | (0<<DDE0);
0000df b9e2      	OUT  0x2,R30
                 ; 0000 00D5 // State: Bit7=T Bit6=T Bit5=T Bit4=T Bit3=T Bit2=T Bit1=T Bit0=T
                 ; 0000 00D6 PORTE=(0<<PORTE7) | (0<<PORTE6) | (0<<PORTE5) | (0<<PORTE4) | (0<<PORTE3) | (0<<PORTE2) | (0<<PORTE1) | (0<<PORTE0);
0000e0 b9e3      	OUT  0x3,R30
                 ; 0000 00D7 
                 ; 0000 00D8 // Port F initialization
                 ; 0000 00D9 // Function: Bit7=In Bit6=In Bit5=In Bit4=In Bit3=In Bit2=In Bit1=In Bit0=In
                 ; 0000 00DA DDRF=(0<<DDF7) | (0<<DDF6) | (0<<DDF5) | (0<<DDF4) | (0<<DDF3) | (0<<DDF2) | (0<<DDF1) | (0<<DDF0);
0000e1 93e0 0061 	STS  97,R30
                 ; 0000 00DB // State: Bit7=T Bit6=T Bit5=T Bit4=T Bit3=T Bit2=T Bit1=T Bit0=T
                 ; 0000 00DC PORTF=(0<<PORTF7) | (0<<PORTF6) | (0<<PORTF5) | (0<<PORTF4) | (0<<PORTF3) | (0<<PORTF2) | (0<<PORTF1) | (0<<PORTF0);
0000e3 93e0 0062 	STS  98,R30
                 ; 0000 00DD 
                 ; 0000 00DE // Port G initialization
                 ; 0000 00DF // Function: Bit4=In Bit3=In Bit2=In Bit1=In Bit0=In
                 ; 0000 00E0 DDRG=(0<<DDG4) | (0<<DDG3) | (0<<DDG2) | (0<<DDG1) | (0<<DDG0);
0000e5 93e0 0064 	STS  100,R30
                 ; 0000 00E1 // State: Bit4=T Bit3=T Bit2=T Bit1=T Bit0=T
                 ; 0000 00E2 PORTG=(0<<PORTG4) | (0<<PORTG3) | (0<<PORTG2) | (0<<PORTG1) | (0<<PORTG0);
0000e7 93e0 0065 	STS  101,R30
                 ; 0000 00E3 
                 ; 0000 00E4 // Timer/Counter 0 initialization
                 ; 0000 00E5 // Clock source: System Clock
                 ; 0000 00E6 // Clock value: Timer 0 Stopped
                 ; 0000 00E7 // Mode: Normal top=0xFF
                 ; 0000 00E8 // OC0 output: Disconnected
                 ; 0000 00E9 ASSR=0<<AS0;
0000e9 bfe0      	OUT  0x30,R30
                 ; 0000 00EA TCCR0=(0<<WGM00) | (0<<COM01) | (0<<COM00) | (0<<WGM01) | (0<<CS02) | (0<<CS01) | (0<<CS00);
0000ea bfe3      	OUT  0x33,R30
                 ; 0000 00EB TCNT0=0x00;
0000eb bfe2      	OUT  0x32,R30
                 ; 0000 00EC OCR0=0x00;
0000ec bfe1      	OUT  0x31,R30
                 ; 0000 00ED 
                 ; 0000 00EE // Timer/Counter 1 initialization
                 ; 0000 00EF // Clock source: System Clock
                 ; 0000 00F0 // Clock value: Timer1 Stopped
                 ; 0000 00F1 // Mode: Normal top=0xFFFF
                 ; 0000 00F2 // OC1A output: Disconnected
                 ; 0000 00F3 // OC1B output: Disconnected
                 ; 0000 00F4 // OC1C output: Disconnected
                 ; 0000 00F5 // Noise Canceler: Off
                 ; 0000 00F6 // Input Capture on Falling Edge
                 ; 0000 00F7 // Timer1 Overflow Interrupt: Off
                 ; 0000 00F8 // Input Capture Interrupt: Off
                 ; 0000 00F9 // Compare A Match Interrupt: Off
                 ; 0000 00FA // Compare B Match Interrupt: Off
                 ; 0000 00FB // Compare C Match Interrupt: Off
                 ; 0000 00FC TCCR1A=(0<<COM1A1) | (0<<COM1A0) | (0<<COM1B1) | (0<<COM1B0) | (0<<COM1C1) | (0<<COM1C0) | (0<<WGM11) | (0<<WGM10);
0000ed bdef      	OUT  0x2F,R30
                 ; 0000 00FD TCCR1B=(0<<ICNC1) | (0<<ICES1) | (0<<WGM13) | (0<<WGM12) | (0<<CS12) | (0<<CS11) | (0<<CS10);
0000ee bdee      	OUT  0x2E,R30
                 ; 0000 00FE TCNT1H=0x00;
0000ef bded      	OUT  0x2D,R30
                 ; 0000 00FF TCNT1L=0x00;
0000f0 bdec      	OUT  0x2C,R30
                 ; 0000 0100 ICR1H=0x00;
0000f1 bde7      	OUT  0x27,R30
                 ; 0000 0101 ICR1L=0x00;
0000f2 bde6      	OUT  0x26,R30
                 ; 0000 0102 OCR1AH=0x00;
0000f3 bdeb      	OUT  0x2B,R30
                 ; 0000 0103 OCR1AL=0x00;
0000f4 bdea      	OUT  0x2A,R30
                 ; 0000 0104 OCR1BH=0x00;
0000f5 bde9      	OUT  0x29,R30
                 ; 0000 0105 OCR1BL=0x00;
0000f6 bde8      	OUT  0x28,R30
                 ; 0000 0106 OCR1CH=0x00;
0000f7 93e0 0079 	STS  121,R30
                 ; 0000 0107 OCR1CL=0x00;
0000f9 93e0 0078 	STS  120,R30
                 ; 0000 0108 
                 ; 0000 0109 // Timer/Counter 2 initialization
                 ; 0000 010A // Clock source: System Clock
                 ; 0000 010B // Clock value: Timer2 Stopped
                 ; 0000 010C // Mode: Normal top=0xFF
                 ; 0000 010D // OC2 output: Disconnected
                 ; 0000 010E TCCR2=(0<<WGM20) | (0<<COM21) | (0<<COM20) | (0<<WGM21) | (0<<CS22) | (0<<CS21) | (0<<CS20);
0000fb bde5      	OUT  0x25,R30
                 ; 0000 010F TCNT2=0x00;
0000fc bde4      	OUT  0x24,R30
                 ; 0000 0110 OCR2=0x00;
0000fd bde3      	OUT  0x23,R30
                 ; 0000 0111 
                 ; 0000 0112 // Timer/Counter 3 initialization
                 ; 0000 0113 // Clock source: System Clock
                 ; 0000 0114 // Clock value: Timer3 Stopped
                 ; 0000 0115 // Mode: Normal top=0xFFFF
                 ; 0000 0116 // OC3A output: Disconnected
                 ; 0000 0117 // OC3B output: Disconnected
                 ; 0000 0118 // OC3C output: Disconnected
                 ; 0000 0119 // Noise Canceler: Off
                 ; 0000 011A // Input Capture on Falling Edge
                 ; 0000 011B // Timer3 Overflow Interrupt: Off
                 ; 0000 011C // Input Capture Interrupt: Off
                 ; 0000 011D // Compare A Match Interrupt: Off
                 ; 0000 011E // Compare B Match Interrupt: Off
                 ; 0000 011F // Compare C Match Interrupt: Off
                 ; 0000 0120 TCCR3A=(0<<COM3A1) | (0<<COM3A0) | (0<<COM3B1) | (0<<COM3B0) | (0<<COM3C1) | (0<<COM3C0) | (0<<WGM31) | (0<<WGM30);
0000fe 93e0 008b 	STS  139,R30
                 ; 0000 0121 TCCR3B=(0<<ICNC3) | (0<<ICES3) | (0<<WGM33) | (0<<WGM32) | (0<<CS32) | (0<<CS31) | (0<<CS30);
000100 93e0 008a 	STS  138,R30
                 ; 0000 0122 TCNT3H=0x00;
000102 93e0 0089 	STS  137,R30
                 ; 0000 0123 TCNT3L=0x00;
000104 93e0 0088 	STS  136,R30
                 ; 0000 0124 ICR3H=0x00;
000106 93e0 0081 	STS  129,R30
                 ; 0000 0125 ICR3L=0x00;
000108 93e0 0080 	STS  128,R30
                 ; 0000 0126 OCR3AH=0x00;
00010a 93e0 0087 	STS  135,R30
                 ; 0000 0127 OCR3AL=0x00;
00010c 93e0 0086 	STS  134,R30
                 ; 0000 0128 OCR3BH=0x00;
00010e 93e0 0085 	STS  133,R30
                 ; 0000 0129 OCR3BL=0x00;
000110 93e0 0084 	STS  132,R30
                 ; 0000 012A OCR3CH=0x00;
000112 93e0 0083 	STS  131,R30
                 ; 0000 012B OCR3CL=0x00;
000114 93e0 0082 	STS  130,R30
                 ; 0000 012C 
                 ; 0000 012D // Timer(s)/Counter(s) Interrupt(s) initialization
                 ; 0000 012E TIMSK=(0<<OCIE2) | (0<<TOIE2) | (0<<TICIE1) | (0<<OCIE1A) | (0<<OCIE1B) | (0<<TOIE1) | (0<<OCIE0) | (0<<TOIE0);
000116 bfe7      	OUT  0x37,R30
                 ; 0000 012F ETIMSK=(0<<TICIE3) | (0<<OCIE3A) | (0<<OCIE3B) | (0<<TOIE3) | (0<<OCIE3C) | (0<<OCIE1C);
000117 93e0 007d 	STS  125,R30
                 ; 0000 0130 
                 ; 0000 0131 // External Interrupt(s) initialization
                 ; 0000 0132 // INT0: Off
                 ; 0000 0133 // INT1: Off
                 ; 0000 0134 // INT2: Off
                 ; 0000 0135 // INT3: Off
                 ; 0000 0136 // INT4: Off
                 ; 0000 0137 // INT5: Off
                 ; 0000 0138 // INT6: Off
                 ; 0000 0139 // INT7: Off
                 ; 0000 013A EICRA=(0<<ISC31) | (0<<ISC30) | (0<<ISC21) | (0<<ISC20) | (0<<ISC11) | (0<<ISC10) | (0<<ISC01) | (0<<ISC00);
000119 93e0 006a 	STS  106,R30
                 ; 0000 013B EICRB=(0<<ISC71) | (0<<ISC70) | (0<<ISC61) | (0<<ISC60) | (0<<ISC51) | (0<<ISC50) | (0<<ISC41) | (0<<ISC40);
00011b bfea      	OUT  0x3A,R30
                 ; 0000 013C EIMSK=(0<<INT7) | (0<<INT6) | (0<<INT5) | (0<<INT4) | (0<<INT3) | (0<<INT2) | (0<<INT1) | (0<<INT0);
00011c bfe9      	OUT  0x39,R30
                 ; 0000 013D 
                 ; 0000 013E // USART0 initialization
                 ; 0000 013F // Communication Parameters: 8 Data, 1 Stop, No Parity
                 ; 0000 0140 // USART0 Receiver: On
                 ; 0000 0141 // USART0 Transmitter: On
                 ; 0000 0142 // USART0 Mode: Asynchronous
                 ; 0000 0143 // USART0 Baud Rate: 9600
                 ; 0000 0144 UCSR0A=(0<<RXC0) | (0<<TXC0) | (0<<UDRE0) | (0<<FE0) | (0<<DOR0) | (0<<UPE0) | (0<<U2X0) | (0<<MPCM0);
00011d b9eb      	OUT  0xB,R30
                 ; 0000 0145 UCSR0B=(1<<RXCIE0) | (0<<TXCIE0) | (0<<UDRIE0) | (1<<RXEN0) | (1<<TXEN0) | (0<<UCSZ02) | (0<<RXB80) | (0<<TXB80);
00011e e9e8      	LDI  R30,LOW(152)
00011f b9ea      	OUT  0xA,R30
                 ; 0000 0146 UCSR0C=(0<<UMSEL0) | (0<<UPM01) | (0<<UPM00) | (0<<USBS0) | (1<<UCSZ01) | (1<<UCSZ00) | (0<<UCPOL0);
000120 e0e6      	LDI  R30,LOW(6)
000121 93e0 0095 	STS  149,R30
                 ; 0000 0147 UBRR0H=0x00;
000123 e0e0      	LDI  R30,LOW(0)
000124 93e0 0090 	STS  144,R30
                 ; 0000 0148 UBRR0L=0x67;
000126 e6e7      	LDI  R30,LOW(103)
000127 b9e9      	OUT  0x9,R30
                 ; 0000 0149 
                 ; 0000 014A // USART1 initialization
                 ; 0000 014B // Communication Parameters: 8 Data, 1 Stop, No Parity
                 ; 0000 014C // USART1 Receiver: On
                 ; 0000 014D // USART1 Transmitter: On
                 ; 0000 014E // USART1 Mode: Asynchronous
                 ; 0000 014F // USART1 Baud Rate: 9600
                 ; 0000 0150 UCSR1A=(0<<RXC1) | (0<<TXC1) | (0<<UDRE1) | (0<<FE1) | (0<<DOR1) | (0<<UPE1) | (0<<U2X1) | (0<<MPCM1);
000128 e0e0      	LDI  R30,LOW(0)
000129 93e0 009b 	STS  155,R30
                 ; 0000 0151 UCSR1B=(1<<RXCIE1) | (0<<TXCIE1) | (0<<UDRIE1) | (1<<RXEN1) | (1<<TXEN1) | (0<<UCSZ12) | (0<<RXB81) | (0<<TXB81);
00012b e9e8      	LDI  R30,LOW(152)
00012c 93e0 009a 	STS  154,R30
                 ; 0000 0152 UCSR1C=(0<<UMSEL1) | (0<<UPM11) | (0<<UPM10) | (0<<USBS1) | (1<<UCSZ11) | (1<<UCSZ10) | (0<<UCPOL1);
00012e e0e6      	LDI  R30,LOW(6)
00012f 93e0 009d 	STS  157,R30
                 ; 0000 0153 UBRR1H=0x00;
000131 e0e0      	LDI  R30,LOW(0)
000132 93e0 0098 	STS  152,R30
                 ; 0000 0154 UBRR1L=0x67;
000134 e6e7      	LDI  R30,LOW(103)
000135 93e0 0099 	STS  153,R30
                 ; 0000 0155 
                 ; 0000 0156 // Analog Comparator initialization
                 ; 0000 0157 // Analog Comparator: Off
                 ; 0000 0158 // The Analog Comparator's positive input is
                 ; 0000 0159 // connected to the AIN0 pin
                 ; 0000 015A // The Analog Comparator's negative input is
                 ; 0000 015B // connected to the AIN1 pin
                 ; 0000 015C ACSR=(1<<ACD) | (0<<ACBG) | (0<<ACO) | (0<<ACI) | (0<<ACIE) | (0<<ACIC) | (0<<ACIS1) | (0<<ACIS0);
000137 e8e0      	LDI  R30,LOW(128)
000138 b9e8      	OUT  0x8,R30
                 ; 0000 015D SFIOR=(0<<ACME);
000139 e0e0      	LDI  R30,LOW(0)
00013a bde0      	OUT  0x20,R30
                 ; 0000 015E 
                 ; 0000 015F // ADC initialization
                 ; 0000 0160 // ADC disabled
                 ; 0000 0161 ADCSRA=(0<<ADEN) | (0<<ADSC) | (0<<ADFR) | (0<<ADIF) | (0<<ADIE) | (0<<ADPS2) | (0<<ADPS1) | (0<<ADPS0);
00013b b9e6      	OUT  0x6,R30
                 ; 0000 0162 
                 ; 0000 0163 // SPI initialization
                 ; 0000 0164 // SPI disabled
                 ; 0000 0165 SPCR=(0<<SPIE) | (0<<SPE) | (0<<DORD) | (0<<MSTR) | (0<<CPOL) | (0<<CPHA) | (0<<SPR1) | (0<<SPR0);
00013c b9ed      	OUT  0xD,R30
                 ; 0000 0166 
                 ; 0000 0167 // TWI initialization
                 ; 0000 0168 // TWI disabled
                 ; 0000 0169 TWCR=(0<<TWEA) | (0<<TWSTA) | (0<<TWSTO) | (0<<TWEN) | (0<<TWIE);
00013d 93e0 0074 	STS  116,R30
                 ; 0000 016A 
                 ; 0000 016B // DS1302 Real Time Clock initialization
                 ; 0000 016C // Trickle charger: Off
                 ; 0000 016D rtc_init(0,0,0);
00013f 93ea      	ST   -Y,R30
000140 93ea      	ST   -Y,R30
000141 e0a0      	LDI  R26,LOW(0)
000142 940e 0243 	CALL _rtc_init
                 ; 0000 016E 
                 ; 0000 016F // Alphanumeric LCD initialization
                 ; 0000 0170 // Connections are specified in the
                 ; 0000 0171 // Project|Configure|C Compiler|Libraries|Alphanumeric LCD menu:
                 ; 0000 0172 // RS - PORTA Bit 0
                 ; 0000 0173 // RD - PORTA Bit 1
                 ; 0000 0174 // EN - PORTA Bit 2
                 ; 0000 0175 // D4 - PORTA Bit 4
                 ; 0000 0176 // D5 - PORTA Bit 5
                 ; 0000 0177 // D6 - PORTA Bit 6
                 ; 0000 0178 // D7 - PORTA Bit 7
                 ; 0000 0179 // Characters/line: 20
                 ; 0000 017A lcd_init(20);
000144 e1a4      	LDI  R26,LOW(20)
000145 940e 01e2 	CALL _lcd_init
                 ; 0000 017B 
                 ; 0000 017C // Watchdog Timer initialization
                 ; 0000 017D // Watchdog Timer Prescaler: OSC/2048k
                 ; 0000 017E #pragma optsize-
                 ; 0000 017F WDTCR=(1<<WDCE) | (1<<WDE) | (1<<WDP2) | (1<<WDP1) | (1<<WDP0);
000147 e1ef      	LDI  R30,LOW(31)
000148 bde1      	OUT  0x21,R30
                 ; 0000 0180 WDTCR=(0<<WDCE) | (1<<WDE) | (1<<WDP2) | (1<<WDP1) | (1<<WDP0);
000149 e0ef      	LDI  R30,LOW(15)
00014a bde1      	OUT  0x21,R30
                 ; 0000 0181 #ifdef _OPTIMIZE_SIZE_
                 ; 0000 0182 #pragma optsize+
                 ; 0000 0183 #endif
                 ; 0000 0184 
                 ; 0000 0185 // Global enable interrupts
                 ; 0000 0186 #asm("sei")
00014b 9478      	sei
                 ; 0000 0187 
                 ; 0000 0188 while (1)
                 _0x14:
                 ; 0000 0189       {
                 ; 0000 018A         C_ResetWatchdog();
00014c d00f      	RCALL _C_ResetWatchdog
                 ; 0000 018B 
                 ; 0000 018C         lcd_putsf("Salam!");
                +
00014d eaa6     +LDI R26 , LOW ( 2 * _0x0 + ( 0 ) )
00014e e0b0     +LDI R27 , HIGH ( 2 * _0x0 + ( 0 ) )
                 	__POINTW2FN _0x0,0
00014f d07f      	RCALL _lcd_putsf
                 ; 0000 018D         PORTA.3 = !PORTA.3;
000150 9bdb      	SBIS 0x1B,3
000151 c002      	RJMP _0x17
000152 98db      	CBI  0x1B,3
000153 c001      	RJMP _0x18
                 _0x17:
000154 9adb      	SBI  0x1B,3
                 _0x18:
                 ; 0000 018E         C_DelayMs(1000);
                +
000155 eea8     +LDI R26 , LOW ( 0x3E8 )
000156 e0b3     +LDI R27 , HIGH ( 0x3E8 )
000157 e080     +LDI R24 , BYTE3 ( 0x3E8 )
000158 e090     +LDI R25 , BYTE4 ( 0x3E8 )
                 	__GETD2N 0x3E8
000159 d004      	RCALL _C_DelayMs
                 ; 0000 018F       }
00015a cff1      	RJMP _0x14
                 ; 0000 0190 }
                 _0x19:
00015b cfff      	RJMP _0x19
                 ; .FEND
                 ;
                 ;
                 ;// RESET INTERNAL CHIP WATCHDOG.
                 ;void    C_ResetWatchdog(void)
                 ; 0000 0195 {
                 _C_ResetWatchdog:
                 ; .FSTART _C_ResetWatchdog
                 ; 0000 0196     #asm("wdr")
00015c 95a8      	wdr
                 ; 0000 0197 }
00015d 9508      	RET
                 ; .FEND
                 ;
                 ;// Approximate internal chip delay.
                 ;void    C_DelayMs(uint32_t ms)
                 ; 0000 019B {
                 _C_DelayMs:
                 ; .FSTART _C_DelayMs
                 ; 0000 019C     uint32_t x;
                 ; 0000 019D     for(x = 1; x <= ms; x++)
00015e 940e 0297 	CALL __PUTPARD2
000160 9724      	SBIW R28,4
                 ;	ms -> Y+4
                 ;	x -> Y+0
                +
000161 e0e1     +LDI R30 , LOW ( 0x1 )
000162 e0f0     +LDI R31 , HIGH ( 0x1 )
000163 e060     +LDI R22 , BYTE3 ( 0x1 )
000164 e070     +LDI R23 , BYTE4 ( 0x1 )
                 	__GETD1N 0x1
000165 940e 0292 	CALL __PUTD1S0
                 _0x1B:
                +
000167 81ec     +LDD R30 , Y + 4
000168 81fd     +LDD R31 , Y + 4 + 1
000169 816e     +LDD R22 , Y + 4 + 2
00016a 817f     +LDD R23 , Y + 4 + 3
                 	__GETD1S 4
00016b 940e 028d 	CALL __GETD2S0
00016d 940e 029c 	CALL __CPD12
00016f f070      	BRLO _0x1C
                 ; 0000 019E     {
                 ; 0000 019F         delay_ms(1);
000170 e0a1      	LDI  R26,LOW(1)
000171 e0b0      	LDI  R27,0
000172 940e 027e 	CALL _delay_ms
                 ; 0000 01A0         #asm("wdr")
000174 95a8      	wdr
                 ; 0000 01A1     }
000175 940e 0288 	CALL __GETD1S0
                +
000177 5fef     +SUBI R30 , LOW ( - 1 )
000178 4fff     +SBCI R31 , HIGH ( - 1 )
000179 4f6f     +SBCI R22 , BYTE3 ( - 1 )
00017a 4f7f     +SBCI R23 , BYTE4 ( - 1 )
                 	__SUBD1N -1
00017b 940e 0292 	CALL __PUTD1S0
00017d cfe9      	RJMP _0x1B
                 _0x1C:
                 ; 0000 01A2 }
00017e 9628      	ADIW R28,8
00017f 9508      	RET
                 ; .FEND
                 ;void    C_DelayUs(uint32_t us)
                 ; 0000 01A4 {
                 ; 0000 01A5     uint32_t x;
                 ; 0000 01A6     for(x = 1; x <= us; x++)
                 ;	us -> Y+4
                 ;	x -> Y+0
                 ; 0000 01A7     {
                 ; 0000 01A8         delay_us(1);
                 ; 0000 01A9         #asm("wdr")
                 ; 0000 01AA     }
                 ; 0000 01AB }
                 	#ifndef __SLEEP_DEFINED__
                 	#endif
                 
                 	.DSEG
                 
                 	.CSEG
                 __lcd_write_nibble_G100:
                 ; .FSTART __lcd_write_nibble_G100
000180 93aa      	ST   -Y,R26
000181 b3eb      	IN   R30,0x1B
000182 70ef      	ANDI R30,LOW(0xF)
000183 2fae      	MOV  R26,R30
000184 81e8      	LD   R30,Y
000185 7fe0      	ANDI R30,LOW(0xF0)
000186 2bea      	OR   R30,R26
000187 bbeb      	OUT  0x1B,R30
                +
000188 e18b     +LDI R24 , LOW ( 27 )
                +__DELAY_USB_LOOP :
000189 958a     +DEC R24
00018a f7f1     +BRNE __DELAY_USB_LOOP
                 	__DELAY_USB 27
00018b 9ada      	SBI  0x1B,2
                +
00018c e18b     +LDI R24 , LOW ( 27 )
                +__DELAY_USB_LOOP :
00018d 958a     +DEC R24
00018e f7f1     +BRNE __DELAY_USB_LOOP
                 	__DELAY_USB 27
00018f 98da      	CBI  0x1B,2
                +
000190 e18b     +LDI R24 , LOW ( 27 )
                +__DELAY_USB_LOOP :
000191 958a     +DEC R24
000192 f7f1     +BRNE __DELAY_USB_LOOP
                 	__DELAY_USB 27
000193 c08a      	RJMP _0x2100003
                 ; .FEND
                 __lcd_write_data:
                 ; .FSTART __lcd_write_data
000194 93aa      	ST   -Y,R26
000195 81a8      	LD   R26,Y
000196 dfe9      	RCALL __lcd_write_nibble_G100
000197 81e8          ld    r30,y
000198 95e2          swap  r30
000199 83e8          st    y,r30
00019a 81a8      	LD   R26,Y
00019b dfe4      	RCALL __lcd_write_nibble_G100
                +
00019c ec88     +LDI R24 , LOW ( 200 )
00019d e090     +LDI R25 , HIGH ( 200 )
                +__DELAY_USW_LOOP :
00019e 9701     +SBIW R24 , 1
00019f f7f1     +BRNE __DELAY_USW_LOOP
                 	__DELAY_USW 200
0001a0 c07d      	RJMP _0x2100003
                 ; .FEND
                 _lcd_gotoxy:
                 ; .FSTART _lcd_gotoxy
0001a1 93aa      	ST   -Y,R26
0001a2 81e8      	LD   R30,Y
0001a3 e0f0      	LDI  R31,0
0001a4 5fe0      	SUBI R30,LOW(-__base_y_G100)
0001a5 4ffa      	SBCI R31,HIGH(-__base_y_G100)
0001a6 81e0      	LD   R30,Z
0001a7 81a9      	LDD  R26,Y+1
0001a8 0fae      	ADD  R26,R30
0001a9 dfea      	RCALL __lcd_write_data
0001aa 80b9      	LDD  R11,Y+1
0001ab 80a8      	LDD  R10,Y+0
0001ac 940c 0241 	JMP  _0x2100002
                 ; .FEND
                 _lcd_clear:
                 ; .FSTART _lcd_clear
0001ae e0a2      	LDI  R26,LOW(2)
0001af 940e 0270 	CALL SUBOPT_0x1
0001b1 e0ac      	LDI  R26,LOW(12)
0001b2 dfe1      	RCALL __lcd_write_data
0001b3 e0a1      	LDI  R26,LOW(1)
0001b4 940e 0270 	CALL SUBOPT_0x1
0001b6 e0e0      	LDI  R30,LOW(0)
0001b7 2eae      	MOV  R10,R30
0001b8 2ebe      	MOV  R11,R30
0001b9 9508      	RET
                 ; .FEND
                 _lcd_putchar:
                 ; .FSTART _lcd_putchar
0001ba 93aa      	ST   -Y,R26
0001bb 81a8      	LD   R26,Y
0001bc 30aa      	CPI  R26,LOW(0xA)
0001bd f011      	BREQ _0x2000005
0001be 14bd      	CP   R11,R13
0001bf f048      	BRLO _0x2000004
                 _0x2000005:
0001c0 e0e0      	LDI  R30,LOW(0)
0001c1 93ea      	ST   -Y,R30
0001c2 94a3      	INC  R10
0001c3 2daa      	MOV  R26,R10
0001c4 dfdc      	RCALL _lcd_gotoxy
0001c5 81a8      	LD   R26,Y
0001c6 30aa      	CPI  R26,LOW(0xA)
0001c7 f409      	BRNE _0x2000007
0001c8 c055      	RJMP _0x2100003
                 _0x2000007:
                 _0x2000004:
0001c9 94b3      	INC  R11
0001ca 9ad8      	SBI  0x1B,0
0001cb 81a8      	LD   R26,Y
0001cc dfc7      	RCALL __lcd_write_data
0001cd 98d8      	CBI  0x1B,0
0001ce c04f      	RJMP _0x2100003
                 ; .FEND
                 _lcd_putsf:
                 ; .FSTART _lcd_putsf
0001cf 93ba      	ST   -Y,R27
0001d0 93aa      	ST   -Y,R26
0001d1 931a      	ST   -Y,R17
                 _0x200000B:
0001d2 81e9      	LDD  R30,Y+1
0001d3 81fa      	LDD  R31,Y+1+1
0001d4 9631      	ADIW R30,1
0001d5 83e9      	STD  Y+1,R30
0001d6 83fa      	STD  Y+1+1,R31
0001d7 9731      	SBIW R30,1
0001d8 91e4      	LPM  R30,Z
0001d9 2f1e      	MOV  R17,R30
0001da 30e0      	CPI  R30,0
0001db f019      	BREQ _0x200000D
0001dc 2fa1      	MOV  R26,R17
0001dd dfdc      	RCALL _lcd_putchar
0001de cff3      	RJMP _0x200000B
                 _0x200000D:
0001df 8118      	LDD  R17,Y+0
0001e0 940c 0267 	JMP  _0x2100001
                 ; .FEND
                 _lcd_init:
                 ; .FSTART _lcd_init
0001e2 93aa      	ST   -Y,R26
0001e3 b3ea      	IN   R30,0x1A
0001e4 6fe0      	ORI  R30,LOW(0xF0)
0001e5 bbea      	OUT  0x1A,R30
0001e6 9ad2      	SBI  0x1A,2
0001e7 9ad0      	SBI  0x1A,0
0001e8 9ad1      	SBI  0x1A,1
0001e9 98da      	CBI  0x1B,2
0001ea 98d8      	CBI  0x1B,0
0001eb 98d9      	CBI  0x1B,1
0001ec 80d8      	LDD  R13,Y+0
0001ed 81e8      	LD   R30,Y
0001ee 58e0      	SUBI R30,-LOW(128)
                +
0001ef 93e0 0512+STS __base_y_G100 + ( 2 ) , R30
                 	__PUTB1MN __base_y_G100,2
0001f1 81e8      	LD   R30,Y
0001f2 54e0      	SUBI R30,-LOW(192)
                +
0001f3 93e0 0513+STS __base_y_G100 + ( 3 ) , R30
                 	__PUTB1MN __base_y_G100,3
0001f5 e1a4      	LDI  R26,LOW(20)
0001f6 e0b0      	LDI  R27,0
0001f7 940e 027e 	CALL _delay_ms
0001f9 940e 0276 	CALL SUBOPT_0x2
0001fb 940e 0276 	CALL SUBOPT_0x2
0001fd 940e 0276 	CALL SUBOPT_0x2
0001ff e2a0      	LDI  R26,LOW(32)
000200 df7f      	RCALL __lcd_write_nibble_G100
                +
000201 e980     +LDI R24 , LOW ( 400 )
000202 e091     +LDI R25 , HIGH ( 400 )
                +__DELAY_USW_LOOP :
000203 9701     +SBIW R24 , 1
000204 f7f1     +BRNE __DELAY_USW_LOOP
                 	__DELAY_USW 400
000205 e2a8      	LDI  R26,LOW(40)
000206 df8d      	RCALL __lcd_write_data
000207 e0a4      	LDI  R26,LOW(4)
000208 df8b      	RCALL __lcd_write_data
000209 e8a5      	LDI  R26,LOW(133)
00020a df89      	RCALL __lcd_write_data
00020b e0a6      	LDI  R26,LOW(6)
00020c df87      	RCALL __lcd_write_data
00020d dfa0      	RCALL _lcd_clear
00020e c00f      	RJMP _0x2100003
                 ; .FEND
                 
                 	.CSEG
                 _ds1302_rst0_G101:
                 ; .FSTART _ds1302_rst0_G101
00020f 98aa      	cbi  __ds1302_port,__ds1302_rst
                +
000210 e18b     +LDI R24 , LOW ( 27 )
                +__DELAY_USB_LOOP :
000211 958a     +DEC R24
000212 f7f1     +BRNE __DELAY_USB_LOOP
                 	__DELAY_USB 27
000213 9508      	RET
                 ; .FEND
                 _ds1302_write0_G101:
                 ; .FSTART _ds1302_write0_G101
000214 93aa      	ST   -Y,R26
000215 9aa1          sbi  __ds1302_port-1,__ds1302_sclk
000216 9aa0          sbi  __ds1302_port-1,__ds1302_io
000217 9aa2          sbi  __ds1302_port-1,__ds1302_rst
000218 9aaa          sbi  __ds1302_port,__ds1302_rst
                +
000219 e18b     +LDI R24 , LOW ( 27 )
                +__DELAY_USB_LOOP :
00021a 958a     +DEC R24
00021b f7f1     +BRNE __DELAY_USB_LOOP
                 	__DELAY_USB 27
00021c 81a8      	LD   R26,Y
00021d d002      	RCALL _ds1302_write1_G101
                 _0x2100003:
00021e 9621      	ADIW R28,1
00021f 9508      	RET
                 ; .FEND
                 _ds1302_write1_G101:
                 ; .FSTART _ds1302_write1_G101
000220 93aa      	ST   -Y,R26
000221 91e9          ld   r30,y+
000222 e0a8          ldi  r26,8
                 ds1302_write2:
000223 95e7          ror  r30
000224 98a8          cbi  __ds1302_port,__ds1302_io
000225 f408          brcc ds1302_write3
000226 9aa8          sbi  __ds1302_port,__ds1302_io
                 ds1302_write3:
000227 0000          nop
000228 0000          nop
000229 0000          nop
00022a 0000          nop
00022b 9aa9          sbi  __ds1302_port,__ds1302_sclk
                +
00022c e08b     +LDI R24 , LOW ( 11 )
                +__DELAY_USB_LOOP :
00022d 958a     +DEC R24
00022e f7f1     +BRNE __DELAY_USB_LOOP
                 	__DELAY_USB 11
00022f 98a9      	cbi  __ds1302_port,__ds1302_sclk
                +
000230 e08b     +LDI R24 , LOW ( 11 )
                +__DELAY_USB_LOOP :
000231 958a     +DEC R24
000232 f7f1     +BRNE __DELAY_USB_LOOP
                 	__DELAY_USB 11
000233 95aa          dec  r26
000234 f771          brne ds1302_write2
000235 9508          ret
                 ; .FEND
                 _ds1302_write:
                 ; .FSTART _ds1302_write
000236 93aa      	ST   -Y,R26
000237 81e9      	LDD  R30,Y+1
000238 7fee      	ANDI R30,0xFE
000239 2fae      	MOV  R26,R30
00023a 940e 0214 	CALL _ds1302_write0_G101
00023c 81a8      	LD   R26,Y
00023d 940e 0220 	CALL _ds1302_write1_G101
00023f 940e 020f 	CALL _ds1302_rst0_G101
                 _0x2100002:
000241 9622      	ADIW R28,2
000242 9508      	RET
                 ; .FEND
                 _rtc_init:
                 ; .FSTART _rtc_init
000243 93aa      	ST   -Y,R26
000244 81e8      	LD   R30,Y
000245 70e3      	ANDI R30,LOW(0x3)
000246 83e8      	ST   Y,R30
000247 81ea      	LDD  R30,Y+2
000248 30e0      	CPI  R30,0
000249 f019      	BREQ _0x2020003
00024a 81e8      	LD   R30,Y
00024b 6ae0      	ORI  R30,LOW(0xA0)
00024c 83e8      	ST   Y,R30
                 _0x2020003:
00024d 81a9      	LDD  R26,Y+1
00024e 30a1      	CPI  R26,LOW(0x1)
00024f f419      	BRNE _0x2020004
000250 81e8      	LD   R30,Y
000251 60e4      	ORI  R30,4
000252 c007      	RJMP _0x2020008
                 _0x2020004:
000253 81a9      	LDD  R26,Y+1
000254 30a2      	CPI  R26,LOW(0x2)
000255 f419      	BRNE _0x2020006
000256 81e8      	LD   R30,Y
000257 60e8      	ORI  R30,8
000258 c001      	RJMP _0x2020008
                 _0x2020006:
000259 e0e0      	LDI  R30,LOW(0)
                 _0x2020008:
00025a 83e8      	ST   Y,R30
00025b e8ee      	LDI  R30,LOW(142)
00025c 93ea      	ST   -Y,R30
00025d e0a0      	LDI  R26,LOW(0)
00025e dfd7      	RCALL _ds1302_write
00025f e9e0      	LDI  R30,LOW(144)
000260 93ea      	ST   -Y,R30
000261 81a9      	LDD  R26,Y+1
000262 dfd3      	RCALL _ds1302_write
000263 e8ee      	LDI  R30,LOW(142)
000264 93ea      	ST   -Y,R30
000265 e8a0      	LDI  R26,LOW(128)
000266 dfcf      	RCALL _ds1302_write
                 _0x2100001:
000267 9623      	ADIW R28,3
000268 9508      	RET
                 ; .FEND
                 
                 	.CSEG
                 	#ifndef __SLEEP_DEFINED__
                 	#endif
                 
                 	.CSEG
                 
                 	.CSEG
                 
                 	.CSEG
                 
                 	.DSEG
                 
                 	.CSEG
                 
                 	.CSEG
                 
                 	.CSEG
                 
                 	.DSEG
                 _rx_buffer0:
000500           	.BYTE 0x8
                 _rx_buffer1:
000508           	.BYTE 0x8
                 __base_y_G100:
000510           	.BYTE 0x4
                 __seed_G105:
000514           	.BYTE 0x4
                 
                 	.CSEG
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 2 TIMES, CODE SIZE REDUCTION:1 WORDS
                 SUBOPT_0x0:
000269 93ea      	ST   -Y,R30
00026a 93fa      	ST   -Y,R31
00026b b7ef      	IN   R30,SREG
00026c 93ea      	ST   -Y,R30
00026d 931a      	ST   -Y,R17
00026e 930a      	ST   -Y,R16
00026f 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 2 TIMES, CODE SIZE REDUCTION:1 WORDS
                 SUBOPT_0x1:
000270 940e 0194 	CALL __lcd_write_data
000272 e0a3      	LDI  R26,LOW(3)
000273 e0b0      	LDI  R27,0
000274 940c 027e 	JMP  _delay_ms
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 3 TIMES, CODE SIZE REDUCTION:7 WORDS
                 SUBOPT_0x2:
000276 e3a0      	LDI  R26,LOW(48)
000277 940e 0180 	CALL __lcd_write_nibble_G100
                +
000279 e980     +LDI R24 , LOW ( 400 )
00027a e091     +LDI R25 , HIGH ( 400 )
                +__DELAY_USW_LOOP :
00027b 9701     +SBIW R24 , 1
00027c f7f1     +BRNE __DELAY_USW_LOOP
                 	__DELAY_USW 400
00027d 9508      	RET
                 
                 
                 	.CSEG
                 _delay_ms:
00027e 9610      	adiw r26,0
00027f f039      	breq __delay_ms1
                 __delay_ms0:
                +
000280 ea80     +LDI R24 , LOW ( 0xFA0 )
000281 e09f     +LDI R25 , HIGH ( 0xFA0 )
                +__DELAY_USW_LOOP :
000282 9701     +SBIW R24 , 1
000283 f7f1     +BRNE __DELAY_USW_LOOP
                 	__DELAY_USW 0xFA0
000284 95a8      	wdr
000285 9711      	sbiw r26,1
000286 f7c9      	brne __delay_ms0
                 __delay_ms1:
000287 9508      	ret
                 
                 __GETD1S0:
000288 81e8      	LD   R30,Y
000289 81f9      	LDD  R31,Y+1
00028a 816a      	LDD  R22,Y+2
00028b 817b      	LDD  R23,Y+3
00028c 9508      	RET
                 
                 __GETD2S0:
00028d 81a8      	LD   R26,Y
00028e 81b9      	LDD  R27,Y+1
00028f 818a      	LDD  R24,Y+2
000290 819b      	LDD  R25,Y+3
000291 9508      	RET
                 
                 __PUTD1S0:
000292 83e8      	ST   Y,R30
000293 83f9      	STD  Y+1,R31
000294 836a      	STD  Y+2,R22
000295 837b      	STD  Y+3,R23
000296 9508      	RET
                 
                 __PUTPARD2:
000297 939a      	ST   -Y,R25
000298 938a      	ST   -Y,R24
000299 93ba      	ST   -Y,R27
00029a 93aa      	ST   -Y,R26
00029b 9508      	RET
                 
                 __CPD12:
00029c 17ea      	CP   R30,R26
00029d 07fb      	CPC  R31,R27
00029e 0768      	CPC  R22,R24
00029f 0779      	CPC  R23,R25
0002a0 9508      	RET
                 
                 ;END OF CODE MARKER
                 __END_OF_CODE:


RESOURCE USE INFORMATION
------------------------

Notice:
The register and instruction counts are symbol table hit counts,
and hence implicitly used resources are not counted, eg, the
'lpm' instruction without operands implicitly uses r0 and z,
none of which are counted.

x,y,z are separate entities in the symbol table and are
counted separately from r26..r31 here.

.dseg memory usage only counts static data declared with .byte

ATmega128A register use summary:
r0 :   4 r1 :   1 r2 :   2 r3 :   0 r4 :   0 r5 :   4 r6 :   4 r7 :   3 
r8 :   3 r9 :   0 r10:   4 r11:   4 r12:   0 r13:   2 r14:   0 r15:   0 
r16:   6 r17:  10 r18:   0 r19:   0 r20:   0 r21:   0 r22:   8 r23:   6 
r24:  34 r25:  10 r26:  59 r27:  12 r28:   6 r29:   1 r30: 186 r31:  19 
x  :   3 y  :  83 z  :  11 
Registers used: 25 out of 35 (71.4%)

ATmega128A instruction use summary:
.lds  :   0 .lds.l:   0 .sts  :   0 .sts.l:   0 adc   :   0 add   :   1 
adiw  :   6 and   :   0 andi  :   6 asr   :   0 bclr  :   0 bld   :   2 
brbc  :   0 brbs  :   0 brcc  :   1 brcs  :   0 break :   0 breq  :   5 
brge  :   0 brhc  :   0 brhs  :   0 brid  :   0 brie  :   0 brlo  :   2 
brlt  :   0 brmi  :   0 brne  :  25 brpl  :   0 brsh  :   0 brtc  :   0 
brts  :   0 brvc  :   0 brvs  :   0 bset  :   0 bst   :   0 call  :  22 
cbi   :   9 cbr   :   0 clc   :   0 clh   :   0 cli   :   1 cln   :   0 
clr   :   6 cls   :   0 clt   :   0 clv   :   0 clz   :   0 com   :   0 
cp    :   6 cpc   :   3 cpi   :   6 cpse  :   0 dec   :   9 des   :   0 
elpm  :   0 eor   :   0 fmul  :   0 fmuls :   0 fmulsu:   0 icall :   0 
ijmp  :   0 in    :   5 inc   :   6 jmp   :  39 ld    :  25 ldd   :  22 
ldi   :  86 lds   :   2 lpm   :   9 lsl   :   0 lsr   :   0 mov   :  11 
movw  :   3 mul   :   0 muls  :   0 mulsu :   0 neg   :   0 nop   :   4 
or    :   1 ori   :   4 out   :  48 pop   :   0 push  :   0 rcall :  20 
ret   :  16 reti  :   1 rjmp  :  15 rol   :   0 ror   :   1 sbc   :   0 
sbci  :   6 sbi   :  12 sbic  :   0 sbis  :   1 sbiw  :  10 sbr   :   0 
sbrc  :   0 sbrs  :   0 sec   :   0 seh   :   0 sei   :   1 sen   :   0 
ser   :   0 ses   :   0 set   :   2 sev   :   0 sez   :   0 sleep :   0 
spm   :   0 st    :  37 std   :   5 sts   :  31 sub   :   0 subi  :   6 
swap  :   1 tst   :   0 wdr   :   3 
Instructions used: 47 out of 117 (40.2%)

ATmega128A memory use summary [bytes]:
Segment   Begin    End      Code   Data   Used    Size   Use%
---------------------------------------------------------------
[.cseg] 0x000000 0x000542   1272     74   1346  131072   1.0%
[.dseg] 0x000100 0x000518      0     24     24    4096   0.6%
[.eseg] 0x000000 0x000000      0      0      0    4096   0.0%

Assembly complete, 0 errors, 12 warnings
