
# Messages from "go new"


# Messages from "go analyze"

# Info: Completed transformation 'analyze' on solution 'solution.v1': elapsed time 1.49 seconds, memory usage 1380192kB, peak memory usage 1380192kB (SOL-9)
Edison Design Group C++/C Front End - Version 5.1 (CIN-1)
/INPUTFILES/2
Front End called with arguments: -- /home/yl7897/NTT_Xilinx/FPGA/inplace_DIT/src/ntt.cpp (CIN-69)
# Warning: last line of file ends without a newline (CRD-1)
# Warning: last line of file ends without a newline (CRD-1)
solution file add ./src/main.cpp -exclude true
solution file add ./src/utils.cpp -exclude true
solution file add ./src/ntt.cpp
/INPUTFILES/1
Source file analysis completed (CIN-68)
Moving session transcript to file "/home/yl7897/NTT_Xilinx/FPGA/inplace_DIT/catapult.log"
Pragma 'hls_design<>' detected on routine 'modulo_sub' (CIN-6)
Pragma 'hls_design<>' detected on routine 'modulo_add' (CIN-6)
go compile
Pragma 'hls_design<top>' detected on routine 'inPlaceNTT_DIT_precomp' (CIN-6)
/INPUTFILES/3
Pragma 'hls_design<>' detected on routine 'mult' (CIN-6)
# Info: Starting transformation 'analyze' on solution 'solution.v1' (SOL-8)
