Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Thu Sep 12 14:39:59 2024
| Host         : SaverZY running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_design_timing_summary_routed.rpt -pb top_design_timing_summary_routed.pb -rpx top_design_timing_summary_routed.rpx -warn_on_violation
| Design       : top_design
| Device       : 7a75t-fgg484
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     182         
LUTAR-1    Warning           LUT drives async reset alert    4           
TIMING-18  Warning           Missing input or output delay   28          
TIMING-20  Warning           Non-clocked latch               8           
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (306)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (276)
5. checking no_input_delay (11)
6. checking no_output_delay (24)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (306)
--------------------------
 There are 23 register/latch pins with no clock driven by root clock pin: U1/clk_500khz_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U1/col_reg_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U1/col_reg_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U1/col_reg_reg[2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U1/col_reg_reg[3]/Q (HIGH)

 There are 147 register/latch pins with no clock driven by root clock pin: U1/key_flag_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U1/row_reg_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U1/row_reg_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U1/row_reg_reg[2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U1/row_reg_reg[3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U2/end_station_value_reg[0]_rep__0/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U2/end_station_value_reg[0]_rep__3/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U2/end_station_value_reg[1]_rep/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U2/end_station_value_reg[1]_rep__2/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U2/end_station_value_reg[1]_rep__3/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U2/end_station_value_reg[2]_rep/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U2/end_station_value_reg[2]_rep__0/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U2/end_station_value_reg[2]_rep__2/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U2/end_station_value_reg[2]_rep__3/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U2/end_station_value_reg[3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U2/end_station_value_reg[4]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U2/end_station_value_reg[5]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U2/end_station_value_reg[6]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U2/end_station_value_reg[7]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U2/start_station_value_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U2/start_station_value_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U2/start_station_value_reg[2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U2/start_station_value_reg[3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U2/start_station_value_reg[4]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U2/start_station_value_reg[5]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U2/start_station_value_reg[6]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U2/start_station_value_reg[7]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U7/flag_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U7/flag_reg[2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: U7/flag_reg[3]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (276)
--------------------------------------------------
 There are 276 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (11)
-------------------------------
 There are 11 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (24)
--------------------------------
 There are 24 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     12.340        0.000                      0                  244        0.163        0.000                      0                  244        9.500        0.000                       0                   197  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock    Waveform(ns)       Period(ns)      Frequency(MHz)
-----    ------------       ----------      --------------
sys_clk  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk            12.340        0.000                      0                  244        0.163        0.000                      0                  244        9.500        0.000                       0                   197  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk                     
(none)                      sys_clk       


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack       12.340ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.163ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.340ns  (required time - arrival time)
  Source:                 U7/ticket_num_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U6/recharge_auto_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        7.404ns  (logic 2.375ns (32.076%)  route 5.029ns (67.924%))
  Logic Levels:           10  (CARRY4=2 LUT3=1 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.253ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.378ns = ( 24.378 - 20.000 ) 
    Source Clock Delay      (SCD):    4.797ns
    Clock Pessimism Removal (CPR):    0.165ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.185    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.266 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.531     4.797    U7/CLK
    SLICE_X25Y46         FDRE                                         r  U7/ticket_num_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y46         FDRE (Prop_fdre_C_Q)         0.379     5.176 r  U7/ticket_num_reg[1]/Q
                         net (fo=13, routed)          0.798     5.974    U7/Q[1]
    SLICE_X27Y47         LUT6 (Prop_lut6_I0_O)        0.105     6.079 r  U7/total_money3__0_carry__0_i_8/O
                         net (fo=2, routed)           0.329     6.408    U4/total_money3__0_carry__0_1
    SLICE_X27Y46         LUT6 (Prop_lut6_I5_O)        0.105     6.513 r  U4/total_money3__0_carry__0_i_3/O
                         net (fo=2, routed)           0.518     7.031    U4/DI[0]
    SLICE_X26Y47         LUT6 (Prop_lut6_I0_O)        0.105     7.136 r  U4/total_money3__0_carry__0_i_7/O
                         net (fo=1, routed)           0.000     7.136    U6/total_money[6]_i_2_0[0]
    SLICE_X26Y47         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.207     7.343 f  U6/total_money3__0_carry__0/O[0]
                         net (fo=9, routed)           0.607     7.949    U6/total_money3__0[4]
    SLICE_X28Y49         LUT5 (Prop_lut5_I4_O)        0.249     8.198 r  U6/recharge_auto3_carry__0_i_5/O
                         net (fo=3, routed)           0.352     8.550    U7/recharge_auto3_carry__0
    SLICE_X27Y49         LUT3 (Prop_lut3_I1_O)        0.105     8.655 r  U7/recharge_auto3_carry__0_i_3/O
                         net (fo=1, routed)           0.000     8.655    U6/recharge_auto[6]_i_5[0]
    SLICE_X27Y49         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.481     9.136 r  U6/recharge_auto3_carry__0/O[2]
                         net (fo=7, routed)           1.231    10.367    U7/recharge_auto30_out[6]
    SLICE_X31Y51         LUT5 (Prop_lut5_I2_O)        0.267    10.634 r  U7/recharge_auto[6]_i_3/O
                         net (fo=11, routed)          0.675    11.309    U6/recharge_auto_reg[5]_1
    SLICE_X32Y51         LUT6 (Prop_lut6_I3_O)        0.267    11.576 f  U6/recharge_auto[6]_i_2/O
                         net (fo=4, routed)           0.520    12.096    U7/recharge_auto_reg[5]
    SLICE_X33Y51         LUT6 (Prop_lut6_I2_O)        0.105    12.201 r  U7/recharge_auto[5]_i_1/O
                         net (fo=1, routed)           0.000    12.201    U6/recharge_auto_reg[11]_0[5]
    SLICE_X33Y51         FDRE                                         r  U6/recharge_auto_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    Y18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.409    21.409 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.620    23.030    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.107 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.272    24.378    U6/CLK
    SLICE_X33Y51         FDRE                                         r  U6/recharge_auto_reg[5]/C
                         clock pessimism              0.165    24.544    
                         clock uncertainty           -0.035    24.508    
    SLICE_X33Y51         FDRE (Setup_fdre_C_D)        0.033    24.541    U6/recharge_auto_reg[5]
  -------------------------------------------------------------------
                         required time                         24.541    
                         arrival time                         -12.201    
  -------------------------------------------------------------------
                         slack                                 12.340    

Slack (MET) :             12.528ns  (required time - arrival time)
  Source:                 U7/ticket_num_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U6/recharge_auto_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        7.257ns  (logic 2.375ns (32.728%)  route 4.882ns (67.272%))
  Logic Levels:           10  (CARRY4=2 LUT3=1 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.254ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.377ns = ( 24.377 - 20.000 ) 
    Source Clock Delay      (SCD):    4.797ns
    Clock Pessimism Removal (CPR):    0.165ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.185    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.266 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.531     4.797    U7/CLK
    SLICE_X25Y46         FDRE                                         r  U7/ticket_num_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y46         FDRE (Prop_fdre_C_Q)         0.379     5.176 r  U7/ticket_num_reg[1]/Q
                         net (fo=13, routed)          0.798     5.974    U7/Q[1]
    SLICE_X27Y47         LUT6 (Prop_lut6_I0_O)        0.105     6.079 r  U7/total_money3__0_carry__0_i_8/O
                         net (fo=2, routed)           0.329     6.408    U4/total_money3__0_carry__0_1
    SLICE_X27Y46         LUT6 (Prop_lut6_I5_O)        0.105     6.513 r  U4/total_money3__0_carry__0_i_3/O
                         net (fo=2, routed)           0.518     7.031    U4/DI[0]
    SLICE_X26Y47         LUT6 (Prop_lut6_I0_O)        0.105     7.136 r  U4/total_money3__0_carry__0_i_7/O
                         net (fo=1, routed)           0.000     7.136    U6/total_money[6]_i_2_0[0]
    SLICE_X26Y47         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.207     7.343 f  U6/total_money3__0_carry__0/O[0]
                         net (fo=9, routed)           0.607     7.949    U6/total_money3__0[4]
    SLICE_X28Y49         LUT5 (Prop_lut5_I4_O)        0.249     8.198 r  U6/recharge_auto3_carry__0_i_5/O
                         net (fo=3, routed)           0.352     8.550    U7/recharge_auto3_carry__0
    SLICE_X27Y49         LUT3 (Prop_lut3_I1_O)        0.105     8.655 r  U7/recharge_auto3_carry__0_i_3/O
                         net (fo=1, routed)           0.000     8.655    U6/recharge_auto[6]_i_5[0]
    SLICE_X27Y49         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.481     9.136 r  U6/recharge_auto3_carry__0/O[2]
                         net (fo=7, routed)           1.231    10.367    U7/recharge_auto30_out[6]
    SLICE_X31Y51         LUT5 (Prop_lut5_I2_O)        0.267    10.634 r  U7/recharge_auto[6]_i_3/O
                         net (fo=11, routed)          0.675    11.309    U6/recharge_auto_reg[5]_1
    SLICE_X32Y51         LUT6 (Prop_lut6_I3_O)        0.267    11.576 f  U6/recharge_auto[6]_i_2/O
                         net (fo=4, routed)           0.372    11.949    U7/recharge_auto_reg[5]
    SLICE_X34Y51         LUT4 (Prop_lut4_I0_O)        0.105    12.054 r  U7/recharge_auto[6]_i_1/O
                         net (fo=1, routed)           0.000    12.054    U6/recharge_auto_reg[11]_0[6]
    SLICE_X34Y51         FDRE                                         r  U6/recharge_auto_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    Y18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.409    21.409 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.620    23.030    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.107 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.271    24.377    U6/CLK
    SLICE_X34Y51         FDRE                                         r  U6/recharge_auto_reg[6]/C
                         clock pessimism              0.165    24.543    
                         clock uncertainty           -0.035    24.507    
    SLICE_X34Y51         FDRE (Setup_fdre_C_D)        0.074    24.581    U6/recharge_auto_reg[6]
  -------------------------------------------------------------------
                         required time                         24.581    
                         arrival time                         -12.054    
  -------------------------------------------------------------------
                         slack                                 12.528    

Slack (MET) :             12.537ns  (required time - arrival time)
  Source:                 U7/ticket_num_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U6/recharge_auto_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        7.245ns  (logic 2.375ns (32.780%)  route 4.870ns (67.220%))
  Logic Levels:           10  (CARRY4=2 LUT3=1 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.254ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.377ns = ( 24.377 - 20.000 ) 
    Source Clock Delay      (SCD):    4.797ns
    Clock Pessimism Removal (CPR):    0.165ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.185    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.266 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.531     4.797    U7/CLK
    SLICE_X25Y46         FDRE                                         r  U7/ticket_num_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y46         FDRE (Prop_fdre_C_Q)         0.379     5.176 r  U7/ticket_num_reg[1]/Q
                         net (fo=13, routed)          0.798     5.974    U7/Q[1]
    SLICE_X27Y47         LUT6 (Prop_lut6_I0_O)        0.105     6.079 r  U7/total_money3__0_carry__0_i_8/O
                         net (fo=2, routed)           0.329     6.408    U4/total_money3__0_carry__0_1
    SLICE_X27Y46         LUT6 (Prop_lut6_I5_O)        0.105     6.513 r  U4/total_money3__0_carry__0_i_3/O
                         net (fo=2, routed)           0.518     7.031    U4/DI[0]
    SLICE_X26Y47         LUT6 (Prop_lut6_I0_O)        0.105     7.136 r  U4/total_money3__0_carry__0_i_7/O
                         net (fo=1, routed)           0.000     7.136    U6/total_money[6]_i_2_0[0]
    SLICE_X26Y47         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.207     7.343 f  U6/total_money3__0_carry__0/O[0]
                         net (fo=9, routed)           0.607     7.949    U6/total_money3__0[4]
    SLICE_X28Y49         LUT5 (Prop_lut5_I4_O)        0.249     8.198 r  U6/recharge_auto3_carry__0_i_5/O
                         net (fo=3, routed)           0.352     8.550    U7/recharge_auto3_carry__0
    SLICE_X27Y49         LUT3 (Prop_lut3_I1_O)        0.105     8.655 r  U7/recharge_auto3_carry__0_i_3/O
                         net (fo=1, routed)           0.000     8.655    U6/recharge_auto[6]_i_5[0]
    SLICE_X27Y49         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.481     9.136 r  U6/recharge_auto3_carry__0/O[2]
                         net (fo=7, routed)           1.231    10.367    U7/recharge_auto30_out[6]
    SLICE_X31Y51         LUT5 (Prop_lut5_I2_O)        0.267    10.634 r  U7/recharge_auto[6]_i_3/O
                         net (fo=11, routed)          0.675    11.309    U6/recharge_auto_reg[5]_1
    SLICE_X32Y51         LUT6 (Prop_lut6_I3_O)        0.267    11.576 r  U6/recharge_auto[6]_i_2/O
                         net (fo=4, routed)           0.360    11.937    U7/recharge_auto_reg[5]
    SLICE_X34Y51         LUT5 (Prop_lut5_I1_O)        0.105    12.042 r  U7/recharge_auto[1]_i_1/O
                         net (fo=1, routed)           0.000    12.042    U6/recharge_auto_reg[11]_0[1]
    SLICE_X34Y51         FDSE                                         r  U6/recharge_auto_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    Y18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.409    21.409 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.620    23.030    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.107 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.271    24.377    U6/CLK
    SLICE_X34Y51         FDSE                                         r  U6/recharge_auto_reg[1]/C
                         clock pessimism              0.165    24.543    
                         clock uncertainty           -0.035    24.507    
    SLICE_X34Y51         FDSE (Setup_fdse_C_D)        0.072    24.579    U6/recharge_auto_reg[1]
  -------------------------------------------------------------------
                         required time                         24.579    
                         arrival time                         -12.042    
  -------------------------------------------------------------------
                         slack                                 12.537    

Slack (MET) :             12.550ns  (required time - arrival time)
  Source:                 U7/ticket_num_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U6/recharge_auto_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        7.194ns  (logic 2.199ns (30.568%)  route 4.995ns (69.432%))
  Logic Levels:           10  (CARRY4=2 LUT3=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.253ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.378ns = ( 24.378 - 20.000 ) 
    Source Clock Delay      (SCD):    4.797ns
    Clock Pessimism Removal (CPR):    0.165ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.185    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.266 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.531     4.797    U7/CLK
    SLICE_X25Y46         FDRE                                         r  U7/ticket_num_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y46         FDRE (Prop_fdre_C_Q)         0.379     5.176 r  U7/ticket_num_reg[1]/Q
                         net (fo=13, routed)          0.798     5.974    U7/Q[1]
    SLICE_X27Y47         LUT6 (Prop_lut6_I0_O)        0.105     6.079 r  U7/total_money3__0_carry__0_i_8/O
                         net (fo=2, routed)           0.329     6.408    U4/total_money3__0_carry__0_1
    SLICE_X27Y46         LUT6 (Prop_lut6_I5_O)        0.105     6.513 r  U4/total_money3__0_carry__0_i_3/O
                         net (fo=2, routed)           0.518     7.031    U4/DI[0]
    SLICE_X26Y47         LUT6 (Prop_lut6_I0_O)        0.105     7.136 r  U4/total_money3__0_carry__0_i_7/O
                         net (fo=1, routed)           0.000     7.136    U6/total_money[6]_i_2_0[0]
    SLICE_X26Y47         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.207     7.343 f  U6/total_money3__0_carry__0/O[0]
                         net (fo=9, routed)           0.607     7.949    U6/total_money3__0[4]
    SLICE_X28Y49         LUT5 (Prop_lut5_I4_O)        0.249     8.198 r  U6/recharge_auto3_carry__0_i_5/O
                         net (fo=3, routed)           0.352     8.550    U7/recharge_auto3_carry__0
    SLICE_X27Y49         LUT3 (Prop_lut3_I1_O)        0.105     8.655 r  U7/recharge_auto3_carry__0_i_3/O
                         net (fo=1, routed)           0.000     8.655    U6/recharge_auto[6]_i_5[0]
    SLICE_X27Y49         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.481     9.136 r  U6/recharge_auto3_carry__0/O[2]
                         net (fo=7, routed)           1.231    10.367    U7/recharge_auto30_out[6]
    SLICE_X31Y51         LUT6 (Prop_lut6_I4_O)        0.253    10.620 r  U7/recharge_auto[14]_i_2/O
                         net (fo=16, routed)          0.742    11.362    U7/pay_auto_coin_reg[3]_2
    SLICE_X32Y51         LUT6 (Prop_lut6_I5_O)        0.105    11.467 r  U7/recharge_auto[5]_i_3/O
                         net (fo=5, routed)           0.419    11.886    U7/recharge_auto[5]_i_3_n_0
    SLICE_X33Y51         LUT6 (Prop_lut6_I3_O)        0.105    11.991 r  U7/recharge_auto[4]_i_1/O
                         net (fo=1, routed)           0.000    11.991    U6/recharge_auto_reg[11]_0[4]
    SLICE_X33Y51         FDRE                                         r  U6/recharge_auto_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    Y18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.409    21.409 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.620    23.030    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.107 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.272    24.378    U6/CLK
    SLICE_X33Y51         FDRE                                         r  U6/recharge_auto_reg[4]/C
                         clock pessimism              0.165    24.544    
                         clock uncertainty           -0.035    24.508    
    SLICE_X33Y51         FDRE (Setup_fdre_C_D)        0.032    24.540    U6/recharge_auto_reg[4]
  -------------------------------------------------------------------
                         required time                         24.540    
                         arrival time                         -11.991    
  -------------------------------------------------------------------
                         slack                                 12.550    

Slack (MET) :             12.572ns  (required time - arrival time)
  Source:                 U7/ticket_num_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U6/recharge_auto_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        7.171ns  (logic 2.375ns (33.118%)  route 4.796ns (66.882%))
  Logic Levels:           10  (CARRY4=2 LUT3=1 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.253ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.378ns = ( 24.378 - 20.000 ) 
    Source Clock Delay      (SCD):    4.797ns
    Clock Pessimism Removal (CPR):    0.165ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.185    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.266 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.531     4.797    U7/CLK
    SLICE_X25Y46         FDRE                                         r  U7/ticket_num_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y46         FDRE (Prop_fdre_C_Q)         0.379     5.176 r  U7/ticket_num_reg[1]/Q
                         net (fo=13, routed)          0.798     5.974    U7/Q[1]
    SLICE_X27Y47         LUT6 (Prop_lut6_I0_O)        0.105     6.079 r  U7/total_money3__0_carry__0_i_8/O
                         net (fo=2, routed)           0.329     6.408    U4/total_money3__0_carry__0_1
    SLICE_X27Y46         LUT6 (Prop_lut6_I5_O)        0.105     6.513 r  U4/total_money3__0_carry__0_i_3/O
                         net (fo=2, routed)           0.518     7.031    U4/DI[0]
    SLICE_X26Y47         LUT6 (Prop_lut6_I0_O)        0.105     7.136 r  U4/total_money3__0_carry__0_i_7/O
                         net (fo=1, routed)           0.000     7.136    U6/total_money[6]_i_2_0[0]
    SLICE_X26Y47         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.207     7.343 f  U6/total_money3__0_carry__0/O[0]
                         net (fo=9, routed)           0.607     7.949    U6/total_money3__0[4]
    SLICE_X28Y49         LUT5 (Prop_lut5_I4_O)        0.249     8.198 r  U6/recharge_auto3_carry__0_i_5/O
                         net (fo=3, routed)           0.352     8.550    U7/recharge_auto3_carry__0
    SLICE_X27Y49         LUT3 (Prop_lut3_I1_O)        0.105     8.655 r  U7/recharge_auto3_carry__0_i_3/O
                         net (fo=1, routed)           0.000     8.655    U6/recharge_auto[6]_i_5[0]
    SLICE_X27Y49         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.481     9.136 r  U6/recharge_auto3_carry__0/O[2]
                         net (fo=7, routed)           1.231    10.367    U7/recharge_auto30_out[6]
    SLICE_X31Y51         LUT5 (Prop_lut5_I2_O)        0.267    10.634 r  U7/recharge_auto[6]_i_3/O
                         net (fo=11, routed)          0.675    11.309    U6/recharge_auto_reg[5]_1
    SLICE_X32Y51         LUT6 (Prop_lut6_I3_O)        0.267    11.576 f  U6/recharge_auto[6]_i_2/O
                         net (fo=4, routed)           0.287    11.863    U7/recharge_auto_reg[5]
    SLICE_X33Y51         LUT6 (Prop_lut6_I0_O)        0.105    11.968 r  U7/recharge_auto[3]_i_1/O
                         net (fo=1, routed)           0.000    11.968    U6/recharge_auto_reg[11]_0[3]
    SLICE_X33Y51         FDRE                                         r  U6/recharge_auto_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    Y18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.409    21.409 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.620    23.030    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.107 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.272    24.378    U6/CLK
    SLICE_X33Y51         FDRE                                         r  U6/recharge_auto_reg[3]/C
                         clock pessimism              0.165    24.544    
                         clock uncertainty           -0.035    24.508    
    SLICE_X33Y51         FDRE (Setup_fdre_C_D)        0.032    24.540    U6/recharge_auto_reg[3]
  -------------------------------------------------------------------
                         required time                         24.540    
                         arrival time                         -11.968    
  -------------------------------------------------------------------
                         slack                                 12.572    

Slack (MET) :             12.618ns  (required time - arrival time)
  Source:                 U7/ticket_num_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U6/recharge_auto_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        7.124ns  (logic 2.199ns (30.869%)  route 4.925ns (69.131%))
  Logic Levels:           10  (CARRY4=2 LUT3=1 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.253ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.378ns = ( 24.378 - 20.000 ) 
    Source Clock Delay      (SCD):    4.797ns
    Clock Pessimism Removal (CPR):    0.165ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.185    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.266 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.531     4.797    U7/CLK
    SLICE_X25Y46         FDRE                                         r  U7/ticket_num_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y46         FDRE (Prop_fdre_C_Q)         0.379     5.176 r  U7/ticket_num_reg[1]/Q
                         net (fo=13, routed)          0.798     5.974    U7/Q[1]
    SLICE_X27Y47         LUT6 (Prop_lut6_I0_O)        0.105     6.079 r  U7/total_money3__0_carry__0_i_8/O
                         net (fo=2, routed)           0.329     6.408    U4/total_money3__0_carry__0_1
    SLICE_X27Y46         LUT6 (Prop_lut6_I5_O)        0.105     6.513 r  U4/total_money3__0_carry__0_i_3/O
                         net (fo=2, routed)           0.518     7.031    U4/DI[0]
    SLICE_X26Y47         LUT6 (Prop_lut6_I0_O)        0.105     7.136 r  U4/total_money3__0_carry__0_i_7/O
                         net (fo=1, routed)           0.000     7.136    U6/total_money[6]_i_2_0[0]
    SLICE_X26Y47         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.207     7.343 f  U6/total_money3__0_carry__0/O[0]
                         net (fo=9, routed)           0.607     7.949    U6/total_money3__0[4]
    SLICE_X28Y49         LUT5 (Prop_lut5_I4_O)        0.249     8.198 r  U6/recharge_auto3_carry__0_i_5/O
                         net (fo=3, routed)           0.352     8.550    U7/recharge_auto3_carry__0
    SLICE_X27Y49         LUT3 (Prop_lut3_I1_O)        0.105     8.655 r  U7/recharge_auto3_carry__0_i_3/O
                         net (fo=1, routed)           0.000     8.655    U6/recharge_auto[6]_i_5[0]
    SLICE_X27Y49         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.481     9.136 r  U6/recharge_auto3_carry__0/O[2]
                         net (fo=7, routed)           1.231    10.367    U7/recharge_auto30_out[6]
    SLICE_X31Y51         LUT6 (Prop_lut6_I4_O)        0.253    10.620 r  U7/recharge_auto[14]_i_2/O
                         net (fo=16, routed)          0.742    11.362    U7/pay_auto_coin_reg[3]_2
    SLICE_X32Y51         LUT6 (Prop_lut6_I5_O)        0.105    11.467 r  U7/recharge_auto[5]_i_3/O
                         net (fo=5, routed)           0.349    11.815    U7/recharge_auto[5]_i_3_n_0
    SLICE_X33Y51         LUT5 (Prop_lut5_I2_O)        0.105    11.920 r  U7/recharge_auto[0]_i_1/O
                         net (fo=1, routed)           0.000    11.920    U6/recharge_auto_reg[11]_0[0]
    SLICE_X33Y51         FDRE                                         r  U6/recharge_auto_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    Y18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.409    21.409 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.620    23.030    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.107 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.272    24.378    U6/CLK
    SLICE_X33Y51         FDRE                                         r  U6/recharge_auto_reg[0]/C
                         clock pessimism              0.165    24.544    
                         clock uncertainty           -0.035    24.508    
    SLICE_X33Y51         FDRE (Setup_fdre_C_D)        0.030    24.538    U6/recharge_auto_reg[0]
  -------------------------------------------------------------------
                         required time                         24.538    
                         arrival time                         -11.920    
  -------------------------------------------------------------------
                         slack                                 12.618    

Slack (MET) :             12.678ns  (required time - arrival time)
  Source:                 U7/ticket_num_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U6/recharge_auto_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        7.065ns  (logic 2.375ns (33.616%)  route 4.690ns (66.384%))
  Logic Levels:           10  (CARRY4=2 LUT3=1 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.253ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.378ns = ( 24.378 - 20.000 ) 
    Source Clock Delay      (SCD):    4.797ns
    Clock Pessimism Removal (CPR):    0.165ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.185    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.266 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.531     4.797    U7/CLK
    SLICE_X25Y46         FDRE                                         r  U7/ticket_num_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y46         FDRE (Prop_fdre_C_Q)         0.379     5.176 r  U7/ticket_num_reg[1]/Q
                         net (fo=13, routed)          0.798     5.974    U7/Q[1]
    SLICE_X27Y47         LUT6 (Prop_lut6_I0_O)        0.105     6.079 r  U7/total_money3__0_carry__0_i_8/O
                         net (fo=2, routed)           0.329     6.408    U4/total_money3__0_carry__0_1
    SLICE_X27Y46         LUT6 (Prop_lut6_I5_O)        0.105     6.513 r  U4/total_money3__0_carry__0_i_3/O
                         net (fo=2, routed)           0.518     7.031    U4/DI[0]
    SLICE_X26Y47         LUT6 (Prop_lut6_I0_O)        0.105     7.136 r  U4/total_money3__0_carry__0_i_7/O
                         net (fo=1, routed)           0.000     7.136    U6/total_money[6]_i_2_0[0]
    SLICE_X26Y47         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.207     7.343 f  U6/total_money3__0_carry__0/O[0]
                         net (fo=9, routed)           0.607     7.949    U6/total_money3__0[4]
    SLICE_X28Y49         LUT5 (Prop_lut5_I4_O)        0.249     8.198 r  U6/recharge_auto3_carry__0_i_5/O
                         net (fo=3, routed)           0.352     8.550    U7/recharge_auto3_carry__0
    SLICE_X27Y49         LUT3 (Prop_lut3_I1_O)        0.105     8.655 r  U7/recharge_auto3_carry__0_i_3/O
                         net (fo=1, routed)           0.000     8.655    U6/recharge_auto[6]_i_5[0]
    SLICE_X27Y49         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.481     9.136 r  U6/recharge_auto3_carry__0/O[2]
                         net (fo=7, routed)           1.231    10.367    U7/recharge_auto30_out[6]
    SLICE_X31Y51         LUT5 (Prop_lut5_I2_O)        0.267    10.634 r  U7/recharge_auto[6]_i_3/O
                         net (fo=11, routed)          0.358    10.992    U7/pay_auto_coin_reg[3]_3
    SLICE_X31Y51         LUT6 (Prop_lut6_I4_O)        0.267    11.259 r  U7/recharge_auto[14]_i_4/O
                         net (fo=8, routed)           0.498    11.757    U7/pay_auto_coin_reg[3]_1
    SLICE_X32Y50         LUT6 (Prop_lut6_I0_O)        0.105    11.862 r  U7/recharge_auto[11]_i_1/O
                         net (fo=1, routed)           0.000    11.862    U6/recharge_auto_reg[11]_0[8]
    SLICE_X32Y50         FDRE                                         r  U6/recharge_auto_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    Y18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.409    21.409 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.620    23.030    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.107 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.272    24.378    U6/CLK
    SLICE_X32Y50         FDRE                                         r  U6/recharge_auto_reg[11]/C
                         clock pessimism              0.165    24.544    
                         clock uncertainty           -0.035    24.508    
    SLICE_X32Y50         FDRE (Setup_fdre_C_D)        0.032    24.540    U6/recharge_auto_reg[11]
  -------------------------------------------------------------------
                         required time                         24.540    
                         arrival time                         -11.862    
  -------------------------------------------------------------------
                         slack                                 12.678    

Slack (MET) :             12.681ns  (required time - arrival time)
  Source:                 U7/ticket_num_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U6/recharge_auto_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        7.061ns  (logic 2.375ns (33.636%)  route 4.686ns (66.364%))
  Logic Levels:           10  (CARRY4=2 LUT3=1 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.253ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.378ns = ( 24.378 - 20.000 ) 
    Source Clock Delay      (SCD):    4.797ns
    Clock Pessimism Removal (CPR):    0.165ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.185    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.266 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.531     4.797    U7/CLK
    SLICE_X25Y46         FDRE                                         r  U7/ticket_num_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y46         FDRE (Prop_fdre_C_Q)         0.379     5.176 r  U7/ticket_num_reg[1]/Q
                         net (fo=13, routed)          0.798     5.974    U7/Q[1]
    SLICE_X27Y47         LUT6 (Prop_lut6_I0_O)        0.105     6.079 r  U7/total_money3__0_carry__0_i_8/O
                         net (fo=2, routed)           0.329     6.408    U4/total_money3__0_carry__0_1
    SLICE_X27Y46         LUT6 (Prop_lut6_I5_O)        0.105     6.513 r  U4/total_money3__0_carry__0_i_3/O
                         net (fo=2, routed)           0.518     7.031    U4/DI[0]
    SLICE_X26Y47         LUT6 (Prop_lut6_I0_O)        0.105     7.136 r  U4/total_money3__0_carry__0_i_7/O
                         net (fo=1, routed)           0.000     7.136    U6/total_money[6]_i_2_0[0]
    SLICE_X26Y47         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.207     7.343 f  U6/total_money3__0_carry__0/O[0]
                         net (fo=9, routed)           0.607     7.949    U6/total_money3__0[4]
    SLICE_X28Y49         LUT5 (Prop_lut5_I4_O)        0.249     8.198 r  U6/recharge_auto3_carry__0_i_5/O
                         net (fo=3, routed)           0.352     8.550    U7/recharge_auto3_carry__0
    SLICE_X27Y49         LUT3 (Prop_lut3_I1_O)        0.105     8.655 r  U7/recharge_auto3_carry__0_i_3/O
                         net (fo=1, routed)           0.000     8.655    U6/recharge_auto[6]_i_5[0]
    SLICE_X27Y49         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.481     9.136 r  U6/recharge_auto3_carry__0/O[2]
                         net (fo=7, routed)           1.231    10.367    U7/recharge_auto30_out[6]
    SLICE_X31Y51         LUT5 (Prop_lut5_I2_O)        0.267    10.634 r  U7/recharge_auto[6]_i_3/O
                         net (fo=11, routed)          0.358    10.992    U7/pay_auto_coin_reg[3]_3
    SLICE_X31Y51         LUT6 (Prop_lut6_I4_O)        0.267    11.259 r  U7/recharge_auto[14]_i_4/O
                         net (fo=8, routed)           0.493    11.753    U7/pay_auto_coin_reg[3]_1
    SLICE_X32Y51         LUT6 (Prop_lut6_I0_O)        0.105    11.858 r  U7/recharge_auto[8]_i_1/O
                         net (fo=1, routed)           0.000    11.858    U6/recharge_auto_reg[11]_0[7]
    SLICE_X32Y51         FDRE                                         r  U6/recharge_auto_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    Y18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.409    21.409 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.620    23.030    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.107 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.272    24.378    U6/CLK
    SLICE_X32Y51         FDRE                                         r  U6/recharge_auto_reg[8]/C
                         clock pessimism              0.165    24.544    
                         clock uncertainty           -0.035    24.508    
    SLICE_X32Y51         FDRE (Setup_fdre_C_D)        0.030    24.538    U6/recharge_auto_reg[8]
  -------------------------------------------------------------------
                         required time                         24.538    
                         arrival time                         -11.858    
  -------------------------------------------------------------------
                         slack                                 12.681    

Slack (MET) :             12.755ns  (required time - arrival time)
  Source:                 U7/ticket_num_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U6/recharge_auto_reg[10]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        7.190ns  (logic 2.375ns (33.030%)  route 4.815ns (66.970%))
  Logic Levels:           10  (CARRY4=2 LUT3=1 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.516ns = ( 24.516 - 20.000 ) 
    Source Clock Delay      (SCD):    4.797ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.185    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.266 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.531     4.797    U7/CLK
    SLICE_X25Y46         FDRE                                         r  U7/ticket_num_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y46         FDRE (Prop_fdre_C_Q)         0.379     5.176 r  U7/ticket_num_reg[1]/Q
                         net (fo=13, routed)          0.798     5.974    U7/Q[1]
    SLICE_X27Y47         LUT6 (Prop_lut6_I0_O)        0.105     6.079 r  U7/total_money3__0_carry__0_i_8/O
                         net (fo=2, routed)           0.329     6.408    U4/total_money3__0_carry__0_1
    SLICE_X27Y46         LUT6 (Prop_lut6_I5_O)        0.105     6.513 r  U4/total_money3__0_carry__0_i_3/O
                         net (fo=2, routed)           0.518     7.031    U4/DI[0]
    SLICE_X26Y47         LUT6 (Prop_lut6_I0_O)        0.105     7.136 r  U4/total_money3__0_carry__0_i_7/O
                         net (fo=1, routed)           0.000     7.136    U6/total_money[6]_i_2_0[0]
    SLICE_X26Y47         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.207     7.343 f  U6/total_money3__0_carry__0/O[0]
                         net (fo=9, routed)           0.607     7.949    U6/total_money3__0[4]
    SLICE_X28Y49         LUT5 (Prop_lut5_I4_O)        0.249     8.198 r  U6/recharge_auto3_carry__0_i_5/O
                         net (fo=3, routed)           0.352     8.550    U7/recharge_auto3_carry__0
    SLICE_X27Y49         LUT3 (Prop_lut3_I1_O)        0.105     8.655 r  U7/recharge_auto3_carry__0_i_3/O
                         net (fo=1, routed)           0.000     8.655    U6/recharge_auto[6]_i_5[0]
    SLICE_X27Y49         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.481     9.136 r  U6/recharge_auto3_carry__0/O[2]
                         net (fo=7, routed)           1.231    10.367    U7/recharge_auto30_out[6]
    SLICE_X31Y51         LUT5 (Prop_lut5_I2_O)        0.267    10.634 r  U7/recharge_auto[6]_i_3/O
                         net (fo=11, routed)          0.358    10.992    U7/pay_auto_coin_reg[3]_3
    SLICE_X31Y51         LUT6 (Prop_lut6_I4_O)        0.267    11.259 r  U7/recharge_auto[14]_i_4/O
                         net (fo=8, routed)           0.623    11.882    U6/recharge_auto_reg[9]_1
    SLICE_X32Y49         LUT5 (Prop_lut5_I3_O)        0.105    11.987 r  U6/recharge_auto[10]_i_1/O
                         net (fo=1, routed)           0.000    11.987    U6/recharge_auto[10]_i_1_n_0
    SLICE_X32Y49         FDSE                                         r  U6/recharge_auto_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    Y18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.409    21.409 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.620    23.030    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.107 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.409    24.516    U6/CLK
    SLICE_X32Y49         FDSE                                         r  U6/recharge_auto_reg[10]/C
                         clock pessimism              0.232    24.748    
                         clock uncertainty           -0.035    24.712    
    SLICE_X32Y49         FDSE (Setup_fdse_C_D)        0.030    24.742    U6/recharge_auto_reg[10]
  -------------------------------------------------------------------
                         required time                         24.742    
                         arrival time                         -11.987    
  -------------------------------------------------------------------
                         slack                                 12.755    

Slack (MET) :             12.773ns  (required time - arrival time)
  Source:                 U7/ticket_num_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U6/recharge_auto_reg[9]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        7.211ns  (logic 2.396ns (33.225%)  route 4.815ns (66.775%))
  Logic Levels:           10  (CARRY4=2 LUT3=1 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.516ns = ( 24.516 - 20.000 ) 
    Source Clock Delay      (SCD):    4.797ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.185    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.266 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.531     4.797    U7/CLK
    SLICE_X25Y46         FDRE                                         r  U7/ticket_num_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y46         FDRE (Prop_fdre_C_Q)         0.379     5.176 r  U7/ticket_num_reg[1]/Q
                         net (fo=13, routed)          0.798     5.974    U7/Q[1]
    SLICE_X27Y47         LUT6 (Prop_lut6_I0_O)        0.105     6.079 r  U7/total_money3__0_carry__0_i_8/O
                         net (fo=2, routed)           0.329     6.408    U4/total_money3__0_carry__0_1
    SLICE_X27Y46         LUT6 (Prop_lut6_I5_O)        0.105     6.513 r  U4/total_money3__0_carry__0_i_3/O
                         net (fo=2, routed)           0.518     7.031    U4/DI[0]
    SLICE_X26Y47         LUT6 (Prop_lut6_I0_O)        0.105     7.136 r  U4/total_money3__0_carry__0_i_7/O
                         net (fo=1, routed)           0.000     7.136    U6/total_money[6]_i_2_0[0]
    SLICE_X26Y47         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.207     7.343 f  U6/total_money3__0_carry__0/O[0]
                         net (fo=9, routed)           0.607     7.949    U6/total_money3__0[4]
    SLICE_X28Y49         LUT5 (Prop_lut5_I4_O)        0.249     8.198 r  U6/recharge_auto3_carry__0_i_5/O
                         net (fo=3, routed)           0.352     8.550    U7/recharge_auto3_carry__0
    SLICE_X27Y49         LUT3 (Prop_lut3_I1_O)        0.105     8.655 r  U7/recharge_auto3_carry__0_i_3/O
                         net (fo=1, routed)           0.000     8.655    U6/recharge_auto[6]_i_5[0]
    SLICE_X27Y49         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.481     9.136 r  U6/recharge_auto3_carry__0/O[2]
                         net (fo=7, routed)           1.231    10.367    U7/recharge_auto30_out[6]
    SLICE_X31Y51         LUT5 (Prop_lut5_I2_O)        0.267    10.634 r  U7/recharge_auto[6]_i_3/O
                         net (fo=11, routed)          0.358    10.992    U7/pay_auto_coin_reg[3]_3
    SLICE_X31Y51         LUT6 (Prop_lut6_I4_O)        0.267    11.259 r  U7/recharge_auto[14]_i_4/O
                         net (fo=8, routed)           0.623    11.882    U6/recharge_auto_reg[9]_1
    SLICE_X32Y49         LUT5 (Prop_lut5_I3_O)        0.126    12.008 r  U6/recharge_auto[9]_i_1/O
                         net (fo=1, routed)           0.000    12.008    U6/recharge_auto[9]_i_1_n_0
    SLICE_X32Y49         FDSE                                         r  U6/recharge_auto_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    Y18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.409    21.409 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.620    23.030    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.107 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.409    24.516    U6/CLK
    SLICE_X32Y49         FDSE                                         r  U6/recharge_auto_reg[9]/C
                         clock pessimism              0.232    24.748    
                         clock uncertainty           -0.035    24.712    
    SLICE_X32Y49         FDSE (Setup_fdse_C_D)        0.069    24.781    U6/recharge_auto_reg[9]
  -------------------------------------------------------------------
                         required time                         24.781    
                         arrival time                         -12.008    
  -------------------------------------------------------------------
                         slack                                 12.773    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 U3/num_reg[3]_inv/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U3/seg_value_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.148ns (34.383%)  route 0.282ns (65.617%))
  Logic Levels:           0  
  Clock Path Skew:        0.337ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.134ns
    Source Clock Delay      (SCD):    1.546ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         0.568     1.546    U3/sys_clk_IBUF_BUFG
    SLICE_X34Y53         FDRE                                         r  U3/num_reg[3]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y53         FDRE (Prop_fdre_C_Q)         0.148     1.694 r  U3/num_reg[3]_inv/Q
                         net (fo=16, routed)          0.282     1.976    U3/num_reg[3]
    SLICE_X34Y49         FDRE                                         r  U3/seg_value_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         0.910     2.134    U3/sys_clk_IBUF_BUFG
    SLICE_X34Y49         FDRE                                         r  U3/seg_value_reg[2]/C
                         clock pessimism             -0.251     1.883    
    SLICE_X34Y49         FDRE (Hold_fdre_C_CE)       -0.070     1.813    U3/seg_value_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.813    
                         arrival time                           1.976    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 U3/num_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U3/seg_value_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.653ns  (logic 0.209ns (31.987%)  route 0.444ns (68.013%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.336ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.133ns
    Source Clock Delay      (SCD):    1.546ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         0.568     1.546    U3/sys_clk_IBUF_BUFG
    SLICE_X34Y53         FDRE                                         r  U3/num_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y53         FDRE (Prop_fdre_C_Q)         0.164     1.710 r  U3/num_reg[2]/Q
                         net (fo=17, routed)          0.444     2.154    U3/Q[2]
    SLICE_X38Y49         LUT5 (Prop_lut5_I1_O)        0.045     2.199 r  U3/seg_value[4]_i_1/O
                         net (fo=1, routed)           0.000     2.199    U3/seg_value[4]_i_1_n_0
    SLICE_X38Y49         FDRE                                         r  U3/seg_value_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         0.909     2.133    U3/sys_clk_IBUF_BUFG
    SLICE_X38Y49         FDRE                                         r  U3/seg_value_reg[4]/C
                         clock pessimism             -0.251     1.882    
    SLICE_X38Y49         FDRE (Hold_fdre_C_D)         0.120     2.002    U3/seg_value_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.002    
                         arrival time                           2.199    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 U1/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U1/count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.212ns (65.274%)  route 0.113ns (34.726%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.062ns
    Source Clock Delay      (SCD):    1.544ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         0.566     1.544    U1/sys_clk_IBUF_BUFG
    SLICE_X38Y53         FDRE                                         r  U1/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y53         FDRE (Prop_fdre_C_Q)         0.164     1.708 r  U1/count_reg[0]/Q
                         net (fo=6, routed)           0.113     1.821    U1/count_reg_n_0_[0]
    SLICE_X39Y53         LUT3 (Prop_lut3_I2_O)        0.048     1.869 r  U1/count[2]_i_1/O
                         net (fo=1, routed)           0.000     1.869    U1/count[2]_i_1_n_0
    SLICE_X39Y53         FDRE                                         r  U1/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         0.838     2.062    U1/sys_clk_IBUF_BUFG
    SLICE_X39Y53         FDRE                                         r  U1/count_reg[2]/C
                         clock pessimism             -0.505     1.557    
    SLICE_X39Y53         FDRE (Hold_fdre_C_D)         0.107     1.664    U1/count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.664    
                         arrival time                           1.869    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 U1/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U1/count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.213ns (65.180%)  route 0.114ns (34.820%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.062ns
    Source Clock Delay      (SCD):    1.544ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         0.566     1.544    U1/sys_clk_IBUF_BUFG
    SLICE_X38Y53         FDRE                                         r  U1/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y53         FDRE (Prop_fdre_C_Q)         0.164     1.708 r  U1/count_reg[0]/Q
                         net (fo=6, routed)           0.114     1.822    U1/count_reg_n_0_[0]
    SLICE_X39Y53         LUT5 (Prop_lut5_I3_O)        0.049     1.871 r  U1/count[4]_i_1/O
                         net (fo=1, routed)           0.000     1.871    U1/count[4]_i_1_n_0
    SLICE_X39Y53         FDRE                                         r  U1/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         0.838     2.062    U1/sys_clk_IBUF_BUFG
    SLICE_X39Y53         FDRE                                         r  U1/count_reg[4]/C
                         clock pessimism             -0.505     1.557    
    SLICE_X39Y53         FDRE (Hold_fdre_C_D)         0.107     1.664    U1/count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.664    
                         arrival time                           1.871    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 U1/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U1/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.209ns (64.749%)  route 0.114ns (35.251%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.062ns
    Source Clock Delay      (SCD):    1.544ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         0.566     1.544    U1/sys_clk_IBUF_BUFG
    SLICE_X38Y53         FDRE                                         r  U1/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y53         FDRE (Prop_fdre_C_Q)         0.164     1.708 r  U1/count_reg[0]/Q
                         net (fo=6, routed)           0.114     1.822    U1/count_reg_n_0_[0]
    SLICE_X39Y53         LUT4 (Prop_lut4_I1_O)        0.045     1.867 r  U1/count[3]_i_1/O
                         net (fo=1, routed)           0.000     1.867    U1/count[3]_i_1_n_0
    SLICE_X39Y53         FDRE                                         r  U1/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         0.838     2.062    U1/sys_clk_IBUF_BUFG
    SLICE_X39Y53         FDRE                                         r  U1/count_reg[3]/C
                         clock pessimism             -0.505     1.557    
    SLICE_X39Y53         FDRE (Hold_fdre_C_D)         0.092     1.649    U1/count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.649    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 U1/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U1/count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.209ns (64.950%)  route 0.113ns (35.050%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.062ns
    Source Clock Delay      (SCD):    1.544ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         0.566     1.544    U1/sys_clk_IBUF_BUFG
    SLICE_X38Y53         FDRE                                         r  U1/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y53         FDRE (Prop_fdre_C_Q)         0.164     1.708 r  U1/count_reg[0]/Q
                         net (fo=6, routed)           0.113     1.821    U1/count_reg_n_0_[0]
    SLICE_X39Y53         LUT2 (Prop_lut2_I0_O)        0.045     1.866 r  U1/count[1]_i_1/O
                         net (fo=1, routed)           0.000     1.866    U1/count[1]_i_1_n_0
    SLICE_X39Y53         FDRE                                         r  U1/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         0.838     2.062    U1/sys_clk_IBUF_BUFG
    SLICE_X39Y53         FDRE                                         r  U1/count_reg[1]/C
                         clock pessimism             -0.505     1.557    
    SLICE_X39Y53         FDRE (Hold_fdre_C_D)         0.091     1.648    U1/count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.648    
                         arrival time                           1.866    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 U3/num_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U3/seg_value_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.651ns  (logic 0.209ns (32.106%)  route 0.442ns (67.894%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.337ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.134ns
    Source Clock Delay      (SCD):    1.546ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         0.568     1.546    U3/sys_clk_IBUF_BUFG
    SLICE_X34Y53         FDRE                                         r  U3/num_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y53         FDRE (Prop_fdre_C_Q)         0.164     1.710 r  U3/num_reg[2]/Q
                         net (fo=17, routed)          0.442     2.152    U3/Q[2]
    SLICE_X36Y49         LUT5 (Prop_lut5_I1_O)        0.045     2.197 r  U3/seg_value[5]_i_1/O
                         net (fo=1, routed)           0.000     2.197    U3/seg_value[5]_i_1_n_0
    SLICE_X36Y49         FDRE                                         r  U3/seg_value_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         0.910     2.134    U3/sys_clk_IBUF_BUFG
    SLICE_X36Y49         FDRE                                         r  U3/seg_value_reg[5]/C
                         clock pessimism             -0.251     1.883    
    SLICE_X36Y49         FDRE (Hold_fdre_C_D)         0.091     1.974    U3/seg_value_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.974    
                         arrival time                           2.197    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 U3/num_reg[3]_inv/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U3/seg_value_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.471ns  (logic 0.148ns (31.409%)  route 0.323ns (68.591%))
  Logic Levels:           0  
  Clock Path Skew:        0.337ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.134ns
    Source Clock Delay      (SCD):    1.546ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         0.568     1.546    U3/sys_clk_IBUF_BUFG
    SLICE_X34Y53         FDRE                                         r  U3/num_reg[3]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y53         FDRE (Prop_fdre_C_Q)         0.148     1.694 r  U3/num_reg[3]_inv/Q
                         net (fo=16, routed)          0.323     2.017    U3/num_reg[3]
    SLICE_X36Y49         FDRE                                         r  U3/seg_value_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         0.910     2.134    U3/sys_clk_IBUF_BUFG
    SLICE_X36Y49         FDRE                                         r  U3/seg_value_reg[5]/C
                         clock pessimism             -0.251     1.883    
    SLICE_X36Y49         FDRE (Hold_fdre_C_CE)       -0.093     1.790    U3/seg_value_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.790    
                         arrival time                           2.017    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 U7/key_in_d2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U7/flag_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.186ns (55.491%)  route 0.149ns (44.509%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.134ns
    Source Clock Delay      (SCD):    1.614ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         0.636     1.614    U7/CLK
    SLICE_X33Y44         FDRE                                         r  U7/key_in_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y44         FDRE (Prop_fdre_C_Q)         0.141     1.755 r  U7/key_in_d2_reg[2]/Q
                         net (fo=3, routed)           0.149     1.905    U7/key_in_d2_reg_n_0_[2]
    SLICE_X32Y44         LUT4 (Prop_lut4_I0_O)        0.045     1.950 r  U7/flag[2]_i_1/O
                         net (fo=1, routed)           0.000     1.950    U7/flag[2]_i_1_n_0
    SLICE_X32Y44         FDRE                                         r  U7/flag_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         0.910     2.134    U7/CLK
    SLICE_X32Y44         FDRE                                         r  U7/flag_reg[2]/C
                         clock pessimism             -0.507     1.627    
    SLICE_X32Y44         FDRE (Hold_fdre_C_D)         0.092     1.719    U7/flag_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.719    
                         arrival time                           1.950    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 U7/key_in_d1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U7/key_in_d2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.128ns (52.487%)  route 0.116ns (47.513%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.139ns
    Source Clock Delay      (SCD):    1.617ns
    Clock Pessimism Removal (CPR):    0.522ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         0.639     1.617    U7/CLK
    SLICE_X21Y48         FDRE                                         r  U7/key_in_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y48         FDRE (Prop_fdre_C_Q)         0.128     1.745 r  U7/key_in_d1_reg[3]/Q
                         net (fo=1, routed)           0.116     1.861    U7/key_in_d1[3]
    SLICE_X21Y48         FDRE                                         r  U7/key_in_d2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         0.915     2.139    U7/CLK
    SLICE_X21Y48         FDRE                                         r  U7/key_in_d2_reg[3]/C
                         clock pessimism             -0.522     1.617    
    SLICE_X21Y48         FDRE (Hold_fdre_C_D)         0.012     1.629    U7/key_in_d2_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.629    
                         arrival time                           1.861    
  -------------------------------------------------------------------
                         slack                                  0.232    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { sys_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            1.592         20.000      18.408     BUFGCTRL_X0Y0  sys_clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X40Y53   U1/clk_500khz_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X38Y53   U1/count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X39Y53   U1/count_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X39Y53   U1/count_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X39Y53   U1/count_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X39Y53   U1/count_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X39Y53   U1/count_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X30Y54   U3/counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X31Y55   U3/counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X40Y53   U1/clk_500khz_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X40Y53   U1/clk_500khz_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X38Y53   U1/count_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X38Y53   U1/count_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X39Y53   U1/count_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X39Y53   U1/count_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X39Y53   U1/count_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X39Y53   U1/count_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X39Y53   U1/count_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X39Y53   U1/count_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X40Y53   U1/clk_500khz_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X40Y53   U1/clk_500khz_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X38Y53   U1/count_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X38Y53   U1/count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X39Y53   U1/count_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X39Y53   U1/count_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X39Y53   U1/count_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X39Y53   U1/count_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X39Y53   U1/count_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X39Y53   U1/count_reg[3]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           281 Endpoints
Min Delay           281 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U2/end_station_value_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U4/price_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.539ns  (logic 1.742ns (10.533%)  route 14.797ns (89.467%))
  Logic Levels:           10  (FDRE=1 LUT4=3 LUT5=2 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y39         FDRE                         0.000     0.000 r  U2/end_station_value_reg[5]/C
    SLICE_X42Y39         FDRE (Prop_fdre_C_Q)         0.437     0.437 f  U2/end_station_value_reg[5]/Q
                         net (fo=18, routed)          1.088     1.525    U2/end_station_value[5]
    SLICE_X35Y39         LUT5 (Prop_lut5_I0_O)        0.119     1.644 f  U2/price_reg[2]_i_71/O
                         net (fo=108, routed)         4.557     6.201    U2/price_reg[2]_i_71_n_0
    SLICE_X23Y20         LUT4 (Prop_lut4_I0_O)        0.281     6.482 r  U2/price_reg[3]_i_410/O
                         net (fo=122, routed)         3.348     9.830    U2/U4/p_0_in73_in
    SLICE_X27Y3          LUT4 (Prop_lut4_I0_O)        0.275    10.105 r  U2/price_reg[1]_i_269/O
                         net (fo=4, routed)           0.804    10.909    U2/price_reg[1]_i_269_n_0
    SLICE_X31Y3          LUT4 (Prop_lut4_I0_O)        0.105    11.014 f  U2/price_reg[3]_i_624/O
                         net (fo=5, routed)           0.697    11.711    U2/price_reg[3]_i_624_n_0
    SLICE_X30Y4          LUT5 (Prop_lut5_I0_O)        0.105    11.816 f  U2/price_reg[3]_i_156/O
                         net (fo=8, routed)           0.823    12.639    U2/price_reg[3]_i_156_n_0
    SLICE_X33Y4          LUT6 (Prop_lut6_I3_O)        0.105    12.744 f  U2/price_reg[3]_i_32/O
                         net (fo=5, routed)           1.467    14.211    U2/price_reg[3]_i_32_n_0
    SLICE_X35Y18         LUT6 (Prop_lut6_I5_O)        0.105    14.316 r  U2/price_reg[2]_i_39/O
                         net (fo=1, routed)           0.573    14.889    U2/price_reg[2]_i_39_n_0
    SLICE_X37Y16         LUT6 (Prop_lut6_I5_O)        0.105    14.994 f  U2/price_reg[2]_i_8/O
                         net (fo=1, routed)           0.938    15.932    U2/price_reg[2]_i_8_n_0
    SLICE_X29Y26         LUT6 (Prop_lut6_I4_O)        0.105    16.037 r  U2/price_reg[2]_i_1/O
                         net (fo=1, routed)           0.502    16.539    U4/refer_money_reg[5][2]
    SLICE_X25Y28         LDCE                                         r  U4/price_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/end_station_value_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U4/price_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.388ns  (logic 1.744ns (10.642%)  route 14.644ns (89.358%))
  Logic Levels:           10  (FDRE=1 LUT4=1 LUT5=2 LUT6=6)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y39         FDRE                         0.000     0.000 r  U2/end_station_value_reg[5]/C
    SLICE_X42Y39         FDRE (Prop_fdre_C_Q)         0.437     0.437 r  U2/end_station_value_reg[5]/Q
                         net (fo=18, routed)          1.088     1.525    U2/end_station_value[5]
    SLICE_X35Y39         LUT5 (Prop_lut5_I0_O)        0.119     1.644 r  U2/price_reg[2]_i_71/O
                         net (fo=108, routed)         4.510     6.154    U2/price_reg[2]_i_71_n_0
    SLICE_X25Y16         LUT4 (Prop_lut4_I0_O)        0.290     6.444 f  U2/price_reg[3]_i_327/O
                         net (fo=91, routed)          3.595    10.039    U2/U4/p_0_in63_in
    SLICE_X41Y28         LUT6 (Prop_lut6_I2_O)        0.268    10.307 f  U2/price_reg[2]_i_449/O
                         net (fo=2, routed)           0.779    11.085    U2/price_reg[2]_i_449_n_0
    SLICE_X44Y27         LUT5 (Prop_lut5_I2_O)        0.105    11.190 r  U2/price_reg[1]_i_425/O
                         net (fo=1, routed)           0.530    11.721    U2/price_reg[1]_i_425_n_0
    SLICE_X44Y27         LUT6 (Prop_lut6_I5_O)        0.105    11.826 f  U2/price_reg[1]_i_155/O
                         net (fo=1, routed)           0.785    12.611    U2/price_reg[1]_i_155_n_0
    SLICE_X40Y26         LUT6 (Prop_lut6_I2_O)        0.105    12.716 f  U2/price_reg[1]_i_41/O
                         net (fo=1, routed)           0.649    13.364    U2/price_reg[1]_i_41_n_0
    SLICE_X36Y27         LUT6 (Prop_lut6_I0_O)        0.105    13.469 f  U2/price_reg[1]_i_11/O
                         net (fo=1, routed)           0.785    14.254    U2/price_reg[1]_i_11_n_0
    SLICE_X30Y27         LUT6 (Prop_lut6_I2_O)        0.105    14.359 r  U2/price_reg[1]_i_4/O
                         net (fo=1, routed)           1.146    15.505    U2/price_reg[1]_i_4_n_0
    SLICE_X35Y17         LUT6 (Prop_lut6_I0_O)        0.105    15.610 r  U2/price_reg[1]_i_1/O
                         net (fo=1, routed)           0.778    16.388    U4/refer_money_reg[5][1]
    SLICE_X27Y28         LDCE                                         r  U4/price_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/end_station_value_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U4/price_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.094ns  (logic 1.742ns (10.824%)  route 14.352ns (89.176%))
  Logic Levels:           10  (FDRE=1 LUT3=1 LUT4=4 LUT5=2 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y39         FDRE                         0.000     0.000 r  U2/end_station_value_reg[5]/C
    SLICE_X42Y39         FDRE (Prop_fdre_C_Q)         0.437     0.437 r  U2/end_station_value_reg[5]/Q
                         net (fo=18, routed)          1.088     1.525    U2/end_station_value[5]
    SLICE_X35Y39         LUT5 (Prop_lut5_I0_O)        0.119     1.644 r  U2/price_reg[2]_i_71/O
                         net (fo=108, routed)         4.557     6.201    U2/price_reg[2]_i_71_n_0
    SLICE_X23Y20         LUT4 (Prop_lut4_I0_O)        0.281     6.482 f  U2/price_reg[3]_i_410/O
                         net (fo=122, routed)         3.348     9.830    U2/U4/p_0_in73_in
    SLICE_X27Y3          LUT4 (Prop_lut4_I0_O)        0.275    10.105 f  U2/price_reg[1]_i_269/O
                         net (fo=4, routed)           0.804    10.909    U2/price_reg[1]_i_269_n_0
    SLICE_X31Y3          LUT4 (Prop_lut4_I0_O)        0.105    11.014 r  U2/price_reg[3]_i_624/O
                         net (fo=5, routed)           0.697    11.711    U2/price_reg[3]_i_624_n_0
    SLICE_X30Y4          LUT5 (Prop_lut5_I0_O)        0.105    11.816 r  U2/price_reg[3]_i_156/O
                         net (fo=8, routed)           0.693    12.508    U2/price_reg[3]_i_156_n_0
    SLICE_X33Y3          LUT3 (Prop_lut3_I0_O)        0.105    12.613 f  U2/price_reg[3]_i_192/O
                         net (fo=1, routed)           0.546    13.160    U2/price_reg[3]_i_192_n_0
    SLICE_X33Y3          LUT6 (Prop_lut6_I3_O)        0.105    13.265 f  U2/price_reg[3]_i_40/O
                         net (fo=1, routed)           0.774    14.039    U2/price_reg[3]_i_40_n_0
    SLICE_X39Y3          LUT6 (Prop_lut6_I4_O)        0.105    14.144 r  U2/price_reg[3]_i_7/O
                         net (fo=1, routed)           1.161    15.305    U2/price_reg[3]_i_7_n_0
    SLICE_X35Y28         LUT4 (Prop_lut4_I3_O)        0.105    15.410 r  U2/price_reg[3]_i_1/O
                         net (fo=1, routed)           0.684    16.094    U4/refer_money_reg[5][3]
    SLICE_X26Y31         LDCE                                         r  U4/price_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/end_station_value_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U4/price_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.073ns  (logic 1.742ns (10.838%)  route 14.331ns (89.162%))
  Logic Levels:           10  (FDRE=1 LUT4=3 LUT5=2 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y39         FDRE                         0.000     0.000 r  U2/end_station_value_reg[5]/C
    SLICE_X42Y39         FDRE (Prop_fdre_C_Q)         0.437     0.437 r  U2/end_station_value_reg[5]/Q
                         net (fo=18, routed)          1.088     1.525    U2/end_station_value[5]
    SLICE_X35Y39         LUT5 (Prop_lut5_I0_O)        0.119     1.644 r  U2/price_reg[2]_i_71/O
                         net (fo=108, routed)         4.557     6.201    U2/price_reg[2]_i_71_n_0
    SLICE_X23Y20         LUT4 (Prop_lut4_I0_O)        0.281     6.482 f  U2/price_reg[3]_i_410/O
                         net (fo=122, routed)         3.348     9.830    U2/U4/p_0_in73_in
    SLICE_X27Y3          LUT4 (Prop_lut4_I0_O)        0.275    10.105 f  U2/price_reg[1]_i_269/O
                         net (fo=4, routed)           0.804    10.909    U2/price_reg[1]_i_269_n_0
    SLICE_X31Y3          LUT4 (Prop_lut4_I0_O)        0.105    11.014 r  U2/price_reg[3]_i_624/O
                         net (fo=5, routed)           0.697    11.711    U2/price_reg[3]_i_624_n_0
    SLICE_X30Y4          LUT5 (Prop_lut5_I0_O)        0.105    11.816 r  U2/price_reg[3]_i_156/O
                         net (fo=8, routed)           0.824    12.640    U2/price_reg[3]_i_156_n_0
    SLICE_X32Y4          LUT6 (Prop_lut6_I4_O)        0.105    12.745 r  U2/price_reg[0]_i_99/O
                         net (fo=1, routed)           0.658    13.403    U2/price_reg[0]_i_99_n_0
    SLICE_X31Y4          LUT6 (Prop_lut6_I4_O)        0.105    13.508 f  U2/price_reg[0]_i_30/O
                         net (fo=1, routed)           0.622    14.130    U2/price_reg[0]_i_30_n_0
    SLICE_X36Y11         LUT6 (Prop_lut6_I2_O)        0.105    14.235 r  U2/price_reg[0]_i_8/O
                         net (fo=1, routed)           1.027    15.262    U2/price_reg[0]_i_8_n_0
    SLICE_X28Y23         LUT6 (Prop_lut6_I4_O)        0.105    15.367 r  U2/price_reg[0]_i_1/O
                         net (fo=1, routed)           0.706    16.073    U4/refer_money_reg[5][0]
    SLICE_X26Y28         LDCE                                         r  U4/price_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/end_station_value_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U4/price_reg[3]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.220ns  (logic 1.925ns (13.537%)  route 12.295ns (86.463%))
  Logic Levels:           10  (FDRE=1 LUT2=1 LUT4=1 LUT5=1 LUT6=6)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y39         FDRE                         0.000     0.000 r  U2/end_station_value_reg[5]/C
    SLICE_X42Y39         FDRE (Prop_fdre_C_Q)         0.437     0.437 r  U2/end_station_value_reg[5]/Q
                         net (fo=18, routed)          1.088     1.525    U2/end_station_value[5]
    SLICE_X35Y39         LUT5 (Prop_lut5_I0_O)        0.119     1.644 r  U2/price_reg[2]_i_71/O
                         net (fo=108, routed)         4.557     6.201    U2/price_reg[2]_i_71_n_0
    SLICE_X23Y20         LUT4 (Prop_lut4_I0_O)        0.281     6.482 f  U2/price_reg[3]_i_410/O
                         net (fo=122, routed)         1.772     8.254    U2/U4/p_0_in73_in
    SLICE_X21Y41         LUT2 (Prop_lut2_I1_O)        0.296     8.550 f  U2/price_reg[3]_i_2581/O
                         net (fo=2, routed)           0.476     9.026    U2/U4/price13362_out
    SLICE_X21Y39         LUT6 (Prop_lut6_I2_O)        0.267     9.293 f  U2/price_reg[3]_i_2209/O
                         net (fo=1, routed)           0.325     9.618    U2/price_reg[3]_i_2209_n_0
    SLICE_X22Y39         LUT6 (Prop_lut6_I5_O)        0.105     9.723 f  U2/price_reg[3]_i_1325/O
                         net (fo=1, routed)           1.076    10.799    U2/price_reg[3]_i_1325_n_0
    SLICE_X27Y35         LUT6 (Prop_lut6_I0_O)        0.105    10.904 f  U2/price_reg[3]_i_471/O
                         net (fo=1, routed)           0.762    11.667    U2/price_reg[3]_i_471_n_0
    SLICE_X17Y42         LUT6 (Prop_lut6_I1_O)        0.105    11.772 f  U2/price_reg[3]_i_101/O
                         net (fo=1, routed)           0.982    12.754    U2/price_reg[3]_i_101_n_0
    SLICE_X16Y37         LUT6 (Prop_lut6_I4_O)        0.105    12.859 f  U2/price_reg[3]_i_18/O
                         net (fo=1, routed)           0.699    13.558    U2/price_reg[3]_i_18_n_0
    SLICE_X16Y32         LUT6 (Prop_lut6_I4_O)        0.105    13.663 f  U2/price_reg[3]_i_3/O
                         net (fo=1, routed)           0.557    14.220    U4/AR[3]
    SLICE_X26Y31         LDCE                                         f  U4/price_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/key_flag_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            P2IO[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.354ns  (logic 3.999ns (47.869%)  route 4.355ns (52.131%))
  Logic Levels:           3  (FDRE=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y55         FDRE                         0.000     0.000 r  U1/key_flag_reg/C
    SLICE_X41Y55         FDRE (Prop_fdre_C_Q)         0.379     0.379 f  U1/key_flag_reg/Q
                         net (fo=4, routed)           0.803     1.182    U1/key_valid
    SLICE_X41Y55         LUT1 (Prop_lut1_I0_O)        0.119     1.301 r  U1/P2IO_OBUF[8]_inst_i_1/O
                         net (fo=1, routed)           3.551     4.853    P2IO_OBUF[8]
    Y2                   OBUF (Prop_obuf_I_O)         3.501     8.354 r  P2IO_OBUF[8]_inst/O
                         net (fo=0)                   0.000     8.354    P2IO[8]
    Y2                                                                r  P2IO[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/col_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDRE)
  Destination:            col[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.363ns  (logic 3.761ns (51.074%)  route 3.602ns (48.926%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y54         FDRE                         0.000     0.000 r  U1/col_reg[1]_lopt_replica/C
    SLICE_X42Y54         FDRE (Prop_fdre_C_Q)         0.433     0.433 r  U1/col_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           3.602     4.035    lopt_1
    R3                   OBUF (Prop_obuf_I_O)         3.328     7.363 r  col_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.363    col[1]
    R3                                                                r  col[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/col_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDRE)
  Destination:            col[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.347ns  (logic 3.776ns (51.401%)  route 3.571ns (48.599%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y54         FDRE                         0.000     0.000 r  U1/col_reg[3]_lopt_replica/C
    SLICE_X42Y54         FDRE (Prop_fdre_C_Q)         0.433     0.433 r  U1/col_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           3.571     4.004    lopt_3
    W2                   OBUF (Prop_obuf_I_O)         3.343     7.347 r  col_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.347    col[3]
    W2                                                                r  col[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/col_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDRE)
  Destination:            col[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.305ns  (logic 3.708ns (50.758%)  route 3.597ns (49.242%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y54         FDRE                         0.000     0.000 r  U1/col_reg[0]_lopt_replica/C
    SLICE_X43Y54         FDRE (Prop_fdre_C_Q)         0.379     0.379 r  U1/col_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           3.597     3.976    lopt
    V2                   OBUF (Prop_obuf_I_O)         3.329     7.305 r  col_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.305    col[0]
    V2                                                                r  col[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/key_value_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            U2/start_station_value_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.117ns  (logic 1.458ns (20.486%)  route 5.659ns (79.514%))
  Logic Levels:           7  (LDCE=1 LUT3=3 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y50         LDCE                         0.000     0.000 r  U1/key_value_reg[1]/G
    SLICE_X41Y50         LDCE (EnToQ_ldce_G_Q)        0.464     0.464 f  U1/key_value_reg[1]/Q
                         net (fo=59, routed)          1.699     2.163    U1/Q[1]
    SLICE_X39Y45         LUT3 (Prop_lut3_I1_O)        0.124     2.287 f  U1/end_one_unit[0]_i_2/O
                         net (fo=12, routed)          1.098     3.385    U2/price_hand_show_reg[8]_1
    SLICE_X40Y48         LUT5 (Prop_lut5_I4_O)        0.267     3.652 r  U2/start_station[6]_i_1/O
                         net (fo=9, routed)           0.986     4.638    U2/E[0]
    SLICE_X39Y42         LUT3 (Prop_lut3_I1_O)        0.105     4.743 r  U2/start_ten_unit[0]_i_1/O
                         net (fo=7, routed)           0.536     5.279    U2/start_ten_unit_reg[0]_0
    SLICE_X40Y42         LUT6 (Prop_lut6_I0_O)        0.105     5.384 r  U2/start_station_value[2]_i_2/O
                         net (fo=2, routed)           0.630     6.014    U1/start_station_value_reg[2]
    SLICE_X39Y42         LUT3 (Prop_lut3_I0_O)        0.126     6.140 r  U1/start_station_value[7]_i_2/O
                         net (fo=5, routed)           0.710     6.850    U1/start_station_value[7]_i_2_n_0
    SLICE_X37Y42         LUT6 (Prop_lut6_I3_O)        0.267     7.117 r  U1/start_station_value[4]_i_1/O
                         net (fo=1, routed)           0.000     7.117    U2/start_station_value_reg[7]_0[2]
    SLICE_X37Y42         FDRE                                         r  U2/start_station_value_reg[4]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U1/col_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U1/col_reg_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.257ns  (logic 0.141ns (54.929%)  route 0.116ns (45.071%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y54         FDRE                         0.000     0.000 r  U1/col_reg[0]/C
    SLICE_X43Y54         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  U1/col_reg[0]/Q
                         net (fo=1, routed)           0.116     0.257    U1/col_reg[3]_0[0]
    SLICE_X41Y53         FDRE                                         r  U1/col_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/col_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U1/col_reg_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.309ns  (logic 0.141ns (45.597%)  route 0.168ns (54.403%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y54         FDRE                         0.000     0.000 r  U1/col_reg[1]/C
    SLICE_X43Y54         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  U1/col_reg[1]/Q
                         net (fo=1, routed)           0.168     0.309    U1/col_reg[3]_0[1]
    SLICE_X41Y53         FDRE                                         r  U1/col_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/FSM_onehot_state_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U1/FSM_onehot_state_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.315ns  (logic 0.186ns (58.971%)  route 0.129ns (41.029%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y55         FDRE                         0.000     0.000 r  U1/FSM_onehot_state_reg[4]/C
    SLICE_X40Y55         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  U1/FSM_onehot_state_reg[4]/Q
                         net (fo=3, routed)           0.129     0.270    U1/FSM_onehot_state_reg_n_0_[4]
    SLICE_X40Y54         LUT6 (Prop_lut6_I0_O)        0.045     0.315 r  U1/FSM_onehot_state[5]_i_2/O
                         net (fo=1, routed)           0.000     0.315    U1/FSM_onehot_state[5]_i_2_n_0
    SLICE_X40Y54         FDRE                                         r  U1/FSM_onehot_state_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/phv_one_unit_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U2/price_hand_value_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.326ns  (logic 0.191ns (58.667%)  route 0.135ns (41.333%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y45         FDRE                         0.000     0.000 r  U2/phv_one_unit_reg[0]/C
    SLICE_X39Y45         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  U2/phv_one_unit_reg[0]/Q
                         net (fo=1, routed)           0.135     0.281    U1/phv_one_unit_reg[3]_1[0]
    SLICE_X39Y45         LUT6 (Prop_lut6_I0_O)        0.045     0.326 r  U1/phv_one_unit[0]_i_1/O
                         net (fo=2, routed)           0.000     0.326    U2/phv_one_unit_reg[3]_1[0]
    SLICE_X39Y45         FDRE                                         r  U2/price_hand_value_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U7/pay_auto_coin_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U7/pay_auto_coin_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.332ns  (logic 0.227ns (68.386%)  route 0.105ns (31.614%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y49         FDRE                         0.000     0.000 r  U7/pay_auto_coin_reg[4]/C
    SLICE_X23Y49         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  U7/pay_auto_coin_reg[4]/Q
                         net (fo=14, routed)          0.105     0.233    U7/pay_auto_coin_reg[7]_0[4]
    SLICE_X23Y49         LUT6 (Prop_lut6_I1_O)        0.099     0.332 r  U7/pay_auto_coin[5]_i_1/O
                         net (fo=1, routed)           0.000     0.332    U7/p_0_in__3[5]
    SLICE_X23Y49         FDRE                                         r  U7/pay_auto_coin_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/phv_ten_unit_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U2/phv_ten_unit_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.346ns  (logic 0.191ns (55.131%)  route 0.155ns (44.869%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y43         FDRE                         0.000     0.000 r  U2/phv_ten_unit_reg[3]/C
    SLICE_X39Y43         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  U2/phv_ten_unit_reg[3]/Q
                         net (fo=1, routed)           0.155     0.301    U1/phv_ten_unit_reg[3]_0[3]
    SLICE_X39Y43         LUT6 (Prop_lut6_I1_O)        0.045     0.346 r  U1/phv_ten_unit[3]_i_1/O
                         net (fo=5, routed)           0.000     0.346    U2/phv_ten_unit_reg[3]_1[3]
    SLICE_X39Y43         FDRE                                         r  U2/phv_ten_unit_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U7/pay_auto_coin_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U7/pay_auto_coin_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.350ns  (logic 0.183ns (52.269%)  route 0.167ns (47.731%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y47         FDRE                         0.000     0.000 r  U7/pay_auto_coin_reg[1]/C
    SLICE_X21Y47         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  U7/pay_auto_coin_reg[1]/Q
                         net (fo=21, routed)          0.167     0.308    U7/pay_auto_coin_reg[7]_0[1]
    SLICE_X21Y47         LUT3 (Prop_lut3_I1_O)        0.042     0.350 r  U7/pay_auto_coin[2]_i_1/O
                         net (fo=1, routed)           0.000     0.350    U7/p_0_in__3[2]
    SLICE_X21Y47         FDRE                                         r  U7/pay_auto_coin_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U7/pay_auto_coin_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U7/pay_auto_coin_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.353ns  (logic 0.186ns (52.674%)  route 0.167ns (47.326%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y47         FDRE                         0.000     0.000 r  U7/pay_auto_coin_reg[1]/C
    SLICE_X21Y47         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  U7/pay_auto_coin_reg[1]/Q
                         net (fo=21, routed)          0.167     0.308    U7/pay_auto_coin_reg[7]_0[1]
    SLICE_X21Y47         LUT2 (Prop_lut2_I1_O)        0.045     0.353 r  U7/pay_auto_coin[1]_i_1/O
                         net (fo=1, routed)           0.000     0.353    U7/p_0_in__3[1]
    SLICE_X21Y47         FDRE                                         r  U7/pay_auto_coin_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/thv_one_unit_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U2/thv_one_unit_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.357ns  (logic 0.191ns (53.517%)  route 0.166ns (46.483%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y45         FDRE                         0.000     0.000 r  U2/thv_one_unit_reg[2]/C
    SLICE_X43Y45         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  U2/thv_one_unit_reg[2]/Q
                         net (fo=2, routed)           0.166     0.312    U1/thv_one_unit_reg[3]_1[2]
    SLICE_X43Y45         LUT6 (Prop_lut6_I4_O)        0.045     0.357 r  U1/thv_one_unit[2]_i_1/O
                         net (fo=1, routed)           0.000     0.357    U2/thv_one_unit_reg[3]_1[2]
    SLICE_X43Y45         FDRE                                         r  U2/thv_one_unit_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/start_one_unit_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U2/start_one_unit_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.357ns  (logic 0.191ns (53.487%)  route 0.166ns (46.513%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y42         FDRE                         0.000     0.000 r  U2/start_one_unit_reg[2]/C
    SLICE_X40Y42         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  U2/start_one_unit_reg[2]/Q
                         net (fo=2, routed)           0.166     0.312    U1/start_one_unit_reg[3]_1[2]
    SLICE_X40Y42         LUT5 (Prop_lut5_I3_O)        0.045     0.357 r  U1/start_one_unit[2]_i_1/O
                         net (fo=1, routed)           0.000     0.357    U2/start_one_unit_reg[3]_1[2]
    SLICE_X40Y42         FDRE                                         r  U2/start_one_unit_reg[2]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk
  To Clock:  

Max Delay           159 Endpoints
Min Delay           159 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U5/led_reg[4]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.834ns  (logic 3.763ns (55.054%)  route 3.072ns (44.946%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.185    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.266 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.383     4.649    U5/CLK
    SLICE_X30Y50         FDRE                                         r  U5/led_reg[4]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y50         FDRE (Prop_fdre_C_Q)         0.433     5.082 r  U5/led_reg[4]_lopt_replica/Q
                         net (fo=1, routed)           3.072     8.153    lopt_7
    AB7                  OBUF (Prop_obuf_I_O)         3.330    11.483 r  led_OBUF[4]_inst/O
                         net (fo=0)                   0.000    11.483    led[4]
    AB7                                                               r  led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U5/led_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U2/price_hand_value_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.830ns  (logic 1.437ns (21.039%)  route 5.393ns (78.961%))
  Logic Levels:           6  (LUT3=2 LUT4=2 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.185    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.266 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.383     4.649    U5/CLK
    SLICE_X30Y54         FDRE                                         r  U5/led_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y54         FDRE (Prop_fdre_C_Q)         0.433     5.082 f  U5/led_reg[2]/Q
                         net (fo=15, routed)          1.373     6.454    U5/led_reg[4]_2[1]
    SLICE_X33Y50         LUT4 (Prop_lut4_I1_O)        0.126     6.580 f  U5/start_one_unit[3]_i_3/O
                         net (fo=73, routed)          1.372     7.952    U2/price_hand_show_reg[8]_2
    SLICE_X39Y45         LUT4 (Prop_lut4_I3_O)        0.288     8.240 r  U2/phv_ten_unit[2]_i_2/O
                         net (fo=6, routed)           0.571     8.811    U1/phv_ten_unit_reg[2]_0
    SLICE_X38Y44         LUT6 (Prop_lut6_I1_O)        0.275     9.086 f  U1/price_hand_value[7]_i_3/O
                         net (fo=6, routed)           0.740     9.826    U1/price_hand_value[7]_i_3_n_0
    SLICE_X38Y42         LUT6 (Prop_lut6_I0_O)        0.105     9.931 r  U1/price_hand_value[2]_i_2/O
                         net (fo=2, routed)           0.523    10.455    U1/price_hand_value[2]_i_2_n_0
    SLICE_X38Y43         LUT3 (Prop_lut3_I0_O)        0.105    10.560 r  U1/price_hand_value[7]_i_2/O
                         net (fo=5, routed)           0.814    11.374    U1/price_hand_value[7]_i_2_n_0
    SLICE_X36Y44         LUT3 (Prop_lut3_I0_O)        0.105    11.479 r  U1/price_hand_value[3]_i_1/O
                         net (fo=1, routed)           0.000    11.479    U2/price_hand_value_reg[7]_0[2]
    SLICE_X36Y44         FDRE                                         r  U2/price_hand_value_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U5/led_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.698ns  (logic 3.748ns (55.951%)  route 2.950ns (44.049%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.185    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.266 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.383     4.649    U5/CLK
    SLICE_X30Y54         FDRE                                         r  U5/led_reg[1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y54         FDRE (Prop_fdre_C_Q)         0.433     5.082 r  U5/led_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           2.950     8.032    lopt_4
    AA6                  OBUF (Prop_obuf_I_O)         3.315    11.347 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.347    led[1]
    AA6                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U5/led_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U2/start_station_value_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.641ns  (logic 1.429ns (21.518%)  route 5.212ns (78.482%))
  Logic Levels:           6  (LUT3=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.185    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.266 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.383     4.649    U5/CLK
    SLICE_X30Y54         FDRE                                         r  U5/led_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y54         FDRE (Prop_fdre_C_Q)         0.433     5.082 f  U5/led_reg[2]/Q
                         net (fo=15, routed)          1.373     6.454    U5/led_reg[4]_2[1]
    SLICE_X33Y50         LUT4 (Prop_lut4_I1_O)        0.126     6.580 f  U5/start_one_unit[3]_i_3/O
                         net (fo=73, routed)          0.977     7.558    U2/price_hand_show_reg[8]_2
    SLICE_X40Y48         LUT5 (Prop_lut5_I3_O)        0.267     7.825 r  U2/start_station[6]_i_1/O
                         net (fo=9, routed)           0.986     8.811    U2/E[0]
    SLICE_X39Y42         LUT3 (Prop_lut3_I1_O)        0.105     8.916 r  U2/start_ten_unit[0]_i_1/O
                         net (fo=7, routed)           0.536     9.452    U2/start_ten_unit_reg[0]_0
    SLICE_X40Y42         LUT6 (Prop_lut6_I0_O)        0.105     9.557 r  U2/start_station_value[2]_i_2/O
                         net (fo=2, routed)           0.630    10.187    U1/start_station_value_reg[2]
    SLICE_X39Y42         LUT3 (Prop_lut3_I0_O)        0.126    10.313 r  U1/start_station_value[7]_i_2/O
                         net (fo=5, routed)           0.710    11.023    U1/start_station_value[7]_i_2_n_0
    SLICE_X37Y42         LUT6 (Prop_lut6_I3_O)        0.267    11.290 r  U1/start_station_value[4]_i_1/O
                         net (fo=1, routed)           0.000    11.290    U2/start_station_value_reg[7]_0[2]
    SLICE_X37Y42         FDRE                                         r  U2/start_station_value_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U5/led_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U2/price_hand_value_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.529ns  (logic 1.437ns (22.009%)  route 5.092ns (77.991%))
  Logic Levels:           6  (LUT3=1 LUT4=2 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.185    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.266 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.383     4.649    U5/CLK
    SLICE_X30Y54         FDRE                                         r  U5/led_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y54         FDRE (Prop_fdre_C_Q)         0.433     5.082 f  U5/led_reg[2]/Q
                         net (fo=15, routed)          1.373     6.454    U5/led_reg[4]_2[1]
    SLICE_X33Y50         LUT4 (Prop_lut4_I1_O)        0.126     6.580 f  U5/start_one_unit[3]_i_3/O
                         net (fo=73, routed)          1.372     7.952    U2/price_hand_show_reg[8]_2
    SLICE_X39Y45         LUT4 (Prop_lut4_I3_O)        0.288     8.240 r  U2/phv_ten_unit[2]_i_2/O
                         net (fo=6, routed)           0.571     8.811    U1/phv_ten_unit_reg[2]_0
    SLICE_X38Y44         LUT6 (Prop_lut6_I1_O)        0.275     9.086 f  U1/price_hand_value[7]_i_3/O
                         net (fo=6, routed)           0.740     9.826    U1/price_hand_value[7]_i_3_n_0
    SLICE_X38Y42         LUT6 (Prop_lut6_I0_O)        0.105     9.931 r  U1/price_hand_value[2]_i_2/O
                         net (fo=2, routed)           0.523    10.455    U1/price_hand_value[2]_i_2_n_0
    SLICE_X38Y43         LUT3 (Prop_lut3_I0_O)        0.105    10.560 r  U1/price_hand_value[7]_i_2/O
                         net (fo=5, routed)           0.513    11.073    U1/price_hand_value[7]_i_2_n_0
    SLICE_X36Y43         LUT6 (Prop_lut6_I0_O)        0.105    11.178 r  U1/price_hand_value[5]_i_1/O
                         net (fo=1, routed)           0.000    11.178    U2/price_hand_value_reg[7]_0[4]
    SLICE_X36Y43         FDRE                                         r  U2/price_hand_value_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U5/led_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U2/price_hand_value_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.529ns  (logic 1.437ns (22.009%)  route 5.092ns (77.991%))
  Logic Levels:           6  (LUT3=1 LUT4=2 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.185    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.266 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.383     4.649    U5/CLK
    SLICE_X30Y54         FDRE                                         r  U5/led_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y54         FDRE (Prop_fdre_C_Q)         0.433     5.082 f  U5/led_reg[2]/Q
                         net (fo=15, routed)          1.373     6.454    U5/led_reg[4]_2[1]
    SLICE_X33Y50         LUT4 (Prop_lut4_I1_O)        0.126     6.580 f  U5/start_one_unit[3]_i_3/O
                         net (fo=73, routed)          1.372     7.952    U2/price_hand_show_reg[8]_2
    SLICE_X39Y45         LUT4 (Prop_lut4_I3_O)        0.288     8.240 r  U2/phv_ten_unit[2]_i_2/O
                         net (fo=6, routed)           0.571     8.811    U1/phv_ten_unit_reg[2]_0
    SLICE_X38Y44         LUT6 (Prop_lut6_I1_O)        0.275     9.086 f  U1/price_hand_value[7]_i_3/O
                         net (fo=6, routed)           0.740     9.826    U1/price_hand_value[7]_i_3_n_0
    SLICE_X38Y42         LUT6 (Prop_lut6_I0_O)        0.105     9.931 r  U1/price_hand_value[2]_i_2/O
                         net (fo=2, routed)           0.523    10.455    U1/price_hand_value[2]_i_2_n_0
    SLICE_X38Y43         LUT3 (Prop_lut3_I0_O)        0.105    10.560 r  U1/price_hand_value[7]_i_2/O
                         net (fo=5, routed)           0.513    11.073    U1/price_hand_value[7]_i_2_n_0
    SLICE_X36Y43         LUT6 (Prop_lut6_I0_O)        0.105    11.178 r  U1/price_hand_value[7]_i_1/O
                         net (fo=1, routed)           0.000    11.178    U2/price_hand_value_reg[7]_0[6]
    SLICE_X36Y43         FDRE                                         r  U2/price_hand_value_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U5/led_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.458ns  (logic 3.830ns (59.310%)  route 2.628ns (40.690%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.185    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.266 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.383     4.649    U5/CLK
    SLICE_X30Y54         FDRE                                         r  U5/led_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y54         FDRE (Prop_fdre_C_Q)         0.398     5.047 r  U5/led_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           2.628     7.674    lopt_6
    W7                   OBUF (Prop_obuf_I_O)         3.432    11.106 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.106    led[3]
    W7                                                                r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U5/led_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U2/start_station_value_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.444ns  (logic 1.429ns (22.176%)  route 5.015ns (77.824%))
  Logic Levels:           6  (LUT3=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.185    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.266 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.383     4.649    U5/CLK
    SLICE_X30Y54         FDRE                                         r  U5/led_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y54         FDRE (Prop_fdre_C_Q)         0.433     5.082 f  U5/led_reg[2]/Q
                         net (fo=15, routed)          1.373     6.454    U5/led_reg[4]_2[1]
    SLICE_X33Y50         LUT4 (Prop_lut4_I1_O)        0.126     6.580 f  U5/start_one_unit[3]_i_3/O
                         net (fo=73, routed)          0.977     7.558    U2/price_hand_show_reg[8]_2
    SLICE_X40Y48         LUT5 (Prop_lut5_I3_O)        0.267     7.825 r  U2/start_station[6]_i_1/O
                         net (fo=9, routed)           0.986     8.811    U2/E[0]
    SLICE_X39Y42         LUT3 (Prop_lut3_I1_O)        0.105     8.916 r  U2/start_ten_unit[0]_i_1/O
                         net (fo=7, routed)           0.536     9.452    U2/start_ten_unit_reg[0]_0
    SLICE_X40Y42         LUT6 (Prop_lut6_I0_O)        0.105     9.557 r  U2/start_station_value[2]_i_2/O
                         net (fo=2, routed)           0.630    10.187    U1/start_station_value_reg[2]
    SLICE_X39Y42         LUT3 (Prop_lut3_I0_O)        0.126    10.313 r  U1/start_station_value[7]_i_2/O
                         net (fo=5, routed)           0.513    10.826    U1/start_station_value[7]_i_2_n_0
    SLICE_X37Y42         LUT6 (Prop_lut6_I0_O)        0.267    11.093 r  U1/start_station_value[5]_i_1/O
                         net (fo=1, routed)           0.000    11.093    U2/start_station_value_reg[7]_0[3]
    SLICE_X37Y42         FDRE                                         r  U2/start_station_value_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U5/led_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.354ns  (logic 3.737ns (58.823%)  route 2.616ns (41.177%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.185    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.266 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.383     4.649    U5/CLK
    SLICE_X30Y54         FDRE                                         r  U5/led_reg[2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y54         FDRE (Prop_fdre_C_Q)         0.433     5.082 r  U5/led_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           2.616     7.698    lopt_5
    V7                   OBUF (Prop_obuf_I_O)         3.304    11.002 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.002    led[2]
    V7                                                                r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U5/led_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U2/price_hand_value_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.320ns  (logic 1.353ns (21.408%)  route 4.967ns (78.592%))
  Logic Levels:           5  (LUT3=1 LUT4=2 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.185    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.266 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.383     4.649    U5/CLK
    SLICE_X30Y54         FDRE                                         r  U5/led_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y54         FDRE (Prop_fdre_C_Q)         0.433     5.082 f  U5/led_reg[2]/Q
                         net (fo=15, routed)          1.373     6.454    U5/led_reg[4]_2[1]
    SLICE_X33Y50         LUT4 (Prop_lut4_I1_O)        0.126     6.580 f  U5/start_one_unit[3]_i_3/O
                         net (fo=73, routed)          1.372     7.952    U2/price_hand_show_reg[8]_2
    SLICE_X39Y45         LUT4 (Prop_lut4_I3_O)        0.288     8.240 r  U2/phv_ten_unit[2]_i_2/O
                         net (fo=6, routed)           0.571     8.811    U1/phv_ten_unit_reg[2]_0
    SLICE_X38Y44         LUT6 (Prop_lut6_I1_O)        0.275     9.086 f  U1/price_hand_value[7]_i_3/O
                         net (fo=6, routed)           0.740     9.826    U1/price_hand_value[7]_i_3_n_0
    SLICE_X38Y42         LUT6 (Prop_lut6_I0_O)        0.105     9.931 r  U1/price_hand_value[2]_i_2/O
                         net (fo=2, routed)           0.523    10.455    U1/price_hand_value[2]_i_2_n_0
    SLICE_X38Y43         LUT3 (Prop_lut3_I0_O)        0.126    10.581 r  U1/price_hand_value[2]_i_1/O
                         net (fo=1, routed)           0.388    10.969    U2/price_hand_value_reg[7]_0[1]
    SLICE_X36Y44         FDRE                                         r  U2/price_hand_value_reg[2]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U5/led_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U2/ticket_hand_show_reg[0]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.182ns  (logic 0.315ns (26.659%)  route 0.867ns (73.341%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         0.570     1.548    U5/CLK
    SLICE_X30Y50         FDRE                                         r  U5/led_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y50         FDRE (Prop_fdre_C_Q)         0.164     1.712 f  U5/led_reg[3]/Q
                         net (fo=12, routed)          0.298     2.010    U5/led_reg[4]_2[2]
    SLICE_X33Y50         LUT4 (Prop_lut4_I3_O)        0.044     2.054 r  U5/start_one_unit[3]_i_3/O
                         net (fo=73, routed)          0.411     2.465    U2/price_hand_show_reg[8]_2
    SLICE_X41Y48         LUT5 (Prop_lut5_I0_O)        0.107     2.572 r  U2/ticket_hand_show[6]_i_1/O
                         net (fo=7, routed)           0.157     2.729    U2/ticket_hand_show[6]_i_1_n_0
    SLICE_X39Y49         FDRE                                         r  U2/ticket_hand_show_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U5/led_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U2/ticket_hand_show_reg[1]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.182ns  (logic 0.315ns (26.659%)  route 0.867ns (73.341%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         0.570     1.548    U5/CLK
    SLICE_X30Y50         FDRE                                         r  U5/led_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y50         FDRE (Prop_fdre_C_Q)         0.164     1.712 f  U5/led_reg[3]/Q
                         net (fo=12, routed)          0.298     2.010    U5/led_reg[4]_2[2]
    SLICE_X33Y50         LUT4 (Prop_lut4_I3_O)        0.044     2.054 r  U5/start_one_unit[3]_i_3/O
                         net (fo=73, routed)          0.411     2.465    U2/price_hand_show_reg[8]_2
    SLICE_X41Y48         LUT5 (Prop_lut5_I0_O)        0.107     2.572 r  U2/ticket_hand_show[6]_i_1/O
                         net (fo=7, routed)           0.157     2.729    U2/ticket_hand_show[6]_i_1_n_0
    SLICE_X39Y49         FDRE                                         r  U2/ticket_hand_show_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U5/led_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U2/ticket_hand_show_reg[3]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.182ns  (logic 0.315ns (26.659%)  route 0.867ns (73.341%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         0.570     1.548    U5/CLK
    SLICE_X30Y50         FDRE                                         r  U5/led_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y50         FDRE (Prop_fdre_C_Q)         0.164     1.712 f  U5/led_reg[3]/Q
                         net (fo=12, routed)          0.298     2.010    U5/led_reg[4]_2[2]
    SLICE_X33Y50         LUT4 (Prop_lut4_I3_O)        0.044     2.054 r  U5/start_one_unit[3]_i_3/O
                         net (fo=73, routed)          0.411     2.465    U2/price_hand_show_reg[8]_2
    SLICE_X41Y48         LUT5 (Prop_lut5_I0_O)        0.107     2.572 r  U2/ticket_hand_show[6]_i_1/O
                         net (fo=7, routed)           0.157     2.729    U2/ticket_hand_show[6]_i_1_n_0
    SLICE_X39Y49         FDRE                                         r  U2/ticket_hand_show_reg[3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U5/led_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U2/ticket_hand_show_reg[6]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.182ns  (logic 0.315ns (26.659%)  route 0.867ns (73.341%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         0.570     1.548    U5/CLK
    SLICE_X30Y50         FDRE                                         r  U5/led_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y50         FDRE (Prop_fdre_C_Q)         0.164     1.712 f  U5/led_reg[3]/Q
                         net (fo=12, routed)          0.298     2.010    U5/led_reg[4]_2[2]
    SLICE_X33Y50         LUT4 (Prop_lut4_I3_O)        0.044     2.054 r  U5/start_one_unit[3]_i_3/O
                         net (fo=73, routed)          0.411     2.465    U2/price_hand_show_reg[8]_2
    SLICE_X41Y48         LUT5 (Prop_lut5_I0_O)        0.107     2.572 r  U2/ticket_hand_show[6]_i_1/O
                         net (fo=7, routed)           0.157     2.729    U2/ticket_hand_show[6]_i_1_n_0
    SLICE_X39Y49         FDRE                                         r  U2/ticket_hand_show_reg[6]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U5/led_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U2/end_station_reg[0]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.190ns  (logic 0.316ns (26.546%)  route 0.874ns (73.454%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         0.570     1.548    U5/CLK
    SLICE_X30Y50         FDRE                                         r  U5/led_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y50         FDRE (Prop_fdre_C_Q)         0.164     1.712 r  U5/led_reg[3]/Q
                         net (fo=12, routed)          0.298     2.010    U5/led_reg[4]_2[2]
    SLICE_X33Y50         LUT4 (Prop_lut4_I3_O)        0.044     2.054 f  U5/start_one_unit[3]_i_3/O
                         net (fo=73, routed)          0.505     2.559    U2/price_hand_show_reg[8]_2
    SLICE_X40Y48         LUT5 (Prop_lut5_I3_O)        0.108     2.667 r  U2/end_station[6]_i_1/O
                         net (fo=7, routed)           0.071     2.738    U2/end_station[6]_i_1_n_0
    SLICE_X40Y48         FDRE                                         r  U2/end_station_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U5/led_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U2/end_station_reg[1]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.190ns  (logic 0.316ns (26.546%)  route 0.874ns (73.454%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         0.570     1.548    U5/CLK
    SLICE_X30Y50         FDRE                                         r  U5/led_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y50         FDRE (Prop_fdre_C_Q)         0.164     1.712 r  U5/led_reg[3]/Q
                         net (fo=12, routed)          0.298     2.010    U5/led_reg[4]_2[2]
    SLICE_X33Y50         LUT4 (Prop_lut4_I3_O)        0.044     2.054 f  U5/start_one_unit[3]_i_3/O
                         net (fo=73, routed)          0.505     2.559    U2/price_hand_show_reg[8]_2
    SLICE_X40Y48         LUT5 (Prop_lut5_I3_O)        0.108     2.667 r  U2/end_station[6]_i_1/O
                         net (fo=7, routed)           0.071     2.738    U2/end_station[6]_i_1_n_0
    SLICE_X40Y48         FDRE                                         r  U2/end_station_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U5/led_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U2/end_station_reg[3]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.190ns  (logic 0.316ns (26.546%)  route 0.874ns (73.454%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         0.570     1.548    U5/CLK
    SLICE_X30Y50         FDRE                                         r  U5/led_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y50         FDRE (Prop_fdre_C_Q)         0.164     1.712 r  U5/led_reg[3]/Q
                         net (fo=12, routed)          0.298     2.010    U5/led_reg[4]_2[2]
    SLICE_X33Y50         LUT4 (Prop_lut4_I3_O)        0.044     2.054 f  U5/start_one_unit[3]_i_3/O
                         net (fo=73, routed)          0.505     2.559    U2/price_hand_show_reg[8]_2
    SLICE_X40Y48         LUT5 (Prop_lut5_I3_O)        0.108     2.667 r  U2/end_station[6]_i_1/O
                         net (fo=7, routed)           0.071     2.738    U2/end_station[6]_i_1_n_0
    SLICE_X40Y48         FDRE                                         r  U2/end_station_reg[3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U5/led_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U2/end_station_reg[6]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.190ns  (logic 0.316ns (26.546%)  route 0.874ns (73.454%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         0.570     1.548    U5/CLK
    SLICE_X30Y50         FDRE                                         r  U5/led_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y50         FDRE (Prop_fdre_C_Q)         0.164     1.712 r  U5/led_reg[3]/Q
                         net (fo=12, routed)          0.298     2.010    U5/led_reg[4]_2[2]
    SLICE_X33Y50         LUT4 (Prop_lut4_I3_O)        0.044     2.054 f  U5/start_one_unit[3]_i_3/O
                         net (fo=73, routed)          0.505     2.559    U2/price_hand_show_reg[8]_2
    SLICE_X40Y48         LUT5 (Prop_lut5_I3_O)        0.108     2.667 r  U2/end_station[6]_i_1/O
                         net (fo=7, routed)           0.071     2.738    U2/end_station[6]_i_1_n_0
    SLICE_X40Y48         FDRE                                         r  U2/end_station_reg[6]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U5/led_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U2/ticket_hand_show_reg[2]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.228ns  (logic 0.315ns (25.658%)  route 0.913ns (74.342%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         0.570     1.548    U5/CLK
    SLICE_X30Y50         FDRE                                         r  U5/led_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y50         FDRE (Prop_fdre_C_Q)         0.164     1.712 f  U5/led_reg[3]/Q
                         net (fo=12, routed)          0.298     2.010    U5/led_reg[4]_2[2]
    SLICE_X33Y50         LUT4 (Prop_lut4_I3_O)        0.044     2.054 r  U5/start_one_unit[3]_i_3/O
                         net (fo=73, routed)          0.411     2.465    U2/price_hand_show_reg[8]_2
    SLICE_X41Y48         LUT5 (Prop_lut5_I0_O)        0.107     2.572 r  U2/ticket_hand_show[6]_i_1/O
                         net (fo=7, routed)           0.203     2.776    U2/ticket_hand_show[6]_i_1_n_0
    SLICE_X43Y49         FDRE                                         r  U2/ticket_hand_show_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U5/led_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U2/ticket_hand_show_reg[4]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.228ns  (logic 0.315ns (25.658%)  route 0.913ns (74.342%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         0.570     1.548    U5/CLK
    SLICE_X30Y50         FDRE                                         r  U5/led_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y50         FDRE (Prop_fdre_C_Q)         0.164     1.712 f  U5/led_reg[3]/Q
                         net (fo=12, routed)          0.298     2.010    U5/led_reg[4]_2[2]
    SLICE_X33Y50         LUT4 (Prop_lut4_I3_O)        0.044     2.054 r  U5/start_one_unit[3]_i_3/O
                         net (fo=73, routed)          0.411     2.465    U2/price_hand_show_reg[8]_2
    SLICE_X41Y48         LUT5 (Prop_lut5_I0_O)        0.107     2.572 r  U2/ticket_hand_show[6]_i_1/O
                         net (fo=7, routed)           0.203     2.776    U2/ticket_hand_show[6]_i_1_n_0
    SLICE_X43Y49         FDRE                                         r  U2/ticket_hand_show_reg[4]/CE
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk

Max Delay           108 Endpoints
Min Delay           108 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U2/price_hand_value_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U6/total_hand_show_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.405ns  (logic 2.963ns (28.477%)  route 7.442ns (71.523%))
  Logic Levels:           14  (CARRY4=3 FDRE=1 LUT4=2 LUT5=2 LUT6=6)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y42         FDRE                         0.000     0.000 r  U2/price_hand_value_reg[1]/C
    SLICE_X38Y42         FDRE (Prop_fdre_C_Q)         0.437     0.437 r  U2/price_hand_value_reg[1]/Q
                         net (fo=16, routed)          1.347     1.784    U2/price_hand_value[1]
    SLICE_X35Y45         LUT6 (Prop_lut6_I1_O)        0.105     1.889 r  U2/total_hand_show3__0_carry__0_i_1/O
                         net (fo=2, routed)           0.688     2.577    U2/DI[3]
    SLICE_X33Y45         LUT6 (Prop_lut6_I0_O)        0.105     2.682 r  U2/total_hand_show3__0_carry__0_i_5/O
                         net (fo=1, routed)           0.000     2.682    U6/total_hand_show3__47_carry_4[3]
    SLICE_X33Y45         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     3.014 r  U6/total_hand_show3__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.014    U6/total_hand_show3__0_carry__0_n_0
    SLICE_X33Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     3.194 r  U6/total_hand_show3__0_carry__1/O[0]
                         net (fo=2, routed)           0.665     3.859    U2/total_hand_show3__47_carry__0_i_3_0[0]
    SLICE_X31Y46         LUT4 (Prop_lut4_I3_O)        0.249     4.108 r  U2/total_hand_show3__47_carry__0_i_6/O
                         net (fo=1, routed)           0.551     4.659    U2/total_hand_show3__47_carry__0_i_6_n_0
    SLICE_X31Y46         LUT6 (Prop_lut6_I1_O)        0.105     4.764 r  U2/total_hand_show3__47_carry__0_i_1/O
                         net (fo=2, routed)           0.483     5.247    U2/ticket_hand_value_reg[2]_2[1]
    SLICE_X32Y46         LUT5 (Prop_lut5_I0_O)        0.105     5.352 r  U2/total_hand_show3__47_carry__0_i_4/O
                         net (fo=1, routed)           0.000     5.352    U6/total_hand_show[22]_i_9_0[1]
    SLICE_X32Y46         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.481     5.833 r  U6/total_hand_show3__47_carry__0/O[2]
                         net (fo=8, routed)           0.682     6.516    U2/total_hand_show3__0[4]
    SLICE_X36Y48         LUT5 (Prop_lut5_I3_O)        0.272     6.788 r  U2/total_hand_show[22]_i_7/O
                         net (fo=4, routed)           0.479     7.267    U6/total_hand_show_reg[17]_1
    SLICE_X37Y46         LUT6 (Prop_lut6_I4_O)        0.267     7.534 r  U6/total_hand_show[22]_i_2/O
                         net (fo=13, routed)          0.673     8.207    U6/total_hand_show3__47_carry_2
    SLICE_X34Y46         LUT6 (Prop_lut6_I3_O)        0.105     8.312 r  U6/total_hand_show[30]_i_2/O
                         net (fo=18, routed)          1.009     9.321    U6/total_hand_show[30]_i_2_n_0
    SLICE_X37Y48         LUT6 (Prop_lut6_I5_O)        0.105     9.426 r  U6/total_hand_show[22]_i_4/O
                         net (fo=14, routed)          0.865    10.290    U6/total_hand_show[30]_i_2_0
    SLICE_X32Y47         LUT4 (Prop_lut4_I0_O)        0.115    10.405 r  U6/total_hand_show[8]_i_1/O
                         net (fo=1, routed)           0.000    10.405    U6/total_hand_show[8]_i_1_n_0
    SLICE_X32Y47         FDRE                                         r  U6/total_hand_show_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.409     1.409 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.620     3.030    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     3.107 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.409     4.516    U6/CLK
    SLICE_X32Y47         FDRE                                         r  U6/total_hand_show_reg[8]/C

Slack:                    inf
  Source:                 U2/price_hand_value_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U6/total_hand_show_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.401ns  (logic 2.953ns (28.391%)  route 7.448ns (71.609%))
  Logic Levels:           14  (CARRY4=3 FDRE=1 LUT4=2 LUT5=2 LUT6=6)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y42         FDRE                         0.000     0.000 r  U2/price_hand_value_reg[1]/C
    SLICE_X38Y42         FDRE (Prop_fdre_C_Q)         0.437     0.437 r  U2/price_hand_value_reg[1]/Q
                         net (fo=16, routed)          1.347     1.784    U2/price_hand_value[1]
    SLICE_X35Y45         LUT6 (Prop_lut6_I1_O)        0.105     1.889 r  U2/total_hand_show3__0_carry__0_i_1/O
                         net (fo=2, routed)           0.688     2.577    U2/DI[3]
    SLICE_X33Y45         LUT6 (Prop_lut6_I0_O)        0.105     2.682 r  U2/total_hand_show3__0_carry__0_i_5/O
                         net (fo=1, routed)           0.000     2.682    U6/total_hand_show3__47_carry_4[3]
    SLICE_X33Y45         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     3.014 r  U6/total_hand_show3__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.014    U6/total_hand_show3__0_carry__0_n_0
    SLICE_X33Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     3.194 r  U6/total_hand_show3__0_carry__1/O[0]
                         net (fo=2, routed)           0.665     3.859    U2/total_hand_show3__47_carry__0_i_3_0[0]
    SLICE_X31Y46         LUT4 (Prop_lut4_I3_O)        0.249     4.108 r  U2/total_hand_show3__47_carry__0_i_6/O
                         net (fo=1, routed)           0.551     4.659    U2/total_hand_show3__47_carry__0_i_6_n_0
    SLICE_X31Y46         LUT6 (Prop_lut6_I1_O)        0.105     4.764 r  U2/total_hand_show3__47_carry__0_i_1/O
                         net (fo=2, routed)           0.483     5.247    U2/ticket_hand_value_reg[2]_2[1]
    SLICE_X32Y46         LUT5 (Prop_lut5_I0_O)        0.105     5.352 r  U2/total_hand_show3__47_carry__0_i_4/O
                         net (fo=1, routed)           0.000     5.352    U6/total_hand_show[22]_i_9_0[1]
    SLICE_X32Y46         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.481     5.833 r  U6/total_hand_show3__47_carry__0/O[2]
                         net (fo=8, routed)           0.682     6.516    U2/total_hand_show3__0[4]
    SLICE_X36Y48         LUT5 (Prop_lut5_I3_O)        0.272     6.788 r  U2/total_hand_show[22]_i_7/O
                         net (fo=4, routed)           0.479     7.267    U6/total_hand_show_reg[17]_1
    SLICE_X37Y46         LUT6 (Prop_lut6_I4_O)        0.267     7.534 r  U6/total_hand_show[22]_i_2/O
                         net (fo=13, routed)          0.673     8.207    U6/total_hand_show3__47_carry_2
    SLICE_X34Y46         LUT6 (Prop_lut6_I3_O)        0.105     8.312 r  U6/total_hand_show[30]_i_2/O
                         net (fo=18, routed)          1.009     9.321    U6/total_hand_show[30]_i_2_n_0
    SLICE_X37Y48         LUT6 (Prop_lut6_I5_O)        0.105     9.426 r  U6/total_hand_show[22]_i_4/O
                         net (fo=14, routed)          0.871    10.296    U6/total_hand_show[30]_i_2_0
    SLICE_X32Y47         LUT4 (Prop_lut4_I0_O)        0.105    10.401 r  U6/total_hand_show[14]_i_1/O
                         net (fo=1, routed)           0.000    10.401    U6/total_hand_show[14]_i_1_n_0
    SLICE_X32Y47         FDRE                                         r  U6/total_hand_show_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.409     1.409 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.620     3.030    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     3.107 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.409     4.516    U6/CLK
    SLICE_X32Y47         FDRE                                         r  U6/total_hand_show_reg[14]/C

Slack:                    inf
  Source:                 U2/price_hand_value_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U6/total_hand_show_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.395ns  (logic 2.953ns (28.408%)  route 7.442ns (71.592%))
  Logic Levels:           14  (CARRY4=3 FDRE=1 LUT4=2 LUT5=2 LUT6=6)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y42         FDRE                         0.000     0.000 r  U2/price_hand_value_reg[1]/C
    SLICE_X38Y42         FDRE (Prop_fdre_C_Q)         0.437     0.437 r  U2/price_hand_value_reg[1]/Q
                         net (fo=16, routed)          1.347     1.784    U2/price_hand_value[1]
    SLICE_X35Y45         LUT6 (Prop_lut6_I1_O)        0.105     1.889 r  U2/total_hand_show3__0_carry__0_i_1/O
                         net (fo=2, routed)           0.688     2.577    U2/DI[3]
    SLICE_X33Y45         LUT6 (Prop_lut6_I0_O)        0.105     2.682 r  U2/total_hand_show3__0_carry__0_i_5/O
                         net (fo=1, routed)           0.000     2.682    U6/total_hand_show3__47_carry_4[3]
    SLICE_X33Y45         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     3.014 r  U6/total_hand_show3__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.014    U6/total_hand_show3__0_carry__0_n_0
    SLICE_X33Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     3.194 r  U6/total_hand_show3__0_carry__1/O[0]
                         net (fo=2, routed)           0.665     3.859    U2/total_hand_show3__47_carry__0_i_3_0[0]
    SLICE_X31Y46         LUT4 (Prop_lut4_I3_O)        0.249     4.108 r  U2/total_hand_show3__47_carry__0_i_6/O
                         net (fo=1, routed)           0.551     4.659    U2/total_hand_show3__47_carry__0_i_6_n_0
    SLICE_X31Y46         LUT6 (Prop_lut6_I1_O)        0.105     4.764 r  U2/total_hand_show3__47_carry__0_i_1/O
                         net (fo=2, routed)           0.483     5.247    U2/ticket_hand_value_reg[2]_2[1]
    SLICE_X32Y46         LUT5 (Prop_lut5_I0_O)        0.105     5.352 r  U2/total_hand_show3__47_carry__0_i_4/O
                         net (fo=1, routed)           0.000     5.352    U6/total_hand_show[22]_i_9_0[1]
    SLICE_X32Y46         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.481     5.833 r  U6/total_hand_show3__47_carry__0/O[2]
                         net (fo=8, routed)           0.682     6.516    U2/total_hand_show3__0[4]
    SLICE_X36Y48         LUT5 (Prop_lut5_I3_O)        0.272     6.788 r  U2/total_hand_show[22]_i_7/O
                         net (fo=4, routed)           0.479     7.267    U6/total_hand_show_reg[17]_1
    SLICE_X37Y46         LUT6 (Prop_lut6_I4_O)        0.267     7.534 r  U6/total_hand_show[22]_i_2/O
                         net (fo=13, routed)          0.673     8.207    U6/total_hand_show3__47_carry_2
    SLICE_X34Y46         LUT6 (Prop_lut6_I3_O)        0.105     8.312 r  U6/total_hand_show[30]_i_2/O
                         net (fo=18, routed)          1.009     9.321    U6/total_hand_show[30]_i_2_n_0
    SLICE_X37Y48         LUT6 (Prop_lut6_I5_O)        0.105     9.426 r  U6/total_hand_show[22]_i_4/O
                         net (fo=14, routed)          0.865    10.290    U6/total_hand_show[30]_i_2_0
    SLICE_X32Y47         LUT4 (Prop_lut4_I0_O)        0.105    10.395 r  U6/total_hand_show[13]_i_1/O
                         net (fo=1, routed)           0.000    10.395    U6/total_hand_show[13]_i_1_n_0
    SLICE_X32Y47         FDRE                                         r  U6/total_hand_show_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.409     1.409 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.620     3.030    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     3.107 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.409     4.516    U6/CLK
    SLICE_X32Y47         FDRE                                         r  U6/total_hand_show_reg[13]/C

Slack:                    inf
  Source:                 U2/price_hand_value_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U6/total_hand_show_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.376ns  (logic 2.972ns (28.643%)  route 7.404ns (71.357%))
  Logic Levels:           14  (CARRY4=3 FDRE=1 LUT4=2 LUT5=2 LUT6=6)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y42         FDRE                         0.000     0.000 r  U2/price_hand_value_reg[1]/C
    SLICE_X38Y42         FDRE (Prop_fdre_C_Q)         0.437     0.437 r  U2/price_hand_value_reg[1]/Q
                         net (fo=16, routed)          1.347     1.784    U2/price_hand_value[1]
    SLICE_X35Y45         LUT6 (Prop_lut6_I1_O)        0.105     1.889 r  U2/total_hand_show3__0_carry__0_i_1/O
                         net (fo=2, routed)           0.688     2.577    U2/DI[3]
    SLICE_X33Y45         LUT6 (Prop_lut6_I0_O)        0.105     2.682 r  U2/total_hand_show3__0_carry__0_i_5/O
                         net (fo=1, routed)           0.000     2.682    U6/total_hand_show3__47_carry_4[3]
    SLICE_X33Y45         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     3.014 r  U6/total_hand_show3__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.014    U6/total_hand_show3__0_carry__0_n_0
    SLICE_X33Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     3.194 r  U6/total_hand_show3__0_carry__1/O[0]
                         net (fo=2, routed)           0.665     3.859    U2/total_hand_show3__47_carry__0_i_3_0[0]
    SLICE_X31Y46         LUT4 (Prop_lut4_I3_O)        0.249     4.108 r  U2/total_hand_show3__47_carry__0_i_6/O
                         net (fo=1, routed)           0.551     4.659    U2/total_hand_show3__47_carry__0_i_6_n_0
    SLICE_X31Y46         LUT6 (Prop_lut6_I1_O)        0.105     4.764 r  U2/total_hand_show3__47_carry__0_i_1/O
                         net (fo=2, routed)           0.483     5.247    U2/ticket_hand_value_reg[2]_2[1]
    SLICE_X32Y46         LUT5 (Prop_lut5_I0_O)        0.105     5.352 r  U2/total_hand_show3__47_carry__0_i_4/O
                         net (fo=1, routed)           0.000     5.352    U6/total_hand_show[22]_i_9_0[1]
    SLICE_X32Y46         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.481     5.833 r  U6/total_hand_show3__47_carry__0/O[2]
                         net (fo=8, routed)           0.682     6.516    U2/total_hand_show3__0[4]
    SLICE_X36Y48         LUT5 (Prop_lut5_I3_O)        0.272     6.788 r  U2/total_hand_show[22]_i_7/O
                         net (fo=4, routed)           0.479     7.267    U6/total_hand_show_reg[17]_1
    SLICE_X37Y46         LUT6 (Prop_lut6_I4_O)        0.267     7.534 r  U6/total_hand_show[22]_i_2/O
                         net (fo=13, routed)          0.673     8.207    U6/total_hand_show3__47_carry_2
    SLICE_X34Y46         LUT6 (Prop_lut6_I3_O)        0.105     8.312 r  U6/total_hand_show[30]_i_2/O
                         net (fo=18, routed)          1.009     9.321    U6/total_hand_show[30]_i_2_n_0
    SLICE_X37Y48         LUT6 (Prop_lut6_I5_O)        0.105     9.426 r  U6/total_hand_show[22]_i_4/O
                         net (fo=14, routed)          0.826    10.252    U2/total_hand_show_reg[9]_0
    SLICE_X33Y48         LUT4 (Prop_lut4_I3_O)        0.124    10.376 r  U2/total_hand_show[9]_i_1/O
                         net (fo=1, routed)           0.000    10.376    U6/total_hand_show_reg[12]_0[1]
    SLICE_X33Y48         FDRE                                         r  U6/total_hand_show_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.409     1.409 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.620     3.030    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     3.107 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.409     4.516    U6/CLK
    SLICE_X33Y48         FDRE                                         r  U6/total_hand_show_reg[9]/C

Slack:                    inf
  Source:                 U2/price_hand_value_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U6/total_hand_show_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.357ns  (logic 2.953ns (28.512%)  route 7.404ns (71.488%))
  Logic Levels:           14  (CARRY4=3 FDRE=1 LUT4=2 LUT5=2 LUT6=6)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y42         FDRE                         0.000     0.000 r  U2/price_hand_value_reg[1]/C
    SLICE_X38Y42         FDRE (Prop_fdre_C_Q)         0.437     0.437 r  U2/price_hand_value_reg[1]/Q
                         net (fo=16, routed)          1.347     1.784    U2/price_hand_value[1]
    SLICE_X35Y45         LUT6 (Prop_lut6_I1_O)        0.105     1.889 r  U2/total_hand_show3__0_carry__0_i_1/O
                         net (fo=2, routed)           0.688     2.577    U2/DI[3]
    SLICE_X33Y45         LUT6 (Prop_lut6_I0_O)        0.105     2.682 r  U2/total_hand_show3__0_carry__0_i_5/O
                         net (fo=1, routed)           0.000     2.682    U6/total_hand_show3__47_carry_4[3]
    SLICE_X33Y45         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     3.014 r  U6/total_hand_show3__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.014    U6/total_hand_show3__0_carry__0_n_0
    SLICE_X33Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     3.194 r  U6/total_hand_show3__0_carry__1/O[0]
                         net (fo=2, routed)           0.665     3.859    U2/total_hand_show3__47_carry__0_i_3_0[0]
    SLICE_X31Y46         LUT4 (Prop_lut4_I3_O)        0.249     4.108 r  U2/total_hand_show3__47_carry__0_i_6/O
                         net (fo=1, routed)           0.551     4.659    U2/total_hand_show3__47_carry__0_i_6_n_0
    SLICE_X31Y46         LUT6 (Prop_lut6_I1_O)        0.105     4.764 r  U2/total_hand_show3__47_carry__0_i_1/O
                         net (fo=2, routed)           0.483     5.247    U2/ticket_hand_value_reg[2]_2[1]
    SLICE_X32Y46         LUT5 (Prop_lut5_I0_O)        0.105     5.352 r  U2/total_hand_show3__47_carry__0_i_4/O
                         net (fo=1, routed)           0.000     5.352    U6/total_hand_show[22]_i_9_0[1]
    SLICE_X32Y46         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.481     5.833 r  U6/total_hand_show3__47_carry__0/O[2]
                         net (fo=8, routed)           0.682     6.516    U2/total_hand_show3__0[4]
    SLICE_X36Y48         LUT5 (Prop_lut5_I3_O)        0.272     6.788 r  U2/total_hand_show[22]_i_7/O
                         net (fo=4, routed)           0.479     7.267    U6/total_hand_show_reg[17]_1
    SLICE_X37Y46         LUT6 (Prop_lut6_I4_O)        0.267     7.534 r  U6/total_hand_show[22]_i_2/O
                         net (fo=13, routed)          0.673     8.207    U6/total_hand_show3__47_carry_2
    SLICE_X34Y46         LUT6 (Prop_lut6_I3_O)        0.105     8.312 r  U6/total_hand_show[30]_i_2/O
                         net (fo=18, routed)          1.009     9.321    U6/total_hand_show[30]_i_2_n_0
    SLICE_X37Y48         LUT6 (Prop_lut6_I5_O)        0.105     9.426 r  U6/total_hand_show[22]_i_4/O
                         net (fo=14, routed)          0.826    10.252    U2/total_hand_show_reg[9]_0
    SLICE_X33Y48         LUT4 (Prop_lut4_I3_O)        0.105    10.357 r  U2/total_hand_show[12]_i_1/O
                         net (fo=1, routed)           0.000    10.357    U6/total_hand_show_reg[12]_0[2]
    SLICE_X33Y48         FDRE                                         r  U6/total_hand_show_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.409     1.409 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.620     3.030    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     3.107 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.409     4.516    U6/CLK
    SLICE_X33Y48         FDRE                                         r  U6/total_hand_show_reg[12]/C

Slack:                    inf
  Source:                 U2/price_hand_value_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U6/total_hand_show_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.333ns  (logic 2.953ns (28.577%)  route 7.380ns (71.423%))
  Logic Levels:           14  (CARRY4=3 FDRE=1 LUT4=1 LUT5=2 LUT6=7)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y42         FDRE                         0.000     0.000 r  U2/price_hand_value_reg[1]/C
    SLICE_X38Y42         FDRE (Prop_fdre_C_Q)         0.437     0.437 r  U2/price_hand_value_reg[1]/Q
                         net (fo=16, routed)          1.347     1.784    U2/price_hand_value[1]
    SLICE_X35Y45         LUT6 (Prop_lut6_I1_O)        0.105     1.889 r  U2/total_hand_show3__0_carry__0_i_1/O
                         net (fo=2, routed)           0.688     2.577    U2/DI[3]
    SLICE_X33Y45         LUT6 (Prop_lut6_I0_O)        0.105     2.682 r  U2/total_hand_show3__0_carry__0_i_5/O
                         net (fo=1, routed)           0.000     2.682    U6/total_hand_show3__47_carry_4[3]
    SLICE_X33Y45         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     3.014 r  U6/total_hand_show3__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.014    U6/total_hand_show3__0_carry__0_n_0
    SLICE_X33Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     3.194 r  U6/total_hand_show3__0_carry__1/O[0]
                         net (fo=2, routed)           0.665     3.859    U2/total_hand_show3__47_carry__0_i_3_0[0]
    SLICE_X31Y46         LUT4 (Prop_lut4_I3_O)        0.249     4.108 r  U2/total_hand_show3__47_carry__0_i_6/O
                         net (fo=1, routed)           0.551     4.659    U2/total_hand_show3__47_carry__0_i_6_n_0
    SLICE_X31Y46         LUT6 (Prop_lut6_I1_O)        0.105     4.764 r  U2/total_hand_show3__47_carry__0_i_1/O
                         net (fo=2, routed)           0.483     5.247    U2/ticket_hand_value_reg[2]_2[1]
    SLICE_X32Y46         LUT5 (Prop_lut5_I0_O)        0.105     5.352 r  U2/total_hand_show3__47_carry__0_i_4/O
                         net (fo=1, routed)           0.000     5.352    U6/total_hand_show[22]_i_9_0[1]
    SLICE_X32Y46         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.481     5.833 r  U6/total_hand_show3__47_carry__0/O[2]
                         net (fo=8, routed)           0.682     6.516    U2/total_hand_show3__0[4]
    SLICE_X36Y48         LUT5 (Prop_lut5_I3_O)        0.272     6.788 r  U2/total_hand_show[22]_i_7/O
                         net (fo=4, routed)           0.479     7.267    U6/total_hand_show_reg[17]_1
    SLICE_X37Y46         LUT6 (Prop_lut6_I4_O)        0.267     7.534 r  U6/total_hand_show[22]_i_2/O
                         net (fo=13, routed)          0.673     8.207    U6/total_hand_show3__47_carry_2
    SLICE_X34Y46         LUT6 (Prop_lut6_I3_O)        0.105     8.312 r  U6/total_hand_show[30]_i_2/O
                         net (fo=18, routed)          1.118     9.430    U6/total_hand_show[30]_i_2_n_0
    SLICE_X37Y48         LUT6 (Prop_lut6_I0_O)        0.105     9.535 f  U6/total_hand_show[22]_i_5/O
                         net (fo=7, routed)           0.693    10.228    U6/total_hand_show[22]_i_5_n_0
    SLICE_X35Y48         LUT6 (Prop_lut6_I5_O)        0.105    10.333 r  U6/total_hand_show[19]_i_1/O
                         net (fo=1, routed)           0.000    10.333    U6/total_hand_show[19]_i_1_n_0
    SLICE_X35Y48         FDRE                                         r  U6/total_hand_show_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.409     1.409 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.620     3.030    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     3.107 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.408     4.515    U6/CLK
    SLICE_X35Y48         FDRE                                         r  U6/total_hand_show_reg[19]/C

Slack:                    inf
  Source:                 U2/price_hand_value_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U6/total_hand_show_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.331ns  (logic 2.953ns (28.583%)  route 7.378ns (71.417%))
  Logic Levels:           14  (CARRY4=3 FDRE=1 LUT4=1 LUT5=2 LUT6=7)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y42         FDRE                         0.000     0.000 r  U2/price_hand_value_reg[1]/C
    SLICE_X38Y42         FDRE (Prop_fdre_C_Q)         0.437     0.437 r  U2/price_hand_value_reg[1]/Q
                         net (fo=16, routed)          1.347     1.784    U2/price_hand_value[1]
    SLICE_X35Y45         LUT6 (Prop_lut6_I1_O)        0.105     1.889 r  U2/total_hand_show3__0_carry__0_i_1/O
                         net (fo=2, routed)           0.688     2.577    U2/DI[3]
    SLICE_X33Y45         LUT6 (Prop_lut6_I0_O)        0.105     2.682 r  U2/total_hand_show3__0_carry__0_i_5/O
                         net (fo=1, routed)           0.000     2.682    U6/total_hand_show3__47_carry_4[3]
    SLICE_X33Y45         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     3.014 r  U6/total_hand_show3__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.014    U6/total_hand_show3__0_carry__0_n_0
    SLICE_X33Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     3.194 r  U6/total_hand_show3__0_carry__1/O[0]
                         net (fo=2, routed)           0.665     3.859    U2/total_hand_show3__47_carry__0_i_3_0[0]
    SLICE_X31Y46         LUT4 (Prop_lut4_I3_O)        0.249     4.108 r  U2/total_hand_show3__47_carry__0_i_6/O
                         net (fo=1, routed)           0.551     4.659    U2/total_hand_show3__47_carry__0_i_6_n_0
    SLICE_X31Y46         LUT6 (Prop_lut6_I1_O)        0.105     4.764 r  U2/total_hand_show3__47_carry__0_i_1/O
                         net (fo=2, routed)           0.483     5.247    U2/ticket_hand_value_reg[2]_2[1]
    SLICE_X32Y46         LUT5 (Prop_lut5_I0_O)        0.105     5.352 r  U2/total_hand_show3__47_carry__0_i_4/O
                         net (fo=1, routed)           0.000     5.352    U6/total_hand_show[22]_i_9_0[1]
    SLICE_X32Y46         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.481     5.833 r  U6/total_hand_show3__47_carry__0/O[2]
                         net (fo=8, routed)           0.682     6.516    U2/total_hand_show3__0[4]
    SLICE_X36Y48         LUT5 (Prop_lut5_I3_O)        0.272     6.788 r  U2/total_hand_show[22]_i_7/O
                         net (fo=4, routed)           0.479     7.267    U6/total_hand_show_reg[17]_1
    SLICE_X37Y46         LUT6 (Prop_lut6_I4_O)        0.267     7.534 r  U6/total_hand_show[22]_i_2/O
                         net (fo=13, routed)          0.673     8.207    U6/total_hand_show3__47_carry_2
    SLICE_X34Y46         LUT6 (Prop_lut6_I3_O)        0.105     8.312 r  U6/total_hand_show[30]_i_2/O
                         net (fo=18, routed)          1.118     9.430    U6/total_hand_show[30]_i_2_n_0
    SLICE_X37Y48         LUT6 (Prop_lut6_I0_O)        0.105     9.535 f  U6/total_hand_show[22]_i_5/O
                         net (fo=7, routed)           0.691    10.226    U6/total_hand_show[22]_i_5_n_0
    SLICE_X35Y48         LUT6 (Prop_lut6_I5_O)        0.105    10.331 r  U6/total_hand_show[16]_i_1/O
                         net (fo=1, routed)           0.000    10.331    U6/total_hand_show[16]_i_1_n_0
    SLICE_X35Y48         FDRE                                         r  U6/total_hand_show_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.409     1.409 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.620     3.030    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     3.107 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.408     4.515    U6/CLK
    SLICE_X35Y48         FDRE                                         r  U6/total_hand_show_reg[16]/C

Slack:                    inf
  Source:                 U2/price_hand_value_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U6/total_hand_show_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.331ns  (logic 2.953ns (28.583%)  route 7.378ns (71.417%))
  Logic Levels:           14  (CARRY4=3 FDRE=1 LUT4=1 LUT5=2 LUT6=7)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y42         FDRE                         0.000     0.000 r  U2/price_hand_value_reg[1]/C
    SLICE_X38Y42         FDRE (Prop_fdre_C_Q)         0.437     0.437 r  U2/price_hand_value_reg[1]/Q
                         net (fo=16, routed)          1.347     1.784    U2/price_hand_value[1]
    SLICE_X35Y45         LUT6 (Prop_lut6_I1_O)        0.105     1.889 r  U2/total_hand_show3__0_carry__0_i_1/O
                         net (fo=2, routed)           0.688     2.577    U2/DI[3]
    SLICE_X33Y45         LUT6 (Prop_lut6_I0_O)        0.105     2.682 r  U2/total_hand_show3__0_carry__0_i_5/O
                         net (fo=1, routed)           0.000     2.682    U6/total_hand_show3__47_carry_4[3]
    SLICE_X33Y45         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     3.014 r  U6/total_hand_show3__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.014    U6/total_hand_show3__0_carry__0_n_0
    SLICE_X33Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     3.194 r  U6/total_hand_show3__0_carry__1/O[0]
                         net (fo=2, routed)           0.665     3.859    U2/total_hand_show3__47_carry__0_i_3_0[0]
    SLICE_X31Y46         LUT4 (Prop_lut4_I3_O)        0.249     4.108 r  U2/total_hand_show3__47_carry__0_i_6/O
                         net (fo=1, routed)           0.551     4.659    U2/total_hand_show3__47_carry__0_i_6_n_0
    SLICE_X31Y46         LUT6 (Prop_lut6_I1_O)        0.105     4.764 r  U2/total_hand_show3__47_carry__0_i_1/O
                         net (fo=2, routed)           0.483     5.247    U2/ticket_hand_value_reg[2]_2[1]
    SLICE_X32Y46         LUT5 (Prop_lut5_I0_O)        0.105     5.352 r  U2/total_hand_show3__47_carry__0_i_4/O
                         net (fo=1, routed)           0.000     5.352    U6/total_hand_show[22]_i_9_0[1]
    SLICE_X32Y46         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.481     5.833 r  U6/total_hand_show3__47_carry__0/O[2]
                         net (fo=8, routed)           0.682     6.516    U2/total_hand_show3__0[4]
    SLICE_X36Y48         LUT5 (Prop_lut5_I3_O)        0.272     6.788 r  U2/total_hand_show[22]_i_7/O
                         net (fo=4, routed)           0.479     7.267    U6/total_hand_show_reg[17]_1
    SLICE_X37Y46         LUT6 (Prop_lut6_I4_O)        0.267     7.534 r  U6/total_hand_show[22]_i_2/O
                         net (fo=13, routed)          0.673     8.207    U6/total_hand_show3__47_carry_2
    SLICE_X34Y46         LUT6 (Prop_lut6_I3_O)        0.105     8.312 r  U6/total_hand_show[30]_i_2/O
                         net (fo=18, routed)          1.118     9.430    U6/total_hand_show[30]_i_2_n_0
    SLICE_X37Y48         LUT6 (Prop_lut6_I0_O)        0.105     9.535 f  U6/total_hand_show[22]_i_5/O
                         net (fo=7, routed)           0.691    10.226    U6/total_hand_show[22]_i_5_n_0
    SLICE_X35Y48         LUT6 (Prop_lut6_I5_O)        0.105    10.331 r  U6/total_hand_show[17]_i_1/O
                         net (fo=1, routed)           0.000    10.331    U6/total_hand_show[17]_i_1_n_0
    SLICE_X35Y48         FDRE                                         r  U6/total_hand_show_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.409     1.409 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.620     3.030    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     3.107 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.408     4.515    U6/CLK
    SLICE_X35Y48         FDRE                                         r  U6/total_hand_show_reg[17]/C

Slack:                    inf
  Source:                 U2/price_hand_value_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U6/total_hand_show_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.251ns  (logic 2.953ns (28.808%)  route 7.298ns (71.192%))
  Logic Levels:           14  (CARRY4=3 FDRE=1 LUT4=1 LUT5=2 LUT6=7)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y42         FDRE                         0.000     0.000 r  U2/price_hand_value_reg[1]/C
    SLICE_X38Y42         FDRE (Prop_fdre_C_Q)         0.437     0.437 r  U2/price_hand_value_reg[1]/Q
                         net (fo=16, routed)          1.347     1.784    U2/price_hand_value[1]
    SLICE_X35Y45         LUT6 (Prop_lut6_I1_O)        0.105     1.889 r  U2/total_hand_show3__0_carry__0_i_1/O
                         net (fo=2, routed)           0.688     2.577    U2/DI[3]
    SLICE_X33Y45         LUT6 (Prop_lut6_I0_O)        0.105     2.682 r  U2/total_hand_show3__0_carry__0_i_5/O
                         net (fo=1, routed)           0.000     2.682    U6/total_hand_show3__47_carry_4[3]
    SLICE_X33Y45         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     3.014 r  U6/total_hand_show3__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.014    U6/total_hand_show3__0_carry__0_n_0
    SLICE_X33Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     3.194 r  U6/total_hand_show3__0_carry__1/O[0]
                         net (fo=2, routed)           0.665     3.859    U2/total_hand_show3__47_carry__0_i_3_0[0]
    SLICE_X31Y46         LUT4 (Prop_lut4_I3_O)        0.249     4.108 r  U2/total_hand_show3__47_carry__0_i_6/O
                         net (fo=1, routed)           0.551     4.659    U2/total_hand_show3__47_carry__0_i_6_n_0
    SLICE_X31Y46         LUT6 (Prop_lut6_I1_O)        0.105     4.764 r  U2/total_hand_show3__47_carry__0_i_1/O
                         net (fo=2, routed)           0.483     5.247    U2/ticket_hand_value_reg[2]_2[1]
    SLICE_X32Y46         LUT5 (Prop_lut5_I0_O)        0.105     5.352 r  U2/total_hand_show3__47_carry__0_i_4/O
                         net (fo=1, routed)           0.000     5.352    U6/total_hand_show[22]_i_9_0[1]
    SLICE_X32Y46         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.481     5.833 r  U6/total_hand_show3__47_carry__0/O[2]
                         net (fo=8, routed)           0.682     6.516    U2/total_hand_show3__0[4]
    SLICE_X36Y48         LUT5 (Prop_lut5_I3_O)        0.272     6.788 r  U2/total_hand_show[22]_i_7/O
                         net (fo=4, routed)           0.479     7.267    U6/total_hand_show_reg[17]_1
    SLICE_X37Y46         LUT6 (Prop_lut6_I4_O)        0.267     7.534 r  U6/total_hand_show[22]_i_2/O
                         net (fo=13, routed)          0.673     8.207    U6/total_hand_show3__47_carry_2
    SLICE_X34Y46         LUT6 (Prop_lut6_I3_O)        0.105     8.312 r  U6/total_hand_show[30]_i_2/O
                         net (fo=18, routed)          1.009     9.321    U6/total_hand_show[30]_i_2_n_0
    SLICE_X37Y48         LUT6 (Prop_lut6_I5_O)        0.105     9.426 r  U6/total_hand_show[22]_i_4/O
                         net (fo=14, routed)          0.720    10.146    U6/total_hand_show[30]_i_2_0
    SLICE_X35Y48         LUT6 (Prop_lut6_I3_O)        0.105    10.251 r  U6/total_hand_show[21]_i_1/O
                         net (fo=1, routed)           0.000    10.251    U6/total_hand_show[21]_i_1_n_0
    SLICE_X35Y48         FDRE                                         r  U6/total_hand_show_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.409     1.409 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.620     3.030    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     3.107 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.408     4.515    U6/CLK
    SLICE_X35Y48         FDRE                                         r  U6/total_hand_show_reg[21]/C

Slack:                    inf
  Source:                 U2/price_hand_value_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U6/total_hand_show_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.200ns  (logic 3.058ns (29.980%)  route 7.142ns (70.020%))
  Logic Levels:           15  (CARRY4=3 FDRE=1 LUT4=1 LUT5=2 LUT6=8)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y42         FDRE                         0.000     0.000 r  U2/price_hand_value_reg[1]/C
    SLICE_X38Y42         FDRE (Prop_fdre_C_Q)         0.437     0.437 r  U2/price_hand_value_reg[1]/Q
                         net (fo=16, routed)          1.347     1.784    U2/price_hand_value[1]
    SLICE_X35Y45         LUT6 (Prop_lut6_I1_O)        0.105     1.889 r  U2/total_hand_show3__0_carry__0_i_1/O
                         net (fo=2, routed)           0.688     2.577    U2/DI[3]
    SLICE_X33Y45         LUT6 (Prop_lut6_I0_O)        0.105     2.682 r  U2/total_hand_show3__0_carry__0_i_5/O
                         net (fo=1, routed)           0.000     2.682    U6/total_hand_show3__47_carry_4[3]
    SLICE_X33Y45         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     3.014 r  U6/total_hand_show3__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.014    U6/total_hand_show3__0_carry__0_n_0
    SLICE_X33Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     3.194 r  U6/total_hand_show3__0_carry__1/O[0]
                         net (fo=2, routed)           0.665     3.859    U2/total_hand_show3__47_carry__0_i_3_0[0]
    SLICE_X31Y46         LUT4 (Prop_lut4_I3_O)        0.249     4.108 r  U2/total_hand_show3__47_carry__0_i_6/O
                         net (fo=1, routed)           0.551     4.659    U2/total_hand_show3__47_carry__0_i_6_n_0
    SLICE_X31Y46         LUT6 (Prop_lut6_I1_O)        0.105     4.764 r  U2/total_hand_show3__47_carry__0_i_1/O
                         net (fo=2, routed)           0.483     5.247    U2/ticket_hand_value_reg[2]_2[1]
    SLICE_X32Y46         LUT5 (Prop_lut5_I0_O)        0.105     5.352 r  U2/total_hand_show3__47_carry__0_i_4/O
                         net (fo=1, routed)           0.000     5.352    U6/total_hand_show[22]_i_9_0[1]
    SLICE_X32Y46         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.481     5.833 r  U6/total_hand_show3__47_carry__0/O[2]
                         net (fo=8, routed)           0.682     6.516    U2/total_hand_show3__0[4]
    SLICE_X36Y48         LUT5 (Prop_lut5_I3_O)        0.272     6.788 r  U2/total_hand_show[22]_i_7/O
                         net (fo=4, routed)           0.479     7.267    U6/total_hand_show_reg[17]_1
    SLICE_X37Y46         LUT6 (Prop_lut6_I4_O)        0.267     7.534 r  U6/total_hand_show[22]_i_2/O
                         net (fo=13, routed)          0.673     8.207    U6/total_hand_show3__47_carry_2
    SLICE_X34Y46         LUT6 (Prop_lut6_I3_O)        0.105     8.312 r  U6/total_hand_show[30]_i_2/O
                         net (fo=18, routed)          0.232     8.544    U6/total_hand_show[30]_i_2_n_0
    SLICE_X34Y46         LUT6 (Prop_lut6_I3_O)        0.105     8.649 r  U6/total_hand_show[30]_i_3/O
                         net (fo=15, routed)          0.616     9.265    U6/total_hand_show[30]_i_3_n_0
    SLICE_X35Y46         LUT6 (Prop_lut6_I0_O)        0.105     9.370 f  U6/total_hand_show[30]_i_4/O
                         net (fo=7, routed)           0.725    10.095    U6/total_hand_show[30]_i_4_n_0
    SLICE_X33Y47         LUT6 (Prop_lut6_I5_O)        0.105    10.200 r  U6/total_hand_show[24]_i_1/O
                         net (fo=1, routed)           0.000    10.200    U6/total_hand_show[24]_i_1_n_0
    SLICE_X33Y47         FDRE                                         r  U6/total_hand_show_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.409     1.409 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.620     3.030    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     3.107 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.409     4.516    U6/CLK
    SLICE_X33Y47         FDRE                                         r  U6/total_hand_show_reg[24]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U7/neg_ticket_num_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U7/ticket_num_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.267ns  (logic 0.186ns (69.611%)  route 0.081ns (30.389%))
  Logic Levels:           2  (FDRE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y46         FDRE                         0.000     0.000 r  U7/neg_ticket_num_reg[2]/C
    SLICE_X24Y46         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  U7/neg_ticket_num_reg[2]/Q
                         net (fo=6, routed)           0.081     0.222    U7/neg_ticket_num_reg[2]
    SLICE_X25Y46         LUT5 (Prop_lut5_I2_O)        0.045     0.267 r  U7/ticket_num[3]_i_1/O
                         net (fo=1, routed)           0.000     0.267    U7/ticket_num0[3]
    SLICE_X25Y46         FDRE                                         r  U7/ticket_num_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         0.913     2.137    U7/CLK
    SLICE_X25Y46         FDRE                                         r  U7/ticket_num_reg[3]/C

Slack:                    inf
  Source:                 U7/neg_ticket_num_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U7/ticket_num_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.302ns  (logic 0.186ns (61.578%)  route 0.116ns (38.422%))
  Logic Levels:           2  (FDRE=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y46         FDRE                         0.000     0.000 r  U7/neg_ticket_num_reg[0]/C
    SLICE_X24Y46         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  U7/neg_ticket_num_reg[0]/Q
                         net (fo=9, routed)           0.116     0.257    U7/neg_ticket_num_reg[0]
    SLICE_X25Y46         LUT4 (Prop_lut4_I3_O)        0.045     0.302 r  U7/ticket_num[1]_i_1/O
                         net (fo=1, routed)           0.000     0.302    U7/ticket_num0[1]
    SLICE_X25Y46         FDRE                                         r  U7/ticket_num_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         0.913     2.137    U7/CLK
    SLICE_X25Y46         FDRE                                         r  U7/ticket_num_reg[1]/C

Slack:                    inf
  Source:                 U7/neg_ticket_num_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U7/ticket_num_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.349ns  (logic 0.186ns (53.370%)  route 0.163ns (46.630%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y46         FDRE                         0.000     0.000 r  U7/neg_ticket_num_reg[0]/C
    SLICE_X24Y46         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  U7/neg_ticket_num_reg[0]/Q
                         net (fo=9, routed)           0.163     0.304    U7/neg_ticket_num_reg[0]
    SLICE_X25Y46         LUT6 (Prop_lut6_I5_O)        0.045     0.349 r  U7/ticket_num[2]_i_1/O
                         net (fo=1, routed)           0.000     0.349    U7/ticket_num0[2]
    SLICE_X25Y46         FDRE                                         r  U7/ticket_num_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         0.913     2.137    U7/CLK
    SLICE_X25Y46         FDRE                                         r  U7/ticket_num_reg[2]/C

Slack:                    inf
  Source:                 U7/neg_ticket_num_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U7/ticket_num_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.436ns  (logic 0.186ns (42.709%)  route 0.250ns (57.291%))
  Logic Levels:           2  (FDRE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y46         FDRE                         0.000     0.000 r  U7/neg_ticket_num_reg[0]/C
    SLICE_X24Y46         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  U7/neg_ticket_num_reg[0]/Q
                         net (fo=9, routed)           0.250     0.391    U7/neg_ticket_num_reg[0]
    SLICE_X25Y46         LUT2 (Prop_lut2_I1_O)        0.045     0.436 r  U7/ticket_num[0]_i_1/O
                         net (fo=1, routed)           0.000     0.436    U7/ticket_num0[0]
    SLICE_X25Y46         FDRE                                         r  U7/ticket_num_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         0.913     2.137    U7/CLK
    SLICE_X25Y46         FDRE                                         r  U7/ticket_num_reg[0]/C

Slack:                    inf
  Source:                 U2/ticket_hand_show_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U3/seg_value_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.491ns  (logic 0.236ns (48.097%)  route 0.255ns (51.903%))
  Logic Levels:           3  (FDRE=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y49         FDRE                         0.000     0.000 r  U2/ticket_hand_show_reg[1]/C
    SLICE_X39Y49         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  U2/ticket_hand_show_reg[1]/Q
                         net (fo=1, routed)           0.137     0.283    U2/ticket_hand_show_reg_n_0_[1]
    SLICE_X39Y50         LUT6 (Prop_lut6_I3_O)        0.045     0.328 r  U2/seg_value[1]_i_5/O
                         net (fo=1, routed)           0.118     0.446    U3/seg_value_reg[1]_3
    SLICE_X34Y50         LUT6 (Prop_lut6_I5_O)        0.045     0.491 r  U3/seg_value[1]_i_1/O
                         net (fo=1, routed)           0.000     0.491    U3/seg_value[1]_i_1_n_0
    SLICE_X34Y50         FDRE                                         r  U3/seg_value_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         0.840     2.064    U3/sys_clk_IBUF_BUFG
    SLICE_X34Y50         FDRE                                         r  U3/seg_value_reg[1]/C

Slack:                    inf
  Source:                 U2/price_hand_show_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U3/seg_value_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.506ns  (logic 0.236ns (46.644%)  route 0.270ns (53.356%))
  Logic Levels:           3  (FDRE=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y49         FDRE                         0.000     0.000 r  U2/price_hand_show_reg[0]/C
    SLICE_X41Y49         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  U2/price_hand_show_reg[0]/Q
                         net (fo=1, routed)           0.135     0.281    U2/price_hand_show_reg_n_0_[0]
    SLICE_X41Y49         LUT6 (Prop_lut6_I3_O)        0.045     0.326 f  U2/seg_value[0]_i_3/O
                         net (fo=1, routed)           0.135     0.461    U3/seg_value_reg[0]_1
    SLICE_X38Y50         LUT5 (Prop_lut5_I2_O)        0.045     0.506 r  U3/seg_value[0]_i_1/O
                         net (fo=1, routed)           0.000     0.506    U3/seg_value[0]_i_1_n_0
    SLICE_X38Y50         FDRE                                         r  U3/seg_value_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         0.839     2.063    U3/sys_clk_IBUF_BUFG
    SLICE_X38Y50         FDRE                                         r  U3/seg_value_reg[0]/C

Slack:                    inf
  Source:                 U7/pay_auto_coin_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U6/pay_auto_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.537ns  (logic 0.231ns (42.993%)  route 0.306ns (57.007%))
  Logic Levels:           3  (FDRE=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y49         FDRE                         0.000     0.000 r  U7/pay_auto_coin_reg[5]/C
    SLICE_X23Y49         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  U7/pay_auto_coin_reg[5]/Q
                         net (fo=12, routed)          0.257     0.398    U7/pay_auto_coin_reg[7]_0[5]
    SLICE_X25Y49         LUT6 (Prop_lut6_I4_O)        0.045     0.443 r  U7/pay_auto[4]_i_2/O
                         net (fo=1, routed)           0.050     0.492    U7/pay_auto[4]_i_2_n_0
    SLICE_X25Y49         LUT6 (Prop_lut6_I4_O)        0.045     0.537 r  U7/pay_auto[4]_i_1/O
                         net (fo=1, routed)           0.000     0.537    U6/pay_auto_reg[14]_1[4]
    SLICE_X25Y49         FDRE                                         r  U6/pay_auto_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         0.914     2.138    U6/CLK
    SLICE_X25Y49         FDRE                                         r  U6/pay_auto_reg[4]/C

Slack:                    inf
  Source:                 U2/price_hand_show_reg[13]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U3/seg_value_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.542ns  (logic 0.257ns (47.411%)  route 0.285ns (52.589%))
  Logic Levels:           3  (FDRE=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y48         FDRE                         0.000     0.000 r  U2/price_hand_show_reg[13]/C
    SLICE_X42Y48         FDRE (Prop_fdre_C_Q)         0.167     0.167 r  U2/price_hand_show_reg[13]/Q
                         net (fo=1, routed)           0.107     0.274    U2/price_hand_show_reg_n_0_[13]
    SLICE_X42Y49         LUT6 (Prop_lut6_I0_O)        0.045     0.319 f  U2/seg_value[5]_i_3/O
                         net (fo=1, routed)           0.178     0.497    U3/seg_value_reg[5]_1
    SLICE_X36Y49         LUT5 (Prop_lut5_I2_O)        0.045     0.542 r  U3/seg_value[5]_i_1/O
                         net (fo=1, routed)           0.000     0.542    U3/seg_value[5]_i_1_n_0
    SLICE_X36Y49         FDRE                                         r  U3/seg_value_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         0.910     2.134    U3/sys_clk_IBUF_BUFG
    SLICE_X36Y49         FDRE                                         r  U3/seg_value_reg[5]/C

Slack:                    inf
  Source:                 U2/price_hand_show_reg[12]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U3/seg_value_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.572ns  (logic 0.257ns (44.936%)  route 0.315ns (55.064%))
  Logic Levels:           3  (FDRE=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y48         FDRE                         0.000     0.000 r  U2/price_hand_show_reg[12]/C
    SLICE_X42Y48         FDRE (Prop_fdre_C_Q)         0.167     0.167 r  U2/price_hand_show_reg[12]/Q
                         net (fo=1, routed)           0.199     0.366    U2/price_hand_show_reg_n_0_[12]
    SLICE_X42Y49         LUT6 (Prop_lut6_I0_O)        0.045     0.411 r  U2/seg_value[4]_i_4/O
                         net (fo=1, routed)           0.116     0.527    U3/seg_value_reg[4]_2
    SLICE_X38Y49         LUT5 (Prop_lut5_I4_O)        0.045     0.572 r  U3/seg_value[4]_i_1/O
                         net (fo=1, routed)           0.000     0.572    U3/seg_value[4]_i_1_n_0
    SLICE_X38Y49         FDRE                                         r  U3/seg_value_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         0.909     2.133    U3/sys_clk_IBUF_BUFG
    SLICE_X38Y49         FDRE                                         r  U3/seg_value_reg[4]/C

Slack:                    inf
  Source:                 U2/price_hand_show_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U3/seg_value_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.595ns  (logic 0.236ns (39.674%)  route 0.359ns (60.326%))
  Logic Levels:           3  (FDRE=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y49         FDRE                         0.000     0.000 r  U2/price_hand_show_reg[3]/C
    SLICE_X41Y49         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  U2/price_hand_show_reg[3]/Q
                         net (fo=1, routed)           0.113     0.259    U2/price_hand_show_reg_n_0_[3]
    SLICE_X42Y49         LUT6 (Prop_lut6_I3_O)        0.045     0.304 r  U2/seg_value[3]_i_4/O
                         net (fo=1, routed)           0.246     0.550    U3/seg_value_reg[3]_2
    SLICE_X38Y50         LUT5 (Prop_lut5_I4_O)        0.045     0.595 r  U3/seg_value[3]_i_1/O
                         net (fo=1, routed)           0.000     0.595    U3/seg_value[3]_i_1_n_0
    SLICE_X38Y50         FDRE                                         r  U3/seg_value_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         0.839     2.063    U3/sys_clk_IBUF_BUFG
    SLICE_X38Y50         FDRE                                         r  U3/seg_value_reg[3]/C





