#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sun Feb 20 23:36:22 2022
# Process ID: 12548
# Current directory: D:/HBirdV2_print_core_RAM/e203_project
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent8088 D:\HBirdV2_print_core_RAM\e203_project\e203_project.xpr
# Log file: D:/HBirdV2_print_core_RAM/e203_project/vivado.log
# Journal file: D:/HBirdV2_print_core_RAM/e203_project\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/HBirdV2_print_core_RAM/e203_project/e203_project.xpr
INFO: [Project 1-313] Project file moved from 'D:/HBirdV2_print_core/e203_project' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:33 ; elapsed = 00:00:28 . Memory (MB): peak = 896.043 ; gain = 299.180
update_compile_order -fileset sources_1
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/HBirdV2_print_core_RAM/e203_project/e203_project.srcs/sources_1/imports/e203/subsys/e203_subsys_mems.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/HBirdV2_print_core_RAM/e203_project/e203_project.srcs/sources_1/imports/e203/fab/sirv_icb1to8_bus.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/HBirdV2_print_core_RAM/e203_project/e203_project.srcs/sources_1/imports/e203/mems/sirv_mrom_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/HBirdV2_print_core_RAM/e203_project/e203_project.srcs/sources_1/imports/e203/subsys/e203_subsys_mems.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/HBirdV2_print_core_RAM/e203_project/e203_project.srcs/sources_1/imports/e203/fab/sirv_icb1to8_bus.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/HBirdV2_print_core_RAM/e203_project/e203_project.srcs/sources_1/imports/e203/mems/sirv_mrom_top.v:]
ERROR: [Common 17-180] Spawn failed: No error
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a100tcsg324-1
INFO: [Project 1-454] Reading design checkpoint 'd:/HBirdV2_print_core_RAM/e203_project/e203_project.srcs/sources_1/ip/mmcm/mmcm.dcp' for cell 'ip_mmcm'
INFO: [Project 1-454] Reading design checkpoint 'd:/HBirdV2_print_core_RAM/e203_project/e203_project.srcs/sources_1/ip/reset_sys/reset_sys.dcp' for cell 'ip_reset_sys'
INFO: [Project 1-454] Reading design checkpoint 'd:/HBirdV2_print_core_RAM/e203_project/e203_project.srcs/sources_1/ip/ila_0/ila_0.dcp' for cell 'u_lia_inst'
INFO: [Netlist 29-17] Analyzing 1250 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Chipscope 16-324] Core: u_lia_inst UUID: 7312bef9-0aa5-5b1b-a7a7-b287c9259be8 
Parsing XDC File [d:/HBirdV2_print_core_RAM/e203_project/e203_project.srcs/sources_1/ip/reset_sys/reset_sys_board.xdc] for cell 'ip_reset_sys/U0'
Finished Parsing XDC File [d:/HBirdV2_print_core_RAM/e203_project/e203_project.srcs/sources_1/ip/reset_sys/reset_sys_board.xdc] for cell 'ip_reset_sys/U0'
Parsing XDC File [d:/HBirdV2_print_core_RAM/e203_project/e203_project.srcs/sources_1/ip/reset_sys/reset_sys.xdc] for cell 'ip_reset_sys/U0'
Finished Parsing XDC File [d:/HBirdV2_print_core_RAM/e203_project/e203_project.srcs/sources_1/ip/reset_sys/reset_sys.xdc] for cell 'ip_reset_sys/U0'
Parsing XDC File [d:/HBirdV2_print_core_RAM/e203_project/e203_project.srcs/sources_1/ip/mmcm/mmcm_board.xdc] for cell 'ip_mmcm/inst'
Finished Parsing XDC File [d:/HBirdV2_print_core_RAM/e203_project/e203_project.srcs/sources_1/ip/mmcm/mmcm_board.xdc] for cell 'ip_mmcm/inst'
Parsing XDC File [d:/HBirdV2_print_core_RAM/e203_project/e203_project.srcs/sources_1/ip/mmcm/mmcm.xdc] for cell 'ip_mmcm/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [d:/HBirdV2_print_core_RAM/e203_project/e203_project.srcs/sources_1/ip/mmcm/mmcm.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [d:/HBirdV2_print_core_RAM/e203_project/e203_project.srcs/sources_1/ip/mmcm/mmcm.xdc:57]
get_clocks: Time (s): cpu = 00:00:23 ; elapsed = 00:00:22 . Memory (MB): peak = 2082.898 ; gain = 563.117
Finished Parsing XDC File [d:/HBirdV2_print_core_RAM/e203_project/e203_project.srcs/sources_1/ip/mmcm/mmcm.xdc] for cell 'ip_mmcm/inst'
Parsing XDC File [d:/HBirdV2_print_core_RAM/e203_project/e203_project.srcs/sources_1/ip/ila_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'u_lia_inst/inst'
Finished Parsing XDC File [d:/HBirdV2_print_core_RAM/e203_project/e203_project.srcs/sources_1/ip/ila_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'u_lia_inst/inst'
Parsing XDC File [d:/HBirdV2_print_core_RAM/e203_project/e203_project.srcs/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc] for cell 'u_lia_inst/inst'
Finished Parsing XDC File [d:/HBirdV2_print_core_RAM/e203_project/e203_project.srcs/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc] for cell 'u_lia_inst/inst'
Parsing XDC File [D:/HBirdV2_print_core_RAM/e203_project/e203_project.srcs/constrs_1/new/e203.xdc]
Finished Parsing XDC File [D:/HBirdV2_print_core_RAM/e203_project/e203_project.srcs/constrs_1/new/e203.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 2087.191 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 72 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRLC32E, SRL16E): 32 instances
  IOBUF => IOBUF (IBUF, OBUFT): 36 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 4 instances

open_run: Time (s): cpu = 00:01:02 ; elapsed = 00:00:51 . Memory (MB): peak = 2112.293 ; gain = 758.371
exit
INFO: [Common 17-206] Exiting Vivado at Mon Feb 21 00:54:26 2022...
