
----------------------------------------------------------------------------
--                            Design Analysis                             --
----------------------------------------------------------------------------
Analyze pcore pulse_controller ...

INFO:EDK:3161 - connect reset input Bus_rst of component rdpfifo_top to the soft
   reset...
INFO:EDK:3195 - leave in port IP2RFIFO_WrMark from component rdpfifo_top
   grounded as corresponding feature UseReadFifoPacketMode not enabled...
INFO:EDK:3195 - leave in port IP2RFIFO_WrRestore from component rdpfifo_top
   grounded as corresponding feature UseReadFifoPacketMode not enabled...
INFO:EDK:3195 - leave in port IP2RFIFO_WrRelease from component rdpfifo_top
   grounded as corresponding feature UseReadFifoPacketMode not enabled...
INFO:EDK:3196 - leave interrupt source FIFO2IRPT_DeadLock out from component
   rdpfifo_top open as there is no interrupt controller included...
INFO:EDK:3161 - connect reset input Bus_rst of component wrpfifo_top to the soft
   reset...
INFO:EDK:3195 - leave in port IP2WFIFO_RdMark from component wrpfifo_top
   grounded as corresponding feature UseWriteFifoPacketMode not enabled...
INFO:EDK:3195 - leave in port IP2WFIFO_RdRestore from component wrpfifo_top
   grounded as corresponding feature UseWriteFifoPacketMode not enabled...
INFO:EDK:3195 - leave in port IP2WFIFO_RdRelease from component wrpfifo_top
   grounded as corresponding feature UseWriteFifoPacketMode not enabled...
INFO:EDK:3196 - leave interrupt source FIFO2IRPT_DeadLock out from component
   wrpfifo_top open as there is no interrupt controller included...

----------------------------------------------------------------------------
--                            File Generation                             --
----------------------------------------------------------------------------
Creating HDL source directory ...
Generating top peripheral VHDL template ...
Generating stub user logic Verilog template ...
HDL templates successfully generated ...
Creating data directory ...
Generating XPS inteface files ...
WARNING:HDLParsers:3497 - Ignoring Verilog File
   "C:/dev/control_trunk/FPGA/DDS_GbE_11_2/pcores/pulse_controller_v3_01_a/data/
   ../hdl/verilog/user_logic.v"
Compiling vhdl file
"C:/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/
inferred_lut4.vhd" in Library proc_common_v3_00_a.
Entity <inferred_lut4> compiled.
Entity <inferred_lut4> (Architecture <implementation>) compiled.
Compiling vhdl file
"C:/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/
pf_counter_bit.vhd" in Library proc_common_v3_00_a.
Entity <pf_counter_bit> compiled.
Entity <pf_counter_bit> (Architecture <implementation>) compiled.
Compiling vhdl file
"C:/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/
pf_adder_bit.vhd" in Library proc_common_v3_00_a.
Entity <pf_adder_bit> compiled.
Entity <pf_adder_bit> (Architecture <implementation>) compiled.
Compiling vhdl file
"C:/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/
pf_counter.vhd" in Library proc_common_v3_00_a.
Entity <pf_counter> compiled.
Entity <pf_counter> (Architecture <implementation>) compiled.
Compiling vhdl file
"C:/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/
pf_occ_counter.vhd" in Library proc_common_v3_00_a.
Entity <pf_occ_counter> compiled.
Entity <pf_occ_counter> (Architecture <implementation>) compiled.
Compiling vhdl file
"C:/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/
pf_occ_counter_top.vhd" in Library proc_common_v3_00_a.
Entity <pf_occ_counter_top> compiled.
Entity <pf_occ_counter_top> (Architecture <implementation>) compiled.
Compiling vhdl file
"C:/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/
pf_counter_top.vhd" in Library proc_common_v3_00_a.
Entity <pf_counter_top> compiled.
Entity <pf_counter_top> (Architecture <implementation>) compiled.
Compiling vhdl file
"C:/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/
pf_adder.vhd" in Library proc_common_v3_00_a.
Entity <pf_adder> compiled.
Entity <pf_adder> (Architecture <implementation>) compiled.
Compiling vhdl file
"C:/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/
family_support.vhd" in Library proc_common_v3_00_a.
Package <family_support> compiled.
Package body <family_support> compiled.
Compiling vhdl file
"C:/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/
or_muxcy.vhd" in Library proc_common_v3_00_a.
Entity <or_muxcy> compiled.
Entity <or_muxcy> (Architecture <implementation>) compiled.
Compiling vhdl file
"C:/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/
proc_common_pkg.vhd" in Library proc_common_v3_00_a.
Package <proc_common_pkg> compiled.
Package body <proc_common_pkg> compiled.
Compiling vhdl file
"C:/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/
ipif_pkg.vhd" in Library proc_common_v3_00_a.
Package <ipif_pkg> compiled.
Package body <ipif_pkg> compiled.
Compiling vhdl file
"C:/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/
or_gate128.vhd" in Library proc_common_v3_00_a.
Entity <or_gate128> compiled.
Entity <or_gate128> (Architecture <imp>) compiled.
Compiling vhdl file
"C:/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/
pselect_f.vhd" in Library proc_common_v3_00_a.
Entity <pselect_f> compiled.
Entity <pselect_f> (Architecture <imp>) compiled.
Compiling vhdl file
"C:/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/
counter_f.vhd" in Library proc_common_v3_00_a.
Entity <counter_f> compiled.
Entity <counter_f> (Architecture <imp>) compiled.
Compiling vhdl file
"C:/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/
soft_reset.vhd" in Library proc_common_v3_00_a.
Entity <soft_reset> compiled.
Entity <soft_reset> (Architecture <implementation>) compiled.
Compiling vhdl file
"C:/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/
pf_dpram_select.vhd" in Library proc_common_v3_00_a.
Entity <pf_dpram_select> compiled.
Entity <pf_dpram_select> (Architecture <implementation>) compiled.
Compiling vhdl file
"C:/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/
srl16_fifo.vhd" in Library proc_common_v3_00_a.
Entity <srl16_fifo> compiled.
Entity <srl16_fifo> (Architecture <implementation>) compiled.
Compiling vhdl file
"C:/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_burst_v1_01_a/hd
l/vhdl/flex_addr_cntr.vhd" in Library plbv46_slave_burst_v1_01_a.
Entity <flex_addr_cntr> compiled.
Entity <flex_addr_cntr> (Architecture <implementation>) compiled.
Compiling vhdl file
"C:/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_burst_v1_01_a/hd
l/vhdl/be_reset_gen.vhd" in Library plbv46_slave_burst_v1_01_a.
Entity <be_reset_gen> compiled.
Entity <be_reset_gen> (Architecture <implementation>) compiled.
Compiling vhdl file
"C:/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_burst_v1_01_a/hd
l/vhdl/plb_address_decoder.vhd" in Library plbv46_slave_burst_v1_01_a.
Entity <plb_address_decoder> compiled.
Entity <plb_address_decoder> (Architecture <IMP>) compiled.
Compiling vhdl file
"C:/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_burst_v1_01_a/hd
l/vhdl/wr_buffer.vhd" in Library plbv46_slave_burst_v1_01_a.
Entity <wr_buffer> compiled.
Entity <wr_buffer> (Architecture <imp>) compiled.
Compiling vhdl file
"C:/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_burst_v1_01_a/hd
l/vhdl/burst_support.vhd" in Library plbv46_slave_burst_v1_01_a.
Entity <burst_support> compiled.
Entity <burst_support> (Architecture <implementation>) compiled.
Compiling vhdl file
"C:/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_burst_v1_01_a/hd
l/vhdl/addr_reg_cntr_brst_flex.vhd" in Library plbv46_slave_burst_v1_01_a.
Entity <addr_reg_cntr_brst_flex> compiled.
Entity <addr_reg_cntr_brst_flex> (Architecture <implementation>) compiled.
Compiling vhdl file
"C:/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/wrpfifo_v5_00_a/hdl/vhdl/pf_d
ly1_mux.vhd" in Library wrpfifo_v5_00_a.
Entity <pf_dly1_mux> compiled.
Entity <pf_dly1_mux> (Architecture <implementation>) compiled.
Compiling vhdl file
"C:/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_burst_v1_01_a/hd
l/vhdl/plb_slave_attachment.vhd" in Library plbv46_slave_burst_v1_01_a.
Entity <plb_slave_attachment> compiled.
Entity <plb_slave_attachment> (Architecture <implementation>) compiled.
Compiling vhdl file
"C:/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_burst_v1_01_a/hd
l/vhdl/data_mirror_128.vhd" in Library plbv46_slave_burst_v1_01_a.
Entity <data_mirror_128> compiled.
Entity <data_mirror_128> (Architecture <implementation>) compiled.
Compiling vhdl file
"C:/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/wrpfifo_v5_00_a/hdl/vhdl/ipif
_control_wr_dre.vhd" in Library wrpfifo_v5_00_a.
Entity <ipif_control_wr_dre> compiled.
Entity <ipif_control_wr_dre> (Architecture <implementation>) compiled.
Compiling vhdl file
"C:/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/wrpfifo_v5_00_a/hdl/vhdl/wrpf
ifo_dp_cntl.vhd" in Library wrpfifo_v5_00_a.
Entity <wrpfifo_dp_cntl> compiled.
Entity <wrpfifo_dp_cntl> (Architecture <implementation>) compiled.
Compiling vhdl file
"C:/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/rdpfifo_v4_01_a/hdl/vhdl/ipif
_control_rd.vhd" in Library rdpfifo_v4_01_a.
Entity <ipif_control_rd> compiled.
Entity <ipif_control_rd> (Architecture <implementation>) compiled.
Compiling vhdl file
"C:/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/rdpfifo_v4_01_a/hdl/vhdl/rdpf
ifo_dp_cntl.vhd" in Library rdpfifo_v4_01_a.
Entity <rdpfifo_dp_cntl> compiled.
Entity <rdpfifo_dp_cntl> (Architecture <implementation>) compiled.
Compiling vhdl file
"C:/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/rdpfifo_v4_01_a/hdl/vhdl/rdpf
ifo_top.vhd" in Library rdpfifo_v4_01_a.
Entity <rdpfifo_top> compiled.
Entity <rdpfifo_top> (Architecture <implementation>) compiled.
Compiling vhdl file
"C:/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/wrpfifo_v5_00_a/hdl/vhdl/wrpf
ifo_top.vhd" in Library wrpfifo_v5_00_a.
Entity <wrpfifo_top> compiled.
Entity <wrpfifo_top> (Architecture <implementation>) compiled.
Compiling vhdl file
"C:/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_burst_v1_01_a/hd
l/vhdl/plbv46_slave_burst.vhd" in Library plbv46_slave_burst_v1_01_a.
Entity <plbv46_slave_burst> compiled.
Entity <plbv46_slave_burst> (Architecture <implementation>) compiled.
Compiling vhdl file
"C:/dev/control_trunk/FPGA/DDS_GbE_11_2/pcores/pulse_controller_v3_01_a/data/../
hdl/vhdl/pulse_controller.vhd" in Library pulse_controller_v3_01_a.
Entity <pulse_controller> compiled.
Entity <pulse_controller> (Architecture <IMP>) compiled.


Analyzing HDL attributes ...
Entity name = pulse_controller
INFO:EDK:1607 - IPTYPE set to value : PERIPHERAL
INFO:EDK:1511 - IMP_NETLIST set to value : TRUE
INFO:EDK:1486 - HDL set to value : VHDL
WARNING:EDK:2577 - Unable to delete temparary XST project file
   C:\dev\control_trunk\FPGA\DDS_GbE_11_2\pcores\pulse_controller_v3_01_a\data\_
   pulse_controller_xst.prj : 13
XPS interface files successfully generated ...
Creating development directory ...
Generating command option file ...
Generating readme file ...
Development misc files successfully generated ...
Creating projnav directory ...
Generating ProjNav support files ...
ProjNav support files successfully generated ...
Creating synthesis directory ...
Generating XST synthesis support files ...
XST synthesis support files successfully generated ...
No BFM simulation files will be generated at this time ...
Creating software driver data directory ...
Generating software driver XPS interface (mdd/tcl) files ...
Software driver data definition file (.mdd) successfully generated ...
Software driver data generation file (.tcl) successfully generated ...
Creating software driver src directory ...
Generating software driver template files ...
Software driver compile file (Makefile) successfully generated ...
output user slave register(s) offset to software driver header ...
output software reset offset to software driver header ...
output read packet FIFO register(s) offset to software driver header ...
output write packet FIFO register(s) offset to software driver header ...
Software driver header file (.h) successfully generated ...
Software driver source file (.c) successfully generated ...
Software driver SelfTest file (.c) successfully generated ...
Software driver template files successfully generated ...

----------------------------------------------------------------------------
--                              Final Report                              --
----------------------------------------------------------------------------
Thank you for using Create and Import Peripheral Wizard! Please find your
peripheral hardware templates under
C:\dev\control_trunk\FPGA\DDS_GbE_11_2/pcores/pulse_controller_v3_01_a and
peripheral software templates under
C:\dev\control_trunk\FPGA\DDS_GbE_11_2/drivers/pulse_controller_v3_01_a
respectively.

Peripheral Summary:

  top name       : pulse_controller
  version        : 3.01.a
  type           : PLB (v4.6) slave
  features       : slave attachment
                   soft reset
                   read fifo
                   write fifo
                   user s/w registers

Address Block Summary:

  user logic slv : C_BASEADDR + 0x00000000
                 : C_BASEADDR + 0x000000FF
  soft reset     : C_BASEADDR + 0x00000100
                 : C_BASEADDR + 0x000001FF
  rdfifo reg     : C_BASEADDR + 0x00000200
                 : C_BASEADDR + 0x000002FF
  rdfifo data    : C_BASEADDR + 0x00000300
                 : C_BASEADDR + 0x000003FF
  wrfifo reg     : C_BASEADDR + 0x00000400
                 : C_BASEADDR + 0x000004FF
  wrfifo data    : C_BASEADDR + 0x00000500
                 : C_BASEADDR + 0x000005FF

File Summary

  - HDL source -
  C:\dev\control_trunk\FPGA\DDS_GbE_11_2/pcores/pulse_controller_v3_01_a/hdl
  top entity     : vhdl/pulse_controller.vhd
  user logic     : verilog/user_logic.v

  - XPS interface -
  C:\dev\control_trunk\FPGA\DDS_GbE_11_2/pcores/pulse_controller_v3_01_a/data
  mpd            : pulse_controller_v2_1_0.mpd
  pao            : pulse_controller_v2_1_0.pao

  - ISE project -
C:\dev\control_trunk\FPGA\DDS_GbE_11_2/pcores/pulse_controller_v3_01_a/devl/proj
nav
  ise project    : pulse_controller.ise
  cli command    : pulse_controller.cli


  - XST synthesis -
C:\dev\control_trunk\FPGA\DDS_GbE_11_2/pcores/pulse_controller_v3_01_a/devl/synt
hesis
  xst script     : pulse_controller_xst.scr
  xst project    : pulse_controller_xst.prj

  - Misc file -
  C:\dev\control_trunk\FPGA\DDS_GbE_11_2/pcores/pulse_controller_v3_01_a/devl
  help           : README.txt
  option         : ipwiz.opt
  log            : ipwiz.log

  - Driver source -
  C:\dev\control_trunk\FPGA\DDS_GbE_11_2/drivers/pulse_controller_v3_01_a/src
  makefile       : Makefile
  header         : pulse_controller.h
  source         : pulse_controller.c
  selftest       : pulse_controller_selftest.c

  - Driver interface -
  C:\dev\control_trunk\FPGA\DDS_GbE_11_2/drivers/pulse_controller_v3_01_a/data
  mdd            : pulse_controller_v2_1_0.mdd
  tcl            : pulse_controller_v2_1_0.tcl


