{
  "module_name": "xlnx-versal-clk.h",
  "hash_id": "3d1f3fbc9ce1f02edf3f95e22b717691ff293c3f9d5a67c280d8bbd9188a8959",
  "original_prompt": "Ingested from linux-6.6.14/include/dt-bindings/clock/xlnx-versal-clk.h",
  "human_readable_source": " \n \n\n#ifndef _DT_BINDINGS_CLK_VERSAL_H\n#define _DT_BINDINGS_CLK_VERSAL_H\n\n#define PMC_PLL\t\t\t\t\t1\n#define APU_PLL\t\t\t\t\t2\n#define RPU_PLL\t\t\t\t\t3\n#define CPM_PLL\t\t\t\t\t4\n#define NOC_PLL\t\t\t\t\t5\n#define PLL_MAX\t\t\t\t\t6\n#define PMC_PRESRC\t\t\t\t7\n#define PMC_POSTCLK\t\t\t\t8\n#define PMC_PLL_OUT\t\t\t\t9\n#define PPLL\t\t\t\t\t10\n#define NOC_PRESRC\t\t\t\t11\n#define NOC_POSTCLK\t\t\t\t12\n#define NOC_PLL_OUT\t\t\t\t13\n#define NPLL\t\t\t\t\t14\n#define APU_PRESRC\t\t\t\t15\n#define APU_POSTCLK\t\t\t\t16\n#define APU_PLL_OUT\t\t\t\t17\n#define APLL\t\t\t\t\t18\n#define RPU_PRESRC\t\t\t\t19\n#define RPU_POSTCLK\t\t\t\t20\n#define RPU_PLL_OUT\t\t\t\t21\n#define RPLL\t\t\t\t\t22\n#define CPM_PRESRC\t\t\t\t23\n#define CPM_POSTCLK\t\t\t\t24\n#define CPM_PLL_OUT\t\t\t\t25\n#define CPLL\t\t\t\t\t26\n#define PPLL_TO_XPD\t\t\t\t27\n#define NPLL_TO_XPD\t\t\t\t28\n#define APLL_TO_XPD\t\t\t\t29\n#define RPLL_TO_XPD\t\t\t\t30\n#define EFUSE_REF\t\t\t\t31\n#define SYSMON_REF\t\t\t\t32\n#define IRO_SUSPEND_REF\t\t\t\t33\n#define USB_SUSPEND\t\t\t\t34\n#define SWITCH_TIMEOUT\t\t\t\t35\n#define RCLK_PMC\t\t\t\t36\n#define RCLK_LPD\t\t\t\t37\n#define WDT\t\t\t\t\t38\n#define TTC0\t\t\t\t\t39\n#define TTC1\t\t\t\t\t40\n#define TTC2\t\t\t\t\t41\n#define TTC3\t\t\t\t\t42\n#define GEM_TSU\t\t\t\t\t43\n#define GEM_TSU_LB\t\t\t\t44\n#define MUXED_IRO_DIV2\t\t\t\t45\n#define MUXED_IRO_DIV4\t\t\t\t46\n#define PSM_REF\t\t\t\t\t47\n#define GEM0_RX\t\t\t\t\t48\n#define GEM0_TX\t\t\t\t\t49\n#define GEM1_RX\t\t\t\t\t50\n#define GEM1_TX\t\t\t\t\t51\n#define CPM_CORE_REF\t\t\t\t52\n#define CPM_LSBUS_REF\t\t\t\t53\n#define CPM_DBG_REF\t\t\t\t54\n#define CPM_AUX0_REF\t\t\t\t55\n#define CPM_AUX1_REF\t\t\t\t56\n#define QSPI_REF\t\t\t\t57\n#define OSPI_REF\t\t\t\t58\n#define SDIO0_REF\t\t\t\t59\n#define SDIO1_REF\t\t\t\t60\n#define PMC_LSBUS_REF\t\t\t\t61\n#define I2C_REF\t\t\t\t\t62\n#define TEST_PATTERN_REF\t\t\t63\n#define DFT_OSC_REF\t\t\t\t64\n#define PMC_PL0_REF\t\t\t\t65\n#define PMC_PL1_REF\t\t\t\t66\n#define PMC_PL2_REF\t\t\t\t67\n#define PMC_PL3_REF\t\t\t\t68\n#define CFU_REF\t\t\t\t\t69\n#define SPARE_REF\t\t\t\t70\n#define NPI_REF\t\t\t\t\t71\n#define HSM0_REF\t\t\t\t72\n#define HSM1_REF\t\t\t\t73\n#define SD_DLL_REF\t\t\t\t74\n#define FPD_TOP_SWITCH\t\t\t\t75\n#define FPD_LSBUS\t\t\t\t76\n#define ACPU\t\t\t\t\t77\n#define DBG_TRACE\t\t\t\t78\n#define DBG_FPD\t\t\t\t\t79\n#define LPD_TOP_SWITCH\t\t\t\t80\n#define ADMA\t\t\t\t\t81\n#define LPD_LSBUS\t\t\t\t82\n#define CPU_R5\t\t\t\t\t83\n#define CPU_R5_CORE\t\t\t\t84\n#define CPU_R5_OCM\t\t\t\t85\n#define CPU_R5_OCM2\t\t\t\t86\n#define IOU_SWITCH\t\t\t\t87\n#define GEM0_REF\t\t\t\t88\n#define GEM1_REF\t\t\t\t89\n#define GEM_TSU_REF\t\t\t\t90\n#define USB0_BUS_REF\t\t\t\t91\n#define UART0_REF\t\t\t\t92\n#define UART1_REF\t\t\t\t93\n#define SPI0_REF\t\t\t\t94\n#define SPI1_REF\t\t\t\t95\n#define CAN0_REF\t\t\t\t96\n#define CAN1_REF\t\t\t\t97\n#define I2C0_REF\t\t\t\t98\n#define I2C1_REF\t\t\t\t99\n#define DBG_LPD\t\t\t\t\t100\n#define TIMESTAMP_REF\t\t\t\t101\n#define DBG_TSTMP\t\t\t\t102\n#define CPM_TOPSW_REF\t\t\t\t103\n#define USB3_DUAL_REF\t\t\t\t104\n#define OUTCLK_MAX\t\t\t\t105\n#define REF_CLK\t\t\t\t\t106\n#define PL_ALT_REF_CLK\t\t\t\t107\n#define MUXED_IRO\t\t\t\t108\n#define PL_EXT\t\t\t\t\t109\n#define PL_LB\t\t\t\t\t110\n#define MIO_50_OR_51\t\t\t\t111\n#define MIO_24_OR_25\t\t\t\t112\n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}