INFO: [VRFC 10-2263] Analyzing Verilog file "/home/adi/repo/notes/sem3/ELD2024_LAB/hw_3/hw_3.srcs/sources_1/new/up_down_7bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module up_down_7bit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/adi/repo/notes/sem3/ELD2024_LAB/hw_3/hw_3.srcs/sim_1/new/up_down_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module up_down_tb
