/*
WARNING: Do NOT edit the input and output ports in this file in a text
editor if you plan to continue editing the block that represents it in
the Block Editor! File corruption is VERY likely to occur.
*/
/*
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.
*/
(header "symbol" (version "1.2"))
(symbol
	(rect 16 16 344 144)
	(text "RAM_5" (rect 5 0 65 23)(font "Intel Clear" (font_size 6)))
	(text "inst" (rect 8 101 38 124)(font "Intel Clear" (font_size 6)))
	(port
		(pt 0 32)
		(input)
		(text "Din[7..0]" (rect 0 0 94 30)(font "Intel Clear" (font_size 8)))
		(text "Din[7..0]" (rect 21 27 115 57)(font "Intel Clear" (font_size 8)))
		(line (pt 0 32)(pt 16 32)(line_width 3))
	)
	(port
		(pt 0 48)
		(input)
		(text "reg_ce" (rect 0 0 74 30)(font "Intel Clear" (font_size 8)))
		(text "reg_ce" (rect 21 43 95 73)(font "Intel Clear" (font_size 8)))
		(line (pt 0 48)(pt 16 48))
	)
	(port
		(pt 0 64)
		(input)
		(text "CE_in[2..0]" (rect 0 0 119 30)(font "Intel Clear" (font_size 8)))
		(text "CE_in[2..0]" (rect 21 59 140 89)(font "Intel Clear" (font_size 8)))
		(line (pt 0 64)(pt 16 64)(line_width 3))
	)
	(port
		(pt 0 80)
		(input)
		(text "clk" (rect 0 0 31 30)(font "Intel Clear" (font_size 8)))
		(text "clk" (rect 21 75 52 105)(font "Intel Clear" (font_size 8)))
		(line (pt 0 80)(pt 16 80))
	)
	(port
		(pt 0 96)
		(input)
		(text "rst" (rect 0 0 29 30)(font "Intel Clear" (font_size 8)))
		(text "rst" (rect 21 91 50 121)(font "Intel Clear" (font_size 8)))
		(line (pt 0 96)(pt 16 96))
	)
	(port
		(pt 328 32)
		(output)
		(text "reg_out0[7..0]" (rect 0 0 156 30)(font "Intel Clear" (font_size 8)))
		(text "reg_out0[7..0]" (rect 151 27 307 57)(font "Intel Clear" (font_size 8)))
		(line (pt 328 32)(pt 312 32)(line_width 3))
	)
	(port
		(pt 328 48)
		(output)
		(text "reg_out1[7..0]" (rect 0 0 156 30)(font "Intel Clear" (font_size 8)))
		(text "reg_out1[7..0]" (rect 151 43 307 73)(font "Intel Clear" (font_size 8)))
		(line (pt 328 48)(pt 312 48)(line_width 3))
	)
	(port
		(pt 328 64)
		(output)
		(text "reg_out2[7..0]" (rect 0 0 156 30)(font "Intel Clear" (font_size 8)))
		(text "reg_out2[7..0]" (rect 151 59 307 89)(font "Intel Clear" (font_size 8)))
		(line (pt 328 64)(pt 312 64)(line_width 3))
	)
	(port
		(pt 328 80)
		(output)
		(text "reg_out3[7..0]" (rect 0 0 156 30)(font "Intel Clear" (font_size 8)))
		(text "reg_out3[7..0]" (rect 151 75 307 105)(font "Intel Clear" (font_size 8)))
		(line (pt 328 80)(pt 312 80)(line_width 3))
	)
	(port
		(pt 328 96)
		(output)
		(text "reg_out4[7..0]" (rect 0 0 156 30)(font "Intel Clear" (font_size 8)))
		(text "reg_out4[7..0]" (rect 151 91 307 121)(font "Intel Clear" (font_size 8)))
		(line (pt 328 96)(pt 312 96)(line_width 3))
	)
	(drawing
		(rectangle (rect 16 16 312 112))
	)
)
