OPT_DESIGN_PATH=D:/RTL_FPGA/SD3/VERILOG/aula-56_I2C/sim_slave/work/@_opt
