{"Source Block": ["hdl/library/common/ad_tdd_control.v@249:269@HdlStmProcess", "  // ***************************************************************************\n  // generate control signals\n  // ***************************************************************************\n\n  // start/stop rx vco\n  always @(posedge clk) begin\n    if(rst == 1'b1) begin\n      counter_at_tdd_vco_rx_on_1 <= 1'b0;\n    end else\n    if(tdd_counter == tdd_vco_rx_on_1) begin\n      counter_at_tdd_vco_rx_on_1 <= 1'b1;\n    end\n    else begin\n      counter_at_tdd_vco_rx_on_1 <= 1'b0;\n    end\n  end\n\n  always @(posedge clk) begin\n    if(rst == 1'b1) begin\n      counter_at_tdd_vco_rx_on_2 <= 1'b0;\n    end else\n"], "Clone Blocks": [["hdl/library/common/ad_tdd_control.v@298:318", "      counter_at_tdd_vco_rx_off_2 <= 1'b0;\n    end\n  end\n\n  // start/stop tx vco\n  always @(posedge clk) begin\n    if(rst == 1'b1) begin\n      counter_at_tdd_vco_tx_on_1 <= 1'b0;\n    end else\n    if(tdd_counter == tdd_vco_tx_on_1) begin\n      counter_at_tdd_vco_tx_on_1 <= 1'b1;\n    end\n    else begin\n      counter_at_tdd_vco_tx_on_1 <= 1'b0;\n    end\n  end\n\n  always @(posedge clk) begin\n    if(rst == 1'b1) begin\n      counter_at_tdd_vco_tx_on_2 <= 1'b0;\n    end else\n"], ["hdl/library/common/ad_tdd_control.v@432:452", "    else begin\n      counter_at_tdd_tx_off_1 <= 1'b0;\n    end\n  end\n\n  always @(posedge clk) begin\n    if(rst == 1'b1) begin\n      counter_at_tdd_tx_off_2 <= 1'b0;\n    end else\n    if((tdd_secondary == 1'b1) && (tdd_counter == tdd_tx_off_2)) begin\n      counter_at_tdd_tx_off_2 <= 1'b1;\n    end\n    else begin\n      counter_at_tdd_tx_off_2 <= 1'b0;\n    end\n  end\n\n  // start/stop tx data path\n  always @(posedge clk) begin\n    if(rst == 1'b1) begin\n      counter_at_tdd_tx_dp_on_1 <= 1'b0;\n"], ["hdl/library/common/ad_tdd_control.v@273:293", "    else begin\n      counter_at_tdd_vco_rx_on_2 <= 1'b0;\n    end\n  end\n\n  always @(posedge clk) begin\n    if(rst == 1'b1) begin\n      counter_at_tdd_vco_rx_off_1 <= 1'b0;\n    end else\n    if(tdd_counter == tdd_vco_rx_off_1) begin\n      counter_at_tdd_vco_rx_off_1 <= 1'b1;\n    end\n    else begin\n      counter_at_tdd_vco_rx_off_1 <= 1'b0;\n    end\n  end\n\n  always @(posedge clk) begin\n    if(rst == 1'b1) begin\n      counter_at_tdd_vco_rx_off_2 <= 1'b0;\n    end else\n"], ["hdl/library/common/ad_tdd_control.v@261:281", "    else begin\n      counter_at_tdd_vco_rx_on_1 <= 1'b0;\n    end\n  end\n\n  always @(posedge clk) begin\n    if(rst == 1'b1) begin\n      counter_at_tdd_vco_rx_on_2 <= 1'b0;\n    end else\n    if((tdd_secondary == 1'b1) && (tdd_counter == tdd_vco_rx_on_2)) begin\n      counter_at_tdd_vco_rx_on_2 <= 1'b1;\n    end\n    else begin\n      counter_at_tdd_vco_rx_on_2 <= 1'b0;\n    end\n  end\n\n  always @(posedge clk) begin\n    if(rst == 1'b1) begin\n      counter_at_tdd_vco_rx_off_1 <= 1'b0;\n    end else\n"], ["hdl/library/common/ad_tdd_control.v@371:391", "    else begin\n      counter_at_tdd_rx_on_2 <= 1'b0;\n    end\n  end\n\n  always @(posedge clk) begin\n    if(rst == 1'b1) begin\n      counter_at_tdd_rx_off_1 <= 1'b0;\n    end else\n    if(tdd_counter == tdd_rx_off_1) begin\n      counter_at_tdd_rx_off_1 <= 1'b1;\n    end\n    else begin\n      counter_at_tdd_rx_off_1 <= 1'b0;\n    end\n  end\n\n  always @(posedge clk) begin\n    if(rst == 1'b1) begin\n      counter_at_tdd_rx_off_2 <= 1'b0;\n    end else\n"], ["hdl/library/common/ad_tdd_control.v@445:465", "      counter_at_tdd_tx_off_2 <= 1'b0;\n    end\n  end\n\n  // start/stop tx data path\n  always @(posedge clk) begin\n    if(rst == 1'b1) begin\n      counter_at_tdd_tx_dp_on_1 <= 1'b0;\n    end else\n    if(tdd_counter == tdd_tx_dp_on_1_s) begin\n      counter_at_tdd_tx_dp_on_1 <= 1'b1;\n    end\n    else begin\n      counter_at_tdd_tx_dp_on_1 <= 1'b0;\n    end\n  end\n\n  always @(posedge clk) begin\n    if(rst == 1'b1) begin\n      counter_at_tdd_tx_dp_on_2 <= 1'b0;\n    end else\n"], ["hdl/library/common/ad_tdd_control.v@285:305", "    else begin\n      counter_at_tdd_vco_rx_off_1 <= 1'b0;\n    end\n  end\n\n  always @(posedge clk) begin\n    if(rst == 1'b1) begin\n      counter_at_tdd_vco_rx_off_2 <= 1'b0;\n    end else\n    if((tdd_secondary == 1'b1) && (tdd_counter == tdd_vco_rx_off_2)) begin\n      counter_at_tdd_vco_rx_off_2 <= 1'b1;\n    end\n    else begin\n      counter_at_tdd_vco_rx_off_2 <= 1'b0;\n    end\n  end\n\n  // start/stop tx vco\n  always @(posedge clk) begin\n    if(rst == 1'b1) begin\n      counter_at_tdd_vco_tx_on_1 <= 1'b0;\n"], ["hdl/library/common/ad_tdd_control.v@469:489", "    else begin\n      counter_at_tdd_tx_dp_on_2 <= 1'b0;\n    end\n  end\n\n  always @(posedge clk) begin\n    if(rst == 1'b1) begin\n      counter_at_tdd_tx_dp_off_1 <= 1'b0;\n    end else\n    if(tdd_counter == tdd_tx_dp_off_1_s) begin\n      counter_at_tdd_tx_dp_off_1 <= 1'b1;\n    end\n    else begin\n      counter_at_tdd_tx_dp_off_1 <= 1'b0;\n    end\n  end\n\n  always @(posedge clk) begin\n    if(rst == 1'b1) begin\n      counter_at_tdd_tx_dp_off_2 <= 1'b0;\n    end else\n"], ["hdl/library/common/ad_tdd_control.v@322:342", "    else begin\n      counter_at_tdd_vco_tx_on_2 <= 1'b0;\n    end\n  end\n\n  always @(posedge clk) begin\n    if(rst == 1'b1) begin\n      counter_at_tdd_vco_tx_off_1 <= 1'b0;\n    end else\n    if(tdd_counter == tdd_vco_tx_off_1) begin\n      counter_at_tdd_vco_tx_off_1 <= 1'b1;\n    end\n    else begin\n      counter_at_tdd_vco_tx_off_1 <= 1'b0;\n    end\n  end\n\n  always @(posedge clk) begin\n    if(rst == 1'b1) begin\n      counter_at_tdd_vco_tx_off_2 <= 1'b0;\n    end else\n"], ["hdl/library/common/ad_tdd_control.v@347:367", "      counter_at_tdd_vco_tx_off_2 <= 1'b0;\n    end\n  end\n\n  // start/stop rx rf path\n  always @(posedge clk) begin\n    if(rst == 1'b1) begin\n      counter_at_tdd_rx_on_1 <= 1'b0;\n    end else\n    if(tdd_counter == tdd_rx_on_1) begin\n      counter_at_tdd_rx_on_1 <= 1'b1;\n    end\n    else begin\n      counter_at_tdd_rx_on_1 <= 1'b0;\n    end\n  end\n\n  always @(posedge clk) begin\n    if(rst == 1'b1) begin\n      counter_at_tdd_rx_on_2 <= 1'b0;\n    end else\n"], ["hdl/library/common/ad_tdd_control.v@396:416", "      counter_at_tdd_rx_off_2 <= 1'b0;\n    end\n  end\n\n  // start/stop tx rf path\n  always @(posedge clk) begin\n    if(rst == 1'b1) begin\n      counter_at_tdd_tx_on_1 <= 1'b0;\n    end else\n    if(tdd_counter == tdd_tx_on_1) begin\n      counter_at_tdd_tx_on_1 <= 1'b1;\n    end\n    else begin\n      counter_at_tdd_tx_on_1 <= 1'b0;\n    end\n  end\n\n  always @(posedge clk) begin\n    if(rst == 1'b1) begin\n      counter_at_tdd_tx_on_2 <= 1'b0;\n    end else\n"], ["hdl/library/common/ad_tdd_control.v@383:403", "    else begin\n      counter_at_tdd_rx_off_1 <= 1'b0;\n    end\n  end\n\n  always @(posedge clk) begin\n    if(rst == 1'b1) begin\n      counter_at_tdd_rx_off_2 <= 1'b0;\n    end else\n    if((tdd_secondary == 1'b1) && (tdd_counter == tdd_rx_off_2)) begin\n      counter_at_tdd_rx_off_2 <= 1'b1;\n    end\n    else begin\n      counter_at_tdd_rx_off_2 <= 1'b0;\n    end\n  end\n\n  // start/stop tx rf path\n  always @(posedge clk) begin\n    if(rst == 1'b1) begin\n      counter_at_tdd_tx_on_1 <= 1'b0;\n"], ["hdl/library/common/ad_tdd_control.v@420:440", "    else begin\n      counter_at_tdd_tx_on_2 <= 1'b0;\n    end\n  end\n\n  always @(posedge clk) begin\n    if(rst == 1'b1) begin\n      counter_at_tdd_tx_off_1 <= 1'b0;\n    end else\n    if(tdd_counter == tdd_tx_off_1) begin\n      counter_at_tdd_tx_off_1 <= 1'b1;\n    end\n    else begin\n      counter_at_tdd_tx_off_1 <= 1'b0;\n    end\n  end\n\n  always @(posedge clk) begin\n    if(rst == 1'b1) begin\n      counter_at_tdd_tx_off_2 <= 1'b0;\n    end else\n"], ["hdl/library/common/ad_tdd_control.v@334:354", "    else begin\n      counter_at_tdd_vco_tx_off_1 <= 1'b0;\n    end\n  end\n\n  always @(posedge clk) begin\n    if(rst == 1'b1) begin\n      counter_at_tdd_vco_tx_off_2 <= 1'b0;\n    end else\n    if((tdd_secondary == 1'b1) && (tdd_counter == tdd_vco_tx_off_2)) begin\n      counter_at_tdd_vco_tx_off_2 <= 1'b1;\n    end\n    else begin\n      counter_at_tdd_vco_tx_off_2 <= 1'b0;\n    end\n  end\n\n  // start/stop rx rf path\n  always @(posedge clk) begin\n    if(rst == 1'b1) begin\n      counter_at_tdd_rx_on_1 <= 1'b0;\n"]], "Diff Content": {"Delete": [[257, "    end else\n"], [258, "    if(tdd_counter == tdd_vco_rx_on_1) begin\n"], [260, "    end\n"], [261, "    else begin\n"]], "Add": [[258, "    end else if(tdd_counter == tdd_vco_rx_on_1_s) begin\n"], [261, "    end else begin\n"]]}}