--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -v 25 project_r.ncd
project.pcf

Design file:              project_r.ncd
Physical constraint file: project.pcf
Device,package,speed:     xc7a100t,csg324,C,-1 (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report, limited to 25 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 71 paths analyzed, 20 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.765ns.
--------------------------------------------------------------------------------
Slack:                  6.235ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_1 (FF)
  Destination:          clkout_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.667ns (Levels of Logic = 2)
  Clock Path Skew:      -0.063ns (0.858 - 0.921)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: count_1 to clkout_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y108.AQ      Tcko                  0.456   clkout_OBUF
                                                       count_1
    SLICE_X1Y108.B4      net (fanout=2)        0.913   count<1>
    SLICE_X1Y108.B       Tilo                  0.124   clkout_OBUF
                                                       GND_1_o_GND_1_o_equal_3_o<15>1
    SLICE_X1Y108.D5      net (fanout=3)        0.499   GND_1_o_GND_1_o_equal_3_o
    SLICE_X1Y108.DMUX    Tilo                  0.325   clkout_OBUF
                                                       clkout_rstpot
    OLOGIC_X0Y109.D1     net (fanout=1)        0.516   clkout_rstpot
    OLOGIC_X0Y109.CLK    Todck                 0.834   clkout_1
                                                       clkout_1
    -------------------------------------------------  ---------------------------
    Total                                      3.667ns (1.739ns logic, 1.928ns route)
                                                       (47.4% logic, 52.6% route)

--------------------------------------------------------------------------------
Slack:                  6.289ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_0 (FF)
  Destination:          clkout_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.613ns (Levels of Logic = 2)
  Clock Path Skew:      -0.063ns (0.858 - 0.921)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: count_0 to clkout_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y108.AQ      Tcko                  0.456   count<3>
                                                       count_0
    SLICE_X1Y108.B2      net (fanout=2)        0.859   count<0>
    SLICE_X1Y108.B       Tilo                  0.124   clkout_OBUF
                                                       GND_1_o_GND_1_o_equal_3_o<15>1
    SLICE_X1Y108.D5      net (fanout=3)        0.499   GND_1_o_GND_1_o_equal_3_o
    SLICE_X1Y108.DMUX    Tilo                  0.325   clkout_OBUF
                                                       clkout_rstpot
    OLOGIC_X0Y109.D1     net (fanout=1)        0.516   clkout_rstpot
    OLOGIC_X0Y109.CLK    Todck                 0.834   clkout_1
                                                       clkout_1
    -------------------------------------------------  ---------------------------
    Total                                      3.613ns (1.739ns logic, 1.874ns route)
                                                       (48.1% logic, 51.9% route)

--------------------------------------------------------------------------------
Slack:                  6.467ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_3 (FF)
  Destination:          clkout_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.435ns (Levels of Logic = 2)
  Clock Path Skew:      -0.063ns (0.858 - 0.921)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: count_3 to clkout_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y108.DQ      Tcko                  0.456   count<3>
                                                       count_3
    SLICE_X1Y108.B1      net (fanout=2)        0.681   count<3>
    SLICE_X1Y108.B       Tilo                  0.124   clkout_OBUF
                                                       GND_1_o_GND_1_o_equal_3_o<15>1
    SLICE_X1Y108.D5      net (fanout=3)        0.499   GND_1_o_GND_1_o_equal_3_o
    SLICE_X1Y108.DMUX    Tilo                  0.325   clkout_OBUF
                                                       clkout_rstpot
    OLOGIC_X0Y109.D1     net (fanout=1)        0.516   clkout_rstpot
    OLOGIC_X0Y109.CLK    Todck                 0.834   clkout_1
                                                       clkout_1
    -------------------------------------------------  ---------------------------
    Total                                      3.435ns (1.739ns logic, 1.696ns route)
                                                       (50.6% logic, 49.4% route)

--------------------------------------------------------------------------------
Slack:                  6.488ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_4 (FF)
  Destination:          clkout_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.414ns (Levels of Logic = 2)
  Clock Path Skew:      -0.063ns (0.858 - 0.921)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: count_4 to clkout_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y108.CQ      Tcko                  0.456   clkout_OBUF
                                                       count_4
    SLICE_X1Y108.B3      net (fanout=2)        0.660   count<4>
    SLICE_X1Y108.B       Tilo                  0.124   clkout_OBUF
                                                       GND_1_o_GND_1_o_equal_3_o<15>1
    SLICE_X1Y108.D5      net (fanout=3)        0.499   GND_1_o_GND_1_o_equal_3_o
    SLICE_X1Y108.DMUX    Tilo                  0.325   clkout_OBUF
                                                       clkout_rstpot
    OLOGIC_X0Y109.D1     net (fanout=1)        0.516   clkout_rstpot
    OLOGIC_X0Y109.CLK    Todck                 0.834   clkout_1
                                                       clkout_1
    -------------------------------------------------  ---------------------------
    Total                                      3.414ns (1.739ns logic, 1.675ns route)
                                                       (50.9% logic, 49.1% route)

--------------------------------------------------------------------------------
Slack:                  6.728ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_5 (FF)
  Destination:          clkout_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.174ns (Levels of Logic = 2)
  Clock Path Skew:      -0.063ns (0.858 - 0.921)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: count_5 to clkout_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y108.CMUX    Tshcko                0.592   clkout_OBUF
                                                       count_5
    SLICE_X1Y108.B5      net (fanout=2)        0.284   count<5>
    SLICE_X1Y108.B       Tilo                  0.124   clkout_OBUF
                                                       GND_1_o_GND_1_o_equal_3_o<15>1
    SLICE_X1Y108.D5      net (fanout=3)        0.499   GND_1_o_GND_1_o_equal_3_o
    SLICE_X1Y108.DMUX    Tilo                  0.325   clkout_OBUF
                                                       clkout_rstpot
    OLOGIC_X0Y109.D1     net (fanout=1)        0.516   clkout_rstpot
    OLOGIC_X0Y109.CLK    Todck                 0.834   clkout_1
                                                       clkout_1
    -------------------------------------------------  ---------------------------
    Total                                      3.174ns (1.875ns logic, 1.299ns route)
                                                       (59.1% logic, 40.9% route)

--------------------------------------------------------------------------------
Slack:                  6.983ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_2 (FF)
  Destination:          clkout_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.919ns (Levels of Logic = 2)
  Clock Path Skew:      -0.063ns (0.858 - 0.921)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: count_2 to clkout_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y108.CQ      Tcko                  0.456   count<3>
                                                       count_2
    SLICE_X1Y108.B6      net (fanout=2)        0.165   count<2>
    SLICE_X1Y108.B       Tilo                  0.124   clkout_OBUF
                                                       GND_1_o_GND_1_o_equal_3_o<15>1
    SLICE_X1Y108.D5      net (fanout=3)        0.499   GND_1_o_GND_1_o_equal_3_o
    SLICE_X1Y108.DMUX    Tilo                  0.325   clkout_OBUF
                                                       clkout_rstpot
    OLOGIC_X0Y109.D1     net (fanout=1)        0.516   clkout_rstpot
    OLOGIC_X0Y109.CLK    Todck                 0.834   clkout_1
                                                       clkout_1
    -------------------------------------------------  ---------------------------
    Total                                      2.919ns (1.739ns logic, 1.180ns route)
                                                       (59.6% logic, 40.4% route)

--------------------------------------------------------------------------------
Slack:                  7.006ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_1 (FF)
  Destination:          count_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.937ns (Levels of Logic = 2)
  Clock Path Skew:      -0.022ns (0.153 - 0.175)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: count_1 to count_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y108.AQ      Tcko                  0.456   clkout_OBUF
                                                       count_1
    SLICE_X1Y108.B4      net (fanout=2)        0.913   count<1>
    SLICE_X1Y108.B       Tilo                  0.124   clkout_OBUF
                                                       GND_1_o_GND_1_o_equal_3_o<15>1
    SLICE_X1Y108.D5      net (fanout=3)        0.499   GND_1_o_GND_1_o_equal_3_o
    SLICE_X1Y108.D       Tilo                  0.124   clkout_OBUF
                                                       GND_1_o_GND_1_o_equal_3_o_01
    SLICE_X0Y108.SR      net (fanout=1)        0.392   GND_1_o_GND_1_o_equal_3_o_0
    SLICE_X0Y108.CLK     Tsrck                 0.429   count<3>
                                                       count_0
    -------------------------------------------------  ---------------------------
    Total                                      2.937ns (1.133ns logic, 1.804ns route)
                                                       (38.6% logic, 61.4% route)

--------------------------------------------------------------------------------
Slack:                  7.006ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_1 (FF)
  Destination:          count_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.937ns (Levels of Logic = 2)
  Clock Path Skew:      -0.022ns (0.153 - 0.175)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: count_1 to count_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y108.AQ      Tcko                  0.456   clkout_OBUF
                                                       count_1
    SLICE_X1Y108.B4      net (fanout=2)        0.913   count<1>
    SLICE_X1Y108.B       Tilo                  0.124   clkout_OBUF
                                                       GND_1_o_GND_1_o_equal_3_o<15>1
    SLICE_X1Y108.D5      net (fanout=3)        0.499   GND_1_o_GND_1_o_equal_3_o
    SLICE_X1Y108.D       Tilo                  0.124   clkout_OBUF
                                                       GND_1_o_GND_1_o_equal_3_o_01
    SLICE_X0Y108.SR      net (fanout=1)        0.392   GND_1_o_GND_1_o_equal_3_o_0
    SLICE_X0Y108.CLK     Tsrck                 0.429   count<3>
                                                       count_2
    -------------------------------------------------  ---------------------------
    Total                                      2.937ns (1.133ns logic, 1.804ns route)
                                                       (38.6% logic, 61.4% route)

--------------------------------------------------------------------------------
Slack:                  7.006ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_1 (FF)
  Destination:          count_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.937ns (Levels of Logic = 2)
  Clock Path Skew:      -0.022ns (0.153 - 0.175)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: count_1 to count_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y108.AQ      Tcko                  0.456   clkout_OBUF
                                                       count_1
    SLICE_X1Y108.B4      net (fanout=2)        0.913   count<1>
    SLICE_X1Y108.B       Tilo                  0.124   clkout_OBUF
                                                       GND_1_o_GND_1_o_equal_3_o<15>1
    SLICE_X1Y108.D5      net (fanout=3)        0.499   GND_1_o_GND_1_o_equal_3_o
    SLICE_X1Y108.D       Tilo                  0.124   clkout_OBUF
                                                       GND_1_o_GND_1_o_equal_3_o_01
    SLICE_X0Y108.SR      net (fanout=1)        0.392   GND_1_o_GND_1_o_equal_3_o_0
    SLICE_X0Y108.CLK     Tsrck                 0.429   count<3>
                                                       count_3
    -------------------------------------------------  ---------------------------
    Total                                      2.937ns (1.133ns logic, 1.804ns route)
                                                       (38.6% logic, 61.4% route)

--------------------------------------------------------------------------------
Slack:                  7.048ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_2 (FF)
  Destination:          count_5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.895ns (Levels of Logic = 3)
  Clock Path Skew:      -0.022ns (0.153 - 0.175)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: count_2 to count_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y108.CQ      Tcko                  0.456   count<3>
                                                       count_2
    SLICE_X0Y108.C2      net (fanout=2)        0.677   count<2>
    SLICE_X0Y108.COUT    Topcyc                0.522   count<3>
                                                       Mcount_count_lut<2>_INV_0
                                                       Mcount_count_cy<3>
    SLICE_X0Y109.CIN     net (fanout=1)        0.000   Mcount_count_cy<3>
    SLICE_X0Y109.BMUX    Tcinb                 0.513   Result<5>
                                                       Mcount_count_xor<5>
    SLICE_X1Y108.C3      net (fanout=1)        0.649   Result<5>
    SLICE_X1Y108.CLK     Tas                   0.078   clkout_OBUF
                                                       Mcount_count_eqn_51
                                                       count_5
    -------------------------------------------------  ---------------------------
    Total                                      2.895ns (1.569ns logic, 1.326ns route)
                                                       (54.2% logic, 45.8% route)

--------------------------------------------------------------------------------
Slack:                  7.071ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_0 (FF)
  Destination:          count_5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.872ns (Levels of Logic = 3)
  Clock Path Skew:      -0.022ns (0.153 - 0.175)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: count_0 to count_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y108.AQ      Tcko                  0.456   count<3>
                                                       count_0
    SLICE_X0Y108.A3      net (fanout=2)        0.520   count<0>
    SLICE_X0Y108.COUT    Topcya                0.656   count<3>
                                                       count<0>_rt
                                                       Mcount_count_cy<3>
    SLICE_X0Y109.CIN     net (fanout=1)        0.000   Mcount_count_cy<3>
    SLICE_X0Y109.BMUX    Tcinb                 0.513   Result<5>
                                                       Mcount_count_xor<5>
    SLICE_X1Y108.C3      net (fanout=1)        0.649   Result<5>
    SLICE_X1Y108.CLK     Tas                   0.078   clkout_OBUF
                                                       Mcount_count_eqn_51
                                                       count_5
    -------------------------------------------------  ---------------------------
    Total                                      2.872ns (1.703ns logic, 1.169ns route)
                                                       (59.3% logic, 40.7% route)

--------------------------------------------------------------------------------
Slack:                  7.082ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_0 (FF)
  Destination:          count_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.883ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: count_0 to count_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y108.AQ      Tcko                  0.456   count<3>
                                                       count_0
    SLICE_X1Y108.B2      net (fanout=2)        0.859   count<0>
    SLICE_X1Y108.B       Tilo                  0.124   clkout_OBUF
                                                       GND_1_o_GND_1_o_equal_3_o<15>1
    SLICE_X1Y108.D5      net (fanout=3)        0.499   GND_1_o_GND_1_o_equal_3_o
    SLICE_X1Y108.D       Tilo                  0.124   clkout_OBUF
                                                       GND_1_o_GND_1_o_equal_3_o_01
    SLICE_X0Y108.SR      net (fanout=1)        0.392   GND_1_o_GND_1_o_equal_3_o_0
    SLICE_X0Y108.CLK     Tsrck                 0.429   count<3>
                                                       count_2
    -------------------------------------------------  ---------------------------
    Total                                      2.883ns (1.133ns logic, 1.750ns route)
                                                       (39.3% logic, 60.7% route)

--------------------------------------------------------------------------------
Slack:                  7.082ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_0 (FF)
  Destination:          count_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.883ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: count_0 to count_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y108.AQ      Tcko                  0.456   count<3>
                                                       count_0
    SLICE_X1Y108.B2      net (fanout=2)        0.859   count<0>
    SLICE_X1Y108.B       Tilo                  0.124   clkout_OBUF
                                                       GND_1_o_GND_1_o_equal_3_o<15>1
    SLICE_X1Y108.D5      net (fanout=3)        0.499   GND_1_o_GND_1_o_equal_3_o
    SLICE_X1Y108.D       Tilo                  0.124   clkout_OBUF
                                                       GND_1_o_GND_1_o_equal_3_o_01
    SLICE_X0Y108.SR      net (fanout=1)        0.392   GND_1_o_GND_1_o_equal_3_o_0
    SLICE_X0Y108.CLK     Tsrck                 0.429   count<3>
                                                       count_0
    -------------------------------------------------  ---------------------------
    Total                                      2.883ns (1.133ns logic, 1.750ns route)
                                                       (39.3% logic, 60.7% route)

--------------------------------------------------------------------------------
Slack:                  7.082ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_0 (FF)
  Destination:          count_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.883ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: count_0 to count_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y108.AQ      Tcko                  0.456   count<3>
                                                       count_0
    SLICE_X1Y108.B2      net (fanout=2)        0.859   count<0>
    SLICE_X1Y108.B       Tilo                  0.124   clkout_OBUF
                                                       GND_1_o_GND_1_o_equal_3_o<15>1
    SLICE_X1Y108.D5      net (fanout=3)        0.499   GND_1_o_GND_1_o_equal_3_o
    SLICE_X1Y108.D       Tilo                  0.124   clkout_OBUF
                                                       GND_1_o_GND_1_o_equal_3_o_01
    SLICE_X0Y108.SR      net (fanout=1)        0.392   GND_1_o_GND_1_o_equal_3_o_0
    SLICE_X0Y108.CLK     Tsrck                 0.429   count<3>
                                                       count_3
    -------------------------------------------------  ---------------------------
    Total                                      2.883ns (1.133ns logic, 1.750ns route)
                                                       (39.3% logic, 60.7% route)

--------------------------------------------------------------------------------
Slack:                  7.213ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_3 (FF)
  Destination:          count_5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.730ns (Levels of Logic = 3)
  Clock Path Skew:      -0.022ns (0.153 - 0.175)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: count_3 to count_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y108.DQ      Tcko                  0.456   count<3>
                                                       count_3
    SLICE_X0Y108.D3      net (fanout=2)        0.509   count<3>
    SLICE_X0Y108.COUT    Topcyd                0.525   count<3>
                                                       Mcount_count_lut<3>_INV_0
                                                       Mcount_count_cy<3>
    SLICE_X0Y109.CIN     net (fanout=1)        0.000   Mcount_count_cy<3>
    SLICE_X0Y109.BMUX    Tcinb                 0.513   Result<5>
                                                       Mcount_count_xor<5>
    SLICE_X1Y108.C3      net (fanout=1)        0.649   Result<5>
    SLICE_X1Y108.CLK     Tas                   0.078   clkout_OBUF
                                                       Mcount_count_eqn_51
                                                       count_5
    -------------------------------------------------  ---------------------------
    Total                                      2.730ns (1.572ns logic, 1.158ns route)
                                                       (57.6% logic, 42.4% route)

--------------------------------------------------------------------------------
Slack:                  7.223ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_2 (FF)
  Destination:          count_4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.720ns (Levels of Logic = 3)
  Clock Path Skew:      -0.022ns (0.153 - 0.175)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: count_2 to count_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y108.CQ      Tcko                  0.456   count<3>
                                                       count_2
    SLICE_X0Y108.C2      net (fanout=2)        0.677   count<2>
    SLICE_X0Y108.COUT    Topcyc                0.522   count<3>
                                                       Mcount_count_lut<2>_INV_0
                                                       Mcount_count_cy<3>
    SLICE_X0Y109.CIN     net (fanout=1)        0.000   Mcount_count_cy<3>
    SLICE_X0Y109.AMUX    Tcina                 0.397   Result<5>
                                                       Mcount_count_xor<5>
    SLICE_X1Y108.C4      net (fanout=1)        0.575   Result<4>
    SLICE_X1Y108.CLK     Tas                   0.093   clkout_OBUF
                                                       Mcount_count_eqn_41
                                                       count_4
    -------------------------------------------------  ---------------------------
    Total                                      2.720ns (1.468ns logic, 1.252ns route)
                                                       (54.0% logic, 46.0% route)

--------------------------------------------------------------------------------
Slack:                  7.244ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clkout (FF)
  Destination:          clkout_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.658ns (Levels of Logic = 1)
  Clock Path Skew:      -0.063ns (0.858 - 0.921)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clkout to clkout_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y108.DQ      Tcko                  0.456   clkout_OBUF
                                                       clkout
    SLICE_X1Y108.D3      net (fanout=1)        0.495   clkout_OBUF
    SLICE_X1Y108.DMUX    Tilo                  0.357   clkout_OBUF
                                                       clkout_rstpot
    OLOGIC_X0Y109.D1     net (fanout=1)        0.516   clkout_rstpot
    OLOGIC_X0Y109.CLK    Todck                 0.834   clkout_1
                                                       clkout_1
    -------------------------------------------------  ---------------------------
    Total                                      2.658ns (1.647ns logic, 1.011ns route)
                                                       (62.0% logic, 38.0% route)

--------------------------------------------------------------------------------
Slack:                  7.246ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_0 (FF)
  Destination:          count_4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.697ns (Levels of Logic = 3)
  Clock Path Skew:      -0.022ns (0.153 - 0.175)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: count_0 to count_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y108.AQ      Tcko                  0.456   count<3>
                                                       count_0
    SLICE_X0Y108.A3      net (fanout=2)        0.520   count<0>
    SLICE_X0Y108.COUT    Topcya                0.656   count<3>
                                                       count<0>_rt
                                                       Mcount_count_cy<3>
    SLICE_X0Y109.CIN     net (fanout=1)        0.000   Mcount_count_cy<3>
    SLICE_X0Y109.AMUX    Tcina                 0.397   Result<5>
                                                       Mcount_count_xor<5>
    SLICE_X1Y108.C4      net (fanout=1)        0.575   Result<4>
    SLICE_X1Y108.CLK     Tas                   0.093   clkout_OBUF
                                                       Mcount_count_eqn_41
                                                       count_4
    -------------------------------------------------  ---------------------------
    Total                                      2.697ns (1.602ns logic, 1.095ns route)
                                                       (59.4% logic, 40.6% route)

--------------------------------------------------------------------------------
Slack:                  7.247ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_4 (FF)
  Destination:          count_5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.718ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: count_4 to count_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y108.CQ      Tcko                  0.456   clkout_OBUF
                                                       count_4
    SLICE_X0Y109.A2      net (fanout=2)        0.808   count<4>
    SLICE_X0Y109.BMUX    Topab                 0.727   Result<5>
                                                       Mcount_count_lut<4>_INV_0
                                                       Mcount_count_xor<5>
    SLICE_X1Y108.C3      net (fanout=1)        0.649   Result<5>
    SLICE_X1Y108.CLK     Tas                   0.078   clkout_OBUF
                                                       Mcount_count_eqn_51
                                                       count_5
    -------------------------------------------------  ---------------------------
    Total                                      2.718ns (1.261ns logic, 1.457ns route)
                                                       (46.4% logic, 53.6% route)

--------------------------------------------------------------------------------
Slack:                  7.259ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_4 (FF)
  Destination:          count_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.684ns (Levels of Logic = 2)
  Clock Path Skew:      -0.022ns (0.153 - 0.175)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: count_4 to count_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y108.CQ      Tcko                  0.456   clkout_OBUF
                                                       count_4
    SLICE_X1Y108.B3      net (fanout=2)        0.660   count<4>
    SLICE_X1Y108.B       Tilo                  0.124   clkout_OBUF
                                                       GND_1_o_GND_1_o_equal_3_o<15>1
    SLICE_X1Y108.D5      net (fanout=3)        0.499   GND_1_o_GND_1_o_equal_3_o
    SLICE_X1Y108.D       Tilo                  0.124   clkout_OBUF
                                                       GND_1_o_GND_1_o_equal_3_o_01
    SLICE_X0Y108.SR      net (fanout=1)        0.392   GND_1_o_GND_1_o_equal_3_o_0
    SLICE_X0Y108.CLK     Tsrck                 0.429   count<3>
                                                       count_2
    -------------------------------------------------  ---------------------------
    Total                                      2.684ns (1.133ns logic, 1.551ns route)
                                                       (42.2% logic, 57.8% route)

--------------------------------------------------------------------------------
Slack:                  7.259ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_4 (FF)
  Destination:          count_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.684ns (Levels of Logic = 2)
  Clock Path Skew:      -0.022ns (0.153 - 0.175)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: count_4 to count_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y108.CQ      Tcko                  0.456   clkout_OBUF
                                                       count_4
    SLICE_X1Y108.B3      net (fanout=2)        0.660   count<4>
    SLICE_X1Y108.B       Tilo                  0.124   clkout_OBUF
                                                       GND_1_o_GND_1_o_equal_3_o<15>1
    SLICE_X1Y108.D5      net (fanout=3)        0.499   GND_1_o_GND_1_o_equal_3_o
    SLICE_X1Y108.D       Tilo                  0.124   clkout_OBUF
                                                       GND_1_o_GND_1_o_equal_3_o_01
    SLICE_X0Y108.SR      net (fanout=1)        0.392   GND_1_o_GND_1_o_equal_3_o_0
    SLICE_X0Y108.CLK     Tsrck                 0.429   count<3>
                                                       count_0
    -------------------------------------------------  ---------------------------
    Total                                      2.684ns (1.133ns logic, 1.551ns route)
                                                       (42.2% logic, 57.8% route)

--------------------------------------------------------------------------------
Slack:                  7.259ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_4 (FF)
  Destination:          count_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.684ns (Levels of Logic = 2)
  Clock Path Skew:      -0.022ns (0.153 - 0.175)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: count_4 to count_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y108.CQ      Tcko                  0.456   clkout_OBUF
                                                       count_4
    SLICE_X1Y108.B3      net (fanout=2)        0.660   count<4>
    SLICE_X1Y108.B       Tilo                  0.124   clkout_OBUF
                                                       GND_1_o_GND_1_o_equal_3_o<15>1
    SLICE_X1Y108.D5      net (fanout=3)        0.499   GND_1_o_GND_1_o_equal_3_o
    SLICE_X1Y108.D       Tilo                  0.124   clkout_OBUF
                                                       GND_1_o_GND_1_o_equal_3_o_01
    SLICE_X0Y108.SR      net (fanout=1)        0.392   GND_1_o_GND_1_o_equal_3_o_0
    SLICE_X0Y108.CLK     Tsrck                 0.429   count<3>
                                                       count_3
    -------------------------------------------------  ---------------------------
    Total                                      2.684ns (1.133ns logic, 1.551ns route)
                                                       (42.2% logic, 57.8% route)

--------------------------------------------------------------------------------
Slack:                  7.260ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_3 (FF)
  Destination:          count_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.705ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: count_3 to count_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y108.DQ      Tcko                  0.456   count<3>
                                                       count_3
    SLICE_X1Y108.B1      net (fanout=2)        0.681   count<3>
    SLICE_X1Y108.B       Tilo                  0.124   clkout_OBUF
                                                       GND_1_o_GND_1_o_equal_3_o<15>1
    SLICE_X1Y108.D5      net (fanout=3)        0.499   GND_1_o_GND_1_o_equal_3_o
    SLICE_X1Y108.D       Tilo                  0.124   clkout_OBUF
                                                       GND_1_o_GND_1_o_equal_3_o_01
    SLICE_X0Y108.SR      net (fanout=1)        0.392   GND_1_o_GND_1_o_equal_3_o_0
    SLICE_X0Y108.CLK     Tsrck                 0.429   count<3>
                                                       count_0
    -------------------------------------------------  ---------------------------
    Total                                      2.705ns (1.133ns logic, 1.572ns route)
                                                       (41.9% logic, 58.1% route)

--------------------------------------------------------------------------------
Slack:                  7.260ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_3 (FF)
  Destination:          count_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.705ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: count_3 to count_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y108.DQ      Tcko                  0.456   count<3>
                                                       count_3
    SLICE_X1Y108.B1      net (fanout=2)        0.681   count<3>
    SLICE_X1Y108.B       Tilo                  0.124   clkout_OBUF
                                                       GND_1_o_GND_1_o_equal_3_o<15>1
    SLICE_X1Y108.D5      net (fanout=3)        0.499   GND_1_o_GND_1_o_equal_3_o
    SLICE_X1Y108.D       Tilo                  0.124   clkout_OBUF
                                                       GND_1_o_GND_1_o_equal_3_o_01
    SLICE_X0Y108.SR      net (fanout=1)        0.392   GND_1_o_GND_1_o_equal_3_o_0
    SLICE_X0Y108.CLK     Tsrck                 0.429   count<3>
                                                       count_2
    -------------------------------------------------  ---------------------------
    Total                                      2.705ns (1.133ns logic, 1.572ns route)
                                                       (41.9% logic, 58.1% route)

--------------------------------------------------------------------------------
Slack:                  7.260ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_3 (FF)
  Destination:          count_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.705ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: count_3 to count_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y108.DQ      Tcko                  0.456   count<3>
                                                       count_3
    SLICE_X1Y108.B1      net (fanout=2)        0.681   count<3>
    SLICE_X1Y108.B       Tilo                  0.124   clkout_OBUF
                                                       GND_1_o_GND_1_o_equal_3_o<15>1
    SLICE_X1Y108.D5      net (fanout=3)        0.499   GND_1_o_GND_1_o_equal_3_o
    SLICE_X1Y108.D       Tilo                  0.124   clkout_OBUF
                                                       GND_1_o_GND_1_o_equal_3_o_01
    SLICE_X0Y108.SR      net (fanout=1)        0.392   GND_1_o_GND_1_o_equal_3_o_0
    SLICE_X0Y108.CLK     Tsrck                 0.429   count<3>
                                                       count_3
    -------------------------------------------------  ---------------------------
    Total                                      2.705ns (1.133ns logic, 1.572ns route)
                                                       (41.9% logic, 58.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 7.845ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.155ns (464.037MHz) (Tbcper_I(Fmax))
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGCTRL_X0Y31.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 8.526ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.474ns (678.426MHz) (Tockper)
  Physical resource: led_OBUF/CLK
  Logical resource: led/CK
  Location pin: OLOGIC_X0Y114.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 8.526ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.474ns (678.426MHz) (Tockper)
  Physical resource: clkout_1/CLK
  Logical resource: clkout_1/CK
  Location pin: OLOGIC_X0Y109.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 8.526ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.737ns (Tospwh)
  Physical resource: clkout_1/SR
  Logical resource: clkout_1/SR
  Location pin: OLOGIC_X0Y109.SR
  Clock network: reset_IBUF
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.500ns (Tcl)
  Physical resource: count<3>/CLK
  Logical resource: count_0/CK
  Location pin: SLICE_X0Y108.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.500ns (Tch)
  Physical resource: count<3>/CLK
  Logical resource: count_0/CK
  Location pin: SLICE_X0Y108.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: count<3>/CLK
  Logical resource: count_0/CK
  Location pin: SLICE_X0Y108.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.500ns (Tcl)
  Physical resource: count<3>/CLK
  Logical resource: count_2/CK
  Location pin: SLICE_X0Y108.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.500ns (Tch)
  Physical resource: count<3>/CLK
  Logical resource: count_2/CK
  Location pin: SLICE_X0Y108.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: count<3>/CLK
  Logical resource: count_2/CK
  Location pin: SLICE_X0Y108.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.500ns (Tcl)
  Physical resource: count<3>/CLK
  Logical resource: count_3/CK
  Location pin: SLICE_X0Y108.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.500ns (Tch)
  Physical resource: count<3>/CLK
  Logical resource: count_3/CK
  Location pin: SLICE_X0Y108.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: count<3>/CLK
  Logical resource: count_3/CK
  Location pin: SLICE_X0Y108.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.500ns (Tcl)
  Physical resource: clkout_OBUF/CLK
  Logical resource: count_1/CK
  Location pin: SLICE_X1Y108.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.500ns (Tch)
  Physical resource: clkout_OBUF/CLK
  Logical resource: count_1/CK
  Location pin: SLICE_X1Y108.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: clkout_OBUF/CLK
  Logical resource: count_1/CK
  Location pin: SLICE_X1Y108.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.500ns (Tcl)
  Physical resource: clkout_OBUF/CLK
  Logical resource: count_5/CK
  Location pin: SLICE_X1Y108.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.500ns (Tch)
  Physical resource: clkout_OBUF/CLK
  Logical resource: count_5/CK
  Location pin: SLICE_X1Y108.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: clkout_OBUF/CLK
  Logical resource: count_5/CK
  Location pin: SLICE_X1Y108.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.500ns (Trpw)
  Physical resource: clkout_OBUF/SR
  Logical resource: count_5/SR
  Location pin: SLICE_X1Y108.SR
  Clock network: reset_IBUF
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.500ns (Tcl)
  Physical resource: clkout_OBUF/CLK
  Logical resource: count_4/CK
  Location pin: SLICE_X1Y108.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.500ns (Tch)
  Physical resource: clkout_OBUF/CLK
  Logical resource: count_4/CK
  Location pin: SLICE_X1Y108.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: clkout_OBUF/CLK
  Logical resource: count_4/CK
  Location pin: SLICE_X1Y108.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.500ns (Tcl)
  Physical resource: clkout_OBUF/CLK
  Logical resource: clkout/CK
  Location pin: SLICE_X1Y108.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.500ns (Tch)
  Physical resource: clkout_OBUF/CLK
  Logical resource: clkout/CK
  Location pin: SLICE_X1Y108.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    3.765|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 71 paths, 0 nets, and 26 connections

Design statistics:
   Minimum period:   3.765ns{1}   (Maximum frequency: 265.604MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Oct 19 17:37:30 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 773 MB



