[INF:CM0023] Creating log file "${SURELOG_DIR}/build/regression/AssignPlus/slpp_all/surelog.log".
AST_DEBUG_BEGIN
Count: 172
LIB: work
FILE: ${SURELOG_DIR}/tests/AssignPlus/dut.sv
n<> u<171> t<Top_level_rule> c<1> l<1:1> el<13:1>
  n<> u<1> t<Null_rule> p<171> s<170> l<1:1>
  n<> u<170> t<Source_text> p<171> c<169> l<1:1> el<11:10>
    n<> u<169> t<Description> p<170> c<168> l<1:1> el<11:10>
      n<> u<168> t<Module_declaration> p<169> c<6> l<1:1> el<11:10>
        n<> u<6> t<Module_nonansi_header> p<168> c<2> s<23> l<1:1> el<1:14>
          n<module> u<2> t<Module_keyword> p<6> s<3> l<1:1> el<1:7>
          n<top> u<3> t<STRING_CONST> p<6> s<4> l<1:8> el<1:11>
          n<> u<4> t<Package_import_declaration_list> p<6> s<5> l<1:11> el<1:11>
          n<> u<5> t<Port_list> p<6> l<1:11> el<1:13>
        n<> u<23> t<Module_item> p<168> c<22> s<166> l<3:4> el<3:35>
          n<> u<22> t<Non_port_module_item> p<23> c<21> l<3:4> el<3:35>
            n<> u<21> t<Module_or_generate_item> p<22> c<20> l<3:4> el<3:35>
              n<> u<20> t<Module_common_item> p<21> c<19> l<3:4> el<3:35>
                n<> u<19> t<Module_or_generate_item_declaration> p<20> c<18> l<3:4> el<3:35>
                  n<> u<18> t<Package_or_generate_item_declaration> p<19> c<17> l<3:4> el<3:35>
                    n<> u<17> t<Parameter_declaration> p<18> c<7> l<3:4> el<3:34>
                      n<> u<7> t<Data_type_or_implicit> p<17> s<16> l<3:14> el<3:14>
                      n<> u<16> t<Param_assignment_list> p<17> c<15> l<3:14> el<3:34>
                        n<> u<15> t<Param_assignment> p<16> c<8> l<3:14> el<3:34>
                          n<bht_row_width_p> u<8> t<STRING_CONST> p<15> s<14> l<3:14> el<3:29>
                          n<> u<14> t<Constant_param_expression> p<15> c<13> l<3:32> el<3:34>
                            n<> u<13> t<Constant_mintypmax_expression> p<14> c<12> l<3:32> el<3:34>
                              n<> u<12> t<Constant_expression> p<13> c<11> l<3:32> el<3:34>
                                n<> u<11> t<Constant_primary> p<12> c<10> l<3:32> el<3:34>
                                  n<> u<10> t<Primary_literal> p<11> c<9> l<3:32> el<3:34>
                                    n<10> u<9> t<INT_CONST> p<10> l<3:32> el<3:34>
        n<> u<166> t<Module_item> p<168> c<165> s<167> l<5:5> el<9:8>
          n<> u<165> t<Non_port_module_item> p<166> c<164> l<5:5> el<9:8>
            n<> u<164> t<Module_or_generate_item> p<165> c<163> l<5:5> el<9:8>
              n<> u<163> t<Module_common_item> p<164> c<162> l<5:5> el<9:8>
                n<> u<162> t<Loop_generate_construct> p<163> c<29> l<5:5> el<9:8>
                  n<> u<29> t<Genvar_initialization> p<162> c<24> s<39> l<5:10> el<5:22>
                    n<i> u<24> t<STRING_CONST> p<29> s<28> l<5:17> el<5:18>
                    n<> u<28> t<Constant_expression> p<29> c<27> l<5:21> el<5:22>
                      n<> u<27> t<Constant_primary> p<28> c<26> l<5:21> el<5:22>
                        n<> u<26> t<Primary_literal> p<27> c<25> l<5:21> el<5:22>
                          n<0> u<25> t<INT_CONST> p<26> l<5:21> el<5:22>
                  n<> u<39> t<Constant_expression> p<162> c<33> s<46> l<5:24> el<5:43>
                    n<> u<33> t<Constant_expression> p<39> c<32> s<38> l<5:24> el<5:25>
                      n<> u<32> t<Constant_primary> p<33> c<31> l<5:24> el<5:25>
                        n<> u<31> t<Primary_literal> p<32> c<30> l<5:24> el<5:25>
                          n<i> u<30> t<STRING_CONST> p<31> l<5:24> el<5:25>
                    n<> u<38> t<BinOp_Less> p<39> s<37> l<5:26> el<5:27>
                    n<> u<37> t<Constant_expression> p<39> c<36> l<5:28> el<5:43>
                      n<> u<36> t<Constant_primary> p<37> c<35> l<5:28> el<5:43>
                        n<> u<35> t<Primary_literal> p<36> c<34> l<5:28> el<5:43>
                          n<bht_row_width_p> u<34> t<STRING_CONST> p<35> l<5:28> el<5:43>
                  n<> u<46> t<Genvar_iteration> p<162> c<40> s<161> l<5:45> el<5:49>
                    n<i> u<40> t<STRING_CONST> p<46> s<41> l<5:45> el<5:46>
                    n<> u<41> t<AssignOp_Add> p<46> s<45> l<5:46> el<5:48>
                    n<> u<45> t<Constant_expression> p<46> c<44> l<5:48> el<5:49>
                      n<> u<44> t<Constant_primary> p<45> c<43> l<5:48> el<5:49>
                        n<> u<43> t<Primary_literal> p<44> c<42> l<5:48> el<5:49>
                          n<2> u<42> t<INT_CONST> p<43> l<5:48> el<5:49>
                  n<> u<161> t<Generate_item> p<162> c<160> l<6:5> el<9:8>
                    n<> u<160> t<Generate_begin_end_block> p<161> c<47> l<6:5> el<9:8>
                      n<wval> u<47> t<STRING_CONST> p<160> s<84> l<6:13> el<6:17>
                      n<> u<84> t<Generate_item> p<160> c<83> s<158> l<7:7> el<7:70>
                        n<> u<83> t<Module_or_generate_item> p<84> c<82> l<7:7> el<7:70>
                          n<> u<82> t<Module_common_item> p<83> c<81> l<7:7> el<7:70>
                            n<> u<81> t<Continuous_assign> p<82> c<80> l<7:7> el<7:70>
                              n<> u<80> t<Net_assignment_list> p<81> c<79> l<7:14> el<7:69>
                                n<> u<79> t<Net_assignment> p<80> c<56> l<7:14> el<7:69>
                                  n<> u<56> t<Net_lvalue> p<79> c<49> s<78> l<7:14> el<7:26>
                                    n<> u<49> t<Ps_or_hierarchical_identifier> p<56> c<48> s<55> l<7:14> el<7:23>
                                      n<w_data_li> u<48> t<STRING_CONST> p<49> l<7:14> el<7:23>
                                    n<> u<55> t<Constant_select> p<56> c<54> l<7:23> el<7:26>
                                      n<> u<54> t<Constant_bit_select> p<55> c<53> l<7:23> el<7:26>
                                        n<> u<53> t<Constant_expression> p<54> c<52> l<7:24> el<7:25>
                                          n<> u<52> t<Constant_primary> p<53> c<51> l<7:24> el<7:25>
                                            n<> u<51> t<Primary_literal> p<52> c<50> l<7:24> el<7:25>
                                              n<i> u<50> t<STRING_CONST> p<51> l<7:24> el<7:25>
                                  n<> u<78> t<Expression> p<79> c<60> l<7:31> el<7:69>
                                    n<> u<60> t<Expression> p<78> c<59> s<77> l<7:31> el<7:39>
                                      n<> u<59> t<Primary> p<60> c<58> l<7:31> el<7:39>
                                        n<> u<58> t<Primary_literal> p<59> c<57> l<7:31> el<7:39>
                                          n<is_clear> u<57> t<STRING_CONST> p<58> l<7:31> el<7:39>
                                    n<> u<77> t<QMARK> p<78> s<70> l<7:40> el<7:41>
                                    n<> u<70> t<Expression> p<78> c<69> s<76> l<7:42> el<7:56>
                                      n<> u<69> t<Primary> p<70> c<68> l<7:42> el<7:56>
                                        n<> u<68> t<Complex_func_call> p<69> c<61> l<7:42> el<7:56>
                                          n<bht_init_lp> u<61> t<STRING_CONST> p<68> s<67> l<7:42> el<7:53>
                                          n<> u<67> t<Select> p<68> c<66> l<7:53> el<7:56>
                                            n<> u<66> t<Bit_select> p<67> c<65> l<7:53> el<7:56>
                                              n<> u<65> t<Expression> p<66> c<64> l<7:54> el<7:55>
                                                n<> u<64> t<Primary> p<65> c<63> l<7:54> el<7:55>
                                                  n<> u<63> t<Primary_literal> p<64> c<62> l<7:54> el<7:55>
                                                    n<0> u<62> t<INT_CONST> p<63> l<7:54> el<7:55>
                                    n<> u<76> t<Expression> p<78> c<75> l<7:59> el<7:69>
                                      n<> u<75> t<Unary_Tilda> p<76> s<74> l<7:59> el<7:60>
                                      n<> u<74> t<Expression> p<76> c<73> l<7:60> el<7:69>
                                        n<> u<73> t<Primary> p<74> c<72> l<7:60> el<7:69>
                                          n<> u<72> t<Primary_literal> p<73> c<71> l<7:60> el<7:69>
                                            n<correct_i> u<71> t<STRING_CONST> p<72> l<7:60> el<7:69>
                      n<> u<158> t<Generate_item> p<160> c<157> s<159> l<8:7> el<8:96>
                        n<> u<157> t<Module_or_generate_item> p<158> c<156> l<8:7> el<8:96>
                          n<> u<156> t<Module_common_item> p<157> c<155> l<8:7> el<8:96>
                            n<> u<155> t<Continuous_assign> p<156> c<154> l<8:7> el<8:96>
                              n<> u<154> t<Net_assignment_list> p<155> c<153> l<8:14> el<8:95>
                                n<> u<153> t<Net_assignment> p<154> c<99> l<8:14> el<8:95>
                                  n<> u<99> t<Net_lvalue> p<153> c<86> s<152> l<8:14> el<8:28>
                                    n<> u<86> t<Ps_or_hierarchical_identifier> p<99> c<85> s<98> l<8:14> el<8:23>
                                      n<w_data_li> u<85> t<STRING_CONST> p<86> l<8:14> el<8:23>
                                    n<> u<98> t<Constant_select> p<99> c<97> l<8:23> el<8:28>
                                      n<> u<97> t<Constant_bit_select> p<98> c<96> l<8:23> el<8:28>
                                        n<> u<96> t<Constant_expression> p<97> c<90> l<8:24> el<8:27>
                                          n<> u<90> t<Constant_expression> p<96> c<89> s<95> l<8:24> el<8:25>
                                            n<> u<89> t<Constant_primary> p<90> c<88> l<8:24> el<8:25>
                                              n<> u<88> t<Primary_literal> p<89> c<87> l<8:24> el<8:25>
                                                n<i> u<87> t<STRING_CONST> p<88> l<8:24> el<8:25>
                                          n<> u<95> t<BinOp_Plus> p<96> s<94> l<8:25> el<8:26>
                                          n<> u<94> t<Constant_expression> p<96> c<93> l<8:26> el<8:27>
                                            n<> u<93> t<Constant_primary> p<94> c<92> l<8:26> el<8:27>
                                              n<> u<92> t<Primary_literal> p<93> c<91> l<8:26> el<8:27>
                                                n<1> u<91> t<INT_CONST> p<92> l<8:26> el<8:27>
                                  n<> u<152> t<Expression> p<153> c<103> l<8:31> el<8:95>
                                    n<> u<103> t<Expression> p<152> c<102> s<151> l<8:31> el<8:39>
                                      n<> u<102> t<Primary> p<103> c<101> l<8:31> el<8:39>
                                        n<> u<101> t<Primary_literal> p<102> c<100> l<8:31> el<8:39>
                                          n<is_clear> u<100> t<STRING_CONST> p<101> l<8:31> el<8:39>
                                    n<> u<151> t<QMARK> p<152> s<113> l<8:40> el<8:41>
                                    n<> u<113> t<Expression> p<152> c<112> s<150> l<8:42> el<8:56>
                                      n<> u<112> t<Primary> p<113> c<111> l<8:42> el<8:56>
                                        n<> u<111> t<Complex_func_call> p<112> c<104> l<8:42> el<8:56>
                                          n<bht_init_lp> u<104> t<STRING_CONST> p<111> s<110> l<8:42> el<8:53>
                                          n<> u<110> t<Select> p<111> c<109> l<8:53> el<8:56>
                                            n<> u<109> t<Bit_select> p<110> c<108> l<8:53> el<8:56>
                                              n<> u<108> t<Expression> p<109> c<107> l<8:54> el<8:55>
                                                n<> u<107> t<Primary> p<108> c<106> l<8:54> el<8:55>
                                                  n<> u<106> t<Primary_literal> p<107> c<105> l<8:54> el<8:55>
                                                    n<1> u<105> t<INT_CONST> p<106> l<8:54> el<8:55>
                                    n<> u<150> t<Expression> p<152> c<129> l<8:59> el<8:95>
                                      n<> u<129> t<Expression> p<150> c<128> s<149> l<8:59> el<8:69>
                                        n<> u<128> t<Primary> p<129> c<127> l<8:59> el<8:69>
                                          n<> u<127> t<Complex_func_call> p<128> c<114> l<8:59> el<8:69>
                                            n<val_i> u<114> t<STRING_CONST> p<127> s<126> l<8:59> el<8:64>
                                            n<> u<126> t<Select> p<127> c<125> l<8:64> el<8:69>
                                              n<> u<125> t<Bit_select> p<126> c<124> l<8:64> el<8:69>
                                                n<> u<124> t<Expression> p<125> c<118> l<8:65> el<8:68>
                                                  n<> u<118> t<Expression> p<124> c<117> s<123> l<8:65> el<8:66>
                                                    n<> u<117> t<Primary> p<118> c<116> l<8:65> el<8:66>
                                                      n<> u<116> t<Primary_literal> p<117> c<115> l<8:65> el<8:66>
                                                        n<i> u<115> t<STRING_CONST> p<116> l<8:65> el<8:66>
                                                  n<> u<123> t<BinOp_Plus> p<124> s<122> l<8:66> el<8:67>
                                                  n<> u<122> t<Expression> p<124> c<121> l<8:67> el<8:68>
                                                    n<> u<121> t<Primary> p<122> c<120> l<8:67> el<8:68>
                                                      n<> u<120> t<Primary_literal> p<121> c<119> l<8:67> el<8:68>
                                                        n<1> u<119> t<INT_CONST> p<120> l<8:67> el<8:68>
                                      n<> u<149> t<BinOp_BitwXor> p<150> s<148> l<8:70> el<8:71>
                                      n<> u<148> t<Expression> p<150> c<147> l<8:72> el<8:95>
                                        n<> u<147> t<Expression> p<148> c<135> l<8:73> el<8:94>
                                          n<> u<135> t<Expression> p<147> c<134> s<146> l<8:73> el<8:83>
                                            n<> u<134> t<Unary_Tilda> p<135> s<133> l<8:73> el<8:74>
                                            n<> u<133> t<Expression> p<135> c<132> l<8:74> el<8:83>
                                              n<> u<132> t<Primary> p<133> c<131> l<8:74> el<8:83>
                                                n<> u<131> t<Primary_literal> p<132> c<130> l<8:74> el<8:83>
                                                  n<correct_i> u<130> t<STRING_CONST> p<131> l<8:74> el<8:83>
                                          n<> u<146> t<BinOp_BitwAnd> p<147> s<145> l<8:84> el<8:85>
                                          n<> u<145> t<Expression> p<147> c<144> l<8:86> el<8:94>
                                            n<> u<144> t<Primary> p<145> c<143> l<8:86> el<8:94>
                                              n<> u<143> t<Complex_func_call> p<144> c<136> l<8:86> el<8:94>
                                                n<val_i> u<136> t<STRING_CONST> p<143> s<142> l<8:86> el<8:91>
                                                n<> u<142> t<Select> p<143> c<141> l<8:91> el<8:94>
                                                  n<> u<141> t<Bit_select> p<142> c<140> l<8:91> el<8:94>
                                                    n<> u<140> t<Expression> p<141> c<139> l<8:92> el<8:93>
                                                      n<> u<139> t<Primary> p<140> c<138> l<8:92> el<8:93>
                                                        n<> u<138> t<Primary_literal> p<139> c<137> l<8:92> el<8:93>
                                                          n<i> u<137> t<STRING_CONST> p<138> l<8:92> el<8:93>
                      n<> u<159> t<END> p<160> l<9:5> el<9:8>
        n<> u<167> t<ENDMODULE> p<168> l<11:1> el<11:10>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/AssignPlus/dut.sv:1:1: No timescale set for "top".
[INF:CP0300] Compilation...
[INF:CP0303] ${SURELOG_DIR}/tests/AssignPlus/dut.sv:1:1: Compile module "work@top".
[INF:UH0706] Creating UHDM Model...
=== UHDM Object Stats Begin (Non-Elaborated Model) ===
Assignment                                             2
Begin                                                  1
BitSelect                                              6
Constant                                               7
ContAssign                                             2
Design                                                 1
GenFor                                                 1
Identifier                                             2
Module                                                 1
Operation                                              9
ParamAssign                                            1
Parameter                                              1
RefObj                                                11
RefVar                                                 1
SourceFile                                             1
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/AssignPlus/slpp_all/surelog.uhdm ...
[INF:UH0711] Decompiling UHDM...
====== UHDM =======
Design: (unnamed)
|vpiName:unnamed
|vpiSourceFiles:
\_SourceFile: , file:${SURELOG_DIR}/tests/AssignPlus/dut.sv
  |vpiParent:
  \_Design: (unnamed)
|vpiAllModules:
\_Module: work@top (work@top), file:${SURELOG_DIR}/tests/AssignPlus/dut.sv, line:1:1, endln:11:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:
  \_Identifier: (work@top)
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/AssignPlus/dut.sv, line:1:1, endln:11:10
    |vpiName:work@top
  |vpiParameter:
  \_Parameter: (work@top.bht_row_width_p), line:3:14, endln:3:34
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/AssignPlus/dut.sv, line:1:1, endln:11:10
    |UINT:10
    |vpiName:bht_row_width_p
    |vpiFullName:work@top.bht_row_width_p
  |vpiParamAssign:
  \_ParamAssign: , line:3:14, endln:3:34
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/AssignPlus/dut.sv, line:1:1, endln:11:10
    |vpiRhs:
    \_Constant: , line:3:32, endln:3:34
      |vpiParent:
      \_ParamAssign: , line:3:14, endln:3:34
      |vpiDecompile:10
      |vpiSize:64
      |UINT:10
      |vpiConstType:9
    |vpiLhs:
    \_Parameter: (work@top.bht_row_width_p), line:3:14, endln:3:34
  |vpiInternalScope:
  \_GenFor: (work@top), line:5:5, endln:9:8
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/AssignPlus/dut.sv, line:1:1, endln:11:10
    |vpiFullName:work@top
    |vpiVariables:
    \_RefVar: (work@top.i), line:5:17, endln:5:18
      |vpiParent:
      \_GenFor: (work@top), line:5:5, endln:9:8
      |vpiName:i
      |vpiFullName:work@top.i
    |vpiInternalScope:
    \_Begin: (work@top.wval), line:6:5, endln:9:8
      |vpiParent:
      \_GenFor: (work@top), line:5:5, endln:9:8
      |vpiName:
      \_Identifier: (wval)
        |vpiParent:
        \_Begin: (work@top.wval), line:6:5, endln:9:8
        |vpiName:wval
      |vpiFullName:work@top.wval
      |vpiImportTypespec:
      \_LogicNet: (work@top.wval.is_clear), line:7:31, endln:7:39
        |vpiParent:
        \_Begin: (work@top.wval), line:6:5, endln:9:8
        |vpiName:is_clear
        |vpiFullName:work@top.wval.is_clear
        |vpiNetType:1
      |vpiImportTypespec:
      \_LogicNet: (work@top.wval.bht_init_lp), line:7:53, endln:7:56
        |vpiParent:
        \_Begin: (work@top.wval), line:6:5, endln:9:8
        |vpiName:bht_init_lp
        |vpiFullName:work@top.wval.bht_init_lp
        |vpiNetType:1
      |vpiImportTypespec:
      \_LogicNet: (work@top.wval.correct_i), line:7:60, endln:7:69
        |vpiParent:
        \_Begin: (work@top.wval), line:6:5, endln:9:8
        |vpiName:correct_i
        |vpiFullName:work@top.wval.correct_i
        |vpiNetType:1
      |vpiImportTypespec:
      \_LogicNet: (work@top.wval.w_data_li), line:7:23, endln:7:26
        |vpiParent:
        \_Begin: (work@top.wval), line:6:5, endln:9:8
        |vpiName:w_data_li
        |vpiFullName:work@top.wval.w_data_li
        |vpiNetType:1
      |vpiImportTypespec:
      \_LogicNet: (work@top.wval.i), line:7:24, endln:7:25
        |vpiParent:
        \_Begin: (work@top.wval), line:6:5, endln:9:8
        |vpiName:i
        |vpiFullName:work@top.wval.i
        |vpiNetType:1
      |vpiImportTypespec:
      \_LogicNet: (work@top.wval.val_i), line:8:64, endln:8:69
        |vpiParent:
        \_Begin: (work@top.wval), line:6:5, endln:9:8
        |vpiName:val_i
        |vpiFullName:work@top.wval.val_i
        |vpiNetType:1
      |vpiStmt:
      \_ContAssign: , line:7:14, endln:7:69
        |vpiParent:
        \_Begin: (work@top.wval), line:6:5, endln:9:8
        |vpiRhs:
        \_Operation: , line:7:31, endln:7:69
          |vpiParent:
          \_ContAssign: , line:7:14, endln:7:69
          |vpiOpType:32
          |vpiOperand:
          \_RefObj: (work@top.wval.is_clear), line:7:31, endln:7:39
            |vpiParent:
            \_Operation: , line:7:31, endln:7:69
            |vpiName:is_clear
            |vpiFullName:work@top.wval.is_clear
            |vpiActual:
            \_LogicNet: (work@top.wval.is_clear), line:7:31, endln:7:39
          |vpiOperand:
          \_BitSelect: (work@top.wval.bht_init_lp), line:7:53, endln:7:56
            |vpiParent:
            \_Operation: , line:7:31, endln:7:69
            |vpiName:bht_init_lp
            |vpiFullName:work@top.wval.bht_init_lp
            |vpiActual:
            \_LogicNet: (work@top.wval.bht_init_lp), line:7:53, endln:7:56
            |vpiIndex:
            \_Constant: , line:7:54, endln:7:55
              |vpiParent:
              \_BitSelect: (work@top.wval.bht_init_lp), line:7:53, endln:7:56
              |vpiDecompile:0
              |vpiSize:64
              |UINT:0
              |vpiConstType:9
          |vpiOperand:
          \_Operation: , line:7:59, endln:7:69
            |vpiParent:
            \_Operation: , line:7:31, endln:7:69
            |vpiOpType:4
            |vpiOperand:
            \_RefObj: (work@top.wval.correct_i), line:7:60, endln:7:69
              |vpiParent:
              \_Operation: , line:7:59, endln:7:69
              |vpiName:correct_i
              |vpiFullName:work@top.wval.correct_i
              |vpiActual:
              \_LogicNet: (work@top.wval.correct_i), line:7:60, endln:7:69
        |vpiLhs:
        \_BitSelect: (work@top.wval.w_data_li), line:7:23, endln:7:26
          |vpiParent:
          \_ContAssign: , line:7:14, endln:7:69
          |vpiName:w_data_li
          |vpiFullName:work@top.wval.w_data_li
          |vpiActual:
          \_LogicNet: (work@top.wval.w_data_li), line:7:23, endln:7:26
          |vpiIndex:
          \_RefObj: (work@top.wval.i), line:7:24, endln:7:25
            |vpiParent:
            \_BitSelect: (work@top.wval.w_data_li), line:7:23, endln:7:26
            |vpiName:i
            |vpiFullName:work@top.wval.i
            |vpiActual:
            \_LogicNet: (work@top.wval.i), line:7:24, endln:7:25
      |vpiStmt:
      \_ContAssign: , line:8:14, endln:8:95
        |vpiParent:
        \_Begin: (work@top.wval), line:6:5, endln:9:8
        |vpiRhs:
        \_Operation: , line:8:31, endln:8:95
          |vpiParent:
          \_ContAssign: , line:8:14, endln:8:95
          |vpiOpType:32
          |vpiOperand:
          \_RefObj: (work@top.wval.is_clear), line:8:31, endln:8:39
            |vpiParent:
            \_Operation: , line:8:31, endln:8:95
            |vpiName:is_clear
            |vpiFullName:work@top.wval.is_clear
            |vpiActual:
            \_LogicNet: (work@top.wval.is_clear), line:7:31, endln:7:39
          |vpiOperand:
          \_BitSelect: (work@top.wval.bht_init_lp), line:8:53, endln:8:56
            |vpiParent:
            \_Operation: , line:8:31, endln:8:95
            |vpiName:bht_init_lp
            |vpiFullName:work@top.wval.bht_init_lp
            |vpiActual:
            \_LogicNet: (work@top.wval.bht_init_lp), line:7:53, endln:7:56
            |vpiIndex:
            \_Constant: , line:8:54, endln:8:55
              |vpiParent:
              \_BitSelect: (work@top.wval.bht_init_lp), line:8:53, endln:8:56
              |vpiDecompile:1
              |vpiSize:64
              |UINT:1
              |vpiConstType:9
          |vpiOperand:
          \_Operation: , line:8:59, endln:8:95
            |vpiParent:
            \_Operation: , line:8:31, endln:8:95
            |vpiOpType:30
            |vpiOperand:
            \_BitSelect: (work@top.wval.val_i), line:8:64, endln:8:69
              |vpiParent:
              \_Operation: , line:8:59, endln:8:95
              |vpiName:val_i
              |vpiFullName:work@top.wval.val_i
              |vpiActual:
              \_LogicNet: (work@top.wval.val_i), line:8:64, endln:8:69
              |vpiIndex:
              \_Operation: , line:8:65, endln:8:68
                |vpiParent:
                \_BitSelect: (work@top.wval.val_i), line:8:64, endln:8:69
                |vpiOpType:24
                |vpiOperand:
                \_RefObj: (work@top.wval.val_i.i), line:8:65, endln:8:66
                  |vpiParent:
                  \_Operation: , line:8:65, endln:8:68
                  |vpiName:i
                  |vpiFullName:work@top.wval.val_i.i
                  |vpiActual:
                  \_LogicNet: (work@top.wval.i), line:7:24, endln:7:25
                |vpiOperand:
                \_Constant: , line:8:67, endln:8:68
                  |vpiParent:
                  \_Operation: , line:8:65, endln:8:68
                  |vpiDecompile:1
                  |vpiSize:64
                  |UINT:1
                  |vpiConstType:9
            |vpiOperand:
            \_Operation: , line:8:73, endln:8:94
              |vpiParent:
              \_Operation: , line:8:59, endln:8:95
              |vpiOpType:28
              |vpiOperand:
              \_Operation: , line:8:73, endln:8:83
                |vpiParent:
                \_Operation: , line:8:73, endln:8:94
                |vpiOpType:4
                |vpiOperand:
                \_RefObj: (work@top.wval.correct_i), line:8:74, endln:8:83
                  |vpiParent:
                  \_Operation: , line:8:73, endln:8:83
                  |vpiName:correct_i
                  |vpiFullName:work@top.wval.correct_i
                  |vpiActual:
                  \_LogicNet: (work@top.wval.correct_i), line:7:60, endln:7:69
              |vpiOperand:
              \_BitSelect: (work@top.wval.val_i), line:8:91, endln:8:94
                |vpiParent:
                \_Operation: , line:8:73, endln:8:94
                |vpiName:val_i
                |vpiFullName:work@top.wval.val_i
                |vpiActual:
                \_LogicNet: (work@top.wval.val_i), line:8:64, endln:8:69
                |vpiIndex:
                \_RefObj: (work@top.wval.i), line:8:92, endln:8:93
                  |vpiParent:
                  \_BitSelect: (work@top.wval.val_i), line:8:91, endln:8:94
                  |vpiName:i
                  |vpiFullName:work@top.wval.i
                  |vpiActual:
                  \_LogicNet: (work@top.wval.i), line:7:24, endln:7:25
        |vpiLhs:
        \_BitSelect: (work@top.wval.w_data_li), line:8:23, endln:8:28
          |vpiParent:
          \_ContAssign: , line:8:14, endln:8:95
          |vpiName:w_data_li
          |vpiFullName:work@top.wval.w_data_li
          |vpiActual:
          \_LogicNet: (work@top.wval.w_data_li), line:7:23, endln:7:26
          |vpiIndex:
          \_Operation: , line:8:24, endln:8:27
            |vpiParent:
            \_BitSelect: (work@top.wval.w_data_li), line:8:23, endln:8:28
            |vpiOpType:24
            |vpiOperand:
            \_RefObj: (work@top.wval.w_data_li.i), line:8:24, endln:8:25
              |vpiParent:
              \_Operation: , line:8:24, endln:8:27
              |vpiName:i
              |vpiFullName:work@top.wval.w_data_li.i
              |vpiActual:
              \_LogicNet: (work@top.wval.i), line:7:24, endln:7:25
            |vpiOperand:
            \_Constant: , line:8:26, endln:8:27
              |vpiParent:
              \_Operation: , line:8:24, endln:8:27
              |vpiDecompile:1
              |vpiSize:64
              |UINT:1
              |vpiConstType:9
    |vpiImportTypespec:
    \_RefVar: (work@top.i), line:5:17, endln:5:18
    |vpiImportTypespec:
    \_LogicNet: (work@top.i), line:5:24, endln:5:25
      |vpiParent:
      \_GenFor: (work@top), line:5:5, endln:9:8
      |vpiName:i
      |vpiFullName:work@top.i
      |vpiNetType:1
    |vpiImportTypespec:
    \_LogicNet: (work@top.i), line:5:45, endln:5:46
      |vpiParent:
      \_GenFor: (work@top), line:5:5, endln:9:8
      |vpiName:i
      |vpiFullName:work@top.i
      |vpiNetType:1
    |vpiForInitStmt:
    \_Assignment: , line:5:10, endln:5:22
      |vpiParent:
      \_GenFor: (work@top), line:5:5, endln:9:8
      |vpiRhs:
      \_Constant: , line:5:21, endln:5:22
        |vpiParent:
        \_Assignment: , line:5:10, endln:5:22
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
      |vpiLhs:
      \_RefVar: (work@top.i), line:5:17, endln:5:18
    |vpiCondition:
    \_Operation: , line:5:24, endln:5:43
      |vpiParent:
      \_GenFor: (work@top), line:5:5, endln:9:8
      |vpiOpType:20
      |vpiOperand:
      \_RefObj: (work@top.i), line:5:24, endln:5:25
        |vpiParent:
        \_Operation: , line:5:24, endln:5:43
        |vpiName:i
        |vpiFullName:work@top.i
        |vpiActual:
        \_LogicNet: (work@top.i), line:5:24, endln:5:25
      |vpiOperand:
      \_RefObj: (work@top.bht_row_width_p), line:5:28, endln:5:43
        |vpiParent:
        \_Operation: , line:5:24, endln:5:43
        |vpiName:bht_row_width_p
        |vpiFullName:work@top.bht_row_width_p
        |vpiActual:
        \_Parameter: (work@top.bht_row_width_p), line:3:14, endln:3:34
    |vpiForIncStmt:
    \_Assignment: , line:5:45, endln:5:49
      |vpiParent:
      \_GenFor: (work@top), line:5:5, endln:9:8
      |vpiOpType:24
      |vpiRhs:
      \_Constant: , line:5:48, endln:5:49
        |vpiParent:
        \_Assignment: , line:5:45, endln:5:49
        |vpiDecompile:2
        |vpiSize:64
        |UINT:2
        |vpiConstType:9
      |vpiLhs:
      \_RefObj: (work@top.i), line:5:45, endln:5:46
        |vpiParent:
        \_Assignment: , line:5:45, endln:5:49
        |vpiName:i
        |vpiFullName:work@top.i
        |vpiActual:
        \_LogicNet: (work@top.i), line:5:45, endln:5:46
    |vpiStmt:
    \_Begin: (work@top.wval), line:6:5, endln:9:8
  |vpiDefName:work@top
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 0
