# vsim -Lf 220model -Lf altera_mf_ver -Lf verilog -t 1ns tb_debug 
# Start time: 15:03:27 on Nov 17,2025
# ** Error (suppressible): (vsim-19) Failed to access library 'work' at "work".
# No such file or directory. (errno = ENOENT)
# Error loading design
# End time: 15:03:27 on Nov 17,2025, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
