

================================================================
== Vitis HLS Report for 'softmax_stable_ap_fixed_ap_fixed_6_2_5_3_0_softmax_config6_s'
================================================================
* Date:           Wed Aug 20 03:56:18 2025

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        myproject_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: kintexuplus
* Target device:  xcku5p-ffvb676-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  1.838 ns|     0.62 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        0|        0|      0 ns|      0 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.83>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "%specpipeline_ln217 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [firmware/nnet_utils/nnet_activation.h:217]   --->   Operation 2 'specpipeline' 'specpipeline_ln217' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (1.83ns)   --->   "%p_read_1 = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %p_read9" [firmware/nnet_utils/nnet_activation.h:216]   --->   Operation 3 'read' 'p_read_1' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 4 [1/1] (1.83ns)   --->   "%p_read_2 = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %p_read8" [firmware/nnet_utils/nnet_activation.h:216]   --->   Operation 4 'read' 'p_read_2' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 5 [1/1] (1.83ns)   --->   "%p_read_3 = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %p_read7" [firmware/nnet_utils/nnet_activation.h:216]   --->   Operation 5 'read' 'p_read_3' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 6 [1/1] (1.83ns)   --->   "%p_read_4 = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %p_read6" [firmware/nnet_utils/nnet_activation.h:216]   --->   Operation 6 'read' 'p_read_4' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 7 [1/1] (1.83ns)   --->   "%p_read_5 = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %p_read5" [firmware/nnet_utils/nnet_activation.h:216]   --->   Operation 7 'read' 'p_read_5' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 8 [1/1] (1.83ns)   --->   "%p_read_6 = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %p_read4" [firmware/nnet_utils/nnet_activation.h:216]   --->   Operation 8 'read' 'p_read_6' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 9 [1/1] (1.83ns)   --->   "%p_read_7 = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %p_read3" [firmware/nnet_utils/nnet_activation.h:216]   --->   Operation 9 'read' 'p_read_7' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 10 [1/1] (1.83ns)   --->   "%p_read_8 = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %p_read2" [firmware/nnet_utils/nnet_activation.h:216]   --->   Operation 10 'read' 'p_read_8' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 11 [1/1] (1.83ns)   --->   "%p_read_9 = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %p_read1" [firmware/nnet_utils/nnet_activation.h:216]   --->   Operation 11 'read' 'p_read_9' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 12 [1/1] (1.83ns)   --->   "%p_read92 = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %p_read" [firmware/nnet_utils/nnet_activation.h:216]   --->   Operation 12 'read' 'p_read92' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%write_ln268 = write void @_ssdm_op_Write.ap_auto.i6P0A, i6 %layer6_out_0, i6 1" [firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 13 'write' 'write_ln268' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%write_ln268 = write void @_ssdm_op_Write.ap_auto.i6P0A, i6 %layer6_out_1, i6 1" [firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 14 'write' 'write_ln268' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%write_ln268 = write void @_ssdm_op_Write.ap_auto.i6P0A, i6 %layer6_out_2, i6 1" [firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 15 'write' 'write_ln268' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%write_ln268 = write void @_ssdm_op_Write.ap_auto.i6P0A, i6 %layer6_out_3, i6 1" [firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 16 'write' 'write_ln268' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%write_ln268 = write void @_ssdm_op_Write.ap_auto.i6P0A, i6 %layer6_out_4, i6 1" [firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 17 'write' 'write_ln268' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%write_ln268 = write void @_ssdm_op_Write.ap_auto.i6P0A, i6 %layer6_out_5, i6 1" [firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 18 'write' 'write_ln268' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%write_ln268 = write void @_ssdm_op_Write.ap_auto.i6P0A, i6 %layer6_out_6, i6 1" [firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 19 'write' 'write_ln268' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%write_ln268 = write void @_ssdm_op_Write.ap_auto.i6P0A, i6 %layer6_out_7, i6 1" [firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 20 'write' 'write_ln268' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%write_ln268 = write void @_ssdm_op_Write.ap_auto.i6P0A, i6 %layer6_out_8, i6 1" [firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 21 'write' 'write_ln268' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%write_ln268 = write void @_ssdm_op_Write.ap_auto.i6P0A, i6 %layer6_out_9, i6 1" [firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 22 'write' 'write_ln268' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%ret_ln270 = ret" [firmware/nnet_utils/nnet_activation.h:270]   --->   Operation 23 'ret' 'ret_ln270' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5.000ns, clock uncertainty: 0.625ns.

 <State 1>: 1.838ns
The critical path consists of the following:
	wire read operation ('p_read_1', firmware/nnet_utils/nnet_activation.h:216) on port 'p_read9' (firmware/nnet_utils/nnet_activation.h:216) [22]  (1.838 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
