-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
-- Date        : Sun May  4 19:32:20 2025
-- Host        : younas-Latitude-7280 running 64-bit Ubuntu 20.04.6 LTS
-- Command     : write_vhdl -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
--               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ design_1_noc_tg_pmon_1_0_sim_netlist.vhdl
-- Design      : design_1_noc_tg_pmon_1_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xcvh1582-vsva3697-2MP-e-S
-- --------------------------------------------------------------------------------
`protect begin_protected
`protect version = 1
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2024.2"
`protect key_keyowner="Synopsys", key_keyname="SNPS-VCS-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
UyCWWcMezmLAHpDowUNzu8tDr1s2ab0s49TUFbL1lpEtvmNPp6uq+zCN3Tn3KVczEQlMw1A8PNRS
ev2uqjZkSqDHePQqB41rCtl1M1McR5CPkHG6XoWkMsWLiI+PN40edf2jhyIxONv98TrVRe1mZqkX
l/eJ+JfwN5CpKKrr4NA=

`protect key_keyowner="Aldec", key_keyname="ALDEC15_001", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
JefitVZlZ3FMNOdBu+lkVLKkuOMazacq/FalI+qX0wZjAGV3uGWiofDy9tfoJvN5cMSBTt9kcML7
uC+XiLwp4h8uc8ymCk6l0F/X+011w+J0yNNXxgzyqjsXqjvBHXX9b4et4zL8Rt8mT/W5nHKmjPeo
kK0b6I3K8V4cc5atIrvzju90y/SgYsL0uJQQbEeWhGjZgqHKNfMKvau0tdR6CEWBPAqSyvRYJs3D
n4SOn1fTGd4UmL+a0DvCDpOZCkNyShcqUNv7m59MZaCPjQa6EUxNqzVA+d+gnl6qGRoyA4NWQfQH
YabbSPWMT138KuK2LYdJI4Mc5x1Y/LRI2nWFFA==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VELOCE-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
IeA2bHpz/yvqkYoFNvXWOe5uvdev9J8O3zO1PsxGaqZc2IJIN74eUhjRj/Q+iNCyLiM2vY4lgODF
bLAxBx/KvRqlnozEW7e8hQkwLQKUAIQebfzeyPoL7rekWu04wsMmBj/eMnNJeK2TgBqxteUYZj5f
kDuocp6vKrORpv1SBBQ=

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VERIF-SIM-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
lleqt/VHBikST6NzZF4T4LbzTyAbZUtWAnX3UHvpoPFxlc1vM/hdVQA7oeA4rC853V+aDISX0REA
XwgKdw9/CnSGPj428JavD68zMnu/23PNsn7jT/3Obe8ZAXeBbGsM4Wosk1cSMcQysrrGbkd3iP78
yFat15NZyU8Iq4NL6KNynZ9qoCr9MC50DVu6n3RcxIcA9X1qAv267Sky+hUbFvXN2j9jCpnNy5Yk
Crh/x+jDBzHDvHDJLvo2X8NULJ791J+kEyzPIgfHKM9Z5Win3Isw8Ubih1CrBxyhnLIzRgxRt+QP
+Cyu4wvo0Ge56EAXM8nLKZbTfUc8SEmkU5VgAg==

`protect key_keyowner="Real Intent", key_keyname="RI-RSA-KEY-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
BiqZbVBvc9yXZl7x8uA8caz135KKQbLLZUfUnl9D/s11P7mIk70iOGJCTYORTZrFQEpBwlgwDNsb
MvJBNh5JS4je2z5kbol10YKpOYwAJ5b3JAqW46NIIJ6QhY95gF+aXoxXC2a0W1i064JGQDHZPSb5
lDBDHUPe+leJLFSAC0FFDcCUPVjxyOPzcFeRFZTkCng6qI1dXN09fB1QCDGeQ23tGkWNe4I7XVNy
3LRlrPue2dJH6gdLooCLKfekhMzEa5holt/WLlKJfQsA8MoMnQ8wcPvEubxtSOUbDgmgKc9VlNO0
tYQnr1FYvieocKspDF3FW0usTAKsyk5R8ji42A==

`protect key_keyowner="Metrics Technologies Inc.", key_keyname="DSim", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
gVMeYwpF9Zcj2ley5PIP34tE/OCAbIacjeV+GrM1tLsgDTfY7yPkJHnC5JqEzPK5qtBjyw4wwyAU
IGnTjI2JN1TgzldC+jZTHfy0VveSJb/vcETCSwhS2QCkgl1KYniF7XPKODeQzvpMsvlUGM9Txrcp
LfkS03QH/VWiMnqnHK1poG8lslfvQ2Soe4DCiTME7/x//aaGFDn7R0RGabXS2xSl0kND4urDptvx
KZG6gl0oPsiZc9s+0aaMFnRIz0sI/y6dtYNCbw+VZ1MalbbNvE5+a0Coq561mhnEd08epPYxLeET
FV1l86LBfo9vQ+58wUvLUS0UMcn0YqPgrpTidQ==

`protect key_keyowner="Xilinx", key_keyname="xilinxt_2023_11", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
CcfVRR2xHAGKwG67D3vTmTxbsm4j++MDzGSAoN/BW8BKhS9tbpEyEPBFveR5Px6J/bS7c6BkA5Pl
0jsQyYNRHu16ci9dQ2cURBR3onQxCmPC7d9PMOL+94kr73DNTy2u1Y6y9C+SaRnqbqcC20eXCzFP
xCWPRBMyDd8plLXYAynYTDfH3Aik2BbroecM81J/sQ7m916hwE69AVAQsGrpKipx/pOfrgvNwECl
1YW2gvYfLcMvEl60m7qKU2fJB0bi8OF1SH/OUL6S1Z5X2UuCtNW1S3x4GWczHCxKMJ47TA4n9l6m
guxr2JHiCUyZqZ73HKsZmEn9NaddWWEBDQjUqg==

`protect key_keyowner="Atrenta", key_keyname="ATR-SG-RSA-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=384)
`protect key_block
iIZ70GOFfV68mmvcgMcObCVqTosSmuXAhdl1W5Za0aQ4ehwCLGaJT5M91JQiAoKgJAKFjCCstkOB
aPfaIA3jGRZOXbZnJBrjm+/wNsXTIv+SkQpNBOXF0oLAf+skRvIHjypAFZ7NLk+ibApPHSCL1ZI2
KIuFgbVunUJXopL7u72fQvjReIGUxtZ9IOhqi52gr65EJUjYq4sbdhtKxfUBG93ewjy/gT5o278z
ET8m2m4e2l1Mb7Q7+VPS7cmK/lzyxjddOix/3y+gPIY22mtT+KE7Un3HDC0ijXxPfng4n3gwAbCu
VTM7N8A3zFEd9A6qRhis8N+2aPkjFk4Uv3HdD4PaqUNQYJKVH4hvZ7Xzx3hHX4TbBm1hkV6Y7rzG
9oZfF7mXGD91rW7/dFImuTr3ClHMdIF6XCauiri8O+UKgVnaSBKXubvmybUW82hc2x5rJlO2gHn2
lQUnYyLCqeb8ENH5E26U07iEzacN7TJivIDorY7mgxVG99ykiFvhu8W9

`protect key_keyowner="Cadence Design Systems.", key_keyname="CDS_RSA_KEY_VER_1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
p65I5fz6JWwL8uPg7/EhUdUns+WRNGw894FcSG86VqqsFUoeolUaXow2mOg1w7G0i4pv+XWxTUZ9
10fx5xV2h6F/NuMmzJy2tX27UqwlOOZbi8M+E802vbcaGotGVZ544aLmn60teU9p4VhoX43ru5nl
yloC7lYpRAkLi7PJs1UTaOb/w2Crw0NUouvJRRzp2XrB+jvHP7v9dNEkOqKIaUcbybbO7abC1No0
y2C5am2mfdLenZMo/8cCNMpj+ST/nUL6fWODXyalXLD9pGGa4pV8fueAYW9qD1ipSrq9eUG2RuBX
OywcyulXtEYcJiIBmlsx4it5K9UvBmOwa0Nzbw==

`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 4720)
`protect data_block
dXBY4ct9YrgB8N30WvNohrqMOv15P2ahxVirxcu0L25Cq3x1xp+qKzfaYX9Zz6pAUSUD/tgwQh8N
c9phitsCWOO7KF5KUbU0Gn8fJbQBYToO9DZCMNuc+Ve85UqvFwIIfQl3ionDDaijFcTbKkwG0i1N
Kf8gD/f2hjghgTyUOB5qbKnbwQm1+yyNaxjuafV503SY+Yf515tNPSMS+sdu0OoJh9BZFQ2Of2LB
gIql8w2bfwCJxz0pLe7YKn0CLlV+iz4e6Mk4qZRYaEJ3IiiSZr4CueTtcDCzdVbZgL5uLpcLNbIJ
ORi0Riws688lZoTygLaSdPRWQGCqOj93sMQaiIcbPCwgSAsPujEFTysA8yTF3KD/VmxVHUS7hAcn
uEAHQ53HBOdMJFHpufyPCcplfcwCi0MQf2JcWoo/2FYl4gle3cIeL3iQd+dSeBcBfdm0eKPKWbUx
xLu5G1ZEor5hX5yKAw4lspVwCS8zME+4J0t7noXwZRQ++9livc6q7VF208LjUxKqJmdZUpYK/MTs
TcSmq1exNVpHptGaH35tnGRcCoMQrmwXeedf5V89wENpEee3rSX4TJLkJEDRWHgHLWxAv/RGgIQM
JyI1SNWBT/wT1dogIs4swVEAEacVNx1kzlDyqgXfOzwOIl/kKJ+YdqBtK16NDLWdqeGDFo2stH0t
bi7RvKBkXuyMzyXcn3EER9IA5vR6yZcUSM3rsb2CPHMnk+9efHb5GzqXbghSROafvC4sSTnrqgeo
kNYDorYwyPh4guHUkhYJZAFzKPXwT/7fn8elWRyZX+EHY4+29BkrYAvtj/Yb3Z+RlCG3AMct+YIi
HDZ3xlkY6ADnKNLZAnu32A4lr2ilJNm7rrcyVgQPzXs1fv7iqrZodHo9I0wcfPgd5mo1tAs30pGm
1RiE9p+2x5M9z2ZPmEQvELJ6VKWQptLxgG+BqDNuzm/dfzTsdziG3qm1DFaH5ZZzh0IE0wTKvjrM
ZxO9YCEF43aRM91D770v3g5JmfWI1Cq8H6Id/DZ4DUHp0hH75o5U8/Ay1nIMWTek+jrdWrgWNx3S
EXcdXo6F9g3UpL7E8F932PBXQPEqh4oA3IvNCjxNRBLZePRob/s+nxquVKONHCDVOawUx5ZjqRBG
l86Pp6MB0iZTtdb3oCkYKQ7mBDoOFYEJ5bZMwfWfVtVEHCEsDo2K3jPPPazZSyT6Hbh6Rzg0oJA2
0jmcq8UNWFo5o9GhOyo2wgCkVg2WFq8A4YfQUbmrTvmZAV8T+eSZxrJ/TP+ERttNyLB5ewhGg7gw
vANEMv92fGDR9JwNpAqFwzdEjbfSwEM94Lzk17en2GkOxfTvUUHIRziKujKAjrrqeoOVCZHiquIU
QmidTMuaDjJB3G+FxYmUdtG6IJI8QKNfpElZUZX5o5yUmBgpXDfKLklSTFehVb6+u6K+NMinmojR
TnSF/hABO/l/MiYsKoN6hRNjZYk3m5nK4k2PFNO0skgD7J6Th9tOYnkIx62a9qlsi1sA+4I/y/4Y
rRzNwhrk5WHUPKNh1WlMa6aZyMC8MsW2aVex+cDkxrgae/trNfmu3Wa9ytGudtcqnJC4cswCHEAg
i4CNYDN++gJEpyNpKRL1EgNUBjaWKYD4t3dpG6lRWQOUnSj6GJhVf3+KhwJ3Y9tEuXaHeli6sK6z
qpOEqGsTlgIJikVGUCa3P2SvBNHPArAxDItXh7YXAbA9oGwefaSXIiFzwIG/chctvbjGSaw6XWBp
MEvxqn6Iv89LY8roqjgdeGBQ5vjbhDSpjswGiO98SOG/dvEWFMVq9i8yqQ/vWv3uFXge/QKIKRKl
GfCoViJfWbqBD3sXwTsBY5rWWu3jry13NSCjbLTP27ulXPIt8mgvp8zCwRwvrhvGqxFhKEx46Ruw
oLvBuvc4FwGQ6F07p8jN6w4GQoQTpzHLOsslpFD1FhgBYuAuS4248HamJQA7Gi3yZ4AqK1NNfHag
eQAx7AG1g1dzShb3YQaoPSuAuAy4P+z7+OwjBqmMBro5K67D1wefKSLVHRFN6sznhXaL+jkvpz3T
FJkwy6OUK6iAx5BtAg+fXd19dMhR5Q21/l6NVD4GgNaDQ9eH3jd8V1xKl8dXz23Kj4KJ1Pw/oogF
aHjxs+yUi2QHdQHHrfz93tji/JC5ehM/CtOH0gaVaDc+VkOk1qZGEOp8nQ97s7XtgvzM/fmiB0aS
KJmuobBv3GJ6OdhD4R2BMaMadJ7Pkjsmp02omAecknH9dYtb48/rJmcFNYbGBDye79HPOlvpDE4l
RY4o06M6oTvSY2KQs5GBocidD7CLuEE3yK8z2rE80E8moZ3lAbQHWrJFq2tZvDrTFQvAqDp0nBbY
8fPKqKmBLf5M5KyQSOdlvwc83SVxvxvZQLf6DwOBfkZ3crmkiBCoi3orBijGQjuexCwgT8uPI//t
vY9Uz3TDOUWwIv91LIE8hI+gXv11BF00fdQudttDOAmSOoiHSwvwlCjFo/HvMpHDR3EzdUMdIhbQ
jR+Tq+XCBGROeVWA2D2zH+U5x+dupKJCmYeTeQjBhBUY2VYLqjk9yXTOT1mJt5se6JWDPqoNijVi
7psW1UONkRdvUOXzvK3KhSHxVtJak6t8+H8qtJnuqiEzuMf5JxM9g/PV0PZDcY8Ey0R8GAIEpnCy
F8yW6oWwdmfyYbpsJp1wNwY7dXdiGzkP8I3epE+9LJHRYlvGgOIw1hcZ4FshYKG8L7Q9oPJto97w
tX/HzuzMq1NlBRf4aFO0lSkBuEEZdOnaXBrLRhPtF8eKlpIHiAkHX0JAON4K4iCPMnnU/y0ZvYkd
MuwowtddUndfL5NhMjo2uM9rdNzW2FzCD6eAUcPfGT8Re+W+Jv+xKOSdtXuSpDMmSZdRj+xqungR
PvdChv424N8AvI2+mds+OFGAhLiQ2D5QOa0RoH0v8OjWTboOoBA8zJMJCvmenz1zYXotYsmgaX2k
FOdJ0pHcKHH5mh3bZqIhQW2qtb9b7jZKYLRfabEICFG7GQc7QN4VHBz6KjzqkTlVb9uiCRvzs9t9
7swGnSvC0Q4k7mG8EJlgzlAk+fkh5vlYUUDmCeBWWULWTdTootya+34DmGCCfnXf/aKR1HLTle3g
VaM8UxxBamAFxZdHKB5sloFM3mn+ZYkuPaj67d8l7jvfjXVblWFfPF3CiXywlZs2lKpodQWEE7V9
wv8C524RGjLR0pSdRlb51+4n5/E5tkUBiiDpl+jdQwQ0GXL3bT/mllAEJgwKNFzTzkv5Tb6HiMTz
aqbpso6olr/qq3NOvzfm8voJbmkbzPACdhn7KRi91nB3/XqB46o4HyKyaqMsNENhcSch12igLkAI
P1faqmqyjjzp2ZrxDUZ9Hw+lpCuKH4NYt2UBaqDQ5ECzNouyRJmPj337ICgW89HRK25ywV8GJ94p
URDLLriLnQxHKiuxfo3D2orjc1oR8wXHJNjlxdJgMDDTpdBmwRnnWvcQ1rExqbILAdi9jZG2pG7E
WXt2C8Bio/8JPqsvmmvogbjXvnIpTO+BrzhlrtBtMUw0bqdLm2vypZNxAf1EJuF6enVgA05Rbtob
qwy0w7PVVdaTKR4osVVopSOyRclNhlD6+8DrqOEXPdyvC1V7F4f4iRmcBW7djvQ8YFcNQ3dZq4qL
xH+eiL3YTGVYb+4xoG+ImyYn0RSL3RWDPcJAGB+HA4Ej1ODYc/8avZV1SiauIgjJl+7uTSaMJoqq
QLMf8Iv8HhzZWmugShhBYL/XqKAuJu8/DM0KCERDo8Yu89R5aMOifH7Q1jzLE2qiZcL89HLyJu23
d89YhZ39lcUiBsl2Ida7haS5Et5aYonCyH6LBiT4oJGSDjDLEmEb5dt0edimeHCl4SFcupkarASw
SqwfSarw67m+cD5hTYwmZutg7Pl3onllk8/xWMHQqgoAyl+oYP3/W40A3+QCJx9hBLscyQjG8Rot
b7eL/pmdqyKozM8a496jrMXui0yQrweLJE3RvyUXFCIrokaj23DI5WA+LsTLgnbakYAVdtOgYAS8
POeD8aah+QRSWf6n1NlxKv70Cl76x4Ml/YmT2BmqIWIMvEEMkcGbPox4WHtC0bIsfnaO9j9rOfUL
RiLqp+2mwFViJOb5wRpI4T3Pm6oDQbEN1Wii5lS0z9JdhjMpWs0t26wDzvUbq/WY1HmVNqd8+PPN
tgZl+7q8VT1GkG9pmG6Dln9Ad8HeT8bcCzlxC/5w/WoNjuAWmBzxA+kPt3AA8H6G8AT1eZ52cZeV
NAAJ2U7/ZODVxpLS6iK5UDR7iqXiDjHb00V6+IOB/BT6mQP6xLZPp5V/BQPTmI7sgvGKUaMu0/tW
i2YXgvpWO249wOq8XJUOdXF1mmV+DzLRH6oRSPIj+ef7ntKEf/BIuKaX82T0zEJGOJ7MLphJ9c4R
IUohzzeCJzLwltkynSl4Br503nMG3avM2i3fz5mhBaE1yXqxc7Py6zd5tAcpvk0IwMhKVy3fDVDs
F5zRK/yYsZXcXT0J8IGBzXI56TBGYFAPfxFNKC6ES1M1BLyFWMM/W2a67aLcpVOaYpRraP6p5zCW
sR0u6KvVnjwivcZBnToM1gT0kpilHxRZNFDztLCJgmNZD1KXv8qG7iqFHUIuzHeJ+miaM6fqbH14
P2jG1hixJSORdnfyDo2jTGd+SHEF64qnpXzpOyNC/9fYnAmUX5QBjLaW214KuWXxTwdW1iJ26gm2
xWQokuRQWrX9cuf/KQj0n2hBNAo+kpKoqdFCOsjsQuGw+vwByOfWohmhI06DHplOmwhtw7Zjeedf
FS8EvMndn8l66fYNqZGku1SJdymwla3aO3nfaAfbwvVhYh00uWOAgKIABN9bGR1933wTFVHBxrXJ
M47v2iTqVPJXibZOnpBAPQtAAZF2OLl89YZ1WdBSMLJVLQlPNGm5rG6AhW0M8Wj+xkg3MniyIGu+
5XnD3UNIE/QPBkkivgz/gp2ilmTmn/QtAQ3AA5I29uk12YY2brQFZ31Sa2CCsWJPXJMGuUDyzk/B
a6aqvLr5dsgFwt7F8czP36bLpsYOFNP65rwrKdhFKlyNcQpDRxRht5hlx0lcCtTXIpR+R7Se3lfv
MwQ0zDjrd7G3DkYc7Hilfw1JEa4e12dnNo4ffekda92DzTkQeKl+MDtW8UyENs0GqUjqmwL2bgZm
6pAvR9L87HC2dn2oKpq7SqwlLe8eSo/24bOf2Ct2YgEvNtgz+RR1YSMHFPd8CtQGjAWbAIlCho7m
HiO7q/PnNTyaMHryce7fTMVCH9Fr8yi8MkUd1n0p+NdP+Ae62WHAk8VV4hUvPD4e0l6aAlVNzszR
KRHHmHw3gCGZFxTb4vuxjoH5BWa7iAv1w3AyLs1kcmaV5N6lTGfFlVU4Y/SAG523BjdonNjmk2FB
d+R7Xy6VsEEpl4vzZNtQA5pzaitvJUVHpB96A8RkGPC2RU/U3pr67uomcswL88xfxgROE7nvEjBo
a52D4/LqieiW3Drht/4N6fviI7ig++GVSrw7Qnir9ERbo+1aXYp8STiNTWFj6FGbPZer62SsY1I7
GL+M4uhTOZuIUBjx7q6buTZenHJyIO9v2MeYqYcwlygijzOJd55j8TCRYn0xD5HjcnazNvzm9qbx
JLWRDJYxTp+98m6k2N7zyCupFubAKdC51syUA3Ed37ctuOUrcvNLVzC/V9OFhJyGG4p/YbfZrsIU
HhRHr0+azt0iSFMizVdX5JpfmSursVqOvN4uhBT7hXjC9R3iykFMcWPG/MYPGlphB+EhAAMcoLT2
qW79d7Z4r7PaaeMUXGeUD9ANckUjXF3XJrXyHHrCOKEFhWU1COEPfQlmXWvOm7PaJ8oQOB5yZW3a
zglUb4zbLhEKNMNmhawsOzaC0WsbChysBqbG2yFAInigPgzJpJUMETr5YEJm0xBuL2jAooyoq9xG
ACwDJVDUggMsDfDmMATG3Y+hVHXdsshe3lTKQtluGtgt7AiJOMPQ2WICNfZXCtRzW6sZgi2visUW
Db/mTRkmlqEMIOaMFKRAeb/mn5Giu0lGn9CW9kkvAe8yzpnLJUyPUb9yO13s/j+uoiicVjc+Iaqr
jC/ilT++UzzkA6pJx5A9gG0Njq/NeWiapbpBbjG4UBq2Ot6wmIh4HK/S1bcE8MFsV72lfBVe2BTK
AG83J1osvDacNCdkZRRiUk8DjJFHfBsUKfVt/V96ou0Txhip4N4/oZr2qvW8o1a+H8AMi6to6K3G
5ItxUh7ArG0HDCwjv6Sj+/iWcDhreqB0F7YX0dxJYWSIkr1BQ5acto8oM8FKVw==
`protect end_protected
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  port (
    axi_arst_n : in STD_LOGIC;
    axi_aclk : in STD_LOGIC;
    axi_awid : in STD_LOGIC_VECTOR ( 6 downto 0 );
    axi_awaddr : in STD_LOGIC_VECTOR ( 63 downto 0 );
    axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    axi_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    axi_awvalid : in STD_LOGIC;
    axi_awready : in STD_LOGIC;
    axi_wdata : in STD_LOGIC_VECTOR ( 255 downto 0 );
    axi_wstrb : in STD_LOGIC_VECTOR ( 31 downto 0 );
    axi_wlast : in STD_LOGIC;
    axi_wvalid : in STD_LOGIC;
    axi_wready : in STD_LOGIC;
    axi_bready : in STD_LOGIC;
    axi_bid : in STD_LOGIC_VECTOR ( 6 downto 0 );
    axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    axi_bvalid : in STD_LOGIC;
    axi_arid : in STD_LOGIC_VECTOR ( 6 downto 0 );
    axi_araddr : in STD_LOGIC_VECTOR ( 63 downto 0 );
    axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    axi_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_arvalid : in STD_LOGIC;
    axi_arready : in STD_LOGIC;
    axi_rready : in STD_LOGIC;
    axi_rid : in STD_LOGIC_VECTOR ( 6 downto 0 );
    axi_rdata : in STD_LOGIC_VECTOR ( 255 downto 0 );
    axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    axi_rlast : in STD_LOGIC;
    axi_rvalid : in STD_LOGIC;
    dummy_out : out STD_LOGIC
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "design_1_noc_tg_pmon_1_0,axi_pmon_v1_0_2,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "yes";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "axi_pmon_v1_0_2,Vivado 2024.2";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  attribute C_AXIS_TDATA_WIDTH : integer;
  attribute C_AXIS_TDATA_WIDTH of inst : label is 512;
  attribute C_AXIS_TDEST_WIDTH : integer;
  attribute C_AXIS_TDEST_WIDTH of inst : label is 12;
  attribute C_AXIS_TID_WIDTH : integer;
  attribute C_AXIS_TID_WIDTH of inst : label is 16;
  attribute C_AXIS_TKEEP_WIDTH : integer;
  attribute C_AXIS_TKEEP_WIDTH of inst : label is 64;
  attribute C_AXIS_TSTRB_WIDTH : integer;
  attribute C_AXIS_TSTRB_WIDTH of inst : label is 64;
  attribute C_AXIS_TUSER_WIDTH : integer;
  attribute C_AXIS_TUSER_WIDTH of inst : label is 64;
  attribute C_AXI_ADDR_WIDTH : integer;
  attribute C_AXI_ADDR_WIDTH of inst : label is 64;
  attribute C_AXI_DATA_WIDTH : integer;
  attribute C_AXI_DATA_WIDTH of inst : label is 256;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of inst : label is 7;
  attribute C_AXI_PROTOCOL : string;
  attribute C_AXI_PROTOCOL of inst : label is "AXI4";
  attribute PARAM_AXI_TG_ID : integer;
  attribute PARAM_AXI_TG_ID of inst : label is 1;
  attribute PRINT_LATENCIES : string;
  attribute PRINT_LATENCIES of inst : label is "OFF";
  attribute SIMULATION : string;
  attribute SIMULATION of inst : label is "TRUE";
  attribute is_du_within_envelope : string;
  attribute is_du_within_envelope of inst : label is "true";
  attribute tCK : integer;
  attribute tCK of inst : label is 3333;
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of axi_aclk : signal is "xilinx.com:signal:clock:1.0 CLK CLK";
  attribute X_INTERFACE_MODE : string;
  attribute X_INTERFACE_MODE of axi_aclk : signal is "slave";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of axi_aclk : signal is "XIL_INTERFACENAME CLK, ASSOCIATED_BUSIF S_AXI:S_AXIS, ASSOCIATED_RESET axi_arst_n, FREQ_HZ 300000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN design_1_noc_clk_gen_0_axi_clk_0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of axi_arready : signal is "xilinx.com:interface:aximm:1.0 S_AXI ARREADY";
  attribute X_INTERFACE_INFO of axi_arst_n : signal is "xilinx.com:signal:reset:1.0 RST_N RST";
  attribute X_INTERFACE_MODE of axi_arst_n : signal is "slave";
  attribute X_INTERFACE_PARAMETER of axi_arst_n : signal is "XIL_INTERFACENAME RST_N, POLARITY ACTIVE_LOW, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of axi_arvalid : signal is "xilinx.com:interface:aximm:1.0 S_AXI ARVALID";
  attribute X_INTERFACE_INFO of axi_awready : signal is "xilinx.com:interface:aximm:1.0 S_AXI AWREADY";
  attribute X_INTERFACE_INFO of axi_awvalid : signal is "xilinx.com:interface:aximm:1.0 S_AXI AWVALID";
  attribute X_INTERFACE_INFO of axi_bready : signal is "xilinx.com:interface:aximm:1.0 S_AXI BREADY";
  attribute X_INTERFACE_INFO of axi_bvalid : signal is "xilinx.com:interface:aximm:1.0 S_AXI BVALID";
  attribute X_INTERFACE_INFO of axi_rlast : signal is "xilinx.com:interface:aximm:1.0 S_AXI RLAST";
  attribute X_INTERFACE_INFO of axi_rready : signal is "xilinx.com:interface:aximm:1.0 S_AXI RREADY";
  attribute X_INTERFACE_INFO of axi_rvalid : signal is "xilinx.com:interface:aximm:1.0 S_AXI RVALID";
  attribute X_INTERFACE_INFO of axi_wlast : signal is "xilinx.com:interface:aximm:1.0 S_AXI WLAST";
  attribute X_INTERFACE_INFO of axi_wready : signal is "xilinx.com:interface:aximm:1.0 S_AXI WREADY";
  attribute X_INTERFACE_INFO of axi_wvalid : signal is "xilinx.com:interface:aximm:1.0 S_AXI WVALID";
  attribute X_INTERFACE_INFO of axi_araddr : signal is "xilinx.com:interface:aximm:1.0 S_AXI ARADDR";
  attribute X_INTERFACE_INFO of axi_arburst : signal is "xilinx.com:interface:aximm:1.0 S_AXI ARBURST";
  attribute X_INTERFACE_INFO of axi_arcache : signal is "xilinx.com:interface:aximm:1.0 S_AXI ARCACHE";
  attribute X_INTERFACE_INFO of axi_arid : signal is "xilinx.com:interface:aximm:1.0 S_AXI ARID";
  attribute X_INTERFACE_INFO of axi_arlen : signal is "xilinx.com:interface:aximm:1.0 S_AXI ARLEN";
  attribute X_INTERFACE_INFO of axi_arsize : signal is "xilinx.com:interface:aximm:1.0 S_AXI ARSIZE";
  attribute X_INTERFACE_INFO of axi_awaddr : signal is "xilinx.com:interface:aximm:1.0 S_AXI AWADDR";
  attribute X_INTERFACE_INFO of axi_awburst : signal is "xilinx.com:interface:aximm:1.0 S_AXI AWBURST";
  attribute X_INTERFACE_INFO of axi_awcache : signal is "xilinx.com:interface:aximm:1.0 S_AXI AWCACHE";
  attribute X_INTERFACE_INFO of axi_awid : signal is "xilinx.com:interface:aximm:1.0 S_AXI AWID";
  attribute X_INTERFACE_MODE of axi_awid : signal is "monitor slave";
  attribute X_INTERFACE_PARAMETER of axi_awid : signal is "XIL_INTERFACENAME S_AXI, DATA_WIDTH 256, PROTOCOL AXI4, FREQ_HZ 300000000, ID_WIDTH 7, ADDR_WIDTH 64, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 1, HAS_LOCK 0, HAS_PROT 1, HAS_CACHE 1, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 1, NUM_READ_OUTSTANDING 2, NUM_WRITE_OUTSTANDING 2, MAX_BURST_LENGTH 256, PHASE 0.0, CLK_DOMAIN design_1_noc_clk_gen_0_axi_clk_0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of axi_awlen : signal is "xilinx.com:interface:aximm:1.0 S_AXI AWLEN";
  attribute X_INTERFACE_INFO of axi_awprot : signal is "xilinx.com:interface:aximm:1.0 S_AXI AWPROT";
  attribute X_INTERFACE_INFO of axi_awsize : signal is "xilinx.com:interface:aximm:1.0 S_AXI AWSIZE";
  attribute X_INTERFACE_INFO of axi_bid : signal is "xilinx.com:interface:aximm:1.0 S_AXI BID";
  attribute X_INTERFACE_INFO of axi_bresp : signal is "xilinx.com:interface:aximm:1.0 S_AXI BRESP";
  attribute X_INTERFACE_INFO of axi_rdata : signal is "xilinx.com:interface:aximm:1.0 S_AXI RDATA";
  attribute X_INTERFACE_INFO of axi_rid : signal is "xilinx.com:interface:aximm:1.0 S_AXI RID";
  attribute X_INTERFACE_INFO of axi_rresp : signal is "xilinx.com:interface:aximm:1.0 S_AXI RRESP";
  attribute X_INTERFACE_INFO of axi_wdata : signal is "xilinx.com:interface:aximm:1.0 S_AXI WDATA";
  attribute X_INTERFACE_INFO of axi_wstrb : signal is "xilinx.com:interface:aximm:1.0 S_AXI WSTRB";
begin
inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_pmon_v1_0_2
     port map (
      axi_aclk => '0',
      axi_araddr(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      axi_arburst(1 downto 0) => B"00",
      axi_arcache(3 downto 0) => B"0000",
      axi_arid(6 downto 0) => B"0000000",
      axi_arlen(7 downto 0) => B"00000000",
      axi_arready => '0',
      axi_arsize(2 downto 0) => B"000",
      axi_arst_n => axi_arst_n,
      axi_arvalid => '0',
      axi_awaddr(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      axi_awburst(1 downto 0) => B"00",
      axi_awcache(3 downto 0) => B"0000",
      axi_awid(6 downto 0) => B"0000000",
      axi_awlen(7 downto 0) => B"00000000",
      axi_awprot(2 downto 0) => B"000",
      axi_awready => '0',
      axi_awsize(2 downto 0) => B"000",
      axi_awvalid => '0',
      axi_bid(6 downto 0) => B"0000000",
      axi_bready => '0',
      axi_bresp(1 downto 0) => B"00",
      axi_bvalid => '0',
      axi_rdata(255 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
      axi_rid(6 downto 0) => B"0000000",
      axi_rlast => '0',
      axi_rready => '0',
      axi_rresp(1 downto 0) => B"00",
      axi_rvalid => '0',
      axi_wdata(255 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
      axi_wlast => '0',
      axi_wready => '0',
      axi_wstrb(31 downto 0) => B"00000000000000000000000000000000",
      axi_wvalid => '0',
      axis_tdata(511 downto 0) => B"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
      axis_tdest(11 downto 0) => B"000000000000",
      axis_tid(15 downto 0) => B"0000000000000000",
      axis_tkeep(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      axis_tlast => '0',
      axis_tready => '0',
      axis_tstrb(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      axis_tuser(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      axis_tvalid => '0',
      dummy_out => dummy_out
    );
end STRUCTURE;
