sch2hdl,-intstyle,ise,-family,xc9500,-verilog,C:/Users/All User/Desktop/FPGA_Study/test_Verilog/add_test_Verilog.vf,-w,C:/Users/All User/Desktop/FPGA_Study/test_Verilog/add_test_Verilog.sch
