<?xml version="1.0" encoding="UTF-8"?>
<system name="$${FILENAME}">
 <component
   name="$${FILENAME}"
   displayName="$${FILENAME}"
   version="1.0"
   description=""
   tags="INTERNAL_COMPONENT=true"
   categories="" />
 <parameter name="bonusData"><![CDATA[bonusData 
{
   element cycloneSPI_0
   {
      datum _sortIndex
      {
         value = "0";
         type = "int";
      }
   }
}
]]></parameter>
 <parameter name="clockCrossingAdapter" value="HANDSHAKE" />
 <parameter name="device" value="EP4CE22F17C6" />
 <parameter name="deviceFamily" value="Cyclone IV E" />
 <parameter name="deviceSpeedGrade" value="6" />
 <parameter name="fabricMode" value="QSYS" />
 <parameter name="generateLegacySim" value="false" />
 <parameter name="generationId" value="0" />
 <parameter name="globalResetBus" value="false" />
 <parameter name="hdlLanguage" value="VERILOG" />
 <parameter name="hideFromIPCatalog" value="true" />
 <parameter name="lockedInterfaceDefinition" value="" />
 <parameter name="maxAdditionalLatency" value="1" />
 <parameter name="projectName" value="" />
 <parameter name="sopcBorderPoints" value="false" />
 <parameter name="systemHash" value="0" />
 <parameter name="testBenchDutName" value="" />
 <parameter name="timeStamp" value="0" />
 <parameter name="useTestBenchNamingPattern" value="false" />
 <instanceScript></instanceScript>
 <interface
   name="SPI_interface"
   internal="cycloneSPI_0.SPI_interface"
   type="conduit"
   dir="end">
  <port name="SPI_clk" internal="SPI_clk" />
  <port name="SPI_CS" internal="SPI_CS" />
  <port name="SPI_SDI" internal="SPI_SDI" />
  <port name="SPI_SDO" internal="SPI_SDO" />
  <port name="data_out" internal="data_out" />
  <port name="data_out_enable" internal="data_out_enable" />
 </interface>
 <interface name="avs_s0" internal="cycloneSPI_0.avs_s0" type="avalon" dir="end">
  <port name="avs_s0_address" internal="avs_s0_address" />
  <port name="avs_s0_read" internal="avs_s0_read" />
  <port name="avs_s0_readdata" internal="avs_s0_readdata" />
  <port name="avs_s0_write" internal="avs_s0_write" />
  <port name="avs_s0_writedata" internal="avs_s0_writedata" />
  <port name="avs_s0_waitrequest" internal="avs_s0_waitrequest" />
 </interface>
 <interface
   name="clock_sink"
   internal="cycloneSPI_0.clock_sink"
   type="clock"
   dir="end">
  <port name="clk" internal="clk" />
 </interface>
 <interface
   name="ins_irq0"
   internal="cycloneSPI_0.ins_irq0"
   type="interrupt"
   dir="end">
  <port name="ins_irq0_irq" internal="ins_irq0_irq" />
 </interface>
 <interface
   name="reset_sink"
   internal="cycloneSPI_0.reset_sink"
   type="reset"
   dir="end">
  <port name="reset" internal="reset" />
 </interface>
 <module
   name="cycloneSPI_0"
   kind="cycloneSPI"
   version="1.0"
   enabled="1"
   autoexport="1" />
 <interconnectRequirement for="$system" name="qsys_mm.clockCrossingAdapter" value="HANDSHAKE" />
 <interconnectRequirement for="$system" name="qsys_mm.enableEccProtection" value="FALSE" />
 <interconnectRequirement for="$system" name="qsys_mm.insertDefaultSlave" value="FALSE" />
 <interconnectRequirement for="$system" name="qsys_mm.maxAdditionalLatency" value="1" />
</system>
