--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 1
-n 3 -fastpaths -xml Visualizar_tecla.twx Visualizar_tecla.ncd -o
Visualizar_tecla.twr Visualizar_tecla.pcf -ucf cangulo_Pines_Nexys4DDR_dig1.ucf

Design file:              Visualizar_tecla.ncd
Physical constraint file: Visualizar_tecla.pcf
Device,package,speed:     xc7a100t,csg324,C,-1 (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2661 paths analyzed, 523 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.732ns.
--------------------------------------------------------------------------------

Paths for end point tec/div_save/q_13 (SLICE_X30Y84.CIN), 141 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.268ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tec/div_save/q_9 (FF)
  Destination:          tec/div_save/q_13 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.674ns (Levels of Logic = 6)
  Clock Path Skew:      -0.023ns (0.164 - 0.187)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tec/div_save/q_9 to tec/div_save/q_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y83.BQ      Tcko                  0.518   tec/div_save/q<11>
                                                       tec/div_save/q_9
    SLICE_X31Y83.B3      net (fanout=2)        0.955   tec/div_save/q<9>
    SLICE_X31Y83.B       Tilo                  0.124   tec/div_save/compara_INV_9_o_inv_inv1
                                                       tec/div_save/compara_INV_9_o_inv_inv11
    SLICE_X30Y80.D2      net (fanout=16)       1.047   tec/div_save/compara_INV_9_o_inv_inv1
    SLICE_X30Y80.D       Tilo                  0.124   tec/div_save/Mcount_q_lut<0>
                                                       tec/div_save/Mcount_q_lut<0>
    SLICE_X30Y81.A1      net (fanout=1)        0.821   tec/div_save/Mcount_q_lut<0>
    SLICE_X30Y81.COUT    Topcya                0.637   tec/div_save/q<3>
                                                       tec/div_save/Mcount_q_lut<0>_rt
                                                       tec/div_save/Mcount_q_cy<3>
    SLICE_X30Y82.CIN     net (fanout=1)        0.000   tec/div_save/Mcount_q_cy<3>
    SLICE_X30Y82.COUT    Tbyp                  0.117   tec/div_save/q<7>
                                                       tec/div_save/Mcount_q_cy<7>
    SLICE_X30Y83.CIN     net (fanout=1)        0.000   tec/div_save/Mcount_q_cy<7>
    SLICE_X30Y83.COUT    Tbyp                  0.117   tec/div_save/q<11>
                                                       tec/div_save/Mcount_q_cy<11>
    SLICE_X30Y84.CIN     net (fanout=1)        0.000   tec/div_save/Mcount_q_cy<11>
    SLICE_X30Y84.CLK     Tcinck                0.214   tec/div_save/q<15>
                                                       tec/div_save/Mcount_q_xor<15>
                                                       tec/div_save/q_13
    -------------------------------------------------  ---------------------------
    Total                                      4.674ns (1.851ns logic, 2.823ns route)
                                                       (39.6% logic, 60.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.405ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tec/div_save/q_7 (FF)
  Destination:          tec/div_save/q_13 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.538ns (Levels of Logic = 6)
  Clock Path Skew:      -0.022ns (0.164 - 0.186)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tec/div_save/q_7 to tec/div_save/q_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y82.DQ      Tcko                  0.518   tec/div_save/q<7>
                                                       tec/div_save/q_7
    SLICE_X31Y83.B1      net (fanout=2)        0.819   tec/div_save/q<7>
    SLICE_X31Y83.B       Tilo                  0.124   tec/div_save/compara_INV_9_o_inv_inv1
                                                       tec/div_save/compara_INV_9_o_inv_inv11
    SLICE_X30Y80.D2      net (fanout=16)       1.047   tec/div_save/compara_INV_9_o_inv_inv1
    SLICE_X30Y80.D       Tilo                  0.124   tec/div_save/Mcount_q_lut<0>
                                                       tec/div_save/Mcount_q_lut<0>
    SLICE_X30Y81.A1      net (fanout=1)        0.821   tec/div_save/Mcount_q_lut<0>
    SLICE_X30Y81.COUT    Topcya                0.637   tec/div_save/q<3>
                                                       tec/div_save/Mcount_q_lut<0>_rt
                                                       tec/div_save/Mcount_q_cy<3>
    SLICE_X30Y82.CIN     net (fanout=1)        0.000   tec/div_save/Mcount_q_cy<3>
    SLICE_X30Y82.COUT    Tbyp                  0.117   tec/div_save/q<7>
                                                       tec/div_save/Mcount_q_cy<7>
    SLICE_X30Y83.CIN     net (fanout=1)        0.000   tec/div_save/Mcount_q_cy<7>
    SLICE_X30Y83.COUT    Tbyp                  0.117   tec/div_save/q<11>
                                                       tec/div_save/Mcount_q_cy<11>
    SLICE_X30Y84.CIN     net (fanout=1)        0.000   tec/div_save/Mcount_q_cy<11>
    SLICE_X30Y84.CLK     Tcinck                0.214   tec/div_save/q<15>
                                                       tec/div_save/Mcount_q_xor<15>
                                                       tec/div_save/q_13
    -------------------------------------------------  ---------------------------
    Total                                      4.538ns (1.851ns logic, 2.687ns route)
                                                       (40.8% logic, 59.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.438ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tec/div_save/q_12 (FF)
  Destination:          tec/div_save/q_13 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.527ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tec/div_save/q_12 to tec/div_save/q_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y84.AQ      Tcko                  0.518   tec/div_save/q<15>
                                                       tec/div_save/q_12
    SLICE_X31Y83.B2      net (fanout=2)        0.808   tec/div_save/q<12>
    SLICE_X31Y83.B       Tilo                  0.124   tec/div_save/compara_INV_9_o_inv_inv1
                                                       tec/div_save/compara_INV_9_o_inv_inv11
    SLICE_X30Y80.D2      net (fanout=16)       1.047   tec/div_save/compara_INV_9_o_inv_inv1
    SLICE_X30Y80.D       Tilo                  0.124   tec/div_save/Mcount_q_lut<0>
                                                       tec/div_save/Mcount_q_lut<0>
    SLICE_X30Y81.A1      net (fanout=1)        0.821   tec/div_save/Mcount_q_lut<0>
    SLICE_X30Y81.COUT    Topcya                0.637   tec/div_save/q<3>
                                                       tec/div_save/Mcount_q_lut<0>_rt
                                                       tec/div_save/Mcount_q_cy<3>
    SLICE_X30Y82.CIN     net (fanout=1)        0.000   tec/div_save/Mcount_q_cy<3>
    SLICE_X30Y82.COUT    Tbyp                  0.117   tec/div_save/q<7>
                                                       tec/div_save/Mcount_q_cy<7>
    SLICE_X30Y83.CIN     net (fanout=1)        0.000   tec/div_save/Mcount_q_cy<7>
    SLICE_X30Y83.COUT    Tbyp                  0.117   tec/div_save/q<11>
                                                       tec/div_save/Mcount_q_cy<11>
    SLICE_X30Y84.CIN     net (fanout=1)        0.000   tec/div_save/Mcount_q_cy<11>
    SLICE_X30Y84.CLK     Tcinck                0.214   tec/div_save/q<15>
                                                       tec/div_save/Mcount_q_xor<15>
                                                       tec/div_save/q_13
    -------------------------------------------------  ---------------------------
    Total                                      4.527ns (1.851ns logic, 2.676ns route)
                                                       (40.9% logic, 59.1% route)

--------------------------------------------------------------------------------

Paths for end point tec/div_save/q_15 (SLICE_X30Y84.CIN), 141 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.277ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tec/div_save/q_9 (FF)
  Destination:          tec/div_save/q_15 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.665ns (Levels of Logic = 6)
  Clock Path Skew:      -0.023ns (0.164 - 0.187)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tec/div_save/q_9 to tec/div_save/q_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y83.BQ      Tcko                  0.518   tec/div_save/q<11>
                                                       tec/div_save/q_9
    SLICE_X31Y83.B3      net (fanout=2)        0.955   tec/div_save/q<9>
    SLICE_X31Y83.B       Tilo                  0.124   tec/div_save/compara_INV_9_o_inv_inv1
                                                       tec/div_save/compara_INV_9_o_inv_inv11
    SLICE_X30Y80.D2      net (fanout=16)       1.047   tec/div_save/compara_INV_9_o_inv_inv1
    SLICE_X30Y80.D       Tilo                  0.124   tec/div_save/Mcount_q_lut<0>
                                                       tec/div_save/Mcount_q_lut<0>
    SLICE_X30Y81.A1      net (fanout=1)        0.821   tec/div_save/Mcount_q_lut<0>
    SLICE_X30Y81.COUT    Topcya                0.637   tec/div_save/q<3>
                                                       tec/div_save/Mcount_q_lut<0>_rt
                                                       tec/div_save/Mcount_q_cy<3>
    SLICE_X30Y82.CIN     net (fanout=1)        0.000   tec/div_save/Mcount_q_cy<3>
    SLICE_X30Y82.COUT    Tbyp                  0.117   tec/div_save/q<7>
                                                       tec/div_save/Mcount_q_cy<7>
    SLICE_X30Y83.CIN     net (fanout=1)        0.000   tec/div_save/Mcount_q_cy<7>
    SLICE_X30Y83.COUT    Tbyp                  0.117   tec/div_save/q<11>
                                                       tec/div_save/Mcount_q_cy<11>
    SLICE_X30Y84.CIN     net (fanout=1)        0.000   tec/div_save/Mcount_q_cy<11>
    SLICE_X30Y84.CLK     Tcinck                0.205   tec/div_save/q<15>
                                                       tec/div_save/Mcount_q_xor<15>
                                                       tec/div_save/q_15
    -------------------------------------------------  ---------------------------
    Total                                      4.665ns (1.842ns logic, 2.823ns route)
                                                       (39.5% logic, 60.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.414ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tec/div_save/q_7 (FF)
  Destination:          tec/div_save/q_15 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.529ns (Levels of Logic = 6)
  Clock Path Skew:      -0.022ns (0.164 - 0.186)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tec/div_save/q_7 to tec/div_save/q_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y82.DQ      Tcko                  0.518   tec/div_save/q<7>
                                                       tec/div_save/q_7
    SLICE_X31Y83.B1      net (fanout=2)        0.819   tec/div_save/q<7>
    SLICE_X31Y83.B       Tilo                  0.124   tec/div_save/compara_INV_9_o_inv_inv1
                                                       tec/div_save/compara_INV_9_o_inv_inv11
    SLICE_X30Y80.D2      net (fanout=16)       1.047   tec/div_save/compara_INV_9_o_inv_inv1
    SLICE_X30Y80.D       Tilo                  0.124   tec/div_save/Mcount_q_lut<0>
                                                       tec/div_save/Mcount_q_lut<0>
    SLICE_X30Y81.A1      net (fanout=1)        0.821   tec/div_save/Mcount_q_lut<0>
    SLICE_X30Y81.COUT    Topcya                0.637   tec/div_save/q<3>
                                                       tec/div_save/Mcount_q_lut<0>_rt
                                                       tec/div_save/Mcount_q_cy<3>
    SLICE_X30Y82.CIN     net (fanout=1)        0.000   tec/div_save/Mcount_q_cy<3>
    SLICE_X30Y82.COUT    Tbyp                  0.117   tec/div_save/q<7>
                                                       tec/div_save/Mcount_q_cy<7>
    SLICE_X30Y83.CIN     net (fanout=1)        0.000   tec/div_save/Mcount_q_cy<7>
    SLICE_X30Y83.COUT    Tbyp                  0.117   tec/div_save/q<11>
                                                       tec/div_save/Mcount_q_cy<11>
    SLICE_X30Y84.CIN     net (fanout=1)        0.000   tec/div_save/Mcount_q_cy<11>
    SLICE_X30Y84.CLK     Tcinck                0.205   tec/div_save/q<15>
                                                       tec/div_save/Mcount_q_xor<15>
                                                       tec/div_save/q_15
    -------------------------------------------------  ---------------------------
    Total                                      4.529ns (1.842ns logic, 2.687ns route)
                                                       (40.7% logic, 59.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.447ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tec/div_save/q_12 (FF)
  Destination:          tec/div_save/q_15 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.518ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tec/div_save/q_12 to tec/div_save/q_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y84.AQ      Tcko                  0.518   tec/div_save/q<15>
                                                       tec/div_save/q_12
    SLICE_X31Y83.B2      net (fanout=2)        0.808   tec/div_save/q<12>
    SLICE_X31Y83.B       Tilo                  0.124   tec/div_save/compara_INV_9_o_inv_inv1
                                                       tec/div_save/compara_INV_9_o_inv_inv11
    SLICE_X30Y80.D2      net (fanout=16)       1.047   tec/div_save/compara_INV_9_o_inv_inv1
    SLICE_X30Y80.D       Tilo                  0.124   tec/div_save/Mcount_q_lut<0>
                                                       tec/div_save/Mcount_q_lut<0>
    SLICE_X30Y81.A1      net (fanout=1)        0.821   tec/div_save/Mcount_q_lut<0>
    SLICE_X30Y81.COUT    Topcya                0.637   tec/div_save/q<3>
                                                       tec/div_save/Mcount_q_lut<0>_rt
                                                       tec/div_save/Mcount_q_cy<3>
    SLICE_X30Y82.CIN     net (fanout=1)        0.000   tec/div_save/Mcount_q_cy<3>
    SLICE_X30Y82.COUT    Tbyp                  0.117   tec/div_save/q<7>
                                                       tec/div_save/Mcount_q_cy<7>
    SLICE_X30Y83.CIN     net (fanout=1)        0.000   tec/div_save/Mcount_q_cy<7>
    SLICE_X30Y83.COUT    Tbyp                  0.117   tec/div_save/q<11>
                                                       tec/div_save/Mcount_q_cy<11>
    SLICE_X30Y84.CIN     net (fanout=1)        0.000   tec/div_save/Mcount_q_cy<11>
    SLICE_X30Y84.CLK     Tcinck                0.205   tec/div_save/q<15>
                                                       tec/div_save/Mcount_q_xor<15>
                                                       tec/div_save/q_15
    -------------------------------------------------  ---------------------------
    Total                                      4.518ns (1.842ns logic, 2.676ns route)
                                                       (40.8% logic, 59.2% route)

--------------------------------------------------------------------------------

Paths for end point tec/div_save/q_14 (SLICE_X30Y84.CIN), 141 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.352ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tec/div_save/q_9 (FF)
  Destination:          tec/div_save/q_14 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.590ns (Levels of Logic = 6)
  Clock Path Skew:      -0.023ns (0.164 - 0.187)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tec/div_save/q_9 to tec/div_save/q_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y83.BQ      Tcko                  0.518   tec/div_save/q<11>
                                                       tec/div_save/q_9
    SLICE_X31Y83.B3      net (fanout=2)        0.955   tec/div_save/q<9>
    SLICE_X31Y83.B       Tilo                  0.124   tec/div_save/compara_INV_9_o_inv_inv1
                                                       tec/div_save/compara_INV_9_o_inv_inv11
    SLICE_X30Y80.D2      net (fanout=16)       1.047   tec/div_save/compara_INV_9_o_inv_inv1
    SLICE_X30Y80.D       Tilo                  0.124   tec/div_save/Mcount_q_lut<0>
                                                       tec/div_save/Mcount_q_lut<0>
    SLICE_X30Y81.A1      net (fanout=1)        0.821   tec/div_save/Mcount_q_lut<0>
    SLICE_X30Y81.COUT    Topcya                0.637   tec/div_save/q<3>
                                                       tec/div_save/Mcount_q_lut<0>_rt
                                                       tec/div_save/Mcount_q_cy<3>
    SLICE_X30Y82.CIN     net (fanout=1)        0.000   tec/div_save/Mcount_q_cy<3>
    SLICE_X30Y82.COUT    Tbyp                  0.117   tec/div_save/q<7>
                                                       tec/div_save/Mcount_q_cy<7>
    SLICE_X30Y83.CIN     net (fanout=1)        0.000   tec/div_save/Mcount_q_cy<7>
    SLICE_X30Y83.COUT    Tbyp                  0.117   tec/div_save/q<11>
                                                       tec/div_save/Mcount_q_cy<11>
    SLICE_X30Y84.CIN     net (fanout=1)        0.000   tec/div_save/Mcount_q_cy<11>
    SLICE_X30Y84.CLK     Tcinck                0.130   tec/div_save/q<15>
                                                       tec/div_save/Mcount_q_xor<15>
                                                       tec/div_save/q_14
    -------------------------------------------------  ---------------------------
    Total                                      4.590ns (1.767ns logic, 2.823ns route)
                                                       (38.5% logic, 61.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.489ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tec/div_save/q_7 (FF)
  Destination:          tec/div_save/q_14 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.454ns (Levels of Logic = 6)
  Clock Path Skew:      -0.022ns (0.164 - 0.186)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tec/div_save/q_7 to tec/div_save/q_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y82.DQ      Tcko                  0.518   tec/div_save/q<7>
                                                       tec/div_save/q_7
    SLICE_X31Y83.B1      net (fanout=2)        0.819   tec/div_save/q<7>
    SLICE_X31Y83.B       Tilo                  0.124   tec/div_save/compara_INV_9_o_inv_inv1
                                                       tec/div_save/compara_INV_9_o_inv_inv11
    SLICE_X30Y80.D2      net (fanout=16)       1.047   tec/div_save/compara_INV_9_o_inv_inv1
    SLICE_X30Y80.D       Tilo                  0.124   tec/div_save/Mcount_q_lut<0>
                                                       tec/div_save/Mcount_q_lut<0>
    SLICE_X30Y81.A1      net (fanout=1)        0.821   tec/div_save/Mcount_q_lut<0>
    SLICE_X30Y81.COUT    Topcya                0.637   tec/div_save/q<3>
                                                       tec/div_save/Mcount_q_lut<0>_rt
                                                       tec/div_save/Mcount_q_cy<3>
    SLICE_X30Y82.CIN     net (fanout=1)        0.000   tec/div_save/Mcount_q_cy<3>
    SLICE_X30Y82.COUT    Tbyp                  0.117   tec/div_save/q<7>
                                                       tec/div_save/Mcount_q_cy<7>
    SLICE_X30Y83.CIN     net (fanout=1)        0.000   tec/div_save/Mcount_q_cy<7>
    SLICE_X30Y83.COUT    Tbyp                  0.117   tec/div_save/q<11>
                                                       tec/div_save/Mcount_q_cy<11>
    SLICE_X30Y84.CIN     net (fanout=1)        0.000   tec/div_save/Mcount_q_cy<11>
    SLICE_X30Y84.CLK     Tcinck                0.130   tec/div_save/q<15>
                                                       tec/div_save/Mcount_q_xor<15>
                                                       tec/div_save/q_14
    -------------------------------------------------  ---------------------------
    Total                                      4.454ns (1.767ns logic, 2.687ns route)
                                                       (39.7% logic, 60.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.522ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tec/div_save/q_12 (FF)
  Destination:          tec/div_save/q_14 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.443ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tec/div_save/q_12 to tec/div_save/q_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y84.AQ      Tcko                  0.518   tec/div_save/q<15>
                                                       tec/div_save/q_12
    SLICE_X31Y83.B2      net (fanout=2)        0.808   tec/div_save/q<12>
    SLICE_X31Y83.B       Tilo                  0.124   tec/div_save/compara_INV_9_o_inv_inv1
                                                       tec/div_save/compara_INV_9_o_inv_inv11
    SLICE_X30Y80.D2      net (fanout=16)       1.047   tec/div_save/compara_INV_9_o_inv_inv1
    SLICE_X30Y80.D       Tilo                  0.124   tec/div_save/Mcount_q_lut<0>
                                                       tec/div_save/Mcount_q_lut<0>
    SLICE_X30Y81.A1      net (fanout=1)        0.821   tec/div_save/Mcount_q_lut<0>
    SLICE_X30Y81.COUT    Topcya                0.637   tec/div_save/q<3>
                                                       tec/div_save/Mcount_q_lut<0>_rt
                                                       tec/div_save/Mcount_q_cy<3>
    SLICE_X30Y82.CIN     net (fanout=1)        0.000   tec/div_save/Mcount_q_cy<3>
    SLICE_X30Y82.COUT    Tbyp                  0.117   tec/div_save/q<7>
                                                       tec/div_save/Mcount_q_cy<7>
    SLICE_X30Y83.CIN     net (fanout=1)        0.000   tec/div_save/Mcount_q_cy<7>
    SLICE_X30Y83.COUT    Tbyp                  0.117   tec/div_save/q<11>
                                                       tec/div_save/Mcount_q_cy<11>
    SLICE_X30Y84.CIN     net (fanout=1)        0.000   tec/div_save/Mcount_q_cy<11>
    SLICE_X30Y84.CLK     Tcinck                0.130   tec/div_save/q<15>
                                                       tec/div_save/Mcount_q_xor<15>
                                                       tec/div_save/q_14
    -------------------------------------------------  ---------------------------
    Total                                      4.443ns (1.767ns logic, 2.676ns route)
                                                       (39.8% logic, 60.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point tec/reg2/reg_31 (SLICE_X12Y84.D5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.138ns (requirement - (clock path skew + uncertainty - data path))
  Source:               tec/registro/reg_31 (FF)
  Destination:          tec/reg2/reg_31 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.151ns (Levels of Logic = 1)
  Clock Path Skew:      0.013ns (0.071 - 0.058)
  Source Clock:         CLK_BUFGP rising at 10.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: tec/registro/reg_31 to tec/reg2/reg_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y84.DQ      Tcko                  0.141   tec/registro/reg<31>
                                                       tec/registro/reg_31
    SLICE_X12Y84.D5      net (fanout=2)        0.092   tec/registro/reg<31>
    SLICE_X12Y84.CLK     Tah         (-Th)     0.082   tec/reg2/reg<27>
                                                       tec/registro/reg<31>_rt
                                                       tec/reg2/reg_31
    -------------------------------------------------  ---------------------------
    Total                                      0.151ns (0.059ns logic, 0.092ns route)
                                                       (39.1% logic, 60.9% route)

--------------------------------------------------------------------------------

Paths for end point tec/reg2/reg_28 (SLICE_X12Y84.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.144ns (requirement - (clock path skew + uncertainty - data path))
  Source:               tec/registro/reg_28 (FF)
  Destination:          tec/reg2/reg_28 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.157ns (Levels of Logic = 1)
  Clock Path Skew:      0.013ns (0.071 - 0.058)
  Source Clock:         CLK_BUFGP rising at 10.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: tec/registro/reg_28 to tec/reg2/reg_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y84.AQ      Tcko                  0.141   tec/registro/reg<31>
                                                       tec/registro/reg_28
    SLICE_X12Y84.A5      net (fanout=3)        0.099   tec/registro/reg<28>
    SLICE_X12Y84.CLK     Tah         (-Th)     0.083   tec/reg2/reg<27>
                                                       tec/registro/reg<28>_rt
                                                       tec/reg2/reg_28
    -------------------------------------------------  ---------------------------
    Total                                      0.157ns (0.058ns logic, 0.099ns route)
                                                       (36.9% logic, 63.1% route)

--------------------------------------------------------------------------------

Paths for end point maquina/presente_FSM_FFd3 (SLICE_X34Y91.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.147ns (requirement - (clock path skew + uncertainty - data path))
  Source:               maquina/presente_FSM_FFd2 (FF)
  Destination:          maquina/presente_FSM_FFd3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.160ns (Levels of Logic = 1)
  Clock Path Skew:      0.013ns (0.071 - 0.058)
  Source Clock:         CLK_BUFGP rising at 10.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: maquina/presente_FSM_FFd2 to maquina/presente_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y91.CQ      Tcko                  0.141   maquina/presente_FSM_FFd2
                                                       maquina/presente_FSM_FFd2
    SLICE_X34Y91.A6      net (fanout=19)       0.094   maquina/presente_FSM_FFd2
    SLICE_X34Y91.CLK     Tah         (-Th)     0.075   maquina/presente_FSM_FFd3
                                                       maquina/presente_FSM_FFd3-In114
                                                       maquina/presente_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      0.160ns (0.066ns logic, 0.094ns route)
                                                       (41.3% logic, 58.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 7.845ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.155ns (464.037MHz) (Tbcper_I(Fmax))
  Physical resource: CLK_BUFGP/BUFG/I0
  Logical resource: CLK_BUFGP/BUFG/I0
  Location pin: BUFGCTRL_X0Y31.I0
  Clock network: CLK_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.500ns (Tcl)
  Physical resource: tec/div_save/q<11>/CLK
  Logical resource: tec/div_save/q_8/CK
  Location pin: SLICE_X30Y83.CLK
  Clock network: CLK_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.500ns (Tch)
  Physical resource: tec/div_save/q<11>/CLK
  Logical resource: tec/div_save/q_8/CK
  Location pin: SLICE_X30Y83.CLK
  Clock network: CLK_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    4.732|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 2661 paths, 0 nets, and 441 connections

Design statistics:
   Minimum period:   4.732ns{1}   (Maximum frequency: 211.327MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon Feb 06 12:14:01 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 670 MB



