

================================================================
== Vitis HLS Report for 'NonMaximalSuppresionUnit'
================================================================
* Date:           Thu Sep 23 14:11:28 2021

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        Non_maximal_suppression
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.614 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +---------------------------------+----------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                 |                      |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |             Instance            |        Module        |   min   |   max   |    min   |    max   | min | max |   Type  |
        +---------------------------------+----------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_NonMaximalSuppresion_fu_109  |NonMaximalSuppresion  |        ?|        ?|         ?|         ?|    ?|    ?|     none|
        +---------------------------------+----------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|      2|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        6|    1|     934|   1226|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     34|    -|
|Register         |        -|    -|       5|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        6|    1|     939|   1262|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        2|   ~0|      ~0|      2|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------+----------------------+---------+----+-----+------+-----+
    |             Instance            |        Module        | BRAM_18K| DSP|  FF |  LUT | URAM|
    +---------------------------------+----------------------+---------+----+-----+------+-----+
    |grp_NonMaximalSuppresion_fu_109  |NonMaximalSuppresion  |        6|   1|  934|  1226|    0|
    +---------------------------------+----------------------+---------+----+-----+------+-----+
    |Total                            |                      |        6|   1|  934|  1226|    0|
    +---------------------------------+----------------------+---------+----+-----+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------------------------+----------+----+---+----+------------+------------+
    |                   Variable Name                   | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------------------------+----------+----+---+----+------------+------------+
    |grp_NonMaximalSuppresion_fu_109_stream_out_TREADY  |       and|   0|  0|   2|           1|           1|
    +---------------------------------------------------+----------+----+---+----+------------+------------+
    |Total                                              |          |   0|  0|   2|           1|           1|
    +---------------------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------+----+-----------+-----+-----------+
    |              Name             | LUT| Input Size| Bits| Total Bits|
    +-------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                      |  25|          5|    1|          5|
    |stream_in_TREADY_int_regslice  |   9|          2|    1|          2|
    +-------------------------------+----+-----------+-----+-----------+
    |Total                          |  34|          7|    2|          7|
    +-------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------+---+----+-----+-----------+
    |                     Name                     | FF| LUT| Bits| Const Bits|
    +----------------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                                     |  4|   0|    4|          0|
    |grp_NonMaximalSuppresion_fu_109_ap_start_reg  |  1|   0|    1|          0|
    +----------------------------------------------+---+----+-----+-----------+
    |Total                                         |  5|   0|    5|          0|
    +----------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+--------------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |       Source Object      |    C Type    |
+---------------------+-----+-----+------------+--------------------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  NonMaximalSuppresionUnit|  return value|
|ap_rst_n             |   in|    1|  ap_ctrl_hs|  NonMaximalSuppresionUnit|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  NonMaximalSuppresionUnit|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  NonMaximalSuppresionUnit|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  NonMaximalSuppresionUnit|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  NonMaximalSuppresionUnit|  return value|
|stream_in_TDATA      |   in|   16|        axis|        stream_in_V_data_V|       pointer|
|stream_in_TVALID     |   in|    1|        axis|        stream_in_V_last_V|       pointer|
|stream_in_TREADY     |  out|    1|        axis|        stream_in_V_last_V|       pointer|
|stream_in_TLAST      |   in|    1|        axis|        stream_in_V_last_V|       pointer|
|stream_in_TKEEP      |   in|    2|        axis|        stream_in_V_keep_V|       pointer|
|stream_in_TSTRB      |   in|    2|        axis|        stream_in_V_strb_V|       pointer|
|stream_in_TUSER      |   in|    1|        axis|        stream_in_V_user_V|       pointer|
|stream_out_TDATA     |  out|    8|        axis|       stream_out_V_data_V|       pointer|
|stream_out_TVALID    |  out|    1|        axis|       stream_out_V_last_V|       pointer|
|stream_out_TREADY    |   in|    1|        axis|       stream_out_V_last_V|       pointer|
|stream_out_TLAST     |  out|    1|        axis|       stream_out_V_last_V|       pointer|
|stream_out_TKEEP     |  out|    1|        axis|       stream_out_V_keep_V|       pointer|
|stream_out_TSTRB     |  out|    1|        axis|       stream_out_V_strb_V|       pointer|
|stream_out_TUSER     |  out|    1|        axis|       stream_out_V_user_V|       pointer|
|image_w              |   in|   32|   ap_stable|                   image_w|        scalar|
|image_h              |   in|   32|   ap_stable|                   image_h|        scalar|
|alpha                |   in|   16|   ap_stable|                     alpha|        scalar|
|beta                 |   in|   16|   ap_stable|                      beta|        scalar|
|max_response         |  out|   16|      ap_vld|              max_response|       pointer|
|max_response_ap_vld  |  out|    1|      ap_vld|              max_response|       pointer|
+---------------------+-----+-----+------------+--------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.55>
ST_2 : Operation 5 [1/1] (0.00ns)   --->   "%beta_read = read i16 @_ssdm_op_Read.ap_stable.i16, i16 %beta" [src/non_maximal_suppresion.cpp:7]   --->   Operation 5 'read' 'beta_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6 [1/1] (0.00ns)   --->   "%alpha_read = read i16 @_ssdm_op_Read.ap_stable.i16, i16 %alpha" [src/non_maximal_suppresion.cpp:7]   --->   Operation 6 'read' 'alpha_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 7 [1/1] (0.00ns)   --->   "%image_h_read = read i32 @_ssdm_op_Read.ap_stable.i32, i32 %image_h" [src/non_maximal_suppresion.cpp:7]   --->   Operation 7 'read' 'image_h_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 8 [1/1] (0.00ns)   --->   "%image_w_read = read i32 @_ssdm_op_Read.ap_stable.i32, i32 %image_w" [src/non_maximal_suppresion.cpp:7]   --->   Operation 8 'read' 'image_w_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9 [2/2] (2.55ns)   --->   "%call_ret = call i16 @NonMaximalSuppresion, i16 %stream_in_V_data_V, i2 %stream_in_V_keep_V, i2 %stream_in_V_strb_V, i1 %stream_in_V_user_V, i1 %stream_in_V_last_V, i8 %stream_out_V_data_V, i1 %stream_out_V_keep_V, i1 %stream_out_V_strb_V, i1 %stream_out_V_user_V, i1 %stream_out_V_last_V, i32 %image_w_read, i32 %image_h_read, i16 %alpha_read, i16 %beta_read, i16 %max_response_reg_V, i16 %line_buffer_V_1, i16 %line_buffer_V_0, i16 %line_buffer_V_2, i16 %sliding_window_V_0_1, i16 %sliding_window_V_0_2, i16 %sliding_window_V_1_1, i16 %sliding_window_V_1_2, i16 %sliding_window_V_2_1, i16 %sliding_window_V_2_2" [src/non_maximal_suppresion.cpp:16]   --->   Operation 9 'call' 'call_ret' <Predicate = true> <Delay = 2.55> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 5.61>
ST_3 : Operation 10 [1/2] (5.61ns)   --->   "%call_ret = call i16 @NonMaximalSuppresion, i16 %stream_in_V_data_V, i2 %stream_in_V_keep_V, i2 %stream_in_V_strb_V, i1 %stream_in_V_user_V, i1 %stream_in_V_last_V, i8 %stream_out_V_data_V, i1 %stream_out_V_keep_V, i1 %stream_out_V_strb_V, i1 %stream_out_V_user_V, i1 %stream_out_V_last_V, i32 %image_w_read, i32 %image_h_read, i16 %alpha_read, i16 %beta_read, i16 %max_response_reg_V, i16 %line_buffer_V_1, i16 %line_buffer_V_0, i16 %line_buffer_V_2, i16 %sliding_window_V_0_1, i16 %sliding_window_V_0_2, i16 %sliding_window_V_1_1, i16 %sliding_window_V_1_2, i16 %sliding_window_V_2_1, i16 %sliding_window_V_2_2" [src/non_maximal_suppresion.cpp:16]   --->   Operation 10 'call' 'call_ret' <Predicate = true> <Delay = 5.61> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 11 [1/1] (0.00ns)   --->   "%write_ln16 = write void @_ssdm_op_Write.ap_stable.i16P0A, i16 %max_response, i16 %call_ret" [src/non_maximal_suppresion.cpp:16]   --->   Operation 11 'write' 'write_ln16' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 12 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_0"   --->   Operation 12 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %stream_in_V_data_V, i2 %stream_in_V_keep_V, i2 %stream_in_V_strb_V, i1 %stream_in_V_user_V, i1 %stream_in_V_last_V, void @empty_1, i32 1, i32 1, void @empty_2, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 14 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %stream_in_V_data_V"   --->   Operation 14 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 15 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i2 %stream_in_V_keep_V"   --->   Operation 15 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 16 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i2 %stream_in_V_strb_V"   --->   Operation 16 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 17 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %stream_in_V_user_V"   --->   Operation 17 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 18 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %stream_in_V_last_V"   --->   Operation 18 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %stream_out_V_data_V, i1 %stream_out_V_keep_V, i1 %stream_out_V_strb_V, i1 %stream_out_V_user_V, i1 %stream_out_V_last_V, void @empty_1, i32 1, i32 1, void @empty_2, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 20 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %stream_out_V_data_V"   --->   Operation 20 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 21 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %stream_out_V_keep_V"   --->   Operation 21 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 22 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %stream_out_V_strb_V"   --->   Operation 22 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 23 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %stream_out_V_user_V"   --->   Operation 23 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 24 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %stream_out_V_last_V"   --->   Operation 24 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 25 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %image_w"   --->   Operation 25 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %image_w, void @empty_4, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 27 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %image_h"   --->   Operation 27 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 28 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %image_h, void @empty_4, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 28 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 29 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %alpha"   --->   Operation 29 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 30 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %alpha, void @empty_4, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 30 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 31 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %beta"   --->   Operation 31 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 32 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %beta, void @empty_4, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 32 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 33 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %max_response"   --->   Operation 33 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 34 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %max_response, void @empty_4, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 34 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "%ret_ln17 = ret" [src/non_maximal_suppresion.cpp:17]   --->   Operation 35 'ret' 'ret_ln17' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ stream_in_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ stream_in_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ stream_in_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ stream_in_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ stream_in_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ stream_out_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ stream_out_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ stream_out_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ stream_out_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ stream_out_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ image_w]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
Port [ image_h]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
Port [ alpha]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
Port [ beta]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
Port [ max_response]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ max_response_reg_V]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ line_buffer_V_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ line_buffer_V_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ line_buffer_V_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ sliding_window_V_0_1]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ sliding_window_V_0_2]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ sliding_window_V_1_1]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ sliding_window_V_1_2]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ sliding_window_V_2_1]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ sliding_window_V_2_2]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
beta_read         (read         ) [ 00010]
alpha_read        (read         ) [ 00010]
image_h_read      (read         ) [ 00010]
image_w_read      (read         ) [ 00010]
call_ret          (call         ) [ 00000]
write_ln16        (write        ) [ 00000]
spectopmodule_ln0 (spectopmodule) [ 00000]
specinterface_ln0 (specinterface) [ 00000]
specbitsmap_ln0   (specbitsmap  ) [ 00000]
specbitsmap_ln0   (specbitsmap  ) [ 00000]
specbitsmap_ln0   (specbitsmap  ) [ 00000]
specbitsmap_ln0   (specbitsmap  ) [ 00000]
specbitsmap_ln0   (specbitsmap  ) [ 00000]
specinterface_ln0 (specinterface) [ 00000]
specbitsmap_ln0   (specbitsmap  ) [ 00000]
specbitsmap_ln0   (specbitsmap  ) [ 00000]
specbitsmap_ln0   (specbitsmap  ) [ 00000]
specbitsmap_ln0   (specbitsmap  ) [ 00000]
specbitsmap_ln0   (specbitsmap  ) [ 00000]
specbitsmap_ln0   (specbitsmap  ) [ 00000]
specinterface_ln0 (specinterface) [ 00000]
specbitsmap_ln0   (specbitsmap  ) [ 00000]
specinterface_ln0 (specinterface) [ 00000]
specbitsmap_ln0   (specbitsmap  ) [ 00000]
specinterface_ln0 (specinterface) [ 00000]
specbitsmap_ln0   (specbitsmap  ) [ 00000]
specinterface_ln0 (specinterface) [ 00000]
specbitsmap_ln0   (specbitsmap  ) [ 00000]
specinterface_ln0 (specinterface) [ 00000]
ret_ln17          (ret          ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="stream_in_V_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_in_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="stream_in_V_keep_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_in_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="stream_in_V_strb_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_in_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="stream_in_V_user_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_in_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="stream_in_V_last_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_in_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="stream_out_V_data_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_out_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="stream_out_V_keep_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_out_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="stream_out_V_strb_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_out_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="stream_out_V_user_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_out_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="stream_out_V_last_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_out_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="image_w">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="image_w"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="image_h">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="image_h"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="alpha">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="alpha"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="beta">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="beta"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="max_response">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="max_response"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="max_response_reg_V">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="max_response_reg_V"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="line_buffer_V_1">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_V_1"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="line_buffer_V_0">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_V_0"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="line_buffer_V_2">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_V_2"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="sliding_window_V_0_1">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sliding_window_V_0_1"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="sliding_window_V_0_2">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sliding_window_V_0_2"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="sliding_window_V_1_1">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sliding_window_V_1_1"/></StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="sliding_window_V_1_2">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sliding_window_V_1_2"/></StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="sliding_window_V_2_1">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sliding_window_V_2_1"/></StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="sliding_window_V_2_2">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sliding_window_V_2_2"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_stable.i16"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_stable.i32"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="NonMaximalSuppresion"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_stable.i16P0A"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="78" class="1004" name="beta_read_read_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="16" slack="0"/>
<pin id="80" dir="0" index="1" bw="16" slack="0"/>
<pin id="81" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="beta_read/2 "/>
</bind>
</comp>

<comp id="84" class="1004" name="alpha_read_read_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="16" slack="0"/>
<pin id="86" dir="0" index="1" bw="16" slack="0"/>
<pin id="87" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="alpha_read/2 "/>
</bind>
</comp>

<comp id="90" class="1004" name="image_h_read_read_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="32" slack="0"/>
<pin id="92" dir="0" index="1" bw="32" slack="0"/>
<pin id="93" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="image_h_read/2 "/>
</bind>
</comp>

<comp id="96" class="1004" name="image_w_read_read_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="32" slack="0"/>
<pin id="98" dir="0" index="1" bw="32" slack="0"/>
<pin id="99" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="image_w_read/2 "/>
</bind>
</comp>

<comp id="102" class="1004" name="write_ln16_write_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="0" slack="0"/>
<pin id="104" dir="0" index="1" bw="16" slack="0"/>
<pin id="105" dir="0" index="2" bw="16" slack="0"/>
<pin id="106" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln16/3 "/>
</bind>
</comp>

<comp id="109" class="1004" name="grp_NonMaximalSuppresion_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="16" slack="0"/>
<pin id="111" dir="0" index="1" bw="16" slack="0"/>
<pin id="112" dir="0" index="2" bw="2" slack="0"/>
<pin id="113" dir="0" index="3" bw="2" slack="0"/>
<pin id="114" dir="0" index="4" bw="1" slack="0"/>
<pin id="115" dir="0" index="5" bw="1" slack="0"/>
<pin id="116" dir="0" index="6" bw="8" slack="0"/>
<pin id="117" dir="0" index="7" bw="1" slack="0"/>
<pin id="118" dir="0" index="8" bw="1" slack="0"/>
<pin id="119" dir="0" index="9" bw="1" slack="0"/>
<pin id="120" dir="0" index="10" bw="1" slack="0"/>
<pin id="121" dir="0" index="11" bw="32" slack="0"/>
<pin id="122" dir="0" index="12" bw="32" slack="0"/>
<pin id="123" dir="0" index="13" bw="16" slack="0"/>
<pin id="124" dir="0" index="14" bw="16" slack="0"/>
<pin id="125" dir="0" index="15" bw="16" slack="0"/>
<pin id="126" dir="0" index="16" bw="16" slack="0"/>
<pin id="127" dir="0" index="17" bw="16" slack="0"/>
<pin id="128" dir="0" index="18" bw="16" slack="0"/>
<pin id="129" dir="0" index="19" bw="16" slack="0"/>
<pin id="130" dir="0" index="20" bw="16" slack="0"/>
<pin id="131" dir="0" index="21" bw="16" slack="0"/>
<pin id="132" dir="0" index="22" bw="16" slack="0"/>
<pin id="133" dir="0" index="23" bw="16" slack="0"/>
<pin id="134" dir="0" index="24" bw="16" slack="0"/>
<pin id="135" dir="1" index="25" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret/2 "/>
</bind>
</comp>

<comp id="162" class="1005" name="beta_read_reg_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="16" slack="1"/>
<pin id="164" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="beta_read "/>
</bind>
</comp>

<comp id="167" class="1005" name="alpha_read_reg_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="16" slack="1"/>
<pin id="169" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="alpha_read "/>
</bind>
</comp>

<comp id="172" class="1005" name="image_h_read_reg_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="32" slack="1"/>
<pin id="174" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="image_h_read "/>
</bind>
</comp>

<comp id="177" class="1005" name="image_w_read_reg_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="32" slack="1"/>
<pin id="179" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="image_w_read "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="82"><net_src comp="50" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="83"><net_src comp="26" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="88"><net_src comp="50" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="89"><net_src comp="24" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="94"><net_src comp="52" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="95"><net_src comp="22" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="100"><net_src comp="52" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="101"><net_src comp="20" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="107"><net_src comp="56" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="108"><net_src comp="28" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="136"><net_src comp="109" pin="25"/><net_sink comp="102" pin=2"/></net>

<net id="137"><net_src comp="54" pin="0"/><net_sink comp="109" pin=0"/></net>

<net id="138"><net_src comp="0" pin="0"/><net_sink comp="109" pin=1"/></net>

<net id="139"><net_src comp="2" pin="0"/><net_sink comp="109" pin=2"/></net>

<net id="140"><net_src comp="4" pin="0"/><net_sink comp="109" pin=3"/></net>

<net id="141"><net_src comp="6" pin="0"/><net_sink comp="109" pin=4"/></net>

<net id="142"><net_src comp="8" pin="0"/><net_sink comp="109" pin=5"/></net>

<net id="143"><net_src comp="10" pin="0"/><net_sink comp="109" pin=6"/></net>

<net id="144"><net_src comp="12" pin="0"/><net_sink comp="109" pin=7"/></net>

<net id="145"><net_src comp="14" pin="0"/><net_sink comp="109" pin=8"/></net>

<net id="146"><net_src comp="16" pin="0"/><net_sink comp="109" pin=9"/></net>

<net id="147"><net_src comp="18" pin="0"/><net_sink comp="109" pin=10"/></net>

<net id="148"><net_src comp="96" pin="2"/><net_sink comp="109" pin=11"/></net>

<net id="149"><net_src comp="90" pin="2"/><net_sink comp="109" pin=12"/></net>

<net id="150"><net_src comp="84" pin="2"/><net_sink comp="109" pin=13"/></net>

<net id="151"><net_src comp="78" pin="2"/><net_sink comp="109" pin=14"/></net>

<net id="152"><net_src comp="30" pin="0"/><net_sink comp="109" pin=15"/></net>

<net id="153"><net_src comp="32" pin="0"/><net_sink comp="109" pin=16"/></net>

<net id="154"><net_src comp="34" pin="0"/><net_sink comp="109" pin=17"/></net>

<net id="155"><net_src comp="36" pin="0"/><net_sink comp="109" pin=18"/></net>

<net id="156"><net_src comp="38" pin="0"/><net_sink comp="109" pin=19"/></net>

<net id="157"><net_src comp="40" pin="0"/><net_sink comp="109" pin=20"/></net>

<net id="158"><net_src comp="42" pin="0"/><net_sink comp="109" pin=21"/></net>

<net id="159"><net_src comp="44" pin="0"/><net_sink comp="109" pin=22"/></net>

<net id="160"><net_src comp="46" pin="0"/><net_sink comp="109" pin=23"/></net>

<net id="161"><net_src comp="48" pin="0"/><net_sink comp="109" pin=24"/></net>

<net id="165"><net_src comp="78" pin="2"/><net_sink comp="162" pin=0"/></net>

<net id="166"><net_src comp="162" pin="1"/><net_sink comp="109" pin=14"/></net>

<net id="170"><net_src comp="84" pin="2"/><net_sink comp="167" pin=0"/></net>

<net id="171"><net_src comp="167" pin="1"/><net_sink comp="109" pin=13"/></net>

<net id="175"><net_src comp="90" pin="2"/><net_sink comp="172" pin=0"/></net>

<net id="176"><net_src comp="172" pin="1"/><net_sink comp="109" pin=12"/></net>

<net id="180"><net_src comp="96" pin="2"/><net_sink comp="177" pin=0"/></net>

<net id="181"><net_src comp="177" pin="1"/><net_sink comp="109" pin=11"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: stream_out_V_data_V | {2 3 }
	Port: stream_out_V_keep_V | {2 3 }
	Port: stream_out_V_strb_V | {2 3 }
	Port: stream_out_V_user_V | {2 3 }
	Port: stream_out_V_last_V | {2 3 }
	Port: max_response | {3 }
	Port: max_response_reg_V | {2 3 }
	Port: line_buffer_V_1 | {2 3 }
	Port: line_buffer_V_0 | {2 3 }
	Port: line_buffer_V_2 | {2 3 }
	Port: sliding_window_V_0_1 | {2 3 }
	Port: sliding_window_V_0_2 | {2 3 }
	Port: sliding_window_V_1_1 | {2 3 }
	Port: sliding_window_V_1_2 | {2 3 }
	Port: sliding_window_V_2_1 | {2 3 }
	Port: sliding_window_V_2_2 | {2 3 }
 - Input state : 
	Port: NonMaximalSuppresionUnit : stream_in_V_data_V | {2 3 }
	Port: NonMaximalSuppresionUnit : stream_in_V_keep_V | {2 3 }
	Port: NonMaximalSuppresionUnit : stream_in_V_strb_V | {2 3 }
	Port: NonMaximalSuppresionUnit : stream_in_V_user_V | {2 3 }
	Port: NonMaximalSuppresionUnit : stream_in_V_last_V | {2 3 }
	Port: NonMaximalSuppresionUnit : image_w | {2 }
	Port: NonMaximalSuppresionUnit : image_h | {2 }
	Port: NonMaximalSuppresionUnit : alpha | {2 }
	Port: NonMaximalSuppresionUnit : beta | {2 }
	Port: NonMaximalSuppresionUnit : max_response_reg_V | {2 3 }
	Port: NonMaximalSuppresionUnit : line_buffer_V_1 | {2 3 }
	Port: NonMaximalSuppresionUnit : line_buffer_V_2 | {2 3 }
	Port: NonMaximalSuppresionUnit : sliding_window_V_0_1 | {2 3 }
	Port: NonMaximalSuppresionUnit : sliding_window_V_0_2 | {2 3 }
	Port: NonMaximalSuppresionUnit : sliding_window_V_1_1 | {2 3 }
	Port: NonMaximalSuppresionUnit : sliding_window_V_1_2 | {2 3 }
	Port: NonMaximalSuppresionUnit : sliding_window_V_2_1 | {2 3 }
	Port: NonMaximalSuppresionUnit : sliding_window_V_2_2 | {2 3 }
  - Chain level:
	State 1
	State 2
	State 3
		write_ln16 : 1
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------|---------|---------|---------|---------|
| Operation|         Functional Unit         |   DSP   |  Delay  |    FF   |   LUT   |
|----------|---------------------------------|---------|---------|---------|---------|
|   call   | grp_NonMaximalSuppresion_fu_109 |    1    |   7.94  |   984   |   932   |
|----------|---------------------------------|---------|---------|---------|---------|
|          |       beta_read_read_fu_78      |    0    |    0    |    0    |    0    |
|   read   |      alpha_read_read_fu_84      |    0    |    0    |    0    |    0    |
|          |     image_h_read_read_fu_90     |    0    |    0    |    0    |    0    |
|          |     image_w_read_read_fu_96     |    0    |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|---------|
|   write  |     write_ln16_write_fu_102     |    0    |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|---------|
|   Total  |                                 |    1    |   7.94  |   984   |   932   |
|----------|---------------------------------|---------|---------|---------|---------|

Memories:
+---------------+--------+--------+--------+
|               |  BRAM  |   FF   |   LUT  |
+---------------+--------+--------+--------+
|line_buffer_V_0|    2   |    0   |    0   |
|line_buffer_V_1|    2   |    0   |    0   |
|line_buffer_V_2|    2   |    0   |    0   |
+---------------+--------+--------+--------+
|     Total     |    6   |    0   |    0   |
+---------------+--------+--------+--------+

* Register list:
+--------------------+--------+
|                    |   FF   |
+--------------------+--------+
| alpha_read_reg_167 |   16   |
|  beta_read_reg_162 |   16   |
|image_h_read_reg_172|   32   |
|image_w_read_reg_177|   32   |
+--------------------+--------+
|        Total       |   96   |
+--------------------+--------+

* Multiplexer (MUX) list: 
|---------------------------------|------|------|------|--------||---------||---------|
|               Comp              |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|---------------------------------|------|------|------|--------||---------||---------|
| grp_NonMaximalSuppresion_fu_109 |  p11 |   2  |  32  |   64   ||    9    |
| grp_NonMaximalSuppresion_fu_109 |  p12 |   2  |  32  |   64   ||    9    |
| grp_NonMaximalSuppresion_fu_109 |  p13 |   2  |  16  |   32   ||    9    |
| grp_NonMaximalSuppresion_fu_109 |  p14 |   2  |  16  |   32   ||    9    |
|---------------------------------|------|------|------|--------||---------||---------|
|              Total              |      |      |      |   192  ||  6.352  ||    36   |
|---------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    1   |    7   |   984  |   932  |
|   Memory  |    6   |    -   |    -   |    0   |    0   |
|Multiplexer|    -   |    -   |    6   |    -   |   36   |
|  Register |    -   |    -   |    -   |   96   |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    6   |    1   |   14   |  1080  |   968  |
+-----------+--------+--------+--------+--------+--------+
