
*** Running vivado
    with args -log design_1_adpt_out_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_adpt_out_0_0.tcl



****** Vivado v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Fri Mar  7 14:55:34 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source design_1_adpt_out_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/coding/computer_organization/exp/ip/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/coding/Xilinx/Vivado/2024.2/data/ip'.
Command: synth_design -top design_1_adpt_out_0_0 -part xc7z020clg400-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 18416
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1080.875 ; gain = 467.199
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_adpt_out_0_0' [d:/coding/computer_organization/exp/exp2.2/exp2.2.gen/sources_1/bd/design_1/ip/design_1_adpt_out_0_0/synth/design_1_adpt_out_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'adpt_out' [D:/coding/computer_organization/exp/source/exp2_source.v:20]
INFO: [Synth 8-6155] done synthesizing module 'adpt_out' (0#1) [D:/coding/computer_organization/exp/source/exp2_source.v:20]
INFO: [Synth 8-6155] done synthesizing module 'design_1_adpt_out_0_0' (0#1) [d:/coding/computer_organization/exp/exp2.2/exp2.2.gen/sources_1/bd/design_1/ip/design_1_adpt_out_0_0/synth/design_1_adpt_out_0_0.v:53]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1191.199 ; gain = 577.523
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1191.199 ; gain = 577.523
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1191.199 ; gain = 577.523
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1191.199 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1192.562 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.032 . Memory (MB): peak = 1192.699 ; gain = 0.137
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 1192.699 ; gain = 579.023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 1192.699 ; gain = 579.023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 1192.699 ; gain = 579.023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 1192.699 ; gain = 579.023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
INFO: [Synth 8-3917] design design_1_adpt_out_0_0 has port led[31] driven by constant 1
INFO: [Synth 8-3917] design design_1_adpt_out_0_0 has port led[30] driven by constant 1
INFO: [Synth 8-3917] design design_1_adpt_out_0_0 has port led[29] driven by constant 1
INFO: [Synth 8-3917] design design_1_adpt_out_0_0 has port led[28] driven by constant 1
INFO: [Synth 8-3917] design design_1_adpt_out_0_0 has port led[27] driven by constant 1
INFO: [Synth 8-3917] design design_1_adpt_out_0_0 has port led[26] driven by constant 1
INFO: [Synth 8-3917] design design_1_adpt_out_0_0 has port led[25] driven by constant 1
INFO: [Synth 8-3917] design design_1_adpt_out_0_0 has port led[24] driven by constant 1
INFO: [Synth 8-3917] design design_1_adpt_out_0_0 has port led[23] driven by constant 1
INFO: [Synth 8-3917] design design_1_adpt_out_0_0 has port led[22] driven by constant 1
INFO: [Synth 8-3917] design design_1_adpt_out_0_0 has port led[21] driven by constant 1
INFO: [Synth 8-3917] design design_1_adpt_out_0_0 has port led[20] driven by constant 1
INFO: [Synth 8-3917] design design_1_adpt_out_0_0 has port led[19] driven by constant 1
INFO: [Synth 8-3917] design design_1_adpt_out_0_0 has port led[18] driven by constant 1
INFO: [Synth 8-3917] design design_1_adpt_out_0_0 has port led[17] driven by constant 1
INFO: [Synth 8-3917] design design_1_adpt_out_0_0 has port led[16] driven by constant 1
INFO: [Synth 8-3917] design design_1_adpt_out_0_0 has port led[15] driven by constant 1
INFO: [Synth 8-3917] design design_1_adpt_out_0_0 has port led[14] driven by constant 1
INFO: [Synth 8-3917] design design_1_adpt_out_0_0 has port led[13] driven by constant 1
INFO: [Synth 8-3917] design design_1_adpt_out_0_0 has port led[12] driven by constant 1
INFO: [Synth 8-3917] design design_1_adpt_out_0_0 has port led[11] driven by constant 1
INFO: [Synth 8-3917] design design_1_adpt_out_0_0 has port led[10] driven by constant 1
INFO: [Synth 8-3917] design design_1_adpt_out_0_0 has port led[9] driven by constant 1
INFO: [Synth 8-3917] design design_1_adpt_out_0_0 has port led[8] driven by constant 1
INFO: [Synth 8-3917] design design_1_adpt_out_0_0 has port led[7] driven by constant 1
INFO: [Synth 8-3917] design design_1_adpt_out_0_0 has port led[6] driven by constant 1
INFO: [Synth 8-3917] design design_1_adpt_out_0_0 has port led[5] driven by constant 1
INFO: [Synth 8-3917] design design_1_adpt_out_0_0 has port led[4] driven by constant 1
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 1210.520 ; gain = 596.844
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:39 ; elapsed = 00:00:41 . Memory (MB): peak = 1373.902 ; gain = 760.227
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:39 ; elapsed = 00:00:41 . Memory (MB): peak = 1373.902 ; gain = 760.227
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:39 ; elapsed = 00:00:41 . Memory (MB): peak = 1383.488 ; gain = 769.812
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:45 ; elapsed = 00:00:48 . Memory (MB): peak = 1600.387 ; gain = 986.711
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:45 ; elapsed = 00:00:48 . Memory (MB): peak = 1600.387 ; gain = 986.711
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:45 ; elapsed = 00:00:48 . Memory (MB): peak = 1600.387 ; gain = 986.711
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:45 ; elapsed = 00:00:48 . Memory (MB): peak = 1600.387 ; gain = 986.711
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:45 ; elapsed = 00:00:48 . Memory (MB): peak = 1600.387 ; gain = 986.711
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:45 ; elapsed = 00:00:48 . Memory (MB): peak = 1600.387 ; gain = 986.711
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     4|
+------+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:45 ; elapsed = 00:00:48 . Memory (MB): peak = 1600.387 ; gain = 986.711
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:31 ; elapsed = 00:00:45 . Memory (MB): peak = 1600.387 ; gain = 985.211
Synthesis Optimization Complete : Time (s): cpu = 00:00:46 ; elapsed = 00:00:48 . Memory (MB): peak = 1600.387 ; gain = 986.711
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1600.387 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1600.387 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 30c51496
INFO: [Common 17-83] Releasing license: Synthesis
48 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:53 ; elapsed = 00:01:02 . Memory (MB): peak = 1600.387 ; gain = 1214.039
INFO: [Common 17-1381] The checkpoint 'D:/coding/computer_organization/exp/exp2.2/exp2.2.runs/design_1_adpt_out_0_0_synth_1/design_1_adpt_out_0_0.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file design_1_adpt_out_0_0_utilization_synth.rpt -pb design_1_adpt_out_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Mar  7 14:56:46 2025...
