<stg><name>pow_generic<float></name>


<trans_list>

<trans id="172" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="173" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="174" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="175" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="176" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="177" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="178" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="179" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="180" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="181" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="182" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:1 %exp_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %exp

]]></Node>
<StgValue><ssdm name="exp_read"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="32" op_0_bw="32">
<![CDATA[
entry_ifconv:2 %data = bitcast i32 %exp_read

]]></Node>
<StgValue><ssdm name="data"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:3 %es_sign = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %data, i32 31

]]></Node>
<StgValue><ssdm name="es_sign"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:4 %es_exp = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32, i32 %data, i32 23

]]></Node>
<StgValue><ssdm name="es_exp"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="23" op_0_bw="32">
<![CDATA[
entry_ifconv:5 %es_sig = trunc i32 %data

]]></Node>
<StgValue><ssdm name="es_sig"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>ICmp_EQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
entry_ifconv:11 %icmp_ln18_1 = icmp_eq  i23 %es_sig, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln18_1"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>ICmp_EQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
entry_ifconv:13 %icmp_ln18_2 = icmp_ne  i23 %es_sig, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln18_2"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="24" op_0_bw="24" op_1_bw="1" op_2_bw="23">
<![CDATA[
entry_ifconv:19 %e_frac = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i1.i23, i1 1, i23 %es_sig

]]></Node>
<StgValue><ssdm name="e_frac"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="25" op_0_bw="24">
<![CDATA[
entry_ifconv:20 %zext_ln532 = zext i24 %e_frac

]]></Node>
<StgValue><ssdm name="zext_ln532"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
entry_ifconv:21 %e_frac_1 = sub i25 0, i25 %zext_ln532

]]></Node>
<StgValue><ssdm name="e_frac_1"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="25" op_0_bw="1" op_1_bw="25" op_2_bw="25">
<![CDATA[
entry_ifconv:22 %e_frac_2 = select i1 %es_sign, i25 %e_frac_1, i25 %zext_ln532

]]></Node>
<StgValue><ssdm name="e_frac_2"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="9" op_0_bw="8">
<![CDATA[
entry_ifconv:6 %zext_ln317 = zext i8 %es_exp

]]></Node>
<StgValue><ssdm name="zext_ln317"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry_ifconv:7 %m_exp = add i9 %zext_ln317, i9 385

]]></Node>
<StgValue><ssdm name="m_exp"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="8" op_0_bw="9">
<![CDATA[
entry_ifconv:8 %trunc_ln306 = trunc i9 %m_exp

]]></Node>
<StgValue><ssdm name="trunc_ln306"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>ICmp_EQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry_ifconv:9 %y_is_0 = icmp_eq  i8 %es_exp, i8 0

]]></Node>
<StgValue><ssdm name="y_is_0"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>ICmp_EQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry_ifconv:10 %icmp_ln18 = icmp_eq  i8 %es_exp, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln18"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:12 %y_is_inf = and i1 %icmp_ln18, i1 %icmp_ln18_1

]]></Node>
<StgValue><ssdm name="y_is_inf"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:14 %y_is_NaN = and i1 %icmp_ln18, i1 %icmp_ln18_2

]]></Node>
<StgValue><ssdm name="y_is_NaN"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:15 %or_ln378 = or i1 %y_is_0, i1 %y_is_NaN

]]></Node>
<StgValue><ssdm name="or_ln378"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="63" op_0_bw="25">
<![CDATA[
entry_ifconv:23 %sext_ln539 = sext i25 %e_frac_2

]]></Node>
<StgValue><ssdm name="sext_ln539"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="63" op_0_bw="63">
<![CDATA[
entry_ifconv:24 %muxLogicI0_to_m_frac_l = muxlogic i63 %sext_ln539

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_m_frac_l"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="63" op_0_bw="63">
<![CDATA[
entry_ifconv:25 %muxLogicI1_to_m_frac_l = muxlogic i63 158232442730

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_m_frac_l"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
entry_ifconv:26 %m_frac_l = mul i63 %sext_ln539, i63 158232442730

]]></Node>
<StgValue><ssdm name="m_frac_l"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
entry_ifconv:29 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %m_exp, i32 8

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry_ifconv:30 %sub_ln545 = sub i8 127, i8 %es_exp

]]></Node>
<StgValue><ssdm name="sub_ln545"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
entry_ifconv:46 %tmp_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %sub_ln545, i32 7

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="1" op_0_bw="1" op_1_bw="63" op_2_bw="32">
<![CDATA[
entry_ifconv:113 %tmp_8 = bitselect i1 @_ssdm_op_BitSelect.i1.i63.i32, i63 %m_frac_l, i32 62

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="40" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="67" op_0_bw="63">
<![CDATA[
entry_ifconv:27 %sext_ln539_1 = sext i63 %m_frac_l

]]></Node>
<StgValue><ssdm name="sext_ln539_1"/></StgValue>
</operation>

<operation id="41" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="9" op_0_bw="8">
<![CDATA[
entry_ifconv:31 %sext_ln545 = sext i8 %sub_ln545

]]></Node>
<StgValue><ssdm name="sext_ln545"/></StgValue>
</operation>

<operation id="42" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
entry_ifconv:32 %select_ln545 = select i1 %tmp, i9 %sext_ln545, i9 %m_exp

]]></Node>
<StgValue><ssdm name="select_ln545"/></StgValue>
</operation>

<operation id="43" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="9">
<![CDATA[
entry_ifconv:33 %sext_ln545_1 = sext i9 %select_ln545

]]></Node>
<StgValue><ssdm name="sext_ln545_1"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="67" op_0_bw="32">
<![CDATA[
entry_ifconv:34 %zext_ln545 = zext i32 %sext_ln545_1

]]></Node>
<StgValue><ssdm name="zext_ln545"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="67" op_0_bw="67" op_1_bw="67">
<![CDATA[
entry_ifconv:35 %ashr_ln545 = ashr i67 %sext_ln539_1, i67 %zext_ln545

]]></Node>
<StgValue><ssdm name="ashr_ln545"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="67" op_0_bw="67" op_1_bw="67">
<![CDATA[
entry_ifconv:36 %shl_ln545 = shl i67 %sext_ln539_1, i67 %zext_ln545

]]></Node>
<StgValue><ssdm name="shl_ln545"/></StgValue>
</operation>

<operation id="47" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="66" op_0_bw="67">
<![CDATA[
entry_ifconv:37 %trunc_ln545 = trunc i67 %ashr_ln545

]]></Node>
<StgValue><ssdm name="trunc_ln545"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="66" op_0_bw="67">
<![CDATA[
entry_ifconv:38 %trunc_ln545_1 = trunc i67 %shl_ln545

]]></Node>
<StgValue><ssdm name="trunc_ln545_1"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="66" op_0_bw="1" op_1_bw="66" op_2_bw="66">
<![CDATA[
entry_ifconv:39 %m_fix_l = select i1 %tmp, i66 %trunc_ln545, i66 %trunc_ln545_1

]]></Node>
<StgValue><ssdm name="m_fix_l"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="67" op_0_bw="8">
<![CDATA[
entry_ifconv:44 %zext_ln552 = zext i8 %trunc_ln306

]]></Node>
<StgValue><ssdm name="zext_ln552"/></StgValue>
</operation>

<operation id="51" st_id="3" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="67" op_0_bw="67" op_1_bw="67">
<![CDATA[
entry_ifconv:45 %shl_ln552 = shl i67 %sext_ln539_1, i67 %zext_ln552

]]></Node>
<StgValue><ssdm name="shl_ln552"/></StgValue>
</operation>

<operation id="52" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
entry_ifconv:47 %select_ln553 = select i1 %tmp_1, i8 %trunc_ln306, i8 %sub_ln545

]]></Node>
<StgValue><ssdm name="select_ln553"/></StgValue>
</operation>

<operation id="53" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="8">
<![CDATA[
entry_ifconv:48 %sext_ln553 = sext i8 %select_ln553

]]></Node>
<StgValue><ssdm name="sext_ln553"/></StgValue>
</operation>

<operation id="54" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="67" op_0_bw="32">
<![CDATA[
entry_ifconv:49 %zext_ln553 = zext i32 %sext_ln553

]]></Node>
<StgValue><ssdm name="zext_ln553"/></StgValue>
</operation>

<operation id="55" st_id="3" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="67" op_0_bw="67" op_1_bw="67">
<![CDATA[
entry_ifconv:50 %shl_ln553 = shl i67 %sext_ln539_1, i67 %zext_ln553

]]></Node>
<StgValue><ssdm name="shl_ln553"/></StgValue>
</operation>

<operation id="56" st_id="3" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="67" op_0_bw="67" op_1_bw="67">
<![CDATA[
entry_ifconv:51 %ashr_ln553 = ashr i67 %sext_ln539_1, i67 %zext_ln553

]]></Node>
<StgValue><ssdm name="ashr_ln553"/></StgValue>
</operation>

<operation id="57" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="67" op_0_bw="1" op_1_bw="67" op_2_bw="67">
<![CDATA[
entry_ifconv:52 %select_ln553_1 = select i1 %tmp_1, i67 %shl_ln553, i67 %ashr_ln553

]]></Node>
<StgValue><ssdm name="select_ln553_1"/></StgValue>
</operation>

<operation id="58" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="67" op_0_bw="1" op_1_bw="67" op_2_bw="67">
<![CDATA[
entry_ifconv:53 %select_ln553_2 = select i1 %tmp, i67 %select_ln553_1, i67 %shl_ln552

]]></Node>
<StgValue><ssdm name="select_ln553_2"/></StgValue>
</operation>

<operation id="59" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="66" op_0_bw="67">
<![CDATA[
entry_ifconv:54 %trunc_ln553 = trunc i67 %select_ln553_2

]]></Node>
<StgValue><ssdm name="trunc_ln553"/></StgValue>
</operation>

<operation id="60" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="67" op_0_bw="66">
<![CDATA[
entry_ifconv:55 %zext_ln549 = zext i66 %trunc_ln553

]]></Node>
<StgValue><ssdm name="zext_ln549"/></StgValue>
</operation>

<operation id="61" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="27" op_0_bw="27" op_1_bw="67" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:56 %m_fix = partselect i27 @_ssdm_op_PartSelect.i27.i67.i32.i32, i67 %select_ln553_2, i32 30, i32 56

]]></Node>
<StgValue><ssdm name="m_fix"/></StgValue>
</operation>

<operation id="62" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="13" op_0_bw="13" op_1_bw="67" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:57 %m_fix_hi = partselect i13 @_ssdm_op_PartSelect.i13.i67.i32.i32, i67 %select_ln553_2, i32 53, i32 65

]]></Node>
<StgValue><ssdm name="m_fix_hi"/></StgValue>
</operation>

<operation id="63" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="1" op_0_bw="1" op_1_bw="67" op_2_bw="32">
<![CDATA[
entry_ifconv:58 %tmp_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i67.i32, i67 %zext_ln549, i32 65

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="64" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="25" op_0_bw="13">
<![CDATA[
entry_ifconv:59 %sext_ln563 = sext i13 %m_fix_hi

]]></Node>
<StgValue><ssdm name="sext_ln563"/></StgValue>
</operation>

<operation id="65" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="25" op_0_bw="25">
<![CDATA[
entry_ifconv:60 %muxLogicI0_to_mul_ln563 = muxlogic i25 %sext_ln563

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_mul_ln563"/></StgValue>
</operation>

<operation id="66" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="25" op_0_bw="25">
<![CDATA[
entry_ifconv:61 %muxLogicI1_to_mul_ln563 = muxlogic i25 2954

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_mul_ln563"/></StgValue>
</operation>

<operation id="67" st_id="3" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
entry_ifconv:62 %mul_ln563 = mul i25 %sext_ln563, i25 2954

]]></Node>
<StgValue><ssdm name="mul_ln563"/></StgValue>
</operation>

<operation id="68" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry_ifconv:107 %icmp_ln628 = icmp_sgt  i9 %m_exp, i9 0

]]></Node>
<StgValue><ssdm name="icmp_ln628"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="69" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="66" op_0_bw="63">
<![CDATA[
entry_ifconv:28 %sext_ln539_2 = sext i63 %m_frac_l

]]></Node>
<StgValue><ssdm name="sext_ln539_2"/></StgValue>
</operation>

<operation id="70" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="66" op_0_bw="32">
<![CDATA[
entry_ifconv:40 %zext_ln546 = zext i32 %sext_ln545_1

]]></Node>
<StgValue><ssdm name="zext_ln546"/></StgValue>
</operation>

<operation id="71" st_id="4" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="66" op_0_bw="66" op_1_bw="66">
<![CDATA[
entry_ifconv:41 %shl_ln546 = shl i66 %m_fix_l, i66 %zext_ln546

]]></Node>
<StgValue><ssdm name="shl_ln546"/></StgValue>
</operation>

<operation id="72" st_id="4" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="66" op_0_bw="66" op_1_bw="66">
<![CDATA[
entry_ifconv:42 %ashr_ln546 = ashr i66 %m_fix_l, i66 %zext_ln546

]]></Node>
<StgValue><ssdm name="ashr_ln546"/></StgValue>
</operation>

<operation id="73" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="66" op_0_bw="1" op_1_bw="66" op_2_bw="66">
<![CDATA[
entry_ifconv:43 %m_fix_back = select i1 %tmp, i66 %shl_ln546, i66 %ashr_ln546

]]></Node>
<StgValue><ssdm name="m_fix_back"/></StgValue>
</operation>

<operation id="74" st_id="4" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
entry_ifconv:62 %mul_ln563 = mul i25 %sext_ln563, i25 2954

]]></Node>
<StgValue><ssdm name="mul_ln563"/></StgValue>
</operation>

<operation id="75" st_id="4" stage="1" lat="1">
<core>ICmp_EQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="1" op_0_bw="66" op_1_bw="66">
<![CDATA[
entry_ifconv:108 %icmp_ln628_1 = icmp_ne  i66 %sext_ln539_2, i66 %m_fix_back

]]></Node>
<StgValue><ssdm name="icmp_ln628_1"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="76" st_id="5" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
entry_ifconv:62 %mul_ln563 = mul i25 %sext_ln563, i25 2954

]]></Node>
<StgValue><ssdm name="mul_ln563"/></StgValue>
</operation>

<operation id="77" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="16" op_0_bw="16" op_1_bw="1" op_2_bw="15">
<![CDATA[
entry_ifconv:63 %shl_ln = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i1.i15, i1 %tmp_2, i15 16384

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="78" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="25" op_0_bw="16">
<![CDATA[
entry_ifconv:64 %sext_ln563_1 = sext i16 %shl_ln

]]></Node>
<StgValue><ssdm name="sext_ln563_1"/></StgValue>
</operation>

<operation id="79" st_id="5" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
entry_ifconv:65 %add_ln563 = add i25 %mul_ln563, i25 %sext_ln563_1

]]></Node>
<StgValue><ssdm name="add_ln563"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="80" st_id="6" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
entry_ifconv:65 %add_ln563 = add i25 %mul_ln563, i25 %sext_ln563_1

]]></Node>
<StgValue><ssdm name="add_ln563"/></StgValue>
</operation>

<operation id="81" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="10" op_0_bw="10" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:66 %trunc_ln = partselect i10 @_ssdm_op_PartSelect.i10.i25.i32.i32, i25 %add_ln563, i32 15, i32 24

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="82" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="1" op_0_bw="1" op_1_bw="25" op_2_bw="32">
<![CDATA[
entry_ifconv:67 %tmp_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %add_ln563, i32 24

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="83" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="15" op_0_bw="25">
<![CDATA[
entry_ifconv:68 %trunc_ln563 = trunc i25 %add_ln563

]]></Node>
<StgValue><ssdm name="trunc_ln563"/></StgValue>
</operation>

<operation id="84" st_id="6" stage="1" lat="1">
<core>ICmp_EQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
entry_ifconv:69 %icmp_ln563 = icmp_ne  i15 %trunc_ln563, i15 0

]]></Node>
<StgValue><ssdm name="icmp_ln563"/></StgValue>
</operation>

<operation id="85" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry_ifconv:70 %add_ln563_1 = add i10 %trunc_ln, i10 1

]]></Node>
<StgValue><ssdm name="add_ln563_1"/></StgValue>
</operation>

<operation id="86" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
entry_ifconv:71 %select_ln563 = select i1 %icmp_ln563, i10 %add_ln563_1, i10 %trunc_ln

]]></Node>
<StgValue><ssdm name="select_ln563"/></StgValue>
</operation>

<operation id="87" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
entry_ifconv:72 %r_exp = select i1 %tmp_5, i10 %select_ln563, i10 %trunc_ln

]]></Node>
<StgValue><ssdm name="r_exp"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="88" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="36" op_0_bw="10">
<![CDATA[
entry_ifconv:73 %sext_ln568 = sext i10 %r_exp

]]></Node>
<StgValue><ssdm name="sext_ln568"/></StgValue>
</operation>

<operation id="89" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="36" op_0_bw="36">
<![CDATA[
entry_ifconv:74 %muxLogicI0_to_mul_ln568 = muxlogic i36 %sext_ln568

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_mul_ln568"/></StgValue>
</operation>

<operation id="90" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="36" op_0_bw="36">
<![CDATA[
entry_ifconv:75 %muxLogicI1_to_mul_ln568 = muxlogic i36 47632711549

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_mul_ln568"/></StgValue>
</operation>

<operation id="91" st_id="7" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
entry_ifconv:76 %mul_ln568 = mul i36 %sext_ln568, i36 47632711549

]]></Node>
<StgValue><ssdm name="mul_ln568"/></StgValue>
</operation>

<operation id="92" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="27" op_0_bw="27" op_1_bw="36" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:77 %m_fix_a = partselect i27 @_ssdm_op_PartSelect.i27.i36.i32.i32, i36 %mul_ln568, i32 9, i32 35

]]></Node>
<StgValue><ssdm name="m_fix_a"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="93" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
entry_ifconv:78 %sub_ln574 = sub i27 %m_fix, i27 %m_fix_a

]]></Node>
<StgValue><ssdm name="sub_ln574"/></StgValue>
</operation>

<operation id="94" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="9" op_0_bw="9" op_1_bw="27" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:79 %m_diff_hi = partselect i9 @_ssdm_op_PartSelect.i9.i27.i32.i32, i27 %sub_ln574, i32 18, i32 26

]]></Node>
<StgValue><ssdm name="m_diff_hi"/></StgValue>
</operation>

<operation id="95" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="18" op_0_bw="27">
<![CDATA[
entry_ifconv:80 %m_diff_lo = trunc i27 %sub_ln574

]]></Node>
<StgValue><ssdm name="m_diff_lo"/></StgValue>
</operation>

<operation id="96" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="64" op_0_bw="9">
<![CDATA[
entry_ifconv:81 %zext_ln611 = zext i9 %m_diff_hi

]]></Node>
<StgValue><ssdm name="zext_ln611"/></StgValue>
</operation>

<operation id="97" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="9" op_0_bw="27" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry_ifconv:82 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_addr = getelementptr i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i64 0, i64 %zext_ln611

]]></Node>
<StgValue><ssdm name="pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_addr"/></StgValue>
</operation>

<operation id="98" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="27" op_0_bw="9">
<![CDATA[
entry_ifconv:83 %muxLogicRAMAddr_to_exp_Z1 = muxlogic i9 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_exp_Z1"/></StgValue>
</operation>

<operation id="99" st_id="8" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="27" op_0_bw="9">
<![CDATA[
entry_ifconv:84 %exp_Z1 = load i9 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_addr

]]></Node>
<StgValue><ssdm name="exp_Z1"/></StgValue>
</operation>

<operation id="100" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="5" op_0_bw="5" op_1_bw="27" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:85 %Z2_ind = partselect i5 @_ssdm_op_PartSelect.i5.i27.i32.i32, i27 %sub_ln574, i32 13, i32 17

]]></Node>
<StgValue><ssdm name="Z2_ind"/></StgValue>
</operation>

<operation id="101" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="64" op_0_bw="5">
<![CDATA[
entry_ifconv:86 %zext_ln159 = zext i5 %Z2_ind

]]></Node>
<StgValue><ssdm name="zext_ln159"/></StgValue>
</operation>

<operation id="102" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry_ifconv:87 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_addr = getelementptr i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array, i64 0, i64 %zext_ln159

]]></Node>
<StgValue><ssdm name="pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_addr"/></StgValue>
</operation>

<operation id="103" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="8" op_0_bw="5">
<![CDATA[
entry_ifconv:88 %muxLogicRAMAddr_to_f_Z2 = muxlogic i5 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_f_Z2"/></StgValue>
</operation>

<operation id="104" st_id="8" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="8" op_0_bw="5">
<![CDATA[
entry_ifconv:89 %f_Z2 = load i5 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_addr

]]></Node>
<StgValue><ssdm name="f_Z2"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="105" st_id="9" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="27" op_0_bw="9">
<![CDATA[
entry_ifconv:84 %exp_Z1 = load i9 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_addr

]]></Node>
<StgValue><ssdm name="exp_Z1"/></StgValue>
</operation>

<operation id="106" st_id="9" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="8" op_0_bw="5">
<![CDATA[
entry_ifconv:89 %f_Z2 = load i5 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_addr

]]></Node>
<StgValue><ssdm name="f_Z2"/></StgValue>
</operation>

<operation id="107" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="19" op_0_bw="18">
<![CDATA[
entry_ifconv:90 %zext_ln160 = zext i18 %m_diff_lo

]]></Node>
<StgValue><ssdm name="zext_ln160"/></StgValue>
</operation>

<operation id="108" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="19" op_0_bw="8">
<![CDATA[
entry_ifconv:91 %zext_ln160_1 = zext i8 %f_Z2

]]></Node>
<StgValue><ssdm name="zext_ln160_1"/></StgValue>
</operation>

<operation id="109" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
entry_ifconv:92 %add_ln160 = add i19 %zext_ln160, i19 %zext_ln160_1

]]></Node>
<StgValue><ssdm name="add_ln160"/></StgValue>
</operation>

<operation id="110" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="18" op_0_bw="18" op_1_bw="19" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:93 %exp_Z1P_m_1 = partselect i18 @_ssdm_op_PartSelect.i18.i19.i32.i32, i19 %add_ln160, i32 1, i32 18

]]></Node>
<StgValue><ssdm name="exp_Z1P_m_1"/></StgValue>
</operation>

<operation id="111" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="18" op_0_bw="18" op_1_bw="27" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:94 %exp_Z1_hi = partselect i18 @_ssdm_op_PartSelect.i18.i27.i32.i32, i27 %exp_Z1, i32 9, i32 26

]]></Node>
<StgValue><ssdm name="exp_Z1_hi"/></StgValue>
</operation>

<operation id="112" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="36" op_0_bw="18">
<![CDATA[
entry_ifconv:96 %zext_ln616 = zext i18 %exp_Z1_hi

]]></Node>
<StgValue><ssdm name="zext_ln616"/></StgValue>
</operation>

<operation id="113" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="36" op_0_bw="18">
<![CDATA[
entry_ifconv:97 %zext_ln616_1 = zext i18 %exp_Z1P_m_1

]]></Node>
<StgValue><ssdm name="zext_ln616_1"/></StgValue>
</operation>

<operation id="114" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="36" op_0_bw="36">
<![CDATA[
entry_ifconv:98 %muxLogicI0_to_mul_ln616 = muxlogic i36 %zext_ln616

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_mul_ln616"/></StgValue>
</operation>

<operation id="115" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="36" op_0_bw="36">
<![CDATA[
entry_ifconv:99 %muxLogicI1_to_mul_ln616 = muxlogic i36 %zext_ln616_1

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_mul_ln616"/></StgValue>
</operation>

<operation id="116" st_id="9" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
entry_ifconv:100 %mul_ln616 = mul i36 %zext_ln616, i36 %zext_ln616_1

]]></Node>
<StgValue><ssdm name="mul_ln616"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="117" st_id="10" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
entry_ifconv:100 %mul_ln616 = mul i36 %zext_ln616, i36 %zext_ln616_1

]]></Node>
<StgValue><ssdm name="mul_ln616"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="118" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
entry_ifconv:95 %add_ln616 = add i27 %exp_Z1, i27 4

]]></Node>
<StgValue><ssdm name="add_ln616"/></StgValue>
</operation>

<operation id="119" st_id="11" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
entry_ifconv:100 %mul_ln616 = mul i36 %zext_ln616, i36 %zext_ln616_1

]]></Node>
<StgValue><ssdm name="mul_ln616"/></StgValue>
</operation>

<operation id="120" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="44" op_0_bw="44" op_1_bw="27" op_2_bw="17">
<![CDATA[
entry_ifconv:101 %shl_ln1 = bitconcatenate i44 @_ssdm_op_BitConcatenate.i44.i27.i17, i27 %add_ln616, i17 0

]]></Node>
<StgValue><ssdm name="shl_ln1"/></StgValue>
</operation>

<operation id="121" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="44" op_0_bw="36">
<![CDATA[
entry_ifconv:102 %zext_ln616_2 = zext i36 %mul_ln616

]]></Node>
<StgValue><ssdm name="zext_ln616_2"/></StgValue>
</operation>

<operation id="122" st_id="11" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
entry_ifconv:103 %add_ln616_1 = add i44 %shl_ln1, i44 %zext_ln616_2

]]></Node>
<StgValue><ssdm name="add_ln616_1"/></StgValue>
</operation>

<operation id="123" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry_ifconv:105 %r_exp_1 = add i10 %r_exp, i10 1023

]]></Node>
<StgValue><ssdm name="r_exp_1"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="124" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
entry_ifconv:0 %specpipeline_ln291 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_115

]]></Node>
<StgValue><ssdm name="specpipeline_ln291"/></StgValue>
</operation>

<operation id="125" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:16 %select_ln378 = select i1 %y_is_0, i32 1, i32 nan

]]></Node>
<StgValue><ssdm name="select_ln378"/></StgValue>
</operation>

<operation id="126" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:17 %xor_ln413 = xor i1 %es_sign, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln413"/></StgValue>
</operation>

<operation id="127" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:18 %and_ln438 = and i1 %y_is_inf, i1 %es_sign

]]></Node>
<StgValue><ssdm name="and_ln438"/></StgValue>
</operation>

<operation id="128" st_id="12" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
entry_ifconv:103 %add_ln616_1 = add i44 %shl_ln1, i44 %zext_ln616_2

]]></Node>
<StgValue><ssdm name="add_ln616_1"/></StgValue>
</operation>

<operation id="129" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="1" op_0_bw="1" op_1_bw="44" op_2_bw="32">
<![CDATA[
entry_ifconv:104 %tmp_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i44.i32, i44 %add_ln616_1, i32 43

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="130" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
entry_ifconv:106 %r_exp_2 = select i1 %tmp_6, i10 %r_exp, i10 %r_exp_1

]]></Node>
<StgValue><ssdm name="r_exp_2"/></StgValue>
</operation>

<operation id="131" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:109 %and_ln628 = and i1 %icmp_ln628, i1 %icmp_ln628_1

]]></Node>
<StgValue><ssdm name="and_ln628"/></StgValue>
</operation>

<operation id="132" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="3" op_0_bw="3" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:110 %tmp_7 = partselect i3 @_ssdm_op_PartSelect.i3.i10.i32.i32, i10 %r_exp_2, i32 7, i32 9

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="133" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry_ifconv:111 %icmp_ln628_2 = icmp_sgt  i3 %tmp_7, i3 0

]]></Node>
<StgValue><ssdm name="icmp_ln628_2"/></StgValue>
</operation>

<operation id="134" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:112 %or_ln628 = or i1 %and_ln628, i1 %icmp_ln628_2

]]></Node>
<StgValue><ssdm name="or_ln628"/></StgValue>
</operation>

<operation id="135" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:114 %select_ln629 = select i1 %tmp_8, i32 0, i32 inf

]]></Node>
<StgValue><ssdm name="select_ln629"/></StgValue>
</operation>

<operation id="136" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="23" op_0_bw="23" op_1_bw="44" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:115 %tmp_3 = partselect i23 @_ssdm_op_PartSelect.i23.i44.i32.i32, i44 %add_ln616_1, i32 20, i32 42

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="137" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="23" op_0_bw="23" op_1_bw="44" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:116 %tmp_4 = partselect i23 @_ssdm_op_PartSelect.i23.i44.i32.i32, i44 %add_ln616_1, i32 19, i32 41

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="138" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="23" op_0_bw="1" op_1_bw="23" op_2_bw="23">
<![CDATA[
entry_ifconv:117 %out_sig = select i1 %tmp_6, i23 %tmp_3, i23 %tmp_4

]]></Node>
<StgValue><ssdm name="out_sig"/></StgValue>
</operation>

<operation id="139" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="8" op_0_bw="10">
<![CDATA[
entry_ifconv:118 %trunc_ln657 = trunc i10 %r_exp_2

]]></Node>
<StgValue><ssdm name="trunc_ln657"/></StgValue>
</operation>

<operation id="140" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry_ifconv:119 %out_exp = add i8 %trunc_ln657, i8 127

]]></Node>
<StgValue><ssdm name="out_exp"/></StgValue>
</operation>

<operation id="141" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="31" op_0_bw="31" op_1_bw="8" op_2_bw="23">
<![CDATA[
entry_ifconv:120 %t = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i8.i23, i8 %out_exp, i23 %out_sig

]]></Node>
<StgValue><ssdm name="t"/></StgValue>
</operation>

<operation id="142" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="31">
<![CDATA[
entry_ifconv:121 %zext_ln313 = zext i31 %t

]]></Node>
<StgValue><ssdm name="zext_ln313"/></StgValue>
</operation>

<operation id="143" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="32">
<![CDATA[
entry_ifconv:122 %bitcast_ln327 = bitcast i32 %zext_ln313

]]></Node>
<StgValue><ssdm name="bitcast_ln327"/></StgValue>
</operation>

<operation id="144" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:123 %xor_ln378 = xor i1 %or_ln378, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln378"/></StgValue>
</operation>

<operation id="145" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:124 %and_ln431 = and i1 %xor_ln413, i1 %xor_ln378

]]></Node>
<StgValue><ssdm name="and_ln431"/></StgValue>
</operation>

<operation id="146" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:125 %and_ln431_1 = and i1 %and_ln431, i1 %y_is_inf

]]></Node>
<StgValue><ssdm name="and_ln431_1"/></StgValue>
</operation>

<operation id="147" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:126 %xor_ln431 = xor i1 %y_is_inf, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln431"/></StgValue>
</operation>

<operation id="148" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:127 %or_ln431 = or i1 %es_sign, i1 %xor_ln431

]]></Node>
<StgValue><ssdm name="or_ln431"/></StgValue>
</operation>

<operation id="149" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:128 %xor_ln438 = xor i1 %and_ln438, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln438"/></StgValue>
</operation>

<operation id="150" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:129 %and_ln438_1 = and i1 %xor_ln378, i1 %xor_ln438

]]></Node>
<StgValue><ssdm name="and_ln438_1"/></StgValue>
</operation>

<operation id="151" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:130 %and_ln438_2 = and i1 %and_ln438_1, i1 %or_ln431

]]></Node>
<StgValue><ssdm name="and_ln438_2"/></StgValue>
</operation>

<operation id="152" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:131 %and_ln628_1 = and i1 %and_ln438_2, i1 %or_ln628

]]></Node>
<StgValue><ssdm name="and_ln628_1"/></StgValue>
</operation>

<operation id="153" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:132 %xor_ln628 = xor i1 %or_ln628, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln628"/></StgValue>
</operation>

<operation id="154" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry_ifconv:133 %icmp_ln645 = icmp_sgt  i10 %r_exp_2, i10 897

]]></Node>
<StgValue><ssdm name="icmp_ln645"/></StgValue>
</operation>

<operation id="155" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:134 %and_ln645 = and i1 %icmp_ln645, i1 %xor_ln628

]]></Node>
<StgValue><ssdm name="and_ln645"/></StgValue>
</operation>

<operation id="156" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:135 %and_ln645_1 = and i1 %and_ln645, i1 %and_ln438_2

]]></Node>
<StgValue><ssdm name="and_ln645_1"/></StgValue>
</operation>

<operation id="157" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="4" op_0_bw="4" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1">
<![CDATA[
entry_ifconv:136 %sel_tmp = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i1.i1.i1.i1, i1 %or_ln378, i1 %and_ln431_1, i1 %and_ln628_1, i1 %and_ln645_1

]]></Node>
<StgValue><ssdm name="sel_tmp"/></StgValue>
</operation>

<operation id="158" st_id="12" stage="1" lat="1">
<core>OneHotSparseMux_HasDef</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="32" op_1_bw="4" op_2_bw="32" op_3_bw="4" op_4_bw="32" op_5_bw="4" op_6_bw="32" op_7_bw="4" op_8_bw="32" op_9_bw="4" op_10_bw="32" op_11_bw="32" op_12_bw="4">
<![CDATA[
entry_ifconv:137 %UnifiedRetVal = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.5float.float.i4, i4 8, i32 %select_ln378, i4 4, i32 inf, i4 2, i32 %select_ln629, i4 1, i32 %bitcast_ln327, i4 0, i32 0, i32 <undef>, i4 %sel_tmp

]]></Node>
<StgValue><ssdm name="UnifiedRetVal"/></StgValue>
</operation>

<operation id="159" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="0" op_0_bw="32">
<![CDATA[
entry_ifconv:138 %ret_ln661 = ret i32 %UnifiedRetVal

]]></Node>
<StgValue><ssdm name="ret_ln661"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
