$comment
	File created using the following command:
		vcd file DoorLock.msim.vcd -direction
$end
$date
	Wed Aug 26 13:24:48 2020
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module DoorLock_vlg_vec_tst $end
$var reg 3 ! btn [2:0] $end
$var reg 1 " clk $end
$var reg 1 # reset $end
$var wire 1 $ LEDR [7] $end
$var wire 1 % LEDR [6] $end
$var wire 1 & LEDR [5] $end
$var wire 1 ' LEDR [4] $end
$var wire 1 ( LEDR [3] $end
$var wire 1 ) LEDR [2] $end
$var wire 1 * LEDR [1] $end
$var wire 1 + LEDR [0] $end
$var wire 1 , ld [5] $end
$var wire 1 - ld [4] $end

$scope module i1 $end
$var wire 1 . gnd $end
$var wire 1 / vcc $end
$var wire 1 0 unknown $end
$var tri1 1 1 devclrn $end
$var tri1 1 2 devpor $end
$var tri1 1 3 devoe $end
$var wire 1 4 ~QUARTUS_CREATED_GND~I_combout $end
$var wire 1 5 ~QUARTUS_CREATED_UNVM~~busy $end
$var wire 1 6 ~QUARTUS_CREATED_ADC1~~eoc $end
$var wire 1 7 ~QUARTUS_CREATED_ADC2~~eoc $end
$var wire 1 8 ld[4]~output_o $end
$var wire 1 9 ld[5]~output_o $end
$var wire 1 : LEDR[0]~output_o $end
$var wire 1 ; LEDR[1]~output_o $end
$var wire 1 < LEDR[2]~output_o $end
$var wire 1 = LEDR[3]~output_o $end
$var wire 1 > LEDR[4]~output_o $end
$var wire 1 ? LEDR[5]~output_o $end
$var wire 1 @ LEDR[6]~output_o $end
$var wire 1 A LEDR[7]~output_o $end
$var wire 1 B clk~input_o $end
$var wire 1 C btn[2]~input_o $end
$var wire 1 D btn[0]~input_o $end
$var wire 1 E state~17_combout $end
$var wire 1 F reset~input_o $end
$var wire 1 G state.TwoZeroOneZero~q $end
$var wire 1 H state.Empty~0_combout $end
$var wire 1 I state.Empty~q $end
$var wire 1 J Selector0~0_combout $end
$var wire 1 K state.Two~q $end
$var wire 1 L state~19_combout $end
$var wire 1 M state.TwoZero~q $end
$var wire 1 N btn[1]~input_o $end
$var wire 1 O state~18_combout $end
$var wire 1 P state.TwoZeroOne~q $end
$var wire 1 Q state~20_combout $end
$var wire 1 R state.EmptyFail~q $end
$var wire 1 S Selector1~0_combout $end
$var wire 1 T state.TwoFail~q $end
$var wire 1 U Selector2~0_combout $end
$var wire 1 V state.TwoZeroFail~q $end
$var wire 1 W Selector3~0_combout $end
$var wire 1 X state.TwoZeroOneFail~q $end
$var wire 1 Y Selector4~0_combout $end
$var wire 1 Z ld[4]~reg0_q $end
$var wire 1 [ ld~0_combout $end
$var wire 1 \ ld[5]~reg0_q $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 !
0"
0#
0+
0*
0)
0(
0'
0&
0%
0$
0-
0,
0.
1/
x0
11
12
13
04
z5
z6
z7
08
09
0:
0;
0<
0=
0>
0?
0@
0A
0B
0C
0D
0E
0F
0G
1H
0I
0J
0K
0L
0M
0N
0O
0P
1Q
0R
0S
0T
0U
0V
0W
0X
0Y
0Z
0[
0\
$end
#20000
b100 !
1C
0Q
1J
#40000
1"
1B
1K
1I
1S
0J
#70000
b0 !
0C
#80000
0"
0B
#100000
b1 !
1D
0S
1L
#120000
1"
1B
1M
0K
1U
0L
#140000
b0 !
0D
#160000
0"
0B
#180000
b10 !
1N
0U
1O
#200000
1"
1B
1P
0M
1W
0O
#230000
b0 !
0N
#240000
0"
0B
#260000
b1 !
1D
0W
1E
#280000
1"
1B
0P
1G
0E
1Y
0H
#300000
b0 !
0D
#320000
0"
0B
#350000
b100 !
1C
1[
0Y
1J
1H
#360000
1"
1B
1K
0G
1\
19
1,
1S
0[
0J
#380000
b0 !
0C
#400000
0"
0B
#430000
1#
1F
0I
0K
0\
09
0,
1Q
0S
#440000
1"
1B
#470000
0#
0F
#480000
0"
0B
#510000
b10 !
1N
#520000
1"
1B
1R
1I
1S
0Q
#540000
b0 !
0N
#560000
0"
0B
#590000
b1 !
1D
#600000
1"
1B
1T
0R
1U
0S
#620000
b0 !
0D
#640000
0"
0B
#670000
b10 !
1N
#680000
1"
1B
1V
0T
1W
0U
#700000
b0 !
0N
#720000
0"
0B
#750000
b1 !
1D
#760000
1"
1B
1X
0V
1Y
0W
0H
#780000
b0 !
0D
#800000
0"
0B
#820000
b100 !
1C
#840000
1"
1B
0X
0I
1Z
18
1-
0Y
1J
1H
#860000
b0 !
0C
1Q
0J
#880000
0"
0B
#920000
1"
1B
1R
1I
0Z
08
0-
1S
0Q
#960000
0"
0B
#1000000
