

================================================================
== Vitis HLS Report for 'modp_NTT2_ext_1'
================================================================
* Date:           Mon Mar  4 11:09:17 2024

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        hls_ip
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+-----------+------------+
    |  Clock |  Target | Estimated | Uncertainty|
    +--------+---------+-----------+------------+
    |ap_clk  |  0.10 us|  47.294 ns|    27.00 ns|
    +--------+---------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +------------------------+---------------+---------+---------+----------+----------+-----+-----+---------+
        |                        |               |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |        Instance        |     Module    |   min   |   max   |    min   |    max   | min | max |   Type  |
        +------------------------+---------------+---------+---------+----------+----------+-----+-----+---------+
        |y_modp_montymul_fu_200  |modp_montymul  |        0|        0|      0 ns|      0 ns|    0|    0|       no|
        +------------------------+---------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                        |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |        Loop Name       |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_1231_1     |        ?|        ?|         ?|          -|          -|     ?|        no|
        | + VITIS_LOOP_1236_2    |        ?|        ?|         ?|          -|          -|     ?|        no|
        |  ++ VITIS_LOOP_1244_3  |        ?|        ?|         3|          -|          -|     ?|        no|
        +------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    2|       -|      -|    -|
|Expression       |        -|    -|       0|    920|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    9|       0|    244|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    159|    -|
|Register         |        -|    -|    1007|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|   11|    1007|   1323|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    5|      ~0|      2|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------+---------------+---------+----+---+-----+-----+
    |        Instance        |     Module    | BRAM_18K| DSP| FF| LUT | URAM|
    +------------------------+---------------+---------+----+---+-----+-----+
    |y_modp_montymul_fu_200  |modp_montymul  |        0|   9|  0|  244|    0|
    +------------------------+---------------+---------+----+---+-----+-----+
    |Total                   |               |        0|   9|  0|  244|    0|
    +------------------------+---------------+---------+----+---+-----+-----+

    * DSP: 
    +-----------------------------+------------------------+-----------+
    |           Instance          |         Module         | Expression|
    +-----------------------------+------------------------+-----------+
    |mul_mul_13s_8ns_13_4_1_U187  |mul_mul_13s_8ns_13_4_1  |    i0 * i1|
    |mul_mul_13s_8ns_13_4_1_U188  |mul_mul_13s_8ns_13_4_1  |    i0 * i1|
    +-----------------------------+------------------------+-----------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+-----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+-----+------------+------------+
    |add_ln1238_2_fu_397_p2  |         +|   0|  0|   14|          13|          13|
    |add_ln1238_fu_379_p2    |         +|   0|  0|   14|          13|          13|
    |add_ln1241_1_fu_322_p2  |         +|   0|  0|   20|          15|          15|
    |add_ln1241_fu_309_p2    |         +|   0|  0|   14|          13|          13|
    |add_ln1244_1_fu_445_p2  |         +|   0|  0|   71|          64|          64|
    |add_ln685_fu_461_p2     |         +|   0|  0|   32|          32|          32|
    |add_ln697_fu_538_p2     |         +|   0|  0|   39|          32|          32|
    |grp_fu_549_p0           |         +|   0|  0|   14|          13|          13|
    |r1_fu_392_p2            |         +|   0|  0|   20|          15|          15|
    |r2_fu_410_p2            |         +|   0|  0|   20|          15|          15|
    |u_fu_299_p2             |         +|   0|  0|   71|          64|           1|
    |v1_3_fu_450_p2          |         +|   0|  0|   71|          64|          64|
    |v_fu_369_p2             |         +|   0|  0|   70|          63|           1|
    |vla18_d1                |         +|   0|  0|   39|          32|          32|
    |sub_ln685_fu_456_p2     |         -|   0|  0|   32|          32|          32|
    |sub_ln697_fu_503_p2     |         -|   0|  0|   39|          32|          32|
    |and_ln685_fu_483_p2     |       and|   0|  0|   25|          25|          25|
    |and_ln697_fu_525_p2     |       and|   0|  0|   25|          25|          25|
    |icmp_ln1226_fu_232_p2   |      icmp|   0|  0|   18|          32|           1|
    |icmp_ln1231_fu_261_p2   |      icmp|   0|  0|   29|          64|          64|
    |icmp_ln1236_fu_294_p2   |      icmp|   0|  0|   29|          64|          64|
    |icmp_ln1244_fu_364_p2   |      icmp|   0|  0|   28|          63|          63|
    |select_ln685_fu_475_p3  |    select|   0|  0|    2|           1|           2|
    |select_ln697_fu_517_p3  |    select|   0|  0|    2|           1|           2|
    |n_fu_242_p2             |       shl|   0|  0|  182|           1|          64|
    +------------------------+----------+----+---+-----+------------+------------+
    |Total                   |          |   0|  0|  920|         788|         697|
    +------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +----------------+----+-----------+-----+-----------+
    |      Name      | LUT| Input Size| Bits| Total Bits|
    +----------------+----+-----------+-----+-----------+
    |ap_NS_fsm       |  53|         10|    1|         10|
    |idx_reg_189     |   9|          2|   64|        128|
    |m_fu_82         |   9|          2|   64|        128|
    |t_fu_78         |   9|          2|   64|        128|
    |u_07_reg_167    |   9|          2|   64|        128|
    |v1_reg_155      |   9|          2|   64|        128|
    |v_03_reg_178    |   9|          2|   63|        126|
    |vla18_address0  |  20|          4|   13|         52|
    |vla18_address1  |  14|          3|   13|         39|
    |vla18_we0       |   9|          2|    4|          8|
    |vla18_we1       |   9|          2|    4|          8|
    +----------------+----+-----------+-----+-----------+
    |Total           | 159|         33|  418|        883|
    +----------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------+----+----+-----+-----------+
    |              Name             | FF | LUT| Bits| Const Bits|
    +-------------------------------+----+----+-----+-----------+
    |add_ln1244_1_reg_704           |  64|   0|   64|          0|
    |add_ln697_reg_714              |  32|   0|   32|          0|
    |ap_CS_fsm                      |   9|   0|    9|          0|
    |ht_reg_622                     |  63|   0|   63|          0|
    |icmp_ln1226_reg_593            |   1|   0|    1|          0|
    |idx_reg_189                    |  64|   0|   64|          0|
    |lshr_ln_reg_650                |  13|   0|   13|          0|
    |m_fu_82                        |  64|   0|   64|          0|
    |mul_ln1242_reg_675             |  13|   0|   13|          0|
    |mul_ln1243_reg_680             |  13|   0|   13|          0|
    |n_reg_611                      |  64|   0|   64|          0|
    |p0i_cast_reg_576               |  31|   0|   32|          1|
    |p_cast_cast_cast_cast_reg_581  |  31|   0|   32|          1|
    |s_reg_670                      |  32|   0|   32|          0|
    |stride_cast2_reg_571           |   8|   0|   64|         56|
    |stride_cast_reg_587            |   8|   0|   13|          5|
    |t_fu_78                        |  64|   0|   64|          0|
    |trunc_ln1233_1_reg_632         |  13|   0|   13|          0|
    |trunc_ln1241_reg_637           |  13|   0|   13|          0|
    |u_07_reg_167                   |  64|   0|   64|          0|
    |u_reg_645                      |  64|   0|   64|          0|
    |v1_reg_155                     |  64|   0|   64|          0|
    |v_03_reg_178                   |  63|   0|   63|          0|
    |v_reg_688                      |  63|   0|   63|          0|
    |vla18_addr_318_reg_693         |  13|   0|   13|          0|
    |vla18_addr_319_reg_699         |  13|   0|   13|          0|
    |zext_ln1235_reg_627            |  63|   0|   64|          1|
    +-------------------------------+----+----+-----+-----------+
    |Total                          |1007|   0| 1071|         64|
    +-------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+-----------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  |  Source Object  |    C Type    |
+----------------+-----+-----+------------+-----------------+--------------+
|ap_clk          |   in|    1|  ap_ctrl_hs|  modp_NTT2_ext.1|  return value|
|ap_rst          |   in|    1|  ap_ctrl_hs|  modp_NTT2_ext.1|  return value|
|ap_start        |   in|    1|  ap_ctrl_hs|  modp_NTT2_ext.1|  return value|
|ap_done         |  out|    1|  ap_ctrl_hs|  modp_NTT2_ext.1|  return value|
|ap_idle         |  out|    1|  ap_ctrl_hs|  modp_NTT2_ext.1|  return value|
|ap_ready        |  out|    1|  ap_ctrl_hs|  modp_NTT2_ext.1|  return value|
|vla18_address0  |  out|   13|   ap_memory|            vla18|         array|
|vla18_ce0       |  out|    1|   ap_memory|            vla18|         array|
|vla18_we0       |  out|    4|   ap_memory|            vla18|         array|
|vla18_d0        |  out|   32|   ap_memory|            vla18|         array|
|vla18_q0        |   in|   32|   ap_memory|            vla18|         array|
|vla18_address1  |  out|   13|   ap_memory|            vla18|         array|
|vla18_ce1       |  out|    1|   ap_memory|            vla18|         array|
|vla18_we1       |  out|    4|   ap_memory|            vla18|         array|
|vla18_d1        |  out|   32|   ap_memory|            vla18|         array|
|vla18_q1        |   in|   32|   ap_memory|            vla18|         array|
|a               |   in|   15|     ap_none|                a|        scalar|
|stride          |   in|    8|     ap_none|           stride|        scalar|
|gm              |   in|   15|     ap_none|               gm|        scalar|
|logn            |   in|   32|     ap_none|             logn|        scalar|
|p               |   in|   25|     ap_none|                p|        scalar|
|p0i             |   in|   31|     ap_none|              p0i|        scalar|
+----------------+-----+-----+------------+-----------------+--------------+

