Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Fri Feb 24 20:59:24 2023
| Host         : mrxlaptop running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file TOP_control_sets_placed.rpt
| Design       : TOP
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    10 |
|    Minimum number of control sets                        |    10 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    51 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    10 |
| >= 0 to < 4        |     5 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     2 |
| >= 16              |     2 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              65 |           21 |
| No           | No                    | Yes                    |              33 |            9 |
| No           | Yes                   | No                     |               2 |            2 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               9 |            8 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------------+------------------------+---------------------------------+------------------+----------------+--------------+
|           Clock Signal           |      Enable Signal     |         Set/Reset Signal        | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------------------------+------------------------+---------------------------------+------------------+----------------+--------------+
|  div/clk_1K                      | start_IBUF             | light/status_reg[0]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  div/clk_1K                      | start_IBUF             | light/status_reg[1]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  light/status_reg[1]_LDC_i_1_n_0 |                        | light/status_reg[1]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  light/status_reg[0]_LDC_i_1_n_0 |                        | light/status_reg[0]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  show/utt/CLK                    |                        |                                 |                1 |              2 |         2.00 |
|  div/clk_1K                      | light/clock[6]_i_1_n_0 | light/clock[6]_i_3_n_0          |                6 |              7 |         1.17 |
|  light/E[0]                      |                        |                                 |                6 |             15 |         2.50 |
|  light/status_reg[0]_C_1[0]      |                        |                                 |                5 |             15 |         3.00 |
|  CLK_IBUF_BUFG                   |                        |                                 |                9 |             33 |         3.67 |
|  CLK_IBUF_BUFG                   |                        | div/clk_1K_i_2_n_0              |                9 |             33 |         3.67 |
+----------------------------------+------------------------+---------------------------------+------------------+----------------+--------------+


