-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
-- Version: 2022.2
-- Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity Processing_HW_Windowing is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    Buff0_re_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    Buff0_re_ce0 : OUT STD_LOGIC;
    Buff0_re_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    Buff0_im_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    Buff0_im_ce0 : OUT STD_LOGIC;
    Buff0_im_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    Buff1_re_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    Buff1_re_ce0 : OUT STD_LOGIC;
    Buff1_re_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    Buff1_im_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    Buff1_im_ce0 : OUT STD_LOGIC;
    Buff1_im_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    Buff2_re_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    Buff2_re_ce0 : OUT STD_LOGIC;
    Buff2_re_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    Buff2_im_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    Buff2_im_ce0 : OUT STD_LOGIC;
    Buff2_im_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    Buff3_re_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    Buff3_re_ce0 : OUT STD_LOGIC;
    Buff3_re_we0 : OUT STD_LOGIC;
    Buff3_re_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    Buff3_re_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    Buff3_im_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    Buff3_im_ce0 : OUT STD_LOGIC;
    Buff3_im_we0 : OUT STD_LOGIC;
    Buff3_im_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    Buff3_im_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    D0_dout : IN STD_LOGIC_VECTOR (63 downto 0);
    D0_num_data_valid : IN STD_LOGIC_VECTOR (10 downto 0);
    D0_fifo_cap : IN STD_LOGIC_VECTOR (10 downto 0);
    D0_empty_n : IN STD_LOGIC;
    D0_read : OUT STD_LOGIC;
    D1_din : OUT STD_LOGIC_VECTOR (63 downto 0);
    D1_num_data_valid : IN STD_LOGIC_VECTOR (10 downto 0);
    D1_fifo_cap : IN STD_LOGIC_VECTOR (10 downto 0);
    D1_full_n : IN STD_LOGIC;
    D1_write : OUT STD_LOGIC );
end;


architecture behav of Processing_HW_Windowing is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (4 downto 0) := "00001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (4 downto 0) := "00010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (4 downto 0) := "00100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (4 downto 0) := "01000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (4 downto 0) := "10000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv11_0 : STD_LOGIC_VECTOR (10 downto 0) := "00000000000";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (4 downto 0) := "00001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal grp_Windowing_Pipeline_VITIS_LOOP_5637_1_fu_46_ap_start : STD_LOGIC;
    signal grp_Windowing_Pipeline_VITIS_LOOP_5637_1_fu_46_ap_done : STD_LOGIC;
    signal grp_Windowing_Pipeline_VITIS_LOOP_5637_1_fu_46_ap_idle : STD_LOGIC;
    signal grp_Windowing_Pipeline_VITIS_LOOP_5637_1_fu_46_ap_ready : STD_LOGIC;
    signal grp_Windowing_Pipeline_VITIS_LOOP_5637_1_fu_46_D0_read : STD_LOGIC;
    signal grp_Windowing_Pipeline_VITIS_LOOP_5637_1_fu_46_Buff3_re_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_Windowing_Pipeline_VITIS_LOOP_5637_1_fu_46_Buff3_re_ce0 : STD_LOGIC;
    signal grp_Windowing_Pipeline_VITIS_LOOP_5637_1_fu_46_Buff3_re_we0 : STD_LOGIC;
    signal grp_Windowing_Pipeline_VITIS_LOOP_5637_1_fu_46_Buff3_re_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Windowing_Pipeline_VITIS_LOOP_5637_1_fu_46_Buff3_im_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_Windowing_Pipeline_VITIS_LOOP_5637_1_fu_46_Buff3_im_ce0 : STD_LOGIC;
    signal grp_Windowing_Pipeline_VITIS_LOOP_5637_1_fu_46_Buff3_im_we0 : STD_LOGIC;
    signal grp_Windowing_Pipeline_VITIS_LOOP_5637_1_fu_46_Buff3_im_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Windowing_Pipeline_VITIS_LOOP_5641_2_fu_56_ap_start : STD_LOGIC;
    signal grp_Windowing_Pipeline_VITIS_LOOP_5641_2_fu_56_ap_done : STD_LOGIC;
    signal grp_Windowing_Pipeline_VITIS_LOOP_5641_2_fu_56_ap_idle : STD_LOGIC;
    signal grp_Windowing_Pipeline_VITIS_LOOP_5641_2_fu_56_ap_ready : STD_LOGIC;
    signal grp_Windowing_Pipeline_VITIS_LOOP_5641_2_fu_56_D1_din : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_Windowing_Pipeline_VITIS_LOOP_5641_2_fu_56_D1_write : STD_LOGIC;
    signal grp_Windowing_Pipeline_VITIS_LOOP_5641_2_fu_56_Buff0_re_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_Windowing_Pipeline_VITIS_LOOP_5641_2_fu_56_Buff0_re_ce0 : STD_LOGIC;
    signal grp_Windowing_Pipeline_VITIS_LOOP_5641_2_fu_56_Buff0_im_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_Windowing_Pipeline_VITIS_LOOP_5641_2_fu_56_Buff0_im_ce0 : STD_LOGIC;
    signal grp_Windowing_Pipeline_VITIS_LOOP_5641_2_fu_56_Buff1_re_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_Windowing_Pipeline_VITIS_LOOP_5641_2_fu_56_Buff1_re_ce0 : STD_LOGIC;
    signal grp_Windowing_Pipeline_VITIS_LOOP_5641_2_fu_56_Buff1_im_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_Windowing_Pipeline_VITIS_LOOP_5641_2_fu_56_Buff1_im_ce0 : STD_LOGIC;
    signal grp_Windowing_Pipeline_VITIS_LOOP_5641_2_fu_56_Buff2_re_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_Windowing_Pipeline_VITIS_LOOP_5641_2_fu_56_Buff2_re_ce0 : STD_LOGIC;
    signal grp_Windowing_Pipeline_VITIS_LOOP_5641_2_fu_56_Buff2_im_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_Windowing_Pipeline_VITIS_LOOP_5641_2_fu_56_Buff2_im_ce0 : STD_LOGIC;
    signal grp_Windowing_Pipeline_VITIS_LOOP_5641_2_fu_56_Buff3_re_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_Windowing_Pipeline_VITIS_LOOP_5641_2_fu_56_Buff3_re_ce0 : STD_LOGIC;
    signal grp_Windowing_Pipeline_VITIS_LOOP_5641_2_fu_56_Buff3_im_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_Windowing_Pipeline_VITIS_LOOP_5641_2_fu_56_Buff3_im_ce0 : STD_LOGIC;
    signal grp_Windowing_Pipeline_VITIS_LOOP_5637_1_fu_46_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal grp_Windowing_Pipeline_VITIS_LOOP_5641_2_fu_56_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal ap_NS_fsm : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_ST_fsm_state5_blk : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component Processing_HW_Windowing_Pipeline_VITIS_LOOP_5637_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        D0_dout : IN STD_LOGIC_VECTOR (63 downto 0);
        D0_num_data_valid : IN STD_LOGIC_VECTOR (10 downto 0);
        D0_fifo_cap : IN STD_LOGIC_VECTOR (10 downto 0);
        D0_empty_n : IN STD_LOGIC;
        D0_read : OUT STD_LOGIC;
        Buff3_re_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        Buff3_re_ce0 : OUT STD_LOGIC;
        Buff3_re_we0 : OUT STD_LOGIC;
        Buff3_re_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        Buff3_im_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        Buff3_im_ce0 : OUT STD_LOGIC;
        Buff3_im_we0 : OUT STD_LOGIC;
        Buff3_im_d0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component Processing_HW_Windowing_Pipeline_VITIS_LOOP_5641_2 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        D1_din : OUT STD_LOGIC_VECTOR (63 downto 0);
        D1_num_data_valid : IN STD_LOGIC_VECTOR (10 downto 0);
        D1_fifo_cap : IN STD_LOGIC_VECTOR (10 downto 0);
        D1_full_n : IN STD_LOGIC;
        D1_write : OUT STD_LOGIC;
        Buff0_re_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        Buff0_re_ce0 : OUT STD_LOGIC;
        Buff0_re_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        Buff0_im_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        Buff0_im_ce0 : OUT STD_LOGIC;
        Buff0_im_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        Buff1_re_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        Buff1_re_ce0 : OUT STD_LOGIC;
        Buff1_re_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        Buff1_im_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        Buff1_im_ce0 : OUT STD_LOGIC;
        Buff1_im_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        Buff2_re_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        Buff2_re_ce0 : OUT STD_LOGIC;
        Buff2_re_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        Buff2_im_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        Buff2_im_ce0 : OUT STD_LOGIC;
        Buff2_im_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        Buff3_re_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        Buff3_re_ce0 : OUT STD_LOGIC;
        Buff3_re_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        Buff3_im_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        Buff3_im_ce0 : OUT STD_LOGIC;
        Buff3_im_q0 : IN STD_LOGIC_VECTOR (31 downto 0) );
    end component;



begin
    grp_Windowing_Pipeline_VITIS_LOOP_5637_1_fu_46 : component Processing_HW_Windowing_Pipeline_VITIS_LOOP_5637_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_Windowing_Pipeline_VITIS_LOOP_5637_1_fu_46_ap_start,
        ap_done => grp_Windowing_Pipeline_VITIS_LOOP_5637_1_fu_46_ap_done,
        ap_idle => grp_Windowing_Pipeline_VITIS_LOOP_5637_1_fu_46_ap_idle,
        ap_ready => grp_Windowing_Pipeline_VITIS_LOOP_5637_1_fu_46_ap_ready,
        D0_dout => D0_dout,
        D0_num_data_valid => ap_const_lv11_0,
        D0_fifo_cap => ap_const_lv11_0,
        D0_empty_n => D0_empty_n,
        D0_read => grp_Windowing_Pipeline_VITIS_LOOP_5637_1_fu_46_D0_read,
        Buff3_re_address0 => grp_Windowing_Pipeline_VITIS_LOOP_5637_1_fu_46_Buff3_re_address0,
        Buff3_re_ce0 => grp_Windowing_Pipeline_VITIS_LOOP_5637_1_fu_46_Buff3_re_ce0,
        Buff3_re_we0 => grp_Windowing_Pipeline_VITIS_LOOP_5637_1_fu_46_Buff3_re_we0,
        Buff3_re_d0 => grp_Windowing_Pipeline_VITIS_LOOP_5637_1_fu_46_Buff3_re_d0,
        Buff3_im_address0 => grp_Windowing_Pipeline_VITIS_LOOP_5637_1_fu_46_Buff3_im_address0,
        Buff3_im_ce0 => grp_Windowing_Pipeline_VITIS_LOOP_5637_1_fu_46_Buff3_im_ce0,
        Buff3_im_we0 => grp_Windowing_Pipeline_VITIS_LOOP_5637_1_fu_46_Buff3_im_we0,
        Buff3_im_d0 => grp_Windowing_Pipeline_VITIS_LOOP_5637_1_fu_46_Buff3_im_d0);

    grp_Windowing_Pipeline_VITIS_LOOP_5641_2_fu_56 : component Processing_HW_Windowing_Pipeline_VITIS_LOOP_5641_2
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_Windowing_Pipeline_VITIS_LOOP_5641_2_fu_56_ap_start,
        ap_done => grp_Windowing_Pipeline_VITIS_LOOP_5641_2_fu_56_ap_done,
        ap_idle => grp_Windowing_Pipeline_VITIS_LOOP_5641_2_fu_56_ap_idle,
        ap_ready => grp_Windowing_Pipeline_VITIS_LOOP_5641_2_fu_56_ap_ready,
        D1_din => grp_Windowing_Pipeline_VITIS_LOOP_5641_2_fu_56_D1_din,
        D1_num_data_valid => ap_const_lv11_0,
        D1_fifo_cap => ap_const_lv11_0,
        D1_full_n => D1_full_n,
        D1_write => grp_Windowing_Pipeline_VITIS_LOOP_5641_2_fu_56_D1_write,
        Buff0_re_address0 => grp_Windowing_Pipeline_VITIS_LOOP_5641_2_fu_56_Buff0_re_address0,
        Buff0_re_ce0 => grp_Windowing_Pipeline_VITIS_LOOP_5641_2_fu_56_Buff0_re_ce0,
        Buff0_re_q0 => Buff0_re_q0,
        Buff0_im_address0 => grp_Windowing_Pipeline_VITIS_LOOP_5641_2_fu_56_Buff0_im_address0,
        Buff0_im_ce0 => grp_Windowing_Pipeline_VITIS_LOOP_5641_2_fu_56_Buff0_im_ce0,
        Buff0_im_q0 => Buff0_im_q0,
        Buff1_re_address0 => grp_Windowing_Pipeline_VITIS_LOOP_5641_2_fu_56_Buff1_re_address0,
        Buff1_re_ce0 => grp_Windowing_Pipeline_VITIS_LOOP_5641_2_fu_56_Buff1_re_ce0,
        Buff1_re_q0 => Buff1_re_q0,
        Buff1_im_address0 => grp_Windowing_Pipeline_VITIS_LOOP_5641_2_fu_56_Buff1_im_address0,
        Buff1_im_ce0 => grp_Windowing_Pipeline_VITIS_LOOP_5641_2_fu_56_Buff1_im_ce0,
        Buff1_im_q0 => Buff1_im_q0,
        Buff2_re_address0 => grp_Windowing_Pipeline_VITIS_LOOP_5641_2_fu_56_Buff2_re_address0,
        Buff2_re_ce0 => grp_Windowing_Pipeline_VITIS_LOOP_5641_2_fu_56_Buff2_re_ce0,
        Buff2_re_q0 => Buff2_re_q0,
        Buff2_im_address0 => grp_Windowing_Pipeline_VITIS_LOOP_5641_2_fu_56_Buff2_im_address0,
        Buff2_im_ce0 => grp_Windowing_Pipeline_VITIS_LOOP_5641_2_fu_56_Buff2_im_ce0,
        Buff2_im_q0 => Buff2_im_q0,
        Buff3_re_address0 => grp_Windowing_Pipeline_VITIS_LOOP_5641_2_fu_56_Buff3_re_address0,
        Buff3_re_ce0 => grp_Windowing_Pipeline_VITIS_LOOP_5641_2_fu_56_Buff3_re_ce0,
        Buff3_re_q0 => Buff3_re_q0,
        Buff3_im_address0 => grp_Windowing_Pipeline_VITIS_LOOP_5641_2_fu_56_Buff3_im_address0,
        Buff3_im_ce0 => grp_Windowing_Pipeline_VITIS_LOOP_5641_2_fu_56_Buff3_im_ce0,
        Buff3_im_q0 => Buff3_im_q0);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    grp_Windowing_Pipeline_VITIS_LOOP_5637_1_fu_46_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_Windowing_Pipeline_VITIS_LOOP_5637_1_fu_46_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                    grp_Windowing_Pipeline_VITIS_LOOP_5637_1_fu_46_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_Windowing_Pipeline_VITIS_LOOP_5637_1_fu_46_ap_ready = ap_const_logic_1)) then 
                    grp_Windowing_Pipeline_VITIS_LOOP_5637_1_fu_46_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_Windowing_Pipeline_VITIS_LOOP_5641_2_fu_56_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_Windowing_Pipeline_VITIS_LOOP_5641_2_fu_56_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
                    grp_Windowing_Pipeline_VITIS_LOOP_5641_2_fu_56_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_Windowing_Pipeline_VITIS_LOOP_5641_2_fu_56_ap_ready = ap_const_logic_1)) then 
                    grp_Windowing_Pipeline_VITIS_LOOP_5641_2_fu_56_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, grp_Windowing_Pipeline_VITIS_LOOP_5637_1_fu_46_ap_done, grp_Windowing_Pipeline_VITIS_LOOP_5641_2_fu_56_ap_done, ap_CS_fsm_state2, ap_CS_fsm_state5)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((grp_Windowing_Pipeline_VITIS_LOOP_5637_1_fu_46_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    ap_NS_fsm <= ap_ST_fsm_state3;
                else
                    ap_NS_fsm <= ap_ST_fsm_state2;
                end if;
            when ap_ST_fsm_state3 => 
                ap_NS_fsm <= ap_ST_fsm_state4;
            when ap_ST_fsm_state4 => 
                ap_NS_fsm <= ap_ST_fsm_state5;
            when ap_ST_fsm_state5 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state5) and (grp_Windowing_Pipeline_VITIS_LOOP_5641_2_fu_56_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state5;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXX";
        end case;
    end process;
    Buff0_im_address0 <= grp_Windowing_Pipeline_VITIS_LOOP_5641_2_fu_56_Buff0_im_address0;
    Buff0_im_ce0 <= grp_Windowing_Pipeline_VITIS_LOOP_5641_2_fu_56_Buff0_im_ce0;
    Buff0_re_address0 <= grp_Windowing_Pipeline_VITIS_LOOP_5641_2_fu_56_Buff0_re_address0;
    Buff0_re_ce0 <= grp_Windowing_Pipeline_VITIS_LOOP_5641_2_fu_56_Buff0_re_ce0;
    Buff1_im_address0 <= grp_Windowing_Pipeline_VITIS_LOOP_5641_2_fu_56_Buff1_im_address0;
    Buff1_im_ce0 <= grp_Windowing_Pipeline_VITIS_LOOP_5641_2_fu_56_Buff1_im_ce0;
    Buff1_re_address0 <= grp_Windowing_Pipeline_VITIS_LOOP_5641_2_fu_56_Buff1_re_address0;
    Buff1_re_ce0 <= grp_Windowing_Pipeline_VITIS_LOOP_5641_2_fu_56_Buff1_re_ce0;
    Buff2_im_address0 <= grp_Windowing_Pipeline_VITIS_LOOP_5641_2_fu_56_Buff2_im_address0;
    Buff2_im_ce0 <= grp_Windowing_Pipeline_VITIS_LOOP_5641_2_fu_56_Buff2_im_ce0;
    Buff2_re_address0 <= grp_Windowing_Pipeline_VITIS_LOOP_5641_2_fu_56_Buff2_re_address0;
    Buff2_re_ce0 <= grp_Windowing_Pipeline_VITIS_LOOP_5641_2_fu_56_Buff2_re_ce0;

    Buff3_im_address0_assign_proc : process(grp_Windowing_Pipeline_VITIS_LOOP_5637_1_fu_46_Buff3_im_address0, grp_Windowing_Pipeline_VITIS_LOOP_5641_2_fu_56_Buff3_im_address0, ap_CS_fsm_state2, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            Buff3_im_address0 <= grp_Windowing_Pipeline_VITIS_LOOP_5641_2_fu_56_Buff3_im_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            Buff3_im_address0 <= grp_Windowing_Pipeline_VITIS_LOOP_5637_1_fu_46_Buff3_im_address0;
        else 
            Buff3_im_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    Buff3_im_ce0_assign_proc : process(grp_Windowing_Pipeline_VITIS_LOOP_5637_1_fu_46_Buff3_im_ce0, grp_Windowing_Pipeline_VITIS_LOOP_5641_2_fu_56_Buff3_im_ce0, ap_CS_fsm_state2, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            Buff3_im_ce0 <= grp_Windowing_Pipeline_VITIS_LOOP_5641_2_fu_56_Buff3_im_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            Buff3_im_ce0 <= grp_Windowing_Pipeline_VITIS_LOOP_5637_1_fu_46_Buff3_im_ce0;
        else 
            Buff3_im_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    Buff3_im_d0 <= grp_Windowing_Pipeline_VITIS_LOOP_5637_1_fu_46_Buff3_im_d0;

    Buff3_im_we0_assign_proc : process(grp_Windowing_Pipeline_VITIS_LOOP_5637_1_fu_46_Buff3_im_we0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            Buff3_im_we0 <= grp_Windowing_Pipeline_VITIS_LOOP_5637_1_fu_46_Buff3_im_we0;
        else 
            Buff3_im_we0 <= ap_const_logic_0;
        end if; 
    end process;


    Buff3_re_address0_assign_proc : process(grp_Windowing_Pipeline_VITIS_LOOP_5637_1_fu_46_Buff3_re_address0, grp_Windowing_Pipeline_VITIS_LOOP_5641_2_fu_56_Buff3_re_address0, ap_CS_fsm_state2, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            Buff3_re_address0 <= grp_Windowing_Pipeline_VITIS_LOOP_5641_2_fu_56_Buff3_re_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            Buff3_re_address0 <= grp_Windowing_Pipeline_VITIS_LOOP_5637_1_fu_46_Buff3_re_address0;
        else 
            Buff3_re_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    Buff3_re_ce0_assign_proc : process(grp_Windowing_Pipeline_VITIS_LOOP_5637_1_fu_46_Buff3_re_ce0, grp_Windowing_Pipeline_VITIS_LOOP_5641_2_fu_56_Buff3_re_ce0, ap_CS_fsm_state2, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            Buff3_re_ce0 <= grp_Windowing_Pipeline_VITIS_LOOP_5641_2_fu_56_Buff3_re_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            Buff3_re_ce0 <= grp_Windowing_Pipeline_VITIS_LOOP_5637_1_fu_46_Buff3_re_ce0;
        else 
            Buff3_re_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    Buff3_re_d0 <= grp_Windowing_Pipeline_VITIS_LOOP_5637_1_fu_46_Buff3_re_d0;

    Buff3_re_we0_assign_proc : process(grp_Windowing_Pipeline_VITIS_LOOP_5637_1_fu_46_Buff3_re_we0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            Buff3_re_we0 <= grp_Windowing_Pipeline_VITIS_LOOP_5637_1_fu_46_Buff3_re_we0;
        else 
            Buff3_re_we0 <= ap_const_logic_0;
        end if; 
    end process;


    D0_read_assign_proc : process(grp_Windowing_Pipeline_VITIS_LOOP_5637_1_fu_46_D0_read, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            D0_read <= grp_Windowing_Pipeline_VITIS_LOOP_5637_1_fu_46_D0_read;
        else 
            D0_read <= ap_const_logic_0;
        end if; 
    end process;

    D1_din <= grp_Windowing_Pipeline_VITIS_LOOP_5641_2_fu_56_D1_din;

    D1_write_assign_proc : process(grp_Windowing_Pipeline_VITIS_LOOP_5641_2_fu_56_D1_write, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            D1_write <= grp_Windowing_Pipeline_VITIS_LOOP_5641_2_fu_56_D1_write;
        else 
            D1_write <= ap_const_logic_0;
        end if; 
    end process;

    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);

    ap_ST_fsm_state1_blk_assign_proc : process(ap_start)
    begin
        if ((ap_start = ap_const_logic_0)) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state2_blk_assign_proc : process(grp_Windowing_Pipeline_VITIS_LOOP_5637_1_fu_46_ap_done)
    begin
        if ((grp_Windowing_Pipeline_VITIS_LOOP_5637_1_fu_46_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state2_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state2_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state3_blk <= ap_const_logic_0;
    ap_ST_fsm_state4_blk <= ap_const_logic_0;

    ap_ST_fsm_state5_blk_assign_proc : process(grp_Windowing_Pipeline_VITIS_LOOP_5641_2_fu_56_ap_done)
    begin
        if ((grp_Windowing_Pipeline_VITIS_LOOP_5641_2_fu_56_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state5_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state5_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_assign_proc : process(ap_start, ap_CS_fsm_state1, grp_Windowing_Pipeline_VITIS_LOOP_5641_2_fu_56_ap_done, ap_CS_fsm_state5)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_0)) or ((ap_const_logic_1 = ap_CS_fsm_state5) and (grp_Windowing_Pipeline_VITIS_LOOP_5641_2_fu_56_ap_done = ap_const_logic_1)))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(grp_Windowing_Pipeline_VITIS_LOOP_5641_2_fu_56_ap_done, ap_CS_fsm_state5)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) and (grp_Windowing_Pipeline_VITIS_LOOP_5641_2_fu_56_ap_done = ap_const_logic_1))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    grp_Windowing_Pipeline_VITIS_LOOP_5637_1_fu_46_ap_start <= grp_Windowing_Pipeline_VITIS_LOOP_5637_1_fu_46_ap_start_reg;
    grp_Windowing_Pipeline_VITIS_LOOP_5641_2_fu_56_ap_start <= grp_Windowing_Pipeline_VITIS_LOOP_5641_2_fu_56_ap_start_reg;
end behav;
