
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000683                       # Number of seconds simulated
sim_ticks                                   683366000                       # Number of ticks simulated
final_tick                                  683366000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 102943                       # Simulator instruction rate (inst/s)
host_op_rate                                   205582                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               68528053                       # Simulator tick rate (ticks/s)
host_mem_usage                                4328368                       # Number of bytes of host memory used
host_seconds                                     9.97                       # Real time elapsed on the host
sim_insts                                     1026548                       # Number of instructions simulated
sim_ops                                       2050071                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED    683366000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst          239296                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data            6720                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.dcache.prefetcher        40704                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.icache.prefetcher      1649280                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::feature_extraction_datapath.cache.prefetcher          128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1936128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst       239296                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        239296                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks         1856                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total            1856                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst             3739                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data              105                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.dcache.prefetcher          636                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.icache.prefetcher        25770                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::feature_extraction_datapath.cache.prefetcher            2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               30252                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks            29                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                 29                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst          350172528                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data            9833676                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.dcache.prefetcher     59563982                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.icache.prefetcher   2413465112                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::feature_extraction_datapath.cache.prefetcher       187308                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2833222607                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst     350172528                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        350172528                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks         2715968                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total              2715968                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks         2715968                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst         350172528                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data           9833676                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.dcache.prefetcher     59563982                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.icache.prefetcher   2413465112                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::feature_extraction_datapath.cache.prefetcher       187308                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2835938575                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                       30254                       # Number of read requests accepted
system.mem_ctrls.writeReqs                         29                       # Number of write requests accepted
system.mem_ctrls.readBursts                     30254                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                       29                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                1935104                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    1152                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 1936256                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                 1856                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                     18                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              6552                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              3017                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               297                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               183                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              5943                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              6188                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                96                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               142                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               272                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               121                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              258                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              242                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             6732                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13               71                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              122                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                     683363007                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 30254                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                   29                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    5342                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    5280                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    4184                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    4022                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                    2526                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    2195                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    1909                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    1724                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                    1082                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     764                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                    411                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                    317                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                    101                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     74                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     57                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                     48                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                     45                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                     39                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                     29                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                     19                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                     19                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                     18                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                     14                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                     13                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         3375                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    572.036741                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   443.070449                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   375.008029                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127           59      1.75%      1.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          194      5.75%      7.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         1542     45.69%     53.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           63      1.87%     55.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           89      2.64%     57.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           50      1.48%     59.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           59      1.75%     60.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           44      1.30%     62.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         1275     37.78%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         3375                       # Bytes accessed per row activation
system.mem_ctrls.totQLat                    952189811                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat              1519114811                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                  151180000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     31491.92                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                50241.92                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                      2831.72                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2833.41                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      2.72                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        22.12                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    22.12                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       5.73                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.19                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                    26849                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 88.80                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                 0.00                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      22565.90                       # Average gap between requests
system.mem_ctrls.pageHitRate                    88.71                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                 19913460                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                 10557690                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy               160064520                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         53473680.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy            141606240                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy              1085760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy       168009210                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy          598080                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy                0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy              555308640                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            812.607944                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime            369937396                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE       339000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF      22620000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN      1555536                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT     290421854                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN    368429610                       # Time in different power states
system.mem_ctrls_1.actEnergy                  4269720                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                  2250435                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                55806240                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         54088320.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy             59529660                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy              3183840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy       230154600                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy        15184320                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy     614640.000000                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy              425154885                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            622.148139                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime            544446411                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE      1534000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF      22904000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF        96502                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN     39528610                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT     114481589                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN    504821299                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED    683366000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                  303996                       # Number of BP lookups
system.cpu.branchPred.condPredicted            303996                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             15197                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               265774                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                   21065                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect               3044                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          265774                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             113068                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses           152706                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted        11780                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED    683366000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                      283364                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                      179396                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                          1397                       # TLB misses on read requests
system.cpu.dtb.wrMisses                            84                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED    683366000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED    683366000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                      199863                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           133                       # TLB misses on write requests
system.cpu.workload.numSyscalls                   782                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON       683366000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                          1366733                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles             373665                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                        1381247                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                      303996                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             134133                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                        462992                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                   30526                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                   37                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           421                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles           61                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.CacheLines                    199787                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                  4679                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples             852439                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              3.188104                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.558734                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                   420592     49.34%     49.34% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    27968      3.28%     52.62% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    20722      2.43%     55.05% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    20874      2.45%     57.50% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    34311      4.03%     61.53% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                    36938      4.33%     65.86% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                    15643      1.84%     67.69% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                    33290      3.91%     71.60% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                   242101     28.40%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total               852439                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.222425                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.010619                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                   355745                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles                 69451                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                    401114                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                 10866                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                  15263                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts                2653415                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                  15263                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                   366280                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                   45795                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles          20304                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                    401025                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                  3772                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts                2589639                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                    45                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                    533                       # Number of times rename has blocked due to IQ full
system.cpu.rename.SQFullEvents                   2267                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands             2898079                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups               6614101                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups          3848684                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups            134019                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps               2308371                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                   589708                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                921                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts            929                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                     11522                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads               301742                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              202404                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads             16388                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores             6827                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                    2454858                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                4079                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                   2337194                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued              2172                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined          408865                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined       506748                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved           3297                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples        852439                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.741773                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.522042                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              279224     32.76%     32.76% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1               69890      8.20%     40.95% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2               78906      9.26%     50.21% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3               91366     10.72%     60.93% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4               86868     10.19%     71.12% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5               91738     10.76%     81.88% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6               74779      8.77%     90.65% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7               56786      6.66%     97.32% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8               22882      2.68%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total          852439                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   24597     86.66%     86.66% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     86.66% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     86.66% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                    20      0.07%     86.73% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     86.73% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     86.73% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     86.73% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     86.73% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     86.73% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     86.73% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     86.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     86.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     86.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     86.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     86.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     86.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     86.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     86.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     86.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     86.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     86.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     86.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     86.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     86.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     86.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     86.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     86.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     86.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     86.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     86.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     86.73% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                   1205      4.25%     90.98% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                  2484      8.75%     99.73% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                12      0.04%     99.77% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite               64      0.23%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass             13115      0.56%      0.56% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               1794545     76.78%     77.34% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                 2921      0.12%     77.47% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                  5353      0.23%     77.70% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd               48277      2.07%     79.76% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     79.76% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     79.76% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     79.76% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     79.76% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     79.76% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     79.76% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     79.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     79.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     79.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     79.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     79.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     79.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     79.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     79.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     79.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     79.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     79.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     79.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     79.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     79.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     79.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     79.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     79.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     79.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     79.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     79.76% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               281460     12.04%     91.81% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              182847      7.82%     99.63% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead            7594      0.32%     99.95% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite           1082      0.05%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                2337194                       # Type of FU issued
system.cpu.iq.rate                           1.710059                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                       28382                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.012144                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads            5421165                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes           2788266                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses      2218402                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads              136216                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes              79577                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses        67188                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                2284315                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                   68146                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads            41798                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads        54837                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses           14                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation          903                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores        36928                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads          615                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked             2                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                  15263                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                   45065                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                   127                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts             2458937                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts               396                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts                301742                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts               202404                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts               1940                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                     19                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                   107                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents            903                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect           3265                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect        18961                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                22226                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts               2300024                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts                282474                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             37170                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                       461864                       # number of memory reference insts executed
system.cpu.iew.exec_branches                   251348                       # Number of branches executed
system.cpu.iew.exec_stores                     179390                       # Number of stores executed
system.cpu.iew.exec_rate                     1.682863                       # Inst execution rate
system.cpu.iew.wb_sent                        2293821                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                       2285590                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                   1628120                       # num instructions producing a value
system.cpu.iew.wb_consumers                   2655734                       # num instructions consuming a value
system.cpu.iew.wb_rate                       1.672302                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.613058                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts          408879                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls             782                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts             15230                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples       792831                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     2.585760                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.892100                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       285175     35.97%     35.97% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       116844     14.74%     50.71% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2        72296      9.12%     59.83% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3        91127     11.49%     71.32% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        40746      5.14%     76.46% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5        32193      4.06%     80.52% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6        14553      1.84%     82.35% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7        15189      1.92%     84.27% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       124708     15.73%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total       792831                       # Number of insts commited each cycle
system.cpu.commit.committedInsts              1026548                       # Number of instructions committed
system.cpu.commit.committedOps                2050071                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                         412381                       # Number of memory references committed
system.cpu.commit.loads                        246905                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                     228673                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                      63641                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                   1991901                       # Number of committed integer instructions.
system.cpu.commit.function_calls                16068                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass         8746      0.43%      0.43% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          1573944     76.78%     77.20% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult            2912      0.14%     77.34% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv             5341      0.26%     77.60% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd          46747      2.28%     79.88% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     79.88% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     79.88% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     79.88% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     79.88% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     79.88% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     79.88% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     79.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     79.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     79.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     79.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     79.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     79.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     79.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     79.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     79.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     79.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     79.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     79.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     79.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     79.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     79.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     79.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     79.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     79.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     79.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     79.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     79.88% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          240510     11.73%     91.62% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         164726      8.04%     99.65% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead         6395      0.31%     99.96% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite          750      0.04%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           2050071                       # Class of committed instruction
system.cpu.commit.bw_lim_events                124708                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                      3127073                       # The number of ROB reads
system.cpu.rob.rob_writes                     4978232                       # The number of ROB writes
system.cpu.timesIdled                            4590                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                          514294                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                     1026548                       # Number of Instructions Simulated
system.cpu.committedOps                       2050071                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.331387                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.331387                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.751096                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.751096                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                  3363134                       # number of integer regfile reads
system.cpu.int_regfile_writes                 1804129                       # number of integer regfile writes
system.cpu.fp_regfile_reads                    121461                       # number of floating regfile reads
system.cpu.fp_regfile_writes                    61097                       # number of floating regfile writes
system.cpu.cc_regfile_reads                   1360324                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   707545                       # number of cc regfile writes
system.cpu.misc_regfile_reads                  962928                       # number of misc regfile reads
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED    683366000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.prefetcher.num_hwpf_issued      2529042                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfIdentified      3231750                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfBufferHit       679691                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull           69                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage          8618                       # number of prefetches not generated due to page crossing
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED    683366000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements               203                       # number of replacements
system.cpu.dcache.tags.tagsinuse           520.685902                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              404830                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               741                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            546.329285                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data    77.643314                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::cpu.dcache.prefetcher   443.042588                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.075824                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::cpu.dcache.prefetcher     0.432659                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.508482                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          459                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024           79                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::0           42                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::2          417                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           74                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.448242                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.077148                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            810834                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           810834                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED    683366000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data       239400                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          239400                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data       165428                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         165428                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data        404828                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           404828                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data       404828                       # number of overall hits
system.cpu.dcache.overall_hits::total          404828                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data          170                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           170                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data           48                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total           48                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data          218                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            218                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data          218                       # number of overall misses
system.cpu.dcache.overall_misses::total           218                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data     13436000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     13436000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data      4018500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      4018500                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data     17454500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     17454500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data     17454500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     17454500                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data       239570                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       239570                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data       165476                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       165476                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data       405046                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       405046                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data       405046                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       405046                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.000710                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000710                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.000290                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000290                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.000538                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000538                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.000538                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000538                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 79035.294118                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 79035.294118                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 83718.750000                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 83718.750000                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 80066.513761                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 80066.513761                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 80066.513761                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 80066.513761                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs           23                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 1                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs           23                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches               137                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::writebacks           29                       # number of writebacks
system.cpu.dcache.writebacks::total                29                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data          105                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          105                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data            6                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            6                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data          111                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          111                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data          111                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          111                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data           65                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total           65                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data           42                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           42                       # number of WriteReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::cpu.dcache.prefetcher          637                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total          637                       # number of HardPFReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data          107                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          107                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data          107                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.dcache.prefetcher          637                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          744                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data      6017000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      6017000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data      3659500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      3659500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::cpu.dcache.prefetcher     61986960                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total     61986960                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data      9676500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total      9676500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data      9676500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.dcache.prefetcher     61986960                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     71663460                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.000271                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000271                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.000254                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000254                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.000264                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000264                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.000264                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001837                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 92569.230769                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 92569.230769                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 87130.952381                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 87130.952381                       # average WriteReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::cpu.dcache.prefetcher 97310.769231                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 97310.769231                       # average HardPFReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 90434.579439                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 90434.579439                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 90434.579439                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.dcache.prefetcher 97310.769231                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 96321.854839                       # average overall mshr miss latency
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED    683366000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED    683366000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED    683366000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.prefetcher.num_hwpf_issued      1343491                       # number of hwpf issued
system.cpu.icache.prefetcher.pfIdentified      1357533                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfBufferHit        12637                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull          153                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage        240763                       # number of prefetches not generated due to page crossing
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED    683366000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements             28997                       # number of replacements
system.cpu.icache.tags.tagsinuse           508.260929                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              191291                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             29509                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs              6.482463                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle          24285000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst    56.108336                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::cpu.icache.prefetcher   452.152593                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.109587                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::cpu.icache.prefetcher     0.883111                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.992697                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1022          453                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_blocks::1024           59                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1022::0          147                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1022::2          306                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           18                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           41                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1022     0.884766                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.115234                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            429083                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           429083                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED    683366000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst       191291                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          191291                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst        191291                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           191291                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst       191291                       # number of overall hits
system.cpu.icache.overall_hits::total          191291                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst         8496                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          8496                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst         8496                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           8496                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst         8496                       # number of overall misses
system.cpu.icache.overall_misses::total          8496                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst    467610500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    467610500                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst    467610500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    467610500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst    467610500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    467610500                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst       199787                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       199787                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst       199787                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       199787                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst       199787                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       199787                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.042525                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.042525                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.042525                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.042525                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.042525                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.042525                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 55038.900659                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 55038.900659                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 55038.900659                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 55038.900659                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 55038.900659                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 55038.900659                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.unused_prefetches             14892                       # number of HardPF blocks evicted w/o reference
system.cpu.icache.ReadReq_mshr_hits::cpu.inst         4757                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         4757                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst         4757                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         4757                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst         4757                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         4757                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst         3739                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         3739                       # number of ReadReq MSHR misses
system.cpu.icache.HardPFReq_mshr_misses::cpu.icache.prefetcher        25772                       # number of HardPFReq MSHR misses
system.cpu.icache.HardPFReq_mshr_misses::total        25772                       # number of HardPFReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst         3739                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         3739                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst         3739                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.icache.prefetcher        25772                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        29511                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst    303807000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    303807000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.HardPFReq_mshr_miss_latency::cpu.icache.prefetcher   2105515369                       # number of HardPFReq MSHR miss cycles
system.cpu.icache.HardPFReq_mshr_miss_latency::total   2105515369                       # number of HardPFReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst    303807000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    303807000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst    303807000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.icache.prefetcher   2105515369                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   2409322369                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.018715                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.018715                       # mshr miss rate for ReadReq accesses
system.cpu.icache.HardPFReq_mshr_miss_rate::cpu.icache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.icache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.018715                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.018715                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.018715                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.icache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.147712                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 81253.543728                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 81253.543728                       # average ReadReq mshr miss latency
system.cpu.icache.HardPFReq_avg_mshr_miss_latency::cpu.icache.prefetcher 81697.787095                       # average HardPFReq mshr miss latency
system.cpu.icache.HardPFReq_avg_mshr_miss_latency::total 81697.787095                       # average HardPFReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 81253.543728                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 81253.543728                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 81253.543728                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.icache.prefetcher 81697.787095                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 81641.502118                       # average overall mshr miss latency
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED    683366000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED    683366000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.feature_extraction_datapath.clk_domain.clock        10000                       # Clock period in ticks
system.feature_extraction_datapath.pwrStateResidencyTicks::UNDEFINED    683366000                       # Cumulative time (in ticks) in various power states
system.feature_extraction_datapath.cache_queue_reads            0                       # Number of reads to the feature_extraction_datapath.cache_queue
system.feature_extraction_datapath.cache_queue_writes            0                       # Number of writes to the feature_extraction_datapath.cache_queue
system.feature_extraction_datapath.total_dcache_loads            0                       # Total number of dcache loads
system.feature_extraction_datapath.total_dcache_stores            0                       # Total number of dcache stores.
system.feature_extraction_datapath.dcache_latency::samples            0                       # Histogram of dcache total access latency
system.feature_extraction_datapath.dcache_latency::mean          nan                       # Histogram of dcache total access latency
system.feature_extraction_datapath.dcache_latency::gmean          nan                       # Histogram of dcache total access latency
system.feature_extraction_datapath.dcache_latency::stdev          nan                       # Histogram of dcache total access latency
system.feature_extraction_datapath.dcache_latency::0            0                       # Histogram of dcache total access latency
system.feature_extraction_datapath.dcache_latency::1            0                       # Histogram of dcache total access latency
system.feature_extraction_datapath.dcache_latency::2            0                       # Histogram of dcache total access latency
system.feature_extraction_datapath.dcache_latency::3            0                       # Histogram of dcache total access latency
system.feature_extraction_datapath.dcache_latency::4            0                       # Histogram of dcache total access latency
system.feature_extraction_datapath.dcache_latency::5            0                       # Histogram of dcache total access latency
system.feature_extraction_datapath.dcache_latency::6            0                       # Histogram of dcache total access latency
system.feature_extraction_datapath.dcache_latency::7            0                       # Histogram of dcache total access latency
system.feature_extraction_datapath.dcache_latency::8            0                       # Histogram of dcache total access latency
system.feature_extraction_datapath.dcache_latency::9            0                       # Histogram of dcache total access latency
system.feature_extraction_datapath.dcache_latency::10            0                       # Histogram of dcache total access latency
system.feature_extraction_datapath.dcache_latency::11            0                       # Histogram of dcache total access latency
system.feature_extraction_datapath.dcache_latency::12            0                       # Histogram of dcache total access latency
system.feature_extraction_datapath.dcache_latency::13            0                       # Histogram of dcache total access latency
system.feature_extraction_datapath.dcache_latency::14            0                       # Histogram of dcache total access latency
system.feature_extraction_datapath.dcache_latency::15            0                       # Histogram of dcache total access latency
system.feature_extraction_datapath.dcache_latency::16            0                       # Histogram of dcache total access latency
system.feature_extraction_datapath.dcache_latency::17            0                       # Histogram of dcache total access latency
system.feature_extraction_datapath.dcache_latency::18            0                       # Histogram of dcache total access latency
system.feature_extraction_datapath.dcache_latency::19            0                       # Histogram of dcache total access latency
system.feature_extraction_datapath.dcache_latency::20            0                       # Histogram of dcache total access latency
system.feature_extraction_datapath.dcache_latency::21            0                       # Histogram of dcache total access latency
system.feature_extraction_datapath.dcache_latency::22            0                       # Histogram of dcache total access latency
system.feature_extraction_datapath.dcache_latency::23            0                       # Histogram of dcache total access latency
system.feature_extraction_datapath.dcache_latency::24            0                       # Histogram of dcache total access latency
system.feature_extraction_datapath.dcache_latency::25            0                       # Histogram of dcache total access latency
system.feature_extraction_datapath.dcache_latency::26            0                       # Histogram of dcache total access latency
system.feature_extraction_datapath.dcache_latency::27            0                       # Histogram of dcache total access latency
system.feature_extraction_datapath.dcache_latency::28            0                       # Histogram of dcache total access latency
system.feature_extraction_datapath.dcache_latency::29            0                       # Histogram of dcache total access latency
system.feature_extraction_datapath.dcache_latency::total            0                       # Histogram of dcache total access latency
system.feature_extraction_datapath.dcache_queue_time::samples            0                       # Histogram of time dcache request spent in queue
system.feature_extraction_datapath.dcache_queue_time::mean          nan                       # Histogram of time dcache request spent in queue
system.feature_extraction_datapath.dcache_queue_time::gmean          nan                       # Histogram of time dcache request spent in queue
system.feature_extraction_datapath.dcache_queue_time::stdev          nan                       # Histogram of time dcache request spent in queue
system.feature_extraction_datapath.dcache_queue_time::0            0                       # Histogram of time dcache request spent in queue
system.feature_extraction_datapath.dcache_queue_time::1            0                       # Histogram of time dcache request spent in queue
system.feature_extraction_datapath.dcache_queue_time::2            0                       # Histogram of time dcache request spent in queue
system.feature_extraction_datapath.dcache_queue_time::3            0                       # Histogram of time dcache request spent in queue
system.feature_extraction_datapath.dcache_queue_time::4            0                       # Histogram of time dcache request spent in queue
system.feature_extraction_datapath.dcache_queue_time::5            0                       # Histogram of time dcache request spent in queue
system.feature_extraction_datapath.dcache_queue_time::6            0                       # Histogram of time dcache request spent in queue
system.feature_extraction_datapath.dcache_queue_time::7            0                       # Histogram of time dcache request spent in queue
system.feature_extraction_datapath.dcache_queue_time::8            0                       # Histogram of time dcache request spent in queue
system.feature_extraction_datapath.dcache_queue_time::9            0                       # Histogram of time dcache request spent in queue
system.feature_extraction_datapath.dcache_queue_time::10            0                       # Histogram of time dcache request spent in queue
system.feature_extraction_datapath.dcache_queue_time::11            0                       # Histogram of time dcache request spent in queue
system.feature_extraction_datapath.dcache_queue_time::12            0                       # Histogram of time dcache request spent in queue
system.feature_extraction_datapath.dcache_queue_time::13            0                       # Histogram of time dcache request spent in queue
system.feature_extraction_datapath.dcache_queue_time::14            0                       # Histogram of time dcache request spent in queue
system.feature_extraction_datapath.dcache_queue_time::15            0                       # Histogram of time dcache request spent in queue
system.feature_extraction_datapath.dcache_queue_time::16            0                       # Histogram of time dcache request spent in queue
system.feature_extraction_datapath.dcache_queue_time::17            0                       # Histogram of time dcache request spent in queue
system.feature_extraction_datapath.dcache_queue_time::18            0                       # Histogram of time dcache request spent in queue
system.feature_extraction_datapath.dcache_queue_time::19            0                       # Histogram of time dcache request spent in queue
system.feature_extraction_datapath.dcache_queue_time::20            0                       # Histogram of time dcache request spent in queue
system.feature_extraction_datapath.dcache_queue_time::21            0                       # Histogram of time dcache request spent in queue
system.feature_extraction_datapath.dcache_queue_time::22            0                       # Histogram of time dcache request spent in queue
system.feature_extraction_datapath.dcache_queue_time::23            0                       # Histogram of time dcache request spent in queue
system.feature_extraction_datapath.dcache_queue_time::24            0                       # Histogram of time dcache request spent in queue
system.feature_extraction_datapath.dcache_queue_time::25            0                       # Histogram of time dcache request spent in queue
system.feature_extraction_datapath.dcache_queue_time::26            0                       # Histogram of time dcache request spent in queue
system.feature_extraction_datapath.dcache_queue_time::27            0                       # Histogram of time dcache request spent in queue
system.feature_extraction_datapath.dcache_queue_time::28            0                       # Histogram of time dcache request spent in queue
system.feature_extraction_datapath.dcache_queue_time::29            0                       # Histogram of time dcache request spent in queue
system.feature_extraction_datapath.dcache_queue_time::total            0                       # Histogram of time dcache request spent in queue
system.feature_extraction_datapath.total_acp_loads            0                       # Total number of ACP loads
system.feature_extraction_datapath.total_acp_stores            0                       # Total number of ACP stores.
system.feature_extraction_datapath.acp_latency::samples            0                       # Histogram of ACP transaction total latency
system.feature_extraction_datapath.acp_latency::mean          nan                       # Histogram of ACP transaction total latency
system.feature_extraction_datapath.acp_latency::gmean          nan                       # Histogram of ACP transaction total latency
system.feature_extraction_datapath.acp_latency::stdev          nan                       # Histogram of ACP transaction total latency
system.feature_extraction_datapath.acp_latency::0            0                       # Histogram of ACP transaction total latency
system.feature_extraction_datapath.acp_latency::1            0                       # Histogram of ACP transaction total latency
system.feature_extraction_datapath.acp_latency::2            0                       # Histogram of ACP transaction total latency
system.feature_extraction_datapath.acp_latency::3            0                       # Histogram of ACP transaction total latency
system.feature_extraction_datapath.acp_latency::4            0                       # Histogram of ACP transaction total latency
system.feature_extraction_datapath.acp_latency::5            0                       # Histogram of ACP transaction total latency
system.feature_extraction_datapath.acp_latency::6            0                       # Histogram of ACP transaction total latency
system.feature_extraction_datapath.acp_latency::7            0                       # Histogram of ACP transaction total latency
system.feature_extraction_datapath.acp_latency::8            0                       # Histogram of ACP transaction total latency
system.feature_extraction_datapath.acp_latency::9            0                       # Histogram of ACP transaction total latency
system.feature_extraction_datapath.acp_latency::10            0                       # Histogram of ACP transaction total latency
system.feature_extraction_datapath.acp_latency::11            0                       # Histogram of ACP transaction total latency
system.feature_extraction_datapath.acp_latency::12            0                       # Histogram of ACP transaction total latency
system.feature_extraction_datapath.acp_latency::13            0                       # Histogram of ACP transaction total latency
system.feature_extraction_datapath.acp_latency::14            0                       # Histogram of ACP transaction total latency
system.feature_extraction_datapath.acp_latency::15            0                       # Histogram of ACP transaction total latency
system.feature_extraction_datapath.acp_latency::16            0                       # Histogram of ACP transaction total latency
system.feature_extraction_datapath.acp_latency::17            0                       # Histogram of ACP transaction total latency
system.feature_extraction_datapath.acp_latency::18            0                       # Histogram of ACP transaction total latency
system.feature_extraction_datapath.acp_latency::19            0                       # Histogram of ACP transaction total latency
system.feature_extraction_datapath.acp_latency::20            0                       # Histogram of ACP transaction total latency
system.feature_extraction_datapath.acp_latency::21            0                       # Histogram of ACP transaction total latency
system.feature_extraction_datapath.acp_latency::22            0                       # Histogram of ACP transaction total latency
system.feature_extraction_datapath.acp_latency::23            0                       # Histogram of ACP transaction total latency
system.feature_extraction_datapath.acp_latency::24            0                       # Histogram of ACP transaction total latency
system.feature_extraction_datapath.acp_latency::25            0                       # Histogram of ACP transaction total latency
system.feature_extraction_datapath.acp_latency::26            0                       # Histogram of ACP transaction total latency
system.feature_extraction_datapath.acp_latency::27            0                       # Histogram of ACP transaction total latency
system.feature_extraction_datapath.acp_latency::28            0                       # Histogram of ACP transaction total latency
system.feature_extraction_datapath.acp_latency::29            0                       # Histogram of ACP transaction total latency
system.feature_extraction_datapath.acp_latency::total            0                       # Histogram of ACP transaction total latency
system.feature_extraction_datapath.acp_queue_time::samples            0                       # Histogram of time ACP request spent in queue
system.feature_extraction_datapath.acp_queue_time::mean          nan                       # Histogram of time ACP request spent in queue
system.feature_extraction_datapath.acp_queue_time::gmean          nan                       # Histogram of time ACP request spent in queue
system.feature_extraction_datapath.acp_queue_time::stdev          nan                       # Histogram of time ACP request spent in queue
system.feature_extraction_datapath.acp_queue_time::0            0                       # Histogram of time ACP request spent in queue
system.feature_extraction_datapath.acp_queue_time::1            0                       # Histogram of time ACP request spent in queue
system.feature_extraction_datapath.acp_queue_time::2            0                       # Histogram of time ACP request spent in queue
system.feature_extraction_datapath.acp_queue_time::3            0                       # Histogram of time ACP request spent in queue
system.feature_extraction_datapath.acp_queue_time::4            0                       # Histogram of time ACP request spent in queue
system.feature_extraction_datapath.acp_queue_time::5            0                       # Histogram of time ACP request spent in queue
system.feature_extraction_datapath.acp_queue_time::6            0                       # Histogram of time ACP request spent in queue
system.feature_extraction_datapath.acp_queue_time::7            0                       # Histogram of time ACP request spent in queue
system.feature_extraction_datapath.acp_queue_time::8            0                       # Histogram of time ACP request spent in queue
system.feature_extraction_datapath.acp_queue_time::9            0                       # Histogram of time ACP request spent in queue
system.feature_extraction_datapath.acp_queue_time::10            0                       # Histogram of time ACP request spent in queue
system.feature_extraction_datapath.acp_queue_time::11            0                       # Histogram of time ACP request spent in queue
system.feature_extraction_datapath.acp_queue_time::12            0                       # Histogram of time ACP request spent in queue
system.feature_extraction_datapath.acp_queue_time::13            0                       # Histogram of time ACP request spent in queue
system.feature_extraction_datapath.acp_queue_time::14            0                       # Histogram of time ACP request spent in queue
system.feature_extraction_datapath.acp_queue_time::15            0                       # Histogram of time ACP request spent in queue
system.feature_extraction_datapath.acp_queue_time::16            0                       # Histogram of time ACP request spent in queue
system.feature_extraction_datapath.acp_queue_time::17            0                       # Histogram of time ACP request spent in queue
system.feature_extraction_datapath.acp_queue_time::18            0                       # Histogram of time ACP request spent in queue
system.feature_extraction_datapath.acp_queue_time::19            0                       # Histogram of time ACP request spent in queue
system.feature_extraction_datapath.acp_queue_time::20            0                       # Histogram of time ACP request spent in queue
system.feature_extraction_datapath.acp_queue_time::21            0                       # Histogram of time ACP request spent in queue
system.feature_extraction_datapath.acp_queue_time::22            0                       # Histogram of time ACP request spent in queue
system.feature_extraction_datapath.acp_queue_time::23            0                       # Histogram of time ACP request spent in queue
system.feature_extraction_datapath.acp_queue_time::24            0                       # Histogram of time ACP request spent in queue
system.feature_extraction_datapath.acp_queue_time::25            0                       # Histogram of time ACP request spent in queue
system.feature_extraction_datapath.acp_queue_time::26            0                       # Histogram of time ACP request spent in queue
system.feature_extraction_datapath.acp_queue_time::27            0                       # Histogram of time ACP request spent in queue
system.feature_extraction_datapath.acp_queue_time::28            0                       # Histogram of time ACP request spent in queue
system.feature_extraction_datapath.acp_queue_time::29            0                       # Histogram of time ACP request spent in queue
system.feature_extraction_datapath.acp_queue_time::total            0                       # Histogram of time ACP request spent in queue
system.feature_extraction_datapath.dma_setup_cycles            0                       # Total number of cycles spent on setting up DMA transfers.
system.feature_extraction_datapath.sim_cycles            0                       # Total accelerator cycles
system.feature_extraction_datapath.tlb.hits            0                       # TLB hits
system.feature_extraction_datapath.tlb.misses            0                       # TLB misses
system.feature_extraction_datapath.tlb.reads            0                       # TLB reads
system.feature_extraction_datapath.tlb.updates            0                       # TLB updates
system.feature_extraction_datapath.cache.prefetcher.pwrStateResidencyTicks::UNDEFINED    683366000                       # Cumulative time (in ticks) in various power states
system.feature_extraction_datapath.cache.prefetcher.num_hwpf_issued            8                       # number of hwpf issued
system.feature_extraction_datapath.cache.prefetcher.pfIdentified            8                       # number of prefetch candidates identified
system.feature_extraction_datapath.cache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.feature_extraction_datapath.cache.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped
system.feature_extraction_datapath.cache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.feature_extraction_datapath.cache.prefetcher.pfSpanPage            0                       # number of prefetches not generated due to page crossing
system.feature_extraction_datapath.cache.tags.pwrStateResidencyTicks::UNDEFINED    683366000                       # Cumulative time (in ticks) in various power states
system.feature_extraction_datapath.cache.tags.replacements            0                       # number of replacements
system.feature_extraction_datapath.cache.tags.tagsinuse     7.676121                       # Cycle average of tags in use
system.feature_extraction_datapath.cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.feature_extraction_datapath.cache.tags.sampled_refs            7                       # Sample count of references to valid blocks.
system.feature_extraction_datapath.cache.tags.avg_refs            0                       # Average number of references to valid blocks.
system.feature_extraction_datapath.cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.feature_extraction_datapath.cache.tags.occ_blocks::feature_extraction_datapath.cache     0.000162                       # Average occupied blocks per requestor
system.feature_extraction_datapath.cache.tags.occ_blocks::feature_extraction_datapath.cache.prefetcher     7.675958                       # Average occupied blocks per requestor
system.feature_extraction_datapath.cache.tags.occ_percent::feature_extraction_datapath.cache     0.000000                       # Average percentage of cache occupancy
system.feature_extraction_datapath.cache.tags.occ_percent::feature_extraction_datapath.cache.prefetcher     0.014992                       # Average percentage of cache occupancy
system.feature_extraction_datapath.cache.tags.occ_percent::total     0.014992                       # Average percentage of cache occupancy
system.feature_extraction_datapath.cache.tags.occ_task_id_blocks::1022            7                       # Occupied blocks per task id
system.feature_extraction_datapath.cache.tags.age_task_id_blocks_1022::2            7                       # Occupied blocks per task id
system.feature_extraction_datapath.cache.tags.occ_task_id_percent::1022     0.013672                       # Percentage of cache occupancy per task id
system.feature_extraction_datapath.cache.tags.tag_accesses           13                       # Number of tag accesses
system.feature_extraction_datapath.cache.tags.data_accesses           13                       # Number of data accesses
system.feature_extraction_datapath.cache.pwrStateResidencyTicks::UNDEFINED    683366000                       # Cumulative time (in ticks) in various power states
system.feature_extraction_datapath.cache.WriteReq_misses::feature_extraction_datapath.cache            1                       # number of WriteReq misses
system.feature_extraction_datapath.cache.WriteReq_misses::total            1                       # number of WriteReq misses
system.feature_extraction_datapath.cache.demand_misses::feature_extraction_datapath.cache            1                       # number of demand (read+write) misses
system.feature_extraction_datapath.cache.demand_misses::total            1                       # number of demand (read+write) misses
system.feature_extraction_datapath.cache.overall_misses::feature_extraction_datapath.cache            1                       # number of overall misses
system.feature_extraction_datapath.cache.overall_misses::total            1                       # number of overall misses
system.feature_extraction_datapath.cache.WriteReq_miss_latency::feature_extraction_datapath.cache        54500                       # number of WriteReq miss cycles
system.feature_extraction_datapath.cache.WriteReq_miss_latency::total        54500                       # number of WriteReq miss cycles
system.feature_extraction_datapath.cache.demand_miss_latency::feature_extraction_datapath.cache        54500                       # number of demand (read+write) miss cycles
system.feature_extraction_datapath.cache.demand_miss_latency::total        54500                       # number of demand (read+write) miss cycles
system.feature_extraction_datapath.cache.overall_miss_latency::feature_extraction_datapath.cache        54500                       # number of overall miss cycles
system.feature_extraction_datapath.cache.overall_miss_latency::total        54500                       # number of overall miss cycles
system.feature_extraction_datapath.cache.WriteReq_accesses::feature_extraction_datapath.cache            1                       # number of WriteReq accesses(hits+misses)
system.feature_extraction_datapath.cache.WriteReq_accesses::total            1                       # number of WriteReq accesses(hits+misses)
system.feature_extraction_datapath.cache.demand_accesses::feature_extraction_datapath.cache            1                       # number of demand (read+write) accesses
system.feature_extraction_datapath.cache.demand_accesses::total            1                       # number of demand (read+write) accesses
system.feature_extraction_datapath.cache.overall_accesses::feature_extraction_datapath.cache            1                       # number of overall (read+write) accesses
system.feature_extraction_datapath.cache.overall_accesses::total            1                       # number of overall (read+write) accesses
system.feature_extraction_datapath.cache.WriteReq_miss_rate::feature_extraction_datapath.cache            1                       # miss rate for WriteReq accesses
system.feature_extraction_datapath.cache.WriteReq_miss_rate::total            1                       # miss rate for WriteReq accesses
system.feature_extraction_datapath.cache.demand_miss_rate::feature_extraction_datapath.cache            1                       # miss rate for demand accesses
system.feature_extraction_datapath.cache.demand_miss_rate::total            1                       # miss rate for demand accesses
system.feature_extraction_datapath.cache.overall_miss_rate::feature_extraction_datapath.cache            1                       # miss rate for overall accesses
system.feature_extraction_datapath.cache.overall_miss_rate::total            1                       # miss rate for overall accesses
system.feature_extraction_datapath.cache.WriteReq_avg_miss_latency::feature_extraction_datapath.cache        54500                       # average WriteReq miss latency
system.feature_extraction_datapath.cache.WriteReq_avg_miss_latency::total        54500                       # average WriteReq miss latency
system.feature_extraction_datapath.cache.demand_avg_miss_latency::feature_extraction_datapath.cache        54500                       # average overall miss latency
system.feature_extraction_datapath.cache.demand_avg_miss_latency::total        54500                       # average overall miss latency
system.feature_extraction_datapath.cache.overall_avg_miss_latency::feature_extraction_datapath.cache        54500                       # average overall miss latency
system.feature_extraction_datapath.cache.overall_avg_miss_latency::total        54500                       # average overall miss latency
system.feature_extraction_datapath.cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.feature_extraction_datapath.cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.feature_extraction_datapath.cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.feature_extraction_datapath.cache.blocked::no_targets            0                       # number of cycles access was blocked
system.feature_extraction_datapath.cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.feature_extraction_datapath.cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.feature_extraction_datapath.cache.WriteReq_mshr_misses::feature_extraction_datapath.cache            1                       # number of WriteReq MSHR misses
system.feature_extraction_datapath.cache.WriteReq_mshr_misses::total            1                       # number of WriteReq MSHR misses
system.feature_extraction_datapath.cache.HardPFReq_mshr_misses::feature_extraction_datapath.cache.prefetcher            8                       # number of HardPFReq MSHR misses
system.feature_extraction_datapath.cache.HardPFReq_mshr_misses::total            8                       # number of HardPFReq MSHR misses
system.feature_extraction_datapath.cache.demand_mshr_misses::feature_extraction_datapath.cache            1                       # number of demand (read+write) MSHR misses
system.feature_extraction_datapath.cache.demand_mshr_misses::total            1                       # number of demand (read+write) MSHR misses
system.feature_extraction_datapath.cache.overall_mshr_misses::feature_extraction_datapath.cache            1                       # number of overall MSHR misses
system.feature_extraction_datapath.cache.overall_mshr_misses::feature_extraction_datapath.cache.prefetcher            8                       # number of overall MSHR misses
system.feature_extraction_datapath.cache.overall_mshr_misses::total            9                       # number of overall MSHR misses
system.feature_extraction_datapath.cache.WriteReq_mshr_miss_latency::feature_extraction_datapath.cache        37500                       # number of WriteReq MSHR miss cycles
system.feature_extraction_datapath.cache.WriteReq_mshr_miss_latency::total        37500                       # number of WriteReq MSHR miss cycles
system.feature_extraction_datapath.cache.HardPFReq_mshr_miss_latency::feature_extraction_datapath.cache.prefetcher       364493                       # number of HardPFReq MSHR miss cycles
system.feature_extraction_datapath.cache.HardPFReq_mshr_miss_latency::total       364493                       # number of HardPFReq MSHR miss cycles
system.feature_extraction_datapath.cache.demand_mshr_miss_latency::feature_extraction_datapath.cache        37500                       # number of demand (read+write) MSHR miss cycles
system.feature_extraction_datapath.cache.demand_mshr_miss_latency::total        37500                       # number of demand (read+write) MSHR miss cycles
system.feature_extraction_datapath.cache.overall_mshr_miss_latency::feature_extraction_datapath.cache        37500                       # number of overall MSHR miss cycles
system.feature_extraction_datapath.cache.overall_mshr_miss_latency::feature_extraction_datapath.cache.prefetcher       364493                       # number of overall MSHR miss cycles
system.feature_extraction_datapath.cache.overall_mshr_miss_latency::total       401993                       # number of overall MSHR miss cycles
system.feature_extraction_datapath.cache.WriteReq_mshr_miss_rate::feature_extraction_datapath.cache            1                       # mshr miss rate for WriteReq accesses
system.feature_extraction_datapath.cache.WriteReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteReq accesses
system.feature_extraction_datapath.cache.HardPFReq_mshr_miss_rate::feature_extraction_datapath.cache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.feature_extraction_datapath.cache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.feature_extraction_datapath.cache.demand_mshr_miss_rate::feature_extraction_datapath.cache            1                       # mshr miss rate for demand accesses
system.feature_extraction_datapath.cache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.feature_extraction_datapath.cache.overall_mshr_miss_rate::feature_extraction_datapath.cache            1                       # mshr miss rate for overall accesses
system.feature_extraction_datapath.cache.overall_mshr_miss_rate::feature_extraction_datapath.cache.prefetcher          inf                       # mshr miss rate for overall accesses
system.feature_extraction_datapath.cache.overall_mshr_miss_rate::total            9                       # mshr miss rate for overall accesses
system.feature_extraction_datapath.cache.WriteReq_avg_mshr_miss_latency::feature_extraction_datapath.cache        37500                       # average WriteReq mshr miss latency
system.feature_extraction_datapath.cache.WriteReq_avg_mshr_miss_latency::total        37500                       # average WriteReq mshr miss latency
system.feature_extraction_datapath.cache.HardPFReq_avg_mshr_miss_latency::feature_extraction_datapath.cache.prefetcher 45561.625000                       # average HardPFReq mshr miss latency
system.feature_extraction_datapath.cache.HardPFReq_avg_mshr_miss_latency::total 45561.625000                       # average HardPFReq mshr miss latency
system.feature_extraction_datapath.cache.demand_avg_mshr_miss_latency::feature_extraction_datapath.cache        37500                       # average overall mshr miss latency
system.feature_extraction_datapath.cache.demand_avg_mshr_miss_latency::total        37500                       # average overall mshr miss latency
system.feature_extraction_datapath.cache.overall_avg_mshr_miss_latency::feature_extraction_datapath.cache        37500                       # average overall mshr miss latency
system.feature_extraction_datapath.cache.overall_avg_mshr_miss_latency::feature_extraction_datapath.cache.prefetcher 45561.625000                       # average overall mshr miss latency
system.feature_extraction_datapath.cache.overall_avg_mshr_miss_latency::total 44665.888889                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests         59464                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests        29219                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests           30                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED    683366000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              30219                       # Transaction distribution
system.membus.trans_dist::WritebackDirty           29                       # Transaction distribution
system.membus.trans_dist::CleanEvict            29171                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                2                       # Transaction distribution
system.membus.trans_dist::UpgradeResp               1                       # Transaction distribution
system.membus.trans_dist::ReadExReq                41                       # Transaction distribution
system.membus.trans_dist::ReadExResp               41                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         30221                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port        88017                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total        88017                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port         1688                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total         1688                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.feature_extraction_datapath.cache.mem_side::system.mem_ctrls.port           11                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.feature_extraction_datapath.cache.mem_side::total           11                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  89716                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port      1888576                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total      1888576                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        49280                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total        49280                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.feature_extraction_datapath.cache.mem_side::system.mem_ctrls.port          128                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.feature_extraction_datapath.cache.mem_side::total          128                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 1937984                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                9                       # Total snoops (count)
system.membus.snoopTraffic                        512                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             30264                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.001619                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.040206                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   30215     99.84%     99.84% # Request fanout histogram
system.membus.snoop_fanout::1                      49      0.16%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::5                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::6                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total               30264                       # Request fanout histogram
system.membus.reqLayer2.occupancy            63103989                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               9.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy          151107884                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             22.1                       # Layer utilization (%)
system.membus.respLayer2.occupancy            3798249                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.6                       # Layer utilization (%)
system.membus.respLayer6.occupancy              45750                       # Layer occupancy (ticks)
system.membus.respLayer6.utilization              0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
