.include "macros.inc"
.file "xEntDrive.cpp"

# 0x8001BB54 - 0x8001C85C
.text
.balign 4

# xEntDriveInit(xEntDrive*, xEnt*)
.fn xEntDriveInit__FP9xEntDriveP4xEnt, global
/* 8001BB54 00018C34  28 03 00 00 */	cmplwi r3, 0x0
/* 8001BB58 00018C38  4D 82 00 20 */	beqlr
/* 8001BB5C 00018C3C  38 00 00 00 */	li r0, 0x0
/* 8001BB60 00018C40  90 03 00 00 */	stw r0, 0x0(r3)
/* 8001BB64 00018C44  90 83 00 24 */	stw r4, 0x24(r3)
/* 8001BB68 00018C48  90 03 00 20 */	stw r0, 0x20(r3)
/* 8001BB6C 00018C4C  C0 02 82 88 */	lfs f0, "@561"@sda21(r2)
/* 8001BB70 00018C50  D0 03 00 18 */	stfs f0, 0x18(r3)
/* 8001BB74 00018C54  C0 02 82 88 */	lfs f0, "@561"@sda21(r2)
/* 8001BB78 00018C58  D0 03 00 10 */	stfs f0, 0x10(r3)
/* 8001BB7C 00018C5C  C0 02 82 88 */	lfs f0, "@561"@sda21(r2)
/* 8001BB80 00018C60  D0 03 00 14 */	stfs f0, 0x14(r3)
/* 8001BB84 00018C64  90 03 00 1C */	stw r0, 0x1c(r3)
/* 8001BB88 00018C68  C0 02 82 88 */	lfs f0, "@561"@sda21(r2)
/* 8001BB8C 00018C6C  D0 03 00 0C */	stfs f0, 0xc(r3)
/* 8001BB90 00018C70  C0 02 82 88 */	lfs f0, "@561"@sda21(r2)
/* 8001BB94 00018C74  D0 03 00 04 */	stfs f0, 0x4(r3)
/* 8001BB98 00018C78  C0 02 82 88 */	lfs f0, "@561"@sda21(r2)
/* 8001BB9C 00018C7C  D0 03 00 08 */	stfs f0, 0x8(r3)
/* 8001BBA0 00018C80  4E 80 00 20 */	blr
.endfn xEntDriveInit__FP9xEntDriveP4xEnt

# xEntDriveMount(xEntDrive*, xEnt*, float, const xCollis*)
.fn xEntDriveMount__FP9xEntDriveP4xEntfPC7xCollis, global
/* 8001BBA4 00018C84  94 21 FF 90 */	stwu r1, -0x70(r1)
/* 8001BBA8 00018C88  7C 08 02 A6 */	mflr r0
/* 8001BBAC 00018C8C  90 01 00 74 */	stw r0, 0x74(r1)
/* 8001BBB0 00018C90  DB E1 00 60 */	stfd f31, 0x60(r1)
/* 8001BBB4 00018C94  F3 E1 00 68 */	psq_st f31, 0x68(r1), 0, qr0
/* 8001BBB8 00018C98  93 E1 00 5C */	stw r31, 0x5c(r1)
/* 8001BBBC 00018C9C  93 C1 00 58 */	stw r30, 0x58(r1)
/* 8001BBC0 00018CA0  93 A1 00 54 */	stw r29, 0x54(r1)
/* 8001BBC4 00018CA4  7C 7D 1B 78 */	mr r29, r3
/* 8001BBC8 00018CA8  FF E0 08 90 */	fmr f31, f1
/* 8001BBCC 00018CAC  80 C3 00 24 */	lwz r6, 0x24(r3)
/* 8001BBD0 00018CB0  7C 9E 23 78 */	mr r30, r4
/* 8001BBD4 00018CB4  7C BF 2B 78 */	mr r31, r5
/* 8001BBD8 00018CB8  28 06 00 00 */	cmplwi r6, 0x0
/* 8001BBDC 00018CBC  41 82 00 24 */	beq .L_8001BC00
/* 8001BBE0 00018CC0  80 06 00 48 */	lwz r0, 0x48(r6)
/* 8001BBE4 00018CC4  28 00 00 00 */	cmplwi r0, 0x0
/* 8001BBE8 00018CC8  41 82 00 18 */	beq .L_8001BC00
/* 8001BBEC 00018CCC  28 1E 00 00 */	cmplwi r30, 0x0
/* 8001BBF0 00018CD0  41 82 00 10 */	beq .L_8001BC00
/* 8001BBF4 00018CD4  80 1E 00 48 */	lwz r0, 0x48(r30)
/* 8001BBF8 00018CD8  28 00 00 00 */	cmplwi r0, 0x0
/* 8001BBFC 00018CDC  40 82 00 14 */	bne .L_8001BC10
.L_8001BC00:
/* 8001BC00 00018CE0  7F A3 EB 78 */	mr r3, r29
/* 8001BC04 00018CE4  7C C4 33 78 */	mr r4, r6
/* 8001BC08 00018CE8  4B FF FF 4D */	bl xEntDriveInit__FP9xEntDriveP4xEnt
/* 8001BC0C 00018CEC  48 00 03 AC */	b .L_8001BFB8
.L_8001BC10:
/* 8001BC10 00018CF0  C0 22 82 88 */	lfs f1, "@561"@sda21(r2)
/* 8001BC14 00018CF4  38 7D 00 50 */	addi r3, r29, 0x50
/* 8001BC18 00018CF8  48 00 0C 61 */	bl __as__5xVec3Ff
/* 8001BC1C 00018CFC  80 1D 00 1C */	lwz r0, 0x1c(r29)
/* 8001BC20 00018D00  7C 1E 00 40 */	cmplw r30, r0
/* 8001BC24 00018D04  40 82 00 88 */	bne .L_8001BCAC
/* 8001BC28 00018D08  C0 3D 00 0C */	lfs f1, 0xc(r29)
/* 8001BC2C 00018D0C  C0 02 82 88 */	lfs f0, "@561"@sda21(r2)
/* 8001BC30 00018D10  FC 01 00 00 */	fcmpu cr0, f1, f0
/* 8001BC34 00018D14  41 82 00 78 */	beq .L_8001BCAC
/* 8001BC38 00018D18  93 DD 00 20 */	stw r30, 0x20(r29)
/* 8001BC3C 00018D1C  88 7E 00 1E */	lbz r3, 0x1e(r30)
/* 8001BC40 00018D20  38 03 00 01 */	addi r0, r3, 0x1
/* 8001BC44 00018D24  98 1E 00 1E */	stb r0, 0x1e(r30)
/* 8001BC48 00018D28  C0 02 82 88 */	lfs f0, "@561"@sda21(r2)
/* 8001BC4C 00018D2C  FC 1F 00 40 */	fcmpo cr0, f31, f0
/* 8001BC50 00018D30  40 80 00 18 */	bge .L_8001BC68
/* 8001BC54 00018D34  C0 02 82 8C */	lfs f0, "@658"@sda21(r2)
/* 8001BC58 00018D38  D0 1D 00 18 */	stfs f0, 0x18(r29)
/* 8001BC5C 00018D3C  C0 02 82 88 */	lfs f0, "@561"@sda21(r2)
/* 8001BC60 00018D40  D0 1D 00 14 */	stfs f0, 0x14(r29)
/* 8001BC64 00018D44  48 00 00 20 */	b .L_8001BC84
.L_8001BC68:
/* 8001BC68 00018D48  C0 1D 00 0C */	lfs f0, 0xc(r29)
/* 8001BC6C 00018D4C  D0 1D 00 18 */	stfs f0, 0x18(r29)
/* 8001BC70 00018D50  C0 22 82 8C */	lfs f1, "@658"@sda21(r2)
/* 8001BC74 00018D54  C0 1D 00 18 */	lfs f0, 0x18(r29)
/* 8001BC78 00018D58  EC 01 00 28 */	fsubs f0, f1, f0
/* 8001BC7C 00018D5C  EC 1F 00 32 */	fmuls f0, f31, f0
/* 8001BC80 00018D60  D0 1D 00 14 */	stfs f0, 0x14(r29)
.L_8001BC84:
/* 8001BC84 00018D64  D3 FD 00 10 */	stfs f31, 0x10(r29)
/* 8001BC88 00018D68  38 00 00 00 */	li r0, 0x0
/* 8001BC8C 00018D6C  90 1D 00 1C */	stw r0, 0x1c(r29)
/* 8001BC90 00018D70  C0 02 82 88 */	lfs f0, "@561"@sda21(r2)
/* 8001BC94 00018D74  D0 1D 00 0C */	stfs f0, 0xc(r29)
/* 8001BC98 00018D78  C0 02 82 88 */	lfs f0, "@561"@sda21(r2)
/* 8001BC9C 00018D7C  D0 1D 00 04 */	stfs f0, 0x4(r29)
/* 8001BCA0 00018D80  C0 02 82 88 */	lfs f0, "@561"@sda21(r2)
/* 8001BCA4 00018D84  D0 1D 00 08 */	stfs f0, 0x8(r29)
/* 8001BCA8 00018D88  48 00 00 40 */	b .L_8001BCE8
.L_8001BCAC:
/* 8001BCAC 00018D8C  93 DD 00 20 */	stw r30, 0x20(r29)
/* 8001BCB0 00018D90  88 7E 00 1E */	lbz r3, 0x1e(r30)
/* 8001BCB4 00018D94  38 03 00 01 */	addi r0, r3, 0x1
/* 8001BCB8 00018D98  98 1E 00 1E */	stb r0, 0x1e(r30)
/* 8001BCBC 00018D9C  C0 02 82 88 */	lfs f0, "@561"@sda21(r2)
/* 8001BCC0 00018DA0  FC 1F 00 40 */	fcmpo cr0, f31, f0
/* 8001BCC4 00018DA4  40 80 00 18 */	bge .L_8001BCDC
/* 8001BCC8 00018DA8  C0 02 82 8C */	lfs f0, "@658"@sda21(r2)
/* 8001BCCC 00018DAC  D0 1D 00 18 */	stfs f0, 0x18(r29)
/* 8001BCD0 00018DB0  C0 02 82 88 */	lfs f0, "@561"@sda21(r2)
/* 8001BCD4 00018DB4  D0 1D 00 14 */	stfs f0, 0x14(r29)
/* 8001BCD8 00018DB8  48 00 00 0C */	b .L_8001BCE4
.L_8001BCDC:
/* 8001BCDC 00018DBC  D0 1D 00 18 */	stfs f0, 0x18(r29)
/* 8001BCE0 00018DC0  D3 FD 00 14 */	stfs f31, 0x14(r29)
.L_8001BCE4:
/* 8001BCE4 00018DC4  D3 FD 00 10 */	stfs f31, 0x10(r29)
.L_8001BCE8:
/* 8001BCE8 00018DC8  80 1D 00 00 */	lwz r0, 0x0(r29)
/* 8001BCEC 00018DCC  54 00 07 FF */	clrlwi. r0, r0, 31
/* 8001BCF0 00018DD0  41 82 02 40 */	beq .L_8001BF30
/* 8001BCF4 00018DD4  80 7D 00 20 */	lwz r3, 0x20(r29)
/* 8001BCF8 00018DD8  C0 62 82 8C */	lfs f3, "@658"@sda21(r2)
/* 8001BCFC 00018DDC  80 63 00 48 */	lwz r3, 0x48(r3)
/* 8001BD00 00018DE0  C0 42 82 90 */	lfs f2, "@659"@sda21(r2)
/* 8001BD04 00018DE4  C0 C3 00 00 */	lfs f6, 0x0(r3)
/* 8001BD08 00018DE8  C0 A3 00 04 */	lfs f5, 0x4(r3)
/* 8001BD0C 00018DEC  EC 26 01 B2 */	fmuls f1, f6, f6
/* 8001BD10 00018DF0  C0 E3 00 08 */	lfs f7, 0x8(r3)
/* 8001BD14 00018DF4  EC 05 01 72 */	fmuls f0, f5, f5
/* 8001BD18 00018DF8  EC 87 01 F2 */	fmuls f4, f7, f7
/* 8001BD1C 00018DFC  EC 01 00 2A */	fadds f0, f1, f0
/* 8001BD20 00018E00  EC 24 00 2A */	fadds f1, f4, f0
/* 8001BD24 00018E04  EC 01 18 28 */	fsubs f0, f1, f3
/* 8001BD28 00018E08  FC 00 02 10 */	fabs f0, f0
/* 8001BD2C 00018E0C  FC 00 00 18 */	frsp f0, f0
/* 8001BD30 00018E10  FC 00 10 40 */	fcmpo cr0, f0, f2
/* 8001BD34 00018E14  4C 40 13 82 */	cror eq, lt, eq
/* 8001BD38 00018E18  40 82 00 14 */	bne .L_8001BD4C
/* 8001BD3C 00018E1C  D0 C1 00 20 */	stfs f6, 0x20(r1)
/* 8001BD40 00018E20  D0 A1 00 24 */	stfs f5, 0x24(r1)
/* 8001BD44 00018E24  D0 E1 00 28 */	stfs f7, 0x28(r1)
/* 8001BD48 00018E28  48 00 00 64 */	b .L_8001BDAC
.L_8001BD4C:
/* 8001BD4C 00018E2C  FC 00 0A 10 */	fabs f0, f1
/* 8001BD50 00018E30  FC 00 00 18 */	frsp f0, f0
/* 8001BD54 00018E34  FC 00 10 40 */	fcmpo cr0, f0, f2
/* 8001BD58 00018E38  4C 40 13 82 */	cror eq, lt, eq
/* 8001BD5C 00018E3C  40 82 00 18 */	bne .L_8001BD74
/* 8001BD60 00018E40  C0 02 82 88 */	lfs f0, "@561"@sda21(r2)
/* 8001BD64 00018E44  D0 01 00 20 */	stfs f0, 0x20(r1)
/* 8001BD68 00018E48  D0 61 00 24 */	stfs f3, 0x24(r1)
/* 8001BD6C 00018E4C  D0 01 00 28 */	stfs f0, 0x28(r1)
/* 8001BD70 00018E50  48 00 00 3C */	b .L_8001BDAC
.L_8001BD74:
/* 8001BD74 00018E54  4B FE EA 89 */	bl xsqrt__Ff
/* 8001BD78 00018E58  C0 02 82 8C */	lfs f0, "@658"@sda21(r2)
/* 8001BD7C 00018E5C  80 7D 00 20 */	lwz r3, 0x20(r29)
/* 8001BD80 00018E60  EC 20 08 24 */	fdivs f1, f0, f1
/* 8001BD84 00018E64  80 63 00 48 */	lwz r3, 0x48(r3)
/* 8001BD88 00018E68  C0 03 00 00 */	lfs f0, 0x0(r3)
/* 8001BD8C 00018E6C  EC 00 00 72 */	fmuls f0, f0, f1
/* 8001BD90 00018E70  D0 01 00 20 */	stfs f0, 0x20(r1)
/* 8001BD94 00018E74  C0 03 00 04 */	lfs f0, 0x4(r3)
/* 8001BD98 00018E78  EC 00 00 72 */	fmuls f0, f0, f1
/* 8001BD9C 00018E7C  D0 01 00 24 */	stfs f0, 0x24(r1)
/* 8001BDA0 00018E80  C0 03 00 08 */	lfs f0, 0x8(r3)
/* 8001BDA4 00018E84  EC 00 00 72 */	fmuls f0, f0, f1
/* 8001BDA8 00018E88  D0 01 00 28 */	stfs f0, 0x28(r1)
.L_8001BDAC:
/* 8001BDAC 00018E8C  80 7D 00 20 */	lwz r3, 0x20(r29)
/* 8001BDB0 00018E90  C0 62 82 8C */	lfs f3, "@658"@sda21(r2)
/* 8001BDB4 00018E94  80 63 00 48 */	lwz r3, 0x48(r3)
/* 8001BDB8 00018E98  C0 42 82 90 */	lfs f2, "@659"@sda21(r2)
/* 8001BDBC 00018E9C  C0 C3 00 10 */	lfs f6, 0x10(r3)
/* 8001BDC0 00018EA0  C0 A3 00 14 */	lfs f5, 0x14(r3)
/* 8001BDC4 00018EA4  EC 26 01 B2 */	fmuls f1, f6, f6
/* 8001BDC8 00018EA8  C0 E3 00 18 */	lfs f7, 0x18(r3)
/* 8001BDCC 00018EAC  EC 05 01 72 */	fmuls f0, f5, f5
/* 8001BDD0 00018EB0  EC 87 01 F2 */	fmuls f4, f7, f7
/* 8001BDD4 00018EB4  EC 01 00 2A */	fadds f0, f1, f0
/* 8001BDD8 00018EB8  EC 24 00 2A */	fadds f1, f4, f0
/* 8001BDDC 00018EBC  EC 01 18 28 */	fsubs f0, f1, f3
/* 8001BDE0 00018EC0  FC 00 02 10 */	fabs f0, f0
/* 8001BDE4 00018EC4  FC 00 00 18 */	frsp f0, f0
/* 8001BDE8 00018EC8  FC 00 10 40 */	fcmpo cr0, f0, f2
/* 8001BDEC 00018ECC  4C 40 13 82 */	cror eq, lt, eq
/* 8001BDF0 00018ED0  40 82 00 14 */	bne .L_8001BE04
/* 8001BDF4 00018ED4  D0 C1 00 30 */	stfs f6, 0x30(r1)
/* 8001BDF8 00018ED8  D0 A1 00 34 */	stfs f5, 0x34(r1)
/* 8001BDFC 00018EDC  D0 E1 00 38 */	stfs f7, 0x38(r1)
/* 8001BE00 00018EE0  48 00 00 64 */	b .L_8001BE64
.L_8001BE04:
/* 8001BE04 00018EE4  FC 00 0A 10 */	fabs f0, f1
/* 8001BE08 00018EE8  FC 00 00 18 */	frsp f0, f0
/* 8001BE0C 00018EEC  FC 00 10 40 */	fcmpo cr0, f0, f2
/* 8001BE10 00018EF0  4C 40 13 82 */	cror eq, lt, eq
/* 8001BE14 00018EF4  40 82 00 18 */	bne .L_8001BE2C
/* 8001BE18 00018EF8  C0 02 82 88 */	lfs f0, "@561"@sda21(r2)
/* 8001BE1C 00018EFC  D0 01 00 30 */	stfs f0, 0x30(r1)
/* 8001BE20 00018F00  D0 61 00 34 */	stfs f3, 0x34(r1)
/* 8001BE24 00018F04  D0 01 00 38 */	stfs f0, 0x38(r1)
/* 8001BE28 00018F08  48 00 00 3C */	b .L_8001BE64
.L_8001BE2C:
/* 8001BE2C 00018F0C  4B FE E9 D1 */	bl xsqrt__Ff
/* 8001BE30 00018F10  C0 02 82 8C */	lfs f0, "@658"@sda21(r2)
/* 8001BE34 00018F14  80 7D 00 20 */	lwz r3, 0x20(r29)
/* 8001BE38 00018F18  EC 20 08 24 */	fdivs f1, f0, f1
/* 8001BE3C 00018F1C  80 63 00 48 */	lwz r3, 0x48(r3)
/* 8001BE40 00018F20  C0 03 00 10 */	lfs f0, 0x10(r3)
/* 8001BE44 00018F24  EC 00 00 72 */	fmuls f0, f0, f1
/* 8001BE48 00018F28  D0 01 00 30 */	stfs f0, 0x30(r1)
/* 8001BE4C 00018F2C  C0 03 00 14 */	lfs f0, 0x14(r3)
/* 8001BE50 00018F30  EC 00 00 72 */	fmuls f0, f0, f1
/* 8001BE54 00018F34  D0 01 00 34 */	stfs f0, 0x34(r1)
/* 8001BE58 00018F38  C0 03 00 18 */	lfs f0, 0x18(r3)
/* 8001BE5C 00018F3C  EC 00 00 72 */	fmuls f0, f0, f1
/* 8001BE60 00018F40  D0 01 00 38 */	stfs f0, 0x38(r1)
.L_8001BE64:
/* 8001BE64 00018F44  80 7D 00 20 */	lwz r3, 0x20(r29)
/* 8001BE68 00018F48  C0 62 82 8C */	lfs f3, "@658"@sda21(r2)
/* 8001BE6C 00018F4C  80 63 00 48 */	lwz r3, 0x48(r3)
/* 8001BE70 00018F50  C0 42 82 90 */	lfs f2, "@659"@sda21(r2)
/* 8001BE74 00018F54  C0 C3 00 20 */	lfs f6, 0x20(r3)
/* 8001BE78 00018F58  C0 A3 00 24 */	lfs f5, 0x24(r3)
/* 8001BE7C 00018F5C  EC 26 01 B2 */	fmuls f1, f6, f6
/* 8001BE80 00018F60  C0 E3 00 28 */	lfs f7, 0x28(r3)
/* 8001BE84 00018F64  EC 05 01 72 */	fmuls f0, f5, f5
/* 8001BE88 00018F68  EC 87 01 F2 */	fmuls f4, f7, f7
/* 8001BE8C 00018F6C  EC 01 00 2A */	fadds f0, f1, f0
/* 8001BE90 00018F70  EC 24 00 2A */	fadds f1, f4, f0
/* 8001BE94 00018F74  EC 01 18 28 */	fsubs f0, f1, f3
/* 8001BE98 00018F78  FC 00 02 10 */	fabs f0, f0
/* 8001BE9C 00018F7C  FC 00 00 18 */	frsp f0, f0
/* 8001BEA0 00018F80  FC 00 10 40 */	fcmpo cr0, f0, f2
/* 8001BEA4 00018F84  4C 40 13 82 */	cror eq, lt, eq
/* 8001BEA8 00018F88  40 82 00 14 */	bne .L_8001BEBC
/* 8001BEAC 00018F8C  D0 C1 00 40 */	stfs f6, 0x40(r1)
/* 8001BEB0 00018F90  D0 A1 00 44 */	stfs f5, 0x44(r1)
/* 8001BEB4 00018F94  D0 E1 00 48 */	stfs f7, 0x48(r1)
/* 8001BEB8 00018F98  48 00 00 64 */	b .L_8001BF1C
.L_8001BEBC:
/* 8001BEBC 00018F9C  FC 00 0A 10 */	fabs f0, f1
/* 8001BEC0 00018FA0  FC 00 00 18 */	frsp f0, f0
/* 8001BEC4 00018FA4  FC 00 10 40 */	fcmpo cr0, f0, f2
/* 8001BEC8 00018FA8  4C 40 13 82 */	cror eq, lt, eq
/* 8001BECC 00018FAC  40 82 00 18 */	bne .L_8001BEE4
/* 8001BED0 00018FB0  C0 02 82 88 */	lfs f0, "@561"@sda21(r2)
/* 8001BED4 00018FB4  D0 01 00 40 */	stfs f0, 0x40(r1)
/* 8001BED8 00018FB8  D0 61 00 44 */	stfs f3, 0x44(r1)
/* 8001BEDC 00018FBC  D0 01 00 48 */	stfs f0, 0x48(r1)
/* 8001BEE0 00018FC0  48 00 00 3C */	b .L_8001BF1C
.L_8001BEE4:
/* 8001BEE4 00018FC4  4B FE E9 19 */	bl xsqrt__Ff
/* 8001BEE8 00018FC8  C0 02 82 8C */	lfs f0, "@658"@sda21(r2)
/* 8001BEEC 00018FCC  80 7D 00 20 */	lwz r3, 0x20(r29)
/* 8001BEF0 00018FD0  EC 20 08 24 */	fdivs f1, f0, f1
/* 8001BEF4 00018FD4  80 63 00 48 */	lwz r3, 0x48(r3)
/* 8001BEF8 00018FD8  C0 03 00 20 */	lfs f0, 0x20(r3)
/* 8001BEFC 00018FDC  EC 00 00 72 */	fmuls f0, f0, f1
/* 8001BF00 00018FE0  D0 01 00 40 */	stfs f0, 0x40(r1)
/* 8001BF04 00018FE4  C0 03 00 24 */	lfs f0, 0x24(r3)
/* 8001BF08 00018FE8  EC 00 00 72 */	fmuls f0, f0, f1
/* 8001BF0C 00018FEC  D0 01 00 44 */	stfs f0, 0x44(r1)
/* 8001BF10 00018FF0  C0 03 00 28 */	lfs f0, 0x28(r3)
/* 8001BF14 00018FF4  EC 00 00 72 */	fmuls f0, f0, f1
/* 8001BF18 00018FF8  D0 01 00 48 */	stfs f0, 0x48(r1)
.L_8001BF1C:
/* 8001BF1C 00018FFC  38 61 00 20 */	addi r3, r1, 0x20
/* 8001BF20 00019000  38 81 00 14 */	addi r4, r1, 0x14
/* 8001BF24 00019004  48 01 5F 11 */	bl xMat3x3GetEuler__FPC7xMat3x3P5xVec3
/* 8001BF28 00019008  C0 01 00 14 */	lfs f0, 0x14(r1)
/* 8001BF2C 0001900C  D0 1D 00 4C */	stfs f0, 0x4c(r29)
.L_8001BF30:
/* 8001BF30 00019010  28 1F 00 00 */	cmplwi r31, 0x0
/* 8001BF34 00019014  41 82 00 5C */	beq .L_8001BF90
/* 8001BF38 00019018  80 1F 00 00 */	lwz r0, 0x0(r31)
/* 8001BF3C 0001901C  54 00 04 A5 */	rlwinm. r0, r0, 0, 18, 18
/* 8001BF40 00019020  41 82 00 50 */	beq .L_8001BF90
/* 8001BF44 00019024  80 1D 00 00 */	lwz r0, 0x0(r29)
/* 8001BF48 00019028  38 7D 00 5C */	addi r3, r29, 0x5c
/* 8001BF4C 0001902C  38 9F 00 44 */	addi r4, r31, 0x44
/* 8001BF50 00019030  60 00 00 02 */	ori r0, r0, 0x2
/* 8001BF54 00019034  90 1D 00 00 */	stw r0, 0x0(r29)
/* 8001BF58 00019038  48 00 09 05 */	bl __as__Q27xCollis8tri_dataFRCQ27xCollis8tri_data
/* 8001BF5C 0001903C  80 BE 00 24 */	lwz r5, 0x24(r30)
/* 8001BF60 00019040  38 61 00 08 */	addi r3, r1, 0x8
/* 8001BF64 00019044  38 9D 00 5C */	addi r4, r29, 0x5c
/* 8001BF68 00019048  4B FF 55 91 */	bl xCollisTriHit__FRCQ27xCollis8tri_dataRC14xModelInstance
/* 8001BF6C 0001904C  38 7D 00 68 */	addi r3, r29, 0x68
/* 8001BF70 00019050  38 81 00 08 */	addi r4, r1, 0x8
/* 8001BF74 00019054  4B FE F2 F1 */	bl __as__5xVec3FRC5xVec3
/* 8001BF78 00019058  80 9D 00 20 */	lwz r4, 0x20(r29)
/* 8001BF7C 0001905C  38 7D 00 68 */	addi r3, r29, 0x68
/* 8001BF80 00019060  7C 65 1B 78 */	mr r5, r3
/* 8001BF84 00019064  80 84 00 48 */	lwz r4, 0x48(r4)
/* 8001BF88 00019068  4B FE F0 B5 */	bl xMat4x3Tolocal__FP5xVec3PC7xMat4x3PC5xVec3
/* 8001BF8C 0001906C  93 FD 00 78 */	stw r31, 0x78(r29)
.L_8001BF90:
/* 8001BF90 00019070  80 9D 00 24 */	lwz r4, 0x24(r29)
/* 8001BF94 00019074  38 7D 00 40 */	addi r3, r29, 0x40
/* 8001BF98 00019078  80 84 00 48 */	lwz r4, 0x48(r4)
/* 8001BF9C 0001907C  38 84 00 30 */	addi r4, r4, 0x30
/* 8001BFA0 00019080  48 03 25 3D */	bl xVec3Copy__FP5xVec3PC5xVec3
/* 8001BFA4 00019084  80 9D 00 20 */	lwz r4, 0x20(r29)
/* 8001BFA8 00019088  38 7D 00 34 */	addi r3, r29, 0x34
/* 8001BFAC 0001908C  38 BD 00 40 */	addi r5, r29, 0x40
/* 8001BFB0 00019090  80 84 00 48 */	lwz r4, 0x48(r4)
/* 8001BFB4 00019094  4B FE F0 89 */	bl xMat4x3Tolocal__FP5xVec3PC7xMat4x3PC5xVec3
.L_8001BFB8:
/* 8001BFB8 00019098  E3 E1 00 68 */	psq_l f31, 0x68(r1), 0, qr0
/* 8001BFBC 0001909C  80 01 00 74 */	lwz r0, 0x74(r1)
/* 8001BFC0 000190A0  CB E1 00 60 */	lfd f31, 0x60(r1)
/* 8001BFC4 000190A4  83 E1 00 5C */	lwz r31, 0x5c(r1)
/* 8001BFC8 000190A8  83 C1 00 58 */	lwz r30, 0x58(r1)
/* 8001BFCC 000190AC  83 A1 00 54 */	lwz r29, 0x54(r1)
/* 8001BFD0 000190B0  7C 08 03 A6 */	mtlr r0
/* 8001BFD4 000190B4  38 21 00 70 */	addi r1, r1, 0x70
/* 8001BFD8 000190B8  4E 80 00 20 */	blr
.endfn xEntDriveMount__FP9xEntDriveP4xEntfPC7xCollis

# xEntDriveDismount(xEntDrive*, float)
.fn xEntDriveDismount__FP9xEntDrivef, global
/* 8001BFDC 000190BC  94 21 FF F0 */	stwu r1, -0x10(r1)
/* 8001BFE0 000190C0  7C 08 02 A6 */	mflr r0
/* 8001BFE4 000190C4  90 01 00 14 */	stw r0, 0x14(r1)
/* 8001BFE8 000190C8  93 E1 00 0C */	stw r31, 0xc(r1)
/* 8001BFEC 000190CC  7C 7F 1B 79 */	mr. r31, r3
/* 8001BFF0 000190D0  41 82 00 C8 */	beq .L_8001C0B8
/* 8001BFF4 000190D4  80 7F 00 20 */	lwz r3, 0x20(r31)
/* 8001BFF8 000190D8  28 03 00 00 */	cmplwi r3, 0x0
/* 8001BFFC 000190DC  41 82 00 BC */	beq .L_8001C0B8
/* 8001C000 000190E0  80 9F 00 24 */	lwz r4, 0x24(r31)
/* 8001C004 000190E4  28 04 00 00 */	cmplwi r4, 0x0
/* 8001C008 000190E8  41 82 00 1C */	beq .L_8001C024
/* 8001C00C 000190EC  80 04 00 48 */	lwz r0, 0x48(r4)
/* 8001C010 000190F0  28 00 00 00 */	cmplwi r0, 0x0
/* 8001C014 000190F4  41 82 00 10 */	beq .L_8001C024
/* 8001C018 000190F8  80 03 00 48 */	lwz r0, 0x48(r3)
/* 8001C01C 000190FC  28 00 00 00 */	cmplwi r0, 0x0
/* 8001C020 00019100  40 82 00 10 */	bne .L_8001C030
.L_8001C024:
/* 8001C024 00019104  7F E3 FB 78 */	mr r3, r31
/* 8001C028 00019108  4B FF FB 2D */	bl xEntDriveInit__FP9xEntDriveP4xEnt
/* 8001C02C 0001910C  48 00 00 8C */	b .L_8001C0B8
.L_8001C030:
/* 8001C030 00019110  90 7F 00 1C */	stw r3, 0x1c(r31)
/* 8001C034 00019114  C0 1F 00 18 */	lfs f0, 0x18(r31)
/* 8001C038 00019118  D0 1F 00 0C */	stfs f0, 0xc(r31)
/* 8001C03C 0001911C  D0 3F 00 04 */	stfs f1, 0x4(r31)
/* 8001C040 00019120  C0 1F 00 0C */	lfs f0, 0xc(r31)
/* 8001C044 00019124  EC 01 00 32 */	fmuls f0, f1, f0
/* 8001C048 00019128  D0 1F 00 08 */	stfs f0, 0x8(r31)
/* 8001C04C 0001912C  80 9F 00 20 */	lwz r4, 0x20(r31)
/* 8001C050 00019130  28 04 00 00 */	cmplwi r4, 0x0
/* 8001C054 00019134  41 82 00 10 */	beq .L_8001C064
/* 8001C058 00019138  88 64 00 1E */	lbz r3, 0x1e(r4)
/* 8001C05C 0001913C  38 03 FF FF */	addi r0, r3, -0x1
/* 8001C060 00019140  98 04 00 1E */	stb r0, 0x1e(r4)
.L_8001C064:
/* 8001C064 00019144  38 00 00 00 */	li r0, 0x0
/* 8001C068 00019148  38 7F 00 40 */	addi r3, r31, 0x40
/* 8001C06C 0001914C  90 1F 00 20 */	stw r0, 0x20(r31)
/* 8001C070 00019150  C0 02 82 88 */	lfs f0, "@561"@sda21(r2)
/* 8001C074 00019154  D0 1F 00 18 */	stfs f0, 0x18(r31)
/* 8001C078 00019158  C0 02 82 88 */	lfs f0, "@561"@sda21(r2)
/* 8001C07C 0001915C  D0 1F 00 10 */	stfs f0, 0x10(r31)
/* 8001C080 00019160  C0 02 82 88 */	lfs f0, "@561"@sda21(r2)
/* 8001C084 00019164  D0 1F 00 14 */	stfs f0, 0x14(r31)
/* 8001C088 00019168  80 1F 00 00 */	lwz r0, 0x0(r31)
/* 8001C08C 0001916C  54 00 07 FA */	rlwinm r0, r0, 0, 31, 29
/* 8001C090 00019170  90 1F 00 00 */	stw r0, 0x0(r31)
/* 8001C094 00019174  80 9F 00 24 */	lwz r4, 0x24(r31)
/* 8001C098 00019178  80 84 00 48 */	lwz r4, 0x48(r4)
/* 8001C09C 0001917C  38 84 00 30 */	addi r4, r4, 0x30
/* 8001C0A0 00019180  48 03 24 3D */	bl xVec3Copy__FP5xVec3PC5xVec3
/* 8001C0A4 00019184  80 9F 00 1C */	lwz r4, 0x1c(r31)
/* 8001C0A8 00019188  38 7F 00 28 */	addi r3, r31, 0x28
/* 8001C0AC 0001918C  38 BF 00 40 */	addi r5, r31, 0x40
/* 8001C0B0 00019190  80 84 00 48 */	lwz r4, 0x48(r4)
/* 8001C0B4 00019194  4B FE EF 89 */	bl xMat4x3Tolocal__FP5xVec3PC7xMat4x3PC5xVec3
.L_8001C0B8:
/* 8001C0B8 00019198  80 01 00 14 */	lwz r0, 0x14(r1)
/* 8001C0BC 0001919C  83 E1 00 0C */	lwz r31, 0xc(r1)
/* 8001C0C0 000191A0  7C 08 03 A6 */	mtlr r0
/* 8001C0C4 000191A4  38 21 00 10 */	addi r1, r1, 0x10
/* 8001C0C8 000191A8  4E 80 00 20 */	blr
.endfn xEntDriveDismount__FP9xEntDrivef

# xEntDriveUpdate(xEntDrive*, xScene*, float, const xCollis*)
.fn xEntDriveUpdate__FP9xEntDriveP6xScenefPC7xCollis, global
/* 8001C0CC 000191AC  94 21 FE F0 */	stwu r1, -0x110(r1)
/* 8001C0D0 000191B0  7C 08 02 A6 */	mflr r0
/* 8001C0D4 000191B4  90 01 01 14 */	stw r0, 0x114(r1)
/* 8001C0D8 000191B8  93 E1 01 0C */	stw r31, 0x10c(r1)
/* 8001C0DC 000191BC  93 C1 01 08 */	stw r30, 0x108(r1)
/* 8001C0E0 000191C0  7C 7E 1B 79 */	mr. r30, r3
/* 8001C0E4 000191C4  41 82 07 60 */	beq .L_8001C844
/* 8001C0E8 000191C8  80 7E 00 1C */	lwz r3, 0x1c(r30)
/* 8001C0EC 000191CC  28 03 00 00 */	cmplwi r3, 0x0
/* 8001C0F0 000191D0  40 82 00 10 */	bne .L_8001C100
/* 8001C0F4 000191D4  80 1E 00 20 */	lwz r0, 0x20(r30)
/* 8001C0F8 000191D8  28 00 00 00 */	cmplwi r0, 0x0
/* 8001C0FC 000191DC  41 82 07 48 */	beq .L_8001C844
.L_8001C100:
/* 8001C100 000191E0  80 9E 00 24 */	lwz r4, 0x24(r30)
/* 8001C104 000191E4  28 04 00 00 */	cmplwi r4, 0x0
/* 8001C108 000191E8  41 82 00 24 */	beq .L_8001C12C
/* 8001C10C 000191EC  80 04 00 48 */	lwz r0, 0x48(r4)
/* 8001C110 000191F0  28 00 00 00 */	cmplwi r0, 0x0
/* 8001C114 000191F4  41 82 00 18 */	beq .L_8001C12C
/* 8001C118 000191F8  28 03 00 00 */	cmplwi r3, 0x0
/* 8001C11C 000191FC  41 82 00 1C */	beq .L_8001C138
/* 8001C120 00019200  80 03 00 48 */	lwz r0, 0x48(r3)
/* 8001C124 00019204  28 00 00 00 */	cmplwi r0, 0x0
/* 8001C128 00019208  40 82 00 10 */	bne .L_8001C138
.L_8001C12C:
/* 8001C12C 0001920C  7F C3 F3 78 */	mr r3, r30
/* 8001C130 00019210  4B FF FA 25 */	bl xEntDriveInit__FP9xEntDriveP4xEnt
/* 8001C134 00019214  48 00 07 10 */	b .L_8001C844
.L_8001C138:
/* 8001C138 00019218  C0 5E 00 08 */	lfs f2, 0x8(r30)
/* 8001C13C 0001921C  C0 02 82 88 */	lfs f0, "@561"@sda21(r2)
/* 8001C140 00019220  FC 02 00 40 */	fcmpo cr0, f2, f0
/* 8001C144 00019224  40 81 00 3C */	ble .L_8001C180
/* 8001C148 00019228  EC 02 08 28 */	fsubs f0, f2, f1
/* 8001C14C 0001922C  D0 1E 00 08 */	stfs f0, 0x8(r30)
/* 8001C150 00019230  C0 5E 00 08 */	lfs f2, 0x8(r30)
/* 8001C154 00019234  C0 02 82 88 */	lfs f0, "@561"@sda21(r2)
/* 8001C158 00019238  FC 02 00 40 */	fcmpo cr0, f2, f0
/* 8001C15C 0001923C  4C 40 13 82 */	cror eq, lt, eq
/* 8001C160 00019240  40 82 00 14 */	bne .L_8001C174
/* 8001C164 00019244  D0 1E 00 0C */	stfs f0, 0xc(r30)
/* 8001C168 00019248  C0 02 82 88 */	lfs f0, "@561"@sda21(r2)
/* 8001C16C 0001924C  D0 1E 00 08 */	stfs f0, 0x8(r30)
/* 8001C170 00019250  48 00 00 10 */	b .L_8001C180
.L_8001C174:
/* 8001C174 00019254  C0 1E 00 04 */	lfs f0, 0x4(r30)
/* 8001C178 00019258  EC 02 00 24 */	fdivs f0, f2, f0
/* 8001C17C 0001925C  D0 1E 00 0C */	stfs f0, 0xc(r30)
.L_8001C180:
/* 8001C180 00019260  C0 5E 00 14 */	lfs f2, 0x14(r30)
/* 8001C184 00019264  C0 02 82 88 */	lfs f0, "@561"@sda21(r2)
/* 8001C188 00019268  FC 02 00 40 */	fcmpo cr0, f2, f0
/* 8001C18C 0001926C  40 81 00 48 */	ble .L_8001C1D4
/* 8001C190 00019270  EC 02 08 28 */	fsubs f0, f2, f1
/* 8001C194 00019274  D0 1E 00 14 */	stfs f0, 0x14(r30)
/* 8001C198 00019278  C0 5E 00 14 */	lfs f2, 0x14(r30)
/* 8001C19C 0001927C  C0 02 82 88 */	lfs f0, "@561"@sda21(r2)
/* 8001C1A0 00019280  FC 02 00 40 */	fcmpo cr0, f2, f0
/* 8001C1A4 00019284  4C 40 13 82 */	cror eq, lt, eq
/* 8001C1A8 00019288  40 82 00 18 */	bne .L_8001C1C0
/* 8001C1AC 0001928C  C0 02 82 8C */	lfs f0, "@658"@sda21(r2)
/* 8001C1B0 00019290  D0 1E 00 18 */	stfs f0, 0x18(r30)
/* 8001C1B4 00019294  C0 02 82 88 */	lfs f0, "@561"@sda21(r2)
/* 8001C1B8 00019298  D0 1E 00 14 */	stfs f0, 0x14(r30)
/* 8001C1BC 0001929C  48 00 00 18 */	b .L_8001C1D4
.L_8001C1C0:
/* 8001C1C0 000192A0  C0 1E 00 10 */	lfs f0, 0x10(r30)
/* 8001C1C4 000192A4  C0 22 82 8C */	lfs f1, "@658"@sda21(r2)
/* 8001C1C8 000192A8  EC 02 00 24 */	fdivs f0, f2, f0
/* 8001C1CC 000192AC  EC 01 00 28 */	fsubs f0, f1, f0
/* 8001C1D0 000192B0  D0 1E 00 18 */	stfs f0, 0x18(r30)
.L_8001C1D4:
/* 8001C1D4 000192B4  C0 1E 00 0C */	lfs f0, 0xc(r30)
/* 8001C1D8 000192B8  C0 22 82 88 */	lfs f1, "@561"@sda21(r2)
/* 8001C1DC 000192BC  FC 00 08 00 */	fcmpu cr0, f0, f1
/* 8001C1E0 000192C0  40 82 00 10 */	bne .L_8001C1F0
/* 8001C1E4 000192C4  C0 1E 00 18 */	lfs f0, 0x18(r30)
/* 8001C1E8 000192C8  FC 00 08 00 */	fcmpu cr0, f0, f1
/* 8001C1EC 000192CC  41 82 06 58 */	beq .L_8001C844
.L_8001C1F0:
/* 8001C1F0 000192D0  C0 1E 00 18 */	lfs f0, 0x18(r30)
/* 8001C1F4 000192D4  C0 A2 82 88 */	lfs f5, "@561"@sda21(r2)
/* 8001C1F8 000192D8  FC 00 28 00 */	fcmpu cr0, f0, f5
/* 8001C1FC 000192DC  41 82 02 98 */	beq .L_8001C494
/* 8001C200 000192E0  80 1E 00 00 */	lwz r0, 0x0(r30)
/* 8001C204 000192E4  54 00 07 FF */	clrlwi. r0, r0, 31
/* 8001C208 000192E8  41 82 02 8C */	beq .L_8001C494
/* 8001C20C 000192EC  80 7E 00 20 */	lwz r3, 0x20(r30)
/* 8001C210 000192F0  28 03 00 00 */	cmplwi r3, 0x0
/* 8001C214 000192F4  41 82 00 10 */	beq .L_8001C224
/* 8001C218 000192F8  80 63 00 48 */	lwz r3, 0x48(r3)
/* 8001C21C 000192FC  28 03 00 00 */	cmplwi r3, 0x0
/* 8001C220 00019300  40 82 00 14 */	bne .L_8001C234
.L_8001C224:
/* 8001C224 00019304  80 9E 00 24 */	lwz r4, 0x24(r30)
/* 8001C228 00019308  7F C3 F3 78 */	mr r3, r30
/* 8001C22C 0001930C  4B FF F9 29 */	bl xEntDriveInit__FP9xEntDriveP4xEnt
/* 8001C230 00019310  48 00 06 14 */	b .L_8001C844
.L_8001C234:
/* 8001C234 00019314  C0 E3 00 00 */	lfs f7, 0x0(r3)
/* 8001C238 00019318  C0 C3 00 04 */	lfs f6, 0x4(r3)
/* 8001C23C 0001931C  EC 27 01 F2 */	fmuls f1, f7, f7
/* 8001C240 00019320  C1 03 00 08 */	lfs f8, 0x8(r3)
/* 8001C244 00019324  EC 06 01 B2 */	fmuls f0, f6, f6
/* 8001C248 00019328  C0 62 82 8C */	lfs f3, "@658"@sda21(r2)
/* 8001C24C 0001932C  EC 88 02 32 */	fmuls f4, f8, f8
/* 8001C250 00019330  C0 42 82 90 */	lfs f2, "@659"@sda21(r2)
/* 8001C254 00019334  EC 01 00 2A */	fadds f0, f1, f0
/* 8001C258 00019338  EC 24 00 2A */	fadds f1, f4, f0
/* 8001C25C 0001933C  EC 01 18 28 */	fsubs f0, f1, f3
/* 8001C260 00019340  FC 00 02 10 */	fabs f0, f0
/* 8001C264 00019344  FC 00 00 18 */	frsp f0, f0
/* 8001C268 00019348  FC 00 10 40 */	fcmpo cr0, f0, f2
/* 8001C26C 0001934C  4C 40 13 82 */	cror eq, lt, eq
/* 8001C270 00019350  40 82 00 14 */	bne .L_8001C284
/* 8001C274 00019354  D0 E1 00 9C */	stfs f7, 0x9c(r1)
/* 8001C278 00019358  D0 C1 00 A0 */	stfs f6, 0xa0(r1)
/* 8001C27C 0001935C  D1 01 00 A4 */	stfs f8, 0xa4(r1)
/* 8001C280 00019360  48 00 00 60 */	b .L_8001C2E0
.L_8001C284:
/* 8001C284 00019364  FC 00 0A 10 */	fabs f0, f1
/* 8001C288 00019368  FC 00 00 18 */	frsp f0, f0
/* 8001C28C 0001936C  FC 00 10 40 */	fcmpo cr0, f0, f2
/* 8001C290 00019370  4C 40 13 82 */	cror eq, lt, eq
/* 8001C294 00019374  40 82 00 14 */	bne .L_8001C2A8
/* 8001C298 00019378  D0 A1 00 9C */	stfs f5, 0x9c(r1)
/* 8001C29C 0001937C  D0 61 00 A0 */	stfs f3, 0xa0(r1)
/* 8001C2A0 00019380  D0 A1 00 A4 */	stfs f5, 0xa4(r1)
/* 8001C2A4 00019384  48 00 00 3C */	b .L_8001C2E0
.L_8001C2A8:
/* 8001C2A8 00019388  4B FE E5 55 */	bl xsqrt__Ff
/* 8001C2AC 0001938C  C0 02 82 8C */	lfs f0, "@658"@sda21(r2)
/* 8001C2B0 00019390  80 7E 00 20 */	lwz r3, 0x20(r30)
/* 8001C2B4 00019394  EC 20 08 24 */	fdivs f1, f0, f1
/* 8001C2B8 00019398  80 63 00 48 */	lwz r3, 0x48(r3)
/* 8001C2BC 0001939C  C0 03 00 00 */	lfs f0, 0x0(r3)
/* 8001C2C0 000193A0  EC 00 00 72 */	fmuls f0, f0, f1
/* 8001C2C4 000193A4  D0 01 00 9C */	stfs f0, 0x9c(r1)
/* 8001C2C8 000193A8  C0 03 00 04 */	lfs f0, 0x4(r3)
/* 8001C2CC 000193AC  EC 00 00 72 */	fmuls f0, f0, f1
/* 8001C2D0 000193B0  D0 01 00 A0 */	stfs f0, 0xa0(r1)
/* 8001C2D4 000193B4  C0 03 00 08 */	lfs f0, 0x8(r3)
/* 8001C2D8 000193B8  EC 00 00 72 */	fmuls f0, f0, f1
/* 8001C2DC 000193BC  D0 01 00 A4 */	stfs f0, 0xa4(r1)
.L_8001C2E0:
/* 8001C2E0 000193C0  80 7E 00 20 */	lwz r3, 0x20(r30)
/* 8001C2E4 000193C4  C0 62 82 8C */	lfs f3, "@658"@sda21(r2)
/* 8001C2E8 000193C8  80 63 00 48 */	lwz r3, 0x48(r3)
/* 8001C2EC 000193CC  C0 42 82 90 */	lfs f2, "@659"@sda21(r2)
/* 8001C2F0 000193D0  C0 C3 00 10 */	lfs f6, 0x10(r3)
/* 8001C2F4 000193D4  C0 A3 00 14 */	lfs f5, 0x14(r3)
/* 8001C2F8 000193D8  EC 26 01 B2 */	fmuls f1, f6, f6
/* 8001C2FC 000193DC  C0 E3 00 18 */	lfs f7, 0x18(r3)
/* 8001C300 000193E0  EC 05 01 72 */	fmuls f0, f5, f5
/* 8001C304 000193E4  EC 87 01 F2 */	fmuls f4, f7, f7
/* 8001C308 000193E8  EC 01 00 2A */	fadds f0, f1, f0
/* 8001C30C 000193EC  EC 24 00 2A */	fadds f1, f4, f0
/* 8001C310 000193F0  EC 01 18 28 */	fsubs f0, f1, f3
/* 8001C314 000193F4  FC 00 02 10 */	fabs f0, f0
/* 8001C318 000193F8  FC 00 00 18 */	frsp f0, f0
/* 8001C31C 000193FC  FC 00 10 40 */	fcmpo cr0, f0, f2
/* 8001C320 00019400  4C 40 13 82 */	cror eq, lt, eq
/* 8001C324 00019404  40 82 00 14 */	bne .L_8001C338
/* 8001C328 00019408  D0 C1 00 AC */	stfs f6, 0xac(r1)
/* 8001C32C 0001940C  D0 A1 00 B0 */	stfs f5, 0xb0(r1)
/* 8001C330 00019410  D0 E1 00 B4 */	stfs f7, 0xb4(r1)
/* 8001C334 00019414  48 00 00 64 */	b .L_8001C398
.L_8001C338:
/* 8001C338 00019418  FC 00 0A 10 */	fabs f0, f1
/* 8001C33C 0001941C  FC 00 00 18 */	frsp f0, f0
/* 8001C340 00019420  FC 00 10 40 */	fcmpo cr0, f0, f2
/* 8001C344 00019424  4C 40 13 82 */	cror eq, lt, eq
/* 8001C348 00019428  40 82 00 18 */	bne .L_8001C360
/* 8001C34C 0001942C  C0 02 82 88 */	lfs f0, "@561"@sda21(r2)
/* 8001C350 00019430  D0 01 00 AC */	stfs f0, 0xac(r1)
/* 8001C354 00019434  D0 61 00 B0 */	stfs f3, 0xb0(r1)
/* 8001C358 00019438  D0 01 00 B4 */	stfs f0, 0xb4(r1)
/* 8001C35C 0001943C  48 00 00 3C */	b .L_8001C398
.L_8001C360:
/* 8001C360 00019440  4B FE E4 9D */	bl xsqrt__Ff
/* 8001C364 00019444  C0 02 82 8C */	lfs f0, "@658"@sda21(r2)
/* 8001C368 00019448  80 7E 00 20 */	lwz r3, 0x20(r30)
/* 8001C36C 0001944C  EC 20 08 24 */	fdivs f1, f0, f1
/* 8001C370 00019450  80 63 00 48 */	lwz r3, 0x48(r3)
/* 8001C374 00019454  C0 03 00 10 */	lfs f0, 0x10(r3)
/* 8001C378 00019458  EC 00 00 72 */	fmuls f0, f0, f1
/* 8001C37C 0001945C  D0 01 00 AC */	stfs f0, 0xac(r1)
/* 8001C380 00019460  C0 03 00 14 */	lfs f0, 0x14(r3)
/* 8001C384 00019464  EC 00 00 72 */	fmuls f0, f0, f1
/* 8001C388 00019468  D0 01 00 B0 */	stfs f0, 0xb0(r1)
/* 8001C38C 0001946C  C0 03 00 18 */	lfs f0, 0x18(r3)
/* 8001C390 00019470  EC 00 00 72 */	fmuls f0, f0, f1
/* 8001C394 00019474  D0 01 00 B4 */	stfs f0, 0xb4(r1)
.L_8001C398:
/* 8001C398 00019478  80 7E 00 20 */	lwz r3, 0x20(r30)
/* 8001C39C 0001947C  C0 62 82 8C */	lfs f3, "@658"@sda21(r2)
/* 8001C3A0 00019480  80 63 00 48 */	lwz r3, 0x48(r3)
/* 8001C3A4 00019484  C0 42 82 90 */	lfs f2, "@659"@sda21(r2)
/* 8001C3A8 00019488  C0 C3 00 20 */	lfs f6, 0x20(r3)
/* 8001C3AC 0001948C  C0 A3 00 24 */	lfs f5, 0x24(r3)
/* 8001C3B0 00019490  EC 26 01 B2 */	fmuls f1, f6, f6
/* 8001C3B4 00019494  C0 E3 00 28 */	lfs f7, 0x28(r3)
/* 8001C3B8 00019498  EC 05 01 72 */	fmuls f0, f5, f5
/* 8001C3BC 0001949C  EC 87 01 F2 */	fmuls f4, f7, f7
/* 8001C3C0 000194A0  EC 01 00 2A */	fadds f0, f1, f0
/* 8001C3C4 000194A4  EC 24 00 2A */	fadds f1, f4, f0
/* 8001C3C8 000194A8  EC 01 18 28 */	fsubs f0, f1, f3
/* 8001C3CC 000194AC  FC 00 02 10 */	fabs f0, f0
/* 8001C3D0 000194B0  FC 00 00 18 */	frsp f0, f0
/* 8001C3D4 000194B4  FC 00 10 40 */	fcmpo cr0, f0, f2
/* 8001C3D8 000194B8  4C 40 13 82 */	cror eq, lt, eq
/* 8001C3DC 000194BC  40 82 00 14 */	bne .L_8001C3F0
/* 8001C3E0 000194C0  D0 C1 00 BC */	stfs f6, 0xbc(r1)
/* 8001C3E4 000194C4  D0 A1 00 C0 */	stfs f5, 0xc0(r1)
/* 8001C3E8 000194C8  D0 E1 00 C4 */	stfs f7, 0xc4(r1)
/* 8001C3EC 000194CC  48 00 00 64 */	b .L_8001C450
.L_8001C3F0:
/* 8001C3F0 000194D0  FC 00 0A 10 */	fabs f0, f1
/* 8001C3F4 000194D4  FC 00 00 18 */	frsp f0, f0
/* 8001C3F8 000194D8  FC 00 10 40 */	fcmpo cr0, f0, f2
/* 8001C3FC 000194DC  4C 40 13 82 */	cror eq, lt, eq
/* 8001C400 000194E0  40 82 00 18 */	bne .L_8001C418
/* 8001C404 000194E4  C0 02 82 88 */	lfs f0, "@561"@sda21(r2)
/* 8001C408 000194E8  D0 01 00 BC */	stfs f0, 0xbc(r1)
/* 8001C40C 000194EC  D0 61 00 C0 */	stfs f3, 0xc0(r1)
/* 8001C410 000194F0  D0 01 00 C4 */	stfs f0, 0xc4(r1)
/* 8001C414 000194F4  48 00 00 3C */	b .L_8001C450
.L_8001C418:
/* 8001C418 000194F8  4B FE E3 E5 */	bl xsqrt__Ff
/* 8001C41C 000194FC  C0 02 82 8C */	lfs f0, "@658"@sda21(r2)
/* 8001C420 00019500  80 7E 00 20 */	lwz r3, 0x20(r30)
/* 8001C424 00019504  EC 20 08 24 */	fdivs f1, f0, f1
/* 8001C428 00019508  80 63 00 48 */	lwz r3, 0x48(r3)
/* 8001C42C 0001950C  C0 03 00 20 */	lfs f0, 0x20(r3)
/* 8001C430 00019510  EC 00 00 72 */	fmuls f0, f0, f1
/* 8001C434 00019514  D0 01 00 BC */	stfs f0, 0xbc(r1)
/* 8001C438 00019518  C0 03 00 24 */	lfs f0, 0x24(r3)
/* 8001C43C 0001951C  EC 00 00 72 */	fmuls f0, f0, f1
/* 8001C440 00019520  D0 01 00 C0 */	stfs f0, 0xc0(r1)
/* 8001C444 00019524  C0 03 00 28 */	lfs f0, 0x28(r3)
/* 8001C448 00019528  EC 00 00 72 */	fmuls f0, f0, f1
/* 8001C44C 0001952C  D0 01 00 C4 */	stfs f0, 0xc4(r1)
.L_8001C450:
/* 8001C450 00019530  38 61 00 9C */	addi r3, r1, 0x9c
/* 8001C454 00019534  38 81 00 50 */	addi r4, r1, 0x50
/* 8001C458 00019538  48 01 59 DD */	bl xMat3x3GetEuler__FPC7xMat3x3P5xVec3
/* 8001C45C 0001953C  C0 21 00 50 */	lfs f1, 0x50(r1)
/* 8001C460 00019540  38 61 00 CC */	addi r3, r1, 0xcc
/* 8001C464 00019544  C0 1E 00 4C */	lfs f0, 0x4c(r30)
/* 8001C468 00019548  C0 5E 00 18 */	lfs f2, 0x18(r30)
/* 8001C46C 0001954C  EC 01 00 28 */	fsubs f0, f1, f0
/* 8001C470 00019550  EC 22 00 32 */	fmuls f1, f2, f0
/* 8001C474 00019554  48 01 60 69 */	bl xMat3x3RotY__FP7xMat3x3f
/* 8001C478 00019558  80 7E 00 24 */	lwz r3, 0x24(r30)
/* 8001C47C 0001955C  38 A1 00 CC */	addi r5, r1, 0xcc
/* 8001C480 00019560  80 63 00 48 */	lwz r3, 0x48(r3)
/* 8001C484 00019564  7C 64 1B 78 */	mr r4, r3
/* 8001C488 00019568  48 01 64 2D */	bl xMat3x3Mul__FP7xMat3x3PC7xMat3x3PC7xMat3x3
/* 8001C48C 0001956C  C0 01 00 50 */	lfs f0, 0x50(r1)
/* 8001C490 00019570  D0 1E 00 4C */	stfs f0, 0x4c(r30)
.L_8001C494:
/* 8001C494 00019574  C0 22 82 88 */	lfs f1, "@561"@sda21(r2)
/* 8001C498 00019578  38 7E 00 50 */	addi r3, r30, 0x50
/* 8001C49C 0001957C  48 00 03 DD */	bl __as__5xVec3Ff
/* 8001C4A0 00019580  C0 3E 00 0C */	lfs f1, 0xc(r30)
/* 8001C4A4 00019584  C0 02 82 88 */	lfs f0, "@561"@sda21(r2)
/* 8001C4A8 00019588  FC 01 00 00 */	fcmpu cr0, f1, f0
/* 8001C4AC 0001958C  41 82 00 8C */	beq .L_8001C538
/* 8001C4B0 00019590  80 7E 00 1C */	lwz r3, 0x1c(r30)
/* 8001C4B4 00019594  28 03 00 00 */	cmplwi r3, 0x0
/* 8001C4B8 00019598  41 82 00 10 */	beq .L_8001C4C8
/* 8001C4BC 0001959C  80 83 00 48 */	lwz r4, 0x48(r3)
/* 8001C4C0 000195A0  28 04 00 00 */	cmplwi r4, 0x0
/* 8001C4C4 000195A4  40 82 00 14 */	bne .L_8001C4D8
.L_8001C4C8:
/* 8001C4C8 000195A8  80 9E 00 24 */	lwz r4, 0x24(r30)
/* 8001C4CC 000195AC  7F C3 F3 78 */	mr r3, r30
/* 8001C4D0 000195B0  4B FF F6 85 */	bl xEntDriveInit__FP9xEntDriveP4xEnt
/* 8001C4D4 000195B4  48 00 03 70 */	b .L_8001C844
.L_8001C4D8:
/* 8001C4D8 000195B8  38 61 00 44 */	addi r3, r1, 0x44
/* 8001C4DC 000195BC  38 BE 00 28 */	addi r5, r30, 0x28
/* 8001C4E0 000195C0  4B FE EA 91 */	bl xMat4x3Toworld__FP5xVec3PC7xMat4x3PC5xVec3
/* 8001C4E4 000195C4  80 7E 00 24 */	lwz r3, 0x24(r30)
/* 8001C4E8 000195C8  38 81 00 44 */	addi r4, r1, 0x44
/* 8001C4EC 000195CC  38 BE 00 40 */	addi r5, r30, 0x40
/* 8001C4F0 000195D0  80 63 00 48 */	lwz r3, 0x48(r3)
/* 8001C4F4 000195D4  38 63 00 BC */	addi r3, r3, 0xbc
/* 8001C4F8 000195D8  4B FF 21 99 */	bl xVec3Sub__FP5xVec3PC5xVec3PC5xVec3
/* 8001C4FC 000195DC  80 7E 00 24 */	lwz r3, 0x24(r30)
/* 8001C500 000195E0  C0 3E 00 0C */	lfs f1, 0xc(r30)
/* 8001C504 000195E4  80 63 00 48 */	lwz r3, 0x48(r3)
/* 8001C508 000195E8  38 63 00 BC */	addi r3, r3, 0xbc
/* 8001C50C 000195EC  4B FF F4 2D */	bl xVec3SMulBy__FP5xVec3f
/* 8001C510 000195F0  80 7E 00 24 */	lwz r3, 0x24(r30)
/* 8001C514 000195F4  80 83 00 48 */	lwz r4, 0x48(r3)
/* 8001C518 000195F8  38 64 00 30 */	addi r3, r4, 0x30
/* 8001C51C 000195FC  38 84 00 BC */	addi r4, r4, 0xbc
/* 8001C520 00019600  4B FF 22 35 */	bl xVec3AddTo__FP5xVec3PC5xVec3
/* 8001C524 00019604  80 9E 00 24 */	lwz r4, 0x24(r30)
/* 8001C528 00019608  38 7E 00 50 */	addi r3, r30, 0x50
/* 8001C52C 0001960C  80 84 00 48 */	lwz r4, 0x48(r4)
/* 8001C530 00019610  38 84 00 BC */	addi r4, r4, 0xbc
/* 8001C534 00019614  4B FF 8F 11 */	bl __apl__5xVec3FRC5xVec3
.L_8001C538:
/* 8001C538 00019618  C0 3E 00 18 */	lfs f1, 0x18(r30)
/* 8001C53C 0001961C  C0 02 82 88 */	lfs f0, "@561"@sda21(r2)
/* 8001C540 00019620  FC 01 00 00 */	fcmpu cr0, f1, f0
/* 8001C544 00019624  41 82 02 64 */	beq .L_8001C7A8
/* 8001C548 00019628  80 7E 00 20 */	lwz r3, 0x20(r30)
/* 8001C54C 0001962C  28 03 00 00 */	cmplwi r3, 0x0
/* 8001C550 00019630  41 82 00 10 */	beq .L_8001C560
/* 8001C554 00019634  80 83 00 48 */	lwz r4, 0x48(r3)
/* 8001C558 00019638  28 04 00 00 */	cmplwi r4, 0x0
/* 8001C55C 0001963C  40 82 00 14 */	bne .L_8001C570
.L_8001C560:
/* 8001C560 00019640  80 9E 00 24 */	lwz r4, 0x24(r30)
/* 8001C564 00019644  7F C3 F3 78 */	mr r3, r30
/* 8001C568 00019648  4B FF F5 ED */	bl xEntDriveInit__FP9xEntDriveP4xEnt
/* 8001C56C 0001964C  48 00 02 D8 */	b .L_8001C844
.L_8001C570:
/* 8001C570 00019650  80 1E 00 00 */	lwz r0, 0x0(r30)
/* 8001C574 00019654  54 00 07 BD */	rlwinm. r0, r0, 0, 30, 30
/* 8001C578 00019658  41 82 01 AC */	beq .L_8001C724
/* 8001C57C 0001965C  83 E3 00 24 */	lwz r31, 0x24(r3)
/* 8001C580 00019660  7F E3 FB 78 */	mr r3, r31
/* 8001C584 00019664  4B FF 8E 45 */	bl xModelAnimCollDirty__FRC14xModelInstance
/* 8001C588 00019668  54 60 06 3F */	clrlwi. r0, r3, 24
/* 8001C58C 0001966C  41 82 00 0C */	beq .L_8001C598
/* 8001C590 00019670  7F E3 FB 78 */	mr r3, r31
/* 8001C594 00019674  48 01 88 D9 */	bl xModelAnimCollRefresh__FRC14xModelInstance
.L_8001C598:
/* 8001C598 00019678  80 9E 00 20 */	lwz r4, 0x20(r30)
/* 8001C59C 0001967C  38 61 00 38 */	addi r3, r1, 0x38
/* 8001C5A0 00019680  38 BE 00 68 */	addi r5, r30, 0x68
/* 8001C5A4 00019684  80 84 00 48 */	lwz r4, 0x48(r4)
/* 8001C5A8 00019688  4B FE E9 C9 */	bl xMat4x3Toworld__FP5xVec3PC7xMat4x3PC5xVec3
/* 8001C5AC 0001968C  7F E5 FB 78 */	mr r5, r31
/* 8001C5B0 00019690  38 61 00 20 */	addi r3, r1, 0x20
/* 8001C5B4 00019694  38 9E 00 5C */	addi r4, r30, 0x5c
/* 8001C5B8 00019698  4B FF 4F 41 */	bl xCollisTriHit__FRCQ27xCollis8tri_dataRC14xModelInstance
/* 8001C5BC 0001969C  38 61 00 2C */	addi r3, r1, 0x2c
/* 8001C5C0 000196A0  38 81 00 20 */	addi r4, r1, 0x20
/* 8001C5C4 000196A4  4B FE EC A1 */	bl __as__5xVec3FRC5xVec3
/* 8001C5C8 000196A8  38 61 00 14 */	addi r3, r1, 0x14
/* 8001C5CC 000196AC  38 81 00 2C */	addi r4, r1, 0x2c
/* 8001C5D0 000196B0  38 A1 00 38 */	addi r5, r1, 0x38
/* 8001C5D4 000196B4  4B FE EB F9 */	bl __mi__5xVec3CFRC5xVec3
/* 8001C5D8 000196B8  80 7E 00 24 */	lwz r3, 0x24(r30)
/* 8001C5DC 000196BC  38 81 00 14 */	addi r4, r1, 0x14
/* 8001C5E0 000196C0  80 63 00 48 */	lwz r3, 0x48(r3)
/* 8001C5E4 000196C4  38 63 00 BC */	addi r3, r3, 0xbc
/* 8001C5E8 000196C8  4B FE EC 7D */	bl __as__5xVec3FRC5xVec3
/* 8001C5EC 000196CC  80 9E 00 78 */	lwz r4, 0x78(r30)
/* 8001C5F0 000196D0  80 7E 00 5C */	lwz r3, 0x5c(r30)
/* 8001C5F4 000196D4  80 04 00 44 */	lwz r0, 0x44(r4)
/* 8001C5F8 000196D8  7C 03 00 40 */	cmplw r3, r0
/* 8001C5FC 000196DC  40 82 00 48 */	bne .L_8001C644
/* 8001C600 000196E0  C0 3E 00 60 */	lfs f1, 0x60(r30)
/* 8001C604 000196E4  C0 04 00 48 */	lfs f0, 0x48(r4)
/* 8001C608 000196E8  C0 42 82 94 */	lfs f2, "@890"@sda21(r2)
/* 8001C60C 000196EC  EC 01 00 28 */	fsubs f0, f1, f0
/* 8001C610 000196F0  FC 00 02 10 */	fabs f0, f0
/* 8001C614 000196F4  FC 00 00 18 */	frsp f0, f0
/* 8001C618 000196F8  FC 00 10 40 */	fcmpo cr0, f0, f2
/* 8001C61C 000196FC  4C 40 13 82 */	cror eq, lt, eq
/* 8001C620 00019700  40 82 00 24 */	bne .L_8001C644
/* 8001C624 00019704  C0 3E 00 64 */	lfs f1, 0x64(r30)
/* 8001C628 00019708  C0 04 00 4C */	lfs f0, 0x4c(r4)
/* 8001C62C 0001970C  EC 01 00 28 */	fsubs f0, f1, f0
/* 8001C630 00019710  FC 00 02 10 */	fabs f0, f0
/* 8001C634 00019714  FC 00 00 18 */	frsp f0, f0
/* 8001C638 00019718  FC 00 10 40 */	fcmpo cr0, f0, f2
/* 8001C63C 0001971C  4C 40 13 82 */	cror eq, lt, eq
/* 8001C640 00019720  41 82 00 14 */	beq .L_8001C654
.L_8001C644:
/* 8001C644 00019724  80 9E 00 78 */	lwz r4, 0x78(r30)
/* 8001C648 00019728  38 7E 00 5C */	addi r3, r30, 0x5c
/* 8001C64C 0001972C  38 84 00 44 */	addi r4, r4, 0x44
/* 8001C650 00019730  48 00 02 0D */	bl __as__Q27xCollis8tri_dataFRCQ27xCollis8tri_data
.L_8001C654:
/* 8001C654 00019734  80 7F 00 4C */	lwz r3, 0x4c(r31)
/* 8001C658 00019738  80 83 00 00 */	lwz r4, 0x0(r3)
/* 8001C65C 0001973C  80 03 00 04 */	lwz r0, 0x4(r3)
/* 8001C660 00019740  90 81 00 5C */	stw r4, 0x5c(r1)
/* 8001C664 00019744  90 01 00 60 */	stw r0, 0x60(r1)
/* 8001C668 00019748  80 83 00 08 */	lwz r4, 0x8(r3)
/* 8001C66C 0001974C  80 03 00 0C */	lwz r0, 0xc(r3)
/* 8001C670 00019750  90 81 00 64 */	stw r4, 0x64(r1)
/* 8001C674 00019754  90 01 00 68 */	stw r0, 0x68(r1)
/* 8001C678 00019758  80 83 00 10 */	lwz r4, 0x10(r3)
/* 8001C67C 0001975C  80 03 00 14 */	lwz r0, 0x14(r3)
/* 8001C680 00019760  90 81 00 6C */	stw r4, 0x6c(r1)
/* 8001C684 00019764  90 01 00 70 */	stw r0, 0x70(r1)
/* 8001C688 00019768  80 83 00 18 */	lwz r4, 0x18(r3)
/* 8001C68C 0001976C  80 03 00 1C */	lwz r0, 0x1c(r3)
/* 8001C690 00019770  90 81 00 74 */	stw r4, 0x74(r1)
/* 8001C694 00019774  90 01 00 78 */	stw r0, 0x78(r1)
/* 8001C698 00019778  80 83 00 20 */	lwz r4, 0x20(r3)
/* 8001C69C 0001977C  80 03 00 24 */	lwz r0, 0x24(r3)
/* 8001C6A0 00019780  90 81 00 7C */	stw r4, 0x7c(r1)
/* 8001C6A4 00019784  90 01 00 80 */	stw r0, 0x80(r1)
/* 8001C6A8 00019788  80 83 00 28 */	lwz r4, 0x28(r3)
/* 8001C6AC 0001978C  80 03 00 2C */	lwz r0, 0x2c(r3)
/* 8001C6B0 00019790  90 81 00 84 */	stw r4, 0x84(r1)
/* 8001C6B4 00019794  90 01 00 88 */	stw r0, 0x88(r1)
/* 8001C6B8 00019798  80 83 00 30 */	lwz r4, 0x30(r3)
/* 8001C6BC 0001979C  80 03 00 34 */	lwz r0, 0x34(r3)
/* 8001C6C0 000197A0  90 81 00 8C */	stw r4, 0x8c(r1)
/* 8001C6C4 000197A4  90 01 00 90 */	stw r0, 0x90(r1)
/* 8001C6C8 000197A8  80 83 00 38 */	lwz r4, 0x38(r3)
/* 8001C6CC 000197AC  80 03 00 3C */	lwz r0, 0x3c(r3)
/* 8001C6D0 000197B0  90 81 00 94 */	stw r4, 0x94(r1)
/* 8001C6D4 000197B4  90 01 00 98 */	stw r0, 0x98(r1)
/* 8001C6D8 000197B8  80 9E 00 20 */	lwz r4, 0x20(r30)
/* 8001C6DC 000197BC  80 84 00 48 */	lwz r4, 0x48(r4)
/* 8001C6E0 000197C0  4B FE EE 8D */	bl __as__7xMat4x3FRC7xMat4x3
/* 8001C6E4 000197C4  7F E5 FB 78 */	mr r5, r31
/* 8001C6E8 000197C8  38 61 00 08 */	addi r3, r1, 0x8
/* 8001C6EC 000197CC  38 9E 00 5C */	addi r4, r30, 0x5c
/* 8001C6F0 000197D0  4B FF 4E 09 */	bl xCollisTriHit__FRCQ27xCollis8tri_dataRC14xModelInstance
/* 8001C6F4 000197D4  38 7E 00 68 */	addi r3, r30, 0x68
/* 8001C6F8 000197D8  38 81 00 08 */	addi r4, r1, 0x8
/* 8001C6FC 000197DC  4B FE EB 69 */	bl __as__5xVec3FRC5xVec3
/* 8001C700 000197E0  80 9E 00 20 */	lwz r4, 0x20(r30)
/* 8001C704 000197E4  38 7E 00 68 */	addi r3, r30, 0x68
/* 8001C708 000197E8  7C 65 1B 78 */	mr r5, r3
/* 8001C70C 000197EC  80 84 00 48 */	lwz r4, 0x48(r4)
/* 8001C710 000197F0  4B FE E9 2D */	bl xMat4x3Tolocal__FP5xVec3PC7xMat4x3PC5xVec3
/* 8001C714 000197F4  80 7F 00 4C */	lwz r3, 0x4c(r31)
/* 8001C718 000197F8  38 81 00 5C */	addi r4, r1, 0x5c
/* 8001C71C 000197FC  4B FE EE 51 */	bl __as__7xMat4x3FRC7xMat4x3
/* 8001C720 00019800  48 00 00 28 */	b .L_8001C748
.L_8001C724:
/* 8001C724 00019804  38 61 00 44 */	addi r3, r1, 0x44
/* 8001C728 00019808  38 BE 00 34 */	addi r5, r30, 0x34
/* 8001C72C 0001980C  4B FE E8 45 */	bl xMat4x3Toworld__FP5xVec3PC7xMat4x3PC5xVec3
/* 8001C730 00019810  80 7E 00 24 */	lwz r3, 0x24(r30)
/* 8001C734 00019814  38 81 00 44 */	addi r4, r1, 0x44
/* 8001C738 00019818  38 BE 00 40 */	addi r5, r30, 0x40
/* 8001C73C 0001981C  80 63 00 48 */	lwz r3, 0x48(r3)
/* 8001C740 00019820  38 63 00 BC */	addi r3, r3, 0xbc
/* 8001C744 00019824  4B FF 1F 4D */	bl xVec3Sub__FP5xVec3PC5xVec3PC5xVec3
.L_8001C748:
/* 8001C748 00019828  80 7E 00 24 */	lwz r3, 0x24(r30)
/* 8001C74C 0001982C  C0 3E 00 18 */	lfs f1, 0x18(r30)
/* 8001C750 00019830  80 63 00 48 */	lwz r3, 0x48(r3)
/* 8001C754 00019834  38 63 00 BC */	addi r3, r3, 0xbc
/* 8001C758 00019838  4B FE EA 29 */	bl __amu__5xVec3Ff
/* 8001C75C 0001983C  80 9E 00 24 */	lwz r4, 0x24(r30)
/* 8001C760 00019840  38 7E 00 50 */	addi r3, r30, 0x50
/* 8001C764 00019844  80 84 00 48 */	lwz r4, 0x48(r4)
/* 8001C768 00019848  38 84 00 BC */	addi r4, r4, 0xbc
/* 8001C76C 0001984C  4B FF 8C D9 */	bl __apl__5xVec3FRC5xVec3
/* 8001C770 00019850  80 7E 00 24 */	lwz r3, 0x24(r30)
/* 8001C774 00019854  80 83 00 48 */	lwz r4, 0x48(r3)
/* 8001C778 00019858  38 64 00 30 */	addi r3, r4, 0x30
/* 8001C77C 0001985C  38 84 00 BC */	addi r4, r4, 0xbc
/* 8001C780 00019860  4B FF 8C C5 */	bl __apl__5xVec3FRC5xVec3
/* 8001C784 00019864  80 9E 00 24 */	lwz r4, 0x24(r30)
/* 8001C788 00019868  80 64 00 24 */	lwz r3, 0x24(r4)
/* 8001C78C 0001986C  28 03 00 00 */	cmplwi r3, 0x0
/* 8001C790 00019870  41 82 00 18 */	beq .L_8001C7A8
/* 8001C794 00019874  80 63 00 4C */	lwz r3, 0x4c(r3)
/* 8001C798 00019878  80 84 00 48 */	lwz r4, 0x48(r4)
/* 8001C79C 0001987C  38 63 00 30 */	addi r3, r3, 0x30
/* 8001C7A0 00019880  38 84 00 30 */	addi r4, r4, 0x30
/* 8001C7A4 00019884  4B FE EA C1 */	bl __as__5xVec3FRC5xVec3
.L_8001C7A8:
/* 8001C7A8 00019888  80 9E 00 24 */	lwz r4, 0x24(r30)
/* 8001C7AC 0001988C  38 7E 00 40 */	addi r3, r30, 0x40
/* 8001C7B0 00019890  80 84 00 48 */	lwz r4, 0x48(r4)
/* 8001C7B4 00019894  38 84 00 30 */	addi r4, r4, 0x30
/* 8001C7B8 00019898  48 03 1D 25 */	bl xVec3Copy__FP5xVec3PC5xVec3
/* 8001C7BC 0001989C  C0 3E 00 0C */	lfs f1, 0xc(r30)
/* 8001C7C0 000198A0  C0 02 82 88 */	lfs f0, "@561"@sda21(r2)
/* 8001C7C4 000198A4  FC 01 00 00 */	fcmpu cr0, f1, f0
/* 8001C7C8 000198A8  41 82 00 38 */	beq .L_8001C800
/* 8001C7CC 000198AC  80 7E 00 1C */	lwz r3, 0x1c(r30)
/* 8001C7D0 000198B0  28 03 00 00 */	cmplwi r3, 0x0
/* 8001C7D4 000198B4  41 82 00 10 */	beq .L_8001C7E4
/* 8001C7D8 000198B8  80 83 00 48 */	lwz r4, 0x48(r3)
/* 8001C7DC 000198BC  28 04 00 00 */	cmplwi r4, 0x0
/* 8001C7E0 000198C0  40 82 00 14 */	bne .L_8001C7F4
.L_8001C7E4:
/* 8001C7E4 000198C4  80 9E 00 24 */	lwz r4, 0x24(r30)
/* 8001C7E8 000198C8  7F C3 F3 78 */	mr r3, r30
/* 8001C7EC 000198CC  4B FF F3 69 */	bl xEntDriveInit__FP9xEntDriveP4xEnt
/* 8001C7F0 000198D0  48 00 00 54 */	b .L_8001C844
.L_8001C7F4:
/* 8001C7F4 000198D4  38 7E 00 28 */	addi r3, r30, 0x28
/* 8001C7F8 000198D8  38 BE 00 40 */	addi r5, r30, 0x40
/* 8001C7FC 000198DC  4B FE E8 41 */	bl xMat4x3Tolocal__FP5xVec3PC7xMat4x3PC5xVec3
.L_8001C800:
/* 8001C800 000198E0  C0 3E 00 18 */	lfs f1, 0x18(r30)
/* 8001C804 000198E4  C0 02 82 88 */	lfs f0, "@561"@sda21(r2)
/* 8001C808 000198E8  FC 01 00 00 */	fcmpu cr0, f1, f0
/* 8001C80C 000198EC  41 82 00 38 */	beq .L_8001C844
/* 8001C810 000198F0  80 7E 00 20 */	lwz r3, 0x20(r30)
/* 8001C814 000198F4  28 03 00 00 */	cmplwi r3, 0x0
/* 8001C818 000198F8  41 82 00 10 */	beq .L_8001C828
/* 8001C81C 000198FC  80 83 00 48 */	lwz r4, 0x48(r3)
/* 8001C820 00019900  28 04 00 00 */	cmplwi r4, 0x0
/* 8001C824 00019904  40 82 00 14 */	bne .L_8001C838
.L_8001C828:
/* 8001C828 00019908  80 9E 00 24 */	lwz r4, 0x24(r30)
/* 8001C82C 0001990C  7F C3 F3 78 */	mr r3, r30
/* 8001C830 00019910  4B FF F3 25 */	bl xEntDriveInit__FP9xEntDriveP4xEnt
/* 8001C834 00019914  48 00 00 10 */	b .L_8001C844
.L_8001C838:
/* 8001C838 00019918  38 7E 00 34 */	addi r3, r30, 0x34
/* 8001C83C 0001991C  38 BE 00 40 */	addi r5, r30, 0x40
/* 8001C840 00019920  4B FE E7 FD */	bl xMat4x3Tolocal__FP5xVec3PC7xMat4x3PC5xVec3
.L_8001C844:
/* 8001C844 00019924  80 01 01 14 */	lwz r0, 0x114(r1)
/* 8001C848 00019928  83 E1 01 0C */	lwz r31, 0x10c(r1)
/* 8001C84C 0001992C  83 C1 01 08 */	lwz r30, 0x108(r1)
/* 8001C850 00019930  7C 08 03 A6 */	mtlr r0
/* 8001C854 00019934  38 21 01 10 */	addi r1, r1, 0x110
/* 8001C858 00019938  4E 80 00 20 */	blr
.endfn xEntDriveUpdate__FP9xEntDriveP6xScenefPC7xCollis

# 0x8001C85C - 0x8001C878
.section .text, "ax", unique, 1
.balign 4

# xCollis::tri_data::operator=(const xCollis::tri_data&)
.fn __as__Q27xCollis8tri_dataFRCQ27xCollis8tri_data, weak
/* 8001C85C 0001993C  80 04 00 00 */	lwz r0, 0x0(r4)
/* 8001C860 00019940  C0 24 00 04 */	lfs f1, 0x4(r4)
/* 8001C864 00019944  90 03 00 00 */	stw r0, 0x0(r3)
/* 8001C868 00019948  C0 04 00 08 */	lfs f0, 0x8(r4)
/* 8001C86C 0001994C  D0 23 00 04 */	stfs f1, 0x4(r3)
/* 8001C870 00019950  D0 03 00 08 */	stfs f0, 0x8(r3)
/* 8001C874 00019954  4E 80 00 20 */	blr
.endfn __as__Q27xCollis8tri_dataFRCQ27xCollis8tri_data

# 0x8001C878 - 0x8001C888
.section .text, "ax", unique, 2
.balign 4

# xVec3::operator=(float)
.fn __as__5xVec3Ff, weak
/* 8001C878 00019958  D0 23 00 08 */	stfs f1, 0x8(r3)
/* 8001C87C 0001995C  D0 23 00 04 */	stfs f1, 0x4(r3)
/* 8001C880 00019960  D0 23 00 00 */	stfs f1, 0x0(r3)
/* 8001C884 00019964  4E 80 00 20 */	blr
.endfn __as__5xVec3Ff

# 0x803CCC08 - 0x803CCC18
.section .sdata2, "a"
.balign 8

.obj "@561", local
	.4byte 0x00000000
.endobj "@561"

.obj "@658", local
	.4byte 0x3F800000
.endobj "@658"

.obj "@659", local
	.4byte 0x3727C5AC
.endobj "@659"

.obj "@890", local
	.4byte 0x3DCCCCCD
.endobj "@890"
