<?xml version="1.0" ?>
<!-- DESCRIPTION: Verilator output: XML representation of netlist -->
<verilator_xml>
  <files>
    <file id="a" filename="&lt;built-in&gt;" language="1800-2017"/>
    <file id="b" filename="&lt;command-line&gt;" language="1800-2017"/>
    <file id="c" filename="AddMinusALU_32.v" language="1800-2017"/>
  </files>
  <module_files>
    <file id="c" filename="AddMinusALU_32.v" language="1800-2017"/>
  </module_files>
  <cells>
    <cell fl="c1" loc="c,1,8,1,22" name="$root" submodname="$root" hier="$root"/>
  </cells>
  <netlist>
    <module fl="c1" loc="c,1,8,1,22" name="$root" origName="$root" topModule="1" public="true">
      <var fl="c2" loc="c,2,11,2,18" name="sub_add" dtype_id="1" dir="input" pinIndex="1" vartype="logic" origName="sub_add" public="true"/>
      <var fl="c3" loc="c,3,18,3,19" name="a" dtype_id="2" dir="input" pinIndex="2" vartype="logic" origName="a" public="true"/>
      <var fl="c4" loc="c,4,18,4,19" name="b" dtype_id="2" dir="input" pinIndex="3" vartype="logic" origName="b" public="true"/>
      <var fl="c5" loc="c,5,12,5,17" name="carry" dtype_id="1" dir="output" pinIndex="4" vartype="logic" origName="carry" public="true"/>
      <var fl="c5" loc="c,5,19,5,23" name="zero" dtype_id="1" dir="output" pinIndex="5" vartype="logic" origName="zero" public="true"/>
      <var fl="c5" loc="c,5,25,5,33" name="overflow" dtype_id="1" dir="output" pinIndex="6" vartype="logic" origName="overflow" public="true"/>
      <var fl="c6" loc="c,6,19,6,25" name="result" dtype_id="2" dir="output" pinIndex="7" vartype="logic" origName="result" public="true"/>
      <var fl="c8" loc="c,8,17,8,25" name="AddMinusALU_32.t_no_Cin" dtype_id="2" vartype="logic" origName="t_no_Cin"/>
      <topscope fl="c1" loc="c,1,8,1,22">
        <scope fl="c1" loc="c,1,8,1,22" name="TOP"/>
      </topscope>
      <cfunc fl="c1" loc="c,1,8,1,22" name="traceInitTop">
        <ccall fl="c1" loc="c,1,8,1,22"/>
      </cfunc>
      <cfunc fl="c1" loc="c,1,8,1,22" name="traceInitSub0">
        <tracedecl fl="c2" loc="c,2,11,2,18" name="sub_add" dtype_id="1"/>
        <tracedecl fl="c3" loc="c,3,18,3,19" name="a" dtype_id="2"/>
        <tracedecl fl="c4" loc="c,4,18,4,19" name="b" dtype_id="2"/>
        <tracedecl fl="c5" loc="c,5,12,5,17" name="carry" dtype_id="1"/>
        <tracedecl fl="c5" loc="c,5,19,5,23" name="zero" dtype_id="1"/>
        <tracedecl fl="c5" loc="c,5,25,5,33" name="overflow" dtype_id="1"/>
        <tracedecl fl="c6" loc="c,6,19,6,25" name="result" dtype_id="2"/>
        <tracedecl fl="c2" loc="c,2,11,2,18" name="AddMinusALU_32 sub_add" dtype_id="1"/>
        <tracedecl fl="c3" loc="c,3,18,3,19" name="AddMinusALU_32 a" dtype_id="2"/>
        <tracedecl fl="c4" loc="c,4,18,4,19" name="AddMinusALU_32 b" dtype_id="2"/>
        <tracedecl fl="c5" loc="c,5,12,5,17" name="AddMinusALU_32 carry" dtype_id="1"/>
        <tracedecl fl="c5" loc="c,5,19,5,23" name="AddMinusALU_32 zero" dtype_id="1"/>
        <tracedecl fl="c5" loc="c,5,25,5,33" name="AddMinusALU_32 overflow" dtype_id="1"/>
        <tracedecl fl="c6" loc="c,6,19,6,25" name="AddMinusALU_32 result" dtype_id="2"/>
        <tracedecl fl="c7" loc="c,7,10,7,13" name="AddMinusALU_32 Cin" dtype_id="1"/>
        <tracedecl fl="c8" loc="c,8,17,8,25" name="AddMinusALU_32 t_no_Cin" dtype_id="2"/>
      </cfunc>
      <cfunc fl="c12" loc="c,12,21,12,22" name="_combo__TOP__1">
        <contassign fl="c12" loc="c,12,21,12,22" dtype_id="2">
          <xor fl="c12" loc="c,12,34,12,35" dtype_id="2">
            <negate fl="c12" loc="c,12,26,12,27" dtype_id="2">
              <ccast fl="c12" loc="c,12,28,12,31" dtype_id="3">
                <ccast fl="c12" loc="c,12,28,12,31" dtype_id="3">
                  <varref fl="c12" loc="c,12,28,12,31" name="sub_add" dtype_id="3"/>
                </ccast>
              </ccast>
            </negate>
            <varref fl="c12" loc="c,12,35,12,36" name="b" dtype_id="2"/>
          </xor>
          <varref fl="c12" loc="c,12,12,12,20" name="AddMinusALU_32.t_no_Cin" dtype_id="2"/>
        </contassign>
        <contassign fl="c13" loc="c,13,27,13,28" dtype_id="3">
          <and fl="c13" loc="c,13,18,13,19" dtype_id="3">
            <const fl="c13" loc="c,13,18,13,19" name="32&apos;h1" dtype_id="2"/>
            <ccast fl="c13" loc="c,13,18,13,19" dtype_id="3">
              <and fl="c13" loc="c,13,42,13,43" dtype_id="4">
                <const fl="c13" loc="c,13,18,13,19" name="64&apos;h1" dtype_id="4"/>
                <shiftr fl="c13" loc="c,13,18,13,19" dtype_id="4">
                  <add fl="c13" loc="c,13,42,13,43" dtype_id="4">
                    <add fl="c13" loc="c,13,31,13,32" dtype_id="4">
                      <ccast fl="c13" loc="c,13,29,13,30" dtype_id="4">
                        <ccast fl="c13" loc="c,13,29,13,30" dtype_id="2">
                          <varref fl="c13" loc="c,13,29,13,30" name="a" dtype_id="2"/>
                        </ccast>
                      </ccast>
                      <ccast fl="c13" loc="c,13,33,13,41" dtype_id="4">
                        <ccast fl="c13" loc="c,13,33,13,41" dtype_id="2">
                          <varref fl="c13" loc="c,13,33,13,41" name="AddMinusALU_32.t_no_Cin" dtype_id="2"/>
                        </ccast>
                      </ccast>
                    </add>
                    <ccast fl="c13" loc="c,13,44,13,47" dtype_id="4">
                      <ccast fl="c13" loc="c,13,44,13,47" dtype_id="3">
                        <varref fl="c13" loc="c,13,44,13,47" name="sub_add" dtype_id="3"/>
                      </ccast>
                    </ccast>
                  </add>
                  <const fl="c13" loc="c,13,18,13,19" name="32&apos;h20" dtype_id="2"/>
                </shiftr>
              </and>
            </ccast>
          </and>
          <varref fl="c13" loc="c,13,13,13,18" name="carry" dtype_id="3"/>
        </contassign>
        <contassign fl="c13" loc="c,13,27,13,28" dtype_id="2">
          <add fl="c13" loc="c,13,42,13,43" dtype_id="2">
            <add fl="c13" loc="c,13,31,13,32" dtype_id="2">
              <varref fl="c13" loc="c,13,29,13,30" name="a" dtype_id="2"/>
              <varref fl="c13" loc="c,13,33,13,41" name="AddMinusALU_32.t_no_Cin" dtype_id="2"/>
            </add>
            <ccast fl="c13" loc="c,13,18,13,19" dtype_id="2">
              <ccast fl="c13" loc="c,13,44,13,47" dtype_id="4">
                <ccast fl="c13" loc="c,13,44,13,47" dtype_id="3">
                  <varref fl="c13" loc="c,13,44,13,47" name="sub_add" dtype_id="3"/>
                </ccast>
              </ccast>
            </ccast>
          </add>
          <varref fl="c13" loc="c,13,19,13,25" name="result" dtype_id="2"/>
        </contassign>
        <contassign fl="c15" loc="c,15,17,15,18" dtype_id="3">
          <and fl="c15" loc="c,15,19,15,20" dtype_id="3">
            <const fl="c15" loc="c,15,19,15,20" name="32&apos;h1" dtype_id="2"/>
            <not fl="c15" loc="c,15,19,15,20" dtype_id="3">
              <ccast fl="c15" loc="c,15,21,15,22" dtype_id="3">
                <neq fl="c15" loc="c,15,21,15,22" dtype_id="5">
                  <const fl="c15" loc="c,15,21,15,22" name="32&apos;h0" dtype_id="2"/>
                  <varref fl="c15" loc="c,15,23,15,29" name="result" dtype_id="2"/>
                </neq>
              </ccast>
            </not>
          </and>
          <varref fl="c15" loc="c,15,12,15,16" name="zero" dtype_id="3"/>
        </contassign>
        <contassign fl="c14" loc="c,14,21,14,22" dtype_id="3">
          <and fl="c14" loc="c,14,47,14,49" dtype_id="3">
            <eq fl="c14" loc="c,14,30,14,32" dtype_id="3">
              <shiftr fl="c14" loc="c,14,25,14,26" dtype_id="3">
                <varref fl="c14" loc="c,14,24,14,25" name="a" dtype_id="2"/>
                <const fl="c14" loc="c,14,26,14,28" name="5&apos;h1f" dtype_id="6"/>
              </shiftr>
              <shiftr fl="c14" loc="c,14,41,14,42" dtype_id="3">
                <varref fl="c14" loc="c,14,33,14,41" name="AddMinusALU_32.t_no_Cin" dtype_id="2"/>
                <const fl="c14" loc="c,14,42,14,44" name="5&apos;h1f" dtype_id="6"/>
              </shiftr>
            </eq>
            <neq fl="c14" loc="c,14,63,14,65" dtype_id="3">
              <shiftr fl="c14" loc="c,14,58,14,59" dtype_id="3">
                <varref fl="c14" loc="c,14,51,14,57" name="result" dtype_id="2"/>
                <const fl="c14" loc="c,14,59,14,61" name="5&apos;h1f" dtype_id="6"/>
              </shiftr>
              <shiftr fl="c14" loc="c,14,67,14,68" dtype_id="3">
                <varref fl="c14" loc="c,14,66,14,67" name="a" dtype_id="2"/>
                <const fl="c14" loc="c,14,68,14,70" name="5&apos;h1f" dtype_id="6"/>
              </shiftr>
            </neq>
          </and>
          <varref fl="c14" loc="c,14,12,14,20" name="overflow" dtype_id="3"/>
        </contassign>
      </cfunc>
      <cfunc fl="c1" loc="c,1,8,1,22" name="_eval">
        <ccall fl="c12" loc="c,12,21,12,22"/>
      </cfunc>
      <cfunc fl="c1" loc="c,1,8,1,22" name="_eval_initial"/>
      <cfunc fl="c1" loc="c,1,8,1,22" name="_eval_settle">
        <ccall fl="c12" loc="c,12,21,12,22"/>
      </cfunc>
      <cfunc fl="c1" loc="c,1,8,1,22" name="_final"/>
      <cfunc fl="c1" loc="c,1,8,1,22" name="_change_request">
        <creturn fl="c1" loc="c,1,8,1,22">
          <ccall fl="c1" loc="c,1,8,1,22"/>
        </creturn>
      </cfunc>
      <cfunc fl="c1" loc="c,1,8,1,22" name="_change_request_1">
        <changedet fl="c1" loc="c,1,8,1,22"/>
      </cfunc>
      <cfunc fl="c1" loc="c,1,8,1,22" name="traceRegister">
        <text fl="c1" loc="c,1,8,1,22"/>
        <addrofcfunc fl="c1" loc="c,1,8,1,22" dtype_id="7"/>
        <text fl="c1" loc="c,1,8,1,22"/>
        <text fl="c1" loc="c,1,8,1,22"/>
        <addrofcfunc fl="c1" loc="c,1,8,1,22" dtype_id="7"/>
        <text fl="c1" loc="c,1,8,1,22"/>
        <text fl="c1" loc="c,1,8,1,22"/>
        <addrofcfunc fl="c1" loc="c,1,8,1,22" dtype_id="7"/>
        <text fl="c1" loc="c,1,8,1,22"/>
      </cfunc>
      <cfunc fl="c1" loc="c,1,8,1,22" name="traceFullTop0">
        <cstmt fl="c1" loc="c,1,8,1,22">
          <text fl="c1" loc="c,1,8,1,22"/>
        </cstmt>
        <cstmt fl="c1" loc="c,1,8,1,22">
          <text fl="c1" loc="c,1,8,1,22"/>
        </cstmt>
        <ccall fl="c1" loc="c,1,8,1,22"/>
      </cfunc>
      <cfunc fl="c1" loc="c,1,8,1,22" name="traceFullSub0">
        <traceinc fl="c2" loc="c,2,11,2,18" dtype_id="1">
          <varref fl="c2" loc="c,2,11,2,18" name="sub_add" dtype_id="3"/>
        </traceinc>
        <traceinc fl="c3" loc="c,3,18,3,19" dtype_id="2">
          <varref fl="c3" loc="c,3,18,3,19" name="a" dtype_id="2"/>
        </traceinc>
        <traceinc fl="c4" loc="c,4,18,4,19" dtype_id="2">
          <varref fl="c4" loc="c,4,18,4,19" name="b" dtype_id="2"/>
        </traceinc>
        <traceinc fl="c5" loc="c,5,12,5,17" dtype_id="1">
          <varref fl="c5" loc="c,5,12,5,17" name="carry" dtype_id="3"/>
        </traceinc>
        <traceinc fl="c5" loc="c,5,19,5,23" dtype_id="1">
          <varref fl="c5" loc="c,5,19,5,23" name="zero" dtype_id="3"/>
        </traceinc>
        <traceinc fl="c5" loc="c,5,25,5,33" dtype_id="1">
          <varref fl="c5" loc="c,5,25,5,33" name="overflow" dtype_id="3"/>
        </traceinc>
        <traceinc fl="c6" loc="c,6,19,6,25" dtype_id="2">
          <varref fl="c6" loc="c,6,19,6,25" name="result" dtype_id="2"/>
        </traceinc>
        <traceinc fl="c8" loc="c,8,17,8,25" dtype_id="2">
          <varref fl="c8" loc="c,8,17,8,25" name="AddMinusALU_32.t_no_Cin" dtype_id="2"/>
        </traceinc>
      </cfunc>
      <cfunc fl="c1" loc="c,1,8,1,22" name="traceChgTop0">
        <cstmt fl="c1" loc="c,1,8,1,22">
          <text fl="c1" loc="c,1,8,1,22"/>
        </cstmt>
        <cstmt fl="c1" loc="c,1,8,1,22">
          <text fl="c1" loc="c,1,8,1,22"/>
        </cstmt>
        <cstmt fl="c1" loc="c,1,8,1,22">
          <text fl="c1" loc="c,1,8,1,22"/>
        </cstmt>
        <ccall fl="c1" loc="c,1,8,1,22"/>
      </cfunc>
      <cfunc fl="c1" loc="c,1,8,1,22" name="traceChgSub0">
        <traceinc fl="c2" loc="c,2,11,2,18" dtype_id="1">
          <varref fl="c2" loc="c,2,11,2,18" name="sub_add" dtype_id="3"/>
        </traceinc>
        <traceinc fl="c3" loc="c,3,18,3,19" dtype_id="2">
          <varref fl="c3" loc="c,3,18,3,19" name="a" dtype_id="2"/>
        </traceinc>
        <traceinc fl="c4" loc="c,4,18,4,19" dtype_id="2">
          <varref fl="c4" loc="c,4,18,4,19" name="b" dtype_id="2"/>
        </traceinc>
        <traceinc fl="c5" loc="c,5,12,5,17" dtype_id="1">
          <varref fl="c5" loc="c,5,12,5,17" name="carry" dtype_id="3"/>
        </traceinc>
        <traceinc fl="c5" loc="c,5,19,5,23" dtype_id="1">
          <varref fl="c5" loc="c,5,19,5,23" name="zero" dtype_id="3"/>
        </traceinc>
        <traceinc fl="c5" loc="c,5,25,5,33" dtype_id="1">
          <varref fl="c5" loc="c,5,25,5,33" name="overflow" dtype_id="3"/>
        </traceinc>
        <traceinc fl="c6" loc="c,6,19,6,25" dtype_id="2">
          <varref fl="c6" loc="c,6,19,6,25" name="result" dtype_id="2"/>
        </traceinc>
        <traceinc fl="c8" loc="c,8,17,8,25" dtype_id="2">
          <varref fl="c8" loc="c,8,17,8,25" name="AddMinusALU_32.t_no_Cin" dtype_id="2"/>
        </traceinc>
      </cfunc>
      <cfunc fl="c1" loc="c,1,8,1,22" name="traceCleanup">
        <cstmt fl="c1" loc="c,1,8,1,22">
          <text fl="c1" loc="c,1,8,1,22"/>
        </cstmt>
        <cstmt fl="c1" loc="c,1,8,1,22">
          <text fl="c1" loc="c,1,8,1,22"/>
        </cstmt>
        <var fl="c1" loc="c,1,8,1,22" name="__Vm_traceActivity" dtype_id="8" vartype="" origName="__Vm_traceActivity"/>
        <cstmt fl="c1" loc="c,1,8,1,22">
          <text fl="c1" loc="c,1,8,1,22"/>
        </cstmt>
        <assign fl="c1" loc="c,1,8,1,22" dtype_id="9">
          <const fl="c1" loc="c,1,8,1,22" name="1&apos;h0" dtype_id="9"/>
          <arraysel fl="c1" loc="c,1,8,1,22" dtype_id="9">
            <varref fl="c1" loc="c,1,8,1,22" name="__Vm_traceActivity" dtype_id="8"/>
            <const fl="c1" loc="c,1,8,1,22" name="32&apos;h0" dtype_id="2"/>
          </arraysel>
        </assign>
      </cfunc>
      <cfunc fl="c1" loc="c,1,8,1,22" name="_eval_debug_assertions">
        <if fl="c2" loc="c,2,11,2,18">
          <and fl="c2" loc="c,2,11,2,18" dtype_id="1">
            <varref fl="c2" loc="c,2,11,2,18" name="sub_add" dtype_id="1"/>
            <const fl="c2" loc="c,2,11,2,18" name="8&apos;hfe" dtype_id="10"/>
          </and>
          <cstmt fl="c2" loc="c,2,11,2,18">
            <text fl="c2" loc="c,2,11,2,18"/>
          </cstmt>
        </if>
      </cfunc>
      <cfunc fl="c1" loc="c,1,8,1,22" name="_ctor_var_reset">
        <creset fl="c2" loc="c,2,11,2,18">
          <varref fl="c2" loc="c,2,11,2,18" name="sub_add" dtype_id="1"/>
        </creset>
        <creset fl="c3" loc="c,3,18,3,19">
          <varref fl="c3" loc="c,3,18,3,19" name="a" dtype_id="2"/>
        </creset>
        <creset fl="c4" loc="c,4,18,4,19">
          <varref fl="c4" loc="c,4,18,4,19" name="b" dtype_id="2"/>
        </creset>
        <creset fl="c5" loc="c,5,12,5,17">
          <varref fl="c5" loc="c,5,12,5,17" name="carry" dtype_id="1"/>
        </creset>
        <creset fl="c5" loc="c,5,19,5,23">
          <varref fl="c5" loc="c,5,19,5,23" name="zero" dtype_id="1"/>
        </creset>
        <creset fl="c5" loc="c,5,25,5,33">
          <varref fl="c5" loc="c,5,25,5,33" name="overflow" dtype_id="1"/>
        </creset>
        <creset fl="c6" loc="c,6,19,6,25">
          <varref fl="c6" loc="c,6,19,6,25" name="result" dtype_id="2"/>
        </creset>
        <creset fl="c8" loc="c,8,17,8,25">
          <varref fl="c8" loc="c,8,17,8,25" name="AddMinusALU_32.t_no_Cin" dtype_id="2"/>
        </creset>
      </cfunc>
      <cuse fl="c1" loc="c,1,8,1,22" name="VerilatedVcd"/>
    </module>
    <cfile fl="a0" loc="a,0,0,0,0" name="obj_dir/VAddMinusALU_32__Syms.cpp"/>
    <cfile fl="a0" loc="a,0,0,0,0" name="obj_dir/VAddMinusALU_32__Syms.h"/>
    <cfile fl="a0" loc="a,0,0,0,0" name="obj_dir/VAddMinusALU_32.h"/>
    <cfile fl="a0" loc="a,0,0,0,0" name="obj_dir/VAddMinusALU_32.cpp"/>
    <cfile fl="a0" loc="a,0,0,0,0" name="obj_dir/VAddMinusALU_32__Trace__Slow.cpp"/>
    <cfile fl="a0" loc="a,0,0,0,0" name="obj_dir/VAddMinusALU_32__Trace.cpp"/>
    <cfile fl="a0" loc="a,0,0,0,0" name="obj_dir/VAddMinusALU_32_$root.h"/>
    <cfile fl="a0" loc="a,0,0,0,0" name="obj_dir/VAddMinusALU_32_$root__Slow.cpp"/>
    <cfile fl="a0" loc="a,0,0,0,0" name="obj_dir/VAddMinusALU_32_$root.cpp"/>
    <typetable fl="a0" loc="a,0,0,0,0">
      <basicdtype fl="c14" loc="c,14,30,14,32" id="1" name="logic"/>
      <basicdtype fl="c3" loc="c,3,11,3,12" id="2" name="logic" left="31" right="0"/>
      <basicdtype fl="c1" loc="c,1,8,1,22" id="5" name="logic"/>
      <unpackarraydtype fl="c1" loc="c,1,8,1,22" id="8" sub_dtype_id="5">
        <range fl="c1" loc="c,1,8,1,22">
          <const fl="c1" loc="c,1,8,1,22" name="32&apos;h0" dtype_id="2"/>
          <const fl="c1" loc="c,1,8,1,22" name="32&apos;h0" dtype_id="2"/>
        </range>
      </unpackarraydtype>
      <basicdtype fl="c1" loc="c,1,8,1,22" id="7" name="chandle" left="63" right="0"/>
      <basicdtype fl="c12" loc="c,12,28,12,31" id="3" name="logic" left="31" right="0"/>
      <basicdtype fl="c13" loc="c,13,29,13,30" id="4" name="logic" left="63" right="0"/>
      <basicdtype fl="c14" loc="c,14,26,14,28" id="6" name="logic" left="31" right="0"/>
      <basicdtype fl="c1" loc="c,1,8,1,22" id="9" name="logic" left="31" right="0"/>
      <basicdtype fl="c2" loc="c,2,11,2,18" id="10" name="logic" left="7" right="0"/>
    </typetable>
  </netlist>
</verilator_xml>
