Design Consistency Status Report
--------------------------------

Report File:        C:\Users\hyder\Documents\UT\FALL 2018\EE 445L Embedded Systems\Labs\Lab6\Lab6 SCH-PCB\Lab6 (PCB - Design Consistency Status Report).txt
Report Written:     Wednesday, October 24, 2018
Design Path:        C:\Users\hyder\Documents\UT\FALL 2018\EE 445L Embedded Systems\Labs\Lab6\Lab6 SCH-PCB\Lab6.pcb
Design Title:       
Created:            1/29/2013 12:01:41 AM
Last Saved:         10/23/2018 8:22:50 PM
Editing Time:       1378 min
Units:              mil (precision 0)


Checking integrity of Schematic "C:\Users\hyder\Documents\UT\FALL 2018\EE 445L Embedded Systems\Labs\Lab6\Lab6 SCH-PCB\Lab6.sch" with PCB "C:\Users\hyder\Documents\UT\FALL 2018\EE 445L Embedded Systems\Labs\Lab6\Lab6 SCH-PCB\Lab6.pcb"
==========================================================================================================================================================================================================================================

The PCB and Schematic designs do not match.
To bring them into line, you will need to make the following changes to the PCB design:

Add Component "J4" [Speaker]

Connect Pin J4-1 to Net "+3.3"
Connect Pin J4-2 to Net "T1_Collector"


End Of Report.
