 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 10
Design : s35932
Version: M-2016.12-SP1
Date   : Thu Feb  7 17:31:07 2019
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: ss0p95v25c   Library: saed32rvt_ss0p95v25c
Wire Load Model Mode: enclosed

  Startpoint: TM0 (input port clocked by ideal_clock1)
  Endpoint: DATA_9_1 (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s35932             35000                 saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.40       0.40
  input external delay                     2.00       2.40 r
  TM0 (in)                                 0.00       2.40 r
  U3980/Y (INVX1_RVT)                      0.52       2.92 f
  U4133/Y (INVX1_RVT)                      1.68       4.61 r
  U6054/Y (NAND2X0_RVT)                    3.40       8.01 f
  U6053/Y (XNOR2X1_RVT)                    0.14       8.14 r
  DATA_9_1 (out)                           0.01       8.15 r
  data arrival time                                   8.15

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (ideal)              0.40      10.40
  clock uncertainty                       -0.05      10.35
  output external delay                   -2.00       8.35
  data required time                                  8.35
  -----------------------------------------------------------
  data required time                                  8.35
  data arrival time                                  -8.15
  -----------------------------------------------------------
  slack (MET)                                         0.20


  Startpoint: TM0 (input port clocked by ideal_clock1)
  Endpoint: DATA_9_10 (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s35932             35000                 saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.40       0.40
  input external delay                     2.00       2.40 r
  TM0 (in)                                 0.00       2.40 r
  U3980/Y (INVX1_RVT)                      0.52       2.92 f
  U4133/Y (INVX1_RVT)                      1.68       4.61 r
  U6052/Y (NAND2X0_RVT)                    3.40       8.01 f
  U6051/Y (XNOR2X1_RVT)                    0.14       8.14 r
  DATA_9_10 (out)                          0.01       8.15 r
  data arrival time                                   8.15

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (ideal)              0.40      10.40
  clock uncertainty                       -0.05      10.35
  output external delay                   -2.00       8.35
  data required time                                  8.35
  -----------------------------------------------------------
  data required time                                  8.35
  data arrival time                                  -8.15
  -----------------------------------------------------------
  slack (MET)                                         0.20


  Startpoint: TM0 (input port clocked by ideal_clock1)
  Endpoint: DATA_9_2 (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s35932             35000                 saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.40       0.40
  input external delay                     2.00       2.40 r
  TM0 (in)                                 0.00       2.40 r
  U3980/Y (INVX1_RVT)                      0.52       2.92 f
  U4133/Y (INVX1_RVT)                      1.68       4.61 r
  U6034/Y (NAND2X0_RVT)                    3.40       8.01 f
  U6033/Y (XNOR2X1_RVT)                    0.14       8.14 r
  DATA_9_2 (out)                           0.01       8.15 r
  data arrival time                                   8.15

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (ideal)              0.40      10.40
  clock uncertainty                       -0.05      10.35
  output external delay                   -2.00       8.35
  data required time                                  8.35
  -----------------------------------------------------------
  data required time                                  8.35
  data arrival time                                  -8.15
  -----------------------------------------------------------
  slack (MET)                                         0.20


  Startpoint: TM0 (input port clocked by ideal_clock1)
  Endpoint: DATA_9_3 (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s35932             35000                 saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.40       0.40
  input external delay                     2.00       2.40 r
  TM0 (in)                                 0.00       2.40 r
  U3980/Y (INVX1_RVT)                      0.52       2.92 f
  U4133/Y (INVX1_RVT)                      1.68       4.61 r
  U6026/Y (NAND2X0_RVT)                    3.40       8.01 f
  U6025/Y (XNOR2X1_RVT)                    0.14       8.14 r
  DATA_9_3 (out)                           0.01       8.15 r
  data arrival time                                   8.15

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (ideal)              0.40      10.40
  clock uncertainty                       -0.05      10.35
  output external delay                   -2.00       8.35
  data required time                                  8.35
  -----------------------------------------------------------
  data required time                                  8.35
  data arrival time                                  -8.15
  -----------------------------------------------------------
  slack (MET)                                         0.20


  Startpoint: TM0 (input port clocked by ideal_clock1)
  Endpoint: DATA_9_4 (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s35932             35000                 saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.40       0.40
  input external delay                     2.00       2.40 r
  TM0 (in)                                 0.00       2.40 r
  U3980/Y (INVX1_RVT)                      0.52       2.92 f
  U4133/Y (INVX1_RVT)                      1.68       4.61 r
  U6022/Y (NAND2X0_RVT)                    3.40       8.01 f
  U6021/Y (XNOR2X1_RVT)                    0.14       8.14 r
  DATA_9_4 (out)                           0.01       8.15 r
  data arrival time                                   8.15

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (ideal)              0.40      10.40
  clock uncertainty                       -0.05      10.35
  output external delay                   -2.00       8.35
  data required time                                  8.35
  -----------------------------------------------------------
  data required time                                  8.35
  data arrival time                                  -8.15
  -----------------------------------------------------------
  slack (MET)                                         0.20


  Startpoint: TM0 (input port clocked by ideal_clock1)
  Endpoint: DATA_9_5 (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s35932             35000                 saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.40       0.40
  input external delay                     2.00       2.40 r
  TM0 (in)                                 0.00       2.40 r
  U3980/Y (INVX1_RVT)                      0.52       2.92 f
  U4133/Y (INVX1_RVT)                      1.68       4.61 r
  U6020/Y (NAND2X0_RVT)                    3.40       8.01 f
  U6019/Y (XNOR2X1_RVT)                    0.14       8.14 r
  DATA_9_5 (out)                           0.01       8.15 r
  data arrival time                                   8.15

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (ideal)              0.40      10.40
  clock uncertainty                       -0.05      10.35
  output external delay                   -2.00       8.35
  data required time                                  8.35
  -----------------------------------------------------------
  data required time                                  8.35
  data arrival time                                  -8.15
  -----------------------------------------------------------
  slack (MET)                                         0.20


  Startpoint: TM0 (input port clocked by ideal_clock1)
  Endpoint: DATA_9_6 (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s35932             35000                 saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.40       0.40
  input external delay                     2.00       2.40 r
  TM0 (in)                                 0.00       2.40 r
  U3980/Y (INVX1_RVT)                      0.52       2.92 f
  U4133/Y (INVX1_RVT)                      1.68       4.61 r
  U6018/Y (NAND2X0_RVT)                    3.40       8.01 f
  U6017/Y (XNOR2X1_RVT)                    0.14       8.14 r
  DATA_9_6 (out)                           0.01       8.15 r
  data arrival time                                   8.15

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (ideal)              0.40      10.40
  clock uncertainty                       -0.05      10.35
  output external delay                   -2.00       8.35
  data required time                                  8.35
  -----------------------------------------------------------
  data required time                                  8.35
  data arrival time                                  -8.15
  -----------------------------------------------------------
  slack (MET)                                         0.20


  Startpoint: TM0 (input port clocked by ideal_clock1)
  Endpoint: DATA_9_7 (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s35932             35000                 saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.40       0.40
  input external delay                     2.00       2.40 r
  TM0 (in)                                 0.00       2.40 r
  U3980/Y (INVX1_RVT)                      0.52       2.92 f
  U4133/Y (INVX1_RVT)                      1.68       4.61 r
  U6016/Y (NAND2X0_RVT)                    3.40       8.01 f
  U6015/Y (XNOR2X1_RVT)                    0.14       8.14 r
  DATA_9_7 (out)                           0.01       8.15 r
  data arrival time                                   8.15

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (ideal)              0.40      10.40
  clock uncertainty                       -0.05      10.35
  output external delay                   -2.00       8.35
  data required time                                  8.35
  -----------------------------------------------------------
  data required time                                  8.35
  data arrival time                                  -8.15
  -----------------------------------------------------------
  slack (MET)                                         0.20


  Startpoint: TM0 (input port clocked by ideal_clock1)
  Endpoint: DATA_9_8 (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s35932             35000                 saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.40       0.40
  input external delay                     2.00       2.40 r
  TM0 (in)                                 0.00       2.40 r
  U3980/Y (INVX1_RVT)                      0.52       2.92 f
  U4133/Y (INVX1_RVT)                      1.68       4.61 r
  U6014/Y (NAND2X0_RVT)                    3.40       8.01 f
  U6013/Y (XNOR2X1_RVT)                    0.14       8.14 r
  DATA_9_8 (out)                           0.01       8.15 r
  data arrival time                                   8.15

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (ideal)              0.40      10.40
  clock uncertainty                       -0.05      10.35
  output external delay                   -2.00       8.35
  data required time                                  8.35
  -----------------------------------------------------------
  data required time                                  8.35
  data arrival time                                  -8.15
  -----------------------------------------------------------
  slack (MET)                                         0.20


  Startpoint: TM0 (input port clocked by ideal_clock1)
  Endpoint: DATA_9_9 (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s35932             35000                 saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.40       0.40
  input external delay                     2.00       2.40 r
  TM0 (in)                                 0.00       2.40 r
  U3980/Y (INVX1_RVT)                      0.52       2.92 f
  U4133/Y (INVX1_RVT)                      1.68       4.61 r
  U6012/Y (NAND2X0_RVT)                    3.40       8.01 f
  U6011/Y (XNOR2X1_RVT)                    0.14       8.14 r
  DATA_9_9 (out)                           0.01       8.15 r
  data arrival time                                   8.15

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (ideal)              0.40      10.40
  clock uncertainty                       -0.05      10.35
  output external delay                   -2.00       8.35
  data required time                                  8.35
  -----------------------------------------------------------
  data required time                                  8.35
  data arrival time                                  -8.15
  -----------------------------------------------------------
  slack (MET)                                         0.20


1
