{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Feb 09 16:35:53 2020 " "Info: Processing started: Sun Feb 09 16:35:53 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off part4 -c part4 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off part4 -c part4" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part4.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file part4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FSM-Behave " "Info: Found design unit 1: FSM-Behave" {  } { { "part4.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab4/part4a/part4.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 FSM " "Info: Found entity 1: FSM" {  } { { "part4.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab4/part4a/part4.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl2.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file vhdl2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RAM-Behave " "Info: Found design unit 1: RAM-Behave" {  } { { "Vhdl2.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab4/part4a/Vhdl2.vhd" 11 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Info: Found entity 1: RAM" {  } { { "Vhdl2.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab4/part4a/Vhdl2.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl3.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file vhdl3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ROM-Behave " "Info: Found design unit 1: ROM-Behave" {  } { { "Vhdl3.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab4/part4a/Vhdl3.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 ROM " "Info: Found entity 1: ROM" {  } { { "Vhdl3.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab4/part4a/Vhdl3.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl4.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file vhdl4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 part4-arch " "Info: Found design unit 1: part4-arch" {  } { { "Vhdl4.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab4/part4a/Vhdl4.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 part4 " "Info: Found entity 1: part4" {  } { { "Vhdl4.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab4/part4a/Vhdl4.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "part4 " "Info: Elaborating entity \"part4\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FSM FSM:F " "Info: Elaborating entity \"FSM\" for hierarchy \"FSM:F\"" {  } { { "Vhdl4.vhd" "F" { Text "C:/Users/user/Digital Quartus/M01/Lab4/part4a/Vhdl4.vhd" 36 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM ROM:R1 " "Info: Elaborating entity \"ROM\" for hierarchy \"ROM:R1\"" {  } { { "Vhdl4.vhd" "R1" { Text "C:/Users/user/Digital Quartus/M01/Lab4/part4a/Vhdl4.vhd" 37 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM RAM:R2 " "Info: Elaborating entity \"RAM\" for hierarchy \"RAM:R2\"" {  } { { "Vhdl4.vhd" "R2" { Text "C:/Users/user/Digital Quartus/M01/Lab4/part4a/Vhdl4.vhd" 38 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR_HDR" "" "Warning: Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "ROM:R1\|Dout\[0\] " "Warning: Converted tri-state buffer \"ROM:R1\|Dout\[0\]\" feeding internal logic into a wire" {  } { { "Vhdl3.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab4/part4a/Vhdl3.vhd" 16 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "ROM:R1\|Dout\[1\] " "Warning: Converted tri-state buffer \"ROM:R1\|Dout\[1\]\" feeding internal logic into a wire" {  } { { "Vhdl3.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab4/part4a/Vhdl3.vhd" 16 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "ROM:R1\|Dout\[2\] " "Warning: Converted tri-state buffer \"ROM:R1\|Dout\[2\]\" feeding internal logic into a wire" {  } { { "Vhdl3.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab4/part4a/Vhdl3.vhd" 16 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "ROM:R1\|Dout\[3\] " "Warning: Converted tri-state buffer \"ROM:R1\|Dout\[3\]\" feeding internal logic into a wire" {  } { { "Vhdl3.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab4/part4a/Vhdl3.vhd" 16 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "ROM:R1\|Dout\[4\] " "Warning: Converted tri-state buffer \"ROM:R1\|Dout\[4\]\" feeding internal logic into a wire" {  } { { "Vhdl3.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab4/part4a/Vhdl3.vhd" 16 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "ROM:R1\|Dout\[5\] " "Warning: Converted tri-state buffer \"ROM:R1\|Dout\[5\]\" feeding internal logic into a wire" {  } { { "Vhdl3.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab4/part4a/Vhdl3.vhd" 16 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "ROM:R1\|Dout\[6\] " "Warning: Converted tri-state buffer \"ROM:R1\|Dout\[6\]\" feeding internal logic into a wire" {  } { { "Vhdl3.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab4/part4a/Vhdl3.vhd" 16 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "ROM:R1\|Dout\[7\] " "Warning: Converted tri-state buffer \"ROM:R1\|Dout\[7\]\" feeding internal logic into a wire" {  } { { "Vhdl3.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab4/part4a/Vhdl3.vhd" 16 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1}  } {  } 0 0 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "" 0 -1}
{ "Info" "IOPT_UNINFERRED_RAM_SUMMARY" "1 " "Info: Found 1 instances of uninferred RAM logic" { { "Info" "IOPT_RAM_UNINFERRED_DUE_TO_SIZE" "RAM:R2\|ram " "Info: RAM logic \"RAM:R2\|ram\" is uninferred due to inappropriate RAM size" {  } { { "Vhdl2.vhd" "ram" { Text "C:/Users/user/Digital Quartus/M01/Lab4/part4a/Vhdl2.vhd" 13 -1 0 } }  } 0 0 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! instances of uninferred RAM logic" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "8 8 " "Info: 8 registers lost all their fanouts during netlist optimizations. The first 8 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "ROM:R1\|Dout\[0\]~en " "Info: Register \"ROM:R1\|Dout\[0\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "ROM:R1\|Dout\[1\]~en " "Info: Register \"ROM:R1\|Dout\[1\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "ROM:R1\|Dout\[2\]~en " "Info: Register \"ROM:R1\|Dout\[2\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "ROM:R1\|Dout\[3\]~en " "Info: Register \"ROM:R1\|Dout\[3\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "ROM:R1\|Dout\[4\]~en " "Info: Register \"ROM:R1\|Dout\[4\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "ROM:R1\|Dout\[5\]~en " "Info: Register \"ROM:R1\|Dout\[5\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "ROM:R1\|Dout\[6\]~en " "Info: Register \"ROM:R1\|Dout\[6\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "ROM:R1\|Dout\[7\]~en " "Info: Register \"ROM:R1\|Dout\[7\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "51 " "Info: Implemented 51 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Info: Implemented 2 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Info: Implemented 8 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "41 " "Info: Implemented 41 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 9 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "245 " "Info: Peak virtual memory: 245 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Feb 09 16:35:59 2020 " "Info: Processing ended: Sun Feb 09 16:35:59 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Info: Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Info: Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
