-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2018.2
-- Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity Loop_loop_height_pro is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    tmp_27_loc_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    tmp_27_loc_empty_n : IN STD_LOGIC;
    tmp_27_loc_read : OUT STD_LOGIC;
    tmp_loc_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    tmp_loc_empty_n : IN STD_LOGIC;
    tmp_loc_read : OUT STD_LOGIC;
    rows_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    rows_empty_n : IN STD_LOGIC;
    rows_read : OUT STD_LOGIC;
    p_neg393_i_i_loc_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    p_neg393_i_i_loc_empty_n : IN STD_LOGIC;
    p_neg393_i_i_loc_read : OUT STD_LOGIC;
    cols_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    cols_empty_n : IN STD_LOGIC;
    cols_read : OUT STD_LOGIC;
    mask_data_stream_0_V_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    mask_data_stream_0_V_empty_n : IN STD_LOGIC;
    mask_data_stream_0_V_read : OUT STD_LOGIC;
    dmask_data_stream_0_V_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    dmask_data_stream_0_V_full_n : IN STD_LOGIC;
    dmask_data_stream_0_V_write : OUT STD_LOGIC );
end;


architecture behav of Loop_loop_height_pro is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (3 downto 0) := "0010";
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (3 downto 0) := "0100";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (3 downto 0) := "1000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_FFFFFFFE : STD_LOGIC_VECTOR (31 downto 0) := "11111111111111111111111111111110";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv31_0 : STD_LOGIC_VECTOR (30 downto 0) := "0000000000000000000000000000000";
    constant ap_const_lv32_FFFFFFFF : STD_LOGIC_VECTOR (31 downto 0) := "11111111111111111111111111111111";
    constant ap_const_lv32_FFFFFFFD : STD_LOGIC_VECTOR (31 downto 0) := "11111111111111111111111111111101";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";

    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_CS_fsm : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal tmp_27_loc_blk_n : STD_LOGIC;
    signal tmp_loc_blk_n : STD_LOGIC;
    signal rows_blk_n : STD_LOGIC;
    signal p_neg393_i_i_loc_blk_n : STD_LOGIC;
    signal cols_blk_n : STD_LOGIC;
    signal mask_data_stream_0_V_blk_n : STD_LOGIC;
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal exitcond388_i_i_i_i_reg_1269 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond_i_i_i_i_i_reg_1278 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_reg_1234 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_28_i_i_reg_1225 : STD_LOGIC_VECTOR (0 downto 0);
    signal dmask_data_stream_0_V_blk_n : STD_LOGIC;
    signal or_cond_i_i_i_i_reg_1314 : STD_LOGIC_VECTOR (0 downto 0);
    signal t_V_3_reg_249 : STD_LOGIC_VECTOR (31 downto 0);
    signal rows_read_reg_1164 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_state1 : BOOLEAN;
    signal cols_read_reg_1176 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_27_loc_read_reg_1182 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_loc_read_reg_1187 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_neg393_i_i_loc_read_reg_1192 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_38_i_i_fu_260_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_38_i_i_reg_1199 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_251_i_i_fu_272_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_251_i_i_reg_1204 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_37_i_i_fu_284_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_37_i_i_reg_1211 : STD_LOGIC_VECTOR (31 downto 0);
    signal exitcond389_i_i_i_i_fu_290_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal i_V_fu_295_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal i_V_reg_1220 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_28_i_i_fu_301_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_162_not_i_i_fu_306_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_162_not_i_i_reg_1229 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_fu_322_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_213_i_i_fu_328_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_213_i_i_reg_1239 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_213_1_i_i_fu_334_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_213_1_i_i_reg_1243 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_233_i_i_fu_340_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_233_i_i_reg_1247 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_18_fu_555_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_18_reg_1254 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_19_fu_580_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_19_reg_1259 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_20_fu_605_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_20_reg_1264 : STD_LOGIC_VECTOR (1 downto 0);
    signal exitcond388_i_i_i_i_fu_609_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_state3_pp0_stage0_iter0 : BOOLEAN;
    signal ap_predicate_op157_read_state4 : BOOLEAN;
    signal ap_predicate_op167_read_state4 : BOOLEAN;
    signal ap_predicate_op204_write_state4 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal j_V_fu_614_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC := '0';
    signal or_cond_i_i_i_i_i_fu_661_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge_i_i_fu_745_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge_i_i_reg_1282 : STD_LOGIC_VECTOR (0 downto 0);
    signal k_buf_0_val_3_addr_reg_1289 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_24_fu_750_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_24_reg_1295 : STD_LOGIC_VECTOR (1 downto 0);
    signal k_buf_0_val_4_addr_reg_1302 : STD_LOGIC_VECTOR (8 downto 0);
    signal k_buf_0_val_5_addr_reg_1308 : STD_LOGIC_VECTOR (8 downto 0);
    signal or_cond_i_i_i_i_fu_754_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal k_buf_0_val_4_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal k_buf_0_val_4_ce0 : STD_LOGIC;
    signal k_buf_0_val_4_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_0_val_4_ce1 : STD_LOGIC;
    signal k_buf_0_val_4_we1 : STD_LOGIC;
    signal k_buf_0_val_4_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_0_val_3_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal k_buf_0_val_3_ce0 : STD_LOGIC;
    signal k_buf_0_val_3_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_0_val_3_ce1 : STD_LOGIC;
    signal k_buf_0_val_3_we1 : STD_LOGIC;
    signal k_buf_0_val_5_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal k_buf_0_val_5_ce0 : STD_LOGIC;
    signal k_buf_0_val_5_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_0_val_5_ce1 : STD_LOGIC;
    signal k_buf_0_val_5_we1 : STD_LOGIC;
    signal k_buf_0_val_5_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal t_V_reg_238 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal tmp_49_i_i_fu_733_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal src_kernel_win_0_va_fu_82 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_9_fu_875_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_1_fu_86 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_2_fu_90 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_10_fu_893_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_3_fu_94 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_4_fu_98 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_11_fu_911_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_5_fu_102 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_0_s_fu_106 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_0_1_fu_110 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_0_val_2_0_fu_824_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_0_2_fu_114 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_0_3_fu_118 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_0_val_0_0_fu_788_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_0_4_fu_122 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_0_5_fu_126 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_0_val_1_0_fu_806_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_fu_266_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_9_fu_278_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_11_fu_312_p4 : STD_LOGIC_VECTOR (30 downto 0);
    signal tmp_236_i_i_fu_345_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_12_fu_351_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_238_i_i_fu_365_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal rev_fu_359_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_13_fu_376_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_assign_7_i_i_fu_384_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_p2_i425_i_i_i_i_fu_390_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_assign_6_1_i_i_fu_408_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_14_fu_414_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_238_1_i_i_fu_428_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal rev1_fu_422_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_15_fu_439_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_assign_7_1_i_i_fu_447_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_p2_i425_i_i_1_i_i_fu_453_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_assign_6_2_i_i_fu_471_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_16_fu_477_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_238_2_i_i_fu_491_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal rev2_fu_485_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_17_fu_502_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_assign_7_2_i_i_fu_510_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_p2_i425_i_i_2_i_i_fu_516_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_248_i_i_fu_398_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_assign_8_i_i_fu_403_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal or_cond_i424_i_i_i_i_fu_370_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_p2_i425_i_i_i_i_p_a_fu_534_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal y_1_i_i_fu_542_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal row_assign_7_i_i_fu_550_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_248_1_i_i_fu_461_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_assign_8_1_i_i_fu_466_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal or_cond_i424_i_i_1_i_fu_433_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_p2_i425_i_i_1_i_i_p_fu_559_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal y_1_1_i_i_fu_567_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal row_assign_7_1_i_i_fu_575_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_248_2_i_i_fu_524_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_assign_8_2_i_i_fu_529_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal or_cond_i424_i_i_2_i_fu_496_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_p2_i425_i_i_2_i_i_p_fu_584_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal y_1_2_i_i_fu_592_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal row_assign_7_2_i_i_fu_600_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_21_fu_620_p4 : STD_LOGIC_VECTOR (30 downto 0);
    signal ImagLoc_x_fu_636_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_22_fu_642_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_33_i_i_fu_656_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal rev3_fu_650_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_23_fu_667_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_assign_1_fu_675_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_p2_i_i_i_i_i_fu_681_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_assign_2_fu_694_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_33_i_i_not_fu_707_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_35_i_i_fu_689_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp7_fu_713_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp8_fu_719_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_assign_3_fu_699_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_fu_725_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal col_assign_fu_740_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp1_fu_630_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_s_fu_777_p5 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_1_fu_795_p5 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_2_fu_813_p5 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_3_fu_864_p5 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_4_fu_882_p5 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_5_fu_900_p5 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_257_0_1_i_i_fu_936_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal temp_0_i_i_i_059_i_s_fu_942_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_257_0_2_i_i_fu_950_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal temp_0_i_i_i_059_i_1_fu_956_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_257_1_i_i_fu_964_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal temp_0_i_i_i_059_i_2_fu_970_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_257_1_1_i_i_fu_978_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal temp_0_i_i_i_059_i_3_fu_984_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_257_1_2_i_i_fu_992_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal temp_0_i_i_i_059_i_4_fu_998_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_257_2_i_i_fu_1006_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal temp_0_i_i_i_059_i_5_fu_1012_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_257_2_1_i_i_fu_1020_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal temp_0_i_i_i_059_i_6_fu_1026_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_257_2_2_i_i_fu_1034_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_condition_327 : BOOLEAN;
    signal ap_condition_76 : BOOLEAN;
    signal ap_condition_321 : BOOLEAN;

    component FAST1_Core_mux_32pcA IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        din3_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (7 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        din2 : IN STD_LOGIC_VECTOR (7 downto 0);
        din3 : IN STD_LOGIC_VECTOR (1 downto 0);
        dout : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component FAST_t_opr_k_buf_eOg IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (8 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        address1 : IN STD_LOGIC_VECTOR (8 downto 0);
        ce1 : IN STD_LOGIC;
        we1 : IN STD_LOGIC;
        d1 : IN STD_LOGIC_VECTOR (7 downto 0) );
    end component;



begin
    k_buf_0_val_4_U : component FAST_t_opr_k_buf_eOg
    generic map (
        DataWidth => 8,
        AddressRange => 320,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => k_buf_0_val_4_address0,
        ce0 => k_buf_0_val_4_ce0,
        q0 => k_buf_0_val_4_q0,
        address1 => k_buf_0_val_4_addr_reg_1302,
        ce1 => k_buf_0_val_4_ce1,
        we1 => k_buf_0_val_4_we1,
        d1 => k_buf_0_val_4_d1);

    k_buf_0_val_3_U : component FAST_t_opr_k_buf_eOg
    generic map (
        DataWidth => 8,
        AddressRange => 320,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => k_buf_0_val_3_address0,
        ce0 => k_buf_0_val_3_ce0,
        q0 => k_buf_0_val_3_q0,
        address1 => k_buf_0_val_3_addr_reg_1289,
        ce1 => k_buf_0_val_3_ce1,
        we1 => k_buf_0_val_3_we1,
        d1 => mask_data_stream_0_V_dout);

    k_buf_0_val_5_U : component FAST_t_opr_k_buf_eOg
    generic map (
        DataWidth => 8,
        AddressRange => 320,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => k_buf_0_val_5_address0,
        ce0 => k_buf_0_val_5_ce0,
        q0 => k_buf_0_val_5_q0,
        address1 => k_buf_0_val_5_addr_reg_1308,
        ce1 => k_buf_0_val_5_ce1,
        we1 => k_buf_0_val_5_we1,
        d1 => k_buf_0_val_5_d1);

    FAST1_Core_mux_32pcA_U77 : component FAST1_Core_mux_32pcA
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => right_border_buf_0_3_fu_118,
        din1 => right_border_buf_0_4_fu_122,
        din2 => ap_const_lv8_0,
        din3 => tmp_24_reg_1295,
        dout => tmp_s_fu_777_p5);

    FAST1_Core_mux_32pcA_U78 : component FAST1_Core_mux_32pcA
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => right_border_buf_0_5_fu_126,
        din1 => right_border_buf_0_2_fu_114,
        din2 => ap_const_lv8_0,
        din3 => tmp_24_reg_1295,
        dout => tmp_1_fu_795_p5);

    FAST1_Core_mux_32pcA_U79 : component FAST1_Core_mux_32pcA
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => right_border_buf_0_1_fu_110,
        din1 => right_border_buf_0_s_fu_106,
        din2 => ap_const_lv8_0,
        din3 => tmp_24_reg_1295,
        dout => tmp_2_fu_813_p5);

    FAST1_Core_mux_32pcA_U80 : component FAST1_Core_mux_32pcA
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => col_buf_0_val_0_0_fu_788_p3,
        din1 => col_buf_0_val_1_0_fu_806_p3,
        din2 => col_buf_0_val_2_0_fu_824_p3,
        din3 => tmp_18_reg_1254,
        dout => tmp_3_fu_864_p5);

    FAST1_Core_mux_32pcA_U81 : component FAST1_Core_mux_32pcA
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => col_buf_0_val_0_0_fu_788_p3,
        din1 => col_buf_0_val_1_0_fu_806_p3,
        din2 => col_buf_0_val_2_0_fu_824_p3,
        din3 => tmp_19_reg_1259,
        dout => tmp_4_fu_882_p5);

    FAST1_Core_mux_32pcA_U82 : component FAST1_Core_mux_32pcA
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => col_buf_0_val_0_0_fu_788_p3,
        din1 => col_buf_0_val_1_0_fu_806_p3,
        din2 => col_buf_0_val_2_0_fu_824_p3,
        din3 => tmp_20_reg_1264,
        dout => tmp_5_fu_900_p5);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((exitcond389_i_i_i_i_fu_290_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
            else
                if (((exitcond388_i_i_i_i_fu_609_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
                elsif (((exitcond389_i_i_i_i_fu_290_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
                elsif (((exitcond389_i_i_i_i_fu_290_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    t_V_3_reg_249_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond388_i_i_i_i_fu_609_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                t_V_3_reg_249 <= j_V_fu_614_p2;
            elsif (((exitcond389_i_i_i_i_fu_290_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                t_V_3_reg_249 <= ap_const_lv32_0;
            end if; 
        end if;
    end process;

    t_V_reg_238_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
                t_V_reg_238 <= i_V_reg_1220;
            elsif ((not(((ap_start = ap_const_logic_0) or (cols_empty_n = ap_const_logic_0) or (p_neg393_i_i_loc_empty_n = ap_const_logic_0) or (rows_empty_n = ap_const_logic_0) or (tmp_loc_empty_n = ap_const_logic_0) or (tmp_27_loc_empty_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                t_V_reg_238 <= ap_const_lv32_0;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond388_i_i_i_i_fu_609_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                brmerge_i_i_reg_1282 <= brmerge_i_i_fu_745_p2;
                k_buf_0_val_3_addr_reg_1289 <= tmp_49_i_i_fu_733_p1(9 - 1 downto 0);
                k_buf_0_val_4_addr_reg_1302 <= tmp_49_i_i_fu_733_p1(9 - 1 downto 0);
                k_buf_0_val_5_addr_reg_1308 <= tmp_49_i_i_fu_733_p1(9 - 1 downto 0);
                or_cond_i_i_i_i_i_reg_1278 <= or_cond_i_i_i_i_i_fu_661_p2;
                or_cond_i_i_i_i_reg_1314 <= or_cond_i_i_i_i_fu_754_p2;
                tmp_24_reg_1295 <= tmp_24_fu_750_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_start = ap_const_logic_0) or (cols_empty_n = ap_const_logic_0) or (p_neg393_i_i_loc_empty_n = ap_const_logic_0) or (rows_empty_n = ap_const_logic_0) or (tmp_loc_empty_n = ap_const_logic_0) or (tmp_27_loc_empty_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                cols_read_reg_1176 <= cols_dout;
                p_neg393_i_i_loc_read_reg_1192 <= p_neg393_i_i_loc_dout;
                rows_read_reg_1164 <= rows_dout;
                    tmp_251_i_i_reg_1204(31 downto 1) <= tmp_251_i_i_fu_272_p2(31 downto 1);
                tmp_27_loc_read_reg_1182 <= tmp_27_loc_dout;
                    tmp_37_i_i_reg_1211(31 downto 1) <= tmp_37_i_i_fu_284_p2(31 downto 1);
                tmp_38_i_i_reg_1199 <= tmp_38_i_i_fu_260_p2;
                tmp_loc_read_reg_1187 <= tmp_loc_dout;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                exitcond388_i_i_i_i_reg_1269 <= exitcond388_i_i_i_i_fu_609_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
                i_V_reg_1220 <= i_V_fu_295_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond389_i_i_i_i_fu_290_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                icmp_reg_1234 <= icmp_fu_322_p2;
                tmp_162_not_i_i_reg_1229 <= tmp_162_not_i_i_fu_306_p2;
                tmp_18_reg_1254 <= tmp_18_fu_555_p1;
                tmp_19_reg_1259 <= tmp_19_fu_580_p1;
                tmp_20_reg_1264 <= tmp_20_fu_605_p1;
                tmp_213_1_i_i_reg_1243 <= tmp_213_1_i_i_fu_334_p2;
                tmp_213_i_i_reg_1239 <= tmp_213_i_i_fu_328_p2;
                tmp_233_i_i_reg_1247 <= tmp_233_i_i_fu_340_p2;
                tmp_28_i_i_reg_1225 <= tmp_28_i_i_fu_301_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_predicate_op167_read_state4 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                right_border_buf_0_1_fu_110 <= col_buf_0_val_2_0_fu_824_p3;
                right_border_buf_0_2_fu_114 <= right_border_buf_0_5_fu_126;
                right_border_buf_0_3_fu_118 <= col_buf_0_val_0_0_fu_788_p3;
                right_border_buf_0_4_fu_122 <= right_border_buf_0_3_fu_118;
                right_border_buf_0_5_fu_126 <= col_buf_0_val_1_0_fu_806_p3;
                right_border_buf_0_s_fu_106 <= right_border_buf_0_1_fu_110;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond388_i_i_i_i_reg_1269 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                src_kernel_win_0_va_1_fu_86 <= src_kernel_win_0_va_fu_82;
                src_kernel_win_0_va_2_fu_90 <= src_kernel_win_0_va_10_fu_893_p3;
                src_kernel_win_0_va_3_fu_94 <= src_kernel_win_0_va_2_fu_90;
                src_kernel_win_0_va_4_fu_98 <= src_kernel_win_0_va_11_fu_911_p3;
                src_kernel_win_0_va_5_fu_102 <= src_kernel_win_0_va_4_fu_98;
                src_kernel_win_0_va_fu_82 <= src_kernel_win_0_va_9_fu_875_p3;
            end if;
        end if;
    end process;
    tmp_251_i_i_reg_1204(0) <= '0';
    tmp_37_i_i_reg_1211(0) <= '0';

    ap_NS_fsm_assign_proc : process (ap_start, ap_done_reg, ap_CS_fsm, ap_CS_fsm_state1, tmp_27_loc_empty_n, tmp_loc_empty_n, rows_empty_n, p_neg393_i_i_loc_empty_n, cols_empty_n, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, exitcond389_i_i_i_i_fu_290_p2, ap_CS_fsm_state2, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if ((not(((ap_start = ap_const_logic_0) or (cols_empty_n = ap_const_logic_0) or (p_neg393_i_i_loc_empty_n = ap_const_logic_0) or (rows_empty_n = ap_const_logic_0) or (tmp_loc_empty_n = ap_const_logic_0) or (tmp_27_loc_empty_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((exitcond389_i_i_i_i_fu_290_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when ap_ST_fsm_pp0_stage0 => 
                if (not(((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0)))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then
                    ap_NS_fsm <= ap_ST_fsm_state5;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when ap_ST_fsm_state5 => 
                ap_NS_fsm <= ap_ST_fsm_state2;
            when others =>  
                ap_NS_fsm <= "XXXX";
        end case;
    end process;
    ImagLoc_x_fu_636_p2 <= std_logic_vector(signed(ap_const_lv32_FFFFFFFF) + signed(t_V_3_reg_249));
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(2);
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state5 <= ap_CS_fsm(3);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_01001_assign_proc : process(mask_data_stream_0_V_empty_n, dmask_data_stream_0_V_full_n, ap_enable_reg_pp0_iter1, ap_predicate_op157_read_state4, ap_predicate_op167_read_state4, ap_predicate_op204_write_state4)
    begin
                ap_block_pp0_stage0_01001 <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (((dmask_data_stream_0_V_full_n = ap_const_logic_0) and (ap_predicate_op204_write_state4 = ap_const_boolean_1)) or ((mask_data_stream_0_V_empty_n = ap_const_logic_0) and (ap_predicate_op167_read_state4 = ap_const_boolean_1)) or ((mask_data_stream_0_V_empty_n = ap_const_logic_0) and (ap_predicate_op157_read_state4 = ap_const_boolean_1))));
    end process;


    ap_block_pp0_stage0_11001_assign_proc : process(mask_data_stream_0_V_empty_n, dmask_data_stream_0_V_full_n, ap_enable_reg_pp0_iter1, ap_predicate_op157_read_state4, ap_predicate_op167_read_state4, ap_predicate_op204_write_state4)
    begin
                ap_block_pp0_stage0_11001 <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (((dmask_data_stream_0_V_full_n = ap_const_logic_0) and (ap_predicate_op204_write_state4 = ap_const_boolean_1)) or ((mask_data_stream_0_V_empty_n = ap_const_logic_0) and (ap_predicate_op167_read_state4 = ap_const_boolean_1)) or ((mask_data_stream_0_V_empty_n = ap_const_logic_0) and (ap_predicate_op157_read_state4 = ap_const_boolean_1))));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(mask_data_stream_0_V_empty_n, dmask_data_stream_0_V_full_n, ap_enable_reg_pp0_iter1, ap_predicate_op157_read_state4, ap_predicate_op167_read_state4, ap_predicate_op204_write_state4)
    begin
                ap_block_pp0_stage0_subdone <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (((dmask_data_stream_0_V_full_n = ap_const_logic_0) and (ap_predicate_op204_write_state4 = ap_const_boolean_1)) or ((mask_data_stream_0_V_empty_n = ap_const_logic_0) and (ap_predicate_op167_read_state4 = ap_const_boolean_1)) or ((mask_data_stream_0_V_empty_n = ap_const_logic_0) and (ap_predicate_op157_read_state4 = ap_const_boolean_1))));
    end process;


    ap_block_state1_assign_proc : process(ap_start, ap_done_reg, tmp_27_loc_empty_n, tmp_loc_empty_n, rows_empty_n, p_neg393_i_i_loc_empty_n, cols_empty_n)
    begin
                ap_block_state1 <= ((ap_start = ap_const_logic_0) or (cols_empty_n = ap_const_logic_0) or (p_neg393_i_i_loc_empty_n = ap_const_logic_0) or (rows_empty_n = ap_const_logic_0) or (tmp_loc_empty_n = ap_const_logic_0) or (tmp_27_loc_empty_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1));
    end process;

        ap_block_state3_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state4_pp0_stage0_iter1_assign_proc : process(mask_data_stream_0_V_empty_n, dmask_data_stream_0_V_full_n, ap_predicate_op157_read_state4, ap_predicate_op167_read_state4, ap_predicate_op204_write_state4)
    begin
                ap_block_state4_pp0_stage0_iter1 <= (((dmask_data_stream_0_V_full_n = ap_const_logic_0) and (ap_predicate_op204_write_state4 = ap_const_boolean_1)) or ((mask_data_stream_0_V_empty_n = ap_const_logic_0) and (ap_predicate_op167_read_state4 = ap_const_boolean_1)) or ((mask_data_stream_0_V_empty_n = ap_const_logic_0) and (ap_predicate_op157_read_state4 = ap_const_boolean_1)));
    end process;


    ap_condition_321_assign_proc : process(exitcond388_i_i_i_i_reg_1269, or_cond_i_i_i_i_i_reg_1278, icmp_reg_1234, tmp_213_i_i_reg_1239)
    begin
                ap_condition_321 <= ((tmp_213_i_i_reg_1239 = ap_const_lv1_1) and (or_cond_i_i_i_i_i_reg_1278 = ap_const_lv1_1) and (icmp_reg_1234 = ap_const_lv1_0) and (exitcond388_i_i_i_i_reg_1269 = ap_const_lv1_0));
    end process;


    ap_condition_327_assign_proc : process(exitcond388_i_i_i_i_reg_1269, or_cond_i_i_i_i_i_reg_1278, icmp_reg_1234, tmp_213_1_i_i_reg_1243)
    begin
                ap_condition_327 <= ((tmp_213_1_i_i_reg_1243 = ap_const_lv1_1) and (or_cond_i_i_i_i_i_reg_1278 = ap_const_lv1_1) and (icmp_reg_1234 = ap_const_lv1_0) and (exitcond388_i_i_i_i_reg_1269 = ap_const_lv1_0));
    end process;


    ap_condition_76_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0)
    begin
                ap_condition_76 <= ((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_done_assign_proc : process(ap_done_reg, exitcond389_i_i_i_i_fu_290_p2, ap_CS_fsm_state2)
    begin
        if (((exitcond389_i_i_i_i_fu_290_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);

    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter0)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_predicate_op157_read_state4_assign_proc : process(exitcond388_i_i_i_i_reg_1269, or_cond_i_i_i_i_i_reg_1278, icmp_reg_1234)
    begin
                ap_predicate_op157_read_state4 <= ((or_cond_i_i_i_i_i_reg_1278 = ap_const_lv1_1) and (icmp_reg_1234 = ap_const_lv1_0) and (exitcond388_i_i_i_i_reg_1269 = ap_const_lv1_0));
    end process;


    ap_predicate_op167_read_state4_assign_proc : process(exitcond388_i_i_i_i_reg_1269, or_cond_i_i_i_i_i_reg_1278, icmp_reg_1234, tmp_28_i_i_reg_1225)
    begin
                ap_predicate_op167_read_state4 <= ((tmp_28_i_i_reg_1225 = ap_const_lv1_1) and (icmp_reg_1234 = ap_const_lv1_1) and (or_cond_i_i_i_i_i_reg_1278 = ap_const_lv1_1) and (exitcond388_i_i_i_i_reg_1269 = ap_const_lv1_0));
    end process;


    ap_predicate_op204_write_state4_assign_proc : process(exitcond388_i_i_i_i_reg_1269, or_cond_i_i_i_i_reg_1314)
    begin
                ap_predicate_op204_write_state4 <= ((or_cond_i_i_i_i_reg_1314 = ap_const_lv1_1) and (exitcond388_i_i_i_i_reg_1269 = ap_const_lv1_0));
    end process;


    ap_ready_assign_proc : process(exitcond389_i_i_i_i_fu_290_p2, ap_CS_fsm_state2)
    begin
        if (((exitcond389_i_i_i_i_fu_290_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    brmerge_i_i_fu_745_p2 <= (tmp_33_i_i_fu_656_p2 or tmp_162_not_i_i_reg_1229);
    col_assign_fu_740_p2 <= std_logic_vector(unsigned(tmp_38_i_i_reg_1199) - unsigned(x_fu_725_p3));
    col_buf_0_val_0_0_fu_788_p3 <= 
        k_buf_0_val_3_q0 when (brmerge_i_i_reg_1282(0) = '1') else 
        tmp_s_fu_777_p5;
    col_buf_0_val_1_0_fu_806_p3 <= 
        k_buf_0_val_4_q0 when (brmerge_i_i_reg_1282(0) = '1') else 
        tmp_1_fu_795_p5;
    col_buf_0_val_2_0_fu_824_p3 <= 
        k_buf_0_val_5_q0 when (brmerge_i_i_reg_1282(0) = '1') else 
        tmp_2_fu_813_p5;

    cols_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, cols_empty_n)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            cols_blk_n <= cols_empty_n;
        else 
            cols_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    cols_read_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, tmp_27_loc_empty_n, tmp_loc_empty_n, rows_empty_n, p_neg393_i_i_loc_empty_n, cols_empty_n)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (cols_empty_n = ap_const_logic_0) or (p_neg393_i_i_loc_empty_n = ap_const_logic_0) or (rows_empty_n = ap_const_logic_0) or (tmp_loc_empty_n = ap_const_logic_0) or (tmp_27_loc_empty_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            cols_read <= ap_const_logic_1;
        else 
            cols_read <= ap_const_logic_0;
        end if; 
    end process;


    dmask_data_stream_0_V_blk_n_assign_proc : process(dmask_data_stream_0_V_full_n, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0, exitcond388_i_i_i_i_reg_1269, or_cond_i_i_i_i_reg_1314)
    begin
        if (((or_cond_i_i_i_i_reg_1314 = ap_const_lv1_1) and (exitcond388_i_i_i_i_reg_1269 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            dmask_data_stream_0_V_blk_n <= dmask_data_stream_0_V_full_n;
        else 
            dmask_data_stream_0_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    dmask_data_stream_0_V_din <= 
        src_kernel_win_0_va_9_fu_875_p3 when (tmp_257_2_2_i_i_fu_1034_p2(0) = '1') else 
        temp_0_i_i_i_059_i_6_fu_1026_p3;

    dmask_data_stream_0_V_write_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_predicate_op204_write_state4, ap_block_pp0_stage0_11001)
    begin
        if (((ap_predicate_op204_write_state4 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            dmask_data_stream_0_V_write <= ap_const_logic_1;
        else 
            dmask_data_stream_0_V_write <= ap_const_logic_0;
        end if; 
    end process;

    exitcond388_i_i_i_i_fu_609_p2 <= "1" when (t_V_3_reg_249 = tmp_loc_read_reg_1187) else "0";
    exitcond389_i_i_i_i_fu_290_p2 <= "1" when (t_V_reg_238 = tmp_27_loc_read_reg_1182) else "0";
    i_V_fu_295_p2 <= std_logic_vector(unsigned(t_V_reg_238) + unsigned(ap_const_lv32_1));
    icmp1_fu_630_p2 <= "0" when (tmp_21_fu_620_p4 = ap_const_lv31_0) else "1";
    icmp_fu_322_p2 <= "0" when (tmp_11_fu_312_p4 = ap_const_lv31_0) else "1";
    j_V_fu_614_p2 <= std_logic_vector(unsigned(t_V_3_reg_249) + unsigned(ap_const_lv32_1));
    k_buf_0_val_3_address0 <= tmp_49_i_i_fu_733_p1(9 - 1 downto 0);

    k_buf_0_val_3_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            k_buf_0_val_3_ce0 <= ap_const_logic_1;
        else 
            k_buf_0_val_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_0_val_3_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, exitcond388_i_i_i_i_reg_1269, or_cond_i_i_i_i_i_reg_1278, icmp_reg_1234, tmp_213_i_i_reg_1239, ap_predicate_op167_read_state4, ap_block_pp0_stage0_11001)
    begin
        if ((((tmp_213_i_i_reg_1239 = ap_const_lv1_1) and (or_cond_i_i_i_i_i_reg_1278 = ap_const_lv1_1) and (icmp_reg_1234 = ap_const_lv1_0) and (exitcond388_i_i_i_i_reg_1269 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_predicate_op167_read_state4 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            k_buf_0_val_3_ce1 <= ap_const_logic_1;
        else 
            k_buf_0_val_3_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_0_val_3_we1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, exitcond388_i_i_i_i_reg_1269, or_cond_i_i_i_i_i_reg_1278, icmp_reg_1234, tmp_213_i_i_reg_1239, ap_predicate_op167_read_state4, ap_block_pp0_stage0_11001)
    begin
        if ((((tmp_213_i_i_reg_1239 = ap_const_lv1_1) and (or_cond_i_i_i_i_i_reg_1278 = ap_const_lv1_1) and (icmp_reg_1234 = ap_const_lv1_0) and (exitcond388_i_i_i_i_reg_1269 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_predicate_op167_read_state4 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            k_buf_0_val_3_we1 <= ap_const_logic_1;
        else 
            k_buf_0_val_3_we1 <= ap_const_logic_0;
        end if; 
    end process;

    k_buf_0_val_4_address0 <= tmp_49_i_i_fu_733_p1(9 - 1 downto 0);

    k_buf_0_val_4_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            k_buf_0_val_4_ce0 <= ap_const_logic_1;
        else 
            k_buf_0_val_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_0_val_4_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, exitcond388_i_i_i_i_reg_1269, or_cond_i_i_i_i_i_reg_1278, icmp_reg_1234, tmp_213_1_i_i_reg_1243, ap_predicate_op167_read_state4, ap_block_pp0_stage0_11001)
    begin
        if ((((tmp_213_1_i_i_reg_1243 = ap_const_lv1_1) and (or_cond_i_i_i_i_i_reg_1278 = ap_const_lv1_1) and (icmp_reg_1234 = ap_const_lv1_0) and (exitcond388_i_i_i_i_reg_1269 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_predicate_op167_read_state4 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            k_buf_0_val_4_ce1 <= ap_const_logic_1;
        else 
            k_buf_0_val_4_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_0_val_4_d1_assign_proc : process(mask_data_stream_0_V_dout, ap_predicate_op167_read_state4, k_buf_0_val_3_q0, ap_condition_327, ap_condition_76)
    begin
        if ((ap_const_boolean_1 = ap_condition_76)) then
            if ((ap_predicate_op167_read_state4 = ap_const_boolean_1)) then 
                k_buf_0_val_4_d1 <= k_buf_0_val_3_q0;
            elsif ((ap_const_boolean_1 = ap_condition_327)) then 
                k_buf_0_val_4_d1 <= mask_data_stream_0_V_dout;
            else 
                k_buf_0_val_4_d1 <= "XXXXXXXX";
            end if;
        else 
            k_buf_0_val_4_d1 <= "XXXXXXXX";
        end if; 
    end process;


    k_buf_0_val_4_we1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, exitcond388_i_i_i_i_reg_1269, or_cond_i_i_i_i_i_reg_1278, icmp_reg_1234, tmp_213_1_i_i_reg_1243, ap_predicate_op167_read_state4, ap_block_pp0_stage0_11001)
    begin
        if ((((tmp_213_1_i_i_reg_1243 = ap_const_lv1_1) and (or_cond_i_i_i_i_i_reg_1278 = ap_const_lv1_1) and (icmp_reg_1234 = ap_const_lv1_0) and (exitcond388_i_i_i_i_reg_1269 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_predicate_op167_read_state4 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            k_buf_0_val_4_we1 <= ap_const_logic_1;
        else 
            k_buf_0_val_4_we1 <= ap_const_logic_0;
        end if; 
    end process;

    k_buf_0_val_5_address0 <= tmp_49_i_i_fu_733_p1(9 - 1 downto 0);

    k_buf_0_val_5_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            k_buf_0_val_5_ce0 <= ap_const_logic_1;
        else 
            k_buf_0_val_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_0_val_5_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, exitcond388_i_i_i_i_reg_1269, or_cond_i_i_i_i_i_reg_1278, icmp_reg_1234, tmp_213_i_i_reg_1239, ap_predicate_op167_read_state4, ap_block_pp0_stage0_11001)
    begin
        if ((((tmp_213_i_i_reg_1239 = ap_const_lv1_1) and (or_cond_i_i_i_i_i_reg_1278 = ap_const_lv1_1) and (icmp_reg_1234 = ap_const_lv1_0) and (exitcond388_i_i_i_i_reg_1269 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_predicate_op167_read_state4 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            k_buf_0_val_5_ce1 <= ap_const_logic_1;
        else 
            k_buf_0_val_5_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_0_val_5_d1_assign_proc : process(mask_data_stream_0_V_dout, ap_predicate_op167_read_state4, k_buf_0_val_4_q0, ap_condition_76, ap_condition_321)
    begin
        if ((ap_const_boolean_1 = ap_condition_76)) then
            if ((ap_predicate_op167_read_state4 = ap_const_boolean_1)) then 
                k_buf_0_val_5_d1 <= k_buf_0_val_4_q0;
            elsif ((ap_const_boolean_1 = ap_condition_321)) then 
                k_buf_0_val_5_d1 <= mask_data_stream_0_V_dout;
            else 
                k_buf_0_val_5_d1 <= "XXXXXXXX";
            end if;
        else 
            k_buf_0_val_5_d1 <= "XXXXXXXX";
        end if; 
    end process;


    k_buf_0_val_5_we1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, exitcond388_i_i_i_i_reg_1269, or_cond_i_i_i_i_i_reg_1278, icmp_reg_1234, tmp_213_i_i_reg_1239, ap_predicate_op167_read_state4, ap_block_pp0_stage0_11001)
    begin
        if ((((tmp_213_i_i_reg_1239 = ap_const_lv1_1) and (or_cond_i_i_i_i_i_reg_1278 = ap_const_lv1_1) and (icmp_reg_1234 = ap_const_lv1_0) and (exitcond388_i_i_i_i_reg_1269 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_predicate_op167_read_state4 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            k_buf_0_val_5_we1 <= ap_const_logic_1;
        else 
            k_buf_0_val_5_we1 <= ap_const_logic_0;
        end if; 
    end process;


    mask_data_stream_0_V_blk_n_assign_proc : process(mask_data_stream_0_V_empty_n, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0, exitcond388_i_i_i_i_reg_1269, or_cond_i_i_i_i_i_reg_1278, icmp_reg_1234, tmp_28_i_i_reg_1225)
    begin
        if ((((or_cond_i_i_i_i_i_reg_1278 = ap_const_lv1_1) and (icmp_reg_1234 = ap_const_lv1_0) and (exitcond388_i_i_i_i_reg_1269 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((tmp_28_i_i_reg_1225 = ap_const_lv1_1) and (icmp_reg_1234 = ap_const_lv1_1) and (or_cond_i_i_i_i_i_reg_1278 = ap_const_lv1_1) and (exitcond388_i_i_i_i_reg_1269 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            mask_data_stream_0_V_blk_n <= mask_data_stream_0_V_empty_n;
        else 
            mask_data_stream_0_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    mask_data_stream_0_V_read_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_predicate_op157_read_state4, ap_predicate_op167_read_state4, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_predicate_op167_read_state4 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_predicate_op157_read_state4 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            mask_data_stream_0_V_read <= ap_const_logic_1;
        else 
            mask_data_stream_0_V_read <= ap_const_logic_0;
        end if; 
    end process;

    or_cond_i424_i_i_1_i_fu_433_p2 <= (tmp_238_1_i_i_fu_428_p2 and rev1_fu_422_p2);
    or_cond_i424_i_i_2_i_fu_496_p2 <= (tmp_238_2_i_i_fu_491_p2 and rev2_fu_485_p2);
    or_cond_i424_i_i_i_i_fu_370_p2 <= (tmp_238_i_i_fu_365_p2 and rev_fu_359_p2);
    or_cond_i_i_i_i_fu_754_p2 <= (icmp_reg_1234 and icmp1_fu_630_p2);
    or_cond_i_i_i_i_i_fu_661_p2 <= (tmp_33_i_i_fu_656_p2 and rev3_fu_650_p2);
    p_assign_1_fu_675_p2 <= std_logic_vector(unsigned(ap_const_lv32_1) - unsigned(t_V_3_reg_249));
    p_assign_2_fu_694_p2 <= std_logic_vector(unsigned(tmp_37_i_i_reg_1211) - unsigned(p_p2_i_i_i_i_i_fu_681_p3));
    p_assign_3_fu_699_p3 <= 
        ImagLoc_x_fu_636_p2 when (or_cond_i_i_i_i_i_fu_661_p2(0) = '1') else 
        p_assign_2_fu_694_p2;
    p_assign_6_1_i_i_fu_408_p2 <= std_logic_vector(signed(ap_const_lv32_FFFFFFFE) + signed(t_V_reg_238));
    p_assign_6_2_i_i_fu_471_p2 <= std_logic_vector(signed(ap_const_lv32_FFFFFFFD) + signed(t_V_reg_238));
    p_assign_7_1_i_i_fu_447_p2 <= std_logic_vector(unsigned(ap_const_lv32_2) - unsigned(t_V_reg_238));
    p_assign_7_2_i_i_fu_510_p2 <= std_logic_vector(unsigned(ap_const_lv32_3) - unsigned(t_V_reg_238));
    p_assign_7_i_i_fu_384_p2 <= std_logic_vector(unsigned(ap_const_lv32_1) - unsigned(t_V_reg_238));
    p_assign_8_1_i_i_fu_466_p2 <= std_logic_vector(unsigned(tmp_251_i_i_reg_1204) - unsigned(p_p2_i425_i_i_1_i_i_fu_453_p3));
    p_assign_8_2_i_i_fu_529_p2 <= std_logic_vector(unsigned(tmp_251_i_i_reg_1204) - unsigned(p_p2_i425_i_i_2_i_i_fu_516_p3));
    p_assign_8_i_i_fu_403_p2 <= std_logic_vector(unsigned(tmp_251_i_i_reg_1204) - unsigned(p_p2_i425_i_i_i_i_fu_390_p3));

    p_neg393_i_i_loc_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, p_neg393_i_i_loc_empty_n)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            p_neg393_i_i_loc_blk_n <= p_neg393_i_i_loc_empty_n;
        else 
            p_neg393_i_i_loc_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    p_neg393_i_i_loc_read_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, tmp_27_loc_empty_n, tmp_loc_empty_n, rows_empty_n, p_neg393_i_i_loc_empty_n, cols_empty_n)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (cols_empty_n = ap_const_logic_0) or (p_neg393_i_i_loc_empty_n = ap_const_logic_0) or (rows_empty_n = ap_const_logic_0) or (tmp_loc_empty_n = ap_const_logic_0) or (tmp_27_loc_empty_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            p_neg393_i_i_loc_read <= ap_const_logic_1;
        else 
            p_neg393_i_i_loc_read <= ap_const_logic_0;
        end if; 
    end process;

    p_p2_i425_i_i_1_i_i_fu_453_p3 <= 
        p_assign_7_1_i_i_fu_447_p2 when (tmp_15_fu_439_p3(0) = '1') else 
        p_assign_6_1_i_i_fu_408_p2;
    p_p2_i425_i_i_1_i_i_p_fu_559_p3 <= 
        p_p2_i425_i_i_1_i_i_fu_453_p3 when (tmp_248_1_i_i_fu_461_p2(0) = '1') else 
        p_assign_8_1_i_i_fu_466_p2;
    p_p2_i425_i_i_2_i_i_fu_516_p3 <= 
        p_assign_7_2_i_i_fu_510_p2 when (tmp_17_fu_502_p3(0) = '1') else 
        p_assign_6_2_i_i_fu_471_p2;
    p_p2_i425_i_i_2_i_i_p_fu_584_p3 <= 
        p_p2_i425_i_i_2_i_i_fu_516_p3 when (tmp_248_2_i_i_fu_524_p2(0) = '1') else 
        p_assign_8_2_i_i_fu_529_p2;
    p_p2_i425_i_i_i_i_fu_390_p3 <= 
        p_assign_7_i_i_fu_384_p2 when (tmp_13_fu_376_p3(0) = '1') else 
        tmp_236_i_i_fu_345_p2;
    p_p2_i425_i_i_i_i_p_a_fu_534_p3 <= 
        p_p2_i425_i_i_i_i_fu_390_p3 when (tmp_248_i_i_fu_398_p2(0) = '1') else 
        p_assign_8_i_i_fu_403_p2;
    p_p2_i_i_i_i_i_fu_681_p3 <= 
        p_assign_1_fu_675_p2 when (tmp_23_fu_667_p3(0) = '1') else 
        ImagLoc_x_fu_636_p2;
    rev1_fu_422_p2 <= (tmp_14_fu_414_p3 xor ap_const_lv1_1);
    rev2_fu_485_p2 <= (tmp_16_fu_477_p3 xor ap_const_lv1_1);
    rev3_fu_650_p2 <= (tmp_22_fu_642_p3 xor ap_const_lv1_1);
    rev_fu_359_p2 <= (tmp_12_fu_351_p3 xor ap_const_lv1_1);
    row_assign_7_1_i_i_fu_575_p2 <= std_logic_vector(unsigned(p_neg393_i_i_loc_read_reg_1192) - unsigned(y_1_1_i_i_fu_567_p3));
    row_assign_7_2_i_i_fu_600_p2 <= std_logic_vector(unsigned(p_neg393_i_i_loc_read_reg_1192) - unsigned(y_1_2_i_i_fu_592_p3));
    row_assign_7_i_i_fu_550_p2 <= std_logic_vector(unsigned(p_neg393_i_i_loc_read_reg_1192) - unsigned(y_1_i_i_fu_542_p3));

    rows_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, rows_empty_n)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            rows_blk_n <= rows_empty_n;
        else 
            rows_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    rows_read_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, tmp_27_loc_empty_n, tmp_loc_empty_n, rows_empty_n, p_neg393_i_i_loc_empty_n, cols_empty_n)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (cols_empty_n = ap_const_logic_0) or (p_neg393_i_i_loc_empty_n = ap_const_logic_0) or (rows_empty_n = ap_const_logic_0) or (tmp_loc_empty_n = ap_const_logic_0) or (tmp_27_loc_empty_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            rows_read <= ap_const_logic_1;
        else 
            rows_read <= ap_const_logic_0;
        end if; 
    end process;

    sel_tmp7_fu_713_p2 <= (tmp_33_i_i_not_fu_707_p2 or tmp_22_fu_642_p3);
    sel_tmp8_fu_719_p2 <= (tmp_35_i_i_fu_689_p2 and sel_tmp7_fu_713_p2);
    src_kernel_win_0_va_10_fu_893_p3 <= 
        tmp_4_fu_882_p5 when (tmp_233_i_i_reg_1247(0) = '1') else 
        col_buf_0_val_1_0_fu_806_p3;
    src_kernel_win_0_va_11_fu_911_p3 <= 
        tmp_5_fu_900_p5 when (tmp_233_i_i_reg_1247(0) = '1') else 
        col_buf_0_val_2_0_fu_824_p3;
    src_kernel_win_0_va_9_fu_875_p3 <= 
        tmp_3_fu_864_p5 when (tmp_233_i_i_reg_1247(0) = '1') else 
        col_buf_0_val_0_0_fu_788_p3;
    temp_0_i_i_i_059_i_1_fu_956_p3 <= 
        src_kernel_win_0_va_11_fu_911_p3 when (tmp_257_0_2_i_i_fu_950_p2(0) = '1') else 
        temp_0_i_i_i_059_i_s_fu_942_p3;
    temp_0_i_i_i_059_i_2_fu_970_p3 <= 
        src_kernel_win_0_va_3_fu_94 when (tmp_257_1_i_i_fu_964_p2(0) = '1') else 
        temp_0_i_i_i_059_i_1_fu_956_p3;
    temp_0_i_i_i_059_i_3_fu_984_p3 <= 
        src_kernel_win_0_va_2_fu_90 when (tmp_257_1_1_i_i_fu_978_p2(0) = '1') else 
        temp_0_i_i_i_059_i_2_fu_970_p3;
    temp_0_i_i_i_059_i_4_fu_998_p3 <= 
        src_kernel_win_0_va_10_fu_893_p3 when (tmp_257_1_2_i_i_fu_992_p2(0) = '1') else 
        temp_0_i_i_i_059_i_3_fu_984_p3;
    temp_0_i_i_i_059_i_5_fu_1012_p3 <= 
        src_kernel_win_0_va_1_fu_86 when (tmp_257_2_i_i_fu_1006_p2(0) = '1') else 
        temp_0_i_i_i_059_i_4_fu_998_p3;
    temp_0_i_i_i_059_i_6_fu_1026_p3 <= 
        src_kernel_win_0_va_fu_82 when (tmp_257_2_1_i_i_fu_1020_p2(0) = '1') else 
        temp_0_i_i_i_059_i_5_fu_1012_p3;
    temp_0_i_i_i_059_i_s_fu_942_p3 <= 
        src_kernel_win_0_va_4_fu_98 when (tmp_257_0_1_i_i_fu_936_p2(0) = '1') else 
        src_kernel_win_0_va_5_fu_102;
    tmp_11_fu_312_p4 <= t_V_reg_238(31 downto 1);
    tmp_12_fu_351_p3 <= tmp_236_i_i_fu_345_p2(31 downto 31);
    tmp_13_fu_376_p3 <= tmp_236_i_i_fu_345_p2(31 downto 31);
    tmp_14_fu_414_p3 <= p_assign_6_1_i_i_fu_408_p2(31 downto 31);
    tmp_15_fu_439_p3 <= p_assign_6_1_i_i_fu_408_p2(31 downto 31);
    tmp_162_not_i_i_fu_306_p2 <= (tmp_28_i_i_fu_301_p2 xor ap_const_lv1_1);
    tmp_16_fu_477_p3 <= p_assign_6_2_i_i_fu_471_p2(31 downto 31);
    tmp_17_fu_502_p3 <= p_assign_6_2_i_i_fu_471_p2(31 downto 31);
    tmp_18_fu_555_p1 <= row_assign_7_i_i_fu_550_p2(2 - 1 downto 0);
    tmp_19_fu_580_p1 <= row_assign_7_1_i_i_fu_575_p2(2 - 1 downto 0);
    tmp_20_fu_605_p1 <= row_assign_7_2_i_i_fu_600_p2(2 - 1 downto 0);
    tmp_213_1_i_i_fu_334_p2 <= "1" when (t_V_reg_238 = ap_const_lv32_0) else "0";
    tmp_213_i_i_fu_328_p2 <= "1" when (t_V_reg_238 = ap_const_lv32_1) else "0";
    tmp_21_fu_620_p4 <= t_V_3_reg_249(31 downto 1);
    tmp_22_fu_642_p3 <= ImagLoc_x_fu_636_p2(31 downto 31);
    tmp_233_i_i_fu_340_p2 <= "1" when (unsigned(t_V_reg_238) > unsigned(rows_read_reg_1164)) else "0";
    tmp_236_i_i_fu_345_p2 <= std_logic_vector(signed(ap_const_lv32_FFFFFFFF) + signed(t_V_reg_238));
    tmp_238_1_i_i_fu_428_p2 <= "1" when (signed(p_assign_6_1_i_i_fu_408_p2) < signed(rows_read_reg_1164)) else "0";
    tmp_238_2_i_i_fu_491_p2 <= "1" when (signed(p_assign_6_2_i_i_fu_471_p2) < signed(rows_read_reg_1164)) else "0";
    tmp_238_i_i_fu_365_p2 <= "1" when (signed(tmp_236_i_i_fu_345_p2) < signed(rows_read_reg_1164)) else "0";
    tmp_23_fu_667_p3 <= ImagLoc_x_fu_636_p2(31 downto 31);
    tmp_248_1_i_i_fu_461_p2 <= "1" when (signed(p_p2_i425_i_i_1_i_i_fu_453_p3) < signed(rows_read_reg_1164)) else "0";
    tmp_248_2_i_i_fu_524_p2 <= "1" when (signed(p_p2_i425_i_i_2_i_i_fu_516_p3) < signed(rows_read_reg_1164)) else "0";
    tmp_248_i_i_fu_398_p2 <= "1" when (signed(p_p2_i425_i_i_i_i_fu_390_p3) < signed(rows_read_reg_1164)) else "0";
    tmp_24_fu_750_p1 <= col_assign_fu_740_p2(2 - 1 downto 0);
    tmp_251_i_i_fu_272_p2 <= std_logic_vector(unsigned(ap_const_lv32_2) + unsigned(tmp_fu_266_p2));
    tmp_257_0_1_i_i_fu_936_p2 <= "1" when (unsigned(src_kernel_win_0_va_4_fu_98) > unsigned(src_kernel_win_0_va_5_fu_102)) else "0";
    tmp_257_0_2_i_i_fu_950_p2 <= "1" when (unsigned(src_kernel_win_0_va_11_fu_911_p3) > unsigned(temp_0_i_i_i_059_i_s_fu_942_p3)) else "0";
    tmp_257_1_1_i_i_fu_978_p2 <= "1" when (unsigned(src_kernel_win_0_va_2_fu_90) > unsigned(temp_0_i_i_i_059_i_2_fu_970_p3)) else "0";
    tmp_257_1_2_i_i_fu_992_p2 <= "1" when (unsigned(src_kernel_win_0_va_10_fu_893_p3) > unsigned(temp_0_i_i_i_059_i_3_fu_984_p3)) else "0";
    tmp_257_1_i_i_fu_964_p2 <= "1" when (unsigned(src_kernel_win_0_va_3_fu_94) > unsigned(temp_0_i_i_i_059_i_1_fu_956_p3)) else "0";
    tmp_257_2_1_i_i_fu_1020_p2 <= "1" when (unsigned(src_kernel_win_0_va_fu_82) > unsigned(temp_0_i_i_i_059_i_5_fu_1012_p3)) else "0";
    tmp_257_2_2_i_i_fu_1034_p2 <= "1" when (unsigned(src_kernel_win_0_va_9_fu_875_p3) > unsigned(temp_0_i_i_i_059_i_6_fu_1026_p3)) else "0";
    tmp_257_2_i_i_fu_1006_p2 <= "1" when (unsigned(src_kernel_win_0_va_1_fu_86) > unsigned(temp_0_i_i_i_059_i_4_fu_998_p3)) else "0";

    tmp_27_loc_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, tmp_27_loc_empty_n)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            tmp_27_loc_blk_n <= tmp_27_loc_empty_n;
        else 
            tmp_27_loc_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    tmp_27_loc_read_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, tmp_27_loc_empty_n, tmp_loc_empty_n, rows_empty_n, p_neg393_i_i_loc_empty_n, cols_empty_n)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (cols_empty_n = ap_const_logic_0) or (p_neg393_i_i_loc_empty_n = ap_const_logic_0) or (rows_empty_n = ap_const_logic_0) or (tmp_loc_empty_n = ap_const_logic_0) or (tmp_27_loc_empty_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            tmp_27_loc_read <= ap_const_logic_1;
        else 
            tmp_27_loc_read <= ap_const_logic_0;
        end if; 
    end process;

    tmp_28_i_i_fu_301_p2 <= "1" when (unsigned(t_V_reg_238) < unsigned(rows_read_reg_1164)) else "0";
    tmp_33_i_i_fu_656_p2 <= "1" when (signed(ImagLoc_x_fu_636_p2) < signed(cols_read_reg_1176)) else "0";
    tmp_33_i_i_not_fu_707_p2 <= (tmp_33_i_i_fu_656_p2 xor ap_const_lv1_1);
    tmp_35_i_i_fu_689_p2 <= "1" when (signed(p_p2_i_i_i_i_i_fu_681_p3) < signed(cols_read_reg_1176)) else "0";
    tmp_37_i_i_fu_284_p2 <= std_logic_vector(signed(ap_const_lv32_FFFFFFFE) + signed(tmp_9_fu_278_p2));
    tmp_38_i_i_fu_260_p2 <= std_logic_vector(unsigned(ap_const_lv32_3) + unsigned(cols_dout));
    tmp_49_i_i_fu_733_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(x_fu_725_p3),64));
    tmp_9_fu_278_p2 <= std_logic_vector(shift_left(unsigned(cols_dout),to_integer(unsigned('0' & ap_const_lv32_1(31-1 downto 0)))));
    tmp_fu_266_p2 <= std_logic_vector(shift_left(unsigned(rows_dout),to_integer(unsigned('0' & ap_const_lv32_1(31-1 downto 0)))));

    tmp_loc_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, tmp_loc_empty_n)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            tmp_loc_blk_n <= tmp_loc_empty_n;
        else 
            tmp_loc_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    tmp_loc_read_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, tmp_27_loc_empty_n, tmp_loc_empty_n, rows_empty_n, p_neg393_i_i_loc_empty_n, cols_empty_n)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (cols_empty_n = ap_const_logic_0) or (p_neg393_i_i_loc_empty_n = ap_const_logic_0) or (rows_empty_n = ap_const_logic_0) or (tmp_loc_empty_n = ap_const_logic_0) or (tmp_27_loc_empty_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            tmp_loc_read <= ap_const_logic_1;
        else 
            tmp_loc_read <= ap_const_logic_0;
        end if; 
    end process;

    x_fu_725_p3 <= 
        p_p2_i_i_i_i_i_fu_681_p3 when (sel_tmp8_fu_719_p2(0) = '1') else 
        p_assign_3_fu_699_p3;
    y_1_1_i_i_fu_567_p3 <= 
        p_assign_6_1_i_i_fu_408_p2 when (or_cond_i424_i_i_1_i_fu_433_p2(0) = '1') else 
        p_p2_i425_i_i_1_i_i_p_fu_559_p3;
    y_1_2_i_i_fu_592_p3 <= 
        p_assign_6_2_i_i_fu_471_p2 when (or_cond_i424_i_i_2_i_fu_496_p2(0) = '1') else 
        p_p2_i425_i_i_2_i_i_p_fu_584_p3;
    y_1_i_i_fu_542_p3 <= 
        tmp_236_i_i_fu_345_p2 when (or_cond_i424_i_i_i_i_fu_370_p2(0) = '1') else 
        p_p2_i425_i_i_i_i_p_a_fu_534_p3;
end behav;
