
---------- Begin Simulation Statistics ----------
final_tick                                 5893698000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 170689                       # Simulator instruction rate (inst/s)
host_mem_usage                                8819740                       # Number of bytes of host memory used
host_op_rate                                   319310                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    64.44                       # Real time elapsed on the host
host_tick_rate                               75154848                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    11000001                       # Number of instructions simulated
sim_ops                                      20577856                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.004843                       # Number of seconds simulated
sim_ticks                                  4843335000                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                    26                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        33328                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         68646                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.cc_regfile_reads          11234025                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes          6843118                       # number of cc regfile writes
system.switch_cpus.committedInsts            10000000                       # Number of Instructions Simulated
system.switch_cpus.committedOps              18817440                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       0.968667                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.968667                       # CPI: Total CPI of All Threads
system.switch_cpus.fp_regfile_reads            199435                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes           104609                       # number of floating regfile writes
system.switch_cpus.idleCycles                  493298                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts        65284                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          2216515                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             2.083478                       # Inst execution rate
system.switch_cpus.iew.exec_refs              4125939                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores            1292986                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles         1059143                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts       2932234                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts          746                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts         2444                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      1334834                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     20930320                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts       2832953                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts       104350                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      20181965                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents          10633                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents        185596                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles          52087                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles        201436                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.memOrderViolationEvents          568                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect        43261                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect        22023                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          24641329                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              20115026                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.592496                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          14599879                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               2.076568                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               20143039                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         31264211                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        16554776                       # number of integer regfile writes
system.switch_cpus.ipc                       1.032347                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 1.032347                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass       334101      1.65%      1.65% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      15517195     76.49%     78.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult        63822      0.31%     78.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv        137315      0.68%     79.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd         8811      0.04%     79.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     79.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt         1172      0.01%     79.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            3      0.00%     79.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     79.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     79.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     79.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     79.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd         4573      0.02%     79.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     79.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu        24647      0.12%     79.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp           72      0.00%     79.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt        12019      0.06%     79.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc        16511      0.08%     79.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     79.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     79.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift         2609      0.01%     79.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     79.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     79.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            8      0.00%     79.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt          313      0.00%     79.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            1      0.00%     79.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     79.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult          113      0.00%     79.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            1      0.00%     79.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     79.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     79.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     79.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     79.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     79.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     79.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     79.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     79.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     79.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     79.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     79.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     79.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     79.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     79.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      2817652     13.89%     93.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite      1236303      6.09%     99.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead        41812      0.21%     99.67% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite        67263      0.33%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       20286316                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses          191636                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads       376259                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses       176715                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes       237180                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt              339062                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.016714                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          290603     85.71%     85.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     85.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     85.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     85.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     85.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     85.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     85.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     85.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     85.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     85.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     85.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     85.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     85.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu            515      0.15%     85.86% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     85.86% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt            542      0.16%     86.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc           373      0.11%     86.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     86.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     86.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift           77      0.02%     86.15% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     86.15% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     86.15% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     86.15% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     86.15% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     86.15% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     86.15% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     86.15% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     86.15% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     86.15% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     86.15% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     86.15% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     86.15% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     86.15% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     86.15% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     86.15% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     86.15% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     86.15% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     86.15% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     86.15% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     86.15% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     86.15% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     86.15% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     86.15% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     86.15% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     86.15% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     86.15% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead          27908      8.23%     94.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite         13075      3.86%     98.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead         2929      0.86%     99.10% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite         3040      0.90%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses       20099641                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads     49746927                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     19938311                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     22806553                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           20929327                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          20286316                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded          993                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined      2112857                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued        18121                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved          288                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined      2731203                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples      9193372                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     2.206624                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.416640                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0      3904989     42.48%     42.48% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1       749063      8.15%     50.62% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2       832781      9.06%     59.68% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3       907662      9.87%     69.56% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4       845445      9.20%     78.75% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5       706094      7.68%     86.43% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6       665200      7.24%     93.67% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       411849      4.48%     98.15% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       170289      1.85%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total      9193372                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   2.094251                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.memDep0.conflictingLoads        51469                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores        57138                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads      2932234                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      1334834                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads         8550088                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes            639                       # number of misc regfile writes
system.switch_cpus.numCycles                  9686670                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.timesIdled                   19932                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests          629                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            7                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       100607                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         1939                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       201698                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           1946                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                       0                       # Number of BP lookups
system.cpu.branchPred.condPredicted                 0                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect                 0                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups                    0                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct                   nan                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                       0                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups               0                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                  0                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses                0                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu.branchPred.tage.longestMatchProviderCorrect            0                       # Number of times TAGE Longest Match is the provider and the prediction is correct
system.cpu.branchPred.tage.altMatchProviderCorrect            0                       # Number of times TAGE Alt Match is the provider and the prediction is correct
system.cpu.branchPred.tage.bimodalAltMatchProviderCorrect            0                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is correct
system.cpu.branchPred.tage.bimodalProviderCorrect            0                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is correct
system.cpu.branchPred.tage.longestMatchProviderWrong            0                       # Number of times TAGE Longest Match is the provider and the prediction is wrong
system.cpu.branchPred.tage.altMatchProviderWrong            0                       # Number of times TAGE Alt Match is the provider and the prediction is wrong
system.cpu.branchPred.tage.bimodalAltMatchProviderWrong            0                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is wrong
system.cpu.branchPred.tage.bimodalProviderWrong            0                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is wrong
system.cpu.branchPred.tage.altMatchProviderWouldHaveHit            0                       # Number of times TAGE Longest Match is the provider, the prediction is wrong and Alt Match prediction was correct
system.cpu.branchPred.tage.longestMatchProviderWouldHaveHit            0                       # Number of times TAGE Alt Match is the provider, the prediction is wrong and Longest Match prediction was correct
system.cpu.branchPred.tage.longestMatchProvider::0            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::1            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::2            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::3            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::4            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::5            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::6            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::7            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.altMatchProvider::0            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::1            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::2            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::3            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::4            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::5            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::6            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::7            0                       # TAGE provider for alt match
system.cpu.dcache.demand_hits::.switch_cpus.data      3552378                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          3552378                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.switch_cpus.data      3552546                       # number of overall hits
system.cpu.dcache.overall_hits::total         3552546                       # number of overall hits
system.cpu.dcache.demand_misses::.switch_cpus.data       123042                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         123042                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.switch_cpus.data       123066                       # number of overall misses
system.cpu.dcache.overall_misses::total        123066                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data   7284037999                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   7284037999                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data   7284037999                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   7284037999                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.switch_cpus.data      3675420                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      3675420                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data      3675612                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      3675612                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.033477                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.033477                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.033482                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.033482                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 59199.606630                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 59199.606630                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 59188.061682                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 59188.061682                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       202771                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets         1616                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              2949                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              17                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    68.759240                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    95.058824                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        21521                       # number of writebacks
system.cpu.dcache.writebacks::total             21521                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data        80581                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        80581                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data        80581                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        80581                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data        42461                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        42461                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data        42466                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        42466                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data   2547532999                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   2547532999                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data   2547879499                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   2547879499                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.011553                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.011553                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.011553                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.011553                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 59997.008996                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 59997.008996                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 59998.104342                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 59998.104342                       # average overall mshr miss latency
system.cpu.dcache.replacements                  42326                       # number of replacements
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      2344576                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2344576                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.switch_cpus.data       107419                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        107419                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data   6155010000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   6155010000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data      2451995                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      2451995                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.043809                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.043809                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 57299.081168                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 57299.081168                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data        80557                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        80557                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data        26862                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        26862                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data   1435101500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1435101500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.010955                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.010955                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 53424.968357                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 53424.968357                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      1207802                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1207802                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        15623                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        15623                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data   1129027999                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1129027999                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      1223425                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1223425                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.012770                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.012770                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 72267.042117                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 72267.042117                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data           24                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           24                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        15599                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        15599                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data   1112431499                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1112431499                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.012750                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.012750                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 71314.282903                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 71314.282903                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.switch_cpus.data          168                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           168                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.switch_cpus.data           24                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           24                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.switch_cpus.data          192                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total          192                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.switch_cpus.data     0.125000                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.125000                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.switch_cpus.data            5                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            5                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus.data       346500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       346500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus.data     0.026042                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.026042                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus.data        69300                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total        69300                       # average SoftPFReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   5893698000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             3797228                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             43350                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             87.594648                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data    18.389156                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data  1005.610844                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.017958                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.982042                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          102                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          594                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          322                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           7393550                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          7393550                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   5893698000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   5893698000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   5893698000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   5893698000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.switch_cpus.inst      1593330                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1593330                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.switch_cpus.inst      1593330                       # number of overall hits
system.cpu.icache.overall_hits::total         1593330                       # number of overall hits
system.cpu.icache.demand_misses::.switch_cpus.inst        62647                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          62647                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.switch_cpus.inst        62647                       # number of overall misses
system.cpu.icache.overall_misses::total         62647                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst   1385862500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   1385862500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst   1385862500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   1385862500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.switch_cpus.inst      1655977                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1655977                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      1655977                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1655977                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.037831                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.037831                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.037831                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.037831                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 22121.769598                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 22121.769598                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 22121.769598                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 22121.769598                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         2500                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                36                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    69.444444                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        58219                       # number of writebacks
system.cpu.icache.writebacks::total             58219                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst         3960                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         3960                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst         3960                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         3960                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst        58687                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        58687                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst        58687                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        58687                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst   1174849500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   1174849500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst   1174849500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   1174849500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.035440                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.035440                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.035440                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.035440                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 20018.905379                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 20018.905379                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 20018.905379                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 20018.905379                       # average overall mshr miss latency
system.cpu.icache.replacements                  58219                       # number of replacements
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      1593330                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1593330                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.switch_cpus.inst        62647                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         62647                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst   1385862500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   1385862500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      1655977                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1655977                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.037831                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.037831                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 22121.769598                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 22121.769598                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst         3960                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         3960                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst        58687                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        58687                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst   1174849500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   1174849500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.035440                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.035440                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 20018.905379                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 20018.905379                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   5893698000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           951.031162                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             2986790                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             59357                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             50.319086                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   149.087049                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst   801.944113                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.145593                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.783149                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.928741                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024         1002                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          111                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          228                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          620                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           43                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.978516                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3370641                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3370641                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   5893698000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   5893698000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   5893698000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   5893698000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::OFF   4843335000                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                        0                       # Number of Instructions committed
system.cpu.thread_0.numOps                          0                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.switch_cpus.inst        52033                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data        13457                       # number of demand (read+write) hits
system.l2.demand_hits::total                    65490                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst        52033                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data        13457                       # number of overall hits
system.l2.overall_hits::total                   65490                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst         6452                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data        28869                       # number of demand (read+write) misses
system.l2.demand_misses::total                  35321                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst         6452                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data        28869                       # number of overall misses
system.l2.overall_misses::total                 35321                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst    537560500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data   2339234500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       2876795000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst    537560500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data   2339234500                       # number of overall miss cycles
system.l2.overall_miss_latency::total      2876795000                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst        58485                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data        42326                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               100811                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst        58485                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data        42326                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              100811                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.110319                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.682063                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.350369                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.110319                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.682063                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.350369                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 83316.878487                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 81029.287471                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 81447.156083                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 83316.878487                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 81029.287471                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 81447.156083                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               11563                       # number of writebacks
system.l2.writebacks::total                     11563                       # number of writebacks
system.l2.demand_mshr_hits::.switch_cpus.inst            1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   1                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.switch_cpus.inst            1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  1                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.switch_cpus.inst         6451                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data        28869                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             35320                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst         6451                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data        28869                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            35320                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst    473003500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data   2050544500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   2523548000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst    473003500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data   2050544500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   2523548000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.110302                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.682063                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.350359                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.110302                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.682063                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.350359                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 73322.508138                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 71029.287471                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 71448.131370                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 73322.508138                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 71029.287471                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 71448.131370                       # average overall mshr miss latency
system.l2.replacements                          35199                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        21521                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            21521                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        21521                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        21521                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks        58075                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            58075                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks        58075                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        58075                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           43                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            43                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.switch_cpus.data          126                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  126                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.switch_cpus.data           14                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 14                       # number of UpgradeReq misses
system.l2.UpgradeReq_accesses::.switch_cpus.data          140                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              140                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.switch_cpus.data     0.100000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.100000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses::.switch_cpus.data           14                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            14                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.switch_cpus.data       280000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total       280000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.switch_cpus.data     0.100000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.100000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.switch_cpus.data        20000                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total        20000                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.switch_cpus.data         1867                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  1867                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data        13592                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               13592                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data   1067202500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    1067202500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data        15459                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             15459                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.879229                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.879229                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 78516.958505                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 78516.958505                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data        13592                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          13592                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data    931282500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    931282500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.879229                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.879229                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 68516.958505                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 68516.958505                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst        52033                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              52033                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus.inst         6452                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             6452                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst    537560500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    537560500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst        58485                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          58485                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.110319                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.110319                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 83316.878487                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 83316.878487                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.switch_cpus.inst            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst         6451                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         6451                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst    473003500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    473003500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.110302                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.110302                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 73322.508138                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 73322.508138                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data        11590                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             11590                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data        15277                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           15277                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data   1272032000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   1272032000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data        26867                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         26867                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.568616                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.568616                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 83264.515284                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 83264.515284                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data        15277                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        15277                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data   1119262000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   1119262000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.568616                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.568616                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 73264.515284                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 73264.515284                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   5893698000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  8093.077369                       # Cycle average of tags in use
system.l2.tags.total_refs                      215534                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     43391                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      4.967251                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     275.384222                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        56.095838                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data       603.284639                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst  1554.062533                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  5604.250138                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.033616                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.006848                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.073643                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.189705                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.684113                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.987924                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           47                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          431                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         5448                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         2266                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1646878                       # Number of tag accesses
system.l2.tags.data_accesses                  1646878                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   5893698000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples     11563.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples      6451.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples     28864.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000417411750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          693                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          693                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               81518                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              10849                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       35320                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      11563                       # Number of write requests accepted
system.mem_ctrls.readBursts                     35320                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    11563                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      5                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.19                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.12                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 35320                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                11563                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   25444                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    6532                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    2462                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     861                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      13                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    189                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    202                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    599                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    678                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    703                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    698                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    699                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    703                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    708                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    708                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    717                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    719                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    713                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    705                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    721                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    697                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    695                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    693                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples          693                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      50.924964                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     37.486277                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     55.146312                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31            327     47.19%     47.19% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63           202     29.15%     76.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95            87     12.55%     88.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127           34      4.91%     93.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159           24      3.46%     97.26% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191            7      1.01%     98.27% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223            3      0.43%     98.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-255            1      0.14%     98.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-287            1      0.14%     98.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-319            2      0.29%     99.28% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-351            1      0.14%     99.42% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::352-383            1      0.14%     99.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-415            1      0.14%     99.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::416-447            1      0.14%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-799            1      0.14%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           693                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          693                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.639250                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.608989                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.028364                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              486     70.13%     70.13% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               12      1.73%     71.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              162     23.38%     95.24% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               26      3.75%     98.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                6      0.87%     99.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.14%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           693                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                     320                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                 2260480                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               740032                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    466.72                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    152.79                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                    4842854500                       # Total gap between requests
system.mem_ctrls.avgGap                     103296.60                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.switch_cpus.inst       412864                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus.data      1847296                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks       737984                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.switch_cpus.inst 85243742.173522993922                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus.data 381409916.927076101303                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 152371041.854424685240                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.switch_cpus.inst         6451                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus.data        28869                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks        11563                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.switch_cpus.inst    207430250                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus.data    863838750                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 116637149750                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus.inst     32154.74                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus.data     29922.71                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  10087101.08                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.switch_cpus.inst       412864                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus.data      1847616                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total       2260480                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus.inst       412864                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       412864                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks       740032                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total       740032                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.switch_cpus.inst         6451                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus.data        28869                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total          35320                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks        11563                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total         11563                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.switch_cpus.inst     85243742                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus.data    381475987                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        466719729                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus.inst     85243742                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total     85243742                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks    152793891                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total       152793891                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks    152793891                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus.inst     85243742                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus.data    381475987                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       619513620                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                35315                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts               11531                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         2189                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         2153                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         2138                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3         2240                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         2287                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         2290                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         2335                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7         2073                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8         2030                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9         2218                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10         2365                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         2542                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12         2250                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13         2010                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         2083                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         2112                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0          651                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1          626                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2          682                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3          542                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4          587                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5          607                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6          734                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7          662                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8          733                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9          727                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         1051                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         1062                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12          790                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13          715                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14          651                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15          711                       # Per bank write bursts
system.mem_ctrls.dram.totQLat               409112750                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             176575000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         1071269000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                11584.67                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           30334.67                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               27848                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits               8453                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            78.86                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           73.31                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples        10545                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   284.319014                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   170.913093                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   308.795255                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127         4016     38.08%     38.08% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255         2772     26.29%     64.37% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         1047      9.93%     74.30% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511          642      6.09%     80.39% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          391      3.71%     84.10% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          288      2.73%     86.83% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          210      1.99%     88.82% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          161      1.53%     90.35% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         1018      9.65%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total        10545                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead               2260160                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten             737984                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              466.653659                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              152.371042                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    4.84                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                3.65                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               1.19                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               77.49                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED   5893698000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy        36235500                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy        19259625                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      126413700                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy      26575020                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 382306080.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy   1643993430                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy    475403520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy    2710186875                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   559.570394                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   1218602000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF    161720000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   3463013000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy        39055800                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy        20758650                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      125735400                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy      33616800                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 382306080.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy   1574051010                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy    533915040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy    2709438780                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   559.415936                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE   1370162250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF    161720000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   3311452750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   5893698000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              21728                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        11563                       # Transaction distribution
system.membus.trans_dist::CleanEvict            21749                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               14                       # Transaction distribution
system.membus.trans_dist::ReadExReq             13592                       # Transaction distribution
system.membus.trans_dist::ReadExResp            13592                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         21728                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       103966                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total       103966                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 103966                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port      3000512                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total      3000512                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                 3000512                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             35334                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   35334    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               35334                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   5893698000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy           122522000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               2.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy          187435500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.9                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups         2488808                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted      1872887                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect        63102                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups      1170180                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits         1141592                       # Number of BTB hits
system.switch_cpus.branchPred.BTBHitPct     97.556957                       # BTB Hit Percentage
system.switch_cpus.branchPred.RASUsed          200486                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASIncorrect          683                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.indirectLookups       142959                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectHits        91262                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectMisses        51697                       # Number of indirect misses.
system.switch_cpus.branchPred.indirectMispredicted         9098                       # Number of mispredicted indirect branches.
system.switch_cpus.branchPred.tage.longestMatchProviderCorrect       608157                       # Number of times TAGE Longest Match is the provider and the prediction is correct
system.switch_cpus.branchPred.tage.altMatchProviderCorrect         9048                       # Number of times TAGE Alt Match is the provider and the prediction is correct
system.switch_cpus.branchPred.tage.bimodalAltMatchProviderCorrect         2500                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is correct
system.switch_cpus.branchPred.tage.bimodalProviderCorrect       969626                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is correct
system.switch_cpus.branchPred.tage.longestMatchProviderWrong        19605                       # Number of times TAGE Longest Match is the provider and the prediction is wrong
system.switch_cpus.branchPred.tage.altMatchProviderWrong         4240                       # Number of times TAGE Alt Match is the provider and the prediction is wrong
system.switch_cpus.branchPred.tage.bimodalAltMatchProviderWrong         1007                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is wrong
system.switch_cpus.branchPred.tage.bimodalProviderWrong         6010                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is wrong
system.switch_cpus.branchPred.tage.altMatchProviderWouldHaveHit         5850                       # Number of times TAGE Longest Match is the provider, the prediction is wrong and Alt Match prediction was correct
system.switch_cpus.branchPred.tage.longestMatchProviderWouldHaveHit         3452                       # Number of times TAGE Alt Match is the provider, the prediction is wrong and Longest Match prediction was correct
system.switch_cpus.branchPred.tage.longestMatchProvider::0            0                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.longestMatchProvider::1       140567                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.longestMatchProvider::2       146743                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.longestMatchProvider::3       113661                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.longestMatchProvider::4        77264                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.longestMatchProvider::5        78231                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.longestMatchProvider::6        43949                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.longestMatchProvider::7        40635                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.altMatchProvider::0       297091                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.altMatchProvider::1        99741                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.altMatchProvider::2        71728                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.altMatchProvider::3        52664                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.altMatchProvider::4        55582                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.altMatchProvider::5        37740                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.altMatchProvider::6        26504                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.altMatchProvider::7            0                       # TAGE provider for alt match
system.switch_cpus.commit.commitSquashedInsts      2105778                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls          705                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts        51128                       # The number of times a branch was mispredicted
system.switch_cpus.commit.numCommittedDist::samples      8899019                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::mean     2.114552                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::stdev     2.828451                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::0      4319048     48.53%     48.53% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::1      1088313     12.23%     60.76% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::2       452195      5.08%     65.84% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::3      1031514     11.59%     77.44% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::4       280915      3.16%     80.59% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::5       278312      3.13%     83.72% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::6       127214      1.43%     85.15% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::7       120373      1.35%     86.50% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::8      1201135     13.50%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::total      8899019                       # Number of insts commited each cycle
system.switch_cpus.commit.instsCommitted     10000000                       # Number of instructions committed
system.switch_cpus.commit.opsCommitted       18817440                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.memRefs             3839936                       # Number of memory references committed
system.switch_cpus.commit.loads               2617382                       # Number of loads committed
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.membars                  40                       # Number of memory barriers committed
system.switch_cpus.commit.branches            2121361                       # Number of branches committed
system.switch_cpus.commit.vector                    0                       # Number of committed Vector instructions.
system.switch_cpus.commit.floating             157518                       # Number of committed floating point instructions.
system.switch_cpus.commit.integer            18478804                       # Number of committed integer instructions.
system.switch_cpus.commit.functionCalls        178662                       # Number of function calls committed.
system.switch_cpus.commit.committedInstType_0::No_OpClass       274282      1.46%      1.46% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntAlu     14447720     76.78%     78.24% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntMult        62597      0.33%     78.57% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntDiv       133224      0.71%     79.28% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatAdd         6902      0.04%     79.31% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatCmp            0      0.00%     79.31% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatCvt         1136      0.01%     79.32% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMult            0      0.00%     79.32% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMultAcc            0      0.00%     79.32% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatDiv            0      0.00%     79.32% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMisc            0      0.00%     79.32% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatSqrt            0      0.00%     79.32% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAdd         4026      0.02%     79.34% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAddAcc            0      0.00%     79.34% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAlu        21148      0.11%     79.45% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdCmp           60      0.00%     79.45% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdCvt        10190      0.05%     79.51% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMisc        14930      0.08%     79.59% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMult            0      0.00%     79.59% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMultAcc            0      0.00%     79.59% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShift         1042      0.01%     79.59% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShiftAcc            0      0.00%     79.59% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdDiv            0      0.00%     79.59% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSqrt            0      0.00%     79.59% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatAdd            5      0.00%     79.59% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatAlu            0      0.00%     79.59% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatCmp            0      0.00%     79.59% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatCvt          178      0.00%     79.59% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatDiv            1      0.00%     79.59% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMisc            0      0.00%     79.59% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMult           62      0.00%     79.59% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     79.59% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatSqrt            1      0.00%     79.59% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceAdd            0      0.00%     79.59% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceAlu            0      0.00%     79.59% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceCmp            0      0.00%     79.59% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     79.59% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     79.59% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAes            0      0.00%     79.59% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAesMix            0      0.00%     79.59% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash            0      0.00%     79.59% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     79.59% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash            0      0.00%     79.59% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     79.59% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShaSigma2            0      0.00%     79.59% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShaSigma3            0      0.00%     79.59% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdPredAlu            0      0.00%     79.59% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::MemRead      2584754     13.74%     93.33% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::MemWrite      1160959      6.17%     99.50% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMemRead        32628      0.17%     99.67% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMemWrite        61595      0.33%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::total     18817440                       # Class of committed instruction
system.switch_cpus.commit.commitEligibleSamples      1201135                       # number cycles where commit BW limit reached
system.switch_cpus.decode.idleCycles          2873585                       # Number of cycles decode is idle
system.switch_cpus.decode.blockedCycles       2925131                       # Number of cycles decode is blocked
system.switch_cpus.decode.runCycles           3054312                       # Number of cycles decode is running
system.switch_cpus.decode.unblockCycles        288255                       # Number of cycles decode is unblocking
system.switch_cpus.decode.squashCycles          52087                       # Number of cycles decode is squashing
system.switch_cpus.decode.branchResolved      1131357                       # Number of times decode resolved a  branch
system.switch_cpus.decode.branchMispred         13314                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.decodedInsts       21451692                       # Number of instructions handled by decode
system.switch_cpus.decode.squashedInsts         67262                       # Number of squashed instructions handled by decode
system.switch_cpus.dtb.rdAccesses             2828596                       # TLB accesses on read requests
system.switch_cpus.dtb.wrAccesses             1293883                       # TLB accesses on write requests
system.switch_cpus.dtb.rdMisses                  3536                       # TLB misses on read requests
system.switch_cpus.dtb.wrMisses                  1365                       # TLB misses on write requests
system.switch_cpus.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   5893698000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.fetch.icacheStallCycles      3016345                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.insts               11661036                       # Number of instructions fetch has processed
system.switch_cpus.fetch.branches             2488808                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches      1433340                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.cycles               6102913                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.squashCycles          130202                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.miscStallCycles         1161                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.switch_cpus.fetch.pendingTrapStallCycles         7610                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.pendingQuiesceStallCycles           26                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus.fetch.icacheWaitRetryStallCycles          216                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.cacheLines           1655978                       # Number of cache lines fetched
system.switch_cpus.fetch.icacheSquashes         24856                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.nisnDist::samples      9193372                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::mean      2.391122                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::stdev     3.339784                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::0          5594288     60.85%     60.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::1           287213      3.12%     63.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::2           164993      1.79%     65.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::3           216915      2.36%     68.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::4           278444      3.03%     71.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::5           291971      3.18%     74.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::6           237242      2.58%     76.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::7           261000      2.84%     79.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::8          1861306     20.25%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::total      9193372                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.256931                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                1.203823                       # Number of inst fetches per cycle
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.wrAccesses             1657146                       # TLB accesses on write requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrMisses                 21612                       # TLB misses on write requests
system.switch_cpus.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   5893698000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.lsq0.forwLoads              374525                       # Number of loads that had data forwarded from stores
system.switch_cpus.lsq0.squashedLoads          314842                       # Number of loads squashed
system.switch_cpus.lsq0.ignoredResponses          899                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.lsq0.memOrderViolation          568                       # Number of memory ordering violations
system.switch_cpus.lsq0.squashedStores         112278                       # Number of stores squashed
system.switch_cpus.lsq0.rescheduledLoads          209                       # Number of loads that were rescheduled
system.switch_cpus.lsq0.blockedByCache           2347                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF   5893698000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.rename.squashCycles          52087                       # Number of cycles rename is squashing
system.switch_cpus.rename.idleCycles          3005939                       # Number of cycles rename is idle
system.switch_cpus.rename.blockCycles         1546598                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles         9920                       # count of cycles rename stalledfor serializing inst
system.switch_cpus.rename.runCycles           3194981                       # Number of cycles rename is running
system.switch_cpus.rename.unblockCycles       1383825                       # Number of cycles rename is unblocking
system.switch_cpus.rename.renamedInsts       21255316                       # Number of instructions processed by rename
system.switch_cpus.rename.ROBFullEvents         12464                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents         388893                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LQFullEvents          41976                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.SQFullEvents         934176                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.fullRegistersEvents          300                       # Number of times there has been no free registers
system.switch_cpus.rename.renamedOperands     24888242                       # Number of destination operands rename has renamed
system.switch_cpus.rename.lookups            54648135                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.intLookups         33288172                       # Number of integer rename lookups
system.switch_cpus.rename.fpLookups            233395                       # Number of floating rename lookups
system.switch_cpus.rename.committedMaps      22061479                       # Number of HB maps that are committed
system.switch_cpus.rename.undoneMaps          2826731                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializing             653                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializing          648                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts           1291735                       # count of insts added to the skid buffer
system.switch_cpus.rob.reads                 28615148                       # The number of ROB reads
system.switch_cpus.rob.writes                42142086                       # The number of ROB writes
system.switch_cpus.thread_0.numInsts         10000000                       # Number of Instructions committed
system.switch_cpus.thread_0.numOps           18817440                       # Number of Ops committed
system.switch_cpus.thread_0.numMemRefs              0                       # Number of Memory References
system.tol2bus.trans_dist::ReadResp             85554                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        33084                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        58219                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           44441                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             140                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            140                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            15459                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           15459                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         58687                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        26867                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       175391                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       127258                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                302649                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port      7469056                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      4086208                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               11555264                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                           35401                       # Total snoops (count)
system.tol2bus.snoopTraffic                    752960                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           136352                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.019332                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.138063                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 133723     98.07%     98.07% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   2622      1.92%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      7      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             136352                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   5893698000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy          180589000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              3.7                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          88063434                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             1.8                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          63569479                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.3                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
