// Seed: 4248142137
module module_0 (
    output wor id_0,
    output tri0 id_1,
    input uwire id_2,
    output wire id_3,
    input wor id_4
    , \id_27 ,
    output supply0 id_5,
    input supply0 id_6,
    output supply1 id_7,
    output supply1 id_8,
    output wand id_9,
    output tri1 id_10,
    input supply0 id_11,
    input tri0 id_12,
    input wire id_13,
    output wire id_14,
    output wire id_15,
    output wire id_16,
    input tri0 id_17,
    output supply1 id_18,
    output wire id_19,
    output uwire id_20,
    input uwire id_21,
    output tri id_22,
    input tri id_23,
    input tri0 id_24,
    input tri1 id_25
    , id_28 = 1, id_29
);
  assign \id_27 = id_23;
endmodule
module module_1 #(
    parameter id_10 = 32'd40,
    parameter id_14 = 32'd26,
    parameter id_6  = 32'd72,
    parameter id_7  = 32'd36
) (
    output uwire id_0,
    input wor id_1,
    output wor id_2,
    input uwire id_3,
    output uwire id_4,
    input uwire id_5,
    input uwire _id_6,
    input supply0 _id_7,
    input tri id_8#(
        .id_12 (-1 * 1),
        .id_13 (-1),
        ._id_14(1),
        .id_15 (1)
    ),
    input tri id_9,
    input supply1 _id_10
);
  logic id_16;
  logic [id_6 : id_14] id_17;
  ;
  wire [1 : id_7] id_18, id_19, id_20, id_21[id_10  +  id_14 : -1], id_22;
  wire id_23, id_24;
  module_0 modCall_1 (
      id_0,
      id_2,
      id_3,
      id_0,
      id_1,
      id_4,
      id_8,
      id_4,
      id_4,
      id_2,
      id_4,
      id_3,
      id_1,
      id_8,
      id_4,
      id_0,
      id_2,
      id_5,
      id_2,
      id_2,
      id_4,
      id_3,
      id_4,
      id_3,
      id_3,
      id_3
  );
  wire id_25;
endmodule
