--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 5 -n
3 -fastpaths -xml UART.twx UART.ncd -o UART.twr UART.pcf -ucf PinPlanner.ucf

Design file:              UART.ncd
Physical constraint file: UART.pcf
Device,package,speed:     xc3s50an,tqg144,-5 (PRODUCTION 1.42 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: NET "clock_12_BUFGP/IBUFG" PERIOD = 83.3333333 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 928 paths analyzed, 202 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.061ns.
--------------------------------------------------------------------------------

Paths for end point c2/data_3 (SLICE_X12Y8.CE), 16 paths
--------------------------------------------------------------------------------
Slack (setup path):     77.272ns (requirement - (data path - clock path skew + uncertainty))
  Source:               c2/prscl_1 (FF)
  Destination:          c2/data_3 (FF)
  Requirement:          83.333ns
  Data Path Delay:      5.965ns (Levels of Logic = 3)
  Clock Path Skew:      -0.096ns (0.209 - 0.305)
  Source Clock:         clock_12_BUFGP rising at 0.000ns
  Destination Clock:    clock_12_BUFGP rising at 83.333ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: c2/prscl_1 to c2/data_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y24.XQ       Tcko                  0.521   c2/prscl<1>
                                                       c2/prscl_1
    SLICE_X2Y24.G2       net (fanout=3)        1.064   c2/prscl<1>
    SLICE_X2Y24.Y        Tilo                  0.616   c2/busy_and0002
                                                       c2/busy_and000211
    SLICE_X2Y24.F1       net (fanout=1)        0.610   c2/busy_and000211/O
    SLICE_X2Y24.X        Tilo                  0.601   c2/busy_and0002
                                                       c2/busy_and000242
    SLICE_X7Y12.G2       net (fanout=2)        0.622   c2/busy_and0002
    SLICE_X7Y12.Y        Tilo                  0.561   c2/busy_not0001
                                                       c2/busy_not00012
    SLICE_X12Y8.CE       net (fanout=5)        1.215   c2/data_not0001
    SLICE_X12Y8.CLK      Tceck                 0.155   c2/data<3>
                                                       c2/data_3
    -------------------------------------------------  ---------------------------
    Total                                      5.965ns (2.454ns logic, 3.511ns route)
                                                       (41.1% logic, 58.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     77.707ns (requirement - (data path - clock path skew + uncertainty))
  Source:               c2/prscl_10 (FF)
  Destination:          c2/data_3 (FF)
  Requirement:          83.333ns
  Data Path Delay:      5.518ns (Levels of Logic = 3)
  Clock Path Skew:      -0.108ns (0.209 - 0.317)
  Source Clock:         clock_12_BUFGP rising at 0.000ns
  Destination Clock:    clock_12_BUFGP rising at 83.333ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: c2/prscl_10 to c2/data_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y28.XQ       Tcko                  0.521   c2/prscl<10>
                                                       c2/prscl_10
    SLICE_X2Y24.G3       net (fanout=3)        0.617   c2/prscl<10>
    SLICE_X2Y24.Y        Tilo                  0.616   c2/busy_and0002
                                                       c2/busy_and000211
    SLICE_X2Y24.F1       net (fanout=1)        0.610   c2/busy_and000211/O
    SLICE_X2Y24.X        Tilo                  0.601   c2/busy_and0002
                                                       c2/busy_and000242
    SLICE_X7Y12.G2       net (fanout=2)        0.622   c2/busy_and0002
    SLICE_X7Y12.Y        Tilo                  0.561   c2/busy_not0001
                                                       c2/busy_not00012
    SLICE_X12Y8.CE       net (fanout=5)        1.215   c2/data_not0001
    SLICE_X12Y8.CLK      Tceck                 0.155   c2/data<3>
                                                       c2/data_3
    -------------------------------------------------  ---------------------------
    Total                                      5.518ns (2.454ns logic, 3.064ns route)
                                                       (44.5% logic, 55.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     77.842ns (requirement - (data path - clock path skew + uncertainty))
  Source:               c2/prscl_2 (FF)
  Destination:          c2/data_3 (FF)
  Requirement:          83.333ns
  Data Path Delay:      5.395ns (Levels of Logic = 3)
  Clock Path Skew:      -0.096ns (0.209 - 0.305)
  Source Clock:         clock_12_BUFGP rising at 0.000ns
  Destination Clock:    clock_12_BUFGP rising at 83.333ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: c2/prscl_2 to c2/data_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y25.YQ       Tcko                  0.596   c2/prscl<3>
                                                       c2/prscl_2
    SLICE_X2Y24.G4       net (fanout=3)        0.419   c2/prscl<2>
    SLICE_X2Y24.Y        Tilo                  0.616   c2/busy_and0002
                                                       c2/busy_and000211
    SLICE_X2Y24.F1       net (fanout=1)        0.610   c2/busy_and000211/O
    SLICE_X2Y24.X        Tilo                  0.601   c2/busy_and0002
                                                       c2/busy_and000242
    SLICE_X7Y12.G2       net (fanout=2)        0.622   c2/busy_and0002
    SLICE_X7Y12.Y        Tilo                  0.561   c2/busy_not0001
                                                       c2/busy_not00012
    SLICE_X12Y8.CE       net (fanout=5)        1.215   c2/data_not0001
    SLICE_X12Y8.CLK      Tceck                 0.155   c2/data<3>
                                                       c2/data_3
    -------------------------------------------------  ---------------------------
    Total                                      5.395ns (2.529ns logic, 2.866ns route)
                                                       (46.9% logic, 53.1% route)

--------------------------------------------------------------------------------

Paths for end point c2/data_2 (SLICE_X12Y8.CE), 16 paths
--------------------------------------------------------------------------------
Slack (setup path):     77.272ns (requirement - (data path - clock path skew + uncertainty))
  Source:               c2/prscl_1 (FF)
  Destination:          c2/data_2 (FF)
  Requirement:          83.333ns
  Data Path Delay:      5.965ns (Levels of Logic = 3)
  Clock Path Skew:      -0.096ns (0.209 - 0.305)
  Source Clock:         clock_12_BUFGP rising at 0.000ns
  Destination Clock:    clock_12_BUFGP rising at 83.333ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: c2/prscl_1 to c2/data_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y24.XQ       Tcko                  0.521   c2/prscl<1>
                                                       c2/prscl_1
    SLICE_X2Y24.G2       net (fanout=3)        1.064   c2/prscl<1>
    SLICE_X2Y24.Y        Tilo                  0.616   c2/busy_and0002
                                                       c2/busy_and000211
    SLICE_X2Y24.F1       net (fanout=1)        0.610   c2/busy_and000211/O
    SLICE_X2Y24.X        Tilo                  0.601   c2/busy_and0002
                                                       c2/busy_and000242
    SLICE_X7Y12.G2       net (fanout=2)        0.622   c2/busy_and0002
    SLICE_X7Y12.Y        Tilo                  0.561   c2/busy_not0001
                                                       c2/busy_not00012
    SLICE_X12Y8.CE       net (fanout=5)        1.215   c2/data_not0001
    SLICE_X12Y8.CLK      Tceck                 0.155   c2/data<3>
                                                       c2/data_2
    -------------------------------------------------  ---------------------------
    Total                                      5.965ns (2.454ns logic, 3.511ns route)
                                                       (41.1% logic, 58.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     77.707ns (requirement - (data path - clock path skew + uncertainty))
  Source:               c2/prscl_10 (FF)
  Destination:          c2/data_2 (FF)
  Requirement:          83.333ns
  Data Path Delay:      5.518ns (Levels of Logic = 3)
  Clock Path Skew:      -0.108ns (0.209 - 0.317)
  Source Clock:         clock_12_BUFGP rising at 0.000ns
  Destination Clock:    clock_12_BUFGP rising at 83.333ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: c2/prscl_10 to c2/data_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y28.XQ       Tcko                  0.521   c2/prscl<10>
                                                       c2/prscl_10
    SLICE_X2Y24.G3       net (fanout=3)        0.617   c2/prscl<10>
    SLICE_X2Y24.Y        Tilo                  0.616   c2/busy_and0002
                                                       c2/busy_and000211
    SLICE_X2Y24.F1       net (fanout=1)        0.610   c2/busy_and000211/O
    SLICE_X2Y24.X        Tilo                  0.601   c2/busy_and0002
                                                       c2/busy_and000242
    SLICE_X7Y12.G2       net (fanout=2)        0.622   c2/busy_and0002
    SLICE_X7Y12.Y        Tilo                  0.561   c2/busy_not0001
                                                       c2/busy_not00012
    SLICE_X12Y8.CE       net (fanout=5)        1.215   c2/data_not0001
    SLICE_X12Y8.CLK      Tceck                 0.155   c2/data<3>
                                                       c2/data_2
    -------------------------------------------------  ---------------------------
    Total                                      5.518ns (2.454ns logic, 3.064ns route)
                                                       (44.5% logic, 55.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     77.842ns (requirement - (data path - clock path skew + uncertainty))
  Source:               c2/prscl_2 (FF)
  Destination:          c2/data_2 (FF)
  Requirement:          83.333ns
  Data Path Delay:      5.395ns (Levels of Logic = 3)
  Clock Path Skew:      -0.096ns (0.209 - 0.305)
  Source Clock:         clock_12_BUFGP rising at 0.000ns
  Destination Clock:    clock_12_BUFGP rising at 83.333ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: c2/prscl_2 to c2/data_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y25.YQ       Tcko                  0.596   c2/prscl<3>
                                                       c2/prscl_2
    SLICE_X2Y24.G4       net (fanout=3)        0.419   c2/prscl<2>
    SLICE_X2Y24.Y        Tilo                  0.616   c2/busy_and0002
                                                       c2/busy_and000211
    SLICE_X2Y24.F1       net (fanout=1)        0.610   c2/busy_and000211/O
    SLICE_X2Y24.X        Tilo                  0.601   c2/busy_and0002
                                                       c2/busy_and000242
    SLICE_X7Y12.G2       net (fanout=2)        0.622   c2/busy_and0002
    SLICE_X7Y12.Y        Tilo                  0.561   c2/busy_not0001
                                                       c2/busy_not00012
    SLICE_X12Y8.CE       net (fanout=5)        1.215   c2/data_not0001
    SLICE_X12Y8.CLK      Tceck                 0.155   c2/data<3>
                                                       c2/data_2
    -------------------------------------------------  ---------------------------
    Total                                      5.395ns (2.529ns logic, 2.866ns route)
                                                       (46.9% logic, 53.1% route)

--------------------------------------------------------------------------------

Paths for end point c2/data_5 (SLICE_X10Y8.CE), 16 paths
--------------------------------------------------------------------------------
Slack (setup path):     77.280ns (requirement - (data path - clock path skew + uncertainty))
  Source:               c2/prscl_1 (FF)
  Destination:          c2/data_5 (FF)
  Requirement:          83.333ns
  Data Path Delay:      5.967ns (Levels of Logic = 3)
  Clock Path Skew:      -0.086ns (0.219 - 0.305)
  Source Clock:         clock_12_BUFGP rising at 0.000ns
  Destination Clock:    clock_12_BUFGP rising at 83.333ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: c2/prscl_1 to c2/data_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y24.XQ       Tcko                  0.521   c2/prscl<1>
                                                       c2/prscl_1
    SLICE_X2Y24.G2       net (fanout=3)        1.064   c2/prscl<1>
    SLICE_X2Y24.Y        Tilo                  0.616   c2/busy_and0002
                                                       c2/busy_and000211
    SLICE_X2Y24.F1       net (fanout=1)        0.610   c2/busy_and000211/O
    SLICE_X2Y24.X        Tilo                  0.601   c2/busy_and0002
                                                       c2/busy_and000242
    SLICE_X7Y12.G2       net (fanout=2)        0.622   c2/busy_and0002
    SLICE_X7Y12.Y        Tilo                  0.561   c2/busy_not0001
                                                       c2/busy_not00012
    SLICE_X10Y8.CE       net (fanout=5)        1.217   c2/data_not0001
    SLICE_X10Y8.CLK      Tceck                 0.155   c2/data<5>
                                                       c2/data_5
    -------------------------------------------------  ---------------------------
    Total                                      5.967ns (2.454ns logic, 3.513ns route)
                                                       (41.1% logic, 58.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     77.715ns (requirement - (data path - clock path skew + uncertainty))
  Source:               c2/prscl_10 (FF)
  Destination:          c2/data_5 (FF)
  Requirement:          83.333ns
  Data Path Delay:      5.520ns (Levels of Logic = 3)
  Clock Path Skew:      -0.098ns (0.219 - 0.317)
  Source Clock:         clock_12_BUFGP rising at 0.000ns
  Destination Clock:    clock_12_BUFGP rising at 83.333ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: c2/prscl_10 to c2/data_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y28.XQ       Tcko                  0.521   c2/prscl<10>
                                                       c2/prscl_10
    SLICE_X2Y24.G3       net (fanout=3)        0.617   c2/prscl<10>
    SLICE_X2Y24.Y        Tilo                  0.616   c2/busy_and0002
                                                       c2/busy_and000211
    SLICE_X2Y24.F1       net (fanout=1)        0.610   c2/busy_and000211/O
    SLICE_X2Y24.X        Tilo                  0.601   c2/busy_and0002
                                                       c2/busy_and000242
    SLICE_X7Y12.G2       net (fanout=2)        0.622   c2/busy_and0002
    SLICE_X7Y12.Y        Tilo                  0.561   c2/busy_not0001
                                                       c2/busy_not00012
    SLICE_X10Y8.CE       net (fanout=5)        1.217   c2/data_not0001
    SLICE_X10Y8.CLK      Tceck                 0.155   c2/data<5>
                                                       c2/data_5
    -------------------------------------------------  ---------------------------
    Total                                      5.520ns (2.454ns logic, 3.066ns route)
                                                       (44.5% logic, 55.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     77.850ns (requirement - (data path - clock path skew + uncertainty))
  Source:               c2/prscl_2 (FF)
  Destination:          c2/data_5 (FF)
  Requirement:          83.333ns
  Data Path Delay:      5.397ns (Levels of Logic = 3)
  Clock Path Skew:      -0.086ns (0.219 - 0.305)
  Source Clock:         clock_12_BUFGP rising at 0.000ns
  Destination Clock:    clock_12_BUFGP rising at 83.333ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: c2/prscl_2 to c2/data_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y25.YQ       Tcko                  0.596   c2/prscl<3>
                                                       c2/prscl_2
    SLICE_X2Y24.G4       net (fanout=3)        0.419   c2/prscl<2>
    SLICE_X2Y24.Y        Tilo                  0.616   c2/busy_and0002
                                                       c2/busy_and000211
    SLICE_X2Y24.F1       net (fanout=1)        0.610   c2/busy_and000211/O
    SLICE_X2Y24.X        Tilo                  0.601   c2/busy_and0002
                                                       c2/busy_and000242
    SLICE_X7Y12.G2       net (fanout=2)        0.622   c2/busy_and0002
    SLICE_X7Y12.Y        Tilo                  0.561   c2/busy_not0001
                                                       c2/busy_not00012
    SLICE_X10Y8.CE       net (fanout=5)        1.217   c2/data_not0001
    SLICE_X10Y8.CLK      Tceck                 0.155   c2/data<5>
                                                       c2/data_5
    -------------------------------------------------  ---------------------------
    Total                                      5.397ns (2.529ns logic, 2.868ns route)
                                                       (46.9% logic, 53.1% route)

--------------------------------------------------------------------------------

Hold Paths: NET "clock_12_BUFGP/IBUFG" PERIOD = 83.3333333 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point c1/datafll_4 (SLICE_X17Y0.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.718ns (requirement - (clock path skew + uncertainty - data path))
  Source:               tx_data_3 (FF)
  Destination:          c1/datafll_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.781ns (Levels of Logic = 0)
  Clock Path Skew:      0.063ns (0.345 - 0.282)
  Source Clock:         clock_12_BUFGP rising at 83.333ns
  Destination Clock:    clock_12_BUFGP rising at 83.333ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: tx_data_3 to c1/datafll_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y1.XQ       Tcko                  0.417   tx_data<3>
                                                       tx_data_3
    SLICE_X17Y0.BX       net (fanout=1)        0.302   tx_data<3>
    SLICE_X17Y0.CLK      Tckdi       (-Th)    -0.062   c1/datafll<4>
                                                       c1/datafll_4
    -------------------------------------------------  ---------------------------
    Total                                      0.781ns (0.479ns logic, 0.302ns route)
                                                       (61.3% logic, 38.7% route)

--------------------------------------------------------------------------------

Paths for end point c1/datafll_8 (SLICE_X16Y1.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.753ns (requirement - (clock path skew + uncertainty - data path))
  Source:               tx_data_7 (FF)
  Destination:          c1/datafll_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.816ns (Levels of Logic = 0)
  Clock Path Skew:      0.063ns (0.345 - 0.282)
  Source Clock:         clock_12_BUFGP rising at 83.333ns
  Destination Clock:    clock_12_BUFGP rising at 83.333ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: tx_data_7 to c1/datafll_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y0.XQ       Tcko                  0.417   tx_data<7>
                                                       tx_data_7
    SLICE_X16Y1.BX       net (fanout=1)        0.297   tx_data<7>
    SLICE_X16Y1.CLK      Tckdi       (-Th)    -0.102   c1/datafll<8>
                                                       c1/datafll_8
    -------------------------------------------------  ---------------------------
    Total                                      0.816ns (0.519ns logic, 0.297ns route)
                                                       (63.6% logic, 36.4% route)

--------------------------------------------------------------------------------

Paths for end point c1/datafll_6 (SLICE_X16Y0.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.771ns (requirement - (clock path skew + uncertainty - data path))
  Source:               tx_data_5 (FF)
  Destination:          c1/datafll_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.785ns (Levels of Logic = 0)
  Clock Path Skew:      0.014ns (0.088 - 0.074)
  Source Clock:         clock_12_BUFGP rising at 83.333ns
  Destination Clock:    clock_12_BUFGP rising at 83.333ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: tx_data_5 to c1/datafll_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y1.XQ       Tcko                  0.396   tx_data<5>
                                                       tx_data_5
    SLICE_X16Y0.BX       net (fanout=1)        0.287   tx_data<5>
    SLICE_X16Y0.CLK      Tckdi       (-Th)    -0.102   c1/datafll<6>
                                                       c1/datafll_6
    -------------------------------------------------  ---------------------------
    Total                                      0.785ns (0.498ns logic, 0.287ns route)
                                                       (63.4% logic, 36.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "clock_12_BUFGP/IBUFG" PERIOD = 83.3333333 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 82.005ns (period - (min low pulse limit / (low pulse / period)))
  Period: 83.333ns
  Low pulse: 41.666ns
  Low pulse limit: 0.664ns (Tcl)
  Physical resource: c1/datafll<2>/CLK
  Logical resource: c1/datafll_2/CK
  Location pin: SLICE_X16Y3.CLK
  Clock network: clock_12_BUFGP
--------------------------------------------------------------------------------
Slack: 82.005ns (period - (min high pulse limit / (high pulse / period)))
  Period: 83.333ns
  High pulse: 41.666ns
  High pulse limit: 0.664ns (Tch)
  Physical resource: c1/datafll<2>/CLK
  Logical resource: c1/datafll_2/CK
  Location pin: SLICE_X16Y3.CLK
  Clock network: clock_12_BUFGP
--------------------------------------------------------------------------------
Slack: 82.005ns (period - (min low pulse limit / (low pulse / period)))
  Period: 83.333ns
  Low pulse: 41.666ns
  Low pulse limit: 0.664ns (Tcl)
  Physical resource: c1/datafll<2>/CLK
  Logical resource: c1/datafll_1/CK
  Location pin: SLICE_X16Y3.CLK
  Clock network: clock_12_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clock_12
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clock_12       |    6.061|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 928 paths, 0 nets, and 372 connections

Design statistics:
   Minimum period:   6.061ns{1}   (Maximum frequency: 164.989MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sat Sep 30 16:28:26 2023 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 367 MB



