{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1715034240792 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1715034240792 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 07 00:24:00 2024 " "Processing started: Tue May 07 00:24:00 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1715034240792 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715034240792 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off top_meteo_de0cv -c top_meteo_de0cv " "Command: quartus_map --read_settings_files=on --write_settings_files=off top_meteo_de0cv -c top_meteo_de0cv" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715034240792 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1715034241156 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1715034241156 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/adria/documents/universitat/8e/dssd/labs-dssd/p4/misc/pll_fm.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/adria/documents/universitat/8e/dssd/labs-dssd/p4/misc/pll_fm.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_cv " "Found entity 1: pll_cv" {  } { { "../misc/pll_fm.v" "" { Text "C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/misc/pll_fm.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715034247178 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715034247178 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/adria/documents/universitat/8e/dssd/labs-dssd/p4/misc/timescale.v 0 0 " "Found 0 design units, including 0 entities, in source file /users/adria/documents/universitat/8e/dssd/labs-dssd/p4/misc/timescale.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715034247180 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/adria/documents/universitat/8e/dssd/labs-dssd/p4/misc/sys_model.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/adria/documents/universitat/8e/dssd/labs-dssd/p4/misc/sys_model.v" { { "Info" "ISGN_ENTITY_NAME" "1 sys_model " "Found entity 1: sys_model" {  } { { "../misc/sys_model.v" "" { Text "C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/misc/sys_model.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715034247181 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715034247181 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "enum_state ../misc/i2c_slave_model.v(39) " "Unrecognized synthesis attribute \"enum_state\" at ../misc/i2c_slave_model.v(39)" {  } { { "../misc/i2c_slave_model.v" "" { Text "C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/misc/i2c_slave_model.v" 39 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715034247184 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/adria/documents/universitat/8e/dssd/labs-dssd/p4/misc/i2c_slave_model.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/adria/documents/universitat/8e/dssd/labs-dssd/p4/misc/i2c_slave_model.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_slave_model " "Found entity 1: i2c_slave_model" {  } { { "../misc/i2c_slave_model.v" "" { Text "C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/misc/i2c_slave_model.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715034247185 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715034247185 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/adria/documents/universitat/8e/dssd/labs-dssd/p4/rtl/i2c_master/shiftreg.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/adria/documents/universitat/8e/dssd/labs-dssd/p4/rtl/i2c_master/shiftreg.v" { { "Info" "ISGN_ENTITY_NAME" "1 shiftreg " "Found entity 1: shiftreg" {  } { { "../rtl/i2c_master/shiftreg.v" "" { Text "C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/rtl/i2c_master/shiftreg.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715034247187 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715034247187 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/adria/documents/universitat/8e/dssd/labs-dssd/p4/rtl/i2c_master/i2c_master_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/adria/documents/universitat/8e/dssd/labs-dssd/p4/rtl/i2c_master/i2c_master_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_master_top " "Found entity 1: i2c_master_top" {  } { { "../rtl/i2c_master/i2c_master_top.v" "" { Text "C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/rtl/i2c_master/i2c_master_top.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715034247190 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715034247190 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/adria/documents/universitat/8e/dssd/labs-dssd/p4/rtl/i2c_master/i2c_master_regs.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/adria/documents/universitat/8e/dssd/labs-dssd/p4/rtl/i2c_master/i2c_master_regs.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_master_regs " "Found entity 1: i2c_master_regs" {  } { { "../rtl/i2c_master/i2c_master_regs.v" "" { Text "C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/rtl/i2c_master/i2c_master_regs.v" 106 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715034247193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715034247193 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/adria/documents/universitat/8e/dssd/labs-dssd/p4/rtl/i2c_master/i2c_master_defines.v 0 0 " "Found 0 design units, including 0 entities, in source file /users/adria/documents/universitat/8e/dssd/labs-dssd/p4/rtl/i2c_master/i2c_master_defines.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715034247195 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Start START i2c_master_byte_ctrl.v(14) " "Verilog HDL Declaration information at i2c_master_byte_ctrl.v(14): object \"Start\" differs only in case from object \"START\" in the same scope" {  } { { "../rtl/i2c_master/i2c_master_byte_ctrl.v" "" { Text "C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/rtl/i2c_master/i2c_master_byte_ctrl.v" 14 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1715034247198 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Stop STOP i2c_master_byte_ctrl.v(15) " "Verilog HDL Declaration information at i2c_master_byte_ctrl.v(15): object \"Stop\" differs only in case from object \"STOP\" in the same scope" {  } { { "../rtl/i2c_master/i2c_master_byte_ctrl.v" "" { Text "C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/rtl/i2c_master/i2c_master_byte_ctrl.v" 15 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1715034247198 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Read READ i2c_master_byte_ctrl.v(16) " "Verilog HDL Declaration information at i2c_master_byte_ctrl.v(16): object \"Read\" differs only in case from object \"READ\" in the same scope" {  } { { "../rtl/i2c_master/i2c_master_byte_ctrl.v" "" { Text "C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/rtl/i2c_master/i2c_master_byte_ctrl.v" 16 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1715034247198 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Write WRITE i2c_master_byte_ctrl.v(17) " "Verilog HDL Declaration information at i2c_master_byte_ctrl.v(17): object \"Write\" differs only in case from object \"WRITE\" in the same scope" {  } { { "../rtl/i2c_master/i2c_master_byte_ctrl.v" "" { Text "C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/rtl/i2c_master/i2c_master_byte_ctrl.v" 17 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1715034247198 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/adria/documents/universitat/8e/dssd/labs-dssd/p4/rtl/i2c_master/i2c_master_byte_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/adria/documents/universitat/8e/dssd/labs-dssd/p4/rtl/i2c_master/i2c_master_byte_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_master_byte_ctrl " "Found entity 1: i2c_master_byte_ctrl" {  } { { "../rtl/i2c_master/i2c_master_byte_ctrl.v" "" { Text "C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/rtl/i2c_master/i2c_master_byte_ctrl.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715034247199 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715034247199 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/adria/documents/universitat/8e/dssd/labs-dssd/p4/rtl/i2c_master/i2c_master_bit_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/adria/documents/universitat/8e/dssd/labs-dssd/p4/rtl/i2c_master/i2c_master_bit_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_master_bit_ctrl " "Found entity 1: i2c_master_bit_ctrl" {  } { { "../rtl/i2c_master/i2c_master_bit_ctrl.v" "" { Text "C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/rtl/i2c_master/i2c_master_bit_ctrl.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715034247203 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715034247203 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/adria/documents/universitat/8e/dssd/labs-dssd/p4/rtl/i2c_master/i2c_byte_state_timer.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/adria/documents/universitat/8e/dssd/labs-dssd/p4/rtl/i2c_master/i2c_byte_state_timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_byte_state_timer " "Found entity 1: i2c_byte_state_timer" {  } { { "../rtl/i2c_master/i2c_byte_state_timer.v" "" { Text "C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/rtl/i2c_master/i2c_byte_state_timer.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715034247205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715034247205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/adria/documents/universitat/8e/dssd/labs-dssd/p4/rtl/i2c_master/i2c_bit_timer.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/adria/documents/universitat/8e/dssd/labs-dssd/p4/rtl/i2c_master/i2c_bit_timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_bit_timer " "Found entity 1: i2c_bit_timer" {  } { { "../rtl/i2c_master/i2c_bit_timer.v" "" { Text "C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/rtl/i2c_master/i2c_bit_timer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715034247207 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715034247207 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"inout\";  expecting \")\" top_meteo_de0cv.v(8) " "Verilog HDL syntax error at top_meteo_de0cv.v(8) near text: \"inout\";  expecting \")\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "../rtl/top_meteo_de0cv.v" "" { Text "C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/rtl/top_meteo_de0cv.v" 8 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1715034247210 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\")\";  expecting a direction top_meteo_de0cv.v(12) " "Verilog HDL syntax error at top_meteo_de0cv.v(12) near text: \")\";  expecting a direction. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "../rtl/top_meteo_de0cv.v" "" { Text "C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/rtl/top_meteo_de0cv.v" 12 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1715034247210 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "top_meteo_de0cv top_meteo_de0cv.v(4) " "Ignored design unit \"top_meteo_de0cv\" at top_meteo_de0cv.v(4) due to previous errors" {  } { { "../rtl/top_meteo_de0cv.v" "" { Text "C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/rtl/top_meteo_de0cv.v" 4 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1715034247211 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/adria/documents/universitat/8e/dssd/labs-dssd/p4/rtl/top_meteo_de0cv.v 0 0 " "Found 0 design units, including 0 entities, in source file /users/adria/documents/universitat/8e/dssd/labs-dssd/p4/rtl/top_meteo_de0cv.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715034247211 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/adria/documents/universitat/8e/dssd/labs-dssd/p4/rtl/sync_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/adria/documents/universitat/8e/dssd/labs-dssd/p4/rtl/sync_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 sync_reg " "Found entity 1: sync_reg" {  } { { "../rtl/sync_reg.v" "" { Text "C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/rtl/sync_reg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715034247212 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715034247212 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/rtl/shiftreg.v C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/rtl/i2c_master/shiftreg.v " "File \"C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/rtl/shiftreg.v\" is a duplicate of already analyzed file \"C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/rtl/i2c_master/shiftreg.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1715034247214 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/adria/documents/universitat/8e/dssd/labs-dssd/p4/rtl/shiftreg.v 0 0 " "Found 0 design units, including 0 entities, in source file /users/adria/documents/universitat/8e/dssd/labs-dssd/p4/rtl/shiftreg.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715034247214 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/adria/documents/universitat/8e/dssd/labs-dssd/p4/rtl/hex2seg.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/adria/documents/universitat/8e/dssd/labs-dssd/p4/rtl/hex2seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 hex2seg " "Found entity 1: hex2seg" {  } { { "../rtl/hex2seg.v" "" { Text "C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/rtl/hex2seg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715034247216 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715034247216 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "gray_timer.v(44) " "Verilog HDL information at gray_timer.v(44): always construct contains both blocking and non-blocking assignments" {  } { { "../rtl/gray_timer.v" "" { Text "C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/rtl/gray_timer.v" 44 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1715034247218 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/adria/documents/universitat/8e/dssd/labs-dssd/p4/rtl/gray_timer.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/adria/documents/universitat/8e/dssd/labs-dssd/p4/rtl/gray_timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 gray_timer " "Found entity 1: gray_timer" {  } { { "../rtl/gray_timer.v" "" { Text "C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/rtl/gray_timer.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715034247218 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715034247218 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/adria/documents/universitat/8e/dssd/labs-dssd/p4/rtl/digital_por.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/adria/documents/universitat/8e/dssd/labs-dssd/p4/rtl/digital_por.v" { { "Info" "ISGN_ENTITY_NAME" "1 digital_por " "Found entity 1: digital_por" {  } { { "../rtl/digital_por.v" "" { Text "C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/rtl/digital_por.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715034247220 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715034247220 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/adria/documents/universitat/8e/dssd/labs-dssd/p4/rtl/bme280_reader.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/adria/documents/universitat/8e/dssd/labs-dssd/p4/rtl/bme280_reader.v" { { "Info" "ISGN_ENTITY_NAME" "1 bme280_reader " "Found entity 1: bme280_reader" {  } { { "../rtl/bme280_reader.v" "" { Text "C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/rtl/bme280_reader.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715034247224 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715034247224 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/adria/documents/universitat/8e/dssd/labs-dssd/p4/rtl/bme280_i2c_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/adria/documents/universitat/8e/dssd/labs-dssd/p4/rtl/bme280_i2c_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 bme280_i2c_ctrl " "Found entity 1: bme280_i2c_ctrl" {  } { { "../rtl/bme280_i2c_ctrl.v" "" { Text "C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/rtl/bme280_i2c_ctrl.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715034247227 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715034247227 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/adria/documents/universitat/8e/dssd/labs-dssd/p4/rtl/bme280_defines.v 0 0 " "Found 0 design units, including 0 entities, in source file /users/adria/documents/universitat/8e/dssd/labs-dssd/p4/rtl/bme280_defines.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715034247229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/adria/documents/universitat/8e/dssd/labs-dssd/p4/rtl/bme280_compensation.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/adria/documents/universitat/8e/dssd/labs-dssd/p4/rtl/bme280_compensation.v" { { "Info" "ISGN_ENTITY_NAME" "1 bme280_compensation " "Found entity 1: bme280_compensation" {  } { { "../rtl/bme280_compensation.v" "" { Text "C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/rtl/bme280_compensation.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715034247231 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715034247231 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/adria/documents/universitat/8e/dssd/labs-dssd/p4/rtl/bin2bcd.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/adria/documents/universitat/8e/dssd/labs-dssd/p4/rtl/bin2bcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 bin2bcd " "Found entity 1: bin2bcd" {  } { { "../rtl/bin2bcd.v" "" { Text "C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/rtl/bin2bcd.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715034247232 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715034247232 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/adria/documents/universitat/8e/dssd/labs-dssd/p4/rtl/bcd2seg.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/adria/documents/universitat/8e/dssd/labs-dssd/p4/rtl/bcd2seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 bcd2seg " "Found entity 1: bcd2seg" {  } { { "../rtl/bcd2seg.v" "" { Text "C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/rtl/bcd2seg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715034247235 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715034247235 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/syn/output_files/top_meteo_de0cv.map.smsg " "Generated suppressed messages file C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/syn/output_files/top_meteo_de0cv.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715034247253 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 3 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4765 " "Peak virtual memory: 4765 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1715034247292 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue May 07 00:24:07 2024 " "Processing ended: Tue May 07 00:24:07 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1715034247292 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1715034247292 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1715034247292 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1715034247292 ""}
