// Seed: 2720866416
module module_0 (
    output tri0 id_0
    , id_2
);
  wire id_3;
  logic [7:0] id_4;
  uwire id_5;
  assign id_2 = id_5;
  logic [7:0] id_6;
  assign id_3 = id_4[1];
  assign id_4 = id_6;
  id_7(
      .id_0(~id_2), .id_1(id_4), .id_2("")
  );
  wire id_8;
endmodule
module module_1 #(
    parameter id_7 = 32'd39,
    parameter id_8 = 32'd11
) (
    input  wor   id_0
    , id_6,
    input  tri0  id_1,
    output uwire id_2,
    input  tri0  id_3,
    input  tri0  id_4
);
  defparam id_7.id_8 = 1; module_0(
      id_2
  );
endmodule
