Release 14.7 - par P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Mon Oct 10 20:27:49 2016

All signals are completely routed.

WARNING:ParHelpers:361 - There are 2 loadless signals in this design. This design will cause Bitgen to issue DRC
   warnings.

   AA_SPI0/simple_spi/rfifo/Mram_mem1_RAMD_D1_O
   AA_SPI0/simple_spi/wfifo/Mram_mem1_RAMD_D1_O


