 2
一、摘要 
本計畫區分二個主軸，一是探討 MOSFET
元件受應力後之電性變化情形，並從中萃取其
特性參數以評估 MOSFET 元件作為微應力計之
可行性；另一方面是在本實驗室早已擁有之壓
電阻應力計（Piezoresistive Sensor）研究基礎下
進行構裝結構可靠度測試，以為未來探討最佳
應力操作的構裝設計作準備。在 MOSFET 實驗
方面，藉著開發「溫控式校正系統」我們已成
功獲得 MOSFET 在應力及溫度效應下的變化情
形並萃取其特性參數；在構裝可靠度研究方
面，實驗過程係參考 JEDEC 各項標準程序為之
並已獲得初步成果，並將繼續執行至實驗結
束。本計畫之執行已對壓電阻式及 MOSFET 微
應力計未來應用在構裝應力及可靠度等問題作
一評估，並可將經驗及結果提給學界研究及業
界產品開發之參考。 
關鍵詞：可靠度、壓電阻應力計、應力、應變、
MOSFET 元件、電子構裝。 
 
Abstract 
There are two main topics in this project: 
The first issue focuses on the characteristic 
behaviors of the MOSFET devices due to 
mechanical stress, and extracts the related 
parameters to evaluate the possibility of MOSFET 
as a stress sensor. On the other hand, the second 
issue, as a pioneer study for the optimal packaging 
design in the future, focuses on the reliability tests 
with piezoresistive stress sensors. Based on the 
self-designed “Complete Calibration System”, 
temperature and stress parameters for MOSFET 
were successfully extracted in this work, and first 
results on packaging reliability tests were obtained. 
Furthermore, results and data on this research 
provide industries/researchers as the evaluation 
base on MOSFET micro stress sensors as well as 
useful references for packaging stress/reliability 
analysis.      
Keywords: Reliability, Piezoresistive Stress 
Sensor, Stress, Strain, MOSFET Device, 
Electronic Packaging. 
 
二、研究目的與文獻探討 
應變與應力導致 MOSFET 元件載子遷移
率（Mobility）改變的研究近年來正如火如荼地
進行[1-6]，從其中 Jaeger[7]及 Chen[8]等發表過
之相關實驗數據更顯示應力對 MOSFET 元件電
性會產生線性改變；另一方面由於積體電路製
程朝輕、薄、短、小化的技術發展趨勢以及材
料吸溼效應，使得構裝結構中不同材料間的相
互擠壓更為嚴重，造成更高的應力與應變，也
從而引導出構裝設計的可靠度問題，這部份如
Wong[9] 、 Ardebili [10] 、 Stellrecht[11] 、
Pecht[12]、Lau[13]等的實驗結果及 Lee[14]與
Tay[15]的模擬分析研究皆有探討。為延續元件
效能提昇的趨勢，以及避免因元件密度集中使
得構裝後晶片在運作時衍生出的熱及應力導致
晶片失效或在構裝材料間產生脫層、崩裂等現
象，本計畫係從探討 MOSFET 元件受溫度及應
力變化影響情形之研究著手，期從瞭解應力如
何影響電子與電洞漂移率的效果中以增進 MOS
元件整體操作性能並萃取其特性參數，並從中
評估 MOS 作為微應力計之可能性。另一方面，
本計畫則以現今塑膠構裝技術為主體進行構裝
內部吸濕應力及可靠度之量測，其期望從研究
中得出未來最佳化構裝設計的一個基礎。藉由
本計畫之執行，期望能對微機電及微電子產業
在元件效能提昇及構裝應力與可靠度等相關問
題之探討提出可行的建議。此外，我們也期望
能從歸納與分析執行本計畫的結果中提出一些
重要的數據、經驗或資料以供給學界研究及業
界產品開發之參考， 
 
三、研究方法與執行 
在積體電路製程中元件除會受到應力影
響外還會有高溫製程產生之溫度效應，為能探
討 MOSFET 元件受應力情形，試片的設計及實
驗裝置的開發非常重要。本部分實驗所使用測
試元件為 p-MOSFET 應力量測元件，其通道長
案透過 CIC 共製作了三批測試晶片。雖然每一
批測試晶片之佈局(Layout)不盡相同，但每批測
試晶片上都放有數個 MOSFET 元件與壓電阻應
力計。委製晶片完成後，則進行前述各項量測
及構裝可靠度測試。 
 4
欲觀察 MOSFET 元件受應力的電性變化
情形，必須先從未受應力影響的條件下量測元
件「汲極電流(ID)—汲極電壓(VD)」初始特性方
能做後續分析，亦即將爾後量得之受應力特性
曲線與此處之初始特性比較。圖五是對
p-MOSFET 元件縱軸施加伸張應力後的 ID-VD
變化情形，由圖中可發現應力確實對於 ID-VD特
性曲線造成影響。由於執行 p-MOSFET 元件量
測時必須操作在負偏壓的區域，本實驗直接設
定閘極電壓(VG)為-1.2V。另由於短通道效應
(Short-Channel Effect) 使 ID 在 飽 和 區 域
(Saturation Region)時仍會隨 VD 變化而持續增
加。 
-2.0 -1.5 -1.0 -0.5 0.0
-0.35
-0.30
-0.25
-0.20
-0.15
-0.10
-0.05
0.00
I D
 (m
A
)
VD (V)
 Stress = 0MPa
 Stress = 19.2MPa
 Stress = 38.4MPa
 
圖五 p-MOSFET 元件拉伸應力後變化情形 
MOSFET 元件在電路設計上必須操作在
飽和區才能提供最佳的運作條件，本實驗即為
選定位於飽和區域內在 VD 分別是-1.2V、-1.5V
與-2.0V 的條件下分析 ID受應力之變化情形。由
於觀察得到隨應力變化的 IDsat 相對變化量呈線
性，因而將量測結果經由線性擬合(Linear Fitting)
方式計算斜率(Slope)並以表一方式呈現。表一
數據顯示若 ID為 1 mA 時，當進入飽和區域時
對縱軸施加應力每增加 1MPa 會增加約 2.4×10-4 
mA 的電流變化量；對橫軸施加應力每增加
1MPa 則會減少約 3.0×10-4 mA 的電流變化量。 
 
表一 ID與應力之斜率關係(單位：ppm/MPa) 
斜率 縱軸 橫軸 
VD= -1.2V -230.68±29.85 316.30±23.30 
VD= -1.5V -264.44±61.19 291.14±37.12 
VD= -2.0V -232.08±37.70 -285.98±25.10 
在升溫量測結果方面，隨溫度增加 IDsat相
對變化量亦呈線性變化表現，如圖六所示。由
於溫度升高元件內載子散射機率變大故而導致
漂移率變小，繼而造成斜率為負的情形。表二
為元件經溫度效應量測後所得的斜率與室溫下
在元件橫軸施加伸張應力量測得到的斜率之比
較表。由表二可發現 p-MOSFET 元件在受溫度
效應影響後 IDsat 變化的斜率與室溫量測應力結
果之比率差約為 7 倍數值，也就是說元件在溫
度變化 1°C 時所受之影響相當於對其施以
7MPa 的應力影響，因此溫度效應的影響對
MOSFET 元件極為重要，不容忽視。 
30 40 50 60 70
-10
-8
-6
-4
-2
0
ΔI
D
sa
t/I
D
sa
t (
%
)
Temperature (oC)
VD=-1.2V
VD=-1.5V
VD=-2V
 slope=-2190ppm
 slope=-2250ppm
 slope=-1980ppm
 
圖六 溫度效應對 p-MOSFET 元件影響 
表二 溫度效應(單位：ppm/°C)與橫軸施加機械
應力效應(單位：ppm/MPa)比較 
斜率 溫度效應 橫軸施加應力
VD= -1.2V -2190 -317.90±25.33 
VD= -1.5V -2250 -291.69±38.12 
VD= -2.0V -1980 -285.84±28.41 
 
 
 
 6
面積的壓電阻應力計，此部分並已獲得 97 年度
計畫繼續執行；在最佳化構裝設計方面，因時
程管理上是一大挑戰，小批量構裝公司尋找不
易，且可靠度測試亦須長時間量測，因此未能
如計畫期程執行完畢。雖然本計畫確有些許成
果並已陸續整理成論文投刊研討會，但本計畫
時程掌握不佳，未來除應繼續完成實驗外，亦
應考慮朝多年型計畫繼續申請，以期許實驗的
完整性。 
另一方面，在本案執行過程中，透過本計
畫經費支援培養了二名碩士班研究生之論文研
究[17-18]，發表了國際研討會論文一篇[19]、國
內研討會論文一篇[20]，並提供主持人至國外發
表論文所需之差旅等費用，對提升我國學術水
準、培育高科技人才、國際學術交流，特別是
研究人員之自我提升上有顯著貢獻。 
 
六、誌謝 
感謝國家實驗研究院晶片系統設計中心
(CIC)提供本案可靠度實驗部分代製晶片，以及
勝開科技股份有限公司提供本案之晶片構裝製
作，使本計畫得以執行。 
 
七、參考文獻 
(1) Mohta, N. and Tompson, S. E., “Mobility 
Enhancement - The Next Vector to Extend Moore’ s 
Law,” IEEE Circuit and Device Magazine for 
September/October 2005, PP. 18-23, 2005. 
(2) Hu, C., “Device challenges and opportunities,” 
2004 Symp. VLSI Technology Technique Digest, pp. 
4-5, 2004. 
(3) Y. J. Lee, et. al., “Local strained channel 
nMOSFETs by different poly-si gate and SiN 
capping layer thickness: mobility, simulation, size 
dependence, and hot carrier stress,” 2006 SSDM 
Technique Digest, pp. 504-505, 2006. 
(4) Shin, K, Chui, C. O., and King, T. J., “Dual stress 
capping layer enhancement study for hybrid 
orientation FinFET CMOS technology,” 2005 IEDM 
Technique Digest, pp. 988-991, 2005. 
(5) Cea, S. M., et. al., “Front end stress modelling for 
advanced logic technologies,” 2004 IEDM 
Technique Digest, pp. 963-966, 2004. 
(6) Fantini, P, et. al., “A full self-consistent 
methodology for strain-induced effects 
characterization in silicon devices,” 2005 IEDM 
Technique Digest, pp. 992-995, Dec. 2005. 
(7) Jaeger, R. C., et. al., “CMOS Stress Sensors on (100) 
Silicon,” IEEE Journal of Solid-State Circuits, Vol. 
35, No. 1, pp. 85-95, Jan. 2000. 
(8) Chen, T. S., and Huang, Y. R., “Evaluation of MOS 
Devices as Mechanical Stress Sensors,” IEEE 
Transactions on Components and Packaging 
Technologies, Vol. 25, No. 3, pp. 511-517, Sep. 
2002. 
(9) Wong, E. H., et al. 2002, “The Mech. and Impact of 
Hygro. Swelling of Poly. Materials in Elec. Pack.,” J. 
of Elec. Pack. – ASME Tran. Vol. 124, No. 2, pp. 
122-126, 2002. 
(10) Ardebili, H., et al., “Hygro. Swelling and Sorption 
Cha. of Epoxy Molding Compounds Used in Elec. 
Pack.”, IEEE Tran. on Comp. and Pack. Tech., Vol. 
26, No. 1, pp. 206-214, 2003. 
(11) Stellrecht, E., et al. , “Mea. of the Hygro. Swell. 
Coef. in Mold Comp. Using Moire Int.”, Exp. Tech., 
Vol. 27, No. 4, pp. 40-44, 2003. 
(12) Pecht, M. G.. and Govind, A., “In-Situ Mea. of 
Surface Mount IC Pack. Deform. During Re. 
Soldering,” IEEE Tran. On Comp., Pack., and man. 
Tech., Vol. 20, No. 3, pp. 207-212, 1997. 
(13) Lau, J. H., et al., “Delam. Ana. of Plas. Pack. 
During Solder Reflow by Strain-Gauge Mea. and 
Tomo. Acou. Micro Imaging M.,” J. of Elec. Man., 
Vol. 8, No. 3&4, pp. 165-172, 1998.  
(14) Lee, K. Y. et al. a “Hygro. Frac. Ana. of Plastic IC 
Pack.. in Reflow Soldering Process,” J. of Elec. 
Pack. – ASME Tran.., Vol. 121, No. 2, pp. 
148-154,1999. 
(15) Tay, A. A. O. and Lin, T. Y., “The Impact of 
Moisture Diff. During Solder Reflow on Package 
Reliability,” 1999 Elec. Comp. and Tech. Conf., pp. 
830-836, 1999. 
(16) JESD22-A100C, “Cycled Temperature -Humidity- 
Bias Life Test,” 2007. 
(17) 湯鈞百，“MOSFET 微型應力感測元件參數萃取
與應力量測應用之研究”，國防大學中正理工學院
兵器系統工程研究所碩士論文，2008 年。 
(18) 劉志宏，“BGA 構裝吸濕效應之量測及其對可靠
度影響之探討”，國防大學中正理工學院兵器系統
工程研究所碩士論文，2008 年。 
(19) Yang, M. I., et al, “On the Study of MOSFET 
Micro-Sensors for Electronic Packaging”, 
Proceeding of the EMAP, Nov. 2007. 
(20) 劉志宏、鍾賢、楊明奕、羅本喆，“塑膠電子構
裝吸濕應力之量測”，第十六屆國防科技研討會，
第 4-165 至 4-170 頁，2007 年。 
 
 模適中(總人數約百人之譜)，議場中許
多專家學者在報告場地也非常熱烈的
進行討論並交換對於各領域相關問題
的觀點和意見。由於個人興趣及兼顧
議程表限制，我們參與的議程以
“Manufacturing＂及“Reliability＂為
主，但其他領域的報告亦有零星的聆
聽。 
我們的論文以口頭方式發表，並
於 11月 21日下午 15:50準時報告。本
次我們發表之論文內容著重在
MOSFET 元件應力感測計之研究，主
要是利用MOSFET受應力效應及溫度
效應變化情形，從中探討MOSFET研
發成應力感測計之可行性，並檢討以
MOSFET 取代因未來晶片縮小化影響
而無法繼續使用的傳統式壓電阻應力
計。簡報內容以彩色及醒目之圖表及
插畫展現，藉由簡易的章節與優良的
研究品質以表達本次論文研究的重
點。 
我們的報告在會中吸引不少學者
專家對本篇論文的興趣與討論，個人
及同行的學長亦把握機會向有興趣的
學者完整介紹本研究之動機、實驗設
計和研究成果。將研究成果在國際會
議上與”同行”的一流學者交流討論，永
遠是非常難得的經驗。  
 
 
(3) 與會心得 
由於本研討會為一針對電子材料
與構裝從製作到產品應用可靠度提昇
的整合性討論，各國從事相關研究人
士均會將其最新研究成果在此公開展
示，更有許多廠商來此尋找新的創意
與解決問題的方式。令人印象深刻的
是絕大部份與會者都能堅持到最後，
以及某些場次的論文主筆乃至主席都
相當年輕，顯見國際研究環境競爭之
激烈。此外，自由開放的討論場合及
中等的研討會規模，使得與會人員彼
此很容易熟悉，在認識同領域的朋友
後更容易激盪討論出新的想法。所以
不論是否在此公開其研究成果，出席
本研討會都大有收獲；同時在本研討
會中可獲得目前相關領域之最新發展
與預估其未來可能發展趨勢的相關資
訊。 
總之，本次研討會的收獲除為經
過與相同背景的學者專家充分討論並
獲得對本研究成果的正面評價外，本
 
 On the Study of MOSFET Micro-Sensors for Electronic Packaging 
 
M. I. Yang, Y. C. Chao*, K. F. Tseng**, H. Chung, C. P. Tang and B. J. Lwo*** 
 
Semiconductor Laboratory,  
Chung-Cheng Institute of Technology, National Defense University,  
Ta-Shi, Tao-Yuan, 335, Taiwan, R.O.C 
***E-mail：lwob@ccit.edu.tw 
*Assembly Test Technology & Service, 
Taiwan Semiconductor Manufacturing Company, 
Hsinchu, 300, Taiwan, R.O.C. 
**Department of Electronic Engineering, 
Chin-Min Institute of Technology, 
Tao-Fan, Miao-Li, 351, Taiwan, R.O.C. 
 
 
Abstract 
The purpose of this paper is to study the MOSFET stress 
sensor behaviors and to develop the related measurement 
methodology. With the newly developed technology, the 
piezoresistance coefficients of the MOSFET were extracted, 
and the strain and temperature effect induced MOSFET 
characteristics were obtained. The results of this study can be 
used to adjust the chip structure in a packaging so that the 
optimal packaging technology and material can be chosen, and 
accuracies of the numerical analysis can be verified through 
experimental data with the new technology studied in this 
paper. 
 
1. Introduction 
Both the literature and the theoretical analysis show that 
stress and/or strain lead mobility changes on a MOSFET 
(Metal Oxide Semiconductor Field Effective Transistor) 
device so that the device behaviors change at the same time 
[1-8]. Consequently, MOSFET has the potential to be a 
suitable chip stress sensor for microelectronic packaging 
because the measurements are nondestructive, in-situ, and real 
time. Furthermore, comparing with the traditional 
piezoresistive micro stress sensors which are about 10000 μm2 
in size, the extremely small MOSFET (about 5 μm2) brings 
much more flexibility on chip design and more possibilities on 
sensor applications. 
In this work, we first picked p-type MOSFETs as our 
testing devices because they are relatively sensitive to 
stress/strain than the n-type MOSFETs [9]. We secondly 
designed the MOSFET devices on the test chip surface and 
fabricated the chips through TSMC. The MOSFET 
characteristics under thermal and mechanical loadings were 
respectively measured through a special designed four-point 
bending (4PB) fixture with a heating unit. Thermo-mechanical 
property measurements were then performed to study the 
stress behaviors of the devices under elevated temperatures. 
After the experimental process, data analyses were executed to 
understand the uniformity as well as the applicability for the 
devices to extract chip stress inside the electronic packaging. 
Comparisons between the traditional piezoresistve sensors and 
the current MOSFET sensors are finally discussed in this 
paper. 
2. Experimental Procedures 
In this study, the p-type MOSFETs devices are fabricated 
through standard commercial process by TSMC (Taiwan 
Semiconductor Manufacturing Company). The channel length 
(L) of MOS devices is 0.15μm and the channel width (W) is 
1μm. The test wafers were first sliced into strip along the 
longitudinal (parallel to the channel length) and transverse 
(horizontal to the channel length) directions of an MOSFET, 
respectively, as shown in Figure 1 [1,7]. Next, highly 
consistent piezoresistance coefficients were exacted for 
sensors at different wafer site through the four-point-bending 
(4PB) [10] fixture with probing facilities. Figure 2 shows the 
ideal and actual 4PB fixtures, respectively. The heater is 
located at the center of the 4PB base to control the strip 
temperature so that the temperature effects on MOSFET 
characteristics can be measured conveniently. It is noted that 
an uniaxial tension or compression stress are applied on the 
top surface of the silicon strip between supports under the 4PB 
fixture according to 
ht
dLF
2
)(3 −=σ  (1) 
which is valid as long as the thickness is small compared to 
the distances d, L, and L-d, and sample is not permanently 
deformed. To verify that the silicon strips used in the 
measurement were subjected to a uniform uniaxial stress, 
several finite element simulations by ANSYS have been 
performed (not shown). In all cases, the axial stress on the 
surface of the sample remains constant. Furthermore, 
simulation results indicate that the transverse stresses are 
negligible in those strip regions where the axial stress is 
uniform [11]. 
 
Figure 1. The MOSFET directions. 
 
After setting the 4PB fixture, variations of the electrical 
parameters such as the saturation drain current (IDsat) with and 
Source Drain 
Gate 
Longitudinal 
Tr
an
sv
er
se
 
L 
W
 
 According to the equation above, we can obtained the strain 
induced resistance variation ΔRTotal/RTotal=ΔRCH/RCH and 
linearly fit the results before and after bending [13], 
respectively. Figure 5 shows stress versus the relative 
resistance changes  (ΔR/R) for transverse and longitudinal 
channels on different drain voltage (VD), and the statistical 
inferences are listed in Table 2. Compared with 1.5 to 2 % of 
variations for the piezoresistive sensors under 100MPa of 
stress loading [10], the 2 % of variations for the p-MOSFET 
sensors show similar sensitivities. 
-80 -40 0 40 80 120 160 200
-3
-2
-1
0
1
2
3
4
 
 
 slope 1=-2.63572E-4
 slope 2=-2.23177E-4
 slope 3=-2.05297E-4
ΔR
/R
 (%
)
Stress (MPa)
-100 -50 0 50 100
-6
-4
-2
0
2
4
6
 slope 1=3.4164E-4
 slope 2=3.27517E-4
 slope 3=2.88191E-4
 slope 4=3.07847E-4
 
ΔR
/R
 (%
)
Stress (MPa)
 
(a) VD = -1.2 V 
-80 -40 0 40 80 120 160 200
-6
-4
-2
0
2
4
6
 slope 1=-2.55904E-4
 slope 2=-2.07977E-4
 slope 3=-3.29457E-4
ΔR
/R
 (%
)
Stress (MPa)
-120 -80 -40 0 40 80 120
-4
-2
0
2
4
6  slope 1=3.22314E-4
 slope 2=3.14449E-4
 slope 3=2.40084E-4
 slope 4=2.87695E-4
ΔR
/R
 (%
)
Stress (MPa)
 
(b) VD = -1.5 V 
-80 -40 0 40 80 120 160 200
-4
-2
0
2
4
6
ΔR
/R
 (%
)
Stress (MPa)
 slope 1=-2.54372E-4
 slope 2=-1.88551E-4
 slope 3=-2.53335E-4
-100 -50 0 50 100
-4
-2
0
2
4
6  slope 1=3.15477E-4
 slope 2=2.95783E-4
 slope 3=2.57592E-4
 slope 4=2.75065E-4
 
ΔR
/R
 (%
)
Stress (MPa)
 
(c) VD = -2.0 V 
Figure 5. Relative resistance changes ΔR/R for transverse 
(left) and longitudinal (right) channels 
 
 
Table 2. The statistical analyses on Figure 5 results 
(unit: ppm/MPa) 
Slope Transverse Longitudinal 
VD= -1.2V -230.68±29.85 316.30±23.30 
VD= -1.5V -264.44±61.19 291.14±37.12 
VD= -2.0V -232.08±37.70 -285.98±25.10 
 
We next studied the thermal effect on the MOSFET 
devices by putting the devices in a constant temperature 
environment and measure the device behaviors. A 
thermal-couple detect was used to measure the temperature of 
the device under test. Figure 6 shows the temperature effect on 
p-MOSFETs, and it is found that mobility decrease due to 
temperature rise lead to lower saturation current. Table 3 
compares the slopes in Figure 6(b) due to temperature effect 
with data for longitudinal p-MOSFET at 30 ℃ shows Table 1, 
we observed that the slope of temperature variations are seven 
times larger than stress loading at 30 ℃. Therefore, the 
temperature effect is extremely important for p-MOSFET. 
-2.0 -1.5 -1.0 -0.5 0.0
-0.30
-0.25
-0.20
-0.15
-0.10
-0.05
0.00
 
 
I D
 (m
A
)
VD (V)
 Temp=30oC
 Temp=40oC
 Temp=50oC
 Temp=60oC
 Temp=70oC
 
(a) Current-voltage relationships for p-MOSFET at different 
temperature 
30 40 50 60 70
-10
-8
-6
-4
-2
0
ΔI
D
sa
t/I
D
sa
t (
%
)
Temperature (oC)
VD=-1.2V
VD=-1.5V
VD=-2V
 slope=-2190ppm
 slope=-2250ppm
 slope=-1980ppm
 
(b) Temperature effects on relative saturation current 
variations under different drain voltages 
Figure 6. The temperature effects on p-MOSFETs 
 
Table 3. The temperature effect compared wit the stress 
loading effect for longitudinal p-MOSFET 
(unit: ppm/  ℃ for left and ppm/MPa for right) 
Slope Temperature Effect Stress Loading Effect 
VD= -1.2V -2190 -317.90±25.33 
VD= -1.5V -2250 -291.69±38.12 
VD= -2.0V -1980 -285.84±28.41 
 
To find out the temperature effects under mechanical 
loading, we measured p-MOSFET device behaviors at 50  ℃
under stress. It was found from the measurements that the 
saturation drain current increased for tensile stress on 
longitudinal MOSFET direction as shown in Figure 7. 
 
