

================================================================
== Vivado HLS Report for 'poly_Rq_sum_zero_fro'
================================================================
* Date:           Tue Aug 25 18:33:31 2020

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        ntru21
* Solution:       dec
* Product family: artix7
* Target device:  xc7a200tfbg676-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     7.384|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  2872|  2872|  2872|  2872|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+------+------+----------+-----------+-----------+------+----------+
        |          |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+------+------+----------+-----------+-----------+------+----------+
        |- Loop 1  |  1230|  1230|         3|          -|          -|   410|    no    |
        |- Loop 2  |  1640|  1640|         2|          -|          -|   820|    no    |
        +----------+------+------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 1
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond_i)
	5  / (exitcond_i)
3 --> 
	4  / true
4 --> 
	2  / true
5 --> 
	6  / (!exitcond)
6 --> 
	5  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.35>
ST_1 : Operation 7 [1/1] (1.35ns)   --->   "br label %1" [packq.c:18->packq.c:33]   --->   Operation 7 'br' <Predicate = true> <Delay = 1.35>

State 2 <SV = 1> <Delay = 6.31>
ST_2 : Operation 8 [1/1] (0.00ns)   --->   "%i_i = phi i9 [ 0, %0 ], [ %i_10, %2 ]"   --->   Operation 8 'phi' 'i_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "%i_i_cast3 = zext i9 %i_i to i12" [packq.c:18->packq.c:33]   --->   Operation 9 'zext' 'i_i_cast3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10 [1/1] (1.34ns)   --->   "%exitcond_i = icmp eq i9 %i_i, -102" [packq.c:18->packq.c:33]   --->   Operation 10 'icmp' 'exitcond_i' <Predicate = true> <Delay = 1.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 410, i64 410, i64 410)"   --->   Operation 11 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (1.73ns)   --->   "%i_10 = add i9 %i_i, 1" [packq.c:18->packq.c:33]   --->   Operation 12 'add' 'i_10' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "br i1 %exitcond_i, label %poly_Sq_frombytes.exit, label %2" [packq.c:18->packq.c:33]   --->   Operation 13 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%p_shl_i = call i11 @_ssdm_op_BitConcatenate.i11.i9.i2(i9 %i_i, i2 0)" [packq.c:20->packq.c:33]   --->   Operation 14 'bitconcatenate' 'p_shl_i' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%p_shl_i_cast = zext i11 %p_shl_i to i12" [packq.c:20->packq.c:33]   --->   Operation 15 'zext' 'p_shl_i_cast' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (1.76ns)   --->   "%tmp_i = sub i12 %p_shl_i_cast, %i_i_cast3" [packq.c:20->packq.c:33]   --->   Operation 16 'sub' 'tmp_i' <Predicate = (!exitcond_i)> <Delay = 1.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%tmp_i_cast = sext i12 %tmp_i to i32" [packq.c:20->packq.c:33]   --->   Operation 17 'sext' 'tmp_i_cast' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%tmp_i_34 = zext i32 %tmp_i_cast to i64" [packq.c:20->packq.c:33]   --->   Operation 18 'zext' 'tmp_i_34' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%a_addr = getelementptr [1230 x i8]* %a, i64 0, i64 %tmp_i_34" [packq.c:20->packq.c:33]   --->   Operation 19 'getelementptr' 'a_addr' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_2 : Operation 20 [2/2] (2.77ns)   --->   "%a_load = load i8* %a_addr, align 1" [packq.c:20->packq.c:33]   --->   Operation 20 'load' 'a_load' <Predicate = (!exitcond_i)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 821> <RAM>
ST_2 : Operation 21 [1/1] (1.77ns)   --->   "%tmp_6_i = add i12 1, %tmp_i" [packq.c:20->packq.c:33]   --->   Operation 21 'add' 'tmp_6_i' <Predicate = (!exitcond_i)> <Delay = 1.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%tmp_6_i_cast = sext i12 %tmp_6_i to i32" [packq.c:20->packq.c:33]   --->   Operation 22 'sext' 'tmp_6_i_cast' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%tmp_7_i = zext i32 %tmp_6_i_cast to i64" [packq.c:20->packq.c:33]   --->   Operation 23 'zext' 'tmp_7_i' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%a_addr_1 = getelementptr [1230 x i8]* %a, i64 0, i64 %tmp_7_i" [packq.c:20->packq.c:33]   --->   Operation 24 'getelementptr' 'a_addr_1' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_2 : Operation 25 [2/2] (2.77ns)   --->   "%a_load_1 = load i8* %a_addr_1, align 1" [packq.c:20->packq.c:33]   --->   Operation 25 'load' 'a_load_1' <Predicate = (!exitcond_i)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 821> <RAM>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%r_coeffs_addr = getelementptr [821 x i16]* %r_coeffs, i64 0, i64 820" [packq.c:36]   --->   Operation 26 'getelementptr' 'r_coeffs_addr' <Predicate = (exitcond_i)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (2.77ns)   --->   "store i16 0, i16* %r_coeffs_addr, align 2" [packq.c:36]   --->   Operation 27 'store' <Predicate = (exitcond_i)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 821> <RAM>
ST_2 : Operation 28 [1/1] (1.35ns)   --->   "br label %3" [packq.c:37]   --->   Operation 28 'br' <Predicate = (exitcond_i)> <Delay = 1.35>

State 3 <SV = 2> <Delay = 5.54>
ST_3 : Operation 29 [1/2] (2.77ns)   --->   "%a_load = load i8* %a_addr, align 1" [packq.c:20->packq.c:33]   --->   Operation 29 'load' 'a_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 821> <RAM>
ST_3 : Operation 30 [1/2] (2.77ns)   --->   "%a_load_1 = load i8* %a_addr_1, align 1" [packq.c:20->packq.c:33]   --->   Operation 30 'load' 'a_load_1' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 821> <RAM>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%tmp_75 = trunc i8 %a_load_1 to i4" [packq.c:20->packq.c:33]   --->   Operation 31 'trunc' 'tmp_75' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%tmp_4_i = call i12 @_ssdm_op_BitConcatenate.i12.i4.i8(i4 %tmp_75, i8 %a_load)" [packq.c:20->packq.c:33]   --->   Operation 32 'bitconcatenate' 'tmp_4_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_11_i = zext i12 %tmp_4_i to i16" [packq.c:20->packq.c:33]   --->   Operation 33 'zext' 'tmp_11_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%tmp_12_i = call i10 @_ssdm_op_BitConcatenate.i10.i9.i1(i9 %i_i, i1 false)" [packq.c:20->packq.c:33]   --->   Operation 34 'bitconcatenate' 'tmp_12_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%tmp_13_i = zext i10 %tmp_12_i to i64" [packq.c:20->packq.c:33]   --->   Operation 35 'zext' 'tmp_13_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%r_coeffs_addr_10 = getelementptr [821 x i16]* %r_coeffs, i64 0, i64 %tmp_13_i" [packq.c:20->packq.c:33]   --->   Operation 36 'getelementptr' 'r_coeffs_addr_10' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (2.77ns)   --->   "store i16 %tmp_11_i, i16* %r_coeffs_addr_10, align 2" [packq.c:20->packq.c:33]   --->   Operation 37 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 821> <RAM>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%tmp_15_i = call i4 @_ssdm_op_PartSelect.i4.i8.i32.i32(i8 %a_load_1, i32 4, i32 7)" [packq.c:21->packq.c:33]   --->   Operation 38 'partselect' 'tmp_15_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (1.77ns)   --->   "%tmp_16_i = add i12 2, %tmp_i" [packq.c:21->packq.c:33]   --->   Operation 39 'add' 'tmp_16_i' <Predicate = true> <Delay = 1.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%tmp_16_i_cast = sext i12 %tmp_16_i to i32" [packq.c:21->packq.c:33]   --->   Operation 40 'sext' 'tmp_16_i_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%tmp_17_i = zext i32 %tmp_16_i_cast to i64" [packq.c:21->packq.c:33]   --->   Operation 41 'zext' 'tmp_17_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%a_addr_2 = getelementptr [1230 x i8]* %a, i64 0, i64 %tmp_17_i" [packq.c:21->packq.c:33]   --->   Operation 42 'getelementptr' 'a_addr_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [2/2] (2.77ns)   --->   "%a_load_2 = load i8* %a_addr_2, align 1" [packq.c:21->packq.c:33]   --->   Operation 43 'load' 'a_load_2' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 821> <RAM>

State 4 <SV = 3> <Delay = 5.54>
ST_4 : Operation 44 [1/2] (2.77ns)   --->   "%a_load_2 = load i8* %a_addr_2, align 1" [packq.c:21->packq.c:33]   --->   Operation 44 'load' 'a_load_2' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 821> <RAM>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%tmp_20_i = call i12 @_ssdm_op_BitConcatenate.i12.i8.i4(i8 %a_load_2, i4 %tmp_15_i)" [packq.c:21->packq.c:33]   --->   Operation 45 'bitconcatenate' 'tmp_20_i' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%tmp_20_i_cast = zext i12 %tmp_20_i to i16" [packq.c:21->packq.c:33]   --->   Operation 46 'zext' 'tmp_20_i_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%tmp_21_i = or i10 %tmp_12_i, 1" [packq.c:21->packq.c:33]   --->   Operation 47 'or' 'tmp_21_i' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%tmp_22_i = zext i10 %tmp_21_i to i64" [packq.c:21->packq.c:33]   --->   Operation 48 'zext' 'tmp_22_i' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%r_coeffs_addr_11 = getelementptr [821 x i16]* %r_coeffs, i64 0, i64 %tmp_22_i" [packq.c:21->packq.c:33]   --->   Operation 49 'getelementptr' 'r_coeffs_addr_11' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (2.77ns)   --->   "store i16 %tmp_20_i_cast, i16* %r_coeffs_addr_11, align 2" [packq.c:21->packq.c:33]   --->   Operation 50 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 821> <RAM>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "br label %1" [packq.c:18->packq.c:33]   --->   Operation 51 'br' <Predicate = true> <Delay = 0.00>

State 5 <SV = 2> <Delay = 4.55>
ST_5 : Operation 52 [1/1] (0.00ns)   --->   "%tmp = phi i12 [ 0, %poly_Sq_frombytes.exit ], [ %phitmp, %4 ]" [packq.c:41]   --->   Operation 52 'phi' 'tmp' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 53 [1/1] (0.00ns)   --->   "%i = phi i10 [ 0, %poly_Sq_frombytes.exit ], [ %i_11, %4 ]"   --->   Operation 53 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 54 [1/1] (1.43ns)   --->   "%exitcond = icmp eq i10 %i, -204" [packq.c:37]   --->   Operation 54 'icmp' 'exitcond' <Predicate = true> <Delay = 1.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 55 [1/1] (0.00ns)   --->   "%empty_35 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 820, i64 820, i64 820)"   --->   Operation 55 'speclooptripcount' 'empty_35' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 56 [1/1] (1.74ns)   --->   "%i_11 = add i10 %i, 1" [packq.c:37]   --->   Operation 56 'add' 'i_11' <Predicate = true> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 57 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %5, label %4" [packq.c:37]   --->   Operation 57 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 58 [1/1] (0.00ns)   --->   "%tmp_s = zext i10 %i to i64" [packq.c:39]   --->   Operation 58 'zext' 'tmp_s' <Predicate = (!exitcond)> <Delay = 0.00>
ST_5 : Operation 59 [1/1] (0.00ns)   --->   "%r_coeffs_addr_12 = getelementptr [821 x i16]* %r_coeffs, i64 0, i64 %tmp_s" [packq.c:39]   --->   Operation 59 'getelementptr' 'r_coeffs_addr_12' <Predicate = (!exitcond)> <Delay = 0.00>
ST_5 : Operation 60 [2/2] (2.77ns)   --->   "%r_coeffs_load = load i16* %r_coeffs_addr_12, align 2" [packq.c:39]   --->   Operation 60 'load' 'r_coeffs_load' <Predicate = (!exitcond)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 821> <RAM>
ST_5 : Operation 61 [2/2] (2.77ns)   --->   "%r_coeffs_load_5 = load i16* %r_coeffs_addr, align 2" [packq.c:39]   --->   Operation 61 'load' 'r_coeffs_load_5' <Predicate = (!exitcond)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 821> <RAM>
ST_5 : Operation 62 [1/1] (1.77ns)   --->   "%tmp_cast = sub i12 0, %tmp" [packq.c:41]   --->   Operation 62 'sub' 'tmp_cast' <Predicate = (exitcond)> <Delay = 1.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 63 [1/1] (0.00ns)   --->   "%tmp_63_cast = zext i12 %tmp_cast to i16" [packq.c:41]   --->   Operation 63 'zext' 'tmp_63_cast' <Predicate = (exitcond)> <Delay = 0.00>
ST_5 : Operation 64 [1/1] (2.77ns)   --->   "store i16 %tmp_63_cast, i16* %r_coeffs_addr, align 2" [packq.c:41]   --->   Operation 64 'store' <Predicate = (exitcond)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 821> <RAM>
ST_5 : Operation 65 [1/1] (0.00ns)   --->   "ret void" [packq.c:42]   --->   Operation 65 'ret' <Predicate = (exitcond)> <Delay = 0.00>

State 6 <SV = 3> <Delay = 7.38>
ST_6 : Operation 66 [1/2] (2.77ns)   --->   "%r_coeffs_load = load i16* %r_coeffs_addr_12, align 2" [packq.c:39]   --->   Operation 66 'load' 'r_coeffs_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 821> <RAM>
ST_6 : Operation 67 [1/2] (2.77ns)   --->   "%r_coeffs_load_5 = load i16* %r_coeffs_addr, align 2" [packq.c:39]   --->   Operation 67 'load' 'r_coeffs_load_5' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 821> <RAM>
ST_6 : Operation 68 [1/1] (0.00ns)   --->   "%tmp_76 = trunc i16 %r_coeffs_load_5 to i12" [packq.c:39]   --->   Operation 68 'trunc' 'tmp_76' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 69 [1/1] (0.00ns)   --->   "%tmp_77 = trunc i16 %r_coeffs_load to i12" [packq.c:39]   --->   Operation 69 'trunc' 'tmp_77' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 70 [1/1] (1.84ns)   --->   "%tmp_60 = add i16 %r_coeffs_load_5, %r_coeffs_load" [packq.c:39]   --->   Operation 70 'add' 'tmp_60' <Predicate = true> <Delay = 1.84> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 71 [1/1] (2.77ns)   --->   "store i16 %tmp_60, i16* %r_coeffs_addr, align 2" [packq.c:39]   --->   Operation 71 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 821> <RAM>
ST_6 : Operation 72 [1/1] (1.77ns)   --->   "%phitmp = add i12 %tmp_77, %tmp_76" [packq.c:37]   --->   Operation 72 'add' 'phitmp' <Predicate = true> <Delay = 1.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 73 [1/1] (0.00ns)   --->   "br label %3" [packq.c:37]   --->   Operation 73 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.35ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', packq.c:18->packq.c:33) [5]  (1.35 ns)

 <State 2>: 6.32ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', packq.c:18->packq.c:33) [5]  (0 ns)
	'sub' operation ('tmp_i', packq.c:20->packq.c:33) [14]  (1.76 ns)
	'add' operation ('tmp_6_i', packq.c:20->packq.c:33) [19]  (1.78 ns)
	'getelementptr' operation ('a_addr_1', packq.c:20->packq.c:33) [22]  (0 ns)
	'load' operation ('a_load_1', packq.c:20->packq.c:33) on array 'a' [23]  (2.77 ns)

 <State 3>: 5.54ns
The critical path consists of the following:
	'load' operation ('a_load', packq.c:20->packq.c:33) on array 'a' [18]  (2.77 ns)
	'store' operation (packq.c:20->packq.c:33) of variable 'tmp_11_i', packq.c:20->packq.c:33 on array 'r_coeffs' [30]  (2.77 ns)

 <State 4>: 5.54ns
The critical path consists of the following:
	'load' operation ('a_load_2', packq.c:21->packq.c:33) on array 'a' [36]  (2.77 ns)
	'store' operation (packq.c:21->packq.c:33) of variable 'tmp_20_i_cast', packq.c:21->packq.c:33 on array 'r_coeffs' [42]  (2.77 ns)

 <State 5>: 4.55ns
The critical path consists of the following:
	'phi' operation ('tmp', packq.c:41) with incoming values : ('phitmp', packq.c:37) [49]  (0 ns)
	'sub' operation ('tmp_cast', packq.c:41) [67]  (1.78 ns)
	'store' operation (packq.c:41) of variable 'tmp_63_cast', packq.c:41 on array 'r_coeffs' [69]  (2.77 ns)

 <State 6>: 7.38ns
The critical path consists of the following:
	'load' operation ('r_coeffs_load', packq.c:39) on array 'r_coeffs' [58]  (2.77 ns)
	'add' operation ('tmp_60', packq.c:39) [62]  (1.84 ns)
	'store' operation (packq.c:39) of variable 'tmp_60', packq.c:39 on array 'r_coeffs' [63]  (2.77 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
