# Verification Plan

## Revision History

| Revision |       Date        |    Author    |  Comments   |
| -------- | :---------------: | :----------: | :---------: |
| 0.1      | Sept 27, 2025  | Paul Capgras | First draft |

## Reference Documents

| Doc ID |  From   | Title | Version and date |
| ------ | :-----: | :---: | :--------------: |
| [AD1]  |         |       |                  |

## Table of Content

1. [Introduction](#1-introduction)
    1. [Purpose](#11-purpose)
    2. [Audience](#12-audience)
    3. [Definitions](#13-definitions)
2. [Verification Strategy](#2-verification-strategy)
    1. [Considerations](#21-considerations)
    2. [Architecture](#22-architecture)
    3. [Parameters](#23-parameters)
3. [Verification Requirements (VR)](#3-verification-requirements-vr)
4. [Test scenarios](#4-test-scenarios)
5. [Verification results & reports](#5-verification-results--reports)

## 1. Introduction

### 1.1 Purpose

### 1.2 Audience

### 1.3 Definitions

- VR : Verification Requirements
- DR : Design Requirements
- SV : SystemVerilog
- SVA : SystemVerilog Assertions

## 2. Verification Strategy

## 2.1 Considerations

## 2.2 Architecture

## 2.3 Parameters

| Main Functionality  | Coverage Item | Range | Description
|---------------------|---------------|-------|------------|
| HW Parameter | size | 4-16| bus size |

## 3 Verification Requirements (VR)

| VR | Requirements | Test case name | Comments |
|----|--------------|----------------|---------|
| VR_1.1 | | | |

## 4. Test scenarios

### 4.1 sc_name

| Main steps | VR attached |
|------------|-------------|

## 5. Verification results & reports
