// Seed: 259912368
module module_0;
  logic [1 : 1 'b0] id_1;
  assign module_1.id_4 = 0.0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  output reg id_2;
  output wire id_1;
  always_latch id_2 = #1 -1;
  always_latch @(posedge id_3 or id_3) begin : LABEL_0
    id_2 <= 1;
  end
  module_0 modCall_1 ();
  real id_4;
  ;
endmodule
module module_2 (
    output wand id_0,
    input tri1 id_1,
    input wand id_2,
    output supply1 id_3,
    input tri1 id_4,
    output tri1 id_5
);
  assign id_0 = -1;
  module_0 modCall_1 ();
  wire id_7 = id_0++;
endmodule
