// Seed: 2813135495
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  assign id_3 = -1 ? id_3 : -1 ? id_3 : (1 + -1);
  assign module_1.id_12 = 0;
endmodule
module module_1 #(
    parameter id_12 = 32'd11,
    parameter id_13 = 32'd27,
    parameter id_15 = 32'd50,
    parameter id_4  = 32'd36,
    parameter id_5  = 32'd60
) (
    id_1,
    id_2,
    id_3,
    _id_4,
    _id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    _id_12,
    _id_13,
    id_14
);
  output wire id_14;
  output wire _id_13;
  output wire _id_12;
  output wire id_11;
  output wire id_10;
  output wire id_9;
  output wire id_8;
  input wire id_7;
  input wire id_6;
  input wire _id_5;
  input wire _id_4;
  output wire id_3;
  input wire id_2;
  inout wire id_1;
  logic _id_15[!  id_13 : id_12];
  module_0 modCall_1 (
      id_11,
      id_6,
      id_1,
      id_9
  );
  wire [id_4  &  id_15  ==?  id_5 : id_4] id_16;
endmodule
