{
   "ActiveEmotionalView":"Default View",
   "Default View_ScaleFactor":"0.819479",
   "Default View_TopLeft":"-140,178",
   "ExpandedHierarchyInLayout":"",
   "guistr":"# # String gsaved with Nlview 7.5.8 2022-09-21 7111 VDI=41 GEI=38 GUI=JA:10.0
#  -string -flagsOSRD
preplace port port-id_sysClk50 -pg 1 -lvl 0 -x 0 -y 220 -defaultsOSRD
preplace port port-id_uartTxd -pg 1 -lvl 4 -x 1000 -y 440 -defaultsOSRD
preplace port port-id_uartRxd -pg 1 -lvl 0 -x 0 -y 470 -defaultsOSRD
preplace port port-id_button0 -pg 1 -lvl 0 -x 0 -y 240 -defaultsOSRD
preplace port port-id_button1 -pg 1 -lvl 0 -x 0 -y 490 -defaultsOSRD
preplace port port-id_led0 -pg 1 -lvl 4 -x 1000 -y 160 -defaultsOSRD
preplace port port-id_hdmiClkP -pg 1 -lvl 4 -x 1000 -y 280 -defaultsOSRD
preplace port port-id_hdmiClkN -pg 1 -lvl 4 -x 1000 -y 300 -defaultsOSRD
preplace port port-id_sdMciCmd -pg 1 -lvl 4 -x 1000 -y 480 -defaultsOSRD
preplace port port-id_sdMciClk -pg 1 -lvl 4 -x 1000 -y 500 -defaultsOSRD
preplace port port-id_ddr3_cas_n -pg 1 -lvl 4 -x 1000 -y 730 -defaultsOSRD
preplace port port-id_ddr3_ras_n -pg 1 -lvl 4 -x 1000 -y 810 -defaultsOSRD
preplace port port-id_ddr3_reset_n -pg 1 -lvl 4 -x 1000 -y 830 -defaultsOSRD
preplace port port-id_ddr3_we_n -pg 1 -lvl 4 -x 1000 -y 850 -defaultsOSRD
preplace portBus led1 -pg 1 -lvl 4 -x 1000 -y 550 -defaultsOSRD
preplace portBus hdmiDP -pg 1 -lvl 4 -x 1000 -y 320 -defaultsOSRD
preplace portBus hdmiDN -pg 1 -lvl 4 -x 1000 -y 340 -defaultsOSRD
preplace portBus sdMciDat -pg 1 -lvl 4 -x 1000 -y 460 -defaultsOSRD
preplace portBus ddr3_addr -pg 1 -lvl 4 -x 1000 -y 690 -defaultsOSRD
preplace portBus ddr3_ba -pg 1 -lvl 4 -x 1000 -y 710 -defaultsOSRD
preplace portBus ddr3_ck_n -pg 1 -lvl 4 -x 1000 -y 750 -defaultsOSRD
preplace portBus ddr3_ck_p -pg 1 -lvl 4 -x 1000 -y 770 -defaultsOSRD
preplace portBus ddr3_cke -pg 1 -lvl 4 -x 1000 -y 790 -defaultsOSRD
preplace portBus ddr3_dq -pg 1 -lvl 4 -x 1000 -y 870 -defaultsOSRD
preplace portBus ddr3_dqs_n -pg 1 -lvl 4 -x 1000 -y 890 -defaultsOSRD
preplace portBus ddr3_dqs_p -pg 1 -lvl 4 -x 1000 -y 910 -defaultsOSRD
preplace portBus ddr3_dm -pg 1 -lvl 4 -x 1000 -y 930 -defaultsOSRD
preplace portBus ddr3_odt -pg 1 -lvl 4 -x 1000 -y 950 -defaultsOSRD
preplace inst clk_wiz_0 -pg 1 -lvl 1 -x 140 -y 210 -defaultsOSRD
preplace inst hdmiOut_0 -pg 1 -lvl 3 -x 820 -y 310 -defaultsOSRD
preplace inst clk_wiz_1 -pg 1 -lvl 1 -x 140 -y 590 -defaultsOSRD
preplace inst xlslice_0 -pg 1 -lvl 3 -x 820 -y 550 -defaultsOSRD
preplace inst xlconstant_0 -pg 1 -lvl 2 -x 440 -y 850 -defaultsOSRD
preplace inst system_ila_0 -pg 1 -lvl 3 -x 820 -y 80 -defaultsOSRD
preplace inst tangerineMIGWrapper_0 -pg 1 -lvl 3 -x 820 -y 870 -defaultsOSRD
preplace inst clk_wiz_2 -pg 1 -lvl 1 -x 140 -y 370 -defaultsOSRD
preplace inst tangerineSOC_0 -pg 1 -lvl 2 -x 440 -y 410 -defaultsOSRD
preplace netloc Net 1 2 2 NJ 460 NJ
preplace netloc Net1 1 2 1 610 850n
preplace netloc Net2 1 3 1 NJ 870
preplace netloc Net3 1 3 1 NJ 890
preplace netloc Net4 1 3 1 NJ 910
preplace netloc button0_1 1 0 1 30 200n
preplace netloc button1_1 1 0 2 NJ 490 NJ
preplace netloc clk_wiz_0_clk25 1 1 2 250 240 N
preplace netloc clk_wiz_0_clk320 1 1 2 270J 210 660
preplace netloc clk_wiz_0_clk320ps 1 1 2 NJ 220 600
preplace netloc clk_wiz_0_locked 1 1 3 240J 230 610 160 NJ
preplace netloc clk_wiz_1_clk200 1 1 2 NJ 610 600
preplace netloc clk_wiz_1_locked 1 1 2 260 190 630
preplace netloc hdmiOut_0_hdmiClkN 1 3 1 NJ 300
preplace netloc hdmiOut_0_hdmiClkP 1 3 1 NJ 280
preplace netloc hdmiOut_0_hdmiDN 1 3 1 NJ 340
preplace netloc hdmiOut_0_hdmiDP 1 3 1 NJ 320
preplace netloc sysClk50_1 1 0 1 20 220n
preplace netloc tangerineMIGWrapper_0_ddr3_addr 1 3 1 NJ 690
preplace netloc tangerineMIGWrapper_0_ddr3_ba 1 3 1 NJ 710
preplace netloc tangerineMIGWrapper_0_ddr3_cas_n 1 3 1 NJ 730
preplace netloc tangerineMIGWrapper_0_ddr3_ck_n 1 3 1 NJ 750
preplace netloc tangerineMIGWrapper_0_ddr3_ck_p 1 3 1 NJ 770
preplace netloc tangerineMIGWrapper_0_ddr3_cke 1 3 1 NJ 790
preplace netloc tangerineMIGWrapper_0_ddr3_dm 1 3 1 NJ 930
preplace netloc tangerineMIGWrapper_0_ddr3_odt 1 3 1 NJ 950
preplace netloc tangerineMIGWrapper_0_ddr3_ras_n 1 3 1 NJ 810
preplace netloc tangerineMIGWrapper_0_ddr3_reset_n 1 3 1 NJ 830
preplace netloc tangerineMIGWrapper_0_ddr3_we_n 1 3 1 NJ 850
preplace netloc tangerineMIGWrapper_0_ui_clk 1 0 4 40 460 280 200 650 610 970
preplace netloc tangerineSOC_0_leds 1 2 1 600J 520n
preplace netloc tangerineSOC_0_sdMciClk 1 2 2 670J 490 970J
preplace netloc tangerineSOC_0_sdMciCmd 1 2 2 NJ 480 NJ
preplace netloc tangerineSOC_0_uartTX 1 2 2 600J 470 970J
preplace netloc tangerineSOC_0_vgaBlue 1 2 1 620 340n
preplace netloc tangerineSOC_0_vgaDE 1 2 1 670 400n
preplace netloc tangerineSOC_0_vgaGreen 1 2 1 610 320n
preplace netloc tangerineSOC_0_vgaHS 1 2 1 640 360n
preplace netloc tangerineSOC_0_vgaRed 1 2 1 600 300n
preplace netloc tangerineSOC_0_vgaVS 1 2 1 660 380n
preplace netloc uartRxd_1 1 0 2 NJ 470 NJ
preplace netloc xlslice_0_Dout 1 3 1 NJ 550
preplace netloc clk_wiz_2_clk162_5 1 1 1 290 350n
preplace netloc clk_wiz_2_clk81_25 1 1 1 240 380n
preplace netloc clk_wiz_2_clk162_5ps 1 1 1 290 370n
preplace netloc tangerineSOC_0_m00_axi 1 2 1 590 60n
levelinfo -pg 1 0 140 440 820 1000
pagesize -pg 1 -db -bbox -sgen -110 0 1160 1130
"
}
{
   "da_axi4_cnt":"2",
   "da_board_cnt":"1"
}
