![Cover Page](https://github.com/kin14270476/Computer-System-Architecture/blob/master/Assignment%201/cover%20page.png)
# 1.0 Introduction

# 2.0 Poster
## 2.1 how the poster was made
## 2.2 screenshot
![Poster](https://github.com/kin14270476/Computer-System-Architecture/blob/master/Assignment%201/Computer%20Components%20King%20P1.jpg)
## 2.3 notes
# 3.0 traffic lights
## 3.1 tutorial
![screenshot 1](https://github.com/kin14270476/Computer-System-Architecture/blob/master/Assignment%201/screenshots/screen%20shot1.png)
![screenshot 2](https://github.com/kin14270476/Computer-System-Architecture/blob/master/Assignment%201/screenshots/screen%20shot2.png)
![screenshot 3](https://github.com/kin14270476/Computer-System-Architecture/blob/master/Assignment%201/screenshots/screen%20shot3.png)
![screenshot 4](https://github.com/kin14270476/Computer-System-Architecture/blob/master/Assignment%201/screenshots/screen%20shot4.png)
![screenshot 5](https://github.com/kin14270476/Computer-System-Architecture/blob/master/Assignment%201/screenshots/screen%20shot5.png)
![screenshot 6](https://github.com/kin14270476/Computer-System-Architecture/blob/master/Assignment%201/screenshots/screen%20shot6.png)
![screenshot 7](https://github.com/kin14270476/Computer-System-Architecture/blob/master/Assignment%201/screenshots/screen%20shot7.png)
![screenshot 8](https://github.com/kin14270476/Computer-System-Architecture/blob/master/Assignment%201/screenshots/screen%20shot8.png)
![screenshot 9](https://github.com/kin14270476/Computer-System-Architecture/blob/master/Assignment%201/screenshots/screen%20shot9.png)
![screenshot 10](https://github.com/kin14270476/Computer-System-Architecture/blob/master/Assignment%201/screenshots/screen%20shot10.png)
![screenshot 11](https://github.com/kin14270476/Computer-System-Architecture/blob/master/Assignment%201/screenshots/screen%20shot11.png)
![screenshot 12](https://github.com/kin14270476/Computer-System-Architecture/blob/master/Assignment%201/screenshots/screen%20shot12.png)
# 4.0 Evaluation of CPU operation
## 4.1 Evaluation of CPU preformonce within the 8 bit archucture of the simmulator
## 4.2 
## 4.3 ALU operation and interupts
## 5.0 conclusion
the aructure of simulator
# 6.0 bigioledgy 
# 7.0 apendix
# 8.0
