// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
// Version: 2021.1
// Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module two_mm_stream_ikj_jki_mm2_stage_0_1 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        v15_address0,
        v15_ce0,
        v15_q0,
        v16_address0,
        v16_ce0,
        v16_we0,
        v16_d0,
        v631_dout,
        v631_empty_n,
        v631_read
);

parameter    ap_ST_fsm_state1 = 11'd1;
parameter    ap_ST_fsm_state2 = 11'd2;
parameter    ap_ST_fsm_state3 = 11'd4;
parameter    ap_ST_fsm_state4 = 11'd8;
parameter    ap_ST_fsm_state5 = 11'd16;
parameter    ap_ST_fsm_state6 = 11'd32;
parameter    ap_ST_fsm_state7 = 11'd64;
parameter    ap_ST_fsm_state8 = 11'd128;
parameter    ap_ST_fsm_state9 = 11'd256;
parameter    ap_ST_fsm_state10 = 11'd512;
parameter    ap_ST_fsm_state11 = 11'd1024;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
output  [11:0] v15_address0;
output   v15_ce0;
input  [31:0] v15_q0;
output  [11:0] v16_address0;
output   v16_ce0;
output   v16_we0;
output  [31:0] v16_d0;
input  [31:0] v631_dout;
input   v631_empty_n;
output   v631_read;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg v631_read;

reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [10:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire   [5:0] trunc_ln65_fu_126_p1;
reg   [5:0] trunc_ln65_reg_182;
wire    ap_CS_fsm_state2;
wire   [0:0] icmp_ln56_fu_114_p2;
wire   [11:0] tmp_3_cast_fu_140_p3;
reg   [11:0] tmp_3_cast_reg_194;
wire    ap_CS_fsm_state4;
wire   [5:0] trunc_ln69_fu_163_p1;
reg   [5:0] trunc_ln69_reg_202;
wire    ap_CS_fsm_state6;
wire   [0:0] icmp_ln68_fu_151_p2;
reg   [11:0] T_buffer_address0;
reg    T_buffer_ce0;
reg    T_buffer_we0;
wire   [31:0] T_buffer_q0;
reg   [5:0] v20_address0;
reg    v20_ce0;
reg    v20_we0;
wire   [31:0] v20_q0;
reg   [5:0] d_col_address0;
reg    d_col_ce0;
reg    d_col_we0;
reg   [31:0] d_col_d0;
wire   [31:0] d_col_q0;
reg    d_col_ce1;
wire   [31:0] d_col_q1;
wire    grp_mm2_stage_0_1_Pipeline_VITIS_LOOP_58_1_fu_70_ap_start;
wire    grp_mm2_stage_0_1_Pipeline_VITIS_LOOP_58_1_fu_70_ap_done;
wire    grp_mm2_stage_0_1_Pipeline_VITIS_LOOP_58_1_fu_70_ap_idle;
wire    grp_mm2_stage_0_1_Pipeline_VITIS_LOOP_58_1_fu_70_ap_ready;
wire    grp_mm2_stage_0_1_Pipeline_VITIS_LOOP_58_1_fu_70_v631_read;
wire   [5:0] grp_mm2_stage_0_1_Pipeline_VITIS_LOOP_58_1_fu_70_v20_address0;
wire    grp_mm2_stage_0_1_Pipeline_VITIS_LOOP_58_1_fu_70_v20_ce0;
wire    grp_mm2_stage_0_1_Pipeline_VITIS_LOOP_58_1_fu_70_v20_we0;
wire   [31:0] grp_mm2_stage_0_1_Pipeline_VITIS_LOOP_58_1_fu_70_v20_d0;
wire    grp_mm2_stage_0_1_Pipeline_l_S_j_0_j1_fu_77_ap_start;
wire    grp_mm2_stage_0_1_Pipeline_l_S_j_0_j1_fu_77_ap_done;
wire    grp_mm2_stage_0_1_Pipeline_l_S_j_0_j1_fu_77_ap_idle;
wire    grp_mm2_stage_0_1_Pipeline_l_S_j_0_j1_fu_77_ap_ready;
wire   [11:0] grp_mm2_stage_0_1_Pipeline_l_S_j_0_j1_fu_77_T_buffer_address0;
wire    grp_mm2_stage_0_1_Pipeline_l_S_j_0_j1_fu_77_T_buffer_ce0;
wire    grp_mm2_stage_0_1_Pipeline_l_S_j_0_j1_fu_77_T_buffer_we0;
wire   [31:0] grp_mm2_stage_0_1_Pipeline_l_S_j_0_j1_fu_77_T_buffer_d0;
wire   [5:0] grp_mm2_stage_0_1_Pipeline_l_S_j_0_j1_fu_77_v20_address0;
wire    grp_mm2_stage_0_1_Pipeline_l_S_j_0_j1_fu_77_v20_ce0;
wire    grp_mm2_stage_0_1_Pipeline_VITIS_LOOP_70_2_fu_84_ap_start;
wire    grp_mm2_stage_0_1_Pipeline_VITIS_LOOP_70_2_fu_84_ap_done;
wire    grp_mm2_stage_0_1_Pipeline_VITIS_LOOP_70_2_fu_84_ap_idle;
wire    grp_mm2_stage_0_1_Pipeline_VITIS_LOOP_70_2_fu_84_ap_ready;
wire   [5:0] grp_mm2_stage_0_1_Pipeline_VITIS_LOOP_70_2_fu_84_d_col_address0;
wire    grp_mm2_stage_0_1_Pipeline_VITIS_LOOP_70_2_fu_84_d_col_ce0;
wire    grp_mm2_stage_0_1_Pipeline_VITIS_LOOP_70_2_fu_84_d_col_we0;
wire   [31:0] grp_mm2_stage_0_1_Pipeline_VITIS_LOOP_70_2_fu_84_d_col_d0;
wire    grp_mm2_stage_0_1_Pipeline_l_S_k_2_k1_l_S_i_2_i2_fu_89_ap_start;
wire    grp_mm2_stage_0_1_Pipeline_l_S_k_2_k1_l_S_i_2_i2_fu_89_ap_done;
wire    grp_mm2_stage_0_1_Pipeline_l_S_k_2_k1_l_S_i_2_i2_fu_89_ap_idle;
wire    grp_mm2_stage_0_1_Pipeline_l_S_k_2_k1_l_S_i_2_i2_fu_89_ap_ready;
wire   [11:0] grp_mm2_stage_0_1_Pipeline_l_S_k_2_k1_l_S_i_2_i2_fu_89_v15_address0;
wire    grp_mm2_stage_0_1_Pipeline_l_S_k_2_k1_l_S_i_2_i2_fu_89_v15_ce0;
wire   [11:0] grp_mm2_stage_0_1_Pipeline_l_S_k_2_k1_l_S_i_2_i2_fu_89_T_buffer_address0;
wire    grp_mm2_stage_0_1_Pipeline_l_S_k_2_k1_l_S_i_2_i2_fu_89_T_buffer_ce0;
wire   [5:0] grp_mm2_stage_0_1_Pipeline_l_S_k_2_k1_l_S_i_2_i2_fu_89_d_col_address0;
wire    grp_mm2_stage_0_1_Pipeline_l_S_k_2_k1_l_S_i_2_i2_fu_89_d_col_ce0;
wire    grp_mm2_stage_0_1_Pipeline_l_S_k_2_k1_l_S_i_2_i2_fu_89_d_col_we0;
wire   [31:0] grp_mm2_stage_0_1_Pipeline_l_S_k_2_k1_l_S_i_2_i2_fu_89_d_col_d0;
wire   [5:0] grp_mm2_stage_0_1_Pipeline_l_S_k_2_k1_l_S_i_2_i2_fu_89_d_col_address1;
wire    grp_mm2_stage_0_1_Pipeline_l_S_k_2_k1_l_S_i_2_i2_fu_89_d_col_ce1;
wire    grp_mm2_stage_0_1_Pipeline_l_S_i_4_i3_fu_98_ap_start;
wire    grp_mm2_stage_0_1_Pipeline_l_S_i_4_i3_fu_98_ap_done;
wire    grp_mm2_stage_0_1_Pipeline_l_S_i_4_i3_fu_98_ap_idle;
wire    grp_mm2_stage_0_1_Pipeline_l_S_i_4_i3_fu_98_ap_ready;
wire   [11:0] grp_mm2_stage_0_1_Pipeline_l_S_i_4_i3_fu_98_v16_address0;
wire    grp_mm2_stage_0_1_Pipeline_l_S_i_4_i3_fu_98_v16_ce0;
wire    grp_mm2_stage_0_1_Pipeline_l_S_i_4_i3_fu_98_v16_we0;
wire   [31:0] grp_mm2_stage_0_1_Pipeline_l_S_i_4_i3_fu_98_v16_d0;
wire   [5:0] grp_mm2_stage_0_1_Pipeline_l_S_i_4_i3_fu_98_d_col_address0;
wire    grp_mm2_stage_0_1_Pipeline_l_S_i_4_i3_fu_98_d_col_ce0;
reg    grp_mm2_stage_0_1_Pipeline_VITIS_LOOP_58_1_fu_70_ap_start_reg;
wire    ap_CS_fsm_state3;
reg    grp_mm2_stage_0_1_Pipeline_l_S_j_0_j1_fu_77_ap_start_reg;
wire    ap_CS_fsm_state5;
reg    grp_mm2_stage_0_1_Pipeline_VITIS_LOOP_70_2_fu_84_ap_start_reg;
wire    ap_CS_fsm_state7;
reg    grp_mm2_stage_0_1_Pipeline_l_S_k_2_k1_l_S_i_2_i2_fu_89_ap_start_reg;
wire    ap_CS_fsm_state8;
wire    ap_CS_fsm_state9;
reg    grp_mm2_stage_0_1_Pipeline_l_S_i_4_i3_fu_98_ap_start_reg;
wire    ap_CS_fsm_state10;
wire    ap_CS_fsm_state11;
reg   [6:0] i1_fu_50;
wire   [6:0] add_ln56_fu_120_p2;
reg    ap_block_state1;
reg   [6:0] j2_fu_66;
wire   [6:0] add_ln68_fu_157_p2;
reg   [10:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
reg    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
reg    ap_ST_fsm_state5_blk;
wire    ap_ST_fsm_state6_blk;
reg    ap_ST_fsm_state7_blk;
wire    ap_ST_fsm_state8_blk;
reg    ap_ST_fsm_state9_blk;
wire    ap_ST_fsm_state10_blk;
reg    ap_ST_fsm_state11_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 11'd1;
#0 grp_mm2_stage_0_1_Pipeline_VITIS_LOOP_58_1_fu_70_ap_start_reg = 1'b0;
#0 grp_mm2_stage_0_1_Pipeline_l_S_j_0_j1_fu_77_ap_start_reg = 1'b0;
#0 grp_mm2_stage_0_1_Pipeline_VITIS_LOOP_70_2_fu_84_ap_start_reg = 1'b0;
#0 grp_mm2_stage_0_1_Pipeline_l_S_k_2_k1_l_S_i_2_i2_fu_89_ap_start_reg = 1'b0;
#0 grp_mm2_stage_0_1_Pipeline_l_S_i_4_i3_fu_98_ap_start_reg = 1'b0;
end

two_mm_stream_ikj_jki_mm2_stage_0_1_T_buffer #(
    .DataWidth( 32 ),
    .AddressRange( 4096 ),
    .AddressWidth( 12 ))
T_buffer_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(T_buffer_address0),
    .ce0(T_buffer_ce0),
    .we0(T_buffer_we0),
    .d0(grp_mm2_stage_0_1_Pipeline_l_S_j_0_j1_fu_77_T_buffer_d0),
    .q0(T_buffer_q0)
);

two_mm_stream_ikj_jki_mm2_stage_0_1_v20 #(
    .DataWidth( 32 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
v20_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(v20_address0),
    .ce0(v20_ce0),
    .we0(v20_we0),
    .d0(grp_mm2_stage_0_1_Pipeline_VITIS_LOOP_58_1_fu_70_v20_d0),
    .q0(v20_q0)
);

two_mm_stream_ikj_jki_mm2_stage_0_1_d_col #(
    .DataWidth( 32 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
d_col_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(d_col_address0),
    .ce0(d_col_ce0),
    .we0(d_col_we0),
    .d0(d_col_d0),
    .q0(d_col_q0),
    .address1(grp_mm2_stage_0_1_Pipeline_l_S_k_2_k1_l_S_i_2_i2_fu_89_d_col_address1),
    .ce1(d_col_ce1),
    .q1(d_col_q1)
);

two_mm_stream_ikj_jki_mm2_stage_0_1_Pipeline_VITIS_LOOP_58_1 grp_mm2_stage_0_1_Pipeline_VITIS_LOOP_58_1_fu_70(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_mm2_stage_0_1_Pipeline_VITIS_LOOP_58_1_fu_70_ap_start),
    .ap_done(grp_mm2_stage_0_1_Pipeline_VITIS_LOOP_58_1_fu_70_ap_done),
    .ap_idle(grp_mm2_stage_0_1_Pipeline_VITIS_LOOP_58_1_fu_70_ap_idle),
    .ap_ready(grp_mm2_stage_0_1_Pipeline_VITIS_LOOP_58_1_fu_70_ap_ready),
    .v631_dout(v631_dout),
    .v631_empty_n(v631_empty_n),
    .v631_read(grp_mm2_stage_0_1_Pipeline_VITIS_LOOP_58_1_fu_70_v631_read),
    .v20_address0(grp_mm2_stage_0_1_Pipeline_VITIS_LOOP_58_1_fu_70_v20_address0),
    .v20_ce0(grp_mm2_stage_0_1_Pipeline_VITIS_LOOP_58_1_fu_70_v20_ce0),
    .v20_we0(grp_mm2_stage_0_1_Pipeline_VITIS_LOOP_58_1_fu_70_v20_we0),
    .v20_d0(grp_mm2_stage_0_1_Pipeline_VITIS_LOOP_58_1_fu_70_v20_d0)
);

two_mm_stream_ikj_jki_mm2_stage_0_1_Pipeline_l_S_j_0_j1 grp_mm2_stage_0_1_Pipeline_l_S_j_0_j1_fu_77(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_mm2_stage_0_1_Pipeline_l_S_j_0_j1_fu_77_ap_start),
    .ap_done(grp_mm2_stage_0_1_Pipeline_l_S_j_0_j1_fu_77_ap_done),
    .ap_idle(grp_mm2_stage_0_1_Pipeline_l_S_j_0_j1_fu_77_ap_idle),
    .ap_ready(grp_mm2_stage_0_1_Pipeline_l_S_j_0_j1_fu_77_ap_ready),
    .zext_ln65(tmp_3_cast_reg_194),
    .T_buffer_address0(grp_mm2_stage_0_1_Pipeline_l_S_j_0_j1_fu_77_T_buffer_address0),
    .T_buffer_ce0(grp_mm2_stage_0_1_Pipeline_l_S_j_0_j1_fu_77_T_buffer_ce0),
    .T_buffer_we0(grp_mm2_stage_0_1_Pipeline_l_S_j_0_j1_fu_77_T_buffer_we0),
    .T_buffer_d0(grp_mm2_stage_0_1_Pipeline_l_S_j_0_j1_fu_77_T_buffer_d0),
    .v20_address0(grp_mm2_stage_0_1_Pipeline_l_S_j_0_j1_fu_77_v20_address0),
    .v20_ce0(grp_mm2_stage_0_1_Pipeline_l_S_j_0_j1_fu_77_v20_ce0),
    .v20_q0(v20_q0)
);

two_mm_stream_ikj_jki_mm2_stage_0_1_Pipeline_VITIS_LOOP_70_2 grp_mm2_stage_0_1_Pipeline_VITIS_LOOP_70_2_fu_84(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_mm2_stage_0_1_Pipeline_VITIS_LOOP_70_2_fu_84_ap_start),
    .ap_done(grp_mm2_stage_0_1_Pipeline_VITIS_LOOP_70_2_fu_84_ap_done),
    .ap_idle(grp_mm2_stage_0_1_Pipeline_VITIS_LOOP_70_2_fu_84_ap_idle),
    .ap_ready(grp_mm2_stage_0_1_Pipeline_VITIS_LOOP_70_2_fu_84_ap_ready),
    .d_col_address0(grp_mm2_stage_0_1_Pipeline_VITIS_LOOP_70_2_fu_84_d_col_address0),
    .d_col_ce0(grp_mm2_stage_0_1_Pipeline_VITIS_LOOP_70_2_fu_84_d_col_ce0),
    .d_col_we0(grp_mm2_stage_0_1_Pipeline_VITIS_LOOP_70_2_fu_84_d_col_we0),
    .d_col_d0(grp_mm2_stage_0_1_Pipeline_VITIS_LOOP_70_2_fu_84_d_col_d0)
);

two_mm_stream_ikj_jki_mm2_stage_0_1_Pipeline_l_S_k_2_k1_l_S_i_2_i2 grp_mm2_stage_0_1_Pipeline_l_S_k_2_k1_l_S_i_2_i2_fu_89(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_mm2_stage_0_1_Pipeline_l_S_k_2_k1_l_S_i_2_i2_fu_89_ap_start),
    .ap_done(grp_mm2_stage_0_1_Pipeline_l_S_k_2_k1_l_S_i_2_i2_fu_89_ap_done),
    .ap_idle(grp_mm2_stage_0_1_Pipeline_l_S_k_2_k1_l_S_i_2_i2_fu_89_ap_idle),
    .ap_ready(grp_mm2_stage_0_1_Pipeline_l_S_k_2_k1_l_S_i_2_i2_fu_89_ap_ready),
    .zext_ln68(trunc_ln69_reg_202),
    .v15_address0(grp_mm2_stage_0_1_Pipeline_l_S_k_2_k1_l_S_i_2_i2_fu_89_v15_address0),
    .v15_ce0(grp_mm2_stage_0_1_Pipeline_l_S_k_2_k1_l_S_i_2_i2_fu_89_v15_ce0),
    .v15_q0(v15_q0),
    .T_buffer_address0(grp_mm2_stage_0_1_Pipeline_l_S_k_2_k1_l_S_i_2_i2_fu_89_T_buffer_address0),
    .T_buffer_ce0(grp_mm2_stage_0_1_Pipeline_l_S_k_2_k1_l_S_i_2_i2_fu_89_T_buffer_ce0),
    .T_buffer_q0(T_buffer_q0),
    .d_col_address0(grp_mm2_stage_0_1_Pipeline_l_S_k_2_k1_l_S_i_2_i2_fu_89_d_col_address0),
    .d_col_ce0(grp_mm2_stage_0_1_Pipeline_l_S_k_2_k1_l_S_i_2_i2_fu_89_d_col_ce0),
    .d_col_we0(grp_mm2_stage_0_1_Pipeline_l_S_k_2_k1_l_S_i_2_i2_fu_89_d_col_we0),
    .d_col_d0(grp_mm2_stage_0_1_Pipeline_l_S_k_2_k1_l_S_i_2_i2_fu_89_d_col_d0),
    .d_col_address1(grp_mm2_stage_0_1_Pipeline_l_S_k_2_k1_l_S_i_2_i2_fu_89_d_col_address1),
    .d_col_ce1(grp_mm2_stage_0_1_Pipeline_l_S_k_2_k1_l_S_i_2_i2_fu_89_d_col_ce1),
    .d_col_q1(d_col_q1)
);

two_mm_stream_ikj_jki_mm2_stage_0_1_Pipeline_l_S_i_4_i3 grp_mm2_stage_0_1_Pipeline_l_S_i_4_i3_fu_98(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_mm2_stage_0_1_Pipeline_l_S_i_4_i3_fu_98_ap_start),
    .ap_done(grp_mm2_stage_0_1_Pipeline_l_S_i_4_i3_fu_98_ap_done),
    .ap_idle(grp_mm2_stage_0_1_Pipeline_l_S_i_4_i3_fu_98_ap_idle),
    .ap_ready(grp_mm2_stage_0_1_Pipeline_l_S_i_4_i3_fu_98_ap_ready),
    .zext_ln68(trunc_ln69_reg_202),
    .v16_address0(grp_mm2_stage_0_1_Pipeline_l_S_i_4_i3_fu_98_v16_address0),
    .v16_ce0(grp_mm2_stage_0_1_Pipeline_l_S_i_4_i3_fu_98_v16_ce0),
    .v16_we0(grp_mm2_stage_0_1_Pipeline_l_S_i_4_i3_fu_98_v16_we0),
    .v16_d0(grp_mm2_stage_0_1_Pipeline_l_S_i_4_i3_fu_98_v16_d0),
    .d_col_address0(grp_mm2_stage_0_1_Pipeline_l_S_i_4_i3_fu_98_d_col_address0),
    .d_col_ce0(grp_mm2_stage_0_1_Pipeline_l_S_i_4_i3_fu_98_d_col_ce0),
    .d_col_q0(d_col_q0)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((icmp_ln68_fu_151_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_mm2_stage_0_1_Pipeline_VITIS_LOOP_58_1_fu_70_ap_start_reg <= 1'b0;
    end else begin
        if (((icmp_ln56_fu_114_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
            grp_mm2_stage_0_1_Pipeline_VITIS_LOOP_58_1_fu_70_ap_start_reg <= 1'b1;
        end else if ((grp_mm2_stage_0_1_Pipeline_VITIS_LOOP_58_1_fu_70_ap_ready == 1'b1)) begin
            grp_mm2_stage_0_1_Pipeline_VITIS_LOOP_58_1_fu_70_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_mm2_stage_0_1_Pipeline_VITIS_LOOP_70_2_fu_84_ap_start_reg <= 1'b0;
    end else begin
        if (((icmp_ln68_fu_151_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6))) begin
            grp_mm2_stage_0_1_Pipeline_VITIS_LOOP_70_2_fu_84_ap_start_reg <= 1'b1;
        end else if ((grp_mm2_stage_0_1_Pipeline_VITIS_LOOP_70_2_fu_84_ap_ready == 1'b1)) begin
            grp_mm2_stage_0_1_Pipeline_VITIS_LOOP_70_2_fu_84_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_mm2_stage_0_1_Pipeline_l_S_i_4_i3_fu_98_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state10)) begin
            grp_mm2_stage_0_1_Pipeline_l_S_i_4_i3_fu_98_ap_start_reg <= 1'b1;
        end else if ((grp_mm2_stage_0_1_Pipeline_l_S_i_4_i3_fu_98_ap_ready == 1'b1)) begin
            grp_mm2_stage_0_1_Pipeline_l_S_i_4_i3_fu_98_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_mm2_stage_0_1_Pipeline_l_S_j_0_j1_fu_77_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state4)) begin
            grp_mm2_stage_0_1_Pipeline_l_S_j_0_j1_fu_77_ap_start_reg <= 1'b1;
        end else if ((grp_mm2_stage_0_1_Pipeline_l_S_j_0_j1_fu_77_ap_ready == 1'b1)) begin
            grp_mm2_stage_0_1_Pipeline_l_S_j_0_j1_fu_77_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_mm2_stage_0_1_Pipeline_l_S_k_2_k1_l_S_i_2_i2_fu_89_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state8)) begin
            grp_mm2_stage_0_1_Pipeline_l_S_k_2_k1_l_S_i_2_i2_fu_89_ap_start_reg <= 1'b1;
        end else if ((grp_mm2_stage_0_1_Pipeline_l_S_k_2_k1_l_S_i_2_i2_fu_89_ap_ready == 1'b1)) begin
            grp_mm2_stage_0_1_Pipeline_l_S_k_2_k1_l_S_i_2_i2_fu_89_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        i1_fu_50 <= 7'd0;
    end else if (((icmp_ln56_fu_114_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        i1_fu_50 <= add_ln56_fu_120_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln56_fu_114_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        j2_fu_66 <= 7'd0;
    end else if (((icmp_ln68_fu_151_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6))) begin
        j2_fu_66 <= add_ln68_fu_157_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        tmp_3_cast_reg_194[11 : 6] <= tmp_3_cast_fu_140_p3[11 : 6];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln56_fu_114_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        trunc_ln65_reg_182 <= trunc_ln65_fu_126_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln68_fu_151_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6))) begin
        trunc_ln69_reg_202 <= trunc_ln69_fu_163_p1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        T_buffer_address0 = grp_mm2_stage_0_1_Pipeline_l_S_k_2_k1_l_S_i_2_i2_fu_89_T_buffer_address0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        T_buffer_address0 = grp_mm2_stage_0_1_Pipeline_l_S_j_0_j1_fu_77_T_buffer_address0;
    end else begin
        T_buffer_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        T_buffer_ce0 = grp_mm2_stage_0_1_Pipeline_l_S_k_2_k1_l_S_i_2_i2_fu_89_T_buffer_ce0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        T_buffer_ce0 = grp_mm2_stage_0_1_Pipeline_l_S_j_0_j1_fu_77_T_buffer_ce0;
    end else begin
        T_buffer_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        T_buffer_we0 = grp_mm2_stage_0_1_Pipeline_l_S_j_0_j1_fu_77_T_buffer_we0;
    end else begin
        T_buffer_we0 = 1'b0;
    end
end

assign ap_ST_fsm_state10_blk = 1'b0;

always @ (*) begin
    if ((grp_mm2_stage_0_1_Pipeline_l_S_i_4_i3_fu_98_ap_done == 1'b0)) begin
        ap_ST_fsm_state11_blk = 1'b1;
    end else begin
        ap_ST_fsm_state11_blk = 1'b0;
    end
end

always @ (*) begin
    if (((ap_done_reg == 1'b1) | (ap_start == 1'b0))) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state2_blk = 1'b0;

always @ (*) begin
    if ((grp_mm2_stage_0_1_Pipeline_VITIS_LOOP_58_1_fu_70_ap_done == 1'b0)) begin
        ap_ST_fsm_state3_blk = 1'b1;
    end else begin
        ap_ST_fsm_state3_blk = 1'b0;
    end
end

assign ap_ST_fsm_state4_blk = 1'b0;

always @ (*) begin
    if ((grp_mm2_stage_0_1_Pipeline_l_S_j_0_j1_fu_77_ap_done == 1'b0)) begin
        ap_ST_fsm_state5_blk = 1'b1;
    end else begin
        ap_ST_fsm_state5_blk = 1'b0;
    end
end

assign ap_ST_fsm_state6_blk = 1'b0;

always @ (*) begin
    if ((grp_mm2_stage_0_1_Pipeline_VITIS_LOOP_70_2_fu_84_ap_done == 1'b0)) begin
        ap_ST_fsm_state7_blk = 1'b1;
    end else begin
        ap_ST_fsm_state7_blk = 1'b0;
    end
end

assign ap_ST_fsm_state8_blk = 1'b0;

always @ (*) begin
    if ((grp_mm2_stage_0_1_Pipeline_l_S_k_2_k1_l_S_i_2_i2_fu_89_ap_done == 1'b0)) begin
        ap_ST_fsm_state9_blk = 1'b1;
    end else begin
        ap_ST_fsm_state9_blk = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln68_fu_151_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln68_fu_151_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        d_col_address0 = grp_mm2_stage_0_1_Pipeline_l_S_i_4_i3_fu_98_d_col_address0;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        d_col_address0 = grp_mm2_stage_0_1_Pipeline_l_S_k_2_k1_l_S_i_2_i2_fu_89_d_col_address0;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        d_col_address0 = grp_mm2_stage_0_1_Pipeline_VITIS_LOOP_70_2_fu_84_d_col_address0;
    end else begin
        d_col_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        d_col_ce0 = grp_mm2_stage_0_1_Pipeline_l_S_i_4_i3_fu_98_d_col_ce0;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        d_col_ce0 = grp_mm2_stage_0_1_Pipeline_l_S_k_2_k1_l_S_i_2_i2_fu_89_d_col_ce0;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        d_col_ce0 = grp_mm2_stage_0_1_Pipeline_VITIS_LOOP_70_2_fu_84_d_col_ce0;
    end else begin
        d_col_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        d_col_ce1 = grp_mm2_stage_0_1_Pipeline_l_S_k_2_k1_l_S_i_2_i2_fu_89_d_col_ce1;
    end else begin
        d_col_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        d_col_d0 = grp_mm2_stage_0_1_Pipeline_l_S_k_2_k1_l_S_i_2_i2_fu_89_d_col_d0;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        d_col_d0 = grp_mm2_stage_0_1_Pipeline_VITIS_LOOP_70_2_fu_84_d_col_d0;
    end else begin
        d_col_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        d_col_we0 = grp_mm2_stage_0_1_Pipeline_l_S_k_2_k1_l_S_i_2_i2_fu_89_d_col_we0;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        d_col_we0 = grp_mm2_stage_0_1_Pipeline_VITIS_LOOP_70_2_fu_84_d_col_we0;
    end else begin
        d_col_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        v20_address0 = grp_mm2_stage_0_1_Pipeline_l_S_j_0_j1_fu_77_v20_address0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        v20_address0 = grp_mm2_stage_0_1_Pipeline_VITIS_LOOP_58_1_fu_70_v20_address0;
    end else begin
        v20_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        v20_ce0 = grp_mm2_stage_0_1_Pipeline_l_S_j_0_j1_fu_77_v20_ce0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        v20_ce0 = grp_mm2_stage_0_1_Pipeline_VITIS_LOOP_58_1_fu_70_v20_ce0;
    end else begin
        v20_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        v20_we0 = grp_mm2_stage_0_1_Pipeline_VITIS_LOOP_58_1_fu_70_v20_we0;
    end else begin
        v20_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        v631_read = grp_mm2_stage_0_1_Pipeline_VITIS_LOOP_58_1_fu_70_v631_read;
    end else begin
        v631_read = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((icmp_ln56_fu_114_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state3 : begin
            if (((1'b1 == ap_CS_fsm_state3) & (grp_mm2_stage_0_1_Pipeline_VITIS_LOOP_58_1_fu_70_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            if (((1'b1 == ap_CS_fsm_state5) & (grp_mm2_stage_0_1_Pipeline_l_S_j_0_j1_fu_77_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end
        end
        ap_ST_fsm_state6 : begin
            if (((icmp_ln68_fu_151_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end
        end
        ap_ST_fsm_state7 : begin
            if (((1'b1 == ap_CS_fsm_state7) & (grp_mm2_stage_0_1_Pipeline_VITIS_LOOP_70_2_fu_84_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            if (((1'b1 == ap_CS_fsm_state9) & (grp_mm2_stage_0_1_Pipeline_l_S_k_2_k1_l_S_i_2_i2_fu_89_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            if (((1'b1 == ap_CS_fsm_state11) & (grp_mm2_stage_0_1_Pipeline_l_S_i_4_i3_fu_98_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln56_fu_120_p2 = (i1_fu_50 + 7'd1);

assign add_ln68_fu_157_p2 = (j2_fu_66 + 7'd1);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

always @ (*) begin
    ap_block_state1 = ((ap_done_reg == 1'b1) | (ap_start == 1'b0));
end

assign grp_mm2_stage_0_1_Pipeline_VITIS_LOOP_58_1_fu_70_ap_start = grp_mm2_stage_0_1_Pipeline_VITIS_LOOP_58_1_fu_70_ap_start_reg;

assign grp_mm2_stage_0_1_Pipeline_VITIS_LOOP_70_2_fu_84_ap_start = grp_mm2_stage_0_1_Pipeline_VITIS_LOOP_70_2_fu_84_ap_start_reg;

assign grp_mm2_stage_0_1_Pipeline_l_S_i_4_i3_fu_98_ap_start = grp_mm2_stage_0_1_Pipeline_l_S_i_4_i3_fu_98_ap_start_reg;

assign grp_mm2_stage_0_1_Pipeline_l_S_j_0_j1_fu_77_ap_start = grp_mm2_stage_0_1_Pipeline_l_S_j_0_j1_fu_77_ap_start_reg;

assign grp_mm2_stage_0_1_Pipeline_l_S_k_2_k1_l_S_i_2_i2_fu_89_ap_start = grp_mm2_stage_0_1_Pipeline_l_S_k_2_k1_l_S_i_2_i2_fu_89_ap_start_reg;

assign icmp_ln56_fu_114_p2 = ((i1_fu_50 == 7'd64) ? 1'b1 : 1'b0);

assign icmp_ln68_fu_151_p2 = ((j2_fu_66 == 7'd64) ? 1'b1 : 1'b0);

assign tmp_3_cast_fu_140_p3 = {{trunc_ln65_reg_182}, {6'd0}};

assign trunc_ln65_fu_126_p1 = i1_fu_50[5:0];

assign trunc_ln69_fu_163_p1 = j2_fu_66[5:0];

assign v15_address0 = grp_mm2_stage_0_1_Pipeline_l_S_k_2_k1_l_S_i_2_i2_fu_89_v15_address0;

assign v15_ce0 = grp_mm2_stage_0_1_Pipeline_l_S_k_2_k1_l_S_i_2_i2_fu_89_v15_ce0;

assign v16_address0 = grp_mm2_stage_0_1_Pipeline_l_S_i_4_i3_fu_98_v16_address0;

assign v16_ce0 = grp_mm2_stage_0_1_Pipeline_l_S_i_4_i3_fu_98_v16_ce0;

assign v16_d0 = grp_mm2_stage_0_1_Pipeline_l_S_i_4_i3_fu_98_v16_d0;

assign v16_we0 = grp_mm2_stage_0_1_Pipeline_l_S_i_4_i3_fu_98_v16_we0;

always @ (posedge ap_clk) begin
    tmp_3_cast_reg_194[5:0] <= 6'b000000;
end

endmodule //two_mm_stream_ikj_jki_mm2_stage_0_1
