m255
K4
z2
!s11f vlog 2020.1 2020.02, Feb 28 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dC:/intelFPGA/20.1
vALU
!s110 1684245310
!i10b 1
!s100 >6aBkKd]H2Nn>P@hdjL8;1
!s11b Dg1SIo80bB@j0V0VzS_@n1
IXHK?Y3WQ=MC=LOl@fDa]^0
VDg1SIo80bB@j0V0VzS_@n1
dM:/Education/Uni/CA/Tamrin/Project/16bit-CPU/Verilog_src
w1684245308
8M:/Education/Uni/CA/Tamrin/Project/16bit-CPU/Verilog_src/ALU.v
FM:/Education/Uni/CA/Tamrin/Project/16bit-CPU/Verilog_src/ALU.v
!i122 4
L0 1 29
OV;L;2020.1;71
r1
!s85 0
31
!s108 1684245310.000000
!s107 M:/Education/Uni/CA/Tamrin/Project/16bit-CPU/Verilog_src/ALU.v|
!s90 -reportprogress|300|-work|work|-stats=none|M:/Education/Uni/CA/Tamrin/Project/16bit-CPU/Verilog_src/ALU.v|
!i113 1
o-work work
tCvgOpt 0
n@a@l@u
