{"Source Block": ["hdl/library/jesd204/jesd204_tx/jesd204_tx_lane.v@68:78@HdlIdDef", "  input cfg_disable_char_replacement,\n  input cfg_disable_scrambler\n);\n\nwire [DATA_PATH_WIDTH*8-1:0] scrambled_data;\nwire [DATA_PATH_WIDTH*8-1:0] scrambled_data_d;\nwire                         cgs_enable_d;\nwire                         tx_ready_d;\nwire [DATA_PATH_WIDTH-1:0]   eof_d;\nwire [DATA_PATH_WIDTH-1:0]   eomf_d;\nwire [DATA_PATH_WIDTH*8-1:0] ilas_data_d;\n"], "Clone Blocks": [["hdl/library/jesd204/jesd204_tx/jesd204_tx_lane.v@67:77", "  input [7:0] cfg_octets_per_frame,\n  input cfg_disable_char_replacement,\n  input cfg_disable_scrambler\n);\n\nwire [DATA_PATH_WIDTH*8-1:0] scrambled_data;\nwire [DATA_PATH_WIDTH*8-1:0] scrambled_data_d;\nwire                         cgs_enable_d;\nwire                         tx_ready_d;\nwire [DATA_PATH_WIDTH-1:0]   eof_d;\nwire [DATA_PATH_WIDTH-1:0]   eomf_d;\n"], ["hdl/library/jesd204/jesd204_tx/jesd204_tx_lane.v@71:81", "\nwire [DATA_PATH_WIDTH*8-1:0] scrambled_data;\nwire [DATA_PATH_WIDTH*8-1:0] scrambled_data_d;\nwire                         cgs_enable_d;\nwire                         tx_ready_d;\nwire [DATA_PATH_WIDTH-1:0]   eof_d;\nwire [DATA_PATH_WIDTH-1:0]   eomf_d;\nwire [DATA_PATH_WIDTH*8-1:0] ilas_data_d;\nwire [DATA_PATH_WIDTH-1:0]   ilas_charisk_d;\nwire [DATA_PATH_WIDTH*8-1:0] data_replaced;\nwire [DATA_PATH_WIDTH-1:0]   charisk_replaced;\n"], ["hdl/library/jesd204/jesd204_tx/jesd204_tx_lane.v@69:79", "  input cfg_disable_scrambler\n);\n\nwire [DATA_PATH_WIDTH*8-1:0] scrambled_data;\nwire [DATA_PATH_WIDTH*8-1:0] scrambled_data_d;\nwire                         cgs_enable_d;\nwire                         tx_ready_d;\nwire [DATA_PATH_WIDTH-1:0]   eof_d;\nwire [DATA_PATH_WIDTH-1:0]   eomf_d;\nwire [DATA_PATH_WIDTH*8-1:0] ilas_data_d;\nwire [DATA_PATH_WIDTH-1:0]   ilas_charisk_d;\n"], ["hdl/library/jesd204/jesd204_tx/jesd204_tx_lane.v@70:80", ");\n\nwire [DATA_PATH_WIDTH*8-1:0] scrambled_data;\nwire [DATA_PATH_WIDTH*8-1:0] scrambled_data_d;\nwire                         cgs_enable_d;\nwire                         tx_ready_d;\nwire [DATA_PATH_WIDTH-1:0]   eof_d;\nwire [DATA_PATH_WIDTH-1:0]   eomf_d;\nwire [DATA_PATH_WIDTH*8-1:0] ilas_data_d;\nwire [DATA_PATH_WIDTH-1:0]   ilas_charisk_d;\nwire [DATA_PATH_WIDTH*8-1:0] data_replaced;\n"]], "Diff Content": {"Delete": [[73, "wire [DATA_PATH_WIDTH*8-1:0] scrambled_data_d;\n"]], "Add": []}}