{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1616612759761 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1616612759773 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 24 15:05:59 2021 " "Processing started: Wed Mar 24 15:05:59 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1616612759773 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616612759773 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DATA_BUFFERING_SYSTEM -c DATA_BUFFERING_SYSTEM " "Command: quartus_map --read_settings_files=on --write_settings_files=off DATA_BUFFERING_SYSTEM -c DATA_BUFFERING_SYSTEM" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616612759774 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1616612760460 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1616612760460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_buffering_system.vhd 2 1 " "Found 2 design units, including 1 entities, in source file data_buffering_system.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DATA_BUFFERING_SYSTEM-behaviour " "Found design unit 1: DATA_BUFFERING_SYSTEM-behaviour" {  } { { "DATA_BUFFERING_SYSTEM.vhd" "" { Text "C:/Users/mrico/OneDrive/Desktop/Embedded System Design Practices/DATA_BUFFERING_SYSTEM_OLD_5/DATA_BUFFERING_SYSTEM.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616612773132 ""} { "Info" "ISGN_ENTITY_NAME" "1 DATA_BUFFERING_SYSTEM " "Found entity 1: DATA_BUFFERING_SYSTEM" {  } { { "DATA_BUFFERING_SYSTEM.vhd" "" { Text "C:/Users/mrico/OneDrive/Desktop/Embedded System Design Practices/DATA_BUFFERING_SYSTEM_OLD_5/DATA_BUFFERING_SYSTEM.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616612773132 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616612773132 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_buffering_system_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file data_buffering_system_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DATA_BUFFERING_SYSTEM_TB-bh " "Found design unit 1: DATA_BUFFERING_SYSTEM_TB-bh" {  } { { "DATA_BUFFERING_SYSTEM_TB.vhd" "" { Text "C:/Users/mrico/OneDrive/Desktop/Embedded System Design Practices/DATA_BUFFERING_SYSTEM_OLD_5/DATA_BUFFERING_SYSTEM_TB.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616612773142 ""} { "Info" "ISGN_ENTITY_NAME" "1 DATA_BUFFERING_SYSTEM_TB " "Found entity 1: DATA_BUFFERING_SYSTEM_TB" {  } { { "DATA_BUFFERING_SYSTEM_TB.vhd" "" { Text "C:/Users/mrico/OneDrive/Desktop/Embedded System Design Practices/DATA_BUFFERING_SYSTEM_OLD_5/DATA_BUFFERING_SYSTEM_TB.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616612773142 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616612773142 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DATA_BUFFERING_SYSTEM " "Elaborating entity \"DATA_BUFFERING_SYSTEM\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1616612773239 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DOUT1 DATA_BUFFERING_SYSTEM.vhd(115) " "VHDL Process Statement warning at DATA_BUFFERING_SYSTEM.vhd(115): signal \"DOUT1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DATA_BUFFERING_SYSTEM.vhd" "" { Text "C:/Users/mrico/OneDrive/Desktop/Embedded System Design Practices/DATA_BUFFERING_SYSTEM_OLD_5/DATA_BUFFERING_SYSTEM.vhd" 115 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1616612773262 "|DATA_BUFFERING_SYSTEM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "fifo_empty1 DATA_BUFFERING_SYSTEM.vhd(130) " "VHDL Process Statement warning at DATA_BUFFERING_SYSTEM.vhd(130): signal \"fifo_empty1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DATA_BUFFERING_SYSTEM.vhd" "" { Text "C:/Users/mrico/OneDrive/Desktop/Embedded System Design Practices/DATA_BUFFERING_SYSTEM_OLD_5/DATA_BUFFERING_SYSTEM.vhd" 130 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1616612773263 "|DATA_BUFFERING_SYSTEM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "fifo_empty2 DATA_BUFFERING_SYSTEM.vhd(130) " "VHDL Process Statement warning at DATA_BUFFERING_SYSTEM.vhd(130): signal \"fifo_empty2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DATA_BUFFERING_SYSTEM.vhd" "" { Text "C:/Users/mrico/OneDrive/Desktop/Embedded System Design Practices/DATA_BUFFERING_SYSTEM_OLD_5/DATA_BUFFERING_SYSTEM.vhd" 130 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1616612773263 "|DATA_BUFFERING_SYSTEM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "fifo_empty3 DATA_BUFFERING_SYSTEM.vhd(130) " "VHDL Process Statement warning at DATA_BUFFERING_SYSTEM.vhd(130): signal \"fifo_empty3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DATA_BUFFERING_SYSTEM.vhd" "" { Text "C:/Users/mrico/OneDrive/Desktop/Embedded System Design Practices/DATA_BUFFERING_SYSTEM_OLD_5/DATA_BUFFERING_SYSTEM.vhd" 130 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1616612773263 "|DATA_BUFFERING_SYSTEM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ready_to_fill2 DATA_BUFFERING_SYSTEM.vhd(141) " "VHDL Process Statement warning at DATA_BUFFERING_SYSTEM.vhd(141): signal \"ready_to_fill2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DATA_BUFFERING_SYSTEM.vhd" "" { Text "C:/Users/mrico/OneDrive/Desktop/Embedded System Design Practices/DATA_BUFFERING_SYSTEM_OLD_5/DATA_BUFFERING_SYSTEM.vhd" 141 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1616612773263 "|DATA_BUFFERING_SYSTEM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "fifo_empty1 DATA_BUFFERING_SYSTEM.vhd(154) " "VHDL Process Statement warning at DATA_BUFFERING_SYSTEM.vhd(154): signal \"fifo_empty1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DATA_BUFFERING_SYSTEM.vhd" "" { Text "C:/Users/mrico/OneDrive/Desktop/Embedded System Design Practices/DATA_BUFFERING_SYSTEM_OLD_5/DATA_BUFFERING_SYSTEM.vhd" 154 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1616612773263 "|DATA_BUFFERING_SYSTEM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "fifo_empty2 DATA_BUFFERING_SYSTEM.vhd(160) " "VHDL Process Statement warning at DATA_BUFFERING_SYSTEM.vhd(160): signal \"fifo_empty2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DATA_BUFFERING_SYSTEM.vhd" "" { Text "C:/Users/mrico/OneDrive/Desktop/Embedded System Design Practices/DATA_BUFFERING_SYSTEM_OLD_5/DATA_BUFFERING_SYSTEM.vhd" 160 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1616612773263 "|DATA_BUFFERING_SYSTEM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "fifo_empty1 DATA_BUFFERING_SYSTEM.vhd(160) " "VHDL Process Statement warning at DATA_BUFFERING_SYSTEM.vhd(160): signal \"fifo_empty1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DATA_BUFFERING_SYSTEM.vhd" "" { Text "C:/Users/mrico/OneDrive/Desktop/Embedded System Design Practices/DATA_BUFFERING_SYSTEM_OLD_5/DATA_BUFFERING_SYSTEM.vhd" 160 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1616612773263 "|DATA_BUFFERING_SYSTEM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "fifo_empty3 DATA_BUFFERING_SYSTEM.vhd(166) " "VHDL Process Statement warning at DATA_BUFFERING_SYSTEM.vhd(166): signal \"fifo_empty3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DATA_BUFFERING_SYSTEM.vhd" "" { Text "C:/Users/mrico/OneDrive/Desktop/Embedded System Design Practices/DATA_BUFFERING_SYSTEM_OLD_5/DATA_BUFFERING_SYSTEM.vhd" 166 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1616612773263 "|DATA_BUFFERING_SYSTEM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "fifo_empty2 DATA_BUFFERING_SYSTEM.vhd(166) " "VHDL Process Statement warning at DATA_BUFFERING_SYSTEM.vhd(166): signal \"fifo_empty2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DATA_BUFFERING_SYSTEM.vhd" "" { Text "C:/Users/mrico/OneDrive/Desktop/Embedded System Design Practices/DATA_BUFFERING_SYSTEM_OLD_5/DATA_BUFFERING_SYSTEM.vhd" 166 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1616612773263 "|DATA_BUFFERING_SYSTEM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "fifo_empty1 DATA_BUFFERING_SYSTEM.vhd(166) " "VHDL Process Statement warning at DATA_BUFFERING_SYSTEM.vhd(166): signal \"fifo_empty1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DATA_BUFFERING_SYSTEM.vhd" "" { Text "C:/Users/mrico/OneDrive/Desktop/Embedded System Design Practices/DATA_BUFFERING_SYSTEM_OLD_5/DATA_BUFFERING_SYSTEM.vhd" 166 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1616612773264 "|DATA_BUFFERING_SYSTEM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "fifo_full1 DATA_BUFFERING_SYSTEM.vhd(178) " "VHDL Process Statement warning at DATA_BUFFERING_SYSTEM.vhd(178): signal \"fifo_full1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DATA_BUFFERING_SYSTEM.vhd" "" { Text "C:/Users/mrico/OneDrive/Desktop/Embedded System Design Practices/DATA_BUFFERING_SYSTEM_OLD_5/DATA_BUFFERING_SYSTEM.vhd" 178 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1616612773264 "|DATA_BUFFERING_SYSTEM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "fifo_full2 DATA_BUFFERING_SYSTEM.vhd(185) " "VHDL Process Statement warning at DATA_BUFFERING_SYSTEM.vhd(185): signal \"fifo_full2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DATA_BUFFERING_SYSTEM.vhd" "" { Text "C:/Users/mrico/OneDrive/Desktop/Embedded System Design Practices/DATA_BUFFERING_SYSTEM_OLD_5/DATA_BUFFERING_SYSTEM.vhd" 185 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1616612773264 "|DATA_BUFFERING_SYSTEM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "fifo_full3 DATA_BUFFERING_SYSTEM.vhd(192) " "VHDL Process Statement warning at DATA_BUFFERING_SYSTEM.vhd(192): signal \"fifo_full3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DATA_BUFFERING_SYSTEM.vhd" "" { Text "C:/Users/mrico/OneDrive/Desktop/Embedded System Design Practices/DATA_BUFFERING_SYSTEM_OLD_5/DATA_BUFFERING_SYSTEM.vhd" 192 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1616612773264 "|DATA_BUFFERING_SYSTEM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "fifo_empty1 DATA_BUFFERING_SYSTEM.vhd(202) " "VHDL Process Statement warning at DATA_BUFFERING_SYSTEM.vhd(202): signal \"fifo_empty1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DATA_BUFFERING_SYSTEM.vhd" "" { Text "C:/Users/mrico/OneDrive/Desktop/Embedded System Design Practices/DATA_BUFFERING_SYSTEM_OLD_5/DATA_BUFFERING_SYSTEM.vhd" 202 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1616612773264 "|DATA_BUFFERING_SYSTEM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "fifo_empty2 DATA_BUFFERING_SYSTEM.vhd(202) " "VHDL Process Statement warning at DATA_BUFFERING_SYSTEM.vhd(202): signal \"fifo_empty2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DATA_BUFFERING_SYSTEM.vhd" "" { Text "C:/Users/mrico/OneDrive/Desktop/Embedded System Design Practices/DATA_BUFFERING_SYSTEM_OLD_5/DATA_BUFFERING_SYSTEM.vhd" 202 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1616612773264 "|DATA_BUFFERING_SYSTEM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "fifo_empty3 DATA_BUFFERING_SYSTEM.vhd(202) " "VHDL Process Statement warning at DATA_BUFFERING_SYSTEM.vhd(202): signal \"fifo_empty3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DATA_BUFFERING_SYSTEM.vhd" "" { Text "C:/Users/mrico/OneDrive/Desktop/Embedded System Design Practices/DATA_BUFFERING_SYSTEM_OLD_5/DATA_BUFFERING_SYSTEM.vhd" 202 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1616612773264 "|DATA_BUFFERING_SYSTEM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data_bus_system_empty DATA_BUFFERING_SYSTEM.vhd(209) " "VHDL Process Statement warning at DATA_BUFFERING_SYSTEM.vhd(209): signal \"data_bus_system_empty\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DATA_BUFFERING_SYSTEM.vhd" "" { Text "C:/Users/mrico/OneDrive/Desktop/Embedded System Design Practices/DATA_BUFFERING_SYSTEM_OLD_5/DATA_BUFFERING_SYSTEM.vhd" 209 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1616612773264 "|DATA_BUFFERING_SYSTEM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "fifo_full1 DATA_BUFFERING_SYSTEM.vhd(211) " "VHDL Process Statement warning at DATA_BUFFERING_SYSTEM.vhd(211): signal \"fifo_full1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DATA_BUFFERING_SYSTEM.vhd" "" { Text "C:/Users/mrico/OneDrive/Desktop/Embedded System Design Practices/DATA_BUFFERING_SYSTEM_OLD_5/DATA_BUFFERING_SYSTEM.vhd" 211 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1616612773264 "|DATA_BUFFERING_SYSTEM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "fill_done_demo1 DATA_BUFFERING_SYSTEM.vhd(222) " "VHDL Process Statement warning at DATA_BUFFERING_SYSTEM.vhd(222): signal \"fill_done_demo1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DATA_BUFFERING_SYSTEM.vhd" "" { Text "C:/Users/mrico/OneDrive/Desktop/Embedded System Design Practices/DATA_BUFFERING_SYSTEM_OLD_5/DATA_BUFFERING_SYSTEM.vhd" 222 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1616612773264 "|DATA_BUFFERING_SYSTEM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "fifo_full1 DATA_BUFFERING_SYSTEM.vhd(228) " "VHDL Process Statement warning at DATA_BUFFERING_SYSTEM.vhd(228): signal \"fifo_full1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DATA_BUFFERING_SYSTEM.vhd" "" { Text "C:/Users/mrico/OneDrive/Desktop/Embedded System Design Practices/DATA_BUFFERING_SYSTEM_OLD_5/DATA_BUFFERING_SYSTEM.vhd" 228 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1616612773264 "|DATA_BUFFERING_SYSTEM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "fill_done1 DATA_BUFFERING_SYSTEM.vhd(230) " "VHDL Process Statement warning at DATA_BUFFERING_SYSTEM.vhd(230): signal \"fill_done1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DATA_BUFFERING_SYSTEM.vhd" "" { Text "C:/Users/mrico/OneDrive/Desktop/Embedded System Design Practices/DATA_BUFFERING_SYSTEM_OLD_5/DATA_BUFFERING_SYSTEM.vhd" 230 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1616612773265 "|DATA_BUFFERING_SYSTEM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "fifo_full2 DATA_BUFFERING_SYSTEM.vhd(235) " "VHDL Process Statement warning at DATA_BUFFERING_SYSTEM.vhd(235): signal \"fifo_full2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DATA_BUFFERING_SYSTEM.vhd" "" { Text "C:/Users/mrico/OneDrive/Desktop/Embedded System Design Practices/DATA_BUFFERING_SYSTEM_OLD_5/DATA_BUFFERING_SYSTEM.vhd" 235 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1616612773265 "|DATA_BUFFERING_SYSTEM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "fill_done_demo2 DATA_BUFFERING_SYSTEM.vhd(246) " "VHDL Process Statement warning at DATA_BUFFERING_SYSTEM.vhd(246): signal \"fill_done_demo2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DATA_BUFFERING_SYSTEM.vhd" "" { Text "C:/Users/mrico/OneDrive/Desktop/Embedded System Design Practices/DATA_BUFFERING_SYSTEM_OLD_5/DATA_BUFFERING_SYSTEM.vhd" 246 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1616612773265 "|DATA_BUFFERING_SYSTEM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "fifo_full2 DATA_BUFFERING_SYSTEM.vhd(252) " "VHDL Process Statement warning at DATA_BUFFERING_SYSTEM.vhd(252): signal \"fifo_full2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DATA_BUFFERING_SYSTEM.vhd" "" { Text "C:/Users/mrico/OneDrive/Desktop/Embedded System Design Practices/DATA_BUFFERING_SYSTEM_OLD_5/DATA_BUFFERING_SYSTEM.vhd" 252 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1616612773265 "|DATA_BUFFERING_SYSTEM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "fill_done2 DATA_BUFFERING_SYSTEM.vhd(254) " "VHDL Process Statement warning at DATA_BUFFERING_SYSTEM.vhd(254): signal \"fill_done2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DATA_BUFFERING_SYSTEM.vhd" "" { Text "C:/Users/mrico/OneDrive/Desktop/Embedded System Design Practices/DATA_BUFFERING_SYSTEM_OLD_5/DATA_BUFFERING_SYSTEM.vhd" 254 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1616612773265 "|DATA_BUFFERING_SYSTEM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "fifo_full3 DATA_BUFFERING_SYSTEM.vhd(259) " "VHDL Process Statement warning at DATA_BUFFERING_SYSTEM.vhd(259): signal \"fifo_full3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DATA_BUFFERING_SYSTEM.vhd" "" { Text "C:/Users/mrico/OneDrive/Desktop/Embedded System Design Practices/DATA_BUFFERING_SYSTEM_OLD_5/DATA_BUFFERING_SYSTEM.vhd" 259 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1616612773265 "|DATA_BUFFERING_SYSTEM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "fill_done_demo3 DATA_BUFFERING_SYSTEM.vhd(270) " "VHDL Process Statement warning at DATA_BUFFERING_SYSTEM.vhd(270): signal \"fill_done_demo3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DATA_BUFFERING_SYSTEM.vhd" "" { Text "C:/Users/mrico/OneDrive/Desktop/Embedded System Design Practices/DATA_BUFFERING_SYSTEM_OLD_5/DATA_BUFFERING_SYSTEM.vhd" 270 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1616612773265 "|DATA_BUFFERING_SYSTEM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "fifo_full3 DATA_BUFFERING_SYSTEM.vhd(276) " "VHDL Process Statement warning at DATA_BUFFERING_SYSTEM.vhd(276): signal \"fifo_full3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DATA_BUFFERING_SYSTEM.vhd" "" { Text "C:/Users/mrico/OneDrive/Desktop/Embedded System Design Practices/DATA_BUFFERING_SYSTEM_OLD_5/DATA_BUFFERING_SYSTEM.vhd" 276 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1616612773265 "|DATA_BUFFERING_SYSTEM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "fill_done3 DATA_BUFFERING_SYSTEM.vhd(278) " "VHDL Process Statement warning at DATA_BUFFERING_SYSTEM.vhd(278): signal \"fill_done3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DATA_BUFFERING_SYSTEM.vhd" "" { Text "C:/Users/mrico/OneDrive/Desktop/Embedded System Design Practices/DATA_BUFFERING_SYSTEM_OLD_5/DATA_BUFFERING_SYSTEM.vhd" 278 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1616612773265 "|DATA_BUFFERING_SYSTEM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "fifo_full1 DATA_BUFFERING_SYSTEM.vhd(290) " "VHDL Process Statement warning at DATA_BUFFERING_SYSTEM.vhd(290): signal \"fifo_full1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DATA_BUFFERING_SYSTEM.vhd" "" { Text "C:/Users/mrico/OneDrive/Desktop/Embedded System Design Practices/DATA_BUFFERING_SYSTEM_OLD_5/DATA_BUFFERING_SYSTEM.vhd" 290 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1616612773265 "|DATA_BUFFERING_SYSTEM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "fifo_full2 DATA_BUFFERING_SYSTEM.vhd(290) " "VHDL Process Statement warning at DATA_BUFFERING_SYSTEM.vhd(290): signal \"fifo_full2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DATA_BUFFERING_SYSTEM.vhd" "" { Text "C:/Users/mrico/OneDrive/Desktop/Embedded System Design Practices/DATA_BUFFERING_SYSTEM_OLD_5/DATA_BUFFERING_SYSTEM.vhd" 290 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1616612773265 "|DATA_BUFFERING_SYSTEM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "fifo_full3 DATA_BUFFERING_SYSTEM.vhd(290) " "VHDL Process Statement warning at DATA_BUFFERING_SYSTEM.vhd(290): signal \"fifo_full3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DATA_BUFFERING_SYSTEM.vhd" "" { Text "C:/Users/mrico/OneDrive/Desktop/Embedded System Design Practices/DATA_BUFFERING_SYSTEM_OLD_5/DATA_BUFFERING_SYSTEM.vhd" 290 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1616612773265 "|DATA_BUFFERING_SYSTEM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ready_to_empty2 DATA_BUFFERING_SYSTEM.vhd(301) " "VHDL Process Statement warning at DATA_BUFFERING_SYSTEM.vhd(301): signal \"ready_to_empty2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DATA_BUFFERING_SYSTEM.vhd" "" { Text "C:/Users/mrico/OneDrive/Desktop/Embedded System Design Practices/DATA_BUFFERING_SYSTEM_OLD_5/DATA_BUFFERING_SYSTEM.vhd" 301 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1616612773265 "|DATA_BUFFERING_SYSTEM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "fifo_full1 DATA_BUFFERING_SYSTEM.vhd(314) " "VHDL Process Statement warning at DATA_BUFFERING_SYSTEM.vhd(314): signal \"fifo_full1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DATA_BUFFERING_SYSTEM.vhd" "" { Text "C:/Users/mrico/OneDrive/Desktop/Embedded System Design Practices/DATA_BUFFERING_SYSTEM_OLD_5/DATA_BUFFERING_SYSTEM.vhd" 314 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1616612773265 "|DATA_BUFFERING_SYSTEM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "fifo_full2 DATA_BUFFERING_SYSTEM.vhd(320) " "VHDL Process Statement warning at DATA_BUFFERING_SYSTEM.vhd(320): signal \"fifo_full2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DATA_BUFFERING_SYSTEM.vhd" "" { Text "C:/Users/mrico/OneDrive/Desktop/Embedded System Design Practices/DATA_BUFFERING_SYSTEM_OLD_5/DATA_BUFFERING_SYSTEM.vhd" 320 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1616612773265 "|DATA_BUFFERING_SYSTEM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "fifo_full1 DATA_BUFFERING_SYSTEM.vhd(320) " "VHDL Process Statement warning at DATA_BUFFERING_SYSTEM.vhd(320): signal \"fifo_full1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DATA_BUFFERING_SYSTEM.vhd" "" { Text "C:/Users/mrico/OneDrive/Desktop/Embedded System Design Practices/DATA_BUFFERING_SYSTEM_OLD_5/DATA_BUFFERING_SYSTEM.vhd" 320 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1616612773265 "|DATA_BUFFERING_SYSTEM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "fifo_full3 DATA_BUFFERING_SYSTEM.vhd(326) " "VHDL Process Statement warning at DATA_BUFFERING_SYSTEM.vhd(326): signal \"fifo_full3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DATA_BUFFERING_SYSTEM.vhd" "" { Text "C:/Users/mrico/OneDrive/Desktop/Embedded System Design Practices/DATA_BUFFERING_SYSTEM_OLD_5/DATA_BUFFERING_SYSTEM.vhd" 326 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1616612773265 "|DATA_BUFFERING_SYSTEM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "fifo_full2 DATA_BUFFERING_SYSTEM.vhd(326) " "VHDL Process Statement warning at DATA_BUFFERING_SYSTEM.vhd(326): signal \"fifo_full2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DATA_BUFFERING_SYSTEM.vhd" "" { Text "C:/Users/mrico/OneDrive/Desktop/Embedded System Design Practices/DATA_BUFFERING_SYSTEM_OLD_5/DATA_BUFFERING_SYSTEM.vhd" 326 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1616612773265 "|DATA_BUFFERING_SYSTEM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "fifo_full1 DATA_BUFFERING_SYSTEM.vhd(326) " "VHDL Process Statement warning at DATA_BUFFERING_SYSTEM.vhd(326): signal \"fifo_full1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DATA_BUFFERING_SYSTEM.vhd" "" { Text "C:/Users/mrico/OneDrive/Desktop/Embedded System Design Practices/DATA_BUFFERING_SYSTEM_OLD_5/DATA_BUFFERING_SYSTEM.vhd" 326 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1616612773265 "|DATA_BUFFERING_SYSTEM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "empty1 DATA_BUFFERING_SYSTEM.vhd(340) " "VHDL Process Statement warning at DATA_BUFFERING_SYSTEM.vhd(340): signal \"empty1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DATA_BUFFERING_SYSTEM.vhd" "" { Text "C:/Users/mrico/OneDrive/Desktop/Embedded System Design Practices/DATA_BUFFERING_SYSTEM_OLD_5/DATA_BUFFERING_SYSTEM.vhd" 340 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1616612773266 "|DATA_BUFFERING_SYSTEM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DOUT1 DATA_BUFFERING_SYSTEM.vhd(342) " "VHDL Process Statement warning at DATA_BUFFERING_SYSTEM.vhd(342): signal \"DOUT1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DATA_BUFFERING_SYSTEM.vhd" "" { Text "C:/Users/mrico/OneDrive/Desktop/Embedded System Design Practices/DATA_BUFFERING_SYSTEM_OLD_5/DATA_BUFFERING_SYSTEM.vhd" 342 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1616612773266 "|DATA_BUFFERING_SYSTEM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "empty2 DATA_BUFFERING_SYSTEM.vhd(347) " "VHDL Process Statement warning at DATA_BUFFERING_SYSTEM.vhd(347): signal \"empty2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DATA_BUFFERING_SYSTEM.vhd" "" { Text "C:/Users/mrico/OneDrive/Desktop/Embedded System Design Practices/DATA_BUFFERING_SYSTEM_OLD_5/DATA_BUFFERING_SYSTEM.vhd" 347 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1616612773266 "|DATA_BUFFERING_SYSTEM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DOUT2 DATA_BUFFERING_SYSTEM.vhd(349) " "VHDL Process Statement warning at DATA_BUFFERING_SYSTEM.vhd(349): signal \"DOUT2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DATA_BUFFERING_SYSTEM.vhd" "" { Text "C:/Users/mrico/OneDrive/Desktop/Embedded System Design Practices/DATA_BUFFERING_SYSTEM_OLD_5/DATA_BUFFERING_SYSTEM.vhd" 349 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1616612773266 "|DATA_BUFFERING_SYSTEM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "empty3 DATA_BUFFERING_SYSTEM.vhd(354) " "VHDL Process Statement warning at DATA_BUFFERING_SYSTEM.vhd(354): signal \"empty3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DATA_BUFFERING_SYSTEM.vhd" "" { Text "C:/Users/mrico/OneDrive/Desktop/Embedded System Design Practices/DATA_BUFFERING_SYSTEM_OLD_5/DATA_BUFFERING_SYSTEM.vhd" 354 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1616612773266 "|DATA_BUFFERING_SYSTEM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DOUT3 DATA_BUFFERING_SYSTEM.vhd(356) " "VHDL Process Statement warning at DATA_BUFFERING_SYSTEM.vhd(356): signal \"DOUT3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DATA_BUFFERING_SYSTEM.vhd" "" { Text "C:/Users/mrico/OneDrive/Desktop/Embedded System Design Practices/DATA_BUFFERING_SYSTEM_OLD_5/DATA_BUFFERING_SYSTEM.vhd" 356 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1616612773266 "|DATA_BUFFERING_SYSTEM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "fifo_empty1 DATA_BUFFERING_SYSTEM.vhd(364) " "VHDL Process Statement warning at DATA_BUFFERING_SYSTEM.vhd(364): signal \"fifo_empty1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DATA_BUFFERING_SYSTEM.vhd" "" { Text "C:/Users/mrico/OneDrive/Desktop/Embedded System Design Practices/DATA_BUFFERING_SYSTEM_OLD_5/DATA_BUFFERING_SYSTEM.vhd" 364 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1616612773266 "|DATA_BUFFERING_SYSTEM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "fifo_empty2 DATA_BUFFERING_SYSTEM.vhd(371) " "VHDL Process Statement warning at DATA_BUFFERING_SYSTEM.vhd(371): signal \"fifo_empty2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DATA_BUFFERING_SYSTEM.vhd" "" { Text "C:/Users/mrico/OneDrive/Desktop/Embedded System Design Practices/DATA_BUFFERING_SYSTEM_OLD_5/DATA_BUFFERING_SYSTEM.vhd" 371 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1616612773266 "|DATA_BUFFERING_SYSTEM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "fifo_empty3 DATA_BUFFERING_SYSTEM.vhd(378) " "VHDL Process Statement warning at DATA_BUFFERING_SYSTEM.vhd(378): signal \"fifo_empty3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DATA_BUFFERING_SYSTEM.vhd" "" { Text "C:/Users/mrico/OneDrive/Desktop/Embedded System Design Practices/DATA_BUFFERING_SYSTEM_OLD_5/DATA_BUFFERING_SYSTEM.vhd" 378 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1616612773266 "|DATA_BUFFERING_SYSTEM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "fifo_full1 DATA_BUFFERING_SYSTEM.vhd(388) " "VHDL Process Statement warning at DATA_BUFFERING_SYSTEM.vhd(388): signal \"fifo_full1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DATA_BUFFERING_SYSTEM.vhd" "" { Text "C:/Users/mrico/OneDrive/Desktop/Embedded System Design Practices/DATA_BUFFERING_SYSTEM_OLD_5/DATA_BUFFERING_SYSTEM.vhd" 388 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1616612773266 "|DATA_BUFFERING_SYSTEM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "fifo_full2 DATA_BUFFERING_SYSTEM.vhd(388) " "VHDL Process Statement warning at DATA_BUFFERING_SYSTEM.vhd(388): signal \"fifo_full2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DATA_BUFFERING_SYSTEM.vhd" "" { Text "C:/Users/mrico/OneDrive/Desktop/Embedded System Design Practices/DATA_BUFFERING_SYSTEM_OLD_5/DATA_BUFFERING_SYSTEM.vhd" 388 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1616612773266 "|DATA_BUFFERING_SYSTEM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "fifo_full3 DATA_BUFFERING_SYSTEM.vhd(388) " "VHDL Process Statement warning at DATA_BUFFERING_SYSTEM.vhd(388): signal \"fifo_full3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DATA_BUFFERING_SYSTEM.vhd" "" { Text "C:/Users/mrico/OneDrive/Desktop/Embedded System Design Practices/DATA_BUFFERING_SYSTEM_OLD_5/DATA_BUFFERING_SYSTEM.vhd" 388 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1616612773266 "|DATA_BUFFERING_SYSTEM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data_bus_system_full DATA_BUFFERING_SYSTEM.vhd(395) " "VHDL Process Statement warning at DATA_BUFFERING_SYSTEM.vhd(395): signal \"data_bus_system_full\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DATA_BUFFERING_SYSTEM.vhd" "" { Text "C:/Users/mrico/OneDrive/Desktop/Embedded System Design Practices/DATA_BUFFERING_SYSTEM_OLD_5/DATA_BUFFERING_SYSTEM.vhd" 395 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1616612773266 "|DATA_BUFFERING_SYSTEM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "fifo_empty1 DATA_BUFFERING_SYSTEM.vhd(397) " "VHDL Process Statement warning at DATA_BUFFERING_SYSTEM.vhd(397): signal \"fifo_empty1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DATA_BUFFERING_SYSTEM.vhd" "" { Text "C:/Users/mrico/OneDrive/Desktop/Embedded System Design Practices/DATA_BUFFERING_SYSTEM_OLD_5/DATA_BUFFERING_SYSTEM.vhd" 397 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1616612773266 "|DATA_BUFFERING_SYSTEM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "empty_done_demo1 DATA_BUFFERING_SYSTEM.vhd(408) " "VHDL Process Statement warning at DATA_BUFFERING_SYSTEM.vhd(408): signal \"empty_done_demo1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DATA_BUFFERING_SYSTEM.vhd" "" { Text "C:/Users/mrico/OneDrive/Desktop/Embedded System Design Practices/DATA_BUFFERING_SYSTEM_OLD_5/DATA_BUFFERING_SYSTEM.vhd" 408 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1616612773266 "|DATA_BUFFERING_SYSTEM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "fifo_empty1 DATA_BUFFERING_SYSTEM.vhd(414) " "VHDL Process Statement warning at DATA_BUFFERING_SYSTEM.vhd(414): signal \"fifo_empty1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DATA_BUFFERING_SYSTEM.vhd" "" { Text "C:/Users/mrico/OneDrive/Desktop/Embedded System Design Practices/DATA_BUFFERING_SYSTEM_OLD_5/DATA_BUFFERING_SYSTEM.vhd" 414 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1616612773266 "|DATA_BUFFERING_SYSTEM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "empty_done1 DATA_BUFFERING_SYSTEM.vhd(416) " "VHDL Process Statement warning at DATA_BUFFERING_SYSTEM.vhd(416): signal \"empty_done1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DATA_BUFFERING_SYSTEM.vhd" "" { Text "C:/Users/mrico/OneDrive/Desktop/Embedded System Design Practices/DATA_BUFFERING_SYSTEM_OLD_5/DATA_BUFFERING_SYSTEM.vhd" 416 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1616612773266 "|DATA_BUFFERING_SYSTEM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "fifo_empty2 DATA_BUFFERING_SYSTEM.vhd(421) " "VHDL Process Statement warning at DATA_BUFFERING_SYSTEM.vhd(421): signal \"fifo_empty2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DATA_BUFFERING_SYSTEM.vhd" "" { Text "C:/Users/mrico/OneDrive/Desktop/Embedded System Design Practices/DATA_BUFFERING_SYSTEM_OLD_5/DATA_BUFFERING_SYSTEM.vhd" 421 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1616612773266 "|DATA_BUFFERING_SYSTEM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "empty_done_demo2 DATA_BUFFERING_SYSTEM.vhd(432) " "VHDL Process Statement warning at DATA_BUFFERING_SYSTEM.vhd(432): signal \"empty_done_demo2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DATA_BUFFERING_SYSTEM.vhd" "" { Text "C:/Users/mrico/OneDrive/Desktop/Embedded System Design Practices/DATA_BUFFERING_SYSTEM_OLD_5/DATA_BUFFERING_SYSTEM.vhd" 432 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1616612773267 "|DATA_BUFFERING_SYSTEM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "fifo_empty2 DATA_BUFFERING_SYSTEM.vhd(438) " "VHDL Process Statement warning at DATA_BUFFERING_SYSTEM.vhd(438): signal \"fifo_empty2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DATA_BUFFERING_SYSTEM.vhd" "" { Text "C:/Users/mrico/OneDrive/Desktop/Embedded System Design Practices/DATA_BUFFERING_SYSTEM_OLD_5/DATA_BUFFERING_SYSTEM.vhd" 438 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1616612773267 "|DATA_BUFFERING_SYSTEM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "empty_done2 DATA_BUFFERING_SYSTEM.vhd(440) " "VHDL Process Statement warning at DATA_BUFFERING_SYSTEM.vhd(440): signal \"empty_done2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DATA_BUFFERING_SYSTEM.vhd" "" { Text "C:/Users/mrico/OneDrive/Desktop/Embedded System Design Practices/DATA_BUFFERING_SYSTEM_OLD_5/DATA_BUFFERING_SYSTEM.vhd" 440 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1616612773267 "|DATA_BUFFERING_SYSTEM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "fifo_empty3 DATA_BUFFERING_SYSTEM.vhd(445) " "VHDL Process Statement warning at DATA_BUFFERING_SYSTEM.vhd(445): signal \"fifo_empty3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DATA_BUFFERING_SYSTEM.vhd" "" { Text "C:/Users/mrico/OneDrive/Desktop/Embedded System Design Practices/DATA_BUFFERING_SYSTEM_OLD_5/DATA_BUFFERING_SYSTEM.vhd" 445 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1616612773267 "|DATA_BUFFERING_SYSTEM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "empty_done_demo3 DATA_BUFFERING_SYSTEM.vhd(456) " "VHDL Process Statement warning at DATA_BUFFERING_SYSTEM.vhd(456): signal \"empty_done_demo3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DATA_BUFFERING_SYSTEM.vhd" "" { Text "C:/Users/mrico/OneDrive/Desktop/Embedded System Design Practices/DATA_BUFFERING_SYSTEM_OLD_5/DATA_BUFFERING_SYSTEM.vhd" 456 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1616612773267 "|DATA_BUFFERING_SYSTEM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "fifo_empty3 DATA_BUFFERING_SYSTEM.vhd(462) " "VHDL Process Statement warning at DATA_BUFFERING_SYSTEM.vhd(462): signal \"fifo_empty3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DATA_BUFFERING_SYSTEM.vhd" "" { Text "C:/Users/mrico/OneDrive/Desktop/Embedded System Design Practices/DATA_BUFFERING_SYSTEM_OLD_5/DATA_BUFFERING_SYSTEM.vhd" 462 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1616612773267 "|DATA_BUFFERING_SYSTEM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "empty_done3 DATA_BUFFERING_SYSTEM.vhd(464) " "VHDL Process Statement warning at DATA_BUFFERING_SYSTEM.vhd(464): signal \"empty_done3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DATA_BUFFERING_SYSTEM.vhd" "" { Text "C:/Users/mrico/OneDrive/Desktop/Embedded System Design Practices/DATA_BUFFERING_SYSTEM_OLD_5/DATA_BUFFERING_SYSTEM.vhd" 464 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1616612773267 "|DATA_BUFFERING_SYSTEM"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "DOUT DATA_BUFFERING_SYSTEM.vhd(102) " "VHDL Process Statement warning at DATA_BUFFERING_SYSTEM.vhd(102): inferring latch(es) for signal or variable \"DOUT\", which holds its previous value in one or more paths through the process" {  } { { "DATA_BUFFERING_SYSTEM.vhd" "" { Text "C:/Users/mrico/OneDrive/Desktop/Embedded System Design Practices/DATA_BUFFERING_SYSTEM_OLD_5/DATA_BUFFERING_SYSTEM.vhd" 102 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1616612773267 "|DATA_BUFFERING_SYSTEM"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "fill1 DATA_BUFFERING_SYSTEM.vhd(102) " "VHDL Process Statement warning at DATA_BUFFERING_SYSTEM.vhd(102): inferring latch(es) for signal or variable \"fill1\", which holds its previous value in one or more paths through the process" {  } { { "DATA_BUFFERING_SYSTEM.vhd" "" { Text "C:/Users/mrico/OneDrive/Desktop/Embedded System Design Practices/DATA_BUFFERING_SYSTEM_OLD_5/DATA_BUFFERING_SYSTEM.vhd" 102 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1616612773267 "|DATA_BUFFERING_SYSTEM"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "fill2 DATA_BUFFERING_SYSTEM.vhd(102) " "VHDL Process Statement warning at DATA_BUFFERING_SYSTEM.vhd(102): inferring latch(es) for signal or variable \"fill2\", which holds its previous value in one or more paths through the process" {  } { { "DATA_BUFFERING_SYSTEM.vhd" "" { Text "C:/Users/mrico/OneDrive/Desktop/Embedded System Design Practices/DATA_BUFFERING_SYSTEM_OLD_5/DATA_BUFFERING_SYSTEM.vhd" 102 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1616612773267 "|DATA_BUFFERING_SYSTEM"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "fill3 DATA_BUFFERING_SYSTEM.vhd(102) " "VHDL Process Statement warning at DATA_BUFFERING_SYSTEM.vhd(102): inferring latch(es) for signal or variable \"fill3\", which holds its previous value in one or more paths through the process" {  } { { "DATA_BUFFERING_SYSTEM.vhd" "" { Text "C:/Users/mrico/OneDrive/Desktop/Embedded System Design Practices/DATA_BUFFERING_SYSTEM_OLD_5/DATA_BUFFERING_SYSTEM.vhd" 102 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1616612773267 "|DATA_BUFFERING_SYSTEM"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "data_bus_system_empty DATA_BUFFERING_SYSTEM.vhd(102) " "VHDL Process Statement warning at DATA_BUFFERING_SYSTEM.vhd(102): inferring latch(es) for signal or variable \"data_bus_system_empty\", which holds its previous value in one or more paths through the process" {  } { { "DATA_BUFFERING_SYSTEM.vhd" "" { Text "C:/Users/mrico/OneDrive/Desktop/Embedded System Design Practices/DATA_BUFFERING_SYSTEM_OLD_5/DATA_BUFFERING_SYSTEM.vhd" 102 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1616612773267 "|DATA_BUFFERING_SYSTEM"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "fill_done DATA_BUFFERING_SYSTEM.vhd(102) " "VHDL Process Statement warning at DATA_BUFFERING_SYSTEM.vhd(102): inferring latch(es) for signal or variable \"fill_done\", which holds its previous value in one or more paths through the process" {  } { { "DATA_BUFFERING_SYSTEM.vhd" "" { Text "C:/Users/mrico/OneDrive/Desktop/Embedded System Design Practices/DATA_BUFFERING_SYSTEM_OLD_5/DATA_BUFFERING_SYSTEM.vhd" 102 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1616612773267 "|DATA_BUFFERING_SYSTEM"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "empty1 DATA_BUFFERING_SYSTEM.vhd(102) " "VHDL Process Statement warning at DATA_BUFFERING_SYSTEM.vhd(102): inferring latch(es) for signal or variable \"empty1\", which holds its previous value in one or more paths through the process" {  } { { "DATA_BUFFERING_SYSTEM.vhd" "" { Text "C:/Users/mrico/OneDrive/Desktop/Embedded System Design Practices/DATA_BUFFERING_SYSTEM_OLD_5/DATA_BUFFERING_SYSTEM.vhd" 102 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1616612773267 "|DATA_BUFFERING_SYSTEM"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "empty2 DATA_BUFFERING_SYSTEM.vhd(102) " "VHDL Process Statement warning at DATA_BUFFERING_SYSTEM.vhd(102): inferring latch(es) for signal or variable \"empty2\", which holds its previous value in one or more paths through the process" {  } { { "DATA_BUFFERING_SYSTEM.vhd" "" { Text "C:/Users/mrico/OneDrive/Desktop/Embedded System Design Practices/DATA_BUFFERING_SYSTEM_OLD_5/DATA_BUFFERING_SYSTEM.vhd" 102 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1616612773267 "|DATA_BUFFERING_SYSTEM"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "empty3 DATA_BUFFERING_SYSTEM.vhd(102) " "VHDL Process Statement warning at DATA_BUFFERING_SYSTEM.vhd(102): inferring latch(es) for signal or variable \"empty3\", which holds its previous value in one or more paths through the process" {  } { { "DATA_BUFFERING_SYSTEM.vhd" "" { Text "C:/Users/mrico/OneDrive/Desktop/Embedded System Design Practices/DATA_BUFFERING_SYSTEM_OLD_5/DATA_BUFFERING_SYSTEM.vhd" 102 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1616612773267 "|DATA_BUFFERING_SYSTEM"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "data_bus_system_full DATA_BUFFERING_SYSTEM.vhd(102) " "VHDL Process Statement warning at DATA_BUFFERING_SYSTEM.vhd(102): inferring latch(es) for signal or variable \"data_bus_system_full\", which holds its previous value in one or more paths through the process" {  } { { "DATA_BUFFERING_SYSTEM.vhd" "" { Text "C:/Users/mrico/OneDrive/Desktop/Embedded System Design Practices/DATA_BUFFERING_SYSTEM_OLD_5/DATA_BUFFERING_SYSTEM.vhd" 102 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1616612773267 "|DATA_BUFFERING_SYSTEM"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "empty_done DATA_BUFFERING_SYSTEM.vhd(102) " "VHDL Process Statement warning at DATA_BUFFERING_SYSTEM.vhd(102): inferring latch(es) for signal or variable \"empty_done\", which holds its previous value in one or more paths through the process" {  } { { "DATA_BUFFERING_SYSTEM.vhd" "" { Text "C:/Users/mrico/OneDrive/Desktop/Embedded System Design Practices/DATA_BUFFERING_SYSTEM_OLD_5/DATA_BUFFERING_SYSTEM.vhd" 102 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1616612773268 "|DATA_BUFFERING_SYSTEM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "empty_done DATA_BUFFERING_SYSTEM.vhd(102) " "Inferred latch for \"empty_done\" at DATA_BUFFERING_SYSTEM.vhd(102)" {  } { { "DATA_BUFFERING_SYSTEM.vhd" "" { Text "C:/Users/mrico/OneDrive/Desktop/Embedded System Design Practices/DATA_BUFFERING_SYSTEM_OLD_5/DATA_BUFFERING_SYSTEM.vhd" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1616612773268 "|DATA_BUFFERING_SYSTEM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_bus_system_full DATA_BUFFERING_SYSTEM.vhd(102) " "Inferred latch for \"data_bus_system_full\" at DATA_BUFFERING_SYSTEM.vhd(102)" {  } { { "DATA_BUFFERING_SYSTEM.vhd" "" { Text "C:/Users/mrico/OneDrive/Desktop/Embedded System Design Practices/DATA_BUFFERING_SYSTEM_OLD_5/DATA_BUFFERING_SYSTEM.vhd" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1616612773268 "|DATA_BUFFERING_SYSTEM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "empty3 DATA_BUFFERING_SYSTEM.vhd(102) " "Inferred latch for \"empty3\" at DATA_BUFFERING_SYSTEM.vhd(102)" {  } { { "DATA_BUFFERING_SYSTEM.vhd" "" { Text "C:/Users/mrico/OneDrive/Desktop/Embedded System Design Practices/DATA_BUFFERING_SYSTEM_OLD_5/DATA_BUFFERING_SYSTEM.vhd" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1616612773268 "|DATA_BUFFERING_SYSTEM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "empty2 DATA_BUFFERING_SYSTEM.vhd(102) " "Inferred latch for \"empty2\" at DATA_BUFFERING_SYSTEM.vhd(102)" {  } { { "DATA_BUFFERING_SYSTEM.vhd" "" { Text "C:/Users/mrico/OneDrive/Desktop/Embedded System Design Practices/DATA_BUFFERING_SYSTEM_OLD_5/DATA_BUFFERING_SYSTEM.vhd" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1616612773268 "|DATA_BUFFERING_SYSTEM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "empty1 DATA_BUFFERING_SYSTEM.vhd(102) " "Inferred latch for \"empty1\" at DATA_BUFFERING_SYSTEM.vhd(102)" {  } { { "DATA_BUFFERING_SYSTEM.vhd" "" { Text "C:/Users/mrico/OneDrive/Desktop/Embedded System Design Practices/DATA_BUFFERING_SYSTEM_OLD_5/DATA_BUFFERING_SYSTEM.vhd" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1616612773268 "|DATA_BUFFERING_SYSTEM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fill_done DATA_BUFFERING_SYSTEM.vhd(102) " "Inferred latch for \"fill_done\" at DATA_BUFFERING_SYSTEM.vhd(102)" {  } { { "DATA_BUFFERING_SYSTEM.vhd" "" { Text "C:/Users/mrico/OneDrive/Desktop/Embedded System Design Practices/DATA_BUFFERING_SYSTEM_OLD_5/DATA_BUFFERING_SYSTEM.vhd" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1616612773268 "|DATA_BUFFERING_SYSTEM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_bus_system_empty DATA_BUFFERING_SYSTEM.vhd(102) " "Inferred latch for \"data_bus_system_empty\" at DATA_BUFFERING_SYSTEM.vhd(102)" {  } { { "DATA_BUFFERING_SYSTEM.vhd" "" { Text "C:/Users/mrico/OneDrive/Desktop/Embedded System Design Practices/DATA_BUFFERING_SYSTEM_OLD_5/DATA_BUFFERING_SYSTEM.vhd" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1616612773268 "|DATA_BUFFERING_SYSTEM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fill3 DATA_BUFFERING_SYSTEM.vhd(102) " "Inferred latch for \"fill3\" at DATA_BUFFERING_SYSTEM.vhd(102)" {  } { { "DATA_BUFFERING_SYSTEM.vhd" "" { Text "C:/Users/mrico/OneDrive/Desktop/Embedded System Design Practices/DATA_BUFFERING_SYSTEM_OLD_5/DATA_BUFFERING_SYSTEM.vhd" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1616612773268 "|DATA_BUFFERING_SYSTEM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fill2 DATA_BUFFERING_SYSTEM.vhd(102) " "Inferred latch for \"fill2\" at DATA_BUFFERING_SYSTEM.vhd(102)" {  } { { "DATA_BUFFERING_SYSTEM.vhd" "" { Text "C:/Users/mrico/OneDrive/Desktop/Embedded System Design Practices/DATA_BUFFERING_SYSTEM_OLD_5/DATA_BUFFERING_SYSTEM.vhd" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1616612773268 "|DATA_BUFFERING_SYSTEM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fill1 DATA_BUFFERING_SYSTEM.vhd(102) " "Inferred latch for \"fill1\" at DATA_BUFFERING_SYSTEM.vhd(102)" {  } { { "DATA_BUFFERING_SYSTEM.vhd" "" { Text "C:/Users/mrico/OneDrive/Desktop/Embedded System Design Practices/DATA_BUFFERING_SYSTEM_OLD_5/DATA_BUFFERING_SYSTEM.vhd" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1616612773268 "|DATA_BUFFERING_SYSTEM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DOUT\[0\] DATA_BUFFERING_SYSTEM.vhd(102) " "Inferred latch for \"DOUT\[0\]\" at DATA_BUFFERING_SYSTEM.vhd(102)" {  } { { "DATA_BUFFERING_SYSTEM.vhd" "" { Text "C:/Users/mrico/OneDrive/Desktop/Embedded System Design Practices/DATA_BUFFERING_SYSTEM_OLD_5/DATA_BUFFERING_SYSTEM.vhd" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1616612773268 "|DATA_BUFFERING_SYSTEM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DOUT\[1\] DATA_BUFFERING_SYSTEM.vhd(102) " "Inferred latch for \"DOUT\[1\]\" at DATA_BUFFERING_SYSTEM.vhd(102)" {  } { { "DATA_BUFFERING_SYSTEM.vhd" "" { Text "C:/Users/mrico/OneDrive/Desktop/Embedded System Design Practices/DATA_BUFFERING_SYSTEM_OLD_5/DATA_BUFFERING_SYSTEM.vhd" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1616612773268 "|DATA_BUFFERING_SYSTEM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DOUT\[2\] DATA_BUFFERING_SYSTEM.vhd(102) " "Inferred latch for \"DOUT\[2\]\" at DATA_BUFFERING_SYSTEM.vhd(102)" {  } { { "DATA_BUFFERING_SYSTEM.vhd" "" { Text "C:/Users/mrico/OneDrive/Desktop/Embedded System Design Practices/DATA_BUFFERING_SYSTEM_OLD_5/DATA_BUFFERING_SYSTEM.vhd" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1616612773268 "|DATA_BUFFERING_SYSTEM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DOUT\[3\] DATA_BUFFERING_SYSTEM.vhd(102) " "Inferred latch for \"DOUT\[3\]\" at DATA_BUFFERING_SYSTEM.vhd(102)" {  } { { "DATA_BUFFERING_SYSTEM.vhd" "" { Text "C:/Users/mrico/OneDrive/Desktop/Embedded System Design Practices/DATA_BUFFERING_SYSTEM_OLD_5/DATA_BUFFERING_SYSTEM.vhd" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1616612773268 "|DATA_BUFFERING_SYSTEM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DOUT\[4\] DATA_BUFFERING_SYSTEM.vhd(102) " "Inferred latch for \"DOUT\[4\]\" at DATA_BUFFERING_SYSTEM.vhd(102)" {  } { { "DATA_BUFFERING_SYSTEM.vhd" "" { Text "C:/Users/mrico/OneDrive/Desktop/Embedded System Design Practices/DATA_BUFFERING_SYSTEM_OLD_5/DATA_BUFFERING_SYSTEM.vhd" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1616612773268 "|DATA_BUFFERING_SYSTEM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DOUT\[5\] DATA_BUFFERING_SYSTEM.vhd(102) " "Inferred latch for \"DOUT\[5\]\" at DATA_BUFFERING_SYSTEM.vhd(102)" {  } { { "DATA_BUFFERING_SYSTEM.vhd" "" { Text "C:/Users/mrico/OneDrive/Desktop/Embedded System Design Practices/DATA_BUFFERING_SYSTEM_OLD_5/DATA_BUFFERING_SYSTEM.vhd" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1616612773268 "|DATA_BUFFERING_SYSTEM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DOUT\[6\] DATA_BUFFERING_SYSTEM.vhd(102) " "Inferred latch for \"DOUT\[6\]\" at DATA_BUFFERING_SYSTEM.vhd(102)" {  } { { "DATA_BUFFERING_SYSTEM.vhd" "" { Text "C:/Users/mrico/OneDrive/Desktop/Embedded System Design Practices/DATA_BUFFERING_SYSTEM_OLD_5/DATA_BUFFERING_SYSTEM.vhd" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1616612773268 "|DATA_BUFFERING_SYSTEM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DOUT\[7\] DATA_BUFFERING_SYSTEM.vhd(102) " "Inferred latch for \"DOUT\[7\]\" at DATA_BUFFERING_SYSTEM.vhd(102)" {  } { { "DATA_BUFFERING_SYSTEM.vhd" "" { Text "C:/Users/mrico/OneDrive/Desktop/Embedded System Design Practices/DATA_BUFFERING_SYSTEM_OLD_5/DATA_BUFFERING_SYSTEM.vhd" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1616612773269 "|DATA_BUFFERING_SYSTEM"}
{ "Warning" "WSGN_SEARCH_FILE" "fifo_block.vhd 2 1 " "Using design file fifo_block.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FIFO_BLOCK-behaviour " "Found design unit 1: FIFO_BLOCK-behaviour" {  } { { "fifo_block.vhd" "" { Text "C:/Users/mrico/OneDrive/Desktop/Embedded System Design Practices/DATA_BUFFERING_SYSTEM_OLD_5/fifo_block.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616612773282 ""} { "Info" "ISGN_ENTITY_NAME" "1 FIFO_BLOCK " "Found entity 1: FIFO_BLOCK" {  } { { "fifo_block.vhd" "" { Text "C:/Users/mrico/OneDrive/Desktop/Embedded System Design Practices/DATA_BUFFERING_SYSTEM_OLD_5/fifo_block.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616612773282 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1616612773282 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FIFO_BLOCK FIFO_BLOCK:FIFO1 " "Elaborating entity \"FIFO_BLOCK\" for hierarchy \"FIFO_BLOCK:FIFO1\"" {  } { { "DATA_BUFFERING_SYSTEM.vhd" "FIFO1" { Text "C:/Users/mrico/OneDrive/Desktop/Embedded System Design Practices/DATA_BUFFERING_SYSTEM_OLD_5/DATA_BUFFERING_SYSTEM.vhd" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616612773283 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "din_address fifo_block.vhd(63) " "VHDL Process Statement warning at fifo_block.vhd(63): signal \"din_address\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "fifo_block.vhd" "" { Text "C:/Users/mrico/OneDrive/Desktop/Embedded System Design Practices/DATA_BUFFERING_SYSTEM_OLD_5/fifo_block.vhd" 63 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1616612773305 "|DATA_BUFFERING_SYSTEM|FIFO_BLOCK:FIFO1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "din_address fifo_block.vhd(71) " "VHDL Process Statement warning at fifo_block.vhd(71): signal \"din_address\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "fifo_block.vhd" "" { Text "C:/Users/mrico/OneDrive/Desktop/Embedded System Design Practices/DATA_BUFFERING_SYSTEM_OLD_5/fifo_block.vhd" 71 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1616612773305 "|DATA_BUFFERING_SYSTEM|FIFO_BLOCK:FIFO1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dout_address fifo_block.vhd(89) " "VHDL Process Statement warning at fifo_block.vhd(89): signal \"dout_address\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "fifo_block.vhd" "" { Text "C:/Users/mrico/OneDrive/Desktop/Embedded System Design Practices/DATA_BUFFERING_SYSTEM_OLD_5/fifo_block.vhd" 89 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1616612773305 "|DATA_BUFFERING_SYSTEM|FIFO_BLOCK:FIFO1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dout_address fifo_block.vhd(97) " "VHDL Process Statement warning at fifo_block.vhd(97): signal \"dout_address\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "fifo_block.vhd" "" { Text "C:/Users/mrico/OneDrive/Desktop/Embedded System Design Practices/DATA_BUFFERING_SYSTEM_OLD_5/fifo_block.vhd" 97 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1616612773306 "|DATA_BUFFERING_SYSTEM|FIFO_BLOCK:FIFO1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "fifo_full fifo_block.vhd(32) " "VHDL Process Statement warning at fifo_block.vhd(32): inferring latch(es) for signal or variable \"fifo_full\", which holds its previous value in one or more paths through the process" {  } { { "fifo_block.vhd" "" { Text "C:/Users/mrico/OneDrive/Desktop/Embedded System Design Practices/DATA_BUFFERING_SYSTEM_OLD_5/fifo_block.vhd" 32 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1616612773306 "|DATA_BUFFERING_SYSTEM|FIFO_BLOCK:FIFO1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "fifo_empty fifo_block.vhd(32) " "VHDL Process Statement warning at fifo_block.vhd(32): inferring latch(es) for signal or variable \"fifo_empty\", which holds its previous value in one or more paths through the process" {  } { { "fifo_block.vhd" "" { Text "C:/Users/mrico/OneDrive/Desktop/Embedded System Design Practices/DATA_BUFFERING_SYSTEM_OLD_5/fifo_block.vhd" 32 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1616612773306 "|DATA_BUFFERING_SYSTEM|FIFO_BLOCK:FIFO1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fifo_empty fifo_block.vhd(32) " "Inferred latch for \"fifo_empty\" at fifo_block.vhd(32)" {  } { { "fifo_block.vhd" "" { Text "C:/Users/mrico/OneDrive/Desktop/Embedded System Design Practices/DATA_BUFFERING_SYSTEM_OLD_5/fifo_block.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1616612773306 "|DATA_BUFFERING_SYSTEM|FIFO_BLOCK:FIFO1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fifo_full fifo_block.vhd(32) " "Inferred latch for \"fifo_full\" at fifo_block.vhd(32)" {  } { { "fifo_block.vhd" "" { Text "C:/Users/mrico/OneDrive/Desktop/Embedded System Design Practices/DATA_BUFFERING_SYSTEM_OLD_5/fifo_block.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1616612773306 "|DATA_BUFFERING_SYSTEM|FIFO_BLOCK:FIFO1"}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "FIFO_BLOCK:FIFO3\|DOUT\[0\] " "Converted tri-state buffer \"FIFO_BLOCK:FIFO3\|DOUT\[0\]\" feeding internal logic into a wire" {  } { { "fifo_block.vhd" "" { Text "C:/Users/mrico/OneDrive/Desktop/Embedded System Design Practices/DATA_BUFFERING_SYSTEM_OLD_5/fifo_block.vhd" 78 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1616612773788 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "FIFO_BLOCK:FIFO3\|DOUT\[1\] " "Converted tri-state buffer \"FIFO_BLOCK:FIFO3\|DOUT\[1\]\" feeding internal logic into a wire" {  } { { "fifo_block.vhd" "" { Text "C:/Users/mrico/OneDrive/Desktop/Embedded System Design Practices/DATA_BUFFERING_SYSTEM_OLD_5/fifo_block.vhd" 78 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1616612773788 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "FIFO_BLOCK:FIFO3\|DOUT\[2\] " "Converted tri-state buffer \"FIFO_BLOCK:FIFO3\|DOUT\[2\]\" feeding internal logic into a wire" {  } { { "fifo_block.vhd" "" { Text "C:/Users/mrico/OneDrive/Desktop/Embedded System Design Practices/DATA_BUFFERING_SYSTEM_OLD_5/fifo_block.vhd" 78 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1616612773788 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "FIFO_BLOCK:FIFO3\|DOUT\[3\] " "Converted tri-state buffer \"FIFO_BLOCK:FIFO3\|DOUT\[3\]\" feeding internal logic into a wire" {  } { { "fifo_block.vhd" "" { Text "C:/Users/mrico/OneDrive/Desktop/Embedded System Design Practices/DATA_BUFFERING_SYSTEM_OLD_5/fifo_block.vhd" 78 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1616612773788 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "FIFO_BLOCK:FIFO3\|DOUT\[4\] " "Converted tri-state buffer \"FIFO_BLOCK:FIFO3\|DOUT\[4\]\" feeding internal logic into a wire" {  } { { "fifo_block.vhd" "" { Text "C:/Users/mrico/OneDrive/Desktop/Embedded System Design Practices/DATA_BUFFERING_SYSTEM_OLD_5/fifo_block.vhd" 78 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1616612773788 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "FIFO_BLOCK:FIFO3\|DOUT\[5\] " "Converted tri-state buffer \"FIFO_BLOCK:FIFO3\|DOUT\[5\]\" feeding internal logic into a wire" {  } { { "fifo_block.vhd" "" { Text "C:/Users/mrico/OneDrive/Desktop/Embedded System Design Practices/DATA_BUFFERING_SYSTEM_OLD_5/fifo_block.vhd" 78 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1616612773788 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "FIFO_BLOCK:FIFO3\|DOUT\[6\] " "Converted tri-state buffer \"FIFO_BLOCK:FIFO3\|DOUT\[6\]\" feeding internal logic into a wire" {  } { { "fifo_block.vhd" "" { Text "C:/Users/mrico/OneDrive/Desktop/Embedded System Design Practices/DATA_BUFFERING_SYSTEM_OLD_5/fifo_block.vhd" 78 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1616612773788 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "FIFO_BLOCK:FIFO3\|DOUT\[7\] " "Converted tri-state buffer \"FIFO_BLOCK:FIFO3\|DOUT\[7\]\" feeding internal logic into a wire" {  } { { "fifo_block.vhd" "" { Text "C:/Users/mrico/OneDrive/Desktop/Embedded System Design Practices/DATA_BUFFERING_SYSTEM_OLD_5/fifo_block.vhd" 78 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1616612773788 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "FIFO_BLOCK:FIFO2\|DOUT\[0\] " "Converted tri-state buffer \"FIFO_BLOCK:FIFO2\|DOUT\[0\]\" feeding internal logic into a wire" {  } { { "fifo_block.vhd" "" { Text "C:/Users/mrico/OneDrive/Desktop/Embedded System Design Practices/DATA_BUFFERING_SYSTEM_OLD_5/fifo_block.vhd" 78 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1616612773788 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "FIFO_BLOCK:FIFO2\|DOUT\[1\] " "Converted tri-state buffer \"FIFO_BLOCK:FIFO2\|DOUT\[1\]\" feeding internal logic into a wire" {  } { { "fifo_block.vhd" "" { Text "C:/Users/mrico/OneDrive/Desktop/Embedded System Design Practices/DATA_BUFFERING_SYSTEM_OLD_5/fifo_block.vhd" 78 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1616612773788 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "FIFO_BLOCK:FIFO2\|DOUT\[2\] " "Converted tri-state buffer \"FIFO_BLOCK:FIFO2\|DOUT\[2\]\" feeding internal logic into a wire" {  } { { "fifo_block.vhd" "" { Text "C:/Users/mrico/OneDrive/Desktop/Embedded System Design Practices/DATA_BUFFERING_SYSTEM_OLD_5/fifo_block.vhd" 78 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1616612773788 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "FIFO_BLOCK:FIFO2\|DOUT\[3\] " "Converted tri-state buffer \"FIFO_BLOCK:FIFO2\|DOUT\[3\]\" feeding internal logic into a wire" {  } { { "fifo_block.vhd" "" { Text "C:/Users/mrico/OneDrive/Desktop/Embedded System Design Practices/DATA_BUFFERING_SYSTEM_OLD_5/fifo_block.vhd" 78 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1616612773788 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "FIFO_BLOCK:FIFO2\|DOUT\[4\] " "Converted tri-state buffer \"FIFO_BLOCK:FIFO2\|DOUT\[4\]\" feeding internal logic into a wire" {  } { { "fifo_block.vhd" "" { Text "C:/Users/mrico/OneDrive/Desktop/Embedded System Design Practices/DATA_BUFFERING_SYSTEM_OLD_5/fifo_block.vhd" 78 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1616612773788 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "FIFO_BLOCK:FIFO2\|DOUT\[5\] " "Converted tri-state buffer \"FIFO_BLOCK:FIFO2\|DOUT\[5\]\" feeding internal logic into a wire" {  } { { "fifo_block.vhd" "" { Text "C:/Users/mrico/OneDrive/Desktop/Embedded System Design Practices/DATA_BUFFERING_SYSTEM_OLD_5/fifo_block.vhd" 78 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1616612773788 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "FIFO_BLOCK:FIFO2\|DOUT\[6\] " "Converted tri-state buffer \"FIFO_BLOCK:FIFO2\|DOUT\[6\]\" feeding internal logic into a wire" {  } { { "fifo_block.vhd" "" { Text "C:/Users/mrico/OneDrive/Desktop/Embedded System Design Practices/DATA_BUFFERING_SYSTEM_OLD_5/fifo_block.vhd" 78 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1616612773788 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "FIFO_BLOCK:FIFO2\|DOUT\[7\] " "Converted tri-state buffer \"FIFO_BLOCK:FIFO2\|DOUT\[7\]\" feeding internal logic into a wire" {  } { { "fifo_block.vhd" "" { Text "C:/Users/mrico/OneDrive/Desktop/Embedded System Design Practices/DATA_BUFFERING_SYSTEM_OLD_5/fifo_block.vhd" 78 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1616612773788 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "FIFO_BLOCK:FIFO1\|DOUT\[0\] " "Converted tri-state buffer \"FIFO_BLOCK:FIFO1\|DOUT\[0\]\" feeding internal logic into a wire" {  } { { "fifo_block.vhd" "" { Text "C:/Users/mrico/OneDrive/Desktop/Embedded System Design Practices/DATA_BUFFERING_SYSTEM_OLD_5/fifo_block.vhd" 78 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1616612773788 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "FIFO_BLOCK:FIFO1\|DOUT\[1\] " "Converted tri-state buffer \"FIFO_BLOCK:FIFO1\|DOUT\[1\]\" feeding internal logic into a wire" {  } { { "fifo_block.vhd" "" { Text "C:/Users/mrico/OneDrive/Desktop/Embedded System Design Practices/DATA_BUFFERING_SYSTEM_OLD_5/fifo_block.vhd" 78 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1616612773788 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "FIFO_BLOCK:FIFO1\|DOUT\[2\] " "Converted tri-state buffer \"FIFO_BLOCK:FIFO1\|DOUT\[2\]\" feeding internal logic into a wire" {  } { { "fifo_block.vhd" "" { Text "C:/Users/mrico/OneDrive/Desktop/Embedded System Design Practices/DATA_BUFFERING_SYSTEM_OLD_5/fifo_block.vhd" 78 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1616612773788 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "FIFO_BLOCK:FIFO1\|DOUT\[3\] " "Converted tri-state buffer \"FIFO_BLOCK:FIFO1\|DOUT\[3\]\" feeding internal logic into a wire" {  } { { "fifo_block.vhd" "" { Text "C:/Users/mrico/OneDrive/Desktop/Embedded System Design Practices/DATA_BUFFERING_SYSTEM_OLD_5/fifo_block.vhd" 78 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1616612773788 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "FIFO_BLOCK:FIFO1\|DOUT\[4\] " "Converted tri-state buffer \"FIFO_BLOCK:FIFO1\|DOUT\[4\]\" feeding internal logic into a wire" {  } { { "fifo_block.vhd" "" { Text "C:/Users/mrico/OneDrive/Desktop/Embedded System Design Practices/DATA_BUFFERING_SYSTEM_OLD_5/fifo_block.vhd" 78 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1616612773788 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "FIFO_BLOCK:FIFO1\|DOUT\[5\] " "Converted tri-state buffer \"FIFO_BLOCK:FIFO1\|DOUT\[5\]\" feeding internal logic into a wire" {  } { { "fifo_block.vhd" "" { Text "C:/Users/mrico/OneDrive/Desktop/Embedded System Design Practices/DATA_BUFFERING_SYSTEM_OLD_5/fifo_block.vhd" 78 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1616612773788 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "FIFO_BLOCK:FIFO1\|DOUT\[6\] " "Converted tri-state buffer \"FIFO_BLOCK:FIFO1\|DOUT\[6\]\" feeding internal logic into a wire" {  } { { "fifo_block.vhd" "" { Text "C:/Users/mrico/OneDrive/Desktop/Embedded System Design Practices/DATA_BUFFERING_SYSTEM_OLD_5/fifo_block.vhd" 78 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1616612773788 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "FIFO_BLOCK:FIFO1\|DOUT\[7\] " "Converted tri-state buffer \"FIFO_BLOCK:FIFO1\|DOUT\[7\]\" feeding internal logic into a wire" {  } { { "fifo_block.vhd" "" { Text "C:/Users/mrico/OneDrive/Desktop/Embedded System Design Practices/DATA_BUFFERING_SYSTEM_OLD_5/fifo_block.vhd" 78 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1616612773788 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1616612773788 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DOUT\[0\]\$latch " "Latch DOUT\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA empty3 " "Ports D and ENA on the latch are fed by the same signal empty3" {  } { { "DATA_BUFFERING_SYSTEM.vhd" "" { Text "C:/Users/mrico/OneDrive/Desktop/Embedded System Design Practices/DATA_BUFFERING_SYSTEM_OLD_5/DATA_BUFFERING_SYSTEM.vhd" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1616612774267 ""}  } { { "DATA_BUFFERING_SYSTEM.vhd" "" { Text "C:/Users/mrico/OneDrive/Desktop/Embedded System Design Practices/DATA_BUFFERING_SYSTEM_OLD_5/DATA_BUFFERING_SYSTEM.vhd" 102 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1616612774267 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DOUT\[1\]\$latch " "Latch DOUT\[1\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA empty3 " "Ports D and ENA on the latch are fed by the same signal empty3" {  } { { "DATA_BUFFERING_SYSTEM.vhd" "" { Text "C:/Users/mrico/OneDrive/Desktop/Embedded System Design Practices/DATA_BUFFERING_SYSTEM_OLD_5/DATA_BUFFERING_SYSTEM.vhd" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1616612774268 ""}  } { { "DATA_BUFFERING_SYSTEM.vhd" "" { Text "C:/Users/mrico/OneDrive/Desktop/Embedded System Design Practices/DATA_BUFFERING_SYSTEM_OLD_5/DATA_BUFFERING_SYSTEM.vhd" 102 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1616612774268 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DOUT\[2\]\$latch " "Latch DOUT\[2\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA empty3 " "Ports D and ENA on the latch are fed by the same signal empty3" {  } { { "DATA_BUFFERING_SYSTEM.vhd" "" { Text "C:/Users/mrico/OneDrive/Desktop/Embedded System Design Practices/DATA_BUFFERING_SYSTEM_OLD_5/DATA_BUFFERING_SYSTEM.vhd" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1616612774268 ""}  } { { "DATA_BUFFERING_SYSTEM.vhd" "" { Text "C:/Users/mrico/OneDrive/Desktop/Embedded System Design Practices/DATA_BUFFERING_SYSTEM_OLD_5/DATA_BUFFERING_SYSTEM.vhd" 102 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1616612774268 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DOUT\[3\]\$latch " "Latch DOUT\[3\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA empty3 " "Ports D and ENA on the latch are fed by the same signal empty3" {  } { { "DATA_BUFFERING_SYSTEM.vhd" "" { Text "C:/Users/mrico/OneDrive/Desktop/Embedded System Design Practices/DATA_BUFFERING_SYSTEM_OLD_5/DATA_BUFFERING_SYSTEM.vhd" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1616612774268 ""}  } { { "DATA_BUFFERING_SYSTEM.vhd" "" { Text "C:/Users/mrico/OneDrive/Desktop/Embedded System Design Practices/DATA_BUFFERING_SYSTEM_OLD_5/DATA_BUFFERING_SYSTEM.vhd" 102 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1616612774268 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DOUT\[4\]\$latch " "Latch DOUT\[4\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA empty3 " "Ports D and ENA on the latch are fed by the same signal empty3" {  } { { "DATA_BUFFERING_SYSTEM.vhd" "" { Text "C:/Users/mrico/OneDrive/Desktop/Embedded System Design Practices/DATA_BUFFERING_SYSTEM_OLD_5/DATA_BUFFERING_SYSTEM.vhd" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1616612774268 ""}  } { { "DATA_BUFFERING_SYSTEM.vhd" "" { Text "C:/Users/mrico/OneDrive/Desktop/Embedded System Design Practices/DATA_BUFFERING_SYSTEM_OLD_5/DATA_BUFFERING_SYSTEM.vhd" 102 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1616612774268 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DOUT\[5\]\$latch " "Latch DOUT\[5\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA empty3 " "Ports D and ENA on the latch are fed by the same signal empty3" {  } { { "DATA_BUFFERING_SYSTEM.vhd" "" { Text "C:/Users/mrico/OneDrive/Desktop/Embedded System Design Practices/DATA_BUFFERING_SYSTEM_OLD_5/DATA_BUFFERING_SYSTEM.vhd" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1616612774268 ""}  } { { "DATA_BUFFERING_SYSTEM.vhd" "" { Text "C:/Users/mrico/OneDrive/Desktop/Embedded System Design Practices/DATA_BUFFERING_SYSTEM_OLD_5/DATA_BUFFERING_SYSTEM.vhd" 102 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1616612774268 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DOUT\[6\]\$latch " "Latch DOUT\[6\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA empty3 " "Ports D and ENA on the latch are fed by the same signal empty3" {  } { { "DATA_BUFFERING_SYSTEM.vhd" "" { Text "C:/Users/mrico/OneDrive/Desktop/Embedded System Design Practices/DATA_BUFFERING_SYSTEM_OLD_5/DATA_BUFFERING_SYSTEM.vhd" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1616612774268 ""}  } { { "DATA_BUFFERING_SYSTEM.vhd" "" { Text "C:/Users/mrico/OneDrive/Desktop/Embedded System Design Practices/DATA_BUFFERING_SYSTEM_OLD_5/DATA_BUFFERING_SYSTEM.vhd" 102 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1616612774268 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DOUT\[7\]\$latch " "Latch DOUT\[7\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA empty3 " "Ports D and ENA on the latch are fed by the same signal empty3" {  } { { "DATA_BUFFERING_SYSTEM.vhd" "" { Text "C:/Users/mrico/OneDrive/Desktop/Embedded System Design Practices/DATA_BUFFERING_SYSTEM_OLD_5/DATA_BUFFERING_SYSTEM.vhd" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1616612774268 ""}  } { { "DATA_BUFFERING_SYSTEM.vhd" "" { Text "C:/Users/mrico/OneDrive/Desktop/Embedded System Design Practices/DATA_BUFFERING_SYSTEM_OLD_5/DATA_BUFFERING_SYSTEM.vhd" 102 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1616612774268 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "empty3 " "Latch empty3 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FIFO_BLOCK:FIFO1\|fifo_full " "Ports D and ENA on the latch are fed by the same signal FIFO_BLOCK:FIFO1\|fifo_full" {  } { { "fifo_block.vhd" "" { Text "C:/Users/mrico/OneDrive/Desktop/Embedded System Design Practices/DATA_BUFFERING_SYSTEM_OLD_5/fifo_block.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1616612774269 ""}  } { { "DATA_BUFFERING_SYSTEM.vhd" "" { Text "C:/Users/mrico/OneDrive/Desktop/Embedded System Design Practices/DATA_BUFFERING_SYSTEM_OLD_5/DATA_BUFFERING_SYSTEM.vhd" 42 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1616612774269 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "empty2 " "Latch empty2 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FIFO_BLOCK:FIFO1\|fifo_full " "Ports D and ENA on the latch are fed by the same signal FIFO_BLOCK:FIFO1\|fifo_full" {  } { { "fifo_block.vhd" "" { Text "C:/Users/mrico/OneDrive/Desktop/Embedded System Design Practices/DATA_BUFFERING_SYSTEM_OLD_5/fifo_block.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1616612774269 ""}  } { { "DATA_BUFFERING_SYSTEM.vhd" "" { Text "C:/Users/mrico/OneDrive/Desktop/Embedded System Design Practices/DATA_BUFFERING_SYSTEM_OLD_5/DATA_BUFFERING_SYSTEM.vhd" 41 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1616612774269 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "empty1 " "Latch empty1 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FIFO_BLOCK:FIFO1\|fifo_full " "Ports D and ENA on the latch are fed by the same signal FIFO_BLOCK:FIFO1\|fifo_full" {  } { { "fifo_block.vhd" "" { Text "C:/Users/mrico/OneDrive/Desktop/Embedded System Design Practices/DATA_BUFFERING_SYSTEM_OLD_5/fifo_block.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1616612774269 ""}  } { { "DATA_BUFFERING_SYSTEM.vhd" "" { Text "C:/Users/mrico/OneDrive/Desktop/Embedded System Design Practices/DATA_BUFFERING_SYSTEM_OLD_5/DATA_BUFFERING_SYSTEM.vhd" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1616612774269 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fill2 " "Latch fill2 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FIFO_BLOCK:FIFO1\|fifo_empty " "Ports D and ENA on the latch are fed by the same signal FIFO_BLOCK:FIFO1\|fifo_empty" {  } { { "fifo_block.vhd" "" { Text "C:/Users/mrico/OneDrive/Desktop/Embedded System Design Practices/DATA_BUFFERING_SYSTEM_OLD_5/fifo_block.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1616612774269 ""}  } { { "DATA_BUFFERING_SYSTEM.vhd" "" { Text "C:/Users/mrico/OneDrive/Desktop/Embedded System Design Practices/DATA_BUFFERING_SYSTEM_OLD_5/DATA_BUFFERING_SYSTEM.vhd" 38 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1616612774269 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fill3 " "Latch fill3 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FIFO_BLOCK:FIFO1\|fifo_empty " "Ports D and ENA on the latch are fed by the same signal FIFO_BLOCK:FIFO1\|fifo_empty" {  } { { "fifo_block.vhd" "" { Text "C:/Users/mrico/OneDrive/Desktop/Embedded System Design Practices/DATA_BUFFERING_SYSTEM_OLD_5/fifo_block.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1616612774269 ""}  } { { "DATA_BUFFERING_SYSTEM.vhd" "" { Text "C:/Users/mrico/OneDrive/Desktop/Embedded System Design Practices/DATA_BUFFERING_SYSTEM_OLD_5/DATA_BUFFERING_SYSTEM.vhd" 39 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1616612774269 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fill1 " "Latch fill1 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FIFO_BLOCK:FIFO1\|fifo_full " "Ports D and ENA on the latch are fed by the same signal FIFO_BLOCK:FIFO1\|fifo_full" {  } { { "fifo_block.vhd" "" { Text "C:/Users/mrico/OneDrive/Desktop/Embedded System Design Practices/DATA_BUFFERING_SYSTEM_OLD_5/fifo_block.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1616612774270 ""}  } { { "DATA_BUFFERING_SYSTEM.vhd" "" { Text "C:/Users/mrico/OneDrive/Desktop/Embedded System Design Practices/DATA_BUFFERING_SYSTEM_OLD_5/DATA_BUFFERING_SYSTEM.vhd" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1616612774270 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "FIFO_BLOCK:FIFO2\|dout_address\[0\] FIFO_BLOCK:FIFO2\|dout_address\[0\]~_emulated FIFO_BLOCK:FIFO2\|dout_address\[0\]~1 " "Register \"FIFO_BLOCK:FIFO2\|dout_address\[0\]\" is converted into an equivalent circuit using register \"FIFO_BLOCK:FIFO2\|dout_address\[0\]~_emulated\" and latch \"FIFO_BLOCK:FIFO2\|dout_address\[0\]~1\"" {  } { { "fifo_block.vhd" "" { Text "C:/Users/mrico/OneDrive/Desktop/Embedded System Design Practices/DATA_BUFFERING_SYSTEM_OLD_5/fifo_block.vhd" 78 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1616612774272 "|DATA_BUFFERING_SYSTEM|FIFO_BLOCK:FIFO2|dout_address[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "FIFO_BLOCK:FIFO2\|dout_address\[3\] FIFO_BLOCK:FIFO2\|dout_address\[3\]~_emulated FIFO_BLOCK:FIFO2\|dout_address\[0\]~1 " "Register \"FIFO_BLOCK:FIFO2\|dout_address\[3\]\" is converted into an equivalent circuit using register \"FIFO_BLOCK:FIFO2\|dout_address\[3\]~_emulated\" and latch \"FIFO_BLOCK:FIFO2\|dout_address\[0\]~1\"" {  } { { "fifo_block.vhd" "" { Text "C:/Users/mrico/OneDrive/Desktop/Embedded System Design Practices/DATA_BUFFERING_SYSTEM_OLD_5/fifo_block.vhd" 78 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1616612774272 "|DATA_BUFFERING_SYSTEM|FIFO_BLOCK:FIFO2|dout_address[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "FIFO_BLOCK:FIFO3\|dout_address\[0\] FIFO_BLOCK:FIFO3\|dout_address\[0\]~_emulated FIFO_BLOCK:FIFO3\|dout_address\[0\]~1 " "Register \"FIFO_BLOCK:FIFO3\|dout_address\[0\]\" is converted into an equivalent circuit using register \"FIFO_BLOCK:FIFO3\|dout_address\[0\]~_emulated\" and latch \"FIFO_BLOCK:FIFO3\|dout_address\[0\]~1\"" {  } { { "fifo_block.vhd" "" { Text "C:/Users/mrico/OneDrive/Desktop/Embedded System Design Practices/DATA_BUFFERING_SYSTEM_OLD_5/fifo_block.vhd" 78 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1616612774272 "|DATA_BUFFERING_SYSTEM|FIFO_BLOCK:FIFO3|dout_address[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "FIFO_BLOCK:FIFO3\|dout_address\[3\] FIFO_BLOCK:FIFO3\|dout_address\[3\]~_emulated FIFO_BLOCK:FIFO3\|dout_address\[0\]~1 " "Register \"FIFO_BLOCK:FIFO3\|dout_address\[3\]\" is converted into an equivalent circuit using register \"FIFO_BLOCK:FIFO3\|dout_address\[3\]~_emulated\" and latch \"FIFO_BLOCK:FIFO3\|dout_address\[0\]~1\"" {  } { { "fifo_block.vhd" "" { Text "C:/Users/mrico/OneDrive/Desktop/Embedded System Design Practices/DATA_BUFFERING_SYSTEM_OLD_5/fifo_block.vhd" 78 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1616612774272 "|DATA_BUFFERING_SYSTEM|FIFO_BLOCK:FIFO3|dout_address[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "FIFO_BLOCK:FIFO1\|dout_address\[0\] FIFO_BLOCK:FIFO1\|dout_address\[0\]~_emulated FIFO_BLOCK:FIFO1\|dout_address\[0\]~1 " "Register \"FIFO_BLOCK:FIFO1\|dout_address\[0\]\" is converted into an equivalent circuit using register \"FIFO_BLOCK:FIFO1\|dout_address\[0\]~_emulated\" and latch \"FIFO_BLOCK:FIFO1\|dout_address\[0\]~1\"" {  } { { "fifo_block.vhd" "" { Text "C:/Users/mrico/OneDrive/Desktop/Embedded System Design Practices/DATA_BUFFERING_SYSTEM_OLD_5/fifo_block.vhd" 78 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1616612774272 "|DATA_BUFFERING_SYSTEM|FIFO_BLOCK:FIFO1|dout_address[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "FIFO_BLOCK:FIFO1\|dout_address\[3\] FIFO_BLOCK:FIFO1\|dout_address\[3\]~_emulated FIFO_BLOCK:FIFO1\|dout_address\[0\]~1 " "Register \"FIFO_BLOCK:FIFO1\|dout_address\[3\]\" is converted into an equivalent circuit using register \"FIFO_BLOCK:FIFO1\|dout_address\[3\]~_emulated\" and latch \"FIFO_BLOCK:FIFO1\|dout_address\[0\]~1\"" {  } { { "fifo_block.vhd" "" { Text "C:/Users/mrico/OneDrive/Desktop/Embedded System Design Practices/DATA_BUFFERING_SYSTEM_OLD_5/fifo_block.vhd" 78 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1616612774272 "|DATA_BUFFERING_SYSTEM|FIFO_BLOCK:FIFO1|dout_address[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "FIFO_BLOCK:FIFO1\|din_address\[3\] FIFO_BLOCK:FIFO1\|din_address\[3\]~_emulated FIFO_BLOCK:FIFO1\|din_address\[3\]~1 " "Register \"FIFO_BLOCK:FIFO1\|din_address\[3\]\" is converted into an equivalent circuit using register \"FIFO_BLOCK:FIFO1\|din_address\[3\]~_emulated\" and latch \"FIFO_BLOCK:FIFO1\|din_address\[3\]~1\"" {  } { { "fifo_block.vhd" "" { Text "C:/Users/mrico/OneDrive/Desktop/Embedded System Design Practices/DATA_BUFFERING_SYSTEM_OLD_5/fifo_block.vhd" 52 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1616612774272 "|DATA_BUFFERING_SYSTEM|FIFO_BLOCK:FIFO1|din_address[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "FIFO_BLOCK:FIFO1\|din_address\[0\] FIFO_BLOCK:FIFO1\|din_address\[0\]~_emulated FIFO_BLOCK:FIFO1\|din_address\[3\]~1 " "Register \"FIFO_BLOCK:FIFO1\|din_address\[0\]\" is converted into an equivalent circuit using register \"FIFO_BLOCK:FIFO1\|din_address\[0\]~_emulated\" and latch \"FIFO_BLOCK:FIFO1\|din_address\[3\]~1\"" {  } { { "fifo_block.vhd" "" { Text "C:/Users/mrico/OneDrive/Desktop/Embedded System Design Practices/DATA_BUFFERING_SYSTEM_OLD_5/fifo_block.vhd" 52 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1616612774272 "|DATA_BUFFERING_SYSTEM|FIFO_BLOCK:FIFO1|din_address[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "FIFO_BLOCK:FIFO2\|din_address\[3\] FIFO_BLOCK:FIFO2\|din_address\[3\]~_emulated FIFO_BLOCK:FIFO2\|din_address\[3\]~1 " "Register \"FIFO_BLOCK:FIFO2\|din_address\[3\]\" is converted into an equivalent circuit using register \"FIFO_BLOCK:FIFO2\|din_address\[3\]~_emulated\" and latch \"FIFO_BLOCK:FIFO2\|din_address\[3\]~1\"" {  } { { "fifo_block.vhd" "" { Text "C:/Users/mrico/OneDrive/Desktop/Embedded System Design Practices/DATA_BUFFERING_SYSTEM_OLD_5/fifo_block.vhd" 52 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1616612774272 "|DATA_BUFFERING_SYSTEM|FIFO_BLOCK:FIFO2|din_address[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "FIFO_BLOCK:FIFO2\|din_address\[0\] FIFO_BLOCK:FIFO2\|din_address\[0\]~_emulated FIFO_BLOCK:FIFO2\|din_address\[3\]~1 " "Register \"FIFO_BLOCK:FIFO2\|din_address\[0\]\" is converted into an equivalent circuit using register \"FIFO_BLOCK:FIFO2\|din_address\[0\]~_emulated\" and latch \"FIFO_BLOCK:FIFO2\|din_address\[3\]~1\"" {  } { { "fifo_block.vhd" "" { Text "C:/Users/mrico/OneDrive/Desktop/Embedded System Design Practices/DATA_BUFFERING_SYSTEM_OLD_5/fifo_block.vhd" 52 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1616612774272 "|DATA_BUFFERING_SYSTEM|FIFO_BLOCK:FIFO2|din_address[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "FIFO_BLOCK:FIFO3\|din_address\[3\] FIFO_BLOCK:FIFO3\|din_address\[3\]~_emulated FIFO_BLOCK:FIFO3\|din_address\[3\]~1 " "Register \"FIFO_BLOCK:FIFO3\|din_address\[3\]\" is converted into an equivalent circuit using register \"FIFO_BLOCK:FIFO3\|din_address\[3\]~_emulated\" and latch \"FIFO_BLOCK:FIFO3\|din_address\[3\]~1\"" {  } { { "fifo_block.vhd" "" { Text "C:/Users/mrico/OneDrive/Desktop/Embedded System Design Practices/DATA_BUFFERING_SYSTEM_OLD_5/fifo_block.vhd" 52 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1616612774272 "|DATA_BUFFERING_SYSTEM|FIFO_BLOCK:FIFO3|din_address[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "FIFO_BLOCK:FIFO3\|din_address\[0\] FIFO_BLOCK:FIFO3\|din_address\[0\]~_emulated FIFO_BLOCK:FIFO3\|din_address\[3\]~1 " "Register \"FIFO_BLOCK:FIFO3\|din_address\[0\]\" is converted into an equivalent circuit using register \"FIFO_BLOCK:FIFO3\|din_address\[0\]~_emulated\" and latch \"FIFO_BLOCK:FIFO3\|din_address\[3\]~1\"" {  } { { "fifo_block.vhd" "" { Text "C:/Users/mrico/OneDrive/Desktop/Embedded System Design Practices/DATA_BUFFERING_SYSTEM_OLD_5/fifo_block.vhd" 52 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1616612774272 "|DATA_BUFFERING_SYSTEM|FIFO_BLOCK:FIFO3|din_address[0]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1616612774272 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "fill_done GND " "Pin \"fill_done\" is stuck at GND" {  } { { "DATA_BUFFERING_SYSTEM.vhd" "" { Text "C:/Users/mrico/OneDrive/Desktop/Embedded System Design Practices/DATA_BUFFERING_SYSTEM_OLD_5/DATA_BUFFERING_SYSTEM.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1616612774376 "|DATA_BUFFERING_SYSTEM|fill_done"} { "Warning" "WMLS_MLS_STUCK_PIN" "empty_done GND " "Pin \"empty_done\" is stuck at GND" {  } { { "DATA_BUFFERING_SYSTEM.vhd" "" { Text "C:/Users/mrico/OneDrive/Desktop/Embedded System Design Practices/DATA_BUFFERING_SYSTEM_OLD_5/DATA_BUFFERING_SYSTEM.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1616612774376 "|DATA_BUFFERING_SYSTEM|empty_done"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1616612774376 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1616612774504 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "24 " "24 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1616612775351 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1616612775958 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616612775958 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "518 " "Implemented 518 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1616612776365 ""} { "Info" "ICUT_CUT_TM_OPINS" "12 " "Implemented 12 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1616612776365 ""} { "Info" "ICUT_CUT_TM_LCELLS" "493 " "Implemented 493 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1616612776365 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1616612776365 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 153 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 153 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4784 " "Peak virtual memory: 4784 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1616612776440 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 24 15:06:16 2021 " "Processing ended: Wed Mar 24 15:06:16 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1616612776440 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1616612776440 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:35 " "Total CPU time (on all processors): 00:00:35" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1616612776440 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1616612776440 ""}
