// Seed: 1840235513
module module_0 (
    input wor id_0,
    input tri1 id_1,
    output supply0 id_2,
    output supply0 id_3,
    output tri0 id_4,
    output supply0 id_5,
    input wor id_6#(.id_13(id_13)),
    input uwire id_7,
    input tri1 id_8,
    output tri1 id_9,
    output wor id_10,
    output supply1 id_11
);
  wire id_14, id_15;
endmodule
module module_1 (
    input supply0 id_0,
    output tri0 id_1,
    output supply0 id_2,
    input supply0 id_3,
    output wor id_4,
    output tri id_5,
    output supply1 id_6,
    output tri0 id_7,
    input tri0 id_8
);
  assign id_7 = 1;
  assign id_7 = id_0.id_8;
  wire id_10;
  module_0(
      id_0, id_0, id_4, id_1, id_4, id_5, id_0, id_8, id_0, id_1, id_1, id_2
  );
  wire id_11;
endmodule
