
WUT_FreqAdjust.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000cc9c  08000110  08000110  00010110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000470  0800cdb0  0800cdb0  0001cdb0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800d220  0800d220  00020238  2**0
                  CONTENTS
  4 .ARM          00000000  0800d220  0800d220  00020238  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800d220  0800d220  00020238  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800d220  0800d220  0001d220  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800d224  0800d224  0001d224  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000238  20000000  0800d228  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000b0c  20000238  0800d460  00020238  2**3
                  ALLOC
 10 ._user_heap_stack 00000604  20000d44  0800d460  00020d44  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020238  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020261  2**0
                  CONTENTS, READONLY
 13 .debug_info   00012ee0  00000000  00000000  000202a4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00003d21  00000000  00000000  00033184  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000011e0  00000000  00000000  00036ea8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000dac  00000000  00000000  00038088  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0001c9e8  00000000  00000000  00038e34  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001abcf  00000000  00000000  0005581c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000940fe  00000000  00000000  000703eb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00005bcc  00000000  00000000  001044ec  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000055  00000000  00000000  0010a0b8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	20000238 	.word	0x20000238
 800012c:	00000000 	.word	0x00000000
 8000130:	0800cd94 	.word	0x0800cd94

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	2000023c 	.word	0x2000023c
 800014c:	0800cd94 	.word	0x0800cd94

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_drsub>:
 8000160:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000164:	e002      	b.n	800016c <__adddf3>
 8000166:	bf00      	nop

08000168 <__aeabi_dsub>:
 8000168:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800016c <__adddf3>:
 800016c:	b530      	push	{r4, r5, lr}
 800016e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000172:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000176:	ea94 0f05 	teq	r4, r5
 800017a:	bf08      	it	eq
 800017c:	ea90 0f02 	teqeq	r0, r2
 8000180:	bf1f      	itttt	ne
 8000182:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000186:	ea55 0c02 	orrsne.w	ip, r5, r2
 800018a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800018e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000192:	f000 80e2 	beq.w	800035a <__adddf3+0x1ee>
 8000196:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800019a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800019e:	bfb8      	it	lt
 80001a0:	426d      	neglt	r5, r5
 80001a2:	dd0c      	ble.n	80001be <__adddf3+0x52>
 80001a4:	442c      	add	r4, r5
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	ea82 0000 	eor.w	r0, r2, r0
 80001b2:	ea83 0101 	eor.w	r1, r3, r1
 80001b6:	ea80 0202 	eor.w	r2, r0, r2
 80001ba:	ea81 0303 	eor.w	r3, r1, r3
 80001be:	2d36      	cmp	r5, #54	; 0x36
 80001c0:	bf88      	it	hi
 80001c2:	bd30      	pophi	{r4, r5, pc}
 80001c4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001cc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80001d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x70>
 80001d6:	4240      	negs	r0, r0
 80001d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001dc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80001e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x84>
 80001ea:	4252      	negs	r2, r2
 80001ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001f0:	ea94 0f05 	teq	r4, r5
 80001f4:	f000 80a7 	beq.w	8000346 <__adddf3+0x1da>
 80001f8:	f1a4 0401 	sub.w	r4, r4, #1
 80001fc:	f1d5 0e20 	rsbs	lr, r5, #32
 8000200:	db0d      	blt.n	800021e <__adddf3+0xb2>
 8000202:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000206:	fa22 f205 	lsr.w	r2, r2, r5
 800020a:	1880      	adds	r0, r0, r2
 800020c:	f141 0100 	adc.w	r1, r1, #0
 8000210:	fa03 f20e 	lsl.w	r2, r3, lr
 8000214:	1880      	adds	r0, r0, r2
 8000216:	fa43 f305 	asr.w	r3, r3, r5
 800021a:	4159      	adcs	r1, r3
 800021c:	e00e      	b.n	800023c <__adddf3+0xd0>
 800021e:	f1a5 0520 	sub.w	r5, r5, #32
 8000222:	f10e 0e20 	add.w	lr, lr, #32
 8000226:	2a01      	cmp	r2, #1
 8000228:	fa03 fc0e 	lsl.w	ip, r3, lr
 800022c:	bf28      	it	cs
 800022e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000232:	fa43 f305 	asr.w	r3, r3, r5
 8000236:	18c0      	adds	r0, r0, r3
 8000238:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800023c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000240:	d507      	bpl.n	8000252 <__adddf3+0xe6>
 8000242:	f04f 0e00 	mov.w	lr, #0
 8000246:	f1dc 0c00 	rsbs	ip, ip, #0
 800024a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800024e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000252:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000256:	d31b      	bcc.n	8000290 <__adddf3+0x124>
 8000258:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800025c:	d30c      	bcc.n	8000278 <__adddf3+0x10c>
 800025e:	0849      	lsrs	r1, r1, #1
 8000260:	ea5f 0030 	movs.w	r0, r0, rrx
 8000264:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000268:	f104 0401 	add.w	r4, r4, #1
 800026c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000270:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000274:	f080 809a 	bcs.w	80003ac <__adddf3+0x240>
 8000278:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800027c:	bf08      	it	eq
 800027e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000282:	f150 0000 	adcs.w	r0, r0, #0
 8000286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028a:	ea41 0105 	orr.w	r1, r1, r5
 800028e:	bd30      	pop	{r4, r5, pc}
 8000290:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000294:	4140      	adcs	r0, r0
 8000296:	eb41 0101 	adc.w	r1, r1, r1
 800029a:	3c01      	subs	r4, #1
 800029c:	bf28      	it	cs
 800029e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80002a2:	d2e9      	bcs.n	8000278 <__adddf3+0x10c>
 80002a4:	f091 0f00 	teq	r1, #0
 80002a8:	bf04      	itt	eq
 80002aa:	4601      	moveq	r1, r0
 80002ac:	2000      	moveq	r0, #0
 80002ae:	fab1 f381 	clz	r3, r1
 80002b2:	bf08      	it	eq
 80002b4:	3320      	addeq	r3, #32
 80002b6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ba:	f1b3 0220 	subs.w	r2, r3, #32
 80002be:	da0c      	bge.n	80002da <__adddf3+0x16e>
 80002c0:	320c      	adds	r2, #12
 80002c2:	dd08      	ble.n	80002d6 <__adddf3+0x16a>
 80002c4:	f102 0c14 	add.w	ip, r2, #20
 80002c8:	f1c2 020c 	rsb	r2, r2, #12
 80002cc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002d0:	fa21 f102 	lsr.w	r1, r1, r2
 80002d4:	e00c      	b.n	80002f0 <__adddf3+0x184>
 80002d6:	f102 0214 	add.w	r2, r2, #20
 80002da:	bfd8      	it	le
 80002dc:	f1c2 0c20 	rsble	ip, r2, #32
 80002e0:	fa01 f102 	lsl.w	r1, r1, r2
 80002e4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002e8:	bfdc      	itt	le
 80002ea:	ea41 010c 	orrle.w	r1, r1, ip
 80002ee:	4090      	lslle	r0, r2
 80002f0:	1ae4      	subs	r4, r4, r3
 80002f2:	bfa2      	ittt	ge
 80002f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002f8:	4329      	orrge	r1, r5
 80002fa:	bd30      	popge	{r4, r5, pc}
 80002fc:	ea6f 0404 	mvn.w	r4, r4
 8000300:	3c1f      	subs	r4, #31
 8000302:	da1c      	bge.n	800033e <__adddf3+0x1d2>
 8000304:	340c      	adds	r4, #12
 8000306:	dc0e      	bgt.n	8000326 <__adddf3+0x1ba>
 8000308:	f104 0414 	add.w	r4, r4, #20
 800030c:	f1c4 0220 	rsb	r2, r4, #32
 8000310:	fa20 f004 	lsr.w	r0, r0, r4
 8000314:	fa01 f302 	lsl.w	r3, r1, r2
 8000318:	ea40 0003 	orr.w	r0, r0, r3
 800031c:	fa21 f304 	lsr.w	r3, r1, r4
 8000320:	ea45 0103 	orr.w	r1, r5, r3
 8000324:	bd30      	pop	{r4, r5, pc}
 8000326:	f1c4 040c 	rsb	r4, r4, #12
 800032a:	f1c4 0220 	rsb	r2, r4, #32
 800032e:	fa20 f002 	lsr.w	r0, r0, r2
 8000332:	fa01 f304 	lsl.w	r3, r1, r4
 8000336:	ea40 0003 	orr.w	r0, r0, r3
 800033a:	4629      	mov	r1, r5
 800033c:	bd30      	pop	{r4, r5, pc}
 800033e:	fa21 f004 	lsr.w	r0, r1, r4
 8000342:	4629      	mov	r1, r5
 8000344:	bd30      	pop	{r4, r5, pc}
 8000346:	f094 0f00 	teq	r4, #0
 800034a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800034e:	bf06      	itte	eq
 8000350:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000354:	3401      	addeq	r4, #1
 8000356:	3d01      	subne	r5, #1
 8000358:	e74e      	b.n	80001f8 <__adddf3+0x8c>
 800035a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800035e:	bf18      	it	ne
 8000360:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000364:	d029      	beq.n	80003ba <__adddf3+0x24e>
 8000366:	ea94 0f05 	teq	r4, r5
 800036a:	bf08      	it	eq
 800036c:	ea90 0f02 	teqeq	r0, r2
 8000370:	d005      	beq.n	800037e <__adddf3+0x212>
 8000372:	ea54 0c00 	orrs.w	ip, r4, r0
 8000376:	bf04      	itt	eq
 8000378:	4619      	moveq	r1, r3
 800037a:	4610      	moveq	r0, r2
 800037c:	bd30      	pop	{r4, r5, pc}
 800037e:	ea91 0f03 	teq	r1, r3
 8000382:	bf1e      	ittt	ne
 8000384:	2100      	movne	r1, #0
 8000386:	2000      	movne	r0, #0
 8000388:	bd30      	popne	{r4, r5, pc}
 800038a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800038e:	d105      	bne.n	800039c <__adddf3+0x230>
 8000390:	0040      	lsls	r0, r0, #1
 8000392:	4149      	adcs	r1, r1
 8000394:	bf28      	it	cs
 8000396:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800039a:	bd30      	pop	{r4, r5, pc}
 800039c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80003a0:	bf3c      	itt	cc
 80003a2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80003a6:	bd30      	popcc	{r4, r5, pc}
 80003a8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003ac:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003b0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003b4:	f04f 0000 	mov.w	r0, #0
 80003b8:	bd30      	pop	{r4, r5, pc}
 80003ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003be:	bf1a      	itte	ne
 80003c0:	4619      	movne	r1, r3
 80003c2:	4610      	movne	r0, r2
 80003c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003c8:	bf1c      	itt	ne
 80003ca:	460b      	movne	r3, r1
 80003cc:	4602      	movne	r2, r0
 80003ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003d2:	bf06      	itte	eq
 80003d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003d8:	ea91 0f03 	teqeq	r1, r3
 80003dc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	bf00      	nop

080003e4 <__aeabi_ui2d>:
 80003e4:	f090 0f00 	teq	r0, #0
 80003e8:	bf04      	itt	eq
 80003ea:	2100      	moveq	r1, #0
 80003ec:	4770      	bxeq	lr
 80003ee:	b530      	push	{r4, r5, lr}
 80003f0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80003f4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80003f8:	f04f 0500 	mov.w	r5, #0
 80003fc:	f04f 0100 	mov.w	r1, #0
 8000400:	e750      	b.n	80002a4 <__adddf3+0x138>
 8000402:	bf00      	nop

08000404 <__aeabi_i2d>:
 8000404:	f090 0f00 	teq	r0, #0
 8000408:	bf04      	itt	eq
 800040a:	2100      	moveq	r1, #0
 800040c:	4770      	bxeq	lr
 800040e:	b530      	push	{r4, r5, lr}
 8000410:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000414:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000418:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800041c:	bf48      	it	mi
 800041e:	4240      	negmi	r0, r0
 8000420:	f04f 0100 	mov.w	r1, #0
 8000424:	e73e      	b.n	80002a4 <__adddf3+0x138>
 8000426:	bf00      	nop

08000428 <__aeabi_f2d>:
 8000428:	0042      	lsls	r2, r0, #1
 800042a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800042e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000432:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000436:	bf1f      	itttt	ne
 8000438:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800043c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000440:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000444:	4770      	bxne	lr
 8000446:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800044a:	bf08      	it	eq
 800044c:	4770      	bxeq	lr
 800044e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000452:	bf04      	itt	eq
 8000454:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000458:	4770      	bxeq	lr
 800045a:	b530      	push	{r4, r5, lr}
 800045c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000464:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000468:	e71c      	b.n	80002a4 <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_ul2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f04f 0500 	mov.w	r5, #0
 800047a:	e00a      	b.n	8000492 <__aeabi_l2d+0x16>

0800047c <__aeabi_l2d>:
 800047c:	ea50 0201 	orrs.w	r2, r0, r1
 8000480:	bf08      	it	eq
 8000482:	4770      	bxeq	lr
 8000484:	b530      	push	{r4, r5, lr}
 8000486:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800048a:	d502      	bpl.n	8000492 <__aeabi_l2d+0x16>
 800048c:	4240      	negs	r0, r0
 800048e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000492:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000496:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800049a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800049e:	f43f aed8 	beq.w	8000252 <__adddf3+0xe6>
 80004a2:	f04f 0203 	mov.w	r2, #3
 80004a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004aa:	bf18      	it	ne
 80004ac:	3203      	addne	r2, #3
 80004ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004b2:	bf18      	it	ne
 80004b4:	3203      	addne	r2, #3
 80004b6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ba:	f1c2 0320 	rsb	r3, r2, #32
 80004be:	fa00 fc03 	lsl.w	ip, r0, r3
 80004c2:	fa20 f002 	lsr.w	r0, r0, r2
 80004c6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ca:	ea40 000e 	orr.w	r0, r0, lr
 80004ce:	fa21 f102 	lsr.w	r1, r1, r2
 80004d2:	4414      	add	r4, r2
 80004d4:	e6bd      	b.n	8000252 <__adddf3+0xe6>
 80004d6:	bf00      	nop

080004d8 <__aeabi_dmul>:
 80004d8:	b570      	push	{r4, r5, r6, lr}
 80004da:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004de:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80004e2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004e6:	bf1d      	ittte	ne
 80004e8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004ec:	ea94 0f0c 	teqne	r4, ip
 80004f0:	ea95 0f0c 	teqne	r5, ip
 80004f4:	f000 f8de 	bleq	80006b4 <__aeabi_dmul+0x1dc>
 80004f8:	442c      	add	r4, r5
 80004fa:	ea81 0603 	eor.w	r6, r1, r3
 80004fe:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000502:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000506:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800050a:	bf18      	it	ne
 800050c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000510:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000514:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000518:	d038      	beq.n	800058c <__aeabi_dmul+0xb4>
 800051a:	fba0 ce02 	umull	ip, lr, r0, r2
 800051e:	f04f 0500 	mov.w	r5, #0
 8000522:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000526:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800052a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800052e:	f04f 0600 	mov.w	r6, #0
 8000532:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000536:	f09c 0f00 	teq	ip, #0
 800053a:	bf18      	it	ne
 800053c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000540:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000544:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000548:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800054c:	d204      	bcs.n	8000558 <__aeabi_dmul+0x80>
 800054e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000552:	416d      	adcs	r5, r5
 8000554:	eb46 0606 	adc.w	r6, r6, r6
 8000558:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800055c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000560:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000564:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000568:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800056c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000570:	bf88      	it	hi
 8000572:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000576:	d81e      	bhi.n	80005b6 <__aeabi_dmul+0xde>
 8000578:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800057c:	bf08      	it	eq
 800057e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000582:	f150 0000 	adcs.w	r0, r0, #0
 8000586:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800058a:	bd70      	pop	{r4, r5, r6, pc}
 800058c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000590:	ea46 0101 	orr.w	r1, r6, r1
 8000594:	ea40 0002 	orr.w	r0, r0, r2
 8000598:	ea81 0103 	eor.w	r1, r1, r3
 800059c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005a0:	bfc2      	ittt	gt
 80005a2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005a6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005aa:	bd70      	popgt	{r4, r5, r6, pc}
 80005ac:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005b0:	f04f 0e00 	mov.w	lr, #0
 80005b4:	3c01      	subs	r4, #1
 80005b6:	f300 80ab 	bgt.w	8000710 <__aeabi_dmul+0x238>
 80005ba:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80005be:	bfde      	ittt	le
 80005c0:	2000      	movle	r0, #0
 80005c2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80005c6:	bd70      	pople	{r4, r5, r6, pc}
 80005c8:	f1c4 0400 	rsb	r4, r4, #0
 80005cc:	3c20      	subs	r4, #32
 80005ce:	da35      	bge.n	800063c <__aeabi_dmul+0x164>
 80005d0:	340c      	adds	r4, #12
 80005d2:	dc1b      	bgt.n	800060c <__aeabi_dmul+0x134>
 80005d4:	f104 0414 	add.w	r4, r4, #20
 80005d8:	f1c4 0520 	rsb	r5, r4, #32
 80005dc:	fa00 f305 	lsl.w	r3, r0, r5
 80005e0:	fa20 f004 	lsr.w	r0, r0, r4
 80005e4:	fa01 f205 	lsl.w	r2, r1, r5
 80005e8:	ea40 0002 	orr.w	r0, r0, r2
 80005ec:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80005f0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005f4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005f8:	fa21 f604 	lsr.w	r6, r1, r4
 80005fc:	eb42 0106 	adc.w	r1, r2, r6
 8000600:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000604:	bf08      	it	eq
 8000606:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800060a:	bd70      	pop	{r4, r5, r6, pc}
 800060c:	f1c4 040c 	rsb	r4, r4, #12
 8000610:	f1c4 0520 	rsb	r5, r4, #32
 8000614:	fa00 f304 	lsl.w	r3, r0, r4
 8000618:	fa20 f005 	lsr.w	r0, r0, r5
 800061c:	fa01 f204 	lsl.w	r2, r1, r4
 8000620:	ea40 0002 	orr.w	r0, r0, r2
 8000624:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000628:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800062c:	f141 0100 	adc.w	r1, r1, #0
 8000630:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000634:	bf08      	it	eq
 8000636:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800063a:	bd70      	pop	{r4, r5, r6, pc}
 800063c:	f1c4 0520 	rsb	r5, r4, #32
 8000640:	fa00 f205 	lsl.w	r2, r0, r5
 8000644:	ea4e 0e02 	orr.w	lr, lr, r2
 8000648:	fa20 f304 	lsr.w	r3, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea43 0302 	orr.w	r3, r3, r2
 8000654:	fa21 f004 	lsr.w	r0, r1, r4
 8000658:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800065c:	fa21 f204 	lsr.w	r2, r1, r4
 8000660:	ea20 0002 	bic.w	r0, r0, r2
 8000664:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f094 0f00 	teq	r4, #0
 8000678:	d10f      	bne.n	800069a <__aeabi_dmul+0x1c2>
 800067a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800067e:	0040      	lsls	r0, r0, #1
 8000680:	eb41 0101 	adc.w	r1, r1, r1
 8000684:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000688:	bf08      	it	eq
 800068a:	3c01      	subeq	r4, #1
 800068c:	d0f7      	beq.n	800067e <__aeabi_dmul+0x1a6>
 800068e:	ea41 0106 	orr.w	r1, r1, r6
 8000692:	f095 0f00 	teq	r5, #0
 8000696:	bf18      	it	ne
 8000698:	4770      	bxne	lr
 800069a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800069e:	0052      	lsls	r2, r2, #1
 80006a0:	eb43 0303 	adc.w	r3, r3, r3
 80006a4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80006a8:	bf08      	it	eq
 80006aa:	3d01      	subeq	r5, #1
 80006ac:	d0f7      	beq.n	800069e <__aeabi_dmul+0x1c6>
 80006ae:	ea43 0306 	orr.w	r3, r3, r6
 80006b2:	4770      	bx	lr
 80006b4:	ea94 0f0c 	teq	r4, ip
 80006b8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006bc:	bf18      	it	ne
 80006be:	ea95 0f0c 	teqne	r5, ip
 80006c2:	d00c      	beq.n	80006de <__aeabi_dmul+0x206>
 80006c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006c8:	bf18      	it	ne
 80006ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ce:	d1d1      	bne.n	8000674 <__aeabi_dmul+0x19c>
 80006d0:	ea81 0103 	eor.w	r1, r1, r3
 80006d4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006d8:	f04f 0000 	mov.w	r0, #0
 80006dc:	bd70      	pop	{r4, r5, r6, pc}
 80006de:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006e2:	bf06      	itte	eq
 80006e4:	4610      	moveq	r0, r2
 80006e6:	4619      	moveq	r1, r3
 80006e8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ec:	d019      	beq.n	8000722 <__aeabi_dmul+0x24a>
 80006ee:	ea94 0f0c 	teq	r4, ip
 80006f2:	d102      	bne.n	80006fa <__aeabi_dmul+0x222>
 80006f4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006f8:	d113      	bne.n	8000722 <__aeabi_dmul+0x24a>
 80006fa:	ea95 0f0c 	teq	r5, ip
 80006fe:	d105      	bne.n	800070c <__aeabi_dmul+0x234>
 8000700:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000704:	bf1c      	itt	ne
 8000706:	4610      	movne	r0, r2
 8000708:	4619      	movne	r1, r3
 800070a:	d10a      	bne.n	8000722 <__aeabi_dmul+0x24a>
 800070c:	ea81 0103 	eor.w	r1, r1, r3
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000714:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000718:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800071c:	f04f 0000 	mov.w	r0, #0
 8000720:	bd70      	pop	{r4, r5, r6, pc}
 8000722:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000726:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800072a:	bd70      	pop	{r4, r5, r6, pc}

0800072c <__aeabi_ddiv>:
 800072c:	b570      	push	{r4, r5, r6, lr}
 800072e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000732:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000736:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800073a:	bf1d      	ittte	ne
 800073c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000740:	ea94 0f0c 	teqne	r4, ip
 8000744:	ea95 0f0c 	teqne	r5, ip
 8000748:	f000 f8a7 	bleq	800089a <__aeabi_ddiv+0x16e>
 800074c:	eba4 0405 	sub.w	r4, r4, r5
 8000750:	ea81 0e03 	eor.w	lr, r1, r3
 8000754:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000758:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800075c:	f000 8088 	beq.w	8000870 <__aeabi_ddiv+0x144>
 8000760:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000764:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000768:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800076c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000770:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000774:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000778:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800077c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000780:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000784:	429d      	cmp	r5, r3
 8000786:	bf08      	it	eq
 8000788:	4296      	cmpeq	r6, r2
 800078a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800078e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000792:	d202      	bcs.n	800079a <__aeabi_ddiv+0x6e>
 8000794:	085b      	lsrs	r3, r3, #1
 8000796:	ea4f 0232 	mov.w	r2, r2, rrx
 800079a:	1ab6      	subs	r6, r6, r2
 800079c:	eb65 0503 	sbc.w	r5, r5, r3
 80007a0:	085b      	lsrs	r3, r3, #1
 80007a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007a6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80007aa:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80007ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80007b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007b6:	bf22      	ittt	cs
 80007b8:	1ab6      	subcs	r6, r6, r2
 80007ba:	4675      	movcs	r5, lr
 80007bc:	ea40 000c 	orrcs.w	r0, r0, ip
 80007c0:	085b      	lsrs	r3, r3, #1
 80007c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ce:	bf22      	ittt	cs
 80007d0:	1ab6      	subcs	r6, r6, r2
 80007d2:	4675      	movcs	r5, lr
 80007d4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007d8:	085b      	lsrs	r3, r3, #1
 80007da:	ea4f 0232 	mov.w	r2, r2, rrx
 80007de:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e6:	bf22      	ittt	cs
 80007e8:	1ab6      	subcs	r6, r6, r2
 80007ea:	4675      	movcs	r5, lr
 80007ec:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007f0:	085b      	lsrs	r3, r3, #1
 80007f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fe:	bf22      	ittt	cs
 8000800:	1ab6      	subcs	r6, r6, r2
 8000802:	4675      	movcs	r5, lr
 8000804:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000808:	ea55 0e06 	orrs.w	lr, r5, r6
 800080c:	d018      	beq.n	8000840 <__aeabi_ddiv+0x114>
 800080e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000812:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000816:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800081a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800081e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000822:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000826:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800082a:	d1c0      	bne.n	80007ae <__aeabi_ddiv+0x82>
 800082c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000830:	d10b      	bne.n	800084a <__aeabi_ddiv+0x11e>
 8000832:	ea41 0100 	orr.w	r1, r1, r0
 8000836:	f04f 0000 	mov.w	r0, #0
 800083a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800083e:	e7b6      	b.n	80007ae <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000844:	bf04      	itt	eq
 8000846:	4301      	orreq	r1, r0
 8000848:	2000      	moveq	r0, #0
 800084a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800084e:	bf88      	it	hi
 8000850:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000854:	f63f aeaf 	bhi.w	80005b6 <__aeabi_dmul+0xde>
 8000858:	ebb5 0c03 	subs.w	ip, r5, r3
 800085c:	bf04      	itt	eq
 800085e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000862:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000866:	f150 0000 	adcs.w	r0, r0, #0
 800086a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800086e:	bd70      	pop	{r4, r5, r6, pc}
 8000870:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000874:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000878:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800087c:	bfc2      	ittt	gt
 800087e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000882:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000886:	bd70      	popgt	{r4, r5, r6, pc}
 8000888:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800088c:	f04f 0e00 	mov.w	lr, #0
 8000890:	3c01      	subs	r4, #1
 8000892:	e690      	b.n	80005b6 <__aeabi_dmul+0xde>
 8000894:	ea45 0e06 	orr.w	lr, r5, r6
 8000898:	e68d      	b.n	80005b6 <__aeabi_dmul+0xde>
 800089a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800089e:	ea94 0f0c 	teq	r4, ip
 80008a2:	bf08      	it	eq
 80008a4:	ea95 0f0c 	teqeq	r5, ip
 80008a8:	f43f af3b 	beq.w	8000722 <__aeabi_dmul+0x24a>
 80008ac:	ea94 0f0c 	teq	r4, ip
 80008b0:	d10a      	bne.n	80008c8 <__aeabi_ddiv+0x19c>
 80008b2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008b6:	f47f af34 	bne.w	8000722 <__aeabi_dmul+0x24a>
 80008ba:	ea95 0f0c 	teq	r5, ip
 80008be:	f47f af25 	bne.w	800070c <__aeabi_dmul+0x234>
 80008c2:	4610      	mov	r0, r2
 80008c4:	4619      	mov	r1, r3
 80008c6:	e72c      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008c8:	ea95 0f0c 	teq	r5, ip
 80008cc:	d106      	bne.n	80008dc <__aeabi_ddiv+0x1b0>
 80008ce:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d2:	f43f aefd 	beq.w	80006d0 <__aeabi_dmul+0x1f8>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e722      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008e0:	bf18      	it	ne
 80008e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008e6:	f47f aec5 	bne.w	8000674 <__aeabi_dmul+0x19c>
 80008ea:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008ee:	f47f af0d 	bne.w	800070c <__aeabi_dmul+0x234>
 80008f2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008f6:	f47f aeeb 	bne.w	80006d0 <__aeabi_dmul+0x1f8>
 80008fa:	e712      	b.n	8000722 <__aeabi_dmul+0x24a>

080008fc <__gedf2>:
 80008fc:	f04f 3cff 	mov.w	ip, #4294967295
 8000900:	e006      	b.n	8000910 <__cmpdf2+0x4>
 8000902:	bf00      	nop

08000904 <__ledf2>:
 8000904:	f04f 0c01 	mov.w	ip, #1
 8000908:	e002      	b.n	8000910 <__cmpdf2+0x4>
 800090a:	bf00      	nop

0800090c <__cmpdf2>:
 800090c:	f04f 0c01 	mov.w	ip, #1
 8000910:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000914:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000918:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800091c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000920:	bf18      	it	ne
 8000922:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000926:	d01b      	beq.n	8000960 <__cmpdf2+0x54>
 8000928:	b001      	add	sp, #4
 800092a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800092e:	bf0c      	ite	eq
 8000930:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000934:	ea91 0f03 	teqne	r1, r3
 8000938:	bf02      	ittt	eq
 800093a:	ea90 0f02 	teqeq	r0, r2
 800093e:	2000      	moveq	r0, #0
 8000940:	4770      	bxeq	lr
 8000942:	f110 0f00 	cmn.w	r0, #0
 8000946:	ea91 0f03 	teq	r1, r3
 800094a:	bf58      	it	pl
 800094c:	4299      	cmppl	r1, r3
 800094e:	bf08      	it	eq
 8000950:	4290      	cmpeq	r0, r2
 8000952:	bf2c      	ite	cs
 8000954:	17d8      	asrcs	r0, r3, #31
 8000956:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800095a:	f040 0001 	orr.w	r0, r0, #1
 800095e:	4770      	bx	lr
 8000960:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d102      	bne.n	8000970 <__cmpdf2+0x64>
 800096a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800096e:	d107      	bne.n	8000980 <__cmpdf2+0x74>
 8000970:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000974:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000978:	d1d6      	bne.n	8000928 <__cmpdf2+0x1c>
 800097a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800097e:	d0d3      	beq.n	8000928 <__cmpdf2+0x1c>
 8000980:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000984:	4770      	bx	lr
 8000986:	bf00      	nop

08000988 <__aeabi_cdrcmple>:
 8000988:	4684      	mov	ip, r0
 800098a:	4610      	mov	r0, r2
 800098c:	4662      	mov	r2, ip
 800098e:	468c      	mov	ip, r1
 8000990:	4619      	mov	r1, r3
 8000992:	4663      	mov	r3, ip
 8000994:	e000      	b.n	8000998 <__aeabi_cdcmpeq>
 8000996:	bf00      	nop

08000998 <__aeabi_cdcmpeq>:
 8000998:	b501      	push	{r0, lr}
 800099a:	f7ff ffb7 	bl	800090c <__cmpdf2>
 800099e:	2800      	cmp	r0, #0
 80009a0:	bf48      	it	mi
 80009a2:	f110 0f00 	cmnmi.w	r0, #0
 80009a6:	bd01      	pop	{r0, pc}

080009a8 <__aeabi_dcmpeq>:
 80009a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ac:	f7ff fff4 	bl	8000998 <__aeabi_cdcmpeq>
 80009b0:	bf0c      	ite	eq
 80009b2:	2001      	moveq	r0, #1
 80009b4:	2000      	movne	r0, #0
 80009b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ba:	bf00      	nop

080009bc <__aeabi_dcmplt>:
 80009bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c0:	f7ff ffea 	bl	8000998 <__aeabi_cdcmpeq>
 80009c4:	bf34      	ite	cc
 80009c6:	2001      	movcc	r0, #1
 80009c8:	2000      	movcs	r0, #0
 80009ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ce:	bf00      	nop

080009d0 <__aeabi_dcmple>:
 80009d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d4:	f7ff ffe0 	bl	8000998 <__aeabi_cdcmpeq>
 80009d8:	bf94      	ite	ls
 80009da:	2001      	movls	r0, #1
 80009dc:	2000      	movhi	r0, #0
 80009de:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e2:	bf00      	nop

080009e4 <__aeabi_dcmpge>:
 80009e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e8:	f7ff ffce 	bl	8000988 <__aeabi_cdrcmple>
 80009ec:	bf94      	ite	ls
 80009ee:	2001      	movls	r0, #1
 80009f0:	2000      	movhi	r0, #0
 80009f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f6:	bf00      	nop

080009f8 <__aeabi_dcmpgt>:
 80009f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009fc:	f7ff ffc4 	bl	8000988 <__aeabi_cdrcmple>
 8000a00:	bf34      	ite	cc
 8000a02:	2001      	movcc	r0, #1
 8000a04:	2000      	movcs	r0, #0
 8000a06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a0a:	bf00      	nop

08000a0c <__aeabi_dcmpun>:
 8000a0c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a14:	d102      	bne.n	8000a1c <__aeabi_dcmpun+0x10>
 8000a16:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a1a:	d10a      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a1c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a20:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a24:	d102      	bne.n	8000a2c <__aeabi_dcmpun+0x20>
 8000a26:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a2a:	d102      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a2c:	f04f 0000 	mov.w	r0, #0
 8000a30:	4770      	bx	lr
 8000a32:	f04f 0001 	mov.w	r0, #1
 8000a36:	4770      	bx	lr

08000a38 <__aeabi_d2iz>:
 8000a38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a3c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a40:	d215      	bcs.n	8000a6e <__aeabi_d2iz+0x36>
 8000a42:	d511      	bpl.n	8000a68 <__aeabi_d2iz+0x30>
 8000a44:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a48:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a4c:	d912      	bls.n	8000a74 <__aeabi_d2iz+0x3c>
 8000a4e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a52:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a56:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a5a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000a5e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a62:	bf18      	it	ne
 8000a64:	4240      	negne	r0, r0
 8000a66:	4770      	bx	lr
 8000a68:	f04f 0000 	mov.w	r0, #0
 8000a6c:	4770      	bx	lr
 8000a6e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a72:	d105      	bne.n	8000a80 <__aeabi_d2iz+0x48>
 8000a74:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000a78:	bf08      	it	eq
 8000a7a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000a7e:	4770      	bx	lr
 8000a80:	f04f 0000 	mov.w	r0, #0
 8000a84:	4770      	bx	lr
 8000a86:	bf00      	nop

08000a88 <__aeabi_d2uiz>:
 8000a88:	004a      	lsls	r2, r1, #1
 8000a8a:	d211      	bcs.n	8000ab0 <__aeabi_d2uiz+0x28>
 8000a8c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a90:	d211      	bcs.n	8000ab6 <__aeabi_d2uiz+0x2e>
 8000a92:	d50d      	bpl.n	8000ab0 <__aeabi_d2uiz+0x28>
 8000a94:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a98:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a9c:	d40e      	bmi.n	8000abc <__aeabi_d2uiz+0x34>
 8000a9e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000aa2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000aa6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000aaa:	fa23 f002 	lsr.w	r0, r3, r2
 8000aae:	4770      	bx	lr
 8000ab0:	f04f 0000 	mov.w	r0, #0
 8000ab4:	4770      	bx	lr
 8000ab6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000aba:	d102      	bne.n	8000ac2 <__aeabi_d2uiz+0x3a>
 8000abc:	f04f 30ff 	mov.w	r0, #4294967295
 8000ac0:	4770      	bx	lr
 8000ac2:	f04f 0000 	mov.w	r0, #0
 8000ac6:	4770      	bx	lr

08000ac8 <__aeabi_d2f>:
 8000ac8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000acc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000ad0:	bf24      	itt	cs
 8000ad2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000ad6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000ada:	d90d      	bls.n	8000af8 <__aeabi_d2f+0x30>
 8000adc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000ae0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000ae4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000ae8:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000aec:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000af0:	bf08      	it	eq
 8000af2:	f020 0001 	biceq.w	r0, r0, #1
 8000af6:	4770      	bx	lr
 8000af8:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000afc:	d121      	bne.n	8000b42 <__aeabi_d2f+0x7a>
 8000afe:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000b02:	bfbc      	itt	lt
 8000b04:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000b08:	4770      	bxlt	lr
 8000b0a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000b0e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000b12:	f1c2 0218 	rsb	r2, r2, #24
 8000b16:	f1c2 0c20 	rsb	ip, r2, #32
 8000b1a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000b1e:	fa20 f002 	lsr.w	r0, r0, r2
 8000b22:	bf18      	it	ne
 8000b24:	f040 0001 	orrne.w	r0, r0, #1
 8000b28:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b2c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000b30:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000b34:	ea40 000c 	orr.w	r0, r0, ip
 8000b38:	fa23 f302 	lsr.w	r3, r3, r2
 8000b3c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b40:	e7cc      	b.n	8000adc <__aeabi_d2f+0x14>
 8000b42:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b46:	d107      	bne.n	8000b58 <__aeabi_d2f+0x90>
 8000b48:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b4c:	bf1e      	ittt	ne
 8000b4e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000b52:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000b56:	4770      	bxne	lr
 8000b58:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000b5c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000b60:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b64:	4770      	bx	lr
 8000b66:	bf00      	nop

08000b68 <__aeabi_frsub>:
 8000b68:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000b6c:	e002      	b.n	8000b74 <__addsf3>
 8000b6e:	bf00      	nop

08000b70 <__aeabi_fsub>:
 8000b70:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000b74 <__addsf3>:
 8000b74:	0042      	lsls	r2, r0, #1
 8000b76:	bf1f      	itttt	ne
 8000b78:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000b7c:	ea92 0f03 	teqne	r2, r3
 8000b80:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000b84:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000b88:	d06a      	beq.n	8000c60 <__addsf3+0xec>
 8000b8a:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000b8e:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000b92:	bfc1      	itttt	gt
 8000b94:	18d2      	addgt	r2, r2, r3
 8000b96:	4041      	eorgt	r1, r0
 8000b98:	4048      	eorgt	r0, r1
 8000b9a:	4041      	eorgt	r1, r0
 8000b9c:	bfb8      	it	lt
 8000b9e:	425b      	neglt	r3, r3
 8000ba0:	2b19      	cmp	r3, #25
 8000ba2:	bf88      	it	hi
 8000ba4:	4770      	bxhi	lr
 8000ba6:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000baa:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000bae:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8000bb2:	bf18      	it	ne
 8000bb4:	4240      	negne	r0, r0
 8000bb6:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bba:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 8000bbe:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 8000bc2:	bf18      	it	ne
 8000bc4:	4249      	negne	r1, r1
 8000bc6:	ea92 0f03 	teq	r2, r3
 8000bca:	d03f      	beq.n	8000c4c <__addsf3+0xd8>
 8000bcc:	f1a2 0201 	sub.w	r2, r2, #1
 8000bd0:	fa41 fc03 	asr.w	ip, r1, r3
 8000bd4:	eb10 000c 	adds.w	r0, r0, ip
 8000bd8:	f1c3 0320 	rsb	r3, r3, #32
 8000bdc:	fa01 f103 	lsl.w	r1, r1, r3
 8000be0:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000be4:	d502      	bpl.n	8000bec <__addsf3+0x78>
 8000be6:	4249      	negs	r1, r1
 8000be8:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000bec:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8000bf0:	d313      	bcc.n	8000c1a <__addsf3+0xa6>
 8000bf2:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000bf6:	d306      	bcc.n	8000c06 <__addsf3+0x92>
 8000bf8:	0840      	lsrs	r0, r0, #1
 8000bfa:	ea4f 0131 	mov.w	r1, r1, rrx
 8000bfe:	f102 0201 	add.w	r2, r2, #1
 8000c02:	2afe      	cmp	r2, #254	; 0xfe
 8000c04:	d251      	bcs.n	8000caa <__addsf3+0x136>
 8000c06:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8000c0a:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000c0e:	bf08      	it	eq
 8000c10:	f020 0001 	biceq.w	r0, r0, #1
 8000c14:	ea40 0003 	orr.w	r0, r0, r3
 8000c18:	4770      	bx	lr
 8000c1a:	0049      	lsls	r1, r1, #1
 8000c1c:	eb40 0000 	adc.w	r0, r0, r0
 8000c20:	3a01      	subs	r2, #1
 8000c22:	bf28      	it	cs
 8000c24:	f5b0 0f00 	cmpcs.w	r0, #8388608	; 0x800000
 8000c28:	d2ed      	bcs.n	8000c06 <__addsf3+0x92>
 8000c2a:	fab0 fc80 	clz	ip, r0
 8000c2e:	f1ac 0c08 	sub.w	ip, ip, #8
 8000c32:	ebb2 020c 	subs.w	r2, r2, ip
 8000c36:	fa00 f00c 	lsl.w	r0, r0, ip
 8000c3a:	bfaa      	itet	ge
 8000c3c:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000c40:	4252      	neglt	r2, r2
 8000c42:	4318      	orrge	r0, r3
 8000c44:	bfbc      	itt	lt
 8000c46:	40d0      	lsrlt	r0, r2
 8000c48:	4318      	orrlt	r0, r3
 8000c4a:	4770      	bx	lr
 8000c4c:	f092 0f00 	teq	r2, #0
 8000c50:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000c54:	bf06      	itte	eq
 8000c56:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8000c5a:	3201      	addeq	r2, #1
 8000c5c:	3b01      	subne	r3, #1
 8000c5e:	e7b5      	b.n	8000bcc <__addsf3+0x58>
 8000c60:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000c64:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000c68:	bf18      	it	ne
 8000c6a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000c6e:	d021      	beq.n	8000cb4 <__addsf3+0x140>
 8000c70:	ea92 0f03 	teq	r2, r3
 8000c74:	d004      	beq.n	8000c80 <__addsf3+0x10c>
 8000c76:	f092 0f00 	teq	r2, #0
 8000c7a:	bf08      	it	eq
 8000c7c:	4608      	moveq	r0, r1
 8000c7e:	4770      	bx	lr
 8000c80:	ea90 0f01 	teq	r0, r1
 8000c84:	bf1c      	itt	ne
 8000c86:	2000      	movne	r0, #0
 8000c88:	4770      	bxne	lr
 8000c8a:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000c8e:	d104      	bne.n	8000c9a <__addsf3+0x126>
 8000c90:	0040      	lsls	r0, r0, #1
 8000c92:	bf28      	it	cs
 8000c94:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000c98:	4770      	bx	lr
 8000c9a:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000c9e:	bf3c      	itt	cc
 8000ca0:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000ca4:	4770      	bxcc	lr
 8000ca6:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000caa:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000cae:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000cb2:	4770      	bx	lr
 8000cb4:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000cb8:	bf16      	itet	ne
 8000cba:	4608      	movne	r0, r1
 8000cbc:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000cc0:	4601      	movne	r1, r0
 8000cc2:	0242      	lsls	r2, r0, #9
 8000cc4:	bf06      	itte	eq
 8000cc6:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000cca:	ea90 0f01 	teqeq	r0, r1
 8000cce:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 8000cd2:	4770      	bx	lr

08000cd4 <__aeabi_ui2f>:
 8000cd4:	f04f 0300 	mov.w	r3, #0
 8000cd8:	e004      	b.n	8000ce4 <__aeabi_i2f+0x8>
 8000cda:	bf00      	nop

08000cdc <__aeabi_i2f>:
 8000cdc:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8000ce0:	bf48      	it	mi
 8000ce2:	4240      	negmi	r0, r0
 8000ce4:	ea5f 0c00 	movs.w	ip, r0
 8000ce8:	bf08      	it	eq
 8000cea:	4770      	bxeq	lr
 8000cec:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8000cf0:	4601      	mov	r1, r0
 8000cf2:	f04f 0000 	mov.w	r0, #0
 8000cf6:	e01c      	b.n	8000d32 <__aeabi_l2f+0x2a>

08000cf8 <__aeabi_ul2f>:
 8000cf8:	ea50 0201 	orrs.w	r2, r0, r1
 8000cfc:	bf08      	it	eq
 8000cfe:	4770      	bxeq	lr
 8000d00:	f04f 0300 	mov.w	r3, #0
 8000d04:	e00a      	b.n	8000d1c <__aeabi_l2f+0x14>
 8000d06:	bf00      	nop

08000d08 <__aeabi_l2f>:
 8000d08:	ea50 0201 	orrs.w	r2, r0, r1
 8000d0c:	bf08      	it	eq
 8000d0e:	4770      	bxeq	lr
 8000d10:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000d14:	d502      	bpl.n	8000d1c <__aeabi_l2f+0x14>
 8000d16:	4240      	negs	r0, r0
 8000d18:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d1c:	ea5f 0c01 	movs.w	ip, r1
 8000d20:	bf02      	ittt	eq
 8000d22:	4684      	moveq	ip, r0
 8000d24:	4601      	moveq	r1, r0
 8000d26:	2000      	moveq	r0, #0
 8000d28:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000d2c:	bf08      	it	eq
 8000d2e:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000d32:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8000d36:	fabc f28c 	clz	r2, ip
 8000d3a:	3a08      	subs	r2, #8
 8000d3c:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000d40:	db10      	blt.n	8000d64 <__aeabi_l2f+0x5c>
 8000d42:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d46:	4463      	add	r3, ip
 8000d48:	fa00 fc02 	lsl.w	ip, r0, r2
 8000d4c:	f1c2 0220 	rsb	r2, r2, #32
 8000d50:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000d54:	fa20 f202 	lsr.w	r2, r0, r2
 8000d58:	eb43 0002 	adc.w	r0, r3, r2
 8000d5c:	bf08      	it	eq
 8000d5e:	f020 0001 	biceq.w	r0, r0, #1
 8000d62:	4770      	bx	lr
 8000d64:	f102 0220 	add.w	r2, r2, #32
 8000d68:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d6c:	f1c2 0220 	rsb	r2, r2, #32
 8000d70:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000d74:	fa21 f202 	lsr.w	r2, r1, r2
 8000d78:	eb43 0002 	adc.w	r0, r3, r2
 8000d7c:	bf08      	it	eq
 8000d7e:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000d82:	4770      	bx	lr

08000d84 <__aeabi_fmul>:
 8000d84:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000d88:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000d8c:	bf1e      	ittt	ne
 8000d8e:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000d92:	ea92 0f0c 	teqne	r2, ip
 8000d96:	ea93 0f0c 	teqne	r3, ip
 8000d9a:	d06f      	beq.n	8000e7c <__aeabi_fmul+0xf8>
 8000d9c:	441a      	add	r2, r3
 8000d9e:	ea80 0c01 	eor.w	ip, r0, r1
 8000da2:	0240      	lsls	r0, r0, #9
 8000da4:	bf18      	it	ne
 8000da6:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000daa:	d01e      	beq.n	8000dea <__aeabi_fmul+0x66>
 8000dac:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8000db0:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000db4:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000db8:	fba0 3101 	umull	r3, r1, r0, r1
 8000dbc:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000dc0:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 8000dc4:	bf3e      	ittt	cc
 8000dc6:	0049      	lslcc	r1, r1, #1
 8000dc8:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000dcc:	005b      	lslcc	r3, r3, #1
 8000dce:	ea40 0001 	orr.w	r0, r0, r1
 8000dd2:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 8000dd6:	2afd      	cmp	r2, #253	; 0xfd
 8000dd8:	d81d      	bhi.n	8000e16 <__aeabi_fmul+0x92>
 8000dda:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8000dde:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000de2:	bf08      	it	eq
 8000de4:	f020 0001 	biceq.w	r0, r0, #1
 8000de8:	4770      	bx	lr
 8000dea:	f090 0f00 	teq	r0, #0
 8000dee:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000df2:	bf08      	it	eq
 8000df4:	0249      	lsleq	r1, r1, #9
 8000df6:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000dfa:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000dfe:	3a7f      	subs	r2, #127	; 0x7f
 8000e00:	bfc2      	ittt	gt
 8000e02:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000e06:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000e0a:	4770      	bxgt	lr
 8000e0c:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000e10:	f04f 0300 	mov.w	r3, #0
 8000e14:	3a01      	subs	r2, #1
 8000e16:	dc5d      	bgt.n	8000ed4 <__aeabi_fmul+0x150>
 8000e18:	f112 0f19 	cmn.w	r2, #25
 8000e1c:	bfdc      	itt	le
 8000e1e:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 8000e22:	4770      	bxle	lr
 8000e24:	f1c2 0200 	rsb	r2, r2, #0
 8000e28:	0041      	lsls	r1, r0, #1
 8000e2a:	fa21 f102 	lsr.w	r1, r1, r2
 8000e2e:	f1c2 0220 	rsb	r2, r2, #32
 8000e32:	fa00 fc02 	lsl.w	ip, r0, r2
 8000e36:	ea5f 0031 	movs.w	r0, r1, rrx
 8000e3a:	f140 0000 	adc.w	r0, r0, #0
 8000e3e:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000e42:	bf08      	it	eq
 8000e44:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000e48:	4770      	bx	lr
 8000e4a:	f092 0f00 	teq	r2, #0
 8000e4e:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000e52:	bf02      	ittt	eq
 8000e54:	0040      	lsleq	r0, r0, #1
 8000e56:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000e5a:	3a01      	subeq	r2, #1
 8000e5c:	d0f9      	beq.n	8000e52 <__aeabi_fmul+0xce>
 8000e5e:	ea40 000c 	orr.w	r0, r0, ip
 8000e62:	f093 0f00 	teq	r3, #0
 8000e66:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000e6a:	bf02      	ittt	eq
 8000e6c:	0049      	lsleq	r1, r1, #1
 8000e6e:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000e72:	3b01      	subeq	r3, #1
 8000e74:	d0f9      	beq.n	8000e6a <__aeabi_fmul+0xe6>
 8000e76:	ea41 010c 	orr.w	r1, r1, ip
 8000e7a:	e78f      	b.n	8000d9c <__aeabi_fmul+0x18>
 8000e7c:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000e80:	ea92 0f0c 	teq	r2, ip
 8000e84:	bf18      	it	ne
 8000e86:	ea93 0f0c 	teqne	r3, ip
 8000e8a:	d00a      	beq.n	8000ea2 <__aeabi_fmul+0x11e>
 8000e8c:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000e90:	bf18      	it	ne
 8000e92:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000e96:	d1d8      	bne.n	8000e4a <__aeabi_fmul+0xc6>
 8000e98:	ea80 0001 	eor.w	r0, r0, r1
 8000e9c:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000ea0:	4770      	bx	lr
 8000ea2:	f090 0f00 	teq	r0, #0
 8000ea6:	bf17      	itett	ne
 8000ea8:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 8000eac:	4608      	moveq	r0, r1
 8000eae:	f091 0f00 	teqne	r1, #0
 8000eb2:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 8000eb6:	d014      	beq.n	8000ee2 <__aeabi_fmul+0x15e>
 8000eb8:	ea92 0f0c 	teq	r2, ip
 8000ebc:	d101      	bne.n	8000ec2 <__aeabi_fmul+0x13e>
 8000ebe:	0242      	lsls	r2, r0, #9
 8000ec0:	d10f      	bne.n	8000ee2 <__aeabi_fmul+0x15e>
 8000ec2:	ea93 0f0c 	teq	r3, ip
 8000ec6:	d103      	bne.n	8000ed0 <__aeabi_fmul+0x14c>
 8000ec8:	024b      	lsls	r3, r1, #9
 8000eca:	bf18      	it	ne
 8000ecc:	4608      	movne	r0, r1
 8000ece:	d108      	bne.n	8000ee2 <__aeabi_fmul+0x15e>
 8000ed0:	ea80 0001 	eor.w	r0, r0, r1
 8000ed4:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000ed8:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000edc:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000ee0:	4770      	bx	lr
 8000ee2:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000ee6:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 8000eea:	4770      	bx	lr

08000eec <__aeabi_fdiv>:
 8000eec:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000ef0:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000ef4:	bf1e      	ittt	ne
 8000ef6:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000efa:	ea92 0f0c 	teqne	r2, ip
 8000efe:	ea93 0f0c 	teqne	r3, ip
 8000f02:	d069      	beq.n	8000fd8 <__aeabi_fdiv+0xec>
 8000f04:	eba2 0203 	sub.w	r2, r2, r3
 8000f08:	ea80 0c01 	eor.w	ip, r0, r1
 8000f0c:	0249      	lsls	r1, r1, #9
 8000f0e:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000f12:	d037      	beq.n	8000f84 <__aeabi_fdiv+0x98>
 8000f14:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8000f18:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000f1c:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000f20:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000f24:	428b      	cmp	r3, r1
 8000f26:	bf38      	it	cc
 8000f28:	005b      	lslcc	r3, r3, #1
 8000f2a:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
 8000f2e:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
 8000f32:	428b      	cmp	r3, r1
 8000f34:	bf24      	itt	cs
 8000f36:	1a5b      	subcs	r3, r3, r1
 8000f38:	ea40 000c 	orrcs.w	r0, r0, ip
 8000f3c:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000f40:	bf24      	itt	cs
 8000f42:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000f46:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000f4a:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000f4e:	bf24      	itt	cs
 8000f50:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000f54:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000f58:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000f5c:	bf24      	itt	cs
 8000f5e:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000f62:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000f66:	011b      	lsls	r3, r3, #4
 8000f68:	bf18      	it	ne
 8000f6a:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000f6e:	d1e0      	bne.n	8000f32 <__aeabi_fdiv+0x46>
 8000f70:	2afd      	cmp	r2, #253	; 0xfd
 8000f72:	f63f af50 	bhi.w	8000e16 <__aeabi_fmul+0x92>
 8000f76:	428b      	cmp	r3, r1
 8000f78:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000f7c:	bf08      	it	eq
 8000f7e:	f020 0001 	biceq.w	r0, r0, #1
 8000f82:	4770      	bx	lr
 8000f84:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000f88:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000f8c:	327f      	adds	r2, #127	; 0x7f
 8000f8e:	bfc2      	ittt	gt
 8000f90:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000f94:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000f98:	4770      	bxgt	lr
 8000f9a:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000f9e:	f04f 0300 	mov.w	r3, #0
 8000fa2:	3a01      	subs	r2, #1
 8000fa4:	e737      	b.n	8000e16 <__aeabi_fmul+0x92>
 8000fa6:	f092 0f00 	teq	r2, #0
 8000faa:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000fae:	bf02      	ittt	eq
 8000fb0:	0040      	lsleq	r0, r0, #1
 8000fb2:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000fb6:	3a01      	subeq	r2, #1
 8000fb8:	d0f9      	beq.n	8000fae <__aeabi_fdiv+0xc2>
 8000fba:	ea40 000c 	orr.w	r0, r0, ip
 8000fbe:	f093 0f00 	teq	r3, #0
 8000fc2:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000fc6:	bf02      	ittt	eq
 8000fc8:	0049      	lsleq	r1, r1, #1
 8000fca:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000fce:	3b01      	subeq	r3, #1
 8000fd0:	d0f9      	beq.n	8000fc6 <__aeabi_fdiv+0xda>
 8000fd2:	ea41 010c 	orr.w	r1, r1, ip
 8000fd6:	e795      	b.n	8000f04 <__aeabi_fdiv+0x18>
 8000fd8:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000fdc:	ea92 0f0c 	teq	r2, ip
 8000fe0:	d108      	bne.n	8000ff4 <__aeabi_fdiv+0x108>
 8000fe2:	0242      	lsls	r2, r0, #9
 8000fe4:	f47f af7d 	bne.w	8000ee2 <__aeabi_fmul+0x15e>
 8000fe8:	ea93 0f0c 	teq	r3, ip
 8000fec:	f47f af70 	bne.w	8000ed0 <__aeabi_fmul+0x14c>
 8000ff0:	4608      	mov	r0, r1
 8000ff2:	e776      	b.n	8000ee2 <__aeabi_fmul+0x15e>
 8000ff4:	ea93 0f0c 	teq	r3, ip
 8000ff8:	d104      	bne.n	8001004 <__aeabi_fdiv+0x118>
 8000ffa:	024b      	lsls	r3, r1, #9
 8000ffc:	f43f af4c 	beq.w	8000e98 <__aeabi_fmul+0x114>
 8001000:	4608      	mov	r0, r1
 8001002:	e76e      	b.n	8000ee2 <__aeabi_fmul+0x15e>
 8001004:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8001008:	bf18      	it	ne
 800100a:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 800100e:	d1ca      	bne.n	8000fa6 <__aeabi_fdiv+0xba>
 8001010:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
 8001014:	f47f af5c 	bne.w	8000ed0 <__aeabi_fmul+0x14c>
 8001018:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
 800101c:	f47f af3c 	bne.w	8000e98 <__aeabi_fmul+0x114>
 8001020:	e75f      	b.n	8000ee2 <__aeabi_fmul+0x15e>
 8001022:	bf00      	nop

08001024 <__aeabi_f2uiz>:
 8001024:	0042      	lsls	r2, r0, #1
 8001026:	d20e      	bcs.n	8001046 <__aeabi_f2uiz+0x22>
 8001028:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
 800102c:	d30b      	bcc.n	8001046 <__aeabi_f2uiz+0x22>
 800102e:	f04f 039e 	mov.w	r3, #158	; 0x9e
 8001032:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 8001036:	d409      	bmi.n	800104c <__aeabi_f2uiz+0x28>
 8001038:	ea4f 2300 	mov.w	r3, r0, lsl #8
 800103c:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8001040:	fa23 f002 	lsr.w	r0, r3, r2
 8001044:	4770      	bx	lr
 8001046:	f04f 0000 	mov.w	r0, #0
 800104a:	4770      	bx	lr
 800104c:	f112 0f61 	cmn.w	r2, #97	; 0x61
 8001050:	d101      	bne.n	8001056 <__aeabi_f2uiz+0x32>
 8001052:	0242      	lsls	r2, r0, #9
 8001054:	d102      	bne.n	800105c <__aeabi_f2uiz+0x38>
 8001056:	f04f 30ff 	mov.w	r0, #4294967295
 800105a:	4770      	bx	lr
 800105c:	f04f 0000 	mov.w	r0, #0
 8001060:	4770      	bx	lr
 8001062:	bf00      	nop

08001064 <__aeabi_d2lz>:
 8001064:	b538      	push	{r3, r4, r5, lr}
 8001066:	4605      	mov	r5, r0
 8001068:	460c      	mov	r4, r1
 800106a:	2200      	movs	r2, #0
 800106c:	2300      	movs	r3, #0
 800106e:	4628      	mov	r0, r5
 8001070:	4621      	mov	r1, r4
 8001072:	f7ff fca3 	bl	80009bc <__aeabi_dcmplt>
 8001076:	b928      	cbnz	r0, 8001084 <__aeabi_d2lz+0x20>
 8001078:	4628      	mov	r0, r5
 800107a:	4621      	mov	r1, r4
 800107c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8001080:	f000 b80a 	b.w	8001098 <__aeabi_d2ulz>
 8001084:	4628      	mov	r0, r5
 8001086:	f104 4100 	add.w	r1, r4, #2147483648	; 0x80000000
 800108a:	f000 f805 	bl	8001098 <__aeabi_d2ulz>
 800108e:	4240      	negs	r0, r0
 8001090:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8001094:	bd38      	pop	{r3, r4, r5, pc}
 8001096:	bf00      	nop

08001098 <__aeabi_d2ulz>:
 8001098:	b5d0      	push	{r4, r6, r7, lr}
 800109a:	2200      	movs	r2, #0
 800109c:	4b0b      	ldr	r3, [pc, #44]	; (80010cc <__aeabi_d2ulz+0x34>)
 800109e:	4606      	mov	r6, r0
 80010a0:	460f      	mov	r7, r1
 80010a2:	f7ff fa19 	bl	80004d8 <__aeabi_dmul>
 80010a6:	f7ff fcef 	bl	8000a88 <__aeabi_d2uiz>
 80010aa:	4604      	mov	r4, r0
 80010ac:	f7ff f99a 	bl	80003e4 <__aeabi_ui2d>
 80010b0:	2200      	movs	r2, #0
 80010b2:	4b07      	ldr	r3, [pc, #28]	; (80010d0 <__aeabi_d2ulz+0x38>)
 80010b4:	f7ff fa10 	bl	80004d8 <__aeabi_dmul>
 80010b8:	4602      	mov	r2, r0
 80010ba:	460b      	mov	r3, r1
 80010bc:	4630      	mov	r0, r6
 80010be:	4639      	mov	r1, r7
 80010c0:	f7ff f852 	bl	8000168 <__aeabi_dsub>
 80010c4:	f7ff fce0 	bl	8000a88 <__aeabi_d2uiz>
 80010c8:	4621      	mov	r1, r4
 80010ca:	bdd0      	pop	{r4, r6, r7, pc}
 80010cc:	3df00000 	.word	0x3df00000
 80010d0:	41f00000 	.word	0x41f00000

080010d4 <AD9833_Delay>:
 * @param   none
 * @retval  none
 * @func	ad9833,
 */
void AD9833_Delay(void)
{
 80010d4:	b480      	push	{r7}
 80010d6:	b083      	sub	sp, #12
 80010d8:	af00      	add	r7, sp, #0
    uint16_t i;
    for (i = 0; i < 1; i++);
 80010da:	2300      	movs	r3, #0
 80010dc:	80fb      	strh	r3, [r7, #6]
 80010de:	e002      	b.n	80010e6 <AD9833_Delay+0x12>
 80010e0:	88fb      	ldrh	r3, [r7, #6]
 80010e2:	3301      	adds	r3, #1
 80010e4:	80fb      	strh	r3, [r7, #6]
 80010e6:	88fb      	ldrh	r3, [r7, #6]
 80010e8:	2b00      	cmp	r3, #0
 80010ea:	d0f9      	beq.n	80010e0 <AD9833_Delay+0xc>
}
 80010ec:	bf00      	nop
 80010ee:	bf00      	nop
 80010f0:	370c      	adds	r7, #12
 80010f2:	46bd      	mov	sp, r7
 80010f4:	bc80      	pop	{r7}
 80010f6:	4770      	bx	lr

080010f8 <AD9833_FSYNCSet>:
 * 			PinState:
 * @retval  none
 * @func	AD9833FSYNC
 */
static void AD9833_FSYNCSet(uint8_t ch,GPIO_PinState PinState)
{
 80010f8:	b580      	push	{r7, lr}
 80010fa:	b082      	sub	sp, #8
 80010fc:	af00      	add	r7, sp, #0
 80010fe:	4603      	mov	r3, r0
 8001100:	460a      	mov	r2, r1
 8001102:	71fb      	strb	r3, [r7, #7]
 8001104:	4613      	mov	r3, r2
 8001106:	71bb      	strb	r3, [r7, #6]
	HAL_GPIO_WritePin(AD9833_FSYNC_PORT[ch], AD9833_FSYNC_GPIO[ch], PinState);
 8001108:	79fb      	ldrb	r3, [r7, #7]
 800110a:	4a07      	ldr	r2, [pc, #28]	; (8001128 <AD9833_FSYNCSet+0x30>)
 800110c:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8001110:	79fb      	ldrb	r3, [r7, #7]
 8001112:	4a06      	ldr	r2, [pc, #24]	; (800112c <AD9833_FSYNCSet+0x34>)
 8001114:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001118:	79ba      	ldrb	r2, [r7, #6]
 800111a:	4619      	mov	r1, r3
 800111c:	f004 fad5 	bl	80056ca <HAL_GPIO_WritePin>
}
 8001120:	bf00      	nop
 8001122:	3708      	adds	r7, #8
 8001124:	46bd      	mov	sp, r7
 8001126:	bd80      	pop	{r7, pc}
 8001128:	2000000c 	.word	0x2000000c
 800112c:	20000000 	.word	0x20000000

08001130 <AD9833_SCLKSet>:
 * 			PinState:
 * @retval  none
 * @func	AD9833SCLK
 */
static void AD9833_SCLKSet(uint8_t ch,GPIO_PinState PinState)
{
 8001130:	b580      	push	{r7, lr}
 8001132:	b082      	sub	sp, #8
 8001134:	af00      	add	r7, sp, #0
 8001136:	4603      	mov	r3, r0
 8001138:	460a      	mov	r2, r1
 800113a:	71fb      	strb	r3, [r7, #7]
 800113c:	4613      	mov	r3, r2
 800113e:	71bb      	strb	r3, [r7, #6]
	HAL_GPIO_WritePin(AD9833_SCLK_PORT[ch], AD9833_SCLK_GPIO[ch], PinState);
 8001140:	79fb      	ldrb	r3, [r7, #7]
 8001142:	4a07      	ldr	r2, [pc, #28]	; (8001160 <AD9833_SCLKSet+0x30>)
 8001144:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8001148:	79fb      	ldrb	r3, [r7, #7]
 800114a:	4a06      	ldr	r2, [pc, #24]	; (8001164 <AD9833_SCLKSet+0x34>)
 800114c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001150:	79ba      	ldrb	r2, [r7, #6]
 8001152:	4619      	mov	r1, r3
 8001154:	f004 fab9 	bl	80056ca <HAL_GPIO_WritePin>
}
 8001158:	bf00      	nop
 800115a:	3708      	adds	r7, #8
 800115c:	46bd      	mov	sp, r7
 800115e:	bd80      	pop	{r7, pc}
 8001160:	2000001c 	.word	0x2000001c
 8001164:	20000008 	.word	0x20000008

08001168 <AD9833_SDATASet>:
 * 			PinState:
 * @retval  none
 * @func	AD9833SDATA
 */
static void AD9833_SDATASet(uint8_t ch,GPIO_PinState PinState)
{
 8001168:	b580      	push	{r7, lr}
 800116a:	b082      	sub	sp, #8
 800116c:	af00      	add	r7, sp, #0
 800116e:	4603      	mov	r3, r0
 8001170:	460a      	mov	r2, r1
 8001172:	71fb      	strb	r3, [r7, #7]
 8001174:	4613      	mov	r3, r2
 8001176:	71bb      	strb	r3, [r7, #6]
	HAL_GPIO_WritePin(AD9833_SDATA_PORT[ch], AD9833_SDATA_GPIO[ch], PinState);
 8001178:	79fb      	ldrb	r3, [r7, #7]
 800117a:	4a07      	ldr	r2, [pc, #28]	; (8001198 <AD9833_SDATASet+0x30>)
 800117c:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8001180:	79fb      	ldrb	r3, [r7, #7]
 8001182:	4a06      	ldr	r2, [pc, #24]	; (800119c <AD9833_SDATASet+0x34>)
 8001184:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001188:	79ba      	ldrb	r2, [r7, #6]
 800118a:	4619      	mov	r1, r3
 800118c:	f004 fa9d 	bl	80056ca <HAL_GPIO_WritePin>
}
 8001190:	bf00      	nop
 8001192:	3708      	adds	r7, #8
 8001194:	46bd      	mov	sp, r7
 8001196:	bd80      	pop	{r7, pc}
 8001198:	20000014 	.word	0x20000014
 800119c:	20000004 	.word	0x20000004

080011a0 <AD9833_SendData>:
 * 			txdata:
 * @retval  none
 * @func	AD9833
 */
static void AD9833_SendData(uint8_t ch,uint32_t txdata)
{
 80011a0:	b580      	push	{r7, lr}
 80011a2:	b084      	sub	sp, #16
 80011a4:	af00      	add	r7, sp, #0
 80011a6:	4603      	mov	r3, r0
 80011a8:	6039      	str	r1, [r7, #0]
 80011aa:	71fb      	strb	r3, [r7, #7]
	uint8_t tag_i = 0;
 80011ac:	2300      	movs	r3, #0
 80011ae:	73fb      	strb	r3, [r7, #15]

	/*AD9833SCLKFSYNC*/
	AD9833_SCLKSet(ch,SET);
 80011b0:	79fb      	ldrb	r3, [r7, #7]
 80011b2:	2101      	movs	r1, #1
 80011b4:	4618      	mov	r0, r3
 80011b6:	f7ff ffbb 	bl	8001130 <AD9833_SCLKSet>
	AD9833_FSYNCSet(ch,SET);
 80011ba:	79fb      	ldrb	r3, [r7, #7]
 80011bc:	2101      	movs	r1, #1
 80011be:	4618      	mov	r0, r3
 80011c0:	f7ff ff9a 	bl	80010f8 <AD9833_FSYNCSet>
	AD9833_FSYNCSet(ch,RESET);
 80011c4:	79fb      	ldrb	r3, [r7, #7]
 80011c6:	2100      	movs	r1, #0
 80011c8:	4618      	mov	r0, r3
 80011ca:	f7ff ff95 	bl	80010f8 <AD9833_FSYNCSet>

	for(tag_i=0;tag_i<16;tag_i++){
 80011ce:	2300      	movs	r3, #0
 80011d0:	73fb      	strb	r3, [r7, #15]
 80011d2:	e023      	b.n	800121c <AD9833_SendData+0x7c>
		if (txdata & 0x8000){
 80011d4:	683b      	ldr	r3, [r7, #0]
 80011d6:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80011da:	2b00      	cmp	r3, #0
 80011dc:	d005      	beq.n	80011ea <AD9833_SendData+0x4a>
			AD9833_SDATASet(ch,SET);
 80011de:	79fb      	ldrb	r3, [r7, #7]
 80011e0:	2101      	movs	r1, #1
 80011e2:	4618      	mov	r0, r3
 80011e4:	f7ff ffc0 	bl	8001168 <AD9833_SDATASet>
 80011e8:	e004      	b.n	80011f4 <AD9833_SendData+0x54>
		}
		else{
			AD9833_SDATASet(ch,RESET);
 80011ea:	79fb      	ldrb	r3, [r7, #7]
 80011ec:	2100      	movs	r1, #0
 80011ee:	4618      	mov	r0, r3
 80011f0:	f7ff ffba 	bl	8001168 <AD9833_SDATASet>
		}
		AD9833_Delay();
 80011f4:	f7ff ff6e 	bl	80010d4 <AD9833_Delay>
		AD9833_SCLKSet(ch,RESET);
 80011f8:	79fb      	ldrb	r3, [r7, #7]
 80011fa:	2100      	movs	r1, #0
 80011fc:	4618      	mov	r0, r3
 80011fe:	f7ff ff97 	bl	8001130 <AD9833_SCLKSet>
		AD9833_Delay();
 8001202:	f7ff ff67 	bl	80010d4 <AD9833_Delay>
		AD9833_SCLKSet(ch,SET);
 8001206:	79fb      	ldrb	r3, [r7, #7]
 8001208:	2101      	movs	r1, #1
 800120a:	4618      	mov	r0, r3
 800120c:	f7ff ff90 	bl	8001130 <AD9833_SCLKSet>
		txdata<<=1;
 8001210:	683b      	ldr	r3, [r7, #0]
 8001212:	005b      	lsls	r3, r3, #1
 8001214:	603b      	str	r3, [r7, #0]
	for(tag_i=0;tag_i<16;tag_i++){
 8001216:	7bfb      	ldrb	r3, [r7, #15]
 8001218:	3301      	adds	r3, #1
 800121a:	73fb      	strb	r3, [r7, #15]
 800121c:	7bfb      	ldrb	r3, [r7, #15]
 800121e:	2b0f      	cmp	r3, #15
 8001220:	d9d8      	bls.n	80011d4 <AD9833_SendData+0x34>
	}
	AD9833_FSYNCSet(ch,SET);
 8001222:	79fb      	ldrb	r3, [r7, #7]
 8001224:	2101      	movs	r1, #1
 8001226:	4618      	mov	r0, r3
 8001228:	f7ff ff66 	bl	80010f8 <AD9833_FSYNCSet>
}
 800122c:	bf00      	nop
 800122e:	3710      	adds	r7, #16
 8001230:	46bd      	mov	sp, r7
 8001232:	bd80      	pop	{r7, pc}

08001234 <AD9833_SendPhase>:
 * 			txdata:
 * @retval  none
 * @func	AD9833
 */
static void AD9833_SendPhase(uint8_t ch,uint16_t reg, uint16_t val)
{
 8001234:	b580      	push	{r7, lr}
 8001236:	b084      	sub	sp, #16
 8001238:	af00      	add	r7, sp, #0
 800123a:	4603      	mov	r3, r0
 800123c:	71fb      	strb	r3, [r7, #7]
 800123e:	460b      	mov	r3, r1
 8001240:	80bb      	strh	r3, [r7, #4]
 8001242:	4613      	mov	r3, r2
 8001244:	807b      	strh	r3, [r7, #2]
    uint16_t phase = reg;
 8001246:	88bb      	ldrh	r3, [r7, #4]
 8001248:	81fb      	strh	r3, [r7, #14]
    phase |= val;
 800124a:	89fa      	ldrh	r2, [r7, #14]
 800124c:	887b      	ldrh	r3, [r7, #2]
 800124e:	4313      	orrs	r3, r2
 8001250:	81fb      	strh	r3, [r7, #14]
    AD9833_SendData(ch,phase);
 8001252:	89fa      	ldrh	r2, [r7, #14]
 8001254:	79fb      	ldrb	r3, [r7, #7]
 8001256:	4611      	mov	r1, r2
 8001258:	4618      	mov	r0, r3
 800125a:	f7ff ffa1 	bl	80011a0 <AD9833_SendData>
}
 800125e:	bf00      	nop
 8001260:	3710      	adds	r7, #16
 8001262:	46bd      	mov	sp, r7
 8001264:	bd80      	pop	{r7, pc}

08001266 <AD9833_SendWave>:
 * @param	Freq_SFR:
 * @retval  none
 * @func	AD9833
 */
static void AD9833_SendWave(uint8_t ch,uint32_t WaveMode,uint32_t Freq_SFR,uint32_t Phase_SFR)
{
 8001266:	b580      	push	{r7, lr}
 8001268:	b086      	sub	sp, #24
 800126a:	af00      	add	r7, sp, #0
 800126c:	60b9      	str	r1, [r7, #8]
 800126e:	607a      	str	r2, [r7, #4]
 8001270:	603b      	str	r3, [r7, #0]
 8001272:	4603      	mov	r3, r0
 8001274:	73fb      	strb	r3, [r7, #15]
    uint32_t val = 0;
 8001276:	2300      	movs	r3, #0
 8001278:	617b      	str	r3, [r7, #20]
    val = (val | WaveMode | Freq_SFR | Phase_SFR);
 800127a:	697a      	ldr	r2, [r7, #20]
 800127c:	68bb      	ldr	r3, [r7, #8]
 800127e:	431a      	orrs	r2, r3
 8001280:	687b      	ldr	r3, [r7, #4]
 8001282:	4313      	orrs	r3, r2
 8001284:	683a      	ldr	r2, [r7, #0]
 8001286:	4313      	orrs	r3, r2
 8001288:	617b      	str	r3, [r7, #20]
    AD9833_SendData(ch,val);
 800128a:	7bfb      	ldrb	r3, [r7, #15]
 800128c:	6979      	ldr	r1, [r7, #20]
 800128e:	4618      	mov	r0, r3
 8001290:	f7ff ff86 	bl	80011a0 <AD9833_SendData>
}
 8001294:	bf00      	nop
 8001296:	3718      	adds	r7, #24
 8001298:	46bd      	mov	sp, r7
 800129a:	bd80      	pop	{r7, pc}
 800129c:	0000      	movs	r0, r0
	...

080012a0 <AD9833_SendFrequency>:
 * @param	Freq_SFR:
 * @retval  none
 * @func	AD9833
 */
static void AD9833_SendFrequency(uint8_t ch,unsigned short reg, double fout)
{
 80012a0:	b580      	push	{r7, lr}
 80012a2:	b08c      	sub	sp, #48	; 0x30
 80012a4:	af00      	add	r7, sp, #0
 80012a6:	e9c7 2300 	strd	r2, r3, [r7]
 80012aa:	4603      	mov	r3, r0
 80012ac:	73fb      	strb	r3, [r7, #15]
 80012ae:	460b      	mov	r3, r1
 80012b0:	81bb      	strh	r3, [r7, #12]
	int frequence_LSB,frequence_MSB;
	double   frequence_mid,frequence_DATA;
	long int frequence_hex;
	//Fout = Fmclk / 2^28 * FREQREG
	frequence_mid=268435456/11.059;
 80012b2:	a327      	add	r3, pc, #156	; (adr r3, 8001350 <AD9833_SendFrequency+0xb0>)
 80012b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80012b8:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
	frequence_DATA=fout;
 80012bc:	e9d7 2300 	ldrd	r2, r3, [r7]
 80012c0:	e9c7 2308 	strd	r2, r3, [r7, #32]
	frequence_DATA=frequence_DATA/1000000;
 80012c4:	a324      	add	r3, pc, #144	; (adr r3, 8001358 <AD9833_SendFrequency+0xb8>)
 80012c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80012ca:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 80012ce:	f7ff fa2d 	bl	800072c <__aeabi_ddiv>
 80012d2:	4602      	mov	r2, r0
 80012d4:	460b      	mov	r3, r1
 80012d6:	e9c7 2308 	strd	r2, r3, [r7, #32]
	frequence_DATA=frequence_DATA*frequence_mid;
 80012da:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80012de:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 80012e2:	f7ff f8f9 	bl	80004d8 <__aeabi_dmul>
 80012e6:	4602      	mov	r2, r0
 80012e8:	460b      	mov	r3, r1
 80012ea:	e9c7 2308 	strd	r2, r3, [r7, #32]
	frequence_hex=frequence_DATA;
 80012ee:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 80012f2:	f7ff fba1 	bl	8000a38 <__aeabi_d2iz>
 80012f6:	4603      	mov	r3, r0
 80012f8:	61fb      	str	r3, [r7, #28]
	frequence_LSB=frequence_hex;
 80012fa:	69fb      	ldr	r3, [r7, #28]
 80012fc:	61bb      	str	r3, [r7, #24]
	frequence_LSB=frequence_LSB&0x3fff;
 80012fe:	69bb      	ldr	r3, [r7, #24]
 8001300:	f3c3 030d 	ubfx	r3, r3, #0, #14
 8001304:	61bb      	str	r3, [r7, #24]
	frequence_MSB=frequence_hex>>14;
 8001306:	69fb      	ldr	r3, [r7, #28]
 8001308:	139b      	asrs	r3, r3, #14
 800130a:	617b      	str	r3, [r7, #20]
	frequence_MSB=frequence_MSB&0x3fff;
 800130c:	697b      	ldr	r3, [r7, #20]
 800130e:	f3c3 030d 	ubfx	r3, r3, #0, #14
 8001312:	617b      	str	r3, [r7, #20]
	frequence_LSB=frequence_LSB|reg;
 8001314:	89bb      	ldrh	r3, [r7, #12]
 8001316:	69ba      	ldr	r2, [r7, #24]
 8001318:	4313      	orrs	r3, r2
 800131a:	61bb      	str	r3, [r7, #24]
	frequence_MSB=frequence_MSB|reg;
 800131c:	89bb      	ldrh	r3, [r7, #12]
 800131e:	697a      	ldr	r2, [r7, #20]
 8001320:	4313      	orrs	r3, r2
 8001322:	617b      	str	r3, [r7, #20]
	AD9833_SendData(ch,0x2100);
 8001324:	7bfb      	ldrb	r3, [r7, #15]
 8001326:	f44f 5104 	mov.w	r1, #8448	; 0x2100
 800132a:	4618      	mov	r0, r3
 800132c:	f7ff ff38 	bl	80011a0 <AD9833_SendData>
	//
    //14LSB
	//14MSB
	AD9833_SendData(ch,frequence_LSB);
 8001330:	69ba      	ldr	r2, [r7, #24]
 8001332:	7bfb      	ldrb	r3, [r7, #15]
 8001334:	4611      	mov	r1, r2
 8001336:	4618      	mov	r0, r3
 8001338:	f7ff ff32 	bl	80011a0 <AD9833_SendData>
	AD9833_SendData(ch,frequence_MSB);
 800133c:	697a      	ldr	r2, [r7, #20]
 800133e:	7bfb      	ldrb	r3, [r7, #15]
 8001340:	4611      	mov	r1, r2
 8001342:	4618      	mov	r0, r3
 8001344:	f7ff ff2c 	bl	80011a0 <AD9833_SendData>
}
 8001348:	bf00      	nop
 800134a:	3730      	adds	r7, #48	; 0x30
 800134c:	46bd      	mov	sp, r7
 800134e:	bd80      	pop	{r7, pc}
 8001350:	78ed98ce 	.word	0x78ed98ce
 8001354:	41772608 	.word	0x41772608
 8001358:	00000000 	.word	0x00000000
 800135c:	412e8480 	.word	0x412e8480

08001360 <AD9833_InitIo>:
 * @param   ch:
 * @retval  none
 * @func	AD9833
 */
void AD9833_InitIo(uint8_t ch)
{
 8001360:	b580      	push	{r7, lr}
 8001362:	b082      	sub	sp, #8
 8001364:	af00      	add	r7, sp, #0
 8001366:	4603      	mov	r3, r0
 8001368:	71fb      	strb	r3, [r7, #7]
	AD9833_FSYNCSet(ch,GPIO_PIN_SET);
 800136a:	79fb      	ldrb	r3, [r7, #7]
 800136c:	2101      	movs	r1, #1
 800136e:	4618      	mov	r0, r3
 8001370:	f7ff fec2 	bl	80010f8 <AD9833_FSYNCSet>
	AD9833_SCLKSet(ch,GPIO_PIN_SET);
 8001374:	79fb      	ldrb	r3, [r7, #7]
 8001376:	2101      	movs	r1, #1
 8001378:	4618      	mov	r0, r3
 800137a:	f7ff fed9 	bl	8001130 <AD9833_SCLKSet>
	AD9833_SDATASet(ch,GPIO_PIN_SET);
 800137e:	79fb      	ldrb	r3, [r7, #7]
 8001380:	2101      	movs	r1, #1
 8001382:	4618      	mov	r0, r3
 8001384:	f7ff fef0 	bl	8001168 <AD9833_SDATASet>
}
 8001388:	bf00      	nop
 800138a:	3708      	adds	r7, #8
 800138c:	46bd      	mov	sp, r7
 800138e:	bd80      	pop	{r7, pc}

08001390 <AD9833_SetPara>:
 * @param	WaveMode:
 * @retval  none
 * @func	AD9833
 */
void AD9833_SetPara(uint8_t ch,uint32_t Freq_SFR,double Freq,uint32_t Phase_SFR,uint32_t Phase,uint32_t WaveMode)
{
 8001390:	b580      	push	{r7, lr}
 8001392:	b086      	sub	sp, #24
 8001394:	af00      	add	r7, sp, #0
 8001396:	60b9      	str	r1, [r7, #8]
 8001398:	e9c7 2300 	strd	r2, r3, [r7]
 800139c:	4603      	mov	r3, r0
 800139e:	73fb      	strb	r3, [r7, #15]
	unsigned int Fsel,Psel;
	//
	AD9833_SendData(ch,0x0100);
 80013a0:	7bfb      	ldrb	r3, [r7, #15]
 80013a2:	f44f 7180 	mov.w	r1, #256	; 0x100
 80013a6:	4618      	mov	r0, r3
 80013a8:	f7ff fefa 	bl	80011a0 <AD9833_SendData>
	AD9833_SendData(ch,0x2100);
 80013ac:	7bfb      	ldrb	r3, [r7, #15]
 80013ae:	f44f 5104 	mov.w	r1, #8448	; 0x2100
 80013b2:	4618      	mov	r0, r3
 80013b4:	f7ff fef4 	bl	80011a0 <AD9833_SendData>
	AD9833_SendFrequency(ch,Freq_SFR,Freq);
 80013b8:	68bb      	ldr	r3, [r7, #8]
 80013ba:	b299      	uxth	r1, r3
 80013bc:	7bf8      	ldrb	r0, [r7, #15]
 80013be:	e9d7 2300 	ldrd	r2, r3, [r7]
 80013c2:	f7ff ff6d 	bl	80012a0 <AD9833_SendFrequency>
	AD9833_SendPhase(ch,Phase_SFR,Phase);
 80013c6:	6a3b      	ldr	r3, [r7, #32]
 80013c8:	b299      	uxth	r1, r3
 80013ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80013cc:	b29a      	uxth	r2, r3
 80013ce:	7bfb      	ldrb	r3, [r7, #15]
 80013d0:	4618      	mov	r0, r3
 80013d2:	f7ff ff2f 	bl	8001234 <AD9833_SendPhase>
	if(Freq_SFR == AD9833_REG_FREQ0)
 80013d6:	68bb      	ldr	r3, [r7, #8]
 80013d8:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80013dc:	d102      	bne.n	80013e4 <AD9833_SetPara+0x54>
	{
		Fsel = AD9833_FSEL0;
 80013de:	2300      	movs	r3, #0
 80013e0:	617b      	str	r3, [r7, #20]
 80013e2:	e002      	b.n	80013ea <AD9833_SetPara+0x5a>
	}
	else
	{
		Fsel = AD9833_FSEL1;
 80013e4:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80013e8:	617b      	str	r3, [r7, #20]
	}
	if(Phase_SFR == AD9833_REG_PHASE0)
 80013ea:	6a3b      	ldr	r3, [r7, #32]
 80013ec:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 80013f0:	d102      	bne.n	80013f8 <AD9833_SetPara+0x68>
	{
		Psel = AD9833_PSEL0;
 80013f2:	2300      	movs	r3, #0
 80013f4:	613b      	str	r3, [r7, #16]
 80013f6:	e002      	b.n	80013fe <AD9833_SetPara+0x6e>
	}
	else
	{
		Psel = AD9833_PSEL1;
 80013f8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80013fc:	613b      	str	r3, [r7, #16]
	}
	AD9833_SendWave(ch,WaveMode,Fsel,Psel);
 80013fe:	7bf8      	ldrb	r0, [r7, #15]
 8001400:	693b      	ldr	r3, [r7, #16]
 8001402:	697a      	ldr	r2, [r7, #20]
 8001404:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8001406:	f7ff ff2e 	bl	8001266 <AD9833_SendWave>
}
 800140a:	bf00      	nop
 800140c:	3718      	adds	r7, #24
 800140e:	46bd      	mov	sp, r7
 8001410:	bd80      	pop	{r7, pc}
	...

08001414 <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
DMA_HandleTypeDef hdma_adc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8001414:	b580      	push	{r7, lr}
 8001416:	b084      	sub	sp, #16
 8001418:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800141a:	1d3b      	adds	r3, r7, #4
 800141c:	2200      	movs	r2, #0
 800141e:	601a      	str	r2, [r3, #0]
 8001420:	605a      	str	r2, [r3, #4]
 8001422:	609a      	str	r2, [r3, #8]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8001424:	4b18      	ldr	r3, [pc, #96]	; (8001488 <MX_ADC1_Init+0x74>)
 8001426:	4a19      	ldr	r2, [pc, #100]	; (800148c <MX_ADC1_Init+0x78>)
 8001428:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 800142a:	4b17      	ldr	r3, [pc, #92]	; (8001488 <MX_ADC1_Init+0x74>)
 800142c:	2200      	movs	r2, #0
 800142e:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8001430:	4b15      	ldr	r3, [pc, #84]	; (8001488 <MX_ADC1_Init+0x74>)
 8001432:	2201      	movs	r2, #1
 8001434:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001436:	4b14      	ldr	r3, [pc, #80]	; (8001488 <MX_ADC1_Init+0x74>)
 8001438:	2200      	movs	r2, #0
 800143a:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800143c:	4b12      	ldr	r3, [pc, #72]	; (8001488 <MX_ADC1_Init+0x74>)
 800143e:	f44f 2260 	mov.w	r2, #917504	; 0xe0000
 8001442:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001444:	4b10      	ldr	r3, [pc, #64]	; (8001488 <MX_ADC1_Init+0x74>)
 8001446:	2200      	movs	r2, #0
 8001448:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 1;
 800144a:	4b0f      	ldr	r3, [pc, #60]	; (8001488 <MX_ADC1_Init+0x74>)
 800144c:	2201      	movs	r2, #1
 800144e:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001450:	480d      	ldr	r0, [pc, #52]	; (8001488 <MX_ADC1_Init+0x74>)
 8001452:	f002 fe1d 	bl	8004090 <HAL_ADC_Init>
 8001456:	4603      	mov	r3, r0
 8001458:	2b00      	cmp	r3, #0
 800145a:	d001      	beq.n	8001460 <MX_ADC1_Init+0x4c>
  {
    Error_Handler();
 800145c:	f001 ff02 	bl	8003264 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_9;
 8001460:	2309      	movs	r3, #9
 8001462:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8001464:	2301      	movs	r3, #1
 8001466:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_13CYCLES_5;
 8001468:	2302      	movs	r3, #2
 800146a:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800146c:	1d3b      	adds	r3, r7, #4
 800146e:	4619      	mov	r1, r3
 8001470:	4805      	ldr	r0, [pc, #20]	; (8001488 <MX_ADC1_Init+0x74>)
 8001472:	f002 ffdf 	bl	8004434 <HAL_ADC_ConfigChannel>
 8001476:	4603      	mov	r3, r0
 8001478:	2b00      	cmp	r3, #0
 800147a:	d001      	beq.n	8001480 <MX_ADC1_Init+0x6c>
  {
    Error_Handler();
 800147c:	f001 fef2 	bl	8003264 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001480:	bf00      	nop
 8001482:	3710      	adds	r7, #16
 8001484:	46bd      	mov	sp, r7
 8001486:	bd80      	pop	{r7, pc}
 8001488:	20000298 	.word	0x20000298
 800148c:	40012400 	.word	0x40012400

08001490 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8001490:	b580      	push	{r7, lr}
 8001492:	b088      	sub	sp, #32
 8001494:	af00      	add	r7, sp, #0
 8001496:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001498:	f107 0310 	add.w	r3, r7, #16
 800149c:	2200      	movs	r2, #0
 800149e:	601a      	str	r2, [r3, #0]
 80014a0:	605a      	str	r2, [r3, #4]
 80014a2:	609a      	str	r2, [r3, #8]
 80014a4:	60da      	str	r2, [r3, #12]
  if(adcHandle->Instance==ADC1)
 80014a6:	687b      	ldr	r3, [r7, #4]
 80014a8:	681b      	ldr	r3, [r3, #0]
 80014aa:	4a29      	ldr	r2, [pc, #164]	; (8001550 <HAL_ADC_MspInit+0xc0>)
 80014ac:	4293      	cmp	r3, r2
 80014ae:	d14a      	bne.n	8001546 <HAL_ADC_MspInit+0xb6>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80014b0:	4b28      	ldr	r3, [pc, #160]	; (8001554 <HAL_ADC_MspInit+0xc4>)
 80014b2:	699b      	ldr	r3, [r3, #24]
 80014b4:	4a27      	ldr	r2, [pc, #156]	; (8001554 <HAL_ADC_MspInit+0xc4>)
 80014b6:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80014ba:	6193      	str	r3, [r2, #24]
 80014bc:	4b25      	ldr	r3, [pc, #148]	; (8001554 <HAL_ADC_MspInit+0xc4>)
 80014be:	699b      	ldr	r3, [r3, #24]
 80014c0:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80014c4:	60fb      	str	r3, [r7, #12]
 80014c6:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80014c8:	4b22      	ldr	r3, [pc, #136]	; (8001554 <HAL_ADC_MspInit+0xc4>)
 80014ca:	699b      	ldr	r3, [r3, #24]
 80014cc:	4a21      	ldr	r2, [pc, #132]	; (8001554 <HAL_ADC_MspInit+0xc4>)
 80014ce:	f043 0308 	orr.w	r3, r3, #8
 80014d2:	6193      	str	r3, [r2, #24]
 80014d4:	4b1f      	ldr	r3, [pc, #124]	; (8001554 <HAL_ADC_MspInit+0xc4>)
 80014d6:	699b      	ldr	r3, [r3, #24]
 80014d8:	f003 0308 	and.w	r3, r3, #8
 80014dc:	60bb      	str	r3, [r7, #8]
 80014de:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PB1     ------> ADC1_IN9
    */
    GPIO_InitStruct.Pin = VBAT_ADC_Pin;
 80014e0:	2302      	movs	r3, #2
 80014e2:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80014e4:	2303      	movs	r3, #3
 80014e6:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(VBAT_ADC_GPIO_Port, &GPIO_InitStruct);
 80014e8:	f107 0310 	add.w	r3, r7, #16
 80014ec:	4619      	mov	r1, r3
 80014ee:	481a      	ldr	r0, [pc, #104]	; (8001558 <HAL_ADC_MspInit+0xc8>)
 80014f0:	f003 ff50 	bl	8005394 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 80014f4:	4b19      	ldr	r3, [pc, #100]	; (800155c <HAL_ADC_MspInit+0xcc>)
 80014f6:	4a1a      	ldr	r2, [pc, #104]	; (8001560 <HAL_ADC_MspInit+0xd0>)
 80014f8:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80014fa:	4b18      	ldr	r3, [pc, #96]	; (800155c <HAL_ADC_MspInit+0xcc>)
 80014fc:	2200      	movs	r2, #0
 80014fe:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8001500:	4b16      	ldr	r3, [pc, #88]	; (800155c <HAL_ADC_MspInit+0xcc>)
 8001502:	2200      	movs	r2, #0
 8001504:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8001506:	4b15      	ldr	r3, [pc, #84]	; (800155c <HAL_ADC_MspInit+0xcc>)
 8001508:	2280      	movs	r2, #128	; 0x80
 800150a:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800150c:	4b13      	ldr	r3, [pc, #76]	; (800155c <HAL_ADC_MspInit+0xcc>)
 800150e:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001512:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8001514:	4b11      	ldr	r3, [pc, #68]	; (800155c <HAL_ADC_MspInit+0xcc>)
 8001516:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800151a:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 800151c:	4b0f      	ldr	r3, [pc, #60]	; (800155c <HAL_ADC_MspInit+0xcc>)
 800151e:	2220      	movs	r2, #32
 8001520:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 8001522:	4b0e      	ldr	r3, [pc, #56]	; (800155c <HAL_ADC_MspInit+0xcc>)
 8001524:	f44f 5240 	mov.w	r2, #12288	; 0x3000
 8001528:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 800152a:	480c      	ldr	r0, [pc, #48]	; (800155c <HAL_ADC_MspInit+0xcc>)
 800152c:	f003 fb38 	bl	8004ba0 <HAL_DMA_Init>
 8001530:	4603      	mov	r3, r0
 8001532:	2b00      	cmp	r3, #0
 8001534:	d001      	beq.n	800153a <HAL_ADC_MspInit+0xaa>
    {
      Error_Handler();
 8001536:	f001 fe95 	bl	8003264 <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 800153a:	687b      	ldr	r3, [r7, #4]
 800153c:	4a07      	ldr	r2, [pc, #28]	; (800155c <HAL_ADC_MspInit+0xcc>)
 800153e:	621a      	str	r2, [r3, #32]
 8001540:	4a06      	ldr	r2, [pc, #24]	; (800155c <HAL_ADC_MspInit+0xcc>)
 8001542:	687b      	ldr	r3, [r7, #4]
 8001544:	6253      	str	r3, [r2, #36]	; 0x24

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 8001546:	bf00      	nop
 8001548:	3720      	adds	r7, #32
 800154a:	46bd      	mov	sp, r7
 800154c:	bd80      	pop	{r7, pc}
 800154e:	bf00      	nop
 8001550:	40012400 	.word	0x40012400
 8001554:	40021000 	.word	0x40021000
 8001558:	40010c00 	.word	0x40010c00
 800155c:	200002c8 	.word	0x200002c8
 8001560:	40020008 	.word	0x40020008

08001564 <ADC1_Init>:
 * @param	: void
 * @retval  : none
 * @funct   : ADCDMA
 */
void ADC1_Init(void)
{
 8001564:	b580      	push	{r7, lr}
 8001566:	af00      	add	r7, sp, #0
	HAL_ADCEx_Calibration_Start(&hadc1);
 8001568:	4804      	ldr	r0, [pc, #16]	; (800157c <ADC1_Init+0x18>)
 800156a:	f003 f95d 	bl	8004828 <HAL_ADCEx_Calibration_Start>
	//HAL_ADC_Start(&hadc1);
	HAL_ADC_Start_DMA(&hadc1, (uint32_t *)&bat_temp_val, 1);
 800156e:	2201      	movs	r2, #1
 8001570:	4903      	ldr	r1, [pc, #12]	; (8001580 <ADC1_Init+0x1c>)
 8001572:	4802      	ldr	r0, [pc, #8]	; (800157c <ADC1_Init+0x18>)
 8001574:	f002 fe64 	bl	8004240 <HAL_ADC_Start_DMA>
}
 8001578:	bf00      	nop
 800157a:	bd80      	pop	{r7, pc}
 800157c:	20000298 	.word	0x20000298
 8001580:	20000254 	.word	0x20000254

08001584 <ADC1_GetBatteryVol>:
 * @param  :void
 * @retval :none
 * @func   :??????????
 */
void ADC1_GetBatteryVol(void)
{
 8001584:	b590      	push	{r4, r7, lr}
 8001586:	b083      	sub	sp, #12
 8001588:	af00      	add	r7, sp, #0
	float battery_vol = 0.0f;
 800158a:	f04f 0300 	mov.w	r3, #0
 800158e:	607b      	str	r3, [r7, #4]
	uint32_t new_tick = 0;
 8001590:	2300      	movs	r3, #0
 8001592:	603b      	str	r3, [r7, #0]
	static uint8_t SampleCount = 0;
	static uint32_t old_tick = 0;

	//DMA?
	if(__HAL_DMA_GET_FLAG(&hadc1,DMA_FLAG_TC1) == SET)
 8001594:	4b3d      	ldr	r3, [pc, #244]	; (800168c <ADC1_GetBatteryVol+0x108>)
 8001596:	681b      	ldr	r3, [r3, #0]
 8001598:	f003 0302 	and.w	r3, r3, #2
 800159c:	2b01      	cmp	r3, #1
 800159e:	d107      	bne.n	80015b0 <ADC1_GetBatteryVol+0x2c>
	{
	   __HAL_DMA_CLEAR_FLAG(&hadc1,DMA_FLAG_TC1);
 80015a0:	4b3a      	ldr	r3, [pc, #232]	; (800168c <ADC1_GetBatteryVol+0x108>)
 80015a2:	2202      	movs	r2, #2
 80015a4:	605a      	str	r2, [r3, #4]
	   HAL_ADC_Start_DMA(&hadc1, (uint32_t *)&bat_temp_val, 1);
 80015a6:	2201      	movs	r2, #1
 80015a8:	4939      	ldr	r1, [pc, #228]	; (8001690 <ADC1_GetBatteryVol+0x10c>)
 80015aa:	483a      	ldr	r0, [pc, #232]	; (8001694 <ADC1_GetBatteryVol+0x110>)
 80015ac:	f002 fe48 	bl	8004240 <HAL_ADC_Start_DMA>
	}
	battery_vol = (float)bat_temp_val * 3300.0f / 4095;
 80015b0:	4b37      	ldr	r3, [pc, #220]	; (8001690 <ADC1_GetBatteryVol+0x10c>)
 80015b2:	881b      	ldrh	r3, [r3, #0]
 80015b4:	4618      	mov	r0, r3
 80015b6:	f7ff fb8d 	bl	8000cd4 <__aeabi_ui2f>
 80015ba:	4603      	mov	r3, r0
 80015bc:	4936      	ldr	r1, [pc, #216]	; (8001698 <ADC1_GetBatteryVol+0x114>)
 80015be:	4618      	mov	r0, r3
 80015c0:	f7ff fbe0 	bl	8000d84 <__aeabi_fmul>
 80015c4:	4603      	mov	r3, r0
 80015c6:	4935      	ldr	r1, [pc, #212]	; (800169c <ADC1_GetBatteryVol+0x118>)
 80015c8:	4618      	mov	r0, r3
 80015ca:	f7ff fc8f 	bl	8000eec <__aeabi_fdiv>
 80015ce:	4603      	mov	r3, r0
 80015d0:	607b      	str	r3, [r7, #4]
	//?3:2
	battery_vol = battery_vol / 0.6285f;
 80015d2:	4933      	ldr	r1, [pc, #204]	; (80016a0 <ADC1_GetBatteryVol+0x11c>)
 80015d4:	6878      	ldr	r0, [r7, #4]
 80015d6:	f7ff fc89 	bl	8000eec <__aeabi_fdiv>
 80015da:	4603      	mov	r3, r0
 80015dc:	607b      	str	r3, [r7, #4]

	if(SampleStarFlg == 0)
 80015de:	4b31      	ldr	r3, [pc, #196]	; (80016a4 <ADC1_GetBatteryVol+0x120>)
 80015e0:	781b      	ldrb	r3, [r3, #0]
 80015e2:	2b00      	cmp	r3, #0
 80015e4:	d11b      	bne.n	800161e <ADC1_GetBatteryVol+0x9a>
	{
		//?
		for(SampleCount = 0;SampleCount < 15;SampleCount++)
 80015e6:	4b30      	ldr	r3, [pc, #192]	; (80016a8 <ADC1_GetBatteryVol+0x124>)
 80015e8:	2200      	movs	r2, #0
 80015ea:	701a      	strb	r2, [r3, #0]
 80015ec:	e00f      	b.n	800160e <ADC1_GetBatteryVol+0x8a>
		{
			battery_adc_buff[SampleCount] = (uint32_t)battery_vol;
 80015ee:	4b2e      	ldr	r3, [pc, #184]	; (80016a8 <ADC1_GetBatteryVol+0x124>)
 80015f0:	781b      	ldrb	r3, [r3, #0]
 80015f2:	461c      	mov	r4, r3
 80015f4:	6878      	ldr	r0, [r7, #4]
 80015f6:	f7ff fd15 	bl	8001024 <__aeabi_f2uiz>
 80015fa:	4603      	mov	r3, r0
 80015fc:	4a2b      	ldr	r2, [pc, #172]	; (80016ac <ADC1_GetBatteryVol+0x128>)
 80015fe:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
		for(SampleCount = 0;SampleCount < 15;SampleCount++)
 8001602:	4b29      	ldr	r3, [pc, #164]	; (80016a8 <ADC1_GetBatteryVol+0x124>)
 8001604:	781b      	ldrb	r3, [r3, #0]
 8001606:	3301      	adds	r3, #1
 8001608:	b2da      	uxtb	r2, r3
 800160a:	4b27      	ldr	r3, [pc, #156]	; (80016a8 <ADC1_GetBatteryVol+0x124>)
 800160c:	701a      	strb	r2, [r3, #0]
 800160e:	4b26      	ldr	r3, [pc, #152]	; (80016a8 <ADC1_GetBatteryVol+0x124>)
 8001610:	781b      	ldrb	r3, [r3, #0]
 8001612:	2b0e      	cmp	r3, #14
 8001614:	d9eb      	bls.n	80015ee <ADC1_GetBatteryVol+0x6a>
		}
		SampleStarFlg = 1;
 8001616:	4b23      	ldr	r3, [pc, #140]	; (80016a4 <ADC1_GetBatteryVol+0x120>)
 8001618:	2201      	movs	r2, #1
 800161a:	701a      	strb	r2, [r3, #0]
 800161c:	e016      	b.n	800164c <ADC1_GetBatteryVol+0xc8>
	}else
	{
		battery_adc_buff[SampleCount] = (uint32_t)battery_vol;
 800161e:	4b22      	ldr	r3, [pc, #136]	; (80016a8 <ADC1_GetBatteryVol+0x124>)
 8001620:	781b      	ldrb	r3, [r3, #0]
 8001622:	461c      	mov	r4, r3
 8001624:	6878      	ldr	r0, [r7, #4]
 8001626:	f7ff fcfd 	bl	8001024 <__aeabi_f2uiz>
 800162a:	4603      	mov	r3, r0
 800162c:	4a1f      	ldr	r2, [pc, #124]	; (80016ac <ADC1_GetBatteryVol+0x128>)
 800162e:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
		SampleCount++;
 8001632:	4b1d      	ldr	r3, [pc, #116]	; (80016a8 <ADC1_GetBatteryVol+0x124>)
 8001634:	781b      	ldrb	r3, [r3, #0]
 8001636:	3301      	adds	r3, #1
 8001638:	b2da      	uxtb	r2, r3
 800163a:	4b1b      	ldr	r3, [pc, #108]	; (80016a8 <ADC1_GetBatteryVol+0x124>)
 800163c:	701a      	strb	r2, [r3, #0]
		if(SampleCount >= 15)
 800163e:	4b1a      	ldr	r3, [pc, #104]	; (80016a8 <ADC1_GetBatteryVol+0x124>)
 8001640:	781b      	ldrb	r3, [r3, #0]
 8001642:	2b0e      	cmp	r3, #14
 8001644:	d902      	bls.n	800164c <ADC1_GetBatteryVol+0xc8>
		{
			SampleCount = 0;
 8001646:	4b18      	ldr	r3, [pc, #96]	; (80016a8 <ADC1_GetBatteryVol+0x124>)
 8001648:	2200      	movs	r2, #0
 800164a:	701a      	strb	r2, [r3, #0]
		}
	}

	battery_adc_value1  = SampleVolFilter(battery_adc_buff,15);
 800164c:	210f      	movs	r1, #15
 800164e:	4817      	ldr	r0, [pc, #92]	; (80016ac <ADC1_GetBatteryVol+0x128>)
 8001650:	f000 f834 	bl	80016bc <SampleVolFilter>
 8001654:	4603      	mov	r3, r0
 8001656:	461a      	mov	r2, r3
 8001658:	4b15      	ldr	r3, [pc, #84]	; (80016b0 <ADC1_GetBatteryVol+0x12c>)
 800165a:	801a      	strh	r2, [r3, #0]
	new_tick = HAL_GetTick();
 800165c:	f002 fccc 	bl	8003ff8 <HAL_GetTick>
 8001660:	6038      	str	r0, [r7, #0]
	if((new_tick - old_tick) > 500)
 8001662:	4b14      	ldr	r3, [pc, #80]	; (80016b4 <ADC1_GetBatteryVol+0x130>)
 8001664:	681b      	ldr	r3, [r3, #0]
 8001666:	683a      	ldr	r2, [r7, #0]
 8001668:	1ad3      	subs	r3, r2, r3
 800166a:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 800166e:	d908      	bls.n	8001682 <ADC1_GetBatteryVol+0xfe>
	{
		old_tick = new_tick;
 8001670:	4a10      	ldr	r2, [pc, #64]	; (80016b4 <ADC1_GetBatteryVol+0x130>)
 8001672:	683b      	ldr	r3, [r7, #0]
 8001674:	6013      	str	r3, [r2, #0]
		printf("Vol=%d\n",battery_adc_value1);
 8001676:	4b0e      	ldr	r3, [pc, #56]	; (80016b0 <ADC1_GetBatteryVol+0x12c>)
 8001678:	881b      	ldrh	r3, [r3, #0]
 800167a:	4619      	mov	r1, r3
 800167c:	480e      	ldr	r0, [pc, #56]	; (80016b8 <ADC1_GetBatteryVol+0x134>)
 800167e:	f007 feef 	bl	8009460 <iprintf>
	}
}
 8001682:	bf00      	nop
 8001684:	370c      	adds	r7, #12
 8001686:	46bd      	mov	sp, r7
 8001688:	bd90      	pop	{r4, r7, pc}
 800168a:	bf00      	nop
 800168c:	40020000 	.word	0x40020000
 8001690:	20000254 	.word	0x20000254
 8001694:	20000298 	.word	0x20000298
 8001698:	454e4000 	.word	0x454e4000
 800169c:	457ff000 	.word	0x457ff000
 80016a0:	3f20e560 	.word	0x3f20e560
 80016a4:	20000294 	.word	0x20000294
 80016a8:	2000030c 	.word	0x2000030c
 80016ac:	20000258 	.word	0x20000258
 80016b0:	20000024 	.word	0x20000024
 80016b4:	20000310 	.word	0x20000310
 80016b8:	0800cdb0 	.word	0x0800cdb0

080016bc <SampleVolFilter>:
 * @retval  :vol  
 * @func	:???
 */

static uint16_t SampleVolFilter(uint32_t* buf,uint8_t len)
{
 80016bc:	b480      	push	{r7}
 80016be:	b087      	sub	sp, #28
 80016c0:	af00      	add	r7, sp, #0
 80016c2:	6078      	str	r0, [r7, #4]
 80016c4:	460b      	mov	r3, r1
 80016c6:	70fb      	strb	r3, [r7, #3]
	uint32_t vol = 0,vol_sum = 0;
 80016c8:	2300      	movs	r3, #0
 80016ca:	60fb      	str	r3, [r7, #12]
 80016cc:	2300      	movs	r3, #0
 80016ce:	617b      	str	r3, [r7, #20]
	uint32_t vol_temp = 0;
 80016d0:	2300      	movs	r3, #0
 80016d2:	60bb      	str	r3, [r7, #8]
	uint8_t tag_i = 0,tag_j = 0;
 80016d4:	2300      	movs	r3, #0
 80016d6:	74fb      	strb	r3, [r7, #19]
 80016d8:	2300      	movs	r3, #0
 80016da:	74bb      	strb	r3, [r7, #18]

	for(tag_i = 0;tag_i < (len - 1);tag_i++)
 80016dc:	2300      	movs	r3, #0
 80016de:	74fb      	strb	r3, [r7, #19]
 80016e0:	e034      	b.n	800174c <SampleVolFilter+0x90>
	{
		for(tag_j = 0;tag_j < (len - tag_i - 1);tag_j++)
 80016e2:	2300      	movs	r3, #0
 80016e4:	74bb      	strb	r3, [r7, #18]
 80016e6:	e027      	b.n	8001738 <SampleVolFilter+0x7c>
		{
			if(buf[tag_j] > buf[tag_j+1])
 80016e8:	7cbb      	ldrb	r3, [r7, #18]
 80016ea:	009b      	lsls	r3, r3, #2
 80016ec:	687a      	ldr	r2, [r7, #4]
 80016ee:	4413      	add	r3, r2
 80016f0:	681a      	ldr	r2, [r3, #0]
 80016f2:	7cbb      	ldrb	r3, [r7, #18]
 80016f4:	3301      	adds	r3, #1
 80016f6:	009b      	lsls	r3, r3, #2
 80016f8:	6879      	ldr	r1, [r7, #4]
 80016fa:	440b      	add	r3, r1
 80016fc:	681b      	ldr	r3, [r3, #0]
 80016fe:	429a      	cmp	r2, r3
 8001700:	d917      	bls.n	8001732 <SampleVolFilter+0x76>
			{
				vol_temp = buf[tag_j];
 8001702:	7cbb      	ldrb	r3, [r7, #18]
 8001704:	009b      	lsls	r3, r3, #2
 8001706:	687a      	ldr	r2, [r7, #4]
 8001708:	4413      	add	r3, r2
 800170a:	681b      	ldr	r3, [r3, #0]
 800170c:	60bb      	str	r3, [r7, #8]
				buf[tag_j] = buf[tag_j+1];
 800170e:	7cbb      	ldrb	r3, [r7, #18]
 8001710:	3301      	adds	r3, #1
 8001712:	009b      	lsls	r3, r3, #2
 8001714:	687a      	ldr	r2, [r7, #4]
 8001716:	441a      	add	r2, r3
 8001718:	7cbb      	ldrb	r3, [r7, #18]
 800171a:	009b      	lsls	r3, r3, #2
 800171c:	6879      	ldr	r1, [r7, #4]
 800171e:	440b      	add	r3, r1
 8001720:	6812      	ldr	r2, [r2, #0]
 8001722:	601a      	str	r2, [r3, #0]
				buf[tag_j+1] = vol_temp;
 8001724:	7cbb      	ldrb	r3, [r7, #18]
 8001726:	3301      	adds	r3, #1
 8001728:	009b      	lsls	r3, r3, #2
 800172a:	687a      	ldr	r2, [r7, #4]
 800172c:	4413      	add	r3, r2
 800172e:	68ba      	ldr	r2, [r7, #8]
 8001730:	601a      	str	r2, [r3, #0]
		for(tag_j = 0;tag_j < (len - tag_i - 1);tag_j++)
 8001732:	7cbb      	ldrb	r3, [r7, #18]
 8001734:	3301      	adds	r3, #1
 8001736:	74bb      	strb	r3, [r7, #18]
 8001738:	7cba      	ldrb	r2, [r7, #18]
 800173a:	78f9      	ldrb	r1, [r7, #3]
 800173c:	7cfb      	ldrb	r3, [r7, #19]
 800173e:	1acb      	subs	r3, r1, r3
 8001740:	3b01      	subs	r3, #1
 8001742:	429a      	cmp	r2, r3
 8001744:	dbd0      	blt.n	80016e8 <SampleVolFilter+0x2c>
	for(tag_i = 0;tag_i < (len - 1);tag_i++)
 8001746:	7cfb      	ldrb	r3, [r7, #19]
 8001748:	3301      	adds	r3, #1
 800174a:	74fb      	strb	r3, [r7, #19]
 800174c:	7cfa      	ldrb	r2, [r7, #19]
 800174e:	78fb      	ldrb	r3, [r7, #3]
 8001750:	3b01      	subs	r3, #1
 8001752:	429a      	cmp	r2, r3
 8001754:	dbc5      	blt.n	80016e2 <SampleVolFilter+0x26>
			}
		}
	}

	for(tag_i = 0;tag_i < len-2;tag_i++)
 8001756:	2300      	movs	r3, #0
 8001758:	74fb      	strb	r3, [r7, #19]
 800175a:	e00b      	b.n	8001774 <SampleVolFilter+0xb8>
	{
		vol_sum += buf[tag_i+1];
 800175c:	7cfb      	ldrb	r3, [r7, #19]
 800175e:	3301      	adds	r3, #1
 8001760:	009b      	lsls	r3, r3, #2
 8001762:	687a      	ldr	r2, [r7, #4]
 8001764:	4413      	add	r3, r2
 8001766:	681b      	ldr	r3, [r3, #0]
 8001768:	697a      	ldr	r2, [r7, #20]
 800176a:	4413      	add	r3, r2
 800176c:	617b      	str	r3, [r7, #20]
	for(tag_i = 0;tag_i < len-2;tag_i++)
 800176e:	7cfb      	ldrb	r3, [r7, #19]
 8001770:	3301      	adds	r3, #1
 8001772:	74fb      	strb	r3, [r7, #19]
 8001774:	7cfa      	ldrb	r2, [r7, #19]
 8001776:	78fb      	ldrb	r3, [r7, #3]
 8001778:	3b02      	subs	r3, #2
 800177a:	429a      	cmp	r2, r3
 800177c:	dbee      	blt.n	800175c <SampleVolFilter+0xa0>
	}
	vol = (uint16_t)(vol_sum/(len-2));
 800177e:	78fb      	ldrb	r3, [r7, #3]
 8001780:	3b02      	subs	r3, #2
 8001782:	461a      	mov	r2, r3
 8001784:	697b      	ldr	r3, [r7, #20]
 8001786:	fbb3 f3f2 	udiv	r3, r3, r2
 800178a:	b29b      	uxth	r3, r3
 800178c:	60fb      	str	r3, [r7, #12]

	return vol;
 800178e:	68fb      	ldr	r3, [r7, #12]
 8001790:	b29b      	uxth	r3, r3
}
 8001792:	4618      	mov	r0, r3
 8001794:	371c      	adds	r7, #28
 8001796:	46bd      	mov	sp, r7
 8001798:	bc80      	pop	{r7}
 800179a:	4770      	bx	lr

0800179c <Battery_LevelReceive>:
 * @param   none
 * @retval  none
 * @func	
 */
void Battery_LevelReceive(void)
{
 800179c:	b480      	push	{r7}
 800179e:	af00      	add	r7, sp, #0
	static uint8_t	battery_voltage_data = 0xff;

	//4
	if((BatteryLevelBuf[0] == BatteryLevelBuf[1]) &&
 80017a0:	4b51      	ldr	r3, [pc, #324]	; (80018e8 <Battery_LevelReceive+0x14c>)
 80017a2:	781a      	ldrb	r2, [r3, #0]
 80017a4:	4b50      	ldr	r3, [pc, #320]	; (80018e8 <Battery_LevelReceive+0x14c>)
 80017a6:	785b      	ldrb	r3, [r3, #1]
 80017a8:	429a      	cmp	r2, r3
 80017aa:	f040 8099 	bne.w	80018e0 <Battery_LevelReceive+0x144>
	   (BatteryLevelBuf[1] == BatteryLevelBuf[2]) &&
 80017ae:	4b4e      	ldr	r3, [pc, #312]	; (80018e8 <Battery_LevelReceive+0x14c>)
 80017b0:	785a      	ldrb	r2, [r3, #1]
 80017b2:	4b4d      	ldr	r3, [pc, #308]	; (80018e8 <Battery_LevelReceive+0x14c>)
 80017b4:	789b      	ldrb	r3, [r3, #2]
	if((BatteryLevelBuf[0] == BatteryLevelBuf[1]) &&
 80017b6:	429a      	cmp	r2, r3
 80017b8:	f040 8092 	bne.w	80018e0 <Battery_LevelReceive+0x144>
	   (BatteryLevelBuf[2] == BatteryLevelBuf[3]))
 80017bc:	4b4a      	ldr	r3, [pc, #296]	; (80018e8 <Battery_LevelReceive+0x14c>)
 80017be:	789a      	ldrb	r2, [r3, #2]
 80017c0:	4b49      	ldr	r3, [pc, #292]	; (80018e8 <Battery_LevelReceive+0x14c>)
 80017c2:	78db      	ldrb	r3, [r3, #3]
	   (BatteryLevelBuf[1] == BatteryLevelBuf[2]) &&
 80017c4:	429a      	cmp	r2, r3
 80017c6:	f040 808b 	bne.w	80018e0 <Battery_LevelReceive+0x144>
	{
		if((BatteryLevelBuf[0] == 0x80) || (BatteryLevelBuf[0] == 0x84))   //
 80017ca:	4b47      	ldr	r3, [pc, #284]	; (80018e8 <Battery_LevelReceive+0x14c>)
 80017cc:	781b      	ldrb	r3, [r3, #0]
 80017ce:	2b80      	cmp	r3, #128	; 0x80
 80017d0:	d003      	beq.n	80017da <Battery_LevelReceive+0x3e>
 80017d2:	4b45      	ldr	r3, [pc, #276]	; (80018e8 <Battery_LevelReceive+0x14c>)
 80017d4:	781b      	ldrb	r3, [r3, #0]
 80017d6:	2b84      	cmp	r3, #132	; 0x84
 80017d8:	d103      	bne.n	80017e2 <Battery_LevelReceive+0x46>
		{
			battery_voltage_data = 0xAA;
 80017da:	4b44      	ldr	r3, [pc, #272]	; (80018ec <Battery_LevelReceive+0x150>)
 80017dc:	22aa      	movs	r2, #170	; 0xaa
 80017de:	701a      	strb	r2, [r3, #0]
 80017e0:	e02a      	b.n	8001838 <Battery_LevelReceive+0x9c>
		}else
		{
			if(((BatteryLevelBuf[0] & 0x02) == 0) && ((BatteryLevelBuf[0] & 0x80) == 0x80))    //0
 80017e2:	4b41      	ldr	r3, [pc, #260]	; (80018e8 <Battery_LevelReceive+0x14c>)
 80017e4:	781b      	ldrb	r3, [r3, #0]
 80017e6:	f003 0302 	and.w	r3, r3, #2
 80017ea:	2b00      	cmp	r3, #0
 80017ec:	d117      	bne.n	800181e <Battery_LevelReceive+0x82>
 80017ee:	4b3e      	ldr	r3, [pc, #248]	; (80018e8 <Battery_LevelReceive+0x14c>)
 80017f0:	781b      	ldrb	r3, [r3, #0]
 80017f2:	b25b      	sxtb	r3, r3
 80017f4:	2b00      	cmp	r3, #0
 80017f6:	da12      	bge.n	800181e <Battery_LevelReceive+0x82>
			{

				battery_voltage_data = BatteryLevelBuf[0] & 0xf0;							   //
 80017f8:	4b3b      	ldr	r3, [pc, #236]	; (80018e8 <Battery_LevelReceive+0x14c>)
 80017fa:	781b      	ldrb	r3, [r3, #0]
 80017fc:	f023 030f 	bic.w	r3, r3, #15
 8001800:	b2da      	uxtb	r2, r3
 8001802:	4b3a      	ldr	r3, [pc, #232]	; (80018ec <Battery_LevelReceive+0x150>)
 8001804:	701a      	strb	r2, [r3, #0]
				if((BatteryLevelBuf[0] < 0x98) && (Ultrasound_state != WORK_STATE))
 8001806:	4b38      	ldr	r3, [pc, #224]	; (80018e8 <Battery_LevelReceive+0x14c>)
 8001808:	781b      	ldrb	r3, [r3, #0]
 800180a:	2b97      	cmp	r3, #151	; 0x97
 800180c:	d813      	bhi.n	8001836 <Battery_LevelReceive+0x9a>
 800180e:	4b38      	ldr	r3, [pc, #224]	; (80018f0 <Battery_LevelReceive+0x154>)
 8001810:	781b      	ldrb	r3, [r3, #0]
 8001812:	2b04      	cmp	r3, #4
 8001814:	d00f      	beq.n	8001836 <Battery_LevelReceive+0x9a>
				{
					Low_Battery_Flg = 1;
 8001816:	4b37      	ldr	r3, [pc, #220]	; (80018f4 <Battery_LevelReceive+0x158>)
 8001818:	2201      	movs	r2, #1
 800181a:	701a      	strb	r2, [r3, #0]
				if((BatteryLevelBuf[0] < 0x98) && (Ultrasound_state != WORK_STATE))
 800181c:	e00b      	b.n	8001836 <Battery_LevelReceive+0x9a>
				}
			}else if(BatteryLevelBuf[0] != 0xFF)
 800181e:	4b32      	ldr	r3, [pc, #200]	; (80018e8 <Battery_LevelReceive+0x14c>)
 8001820:	781b      	ldrb	r3, [r3, #0]
 8001822:	2bff      	cmp	r3, #255	; 0xff
 8001824:	d008      	beq.n	8001838 <Battery_LevelReceive+0x9c>
			{
				battery_voltage_data = BatteryLevelBuf[0] & 0x70;
 8001826:	4b30      	ldr	r3, [pc, #192]	; (80018e8 <Battery_LevelReceive+0x14c>)
 8001828:	781b      	ldrb	r3, [r3, #0]
 800182a:	f003 0370 	and.w	r3, r3, #112	; 0x70
 800182e:	b2da      	uxtb	r2, r3
 8001830:	4b2e      	ldr	r3, [pc, #184]	; (80018ec <Battery_LevelReceive+0x150>)
 8001832:	701a      	strb	r2, [r3, #0]
 8001834:	e000      	b.n	8001838 <Battery_LevelReceive+0x9c>
				if((BatteryLevelBuf[0] < 0x98) && (Ultrasound_state != WORK_STATE))
 8001836:	bf00      	nop

			}
		}


		switch(battery_voltage_data)
 8001838:	4b2c      	ldr	r3, [pc, #176]	; (80018ec <Battery_LevelReceive+0x150>)
 800183a:	781b      	ldrb	r3, [r3, #0]
 800183c:	2bb0      	cmp	r3, #176	; 0xb0
 800183e:	d046      	beq.n	80018ce <Battery_LevelReceive+0x132>
 8001840:	2bb0      	cmp	r3, #176	; 0xb0
 8001842:	dc48      	bgt.n	80018d6 <Battery_LevelReceive+0x13a>
 8001844:	2baa      	cmp	r3, #170	; 0xaa
 8001846:	d032      	beq.n	80018ae <Battery_LevelReceive+0x112>
 8001848:	2baa      	cmp	r3, #170	; 0xaa
 800184a:	dc44      	bgt.n	80018d6 <Battery_LevelReceive+0x13a>
 800184c:	2ba0      	cmp	r3, #160	; 0xa0
 800184e:	d03a      	beq.n	80018c6 <Battery_LevelReceive+0x12a>
 8001850:	2ba0      	cmp	r3, #160	; 0xa0
 8001852:	dc40      	bgt.n	80018d6 <Battery_LevelReceive+0x13a>
 8001854:	2b90      	cmp	r3, #144	; 0x90
 8001856:	d032      	beq.n	80018be <Battery_LevelReceive+0x122>
 8001858:	2b90      	cmp	r3, #144	; 0x90
 800185a:	dc3c      	bgt.n	80018d6 <Battery_LevelReceive+0x13a>
 800185c:	2b80      	cmp	r3, #128	; 0x80
 800185e:	d02a      	beq.n	80018b6 <Battery_LevelReceive+0x11a>
 8001860:	2b80      	cmp	r3, #128	; 0x80
 8001862:	dc38      	bgt.n	80018d6 <Battery_LevelReceive+0x13a>
 8001864:	2b70      	cmp	r3, #112	; 0x70
 8001866:	d01e      	beq.n	80018a6 <Battery_LevelReceive+0x10a>
 8001868:	2b70      	cmp	r3, #112	; 0x70
 800186a:	dc34      	bgt.n	80018d6 <Battery_LevelReceive+0x13a>
 800186c:	2b30      	cmp	r3, #48	; 0x30
 800186e:	d016      	beq.n	800189e <Battery_LevelReceive+0x102>
 8001870:	2b30      	cmp	r3, #48	; 0x30
 8001872:	dc30      	bgt.n	80018d6 <Battery_LevelReceive+0x13a>
 8001874:	2b20      	cmp	r3, #32
 8001876:	d00e      	beq.n	8001896 <Battery_LevelReceive+0xfa>
 8001878:	2b20      	cmp	r3, #32
 800187a:	dc2c      	bgt.n	80018d6 <Battery_LevelReceive+0x13a>
 800187c:	2b00      	cmp	r3, #0
 800187e:	d002      	beq.n	8001886 <Battery_LevelReceive+0xea>
 8001880:	2b10      	cmp	r3, #16
 8001882:	d004      	beq.n	800188e <Battery_LevelReceive+0xf2>

					battery_level_state =  boost_battery_level5;

						break;
			default :
						break;
 8001884:	e027      	b.n	80018d6 <Battery_LevelReceive+0x13a>
					battery_level_state =  charge_battery_level1;
 8001886:	4b1c      	ldr	r3, [pc, #112]	; (80018f8 <Battery_LevelReceive+0x15c>)
 8001888:	2201      	movs	r2, #1
 800188a:	701a      	strb	r2, [r3, #0]
						break;
 800188c:	e024      	b.n	80018d8 <Battery_LevelReceive+0x13c>
					battery_level_state =  charge_battery_level2;
 800188e:	4b1a      	ldr	r3, [pc, #104]	; (80018f8 <Battery_LevelReceive+0x15c>)
 8001890:	2202      	movs	r2, #2
 8001892:	701a      	strb	r2, [r3, #0]
						break;
 8001894:	e020      	b.n	80018d8 <Battery_LevelReceive+0x13c>
					battery_level_state =  charge_battery_level3;
 8001896:	4b18      	ldr	r3, [pc, #96]	; (80018f8 <Battery_LevelReceive+0x15c>)
 8001898:	2203      	movs	r2, #3
 800189a:	701a      	strb	r2, [r3, #0]
						break;
 800189c:	e01c      	b.n	80018d8 <Battery_LevelReceive+0x13c>
					battery_level_state =  charge_battery_level4;
 800189e:	4b16      	ldr	r3, [pc, #88]	; (80018f8 <Battery_LevelReceive+0x15c>)
 80018a0:	2204      	movs	r2, #4
 80018a2:	701a      	strb	r2, [r3, #0]
						break;
 80018a4:	e018      	b.n	80018d8 <Battery_LevelReceive+0x13c>
					battery_level_state =  charge_battery_level5;
 80018a6:	4b14      	ldr	r3, [pc, #80]	; (80018f8 <Battery_LevelReceive+0x15c>)
 80018a8:	2205      	movs	r2, #5
 80018aa:	701a      	strb	r2, [r3, #0]
						break;
 80018ac:	e014      	b.n	80018d8 <Battery_LevelReceive+0x13c>
					battery_level_state =  boost_battery_level1;
 80018ae:	4b12      	ldr	r3, [pc, #72]	; (80018f8 <Battery_LevelReceive+0x15c>)
 80018b0:	2206      	movs	r2, #6
 80018b2:	701a      	strb	r2, [r3, #0]
						break;
 80018b4:	e010      	b.n	80018d8 <Battery_LevelReceive+0x13c>
					battery_level_state =  boost_battery_level2;
 80018b6:	4b10      	ldr	r3, [pc, #64]	; (80018f8 <Battery_LevelReceive+0x15c>)
 80018b8:	2207      	movs	r2, #7
 80018ba:	701a      	strb	r2, [r3, #0]
						break;
 80018bc:	e00c      	b.n	80018d8 <Battery_LevelReceive+0x13c>
					battery_level_state =  boost_battery_level3;
 80018be:	4b0e      	ldr	r3, [pc, #56]	; (80018f8 <Battery_LevelReceive+0x15c>)
 80018c0:	2208      	movs	r2, #8
 80018c2:	701a      	strb	r2, [r3, #0]
						break;
 80018c4:	e008      	b.n	80018d8 <Battery_LevelReceive+0x13c>
					battery_level_state =  boost_battery_level4;
 80018c6:	4b0c      	ldr	r3, [pc, #48]	; (80018f8 <Battery_LevelReceive+0x15c>)
 80018c8:	2209      	movs	r2, #9
 80018ca:	701a      	strb	r2, [r3, #0]
						break;
 80018cc:	e004      	b.n	80018d8 <Battery_LevelReceive+0x13c>
					battery_level_state =  boost_battery_level5;
 80018ce:	4b0a      	ldr	r3, [pc, #40]	; (80018f8 <Battery_LevelReceive+0x15c>)
 80018d0:	220a      	movs	r2, #10
 80018d2:	701a      	strb	r2, [r3, #0]
						break;
 80018d4:	e000      	b.n	80018d8 <Battery_LevelReceive+0x13c>
						break;
 80018d6:	bf00      	nop

		}
		send_battery_state_data = battery_level_state;
 80018d8:	4b07      	ldr	r3, [pc, #28]	; (80018f8 <Battery_LevelReceive+0x15c>)
 80018da:	781a      	ldrb	r2, [r3, #0]
 80018dc:	4b07      	ldr	r3, [pc, #28]	; (80018fc <Battery_LevelReceive+0x160>)
 80018de:	701a      	strb	r2, [r3, #0]
	}
}
 80018e0:	bf00      	nop
 80018e2:	46bd      	mov	sp, r7
 80018e4:	bc80      	pop	{r7}
 80018e6:	4770      	bx	lr
 80018e8:	200007c8 	.word	0x200007c8
 80018ec:	2000003a 	.word	0x2000003a
 80018f0:	20000316 	.word	0x20000316
 80018f4:	20000355 	.word	0x20000355
 80018f8:	20000026 	.word	0x20000026
 80018fc:	20000027 	.word	0x20000027

08001900 <Battery_LevelSend>:
 * @param   none
 * @retval  none
 * @func	
 */
void Battery_LevelSend(void)
{
 8001900:	b580      	push	{r7, lr}
 8001902:	af00      	add	r7, sp, #0
	static uint8_t ChCount = 0;
	static uint8_t DisChCount = 0;

	//400ms
	//200ms
	if(send_battery_state_data < boost_battery_level1)
 8001904:	4b46      	ldr	r3, [pc, #280]	; (8001a20 <Battery_LevelSend+0x120>)
 8001906:	781b      	ldrb	r3, [r3, #0]
 8001908:	2b05      	cmp	r3, #5
 800190a:	d83b      	bhi.n	8001984 <Battery_LevelSend+0x84>
	{
		if(ChCount > 19)
 800190c:	4b45      	ldr	r3, [pc, #276]	; (8001a24 <Battery_LevelSend+0x124>)
 800190e:	781b      	ldrb	r3, [r3, #0]
 8001910:	2b13      	cmp	r3, #19
 8001912:	d902      	bls.n	800191a <Battery_LevelSend+0x1a>
		{
			ChCount = 0;
 8001914:	4b43      	ldr	r3, [pc, #268]	; (8001a24 <Battery_LevelSend+0x124>)
 8001916:	2200      	movs	r2, #0
 8001918:	701a      	strb	r2, [r3, #0]
		}
		if(ChCount == 0)
 800191a:	4b42      	ldr	r3, [pc, #264]	; (8001a24 <Battery_LevelSend+0x124>)
 800191c:	781b      	ldrb	r3, [r3, #0]
 800191e:	2b00      	cmp	r3, #0
 8001920:	d126      	bne.n	8001970 <Battery_LevelSend+0x70>
		{
			//
			if((chact < boost_battery_level1) && (chact >= send_battery_state_data))
 8001922:	4b41      	ldr	r3, [pc, #260]	; (8001a28 <Battery_LevelSend+0x128>)
 8001924:	781b      	ldrb	r3, [r3, #0]
 8001926:	2b05      	cmp	r3, #5
 8001928:	d81a      	bhi.n	8001960 <Battery_LevelSend+0x60>
 800192a:	4b3f      	ldr	r3, [pc, #252]	; (8001a28 <Battery_LevelSend+0x128>)
 800192c:	781a      	ldrb	r2, [r3, #0]
 800192e:	4b3c      	ldr	r3, [pc, #240]	; (8001a20 <Battery_LevelSend+0x120>)
 8001930:	781b      	ldrb	r3, [r3, #0]
 8001932:	429a      	cmp	r2, r3
 8001934:	d314      	bcc.n	8001960 <Battery_LevelSend+0x60>
			{
#ifdef CHARGE_WORK
				battery_txbuffer[2] = 0X12;
 8001936:	4b3d      	ldr	r3, [pc, #244]	; (8001a2c <Battery_LevelSend+0x12c>)
 8001938:	2212      	movs	r2, #18
 800193a:	709a      	strb	r2, [r3, #2]
#else
				battery_txbuffer[2] = 0X11;
#endif
				battery_txbuffer[6] = chact;
 800193c:	4b3a      	ldr	r3, [pc, #232]	; (8001a28 <Battery_LevelSend+0x128>)
 800193e:	781a      	ldrb	r2, [r3, #0]
 8001940:	4b3a      	ldr	r3, [pc, #232]	; (8001a2c <Battery_LevelSend+0x12c>)
 8001942:	719a      	strb	r2, [r3, #6]
				DMA_USART3_Tx_Data(battery_txbuffer, 14);
 8001944:	210e      	movs	r1, #14
 8001946:	4839      	ldr	r0, [pc, #228]	; (8001a2c <Battery_LevelSend+0x12c>)
 8001948:	f001 fe1a 	bl	8003580 <DMA_USART3_Tx_Data>
				chact++;
 800194c:	4b36      	ldr	r3, [pc, #216]	; (8001a28 <Battery_LevelSend+0x128>)
 800194e:	781b      	ldrb	r3, [r3, #0]
 8001950:	3301      	adds	r3, #1
 8001952:	b2da      	uxtb	r2, r3
 8001954:	4b34      	ldr	r3, [pc, #208]	; (8001a28 <Battery_LevelSend+0x128>)
 8001956:	701a      	strb	r2, [r3, #0]
				FinRes = Bat_Charge;
 8001958:	4b35      	ldr	r3, [pc, #212]	; (8001a30 <Battery_LevelSend+0x130>)
 800195a:	2202      	movs	r2, #2
 800195c:	701a      	strb	r2, [r3, #0]
 800195e:	e007      	b.n	8001970 <Battery_LevelSend+0x70>
			}else
			{
				chact = send_battery_state_data;
 8001960:	4b2f      	ldr	r3, [pc, #188]	; (8001a20 <Battery_LevelSend+0x120>)
 8001962:	781a      	ldrb	r2, [r3, #0]
 8001964:	4b30      	ldr	r3, [pc, #192]	; (8001a28 <Battery_LevelSend+0x128>)
 8001966:	701a      	strb	r2, [r3, #0]
				send_battery_state_data_old = send_battery_state_data;
 8001968:	4b2d      	ldr	r3, [pc, #180]	; (8001a20 <Battery_LevelSend+0x120>)
 800196a:	781a      	ldrb	r2, [r3, #0]
 800196c:	4b31      	ldr	r3, [pc, #196]	; (8001a34 <Battery_LevelSend+0x134>)
 800196e:	701a      	strb	r2, [r3, #0]
			}
		}
		DisChCount = 0;
 8001970:	4b31      	ldr	r3, [pc, #196]	; (8001a38 <Battery_LevelSend+0x138>)
 8001972:	2200      	movs	r2, #0
 8001974:	701a      	strb	r2, [r3, #0]
		ChCount++;
 8001976:	4b2b      	ldr	r3, [pc, #172]	; (8001a24 <Battery_LevelSend+0x124>)
 8001978:	781b      	ldrb	r3, [r3, #0]
 800197a:	3301      	adds	r3, #1
 800197c:	b2da      	uxtb	r2, r3
 800197e:	4b29      	ldr	r3, [pc, #164]	; (8001a24 <Battery_LevelSend+0x124>)
 8001980:	701a      	strb	r2, [r3, #0]
			DMA_USART3_Tx_Data(battery_txbuffer, 14);
		}
		DisChCount++;
		ChCount = 1;
	}
}
 8001982:	e04b      	b.n	8001a1c <Battery_LevelSend+0x11c>
		if(DisChCount > 9)
 8001984:	4b2c      	ldr	r3, [pc, #176]	; (8001a38 <Battery_LevelSend+0x138>)
 8001986:	781b      	ldrb	r3, [r3, #0]
 8001988:	2b09      	cmp	r3, #9
 800198a:	d902      	bls.n	8001992 <Battery_LevelSend+0x92>
			DisChCount = 0;
 800198c:	4b2a      	ldr	r3, [pc, #168]	; (8001a38 <Battery_LevelSend+0x138>)
 800198e:	2200      	movs	r2, #0
 8001990:	701a      	strb	r2, [r3, #0]
		if(DisChCount == 0)
 8001992:	4b29      	ldr	r3, [pc, #164]	; (8001a38 <Battery_LevelSend+0x138>)
 8001994:	781b      	ldrb	r3, [r3, #0]
 8001996:	2b00      	cmp	r3, #0
 8001998:	d137      	bne.n	8001a0a <Battery_LevelSend+0x10a>
			battery_txbuffer[2] = 0X12;
 800199a:	4b24      	ldr	r3, [pc, #144]	; (8001a2c <Battery_LevelSend+0x12c>)
 800199c:	2212      	movs	r2, #18
 800199e:	709a      	strb	r2, [r3, #2]
			if(CompleteFlg == 1)
 80019a0:	4b26      	ldr	r3, [pc, #152]	; (8001a3c <Battery_LevelSend+0x13c>)
 80019a2:	781b      	ldrb	r3, [r3, #0]
 80019a4:	2b01      	cmp	r3, #1
 80019a6:	d11b      	bne.n	80019e0 <Battery_LevelSend+0xe0>
				if((send_battery_state_data > send_battery_state_data_old) && (send_battery_state_data_old > charge_battery_level5))
 80019a8:	4b1d      	ldr	r3, [pc, #116]	; (8001a20 <Battery_LevelSend+0x120>)
 80019aa:	781a      	ldrb	r2, [r3, #0]
 80019ac:	4b21      	ldr	r3, [pc, #132]	; (8001a34 <Battery_LevelSend+0x134>)
 80019ae:	781b      	ldrb	r3, [r3, #0]
 80019b0:	429a      	cmp	r2, r3
 80019b2:	d90a      	bls.n	80019ca <Battery_LevelSend+0xca>
 80019b4:	4b1f      	ldr	r3, [pc, #124]	; (8001a34 <Battery_LevelSend+0x134>)
 80019b6:	781b      	ldrb	r3, [r3, #0]
 80019b8:	2b05      	cmp	r3, #5
 80019ba:	d906      	bls.n	80019ca <Battery_LevelSend+0xca>
					battery_txbuffer[6] = send_battery_state_data_old - 5;
 80019bc:	4b1d      	ldr	r3, [pc, #116]	; (8001a34 <Battery_LevelSend+0x134>)
 80019be:	781b      	ldrb	r3, [r3, #0]
 80019c0:	3b05      	subs	r3, #5
 80019c2:	b2da      	uxtb	r2, r3
 80019c4:	4b19      	ldr	r3, [pc, #100]	; (8001a2c <Battery_LevelSend+0x12c>)
 80019c6:	719a      	strb	r2, [r3, #6]
 80019c8:	e010      	b.n	80019ec <Battery_LevelSend+0xec>
					send_battery_state_data_old = send_battery_state_data;
 80019ca:	4b15      	ldr	r3, [pc, #84]	; (8001a20 <Battery_LevelSend+0x120>)
 80019cc:	781a      	ldrb	r2, [r3, #0]
 80019ce:	4b19      	ldr	r3, [pc, #100]	; (8001a34 <Battery_LevelSend+0x134>)
 80019d0:	701a      	strb	r2, [r3, #0]
					battery_txbuffer[6] = send_battery_state_data_old - 5;
 80019d2:	4b18      	ldr	r3, [pc, #96]	; (8001a34 <Battery_LevelSend+0x134>)
 80019d4:	781b      	ldrb	r3, [r3, #0]
 80019d6:	3b05      	subs	r3, #5
 80019d8:	b2da      	uxtb	r2, r3
 80019da:	4b14      	ldr	r3, [pc, #80]	; (8001a2c <Battery_LevelSend+0x12c>)
 80019dc:	719a      	strb	r2, [r3, #6]
 80019de:	e005      	b.n	80019ec <Battery_LevelSend+0xec>
				battery_txbuffer[6] = send_battery_state_data - 5;
 80019e0:	4b0f      	ldr	r3, [pc, #60]	; (8001a20 <Battery_LevelSend+0x120>)
 80019e2:	781b      	ldrb	r3, [r3, #0]
 80019e4:	3b05      	subs	r3, #5
 80019e6:	b2da      	uxtb	r2, r3
 80019e8:	4b10      	ldr	r3, [pc, #64]	; (8001a2c <Battery_LevelSend+0x12c>)
 80019ea:	719a      	strb	r2, [r3, #6]
			if((Low_Battery_Flg == 1) && (Ultrasound_state != WORK_STATE))
 80019ec:	4b14      	ldr	r3, [pc, #80]	; (8001a40 <Battery_LevelSend+0x140>)
 80019ee:	781b      	ldrb	r3, [r3, #0]
 80019f0:	2b01      	cmp	r3, #1
 80019f2:	d106      	bne.n	8001a02 <Battery_LevelSend+0x102>
 80019f4:	4b13      	ldr	r3, [pc, #76]	; (8001a44 <Battery_LevelSend+0x144>)
 80019f6:	781b      	ldrb	r3, [r3, #0]
 80019f8:	2b04      	cmp	r3, #4
 80019fa:	d002      	beq.n	8001a02 <Battery_LevelSend+0x102>
				battery_txbuffer[6] = 6;
 80019fc:	4b0b      	ldr	r3, [pc, #44]	; (8001a2c <Battery_LevelSend+0x12c>)
 80019fe:	2206      	movs	r2, #6
 8001a00:	719a      	strb	r2, [r3, #6]
			DMA_USART3_Tx_Data(battery_txbuffer, 14);
 8001a02:	210e      	movs	r1, #14
 8001a04:	4809      	ldr	r0, [pc, #36]	; (8001a2c <Battery_LevelSend+0x12c>)
 8001a06:	f001 fdbb 	bl	8003580 <DMA_USART3_Tx_Data>
		DisChCount++;
 8001a0a:	4b0b      	ldr	r3, [pc, #44]	; (8001a38 <Battery_LevelSend+0x138>)
 8001a0c:	781b      	ldrb	r3, [r3, #0]
 8001a0e:	3301      	adds	r3, #1
 8001a10:	b2da      	uxtb	r2, r3
 8001a12:	4b09      	ldr	r3, [pc, #36]	; (8001a38 <Battery_LevelSend+0x138>)
 8001a14:	701a      	strb	r2, [r3, #0]
		ChCount = 1;
 8001a16:	4b03      	ldr	r3, [pc, #12]	; (8001a24 <Battery_LevelSend+0x124>)
 8001a18:	2201      	movs	r2, #1
 8001a1a:	701a      	strb	r2, [r3, #0]
}
 8001a1c:	bf00      	nop
 8001a1e:	bd80      	pop	{r7, pc}
 8001a20:	20000027 	.word	0x20000027
 8001a24:	20000314 	.word	0x20000314
 8001a28:	2000003b 	.word	0x2000003b
 8001a2c:	2000002c 	.word	0x2000002c
 8001a30:	2000033c 	.word	0x2000033c
 8001a34:	20000028 	.word	0x20000028
 8001a38:	20000315 	.word	0x20000315
 8001a3c:	200007e8 	.word	0x200007e8
 8001a40:	20000355 	.word	0x20000355
 8001a44:	20000316 	.word	0x20000316

08001a48 <System_Init>:
 * @param   none
 * @retval  none
 * @func	
 */
void System_Init(void)
{
 8001a48:	b580      	push	{r7, lr}
 8001a4a:	b086      	sub	sp, #24
 8001a4c:	af04      	add	r7, sp, #16
	uint8_t Tx_Frequency_Paramete;
	uint8_t TX_Vibration_Paramete;

	HAL_Delay(200);
 8001a4e:	20c8      	movs	r0, #200	; 0xc8
 8001a50:	f002 fadc 	bl	800400c <HAL_Delay>
	Mcu_GpioInit();
 8001a54:	f001 fc0c 	bl	8003270 <Mcu_GpioInit>
	AD9833_InitIo(AD9877_Ch_A);
 8001a58:	2000      	movs	r0, #0
 8001a5a:	f7ff fc81 	bl	8001360 <AD9833_InitIo>
	AD9833_InitIo(AD9877_Ch_B);
 8001a5e:	2001      	movs	r0, #1
 8001a60:	f7ff fc7e 	bl	8001360 <AD9833_InitIo>

	STMFLASH_Read(FLASH_SLAVE_ADJUST,(uint16_t*)&FreqAdjustParam,2);
 8001a64:	2202      	movs	r2, #2
 8001a66:	49a4      	ldr	r1, [pc, #656]	; (8001cf8 <System_Init+0x2b0>)
 8001a68:	48a4      	ldr	r0, [pc, #656]	; (8001cfc <System_Init+0x2b4>)
 8001a6a:	f000 ffd1 	bl	8002a10 <STMFLASH_Read>
	STMFLASH_Read(FLASH_SLAVE_LOWFLG,(uint16_t*)&Low_Battery_Flg,1);
 8001a6e:	2201      	movs	r2, #1
 8001a70:	49a3      	ldr	r1, [pc, #652]	; (8001d00 <System_Init+0x2b8>)
 8001a72:	48a4      	ldr	r0, [pc, #656]	; (8001d04 <System_Init+0x2bc>)
 8001a74:	f000 ffcc 	bl	8002a10 <STMFLASH_Read>
	STMFLASH_Read(FLASH_SLAVE_LOCKFLG ,(uint16_t*)&LockOn_ParamFlg,1);
 8001a78:	2201      	movs	r2, #1
 8001a7a:	49a3      	ldr	r1, [pc, #652]	; (8001d08 <System_Init+0x2c0>)
 8001a7c:	48a3      	ldr	r0, [pc, #652]	; (8001d0c <System_Init+0x2c4>)
 8001a7e:	f000 ffc7 	bl	8002a10 <STMFLASH_Read>
	STMFLASH_Read(FLASH_SLAVE_WORKCOUNT,(uint16_t*)(&WorkCount),1);
 8001a82:	2201      	movs	r2, #1
 8001a84:	49a2      	ldr	r1, [pc, #648]	; (8001d10 <System_Init+0x2c8>)
 8001a86:	48a3      	ldr	r0, [pc, #652]	; (8001d14 <System_Init+0x2cc>)
 8001a88:	f000 ffc2 	bl	8002a10 <STMFLASH_Read>
	STMFLASH_Read(FLASH_SLAVE_SHUNTDOWM ,(uint16_t*)&PowerFlg,1);
 8001a8c:	2201      	movs	r2, #1
 8001a8e:	49a2      	ldr	r1, [pc, #648]	; (8001d18 <System_Init+0x2d0>)
 8001a90:	48a2      	ldr	r0, [pc, #648]	; (8001d1c <System_Init+0x2d4>)
 8001a92:	f000 ffbd 	bl	8002a10 <STMFLASH_Read>

	if(FreqAdjustParam[0] == 0xFFFF)
 8001a96:	4b98      	ldr	r3, [pc, #608]	; (8001cf8 <System_Init+0x2b0>)
 8001a98:	881b      	ldrh	r3, [r3, #0]
 8001a9a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001a9e:	4293      	cmp	r3, r2
 8001aa0:	d103      	bne.n	8001aaa <System_Init+0x62>
	{
		duty_cycle_count = 101;
 8001aa2:	4b9f      	ldr	r3, [pc, #636]	; (8001d20 <System_Init+0x2d8>)
 8001aa4:	2265      	movs	r2, #101	; 0x65
 8001aa6:	701a      	strb	r2, [r3, #0]
 8001aa8:	e004      	b.n	8001ab4 <System_Init+0x6c>
	}else
	{
		duty_cycle_count = (uint8_t)FreqAdjustParam[0];
 8001aaa:	4b93      	ldr	r3, [pc, #588]	; (8001cf8 <System_Init+0x2b0>)
 8001aac:	881b      	ldrh	r3, [r3, #0]
 8001aae:	b2da      	uxtb	r2, r3
 8001ab0:	4b9b      	ldr	r3, [pc, #620]	; (8001d20 <System_Init+0x2d8>)
 8001ab2:	701a      	strb	r2, [r3, #0]
	}

	if(FreqAdjustParam[1] == 0xFFFF)
 8001ab4:	4b90      	ldr	r3, [pc, #576]	; (8001cf8 <System_Init+0x2b0>)
 8001ab6:	885b      	ldrh	r3, [r3, #2]
 8001ab8:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001abc:	4293      	cmp	r3, r2
 8001abe:	d104      	bne.n	8001aca <System_Init+0x82>
	{
		duty_tim = 5000;
 8001ac0:	4b98      	ldr	r3, [pc, #608]	; (8001d24 <System_Init+0x2dc>)
 8001ac2:	f241 3288 	movw	r2, #5000	; 0x1388
 8001ac6:	801a      	strh	r2, [r3, #0]
 8001ac8:	e003      	b.n	8001ad2 <System_Init+0x8a>
	}else
	{
		duty_tim = FreqAdjustParam[1];
 8001aca:	4b8b      	ldr	r3, [pc, #556]	; (8001cf8 <System_Init+0x2b0>)
 8001acc:	885a      	ldrh	r2, [r3, #2]
 8001ace:	4b95      	ldr	r3, [pc, #596]	; (8001d24 <System_Init+0x2dc>)
 8001ad0:	801a      	strh	r2, [r3, #0]
	}

	SetPWMDutyCycleAndFrequency(duty_tim);
 8001ad2:	4b94      	ldr	r3, [pc, #592]	; (8001d24 <System_Init+0x2dc>)
 8001ad4:	881b      	ldrh	r3, [r3, #0]
 8001ad6:	4618      	mov	r0, r3
 8001ad8:	f000 fe12 	bl	8002700 <SetPWMDutyCycleAndFrequency>

	if(WorkCount == 0xFFFF)
 8001adc:	4b8c      	ldr	r3, [pc, #560]	; (8001d10 <System_Init+0x2c8>)
 8001ade:	881b      	ldrh	r3, [r3, #0]
 8001ae0:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001ae4:	4293      	cmp	r3, r2
 8001ae6:	d102      	bne.n	8001aee <System_Init+0xa6>
	{
		WorkCount = 0;
 8001ae8:	4b89      	ldr	r3, [pc, #548]	; (8001d10 <System_Init+0x2c8>)
 8001aea:	2200      	movs	r2, #0
 8001aec:	801a      	strh	r2, [r3, #0]
	}else
	{
	}

	if(PowerFlg == 0x01)
 8001aee:	4b8a      	ldr	r3, [pc, #552]	; (8001d18 <System_Init+0x2d0>)
 8001af0:	881b      	ldrh	r3, [r3, #0]
 8001af2:	2b01      	cmp	r3, #1
 8001af4:	d103      	bne.n	8001afe <System_Init+0xb6>
	{
		Ultrasound_state = CLOSE_STATE;
 8001af6:	4b8c      	ldr	r3, [pc, #560]	; (8001d28 <System_Init+0x2e0>)
 8001af8:	2205      	movs	r2, #5
 8001afa:	701a      	strb	r2, [r3, #0]
 8001afc:	e008      	b.n	8001b10 <System_Init+0xc8>
	}else if(PowerFlg == 0xFFFF)
 8001afe:	4b86      	ldr	r3, [pc, #536]	; (8001d18 <System_Init+0x2d0>)
 8001b00:	881b      	ldrh	r3, [r3, #0]
 8001b02:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001b06:	4293      	cmp	r3, r2
 8001b08:	d102      	bne.n	8001b10 <System_Init+0xc8>
	{
		PowerFlg = 0;
 8001b0a:	4b83      	ldr	r3, [pc, #524]	; (8001d18 <System_Init+0x2d0>)
 8001b0c:	2200      	movs	r2, #0
 8001b0e:	801a      	strh	r2, [r3, #0]
	}else
	{
	}

	STMFLASH_Read(FLASH_SLAVE_CHANGEFLG,(uint16_t*)(Change_Paramete_Flg),3);
 8001b10:	2203      	movs	r2, #3
 8001b12:	4986      	ldr	r1, [pc, #536]	; (8001d2c <System_Init+0x2e4>)
 8001b14:	4886      	ldr	r0, [pc, #536]	; (8001d30 <System_Init+0x2e8>)
 8001b16:	f000 ff7b 	bl	8002a10 <STMFLASH_Read>
	if((Change_Paramete_Flg[0] == 0xdddd)&&(Change_Paramete_Flg[1] == 0xeeee)&&(Change_Paramete_Flg[2] == 0xffff))
 8001b1a:	4b84      	ldr	r3, [pc, #528]	; (8001d2c <System_Init+0x2e4>)
 8001b1c:	881b      	ldrh	r3, [r3, #0]
 8001b1e:	f64d 52dd 	movw	r2, #56797	; 0xdddd
 8001b22:	4293      	cmp	r3, r2
 8001b24:	d173      	bne.n	8001c0e <System_Init+0x1c6>
 8001b26:	4b81      	ldr	r3, [pc, #516]	; (8001d2c <System_Init+0x2e4>)
 8001b28:	885b      	ldrh	r3, [r3, #2]
 8001b2a:	f64e 62ee 	movw	r2, #61166	; 0xeeee
 8001b2e:	4293      	cmp	r3, r2
 8001b30:	d16d      	bne.n	8001c0e <System_Init+0x1c6>
 8001b32:	4b7e      	ldr	r3, [pc, #504]	; (8001d2c <System_Init+0x2e4>)
 8001b34:	889b      	ldrh	r3, [r3, #4]
 8001b36:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001b3a:	4293      	cmp	r3, r2
 8001b3c:	d167      	bne.n	8001c0e <System_Init+0x1c6>
	{
		STMFLASH_Read(FLASH_SLAVE_ULTRAPARAM,(uint16_t*)(&Ultrasound_Parem_Read_Buff),3);
 8001b3e:	2203      	movs	r2, #3
 8001b40:	497c      	ldr	r1, [pc, #496]	; (8001d34 <System_Init+0x2ec>)
 8001b42:	487d      	ldr	r0, [pc, #500]	; (8001d38 <System_Init+0x2f0>)
 8001b44:	f000 ff64 	bl	8002a10 <STMFLASH_Read>

		Frequency_Parameter_A = (uint8_t)Ultrasound_Parem_Read_Buff[0];
 8001b48:	4b7a      	ldr	r3, [pc, #488]	; (8001d34 <System_Init+0x2ec>)
 8001b4a:	881b      	ldrh	r3, [r3, #0]
 8001b4c:	b2da      	uxtb	r2, r3
 8001b4e:	4b7b      	ldr	r3, [pc, #492]	; (8001d3c <System_Init+0x2f4>)
 8001b50:	701a      	strb	r2, [r3, #0]
		Frequency_Parameter_B = (uint8_t)Ultrasound_Parem_Read_Buff[1];
 8001b52:	4b78      	ldr	r3, [pc, #480]	; (8001d34 <System_Init+0x2ec>)
 8001b54:	885b      	ldrh	r3, [r3, #2]
 8001b56:	b2da      	uxtb	r2, r3
 8001b58:	4b79      	ldr	r3, [pc, #484]	; (8001d40 <System_Init+0x2f8>)
 8001b5a:	701a      	strb	r2, [r3, #0]
		Vibration_Paramete = (uint8_t)Ultrasound_Parem_Read_Buff[2];
 8001b5c:	4b75      	ldr	r3, [pc, #468]	; (8001d34 <System_Init+0x2ec>)
 8001b5e:	889b      	ldrh	r3, [r3, #4]
 8001b60:	b2da      	uxtb	r2, r3
 8001b62:	4b78      	ldr	r3, [pc, #480]	; (8001d44 <System_Init+0x2fc>)
 8001b64:	701a      	strb	r2, [r3, #0]
		/**1/2 2**/
		u32_frequency_parameter = 2000*(Frequency_Parameter_A+ULTRA_BASE);
 8001b66:	4b75      	ldr	r3, [pc, #468]	; (8001d3c <System_Init+0x2f4>)
 8001b68:	781b      	ldrb	r3, [r3, #0]
 8001b6a:	f203 2327 	addw	r3, r3, #551	; 0x227
 8001b6e:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 8001b72:	fb02 f303 	mul.w	r3, r2, r3
 8001b76:	461a      	mov	r2, r3
 8001b78:	4b73      	ldr	r3, [pc, #460]	; (8001d48 <System_Init+0x300>)
 8001b7a:	601a      	str	r2, [r3, #0]
		AD9833_SetPara(AD9877_Ch_A,AD9833_REG_FREQ0,u32_frequency_parameter,AD9833_REG_PHASE1,2048,AD9833_OUT_TRIANGLE);
 8001b7c:	4b72      	ldr	r3, [pc, #456]	; (8001d48 <System_Init+0x300>)
 8001b7e:	681b      	ldr	r3, [r3, #0]
 8001b80:	4618      	mov	r0, r3
 8001b82:	f7fe fc2f 	bl	80003e4 <__aeabi_ui2d>
 8001b86:	4602      	mov	r2, r0
 8001b88:	460b      	mov	r3, r1
 8001b8a:	2102      	movs	r1, #2
 8001b8c:	9102      	str	r1, [sp, #8]
 8001b8e:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001b92:	9101      	str	r1, [sp, #4]
 8001b94:	f44f 4160 	mov.w	r1, #57344	; 0xe000
 8001b98:	9100      	str	r1, [sp, #0]
 8001b9a:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001b9e:	2000      	movs	r0, #0
 8001ba0:	f7ff fbf6 	bl	8001390 <AD9833_SetPara>

		u32_frequency_parameter = 2000*(Frequency_Parameter_B+ULTRA_BASE);
 8001ba4:	4b66      	ldr	r3, [pc, #408]	; (8001d40 <System_Init+0x2f8>)
 8001ba6:	781b      	ldrb	r3, [r3, #0]
 8001ba8:	f203 2327 	addw	r3, r3, #551	; 0x227
 8001bac:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 8001bb0:	fb02 f303 	mul.w	r3, r2, r3
 8001bb4:	461a      	mov	r2, r3
 8001bb6:	4b64      	ldr	r3, [pc, #400]	; (8001d48 <System_Init+0x300>)
 8001bb8:	601a      	str	r2, [r3, #0]
		AD9833_SetPara(AD9877_Ch_B,AD9833_REG_FREQ0,u32_frequency_parameter,AD9833_REG_PHASE1,2048,AD9833_OUT_TRIANGLE);
 8001bba:	4b63      	ldr	r3, [pc, #396]	; (8001d48 <System_Init+0x300>)
 8001bbc:	681b      	ldr	r3, [r3, #0]
 8001bbe:	4618      	mov	r0, r3
 8001bc0:	f7fe fc10 	bl	80003e4 <__aeabi_ui2d>
 8001bc4:	4602      	mov	r2, r0
 8001bc6:	460b      	mov	r3, r1
 8001bc8:	2102      	movs	r1, #2
 8001bca:	9102      	str	r1, [sp, #8]
 8001bcc:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001bd0:	9101      	str	r1, [sp, #4]
 8001bd2:	f44f 4160 	mov.w	r1, #57344	; 0xe000
 8001bd6:	9100      	str	r1, [sp, #0]
 8001bd8:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001bdc:	2001      	movs	r0, #1
 8001bde:	f7ff fbd7 	bl	8001390 <AD9833_SetPara>

		//72000000/(72 * 4167)  240Hz   = 3.3 * 55 / 100
		u32_vibration_parameter = Vibration_Paramete * MOTOR_BASE;
 8001be2:	4b58      	ldr	r3, [pc, #352]	; (8001d44 <System_Init+0x2fc>)
 8001be4:	781b      	ldrb	r3, [r3, #0]
 8001be6:	461a      	mov	r2, r3
 8001be8:	23d8      	movs	r3, #216	; 0xd8
 8001bea:	fb02 f303 	mul.w	r3, r2, r3
 8001bee:	461a      	mov	r2, r3
 8001bf0:	4b56      	ldr	r3, [pc, #344]	; (8001d4c <System_Init+0x304>)
 8001bf2:	601a      	str	r2, [r3, #0]

		Comd_funparameter_Frequency_txbuffer_A = Frequency_Parameter_A;
 8001bf4:	4b51      	ldr	r3, [pc, #324]	; (8001d3c <System_Init+0x2f4>)
 8001bf6:	781a      	ldrb	r2, [r3, #0]
 8001bf8:	4b55      	ldr	r3, [pc, #340]	; (8001d50 <System_Init+0x308>)
 8001bfa:	701a      	strb	r2, [r3, #0]
		Comd_funparameter_Frequency_txbuffer_B = Frequency_Parameter_B;
 8001bfc:	4b50      	ldr	r3, [pc, #320]	; (8001d40 <System_Init+0x2f8>)
 8001bfe:	781a      	ldrb	r2, [r3, #0]
 8001c00:	4b54      	ldr	r3, [pc, #336]	; (8001d54 <System_Init+0x30c>)
 8001c02:	701a      	strb	r2, [r3, #0]
		Comd_funparameter_Vibration_txbuffer = Vibration_Paramete;
 8001c04:	4b4f      	ldr	r3, [pc, #316]	; (8001d44 <System_Init+0x2fc>)
 8001c06:	781a      	ldrb	r2, [r3, #0]
 8001c08:	4b53      	ldr	r3, [pc, #332]	; (8001d58 <System_Init+0x310>)
 8001c0a:	701a      	strb	r2, [r3, #0]
 8001c0c:	e069      	b.n	8001ce2 <System_Init+0x29a>
	}else if((Change_Paramete_Flg[0] == 0xffff)&&(Change_Paramete_Flg[1] == 0xffff)&&(Change_Paramete_Flg[2] == 0xffff))
 8001c0e:	4b47      	ldr	r3, [pc, #284]	; (8001d2c <System_Init+0x2e4>)
 8001c10:	881b      	ldrh	r3, [r3, #0]
 8001c12:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001c16:	4293      	cmp	r3, r2
 8001c18:	d163      	bne.n	8001ce2 <System_Init+0x29a>
 8001c1a:	4b44      	ldr	r3, [pc, #272]	; (8001d2c <System_Init+0x2e4>)
 8001c1c:	885b      	ldrh	r3, [r3, #2]
 8001c1e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001c22:	4293      	cmp	r3, r2
 8001c24:	d15d      	bne.n	8001ce2 <System_Init+0x29a>
 8001c26:	4b41      	ldr	r3, [pc, #260]	; (8001d2c <System_Init+0x2e4>)
 8001c28:	889b      	ldrh	r3, [r3, #4]
 8001c2a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001c2e:	4293      	cmp	r3, r2
 8001c30:	d157      	bne.n	8001ce2 <System_Init+0x29a>
	{
		Tx_Frequency_Paramete = 0X4A;
 8001c32:	234a      	movs	r3, #74	; 0x4a
 8001c34:	71bb      	strb	r3, [r7, #6]
		TX_Vibration_Paramete = 0X0A;
 8001c36:	230a      	movs	r3, #10
 8001c38:	71fb      	strb	r3, [r7, #7]

		//if(Tx_Frequency_Paramete == 84)
		{
			HAL_Delay(100);
 8001c3a:	2064      	movs	r0, #100	; 0x64
 8001c3c:	f002 f9e6 	bl	800400c <HAL_Delay>
			u32_frequency_parameter = 2000*(Tx_Frequency_Paramete+ULTRA_BASE);
 8001c40:	79bb      	ldrb	r3, [r7, #6]
 8001c42:	f203 2327 	addw	r3, r3, #551	; 0x227
 8001c46:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 8001c4a:	fb02 f303 	mul.w	r3, r2, r3
 8001c4e:	461a      	mov	r2, r3
 8001c50:	4b3d      	ldr	r3, [pc, #244]	; (8001d48 <System_Init+0x300>)
 8001c52:	601a      	str	r2, [r3, #0]
			if(u32_frequency_parameter == 1270000)
 8001c54:	4b3c      	ldr	r3, [pc, #240]	; (8001d48 <System_Init+0x300>)
 8001c56:	681b      	ldr	r3, [r3, #0]
 8001c58:	4a40      	ldr	r2, [pc, #256]	; (8001d5c <System_Init+0x314>)
 8001c5a:	4293      	cmp	r3, r2
 8001c5c:	d106      	bne.n	8001c6c <System_Init+0x224>
			{
				HAL_UART_Transmit(&huart1,&Tx_Frequency_Paramete, 1, HAL_MAX_DELAY);
 8001c5e:	1db9      	adds	r1, r7, #6
 8001c60:	f04f 33ff 	mov.w	r3, #4294967295
 8001c64:	2201      	movs	r2, #1
 8001c66:	483e      	ldr	r0, [pc, #248]	; (8001d60 <System_Init+0x318>)
 8001c68:	f005 fbb8 	bl	80073dc <HAL_UART_Transmit>
			}
			AD9833_SetPara(AD9877_Ch_A,AD9833_REG_FREQ0,u32_frequency_parameter,AD9833_REG_PHASE1,2048,AD9833_OUT_TRIANGLE);
 8001c6c:	4b36      	ldr	r3, [pc, #216]	; (8001d48 <System_Init+0x300>)
 8001c6e:	681b      	ldr	r3, [r3, #0]
 8001c70:	4618      	mov	r0, r3
 8001c72:	f7fe fbb7 	bl	80003e4 <__aeabi_ui2d>
 8001c76:	4602      	mov	r2, r0
 8001c78:	460b      	mov	r3, r1
 8001c7a:	2102      	movs	r1, #2
 8001c7c:	9102      	str	r1, [sp, #8]
 8001c7e:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001c82:	9101      	str	r1, [sp, #4]
 8001c84:	f44f 4160 	mov.w	r1, #57344	; 0xe000
 8001c88:	9100      	str	r1, [sp, #0]
 8001c8a:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001c8e:	2000      	movs	r0, #0
 8001c90:	f7ff fb7e 	bl	8001390 <AD9833_SetPara>
			AD9833_SetPara(AD9877_Ch_B,AD9833_REG_FREQ0,u32_frequency_parameter,AD9833_REG_PHASE1,2048,AD9833_OUT_TRIANGLE);
 8001c94:	4b2c      	ldr	r3, [pc, #176]	; (8001d48 <System_Init+0x300>)
 8001c96:	681b      	ldr	r3, [r3, #0]
 8001c98:	4618      	mov	r0, r3
 8001c9a:	f7fe fba3 	bl	80003e4 <__aeabi_ui2d>
 8001c9e:	4602      	mov	r2, r0
 8001ca0:	460b      	mov	r3, r1
 8001ca2:	2102      	movs	r1, #2
 8001ca4:	9102      	str	r1, [sp, #8]
 8001ca6:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001caa:	9101      	str	r1, [sp, #4]
 8001cac:	f44f 4160 	mov.w	r1, #57344	; 0xe000
 8001cb0:	9100      	str	r1, [sp, #0]
 8001cb2:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001cb6:	2001      	movs	r0, #1
 8001cb8:	f7ff fb6a 	bl	8001390 <AD9833_SetPara>
		}


		//if(TX_Vibration_Paramete == 0x0A)
		{
			HAL_Delay(100);
 8001cbc:	2064      	movs	r0, #100	; 0x64
 8001cbe:	f002 f9a5 	bl	800400c <HAL_Delay>
			u32_vibration_parameter = TX_Vibration_Paramete * MOTOR_BASE;
 8001cc2:	79fb      	ldrb	r3, [r7, #7]
 8001cc4:	22d8      	movs	r2, #216	; 0xd8
 8001cc6:	fb02 f303 	mul.w	r3, r2, r3
 8001cca:	461a      	mov	r2, r3
 8001ccc:	4b1f      	ldr	r3, [pc, #124]	; (8001d4c <System_Init+0x304>)
 8001cce:	601a      	str	r2, [r3, #0]
			{

			}
		}

		Comd_funparameter_Frequency_txbuffer_A = Tx_Frequency_Paramete;
 8001cd0:	79ba      	ldrb	r2, [r7, #6]
 8001cd2:	4b1f      	ldr	r3, [pc, #124]	; (8001d50 <System_Init+0x308>)
 8001cd4:	701a      	strb	r2, [r3, #0]
		Comd_funparameter_Frequency_txbuffer_B = Tx_Frequency_Paramete;
 8001cd6:	79ba      	ldrb	r2, [r7, #6]
 8001cd8:	4b1e      	ldr	r3, [pc, #120]	; (8001d54 <System_Init+0x30c>)
 8001cda:	701a      	strb	r2, [r3, #0]
		Comd_funparameter_Vibration_txbuffer = TX_Vibration_Paramete;
 8001cdc:	4a1e      	ldr	r2, [pc, #120]	; (8001d58 <System_Init+0x310>)
 8001cde:	79fb      	ldrb	r3, [r7, #7]
 8001ce0:	7013      	strb	r3, [r2, #0]
	}
	ultrasound_standby_time = 0;
 8001ce2:	4b20      	ldr	r3, [pc, #128]	; (8001d64 <System_Init+0x31c>)
 8001ce4:	2200      	movs	r2, #0
 8001ce6:	601a      	str	r2, [r3, #0]
	battery_send_intervaltime = 0;
 8001ce8:	4b1f      	ldr	r3, [pc, #124]	; (8001d68 <System_Init+0x320>)
 8001cea:	2200      	movs	r2, #0
 8001cec:	601a      	str	r2, [r3, #0]
}
 8001cee:	bf00      	nop
 8001cf0:	3708      	adds	r7, #8
 8001cf2:	46bd      	mov	sp, r7
 8001cf4:	bd80      	pop	{r7, pc}
 8001cf6:	bf00      	nop
 8001cf8:	20000368 	.word	0x20000368
 8001cfc:	0800ec00 	.word	0x0800ec00
 8001d00:	20000355 	.word	0x20000355
 8001d04:	0800f400 	.word	0x0800f400
 8001d08:	2000035c 	.word	0x2000035c
 8001d0c:	0800f800 	.word	0x0800f800
 8001d10:	2000034a 	.word	0x2000034a
 8001d14:	08010c00 	.word	0x08010c00
 8001d18:	20000364 	.word	0x20000364
 8001d1c:	08010000 	.word	0x08010000
 8001d20:	2000004a 	.word	0x2000004a
 8001d24:	2000004c 	.word	0x2000004c
 8001d28:	20000316 	.word	0x20000316
 8001d2c:	20000318 	.word	0x20000318
 8001d30:	0800f000 	.word	0x0800f000
 8001d34:	20000320 	.word	0x20000320
 8001d38:	0800fc00 	.word	0x0800fc00
 8001d3c:	2000032e 	.word	0x2000032e
 8001d40:	2000032f 	.word	0x2000032f
 8001d44:	20000330 	.word	0x20000330
 8001d48:	20000334 	.word	0x20000334
 8001d4c:	20000338 	.word	0x20000338
 8001d50:	20000331 	.word	0x20000331
 8001d54:	20000332 	.word	0x20000332
 8001d58:	20000333 	.word	0x20000333
 8001d5c:	001360f0 	.word	0x001360f0
 8001d60:	20000ab8 	.word	0x20000ab8
 8001d64:	2000097c 	.word	0x2000097c
 8001d68:	20000980 	.word	0x20000980

08001d6c <Usart3_ReceiveData>:
 * @param   none
 * @retval  none
 * @func	
 */
void Usart3_ReceiveData(void)
{
 8001d6c:	b580      	push	{r7, lr}
 8001d6e:	b084      	sub	sp, #16
 8001d70:	af04      	add	r7, sp, #16

	if(USART3_RX_FLAG)
 8001d72:	4ba0      	ldr	r3, [pc, #640]	; (8001ff4 <Usart3_ReceiveData+0x288>)
 8001d74:	781b      	ldrb	r3, [r3, #0]
 8001d76:	b2db      	uxtb	r3, r3
 8001d78:	2b00      	cmp	r3, #0
 8001d7a:	f000 823b 	beq.w	80021f4 <Usart3_ReceiveData+0x488>
	{
		USART3_RX_FLAG = 0;
 8001d7e:	4b9d      	ldr	r3, [pc, #628]	; (8001ff4 <Usart3_ReceiveData+0x288>)
 8001d80:	2200      	movs	r2, #0
 8001d82:	701a      	strb	r2, [r3, #0]
		/**/**/
		if((USART3_RX_BUF[0] == 0xEE) && (USART3_RX_BUF[1] == 0xB5) && (USART3_RX_BUF[2] == 0x21) && (USART3_RX_BUF[12] == 0xFF) && (USART3_RX_BUF[13] == 0xFC) && (USART3_RX_BUF[14] == 0xFF) && (USART3_RX_BUF[15] == 0xFF))
 8001d84:	4b9c      	ldr	r3, [pc, #624]	; (8001ff8 <Usart3_ReceiveData+0x28c>)
 8001d86:	781b      	ldrb	r3, [r3, #0]
 8001d88:	2bee      	cmp	r3, #238	; 0xee
 8001d8a:	f040 819c 	bne.w	80020c6 <Usart3_ReceiveData+0x35a>
 8001d8e:	4b9a      	ldr	r3, [pc, #616]	; (8001ff8 <Usart3_ReceiveData+0x28c>)
 8001d90:	785b      	ldrb	r3, [r3, #1]
 8001d92:	2bb5      	cmp	r3, #181	; 0xb5
 8001d94:	f040 8197 	bne.w	80020c6 <Usart3_ReceiveData+0x35a>
 8001d98:	4b97      	ldr	r3, [pc, #604]	; (8001ff8 <Usart3_ReceiveData+0x28c>)
 8001d9a:	789b      	ldrb	r3, [r3, #2]
 8001d9c:	2b21      	cmp	r3, #33	; 0x21
 8001d9e:	f040 8192 	bne.w	80020c6 <Usart3_ReceiveData+0x35a>
 8001da2:	4b95      	ldr	r3, [pc, #596]	; (8001ff8 <Usart3_ReceiveData+0x28c>)
 8001da4:	7b1b      	ldrb	r3, [r3, #12]
 8001da6:	2bff      	cmp	r3, #255	; 0xff
 8001da8:	f040 818d 	bne.w	80020c6 <Usart3_ReceiveData+0x35a>
 8001dac:	4b92      	ldr	r3, [pc, #584]	; (8001ff8 <Usart3_ReceiveData+0x28c>)
 8001dae:	7b5b      	ldrb	r3, [r3, #13]
 8001db0:	2bfc      	cmp	r3, #252	; 0xfc
 8001db2:	f040 8188 	bne.w	80020c6 <Usart3_ReceiveData+0x35a>
 8001db6:	4b90      	ldr	r3, [pc, #576]	; (8001ff8 <Usart3_ReceiveData+0x28c>)
 8001db8:	7b9b      	ldrb	r3, [r3, #14]
 8001dba:	2bff      	cmp	r3, #255	; 0xff
 8001dbc:	f040 8183 	bne.w	80020c6 <Usart3_ReceiveData+0x35a>
 8001dc0:	4b8d      	ldr	r3, [pc, #564]	; (8001ff8 <Usart3_ReceiveData+0x28c>)
 8001dc2:	7bdb      	ldrb	r3, [r3, #15]
 8001dc4:	2bff      	cmp	r3, #255	; 0xff
 8001dc6:	f040 817e 	bne.w	80020c6 <Usart3_ReceiveData+0x35a>
		{
			if((USART3_RX_BUF[3] == 0x0) && (USART3_RX_BUF[4] == 0x0) && (USART3_RX_BUF[5] == 0x02) && (USART3_RX_BUF[6] == 0x01)) //
 8001dca:	4b8b      	ldr	r3, [pc, #556]	; (8001ff8 <Usart3_ReceiveData+0x28c>)
 8001dcc:	78db      	ldrb	r3, [r3, #3]
 8001dce:	2b00      	cmp	r3, #0
 8001dd0:	d117      	bne.n	8001e02 <Usart3_ReceiveData+0x96>
 8001dd2:	4b89      	ldr	r3, [pc, #548]	; (8001ff8 <Usart3_ReceiveData+0x28c>)
 8001dd4:	791b      	ldrb	r3, [r3, #4]
 8001dd6:	2b00      	cmp	r3, #0
 8001dd8:	d113      	bne.n	8001e02 <Usart3_ReceiveData+0x96>
 8001dda:	4b87      	ldr	r3, [pc, #540]	; (8001ff8 <Usart3_ReceiveData+0x28c>)
 8001ddc:	795b      	ldrb	r3, [r3, #5]
 8001dde:	2b02      	cmp	r3, #2
 8001de0:	d10f      	bne.n	8001e02 <Usart3_ReceiveData+0x96>
 8001de2:	4b85      	ldr	r3, [pc, #532]	; (8001ff8 <Usart3_ReceiveData+0x28c>)
 8001de4:	799b      	ldrb	r3, [r3, #6]
 8001de6:	2b01      	cmp	r3, #1
 8001de8:	d10b      	bne.n	8001e02 <Usart3_ReceiveData+0x96>
			{
				Ultrasound_state = WORK_STATE;
 8001dea:	4b84      	ldr	r3, [pc, #528]	; (8001ffc <Usart3_ReceiveData+0x290>)
 8001dec:	2204      	movs	r2, #4
 8001dee:	701a      	strb	r2, [r3, #0]
				HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_3);
 8001df0:	2108      	movs	r1, #8
 8001df2:	4883      	ldr	r0, [pc, #524]	; (8002000 <Usart3_ReceiveData+0x294>)
 8001df4:	f004 fbd2 	bl	800659c <HAL_TIM_PWM_Start>
				DMA_USART3_Tx_Data(Cmd_GetTim, 6);
 8001df8:	2106      	movs	r1, #6
 8001dfa:	4882      	ldr	r0, [pc, #520]	; (8002004 <Usart3_ReceiveData+0x298>)
 8001dfc:	f001 fbc0 	bl	8003580 <DMA_USART3_Tx_Data>
 8001e00:	e161      	b.n	80020c6 <Usart3_ReceiveData+0x35a>
			}else if((USART3_RX_BUF[3] == 0x0) && (USART3_RX_BUF[4] == 0x0) && (USART3_RX_BUF[5] == 0x04) && (USART3_RX_BUF[6] == 0x00)) //
 8001e02:	4b7d      	ldr	r3, [pc, #500]	; (8001ff8 <Usart3_ReceiveData+0x28c>)
 8001e04:	78db      	ldrb	r3, [r3, #3]
 8001e06:	2b00      	cmp	r3, #0
 8001e08:	d113      	bne.n	8001e32 <Usart3_ReceiveData+0xc6>
 8001e0a:	4b7b      	ldr	r3, [pc, #492]	; (8001ff8 <Usart3_ReceiveData+0x28c>)
 8001e0c:	791b      	ldrb	r3, [r3, #4]
 8001e0e:	2b00      	cmp	r3, #0
 8001e10:	d10f      	bne.n	8001e32 <Usart3_ReceiveData+0xc6>
 8001e12:	4b79      	ldr	r3, [pc, #484]	; (8001ff8 <Usart3_ReceiveData+0x28c>)
 8001e14:	795b      	ldrb	r3, [r3, #5]
 8001e16:	2b04      	cmp	r3, #4
 8001e18:	d10b      	bne.n	8001e32 <Usart3_ReceiveData+0xc6>
 8001e1a:	4b77      	ldr	r3, [pc, #476]	; (8001ff8 <Usart3_ReceiveData+0x28c>)
 8001e1c:	799b      	ldrb	r3, [r3, #6]
 8001e1e:	2b00      	cmp	r3, #0
 8001e20:	d107      	bne.n	8001e32 <Usart3_ReceiveData+0xc6>
			{
				Ultrasound_state = STANDBY_STATE;
 8001e22:	4b76      	ldr	r3, [pc, #472]	; (8001ffc <Usart3_ReceiveData+0x290>)
 8001e24:	2202      	movs	r2, #2
 8001e26:	701a      	strb	r2, [r3, #0]

				HAL_TIM_PWM_Stop(&htim4, TIM_CHANNEL_3);
 8001e28:	2108      	movs	r1, #8
 8001e2a:	4875      	ldr	r0, [pc, #468]	; (8002000 <Usart3_ReceiveData+0x294>)
 8001e2c:	f004 fc58 	bl	80066e0 <HAL_TIM_PWM_Stop>
 8001e30:	e149      	b.n	80020c6 <Usart3_ReceiveData+0x35a>
			}else if(USART3_RX_BUF[3] == 0xBC) //
 8001e32:	4b71      	ldr	r3, [pc, #452]	; (8001ff8 <Usart3_ReceiveData+0x28c>)
 8001e34:	78db      	ldrb	r3, [r3, #3]
 8001e36:	2bbc      	cmp	r3, #188	; 0xbc
 8001e38:	f040 8106 	bne.w	8002048 <Usart3_ReceiveData+0x2dc>
			{
				if(USART3_RX_BUF[6] == 0x10)
 8001e3c:	4b6e      	ldr	r3, [pc, #440]	; (8001ff8 <Usart3_ReceiveData+0x28c>)
 8001e3e:	799b      	ldrb	r3, [r3, #6]
 8001e40:	2b10      	cmp	r3, #16
 8001e42:	d108      	bne.n	8001e56 <Usart3_ReceiveData+0xea>
				{
					LockOn_ParamFlg = 0x01;
 8001e44:	4b70      	ldr	r3, [pc, #448]	; (8002008 <Usart3_ReceiveData+0x29c>)
 8001e46:	2201      	movs	r2, #1
 8001e48:	701a      	strb	r2, [r3, #0]
					STMFLASH_Write(FLASH_SLAVE_LOCKFLG,(uint16_t*)(&LockOn_ParamFlg),1);
 8001e4a:	2201      	movs	r2, #1
 8001e4c:	496e      	ldr	r1, [pc, #440]	; (8002008 <Usart3_ReceiveData+0x29c>)
 8001e4e:	486f      	ldr	r0, [pc, #444]	; (800200c <Usart3_ReceiveData+0x2a0>)
 8001e50:	f000 fd24 	bl	800289c <STMFLASH_Write>
 8001e54:	e137      	b.n	80020c6 <Usart3_ReceiveData+0x35a>
				}else if((USART3_RX_BUF[6] == 0x01) && (LockOn_ParamFlg != 0x01))
 8001e56:	4b68      	ldr	r3, [pc, #416]	; (8001ff8 <Usart3_ReceiveData+0x28c>)
 8001e58:	799b      	ldrb	r3, [r3, #6]
 8001e5a:	2b01      	cmp	r3, #1
 8001e5c:	f040 8133 	bne.w	80020c6 <Usart3_ReceiveData+0x35a>
 8001e60:	4b69      	ldr	r3, [pc, #420]	; (8002008 <Usart3_ReceiveData+0x29c>)
 8001e62:	781b      	ldrb	r3, [r3, #0]
 8001e64:	2b01      	cmp	r3, #1
 8001e66:	f000 812e 	beq.w	80020c6 <Usart3_ReceiveData+0x35a>
				{
					Ultrasound_state = PUASE_STATE;
 8001e6a:	4b64      	ldr	r3, [pc, #400]	; (8001ffc <Usart3_ReceiveData+0x290>)
 8001e6c:	2203      	movs	r2, #3
 8001e6e:	701a      	strb	r2, [r3, #0]
					//Flg
					Change_Paramete_Flg[0] = 0xdddd;
 8001e70:	4b67      	ldr	r3, [pc, #412]	; (8002010 <Usart3_ReceiveData+0x2a4>)
 8001e72:	f64d 52dd 	movw	r2, #56797	; 0xdddd
 8001e76:	801a      	strh	r2, [r3, #0]
					Change_Paramete_Flg[1] = 0xeeee;
 8001e78:	4b65      	ldr	r3, [pc, #404]	; (8002010 <Usart3_ReceiveData+0x2a4>)
 8001e7a:	f64e 62ee 	movw	r2, #61166	; 0xeeee
 8001e7e:	805a      	strh	r2, [r3, #2]
					Change_Paramete_Flg[2] = 0xffff;
 8001e80:	4b63      	ldr	r3, [pc, #396]	; (8002010 <Usart3_ReceiveData+0x2a4>)
 8001e82:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001e86:	809a      	strh	r2, [r3, #4]
					STMFLASH_Write(FLASH_SLAVE_CHANGEFLG,(uint16_t*)(Change_Paramete_Flg),3);
 8001e88:	2203      	movs	r2, #3
 8001e8a:	4961      	ldr	r1, [pc, #388]	; (8002010 <Usart3_ReceiveData+0x2a4>)
 8001e8c:	4861      	ldr	r0, [pc, #388]	; (8002014 <Usart3_ReceiveData+0x2a8>)
 8001e8e:	f000 fd05 	bl	800289c <STMFLASH_Write>

					Ultrasound_Parem_Write_Buff[0] = (uint16_t)USART3_RX_BUF[4];
 8001e92:	4b59      	ldr	r3, [pc, #356]	; (8001ff8 <Usart3_ReceiveData+0x28c>)
 8001e94:	791b      	ldrb	r3, [r3, #4]
 8001e96:	b29a      	uxth	r2, r3
 8001e98:	4b5f      	ldr	r3, [pc, #380]	; (8002018 <Usart3_ReceiveData+0x2ac>)
 8001e9a:	801a      	strh	r2, [r3, #0]
					Ultrasound_Parem_Write_Buff[1] = (uint16_t)USART3_RX_BUF[7];
 8001e9c:	4b56      	ldr	r3, [pc, #344]	; (8001ff8 <Usart3_ReceiveData+0x28c>)
 8001e9e:	79db      	ldrb	r3, [r3, #7]
 8001ea0:	b29a      	uxth	r2, r3
 8001ea2:	4b5d      	ldr	r3, [pc, #372]	; (8002018 <Usart3_ReceiveData+0x2ac>)
 8001ea4:	805a      	strh	r2, [r3, #2]
					Ultrasound_Parem_Write_Buff[2] = (uint16_t)USART3_RX_BUF[5];
 8001ea6:	4b54      	ldr	r3, [pc, #336]	; (8001ff8 <Usart3_ReceiveData+0x28c>)
 8001ea8:	795b      	ldrb	r3, [r3, #5]
 8001eaa:	b29a      	uxth	r2, r3
 8001eac:	4b5a      	ldr	r3, [pc, #360]	; (8002018 <Usart3_ReceiveData+0x2ac>)
 8001eae:	809a      	strh	r2, [r3, #4]

					STMFLASH_Write(FLASH_SLAVE_ULTRAPARAM,(uint16_t*)(&Ultrasound_Parem_Write_Buff),3);
 8001eb0:	2203      	movs	r2, #3
 8001eb2:	4959      	ldr	r1, [pc, #356]	; (8002018 <Usart3_ReceiveData+0x2ac>)
 8001eb4:	4859      	ldr	r0, [pc, #356]	; (800201c <Usart3_ReceiveData+0x2b0>)
 8001eb6:	f000 fcf1 	bl	800289c <STMFLASH_Write>
					STMFLASH_Read(FLASH_SLAVE_ULTRAPARAM,(uint16_t*)(&Ultrasound_Parem_Read_Buff),3);
 8001eba:	2203      	movs	r2, #3
 8001ebc:	4958      	ldr	r1, [pc, #352]	; (8002020 <Usart3_ReceiveData+0x2b4>)
 8001ebe:	4857      	ldr	r0, [pc, #348]	; (800201c <Usart3_ReceiveData+0x2b0>)
 8001ec0:	f000 fda6 	bl	8002a10 <STMFLASH_Read>

					if((Ultrasound_Parem_Write_Buff[0] == Ultrasound_Parem_Read_Buff[0]) && (Ultrasound_Parem_Write_Buff[1] == Ultrasound_Parem_Read_Buff[1])&&(Ultrasound_Parem_Write_Buff[2] == Ultrasound_Parem_Read_Buff[2]))
 8001ec4:	4b54      	ldr	r3, [pc, #336]	; (8002018 <Usart3_ReceiveData+0x2ac>)
 8001ec6:	881a      	ldrh	r2, [r3, #0]
 8001ec8:	4b55      	ldr	r3, [pc, #340]	; (8002020 <Usart3_ReceiveData+0x2b4>)
 8001eca:	881b      	ldrh	r3, [r3, #0]
 8001ecc:	429a      	cmp	r2, r3
 8001ece:	f040 80fa 	bne.w	80020c6 <Usart3_ReceiveData+0x35a>
 8001ed2:	4b51      	ldr	r3, [pc, #324]	; (8002018 <Usart3_ReceiveData+0x2ac>)
 8001ed4:	885a      	ldrh	r2, [r3, #2]
 8001ed6:	4b52      	ldr	r3, [pc, #328]	; (8002020 <Usart3_ReceiveData+0x2b4>)
 8001ed8:	885b      	ldrh	r3, [r3, #2]
 8001eda:	429a      	cmp	r2, r3
 8001edc:	f040 80f3 	bne.w	80020c6 <Usart3_ReceiveData+0x35a>
 8001ee0:	4b4d      	ldr	r3, [pc, #308]	; (8002018 <Usart3_ReceiveData+0x2ac>)
 8001ee2:	889a      	ldrh	r2, [r3, #4]
 8001ee4:	4b4e      	ldr	r3, [pc, #312]	; (8002020 <Usart3_ReceiveData+0x2b4>)
 8001ee6:	889b      	ldrh	r3, [r3, #4]
 8001ee8:	429a      	cmp	r2, r3
 8001eea:	f040 80ec 	bne.w	80020c6 <Usart3_ReceiveData+0x35a>
					{
						Mcu_GpioInit();
 8001eee:	f001 f9bf 	bl	8003270 <Mcu_GpioInit>

						Frequency_Parameter_A = (uint8_t)Ultrasound_Parem_Read_Buff[0];
 8001ef2:	4b4b      	ldr	r3, [pc, #300]	; (8002020 <Usart3_ReceiveData+0x2b4>)
 8001ef4:	881b      	ldrh	r3, [r3, #0]
 8001ef6:	b2da      	uxtb	r2, r3
 8001ef8:	4b4a      	ldr	r3, [pc, #296]	; (8002024 <Usart3_ReceiveData+0x2b8>)
 8001efa:	701a      	strb	r2, [r3, #0]
						Frequency_Parameter_B = (uint8_t)Ultrasound_Parem_Read_Buff[1];
 8001efc:	4b48      	ldr	r3, [pc, #288]	; (8002020 <Usart3_ReceiveData+0x2b4>)
 8001efe:	885b      	ldrh	r3, [r3, #2]
 8001f00:	b2da      	uxtb	r2, r3
 8001f02:	4b49      	ldr	r3, [pc, #292]	; (8002028 <Usart3_ReceiveData+0x2bc>)
 8001f04:	701a      	strb	r2, [r3, #0]
						Vibration_Paramete = (uint8_t)Ultrasound_Parem_Read_Buff[2];
 8001f06:	4b46      	ldr	r3, [pc, #280]	; (8002020 <Usart3_ReceiveData+0x2b4>)
 8001f08:	889b      	ldrh	r3, [r3, #4]
 8001f0a:	b2da      	uxtb	r2, r3
 8001f0c:	4b47      	ldr	r3, [pc, #284]	; (800202c <Usart3_ReceiveData+0x2c0>)
 8001f0e:	701a      	strb	r2, [r3, #0]
						/**1/2 2**/
						u32_frequency_parameter = 2000*(Frequency_Parameter_A+ULTRA_BASE);
 8001f10:	4b44      	ldr	r3, [pc, #272]	; (8002024 <Usart3_ReceiveData+0x2b8>)
 8001f12:	781b      	ldrb	r3, [r3, #0]
 8001f14:	f203 2327 	addw	r3, r3, #551	; 0x227
 8001f18:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 8001f1c:	fb02 f303 	mul.w	r3, r2, r3
 8001f20:	461a      	mov	r2, r3
 8001f22:	4b43      	ldr	r3, [pc, #268]	; (8002030 <Usart3_ReceiveData+0x2c4>)
 8001f24:	601a      	str	r2, [r3, #0]
						AD9833_SetPara(AD9877_Ch_A,AD9833_REG_FREQ0,u32_frequency_parameter,AD9833_REG_PHASE1,2048,AD9833_OUT_TRIANGLE);
 8001f26:	4b42      	ldr	r3, [pc, #264]	; (8002030 <Usart3_ReceiveData+0x2c4>)
 8001f28:	681b      	ldr	r3, [r3, #0]
 8001f2a:	4618      	mov	r0, r3
 8001f2c:	f7fe fa5a 	bl	80003e4 <__aeabi_ui2d>
 8001f30:	4602      	mov	r2, r0
 8001f32:	460b      	mov	r3, r1
 8001f34:	2102      	movs	r1, #2
 8001f36:	9102      	str	r1, [sp, #8]
 8001f38:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001f3c:	9101      	str	r1, [sp, #4]
 8001f3e:	f44f 4160 	mov.w	r1, #57344	; 0xe000
 8001f42:	9100      	str	r1, [sp, #0]
 8001f44:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001f48:	2000      	movs	r0, #0
 8001f4a:	f7ff fa21 	bl	8001390 <AD9833_SetPara>

						u32_frequency_parameter = 2000*(Frequency_Parameter_B+ULTRA_BASE);
 8001f4e:	4b36      	ldr	r3, [pc, #216]	; (8002028 <Usart3_ReceiveData+0x2bc>)
 8001f50:	781b      	ldrb	r3, [r3, #0]
 8001f52:	f203 2327 	addw	r3, r3, #551	; 0x227
 8001f56:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 8001f5a:	fb02 f303 	mul.w	r3, r2, r3
 8001f5e:	461a      	mov	r2, r3
 8001f60:	4b33      	ldr	r3, [pc, #204]	; (8002030 <Usart3_ReceiveData+0x2c4>)
 8001f62:	601a      	str	r2, [r3, #0]
						AD9833_SetPara(AD9877_Ch_B,AD9833_REG_FREQ0,u32_frequency_parameter,AD9833_REG_PHASE1,2048,AD9833_OUT_TRIANGLE);
 8001f64:	4b32      	ldr	r3, [pc, #200]	; (8002030 <Usart3_ReceiveData+0x2c4>)
 8001f66:	681b      	ldr	r3, [r3, #0]
 8001f68:	4618      	mov	r0, r3
 8001f6a:	f7fe fa3b 	bl	80003e4 <__aeabi_ui2d>
 8001f6e:	4602      	mov	r2, r0
 8001f70:	460b      	mov	r3, r1
 8001f72:	2102      	movs	r1, #2
 8001f74:	9102      	str	r1, [sp, #8]
 8001f76:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001f7a:	9101      	str	r1, [sp, #4]
 8001f7c:	f44f 4160 	mov.w	r1, #57344	; 0xe000
 8001f80:	9100      	str	r1, [sp, #0]
 8001f82:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001f86:	2001      	movs	r0, #1
 8001f88:	f7ff fa02 	bl	8001390 <AD9833_SetPara>

						//72000000/(72 * 4167)  240Hz   = 3.3 * 55 / 100
						u32_vibration_parameter = Vibration_Paramete * MOTOR_BASE;
 8001f8c:	4b27      	ldr	r3, [pc, #156]	; (800202c <Usart3_ReceiveData+0x2c0>)
 8001f8e:	781b      	ldrb	r3, [r3, #0]
 8001f90:	461a      	mov	r2, r3
 8001f92:	23d8      	movs	r3, #216	; 0xd8
 8001f94:	fb02 f303 	mul.w	r3, r2, r3
 8001f98:	461a      	mov	r2, r3
 8001f9a:	4b26      	ldr	r3, [pc, #152]	; (8002034 <Usart3_ReceiveData+0x2c8>)
 8001f9c:	601a      	str	r2, [r3, #0]

						Comd_funparameter_txbuffer[2] = 0X21;
 8001f9e:	4b26      	ldr	r3, [pc, #152]	; (8002038 <Usart3_ReceiveData+0x2cc>)
 8001fa0:	2221      	movs	r2, #33	; 0x21
 8001fa2:	709a      	strb	r2, [r3, #2]
						Comd_funparameter_txbuffer[4] = Frequency_Parameter_A;
 8001fa4:	4b1f      	ldr	r3, [pc, #124]	; (8002024 <Usart3_ReceiveData+0x2b8>)
 8001fa6:	781a      	ldrb	r2, [r3, #0]
 8001fa8:	4b23      	ldr	r3, [pc, #140]	; (8002038 <Usart3_ReceiveData+0x2cc>)
 8001faa:	711a      	strb	r2, [r3, #4]
						Comd_funparameter_txbuffer[5] = Vibration_Paramete;
 8001fac:	4b1f      	ldr	r3, [pc, #124]	; (800202c <Usart3_ReceiveData+0x2c0>)
 8001fae:	781a      	ldrb	r2, [r3, #0]
 8001fb0:	4b21      	ldr	r3, [pc, #132]	; (8002038 <Usart3_ReceiveData+0x2cc>)
 8001fb2:	715a      	strb	r2, [r3, #5]
						Comd_funparameter_txbuffer[6] = Frequency_Parameter_B;
 8001fb4:	4b1c      	ldr	r3, [pc, #112]	; (8002028 <Usart3_ReceiveData+0x2bc>)
 8001fb6:	781a      	ldrb	r2, [r3, #0]
 8001fb8:	4b1f      	ldr	r3, [pc, #124]	; (8002038 <Usart3_ReceiveData+0x2cc>)
 8001fba:	719a      	strb	r2, [r3, #6]

						Comd_funparameter_Frequency_txbuffer_A = Frequency_Parameter_A;
 8001fbc:	4b19      	ldr	r3, [pc, #100]	; (8002024 <Usart3_ReceiveData+0x2b8>)
 8001fbe:	781a      	ldrb	r2, [r3, #0]
 8001fc0:	4b1e      	ldr	r3, [pc, #120]	; (800203c <Usart3_ReceiveData+0x2d0>)
 8001fc2:	701a      	strb	r2, [r3, #0]
						Comd_funparameter_Frequency_txbuffer_B = Frequency_Parameter_B;
 8001fc4:	4b18      	ldr	r3, [pc, #96]	; (8002028 <Usart3_ReceiveData+0x2bc>)
 8001fc6:	781a      	ldrb	r2, [r3, #0]
 8001fc8:	4b1d      	ldr	r3, [pc, #116]	; (8002040 <Usart3_ReceiveData+0x2d4>)
 8001fca:	701a      	strb	r2, [r3, #0]
						Comd_funparameter_Vibration_txbuffer = Vibration_Paramete;
 8001fcc:	4b17      	ldr	r3, [pc, #92]	; (800202c <Usart3_ReceiveData+0x2c0>)
 8001fce:	781a      	ldrb	r2, [r3, #0]
 8001fd0:	4b1c      	ldr	r3, [pc, #112]	; (8002044 <Usart3_ReceiveData+0x2d8>)
 8001fd2:	701a      	strb	r2, [r3, #0]

						DMA_USART3_Tx_Data(Comd_funparameter_txbuffer, 14);
 8001fd4:	210e      	movs	r1, #14
 8001fd6:	4818      	ldr	r0, [pc, #96]	; (8002038 <Usart3_ReceiveData+0x2cc>)
 8001fd8:	f001 fad2 	bl	8003580 <DMA_USART3_Tx_Data>
						HAL_Delay(2);
 8001fdc:	2002      	movs	r0, #2
 8001fde:	f002 f815 	bl	800400c <HAL_Delay>
						DMA_USART3_Tx_Data(Comd_funparameter_txbuffer, 14);
 8001fe2:	210e      	movs	r1, #14
 8001fe4:	4814      	ldr	r0, [pc, #80]	; (8002038 <Usart3_ReceiveData+0x2cc>)
 8001fe6:	f001 facb 	bl	8003580 <DMA_USART3_Tx_Data>

						HAL_TIM_PWM_Stop(&htim4, TIM_CHANNEL_3);
 8001fea:	2108      	movs	r1, #8
 8001fec:	4804      	ldr	r0, [pc, #16]	; (8002000 <Usart3_ReceiveData+0x294>)
 8001fee:	f004 fb77 	bl	80066e0 <HAL_TIM_PWM_Stop>
 8001ff2:	e068      	b.n	80020c6 <Usart3_ReceiveData+0x35a>
 8001ff4:	2000086d 	.word	0x2000086d
 8001ff8:	200007ec 	.word	0x200007ec
 8001ffc:	20000316 	.word	0x20000316
 8002000:	20000a70 	.word	0x20000a70
 8002004:	20000054 	.word	0x20000054
 8002008:	2000035c 	.word	0x2000035c
 800200c:	0800f800 	.word	0x0800f800
 8002010:	20000318 	.word	0x20000318
 8002014:	0800f000 	.word	0x0800f000
 8002018:	20000328 	.word	0x20000328
 800201c:	0800fc00 	.word	0x0800fc00
 8002020:	20000320 	.word	0x20000320
 8002024:	2000032e 	.word	0x2000032e
 8002028:	2000032f 	.word	0x2000032f
 800202c:	20000330 	.word	0x20000330
 8002030:	20000334 	.word	0x20000334
 8002034:	20000338 	.word	0x20000338
 8002038:	2000003c 	.word	0x2000003c
 800203c:	20000331 	.word	0x20000331
 8002040:	20000332 	.word	0x20000332
 8002044:	20000333 	.word	0x20000333
					}
				}else
				{}

			}else if((USART3_RX_BUF[3] == 0xBD) && (USART3_RX_BUF[4] == 0xF9)) //
 8002048:	4b6c      	ldr	r3, [pc, #432]	; (80021fc <Usart3_ReceiveData+0x490>)
 800204a:	78db      	ldrb	r3, [r3, #3]
 800204c:	2bbd      	cmp	r3, #189	; 0xbd
 800204e:	d13a      	bne.n	80020c6 <Usart3_ReceiveData+0x35a>
 8002050:	4b6a      	ldr	r3, [pc, #424]	; (80021fc <Usart3_ReceiveData+0x490>)
 8002052:	791b      	ldrb	r3, [r3, #4]
 8002054:	2bf9      	cmp	r3, #249	; 0xf9
 8002056:	d136      	bne.n	80020c6 <Usart3_ReceiveData+0x35a>
			{
				duty_cycle_count = USART3_RX_BUF[5];
 8002058:	4b68      	ldr	r3, [pc, #416]	; (80021fc <Usart3_ReceiveData+0x490>)
 800205a:	795a      	ldrb	r2, [r3, #5]
 800205c:	4b68      	ldr	r3, [pc, #416]	; (8002200 <Usart3_ReceiveData+0x494>)
 800205e:	701a      	strb	r2, [r3, #0]
				duty_tim = (((uint16_t)USART3_RX_BUF[6] << 8) | (uint16_t)USART3_RX_BUF[7]);
 8002060:	4b66      	ldr	r3, [pc, #408]	; (80021fc <Usart3_ReceiveData+0x490>)
 8002062:	799b      	ldrb	r3, [r3, #6]
 8002064:	021b      	lsls	r3, r3, #8
 8002066:	b21a      	sxth	r2, r3
 8002068:	4b64      	ldr	r3, [pc, #400]	; (80021fc <Usart3_ReceiveData+0x490>)
 800206a:	79db      	ldrb	r3, [r3, #7]
 800206c:	b21b      	sxth	r3, r3
 800206e:	4313      	orrs	r3, r2
 8002070:	b21b      	sxth	r3, r3
 8002072:	b29a      	uxth	r2, r3
 8002074:	4b63      	ldr	r3, [pc, #396]	; (8002204 <Usart3_ReceiveData+0x498>)
 8002076:	801a      	strh	r2, [r3, #0]

				if(duty_cycle_count == 0x64)
 8002078:	4b61      	ldr	r3, [pc, #388]	; (8002200 <Usart3_ReceiveData+0x494>)
 800207a:	781b      	ldrb	r3, [r3, #0]
 800207c:	2b64      	cmp	r3, #100	; 0x64
 800207e:	d102      	bne.n	8002086 <Usart3_ReceiveData+0x31a>
				{
					duty_cycle_count = 0x65;
 8002080:	4b5f      	ldr	r3, [pc, #380]	; (8002200 <Usart3_ReceiveData+0x494>)
 8002082:	2265      	movs	r2, #101	; 0x65
 8002084:	701a      	strb	r2, [r3, #0]
				}

				if((duty_cycle_count == (uint8_t)FreqAdjustParam[0]) && (duty_tim == FreqAdjustParam[1]))
 8002086:	4b60      	ldr	r3, [pc, #384]	; (8002208 <Usart3_ReceiveData+0x49c>)
 8002088:	881b      	ldrh	r3, [r3, #0]
 800208a:	b2da      	uxtb	r2, r3
 800208c:	4b5c      	ldr	r3, [pc, #368]	; (8002200 <Usart3_ReceiveData+0x494>)
 800208e:	781b      	ldrb	r3, [r3, #0]
 8002090:	429a      	cmp	r2, r3
 8002092:	d105      	bne.n	80020a0 <Usart3_ReceiveData+0x334>
 8002094:	4b5c      	ldr	r3, [pc, #368]	; (8002208 <Usart3_ReceiveData+0x49c>)
 8002096:	885a      	ldrh	r2, [r3, #2]
 8002098:	4b5a      	ldr	r3, [pc, #360]	; (8002204 <Usart3_ReceiveData+0x498>)
 800209a:	881b      	ldrh	r3, [r3, #0]
 800209c:	429a      	cmp	r2, r3
 800209e:	d012      	beq.n	80020c6 <Usart3_ReceiveData+0x35a>
				{

				}else
				{
					FreqAdjustParam[0] = (uint16_t)duty_cycle_count;
 80020a0:	4b57      	ldr	r3, [pc, #348]	; (8002200 <Usart3_ReceiveData+0x494>)
 80020a2:	781b      	ldrb	r3, [r3, #0]
 80020a4:	b29a      	uxth	r2, r3
 80020a6:	4b58      	ldr	r3, [pc, #352]	; (8002208 <Usart3_ReceiveData+0x49c>)
 80020a8:	801a      	strh	r2, [r3, #0]
					FreqAdjustParam[1] = duty_tim;
 80020aa:	4b56      	ldr	r3, [pc, #344]	; (8002204 <Usart3_ReceiveData+0x498>)
 80020ac:	881a      	ldrh	r2, [r3, #0]
 80020ae:	4b56      	ldr	r3, [pc, #344]	; (8002208 <Usart3_ReceiveData+0x49c>)
 80020b0:	805a      	strh	r2, [r3, #2]
					SetPWMDutyCycleAndFrequency(duty_tim);
 80020b2:	4b54      	ldr	r3, [pc, #336]	; (8002204 <Usart3_ReceiveData+0x498>)
 80020b4:	881b      	ldrh	r3, [r3, #0]
 80020b6:	4618      	mov	r0, r3
 80020b8:	f000 fb22 	bl	8002700 <SetPWMDutyCycleAndFrequency>
					STMFLASH_Write(FLASH_SLAVE_ADJUST,FreqAdjustParam,2);
 80020bc:	2202      	movs	r2, #2
 80020be:	4952      	ldr	r1, [pc, #328]	; (8002208 <Usart3_ReceiveData+0x49c>)
 80020c0:	4852      	ldr	r0, [pc, #328]	; (800220c <Usart3_ReceiveData+0x4a0>)
 80020c2:	f000 fbeb 	bl	800289c <STMFLASH_Write>
			{
			}
		}

		/** **/
		if((USART3_RX_BUF[0] == 0xEE) && (USART3_RX_BUF[1] == 0xB5) && (USART3_RX_BUF[2] == 0x11) && (USART3_RX_BUF[12] == 0xFF) && (USART3_RX_BUF[13] == 0xFC) && (USART3_RX_BUF[14] == 0xFF) && (USART3_RX_BUF[15] == 0xFF))
 80020c6:	4b4d      	ldr	r3, [pc, #308]	; (80021fc <Usart3_ReceiveData+0x490>)
 80020c8:	781b      	ldrb	r3, [r3, #0]
 80020ca:	2bee      	cmp	r3, #238	; 0xee
 80020cc:	d166      	bne.n	800219c <Usart3_ReceiveData+0x430>
 80020ce:	4b4b      	ldr	r3, [pc, #300]	; (80021fc <Usart3_ReceiveData+0x490>)
 80020d0:	785b      	ldrb	r3, [r3, #1]
 80020d2:	2bb5      	cmp	r3, #181	; 0xb5
 80020d4:	d162      	bne.n	800219c <Usart3_ReceiveData+0x430>
 80020d6:	4b49      	ldr	r3, [pc, #292]	; (80021fc <Usart3_ReceiveData+0x490>)
 80020d8:	789b      	ldrb	r3, [r3, #2]
 80020da:	2b11      	cmp	r3, #17
 80020dc:	d15e      	bne.n	800219c <Usart3_ReceiveData+0x430>
 80020de:	4b47      	ldr	r3, [pc, #284]	; (80021fc <Usart3_ReceiveData+0x490>)
 80020e0:	7b1b      	ldrb	r3, [r3, #12]
 80020e2:	2bff      	cmp	r3, #255	; 0xff
 80020e4:	d15a      	bne.n	800219c <Usart3_ReceiveData+0x430>
 80020e6:	4b45      	ldr	r3, [pc, #276]	; (80021fc <Usart3_ReceiveData+0x490>)
 80020e8:	7b5b      	ldrb	r3, [r3, #13]
 80020ea:	2bfc      	cmp	r3, #252	; 0xfc
 80020ec:	d156      	bne.n	800219c <Usart3_ReceiveData+0x430>
 80020ee:	4b43      	ldr	r3, [pc, #268]	; (80021fc <Usart3_ReceiveData+0x490>)
 80020f0:	7b9b      	ldrb	r3, [r3, #14]
 80020f2:	2bff      	cmp	r3, #255	; 0xff
 80020f4:	d152      	bne.n	800219c <Usart3_ReceiveData+0x430>
 80020f6:	4b41      	ldr	r3, [pc, #260]	; (80021fc <Usart3_ReceiveData+0x490>)
 80020f8:	7bdb      	ldrb	r3, [r3, #15]
 80020fa:	2bff      	cmp	r3, #255	; 0xff
 80020fc:	d14e      	bne.n	800219c <Usart3_ReceiveData+0x430>
		{
			if((USART3_RX_BUF[3] == 0x0) && (USART3_RX_BUF[4] == 0x0) && (USART3_RX_BUF[5] == 0x00) && (USART3_RX_BUF[6] == 0x0B))   //
 80020fe:	4b3f      	ldr	r3, [pc, #252]	; (80021fc <Usart3_ReceiveData+0x490>)
 8002100:	78db      	ldrb	r3, [r3, #3]
 8002102:	2b00      	cmp	r3, #0
 8002104:	d130      	bne.n	8002168 <Usart3_ReceiveData+0x3fc>
 8002106:	4b3d      	ldr	r3, [pc, #244]	; (80021fc <Usart3_ReceiveData+0x490>)
 8002108:	791b      	ldrb	r3, [r3, #4]
 800210a:	2b00      	cmp	r3, #0
 800210c:	d12c      	bne.n	8002168 <Usart3_ReceiveData+0x3fc>
 800210e:	4b3b      	ldr	r3, [pc, #236]	; (80021fc <Usart3_ReceiveData+0x490>)
 8002110:	795b      	ldrb	r3, [r3, #5]
 8002112:	2b00      	cmp	r3, #0
 8002114:	d128      	bne.n	8002168 <Usart3_ReceiveData+0x3fc>
 8002116:	4b39      	ldr	r3, [pc, #228]	; (80021fc <Usart3_ReceiveData+0x490>)
 8002118:	799b      	ldrb	r3, [r3, #6]
 800211a:	2b0b      	cmp	r3, #11
 800211c:	d124      	bne.n	8002168 <Usart3_ReceiveData+0x3fc>
			{
				ultrasound_standby_time = 0;
 800211e:	4b3c      	ldr	r3, [pc, #240]	; (8002210 <Usart3_ReceiveData+0x4a4>)
 8002120:	2200      	movs	r2, #0
 8002122:	601a      	str	r2, [r3, #0]
				Ultrasound_state = PUASE_STATE;
 8002124:	4b3b      	ldr	r3, [pc, #236]	; (8002214 <Usart3_ReceiveData+0x4a8>)
 8002126:	2203      	movs	r2, #3
 8002128:	701a      	strb	r2, [r3, #0]

				Comd_funparameter_txbuffer[2] = 0x13;
 800212a:	4b3b      	ldr	r3, [pc, #236]	; (8002218 <Usart3_ReceiveData+0x4ac>)
 800212c:	2213      	movs	r2, #19
 800212e:	709a      	strb	r2, [r3, #2]
				Comd_funparameter_txbuffer[4] = Comd_funparameter_Frequency_txbuffer_A;
 8002130:	4b3a      	ldr	r3, [pc, #232]	; (800221c <Usart3_ReceiveData+0x4b0>)
 8002132:	781a      	ldrb	r2, [r3, #0]
 8002134:	4b38      	ldr	r3, [pc, #224]	; (8002218 <Usart3_ReceiveData+0x4ac>)
 8002136:	711a      	strb	r2, [r3, #4]
				Comd_funparameter_txbuffer[5] = Comd_funparameter_Vibration_txbuffer;
 8002138:	4b39      	ldr	r3, [pc, #228]	; (8002220 <Usart3_ReceiveData+0x4b4>)
 800213a:	781a      	ldrb	r2, [r3, #0]
 800213c:	4b36      	ldr	r3, [pc, #216]	; (8002218 <Usart3_ReceiveData+0x4ac>)
 800213e:	715a      	strb	r2, [r3, #5]
				Comd_funparameter_txbuffer[6] = Comd_funparameter_Frequency_txbuffer_B;
 8002140:	4b38      	ldr	r3, [pc, #224]	; (8002224 <Usart3_ReceiveData+0x4b8>)
 8002142:	781a      	ldrb	r2, [r3, #0]
 8002144:	4b34      	ldr	r3, [pc, #208]	; (8002218 <Usart3_ReceiveData+0x4ac>)
 8002146:	719a      	strb	r2, [r3, #6]
				DMA_USART3_Tx_Data(Comd_funparameter_txbuffer, 14);
 8002148:	210e      	movs	r1, #14
 800214a:	4833      	ldr	r0, [pc, #204]	; (8002218 <Usart3_ReceiveData+0x4ac>)
 800214c:	f001 fa18 	bl	8003580 <DMA_USART3_Tx_Data>
				HAL_Delay(2);
 8002150:	2002      	movs	r0, #2
 8002152:	f001 ff5b 	bl	800400c <HAL_Delay>
				DMA_USART3_Tx_Data(Comd_funparameter_txbuffer, 14);
 8002156:	210e      	movs	r1, #14
 8002158:	482f      	ldr	r0, [pc, #188]	; (8002218 <Usart3_ReceiveData+0x4ac>)
 800215a:	f001 fa11 	bl	8003580 <DMA_USART3_Tx_Data>

				HAL_TIM_PWM_Stop(&htim4, TIM_CHANNEL_3);
 800215e:	2108      	movs	r1, #8
 8002160:	4831      	ldr	r0, [pc, #196]	; (8002228 <Usart3_ReceiveData+0x4bc>)
 8002162:	f004 fabd 	bl	80066e0 <HAL_TIM_PWM_Stop>
 8002166:	e019      	b.n	800219c <Usart3_ReceiveData+0x430>
			}else if((USART3_RX_BUF[3] == 0x0) && (USART3_RX_BUF[4] == 0x0A) && (USART3_RX_BUF[5] == 0x00) && (USART3_RX_BUF[6] == 0x06)) //
 8002168:	4b24      	ldr	r3, [pc, #144]	; (80021fc <Usart3_ReceiveData+0x490>)
 800216a:	78db      	ldrb	r3, [r3, #3]
 800216c:	2b00      	cmp	r3, #0
 800216e:	d115      	bne.n	800219c <Usart3_ReceiveData+0x430>
 8002170:	4b22      	ldr	r3, [pc, #136]	; (80021fc <Usart3_ReceiveData+0x490>)
 8002172:	791b      	ldrb	r3, [r3, #4]
 8002174:	2b0a      	cmp	r3, #10
 8002176:	d111      	bne.n	800219c <Usart3_ReceiveData+0x430>
 8002178:	4b20      	ldr	r3, [pc, #128]	; (80021fc <Usart3_ReceiveData+0x490>)
 800217a:	795b      	ldrb	r3, [r3, #5]
 800217c:	2b00      	cmp	r3, #0
 800217e:	d10d      	bne.n	800219c <Usart3_ReceiveData+0x430>
 8002180:	4b1e      	ldr	r3, [pc, #120]	; (80021fc <Usart3_ReceiveData+0x490>)
 8002182:	799b      	ldrb	r3, [r3, #6]
 8002184:	2b06      	cmp	r3, #6
 8002186:	d109      	bne.n	800219c <Usart3_ReceiveData+0x430>
			{
				ultrasound_standby_time = 0;
 8002188:	4b21      	ldr	r3, [pc, #132]	; (8002210 <Usart3_ReceiveData+0x4a4>)
 800218a:	2200      	movs	r2, #0
 800218c:	601a      	str	r2, [r3, #0]
				Ultrasound_state = STANDBY_STATE;
 800218e:	4b21      	ldr	r3, [pc, #132]	; (8002214 <Usart3_ReceiveData+0x4a8>)
 8002190:	2202      	movs	r2, #2
 8002192:	701a      	strb	r2, [r3, #0]

				HAL_TIM_PWM_Stop(&htim4, TIM_CHANNEL_3);
 8002194:	2108      	movs	r1, #8
 8002196:	4824      	ldr	r0, [pc, #144]	; (8002228 <Usart3_ReceiveData+0x4bc>)
 8002198:	f004 faa2 	bl	80066e0 <HAL_TIM_PWM_Stop>
			}
		}

		if((USART3_RX_BUF[0] == 0xEE) && (USART3_RX_BUF[1] == 0xF7) && (USART3_RX_BUF[9] == 0xFF) && (USART3_RX_BUF[10] == 0xFC) && (USART3_RX_BUF[11] == 0xFF) && (USART3_RX_BUF[12] == 0xFF))
 800219c:	4b17      	ldr	r3, [pc, #92]	; (80021fc <Usart3_ReceiveData+0x490>)
 800219e:	781b      	ldrb	r3, [r3, #0]
 80021a0:	2bee      	cmp	r3, #238	; 0xee
 80021a2:	d127      	bne.n	80021f4 <Usart3_ReceiveData+0x488>
 80021a4:	4b15      	ldr	r3, [pc, #84]	; (80021fc <Usart3_ReceiveData+0x490>)
 80021a6:	785b      	ldrb	r3, [r3, #1]
 80021a8:	2bf7      	cmp	r3, #247	; 0xf7
 80021aa:	d123      	bne.n	80021f4 <Usart3_ReceiveData+0x488>
 80021ac:	4b13      	ldr	r3, [pc, #76]	; (80021fc <Usart3_ReceiveData+0x490>)
 80021ae:	7a5b      	ldrb	r3, [r3, #9]
 80021b0:	2bff      	cmp	r3, #255	; 0xff
 80021b2:	d11f      	bne.n	80021f4 <Usart3_ReceiveData+0x488>
 80021b4:	4b11      	ldr	r3, [pc, #68]	; (80021fc <Usart3_ReceiveData+0x490>)
 80021b6:	7a9b      	ldrb	r3, [r3, #10]
 80021b8:	2bfc      	cmp	r3, #252	; 0xfc
 80021ba:	d11b      	bne.n	80021f4 <Usart3_ReceiveData+0x488>
 80021bc:	4b0f      	ldr	r3, [pc, #60]	; (80021fc <Usart3_ReceiveData+0x490>)
 80021be:	7adb      	ldrb	r3, [r3, #11]
 80021c0:	2bff      	cmp	r3, #255	; 0xff
 80021c2:	d117      	bne.n	80021f4 <Usart3_ReceiveData+0x488>
 80021c4:	4b0d      	ldr	r3, [pc, #52]	; (80021fc <Usart3_ReceiveData+0x490>)
 80021c6:	7b1b      	ldrb	r3, [r3, #12]
 80021c8:	2bff      	cmp	r3, #255	; 0xff
 80021ca:	d113      	bne.n	80021f4 <Usart3_ReceiveData+0x488>
		{
			Start_Time.Year = USART3_RX_BUF[2];
 80021cc:	4b0b      	ldr	r3, [pc, #44]	; (80021fc <Usart3_ReceiveData+0x490>)
 80021ce:	789a      	ldrb	r2, [r3, #2]
 80021d0:	4b16      	ldr	r3, [pc, #88]	; (800222c <Usart3_ReceiveData+0x4c0>)
 80021d2:	701a      	strb	r2, [r3, #0]
			Start_Time.Mon = USART3_RX_BUF[3];
 80021d4:	4b09      	ldr	r3, [pc, #36]	; (80021fc <Usart3_ReceiveData+0x490>)
 80021d6:	78da      	ldrb	r2, [r3, #3]
 80021d8:	4b14      	ldr	r3, [pc, #80]	; (800222c <Usart3_ReceiveData+0x4c0>)
 80021da:	705a      	strb	r2, [r3, #1]
			Start_Time.Day = USART3_RX_BUF[5];
 80021dc:	4b07      	ldr	r3, [pc, #28]	; (80021fc <Usart3_ReceiveData+0x490>)
 80021de:	795a      	ldrb	r2, [r3, #5]
 80021e0:	4b12      	ldr	r3, [pc, #72]	; (800222c <Usart3_ReceiveData+0x4c0>)
 80021e2:	709a      	strb	r2, [r3, #2]
			Start_Time.Hour = USART3_RX_BUF[6];
 80021e4:	4b05      	ldr	r3, [pc, #20]	; (80021fc <Usart3_ReceiveData+0x490>)
 80021e6:	799a      	ldrb	r2, [r3, #6]
 80021e8:	4b10      	ldr	r3, [pc, #64]	; (800222c <Usart3_ReceiveData+0x4c0>)
 80021ea:	70da      	strb	r2, [r3, #3]
			Start_Time.Min = USART3_RX_BUF[7];
 80021ec:	4b03      	ldr	r3, [pc, #12]	; (80021fc <Usart3_ReceiveData+0x490>)
 80021ee:	79da      	ldrb	r2, [r3, #7]
 80021f0:	4b0e      	ldr	r3, [pc, #56]	; (800222c <Usart3_ReceiveData+0x4c0>)
 80021f2:	711a      	strb	r2, [r3, #4]
		}
	}
}
 80021f4:	bf00      	nop
 80021f6:	46bd      	mov	sp, r7
 80021f8:	bd80      	pop	{r7, pc}
 80021fa:	bf00      	nop
 80021fc:	200007ec 	.word	0x200007ec
 8002200:	2000004a 	.word	0x2000004a
 8002204:	2000004c 	.word	0x2000004c
 8002208:	20000368 	.word	0x20000368
 800220c:	0800ec00 	.word	0x0800ec00
 8002210:	2000097c 	.word	0x2000097c
 8002214:	20000316 	.word	0x20000316
 8002218:	2000003c 	.word	0x2000003c
 800221c:	20000331 	.word	0x20000331
 8002220:	20000333 	.word	0x20000333
 8002224:	20000332 	.word	0x20000332
 8002228:	20000a70 	.word	0x20000a70
 800222c:	20000350 	.word	0x20000350

08002230 <Ultra_FourStates>:
 * @param   none
 * @retval  none
 * @func	
 */
void Ultra_FourStates(void)
{
 8002230:	b580      	push	{r7, lr}
 8002232:	b082      	sub	sp, #8
 8002234:	af00      	add	r7, sp, #0
	static uint8_t BatteryChFlg = 0;
	static uint32_t old_tick = 0;
	uint32_t new_tick = 0;
 8002236:	2300      	movs	r3, #0
 8002238:	607b      	str	r3, [r7, #4]

	if(process_flag == 1)
 800223a:	4b99      	ldr	r3, [pc, #612]	; (80024a0 <Ultra_FourStates+0x270>)
 800223c:	781b      	ldrb	r3, [r3, #0]
 800223e:	2b01      	cmp	r3, #1
 8002240:	d154      	bne.n	80022ec <Ultra_FourStates+0xbc>
	{
		process_flag = 0;
 8002242:	4b97      	ldr	r3, [pc, #604]	; (80024a0 <Ultra_FourStates+0x270>)
 8002244:	2200      	movs	r2, #0
 8002246:	701a      	strb	r2, [r3, #0]

		if(battery_level_state < boost_battery_level1)
 8002248:	4b96      	ldr	r3, [pc, #600]	; (80024a4 <Ultra_FourStates+0x274>)
 800224a:	781b      	ldrb	r3, [r3, #0]
 800224c:	2b05      	cmp	r3, #5
 800224e:	d820      	bhi.n	8002292 <Ultra_FourStates+0x62>

#else
			Ultrasound_state = CHARGE_STATE;
#endif

			new_tick = HAL_GetTick();
 8002250:	f001 fed2 	bl	8003ff8 <HAL_GetTick>
 8002254:	6078      	str	r0, [r7, #4]
			if((new_tick - old_tick) > 1000)
 8002256:	4b94      	ldr	r3, [pc, #592]	; (80024a8 <Ultra_FourStates+0x278>)
 8002258:	681b      	ldr	r3, [r3, #0]
 800225a:	687a      	ldr	r2, [r7, #4]
 800225c:	1ad3      	subs	r3, r2, r3
 800225e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8002262:	d905      	bls.n	8002270 <Ultra_FourStates+0x40>
			{
				old_tick = new_tick;
 8002264:	4a90      	ldr	r2, [pc, #576]	; (80024a8 <Ultra_FourStates+0x278>)
 8002266:	687b      	ldr	r3, [r7, #4]
 8002268:	6013      	str	r3, [r2, #0]
				BatteryChFlg = 1;
 800226a:	4b90      	ldr	r3, [pc, #576]	; (80024ac <Ultra_FourStates+0x27c>)
 800226c:	2201      	movs	r2, #1
 800226e:	701a      	strb	r2, [r3, #0]
			}

			if((BatteryChFlg == 1) && (PowerFlg == 0))
 8002270:	4b8e      	ldr	r3, [pc, #568]	; (80024ac <Ultra_FourStates+0x27c>)
 8002272:	781b      	ldrb	r3, [r3, #0]
 8002274:	2b01      	cmp	r3, #1
 8002276:	d119      	bne.n	80022ac <Ultra_FourStates+0x7c>
 8002278:	4b8d      	ldr	r3, [pc, #564]	; (80024b0 <Ultra_FourStates+0x280>)
 800227a:	881b      	ldrh	r3, [r3, #0]
 800227c:	2b00      	cmp	r3, #0
 800227e:	d115      	bne.n	80022ac <Ultra_FourStates+0x7c>
			{
				PowerFlg = 1;
 8002280:	4b8b      	ldr	r3, [pc, #556]	; (80024b0 <Ultra_FourStates+0x280>)
 8002282:	2201      	movs	r2, #1
 8002284:	801a      	strh	r2, [r3, #0]
				STMFLASH_Write(FLASH_SLAVE_SHUNTDOWM,&PowerFlg,1);
 8002286:	2201      	movs	r2, #1
 8002288:	4989      	ldr	r1, [pc, #548]	; (80024b0 <Ultra_FourStates+0x280>)
 800228a:	488a      	ldr	r0, [pc, #552]	; (80024b4 <Ultra_FourStates+0x284>)
 800228c:	f000 fb06 	bl	800289c <STMFLASH_Write>
 8002290:	e00c      	b.n	80022ac <Ultra_FourStates+0x7c>
			}
		}else
		{
			if(BatteryChFlg == 0x01)
 8002292:	4b86      	ldr	r3, [pc, #536]	; (80024ac <Ultra_FourStates+0x27c>)
 8002294:	781b      	ldrb	r3, [r3, #0]
 8002296:	2b01      	cmp	r3, #1
 8002298:	d102      	bne.n	80022a0 <Ultra_FourStates+0x70>
			{
				Ultrasound_state = CLOSE_STATE;
 800229a:	4b87      	ldr	r3, [pc, #540]	; (80024b8 <Ultra_FourStates+0x288>)
 800229c:	2205      	movs	r2, #5
 800229e:	701a      	strb	r2, [r3, #0]
			}
			new_tick = HAL_GetTick();
 80022a0:	f001 feaa 	bl	8003ff8 <HAL_GetTick>
 80022a4:	6078      	str	r0, [r7, #4]
			old_tick = new_tick;
 80022a6:	4a80      	ldr	r2, [pc, #512]	; (80024a8 <Ultra_FourStates+0x278>)
 80022a8:	687b      	ldr	r3, [r7, #4]
 80022aa:	6013      	str	r3, [r2, #0]
		}
		if((receive_battery_state_data & 0x80) == 0x80)
 80022ac:	4b83      	ldr	r3, [pc, #524]	; (80024bc <Ultra_FourStates+0x28c>)
 80022ae:	781b      	ldrb	r3, [r3, #0]
 80022b0:	b25b      	sxtb	r3, r3
 80022b2:	2b00      	cmp	r3, #0
 80022b4:	da1a      	bge.n	80022ec <Ultra_FourStates+0xbc>
		{
			if(battery_adc_value1 <= 3200)   //3.2V
 80022b6:	4b82      	ldr	r3, [pc, #520]	; (80024c0 <Ultra_FourStates+0x290>)
 80022b8:	881b      	ldrh	r3, [r3, #0]
 80022ba:	f5b3 6f48 	cmp.w	r3, #3200	; 0xc80
 80022be:	d806      	bhi.n	80022ce <Ultra_FourStates+0x9e>
			{
				Ultrasound_state = CLOSE_STATE;
 80022c0:	4b7d      	ldr	r3, [pc, #500]	; (80024b8 <Ultra_FourStates+0x288>)
 80022c2:	2205      	movs	r2, #5
 80022c4:	701a      	strb	r2, [r3, #0]
				FinRes = Vol_Low;
 80022c6:	4b7f      	ldr	r3, [pc, #508]	; (80024c4 <Ultra_FourStates+0x294>)
 80022c8:	2201      	movs	r2, #1
 80022ca:	701a      	strb	r2, [r3, #0]
 80022cc:	e00e      	b.n	80022ec <Ultra_FourStates+0xbc>
			}else
			{
				if((Ultrasound_state == WORK_STATE)||(Ultrasound_state == PUASE_STATE)||(Ultrasound_state == CLOSE_STATE))
 80022ce:	4b7a      	ldr	r3, [pc, #488]	; (80024b8 <Ultra_FourStates+0x288>)
 80022d0:	781b      	ldrb	r3, [r3, #0]
 80022d2:	2b04      	cmp	r3, #4
 80022d4:	d00a      	beq.n	80022ec <Ultra_FourStates+0xbc>
 80022d6:	4b78      	ldr	r3, [pc, #480]	; (80024b8 <Ultra_FourStates+0x288>)
 80022d8:	781b      	ldrb	r3, [r3, #0]
 80022da:	2b03      	cmp	r3, #3
 80022dc:	d006      	beq.n	80022ec <Ultra_FourStates+0xbc>
 80022de:	4b76      	ldr	r3, [pc, #472]	; (80024b8 <Ultra_FourStates+0x288>)
 80022e0:	781b      	ldrb	r3, [r3, #0]
 80022e2:	2b05      	cmp	r3, #5
 80022e4:	d002      	beq.n	80022ec <Ultra_FourStates+0xbc>
				{

				}else
				{
					Ultrasound_state = STANDBY_STATE;
 80022e6:	4b74      	ldr	r3, [pc, #464]	; (80024b8 <Ultra_FourStates+0x288>)
 80022e8:	2202      	movs	r2, #2
 80022ea:	701a      	strb	r2, [r3, #0]
			}
		}

	}

	switch(Ultrasound_state)
 80022ec:	4b72      	ldr	r3, [pc, #456]	; (80024b8 <Ultra_FourStates+0x288>)
 80022ee:	781b      	ldrb	r3, [r3, #0]
 80022f0:	3b01      	subs	r3, #1
 80022f2:	2b04      	cmp	r3, #4
 80022f4:	f200 8121 	bhi.w	800253a <Ultra_FourStates+0x30a>
 80022f8:	a201      	add	r2, pc, #4	; (adr r2, 8002300 <Ultra_FourStates+0xd0>)
 80022fa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80022fe:	bf00      	nop
 8002300:	08002315 	.word	0x08002315
 8002304:	0800232f 	.word	0x0800232f
 8002308:	08002393 	.word	0x08002393
 800230c:	080023f7 	.word	0x080023f7
 8002310:	080024f5 	.word	0x080024f5
	{
		//
		case CHARGE_STATE:
			{
				ultrasound_standby_time = 0;
 8002314:	4b6c      	ldr	r3, [pc, #432]	; (80024c8 <Ultra_FourStates+0x298>)
 8002316:	2200      	movs	r2, #0
 8002318:	601a      	str	r2, [r3, #0]
				if(WorkStartFlg == 1)
 800231a:	4b6c      	ldr	r3, [pc, #432]	; (80024cc <Ultra_FourStates+0x29c>)
 800231c:	781b      	ldrb	r3, [r3, #0]
 800231e:	2b01      	cmp	r3, #1
 8002320:	d102      	bne.n	8002328 <Ultra_FourStates+0xf8>
				{
					WorkFinishFlg = 1;
 8002322:	4b6b      	ldr	r3, [pc, #428]	; (80024d0 <Ultra_FourStates+0x2a0>)
 8002324:	2201      	movs	r2, #1
 8002326:	701a      	strb	r2, [r3, #0]
				}
				Mcu_GpioInit();
 8002328:	f000 ffa2 	bl	8003270 <Mcu_GpioInit>
			}
				break;
 800232c:	e10a      	b.n	8002544 <Ultra_FourStates+0x314>
		//
		case STANDBY_STATE:
			{
				if(WorkStartFlg == 1)
 800232e:	4b67      	ldr	r3, [pc, #412]	; (80024cc <Ultra_FourStates+0x29c>)
 8002330:	781b      	ldrb	r3, [r3, #0]
 8002332:	2b01      	cmp	r3, #1
 8002334:	d102      	bne.n	800233c <Ultra_FourStates+0x10c>
				{
					WorkFinishFlg = 1;
 8002336:	4b66      	ldr	r3, [pc, #408]	; (80024d0 <Ultra_FourStates+0x2a0>)
 8002338:	2201      	movs	r2, #1
 800233a:	701a      	strb	r2, [r3, #0]
				}

				HAL_GPIO_WritePin(LTDCDC_EN_GPIO_Port, LTDCDC_EN_Pin, GPIO_PIN_RESET);
 800233c:	2200      	movs	r2, #0
 800233e:	2180      	movs	r1, #128	; 0x80
 8002340:	4864      	ldr	r0, [pc, #400]	; (80024d4 <Ultra_FourStates+0x2a4>)
 8002342:	f003 f9c2 	bl	80056ca <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(MOTOR_GATE_GPIO_Port, MOTOR_GATE_Pin, GPIO_PIN_RESET);
 8002346:	2200      	movs	r2, #0
 8002348:	2108      	movs	r1, #8
 800234a:	4863      	ldr	r0, [pc, #396]	; (80024d8 <Ultra_FourStates+0x2a8>)
 800234c:	f003 f9bd 	bl	80056ca <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(WAVE_A_EN_GPIO_Port, WAVE_A_EN_Pin, GPIO_PIN_RESET);
 8002350:	2200      	movs	r2, #0
 8002352:	2101      	movs	r1, #1
 8002354:	4861      	ldr	r0, [pc, #388]	; (80024dc <Ultra_FourStates+0x2ac>)
 8002356:	f003 f9b8 	bl	80056ca <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(WAVE_B_EN_GPIO_Port, WAVE_B_EN_Pin, GPIO_PIN_RESET);
 800235a:	2200      	movs	r2, #0
 800235c:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002360:	485d      	ldr	r0, [pc, #372]	; (80024d8 <Ultra_FourStates+0x2a8>)
 8002362:	f003 f9b2 	bl	80056ca <HAL_GPIO_WritePin>

				__HAL_TIM_SetCompare(&htim3, TIM_CHANNEL_2, 0);
 8002366:	4b5e      	ldr	r3, [pc, #376]	; (80024e0 <Ultra_FourStates+0x2b0>)
 8002368:	681b      	ldr	r3, [r3, #0]
 800236a:	2200      	movs	r2, #0
 800236c:	639a      	str	r2, [r3, #56]	; 0x38
				__HAL_TIM_SetCompare(&htim4, TIM_CHANNEL_4, 0);	//PWM_Ultra_A
 800236e:	4b5d      	ldr	r3, [pc, #372]	; (80024e4 <Ultra_FourStates+0x2b4>)
 8002370:	681b      	ldr	r3, [r3, #0]
 8002372:	2200      	movs	r2, #0
 8002374:	641a      	str	r2, [r3, #64]	; 0x40

				if(ultrasound_standby_time >= 4500)
 8002376:	4b54      	ldr	r3, [pc, #336]	; (80024c8 <Ultra_FourStates+0x298>)
 8002378:	681b      	ldr	r3, [r3, #0]
 800237a:	f241 1293 	movw	r2, #4499	; 0x1193
 800237e:	4293      	cmp	r3, r2
 8002380:	f240 80dd 	bls.w	800253e <Ultra_FourStates+0x30e>
				{
					ultrasound_standby_time = 0;
 8002384:	4b50      	ldr	r3, [pc, #320]	; (80024c8 <Ultra_FourStates+0x298>)
 8002386:	2200      	movs	r2, #0
 8002388:	601a      	str	r2, [r3, #0]
					Ultrasound_state = CLOSE_STATE;
 800238a:	4b4b      	ldr	r3, [pc, #300]	; (80024b8 <Ultra_FourStates+0x288>)
 800238c:	2205      	movs	r2, #5
 800238e:	701a      	strb	r2, [r3, #0]
				}
			}
				break;
 8002390:	e0d5      	b.n	800253e <Ultra_FourStates+0x30e>
		//
		case PUASE_STATE:
			{
				if(WorkStartFlg == 1)
 8002392:	4b4e      	ldr	r3, [pc, #312]	; (80024cc <Ultra_FourStates+0x29c>)
 8002394:	781b      	ldrb	r3, [r3, #0]
 8002396:	2b01      	cmp	r3, #1
 8002398:	d102      	bne.n	80023a0 <Ultra_FourStates+0x170>
				{
					WorkFinishFlg = 1;
 800239a:	4b4d      	ldr	r3, [pc, #308]	; (80024d0 <Ultra_FourStates+0x2a0>)
 800239c:	2201      	movs	r2, #1
 800239e:	701a      	strb	r2, [r3, #0]
				}

				HAL_GPIO_WritePin(LTDCDC_EN_GPIO_Port, LTDCDC_EN_Pin, GPIO_PIN_RESET);
 80023a0:	2200      	movs	r2, #0
 80023a2:	2180      	movs	r1, #128	; 0x80
 80023a4:	484b      	ldr	r0, [pc, #300]	; (80024d4 <Ultra_FourStates+0x2a4>)
 80023a6:	f003 f990 	bl	80056ca <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(MOTOR_GATE_GPIO_Port, MOTOR_GATE_Pin, GPIO_PIN_RESET);
 80023aa:	2200      	movs	r2, #0
 80023ac:	2108      	movs	r1, #8
 80023ae:	484a      	ldr	r0, [pc, #296]	; (80024d8 <Ultra_FourStates+0x2a8>)
 80023b0:	f003 f98b 	bl	80056ca <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(WAVE_A_EN_GPIO_Port, WAVE_A_EN_Pin, GPIO_PIN_RESET);
 80023b4:	2200      	movs	r2, #0
 80023b6:	2101      	movs	r1, #1
 80023b8:	4848      	ldr	r0, [pc, #288]	; (80024dc <Ultra_FourStates+0x2ac>)
 80023ba:	f003 f986 	bl	80056ca <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(WAVE_B_EN_GPIO_Port, WAVE_B_EN_Pin, GPIO_PIN_RESET);
 80023be:	2200      	movs	r2, #0
 80023c0:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80023c4:	4844      	ldr	r0, [pc, #272]	; (80024d8 <Ultra_FourStates+0x2a8>)
 80023c6:	f003 f980 	bl	80056ca <HAL_GPIO_WritePin>

				__HAL_TIM_SetCompare(&htim3, TIM_CHANNEL_2, 0);
 80023ca:	4b45      	ldr	r3, [pc, #276]	; (80024e0 <Ultra_FourStates+0x2b0>)
 80023cc:	681b      	ldr	r3, [r3, #0]
 80023ce:	2200      	movs	r2, #0
 80023d0:	639a      	str	r2, [r3, #56]	; 0x38
				__HAL_TIM_SetCompare(&htim4, TIM_CHANNEL_4, 0);	//PWM_Ultra_A
 80023d2:	4b44      	ldr	r3, [pc, #272]	; (80024e4 <Ultra_FourStates+0x2b4>)
 80023d4:	681b      	ldr	r3, [r3, #0]
 80023d6:	2200      	movs	r2, #0
 80023d8:	641a      	str	r2, [r3, #64]	; 0x40

				if(ultrasound_standby_time >= 60000)
 80023da:	4b3b      	ldr	r3, [pc, #236]	; (80024c8 <Ultra_FourStates+0x298>)
 80023dc:	681b      	ldr	r3, [r3, #0]
 80023de:	f64e 225f 	movw	r2, #59999	; 0xea5f
 80023e2:	4293      	cmp	r3, r2
 80023e4:	f240 80ad 	bls.w	8002542 <Ultra_FourStates+0x312>
				{
					ultrasound_standby_time = 0;
 80023e8:	4b37      	ldr	r3, [pc, #220]	; (80024c8 <Ultra_FourStates+0x298>)
 80023ea:	2200      	movs	r2, #0
 80023ec:	601a      	str	r2, [r3, #0]
					Ultrasound_state = CLOSE_STATE;
 80023ee:	4b32      	ldr	r3, [pc, #200]	; (80024b8 <Ultra_FourStates+0x288>)
 80023f0:	2205      	movs	r2, #5
 80023f2:	701a      	strb	r2, [r3, #0]
				}
			}
				break;
 80023f4:	e0a5      	b.n	8002542 <Ultra_FourStates+0x312>
		//
		case WORK_STATE:
			{
				WorkStartFlg = 1;
 80023f6:	4b35      	ldr	r3, [pc, #212]	; (80024cc <Ultra_FourStates+0x29c>)
 80023f8:	2201      	movs	r2, #1
 80023fa:	701a      	strb	r2, [r3, #0]
				ultrasound_standby_time = 0;
 80023fc:	4b32      	ldr	r3, [pc, #200]	; (80024c8 <Ultra_FourStates+0x298>)
 80023fe:	2200      	movs	r2, #0
 8002400:	601a      	str	r2, [r3, #0]

				HAL_GPIO_WritePin(LTDCDC_EN_GPIO_Port, LTDCDC_EN_Pin, GPIO_PIN_SET);
 8002402:	2201      	movs	r2, #1
 8002404:	2180      	movs	r1, #128	; 0x80
 8002406:	4833      	ldr	r0, [pc, #204]	; (80024d4 <Ultra_FourStates+0x2a4>)
 8002408:	f003 f95f 	bl	80056ca <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(MPDCDC_EN_GPIO_Port, MPDCDC_EN_Pin, GPIO_PIN_SET);
 800240c:	2201      	movs	r2, #1
 800240e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002412:	4831      	ldr	r0, [pc, #196]	; (80024d8 <Ultra_FourStates+0x2a8>)
 8002414:	f003 f959 	bl	80056ca <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(MOTOR_GATE_GPIO_Port, MOTOR_GATE_Pin, GPIO_PIN_SET);
 8002418:	2201      	movs	r2, #1
 800241a:	2108      	movs	r1, #8
 800241c:	482e      	ldr	r0, [pc, #184]	; (80024d8 <Ultra_FourStates+0x2a8>)
 800241e:	f003 f954 	bl	80056ca <HAL_GPIO_WritePin>

				HAL_GPIO_WritePin(WAVE_A_EN_GPIO_Port, WAVE_A_EN_Pin, GPIO_PIN_SET);
 8002422:	2201      	movs	r2, #1
 8002424:	2101      	movs	r1, #1
 8002426:	482d      	ldr	r0, [pc, #180]	; (80024dc <Ultra_FourStates+0x2ac>)
 8002428:	f003 f94f 	bl	80056ca <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(WAVE_B_EN_GPIO_Port, WAVE_B_EN_Pin, GPIO_PIN_SET);
 800242c:	2201      	movs	r2, #1
 800242e:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002432:	4829      	ldr	r0, [pc, #164]	; (80024d8 <Ultra_FourStates+0x2a8>)
 8002434:	f003 f949 	bl	80056ca <HAL_GPIO_WritePin>

				if(Motor_Worktime < (duty_cycle_count * 100))
 8002438:	4b2b      	ldr	r3, [pc, #172]	; (80024e8 <Ultra_FourStates+0x2b8>)
 800243a:	781b      	ldrb	r3, [r3, #0]
 800243c:	461a      	mov	r2, r3
 800243e:	2364      	movs	r3, #100	; 0x64
 8002440:	fb02 f303 	mul.w	r3, r2, r3
 8002444:	461a      	mov	r2, r3
 8002446:	4b29      	ldr	r3, [pc, #164]	; (80024ec <Ultra_FourStates+0x2bc>)
 8002448:	681b      	ldr	r3, [r3, #0]
 800244a:	429a      	cmp	r2, r3
 800244c:	d909      	bls.n	8002462 <Ultra_FourStates+0x232>
				{
					__HAL_TIM_SetCompare(&htim3, TIM_CHANNEL_2, u32_vibration_parameter);
 800244e:	4b24      	ldr	r3, [pc, #144]	; (80024e0 <Ultra_FourStates+0x2b0>)
 8002450:	681b      	ldr	r3, [r3, #0]
 8002452:	4a27      	ldr	r2, [pc, #156]	; (80024f0 <Ultra_FourStates+0x2c0>)
 8002454:	6812      	ldr	r2, [r2, #0]
 8002456:	639a      	str	r2, [r3, #56]	; 0x38
					__HAL_TIM_SetCompare(&htim3, TIM_CHANNEL_1, 0);
 8002458:	4b21      	ldr	r3, [pc, #132]	; (80024e0 <Ultra_FourStates+0x2b0>)
 800245a:	681b      	ldr	r3, [r3, #0]
 800245c:	2200      	movs	r2, #0
 800245e:	635a      	str	r2, [r3, #52]	; 0x34
				}else
				{
					Motor_Worktime = 0;
				}
			}
				break;
 8002460:	e070      	b.n	8002544 <Ultra_FourStates+0x314>
				}else if((Motor_Worktime >= (duty_cycle_count * 100)) && (Motor_Worktime < (100 * 100)))
 8002462:	4b21      	ldr	r3, [pc, #132]	; (80024e8 <Ultra_FourStates+0x2b8>)
 8002464:	781b      	ldrb	r3, [r3, #0]
 8002466:	461a      	mov	r2, r3
 8002468:	2364      	movs	r3, #100	; 0x64
 800246a:	fb02 f303 	mul.w	r3, r2, r3
 800246e:	461a      	mov	r2, r3
 8002470:	4b1e      	ldr	r3, [pc, #120]	; (80024ec <Ultra_FourStates+0x2bc>)
 8002472:	681b      	ldr	r3, [r3, #0]
 8002474:	429a      	cmp	r2, r3
 8002476:	d80e      	bhi.n	8002496 <Ultra_FourStates+0x266>
 8002478:	4b1c      	ldr	r3, [pc, #112]	; (80024ec <Ultra_FourStates+0x2bc>)
 800247a:	681b      	ldr	r3, [r3, #0]
 800247c:	f242 720f 	movw	r2, #9999	; 0x270f
 8002480:	4293      	cmp	r3, r2
 8002482:	d808      	bhi.n	8002496 <Ultra_FourStates+0x266>
					__HAL_TIM_SetCompare(&htim3, TIM_CHANNEL_2, 0);
 8002484:	4b16      	ldr	r3, [pc, #88]	; (80024e0 <Ultra_FourStates+0x2b0>)
 8002486:	681b      	ldr	r3, [r3, #0]
 8002488:	2200      	movs	r2, #0
 800248a:	639a      	str	r2, [r3, #56]	; 0x38
					__HAL_TIM_SetCompare(&htim3, TIM_CHANNEL_1, 0);
 800248c:	4b14      	ldr	r3, [pc, #80]	; (80024e0 <Ultra_FourStates+0x2b0>)
 800248e:	681b      	ldr	r3, [r3, #0]
 8002490:	2200      	movs	r2, #0
 8002492:	635a      	str	r2, [r3, #52]	; 0x34
				break;
 8002494:	e056      	b.n	8002544 <Ultra_FourStates+0x314>
					Motor_Worktime = 0;
 8002496:	4b15      	ldr	r3, [pc, #84]	; (80024ec <Ultra_FourStates+0x2bc>)
 8002498:	2200      	movs	r2, #0
 800249a:	601a      	str	r2, [r3, #0]
				break;
 800249c:	e052      	b.n	8002544 <Ultra_FourStates+0x314>
 800249e:	bf00      	nop
 80024a0:	200007c6 	.word	0x200007c6
 80024a4:	20000026 	.word	0x20000026
 80024a8:	2000036c 	.word	0x2000036c
 80024ac:	20000370 	.word	0x20000370
 80024b0:	20000364 	.word	0x20000364
 80024b4:	08010000 	.word	0x08010000
 80024b8:	20000316 	.word	0x20000316
 80024bc:	200007c7 	.word	0x200007c7
 80024c0:	20000024 	.word	0x20000024
 80024c4:	2000033c 	.word	0x2000033c
 80024c8:	2000097c 	.word	0x2000097c
 80024cc:	20000348 	.word	0x20000348
 80024d0:	20000349 	.word	0x20000349
 80024d4:	40010c00 	.word	0x40010c00
 80024d8:	40010800 	.word	0x40010800
 80024dc:	40011000 	.word	0x40011000
 80024e0:	20000a28 	.word	0x20000a28
 80024e4:	20000a70 	.word	0x20000a70
 80024e8:	2000004a 	.word	0x2000004a
 80024ec:	200007e0 	.word	0x200007e0
 80024f0:	20000338 	.word	0x20000338
		//
		case CLOSE_STATE:
			{
				if(WorkStartFlg == 1)
 80024f4:	4b15      	ldr	r3, [pc, #84]	; (800254c <Ultra_FourStates+0x31c>)
 80024f6:	781b      	ldrb	r3, [r3, #0]
 80024f8:	2b01      	cmp	r3, #1
 80024fa:	d102      	bne.n	8002502 <Ultra_FourStates+0x2d2>
				{
					WorkFinishFlg = 1;
 80024fc:	4b14      	ldr	r3, [pc, #80]	; (8002550 <Ultra_FourStates+0x320>)
 80024fe:	2201      	movs	r2, #1
 8002500:	701a      	strb	r2, [r3, #0]
				}

				if((ShuntDowmCount > 130) && (PowerFlg == 1))
 8002502:	4b14      	ldr	r3, [pc, #80]	; (8002554 <Ultra_FourStates+0x324>)
 8002504:	681b      	ldr	r3, [r3, #0]
 8002506:	2b82      	cmp	r3, #130	; 0x82
 8002508:	d90b      	bls.n	8002522 <Ultra_FourStates+0x2f2>
 800250a:	4b13      	ldr	r3, [pc, #76]	; (8002558 <Ultra_FourStates+0x328>)
 800250c:	881b      	ldrh	r3, [r3, #0]
 800250e:	2b01      	cmp	r3, #1
 8002510:	d107      	bne.n	8002522 <Ultra_FourStates+0x2f2>
				{
					PowerFlg = 0;
 8002512:	4b11      	ldr	r3, [pc, #68]	; (8002558 <Ultra_FourStates+0x328>)
 8002514:	2200      	movs	r2, #0
 8002516:	801a      	strh	r2, [r3, #0]
					STMFLASH_Write(FLASH_SLAVE_SHUNTDOWM,(uint16_t*)&PowerFlg,1);
 8002518:	2201      	movs	r2, #1
 800251a:	490f      	ldr	r1, [pc, #60]	; (8002558 <Ultra_FourStates+0x328>)
 800251c:	480f      	ldr	r0, [pc, #60]	; (800255c <Ultra_FourStates+0x32c>)
 800251e:	f000 f9bd 	bl	800289c <STMFLASH_Write>
				}

				HAL_GPIO_WritePin(KEY_CONTROL_GPIO_Port, KEY_CONTROL_Pin, GPIO_PIN_SET);
 8002522:	2201      	movs	r2, #1
 8002524:	2140      	movs	r1, #64	; 0x40
 8002526:	480e      	ldr	r0, [pc, #56]	; (8002560 <Ultra_FourStates+0x330>)
 8002528:	f003 f8cf 	bl	80056ca <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(CONTROL_CLOSE_GPIO_Port, CONTROL_CLOSE_Pin, GPIO_PIN_SET);
 800252c:	2201      	movs	r2, #1
 800252e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002532:	480c      	ldr	r0, [pc, #48]	; (8002564 <Ultra_FourStates+0x334>)
 8002534:	f003 f8c9 	bl	80056ca <HAL_GPIO_WritePin>
			}
				break;
 8002538:	e004      	b.n	8002544 <Ultra_FourStates+0x314>
		default :

				break;
 800253a:	bf00      	nop
 800253c:	e002      	b.n	8002544 <Ultra_FourStates+0x314>
				break;
 800253e:	bf00      	nop
 8002540:	e000      	b.n	8002544 <Ultra_FourStates+0x314>
				break;
 8002542:	bf00      	nop
	}
}
 8002544:	bf00      	nop
 8002546:	3708      	adds	r7, #8
 8002548:	46bd      	mov	sp, r7
 800254a:	bd80      	pop	{r7, pc}
 800254c:	20000348 	.word	0x20000348
 8002550:	20000349 	.word	0x20000349
 8002554:	20000360 	.word	0x20000360
 8002558:	20000364 	.word	0x20000364
 800255c:	08010000 	.word	0x08010000
 8002560:	40011000 	.word	0x40011000
 8002564:	40010800 	.word	0x40010800

08002568 <Log_Writer2Flash>:
 * @param   none
 * @retval  none
 * @func	Flash
 */
void Log_Writer2Flash(void)
{
 8002568:	b580      	push	{r7, lr}
 800256a:	b082      	sub	sp, #8
 800256c:	af00      	add	r7, sp, #0
	uint32_t work_time_temp = 0;
 800256e:	2300      	movs	r3, #0
 8002570:	607b      	str	r3, [r7, #4]
	uint32_t addr_offset = 0;
 8002572:	2300      	movs	r3, #0
 8002574:	603b      	str	r3, [r7, #0]
	//
	if((WorkStartFlg == 1) && (WorkFinishFlg == 1))
 8002576:	4b36      	ldr	r3, [pc, #216]	; (8002650 <Log_Writer2Flash+0xe8>)
 8002578:	781b      	ldrb	r3, [r3, #0]
 800257a:	2b01      	cmp	r3, #1
 800257c:	d164      	bne.n	8002648 <Log_Writer2Flash+0xe0>
 800257e:	4b35      	ldr	r3, [pc, #212]	; (8002654 <Log_Writer2Flash+0xec>)
 8002580:	781b      	ldrb	r3, [r3, #0]
 8002582:	2b01      	cmp	r3, #1
 8002584:	d160      	bne.n	8002648 <Log_Writer2Flash+0xe0>
	{
		WorkCount++;
 8002586:	4b34      	ldr	r3, [pc, #208]	; (8002658 <Log_Writer2Flash+0xf0>)
 8002588:	881b      	ldrh	r3, [r3, #0]
 800258a:	3301      	adds	r3, #1
 800258c:	b29a      	uxth	r2, r3
 800258e:	4b32      	ldr	r3, [pc, #200]	; (8002658 <Log_Writer2Flash+0xf0>)
 8002590:	801a      	strh	r2, [r3, #0]
		if(duty_cycle_count == 25)
 8002592:	4b32      	ldr	r3, [pc, #200]	; (800265c <Log_Writer2Flash+0xf4>)
 8002594:	781b      	ldrb	r3, [r3, #0]
 8002596:	2b19      	cmp	r3, #25
 8002598:	d107      	bne.n	80025aa <Log_Writer2Flash+0x42>
		{
			//
			WorkParm[0] = (0x10 | FinRes);
 800259a:	4b31      	ldr	r3, [pc, #196]	; (8002660 <Log_Writer2Flash+0xf8>)
 800259c:	781b      	ldrb	r3, [r3, #0]
 800259e:	f043 0310 	orr.w	r3, r3, #16
 80025a2:	b2da      	uxtb	r2, r3
 80025a4:	4b2f      	ldr	r3, [pc, #188]	; (8002664 <Log_Writer2Flash+0xfc>)
 80025a6:	701a      	strb	r2, [r3, #0]
 80025a8:	e006      	b.n	80025b8 <Log_Writer2Flash+0x50>
		}else
		{
			WorkParm[0] = (0x20 | FinRes);
 80025aa:	4b2d      	ldr	r3, [pc, #180]	; (8002660 <Log_Writer2Flash+0xf8>)
 80025ac:	781b      	ldrb	r3, [r3, #0]
 80025ae:	f043 0320 	orr.w	r3, r3, #32
 80025b2:	b2da      	uxtb	r2, r3
 80025b4:	4b2b      	ldr	r3, [pc, #172]	; (8002664 <Log_Writer2Flash+0xfc>)
 80025b6:	701a      	strb	r2, [r3, #0]
		}
		work_time_temp = WorkTime / 100;
 80025b8:	4b2b      	ldr	r3, [pc, #172]	; (8002668 <Log_Writer2Flash+0x100>)
 80025ba:	681b      	ldr	r3, [r3, #0]
 80025bc:	4a2b      	ldr	r2, [pc, #172]	; (800266c <Log_Writer2Flash+0x104>)
 80025be:	fba2 2303 	umull	r2, r3, r2, r3
 80025c2:	095b      	lsrs	r3, r3, #5
 80025c4:	607b      	str	r3, [r7, #4]
		WorkParm[1] = (uint8_t)((work_time_temp & 0xFF00) >> 8);
 80025c6:	687b      	ldr	r3, [r7, #4]
 80025c8:	0a1b      	lsrs	r3, r3, #8
 80025ca:	b2da      	uxtb	r2, r3
 80025cc:	4b25      	ldr	r3, [pc, #148]	; (8002664 <Log_Writer2Flash+0xfc>)
 80025ce:	705a      	strb	r2, [r3, #1]
		WorkParm[2] = (uint8_t)(work_time_temp & 0x00FF);
 80025d0:	687b      	ldr	r3, [r7, #4]
 80025d2:	b2da      	uxtb	r2, r3
 80025d4:	4b23      	ldr	r3, [pc, #140]	; (8002664 <Log_Writer2Flash+0xfc>)
 80025d6:	709a      	strb	r2, [r3, #2]
		WorkParm[3] = Start_Time.Year;
 80025d8:	4b25      	ldr	r3, [pc, #148]	; (8002670 <Log_Writer2Flash+0x108>)
 80025da:	781a      	ldrb	r2, [r3, #0]
 80025dc:	4b21      	ldr	r3, [pc, #132]	; (8002664 <Log_Writer2Flash+0xfc>)
 80025de:	70da      	strb	r2, [r3, #3]
		WorkParm[4] = Start_Time.Mon;
 80025e0:	4b23      	ldr	r3, [pc, #140]	; (8002670 <Log_Writer2Flash+0x108>)
 80025e2:	785a      	ldrb	r2, [r3, #1]
 80025e4:	4b1f      	ldr	r3, [pc, #124]	; (8002664 <Log_Writer2Flash+0xfc>)
 80025e6:	711a      	strb	r2, [r3, #4]
		WorkParm[5] = Start_Time.Day;
 80025e8:	4b21      	ldr	r3, [pc, #132]	; (8002670 <Log_Writer2Flash+0x108>)
 80025ea:	789a      	ldrb	r2, [r3, #2]
 80025ec:	4b1d      	ldr	r3, [pc, #116]	; (8002664 <Log_Writer2Flash+0xfc>)
 80025ee:	715a      	strb	r2, [r3, #5]
		WorkParm[6] = Start_Time.Hour;
 80025f0:	4b1f      	ldr	r3, [pc, #124]	; (8002670 <Log_Writer2Flash+0x108>)
 80025f2:	78da      	ldrb	r2, [r3, #3]
 80025f4:	4b1b      	ldr	r3, [pc, #108]	; (8002664 <Log_Writer2Flash+0xfc>)
 80025f6:	719a      	strb	r2, [r3, #6]
		WorkParm[7] = Start_Time.Min;
 80025f8:	4b1d      	ldr	r3, [pc, #116]	; (8002670 <Log_Writer2Flash+0x108>)
 80025fa:	791a      	ldrb	r2, [r3, #4]
 80025fc:	4b19      	ldr	r3, [pc, #100]	; (8002664 <Log_Writer2Flash+0xfc>)
 80025fe:	71da      	strb	r2, [r3, #7]

		//86000,Flash8600
		addr_offset =  FLASH_SLAVE_LOGIN + ((WorkCount % 3800) * 8);
 8002600:	4b15      	ldr	r3, [pc, #84]	; (8002658 <Log_Writer2Flash+0xf0>)
 8002602:	881b      	ldrh	r3, [r3, #0]
 8002604:	4a1b      	ldr	r2, [pc, #108]	; (8002674 <Log_Writer2Flash+0x10c>)
 8002606:	fba2 1203 	umull	r1, r2, r2, r3
 800260a:	0a92      	lsrs	r2, r2, #10
 800260c:	f640 61d8 	movw	r1, #3800	; 0xed8
 8002610:	fb01 f202 	mul.w	r2, r1, r2
 8002614:	1a9b      	subs	r3, r3, r2
 8002616:	b29b      	uxth	r3, r3
 8002618:	461a      	mov	r2, r3
 800261a:	4b17      	ldr	r3, [pc, #92]	; (8002678 <Log_Writer2Flash+0x110>)
 800261c:	4413      	add	r3, r2
 800261e:	00db      	lsls	r3, r3, #3
 8002620:	603b      	str	r3, [r7, #0]

		STMFLASH_Write(FLASH_SLAVE_WORKCOUNT,(uint16_t*)&WorkCount,1);
 8002622:	2201      	movs	r2, #1
 8002624:	490c      	ldr	r1, [pc, #48]	; (8002658 <Log_Writer2Flash+0xf0>)
 8002626:	4815      	ldr	r0, [pc, #84]	; (800267c <Log_Writer2Flash+0x114>)
 8002628:	f000 f938 	bl	800289c <STMFLASH_Write>
		STMFLASH_Write(addr_offset ,(uint16_t*)WorkParm,4);
 800262c:	2204      	movs	r2, #4
 800262e:	490d      	ldr	r1, [pc, #52]	; (8002664 <Log_Writer2Flash+0xfc>)
 8002630:	6838      	ldr	r0, [r7, #0]
 8002632:	f000 f933 	bl	800289c <STMFLASH_Write>

		WorkTime = 0;
 8002636:	4b0c      	ldr	r3, [pc, #48]	; (8002668 <Log_Writer2Flash+0x100>)
 8002638:	2200      	movs	r2, #0
 800263a:	601a      	str	r2, [r3, #0]
		WorkStartFlg = 0;
 800263c:	4b04      	ldr	r3, [pc, #16]	; (8002650 <Log_Writer2Flash+0xe8>)
 800263e:	2200      	movs	r2, #0
 8002640:	701a      	strb	r2, [r3, #0]
		WorkFinishFlg = 0;
 8002642:	4b04      	ldr	r3, [pc, #16]	; (8002654 <Log_Writer2Flash+0xec>)
 8002644:	2200      	movs	r2, #0
 8002646:	701a      	strb	r2, [r3, #0]
	}
}
 8002648:	bf00      	nop
 800264a:	3708      	adds	r7, #8
 800264c:	46bd      	mov	sp, r7
 800264e:	bd80      	pop	{r7, pc}
 8002650:	20000348 	.word	0x20000348
 8002654:	20000349 	.word	0x20000349
 8002658:	2000034a 	.word	0x2000034a
 800265c:	2000004a 	.word	0x2000004a
 8002660:	2000033c 	.word	0x2000033c
 8002664:	20000340 	.word	0x20000340
 8002668:	2000034c 	.word	0x2000034c
 800266c:	51eb851f 	.word	0x51eb851f
 8002670:	20000350 	.word	0x20000350
 8002674:	44fc3a35 	.word	0x44fc3a35
 8002678:	01002181 	.word	0x01002181
 800267c:	08010c00 	.word	0x08010c00

08002680 <Warning_LowBattery>:
 * @param   none
 * @retval  none
 * @func	2320
 */
void Warning_LowBattery(void)
{
 8002680:	b580      	push	{r7, lr}
 8002682:	af00      	add	r7, sp, #0
	//2
	if((CompleteFlg == 1) && ((battery_level_state == boost_battery_level2) || (battery_level_state == boost_battery_level1)))
 8002684:	4b18      	ldr	r3, [pc, #96]	; (80026e8 <Warning_LowBattery+0x68>)
 8002686:	781b      	ldrb	r3, [r3, #0]
 8002688:	2b01      	cmp	r3, #1
 800268a:	d113      	bne.n	80026b4 <Warning_LowBattery+0x34>
 800268c:	4b17      	ldr	r3, [pc, #92]	; (80026ec <Warning_LowBattery+0x6c>)
 800268e:	781b      	ldrb	r3, [r3, #0]
 8002690:	2b07      	cmp	r3, #7
 8002692:	d003      	beq.n	800269c <Warning_LowBattery+0x1c>
 8002694:	4b15      	ldr	r3, [pc, #84]	; (80026ec <Warning_LowBattery+0x6c>)
 8002696:	781b      	ldrb	r3, [r3, #0]
 8002698:	2b06      	cmp	r3, #6
 800269a:	d10b      	bne.n	80026b4 <Warning_LowBattery+0x34>
	{
		if(Low_Battery_Flg == 1)
 800269c:	4b14      	ldr	r3, [pc, #80]	; (80026f0 <Warning_LowBattery+0x70>)
 800269e:	781b      	ldrb	r3, [r3, #0]
 80026a0:	2b01      	cmp	r3, #1
 80026a2:	d007      	beq.n	80026b4 <Warning_LowBattery+0x34>
		{

		}else
		{
			Low_Battery_Flg = 1;
 80026a4:	4b12      	ldr	r3, [pc, #72]	; (80026f0 <Warning_LowBattery+0x70>)
 80026a6:	2201      	movs	r2, #1
 80026a8:	701a      	strb	r2, [r3, #0]
			STMFLASH_Write(FLASH_SLAVE_LOWFLG,(uint16_t*)&Low_Battery_Flg,1);
 80026aa:	2201      	movs	r2, #1
 80026ac:	4910      	ldr	r1, [pc, #64]	; (80026f0 <Warning_LowBattery+0x70>)
 80026ae:	4811      	ldr	r0, [pc, #68]	; (80026f4 <Warning_LowBattery+0x74>)
 80026b0:	f000 f8f4 	bl	800289c <STMFLASH_Write>
		}

	}

	if(battery_level_state > boost_battery_level3)
 80026b4:	4b0d      	ldr	r3, [pc, #52]	; (80026ec <Warning_LowBattery+0x6c>)
 80026b6:	781b      	ldrb	r3, [r3, #0]
 80026b8:	2b08      	cmp	r3, #8
 80026ba:	d902      	bls.n	80026c2 <Warning_LowBattery+0x42>
	{
		Low_Battery_Flg = 0;
 80026bc:	4b0c      	ldr	r3, [pc, #48]	; (80026f0 <Warning_LowBattery+0x70>)
 80026be:	2200      	movs	r2, #0
 80026c0:	701a      	strb	r2, [r3, #0]
	}

	if(Charge_Time > 120000)
 80026c2:	4b0d      	ldr	r3, [pc, #52]	; (80026f8 <Warning_LowBattery+0x78>)
 80026c4:	681b      	ldr	r3, [r3, #0]
 80026c6:	4a0d      	ldr	r2, [pc, #52]	; (80026fc <Warning_LowBattery+0x7c>)
 80026c8:	4293      	cmp	r3, r2
 80026ca:	d90a      	bls.n	80026e2 <Warning_LowBattery+0x62>
	{
		Charge_Time = 0;
 80026cc:	4b0a      	ldr	r3, [pc, #40]	; (80026f8 <Warning_LowBattery+0x78>)
 80026ce:	2200      	movs	r2, #0
 80026d0:	601a      	str	r2, [r3, #0]
		Low_Battery_Flg = 0;
 80026d2:	4b07      	ldr	r3, [pc, #28]	; (80026f0 <Warning_LowBattery+0x70>)
 80026d4:	2200      	movs	r2, #0
 80026d6:	701a      	strb	r2, [r3, #0]

		STMFLASH_Write(FLASH_SLAVE_LOWFLG,(uint16_t*)&Low_Battery_Flg,1);
 80026d8:	2201      	movs	r2, #1
 80026da:	4905      	ldr	r1, [pc, #20]	; (80026f0 <Warning_LowBattery+0x70>)
 80026dc:	4805      	ldr	r0, [pc, #20]	; (80026f4 <Warning_LowBattery+0x74>)
 80026de:	f000 f8dd 	bl	800289c <STMFLASH_Write>
	}
}
 80026e2:	bf00      	nop
 80026e4:	bd80      	pop	{r7, pc}
 80026e6:	bf00      	nop
 80026e8:	200007e8 	.word	0x200007e8
 80026ec:	20000026 	.word	0x20000026
 80026f0:	20000355 	.word	0x20000355
 80026f4:	0800f400 	.word	0x0800f400
 80026f8:	20000358 	.word	0x20000358
 80026fc:	0001d4c0 	.word	0x0001d4c0

08002700 <SetPWMDutyCycleAndFrequency>:
#define TIM3_CLK 72000000
#define MIN_OUTPUT_FREQ 2
#define MAX_OUTPUT_FREQ 10000

static void SetPWMDutyCycleAndFrequency(uint32_t pulsetime)
{
 8002700:	b580      	push	{r7, lr}
 8002702:	b086      	sub	sp, #24
 8002704:	af00      	add	r7, sp, #0
 8002706:	6078      	str	r0, [r7, #4]
	uint32_t input_freq = 0;
 8002708:	2300      	movs	r3, #0
 800270a:	60fb      	str	r3, [r7, #12]
	uint32_t out_prescaler_value = 0;
 800270c:	2300      	movs	r3, #0
 800270e:	617b      	str	r3, [r7, #20]
	uint32_t out_count_value = 0;
 8002710:	2300      	movs	r3, #0
 8002712:	613b      	str	r3, [r7, #16]

	input_freq = 10000 / pulsetime;
 8002714:	f242 7210 	movw	r2, #10000	; 0x2710
 8002718:	687b      	ldr	r3, [r7, #4]
 800271a:	fbb2 f3f3 	udiv	r3, r2, r3
 800271e:	60fb      	str	r3, [r7, #12]

	if((input_freq > MAX_OUTPUT_FREQ) || (input_freq < MIN_OUTPUT_FREQ))
 8002720:	68fb      	ldr	r3, [r7, #12]
 8002722:	f242 7210 	movw	r2, #10000	; 0x2710
 8002726:	4293      	cmp	r3, r2
 8002728:	d84c      	bhi.n	80027c4 <SetPWMDutyCycleAndFrequency+0xc4>
 800272a:	68fb      	ldr	r3, [r7, #12]
 800272c:	2b01      	cmp	r3, #1
 800272e:	d949      	bls.n	80027c4 <SetPWMDutyCycleAndFrequency+0xc4>
	{
		return ;
	}

	if((input_freq >= 20) && (input_freq <= 10000))
 8002730:	68fb      	ldr	r3, [r7, #12]
 8002732:	2b13      	cmp	r3, #19
 8002734:	d90d      	bls.n	8002752 <SetPWMDutyCycleAndFrequency+0x52>
 8002736:	68fb      	ldr	r3, [r7, #12]
 8002738:	f242 7210 	movw	r2, #10000	; 0x2710
 800273c:	4293      	cmp	r3, r2
 800273e:	d808      	bhi.n	8002752 <SetPWMDutyCycleAndFrequency+0x52>
	{
		out_prescaler_value = 720-1;
 8002740:	f240 23cf 	movw	r3, #719	; 0x2cf
 8002744:	617b      	str	r3, [r7, #20]
		out_count_value = 1000000 / input_freq;
 8002746:	4a22      	ldr	r2, [pc, #136]	; (80027d0 <SetPWMDutyCycleAndFrequency+0xd0>)
 8002748:	68fb      	ldr	r3, [r7, #12]
 800274a:	fbb2 f3f3 	udiv	r3, r2, r3
 800274e:	613b      	str	r3, [r7, #16]
 8002750:	e00d      	b.n	800276e <SetPWMDutyCycleAndFrequency+0x6e>
	}else if((input_freq >= 2) && (input_freq < 20))
 8002752:	68fb      	ldr	r3, [r7, #12]
 8002754:	2b01      	cmp	r3, #1
 8002756:	d937      	bls.n	80027c8 <SetPWMDutyCycleAndFrequency+0xc8>
 8002758:	68fb      	ldr	r3, [r7, #12]
 800275a:	2b13      	cmp	r3, #19
 800275c:	d834      	bhi.n	80027c8 <SetPWMDutyCycleAndFrequency+0xc8>
	{
		out_prescaler_value = 7200-1;
 800275e:	f641 431f 	movw	r3, #7199	; 0x1c1f
 8002762:	617b      	str	r3, [r7, #20]
		out_count_value = 100000 / input_freq;
 8002764:	4a1b      	ldr	r2, [pc, #108]	; (80027d4 <SetPWMDutyCycleAndFrequency+0xd4>)
 8002766:	68fb      	ldr	r3, [r7, #12]
 8002768:	fbb2 f3f3 	udiv	r3, r2, r3
 800276c:	613b      	str	r3, [r7, #16]
	{
		return ;
	}

	// 
	HAL_TIM_PWM_Stop(&htim4, TIM_CHANNEL_3);
 800276e:	2108      	movs	r1, #8
 8002770:	4819      	ldr	r0, [pc, #100]	; (80027d8 <SetPWMDutyCycleAndFrequency+0xd8>)
 8002772:	f003 ffb5 	bl	80066e0 <HAL_TIM_PWM_Stop>
	HAL_TIM_Base_Stop(&htim4);
 8002776:	4818      	ldr	r0, [pc, #96]	; (80027d8 <SetPWMDutyCycleAndFrequency+0xd8>)
 8002778:	f003 fe40 	bl	80063fc <HAL_TIM_Base_Stop>

	__HAL_TIM_SET_PRESCALER(&htim4, out_prescaler_value);
 800277c:	4b16      	ldr	r3, [pc, #88]	; (80027d8 <SetPWMDutyCycleAndFrequency+0xd8>)
 800277e:	681b      	ldr	r3, [r3, #0]
 8002780:	697a      	ldr	r2, [r7, #20]
 8002782:	629a      	str	r2, [r3, #40]	; 0x28
	__HAL_TIM_SetAutoreload(&htim4, out_count_value);
 8002784:	4b14      	ldr	r3, [pc, #80]	; (80027d8 <SetPWMDutyCycleAndFrequency+0xd8>)
 8002786:	681b      	ldr	r3, [r3, #0]
 8002788:	693a      	ldr	r2, [r7, #16]
 800278a:	62da      	str	r2, [r3, #44]	; 0x2c
 800278c:	4a12      	ldr	r2, [pc, #72]	; (80027d8 <SetPWMDutyCycleAndFrequency+0xd8>)
 800278e:	693b      	ldr	r3, [r7, #16]
 8002790:	60d3      	str	r3, [r2, #12]
	duty_count = out_count_value;
 8002792:	4a12      	ldr	r2, [pc, #72]	; (80027dc <SetPWMDutyCycleAndFrequency+0xdc>)
 8002794:	693b      	ldr	r3, [r7, #16]
 8002796:	6013      	str	r3, [r2, #0]

	__HAL_TIM_SetCompare(&htim4, TIM_CHANNEL_4, 0);	//PWM_Ultra_A
 8002798:	4b0f      	ldr	r3, [pc, #60]	; (80027d8 <SetPWMDutyCycleAndFrequency+0xd8>)
 800279a:	681b      	ldr	r3, [r3, #0]
 800279c:	2200      	movs	r2, #0
 800279e:	641a      	str	r2, [r3, #64]	; 0x40
	__HAL_TIM_SetCompare(&htim4, TIM_CHANNEL_3, (duty_count * duty_cycle_count / 100)); // 1	//PWM_Ultra_B
 80027a0:	4b0f      	ldr	r3, [pc, #60]	; (80027e0 <SetPWMDutyCycleAndFrequency+0xe0>)
 80027a2:	781b      	ldrb	r3, [r3, #0]
 80027a4:	461a      	mov	r2, r3
 80027a6:	4b0d      	ldr	r3, [pc, #52]	; (80027dc <SetPWMDutyCycleAndFrequency+0xdc>)
 80027a8:	681b      	ldr	r3, [r3, #0]
 80027aa:	fb03 f202 	mul.w	r2, r3, r2
 80027ae:	4b0a      	ldr	r3, [pc, #40]	; (80027d8 <SetPWMDutyCycleAndFrequency+0xd8>)
 80027b0:	681b      	ldr	r3, [r3, #0]
 80027b2:	490c      	ldr	r1, [pc, #48]	; (80027e4 <SetPWMDutyCycleAndFrequency+0xe4>)
 80027b4:	fba1 1202 	umull	r1, r2, r1, r2
 80027b8:	0952      	lsrs	r2, r2, #5
 80027ba:	63da      	str	r2, [r3, #60]	; 0x3c
	//__HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_3, 100);

    // 
	HAL_TIM_Base_Start(&htim4);
 80027bc:	4806      	ldr	r0, [pc, #24]	; (80027d8 <SetPWMDutyCycleAndFrequency+0xd8>)
 80027be:	f003 fdd3 	bl	8006368 <HAL_TIM_Base_Start>
 80027c2:	e002      	b.n	80027ca <SetPWMDutyCycleAndFrequency+0xca>
		return ;
 80027c4:	bf00      	nop
 80027c6:	e000      	b.n	80027ca <SetPWMDutyCycleAndFrequency+0xca>
		return ;
 80027c8:	bf00      	nop
    //HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_3);
}
 80027ca:	3718      	adds	r7, #24
 80027cc:	46bd      	mov	sp, r7
 80027ce:	bd80      	pop	{r7, pc}
 80027d0:	000f4240 	.word	0x000f4240
 80027d4:	000186a0 	.word	0x000186a0
 80027d8:	20000a70 	.word	0x20000a70
 80027dc:	20000050 	.word	0x20000050
 80027e0:	2000004a 	.word	0x2000004a
 80027e4:	51eb851f 	.word	0x51eb851f

080027e8 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 80027e8:	b580      	push	{r7, lr}
 80027ea:	b082      	sub	sp, #8
 80027ec:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 80027ee:	4b10      	ldr	r3, [pc, #64]	; (8002830 <MX_DMA_Init+0x48>)
 80027f0:	695b      	ldr	r3, [r3, #20]
 80027f2:	4a0f      	ldr	r2, [pc, #60]	; (8002830 <MX_DMA_Init+0x48>)
 80027f4:	f043 0301 	orr.w	r3, r3, #1
 80027f8:	6153      	str	r3, [r2, #20]
 80027fa:	4b0d      	ldr	r3, [pc, #52]	; (8002830 <MX_DMA_Init+0x48>)
 80027fc:	695b      	ldr	r3, [r3, #20]
 80027fe:	f003 0301 	and.w	r3, r3, #1
 8002802:	607b      	str	r3, [r7, #4]
 8002804:	687b      	ldr	r3, [r7, #4]
  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
//  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
//  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 0, 0);
 8002806:	2200      	movs	r2, #0
 8002808:	2100      	movs	r1, #0
 800280a:	200c      	movs	r0, #12
 800280c:	f002 f991 	bl	8004b32 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 8002810:	200c      	movs	r0, #12
 8002812:	f002 f9aa 	bl	8004b6a <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel3_IRQn, 0, 1);
 8002816:	2201      	movs	r2, #1
 8002818:	2100      	movs	r1, #0
 800281a:	200d      	movs	r0, #13
 800281c:	f002 f989 	bl	8004b32 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel3_IRQn);
 8002820:	200d      	movs	r0, #13
 8002822:	f002 f9a2 	bl	8004b6a <HAL_NVIC_EnableIRQ>

}
 8002826:	bf00      	nop
 8002828:	3708      	adds	r7, #8
 800282a:	46bd      	mov	sp, r7
 800282c:	bd80      	pop	{r7, pc}
 800282e:	bf00      	nop
 8002830:	40021000 	.word	0x40021000

08002834 <STMFLASH_ReadHalfWord>:

FLASH_ProcessTypeDef p_Flash;
u16 STMFLASH_BUF[STM_SECTOR_SIZE/2];

u16 STMFLASH_ReadHalfWord(u32 faddr)
{
 8002834:	b480      	push	{r7}
 8002836:	b083      	sub	sp, #12
 8002838:	af00      	add	r7, sp, #0
 800283a:	6078      	str	r0, [r7, #4]
	return *(vu16*)faddr;
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	881b      	ldrh	r3, [r3, #0]
 8002840:	b29b      	uxth	r3, r3
}
 8002842:	4618      	mov	r0, r3
 8002844:	370c      	adds	r7, #12
 8002846:	46bd      	mov	sp, r7
 8002848:	bc80      	pop	{r7}
 800284a:	4770      	bx	lr

0800284c <STMFLASH_Write_NoCheck>:

#if STM32_FLASH_WREN
void STMFLASH_Write_NoCheck(u32 WriteAddr,u16 *pBuffer,u16 NumToWrite)
{
 800284c:	b5b0      	push	{r4, r5, r7, lr}
 800284e:	b086      	sub	sp, #24
 8002850:	af00      	add	r7, sp, #0
 8002852:	60f8      	str	r0, [r7, #12]
 8002854:	60b9      	str	r1, [r7, #8]
 8002856:	4613      	mov	r3, r2
 8002858:	80fb      	strh	r3, [r7, #6]
	u16 i;
	for(i=0;i<NumToWrite;i++)
 800285a:	2300      	movs	r3, #0
 800285c:	82fb      	strh	r3, [r7, #22]
 800285e:	e014      	b.n	800288a <STMFLASH_Write_NoCheck+0x3e>
	{
		HAL_FLASH_Program(FLASH_TYPEPROGRAM_HALFWORD,WriteAddr,pBuffer[i]);
 8002860:	8afb      	ldrh	r3, [r7, #22]
 8002862:	005b      	lsls	r3, r3, #1
 8002864:	68ba      	ldr	r2, [r7, #8]
 8002866:	4413      	add	r3, r2
 8002868:	881b      	ldrh	r3, [r3, #0]
 800286a:	b29b      	uxth	r3, r3
 800286c:	2200      	movs	r2, #0
 800286e:	461c      	mov	r4, r3
 8002870:	4615      	mov	r5, r2
 8002872:	4622      	mov	r2, r4
 8002874:	462b      	mov	r3, r5
 8002876:	68f9      	ldr	r1, [r7, #12]
 8002878:	2001      	movs	r0, #1
 800287a:	f002 fc33 	bl	80050e4 <HAL_FLASH_Program>
	    WriteAddr+=2;
 800287e:	68fb      	ldr	r3, [r7, #12]
 8002880:	3302      	adds	r3, #2
 8002882:	60fb      	str	r3, [r7, #12]
	for(i=0;i<NumToWrite;i++)
 8002884:	8afb      	ldrh	r3, [r7, #22]
 8002886:	3301      	adds	r3, #1
 8002888:	82fb      	strh	r3, [r7, #22]
 800288a:	8afa      	ldrh	r2, [r7, #22]
 800288c:	88fb      	ldrh	r3, [r7, #6]
 800288e:	429a      	cmp	r2, r3
 8002890:	d3e6      	bcc.n	8002860 <STMFLASH_Write_NoCheck+0x14>
	}
}
 8002892:	bf00      	nop
 8002894:	bf00      	nop
 8002896:	3718      	adds	r7, #24
 8002898:	46bd      	mov	sp, r7
 800289a:	bdb0      	pop	{r4, r5, r7, pc}

0800289c <STMFLASH_Write>:

void STMFLASH_Write(u32 WriteAddr,u16 *pBuffer,u16 NumToWrite)
{
 800289c:	b580      	push	{r7, lr}
 800289e:	b088      	sub	sp, #32
 80028a0:	af00      	add	r7, sp, #0
 80028a2:	60f8      	str	r0, [r7, #12]
 80028a4:	60b9      	str	r1, [r7, #8]
 80028a6:	4613      	mov	r3, r2
 80028a8:	80fb      	strh	r3, [r7, #6]
	u16 secoff;
	u16 secremain;
 	u16 i;
	u32 offaddr;

	if(WriteAddr<STM32_FLASH_BASE||(WriteAddr>=(STM32_FLASH_BASE+1024*STM32_FLASH_SIZE)))return;
 80028aa:	68fb      	ldr	r3, [r7, #12]
 80028ac:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80028b0:	f0c0 80a3 	bcc.w	80029fa <STMFLASH_Write+0x15e>
 80028b4:	68fb      	ldr	r3, [r7, #12]
 80028b6:	4a53      	ldr	r2, [pc, #332]	; (8002a04 <STMFLASH_Write+0x168>)
 80028b8:	4293      	cmp	r3, r2
 80028ba:	f200 809e 	bhi.w	80029fa <STMFLASH_Write+0x15e>

	HAL_FLASH_Unlock();
 80028be:	f002 fc81 	bl	80051c4 <HAL_FLASH_Unlock>
	offaddr=WriteAddr-STM32_FLASH_BASE;
 80028c2:	68fb      	ldr	r3, [r7, #12]
 80028c4:	f103 4378 	add.w	r3, r3, #4160749568	; 0xf8000000
 80028c8:	613b      	str	r3, [r7, #16]
	secpos=offaddr/STM_SECTOR_SIZE;
 80028ca:	693b      	ldr	r3, [r7, #16]
 80028cc:	0a9b      	lsrs	r3, r3, #10
 80028ce:	61fb      	str	r3, [r7, #28]
	secoff=(offaddr%STM_SECTOR_SIZE)/2;
 80028d0:	693b      	ldr	r3, [r7, #16]
 80028d2:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80028d6:	085b      	lsrs	r3, r3, #1
 80028d8:	837b      	strh	r3, [r7, #26]
	secremain=STM_SECTOR_SIZE/2-secoff;
 80028da:	8b7b      	ldrh	r3, [r7, #26]
 80028dc:	f5c3 7300 	rsb	r3, r3, #512	; 0x200
 80028e0:	833b      	strh	r3, [r7, #24]
	if(NumToWrite<=secremain)secremain=NumToWrite;
 80028e2:	88fa      	ldrh	r2, [r7, #6]
 80028e4:	8b3b      	ldrh	r3, [r7, #24]
 80028e6:	429a      	cmp	r2, r3
 80028e8:	d801      	bhi.n	80028ee <STMFLASH_Write+0x52>
 80028ea:	88fb      	ldrh	r3, [r7, #6]
 80028ec:	833b      	strh	r3, [r7, #24]
	while(1)
	{
		STMFLASH_Read(secpos*STM_SECTOR_SIZE+STM32_FLASH_BASE,STMFLASH_BUF,STM_SECTOR_SIZE/2);
 80028ee:	69fb      	ldr	r3, [r7, #28]
 80028f0:	f503 3300 	add.w	r3, r3, #131072	; 0x20000
 80028f4:	029b      	lsls	r3, r3, #10
 80028f6:	f44f 7200 	mov.w	r2, #512	; 0x200
 80028fa:	4943      	ldr	r1, [pc, #268]	; (8002a08 <STMFLASH_Write+0x16c>)
 80028fc:	4618      	mov	r0, r3
 80028fe:	f000 f887 	bl	8002a10 <STMFLASH_Read>
		for(i=0;i<secremain;i++)
 8002902:	2300      	movs	r3, #0
 8002904:	82fb      	strh	r3, [r7, #22]
 8002906:	e00c      	b.n	8002922 <STMFLASH_Write+0x86>
		{
			if(STMFLASH_BUF[secoff+i]!=0XFFFF)break;
 8002908:	8b7a      	ldrh	r2, [r7, #26]
 800290a:	8afb      	ldrh	r3, [r7, #22]
 800290c:	4413      	add	r3, r2
 800290e:	4a3e      	ldr	r2, [pc, #248]	; (8002a08 <STMFLASH_Write+0x16c>)
 8002910:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8002914:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002918:	4293      	cmp	r3, r2
 800291a:	d107      	bne.n	800292c <STMFLASH_Write+0x90>
		for(i=0;i<secremain;i++)
 800291c:	8afb      	ldrh	r3, [r7, #22]
 800291e:	3301      	adds	r3, #1
 8002920:	82fb      	strh	r3, [r7, #22]
 8002922:	8afa      	ldrh	r2, [r7, #22]
 8002924:	8b3b      	ldrh	r3, [r7, #24]
 8002926:	429a      	cmp	r2, r3
 8002928:	d3ee      	bcc.n	8002908 <STMFLASH_Write+0x6c>
 800292a:	e000      	b.n	800292e <STMFLASH_Write+0x92>
			if(STMFLASH_BUF[secoff+i]!=0XFFFF)break;
 800292c:	bf00      	nop
		}
		if(i<secremain)
 800292e:	8afa      	ldrh	r2, [r7, #22]
 8002930:	8b3b      	ldrh	r3, [r7, #24]
 8002932:	429a      	cmp	r2, r3
 8002934:	d230      	bcs.n	8002998 <STMFLASH_Write+0xfc>
		{
			Flash_PageErase(secpos*STM_SECTOR_SIZE+STM32_FLASH_BASE);
 8002936:	69fb      	ldr	r3, [r7, #28]
 8002938:	f503 3300 	add.w	r3, r3, #131072	; 0x20000
 800293c:	029b      	lsls	r3, r3, #10
 800293e:	4618      	mov	r0, r3
 8002940:	f000 f888 	bl	8002a54 <Flash_PageErase>
			FLASH_WaitForLastOperation(FLASH_WAITETIME);
 8002944:	f24c 3050 	movw	r0, #50000	; 0xc350
 8002948:	f002 fc8e 	bl	8005268 <FLASH_WaitForLastOperation>
			CLEAR_BIT(FLASH->CR, FLASH_CR_PER);
 800294c:	4b2f      	ldr	r3, [pc, #188]	; (8002a0c <STMFLASH_Write+0x170>)
 800294e:	691b      	ldr	r3, [r3, #16]
 8002950:	4a2e      	ldr	r2, [pc, #184]	; (8002a0c <STMFLASH_Write+0x170>)
 8002952:	f023 0302 	bic.w	r3, r3, #2
 8002956:	6113      	str	r3, [r2, #16]

			for(i=0;i<secremain;i++)
 8002958:	2300      	movs	r3, #0
 800295a:	82fb      	strh	r3, [r7, #22]
 800295c:	e00d      	b.n	800297a <STMFLASH_Write+0xde>
			{
				STMFLASH_BUF[i+secoff]=pBuffer[i];
 800295e:	8afb      	ldrh	r3, [r7, #22]
 8002960:	005b      	lsls	r3, r3, #1
 8002962:	68ba      	ldr	r2, [r7, #8]
 8002964:	441a      	add	r2, r3
 8002966:	8af9      	ldrh	r1, [r7, #22]
 8002968:	8b7b      	ldrh	r3, [r7, #26]
 800296a:	440b      	add	r3, r1
 800296c:	8811      	ldrh	r1, [r2, #0]
 800296e:	4a26      	ldr	r2, [pc, #152]	; (8002a08 <STMFLASH_Write+0x16c>)
 8002970:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
			for(i=0;i<secremain;i++)
 8002974:	8afb      	ldrh	r3, [r7, #22]
 8002976:	3301      	adds	r3, #1
 8002978:	82fb      	strh	r3, [r7, #22]
 800297a:	8afa      	ldrh	r2, [r7, #22]
 800297c:	8b3b      	ldrh	r3, [r7, #24]
 800297e:	429a      	cmp	r2, r3
 8002980:	d3ed      	bcc.n	800295e <STMFLASH_Write+0xc2>
			}
			STMFLASH_Write_NoCheck(secpos*STM_SECTOR_SIZE+STM32_FLASH_BASE,STMFLASH_BUF,STM_SECTOR_SIZE/2);
 8002982:	69fb      	ldr	r3, [r7, #28]
 8002984:	f503 3300 	add.w	r3, r3, #131072	; 0x20000
 8002988:	029b      	lsls	r3, r3, #10
 800298a:	f44f 7200 	mov.w	r2, #512	; 0x200
 800298e:	491e      	ldr	r1, [pc, #120]	; (8002a08 <STMFLASH_Write+0x16c>)
 8002990:	4618      	mov	r0, r3
 8002992:	f7ff ff5b 	bl	800284c <STMFLASH_Write_NoCheck>
 8002996:	e009      	b.n	80029ac <STMFLASH_Write+0x110>
		}else
		{
			FLASH_WaitForLastOperation(FLASH_WAITETIME);
 8002998:	f24c 3050 	movw	r0, #50000	; 0xc350
 800299c:	f002 fc64 	bl	8005268 <FLASH_WaitForLastOperation>
			STMFLASH_Write_NoCheck(WriteAddr,pBuffer,secremain);
 80029a0:	8b3b      	ldrh	r3, [r7, #24]
 80029a2:	461a      	mov	r2, r3
 80029a4:	68b9      	ldr	r1, [r7, #8]
 80029a6:	68f8      	ldr	r0, [r7, #12]
 80029a8:	f7ff ff50 	bl	800284c <STMFLASH_Write_NoCheck>
		}
		if(NumToWrite==secremain)break;
 80029ac:	88fa      	ldrh	r2, [r7, #6]
 80029ae:	8b3b      	ldrh	r3, [r7, #24]
 80029b0:	429a      	cmp	r2, r3
 80029b2:	d01e      	beq.n	80029f2 <STMFLASH_Write+0x156>
		else//
		{
			secpos++;
 80029b4:	69fb      	ldr	r3, [r7, #28]
 80029b6:	3301      	adds	r3, #1
 80029b8:	61fb      	str	r3, [r7, #28]
			secoff=0;
 80029ba:	2300      	movs	r3, #0
 80029bc:	837b      	strh	r3, [r7, #26]
		   	pBuffer+=secremain;
 80029be:	8b3b      	ldrh	r3, [r7, #24]
 80029c0:	005b      	lsls	r3, r3, #1
 80029c2:	68ba      	ldr	r2, [r7, #8]
 80029c4:	4413      	add	r3, r2
 80029c6:	60bb      	str	r3, [r7, #8]
			WriteAddr+=secremain*2;
 80029c8:	8b3b      	ldrh	r3, [r7, #24]
 80029ca:	005b      	lsls	r3, r3, #1
 80029cc:	461a      	mov	r2, r3
 80029ce:	68fb      	ldr	r3, [r7, #12]
 80029d0:	4413      	add	r3, r2
 80029d2:	60fb      	str	r3, [r7, #12]
		   	NumToWrite-=secremain;
 80029d4:	88fa      	ldrh	r2, [r7, #6]
 80029d6:	8b3b      	ldrh	r3, [r7, #24]
 80029d8:	1ad3      	subs	r3, r2, r3
 80029da:	80fb      	strh	r3, [r7, #6]
			if(NumToWrite>(STM_SECTOR_SIZE/2))secremain=STM_SECTOR_SIZE/2;
 80029dc:	88fb      	ldrh	r3, [r7, #6]
 80029de:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80029e2:	d903      	bls.n	80029ec <STMFLASH_Write+0x150>
 80029e4:	f44f 7300 	mov.w	r3, #512	; 0x200
 80029e8:	833b      	strh	r3, [r7, #24]
 80029ea:	e780      	b.n	80028ee <STMFLASH_Write+0x52>
			else secremain=NumToWrite;
 80029ec:	88fb      	ldrh	r3, [r7, #6]
 80029ee:	833b      	strh	r3, [r7, #24]
		STMFLASH_Read(secpos*STM_SECTOR_SIZE+STM32_FLASH_BASE,STMFLASH_BUF,STM_SECTOR_SIZE/2);
 80029f0:	e77d      	b.n	80028ee <STMFLASH_Write+0x52>
		if(NumToWrite==secremain)break;
 80029f2:	bf00      	nop
		}
	};
	HAL_FLASH_Lock();
 80029f4:	f002 fc0c 	bl	8005210 <HAL_FLASH_Lock>
 80029f8:	e000      	b.n	80029fc <STMFLASH_Write+0x160>
	if(WriteAddr<STM32_FLASH_BASE||(WriteAddr>=(STM32_FLASH_BASE+1024*STM32_FLASH_SIZE)))return;
 80029fa:	bf00      	nop
}
 80029fc:	3720      	adds	r7, #32
 80029fe:	46bd      	mov	sp, r7
 8002a00:	bd80      	pop	{r7, pc}
 8002a02:	bf00      	nop
 8002a04:	0801ffff 	.word	0x0801ffff
 8002a08:	20000398 	.word	0x20000398
 8002a0c:	40022000 	.word	0x40022000

08002a10 <STMFLASH_Read>:
#endif

void STMFLASH_Read(u32 ReadAddr,u16 *pBuffer,u16 NumToRead)
{
 8002a10:	b590      	push	{r4, r7, lr}
 8002a12:	b087      	sub	sp, #28
 8002a14:	af00      	add	r7, sp, #0
 8002a16:	60f8      	str	r0, [r7, #12]
 8002a18:	60b9      	str	r1, [r7, #8]
 8002a1a:	4613      	mov	r3, r2
 8002a1c:	80fb      	strh	r3, [r7, #6]
	u16 i;
	for(i=0;i<NumToRead;i++)
 8002a1e:	2300      	movs	r3, #0
 8002a20:	82fb      	strh	r3, [r7, #22]
 8002a22:	e00e      	b.n	8002a42 <STMFLASH_Read+0x32>
	{
		pBuffer[i]=STMFLASH_ReadHalfWord(ReadAddr);
 8002a24:	8afb      	ldrh	r3, [r7, #22]
 8002a26:	005b      	lsls	r3, r3, #1
 8002a28:	68ba      	ldr	r2, [r7, #8]
 8002a2a:	18d4      	adds	r4, r2, r3
 8002a2c:	68f8      	ldr	r0, [r7, #12]
 8002a2e:	f7ff ff01 	bl	8002834 <STMFLASH_ReadHalfWord>
 8002a32:	4603      	mov	r3, r0
 8002a34:	8023      	strh	r3, [r4, #0]
		ReadAddr+=2;
 8002a36:	68fb      	ldr	r3, [r7, #12]
 8002a38:	3302      	adds	r3, #2
 8002a3a:	60fb      	str	r3, [r7, #12]
	for(i=0;i<NumToRead;i++)
 8002a3c:	8afb      	ldrh	r3, [r7, #22]
 8002a3e:	3301      	adds	r3, #1
 8002a40:	82fb      	strh	r3, [r7, #22]
 8002a42:	8afa      	ldrh	r2, [r7, #22]
 8002a44:	88fb      	ldrh	r3, [r7, #6]
 8002a46:	429a      	cmp	r2, r3
 8002a48:	d3ec      	bcc.n	8002a24 <STMFLASH_Read+0x14>
	}
}
 8002a4a:	bf00      	nop
 8002a4c:	bf00      	nop
 8002a4e:	371c      	adds	r7, #28
 8002a50:	46bd      	mov	sp, r7
 8002a52:	bd90      	pop	{r4, r7, pc}

08002a54 <Flash_PageErase>:

void Flash_PageErase(uint32_t PageAddress)
{
 8002a54:	b480      	push	{r7}
 8002a56:	b083      	sub	sp, #12
 8002a58:	af00      	add	r7, sp, #0
 8002a5a:	6078      	str	r0, [r7, #4]

  p_Flash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8002a5c:	4b0b      	ldr	r3, [pc, #44]	; (8002a8c <Flash_PageErase+0x38>)
 8002a5e:	2200      	movs	r2, #0
 8002a60:	61da      	str	r2, [r3, #28]
  }
  else
  {
#endif

    SET_BIT(FLASH->CR, FLASH_CR_PER);
 8002a62:	4b0b      	ldr	r3, [pc, #44]	; (8002a90 <Flash_PageErase+0x3c>)
 8002a64:	691b      	ldr	r3, [r3, #16]
 8002a66:	4a0a      	ldr	r2, [pc, #40]	; (8002a90 <Flash_PageErase+0x3c>)
 8002a68:	f043 0302 	orr.w	r3, r3, #2
 8002a6c:	6113      	str	r3, [r2, #16]
    WRITE_REG(FLASH->AR, PageAddress);
 8002a6e:	4a08      	ldr	r2, [pc, #32]	; (8002a90 <Flash_PageErase+0x3c>)
 8002a70:	687b      	ldr	r3, [r7, #4]
 8002a72:	6153      	str	r3, [r2, #20]
    SET_BIT(FLASH->CR, FLASH_CR_STRT);
 8002a74:	4b06      	ldr	r3, [pc, #24]	; (8002a90 <Flash_PageErase+0x3c>)
 8002a76:	691b      	ldr	r3, [r3, #16]
 8002a78:	4a05      	ldr	r2, [pc, #20]	; (8002a90 <Flash_PageErase+0x3c>)
 8002a7a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002a7e:	6113      	str	r3, [r2, #16]
#if defined(FLASH_BANK2_END)

  }
#endif
}
 8002a80:	bf00      	nop
 8002a82:	370c      	adds	r7, #12
 8002a84:	46bd      	mov	sp, r7
 8002a86:	bc80      	pop	{r7}
 8002a88:	4770      	bx	lr
 8002a8a:	bf00      	nop
 8002a8c:	20000378 	.word	0x20000378
 8002a90:	40022000 	.word	0x40022000

08002a94 <Encrypt_UidGet>:
 * @param   none
 * @retval  none
 * @func	UID
 */
static void Encrypt_UidGet(void)
{
 8002a94:	b580      	push	{r7, lr}
 8002a96:	af00      	add	r7, sp, #0
	UID[0] = HAL_GetUIDw0();
 8002a98:	f001 fadc 	bl	8004054 <HAL_GetUIDw0>
 8002a9c:	4603      	mov	r3, r0
 8002a9e:	4a07      	ldr	r2, [pc, #28]	; (8002abc <Encrypt_UidGet+0x28>)
 8002aa0:	6013      	str	r3, [r2, #0]
	UID[1] = HAL_GetUIDw1();
 8002aa2:	f001 fae1 	bl	8004068 <HAL_GetUIDw1>
 8002aa6:	4603      	mov	r3, r0
 8002aa8:	4a04      	ldr	r2, [pc, #16]	; (8002abc <Encrypt_UidGet+0x28>)
 8002aaa:	6053      	str	r3, [r2, #4]
	UID[2] = HAL_GetUIDw2();
 8002aac:	f001 fae6 	bl	800407c <HAL_GetUIDw2>
 8002ab0:	4603      	mov	r3, r0
 8002ab2:	4a02      	ldr	r2, [pc, #8]	; (8002abc <Encrypt_UidGet+0x28>)
 8002ab4:	6093      	str	r3, [r2, #8]
}
 8002ab6:	bf00      	nop
 8002ab8:	bd80      	pop	{r7, pc}
 8002aba:	bf00      	nop
 8002abc:	200007a8 	.word	0x200007a8

08002ac0 <Encrypt_UidSecretKey>:
 * @param   none
 * @retval  none
 * @func	UID
 */
static void Encrypt_UidSecretKey(void)
{
 8002ac0:	b480      	push	{r7}
 8002ac2:	af00      	add	r7, sp, #0
	UID_Key[0] = UID[0] ^ ENCRYPTION_KEY;
 8002ac4:	4b0a      	ldr	r3, [pc, #40]	; (8002af0 <Encrypt_UidSecretKey+0x30>)
 8002ac6:	681b      	ldr	r3, [r3, #0]
 8002ac8:	f083 33c3 	eor.w	r3, r3, #3284386755	; 0xc3c3c3c3
 8002acc:	4a09      	ldr	r2, [pc, #36]	; (8002af4 <Encrypt_UidSecretKey+0x34>)
 8002ace:	6013      	str	r3, [r2, #0]
	UID_Key[1] = UID[1] ^ ENCRYPTION_KEY;
 8002ad0:	4b07      	ldr	r3, [pc, #28]	; (8002af0 <Encrypt_UidSecretKey+0x30>)
 8002ad2:	685b      	ldr	r3, [r3, #4]
 8002ad4:	f083 33c3 	eor.w	r3, r3, #3284386755	; 0xc3c3c3c3
 8002ad8:	4a06      	ldr	r2, [pc, #24]	; (8002af4 <Encrypt_UidSecretKey+0x34>)
 8002ada:	6053      	str	r3, [r2, #4]
	UID_Key[2] = UID[2] ^ ENCRYPTION_KEY;
 8002adc:	4b04      	ldr	r3, [pc, #16]	; (8002af0 <Encrypt_UidSecretKey+0x30>)
 8002ade:	689b      	ldr	r3, [r3, #8]
 8002ae0:	f083 33c3 	eor.w	r3, r3, #3284386755	; 0xc3c3c3c3
 8002ae4:	4a03      	ldr	r2, [pc, #12]	; (8002af4 <Encrypt_UidSecretKey+0x34>)
 8002ae6:	6093      	str	r3, [r2, #8]
}
 8002ae8:	bf00      	nop
 8002aea:	46bd      	mov	sp, r7
 8002aec:	bc80      	pop	{r7}
 8002aee:	4770      	bx	lr
 8002af0:	200007a8 	.word	0x200007a8
 8002af4:	200007b4 	.word	0x200007b4

08002af8 <Encrypt_ApplicaStar>:
 * @param   none
 * @retval  none
 * @func	Flash
 */
void Encrypt_ApplicaStar(void)
{
 8002af8:	b580      	push	{r7, lr}
 8002afa:	af00      	add	r7, sp, #0
	Encrypt_UidGet();
 8002afc:	f7ff ffca 	bl	8002a94 <Encrypt_UidGet>
	Encrypt_UidSecretKey();
 8002b00:	f7ff ffde 	bl	8002ac0 <Encrypt_UidSecretKey>

	STMFLASH_Read(FLASH_SLAVE_ENCRYPT,Uid_Key_Read.uid_key_16u,6);
 8002b04:	2206      	movs	r2, #6
 8002b06:	4921      	ldr	r1, [pc, #132]	; (8002b8c <Encrypt_ApplicaStar+0x94>)
 8002b08:	4821      	ldr	r0, [pc, #132]	; (8002b90 <Encrypt_ApplicaStar+0x98>)
 8002b0a:	f7ff ff81 	bl	8002a10 <STMFLASH_Read>

	if((Uid_Key_Read.uid_key_32u[0] == 0xFFFFFFFF) && \
 8002b0e:	4b1f      	ldr	r3, [pc, #124]	; (8002b8c <Encrypt_ApplicaStar+0x94>)
 8002b10:	681b      	ldr	r3, [r3, #0]
 8002b12:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002b16:	d124      	bne.n	8002b62 <Encrypt_ApplicaStar+0x6a>
	   (Uid_Key_Read.uid_key_32u[1] == 0xFFFFFFFF) && \
 8002b18:	4b1c      	ldr	r3, [pc, #112]	; (8002b8c <Encrypt_ApplicaStar+0x94>)
 8002b1a:	685b      	ldr	r3, [r3, #4]
	if((Uid_Key_Read.uid_key_32u[0] == 0xFFFFFFFF) && \
 8002b1c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002b20:	d11f      	bne.n	8002b62 <Encrypt_ApplicaStar+0x6a>
	   (Uid_Key_Read.uid_key_32u[2] == 0xFFFFFFFF))
 8002b22:	4b1a      	ldr	r3, [pc, #104]	; (8002b8c <Encrypt_ApplicaStar+0x94>)
 8002b24:	689b      	ldr	r3, [r3, #8]
	   (Uid_Key_Read.uid_key_32u[1] == 0xFFFFFFFF) && \
 8002b26:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002b2a:	d11a      	bne.n	8002b62 <Encrypt_ApplicaStar+0x6a>
	{
		//
		write_uid_flg = 1;
 8002b2c:	4b19      	ldr	r3, [pc, #100]	; (8002b94 <Encrypt_ApplicaStar+0x9c>)
 8002b2e:	2201      	movs	r2, #1
 8002b30:	701a      	strb	r2, [r3, #0]
		Uid_Key_Read.uid_key_32u[0] = UID[0] ^ ENCRYPTION_KEY;
 8002b32:	4b19      	ldr	r3, [pc, #100]	; (8002b98 <Encrypt_ApplicaStar+0xa0>)
 8002b34:	681b      	ldr	r3, [r3, #0]
 8002b36:	f083 33c3 	eor.w	r3, r3, #3284386755	; 0xc3c3c3c3
 8002b3a:	4a14      	ldr	r2, [pc, #80]	; (8002b8c <Encrypt_ApplicaStar+0x94>)
 8002b3c:	6013      	str	r3, [r2, #0]
		Uid_Key_Read.uid_key_32u[1] = UID[1] ^ ENCRYPTION_KEY;
 8002b3e:	4b16      	ldr	r3, [pc, #88]	; (8002b98 <Encrypt_ApplicaStar+0xa0>)
 8002b40:	685b      	ldr	r3, [r3, #4]
 8002b42:	f083 33c3 	eor.w	r3, r3, #3284386755	; 0xc3c3c3c3
 8002b46:	4a11      	ldr	r2, [pc, #68]	; (8002b8c <Encrypt_ApplicaStar+0x94>)
 8002b48:	6053      	str	r3, [r2, #4]
		Uid_Key_Read.uid_key_32u[2] = (UID[2] ^ ENCRYPTION_KEY);
 8002b4a:	4b13      	ldr	r3, [pc, #76]	; (8002b98 <Encrypt_ApplicaStar+0xa0>)
 8002b4c:	689b      	ldr	r3, [r3, #8]
 8002b4e:	f083 33c3 	eor.w	r3, r3, #3284386755	; 0xc3c3c3c3
 8002b52:	4a0e      	ldr	r2, [pc, #56]	; (8002b8c <Encrypt_ApplicaStar+0x94>)
 8002b54:	6093      	str	r3, [r2, #8]
		STMFLASH_Write(FLASH_SLAVE_ENCRYPT,Uid_Key_Read.uid_key_16u,6);
 8002b56:	2206      	movs	r2, #6
 8002b58:	490c      	ldr	r1, [pc, #48]	; (8002b8c <Encrypt_ApplicaStar+0x94>)
 8002b5a:	480d      	ldr	r0, [pc, #52]	; (8002b90 <Encrypt_ApplicaStar+0x98>)
 8002b5c:	f7ff fe9e 	bl	800289c <STMFLASH_Write>
		while(1);
	}else
	{

	}
}
 8002b60:	e012      	b.n	8002b88 <Encrypt_ApplicaStar+0x90>
	}else if((UID_Key[0] != Uid_Key_Read.uid_key_32u[0]) || (UID_Key[1] != Uid_Key_Read.uid_key_32u[1]) || (UID_Key[2] != Uid_Key_Read.uid_key_32u[2]))
 8002b62:	4b0e      	ldr	r3, [pc, #56]	; (8002b9c <Encrypt_ApplicaStar+0xa4>)
 8002b64:	681a      	ldr	r2, [r3, #0]
 8002b66:	4b09      	ldr	r3, [pc, #36]	; (8002b8c <Encrypt_ApplicaStar+0x94>)
 8002b68:	681b      	ldr	r3, [r3, #0]
 8002b6a:	429a      	cmp	r2, r3
 8002b6c:	d10b      	bne.n	8002b86 <Encrypt_ApplicaStar+0x8e>
 8002b6e:	4b0b      	ldr	r3, [pc, #44]	; (8002b9c <Encrypt_ApplicaStar+0xa4>)
 8002b70:	685a      	ldr	r2, [r3, #4]
 8002b72:	4b06      	ldr	r3, [pc, #24]	; (8002b8c <Encrypt_ApplicaStar+0x94>)
 8002b74:	685b      	ldr	r3, [r3, #4]
 8002b76:	429a      	cmp	r2, r3
 8002b78:	d105      	bne.n	8002b86 <Encrypt_ApplicaStar+0x8e>
 8002b7a:	4b08      	ldr	r3, [pc, #32]	; (8002b9c <Encrypt_ApplicaStar+0xa4>)
 8002b7c:	689a      	ldr	r2, [r3, #8]
 8002b7e:	4b03      	ldr	r3, [pc, #12]	; (8002b8c <Encrypt_ApplicaStar+0x94>)
 8002b80:	689b      	ldr	r3, [r3, #8]
 8002b82:	429a      	cmp	r2, r3
 8002b84:	d000      	beq.n	8002b88 <Encrypt_ApplicaStar+0x90>
		while(1);
 8002b86:	e7fe      	b.n	8002b86 <Encrypt_ApplicaStar+0x8e>
}
 8002b88:	bf00      	nop
 8002b8a:	bd80      	pop	{r7, pc}
 8002b8c:	20000798 	.word	0x20000798
 8002b90:	08010800 	.word	0x08010800
 8002b94:	200007a4 	.word	0x200007a4
 8002b98:	200007a8 	.word	0x200007a8
 8002b9c:	200007b4 	.word	0x200007b4

08002ba0 <HAL_GPIO_EXTI_Callback>:
uint8_t BatteryLevelBuf[RECVCOUNT] = {0};
uint8_t ShuntDownFlg = 2;
extern uint32_t receivetime;

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8002ba0:	b580      	push	{r7, lr}
 8002ba2:	b084      	sub	sp, #16
 8002ba4:	af00      	add	r7, sp, #0
 8002ba6:	4603      	mov	r3, r0
 8002ba8:	80fb      	strh	r3, [r7, #6]
	uint32_t new_charge_stick = 0;
 8002baa:	2300      	movs	r3, #0
 8002bac:	60fb      	str	r3, [r7, #12]
	static uint8_t ReceiveCount = 0;
	static uint32_t old_charge_stick = 0;

	if(GPIO_Pin == CHARGE_STATE_Pin){
 8002bae:	88fb      	ldrh	r3, [r7, #6]
 8002bb0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002bb4:	f040 80ca 	bne.w	8002d4c <HAL_GPIO_EXTI_Callback+0x1ac>
		if(startflag == 0){
 8002bb8:	4b66      	ldr	r3, [pc, #408]	; (8002d54 <HAL_GPIO_EXTI_Callback+0x1b4>)
 8002bba:	781b      	ldrb	r3, [r3, #0]
 8002bbc:	2b00      	cmp	r3, #0
 8002bbe:	d129      	bne.n	8002c14 <HAL_GPIO_EXTI_Callback+0x74>
			if(1 == HAL_GPIO_ReadPin(CHARGE_STATE_GPIO_Port, CHARGE_STATE_Pin)){
 8002bc0:	f44f 7100 	mov.w	r1, #512	; 0x200
 8002bc4:	4864      	ldr	r0, [pc, #400]	; (8002d58 <HAL_GPIO_EXTI_Callback+0x1b8>)
 8002bc6:	f002 fd69 	bl	800569c <HAL_GPIO_ReadPin>
 8002bca:	4603      	mov	r3, r0
 8002bcc:	2b01      	cmp	r3, #1
 8002bce:	d104      	bne.n	8002bda <HAL_GPIO_EXTI_Callback+0x3a>
				last_time = receivetime;
 8002bd0:	4b62      	ldr	r3, [pc, #392]	; (8002d5c <HAL_GPIO_EXTI_Callback+0x1bc>)
 8002bd2:	681b      	ldr	r3, [r3, #0]
 8002bd4:	4a62      	ldr	r2, [pc, #392]	; (8002d60 <HAL_GPIO_EXTI_Callback+0x1c0>)
 8002bd6:	6013      	str	r3, [r2, #0]
 8002bd8:	e04a      	b.n	8002c70 <HAL_GPIO_EXTI_Callback+0xd0>
			}else{
				if((receivetime - last_time >=38)&&(receivetime - last_time <= 41)){
 8002bda:	4b60      	ldr	r3, [pc, #384]	; (8002d5c <HAL_GPIO_EXTI_Callback+0x1bc>)
 8002bdc:	681a      	ldr	r2, [r3, #0]
 8002bde:	4b60      	ldr	r3, [pc, #384]	; (8002d60 <HAL_GPIO_EXTI_Callback+0x1c0>)
 8002be0:	681b      	ldr	r3, [r3, #0]
 8002be2:	1ad3      	subs	r3, r2, r3
 8002be4:	2b25      	cmp	r3, #37	; 0x25
 8002be6:	d90e      	bls.n	8002c06 <HAL_GPIO_EXTI_Callback+0x66>
 8002be8:	4b5c      	ldr	r3, [pc, #368]	; (8002d5c <HAL_GPIO_EXTI_Callback+0x1bc>)
 8002bea:	681a      	ldr	r2, [r3, #0]
 8002bec:	4b5c      	ldr	r3, [pc, #368]	; (8002d60 <HAL_GPIO_EXTI_Callback+0x1c0>)
 8002bee:	681b      	ldr	r3, [r3, #0]
 8002bf0:	1ad3      	subs	r3, r2, r3
 8002bf2:	2b29      	cmp	r3, #41	; 0x29
 8002bf4:	d807      	bhi.n	8002c06 <HAL_GPIO_EXTI_Callback+0x66>
					startflag = 1;
 8002bf6:	4b57      	ldr	r3, [pc, #348]	; (8002d54 <HAL_GPIO_EXTI_Callback+0x1b4>)
 8002bf8:	2201      	movs	r2, #1
 8002bfa:	701a      	strb	r2, [r3, #0]
					last_time = receivetime;
 8002bfc:	4b57      	ldr	r3, [pc, #348]	; (8002d5c <HAL_GPIO_EXTI_Callback+0x1bc>)
 8002bfe:	681b      	ldr	r3, [r3, #0]
 8002c00:	4a57      	ldr	r2, [pc, #348]	; (8002d60 <HAL_GPIO_EXTI_Callback+0x1c0>)
 8002c02:	6013      	str	r3, [r2, #0]
 8002c04:	e034      	b.n	8002c70 <HAL_GPIO_EXTI_Callback+0xd0>
				}else{
					receivetime = 0;
 8002c06:	4b55      	ldr	r3, [pc, #340]	; (8002d5c <HAL_GPIO_EXTI_Callback+0x1bc>)
 8002c08:	2200      	movs	r2, #0
 8002c0a:	601a      	str	r2, [r3, #0]
					last_time = 0;
 8002c0c:	4b54      	ldr	r3, [pc, #336]	; (8002d60 <HAL_GPIO_EXTI_Callback+0x1c0>)
 8002c0e:	2200      	movs	r2, #0
 8002c10:	601a      	str	r2, [r3, #0]
 8002c12:	e02d      	b.n	8002c70 <HAL_GPIO_EXTI_Callback+0xd0>
				}
			}
		}else{
			if(1 == HAL_GPIO_ReadPin(CHARGE_STATE_GPIO_Port, CHARGE_STATE_Pin)){
 8002c14:	f44f 7100 	mov.w	r1, #512	; 0x200
 8002c18:	484f      	ldr	r0, [pc, #316]	; (8002d58 <HAL_GPIO_EXTI_Callback+0x1b8>)
 8002c1a:	f002 fd3f 	bl	800569c <HAL_GPIO_ReadPin>
 8002c1e:	4603      	mov	r3, r0
 8002c20:	2b01      	cmp	r3, #1
 8002c22:	d121      	bne.n	8002c68 <HAL_GPIO_EXTI_Callback+0xc8>
				interrupt_num++;
 8002c24:	4b4f      	ldr	r3, [pc, #316]	; (8002d64 <HAL_GPIO_EXTI_Callback+0x1c4>)
 8002c26:	781b      	ldrb	r3, [r3, #0]
 8002c28:	3301      	adds	r3, #1
 8002c2a:	b2da      	uxtb	r2, r3
 8002c2c:	4b4d      	ldr	r3, [pc, #308]	; (8002d64 <HAL_GPIO_EXTI_Callback+0x1c4>)
 8002c2e:	701a      	strb	r2, [r3, #0]
				receive_battery_state_data = receive_battery_state_data << 1;
 8002c30:	4b4d      	ldr	r3, [pc, #308]	; (8002d68 <HAL_GPIO_EXTI_Callback+0x1c8>)
 8002c32:	781b      	ldrb	r3, [r3, #0]
 8002c34:	005b      	lsls	r3, r3, #1
 8002c36:	b2da      	uxtb	r2, r3
 8002c38:	4b4b      	ldr	r3, [pc, #300]	; (8002d68 <HAL_GPIO_EXTI_Callback+0x1c8>)
 8002c3a:	701a      	strb	r2, [r3, #0]
				if((receivetime - last_time >= 3)&&(receivetime - last_time <= 4)){
 8002c3c:	4b47      	ldr	r3, [pc, #284]	; (8002d5c <HAL_GPIO_EXTI_Callback+0x1bc>)
 8002c3e:	681a      	ldr	r2, [r3, #0]
 8002c40:	4b47      	ldr	r3, [pc, #284]	; (8002d60 <HAL_GPIO_EXTI_Callback+0x1c0>)
 8002c42:	681b      	ldr	r3, [r3, #0]
 8002c44:	1ad3      	subs	r3, r2, r3
 8002c46:	2b02      	cmp	r3, #2
 8002c48:	d912      	bls.n	8002c70 <HAL_GPIO_EXTI_Callback+0xd0>
 8002c4a:	4b44      	ldr	r3, [pc, #272]	; (8002d5c <HAL_GPIO_EXTI_Callback+0x1bc>)
 8002c4c:	681a      	ldr	r2, [r3, #0]
 8002c4e:	4b44      	ldr	r3, [pc, #272]	; (8002d60 <HAL_GPIO_EXTI_Callback+0x1c0>)
 8002c50:	681b      	ldr	r3, [r3, #0]
 8002c52:	1ad3      	subs	r3, r2, r3
 8002c54:	2b04      	cmp	r3, #4
 8002c56:	d80b      	bhi.n	8002c70 <HAL_GPIO_EXTI_Callback+0xd0>
					receive_battery_state_data = receive_battery_state_data | 0x01;
 8002c58:	4b43      	ldr	r3, [pc, #268]	; (8002d68 <HAL_GPIO_EXTI_Callback+0x1c8>)
 8002c5a:	781b      	ldrb	r3, [r3, #0]
 8002c5c:	f043 0301 	orr.w	r3, r3, #1
 8002c60:	b2da      	uxtb	r2, r3
 8002c62:	4b41      	ldr	r3, [pc, #260]	; (8002d68 <HAL_GPIO_EXTI_Callback+0x1c8>)
 8002c64:	701a      	strb	r2, [r3, #0]
 8002c66:	e003      	b.n	8002c70 <HAL_GPIO_EXTI_Callback+0xd0>
				}
			}else{
				last_time = receivetime;
 8002c68:	4b3c      	ldr	r3, [pc, #240]	; (8002d5c <HAL_GPIO_EXTI_Callback+0x1bc>)
 8002c6a:	681b      	ldr	r3, [r3, #0]
 8002c6c:	4a3c      	ldr	r2, [pc, #240]	; (8002d60 <HAL_GPIO_EXTI_Callback+0x1c0>)
 8002c6e:	6013      	str	r3, [r2, #0]
			}
		}
		if(interrupt_num == 7){
 8002c70:	4b3c      	ldr	r3, [pc, #240]	; (8002d64 <HAL_GPIO_EXTI_Callback+0x1c4>)
 8002c72:	781b      	ldrb	r3, [r3, #0]
 8002c74:	2b07      	cmp	r3, #7
 8002c76:	d169      	bne.n	8002d4c <HAL_GPIO_EXTI_Callback+0x1ac>
			receive_battery_state_data = receive_battery_state_data << 1;
 8002c78:	4b3b      	ldr	r3, [pc, #236]	; (8002d68 <HAL_GPIO_EXTI_Callback+0x1c8>)
 8002c7a:	781b      	ldrb	r3, [r3, #0]
 8002c7c:	005b      	lsls	r3, r3, #1
 8002c7e:	b2da      	uxtb	r2, r3
 8002c80:	4b39      	ldr	r3, [pc, #228]	; (8002d68 <HAL_GPIO_EXTI_Callback+0x1c8>)
 8002c82:	701a      	strb	r2, [r3, #0]
			BatteryLevelBuf[ReceiveCount] = receive_battery_state_data;
 8002c84:	4b39      	ldr	r3, [pc, #228]	; (8002d6c <HAL_GPIO_EXTI_Callback+0x1cc>)
 8002c86:	781b      	ldrb	r3, [r3, #0]
 8002c88:	461a      	mov	r2, r3
 8002c8a:	4b37      	ldr	r3, [pc, #220]	; (8002d68 <HAL_GPIO_EXTI_Callback+0x1c8>)
 8002c8c:	7819      	ldrb	r1, [r3, #0]
 8002c8e:	4b38      	ldr	r3, [pc, #224]	; (8002d70 <HAL_GPIO_EXTI_Callback+0x1d0>)
 8002c90:	5499      	strb	r1, [r3, r2]
			//0
			if(((receive_battery_state_data & 0x02) && ((receive_battery_state_data & 0x80) == 0)) ||
 8002c92:	4b35      	ldr	r3, [pc, #212]	; (8002d68 <HAL_GPIO_EXTI_Callback+0x1c8>)
 8002c94:	781b      	ldrb	r3, [r3, #0]
 8002c96:	f003 0302 	and.w	r3, r3, #2
 8002c9a:	2b00      	cmp	r3, #0
 8002c9c:	d004      	beq.n	8002ca8 <HAL_GPIO_EXTI_Callback+0x108>
 8002c9e:	4b32      	ldr	r3, [pc, #200]	; (8002d68 <HAL_GPIO_EXTI_Callback+0x1c8>)
 8002ca0:	781b      	ldrb	r3, [r3, #0]
 8002ca2:	b25b      	sxtb	r3, r3
 8002ca4:	2b00      	cmp	r3, #0
 8002ca6:	da0a      	bge.n	8002cbe <HAL_GPIO_EXTI_Callback+0x11e>
				(((receive_battery_state_data & 0x80) == 0) && ((receive_battery_state_data & 0x30) != 0)))
 8002ca8:	4b2f      	ldr	r3, [pc, #188]	; (8002d68 <HAL_GPIO_EXTI_Callback+0x1c8>)
 8002caa:	781b      	ldrb	r3, [r3, #0]
 8002cac:	b25b      	sxtb	r3, r3
			if(((receive_battery_state_data & 0x02) && ((receive_battery_state_data & 0x80) == 0)) ||
 8002cae:	2b00      	cmp	r3, #0
 8002cb0:	db16      	blt.n	8002ce0 <HAL_GPIO_EXTI_Callback+0x140>
				(((receive_battery_state_data & 0x80) == 0) && ((receive_battery_state_data & 0x30) != 0)))
 8002cb2:	4b2d      	ldr	r3, [pc, #180]	; (8002d68 <HAL_GPIO_EXTI_Callback+0x1c8>)
 8002cb4:	781b      	ldrb	r3, [r3, #0]
 8002cb6:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8002cba:	2b00      	cmp	r3, #0
 8002cbc:	d010      	beq.n	8002ce0 <HAL_GPIO_EXTI_Callback+0x140>
			{
				new_charge_stick = HAL_GetTick();
 8002cbe:	f001 f99b 	bl	8003ff8 <HAL_GetTick>
 8002cc2:	60f8      	str	r0, [r7, #12]
				if((new_charge_stick - old_charge_stick) > 500)
 8002cc4:	4b2b      	ldr	r3, [pc, #172]	; (8002d74 <HAL_GPIO_EXTI_Callback+0x1d4>)
 8002cc6:	681b      	ldr	r3, [r3, #0]
 8002cc8:	68fa      	ldr	r2, [r7, #12]
 8002cca:	1ad3      	subs	r3, r2, r3
 8002ccc:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8002cd0:	d920      	bls.n	8002d14 <HAL_GPIO_EXTI_Callback+0x174>
				{
					ShuntDownFlg = 1;
 8002cd2:	4b29      	ldr	r3, [pc, #164]	; (8002d78 <HAL_GPIO_EXTI_Callback+0x1d8>)
 8002cd4:	2201      	movs	r2, #1
 8002cd6:	701a      	strb	r2, [r3, #0]
					old_charge_stick = new_charge_stick;
 8002cd8:	4a26      	ldr	r2, [pc, #152]	; (8002d74 <HAL_GPIO_EXTI_Callback+0x1d4>)
 8002cda:	68fb      	ldr	r3, [r7, #12]
 8002cdc:	6013      	str	r3, [r2, #0]
				if((new_charge_stick - old_charge_stick) > 500)
 8002cde:	e019      	b.n	8002d14 <HAL_GPIO_EXTI_Callback+0x174>
				}
			}else
			{
				if(ShuntDownFlg == 1)
 8002ce0:	4b25      	ldr	r3, [pc, #148]	; (8002d78 <HAL_GPIO_EXTI_Callback+0x1d8>)
 8002ce2:	781b      	ldrb	r3, [r3, #0]
 8002ce4:	2b01      	cmp	r3, #1
 8002ce6:	d10f      	bne.n	8002d08 <HAL_GPIO_EXTI_Callback+0x168>
				{
					BatteryLevelBuf[0] = receive_battery_state_data;
 8002ce8:	4b1f      	ldr	r3, [pc, #124]	; (8002d68 <HAL_GPIO_EXTI_Callback+0x1c8>)
 8002cea:	781a      	ldrb	r2, [r3, #0]
 8002cec:	4b20      	ldr	r3, [pc, #128]	; (8002d70 <HAL_GPIO_EXTI_Callback+0x1d0>)
 8002cee:	701a      	strb	r2, [r3, #0]
					BatteryLevelBuf[1] = receive_battery_state_data;
 8002cf0:	4b1d      	ldr	r3, [pc, #116]	; (8002d68 <HAL_GPIO_EXTI_Callback+0x1c8>)
 8002cf2:	781a      	ldrb	r2, [r3, #0]
 8002cf4:	4b1e      	ldr	r3, [pc, #120]	; (8002d70 <HAL_GPIO_EXTI_Callback+0x1d0>)
 8002cf6:	705a      	strb	r2, [r3, #1]
					BatteryLevelBuf[2] = receive_battery_state_data;
 8002cf8:	4b1b      	ldr	r3, [pc, #108]	; (8002d68 <HAL_GPIO_EXTI_Callback+0x1c8>)
 8002cfa:	781a      	ldrb	r2, [r3, #0]
 8002cfc:	4b1c      	ldr	r3, [pc, #112]	; (8002d70 <HAL_GPIO_EXTI_Callback+0x1d0>)
 8002cfe:	709a      	strb	r2, [r3, #2]
					BatteryLevelBuf[3] = receive_battery_state_data;
 8002d00:	4b19      	ldr	r3, [pc, #100]	; (8002d68 <HAL_GPIO_EXTI_Callback+0x1c8>)
 8002d02:	781a      	ldrb	r2, [r3, #0]
 8002d04:	4b1a      	ldr	r3, [pc, #104]	; (8002d70 <HAL_GPIO_EXTI_Callback+0x1d0>)
 8002d06:	70da      	strb	r2, [r3, #3]
				}
				new_charge_stick = HAL_GetTick();
 8002d08:	f001 f976 	bl	8003ff8 <HAL_GetTick>
 8002d0c:	60f8      	str	r0, [r7, #12]
				old_charge_stick = new_charge_stick;
 8002d0e:	4a19      	ldr	r2, [pc, #100]	; (8002d74 <HAL_GPIO_EXTI_Callback+0x1d4>)
 8002d10:	68fb      	ldr	r3, [r7, #12]
 8002d12:	6013      	str	r3, [r2, #0]
			}
			ReceiveCount++;
 8002d14:	4b15      	ldr	r3, [pc, #84]	; (8002d6c <HAL_GPIO_EXTI_Callback+0x1cc>)
 8002d16:	781b      	ldrb	r3, [r3, #0]
 8002d18:	3301      	adds	r3, #1
 8002d1a:	b2da      	uxtb	r2, r3
 8002d1c:	4b13      	ldr	r3, [pc, #76]	; (8002d6c <HAL_GPIO_EXTI_Callback+0x1cc>)
 8002d1e:	701a      	strb	r2, [r3, #0]
			if(ReceiveCount > (RECVCOUNT-1))
 8002d20:	4b12      	ldr	r3, [pc, #72]	; (8002d6c <HAL_GPIO_EXTI_Callback+0x1cc>)
 8002d22:	781b      	ldrb	r3, [r3, #0]
 8002d24:	2b03      	cmp	r3, #3
 8002d26:	d902      	bls.n	8002d2e <HAL_GPIO_EXTI_Callback+0x18e>
			{
				ReceiveCount = 0;
 8002d28:	4b10      	ldr	r3, [pc, #64]	; (8002d6c <HAL_GPIO_EXTI_Callback+0x1cc>)
 8002d2a:	2200      	movs	r2, #0
 8002d2c:	701a      	strb	r2, [r3, #0]
			}
			interrupt_num = 0;
 8002d2e:	4b0d      	ldr	r3, [pc, #52]	; (8002d64 <HAL_GPIO_EXTI_Callback+0x1c4>)
 8002d30:	2200      	movs	r2, #0
 8002d32:	701a      	strb	r2, [r3, #0]
			last_time = 0;
 8002d34:	4b0a      	ldr	r3, [pc, #40]	; (8002d60 <HAL_GPIO_EXTI_Callback+0x1c0>)
 8002d36:	2200      	movs	r2, #0
 8002d38:	601a      	str	r2, [r3, #0]
			receivetime = 0;
 8002d3a:	4b08      	ldr	r3, [pc, #32]	; (8002d5c <HAL_GPIO_EXTI_Callback+0x1bc>)
 8002d3c:	2200      	movs	r2, #0
 8002d3e:	601a      	str	r2, [r3, #0]
			startflag = 0;
 8002d40:	4b04      	ldr	r3, [pc, #16]	; (8002d54 <HAL_GPIO_EXTI_Callback+0x1b4>)
 8002d42:	2200      	movs	r2, #0
 8002d44:	701a      	strb	r2, [r3, #0]
			process_flag = 1;
 8002d46:	4b0d      	ldr	r3, [pc, #52]	; (8002d7c <HAL_GPIO_EXTI_Callback+0x1dc>)
 8002d48:	2201      	movs	r2, #1
 8002d4a:	701a      	strb	r2, [r3, #0]
		}
	}
}
 8002d4c:	bf00      	nop
 8002d4e:	3710      	adds	r7, #16
 8002d50:	46bd      	mov	sp, r7
 8002d52:	bd80      	pop	{r7, pc}
 8002d54:	200007c4 	.word	0x200007c4
 8002d58:	40011000 	.word	0x40011000
 8002d5c:	20000978 	.word	0x20000978
 8002d60:	200007c0 	.word	0x200007c0
 8002d64:	200007c5 	.word	0x200007c5
 8002d68:	200007c7 	.word	0x200007c7
 8002d6c:	200007cc 	.word	0x200007cc
 8002d70:	200007c8 	.word	0x200007c8
 8002d74:	200007d0 	.word	0x200007d0
 8002d78:	2000005a 	.word	0x2000005a
 8002d7c:	200007c6 	.word	0x200007c6

08002d80 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8002d80:	b580      	push	{r7, lr}
 8002d82:	b088      	sub	sp, #32
 8002d84:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002d86:	f107 0310 	add.w	r3, r7, #16
 8002d8a:	2200      	movs	r2, #0
 8002d8c:	601a      	str	r2, [r3, #0]
 8002d8e:	605a      	str	r2, [r3, #4]
 8002d90:	609a      	str	r2, [r3, #8]
 8002d92:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8002d94:	4b66      	ldr	r3, [pc, #408]	; (8002f30 <MX_GPIO_Init+0x1b0>)
 8002d96:	699b      	ldr	r3, [r3, #24]
 8002d98:	4a65      	ldr	r2, [pc, #404]	; (8002f30 <MX_GPIO_Init+0x1b0>)
 8002d9a:	f043 0320 	orr.w	r3, r3, #32
 8002d9e:	6193      	str	r3, [r2, #24]
 8002da0:	4b63      	ldr	r3, [pc, #396]	; (8002f30 <MX_GPIO_Init+0x1b0>)
 8002da2:	699b      	ldr	r3, [r3, #24]
 8002da4:	f003 0320 	and.w	r3, r3, #32
 8002da8:	60fb      	str	r3, [r7, #12]
 8002daa:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002dac:	4b60      	ldr	r3, [pc, #384]	; (8002f30 <MX_GPIO_Init+0x1b0>)
 8002dae:	699b      	ldr	r3, [r3, #24]
 8002db0:	4a5f      	ldr	r2, [pc, #380]	; (8002f30 <MX_GPIO_Init+0x1b0>)
 8002db2:	f043 0310 	orr.w	r3, r3, #16
 8002db6:	6193      	str	r3, [r2, #24]
 8002db8:	4b5d      	ldr	r3, [pc, #372]	; (8002f30 <MX_GPIO_Init+0x1b0>)
 8002dba:	699b      	ldr	r3, [r3, #24]
 8002dbc:	f003 0310 	and.w	r3, r3, #16
 8002dc0:	60bb      	str	r3, [r7, #8]
 8002dc2:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002dc4:	4b5a      	ldr	r3, [pc, #360]	; (8002f30 <MX_GPIO_Init+0x1b0>)
 8002dc6:	699b      	ldr	r3, [r3, #24]
 8002dc8:	4a59      	ldr	r2, [pc, #356]	; (8002f30 <MX_GPIO_Init+0x1b0>)
 8002dca:	f043 0304 	orr.w	r3, r3, #4
 8002dce:	6193      	str	r3, [r2, #24]
 8002dd0:	4b57      	ldr	r3, [pc, #348]	; (8002f30 <MX_GPIO_Init+0x1b0>)
 8002dd2:	699b      	ldr	r3, [r3, #24]
 8002dd4:	f003 0304 	and.w	r3, r3, #4
 8002dd8:	607b      	str	r3, [r7, #4]
 8002dda:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002ddc:	4b54      	ldr	r3, [pc, #336]	; (8002f30 <MX_GPIO_Init+0x1b0>)
 8002dde:	699b      	ldr	r3, [r3, #24]
 8002de0:	4a53      	ldr	r2, [pc, #332]	; (8002f30 <MX_GPIO_Init+0x1b0>)
 8002de2:	f043 0308 	orr.w	r3, r3, #8
 8002de6:	6193      	str	r3, [r2, #24]
 8002de8:	4b51      	ldr	r3, [pc, #324]	; (8002f30 <MX_GPIO_Init+0x1b0>)
 8002dea:	699b      	ldr	r3, [r3, #24]
 8002dec:	f003 0308 	and.w	r3, r3, #8
 8002df0:	603b      	str	r3, [r7, #0]
 8002df2:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, WAVE_A_EN_Pin|KEY_CONTROL_Pin, GPIO_PIN_RESET);
 8002df4:	2200      	movs	r2, #0
 8002df6:	2141      	movs	r1, #65	; 0x41
 8002df8:	484e      	ldr	r0, [pc, #312]	; (8002f34 <MX_GPIO_Init+0x1b4>)
 8002dfa:	f002 fc66 	bl	80056ca <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, MOTOR_GATE_Pin|CONTROL_CLOSE_Pin|MPDCDC_EN_Pin|WAVE_B_EN_Pin, GPIO_PIN_RESET);
 8002dfe:	2200      	movs	r2, #0
 8002e00:	f249 1108 	movw	r1, #37128	; 0x9108
 8002e04:	484c      	ldr	r0, [pc, #304]	; (8002f38 <MX_GPIO_Init+0x1b8>)
 8002e06:	f002 fc60 	bl	80056ca <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, BOOT1_Pin|LTDCDC_EN_Pin, GPIO_PIN_RESET);
 8002e0a:	2200      	movs	r2, #0
 8002e0c:	2184      	movs	r1, #132	; 0x84
 8002e0e:	484b      	ldr	r0, [pc, #300]	; (8002f3c <MX_GPIO_Init+0x1bc>)
 8002e10:	f002 fc5b 	bl	80056ca <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, B_SCLK_Pin|B_SDATA_Pin|B_FSYNC_Pin, GPIO_PIN_SET);
 8002e14:	2201      	movs	r2, #1
 8002e16:	f44f 51e0 	mov.w	r1, #7168	; 0x1c00
 8002e1a:	4846      	ldr	r0, [pc, #280]	; (8002f34 <MX_GPIO_Init+0x1b4>)
 8002e1c:	f002 fc55 	bl	80056ca <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(A_SCLK_GPIO_Port, A_SCLK_Pin, GPIO_PIN_SET);
 8002e20:	2201      	movs	r2, #1
 8002e22:	2104      	movs	r1, #4
 8002e24:	4846      	ldr	r0, [pc, #280]	; (8002f40 <MX_GPIO_Init+0x1c0>)
 8002e26:	f002 fc50 	bl	80056ca <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, A_SDATA_Pin|A_FSYNC_Pin, GPIO_PIN_SET);
 8002e2a:	2201      	movs	r2, #1
 8002e2c:	2118      	movs	r1, #24
 8002e2e:	4843      	ldr	r0, [pc, #268]	; (8002f3c <MX_GPIO_Init+0x1bc>)
 8002e30:	f002 fc4b 	bl	80056ca <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PCPin PCPin */
  GPIO_InitStruct.Pin = WAVE_A_EN_Pin|KEY_CONTROL_Pin;
 8002e34:	2341      	movs	r3, #65	; 0x41
 8002e36:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002e38:	2301      	movs	r3, #1
 8002e3a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8002e3c:	2302      	movs	r3, #2
 8002e3e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002e40:	2303      	movs	r3, #3
 8002e42:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002e44:	f107 0310 	add.w	r3, r7, #16
 8002e48:	4619      	mov	r1, r3
 8002e4a:	483a      	ldr	r0, [pc, #232]	; (8002f34 <MX_GPIO_Init+0x1b4>)
 8002e4c:	f002 faa2 	bl	8005394 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin PAPin PAPin */
  GPIO_InitStruct.Pin = MOTOR_GATE_Pin|CONTROL_CLOSE_Pin|MPDCDC_EN_Pin|WAVE_B_EN_Pin;
 8002e50:	f249 1308 	movw	r3, #37128	; 0x9108
 8002e54:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002e56:	2301      	movs	r3, #1
 8002e58:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8002e5a:	2302      	movs	r3, #2
 8002e5c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002e5e:	2303      	movs	r3, #3
 8002e60:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002e62:	f107 0310 	add.w	r3, r7, #16
 8002e66:	4619      	mov	r1, r3
 8002e68:	4833      	ldr	r0, [pc, #204]	; (8002f38 <MX_GPIO_Init+0x1b8>)
 8002e6a:	f002 fa93 	bl	8005394 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = BOOT1_Pin;
 8002e6e:	2304      	movs	r3, #4
 8002e70:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002e72:	2301      	movs	r3, #1
 8002e74:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8002e76:	2302      	movs	r3, #2
 8002e78:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002e7a:	2302      	movs	r3, #2
 8002e7c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(BOOT1_GPIO_Port, &GPIO_InitStruct);
 8002e7e:	f107 0310 	add.w	r3, r7, #16
 8002e82:	4619      	mov	r1, r3
 8002e84:	482d      	ldr	r0, [pc, #180]	; (8002f3c <MX_GPIO_Init+0x1bc>)
 8002e86:	f002 fa85 	bl	8005394 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = CHARGE_STATE_Pin;
 8002e8a:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002e8e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 8002e90:	4b2c      	ldr	r3, [pc, #176]	; (8002f44 <MX_GPIO_Init+0x1c4>)
 8002e92:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002e94:	2301      	movs	r3, #1
 8002e96:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(CHARGE_STATE_GPIO_Port, &GPIO_InitStruct);
 8002e98:	f107 0310 	add.w	r3, r7, #16
 8002e9c:	4619      	mov	r1, r3
 8002e9e:	4825      	ldr	r0, [pc, #148]	; (8002f34 <MX_GPIO_Init+0x1b4>)
 8002ea0:	f002 fa78 	bl	8005394 <HAL_GPIO_Init>

  /*Configure GPIO pins : PCPin PCPin PCPin */
  GPIO_InitStruct.Pin = B_SCLK_Pin|B_SDATA_Pin|B_FSYNC_Pin;
 8002ea4:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 8002ea8:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002eaa:	2301      	movs	r3, #1
 8002eac:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002eae:	2301      	movs	r3, #1
 8002eb0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002eb2:	2303      	movs	r3, #3
 8002eb4:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002eb6:	f107 0310 	add.w	r3, r7, #16
 8002eba:	4619      	mov	r1, r3
 8002ebc:	481d      	ldr	r0, [pc, #116]	; (8002f34 <MX_GPIO_Init+0x1b4>)
 8002ebe:	f002 fa69 	bl	8005394 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = A_SCLK_Pin;
 8002ec2:	2304      	movs	r3, #4
 8002ec4:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002ec6:	2301      	movs	r3, #1
 8002ec8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002eca:	2301      	movs	r3, #1
 8002ecc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002ece:	2303      	movs	r3, #3
 8002ed0:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(A_SCLK_GPIO_Port, &GPIO_InitStruct);
 8002ed2:	f107 0310 	add.w	r3, r7, #16
 8002ed6:	4619      	mov	r1, r3
 8002ed8:	4819      	ldr	r0, [pc, #100]	; (8002f40 <MX_GPIO_Init+0x1c0>)
 8002eda:	f002 fa5b 	bl	8005394 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin */
  GPIO_InitStruct.Pin = A_SDATA_Pin|A_FSYNC_Pin;
 8002ede:	2318      	movs	r3, #24
 8002ee0:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002ee2:	2301      	movs	r3, #1
 8002ee4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002ee6:	2301      	movs	r3, #1
 8002ee8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002eea:	2303      	movs	r3, #3
 8002eec:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002eee:	f107 0310 	add.w	r3, r7, #16
 8002ef2:	4619      	mov	r1, r3
 8002ef4:	4811      	ldr	r0, [pc, #68]	; (8002f3c <MX_GPIO_Init+0x1bc>)
 8002ef6:	f002 fa4d 	bl	8005394 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LTDCDC_EN_Pin;
 8002efa:	2380      	movs	r3, #128	; 0x80
 8002efc:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002efe:	2301      	movs	r3, #1
 8002f00:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8002f02:	2302      	movs	r3, #2
 8002f04:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002f06:	2303      	movs	r3, #3
 8002f08:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(LTDCDC_EN_GPIO_Port, &GPIO_InitStruct);
 8002f0a:	f107 0310 	add.w	r3, r7, #16
 8002f0e:	4619      	mov	r1, r3
 8002f10:	480a      	ldr	r0, [pc, #40]	; (8002f3c <MX_GPIO_Init+0x1bc>)
 8002f12:	f002 fa3f 	bl	8005394 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 3, 0);
 8002f16:	2200      	movs	r2, #0
 8002f18:	2103      	movs	r1, #3
 8002f1a:	2017      	movs	r0, #23
 8002f1c:	f001 fe09 	bl	8004b32 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8002f20:	2017      	movs	r0, #23
 8002f22:	f001 fe22 	bl	8004b6a <HAL_NVIC_EnableIRQ>

}
 8002f26:	bf00      	nop
 8002f28:	3720      	adds	r7, #32
 8002f2a:	46bd      	mov	sp, r7
 8002f2c:	bd80      	pop	{r7, pc}
 8002f2e:	bf00      	nop
 8002f30:	40021000 	.word	0x40021000
 8002f34:	40011000 	.word	0x40011000
 8002f38:	40010800 	.word	0x40010800
 8002f3c:	40010c00 	.word	0x40010c00
 8002f40:	40011400 	.word	0x40011400
 8002f44:	10310000 	.word	0x10310000

08002f48 <MX_IWDG_Init>:

IWDG_HandleTypeDef hiwdg;

/* IWDG init function */
void MX_IWDG_Init(void)
{
 8002f48:	b580      	push	{r7, lr}
 8002f4a:	af00      	add	r7, sp, #0
  /* USER CODE END IWDG_Init 0 */

  /* USER CODE BEGIN IWDG_Init 1 */

  /* USER CODE END IWDG_Init 1 */
  hiwdg.Instance = IWDG;
 8002f4c:	4b09      	ldr	r3, [pc, #36]	; (8002f74 <MX_IWDG_Init+0x2c>)
 8002f4e:	4a0a      	ldr	r2, [pc, #40]	; (8002f78 <MX_IWDG_Init+0x30>)
 8002f50:	601a      	str	r2, [r3, #0]
  hiwdg.Init.Prescaler = IWDG_PRESCALER_256;
 8002f52:	4b08      	ldr	r3, [pc, #32]	; (8002f74 <MX_IWDG_Init+0x2c>)
 8002f54:	2206      	movs	r2, #6
 8002f56:	605a      	str	r2, [r3, #4]
  hiwdg.Init.Reload = 78;
 8002f58:	4b06      	ldr	r3, [pc, #24]	; (8002f74 <MX_IWDG_Init+0x2c>)
 8002f5a:	224e      	movs	r2, #78	; 0x4e
 8002f5c:	609a      	str	r2, [r3, #8]
  if (HAL_IWDG_Init(&hiwdg) != HAL_OK)
 8002f5e:	4805      	ldr	r0, [pc, #20]	; (8002f74 <MX_IWDG_Init+0x2c>)
 8002f60:	f002 fbe4 	bl	800572c <HAL_IWDG_Init>
 8002f64:	4603      	mov	r3, r0
 8002f66:	2b00      	cmp	r3, #0
 8002f68:	d001      	beq.n	8002f6e <MX_IWDG_Init+0x26>
  {
    Error_Handler();
 8002f6a:	f000 f97b 	bl	8003264 <Error_Handler>
  }
  /* USER CODE BEGIN IWDG_Init 2 */

  /* USER CODE END IWDG_Init 2 */

}
 8002f6e:	bf00      	nop
 8002f70:	bd80      	pop	{r7, pc}
 8002f72:	bf00      	nop
 8002f74:	200007d4 	.word	0x200007d4
 8002f78:	40003000 	.word	0x40003000

08002f7c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002f7c:	b580      	push	{r7, lr}
 8002f7e:	b082      	sub	sp, #8
 8002f80:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002f82:	f000 ffe1 	bl	8003f48 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002f86:	f000 f883 	bl	8003090 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002f8a:	f7ff fef9 	bl	8002d80 <MX_GPIO_Init>
  MX_DMA_Init();
 8002f8e:	f7ff fc2b 	bl	80027e8 <MX_DMA_Init>
  MX_TIM3_Init();
 8002f92:	f000 fc8b 	bl	80038ac <MX_TIM3_Init>
  MX_USART1_UART_Init();
 8002f96:	f000 fe5b 	bl	8003c50 <MX_USART1_UART_Init>
  MX_USART3_UART_Init();
 8002f9a:	f000 fe83 	bl	8003ca4 <MX_USART3_UART_Init>
  MX_TIM2_Init();
 8002f9e:	f000 fc39 	bl	8003814 <MX_TIM2_Init>
  MX_IWDG_Init();
 8002fa2:	f7ff ffd1 	bl	8002f48 <MX_IWDG_Init>
  MX_TIM4_Init();
 8002fa6:	f000 fd03 	bl	80039b0 <MX_TIM4_Init>
  MX_ADC1_Init();
 8002faa:	f7fe fa33 	bl	8001414 <MX_ADC1_Init>
  MX_TIM1_Init();
 8002fae:	f000 fbe1 	bl	8003774 <MX_TIM1_Init>
  /* USER CODE BEGIN 2 */
  __HAL_UART_ENABLE_IT(&huart3, UART_IT_IDLE);
 8002fb2:	4b2e      	ldr	r3, [pc, #184]	; (800306c <main+0xf0>)
 8002fb4:	681b      	ldr	r3, [r3, #0]
 8002fb6:	68da      	ldr	r2, [r3, #12]
 8002fb8:	4b2c      	ldr	r3, [pc, #176]	; (800306c <main+0xf0>)
 8002fba:	681b      	ldr	r3, [r3, #0]
 8002fbc:	f042 0210 	orr.w	r2, r2, #16
 8002fc0:	60da      	str	r2, [r3, #12]
  __HAL_DMA_ENABLE_IT(&hdma_usart3_tx, DMA_IT_TC);
 8002fc2:	4b2b      	ldr	r3, [pc, #172]	; (8003070 <main+0xf4>)
 8002fc4:	681b      	ldr	r3, [r3, #0]
 8002fc6:	681a      	ldr	r2, [r3, #0]
 8002fc8:	4b29      	ldr	r3, [pc, #164]	; (8003070 <main+0xf4>)
 8002fca:	681b      	ldr	r3, [r3, #0]
 8002fcc:	f042 0202 	orr.w	r2, r2, #2
 8002fd0:	601a      	str	r2, [r3, #0]
  __HAL_UART_CLEAR_IDLEFLAG(&huart3);
 8002fd2:	2300      	movs	r3, #0
 8002fd4:	607b      	str	r3, [r7, #4]
 8002fd6:	4b25      	ldr	r3, [pc, #148]	; (800306c <main+0xf0>)
 8002fd8:	681b      	ldr	r3, [r3, #0]
 8002fda:	681b      	ldr	r3, [r3, #0]
 8002fdc:	607b      	str	r3, [r7, #4]
 8002fde:	4b23      	ldr	r3, [pc, #140]	; (800306c <main+0xf0>)
 8002fe0:	681b      	ldr	r3, [r3, #0]
 8002fe2:	685b      	ldr	r3, [r3, #4]
 8002fe4:	607b      	str	r3, [r7, #4]
 8002fe6:	687b      	ldr	r3, [r7, #4]
  HAL_UART_Receive_DMA(&huart3, p_IsToReceive, MAX_RX_LEN);
 8002fe8:	4b22      	ldr	r3, [pc, #136]	; (8003074 <main+0xf8>)
 8002fea:	681b      	ldr	r3, [r3, #0]
 8002fec:	2280      	movs	r2, #128	; 0x80
 8002fee:	4619      	mov	r1, r3
 8002ff0:	481e      	ldr	r0, [pc, #120]	; (800306c <main+0xf0>)
 8002ff2:	f004 fae7 	bl	80075c4 <HAL_UART_Receive_DMA>

  HAL_TIM_Base_Start_IT(&htim1);
 8002ff6:	4820      	ldr	r0, [pc, #128]	; (8003078 <main+0xfc>)
 8002ff8:	f003 fa26 	bl	8006448 <HAL_TIM_Base_Start_IT>
  HAL_TIM_Base_Start_IT(&htim2);
 8002ffc:	481f      	ldr	r0, [pc, #124]	; (800307c <main+0x100>)
 8002ffe:	f003 fa23 	bl	8006448 <HAL_TIM_Base_Start_IT>
  HAL_TIM_Base_Start(&htim3);
 8003002:	481f      	ldr	r0, [pc, #124]	; (8003080 <main+0x104>)
 8003004:	f003 f9b0 	bl	8006368 <HAL_TIM_Base_Start>
  HAL_TIM_Base_Start(&htim4);
 8003008:	481e      	ldr	r0, [pc, #120]	; (8003084 <main+0x108>)
 800300a:	f003 f9ad 	bl	8006368 <HAL_TIM_Base_Start>
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1);
 800300e:	2100      	movs	r1, #0
 8003010:	481b      	ldr	r0, [pc, #108]	; (8003080 <main+0x104>)
 8003012:	f003 fac3 	bl	800659c <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_2);
 8003016:	2104      	movs	r1, #4
 8003018:	4819      	ldr	r0, [pc, #100]	; (8003080 <main+0x104>)
 800301a:	f003 fabf 	bl	800659c <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_3);
 800301e:	2108      	movs	r1, #8
 8003020:	4818      	ldr	r0, [pc, #96]	; (8003084 <main+0x108>)
 8003022:	f003 fabb 	bl	800659c <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_4);
 8003026:	210c      	movs	r1, #12
 8003028:	4816      	ldr	r0, [pc, #88]	; (8003084 <main+0x108>)
 800302a:	f003 fab7 	bl	800659c <HAL_TIM_PWM_Start>


  Encrypt_ApplicaStar();
 800302e:	f7ff fd63 	bl	8002af8 <Encrypt_ApplicaStar>
  ADC1_Init();
 8003032:	f7fe fa97 	bl	8001564 <ADC1_Init>
  System_Init();
 8003036:	f7fe fd07 	bl	8001a48 <System_Init>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  ADC1_GetBatteryVol();
 800303a:	f7fe faa3 	bl	8001584 <ADC1_GetBatteryVol>
	  Battery_LevelReceive();
 800303e:	f7fe fbad 	bl	800179c <Battery_LevelReceive>
	  if(battery_send_intervaltime >= 2)
 8003042:	4b11      	ldr	r3, [pc, #68]	; (8003088 <main+0x10c>)
 8003044:	681b      	ldr	r3, [r3, #0]
 8003046:	2b01      	cmp	r3, #1
 8003048:	d904      	bls.n	8003054 <main+0xd8>
	  {
		  battery_send_intervaltime = 0;
 800304a:	4b0f      	ldr	r3, [pc, #60]	; (8003088 <main+0x10c>)
 800304c:	2200      	movs	r2, #0
 800304e:	601a      	str	r2, [r3, #0]
		  Battery_LevelSend();
 8003050:	f7fe fc56 	bl	8001900 <Battery_LevelSend>
	  }
	  Usart3_ReceiveData();
 8003054:	f7fe fe8a 	bl	8001d6c <Usart3_ReceiveData>
	  Ultra_FourStates();
 8003058:	f7ff f8ea 	bl	8002230 <Ultra_FourStates>
	  Log_Writer2Flash();
 800305c:	f7ff fa84 	bl	8002568 <Log_Writer2Flash>
	  Warning_LowBattery();
 8003060:	f7ff fb0e 	bl	8002680 <Warning_LowBattery>
	  HAL_IWDG_Refresh(&hiwdg);
 8003064:	4809      	ldr	r0, [pc, #36]	; (800308c <main+0x110>)
 8003066:	f002 fba3 	bl	80057b0 <HAL_IWDG_Refresh>
	  ADC1_GetBatteryVol();
 800306a:	e7e6      	b.n	800303a <main+0xbe>
 800306c:	20000b00 	.word	0x20000b00
 8003070:	20000b8c 	.word	0x20000b8c
 8003074:	20000060 	.word	0x20000060
 8003078:	20000998 	.word	0x20000998
 800307c:	200009e0 	.word	0x200009e0
 8003080:	20000a28 	.word	0x20000a28
 8003084:	20000a70 	.word	0x20000a70
 8003088:	20000980 	.word	0x20000980
 800308c:	200007d4 	.word	0x200007d4

08003090 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8003090:	b580      	push	{r7, lr}
 8003092:	b094      	sub	sp, #80	; 0x50
 8003094:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8003096:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800309a:	2228      	movs	r2, #40	; 0x28
 800309c:	2100      	movs	r1, #0
 800309e:	4618      	mov	r0, r3
 80030a0:	f006 fa53 	bl	800954a <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80030a4:	f107 0314 	add.w	r3, r7, #20
 80030a8:	2200      	movs	r2, #0
 80030aa:	601a      	str	r2, [r3, #0]
 80030ac:	605a      	str	r2, [r3, #4]
 80030ae:	609a      	str	r2, [r3, #8]
 80030b0:	60da      	str	r2, [r3, #12]
 80030b2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80030b4:	1d3b      	adds	r3, r7, #4
 80030b6:	2200      	movs	r2, #0
 80030b8:	601a      	str	r2, [r3, #0]
 80030ba:	605a      	str	r2, [r3, #4]
 80030bc:	609a      	str	r2, [r3, #8]
 80030be:	60da      	str	r2, [r3, #12]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI|RCC_OSCILLATORTYPE_HSE;
 80030c0:	2309      	movs	r3, #9
 80030c2:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80030c4:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80030c8:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 80030ca:	2300      	movs	r3, #0
 80030cc:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80030ce:	2301      	movs	r3, #1
 80030d0:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 80030d2:	2301      	movs	r3, #1
 80030d4:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80030d6:	2302      	movs	r3, #2
 80030d8:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80030da:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80030de:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 80030e0:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 80030e4:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80030e6:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80030ea:	4618      	mov	r0, r3
 80030ec:	f002 fb70 	bl	80057d0 <HAL_RCC_OscConfig>
 80030f0:	4603      	mov	r3, r0
 80030f2:	2b00      	cmp	r3, #0
 80030f4:	d001      	beq.n	80030fa <SystemClock_Config+0x6a>
  {
    Error_Handler();
 80030f6:	f000 f8b5 	bl	8003264 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80030fa:	230f      	movs	r3, #15
 80030fc:	617b      	str	r3, [r7, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80030fe:	2302      	movs	r3, #2
 8003100:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8003102:	2300      	movs	r3, #0
 8003104:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8003106:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800310a:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800310c:	2300      	movs	r3, #0
 800310e:	627b      	str	r3, [r7, #36]	; 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8003110:	f107 0314 	add.w	r3, r7, #20
 8003114:	2102      	movs	r1, #2
 8003116:	4618      	mov	r0, r3
 8003118:	f002 fddc 	bl	8005cd4 <HAL_RCC_ClockConfig>
 800311c:	4603      	mov	r3, r0
 800311e:	2b00      	cmp	r3, #0
 8003120:	d001      	beq.n	8003126 <SystemClock_Config+0x96>
  {
    Error_Handler();
 8003122:	f000 f89f 	bl	8003264 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8003126:	2302      	movs	r3, #2
 8003128:	607b      	str	r3, [r7, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV8;
 800312a:	f44f 4340 	mov.w	r3, #49152	; 0xc000
 800312e:	60fb      	str	r3, [r7, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8003130:	1d3b      	adds	r3, r7, #4
 8003132:	4618      	mov	r0, r3
 8003134:	f002 ff5c 	bl	8005ff0 <HAL_RCCEx_PeriphCLKConfig>
 8003138:	4603      	mov	r3, r0
 800313a:	2b00      	cmp	r3, #0
 800313c:	d001      	beq.n	8003142 <SystemClock_Config+0xb2>
  {
    Error_Handler();
 800313e:	f000 f891 	bl	8003264 <Error_Handler>
  }
}
 8003142:	bf00      	nop
 8003144:	3750      	adds	r7, #80	; 0x50
 8003146:	46bd      	mov	sp, r7
 8003148:	bd80      	pop	{r7, pc}
	...

0800314c <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800314c:	b480      	push	{r7}
 800314e:	b083      	sub	sp, #12
 8003150:	af00      	add	r7, sp, #0
 8003152:	6078      	str	r0, [r7, #4]

  /* USER CODE END Callback 0 */

  /* USER CODE BEGIN Callback 1 */
	//100us
	if(htim->Instance == TIM2)
 8003154:	687b      	ldr	r3, [r7, #4]
 8003156:	681b      	ldr	r3, [r3, #0]
 8003158:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800315c:	d113      	bne.n	8003186 <HAL_TIM_PeriodElapsedCallback+0x3a>
	{
		receivetime++;
 800315e:	4b2f      	ldr	r3, [pc, #188]	; (800321c <HAL_TIM_PeriodElapsedCallback+0xd0>)
 8003160:	681b      	ldr	r3, [r3, #0]
 8003162:	3301      	adds	r3, #1
 8003164:	4a2d      	ldr	r2, [pc, #180]	; (800321c <HAL_TIM_PeriodElapsedCallback+0xd0>)
 8003166:	6013      	str	r3, [r2, #0]
		tim2_count1++;
 8003168:	4b2d      	ldr	r3, [pc, #180]	; (8003220 <HAL_TIM_PeriodElapsedCallback+0xd4>)
 800316a:	681b      	ldr	r3, [r3, #0]
 800316c:	3301      	adds	r3, #1
 800316e:	4a2c      	ldr	r2, [pc, #176]	; (8003220 <HAL_TIM_PeriodElapsedCallback+0xd4>)
 8003170:	6013      	str	r3, [r2, #0]
		ultrasound_worktime++;
 8003172:	4b2c      	ldr	r3, [pc, #176]	; (8003224 <HAL_TIM_PeriodElapsedCallback+0xd8>)
 8003174:	681b      	ldr	r3, [r3, #0]
 8003176:	3301      	adds	r3, #1
 8003178:	4a2a      	ldr	r2, [pc, #168]	; (8003224 <HAL_TIM_PeriodElapsedCallback+0xd8>)
 800317a:	6013      	str	r3, [r2, #0]
		Motor_Worktime++;
 800317c:	4b2a      	ldr	r3, [pc, #168]	; (8003228 <HAL_TIM_PeriodElapsedCallback+0xdc>)
 800317e:	681b      	ldr	r3, [r3, #0]
 8003180:	3301      	adds	r3, #1
 8003182:	4a29      	ldr	r2, [pc, #164]	; (8003228 <HAL_TIM_PeriodElapsedCallback+0xdc>)
 8003184:	6013      	str	r3, [r2, #0]
	}

	//10ms
	if(htim->Instance == TIM1)
 8003186:	687b      	ldr	r3, [r7, #4]
 8003188:	681b      	ldr	r3, [r3, #0]
 800318a:	4a28      	ldr	r2, [pc, #160]	; (800322c <HAL_TIM_PeriodElapsedCallback+0xe0>)
 800318c:	4293      	cmp	r3, r2
 800318e:	d13f      	bne.n	8003210 <HAL_TIM_PeriodElapsedCallback+0xc4>
	{
		tim4_count1++;
 8003190:	4b27      	ldr	r3, [pc, #156]	; (8003230 <HAL_TIM_PeriodElapsedCallback+0xe4>)
 8003192:	681b      	ldr	r3, [r3, #0]
 8003194:	3301      	adds	r3, #1
 8003196:	4a26      	ldr	r2, [pc, #152]	; (8003230 <HAL_TIM_PeriodElapsedCallback+0xe4>)
 8003198:	6013      	str	r3, [r2, #0]
		tim4_count2++;
 800319a:	4b26      	ldr	r3, [pc, #152]	; (8003234 <HAL_TIM_PeriodElapsedCallback+0xe8>)
 800319c:	681b      	ldr	r3, [r3, #0]
 800319e:	3301      	adds	r3, #1
 80031a0:	4a24      	ldr	r2, [pc, #144]	; (8003234 <HAL_TIM_PeriodElapsedCallback+0xe8>)
 80031a2:	6013      	str	r3, [r2, #0]
		tim4_count3++;
 80031a4:	4b24      	ldr	r3, [pc, #144]	; (8003238 <HAL_TIM_PeriodElapsedCallback+0xec>)
 80031a6:	681b      	ldr	r3, [r3, #0]
 80031a8:	3301      	adds	r3, #1
 80031aa:	4a23      	ldr	r2, [pc, #140]	; (8003238 <HAL_TIM_PeriodElapsedCallback+0xec>)
 80031ac:	6013      	str	r3, [r2, #0]
		PowerOnCount++;
 80031ae:	4b23      	ldr	r3, [pc, #140]	; (800323c <HAL_TIM_PeriodElapsedCallback+0xf0>)
 80031b0:	681b      	ldr	r3, [r3, #0]
 80031b2:	3301      	adds	r3, #1
 80031b4:	4a21      	ldr	r2, [pc, #132]	; (800323c <HAL_TIM_PeriodElapsedCallback+0xf0>)
 80031b6:	6013      	str	r3, [r2, #0]
		ShuntDowmCount++;
 80031b8:	4b21      	ldr	r3, [pc, #132]	; (8003240 <HAL_TIM_PeriodElapsedCallback+0xf4>)
 80031ba:	681b      	ldr	r3, [r3, #0]
 80031bc:	3301      	adds	r3, #1
 80031be:	4a20      	ldr	r2, [pc, #128]	; (8003240 <HAL_TIM_PeriodElapsedCallback+0xf4>)
 80031c0:	6013      	str	r3, [r2, #0]

		if(PowerOnCount > 150)
 80031c2:	4b1e      	ldr	r3, [pc, #120]	; (800323c <HAL_TIM_PeriodElapsedCallback+0xf0>)
 80031c4:	681b      	ldr	r3, [r3, #0]
 80031c6:	2b96      	cmp	r3, #150	; 0x96
 80031c8:	d902      	bls.n	80031d0 <HAL_TIM_PeriodElapsedCallback+0x84>
		{

			CompleteFlg = 1;
 80031ca:	4b1e      	ldr	r3, [pc, #120]	; (8003244 <HAL_TIM_PeriodElapsedCallback+0xf8>)
 80031cc:	2201      	movs	r2, #1
 80031ce:	701a      	strb	r2, [r3, #0]
		}
		if(WorkStartFlg == 1)
 80031d0:	4b1d      	ldr	r3, [pc, #116]	; (8003248 <HAL_TIM_PeriodElapsedCallback+0xfc>)
 80031d2:	781b      	ldrb	r3, [r3, #0]
 80031d4:	2b01      	cmp	r3, #1
 80031d6:	d104      	bne.n	80031e2 <HAL_TIM_PeriodElapsedCallback+0x96>
		{
			WorkTime++;
 80031d8:	4b1c      	ldr	r3, [pc, #112]	; (800324c <HAL_TIM_PeriodElapsedCallback+0x100>)
 80031da:	681b      	ldr	r3, [r3, #0]
 80031dc:	3301      	adds	r3, #1
 80031de:	4a1b      	ldr	r2, [pc, #108]	; (800324c <HAL_TIM_PeriodElapsedCallback+0x100>)
 80031e0:	6013      	str	r3, [r2, #0]
		}
		if((Low_Battery_Flg == 1) && (battery_level_state < boost_battery_level1))
 80031e2:	4b1b      	ldr	r3, [pc, #108]	; (8003250 <HAL_TIM_PeriodElapsedCallback+0x104>)
 80031e4:	781b      	ldrb	r3, [r3, #0]
 80031e6:	2b01      	cmp	r3, #1
 80031e8:	d108      	bne.n	80031fc <HAL_TIM_PeriodElapsedCallback+0xb0>
 80031ea:	4b1a      	ldr	r3, [pc, #104]	; (8003254 <HAL_TIM_PeriodElapsedCallback+0x108>)
 80031ec:	781b      	ldrb	r3, [r3, #0]
 80031ee:	2b05      	cmp	r3, #5
 80031f0:	d804      	bhi.n	80031fc <HAL_TIM_PeriodElapsedCallback+0xb0>
		{
			Charge_Time++;
 80031f2:	4b19      	ldr	r3, [pc, #100]	; (8003258 <HAL_TIM_PeriodElapsedCallback+0x10c>)
 80031f4:	681b      	ldr	r3, [r3, #0]
 80031f6:	3301      	adds	r3, #1
 80031f8:	4a17      	ldr	r2, [pc, #92]	; (8003258 <HAL_TIM_PeriodElapsedCallback+0x10c>)
 80031fa:	6013      	str	r3, [r2, #0]
		}
		ultrasound_standby_time++;
 80031fc:	4b17      	ldr	r3, [pc, #92]	; (800325c <HAL_TIM_PeriodElapsedCallback+0x110>)
 80031fe:	681b      	ldr	r3, [r3, #0]
 8003200:	3301      	adds	r3, #1
 8003202:	4a16      	ldr	r2, [pc, #88]	; (800325c <HAL_TIM_PeriodElapsedCallback+0x110>)
 8003204:	6013      	str	r3, [r2, #0]
		battery_send_intervaltime++;
 8003206:	4b16      	ldr	r3, [pc, #88]	; (8003260 <HAL_TIM_PeriodElapsedCallback+0x114>)
 8003208:	681b      	ldr	r3, [r3, #0]
 800320a:	3301      	adds	r3, #1
 800320c:	4a14      	ldr	r2, [pc, #80]	; (8003260 <HAL_TIM_PeriodElapsedCallback+0x114>)
 800320e:	6013      	str	r3, [r2, #0]
	}
  /* USER CODE END Callback 1 */
}
 8003210:	bf00      	nop
 8003212:	370c      	adds	r7, #12
 8003214:	46bd      	mov	sp, r7
 8003216:	bc80      	pop	{r7}
 8003218:	4770      	bx	lr
 800321a:	bf00      	nop
 800321c:	20000978 	.word	0x20000978
 8003220:	20000990 	.word	0x20000990
 8003224:	20000994 	.word	0x20000994
 8003228:	200007e0 	.word	0x200007e0
 800322c:	40012c00 	.word	0x40012c00
 8003230:	20000984 	.word	0x20000984
 8003234:	20000988 	.word	0x20000988
 8003238:	2000098c 	.word	0x2000098c
 800323c:	200007e4 	.word	0x200007e4
 8003240:	20000360 	.word	0x20000360
 8003244:	200007e8 	.word	0x200007e8
 8003248:	20000348 	.word	0x20000348
 800324c:	2000034c 	.word	0x2000034c
 8003250:	20000355 	.word	0x20000355
 8003254:	20000026 	.word	0x20000026
 8003258:	20000358 	.word	0x20000358
 800325c:	2000097c 	.word	0x2000097c
 8003260:	20000980 	.word	0x20000980

08003264 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8003264:	b480      	push	{r7}
 8003266:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8003268:	b672      	cpsid	i
}
 800326a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800326c:	e7fe      	b.n	800326c <Error_Handler+0x8>
	...

08003270 <Mcu_GpioInit>:
********************************************************************************
*/
#include "mcu_gpio.h"

void Mcu_GpioInit(void)
{
 8003270:	b580      	push	{r7, lr}
 8003272:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(CONTROL_CLOSE_GPIO_Port, CONTROL_CLOSE_Pin, GPIO_PIN_RESET);
 8003274:	2200      	movs	r2, #0
 8003276:	f44f 7180 	mov.w	r1, #256	; 0x100
 800327a:	4816      	ldr	r0, [pc, #88]	; (80032d4 <Mcu_GpioInit+0x64>)
 800327c:	f002 fa25 	bl	80056ca <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(MPDCDC_EN_GPIO_Port, MPDCDC_EN_Pin, GPIO_PIN_SET);
 8003280:	2201      	movs	r2, #1
 8003282:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8003286:	4813      	ldr	r0, [pc, #76]	; (80032d4 <Mcu_GpioInit+0x64>)
 8003288:	f002 fa1f 	bl	80056ca <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LTDCDC_EN_GPIO_Port, LTDCDC_EN_Pin, GPIO_PIN_RESET);
 800328c:	2200      	movs	r2, #0
 800328e:	2180      	movs	r1, #128	; 0x80
 8003290:	4811      	ldr	r0, [pc, #68]	; (80032d8 <Mcu_GpioInit+0x68>)
 8003292:	f002 fa1a 	bl	80056ca <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(MOTOR_GATE_GPIO_Port, MOTOR_GATE_Pin, GPIO_PIN_RESET);
 8003296:	2200      	movs	r2, #0
 8003298:	2108      	movs	r1, #8
 800329a:	480e      	ldr	r0, [pc, #56]	; (80032d4 <Mcu_GpioInit+0x64>)
 800329c:	f002 fa15 	bl	80056ca <HAL_GPIO_WritePin>

	HAL_GPIO_WritePin(WAVE_A_EN_GPIO_Port, WAVE_A_EN_Pin, GPIO_PIN_RESET);
 80032a0:	2200      	movs	r2, #0
 80032a2:	2101      	movs	r1, #1
 80032a4:	480d      	ldr	r0, [pc, #52]	; (80032dc <Mcu_GpioInit+0x6c>)
 80032a6:	f002 fa10 	bl	80056ca <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(WAVE_B_EN_GPIO_Port, WAVE_B_EN_Pin, GPIO_PIN_RESET);
 80032aa:	2200      	movs	r2, #0
 80032ac:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80032b0:	4808      	ldr	r0, [pc, #32]	; (80032d4 <Mcu_GpioInit+0x64>)
 80032b2:	f002 fa0a 	bl	80056ca <HAL_GPIO_WritePin>

	HAL_GPIO_WritePin(KEY_CONTROL_GPIO_Port, KEY_CONTROL_Pin, GPIO_PIN_RESET);
 80032b6:	2200      	movs	r2, #0
 80032b8:	2140      	movs	r1, #64	; 0x40
 80032ba:	4808      	ldr	r0, [pc, #32]	; (80032dc <Mcu_GpioInit+0x6c>)
 80032bc:	f002 fa05 	bl	80056ca <HAL_GPIO_WritePin>

	__HAL_TIM_SetCompare(&htim3, TIM_CHANNEL_1, 0);	//PWM_MOTOR_B
 80032c0:	4b07      	ldr	r3, [pc, #28]	; (80032e0 <Mcu_GpioInit+0x70>)
 80032c2:	681b      	ldr	r3, [r3, #0]
 80032c4:	2200      	movs	r2, #0
 80032c6:	635a      	str	r2, [r3, #52]	; 0x34
	__HAL_TIM_SetCompare(&htim3, TIM_CHANNEL_2, 0);	//PWM_MOTOR_A
 80032c8:	4b05      	ldr	r3, [pc, #20]	; (80032e0 <Mcu_GpioInit+0x70>)
 80032ca:	681b      	ldr	r3, [r3, #0]
 80032cc:	2200      	movs	r2, #0
 80032ce:	639a      	str	r2, [r3, #56]	; 0x38

}
 80032d0:	bf00      	nop
 80032d2:	bd80      	pop	{r7, pc}
 80032d4:	40010800 	.word	0x40010800
 80032d8:	40010c00 	.word	0x40010c00
 80032dc:	40011000 	.word	0x40011000
 80032e0:	20000a28 	.word	0x20000a28

080032e4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80032e4:	b580      	push	{r7, lr}
 80032e6:	b084      	sub	sp, #16
 80032e8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80032ea:	4b16      	ldr	r3, [pc, #88]	; (8003344 <HAL_MspInit+0x60>)
 80032ec:	699b      	ldr	r3, [r3, #24]
 80032ee:	4a15      	ldr	r2, [pc, #84]	; (8003344 <HAL_MspInit+0x60>)
 80032f0:	f043 0301 	orr.w	r3, r3, #1
 80032f4:	6193      	str	r3, [r2, #24]
 80032f6:	4b13      	ldr	r3, [pc, #76]	; (8003344 <HAL_MspInit+0x60>)
 80032f8:	699b      	ldr	r3, [r3, #24]
 80032fa:	f003 0301 	and.w	r3, r3, #1
 80032fe:	60bb      	str	r3, [r7, #8]
 8003300:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8003302:	4b10      	ldr	r3, [pc, #64]	; (8003344 <HAL_MspInit+0x60>)
 8003304:	69db      	ldr	r3, [r3, #28]
 8003306:	4a0f      	ldr	r2, [pc, #60]	; (8003344 <HAL_MspInit+0x60>)
 8003308:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800330c:	61d3      	str	r3, [r2, #28]
 800330e:	4b0d      	ldr	r3, [pc, #52]	; (8003344 <HAL_MspInit+0x60>)
 8003310:	69db      	ldr	r3, [r3, #28]
 8003312:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003316:	607b      	str	r3, [r7, #4]
 8003318:	687b      	ldr	r3, [r7, #4]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_2);
 800331a:	2005      	movs	r0, #5
 800331c:	f001 fbfe 	bl	8004b1c <HAL_NVIC_SetPriorityGrouping>

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8003320:	4b09      	ldr	r3, [pc, #36]	; (8003348 <HAL_MspInit+0x64>)
 8003322:	685b      	ldr	r3, [r3, #4]
 8003324:	60fb      	str	r3, [r7, #12]
 8003326:	68fb      	ldr	r3, [r7, #12]
 8003328:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 800332c:	60fb      	str	r3, [r7, #12]
 800332e:	68fb      	ldr	r3, [r7, #12]
 8003330:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8003334:	60fb      	str	r3, [r7, #12]
 8003336:	4a04      	ldr	r2, [pc, #16]	; (8003348 <HAL_MspInit+0x64>)
 8003338:	68fb      	ldr	r3, [r7, #12]
 800333a:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800333c:	bf00      	nop
 800333e:	3710      	adds	r7, #16
 8003340:	46bd      	mov	sp, r7
 8003342:	bd80      	pop	{r7, pc}
 8003344:	40021000 	.word	0x40021000
 8003348:	40010000 	.word	0x40010000

0800334c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800334c:	b480      	push	{r7}
 800334e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8003350:	e7fe      	b.n	8003350 <NMI_Handler+0x4>

08003352 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003352:	b480      	push	{r7}
 8003354:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003356:	e7fe      	b.n	8003356 <HardFault_Handler+0x4>

08003358 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003358:	b480      	push	{r7}
 800335a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800335c:	e7fe      	b.n	800335c <MemManage_Handler+0x4>

0800335e <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800335e:	b480      	push	{r7}
 8003360:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8003362:	e7fe      	b.n	8003362 <BusFault_Handler+0x4>

08003364 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8003364:	b480      	push	{r7}
 8003366:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8003368:	e7fe      	b.n	8003368 <UsageFault_Handler+0x4>

0800336a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800336a:	b480      	push	{r7}
 800336c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800336e:	bf00      	nop
 8003370:	46bd      	mov	sp, r7
 8003372:	bc80      	pop	{r7}
 8003374:	4770      	bx	lr

08003376 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8003376:	b480      	push	{r7}
 8003378:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800337a:	bf00      	nop
 800337c:	46bd      	mov	sp, r7
 800337e:	bc80      	pop	{r7}
 8003380:	4770      	bx	lr

08003382 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8003382:	b480      	push	{r7}
 8003384:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8003386:	bf00      	nop
 8003388:	46bd      	mov	sp, r7
 800338a:	bc80      	pop	{r7}
 800338c:	4770      	bx	lr

0800338e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800338e:	b580      	push	{r7, lr}
 8003390:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8003392:	f000 fe1f 	bl	8003fd4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8003396:	bf00      	nop
 8003398:	bd80      	pop	{r7, pc}
	...

0800339c <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 800339c:	b580      	push	{r7, lr}
 800339e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 80033a0:	4802      	ldr	r0, [pc, #8]	; (80033ac <DMA1_Channel1_IRQHandler+0x10>)
 80033a2:	f001 fd6b 	bl	8004e7c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 80033a6:	bf00      	nop
 80033a8:	bd80      	pop	{r7, pc}
 80033aa:	bf00      	nop
 80033ac:	200002c8 	.word	0x200002c8

080033b0 <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 80033b0:	b580      	push	{r7, lr}
 80033b2:	b082      	sub	sp, #8
 80033b4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */


	if (__HAL_DMA_GET_FLAG(&hdma_usart3_tx, DMA_FLAG_TC4) != RESET) // if data in DMA are sent completely.
 80033b6:	4b13      	ldr	r3, [pc, #76]	; (8003404 <DMA1_Channel2_IRQHandler+0x54>)
 80033b8:	681b      	ldr	r3, [r3, #0]
 80033ba:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80033be:	2b00      	cmp	r3, #0
 80033c0:	d019      	beq.n	80033f6 <DMA1_Channel2_IRQHandler+0x46>
	  {
	    __HAL_UART_CLEAR_IDLEFLAG(&huart3);
 80033c2:	2300      	movs	r3, #0
 80033c4:	607b      	str	r3, [r7, #4]
 80033c6:	4b10      	ldr	r3, [pc, #64]	; (8003408 <DMA1_Channel2_IRQHandler+0x58>)
 80033c8:	681b      	ldr	r3, [r3, #0]
 80033ca:	681b      	ldr	r3, [r3, #0]
 80033cc:	607b      	str	r3, [r7, #4]
 80033ce:	4b0e      	ldr	r3, [pc, #56]	; (8003408 <DMA1_Channel2_IRQHandler+0x58>)
 80033d0:	681b      	ldr	r3, [r3, #0]
 80033d2:	685b      	ldr	r3, [r3, #4]
 80033d4:	607b      	str	r3, [r7, #4]
 80033d6:	687b      	ldr	r3, [r7, #4]

	    USART3_TX_FLAG = 0;
 80033d8:	4b0c      	ldr	r3, [pc, #48]	; (800340c <DMA1_Channel2_IRQHandler+0x5c>)
 80033da:	2200      	movs	r2, #0
 80033dc:	701a      	strb	r2, [r3, #0]

	    huart3.gState = HAL_UART_STATE_READY;
 80033de:	4b0a      	ldr	r3, [pc, #40]	; (8003408 <DMA1_Channel2_IRQHandler+0x58>)
 80033e0:	2220      	movs	r2, #32
 80033e2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
	    hdma_usart3_tx.State = HAL_DMA_STATE_READY;
 80033e6:	4b0a      	ldr	r3, [pc, #40]	; (8003410 <DMA1_Channel2_IRQHandler+0x60>)
 80033e8:	2201      	movs	r2, #1
 80033ea:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
	    __HAL_UNLOCK(&hdma_usart3_tx);
 80033ee:	4b08      	ldr	r3, [pc, #32]	; (8003410 <DMA1_Channel2_IRQHandler+0x60>)
 80033f0:	2200      	movs	r2, #0
 80033f2:	f883 2020 	strb.w	r2, [r3, #32]

	  }


  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_tx);
 80033f6:	4806      	ldr	r0, [pc, #24]	; (8003410 <DMA1_Channel2_IRQHandler+0x60>)
 80033f8:	f001 fd40 	bl	8004e7c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 80033fc:	bf00      	nop
 80033fe:	3708      	adds	r7, #8
 8003400:	46bd      	mov	sp, r7
 8003402:	bd80      	pop	{r7, pc}
 8003404:	40020000 	.word	0x40020000
 8003408:	20000b00 	.word	0x20000b00
 800340c:	2000086e 	.word	0x2000086e
 8003410:	20000b8c 	.word	0x20000b8c

08003414 <DMA1_Channel3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel3 global interrupt.
  */
void DMA1_Channel3_IRQHandler(void)
{
 8003414:	b580      	push	{r7, lr}
 8003416:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel3_IRQn 0 */

  /* USER CODE END DMA1_Channel3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_rx);
 8003418:	4802      	ldr	r0, [pc, #8]	; (8003424 <DMA1_Channel3_IRQHandler+0x10>)
 800341a:	f001 fd2f 	bl	8004e7c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel3_IRQn 1 */

  /* USER CODE END DMA1_Channel3_IRQn 1 */
}
 800341e:	bf00      	nop
 8003420:	bd80      	pop	{r7, pc}
 8003422:	bf00      	nop
 8003424:	20000b48 	.word	0x20000b48

08003428 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8003428:	b580      	push	{r7, lr}
 800342a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(CHARGE_STATE_Pin);
 800342c:	f44f 7000 	mov.w	r0, #512	; 0x200
 8003430:	f002 f964 	bl	80056fc <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8003434:	bf00      	nop
 8003436:	bd80      	pop	{r7, pc}

08003438 <TIM1_UP_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt.
  */
void TIM1_UP_IRQHandler(void)
{
 8003438:	b580      	push	{r7, lr}
 800343a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_IRQn 0 */

  /* USER CODE END TIM1_UP_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 800343c:	4802      	ldr	r0, [pc, #8]	; (8003448 <TIM1_UP_IRQHandler+0x10>)
 800343e:	f003 f9b3 	bl	80067a8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_IRQn 1 */

  /* USER CODE END TIM1_UP_IRQn 1 */
}
 8003442:	bf00      	nop
 8003444:	bd80      	pop	{r7, pc}
 8003446:	bf00      	nop
 8003448:	20000998 	.word	0x20000998

0800344c <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 800344c:	b580      	push	{r7, lr}
 800344e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8003450:	4802      	ldr	r0, [pc, #8]	; (800345c <TIM2_IRQHandler+0x10>)
 8003452:	f003 f9a9 	bl	80067a8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8003456:	bf00      	nop
 8003458:	bd80      	pop	{r7, pc}
 800345a:	bf00      	nop
 800345c:	200009e0 	.word	0x200009e0

08003460 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8003460:	b580      	push	{r7, lr}
 8003462:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8003464:	4802      	ldr	r0, [pc, #8]	; (8003470 <TIM3_IRQHandler+0x10>)
 8003466:	f003 f99f 	bl	80067a8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 800346a:	bf00      	nop
 800346c:	bd80      	pop	{r7, pc}
 800346e:	bf00      	nop
 8003470:	20000a28 	.word	0x20000a28

08003474 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 8003474:	b580      	push	{r7, lr}
 8003476:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 8003478:	4802      	ldr	r0, [pc, #8]	; (8003484 <TIM4_IRQHandler+0x10>)
 800347a:	f003 f995 	bl	80067a8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 800347e:	bf00      	nop
 8003480:	bd80      	pop	{r7, pc}
 8003482:	bf00      	nop
 8003484:	20000a70 	.word	0x20000a70

08003488 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8003488:	b580      	push	{r7, lr}
 800348a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 800348c:	4802      	ldr	r0, [pc, #8]	; (8003498 <USART1_IRQHandler+0x10>)
 800348e:	f004 f93d 	bl	800770c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8003492:	bf00      	nop
 8003494:	bd80      	pop	{r7, pc}
 8003496:	bf00      	nop
 8003498:	20000ab8 	.word	0x20000ab8

0800349c <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 800349c:	b580      	push	{r7, lr}
 800349e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

	if(RESET != __HAL_UART_GET_FLAG(&huart3, UART_FLAG_IDLE))
 80034a0:	4b2d      	ldr	r3, [pc, #180]	; (8003558 <USART3_IRQHandler+0xbc>)
 80034a2:	681b      	ldr	r3, [r3, #0]
 80034a4:	681b      	ldr	r3, [r3, #0]
 80034a6:	f003 0310 	and.w	r3, r3, #16
 80034aa:	2b10      	cmp	r3, #16
 80034ac:	d147      	bne.n	800353e <USART3_IRQHandler+0xa2>
	  {

		HAL_UART_DMAStop(&huart3);
 80034ae:	482a      	ldr	r0, [pc, #168]	; (8003558 <USART3_IRQHandler+0xbc>)
 80034b0:	f004 f8ad 	bl	800760e <HAL_UART_DMAStop>
		data_length = MAX_RX_LEN - __HAL_DMA_GET_COUNTER(&hdma_usart3_rx);
 80034b4:	4b29      	ldr	r3, [pc, #164]	; (800355c <USART3_IRQHandler+0xc0>)
 80034b6:	681b      	ldr	r3, [r3, #0]
 80034b8:	685b      	ldr	r3, [r3, #4]
 80034ba:	b2da      	uxtb	r2, r3
 80034bc:	f06f 037f 	mvn.w	r3, #127	; 0x7f
 80034c0:	1a9b      	subs	r3, r3, r2
 80034c2:	b2da      	uxtb	r2, r3
 80034c4:	4b26      	ldr	r3, [pc, #152]	; (8003560 <USART3_IRQHandler+0xc4>)
 80034c6:	701a      	strb	r2, [r3, #0]
		if (WhichBufIsReady)
 80034c8:	4b26      	ldr	r3, [pc, #152]	; (8003564 <USART3_IRQHandler+0xc8>)
 80034ca:	781b      	ldrb	r3, [r3, #0]
 80034cc:	2b00      	cmp	r3, #0
 80034ce:	d009      	beq.n	80034e4 <USART3_IRQHandler+0x48>
		{
		  p_IsOK = u2rxbuf;
 80034d0:	4b25      	ldr	r3, [pc, #148]	; (8003568 <USART3_IRQHandler+0xcc>)
 80034d2:	4a26      	ldr	r2, [pc, #152]	; (800356c <USART3_IRQHandler+0xd0>)
 80034d4:	601a      	str	r2, [r3, #0]
		  p_IsToReceive = u1rxbuf;
 80034d6:	4b26      	ldr	r3, [pc, #152]	; (8003570 <USART3_IRQHandler+0xd4>)
 80034d8:	4a26      	ldr	r2, [pc, #152]	; (8003574 <USART3_IRQHandler+0xd8>)
 80034da:	601a      	str	r2, [r3, #0]
		  WhichBufIsReady = 0;
 80034dc:	4b21      	ldr	r3, [pc, #132]	; (8003564 <USART3_IRQHandler+0xc8>)
 80034de:	2200      	movs	r2, #0
 80034e0:	701a      	strb	r2, [r3, #0]
 80034e2:	e008      	b.n	80034f6 <USART3_IRQHandler+0x5a>
		}
		else
		{
		  p_IsOK = u1rxbuf;
 80034e4:	4b20      	ldr	r3, [pc, #128]	; (8003568 <USART3_IRQHandler+0xcc>)
 80034e6:	4a23      	ldr	r2, [pc, #140]	; (8003574 <USART3_IRQHandler+0xd8>)
 80034e8:	601a      	str	r2, [r3, #0]
		  p_IsToReceive = u2rxbuf;
 80034ea:	4b21      	ldr	r3, [pc, #132]	; (8003570 <USART3_IRQHandler+0xd4>)
 80034ec:	4a1f      	ldr	r2, [pc, #124]	; (800356c <USART3_IRQHandler+0xd0>)
 80034ee:	601a      	str	r2, [r3, #0]
		  WhichBufIsReady = 1;
 80034f0:	4b1c      	ldr	r3, [pc, #112]	; (8003564 <USART3_IRQHandler+0xc8>)
 80034f2:	2201      	movs	r2, #1
 80034f4:	701a      	strb	r2, [r3, #0]
		}
		if(USART3_RX_FLAG == 0)
 80034f6:	4b20      	ldr	r3, [pc, #128]	; (8003578 <USART3_IRQHandler+0xdc>)
 80034f8:	781b      	ldrb	r3, [r3, #0]
 80034fa:	b2db      	uxtb	r3, r3
 80034fc:	2b00      	cmp	r3, #0
 80034fe:	d117      	bne.n	8003530 <USART3_IRQHandler+0x94>
		{
			if(WhichBufIsReady == 0)
 8003500:	4b18      	ldr	r3, [pc, #96]	; (8003564 <USART3_IRQHandler+0xc8>)
 8003502:	781b      	ldrb	r3, [r3, #0]
 8003504:	2b00      	cmp	r3, #0
 8003506:	d108      	bne.n	800351a <USART3_IRQHandler+0x7e>
			{
				 memcpy(USART3_RX_BUF, u2rxbuf, data_length);
 8003508:	4b15      	ldr	r3, [pc, #84]	; (8003560 <USART3_IRQHandler+0xc4>)
 800350a:	781b      	ldrb	r3, [r3, #0]
 800350c:	b2db      	uxtb	r3, r3
 800350e:	461a      	mov	r2, r3
 8003510:	4916      	ldr	r1, [pc, #88]	; (800356c <USART3_IRQHandler+0xd0>)
 8003512:	481a      	ldr	r0, [pc, #104]	; (800357c <USART3_IRQHandler+0xe0>)
 8003514:	f006 f8a7 	bl	8009666 <memcpy>
 8003518:	e007      	b.n	800352a <USART3_IRQHandler+0x8e>
			}

			else
			{
				memcpy(USART3_RX_BUF, u1rxbuf, data_length);
 800351a:	4b11      	ldr	r3, [pc, #68]	; (8003560 <USART3_IRQHandler+0xc4>)
 800351c:	781b      	ldrb	r3, [r3, #0]
 800351e:	b2db      	uxtb	r3, r3
 8003520:	461a      	mov	r2, r3
 8003522:	4914      	ldr	r1, [pc, #80]	; (8003574 <USART3_IRQHandler+0xd8>)
 8003524:	4815      	ldr	r0, [pc, #84]	; (800357c <USART3_IRQHandler+0xe0>)
 8003526:	f006 f89e 	bl	8009666 <memcpy>
			}
			USART3_RX_FLAG = 1;
 800352a:	4b13      	ldr	r3, [pc, #76]	; (8003578 <USART3_IRQHandler+0xdc>)
 800352c:	2201      	movs	r2, #1
 800352e:	701a      	strb	r2, [r3, #0]
		}
		memset((uint8_t *)p_IsToReceive, 0, MAX_RX_LEN);
 8003530:	4b0f      	ldr	r3, [pc, #60]	; (8003570 <USART3_IRQHandler+0xd4>)
 8003532:	681b      	ldr	r3, [r3, #0]
 8003534:	2280      	movs	r2, #128	; 0x80
 8003536:	2100      	movs	r1, #0
 8003538:	4618      	mov	r0, r3
 800353a:	f006 f806 	bl	800954a <memset>
	  }


  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 800353e:	4806      	ldr	r0, [pc, #24]	; (8003558 <USART3_IRQHandler+0xbc>)
 8003540:	f004 f8e4 	bl	800770c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */
  HAL_UART_Receive_DMA(&huart3, p_IsToReceive, MAX_RX_LEN);
 8003544:	4b0a      	ldr	r3, [pc, #40]	; (8003570 <USART3_IRQHandler+0xd4>)
 8003546:	681b      	ldr	r3, [r3, #0]
 8003548:	2280      	movs	r2, #128	; 0x80
 800354a:	4619      	mov	r1, r3
 800354c:	4802      	ldr	r0, [pc, #8]	; (8003558 <USART3_IRQHandler+0xbc>)
 800354e:	f004 f839 	bl	80075c4 <HAL_UART_Receive_DMA>
  /* USER CODE END USART3_IRQn 1 */
}
 8003552:	bf00      	nop
 8003554:	bd80      	pop	{r7, pc}
 8003556:	bf00      	nop
 8003558:	20000b00 	.word	0x20000b00
 800355c:	20000b48 	.word	0x20000b48
 8003560:	2000086c 	.word	0x2000086c
 8003564:	20000970 	.word	0x20000970
 8003568:	2000005c 	.word	0x2000005c
 800356c:	200008f0 	.word	0x200008f0
 8003570:	20000060 	.word	0x20000060
 8003574:	20000870 	.word	0x20000870
 8003578:	2000086d 	.word	0x2000086d
 800357c:	200007ec 	.word	0x200007ec

08003580 <DMA_USART3_Tx_Data>:
/* USER CODE BEGIN 1 */



void DMA_USART3_Tx_Data(uint8_t *buffer, uint16_t size)
{
 8003580:	b580      	push	{r7, lr}
 8003582:	b082      	sub	sp, #8
 8003584:	af00      	add	r7, sp, #0
 8003586:	6078      	str	r0, [r7, #4]
 8003588:	460b      	mov	r3, r1
 800358a:	807b      	strh	r3, [r7, #2]
  USART3_TX_Wait();
 800358c:	f000 f812 	bl	80035b4 <USART3_TX_Wait>
  USART3_TX_FLAG = 1;
 8003590:	4b06      	ldr	r3, [pc, #24]	; (80035ac <DMA_USART3_Tx_Data+0x2c>)
 8003592:	2201      	movs	r2, #1
 8003594:	701a      	strb	r2, [r3, #0]
  HAL_UART_Transmit_DMA(&huart3, buffer, size);
 8003596:	887b      	ldrh	r3, [r7, #2]
 8003598:	461a      	mov	r2, r3
 800359a:	6879      	ldr	r1, [r7, #4]
 800359c:	4804      	ldr	r0, [pc, #16]	; (80035b0 <DMA_USART3_Tx_Data+0x30>)
 800359e:	f003 ffa1 	bl	80074e4 <HAL_UART_Transmit_DMA>
}
 80035a2:	bf00      	nop
 80035a4:	3708      	adds	r7, #8
 80035a6:	46bd      	mov	sp, r7
 80035a8:	bd80      	pop	{r7, pc}
 80035aa:	bf00      	nop
 80035ac:	2000086e 	.word	0x2000086e
 80035b0:	20000b00 	.word	0x20000b00

080035b4 <USART3_TX_Wait>:

void USART3_TX_Wait(void)
{
 80035b4:	b480      	push	{r7}
 80035b6:	b083      	sub	sp, #12
 80035b8:	af00      	add	r7, sp, #0
  uint16_t delay = 2000;
 80035ba:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 80035be:	80fb      	strh	r3, [r7, #6]
  while (USART3_TX_FLAG)
 80035c0:	e005      	b.n	80035ce <USART3_TX_Wait+0x1a>
  {
    delay--;
 80035c2:	88fb      	ldrh	r3, [r7, #6]
 80035c4:	3b01      	subs	r3, #1
 80035c6:	80fb      	strh	r3, [r7, #6]
    if (delay == 0)
 80035c8:	88fb      	ldrh	r3, [r7, #6]
 80035ca:	2b00      	cmp	r3, #0
 80035cc:	d005      	beq.n	80035da <USART3_TX_Wait+0x26>
  while (USART3_TX_FLAG)
 80035ce:	4b05      	ldr	r3, [pc, #20]	; (80035e4 <USART3_TX_Wait+0x30>)
 80035d0:	781b      	ldrb	r3, [r3, #0]
 80035d2:	b2db      	uxtb	r3, r3
 80035d4:	2b00      	cmp	r3, #0
 80035d6:	d1f4      	bne.n	80035c2 <USART3_TX_Wait+0xe>
 80035d8:	e000      	b.n	80035dc <USART3_TX_Wait+0x28>
      return;
 80035da:	bf00      	nop
  }
}
 80035dc:	370c      	adds	r7, #12
 80035de:	46bd      	mov	sp, r7
 80035e0:	bc80      	pop	{r7}
 80035e2:	4770      	bx	lr
 80035e4:	2000086e 	.word	0x2000086e

080035e8 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80035e8:	b480      	push	{r7}
 80035ea:	af00      	add	r7, sp, #0
  return 1;
 80035ec:	2301      	movs	r3, #1
}
 80035ee:	4618      	mov	r0, r3
 80035f0:	46bd      	mov	sp, r7
 80035f2:	bc80      	pop	{r7}
 80035f4:	4770      	bx	lr

080035f6 <_kill>:

int _kill(int pid, int sig)
{
 80035f6:	b580      	push	{r7, lr}
 80035f8:	b082      	sub	sp, #8
 80035fa:	af00      	add	r7, sp, #0
 80035fc:	6078      	str	r0, [r7, #4]
 80035fe:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8003600:	f005 fff6 	bl	80095f0 <__errno>
 8003604:	4603      	mov	r3, r0
 8003606:	2216      	movs	r2, #22
 8003608:	601a      	str	r2, [r3, #0]
  return -1;
 800360a:	f04f 33ff 	mov.w	r3, #4294967295
}
 800360e:	4618      	mov	r0, r3
 8003610:	3708      	adds	r7, #8
 8003612:	46bd      	mov	sp, r7
 8003614:	bd80      	pop	{r7, pc}

08003616 <_exit>:

void _exit (int status)
{
 8003616:	b580      	push	{r7, lr}
 8003618:	b082      	sub	sp, #8
 800361a:	af00      	add	r7, sp, #0
 800361c:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 800361e:	f04f 31ff 	mov.w	r1, #4294967295
 8003622:	6878      	ldr	r0, [r7, #4]
 8003624:	f7ff ffe7 	bl	80035f6 <_kill>
  while (1) {}    /* Make sure we hang here */
 8003628:	e7fe      	b.n	8003628 <_exit+0x12>

0800362a <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800362a:	b580      	push	{r7, lr}
 800362c:	b086      	sub	sp, #24
 800362e:	af00      	add	r7, sp, #0
 8003630:	60f8      	str	r0, [r7, #12]
 8003632:	60b9      	str	r1, [r7, #8]
 8003634:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003636:	2300      	movs	r3, #0
 8003638:	617b      	str	r3, [r7, #20]
 800363a:	e00a      	b.n	8003652 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800363c:	f3af 8000 	nop.w
 8003640:	4601      	mov	r1, r0
 8003642:	68bb      	ldr	r3, [r7, #8]
 8003644:	1c5a      	adds	r2, r3, #1
 8003646:	60ba      	str	r2, [r7, #8]
 8003648:	b2ca      	uxtb	r2, r1
 800364a:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800364c:	697b      	ldr	r3, [r7, #20]
 800364e:	3301      	adds	r3, #1
 8003650:	617b      	str	r3, [r7, #20]
 8003652:	697a      	ldr	r2, [r7, #20]
 8003654:	687b      	ldr	r3, [r7, #4]
 8003656:	429a      	cmp	r2, r3
 8003658:	dbf0      	blt.n	800363c <_read+0x12>
  }

  return len;
 800365a:	687b      	ldr	r3, [r7, #4]
}
 800365c:	4618      	mov	r0, r3
 800365e:	3718      	adds	r7, #24
 8003660:	46bd      	mov	sp, r7
 8003662:	bd80      	pop	{r7, pc}

08003664 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8003664:	b580      	push	{r7, lr}
 8003666:	b086      	sub	sp, #24
 8003668:	af00      	add	r7, sp, #0
 800366a:	60f8      	str	r0, [r7, #12]
 800366c:	60b9      	str	r1, [r7, #8]
 800366e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003670:	2300      	movs	r3, #0
 8003672:	617b      	str	r3, [r7, #20]
 8003674:	e009      	b.n	800368a <_write+0x26>
  {
    __io_putchar(*ptr++);
 8003676:	68bb      	ldr	r3, [r7, #8]
 8003678:	1c5a      	adds	r2, r3, #1
 800367a:	60ba      	str	r2, [r7, #8]
 800367c:	781b      	ldrb	r3, [r3, #0]
 800367e:	4618      	mov	r0, r3
 8003680:	f000 fc2a 	bl	8003ed8 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003684:	697b      	ldr	r3, [r7, #20]
 8003686:	3301      	adds	r3, #1
 8003688:	617b      	str	r3, [r7, #20]
 800368a:	697a      	ldr	r2, [r7, #20]
 800368c:	687b      	ldr	r3, [r7, #4]
 800368e:	429a      	cmp	r2, r3
 8003690:	dbf1      	blt.n	8003676 <_write+0x12>
  }
  return len;
 8003692:	687b      	ldr	r3, [r7, #4]
}
 8003694:	4618      	mov	r0, r3
 8003696:	3718      	adds	r7, #24
 8003698:	46bd      	mov	sp, r7
 800369a:	bd80      	pop	{r7, pc}

0800369c <_close>:

int _close(int file)
{
 800369c:	b480      	push	{r7}
 800369e:	b083      	sub	sp, #12
 80036a0:	af00      	add	r7, sp, #0
 80036a2:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80036a4:	f04f 33ff 	mov.w	r3, #4294967295
}
 80036a8:	4618      	mov	r0, r3
 80036aa:	370c      	adds	r7, #12
 80036ac:	46bd      	mov	sp, r7
 80036ae:	bc80      	pop	{r7}
 80036b0:	4770      	bx	lr

080036b2 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80036b2:	b480      	push	{r7}
 80036b4:	b083      	sub	sp, #12
 80036b6:	af00      	add	r7, sp, #0
 80036b8:	6078      	str	r0, [r7, #4]
 80036ba:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80036bc:	683b      	ldr	r3, [r7, #0]
 80036be:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80036c2:	605a      	str	r2, [r3, #4]
  return 0;
 80036c4:	2300      	movs	r3, #0
}
 80036c6:	4618      	mov	r0, r3
 80036c8:	370c      	adds	r7, #12
 80036ca:	46bd      	mov	sp, r7
 80036cc:	bc80      	pop	{r7}
 80036ce:	4770      	bx	lr

080036d0 <_isatty>:

int _isatty(int file)
{
 80036d0:	b480      	push	{r7}
 80036d2:	b083      	sub	sp, #12
 80036d4:	af00      	add	r7, sp, #0
 80036d6:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80036d8:	2301      	movs	r3, #1
}
 80036da:	4618      	mov	r0, r3
 80036dc:	370c      	adds	r7, #12
 80036de:	46bd      	mov	sp, r7
 80036e0:	bc80      	pop	{r7}
 80036e2:	4770      	bx	lr

080036e4 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80036e4:	b480      	push	{r7}
 80036e6:	b085      	sub	sp, #20
 80036e8:	af00      	add	r7, sp, #0
 80036ea:	60f8      	str	r0, [r7, #12]
 80036ec:	60b9      	str	r1, [r7, #8]
 80036ee:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80036f0:	2300      	movs	r3, #0
}
 80036f2:	4618      	mov	r0, r3
 80036f4:	3714      	adds	r7, #20
 80036f6:	46bd      	mov	sp, r7
 80036f8:	bc80      	pop	{r7}
 80036fa:	4770      	bx	lr

080036fc <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80036fc:	b580      	push	{r7, lr}
 80036fe:	b086      	sub	sp, #24
 8003700:	af00      	add	r7, sp, #0
 8003702:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8003704:	4a14      	ldr	r2, [pc, #80]	; (8003758 <_sbrk+0x5c>)
 8003706:	4b15      	ldr	r3, [pc, #84]	; (800375c <_sbrk+0x60>)
 8003708:	1ad3      	subs	r3, r2, r3
 800370a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800370c:	697b      	ldr	r3, [r7, #20]
 800370e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8003710:	4b13      	ldr	r3, [pc, #76]	; (8003760 <_sbrk+0x64>)
 8003712:	681b      	ldr	r3, [r3, #0]
 8003714:	2b00      	cmp	r3, #0
 8003716:	d102      	bne.n	800371e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8003718:	4b11      	ldr	r3, [pc, #68]	; (8003760 <_sbrk+0x64>)
 800371a:	4a12      	ldr	r2, [pc, #72]	; (8003764 <_sbrk+0x68>)
 800371c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800371e:	4b10      	ldr	r3, [pc, #64]	; (8003760 <_sbrk+0x64>)
 8003720:	681a      	ldr	r2, [r3, #0]
 8003722:	687b      	ldr	r3, [r7, #4]
 8003724:	4413      	add	r3, r2
 8003726:	693a      	ldr	r2, [r7, #16]
 8003728:	429a      	cmp	r2, r3
 800372a:	d207      	bcs.n	800373c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800372c:	f005 ff60 	bl	80095f0 <__errno>
 8003730:	4603      	mov	r3, r0
 8003732:	220c      	movs	r2, #12
 8003734:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8003736:	f04f 33ff 	mov.w	r3, #4294967295
 800373a:	e009      	b.n	8003750 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800373c:	4b08      	ldr	r3, [pc, #32]	; (8003760 <_sbrk+0x64>)
 800373e:	681b      	ldr	r3, [r3, #0]
 8003740:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8003742:	4b07      	ldr	r3, [pc, #28]	; (8003760 <_sbrk+0x64>)
 8003744:	681a      	ldr	r2, [r3, #0]
 8003746:	687b      	ldr	r3, [r7, #4]
 8003748:	4413      	add	r3, r2
 800374a:	4a05      	ldr	r2, [pc, #20]	; (8003760 <_sbrk+0x64>)
 800374c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800374e:	68fb      	ldr	r3, [r7, #12]
}
 8003750:	4618      	mov	r0, r3
 8003752:	3718      	adds	r7, #24
 8003754:	46bd      	mov	sp, r7
 8003756:	bd80      	pop	{r7, pc}
 8003758:	20005000 	.word	0x20005000
 800375c:	00000400 	.word	0x00000400
 8003760:	20000974 	.word	0x20000974
 8003764:	20000d48 	.word	0x20000d48

08003768 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8003768:	b480      	push	{r7}
 800376a:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800376c:	bf00      	nop
 800376e:	46bd      	mov	sp, r7
 8003770:	bc80      	pop	{r7}
 8003772:	4770      	bx	lr

08003774 <MX_TIM1_Init>:
TIM_HandleTypeDef htim3;
TIM_HandleTypeDef htim4;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8003774:	b580      	push	{r7, lr}
 8003776:	b086      	sub	sp, #24
 8003778:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800377a:	f107 0308 	add.w	r3, r7, #8
 800377e:	2200      	movs	r2, #0
 8003780:	601a      	str	r2, [r3, #0]
 8003782:	605a      	str	r2, [r3, #4]
 8003784:	609a      	str	r2, [r3, #8]
 8003786:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003788:	463b      	mov	r3, r7
 800378a:	2200      	movs	r2, #0
 800378c:	601a      	str	r2, [r3, #0]
 800378e:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8003790:	4b1e      	ldr	r3, [pc, #120]	; (800380c <MX_TIM1_Init+0x98>)
 8003792:	4a1f      	ldr	r2, [pc, #124]	; (8003810 <MX_TIM1_Init+0x9c>)
 8003794:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 71;
 8003796:	4b1d      	ldr	r3, [pc, #116]	; (800380c <MX_TIM1_Init+0x98>)
 8003798:	2247      	movs	r2, #71	; 0x47
 800379a:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800379c:	4b1b      	ldr	r3, [pc, #108]	; (800380c <MX_TIM1_Init+0x98>)
 800379e:	2200      	movs	r2, #0
 80037a0:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 9999;
 80037a2:	4b1a      	ldr	r3, [pc, #104]	; (800380c <MX_TIM1_Init+0x98>)
 80037a4:	f242 720f 	movw	r2, #9999	; 0x270f
 80037a8:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80037aa:	4b18      	ldr	r3, [pc, #96]	; (800380c <MX_TIM1_Init+0x98>)
 80037ac:	2200      	movs	r2, #0
 80037ae:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80037b0:	4b16      	ldr	r3, [pc, #88]	; (800380c <MX_TIM1_Init+0x98>)
 80037b2:	2200      	movs	r2, #0
 80037b4:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80037b6:	4b15      	ldr	r3, [pc, #84]	; (800380c <MX_TIM1_Init+0x98>)
 80037b8:	2200      	movs	r2, #0
 80037ba:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 80037bc:	4813      	ldr	r0, [pc, #76]	; (800380c <MX_TIM1_Init+0x98>)
 80037be:	f002 fd83 	bl	80062c8 <HAL_TIM_Base_Init>
 80037c2:	4603      	mov	r3, r0
 80037c4:	2b00      	cmp	r3, #0
 80037c6:	d001      	beq.n	80037cc <MX_TIM1_Init+0x58>
  {
    Error_Handler();
 80037c8:	f7ff fd4c 	bl	8003264 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80037cc:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80037d0:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 80037d2:	f107 0308 	add.w	r3, r7, #8
 80037d6:	4619      	mov	r1, r3
 80037d8:	480c      	ldr	r0, [pc, #48]	; (800380c <MX_TIM1_Init+0x98>)
 80037da:	f003 f9af 	bl	8006b3c <HAL_TIM_ConfigClockSource>
 80037de:	4603      	mov	r3, r0
 80037e0:	2b00      	cmp	r3, #0
 80037e2:	d001      	beq.n	80037e8 <MX_TIM1_Init+0x74>
  {
    Error_Handler();
 80037e4:	f7ff fd3e 	bl	8003264 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80037e8:	2300      	movs	r3, #0
 80037ea:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80037ec:	2300      	movs	r3, #0
 80037ee:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80037f0:	463b      	mov	r3, r7
 80037f2:	4619      	mov	r1, r3
 80037f4:	4805      	ldr	r0, [pc, #20]	; (800380c <MX_TIM1_Init+0x98>)
 80037f6:	f003 fd31 	bl	800725c <HAL_TIMEx_MasterConfigSynchronization>
 80037fa:	4603      	mov	r3, r0
 80037fc:	2b00      	cmp	r3, #0
 80037fe:	d001      	beq.n	8003804 <MX_TIM1_Init+0x90>
  {
    Error_Handler();
 8003800:	f7ff fd30 	bl	8003264 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8003804:	bf00      	nop
 8003806:	3718      	adds	r7, #24
 8003808:	46bd      	mov	sp, r7
 800380a:	bd80      	pop	{r7, pc}
 800380c:	20000998 	.word	0x20000998
 8003810:	40012c00 	.word	0x40012c00

08003814 <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8003814:	b580      	push	{r7, lr}
 8003816:	b086      	sub	sp, #24
 8003818:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800381a:	f107 0308 	add.w	r3, r7, #8
 800381e:	2200      	movs	r2, #0
 8003820:	601a      	str	r2, [r3, #0]
 8003822:	605a      	str	r2, [r3, #4]
 8003824:	609a      	str	r2, [r3, #8]
 8003826:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003828:	463b      	mov	r3, r7
 800382a:	2200      	movs	r2, #0
 800382c:	601a      	str	r2, [r3, #0]
 800382e:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8003830:	4b1d      	ldr	r3, [pc, #116]	; (80038a8 <MX_TIM2_Init+0x94>)
 8003832:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8003836:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 71;
 8003838:	4b1b      	ldr	r3, [pc, #108]	; (80038a8 <MX_TIM2_Init+0x94>)
 800383a:	2247      	movs	r2, #71	; 0x47
 800383c:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800383e:	4b1a      	ldr	r3, [pc, #104]	; (80038a8 <MX_TIM2_Init+0x94>)
 8003840:	2200      	movs	r2, #0
 8003842:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 99;
 8003844:	4b18      	ldr	r3, [pc, #96]	; (80038a8 <MX_TIM2_Init+0x94>)
 8003846:	2263      	movs	r2, #99	; 0x63
 8003848:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800384a:	4b17      	ldr	r3, [pc, #92]	; (80038a8 <MX_TIM2_Init+0x94>)
 800384c:	2200      	movs	r2, #0
 800384e:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003850:	4b15      	ldr	r3, [pc, #84]	; (80038a8 <MX_TIM2_Init+0x94>)
 8003852:	2200      	movs	r2, #0
 8003854:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8003856:	4814      	ldr	r0, [pc, #80]	; (80038a8 <MX_TIM2_Init+0x94>)
 8003858:	f002 fd36 	bl	80062c8 <HAL_TIM_Base_Init>
 800385c:	4603      	mov	r3, r0
 800385e:	2b00      	cmp	r3, #0
 8003860:	d001      	beq.n	8003866 <MX_TIM2_Init+0x52>
  {
    Error_Handler();
 8003862:	f7ff fcff 	bl	8003264 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8003866:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800386a:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800386c:	f107 0308 	add.w	r3, r7, #8
 8003870:	4619      	mov	r1, r3
 8003872:	480d      	ldr	r0, [pc, #52]	; (80038a8 <MX_TIM2_Init+0x94>)
 8003874:	f003 f962 	bl	8006b3c <HAL_TIM_ConfigClockSource>
 8003878:	4603      	mov	r3, r0
 800387a:	2b00      	cmp	r3, #0
 800387c:	d001      	beq.n	8003882 <MX_TIM2_Init+0x6e>
  {
    Error_Handler();
 800387e:	f7ff fcf1 	bl	8003264 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003882:	2300      	movs	r3, #0
 8003884:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003886:	2300      	movs	r3, #0
 8003888:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800388a:	463b      	mov	r3, r7
 800388c:	4619      	mov	r1, r3
 800388e:	4806      	ldr	r0, [pc, #24]	; (80038a8 <MX_TIM2_Init+0x94>)
 8003890:	f003 fce4 	bl	800725c <HAL_TIMEx_MasterConfigSynchronization>
 8003894:	4603      	mov	r3, r0
 8003896:	2b00      	cmp	r3, #0
 8003898:	d001      	beq.n	800389e <MX_TIM2_Init+0x8a>
  {
    Error_Handler();
 800389a:	f7ff fce3 	bl	8003264 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 800389e:	bf00      	nop
 80038a0:	3718      	adds	r7, #24
 80038a2:	46bd      	mov	sp, r7
 80038a4:	bd80      	pop	{r7, pc}
 80038a6:	bf00      	nop
 80038a8:	200009e0 	.word	0x200009e0

080038ac <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 80038ac:	b580      	push	{r7, lr}
 80038ae:	b08e      	sub	sp, #56	; 0x38
 80038b0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80038b2:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80038b6:	2200      	movs	r2, #0
 80038b8:	601a      	str	r2, [r3, #0]
 80038ba:	605a      	str	r2, [r3, #4]
 80038bc:	609a      	str	r2, [r3, #8]
 80038be:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80038c0:	f107 0320 	add.w	r3, r7, #32
 80038c4:	2200      	movs	r2, #0
 80038c6:	601a      	str	r2, [r3, #0]
 80038c8:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80038ca:	1d3b      	adds	r3, r7, #4
 80038cc:	2200      	movs	r2, #0
 80038ce:	601a      	str	r2, [r3, #0]
 80038d0:	605a      	str	r2, [r3, #4]
 80038d2:	609a      	str	r2, [r3, #8]
 80038d4:	60da      	str	r2, [r3, #12]
 80038d6:	611a      	str	r2, [r3, #16]
 80038d8:	615a      	str	r2, [r3, #20]
 80038da:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80038dc:	4b32      	ldr	r3, [pc, #200]	; (80039a8 <MX_TIM3_Init+0xfc>)
 80038de:	4a33      	ldr	r2, [pc, #204]	; (80039ac <MX_TIM3_Init+0x100>)
 80038e0:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 71;
 80038e2:	4b31      	ldr	r3, [pc, #196]	; (80039a8 <MX_TIM3_Init+0xfc>)
 80038e4:	2247      	movs	r2, #71	; 0x47
 80038e6:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80038e8:	4b2f      	ldr	r3, [pc, #188]	; (80039a8 <MX_TIM3_Init+0xfc>)
 80038ea:	2200      	movs	r2, #0
 80038ec:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 3999;
 80038ee:	4b2e      	ldr	r3, [pc, #184]	; (80039a8 <MX_TIM3_Init+0xfc>)
 80038f0:	f640 729f 	movw	r2, #3999	; 0xf9f
 80038f4:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80038f6:	4b2c      	ldr	r3, [pc, #176]	; (80039a8 <MX_TIM3_Init+0xfc>)
 80038f8:	2200      	movs	r2, #0
 80038fa:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80038fc:	4b2a      	ldr	r3, [pc, #168]	; (80039a8 <MX_TIM3_Init+0xfc>)
 80038fe:	2200      	movs	r2, #0
 8003900:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8003902:	4829      	ldr	r0, [pc, #164]	; (80039a8 <MX_TIM3_Init+0xfc>)
 8003904:	f002 fce0 	bl	80062c8 <HAL_TIM_Base_Init>
 8003908:	4603      	mov	r3, r0
 800390a:	2b00      	cmp	r3, #0
 800390c:	d001      	beq.n	8003912 <MX_TIM3_Init+0x66>
  {
    Error_Handler();
 800390e:	f7ff fca9 	bl	8003264 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8003912:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003916:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8003918:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800391c:	4619      	mov	r1, r3
 800391e:	4822      	ldr	r0, [pc, #136]	; (80039a8 <MX_TIM3_Init+0xfc>)
 8003920:	f003 f90c 	bl	8006b3c <HAL_TIM_ConfigClockSource>
 8003924:	4603      	mov	r3, r0
 8003926:	2b00      	cmp	r3, #0
 8003928:	d001      	beq.n	800392e <MX_TIM3_Init+0x82>
  {
    Error_Handler();
 800392a:	f7ff fc9b 	bl	8003264 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 800392e:	481e      	ldr	r0, [pc, #120]	; (80039a8 <MX_TIM3_Init+0xfc>)
 8003930:	f002 fddc 	bl	80064ec <HAL_TIM_PWM_Init>
 8003934:	4603      	mov	r3, r0
 8003936:	2b00      	cmp	r3, #0
 8003938:	d001      	beq.n	800393e <MX_TIM3_Init+0x92>
  {
    Error_Handler();
 800393a:	f7ff fc93 	bl	8003264 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800393e:	2300      	movs	r3, #0
 8003940:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003942:	2300      	movs	r3, #0
 8003944:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8003946:	f107 0320 	add.w	r3, r7, #32
 800394a:	4619      	mov	r1, r3
 800394c:	4816      	ldr	r0, [pc, #88]	; (80039a8 <MX_TIM3_Init+0xfc>)
 800394e:	f003 fc85 	bl	800725c <HAL_TIMEx_MasterConfigSynchronization>
 8003952:	4603      	mov	r3, r0
 8003954:	2b00      	cmp	r3, #0
 8003956:	d001      	beq.n	800395c <MX_TIM3_Init+0xb0>
  {
    Error_Handler();
 8003958:	f7ff fc84 	bl	8003264 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800395c:	2360      	movs	r3, #96	; 0x60
 800395e:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8003960:	2300      	movs	r3, #0
 8003962:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8003964:	2300      	movs	r3, #0
 8003966:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8003968:	2300      	movs	r3, #0
 800396a:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800396c:	1d3b      	adds	r3, r7, #4
 800396e:	2200      	movs	r2, #0
 8003970:	4619      	mov	r1, r3
 8003972:	480d      	ldr	r0, [pc, #52]	; (80039a8 <MX_TIM3_Init+0xfc>)
 8003974:	f003 f820 	bl	80069b8 <HAL_TIM_PWM_ConfigChannel>
 8003978:	4603      	mov	r3, r0
 800397a:	2b00      	cmp	r3, #0
 800397c:	d001      	beq.n	8003982 <MX_TIM3_Init+0xd6>
  {
    Error_Handler();
 800397e:	f7ff fc71 	bl	8003264 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8003982:	1d3b      	adds	r3, r7, #4
 8003984:	2204      	movs	r2, #4
 8003986:	4619      	mov	r1, r3
 8003988:	4807      	ldr	r0, [pc, #28]	; (80039a8 <MX_TIM3_Init+0xfc>)
 800398a:	f003 f815 	bl	80069b8 <HAL_TIM_PWM_ConfigChannel>
 800398e:	4603      	mov	r3, r0
 8003990:	2b00      	cmp	r3, #0
 8003992:	d001      	beq.n	8003998 <MX_TIM3_Init+0xec>
  {
    Error_Handler();
 8003994:	f7ff fc66 	bl	8003264 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8003998:	4803      	ldr	r0, [pc, #12]	; (80039a8 <MX_TIM3_Init+0xfc>)
 800399a:	f000 f903 	bl	8003ba4 <HAL_TIM_MspPostInit>

}
 800399e:	bf00      	nop
 80039a0:	3738      	adds	r7, #56	; 0x38
 80039a2:	46bd      	mov	sp, r7
 80039a4:	bd80      	pop	{r7, pc}
 80039a6:	bf00      	nop
 80039a8:	20000a28 	.word	0x20000a28
 80039ac:	40000400 	.word	0x40000400

080039b0 <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 80039b0:	b580      	push	{r7, lr}
 80039b2:	b08e      	sub	sp, #56	; 0x38
 80039b4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80039b6:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80039ba:	2200      	movs	r2, #0
 80039bc:	601a      	str	r2, [r3, #0]
 80039be:	605a      	str	r2, [r3, #4]
 80039c0:	609a      	str	r2, [r3, #8]
 80039c2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80039c4:	f107 0320 	add.w	r3, r7, #32
 80039c8:	2200      	movs	r2, #0
 80039ca:	601a      	str	r2, [r3, #0]
 80039cc:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80039ce:	1d3b      	adds	r3, r7, #4
 80039d0:	2200      	movs	r2, #0
 80039d2:	601a      	str	r2, [r3, #0]
 80039d4:	605a      	str	r2, [r3, #4]
 80039d6:	609a      	str	r2, [r3, #8]
 80039d8:	60da      	str	r2, [r3, #12]
 80039da:	611a      	str	r2, [r3, #16]
 80039dc:	615a      	str	r2, [r3, #20]
 80039de:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 80039e0:	4b32      	ldr	r3, [pc, #200]	; (8003aac <MX_TIM4_Init+0xfc>)
 80039e2:	4a33      	ldr	r2, [pc, #204]	; (8003ab0 <MX_TIM4_Init+0x100>)
 80039e4:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 7200-1;
 80039e6:	4b31      	ldr	r3, [pc, #196]	; (8003aac <MX_TIM4_Init+0xfc>)
 80039e8:	f641 421f 	movw	r2, #7199	; 0x1c1f
 80039ec:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 80039ee:	4b2f      	ldr	r3, [pc, #188]	; (8003aac <MX_TIM4_Init+0xfc>)
 80039f0:	2200      	movs	r2, #0
 80039f2:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 50000;
 80039f4:	4b2d      	ldr	r3, [pc, #180]	; (8003aac <MX_TIM4_Init+0xfc>)
 80039f6:	f24c 3250 	movw	r2, #50000	; 0xc350
 80039fa:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80039fc:	4b2b      	ldr	r3, [pc, #172]	; (8003aac <MX_TIM4_Init+0xfc>)
 80039fe:	2200      	movs	r2, #0
 8003a00:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8003a02:	4b2a      	ldr	r3, [pc, #168]	; (8003aac <MX_TIM4_Init+0xfc>)
 8003a04:	2280      	movs	r2, #128	; 0x80
 8003a06:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8003a08:	4828      	ldr	r0, [pc, #160]	; (8003aac <MX_TIM4_Init+0xfc>)
 8003a0a:	f002 fc5d 	bl	80062c8 <HAL_TIM_Base_Init>
 8003a0e:	4603      	mov	r3, r0
 8003a10:	2b00      	cmp	r3, #0
 8003a12:	d001      	beq.n	8003a18 <MX_TIM4_Init+0x68>
  {
    Error_Handler();
 8003a14:	f7ff fc26 	bl	8003264 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8003a18:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003a1c:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8003a1e:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8003a22:	4619      	mov	r1, r3
 8003a24:	4821      	ldr	r0, [pc, #132]	; (8003aac <MX_TIM4_Init+0xfc>)
 8003a26:	f003 f889 	bl	8006b3c <HAL_TIM_ConfigClockSource>
 8003a2a:	4603      	mov	r3, r0
 8003a2c:	2b00      	cmp	r3, #0
 8003a2e:	d001      	beq.n	8003a34 <MX_TIM4_Init+0x84>
  {
    Error_Handler();
 8003a30:	f7ff fc18 	bl	8003264 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 8003a34:	481d      	ldr	r0, [pc, #116]	; (8003aac <MX_TIM4_Init+0xfc>)
 8003a36:	f002 fd59 	bl	80064ec <HAL_TIM_PWM_Init>
 8003a3a:	4603      	mov	r3, r0
 8003a3c:	2b00      	cmp	r3, #0
 8003a3e:	d001      	beq.n	8003a44 <MX_TIM4_Init+0x94>
  {
    Error_Handler();
 8003a40:	f7ff fc10 	bl	8003264 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003a44:	2300      	movs	r3, #0
 8003a46:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003a48:	2300      	movs	r3, #0
 8003a4a:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8003a4c:	f107 0320 	add.w	r3, r7, #32
 8003a50:	4619      	mov	r1, r3
 8003a52:	4816      	ldr	r0, [pc, #88]	; (8003aac <MX_TIM4_Init+0xfc>)
 8003a54:	f003 fc02 	bl	800725c <HAL_TIMEx_MasterConfigSynchronization>
 8003a58:	4603      	mov	r3, r0
 8003a5a:	2b00      	cmp	r3, #0
 8003a5c:	d001      	beq.n	8003a62 <MX_TIM4_Init+0xb2>
  {
    Error_Handler();
 8003a5e:	f7ff fc01 	bl	8003264 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8003a62:	2360      	movs	r3, #96	; 0x60
 8003a64:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8003a66:	2300      	movs	r3, #0
 8003a68:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8003a6a:	2300      	movs	r3, #0
 8003a6c:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_ENABLE;
 8003a6e:	2304      	movs	r3, #4
 8003a70:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8003a72:	1d3b      	adds	r3, r7, #4
 8003a74:	2208      	movs	r2, #8
 8003a76:	4619      	mov	r1, r3
 8003a78:	480c      	ldr	r0, [pc, #48]	; (8003aac <MX_TIM4_Init+0xfc>)
 8003a7a:	f002 ff9d 	bl	80069b8 <HAL_TIM_PWM_ConfigChannel>
 8003a7e:	4603      	mov	r3, r0
 8003a80:	2b00      	cmp	r3, #0
 8003a82:	d001      	beq.n	8003a88 <MX_TIM4_Init+0xd8>
  {
    Error_Handler();
 8003a84:	f7ff fbee 	bl	8003264 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8003a88:	1d3b      	adds	r3, r7, #4
 8003a8a:	220c      	movs	r2, #12
 8003a8c:	4619      	mov	r1, r3
 8003a8e:	4807      	ldr	r0, [pc, #28]	; (8003aac <MX_TIM4_Init+0xfc>)
 8003a90:	f002 ff92 	bl	80069b8 <HAL_TIM_PWM_ConfigChannel>
 8003a94:	4603      	mov	r3, r0
 8003a96:	2b00      	cmp	r3, #0
 8003a98:	d001      	beq.n	8003a9e <MX_TIM4_Init+0xee>
  {
    Error_Handler();
 8003a9a:	f7ff fbe3 	bl	8003264 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */
  HAL_TIM_MspPostInit(&htim4);
 8003a9e:	4803      	ldr	r0, [pc, #12]	; (8003aac <MX_TIM4_Init+0xfc>)
 8003aa0:	f000 f880 	bl	8003ba4 <HAL_TIM_MspPostInit>

}
 8003aa4:	bf00      	nop
 8003aa6:	3738      	adds	r7, #56	; 0x38
 8003aa8:	46bd      	mov	sp, r7
 8003aaa:	bd80      	pop	{r7, pc}
 8003aac:	20000a70 	.word	0x20000a70
 8003ab0:	40000800 	.word	0x40000800

08003ab4 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8003ab4:	b580      	push	{r7, lr}
 8003ab6:	b086      	sub	sp, #24
 8003ab8:	af00      	add	r7, sp, #0
 8003aba:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM1)
 8003abc:	687b      	ldr	r3, [r7, #4]
 8003abe:	681b      	ldr	r3, [r3, #0]
 8003ac0:	4a34      	ldr	r2, [pc, #208]	; (8003b94 <HAL_TIM_Base_MspInit+0xe0>)
 8003ac2:	4293      	cmp	r3, r2
 8003ac4:	d114      	bne.n	8003af0 <HAL_TIM_Base_MspInit+0x3c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8003ac6:	4b34      	ldr	r3, [pc, #208]	; (8003b98 <HAL_TIM_Base_MspInit+0xe4>)
 8003ac8:	699b      	ldr	r3, [r3, #24]
 8003aca:	4a33      	ldr	r2, [pc, #204]	; (8003b98 <HAL_TIM_Base_MspInit+0xe4>)
 8003acc:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8003ad0:	6193      	str	r3, [r2, #24]
 8003ad2:	4b31      	ldr	r3, [pc, #196]	; (8003b98 <HAL_TIM_Base_MspInit+0xe4>)
 8003ad4:	699b      	ldr	r3, [r3, #24]
 8003ad6:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003ada:	617b      	str	r3, [r7, #20]
 8003adc:	697b      	ldr	r3, [r7, #20]

    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_UP_IRQn, 3, 0);
 8003ade:	2200      	movs	r2, #0
 8003ae0:	2103      	movs	r1, #3
 8003ae2:	2019      	movs	r0, #25
 8003ae4:	f001 f825 	bl	8004b32 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_IRQn);
 8003ae8:	2019      	movs	r0, #25
 8003aea:	f001 f83e 	bl	8004b6a <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }
}
 8003aee:	e04c      	b.n	8003b8a <HAL_TIM_Base_MspInit+0xd6>
  else if(tim_baseHandle->Instance==TIM2)
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	681b      	ldr	r3, [r3, #0]
 8003af4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003af8:	d114      	bne.n	8003b24 <HAL_TIM_Base_MspInit+0x70>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8003afa:	4b27      	ldr	r3, [pc, #156]	; (8003b98 <HAL_TIM_Base_MspInit+0xe4>)
 8003afc:	69db      	ldr	r3, [r3, #28]
 8003afe:	4a26      	ldr	r2, [pc, #152]	; (8003b98 <HAL_TIM_Base_MspInit+0xe4>)
 8003b00:	f043 0301 	orr.w	r3, r3, #1
 8003b04:	61d3      	str	r3, [r2, #28]
 8003b06:	4b24      	ldr	r3, [pc, #144]	; (8003b98 <HAL_TIM_Base_MspInit+0xe4>)
 8003b08:	69db      	ldr	r3, [r3, #28]
 8003b0a:	f003 0301 	and.w	r3, r3, #1
 8003b0e:	613b      	str	r3, [r7, #16]
 8003b10:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8003b12:	2200      	movs	r2, #0
 8003b14:	2100      	movs	r1, #0
 8003b16:	201c      	movs	r0, #28
 8003b18:	f001 f80b 	bl	8004b32 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8003b1c:	201c      	movs	r0, #28
 8003b1e:	f001 f824 	bl	8004b6a <HAL_NVIC_EnableIRQ>
}
 8003b22:	e032      	b.n	8003b8a <HAL_TIM_Base_MspInit+0xd6>
  else if(tim_baseHandle->Instance==TIM3)
 8003b24:	687b      	ldr	r3, [r7, #4]
 8003b26:	681b      	ldr	r3, [r3, #0]
 8003b28:	4a1c      	ldr	r2, [pc, #112]	; (8003b9c <HAL_TIM_Base_MspInit+0xe8>)
 8003b2a:	4293      	cmp	r3, r2
 8003b2c:	d114      	bne.n	8003b58 <HAL_TIM_Base_MspInit+0xa4>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8003b2e:	4b1a      	ldr	r3, [pc, #104]	; (8003b98 <HAL_TIM_Base_MspInit+0xe4>)
 8003b30:	69db      	ldr	r3, [r3, #28]
 8003b32:	4a19      	ldr	r2, [pc, #100]	; (8003b98 <HAL_TIM_Base_MspInit+0xe4>)
 8003b34:	f043 0302 	orr.w	r3, r3, #2
 8003b38:	61d3      	str	r3, [r2, #28]
 8003b3a:	4b17      	ldr	r3, [pc, #92]	; (8003b98 <HAL_TIM_Base_MspInit+0xe4>)
 8003b3c:	69db      	ldr	r3, [r3, #28]
 8003b3e:	f003 0302 	and.w	r3, r3, #2
 8003b42:	60fb      	str	r3, [r7, #12]
 8003b44:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8003b46:	2200      	movs	r2, #0
 8003b48:	2100      	movs	r1, #0
 8003b4a:	201d      	movs	r0, #29
 8003b4c:	f000 fff1 	bl	8004b32 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8003b50:	201d      	movs	r0, #29
 8003b52:	f001 f80a 	bl	8004b6a <HAL_NVIC_EnableIRQ>
}
 8003b56:	e018      	b.n	8003b8a <HAL_TIM_Base_MspInit+0xd6>
  else if(tim_baseHandle->Instance==TIM4)
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	681b      	ldr	r3, [r3, #0]
 8003b5c:	4a10      	ldr	r2, [pc, #64]	; (8003ba0 <HAL_TIM_Base_MspInit+0xec>)
 8003b5e:	4293      	cmp	r3, r2
 8003b60:	d113      	bne.n	8003b8a <HAL_TIM_Base_MspInit+0xd6>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8003b62:	4b0d      	ldr	r3, [pc, #52]	; (8003b98 <HAL_TIM_Base_MspInit+0xe4>)
 8003b64:	69db      	ldr	r3, [r3, #28]
 8003b66:	4a0c      	ldr	r2, [pc, #48]	; (8003b98 <HAL_TIM_Base_MspInit+0xe4>)
 8003b68:	f043 0304 	orr.w	r3, r3, #4
 8003b6c:	61d3      	str	r3, [r2, #28]
 8003b6e:	4b0a      	ldr	r3, [pc, #40]	; (8003b98 <HAL_TIM_Base_MspInit+0xe4>)
 8003b70:	69db      	ldr	r3, [r3, #28]
 8003b72:	f003 0304 	and.w	r3, r3, #4
 8003b76:	60bb      	str	r3, [r7, #8]
 8003b78:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 8003b7a:	2200      	movs	r2, #0
 8003b7c:	2100      	movs	r1, #0
 8003b7e:	201e      	movs	r0, #30
 8003b80:	f000 ffd7 	bl	8004b32 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8003b84:	201e      	movs	r0, #30
 8003b86:	f000 fff0 	bl	8004b6a <HAL_NVIC_EnableIRQ>
}
 8003b8a:	bf00      	nop
 8003b8c:	3718      	adds	r7, #24
 8003b8e:	46bd      	mov	sp, r7
 8003b90:	bd80      	pop	{r7, pc}
 8003b92:	bf00      	nop
 8003b94:	40012c00 	.word	0x40012c00
 8003b98:	40021000 	.word	0x40021000
 8003b9c:	40000400 	.word	0x40000400
 8003ba0:	40000800 	.word	0x40000800

08003ba4 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8003ba4:	b580      	push	{r7, lr}
 8003ba6:	b088      	sub	sp, #32
 8003ba8:	af00      	add	r7, sp, #0
 8003baa:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003bac:	f107 0310 	add.w	r3, r7, #16
 8003bb0:	2200      	movs	r2, #0
 8003bb2:	601a      	str	r2, [r3, #0]
 8003bb4:	605a      	str	r2, [r3, #4]
 8003bb6:	609a      	str	r2, [r3, #8]
 8003bb8:	60da      	str	r2, [r3, #12]
  if(timHandle->Instance==TIM3)
 8003bba:	687b      	ldr	r3, [r7, #4]
 8003bbc:	681b      	ldr	r3, [r3, #0]
 8003bbe:	4a1f      	ldr	r2, [pc, #124]	; (8003c3c <HAL_TIM_MspPostInit+0x98>)
 8003bc0:	4293      	cmp	r3, r2
 8003bc2:	d118      	bne.n	8003bf6 <HAL_TIM_MspPostInit+0x52>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003bc4:	4b1e      	ldr	r3, [pc, #120]	; (8003c40 <HAL_TIM_MspPostInit+0x9c>)
 8003bc6:	699b      	ldr	r3, [r3, #24]
 8003bc8:	4a1d      	ldr	r2, [pc, #116]	; (8003c40 <HAL_TIM_MspPostInit+0x9c>)
 8003bca:	f043 0304 	orr.w	r3, r3, #4
 8003bce:	6193      	str	r3, [r2, #24]
 8003bd0:	4b1b      	ldr	r3, [pc, #108]	; (8003c40 <HAL_TIM_MspPostInit+0x9c>)
 8003bd2:	699b      	ldr	r3, [r3, #24]
 8003bd4:	f003 0304 	and.w	r3, r3, #4
 8003bd8:	60fb      	str	r3, [r7, #12]
 8003bda:	68fb      	ldr	r3, [r7, #12]
    /**TIM3 GPIO Configuration
    PA6     ------> TIM3_CH1
    PA7     ------> TIM3_CH2
    */
    GPIO_InitStruct.Pin = PWM_MOTOR_B_Pin|PWM_MOTOR_A_Pin;
 8003bdc:	23c0      	movs	r3, #192	; 0xc0
 8003bde:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003be0:	2302      	movs	r3, #2
 8003be2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003be4:	2302      	movs	r3, #2
 8003be6:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003be8:	f107 0310 	add.w	r3, r7, #16
 8003bec:	4619      	mov	r1, r3
 8003bee:	4815      	ldr	r0, [pc, #84]	; (8003c44 <HAL_TIM_MspPostInit+0xa0>)
 8003bf0:	f001 fbd0 	bl	8005394 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM4_MspPostInit 1 */

  /* USER CODE END TIM4_MspPostInit 1 */
  }

}
 8003bf4:	e01d      	b.n	8003c32 <HAL_TIM_MspPostInit+0x8e>
  else if(timHandle->Instance==TIM4)
 8003bf6:	687b      	ldr	r3, [r7, #4]
 8003bf8:	681b      	ldr	r3, [r3, #0]
 8003bfa:	4a13      	ldr	r2, [pc, #76]	; (8003c48 <HAL_TIM_MspPostInit+0xa4>)
 8003bfc:	4293      	cmp	r3, r2
 8003bfe:	d118      	bne.n	8003c32 <HAL_TIM_MspPostInit+0x8e>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003c00:	4b0f      	ldr	r3, [pc, #60]	; (8003c40 <HAL_TIM_MspPostInit+0x9c>)
 8003c02:	699b      	ldr	r3, [r3, #24]
 8003c04:	4a0e      	ldr	r2, [pc, #56]	; (8003c40 <HAL_TIM_MspPostInit+0x9c>)
 8003c06:	f043 0308 	orr.w	r3, r3, #8
 8003c0a:	6193      	str	r3, [r2, #24]
 8003c0c:	4b0c      	ldr	r3, [pc, #48]	; (8003c40 <HAL_TIM_MspPostInit+0x9c>)
 8003c0e:	699b      	ldr	r3, [r3, #24]
 8003c10:	f003 0308 	and.w	r3, r3, #8
 8003c14:	60bb      	str	r3, [r7, #8]
 8003c16:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = WAVE_BCH_EN_Pin|WAVE_ACH_EN_Pin;
 8003c18:	f44f 7340 	mov.w	r3, #768	; 0x300
 8003c1c:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003c1e:	2302      	movs	r3, #2
 8003c20:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8003c22:	2303      	movs	r3, #3
 8003c24:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003c26:	f107 0310 	add.w	r3, r7, #16
 8003c2a:	4619      	mov	r1, r3
 8003c2c:	4807      	ldr	r0, [pc, #28]	; (8003c4c <HAL_TIM_MspPostInit+0xa8>)
 8003c2e:	f001 fbb1 	bl	8005394 <HAL_GPIO_Init>
}
 8003c32:	bf00      	nop
 8003c34:	3720      	adds	r7, #32
 8003c36:	46bd      	mov	sp, r7
 8003c38:	bd80      	pop	{r7, pc}
 8003c3a:	bf00      	nop
 8003c3c:	40000400 	.word	0x40000400
 8003c40:	40021000 	.word	0x40021000
 8003c44:	40010800 	.word	0x40010800
 8003c48:	40000800 	.word	0x40000800
 8003c4c:	40010c00 	.word	0x40010c00

08003c50 <MX_USART1_UART_Init>:
DMA_HandleTypeDef hdma_usart3_tx;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8003c50:	b580      	push	{r7, lr}
 8003c52:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8003c54:	4b11      	ldr	r3, [pc, #68]	; (8003c9c <MX_USART1_UART_Init+0x4c>)
 8003c56:	4a12      	ldr	r2, [pc, #72]	; (8003ca0 <MX_USART1_UART_Init+0x50>)
 8003c58:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 460800;
 8003c5a:	4b10      	ldr	r3, [pc, #64]	; (8003c9c <MX_USART1_UART_Init+0x4c>)
 8003c5c:	f44f 22e1 	mov.w	r2, #460800	; 0x70800
 8003c60:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8003c62:	4b0e      	ldr	r3, [pc, #56]	; (8003c9c <MX_USART1_UART_Init+0x4c>)
 8003c64:	2200      	movs	r2, #0
 8003c66:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8003c68:	4b0c      	ldr	r3, [pc, #48]	; (8003c9c <MX_USART1_UART_Init+0x4c>)
 8003c6a:	2200      	movs	r2, #0
 8003c6c:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8003c6e:	4b0b      	ldr	r3, [pc, #44]	; (8003c9c <MX_USART1_UART_Init+0x4c>)
 8003c70:	2200      	movs	r2, #0
 8003c72:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8003c74:	4b09      	ldr	r3, [pc, #36]	; (8003c9c <MX_USART1_UART_Init+0x4c>)
 8003c76:	220c      	movs	r2, #12
 8003c78:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8003c7a:	4b08      	ldr	r3, [pc, #32]	; (8003c9c <MX_USART1_UART_Init+0x4c>)
 8003c7c:	2200      	movs	r2, #0
 8003c7e:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8003c80:	4b06      	ldr	r3, [pc, #24]	; (8003c9c <MX_USART1_UART_Init+0x4c>)
 8003c82:	2200      	movs	r2, #0
 8003c84:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8003c86:	4805      	ldr	r0, [pc, #20]	; (8003c9c <MX_USART1_UART_Init+0x4c>)
 8003c88:	f003 fb58 	bl	800733c <HAL_UART_Init>
 8003c8c:	4603      	mov	r3, r0
 8003c8e:	2b00      	cmp	r3, #0
 8003c90:	d001      	beq.n	8003c96 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8003c92:	f7ff fae7 	bl	8003264 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8003c96:	bf00      	nop
 8003c98:	bd80      	pop	{r7, pc}
 8003c9a:	bf00      	nop
 8003c9c:	20000ab8 	.word	0x20000ab8
 8003ca0:	40013800 	.word	0x40013800

08003ca4 <MX_USART3_UART_Init>:
/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 8003ca4:	b580      	push	{r7, lr}
 8003ca6:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8003ca8:	4b11      	ldr	r3, [pc, #68]	; (8003cf0 <MX_USART3_UART_Init+0x4c>)
 8003caa:	4a12      	ldr	r2, [pc, #72]	; (8003cf4 <MX_USART3_UART_Init+0x50>)
 8003cac:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 19200;
 8003cae:	4b10      	ldr	r3, [pc, #64]	; (8003cf0 <MX_USART3_UART_Init+0x4c>)
 8003cb0:	f44f 4296 	mov.w	r2, #19200	; 0x4b00
 8003cb4:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8003cb6:	4b0e      	ldr	r3, [pc, #56]	; (8003cf0 <MX_USART3_UART_Init+0x4c>)
 8003cb8:	2200      	movs	r2, #0
 8003cba:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8003cbc:	4b0c      	ldr	r3, [pc, #48]	; (8003cf0 <MX_USART3_UART_Init+0x4c>)
 8003cbe:	2200      	movs	r2, #0
 8003cc0:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8003cc2:	4b0b      	ldr	r3, [pc, #44]	; (8003cf0 <MX_USART3_UART_Init+0x4c>)
 8003cc4:	2200      	movs	r2, #0
 8003cc6:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8003cc8:	4b09      	ldr	r3, [pc, #36]	; (8003cf0 <MX_USART3_UART_Init+0x4c>)
 8003cca:	220c      	movs	r2, #12
 8003ccc:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8003cce:	4b08      	ldr	r3, [pc, #32]	; (8003cf0 <MX_USART3_UART_Init+0x4c>)
 8003cd0:	2200      	movs	r2, #0
 8003cd2:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8003cd4:	4b06      	ldr	r3, [pc, #24]	; (8003cf0 <MX_USART3_UART_Init+0x4c>)
 8003cd6:	2200      	movs	r2, #0
 8003cd8:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8003cda:	4805      	ldr	r0, [pc, #20]	; (8003cf0 <MX_USART3_UART_Init+0x4c>)
 8003cdc:	f003 fb2e 	bl	800733c <HAL_UART_Init>
 8003ce0:	4603      	mov	r3, r0
 8003ce2:	2b00      	cmp	r3, #0
 8003ce4:	d001      	beq.n	8003cea <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 8003ce6:	f7ff fabd 	bl	8003264 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8003cea:	bf00      	nop
 8003cec:	bd80      	pop	{r7, pc}
 8003cee:	bf00      	nop
 8003cf0:	20000b00 	.word	0x20000b00
 8003cf4:	40004800 	.word	0x40004800

08003cf8 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8003cf8:	b580      	push	{r7, lr}
 8003cfa:	b08a      	sub	sp, #40	; 0x28
 8003cfc:	af00      	add	r7, sp, #0
 8003cfe:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003d00:	f107 0318 	add.w	r3, r7, #24
 8003d04:	2200      	movs	r2, #0
 8003d06:	601a      	str	r2, [r3, #0]
 8003d08:	605a      	str	r2, [r3, #4]
 8003d0a:	609a      	str	r2, [r3, #8]
 8003d0c:	60da      	str	r2, [r3, #12]
  if(uartHandle->Instance==USART1)
 8003d0e:	687b      	ldr	r3, [r7, #4]
 8003d10:	681b      	ldr	r3, [r3, #0]
 8003d12:	4a68      	ldr	r2, [pc, #416]	; (8003eb4 <HAL_UART_MspInit+0x1bc>)
 8003d14:	4293      	cmp	r3, r2
 8003d16:	d13a      	bne.n	8003d8e <HAL_UART_MspInit+0x96>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8003d18:	4b67      	ldr	r3, [pc, #412]	; (8003eb8 <HAL_UART_MspInit+0x1c0>)
 8003d1a:	699b      	ldr	r3, [r3, #24]
 8003d1c:	4a66      	ldr	r2, [pc, #408]	; (8003eb8 <HAL_UART_MspInit+0x1c0>)
 8003d1e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003d22:	6193      	str	r3, [r2, #24]
 8003d24:	4b64      	ldr	r3, [pc, #400]	; (8003eb8 <HAL_UART_MspInit+0x1c0>)
 8003d26:	699b      	ldr	r3, [r3, #24]
 8003d28:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003d2c:	617b      	str	r3, [r7, #20]
 8003d2e:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003d30:	4b61      	ldr	r3, [pc, #388]	; (8003eb8 <HAL_UART_MspInit+0x1c0>)
 8003d32:	699b      	ldr	r3, [r3, #24]
 8003d34:	4a60      	ldr	r2, [pc, #384]	; (8003eb8 <HAL_UART_MspInit+0x1c0>)
 8003d36:	f043 0304 	orr.w	r3, r3, #4
 8003d3a:	6193      	str	r3, [r2, #24]
 8003d3c:	4b5e      	ldr	r3, [pc, #376]	; (8003eb8 <HAL_UART_MspInit+0x1c0>)
 8003d3e:	699b      	ldr	r3, [r3, #24]
 8003d40:	f003 0304 	and.w	r3, r3, #4
 8003d44:	613b      	str	r3, [r7, #16]
 8003d46:	693b      	ldr	r3, [r7, #16]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = USART1_TX_Pin;
 8003d48:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003d4c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003d4e:	2302      	movs	r3, #2
 8003d50:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8003d52:	2303      	movs	r3, #3
 8003d54:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(USART1_TX_GPIO_Port, &GPIO_InitStruct);
 8003d56:	f107 0318 	add.w	r3, r7, #24
 8003d5a:	4619      	mov	r1, r3
 8003d5c:	4857      	ldr	r0, [pc, #348]	; (8003ebc <HAL_UART_MspInit+0x1c4>)
 8003d5e:	f001 fb19 	bl	8005394 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = USART1_RX_Pin;
 8003d62:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003d66:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003d68:	2300      	movs	r3, #0
 8003d6a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003d6c:	2300      	movs	r3, #0
 8003d6e:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(USART1_RX_GPIO_Port, &GPIO_InitStruct);
 8003d70:	f107 0318 	add.w	r3, r7, #24
 8003d74:	4619      	mov	r1, r3
 8003d76:	4851      	ldr	r0, [pc, #324]	; (8003ebc <HAL_UART_MspInit+0x1c4>)
 8003d78:	f001 fb0c 	bl	8005394 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8003d7c:	2200      	movs	r2, #0
 8003d7e:	2100      	movs	r1, #0
 8003d80:	2025      	movs	r0, #37	; 0x25
 8003d82:	f000 fed6 	bl	8004b32 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8003d86:	2025      	movs	r0, #37	; 0x25
 8003d88:	f000 feef 	bl	8004b6a <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 8003d8c:	e08d      	b.n	8003eaa <HAL_UART_MspInit+0x1b2>
  else if(uartHandle->Instance==USART3)
 8003d8e:	687b      	ldr	r3, [r7, #4]
 8003d90:	681b      	ldr	r3, [r3, #0]
 8003d92:	4a4b      	ldr	r2, [pc, #300]	; (8003ec0 <HAL_UART_MspInit+0x1c8>)
 8003d94:	4293      	cmp	r3, r2
 8003d96:	f040 8088 	bne.w	8003eaa <HAL_UART_MspInit+0x1b2>
    __HAL_RCC_USART3_CLK_ENABLE();
 8003d9a:	4b47      	ldr	r3, [pc, #284]	; (8003eb8 <HAL_UART_MspInit+0x1c0>)
 8003d9c:	69db      	ldr	r3, [r3, #28]
 8003d9e:	4a46      	ldr	r2, [pc, #280]	; (8003eb8 <HAL_UART_MspInit+0x1c0>)
 8003da0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003da4:	61d3      	str	r3, [r2, #28]
 8003da6:	4b44      	ldr	r3, [pc, #272]	; (8003eb8 <HAL_UART_MspInit+0x1c0>)
 8003da8:	69db      	ldr	r3, [r3, #28]
 8003daa:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003dae:	60fb      	str	r3, [r7, #12]
 8003db0:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003db2:	4b41      	ldr	r3, [pc, #260]	; (8003eb8 <HAL_UART_MspInit+0x1c0>)
 8003db4:	699b      	ldr	r3, [r3, #24]
 8003db6:	4a40      	ldr	r2, [pc, #256]	; (8003eb8 <HAL_UART_MspInit+0x1c0>)
 8003db8:	f043 0308 	orr.w	r3, r3, #8
 8003dbc:	6193      	str	r3, [r2, #24]
 8003dbe:	4b3e      	ldr	r3, [pc, #248]	; (8003eb8 <HAL_UART_MspInit+0x1c0>)
 8003dc0:	699b      	ldr	r3, [r3, #24]
 8003dc2:	f003 0308 	and.w	r3, r3, #8
 8003dc6:	60bb      	str	r3, [r7, #8]
 8003dc8:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = USART3_TX_Pin;
 8003dca:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003dce:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003dd0:	2302      	movs	r3, #2
 8003dd2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8003dd4:	2303      	movs	r3, #3
 8003dd6:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(USART3_TX_GPIO_Port, &GPIO_InitStruct);
 8003dd8:	f107 0318 	add.w	r3, r7, #24
 8003ddc:	4619      	mov	r1, r3
 8003dde:	4839      	ldr	r0, [pc, #228]	; (8003ec4 <HAL_UART_MspInit+0x1cc>)
 8003de0:	f001 fad8 	bl	8005394 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = USART3_RX_Pin;
 8003de4:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8003de8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003dea:	2300      	movs	r3, #0
 8003dec:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003dee:	2300      	movs	r3, #0
 8003df0:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(USART3_RX_GPIO_Port, &GPIO_InitStruct);
 8003df2:	f107 0318 	add.w	r3, r7, #24
 8003df6:	4619      	mov	r1, r3
 8003df8:	4832      	ldr	r0, [pc, #200]	; (8003ec4 <HAL_UART_MspInit+0x1cc>)
 8003dfa:	f001 facb 	bl	8005394 <HAL_GPIO_Init>
    hdma_usart3_rx.Instance = DMA1_Channel3;
 8003dfe:	4b32      	ldr	r3, [pc, #200]	; (8003ec8 <HAL_UART_MspInit+0x1d0>)
 8003e00:	4a32      	ldr	r2, [pc, #200]	; (8003ecc <HAL_UART_MspInit+0x1d4>)
 8003e02:	601a      	str	r2, [r3, #0]
    hdma_usart3_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8003e04:	4b30      	ldr	r3, [pc, #192]	; (8003ec8 <HAL_UART_MspInit+0x1d0>)
 8003e06:	2200      	movs	r2, #0
 8003e08:	605a      	str	r2, [r3, #4]
    hdma_usart3_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8003e0a:	4b2f      	ldr	r3, [pc, #188]	; (8003ec8 <HAL_UART_MspInit+0x1d0>)
 8003e0c:	2200      	movs	r2, #0
 8003e0e:	609a      	str	r2, [r3, #8]
    hdma_usart3_rx.Init.MemInc = DMA_MINC_ENABLE;
 8003e10:	4b2d      	ldr	r3, [pc, #180]	; (8003ec8 <HAL_UART_MspInit+0x1d0>)
 8003e12:	2280      	movs	r2, #128	; 0x80
 8003e14:	60da      	str	r2, [r3, #12]
    hdma_usart3_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8003e16:	4b2c      	ldr	r3, [pc, #176]	; (8003ec8 <HAL_UART_MspInit+0x1d0>)
 8003e18:	2200      	movs	r2, #0
 8003e1a:	611a      	str	r2, [r3, #16]
    hdma_usart3_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8003e1c:	4b2a      	ldr	r3, [pc, #168]	; (8003ec8 <HAL_UART_MspInit+0x1d0>)
 8003e1e:	2200      	movs	r2, #0
 8003e20:	615a      	str	r2, [r3, #20]
    hdma_usart3_rx.Init.Mode = DMA_NORMAL;
 8003e22:	4b29      	ldr	r3, [pc, #164]	; (8003ec8 <HAL_UART_MspInit+0x1d0>)
 8003e24:	2200      	movs	r2, #0
 8003e26:	619a      	str	r2, [r3, #24]
    hdma_usart3_rx.Init.Priority = DMA_PRIORITY_HIGH;
 8003e28:	4b27      	ldr	r3, [pc, #156]	; (8003ec8 <HAL_UART_MspInit+0x1d0>)
 8003e2a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8003e2e:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart3_rx) != HAL_OK)
 8003e30:	4825      	ldr	r0, [pc, #148]	; (8003ec8 <HAL_UART_MspInit+0x1d0>)
 8003e32:	f000 feb5 	bl	8004ba0 <HAL_DMA_Init>
 8003e36:	4603      	mov	r3, r0
 8003e38:	2b00      	cmp	r3, #0
 8003e3a:	d001      	beq.n	8003e40 <HAL_UART_MspInit+0x148>
      Error_Handler();
 8003e3c:	f7ff fa12 	bl	8003264 <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart3_rx);
 8003e40:	687b      	ldr	r3, [r7, #4]
 8003e42:	4a21      	ldr	r2, [pc, #132]	; (8003ec8 <HAL_UART_MspInit+0x1d0>)
 8003e44:	63da      	str	r2, [r3, #60]	; 0x3c
 8003e46:	4a20      	ldr	r2, [pc, #128]	; (8003ec8 <HAL_UART_MspInit+0x1d0>)
 8003e48:	687b      	ldr	r3, [r7, #4]
 8003e4a:	6253      	str	r3, [r2, #36]	; 0x24
    hdma_usart3_tx.Instance = DMA1_Channel2;
 8003e4c:	4b20      	ldr	r3, [pc, #128]	; (8003ed0 <HAL_UART_MspInit+0x1d8>)
 8003e4e:	4a21      	ldr	r2, [pc, #132]	; (8003ed4 <HAL_UART_MspInit+0x1dc>)
 8003e50:	601a      	str	r2, [r3, #0]
    hdma_usart3_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8003e52:	4b1f      	ldr	r3, [pc, #124]	; (8003ed0 <HAL_UART_MspInit+0x1d8>)
 8003e54:	2210      	movs	r2, #16
 8003e56:	605a      	str	r2, [r3, #4]
    hdma_usart3_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8003e58:	4b1d      	ldr	r3, [pc, #116]	; (8003ed0 <HAL_UART_MspInit+0x1d8>)
 8003e5a:	2200      	movs	r2, #0
 8003e5c:	609a      	str	r2, [r3, #8]
    hdma_usart3_tx.Init.MemInc = DMA_MINC_ENABLE;
 8003e5e:	4b1c      	ldr	r3, [pc, #112]	; (8003ed0 <HAL_UART_MspInit+0x1d8>)
 8003e60:	2280      	movs	r2, #128	; 0x80
 8003e62:	60da      	str	r2, [r3, #12]
    hdma_usart3_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8003e64:	4b1a      	ldr	r3, [pc, #104]	; (8003ed0 <HAL_UART_MspInit+0x1d8>)
 8003e66:	2200      	movs	r2, #0
 8003e68:	611a      	str	r2, [r3, #16]
    hdma_usart3_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8003e6a:	4b19      	ldr	r3, [pc, #100]	; (8003ed0 <HAL_UART_MspInit+0x1d8>)
 8003e6c:	2200      	movs	r2, #0
 8003e6e:	615a      	str	r2, [r3, #20]
    hdma_usart3_tx.Init.Mode = DMA_NORMAL;
 8003e70:	4b17      	ldr	r3, [pc, #92]	; (8003ed0 <HAL_UART_MspInit+0x1d8>)
 8003e72:	2200      	movs	r2, #0
 8003e74:	619a      	str	r2, [r3, #24]
    hdma_usart3_tx.Init.Priority = DMA_PRIORITY_MEDIUM;
 8003e76:	4b16      	ldr	r3, [pc, #88]	; (8003ed0 <HAL_UART_MspInit+0x1d8>)
 8003e78:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8003e7c:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart3_tx) != HAL_OK)
 8003e7e:	4814      	ldr	r0, [pc, #80]	; (8003ed0 <HAL_UART_MspInit+0x1d8>)
 8003e80:	f000 fe8e 	bl	8004ba0 <HAL_DMA_Init>
 8003e84:	4603      	mov	r3, r0
 8003e86:	2b00      	cmp	r3, #0
 8003e88:	d001      	beq.n	8003e8e <HAL_UART_MspInit+0x196>
      Error_Handler();
 8003e8a:	f7ff f9eb 	bl	8003264 <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart3_tx);
 8003e8e:	687b      	ldr	r3, [r7, #4]
 8003e90:	4a0f      	ldr	r2, [pc, #60]	; (8003ed0 <HAL_UART_MspInit+0x1d8>)
 8003e92:	639a      	str	r2, [r3, #56]	; 0x38
 8003e94:	4a0e      	ldr	r2, [pc, #56]	; (8003ed0 <HAL_UART_MspInit+0x1d8>)
 8003e96:	687b      	ldr	r3, [r7, #4]
 8003e98:	6253      	str	r3, [r2, #36]	; 0x24
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 2);
 8003e9a:	2202      	movs	r2, #2
 8003e9c:	2100      	movs	r1, #0
 8003e9e:	2027      	movs	r0, #39	; 0x27
 8003ea0:	f000 fe47 	bl	8004b32 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8003ea4:	2027      	movs	r0, #39	; 0x27
 8003ea6:	f000 fe60 	bl	8004b6a <HAL_NVIC_EnableIRQ>
}
 8003eaa:	bf00      	nop
 8003eac:	3728      	adds	r7, #40	; 0x28
 8003eae:	46bd      	mov	sp, r7
 8003eb0:	bd80      	pop	{r7, pc}
 8003eb2:	bf00      	nop
 8003eb4:	40013800 	.word	0x40013800
 8003eb8:	40021000 	.word	0x40021000
 8003ebc:	40010800 	.word	0x40010800
 8003ec0:	40004800 	.word	0x40004800
 8003ec4:	40010c00 	.word	0x40010c00
 8003ec8:	20000b48 	.word	0x20000b48
 8003ecc:	40020030 	.word	0x40020030
 8003ed0:	20000b8c 	.word	0x20000b8c
 8003ed4:	4002001c 	.word	0x4002001c

08003ed8 <__io_putchar>:
#else
#define PUTCHAR_PROTOTYPE int fputc(int ch, FILE *f)
#endif

PUTCHAR_PROTOTYPE
{
 8003ed8:	b580      	push	{r7, lr}
 8003eda:	b082      	sub	sp, #8
 8003edc:	af00      	add	r7, sp, #0
 8003ede:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart1, (uint8_t*)&ch,1,HAL_MAX_DELAY);
 8003ee0:	1d39      	adds	r1, r7, #4
 8003ee2:	f04f 33ff 	mov.w	r3, #4294967295
 8003ee6:	2201      	movs	r2, #1
 8003ee8:	4803      	ldr	r0, [pc, #12]	; (8003ef8 <__io_putchar+0x20>)
 8003eea:	f003 fa77 	bl	80073dc <HAL_UART_Transmit>
    return ch;
 8003eee:	687b      	ldr	r3, [r7, #4]
}
 8003ef0:	4618      	mov	r0, r3
 8003ef2:	3708      	adds	r7, #8
 8003ef4:	46bd      	mov	sp, r7
 8003ef6:	bd80      	pop	{r7, pc}
 8003ef8:	20000ab8 	.word	0x20000ab8

08003efc <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8003efc:	f7ff fc34 	bl	8003768 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8003f00:	480b      	ldr	r0, [pc, #44]	; (8003f30 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8003f02:	490c      	ldr	r1, [pc, #48]	; (8003f34 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8003f04:	4a0c      	ldr	r2, [pc, #48]	; (8003f38 <LoopFillZerobss+0x16>)
  movs r3, #0
 8003f06:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003f08:	e002      	b.n	8003f10 <LoopCopyDataInit>

08003f0a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8003f0a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003f0c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8003f0e:	3304      	adds	r3, #4

08003f10 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003f10:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8003f12:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003f14:	d3f9      	bcc.n	8003f0a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8003f16:	4a09      	ldr	r2, [pc, #36]	; (8003f3c <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8003f18:	4c09      	ldr	r4, [pc, #36]	; (8003f40 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8003f1a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003f1c:	e001      	b.n	8003f22 <LoopFillZerobss>

08003f1e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8003f1e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003f20:	3204      	adds	r2, #4

08003f22 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8003f22:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003f24:	d3fb      	bcc.n	8003f1e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8003f26:	f005 fb69 	bl	80095fc <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8003f2a:	f7ff f827 	bl	8002f7c <main>
  bx lr
 8003f2e:	4770      	bx	lr
  ldr r0, =_sdata
 8003f30:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003f34:	20000238 	.word	0x20000238
  ldr r2, =_sidata
 8003f38:	0800d228 	.word	0x0800d228
  ldr r2, =_sbss
 8003f3c:	20000238 	.word	0x20000238
  ldr r4, =_ebss
 8003f40:	20000d44 	.word	0x20000d44

08003f44 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8003f44:	e7fe      	b.n	8003f44 <ADC1_2_IRQHandler>
	...

08003f48 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003f48:	b580      	push	{r7, lr}
 8003f4a:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003f4c:	4b08      	ldr	r3, [pc, #32]	; (8003f70 <HAL_Init+0x28>)
 8003f4e:	681b      	ldr	r3, [r3, #0]
 8003f50:	4a07      	ldr	r2, [pc, #28]	; (8003f70 <HAL_Init+0x28>)
 8003f52:	f043 0310 	orr.w	r3, r3, #16
 8003f56:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003f58:	2003      	movs	r0, #3
 8003f5a:	f000 fddf 	bl	8004b1c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8003f5e:	2000      	movs	r0, #0
 8003f60:	f000 f808 	bl	8003f74 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8003f64:	f7ff f9be 	bl	80032e4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8003f68:	2300      	movs	r3, #0
}
 8003f6a:	4618      	mov	r0, r3
 8003f6c:	bd80      	pop	{r7, pc}
 8003f6e:	bf00      	nop
 8003f70:	40022000 	.word	0x40022000

08003f74 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003f74:	b580      	push	{r7, lr}
 8003f76:	b082      	sub	sp, #8
 8003f78:	af00      	add	r7, sp, #0
 8003f7a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8003f7c:	4b12      	ldr	r3, [pc, #72]	; (8003fc8 <HAL_InitTick+0x54>)
 8003f7e:	681a      	ldr	r2, [r3, #0]
 8003f80:	4b12      	ldr	r3, [pc, #72]	; (8003fcc <HAL_InitTick+0x58>)
 8003f82:	781b      	ldrb	r3, [r3, #0]
 8003f84:	4619      	mov	r1, r3
 8003f86:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8003f8a:	fbb3 f3f1 	udiv	r3, r3, r1
 8003f8e:	fbb2 f3f3 	udiv	r3, r2, r3
 8003f92:	4618      	mov	r0, r3
 8003f94:	f000 fdf7 	bl	8004b86 <HAL_SYSTICK_Config>
 8003f98:	4603      	mov	r3, r0
 8003f9a:	2b00      	cmp	r3, #0
 8003f9c:	d001      	beq.n	8003fa2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8003f9e:	2301      	movs	r3, #1
 8003fa0:	e00e      	b.n	8003fc0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003fa2:	687b      	ldr	r3, [r7, #4]
 8003fa4:	2b0f      	cmp	r3, #15
 8003fa6:	d80a      	bhi.n	8003fbe <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003fa8:	2200      	movs	r2, #0
 8003faa:	6879      	ldr	r1, [r7, #4]
 8003fac:	f04f 30ff 	mov.w	r0, #4294967295
 8003fb0:	f000 fdbf 	bl	8004b32 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8003fb4:	4a06      	ldr	r2, [pc, #24]	; (8003fd0 <HAL_InitTick+0x5c>)
 8003fb6:	687b      	ldr	r3, [r7, #4]
 8003fb8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8003fba:	2300      	movs	r3, #0
 8003fbc:	e000      	b.n	8003fc0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8003fbe:	2301      	movs	r3, #1
}
 8003fc0:	4618      	mov	r0, r3
 8003fc2:	3708      	adds	r7, #8
 8003fc4:	46bd      	mov	sp, r7
 8003fc6:	bd80      	pop	{r7, pc}
 8003fc8:	20000064 	.word	0x20000064
 8003fcc:	2000006c 	.word	0x2000006c
 8003fd0:	20000068 	.word	0x20000068

08003fd4 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003fd4:	b480      	push	{r7}
 8003fd6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003fd8:	4b05      	ldr	r3, [pc, #20]	; (8003ff0 <HAL_IncTick+0x1c>)
 8003fda:	781b      	ldrb	r3, [r3, #0]
 8003fdc:	461a      	mov	r2, r3
 8003fde:	4b05      	ldr	r3, [pc, #20]	; (8003ff4 <HAL_IncTick+0x20>)
 8003fe0:	681b      	ldr	r3, [r3, #0]
 8003fe2:	4413      	add	r3, r2
 8003fe4:	4a03      	ldr	r2, [pc, #12]	; (8003ff4 <HAL_IncTick+0x20>)
 8003fe6:	6013      	str	r3, [r2, #0]
}
 8003fe8:	bf00      	nop
 8003fea:	46bd      	mov	sp, r7
 8003fec:	bc80      	pop	{r7}
 8003fee:	4770      	bx	lr
 8003ff0:	2000006c 	.word	0x2000006c
 8003ff4:	20000bd0 	.word	0x20000bd0

08003ff8 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003ff8:	b480      	push	{r7}
 8003ffa:	af00      	add	r7, sp, #0
  return uwTick;
 8003ffc:	4b02      	ldr	r3, [pc, #8]	; (8004008 <HAL_GetTick+0x10>)
 8003ffe:	681b      	ldr	r3, [r3, #0]
}
 8004000:	4618      	mov	r0, r3
 8004002:	46bd      	mov	sp, r7
 8004004:	bc80      	pop	{r7}
 8004006:	4770      	bx	lr
 8004008:	20000bd0 	.word	0x20000bd0

0800400c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800400c:	b580      	push	{r7, lr}
 800400e:	b084      	sub	sp, #16
 8004010:	af00      	add	r7, sp, #0
 8004012:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8004014:	f7ff fff0 	bl	8003ff8 <HAL_GetTick>
 8004018:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800401a:	687b      	ldr	r3, [r7, #4]
 800401c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800401e:	68fb      	ldr	r3, [r7, #12]
 8004020:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004024:	d005      	beq.n	8004032 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8004026:	4b0a      	ldr	r3, [pc, #40]	; (8004050 <HAL_Delay+0x44>)
 8004028:	781b      	ldrb	r3, [r3, #0]
 800402a:	461a      	mov	r2, r3
 800402c:	68fb      	ldr	r3, [r7, #12]
 800402e:	4413      	add	r3, r2
 8004030:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8004032:	bf00      	nop
 8004034:	f7ff ffe0 	bl	8003ff8 <HAL_GetTick>
 8004038:	4602      	mov	r2, r0
 800403a:	68bb      	ldr	r3, [r7, #8]
 800403c:	1ad3      	subs	r3, r2, r3
 800403e:	68fa      	ldr	r2, [r7, #12]
 8004040:	429a      	cmp	r2, r3
 8004042:	d8f7      	bhi.n	8004034 <HAL_Delay+0x28>
  {
  }
}
 8004044:	bf00      	nop
 8004046:	bf00      	nop
 8004048:	3710      	adds	r7, #16
 800404a:	46bd      	mov	sp, r7
 800404c:	bd80      	pop	{r7, pc}
 800404e:	bf00      	nop
 8004050:	2000006c 	.word	0x2000006c

08004054 <HAL_GetUIDw0>:
/**
  * @brief  Returns first word of the unique device identifier (UID based on 96 bits)
  * @retval Device identifier
  */
uint32_t HAL_GetUIDw0(void)
{
 8004054:	b480      	push	{r7}
 8004056:	af00      	add	r7, sp, #0
   return(READ_REG(*((uint32_t *)UID_BASE)));
 8004058:	4b02      	ldr	r3, [pc, #8]	; (8004064 <HAL_GetUIDw0+0x10>)
 800405a:	681b      	ldr	r3, [r3, #0]
}
 800405c:	4618      	mov	r0, r3
 800405e:	46bd      	mov	sp, r7
 8004060:	bc80      	pop	{r7}
 8004062:	4770      	bx	lr
 8004064:	1ffff7e8 	.word	0x1ffff7e8

08004068 <HAL_GetUIDw1>:
/**
  * @brief  Returns second word of the unique device identifier (UID based on 96 bits)
  * @retval Device identifier
  */
uint32_t HAL_GetUIDw1(void)
{
 8004068:	b480      	push	{r7}
 800406a:	af00      	add	r7, sp, #0
   return(READ_REG(*((uint32_t *)(UID_BASE + 4U))));
 800406c:	4b02      	ldr	r3, [pc, #8]	; (8004078 <HAL_GetUIDw1+0x10>)
 800406e:	681b      	ldr	r3, [r3, #0]
}
 8004070:	4618      	mov	r0, r3
 8004072:	46bd      	mov	sp, r7
 8004074:	bc80      	pop	{r7}
 8004076:	4770      	bx	lr
 8004078:	1ffff7ec 	.word	0x1ffff7ec

0800407c <HAL_GetUIDw2>:
/**
  * @brief  Returns third word of the unique device identifier (UID based on 96 bits)
  * @retval Device identifier
  */
uint32_t HAL_GetUIDw2(void)
{
 800407c:	b480      	push	{r7}
 800407e:	af00      	add	r7, sp, #0
   return(READ_REG(*((uint32_t *)(UID_BASE + 8U))));
 8004080:	4b02      	ldr	r3, [pc, #8]	; (800408c <HAL_GetUIDw2+0x10>)
 8004082:	681b      	ldr	r3, [r3, #0]
}
 8004084:	4618      	mov	r0, r3
 8004086:	46bd      	mov	sp, r7
 8004088:	bc80      	pop	{r7}
 800408a:	4770      	bx	lr
 800408c:	1ffff7f0 	.word	0x1ffff7f0

08004090 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8004090:	b580      	push	{r7, lr}
 8004092:	b086      	sub	sp, #24
 8004094:	af00      	add	r7, sp, #0
 8004096:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004098:	2300      	movs	r3, #0
 800409a:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 800409c:	2300      	movs	r3, #0
 800409e:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 80040a0:	2300      	movs	r3, #0
 80040a2:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 80040a4:	2300      	movs	r3, #0
 80040a6:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 80040a8:	687b      	ldr	r3, [r7, #4]
 80040aa:	2b00      	cmp	r3, #0
 80040ac:	d101      	bne.n	80040b2 <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 80040ae:	2301      	movs	r3, #1
 80040b0:	e0be      	b.n	8004230 <HAL_ADC_Init+0x1a0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 80040b2:	687b      	ldr	r3, [r7, #4]
 80040b4:	689b      	ldr	r3, [r3, #8]
 80040b6:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 80040b8:	687b      	ldr	r3, [r7, #4]
 80040ba:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80040bc:	2b00      	cmp	r3, #0
 80040be:	d109      	bne.n	80040d4 <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 80040c0:	687b      	ldr	r3, [r7, #4]
 80040c2:	2200      	movs	r2, #0
 80040c4:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80040c6:	687b      	ldr	r3, [r7, #4]
 80040c8:	2200      	movs	r2, #0
 80040ca:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80040ce:	6878      	ldr	r0, [r7, #4]
 80040d0:	f7fd f9de 	bl	8001490 <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 80040d4:	6878      	ldr	r0, [r7, #4]
 80040d6:	f000 faff 	bl	80046d8 <ADC_ConversionStop_Disable>
 80040da:	4603      	mov	r3, r0
 80040dc:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 80040de:	687b      	ldr	r3, [r7, #4]
 80040e0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80040e2:	f003 0310 	and.w	r3, r3, #16
 80040e6:	2b00      	cmp	r3, #0
 80040e8:	f040 8099 	bne.w	800421e <HAL_ADC_Init+0x18e>
 80040ec:	7dfb      	ldrb	r3, [r7, #23]
 80040ee:	2b00      	cmp	r3, #0
 80040f0:	f040 8095 	bne.w	800421e <HAL_ADC_Init+0x18e>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80040f4:	687b      	ldr	r3, [r7, #4]
 80040f6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80040f8:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 80040fc:	f023 0302 	bic.w	r3, r3, #2
 8004100:	f043 0202 	orr.w	r2, r3, #2
 8004104:	687b      	ldr	r3, [r7, #4]
 8004106:	629a      	str	r2, [r3, #40]	; 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8004108:	687b      	ldr	r3, [r7, #4]
 800410a:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 800410c:	687b      	ldr	r3, [r7, #4]
 800410e:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8004110:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 8004112:	687b      	ldr	r3, [r7, #4]
 8004114:	7b1b      	ldrb	r3, [r3, #12]
 8004116:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8004118:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 800411a:	68ba      	ldr	r2, [r7, #8]
 800411c:	4313      	orrs	r3, r2
 800411e:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8004120:	687b      	ldr	r3, [r7, #4]
 8004122:	689b      	ldr	r3, [r3, #8]
 8004124:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004128:	d003      	beq.n	8004132 <HAL_ADC_Init+0xa2>
 800412a:	687b      	ldr	r3, [r7, #4]
 800412c:	689b      	ldr	r3, [r3, #8]
 800412e:	2b01      	cmp	r3, #1
 8004130:	d102      	bne.n	8004138 <HAL_ADC_Init+0xa8>
 8004132:	f44f 7380 	mov.w	r3, #256	; 0x100
 8004136:	e000      	b.n	800413a <HAL_ADC_Init+0xaa>
 8004138:	2300      	movs	r3, #0
 800413a:	693a      	ldr	r2, [r7, #16]
 800413c:	4313      	orrs	r3, r2
 800413e:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	7d1b      	ldrb	r3, [r3, #20]
 8004144:	2b01      	cmp	r3, #1
 8004146:	d119      	bne.n	800417c <HAL_ADC_Init+0xec>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8004148:	687b      	ldr	r3, [r7, #4]
 800414a:	7b1b      	ldrb	r3, [r3, #12]
 800414c:	2b00      	cmp	r3, #0
 800414e:	d109      	bne.n	8004164 <HAL_ADC_Init+0xd4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 8004150:	687b      	ldr	r3, [r7, #4]
 8004152:	699b      	ldr	r3, [r3, #24]
 8004154:	3b01      	subs	r3, #1
 8004156:	035a      	lsls	r2, r3, #13
 8004158:	693b      	ldr	r3, [r7, #16]
 800415a:	4313      	orrs	r3, r2
 800415c:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8004160:	613b      	str	r3, [r7, #16]
 8004162:	e00b      	b.n	800417c <HAL_ADC_Init+0xec>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004164:	687b      	ldr	r3, [r7, #4]
 8004166:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004168:	f043 0220 	orr.w	r2, r3, #32
 800416c:	687b      	ldr	r3, [r7, #4]
 800416e:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004174:	f043 0201 	orr.w	r2, r3, #1
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	62da      	str	r2, [r3, #44]	; 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 800417c:	687b      	ldr	r3, [r7, #4]
 800417e:	681b      	ldr	r3, [r3, #0]
 8004180:	685b      	ldr	r3, [r3, #4]
 8004182:	f423 4169 	bic.w	r1, r3, #59648	; 0xe900
 8004186:	687b      	ldr	r3, [r7, #4]
 8004188:	681b      	ldr	r3, [r3, #0]
 800418a:	693a      	ldr	r2, [r7, #16]
 800418c:	430a      	orrs	r2, r1
 800418e:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 8004190:	687b      	ldr	r3, [r7, #4]
 8004192:	681b      	ldr	r3, [r3, #0]
 8004194:	689a      	ldr	r2, [r3, #8]
 8004196:	4b28      	ldr	r3, [pc, #160]	; (8004238 <HAL_ADC_Init+0x1a8>)
 8004198:	4013      	ands	r3, r2
 800419a:	687a      	ldr	r2, [r7, #4]
 800419c:	6812      	ldr	r2, [r2, #0]
 800419e:	68b9      	ldr	r1, [r7, #8]
 80041a0:	430b      	orrs	r3, r1
 80041a2:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 80041a4:	687b      	ldr	r3, [r7, #4]
 80041a6:	689b      	ldr	r3, [r3, #8]
 80041a8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80041ac:	d003      	beq.n	80041b6 <HAL_ADC_Init+0x126>
 80041ae:	687b      	ldr	r3, [r7, #4]
 80041b0:	689b      	ldr	r3, [r3, #8]
 80041b2:	2b01      	cmp	r3, #1
 80041b4:	d104      	bne.n	80041c0 <HAL_ADC_Init+0x130>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 80041b6:	687b      	ldr	r3, [r7, #4]
 80041b8:	691b      	ldr	r3, [r3, #16]
 80041ba:	3b01      	subs	r3, #1
 80041bc:	051b      	lsls	r3, r3, #20
 80041be:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 80041c0:	687b      	ldr	r3, [r7, #4]
 80041c2:	681b      	ldr	r3, [r3, #0]
 80041c4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80041c6:	f423 0170 	bic.w	r1, r3, #15728640	; 0xf00000
 80041ca:	687b      	ldr	r3, [r7, #4]
 80041cc:	681b      	ldr	r3, [r3, #0]
 80041ce:	68fa      	ldr	r2, [r7, #12]
 80041d0:	430a      	orrs	r2, r1
 80041d2:	62da      	str	r2, [r3, #44]	; 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 80041d4:	687b      	ldr	r3, [r7, #4]
 80041d6:	681b      	ldr	r3, [r3, #0]
 80041d8:	689a      	ldr	r2, [r3, #8]
 80041da:	4b18      	ldr	r3, [pc, #96]	; (800423c <HAL_ADC_Init+0x1ac>)
 80041dc:	4013      	ands	r3, r2
 80041de:	68ba      	ldr	r2, [r7, #8]
 80041e0:	429a      	cmp	r2, r3
 80041e2:	d10b      	bne.n	80041fc <HAL_ADC_Init+0x16c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	2200      	movs	r2, #0
 80041e8:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 80041ea:	687b      	ldr	r3, [r7, #4]
 80041ec:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80041ee:	f023 0303 	bic.w	r3, r3, #3
 80041f2:	f043 0201 	orr.w	r2, r3, #1
 80041f6:	687b      	ldr	r3, [r7, #4]
 80041f8:	629a      	str	r2, [r3, #40]	; 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 80041fa:	e018      	b.n	800422e <HAL_ADC_Init+0x19e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 80041fc:	687b      	ldr	r3, [r7, #4]
 80041fe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004200:	f023 0312 	bic.w	r3, r3, #18
 8004204:	f043 0210 	orr.w	r2, r3, #16
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	629a      	str	r2, [r3, #40]	; 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800420c:	687b      	ldr	r3, [r7, #4]
 800420e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004210:	f043 0201 	orr.w	r2, r3, #1
 8004214:	687b      	ldr	r3, [r7, #4]
 8004216:	62da      	str	r2, [r3, #44]	; 0x2c
      
      tmp_hal_status = HAL_ERROR;
 8004218:	2301      	movs	r3, #1
 800421a:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 800421c:	e007      	b.n	800422e <HAL_ADC_Init+0x19e>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800421e:	687b      	ldr	r3, [r7, #4]
 8004220:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004222:	f043 0210 	orr.w	r2, r3, #16
 8004226:	687b      	ldr	r3, [r7, #4]
 8004228:	629a      	str	r2, [r3, #40]	; 0x28
        
    tmp_hal_status = HAL_ERROR;
 800422a:	2301      	movs	r3, #1
 800422c:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 800422e:	7dfb      	ldrb	r3, [r7, #23]
}
 8004230:	4618      	mov	r0, r3
 8004232:	3718      	adds	r7, #24
 8004234:	46bd      	mov	sp, r7
 8004236:	bd80      	pop	{r7, pc}
 8004238:	ffe1f7fd 	.word	0xffe1f7fd
 800423c:	ff1f0efe 	.word	0xff1f0efe

08004240 <HAL_ADC_Start_DMA>:
  * @param  pData: The destination Buffer address.
  * @param  Length: The length of data to be transferred from ADC peripheral to memory.
  * @retval None
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 8004240:	b580      	push	{r7, lr}
 8004242:	b086      	sub	sp, #24
 8004244:	af00      	add	r7, sp, #0
 8004246:	60f8      	str	r0, [r7, #12]
 8004248:	60b9      	str	r1, [r7, #8]
 800424a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800424c:	2300      	movs	r3, #0
 800424e:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_ADC_DMA_CAPABILITY_INSTANCE(hadc->Instance));
    
  /* Verification if multimode is disabled (for devices with several ADC)     */
  /* If multimode is enabled, dedicated function multimode conversion         */
  /* start DMA must be used.                                                  */
  if(ADC_MULTIMODE_IS_ENABLE(hadc) == RESET)
 8004250:	68fb      	ldr	r3, [r7, #12]
 8004252:	681b      	ldr	r3, [r3, #0]
 8004254:	4a64      	ldr	r2, [pc, #400]	; (80043e8 <HAL_ADC_Start_DMA+0x1a8>)
 8004256:	4293      	cmp	r3, r2
 8004258:	d004      	beq.n	8004264 <HAL_ADC_Start_DMA+0x24>
 800425a:	68fb      	ldr	r3, [r7, #12]
 800425c:	681b      	ldr	r3, [r3, #0]
 800425e:	4a63      	ldr	r2, [pc, #396]	; (80043ec <HAL_ADC_Start_DMA+0x1ac>)
 8004260:	4293      	cmp	r3, r2
 8004262:	d106      	bne.n	8004272 <HAL_ADC_Start_DMA+0x32>
 8004264:	4b60      	ldr	r3, [pc, #384]	; (80043e8 <HAL_ADC_Start_DMA+0x1a8>)
 8004266:	685b      	ldr	r3, [r3, #4]
 8004268:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
 800426c:	2b00      	cmp	r3, #0
 800426e:	f040 80b3 	bne.w	80043d8 <HAL_ADC_Start_DMA+0x198>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8004272:	68fb      	ldr	r3, [r7, #12]
 8004274:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8004278:	2b01      	cmp	r3, #1
 800427a:	d101      	bne.n	8004280 <HAL_ADC_Start_DMA+0x40>
 800427c:	2302      	movs	r3, #2
 800427e:	e0ae      	b.n	80043de <HAL_ADC_Start_DMA+0x19e>
 8004280:	68fb      	ldr	r3, [r7, #12]
 8004282:	2201      	movs	r2, #1
 8004284:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8004288:	68f8      	ldr	r0, [r7, #12]
 800428a:	f000 f9cb 	bl	8004624 <ADC_Enable>
 800428e:	4603      	mov	r3, r0
 8004290:	75fb      	strb	r3, [r7, #23]
    
    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8004292:	7dfb      	ldrb	r3, [r7, #23]
 8004294:	2b00      	cmp	r3, #0
 8004296:	f040 809a 	bne.w	80043ce <HAL_ADC_Start_DMA+0x18e>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 800429a:	68fb      	ldr	r3, [r7, #12]
 800429c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800429e:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 80042a2:	f023 0301 	bic.w	r3, r3, #1
 80042a6:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80042aa:	68fb      	ldr	r3, [r7, #12]
 80042ac:	629a      	str	r2, [r3, #40]	; 0x28
                        HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 80042ae:	68fb      	ldr	r3, [r7, #12]
 80042b0:	681b      	ldr	r3, [r3, #0]
 80042b2:	4a4e      	ldr	r2, [pc, #312]	; (80043ec <HAL_ADC_Start_DMA+0x1ac>)
 80042b4:	4293      	cmp	r3, r2
 80042b6:	d105      	bne.n	80042c4 <HAL_ADC_Start_DMA+0x84>
 80042b8:	4b4b      	ldr	r3, [pc, #300]	; (80043e8 <HAL_ADC_Start_DMA+0x1a8>)
 80042ba:	685b      	ldr	r3, [r3, #4]
 80042bc:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
 80042c0:	2b00      	cmp	r3, #0
 80042c2:	d115      	bne.n	80042f0 <HAL_ADC_Start_DMA+0xb0>
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80042c4:	68fb      	ldr	r3, [r7, #12]
 80042c6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80042c8:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 80042cc:	68fb      	ldr	r3, [r7, #12]
 80042ce:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80042d0:	68fb      	ldr	r3, [r7, #12]
 80042d2:	681b      	ldr	r3, [r3, #0]
 80042d4:	685b      	ldr	r3, [r3, #4]
 80042d6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80042da:	2b00      	cmp	r3, #0
 80042dc:	d026      	beq.n	800432c <HAL_ADC_Start_DMA+0xec>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 80042de:	68fb      	ldr	r3, [r7, #12]
 80042e0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80042e2:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80042e6:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 80042ea:	68fb      	ldr	r3, [r7, #12]
 80042ec:	629a      	str	r2, [r3, #40]	; 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80042ee:	e01d      	b.n	800432c <HAL_ADC_Start_DMA+0xec>
      }
    }
    else
    {
      /* Set ADC state (ADC slave) */
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80042f0:	68fb      	ldr	r3, [r7, #12]
 80042f2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80042f4:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 80042f8:	68fb      	ldr	r3, [r7, #12]
 80042fa:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 80042fc:	68fb      	ldr	r3, [r7, #12]
 80042fe:	681b      	ldr	r3, [r3, #0]
 8004300:	4a39      	ldr	r2, [pc, #228]	; (80043e8 <HAL_ADC_Start_DMA+0x1a8>)
 8004302:	4293      	cmp	r3, r2
 8004304:	d004      	beq.n	8004310 <HAL_ADC_Start_DMA+0xd0>
 8004306:	68fb      	ldr	r3, [r7, #12]
 8004308:	681b      	ldr	r3, [r3, #0]
 800430a:	4a38      	ldr	r2, [pc, #224]	; (80043ec <HAL_ADC_Start_DMA+0x1ac>)
 800430c:	4293      	cmp	r3, r2
 800430e:	d10d      	bne.n	800432c <HAL_ADC_Start_DMA+0xec>
 8004310:	4b35      	ldr	r3, [pc, #212]	; (80043e8 <HAL_ADC_Start_DMA+0x1a8>)
 8004312:	685b      	ldr	r3, [r3, #4]
 8004314:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004318:	2b00      	cmp	r3, #0
 800431a:	d007      	beq.n	800432c <HAL_ADC_Start_DMA+0xec>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 800431c:	68fb      	ldr	r3, [r7, #12]
 800431e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004320:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8004324:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8004328:	68fb      	ldr	r3, [r7, #12]
 800432a:	629a      	str	r2, [r3, #40]	; 0x28
      }
    }
      
      /* State machine update: Check if an injected conversion is ongoing */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800432c:	68fb      	ldr	r3, [r7, #12]
 800432e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004330:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004334:	2b00      	cmp	r3, #0
 8004336:	d006      	beq.n	8004346 <HAL_ADC_Start_DMA+0x106>
      {
        /* Reset ADC error code fields related to conversions on group regular */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8004338:	68fb      	ldr	r3, [r7, #12]
 800433a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800433c:	f023 0206 	bic.w	r2, r3, #6
 8004340:	68fb      	ldr	r3, [r7, #12]
 8004342:	62da      	str	r2, [r3, #44]	; 0x2c
 8004344:	e002      	b.n	800434c <HAL_ADC_Start_DMA+0x10c>
      }
      else
      {
        /* Reset ADC all error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 8004346:	68fb      	ldr	r3, [r7, #12]
 8004348:	2200      	movs	r2, #0
 800434a:	62da      	str	r2, [r3, #44]	; 0x2c
      }
      
      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 800434c:	68fb      	ldr	r3, [r7, #12]
 800434e:	2200      	movs	r2, #0
 8004350:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
      
      /* Set the DMA transfer complete callback */
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8004354:	68fb      	ldr	r3, [r7, #12]
 8004356:	6a1b      	ldr	r3, [r3, #32]
 8004358:	4a25      	ldr	r2, [pc, #148]	; (80043f0 <HAL_ADC_Start_DMA+0x1b0>)
 800435a:	629a      	str	r2, [r3, #40]	; 0x28

      /* Set the DMA half transfer complete callback */
      hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 800435c:	68fb      	ldr	r3, [r7, #12]
 800435e:	6a1b      	ldr	r3, [r3, #32]
 8004360:	4a24      	ldr	r2, [pc, #144]	; (80043f4 <HAL_ADC_Start_DMA+0x1b4>)
 8004362:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the DMA error callback */
      hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8004364:	68fb      	ldr	r3, [r7, #12]
 8004366:	6a1b      	ldr	r3, [r3, #32]
 8004368:	4a23      	ldr	r2, [pc, #140]	; (80043f8 <HAL_ADC_Start_DMA+0x1b8>)
 800436a:	631a      	str	r2, [r3, #48]	; 0x30
      /* start (in case of SW start):                                         */
      
      /* Clear regular group conversion flag and overrun flag */
      /* (To ensure of no unknown state from potential previous ADC           */
      /* operations)                                                          */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 800436c:	68fb      	ldr	r3, [r7, #12]
 800436e:	681b      	ldr	r3, [r3, #0]
 8004370:	f06f 0202 	mvn.w	r2, #2
 8004374:	601a      	str	r2, [r3, #0]
      
      /* Enable ADC DMA mode */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 8004376:	68fb      	ldr	r3, [r7, #12]
 8004378:	681b      	ldr	r3, [r3, #0]
 800437a:	689a      	ldr	r2, [r3, #8]
 800437c:	68fb      	ldr	r3, [r7, #12]
 800437e:	681b      	ldr	r3, [r3, #0]
 8004380:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004384:	609a      	str	r2, [r3, #8]
      
      /* Start the DMA channel */
      HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8004386:	68fb      	ldr	r3, [r7, #12]
 8004388:	6a18      	ldr	r0, [r3, #32]
 800438a:	68fb      	ldr	r3, [r7, #12]
 800438c:	681b      	ldr	r3, [r3, #0]
 800438e:	334c      	adds	r3, #76	; 0x4c
 8004390:	4619      	mov	r1, r3
 8004392:	68ba      	ldr	r2, [r7, #8]
 8004394:	687b      	ldr	r3, [r7, #4]
 8004396:	f000 fc5d 	bl	8004c54 <HAL_DMA_Start_IT>
      
      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      if (ADC_IS_SOFTWARE_START_REGULAR(hadc))
 800439a:	68fb      	ldr	r3, [r7, #12]
 800439c:	681b      	ldr	r3, [r3, #0]
 800439e:	689b      	ldr	r3, [r3, #8]
 80043a0:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 80043a4:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 80043a8:	d108      	bne.n	80043bc <HAL_ADC_Start_DMA+0x17c>
      {
        /* Start ADC conversion on regular group with SW start */
        SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 80043aa:	68fb      	ldr	r3, [r7, #12]
 80043ac:	681b      	ldr	r3, [r3, #0]
 80043ae:	689a      	ldr	r2, [r3, #8]
 80043b0:	68fb      	ldr	r3, [r7, #12]
 80043b2:	681b      	ldr	r3, [r3, #0]
 80043b4:	f442 02a0 	orr.w	r2, r2, #5242880	; 0x500000
 80043b8:	609a      	str	r2, [r3, #8]
    if (tmp_hal_status == HAL_OK)
 80043ba:	e00f      	b.n	80043dc <HAL_ADC_Start_DMA+0x19c>
      }
      else
      {
        /* Start ADC conversion on regular group with external trigger */
        SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 80043bc:	68fb      	ldr	r3, [r7, #12]
 80043be:	681b      	ldr	r3, [r3, #0]
 80043c0:	689a      	ldr	r2, [r3, #8]
 80043c2:	68fb      	ldr	r3, [r7, #12]
 80043c4:	681b      	ldr	r3, [r3, #0]
 80043c6:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 80043ca:	609a      	str	r2, [r3, #8]
    if (tmp_hal_status == HAL_OK)
 80043cc:	e006      	b.n	80043dc <HAL_ADC_Start_DMA+0x19c>
      }
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 80043ce:	68fb      	ldr	r3, [r7, #12]
 80043d0:	2200      	movs	r2, #0
 80043d2:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    if (tmp_hal_status == HAL_OK)
 80043d6:	e001      	b.n	80043dc <HAL_ADC_Start_DMA+0x19c>
    }
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 80043d8:	2301      	movs	r3, #1
 80043da:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 80043dc:	7dfb      	ldrb	r3, [r7, #23]
}
 80043de:	4618      	mov	r0, r3
 80043e0:	3718      	adds	r7, #24
 80043e2:	46bd      	mov	sp, r7
 80043e4:	bd80      	pop	{r7, pc}
 80043e6:	bf00      	nop
 80043e8:	40012400 	.word	0x40012400
 80043ec:	40012800 	.word	0x40012800
 80043f0:	0800475b 	.word	0x0800475b
 80043f4:	080047d7 	.word	0x080047d7
 80043f8:	080047f3 	.word	0x080047f3

080043fc <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non blocking mode 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 80043fc:	b480      	push	{r7}
 80043fe:	b083      	sub	sp, #12
 8004400:	af00      	add	r7, sp, #0
 8004402:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 8004404:	bf00      	nop
 8004406:	370c      	adds	r7, #12
 8004408:	46bd      	mov	sp, r7
 800440a:	bc80      	pop	{r7}
 800440c:	4770      	bx	lr

0800440e <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non blocking mode 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 800440e:	b480      	push	{r7}
 8004410:	b083      	sub	sp, #12
 8004412:	af00      	add	r7, sp, #0
 8004414:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 8004416:	bf00      	nop
 8004418:	370c      	adds	r7, #12
 800441a:	46bd      	mov	sp, r7
 800441c:	bc80      	pop	{r7}
 800441e:	4770      	bx	lr

08004420 <HAL_ADC_ErrorCallback>:
  *        (ADC conversion with interruption or transfer by DMA)
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8004420:	b480      	push	{r7}
 8004422:	b083      	sub	sp, #12
 8004424:	af00      	add	r7, sp, #0
 8004426:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8004428:	bf00      	nop
 800442a:	370c      	adds	r7, #12
 800442c:	46bd      	mov	sp, r7
 800442e:	bc80      	pop	{r7}
 8004430:	4770      	bx	lr
	...

08004434 <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 8004434:	b480      	push	{r7}
 8004436:	b085      	sub	sp, #20
 8004438:	af00      	add	r7, sp, #0
 800443a:	6078      	str	r0, [r7, #4]
 800443c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800443e:	2300      	movs	r3, #0
 8004440:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 8004442:	2300      	movs	r3, #0
 8004444:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8004446:	687b      	ldr	r3, [r7, #4]
 8004448:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800444c:	2b01      	cmp	r3, #1
 800444e:	d101      	bne.n	8004454 <HAL_ADC_ConfigChannel+0x20>
 8004450:	2302      	movs	r3, #2
 8004452:	e0dc      	b.n	800460e <HAL_ADC_ConfigChannel+0x1da>
 8004454:	687b      	ldr	r3, [r7, #4]
 8004456:	2201      	movs	r2, #1
 8004458:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 800445c:	683b      	ldr	r3, [r7, #0]
 800445e:	685b      	ldr	r3, [r3, #4]
 8004460:	2b06      	cmp	r3, #6
 8004462:	d81c      	bhi.n	800449e <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 8004464:	687b      	ldr	r3, [r7, #4]
 8004466:	681b      	ldr	r3, [r3, #0]
 8004468:	6b59      	ldr	r1, [r3, #52]	; 0x34
 800446a:	683b      	ldr	r3, [r7, #0]
 800446c:	685a      	ldr	r2, [r3, #4]
 800446e:	4613      	mov	r3, r2
 8004470:	009b      	lsls	r3, r3, #2
 8004472:	4413      	add	r3, r2
 8004474:	3b05      	subs	r3, #5
 8004476:	221f      	movs	r2, #31
 8004478:	fa02 f303 	lsl.w	r3, r2, r3
 800447c:	43db      	mvns	r3, r3
 800447e:	4019      	ands	r1, r3
 8004480:	683b      	ldr	r3, [r7, #0]
 8004482:	6818      	ldr	r0, [r3, #0]
 8004484:	683b      	ldr	r3, [r7, #0]
 8004486:	685a      	ldr	r2, [r3, #4]
 8004488:	4613      	mov	r3, r2
 800448a:	009b      	lsls	r3, r3, #2
 800448c:	4413      	add	r3, r2
 800448e:	3b05      	subs	r3, #5
 8004490:	fa00 f203 	lsl.w	r2, r0, r3
 8004494:	687b      	ldr	r3, [r7, #4]
 8004496:	681b      	ldr	r3, [r3, #0]
 8004498:	430a      	orrs	r2, r1
 800449a:	635a      	str	r2, [r3, #52]	; 0x34
 800449c:	e03c      	b.n	8004518 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 800449e:	683b      	ldr	r3, [r7, #0]
 80044a0:	685b      	ldr	r3, [r3, #4]
 80044a2:	2b0c      	cmp	r3, #12
 80044a4:	d81c      	bhi.n	80044e0 <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 80044a6:	687b      	ldr	r3, [r7, #4]
 80044a8:	681b      	ldr	r3, [r3, #0]
 80044aa:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80044ac:	683b      	ldr	r3, [r7, #0]
 80044ae:	685a      	ldr	r2, [r3, #4]
 80044b0:	4613      	mov	r3, r2
 80044b2:	009b      	lsls	r3, r3, #2
 80044b4:	4413      	add	r3, r2
 80044b6:	3b23      	subs	r3, #35	; 0x23
 80044b8:	221f      	movs	r2, #31
 80044ba:	fa02 f303 	lsl.w	r3, r2, r3
 80044be:	43db      	mvns	r3, r3
 80044c0:	4019      	ands	r1, r3
 80044c2:	683b      	ldr	r3, [r7, #0]
 80044c4:	6818      	ldr	r0, [r3, #0]
 80044c6:	683b      	ldr	r3, [r7, #0]
 80044c8:	685a      	ldr	r2, [r3, #4]
 80044ca:	4613      	mov	r3, r2
 80044cc:	009b      	lsls	r3, r3, #2
 80044ce:	4413      	add	r3, r2
 80044d0:	3b23      	subs	r3, #35	; 0x23
 80044d2:	fa00 f203 	lsl.w	r2, r0, r3
 80044d6:	687b      	ldr	r3, [r7, #4]
 80044d8:	681b      	ldr	r3, [r3, #0]
 80044da:	430a      	orrs	r2, r1
 80044dc:	631a      	str	r2, [r3, #48]	; 0x30
 80044de:	e01b      	b.n	8004518 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 80044e0:	687b      	ldr	r3, [r7, #4]
 80044e2:	681b      	ldr	r3, [r3, #0]
 80044e4:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80044e6:	683b      	ldr	r3, [r7, #0]
 80044e8:	685a      	ldr	r2, [r3, #4]
 80044ea:	4613      	mov	r3, r2
 80044ec:	009b      	lsls	r3, r3, #2
 80044ee:	4413      	add	r3, r2
 80044f0:	3b41      	subs	r3, #65	; 0x41
 80044f2:	221f      	movs	r2, #31
 80044f4:	fa02 f303 	lsl.w	r3, r2, r3
 80044f8:	43db      	mvns	r3, r3
 80044fa:	4019      	ands	r1, r3
 80044fc:	683b      	ldr	r3, [r7, #0]
 80044fe:	6818      	ldr	r0, [r3, #0]
 8004500:	683b      	ldr	r3, [r7, #0]
 8004502:	685a      	ldr	r2, [r3, #4]
 8004504:	4613      	mov	r3, r2
 8004506:	009b      	lsls	r3, r3, #2
 8004508:	4413      	add	r3, r2
 800450a:	3b41      	subs	r3, #65	; 0x41
 800450c:	fa00 f203 	lsl.w	r2, r0, r3
 8004510:	687b      	ldr	r3, [r7, #4]
 8004512:	681b      	ldr	r3, [r3, #0]
 8004514:	430a      	orrs	r2, r1
 8004516:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 8004518:	683b      	ldr	r3, [r7, #0]
 800451a:	681b      	ldr	r3, [r3, #0]
 800451c:	2b09      	cmp	r3, #9
 800451e:	d91c      	bls.n	800455a <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 8004520:	687b      	ldr	r3, [r7, #4]
 8004522:	681b      	ldr	r3, [r3, #0]
 8004524:	68d9      	ldr	r1, [r3, #12]
 8004526:	683b      	ldr	r3, [r7, #0]
 8004528:	681a      	ldr	r2, [r3, #0]
 800452a:	4613      	mov	r3, r2
 800452c:	005b      	lsls	r3, r3, #1
 800452e:	4413      	add	r3, r2
 8004530:	3b1e      	subs	r3, #30
 8004532:	2207      	movs	r2, #7
 8004534:	fa02 f303 	lsl.w	r3, r2, r3
 8004538:	43db      	mvns	r3, r3
 800453a:	4019      	ands	r1, r3
 800453c:	683b      	ldr	r3, [r7, #0]
 800453e:	6898      	ldr	r0, [r3, #8]
 8004540:	683b      	ldr	r3, [r7, #0]
 8004542:	681a      	ldr	r2, [r3, #0]
 8004544:	4613      	mov	r3, r2
 8004546:	005b      	lsls	r3, r3, #1
 8004548:	4413      	add	r3, r2
 800454a:	3b1e      	subs	r3, #30
 800454c:	fa00 f203 	lsl.w	r2, r0, r3
 8004550:	687b      	ldr	r3, [r7, #4]
 8004552:	681b      	ldr	r3, [r3, #0]
 8004554:	430a      	orrs	r2, r1
 8004556:	60da      	str	r2, [r3, #12]
 8004558:	e019      	b.n	800458e <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 800455a:	687b      	ldr	r3, [r7, #4]
 800455c:	681b      	ldr	r3, [r3, #0]
 800455e:	6919      	ldr	r1, [r3, #16]
 8004560:	683b      	ldr	r3, [r7, #0]
 8004562:	681a      	ldr	r2, [r3, #0]
 8004564:	4613      	mov	r3, r2
 8004566:	005b      	lsls	r3, r3, #1
 8004568:	4413      	add	r3, r2
 800456a:	2207      	movs	r2, #7
 800456c:	fa02 f303 	lsl.w	r3, r2, r3
 8004570:	43db      	mvns	r3, r3
 8004572:	4019      	ands	r1, r3
 8004574:	683b      	ldr	r3, [r7, #0]
 8004576:	6898      	ldr	r0, [r3, #8]
 8004578:	683b      	ldr	r3, [r7, #0]
 800457a:	681a      	ldr	r2, [r3, #0]
 800457c:	4613      	mov	r3, r2
 800457e:	005b      	lsls	r3, r3, #1
 8004580:	4413      	add	r3, r2
 8004582:	fa00 f203 	lsl.w	r2, r0, r3
 8004586:	687b      	ldr	r3, [r7, #4]
 8004588:	681b      	ldr	r3, [r3, #0]
 800458a:	430a      	orrs	r2, r1
 800458c:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 800458e:	683b      	ldr	r3, [r7, #0]
 8004590:	681b      	ldr	r3, [r3, #0]
 8004592:	2b10      	cmp	r3, #16
 8004594:	d003      	beq.n	800459e <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 8004596:	683b      	ldr	r3, [r7, #0]
 8004598:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 800459a:	2b11      	cmp	r3, #17
 800459c:	d132      	bne.n	8004604 <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 800459e:	687b      	ldr	r3, [r7, #4]
 80045a0:	681b      	ldr	r3, [r3, #0]
 80045a2:	4a1d      	ldr	r2, [pc, #116]	; (8004618 <HAL_ADC_ConfigChannel+0x1e4>)
 80045a4:	4293      	cmp	r3, r2
 80045a6:	d125      	bne.n	80045f4 <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 80045a8:	687b      	ldr	r3, [r7, #4]
 80045aa:	681b      	ldr	r3, [r3, #0]
 80045ac:	689b      	ldr	r3, [r3, #8]
 80045ae:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80045b2:	2b00      	cmp	r3, #0
 80045b4:	d126      	bne.n	8004604 <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 80045b6:	687b      	ldr	r3, [r7, #4]
 80045b8:	681b      	ldr	r3, [r3, #0]
 80045ba:	689a      	ldr	r2, [r3, #8]
 80045bc:	687b      	ldr	r3, [r7, #4]
 80045be:	681b      	ldr	r3, [r3, #0]
 80045c0:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 80045c4:	609a      	str	r2, [r3, #8]
        
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80045c6:	683b      	ldr	r3, [r7, #0]
 80045c8:	681b      	ldr	r3, [r3, #0]
 80045ca:	2b10      	cmp	r3, #16
 80045cc:	d11a      	bne.n	8004604 <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80045ce:	4b13      	ldr	r3, [pc, #76]	; (800461c <HAL_ADC_ConfigChannel+0x1e8>)
 80045d0:	681b      	ldr	r3, [r3, #0]
 80045d2:	4a13      	ldr	r2, [pc, #76]	; (8004620 <HAL_ADC_ConfigChannel+0x1ec>)
 80045d4:	fba2 2303 	umull	r2, r3, r2, r3
 80045d8:	0c9a      	lsrs	r2, r3, #18
 80045da:	4613      	mov	r3, r2
 80045dc:	009b      	lsls	r3, r3, #2
 80045de:	4413      	add	r3, r2
 80045e0:	005b      	lsls	r3, r3, #1
 80045e2:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80045e4:	e002      	b.n	80045ec <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 80045e6:	68bb      	ldr	r3, [r7, #8]
 80045e8:	3b01      	subs	r3, #1
 80045ea:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80045ec:	68bb      	ldr	r3, [r7, #8]
 80045ee:	2b00      	cmp	r3, #0
 80045f0:	d1f9      	bne.n	80045e6 <HAL_ADC_ConfigChannel+0x1b2>
 80045f2:	e007      	b.n	8004604 <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80045f4:	687b      	ldr	r3, [r7, #4]
 80045f6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80045f8:	f043 0220 	orr.w	r2, r3, #32
 80045fc:	687b      	ldr	r3, [r7, #4]
 80045fe:	629a      	str	r2, [r3, #40]	; 0x28
      
      tmp_hal_status = HAL_ERROR;
 8004600:	2301      	movs	r3, #1
 8004602:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8004604:	687b      	ldr	r3, [r7, #4]
 8004606:	2200      	movs	r2, #0
 8004608:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 800460c:	7bfb      	ldrb	r3, [r7, #15]
}
 800460e:	4618      	mov	r0, r3
 8004610:	3714      	adds	r7, #20
 8004612:	46bd      	mov	sp, r7
 8004614:	bc80      	pop	{r7}
 8004616:	4770      	bx	lr
 8004618:	40012400 	.word	0x40012400
 800461c:	20000064 	.word	0x20000064
 8004620:	431bde83 	.word	0x431bde83

08004624 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8004624:	b580      	push	{r7, lr}
 8004626:	b084      	sub	sp, #16
 8004628:	af00      	add	r7, sp, #0
 800462a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800462c:	2300      	movs	r3, #0
 800462e:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 8004630:	2300      	movs	r3, #0
 8004632:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8004634:	687b      	ldr	r3, [r7, #4]
 8004636:	681b      	ldr	r3, [r3, #0]
 8004638:	689b      	ldr	r3, [r3, #8]
 800463a:	f003 0301 	and.w	r3, r3, #1
 800463e:	2b01      	cmp	r3, #1
 8004640:	d040      	beq.n	80046c4 <ADC_Enable+0xa0>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8004642:	687b      	ldr	r3, [r7, #4]
 8004644:	681b      	ldr	r3, [r3, #0]
 8004646:	689a      	ldr	r2, [r3, #8]
 8004648:	687b      	ldr	r3, [r7, #4]
 800464a:	681b      	ldr	r3, [r3, #0]
 800464c:	f042 0201 	orr.w	r2, r2, #1
 8004650:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8004652:	4b1f      	ldr	r3, [pc, #124]	; (80046d0 <ADC_Enable+0xac>)
 8004654:	681b      	ldr	r3, [r3, #0]
 8004656:	4a1f      	ldr	r2, [pc, #124]	; (80046d4 <ADC_Enable+0xb0>)
 8004658:	fba2 2303 	umull	r2, r3, r2, r3
 800465c:	0c9b      	lsrs	r3, r3, #18
 800465e:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8004660:	e002      	b.n	8004668 <ADC_Enable+0x44>
    {
      wait_loop_index--;
 8004662:	68bb      	ldr	r3, [r7, #8]
 8004664:	3b01      	subs	r3, #1
 8004666:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8004668:	68bb      	ldr	r3, [r7, #8]
 800466a:	2b00      	cmp	r3, #0
 800466c:	d1f9      	bne.n	8004662 <ADC_Enable+0x3e>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();
 800466e:	f7ff fcc3 	bl	8003ff8 <HAL_GetTick>
 8004672:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 8004674:	e01f      	b.n	80046b6 <ADC_Enable+0x92>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8004676:	f7ff fcbf 	bl	8003ff8 <HAL_GetTick>
 800467a:	4602      	mov	r2, r0
 800467c:	68fb      	ldr	r3, [r7, #12]
 800467e:	1ad3      	subs	r3, r2, r3
 8004680:	2b02      	cmp	r3, #2
 8004682:	d918      	bls.n	80046b6 <ADC_Enable+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) == RESET)
 8004684:	687b      	ldr	r3, [r7, #4]
 8004686:	681b      	ldr	r3, [r3, #0]
 8004688:	689b      	ldr	r3, [r3, #8]
 800468a:	f003 0301 	and.w	r3, r3, #1
 800468e:	2b01      	cmp	r3, #1
 8004690:	d011      	beq.n	80046b6 <ADC_Enable+0x92>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004692:	687b      	ldr	r3, [r7, #4]
 8004694:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004696:	f043 0210 	orr.w	r2, r3, #16
 800469a:	687b      	ldr	r3, [r7, #4]
 800469c:	629a      	str	r2, [r3, #40]	; 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800469e:	687b      	ldr	r3, [r7, #4]
 80046a0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80046a2:	f043 0201 	orr.w	r2, r3, #1
 80046a6:	687b      	ldr	r3, [r7, #4]
 80046a8:	62da      	str	r2, [r3, #44]	; 0x2c

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 80046aa:	687b      	ldr	r3, [r7, #4]
 80046ac:	2200      	movs	r2, #0
 80046ae:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

          return HAL_ERROR;
 80046b2:	2301      	movs	r3, #1
 80046b4:	e007      	b.n	80046c6 <ADC_Enable+0xa2>
    while(ADC_IS_ENABLE(hadc) == RESET)
 80046b6:	687b      	ldr	r3, [r7, #4]
 80046b8:	681b      	ldr	r3, [r3, #0]
 80046ba:	689b      	ldr	r3, [r3, #8]
 80046bc:	f003 0301 	and.w	r3, r3, #1
 80046c0:	2b01      	cmp	r3, #1
 80046c2:	d1d8      	bne.n	8004676 <ADC_Enable+0x52>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 80046c4:	2300      	movs	r3, #0
}
 80046c6:	4618      	mov	r0, r3
 80046c8:	3710      	adds	r7, #16
 80046ca:	46bd      	mov	sp, r7
 80046cc:	bd80      	pop	{r7, pc}
 80046ce:	bf00      	nop
 80046d0:	20000064 	.word	0x20000064
 80046d4:	431bde83 	.word	0x431bde83

080046d8 <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 80046d8:	b580      	push	{r7, lr}
 80046da:	b084      	sub	sp, #16
 80046dc:	af00      	add	r7, sp, #0
 80046de:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80046e0:	2300      	movs	r3, #0
 80046e2:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 80046e4:	687b      	ldr	r3, [r7, #4]
 80046e6:	681b      	ldr	r3, [r3, #0]
 80046e8:	689b      	ldr	r3, [r3, #8]
 80046ea:	f003 0301 	and.w	r3, r3, #1
 80046ee:	2b01      	cmp	r3, #1
 80046f0:	d12e      	bne.n	8004750 <ADC_ConversionStop_Disable+0x78>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 80046f2:	687b      	ldr	r3, [r7, #4]
 80046f4:	681b      	ldr	r3, [r3, #0]
 80046f6:	689a      	ldr	r2, [r3, #8]
 80046f8:	687b      	ldr	r3, [r7, #4]
 80046fa:	681b      	ldr	r3, [r3, #0]
 80046fc:	f022 0201 	bic.w	r2, r2, #1
 8004700:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 8004702:	f7ff fc79 	bl	8003ff8 <HAL_GetTick>
 8004706:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 8004708:	e01b      	b.n	8004742 <ADC_ConversionStop_Disable+0x6a>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 800470a:	f7ff fc75 	bl	8003ff8 <HAL_GetTick>
 800470e:	4602      	mov	r2, r0
 8004710:	68fb      	ldr	r3, [r7, #12]
 8004712:	1ad3      	subs	r3, r2, r3
 8004714:	2b02      	cmp	r3, #2
 8004716:	d914      	bls.n	8004742 <ADC_ConversionStop_Disable+0x6a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) != RESET)
 8004718:	687b      	ldr	r3, [r7, #4]
 800471a:	681b      	ldr	r3, [r3, #0]
 800471c:	689b      	ldr	r3, [r3, #8]
 800471e:	f003 0301 	and.w	r3, r3, #1
 8004722:	2b01      	cmp	r3, #1
 8004724:	d10d      	bne.n	8004742 <ADC_ConversionStop_Disable+0x6a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004726:	687b      	ldr	r3, [r7, #4]
 8004728:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800472a:	f043 0210 	orr.w	r2, r3, #16
 800472e:	687b      	ldr	r3, [r7, #4]
 8004730:	629a      	str	r2, [r3, #40]	; 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004732:	687b      	ldr	r3, [r7, #4]
 8004734:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004736:	f043 0201 	orr.w	r2, r3, #1
 800473a:	687b      	ldr	r3, [r7, #4]
 800473c:	62da      	str	r2, [r3, #44]	; 0x2c

          return HAL_ERROR;
 800473e:	2301      	movs	r3, #1
 8004740:	e007      	b.n	8004752 <ADC_ConversionStop_Disable+0x7a>
    while(ADC_IS_ENABLE(hadc) != RESET)
 8004742:	687b      	ldr	r3, [r7, #4]
 8004744:	681b      	ldr	r3, [r3, #0]
 8004746:	689b      	ldr	r3, [r3, #8]
 8004748:	f003 0301 	and.w	r3, r3, #1
 800474c:	2b01      	cmp	r3, #1
 800474e:	d0dc      	beq.n	800470a <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8004750:	2300      	movs	r3, #0
}
 8004752:	4618      	mov	r0, r3
 8004754:	3710      	adds	r7, #16
 8004756:	46bd      	mov	sp, r7
 8004758:	bd80      	pop	{r7, pc}

0800475a <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback. 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 800475a:	b580      	push	{r7, lr}
 800475c:	b084      	sub	sp, #16
 800475e:	af00      	add	r7, sp, #0
 8004760:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8004762:	687b      	ldr	r3, [r7, #4]
 8004764:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004766:	60fb      	str	r3, [r7, #12]
 
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8004768:	68fb      	ldr	r3, [r7, #12]
 800476a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800476c:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8004770:	2b00      	cmp	r3, #0
 8004772:	d127      	bne.n	80047c4 <ADC_DMAConvCplt+0x6a>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8004774:	68fb      	ldr	r3, [r7, #12]
 8004776:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004778:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 800477c:	68fb      	ldr	r3, [r7, #12]
 800477e:	629a      	str	r2, [r3, #40]	; 0x28
    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going.        */
    /* Note: On STM32F1 devices, in case of sequencer enabled                 */
    /*       (several ranks selected), end of conversion flag is raised       */
    /*       at the end of the sequence.                                      */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8004780:	68fb      	ldr	r3, [r7, #12]
 8004782:	681b      	ldr	r3, [r3, #0]
 8004784:	689b      	ldr	r3, [r3, #8]
 8004786:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 800478a:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 800478e:	d115      	bne.n	80047bc <ADC_DMAConvCplt+0x62>
       (hadc->Init.ContinuousConvMode == DISABLE)   )
 8004790:	68fb      	ldr	r3, [r7, #12]
 8004792:	7b1b      	ldrb	r3, [r3, #12]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8004794:	2b00      	cmp	r3, #0
 8004796:	d111      	bne.n	80047bc <ADC_DMAConvCplt+0x62>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8004798:	68fb      	ldr	r3, [r7, #12]
 800479a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800479c:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80047a0:	68fb      	ldr	r3, [r7, #12]
 80047a2:	629a      	str	r2, [r3, #40]	; 0x28
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80047a4:	68fb      	ldr	r3, [r7, #12]
 80047a6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80047a8:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80047ac:	2b00      	cmp	r3, #0
 80047ae:	d105      	bne.n	80047bc <ADC_DMAConvCplt+0x62>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80047b0:	68fb      	ldr	r3, [r7, #12]
 80047b2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80047b4:	f043 0201 	orr.w	r2, r3, #1
 80047b8:	68fb      	ldr	r3, [r7, #12]
 80047ba:	629a      	str	r2, [r3, #40]	; 0x28
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 80047bc:	68f8      	ldr	r0, [r7, #12]
 80047be:	f7ff fe1d 	bl	80043fc <HAL_ADC_ConvCpltCallback>
  else
  {
    /* Call DMA error callback */
    hadc->DMA_Handle->XferErrorCallback(hdma);
  }
}
 80047c2:	e004      	b.n	80047ce <ADC_DMAConvCplt+0x74>
    hadc->DMA_Handle->XferErrorCallback(hdma);
 80047c4:	68fb      	ldr	r3, [r7, #12]
 80047c6:	6a1b      	ldr	r3, [r3, #32]
 80047c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80047ca:	6878      	ldr	r0, [r7, #4]
 80047cc:	4798      	blx	r3
}
 80047ce:	bf00      	nop
 80047d0:	3710      	adds	r7, #16
 80047d2:	46bd      	mov	sp, r7
 80047d4:	bd80      	pop	{r7, pc}

080047d6 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback. 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 80047d6:	b580      	push	{r7, lr}
 80047d8:	b084      	sub	sp, #16
 80047da:	af00      	add	r7, sp, #0
 80047dc:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80047de:	687b      	ldr	r3, [r7, #4]
 80047e0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80047e2:	60fb      	str	r3, [r7, #12]
  
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 80047e4:	68f8      	ldr	r0, [r7, #12]
 80047e6:	f7ff fe12 	bl	800440e <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80047ea:	bf00      	nop
 80047ec:	3710      	adds	r7, #16
 80047ee:	46bd      	mov	sp, r7
 80047f0:	bd80      	pop	{r7, pc}

080047f2 <ADC_DMAError>:
  * @brief  DMA error callback 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 80047f2:	b580      	push	{r7, lr}
 80047f4:	b084      	sub	sp, #16
 80047f6:	af00      	add	r7, sp, #0
 80047f8:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80047fa:	687b      	ldr	r3, [r7, #4]
 80047fc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80047fe:	60fb      	str	r3, [r7, #12]
  
  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8004800:	68fb      	ldr	r3, [r7, #12]
 8004802:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004804:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8004808:	68fb      	ldr	r3, [r7, #12]
 800480a:	629a      	str	r2, [r3, #40]	; 0x28
  
  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 800480c:	68fb      	ldr	r3, [r7, #12]
 800480e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004810:	f043 0204 	orr.w	r2, r3, #4
 8004814:	68fb      	ldr	r3, [r7, #12]
 8004816:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8004818:	68f8      	ldr	r0, [r7, #12]
 800481a:	f7ff fe01 	bl	8004420 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 800481e:	bf00      	nop
 8004820:	3710      	adds	r7, #16
 8004822:	46bd      	mov	sp, r7
 8004824:	bd80      	pop	{r7, pc}
	...

08004828 <HAL_ADCEx_Calibration_Start>:
  *         the completion of this function.
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef* hadc)
{
 8004828:	b590      	push	{r4, r7, lr}
 800482a:	b087      	sub	sp, #28
 800482c:	af00      	add	r7, sp, #0
 800482e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004830:	2300      	movs	r3, #0
 8004832:	75fb      	strb	r3, [r7, #23]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0U;
 8004834:	2300      	movs	r3, #0
 8004836:	60fb      	str	r3, [r7, #12]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 8004838:	687b      	ldr	r3, [r7, #4]
 800483a:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800483e:	2b01      	cmp	r3, #1
 8004840:	d101      	bne.n	8004846 <HAL_ADCEx_Calibration_Start+0x1e>
 8004842:	2302      	movs	r3, #2
 8004844:	e097      	b.n	8004976 <HAL_ADCEx_Calibration_Start+0x14e>
 8004846:	687b      	ldr	r3, [r7, #4]
 8004848:	2201      	movs	r2, #1
 800484a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
   /* 1. Disable ADC peripheral                                                 */
   tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 800484e:	6878      	ldr	r0, [r7, #4]
 8004850:	f7ff ff42 	bl	80046d8 <ADC_ConversionStop_Disable>
 8004854:	4603      	mov	r3, r0
 8004856:	75fb      	strb	r3, [r7, #23]
  
   /* 2. Calibration prerequisite delay before starting the calibration.       */
   /*    - ADC must be enabled for at least two ADC clock cycles               */
   tmp_hal_status = ADC_Enable(hadc);
 8004858:	6878      	ldr	r0, [r7, #4]
 800485a:	f7ff fee3 	bl	8004624 <ADC_Enable>
 800485e:	4603      	mov	r3, r0
 8004860:	75fb      	strb	r3, [r7, #23]

   /* Check if ADC is effectively enabled */
   if (tmp_hal_status == HAL_OK)
 8004862:	7dfb      	ldrb	r3, [r7, #23]
 8004864:	2b00      	cmp	r3, #0
 8004866:	f040 8081 	bne.w	800496c <HAL_ADCEx_Calibration_Start+0x144>
   {
     /* Set ADC state */
     ADC_STATE_CLR_SET(hadc->State,
 800486a:	687b      	ldr	r3, [r7, #4]
 800486c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800486e:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8004872:	f023 0302 	bic.w	r3, r3, #2
 8004876:	f043 0202 	orr.w	r2, r3, #2
 800487a:	687b      	ldr	r3, [r7, #4]
 800487c:	629a      	str	r2, [r3, #40]	; 0x28
    
    /* Hardware prerequisite: delay before starting the calibration.          */
    /*  - Computation of CPU clock cycles corresponding to ADC clock cycles.  */
    /*  - Wait for the expected ADC clock cycles delay */
    wait_loop_index = ((SystemCoreClock
                        / HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC))
 800487e:	4b40      	ldr	r3, [pc, #256]	; (8004980 <HAL_ADCEx_Calibration_Start+0x158>)
 8004880:	681c      	ldr	r4, [r3, #0]
 8004882:	2002      	movs	r0, #2
 8004884:	f001 fc6a 	bl	800615c <HAL_RCCEx_GetPeriphCLKFreq>
 8004888:	4603      	mov	r3, r0
 800488a:	fbb4 f3f3 	udiv	r3, r4, r3
                       * ADC_PRECALIBRATION_DELAY_ADCCLOCKCYCLES        );
 800488e:	005b      	lsls	r3, r3, #1
    wait_loop_index = ((SystemCoreClock
 8004890:	60fb      	str	r3, [r7, #12]

    while(wait_loop_index != 0U)
 8004892:	e002      	b.n	800489a <HAL_ADCEx_Calibration_Start+0x72>
    {
      wait_loop_index--;
 8004894:	68fb      	ldr	r3, [r7, #12]
 8004896:	3b01      	subs	r3, #1
 8004898:	60fb      	str	r3, [r7, #12]
    while(wait_loop_index != 0U)
 800489a:	68fb      	ldr	r3, [r7, #12]
 800489c:	2b00      	cmp	r3, #0
 800489e:	d1f9      	bne.n	8004894 <HAL_ADCEx_Calibration_Start+0x6c>
    }

    /* 3. Resets ADC calibration registers */  
    SET_BIT(hadc->Instance->CR2, ADC_CR2_RSTCAL);
 80048a0:	687b      	ldr	r3, [r7, #4]
 80048a2:	681b      	ldr	r3, [r3, #0]
 80048a4:	689a      	ldr	r2, [r3, #8]
 80048a6:	687b      	ldr	r3, [r7, #4]
 80048a8:	681b      	ldr	r3, [r3, #0]
 80048aa:	f042 0208 	orr.w	r2, r2, #8
 80048ae:	609a      	str	r2, [r3, #8]
    
    tickstart = HAL_GetTick();  
 80048b0:	f7ff fba2 	bl	8003ff8 <HAL_GetTick>
 80048b4:	6138      	str	r0, [r7, #16]

    /* Wait for calibration reset completion */
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_RSTCAL))
 80048b6:	e01b      	b.n	80048f0 <HAL_ADCEx_Calibration_Start+0xc8>
    {
      if((HAL_GetTick() - tickstart) > ADC_CALIBRATION_TIMEOUT)
 80048b8:	f7ff fb9e 	bl	8003ff8 <HAL_GetTick>
 80048bc:	4602      	mov	r2, r0
 80048be:	693b      	ldr	r3, [r7, #16]
 80048c0:	1ad3      	subs	r3, r2, r3
 80048c2:	2b0a      	cmp	r3, #10
 80048c4:	d914      	bls.n	80048f0 <HAL_ADCEx_Calibration_Start+0xc8>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_RSTCAL))
 80048c6:	687b      	ldr	r3, [r7, #4]
 80048c8:	681b      	ldr	r3, [r3, #0]
 80048ca:	689b      	ldr	r3, [r3, #8]
 80048cc:	f003 0308 	and.w	r3, r3, #8
 80048d0:	2b00      	cmp	r3, #0
 80048d2:	d00d      	beq.n	80048f0 <HAL_ADCEx_Calibration_Start+0xc8>
        {
          /* Update ADC state machine to error */
          ADC_STATE_CLR_SET(hadc->State,
 80048d4:	687b      	ldr	r3, [r7, #4]
 80048d6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80048d8:	f023 0312 	bic.w	r3, r3, #18
 80048dc:	f043 0210 	orr.w	r2, r3, #16
 80048e0:	687b      	ldr	r3, [r7, #4]
 80048e2:	629a      	str	r2, [r3, #40]	; 0x28
                            HAL_ADC_STATE_BUSY_INTERNAL,
                            HAL_ADC_STATE_ERROR_INTERNAL);

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 80048e4:	687b      	ldr	r3, [r7, #4]
 80048e6:	2200      	movs	r2, #0
 80048e8:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

          return HAL_ERROR;
 80048ec:	2301      	movs	r3, #1
 80048ee:	e042      	b.n	8004976 <HAL_ADCEx_Calibration_Start+0x14e>
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_RSTCAL))
 80048f0:	687b      	ldr	r3, [r7, #4]
 80048f2:	681b      	ldr	r3, [r3, #0]
 80048f4:	689b      	ldr	r3, [r3, #8]
 80048f6:	f003 0308 	and.w	r3, r3, #8
 80048fa:	2b00      	cmp	r3, #0
 80048fc:	d1dc      	bne.n	80048b8 <HAL_ADCEx_Calibration_Start+0x90>
        }
      }
    }
    
    /* 4. Start ADC calibration */
    SET_BIT(hadc->Instance->CR2, ADC_CR2_CAL);
 80048fe:	687b      	ldr	r3, [r7, #4]
 8004900:	681b      	ldr	r3, [r3, #0]
 8004902:	689a      	ldr	r2, [r3, #8]
 8004904:	687b      	ldr	r3, [r7, #4]
 8004906:	681b      	ldr	r3, [r3, #0]
 8004908:	f042 0204 	orr.w	r2, r2, #4
 800490c:	609a      	str	r2, [r3, #8]
    
    tickstart = HAL_GetTick();  
 800490e:	f7ff fb73 	bl	8003ff8 <HAL_GetTick>
 8004912:	6138      	str	r0, [r7, #16]

    /* Wait for calibration completion */
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_CAL))
 8004914:	e01b      	b.n	800494e <HAL_ADCEx_Calibration_Start+0x126>
    {
      if((HAL_GetTick() - tickstart) > ADC_CALIBRATION_TIMEOUT)
 8004916:	f7ff fb6f 	bl	8003ff8 <HAL_GetTick>
 800491a:	4602      	mov	r2, r0
 800491c:	693b      	ldr	r3, [r7, #16]
 800491e:	1ad3      	subs	r3, r2, r3
 8004920:	2b0a      	cmp	r3, #10
 8004922:	d914      	bls.n	800494e <HAL_ADCEx_Calibration_Start+0x126>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_CAL))
 8004924:	687b      	ldr	r3, [r7, #4]
 8004926:	681b      	ldr	r3, [r3, #0]
 8004928:	689b      	ldr	r3, [r3, #8]
 800492a:	f003 0304 	and.w	r3, r3, #4
 800492e:	2b00      	cmp	r3, #0
 8004930:	d00d      	beq.n	800494e <HAL_ADCEx_Calibration_Start+0x126>
        {
          /* Update ADC state machine to error */
          ADC_STATE_CLR_SET(hadc->State,
 8004932:	687b      	ldr	r3, [r7, #4]
 8004934:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004936:	f023 0312 	bic.w	r3, r3, #18
 800493a:	f043 0210 	orr.w	r2, r3, #16
 800493e:	687b      	ldr	r3, [r7, #4]
 8004940:	629a      	str	r2, [r3, #40]	; 0x28
                            HAL_ADC_STATE_BUSY_INTERNAL,
                            HAL_ADC_STATE_ERROR_INTERNAL);

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8004942:	687b      	ldr	r3, [r7, #4]
 8004944:	2200      	movs	r2, #0
 8004946:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

          return HAL_ERROR;
 800494a:	2301      	movs	r3, #1
 800494c:	e013      	b.n	8004976 <HAL_ADCEx_Calibration_Start+0x14e>
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_CAL))
 800494e:	687b      	ldr	r3, [r7, #4]
 8004950:	681b      	ldr	r3, [r3, #0]
 8004952:	689b      	ldr	r3, [r3, #8]
 8004954:	f003 0304 	and.w	r3, r3, #4
 8004958:	2b00      	cmp	r3, #0
 800495a:	d1dc      	bne.n	8004916 <HAL_ADCEx_Calibration_Start+0xee>
        }
      }
    }
    
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800495c:	687b      	ldr	r3, [r7, #4]
 800495e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004960:	f023 0303 	bic.w	r3, r3, #3
 8004964:	f043 0201 	orr.w	r2, r3, #1
 8004968:	687b      	ldr	r3, [r7, #4]
 800496a:	629a      	str	r2, [r3, #40]	; 0x28
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800496c:	687b      	ldr	r3, [r7, #4]
 800496e:	2200      	movs	r2, #0
 8004970:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8004974:	7dfb      	ldrb	r3, [r7, #23]
}
 8004976:	4618      	mov	r0, r3
 8004978:	371c      	adds	r7, #28
 800497a:	46bd      	mov	sp, r7
 800497c:	bd90      	pop	{r4, r7, pc}
 800497e:	bf00      	nop
 8004980:	20000064 	.word	0x20000064

08004984 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004984:	b480      	push	{r7}
 8004986:	b085      	sub	sp, #20
 8004988:	af00      	add	r7, sp, #0
 800498a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800498c:	687b      	ldr	r3, [r7, #4]
 800498e:	f003 0307 	and.w	r3, r3, #7
 8004992:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8004994:	4b0c      	ldr	r3, [pc, #48]	; (80049c8 <__NVIC_SetPriorityGrouping+0x44>)
 8004996:	68db      	ldr	r3, [r3, #12]
 8004998:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800499a:	68ba      	ldr	r2, [r7, #8]
 800499c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80049a0:	4013      	ands	r3, r2
 80049a2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80049a4:	68fb      	ldr	r3, [r7, #12]
 80049a6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80049a8:	68bb      	ldr	r3, [r7, #8]
 80049aa:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80049ac:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80049b0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80049b4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80049b6:	4a04      	ldr	r2, [pc, #16]	; (80049c8 <__NVIC_SetPriorityGrouping+0x44>)
 80049b8:	68bb      	ldr	r3, [r7, #8]
 80049ba:	60d3      	str	r3, [r2, #12]
}
 80049bc:	bf00      	nop
 80049be:	3714      	adds	r7, #20
 80049c0:	46bd      	mov	sp, r7
 80049c2:	bc80      	pop	{r7}
 80049c4:	4770      	bx	lr
 80049c6:	bf00      	nop
 80049c8:	e000ed00 	.word	0xe000ed00

080049cc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80049cc:	b480      	push	{r7}
 80049ce:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80049d0:	4b04      	ldr	r3, [pc, #16]	; (80049e4 <__NVIC_GetPriorityGrouping+0x18>)
 80049d2:	68db      	ldr	r3, [r3, #12]
 80049d4:	0a1b      	lsrs	r3, r3, #8
 80049d6:	f003 0307 	and.w	r3, r3, #7
}
 80049da:	4618      	mov	r0, r3
 80049dc:	46bd      	mov	sp, r7
 80049de:	bc80      	pop	{r7}
 80049e0:	4770      	bx	lr
 80049e2:	bf00      	nop
 80049e4:	e000ed00 	.word	0xe000ed00

080049e8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80049e8:	b480      	push	{r7}
 80049ea:	b083      	sub	sp, #12
 80049ec:	af00      	add	r7, sp, #0
 80049ee:	4603      	mov	r3, r0
 80049f0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80049f2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80049f6:	2b00      	cmp	r3, #0
 80049f8:	db0b      	blt.n	8004a12 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80049fa:	79fb      	ldrb	r3, [r7, #7]
 80049fc:	f003 021f 	and.w	r2, r3, #31
 8004a00:	4906      	ldr	r1, [pc, #24]	; (8004a1c <__NVIC_EnableIRQ+0x34>)
 8004a02:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004a06:	095b      	lsrs	r3, r3, #5
 8004a08:	2001      	movs	r0, #1
 8004a0a:	fa00 f202 	lsl.w	r2, r0, r2
 8004a0e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8004a12:	bf00      	nop
 8004a14:	370c      	adds	r7, #12
 8004a16:	46bd      	mov	sp, r7
 8004a18:	bc80      	pop	{r7}
 8004a1a:	4770      	bx	lr
 8004a1c:	e000e100 	.word	0xe000e100

08004a20 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8004a20:	b480      	push	{r7}
 8004a22:	b083      	sub	sp, #12
 8004a24:	af00      	add	r7, sp, #0
 8004a26:	4603      	mov	r3, r0
 8004a28:	6039      	str	r1, [r7, #0]
 8004a2a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004a2c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004a30:	2b00      	cmp	r3, #0
 8004a32:	db0a      	blt.n	8004a4a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004a34:	683b      	ldr	r3, [r7, #0]
 8004a36:	b2da      	uxtb	r2, r3
 8004a38:	490c      	ldr	r1, [pc, #48]	; (8004a6c <__NVIC_SetPriority+0x4c>)
 8004a3a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004a3e:	0112      	lsls	r2, r2, #4
 8004a40:	b2d2      	uxtb	r2, r2
 8004a42:	440b      	add	r3, r1
 8004a44:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8004a48:	e00a      	b.n	8004a60 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004a4a:	683b      	ldr	r3, [r7, #0]
 8004a4c:	b2da      	uxtb	r2, r3
 8004a4e:	4908      	ldr	r1, [pc, #32]	; (8004a70 <__NVIC_SetPriority+0x50>)
 8004a50:	79fb      	ldrb	r3, [r7, #7]
 8004a52:	f003 030f 	and.w	r3, r3, #15
 8004a56:	3b04      	subs	r3, #4
 8004a58:	0112      	lsls	r2, r2, #4
 8004a5a:	b2d2      	uxtb	r2, r2
 8004a5c:	440b      	add	r3, r1
 8004a5e:	761a      	strb	r2, [r3, #24]
}
 8004a60:	bf00      	nop
 8004a62:	370c      	adds	r7, #12
 8004a64:	46bd      	mov	sp, r7
 8004a66:	bc80      	pop	{r7}
 8004a68:	4770      	bx	lr
 8004a6a:	bf00      	nop
 8004a6c:	e000e100 	.word	0xe000e100
 8004a70:	e000ed00 	.word	0xe000ed00

08004a74 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004a74:	b480      	push	{r7}
 8004a76:	b089      	sub	sp, #36	; 0x24
 8004a78:	af00      	add	r7, sp, #0
 8004a7a:	60f8      	str	r0, [r7, #12]
 8004a7c:	60b9      	str	r1, [r7, #8]
 8004a7e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8004a80:	68fb      	ldr	r3, [r7, #12]
 8004a82:	f003 0307 	and.w	r3, r3, #7
 8004a86:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8004a88:	69fb      	ldr	r3, [r7, #28]
 8004a8a:	f1c3 0307 	rsb	r3, r3, #7
 8004a8e:	2b04      	cmp	r3, #4
 8004a90:	bf28      	it	cs
 8004a92:	2304      	movcs	r3, #4
 8004a94:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8004a96:	69fb      	ldr	r3, [r7, #28]
 8004a98:	3304      	adds	r3, #4
 8004a9a:	2b06      	cmp	r3, #6
 8004a9c:	d902      	bls.n	8004aa4 <NVIC_EncodePriority+0x30>
 8004a9e:	69fb      	ldr	r3, [r7, #28]
 8004aa0:	3b03      	subs	r3, #3
 8004aa2:	e000      	b.n	8004aa6 <NVIC_EncodePriority+0x32>
 8004aa4:	2300      	movs	r3, #0
 8004aa6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004aa8:	f04f 32ff 	mov.w	r2, #4294967295
 8004aac:	69bb      	ldr	r3, [r7, #24]
 8004aae:	fa02 f303 	lsl.w	r3, r2, r3
 8004ab2:	43da      	mvns	r2, r3
 8004ab4:	68bb      	ldr	r3, [r7, #8]
 8004ab6:	401a      	ands	r2, r3
 8004ab8:	697b      	ldr	r3, [r7, #20]
 8004aba:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004abc:	f04f 31ff 	mov.w	r1, #4294967295
 8004ac0:	697b      	ldr	r3, [r7, #20]
 8004ac2:	fa01 f303 	lsl.w	r3, r1, r3
 8004ac6:	43d9      	mvns	r1, r3
 8004ac8:	687b      	ldr	r3, [r7, #4]
 8004aca:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004acc:	4313      	orrs	r3, r2
         );
}
 8004ace:	4618      	mov	r0, r3
 8004ad0:	3724      	adds	r7, #36	; 0x24
 8004ad2:	46bd      	mov	sp, r7
 8004ad4:	bc80      	pop	{r7}
 8004ad6:	4770      	bx	lr

08004ad8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8004ad8:	b580      	push	{r7, lr}
 8004ada:	b082      	sub	sp, #8
 8004adc:	af00      	add	r7, sp, #0
 8004ade:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8004ae0:	687b      	ldr	r3, [r7, #4]
 8004ae2:	3b01      	subs	r3, #1
 8004ae4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8004ae8:	d301      	bcc.n	8004aee <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8004aea:	2301      	movs	r3, #1
 8004aec:	e00f      	b.n	8004b0e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8004aee:	4a0a      	ldr	r2, [pc, #40]	; (8004b18 <SysTick_Config+0x40>)
 8004af0:	687b      	ldr	r3, [r7, #4]
 8004af2:	3b01      	subs	r3, #1
 8004af4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8004af6:	210f      	movs	r1, #15
 8004af8:	f04f 30ff 	mov.w	r0, #4294967295
 8004afc:	f7ff ff90 	bl	8004a20 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8004b00:	4b05      	ldr	r3, [pc, #20]	; (8004b18 <SysTick_Config+0x40>)
 8004b02:	2200      	movs	r2, #0
 8004b04:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8004b06:	4b04      	ldr	r3, [pc, #16]	; (8004b18 <SysTick_Config+0x40>)
 8004b08:	2207      	movs	r2, #7
 8004b0a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8004b0c:	2300      	movs	r3, #0
}
 8004b0e:	4618      	mov	r0, r3
 8004b10:	3708      	adds	r7, #8
 8004b12:	46bd      	mov	sp, r7
 8004b14:	bd80      	pop	{r7, pc}
 8004b16:	bf00      	nop
 8004b18:	e000e010 	.word	0xe000e010

08004b1c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004b1c:	b580      	push	{r7, lr}
 8004b1e:	b082      	sub	sp, #8
 8004b20:	af00      	add	r7, sp, #0
 8004b22:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8004b24:	6878      	ldr	r0, [r7, #4]
 8004b26:	f7ff ff2d 	bl	8004984 <__NVIC_SetPriorityGrouping>
}
 8004b2a:	bf00      	nop
 8004b2c:	3708      	adds	r7, #8
 8004b2e:	46bd      	mov	sp, r7
 8004b30:	bd80      	pop	{r7, pc}

08004b32 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8004b32:	b580      	push	{r7, lr}
 8004b34:	b086      	sub	sp, #24
 8004b36:	af00      	add	r7, sp, #0
 8004b38:	4603      	mov	r3, r0
 8004b3a:	60b9      	str	r1, [r7, #8]
 8004b3c:	607a      	str	r2, [r7, #4]
 8004b3e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8004b40:	2300      	movs	r3, #0
 8004b42:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8004b44:	f7ff ff42 	bl	80049cc <__NVIC_GetPriorityGrouping>
 8004b48:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8004b4a:	687a      	ldr	r2, [r7, #4]
 8004b4c:	68b9      	ldr	r1, [r7, #8]
 8004b4e:	6978      	ldr	r0, [r7, #20]
 8004b50:	f7ff ff90 	bl	8004a74 <NVIC_EncodePriority>
 8004b54:	4602      	mov	r2, r0
 8004b56:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004b5a:	4611      	mov	r1, r2
 8004b5c:	4618      	mov	r0, r3
 8004b5e:	f7ff ff5f 	bl	8004a20 <__NVIC_SetPriority>
}
 8004b62:	bf00      	nop
 8004b64:	3718      	adds	r7, #24
 8004b66:	46bd      	mov	sp, r7
 8004b68:	bd80      	pop	{r7, pc}

08004b6a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004b6a:	b580      	push	{r7, lr}
 8004b6c:	b082      	sub	sp, #8
 8004b6e:	af00      	add	r7, sp, #0
 8004b70:	4603      	mov	r3, r0
 8004b72:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8004b74:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004b78:	4618      	mov	r0, r3
 8004b7a:	f7ff ff35 	bl	80049e8 <__NVIC_EnableIRQ>
}
 8004b7e:	bf00      	nop
 8004b80:	3708      	adds	r7, #8
 8004b82:	46bd      	mov	sp, r7
 8004b84:	bd80      	pop	{r7, pc}

08004b86 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8004b86:	b580      	push	{r7, lr}
 8004b88:	b082      	sub	sp, #8
 8004b8a:	af00      	add	r7, sp, #0
 8004b8c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8004b8e:	6878      	ldr	r0, [r7, #4]
 8004b90:	f7ff ffa2 	bl	8004ad8 <SysTick_Config>
 8004b94:	4603      	mov	r3, r0
}
 8004b96:	4618      	mov	r0, r3
 8004b98:	3708      	adds	r7, #8
 8004b9a:	46bd      	mov	sp, r7
 8004b9c:	bd80      	pop	{r7, pc}
	...

08004ba0 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8004ba0:	b480      	push	{r7}
 8004ba2:	b085      	sub	sp, #20
 8004ba4:	af00      	add	r7, sp, #0
 8004ba6:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8004ba8:	2300      	movs	r3, #0
 8004baa:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8004bac:	687b      	ldr	r3, [r7, #4]
 8004bae:	2b00      	cmp	r3, #0
 8004bb0:	d101      	bne.n	8004bb6 <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 8004bb2:	2301      	movs	r3, #1
 8004bb4:	e043      	b.n	8004c3e <HAL_DMA_Init+0x9e>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8004bb6:	687b      	ldr	r3, [r7, #4]
 8004bb8:	681b      	ldr	r3, [r3, #0]
 8004bba:	461a      	mov	r2, r3
 8004bbc:	4b22      	ldr	r3, [pc, #136]	; (8004c48 <HAL_DMA_Init+0xa8>)
 8004bbe:	4413      	add	r3, r2
 8004bc0:	4a22      	ldr	r2, [pc, #136]	; (8004c4c <HAL_DMA_Init+0xac>)
 8004bc2:	fba2 2303 	umull	r2, r3, r2, r3
 8004bc6:	091b      	lsrs	r3, r3, #4
 8004bc8:	009a      	lsls	r2, r3, #2
 8004bca:	687b      	ldr	r3, [r7, #4]
 8004bcc:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->DmaBaseAddress = DMA1;
 8004bce:	687b      	ldr	r3, [r7, #4]
 8004bd0:	4a1f      	ldr	r2, [pc, #124]	; (8004c50 <HAL_DMA_Init+0xb0>)
 8004bd2:	63da      	str	r2, [r3, #60]	; 0x3c
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8004bd4:	687b      	ldr	r3, [r7, #4]
 8004bd6:	2202      	movs	r2, #2
 8004bd8:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8004bdc:	687b      	ldr	r3, [r7, #4]
 8004bde:	681b      	ldr	r3, [r3, #0]
 8004be0:	681b      	ldr	r3, [r3, #0]
 8004be2:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8004be4:	68fb      	ldr	r3, [r7, #12]
 8004be6:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 8004bea:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 8004bee:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8004bf0:	687b      	ldr	r3, [r7, #4]
 8004bf2:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004bf4:	687b      	ldr	r3, [r7, #4]
 8004bf6:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 8004bf8:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004bfa:	687b      	ldr	r3, [r7, #4]
 8004bfc:	68db      	ldr	r3, [r3, #12]
 8004bfe:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004c00:	687b      	ldr	r3, [r7, #4]
 8004c02:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004c04:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004c06:	687b      	ldr	r3, [r7, #4]
 8004c08:	695b      	ldr	r3, [r3, #20]
 8004c0a:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004c0c:	687b      	ldr	r3, [r7, #4]
 8004c0e:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004c10:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004c12:	687b      	ldr	r3, [r7, #4]
 8004c14:	69db      	ldr	r3, [r3, #28]
 8004c16:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8004c18:	68fa      	ldr	r2, [r7, #12]
 8004c1a:	4313      	orrs	r3, r2
 8004c1c:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8004c1e:	687b      	ldr	r3, [r7, #4]
 8004c20:	681b      	ldr	r3, [r3, #0]
 8004c22:	68fa      	ldr	r2, [r7, #12]
 8004c24:	601a      	str	r2, [r3, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004c26:	687b      	ldr	r3, [r7, #4]
 8004c28:	2200      	movs	r2, #0
 8004c2a:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8004c2c:	687b      	ldr	r3, [r7, #4]
 8004c2e:	2201      	movs	r2, #1
 8004c30:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8004c34:	687b      	ldr	r3, [r7, #4]
 8004c36:	2200      	movs	r2, #0
 8004c38:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 8004c3c:	2300      	movs	r3, #0
}
 8004c3e:	4618      	mov	r0, r3
 8004c40:	3714      	adds	r7, #20
 8004c42:	46bd      	mov	sp, r7
 8004c44:	bc80      	pop	{r7}
 8004c46:	4770      	bx	lr
 8004c48:	bffdfff8 	.word	0xbffdfff8
 8004c4c:	cccccccd 	.word	0xcccccccd
 8004c50:	40020000 	.word	0x40020000

08004c54 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004c54:	b580      	push	{r7, lr}
 8004c56:	b086      	sub	sp, #24
 8004c58:	af00      	add	r7, sp, #0
 8004c5a:	60f8      	str	r0, [r7, #12]
 8004c5c:	60b9      	str	r1, [r7, #8]
 8004c5e:	607a      	str	r2, [r7, #4]
 8004c60:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004c62:	2300      	movs	r3, #0
 8004c64:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8004c66:	68fb      	ldr	r3, [r7, #12]
 8004c68:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004c6c:	2b01      	cmp	r3, #1
 8004c6e:	d101      	bne.n	8004c74 <HAL_DMA_Start_IT+0x20>
 8004c70:	2302      	movs	r3, #2
 8004c72:	e04b      	b.n	8004d0c <HAL_DMA_Start_IT+0xb8>
 8004c74:	68fb      	ldr	r3, [r7, #12]
 8004c76:	2201      	movs	r2, #1
 8004c78:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8004c7c:	68fb      	ldr	r3, [r7, #12]
 8004c7e:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8004c82:	b2db      	uxtb	r3, r3
 8004c84:	2b01      	cmp	r3, #1
 8004c86:	d13a      	bne.n	8004cfe <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8004c88:	68fb      	ldr	r3, [r7, #12]
 8004c8a:	2202      	movs	r2, #2
 8004c8c:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004c90:	68fb      	ldr	r3, [r7, #12]
 8004c92:	2200      	movs	r2, #0
 8004c94:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8004c96:	68fb      	ldr	r3, [r7, #12]
 8004c98:	681b      	ldr	r3, [r3, #0]
 8004c9a:	681a      	ldr	r2, [r3, #0]
 8004c9c:	68fb      	ldr	r3, [r7, #12]
 8004c9e:	681b      	ldr	r3, [r3, #0]
 8004ca0:	f022 0201 	bic.w	r2, r2, #1
 8004ca4:	601a      	str	r2, [r3, #0]
    
    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8004ca6:	683b      	ldr	r3, [r7, #0]
 8004ca8:	687a      	ldr	r2, [r7, #4]
 8004caa:	68b9      	ldr	r1, [r7, #8]
 8004cac:	68f8      	ldr	r0, [r7, #12]
 8004cae:	f000 f9eb 	bl	8005088 <DMA_SetConfig>
    
    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback)
 8004cb2:	68fb      	ldr	r3, [r7, #12]
 8004cb4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004cb6:	2b00      	cmp	r3, #0
 8004cb8:	d008      	beq.n	8004ccc <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004cba:	68fb      	ldr	r3, [r7, #12]
 8004cbc:	681b      	ldr	r3, [r3, #0]
 8004cbe:	681a      	ldr	r2, [r3, #0]
 8004cc0:	68fb      	ldr	r3, [r7, #12]
 8004cc2:	681b      	ldr	r3, [r3, #0]
 8004cc4:	f042 020e 	orr.w	r2, r2, #14
 8004cc8:	601a      	str	r2, [r3, #0]
 8004cca:	e00f      	b.n	8004cec <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8004ccc:	68fb      	ldr	r3, [r7, #12]
 8004cce:	681b      	ldr	r3, [r3, #0]
 8004cd0:	681a      	ldr	r2, [r3, #0]
 8004cd2:	68fb      	ldr	r3, [r7, #12]
 8004cd4:	681b      	ldr	r3, [r3, #0]
 8004cd6:	f022 0204 	bic.w	r2, r2, #4
 8004cda:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8004cdc:	68fb      	ldr	r3, [r7, #12]
 8004cde:	681b      	ldr	r3, [r3, #0]
 8004ce0:	681a      	ldr	r2, [r3, #0]
 8004ce2:	68fb      	ldr	r3, [r7, #12]
 8004ce4:	681b      	ldr	r3, [r3, #0]
 8004ce6:	f042 020a 	orr.w	r2, r2, #10
 8004cea:	601a      	str	r2, [r3, #0]
    }
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8004cec:	68fb      	ldr	r3, [r7, #12]
 8004cee:	681b      	ldr	r3, [r3, #0]
 8004cf0:	681a      	ldr	r2, [r3, #0]
 8004cf2:	68fb      	ldr	r3, [r7, #12]
 8004cf4:	681b      	ldr	r3, [r3, #0]
 8004cf6:	f042 0201 	orr.w	r2, r2, #1
 8004cfa:	601a      	str	r2, [r3, #0]
 8004cfc:	e005      	b.n	8004d0a <HAL_DMA_Start_IT+0xb6>
  }
  else
  {      
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 8004cfe:	68fb      	ldr	r3, [r7, #12]
 8004d00:	2200      	movs	r2, #0
 8004d02:	f883 2020 	strb.w	r2, [r3, #32]

    /* Remain BUSY */
    status = HAL_BUSY;
 8004d06:	2302      	movs	r3, #2
 8004d08:	75fb      	strb	r3, [r7, #23]
  }    
  return status;
 8004d0a:	7dfb      	ldrb	r3, [r7, #23]
}
 8004d0c:	4618      	mov	r0, r3
 8004d0e:	3718      	adds	r7, #24
 8004d10:	46bd      	mov	sp, r7
 8004d12:	bd80      	pop	{r7, pc}

08004d14 <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8004d14:	b480      	push	{r7}
 8004d16:	b085      	sub	sp, #20
 8004d18:	af00      	add	r7, sp, #0
 8004d1a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004d1c:	2300      	movs	r3, #0
 8004d1e:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8004d20:	687b      	ldr	r3, [r7, #4]
 8004d22:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8004d26:	b2db      	uxtb	r3, r3
 8004d28:	2b02      	cmp	r3, #2
 8004d2a:	d008      	beq.n	8004d3e <HAL_DMA_Abort+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004d2c:	687b      	ldr	r3, [r7, #4]
 8004d2e:	2204      	movs	r2, #4
 8004d30:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004d32:	687b      	ldr	r3, [r7, #4]
 8004d34:	2200      	movs	r2, #0
 8004d36:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 8004d3a:	2301      	movs	r3, #1
 8004d3c:	e020      	b.n	8004d80 <HAL_DMA_Abort+0x6c>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004d3e:	687b      	ldr	r3, [r7, #4]
 8004d40:	681b      	ldr	r3, [r3, #0]
 8004d42:	681a      	ldr	r2, [r3, #0]
 8004d44:	687b      	ldr	r3, [r7, #4]
 8004d46:	681b      	ldr	r3, [r3, #0]
 8004d48:	f022 020e 	bic.w	r2, r2, #14
 8004d4c:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8004d4e:	687b      	ldr	r3, [r7, #4]
 8004d50:	681b      	ldr	r3, [r3, #0]
 8004d52:	681a      	ldr	r2, [r3, #0]
 8004d54:	687b      	ldr	r3, [r7, #4]
 8004d56:	681b      	ldr	r3, [r3, #0]
 8004d58:	f022 0201 	bic.w	r2, r2, #1
 8004d5c:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8004d5e:	687b      	ldr	r3, [r7, #4]
 8004d60:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004d62:	687b      	ldr	r3, [r7, #4]
 8004d64:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004d66:	2101      	movs	r1, #1
 8004d68:	fa01 f202 	lsl.w	r2, r1, r2
 8004d6c:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8004d6e:	687b      	ldr	r3, [r7, #4]
 8004d70:	2201      	movs	r2, #1
 8004d72:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 8004d76:	687b      	ldr	r3, [r7, #4]
 8004d78:	2200      	movs	r2, #0
 8004d7a:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 8004d7e:	7bfb      	ldrb	r3, [r7, #15]
}
 8004d80:	4618      	mov	r0, r3
 8004d82:	3714      	adds	r7, #20
 8004d84:	46bd      	mov	sp, r7
 8004d86:	bc80      	pop	{r7}
 8004d88:	4770      	bx	lr
	...

08004d8c <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8004d8c:	b580      	push	{r7, lr}
 8004d8e:	b084      	sub	sp, #16
 8004d90:	af00      	add	r7, sp, #0
 8004d92:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004d94:	2300      	movs	r3, #0
 8004d96:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8004d98:	687b      	ldr	r3, [r7, #4]
 8004d9a:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8004d9e:	b2db      	uxtb	r3, r3
 8004da0:	2b02      	cmp	r3, #2
 8004da2:	d005      	beq.n	8004db0 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004da4:	687b      	ldr	r3, [r7, #4]
 8004da6:	2204      	movs	r2, #4
 8004da8:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 8004daa:	2301      	movs	r3, #1
 8004dac:	73fb      	strb	r3, [r7, #15]
 8004dae:	e051      	b.n	8004e54 <HAL_DMA_Abort_IT+0xc8>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004db0:	687b      	ldr	r3, [r7, #4]
 8004db2:	681b      	ldr	r3, [r3, #0]
 8004db4:	681a      	ldr	r2, [r3, #0]
 8004db6:	687b      	ldr	r3, [r7, #4]
 8004db8:	681b      	ldr	r3, [r3, #0]
 8004dba:	f022 020e 	bic.w	r2, r2, #14
 8004dbe:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8004dc0:	687b      	ldr	r3, [r7, #4]
 8004dc2:	681b      	ldr	r3, [r3, #0]
 8004dc4:	681a      	ldr	r2, [r3, #0]
 8004dc6:	687b      	ldr	r3, [r7, #4]
 8004dc8:	681b      	ldr	r3, [r3, #0]
 8004dca:	f022 0201 	bic.w	r2, r2, #1
 8004dce:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8004dd0:	687b      	ldr	r3, [r7, #4]
 8004dd2:	681b      	ldr	r3, [r3, #0]
 8004dd4:	4a22      	ldr	r2, [pc, #136]	; (8004e60 <HAL_DMA_Abort_IT+0xd4>)
 8004dd6:	4293      	cmp	r3, r2
 8004dd8:	d029      	beq.n	8004e2e <HAL_DMA_Abort_IT+0xa2>
 8004dda:	687b      	ldr	r3, [r7, #4]
 8004ddc:	681b      	ldr	r3, [r3, #0]
 8004dde:	4a21      	ldr	r2, [pc, #132]	; (8004e64 <HAL_DMA_Abort_IT+0xd8>)
 8004de0:	4293      	cmp	r3, r2
 8004de2:	d022      	beq.n	8004e2a <HAL_DMA_Abort_IT+0x9e>
 8004de4:	687b      	ldr	r3, [r7, #4]
 8004de6:	681b      	ldr	r3, [r3, #0]
 8004de8:	4a1f      	ldr	r2, [pc, #124]	; (8004e68 <HAL_DMA_Abort_IT+0xdc>)
 8004dea:	4293      	cmp	r3, r2
 8004dec:	d01a      	beq.n	8004e24 <HAL_DMA_Abort_IT+0x98>
 8004dee:	687b      	ldr	r3, [r7, #4]
 8004df0:	681b      	ldr	r3, [r3, #0]
 8004df2:	4a1e      	ldr	r2, [pc, #120]	; (8004e6c <HAL_DMA_Abort_IT+0xe0>)
 8004df4:	4293      	cmp	r3, r2
 8004df6:	d012      	beq.n	8004e1e <HAL_DMA_Abort_IT+0x92>
 8004df8:	687b      	ldr	r3, [r7, #4]
 8004dfa:	681b      	ldr	r3, [r3, #0]
 8004dfc:	4a1c      	ldr	r2, [pc, #112]	; (8004e70 <HAL_DMA_Abort_IT+0xe4>)
 8004dfe:	4293      	cmp	r3, r2
 8004e00:	d00a      	beq.n	8004e18 <HAL_DMA_Abort_IT+0x8c>
 8004e02:	687b      	ldr	r3, [r7, #4]
 8004e04:	681b      	ldr	r3, [r3, #0]
 8004e06:	4a1b      	ldr	r2, [pc, #108]	; (8004e74 <HAL_DMA_Abort_IT+0xe8>)
 8004e08:	4293      	cmp	r3, r2
 8004e0a:	d102      	bne.n	8004e12 <HAL_DMA_Abort_IT+0x86>
 8004e0c:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8004e10:	e00e      	b.n	8004e30 <HAL_DMA_Abort_IT+0xa4>
 8004e12:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8004e16:	e00b      	b.n	8004e30 <HAL_DMA_Abort_IT+0xa4>
 8004e18:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8004e1c:	e008      	b.n	8004e30 <HAL_DMA_Abort_IT+0xa4>
 8004e1e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8004e22:	e005      	b.n	8004e30 <HAL_DMA_Abort_IT+0xa4>
 8004e24:	f44f 7380 	mov.w	r3, #256	; 0x100
 8004e28:	e002      	b.n	8004e30 <HAL_DMA_Abort_IT+0xa4>
 8004e2a:	2310      	movs	r3, #16
 8004e2c:	e000      	b.n	8004e30 <HAL_DMA_Abort_IT+0xa4>
 8004e2e:	2301      	movs	r3, #1
 8004e30:	4a11      	ldr	r2, [pc, #68]	; (8004e78 <HAL_DMA_Abort_IT+0xec>)
 8004e32:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8004e34:	687b      	ldr	r3, [r7, #4]
 8004e36:	2201      	movs	r2, #1
 8004e38:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004e3c:	687b      	ldr	r3, [r7, #4]
 8004e3e:	2200      	movs	r2, #0
 8004e40:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8004e44:	687b      	ldr	r3, [r7, #4]
 8004e46:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004e48:	2b00      	cmp	r3, #0
 8004e4a:	d003      	beq.n	8004e54 <HAL_DMA_Abort_IT+0xc8>
    {
      hdma->XferAbortCallback(hdma);
 8004e4c:	687b      	ldr	r3, [r7, #4]
 8004e4e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004e50:	6878      	ldr	r0, [r7, #4]
 8004e52:	4798      	blx	r3
    } 
  }
  return status;
 8004e54:	7bfb      	ldrb	r3, [r7, #15]
}
 8004e56:	4618      	mov	r0, r3
 8004e58:	3710      	adds	r7, #16
 8004e5a:	46bd      	mov	sp, r7
 8004e5c:	bd80      	pop	{r7, pc}
 8004e5e:	bf00      	nop
 8004e60:	40020008 	.word	0x40020008
 8004e64:	4002001c 	.word	0x4002001c
 8004e68:	40020030 	.word	0x40020030
 8004e6c:	40020044 	.word	0x40020044
 8004e70:	40020058 	.word	0x40020058
 8004e74:	4002006c 	.word	0x4002006c
 8004e78:	40020000 	.word	0x40020000

08004e7c <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8004e7c:	b580      	push	{r7, lr}
 8004e7e:	b084      	sub	sp, #16
 8004e80:	af00      	add	r7, sp, #0
 8004e82:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8004e84:	687b      	ldr	r3, [r7, #4]
 8004e86:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004e88:	681b      	ldr	r3, [r3, #0]
 8004e8a:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8004e8c:	687b      	ldr	r3, [r7, #4]
 8004e8e:	681b      	ldr	r3, [r3, #0]
 8004e90:	681b      	ldr	r3, [r3, #0]
 8004e92:	60bb      	str	r3, [r7, #8]
  
  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 8004e94:	687b      	ldr	r3, [r7, #4]
 8004e96:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004e98:	2204      	movs	r2, #4
 8004e9a:	409a      	lsls	r2, r3
 8004e9c:	68fb      	ldr	r3, [r7, #12]
 8004e9e:	4013      	ands	r3, r2
 8004ea0:	2b00      	cmp	r3, #0
 8004ea2:	d04f      	beq.n	8004f44 <HAL_DMA_IRQHandler+0xc8>
 8004ea4:	68bb      	ldr	r3, [r7, #8]
 8004ea6:	f003 0304 	and.w	r3, r3, #4
 8004eaa:	2b00      	cmp	r3, #0
 8004eac:	d04a      	beq.n	8004f44 <HAL_DMA_IRQHandler+0xc8>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8004eae:	687b      	ldr	r3, [r7, #4]
 8004eb0:	681b      	ldr	r3, [r3, #0]
 8004eb2:	681b      	ldr	r3, [r3, #0]
 8004eb4:	f003 0320 	and.w	r3, r3, #32
 8004eb8:	2b00      	cmp	r3, #0
 8004eba:	d107      	bne.n	8004ecc <HAL_DMA_IRQHandler+0x50>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8004ebc:	687b      	ldr	r3, [r7, #4]
 8004ebe:	681b      	ldr	r3, [r3, #0]
 8004ec0:	681a      	ldr	r2, [r3, #0]
 8004ec2:	687b      	ldr	r3, [r7, #4]
 8004ec4:	681b      	ldr	r3, [r3, #0]
 8004ec6:	f022 0204 	bic.w	r2, r2, #4
 8004eca:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8004ecc:	687b      	ldr	r3, [r7, #4]
 8004ece:	681b      	ldr	r3, [r3, #0]
 8004ed0:	4a66      	ldr	r2, [pc, #408]	; (800506c <HAL_DMA_IRQHandler+0x1f0>)
 8004ed2:	4293      	cmp	r3, r2
 8004ed4:	d029      	beq.n	8004f2a <HAL_DMA_IRQHandler+0xae>
 8004ed6:	687b      	ldr	r3, [r7, #4]
 8004ed8:	681b      	ldr	r3, [r3, #0]
 8004eda:	4a65      	ldr	r2, [pc, #404]	; (8005070 <HAL_DMA_IRQHandler+0x1f4>)
 8004edc:	4293      	cmp	r3, r2
 8004ede:	d022      	beq.n	8004f26 <HAL_DMA_IRQHandler+0xaa>
 8004ee0:	687b      	ldr	r3, [r7, #4]
 8004ee2:	681b      	ldr	r3, [r3, #0]
 8004ee4:	4a63      	ldr	r2, [pc, #396]	; (8005074 <HAL_DMA_IRQHandler+0x1f8>)
 8004ee6:	4293      	cmp	r3, r2
 8004ee8:	d01a      	beq.n	8004f20 <HAL_DMA_IRQHandler+0xa4>
 8004eea:	687b      	ldr	r3, [r7, #4]
 8004eec:	681b      	ldr	r3, [r3, #0]
 8004eee:	4a62      	ldr	r2, [pc, #392]	; (8005078 <HAL_DMA_IRQHandler+0x1fc>)
 8004ef0:	4293      	cmp	r3, r2
 8004ef2:	d012      	beq.n	8004f1a <HAL_DMA_IRQHandler+0x9e>
 8004ef4:	687b      	ldr	r3, [r7, #4]
 8004ef6:	681b      	ldr	r3, [r3, #0]
 8004ef8:	4a60      	ldr	r2, [pc, #384]	; (800507c <HAL_DMA_IRQHandler+0x200>)
 8004efa:	4293      	cmp	r3, r2
 8004efc:	d00a      	beq.n	8004f14 <HAL_DMA_IRQHandler+0x98>
 8004efe:	687b      	ldr	r3, [r7, #4]
 8004f00:	681b      	ldr	r3, [r3, #0]
 8004f02:	4a5f      	ldr	r2, [pc, #380]	; (8005080 <HAL_DMA_IRQHandler+0x204>)
 8004f04:	4293      	cmp	r3, r2
 8004f06:	d102      	bne.n	8004f0e <HAL_DMA_IRQHandler+0x92>
 8004f08:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8004f0c:	e00e      	b.n	8004f2c <HAL_DMA_IRQHandler+0xb0>
 8004f0e:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8004f12:	e00b      	b.n	8004f2c <HAL_DMA_IRQHandler+0xb0>
 8004f14:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8004f18:	e008      	b.n	8004f2c <HAL_DMA_IRQHandler+0xb0>
 8004f1a:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8004f1e:	e005      	b.n	8004f2c <HAL_DMA_IRQHandler+0xb0>
 8004f20:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8004f24:	e002      	b.n	8004f2c <HAL_DMA_IRQHandler+0xb0>
 8004f26:	2340      	movs	r3, #64	; 0x40
 8004f28:	e000      	b.n	8004f2c <HAL_DMA_IRQHandler+0xb0>
 8004f2a:	2304      	movs	r3, #4
 8004f2c:	4a55      	ldr	r2, [pc, #340]	; (8005084 <HAL_DMA_IRQHandler+0x208>)
 8004f2e:	6053      	str	r3, [r2, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 8004f30:	687b      	ldr	r3, [r7, #4]
 8004f32:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004f34:	2b00      	cmp	r3, #0
 8004f36:	f000 8094 	beq.w	8005062 <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8004f3a:	687b      	ldr	r3, [r7, #4]
 8004f3c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004f3e:	6878      	ldr	r0, [r7, #4]
 8004f40:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 8004f42:	e08e      	b.n	8005062 <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 8004f44:	687b      	ldr	r3, [r7, #4]
 8004f46:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004f48:	2202      	movs	r2, #2
 8004f4a:	409a      	lsls	r2, r3
 8004f4c:	68fb      	ldr	r3, [r7, #12]
 8004f4e:	4013      	ands	r3, r2
 8004f50:	2b00      	cmp	r3, #0
 8004f52:	d056      	beq.n	8005002 <HAL_DMA_IRQHandler+0x186>
 8004f54:	68bb      	ldr	r3, [r7, #8]
 8004f56:	f003 0302 	and.w	r3, r3, #2
 8004f5a:	2b00      	cmp	r3, #0
 8004f5c:	d051      	beq.n	8005002 <HAL_DMA_IRQHandler+0x186>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8004f5e:	687b      	ldr	r3, [r7, #4]
 8004f60:	681b      	ldr	r3, [r3, #0]
 8004f62:	681b      	ldr	r3, [r3, #0]
 8004f64:	f003 0320 	and.w	r3, r3, #32
 8004f68:	2b00      	cmp	r3, #0
 8004f6a:	d10b      	bne.n	8004f84 <HAL_DMA_IRQHandler+0x108>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 8004f6c:	687b      	ldr	r3, [r7, #4]
 8004f6e:	681b      	ldr	r3, [r3, #0]
 8004f70:	681a      	ldr	r2, [r3, #0]
 8004f72:	687b      	ldr	r3, [r7, #4]
 8004f74:	681b      	ldr	r3, [r3, #0]
 8004f76:	f022 020a 	bic.w	r2, r2, #10
 8004f7a:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8004f7c:	687b      	ldr	r3, [r7, #4]
 8004f7e:	2201      	movs	r2, #1
 8004f80:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    }
    /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8004f84:	687b      	ldr	r3, [r7, #4]
 8004f86:	681b      	ldr	r3, [r3, #0]
 8004f88:	4a38      	ldr	r2, [pc, #224]	; (800506c <HAL_DMA_IRQHandler+0x1f0>)
 8004f8a:	4293      	cmp	r3, r2
 8004f8c:	d029      	beq.n	8004fe2 <HAL_DMA_IRQHandler+0x166>
 8004f8e:	687b      	ldr	r3, [r7, #4]
 8004f90:	681b      	ldr	r3, [r3, #0]
 8004f92:	4a37      	ldr	r2, [pc, #220]	; (8005070 <HAL_DMA_IRQHandler+0x1f4>)
 8004f94:	4293      	cmp	r3, r2
 8004f96:	d022      	beq.n	8004fde <HAL_DMA_IRQHandler+0x162>
 8004f98:	687b      	ldr	r3, [r7, #4]
 8004f9a:	681b      	ldr	r3, [r3, #0]
 8004f9c:	4a35      	ldr	r2, [pc, #212]	; (8005074 <HAL_DMA_IRQHandler+0x1f8>)
 8004f9e:	4293      	cmp	r3, r2
 8004fa0:	d01a      	beq.n	8004fd8 <HAL_DMA_IRQHandler+0x15c>
 8004fa2:	687b      	ldr	r3, [r7, #4]
 8004fa4:	681b      	ldr	r3, [r3, #0]
 8004fa6:	4a34      	ldr	r2, [pc, #208]	; (8005078 <HAL_DMA_IRQHandler+0x1fc>)
 8004fa8:	4293      	cmp	r3, r2
 8004faa:	d012      	beq.n	8004fd2 <HAL_DMA_IRQHandler+0x156>
 8004fac:	687b      	ldr	r3, [r7, #4]
 8004fae:	681b      	ldr	r3, [r3, #0]
 8004fb0:	4a32      	ldr	r2, [pc, #200]	; (800507c <HAL_DMA_IRQHandler+0x200>)
 8004fb2:	4293      	cmp	r3, r2
 8004fb4:	d00a      	beq.n	8004fcc <HAL_DMA_IRQHandler+0x150>
 8004fb6:	687b      	ldr	r3, [r7, #4]
 8004fb8:	681b      	ldr	r3, [r3, #0]
 8004fba:	4a31      	ldr	r2, [pc, #196]	; (8005080 <HAL_DMA_IRQHandler+0x204>)
 8004fbc:	4293      	cmp	r3, r2
 8004fbe:	d102      	bne.n	8004fc6 <HAL_DMA_IRQHandler+0x14a>
 8004fc0:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8004fc4:	e00e      	b.n	8004fe4 <HAL_DMA_IRQHandler+0x168>
 8004fc6:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8004fca:	e00b      	b.n	8004fe4 <HAL_DMA_IRQHandler+0x168>
 8004fcc:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8004fd0:	e008      	b.n	8004fe4 <HAL_DMA_IRQHandler+0x168>
 8004fd2:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8004fd6:	e005      	b.n	8004fe4 <HAL_DMA_IRQHandler+0x168>
 8004fd8:	f44f 7300 	mov.w	r3, #512	; 0x200
 8004fdc:	e002      	b.n	8004fe4 <HAL_DMA_IRQHandler+0x168>
 8004fde:	2320      	movs	r3, #32
 8004fe0:	e000      	b.n	8004fe4 <HAL_DMA_IRQHandler+0x168>
 8004fe2:	2302      	movs	r3, #2
 8004fe4:	4a27      	ldr	r2, [pc, #156]	; (8005084 <HAL_DMA_IRQHandler+0x208>)
 8004fe6:	6053      	str	r3, [r2, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004fe8:	687b      	ldr	r3, [r7, #4]
 8004fea:	2200      	movs	r2, #0
 8004fec:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 8004ff0:	687b      	ldr	r3, [r7, #4]
 8004ff2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004ff4:	2b00      	cmp	r3, #0
 8004ff6:	d034      	beq.n	8005062 <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8004ff8:	687b      	ldr	r3, [r7, #4]
 8004ffa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004ffc:	6878      	ldr	r0, [r7, #4]
 8004ffe:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 8005000:	e02f      	b.n	8005062 <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8005002:	687b      	ldr	r3, [r7, #4]
 8005004:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005006:	2208      	movs	r2, #8
 8005008:	409a      	lsls	r2, r3
 800500a:	68fb      	ldr	r3, [r7, #12]
 800500c:	4013      	ands	r3, r2
 800500e:	2b00      	cmp	r3, #0
 8005010:	d028      	beq.n	8005064 <HAL_DMA_IRQHandler+0x1e8>
 8005012:	68bb      	ldr	r3, [r7, #8]
 8005014:	f003 0308 	and.w	r3, r3, #8
 8005018:	2b00      	cmp	r3, #0
 800501a:	d023      	beq.n	8005064 <HAL_DMA_IRQHandler+0x1e8>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800501c:	687b      	ldr	r3, [r7, #4]
 800501e:	681b      	ldr	r3, [r3, #0]
 8005020:	681a      	ldr	r2, [r3, #0]
 8005022:	687b      	ldr	r3, [r7, #4]
 8005024:	681b      	ldr	r3, [r3, #0]
 8005026:	f022 020e 	bic.w	r2, r2, #14
 800502a:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 800502c:	687b      	ldr	r3, [r7, #4]
 800502e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8005030:	687b      	ldr	r3, [r7, #4]
 8005032:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005034:	2101      	movs	r1, #1
 8005036:	fa01 f202 	lsl.w	r2, r1, r2
 800503a:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 800503c:	687b      	ldr	r3, [r7, #4]
 800503e:	2201      	movs	r2, #1
 8005040:	639a      	str	r2, [r3, #56]	; 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8005042:	687b      	ldr	r3, [r7, #4]
 8005044:	2201      	movs	r2, #1
 8005046:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800504a:	687b      	ldr	r3, [r7, #4]
 800504c:	2200      	movs	r2, #0
 800504e:	f883 2020 	strb.w	r2, [r3, #32]

    if (hdma->XferErrorCallback != NULL)
 8005052:	687b      	ldr	r3, [r7, #4]
 8005054:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005056:	2b00      	cmp	r3, #0
 8005058:	d004      	beq.n	8005064 <HAL_DMA_IRQHandler+0x1e8>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800505a:	687b      	ldr	r3, [r7, #4]
 800505c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800505e:	6878      	ldr	r0, [r7, #4]
 8005060:	4798      	blx	r3
    }
  }
  return;
 8005062:	bf00      	nop
 8005064:	bf00      	nop
}
 8005066:	3710      	adds	r7, #16
 8005068:	46bd      	mov	sp, r7
 800506a:	bd80      	pop	{r7, pc}
 800506c:	40020008 	.word	0x40020008
 8005070:	4002001c 	.word	0x4002001c
 8005074:	40020030 	.word	0x40020030
 8005078:	40020044 	.word	0x40020044
 800507c:	40020058 	.word	0x40020058
 8005080:	4002006c 	.word	0x4002006c
 8005084:	40020000 	.word	0x40020000

08005088 <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8005088:	b480      	push	{r7}
 800508a:	b085      	sub	sp, #20
 800508c:	af00      	add	r7, sp, #0
 800508e:	60f8      	str	r0, [r7, #12]
 8005090:	60b9      	str	r1, [r7, #8]
 8005092:	607a      	str	r2, [r7, #4]
 8005094:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8005096:	68fb      	ldr	r3, [r7, #12]
 8005098:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800509a:	68fb      	ldr	r3, [r7, #12]
 800509c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800509e:	2101      	movs	r1, #1
 80050a0:	fa01 f202 	lsl.w	r2, r1, r2
 80050a4:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 80050a6:	68fb      	ldr	r3, [r7, #12]
 80050a8:	681b      	ldr	r3, [r3, #0]
 80050aa:	683a      	ldr	r2, [r7, #0]
 80050ac:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80050ae:	68fb      	ldr	r3, [r7, #12]
 80050b0:	685b      	ldr	r3, [r3, #4]
 80050b2:	2b10      	cmp	r3, #16
 80050b4:	d108      	bne.n	80050c8 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 80050b6:	68fb      	ldr	r3, [r7, #12]
 80050b8:	681b      	ldr	r3, [r3, #0]
 80050ba:	687a      	ldr	r2, [r7, #4]
 80050bc:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 80050be:	68fb      	ldr	r3, [r7, #12]
 80050c0:	681b      	ldr	r3, [r3, #0]
 80050c2:	68ba      	ldr	r2, [r7, #8]
 80050c4:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 80050c6:	e007      	b.n	80050d8 <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 80050c8:	68fb      	ldr	r3, [r7, #12]
 80050ca:	681b      	ldr	r3, [r3, #0]
 80050cc:	68ba      	ldr	r2, [r7, #8]
 80050ce:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 80050d0:	68fb      	ldr	r3, [r7, #12]
 80050d2:	681b      	ldr	r3, [r3, #0]
 80050d4:	687a      	ldr	r2, [r7, #4]
 80050d6:	60da      	str	r2, [r3, #12]
}
 80050d8:	bf00      	nop
 80050da:	3714      	adds	r7, #20
 80050dc:	46bd      	mov	sp, r7
 80050de:	bc80      	pop	{r7}
 80050e0:	4770      	bx	lr
	...

080050e4 <HAL_FLASH_Program>:
  * @param  Data:         Specifies the data to be programmed
  * 
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Program(uint32_t TypeProgram, uint32_t Address, uint64_t Data)
{
 80050e4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80050e6:	b087      	sub	sp, #28
 80050e8:	af00      	add	r7, sp, #0
 80050ea:	60f8      	str	r0, [r7, #12]
 80050ec:	60b9      	str	r1, [r7, #8]
 80050ee:	e9c7 2300 	strd	r2, r3, [r7]
  HAL_StatusTypeDef status = HAL_ERROR;
 80050f2:	2301      	movs	r3, #1
 80050f4:	75fb      	strb	r3, [r7, #23]
  uint8_t index = 0;
 80050f6:	2300      	movs	r3, #0
 80050f8:	75bb      	strb	r3, [r7, #22]
  uint8_t nbiterations = 0;
 80050fa:	2300      	movs	r3, #0
 80050fc:	757b      	strb	r3, [r7, #21]
  
  /* Process Locked */
  __HAL_LOCK(&pFlash);
 80050fe:	4b2f      	ldr	r3, [pc, #188]	; (80051bc <HAL_FLASH_Program+0xd8>)
 8005100:	7e1b      	ldrb	r3, [r3, #24]
 8005102:	2b01      	cmp	r3, #1
 8005104:	d101      	bne.n	800510a <HAL_FLASH_Program+0x26>
 8005106:	2302      	movs	r3, #2
 8005108:	e054      	b.n	80051b4 <HAL_FLASH_Program+0xd0>
 800510a:	4b2c      	ldr	r3, [pc, #176]	; (80051bc <HAL_FLASH_Program+0xd8>)
 800510c:	2201      	movs	r2, #1
 800510e:	761a      	strb	r2, [r3, #24]
#if defined(FLASH_BANK2_END)
  if(Address <= FLASH_BANK1_END)
  {
#endif /* FLASH_BANK2_END */
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 8005110:	f24c 3050 	movw	r0, #50000	; 0xc350
 8005114:	f000 f8a8 	bl	8005268 <FLASH_WaitForLastOperation>
 8005118:	4603      	mov	r3, r0
 800511a:	75fb      	strb	r3, [r7, #23]
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperationBank2(FLASH_TIMEOUT_VALUE);
  }
#endif /* FLASH_BANK2_END */
  
  if(status == HAL_OK)
 800511c:	7dfb      	ldrb	r3, [r7, #23]
 800511e:	2b00      	cmp	r3, #0
 8005120:	d144      	bne.n	80051ac <HAL_FLASH_Program+0xc8>
  {
    if(TypeProgram == FLASH_TYPEPROGRAM_HALFWORD)
 8005122:	68fb      	ldr	r3, [r7, #12]
 8005124:	2b01      	cmp	r3, #1
 8005126:	d102      	bne.n	800512e <HAL_FLASH_Program+0x4a>
    {
      /* Program halfword (16-bit) at a specified address. */
      nbiterations = 1U;
 8005128:	2301      	movs	r3, #1
 800512a:	757b      	strb	r3, [r7, #21]
 800512c:	e007      	b.n	800513e <HAL_FLASH_Program+0x5a>
    }
    else if(TypeProgram == FLASH_TYPEPROGRAM_WORD)
 800512e:	68fb      	ldr	r3, [r7, #12]
 8005130:	2b02      	cmp	r3, #2
 8005132:	d102      	bne.n	800513a <HAL_FLASH_Program+0x56>
    {
      /* Program word (32-bit = 2*16-bit) at a specified address. */
      nbiterations = 2U;
 8005134:	2302      	movs	r3, #2
 8005136:	757b      	strb	r3, [r7, #21]
 8005138:	e001      	b.n	800513e <HAL_FLASH_Program+0x5a>
    }
    else
    {
      /* Program double word (64-bit = 4*16-bit) at a specified address. */
      nbiterations = 4U;
 800513a:	2304      	movs	r3, #4
 800513c:	757b      	strb	r3, [r7, #21]
    }

    for (index = 0U; index < nbiterations; index++)
 800513e:	2300      	movs	r3, #0
 8005140:	75bb      	strb	r3, [r7, #22]
 8005142:	e02d      	b.n	80051a0 <HAL_FLASH_Program+0xbc>
    {
      FLASH_Program_HalfWord((Address + (2U*index)), (uint16_t)(Data >> (16U*index)));
 8005144:	7dbb      	ldrb	r3, [r7, #22]
 8005146:	005a      	lsls	r2, r3, #1
 8005148:	68bb      	ldr	r3, [r7, #8]
 800514a:	eb02 0c03 	add.w	ip, r2, r3
 800514e:	7dbb      	ldrb	r3, [r7, #22]
 8005150:	0119      	lsls	r1, r3, #4
 8005152:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005156:	f1c1 0620 	rsb	r6, r1, #32
 800515a:	f1a1 0020 	sub.w	r0, r1, #32
 800515e:	fa22 f401 	lsr.w	r4, r2, r1
 8005162:	fa03 f606 	lsl.w	r6, r3, r6
 8005166:	4334      	orrs	r4, r6
 8005168:	fa23 f000 	lsr.w	r0, r3, r0
 800516c:	4304      	orrs	r4, r0
 800516e:	fa23 f501 	lsr.w	r5, r3, r1
 8005172:	b2a3      	uxth	r3, r4
 8005174:	4619      	mov	r1, r3
 8005176:	4660      	mov	r0, ip
 8005178:	f000 f85a 	bl	8005230 <FLASH_Program_HalfWord>
#if defined(FLASH_BANK2_END)
      if(Address <= FLASH_BANK1_END)
      {
#endif /* FLASH_BANK2_END */
        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 800517c:	f24c 3050 	movw	r0, #50000	; 0xc350
 8005180:	f000 f872 	bl	8005268 <FLASH_WaitForLastOperation>
 8005184:	4603      	mov	r3, r0
 8005186:	75fb      	strb	r3, [r7, #23]
    
        /* If the program operation is completed, disable the PG Bit */
        CLEAR_BIT(FLASH->CR, FLASH_CR_PG);
 8005188:	4b0d      	ldr	r3, [pc, #52]	; (80051c0 <HAL_FLASH_Program+0xdc>)
 800518a:	691b      	ldr	r3, [r3, #16]
 800518c:	4a0c      	ldr	r2, [pc, #48]	; (80051c0 <HAL_FLASH_Program+0xdc>)
 800518e:	f023 0301 	bic.w	r3, r3, #1
 8005192:	6113      	str	r3, [r2, #16]
        /* If the program operation is completed, disable the PG Bit */
        CLEAR_BIT(FLASH->CR2, FLASH_CR2_PG);
      }
#endif /* FLASH_BANK2_END */
      /* In case of error, stop programation procedure */
      if (status != HAL_OK)
 8005194:	7dfb      	ldrb	r3, [r7, #23]
 8005196:	2b00      	cmp	r3, #0
 8005198:	d107      	bne.n	80051aa <HAL_FLASH_Program+0xc6>
    for (index = 0U; index < nbiterations; index++)
 800519a:	7dbb      	ldrb	r3, [r7, #22]
 800519c:	3301      	adds	r3, #1
 800519e:	75bb      	strb	r3, [r7, #22]
 80051a0:	7dba      	ldrb	r2, [r7, #22]
 80051a2:	7d7b      	ldrb	r3, [r7, #21]
 80051a4:	429a      	cmp	r2, r3
 80051a6:	d3cd      	bcc.n	8005144 <HAL_FLASH_Program+0x60>
 80051a8:	e000      	b.n	80051ac <HAL_FLASH_Program+0xc8>
      {
        break;
 80051aa:	bf00      	nop
      }
    }
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 80051ac:	4b03      	ldr	r3, [pc, #12]	; (80051bc <HAL_FLASH_Program+0xd8>)
 80051ae:	2200      	movs	r2, #0
 80051b0:	761a      	strb	r2, [r3, #24]

  return status;
 80051b2:	7dfb      	ldrb	r3, [r7, #23]
}
 80051b4:	4618      	mov	r0, r3
 80051b6:	371c      	adds	r7, #28
 80051b8:	46bd      	mov	sp, r7
 80051ba:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80051bc:	20000bd8 	.word	0x20000bd8
 80051c0:	40022000 	.word	0x40022000

080051c4 <HAL_FLASH_Unlock>:
/**
  * @brief  Unlock the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Unlock(void)
{
 80051c4:	b480      	push	{r7}
 80051c6:	b083      	sub	sp, #12
 80051c8:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
 80051ca:	2300      	movs	r3, #0
 80051cc:	71fb      	strb	r3, [r7, #7]

  if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 80051ce:	4b0d      	ldr	r3, [pc, #52]	; (8005204 <HAL_FLASH_Unlock+0x40>)
 80051d0:	691b      	ldr	r3, [r3, #16]
 80051d2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80051d6:	2b00      	cmp	r3, #0
 80051d8:	d00d      	beq.n	80051f6 <HAL_FLASH_Unlock+0x32>
  {
    /* Authorize the FLASH Registers access */
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 80051da:	4b0a      	ldr	r3, [pc, #40]	; (8005204 <HAL_FLASH_Unlock+0x40>)
 80051dc:	4a0a      	ldr	r2, [pc, #40]	; (8005208 <HAL_FLASH_Unlock+0x44>)
 80051de:	605a      	str	r2, [r3, #4]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 80051e0:	4b08      	ldr	r3, [pc, #32]	; (8005204 <HAL_FLASH_Unlock+0x40>)
 80051e2:	4a0a      	ldr	r2, [pc, #40]	; (800520c <HAL_FLASH_Unlock+0x48>)
 80051e4:	605a      	str	r2, [r3, #4]

    /* Verify Flash is unlocked */
    if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 80051e6:	4b07      	ldr	r3, [pc, #28]	; (8005204 <HAL_FLASH_Unlock+0x40>)
 80051e8:	691b      	ldr	r3, [r3, #16]
 80051ea:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80051ee:	2b00      	cmp	r3, #0
 80051f0:	d001      	beq.n	80051f6 <HAL_FLASH_Unlock+0x32>
    {
      status = HAL_ERROR;
 80051f2:	2301      	movs	r3, #1
 80051f4:	71fb      	strb	r3, [r7, #7]
      status = HAL_ERROR;
    }
  }
#endif /* FLASH_BANK2_END */

  return status;
 80051f6:	79fb      	ldrb	r3, [r7, #7]
}
 80051f8:	4618      	mov	r0, r3
 80051fa:	370c      	adds	r7, #12
 80051fc:	46bd      	mov	sp, r7
 80051fe:	bc80      	pop	{r7}
 8005200:	4770      	bx	lr
 8005202:	bf00      	nop
 8005204:	40022000 	.word	0x40022000
 8005208:	45670123 	.word	0x45670123
 800520c:	cdef89ab 	.word	0xcdef89ab

08005210 <HAL_FLASH_Lock>:
/**
  * @brief  Locks the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Lock(void)
{
 8005210:	b480      	push	{r7}
 8005212:	af00      	add	r7, sp, #0
  /* Set the LOCK Bit to lock the FLASH Registers access */
  SET_BIT(FLASH->CR, FLASH_CR_LOCK);
 8005214:	4b05      	ldr	r3, [pc, #20]	; (800522c <HAL_FLASH_Lock+0x1c>)
 8005216:	691b      	ldr	r3, [r3, #16]
 8005218:	4a04      	ldr	r2, [pc, #16]	; (800522c <HAL_FLASH_Lock+0x1c>)
 800521a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800521e:	6113      	str	r3, [r2, #16]
#if defined(FLASH_BANK2_END)
  /* Set the LOCK Bit to lock the FLASH BANK2 Registers access */
  SET_BIT(FLASH->CR2, FLASH_CR2_LOCK);

#endif /* FLASH_BANK2_END */
  return HAL_OK;  
 8005220:	2300      	movs	r3, #0
}
 8005222:	4618      	mov	r0, r3
 8005224:	46bd      	mov	sp, r7
 8005226:	bc80      	pop	{r7}
 8005228:	4770      	bx	lr
 800522a:	bf00      	nop
 800522c:	40022000 	.word	0x40022000

08005230 <FLASH_Program_HalfWord>:
  * @param  Address specify the address to be programmed.
  * @param  Data    specify the data to be programmed.
  * @retval None
  */
static void FLASH_Program_HalfWord(uint32_t Address, uint16_t Data)
{
 8005230:	b480      	push	{r7}
 8005232:	b083      	sub	sp, #12
 8005234:	af00      	add	r7, sp, #0
 8005236:	6078      	str	r0, [r7, #4]
 8005238:	460b      	mov	r3, r1
 800523a:	807b      	strh	r3, [r7, #2]
  /* Clean the error context */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 800523c:	4b08      	ldr	r3, [pc, #32]	; (8005260 <FLASH_Program_HalfWord+0x30>)
 800523e:	2200      	movs	r2, #0
 8005240:	61da      	str	r2, [r3, #28]
#if defined(FLASH_BANK2_END)
  if(Address <= FLASH_BANK1_END)
  {
#endif /* FLASH_BANK2_END */
    /* Proceed to program the new data */
    SET_BIT(FLASH->CR, FLASH_CR_PG);
 8005242:	4b08      	ldr	r3, [pc, #32]	; (8005264 <FLASH_Program_HalfWord+0x34>)
 8005244:	691b      	ldr	r3, [r3, #16]
 8005246:	4a07      	ldr	r2, [pc, #28]	; (8005264 <FLASH_Program_HalfWord+0x34>)
 8005248:	f043 0301 	orr.w	r3, r3, #1
 800524c:	6113      	str	r3, [r2, #16]
    SET_BIT(FLASH->CR2, FLASH_CR2_PG);
  }
#endif /* FLASH_BANK2_END */

  /* Write data in the address */
  *(__IO uint16_t*)Address = Data;
 800524e:	687b      	ldr	r3, [r7, #4]
 8005250:	887a      	ldrh	r2, [r7, #2]
 8005252:	801a      	strh	r2, [r3, #0]
}
 8005254:	bf00      	nop
 8005256:	370c      	adds	r7, #12
 8005258:	46bd      	mov	sp, r7
 800525a:	bc80      	pop	{r7}
 800525c:	4770      	bx	lr
 800525e:	bf00      	nop
 8005260:	20000bd8 	.word	0x20000bd8
 8005264:	40022000 	.word	0x40022000

08005268 <FLASH_WaitForLastOperation>:
  * @brief  Wait for a FLASH operation to complete.
  * @param  Timeout  maximum flash operation timeout
  * @retval HAL Status
  */
HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t Timeout)
{
 8005268:	b580      	push	{r7, lr}
 800526a:	b084      	sub	sp, #16
 800526c:	af00      	add	r7, sp, #0
 800526e:	6078      	str	r0, [r7, #4]
  /* Wait for the FLASH operation to complete by polling on BUSY flag to be reset.
     Even if the FLASH operation fails, the BUSY flag will be reset and an error
     flag will be set */
     
  uint32_t tickstart = HAL_GetTick();
 8005270:	f7fe fec2 	bl	8003ff8 <HAL_GetTick>
 8005274:	60f8      	str	r0, [r7, #12]
     
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY)) 
 8005276:	e010      	b.n	800529a <FLASH_WaitForLastOperation+0x32>
  { 
    if (Timeout != HAL_MAX_DELAY)
 8005278:	687b      	ldr	r3, [r7, #4]
 800527a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800527e:	d00c      	beq.n	800529a <FLASH_WaitForLastOperation+0x32>
    {
      if((Timeout == 0U) || ((HAL_GetTick()-tickstart) > Timeout))
 8005280:	687b      	ldr	r3, [r7, #4]
 8005282:	2b00      	cmp	r3, #0
 8005284:	d007      	beq.n	8005296 <FLASH_WaitForLastOperation+0x2e>
 8005286:	f7fe feb7 	bl	8003ff8 <HAL_GetTick>
 800528a:	4602      	mov	r2, r0
 800528c:	68fb      	ldr	r3, [r7, #12]
 800528e:	1ad3      	subs	r3, r2, r3
 8005290:	687a      	ldr	r2, [r7, #4]
 8005292:	429a      	cmp	r2, r3
 8005294:	d201      	bcs.n	800529a <FLASH_WaitForLastOperation+0x32>
      {
        return HAL_TIMEOUT;
 8005296:	2303      	movs	r3, #3
 8005298:	e025      	b.n	80052e6 <FLASH_WaitForLastOperation+0x7e>
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY)) 
 800529a:	4b15      	ldr	r3, [pc, #84]	; (80052f0 <FLASH_WaitForLastOperation+0x88>)
 800529c:	68db      	ldr	r3, [r3, #12]
 800529e:	f003 0301 	and.w	r3, r3, #1
 80052a2:	2b00      	cmp	r3, #0
 80052a4:	d1e8      	bne.n	8005278 <FLASH_WaitForLastOperation+0x10>
      }
    }
  }
  
  /* Check FLASH End of Operation flag  */
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP))
 80052a6:	4b12      	ldr	r3, [pc, #72]	; (80052f0 <FLASH_WaitForLastOperation+0x88>)
 80052a8:	68db      	ldr	r3, [r3, #12]
 80052aa:	f003 0320 	and.w	r3, r3, #32
 80052ae:	2b00      	cmp	r3, #0
 80052b0:	d002      	beq.n	80052b8 <FLASH_WaitForLastOperation+0x50>
  {
    /* Clear FLASH End of Operation pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 80052b2:	4b0f      	ldr	r3, [pc, #60]	; (80052f0 <FLASH_WaitForLastOperation+0x88>)
 80052b4:	2220      	movs	r2, #32
 80052b6:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR)  || 
 80052b8:	4b0d      	ldr	r3, [pc, #52]	; (80052f0 <FLASH_WaitForLastOperation+0x88>)
 80052ba:	68db      	ldr	r3, [r3, #12]
 80052bc:	f003 0310 	and.w	r3, r3, #16
 80052c0:	2b00      	cmp	r3, #0
 80052c2:	d10b      	bne.n	80052dc <FLASH_WaitForLastOperation+0x74>
     __HAL_FLASH_GET_FLAG(FLASH_FLAG_OPTVERR) || 
 80052c4:	4b0a      	ldr	r3, [pc, #40]	; (80052f0 <FLASH_WaitForLastOperation+0x88>)
 80052c6:	69db      	ldr	r3, [r3, #28]
 80052c8:	f003 0301 	and.w	r3, r3, #1
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR)  || 
 80052cc:	2b00      	cmp	r3, #0
 80052ce:	d105      	bne.n	80052dc <FLASH_WaitForLastOperation+0x74>
     __HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR))
 80052d0:	4b07      	ldr	r3, [pc, #28]	; (80052f0 <FLASH_WaitForLastOperation+0x88>)
 80052d2:	68db      	ldr	r3, [r3, #12]
 80052d4:	f003 0304 	and.w	r3, r3, #4
     __HAL_FLASH_GET_FLAG(FLASH_FLAG_OPTVERR) || 
 80052d8:	2b00      	cmp	r3, #0
 80052da:	d003      	beq.n	80052e4 <FLASH_WaitForLastOperation+0x7c>
  {
    /*Save the error code*/
    FLASH_SetErrorCode();
 80052dc:	f000 f80a 	bl	80052f4 <FLASH_SetErrorCode>
    return HAL_ERROR;
 80052e0:	2301      	movs	r3, #1
 80052e2:	e000      	b.n	80052e6 <FLASH_WaitForLastOperation+0x7e>
  }

  /* There is no error flag set */
  return HAL_OK;
 80052e4:	2300      	movs	r3, #0
}
 80052e6:	4618      	mov	r0, r3
 80052e8:	3710      	adds	r7, #16
 80052ea:	46bd      	mov	sp, r7
 80052ec:	bd80      	pop	{r7, pc}
 80052ee:	bf00      	nop
 80052f0:	40022000 	.word	0x40022000

080052f4 <FLASH_SetErrorCode>:
/**
  * @brief  Set the specific FLASH error flag.
  * @retval None
  */
static void FLASH_SetErrorCode(void)
{
 80052f4:	b480      	push	{r7}
 80052f6:	b083      	sub	sp, #12
 80052f8:	af00      	add	r7, sp, #0
  uint32_t flags = 0U;
 80052fa:	2300      	movs	r3, #0
 80052fc:	607b      	str	r3, [r7, #4]
  
#if defined(FLASH_BANK2_END)
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR) || __HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR_BANK2))
#else
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR))
 80052fe:	4b23      	ldr	r3, [pc, #140]	; (800538c <FLASH_SetErrorCode+0x98>)
 8005300:	68db      	ldr	r3, [r3, #12]
 8005302:	f003 0310 	and.w	r3, r3, #16
 8005306:	2b00      	cmp	r3, #0
 8005308:	d009      	beq.n	800531e <FLASH_SetErrorCode+0x2a>
#endif /* FLASH_BANK2_END */
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_WRP;
 800530a:	4b21      	ldr	r3, [pc, #132]	; (8005390 <FLASH_SetErrorCode+0x9c>)
 800530c:	69db      	ldr	r3, [r3, #28]
 800530e:	f043 0302 	orr.w	r3, r3, #2
 8005312:	4a1f      	ldr	r2, [pc, #124]	; (8005390 <FLASH_SetErrorCode+0x9c>)
 8005314:	61d3      	str	r3, [r2, #28]
#if defined(FLASH_BANK2_END)
    flags |= FLASH_FLAG_WRPERR | FLASH_FLAG_WRPERR_BANK2;
#else
    flags |= FLASH_FLAG_WRPERR;
 8005316:	687b      	ldr	r3, [r7, #4]
 8005318:	f043 0310 	orr.w	r3, r3, #16
 800531c:	607b      	str	r3, [r7, #4]
#endif /* FLASH_BANK2_END */
  }
#if defined(FLASH_BANK2_END)
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR) || __HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR_BANK2))
#else
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR))
 800531e:	4b1b      	ldr	r3, [pc, #108]	; (800538c <FLASH_SetErrorCode+0x98>)
 8005320:	68db      	ldr	r3, [r3, #12]
 8005322:	f003 0304 	and.w	r3, r3, #4
 8005326:	2b00      	cmp	r3, #0
 8005328:	d009      	beq.n	800533e <FLASH_SetErrorCode+0x4a>
#endif /* FLASH_BANK2_END */
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PROG;
 800532a:	4b19      	ldr	r3, [pc, #100]	; (8005390 <FLASH_SetErrorCode+0x9c>)
 800532c:	69db      	ldr	r3, [r3, #28]
 800532e:	f043 0301 	orr.w	r3, r3, #1
 8005332:	4a17      	ldr	r2, [pc, #92]	; (8005390 <FLASH_SetErrorCode+0x9c>)
 8005334:	61d3      	str	r3, [r2, #28]
#if defined(FLASH_BANK2_END)
    flags |= FLASH_FLAG_PGERR | FLASH_FLAG_PGERR_BANK2;
#else
    flags |= FLASH_FLAG_PGERR;
 8005336:	687b      	ldr	r3, [r7, #4]
 8005338:	f043 0304 	orr.w	r3, r3, #4
 800533c:	607b      	str	r3, [r7, #4]
#endif /* FLASH_BANK2_END */
  }
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_OPTVERR))
 800533e:	4b13      	ldr	r3, [pc, #76]	; (800538c <FLASH_SetErrorCode+0x98>)
 8005340:	69db      	ldr	r3, [r3, #28]
 8005342:	f003 0301 	and.w	r3, r3, #1
 8005346:	2b00      	cmp	r3, #0
 8005348:	d00b      	beq.n	8005362 <FLASH_SetErrorCode+0x6e>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_OPTV;
 800534a:	4b11      	ldr	r3, [pc, #68]	; (8005390 <FLASH_SetErrorCode+0x9c>)
 800534c:	69db      	ldr	r3, [r3, #28]
 800534e:	f043 0304 	orr.w	r3, r3, #4
 8005352:	4a0f      	ldr	r2, [pc, #60]	; (8005390 <FLASH_SetErrorCode+0x9c>)
 8005354:	61d3      	str	r3, [r2, #28]
  __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_OPTVERR);
 8005356:	4b0d      	ldr	r3, [pc, #52]	; (800538c <FLASH_SetErrorCode+0x98>)
 8005358:	69db      	ldr	r3, [r3, #28]
 800535a:	4a0c      	ldr	r2, [pc, #48]	; (800538c <FLASH_SetErrorCode+0x98>)
 800535c:	f023 0301 	bic.w	r3, r3, #1
 8005360:	61d3      	str	r3, [r2, #28]
  }

  /* Clear FLASH error pending bits */
  __HAL_FLASH_CLEAR_FLAG(flags);
 8005362:	687b      	ldr	r3, [r7, #4]
 8005364:	f240 1201 	movw	r2, #257	; 0x101
 8005368:	4293      	cmp	r3, r2
 800536a:	d106      	bne.n	800537a <FLASH_SetErrorCode+0x86>
 800536c:	4b07      	ldr	r3, [pc, #28]	; (800538c <FLASH_SetErrorCode+0x98>)
 800536e:	69db      	ldr	r3, [r3, #28]
 8005370:	4a06      	ldr	r2, [pc, #24]	; (800538c <FLASH_SetErrorCode+0x98>)
 8005372:	f023 0301 	bic.w	r3, r3, #1
 8005376:	61d3      	str	r3, [r2, #28]
}  
 8005378:	e002      	b.n	8005380 <FLASH_SetErrorCode+0x8c>
  __HAL_FLASH_CLEAR_FLAG(flags);
 800537a:	4a04      	ldr	r2, [pc, #16]	; (800538c <FLASH_SetErrorCode+0x98>)
 800537c:	687b      	ldr	r3, [r7, #4]
 800537e:	60d3      	str	r3, [r2, #12]
}  
 8005380:	bf00      	nop
 8005382:	370c      	adds	r7, #12
 8005384:	46bd      	mov	sp, r7
 8005386:	bc80      	pop	{r7}
 8005388:	4770      	bx	lr
 800538a:	bf00      	nop
 800538c:	40022000 	.word	0x40022000
 8005390:	20000bd8 	.word	0x20000bd8

08005394 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8005394:	b480      	push	{r7}
 8005396:	b08b      	sub	sp, #44	; 0x2c
 8005398:	af00      	add	r7, sp, #0
 800539a:	6078      	str	r0, [r7, #4]
 800539c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800539e:	2300      	movs	r3, #0
 80053a0:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 80053a2:	2300      	movs	r3, #0
 80053a4:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80053a6:	e169      	b.n	800567c <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 80053a8:	2201      	movs	r2, #1
 80053aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80053ac:	fa02 f303 	lsl.w	r3, r2, r3
 80053b0:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80053b2:	683b      	ldr	r3, [r7, #0]
 80053b4:	681b      	ldr	r3, [r3, #0]
 80053b6:	69fa      	ldr	r2, [r7, #28]
 80053b8:	4013      	ands	r3, r2
 80053ba:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 80053bc:	69ba      	ldr	r2, [r7, #24]
 80053be:	69fb      	ldr	r3, [r7, #28]
 80053c0:	429a      	cmp	r2, r3
 80053c2:	f040 8158 	bne.w	8005676 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80053c6:	683b      	ldr	r3, [r7, #0]
 80053c8:	685b      	ldr	r3, [r3, #4]
 80053ca:	4a9a      	ldr	r2, [pc, #616]	; (8005634 <HAL_GPIO_Init+0x2a0>)
 80053cc:	4293      	cmp	r3, r2
 80053ce:	d05e      	beq.n	800548e <HAL_GPIO_Init+0xfa>
 80053d0:	4a98      	ldr	r2, [pc, #608]	; (8005634 <HAL_GPIO_Init+0x2a0>)
 80053d2:	4293      	cmp	r3, r2
 80053d4:	d875      	bhi.n	80054c2 <HAL_GPIO_Init+0x12e>
 80053d6:	4a98      	ldr	r2, [pc, #608]	; (8005638 <HAL_GPIO_Init+0x2a4>)
 80053d8:	4293      	cmp	r3, r2
 80053da:	d058      	beq.n	800548e <HAL_GPIO_Init+0xfa>
 80053dc:	4a96      	ldr	r2, [pc, #600]	; (8005638 <HAL_GPIO_Init+0x2a4>)
 80053de:	4293      	cmp	r3, r2
 80053e0:	d86f      	bhi.n	80054c2 <HAL_GPIO_Init+0x12e>
 80053e2:	4a96      	ldr	r2, [pc, #600]	; (800563c <HAL_GPIO_Init+0x2a8>)
 80053e4:	4293      	cmp	r3, r2
 80053e6:	d052      	beq.n	800548e <HAL_GPIO_Init+0xfa>
 80053e8:	4a94      	ldr	r2, [pc, #592]	; (800563c <HAL_GPIO_Init+0x2a8>)
 80053ea:	4293      	cmp	r3, r2
 80053ec:	d869      	bhi.n	80054c2 <HAL_GPIO_Init+0x12e>
 80053ee:	4a94      	ldr	r2, [pc, #592]	; (8005640 <HAL_GPIO_Init+0x2ac>)
 80053f0:	4293      	cmp	r3, r2
 80053f2:	d04c      	beq.n	800548e <HAL_GPIO_Init+0xfa>
 80053f4:	4a92      	ldr	r2, [pc, #584]	; (8005640 <HAL_GPIO_Init+0x2ac>)
 80053f6:	4293      	cmp	r3, r2
 80053f8:	d863      	bhi.n	80054c2 <HAL_GPIO_Init+0x12e>
 80053fa:	4a92      	ldr	r2, [pc, #584]	; (8005644 <HAL_GPIO_Init+0x2b0>)
 80053fc:	4293      	cmp	r3, r2
 80053fe:	d046      	beq.n	800548e <HAL_GPIO_Init+0xfa>
 8005400:	4a90      	ldr	r2, [pc, #576]	; (8005644 <HAL_GPIO_Init+0x2b0>)
 8005402:	4293      	cmp	r3, r2
 8005404:	d85d      	bhi.n	80054c2 <HAL_GPIO_Init+0x12e>
 8005406:	2b12      	cmp	r3, #18
 8005408:	d82a      	bhi.n	8005460 <HAL_GPIO_Init+0xcc>
 800540a:	2b12      	cmp	r3, #18
 800540c:	d859      	bhi.n	80054c2 <HAL_GPIO_Init+0x12e>
 800540e:	a201      	add	r2, pc, #4	; (adr r2, 8005414 <HAL_GPIO_Init+0x80>)
 8005410:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005414:	0800548f 	.word	0x0800548f
 8005418:	08005469 	.word	0x08005469
 800541c:	0800547b 	.word	0x0800547b
 8005420:	080054bd 	.word	0x080054bd
 8005424:	080054c3 	.word	0x080054c3
 8005428:	080054c3 	.word	0x080054c3
 800542c:	080054c3 	.word	0x080054c3
 8005430:	080054c3 	.word	0x080054c3
 8005434:	080054c3 	.word	0x080054c3
 8005438:	080054c3 	.word	0x080054c3
 800543c:	080054c3 	.word	0x080054c3
 8005440:	080054c3 	.word	0x080054c3
 8005444:	080054c3 	.word	0x080054c3
 8005448:	080054c3 	.word	0x080054c3
 800544c:	080054c3 	.word	0x080054c3
 8005450:	080054c3 	.word	0x080054c3
 8005454:	080054c3 	.word	0x080054c3
 8005458:	08005471 	.word	0x08005471
 800545c:	08005485 	.word	0x08005485
 8005460:	4a79      	ldr	r2, [pc, #484]	; (8005648 <HAL_GPIO_Init+0x2b4>)
 8005462:	4293      	cmp	r3, r2
 8005464:	d013      	beq.n	800548e <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8005466:	e02c      	b.n	80054c2 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8005468:	683b      	ldr	r3, [r7, #0]
 800546a:	68db      	ldr	r3, [r3, #12]
 800546c:	623b      	str	r3, [r7, #32]
          break;
 800546e:	e029      	b.n	80054c4 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8005470:	683b      	ldr	r3, [r7, #0]
 8005472:	68db      	ldr	r3, [r3, #12]
 8005474:	3304      	adds	r3, #4
 8005476:	623b      	str	r3, [r7, #32]
          break;
 8005478:	e024      	b.n	80054c4 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 800547a:	683b      	ldr	r3, [r7, #0]
 800547c:	68db      	ldr	r3, [r3, #12]
 800547e:	3308      	adds	r3, #8
 8005480:	623b      	str	r3, [r7, #32]
          break;
 8005482:	e01f      	b.n	80054c4 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8005484:	683b      	ldr	r3, [r7, #0]
 8005486:	68db      	ldr	r3, [r3, #12]
 8005488:	330c      	adds	r3, #12
 800548a:	623b      	str	r3, [r7, #32]
          break;
 800548c:	e01a      	b.n	80054c4 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 800548e:	683b      	ldr	r3, [r7, #0]
 8005490:	689b      	ldr	r3, [r3, #8]
 8005492:	2b00      	cmp	r3, #0
 8005494:	d102      	bne.n	800549c <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8005496:	2304      	movs	r3, #4
 8005498:	623b      	str	r3, [r7, #32]
          break;
 800549a:	e013      	b.n	80054c4 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 800549c:	683b      	ldr	r3, [r7, #0]
 800549e:	689b      	ldr	r3, [r3, #8]
 80054a0:	2b01      	cmp	r3, #1
 80054a2:	d105      	bne.n	80054b0 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80054a4:	2308      	movs	r3, #8
 80054a6:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 80054a8:	687b      	ldr	r3, [r7, #4]
 80054aa:	69fa      	ldr	r2, [r7, #28]
 80054ac:	611a      	str	r2, [r3, #16]
          break;
 80054ae:	e009      	b.n	80054c4 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80054b0:	2308      	movs	r3, #8
 80054b2:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 80054b4:	687b      	ldr	r3, [r7, #4]
 80054b6:	69fa      	ldr	r2, [r7, #28]
 80054b8:	615a      	str	r2, [r3, #20]
          break;
 80054ba:	e003      	b.n	80054c4 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 80054bc:	2300      	movs	r3, #0
 80054be:	623b      	str	r3, [r7, #32]
          break;
 80054c0:	e000      	b.n	80054c4 <HAL_GPIO_Init+0x130>
          break;
 80054c2:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80054c4:	69bb      	ldr	r3, [r7, #24]
 80054c6:	2bff      	cmp	r3, #255	; 0xff
 80054c8:	d801      	bhi.n	80054ce <HAL_GPIO_Init+0x13a>
 80054ca:	687b      	ldr	r3, [r7, #4]
 80054cc:	e001      	b.n	80054d2 <HAL_GPIO_Init+0x13e>
 80054ce:	687b      	ldr	r3, [r7, #4]
 80054d0:	3304      	adds	r3, #4
 80054d2:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 80054d4:	69bb      	ldr	r3, [r7, #24]
 80054d6:	2bff      	cmp	r3, #255	; 0xff
 80054d8:	d802      	bhi.n	80054e0 <HAL_GPIO_Init+0x14c>
 80054da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80054dc:	009b      	lsls	r3, r3, #2
 80054de:	e002      	b.n	80054e6 <HAL_GPIO_Init+0x152>
 80054e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80054e2:	3b08      	subs	r3, #8
 80054e4:	009b      	lsls	r3, r3, #2
 80054e6:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80054e8:	697b      	ldr	r3, [r7, #20]
 80054ea:	681a      	ldr	r2, [r3, #0]
 80054ec:	210f      	movs	r1, #15
 80054ee:	693b      	ldr	r3, [r7, #16]
 80054f0:	fa01 f303 	lsl.w	r3, r1, r3
 80054f4:	43db      	mvns	r3, r3
 80054f6:	401a      	ands	r2, r3
 80054f8:	6a39      	ldr	r1, [r7, #32]
 80054fa:	693b      	ldr	r3, [r7, #16]
 80054fc:	fa01 f303 	lsl.w	r3, r1, r3
 8005500:	431a      	orrs	r2, r3
 8005502:	697b      	ldr	r3, [r7, #20]
 8005504:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8005506:	683b      	ldr	r3, [r7, #0]
 8005508:	685b      	ldr	r3, [r3, #4]
 800550a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800550e:	2b00      	cmp	r3, #0
 8005510:	f000 80b1 	beq.w	8005676 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8005514:	4b4d      	ldr	r3, [pc, #308]	; (800564c <HAL_GPIO_Init+0x2b8>)
 8005516:	699b      	ldr	r3, [r3, #24]
 8005518:	4a4c      	ldr	r2, [pc, #304]	; (800564c <HAL_GPIO_Init+0x2b8>)
 800551a:	f043 0301 	orr.w	r3, r3, #1
 800551e:	6193      	str	r3, [r2, #24]
 8005520:	4b4a      	ldr	r3, [pc, #296]	; (800564c <HAL_GPIO_Init+0x2b8>)
 8005522:	699b      	ldr	r3, [r3, #24]
 8005524:	f003 0301 	and.w	r3, r3, #1
 8005528:	60bb      	str	r3, [r7, #8]
 800552a:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 800552c:	4a48      	ldr	r2, [pc, #288]	; (8005650 <HAL_GPIO_Init+0x2bc>)
 800552e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005530:	089b      	lsrs	r3, r3, #2
 8005532:	3302      	adds	r3, #2
 8005534:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005538:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 800553a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800553c:	f003 0303 	and.w	r3, r3, #3
 8005540:	009b      	lsls	r3, r3, #2
 8005542:	220f      	movs	r2, #15
 8005544:	fa02 f303 	lsl.w	r3, r2, r3
 8005548:	43db      	mvns	r3, r3
 800554a:	68fa      	ldr	r2, [r7, #12]
 800554c:	4013      	ands	r3, r2
 800554e:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8005550:	687b      	ldr	r3, [r7, #4]
 8005552:	4a40      	ldr	r2, [pc, #256]	; (8005654 <HAL_GPIO_Init+0x2c0>)
 8005554:	4293      	cmp	r3, r2
 8005556:	d013      	beq.n	8005580 <HAL_GPIO_Init+0x1ec>
 8005558:	687b      	ldr	r3, [r7, #4]
 800555a:	4a3f      	ldr	r2, [pc, #252]	; (8005658 <HAL_GPIO_Init+0x2c4>)
 800555c:	4293      	cmp	r3, r2
 800555e:	d00d      	beq.n	800557c <HAL_GPIO_Init+0x1e8>
 8005560:	687b      	ldr	r3, [r7, #4]
 8005562:	4a3e      	ldr	r2, [pc, #248]	; (800565c <HAL_GPIO_Init+0x2c8>)
 8005564:	4293      	cmp	r3, r2
 8005566:	d007      	beq.n	8005578 <HAL_GPIO_Init+0x1e4>
 8005568:	687b      	ldr	r3, [r7, #4]
 800556a:	4a3d      	ldr	r2, [pc, #244]	; (8005660 <HAL_GPIO_Init+0x2cc>)
 800556c:	4293      	cmp	r3, r2
 800556e:	d101      	bne.n	8005574 <HAL_GPIO_Init+0x1e0>
 8005570:	2303      	movs	r3, #3
 8005572:	e006      	b.n	8005582 <HAL_GPIO_Init+0x1ee>
 8005574:	2304      	movs	r3, #4
 8005576:	e004      	b.n	8005582 <HAL_GPIO_Init+0x1ee>
 8005578:	2302      	movs	r3, #2
 800557a:	e002      	b.n	8005582 <HAL_GPIO_Init+0x1ee>
 800557c:	2301      	movs	r3, #1
 800557e:	e000      	b.n	8005582 <HAL_GPIO_Init+0x1ee>
 8005580:	2300      	movs	r3, #0
 8005582:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005584:	f002 0203 	and.w	r2, r2, #3
 8005588:	0092      	lsls	r2, r2, #2
 800558a:	4093      	lsls	r3, r2
 800558c:	68fa      	ldr	r2, [r7, #12]
 800558e:	4313      	orrs	r3, r2
 8005590:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8005592:	492f      	ldr	r1, [pc, #188]	; (8005650 <HAL_GPIO_Init+0x2bc>)
 8005594:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005596:	089b      	lsrs	r3, r3, #2
 8005598:	3302      	adds	r3, #2
 800559a:	68fa      	ldr	r2, [r7, #12]
 800559c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80055a0:	683b      	ldr	r3, [r7, #0]
 80055a2:	685b      	ldr	r3, [r3, #4]
 80055a4:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80055a8:	2b00      	cmp	r3, #0
 80055aa:	d006      	beq.n	80055ba <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 80055ac:	4b2d      	ldr	r3, [pc, #180]	; (8005664 <HAL_GPIO_Init+0x2d0>)
 80055ae:	689a      	ldr	r2, [r3, #8]
 80055b0:	492c      	ldr	r1, [pc, #176]	; (8005664 <HAL_GPIO_Init+0x2d0>)
 80055b2:	69bb      	ldr	r3, [r7, #24]
 80055b4:	4313      	orrs	r3, r2
 80055b6:	608b      	str	r3, [r1, #8]
 80055b8:	e006      	b.n	80055c8 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 80055ba:	4b2a      	ldr	r3, [pc, #168]	; (8005664 <HAL_GPIO_Init+0x2d0>)
 80055bc:	689a      	ldr	r2, [r3, #8]
 80055be:	69bb      	ldr	r3, [r7, #24]
 80055c0:	43db      	mvns	r3, r3
 80055c2:	4928      	ldr	r1, [pc, #160]	; (8005664 <HAL_GPIO_Init+0x2d0>)
 80055c4:	4013      	ands	r3, r2
 80055c6:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80055c8:	683b      	ldr	r3, [r7, #0]
 80055ca:	685b      	ldr	r3, [r3, #4]
 80055cc:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80055d0:	2b00      	cmp	r3, #0
 80055d2:	d006      	beq.n	80055e2 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 80055d4:	4b23      	ldr	r3, [pc, #140]	; (8005664 <HAL_GPIO_Init+0x2d0>)
 80055d6:	68da      	ldr	r2, [r3, #12]
 80055d8:	4922      	ldr	r1, [pc, #136]	; (8005664 <HAL_GPIO_Init+0x2d0>)
 80055da:	69bb      	ldr	r3, [r7, #24]
 80055dc:	4313      	orrs	r3, r2
 80055de:	60cb      	str	r3, [r1, #12]
 80055e0:	e006      	b.n	80055f0 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 80055e2:	4b20      	ldr	r3, [pc, #128]	; (8005664 <HAL_GPIO_Init+0x2d0>)
 80055e4:	68da      	ldr	r2, [r3, #12]
 80055e6:	69bb      	ldr	r3, [r7, #24]
 80055e8:	43db      	mvns	r3, r3
 80055ea:	491e      	ldr	r1, [pc, #120]	; (8005664 <HAL_GPIO_Init+0x2d0>)
 80055ec:	4013      	ands	r3, r2
 80055ee:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80055f0:	683b      	ldr	r3, [r7, #0]
 80055f2:	685b      	ldr	r3, [r3, #4]
 80055f4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80055f8:	2b00      	cmp	r3, #0
 80055fa:	d006      	beq.n	800560a <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 80055fc:	4b19      	ldr	r3, [pc, #100]	; (8005664 <HAL_GPIO_Init+0x2d0>)
 80055fe:	685a      	ldr	r2, [r3, #4]
 8005600:	4918      	ldr	r1, [pc, #96]	; (8005664 <HAL_GPIO_Init+0x2d0>)
 8005602:	69bb      	ldr	r3, [r7, #24]
 8005604:	4313      	orrs	r3, r2
 8005606:	604b      	str	r3, [r1, #4]
 8005608:	e006      	b.n	8005618 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 800560a:	4b16      	ldr	r3, [pc, #88]	; (8005664 <HAL_GPIO_Init+0x2d0>)
 800560c:	685a      	ldr	r2, [r3, #4]
 800560e:	69bb      	ldr	r3, [r7, #24]
 8005610:	43db      	mvns	r3, r3
 8005612:	4914      	ldr	r1, [pc, #80]	; (8005664 <HAL_GPIO_Init+0x2d0>)
 8005614:	4013      	ands	r3, r2
 8005616:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8005618:	683b      	ldr	r3, [r7, #0]
 800561a:	685b      	ldr	r3, [r3, #4]
 800561c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005620:	2b00      	cmp	r3, #0
 8005622:	d021      	beq.n	8005668 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8005624:	4b0f      	ldr	r3, [pc, #60]	; (8005664 <HAL_GPIO_Init+0x2d0>)
 8005626:	681a      	ldr	r2, [r3, #0]
 8005628:	490e      	ldr	r1, [pc, #56]	; (8005664 <HAL_GPIO_Init+0x2d0>)
 800562a:	69bb      	ldr	r3, [r7, #24]
 800562c:	4313      	orrs	r3, r2
 800562e:	600b      	str	r3, [r1, #0]
 8005630:	e021      	b.n	8005676 <HAL_GPIO_Init+0x2e2>
 8005632:	bf00      	nop
 8005634:	10320000 	.word	0x10320000
 8005638:	10310000 	.word	0x10310000
 800563c:	10220000 	.word	0x10220000
 8005640:	10210000 	.word	0x10210000
 8005644:	10120000 	.word	0x10120000
 8005648:	10110000 	.word	0x10110000
 800564c:	40021000 	.word	0x40021000
 8005650:	40010000 	.word	0x40010000
 8005654:	40010800 	.word	0x40010800
 8005658:	40010c00 	.word	0x40010c00
 800565c:	40011000 	.word	0x40011000
 8005660:	40011400 	.word	0x40011400
 8005664:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8005668:	4b0b      	ldr	r3, [pc, #44]	; (8005698 <HAL_GPIO_Init+0x304>)
 800566a:	681a      	ldr	r2, [r3, #0]
 800566c:	69bb      	ldr	r3, [r7, #24]
 800566e:	43db      	mvns	r3, r3
 8005670:	4909      	ldr	r1, [pc, #36]	; (8005698 <HAL_GPIO_Init+0x304>)
 8005672:	4013      	ands	r3, r2
 8005674:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8005676:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005678:	3301      	adds	r3, #1
 800567a:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800567c:	683b      	ldr	r3, [r7, #0]
 800567e:	681a      	ldr	r2, [r3, #0]
 8005680:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005682:	fa22 f303 	lsr.w	r3, r2, r3
 8005686:	2b00      	cmp	r3, #0
 8005688:	f47f ae8e 	bne.w	80053a8 <HAL_GPIO_Init+0x14>
  }
}
 800568c:	bf00      	nop
 800568e:	bf00      	nop
 8005690:	372c      	adds	r7, #44	; 0x2c
 8005692:	46bd      	mov	sp, r7
 8005694:	bc80      	pop	{r7}
 8005696:	4770      	bx	lr
 8005698:	40010400 	.word	0x40010400

0800569c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 800569c:	b480      	push	{r7}
 800569e:	b085      	sub	sp, #20
 80056a0:	af00      	add	r7, sp, #0
 80056a2:	6078      	str	r0, [r7, #4]
 80056a4:	460b      	mov	r3, r1
 80056a6:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80056a8:	687b      	ldr	r3, [r7, #4]
 80056aa:	689a      	ldr	r2, [r3, #8]
 80056ac:	887b      	ldrh	r3, [r7, #2]
 80056ae:	4013      	ands	r3, r2
 80056b0:	2b00      	cmp	r3, #0
 80056b2:	d002      	beq.n	80056ba <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80056b4:	2301      	movs	r3, #1
 80056b6:	73fb      	strb	r3, [r7, #15]
 80056b8:	e001      	b.n	80056be <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80056ba:	2300      	movs	r3, #0
 80056bc:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80056be:	7bfb      	ldrb	r3, [r7, #15]
}
 80056c0:	4618      	mov	r0, r3
 80056c2:	3714      	adds	r7, #20
 80056c4:	46bd      	mov	sp, r7
 80056c6:	bc80      	pop	{r7}
 80056c8:	4770      	bx	lr

080056ca <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80056ca:	b480      	push	{r7}
 80056cc:	b083      	sub	sp, #12
 80056ce:	af00      	add	r7, sp, #0
 80056d0:	6078      	str	r0, [r7, #4]
 80056d2:	460b      	mov	r3, r1
 80056d4:	807b      	strh	r3, [r7, #2]
 80056d6:	4613      	mov	r3, r2
 80056d8:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80056da:	787b      	ldrb	r3, [r7, #1]
 80056dc:	2b00      	cmp	r3, #0
 80056de:	d003      	beq.n	80056e8 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80056e0:	887a      	ldrh	r2, [r7, #2]
 80056e2:	687b      	ldr	r3, [r7, #4]
 80056e4:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 80056e6:	e003      	b.n	80056f0 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 80056e8:	887b      	ldrh	r3, [r7, #2]
 80056ea:	041a      	lsls	r2, r3, #16
 80056ec:	687b      	ldr	r3, [r7, #4]
 80056ee:	611a      	str	r2, [r3, #16]
}
 80056f0:	bf00      	nop
 80056f2:	370c      	adds	r7, #12
 80056f4:	46bd      	mov	sp, r7
 80056f6:	bc80      	pop	{r7}
 80056f8:	4770      	bx	lr
	...

080056fc <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80056fc:	b580      	push	{r7, lr}
 80056fe:	b082      	sub	sp, #8
 8005700:	af00      	add	r7, sp, #0
 8005702:	4603      	mov	r3, r0
 8005704:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8005706:	4b08      	ldr	r3, [pc, #32]	; (8005728 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8005708:	695a      	ldr	r2, [r3, #20]
 800570a:	88fb      	ldrh	r3, [r7, #6]
 800570c:	4013      	ands	r3, r2
 800570e:	2b00      	cmp	r3, #0
 8005710:	d006      	beq.n	8005720 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8005712:	4a05      	ldr	r2, [pc, #20]	; (8005728 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8005714:	88fb      	ldrh	r3, [r7, #6]
 8005716:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8005718:	88fb      	ldrh	r3, [r7, #6]
 800571a:	4618      	mov	r0, r3
 800571c:	f7fd fa40 	bl	8002ba0 <HAL_GPIO_EXTI_Callback>
  }
}
 8005720:	bf00      	nop
 8005722:	3708      	adds	r7, #8
 8005724:	46bd      	mov	sp, r7
 8005726:	bd80      	pop	{r7, pc}
 8005728:	40010400 	.word	0x40010400

0800572c <HAL_IWDG_Init>:
  * @param  hiwdg  pointer to a IWDG_HandleTypeDef structure that contains
  *                the configuration information for the specified IWDG module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IWDG_Init(IWDG_HandleTypeDef *hiwdg)
{
 800572c:	b580      	push	{r7, lr}
 800572e:	b084      	sub	sp, #16
 8005730:	af00      	add	r7, sp, #0
 8005732:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check the IWDG handle allocation */
  if (hiwdg == NULL)
 8005734:	687b      	ldr	r3, [r7, #4]
 8005736:	2b00      	cmp	r3, #0
 8005738:	d101      	bne.n	800573e <HAL_IWDG_Init+0x12>
  {
    return HAL_ERROR;
 800573a:	2301      	movs	r3, #1
 800573c:	e034      	b.n	80057a8 <HAL_IWDG_Init+0x7c>
  assert_param(IS_IWDG_ALL_INSTANCE(hiwdg->Instance));
  assert_param(IS_IWDG_PRESCALER(hiwdg->Init.Prescaler));
  assert_param(IS_IWDG_RELOAD(hiwdg->Init.Reload));

  /* Enable IWDG. LSI is turned on automatically */
  __HAL_IWDG_START(hiwdg);
 800573e:	687b      	ldr	r3, [r7, #4]
 8005740:	681b      	ldr	r3, [r3, #0]
 8005742:	f64c 42cc 	movw	r2, #52428	; 0xcccc
 8005746:	601a      	str	r2, [r3, #0]

  /* Enable write access to IWDG_PR and IWDG_RLR registers by writing
  0x5555 in KR */
  IWDG_ENABLE_WRITE_ACCESS(hiwdg);
 8005748:	687b      	ldr	r3, [r7, #4]
 800574a:	681b      	ldr	r3, [r3, #0]
 800574c:	f245 5255 	movw	r2, #21845	; 0x5555
 8005750:	601a      	str	r2, [r3, #0]

  /* Write to IWDG registers the Prescaler & Reload values to work with */
  hiwdg->Instance->PR = hiwdg->Init.Prescaler;
 8005752:	687b      	ldr	r3, [r7, #4]
 8005754:	681b      	ldr	r3, [r3, #0]
 8005756:	687a      	ldr	r2, [r7, #4]
 8005758:	6852      	ldr	r2, [r2, #4]
 800575a:	605a      	str	r2, [r3, #4]
  hiwdg->Instance->RLR = hiwdg->Init.Reload;
 800575c:	687b      	ldr	r3, [r7, #4]
 800575e:	681b      	ldr	r3, [r3, #0]
 8005760:	687a      	ldr	r2, [r7, #4]
 8005762:	6892      	ldr	r2, [r2, #8]
 8005764:	609a      	str	r2, [r3, #8]

  /* Check pending flag, if previous update not done, return timeout */
  tickstart = HAL_GetTick();
 8005766:	f7fe fc47 	bl	8003ff8 <HAL_GetTick>
 800576a:	60f8      	str	r0, [r7, #12]

  /* Wait for register to be updated */
  while ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 800576c:	e00f      	b.n	800578e <HAL_IWDG_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > HAL_IWDG_DEFAULT_TIMEOUT)
 800576e:	f7fe fc43 	bl	8003ff8 <HAL_GetTick>
 8005772:	4602      	mov	r2, r0
 8005774:	68fb      	ldr	r3, [r7, #12]
 8005776:	1ad3      	subs	r3, r2, r3
 8005778:	2b27      	cmp	r3, #39	; 0x27
 800577a:	d908      	bls.n	800578e <HAL_IWDG_Init+0x62>
    {
      if ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 800577c:	687b      	ldr	r3, [r7, #4]
 800577e:	681b      	ldr	r3, [r3, #0]
 8005780:	68db      	ldr	r3, [r3, #12]
 8005782:	f003 0303 	and.w	r3, r3, #3
 8005786:	2b00      	cmp	r3, #0
 8005788:	d001      	beq.n	800578e <HAL_IWDG_Init+0x62>
      {
        return HAL_TIMEOUT;
 800578a:	2303      	movs	r3, #3
 800578c:	e00c      	b.n	80057a8 <HAL_IWDG_Init+0x7c>
  while ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 800578e:	687b      	ldr	r3, [r7, #4]
 8005790:	681b      	ldr	r3, [r3, #0]
 8005792:	68db      	ldr	r3, [r3, #12]
 8005794:	f003 0303 	and.w	r3, r3, #3
 8005798:	2b00      	cmp	r3, #0
 800579a:	d1e8      	bne.n	800576e <HAL_IWDG_Init+0x42>
      }
    }
  }

  /* Reload IWDG counter with value defined in the reload register */
  __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 800579c:	687b      	ldr	r3, [r7, #4]
 800579e:	681b      	ldr	r3, [r3, #0]
 80057a0:	f64a 22aa 	movw	r2, #43690	; 0xaaaa
 80057a4:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 80057a6:	2300      	movs	r3, #0
}
 80057a8:	4618      	mov	r0, r3
 80057aa:	3710      	adds	r7, #16
 80057ac:	46bd      	mov	sp, r7
 80057ae:	bd80      	pop	{r7, pc}

080057b0 <HAL_IWDG_Refresh>:
  * @param  hiwdg  pointer to a IWDG_HandleTypeDef structure that contains
  *                the configuration information for the specified IWDG module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IWDG_Refresh(IWDG_HandleTypeDef *hiwdg)
{
 80057b0:	b480      	push	{r7}
 80057b2:	b083      	sub	sp, #12
 80057b4:	af00      	add	r7, sp, #0
 80057b6:	6078      	str	r0, [r7, #4]
  /* Reload IWDG counter with value defined in the reload register */
  __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 80057b8:	687b      	ldr	r3, [r7, #4]
 80057ba:	681b      	ldr	r3, [r3, #0]
 80057bc:	f64a 22aa 	movw	r2, #43690	; 0xaaaa
 80057c0:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 80057c2:	2300      	movs	r3, #0
}
 80057c4:	4618      	mov	r0, r3
 80057c6:	370c      	adds	r7, #12
 80057c8:	46bd      	mov	sp, r7
 80057ca:	bc80      	pop	{r7}
 80057cc:	4770      	bx	lr
	...

080057d0 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80057d0:	b580      	push	{r7, lr}
 80057d2:	b086      	sub	sp, #24
 80057d4:	af00      	add	r7, sp, #0
 80057d6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80057d8:	687b      	ldr	r3, [r7, #4]
 80057da:	2b00      	cmp	r3, #0
 80057dc:	d101      	bne.n	80057e2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80057de:	2301      	movs	r3, #1
 80057e0:	e272      	b.n	8005cc8 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80057e2:	687b      	ldr	r3, [r7, #4]
 80057e4:	681b      	ldr	r3, [r3, #0]
 80057e6:	f003 0301 	and.w	r3, r3, #1
 80057ea:	2b00      	cmp	r3, #0
 80057ec:	f000 8087 	beq.w	80058fe <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80057f0:	4b92      	ldr	r3, [pc, #584]	; (8005a3c <HAL_RCC_OscConfig+0x26c>)
 80057f2:	685b      	ldr	r3, [r3, #4]
 80057f4:	f003 030c 	and.w	r3, r3, #12
 80057f8:	2b04      	cmp	r3, #4
 80057fa:	d00c      	beq.n	8005816 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80057fc:	4b8f      	ldr	r3, [pc, #572]	; (8005a3c <HAL_RCC_OscConfig+0x26c>)
 80057fe:	685b      	ldr	r3, [r3, #4]
 8005800:	f003 030c 	and.w	r3, r3, #12
 8005804:	2b08      	cmp	r3, #8
 8005806:	d112      	bne.n	800582e <HAL_RCC_OscConfig+0x5e>
 8005808:	4b8c      	ldr	r3, [pc, #560]	; (8005a3c <HAL_RCC_OscConfig+0x26c>)
 800580a:	685b      	ldr	r3, [r3, #4]
 800580c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005810:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005814:	d10b      	bne.n	800582e <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005816:	4b89      	ldr	r3, [pc, #548]	; (8005a3c <HAL_RCC_OscConfig+0x26c>)
 8005818:	681b      	ldr	r3, [r3, #0]
 800581a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800581e:	2b00      	cmp	r3, #0
 8005820:	d06c      	beq.n	80058fc <HAL_RCC_OscConfig+0x12c>
 8005822:	687b      	ldr	r3, [r7, #4]
 8005824:	685b      	ldr	r3, [r3, #4]
 8005826:	2b00      	cmp	r3, #0
 8005828:	d168      	bne.n	80058fc <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 800582a:	2301      	movs	r3, #1
 800582c:	e24c      	b.n	8005cc8 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800582e:	687b      	ldr	r3, [r7, #4]
 8005830:	685b      	ldr	r3, [r3, #4]
 8005832:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005836:	d106      	bne.n	8005846 <HAL_RCC_OscConfig+0x76>
 8005838:	4b80      	ldr	r3, [pc, #512]	; (8005a3c <HAL_RCC_OscConfig+0x26c>)
 800583a:	681b      	ldr	r3, [r3, #0]
 800583c:	4a7f      	ldr	r2, [pc, #508]	; (8005a3c <HAL_RCC_OscConfig+0x26c>)
 800583e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005842:	6013      	str	r3, [r2, #0]
 8005844:	e02e      	b.n	80058a4 <HAL_RCC_OscConfig+0xd4>
 8005846:	687b      	ldr	r3, [r7, #4]
 8005848:	685b      	ldr	r3, [r3, #4]
 800584a:	2b00      	cmp	r3, #0
 800584c:	d10c      	bne.n	8005868 <HAL_RCC_OscConfig+0x98>
 800584e:	4b7b      	ldr	r3, [pc, #492]	; (8005a3c <HAL_RCC_OscConfig+0x26c>)
 8005850:	681b      	ldr	r3, [r3, #0]
 8005852:	4a7a      	ldr	r2, [pc, #488]	; (8005a3c <HAL_RCC_OscConfig+0x26c>)
 8005854:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005858:	6013      	str	r3, [r2, #0]
 800585a:	4b78      	ldr	r3, [pc, #480]	; (8005a3c <HAL_RCC_OscConfig+0x26c>)
 800585c:	681b      	ldr	r3, [r3, #0]
 800585e:	4a77      	ldr	r2, [pc, #476]	; (8005a3c <HAL_RCC_OscConfig+0x26c>)
 8005860:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8005864:	6013      	str	r3, [r2, #0]
 8005866:	e01d      	b.n	80058a4 <HAL_RCC_OscConfig+0xd4>
 8005868:	687b      	ldr	r3, [r7, #4]
 800586a:	685b      	ldr	r3, [r3, #4]
 800586c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8005870:	d10c      	bne.n	800588c <HAL_RCC_OscConfig+0xbc>
 8005872:	4b72      	ldr	r3, [pc, #456]	; (8005a3c <HAL_RCC_OscConfig+0x26c>)
 8005874:	681b      	ldr	r3, [r3, #0]
 8005876:	4a71      	ldr	r2, [pc, #452]	; (8005a3c <HAL_RCC_OscConfig+0x26c>)
 8005878:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800587c:	6013      	str	r3, [r2, #0]
 800587e:	4b6f      	ldr	r3, [pc, #444]	; (8005a3c <HAL_RCC_OscConfig+0x26c>)
 8005880:	681b      	ldr	r3, [r3, #0]
 8005882:	4a6e      	ldr	r2, [pc, #440]	; (8005a3c <HAL_RCC_OscConfig+0x26c>)
 8005884:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005888:	6013      	str	r3, [r2, #0]
 800588a:	e00b      	b.n	80058a4 <HAL_RCC_OscConfig+0xd4>
 800588c:	4b6b      	ldr	r3, [pc, #428]	; (8005a3c <HAL_RCC_OscConfig+0x26c>)
 800588e:	681b      	ldr	r3, [r3, #0]
 8005890:	4a6a      	ldr	r2, [pc, #424]	; (8005a3c <HAL_RCC_OscConfig+0x26c>)
 8005892:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005896:	6013      	str	r3, [r2, #0]
 8005898:	4b68      	ldr	r3, [pc, #416]	; (8005a3c <HAL_RCC_OscConfig+0x26c>)
 800589a:	681b      	ldr	r3, [r3, #0]
 800589c:	4a67      	ldr	r2, [pc, #412]	; (8005a3c <HAL_RCC_OscConfig+0x26c>)
 800589e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80058a2:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80058a4:	687b      	ldr	r3, [r7, #4]
 80058a6:	685b      	ldr	r3, [r3, #4]
 80058a8:	2b00      	cmp	r3, #0
 80058aa:	d013      	beq.n	80058d4 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80058ac:	f7fe fba4 	bl	8003ff8 <HAL_GetTick>
 80058b0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80058b2:	e008      	b.n	80058c6 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80058b4:	f7fe fba0 	bl	8003ff8 <HAL_GetTick>
 80058b8:	4602      	mov	r2, r0
 80058ba:	693b      	ldr	r3, [r7, #16]
 80058bc:	1ad3      	subs	r3, r2, r3
 80058be:	2b64      	cmp	r3, #100	; 0x64
 80058c0:	d901      	bls.n	80058c6 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 80058c2:	2303      	movs	r3, #3
 80058c4:	e200      	b.n	8005cc8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80058c6:	4b5d      	ldr	r3, [pc, #372]	; (8005a3c <HAL_RCC_OscConfig+0x26c>)
 80058c8:	681b      	ldr	r3, [r3, #0]
 80058ca:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80058ce:	2b00      	cmp	r3, #0
 80058d0:	d0f0      	beq.n	80058b4 <HAL_RCC_OscConfig+0xe4>
 80058d2:	e014      	b.n	80058fe <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80058d4:	f7fe fb90 	bl	8003ff8 <HAL_GetTick>
 80058d8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80058da:	e008      	b.n	80058ee <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80058dc:	f7fe fb8c 	bl	8003ff8 <HAL_GetTick>
 80058e0:	4602      	mov	r2, r0
 80058e2:	693b      	ldr	r3, [r7, #16]
 80058e4:	1ad3      	subs	r3, r2, r3
 80058e6:	2b64      	cmp	r3, #100	; 0x64
 80058e8:	d901      	bls.n	80058ee <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 80058ea:	2303      	movs	r3, #3
 80058ec:	e1ec      	b.n	8005cc8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80058ee:	4b53      	ldr	r3, [pc, #332]	; (8005a3c <HAL_RCC_OscConfig+0x26c>)
 80058f0:	681b      	ldr	r3, [r3, #0]
 80058f2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80058f6:	2b00      	cmp	r3, #0
 80058f8:	d1f0      	bne.n	80058dc <HAL_RCC_OscConfig+0x10c>
 80058fa:	e000      	b.n	80058fe <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80058fc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80058fe:	687b      	ldr	r3, [r7, #4]
 8005900:	681b      	ldr	r3, [r3, #0]
 8005902:	f003 0302 	and.w	r3, r3, #2
 8005906:	2b00      	cmp	r3, #0
 8005908:	d063      	beq.n	80059d2 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800590a:	4b4c      	ldr	r3, [pc, #304]	; (8005a3c <HAL_RCC_OscConfig+0x26c>)
 800590c:	685b      	ldr	r3, [r3, #4]
 800590e:	f003 030c 	and.w	r3, r3, #12
 8005912:	2b00      	cmp	r3, #0
 8005914:	d00b      	beq.n	800592e <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8005916:	4b49      	ldr	r3, [pc, #292]	; (8005a3c <HAL_RCC_OscConfig+0x26c>)
 8005918:	685b      	ldr	r3, [r3, #4]
 800591a:	f003 030c 	and.w	r3, r3, #12
 800591e:	2b08      	cmp	r3, #8
 8005920:	d11c      	bne.n	800595c <HAL_RCC_OscConfig+0x18c>
 8005922:	4b46      	ldr	r3, [pc, #280]	; (8005a3c <HAL_RCC_OscConfig+0x26c>)
 8005924:	685b      	ldr	r3, [r3, #4]
 8005926:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800592a:	2b00      	cmp	r3, #0
 800592c:	d116      	bne.n	800595c <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800592e:	4b43      	ldr	r3, [pc, #268]	; (8005a3c <HAL_RCC_OscConfig+0x26c>)
 8005930:	681b      	ldr	r3, [r3, #0]
 8005932:	f003 0302 	and.w	r3, r3, #2
 8005936:	2b00      	cmp	r3, #0
 8005938:	d005      	beq.n	8005946 <HAL_RCC_OscConfig+0x176>
 800593a:	687b      	ldr	r3, [r7, #4]
 800593c:	691b      	ldr	r3, [r3, #16]
 800593e:	2b01      	cmp	r3, #1
 8005940:	d001      	beq.n	8005946 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8005942:	2301      	movs	r3, #1
 8005944:	e1c0      	b.n	8005cc8 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005946:	4b3d      	ldr	r3, [pc, #244]	; (8005a3c <HAL_RCC_OscConfig+0x26c>)
 8005948:	681b      	ldr	r3, [r3, #0]
 800594a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800594e:	687b      	ldr	r3, [r7, #4]
 8005950:	695b      	ldr	r3, [r3, #20]
 8005952:	00db      	lsls	r3, r3, #3
 8005954:	4939      	ldr	r1, [pc, #228]	; (8005a3c <HAL_RCC_OscConfig+0x26c>)
 8005956:	4313      	orrs	r3, r2
 8005958:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800595a:	e03a      	b.n	80059d2 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800595c:	687b      	ldr	r3, [r7, #4]
 800595e:	691b      	ldr	r3, [r3, #16]
 8005960:	2b00      	cmp	r3, #0
 8005962:	d020      	beq.n	80059a6 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005964:	4b36      	ldr	r3, [pc, #216]	; (8005a40 <HAL_RCC_OscConfig+0x270>)
 8005966:	2201      	movs	r2, #1
 8005968:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800596a:	f7fe fb45 	bl	8003ff8 <HAL_GetTick>
 800596e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005970:	e008      	b.n	8005984 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005972:	f7fe fb41 	bl	8003ff8 <HAL_GetTick>
 8005976:	4602      	mov	r2, r0
 8005978:	693b      	ldr	r3, [r7, #16]
 800597a:	1ad3      	subs	r3, r2, r3
 800597c:	2b02      	cmp	r3, #2
 800597e:	d901      	bls.n	8005984 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8005980:	2303      	movs	r3, #3
 8005982:	e1a1      	b.n	8005cc8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005984:	4b2d      	ldr	r3, [pc, #180]	; (8005a3c <HAL_RCC_OscConfig+0x26c>)
 8005986:	681b      	ldr	r3, [r3, #0]
 8005988:	f003 0302 	and.w	r3, r3, #2
 800598c:	2b00      	cmp	r3, #0
 800598e:	d0f0      	beq.n	8005972 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005990:	4b2a      	ldr	r3, [pc, #168]	; (8005a3c <HAL_RCC_OscConfig+0x26c>)
 8005992:	681b      	ldr	r3, [r3, #0]
 8005994:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8005998:	687b      	ldr	r3, [r7, #4]
 800599a:	695b      	ldr	r3, [r3, #20]
 800599c:	00db      	lsls	r3, r3, #3
 800599e:	4927      	ldr	r1, [pc, #156]	; (8005a3c <HAL_RCC_OscConfig+0x26c>)
 80059a0:	4313      	orrs	r3, r2
 80059a2:	600b      	str	r3, [r1, #0]
 80059a4:	e015      	b.n	80059d2 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80059a6:	4b26      	ldr	r3, [pc, #152]	; (8005a40 <HAL_RCC_OscConfig+0x270>)
 80059a8:	2200      	movs	r2, #0
 80059aa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80059ac:	f7fe fb24 	bl	8003ff8 <HAL_GetTick>
 80059b0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80059b2:	e008      	b.n	80059c6 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80059b4:	f7fe fb20 	bl	8003ff8 <HAL_GetTick>
 80059b8:	4602      	mov	r2, r0
 80059ba:	693b      	ldr	r3, [r7, #16]
 80059bc:	1ad3      	subs	r3, r2, r3
 80059be:	2b02      	cmp	r3, #2
 80059c0:	d901      	bls.n	80059c6 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 80059c2:	2303      	movs	r3, #3
 80059c4:	e180      	b.n	8005cc8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80059c6:	4b1d      	ldr	r3, [pc, #116]	; (8005a3c <HAL_RCC_OscConfig+0x26c>)
 80059c8:	681b      	ldr	r3, [r3, #0]
 80059ca:	f003 0302 	and.w	r3, r3, #2
 80059ce:	2b00      	cmp	r3, #0
 80059d0:	d1f0      	bne.n	80059b4 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80059d2:	687b      	ldr	r3, [r7, #4]
 80059d4:	681b      	ldr	r3, [r3, #0]
 80059d6:	f003 0308 	and.w	r3, r3, #8
 80059da:	2b00      	cmp	r3, #0
 80059dc:	d03a      	beq.n	8005a54 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80059de:	687b      	ldr	r3, [r7, #4]
 80059e0:	699b      	ldr	r3, [r3, #24]
 80059e2:	2b00      	cmp	r3, #0
 80059e4:	d019      	beq.n	8005a1a <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80059e6:	4b17      	ldr	r3, [pc, #92]	; (8005a44 <HAL_RCC_OscConfig+0x274>)
 80059e8:	2201      	movs	r2, #1
 80059ea:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80059ec:	f7fe fb04 	bl	8003ff8 <HAL_GetTick>
 80059f0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80059f2:	e008      	b.n	8005a06 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80059f4:	f7fe fb00 	bl	8003ff8 <HAL_GetTick>
 80059f8:	4602      	mov	r2, r0
 80059fa:	693b      	ldr	r3, [r7, #16]
 80059fc:	1ad3      	subs	r3, r2, r3
 80059fe:	2b02      	cmp	r3, #2
 8005a00:	d901      	bls.n	8005a06 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8005a02:	2303      	movs	r3, #3
 8005a04:	e160      	b.n	8005cc8 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005a06:	4b0d      	ldr	r3, [pc, #52]	; (8005a3c <HAL_RCC_OscConfig+0x26c>)
 8005a08:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005a0a:	f003 0302 	and.w	r3, r3, #2
 8005a0e:	2b00      	cmp	r3, #0
 8005a10:	d0f0      	beq.n	80059f4 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8005a12:	2001      	movs	r0, #1
 8005a14:	f000 face 	bl	8005fb4 <RCC_Delay>
 8005a18:	e01c      	b.n	8005a54 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005a1a:	4b0a      	ldr	r3, [pc, #40]	; (8005a44 <HAL_RCC_OscConfig+0x274>)
 8005a1c:	2200      	movs	r2, #0
 8005a1e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005a20:	f7fe faea 	bl	8003ff8 <HAL_GetTick>
 8005a24:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005a26:	e00f      	b.n	8005a48 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005a28:	f7fe fae6 	bl	8003ff8 <HAL_GetTick>
 8005a2c:	4602      	mov	r2, r0
 8005a2e:	693b      	ldr	r3, [r7, #16]
 8005a30:	1ad3      	subs	r3, r2, r3
 8005a32:	2b02      	cmp	r3, #2
 8005a34:	d908      	bls.n	8005a48 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8005a36:	2303      	movs	r3, #3
 8005a38:	e146      	b.n	8005cc8 <HAL_RCC_OscConfig+0x4f8>
 8005a3a:	bf00      	nop
 8005a3c:	40021000 	.word	0x40021000
 8005a40:	42420000 	.word	0x42420000
 8005a44:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005a48:	4b92      	ldr	r3, [pc, #584]	; (8005c94 <HAL_RCC_OscConfig+0x4c4>)
 8005a4a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005a4c:	f003 0302 	and.w	r3, r3, #2
 8005a50:	2b00      	cmp	r3, #0
 8005a52:	d1e9      	bne.n	8005a28 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005a54:	687b      	ldr	r3, [r7, #4]
 8005a56:	681b      	ldr	r3, [r3, #0]
 8005a58:	f003 0304 	and.w	r3, r3, #4
 8005a5c:	2b00      	cmp	r3, #0
 8005a5e:	f000 80a6 	beq.w	8005bae <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005a62:	2300      	movs	r3, #0
 8005a64:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005a66:	4b8b      	ldr	r3, [pc, #556]	; (8005c94 <HAL_RCC_OscConfig+0x4c4>)
 8005a68:	69db      	ldr	r3, [r3, #28]
 8005a6a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005a6e:	2b00      	cmp	r3, #0
 8005a70:	d10d      	bne.n	8005a8e <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005a72:	4b88      	ldr	r3, [pc, #544]	; (8005c94 <HAL_RCC_OscConfig+0x4c4>)
 8005a74:	69db      	ldr	r3, [r3, #28]
 8005a76:	4a87      	ldr	r2, [pc, #540]	; (8005c94 <HAL_RCC_OscConfig+0x4c4>)
 8005a78:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005a7c:	61d3      	str	r3, [r2, #28]
 8005a7e:	4b85      	ldr	r3, [pc, #532]	; (8005c94 <HAL_RCC_OscConfig+0x4c4>)
 8005a80:	69db      	ldr	r3, [r3, #28]
 8005a82:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005a86:	60bb      	str	r3, [r7, #8]
 8005a88:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005a8a:	2301      	movs	r3, #1
 8005a8c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005a8e:	4b82      	ldr	r3, [pc, #520]	; (8005c98 <HAL_RCC_OscConfig+0x4c8>)
 8005a90:	681b      	ldr	r3, [r3, #0]
 8005a92:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005a96:	2b00      	cmp	r3, #0
 8005a98:	d118      	bne.n	8005acc <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005a9a:	4b7f      	ldr	r3, [pc, #508]	; (8005c98 <HAL_RCC_OscConfig+0x4c8>)
 8005a9c:	681b      	ldr	r3, [r3, #0]
 8005a9e:	4a7e      	ldr	r2, [pc, #504]	; (8005c98 <HAL_RCC_OscConfig+0x4c8>)
 8005aa0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005aa4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005aa6:	f7fe faa7 	bl	8003ff8 <HAL_GetTick>
 8005aaa:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005aac:	e008      	b.n	8005ac0 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005aae:	f7fe faa3 	bl	8003ff8 <HAL_GetTick>
 8005ab2:	4602      	mov	r2, r0
 8005ab4:	693b      	ldr	r3, [r7, #16]
 8005ab6:	1ad3      	subs	r3, r2, r3
 8005ab8:	2b64      	cmp	r3, #100	; 0x64
 8005aba:	d901      	bls.n	8005ac0 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8005abc:	2303      	movs	r3, #3
 8005abe:	e103      	b.n	8005cc8 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005ac0:	4b75      	ldr	r3, [pc, #468]	; (8005c98 <HAL_RCC_OscConfig+0x4c8>)
 8005ac2:	681b      	ldr	r3, [r3, #0]
 8005ac4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005ac8:	2b00      	cmp	r3, #0
 8005aca:	d0f0      	beq.n	8005aae <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005acc:	687b      	ldr	r3, [r7, #4]
 8005ace:	68db      	ldr	r3, [r3, #12]
 8005ad0:	2b01      	cmp	r3, #1
 8005ad2:	d106      	bne.n	8005ae2 <HAL_RCC_OscConfig+0x312>
 8005ad4:	4b6f      	ldr	r3, [pc, #444]	; (8005c94 <HAL_RCC_OscConfig+0x4c4>)
 8005ad6:	6a1b      	ldr	r3, [r3, #32]
 8005ad8:	4a6e      	ldr	r2, [pc, #440]	; (8005c94 <HAL_RCC_OscConfig+0x4c4>)
 8005ada:	f043 0301 	orr.w	r3, r3, #1
 8005ade:	6213      	str	r3, [r2, #32]
 8005ae0:	e02d      	b.n	8005b3e <HAL_RCC_OscConfig+0x36e>
 8005ae2:	687b      	ldr	r3, [r7, #4]
 8005ae4:	68db      	ldr	r3, [r3, #12]
 8005ae6:	2b00      	cmp	r3, #0
 8005ae8:	d10c      	bne.n	8005b04 <HAL_RCC_OscConfig+0x334>
 8005aea:	4b6a      	ldr	r3, [pc, #424]	; (8005c94 <HAL_RCC_OscConfig+0x4c4>)
 8005aec:	6a1b      	ldr	r3, [r3, #32]
 8005aee:	4a69      	ldr	r2, [pc, #420]	; (8005c94 <HAL_RCC_OscConfig+0x4c4>)
 8005af0:	f023 0301 	bic.w	r3, r3, #1
 8005af4:	6213      	str	r3, [r2, #32]
 8005af6:	4b67      	ldr	r3, [pc, #412]	; (8005c94 <HAL_RCC_OscConfig+0x4c4>)
 8005af8:	6a1b      	ldr	r3, [r3, #32]
 8005afa:	4a66      	ldr	r2, [pc, #408]	; (8005c94 <HAL_RCC_OscConfig+0x4c4>)
 8005afc:	f023 0304 	bic.w	r3, r3, #4
 8005b00:	6213      	str	r3, [r2, #32]
 8005b02:	e01c      	b.n	8005b3e <HAL_RCC_OscConfig+0x36e>
 8005b04:	687b      	ldr	r3, [r7, #4]
 8005b06:	68db      	ldr	r3, [r3, #12]
 8005b08:	2b05      	cmp	r3, #5
 8005b0a:	d10c      	bne.n	8005b26 <HAL_RCC_OscConfig+0x356>
 8005b0c:	4b61      	ldr	r3, [pc, #388]	; (8005c94 <HAL_RCC_OscConfig+0x4c4>)
 8005b0e:	6a1b      	ldr	r3, [r3, #32]
 8005b10:	4a60      	ldr	r2, [pc, #384]	; (8005c94 <HAL_RCC_OscConfig+0x4c4>)
 8005b12:	f043 0304 	orr.w	r3, r3, #4
 8005b16:	6213      	str	r3, [r2, #32]
 8005b18:	4b5e      	ldr	r3, [pc, #376]	; (8005c94 <HAL_RCC_OscConfig+0x4c4>)
 8005b1a:	6a1b      	ldr	r3, [r3, #32]
 8005b1c:	4a5d      	ldr	r2, [pc, #372]	; (8005c94 <HAL_RCC_OscConfig+0x4c4>)
 8005b1e:	f043 0301 	orr.w	r3, r3, #1
 8005b22:	6213      	str	r3, [r2, #32]
 8005b24:	e00b      	b.n	8005b3e <HAL_RCC_OscConfig+0x36e>
 8005b26:	4b5b      	ldr	r3, [pc, #364]	; (8005c94 <HAL_RCC_OscConfig+0x4c4>)
 8005b28:	6a1b      	ldr	r3, [r3, #32]
 8005b2a:	4a5a      	ldr	r2, [pc, #360]	; (8005c94 <HAL_RCC_OscConfig+0x4c4>)
 8005b2c:	f023 0301 	bic.w	r3, r3, #1
 8005b30:	6213      	str	r3, [r2, #32]
 8005b32:	4b58      	ldr	r3, [pc, #352]	; (8005c94 <HAL_RCC_OscConfig+0x4c4>)
 8005b34:	6a1b      	ldr	r3, [r3, #32]
 8005b36:	4a57      	ldr	r2, [pc, #348]	; (8005c94 <HAL_RCC_OscConfig+0x4c4>)
 8005b38:	f023 0304 	bic.w	r3, r3, #4
 8005b3c:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8005b3e:	687b      	ldr	r3, [r7, #4]
 8005b40:	68db      	ldr	r3, [r3, #12]
 8005b42:	2b00      	cmp	r3, #0
 8005b44:	d015      	beq.n	8005b72 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005b46:	f7fe fa57 	bl	8003ff8 <HAL_GetTick>
 8005b4a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005b4c:	e00a      	b.n	8005b64 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005b4e:	f7fe fa53 	bl	8003ff8 <HAL_GetTick>
 8005b52:	4602      	mov	r2, r0
 8005b54:	693b      	ldr	r3, [r7, #16]
 8005b56:	1ad3      	subs	r3, r2, r3
 8005b58:	f241 3288 	movw	r2, #5000	; 0x1388
 8005b5c:	4293      	cmp	r3, r2
 8005b5e:	d901      	bls.n	8005b64 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8005b60:	2303      	movs	r3, #3
 8005b62:	e0b1      	b.n	8005cc8 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005b64:	4b4b      	ldr	r3, [pc, #300]	; (8005c94 <HAL_RCC_OscConfig+0x4c4>)
 8005b66:	6a1b      	ldr	r3, [r3, #32]
 8005b68:	f003 0302 	and.w	r3, r3, #2
 8005b6c:	2b00      	cmp	r3, #0
 8005b6e:	d0ee      	beq.n	8005b4e <HAL_RCC_OscConfig+0x37e>
 8005b70:	e014      	b.n	8005b9c <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005b72:	f7fe fa41 	bl	8003ff8 <HAL_GetTick>
 8005b76:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005b78:	e00a      	b.n	8005b90 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005b7a:	f7fe fa3d 	bl	8003ff8 <HAL_GetTick>
 8005b7e:	4602      	mov	r2, r0
 8005b80:	693b      	ldr	r3, [r7, #16]
 8005b82:	1ad3      	subs	r3, r2, r3
 8005b84:	f241 3288 	movw	r2, #5000	; 0x1388
 8005b88:	4293      	cmp	r3, r2
 8005b8a:	d901      	bls.n	8005b90 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8005b8c:	2303      	movs	r3, #3
 8005b8e:	e09b      	b.n	8005cc8 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005b90:	4b40      	ldr	r3, [pc, #256]	; (8005c94 <HAL_RCC_OscConfig+0x4c4>)
 8005b92:	6a1b      	ldr	r3, [r3, #32]
 8005b94:	f003 0302 	and.w	r3, r3, #2
 8005b98:	2b00      	cmp	r3, #0
 8005b9a:	d1ee      	bne.n	8005b7a <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8005b9c:	7dfb      	ldrb	r3, [r7, #23]
 8005b9e:	2b01      	cmp	r3, #1
 8005ba0:	d105      	bne.n	8005bae <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005ba2:	4b3c      	ldr	r3, [pc, #240]	; (8005c94 <HAL_RCC_OscConfig+0x4c4>)
 8005ba4:	69db      	ldr	r3, [r3, #28]
 8005ba6:	4a3b      	ldr	r2, [pc, #236]	; (8005c94 <HAL_RCC_OscConfig+0x4c4>)
 8005ba8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005bac:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005bae:	687b      	ldr	r3, [r7, #4]
 8005bb0:	69db      	ldr	r3, [r3, #28]
 8005bb2:	2b00      	cmp	r3, #0
 8005bb4:	f000 8087 	beq.w	8005cc6 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8005bb8:	4b36      	ldr	r3, [pc, #216]	; (8005c94 <HAL_RCC_OscConfig+0x4c4>)
 8005bba:	685b      	ldr	r3, [r3, #4]
 8005bbc:	f003 030c 	and.w	r3, r3, #12
 8005bc0:	2b08      	cmp	r3, #8
 8005bc2:	d061      	beq.n	8005c88 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005bc4:	687b      	ldr	r3, [r7, #4]
 8005bc6:	69db      	ldr	r3, [r3, #28]
 8005bc8:	2b02      	cmp	r3, #2
 8005bca:	d146      	bne.n	8005c5a <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005bcc:	4b33      	ldr	r3, [pc, #204]	; (8005c9c <HAL_RCC_OscConfig+0x4cc>)
 8005bce:	2200      	movs	r2, #0
 8005bd0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005bd2:	f7fe fa11 	bl	8003ff8 <HAL_GetTick>
 8005bd6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005bd8:	e008      	b.n	8005bec <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005bda:	f7fe fa0d 	bl	8003ff8 <HAL_GetTick>
 8005bde:	4602      	mov	r2, r0
 8005be0:	693b      	ldr	r3, [r7, #16]
 8005be2:	1ad3      	subs	r3, r2, r3
 8005be4:	2b02      	cmp	r3, #2
 8005be6:	d901      	bls.n	8005bec <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8005be8:	2303      	movs	r3, #3
 8005bea:	e06d      	b.n	8005cc8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005bec:	4b29      	ldr	r3, [pc, #164]	; (8005c94 <HAL_RCC_OscConfig+0x4c4>)
 8005bee:	681b      	ldr	r3, [r3, #0]
 8005bf0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005bf4:	2b00      	cmp	r3, #0
 8005bf6:	d1f0      	bne.n	8005bda <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8005bf8:	687b      	ldr	r3, [r7, #4]
 8005bfa:	6a1b      	ldr	r3, [r3, #32]
 8005bfc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005c00:	d108      	bne.n	8005c14 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8005c02:	4b24      	ldr	r3, [pc, #144]	; (8005c94 <HAL_RCC_OscConfig+0x4c4>)
 8005c04:	685b      	ldr	r3, [r3, #4]
 8005c06:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8005c0a:	687b      	ldr	r3, [r7, #4]
 8005c0c:	689b      	ldr	r3, [r3, #8]
 8005c0e:	4921      	ldr	r1, [pc, #132]	; (8005c94 <HAL_RCC_OscConfig+0x4c4>)
 8005c10:	4313      	orrs	r3, r2
 8005c12:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8005c14:	4b1f      	ldr	r3, [pc, #124]	; (8005c94 <HAL_RCC_OscConfig+0x4c4>)
 8005c16:	685b      	ldr	r3, [r3, #4]
 8005c18:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8005c1c:	687b      	ldr	r3, [r7, #4]
 8005c1e:	6a19      	ldr	r1, [r3, #32]
 8005c20:	687b      	ldr	r3, [r7, #4]
 8005c22:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005c24:	430b      	orrs	r3, r1
 8005c26:	491b      	ldr	r1, [pc, #108]	; (8005c94 <HAL_RCC_OscConfig+0x4c4>)
 8005c28:	4313      	orrs	r3, r2
 8005c2a:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005c2c:	4b1b      	ldr	r3, [pc, #108]	; (8005c9c <HAL_RCC_OscConfig+0x4cc>)
 8005c2e:	2201      	movs	r2, #1
 8005c30:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005c32:	f7fe f9e1 	bl	8003ff8 <HAL_GetTick>
 8005c36:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8005c38:	e008      	b.n	8005c4c <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005c3a:	f7fe f9dd 	bl	8003ff8 <HAL_GetTick>
 8005c3e:	4602      	mov	r2, r0
 8005c40:	693b      	ldr	r3, [r7, #16]
 8005c42:	1ad3      	subs	r3, r2, r3
 8005c44:	2b02      	cmp	r3, #2
 8005c46:	d901      	bls.n	8005c4c <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8005c48:	2303      	movs	r3, #3
 8005c4a:	e03d      	b.n	8005cc8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8005c4c:	4b11      	ldr	r3, [pc, #68]	; (8005c94 <HAL_RCC_OscConfig+0x4c4>)
 8005c4e:	681b      	ldr	r3, [r3, #0]
 8005c50:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005c54:	2b00      	cmp	r3, #0
 8005c56:	d0f0      	beq.n	8005c3a <HAL_RCC_OscConfig+0x46a>
 8005c58:	e035      	b.n	8005cc6 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005c5a:	4b10      	ldr	r3, [pc, #64]	; (8005c9c <HAL_RCC_OscConfig+0x4cc>)
 8005c5c:	2200      	movs	r2, #0
 8005c5e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005c60:	f7fe f9ca 	bl	8003ff8 <HAL_GetTick>
 8005c64:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005c66:	e008      	b.n	8005c7a <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005c68:	f7fe f9c6 	bl	8003ff8 <HAL_GetTick>
 8005c6c:	4602      	mov	r2, r0
 8005c6e:	693b      	ldr	r3, [r7, #16]
 8005c70:	1ad3      	subs	r3, r2, r3
 8005c72:	2b02      	cmp	r3, #2
 8005c74:	d901      	bls.n	8005c7a <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8005c76:	2303      	movs	r3, #3
 8005c78:	e026      	b.n	8005cc8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005c7a:	4b06      	ldr	r3, [pc, #24]	; (8005c94 <HAL_RCC_OscConfig+0x4c4>)
 8005c7c:	681b      	ldr	r3, [r3, #0]
 8005c7e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005c82:	2b00      	cmp	r3, #0
 8005c84:	d1f0      	bne.n	8005c68 <HAL_RCC_OscConfig+0x498>
 8005c86:	e01e      	b.n	8005cc6 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005c88:	687b      	ldr	r3, [r7, #4]
 8005c8a:	69db      	ldr	r3, [r3, #28]
 8005c8c:	2b01      	cmp	r3, #1
 8005c8e:	d107      	bne.n	8005ca0 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8005c90:	2301      	movs	r3, #1
 8005c92:	e019      	b.n	8005cc8 <HAL_RCC_OscConfig+0x4f8>
 8005c94:	40021000 	.word	0x40021000
 8005c98:	40007000 	.word	0x40007000
 8005c9c:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8005ca0:	4b0b      	ldr	r3, [pc, #44]	; (8005cd0 <HAL_RCC_OscConfig+0x500>)
 8005ca2:	685b      	ldr	r3, [r3, #4]
 8005ca4:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005ca6:	68fb      	ldr	r3, [r7, #12]
 8005ca8:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8005cac:	687b      	ldr	r3, [r7, #4]
 8005cae:	6a1b      	ldr	r3, [r3, #32]
 8005cb0:	429a      	cmp	r2, r3
 8005cb2:	d106      	bne.n	8005cc2 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8005cb4:	68fb      	ldr	r3, [r7, #12]
 8005cb6:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8005cba:	687b      	ldr	r3, [r7, #4]
 8005cbc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005cbe:	429a      	cmp	r2, r3
 8005cc0:	d001      	beq.n	8005cc6 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8005cc2:	2301      	movs	r3, #1
 8005cc4:	e000      	b.n	8005cc8 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8005cc6:	2300      	movs	r3, #0
}
 8005cc8:	4618      	mov	r0, r3
 8005cca:	3718      	adds	r7, #24
 8005ccc:	46bd      	mov	sp, r7
 8005cce:	bd80      	pop	{r7, pc}
 8005cd0:	40021000 	.word	0x40021000

08005cd4 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005cd4:	b580      	push	{r7, lr}
 8005cd6:	b084      	sub	sp, #16
 8005cd8:	af00      	add	r7, sp, #0
 8005cda:	6078      	str	r0, [r7, #4]
 8005cdc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8005cde:	687b      	ldr	r3, [r7, #4]
 8005ce0:	2b00      	cmp	r3, #0
 8005ce2:	d101      	bne.n	8005ce8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005ce4:	2301      	movs	r3, #1
 8005ce6:	e0d0      	b.n	8005e8a <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8005ce8:	4b6a      	ldr	r3, [pc, #424]	; (8005e94 <HAL_RCC_ClockConfig+0x1c0>)
 8005cea:	681b      	ldr	r3, [r3, #0]
 8005cec:	f003 0307 	and.w	r3, r3, #7
 8005cf0:	683a      	ldr	r2, [r7, #0]
 8005cf2:	429a      	cmp	r2, r3
 8005cf4:	d910      	bls.n	8005d18 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005cf6:	4b67      	ldr	r3, [pc, #412]	; (8005e94 <HAL_RCC_ClockConfig+0x1c0>)
 8005cf8:	681b      	ldr	r3, [r3, #0]
 8005cfa:	f023 0207 	bic.w	r2, r3, #7
 8005cfe:	4965      	ldr	r1, [pc, #404]	; (8005e94 <HAL_RCC_ClockConfig+0x1c0>)
 8005d00:	683b      	ldr	r3, [r7, #0]
 8005d02:	4313      	orrs	r3, r2
 8005d04:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005d06:	4b63      	ldr	r3, [pc, #396]	; (8005e94 <HAL_RCC_ClockConfig+0x1c0>)
 8005d08:	681b      	ldr	r3, [r3, #0]
 8005d0a:	f003 0307 	and.w	r3, r3, #7
 8005d0e:	683a      	ldr	r2, [r7, #0]
 8005d10:	429a      	cmp	r2, r3
 8005d12:	d001      	beq.n	8005d18 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8005d14:	2301      	movs	r3, #1
 8005d16:	e0b8      	b.n	8005e8a <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005d18:	687b      	ldr	r3, [r7, #4]
 8005d1a:	681b      	ldr	r3, [r3, #0]
 8005d1c:	f003 0302 	and.w	r3, r3, #2
 8005d20:	2b00      	cmp	r3, #0
 8005d22:	d020      	beq.n	8005d66 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005d24:	687b      	ldr	r3, [r7, #4]
 8005d26:	681b      	ldr	r3, [r3, #0]
 8005d28:	f003 0304 	and.w	r3, r3, #4
 8005d2c:	2b00      	cmp	r3, #0
 8005d2e:	d005      	beq.n	8005d3c <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8005d30:	4b59      	ldr	r3, [pc, #356]	; (8005e98 <HAL_RCC_ClockConfig+0x1c4>)
 8005d32:	685b      	ldr	r3, [r3, #4]
 8005d34:	4a58      	ldr	r2, [pc, #352]	; (8005e98 <HAL_RCC_ClockConfig+0x1c4>)
 8005d36:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8005d3a:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005d3c:	687b      	ldr	r3, [r7, #4]
 8005d3e:	681b      	ldr	r3, [r3, #0]
 8005d40:	f003 0308 	and.w	r3, r3, #8
 8005d44:	2b00      	cmp	r3, #0
 8005d46:	d005      	beq.n	8005d54 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8005d48:	4b53      	ldr	r3, [pc, #332]	; (8005e98 <HAL_RCC_ClockConfig+0x1c4>)
 8005d4a:	685b      	ldr	r3, [r3, #4]
 8005d4c:	4a52      	ldr	r2, [pc, #328]	; (8005e98 <HAL_RCC_ClockConfig+0x1c4>)
 8005d4e:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8005d52:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005d54:	4b50      	ldr	r3, [pc, #320]	; (8005e98 <HAL_RCC_ClockConfig+0x1c4>)
 8005d56:	685b      	ldr	r3, [r3, #4]
 8005d58:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8005d5c:	687b      	ldr	r3, [r7, #4]
 8005d5e:	689b      	ldr	r3, [r3, #8]
 8005d60:	494d      	ldr	r1, [pc, #308]	; (8005e98 <HAL_RCC_ClockConfig+0x1c4>)
 8005d62:	4313      	orrs	r3, r2
 8005d64:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005d66:	687b      	ldr	r3, [r7, #4]
 8005d68:	681b      	ldr	r3, [r3, #0]
 8005d6a:	f003 0301 	and.w	r3, r3, #1
 8005d6e:	2b00      	cmp	r3, #0
 8005d70:	d040      	beq.n	8005df4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005d72:	687b      	ldr	r3, [r7, #4]
 8005d74:	685b      	ldr	r3, [r3, #4]
 8005d76:	2b01      	cmp	r3, #1
 8005d78:	d107      	bne.n	8005d8a <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005d7a:	4b47      	ldr	r3, [pc, #284]	; (8005e98 <HAL_RCC_ClockConfig+0x1c4>)
 8005d7c:	681b      	ldr	r3, [r3, #0]
 8005d7e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005d82:	2b00      	cmp	r3, #0
 8005d84:	d115      	bne.n	8005db2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005d86:	2301      	movs	r3, #1
 8005d88:	e07f      	b.n	8005e8a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8005d8a:	687b      	ldr	r3, [r7, #4]
 8005d8c:	685b      	ldr	r3, [r3, #4]
 8005d8e:	2b02      	cmp	r3, #2
 8005d90:	d107      	bne.n	8005da2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005d92:	4b41      	ldr	r3, [pc, #260]	; (8005e98 <HAL_RCC_ClockConfig+0x1c4>)
 8005d94:	681b      	ldr	r3, [r3, #0]
 8005d96:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005d9a:	2b00      	cmp	r3, #0
 8005d9c:	d109      	bne.n	8005db2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005d9e:	2301      	movs	r3, #1
 8005da0:	e073      	b.n	8005e8a <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005da2:	4b3d      	ldr	r3, [pc, #244]	; (8005e98 <HAL_RCC_ClockConfig+0x1c4>)
 8005da4:	681b      	ldr	r3, [r3, #0]
 8005da6:	f003 0302 	and.w	r3, r3, #2
 8005daa:	2b00      	cmp	r3, #0
 8005dac:	d101      	bne.n	8005db2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005dae:	2301      	movs	r3, #1
 8005db0:	e06b      	b.n	8005e8a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8005db2:	4b39      	ldr	r3, [pc, #228]	; (8005e98 <HAL_RCC_ClockConfig+0x1c4>)
 8005db4:	685b      	ldr	r3, [r3, #4]
 8005db6:	f023 0203 	bic.w	r2, r3, #3
 8005dba:	687b      	ldr	r3, [r7, #4]
 8005dbc:	685b      	ldr	r3, [r3, #4]
 8005dbe:	4936      	ldr	r1, [pc, #216]	; (8005e98 <HAL_RCC_ClockConfig+0x1c4>)
 8005dc0:	4313      	orrs	r3, r2
 8005dc2:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8005dc4:	f7fe f918 	bl	8003ff8 <HAL_GetTick>
 8005dc8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005dca:	e00a      	b.n	8005de2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005dcc:	f7fe f914 	bl	8003ff8 <HAL_GetTick>
 8005dd0:	4602      	mov	r2, r0
 8005dd2:	68fb      	ldr	r3, [r7, #12]
 8005dd4:	1ad3      	subs	r3, r2, r3
 8005dd6:	f241 3288 	movw	r2, #5000	; 0x1388
 8005dda:	4293      	cmp	r3, r2
 8005ddc:	d901      	bls.n	8005de2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8005dde:	2303      	movs	r3, #3
 8005de0:	e053      	b.n	8005e8a <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005de2:	4b2d      	ldr	r3, [pc, #180]	; (8005e98 <HAL_RCC_ClockConfig+0x1c4>)
 8005de4:	685b      	ldr	r3, [r3, #4]
 8005de6:	f003 020c 	and.w	r2, r3, #12
 8005dea:	687b      	ldr	r3, [r7, #4]
 8005dec:	685b      	ldr	r3, [r3, #4]
 8005dee:	009b      	lsls	r3, r3, #2
 8005df0:	429a      	cmp	r2, r3
 8005df2:	d1eb      	bne.n	8005dcc <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8005df4:	4b27      	ldr	r3, [pc, #156]	; (8005e94 <HAL_RCC_ClockConfig+0x1c0>)
 8005df6:	681b      	ldr	r3, [r3, #0]
 8005df8:	f003 0307 	and.w	r3, r3, #7
 8005dfc:	683a      	ldr	r2, [r7, #0]
 8005dfe:	429a      	cmp	r2, r3
 8005e00:	d210      	bcs.n	8005e24 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005e02:	4b24      	ldr	r3, [pc, #144]	; (8005e94 <HAL_RCC_ClockConfig+0x1c0>)
 8005e04:	681b      	ldr	r3, [r3, #0]
 8005e06:	f023 0207 	bic.w	r2, r3, #7
 8005e0a:	4922      	ldr	r1, [pc, #136]	; (8005e94 <HAL_RCC_ClockConfig+0x1c0>)
 8005e0c:	683b      	ldr	r3, [r7, #0]
 8005e0e:	4313      	orrs	r3, r2
 8005e10:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005e12:	4b20      	ldr	r3, [pc, #128]	; (8005e94 <HAL_RCC_ClockConfig+0x1c0>)
 8005e14:	681b      	ldr	r3, [r3, #0]
 8005e16:	f003 0307 	and.w	r3, r3, #7
 8005e1a:	683a      	ldr	r2, [r7, #0]
 8005e1c:	429a      	cmp	r2, r3
 8005e1e:	d001      	beq.n	8005e24 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8005e20:	2301      	movs	r3, #1
 8005e22:	e032      	b.n	8005e8a <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005e24:	687b      	ldr	r3, [r7, #4]
 8005e26:	681b      	ldr	r3, [r3, #0]
 8005e28:	f003 0304 	and.w	r3, r3, #4
 8005e2c:	2b00      	cmp	r3, #0
 8005e2e:	d008      	beq.n	8005e42 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005e30:	4b19      	ldr	r3, [pc, #100]	; (8005e98 <HAL_RCC_ClockConfig+0x1c4>)
 8005e32:	685b      	ldr	r3, [r3, #4]
 8005e34:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8005e38:	687b      	ldr	r3, [r7, #4]
 8005e3a:	68db      	ldr	r3, [r3, #12]
 8005e3c:	4916      	ldr	r1, [pc, #88]	; (8005e98 <HAL_RCC_ClockConfig+0x1c4>)
 8005e3e:	4313      	orrs	r3, r2
 8005e40:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005e42:	687b      	ldr	r3, [r7, #4]
 8005e44:	681b      	ldr	r3, [r3, #0]
 8005e46:	f003 0308 	and.w	r3, r3, #8
 8005e4a:	2b00      	cmp	r3, #0
 8005e4c:	d009      	beq.n	8005e62 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8005e4e:	4b12      	ldr	r3, [pc, #72]	; (8005e98 <HAL_RCC_ClockConfig+0x1c4>)
 8005e50:	685b      	ldr	r3, [r3, #4]
 8005e52:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8005e56:	687b      	ldr	r3, [r7, #4]
 8005e58:	691b      	ldr	r3, [r3, #16]
 8005e5a:	00db      	lsls	r3, r3, #3
 8005e5c:	490e      	ldr	r1, [pc, #56]	; (8005e98 <HAL_RCC_ClockConfig+0x1c4>)
 8005e5e:	4313      	orrs	r3, r2
 8005e60:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8005e62:	f000 f821 	bl	8005ea8 <HAL_RCC_GetSysClockFreq>
 8005e66:	4602      	mov	r2, r0
 8005e68:	4b0b      	ldr	r3, [pc, #44]	; (8005e98 <HAL_RCC_ClockConfig+0x1c4>)
 8005e6a:	685b      	ldr	r3, [r3, #4]
 8005e6c:	091b      	lsrs	r3, r3, #4
 8005e6e:	f003 030f 	and.w	r3, r3, #15
 8005e72:	490a      	ldr	r1, [pc, #40]	; (8005e9c <HAL_RCC_ClockConfig+0x1c8>)
 8005e74:	5ccb      	ldrb	r3, [r1, r3]
 8005e76:	fa22 f303 	lsr.w	r3, r2, r3
 8005e7a:	4a09      	ldr	r2, [pc, #36]	; (8005ea0 <HAL_RCC_ClockConfig+0x1cc>)
 8005e7c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8005e7e:	4b09      	ldr	r3, [pc, #36]	; (8005ea4 <HAL_RCC_ClockConfig+0x1d0>)
 8005e80:	681b      	ldr	r3, [r3, #0]
 8005e82:	4618      	mov	r0, r3
 8005e84:	f7fe f876 	bl	8003f74 <HAL_InitTick>

  return HAL_OK;
 8005e88:	2300      	movs	r3, #0
}
 8005e8a:	4618      	mov	r0, r3
 8005e8c:	3710      	adds	r7, #16
 8005e8e:	46bd      	mov	sp, r7
 8005e90:	bd80      	pop	{r7, pc}
 8005e92:	bf00      	nop
 8005e94:	40022000 	.word	0x40022000
 8005e98:	40021000 	.word	0x40021000
 8005e9c:	0800cdb8 	.word	0x0800cdb8
 8005ea0:	20000064 	.word	0x20000064
 8005ea4:	20000068 	.word	0x20000068

08005ea8 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005ea8:	b480      	push	{r7}
 8005eaa:	b087      	sub	sp, #28
 8005eac:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8005eae:	2300      	movs	r3, #0
 8005eb0:	60fb      	str	r3, [r7, #12]
 8005eb2:	2300      	movs	r3, #0
 8005eb4:	60bb      	str	r3, [r7, #8]
 8005eb6:	2300      	movs	r3, #0
 8005eb8:	617b      	str	r3, [r7, #20]
 8005eba:	2300      	movs	r3, #0
 8005ebc:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8005ebe:	2300      	movs	r3, #0
 8005ec0:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8005ec2:	4b1e      	ldr	r3, [pc, #120]	; (8005f3c <HAL_RCC_GetSysClockFreq+0x94>)
 8005ec4:	685b      	ldr	r3, [r3, #4]
 8005ec6:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8005ec8:	68fb      	ldr	r3, [r7, #12]
 8005eca:	f003 030c 	and.w	r3, r3, #12
 8005ece:	2b04      	cmp	r3, #4
 8005ed0:	d002      	beq.n	8005ed8 <HAL_RCC_GetSysClockFreq+0x30>
 8005ed2:	2b08      	cmp	r3, #8
 8005ed4:	d003      	beq.n	8005ede <HAL_RCC_GetSysClockFreq+0x36>
 8005ed6:	e027      	b.n	8005f28 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8005ed8:	4b19      	ldr	r3, [pc, #100]	; (8005f40 <HAL_RCC_GetSysClockFreq+0x98>)
 8005eda:	613b      	str	r3, [r7, #16]
      break;
 8005edc:	e027      	b.n	8005f2e <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8005ede:	68fb      	ldr	r3, [r7, #12]
 8005ee0:	0c9b      	lsrs	r3, r3, #18
 8005ee2:	f003 030f 	and.w	r3, r3, #15
 8005ee6:	4a17      	ldr	r2, [pc, #92]	; (8005f44 <HAL_RCC_GetSysClockFreq+0x9c>)
 8005ee8:	5cd3      	ldrb	r3, [r2, r3]
 8005eea:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8005eec:	68fb      	ldr	r3, [r7, #12]
 8005eee:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005ef2:	2b00      	cmp	r3, #0
 8005ef4:	d010      	beq.n	8005f18 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8005ef6:	4b11      	ldr	r3, [pc, #68]	; (8005f3c <HAL_RCC_GetSysClockFreq+0x94>)
 8005ef8:	685b      	ldr	r3, [r3, #4]
 8005efa:	0c5b      	lsrs	r3, r3, #17
 8005efc:	f003 0301 	and.w	r3, r3, #1
 8005f00:	4a11      	ldr	r2, [pc, #68]	; (8005f48 <HAL_RCC_GetSysClockFreq+0xa0>)
 8005f02:	5cd3      	ldrb	r3, [r2, r3]
 8005f04:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8005f06:	687b      	ldr	r3, [r7, #4]
 8005f08:	4a0d      	ldr	r2, [pc, #52]	; (8005f40 <HAL_RCC_GetSysClockFreq+0x98>)
 8005f0a:	fb03 f202 	mul.w	r2, r3, r2
 8005f0e:	68bb      	ldr	r3, [r7, #8]
 8005f10:	fbb2 f3f3 	udiv	r3, r2, r3
 8005f14:	617b      	str	r3, [r7, #20]
 8005f16:	e004      	b.n	8005f22 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8005f18:	687b      	ldr	r3, [r7, #4]
 8005f1a:	4a0c      	ldr	r2, [pc, #48]	; (8005f4c <HAL_RCC_GetSysClockFreq+0xa4>)
 8005f1c:	fb02 f303 	mul.w	r3, r2, r3
 8005f20:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8005f22:	697b      	ldr	r3, [r7, #20]
 8005f24:	613b      	str	r3, [r7, #16]
      break;
 8005f26:	e002      	b.n	8005f2e <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8005f28:	4b05      	ldr	r3, [pc, #20]	; (8005f40 <HAL_RCC_GetSysClockFreq+0x98>)
 8005f2a:	613b      	str	r3, [r7, #16]
      break;
 8005f2c:	bf00      	nop
    }
  }
  return sysclockfreq;
 8005f2e:	693b      	ldr	r3, [r7, #16]
}
 8005f30:	4618      	mov	r0, r3
 8005f32:	371c      	adds	r7, #28
 8005f34:	46bd      	mov	sp, r7
 8005f36:	bc80      	pop	{r7}
 8005f38:	4770      	bx	lr
 8005f3a:	bf00      	nop
 8005f3c:	40021000 	.word	0x40021000
 8005f40:	007a1200 	.word	0x007a1200
 8005f44:	0800cdd0 	.word	0x0800cdd0
 8005f48:	0800cde0 	.word	0x0800cde0
 8005f4c:	003d0900 	.word	0x003d0900

08005f50 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005f50:	b480      	push	{r7}
 8005f52:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005f54:	4b02      	ldr	r3, [pc, #8]	; (8005f60 <HAL_RCC_GetHCLKFreq+0x10>)
 8005f56:	681b      	ldr	r3, [r3, #0]
}
 8005f58:	4618      	mov	r0, r3
 8005f5a:	46bd      	mov	sp, r7
 8005f5c:	bc80      	pop	{r7}
 8005f5e:	4770      	bx	lr
 8005f60:	20000064 	.word	0x20000064

08005f64 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005f64:	b580      	push	{r7, lr}
 8005f66:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8005f68:	f7ff fff2 	bl	8005f50 <HAL_RCC_GetHCLKFreq>
 8005f6c:	4602      	mov	r2, r0
 8005f6e:	4b05      	ldr	r3, [pc, #20]	; (8005f84 <HAL_RCC_GetPCLK1Freq+0x20>)
 8005f70:	685b      	ldr	r3, [r3, #4]
 8005f72:	0a1b      	lsrs	r3, r3, #8
 8005f74:	f003 0307 	and.w	r3, r3, #7
 8005f78:	4903      	ldr	r1, [pc, #12]	; (8005f88 <HAL_RCC_GetPCLK1Freq+0x24>)
 8005f7a:	5ccb      	ldrb	r3, [r1, r3]
 8005f7c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005f80:	4618      	mov	r0, r3
 8005f82:	bd80      	pop	{r7, pc}
 8005f84:	40021000 	.word	0x40021000
 8005f88:	0800cdc8 	.word	0x0800cdc8

08005f8c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005f8c:	b580      	push	{r7, lr}
 8005f8e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8005f90:	f7ff ffde 	bl	8005f50 <HAL_RCC_GetHCLKFreq>
 8005f94:	4602      	mov	r2, r0
 8005f96:	4b05      	ldr	r3, [pc, #20]	; (8005fac <HAL_RCC_GetPCLK2Freq+0x20>)
 8005f98:	685b      	ldr	r3, [r3, #4]
 8005f9a:	0adb      	lsrs	r3, r3, #11
 8005f9c:	f003 0307 	and.w	r3, r3, #7
 8005fa0:	4903      	ldr	r1, [pc, #12]	; (8005fb0 <HAL_RCC_GetPCLK2Freq+0x24>)
 8005fa2:	5ccb      	ldrb	r3, [r1, r3]
 8005fa4:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005fa8:	4618      	mov	r0, r3
 8005faa:	bd80      	pop	{r7, pc}
 8005fac:	40021000 	.word	0x40021000
 8005fb0:	0800cdc8 	.word	0x0800cdc8

08005fb4 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8005fb4:	b480      	push	{r7}
 8005fb6:	b085      	sub	sp, #20
 8005fb8:	af00      	add	r7, sp, #0
 8005fba:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8005fbc:	4b0a      	ldr	r3, [pc, #40]	; (8005fe8 <RCC_Delay+0x34>)
 8005fbe:	681b      	ldr	r3, [r3, #0]
 8005fc0:	4a0a      	ldr	r2, [pc, #40]	; (8005fec <RCC_Delay+0x38>)
 8005fc2:	fba2 2303 	umull	r2, r3, r2, r3
 8005fc6:	0a5b      	lsrs	r3, r3, #9
 8005fc8:	687a      	ldr	r2, [r7, #4]
 8005fca:	fb02 f303 	mul.w	r3, r2, r3
 8005fce:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8005fd0:	bf00      	nop
  }
  while (Delay --);
 8005fd2:	68fb      	ldr	r3, [r7, #12]
 8005fd4:	1e5a      	subs	r2, r3, #1
 8005fd6:	60fa      	str	r2, [r7, #12]
 8005fd8:	2b00      	cmp	r3, #0
 8005fda:	d1f9      	bne.n	8005fd0 <RCC_Delay+0x1c>
}
 8005fdc:	bf00      	nop
 8005fde:	bf00      	nop
 8005fe0:	3714      	adds	r7, #20
 8005fe2:	46bd      	mov	sp, r7
 8005fe4:	bc80      	pop	{r7}
 8005fe6:	4770      	bx	lr
 8005fe8:	20000064 	.word	0x20000064
 8005fec:	10624dd3 	.word	0x10624dd3

08005ff0 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005ff0:	b580      	push	{r7, lr}
 8005ff2:	b086      	sub	sp, #24
 8005ff4:	af00      	add	r7, sp, #0
 8005ff6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 8005ff8:	2300      	movs	r3, #0
 8005ffa:	613b      	str	r3, [r7, #16]
 8005ffc:	2300      	movs	r3, #0
 8005ffe:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8006000:	687b      	ldr	r3, [r7, #4]
 8006002:	681b      	ldr	r3, [r3, #0]
 8006004:	f003 0301 	and.w	r3, r3, #1
 8006008:	2b00      	cmp	r3, #0
 800600a:	d07d      	beq.n	8006108 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus pwrclkchanged = RESET;
 800600c:	2300      	movs	r3, #0
 800600e:	75fb      	strb	r3, [r7, #23]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8006010:	4b4f      	ldr	r3, [pc, #316]	; (8006150 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8006012:	69db      	ldr	r3, [r3, #28]
 8006014:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006018:	2b00      	cmp	r3, #0
 800601a:	d10d      	bne.n	8006038 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800601c:	4b4c      	ldr	r3, [pc, #304]	; (8006150 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800601e:	69db      	ldr	r3, [r3, #28]
 8006020:	4a4b      	ldr	r2, [pc, #300]	; (8006150 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8006022:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006026:	61d3      	str	r3, [r2, #28]
 8006028:	4b49      	ldr	r3, [pc, #292]	; (8006150 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800602a:	69db      	ldr	r3, [r3, #28]
 800602c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006030:	60bb      	str	r3, [r7, #8]
 8006032:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8006034:	2301      	movs	r3, #1
 8006036:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006038:	4b46      	ldr	r3, [pc, #280]	; (8006154 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800603a:	681b      	ldr	r3, [r3, #0]
 800603c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006040:	2b00      	cmp	r3, #0
 8006042:	d118      	bne.n	8006076 <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8006044:	4b43      	ldr	r3, [pc, #268]	; (8006154 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8006046:	681b      	ldr	r3, [r3, #0]
 8006048:	4a42      	ldr	r2, [pc, #264]	; (8006154 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800604a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800604e:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8006050:	f7fd ffd2 	bl	8003ff8 <HAL_GetTick>
 8006054:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006056:	e008      	b.n	800606a <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006058:	f7fd ffce 	bl	8003ff8 <HAL_GetTick>
 800605c:	4602      	mov	r2, r0
 800605e:	693b      	ldr	r3, [r7, #16]
 8006060:	1ad3      	subs	r3, r2, r3
 8006062:	2b64      	cmp	r3, #100	; 0x64
 8006064:	d901      	bls.n	800606a <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 8006066:	2303      	movs	r3, #3
 8006068:	e06d      	b.n	8006146 <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800606a:	4b3a      	ldr	r3, [pc, #232]	; (8006154 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800606c:	681b      	ldr	r3, [r3, #0]
 800606e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006072:	2b00      	cmp	r3, #0
 8006074:	d0f0      	beq.n	8006058 <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8006076:	4b36      	ldr	r3, [pc, #216]	; (8006150 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8006078:	6a1b      	ldr	r3, [r3, #32]
 800607a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800607e:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8006080:	68fb      	ldr	r3, [r7, #12]
 8006082:	2b00      	cmp	r3, #0
 8006084:	d02e      	beq.n	80060e4 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8006086:	687b      	ldr	r3, [r7, #4]
 8006088:	685b      	ldr	r3, [r3, #4]
 800608a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800608e:	68fa      	ldr	r2, [r7, #12]
 8006090:	429a      	cmp	r2, r3
 8006092:	d027      	beq.n	80060e4 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8006094:	4b2e      	ldr	r3, [pc, #184]	; (8006150 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8006096:	6a1b      	ldr	r3, [r3, #32]
 8006098:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800609c:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800609e:	4b2e      	ldr	r3, [pc, #184]	; (8006158 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 80060a0:	2201      	movs	r2, #1
 80060a2:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 80060a4:	4b2c      	ldr	r3, [pc, #176]	; (8006158 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 80060a6:	2200      	movs	r2, #0
 80060a8:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 80060aa:	4a29      	ldr	r2, [pc, #164]	; (8006150 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80060ac:	68fb      	ldr	r3, [r7, #12]
 80060ae:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 80060b0:	68fb      	ldr	r3, [r7, #12]
 80060b2:	f003 0301 	and.w	r3, r3, #1
 80060b6:	2b00      	cmp	r3, #0
 80060b8:	d014      	beq.n	80060e4 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80060ba:	f7fd ff9d 	bl	8003ff8 <HAL_GetTick>
 80060be:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80060c0:	e00a      	b.n	80060d8 <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80060c2:	f7fd ff99 	bl	8003ff8 <HAL_GetTick>
 80060c6:	4602      	mov	r2, r0
 80060c8:	693b      	ldr	r3, [r7, #16]
 80060ca:	1ad3      	subs	r3, r2, r3
 80060cc:	f241 3288 	movw	r2, #5000	; 0x1388
 80060d0:	4293      	cmp	r3, r2
 80060d2:	d901      	bls.n	80060d8 <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 80060d4:	2303      	movs	r3, #3
 80060d6:	e036      	b.n	8006146 <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80060d8:	4b1d      	ldr	r3, [pc, #116]	; (8006150 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80060da:	6a1b      	ldr	r3, [r3, #32]
 80060dc:	f003 0302 	and.w	r3, r3, #2
 80060e0:	2b00      	cmp	r3, #0
 80060e2:	d0ee      	beq.n	80060c2 <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80060e4:	4b1a      	ldr	r3, [pc, #104]	; (8006150 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80060e6:	6a1b      	ldr	r3, [r3, #32]
 80060e8:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80060ec:	687b      	ldr	r3, [r7, #4]
 80060ee:	685b      	ldr	r3, [r3, #4]
 80060f0:	4917      	ldr	r1, [pc, #92]	; (8006150 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80060f2:	4313      	orrs	r3, r2
 80060f4:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80060f6:	7dfb      	ldrb	r3, [r7, #23]
 80060f8:	2b01      	cmp	r3, #1
 80060fa:	d105      	bne.n	8006108 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80060fc:	4b14      	ldr	r3, [pc, #80]	; (8006150 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80060fe:	69db      	ldr	r3, [r3, #28]
 8006100:	4a13      	ldr	r2, [pc, #76]	; (8006150 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8006102:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8006106:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8006108:	687b      	ldr	r3, [r7, #4]
 800610a:	681b      	ldr	r3, [r3, #0]
 800610c:	f003 0302 	and.w	r3, r3, #2
 8006110:	2b00      	cmp	r3, #0
 8006112:	d008      	beq.n	8006126 <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8006114:	4b0e      	ldr	r3, [pc, #56]	; (8006150 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8006116:	685b      	ldr	r3, [r3, #4]
 8006118:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 800611c:	687b      	ldr	r3, [r7, #4]
 800611e:	689b      	ldr	r3, [r3, #8]
 8006120:	490b      	ldr	r1, [pc, #44]	; (8006150 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8006122:	4313      	orrs	r3, r2
 8006124:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8006126:	687b      	ldr	r3, [r7, #4]
 8006128:	681b      	ldr	r3, [r3, #0]
 800612a:	f003 0310 	and.w	r3, r3, #16
 800612e:	2b00      	cmp	r3, #0
 8006130:	d008      	beq.n	8006144 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8006132:	4b07      	ldr	r3, [pc, #28]	; (8006150 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8006134:	685b      	ldr	r3, [r3, #4]
 8006136:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 800613a:	687b      	ldr	r3, [r7, #4]
 800613c:	68db      	ldr	r3, [r3, #12]
 800613e:	4904      	ldr	r1, [pc, #16]	; (8006150 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8006140:	4313      	orrs	r3, r2
 8006142:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8006144:	2300      	movs	r3, #0
}
 8006146:	4618      	mov	r0, r3
 8006148:	3718      	adds	r7, #24
 800614a:	46bd      	mov	sp, r7
 800614c:	bd80      	pop	{r7, pc}
 800614e:	bf00      	nop
 8006150:	40021000 	.word	0x40021000
 8006154:	40007000 	.word	0x40007000
 8006158:	42420440 	.word	0x42420440

0800615c <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_USB  USB peripheral clock
  @endif
  * @retval Frequency in Hz (0: means that no available frequency for the peripheral)
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 800615c:	b580      	push	{r7, lr}
 800615e:	b088      	sub	sp, #32
 8006160:	af00      	add	r7, sp, #0
 8006162:	6078      	str	r0, [r7, #4]
#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6) || \
    defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)
  static const uint8_t aPLLMULFactorTable[16U] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
  static const uint8_t aPredivFactorTable[2U] = {1, 2};

  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
 8006164:	2300      	movs	r3, #0
 8006166:	617b      	str	r3, [r7, #20]
 8006168:	2300      	movs	r3, #0
 800616a:	61fb      	str	r3, [r7, #28]
 800616c:	2300      	movs	r3, #0
 800616e:	613b      	str	r3, [r7, #16]
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG */
  uint32_t temp_reg = 0U, frequency = 0U;
 8006170:	2300      	movs	r3, #0
 8006172:	60fb      	str	r3, [r7, #12]
 8006174:	2300      	movs	r3, #0
 8006176:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  switch (PeriphClk)
 8006178:	687b      	ldr	r3, [r7, #4]
 800617a:	2b10      	cmp	r3, #16
 800617c:	d00a      	beq.n	8006194 <HAL_RCCEx_GetPeriphCLKFreq+0x38>
 800617e:	687b      	ldr	r3, [r7, #4]
 8006180:	2b10      	cmp	r3, #16
 8006182:	f200 808a 	bhi.w	800629a <HAL_RCCEx_GetPeriphCLKFreq+0x13e>
 8006186:	687b      	ldr	r3, [r7, #4]
 8006188:	2b01      	cmp	r3, #1
 800618a:	d045      	beq.n	8006218 <HAL_RCCEx_GetPeriphCLKFreq+0xbc>
 800618c:	687b      	ldr	r3, [r7, #4]
 800618e:	2b02      	cmp	r3, #2
 8006190:	d075      	beq.n	800627e <HAL_RCCEx_GetPeriphCLKFreq+0x122>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
      break;
    }
    default:
    {
      break;
 8006192:	e082      	b.n	800629a <HAL_RCCEx_GetPeriphCLKFreq+0x13e>
      temp_reg = RCC->CFGR;
 8006194:	4b46      	ldr	r3, [pc, #280]	; (80062b0 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8006196:	685b      	ldr	r3, [r3, #4]
 8006198:	60fb      	str	r3, [r7, #12]
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLON))
 800619a:	4b45      	ldr	r3, [pc, #276]	; (80062b0 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 800619c:	681b      	ldr	r3, [r3, #0]
 800619e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80061a2:	2b00      	cmp	r3, #0
 80061a4:	d07b      	beq.n	800629e <HAL_RCCEx_GetPeriphCLKFreq+0x142>
        pllmul = aPLLMULFactorTable[(uint32_t)(temp_reg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80061a6:	68fb      	ldr	r3, [r7, #12]
 80061a8:	0c9b      	lsrs	r3, r3, #18
 80061aa:	f003 030f 	and.w	r3, r3, #15
 80061ae:	4a41      	ldr	r2, [pc, #260]	; (80062b4 <HAL_RCCEx_GetPeriphCLKFreq+0x158>)
 80061b0:	5cd3      	ldrb	r3, [r2, r3]
 80061b2:	613b      	str	r3, [r7, #16]
        if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80061b4:	68fb      	ldr	r3, [r7, #12]
 80061b6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80061ba:	2b00      	cmp	r3, #0
 80061bc:	d015      	beq.n	80061ea <HAL_RCCEx_GetPeriphCLKFreq+0x8e>
          prediv1 = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80061be:	4b3c      	ldr	r3, [pc, #240]	; (80062b0 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 80061c0:	685b      	ldr	r3, [r3, #4]
 80061c2:	0c5b      	lsrs	r3, r3, #17
 80061c4:	f003 0301 	and.w	r3, r3, #1
 80061c8:	4a3b      	ldr	r2, [pc, #236]	; (80062b8 <HAL_RCCEx_GetPeriphCLKFreq+0x15c>)
 80061ca:	5cd3      	ldrb	r3, [r2, r3]
 80061cc:	617b      	str	r3, [r7, #20]
          if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80061ce:	68fb      	ldr	r3, [r7, #12]
 80061d0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80061d4:	2b00      	cmp	r3, #0
 80061d6:	d00d      	beq.n	80061f4 <HAL_RCCEx_GetPeriphCLKFreq+0x98>
            pllclk = (uint32_t)((HSE_VALUE / prediv1) * pllmul);
 80061d8:	4a38      	ldr	r2, [pc, #224]	; (80062bc <HAL_RCCEx_GetPeriphCLKFreq+0x160>)
 80061da:	697b      	ldr	r3, [r7, #20]
 80061dc:	fbb2 f2f3 	udiv	r2, r2, r3
 80061e0:	693b      	ldr	r3, [r7, #16]
 80061e2:	fb02 f303 	mul.w	r3, r2, r3
 80061e6:	61fb      	str	r3, [r7, #28]
 80061e8:	e004      	b.n	80061f4 <HAL_RCCEx_GetPeriphCLKFreq+0x98>
          pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80061ea:	693b      	ldr	r3, [r7, #16]
 80061ec:	4a34      	ldr	r2, [pc, #208]	; (80062c0 <HAL_RCCEx_GetPeriphCLKFreq+0x164>)
 80061ee:	fb02 f303 	mul.w	r3, r2, r3
 80061f2:	61fb      	str	r3, [r7, #28]
        if (__HAL_RCC_GET_USB_SOURCE() == RCC_USBCLKSOURCE_PLL)
 80061f4:	4b2e      	ldr	r3, [pc, #184]	; (80062b0 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 80061f6:	685b      	ldr	r3, [r3, #4]
 80061f8:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80061fc:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8006200:	d102      	bne.n	8006208 <HAL_RCCEx_GetPeriphCLKFreq+0xac>
          frequency = pllclk;
 8006202:	69fb      	ldr	r3, [r7, #28]
 8006204:	61bb      	str	r3, [r7, #24]
      break;
 8006206:	e04a      	b.n	800629e <HAL_RCCEx_GetPeriphCLKFreq+0x142>
          frequency = (pllclk * 2) / 3;
 8006208:	69fb      	ldr	r3, [r7, #28]
 800620a:	005b      	lsls	r3, r3, #1
 800620c:	4a2d      	ldr	r2, [pc, #180]	; (80062c4 <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 800620e:	fba2 2303 	umull	r2, r3, r2, r3
 8006212:	085b      	lsrs	r3, r3, #1
 8006214:	61bb      	str	r3, [r7, #24]
      break;
 8006216:	e042      	b.n	800629e <HAL_RCCEx_GetPeriphCLKFreq+0x142>
      temp_reg = RCC->BDCR;
 8006218:	4b25      	ldr	r3, [pc, #148]	; (80062b0 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 800621a:	6a1b      	ldr	r3, [r3, #32]
 800621c:	60fb      	str	r3, [r7, #12]
      if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSE) && (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSERDY)))
 800621e:	68fb      	ldr	r3, [r7, #12]
 8006220:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006224:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006228:	d108      	bne.n	800623c <HAL_RCCEx_GetPeriphCLKFreq+0xe0>
 800622a:	68fb      	ldr	r3, [r7, #12]
 800622c:	f003 0302 	and.w	r3, r3, #2
 8006230:	2b00      	cmp	r3, #0
 8006232:	d003      	beq.n	800623c <HAL_RCCEx_GetPeriphCLKFreq+0xe0>
        frequency = LSE_VALUE;
 8006234:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8006238:	61bb      	str	r3, [r7, #24]
 800623a:	e01f      	b.n	800627c <HAL_RCCEx_GetPeriphCLKFreq+0x120>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSI) && (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)))
 800623c:	68fb      	ldr	r3, [r7, #12]
 800623e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006242:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006246:	d109      	bne.n	800625c <HAL_RCCEx_GetPeriphCLKFreq+0x100>
 8006248:	4b19      	ldr	r3, [pc, #100]	; (80062b0 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 800624a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800624c:	f003 0302 	and.w	r3, r3, #2
 8006250:	2b00      	cmp	r3, #0
 8006252:	d003      	beq.n	800625c <HAL_RCCEx_GetPeriphCLKFreq+0x100>
        frequency = LSI_VALUE;
 8006254:	f649 4340 	movw	r3, #40000	; 0x9c40
 8006258:	61bb      	str	r3, [r7, #24]
 800625a:	e00f      	b.n	800627c <HAL_RCCEx_GetPeriphCLKFreq+0x120>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_HSE_DIV128) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)))
 800625c:	68fb      	ldr	r3, [r7, #12]
 800625e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006262:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8006266:	d11c      	bne.n	80062a2 <HAL_RCCEx_GetPeriphCLKFreq+0x146>
 8006268:	4b11      	ldr	r3, [pc, #68]	; (80062b0 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 800626a:	681b      	ldr	r3, [r3, #0]
 800626c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006270:	2b00      	cmp	r3, #0
 8006272:	d016      	beq.n	80062a2 <HAL_RCCEx_GetPeriphCLKFreq+0x146>
        frequency = HSE_VALUE / 128U;
 8006274:	f24f 4324 	movw	r3, #62500	; 0xf424
 8006278:	61bb      	str	r3, [r7, #24]
      break;
 800627a:	e012      	b.n	80062a2 <HAL_RCCEx_GetPeriphCLKFreq+0x146>
 800627c:	e011      	b.n	80062a2 <HAL_RCCEx_GetPeriphCLKFreq+0x146>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
 800627e:	f7ff fe85 	bl	8005f8c <HAL_RCC_GetPCLK2Freq>
 8006282:	4602      	mov	r2, r0
 8006284:	4b0a      	ldr	r3, [pc, #40]	; (80062b0 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8006286:	685b      	ldr	r3, [r3, #4]
 8006288:	0b9b      	lsrs	r3, r3, #14
 800628a:	f003 0303 	and.w	r3, r3, #3
 800628e:	3301      	adds	r3, #1
 8006290:	005b      	lsls	r3, r3, #1
 8006292:	fbb2 f3f3 	udiv	r3, r2, r3
 8006296:	61bb      	str	r3, [r7, #24]
      break;
 8006298:	e004      	b.n	80062a4 <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 800629a:	bf00      	nop
 800629c:	e002      	b.n	80062a4 <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 800629e:	bf00      	nop
 80062a0:	e000      	b.n	80062a4 <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 80062a2:	bf00      	nop
    }
  }
  return (frequency);
 80062a4:	69bb      	ldr	r3, [r7, #24]
}
 80062a6:	4618      	mov	r0, r3
 80062a8:	3720      	adds	r7, #32
 80062aa:	46bd      	mov	sp, r7
 80062ac:	bd80      	pop	{r7, pc}
 80062ae:	bf00      	nop
 80062b0:	40021000 	.word	0x40021000
 80062b4:	0800cde4 	.word	0x0800cde4
 80062b8:	0800cdf4 	.word	0x0800cdf4
 80062bc:	007a1200 	.word	0x007a1200
 80062c0:	003d0900 	.word	0x003d0900
 80062c4:	aaaaaaab 	.word	0xaaaaaaab

080062c8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80062c8:	b580      	push	{r7, lr}
 80062ca:	b082      	sub	sp, #8
 80062cc:	af00      	add	r7, sp, #0
 80062ce:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80062d0:	687b      	ldr	r3, [r7, #4]
 80062d2:	2b00      	cmp	r3, #0
 80062d4:	d101      	bne.n	80062da <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80062d6:	2301      	movs	r3, #1
 80062d8:	e041      	b.n	800635e <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80062da:	687b      	ldr	r3, [r7, #4]
 80062dc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80062e0:	b2db      	uxtb	r3, r3
 80062e2:	2b00      	cmp	r3, #0
 80062e4:	d106      	bne.n	80062f4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80062e6:	687b      	ldr	r3, [r7, #4]
 80062e8:	2200      	movs	r2, #0
 80062ea:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80062ee:	6878      	ldr	r0, [r7, #4]
 80062f0:	f7fd fbe0 	bl	8003ab4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80062f4:	687b      	ldr	r3, [r7, #4]
 80062f6:	2202      	movs	r2, #2
 80062f8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80062fc:	687b      	ldr	r3, [r7, #4]
 80062fe:	681a      	ldr	r2, [r3, #0]
 8006300:	687b      	ldr	r3, [r7, #4]
 8006302:	3304      	adds	r3, #4
 8006304:	4619      	mov	r1, r3
 8006306:	4610      	mov	r0, r2
 8006308:	f000 fd04 	bl	8006d14 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800630c:	687b      	ldr	r3, [r7, #4]
 800630e:	2201      	movs	r2, #1
 8006310:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006314:	687b      	ldr	r3, [r7, #4]
 8006316:	2201      	movs	r2, #1
 8006318:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800631c:	687b      	ldr	r3, [r7, #4]
 800631e:	2201      	movs	r2, #1
 8006320:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006324:	687b      	ldr	r3, [r7, #4]
 8006326:	2201      	movs	r2, #1
 8006328:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800632c:	687b      	ldr	r3, [r7, #4]
 800632e:	2201      	movs	r2, #1
 8006330:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006334:	687b      	ldr	r3, [r7, #4]
 8006336:	2201      	movs	r2, #1
 8006338:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800633c:	687b      	ldr	r3, [r7, #4]
 800633e:	2201      	movs	r2, #1
 8006340:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8006344:	687b      	ldr	r3, [r7, #4]
 8006346:	2201      	movs	r2, #1
 8006348:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800634c:	687b      	ldr	r3, [r7, #4]
 800634e:	2201      	movs	r2, #1
 8006350:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006354:	687b      	ldr	r3, [r7, #4]
 8006356:	2201      	movs	r2, #1
 8006358:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800635c:	2300      	movs	r3, #0
}
 800635e:	4618      	mov	r0, r3
 8006360:	3708      	adds	r7, #8
 8006362:	46bd      	mov	sp, r7
 8006364:	bd80      	pop	{r7, pc}
	...

08006368 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8006368:	b480      	push	{r7}
 800636a:	b085      	sub	sp, #20
 800636c:	af00      	add	r7, sp, #0
 800636e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8006370:	687b      	ldr	r3, [r7, #4]
 8006372:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006376:	b2db      	uxtb	r3, r3
 8006378:	2b01      	cmp	r3, #1
 800637a:	d001      	beq.n	8006380 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 800637c:	2301      	movs	r3, #1
 800637e:	e032      	b.n	80063e6 <HAL_TIM_Base_Start+0x7e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006380:	687b      	ldr	r3, [r7, #4]
 8006382:	2202      	movs	r2, #2
 8006384:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006388:	687b      	ldr	r3, [r7, #4]
 800638a:	681b      	ldr	r3, [r3, #0]
 800638c:	4a18      	ldr	r2, [pc, #96]	; (80063f0 <HAL_TIM_Base_Start+0x88>)
 800638e:	4293      	cmp	r3, r2
 8006390:	d00e      	beq.n	80063b0 <HAL_TIM_Base_Start+0x48>
 8006392:	687b      	ldr	r3, [r7, #4]
 8006394:	681b      	ldr	r3, [r3, #0]
 8006396:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800639a:	d009      	beq.n	80063b0 <HAL_TIM_Base_Start+0x48>
 800639c:	687b      	ldr	r3, [r7, #4]
 800639e:	681b      	ldr	r3, [r3, #0]
 80063a0:	4a14      	ldr	r2, [pc, #80]	; (80063f4 <HAL_TIM_Base_Start+0x8c>)
 80063a2:	4293      	cmp	r3, r2
 80063a4:	d004      	beq.n	80063b0 <HAL_TIM_Base_Start+0x48>
 80063a6:	687b      	ldr	r3, [r7, #4]
 80063a8:	681b      	ldr	r3, [r3, #0]
 80063aa:	4a13      	ldr	r2, [pc, #76]	; (80063f8 <HAL_TIM_Base_Start+0x90>)
 80063ac:	4293      	cmp	r3, r2
 80063ae:	d111      	bne.n	80063d4 <HAL_TIM_Base_Start+0x6c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80063b0:	687b      	ldr	r3, [r7, #4]
 80063b2:	681b      	ldr	r3, [r3, #0]
 80063b4:	689b      	ldr	r3, [r3, #8]
 80063b6:	f003 0307 	and.w	r3, r3, #7
 80063ba:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80063bc:	68fb      	ldr	r3, [r7, #12]
 80063be:	2b06      	cmp	r3, #6
 80063c0:	d010      	beq.n	80063e4 <HAL_TIM_Base_Start+0x7c>
    {
      __HAL_TIM_ENABLE(htim);
 80063c2:	687b      	ldr	r3, [r7, #4]
 80063c4:	681b      	ldr	r3, [r3, #0]
 80063c6:	681a      	ldr	r2, [r3, #0]
 80063c8:	687b      	ldr	r3, [r7, #4]
 80063ca:	681b      	ldr	r3, [r3, #0]
 80063cc:	f042 0201 	orr.w	r2, r2, #1
 80063d0:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80063d2:	e007      	b.n	80063e4 <HAL_TIM_Base_Start+0x7c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80063d4:	687b      	ldr	r3, [r7, #4]
 80063d6:	681b      	ldr	r3, [r3, #0]
 80063d8:	681a      	ldr	r2, [r3, #0]
 80063da:	687b      	ldr	r3, [r7, #4]
 80063dc:	681b      	ldr	r3, [r3, #0]
 80063de:	f042 0201 	orr.w	r2, r2, #1
 80063e2:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80063e4:	2300      	movs	r3, #0
}
 80063e6:	4618      	mov	r0, r3
 80063e8:	3714      	adds	r7, #20
 80063ea:	46bd      	mov	sp, r7
 80063ec:	bc80      	pop	{r7}
 80063ee:	4770      	bx	lr
 80063f0:	40012c00 	.word	0x40012c00
 80063f4:	40000400 	.word	0x40000400
 80063f8:	40000800 	.word	0x40000800

080063fc <HAL_TIM_Base_Stop>:
  * @brief  Stops the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop(TIM_HandleTypeDef *htim)
{
 80063fc:	b480      	push	{r7}
 80063fe:	b083      	sub	sp, #12
 8006400:	af00      	add	r7, sp, #0
 8006402:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8006404:	687b      	ldr	r3, [r7, #4]
 8006406:	681b      	ldr	r3, [r3, #0]
 8006408:	6a1a      	ldr	r2, [r3, #32]
 800640a:	f241 1311 	movw	r3, #4369	; 0x1111
 800640e:	4013      	ands	r3, r2
 8006410:	2b00      	cmp	r3, #0
 8006412:	d10f      	bne.n	8006434 <HAL_TIM_Base_Stop+0x38>
 8006414:	687b      	ldr	r3, [r7, #4]
 8006416:	681b      	ldr	r3, [r3, #0]
 8006418:	6a1a      	ldr	r2, [r3, #32]
 800641a:	f240 4344 	movw	r3, #1092	; 0x444
 800641e:	4013      	ands	r3, r2
 8006420:	2b00      	cmp	r3, #0
 8006422:	d107      	bne.n	8006434 <HAL_TIM_Base_Stop+0x38>
 8006424:	687b      	ldr	r3, [r7, #4]
 8006426:	681b      	ldr	r3, [r3, #0]
 8006428:	681a      	ldr	r2, [r3, #0]
 800642a:	687b      	ldr	r3, [r7, #4]
 800642c:	681b      	ldr	r3, [r3, #0]
 800642e:	f022 0201 	bic.w	r2, r2, #1
 8006432:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 8006434:	687b      	ldr	r3, [r7, #4]
 8006436:	2201      	movs	r2, #1
 8006438:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 800643c:	2300      	movs	r3, #0
}
 800643e:	4618      	mov	r0, r3
 8006440:	370c      	adds	r7, #12
 8006442:	46bd      	mov	sp, r7
 8006444:	bc80      	pop	{r7}
 8006446:	4770      	bx	lr

08006448 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8006448:	b480      	push	{r7}
 800644a:	b085      	sub	sp, #20
 800644c:	af00      	add	r7, sp, #0
 800644e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8006450:	687b      	ldr	r3, [r7, #4]
 8006452:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006456:	b2db      	uxtb	r3, r3
 8006458:	2b01      	cmp	r3, #1
 800645a:	d001      	beq.n	8006460 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800645c:	2301      	movs	r3, #1
 800645e:	e03a      	b.n	80064d6 <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006460:	687b      	ldr	r3, [r7, #4]
 8006462:	2202      	movs	r2, #2
 8006464:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8006468:	687b      	ldr	r3, [r7, #4]
 800646a:	681b      	ldr	r3, [r3, #0]
 800646c:	68da      	ldr	r2, [r3, #12]
 800646e:	687b      	ldr	r3, [r7, #4]
 8006470:	681b      	ldr	r3, [r3, #0]
 8006472:	f042 0201 	orr.w	r2, r2, #1
 8006476:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006478:	687b      	ldr	r3, [r7, #4]
 800647a:	681b      	ldr	r3, [r3, #0]
 800647c:	4a18      	ldr	r2, [pc, #96]	; (80064e0 <HAL_TIM_Base_Start_IT+0x98>)
 800647e:	4293      	cmp	r3, r2
 8006480:	d00e      	beq.n	80064a0 <HAL_TIM_Base_Start_IT+0x58>
 8006482:	687b      	ldr	r3, [r7, #4]
 8006484:	681b      	ldr	r3, [r3, #0]
 8006486:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800648a:	d009      	beq.n	80064a0 <HAL_TIM_Base_Start_IT+0x58>
 800648c:	687b      	ldr	r3, [r7, #4]
 800648e:	681b      	ldr	r3, [r3, #0]
 8006490:	4a14      	ldr	r2, [pc, #80]	; (80064e4 <HAL_TIM_Base_Start_IT+0x9c>)
 8006492:	4293      	cmp	r3, r2
 8006494:	d004      	beq.n	80064a0 <HAL_TIM_Base_Start_IT+0x58>
 8006496:	687b      	ldr	r3, [r7, #4]
 8006498:	681b      	ldr	r3, [r3, #0]
 800649a:	4a13      	ldr	r2, [pc, #76]	; (80064e8 <HAL_TIM_Base_Start_IT+0xa0>)
 800649c:	4293      	cmp	r3, r2
 800649e:	d111      	bne.n	80064c4 <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80064a0:	687b      	ldr	r3, [r7, #4]
 80064a2:	681b      	ldr	r3, [r3, #0]
 80064a4:	689b      	ldr	r3, [r3, #8]
 80064a6:	f003 0307 	and.w	r3, r3, #7
 80064aa:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80064ac:	68fb      	ldr	r3, [r7, #12]
 80064ae:	2b06      	cmp	r3, #6
 80064b0:	d010      	beq.n	80064d4 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 80064b2:	687b      	ldr	r3, [r7, #4]
 80064b4:	681b      	ldr	r3, [r3, #0]
 80064b6:	681a      	ldr	r2, [r3, #0]
 80064b8:	687b      	ldr	r3, [r7, #4]
 80064ba:	681b      	ldr	r3, [r3, #0]
 80064bc:	f042 0201 	orr.w	r2, r2, #1
 80064c0:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80064c2:	e007      	b.n	80064d4 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80064c4:	687b      	ldr	r3, [r7, #4]
 80064c6:	681b      	ldr	r3, [r3, #0]
 80064c8:	681a      	ldr	r2, [r3, #0]
 80064ca:	687b      	ldr	r3, [r7, #4]
 80064cc:	681b      	ldr	r3, [r3, #0]
 80064ce:	f042 0201 	orr.w	r2, r2, #1
 80064d2:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80064d4:	2300      	movs	r3, #0
}
 80064d6:	4618      	mov	r0, r3
 80064d8:	3714      	adds	r7, #20
 80064da:	46bd      	mov	sp, r7
 80064dc:	bc80      	pop	{r7}
 80064de:	4770      	bx	lr
 80064e0:	40012c00 	.word	0x40012c00
 80064e4:	40000400 	.word	0x40000400
 80064e8:	40000800 	.word	0x40000800

080064ec <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80064ec:	b580      	push	{r7, lr}
 80064ee:	b082      	sub	sp, #8
 80064f0:	af00      	add	r7, sp, #0
 80064f2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80064f4:	687b      	ldr	r3, [r7, #4]
 80064f6:	2b00      	cmp	r3, #0
 80064f8:	d101      	bne.n	80064fe <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80064fa:	2301      	movs	r3, #1
 80064fc:	e041      	b.n	8006582 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80064fe:	687b      	ldr	r3, [r7, #4]
 8006500:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006504:	b2db      	uxtb	r3, r3
 8006506:	2b00      	cmp	r3, #0
 8006508:	d106      	bne.n	8006518 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800650a:	687b      	ldr	r3, [r7, #4]
 800650c:	2200      	movs	r2, #0
 800650e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8006512:	6878      	ldr	r0, [r7, #4]
 8006514:	f000 f839 	bl	800658a <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006518:	687b      	ldr	r3, [r7, #4]
 800651a:	2202      	movs	r2, #2
 800651c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006520:	687b      	ldr	r3, [r7, #4]
 8006522:	681a      	ldr	r2, [r3, #0]
 8006524:	687b      	ldr	r3, [r7, #4]
 8006526:	3304      	adds	r3, #4
 8006528:	4619      	mov	r1, r3
 800652a:	4610      	mov	r0, r2
 800652c:	f000 fbf2 	bl	8006d14 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006530:	687b      	ldr	r3, [r7, #4]
 8006532:	2201      	movs	r2, #1
 8006534:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006538:	687b      	ldr	r3, [r7, #4]
 800653a:	2201      	movs	r2, #1
 800653c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8006540:	687b      	ldr	r3, [r7, #4]
 8006542:	2201      	movs	r2, #1
 8006544:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006548:	687b      	ldr	r3, [r7, #4]
 800654a:	2201      	movs	r2, #1
 800654c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006550:	687b      	ldr	r3, [r7, #4]
 8006552:	2201      	movs	r2, #1
 8006554:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006558:	687b      	ldr	r3, [r7, #4]
 800655a:	2201      	movs	r2, #1
 800655c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8006560:	687b      	ldr	r3, [r7, #4]
 8006562:	2201      	movs	r2, #1
 8006564:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8006568:	687b      	ldr	r3, [r7, #4]
 800656a:	2201      	movs	r2, #1
 800656c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006570:	687b      	ldr	r3, [r7, #4]
 8006572:	2201      	movs	r2, #1
 8006574:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006578:	687b      	ldr	r3, [r7, #4]
 800657a:	2201      	movs	r2, #1
 800657c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8006580:	2300      	movs	r3, #0
}
 8006582:	4618      	mov	r0, r3
 8006584:	3708      	adds	r7, #8
 8006586:	46bd      	mov	sp, r7
 8006588:	bd80      	pop	{r7, pc}

0800658a <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 800658a:	b480      	push	{r7}
 800658c:	b083      	sub	sp, #12
 800658e:	af00      	add	r7, sp, #0
 8006590:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8006592:	bf00      	nop
 8006594:	370c      	adds	r7, #12
 8006596:	46bd      	mov	sp, r7
 8006598:	bc80      	pop	{r7}
 800659a:	4770      	bx	lr

0800659c <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800659c:	b580      	push	{r7, lr}
 800659e:	b084      	sub	sp, #16
 80065a0:	af00      	add	r7, sp, #0
 80065a2:	6078      	str	r0, [r7, #4]
 80065a4:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80065a6:	683b      	ldr	r3, [r7, #0]
 80065a8:	2b00      	cmp	r3, #0
 80065aa:	d109      	bne.n	80065c0 <HAL_TIM_PWM_Start+0x24>
 80065ac:	687b      	ldr	r3, [r7, #4]
 80065ae:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80065b2:	b2db      	uxtb	r3, r3
 80065b4:	2b01      	cmp	r3, #1
 80065b6:	bf14      	ite	ne
 80065b8:	2301      	movne	r3, #1
 80065ba:	2300      	moveq	r3, #0
 80065bc:	b2db      	uxtb	r3, r3
 80065be:	e022      	b.n	8006606 <HAL_TIM_PWM_Start+0x6a>
 80065c0:	683b      	ldr	r3, [r7, #0]
 80065c2:	2b04      	cmp	r3, #4
 80065c4:	d109      	bne.n	80065da <HAL_TIM_PWM_Start+0x3e>
 80065c6:	687b      	ldr	r3, [r7, #4]
 80065c8:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 80065cc:	b2db      	uxtb	r3, r3
 80065ce:	2b01      	cmp	r3, #1
 80065d0:	bf14      	ite	ne
 80065d2:	2301      	movne	r3, #1
 80065d4:	2300      	moveq	r3, #0
 80065d6:	b2db      	uxtb	r3, r3
 80065d8:	e015      	b.n	8006606 <HAL_TIM_PWM_Start+0x6a>
 80065da:	683b      	ldr	r3, [r7, #0]
 80065dc:	2b08      	cmp	r3, #8
 80065de:	d109      	bne.n	80065f4 <HAL_TIM_PWM_Start+0x58>
 80065e0:	687b      	ldr	r3, [r7, #4]
 80065e2:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80065e6:	b2db      	uxtb	r3, r3
 80065e8:	2b01      	cmp	r3, #1
 80065ea:	bf14      	ite	ne
 80065ec:	2301      	movne	r3, #1
 80065ee:	2300      	moveq	r3, #0
 80065f0:	b2db      	uxtb	r3, r3
 80065f2:	e008      	b.n	8006606 <HAL_TIM_PWM_Start+0x6a>
 80065f4:	687b      	ldr	r3, [r7, #4]
 80065f6:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80065fa:	b2db      	uxtb	r3, r3
 80065fc:	2b01      	cmp	r3, #1
 80065fe:	bf14      	ite	ne
 8006600:	2301      	movne	r3, #1
 8006602:	2300      	moveq	r3, #0
 8006604:	b2db      	uxtb	r3, r3
 8006606:	2b00      	cmp	r3, #0
 8006608:	d001      	beq.n	800660e <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 800660a:	2301      	movs	r3, #1
 800660c:	e05e      	b.n	80066cc <HAL_TIM_PWM_Start+0x130>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800660e:	683b      	ldr	r3, [r7, #0]
 8006610:	2b00      	cmp	r3, #0
 8006612:	d104      	bne.n	800661e <HAL_TIM_PWM_Start+0x82>
 8006614:	687b      	ldr	r3, [r7, #4]
 8006616:	2202      	movs	r2, #2
 8006618:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800661c:	e013      	b.n	8006646 <HAL_TIM_PWM_Start+0xaa>
 800661e:	683b      	ldr	r3, [r7, #0]
 8006620:	2b04      	cmp	r3, #4
 8006622:	d104      	bne.n	800662e <HAL_TIM_PWM_Start+0x92>
 8006624:	687b      	ldr	r3, [r7, #4]
 8006626:	2202      	movs	r2, #2
 8006628:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800662c:	e00b      	b.n	8006646 <HAL_TIM_PWM_Start+0xaa>
 800662e:	683b      	ldr	r3, [r7, #0]
 8006630:	2b08      	cmp	r3, #8
 8006632:	d104      	bne.n	800663e <HAL_TIM_PWM_Start+0xa2>
 8006634:	687b      	ldr	r3, [r7, #4]
 8006636:	2202      	movs	r2, #2
 8006638:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800663c:	e003      	b.n	8006646 <HAL_TIM_PWM_Start+0xaa>
 800663e:	687b      	ldr	r3, [r7, #4]
 8006640:	2202      	movs	r2, #2
 8006642:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8006646:	687b      	ldr	r3, [r7, #4]
 8006648:	681b      	ldr	r3, [r3, #0]
 800664a:	2201      	movs	r2, #1
 800664c:	6839      	ldr	r1, [r7, #0]
 800664e:	4618      	mov	r0, r3
 8006650:	f000 fde0 	bl	8007214 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8006654:	687b      	ldr	r3, [r7, #4]
 8006656:	681b      	ldr	r3, [r3, #0]
 8006658:	4a1e      	ldr	r2, [pc, #120]	; (80066d4 <HAL_TIM_PWM_Start+0x138>)
 800665a:	4293      	cmp	r3, r2
 800665c:	d107      	bne.n	800666e <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800665e:	687b      	ldr	r3, [r7, #4]
 8006660:	681b      	ldr	r3, [r3, #0]
 8006662:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8006664:	687b      	ldr	r3, [r7, #4]
 8006666:	681b      	ldr	r3, [r3, #0]
 8006668:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800666c:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800666e:	687b      	ldr	r3, [r7, #4]
 8006670:	681b      	ldr	r3, [r3, #0]
 8006672:	4a18      	ldr	r2, [pc, #96]	; (80066d4 <HAL_TIM_PWM_Start+0x138>)
 8006674:	4293      	cmp	r3, r2
 8006676:	d00e      	beq.n	8006696 <HAL_TIM_PWM_Start+0xfa>
 8006678:	687b      	ldr	r3, [r7, #4]
 800667a:	681b      	ldr	r3, [r3, #0]
 800667c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006680:	d009      	beq.n	8006696 <HAL_TIM_PWM_Start+0xfa>
 8006682:	687b      	ldr	r3, [r7, #4]
 8006684:	681b      	ldr	r3, [r3, #0]
 8006686:	4a14      	ldr	r2, [pc, #80]	; (80066d8 <HAL_TIM_PWM_Start+0x13c>)
 8006688:	4293      	cmp	r3, r2
 800668a:	d004      	beq.n	8006696 <HAL_TIM_PWM_Start+0xfa>
 800668c:	687b      	ldr	r3, [r7, #4]
 800668e:	681b      	ldr	r3, [r3, #0]
 8006690:	4a12      	ldr	r2, [pc, #72]	; (80066dc <HAL_TIM_PWM_Start+0x140>)
 8006692:	4293      	cmp	r3, r2
 8006694:	d111      	bne.n	80066ba <HAL_TIM_PWM_Start+0x11e>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006696:	687b      	ldr	r3, [r7, #4]
 8006698:	681b      	ldr	r3, [r3, #0]
 800669a:	689b      	ldr	r3, [r3, #8]
 800669c:	f003 0307 	and.w	r3, r3, #7
 80066a0:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80066a2:	68fb      	ldr	r3, [r7, #12]
 80066a4:	2b06      	cmp	r3, #6
 80066a6:	d010      	beq.n	80066ca <HAL_TIM_PWM_Start+0x12e>
    {
      __HAL_TIM_ENABLE(htim);
 80066a8:	687b      	ldr	r3, [r7, #4]
 80066aa:	681b      	ldr	r3, [r3, #0]
 80066ac:	681a      	ldr	r2, [r3, #0]
 80066ae:	687b      	ldr	r3, [r7, #4]
 80066b0:	681b      	ldr	r3, [r3, #0]
 80066b2:	f042 0201 	orr.w	r2, r2, #1
 80066b6:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80066b8:	e007      	b.n	80066ca <HAL_TIM_PWM_Start+0x12e>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80066ba:	687b      	ldr	r3, [r7, #4]
 80066bc:	681b      	ldr	r3, [r3, #0]
 80066be:	681a      	ldr	r2, [r3, #0]
 80066c0:	687b      	ldr	r3, [r7, #4]
 80066c2:	681b      	ldr	r3, [r3, #0]
 80066c4:	f042 0201 	orr.w	r2, r2, #1
 80066c8:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80066ca:	2300      	movs	r3, #0
}
 80066cc:	4618      	mov	r0, r3
 80066ce:	3710      	adds	r7, #16
 80066d0:	46bd      	mov	sp, r7
 80066d2:	bd80      	pop	{r7, pc}
 80066d4:	40012c00 	.word	0x40012c00
 80066d8:	40000400 	.word	0x40000400
 80066dc:	40000800 	.word	0x40000800

080066e0 <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80066e0:	b580      	push	{r7, lr}
 80066e2:	b082      	sub	sp, #8
 80066e4:	af00      	add	r7, sp, #0
 80066e6:	6078      	str	r0, [r7, #4]
 80066e8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 80066ea:	687b      	ldr	r3, [r7, #4]
 80066ec:	681b      	ldr	r3, [r3, #0]
 80066ee:	2200      	movs	r2, #0
 80066f0:	6839      	ldr	r1, [r7, #0]
 80066f2:	4618      	mov	r0, r3
 80066f4:	f000 fd8e 	bl	8007214 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80066f8:	687b      	ldr	r3, [r7, #4]
 80066fa:	681b      	ldr	r3, [r3, #0]
 80066fc:	4a29      	ldr	r2, [pc, #164]	; (80067a4 <HAL_TIM_PWM_Stop+0xc4>)
 80066fe:	4293      	cmp	r3, r2
 8006700:	d117      	bne.n	8006732 <HAL_TIM_PWM_Stop+0x52>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 8006702:	687b      	ldr	r3, [r7, #4]
 8006704:	681b      	ldr	r3, [r3, #0]
 8006706:	6a1a      	ldr	r2, [r3, #32]
 8006708:	f241 1311 	movw	r3, #4369	; 0x1111
 800670c:	4013      	ands	r3, r2
 800670e:	2b00      	cmp	r3, #0
 8006710:	d10f      	bne.n	8006732 <HAL_TIM_PWM_Stop+0x52>
 8006712:	687b      	ldr	r3, [r7, #4]
 8006714:	681b      	ldr	r3, [r3, #0]
 8006716:	6a1a      	ldr	r2, [r3, #32]
 8006718:	f240 4344 	movw	r3, #1092	; 0x444
 800671c:	4013      	ands	r3, r2
 800671e:	2b00      	cmp	r3, #0
 8006720:	d107      	bne.n	8006732 <HAL_TIM_PWM_Stop+0x52>
 8006722:	687b      	ldr	r3, [r7, #4]
 8006724:	681b      	ldr	r3, [r3, #0]
 8006726:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8006728:	687b      	ldr	r3, [r7, #4]
 800672a:	681b      	ldr	r3, [r3, #0]
 800672c:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8006730:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8006732:	687b      	ldr	r3, [r7, #4]
 8006734:	681b      	ldr	r3, [r3, #0]
 8006736:	6a1a      	ldr	r2, [r3, #32]
 8006738:	f241 1311 	movw	r3, #4369	; 0x1111
 800673c:	4013      	ands	r3, r2
 800673e:	2b00      	cmp	r3, #0
 8006740:	d10f      	bne.n	8006762 <HAL_TIM_PWM_Stop+0x82>
 8006742:	687b      	ldr	r3, [r7, #4]
 8006744:	681b      	ldr	r3, [r3, #0]
 8006746:	6a1a      	ldr	r2, [r3, #32]
 8006748:	f240 4344 	movw	r3, #1092	; 0x444
 800674c:	4013      	ands	r3, r2
 800674e:	2b00      	cmp	r3, #0
 8006750:	d107      	bne.n	8006762 <HAL_TIM_PWM_Stop+0x82>
 8006752:	687b      	ldr	r3, [r7, #4]
 8006754:	681b      	ldr	r3, [r3, #0]
 8006756:	681a      	ldr	r2, [r3, #0]
 8006758:	687b      	ldr	r3, [r7, #4]
 800675a:	681b      	ldr	r3, [r3, #0]
 800675c:	f022 0201 	bic.w	r2, r2, #1
 8006760:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8006762:	683b      	ldr	r3, [r7, #0]
 8006764:	2b00      	cmp	r3, #0
 8006766:	d104      	bne.n	8006772 <HAL_TIM_PWM_Stop+0x92>
 8006768:	687b      	ldr	r3, [r7, #4]
 800676a:	2201      	movs	r2, #1
 800676c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8006770:	e013      	b.n	800679a <HAL_TIM_PWM_Stop+0xba>
 8006772:	683b      	ldr	r3, [r7, #0]
 8006774:	2b04      	cmp	r3, #4
 8006776:	d104      	bne.n	8006782 <HAL_TIM_PWM_Stop+0xa2>
 8006778:	687b      	ldr	r3, [r7, #4]
 800677a:	2201      	movs	r2, #1
 800677c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006780:	e00b      	b.n	800679a <HAL_TIM_PWM_Stop+0xba>
 8006782:	683b      	ldr	r3, [r7, #0]
 8006784:	2b08      	cmp	r3, #8
 8006786:	d104      	bne.n	8006792 <HAL_TIM_PWM_Stop+0xb2>
 8006788:	687b      	ldr	r3, [r7, #4]
 800678a:	2201      	movs	r2, #1
 800678c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006790:	e003      	b.n	800679a <HAL_TIM_PWM_Stop+0xba>
 8006792:	687b      	ldr	r3, [r7, #4]
 8006794:	2201      	movs	r2, #1
 8006796:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Return function status */
  return HAL_OK;
 800679a:	2300      	movs	r3, #0
}
 800679c:	4618      	mov	r0, r3
 800679e:	3708      	adds	r7, #8
 80067a0:	46bd      	mov	sp, r7
 80067a2:	bd80      	pop	{r7, pc}
 80067a4:	40012c00 	.word	0x40012c00

080067a8 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80067a8:	b580      	push	{r7, lr}
 80067aa:	b082      	sub	sp, #8
 80067ac:	af00      	add	r7, sp, #0
 80067ae:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80067b0:	687b      	ldr	r3, [r7, #4]
 80067b2:	681b      	ldr	r3, [r3, #0]
 80067b4:	691b      	ldr	r3, [r3, #16]
 80067b6:	f003 0302 	and.w	r3, r3, #2
 80067ba:	2b02      	cmp	r3, #2
 80067bc:	d122      	bne.n	8006804 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80067be:	687b      	ldr	r3, [r7, #4]
 80067c0:	681b      	ldr	r3, [r3, #0]
 80067c2:	68db      	ldr	r3, [r3, #12]
 80067c4:	f003 0302 	and.w	r3, r3, #2
 80067c8:	2b02      	cmp	r3, #2
 80067ca:	d11b      	bne.n	8006804 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80067cc:	687b      	ldr	r3, [r7, #4]
 80067ce:	681b      	ldr	r3, [r3, #0]
 80067d0:	f06f 0202 	mvn.w	r2, #2
 80067d4:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80067d6:	687b      	ldr	r3, [r7, #4]
 80067d8:	2201      	movs	r2, #1
 80067da:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80067dc:	687b      	ldr	r3, [r7, #4]
 80067de:	681b      	ldr	r3, [r3, #0]
 80067e0:	699b      	ldr	r3, [r3, #24]
 80067e2:	f003 0303 	and.w	r3, r3, #3
 80067e6:	2b00      	cmp	r3, #0
 80067e8:	d003      	beq.n	80067f2 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80067ea:	6878      	ldr	r0, [r7, #4]
 80067ec:	f000 fa76 	bl	8006cdc <HAL_TIM_IC_CaptureCallback>
 80067f0:	e005      	b.n	80067fe <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80067f2:	6878      	ldr	r0, [r7, #4]
 80067f4:	f000 fa69 	bl	8006cca <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80067f8:	6878      	ldr	r0, [r7, #4]
 80067fa:	f000 fa78 	bl	8006cee <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80067fe:	687b      	ldr	r3, [r7, #4]
 8006800:	2200      	movs	r2, #0
 8006802:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8006804:	687b      	ldr	r3, [r7, #4]
 8006806:	681b      	ldr	r3, [r3, #0]
 8006808:	691b      	ldr	r3, [r3, #16]
 800680a:	f003 0304 	and.w	r3, r3, #4
 800680e:	2b04      	cmp	r3, #4
 8006810:	d122      	bne.n	8006858 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8006812:	687b      	ldr	r3, [r7, #4]
 8006814:	681b      	ldr	r3, [r3, #0]
 8006816:	68db      	ldr	r3, [r3, #12]
 8006818:	f003 0304 	and.w	r3, r3, #4
 800681c:	2b04      	cmp	r3, #4
 800681e:	d11b      	bne.n	8006858 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8006820:	687b      	ldr	r3, [r7, #4]
 8006822:	681b      	ldr	r3, [r3, #0]
 8006824:	f06f 0204 	mvn.w	r2, #4
 8006828:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800682a:	687b      	ldr	r3, [r7, #4]
 800682c:	2202      	movs	r2, #2
 800682e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8006830:	687b      	ldr	r3, [r7, #4]
 8006832:	681b      	ldr	r3, [r3, #0]
 8006834:	699b      	ldr	r3, [r3, #24]
 8006836:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800683a:	2b00      	cmp	r3, #0
 800683c:	d003      	beq.n	8006846 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800683e:	6878      	ldr	r0, [r7, #4]
 8006840:	f000 fa4c 	bl	8006cdc <HAL_TIM_IC_CaptureCallback>
 8006844:	e005      	b.n	8006852 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006846:	6878      	ldr	r0, [r7, #4]
 8006848:	f000 fa3f 	bl	8006cca <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800684c:	6878      	ldr	r0, [r7, #4]
 800684e:	f000 fa4e 	bl	8006cee <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006852:	687b      	ldr	r3, [r7, #4]
 8006854:	2200      	movs	r2, #0
 8006856:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8006858:	687b      	ldr	r3, [r7, #4]
 800685a:	681b      	ldr	r3, [r3, #0]
 800685c:	691b      	ldr	r3, [r3, #16]
 800685e:	f003 0308 	and.w	r3, r3, #8
 8006862:	2b08      	cmp	r3, #8
 8006864:	d122      	bne.n	80068ac <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8006866:	687b      	ldr	r3, [r7, #4]
 8006868:	681b      	ldr	r3, [r3, #0]
 800686a:	68db      	ldr	r3, [r3, #12]
 800686c:	f003 0308 	and.w	r3, r3, #8
 8006870:	2b08      	cmp	r3, #8
 8006872:	d11b      	bne.n	80068ac <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8006874:	687b      	ldr	r3, [r7, #4]
 8006876:	681b      	ldr	r3, [r3, #0]
 8006878:	f06f 0208 	mvn.w	r2, #8
 800687c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800687e:	687b      	ldr	r3, [r7, #4]
 8006880:	2204      	movs	r2, #4
 8006882:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8006884:	687b      	ldr	r3, [r7, #4]
 8006886:	681b      	ldr	r3, [r3, #0]
 8006888:	69db      	ldr	r3, [r3, #28]
 800688a:	f003 0303 	and.w	r3, r3, #3
 800688e:	2b00      	cmp	r3, #0
 8006890:	d003      	beq.n	800689a <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006892:	6878      	ldr	r0, [r7, #4]
 8006894:	f000 fa22 	bl	8006cdc <HAL_TIM_IC_CaptureCallback>
 8006898:	e005      	b.n	80068a6 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800689a:	6878      	ldr	r0, [r7, #4]
 800689c:	f000 fa15 	bl	8006cca <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80068a0:	6878      	ldr	r0, [r7, #4]
 80068a2:	f000 fa24 	bl	8006cee <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80068a6:	687b      	ldr	r3, [r7, #4]
 80068a8:	2200      	movs	r2, #0
 80068aa:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80068ac:	687b      	ldr	r3, [r7, #4]
 80068ae:	681b      	ldr	r3, [r3, #0]
 80068b0:	691b      	ldr	r3, [r3, #16]
 80068b2:	f003 0310 	and.w	r3, r3, #16
 80068b6:	2b10      	cmp	r3, #16
 80068b8:	d122      	bne.n	8006900 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80068ba:	687b      	ldr	r3, [r7, #4]
 80068bc:	681b      	ldr	r3, [r3, #0]
 80068be:	68db      	ldr	r3, [r3, #12]
 80068c0:	f003 0310 	and.w	r3, r3, #16
 80068c4:	2b10      	cmp	r3, #16
 80068c6:	d11b      	bne.n	8006900 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80068c8:	687b      	ldr	r3, [r7, #4]
 80068ca:	681b      	ldr	r3, [r3, #0]
 80068cc:	f06f 0210 	mvn.w	r2, #16
 80068d0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80068d2:	687b      	ldr	r3, [r7, #4]
 80068d4:	2208      	movs	r2, #8
 80068d6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80068d8:	687b      	ldr	r3, [r7, #4]
 80068da:	681b      	ldr	r3, [r3, #0]
 80068dc:	69db      	ldr	r3, [r3, #28]
 80068de:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80068e2:	2b00      	cmp	r3, #0
 80068e4:	d003      	beq.n	80068ee <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80068e6:	6878      	ldr	r0, [r7, #4]
 80068e8:	f000 f9f8 	bl	8006cdc <HAL_TIM_IC_CaptureCallback>
 80068ec:	e005      	b.n	80068fa <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80068ee:	6878      	ldr	r0, [r7, #4]
 80068f0:	f000 f9eb 	bl	8006cca <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80068f4:	6878      	ldr	r0, [r7, #4]
 80068f6:	f000 f9fa 	bl	8006cee <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80068fa:	687b      	ldr	r3, [r7, #4]
 80068fc:	2200      	movs	r2, #0
 80068fe:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8006900:	687b      	ldr	r3, [r7, #4]
 8006902:	681b      	ldr	r3, [r3, #0]
 8006904:	691b      	ldr	r3, [r3, #16]
 8006906:	f003 0301 	and.w	r3, r3, #1
 800690a:	2b01      	cmp	r3, #1
 800690c:	d10e      	bne.n	800692c <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800690e:	687b      	ldr	r3, [r7, #4]
 8006910:	681b      	ldr	r3, [r3, #0]
 8006912:	68db      	ldr	r3, [r3, #12]
 8006914:	f003 0301 	and.w	r3, r3, #1
 8006918:	2b01      	cmp	r3, #1
 800691a:	d107      	bne.n	800692c <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800691c:	687b      	ldr	r3, [r7, #4]
 800691e:	681b      	ldr	r3, [r3, #0]
 8006920:	f06f 0201 	mvn.w	r2, #1
 8006924:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8006926:	6878      	ldr	r0, [r7, #4]
 8006928:	f7fc fc10 	bl	800314c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800692c:	687b      	ldr	r3, [r7, #4]
 800692e:	681b      	ldr	r3, [r3, #0]
 8006930:	691b      	ldr	r3, [r3, #16]
 8006932:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006936:	2b80      	cmp	r3, #128	; 0x80
 8006938:	d10e      	bne.n	8006958 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800693a:	687b      	ldr	r3, [r7, #4]
 800693c:	681b      	ldr	r3, [r3, #0]
 800693e:	68db      	ldr	r3, [r3, #12]
 8006940:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006944:	2b80      	cmp	r3, #128	; 0x80
 8006946:	d107      	bne.n	8006958 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8006948:	687b      	ldr	r3, [r7, #4]
 800694a:	681b      	ldr	r3, [r3, #0]
 800694c:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8006950:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8006952:	6878      	ldr	r0, [r7, #4]
 8006954:	f000 fce9 	bl	800732a <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8006958:	687b      	ldr	r3, [r7, #4]
 800695a:	681b      	ldr	r3, [r3, #0]
 800695c:	691b      	ldr	r3, [r3, #16]
 800695e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006962:	2b40      	cmp	r3, #64	; 0x40
 8006964:	d10e      	bne.n	8006984 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8006966:	687b      	ldr	r3, [r7, #4]
 8006968:	681b      	ldr	r3, [r3, #0]
 800696a:	68db      	ldr	r3, [r3, #12]
 800696c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006970:	2b40      	cmp	r3, #64	; 0x40
 8006972:	d107      	bne.n	8006984 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8006974:	687b      	ldr	r3, [r7, #4]
 8006976:	681b      	ldr	r3, [r3, #0]
 8006978:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800697c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800697e:	6878      	ldr	r0, [r7, #4]
 8006980:	f000 f9be 	bl	8006d00 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8006984:	687b      	ldr	r3, [r7, #4]
 8006986:	681b      	ldr	r3, [r3, #0]
 8006988:	691b      	ldr	r3, [r3, #16]
 800698a:	f003 0320 	and.w	r3, r3, #32
 800698e:	2b20      	cmp	r3, #32
 8006990:	d10e      	bne.n	80069b0 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8006992:	687b      	ldr	r3, [r7, #4]
 8006994:	681b      	ldr	r3, [r3, #0]
 8006996:	68db      	ldr	r3, [r3, #12]
 8006998:	f003 0320 	and.w	r3, r3, #32
 800699c:	2b20      	cmp	r3, #32
 800699e:	d107      	bne.n	80069b0 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80069a0:	687b      	ldr	r3, [r7, #4]
 80069a2:	681b      	ldr	r3, [r3, #0]
 80069a4:	f06f 0220 	mvn.w	r2, #32
 80069a8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80069aa:	6878      	ldr	r0, [r7, #4]
 80069ac:	f000 fcb4 	bl	8007318 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80069b0:	bf00      	nop
 80069b2:	3708      	adds	r7, #8
 80069b4:	46bd      	mov	sp, r7
 80069b6:	bd80      	pop	{r7, pc}

080069b8 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80069b8:	b580      	push	{r7, lr}
 80069ba:	b086      	sub	sp, #24
 80069bc:	af00      	add	r7, sp, #0
 80069be:	60f8      	str	r0, [r7, #12]
 80069c0:	60b9      	str	r1, [r7, #8]
 80069c2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80069c4:	2300      	movs	r3, #0
 80069c6:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80069c8:	68fb      	ldr	r3, [r7, #12]
 80069ca:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80069ce:	2b01      	cmp	r3, #1
 80069d0:	d101      	bne.n	80069d6 <HAL_TIM_PWM_ConfigChannel+0x1e>
 80069d2:	2302      	movs	r3, #2
 80069d4:	e0ae      	b.n	8006b34 <HAL_TIM_PWM_ConfigChannel+0x17c>
 80069d6:	68fb      	ldr	r3, [r7, #12]
 80069d8:	2201      	movs	r2, #1
 80069da:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 80069de:	687b      	ldr	r3, [r7, #4]
 80069e0:	2b0c      	cmp	r3, #12
 80069e2:	f200 809f 	bhi.w	8006b24 <HAL_TIM_PWM_ConfigChannel+0x16c>
 80069e6:	a201      	add	r2, pc, #4	; (adr r2, 80069ec <HAL_TIM_PWM_ConfigChannel+0x34>)
 80069e8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80069ec:	08006a21 	.word	0x08006a21
 80069f0:	08006b25 	.word	0x08006b25
 80069f4:	08006b25 	.word	0x08006b25
 80069f8:	08006b25 	.word	0x08006b25
 80069fc:	08006a61 	.word	0x08006a61
 8006a00:	08006b25 	.word	0x08006b25
 8006a04:	08006b25 	.word	0x08006b25
 8006a08:	08006b25 	.word	0x08006b25
 8006a0c:	08006aa3 	.word	0x08006aa3
 8006a10:	08006b25 	.word	0x08006b25
 8006a14:	08006b25 	.word	0x08006b25
 8006a18:	08006b25 	.word	0x08006b25
 8006a1c:	08006ae3 	.word	0x08006ae3
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8006a20:	68fb      	ldr	r3, [r7, #12]
 8006a22:	681b      	ldr	r3, [r3, #0]
 8006a24:	68b9      	ldr	r1, [r7, #8]
 8006a26:	4618      	mov	r0, r3
 8006a28:	f000 f9d6 	bl	8006dd8 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8006a2c:	68fb      	ldr	r3, [r7, #12]
 8006a2e:	681b      	ldr	r3, [r3, #0]
 8006a30:	699a      	ldr	r2, [r3, #24]
 8006a32:	68fb      	ldr	r3, [r7, #12]
 8006a34:	681b      	ldr	r3, [r3, #0]
 8006a36:	f042 0208 	orr.w	r2, r2, #8
 8006a3a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8006a3c:	68fb      	ldr	r3, [r7, #12]
 8006a3e:	681b      	ldr	r3, [r3, #0]
 8006a40:	699a      	ldr	r2, [r3, #24]
 8006a42:	68fb      	ldr	r3, [r7, #12]
 8006a44:	681b      	ldr	r3, [r3, #0]
 8006a46:	f022 0204 	bic.w	r2, r2, #4
 8006a4a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8006a4c:	68fb      	ldr	r3, [r7, #12]
 8006a4e:	681b      	ldr	r3, [r3, #0]
 8006a50:	6999      	ldr	r1, [r3, #24]
 8006a52:	68bb      	ldr	r3, [r7, #8]
 8006a54:	691a      	ldr	r2, [r3, #16]
 8006a56:	68fb      	ldr	r3, [r7, #12]
 8006a58:	681b      	ldr	r3, [r3, #0]
 8006a5a:	430a      	orrs	r2, r1
 8006a5c:	619a      	str	r2, [r3, #24]
      break;
 8006a5e:	e064      	b.n	8006b2a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8006a60:	68fb      	ldr	r3, [r7, #12]
 8006a62:	681b      	ldr	r3, [r3, #0]
 8006a64:	68b9      	ldr	r1, [r7, #8]
 8006a66:	4618      	mov	r0, r3
 8006a68:	f000 fa1c 	bl	8006ea4 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8006a6c:	68fb      	ldr	r3, [r7, #12]
 8006a6e:	681b      	ldr	r3, [r3, #0]
 8006a70:	699a      	ldr	r2, [r3, #24]
 8006a72:	68fb      	ldr	r3, [r7, #12]
 8006a74:	681b      	ldr	r3, [r3, #0]
 8006a76:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006a7a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8006a7c:	68fb      	ldr	r3, [r7, #12]
 8006a7e:	681b      	ldr	r3, [r3, #0]
 8006a80:	699a      	ldr	r2, [r3, #24]
 8006a82:	68fb      	ldr	r3, [r7, #12]
 8006a84:	681b      	ldr	r3, [r3, #0]
 8006a86:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006a8a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8006a8c:	68fb      	ldr	r3, [r7, #12]
 8006a8e:	681b      	ldr	r3, [r3, #0]
 8006a90:	6999      	ldr	r1, [r3, #24]
 8006a92:	68bb      	ldr	r3, [r7, #8]
 8006a94:	691b      	ldr	r3, [r3, #16]
 8006a96:	021a      	lsls	r2, r3, #8
 8006a98:	68fb      	ldr	r3, [r7, #12]
 8006a9a:	681b      	ldr	r3, [r3, #0]
 8006a9c:	430a      	orrs	r2, r1
 8006a9e:	619a      	str	r2, [r3, #24]
      break;
 8006aa0:	e043      	b.n	8006b2a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8006aa2:	68fb      	ldr	r3, [r7, #12]
 8006aa4:	681b      	ldr	r3, [r3, #0]
 8006aa6:	68b9      	ldr	r1, [r7, #8]
 8006aa8:	4618      	mov	r0, r3
 8006aaa:	f000 fa65 	bl	8006f78 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8006aae:	68fb      	ldr	r3, [r7, #12]
 8006ab0:	681b      	ldr	r3, [r3, #0]
 8006ab2:	69da      	ldr	r2, [r3, #28]
 8006ab4:	68fb      	ldr	r3, [r7, #12]
 8006ab6:	681b      	ldr	r3, [r3, #0]
 8006ab8:	f042 0208 	orr.w	r2, r2, #8
 8006abc:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8006abe:	68fb      	ldr	r3, [r7, #12]
 8006ac0:	681b      	ldr	r3, [r3, #0]
 8006ac2:	69da      	ldr	r2, [r3, #28]
 8006ac4:	68fb      	ldr	r3, [r7, #12]
 8006ac6:	681b      	ldr	r3, [r3, #0]
 8006ac8:	f022 0204 	bic.w	r2, r2, #4
 8006acc:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8006ace:	68fb      	ldr	r3, [r7, #12]
 8006ad0:	681b      	ldr	r3, [r3, #0]
 8006ad2:	69d9      	ldr	r1, [r3, #28]
 8006ad4:	68bb      	ldr	r3, [r7, #8]
 8006ad6:	691a      	ldr	r2, [r3, #16]
 8006ad8:	68fb      	ldr	r3, [r7, #12]
 8006ada:	681b      	ldr	r3, [r3, #0]
 8006adc:	430a      	orrs	r2, r1
 8006ade:	61da      	str	r2, [r3, #28]
      break;
 8006ae0:	e023      	b.n	8006b2a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8006ae2:	68fb      	ldr	r3, [r7, #12]
 8006ae4:	681b      	ldr	r3, [r3, #0]
 8006ae6:	68b9      	ldr	r1, [r7, #8]
 8006ae8:	4618      	mov	r0, r3
 8006aea:	f000 faaf 	bl	800704c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8006aee:	68fb      	ldr	r3, [r7, #12]
 8006af0:	681b      	ldr	r3, [r3, #0]
 8006af2:	69da      	ldr	r2, [r3, #28]
 8006af4:	68fb      	ldr	r3, [r7, #12]
 8006af6:	681b      	ldr	r3, [r3, #0]
 8006af8:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006afc:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8006afe:	68fb      	ldr	r3, [r7, #12]
 8006b00:	681b      	ldr	r3, [r3, #0]
 8006b02:	69da      	ldr	r2, [r3, #28]
 8006b04:	68fb      	ldr	r3, [r7, #12]
 8006b06:	681b      	ldr	r3, [r3, #0]
 8006b08:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006b0c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8006b0e:	68fb      	ldr	r3, [r7, #12]
 8006b10:	681b      	ldr	r3, [r3, #0]
 8006b12:	69d9      	ldr	r1, [r3, #28]
 8006b14:	68bb      	ldr	r3, [r7, #8]
 8006b16:	691b      	ldr	r3, [r3, #16]
 8006b18:	021a      	lsls	r2, r3, #8
 8006b1a:	68fb      	ldr	r3, [r7, #12]
 8006b1c:	681b      	ldr	r3, [r3, #0]
 8006b1e:	430a      	orrs	r2, r1
 8006b20:	61da      	str	r2, [r3, #28]
      break;
 8006b22:	e002      	b.n	8006b2a <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8006b24:	2301      	movs	r3, #1
 8006b26:	75fb      	strb	r3, [r7, #23]
      break;
 8006b28:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8006b2a:	68fb      	ldr	r3, [r7, #12]
 8006b2c:	2200      	movs	r2, #0
 8006b2e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8006b32:	7dfb      	ldrb	r3, [r7, #23]
}
 8006b34:	4618      	mov	r0, r3
 8006b36:	3718      	adds	r7, #24
 8006b38:	46bd      	mov	sp, r7
 8006b3a:	bd80      	pop	{r7, pc}

08006b3c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8006b3c:	b580      	push	{r7, lr}
 8006b3e:	b084      	sub	sp, #16
 8006b40:	af00      	add	r7, sp, #0
 8006b42:	6078      	str	r0, [r7, #4]
 8006b44:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8006b46:	2300      	movs	r3, #0
 8006b48:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8006b4a:	687b      	ldr	r3, [r7, #4]
 8006b4c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006b50:	2b01      	cmp	r3, #1
 8006b52:	d101      	bne.n	8006b58 <HAL_TIM_ConfigClockSource+0x1c>
 8006b54:	2302      	movs	r3, #2
 8006b56:	e0b4      	b.n	8006cc2 <HAL_TIM_ConfigClockSource+0x186>
 8006b58:	687b      	ldr	r3, [r7, #4]
 8006b5a:	2201      	movs	r2, #1
 8006b5c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8006b60:	687b      	ldr	r3, [r7, #4]
 8006b62:	2202      	movs	r2, #2
 8006b64:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8006b68:	687b      	ldr	r3, [r7, #4]
 8006b6a:	681b      	ldr	r3, [r3, #0]
 8006b6c:	689b      	ldr	r3, [r3, #8]
 8006b6e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8006b70:	68bb      	ldr	r3, [r7, #8]
 8006b72:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8006b76:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006b78:	68bb      	ldr	r3, [r7, #8]
 8006b7a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8006b7e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8006b80:	687b      	ldr	r3, [r7, #4]
 8006b82:	681b      	ldr	r3, [r3, #0]
 8006b84:	68ba      	ldr	r2, [r7, #8]
 8006b86:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8006b88:	683b      	ldr	r3, [r7, #0]
 8006b8a:	681b      	ldr	r3, [r3, #0]
 8006b8c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006b90:	d03e      	beq.n	8006c10 <HAL_TIM_ConfigClockSource+0xd4>
 8006b92:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006b96:	f200 8087 	bhi.w	8006ca8 <HAL_TIM_ConfigClockSource+0x16c>
 8006b9a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006b9e:	f000 8086 	beq.w	8006cae <HAL_TIM_ConfigClockSource+0x172>
 8006ba2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006ba6:	d87f      	bhi.n	8006ca8 <HAL_TIM_ConfigClockSource+0x16c>
 8006ba8:	2b70      	cmp	r3, #112	; 0x70
 8006baa:	d01a      	beq.n	8006be2 <HAL_TIM_ConfigClockSource+0xa6>
 8006bac:	2b70      	cmp	r3, #112	; 0x70
 8006bae:	d87b      	bhi.n	8006ca8 <HAL_TIM_ConfigClockSource+0x16c>
 8006bb0:	2b60      	cmp	r3, #96	; 0x60
 8006bb2:	d050      	beq.n	8006c56 <HAL_TIM_ConfigClockSource+0x11a>
 8006bb4:	2b60      	cmp	r3, #96	; 0x60
 8006bb6:	d877      	bhi.n	8006ca8 <HAL_TIM_ConfigClockSource+0x16c>
 8006bb8:	2b50      	cmp	r3, #80	; 0x50
 8006bba:	d03c      	beq.n	8006c36 <HAL_TIM_ConfigClockSource+0xfa>
 8006bbc:	2b50      	cmp	r3, #80	; 0x50
 8006bbe:	d873      	bhi.n	8006ca8 <HAL_TIM_ConfigClockSource+0x16c>
 8006bc0:	2b40      	cmp	r3, #64	; 0x40
 8006bc2:	d058      	beq.n	8006c76 <HAL_TIM_ConfigClockSource+0x13a>
 8006bc4:	2b40      	cmp	r3, #64	; 0x40
 8006bc6:	d86f      	bhi.n	8006ca8 <HAL_TIM_ConfigClockSource+0x16c>
 8006bc8:	2b30      	cmp	r3, #48	; 0x30
 8006bca:	d064      	beq.n	8006c96 <HAL_TIM_ConfigClockSource+0x15a>
 8006bcc:	2b30      	cmp	r3, #48	; 0x30
 8006bce:	d86b      	bhi.n	8006ca8 <HAL_TIM_ConfigClockSource+0x16c>
 8006bd0:	2b20      	cmp	r3, #32
 8006bd2:	d060      	beq.n	8006c96 <HAL_TIM_ConfigClockSource+0x15a>
 8006bd4:	2b20      	cmp	r3, #32
 8006bd6:	d867      	bhi.n	8006ca8 <HAL_TIM_ConfigClockSource+0x16c>
 8006bd8:	2b00      	cmp	r3, #0
 8006bda:	d05c      	beq.n	8006c96 <HAL_TIM_ConfigClockSource+0x15a>
 8006bdc:	2b10      	cmp	r3, #16
 8006bde:	d05a      	beq.n	8006c96 <HAL_TIM_ConfigClockSource+0x15a>
 8006be0:	e062      	b.n	8006ca8 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8006be2:	687b      	ldr	r3, [r7, #4]
 8006be4:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8006be6:	683b      	ldr	r3, [r7, #0]
 8006be8:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8006bea:	683b      	ldr	r3, [r7, #0]
 8006bec:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8006bee:	683b      	ldr	r3, [r7, #0]
 8006bf0:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8006bf2:	f000 faf0 	bl	80071d6 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8006bf6:	687b      	ldr	r3, [r7, #4]
 8006bf8:	681b      	ldr	r3, [r3, #0]
 8006bfa:	689b      	ldr	r3, [r3, #8]
 8006bfc:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8006bfe:	68bb      	ldr	r3, [r7, #8]
 8006c00:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8006c04:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8006c06:	687b      	ldr	r3, [r7, #4]
 8006c08:	681b      	ldr	r3, [r3, #0]
 8006c0a:	68ba      	ldr	r2, [r7, #8]
 8006c0c:	609a      	str	r2, [r3, #8]
      break;
 8006c0e:	e04f      	b.n	8006cb0 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8006c10:	687b      	ldr	r3, [r7, #4]
 8006c12:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8006c14:	683b      	ldr	r3, [r7, #0]
 8006c16:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8006c18:	683b      	ldr	r3, [r7, #0]
 8006c1a:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8006c1c:	683b      	ldr	r3, [r7, #0]
 8006c1e:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8006c20:	f000 fad9 	bl	80071d6 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8006c24:	687b      	ldr	r3, [r7, #4]
 8006c26:	681b      	ldr	r3, [r3, #0]
 8006c28:	689a      	ldr	r2, [r3, #8]
 8006c2a:	687b      	ldr	r3, [r7, #4]
 8006c2c:	681b      	ldr	r3, [r3, #0]
 8006c2e:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8006c32:	609a      	str	r2, [r3, #8]
      break;
 8006c34:	e03c      	b.n	8006cb0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8006c36:	687b      	ldr	r3, [r7, #4]
 8006c38:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8006c3a:	683b      	ldr	r3, [r7, #0]
 8006c3c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8006c3e:	683b      	ldr	r3, [r7, #0]
 8006c40:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8006c42:	461a      	mov	r2, r3
 8006c44:	f000 fa50 	bl	80070e8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8006c48:	687b      	ldr	r3, [r7, #4]
 8006c4a:	681b      	ldr	r3, [r3, #0]
 8006c4c:	2150      	movs	r1, #80	; 0x50
 8006c4e:	4618      	mov	r0, r3
 8006c50:	f000 faa7 	bl	80071a2 <TIM_ITRx_SetConfig>
      break;
 8006c54:	e02c      	b.n	8006cb0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8006c56:	687b      	ldr	r3, [r7, #4]
 8006c58:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8006c5a:	683b      	ldr	r3, [r7, #0]
 8006c5c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8006c5e:	683b      	ldr	r3, [r7, #0]
 8006c60:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8006c62:	461a      	mov	r2, r3
 8006c64:	f000 fa6e 	bl	8007144 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8006c68:	687b      	ldr	r3, [r7, #4]
 8006c6a:	681b      	ldr	r3, [r3, #0]
 8006c6c:	2160      	movs	r1, #96	; 0x60
 8006c6e:	4618      	mov	r0, r3
 8006c70:	f000 fa97 	bl	80071a2 <TIM_ITRx_SetConfig>
      break;
 8006c74:	e01c      	b.n	8006cb0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8006c76:	687b      	ldr	r3, [r7, #4]
 8006c78:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8006c7a:	683b      	ldr	r3, [r7, #0]
 8006c7c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8006c7e:	683b      	ldr	r3, [r7, #0]
 8006c80:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8006c82:	461a      	mov	r2, r3
 8006c84:	f000 fa30 	bl	80070e8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8006c88:	687b      	ldr	r3, [r7, #4]
 8006c8a:	681b      	ldr	r3, [r3, #0]
 8006c8c:	2140      	movs	r1, #64	; 0x40
 8006c8e:	4618      	mov	r0, r3
 8006c90:	f000 fa87 	bl	80071a2 <TIM_ITRx_SetConfig>
      break;
 8006c94:	e00c      	b.n	8006cb0 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8006c96:	687b      	ldr	r3, [r7, #4]
 8006c98:	681a      	ldr	r2, [r3, #0]
 8006c9a:	683b      	ldr	r3, [r7, #0]
 8006c9c:	681b      	ldr	r3, [r3, #0]
 8006c9e:	4619      	mov	r1, r3
 8006ca0:	4610      	mov	r0, r2
 8006ca2:	f000 fa7e 	bl	80071a2 <TIM_ITRx_SetConfig>
      break;
 8006ca6:	e003      	b.n	8006cb0 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8006ca8:	2301      	movs	r3, #1
 8006caa:	73fb      	strb	r3, [r7, #15]
      break;
 8006cac:	e000      	b.n	8006cb0 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8006cae:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8006cb0:	687b      	ldr	r3, [r7, #4]
 8006cb2:	2201      	movs	r2, #1
 8006cb4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8006cb8:	687b      	ldr	r3, [r7, #4]
 8006cba:	2200      	movs	r2, #0
 8006cbc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8006cc0:	7bfb      	ldrb	r3, [r7, #15]
}
 8006cc2:	4618      	mov	r0, r3
 8006cc4:	3710      	adds	r7, #16
 8006cc6:	46bd      	mov	sp, r7
 8006cc8:	bd80      	pop	{r7, pc}

08006cca <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8006cca:	b480      	push	{r7}
 8006ccc:	b083      	sub	sp, #12
 8006cce:	af00      	add	r7, sp, #0
 8006cd0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8006cd2:	bf00      	nop
 8006cd4:	370c      	adds	r7, #12
 8006cd6:	46bd      	mov	sp, r7
 8006cd8:	bc80      	pop	{r7}
 8006cda:	4770      	bx	lr

08006cdc <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8006cdc:	b480      	push	{r7}
 8006cde:	b083      	sub	sp, #12
 8006ce0:	af00      	add	r7, sp, #0
 8006ce2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8006ce4:	bf00      	nop
 8006ce6:	370c      	adds	r7, #12
 8006ce8:	46bd      	mov	sp, r7
 8006cea:	bc80      	pop	{r7}
 8006cec:	4770      	bx	lr

08006cee <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8006cee:	b480      	push	{r7}
 8006cf0:	b083      	sub	sp, #12
 8006cf2:	af00      	add	r7, sp, #0
 8006cf4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8006cf6:	bf00      	nop
 8006cf8:	370c      	adds	r7, #12
 8006cfa:	46bd      	mov	sp, r7
 8006cfc:	bc80      	pop	{r7}
 8006cfe:	4770      	bx	lr

08006d00 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8006d00:	b480      	push	{r7}
 8006d02:	b083      	sub	sp, #12
 8006d04:	af00      	add	r7, sp, #0
 8006d06:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8006d08:	bf00      	nop
 8006d0a:	370c      	adds	r7, #12
 8006d0c:	46bd      	mov	sp, r7
 8006d0e:	bc80      	pop	{r7}
 8006d10:	4770      	bx	lr
	...

08006d14 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8006d14:	b480      	push	{r7}
 8006d16:	b085      	sub	sp, #20
 8006d18:	af00      	add	r7, sp, #0
 8006d1a:	6078      	str	r0, [r7, #4]
 8006d1c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8006d1e:	687b      	ldr	r3, [r7, #4]
 8006d20:	681b      	ldr	r3, [r3, #0]
 8006d22:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006d24:	687b      	ldr	r3, [r7, #4]
 8006d26:	4a29      	ldr	r2, [pc, #164]	; (8006dcc <TIM_Base_SetConfig+0xb8>)
 8006d28:	4293      	cmp	r3, r2
 8006d2a:	d00b      	beq.n	8006d44 <TIM_Base_SetConfig+0x30>
 8006d2c:	687b      	ldr	r3, [r7, #4]
 8006d2e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006d32:	d007      	beq.n	8006d44 <TIM_Base_SetConfig+0x30>
 8006d34:	687b      	ldr	r3, [r7, #4]
 8006d36:	4a26      	ldr	r2, [pc, #152]	; (8006dd0 <TIM_Base_SetConfig+0xbc>)
 8006d38:	4293      	cmp	r3, r2
 8006d3a:	d003      	beq.n	8006d44 <TIM_Base_SetConfig+0x30>
 8006d3c:	687b      	ldr	r3, [r7, #4]
 8006d3e:	4a25      	ldr	r2, [pc, #148]	; (8006dd4 <TIM_Base_SetConfig+0xc0>)
 8006d40:	4293      	cmp	r3, r2
 8006d42:	d108      	bne.n	8006d56 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006d44:	68fb      	ldr	r3, [r7, #12]
 8006d46:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006d4a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006d4c:	683b      	ldr	r3, [r7, #0]
 8006d4e:	685b      	ldr	r3, [r3, #4]
 8006d50:	68fa      	ldr	r2, [r7, #12]
 8006d52:	4313      	orrs	r3, r2
 8006d54:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006d56:	687b      	ldr	r3, [r7, #4]
 8006d58:	4a1c      	ldr	r2, [pc, #112]	; (8006dcc <TIM_Base_SetConfig+0xb8>)
 8006d5a:	4293      	cmp	r3, r2
 8006d5c:	d00b      	beq.n	8006d76 <TIM_Base_SetConfig+0x62>
 8006d5e:	687b      	ldr	r3, [r7, #4]
 8006d60:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006d64:	d007      	beq.n	8006d76 <TIM_Base_SetConfig+0x62>
 8006d66:	687b      	ldr	r3, [r7, #4]
 8006d68:	4a19      	ldr	r2, [pc, #100]	; (8006dd0 <TIM_Base_SetConfig+0xbc>)
 8006d6a:	4293      	cmp	r3, r2
 8006d6c:	d003      	beq.n	8006d76 <TIM_Base_SetConfig+0x62>
 8006d6e:	687b      	ldr	r3, [r7, #4]
 8006d70:	4a18      	ldr	r2, [pc, #96]	; (8006dd4 <TIM_Base_SetConfig+0xc0>)
 8006d72:	4293      	cmp	r3, r2
 8006d74:	d108      	bne.n	8006d88 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8006d76:	68fb      	ldr	r3, [r7, #12]
 8006d78:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006d7c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006d7e:	683b      	ldr	r3, [r7, #0]
 8006d80:	68db      	ldr	r3, [r3, #12]
 8006d82:	68fa      	ldr	r2, [r7, #12]
 8006d84:	4313      	orrs	r3, r2
 8006d86:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006d88:	68fb      	ldr	r3, [r7, #12]
 8006d8a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8006d8e:	683b      	ldr	r3, [r7, #0]
 8006d90:	695b      	ldr	r3, [r3, #20]
 8006d92:	4313      	orrs	r3, r2
 8006d94:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8006d96:	687b      	ldr	r3, [r7, #4]
 8006d98:	68fa      	ldr	r2, [r7, #12]
 8006d9a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006d9c:	683b      	ldr	r3, [r7, #0]
 8006d9e:	689a      	ldr	r2, [r3, #8]
 8006da0:	687b      	ldr	r3, [r7, #4]
 8006da2:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006da4:	683b      	ldr	r3, [r7, #0]
 8006da6:	681a      	ldr	r2, [r3, #0]
 8006da8:	687b      	ldr	r3, [r7, #4]
 8006daa:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006dac:	687b      	ldr	r3, [r7, #4]
 8006dae:	4a07      	ldr	r2, [pc, #28]	; (8006dcc <TIM_Base_SetConfig+0xb8>)
 8006db0:	4293      	cmp	r3, r2
 8006db2:	d103      	bne.n	8006dbc <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006db4:	683b      	ldr	r3, [r7, #0]
 8006db6:	691a      	ldr	r2, [r3, #16]
 8006db8:	687b      	ldr	r3, [r7, #4]
 8006dba:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006dbc:	687b      	ldr	r3, [r7, #4]
 8006dbe:	2201      	movs	r2, #1
 8006dc0:	615a      	str	r2, [r3, #20]
}
 8006dc2:	bf00      	nop
 8006dc4:	3714      	adds	r7, #20
 8006dc6:	46bd      	mov	sp, r7
 8006dc8:	bc80      	pop	{r7}
 8006dca:	4770      	bx	lr
 8006dcc:	40012c00 	.word	0x40012c00
 8006dd0:	40000400 	.word	0x40000400
 8006dd4:	40000800 	.word	0x40000800

08006dd8 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006dd8:	b480      	push	{r7}
 8006dda:	b087      	sub	sp, #28
 8006ddc:	af00      	add	r7, sp, #0
 8006dde:	6078      	str	r0, [r7, #4]
 8006de0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006de2:	687b      	ldr	r3, [r7, #4]
 8006de4:	6a1b      	ldr	r3, [r3, #32]
 8006de6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006de8:	687b      	ldr	r3, [r7, #4]
 8006dea:	6a1b      	ldr	r3, [r3, #32]
 8006dec:	f023 0201 	bic.w	r2, r3, #1
 8006df0:	687b      	ldr	r3, [r7, #4]
 8006df2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006df4:	687b      	ldr	r3, [r7, #4]
 8006df6:	685b      	ldr	r3, [r3, #4]
 8006df8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006dfa:	687b      	ldr	r3, [r7, #4]
 8006dfc:	699b      	ldr	r3, [r3, #24]
 8006dfe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8006e00:	68fb      	ldr	r3, [r7, #12]
 8006e02:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006e06:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8006e08:	68fb      	ldr	r3, [r7, #12]
 8006e0a:	f023 0303 	bic.w	r3, r3, #3
 8006e0e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006e10:	683b      	ldr	r3, [r7, #0]
 8006e12:	681b      	ldr	r3, [r3, #0]
 8006e14:	68fa      	ldr	r2, [r7, #12]
 8006e16:	4313      	orrs	r3, r2
 8006e18:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8006e1a:	697b      	ldr	r3, [r7, #20]
 8006e1c:	f023 0302 	bic.w	r3, r3, #2
 8006e20:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8006e22:	683b      	ldr	r3, [r7, #0]
 8006e24:	689b      	ldr	r3, [r3, #8]
 8006e26:	697a      	ldr	r2, [r7, #20]
 8006e28:	4313      	orrs	r3, r2
 8006e2a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8006e2c:	687b      	ldr	r3, [r7, #4]
 8006e2e:	4a1c      	ldr	r2, [pc, #112]	; (8006ea0 <TIM_OC1_SetConfig+0xc8>)
 8006e30:	4293      	cmp	r3, r2
 8006e32:	d10c      	bne.n	8006e4e <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8006e34:	697b      	ldr	r3, [r7, #20]
 8006e36:	f023 0308 	bic.w	r3, r3, #8
 8006e3a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8006e3c:	683b      	ldr	r3, [r7, #0]
 8006e3e:	68db      	ldr	r3, [r3, #12]
 8006e40:	697a      	ldr	r2, [r7, #20]
 8006e42:	4313      	orrs	r3, r2
 8006e44:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8006e46:	697b      	ldr	r3, [r7, #20]
 8006e48:	f023 0304 	bic.w	r3, r3, #4
 8006e4c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006e4e:	687b      	ldr	r3, [r7, #4]
 8006e50:	4a13      	ldr	r2, [pc, #76]	; (8006ea0 <TIM_OC1_SetConfig+0xc8>)
 8006e52:	4293      	cmp	r3, r2
 8006e54:	d111      	bne.n	8006e7a <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8006e56:	693b      	ldr	r3, [r7, #16]
 8006e58:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006e5c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8006e5e:	693b      	ldr	r3, [r7, #16]
 8006e60:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8006e64:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8006e66:	683b      	ldr	r3, [r7, #0]
 8006e68:	695b      	ldr	r3, [r3, #20]
 8006e6a:	693a      	ldr	r2, [r7, #16]
 8006e6c:	4313      	orrs	r3, r2
 8006e6e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8006e70:	683b      	ldr	r3, [r7, #0]
 8006e72:	699b      	ldr	r3, [r3, #24]
 8006e74:	693a      	ldr	r2, [r7, #16]
 8006e76:	4313      	orrs	r3, r2
 8006e78:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006e7a:	687b      	ldr	r3, [r7, #4]
 8006e7c:	693a      	ldr	r2, [r7, #16]
 8006e7e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006e80:	687b      	ldr	r3, [r7, #4]
 8006e82:	68fa      	ldr	r2, [r7, #12]
 8006e84:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8006e86:	683b      	ldr	r3, [r7, #0]
 8006e88:	685a      	ldr	r2, [r3, #4]
 8006e8a:	687b      	ldr	r3, [r7, #4]
 8006e8c:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006e8e:	687b      	ldr	r3, [r7, #4]
 8006e90:	697a      	ldr	r2, [r7, #20]
 8006e92:	621a      	str	r2, [r3, #32]
}
 8006e94:	bf00      	nop
 8006e96:	371c      	adds	r7, #28
 8006e98:	46bd      	mov	sp, r7
 8006e9a:	bc80      	pop	{r7}
 8006e9c:	4770      	bx	lr
 8006e9e:	bf00      	nop
 8006ea0:	40012c00 	.word	0x40012c00

08006ea4 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006ea4:	b480      	push	{r7}
 8006ea6:	b087      	sub	sp, #28
 8006ea8:	af00      	add	r7, sp, #0
 8006eaa:	6078      	str	r0, [r7, #4]
 8006eac:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006eae:	687b      	ldr	r3, [r7, #4]
 8006eb0:	6a1b      	ldr	r3, [r3, #32]
 8006eb2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006eb4:	687b      	ldr	r3, [r7, #4]
 8006eb6:	6a1b      	ldr	r3, [r3, #32]
 8006eb8:	f023 0210 	bic.w	r2, r3, #16
 8006ebc:	687b      	ldr	r3, [r7, #4]
 8006ebe:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006ec0:	687b      	ldr	r3, [r7, #4]
 8006ec2:	685b      	ldr	r3, [r3, #4]
 8006ec4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006ec6:	687b      	ldr	r3, [r7, #4]
 8006ec8:	699b      	ldr	r3, [r3, #24]
 8006eca:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8006ecc:	68fb      	ldr	r3, [r7, #12]
 8006ece:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006ed2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8006ed4:	68fb      	ldr	r3, [r7, #12]
 8006ed6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006eda:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006edc:	683b      	ldr	r3, [r7, #0]
 8006ede:	681b      	ldr	r3, [r3, #0]
 8006ee0:	021b      	lsls	r3, r3, #8
 8006ee2:	68fa      	ldr	r2, [r7, #12]
 8006ee4:	4313      	orrs	r3, r2
 8006ee6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8006ee8:	697b      	ldr	r3, [r7, #20]
 8006eea:	f023 0320 	bic.w	r3, r3, #32
 8006eee:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8006ef0:	683b      	ldr	r3, [r7, #0]
 8006ef2:	689b      	ldr	r3, [r3, #8]
 8006ef4:	011b      	lsls	r3, r3, #4
 8006ef6:	697a      	ldr	r2, [r7, #20]
 8006ef8:	4313      	orrs	r3, r2
 8006efa:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8006efc:	687b      	ldr	r3, [r7, #4]
 8006efe:	4a1d      	ldr	r2, [pc, #116]	; (8006f74 <TIM_OC2_SetConfig+0xd0>)
 8006f00:	4293      	cmp	r3, r2
 8006f02:	d10d      	bne.n	8006f20 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8006f04:	697b      	ldr	r3, [r7, #20]
 8006f06:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006f0a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8006f0c:	683b      	ldr	r3, [r7, #0]
 8006f0e:	68db      	ldr	r3, [r3, #12]
 8006f10:	011b      	lsls	r3, r3, #4
 8006f12:	697a      	ldr	r2, [r7, #20]
 8006f14:	4313      	orrs	r3, r2
 8006f16:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8006f18:	697b      	ldr	r3, [r7, #20]
 8006f1a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006f1e:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006f20:	687b      	ldr	r3, [r7, #4]
 8006f22:	4a14      	ldr	r2, [pc, #80]	; (8006f74 <TIM_OC2_SetConfig+0xd0>)
 8006f24:	4293      	cmp	r3, r2
 8006f26:	d113      	bne.n	8006f50 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8006f28:	693b      	ldr	r3, [r7, #16]
 8006f2a:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8006f2e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8006f30:	693b      	ldr	r3, [r7, #16]
 8006f32:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8006f36:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8006f38:	683b      	ldr	r3, [r7, #0]
 8006f3a:	695b      	ldr	r3, [r3, #20]
 8006f3c:	009b      	lsls	r3, r3, #2
 8006f3e:	693a      	ldr	r2, [r7, #16]
 8006f40:	4313      	orrs	r3, r2
 8006f42:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8006f44:	683b      	ldr	r3, [r7, #0]
 8006f46:	699b      	ldr	r3, [r3, #24]
 8006f48:	009b      	lsls	r3, r3, #2
 8006f4a:	693a      	ldr	r2, [r7, #16]
 8006f4c:	4313      	orrs	r3, r2
 8006f4e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006f50:	687b      	ldr	r3, [r7, #4]
 8006f52:	693a      	ldr	r2, [r7, #16]
 8006f54:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006f56:	687b      	ldr	r3, [r7, #4]
 8006f58:	68fa      	ldr	r2, [r7, #12]
 8006f5a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8006f5c:	683b      	ldr	r3, [r7, #0]
 8006f5e:	685a      	ldr	r2, [r3, #4]
 8006f60:	687b      	ldr	r3, [r7, #4]
 8006f62:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006f64:	687b      	ldr	r3, [r7, #4]
 8006f66:	697a      	ldr	r2, [r7, #20]
 8006f68:	621a      	str	r2, [r3, #32]
}
 8006f6a:	bf00      	nop
 8006f6c:	371c      	adds	r7, #28
 8006f6e:	46bd      	mov	sp, r7
 8006f70:	bc80      	pop	{r7}
 8006f72:	4770      	bx	lr
 8006f74:	40012c00 	.word	0x40012c00

08006f78 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006f78:	b480      	push	{r7}
 8006f7a:	b087      	sub	sp, #28
 8006f7c:	af00      	add	r7, sp, #0
 8006f7e:	6078      	str	r0, [r7, #4]
 8006f80:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006f82:	687b      	ldr	r3, [r7, #4]
 8006f84:	6a1b      	ldr	r3, [r3, #32]
 8006f86:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8006f88:	687b      	ldr	r3, [r7, #4]
 8006f8a:	6a1b      	ldr	r3, [r3, #32]
 8006f8c:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8006f90:	687b      	ldr	r3, [r7, #4]
 8006f92:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006f94:	687b      	ldr	r3, [r7, #4]
 8006f96:	685b      	ldr	r3, [r3, #4]
 8006f98:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006f9a:	687b      	ldr	r3, [r7, #4]
 8006f9c:	69db      	ldr	r3, [r3, #28]
 8006f9e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8006fa0:	68fb      	ldr	r3, [r7, #12]
 8006fa2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006fa6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8006fa8:	68fb      	ldr	r3, [r7, #12]
 8006faa:	f023 0303 	bic.w	r3, r3, #3
 8006fae:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006fb0:	683b      	ldr	r3, [r7, #0]
 8006fb2:	681b      	ldr	r3, [r3, #0]
 8006fb4:	68fa      	ldr	r2, [r7, #12]
 8006fb6:	4313      	orrs	r3, r2
 8006fb8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8006fba:	697b      	ldr	r3, [r7, #20]
 8006fbc:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8006fc0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8006fc2:	683b      	ldr	r3, [r7, #0]
 8006fc4:	689b      	ldr	r3, [r3, #8]
 8006fc6:	021b      	lsls	r3, r3, #8
 8006fc8:	697a      	ldr	r2, [r7, #20]
 8006fca:	4313      	orrs	r3, r2
 8006fcc:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8006fce:	687b      	ldr	r3, [r7, #4]
 8006fd0:	4a1d      	ldr	r2, [pc, #116]	; (8007048 <TIM_OC3_SetConfig+0xd0>)
 8006fd2:	4293      	cmp	r3, r2
 8006fd4:	d10d      	bne.n	8006ff2 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8006fd6:	697b      	ldr	r3, [r7, #20]
 8006fd8:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8006fdc:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8006fde:	683b      	ldr	r3, [r7, #0]
 8006fe0:	68db      	ldr	r3, [r3, #12]
 8006fe2:	021b      	lsls	r3, r3, #8
 8006fe4:	697a      	ldr	r2, [r7, #20]
 8006fe6:	4313      	orrs	r3, r2
 8006fe8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8006fea:	697b      	ldr	r3, [r7, #20]
 8006fec:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8006ff0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006ff2:	687b      	ldr	r3, [r7, #4]
 8006ff4:	4a14      	ldr	r2, [pc, #80]	; (8007048 <TIM_OC3_SetConfig+0xd0>)
 8006ff6:	4293      	cmp	r3, r2
 8006ff8:	d113      	bne.n	8007022 <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8006ffa:	693b      	ldr	r3, [r7, #16]
 8006ffc:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8007000:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8007002:	693b      	ldr	r3, [r7, #16]
 8007004:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8007008:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800700a:	683b      	ldr	r3, [r7, #0]
 800700c:	695b      	ldr	r3, [r3, #20]
 800700e:	011b      	lsls	r3, r3, #4
 8007010:	693a      	ldr	r2, [r7, #16]
 8007012:	4313      	orrs	r3, r2
 8007014:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8007016:	683b      	ldr	r3, [r7, #0]
 8007018:	699b      	ldr	r3, [r3, #24]
 800701a:	011b      	lsls	r3, r3, #4
 800701c:	693a      	ldr	r2, [r7, #16]
 800701e:	4313      	orrs	r3, r2
 8007020:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007022:	687b      	ldr	r3, [r7, #4]
 8007024:	693a      	ldr	r2, [r7, #16]
 8007026:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007028:	687b      	ldr	r3, [r7, #4]
 800702a:	68fa      	ldr	r2, [r7, #12]
 800702c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800702e:	683b      	ldr	r3, [r7, #0]
 8007030:	685a      	ldr	r2, [r3, #4]
 8007032:	687b      	ldr	r3, [r7, #4]
 8007034:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007036:	687b      	ldr	r3, [r7, #4]
 8007038:	697a      	ldr	r2, [r7, #20]
 800703a:	621a      	str	r2, [r3, #32]
}
 800703c:	bf00      	nop
 800703e:	371c      	adds	r7, #28
 8007040:	46bd      	mov	sp, r7
 8007042:	bc80      	pop	{r7}
 8007044:	4770      	bx	lr
 8007046:	bf00      	nop
 8007048:	40012c00 	.word	0x40012c00

0800704c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800704c:	b480      	push	{r7}
 800704e:	b087      	sub	sp, #28
 8007050:	af00      	add	r7, sp, #0
 8007052:	6078      	str	r0, [r7, #4]
 8007054:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007056:	687b      	ldr	r3, [r7, #4]
 8007058:	6a1b      	ldr	r3, [r3, #32]
 800705a:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800705c:	687b      	ldr	r3, [r7, #4]
 800705e:	6a1b      	ldr	r3, [r3, #32]
 8007060:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8007064:	687b      	ldr	r3, [r7, #4]
 8007066:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007068:	687b      	ldr	r3, [r7, #4]
 800706a:	685b      	ldr	r3, [r3, #4]
 800706c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800706e:	687b      	ldr	r3, [r7, #4]
 8007070:	69db      	ldr	r3, [r3, #28]
 8007072:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8007074:	68fb      	ldr	r3, [r7, #12]
 8007076:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800707a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800707c:	68fb      	ldr	r3, [r7, #12]
 800707e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007082:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007084:	683b      	ldr	r3, [r7, #0]
 8007086:	681b      	ldr	r3, [r3, #0]
 8007088:	021b      	lsls	r3, r3, #8
 800708a:	68fa      	ldr	r2, [r7, #12]
 800708c:	4313      	orrs	r3, r2
 800708e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8007090:	693b      	ldr	r3, [r7, #16]
 8007092:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8007096:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8007098:	683b      	ldr	r3, [r7, #0]
 800709a:	689b      	ldr	r3, [r3, #8]
 800709c:	031b      	lsls	r3, r3, #12
 800709e:	693a      	ldr	r2, [r7, #16]
 80070a0:	4313      	orrs	r3, r2
 80070a2:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80070a4:	687b      	ldr	r3, [r7, #4]
 80070a6:	4a0f      	ldr	r2, [pc, #60]	; (80070e4 <TIM_OC4_SetConfig+0x98>)
 80070a8:	4293      	cmp	r3, r2
 80070aa:	d109      	bne.n	80070c0 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80070ac:	697b      	ldr	r3, [r7, #20]
 80070ae:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80070b2:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80070b4:	683b      	ldr	r3, [r7, #0]
 80070b6:	695b      	ldr	r3, [r3, #20]
 80070b8:	019b      	lsls	r3, r3, #6
 80070ba:	697a      	ldr	r2, [r7, #20]
 80070bc:	4313      	orrs	r3, r2
 80070be:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80070c0:	687b      	ldr	r3, [r7, #4]
 80070c2:	697a      	ldr	r2, [r7, #20]
 80070c4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80070c6:	687b      	ldr	r3, [r7, #4]
 80070c8:	68fa      	ldr	r2, [r7, #12]
 80070ca:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80070cc:	683b      	ldr	r3, [r7, #0]
 80070ce:	685a      	ldr	r2, [r3, #4]
 80070d0:	687b      	ldr	r3, [r7, #4]
 80070d2:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80070d4:	687b      	ldr	r3, [r7, #4]
 80070d6:	693a      	ldr	r2, [r7, #16]
 80070d8:	621a      	str	r2, [r3, #32]
}
 80070da:	bf00      	nop
 80070dc:	371c      	adds	r7, #28
 80070de:	46bd      	mov	sp, r7
 80070e0:	bc80      	pop	{r7}
 80070e2:	4770      	bx	lr
 80070e4:	40012c00 	.word	0x40012c00

080070e8 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80070e8:	b480      	push	{r7}
 80070ea:	b087      	sub	sp, #28
 80070ec:	af00      	add	r7, sp, #0
 80070ee:	60f8      	str	r0, [r7, #12]
 80070f0:	60b9      	str	r1, [r7, #8]
 80070f2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80070f4:	68fb      	ldr	r3, [r7, #12]
 80070f6:	6a1b      	ldr	r3, [r3, #32]
 80070f8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80070fa:	68fb      	ldr	r3, [r7, #12]
 80070fc:	6a1b      	ldr	r3, [r3, #32]
 80070fe:	f023 0201 	bic.w	r2, r3, #1
 8007102:	68fb      	ldr	r3, [r7, #12]
 8007104:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007106:	68fb      	ldr	r3, [r7, #12]
 8007108:	699b      	ldr	r3, [r3, #24]
 800710a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800710c:	693b      	ldr	r3, [r7, #16]
 800710e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8007112:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8007114:	687b      	ldr	r3, [r7, #4]
 8007116:	011b      	lsls	r3, r3, #4
 8007118:	693a      	ldr	r2, [r7, #16]
 800711a:	4313      	orrs	r3, r2
 800711c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800711e:	697b      	ldr	r3, [r7, #20]
 8007120:	f023 030a 	bic.w	r3, r3, #10
 8007124:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8007126:	697a      	ldr	r2, [r7, #20]
 8007128:	68bb      	ldr	r3, [r7, #8]
 800712a:	4313      	orrs	r3, r2
 800712c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800712e:	68fb      	ldr	r3, [r7, #12]
 8007130:	693a      	ldr	r2, [r7, #16]
 8007132:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007134:	68fb      	ldr	r3, [r7, #12]
 8007136:	697a      	ldr	r2, [r7, #20]
 8007138:	621a      	str	r2, [r3, #32]
}
 800713a:	bf00      	nop
 800713c:	371c      	adds	r7, #28
 800713e:	46bd      	mov	sp, r7
 8007140:	bc80      	pop	{r7}
 8007142:	4770      	bx	lr

08007144 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007144:	b480      	push	{r7}
 8007146:	b087      	sub	sp, #28
 8007148:	af00      	add	r7, sp, #0
 800714a:	60f8      	str	r0, [r7, #12]
 800714c:	60b9      	str	r1, [r7, #8]
 800714e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8007150:	68fb      	ldr	r3, [r7, #12]
 8007152:	6a1b      	ldr	r3, [r3, #32]
 8007154:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007156:	68fb      	ldr	r3, [r7, #12]
 8007158:	6a1b      	ldr	r3, [r3, #32]
 800715a:	f023 0210 	bic.w	r2, r3, #16
 800715e:	68fb      	ldr	r3, [r7, #12]
 8007160:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007162:	68fb      	ldr	r3, [r7, #12]
 8007164:	699b      	ldr	r3, [r3, #24]
 8007166:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8007168:	693b      	ldr	r3, [r7, #16]
 800716a:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800716e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8007170:	687b      	ldr	r3, [r7, #4]
 8007172:	031b      	lsls	r3, r3, #12
 8007174:	693a      	ldr	r2, [r7, #16]
 8007176:	4313      	orrs	r3, r2
 8007178:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800717a:	697b      	ldr	r3, [r7, #20]
 800717c:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8007180:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8007182:	68bb      	ldr	r3, [r7, #8]
 8007184:	011b      	lsls	r3, r3, #4
 8007186:	697a      	ldr	r2, [r7, #20]
 8007188:	4313      	orrs	r3, r2
 800718a:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800718c:	68fb      	ldr	r3, [r7, #12]
 800718e:	693a      	ldr	r2, [r7, #16]
 8007190:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007192:	68fb      	ldr	r3, [r7, #12]
 8007194:	697a      	ldr	r2, [r7, #20]
 8007196:	621a      	str	r2, [r3, #32]
}
 8007198:	bf00      	nop
 800719a:	371c      	adds	r7, #28
 800719c:	46bd      	mov	sp, r7
 800719e:	bc80      	pop	{r7}
 80071a0:	4770      	bx	lr

080071a2 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80071a2:	b480      	push	{r7}
 80071a4:	b085      	sub	sp, #20
 80071a6:	af00      	add	r7, sp, #0
 80071a8:	6078      	str	r0, [r7, #4]
 80071aa:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80071ac:	687b      	ldr	r3, [r7, #4]
 80071ae:	689b      	ldr	r3, [r3, #8]
 80071b0:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80071b2:	68fb      	ldr	r3, [r7, #12]
 80071b4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80071b8:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80071ba:	683a      	ldr	r2, [r7, #0]
 80071bc:	68fb      	ldr	r3, [r7, #12]
 80071be:	4313      	orrs	r3, r2
 80071c0:	f043 0307 	orr.w	r3, r3, #7
 80071c4:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80071c6:	687b      	ldr	r3, [r7, #4]
 80071c8:	68fa      	ldr	r2, [r7, #12]
 80071ca:	609a      	str	r2, [r3, #8]
}
 80071cc:	bf00      	nop
 80071ce:	3714      	adds	r7, #20
 80071d0:	46bd      	mov	sp, r7
 80071d2:	bc80      	pop	{r7}
 80071d4:	4770      	bx	lr

080071d6 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80071d6:	b480      	push	{r7}
 80071d8:	b087      	sub	sp, #28
 80071da:	af00      	add	r7, sp, #0
 80071dc:	60f8      	str	r0, [r7, #12]
 80071de:	60b9      	str	r1, [r7, #8]
 80071e0:	607a      	str	r2, [r7, #4]
 80071e2:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80071e4:	68fb      	ldr	r3, [r7, #12]
 80071e6:	689b      	ldr	r3, [r3, #8]
 80071e8:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80071ea:	697b      	ldr	r3, [r7, #20]
 80071ec:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80071f0:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80071f2:	683b      	ldr	r3, [r7, #0]
 80071f4:	021a      	lsls	r2, r3, #8
 80071f6:	687b      	ldr	r3, [r7, #4]
 80071f8:	431a      	orrs	r2, r3
 80071fa:	68bb      	ldr	r3, [r7, #8]
 80071fc:	4313      	orrs	r3, r2
 80071fe:	697a      	ldr	r2, [r7, #20]
 8007200:	4313      	orrs	r3, r2
 8007202:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007204:	68fb      	ldr	r3, [r7, #12]
 8007206:	697a      	ldr	r2, [r7, #20]
 8007208:	609a      	str	r2, [r3, #8]
}
 800720a:	bf00      	nop
 800720c:	371c      	adds	r7, #28
 800720e:	46bd      	mov	sp, r7
 8007210:	bc80      	pop	{r7}
 8007212:	4770      	bx	lr

08007214 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8007214:	b480      	push	{r7}
 8007216:	b087      	sub	sp, #28
 8007218:	af00      	add	r7, sp, #0
 800721a:	60f8      	str	r0, [r7, #12]
 800721c:	60b9      	str	r1, [r7, #8]
 800721e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8007220:	68bb      	ldr	r3, [r7, #8]
 8007222:	f003 031f 	and.w	r3, r3, #31
 8007226:	2201      	movs	r2, #1
 8007228:	fa02 f303 	lsl.w	r3, r2, r3
 800722c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800722e:	68fb      	ldr	r3, [r7, #12]
 8007230:	6a1a      	ldr	r2, [r3, #32]
 8007232:	697b      	ldr	r3, [r7, #20]
 8007234:	43db      	mvns	r3, r3
 8007236:	401a      	ands	r2, r3
 8007238:	68fb      	ldr	r3, [r7, #12]
 800723a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800723c:	68fb      	ldr	r3, [r7, #12]
 800723e:	6a1a      	ldr	r2, [r3, #32]
 8007240:	68bb      	ldr	r3, [r7, #8]
 8007242:	f003 031f 	and.w	r3, r3, #31
 8007246:	6879      	ldr	r1, [r7, #4]
 8007248:	fa01 f303 	lsl.w	r3, r1, r3
 800724c:	431a      	orrs	r2, r3
 800724e:	68fb      	ldr	r3, [r7, #12]
 8007250:	621a      	str	r2, [r3, #32]
}
 8007252:	bf00      	nop
 8007254:	371c      	adds	r7, #28
 8007256:	46bd      	mov	sp, r7
 8007258:	bc80      	pop	{r7}
 800725a:	4770      	bx	lr

0800725c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800725c:	b480      	push	{r7}
 800725e:	b085      	sub	sp, #20
 8007260:	af00      	add	r7, sp, #0
 8007262:	6078      	str	r0, [r7, #4]
 8007264:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8007266:	687b      	ldr	r3, [r7, #4]
 8007268:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800726c:	2b01      	cmp	r3, #1
 800726e:	d101      	bne.n	8007274 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8007270:	2302      	movs	r3, #2
 8007272:	e046      	b.n	8007302 <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8007274:	687b      	ldr	r3, [r7, #4]
 8007276:	2201      	movs	r2, #1
 8007278:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800727c:	687b      	ldr	r3, [r7, #4]
 800727e:	2202      	movs	r2, #2
 8007280:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8007284:	687b      	ldr	r3, [r7, #4]
 8007286:	681b      	ldr	r3, [r3, #0]
 8007288:	685b      	ldr	r3, [r3, #4]
 800728a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800728c:	687b      	ldr	r3, [r7, #4]
 800728e:	681b      	ldr	r3, [r3, #0]
 8007290:	689b      	ldr	r3, [r3, #8]
 8007292:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8007294:	68fb      	ldr	r3, [r7, #12]
 8007296:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800729a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800729c:	683b      	ldr	r3, [r7, #0]
 800729e:	681b      	ldr	r3, [r3, #0]
 80072a0:	68fa      	ldr	r2, [r7, #12]
 80072a2:	4313      	orrs	r3, r2
 80072a4:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80072a6:	687b      	ldr	r3, [r7, #4]
 80072a8:	681b      	ldr	r3, [r3, #0]
 80072aa:	68fa      	ldr	r2, [r7, #12]
 80072ac:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80072ae:	687b      	ldr	r3, [r7, #4]
 80072b0:	681b      	ldr	r3, [r3, #0]
 80072b2:	4a16      	ldr	r2, [pc, #88]	; (800730c <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 80072b4:	4293      	cmp	r3, r2
 80072b6:	d00e      	beq.n	80072d6 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80072b8:	687b      	ldr	r3, [r7, #4]
 80072ba:	681b      	ldr	r3, [r3, #0]
 80072bc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80072c0:	d009      	beq.n	80072d6 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80072c2:	687b      	ldr	r3, [r7, #4]
 80072c4:	681b      	ldr	r3, [r3, #0]
 80072c6:	4a12      	ldr	r2, [pc, #72]	; (8007310 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 80072c8:	4293      	cmp	r3, r2
 80072ca:	d004      	beq.n	80072d6 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80072cc:	687b      	ldr	r3, [r7, #4]
 80072ce:	681b      	ldr	r3, [r3, #0]
 80072d0:	4a10      	ldr	r2, [pc, #64]	; (8007314 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 80072d2:	4293      	cmp	r3, r2
 80072d4:	d10c      	bne.n	80072f0 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80072d6:	68bb      	ldr	r3, [r7, #8]
 80072d8:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80072dc:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80072de:	683b      	ldr	r3, [r7, #0]
 80072e0:	685b      	ldr	r3, [r3, #4]
 80072e2:	68ba      	ldr	r2, [r7, #8]
 80072e4:	4313      	orrs	r3, r2
 80072e6:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80072e8:	687b      	ldr	r3, [r7, #4]
 80072ea:	681b      	ldr	r3, [r3, #0]
 80072ec:	68ba      	ldr	r2, [r7, #8]
 80072ee:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80072f0:	687b      	ldr	r3, [r7, #4]
 80072f2:	2201      	movs	r2, #1
 80072f4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80072f8:	687b      	ldr	r3, [r7, #4]
 80072fa:	2200      	movs	r2, #0
 80072fc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8007300:	2300      	movs	r3, #0
}
 8007302:	4618      	mov	r0, r3
 8007304:	3714      	adds	r7, #20
 8007306:	46bd      	mov	sp, r7
 8007308:	bc80      	pop	{r7}
 800730a:	4770      	bx	lr
 800730c:	40012c00 	.word	0x40012c00
 8007310:	40000400 	.word	0x40000400
 8007314:	40000800 	.word	0x40000800

08007318 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8007318:	b480      	push	{r7}
 800731a:	b083      	sub	sp, #12
 800731c:	af00      	add	r7, sp, #0
 800731e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8007320:	bf00      	nop
 8007322:	370c      	adds	r7, #12
 8007324:	46bd      	mov	sp, r7
 8007326:	bc80      	pop	{r7}
 8007328:	4770      	bx	lr

0800732a <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800732a:	b480      	push	{r7}
 800732c:	b083      	sub	sp, #12
 800732e:	af00      	add	r7, sp, #0
 8007330:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8007332:	bf00      	nop
 8007334:	370c      	adds	r7, #12
 8007336:	46bd      	mov	sp, r7
 8007338:	bc80      	pop	{r7}
 800733a:	4770      	bx	lr

0800733c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800733c:	b580      	push	{r7, lr}
 800733e:	b082      	sub	sp, #8
 8007340:	af00      	add	r7, sp, #0
 8007342:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8007344:	687b      	ldr	r3, [r7, #4]
 8007346:	2b00      	cmp	r3, #0
 8007348:	d101      	bne.n	800734e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800734a:	2301      	movs	r3, #1
 800734c:	e042      	b.n	80073d4 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 800734e:	687b      	ldr	r3, [r7, #4]
 8007350:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8007354:	b2db      	uxtb	r3, r3
 8007356:	2b00      	cmp	r3, #0
 8007358:	d106      	bne.n	8007368 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800735a:	687b      	ldr	r3, [r7, #4]
 800735c:	2200      	movs	r2, #0
 800735e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8007362:	6878      	ldr	r0, [r7, #4]
 8007364:	f7fc fcc8 	bl	8003cf8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8007368:	687b      	ldr	r3, [r7, #4]
 800736a:	2224      	movs	r2, #36	; 0x24
 800736c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8007370:	687b      	ldr	r3, [r7, #4]
 8007372:	681b      	ldr	r3, [r3, #0]
 8007374:	68da      	ldr	r2, [r3, #12]
 8007376:	687b      	ldr	r3, [r7, #4]
 8007378:	681b      	ldr	r3, [r3, #0]
 800737a:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800737e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8007380:	6878      	ldr	r0, [r7, #4]
 8007382:	f001 f8b1 	bl	80084e8 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8007386:	687b      	ldr	r3, [r7, #4]
 8007388:	681b      	ldr	r3, [r3, #0]
 800738a:	691a      	ldr	r2, [r3, #16]
 800738c:	687b      	ldr	r3, [r7, #4]
 800738e:	681b      	ldr	r3, [r3, #0]
 8007390:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8007394:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8007396:	687b      	ldr	r3, [r7, #4]
 8007398:	681b      	ldr	r3, [r3, #0]
 800739a:	695a      	ldr	r2, [r3, #20]
 800739c:	687b      	ldr	r3, [r7, #4]
 800739e:	681b      	ldr	r3, [r3, #0]
 80073a0:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80073a4:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80073a6:	687b      	ldr	r3, [r7, #4]
 80073a8:	681b      	ldr	r3, [r3, #0]
 80073aa:	68da      	ldr	r2, [r3, #12]
 80073ac:	687b      	ldr	r3, [r7, #4]
 80073ae:	681b      	ldr	r3, [r3, #0]
 80073b0:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80073b4:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80073b6:	687b      	ldr	r3, [r7, #4]
 80073b8:	2200      	movs	r2, #0
 80073ba:	645a      	str	r2, [r3, #68]	; 0x44
  huart->gState = HAL_UART_STATE_READY;
 80073bc:	687b      	ldr	r3, [r7, #4]
 80073be:	2220      	movs	r2, #32
 80073c0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  huart->RxState = HAL_UART_STATE_READY;
 80073c4:	687b      	ldr	r3, [r7, #4]
 80073c6:	2220      	movs	r2, #32
 80073c8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80073cc:	687b      	ldr	r3, [r7, #4]
 80073ce:	2200      	movs	r2, #0
 80073d0:	635a      	str	r2, [r3, #52]	; 0x34

  return HAL_OK;
 80073d2:	2300      	movs	r3, #0
}
 80073d4:	4618      	mov	r0, r3
 80073d6:	3708      	adds	r7, #8
 80073d8:	46bd      	mov	sp, r7
 80073da:	bd80      	pop	{r7, pc}

080073dc <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80073dc:	b580      	push	{r7, lr}
 80073de:	b08a      	sub	sp, #40	; 0x28
 80073e0:	af02      	add	r7, sp, #8
 80073e2:	60f8      	str	r0, [r7, #12]
 80073e4:	60b9      	str	r1, [r7, #8]
 80073e6:	603b      	str	r3, [r7, #0]
 80073e8:	4613      	mov	r3, r2
 80073ea:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80073ec:	2300      	movs	r3, #0
 80073ee:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80073f0:	68fb      	ldr	r3, [r7, #12]
 80073f2:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80073f6:	b2db      	uxtb	r3, r3
 80073f8:	2b20      	cmp	r3, #32
 80073fa:	d16d      	bne.n	80074d8 <HAL_UART_Transmit+0xfc>
  {
    if ((pData == NULL) || (Size == 0U))
 80073fc:	68bb      	ldr	r3, [r7, #8]
 80073fe:	2b00      	cmp	r3, #0
 8007400:	d002      	beq.n	8007408 <HAL_UART_Transmit+0x2c>
 8007402:	88fb      	ldrh	r3, [r7, #6]
 8007404:	2b00      	cmp	r3, #0
 8007406:	d101      	bne.n	800740c <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8007408:	2301      	movs	r3, #1
 800740a:	e066      	b.n	80074da <HAL_UART_Transmit+0xfe>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800740c:	68fb      	ldr	r3, [r7, #12]
 800740e:	2200      	movs	r2, #0
 8007410:	645a      	str	r2, [r3, #68]	; 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8007412:	68fb      	ldr	r3, [r7, #12]
 8007414:	2221      	movs	r2, #33	; 0x21
 8007416:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800741a:	f7fc fded 	bl	8003ff8 <HAL_GetTick>
 800741e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8007420:	68fb      	ldr	r3, [r7, #12]
 8007422:	88fa      	ldrh	r2, [r7, #6]
 8007424:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8007426:	68fb      	ldr	r3, [r7, #12]
 8007428:	88fa      	ldrh	r2, [r7, #6]
 800742a:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800742c:	68fb      	ldr	r3, [r7, #12]
 800742e:	689b      	ldr	r3, [r3, #8]
 8007430:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007434:	d108      	bne.n	8007448 <HAL_UART_Transmit+0x6c>
 8007436:	68fb      	ldr	r3, [r7, #12]
 8007438:	691b      	ldr	r3, [r3, #16]
 800743a:	2b00      	cmp	r3, #0
 800743c:	d104      	bne.n	8007448 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 800743e:	2300      	movs	r3, #0
 8007440:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8007442:	68bb      	ldr	r3, [r7, #8]
 8007444:	61bb      	str	r3, [r7, #24]
 8007446:	e003      	b.n	8007450 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8007448:	68bb      	ldr	r3, [r7, #8]
 800744a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800744c:	2300      	movs	r3, #0
 800744e:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8007450:	e02a      	b.n	80074a8 <HAL_UART_Transmit+0xcc>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8007452:	683b      	ldr	r3, [r7, #0]
 8007454:	9300      	str	r3, [sp, #0]
 8007456:	697b      	ldr	r3, [r7, #20]
 8007458:	2200      	movs	r2, #0
 800745a:	2180      	movs	r1, #128	; 0x80
 800745c:	68f8      	ldr	r0, [r7, #12]
 800745e:	f000 fd78 	bl	8007f52 <UART_WaitOnFlagUntilTimeout>
 8007462:	4603      	mov	r3, r0
 8007464:	2b00      	cmp	r3, #0
 8007466:	d001      	beq.n	800746c <HAL_UART_Transmit+0x90>
      {
        return HAL_TIMEOUT;
 8007468:	2303      	movs	r3, #3
 800746a:	e036      	b.n	80074da <HAL_UART_Transmit+0xfe>
      }
      if (pdata8bits == NULL)
 800746c:	69fb      	ldr	r3, [r7, #28]
 800746e:	2b00      	cmp	r3, #0
 8007470:	d10b      	bne.n	800748a <HAL_UART_Transmit+0xae>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8007472:	69bb      	ldr	r3, [r7, #24]
 8007474:	881b      	ldrh	r3, [r3, #0]
 8007476:	461a      	mov	r2, r3
 8007478:	68fb      	ldr	r3, [r7, #12]
 800747a:	681b      	ldr	r3, [r3, #0]
 800747c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8007480:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8007482:	69bb      	ldr	r3, [r7, #24]
 8007484:	3302      	adds	r3, #2
 8007486:	61bb      	str	r3, [r7, #24]
 8007488:	e007      	b.n	800749a <HAL_UART_Transmit+0xbe>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800748a:	69fb      	ldr	r3, [r7, #28]
 800748c:	781a      	ldrb	r2, [r3, #0]
 800748e:	68fb      	ldr	r3, [r7, #12]
 8007490:	681b      	ldr	r3, [r3, #0]
 8007492:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8007494:	69fb      	ldr	r3, [r7, #28]
 8007496:	3301      	adds	r3, #1
 8007498:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800749a:	68fb      	ldr	r3, [r7, #12]
 800749c:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800749e:	b29b      	uxth	r3, r3
 80074a0:	3b01      	subs	r3, #1
 80074a2:	b29a      	uxth	r2, r3
 80074a4:	68fb      	ldr	r3, [r7, #12]
 80074a6:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 80074a8:	68fb      	ldr	r3, [r7, #12]
 80074aa:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80074ac:	b29b      	uxth	r3, r3
 80074ae:	2b00      	cmp	r3, #0
 80074b0:	d1cf      	bne.n	8007452 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80074b2:	683b      	ldr	r3, [r7, #0]
 80074b4:	9300      	str	r3, [sp, #0]
 80074b6:	697b      	ldr	r3, [r7, #20]
 80074b8:	2200      	movs	r2, #0
 80074ba:	2140      	movs	r1, #64	; 0x40
 80074bc:	68f8      	ldr	r0, [r7, #12]
 80074be:	f000 fd48 	bl	8007f52 <UART_WaitOnFlagUntilTimeout>
 80074c2:	4603      	mov	r3, r0
 80074c4:	2b00      	cmp	r3, #0
 80074c6:	d001      	beq.n	80074cc <HAL_UART_Transmit+0xf0>
    {
      return HAL_TIMEOUT;
 80074c8:	2303      	movs	r3, #3
 80074ca:	e006      	b.n	80074da <HAL_UART_Transmit+0xfe>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80074cc:	68fb      	ldr	r3, [r7, #12]
 80074ce:	2220      	movs	r2, #32
 80074d0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    return HAL_OK;
 80074d4:	2300      	movs	r3, #0
 80074d6:	e000      	b.n	80074da <HAL_UART_Transmit+0xfe>
  }
  else
  {
    return HAL_BUSY;
 80074d8:	2302      	movs	r3, #2
  }
}
 80074da:	4618      	mov	r0, r3
 80074dc:	3720      	adds	r7, #32
 80074de:	46bd      	mov	sp, r7
 80074e0:	bd80      	pop	{r7, pc}
	...

080074e4 <HAL_UART_Transmit_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 80074e4:	b580      	push	{r7, lr}
 80074e6:	b08c      	sub	sp, #48	; 0x30
 80074e8:	af00      	add	r7, sp, #0
 80074ea:	60f8      	str	r0, [r7, #12]
 80074ec:	60b9      	str	r1, [r7, #8]
 80074ee:	4613      	mov	r3, r2
 80074f0:	80fb      	strh	r3, [r7, #6]
  const uint32_t *tmp;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80074f2:	68fb      	ldr	r3, [r7, #12]
 80074f4:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80074f8:	b2db      	uxtb	r3, r3
 80074fa:	2b20      	cmp	r3, #32
 80074fc:	d156      	bne.n	80075ac <HAL_UART_Transmit_DMA+0xc8>
  {
    if ((pData == NULL) || (Size == 0U))
 80074fe:	68bb      	ldr	r3, [r7, #8]
 8007500:	2b00      	cmp	r3, #0
 8007502:	d002      	beq.n	800750a <HAL_UART_Transmit_DMA+0x26>
 8007504:	88fb      	ldrh	r3, [r7, #6]
 8007506:	2b00      	cmp	r3, #0
 8007508:	d101      	bne.n	800750e <HAL_UART_Transmit_DMA+0x2a>
    {
      return HAL_ERROR;
 800750a:	2301      	movs	r3, #1
 800750c:	e04f      	b.n	80075ae <HAL_UART_Transmit_DMA+0xca>
    }

    huart->pTxBuffPtr = pData;
 800750e:	68ba      	ldr	r2, [r7, #8]
 8007510:	68fb      	ldr	r3, [r7, #12]
 8007512:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 8007514:	68fb      	ldr	r3, [r7, #12]
 8007516:	88fa      	ldrh	r2, [r7, #6]
 8007518:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 800751a:	68fb      	ldr	r3, [r7, #12]
 800751c:	88fa      	ldrh	r2, [r7, #6]
 800751e:	84da      	strh	r2, [r3, #38]	; 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007520:	68fb      	ldr	r3, [r7, #12]
 8007522:	2200      	movs	r2, #0
 8007524:	645a      	str	r2, [r3, #68]	; 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8007526:	68fb      	ldr	r3, [r7, #12]
 8007528:	2221      	movs	r2, #33	; 0x21
 800752a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Set the UART DMA transfer complete callback */
    huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 800752e:	68fb      	ldr	r3, [r7, #12]
 8007530:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007532:	4a21      	ldr	r2, [pc, #132]	; (80075b8 <HAL_UART_Transmit_DMA+0xd4>)
 8007534:	629a      	str	r2, [r3, #40]	; 0x28

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 8007536:	68fb      	ldr	r3, [r7, #12]
 8007538:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800753a:	4a20      	ldr	r2, [pc, #128]	; (80075bc <HAL_UART_Transmit_DMA+0xd8>)
 800753c:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Set the DMA error callback */
    huart->hdmatx->XferErrorCallback = UART_DMAError;
 800753e:	68fb      	ldr	r3, [r7, #12]
 8007540:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007542:	4a1f      	ldr	r2, [pc, #124]	; (80075c0 <HAL_UART_Transmit_DMA+0xdc>)
 8007544:	631a      	str	r2, [r3, #48]	; 0x30

    /* Set the DMA abort callback */
    huart->hdmatx->XferAbortCallback = NULL;
 8007546:	68fb      	ldr	r3, [r7, #12]
 8007548:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800754a:	2200      	movs	r2, #0
 800754c:	635a      	str	r2, [r3, #52]	; 0x34

    /* Enable the UART transmit DMA channel */
    tmp = (const uint32_t *)&pData;
 800754e:	f107 0308 	add.w	r3, r7, #8
 8007552:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_DMA_Start_IT(huart->hdmatx, *(const uint32_t *)tmp, (uint32_t)&huart->Instance->DR, Size);
 8007554:	68fb      	ldr	r3, [r7, #12]
 8007556:	6b98      	ldr	r0, [r3, #56]	; 0x38
 8007558:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800755a:	6819      	ldr	r1, [r3, #0]
 800755c:	68fb      	ldr	r3, [r7, #12]
 800755e:	681b      	ldr	r3, [r3, #0]
 8007560:	3304      	adds	r3, #4
 8007562:	461a      	mov	r2, r3
 8007564:	88fb      	ldrh	r3, [r7, #6]
 8007566:	f7fd fb75 	bl	8004c54 <HAL_DMA_Start_IT>

    /* Clear the TC flag in the SR register by writing 0 to it */
    __HAL_UART_CLEAR_FLAG(huart, UART_FLAG_TC);
 800756a:	68fb      	ldr	r3, [r7, #12]
 800756c:	681b      	ldr	r3, [r3, #0]
 800756e:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8007572:	601a      	str	r2, [r3, #0]

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8007574:	68fb      	ldr	r3, [r7, #12]
 8007576:	681b      	ldr	r3, [r3, #0]
 8007578:	3314      	adds	r3, #20
 800757a:	61bb      	str	r3, [r7, #24]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800757c:	69bb      	ldr	r3, [r7, #24]
 800757e:	e853 3f00 	ldrex	r3, [r3]
 8007582:	617b      	str	r3, [r7, #20]
   return(result);
 8007584:	697b      	ldr	r3, [r7, #20]
 8007586:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800758a:	62bb      	str	r3, [r7, #40]	; 0x28
 800758c:	68fb      	ldr	r3, [r7, #12]
 800758e:	681b      	ldr	r3, [r3, #0]
 8007590:	3314      	adds	r3, #20
 8007592:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8007594:	627a      	str	r2, [r7, #36]	; 0x24
 8007596:	623b      	str	r3, [r7, #32]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007598:	6a39      	ldr	r1, [r7, #32]
 800759a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800759c:	e841 2300 	strex	r3, r2, [r1]
 80075a0:	61fb      	str	r3, [r7, #28]
   return(result);
 80075a2:	69fb      	ldr	r3, [r7, #28]
 80075a4:	2b00      	cmp	r3, #0
 80075a6:	d1e5      	bne.n	8007574 <HAL_UART_Transmit_DMA+0x90>

    return HAL_OK;
 80075a8:	2300      	movs	r3, #0
 80075aa:	e000      	b.n	80075ae <HAL_UART_Transmit_DMA+0xca>
  }
  else
  {
    return HAL_BUSY;
 80075ac:	2302      	movs	r3, #2
  }
}
 80075ae:	4618      	mov	r0, r3
 80075b0:	3730      	adds	r7, #48	; 0x30
 80075b2:	46bd      	mov	sp, r7
 80075b4:	bd80      	pop	{r7, pc}
 80075b6:	bf00      	nop
 80075b8:	08007ca1 	.word	0x08007ca1
 80075bc:	08007d3b 	.word	0x08007d3b
 80075c0:	08007ebf 	.word	0x08007ebf

080075c4 <HAL_UART_Receive_DMA>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @note   When the UART parity is enabled (PCE = 1) the received data contains the parity bit.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80075c4:	b580      	push	{r7, lr}
 80075c6:	b084      	sub	sp, #16
 80075c8:	af00      	add	r7, sp, #0
 80075ca:	60f8      	str	r0, [r7, #12]
 80075cc:	60b9      	str	r1, [r7, #8]
 80075ce:	4613      	mov	r3, r2
 80075d0:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80075d2:	68fb      	ldr	r3, [r7, #12]
 80075d4:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80075d8:	b2db      	uxtb	r3, r3
 80075da:	2b20      	cmp	r3, #32
 80075dc:	d112      	bne.n	8007604 <HAL_UART_Receive_DMA+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 80075de:	68bb      	ldr	r3, [r7, #8]
 80075e0:	2b00      	cmp	r3, #0
 80075e2:	d002      	beq.n	80075ea <HAL_UART_Receive_DMA+0x26>
 80075e4:	88fb      	ldrh	r3, [r7, #6]
 80075e6:	2b00      	cmp	r3, #0
 80075e8:	d101      	bne.n	80075ee <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 80075ea:	2301      	movs	r3, #1
 80075ec:	e00b      	b.n	8007606 <HAL_UART_Receive_DMA+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80075ee:	68fb      	ldr	r3, [r7, #12]
 80075f0:	2200      	movs	r2, #0
 80075f2:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_DMA(huart, pData, Size));
 80075f4:	88fb      	ldrh	r3, [r7, #6]
 80075f6:	461a      	mov	r2, r3
 80075f8:	68b9      	ldr	r1, [r7, #8]
 80075fa:	68f8      	ldr	r0, [r7, #12]
 80075fc:	f000 fd18 	bl	8008030 <UART_Start_Receive_DMA>
 8007600:	4603      	mov	r3, r0
 8007602:	e000      	b.n	8007606 <HAL_UART_Receive_DMA+0x42>
  }
  else
  {
    return HAL_BUSY;
 8007604:	2302      	movs	r3, #2
  }
}
 8007606:	4618      	mov	r0, r3
 8007608:	3710      	adds	r7, #16
 800760a:	46bd      	mov	sp, r7
 800760c:	bd80      	pop	{r7, pc}

0800760e <HAL_UART_DMAStop>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_DMAStop(UART_HandleTypeDef *huart)
{
 800760e:	b580      	push	{r7, lr}
 8007610:	b090      	sub	sp, #64	; 0x40
 8007612:	af00      	add	r7, sp, #0
 8007614:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 8007616:	2300      	movs	r3, #0
 8007618:	63fb      	str	r3, [r7, #60]	; 0x3c
     when calling HAL_DMA_Abort() API the DMA TX/RX Transfer complete interrupt is generated
     and the correspond call back is executed HAL_UART_TxCpltCallback() / HAL_UART_RxCpltCallback()
     */

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 800761a:	687b      	ldr	r3, [r7, #4]
 800761c:	681b      	ldr	r3, [r3, #0]
 800761e:	695b      	ldr	r3, [r3, #20]
 8007620:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007624:	2b00      	cmp	r3, #0
 8007626:	bf14      	ite	ne
 8007628:	2301      	movne	r3, #1
 800762a:	2300      	moveq	r3, #0
 800762c:	b2db      	uxtb	r3, r3
 800762e:	63fb      	str	r3, [r7, #60]	; 0x3c
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8007630:	687b      	ldr	r3, [r7, #4]
 8007632:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8007636:	b2db      	uxtb	r3, r3
 8007638:	2b21      	cmp	r3, #33	; 0x21
 800763a:	d128      	bne.n	800768e <HAL_UART_DMAStop+0x80>
 800763c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800763e:	2b00      	cmp	r3, #0
 8007640:	d025      	beq.n	800768e <HAL_UART_DMAStop+0x80>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8007642:	687b      	ldr	r3, [r7, #4]
 8007644:	681b      	ldr	r3, [r3, #0]
 8007646:	3314      	adds	r3, #20
 8007648:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800764a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800764c:	e853 3f00 	ldrex	r3, [r3]
 8007650:	623b      	str	r3, [r7, #32]
   return(result);
 8007652:	6a3b      	ldr	r3, [r7, #32]
 8007654:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8007658:	63bb      	str	r3, [r7, #56]	; 0x38
 800765a:	687b      	ldr	r3, [r7, #4]
 800765c:	681b      	ldr	r3, [r3, #0]
 800765e:	3314      	adds	r3, #20
 8007660:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8007662:	633a      	str	r2, [r7, #48]	; 0x30
 8007664:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007666:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8007668:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800766a:	e841 2300 	strex	r3, r2, [r1]
 800766e:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8007670:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007672:	2b00      	cmp	r3, #0
 8007674:	d1e5      	bne.n	8007642 <HAL_UART_DMAStop+0x34>

    /* Abort the UART DMA Tx channel */
    if (huart->hdmatx != NULL)
 8007676:	687b      	ldr	r3, [r7, #4]
 8007678:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800767a:	2b00      	cmp	r3, #0
 800767c:	d004      	beq.n	8007688 <HAL_UART_DMAStop+0x7a>
    {
      HAL_DMA_Abort(huart->hdmatx);
 800767e:	687b      	ldr	r3, [r7, #4]
 8007680:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007682:	4618      	mov	r0, r3
 8007684:	f7fd fb46 	bl	8004d14 <HAL_DMA_Abort>
    }
    UART_EndTxTransfer(huart);
 8007688:	6878      	ldr	r0, [r7, #4]
 800768a:	f000 fd6b 	bl	8008164 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800768e:	687b      	ldr	r3, [r7, #4]
 8007690:	681b      	ldr	r3, [r3, #0]
 8007692:	695b      	ldr	r3, [r3, #20]
 8007694:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007698:	2b00      	cmp	r3, #0
 800769a:	bf14      	ite	ne
 800769c:	2301      	movne	r3, #1
 800769e:	2300      	moveq	r3, #0
 80076a0:	b2db      	uxtb	r3, r3
 80076a2:	63fb      	str	r3, [r7, #60]	; 0x3c
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 80076a4:	687b      	ldr	r3, [r7, #4]
 80076a6:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80076aa:	b2db      	uxtb	r3, r3
 80076ac:	2b22      	cmp	r3, #34	; 0x22
 80076ae:	d128      	bne.n	8007702 <HAL_UART_DMAStop+0xf4>
 80076b0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80076b2:	2b00      	cmp	r3, #0
 80076b4:	d025      	beq.n	8007702 <HAL_UART_DMAStop+0xf4>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80076b6:	687b      	ldr	r3, [r7, #4]
 80076b8:	681b      	ldr	r3, [r3, #0]
 80076ba:	3314      	adds	r3, #20
 80076bc:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80076be:	693b      	ldr	r3, [r7, #16]
 80076c0:	e853 3f00 	ldrex	r3, [r3]
 80076c4:	60fb      	str	r3, [r7, #12]
   return(result);
 80076c6:	68fb      	ldr	r3, [r7, #12]
 80076c8:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80076cc:	637b      	str	r3, [r7, #52]	; 0x34
 80076ce:	687b      	ldr	r3, [r7, #4]
 80076d0:	681b      	ldr	r3, [r3, #0]
 80076d2:	3314      	adds	r3, #20
 80076d4:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80076d6:	61fa      	str	r2, [r7, #28]
 80076d8:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80076da:	69b9      	ldr	r1, [r7, #24]
 80076dc:	69fa      	ldr	r2, [r7, #28]
 80076de:	e841 2300 	strex	r3, r2, [r1]
 80076e2:	617b      	str	r3, [r7, #20]
   return(result);
 80076e4:	697b      	ldr	r3, [r7, #20]
 80076e6:	2b00      	cmp	r3, #0
 80076e8:	d1e5      	bne.n	80076b6 <HAL_UART_DMAStop+0xa8>

    /* Abort the UART DMA Rx channel */
    if (huart->hdmarx != NULL)
 80076ea:	687b      	ldr	r3, [r7, #4]
 80076ec:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80076ee:	2b00      	cmp	r3, #0
 80076f0:	d004      	beq.n	80076fc <HAL_UART_DMAStop+0xee>
    {
      HAL_DMA_Abort(huart->hdmarx);
 80076f2:	687b      	ldr	r3, [r7, #4]
 80076f4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80076f6:	4618      	mov	r0, r3
 80076f8:	f7fd fb0c 	bl	8004d14 <HAL_DMA_Abort>
    }
    UART_EndRxTransfer(huart);
 80076fc:	6878      	ldr	r0, [r7, #4]
 80076fe:	f000 fd58 	bl	80081b2 <UART_EndRxTransfer>
  }

  return HAL_OK;
 8007702:	2300      	movs	r3, #0
}
 8007704:	4618      	mov	r0, r3
 8007706:	3740      	adds	r7, #64	; 0x40
 8007708:	46bd      	mov	sp, r7
 800770a:	bd80      	pop	{r7, pc}

0800770c <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800770c:	b580      	push	{r7, lr}
 800770e:	b0ba      	sub	sp, #232	; 0xe8
 8007710:	af00      	add	r7, sp, #0
 8007712:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8007714:	687b      	ldr	r3, [r7, #4]
 8007716:	681b      	ldr	r3, [r3, #0]
 8007718:	681b      	ldr	r3, [r3, #0]
 800771a:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800771e:	687b      	ldr	r3, [r7, #4]
 8007720:	681b      	ldr	r3, [r3, #0]
 8007722:	68db      	ldr	r3, [r3, #12]
 8007724:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8007728:	687b      	ldr	r3, [r7, #4]
 800772a:	681b      	ldr	r3, [r3, #0]
 800772c:	695b      	ldr	r3, [r3, #20]
 800772e:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 8007732:	2300      	movs	r3, #0
 8007734:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 8007738:	2300      	movs	r3, #0
 800773a:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800773e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007742:	f003 030f 	and.w	r3, r3, #15
 8007746:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 800774a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800774e:	2b00      	cmp	r3, #0
 8007750:	d10f      	bne.n	8007772 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8007752:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007756:	f003 0320 	and.w	r3, r3, #32
 800775a:	2b00      	cmp	r3, #0
 800775c:	d009      	beq.n	8007772 <HAL_UART_IRQHandler+0x66>
 800775e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007762:	f003 0320 	and.w	r3, r3, #32
 8007766:	2b00      	cmp	r3, #0
 8007768:	d003      	beq.n	8007772 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 800776a:	6878      	ldr	r0, [r7, #4]
 800776c:	f000 fdfe 	bl	800836c <UART_Receive_IT>
      return;
 8007770:	e25b      	b.n	8007c2a <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8007772:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8007776:	2b00      	cmp	r3, #0
 8007778:	f000 80de 	beq.w	8007938 <HAL_UART_IRQHandler+0x22c>
 800777c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8007780:	f003 0301 	and.w	r3, r3, #1
 8007784:	2b00      	cmp	r3, #0
 8007786:	d106      	bne.n	8007796 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8007788:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800778c:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8007790:	2b00      	cmp	r3, #0
 8007792:	f000 80d1 	beq.w	8007938 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8007796:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800779a:	f003 0301 	and.w	r3, r3, #1
 800779e:	2b00      	cmp	r3, #0
 80077a0:	d00b      	beq.n	80077ba <HAL_UART_IRQHandler+0xae>
 80077a2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80077a6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80077aa:	2b00      	cmp	r3, #0
 80077ac:	d005      	beq.n	80077ba <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80077ae:	687b      	ldr	r3, [r7, #4]
 80077b0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80077b2:	f043 0201 	orr.w	r2, r3, #1
 80077b6:	687b      	ldr	r3, [r7, #4]
 80077b8:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80077ba:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80077be:	f003 0304 	and.w	r3, r3, #4
 80077c2:	2b00      	cmp	r3, #0
 80077c4:	d00b      	beq.n	80077de <HAL_UART_IRQHandler+0xd2>
 80077c6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80077ca:	f003 0301 	and.w	r3, r3, #1
 80077ce:	2b00      	cmp	r3, #0
 80077d0:	d005      	beq.n	80077de <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80077d2:	687b      	ldr	r3, [r7, #4]
 80077d4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80077d6:	f043 0202 	orr.w	r2, r3, #2
 80077da:	687b      	ldr	r3, [r7, #4]
 80077dc:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80077de:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80077e2:	f003 0302 	and.w	r3, r3, #2
 80077e6:	2b00      	cmp	r3, #0
 80077e8:	d00b      	beq.n	8007802 <HAL_UART_IRQHandler+0xf6>
 80077ea:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80077ee:	f003 0301 	and.w	r3, r3, #1
 80077f2:	2b00      	cmp	r3, #0
 80077f4:	d005      	beq.n	8007802 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80077f6:	687b      	ldr	r3, [r7, #4]
 80077f8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80077fa:	f043 0204 	orr.w	r2, r3, #4
 80077fe:	687b      	ldr	r3, [r7, #4]
 8007800:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8007802:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007806:	f003 0308 	and.w	r3, r3, #8
 800780a:	2b00      	cmp	r3, #0
 800780c:	d011      	beq.n	8007832 <HAL_UART_IRQHandler+0x126>
 800780e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007812:	f003 0320 	and.w	r3, r3, #32
 8007816:	2b00      	cmp	r3, #0
 8007818:	d105      	bne.n	8007826 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 800781a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800781e:	f003 0301 	and.w	r3, r3, #1
 8007822:	2b00      	cmp	r3, #0
 8007824:	d005      	beq.n	8007832 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8007826:	687b      	ldr	r3, [r7, #4]
 8007828:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800782a:	f043 0208 	orr.w	r2, r3, #8
 800782e:	687b      	ldr	r3, [r7, #4]
 8007830:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8007832:	687b      	ldr	r3, [r7, #4]
 8007834:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007836:	2b00      	cmp	r3, #0
 8007838:	f000 81f2 	beq.w	8007c20 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800783c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007840:	f003 0320 	and.w	r3, r3, #32
 8007844:	2b00      	cmp	r3, #0
 8007846:	d008      	beq.n	800785a <HAL_UART_IRQHandler+0x14e>
 8007848:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800784c:	f003 0320 	and.w	r3, r3, #32
 8007850:	2b00      	cmp	r3, #0
 8007852:	d002      	beq.n	800785a <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8007854:	6878      	ldr	r0, [r7, #4]
 8007856:	f000 fd89 	bl	800836c <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800785a:	687b      	ldr	r3, [r7, #4]
 800785c:	681b      	ldr	r3, [r3, #0]
 800785e:	695b      	ldr	r3, [r3, #20]
 8007860:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007864:	2b00      	cmp	r3, #0
 8007866:	bf14      	ite	ne
 8007868:	2301      	movne	r3, #1
 800786a:	2300      	moveq	r3, #0
 800786c:	b2db      	uxtb	r3, r3
 800786e:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8007872:	687b      	ldr	r3, [r7, #4]
 8007874:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007876:	f003 0308 	and.w	r3, r3, #8
 800787a:	2b00      	cmp	r3, #0
 800787c:	d103      	bne.n	8007886 <HAL_UART_IRQHandler+0x17a>
 800787e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8007882:	2b00      	cmp	r3, #0
 8007884:	d04f      	beq.n	8007926 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8007886:	6878      	ldr	r0, [r7, #4]
 8007888:	f000 fc93 	bl	80081b2 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800788c:	687b      	ldr	r3, [r7, #4]
 800788e:	681b      	ldr	r3, [r3, #0]
 8007890:	695b      	ldr	r3, [r3, #20]
 8007892:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007896:	2b00      	cmp	r3, #0
 8007898:	d041      	beq.n	800791e <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800789a:	687b      	ldr	r3, [r7, #4]
 800789c:	681b      	ldr	r3, [r3, #0]
 800789e:	3314      	adds	r3, #20
 80078a0:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80078a4:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80078a8:	e853 3f00 	ldrex	r3, [r3]
 80078ac:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 80078b0:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80078b4:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80078b8:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 80078bc:	687b      	ldr	r3, [r7, #4]
 80078be:	681b      	ldr	r3, [r3, #0]
 80078c0:	3314      	adds	r3, #20
 80078c2:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 80078c6:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 80078ca:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80078ce:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 80078d2:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 80078d6:	e841 2300 	strex	r3, r2, [r1]
 80078da:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 80078de:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 80078e2:	2b00      	cmp	r3, #0
 80078e4:	d1d9      	bne.n	800789a <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 80078e6:	687b      	ldr	r3, [r7, #4]
 80078e8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80078ea:	2b00      	cmp	r3, #0
 80078ec:	d013      	beq.n	8007916 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80078ee:	687b      	ldr	r3, [r7, #4]
 80078f0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80078f2:	4a7e      	ldr	r2, [pc, #504]	; (8007aec <HAL_UART_IRQHandler+0x3e0>)
 80078f4:	635a      	str	r2, [r3, #52]	; 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80078f6:	687b      	ldr	r3, [r7, #4]
 80078f8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80078fa:	4618      	mov	r0, r3
 80078fc:	f7fd fa46 	bl	8004d8c <HAL_DMA_Abort_IT>
 8007900:	4603      	mov	r3, r0
 8007902:	2b00      	cmp	r3, #0
 8007904:	d016      	beq.n	8007934 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8007906:	687b      	ldr	r3, [r7, #4]
 8007908:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800790a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800790c:	687a      	ldr	r2, [r7, #4]
 800790e:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8007910:	4610      	mov	r0, r2
 8007912:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007914:	e00e      	b.n	8007934 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8007916:	6878      	ldr	r0, [r7, #4]
 8007918:	f000 f9ae 	bl	8007c78 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800791c:	e00a      	b.n	8007934 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800791e:	6878      	ldr	r0, [r7, #4]
 8007920:	f000 f9aa 	bl	8007c78 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007924:	e006      	b.n	8007934 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8007926:	6878      	ldr	r0, [r7, #4]
 8007928:	f000 f9a6 	bl	8007c78 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800792c:	687b      	ldr	r3, [r7, #4]
 800792e:	2200      	movs	r2, #0
 8007930:	645a      	str	r2, [r3, #68]	; 0x44
      }
    }
    return;
 8007932:	e175      	b.n	8007c20 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007934:	bf00      	nop
    return;
 8007936:	e173      	b.n	8007c20 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007938:	687b      	ldr	r3, [r7, #4]
 800793a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800793c:	2b01      	cmp	r3, #1
 800793e:	f040 814f 	bne.w	8007be0 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8007942:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007946:	f003 0310 	and.w	r3, r3, #16
 800794a:	2b00      	cmp	r3, #0
 800794c:	f000 8148 	beq.w	8007be0 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8007950:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007954:	f003 0310 	and.w	r3, r3, #16
 8007958:	2b00      	cmp	r3, #0
 800795a:	f000 8141 	beq.w	8007be0 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 800795e:	2300      	movs	r3, #0
 8007960:	60bb      	str	r3, [r7, #8]
 8007962:	687b      	ldr	r3, [r7, #4]
 8007964:	681b      	ldr	r3, [r3, #0]
 8007966:	681b      	ldr	r3, [r3, #0]
 8007968:	60bb      	str	r3, [r7, #8]
 800796a:	687b      	ldr	r3, [r7, #4]
 800796c:	681b      	ldr	r3, [r3, #0]
 800796e:	685b      	ldr	r3, [r3, #4]
 8007970:	60bb      	str	r3, [r7, #8]
 8007972:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007974:	687b      	ldr	r3, [r7, #4]
 8007976:	681b      	ldr	r3, [r3, #0]
 8007978:	695b      	ldr	r3, [r3, #20]
 800797a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800797e:	2b00      	cmp	r3, #0
 8007980:	f000 80b6 	beq.w	8007af0 <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8007984:	687b      	ldr	r3, [r7, #4]
 8007986:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007988:	681b      	ldr	r3, [r3, #0]
 800798a:	685b      	ldr	r3, [r3, #4]
 800798c:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8007990:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8007994:	2b00      	cmp	r3, #0
 8007996:	f000 8145 	beq.w	8007c24 <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800799a:	687b      	ldr	r3, [r7, #4]
 800799c:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800799e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 80079a2:	429a      	cmp	r2, r3
 80079a4:	f080 813e 	bcs.w	8007c24 <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80079a8:	687b      	ldr	r3, [r7, #4]
 80079aa:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 80079ae:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80079b0:	687b      	ldr	r3, [r7, #4]
 80079b2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80079b4:	699b      	ldr	r3, [r3, #24]
 80079b6:	2b20      	cmp	r3, #32
 80079b8:	f000 8088 	beq.w	8007acc <HAL_UART_IRQHandler+0x3c0>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80079bc:	687b      	ldr	r3, [r7, #4]
 80079be:	681b      	ldr	r3, [r3, #0]
 80079c0:	330c      	adds	r3, #12
 80079c2:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80079c6:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80079ca:	e853 3f00 	ldrex	r3, [r3]
 80079ce:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 80079d2:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80079d6:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80079da:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 80079de:	687b      	ldr	r3, [r7, #4]
 80079e0:	681b      	ldr	r3, [r3, #0]
 80079e2:	330c      	adds	r3, #12
 80079e4:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 80079e8:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 80079ec:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80079f0:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 80079f4:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 80079f8:	e841 2300 	strex	r3, r2, [r1]
 80079fc:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8007a00:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8007a04:	2b00      	cmp	r3, #0
 8007a06:	d1d9      	bne.n	80079bc <HAL_UART_IRQHandler+0x2b0>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007a08:	687b      	ldr	r3, [r7, #4]
 8007a0a:	681b      	ldr	r3, [r3, #0]
 8007a0c:	3314      	adds	r3, #20
 8007a0e:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007a10:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8007a12:	e853 3f00 	ldrex	r3, [r3]
 8007a16:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8007a18:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8007a1a:	f023 0301 	bic.w	r3, r3, #1
 8007a1e:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8007a22:	687b      	ldr	r3, [r7, #4]
 8007a24:	681b      	ldr	r3, [r3, #0]
 8007a26:	3314      	adds	r3, #20
 8007a28:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8007a2c:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8007a30:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007a32:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8007a34:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8007a38:	e841 2300 	strex	r3, r2, [r1]
 8007a3c:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8007a3e:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8007a40:	2b00      	cmp	r3, #0
 8007a42:	d1e1      	bne.n	8007a08 <HAL_UART_IRQHandler+0x2fc>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007a44:	687b      	ldr	r3, [r7, #4]
 8007a46:	681b      	ldr	r3, [r3, #0]
 8007a48:	3314      	adds	r3, #20
 8007a4a:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007a4c:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8007a4e:	e853 3f00 	ldrex	r3, [r3]
 8007a52:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8007a54:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8007a56:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007a5a:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8007a5e:	687b      	ldr	r3, [r7, #4]
 8007a60:	681b      	ldr	r3, [r3, #0]
 8007a62:	3314      	adds	r3, #20
 8007a64:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8007a68:	66fa      	str	r2, [r7, #108]	; 0x6c
 8007a6a:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007a6c:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8007a6e:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8007a70:	e841 2300 	strex	r3, r2, [r1]
 8007a74:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8007a76:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8007a78:	2b00      	cmp	r3, #0
 8007a7a:	d1e3      	bne.n	8007a44 <HAL_UART_IRQHandler+0x338>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8007a7c:	687b      	ldr	r3, [r7, #4]
 8007a7e:	2220      	movs	r2, #32
 8007a80:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007a84:	687b      	ldr	r3, [r7, #4]
 8007a86:	2200      	movs	r2, #0
 8007a88:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007a8a:	687b      	ldr	r3, [r7, #4]
 8007a8c:	681b      	ldr	r3, [r3, #0]
 8007a8e:	330c      	adds	r3, #12
 8007a90:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007a92:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007a94:	e853 3f00 	ldrex	r3, [r3]
 8007a98:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8007a9a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8007a9c:	f023 0310 	bic.w	r3, r3, #16
 8007aa0:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8007aa4:	687b      	ldr	r3, [r7, #4]
 8007aa6:	681b      	ldr	r3, [r3, #0]
 8007aa8:	330c      	adds	r3, #12
 8007aaa:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 8007aae:	65ba      	str	r2, [r7, #88]	; 0x58
 8007ab0:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007ab2:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8007ab4:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8007ab6:	e841 2300 	strex	r3, r2, [r1]
 8007aba:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8007abc:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007abe:	2b00      	cmp	r3, #0
 8007ac0:	d1e3      	bne.n	8007a8a <HAL_UART_IRQHandler+0x37e>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8007ac2:	687b      	ldr	r3, [r7, #4]
 8007ac4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007ac6:	4618      	mov	r0, r3
 8007ac8:	f7fd f924 	bl	8004d14 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8007acc:	687b      	ldr	r3, [r7, #4]
 8007ace:	2202      	movs	r2, #2
 8007ad0:	635a      	str	r2, [r3, #52]	; 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8007ad2:	687b      	ldr	r3, [r7, #4]
 8007ad4:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8007ad6:	687b      	ldr	r3, [r7, #4]
 8007ad8:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8007ada:	b29b      	uxth	r3, r3
 8007adc:	1ad3      	subs	r3, r2, r3
 8007ade:	b29b      	uxth	r3, r3
 8007ae0:	4619      	mov	r1, r3
 8007ae2:	6878      	ldr	r0, [r7, #4]
 8007ae4:	f000 f8d1 	bl	8007c8a <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8007ae8:	e09c      	b.n	8007c24 <HAL_UART_IRQHandler+0x518>
 8007aea:	bf00      	nop
 8007aec:	08008277 	.word	0x08008277
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8007af0:	687b      	ldr	r3, [r7, #4]
 8007af2:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8007af4:	687b      	ldr	r3, [r7, #4]
 8007af6:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8007af8:	b29b      	uxth	r3, r3
 8007afa:	1ad3      	subs	r3, r2, r3
 8007afc:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8007b00:	687b      	ldr	r3, [r7, #4]
 8007b02:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8007b04:	b29b      	uxth	r3, r3
 8007b06:	2b00      	cmp	r3, #0
 8007b08:	f000 808e 	beq.w	8007c28 <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 8007b0c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8007b10:	2b00      	cmp	r3, #0
 8007b12:	f000 8089 	beq.w	8007c28 <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007b16:	687b      	ldr	r3, [r7, #4]
 8007b18:	681b      	ldr	r3, [r3, #0]
 8007b1a:	330c      	adds	r3, #12
 8007b1c:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007b1e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007b20:	e853 3f00 	ldrex	r3, [r3]
 8007b24:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8007b26:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007b28:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8007b2c:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8007b30:	687b      	ldr	r3, [r7, #4]
 8007b32:	681b      	ldr	r3, [r3, #0]
 8007b34:	330c      	adds	r3, #12
 8007b36:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 8007b3a:	647a      	str	r2, [r7, #68]	; 0x44
 8007b3c:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007b3e:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8007b40:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8007b42:	e841 2300 	strex	r3, r2, [r1]
 8007b46:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8007b48:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007b4a:	2b00      	cmp	r3, #0
 8007b4c:	d1e3      	bne.n	8007b16 <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007b4e:	687b      	ldr	r3, [r7, #4]
 8007b50:	681b      	ldr	r3, [r3, #0]
 8007b52:	3314      	adds	r3, #20
 8007b54:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007b56:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007b58:	e853 3f00 	ldrex	r3, [r3]
 8007b5c:	623b      	str	r3, [r7, #32]
   return(result);
 8007b5e:	6a3b      	ldr	r3, [r7, #32]
 8007b60:	f023 0301 	bic.w	r3, r3, #1
 8007b64:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8007b68:	687b      	ldr	r3, [r7, #4]
 8007b6a:	681b      	ldr	r3, [r3, #0]
 8007b6c:	3314      	adds	r3, #20
 8007b6e:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8007b72:	633a      	str	r2, [r7, #48]	; 0x30
 8007b74:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007b76:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8007b78:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007b7a:	e841 2300 	strex	r3, r2, [r1]
 8007b7e:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8007b80:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007b82:	2b00      	cmp	r3, #0
 8007b84:	d1e3      	bne.n	8007b4e <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8007b86:	687b      	ldr	r3, [r7, #4]
 8007b88:	2220      	movs	r2, #32
 8007b8a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007b8e:	687b      	ldr	r3, [r7, #4]
 8007b90:	2200      	movs	r2, #0
 8007b92:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007b94:	687b      	ldr	r3, [r7, #4]
 8007b96:	681b      	ldr	r3, [r3, #0]
 8007b98:	330c      	adds	r3, #12
 8007b9a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007b9c:	693b      	ldr	r3, [r7, #16]
 8007b9e:	e853 3f00 	ldrex	r3, [r3]
 8007ba2:	60fb      	str	r3, [r7, #12]
   return(result);
 8007ba4:	68fb      	ldr	r3, [r7, #12]
 8007ba6:	f023 0310 	bic.w	r3, r3, #16
 8007baa:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8007bae:	687b      	ldr	r3, [r7, #4]
 8007bb0:	681b      	ldr	r3, [r3, #0]
 8007bb2:	330c      	adds	r3, #12
 8007bb4:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 8007bb8:	61fa      	str	r2, [r7, #28]
 8007bba:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007bbc:	69b9      	ldr	r1, [r7, #24]
 8007bbe:	69fa      	ldr	r2, [r7, #28]
 8007bc0:	e841 2300 	strex	r3, r2, [r1]
 8007bc4:	617b      	str	r3, [r7, #20]
   return(result);
 8007bc6:	697b      	ldr	r3, [r7, #20]
 8007bc8:	2b00      	cmp	r3, #0
 8007bca:	d1e3      	bne.n	8007b94 <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8007bcc:	687b      	ldr	r3, [r7, #4]
 8007bce:	2202      	movs	r2, #2
 8007bd0:	635a      	str	r2, [r3, #52]	; 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8007bd2:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8007bd6:	4619      	mov	r1, r3
 8007bd8:	6878      	ldr	r0, [r7, #4]
 8007bda:	f000 f856 	bl	8007c8a <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8007bde:	e023      	b.n	8007c28 <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8007be0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007be4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007be8:	2b00      	cmp	r3, #0
 8007bea:	d009      	beq.n	8007c00 <HAL_UART_IRQHandler+0x4f4>
 8007bec:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007bf0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007bf4:	2b00      	cmp	r3, #0
 8007bf6:	d003      	beq.n	8007c00 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 8007bf8:	6878      	ldr	r0, [r7, #4]
 8007bfa:	f000 fb50 	bl	800829e <UART_Transmit_IT>
    return;
 8007bfe:	e014      	b.n	8007c2a <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8007c00:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007c04:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007c08:	2b00      	cmp	r3, #0
 8007c0a:	d00e      	beq.n	8007c2a <HAL_UART_IRQHandler+0x51e>
 8007c0c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007c10:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007c14:	2b00      	cmp	r3, #0
 8007c16:	d008      	beq.n	8007c2a <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 8007c18:	6878      	ldr	r0, [r7, #4]
 8007c1a:	f000 fb8f 	bl	800833c <UART_EndTransmit_IT>
    return;
 8007c1e:	e004      	b.n	8007c2a <HAL_UART_IRQHandler+0x51e>
    return;
 8007c20:	bf00      	nop
 8007c22:	e002      	b.n	8007c2a <HAL_UART_IRQHandler+0x51e>
      return;
 8007c24:	bf00      	nop
 8007c26:	e000      	b.n	8007c2a <HAL_UART_IRQHandler+0x51e>
      return;
 8007c28:	bf00      	nop
  }
}
 8007c2a:	37e8      	adds	r7, #232	; 0xe8
 8007c2c:	46bd      	mov	sp, r7
 8007c2e:	bd80      	pop	{r7, pc}

08007c30 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8007c30:	b480      	push	{r7}
 8007c32:	b083      	sub	sp, #12
 8007c34:	af00      	add	r7, sp, #0
 8007c36:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8007c38:	bf00      	nop
 8007c3a:	370c      	adds	r7, #12
 8007c3c:	46bd      	mov	sp, r7
 8007c3e:	bc80      	pop	{r7}
 8007c40:	4770      	bx	lr

08007c42 <HAL_UART_TxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8007c42:	b480      	push	{r7}
 8007c44:	b083      	sub	sp, #12
 8007c46:	af00      	add	r7, sp, #0
 8007c48:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback could be implemented in the user file
   */
}
 8007c4a:	bf00      	nop
 8007c4c:	370c      	adds	r7, #12
 8007c4e:	46bd      	mov	sp, r7
 8007c50:	bc80      	pop	{r7}
 8007c52:	4770      	bx	lr

08007c54 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8007c54:	b480      	push	{r7}
 8007c56:	b083      	sub	sp, #12
 8007c58:	af00      	add	r7, sp, #0
 8007c5a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8007c5c:	bf00      	nop
 8007c5e:	370c      	adds	r7, #12
 8007c60:	46bd      	mov	sp, r7
 8007c62:	bc80      	pop	{r7}
 8007c64:	4770      	bx	lr

08007c66 <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8007c66:	b480      	push	{r7}
 8007c68:	b083      	sub	sp, #12
 8007c6a:	af00      	add	r7, sp, #0
 8007c6c:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 8007c6e:	bf00      	nop
 8007c70:	370c      	adds	r7, #12
 8007c72:	46bd      	mov	sp, r7
 8007c74:	bc80      	pop	{r7}
 8007c76:	4770      	bx	lr

08007c78 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8007c78:	b480      	push	{r7}
 8007c7a:	b083      	sub	sp, #12
 8007c7c:	af00      	add	r7, sp, #0
 8007c7e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8007c80:	bf00      	nop
 8007c82:	370c      	adds	r7, #12
 8007c84:	46bd      	mov	sp, r7
 8007c86:	bc80      	pop	{r7}
 8007c88:	4770      	bx	lr

08007c8a <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8007c8a:	b480      	push	{r7}
 8007c8c:	b083      	sub	sp, #12
 8007c8e:	af00      	add	r7, sp, #0
 8007c90:	6078      	str	r0, [r7, #4]
 8007c92:	460b      	mov	r3, r1
 8007c94:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8007c96:	bf00      	nop
 8007c98:	370c      	adds	r7, #12
 8007c9a:	46bd      	mov	sp, r7
 8007c9c:	bc80      	pop	{r7}
 8007c9e:	4770      	bx	lr

08007ca0 <UART_DMATransmitCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8007ca0:	b580      	push	{r7, lr}
 8007ca2:	b090      	sub	sp, #64	; 0x40
 8007ca4:	af00      	add	r7, sp, #0
 8007ca6:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8007ca8:	687b      	ldr	r3, [r7, #4]
 8007caa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007cac:	63fb      	str	r3, [r7, #60]	; 0x3c
  /* DMA Normal mode*/
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8007cae:	687b      	ldr	r3, [r7, #4]
 8007cb0:	681b      	ldr	r3, [r3, #0]
 8007cb2:	681b      	ldr	r3, [r3, #0]
 8007cb4:	f003 0320 	and.w	r3, r3, #32
 8007cb8:	2b00      	cmp	r3, #0
 8007cba:	d137      	bne.n	8007d2c <UART_DMATransmitCplt+0x8c>
  {
    huart->TxXferCount = 0x00U;
 8007cbc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007cbe:	2200      	movs	r2, #0
 8007cc0:	84da      	strh	r2, [r3, #38]	; 0x26

    /* Disable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8007cc2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007cc4:	681b      	ldr	r3, [r3, #0]
 8007cc6:	3314      	adds	r3, #20
 8007cc8:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007cca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007ccc:	e853 3f00 	ldrex	r3, [r3]
 8007cd0:	623b      	str	r3, [r7, #32]
   return(result);
 8007cd2:	6a3b      	ldr	r3, [r7, #32]
 8007cd4:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8007cd8:	63bb      	str	r3, [r7, #56]	; 0x38
 8007cda:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007cdc:	681b      	ldr	r3, [r3, #0]
 8007cde:	3314      	adds	r3, #20
 8007ce0:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8007ce2:	633a      	str	r2, [r7, #48]	; 0x30
 8007ce4:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007ce6:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8007ce8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007cea:	e841 2300 	strex	r3, r2, [r1]
 8007cee:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8007cf0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007cf2:	2b00      	cmp	r3, #0
 8007cf4:	d1e5      	bne.n	8007cc2 <UART_DMATransmitCplt+0x22>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8007cf6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007cf8:	681b      	ldr	r3, [r3, #0]
 8007cfa:	330c      	adds	r3, #12
 8007cfc:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007cfe:	693b      	ldr	r3, [r7, #16]
 8007d00:	e853 3f00 	ldrex	r3, [r3]
 8007d04:	60fb      	str	r3, [r7, #12]
   return(result);
 8007d06:	68fb      	ldr	r3, [r7, #12]
 8007d08:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007d0c:	637b      	str	r3, [r7, #52]	; 0x34
 8007d0e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007d10:	681b      	ldr	r3, [r3, #0]
 8007d12:	330c      	adds	r3, #12
 8007d14:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8007d16:	61fa      	str	r2, [r7, #28]
 8007d18:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007d1a:	69b9      	ldr	r1, [r7, #24]
 8007d1c:	69fa      	ldr	r2, [r7, #28]
 8007d1e:	e841 2300 	strex	r3, r2, [r1]
 8007d22:	617b      	str	r3, [r7, #20]
   return(result);
 8007d24:	697b      	ldr	r3, [r7, #20]
 8007d26:	2b00      	cmp	r3, #0
 8007d28:	d1e5      	bne.n	8007cf6 <UART_DMATransmitCplt+0x56>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8007d2a:	e002      	b.n	8007d32 <UART_DMATransmitCplt+0x92>
    HAL_UART_TxCpltCallback(huart);
 8007d2c:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 8007d2e:	f7ff ff7f 	bl	8007c30 <HAL_UART_TxCpltCallback>
}
 8007d32:	bf00      	nop
 8007d34:	3740      	adds	r7, #64	; 0x40
 8007d36:	46bd      	mov	sp, r7
 8007d38:	bd80      	pop	{r7, pc}

08007d3a <UART_DMATxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8007d3a:	b580      	push	{r7, lr}
 8007d3c:	b084      	sub	sp, #16
 8007d3e:	af00      	add	r7, sp, #0
 8007d40:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8007d42:	687b      	ldr	r3, [r7, #4]
 8007d44:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007d46:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 8007d48:	68f8      	ldr	r0, [r7, #12]
 8007d4a:	f7ff ff7a 	bl	8007c42 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007d4e:	bf00      	nop
 8007d50:	3710      	adds	r7, #16
 8007d52:	46bd      	mov	sp, r7
 8007d54:	bd80      	pop	{r7, pc}

08007d56 <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8007d56:	b580      	push	{r7, lr}
 8007d58:	b09c      	sub	sp, #112	; 0x70
 8007d5a:	af00      	add	r7, sp, #0
 8007d5c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8007d5e:	687b      	ldr	r3, [r7, #4]
 8007d60:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007d62:	66fb      	str	r3, [r7, #108]	; 0x6c

  /* DMA Normal mode*/
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8007d64:	687b      	ldr	r3, [r7, #4]
 8007d66:	681b      	ldr	r3, [r3, #0]
 8007d68:	681b      	ldr	r3, [r3, #0]
 8007d6a:	f003 0320 	and.w	r3, r3, #32
 8007d6e:	2b00      	cmp	r3, #0
 8007d70:	d172      	bne.n	8007e58 <UART_DMAReceiveCplt+0x102>
  {
    huart->RxXferCount = 0U;
 8007d72:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007d74:	2200      	movs	r2, #0
 8007d76:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8007d78:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007d7a:	681b      	ldr	r3, [r3, #0]
 8007d7c:	330c      	adds	r3, #12
 8007d7e:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007d80:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007d82:	e853 3f00 	ldrex	r3, [r3]
 8007d86:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8007d88:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8007d8a:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8007d8e:	66bb      	str	r3, [r7, #104]	; 0x68
 8007d90:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007d92:	681b      	ldr	r3, [r3, #0]
 8007d94:	330c      	adds	r3, #12
 8007d96:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8007d98:	65ba      	str	r2, [r7, #88]	; 0x58
 8007d9a:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007d9c:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8007d9e:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8007da0:	e841 2300 	strex	r3, r2, [r1]
 8007da4:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8007da6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007da8:	2b00      	cmp	r3, #0
 8007daa:	d1e5      	bne.n	8007d78 <UART_DMAReceiveCplt+0x22>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007dac:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007dae:	681b      	ldr	r3, [r3, #0]
 8007db0:	3314      	adds	r3, #20
 8007db2:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007db4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007db6:	e853 3f00 	ldrex	r3, [r3]
 8007dba:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8007dbc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007dbe:	f023 0301 	bic.w	r3, r3, #1
 8007dc2:	667b      	str	r3, [r7, #100]	; 0x64
 8007dc4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007dc6:	681b      	ldr	r3, [r3, #0]
 8007dc8:	3314      	adds	r3, #20
 8007dca:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 8007dcc:	647a      	str	r2, [r7, #68]	; 0x44
 8007dce:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007dd0:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8007dd2:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8007dd4:	e841 2300 	strex	r3, r2, [r1]
 8007dd8:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8007dda:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007ddc:	2b00      	cmp	r3, #0
 8007dde:	d1e5      	bne.n	8007dac <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007de0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007de2:	681b      	ldr	r3, [r3, #0]
 8007de4:	3314      	adds	r3, #20
 8007de6:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007de8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007dea:	e853 3f00 	ldrex	r3, [r3]
 8007dee:	623b      	str	r3, [r7, #32]
   return(result);
 8007df0:	6a3b      	ldr	r3, [r7, #32]
 8007df2:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007df6:	663b      	str	r3, [r7, #96]	; 0x60
 8007df8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007dfa:	681b      	ldr	r3, [r3, #0]
 8007dfc:	3314      	adds	r3, #20
 8007dfe:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8007e00:	633a      	str	r2, [r7, #48]	; 0x30
 8007e02:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007e04:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8007e06:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007e08:	e841 2300 	strex	r3, r2, [r1]
 8007e0c:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8007e0e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007e10:	2b00      	cmp	r3, #0
 8007e12:	d1e5      	bne.n	8007de0 <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8007e14:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007e16:	2220      	movs	r2, #32
 8007e18:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007e1c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007e1e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007e20:	2b01      	cmp	r3, #1
 8007e22:	d119      	bne.n	8007e58 <UART_DMAReceiveCplt+0x102>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007e24:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007e26:	681b      	ldr	r3, [r3, #0]
 8007e28:	330c      	adds	r3, #12
 8007e2a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007e2c:	693b      	ldr	r3, [r7, #16]
 8007e2e:	e853 3f00 	ldrex	r3, [r3]
 8007e32:	60fb      	str	r3, [r7, #12]
   return(result);
 8007e34:	68fb      	ldr	r3, [r7, #12]
 8007e36:	f023 0310 	bic.w	r3, r3, #16
 8007e3a:	65fb      	str	r3, [r7, #92]	; 0x5c
 8007e3c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007e3e:	681b      	ldr	r3, [r3, #0]
 8007e40:	330c      	adds	r3, #12
 8007e42:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8007e44:	61fa      	str	r2, [r7, #28]
 8007e46:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007e48:	69b9      	ldr	r1, [r7, #24]
 8007e4a:	69fa      	ldr	r2, [r7, #28]
 8007e4c:	e841 2300 	strex	r3, r2, [r1]
 8007e50:	617b      	str	r3, [r7, #20]
   return(result);
 8007e52:	697b      	ldr	r3, [r7, #20]
 8007e54:	2b00      	cmp	r3, #0
 8007e56:	d1e5      	bne.n	8007e24 <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
   In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007e58:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007e5a:	2200      	movs	r2, #0
 8007e5c:	635a      	str	r2, [r3, #52]	; 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007e5e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007e60:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007e62:	2b01      	cmp	r3, #1
 8007e64:	d106      	bne.n	8007e74 <UART_DMAReceiveCplt+0x11e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8007e66:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007e68:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8007e6a:	4619      	mov	r1, r3
 8007e6c:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 8007e6e:	f7ff ff0c 	bl	8007c8a <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8007e72:	e002      	b.n	8007e7a <UART_DMAReceiveCplt+0x124>
    HAL_UART_RxCpltCallback(huart);
 8007e74:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 8007e76:	f7ff feed 	bl	8007c54 <HAL_UART_RxCpltCallback>
}
 8007e7a:	bf00      	nop
 8007e7c:	3770      	adds	r7, #112	; 0x70
 8007e7e:	46bd      	mov	sp, r7
 8007e80:	bd80      	pop	{r7, pc}

08007e82 <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8007e82:	b580      	push	{r7, lr}
 8007e84:	b084      	sub	sp, #16
 8007e86:	af00      	add	r7, sp, #0
 8007e88:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8007e8a:	687b      	ldr	r3, [r7, #4]
 8007e8c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007e8e:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 8007e90:	68fb      	ldr	r3, [r7, #12]
 8007e92:	2201      	movs	r2, #1
 8007e94:	635a      	str	r2, [r3, #52]	; 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007e96:	68fb      	ldr	r3, [r7, #12]
 8007e98:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007e9a:	2b01      	cmp	r3, #1
 8007e9c:	d108      	bne.n	8007eb0 <UART_DMARxHalfCplt+0x2e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 8007e9e:	68fb      	ldr	r3, [r7, #12]
 8007ea0:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8007ea2:	085b      	lsrs	r3, r3, #1
 8007ea4:	b29b      	uxth	r3, r3
 8007ea6:	4619      	mov	r1, r3
 8007ea8:	68f8      	ldr	r0, [r7, #12]
 8007eaa:	f7ff feee 	bl	8007c8a <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8007eae:	e002      	b.n	8007eb6 <UART_DMARxHalfCplt+0x34>
    HAL_UART_RxHalfCpltCallback(huart);
 8007eb0:	68f8      	ldr	r0, [r7, #12]
 8007eb2:	f7ff fed8 	bl	8007c66 <HAL_UART_RxHalfCpltCallback>
}
 8007eb6:	bf00      	nop
 8007eb8:	3710      	adds	r7, #16
 8007eba:	46bd      	mov	sp, r7
 8007ebc:	bd80      	pop	{r7, pc}

08007ebe <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8007ebe:	b580      	push	{r7, lr}
 8007ec0:	b084      	sub	sp, #16
 8007ec2:	af00      	add	r7, sp, #0
 8007ec4:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 8007ec6:	2300      	movs	r3, #0
 8007ec8:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8007eca:	687b      	ldr	r3, [r7, #4]
 8007ecc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007ece:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8007ed0:	68bb      	ldr	r3, [r7, #8]
 8007ed2:	681b      	ldr	r3, [r3, #0]
 8007ed4:	695b      	ldr	r3, [r3, #20]
 8007ed6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007eda:	2b00      	cmp	r3, #0
 8007edc:	bf14      	ite	ne
 8007ede:	2301      	movne	r3, #1
 8007ee0:	2300      	moveq	r3, #0
 8007ee2:	b2db      	uxtb	r3, r3
 8007ee4:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8007ee6:	68bb      	ldr	r3, [r7, #8]
 8007ee8:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8007eec:	b2db      	uxtb	r3, r3
 8007eee:	2b21      	cmp	r3, #33	; 0x21
 8007ef0:	d108      	bne.n	8007f04 <UART_DMAError+0x46>
 8007ef2:	68fb      	ldr	r3, [r7, #12]
 8007ef4:	2b00      	cmp	r3, #0
 8007ef6:	d005      	beq.n	8007f04 <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 8007ef8:	68bb      	ldr	r3, [r7, #8]
 8007efa:	2200      	movs	r2, #0
 8007efc:	84da      	strh	r2, [r3, #38]	; 0x26
    UART_EndTxTransfer(huart);
 8007efe:	68b8      	ldr	r0, [r7, #8]
 8007f00:	f000 f930 	bl	8008164 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8007f04:	68bb      	ldr	r3, [r7, #8]
 8007f06:	681b      	ldr	r3, [r3, #0]
 8007f08:	695b      	ldr	r3, [r3, #20]
 8007f0a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007f0e:	2b00      	cmp	r3, #0
 8007f10:	bf14      	ite	ne
 8007f12:	2301      	movne	r3, #1
 8007f14:	2300      	moveq	r3, #0
 8007f16:	b2db      	uxtb	r3, r3
 8007f18:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8007f1a:	68bb      	ldr	r3, [r7, #8]
 8007f1c:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8007f20:	b2db      	uxtb	r3, r3
 8007f22:	2b22      	cmp	r3, #34	; 0x22
 8007f24:	d108      	bne.n	8007f38 <UART_DMAError+0x7a>
 8007f26:	68fb      	ldr	r3, [r7, #12]
 8007f28:	2b00      	cmp	r3, #0
 8007f2a:	d005      	beq.n	8007f38 <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 8007f2c:	68bb      	ldr	r3, [r7, #8]
 8007f2e:	2200      	movs	r2, #0
 8007f30:	85da      	strh	r2, [r3, #46]	; 0x2e
    UART_EndRxTransfer(huart);
 8007f32:	68b8      	ldr	r0, [r7, #8]
 8007f34:	f000 f93d 	bl	80081b2 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8007f38:	68bb      	ldr	r3, [r7, #8]
 8007f3a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007f3c:	f043 0210 	orr.w	r2, r3, #16
 8007f40:	68bb      	ldr	r3, [r7, #8]
 8007f42:	645a      	str	r2, [r3, #68]	; 0x44
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8007f44:	68b8      	ldr	r0, [r7, #8]
 8007f46:	f7ff fe97 	bl	8007c78 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007f4a:	bf00      	nop
 8007f4c:	3710      	adds	r7, #16
 8007f4e:	46bd      	mov	sp, r7
 8007f50:	bd80      	pop	{r7, pc}

08007f52 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8007f52:	b580      	push	{r7, lr}
 8007f54:	b090      	sub	sp, #64	; 0x40
 8007f56:	af00      	add	r7, sp, #0
 8007f58:	60f8      	str	r0, [r7, #12]
 8007f5a:	60b9      	str	r1, [r7, #8]
 8007f5c:	603b      	str	r3, [r7, #0]
 8007f5e:	4613      	mov	r3, r2
 8007f60:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007f62:	e050      	b.n	8008006 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007f64:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8007f66:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007f6a:	d04c      	beq.n	8008006 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8007f6c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8007f6e:	2b00      	cmp	r3, #0
 8007f70:	d007      	beq.n	8007f82 <UART_WaitOnFlagUntilTimeout+0x30>
 8007f72:	f7fc f841 	bl	8003ff8 <HAL_GetTick>
 8007f76:	4602      	mov	r2, r0
 8007f78:	683b      	ldr	r3, [r7, #0]
 8007f7a:	1ad3      	subs	r3, r2, r3
 8007f7c:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8007f7e:	429a      	cmp	r2, r3
 8007f80:	d241      	bcs.n	8008006 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8007f82:	68fb      	ldr	r3, [r7, #12]
 8007f84:	681b      	ldr	r3, [r3, #0]
 8007f86:	330c      	adds	r3, #12
 8007f88:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007f8a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007f8c:	e853 3f00 	ldrex	r3, [r3]
 8007f90:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8007f92:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007f94:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8007f98:	63fb      	str	r3, [r7, #60]	; 0x3c
 8007f9a:	68fb      	ldr	r3, [r7, #12]
 8007f9c:	681b      	ldr	r3, [r3, #0]
 8007f9e:	330c      	adds	r3, #12
 8007fa0:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8007fa2:	637a      	str	r2, [r7, #52]	; 0x34
 8007fa4:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007fa6:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8007fa8:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8007faa:	e841 2300 	strex	r3, r2, [r1]
 8007fae:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8007fb0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007fb2:	2b00      	cmp	r3, #0
 8007fb4:	d1e5      	bne.n	8007f82 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007fb6:	68fb      	ldr	r3, [r7, #12]
 8007fb8:	681b      	ldr	r3, [r3, #0]
 8007fba:	3314      	adds	r3, #20
 8007fbc:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007fbe:	697b      	ldr	r3, [r7, #20]
 8007fc0:	e853 3f00 	ldrex	r3, [r3]
 8007fc4:	613b      	str	r3, [r7, #16]
   return(result);
 8007fc6:	693b      	ldr	r3, [r7, #16]
 8007fc8:	f023 0301 	bic.w	r3, r3, #1
 8007fcc:	63bb      	str	r3, [r7, #56]	; 0x38
 8007fce:	68fb      	ldr	r3, [r7, #12]
 8007fd0:	681b      	ldr	r3, [r3, #0]
 8007fd2:	3314      	adds	r3, #20
 8007fd4:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8007fd6:	623a      	str	r2, [r7, #32]
 8007fd8:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007fda:	69f9      	ldr	r1, [r7, #28]
 8007fdc:	6a3a      	ldr	r2, [r7, #32]
 8007fde:	e841 2300 	strex	r3, r2, [r1]
 8007fe2:	61bb      	str	r3, [r7, #24]
   return(result);
 8007fe4:	69bb      	ldr	r3, [r7, #24]
 8007fe6:	2b00      	cmp	r3, #0
 8007fe8:	d1e5      	bne.n	8007fb6 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8007fea:	68fb      	ldr	r3, [r7, #12]
 8007fec:	2220      	movs	r2, #32
 8007fee:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        huart->RxState = HAL_UART_STATE_READY;
 8007ff2:	68fb      	ldr	r3, [r7, #12]
 8007ff4:	2220      	movs	r2, #32
 8007ff6:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8007ffa:	68fb      	ldr	r3, [r7, #12]
 8007ffc:	2200      	movs	r2, #0
 8007ffe:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_TIMEOUT;
 8008002:	2303      	movs	r3, #3
 8008004:	e00f      	b.n	8008026 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008006:	68fb      	ldr	r3, [r7, #12]
 8008008:	681b      	ldr	r3, [r3, #0]
 800800a:	681a      	ldr	r2, [r3, #0]
 800800c:	68bb      	ldr	r3, [r7, #8]
 800800e:	4013      	ands	r3, r2
 8008010:	68ba      	ldr	r2, [r7, #8]
 8008012:	429a      	cmp	r2, r3
 8008014:	bf0c      	ite	eq
 8008016:	2301      	moveq	r3, #1
 8008018:	2300      	movne	r3, #0
 800801a:	b2db      	uxtb	r3, r3
 800801c:	461a      	mov	r2, r3
 800801e:	79fb      	ldrb	r3, [r7, #7]
 8008020:	429a      	cmp	r2, r3
 8008022:	d09f      	beq.n	8007f64 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8008024:	2300      	movs	r3, #0
}
 8008026:	4618      	mov	r0, r3
 8008028:	3740      	adds	r7, #64	; 0x40
 800802a:	46bd      	mov	sp, r7
 800802c:	bd80      	pop	{r7, pc}
	...

08008030 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8008030:	b580      	push	{r7, lr}
 8008032:	b098      	sub	sp, #96	; 0x60
 8008034:	af00      	add	r7, sp, #0
 8008036:	60f8      	str	r0, [r7, #12]
 8008038:	60b9      	str	r1, [r7, #8]
 800803a:	4613      	mov	r3, r2
 800803c:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 800803e:	68ba      	ldr	r2, [r7, #8]
 8008040:	68fb      	ldr	r3, [r7, #12]
 8008042:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 8008044:	68fb      	ldr	r3, [r7, #12]
 8008046:	88fa      	ldrh	r2, [r7, #6]
 8008048:	859a      	strh	r2, [r3, #44]	; 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800804a:	68fb      	ldr	r3, [r7, #12]
 800804c:	2200      	movs	r2, #0
 800804e:	645a      	str	r2, [r3, #68]	; 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8008050:	68fb      	ldr	r3, [r7, #12]
 8008052:	2222      	movs	r2, #34	; 0x22
 8008054:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8008058:	68fb      	ldr	r3, [r7, #12]
 800805a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800805c:	4a3e      	ldr	r2, [pc, #248]	; (8008158 <UART_Start_Receive_DMA+0x128>)
 800805e:	629a      	str	r2, [r3, #40]	; 0x28

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8008060:	68fb      	ldr	r3, [r7, #12]
 8008062:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008064:	4a3d      	ldr	r2, [pc, #244]	; (800815c <UART_Start_Receive_DMA+0x12c>)
 8008066:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 8008068:	68fb      	ldr	r3, [r7, #12]
 800806a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800806c:	4a3c      	ldr	r2, [pc, #240]	; (8008160 <UART_Start_Receive_DMA+0x130>)
 800806e:	631a      	str	r2, [r3, #48]	; 0x30

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 8008070:	68fb      	ldr	r3, [r7, #12]
 8008072:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008074:	2200      	movs	r2, #0
 8008076:	635a      	str	r2, [r3, #52]	; 0x34

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 8008078:	f107 0308 	add.w	r3, r7, #8
 800807c:	65fb      	str	r3, [r7, #92]	; 0x5c
  HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 800807e:	68fb      	ldr	r3, [r7, #12]
 8008080:	6bd8      	ldr	r0, [r3, #60]	; 0x3c
 8008082:	68fb      	ldr	r3, [r7, #12]
 8008084:	681b      	ldr	r3, [r3, #0]
 8008086:	3304      	adds	r3, #4
 8008088:	4619      	mov	r1, r3
 800808a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800808c:	681a      	ldr	r2, [r3, #0]
 800808e:	88fb      	ldrh	r3, [r7, #6]
 8008090:	f7fc fde0 	bl	8004c54 <HAL_DMA_Start_IT>

  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 8008094:	2300      	movs	r3, #0
 8008096:	613b      	str	r3, [r7, #16]
 8008098:	68fb      	ldr	r3, [r7, #12]
 800809a:	681b      	ldr	r3, [r3, #0]
 800809c:	681b      	ldr	r3, [r3, #0]
 800809e:	613b      	str	r3, [r7, #16]
 80080a0:	68fb      	ldr	r3, [r7, #12]
 80080a2:	681b      	ldr	r3, [r3, #0]
 80080a4:	685b      	ldr	r3, [r3, #4]
 80080a6:	613b      	str	r3, [r7, #16]
 80080a8:	693b      	ldr	r3, [r7, #16]

  if (huart->Init.Parity != UART_PARITY_NONE)
 80080aa:	68fb      	ldr	r3, [r7, #12]
 80080ac:	691b      	ldr	r3, [r3, #16]
 80080ae:	2b00      	cmp	r3, #0
 80080b0:	d019      	beq.n	80080e6 <UART_Start_Receive_DMA+0xb6>
  {
    /* Enable the UART Parity Error Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80080b2:	68fb      	ldr	r3, [r7, #12]
 80080b4:	681b      	ldr	r3, [r3, #0]
 80080b6:	330c      	adds	r3, #12
 80080b8:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80080ba:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80080bc:	e853 3f00 	ldrex	r3, [r3]
 80080c0:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 80080c2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80080c4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80080c8:	65bb      	str	r3, [r7, #88]	; 0x58
 80080ca:	68fb      	ldr	r3, [r7, #12]
 80080cc:	681b      	ldr	r3, [r3, #0]
 80080ce:	330c      	adds	r3, #12
 80080d0:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80080d2:	64fa      	str	r2, [r7, #76]	; 0x4c
 80080d4:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80080d6:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 80080d8:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80080da:	e841 2300 	strex	r3, r2, [r1]
 80080de:	647b      	str	r3, [r7, #68]	; 0x44
   return(result);
 80080e0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80080e2:	2b00      	cmp	r3, #0
 80080e4:	d1e5      	bne.n	80080b2 <UART_Start_Receive_DMA+0x82>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80080e6:	68fb      	ldr	r3, [r7, #12]
 80080e8:	681b      	ldr	r3, [r3, #0]
 80080ea:	3314      	adds	r3, #20
 80080ec:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80080ee:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80080f0:	e853 3f00 	ldrex	r3, [r3]
 80080f4:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80080f6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80080f8:	f043 0301 	orr.w	r3, r3, #1
 80080fc:	657b      	str	r3, [r7, #84]	; 0x54
 80080fe:	68fb      	ldr	r3, [r7, #12]
 8008100:	681b      	ldr	r3, [r3, #0]
 8008102:	3314      	adds	r3, #20
 8008104:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8008106:	63ba      	str	r2, [r7, #56]	; 0x38
 8008108:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800810a:	6b79      	ldr	r1, [r7, #52]	; 0x34
 800810c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800810e:	e841 2300 	strex	r3, r2, [r1]
 8008112:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8008114:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008116:	2b00      	cmp	r3, #0
 8008118:	d1e5      	bne.n	80080e6 <UART_Start_Receive_DMA+0xb6>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800811a:	68fb      	ldr	r3, [r7, #12]
 800811c:	681b      	ldr	r3, [r3, #0]
 800811e:	3314      	adds	r3, #20
 8008120:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008122:	69bb      	ldr	r3, [r7, #24]
 8008124:	e853 3f00 	ldrex	r3, [r3]
 8008128:	617b      	str	r3, [r7, #20]
   return(result);
 800812a:	697b      	ldr	r3, [r7, #20]
 800812c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008130:	653b      	str	r3, [r7, #80]	; 0x50
 8008132:	68fb      	ldr	r3, [r7, #12]
 8008134:	681b      	ldr	r3, [r3, #0]
 8008136:	3314      	adds	r3, #20
 8008138:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800813a:	627a      	str	r2, [r7, #36]	; 0x24
 800813c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800813e:	6a39      	ldr	r1, [r7, #32]
 8008140:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008142:	e841 2300 	strex	r3, r2, [r1]
 8008146:	61fb      	str	r3, [r7, #28]
   return(result);
 8008148:	69fb      	ldr	r3, [r7, #28]
 800814a:	2b00      	cmp	r3, #0
 800814c:	d1e5      	bne.n	800811a <UART_Start_Receive_DMA+0xea>

  return HAL_OK;
 800814e:	2300      	movs	r3, #0
}
 8008150:	4618      	mov	r0, r3
 8008152:	3760      	adds	r7, #96	; 0x60
 8008154:	46bd      	mov	sp, r7
 8008156:	bd80      	pop	{r7, pc}
 8008158:	08007d57 	.word	0x08007d57
 800815c:	08007e83 	.word	0x08007e83
 8008160:	08007ebf 	.word	0x08007ebf

08008164 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8008164:	b480      	push	{r7}
 8008166:	b089      	sub	sp, #36	; 0x24
 8008168:	af00      	add	r7, sp, #0
 800816a:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 800816c:	687b      	ldr	r3, [r7, #4]
 800816e:	681b      	ldr	r3, [r3, #0]
 8008170:	330c      	adds	r3, #12
 8008172:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008174:	68fb      	ldr	r3, [r7, #12]
 8008176:	e853 3f00 	ldrex	r3, [r3]
 800817a:	60bb      	str	r3, [r7, #8]
   return(result);
 800817c:	68bb      	ldr	r3, [r7, #8]
 800817e:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8008182:	61fb      	str	r3, [r7, #28]
 8008184:	687b      	ldr	r3, [r7, #4]
 8008186:	681b      	ldr	r3, [r3, #0]
 8008188:	330c      	adds	r3, #12
 800818a:	69fa      	ldr	r2, [r7, #28]
 800818c:	61ba      	str	r2, [r7, #24]
 800818e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008190:	6979      	ldr	r1, [r7, #20]
 8008192:	69ba      	ldr	r2, [r7, #24]
 8008194:	e841 2300 	strex	r3, r2, [r1]
 8008198:	613b      	str	r3, [r7, #16]
   return(result);
 800819a:	693b      	ldr	r3, [r7, #16]
 800819c:	2b00      	cmp	r3, #0
 800819e:	d1e5      	bne.n	800816c <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80081a0:	687b      	ldr	r3, [r7, #4]
 80081a2:	2220      	movs	r2, #32
 80081a4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
}
 80081a8:	bf00      	nop
 80081aa:	3724      	adds	r7, #36	; 0x24
 80081ac:	46bd      	mov	sp, r7
 80081ae:	bc80      	pop	{r7}
 80081b0:	4770      	bx	lr

080081b2 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80081b2:	b480      	push	{r7}
 80081b4:	b095      	sub	sp, #84	; 0x54
 80081b6:	af00      	add	r7, sp, #0
 80081b8:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80081ba:	687b      	ldr	r3, [r7, #4]
 80081bc:	681b      	ldr	r3, [r3, #0]
 80081be:	330c      	adds	r3, #12
 80081c0:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80081c2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80081c4:	e853 3f00 	ldrex	r3, [r3]
 80081c8:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 80081ca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80081cc:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80081d0:	64fb      	str	r3, [r7, #76]	; 0x4c
 80081d2:	687b      	ldr	r3, [r7, #4]
 80081d4:	681b      	ldr	r3, [r3, #0]
 80081d6:	330c      	adds	r3, #12
 80081d8:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80081da:	643a      	str	r2, [r7, #64]	; 0x40
 80081dc:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80081de:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 80081e0:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80081e2:	e841 2300 	strex	r3, r2, [r1]
 80081e6:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 80081e8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80081ea:	2b00      	cmp	r3, #0
 80081ec:	d1e5      	bne.n	80081ba <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80081ee:	687b      	ldr	r3, [r7, #4]
 80081f0:	681b      	ldr	r3, [r3, #0]
 80081f2:	3314      	adds	r3, #20
 80081f4:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80081f6:	6a3b      	ldr	r3, [r7, #32]
 80081f8:	e853 3f00 	ldrex	r3, [r3]
 80081fc:	61fb      	str	r3, [r7, #28]
   return(result);
 80081fe:	69fb      	ldr	r3, [r7, #28]
 8008200:	f023 0301 	bic.w	r3, r3, #1
 8008204:	64bb      	str	r3, [r7, #72]	; 0x48
 8008206:	687b      	ldr	r3, [r7, #4]
 8008208:	681b      	ldr	r3, [r3, #0]
 800820a:	3314      	adds	r3, #20
 800820c:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800820e:	62fa      	str	r2, [r7, #44]	; 0x2c
 8008210:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008212:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8008214:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8008216:	e841 2300 	strex	r3, r2, [r1]
 800821a:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800821c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800821e:	2b00      	cmp	r3, #0
 8008220:	d1e5      	bne.n	80081ee <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008222:	687b      	ldr	r3, [r7, #4]
 8008224:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008226:	2b01      	cmp	r3, #1
 8008228:	d119      	bne.n	800825e <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800822a:	687b      	ldr	r3, [r7, #4]
 800822c:	681b      	ldr	r3, [r3, #0]
 800822e:	330c      	adds	r3, #12
 8008230:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008232:	68fb      	ldr	r3, [r7, #12]
 8008234:	e853 3f00 	ldrex	r3, [r3]
 8008238:	60bb      	str	r3, [r7, #8]
   return(result);
 800823a:	68bb      	ldr	r3, [r7, #8]
 800823c:	f023 0310 	bic.w	r3, r3, #16
 8008240:	647b      	str	r3, [r7, #68]	; 0x44
 8008242:	687b      	ldr	r3, [r7, #4]
 8008244:	681b      	ldr	r3, [r3, #0]
 8008246:	330c      	adds	r3, #12
 8008248:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800824a:	61ba      	str	r2, [r7, #24]
 800824c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800824e:	6979      	ldr	r1, [r7, #20]
 8008250:	69ba      	ldr	r2, [r7, #24]
 8008252:	e841 2300 	strex	r3, r2, [r1]
 8008256:	613b      	str	r3, [r7, #16]
   return(result);
 8008258:	693b      	ldr	r3, [r7, #16]
 800825a:	2b00      	cmp	r3, #0
 800825c:	d1e5      	bne.n	800822a <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800825e:	687b      	ldr	r3, [r7, #4]
 8008260:	2220      	movs	r2, #32
 8008262:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008266:	687b      	ldr	r3, [r7, #4]
 8008268:	2200      	movs	r2, #0
 800826a:	631a      	str	r2, [r3, #48]	; 0x30
}
 800826c:	bf00      	nop
 800826e:	3754      	adds	r7, #84	; 0x54
 8008270:	46bd      	mov	sp, r7
 8008272:	bc80      	pop	{r7}
 8008274:	4770      	bx	lr

08008276 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8008276:	b580      	push	{r7, lr}
 8008278:	b084      	sub	sp, #16
 800827a:	af00      	add	r7, sp, #0
 800827c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800827e:	687b      	ldr	r3, [r7, #4]
 8008280:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008282:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8008284:	68fb      	ldr	r3, [r7, #12]
 8008286:	2200      	movs	r2, #0
 8008288:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 800828a:	68fb      	ldr	r3, [r7, #12]
 800828c:	2200      	movs	r2, #0
 800828e:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8008290:	68f8      	ldr	r0, [r7, #12]
 8008292:	f7ff fcf1 	bl	8007c78 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008296:	bf00      	nop
 8008298:	3710      	adds	r7, #16
 800829a:	46bd      	mov	sp, r7
 800829c:	bd80      	pop	{r7, pc}

0800829e <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 800829e:	b480      	push	{r7}
 80082a0:	b085      	sub	sp, #20
 80082a2:	af00      	add	r7, sp, #0
 80082a4:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80082a6:	687b      	ldr	r3, [r7, #4]
 80082a8:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80082ac:	b2db      	uxtb	r3, r3
 80082ae:	2b21      	cmp	r3, #33	; 0x21
 80082b0:	d13e      	bne.n	8008330 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80082b2:	687b      	ldr	r3, [r7, #4]
 80082b4:	689b      	ldr	r3, [r3, #8]
 80082b6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80082ba:	d114      	bne.n	80082e6 <UART_Transmit_IT+0x48>
 80082bc:	687b      	ldr	r3, [r7, #4]
 80082be:	691b      	ldr	r3, [r3, #16]
 80082c0:	2b00      	cmp	r3, #0
 80082c2:	d110      	bne.n	80082e6 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 80082c4:	687b      	ldr	r3, [r7, #4]
 80082c6:	6a1b      	ldr	r3, [r3, #32]
 80082c8:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 80082ca:	68fb      	ldr	r3, [r7, #12]
 80082cc:	881b      	ldrh	r3, [r3, #0]
 80082ce:	461a      	mov	r2, r3
 80082d0:	687b      	ldr	r3, [r7, #4]
 80082d2:	681b      	ldr	r3, [r3, #0]
 80082d4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80082d8:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 80082da:	687b      	ldr	r3, [r7, #4]
 80082dc:	6a1b      	ldr	r3, [r3, #32]
 80082de:	1c9a      	adds	r2, r3, #2
 80082e0:	687b      	ldr	r3, [r7, #4]
 80082e2:	621a      	str	r2, [r3, #32]
 80082e4:	e008      	b.n	80082f8 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 80082e6:	687b      	ldr	r3, [r7, #4]
 80082e8:	6a1b      	ldr	r3, [r3, #32]
 80082ea:	1c59      	adds	r1, r3, #1
 80082ec:	687a      	ldr	r2, [r7, #4]
 80082ee:	6211      	str	r1, [r2, #32]
 80082f0:	781a      	ldrb	r2, [r3, #0]
 80082f2:	687b      	ldr	r3, [r7, #4]
 80082f4:	681b      	ldr	r3, [r3, #0]
 80082f6:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 80082f8:	687b      	ldr	r3, [r7, #4]
 80082fa:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80082fc:	b29b      	uxth	r3, r3
 80082fe:	3b01      	subs	r3, #1
 8008300:	b29b      	uxth	r3, r3
 8008302:	687a      	ldr	r2, [r7, #4]
 8008304:	4619      	mov	r1, r3
 8008306:	84d1      	strh	r1, [r2, #38]	; 0x26
 8008308:	2b00      	cmp	r3, #0
 800830a:	d10f      	bne.n	800832c <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800830c:	687b      	ldr	r3, [r7, #4]
 800830e:	681b      	ldr	r3, [r3, #0]
 8008310:	68da      	ldr	r2, [r3, #12]
 8008312:	687b      	ldr	r3, [r7, #4]
 8008314:	681b      	ldr	r3, [r3, #0]
 8008316:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800831a:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 800831c:	687b      	ldr	r3, [r7, #4]
 800831e:	681b      	ldr	r3, [r3, #0]
 8008320:	68da      	ldr	r2, [r3, #12]
 8008322:	687b      	ldr	r3, [r7, #4]
 8008324:	681b      	ldr	r3, [r3, #0]
 8008326:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800832a:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 800832c:	2300      	movs	r3, #0
 800832e:	e000      	b.n	8008332 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8008330:	2302      	movs	r3, #2
  }
}
 8008332:	4618      	mov	r0, r3
 8008334:	3714      	adds	r7, #20
 8008336:	46bd      	mov	sp, r7
 8008338:	bc80      	pop	{r7}
 800833a:	4770      	bx	lr

0800833c <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800833c:	b580      	push	{r7, lr}
 800833e:	b082      	sub	sp, #8
 8008340:	af00      	add	r7, sp, #0
 8008342:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8008344:	687b      	ldr	r3, [r7, #4]
 8008346:	681b      	ldr	r3, [r3, #0]
 8008348:	68da      	ldr	r2, [r3, #12]
 800834a:	687b      	ldr	r3, [r7, #4]
 800834c:	681b      	ldr	r3, [r3, #0]
 800834e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8008352:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8008354:	687b      	ldr	r3, [r7, #4]
 8008356:	2220      	movs	r2, #32
 8008358:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800835c:	6878      	ldr	r0, [r7, #4]
 800835e:	f7ff fc67 	bl	8007c30 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8008362:	2300      	movs	r3, #0
}
 8008364:	4618      	mov	r0, r3
 8008366:	3708      	adds	r7, #8
 8008368:	46bd      	mov	sp, r7
 800836a:	bd80      	pop	{r7, pc}

0800836c <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800836c:	b580      	push	{r7, lr}
 800836e:	b08c      	sub	sp, #48	; 0x30
 8008370:	af00      	add	r7, sp, #0
 8008372:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8008374:	687b      	ldr	r3, [r7, #4]
 8008376:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800837a:	b2db      	uxtb	r3, r3
 800837c:	2b22      	cmp	r3, #34	; 0x22
 800837e:	f040 80ae 	bne.w	80084de <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008382:	687b      	ldr	r3, [r7, #4]
 8008384:	689b      	ldr	r3, [r3, #8]
 8008386:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800838a:	d117      	bne.n	80083bc <UART_Receive_IT+0x50>
 800838c:	687b      	ldr	r3, [r7, #4]
 800838e:	691b      	ldr	r3, [r3, #16]
 8008390:	2b00      	cmp	r3, #0
 8008392:	d113      	bne.n	80083bc <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8008394:	2300      	movs	r3, #0
 8008396:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8008398:	687b      	ldr	r3, [r7, #4]
 800839a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800839c:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800839e:	687b      	ldr	r3, [r7, #4]
 80083a0:	681b      	ldr	r3, [r3, #0]
 80083a2:	685b      	ldr	r3, [r3, #4]
 80083a4:	b29b      	uxth	r3, r3
 80083a6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80083aa:	b29a      	uxth	r2, r3
 80083ac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80083ae:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 80083b0:	687b      	ldr	r3, [r7, #4]
 80083b2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80083b4:	1c9a      	adds	r2, r3, #2
 80083b6:	687b      	ldr	r3, [r7, #4]
 80083b8:	629a      	str	r2, [r3, #40]	; 0x28
 80083ba:	e026      	b.n	800840a <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 80083bc:	687b      	ldr	r3, [r7, #4]
 80083be:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80083c0:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 80083c2:	2300      	movs	r3, #0
 80083c4:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 80083c6:	687b      	ldr	r3, [r7, #4]
 80083c8:	689b      	ldr	r3, [r3, #8]
 80083ca:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80083ce:	d007      	beq.n	80083e0 <UART_Receive_IT+0x74>
 80083d0:	687b      	ldr	r3, [r7, #4]
 80083d2:	689b      	ldr	r3, [r3, #8]
 80083d4:	2b00      	cmp	r3, #0
 80083d6:	d10a      	bne.n	80083ee <UART_Receive_IT+0x82>
 80083d8:	687b      	ldr	r3, [r7, #4]
 80083da:	691b      	ldr	r3, [r3, #16]
 80083dc:	2b00      	cmp	r3, #0
 80083de:	d106      	bne.n	80083ee <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80083e0:	687b      	ldr	r3, [r7, #4]
 80083e2:	681b      	ldr	r3, [r3, #0]
 80083e4:	685b      	ldr	r3, [r3, #4]
 80083e6:	b2da      	uxtb	r2, r3
 80083e8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80083ea:	701a      	strb	r2, [r3, #0]
 80083ec:	e008      	b.n	8008400 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80083ee:	687b      	ldr	r3, [r7, #4]
 80083f0:	681b      	ldr	r3, [r3, #0]
 80083f2:	685b      	ldr	r3, [r3, #4]
 80083f4:	b2db      	uxtb	r3, r3
 80083f6:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80083fa:	b2da      	uxtb	r2, r3
 80083fc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80083fe:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8008400:	687b      	ldr	r3, [r7, #4]
 8008402:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008404:	1c5a      	adds	r2, r3, #1
 8008406:	687b      	ldr	r3, [r7, #4]
 8008408:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 800840a:	687b      	ldr	r3, [r7, #4]
 800840c:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800840e:	b29b      	uxth	r3, r3
 8008410:	3b01      	subs	r3, #1
 8008412:	b29b      	uxth	r3, r3
 8008414:	687a      	ldr	r2, [r7, #4]
 8008416:	4619      	mov	r1, r3
 8008418:	85d1      	strh	r1, [r2, #46]	; 0x2e
 800841a:	2b00      	cmp	r3, #0
 800841c:	d15d      	bne.n	80084da <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800841e:	687b      	ldr	r3, [r7, #4]
 8008420:	681b      	ldr	r3, [r3, #0]
 8008422:	68da      	ldr	r2, [r3, #12]
 8008424:	687b      	ldr	r3, [r7, #4]
 8008426:	681b      	ldr	r3, [r3, #0]
 8008428:	f022 0220 	bic.w	r2, r2, #32
 800842c:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800842e:	687b      	ldr	r3, [r7, #4]
 8008430:	681b      	ldr	r3, [r3, #0]
 8008432:	68da      	ldr	r2, [r3, #12]
 8008434:	687b      	ldr	r3, [r7, #4]
 8008436:	681b      	ldr	r3, [r3, #0]
 8008438:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800843c:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800843e:	687b      	ldr	r3, [r7, #4]
 8008440:	681b      	ldr	r3, [r3, #0]
 8008442:	695a      	ldr	r2, [r3, #20]
 8008444:	687b      	ldr	r3, [r7, #4]
 8008446:	681b      	ldr	r3, [r3, #0]
 8008448:	f022 0201 	bic.w	r2, r2, #1
 800844c:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800844e:	687b      	ldr	r3, [r7, #4]
 8008450:	2220      	movs	r2, #32
 8008452:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8008456:	687b      	ldr	r3, [r7, #4]
 8008458:	2200      	movs	r2, #0
 800845a:	635a      	str	r2, [r3, #52]	; 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800845c:	687b      	ldr	r3, [r7, #4]
 800845e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008460:	2b01      	cmp	r3, #1
 8008462:	d135      	bne.n	80084d0 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008464:	687b      	ldr	r3, [r7, #4]
 8008466:	2200      	movs	r2, #0
 8008468:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800846a:	687b      	ldr	r3, [r7, #4]
 800846c:	681b      	ldr	r3, [r3, #0]
 800846e:	330c      	adds	r3, #12
 8008470:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008472:	697b      	ldr	r3, [r7, #20]
 8008474:	e853 3f00 	ldrex	r3, [r3]
 8008478:	613b      	str	r3, [r7, #16]
   return(result);
 800847a:	693b      	ldr	r3, [r7, #16]
 800847c:	f023 0310 	bic.w	r3, r3, #16
 8008480:	627b      	str	r3, [r7, #36]	; 0x24
 8008482:	687b      	ldr	r3, [r7, #4]
 8008484:	681b      	ldr	r3, [r3, #0]
 8008486:	330c      	adds	r3, #12
 8008488:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800848a:	623a      	str	r2, [r7, #32]
 800848c:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800848e:	69f9      	ldr	r1, [r7, #28]
 8008490:	6a3a      	ldr	r2, [r7, #32]
 8008492:	e841 2300 	strex	r3, r2, [r1]
 8008496:	61bb      	str	r3, [r7, #24]
   return(result);
 8008498:	69bb      	ldr	r3, [r7, #24]
 800849a:	2b00      	cmp	r3, #0
 800849c:	d1e5      	bne.n	800846a <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 800849e:	687b      	ldr	r3, [r7, #4]
 80084a0:	681b      	ldr	r3, [r3, #0]
 80084a2:	681b      	ldr	r3, [r3, #0]
 80084a4:	f003 0310 	and.w	r3, r3, #16
 80084a8:	2b10      	cmp	r3, #16
 80084aa:	d10a      	bne.n	80084c2 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 80084ac:	2300      	movs	r3, #0
 80084ae:	60fb      	str	r3, [r7, #12]
 80084b0:	687b      	ldr	r3, [r7, #4]
 80084b2:	681b      	ldr	r3, [r3, #0]
 80084b4:	681b      	ldr	r3, [r3, #0]
 80084b6:	60fb      	str	r3, [r7, #12]
 80084b8:	687b      	ldr	r3, [r7, #4]
 80084ba:	681b      	ldr	r3, [r3, #0]
 80084bc:	685b      	ldr	r3, [r3, #4]
 80084be:	60fb      	str	r3, [r7, #12]
 80084c0:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80084c2:	687b      	ldr	r3, [r7, #4]
 80084c4:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80084c6:	4619      	mov	r1, r3
 80084c8:	6878      	ldr	r0, [r7, #4]
 80084ca:	f7ff fbde 	bl	8007c8a <HAL_UARTEx_RxEventCallback>
 80084ce:	e002      	b.n	80084d6 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 80084d0:	6878      	ldr	r0, [r7, #4]
 80084d2:	f7ff fbbf 	bl	8007c54 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 80084d6:	2300      	movs	r3, #0
 80084d8:	e002      	b.n	80084e0 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 80084da:	2300      	movs	r3, #0
 80084dc:	e000      	b.n	80084e0 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 80084de:	2302      	movs	r3, #2
  }
}
 80084e0:	4618      	mov	r0, r3
 80084e2:	3730      	adds	r7, #48	; 0x30
 80084e4:	46bd      	mov	sp, r7
 80084e6:	bd80      	pop	{r7, pc}

080084e8 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80084e8:	b580      	push	{r7, lr}
 80084ea:	b084      	sub	sp, #16
 80084ec:	af00      	add	r7, sp, #0
 80084ee:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80084f0:	687b      	ldr	r3, [r7, #4]
 80084f2:	681b      	ldr	r3, [r3, #0]
 80084f4:	691b      	ldr	r3, [r3, #16]
 80084f6:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80084fa:	687b      	ldr	r3, [r7, #4]
 80084fc:	68da      	ldr	r2, [r3, #12]
 80084fe:	687b      	ldr	r3, [r7, #4]
 8008500:	681b      	ldr	r3, [r3, #0]
 8008502:	430a      	orrs	r2, r1
 8008504:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8008506:	687b      	ldr	r3, [r7, #4]
 8008508:	689a      	ldr	r2, [r3, #8]
 800850a:	687b      	ldr	r3, [r7, #4]
 800850c:	691b      	ldr	r3, [r3, #16]
 800850e:	431a      	orrs	r2, r3
 8008510:	687b      	ldr	r3, [r7, #4]
 8008512:	695b      	ldr	r3, [r3, #20]
 8008514:	4313      	orrs	r3, r2
 8008516:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8008518:	687b      	ldr	r3, [r7, #4]
 800851a:	681b      	ldr	r3, [r3, #0]
 800851c:	68db      	ldr	r3, [r3, #12]
 800851e:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8008522:	f023 030c 	bic.w	r3, r3, #12
 8008526:	687a      	ldr	r2, [r7, #4]
 8008528:	6812      	ldr	r2, [r2, #0]
 800852a:	68b9      	ldr	r1, [r7, #8]
 800852c:	430b      	orrs	r3, r1
 800852e:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8008530:	687b      	ldr	r3, [r7, #4]
 8008532:	681b      	ldr	r3, [r3, #0]
 8008534:	695b      	ldr	r3, [r3, #20]
 8008536:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 800853a:	687b      	ldr	r3, [r7, #4]
 800853c:	699a      	ldr	r2, [r3, #24]
 800853e:	687b      	ldr	r3, [r7, #4]
 8008540:	681b      	ldr	r3, [r3, #0]
 8008542:	430a      	orrs	r2, r1
 8008544:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8008546:	687b      	ldr	r3, [r7, #4]
 8008548:	681b      	ldr	r3, [r3, #0]
 800854a:	4a2c      	ldr	r2, [pc, #176]	; (80085fc <UART_SetConfig+0x114>)
 800854c:	4293      	cmp	r3, r2
 800854e:	d103      	bne.n	8008558 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8008550:	f7fd fd1c 	bl	8005f8c <HAL_RCC_GetPCLK2Freq>
 8008554:	60f8      	str	r0, [r7, #12]
 8008556:	e002      	b.n	800855e <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8008558:	f7fd fd04 	bl	8005f64 <HAL_RCC_GetPCLK1Freq>
 800855c:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800855e:	68fa      	ldr	r2, [r7, #12]
 8008560:	4613      	mov	r3, r2
 8008562:	009b      	lsls	r3, r3, #2
 8008564:	4413      	add	r3, r2
 8008566:	009a      	lsls	r2, r3, #2
 8008568:	441a      	add	r2, r3
 800856a:	687b      	ldr	r3, [r7, #4]
 800856c:	685b      	ldr	r3, [r3, #4]
 800856e:	009b      	lsls	r3, r3, #2
 8008570:	fbb2 f3f3 	udiv	r3, r2, r3
 8008574:	4a22      	ldr	r2, [pc, #136]	; (8008600 <UART_SetConfig+0x118>)
 8008576:	fba2 2303 	umull	r2, r3, r2, r3
 800857a:	095b      	lsrs	r3, r3, #5
 800857c:	0119      	lsls	r1, r3, #4
 800857e:	68fa      	ldr	r2, [r7, #12]
 8008580:	4613      	mov	r3, r2
 8008582:	009b      	lsls	r3, r3, #2
 8008584:	4413      	add	r3, r2
 8008586:	009a      	lsls	r2, r3, #2
 8008588:	441a      	add	r2, r3
 800858a:	687b      	ldr	r3, [r7, #4]
 800858c:	685b      	ldr	r3, [r3, #4]
 800858e:	009b      	lsls	r3, r3, #2
 8008590:	fbb2 f2f3 	udiv	r2, r2, r3
 8008594:	4b1a      	ldr	r3, [pc, #104]	; (8008600 <UART_SetConfig+0x118>)
 8008596:	fba3 0302 	umull	r0, r3, r3, r2
 800859a:	095b      	lsrs	r3, r3, #5
 800859c:	2064      	movs	r0, #100	; 0x64
 800859e:	fb00 f303 	mul.w	r3, r0, r3
 80085a2:	1ad3      	subs	r3, r2, r3
 80085a4:	011b      	lsls	r3, r3, #4
 80085a6:	3332      	adds	r3, #50	; 0x32
 80085a8:	4a15      	ldr	r2, [pc, #84]	; (8008600 <UART_SetConfig+0x118>)
 80085aa:	fba2 2303 	umull	r2, r3, r2, r3
 80085ae:	095b      	lsrs	r3, r3, #5
 80085b0:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80085b4:	4419      	add	r1, r3
 80085b6:	68fa      	ldr	r2, [r7, #12]
 80085b8:	4613      	mov	r3, r2
 80085ba:	009b      	lsls	r3, r3, #2
 80085bc:	4413      	add	r3, r2
 80085be:	009a      	lsls	r2, r3, #2
 80085c0:	441a      	add	r2, r3
 80085c2:	687b      	ldr	r3, [r7, #4]
 80085c4:	685b      	ldr	r3, [r3, #4]
 80085c6:	009b      	lsls	r3, r3, #2
 80085c8:	fbb2 f2f3 	udiv	r2, r2, r3
 80085cc:	4b0c      	ldr	r3, [pc, #48]	; (8008600 <UART_SetConfig+0x118>)
 80085ce:	fba3 0302 	umull	r0, r3, r3, r2
 80085d2:	095b      	lsrs	r3, r3, #5
 80085d4:	2064      	movs	r0, #100	; 0x64
 80085d6:	fb00 f303 	mul.w	r3, r0, r3
 80085da:	1ad3      	subs	r3, r2, r3
 80085dc:	011b      	lsls	r3, r3, #4
 80085de:	3332      	adds	r3, #50	; 0x32
 80085e0:	4a07      	ldr	r2, [pc, #28]	; (8008600 <UART_SetConfig+0x118>)
 80085e2:	fba2 2303 	umull	r2, r3, r2, r3
 80085e6:	095b      	lsrs	r3, r3, #5
 80085e8:	f003 020f 	and.w	r2, r3, #15
 80085ec:	687b      	ldr	r3, [r7, #4]
 80085ee:	681b      	ldr	r3, [r3, #0]
 80085f0:	440a      	add	r2, r1
 80085f2:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 80085f4:	bf00      	nop
 80085f6:	3710      	adds	r7, #16
 80085f8:	46bd      	mov	sp, r7
 80085fa:	bd80      	pop	{r7, pc}
 80085fc:	40013800 	.word	0x40013800
 8008600:	51eb851f 	.word	0x51eb851f

08008604 <__cvt>:
 8008604:	2b00      	cmp	r3, #0
 8008606:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800860a:	461f      	mov	r7, r3
 800860c:	bfbb      	ittet	lt
 800860e:	f103 4300 	addlt.w	r3, r3, #2147483648	; 0x80000000
 8008612:	461f      	movlt	r7, r3
 8008614:	2300      	movge	r3, #0
 8008616:	232d      	movlt	r3, #45	; 0x2d
 8008618:	b088      	sub	sp, #32
 800861a:	4614      	mov	r4, r2
 800861c:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800861e:	9d10      	ldr	r5, [sp, #64]	; 0x40
 8008620:	7013      	strb	r3, [r2, #0]
 8008622:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8008624:	f8dd a04c 	ldr.w	sl, [sp, #76]	; 0x4c
 8008628:	f023 0820 	bic.w	r8, r3, #32
 800862c:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8008630:	d005      	beq.n	800863e <__cvt+0x3a>
 8008632:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8008636:	d100      	bne.n	800863a <__cvt+0x36>
 8008638:	3501      	adds	r5, #1
 800863a:	2302      	movs	r3, #2
 800863c:	e000      	b.n	8008640 <__cvt+0x3c>
 800863e:	2303      	movs	r3, #3
 8008640:	aa07      	add	r2, sp, #28
 8008642:	9204      	str	r2, [sp, #16]
 8008644:	aa06      	add	r2, sp, #24
 8008646:	e9cd a202 	strd	sl, r2, [sp, #8]
 800864a:	e9cd 3500 	strd	r3, r5, [sp]
 800864e:	4622      	mov	r2, r4
 8008650:	463b      	mov	r3, r7
 8008652:	f001 f8a5 	bl	80097a0 <_dtoa_r>
 8008656:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 800865a:	4606      	mov	r6, r0
 800865c:	d102      	bne.n	8008664 <__cvt+0x60>
 800865e:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8008660:	07db      	lsls	r3, r3, #31
 8008662:	d522      	bpl.n	80086aa <__cvt+0xa6>
 8008664:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8008668:	eb06 0905 	add.w	r9, r6, r5
 800866c:	d110      	bne.n	8008690 <__cvt+0x8c>
 800866e:	7833      	ldrb	r3, [r6, #0]
 8008670:	2b30      	cmp	r3, #48	; 0x30
 8008672:	d10a      	bne.n	800868a <__cvt+0x86>
 8008674:	2200      	movs	r2, #0
 8008676:	2300      	movs	r3, #0
 8008678:	4620      	mov	r0, r4
 800867a:	4639      	mov	r1, r7
 800867c:	f7f8 f994 	bl	80009a8 <__aeabi_dcmpeq>
 8008680:	b918      	cbnz	r0, 800868a <__cvt+0x86>
 8008682:	f1c5 0501 	rsb	r5, r5, #1
 8008686:	f8ca 5000 	str.w	r5, [sl]
 800868a:	f8da 3000 	ldr.w	r3, [sl]
 800868e:	4499      	add	r9, r3
 8008690:	2200      	movs	r2, #0
 8008692:	2300      	movs	r3, #0
 8008694:	4620      	mov	r0, r4
 8008696:	4639      	mov	r1, r7
 8008698:	f7f8 f986 	bl	80009a8 <__aeabi_dcmpeq>
 800869c:	b108      	cbz	r0, 80086a2 <__cvt+0x9e>
 800869e:	f8cd 901c 	str.w	r9, [sp, #28]
 80086a2:	2230      	movs	r2, #48	; 0x30
 80086a4:	9b07      	ldr	r3, [sp, #28]
 80086a6:	454b      	cmp	r3, r9
 80086a8:	d307      	bcc.n	80086ba <__cvt+0xb6>
 80086aa:	4630      	mov	r0, r6
 80086ac:	9b07      	ldr	r3, [sp, #28]
 80086ae:	9a15      	ldr	r2, [sp, #84]	; 0x54
 80086b0:	1b9b      	subs	r3, r3, r6
 80086b2:	6013      	str	r3, [r2, #0]
 80086b4:	b008      	add	sp, #32
 80086b6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80086ba:	1c59      	adds	r1, r3, #1
 80086bc:	9107      	str	r1, [sp, #28]
 80086be:	701a      	strb	r2, [r3, #0]
 80086c0:	e7f0      	b.n	80086a4 <__cvt+0xa0>

080086c2 <__exponent>:
 80086c2:	4603      	mov	r3, r0
 80086c4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80086c6:	2900      	cmp	r1, #0
 80086c8:	f803 2b02 	strb.w	r2, [r3], #2
 80086cc:	bfb6      	itet	lt
 80086ce:	222d      	movlt	r2, #45	; 0x2d
 80086d0:	222b      	movge	r2, #43	; 0x2b
 80086d2:	4249      	neglt	r1, r1
 80086d4:	2909      	cmp	r1, #9
 80086d6:	7042      	strb	r2, [r0, #1]
 80086d8:	dd2a      	ble.n	8008730 <__exponent+0x6e>
 80086da:	f10d 0207 	add.w	r2, sp, #7
 80086de:	4617      	mov	r7, r2
 80086e0:	260a      	movs	r6, #10
 80086e2:	fb91 f5f6 	sdiv	r5, r1, r6
 80086e6:	4694      	mov	ip, r2
 80086e8:	fb06 1415 	mls	r4, r6, r5, r1
 80086ec:	3430      	adds	r4, #48	; 0x30
 80086ee:	f80c 4c01 	strb.w	r4, [ip, #-1]
 80086f2:	460c      	mov	r4, r1
 80086f4:	2c63      	cmp	r4, #99	; 0x63
 80086f6:	4629      	mov	r1, r5
 80086f8:	f102 32ff 	add.w	r2, r2, #4294967295
 80086fc:	dcf1      	bgt.n	80086e2 <__exponent+0x20>
 80086fe:	3130      	adds	r1, #48	; 0x30
 8008700:	f1ac 0402 	sub.w	r4, ip, #2
 8008704:	f802 1c01 	strb.w	r1, [r2, #-1]
 8008708:	4622      	mov	r2, r4
 800870a:	1c41      	adds	r1, r0, #1
 800870c:	42ba      	cmp	r2, r7
 800870e:	d30a      	bcc.n	8008726 <__exponent+0x64>
 8008710:	f10d 0209 	add.w	r2, sp, #9
 8008714:	eba2 020c 	sub.w	r2, r2, ip
 8008718:	42bc      	cmp	r4, r7
 800871a:	bf88      	it	hi
 800871c:	2200      	movhi	r2, #0
 800871e:	4413      	add	r3, r2
 8008720:	1a18      	subs	r0, r3, r0
 8008722:	b003      	add	sp, #12
 8008724:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008726:	f812 5b01 	ldrb.w	r5, [r2], #1
 800872a:	f801 5f01 	strb.w	r5, [r1, #1]!
 800872e:	e7ed      	b.n	800870c <__exponent+0x4a>
 8008730:	2330      	movs	r3, #48	; 0x30
 8008732:	3130      	adds	r1, #48	; 0x30
 8008734:	7083      	strb	r3, [r0, #2]
 8008736:	70c1      	strb	r1, [r0, #3]
 8008738:	1d03      	adds	r3, r0, #4
 800873a:	e7f1      	b.n	8008720 <__exponent+0x5e>

0800873c <_printf_float>:
 800873c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008740:	b091      	sub	sp, #68	; 0x44
 8008742:	460c      	mov	r4, r1
 8008744:	f8dd 8068 	ldr.w	r8, [sp, #104]	; 0x68
 8008748:	4616      	mov	r6, r2
 800874a:	461f      	mov	r7, r3
 800874c:	4605      	mov	r5, r0
 800874e:	f000 ff05 	bl	800955c <_localeconv_r>
 8008752:	6803      	ldr	r3, [r0, #0]
 8008754:	4618      	mov	r0, r3
 8008756:	9309      	str	r3, [sp, #36]	; 0x24
 8008758:	f7f7 fcfa 	bl	8000150 <strlen>
 800875c:	2300      	movs	r3, #0
 800875e:	930e      	str	r3, [sp, #56]	; 0x38
 8008760:	f8d8 3000 	ldr.w	r3, [r8]
 8008764:	900a      	str	r0, [sp, #40]	; 0x28
 8008766:	3307      	adds	r3, #7
 8008768:	f023 0307 	bic.w	r3, r3, #7
 800876c:	f103 0208 	add.w	r2, r3, #8
 8008770:	f894 9018 	ldrb.w	r9, [r4, #24]
 8008774:	f8d4 b000 	ldr.w	fp, [r4]
 8008778:	f8c8 2000 	str.w	r2, [r8]
 800877c:	e9d3 a800 	ldrd	sl, r8, [r3]
 8008780:	4652      	mov	r2, sl
 8008782:	4643      	mov	r3, r8
 8008784:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8008788:	f028 4300 	bic.w	r3, r8, #2147483648	; 0x80000000
 800878c:	930b      	str	r3, [sp, #44]	; 0x2c
 800878e:	f04f 32ff 	mov.w	r2, #4294967295
 8008792:	4650      	mov	r0, sl
 8008794:	4b9c      	ldr	r3, [pc, #624]	; (8008a08 <_printf_float+0x2cc>)
 8008796:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8008798:	f7f8 f938 	bl	8000a0c <__aeabi_dcmpun>
 800879c:	bb70      	cbnz	r0, 80087fc <_printf_float+0xc0>
 800879e:	f04f 32ff 	mov.w	r2, #4294967295
 80087a2:	4650      	mov	r0, sl
 80087a4:	4b98      	ldr	r3, [pc, #608]	; (8008a08 <_printf_float+0x2cc>)
 80087a6:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80087a8:	f7f8 f912 	bl	80009d0 <__aeabi_dcmple>
 80087ac:	bb30      	cbnz	r0, 80087fc <_printf_float+0xc0>
 80087ae:	2200      	movs	r2, #0
 80087b0:	2300      	movs	r3, #0
 80087b2:	4650      	mov	r0, sl
 80087b4:	4641      	mov	r1, r8
 80087b6:	f7f8 f901 	bl	80009bc <__aeabi_dcmplt>
 80087ba:	b110      	cbz	r0, 80087c2 <_printf_float+0x86>
 80087bc:	232d      	movs	r3, #45	; 0x2d
 80087be:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80087c2:	4a92      	ldr	r2, [pc, #584]	; (8008a0c <_printf_float+0x2d0>)
 80087c4:	4b92      	ldr	r3, [pc, #584]	; (8008a10 <_printf_float+0x2d4>)
 80087c6:	f1b9 0f47 	cmp.w	r9, #71	; 0x47
 80087ca:	bf94      	ite	ls
 80087cc:	4690      	movls	r8, r2
 80087ce:	4698      	movhi	r8, r3
 80087d0:	2303      	movs	r3, #3
 80087d2:	f04f 0a00 	mov.w	sl, #0
 80087d6:	6123      	str	r3, [r4, #16]
 80087d8:	f02b 0304 	bic.w	r3, fp, #4
 80087dc:	6023      	str	r3, [r4, #0]
 80087de:	4633      	mov	r3, r6
 80087e0:	4621      	mov	r1, r4
 80087e2:	4628      	mov	r0, r5
 80087e4:	9700      	str	r7, [sp, #0]
 80087e6:	aa0f      	add	r2, sp, #60	; 0x3c
 80087e8:	f000 f9d6 	bl	8008b98 <_printf_common>
 80087ec:	3001      	adds	r0, #1
 80087ee:	f040 8090 	bne.w	8008912 <_printf_float+0x1d6>
 80087f2:	f04f 30ff 	mov.w	r0, #4294967295
 80087f6:	b011      	add	sp, #68	; 0x44
 80087f8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80087fc:	4652      	mov	r2, sl
 80087fe:	4643      	mov	r3, r8
 8008800:	4650      	mov	r0, sl
 8008802:	4641      	mov	r1, r8
 8008804:	f7f8 f902 	bl	8000a0c <__aeabi_dcmpun>
 8008808:	b148      	cbz	r0, 800881e <_printf_float+0xe2>
 800880a:	f1b8 0f00 	cmp.w	r8, #0
 800880e:	bfb8      	it	lt
 8008810:	232d      	movlt	r3, #45	; 0x2d
 8008812:	4a80      	ldr	r2, [pc, #512]	; (8008a14 <_printf_float+0x2d8>)
 8008814:	bfb8      	it	lt
 8008816:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 800881a:	4b7f      	ldr	r3, [pc, #508]	; (8008a18 <_printf_float+0x2dc>)
 800881c:	e7d3      	b.n	80087c6 <_printf_float+0x8a>
 800881e:	6863      	ldr	r3, [r4, #4]
 8008820:	f009 01df 	and.w	r1, r9, #223	; 0xdf
 8008824:	1c5a      	adds	r2, r3, #1
 8008826:	d142      	bne.n	80088ae <_printf_float+0x172>
 8008828:	2306      	movs	r3, #6
 800882a:	6063      	str	r3, [r4, #4]
 800882c:	2200      	movs	r2, #0
 800882e:	9206      	str	r2, [sp, #24]
 8008830:	aa0e      	add	r2, sp, #56	; 0x38
 8008832:	e9cd 9204 	strd	r9, r2, [sp, #16]
 8008836:	aa0d      	add	r2, sp, #52	; 0x34
 8008838:	f44b 6380 	orr.w	r3, fp, #1024	; 0x400
 800883c:	9203      	str	r2, [sp, #12]
 800883e:	f10d 0233 	add.w	r2, sp, #51	; 0x33
 8008842:	e9cd 3201 	strd	r3, r2, [sp, #4]
 8008846:	6023      	str	r3, [r4, #0]
 8008848:	6863      	ldr	r3, [r4, #4]
 800884a:	4652      	mov	r2, sl
 800884c:	9300      	str	r3, [sp, #0]
 800884e:	4628      	mov	r0, r5
 8008850:	4643      	mov	r3, r8
 8008852:	910b      	str	r1, [sp, #44]	; 0x2c
 8008854:	f7ff fed6 	bl	8008604 <__cvt>
 8008858:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800885a:	4680      	mov	r8, r0
 800885c:	2947      	cmp	r1, #71	; 0x47
 800885e:	990d      	ldr	r1, [sp, #52]	; 0x34
 8008860:	d108      	bne.n	8008874 <_printf_float+0x138>
 8008862:	1cc8      	adds	r0, r1, #3
 8008864:	db02      	blt.n	800886c <_printf_float+0x130>
 8008866:	6863      	ldr	r3, [r4, #4]
 8008868:	4299      	cmp	r1, r3
 800886a:	dd40      	ble.n	80088ee <_printf_float+0x1b2>
 800886c:	f1a9 0902 	sub.w	r9, r9, #2
 8008870:	fa5f f989 	uxtb.w	r9, r9
 8008874:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 8008878:	d81f      	bhi.n	80088ba <_printf_float+0x17e>
 800887a:	464a      	mov	r2, r9
 800887c:	3901      	subs	r1, #1
 800887e:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8008882:	910d      	str	r1, [sp, #52]	; 0x34
 8008884:	f7ff ff1d 	bl	80086c2 <__exponent>
 8008888:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800888a:	4682      	mov	sl, r0
 800888c:	1813      	adds	r3, r2, r0
 800888e:	2a01      	cmp	r2, #1
 8008890:	6123      	str	r3, [r4, #16]
 8008892:	dc02      	bgt.n	800889a <_printf_float+0x15e>
 8008894:	6822      	ldr	r2, [r4, #0]
 8008896:	07d2      	lsls	r2, r2, #31
 8008898:	d501      	bpl.n	800889e <_printf_float+0x162>
 800889a:	3301      	adds	r3, #1
 800889c:	6123      	str	r3, [r4, #16]
 800889e:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
 80088a2:	2b00      	cmp	r3, #0
 80088a4:	d09b      	beq.n	80087de <_printf_float+0xa2>
 80088a6:	232d      	movs	r3, #45	; 0x2d
 80088a8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80088ac:	e797      	b.n	80087de <_printf_float+0xa2>
 80088ae:	2947      	cmp	r1, #71	; 0x47
 80088b0:	d1bc      	bne.n	800882c <_printf_float+0xf0>
 80088b2:	2b00      	cmp	r3, #0
 80088b4:	d1ba      	bne.n	800882c <_printf_float+0xf0>
 80088b6:	2301      	movs	r3, #1
 80088b8:	e7b7      	b.n	800882a <_printf_float+0xee>
 80088ba:	f1b9 0f66 	cmp.w	r9, #102	; 0x66
 80088be:	d118      	bne.n	80088f2 <_printf_float+0x1b6>
 80088c0:	2900      	cmp	r1, #0
 80088c2:	6863      	ldr	r3, [r4, #4]
 80088c4:	dd0b      	ble.n	80088de <_printf_float+0x1a2>
 80088c6:	6121      	str	r1, [r4, #16]
 80088c8:	b913      	cbnz	r3, 80088d0 <_printf_float+0x194>
 80088ca:	6822      	ldr	r2, [r4, #0]
 80088cc:	07d0      	lsls	r0, r2, #31
 80088ce:	d502      	bpl.n	80088d6 <_printf_float+0x19a>
 80088d0:	3301      	adds	r3, #1
 80088d2:	440b      	add	r3, r1
 80088d4:	6123      	str	r3, [r4, #16]
 80088d6:	f04f 0a00 	mov.w	sl, #0
 80088da:	65a1      	str	r1, [r4, #88]	; 0x58
 80088dc:	e7df      	b.n	800889e <_printf_float+0x162>
 80088de:	b913      	cbnz	r3, 80088e6 <_printf_float+0x1aa>
 80088e0:	6822      	ldr	r2, [r4, #0]
 80088e2:	07d2      	lsls	r2, r2, #31
 80088e4:	d501      	bpl.n	80088ea <_printf_float+0x1ae>
 80088e6:	3302      	adds	r3, #2
 80088e8:	e7f4      	b.n	80088d4 <_printf_float+0x198>
 80088ea:	2301      	movs	r3, #1
 80088ec:	e7f2      	b.n	80088d4 <_printf_float+0x198>
 80088ee:	f04f 0967 	mov.w	r9, #103	; 0x67
 80088f2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80088f4:	4299      	cmp	r1, r3
 80088f6:	db05      	blt.n	8008904 <_printf_float+0x1c8>
 80088f8:	6823      	ldr	r3, [r4, #0]
 80088fa:	6121      	str	r1, [r4, #16]
 80088fc:	07d8      	lsls	r0, r3, #31
 80088fe:	d5ea      	bpl.n	80088d6 <_printf_float+0x19a>
 8008900:	1c4b      	adds	r3, r1, #1
 8008902:	e7e7      	b.n	80088d4 <_printf_float+0x198>
 8008904:	2900      	cmp	r1, #0
 8008906:	bfcc      	ite	gt
 8008908:	2201      	movgt	r2, #1
 800890a:	f1c1 0202 	rsble	r2, r1, #2
 800890e:	4413      	add	r3, r2
 8008910:	e7e0      	b.n	80088d4 <_printf_float+0x198>
 8008912:	6823      	ldr	r3, [r4, #0]
 8008914:	055a      	lsls	r2, r3, #21
 8008916:	d407      	bmi.n	8008928 <_printf_float+0x1ec>
 8008918:	6923      	ldr	r3, [r4, #16]
 800891a:	4642      	mov	r2, r8
 800891c:	4631      	mov	r1, r6
 800891e:	4628      	mov	r0, r5
 8008920:	47b8      	blx	r7
 8008922:	3001      	adds	r0, #1
 8008924:	d12b      	bne.n	800897e <_printf_float+0x242>
 8008926:	e764      	b.n	80087f2 <_printf_float+0xb6>
 8008928:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 800892c:	f240 80dd 	bls.w	8008aea <_printf_float+0x3ae>
 8008930:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8008934:	2200      	movs	r2, #0
 8008936:	2300      	movs	r3, #0
 8008938:	f7f8 f836 	bl	80009a8 <__aeabi_dcmpeq>
 800893c:	2800      	cmp	r0, #0
 800893e:	d033      	beq.n	80089a8 <_printf_float+0x26c>
 8008940:	2301      	movs	r3, #1
 8008942:	4631      	mov	r1, r6
 8008944:	4628      	mov	r0, r5
 8008946:	4a35      	ldr	r2, [pc, #212]	; (8008a1c <_printf_float+0x2e0>)
 8008948:	47b8      	blx	r7
 800894a:	3001      	adds	r0, #1
 800894c:	f43f af51 	beq.w	80087f2 <_printf_float+0xb6>
 8008950:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8008954:	429a      	cmp	r2, r3
 8008956:	db02      	blt.n	800895e <_printf_float+0x222>
 8008958:	6823      	ldr	r3, [r4, #0]
 800895a:	07d8      	lsls	r0, r3, #31
 800895c:	d50f      	bpl.n	800897e <_printf_float+0x242>
 800895e:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8008962:	4631      	mov	r1, r6
 8008964:	4628      	mov	r0, r5
 8008966:	47b8      	blx	r7
 8008968:	3001      	adds	r0, #1
 800896a:	f43f af42 	beq.w	80087f2 <_printf_float+0xb6>
 800896e:	f04f 0800 	mov.w	r8, #0
 8008972:	f104 091a 	add.w	r9, r4, #26
 8008976:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008978:	3b01      	subs	r3, #1
 800897a:	4543      	cmp	r3, r8
 800897c:	dc09      	bgt.n	8008992 <_printf_float+0x256>
 800897e:	6823      	ldr	r3, [r4, #0]
 8008980:	079b      	lsls	r3, r3, #30
 8008982:	f100 8104 	bmi.w	8008b8e <_printf_float+0x452>
 8008986:	68e0      	ldr	r0, [r4, #12]
 8008988:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800898a:	4298      	cmp	r0, r3
 800898c:	bfb8      	it	lt
 800898e:	4618      	movlt	r0, r3
 8008990:	e731      	b.n	80087f6 <_printf_float+0xba>
 8008992:	2301      	movs	r3, #1
 8008994:	464a      	mov	r2, r9
 8008996:	4631      	mov	r1, r6
 8008998:	4628      	mov	r0, r5
 800899a:	47b8      	blx	r7
 800899c:	3001      	adds	r0, #1
 800899e:	f43f af28 	beq.w	80087f2 <_printf_float+0xb6>
 80089a2:	f108 0801 	add.w	r8, r8, #1
 80089a6:	e7e6      	b.n	8008976 <_printf_float+0x23a>
 80089a8:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80089aa:	2b00      	cmp	r3, #0
 80089ac:	dc38      	bgt.n	8008a20 <_printf_float+0x2e4>
 80089ae:	2301      	movs	r3, #1
 80089b0:	4631      	mov	r1, r6
 80089b2:	4628      	mov	r0, r5
 80089b4:	4a19      	ldr	r2, [pc, #100]	; (8008a1c <_printf_float+0x2e0>)
 80089b6:	47b8      	blx	r7
 80089b8:	3001      	adds	r0, #1
 80089ba:	f43f af1a 	beq.w	80087f2 <_printf_float+0xb6>
 80089be:	e9dd 320d 	ldrd	r3, r2, [sp, #52]	; 0x34
 80089c2:	4313      	orrs	r3, r2
 80089c4:	d102      	bne.n	80089cc <_printf_float+0x290>
 80089c6:	6823      	ldr	r3, [r4, #0]
 80089c8:	07d9      	lsls	r1, r3, #31
 80089ca:	d5d8      	bpl.n	800897e <_printf_float+0x242>
 80089cc:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80089d0:	4631      	mov	r1, r6
 80089d2:	4628      	mov	r0, r5
 80089d4:	47b8      	blx	r7
 80089d6:	3001      	adds	r0, #1
 80089d8:	f43f af0b 	beq.w	80087f2 <_printf_float+0xb6>
 80089dc:	f04f 0900 	mov.w	r9, #0
 80089e0:	f104 0a1a 	add.w	sl, r4, #26
 80089e4:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80089e6:	425b      	negs	r3, r3
 80089e8:	454b      	cmp	r3, r9
 80089ea:	dc01      	bgt.n	80089f0 <_printf_float+0x2b4>
 80089ec:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80089ee:	e794      	b.n	800891a <_printf_float+0x1de>
 80089f0:	2301      	movs	r3, #1
 80089f2:	4652      	mov	r2, sl
 80089f4:	4631      	mov	r1, r6
 80089f6:	4628      	mov	r0, r5
 80089f8:	47b8      	blx	r7
 80089fa:	3001      	adds	r0, #1
 80089fc:	f43f aef9 	beq.w	80087f2 <_printf_float+0xb6>
 8008a00:	f109 0901 	add.w	r9, r9, #1
 8008a04:	e7ee      	b.n	80089e4 <_printf_float+0x2a8>
 8008a06:	bf00      	nop
 8008a08:	7fefffff 	.word	0x7fefffff
 8008a0c:	0800cdf6 	.word	0x0800cdf6
 8008a10:	0800cdfa 	.word	0x0800cdfa
 8008a14:	0800cdfe 	.word	0x0800cdfe
 8008a18:	0800ce02 	.word	0x0800ce02
 8008a1c:	0800ce06 	.word	0x0800ce06
 8008a20:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8008a22:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8008a24:	429a      	cmp	r2, r3
 8008a26:	bfa8      	it	ge
 8008a28:	461a      	movge	r2, r3
 8008a2a:	2a00      	cmp	r2, #0
 8008a2c:	4691      	mov	r9, r2
 8008a2e:	dc37      	bgt.n	8008aa0 <_printf_float+0x364>
 8008a30:	f04f 0b00 	mov.w	fp, #0
 8008a34:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8008a38:	f104 021a 	add.w	r2, r4, #26
 8008a3c:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 8008a40:	ebaa 0309 	sub.w	r3, sl, r9
 8008a44:	455b      	cmp	r3, fp
 8008a46:	dc33      	bgt.n	8008ab0 <_printf_float+0x374>
 8008a48:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8008a4c:	429a      	cmp	r2, r3
 8008a4e:	db3b      	blt.n	8008ac8 <_printf_float+0x38c>
 8008a50:	6823      	ldr	r3, [r4, #0]
 8008a52:	07da      	lsls	r2, r3, #31
 8008a54:	d438      	bmi.n	8008ac8 <_printf_float+0x38c>
 8008a56:	e9dd 320d 	ldrd	r3, r2, [sp, #52]	; 0x34
 8008a5a:	eba2 0903 	sub.w	r9, r2, r3
 8008a5e:	eba2 020a 	sub.w	r2, r2, sl
 8008a62:	4591      	cmp	r9, r2
 8008a64:	bfa8      	it	ge
 8008a66:	4691      	movge	r9, r2
 8008a68:	f1b9 0f00 	cmp.w	r9, #0
 8008a6c:	dc34      	bgt.n	8008ad8 <_printf_float+0x39c>
 8008a6e:	f04f 0800 	mov.w	r8, #0
 8008a72:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8008a76:	f104 0a1a 	add.w	sl, r4, #26
 8008a7a:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8008a7e:	1a9b      	subs	r3, r3, r2
 8008a80:	eba3 0309 	sub.w	r3, r3, r9
 8008a84:	4543      	cmp	r3, r8
 8008a86:	f77f af7a 	ble.w	800897e <_printf_float+0x242>
 8008a8a:	2301      	movs	r3, #1
 8008a8c:	4652      	mov	r2, sl
 8008a8e:	4631      	mov	r1, r6
 8008a90:	4628      	mov	r0, r5
 8008a92:	47b8      	blx	r7
 8008a94:	3001      	adds	r0, #1
 8008a96:	f43f aeac 	beq.w	80087f2 <_printf_float+0xb6>
 8008a9a:	f108 0801 	add.w	r8, r8, #1
 8008a9e:	e7ec      	b.n	8008a7a <_printf_float+0x33e>
 8008aa0:	4613      	mov	r3, r2
 8008aa2:	4631      	mov	r1, r6
 8008aa4:	4642      	mov	r2, r8
 8008aa6:	4628      	mov	r0, r5
 8008aa8:	47b8      	blx	r7
 8008aaa:	3001      	adds	r0, #1
 8008aac:	d1c0      	bne.n	8008a30 <_printf_float+0x2f4>
 8008aae:	e6a0      	b.n	80087f2 <_printf_float+0xb6>
 8008ab0:	2301      	movs	r3, #1
 8008ab2:	4631      	mov	r1, r6
 8008ab4:	4628      	mov	r0, r5
 8008ab6:	920b      	str	r2, [sp, #44]	; 0x2c
 8008ab8:	47b8      	blx	r7
 8008aba:	3001      	adds	r0, #1
 8008abc:	f43f ae99 	beq.w	80087f2 <_printf_float+0xb6>
 8008ac0:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8008ac2:	f10b 0b01 	add.w	fp, fp, #1
 8008ac6:	e7b9      	b.n	8008a3c <_printf_float+0x300>
 8008ac8:	4631      	mov	r1, r6
 8008aca:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8008ace:	4628      	mov	r0, r5
 8008ad0:	47b8      	blx	r7
 8008ad2:	3001      	adds	r0, #1
 8008ad4:	d1bf      	bne.n	8008a56 <_printf_float+0x31a>
 8008ad6:	e68c      	b.n	80087f2 <_printf_float+0xb6>
 8008ad8:	464b      	mov	r3, r9
 8008ada:	4631      	mov	r1, r6
 8008adc:	4628      	mov	r0, r5
 8008ade:	eb08 020a 	add.w	r2, r8, sl
 8008ae2:	47b8      	blx	r7
 8008ae4:	3001      	adds	r0, #1
 8008ae6:	d1c2      	bne.n	8008a6e <_printf_float+0x332>
 8008ae8:	e683      	b.n	80087f2 <_printf_float+0xb6>
 8008aea:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8008aec:	2a01      	cmp	r2, #1
 8008aee:	dc01      	bgt.n	8008af4 <_printf_float+0x3b8>
 8008af0:	07db      	lsls	r3, r3, #31
 8008af2:	d539      	bpl.n	8008b68 <_printf_float+0x42c>
 8008af4:	2301      	movs	r3, #1
 8008af6:	4642      	mov	r2, r8
 8008af8:	4631      	mov	r1, r6
 8008afa:	4628      	mov	r0, r5
 8008afc:	47b8      	blx	r7
 8008afe:	3001      	adds	r0, #1
 8008b00:	f43f ae77 	beq.w	80087f2 <_printf_float+0xb6>
 8008b04:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8008b08:	4631      	mov	r1, r6
 8008b0a:	4628      	mov	r0, r5
 8008b0c:	47b8      	blx	r7
 8008b0e:	3001      	adds	r0, #1
 8008b10:	f43f ae6f 	beq.w	80087f2 <_printf_float+0xb6>
 8008b14:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8008b18:	2200      	movs	r2, #0
 8008b1a:	2300      	movs	r3, #0
 8008b1c:	f8dd 9038 	ldr.w	r9, [sp, #56]	; 0x38
 8008b20:	f7f7 ff42 	bl	80009a8 <__aeabi_dcmpeq>
 8008b24:	b9d8      	cbnz	r0, 8008b5e <_printf_float+0x422>
 8008b26:	f109 33ff 	add.w	r3, r9, #4294967295
 8008b2a:	f108 0201 	add.w	r2, r8, #1
 8008b2e:	4631      	mov	r1, r6
 8008b30:	4628      	mov	r0, r5
 8008b32:	47b8      	blx	r7
 8008b34:	3001      	adds	r0, #1
 8008b36:	d10e      	bne.n	8008b56 <_printf_float+0x41a>
 8008b38:	e65b      	b.n	80087f2 <_printf_float+0xb6>
 8008b3a:	2301      	movs	r3, #1
 8008b3c:	464a      	mov	r2, r9
 8008b3e:	4631      	mov	r1, r6
 8008b40:	4628      	mov	r0, r5
 8008b42:	47b8      	blx	r7
 8008b44:	3001      	adds	r0, #1
 8008b46:	f43f ae54 	beq.w	80087f2 <_printf_float+0xb6>
 8008b4a:	f108 0801 	add.w	r8, r8, #1
 8008b4e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008b50:	3b01      	subs	r3, #1
 8008b52:	4543      	cmp	r3, r8
 8008b54:	dcf1      	bgt.n	8008b3a <_printf_float+0x3fe>
 8008b56:	4653      	mov	r3, sl
 8008b58:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8008b5c:	e6de      	b.n	800891c <_printf_float+0x1e0>
 8008b5e:	f04f 0800 	mov.w	r8, #0
 8008b62:	f104 091a 	add.w	r9, r4, #26
 8008b66:	e7f2      	b.n	8008b4e <_printf_float+0x412>
 8008b68:	2301      	movs	r3, #1
 8008b6a:	4642      	mov	r2, r8
 8008b6c:	e7df      	b.n	8008b2e <_printf_float+0x3f2>
 8008b6e:	2301      	movs	r3, #1
 8008b70:	464a      	mov	r2, r9
 8008b72:	4631      	mov	r1, r6
 8008b74:	4628      	mov	r0, r5
 8008b76:	47b8      	blx	r7
 8008b78:	3001      	adds	r0, #1
 8008b7a:	f43f ae3a 	beq.w	80087f2 <_printf_float+0xb6>
 8008b7e:	f108 0801 	add.w	r8, r8, #1
 8008b82:	68e3      	ldr	r3, [r4, #12]
 8008b84:	990f      	ldr	r1, [sp, #60]	; 0x3c
 8008b86:	1a5b      	subs	r3, r3, r1
 8008b88:	4543      	cmp	r3, r8
 8008b8a:	dcf0      	bgt.n	8008b6e <_printf_float+0x432>
 8008b8c:	e6fb      	b.n	8008986 <_printf_float+0x24a>
 8008b8e:	f04f 0800 	mov.w	r8, #0
 8008b92:	f104 0919 	add.w	r9, r4, #25
 8008b96:	e7f4      	b.n	8008b82 <_printf_float+0x446>

08008b98 <_printf_common>:
 8008b98:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008b9c:	4616      	mov	r6, r2
 8008b9e:	4699      	mov	r9, r3
 8008ba0:	688a      	ldr	r2, [r1, #8]
 8008ba2:	690b      	ldr	r3, [r1, #16]
 8008ba4:	4607      	mov	r7, r0
 8008ba6:	4293      	cmp	r3, r2
 8008ba8:	bfb8      	it	lt
 8008baa:	4613      	movlt	r3, r2
 8008bac:	6033      	str	r3, [r6, #0]
 8008bae:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8008bb2:	460c      	mov	r4, r1
 8008bb4:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8008bb8:	b10a      	cbz	r2, 8008bbe <_printf_common+0x26>
 8008bba:	3301      	adds	r3, #1
 8008bbc:	6033      	str	r3, [r6, #0]
 8008bbe:	6823      	ldr	r3, [r4, #0]
 8008bc0:	0699      	lsls	r1, r3, #26
 8008bc2:	bf42      	ittt	mi
 8008bc4:	6833      	ldrmi	r3, [r6, #0]
 8008bc6:	3302      	addmi	r3, #2
 8008bc8:	6033      	strmi	r3, [r6, #0]
 8008bca:	6825      	ldr	r5, [r4, #0]
 8008bcc:	f015 0506 	ands.w	r5, r5, #6
 8008bd0:	d106      	bne.n	8008be0 <_printf_common+0x48>
 8008bd2:	f104 0a19 	add.w	sl, r4, #25
 8008bd6:	68e3      	ldr	r3, [r4, #12]
 8008bd8:	6832      	ldr	r2, [r6, #0]
 8008bda:	1a9b      	subs	r3, r3, r2
 8008bdc:	42ab      	cmp	r3, r5
 8008bde:	dc2b      	bgt.n	8008c38 <_printf_common+0xa0>
 8008be0:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8008be4:	1e13      	subs	r3, r2, #0
 8008be6:	6822      	ldr	r2, [r4, #0]
 8008be8:	bf18      	it	ne
 8008bea:	2301      	movne	r3, #1
 8008bec:	0692      	lsls	r2, r2, #26
 8008bee:	d430      	bmi.n	8008c52 <_printf_common+0xba>
 8008bf0:	4649      	mov	r1, r9
 8008bf2:	4638      	mov	r0, r7
 8008bf4:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8008bf8:	47c0      	blx	r8
 8008bfa:	3001      	adds	r0, #1
 8008bfc:	d023      	beq.n	8008c46 <_printf_common+0xae>
 8008bfe:	6823      	ldr	r3, [r4, #0]
 8008c00:	6922      	ldr	r2, [r4, #16]
 8008c02:	f003 0306 	and.w	r3, r3, #6
 8008c06:	2b04      	cmp	r3, #4
 8008c08:	bf14      	ite	ne
 8008c0a:	2500      	movne	r5, #0
 8008c0c:	6833      	ldreq	r3, [r6, #0]
 8008c0e:	f04f 0600 	mov.w	r6, #0
 8008c12:	bf08      	it	eq
 8008c14:	68e5      	ldreq	r5, [r4, #12]
 8008c16:	f104 041a 	add.w	r4, r4, #26
 8008c1a:	bf08      	it	eq
 8008c1c:	1aed      	subeq	r5, r5, r3
 8008c1e:	f854 3c12 	ldr.w	r3, [r4, #-18]
 8008c22:	bf08      	it	eq
 8008c24:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8008c28:	4293      	cmp	r3, r2
 8008c2a:	bfc4      	itt	gt
 8008c2c:	1a9b      	subgt	r3, r3, r2
 8008c2e:	18ed      	addgt	r5, r5, r3
 8008c30:	42b5      	cmp	r5, r6
 8008c32:	d11a      	bne.n	8008c6a <_printf_common+0xd2>
 8008c34:	2000      	movs	r0, #0
 8008c36:	e008      	b.n	8008c4a <_printf_common+0xb2>
 8008c38:	2301      	movs	r3, #1
 8008c3a:	4652      	mov	r2, sl
 8008c3c:	4649      	mov	r1, r9
 8008c3e:	4638      	mov	r0, r7
 8008c40:	47c0      	blx	r8
 8008c42:	3001      	adds	r0, #1
 8008c44:	d103      	bne.n	8008c4e <_printf_common+0xb6>
 8008c46:	f04f 30ff 	mov.w	r0, #4294967295
 8008c4a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008c4e:	3501      	adds	r5, #1
 8008c50:	e7c1      	b.n	8008bd6 <_printf_common+0x3e>
 8008c52:	2030      	movs	r0, #48	; 0x30
 8008c54:	18e1      	adds	r1, r4, r3
 8008c56:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8008c5a:	1c5a      	adds	r2, r3, #1
 8008c5c:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8008c60:	4422      	add	r2, r4
 8008c62:	3302      	adds	r3, #2
 8008c64:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8008c68:	e7c2      	b.n	8008bf0 <_printf_common+0x58>
 8008c6a:	2301      	movs	r3, #1
 8008c6c:	4622      	mov	r2, r4
 8008c6e:	4649      	mov	r1, r9
 8008c70:	4638      	mov	r0, r7
 8008c72:	47c0      	blx	r8
 8008c74:	3001      	adds	r0, #1
 8008c76:	d0e6      	beq.n	8008c46 <_printf_common+0xae>
 8008c78:	3601      	adds	r6, #1
 8008c7a:	e7d9      	b.n	8008c30 <_printf_common+0x98>

08008c7c <_printf_i>:
 8008c7c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8008c80:	7e0f      	ldrb	r7, [r1, #24]
 8008c82:	4691      	mov	r9, r2
 8008c84:	2f78      	cmp	r7, #120	; 0x78
 8008c86:	4680      	mov	r8, r0
 8008c88:	460c      	mov	r4, r1
 8008c8a:	469a      	mov	sl, r3
 8008c8c:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8008c8e:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8008c92:	d807      	bhi.n	8008ca4 <_printf_i+0x28>
 8008c94:	2f62      	cmp	r7, #98	; 0x62
 8008c96:	d80a      	bhi.n	8008cae <_printf_i+0x32>
 8008c98:	2f00      	cmp	r7, #0
 8008c9a:	f000 80d5 	beq.w	8008e48 <_printf_i+0x1cc>
 8008c9e:	2f58      	cmp	r7, #88	; 0x58
 8008ca0:	f000 80c1 	beq.w	8008e26 <_printf_i+0x1aa>
 8008ca4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8008ca8:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8008cac:	e03a      	b.n	8008d24 <_printf_i+0xa8>
 8008cae:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8008cb2:	2b15      	cmp	r3, #21
 8008cb4:	d8f6      	bhi.n	8008ca4 <_printf_i+0x28>
 8008cb6:	a101      	add	r1, pc, #4	; (adr r1, 8008cbc <_printf_i+0x40>)
 8008cb8:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8008cbc:	08008d15 	.word	0x08008d15
 8008cc0:	08008d29 	.word	0x08008d29
 8008cc4:	08008ca5 	.word	0x08008ca5
 8008cc8:	08008ca5 	.word	0x08008ca5
 8008ccc:	08008ca5 	.word	0x08008ca5
 8008cd0:	08008ca5 	.word	0x08008ca5
 8008cd4:	08008d29 	.word	0x08008d29
 8008cd8:	08008ca5 	.word	0x08008ca5
 8008cdc:	08008ca5 	.word	0x08008ca5
 8008ce0:	08008ca5 	.word	0x08008ca5
 8008ce4:	08008ca5 	.word	0x08008ca5
 8008ce8:	08008e2f 	.word	0x08008e2f
 8008cec:	08008d55 	.word	0x08008d55
 8008cf0:	08008de9 	.word	0x08008de9
 8008cf4:	08008ca5 	.word	0x08008ca5
 8008cf8:	08008ca5 	.word	0x08008ca5
 8008cfc:	08008e51 	.word	0x08008e51
 8008d00:	08008ca5 	.word	0x08008ca5
 8008d04:	08008d55 	.word	0x08008d55
 8008d08:	08008ca5 	.word	0x08008ca5
 8008d0c:	08008ca5 	.word	0x08008ca5
 8008d10:	08008df1 	.word	0x08008df1
 8008d14:	682b      	ldr	r3, [r5, #0]
 8008d16:	1d1a      	adds	r2, r3, #4
 8008d18:	681b      	ldr	r3, [r3, #0]
 8008d1a:	602a      	str	r2, [r5, #0]
 8008d1c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8008d20:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8008d24:	2301      	movs	r3, #1
 8008d26:	e0a0      	b.n	8008e6a <_printf_i+0x1ee>
 8008d28:	6820      	ldr	r0, [r4, #0]
 8008d2a:	682b      	ldr	r3, [r5, #0]
 8008d2c:	0607      	lsls	r7, r0, #24
 8008d2e:	f103 0104 	add.w	r1, r3, #4
 8008d32:	6029      	str	r1, [r5, #0]
 8008d34:	d501      	bpl.n	8008d3a <_printf_i+0xbe>
 8008d36:	681e      	ldr	r6, [r3, #0]
 8008d38:	e003      	b.n	8008d42 <_printf_i+0xc6>
 8008d3a:	0646      	lsls	r6, r0, #25
 8008d3c:	d5fb      	bpl.n	8008d36 <_printf_i+0xba>
 8008d3e:	f9b3 6000 	ldrsh.w	r6, [r3]
 8008d42:	2e00      	cmp	r6, #0
 8008d44:	da03      	bge.n	8008d4e <_printf_i+0xd2>
 8008d46:	232d      	movs	r3, #45	; 0x2d
 8008d48:	4276      	negs	r6, r6
 8008d4a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008d4e:	230a      	movs	r3, #10
 8008d50:	4859      	ldr	r0, [pc, #356]	; (8008eb8 <_printf_i+0x23c>)
 8008d52:	e012      	b.n	8008d7a <_printf_i+0xfe>
 8008d54:	682b      	ldr	r3, [r5, #0]
 8008d56:	6820      	ldr	r0, [r4, #0]
 8008d58:	1d19      	adds	r1, r3, #4
 8008d5a:	6029      	str	r1, [r5, #0]
 8008d5c:	0605      	lsls	r5, r0, #24
 8008d5e:	d501      	bpl.n	8008d64 <_printf_i+0xe8>
 8008d60:	681e      	ldr	r6, [r3, #0]
 8008d62:	e002      	b.n	8008d6a <_printf_i+0xee>
 8008d64:	0641      	lsls	r1, r0, #25
 8008d66:	d5fb      	bpl.n	8008d60 <_printf_i+0xe4>
 8008d68:	881e      	ldrh	r6, [r3, #0]
 8008d6a:	2f6f      	cmp	r7, #111	; 0x6f
 8008d6c:	bf0c      	ite	eq
 8008d6e:	2308      	moveq	r3, #8
 8008d70:	230a      	movne	r3, #10
 8008d72:	4851      	ldr	r0, [pc, #324]	; (8008eb8 <_printf_i+0x23c>)
 8008d74:	2100      	movs	r1, #0
 8008d76:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8008d7a:	6865      	ldr	r5, [r4, #4]
 8008d7c:	2d00      	cmp	r5, #0
 8008d7e:	bfa8      	it	ge
 8008d80:	6821      	ldrge	r1, [r4, #0]
 8008d82:	60a5      	str	r5, [r4, #8]
 8008d84:	bfa4      	itt	ge
 8008d86:	f021 0104 	bicge.w	r1, r1, #4
 8008d8a:	6021      	strge	r1, [r4, #0]
 8008d8c:	b90e      	cbnz	r6, 8008d92 <_printf_i+0x116>
 8008d8e:	2d00      	cmp	r5, #0
 8008d90:	d04b      	beq.n	8008e2a <_printf_i+0x1ae>
 8008d92:	4615      	mov	r5, r2
 8008d94:	fbb6 f1f3 	udiv	r1, r6, r3
 8008d98:	fb03 6711 	mls	r7, r3, r1, r6
 8008d9c:	5dc7      	ldrb	r7, [r0, r7]
 8008d9e:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8008da2:	4637      	mov	r7, r6
 8008da4:	42bb      	cmp	r3, r7
 8008da6:	460e      	mov	r6, r1
 8008da8:	d9f4      	bls.n	8008d94 <_printf_i+0x118>
 8008daa:	2b08      	cmp	r3, #8
 8008dac:	d10b      	bne.n	8008dc6 <_printf_i+0x14a>
 8008dae:	6823      	ldr	r3, [r4, #0]
 8008db0:	07de      	lsls	r6, r3, #31
 8008db2:	d508      	bpl.n	8008dc6 <_printf_i+0x14a>
 8008db4:	6923      	ldr	r3, [r4, #16]
 8008db6:	6861      	ldr	r1, [r4, #4]
 8008db8:	4299      	cmp	r1, r3
 8008dba:	bfde      	ittt	le
 8008dbc:	2330      	movle	r3, #48	; 0x30
 8008dbe:	f805 3c01 	strble.w	r3, [r5, #-1]
 8008dc2:	f105 35ff 	addle.w	r5, r5, #4294967295
 8008dc6:	1b52      	subs	r2, r2, r5
 8008dc8:	6122      	str	r2, [r4, #16]
 8008dca:	464b      	mov	r3, r9
 8008dcc:	4621      	mov	r1, r4
 8008dce:	4640      	mov	r0, r8
 8008dd0:	f8cd a000 	str.w	sl, [sp]
 8008dd4:	aa03      	add	r2, sp, #12
 8008dd6:	f7ff fedf 	bl	8008b98 <_printf_common>
 8008dda:	3001      	adds	r0, #1
 8008ddc:	d14a      	bne.n	8008e74 <_printf_i+0x1f8>
 8008dde:	f04f 30ff 	mov.w	r0, #4294967295
 8008de2:	b004      	add	sp, #16
 8008de4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008de8:	6823      	ldr	r3, [r4, #0]
 8008dea:	f043 0320 	orr.w	r3, r3, #32
 8008dee:	6023      	str	r3, [r4, #0]
 8008df0:	2778      	movs	r7, #120	; 0x78
 8008df2:	4832      	ldr	r0, [pc, #200]	; (8008ebc <_printf_i+0x240>)
 8008df4:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8008df8:	6823      	ldr	r3, [r4, #0]
 8008dfa:	6829      	ldr	r1, [r5, #0]
 8008dfc:	061f      	lsls	r7, r3, #24
 8008dfe:	f851 6b04 	ldr.w	r6, [r1], #4
 8008e02:	d402      	bmi.n	8008e0a <_printf_i+0x18e>
 8008e04:	065f      	lsls	r7, r3, #25
 8008e06:	bf48      	it	mi
 8008e08:	b2b6      	uxthmi	r6, r6
 8008e0a:	07df      	lsls	r7, r3, #31
 8008e0c:	bf48      	it	mi
 8008e0e:	f043 0320 	orrmi.w	r3, r3, #32
 8008e12:	6029      	str	r1, [r5, #0]
 8008e14:	bf48      	it	mi
 8008e16:	6023      	strmi	r3, [r4, #0]
 8008e18:	b91e      	cbnz	r6, 8008e22 <_printf_i+0x1a6>
 8008e1a:	6823      	ldr	r3, [r4, #0]
 8008e1c:	f023 0320 	bic.w	r3, r3, #32
 8008e20:	6023      	str	r3, [r4, #0]
 8008e22:	2310      	movs	r3, #16
 8008e24:	e7a6      	b.n	8008d74 <_printf_i+0xf8>
 8008e26:	4824      	ldr	r0, [pc, #144]	; (8008eb8 <_printf_i+0x23c>)
 8008e28:	e7e4      	b.n	8008df4 <_printf_i+0x178>
 8008e2a:	4615      	mov	r5, r2
 8008e2c:	e7bd      	b.n	8008daa <_printf_i+0x12e>
 8008e2e:	682b      	ldr	r3, [r5, #0]
 8008e30:	6826      	ldr	r6, [r4, #0]
 8008e32:	1d18      	adds	r0, r3, #4
 8008e34:	6961      	ldr	r1, [r4, #20]
 8008e36:	6028      	str	r0, [r5, #0]
 8008e38:	0635      	lsls	r5, r6, #24
 8008e3a:	681b      	ldr	r3, [r3, #0]
 8008e3c:	d501      	bpl.n	8008e42 <_printf_i+0x1c6>
 8008e3e:	6019      	str	r1, [r3, #0]
 8008e40:	e002      	b.n	8008e48 <_printf_i+0x1cc>
 8008e42:	0670      	lsls	r0, r6, #25
 8008e44:	d5fb      	bpl.n	8008e3e <_printf_i+0x1c2>
 8008e46:	8019      	strh	r1, [r3, #0]
 8008e48:	2300      	movs	r3, #0
 8008e4a:	4615      	mov	r5, r2
 8008e4c:	6123      	str	r3, [r4, #16]
 8008e4e:	e7bc      	b.n	8008dca <_printf_i+0x14e>
 8008e50:	682b      	ldr	r3, [r5, #0]
 8008e52:	2100      	movs	r1, #0
 8008e54:	1d1a      	adds	r2, r3, #4
 8008e56:	602a      	str	r2, [r5, #0]
 8008e58:	681d      	ldr	r5, [r3, #0]
 8008e5a:	6862      	ldr	r2, [r4, #4]
 8008e5c:	4628      	mov	r0, r5
 8008e5e:	f000 fbf4 	bl	800964a <memchr>
 8008e62:	b108      	cbz	r0, 8008e68 <_printf_i+0x1ec>
 8008e64:	1b40      	subs	r0, r0, r5
 8008e66:	6060      	str	r0, [r4, #4]
 8008e68:	6863      	ldr	r3, [r4, #4]
 8008e6a:	6123      	str	r3, [r4, #16]
 8008e6c:	2300      	movs	r3, #0
 8008e6e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008e72:	e7aa      	b.n	8008dca <_printf_i+0x14e>
 8008e74:	462a      	mov	r2, r5
 8008e76:	4649      	mov	r1, r9
 8008e78:	4640      	mov	r0, r8
 8008e7a:	6923      	ldr	r3, [r4, #16]
 8008e7c:	47d0      	blx	sl
 8008e7e:	3001      	adds	r0, #1
 8008e80:	d0ad      	beq.n	8008dde <_printf_i+0x162>
 8008e82:	6823      	ldr	r3, [r4, #0]
 8008e84:	079b      	lsls	r3, r3, #30
 8008e86:	d413      	bmi.n	8008eb0 <_printf_i+0x234>
 8008e88:	68e0      	ldr	r0, [r4, #12]
 8008e8a:	9b03      	ldr	r3, [sp, #12]
 8008e8c:	4298      	cmp	r0, r3
 8008e8e:	bfb8      	it	lt
 8008e90:	4618      	movlt	r0, r3
 8008e92:	e7a6      	b.n	8008de2 <_printf_i+0x166>
 8008e94:	2301      	movs	r3, #1
 8008e96:	4632      	mov	r2, r6
 8008e98:	4649      	mov	r1, r9
 8008e9a:	4640      	mov	r0, r8
 8008e9c:	47d0      	blx	sl
 8008e9e:	3001      	adds	r0, #1
 8008ea0:	d09d      	beq.n	8008dde <_printf_i+0x162>
 8008ea2:	3501      	adds	r5, #1
 8008ea4:	68e3      	ldr	r3, [r4, #12]
 8008ea6:	9903      	ldr	r1, [sp, #12]
 8008ea8:	1a5b      	subs	r3, r3, r1
 8008eaa:	42ab      	cmp	r3, r5
 8008eac:	dcf2      	bgt.n	8008e94 <_printf_i+0x218>
 8008eae:	e7eb      	b.n	8008e88 <_printf_i+0x20c>
 8008eb0:	2500      	movs	r5, #0
 8008eb2:	f104 0619 	add.w	r6, r4, #25
 8008eb6:	e7f5      	b.n	8008ea4 <_printf_i+0x228>
 8008eb8:	0800ce08 	.word	0x0800ce08
 8008ebc:	0800ce19 	.word	0x0800ce19

08008ec0 <_scanf_float>:
 8008ec0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008ec4:	b087      	sub	sp, #28
 8008ec6:	9303      	str	r3, [sp, #12]
 8008ec8:	688b      	ldr	r3, [r1, #8]
 8008eca:	4617      	mov	r7, r2
 8008ecc:	1e5a      	subs	r2, r3, #1
 8008ece:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 8008ed2:	bf85      	ittet	hi
 8008ed4:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 8008ed8:	195b      	addhi	r3, r3, r5
 8008eda:	2300      	movls	r3, #0
 8008edc:	9302      	strhi	r3, [sp, #8]
 8008ede:	bf88      	it	hi
 8008ee0:	f240 135d 	movwhi	r3, #349	; 0x15d
 8008ee4:	468b      	mov	fp, r1
 8008ee6:	f04f 0500 	mov.w	r5, #0
 8008eea:	bf8c      	ite	hi
 8008eec:	608b      	strhi	r3, [r1, #8]
 8008eee:	9302      	strls	r3, [sp, #8]
 8008ef0:	680b      	ldr	r3, [r1, #0]
 8008ef2:	4680      	mov	r8, r0
 8008ef4:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 8008ef8:	f84b 3b1c 	str.w	r3, [fp], #28
 8008efc:	460c      	mov	r4, r1
 8008efe:	465e      	mov	r6, fp
 8008f00:	46aa      	mov	sl, r5
 8008f02:	46a9      	mov	r9, r5
 8008f04:	e9cd 5504 	strd	r5, r5, [sp, #16]
 8008f08:	9501      	str	r5, [sp, #4]
 8008f0a:	68a2      	ldr	r2, [r4, #8]
 8008f0c:	b152      	cbz	r2, 8008f24 <_scanf_float+0x64>
 8008f0e:	683b      	ldr	r3, [r7, #0]
 8008f10:	781b      	ldrb	r3, [r3, #0]
 8008f12:	2b4e      	cmp	r3, #78	; 0x4e
 8008f14:	d864      	bhi.n	8008fe0 <_scanf_float+0x120>
 8008f16:	2b40      	cmp	r3, #64	; 0x40
 8008f18:	d83c      	bhi.n	8008f94 <_scanf_float+0xd4>
 8008f1a:	f1a3 012b 	sub.w	r1, r3, #43	; 0x2b
 8008f1e:	b2c8      	uxtb	r0, r1
 8008f20:	280e      	cmp	r0, #14
 8008f22:	d93a      	bls.n	8008f9a <_scanf_float+0xda>
 8008f24:	f1b9 0f00 	cmp.w	r9, #0
 8008f28:	d003      	beq.n	8008f32 <_scanf_float+0x72>
 8008f2a:	6823      	ldr	r3, [r4, #0]
 8008f2c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8008f30:	6023      	str	r3, [r4, #0]
 8008f32:	f10a 3aff 	add.w	sl, sl, #4294967295
 8008f36:	f1ba 0f01 	cmp.w	sl, #1
 8008f3a:	f200 8113 	bhi.w	8009164 <_scanf_float+0x2a4>
 8008f3e:	455e      	cmp	r6, fp
 8008f40:	f200 8105 	bhi.w	800914e <_scanf_float+0x28e>
 8008f44:	2501      	movs	r5, #1
 8008f46:	4628      	mov	r0, r5
 8008f48:	b007      	add	sp, #28
 8008f4a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008f4e:	f1a3 0261 	sub.w	r2, r3, #97	; 0x61
 8008f52:	2a0d      	cmp	r2, #13
 8008f54:	d8e6      	bhi.n	8008f24 <_scanf_float+0x64>
 8008f56:	a101      	add	r1, pc, #4	; (adr r1, 8008f5c <_scanf_float+0x9c>)
 8008f58:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8008f5c:	0800909b 	.word	0x0800909b
 8008f60:	08008f25 	.word	0x08008f25
 8008f64:	08008f25 	.word	0x08008f25
 8008f68:	08008f25 	.word	0x08008f25
 8008f6c:	080090fb 	.word	0x080090fb
 8008f70:	080090d3 	.word	0x080090d3
 8008f74:	08008f25 	.word	0x08008f25
 8008f78:	08008f25 	.word	0x08008f25
 8008f7c:	080090a9 	.word	0x080090a9
 8008f80:	08008f25 	.word	0x08008f25
 8008f84:	08008f25 	.word	0x08008f25
 8008f88:	08008f25 	.word	0x08008f25
 8008f8c:	08008f25 	.word	0x08008f25
 8008f90:	08009061 	.word	0x08009061
 8008f94:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 8008f98:	e7db      	b.n	8008f52 <_scanf_float+0x92>
 8008f9a:	290e      	cmp	r1, #14
 8008f9c:	d8c2      	bhi.n	8008f24 <_scanf_float+0x64>
 8008f9e:	a001      	add	r0, pc, #4	; (adr r0, 8008fa4 <_scanf_float+0xe4>)
 8008fa0:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 8008fa4:	08009053 	.word	0x08009053
 8008fa8:	08008f25 	.word	0x08008f25
 8008fac:	08009053 	.word	0x08009053
 8008fb0:	080090e7 	.word	0x080090e7
 8008fb4:	08008f25 	.word	0x08008f25
 8008fb8:	08009001 	.word	0x08009001
 8008fbc:	0800903d 	.word	0x0800903d
 8008fc0:	0800903d 	.word	0x0800903d
 8008fc4:	0800903d 	.word	0x0800903d
 8008fc8:	0800903d 	.word	0x0800903d
 8008fcc:	0800903d 	.word	0x0800903d
 8008fd0:	0800903d 	.word	0x0800903d
 8008fd4:	0800903d 	.word	0x0800903d
 8008fd8:	0800903d 	.word	0x0800903d
 8008fdc:	0800903d 	.word	0x0800903d
 8008fe0:	2b6e      	cmp	r3, #110	; 0x6e
 8008fe2:	d809      	bhi.n	8008ff8 <_scanf_float+0x138>
 8008fe4:	2b60      	cmp	r3, #96	; 0x60
 8008fe6:	d8b2      	bhi.n	8008f4e <_scanf_float+0x8e>
 8008fe8:	2b54      	cmp	r3, #84	; 0x54
 8008fea:	d077      	beq.n	80090dc <_scanf_float+0x21c>
 8008fec:	2b59      	cmp	r3, #89	; 0x59
 8008fee:	d199      	bne.n	8008f24 <_scanf_float+0x64>
 8008ff0:	2d07      	cmp	r5, #7
 8008ff2:	d197      	bne.n	8008f24 <_scanf_float+0x64>
 8008ff4:	2508      	movs	r5, #8
 8008ff6:	e029      	b.n	800904c <_scanf_float+0x18c>
 8008ff8:	2b74      	cmp	r3, #116	; 0x74
 8008ffa:	d06f      	beq.n	80090dc <_scanf_float+0x21c>
 8008ffc:	2b79      	cmp	r3, #121	; 0x79
 8008ffe:	e7f6      	b.n	8008fee <_scanf_float+0x12e>
 8009000:	6821      	ldr	r1, [r4, #0]
 8009002:	05c8      	lsls	r0, r1, #23
 8009004:	d51a      	bpl.n	800903c <_scanf_float+0x17c>
 8009006:	9b02      	ldr	r3, [sp, #8]
 8009008:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 800900c:	6021      	str	r1, [r4, #0]
 800900e:	f109 0901 	add.w	r9, r9, #1
 8009012:	b11b      	cbz	r3, 800901c <_scanf_float+0x15c>
 8009014:	3b01      	subs	r3, #1
 8009016:	3201      	adds	r2, #1
 8009018:	9302      	str	r3, [sp, #8]
 800901a:	60a2      	str	r2, [r4, #8]
 800901c:	68a3      	ldr	r3, [r4, #8]
 800901e:	3b01      	subs	r3, #1
 8009020:	60a3      	str	r3, [r4, #8]
 8009022:	6923      	ldr	r3, [r4, #16]
 8009024:	3301      	adds	r3, #1
 8009026:	6123      	str	r3, [r4, #16]
 8009028:	687b      	ldr	r3, [r7, #4]
 800902a:	3b01      	subs	r3, #1
 800902c:	2b00      	cmp	r3, #0
 800902e:	607b      	str	r3, [r7, #4]
 8009030:	f340 8084 	ble.w	800913c <_scanf_float+0x27c>
 8009034:	683b      	ldr	r3, [r7, #0]
 8009036:	3301      	adds	r3, #1
 8009038:	603b      	str	r3, [r7, #0]
 800903a:	e766      	b.n	8008f0a <_scanf_float+0x4a>
 800903c:	eb1a 0f05 	cmn.w	sl, r5
 8009040:	f47f af70 	bne.w	8008f24 <_scanf_float+0x64>
 8009044:	6822      	ldr	r2, [r4, #0]
 8009046:	f422 72c0 	bic.w	r2, r2, #384	; 0x180
 800904a:	6022      	str	r2, [r4, #0]
 800904c:	f806 3b01 	strb.w	r3, [r6], #1
 8009050:	e7e4      	b.n	800901c <_scanf_float+0x15c>
 8009052:	6822      	ldr	r2, [r4, #0]
 8009054:	0610      	lsls	r0, r2, #24
 8009056:	f57f af65 	bpl.w	8008f24 <_scanf_float+0x64>
 800905a:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800905e:	e7f4      	b.n	800904a <_scanf_float+0x18a>
 8009060:	f1ba 0f00 	cmp.w	sl, #0
 8009064:	d10e      	bne.n	8009084 <_scanf_float+0x1c4>
 8009066:	f1b9 0f00 	cmp.w	r9, #0
 800906a:	d10e      	bne.n	800908a <_scanf_float+0x1ca>
 800906c:	6822      	ldr	r2, [r4, #0]
 800906e:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 8009072:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 8009076:	d108      	bne.n	800908a <_scanf_float+0x1ca>
 8009078:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 800907c:	f04f 0a01 	mov.w	sl, #1
 8009080:	6022      	str	r2, [r4, #0]
 8009082:	e7e3      	b.n	800904c <_scanf_float+0x18c>
 8009084:	f1ba 0f02 	cmp.w	sl, #2
 8009088:	d055      	beq.n	8009136 <_scanf_float+0x276>
 800908a:	2d01      	cmp	r5, #1
 800908c:	d002      	beq.n	8009094 <_scanf_float+0x1d4>
 800908e:	2d04      	cmp	r5, #4
 8009090:	f47f af48 	bne.w	8008f24 <_scanf_float+0x64>
 8009094:	3501      	adds	r5, #1
 8009096:	b2ed      	uxtb	r5, r5
 8009098:	e7d8      	b.n	800904c <_scanf_float+0x18c>
 800909a:	f1ba 0f01 	cmp.w	sl, #1
 800909e:	f47f af41 	bne.w	8008f24 <_scanf_float+0x64>
 80090a2:	f04f 0a02 	mov.w	sl, #2
 80090a6:	e7d1      	b.n	800904c <_scanf_float+0x18c>
 80090a8:	b97d      	cbnz	r5, 80090ca <_scanf_float+0x20a>
 80090aa:	f1b9 0f00 	cmp.w	r9, #0
 80090ae:	f47f af3c 	bne.w	8008f2a <_scanf_float+0x6a>
 80090b2:	6822      	ldr	r2, [r4, #0]
 80090b4:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 80090b8:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 80090bc:	f47f af39 	bne.w	8008f32 <_scanf_float+0x72>
 80090c0:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 80090c4:	2501      	movs	r5, #1
 80090c6:	6022      	str	r2, [r4, #0]
 80090c8:	e7c0      	b.n	800904c <_scanf_float+0x18c>
 80090ca:	2d03      	cmp	r5, #3
 80090cc:	d0e2      	beq.n	8009094 <_scanf_float+0x1d4>
 80090ce:	2d05      	cmp	r5, #5
 80090d0:	e7de      	b.n	8009090 <_scanf_float+0x1d0>
 80090d2:	2d02      	cmp	r5, #2
 80090d4:	f47f af26 	bne.w	8008f24 <_scanf_float+0x64>
 80090d8:	2503      	movs	r5, #3
 80090da:	e7b7      	b.n	800904c <_scanf_float+0x18c>
 80090dc:	2d06      	cmp	r5, #6
 80090de:	f47f af21 	bne.w	8008f24 <_scanf_float+0x64>
 80090e2:	2507      	movs	r5, #7
 80090e4:	e7b2      	b.n	800904c <_scanf_float+0x18c>
 80090e6:	6822      	ldr	r2, [r4, #0]
 80090e8:	0591      	lsls	r1, r2, #22
 80090ea:	f57f af1b 	bpl.w	8008f24 <_scanf_float+0x64>
 80090ee:	f422 7220 	bic.w	r2, r2, #640	; 0x280
 80090f2:	6022      	str	r2, [r4, #0]
 80090f4:	f8cd 9004 	str.w	r9, [sp, #4]
 80090f8:	e7a8      	b.n	800904c <_scanf_float+0x18c>
 80090fa:	6822      	ldr	r2, [r4, #0]
 80090fc:	f402 61a0 	and.w	r1, r2, #1280	; 0x500
 8009100:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 8009104:	d006      	beq.n	8009114 <_scanf_float+0x254>
 8009106:	0550      	lsls	r0, r2, #21
 8009108:	f57f af0c 	bpl.w	8008f24 <_scanf_float+0x64>
 800910c:	f1b9 0f00 	cmp.w	r9, #0
 8009110:	f43f af0f 	beq.w	8008f32 <_scanf_float+0x72>
 8009114:	0591      	lsls	r1, r2, #22
 8009116:	bf58      	it	pl
 8009118:	9901      	ldrpl	r1, [sp, #4]
 800911a:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 800911e:	bf58      	it	pl
 8009120:	eba9 0101 	subpl.w	r1, r9, r1
 8009124:	f442 72c0 	orr.w	r2, r2, #384	; 0x180
 8009128:	f04f 0900 	mov.w	r9, #0
 800912c:	bf58      	it	pl
 800912e:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 8009132:	6022      	str	r2, [r4, #0]
 8009134:	e78a      	b.n	800904c <_scanf_float+0x18c>
 8009136:	f04f 0a03 	mov.w	sl, #3
 800913a:	e787      	b.n	800904c <_scanf_float+0x18c>
 800913c:	4639      	mov	r1, r7
 800913e:	4640      	mov	r0, r8
 8009140:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8009144:	4798      	blx	r3
 8009146:	2800      	cmp	r0, #0
 8009148:	f43f aedf 	beq.w	8008f0a <_scanf_float+0x4a>
 800914c:	e6ea      	b.n	8008f24 <_scanf_float+0x64>
 800914e:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8009152:	463a      	mov	r2, r7
 8009154:	4640      	mov	r0, r8
 8009156:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800915a:	4798      	blx	r3
 800915c:	6923      	ldr	r3, [r4, #16]
 800915e:	3b01      	subs	r3, #1
 8009160:	6123      	str	r3, [r4, #16]
 8009162:	e6ec      	b.n	8008f3e <_scanf_float+0x7e>
 8009164:	1e6b      	subs	r3, r5, #1
 8009166:	2b06      	cmp	r3, #6
 8009168:	d825      	bhi.n	80091b6 <_scanf_float+0x2f6>
 800916a:	2d02      	cmp	r5, #2
 800916c:	d836      	bhi.n	80091dc <_scanf_float+0x31c>
 800916e:	455e      	cmp	r6, fp
 8009170:	f67f aee8 	bls.w	8008f44 <_scanf_float+0x84>
 8009174:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8009178:	463a      	mov	r2, r7
 800917a:	4640      	mov	r0, r8
 800917c:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8009180:	4798      	blx	r3
 8009182:	6923      	ldr	r3, [r4, #16]
 8009184:	3b01      	subs	r3, #1
 8009186:	6123      	str	r3, [r4, #16]
 8009188:	e7f1      	b.n	800916e <_scanf_float+0x2ae>
 800918a:	9802      	ldr	r0, [sp, #8]
 800918c:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8009190:	f810 1d01 	ldrb.w	r1, [r0, #-1]!
 8009194:	463a      	mov	r2, r7
 8009196:	9002      	str	r0, [sp, #8]
 8009198:	4640      	mov	r0, r8
 800919a:	4798      	blx	r3
 800919c:	6923      	ldr	r3, [r4, #16]
 800919e:	3b01      	subs	r3, #1
 80091a0:	6123      	str	r3, [r4, #16]
 80091a2:	f10a 3aff 	add.w	sl, sl, #4294967295
 80091a6:	fa5f fa8a 	uxtb.w	sl, sl
 80091aa:	f1ba 0f02 	cmp.w	sl, #2
 80091ae:	d1ec      	bne.n	800918a <_scanf_float+0x2ca>
 80091b0:	3d03      	subs	r5, #3
 80091b2:	b2ed      	uxtb	r5, r5
 80091b4:	1b76      	subs	r6, r6, r5
 80091b6:	6823      	ldr	r3, [r4, #0]
 80091b8:	05da      	lsls	r2, r3, #23
 80091ba:	d52f      	bpl.n	800921c <_scanf_float+0x35c>
 80091bc:	055b      	lsls	r3, r3, #21
 80091be:	d510      	bpl.n	80091e2 <_scanf_float+0x322>
 80091c0:	455e      	cmp	r6, fp
 80091c2:	f67f aebf 	bls.w	8008f44 <_scanf_float+0x84>
 80091c6:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80091ca:	463a      	mov	r2, r7
 80091cc:	4640      	mov	r0, r8
 80091ce:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 80091d2:	4798      	blx	r3
 80091d4:	6923      	ldr	r3, [r4, #16]
 80091d6:	3b01      	subs	r3, #1
 80091d8:	6123      	str	r3, [r4, #16]
 80091da:	e7f1      	b.n	80091c0 <_scanf_float+0x300>
 80091dc:	46aa      	mov	sl, r5
 80091de:	9602      	str	r6, [sp, #8]
 80091e0:	e7df      	b.n	80091a2 <_scanf_float+0x2e2>
 80091e2:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 80091e6:	6923      	ldr	r3, [r4, #16]
 80091e8:	2965      	cmp	r1, #101	; 0x65
 80091ea:	f103 33ff 	add.w	r3, r3, #4294967295
 80091ee:	f106 35ff 	add.w	r5, r6, #4294967295
 80091f2:	6123      	str	r3, [r4, #16]
 80091f4:	d00c      	beq.n	8009210 <_scanf_float+0x350>
 80091f6:	2945      	cmp	r1, #69	; 0x45
 80091f8:	d00a      	beq.n	8009210 <_scanf_float+0x350>
 80091fa:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80091fe:	463a      	mov	r2, r7
 8009200:	4640      	mov	r0, r8
 8009202:	4798      	blx	r3
 8009204:	6923      	ldr	r3, [r4, #16]
 8009206:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 800920a:	3b01      	subs	r3, #1
 800920c:	1eb5      	subs	r5, r6, #2
 800920e:	6123      	str	r3, [r4, #16]
 8009210:	463a      	mov	r2, r7
 8009212:	4640      	mov	r0, r8
 8009214:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8009218:	4798      	blx	r3
 800921a:	462e      	mov	r6, r5
 800921c:	6825      	ldr	r5, [r4, #0]
 800921e:	f015 0510 	ands.w	r5, r5, #16
 8009222:	d155      	bne.n	80092d0 <_scanf_float+0x410>
 8009224:	7035      	strb	r5, [r6, #0]
 8009226:	6823      	ldr	r3, [r4, #0]
 8009228:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800922c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8009230:	d11d      	bne.n	800926e <_scanf_float+0x3ae>
 8009232:	9b01      	ldr	r3, [sp, #4]
 8009234:	454b      	cmp	r3, r9
 8009236:	eba3 0209 	sub.w	r2, r3, r9
 800923a:	d125      	bne.n	8009288 <_scanf_float+0x3c8>
 800923c:	2200      	movs	r2, #0
 800923e:	4659      	mov	r1, fp
 8009240:	4640      	mov	r0, r8
 8009242:	f002 fc41 	bl	800bac8 <_strtod_r>
 8009246:	9b03      	ldr	r3, [sp, #12]
 8009248:	f8d4 c000 	ldr.w	ip, [r4]
 800924c:	681b      	ldr	r3, [r3, #0]
 800924e:	f01c 0f02 	tst.w	ip, #2
 8009252:	4606      	mov	r6, r0
 8009254:	460f      	mov	r7, r1
 8009256:	f103 0204 	add.w	r2, r3, #4
 800925a:	d020      	beq.n	800929e <_scanf_float+0x3de>
 800925c:	9903      	ldr	r1, [sp, #12]
 800925e:	600a      	str	r2, [r1, #0]
 8009260:	681b      	ldr	r3, [r3, #0]
 8009262:	e9c3 6700 	strd	r6, r7, [r3]
 8009266:	68e3      	ldr	r3, [r4, #12]
 8009268:	3301      	adds	r3, #1
 800926a:	60e3      	str	r3, [r4, #12]
 800926c:	e66b      	b.n	8008f46 <_scanf_float+0x86>
 800926e:	9b04      	ldr	r3, [sp, #16]
 8009270:	2b00      	cmp	r3, #0
 8009272:	d0e3      	beq.n	800923c <_scanf_float+0x37c>
 8009274:	9905      	ldr	r1, [sp, #20]
 8009276:	230a      	movs	r3, #10
 8009278:	462a      	mov	r2, r5
 800927a:	4640      	mov	r0, r8
 800927c:	3101      	adds	r1, #1
 800927e:	f002 fca7 	bl	800bbd0 <_strtol_r>
 8009282:	9b04      	ldr	r3, [sp, #16]
 8009284:	9e05      	ldr	r6, [sp, #20]
 8009286:	1ac2      	subs	r2, r0, r3
 8009288:	f204 136f 	addw	r3, r4, #367	; 0x16f
 800928c:	429e      	cmp	r6, r3
 800928e:	bf28      	it	cs
 8009290:	f504 76b7 	addcs.w	r6, r4, #366	; 0x16e
 8009294:	4630      	mov	r0, r6
 8009296:	490f      	ldr	r1, [pc, #60]	; (80092d4 <_scanf_float+0x414>)
 8009298:	f000 f8f4 	bl	8009484 <siprintf>
 800929c:	e7ce      	b.n	800923c <_scanf_float+0x37c>
 800929e:	f01c 0f04 	tst.w	ip, #4
 80092a2:	d1db      	bne.n	800925c <_scanf_float+0x39c>
 80092a4:	f8dd c00c 	ldr.w	ip, [sp, #12]
 80092a8:	f8cc 2000 	str.w	r2, [ip]
 80092ac:	f8d3 8000 	ldr.w	r8, [r3]
 80092b0:	4602      	mov	r2, r0
 80092b2:	460b      	mov	r3, r1
 80092b4:	f7f7 fbaa 	bl	8000a0c <__aeabi_dcmpun>
 80092b8:	b128      	cbz	r0, 80092c6 <_scanf_float+0x406>
 80092ba:	4807      	ldr	r0, [pc, #28]	; (80092d8 <_scanf_float+0x418>)
 80092bc:	f000 f9e2 	bl	8009684 <nanf>
 80092c0:	f8c8 0000 	str.w	r0, [r8]
 80092c4:	e7cf      	b.n	8009266 <_scanf_float+0x3a6>
 80092c6:	4630      	mov	r0, r6
 80092c8:	4639      	mov	r1, r7
 80092ca:	f7f7 fbfd 	bl	8000ac8 <__aeabi_d2f>
 80092ce:	e7f7      	b.n	80092c0 <_scanf_float+0x400>
 80092d0:	2500      	movs	r5, #0
 80092d2:	e638      	b.n	8008f46 <_scanf_float+0x86>
 80092d4:	0800ce2a 	.word	0x0800ce2a
 80092d8:	0800d1bd 	.word	0x0800d1bd

080092dc <std>:
 80092dc:	2300      	movs	r3, #0
 80092de:	b510      	push	{r4, lr}
 80092e0:	4604      	mov	r4, r0
 80092e2:	e9c0 3300 	strd	r3, r3, [r0]
 80092e6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80092ea:	6083      	str	r3, [r0, #8]
 80092ec:	8181      	strh	r1, [r0, #12]
 80092ee:	6643      	str	r3, [r0, #100]	; 0x64
 80092f0:	81c2      	strh	r2, [r0, #14]
 80092f2:	6183      	str	r3, [r0, #24]
 80092f4:	4619      	mov	r1, r3
 80092f6:	2208      	movs	r2, #8
 80092f8:	305c      	adds	r0, #92	; 0x5c
 80092fa:	f000 f926 	bl	800954a <memset>
 80092fe:	4b0d      	ldr	r3, [pc, #52]	; (8009334 <std+0x58>)
 8009300:	6224      	str	r4, [r4, #32]
 8009302:	6263      	str	r3, [r4, #36]	; 0x24
 8009304:	4b0c      	ldr	r3, [pc, #48]	; (8009338 <std+0x5c>)
 8009306:	62a3      	str	r3, [r4, #40]	; 0x28
 8009308:	4b0c      	ldr	r3, [pc, #48]	; (800933c <std+0x60>)
 800930a:	62e3      	str	r3, [r4, #44]	; 0x2c
 800930c:	4b0c      	ldr	r3, [pc, #48]	; (8009340 <std+0x64>)
 800930e:	6323      	str	r3, [r4, #48]	; 0x30
 8009310:	4b0c      	ldr	r3, [pc, #48]	; (8009344 <std+0x68>)
 8009312:	429c      	cmp	r4, r3
 8009314:	d006      	beq.n	8009324 <std+0x48>
 8009316:	f103 0268 	add.w	r2, r3, #104	; 0x68
 800931a:	4294      	cmp	r4, r2
 800931c:	d002      	beq.n	8009324 <std+0x48>
 800931e:	33d0      	adds	r3, #208	; 0xd0
 8009320:	429c      	cmp	r4, r3
 8009322:	d105      	bne.n	8009330 <std+0x54>
 8009324:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8009328:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800932c:	f000 b98a 	b.w	8009644 <__retarget_lock_init_recursive>
 8009330:	bd10      	pop	{r4, pc}
 8009332:	bf00      	nop
 8009334:	080094c5 	.word	0x080094c5
 8009338:	080094e7 	.word	0x080094e7
 800933c:	0800951f 	.word	0x0800951f
 8009340:	08009543 	.word	0x08009543
 8009344:	20000bf8 	.word	0x20000bf8

08009348 <stdio_exit_handler>:
 8009348:	4a02      	ldr	r2, [pc, #8]	; (8009354 <stdio_exit_handler+0xc>)
 800934a:	4903      	ldr	r1, [pc, #12]	; (8009358 <stdio_exit_handler+0x10>)
 800934c:	4803      	ldr	r0, [pc, #12]	; (800935c <stdio_exit_handler+0x14>)
 800934e:	f000 b869 	b.w	8009424 <_fwalk_sglue>
 8009352:	bf00      	nop
 8009354:	20000070 	.word	0x20000070
 8009358:	0800c20d 	.word	0x0800c20d
 800935c:	2000007c 	.word	0x2000007c

08009360 <cleanup_stdio>:
 8009360:	6841      	ldr	r1, [r0, #4]
 8009362:	4b0c      	ldr	r3, [pc, #48]	; (8009394 <cleanup_stdio+0x34>)
 8009364:	b510      	push	{r4, lr}
 8009366:	4299      	cmp	r1, r3
 8009368:	4604      	mov	r4, r0
 800936a:	d001      	beq.n	8009370 <cleanup_stdio+0x10>
 800936c:	f002 ff4e 	bl	800c20c <_fflush_r>
 8009370:	68a1      	ldr	r1, [r4, #8]
 8009372:	4b09      	ldr	r3, [pc, #36]	; (8009398 <cleanup_stdio+0x38>)
 8009374:	4299      	cmp	r1, r3
 8009376:	d002      	beq.n	800937e <cleanup_stdio+0x1e>
 8009378:	4620      	mov	r0, r4
 800937a:	f002 ff47 	bl	800c20c <_fflush_r>
 800937e:	68e1      	ldr	r1, [r4, #12]
 8009380:	4b06      	ldr	r3, [pc, #24]	; (800939c <cleanup_stdio+0x3c>)
 8009382:	4299      	cmp	r1, r3
 8009384:	d004      	beq.n	8009390 <cleanup_stdio+0x30>
 8009386:	4620      	mov	r0, r4
 8009388:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800938c:	f002 bf3e 	b.w	800c20c <_fflush_r>
 8009390:	bd10      	pop	{r4, pc}
 8009392:	bf00      	nop
 8009394:	20000bf8 	.word	0x20000bf8
 8009398:	20000c60 	.word	0x20000c60
 800939c:	20000cc8 	.word	0x20000cc8

080093a0 <global_stdio_init.part.0>:
 80093a0:	b510      	push	{r4, lr}
 80093a2:	4b0b      	ldr	r3, [pc, #44]	; (80093d0 <global_stdio_init.part.0+0x30>)
 80093a4:	4c0b      	ldr	r4, [pc, #44]	; (80093d4 <global_stdio_init.part.0+0x34>)
 80093a6:	4a0c      	ldr	r2, [pc, #48]	; (80093d8 <global_stdio_init.part.0+0x38>)
 80093a8:	4620      	mov	r0, r4
 80093aa:	601a      	str	r2, [r3, #0]
 80093ac:	2104      	movs	r1, #4
 80093ae:	2200      	movs	r2, #0
 80093b0:	f7ff ff94 	bl	80092dc <std>
 80093b4:	f104 0068 	add.w	r0, r4, #104	; 0x68
 80093b8:	2201      	movs	r2, #1
 80093ba:	2109      	movs	r1, #9
 80093bc:	f7ff ff8e 	bl	80092dc <std>
 80093c0:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 80093c4:	2202      	movs	r2, #2
 80093c6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80093ca:	2112      	movs	r1, #18
 80093cc:	f7ff bf86 	b.w	80092dc <std>
 80093d0:	20000d30 	.word	0x20000d30
 80093d4:	20000bf8 	.word	0x20000bf8
 80093d8:	08009349 	.word	0x08009349

080093dc <__sfp_lock_acquire>:
 80093dc:	4801      	ldr	r0, [pc, #4]	; (80093e4 <__sfp_lock_acquire+0x8>)
 80093de:	f000 b932 	b.w	8009646 <__retarget_lock_acquire_recursive>
 80093e2:	bf00      	nop
 80093e4:	20000d39 	.word	0x20000d39

080093e8 <__sfp_lock_release>:
 80093e8:	4801      	ldr	r0, [pc, #4]	; (80093f0 <__sfp_lock_release+0x8>)
 80093ea:	f000 b92d 	b.w	8009648 <__retarget_lock_release_recursive>
 80093ee:	bf00      	nop
 80093f0:	20000d39 	.word	0x20000d39

080093f4 <__sinit>:
 80093f4:	b510      	push	{r4, lr}
 80093f6:	4604      	mov	r4, r0
 80093f8:	f7ff fff0 	bl	80093dc <__sfp_lock_acquire>
 80093fc:	6a23      	ldr	r3, [r4, #32]
 80093fe:	b11b      	cbz	r3, 8009408 <__sinit+0x14>
 8009400:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009404:	f7ff bff0 	b.w	80093e8 <__sfp_lock_release>
 8009408:	4b04      	ldr	r3, [pc, #16]	; (800941c <__sinit+0x28>)
 800940a:	6223      	str	r3, [r4, #32]
 800940c:	4b04      	ldr	r3, [pc, #16]	; (8009420 <__sinit+0x2c>)
 800940e:	681b      	ldr	r3, [r3, #0]
 8009410:	2b00      	cmp	r3, #0
 8009412:	d1f5      	bne.n	8009400 <__sinit+0xc>
 8009414:	f7ff ffc4 	bl	80093a0 <global_stdio_init.part.0>
 8009418:	e7f2      	b.n	8009400 <__sinit+0xc>
 800941a:	bf00      	nop
 800941c:	08009361 	.word	0x08009361
 8009420:	20000d30 	.word	0x20000d30

08009424 <_fwalk_sglue>:
 8009424:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009428:	4607      	mov	r7, r0
 800942a:	4688      	mov	r8, r1
 800942c:	4614      	mov	r4, r2
 800942e:	2600      	movs	r6, #0
 8009430:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8009434:	f1b9 0901 	subs.w	r9, r9, #1
 8009438:	d505      	bpl.n	8009446 <_fwalk_sglue+0x22>
 800943a:	6824      	ldr	r4, [r4, #0]
 800943c:	2c00      	cmp	r4, #0
 800943e:	d1f7      	bne.n	8009430 <_fwalk_sglue+0xc>
 8009440:	4630      	mov	r0, r6
 8009442:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009446:	89ab      	ldrh	r3, [r5, #12]
 8009448:	2b01      	cmp	r3, #1
 800944a:	d907      	bls.n	800945c <_fwalk_sglue+0x38>
 800944c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8009450:	3301      	adds	r3, #1
 8009452:	d003      	beq.n	800945c <_fwalk_sglue+0x38>
 8009454:	4629      	mov	r1, r5
 8009456:	4638      	mov	r0, r7
 8009458:	47c0      	blx	r8
 800945a:	4306      	orrs	r6, r0
 800945c:	3568      	adds	r5, #104	; 0x68
 800945e:	e7e9      	b.n	8009434 <_fwalk_sglue+0x10>

08009460 <iprintf>:
 8009460:	b40f      	push	{r0, r1, r2, r3}
 8009462:	b507      	push	{r0, r1, r2, lr}
 8009464:	4906      	ldr	r1, [pc, #24]	; (8009480 <iprintf+0x20>)
 8009466:	ab04      	add	r3, sp, #16
 8009468:	6808      	ldr	r0, [r1, #0]
 800946a:	f853 2b04 	ldr.w	r2, [r3], #4
 800946e:	6881      	ldr	r1, [r0, #8]
 8009470:	9301      	str	r3, [sp, #4]
 8009472:	f002 fd2f 	bl	800bed4 <_vfiprintf_r>
 8009476:	b003      	add	sp, #12
 8009478:	f85d eb04 	ldr.w	lr, [sp], #4
 800947c:	b004      	add	sp, #16
 800947e:	4770      	bx	lr
 8009480:	200000c8 	.word	0x200000c8

08009484 <siprintf>:
 8009484:	b40e      	push	{r1, r2, r3}
 8009486:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800948a:	b500      	push	{lr}
 800948c:	b09c      	sub	sp, #112	; 0x70
 800948e:	ab1d      	add	r3, sp, #116	; 0x74
 8009490:	9002      	str	r0, [sp, #8]
 8009492:	9006      	str	r0, [sp, #24]
 8009494:	9107      	str	r1, [sp, #28]
 8009496:	9104      	str	r1, [sp, #16]
 8009498:	4808      	ldr	r0, [pc, #32]	; (80094bc <siprintf+0x38>)
 800949a:	4909      	ldr	r1, [pc, #36]	; (80094c0 <siprintf+0x3c>)
 800949c:	f853 2b04 	ldr.w	r2, [r3], #4
 80094a0:	9105      	str	r1, [sp, #20]
 80094a2:	6800      	ldr	r0, [r0, #0]
 80094a4:	a902      	add	r1, sp, #8
 80094a6:	9301      	str	r3, [sp, #4]
 80094a8:	f002 fbee 	bl	800bc88 <_svfiprintf_r>
 80094ac:	2200      	movs	r2, #0
 80094ae:	9b02      	ldr	r3, [sp, #8]
 80094b0:	701a      	strb	r2, [r3, #0]
 80094b2:	b01c      	add	sp, #112	; 0x70
 80094b4:	f85d eb04 	ldr.w	lr, [sp], #4
 80094b8:	b003      	add	sp, #12
 80094ba:	4770      	bx	lr
 80094bc:	200000c8 	.word	0x200000c8
 80094c0:	ffff0208 	.word	0xffff0208

080094c4 <__sread>:
 80094c4:	b510      	push	{r4, lr}
 80094c6:	460c      	mov	r4, r1
 80094c8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80094cc:	f000 f86c 	bl	80095a8 <_read_r>
 80094d0:	2800      	cmp	r0, #0
 80094d2:	bfab      	itete	ge
 80094d4:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80094d6:	89a3      	ldrhlt	r3, [r4, #12]
 80094d8:	181b      	addge	r3, r3, r0
 80094da:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80094de:	bfac      	ite	ge
 80094e0:	6563      	strge	r3, [r4, #84]	; 0x54
 80094e2:	81a3      	strhlt	r3, [r4, #12]
 80094e4:	bd10      	pop	{r4, pc}

080094e6 <__swrite>:
 80094e6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80094ea:	461f      	mov	r7, r3
 80094ec:	898b      	ldrh	r3, [r1, #12]
 80094ee:	4605      	mov	r5, r0
 80094f0:	05db      	lsls	r3, r3, #23
 80094f2:	460c      	mov	r4, r1
 80094f4:	4616      	mov	r6, r2
 80094f6:	d505      	bpl.n	8009504 <__swrite+0x1e>
 80094f8:	2302      	movs	r3, #2
 80094fa:	2200      	movs	r2, #0
 80094fc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009500:	f000 f840 	bl	8009584 <_lseek_r>
 8009504:	89a3      	ldrh	r3, [r4, #12]
 8009506:	4632      	mov	r2, r6
 8009508:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800950c:	81a3      	strh	r3, [r4, #12]
 800950e:	4628      	mov	r0, r5
 8009510:	463b      	mov	r3, r7
 8009512:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009516:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800951a:	f000 b857 	b.w	80095cc <_write_r>

0800951e <__sseek>:
 800951e:	b510      	push	{r4, lr}
 8009520:	460c      	mov	r4, r1
 8009522:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009526:	f000 f82d 	bl	8009584 <_lseek_r>
 800952a:	1c43      	adds	r3, r0, #1
 800952c:	89a3      	ldrh	r3, [r4, #12]
 800952e:	bf15      	itete	ne
 8009530:	6560      	strne	r0, [r4, #84]	; 0x54
 8009532:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8009536:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800953a:	81a3      	strheq	r3, [r4, #12]
 800953c:	bf18      	it	ne
 800953e:	81a3      	strhne	r3, [r4, #12]
 8009540:	bd10      	pop	{r4, pc}

08009542 <__sclose>:
 8009542:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009546:	f000 b80d 	b.w	8009564 <_close_r>

0800954a <memset>:
 800954a:	4603      	mov	r3, r0
 800954c:	4402      	add	r2, r0
 800954e:	4293      	cmp	r3, r2
 8009550:	d100      	bne.n	8009554 <memset+0xa>
 8009552:	4770      	bx	lr
 8009554:	f803 1b01 	strb.w	r1, [r3], #1
 8009558:	e7f9      	b.n	800954e <memset+0x4>
	...

0800955c <_localeconv_r>:
 800955c:	4800      	ldr	r0, [pc, #0]	; (8009560 <_localeconv_r+0x4>)
 800955e:	4770      	bx	lr
 8009560:	200001bc 	.word	0x200001bc

08009564 <_close_r>:
 8009564:	b538      	push	{r3, r4, r5, lr}
 8009566:	2300      	movs	r3, #0
 8009568:	4d05      	ldr	r5, [pc, #20]	; (8009580 <_close_r+0x1c>)
 800956a:	4604      	mov	r4, r0
 800956c:	4608      	mov	r0, r1
 800956e:	602b      	str	r3, [r5, #0]
 8009570:	f7fa f894 	bl	800369c <_close>
 8009574:	1c43      	adds	r3, r0, #1
 8009576:	d102      	bne.n	800957e <_close_r+0x1a>
 8009578:	682b      	ldr	r3, [r5, #0]
 800957a:	b103      	cbz	r3, 800957e <_close_r+0x1a>
 800957c:	6023      	str	r3, [r4, #0]
 800957e:	bd38      	pop	{r3, r4, r5, pc}
 8009580:	20000d34 	.word	0x20000d34

08009584 <_lseek_r>:
 8009584:	b538      	push	{r3, r4, r5, lr}
 8009586:	4604      	mov	r4, r0
 8009588:	4608      	mov	r0, r1
 800958a:	4611      	mov	r1, r2
 800958c:	2200      	movs	r2, #0
 800958e:	4d05      	ldr	r5, [pc, #20]	; (80095a4 <_lseek_r+0x20>)
 8009590:	602a      	str	r2, [r5, #0]
 8009592:	461a      	mov	r2, r3
 8009594:	f7fa f8a6 	bl	80036e4 <_lseek>
 8009598:	1c43      	adds	r3, r0, #1
 800959a:	d102      	bne.n	80095a2 <_lseek_r+0x1e>
 800959c:	682b      	ldr	r3, [r5, #0]
 800959e:	b103      	cbz	r3, 80095a2 <_lseek_r+0x1e>
 80095a0:	6023      	str	r3, [r4, #0]
 80095a2:	bd38      	pop	{r3, r4, r5, pc}
 80095a4:	20000d34 	.word	0x20000d34

080095a8 <_read_r>:
 80095a8:	b538      	push	{r3, r4, r5, lr}
 80095aa:	4604      	mov	r4, r0
 80095ac:	4608      	mov	r0, r1
 80095ae:	4611      	mov	r1, r2
 80095b0:	2200      	movs	r2, #0
 80095b2:	4d05      	ldr	r5, [pc, #20]	; (80095c8 <_read_r+0x20>)
 80095b4:	602a      	str	r2, [r5, #0]
 80095b6:	461a      	mov	r2, r3
 80095b8:	f7fa f837 	bl	800362a <_read>
 80095bc:	1c43      	adds	r3, r0, #1
 80095be:	d102      	bne.n	80095c6 <_read_r+0x1e>
 80095c0:	682b      	ldr	r3, [r5, #0]
 80095c2:	b103      	cbz	r3, 80095c6 <_read_r+0x1e>
 80095c4:	6023      	str	r3, [r4, #0]
 80095c6:	bd38      	pop	{r3, r4, r5, pc}
 80095c8:	20000d34 	.word	0x20000d34

080095cc <_write_r>:
 80095cc:	b538      	push	{r3, r4, r5, lr}
 80095ce:	4604      	mov	r4, r0
 80095d0:	4608      	mov	r0, r1
 80095d2:	4611      	mov	r1, r2
 80095d4:	2200      	movs	r2, #0
 80095d6:	4d05      	ldr	r5, [pc, #20]	; (80095ec <_write_r+0x20>)
 80095d8:	602a      	str	r2, [r5, #0]
 80095da:	461a      	mov	r2, r3
 80095dc:	f7fa f842 	bl	8003664 <_write>
 80095e0:	1c43      	adds	r3, r0, #1
 80095e2:	d102      	bne.n	80095ea <_write_r+0x1e>
 80095e4:	682b      	ldr	r3, [r5, #0]
 80095e6:	b103      	cbz	r3, 80095ea <_write_r+0x1e>
 80095e8:	6023      	str	r3, [r4, #0]
 80095ea:	bd38      	pop	{r3, r4, r5, pc}
 80095ec:	20000d34 	.word	0x20000d34

080095f0 <__errno>:
 80095f0:	4b01      	ldr	r3, [pc, #4]	; (80095f8 <__errno+0x8>)
 80095f2:	6818      	ldr	r0, [r3, #0]
 80095f4:	4770      	bx	lr
 80095f6:	bf00      	nop
 80095f8:	200000c8 	.word	0x200000c8

080095fc <__libc_init_array>:
 80095fc:	b570      	push	{r4, r5, r6, lr}
 80095fe:	2600      	movs	r6, #0
 8009600:	4d0c      	ldr	r5, [pc, #48]	; (8009634 <__libc_init_array+0x38>)
 8009602:	4c0d      	ldr	r4, [pc, #52]	; (8009638 <__libc_init_array+0x3c>)
 8009604:	1b64      	subs	r4, r4, r5
 8009606:	10a4      	asrs	r4, r4, #2
 8009608:	42a6      	cmp	r6, r4
 800960a:	d109      	bne.n	8009620 <__libc_init_array+0x24>
 800960c:	f003 fbc2 	bl	800cd94 <_init>
 8009610:	2600      	movs	r6, #0
 8009612:	4d0a      	ldr	r5, [pc, #40]	; (800963c <__libc_init_array+0x40>)
 8009614:	4c0a      	ldr	r4, [pc, #40]	; (8009640 <__libc_init_array+0x44>)
 8009616:	1b64      	subs	r4, r4, r5
 8009618:	10a4      	asrs	r4, r4, #2
 800961a:	42a6      	cmp	r6, r4
 800961c:	d105      	bne.n	800962a <__libc_init_array+0x2e>
 800961e:	bd70      	pop	{r4, r5, r6, pc}
 8009620:	f855 3b04 	ldr.w	r3, [r5], #4
 8009624:	4798      	blx	r3
 8009626:	3601      	adds	r6, #1
 8009628:	e7ee      	b.n	8009608 <__libc_init_array+0xc>
 800962a:	f855 3b04 	ldr.w	r3, [r5], #4
 800962e:	4798      	blx	r3
 8009630:	3601      	adds	r6, #1
 8009632:	e7f2      	b.n	800961a <__libc_init_array+0x1e>
 8009634:	0800d220 	.word	0x0800d220
 8009638:	0800d220 	.word	0x0800d220
 800963c:	0800d220 	.word	0x0800d220
 8009640:	0800d224 	.word	0x0800d224

08009644 <__retarget_lock_init_recursive>:
 8009644:	4770      	bx	lr

08009646 <__retarget_lock_acquire_recursive>:
 8009646:	4770      	bx	lr

08009648 <__retarget_lock_release_recursive>:
 8009648:	4770      	bx	lr

0800964a <memchr>:
 800964a:	4603      	mov	r3, r0
 800964c:	b510      	push	{r4, lr}
 800964e:	b2c9      	uxtb	r1, r1
 8009650:	4402      	add	r2, r0
 8009652:	4293      	cmp	r3, r2
 8009654:	4618      	mov	r0, r3
 8009656:	d101      	bne.n	800965c <memchr+0x12>
 8009658:	2000      	movs	r0, #0
 800965a:	e003      	b.n	8009664 <memchr+0x1a>
 800965c:	7804      	ldrb	r4, [r0, #0]
 800965e:	3301      	adds	r3, #1
 8009660:	428c      	cmp	r4, r1
 8009662:	d1f6      	bne.n	8009652 <memchr+0x8>
 8009664:	bd10      	pop	{r4, pc}

08009666 <memcpy>:
 8009666:	440a      	add	r2, r1
 8009668:	4291      	cmp	r1, r2
 800966a:	f100 33ff 	add.w	r3, r0, #4294967295
 800966e:	d100      	bne.n	8009672 <memcpy+0xc>
 8009670:	4770      	bx	lr
 8009672:	b510      	push	{r4, lr}
 8009674:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009678:	4291      	cmp	r1, r2
 800967a:	f803 4f01 	strb.w	r4, [r3, #1]!
 800967e:	d1f9      	bne.n	8009674 <memcpy+0xe>
 8009680:	bd10      	pop	{r4, pc}
	...

08009684 <nanf>:
 8009684:	4800      	ldr	r0, [pc, #0]	; (8009688 <nanf+0x4>)
 8009686:	4770      	bx	lr
 8009688:	7fc00000 	.word	0x7fc00000

0800968c <quorem>:
 800968c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009690:	6903      	ldr	r3, [r0, #16]
 8009692:	690c      	ldr	r4, [r1, #16]
 8009694:	4607      	mov	r7, r0
 8009696:	42a3      	cmp	r3, r4
 8009698:	db7f      	blt.n	800979a <quorem+0x10e>
 800969a:	3c01      	subs	r4, #1
 800969c:	f100 0514 	add.w	r5, r0, #20
 80096a0:	f101 0814 	add.w	r8, r1, #20
 80096a4:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80096a8:	9301      	str	r3, [sp, #4]
 80096aa:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80096ae:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80096b2:	3301      	adds	r3, #1
 80096b4:	429a      	cmp	r2, r3
 80096b6:	fbb2 f6f3 	udiv	r6, r2, r3
 80096ba:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 80096be:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80096c2:	d331      	bcc.n	8009728 <quorem+0x9c>
 80096c4:	f04f 0e00 	mov.w	lr, #0
 80096c8:	4640      	mov	r0, r8
 80096ca:	46ac      	mov	ip, r5
 80096cc:	46f2      	mov	sl, lr
 80096ce:	f850 2b04 	ldr.w	r2, [r0], #4
 80096d2:	b293      	uxth	r3, r2
 80096d4:	fb06 e303 	mla	r3, r6, r3, lr
 80096d8:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 80096dc:	0c1a      	lsrs	r2, r3, #16
 80096de:	b29b      	uxth	r3, r3
 80096e0:	fb06 220e 	mla	r2, r6, lr, r2
 80096e4:	ebaa 0303 	sub.w	r3, sl, r3
 80096e8:	f8dc a000 	ldr.w	sl, [ip]
 80096ec:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 80096f0:	fa1f fa8a 	uxth.w	sl, sl
 80096f4:	4453      	add	r3, sl
 80096f6:	f8dc a000 	ldr.w	sl, [ip]
 80096fa:	b292      	uxth	r2, r2
 80096fc:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8009700:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8009704:	b29b      	uxth	r3, r3
 8009706:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800970a:	4581      	cmp	r9, r0
 800970c:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8009710:	f84c 3b04 	str.w	r3, [ip], #4
 8009714:	d2db      	bcs.n	80096ce <quorem+0x42>
 8009716:	f855 300b 	ldr.w	r3, [r5, fp]
 800971a:	b92b      	cbnz	r3, 8009728 <quorem+0x9c>
 800971c:	9b01      	ldr	r3, [sp, #4]
 800971e:	3b04      	subs	r3, #4
 8009720:	429d      	cmp	r5, r3
 8009722:	461a      	mov	r2, r3
 8009724:	d32d      	bcc.n	8009782 <quorem+0xf6>
 8009726:	613c      	str	r4, [r7, #16]
 8009728:	4638      	mov	r0, r7
 800972a:	f001 f9dd 	bl	800aae8 <__mcmp>
 800972e:	2800      	cmp	r0, #0
 8009730:	db23      	blt.n	800977a <quorem+0xee>
 8009732:	4629      	mov	r1, r5
 8009734:	2000      	movs	r0, #0
 8009736:	3601      	adds	r6, #1
 8009738:	f858 2b04 	ldr.w	r2, [r8], #4
 800973c:	f8d1 c000 	ldr.w	ip, [r1]
 8009740:	b293      	uxth	r3, r2
 8009742:	1ac3      	subs	r3, r0, r3
 8009744:	0c12      	lsrs	r2, r2, #16
 8009746:	fa1f f08c 	uxth.w	r0, ip
 800974a:	4403      	add	r3, r0
 800974c:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 8009750:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8009754:	b29b      	uxth	r3, r3
 8009756:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800975a:	45c1      	cmp	r9, r8
 800975c:	ea4f 4022 	mov.w	r0, r2, asr #16
 8009760:	f841 3b04 	str.w	r3, [r1], #4
 8009764:	d2e8      	bcs.n	8009738 <quorem+0xac>
 8009766:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800976a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800976e:	b922      	cbnz	r2, 800977a <quorem+0xee>
 8009770:	3b04      	subs	r3, #4
 8009772:	429d      	cmp	r5, r3
 8009774:	461a      	mov	r2, r3
 8009776:	d30a      	bcc.n	800978e <quorem+0x102>
 8009778:	613c      	str	r4, [r7, #16]
 800977a:	4630      	mov	r0, r6
 800977c:	b003      	add	sp, #12
 800977e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009782:	6812      	ldr	r2, [r2, #0]
 8009784:	3b04      	subs	r3, #4
 8009786:	2a00      	cmp	r2, #0
 8009788:	d1cd      	bne.n	8009726 <quorem+0x9a>
 800978a:	3c01      	subs	r4, #1
 800978c:	e7c8      	b.n	8009720 <quorem+0x94>
 800978e:	6812      	ldr	r2, [r2, #0]
 8009790:	3b04      	subs	r3, #4
 8009792:	2a00      	cmp	r2, #0
 8009794:	d1f0      	bne.n	8009778 <quorem+0xec>
 8009796:	3c01      	subs	r4, #1
 8009798:	e7eb      	b.n	8009772 <quorem+0xe6>
 800979a:	2000      	movs	r0, #0
 800979c:	e7ee      	b.n	800977c <quorem+0xf0>
	...

080097a0 <_dtoa_r>:
 80097a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80097a4:	4616      	mov	r6, r2
 80097a6:	461f      	mov	r7, r3
 80097a8:	69c4      	ldr	r4, [r0, #28]
 80097aa:	b099      	sub	sp, #100	; 0x64
 80097ac:	4605      	mov	r5, r0
 80097ae:	e9cd 6704 	strd	r6, r7, [sp, #16]
 80097b2:	f8dd 8094 	ldr.w	r8, [sp, #148]	; 0x94
 80097b6:	b974      	cbnz	r4, 80097d6 <_dtoa_r+0x36>
 80097b8:	2010      	movs	r0, #16
 80097ba:	f000 fe1d 	bl	800a3f8 <malloc>
 80097be:	4602      	mov	r2, r0
 80097c0:	61e8      	str	r0, [r5, #28]
 80097c2:	b920      	cbnz	r0, 80097ce <_dtoa_r+0x2e>
 80097c4:	21ef      	movs	r1, #239	; 0xef
 80097c6:	4bac      	ldr	r3, [pc, #688]	; (8009a78 <_dtoa_r+0x2d8>)
 80097c8:	48ac      	ldr	r0, [pc, #688]	; (8009a7c <_dtoa_r+0x2dc>)
 80097ca:	f002 fe1f 	bl	800c40c <__assert_func>
 80097ce:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80097d2:	6004      	str	r4, [r0, #0]
 80097d4:	60c4      	str	r4, [r0, #12]
 80097d6:	69eb      	ldr	r3, [r5, #28]
 80097d8:	6819      	ldr	r1, [r3, #0]
 80097da:	b151      	cbz	r1, 80097f2 <_dtoa_r+0x52>
 80097dc:	685a      	ldr	r2, [r3, #4]
 80097de:	2301      	movs	r3, #1
 80097e0:	4093      	lsls	r3, r2
 80097e2:	604a      	str	r2, [r1, #4]
 80097e4:	608b      	str	r3, [r1, #8]
 80097e6:	4628      	mov	r0, r5
 80097e8:	f000 fefa 	bl	800a5e0 <_Bfree>
 80097ec:	2200      	movs	r2, #0
 80097ee:	69eb      	ldr	r3, [r5, #28]
 80097f0:	601a      	str	r2, [r3, #0]
 80097f2:	1e3b      	subs	r3, r7, #0
 80097f4:	bfaf      	iteee	ge
 80097f6:	2300      	movge	r3, #0
 80097f8:	2201      	movlt	r2, #1
 80097fa:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 80097fe:	9305      	strlt	r3, [sp, #20]
 8009800:	bfa8      	it	ge
 8009802:	f8c8 3000 	strge.w	r3, [r8]
 8009806:	f8dd 9014 	ldr.w	r9, [sp, #20]
 800980a:	4b9d      	ldr	r3, [pc, #628]	; (8009a80 <_dtoa_r+0x2e0>)
 800980c:	bfb8      	it	lt
 800980e:	f8c8 2000 	strlt.w	r2, [r8]
 8009812:	ea33 0309 	bics.w	r3, r3, r9
 8009816:	d119      	bne.n	800984c <_dtoa_r+0xac>
 8009818:	f242 730f 	movw	r3, #9999	; 0x270f
 800981c:	9a24      	ldr	r2, [sp, #144]	; 0x90
 800981e:	6013      	str	r3, [r2, #0]
 8009820:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8009824:	4333      	orrs	r3, r6
 8009826:	f000 8589 	beq.w	800a33c <_dtoa_r+0xb9c>
 800982a:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800982c:	b953      	cbnz	r3, 8009844 <_dtoa_r+0xa4>
 800982e:	4b95      	ldr	r3, [pc, #596]	; (8009a84 <_dtoa_r+0x2e4>)
 8009830:	e023      	b.n	800987a <_dtoa_r+0xda>
 8009832:	4b95      	ldr	r3, [pc, #596]	; (8009a88 <_dtoa_r+0x2e8>)
 8009834:	9303      	str	r3, [sp, #12]
 8009836:	3308      	adds	r3, #8
 8009838:	9a26      	ldr	r2, [sp, #152]	; 0x98
 800983a:	6013      	str	r3, [r2, #0]
 800983c:	9803      	ldr	r0, [sp, #12]
 800983e:	b019      	add	sp, #100	; 0x64
 8009840:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009844:	4b8f      	ldr	r3, [pc, #572]	; (8009a84 <_dtoa_r+0x2e4>)
 8009846:	9303      	str	r3, [sp, #12]
 8009848:	3303      	adds	r3, #3
 800984a:	e7f5      	b.n	8009838 <_dtoa_r+0x98>
 800984c:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 8009850:	e9cd 340c 	strd	r3, r4, [sp, #48]	; 0x30
 8009854:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8009858:	2200      	movs	r2, #0
 800985a:	2300      	movs	r3, #0
 800985c:	f7f7 f8a4 	bl	80009a8 <__aeabi_dcmpeq>
 8009860:	4680      	mov	r8, r0
 8009862:	b160      	cbz	r0, 800987e <_dtoa_r+0xde>
 8009864:	2301      	movs	r3, #1
 8009866:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8009868:	6013      	str	r3, [r2, #0]
 800986a:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800986c:	2b00      	cmp	r3, #0
 800986e:	f000 8562 	beq.w	800a336 <_dtoa_r+0xb96>
 8009872:	4b86      	ldr	r3, [pc, #536]	; (8009a8c <_dtoa_r+0x2ec>)
 8009874:	9a26      	ldr	r2, [sp, #152]	; 0x98
 8009876:	6013      	str	r3, [r2, #0]
 8009878:	3b01      	subs	r3, #1
 800987a:	9303      	str	r3, [sp, #12]
 800987c:	e7de      	b.n	800983c <_dtoa_r+0x9c>
 800987e:	ab16      	add	r3, sp, #88	; 0x58
 8009880:	9301      	str	r3, [sp, #4]
 8009882:	ab17      	add	r3, sp, #92	; 0x5c
 8009884:	9300      	str	r3, [sp, #0]
 8009886:	4628      	mov	r0, r5
 8009888:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 800988c:	f001 fa3c 	bl	800ad08 <__d2b>
 8009890:	f3c9 540a 	ubfx	r4, r9, #20, #11
 8009894:	4682      	mov	sl, r0
 8009896:	2c00      	cmp	r4, #0
 8009898:	d07e      	beq.n	8009998 <_dtoa_r+0x1f8>
 800989a:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800989e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80098a0:	f2a4 34ff 	subw	r4, r4, #1023	; 0x3ff
 80098a4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80098a8:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 80098ac:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 80098b0:	f8cd 804c 	str.w	r8, [sp, #76]	; 0x4c
 80098b4:	4619      	mov	r1, r3
 80098b6:	2200      	movs	r2, #0
 80098b8:	4b75      	ldr	r3, [pc, #468]	; (8009a90 <_dtoa_r+0x2f0>)
 80098ba:	f7f6 fc55 	bl	8000168 <__aeabi_dsub>
 80098be:	a368      	add	r3, pc, #416	; (adr r3, 8009a60 <_dtoa_r+0x2c0>)
 80098c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80098c4:	f7f6 fe08 	bl	80004d8 <__aeabi_dmul>
 80098c8:	a367      	add	r3, pc, #412	; (adr r3, 8009a68 <_dtoa_r+0x2c8>)
 80098ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 80098ce:	f7f6 fc4d 	bl	800016c <__adddf3>
 80098d2:	4606      	mov	r6, r0
 80098d4:	4620      	mov	r0, r4
 80098d6:	460f      	mov	r7, r1
 80098d8:	f7f6 fd94 	bl	8000404 <__aeabi_i2d>
 80098dc:	a364      	add	r3, pc, #400	; (adr r3, 8009a70 <_dtoa_r+0x2d0>)
 80098de:	e9d3 2300 	ldrd	r2, r3, [r3]
 80098e2:	f7f6 fdf9 	bl	80004d8 <__aeabi_dmul>
 80098e6:	4602      	mov	r2, r0
 80098e8:	460b      	mov	r3, r1
 80098ea:	4630      	mov	r0, r6
 80098ec:	4639      	mov	r1, r7
 80098ee:	f7f6 fc3d 	bl	800016c <__adddf3>
 80098f2:	4606      	mov	r6, r0
 80098f4:	460f      	mov	r7, r1
 80098f6:	f7f7 f89f 	bl	8000a38 <__aeabi_d2iz>
 80098fa:	2200      	movs	r2, #0
 80098fc:	4683      	mov	fp, r0
 80098fe:	2300      	movs	r3, #0
 8009900:	4630      	mov	r0, r6
 8009902:	4639      	mov	r1, r7
 8009904:	f7f7 f85a 	bl	80009bc <__aeabi_dcmplt>
 8009908:	b148      	cbz	r0, 800991e <_dtoa_r+0x17e>
 800990a:	4658      	mov	r0, fp
 800990c:	f7f6 fd7a 	bl	8000404 <__aeabi_i2d>
 8009910:	4632      	mov	r2, r6
 8009912:	463b      	mov	r3, r7
 8009914:	f7f7 f848 	bl	80009a8 <__aeabi_dcmpeq>
 8009918:	b908      	cbnz	r0, 800991e <_dtoa_r+0x17e>
 800991a:	f10b 3bff 	add.w	fp, fp, #4294967295
 800991e:	f1bb 0f16 	cmp.w	fp, #22
 8009922:	d857      	bhi.n	80099d4 <_dtoa_r+0x234>
 8009924:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8009928:	4b5a      	ldr	r3, [pc, #360]	; (8009a94 <_dtoa_r+0x2f4>)
 800992a:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800992e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009932:	f7f7 f843 	bl	80009bc <__aeabi_dcmplt>
 8009936:	2800      	cmp	r0, #0
 8009938:	d04e      	beq.n	80099d8 <_dtoa_r+0x238>
 800993a:	2300      	movs	r3, #0
 800993c:	f10b 3bff 	add.w	fp, fp, #4294967295
 8009940:	930f      	str	r3, [sp, #60]	; 0x3c
 8009942:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8009944:	1b1b      	subs	r3, r3, r4
 8009946:	1e5a      	subs	r2, r3, #1
 8009948:	bf46      	itte	mi
 800994a:	f1c3 0901 	rsbmi	r9, r3, #1
 800994e:	2300      	movmi	r3, #0
 8009950:	f04f 0900 	movpl.w	r9, #0
 8009954:	9209      	str	r2, [sp, #36]	; 0x24
 8009956:	bf48      	it	mi
 8009958:	9309      	strmi	r3, [sp, #36]	; 0x24
 800995a:	f1bb 0f00 	cmp.w	fp, #0
 800995e:	db3d      	blt.n	80099dc <_dtoa_r+0x23c>
 8009960:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009962:	f8cd b038 	str.w	fp, [sp, #56]	; 0x38
 8009966:	445b      	add	r3, fp
 8009968:	9309      	str	r3, [sp, #36]	; 0x24
 800996a:	2300      	movs	r3, #0
 800996c:	930a      	str	r3, [sp, #40]	; 0x28
 800996e:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8009970:	2b09      	cmp	r3, #9
 8009972:	d867      	bhi.n	8009a44 <_dtoa_r+0x2a4>
 8009974:	2b05      	cmp	r3, #5
 8009976:	bfc4      	itt	gt
 8009978:	3b04      	subgt	r3, #4
 800997a:	9322      	strgt	r3, [sp, #136]	; 0x88
 800997c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800997e:	bfc8      	it	gt
 8009980:	2400      	movgt	r4, #0
 8009982:	f1a3 0302 	sub.w	r3, r3, #2
 8009986:	bfd8      	it	le
 8009988:	2401      	movle	r4, #1
 800998a:	2b03      	cmp	r3, #3
 800998c:	f200 8086 	bhi.w	8009a9c <_dtoa_r+0x2fc>
 8009990:	e8df f003 	tbb	[pc, r3]
 8009994:	5637392c 	.word	0x5637392c
 8009998:	e9dd 4316 	ldrd	r4, r3, [sp, #88]	; 0x58
 800999c:	441c      	add	r4, r3
 800999e:	f204 4332 	addw	r3, r4, #1074	; 0x432
 80099a2:	2b20      	cmp	r3, #32
 80099a4:	bfc1      	itttt	gt
 80099a6:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 80099aa:	fa09 f903 	lslgt.w	r9, r9, r3
 80099ae:	f204 4312 	addwgt	r3, r4, #1042	; 0x412
 80099b2:	fa26 f303 	lsrgt.w	r3, r6, r3
 80099b6:	bfd6      	itet	le
 80099b8:	f1c3 0320 	rsble	r3, r3, #32
 80099bc:	ea49 0003 	orrgt.w	r0, r9, r3
 80099c0:	fa06 f003 	lslle.w	r0, r6, r3
 80099c4:	f7f6 fd0e 	bl	80003e4 <__aeabi_ui2d>
 80099c8:	2201      	movs	r2, #1
 80099ca:	f1a1 73f8 	sub.w	r3, r1, #32505856	; 0x1f00000
 80099ce:	3c01      	subs	r4, #1
 80099d0:	9213      	str	r2, [sp, #76]	; 0x4c
 80099d2:	e76f      	b.n	80098b4 <_dtoa_r+0x114>
 80099d4:	2301      	movs	r3, #1
 80099d6:	e7b3      	b.n	8009940 <_dtoa_r+0x1a0>
 80099d8:	900f      	str	r0, [sp, #60]	; 0x3c
 80099da:	e7b2      	b.n	8009942 <_dtoa_r+0x1a2>
 80099dc:	f1cb 0300 	rsb	r3, fp, #0
 80099e0:	930a      	str	r3, [sp, #40]	; 0x28
 80099e2:	2300      	movs	r3, #0
 80099e4:	eba9 090b 	sub.w	r9, r9, fp
 80099e8:	930e      	str	r3, [sp, #56]	; 0x38
 80099ea:	e7c0      	b.n	800996e <_dtoa_r+0x1ce>
 80099ec:	2300      	movs	r3, #0
 80099ee:	930b      	str	r3, [sp, #44]	; 0x2c
 80099f0:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80099f2:	2b00      	cmp	r3, #0
 80099f4:	dc55      	bgt.n	8009aa2 <_dtoa_r+0x302>
 80099f6:	2301      	movs	r3, #1
 80099f8:	461a      	mov	r2, r3
 80099fa:	9306      	str	r3, [sp, #24]
 80099fc:	9308      	str	r3, [sp, #32]
 80099fe:	9223      	str	r2, [sp, #140]	; 0x8c
 8009a00:	e00b      	b.n	8009a1a <_dtoa_r+0x27a>
 8009a02:	2301      	movs	r3, #1
 8009a04:	e7f3      	b.n	80099ee <_dtoa_r+0x24e>
 8009a06:	2300      	movs	r3, #0
 8009a08:	930b      	str	r3, [sp, #44]	; 0x2c
 8009a0a:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8009a0c:	445b      	add	r3, fp
 8009a0e:	9306      	str	r3, [sp, #24]
 8009a10:	3301      	adds	r3, #1
 8009a12:	2b01      	cmp	r3, #1
 8009a14:	9308      	str	r3, [sp, #32]
 8009a16:	bfb8      	it	lt
 8009a18:	2301      	movlt	r3, #1
 8009a1a:	2100      	movs	r1, #0
 8009a1c:	2204      	movs	r2, #4
 8009a1e:	69e8      	ldr	r0, [r5, #28]
 8009a20:	f102 0614 	add.w	r6, r2, #20
 8009a24:	429e      	cmp	r6, r3
 8009a26:	d940      	bls.n	8009aaa <_dtoa_r+0x30a>
 8009a28:	6041      	str	r1, [r0, #4]
 8009a2a:	4628      	mov	r0, r5
 8009a2c:	f000 fd98 	bl	800a560 <_Balloc>
 8009a30:	9003      	str	r0, [sp, #12]
 8009a32:	2800      	cmp	r0, #0
 8009a34:	d13c      	bne.n	8009ab0 <_dtoa_r+0x310>
 8009a36:	4602      	mov	r2, r0
 8009a38:	f240 11af 	movw	r1, #431	; 0x1af
 8009a3c:	4b16      	ldr	r3, [pc, #88]	; (8009a98 <_dtoa_r+0x2f8>)
 8009a3e:	e6c3      	b.n	80097c8 <_dtoa_r+0x28>
 8009a40:	2301      	movs	r3, #1
 8009a42:	e7e1      	b.n	8009a08 <_dtoa_r+0x268>
 8009a44:	2401      	movs	r4, #1
 8009a46:	2300      	movs	r3, #0
 8009a48:	940b      	str	r4, [sp, #44]	; 0x2c
 8009a4a:	9322      	str	r3, [sp, #136]	; 0x88
 8009a4c:	f04f 33ff 	mov.w	r3, #4294967295
 8009a50:	2200      	movs	r2, #0
 8009a52:	9306      	str	r3, [sp, #24]
 8009a54:	9308      	str	r3, [sp, #32]
 8009a56:	2312      	movs	r3, #18
 8009a58:	e7d1      	b.n	80099fe <_dtoa_r+0x25e>
 8009a5a:	bf00      	nop
 8009a5c:	f3af 8000 	nop.w
 8009a60:	636f4361 	.word	0x636f4361
 8009a64:	3fd287a7 	.word	0x3fd287a7
 8009a68:	8b60c8b3 	.word	0x8b60c8b3
 8009a6c:	3fc68a28 	.word	0x3fc68a28
 8009a70:	509f79fb 	.word	0x509f79fb
 8009a74:	3fd34413 	.word	0x3fd34413
 8009a78:	0800ce3c 	.word	0x0800ce3c
 8009a7c:	0800ce53 	.word	0x0800ce53
 8009a80:	7ff00000 	.word	0x7ff00000
 8009a84:	0800ce38 	.word	0x0800ce38
 8009a88:	0800ce2f 	.word	0x0800ce2f
 8009a8c:	0800ce07 	.word	0x0800ce07
 8009a90:	3ff80000 	.word	0x3ff80000
 8009a94:	0800cf40 	.word	0x0800cf40
 8009a98:	0800ceab 	.word	0x0800ceab
 8009a9c:	2301      	movs	r3, #1
 8009a9e:	930b      	str	r3, [sp, #44]	; 0x2c
 8009aa0:	e7d4      	b.n	8009a4c <_dtoa_r+0x2ac>
 8009aa2:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8009aa4:	9306      	str	r3, [sp, #24]
 8009aa6:	9308      	str	r3, [sp, #32]
 8009aa8:	e7b7      	b.n	8009a1a <_dtoa_r+0x27a>
 8009aaa:	3101      	adds	r1, #1
 8009aac:	0052      	lsls	r2, r2, #1
 8009aae:	e7b7      	b.n	8009a20 <_dtoa_r+0x280>
 8009ab0:	69eb      	ldr	r3, [r5, #28]
 8009ab2:	9a03      	ldr	r2, [sp, #12]
 8009ab4:	601a      	str	r2, [r3, #0]
 8009ab6:	9b08      	ldr	r3, [sp, #32]
 8009ab8:	2b0e      	cmp	r3, #14
 8009aba:	f200 80a8 	bhi.w	8009c0e <_dtoa_r+0x46e>
 8009abe:	2c00      	cmp	r4, #0
 8009ac0:	f000 80a5 	beq.w	8009c0e <_dtoa_r+0x46e>
 8009ac4:	f1bb 0f00 	cmp.w	fp, #0
 8009ac8:	dd34      	ble.n	8009b34 <_dtoa_r+0x394>
 8009aca:	4b9a      	ldr	r3, [pc, #616]	; (8009d34 <_dtoa_r+0x594>)
 8009acc:	f00b 020f 	and.w	r2, fp, #15
 8009ad0:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8009ad4:	f41b 7f80 	tst.w	fp, #256	; 0x100
 8009ad8:	e9d3 3400 	ldrd	r3, r4, [r3]
 8009adc:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 8009ae0:	ea4f 142b 	mov.w	r4, fp, asr #4
 8009ae4:	d016      	beq.n	8009b14 <_dtoa_r+0x374>
 8009ae6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8009aea:	4b93      	ldr	r3, [pc, #588]	; (8009d38 <_dtoa_r+0x598>)
 8009aec:	2703      	movs	r7, #3
 8009aee:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8009af2:	f7f6 fe1b 	bl	800072c <__aeabi_ddiv>
 8009af6:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8009afa:	f004 040f 	and.w	r4, r4, #15
 8009afe:	4e8e      	ldr	r6, [pc, #568]	; (8009d38 <_dtoa_r+0x598>)
 8009b00:	b954      	cbnz	r4, 8009b18 <_dtoa_r+0x378>
 8009b02:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8009b06:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009b0a:	f7f6 fe0f 	bl	800072c <__aeabi_ddiv>
 8009b0e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8009b12:	e029      	b.n	8009b68 <_dtoa_r+0x3c8>
 8009b14:	2702      	movs	r7, #2
 8009b16:	e7f2      	b.n	8009afe <_dtoa_r+0x35e>
 8009b18:	07e1      	lsls	r1, r4, #31
 8009b1a:	d508      	bpl.n	8009b2e <_dtoa_r+0x38e>
 8009b1c:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8009b20:	e9d6 2300 	ldrd	r2, r3, [r6]
 8009b24:	f7f6 fcd8 	bl	80004d8 <__aeabi_dmul>
 8009b28:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8009b2c:	3701      	adds	r7, #1
 8009b2e:	1064      	asrs	r4, r4, #1
 8009b30:	3608      	adds	r6, #8
 8009b32:	e7e5      	b.n	8009b00 <_dtoa_r+0x360>
 8009b34:	f000 80a5 	beq.w	8009c82 <_dtoa_r+0x4e2>
 8009b38:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8009b3c:	f1cb 0400 	rsb	r4, fp, #0
 8009b40:	4b7c      	ldr	r3, [pc, #496]	; (8009d34 <_dtoa_r+0x594>)
 8009b42:	f004 020f 	and.w	r2, r4, #15
 8009b46:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8009b4a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009b4e:	f7f6 fcc3 	bl	80004d8 <__aeabi_dmul>
 8009b52:	2702      	movs	r7, #2
 8009b54:	2300      	movs	r3, #0
 8009b56:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8009b5a:	4e77      	ldr	r6, [pc, #476]	; (8009d38 <_dtoa_r+0x598>)
 8009b5c:	1124      	asrs	r4, r4, #4
 8009b5e:	2c00      	cmp	r4, #0
 8009b60:	f040 8084 	bne.w	8009c6c <_dtoa_r+0x4cc>
 8009b64:	2b00      	cmp	r3, #0
 8009b66:	d1d2      	bne.n	8009b0e <_dtoa_r+0x36e>
 8009b68:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 8009b6c:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 8009b70:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8009b72:	2b00      	cmp	r3, #0
 8009b74:	f000 8087 	beq.w	8009c86 <_dtoa_r+0x4e6>
 8009b78:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8009b7c:	2200      	movs	r2, #0
 8009b7e:	4b6f      	ldr	r3, [pc, #444]	; (8009d3c <_dtoa_r+0x59c>)
 8009b80:	f7f6 ff1c 	bl	80009bc <__aeabi_dcmplt>
 8009b84:	2800      	cmp	r0, #0
 8009b86:	d07e      	beq.n	8009c86 <_dtoa_r+0x4e6>
 8009b88:	9b08      	ldr	r3, [sp, #32]
 8009b8a:	2b00      	cmp	r3, #0
 8009b8c:	d07b      	beq.n	8009c86 <_dtoa_r+0x4e6>
 8009b8e:	9b06      	ldr	r3, [sp, #24]
 8009b90:	2b00      	cmp	r3, #0
 8009b92:	dd38      	ble.n	8009c06 <_dtoa_r+0x466>
 8009b94:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8009b98:	2200      	movs	r2, #0
 8009b9a:	4b69      	ldr	r3, [pc, #420]	; (8009d40 <_dtoa_r+0x5a0>)
 8009b9c:	f7f6 fc9c 	bl	80004d8 <__aeabi_dmul>
 8009ba0:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8009ba4:	9c06      	ldr	r4, [sp, #24]
 8009ba6:	f10b 38ff 	add.w	r8, fp, #4294967295
 8009baa:	3701      	adds	r7, #1
 8009bac:	4638      	mov	r0, r7
 8009bae:	f7f6 fc29 	bl	8000404 <__aeabi_i2d>
 8009bb2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009bb6:	f7f6 fc8f 	bl	80004d8 <__aeabi_dmul>
 8009bba:	2200      	movs	r2, #0
 8009bbc:	4b61      	ldr	r3, [pc, #388]	; (8009d44 <_dtoa_r+0x5a4>)
 8009bbe:	f7f6 fad5 	bl	800016c <__adddf3>
 8009bc2:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 8009bc6:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8009bca:	9611      	str	r6, [sp, #68]	; 0x44
 8009bcc:	2c00      	cmp	r4, #0
 8009bce:	d15d      	bne.n	8009c8c <_dtoa_r+0x4ec>
 8009bd0:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009bd4:	2200      	movs	r2, #0
 8009bd6:	4b5c      	ldr	r3, [pc, #368]	; (8009d48 <_dtoa_r+0x5a8>)
 8009bd8:	f7f6 fac6 	bl	8000168 <__aeabi_dsub>
 8009bdc:	4602      	mov	r2, r0
 8009bde:	460b      	mov	r3, r1
 8009be0:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8009be4:	4633      	mov	r3, r6
 8009be6:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8009be8:	f7f6 ff06 	bl	80009f8 <__aeabi_dcmpgt>
 8009bec:	2800      	cmp	r0, #0
 8009bee:	f040 8295 	bne.w	800a11c <_dtoa_r+0x97c>
 8009bf2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009bf6:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8009bf8:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 8009bfc:	f7f6 fede 	bl	80009bc <__aeabi_dcmplt>
 8009c00:	2800      	cmp	r0, #0
 8009c02:	f040 8289 	bne.w	800a118 <_dtoa_r+0x978>
 8009c06:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	; 0x30
 8009c0a:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8009c0e:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8009c10:	2b00      	cmp	r3, #0
 8009c12:	f2c0 8151 	blt.w	8009eb8 <_dtoa_r+0x718>
 8009c16:	f1bb 0f0e 	cmp.w	fp, #14
 8009c1a:	f300 814d 	bgt.w	8009eb8 <_dtoa_r+0x718>
 8009c1e:	4b45      	ldr	r3, [pc, #276]	; (8009d34 <_dtoa_r+0x594>)
 8009c20:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8009c24:	e9d3 3400 	ldrd	r3, r4, [r3]
 8009c28:	e9cd 3406 	strd	r3, r4, [sp, #24]
 8009c2c:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8009c2e:	2b00      	cmp	r3, #0
 8009c30:	f280 80da 	bge.w	8009de8 <_dtoa_r+0x648>
 8009c34:	9b08      	ldr	r3, [sp, #32]
 8009c36:	2b00      	cmp	r3, #0
 8009c38:	f300 80d6 	bgt.w	8009de8 <_dtoa_r+0x648>
 8009c3c:	f040 826b 	bne.w	800a116 <_dtoa_r+0x976>
 8009c40:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8009c44:	2200      	movs	r2, #0
 8009c46:	4b40      	ldr	r3, [pc, #256]	; (8009d48 <_dtoa_r+0x5a8>)
 8009c48:	f7f6 fc46 	bl	80004d8 <__aeabi_dmul>
 8009c4c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009c50:	f7f6 fec8 	bl	80009e4 <__aeabi_dcmpge>
 8009c54:	9c08      	ldr	r4, [sp, #32]
 8009c56:	4626      	mov	r6, r4
 8009c58:	2800      	cmp	r0, #0
 8009c5a:	f040 8241 	bne.w	800a0e0 <_dtoa_r+0x940>
 8009c5e:	2331      	movs	r3, #49	; 0x31
 8009c60:	9f03      	ldr	r7, [sp, #12]
 8009c62:	f10b 0b01 	add.w	fp, fp, #1
 8009c66:	f807 3b01 	strb.w	r3, [r7], #1
 8009c6a:	e23d      	b.n	800a0e8 <_dtoa_r+0x948>
 8009c6c:	07e2      	lsls	r2, r4, #31
 8009c6e:	d505      	bpl.n	8009c7c <_dtoa_r+0x4dc>
 8009c70:	e9d6 2300 	ldrd	r2, r3, [r6]
 8009c74:	f7f6 fc30 	bl	80004d8 <__aeabi_dmul>
 8009c78:	2301      	movs	r3, #1
 8009c7a:	3701      	adds	r7, #1
 8009c7c:	1064      	asrs	r4, r4, #1
 8009c7e:	3608      	adds	r6, #8
 8009c80:	e76d      	b.n	8009b5e <_dtoa_r+0x3be>
 8009c82:	2702      	movs	r7, #2
 8009c84:	e770      	b.n	8009b68 <_dtoa_r+0x3c8>
 8009c86:	46d8      	mov	r8, fp
 8009c88:	9c08      	ldr	r4, [sp, #32]
 8009c8a:	e78f      	b.n	8009bac <_dtoa_r+0x40c>
 8009c8c:	9903      	ldr	r1, [sp, #12]
 8009c8e:	4b29      	ldr	r3, [pc, #164]	; (8009d34 <_dtoa_r+0x594>)
 8009c90:	4421      	add	r1, r4
 8009c92:	9112      	str	r1, [sp, #72]	; 0x48
 8009c94:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8009c96:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8009c9a:	e9dd 6710 	ldrd	r6, r7, [sp, #64]	; 0x40
 8009c9e:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8009ca2:	2900      	cmp	r1, #0
 8009ca4:	d054      	beq.n	8009d50 <_dtoa_r+0x5b0>
 8009ca6:	2000      	movs	r0, #0
 8009ca8:	4928      	ldr	r1, [pc, #160]	; (8009d4c <_dtoa_r+0x5ac>)
 8009caa:	f7f6 fd3f 	bl	800072c <__aeabi_ddiv>
 8009cae:	463b      	mov	r3, r7
 8009cb0:	4632      	mov	r2, r6
 8009cb2:	f7f6 fa59 	bl	8000168 <__aeabi_dsub>
 8009cb6:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8009cba:	9f03      	ldr	r7, [sp, #12]
 8009cbc:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009cc0:	f7f6 feba 	bl	8000a38 <__aeabi_d2iz>
 8009cc4:	4604      	mov	r4, r0
 8009cc6:	f7f6 fb9d 	bl	8000404 <__aeabi_i2d>
 8009cca:	4602      	mov	r2, r0
 8009ccc:	460b      	mov	r3, r1
 8009cce:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009cd2:	f7f6 fa49 	bl	8000168 <__aeabi_dsub>
 8009cd6:	4602      	mov	r2, r0
 8009cd8:	460b      	mov	r3, r1
 8009cda:	3430      	adds	r4, #48	; 0x30
 8009cdc:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8009ce0:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8009ce4:	f807 4b01 	strb.w	r4, [r7], #1
 8009ce8:	f7f6 fe68 	bl	80009bc <__aeabi_dcmplt>
 8009cec:	2800      	cmp	r0, #0
 8009cee:	d173      	bne.n	8009dd8 <_dtoa_r+0x638>
 8009cf0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009cf4:	2000      	movs	r0, #0
 8009cf6:	4911      	ldr	r1, [pc, #68]	; (8009d3c <_dtoa_r+0x59c>)
 8009cf8:	f7f6 fa36 	bl	8000168 <__aeabi_dsub>
 8009cfc:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8009d00:	f7f6 fe5c 	bl	80009bc <__aeabi_dcmplt>
 8009d04:	2800      	cmp	r0, #0
 8009d06:	f040 80b6 	bne.w	8009e76 <_dtoa_r+0x6d6>
 8009d0a:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8009d0c:	429f      	cmp	r7, r3
 8009d0e:	f43f af7a 	beq.w	8009c06 <_dtoa_r+0x466>
 8009d12:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8009d16:	2200      	movs	r2, #0
 8009d18:	4b09      	ldr	r3, [pc, #36]	; (8009d40 <_dtoa_r+0x5a0>)
 8009d1a:	f7f6 fbdd 	bl	80004d8 <__aeabi_dmul>
 8009d1e:	2200      	movs	r2, #0
 8009d20:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8009d24:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009d28:	4b05      	ldr	r3, [pc, #20]	; (8009d40 <_dtoa_r+0x5a0>)
 8009d2a:	f7f6 fbd5 	bl	80004d8 <__aeabi_dmul>
 8009d2e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8009d32:	e7c3      	b.n	8009cbc <_dtoa_r+0x51c>
 8009d34:	0800cf40 	.word	0x0800cf40
 8009d38:	0800cf18 	.word	0x0800cf18
 8009d3c:	3ff00000 	.word	0x3ff00000
 8009d40:	40240000 	.word	0x40240000
 8009d44:	401c0000 	.word	0x401c0000
 8009d48:	40140000 	.word	0x40140000
 8009d4c:	3fe00000 	.word	0x3fe00000
 8009d50:	4630      	mov	r0, r6
 8009d52:	4639      	mov	r1, r7
 8009d54:	f7f6 fbc0 	bl	80004d8 <__aeabi_dmul>
 8009d58:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8009d5a:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8009d5e:	9c03      	ldr	r4, [sp, #12]
 8009d60:	9314      	str	r3, [sp, #80]	; 0x50
 8009d62:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009d66:	f7f6 fe67 	bl	8000a38 <__aeabi_d2iz>
 8009d6a:	9015      	str	r0, [sp, #84]	; 0x54
 8009d6c:	f7f6 fb4a 	bl	8000404 <__aeabi_i2d>
 8009d70:	4602      	mov	r2, r0
 8009d72:	460b      	mov	r3, r1
 8009d74:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009d78:	f7f6 f9f6 	bl	8000168 <__aeabi_dsub>
 8009d7c:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8009d7e:	4606      	mov	r6, r0
 8009d80:	3330      	adds	r3, #48	; 0x30
 8009d82:	f804 3b01 	strb.w	r3, [r4], #1
 8009d86:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8009d88:	460f      	mov	r7, r1
 8009d8a:	429c      	cmp	r4, r3
 8009d8c:	f04f 0200 	mov.w	r2, #0
 8009d90:	d124      	bne.n	8009ddc <_dtoa_r+0x63c>
 8009d92:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8009d96:	4baf      	ldr	r3, [pc, #700]	; (800a054 <_dtoa_r+0x8b4>)
 8009d98:	f7f6 f9e8 	bl	800016c <__adddf3>
 8009d9c:	4602      	mov	r2, r0
 8009d9e:	460b      	mov	r3, r1
 8009da0:	4630      	mov	r0, r6
 8009da2:	4639      	mov	r1, r7
 8009da4:	f7f6 fe28 	bl	80009f8 <__aeabi_dcmpgt>
 8009da8:	2800      	cmp	r0, #0
 8009daa:	d163      	bne.n	8009e74 <_dtoa_r+0x6d4>
 8009dac:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8009db0:	2000      	movs	r0, #0
 8009db2:	49a8      	ldr	r1, [pc, #672]	; (800a054 <_dtoa_r+0x8b4>)
 8009db4:	f7f6 f9d8 	bl	8000168 <__aeabi_dsub>
 8009db8:	4602      	mov	r2, r0
 8009dba:	460b      	mov	r3, r1
 8009dbc:	4630      	mov	r0, r6
 8009dbe:	4639      	mov	r1, r7
 8009dc0:	f7f6 fdfc 	bl	80009bc <__aeabi_dcmplt>
 8009dc4:	2800      	cmp	r0, #0
 8009dc6:	f43f af1e 	beq.w	8009c06 <_dtoa_r+0x466>
 8009dca:	9f14      	ldr	r7, [sp, #80]	; 0x50
 8009dcc:	1e7b      	subs	r3, r7, #1
 8009dce:	9314      	str	r3, [sp, #80]	; 0x50
 8009dd0:	f817 3c01 	ldrb.w	r3, [r7, #-1]
 8009dd4:	2b30      	cmp	r3, #48	; 0x30
 8009dd6:	d0f8      	beq.n	8009dca <_dtoa_r+0x62a>
 8009dd8:	46c3      	mov	fp, r8
 8009dda:	e03b      	b.n	8009e54 <_dtoa_r+0x6b4>
 8009ddc:	4b9e      	ldr	r3, [pc, #632]	; (800a058 <_dtoa_r+0x8b8>)
 8009dde:	f7f6 fb7b 	bl	80004d8 <__aeabi_dmul>
 8009de2:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8009de6:	e7bc      	b.n	8009d62 <_dtoa_r+0x5c2>
 8009de8:	9f03      	ldr	r7, [sp, #12]
 8009dea:	e9dd 8904 	ldrd	r8, r9, [sp, #16]
 8009dee:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8009df2:	4640      	mov	r0, r8
 8009df4:	4649      	mov	r1, r9
 8009df6:	f7f6 fc99 	bl	800072c <__aeabi_ddiv>
 8009dfa:	f7f6 fe1d 	bl	8000a38 <__aeabi_d2iz>
 8009dfe:	4604      	mov	r4, r0
 8009e00:	f7f6 fb00 	bl	8000404 <__aeabi_i2d>
 8009e04:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8009e08:	f7f6 fb66 	bl	80004d8 <__aeabi_dmul>
 8009e0c:	4602      	mov	r2, r0
 8009e0e:	460b      	mov	r3, r1
 8009e10:	4640      	mov	r0, r8
 8009e12:	4649      	mov	r1, r9
 8009e14:	f7f6 f9a8 	bl	8000168 <__aeabi_dsub>
 8009e18:	f104 0630 	add.w	r6, r4, #48	; 0x30
 8009e1c:	f807 6b01 	strb.w	r6, [r7], #1
 8009e20:	9e03      	ldr	r6, [sp, #12]
 8009e22:	f8dd c020 	ldr.w	ip, [sp, #32]
 8009e26:	1bbe      	subs	r6, r7, r6
 8009e28:	45b4      	cmp	ip, r6
 8009e2a:	4602      	mov	r2, r0
 8009e2c:	460b      	mov	r3, r1
 8009e2e:	d136      	bne.n	8009e9e <_dtoa_r+0x6fe>
 8009e30:	f7f6 f99c 	bl	800016c <__adddf3>
 8009e34:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8009e38:	4680      	mov	r8, r0
 8009e3a:	4689      	mov	r9, r1
 8009e3c:	f7f6 fddc 	bl	80009f8 <__aeabi_dcmpgt>
 8009e40:	bb58      	cbnz	r0, 8009e9a <_dtoa_r+0x6fa>
 8009e42:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8009e46:	4640      	mov	r0, r8
 8009e48:	4649      	mov	r1, r9
 8009e4a:	f7f6 fdad 	bl	80009a8 <__aeabi_dcmpeq>
 8009e4e:	b108      	cbz	r0, 8009e54 <_dtoa_r+0x6b4>
 8009e50:	07e3      	lsls	r3, r4, #31
 8009e52:	d422      	bmi.n	8009e9a <_dtoa_r+0x6fa>
 8009e54:	4651      	mov	r1, sl
 8009e56:	4628      	mov	r0, r5
 8009e58:	f000 fbc2 	bl	800a5e0 <_Bfree>
 8009e5c:	2300      	movs	r3, #0
 8009e5e:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8009e60:	703b      	strb	r3, [r7, #0]
 8009e62:	f10b 0301 	add.w	r3, fp, #1
 8009e66:	6013      	str	r3, [r2, #0]
 8009e68:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8009e6a:	2b00      	cmp	r3, #0
 8009e6c:	f43f ace6 	beq.w	800983c <_dtoa_r+0x9c>
 8009e70:	601f      	str	r7, [r3, #0]
 8009e72:	e4e3      	b.n	800983c <_dtoa_r+0x9c>
 8009e74:	4627      	mov	r7, r4
 8009e76:	463b      	mov	r3, r7
 8009e78:	461f      	mov	r7, r3
 8009e7a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8009e7e:	2a39      	cmp	r2, #57	; 0x39
 8009e80:	d107      	bne.n	8009e92 <_dtoa_r+0x6f2>
 8009e82:	9a03      	ldr	r2, [sp, #12]
 8009e84:	429a      	cmp	r2, r3
 8009e86:	d1f7      	bne.n	8009e78 <_dtoa_r+0x6d8>
 8009e88:	2230      	movs	r2, #48	; 0x30
 8009e8a:	9903      	ldr	r1, [sp, #12]
 8009e8c:	f108 0801 	add.w	r8, r8, #1
 8009e90:	700a      	strb	r2, [r1, #0]
 8009e92:	781a      	ldrb	r2, [r3, #0]
 8009e94:	3201      	adds	r2, #1
 8009e96:	701a      	strb	r2, [r3, #0]
 8009e98:	e79e      	b.n	8009dd8 <_dtoa_r+0x638>
 8009e9a:	46d8      	mov	r8, fp
 8009e9c:	e7eb      	b.n	8009e76 <_dtoa_r+0x6d6>
 8009e9e:	2200      	movs	r2, #0
 8009ea0:	4b6d      	ldr	r3, [pc, #436]	; (800a058 <_dtoa_r+0x8b8>)
 8009ea2:	f7f6 fb19 	bl	80004d8 <__aeabi_dmul>
 8009ea6:	2200      	movs	r2, #0
 8009ea8:	2300      	movs	r3, #0
 8009eaa:	4680      	mov	r8, r0
 8009eac:	4689      	mov	r9, r1
 8009eae:	f7f6 fd7b 	bl	80009a8 <__aeabi_dcmpeq>
 8009eb2:	2800      	cmp	r0, #0
 8009eb4:	d09b      	beq.n	8009dee <_dtoa_r+0x64e>
 8009eb6:	e7cd      	b.n	8009e54 <_dtoa_r+0x6b4>
 8009eb8:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8009eba:	2a00      	cmp	r2, #0
 8009ebc:	f000 80c4 	beq.w	800a048 <_dtoa_r+0x8a8>
 8009ec0:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8009ec2:	2a01      	cmp	r2, #1
 8009ec4:	f300 80a8 	bgt.w	800a018 <_dtoa_r+0x878>
 8009ec8:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8009eca:	2a00      	cmp	r2, #0
 8009ecc:	f000 80a0 	beq.w	800a010 <_dtoa_r+0x870>
 8009ed0:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8009ed4:	464f      	mov	r7, r9
 8009ed6:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8009ed8:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009eda:	2101      	movs	r1, #1
 8009edc:	441a      	add	r2, r3
 8009ede:	4628      	mov	r0, r5
 8009ee0:	4499      	add	r9, r3
 8009ee2:	9209      	str	r2, [sp, #36]	; 0x24
 8009ee4:	f000 fc7c 	bl	800a7e0 <__i2b>
 8009ee8:	4606      	mov	r6, r0
 8009eea:	b15f      	cbz	r7, 8009f04 <_dtoa_r+0x764>
 8009eec:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009eee:	2b00      	cmp	r3, #0
 8009ef0:	dd08      	ble.n	8009f04 <_dtoa_r+0x764>
 8009ef2:	42bb      	cmp	r3, r7
 8009ef4:	bfa8      	it	ge
 8009ef6:	463b      	movge	r3, r7
 8009ef8:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009efa:	eba9 0903 	sub.w	r9, r9, r3
 8009efe:	1aff      	subs	r7, r7, r3
 8009f00:	1ad3      	subs	r3, r2, r3
 8009f02:	9309      	str	r3, [sp, #36]	; 0x24
 8009f04:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009f06:	b1f3      	cbz	r3, 8009f46 <_dtoa_r+0x7a6>
 8009f08:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009f0a:	2b00      	cmp	r3, #0
 8009f0c:	f000 80a0 	beq.w	800a050 <_dtoa_r+0x8b0>
 8009f10:	2c00      	cmp	r4, #0
 8009f12:	dd10      	ble.n	8009f36 <_dtoa_r+0x796>
 8009f14:	4631      	mov	r1, r6
 8009f16:	4622      	mov	r2, r4
 8009f18:	4628      	mov	r0, r5
 8009f1a:	f000 fd1f 	bl	800a95c <__pow5mult>
 8009f1e:	4652      	mov	r2, sl
 8009f20:	4601      	mov	r1, r0
 8009f22:	4606      	mov	r6, r0
 8009f24:	4628      	mov	r0, r5
 8009f26:	f000 fc71 	bl	800a80c <__multiply>
 8009f2a:	4680      	mov	r8, r0
 8009f2c:	4651      	mov	r1, sl
 8009f2e:	4628      	mov	r0, r5
 8009f30:	f000 fb56 	bl	800a5e0 <_Bfree>
 8009f34:	46c2      	mov	sl, r8
 8009f36:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009f38:	1b1a      	subs	r2, r3, r4
 8009f3a:	d004      	beq.n	8009f46 <_dtoa_r+0x7a6>
 8009f3c:	4651      	mov	r1, sl
 8009f3e:	4628      	mov	r0, r5
 8009f40:	f000 fd0c 	bl	800a95c <__pow5mult>
 8009f44:	4682      	mov	sl, r0
 8009f46:	2101      	movs	r1, #1
 8009f48:	4628      	mov	r0, r5
 8009f4a:	f000 fc49 	bl	800a7e0 <__i2b>
 8009f4e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8009f50:	4604      	mov	r4, r0
 8009f52:	2b00      	cmp	r3, #0
 8009f54:	f340 8082 	ble.w	800a05c <_dtoa_r+0x8bc>
 8009f58:	461a      	mov	r2, r3
 8009f5a:	4601      	mov	r1, r0
 8009f5c:	4628      	mov	r0, r5
 8009f5e:	f000 fcfd 	bl	800a95c <__pow5mult>
 8009f62:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8009f64:	4604      	mov	r4, r0
 8009f66:	2b01      	cmp	r3, #1
 8009f68:	dd7b      	ble.n	800a062 <_dtoa_r+0x8c2>
 8009f6a:	f04f 0800 	mov.w	r8, #0
 8009f6e:	6923      	ldr	r3, [r4, #16]
 8009f70:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8009f74:	6918      	ldr	r0, [r3, #16]
 8009f76:	f000 fbe5 	bl	800a744 <__hi0bits>
 8009f7a:	f1c0 0020 	rsb	r0, r0, #32
 8009f7e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009f80:	4418      	add	r0, r3
 8009f82:	f010 001f 	ands.w	r0, r0, #31
 8009f86:	f000 8092 	beq.w	800a0ae <_dtoa_r+0x90e>
 8009f8a:	f1c0 0320 	rsb	r3, r0, #32
 8009f8e:	2b04      	cmp	r3, #4
 8009f90:	f340 8085 	ble.w	800a09e <_dtoa_r+0x8fe>
 8009f94:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009f96:	f1c0 001c 	rsb	r0, r0, #28
 8009f9a:	4403      	add	r3, r0
 8009f9c:	4481      	add	r9, r0
 8009f9e:	4407      	add	r7, r0
 8009fa0:	9309      	str	r3, [sp, #36]	; 0x24
 8009fa2:	f1b9 0f00 	cmp.w	r9, #0
 8009fa6:	dd05      	ble.n	8009fb4 <_dtoa_r+0x814>
 8009fa8:	4651      	mov	r1, sl
 8009faa:	464a      	mov	r2, r9
 8009fac:	4628      	mov	r0, r5
 8009fae:	f000 fd2f 	bl	800aa10 <__lshift>
 8009fb2:	4682      	mov	sl, r0
 8009fb4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009fb6:	2b00      	cmp	r3, #0
 8009fb8:	dd05      	ble.n	8009fc6 <_dtoa_r+0x826>
 8009fba:	4621      	mov	r1, r4
 8009fbc:	461a      	mov	r2, r3
 8009fbe:	4628      	mov	r0, r5
 8009fc0:	f000 fd26 	bl	800aa10 <__lshift>
 8009fc4:	4604      	mov	r4, r0
 8009fc6:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8009fc8:	2b00      	cmp	r3, #0
 8009fca:	d072      	beq.n	800a0b2 <_dtoa_r+0x912>
 8009fcc:	4621      	mov	r1, r4
 8009fce:	4650      	mov	r0, sl
 8009fd0:	f000 fd8a 	bl	800aae8 <__mcmp>
 8009fd4:	2800      	cmp	r0, #0
 8009fd6:	da6c      	bge.n	800a0b2 <_dtoa_r+0x912>
 8009fd8:	2300      	movs	r3, #0
 8009fda:	4651      	mov	r1, sl
 8009fdc:	220a      	movs	r2, #10
 8009fde:	4628      	mov	r0, r5
 8009fe0:	f000 fb20 	bl	800a624 <__multadd>
 8009fe4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009fe6:	4682      	mov	sl, r0
 8009fe8:	f10b 3bff 	add.w	fp, fp, #4294967295
 8009fec:	2b00      	cmp	r3, #0
 8009fee:	f000 81ac 	beq.w	800a34a <_dtoa_r+0xbaa>
 8009ff2:	2300      	movs	r3, #0
 8009ff4:	4631      	mov	r1, r6
 8009ff6:	220a      	movs	r2, #10
 8009ff8:	4628      	mov	r0, r5
 8009ffa:	f000 fb13 	bl	800a624 <__multadd>
 8009ffe:	9b06      	ldr	r3, [sp, #24]
 800a000:	4606      	mov	r6, r0
 800a002:	2b00      	cmp	r3, #0
 800a004:	f300 8093 	bgt.w	800a12e <_dtoa_r+0x98e>
 800a008:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800a00a:	2b02      	cmp	r3, #2
 800a00c:	dc59      	bgt.n	800a0c2 <_dtoa_r+0x922>
 800a00e:	e08e      	b.n	800a12e <_dtoa_r+0x98e>
 800a010:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800a012:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800a016:	e75d      	b.n	8009ed4 <_dtoa_r+0x734>
 800a018:	9b08      	ldr	r3, [sp, #32]
 800a01a:	1e5c      	subs	r4, r3, #1
 800a01c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a01e:	42a3      	cmp	r3, r4
 800a020:	bfbf      	itttt	lt
 800a022:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 800a024:	9a0e      	ldrlt	r2, [sp, #56]	; 0x38
 800a026:	1ae3      	sublt	r3, r4, r3
 800a028:	18d2      	addlt	r2, r2, r3
 800a02a:	bfa8      	it	ge
 800a02c:	1b1c      	subge	r4, r3, r4
 800a02e:	9b08      	ldr	r3, [sp, #32]
 800a030:	bfbe      	ittt	lt
 800a032:	940a      	strlt	r4, [sp, #40]	; 0x28
 800a034:	920e      	strlt	r2, [sp, #56]	; 0x38
 800a036:	2400      	movlt	r4, #0
 800a038:	2b00      	cmp	r3, #0
 800a03a:	bfb5      	itete	lt
 800a03c:	eba9 0703 	sublt.w	r7, r9, r3
 800a040:	464f      	movge	r7, r9
 800a042:	2300      	movlt	r3, #0
 800a044:	9b08      	ldrge	r3, [sp, #32]
 800a046:	e747      	b.n	8009ed8 <_dtoa_r+0x738>
 800a048:	464f      	mov	r7, r9
 800a04a:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 800a04c:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
 800a04e:	e74c      	b.n	8009eea <_dtoa_r+0x74a>
 800a050:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800a052:	e773      	b.n	8009f3c <_dtoa_r+0x79c>
 800a054:	3fe00000 	.word	0x3fe00000
 800a058:	40240000 	.word	0x40240000
 800a05c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800a05e:	2b01      	cmp	r3, #1
 800a060:	dc18      	bgt.n	800a094 <_dtoa_r+0x8f4>
 800a062:	9b04      	ldr	r3, [sp, #16]
 800a064:	b9b3      	cbnz	r3, 800a094 <_dtoa_r+0x8f4>
 800a066:	9b05      	ldr	r3, [sp, #20]
 800a068:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800a06c:	b993      	cbnz	r3, 800a094 <_dtoa_r+0x8f4>
 800a06e:	9b05      	ldr	r3, [sp, #20]
 800a070:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800a074:	0d1b      	lsrs	r3, r3, #20
 800a076:	051b      	lsls	r3, r3, #20
 800a078:	b17b      	cbz	r3, 800a09a <_dtoa_r+0x8fa>
 800a07a:	f04f 0801 	mov.w	r8, #1
 800a07e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a080:	f109 0901 	add.w	r9, r9, #1
 800a084:	3301      	adds	r3, #1
 800a086:	9309      	str	r3, [sp, #36]	; 0x24
 800a088:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800a08a:	2b00      	cmp	r3, #0
 800a08c:	f47f af6f 	bne.w	8009f6e <_dtoa_r+0x7ce>
 800a090:	2001      	movs	r0, #1
 800a092:	e774      	b.n	8009f7e <_dtoa_r+0x7de>
 800a094:	f04f 0800 	mov.w	r8, #0
 800a098:	e7f6      	b.n	800a088 <_dtoa_r+0x8e8>
 800a09a:	4698      	mov	r8, r3
 800a09c:	e7f4      	b.n	800a088 <_dtoa_r+0x8e8>
 800a09e:	d080      	beq.n	8009fa2 <_dtoa_r+0x802>
 800a0a0:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800a0a2:	331c      	adds	r3, #28
 800a0a4:	441a      	add	r2, r3
 800a0a6:	4499      	add	r9, r3
 800a0a8:	441f      	add	r7, r3
 800a0aa:	9209      	str	r2, [sp, #36]	; 0x24
 800a0ac:	e779      	b.n	8009fa2 <_dtoa_r+0x802>
 800a0ae:	4603      	mov	r3, r0
 800a0b0:	e7f6      	b.n	800a0a0 <_dtoa_r+0x900>
 800a0b2:	9b08      	ldr	r3, [sp, #32]
 800a0b4:	2b00      	cmp	r3, #0
 800a0b6:	dc34      	bgt.n	800a122 <_dtoa_r+0x982>
 800a0b8:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800a0ba:	2b02      	cmp	r3, #2
 800a0bc:	dd31      	ble.n	800a122 <_dtoa_r+0x982>
 800a0be:	9b08      	ldr	r3, [sp, #32]
 800a0c0:	9306      	str	r3, [sp, #24]
 800a0c2:	9b06      	ldr	r3, [sp, #24]
 800a0c4:	b963      	cbnz	r3, 800a0e0 <_dtoa_r+0x940>
 800a0c6:	4621      	mov	r1, r4
 800a0c8:	2205      	movs	r2, #5
 800a0ca:	4628      	mov	r0, r5
 800a0cc:	f000 faaa 	bl	800a624 <__multadd>
 800a0d0:	4601      	mov	r1, r0
 800a0d2:	4604      	mov	r4, r0
 800a0d4:	4650      	mov	r0, sl
 800a0d6:	f000 fd07 	bl	800aae8 <__mcmp>
 800a0da:	2800      	cmp	r0, #0
 800a0dc:	f73f adbf 	bgt.w	8009c5e <_dtoa_r+0x4be>
 800a0e0:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800a0e2:	9f03      	ldr	r7, [sp, #12]
 800a0e4:	ea6f 0b03 	mvn.w	fp, r3
 800a0e8:	f04f 0800 	mov.w	r8, #0
 800a0ec:	4621      	mov	r1, r4
 800a0ee:	4628      	mov	r0, r5
 800a0f0:	f000 fa76 	bl	800a5e0 <_Bfree>
 800a0f4:	2e00      	cmp	r6, #0
 800a0f6:	f43f aead 	beq.w	8009e54 <_dtoa_r+0x6b4>
 800a0fa:	f1b8 0f00 	cmp.w	r8, #0
 800a0fe:	d005      	beq.n	800a10c <_dtoa_r+0x96c>
 800a100:	45b0      	cmp	r8, r6
 800a102:	d003      	beq.n	800a10c <_dtoa_r+0x96c>
 800a104:	4641      	mov	r1, r8
 800a106:	4628      	mov	r0, r5
 800a108:	f000 fa6a 	bl	800a5e0 <_Bfree>
 800a10c:	4631      	mov	r1, r6
 800a10e:	4628      	mov	r0, r5
 800a110:	f000 fa66 	bl	800a5e0 <_Bfree>
 800a114:	e69e      	b.n	8009e54 <_dtoa_r+0x6b4>
 800a116:	2400      	movs	r4, #0
 800a118:	4626      	mov	r6, r4
 800a11a:	e7e1      	b.n	800a0e0 <_dtoa_r+0x940>
 800a11c:	46c3      	mov	fp, r8
 800a11e:	4626      	mov	r6, r4
 800a120:	e59d      	b.n	8009c5e <_dtoa_r+0x4be>
 800a122:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a124:	2b00      	cmp	r3, #0
 800a126:	f000 80c8 	beq.w	800a2ba <_dtoa_r+0xb1a>
 800a12a:	9b08      	ldr	r3, [sp, #32]
 800a12c:	9306      	str	r3, [sp, #24]
 800a12e:	2f00      	cmp	r7, #0
 800a130:	dd05      	ble.n	800a13e <_dtoa_r+0x99e>
 800a132:	4631      	mov	r1, r6
 800a134:	463a      	mov	r2, r7
 800a136:	4628      	mov	r0, r5
 800a138:	f000 fc6a 	bl	800aa10 <__lshift>
 800a13c:	4606      	mov	r6, r0
 800a13e:	f1b8 0f00 	cmp.w	r8, #0
 800a142:	d05b      	beq.n	800a1fc <_dtoa_r+0xa5c>
 800a144:	4628      	mov	r0, r5
 800a146:	6871      	ldr	r1, [r6, #4]
 800a148:	f000 fa0a 	bl	800a560 <_Balloc>
 800a14c:	4607      	mov	r7, r0
 800a14e:	b928      	cbnz	r0, 800a15c <_dtoa_r+0x9bc>
 800a150:	4602      	mov	r2, r0
 800a152:	f240 21ef 	movw	r1, #751	; 0x2ef
 800a156:	4b81      	ldr	r3, [pc, #516]	; (800a35c <_dtoa_r+0xbbc>)
 800a158:	f7ff bb36 	b.w	80097c8 <_dtoa_r+0x28>
 800a15c:	6932      	ldr	r2, [r6, #16]
 800a15e:	f106 010c 	add.w	r1, r6, #12
 800a162:	3202      	adds	r2, #2
 800a164:	0092      	lsls	r2, r2, #2
 800a166:	300c      	adds	r0, #12
 800a168:	f7ff fa7d 	bl	8009666 <memcpy>
 800a16c:	2201      	movs	r2, #1
 800a16e:	4639      	mov	r1, r7
 800a170:	4628      	mov	r0, r5
 800a172:	f000 fc4d 	bl	800aa10 <__lshift>
 800a176:	46b0      	mov	r8, r6
 800a178:	4606      	mov	r6, r0
 800a17a:	9b03      	ldr	r3, [sp, #12]
 800a17c:	9a03      	ldr	r2, [sp, #12]
 800a17e:	3301      	adds	r3, #1
 800a180:	9308      	str	r3, [sp, #32]
 800a182:	9b06      	ldr	r3, [sp, #24]
 800a184:	4413      	add	r3, r2
 800a186:	930b      	str	r3, [sp, #44]	; 0x2c
 800a188:	9b04      	ldr	r3, [sp, #16]
 800a18a:	f003 0301 	and.w	r3, r3, #1
 800a18e:	930a      	str	r3, [sp, #40]	; 0x28
 800a190:	9b08      	ldr	r3, [sp, #32]
 800a192:	4621      	mov	r1, r4
 800a194:	3b01      	subs	r3, #1
 800a196:	4650      	mov	r0, sl
 800a198:	9304      	str	r3, [sp, #16]
 800a19a:	f7ff fa77 	bl	800968c <quorem>
 800a19e:	4641      	mov	r1, r8
 800a1a0:	9006      	str	r0, [sp, #24]
 800a1a2:	f100 0930 	add.w	r9, r0, #48	; 0x30
 800a1a6:	4650      	mov	r0, sl
 800a1a8:	f000 fc9e 	bl	800aae8 <__mcmp>
 800a1ac:	4632      	mov	r2, r6
 800a1ae:	9009      	str	r0, [sp, #36]	; 0x24
 800a1b0:	4621      	mov	r1, r4
 800a1b2:	4628      	mov	r0, r5
 800a1b4:	f000 fcb4 	bl	800ab20 <__mdiff>
 800a1b8:	68c2      	ldr	r2, [r0, #12]
 800a1ba:	4607      	mov	r7, r0
 800a1bc:	bb02      	cbnz	r2, 800a200 <_dtoa_r+0xa60>
 800a1be:	4601      	mov	r1, r0
 800a1c0:	4650      	mov	r0, sl
 800a1c2:	f000 fc91 	bl	800aae8 <__mcmp>
 800a1c6:	4602      	mov	r2, r0
 800a1c8:	4639      	mov	r1, r7
 800a1ca:	4628      	mov	r0, r5
 800a1cc:	920c      	str	r2, [sp, #48]	; 0x30
 800a1ce:	f000 fa07 	bl	800a5e0 <_Bfree>
 800a1d2:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800a1d4:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800a1d6:	9f08      	ldr	r7, [sp, #32]
 800a1d8:	ea43 0102 	orr.w	r1, r3, r2
 800a1dc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a1de:	4319      	orrs	r1, r3
 800a1e0:	d110      	bne.n	800a204 <_dtoa_r+0xa64>
 800a1e2:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 800a1e6:	d029      	beq.n	800a23c <_dtoa_r+0xa9c>
 800a1e8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a1ea:	2b00      	cmp	r3, #0
 800a1ec:	dd02      	ble.n	800a1f4 <_dtoa_r+0xa54>
 800a1ee:	9b06      	ldr	r3, [sp, #24]
 800a1f0:	f103 0931 	add.w	r9, r3, #49	; 0x31
 800a1f4:	9b04      	ldr	r3, [sp, #16]
 800a1f6:	f883 9000 	strb.w	r9, [r3]
 800a1fa:	e777      	b.n	800a0ec <_dtoa_r+0x94c>
 800a1fc:	4630      	mov	r0, r6
 800a1fe:	e7ba      	b.n	800a176 <_dtoa_r+0x9d6>
 800a200:	2201      	movs	r2, #1
 800a202:	e7e1      	b.n	800a1c8 <_dtoa_r+0xa28>
 800a204:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a206:	2b00      	cmp	r3, #0
 800a208:	db04      	blt.n	800a214 <_dtoa_r+0xa74>
 800a20a:	9922      	ldr	r1, [sp, #136]	; 0x88
 800a20c:	430b      	orrs	r3, r1
 800a20e:	990a      	ldr	r1, [sp, #40]	; 0x28
 800a210:	430b      	orrs	r3, r1
 800a212:	d120      	bne.n	800a256 <_dtoa_r+0xab6>
 800a214:	2a00      	cmp	r2, #0
 800a216:	dded      	ble.n	800a1f4 <_dtoa_r+0xa54>
 800a218:	4651      	mov	r1, sl
 800a21a:	2201      	movs	r2, #1
 800a21c:	4628      	mov	r0, r5
 800a21e:	f000 fbf7 	bl	800aa10 <__lshift>
 800a222:	4621      	mov	r1, r4
 800a224:	4682      	mov	sl, r0
 800a226:	f000 fc5f 	bl	800aae8 <__mcmp>
 800a22a:	2800      	cmp	r0, #0
 800a22c:	dc03      	bgt.n	800a236 <_dtoa_r+0xa96>
 800a22e:	d1e1      	bne.n	800a1f4 <_dtoa_r+0xa54>
 800a230:	f019 0f01 	tst.w	r9, #1
 800a234:	d0de      	beq.n	800a1f4 <_dtoa_r+0xa54>
 800a236:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 800a23a:	d1d8      	bne.n	800a1ee <_dtoa_r+0xa4e>
 800a23c:	2339      	movs	r3, #57	; 0x39
 800a23e:	9a04      	ldr	r2, [sp, #16]
 800a240:	7013      	strb	r3, [r2, #0]
 800a242:	463b      	mov	r3, r7
 800a244:	461f      	mov	r7, r3
 800a246:	f817 2c01 	ldrb.w	r2, [r7, #-1]
 800a24a:	3b01      	subs	r3, #1
 800a24c:	2a39      	cmp	r2, #57	; 0x39
 800a24e:	d06b      	beq.n	800a328 <_dtoa_r+0xb88>
 800a250:	3201      	adds	r2, #1
 800a252:	701a      	strb	r2, [r3, #0]
 800a254:	e74a      	b.n	800a0ec <_dtoa_r+0x94c>
 800a256:	2a00      	cmp	r2, #0
 800a258:	dd07      	ble.n	800a26a <_dtoa_r+0xaca>
 800a25a:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 800a25e:	d0ed      	beq.n	800a23c <_dtoa_r+0xa9c>
 800a260:	9a04      	ldr	r2, [sp, #16]
 800a262:	f109 0301 	add.w	r3, r9, #1
 800a266:	7013      	strb	r3, [r2, #0]
 800a268:	e740      	b.n	800a0ec <_dtoa_r+0x94c>
 800a26a:	9b08      	ldr	r3, [sp, #32]
 800a26c:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800a26e:	f803 9c01 	strb.w	r9, [r3, #-1]
 800a272:	4293      	cmp	r3, r2
 800a274:	d042      	beq.n	800a2fc <_dtoa_r+0xb5c>
 800a276:	4651      	mov	r1, sl
 800a278:	2300      	movs	r3, #0
 800a27a:	220a      	movs	r2, #10
 800a27c:	4628      	mov	r0, r5
 800a27e:	f000 f9d1 	bl	800a624 <__multadd>
 800a282:	45b0      	cmp	r8, r6
 800a284:	4682      	mov	sl, r0
 800a286:	f04f 0300 	mov.w	r3, #0
 800a28a:	f04f 020a 	mov.w	r2, #10
 800a28e:	4641      	mov	r1, r8
 800a290:	4628      	mov	r0, r5
 800a292:	d107      	bne.n	800a2a4 <_dtoa_r+0xb04>
 800a294:	f000 f9c6 	bl	800a624 <__multadd>
 800a298:	4680      	mov	r8, r0
 800a29a:	4606      	mov	r6, r0
 800a29c:	9b08      	ldr	r3, [sp, #32]
 800a29e:	3301      	adds	r3, #1
 800a2a0:	9308      	str	r3, [sp, #32]
 800a2a2:	e775      	b.n	800a190 <_dtoa_r+0x9f0>
 800a2a4:	f000 f9be 	bl	800a624 <__multadd>
 800a2a8:	4631      	mov	r1, r6
 800a2aa:	4680      	mov	r8, r0
 800a2ac:	2300      	movs	r3, #0
 800a2ae:	220a      	movs	r2, #10
 800a2b0:	4628      	mov	r0, r5
 800a2b2:	f000 f9b7 	bl	800a624 <__multadd>
 800a2b6:	4606      	mov	r6, r0
 800a2b8:	e7f0      	b.n	800a29c <_dtoa_r+0xafc>
 800a2ba:	9b08      	ldr	r3, [sp, #32]
 800a2bc:	9306      	str	r3, [sp, #24]
 800a2be:	9f03      	ldr	r7, [sp, #12]
 800a2c0:	4621      	mov	r1, r4
 800a2c2:	4650      	mov	r0, sl
 800a2c4:	f7ff f9e2 	bl	800968c <quorem>
 800a2c8:	9b03      	ldr	r3, [sp, #12]
 800a2ca:	f100 0930 	add.w	r9, r0, #48	; 0x30
 800a2ce:	f807 9b01 	strb.w	r9, [r7], #1
 800a2d2:	1afa      	subs	r2, r7, r3
 800a2d4:	9b06      	ldr	r3, [sp, #24]
 800a2d6:	4293      	cmp	r3, r2
 800a2d8:	dd07      	ble.n	800a2ea <_dtoa_r+0xb4a>
 800a2da:	4651      	mov	r1, sl
 800a2dc:	2300      	movs	r3, #0
 800a2de:	220a      	movs	r2, #10
 800a2e0:	4628      	mov	r0, r5
 800a2e2:	f000 f99f 	bl	800a624 <__multadd>
 800a2e6:	4682      	mov	sl, r0
 800a2e8:	e7ea      	b.n	800a2c0 <_dtoa_r+0xb20>
 800a2ea:	9b06      	ldr	r3, [sp, #24]
 800a2ec:	f04f 0800 	mov.w	r8, #0
 800a2f0:	2b00      	cmp	r3, #0
 800a2f2:	bfcc      	ite	gt
 800a2f4:	461f      	movgt	r7, r3
 800a2f6:	2701      	movle	r7, #1
 800a2f8:	9b03      	ldr	r3, [sp, #12]
 800a2fa:	441f      	add	r7, r3
 800a2fc:	4651      	mov	r1, sl
 800a2fe:	2201      	movs	r2, #1
 800a300:	4628      	mov	r0, r5
 800a302:	f000 fb85 	bl	800aa10 <__lshift>
 800a306:	4621      	mov	r1, r4
 800a308:	4682      	mov	sl, r0
 800a30a:	f000 fbed 	bl	800aae8 <__mcmp>
 800a30e:	2800      	cmp	r0, #0
 800a310:	dc97      	bgt.n	800a242 <_dtoa_r+0xaa2>
 800a312:	d102      	bne.n	800a31a <_dtoa_r+0xb7a>
 800a314:	f019 0f01 	tst.w	r9, #1
 800a318:	d193      	bne.n	800a242 <_dtoa_r+0xaa2>
 800a31a:	463b      	mov	r3, r7
 800a31c:	461f      	mov	r7, r3
 800a31e:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800a322:	2a30      	cmp	r2, #48	; 0x30
 800a324:	d0fa      	beq.n	800a31c <_dtoa_r+0xb7c>
 800a326:	e6e1      	b.n	800a0ec <_dtoa_r+0x94c>
 800a328:	9a03      	ldr	r2, [sp, #12]
 800a32a:	429a      	cmp	r2, r3
 800a32c:	d18a      	bne.n	800a244 <_dtoa_r+0xaa4>
 800a32e:	2331      	movs	r3, #49	; 0x31
 800a330:	f10b 0b01 	add.w	fp, fp, #1
 800a334:	e797      	b.n	800a266 <_dtoa_r+0xac6>
 800a336:	4b0a      	ldr	r3, [pc, #40]	; (800a360 <_dtoa_r+0xbc0>)
 800a338:	f7ff ba9f 	b.w	800987a <_dtoa_r+0xda>
 800a33c:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800a33e:	2b00      	cmp	r3, #0
 800a340:	f47f aa77 	bne.w	8009832 <_dtoa_r+0x92>
 800a344:	4b07      	ldr	r3, [pc, #28]	; (800a364 <_dtoa_r+0xbc4>)
 800a346:	f7ff ba98 	b.w	800987a <_dtoa_r+0xda>
 800a34a:	9b06      	ldr	r3, [sp, #24]
 800a34c:	2b00      	cmp	r3, #0
 800a34e:	dcb6      	bgt.n	800a2be <_dtoa_r+0xb1e>
 800a350:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800a352:	2b02      	cmp	r3, #2
 800a354:	f73f aeb5 	bgt.w	800a0c2 <_dtoa_r+0x922>
 800a358:	e7b1      	b.n	800a2be <_dtoa_r+0xb1e>
 800a35a:	bf00      	nop
 800a35c:	0800ceab 	.word	0x0800ceab
 800a360:	0800ce06 	.word	0x0800ce06
 800a364:	0800ce2f 	.word	0x0800ce2f

0800a368 <_free_r>:
 800a368:	b538      	push	{r3, r4, r5, lr}
 800a36a:	4605      	mov	r5, r0
 800a36c:	2900      	cmp	r1, #0
 800a36e:	d040      	beq.n	800a3f2 <_free_r+0x8a>
 800a370:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a374:	1f0c      	subs	r4, r1, #4
 800a376:	2b00      	cmp	r3, #0
 800a378:	bfb8      	it	lt
 800a37a:	18e4      	addlt	r4, r4, r3
 800a37c:	f000 f8e4 	bl	800a548 <__malloc_lock>
 800a380:	4a1c      	ldr	r2, [pc, #112]	; (800a3f4 <_free_r+0x8c>)
 800a382:	6813      	ldr	r3, [r2, #0]
 800a384:	b933      	cbnz	r3, 800a394 <_free_r+0x2c>
 800a386:	6063      	str	r3, [r4, #4]
 800a388:	6014      	str	r4, [r2, #0]
 800a38a:	4628      	mov	r0, r5
 800a38c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800a390:	f000 b8e0 	b.w	800a554 <__malloc_unlock>
 800a394:	42a3      	cmp	r3, r4
 800a396:	d908      	bls.n	800a3aa <_free_r+0x42>
 800a398:	6820      	ldr	r0, [r4, #0]
 800a39a:	1821      	adds	r1, r4, r0
 800a39c:	428b      	cmp	r3, r1
 800a39e:	bf01      	itttt	eq
 800a3a0:	6819      	ldreq	r1, [r3, #0]
 800a3a2:	685b      	ldreq	r3, [r3, #4]
 800a3a4:	1809      	addeq	r1, r1, r0
 800a3a6:	6021      	streq	r1, [r4, #0]
 800a3a8:	e7ed      	b.n	800a386 <_free_r+0x1e>
 800a3aa:	461a      	mov	r2, r3
 800a3ac:	685b      	ldr	r3, [r3, #4]
 800a3ae:	b10b      	cbz	r3, 800a3b4 <_free_r+0x4c>
 800a3b0:	42a3      	cmp	r3, r4
 800a3b2:	d9fa      	bls.n	800a3aa <_free_r+0x42>
 800a3b4:	6811      	ldr	r1, [r2, #0]
 800a3b6:	1850      	adds	r0, r2, r1
 800a3b8:	42a0      	cmp	r0, r4
 800a3ba:	d10b      	bne.n	800a3d4 <_free_r+0x6c>
 800a3bc:	6820      	ldr	r0, [r4, #0]
 800a3be:	4401      	add	r1, r0
 800a3c0:	1850      	adds	r0, r2, r1
 800a3c2:	4283      	cmp	r3, r0
 800a3c4:	6011      	str	r1, [r2, #0]
 800a3c6:	d1e0      	bne.n	800a38a <_free_r+0x22>
 800a3c8:	6818      	ldr	r0, [r3, #0]
 800a3ca:	685b      	ldr	r3, [r3, #4]
 800a3cc:	4408      	add	r0, r1
 800a3ce:	6010      	str	r0, [r2, #0]
 800a3d0:	6053      	str	r3, [r2, #4]
 800a3d2:	e7da      	b.n	800a38a <_free_r+0x22>
 800a3d4:	d902      	bls.n	800a3dc <_free_r+0x74>
 800a3d6:	230c      	movs	r3, #12
 800a3d8:	602b      	str	r3, [r5, #0]
 800a3da:	e7d6      	b.n	800a38a <_free_r+0x22>
 800a3dc:	6820      	ldr	r0, [r4, #0]
 800a3de:	1821      	adds	r1, r4, r0
 800a3e0:	428b      	cmp	r3, r1
 800a3e2:	bf01      	itttt	eq
 800a3e4:	6819      	ldreq	r1, [r3, #0]
 800a3e6:	685b      	ldreq	r3, [r3, #4]
 800a3e8:	1809      	addeq	r1, r1, r0
 800a3ea:	6021      	streq	r1, [r4, #0]
 800a3ec:	6063      	str	r3, [r4, #4]
 800a3ee:	6054      	str	r4, [r2, #4]
 800a3f0:	e7cb      	b.n	800a38a <_free_r+0x22>
 800a3f2:	bd38      	pop	{r3, r4, r5, pc}
 800a3f4:	20000d3c 	.word	0x20000d3c

0800a3f8 <malloc>:
 800a3f8:	4b02      	ldr	r3, [pc, #8]	; (800a404 <malloc+0xc>)
 800a3fa:	4601      	mov	r1, r0
 800a3fc:	6818      	ldr	r0, [r3, #0]
 800a3fe:	f000 b823 	b.w	800a448 <_malloc_r>
 800a402:	bf00      	nop
 800a404:	200000c8 	.word	0x200000c8

0800a408 <sbrk_aligned>:
 800a408:	b570      	push	{r4, r5, r6, lr}
 800a40a:	4e0e      	ldr	r6, [pc, #56]	; (800a444 <sbrk_aligned+0x3c>)
 800a40c:	460c      	mov	r4, r1
 800a40e:	6831      	ldr	r1, [r6, #0]
 800a410:	4605      	mov	r5, r0
 800a412:	b911      	cbnz	r1, 800a41a <sbrk_aligned+0x12>
 800a414:	f001 ffe4 	bl	800c3e0 <_sbrk_r>
 800a418:	6030      	str	r0, [r6, #0]
 800a41a:	4621      	mov	r1, r4
 800a41c:	4628      	mov	r0, r5
 800a41e:	f001 ffdf 	bl	800c3e0 <_sbrk_r>
 800a422:	1c43      	adds	r3, r0, #1
 800a424:	d00a      	beq.n	800a43c <sbrk_aligned+0x34>
 800a426:	1cc4      	adds	r4, r0, #3
 800a428:	f024 0403 	bic.w	r4, r4, #3
 800a42c:	42a0      	cmp	r0, r4
 800a42e:	d007      	beq.n	800a440 <sbrk_aligned+0x38>
 800a430:	1a21      	subs	r1, r4, r0
 800a432:	4628      	mov	r0, r5
 800a434:	f001 ffd4 	bl	800c3e0 <_sbrk_r>
 800a438:	3001      	adds	r0, #1
 800a43a:	d101      	bne.n	800a440 <sbrk_aligned+0x38>
 800a43c:	f04f 34ff 	mov.w	r4, #4294967295
 800a440:	4620      	mov	r0, r4
 800a442:	bd70      	pop	{r4, r5, r6, pc}
 800a444:	20000d40 	.word	0x20000d40

0800a448 <_malloc_r>:
 800a448:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a44c:	1ccd      	adds	r5, r1, #3
 800a44e:	f025 0503 	bic.w	r5, r5, #3
 800a452:	3508      	adds	r5, #8
 800a454:	2d0c      	cmp	r5, #12
 800a456:	bf38      	it	cc
 800a458:	250c      	movcc	r5, #12
 800a45a:	2d00      	cmp	r5, #0
 800a45c:	4607      	mov	r7, r0
 800a45e:	db01      	blt.n	800a464 <_malloc_r+0x1c>
 800a460:	42a9      	cmp	r1, r5
 800a462:	d905      	bls.n	800a470 <_malloc_r+0x28>
 800a464:	230c      	movs	r3, #12
 800a466:	2600      	movs	r6, #0
 800a468:	603b      	str	r3, [r7, #0]
 800a46a:	4630      	mov	r0, r6
 800a46c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a470:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 800a544 <_malloc_r+0xfc>
 800a474:	f000 f868 	bl	800a548 <__malloc_lock>
 800a478:	f8d8 3000 	ldr.w	r3, [r8]
 800a47c:	461c      	mov	r4, r3
 800a47e:	bb5c      	cbnz	r4, 800a4d8 <_malloc_r+0x90>
 800a480:	4629      	mov	r1, r5
 800a482:	4638      	mov	r0, r7
 800a484:	f7ff ffc0 	bl	800a408 <sbrk_aligned>
 800a488:	1c43      	adds	r3, r0, #1
 800a48a:	4604      	mov	r4, r0
 800a48c:	d155      	bne.n	800a53a <_malloc_r+0xf2>
 800a48e:	f8d8 4000 	ldr.w	r4, [r8]
 800a492:	4626      	mov	r6, r4
 800a494:	2e00      	cmp	r6, #0
 800a496:	d145      	bne.n	800a524 <_malloc_r+0xdc>
 800a498:	2c00      	cmp	r4, #0
 800a49a:	d048      	beq.n	800a52e <_malloc_r+0xe6>
 800a49c:	6823      	ldr	r3, [r4, #0]
 800a49e:	4631      	mov	r1, r6
 800a4a0:	4638      	mov	r0, r7
 800a4a2:	eb04 0903 	add.w	r9, r4, r3
 800a4a6:	f001 ff9b 	bl	800c3e0 <_sbrk_r>
 800a4aa:	4581      	cmp	r9, r0
 800a4ac:	d13f      	bne.n	800a52e <_malloc_r+0xe6>
 800a4ae:	6821      	ldr	r1, [r4, #0]
 800a4b0:	4638      	mov	r0, r7
 800a4b2:	1a6d      	subs	r5, r5, r1
 800a4b4:	4629      	mov	r1, r5
 800a4b6:	f7ff ffa7 	bl	800a408 <sbrk_aligned>
 800a4ba:	3001      	adds	r0, #1
 800a4bc:	d037      	beq.n	800a52e <_malloc_r+0xe6>
 800a4be:	6823      	ldr	r3, [r4, #0]
 800a4c0:	442b      	add	r3, r5
 800a4c2:	6023      	str	r3, [r4, #0]
 800a4c4:	f8d8 3000 	ldr.w	r3, [r8]
 800a4c8:	2b00      	cmp	r3, #0
 800a4ca:	d038      	beq.n	800a53e <_malloc_r+0xf6>
 800a4cc:	685a      	ldr	r2, [r3, #4]
 800a4ce:	42a2      	cmp	r2, r4
 800a4d0:	d12b      	bne.n	800a52a <_malloc_r+0xe2>
 800a4d2:	2200      	movs	r2, #0
 800a4d4:	605a      	str	r2, [r3, #4]
 800a4d6:	e00f      	b.n	800a4f8 <_malloc_r+0xb0>
 800a4d8:	6822      	ldr	r2, [r4, #0]
 800a4da:	1b52      	subs	r2, r2, r5
 800a4dc:	d41f      	bmi.n	800a51e <_malloc_r+0xd6>
 800a4de:	2a0b      	cmp	r2, #11
 800a4e0:	d917      	bls.n	800a512 <_malloc_r+0xca>
 800a4e2:	1961      	adds	r1, r4, r5
 800a4e4:	42a3      	cmp	r3, r4
 800a4e6:	6025      	str	r5, [r4, #0]
 800a4e8:	bf18      	it	ne
 800a4ea:	6059      	strne	r1, [r3, #4]
 800a4ec:	6863      	ldr	r3, [r4, #4]
 800a4ee:	bf08      	it	eq
 800a4f0:	f8c8 1000 	streq.w	r1, [r8]
 800a4f4:	5162      	str	r2, [r4, r5]
 800a4f6:	604b      	str	r3, [r1, #4]
 800a4f8:	4638      	mov	r0, r7
 800a4fa:	f104 060b 	add.w	r6, r4, #11
 800a4fe:	f000 f829 	bl	800a554 <__malloc_unlock>
 800a502:	f026 0607 	bic.w	r6, r6, #7
 800a506:	1d23      	adds	r3, r4, #4
 800a508:	1af2      	subs	r2, r6, r3
 800a50a:	d0ae      	beq.n	800a46a <_malloc_r+0x22>
 800a50c:	1b9b      	subs	r3, r3, r6
 800a50e:	50a3      	str	r3, [r4, r2]
 800a510:	e7ab      	b.n	800a46a <_malloc_r+0x22>
 800a512:	42a3      	cmp	r3, r4
 800a514:	6862      	ldr	r2, [r4, #4]
 800a516:	d1dd      	bne.n	800a4d4 <_malloc_r+0x8c>
 800a518:	f8c8 2000 	str.w	r2, [r8]
 800a51c:	e7ec      	b.n	800a4f8 <_malloc_r+0xb0>
 800a51e:	4623      	mov	r3, r4
 800a520:	6864      	ldr	r4, [r4, #4]
 800a522:	e7ac      	b.n	800a47e <_malloc_r+0x36>
 800a524:	4634      	mov	r4, r6
 800a526:	6876      	ldr	r6, [r6, #4]
 800a528:	e7b4      	b.n	800a494 <_malloc_r+0x4c>
 800a52a:	4613      	mov	r3, r2
 800a52c:	e7cc      	b.n	800a4c8 <_malloc_r+0x80>
 800a52e:	230c      	movs	r3, #12
 800a530:	4638      	mov	r0, r7
 800a532:	603b      	str	r3, [r7, #0]
 800a534:	f000 f80e 	bl	800a554 <__malloc_unlock>
 800a538:	e797      	b.n	800a46a <_malloc_r+0x22>
 800a53a:	6025      	str	r5, [r4, #0]
 800a53c:	e7dc      	b.n	800a4f8 <_malloc_r+0xb0>
 800a53e:	605b      	str	r3, [r3, #4]
 800a540:	deff      	udf	#255	; 0xff
 800a542:	bf00      	nop
 800a544:	20000d3c 	.word	0x20000d3c

0800a548 <__malloc_lock>:
 800a548:	4801      	ldr	r0, [pc, #4]	; (800a550 <__malloc_lock+0x8>)
 800a54a:	f7ff b87c 	b.w	8009646 <__retarget_lock_acquire_recursive>
 800a54e:	bf00      	nop
 800a550:	20000d38 	.word	0x20000d38

0800a554 <__malloc_unlock>:
 800a554:	4801      	ldr	r0, [pc, #4]	; (800a55c <__malloc_unlock+0x8>)
 800a556:	f7ff b877 	b.w	8009648 <__retarget_lock_release_recursive>
 800a55a:	bf00      	nop
 800a55c:	20000d38 	.word	0x20000d38

0800a560 <_Balloc>:
 800a560:	b570      	push	{r4, r5, r6, lr}
 800a562:	69c6      	ldr	r6, [r0, #28]
 800a564:	4604      	mov	r4, r0
 800a566:	460d      	mov	r5, r1
 800a568:	b976      	cbnz	r6, 800a588 <_Balloc+0x28>
 800a56a:	2010      	movs	r0, #16
 800a56c:	f7ff ff44 	bl	800a3f8 <malloc>
 800a570:	4602      	mov	r2, r0
 800a572:	61e0      	str	r0, [r4, #28]
 800a574:	b920      	cbnz	r0, 800a580 <_Balloc+0x20>
 800a576:	216b      	movs	r1, #107	; 0x6b
 800a578:	4b17      	ldr	r3, [pc, #92]	; (800a5d8 <_Balloc+0x78>)
 800a57a:	4818      	ldr	r0, [pc, #96]	; (800a5dc <_Balloc+0x7c>)
 800a57c:	f001 ff46 	bl	800c40c <__assert_func>
 800a580:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800a584:	6006      	str	r6, [r0, #0]
 800a586:	60c6      	str	r6, [r0, #12]
 800a588:	69e6      	ldr	r6, [r4, #28]
 800a58a:	68f3      	ldr	r3, [r6, #12]
 800a58c:	b183      	cbz	r3, 800a5b0 <_Balloc+0x50>
 800a58e:	69e3      	ldr	r3, [r4, #28]
 800a590:	68db      	ldr	r3, [r3, #12]
 800a592:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800a596:	b9b8      	cbnz	r0, 800a5c8 <_Balloc+0x68>
 800a598:	2101      	movs	r1, #1
 800a59a:	fa01 f605 	lsl.w	r6, r1, r5
 800a59e:	1d72      	adds	r2, r6, #5
 800a5a0:	4620      	mov	r0, r4
 800a5a2:	0092      	lsls	r2, r2, #2
 800a5a4:	f001 ff50 	bl	800c448 <_calloc_r>
 800a5a8:	b160      	cbz	r0, 800a5c4 <_Balloc+0x64>
 800a5aa:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800a5ae:	e00e      	b.n	800a5ce <_Balloc+0x6e>
 800a5b0:	2221      	movs	r2, #33	; 0x21
 800a5b2:	2104      	movs	r1, #4
 800a5b4:	4620      	mov	r0, r4
 800a5b6:	f001 ff47 	bl	800c448 <_calloc_r>
 800a5ba:	69e3      	ldr	r3, [r4, #28]
 800a5bc:	60f0      	str	r0, [r6, #12]
 800a5be:	68db      	ldr	r3, [r3, #12]
 800a5c0:	2b00      	cmp	r3, #0
 800a5c2:	d1e4      	bne.n	800a58e <_Balloc+0x2e>
 800a5c4:	2000      	movs	r0, #0
 800a5c6:	bd70      	pop	{r4, r5, r6, pc}
 800a5c8:	6802      	ldr	r2, [r0, #0]
 800a5ca:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800a5ce:	2300      	movs	r3, #0
 800a5d0:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800a5d4:	e7f7      	b.n	800a5c6 <_Balloc+0x66>
 800a5d6:	bf00      	nop
 800a5d8:	0800ce3c 	.word	0x0800ce3c
 800a5dc:	0800cebc 	.word	0x0800cebc

0800a5e0 <_Bfree>:
 800a5e0:	b570      	push	{r4, r5, r6, lr}
 800a5e2:	69c6      	ldr	r6, [r0, #28]
 800a5e4:	4605      	mov	r5, r0
 800a5e6:	460c      	mov	r4, r1
 800a5e8:	b976      	cbnz	r6, 800a608 <_Bfree+0x28>
 800a5ea:	2010      	movs	r0, #16
 800a5ec:	f7ff ff04 	bl	800a3f8 <malloc>
 800a5f0:	4602      	mov	r2, r0
 800a5f2:	61e8      	str	r0, [r5, #28]
 800a5f4:	b920      	cbnz	r0, 800a600 <_Bfree+0x20>
 800a5f6:	218f      	movs	r1, #143	; 0x8f
 800a5f8:	4b08      	ldr	r3, [pc, #32]	; (800a61c <_Bfree+0x3c>)
 800a5fa:	4809      	ldr	r0, [pc, #36]	; (800a620 <_Bfree+0x40>)
 800a5fc:	f001 ff06 	bl	800c40c <__assert_func>
 800a600:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800a604:	6006      	str	r6, [r0, #0]
 800a606:	60c6      	str	r6, [r0, #12]
 800a608:	b13c      	cbz	r4, 800a61a <_Bfree+0x3a>
 800a60a:	69eb      	ldr	r3, [r5, #28]
 800a60c:	6862      	ldr	r2, [r4, #4]
 800a60e:	68db      	ldr	r3, [r3, #12]
 800a610:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800a614:	6021      	str	r1, [r4, #0]
 800a616:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800a61a:	bd70      	pop	{r4, r5, r6, pc}
 800a61c:	0800ce3c 	.word	0x0800ce3c
 800a620:	0800cebc 	.word	0x0800cebc

0800a624 <__multadd>:
 800a624:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a628:	4607      	mov	r7, r0
 800a62a:	460c      	mov	r4, r1
 800a62c:	461e      	mov	r6, r3
 800a62e:	2000      	movs	r0, #0
 800a630:	690d      	ldr	r5, [r1, #16]
 800a632:	f101 0c14 	add.w	ip, r1, #20
 800a636:	f8dc 3000 	ldr.w	r3, [ip]
 800a63a:	3001      	adds	r0, #1
 800a63c:	b299      	uxth	r1, r3
 800a63e:	fb02 6101 	mla	r1, r2, r1, r6
 800a642:	0c1e      	lsrs	r6, r3, #16
 800a644:	0c0b      	lsrs	r3, r1, #16
 800a646:	fb02 3306 	mla	r3, r2, r6, r3
 800a64a:	b289      	uxth	r1, r1
 800a64c:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800a650:	4285      	cmp	r5, r0
 800a652:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800a656:	f84c 1b04 	str.w	r1, [ip], #4
 800a65a:	dcec      	bgt.n	800a636 <__multadd+0x12>
 800a65c:	b30e      	cbz	r6, 800a6a2 <__multadd+0x7e>
 800a65e:	68a3      	ldr	r3, [r4, #8]
 800a660:	42ab      	cmp	r3, r5
 800a662:	dc19      	bgt.n	800a698 <__multadd+0x74>
 800a664:	6861      	ldr	r1, [r4, #4]
 800a666:	4638      	mov	r0, r7
 800a668:	3101      	adds	r1, #1
 800a66a:	f7ff ff79 	bl	800a560 <_Balloc>
 800a66e:	4680      	mov	r8, r0
 800a670:	b928      	cbnz	r0, 800a67e <__multadd+0x5a>
 800a672:	4602      	mov	r2, r0
 800a674:	21ba      	movs	r1, #186	; 0xba
 800a676:	4b0c      	ldr	r3, [pc, #48]	; (800a6a8 <__multadd+0x84>)
 800a678:	480c      	ldr	r0, [pc, #48]	; (800a6ac <__multadd+0x88>)
 800a67a:	f001 fec7 	bl	800c40c <__assert_func>
 800a67e:	6922      	ldr	r2, [r4, #16]
 800a680:	f104 010c 	add.w	r1, r4, #12
 800a684:	3202      	adds	r2, #2
 800a686:	0092      	lsls	r2, r2, #2
 800a688:	300c      	adds	r0, #12
 800a68a:	f7fe ffec 	bl	8009666 <memcpy>
 800a68e:	4621      	mov	r1, r4
 800a690:	4638      	mov	r0, r7
 800a692:	f7ff ffa5 	bl	800a5e0 <_Bfree>
 800a696:	4644      	mov	r4, r8
 800a698:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800a69c:	3501      	adds	r5, #1
 800a69e:	615e      	str	r6, [r3, #20]
 800a6a0:	6125      	str	r5, [r4, #16]
 800a6a2:	4620      	mov	r0, r4
 800a6a4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a6a8:	0800ceab 	.word	0x0800ceab
 800a6ac:	0800cebc 	.word	0x0800cebc

0800a6b0 <__s2b>:
 800a6b0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a6b4:	4615      	mov	r5, r2
 800a6b6:	2209      	movs	r2, #9
 800a6b8:	461f      	mov	r7, r3
 800a6ba:	3308      	adds	r3, #8
 800a6bc:	460c      	mov	r4, r1
 800a6be:	fb93 f3f2 	sdiv	r3, r3, r2
 800a6c2:	4606      	mov	r6, r0
 800a6c4:	2201      	movs	r2, #1
 800a6c6:	2100      	movs	r1, #0
 800a6c8:	429a      	cmp	r2, r3
 800a6ca:	db09      	blt.n	800a6e0 <__s2b+0x30>
 800a6cc:	4630      	mov	r0, r6
 800a6ce:	f7ff ff47 	bl	800a560 <_Balloc>
 800a6d2:	b940      	cbnz	r0, 800a6e6 <__s2b+0x36>
 800a6d4:	4602      	mov	r2, r0
 800a6d6:	21d3      	movs	r1, #211	; 0xd3
 800a6d8:	4b18      	ldr	r3, [pc, #96]	; (800a73c <__s2b+0x8c>)
 800a6da:	4819      	ldr	r0, [pc, #100]	; (800a740 <__s2b+0x90>)
 800a6dc:	f001 fe96 	bl	800c40c <__assert_func>
 800a6e0:	0052      	lsls	r2, r2, #1
 800a6e2:	3101      	adds	r1, #1
 800a6e4:	e7f0      	b.n	800a6c8 <__s2b+0x18>
 800a6e6:	9b08      	ldr	r3, [sp, #32]
 800a6e8:	2d09      	cmp	r5, #9
 800a6ea:	6143      	str	r3, [r0, #20]
 800a6ec:	f04f 0301 	mov.w	r3, #1
 800a6f0:	6103      	str	r3, [r0, #16]
 800a6f2:	dd16      	ble.n	800a722 <__s2b+0x72>
 800a6f4:	f104 0909 	add.w	r9, r4, #9
 800a6f8:	46c8      	mov	r8, r9
 800a6fa:	442c      	add	r4, r5
 800a6fc:	f818 3b01 	ldrb.w	r3, [r8], #1
 800a700:	4601      	mov	r1, r0
 800a702:	220a      	movs	r2, #10
 800a704:	4630      	mov	r0, r6
 800a706:	3b30      	subs	r3, #48	; 0x30
 800a708:	f7ff ff8c 	bl	800a624 <__multadd>
 800a70c:	45a0      	cmp	r8, r4
 800a70e:	d1f5      	bne.n	800a6fc <__s2b+0x4c>
 800a710:	f1a5 0408 	sub.w	r4, r5, #8
 800a714:	444c      	add	r4, r9
 800a716:	1b2d      	subs	r5, r5, r4
 800a718:	1963      	adds	r3, r4, r5
 800a71a:	42bb      	cmp	r3, r7
 800a71c:	db04      	blt.n	800a728 <__s2b+0x78>
 800a71e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a722:	2509      	movs	r5, #9
 800a724:	340a      	adds	r4, #10
 800a726:	e7f6      	b.n	800a716 <__s2b+0x66>
 800a728:	f814 3b01 	ldrb.w	r3, [r4], #1
 800a72c:	4601      	mov	r1, r0
 800a72e:	220a      	movs	r2, #10
 800a730:	4630      	mov	r0, r6
 800a732:	3b30      	subs	r3, #48	; 0x30
 800a734:	f7ff ff76 	bl	800a624 <__multadd>
 800a738:	e7ee      	b.n	800a718 <__s2b+0x68>
 800a73a:	bf00      	nop
 800a73c:	0800ceab 	.word	0x0800ceab
 800a740:	0800cebc 	.word	0x0800cebc

0800a744 <__hi0bits>:
 800a744:	0c02      	lsrs	r2, r0, #16
 800a746:	0412      	lsls	r2, r2, #16
 800a748:	4603      	mov	r3, r0
 800a74a:	b9ca      	cbnz	r2, 800a780 <__hi0bits+0x3c>
 800a74c:	0403      	lsls	r3, r0, #16
 800a74e:	2010      	movs	r0, #16
 800a750:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 800a754:	bf04      	itt	eq
 800a756:	021b      	lsleq	r3, r3, #8
 800a758:	3008      	addeq	r0, #8
 800a75a:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 800a75e:	bf04      	itt	eq
 800a760:	011b      	lsleq	r3, r3, #4
 800a762:	3004      	addeq	r0, #4
 800a764:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 800a768:	bf04      	itt	eq
 800a76a:	009b      	lsleq	r3, r3, #2
 800a76c:	3002      	addeq	r0, #2
 800a76e:	2b00      	cmp	r3, #0
 800a770:	db05      	blt.n	800a77e <__hi0bits+0x3a>
 800a772:	f013 4f80 	tst.w	r3, #1073741824	; 0x40000000
 800a776:	f100 0001 	add.w	r0, r0, #1
 800a77a:	bf08      	it	eq
 800a77c:	2020      	moveq	r0, #32
 800a77e:	4770      	bx	lr
 800a780:	2000      	movs	r0, #0
 800a782:	e7e5      	b.n	800a750 <__hi0bits+0xc>

0800a784 <__lo0bits>:
 800a784:	6803      	ldr	r3, [r0, #0]
 800a786:	4602      	mov	r2, r0
 800a788:	f013 0007 	ands.w	r0, r3, #7
 800a78c:	d00b      	beq.n	800a7a6 <__lo0bits+0x22>
 800a78e:	07d9      	lsls	r1, r3, #31
 800a790:	d421      	bmi.n	800a7d6 <__lo0bits+0x52>
 800a792:	0798      	lsls	r0, r3, #30
 800a794:	bf49      	itett	mi
 800a796:	085b      	lsrmi	r3, r3, #1
 800a798:	089b      	lsrpl	r3, r3, #2
 800a79a:	2001      	movmi	r0, #1
 800a79c:	6013      	strmi	r3, [r2, #0]
 800a79e:	bf5c      	itt	pl
 800a7a0:	2002      	movpl	r0, #2
 800a7a2:	6013      	strpl	r3, [r2, #0]
 800a7a4:	4770      	bx	lr
 800a7a6:	b299      	uxth	r1, r3
 800a7a8:	b909      	cbnz	r1, 800a7ae <__lo0bits+0x2a>
 800a7aa:	2010      	movs	r0, #16
 800a7ac:	0c1b      	lsrs	r3, r3, #16
 800a7ae:	b2d9      	uxtb	r1, r3
 800a7b0:	b909      	cbnz	r1, 800a7b6 <__lo0bits+0x32>
 800a7b2:	3008      	adds	r0, #8
 800a7b4:	0a1b      	lsrs	r3, r3, #8
 800a7b6:	0719      	lsls	r1, r3, #28
 800a7b8:	bf04      	itt	eq
 800a7ba:	091b      	lsreq	r3, r3, #4
 800a7bc:	3004      	addeq	r0, #4
 800a7be:	0799      	lsls	r1, r3, #30
 800a7c0:	bf04      	itt	eq
 800a7c2:	089b      	lsreq	r3, r3, #2
 800a7c4:	3002      	addeq	r0, #2
 800a7c6:	07d9      	lsls	r1, r3, #31
 800a7c8:	d403      	bmi.n	800a7d2 <__lo0bits+0x4e>
 800a7ca:	085b      	lsrs	r3, r3, #1
 800a7cc:	f100 0001 	add.w	r0, r0, #1
 800a7d0:	d003      	beq.n	800a7da <__lo0bits+0x56>
 800a7d2:	6013      	str	r3, [r2, #0]
 800a7d4:	4770      	bx	lr
 800a7d6:	2000      	movs	r0, #0
 800a7d8:	4770      	bx	lr
 800a7da:	2020      	movs	r0, #32
 800a7dc:	4770      	bx	lr
	...

0800a7e0 <__i2b>:
 800a7e0:	b510      	push	{r4, lr}
 800a7e2:	460c      	mov	r4, r1
 800a7e4:	2101      	movs	r1, #1
 800a7e6:	f7ff febb 	bl	800a560 <_Balloc>
 800a7ea:	4602      	mov	r2, r0
 800a7ec:	b928      	cbnz	r0, 800a7fa <__i2b+0x1a>
 800a7ee:	f240 1145 	movw	r1, #325	; 0x145
 800a7f2:	4b04      	ldr	r3, [pc, #16]	; (800a804 <__i2b+0x24>)
 800a7f4:	4804      	ldr	r0, [pc, #16]	; (800a808 <__i2b+0x28>)
 800a7f6:	f001 fe09 	bl	800c40c <__assert_func>
 800a7fa:	2301      	movs	r3, #1
 800a7fc:	6144      	str	r4, [r0, #20]
 800a7fe:	6103      	str	r3, [r0, #16]
 800a800:	bd10      	pop	{r4, pc}
 800a802:	bf00      	nop
 800a804:	0800ceab 	.word	0x0800ceab
 800a808:	0800cebc 	.word	0x0800cebc

0800a80c <__multiply>:
 800a80c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a810:	4691      	mov	r9, r2
 800a812:	690a      	ldr	r2, [r1, #16]
 800a814:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800a818:	460c      	mov	r4, r1
 800a81a:	429a      	cmp	r2, r3
 800a81c:	bfbe      	ittt	lt
 800a81e:	460b      	movlt	r3, r1
 800a820:	464c      	movlt	r4, r9
 800a822:	4699      	movlt	r9, r3
 800a824:	6927      	ldr	r7, [r4, #16]
 800a826:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800a82a:	68a3      	ldr	r3, [r4, #8]
 800a82c:	6861      	ldr	r1, [r4, #4]
 800a82e:	eb07 060a 	add.w	r6, r7, sl
 800a832:	42b3      	cmp	r3, r6
 800a834:	b085      	sub	sp, #20
 800a836:	bfb8      	it	lt
 800a838:	3101      	addlt	r1, #1
 800a83a:	f7ff fe91 	bl	800a560 <_Balloc>
 800a83e:	b930      	cbnz	r0, 800a84e <__multiply+0x42>
 800a840:	4602      	mov	r2, r0
 800a842:	f44f 71b1 	mov.w	r1, #354	; 0x162
 800a846:	4b43      	ldr	r3, [pc, #268]	; (800a954 <__multiply+0x148>)
 800a848:	4843      	ldr	r0, [pc, #268]	; (800a958 <__multiply+0x14c>)
 800a84a:	f001 fddf 	bl	800c40c <__assert_func>
 800a84e:	f100 0514 	add.w	r5, r0, #20
 800a852:	462b      	mov	r3, r5
 800a854:	2200      	movs	r2, #0
 800a856:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800a85a:	4543      	cmp	r3, r8
 800a85c:	d321      	bcc.n	800a8a2 <__multiply+0x96>
 800a85e:	f104 0314 	add.w	r3, r4, #20
 800a862:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 800a866:	f109 0314 	add.w	r3, r9, #20
 800a86a:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 800a86e:	9202      	str	r2, [sp, #8]
 800a870:	1b3a      	subs	r2, r7, r4
 800a872:	3a15      	subs	r2, #21
 800a874:	f022 0203 	bic.w	r2, r2, #3
 800a878:	3204      	adds	r2, #4
 800a87a:	f104 0115 	add.w	r1, r4, #21
 800a87e:	428f      	cmp	r7, r1
 800a880:	bf38      	it	cc
 800a882:	2204      	movcc	r2, #4
 800a884:	9201      	str	r2, [sp, #4]
 800a886:	9a02      	ldr	r2, [sp, #8]
 800a888:	9303      	str	r3, [sp, #12]
 800a88a:	429a      	cmp	r2, r3
 800a88c:	d80c      	bhi.n	800a8a8 <__multiply+0x9c>
 800a88e:	2e00      	cmp	r6, #0
 800a890:	dd03      	ble.n	800a89a <__multiply+0x8e>
 800a892:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800a896:	2b00      	cmp	r3, #0
 800a898:	d05a      	beq.n	800a950 <__multiply+0x144>
 800a89a:	6106      	str	r6, [r0, #16]
 800a89c:	b005      	add	sp, #20
 800a89e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a8a2:	f843 2b04 	str.w	r2, [r3], #4
 800a8a6:	e7d8      	b.n	800a85a <__multiply+0x4e>
 800a8a8:	f8b3 a000 	ldrh.w	sl, [r3]
 800a8ac:	f1ba 0f00 	cmp.w	sl, #0
 800a8b0:	d023      	beq.n	800a8fa <__multiply+0xee>
 800a8b2:	46a9      	mov	r9, r5
 800a8b4:	f04f 0c00 	mov.w	ip, #0
 800a8b8:	f104 0e14 	add.w	lr, r4, #20
 800a8bc:	f85e 2b04 	ldr.w	r2, [lr], #4
 800a8c0:	f8d9 1000 	ldr.w	r1, [r9]
 800a8c4:	fa1f fb82 	uxth.w	fp, r2
 800a8c8:	b289      	uxth	r1, r1
 800a8ca:	fb0a 110b 	mla	r1, sl, fp, r1
 800a8ce:	4461      	add	r1, ip
 800a8d0:	f8d9 c000 	ldr.w	ip, [r9]
 800a8d4:	0c12      	lsrs	r2, r2, #16
 800a8d6:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
 800a8da:	fb0a c202 	mla	r2, sl, r2, ip
 800a8de:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800a8e2:	b289      	uxth	r1, r1
 800a8e4:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800a8e8:	4577      	cmp	r7, lr
 800a8ea:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800a8ee:	f849 1b04 	str.w	r1, [r9], #4
 800a8f2:	d8e3      	bhi.n	800a8bc <__multiply+0xb0>
 800a8f4:	9a01      	ldr	r2, [sp, #4]
 800a8f6:	f845 c002 	str.w	ip, [r5, r2]
 800a8fa:	9a03      	ldr	r2, [sp, #12]
 800a8fc:	3304      	adds	r3, #4
 800a8fe:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800a902:	f1b9 0f00 	cmp.w	r9, #0
 800a906:	d021      	beq.n	800a94c <__multiply+0x140>
 800a908:	46ae      	mov	lr, r5
 800a90a:	f04f 0a00 	mov.w	sl, #0
 800a90e:	6829      	ldr	r1, [r5, #0]
 800a910:	f104 0c14 	add.w	ip, r4, #20
 800a914:	f8bc b000 	ldrh.w	fp, [ip]
 800a918:	f8be 2002 	ldrh.w	r2, [lr, #2]
 800a91c:	b289      	uxth	r1, r1
 800a91e:	fb09 220b 	mla	r2, r9, fp, r2
 800a922:	4452      	add	r2, sl
 800a924:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800a928:	f84e 1b04 	str.w	r1, [lr], #4
 800a92c:	f85c 1b04 	ldr.w	r1, [ip], #4
 800a930:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800a934:	f8be 1000 	ldrh.w	r1, [lr]
 800a938:	4567      	cmp	r7, ip
 800a93a:	fb09 110a 	mla	r1, r9, sl, r1
 800a93e:	eb01 4112 	add.w	r1, r1, r2, lsr #16
 800a942:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800a946:	d8e5      	bhi.n	800a914 <__multiply+0x108>
 800a948:	9a01      	ldr	r2, [sp, #4]
 800a94a:	50a9      	str	r1, [r5, r2]
 800a94c:	3504      	adds	r5, #4
 800a94e:	e79a      	b.n	800a886 <__multiply+0x7a>
 800a950:	3e01      	subs	r6, #1
 800a952:	e79c      	b.n	800a88e <__multiply+0x82>
 800a954:	0800ceab 	.word	0x0800ceab
 800a958:	0800cebc 	.word	0x0800cebc

0800a95c <__pow5mult>:
 800a95c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a960:	4615      	mov	r5, r2
 800a962:	f012 0203 	ands.w	r2, r2, #3
 800a966:	4606      	mov	r6, r0
 800a968:	460f      	mov	r7, r1
 800a96a:	d007      	beq.n	800a97c <__pow5mult+0x20>
 800a96c:	4c25      	ldr	r4, [pc, #148]	; (800aa04 <__pow5mult+0xa8>)
 800a96e:	3a01      	subs	r2, #1
 800a970:	2300      	movs	r3, #0
 800a972:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800a976:	f7ff fe55 	bl	800a624 <__multadd>
 800a97a:	4607      	mov	r7, r0
 800a97c:	10ad      	asrs	r5, r5, #2
 800a97e:	d03d      	beq.n	800a9fc <__pow5mult+0xa0>
 800a980:	69f4      	ldr	r4, [r6, #28]
 800a982:	b97c      	cbnz	r4, 800a9a4 <__pow5mult+0x48>
 800a984:	2010      	movs	r0, #16
 800a986:	f7ff fd37 	bl	800a3f8 <malloc>
 800a98a:	4602      	mov	r2, r0
 800a98c:	61f0      	str	r0, [r6, #28]
 800a98e:	b928      	cbnz	r0, 800a99c <__pow5mult+0x40>
 800a990:	f240 11b3 	movw	r1, #435	; 0x1b3
 800a994:	4b1c      	ldr	r3, [pc, #112]	; (800aa08 <__pow5mult+0xac>)
 800a996:	481d      	ldr	r0, [pc, #116]	; (800aa0c <__pow5mult+0xb0>)
 800a998:	f001 fd38 	bl	800c40c <__assert_func>
 800a99c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800a9a0:	6004      	str	r4, [r0, #0]
 800a9a2:	60c4      	str	r4, [r0, #12]
 800a9a4:	f8d6 801c 	ldr.w	r8, [r6, #28]
 800a9a8:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800a9ac:	b94c      	cbnz	r4, 800a9c2 <__pow5mult+0x66>
 800a9ae:	f240 2171 	movw	r1, #625	; 0x271
 800a9b2:	4630      	mov	r0, r6
 800a9b4:	f7ff ff14 	bl	800a7e0 <__i2b>
 800a9b8:	2300      	movs	r3, #0
 800a9ba:	4604      	mov	r4, r0
 800a9bc:	f8c8 0008 	str.w	r0, [r8, #8]
 800a9c0:	6003      	str	r3, [r0, #0]
 800a9c2:	f04f 0900 	mov.w	r9, #0
 800a9c6:	07eb      	lsls	r3, r5, #31
 800a9c8:	d50a      	bpl.n	800a9e0 <__pow5mult+0x84>
 800a9ca:	4639      	mov	r1, r7
 800a9cc:	4622      	mov	r2, r4
 800a9ce:	4630      	mov	r0, r6
 800a9d0:	f7ff ff1c 	bl	800a80c <__multiply>
 800a9d4:	4680      	mov	r8, r0
 800a9d6:	4639      	mov	r1, r7
 800a9d8:	4630      	mov	r0, r6
 800a9da:	f7ff fe01 	bl	800a5e0 <_Bfree>
 800a9de:	4647      	mov	r7, r8
 800a9e0:	106d      	asrs	r5, r5, #1
 800a9e2:	d00b      	beq.n	800a9fc <__pow5mult+0xa0>
 800a9e4:	6820      	ldr	r0, [r4, #0]
 800a9e6:	b938      	cbnz	r0, 800a9f8 <__pow5mult+0x9c>
 800a9e8:	4622      	mov	r2, r4
 800a9ea:	4621      	mov	r1, r4
 800a9ec:	4630      	mov	r0, r6
 800a9ee:	f7ff ff0d 	bl	800a80c <__multiply>
 800a9f2:	6020      	str	r0, [r4, #0]
 800a9f4:	f8c0 9000 	str.w	r9, [r0]
 800a9f8:	4604      	mov	r4, r0
 800a9fa:	e7e4      	b.n	800a9c6 <__pow5mult+0x6a>
 800a9fc:	4638      	mov	r0, r7
 800a9fe:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800aa02:	bf00      	nop
 800aa04:	0800d008 	.word	0x0800d008
 800aa08:	0800ce3c 	.word	0x0800ce3c
 800aa0c:	0800cebc 	.word	0x0800cebc

0800aa10 <__lshift>:
 800aa10:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800aa14:	460c      	mov	r4, r1
 800aa16:	4607      	mov	r7, r0
 800aa18:	4691      	mov	r9, r2
 800aa1a:	6923      	ldr	r3, [r4, #16]
 800aa1c:	6849      	ldr	r1, [r1, #4]
 800aa1e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800aa22:	68a3      	ldr	r3, [r4, #8]
 800aa24:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800aa28:	f108 0601 	add.w	r6, r8, #1
 800aa2c:	42b3      	cmp	r3, r6
 800aa2e:	db0b      	blt.n	800aa48 <__lshift+0x38>
 800aa30:	4638      	mov	r0, r7
 800aa32:	f7ff fd95 	bl	800a560 <_Balloc>
 800aa36:	4605      	mov	r5, r0
 800aa38:	b948      	cbnz	r0, 800aa4e <__lshift+0x3e>
 800aa3a:	4602      	mov	r2, r0
 800aa3c:	f44f 71ef 	mov.w	r1, #478	; 0x1de
 800aa40:	4b27      	ldr	r3, [pc, #156]	; (800aae0 <__lshift+0xd0>)
 800aa42:	4828      	ldr	r0, [pc, #160]	; (800aae4 <__lshift+0xd4>)
 800aa44:	f001 fce2 	bl	800c40c <__assert_func>
 800aa48:	3101      	adds	r1, #1
 800aa4a:	005b      	lsls	r3, r3, #1
 800aa4c:	e7ee      	b.n	800aa2c <__lshift+0x1c>
 800aa4e:	2300      	movs	r3, #0
 800aa50:	f100 0114 	add.w	r1, r0, #20
 800aa54:	f100 0210 	add.w	r2, r0, #16
 800aa58:	4618      	mov	r0, r3
 800aa5a:	4553      	cmp	r3, sl
 800aa5c:	db33      	blt.n	800aac6 <__lshift+0xb6>
 800aa5e:	6920      	ldr	r0, [r4, #16]
 800aa60:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800aa64:	f104 0314 	add.w	r3, r4, #20
 800aa68:	f019 091f 	ands.w	r9, r9, #31
 800aa6c:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800aa70:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800aa74:	d02b      	beq.n	800aace <__lshift+0xbe>
 800aa76:	468a      	mov	sl, r1
 800aa78:	2200      	movs	r2, #0
 800aa7a:	f1c9 0e20 	rsb	lr, r9, #32
 800aa7e:	6818      	ldr	r0, [r3, #0]
 800aa80:	fa00 f009 	lsl.w	r0, r0, r9
 800aa84:	4310      	orrs	r0, r2
 800aa86:	f84a 0b04 	str.w	r0, [sl], #4
 800aa8a:	f853 2b04 	ldr.w	r2, [r3], #4
 800aa8e:	459c      	cmp	ip, r3
 800aa90:	fa22 f20e 	lsr.w	r2, r2, lr
 800aa94:	d8f3      	bhi.n	800aa7e <__lshift+0x6e>
 800aa96:	ebac 0304 	sub.w	r3, ip, r4
 800aa9a:	3b15      	subs	r3, #21
 800aa9c:	f023 0303 	bic.w	r3, r3, #3
 800aaa0:	3304      	adds	r3, #4
 800aaa2:	f104 0015 	add.w	r0, r4, #21
 800aaa6:	4584      	cmp	ip, r0
 800aaa8:	bf38      	it	cc
 800aaaa:	2304      	movcc	r3, #4
 800aaac:	50ca      	str	r2, [r1, r3]
 800aaae:	b10a      	cbz	r2, 800aab4 <__lshift+0xa4>
 800aab0:	f108 0602 	add.w	r6, r8, #2
 800aab4:	3e01      	subs	r6, #1
 800aab6:	4638      	mov	r0, r7
 800aab8:	4621      	mov	r1, r4
 800aaba:	612e      	str	r6, [r5, #16]
 800aabc:	f7ff fd90 	bl	800a5e0 <_Bfree>
 800aac0:	4628      	mov	r0, r5
 800aac2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800aac6:	f842 0f04 	str.w	r0, [r2, #4]!
 800aaca:	3301      	adds	r3, #1
 800aacc:	e7c5      	b.n	800aa5a <__lshift+0x4a>
 800aace:	3904      	subs	r1, #4
 800aad0:	f853 2b04 	ldr.w	r2, [r3], #4
 800aad4:	459c      	cmp	ip, r3
 800aad6:	f841 2f04 	str.w	r2, [r1, #4]!
 800aada:	d8f9      	bhi.n	800aad0 <__lshift+0xc0>
 800aadc:	e7ea      	b.n	800aab4 <__lshift+0xa4>
 800aade:	bf00      	nop
 800aae0:	0800ceab 	.word	0x0800ceab
 800aae4:	0800cebc 	.word	0x0800cebc

0800aae8 <__mcmp>:
 800aae8:	4603      	mov	r3, r0
 800aaea:	690a      	ldr	r2, [r1, #16]
 800aaec:	6900      	ldr	r0, [r0, #16]
 800aaee:	b530      	push	{r4, r5, lr}
 800aaf0:	1a80      	subs	r0, r0, r2
 800aaf2:	d10d      	bne.n	800ab10 <__mcmp+0x28>
 800aaf4:	3314      	adds	r3, #20
 800aaf6:	3114      	adds	r1, #20
 800aaf8:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800aafc:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800ab00:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800ab04:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800ab08:	4295      	cmp	r5, r2
 800ab0a:	d002      	beq.n	800ab12 <__mcmp+0x2a>
 800ab0c:	d304      	bcc.n	800ab18 <__mcmp+0x30>
 800ab0e:	2001      	movs	r0, #1
 800ab10:	bd30      	pop	{r4, r5, pc}
 800ab12:	42a3      	cmp	r3, r4
 800ab14:	d3f4      	bcc.n	800ab00 <__mcmp+0x18>
 800ab16:	e7fb      	b.n	800ab10 <__mcmp+0x28>
 800ab18:	f04f 30ff 	mov.w	r0, #4294967295
 800ab1c:	e7f8      	b.n	800ab10 <__mcmp+0x28>
	...

0800ab20 <__mdiff>:
 800ab20:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ab24:	460d      	mov	r5, r1
 800ab26:	4607      	mov	r7, r0
 800ab28:	4611      	mov	r1, r2
 800ab2a:	4628      	mov	r0, r5
 800ab2c:	4614      	mov	r4, r2
 800ab2e:	f7ff ffdb 	bl	800aae8 <__mcmp>
 800ab32:	1e06      	subs	r6, r0, #0
 800ab34:	d111      	bne.n	800ab5a <__mdiff+0x3a>
 800ab36:	4631      	mov	r1, r6
 800ab38:	4638      	mov	r0, r7
 800ab3a:	f7ff fd11 	bl	800a560 <_Balloc>
 800ab3e:	4602      	mov	r2, r0
 800ab40:	b928      	cbnz	r0, 800ab4e <__mdiff+0x2e>
 800ab42:	f240 2137 	movw	r1, #567	; 0x237
 800ab46:	4b3a      	ldr	r3, [pc, #232]	; (800ac30 <__mdiff+0x110>)
 800ab48:	483a      	ldr	r0, [pc, #232]	; (800ac34 <__mdiff+0x114>)
 800ab4a:	f001 fc5f 	bl	800c40c <__assert_func>
 800ab4e:	2301      	movs	r3, #1
 800ab50:	e9c0 3604 	strd	r3, r6, [r0, #16]
 800ab54:	4610      	mov	r0, r2
 800ab56:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ab5a:	bfa4      	itt	ge
 800ab5c:	4623      	movge	r3, r4
 800ab5e:	462c      	movge	r4, r5
 800ab60:	4638      	mov	r0, r7
 800ab62:	6861      	ldr	r1, [r4, #4]
 800ab64:	bfa6      	itte	ge
 800ab66:	461d      	movge	r5, r3
 800ab68:	2600      	movge	r6, #0
 800ab6a:	2601      	movlt	r6, #1
 800ab6c:	f7ff fcf8 	bl	800a560 <_Balloc>
 800ab70:	4602      	mov	r2, r0
 800ab72:	b918      	cbnz	r0, 800ab7c <__mdiff+0x5c>
 800ab74:	f240 2145 	movw	r1, #581	; 0x245
 800ab78:	4b2d      	ldr	r3, [pc, #180]	; (800ac30 <__mdiff+0x110>)
 800ab7a:	e7e5      	b.n	800ab48 <__mdiff+0x28>
 800ab7c:	f102 0814 	add.w	r8, r2, #20
 800ab80:	46c2      	mov	sl, r8
 800ab82:	f04f 0c00 	mov.w	ip, #0
 800ab86:	6927      	ldr	r7, [r4, #16]
 800ab88:	60c6      	str	r6, [r0, #12]
 800ab8a:	692e      	ldr	r6, [r5, #16]
 800ab8c:	f104 0014 	add.w	r0, r4, #20
 800ab90:	f105 0914 	add.w	r9, r5, #20
 800ab94:	eb00 0e87 	add.w	lr, r0, r7, lsl #2
 800ab98:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800ab9c:	3410      	adds	r4, #16
 800ab9e:	f854 bf04 	ldr.w	fp, [r4, #4]!
 800aba2:	f859 3b04 	ldr.w	r3, [r9], #4
 800aba6:	fa1f f18b 	uxth.w	r1, fp
 800abaa:	4461      	add	r1, ip
 800abac:	fa1f fc83 	uxth.w	ip, r3
 800abb0:	0c1b      	lsrs	r3, r3, #16
 800abb2:	eba1 010c 	sub.w	r1, r1, ip
 800abb6:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800abba:	eb03 4321 	add.w	r3, r3, r1, asr #16
 800abbe:	b289      	uxth	r1, r1
 800abc0:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800abc4:	454e      	cmp	r6, r9
 800abc6:	ea4f 4c23 	mov.w	ip, r3, asr #16
 800abca:	f84a 1b04 	str.w	r1, [sl], #4
 800abce:	d8e6      	bhi.n	800ab9e <__mdiff+0x7e>
 800abd0:	1b73      	subs	r3, r6, r5
 800abd2:	3b15      	subs	r3, #21
 800abd4:	f023 0303 	bic.w	r3, r3, #3
 800abd8:	3515      	adds	r5, #21
 800abda:	3304      	adds	r3, #4
 800abdc:	42ae      	cmp	r6, r5
 800abde:	bf38      	it	cc
 800abe0:	2304      	movcc	r3, #4
 800abe2:	4418      	add	r0, r3
 800abe4:	4443      	add	r3, r8
 800abe6:	461e      	mov	r6, r3
 800abe8:	4605      	mov	r5, r0
 800abea:	4575      	cmp	r5, lr
 800abec:	d30e      	bcc.n	800ac0c <__mdiff+0xec>
 800abee:	f10e 0103 	add.w	r1, lr, #3
 800abf2:	1a09      	subs	r1, r1, r0
 800abf4:	f021 0103 	bic.w	r1, r1, #3
 800abf8:	3803      	subs	r0, #3
 800abfa:	4586      	cmp	lr, r0
 800abfc:	bf38      	it	cc
 800abfe:	2100      	movcc	r1, #0
 800ac00:	440b      	add	r3, r1
 800ac02:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800ac06:	b189      	cbz	r1, 800ac2c <__mdiff+0x10c>
 800ac08:	6117      	str	r7, [r2, #16]
 800ac0a:	e7a3      	b.n	800ab54 <__mdiff+0x34>
 800ac0c:	f855 8b04 	ldr.w	r8, [r5], #4
 800ac10:	fa1f f188 	uxth.w	r1, r8
 800ac14:	4461      	add	r1, ip
 800ac16:	140c      	asrs	r4, r1, #16
 800ac18:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 800ac1c:	b289      	uxth	r1, r1
 800ac1e:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 800ac22:	ea4f 4c24 	mov.w	ip, r4, asr #16
 800ac26:	f846 1b04 	str.w	r1, [r6], #4
 800ac2a:	e7de      	b.n	800abea <__mdiff+0xca>
 800ac2c:	3f01      	subs	r7, #1
 800ac2e:	e7e8      	b.n	800ac02 <__mdiff+0xe2>
 800ac30:	0800ceab 	.word	0x0800ceab
 800ac34:	0800cebc 	.word	0x0800cebc

0800ac38 <__ulp>:
 800ac38:	4b0e      	ldr	r3, [pc, #56]	; (800ac74 <__ulp+0x3c>)
 800ac3a:	400b      	ands	r3, r1
 800ac3c:	f1a3 7350 	sub.w	r3, r3, #54525952	; 0x3400000
 800ac40:	2b00      	cmp	r3, #0
 800ac42:	dc08      	bgt.n	800ac56 <__ulp+0x1e>
 800ac44:	425b      	negs	r3, r3
 800ac46:	f1b3 7fa0 	cmp.w	r3, #20971520	; 0x1400000
 800ac4a:	ea4f 5223 	mov.w	r2, r3, asr #20
 800ac4e:	da04      	bge.n	800ac5a <__ulp+0x22>
 800ac50:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 800ac54:	4113      	asrs	r3, r2
 800ac56:	2200      	movs	r2, #0
 800ac58:	e008      	b.n	800ac6c <__ulp+0x34>
 800ac5a:	f1a2 0314 	sub.w	r3, r2, #20
 800ac5e:	2b1e      	cmp	r3, #30
 800ac60:	bfd6      	itet	le
 800ac62:	f04f 4200 	movle.w	r2, #2147483648	; 0x80000000
 800ac66:	2201      	movgt	r2, #1
 800ac68:	40da      	lsrle	r2, r3
 800ac6a:	2300      	movs	r3, #0
 800ac6c:	4619      	mov	r1, r3
 800ac6e:	4610      	mov	r0, r2
 800ac70:	4770      	bx	lr
 800ac72:	bf00      	nop
 800ac74:	7ff00000 	.word	0x7ff00000

0800ac78 <__b2d>:
 800ac78:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ac7a:	6905      	ldr	r5, [r0, #16]
 800ac7c:	f100 0714 	add.w	r7, r0, #20
 800ac80:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 800ac84:	f855 4c04 	ldr.w	r4, [r5, #-4]
 800ac88:	1f2e      	subs	r6, r5, #4
 800ac8a:	4620      	mov	r0, r4
 800ac8c:	f7ff fd5a 	bl	800a744 <__hi0bits>
 800ac90:	f1c0 0220 	rsb	r2, r0, #32
 800ac94:	280a      	cmp	r0, #10
 800ac96:	4603      	mov	r3, r0
 800ac98:	f8df c068 	ldr.w	ip, [pc, #104]	; 800ad04 <__b2d+0x8c>
 800ac9c:	600a      	str	r2, [r1, #0]
 800ac9e:	dc12      	bgt.n	800acc6 <__b2d+0x4e>
 800aca0:	f1c0 0e0b 	rsb	lr, r0, #11
 800aca4:	fa24 f20e 	lsr.w	r2, r4, lr
 800aca8:	42b7      	cmp	r7, r6
 800acaa:	ea42 010c 	orr.w	r1, r2, ip
 800acae:	bf2c      	ite	cs
 800acb0:	2200      	movcs	r2, #0
 800acb2:	f855 2c08 	ldrcc.w	r2, [r5, #-8]
 800acb6:	3315      	adds	r3, #21
 800acb8:	fa04 f303 	lsl.w	r3, r4, r3
 800acbc:	fa22 f20e 	lsr.w	r2, r2, lr
 800acc0:	431a      	orrs	r2, r3
 800acc2:	4610      	mov	r0, r2
 800acc4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800acc6:	42b7      	cmp	r7, r6
 800acc8:	bf2e      	itee	cs
 800acca:	2200      	movcs	r2, #0
 800accc:	f855 2c08 	ldrcc.w	r2, [r5, #-8]
 800acd0:	f1a5 0608 	subcc.w	r6, r5, #8
 800acd4:	3b0b      	subs	r3, #11
 800acd6:	d012      	beq.n	800acfe <__b2d+0x86>
 800acd8:	f1c3 0520 	rsb	r5, r3, #32
 800acdc:	fa22 f105 	lsr.w	r1, r2, r5
 800ace0:	409c      	lsls	r4, r3
 800ace2:	430c      	orrs	r4, r1
 800ace4:	42be      	cmp	r6, r7
 800ace6:	f044 517f 	orr.w	r1, r4, #1069547520	; 0x3fc00000
 800acea:	bf94      	ite	ls
 800acec:	2400      	movls	r4, #0
 800acee:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 800acf2:	409a      	lsls	r2, r3
 800acf4:	40ec      	lsrs	r4, r5
 800acf6:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
 800acfa:	4322      	orrs	r2, r4
 800acfc:	e7e1      	b.n	800acc2 <__b2d+0x4a>
 800acfe:	ea44 010c 	orr.w	r1, r4, ip
 800ad02:	e7de      	b.n	800acc2 <__b2d+0x4a>
 800ad04:	3ff00000 	.word	0x3ff00000

0800ad08 <__d2b>:
 800ad08:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800ad0a:	2101      	movs	r1, #1
 800ad0c:	4617      	mov	r7, r2
 800ad0e:	461c      	mov	r4, r3
 800ad10:	9e08      	ldr	r6, [sp, #32]
 800ad12:	f7ff fc25 	bl	800a560 <_Balloc>
 800ad16:	4605      	mov	r5, r0
 800ad18:	b930      	cbnz	r0, 800ad28 <__d2b+0x20>
 800ad1a:	4602      	mov	r2, r0
 800ad1c:	f240 310f 	movw	r1, #783	; 0x30f
 800ad20:	4b22      	ldr	r3, [pc, #136]	; (800adac <__d2b+0xa4>)
 800ad22:	4823      	ldr	r0, [pc, #140]	; (800adb0 <__d2b+0xa8>)
 800ad24:	f001 fb72 	bl	800c40c <__assert_func>
 800ad28:	f3c4 0313 	ubfx	r3, r4, #0, #20
 800ad2c:	f3c4 540a 	ubfx	r4, r4, #20, #11
 800ad30:	bb24      	cbnz	r4, 800ad7c <__d2b+0x74>
 800ad32:	2f00      	cmp	r7, #0
 800ad34:	9301      	str	r3, [sp, #4]
 800ad36:	d026      	beq.n	800ad86 <__d2b+0x7e>
 800ad38:	4668      	mov	r0, sp
 800ad3a:	9700      	str	r7, [sp, #0]
 800ad3c:	f7ff fd22 	bl	800a784 <__lo0bits>
 800ad40:	e9dd 1200 	ldrd	r1, r2, [sp]
 800ad44:	b1e8      	cbz	r0, 800ad82 <__d2b+0x7a>
 800ad46:	f1c0 0320 	rsb	r3, r0, #32
 800ad4a:	fa02 f303 	lsl.w	r3, r2, r3
 800ad4e:	430b      	orrs	r3, r1
 800ad50:	40c2      	lsrs	r2, r0
 800ad52:	616b      	str	r3, [r5, #20]
 800ad54:	9201      	str	r2, [sp, #4]
 800ad56:	9b01      	ldr	r3, [sp, #4]
 800ad58:	2b00      	cmp	r3, #0
 800ad5a:	bf14      	ite	ne
 800ad5c:	2102      	movne	r1, #2
 800ad5e:	2101      	moveq	r1, #1
 800ad60:	61ab      	str	r3, [r5, #24]
 800ad62:	6129      	str	r1, [r5, #16]
 800ad64:	b1bc      	cbz	r4, 800ad96 <__d2b+0x8e>
 800ad66:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 800ad6a:	4404      	add	r4, r0
 800ad6c:	6034      	str	r4, [r6, #0]
 800ad6e:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800ad72:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ad74:	6018      	str	r0, [r3, #0]
 800ad76:	4628      	mov	r0, r5
 800ad78:	b003      	add	sp, #12
 800ad7a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800ad7c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800ad80:	e7d7      	b.n	800ad32 <__d2b+0x2a>
 800ad82:	6169      	str	r1, [r5, #20]
 800ad84:	e7e7      	b.n	800ad56 <__d2b+0x4e>
 800ad86:	a801      	add	r0, sp, #4
 800ad88:	f7ff fcfc 	bl	800a784 <__lo0bits>
 800ad8c:	9b01      	ldr	r3, [sp, #4]
 800ad8e:	2101      	movs	r1, #1
 800ad90:	616b      	str	r3, [r5, #20]
 800ad92:	3020      	adds	r0, #32
 800ad94:	e7e5      	b.n	800ad62 <__d2b+0x5a>
 800ad96:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800ad9a:	eb05 0381 	add.w	r3, r5, r1, lsl #2
 800ad9e:	6030      	str	r0, [r6, #0]
 800ada0:	6918      	ldr	r0, [r3, #16]
 800ada2:	f7ff fccf 	bl	800a744 <__hi0bits>
 800ada6:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 800adaa:	e7e2      	b.n	800ad72 <__d2b+0x6a>
 800adac:	0800ceab 	.word	0x0800ceab
 800adb0:	0800cebc 	.word	0x0800cebc

0800adb4 <__ratio>:
 800adb4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800adb8:	4688      	mov	r8, r1
 800adba:	4669      	mov	r1, sp
 800adbc:	4681      	mov	r9, r0
 800adbe:	f7ff ff5b 	bl	800ac78 <__b2d>
 800adc2:	460f      	mov	r7, r1
 800adc4:	4604      	mov	r4, r0
 800adc6:	460d      	mov	r5, r1
 800adc8:	4640      	mov	r0, r8
 800adca:	a901      	add	r1, sp, #4
 800adcc:	f7ff ff54 	bl	800ac78 <__b2d>
 800add0:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800add4:	f8d8 2010 	ldr.w	r2, [r8, #16]
 800add8:	468b      	mov	fp, r1
 800adda:	eba3 0c02 	sub.w	ip, r3, r2
 800adde:	e9dd 3200 	ldrd	r3, r2, [sp]
 800ade2:	1a9b      	subs	r3, r3, r2
 800ade4:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 800ade8:	2b00      	cmp	r3, #0
 800adea:	bfd5      	itete	le
 800adec:	460a      	movle	r2, r1
 800adee:	462a      	movgt	r2, r5
 800adf0:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800adf4:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 800adf8:	bfd8      	it	le
 800adfa:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 800adfe:	465b      	mov	r3, fp
 800ae00:	4602      	mov	r2, r0
 800ae02:	4639      	mov	r1, r7
 800ae04:	4620      	mov	r0, r4
 800ae06:	f7f5 fc91 	bl	800072c <__aeabi_ddiv>
 800ae0a:	b003      	add	sp, #12
 800ae0c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800ae10 <__copybits>:
 800ae10:	3901      	subs	r1, #1
 800ae12:	b570      	push	{r4, r5, r6, lr}
 800ae14:	1149      	asrs	r1, r1, #5
 800ae16:	6914      	ldr	r4, [r2, #16]
 800ae18:	3101      	adds	r1, #1
 800ae1a:	f102 0314 	add.w	r3, r2, #20
 800ae1e:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800ae22:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800ae26:	1f05      	subs	r5, r0, #4
 800ae28:	42a3      	cmp	r3, r4
 800ae2a:	d30c      	bcc.n	800ae46 <__copybits+0x36>
 800ae2c:	1aa3      	subs	r3, r4, r2
 800ae2e:	3b11      	subs	r3, #17
 800ae30:	f023 0303 	bic.w	r3, r3, #3
 800ae34:	3211      	adds	r2, #17
 800ae36:	42a2      	cmp	r2, r4
 800ae38:	bf88      	it	hi
 800ae3a:	2300      	movhi	r3, #0
 800ae3c:	4418      	add	r0, r3
 800ae3e:	2300      	movs	r3, #0
 800ae40:	4288      	cmp	r0, r1
 800ae42:	d305      	bcc.n	800ae50 <__copybits+0x40>
 800ae44:	bd70      	pop	{r4, r5, r6, pc}
 800ae46:	f853 6b04 	ldr.w	r6, [r3], #4
 800ae4a:	f845 6f04 	str.w	r6, [r5, #4]!
 800ae4e:	e7eb      	b.n	800ae28 <__copybits+0x18>
 800ae50:	f840 3b04 	str.w	r3, [r0], #4
 800ae54:	e7f4      	b.n	800ae40 <__copybits+0x30>

0800ae56 <__any_on>:
 800ae56:	f100 0214 	add.w	r2, r0, #20
 800ae5a:	6900      	ldr	r0, [r0, #16]
 800ae5c:	114b      	asrs	r3, r1, #5
 800ae5e:	4298      	cmp	r0, r3
 800ae60:	b510      	push	{r4, lr}
 800ae62:	db11      	blt.n	800ae88 <__any_on+0x32>
 800ae64:	dd0a      	ble.n	800ae7c <__any_on+0x26>
 800ae66:	f011 011f 	ands.w	r1, r1, #31
 800ae6a:	d007      	beq.n	800ae7c <__any_on+0x26>
 800ae6c:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800ae70:	fa24 f001 	lsr.w	r0, r4, r1
 800ae74:	fa00 f101 	lsl.w	r1, r0, r1
 800ae78:	428c      	cmp	r4, r1
 800ae7a:	d10b      	bne.n	800ae94 <__any_on+0x3e>
 800ae7c:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800ae80:	4293      	cmp	r3, r2
 800ae82:	d803      	bhi.n	800ae8c <__any_on+0x36>
 800ae84:	2000      	movs	r0, #0
 800ae86:	bd10      	pop	{r4, pc}
 800ae88:	4603      	mov	r3, r0
 800ae8a:	e7f7      	b.n	800ae7c <__any_on+0x26>
 800ae8c:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800ae90:	2900      	cmp	r1, #0
 800ae92:	d0f5      	beq.n	800ae80 <__any_on+0x2a>
 800ae94:	2001      	movs	r0, #1
 800ae96:	e7f6      	b.n	800ae86 <__any_on+0x30>

0800ae98 <sulp>:
 800ae98:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ae9c:	460f      	mov	r7, r1
 800ae9e:	4690      	mov	r8, r2
 800aea0:	f7ff feca 	bl	800ac38 <__ulp>
 800aea4:	4604      	mov	r4, r0
 800aea6:	460d      	mov	r5, r1
 800aea8:	f1b8 0f00 	cmp.w	r8, #0
 800aeac:	d011      	beq.n	800aed2 <sulp+0x3a>
 800aeae:	f3c7 530a 	ubfx	r3, r7, #20, #11
 800aeb2:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800aeb6:	2b00      	cmp	r3, #0
 800aeb8:	dd0b      	ble.n	800aed2 <sulp+0x3a>
 800aeba:	2400      	movs	r4, #0
 800aebc:	051b      	lsls	r3, r3, #20
 800aebe:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 800aec2:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 800aec6:	4622      	mov	r2, r4
 800aec8:	462b      	mov	r3, r5
 800aeca:	f7f5 fb05 	bl	80004d8 <__aeabi_dmul>
 800aece:	4604      	mov	r4, r0
 800aed0:	460d      	mov	r5, r1
 800aed2:	4620      	mov	r0, r4
 800aed4:	4629      	mov	r1, r5
 800aed6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800aeda:	0000      	movs	r0, r0
 800aedc:	0000      	movs	r0, r0
	...

0800aee0 <_strtod_l>:
 800aee0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800aee4:	b09f      	sub	sp, #124	; 0x7c
 800aee6:	9217      	str	r2, [sp, #92]	; 0x5c
 800aee8:	2200      	movs	r2, #0
 800aeea:	4604      	mov	r4, r0
 800aeec:	921a      	str	r2, [sp, #104]	; 0x68
 800aeee:	460d      	mov	r5, r1
 800aef0:	f04f 0800 	mov.w	r8, #0
 800aef4:	f04f 0900 	mov.w	r9, #0
 800aef8:	460a      	mov	r2, r1
 800aefa:	9219      	str	r2, [sp, #100]	; 0x64
 800aefc:	7811      	ldrb	r1, [r2, #0]
 800aefe:	292b      	cmp	r1, #43	; 0x2b
 800af00:	d04a      	beq.n	800af98 <_strtod_l+0xb8>
 800af02:	d838      	bhi.n	800af76 <_strtod_l+0x96>
 800af04:	290d      	cmp	r1, #13
 800af06:	d832      	bhi.n	800af6e <_strtod_l+0x8e>
 800af08:	2908      	cmp	r1, #8
 800af0a:	d832      	bhi.n	800af72 <_strtod_l+0x92>
 800af0c:	2900      	cmp	r1, #0
 800af0e:	d03b      	beq.n	800af88 <_strtod_l+0xa8>
 800af10:	2200      	movs	r2, #0
 800af12:	920e      	str	r2, [sp, #56]	; 0x38
 800af14:	9e19      	ldr	r6, [sp, #100]	; 0x64
 800af16:	7832      	ldrb	r2, [r6, #0]
 800af18:	2a30      	cmp	r2, #48	; 0x30
 800af1a:	f040 80b2 	bne.w	800b082 <_strtod_l+0x1a2>
 800af1e:	7872      	ldrb	r2, [r6, #1]
 800af20:	f002 02df 	and.w	r2, r2, #223	; 0xdf
 800af24:	2a58      	cmp	r2, #88	; 0x58
 800af26:	d16e      	bne.n	800b006 <_strtod_l+0x126>
 800af28:	9302      	str	r3, [sp, #8]
 800af2a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800af2c:	4620      	mov	r0, r4
 800af2e:	9301      	str	r3, [sp, #4]
 800af30:	ab1a      	add	r3, sp, #104	; 0x68
 800af32:	9300      	str	r3, [sp, #0]
 800af34:	4a8c      	ldr	r2, [pc, #560]	; (800b168 <_strtod_l+0x288>)
 800af36:	ab1b      	add	r3, sp, #108	; 0x6c
 800af38:	a919      	add	r1, sp, #100	; 0x64
 800af3a:	f001 fb01 	bl	800c540 <__gethex>
 800af3e:	f010 070f 	ands.w	r7, r0, #15
 800af42:	4605      	mov	r5, r0
 800af44:	d005      	beq.n	800af52 <_strtod_l+0x72>
 800af46:	2f06      	cmp	r7, #6
 800af48:	d128      	bne.n	800af9c <_strtod_l+0xbc>
 800af4a:	2300      	movs	r3, #0
 800af4c:	3601      	adds	r6, #1
 800af4e:	9619      	str	r6, [sp, #100]	; 0x64
 800af50:	930e      	str	r3, [sp, #56]	; 0x38
 800af52:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800af54:	2b00      	cmp	r3, #0
 800af56:	f040 85a0 	bne.w	800ba9a <_strtod_l+0xbba>
 800af5a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800af5c:	b1cb      	cbz	r3, 800af92 <_strtod_l+0xb2>
 800af5e:	4642      	mov	r2, r8
 800af60:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 800af64:	4610      	mov	r0, r2
 800af66:	4619      	mov	r1, r3
 800af68:	b01f      	add	sp, #124	; 0x7c
 800af6a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800af6e:	2920      	cmp	r1, #32
 800af70:	d1ce      	bne.n	800af10 <_strtod_l+0x30>
 800af72:	3201      	adds	r2, #1
 800af74:	e7c1      	b.n	800aefa <_strtod_l+0x1a>
 800af76:	292d      	cmp	r1, #45	; 0x2d
 800af78:	d1ca      	bne.n	800af10 <_strtod_l+0x30>
 800af7a:	2101      	movs	r1, #1
 800af7c:	910e      	str	r1, [sp, #56]	; 0x38
 800af7e:	1c51      	adds	r1, r2, #1
 800af80:	9119      	str	r1, [sp, #100]	; 0x64
 800af82:	7852      	ldrb	r2, [r2, #1]
 800af84:	2a00      	cmp	r2, #0
 800af86:	d1c5      	bne.n	800af14 <_strtod_l+0x34>
 800af88:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800af8a:	9519      	str	r5, [sp, #100]	; 0x64
 800af8c:	2b00      	cmp	r3, #0
 800af8e:	f040 8582 	bne.w	800ba96 <_strtod_l+0xbb6>
 800af92:	4642      	mov	r2, r8
 800af94:	464b      	mov	r3, r9
 800af96:	e7e5      	b.n	800af64 <_strtod_l+0x84>
 800af98:	2100      	movs	r1, #0
 800af9a:	e7ef      	b.n	800af7c <_strtod_l+0x9c>
 800af9c:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 800af9e:	b13a      	cbz	r2, 800afb0 <_strtod_l+0xd0>
 800afa0:	2135      	movs	r1, #53	; 0x35
 800afa2:	a81c      	add	r0, sp, #112	; 0x70
 800afa4:	f7ff ff34 	bl	800ae10 <__copybits>
 800afa8:	4620      	mov	r0, r4
 800afaa:	991a      	ldr	r1, [sp, #104]	; 0x68
 800afac:	f7ff fb18 	bl	800a5e0 <_Bfree>
 800afb0:	3f01      	subs	r7, #1
 800afb2:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 800afb4:	2f04      	cmp	r7, #4
 800afb6:	d806      	bhi.n	800afc6 <_strtod_l+0xe6>
 800afb8:	e8df f007 	tbb	[pc, r7]
 800afbc:	201d0314 	.word	0x201d0314
 800afc0:	14          	.byte	0x14
 800afc1:	00          	.byte	0x00
 800afc2:	e9dd 891c 	ldrd	r8, r9, [sp, #112]	; 0x70
 800afc6:	05e9      	lsls	r1, r5, #23
 800afc8:	bf48      	it	mi
 800afca:	f049 4900 	orrmi.w	r9, r9, #2147483648	; 0x80000000
 800afce:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800afd2:	0d1b      	lsrs	r3, r3, #20
 800afd4:	051b      	lsls	r3, r3, #20
 800afd6:	2b00      	cmp	r3, #0
 800afd8:	d1bb      	bne.n	800af52 <_strtod_l+0x72>
 800afda:	f7fe fb09 	bl	80095f0 <__errno>
 800afde:	2322      	movs	r3, #34	; 0x22
 800afe0:	6003      	str	r3, [r0, #0]
 800afe2:	e7b6      	b.n	800af52 <_strtod_l+0x72>
 800afe4:	f202 4233 	addw	r2, r2, #1075	; 0x433
 800afe8:	e9dd 831c 	ldrd	r8, r3, [sp, #112]	; 0x70
 800afec:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 800aff0:	ea43 5902 	orr.w	r9, r3, r2, lsl #20
 800aff4:	e7e7      	b.n	800afc6 <_strtod_l+0xe6>
 800aff6:	f8df 9174 	ldr.w	r9, [pc, #372]	; 800b16c <_strtod_l+0x28c>
 800affa:	e7e4      	b.n	800afc6 <_strtod_l+0xe6>
 800affc:	f06f 4900 	mvn.w	r9, #2147483648	; 0x80000000
 800b000:	f04f 38ff 	mov.w	r8, #4294967295
 800b004:	e7df      	b.n	800afc6 <_strtod_l+0xe6>
 800b006:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800b008:	1c5a      	adds	r2, r3, #1
 800b00a:	9219      	str	r2, [sp, #100]	; 0x64
 800b00c:	785b      	ldrb	r3, [r3, #1]
 800b00e:	2b30      	cmp	r3, #48	; 0x30
 800b010:	d0f9      	beq.n	800b006 <_strtod_l+0x126>
 800b012:	2b00      	cmp	r3, #0
 800b014:	d09d      	beq.n	800af52 <_strtod_l+0x72>
 800b016:	2301      	movs	r3, #1
 800b018:	f04f 0a00 	mov.w	sl, #0
 800b01c:	220a      	movs	r2, #10
 800b01e:	46d3      	mov	fp, sl
 800b020:	9305      	str	r3, [sp, #20]
 800b022:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800b024:	f8cd a028 	str.w	sl, [sp, #40]	; 0x28
 800b028:	930b      	str	r3, [sp, #44]	; 0x2c
 800b02a:	9819      	ldr	r0, [sp, #100]	; 0x64
 800b02c:	7806      	ldrb	r6, [r0, #0]
 800b02e:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
 800b032:	b2d9      	uxtb	r1, r3
 800b034:	2909      	cmp	r1, #9
 800b036:	d926      	bls.n	800b086 <_strtod_l+0x1a6>
 800b038:	2201      	movs	r2, #1
 800b03a:	494d      	ldr	r1, [pc, #308]	; (800b170 <_strtod_l+0x290>)
 800b03c:	f001 f9be 	bl	800c3bc <strncmp>
 800b040:	2800      	cmp	r0, #0
 800b042:	d030      	beq.n	800b0a6 <_strtod_l+0x1c6>
 800b044:	2000      	movs	r0, #0
 800b046:	4632      	mov	r2, r6
 800b048:	4603      	mov	r3, r0
 800b04a:	465e      	mov	r6, fp
 800b04c:	9008      	str	r0, [sp, #32]
 800b04e:	2a65      	cmp	r2, #101	; 0x65
 800b050:	d001      	beq.n	800b056 <_strtod_l+0x176>
 800b052:	2a45      	cmp	r2, #69	; 0x45
 800b054:	d113      	bne.n	800b07e <_strtod_l+0x19e>
 800b056:	b91e      	cbnz	r6, 800b060 <_strtod_l+0x180>
 800b058:	9a05      	ldr	r2, [sp, #20]
 800b05a:	4302      	orrs	r2, r0
 800b05c:	d094      	beq.n	800af88 <_strtod_l+0xa8>
 800b05e:	2600      	movs	r6, #0
 800b060:	9d19      	ldr	r5, [sp, #100]	; 0x64
 800b062:	1c6a      	adds	r2, r5, #1
 800b064:	9219      	str	r2, [sp, #100]	; 0x64
 800b066:	786a      	ldrb	r2, [r5, #1]
 800b068:	2a2b      	cmp	r2, #43	; 0x2b
 800b06a:	d074      	beq.n	800b156 <_strtod_l+0x276>
 800b06c:	2a2d      	cmp	r2, #45	; 0x2d
 800b06e:	d078      	beq.n	800b162 <_strtod_l+0x282>
 800b070:	f04f 0c00 	mov.w	ip, #0
 800b074:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
 800b078:	2909      	cmp	r1, #9
 800b07a:	d97f      	bls.n	800b17c <_strtod_l+0x29c>
 800b07c:	9519      	str	r5, [sp, #100]	; 0x64
 800b07e:	2700      	movs	r7, #0
 800b080:	e09e      	b.n	800b1c0 <_strtod_l+0x2e0>
 800b082:	2300      	movs	r3, #0
 800b084:	e7c8      	b.n	800b018 <_strtod_l+0x138>
 800b086:	f1bb 0f08 	cmp.w	fp, #8
 800b08a:	bfd8      	it	le
 800b08c:	990a      	ldrle	r1, [sp, #40]	; 0x28
 800b08e:	f100 0001 	add.w	r0, r0, #1
 800b092:	bfd6      	itet	le
 800b094:	fb02 3301 	mlale	r3, r2, r1, r3
 800b098:	fb02 3a0a 	mlagt	sl, r2, sl, r3
 800b09c:	930a      	strle	r3, [sp, #40]	; 0x28
 800b09e:	f10b 0b01 	add.w	fp, fp, #1
 800b0a2:	9019      	str	r0, [sp, #100]	; 0x64
 800b0a4:	e7c1      	b.n	800b02a <_strtod_l+0x14a>
 800b0a6:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800b0a8:	1c5a      	adds	r2, r3, #1
 800b0aa:	9219      	str	r2, [sp, #100]	; 0x64
 800b0ac:	785a      	ldrb	r2, [r3, #1]
 800b0ae:	f1bb 0f00 	cmp.w	fp, #0
 800b0b2:	d037      	beq.n	800b124 <_strtod_l+0x244>
 800b0b4:	465e      	mov	r6, fp
 800b0b6:	9008      	str	r0, [sp, #32]
 800b0b8:	f1a2 0330 	sub.w	r3, r2, #48	; 0x30
 800b0bc:	2b09      	cmp	r3, #9
 800b0be:	d912      	bls.n	800b0e6 <_strtod_l+0x206>
 800b0c0:	2301      	movs	r3, #1
 800b0c2:	e7c4      	b.n	800b04e <_strtod_l+0x16e>
 800b0c4:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800b0c6:	3001      	adds	r0, #1
 800b0c8:	1c5a      	adds	r2, r3, #1
 800b0ca:	9219      	str	r2, [sp, #100]	; 0x64
 800b0cc:	785a      	ldrb	r2, [r3, #1]
 800b0ce:	2a30      	cmp	r2, #48	; 0x30
 800b0d0:	d0f8      	beq.n	800b0c4 <_strtod_l+0x1e4>
 800b0d2:	f1a2 0331 	sub.w	r3, r2, #49	; 0x31
 800b0d6:	2b08      	cmp	r3, #8
 800b0d8:	f200 84e4 	bhi.w	800baa4 <_strtod_l+0xbc4>
 800b0dc:	9008      	str	r0, [sp, #32]
 800b0de:	2000      	movs	r0, #0
 800b0e0:	4606      	mov	r6, r0
 800b0e2:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800b0e4:	930b      	str	r3, [sp, #44]	; 0x2c
 800b0e6:	3a30      	subs	r2, #48	; 0x30
 800b0e8:	f100 0301 	add.w	r3, r0, #1
 800b0ec:	d014      	beq.n	800b118 <_strtod_l+0x238>
 800b0ee:	9908      	ldr	r1, [sp, #32]
 800b0f0:	eb00 0c06 	add.w	ip, r0, r6
 800b0f4:	4419      	add	r1, r3
 800b0f6:	9108      	str	r1, [sp, #32]
 800b0f8:	4633      	mov	r3, r6
 800b0fa:	210a      	movs	r1, #10
 800b0fc:	4563      	cmp	r3, ip
 800b0fe:	d113      	bne.n	800b128 <_strtod_l+0x248>
 800b100:	1833      	adds	r3, r6, r0
 800b102:	2b08      	cmp	r3, #8
 800b104:	f106 0601 	add.w	r6, r6, #1
 800b108:	4406      	add	r6, r0
 800b10a:	dc1a      	bgt.n	800b142 <_strtod_l+0x262>
 800b10c:	230a      	movs	r3, #10
 800b10e:	990a      	ldr	r1, [sp, #40]	; 0x28
 800b110:	fb03 2301 	mla	r3, r3, r1, r2
 800b114:	930a      	str	r3, [sp, #40]	; 0x28
 800b116:	2300      	movs	r3, #0
 800b118:	9a19      	ldr	r2, [sp, #100]	; 0x64
 800b11a:	4618      	mov	r0, r3
 800b11c:	1c51      	adds	r1, r2, #1
 800b11e:	9119      	str	r1, [sp, #100]	; 0x64
 800b120:	7852      	ldrb	r2, [r2, #1]
 800b122:	e7c9      	b.n	800b0b8 <_strtod_l+0x1d8>
 800b124:	4658      	mov	r0, fp
 800b126:	e7d2      	b.n	800b0ce <_strtod_l+0x1ee>
 800b128:	2b08      	cmp	r3, #8
 800b12a:	f103 0301 	add.w	r3, r3, #1
 800b12e:	dc03      	bgt.n	800b138 <_strtod_l+0x258>
 800b130:	9f0a      	ldr	r7, [sp, #40]	; 0x28
 800b132:	434f      	muls	r7, r1
 800b134:	970a      	str	r7, [sp, #40]	; 0x28
 800b136:	e7e1      	b.n	800b0fc <_strtod_l+0x21c>
 800b138:	2b10      	cmp	r3, #16
 800b13a:	bfd8      	it	le
 800b13c:	fb01 fa0a 	mulle.w	sl, r1, sl
 800b140:	e7dc      	b.n	800b0fc <_strtod_l+0x21c>
 800b142:	2e10      	cmp	r6, #16
 800b144:	bfdc      	itt	le
 800b146:	230a      	movle	r3, #10
 800b148:	fb03 2a0a 	mlale	sl, r3, sl, r2
 800b14c:	e7e3      	b.n	800b116 <_strtod_l+0x236>
 800b14e:	2300      	movs	r3, #0
 800b150:	9308      	str	r3, [sp, #32]
 800b152:	2301      	movs	r3, #1
 800b154:	e780      	b.n	800b058 <_strtod_l+0x178>
 800b156:	f04f 0c00 	mov.w	ip, #0
 800b15a:	1caa      	adds	r2, r5, #2
 800b15c:	9219      	str	r2, [sp, #100]	; 0x64
 800b15e:	78aa      	ldrb	r2, [r5, #2]
 800b160:	e788      	b.n	800b074 <_strtod_l+0x194>
 800b162:	f04f 0c01 	mov.w	ip, #1
 800b166:	e7f8      	b.n	800b15a <_strtod_l+0x27a>
 800b168:	0800d018 	.word	0x0800d018
 800b16c:	7ff00000 	.word	0x7ff00000
 800b170:	0800d014 	.word	0x0800d014
 800b174:	9a19      	ldr	r2, [sp, #100]	; 0x64
 800b176:	1c51      	adds	r1, r2, #1
 800b178:	9119      	str	r1, [sp, #100]	; 0x64
 800b17a:	7852      	ldrb	r2, [r2, #1]
 800b17c:	2a30      	cmp	r2, #48	; 0x30
 800b17e:	d0f9      	beq.n	800b174 <_strtod_l+0x294>
 800b180:	f1a2 0131 	sub.w	r1, r2, #49	; 0x31
 800b184:	2908      	cmp	r1, #8
 800b186:	f63f af7a 	bhi.w	800b07e <_strtod_l+0x19e>
 800b18a:	3a30      	subs	r2, #48	; 0x30
 800b18c:	9209      	str	r2, [sp, #36]	; 0x24
 800b18e:	9a19      	ldr	r2, [sp, #100]	; 0x64
 800b190:	920c      	str	r2, [sp, #48]	; 0x30
 800b192:	9a19      	ldr	r2, [sp, #100]	; 0x64
 800b194:	1c57      	adds	r7, r2, #1
 800b196:	9719      	str	r7, [sp, #100]	; 0x64
 800b198:	7852      	ldrb	r2, [r2, #1]
 800b19a:	f1a2 0e30 	sub.w	lr, r2, #48	; 0x30
 800b19e:	f1be 0f09 	cmp.w	lr, #9
 800b1a2:	d938      	bls.n	800b216 <_strtod_l+0x336>
 800b1a4:	990c      	ldr	r1, [sp, #48]	; 0x30
 800b1a6:	1a7f      	subs	r7, r7, r1
 800b1a8:	2f08      	cmp	r7, #8
 800b1aa:	f644 671f 	movw	r7, #19999	; 0x4e1f
 800b1ae:	dc03      	bgt.n	800b1b8 <_strtod_l+0x2d8>
 800b1b0:	9909      	ldr	r1, [sp, #36]	; 0x24
 800b1b2:	428f      	cmp	r7, r1
 800b1b4:	bfa8      	it	ge
 800b1b6:	460f      	movge	r7, r1
 800b1b8:	f1bc 0f00 	cmp.w	ip, #0
 800b1bc:	d000      	beq.n	800b1c0 <_strtod_l+0x2e0>
 800b1be:	427f      	negs	r7, r7
 800b1c0:	2e00      	cmp	r6, #0
 800b1c2:	d14f      	bne.n	800b264 <_strtod_l+0x384>
 800b1c4:	9905      	ldr	r1, [sp, #20]
 800b1c6:	4301      	orrs	r1, r0
 800b1c8:	f47f aec3 	bne.w	800af52 <_strtod_l+0x72>
 800b1cc:	2b00      	cmp	r3, #0
 800b1ce:	f47f aedb 	bne.w	800af88 <_strtod_l+0xa8>
 800b1d2:	2a69      	cmp	r2, #105	; 0x69
 800b1d4:	d029      	beq.n	800b22a <_strtod_l+0x34a>
 800b1d6:	dc26      	bgt.n	800b226 <_strtod_l+0x346>
 800b1d8:	2a49      	cmp	r2, #73	; 0x49
 800b1da:	d026      	beq.n	800b22a <_strtod_l+0x34a>
 800b1dc:	2a4e      	cmp	r2, #78	; 0x4e
 800b1de:	f47f aed3 	bne.w	800af88 <_strtod_l+0xa8>
 800b1e2:	499a      	ldr	r1, [pc, #616]	; (800b44c <_strtod_l+0x56c>)
 800b1e4:	a819      	add	r0, sp, #100	; 0x64
 800b1e6:	f001 fbed 	bl	800c9c4 <__match>
 800b1ea:	2800      	cmp	r0, #0
 800b1ec:	f43f aecc 	beq.w	800af88 <_strtod_l+0xa8>
 800b1f0:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800b1f2:	781b      	ldrb	r3, [r3, #0]
 800b1f4:	2b28      	cmp	r3, #40	; 0x28
 800b1f6:	d12f      	bne.n	800b258 <_strtod_l+0x378>
 800b1f8:	4995      	ldr	r1, [pc, #596]	; (800b450 <_strtod_l+0x570>)
 800b1fa:	aa1c      	add	r2, sp, #112	; 0x70
 800b1fc:	a819      	add	r0, sp, #100	; 0x64
 800b1fe:	f001 fbf5 	bl	800c9ec <__hexnan>
 800b202:	2805      	cmp	r0, #5
 800b204:	d128      	bne.n	800b258 <_strtod_l+0x378>
 800b206:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800b208:	f8dd 8070 	ldr.w	r8, [sp, #112]	; 0x70
 800b20c:	f043 49ff 	orr.w	r9, r3, #2139095040	; 0x7f800000
 800b210:	f449 09e0 	orr.w	r9, r9, #7340032	; 0x700000
 800b214:	e69d      	b.n	800af52 <_strtod_l+0x72>
 800b216:	210a      	movs	r1, #10
 800b218:	9f09      	ldr	r7, [sp, #36]	; 0x24
 800b21a:	fb01 2107 	mla	r1, r1, r7, r2
 800b21e:	f1a1 0230 	sub.w	r2, r1, #48	; 0x30
 800b222:	9209      	str	r2, [sp, #36]	; 0x24
 800b224:	e7b5      	b.n	800b192 <_strtod_l+0x2b2>
 800b226:	2a6e      	cmp	r2, #110	; 0x6e
 800b228:	e7d9      	b.n	800b1de <_strtod_l+0x2fe>
 800b22a:	498a      	ldr	r1, [pc, #552]	; (800b454 <_strtod_l+0x574>)
 800b22c:	a819      	add	r0, sp, #100	; 0x64
 800b22e:	f001 fbc9 	bl	800c9c4 <__match>
 800b232:	2800      	cmp	r0, #0
 800b234:	f43f aea8 	beq.w	800af88 <_strtod_l+0xa8>
 800b238:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800b23a:	4987      	ldr	r1, [pc, #540]	; (800b458 <_strtod_l+0x578>)
 800b23c:	3b01      	subs	r3, #1
 800b23e:	a819      	add	r0, sp, #100	; 0x64
 800b240:	9319      	str	r3, [sp, #100]	; 0x64
 800b242:	f001 fbbf 	bl	800c9c4 <__match>
 800b246:	b910      	cbnz	r0, 800b24e <_strtod_l+0x36e>
 800b248:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800b24a:	3301      	adds	r3, #1
 800b24c:	9319      	str	r3, [sp, #100]	; 0x64
 800b24e:	f04f 0800 	mov.w	r8, #0
 800b252:	f8df 9208 	ldr.w	r9, [pc, #520]	; 800b45c <_strtod_l+0x57c>
 800b256:	e67c      	b.n	800af52 <_strtod_l+0x72>
 800b258:	4881      	ldr	r0, [pc, #516]	; (800b460 <_strtod_l+0x580>)
 800b25a:	f001 f8d1 	bl	800c400 <nan>
 800b25e:	4680      	mov	r8, r0
 800b260:	4689      	mov	r9, r1
 800b262:	e676      	b.n	800af52 <_strtod_l+0x72>
 800b264:	9b08      	ldr	r3, [sp, #32]
 800b266:	f1bb 0f00 	cmp.w	fp, #0
 800b26a:	bf08      	it	eq
 800b26c:	46b3      	moveq	fp, r6
 800b26e:	1afb      	subs	r3, r7, r3
 800b270:	2e10      	cmp	r6, #16
 800b272:	980a      	ldr	r0, [sp, #40]	; 0x28
 800b274:	4635      	mov	r5, r6
 800b276:	9309      	str	r3, [sp, #36]	; 0x24
 800b278:	bfa8      	it	ge
 800b27a:	2510      	movge	r5, #16
 800b27c:	f7f5 f8b2 	bl	80003e4 <__aeabi_ui2d>
 800b280:	2e09      	cmp	r6, #9
 800b282:	4680      	mov	r8, r0
 800b284:	4689      	mov	r9, r1
 800b286:	dd13      	ble.n	800b2b0 <_strtod_l+0x3d0>
 800b288:	4b76      	ldr	r3, [pc, #472]	; (800b464 <_strtod_l+0x584>)
 800b28a:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 800b28e:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 800b292:	f7f5 f921 	bl	80004d8 <__aeabi_dmul>
 800b296:	4680      	mov	r8, r0
 800b298:	4650      	mov	r0, sl
 800b29a:	4689      	mov	r9, r1
 800b29c:	f7f5 f8a2 	bl	80003e4 <__aeabi_ui2d>
 800b2a0:	4602      	mov	r2, r0
 800b2a2:	460b      	mov	r3, r1
 800b2a4:	4640      	mov	r0, r8
 800b2a6:	4649      	mov	r1, r9
 800b2a8:	f7f4 ff60 	bl	800016c <__adddf3>
 800b2ac:	4680      	mov	r8, r0
 800b2ae:	4689      	mov	r9, r1
 800b2b0:	2e0f      	cmp	r6, #15
 800b2b2:	dc36      	bgt.n	800b322 <_strtod_l+0x442>
 800b2b4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b2b6:	2b00      	cmp	r3, #0
 800b2b8:	f43f ae4b 	beq.w	800af52 <_strtod_l+0x72>
 800b2bc:	dd22      	ble.n	800b304 <_strtod_l+0x424>
 800b2be:	2b16      	cmp	r3, #22
 800b2c0:	dc09      	bgt.n	800b2d6 <_strtod_l+0x3f6>
 800b2c2:	4968      	ldr	r1, [pc, #416]	; (800b464 <_strtod_l+0x584>)
 800b2c4:	4642      	mov	r2, r8
 800b2c6:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800b2ca:	464b      	mov	r3, r9
 800b2cc:	e9d1 0100 	ldrd	r0, r1, [r1]
 800b2d0:	f7f5 f902 	bl	80004d8 <__aeabi_dmul>
 800b2d4:	e7c3      	b.n	800b25e <_strtod_l+0x37e>
 800b2d6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800b2d8:	f1c6 0325 	rsb	r3, r6, #37	; 0x25
 800b2dc:	4293      	cmp	r3, r2
 800b2de:	db20      	blt.n	800b322 <_strtod_l+0x442>
 800b2e0:	4c60      	ldr	r4, [pc, #384]	; (800b464 <_strtod_l+0x584>)
 800b2e2:	f1c6 060f 	rsb	r6, r6, #15
 800b2e6:	eb04 01c6 	add.w	r1, r4, r6, lsl #3
 800b2ea:	4642      	mov	r2, r8
 800b2ec:	e9d1 0100 	ldrd	r0, r1, [r1]
 800b2f0:	464b      	mov	r3, r9
 800b2f2:	f7f5 f8f1 	bl	80004d8 <__aeabi_dmul>
 800b2f6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b2f8:	1b9e      	subs	r6, r3, r6
 800b2fa:	eb04 04c6 	add.w	r4, r4, r6, lsl #3
 800b2fe:	e9d4 2300 	ldrd	r2, r3, [r4]
 800b302:	e7e5      	b.n	800b2d0 <_strtod_l+0x3f0>
 800b304:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b306:	3316      	adds	r3, #22
 800b308:	db0b      	blt.n	800b322 <_strtod_l+0x442>
 800b30a:	9b08      	ldr	r3, [sp, #32]
 800b30c:	4640      	mov	r0, r8
 800b30e:	1bdf      	subs	r7, r3, r7
 800b310:	4b54      	ldr	r3, [pc, #336]	; (800b464 <_strtod_l+0x584>)
 800b312:	4649      	mov	r1, r9
 800b314:	eb03 07c7 	add.w	r7, r3, r7, lsl #3
 800b318:	e9d7 2300 	ldrd	r2, r3, [r7]
 800b31c:	f7f5 fa06 	bl	800072c <__aeabi_ddiv>
 800b320:	e79d      	b.n	800b25e <_strtod_l+0x37e>
 800b322:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b324:	1b75      	subs	r5, r6, r5
 800b326:	441d      	add	r5, r3
 800b328:	2d00      	cmp	r5, #0
 800b32a:	dd70      	ble.n	800b40e <_strtod_l+0x52e>
 800b32c:	f015 030f 	ands.w	r3, r5, #15
 800b330:	d00a      	beq.n	800b348 <_strtod_l+0x468>
 800b332:	494c      	ldr	r1, [pc, #304]	; (800b464 <_strtod_l+0x584>)
 800b334:	4642      	mov	r2, r8
 800b336:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800b33a:	e9d1 0100 	ldrd	r0, r1, [r1]
 800b33e:	464b      	mov	r3, r9
 800b340:	f7f5 f8ca 	bl	80004d8 <__aeabi_dmul>
 800b344:	4680      	mov	r8, r0
 800b346:	4689      	mov	r9, r1
 800b348:	f035 050f 	bics.w	r5, r5, #15
 800b34c:	d04d      	beq.n	800b3ea <_strtod_l+0x50a>
 800b34e:	f5b5 7f9a 	cmp.w	r5, #308	; 0x134
 800b352:	dd22      	ble.n	800b39a <_strtod_l+0x4ba>
 800b354:	2600      	movs	r6, #0
 800b356:	46b3      	mov	fp, r6
 800b358:	960b      	str	r6, [sp, #44]	; 0x2c
 800b35a:	9608      	str	r6, [sp, #32]
 800b35c:	2322      	movs	r3, #34	; 0x22
 800b35e:	f04f 0800 	mov.w	r8, #0
 800b362:	f8df 90f8 	ldr.w	r9, [pc, #248]	; 800b45c <_strtod_l+0x57c>
 800b366:	6023      	str	r3, [r4, #0]
 800b368:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800b36a:	2b00      	cmp	r3, #0
 800b36c:	f43f adf1 	beq.w	800af52 <_strtod_l+0x72>
 800b370:	4620      	mov	r0, r4
 800b372:	991a      	ldr	r1, [sp, #104]	; 0x68
 800b374:	f7ff f934 	bl	800a5e0 <_Bfree>
 800b378:	4620      	mov	r0, r4
 800b37a:	9908      	ldr	r1, [sp, #32]
 800b37c:	f7ff f930 	bl	800a5e0 <_Bfree>
 800b380:	4659      	mov	r1, fp
 800b382:	4620      	mov	r0, r4
 800b384:	f7ff f92c 	bl	800a5e0 <_Bfree>
 800b388:	4620      	mov	r0, r4
 800b38a:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800b38c:	f7ff f928 	bl	800a5e0 <_Bfree>
 800b390:	4631      	mov	r1, r6
 800b392:	4620      	mov	r0, r4
 800b394:	f7ff f924 	bl	800a5e0 <_Bfree>
 800b398:	e5db      	b.n	800af52 <_strtod_l+0x72>
 800b39a:	4b33      	ldr	r3, [pc, #204]	; (800b468 <_strtod_l+0x588>)
 800b39c:	4640      	mov	r0, r8
 800b39e:	9305      	str	r3, [sp, #20]
 800b3a0:	2300      	movs	r3, #0
 800b3a2:	4649      	mov	r1, r9
 800b3a4:	469a      	mov	sl, r3
 800b3a6:	112d      	asrs	r5, r5, #4
 800b3a8:	2d01      	cmp	r5, #1
 800b3aa:	dc21      	bgt.n	800b3f0 <_strtod_l+0x510>
 800b3ac:	b10b      	cbz	r3, 800b3b2 <_strtod_l+0x4d2>
 800b3ae:	4680      	mov	r8, r0
 800b3b0:	4689      	mov	r9, r1
 800b3b2:	492d      	ldr	r1, [pc, #180]	; (800b468 <_strtod_l+0x588>)
 800b3b4:	f1a9 7954 	sub.w	r9, r9, #55574528	; 0x3500000
 800b3b8:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 800b3bc:	4642      	mov	r2, r8
 800b3be:	e9d1 0100 	ldrd	r0, r1, [r1]
 800b3c2:	464b      	mov	r3, r9
 800b3c4:	f7f5 f888 	bl	80004d8 <__aeabi_dmul>
 800b3c8:	4b24      	ldr	r3, [pc, #144]	; (800b45c <_strtod_l+0x57c>)
 800b3ca:	460a      	mov	r2, r1
 800b3cc:	400b      	ands	r3, r1
 800b3ce:	4927      	ldr	r1, [pc, #156]	; (800b46c <_strtod_l+0x58c>)
 800b3d0:	4680      	mov	r8, r0
 800b3d2:	428b      	cmp	r3, r1
 800b3d4:	d8be      	bhi.n	800b354 <_strtod_l+0x474>
 800b3d6:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 800b3da:	428b      	cmp	r3, r1
 800b3dc:	bf86      	itte	hi
 800b3de:	f04f 38ff 	movhi.w	r8, #4294967295
 800b3e2:	f8df 908c 	ldrhi.w	r9, [pc, #140]	; 800b470 <_strtod_l+0x590>
 800b3e6:	f102 7954 	addls.w	r9, r2, #55574528	; 0x3500000
 800b3ea:	2300      	movs	r3, #0
 800b3ec:	9305      	str	r3, [sp, #20]
 800b3ee:	e07b      	b.n	800b4e8 <_strtod_l+0x608>
 800b3f0:	07ea      	lsls	r2, r5, #31
 800b3f2:	d505      	bpl.n	800b400 <_strtod_l+0x520>
 800b3f4:	9b05      	ldr	r3, [sp, #20]
 800b3f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b3fa:	f7f5 f86d 	bl	80004d8 <__aeabi_dmul>
 800b3fe:	2301      	movs	r3, #1
 800b400:	9a05      	ldr	r2, [sp, #20]
 800b402:	f10a 0a01 	add.w	sl, sl, #1
 800b406:	3208      	adds	r2, #8
 800b408:	106d      	asrs	r5, r5, #1
 800b40a:	9205      	str	r2, [sp, #20]
 800b40c:	e7cc      	b.n	800b3a8 <_strtod_l+0x4c8>
 800b40e:	d0ec      	beq.n	800b3ea <_strtod_l+0x50a>
 800b410:	426d      	negs	r5, r5
 800b412:	f015 020f 	ands.w	r2, r5, #15
 800b416:	d00a      	beq.n	800b42e <_strtod_l+0x54e>
 800b418:	4b12      	ldr	r3, [pc, #72]	; (800b464 <_strtod_l+0x584>)
 800b41a:	4640      	mov	r0, r8
 800b41c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800b420:	4649      	mov	r1, r9
 800b422:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b426:	f7f5 f981 	bl	800072c <__aeabi_ddiv>
 800b42a:	4680      	mov	r8, r0
 800b42c:	4689      	mov	r9, r1
 800b42e:	112d      	asrs	r5, r5, #4
 800b430:	d0db      	beq.n	800b3ea <_strtod_l+0x50a>
 800b432:	2d1f      	cmp	r5, #31
 800b434:	dd1e      	ble.n	800b474 <_strtod_l+0x594>
 800b436:	2600      	movs	r6, #0
 800b438:	46b3      	mov	fp, r6
 800b43a:	960b      	str	r6, [sp, #44]	; 0x2c
 800b43c:	9608      	str	r6, [sp, #32]
 800b43e:	2322      	movs	r3, #34	; 0x22
 800b440:	f04f 0800 	mov.w	r8, #0
 800b444:	f04f 0900 	mov.w	r9, #0
 800b448:	6023      	str	r3, [r4, #0]
 800b44a:	e78d      	b.n	800b368 <_strtod_l+0x488>
 800b44c:	0800ce03 	.word	0x0800ce03
 800b450:	0800d02c 	.word	0x0800d02c
 800b454:	0800cdfb 	.word	0x0800cdfb
 800b458:	0800ce32 	.word	0x0800ce32
 800b45c:	7ff00000 	.word	0x7ff00000
 800b460:	0800d1bd 	.word	0x0800d1bd
 800b464:	0800cf40 	.word	0x0800cf40
 800b468:	0800cf18 	.word	0x0800cf18
 800b46c:	7ca00000 	.word	0x7ca00000
 800b470:	7fefffff 	.word	0x7fefffff
 800b474:	f015 0310 	ands.w	r3, r5, #16
 800b478:	bf18      	it	ne
 800b47a:	236a      	movne	r3, #106	; 0x6a
 800b47c:	4640      	mov	r0, r8
 800b47e:	9305      	str	r3, [sp, #20]
 800b480:	4649      	mov	r1, r9
 800b482:	2300      	movs	r3, #0
 800b484:	f8df a2c8 	ldr.w	sl, [pc, #712]	; 800b750 <_strtod_l+0x870>
 800b488:	07ea      	lsls	r2, r5, #31
 800b48a:	d504      	bpl.n	800b496 <_strtod_l+0x5b6>
 800b48c:	e9da 2300 	ldrd	r2, r3, [sl]
 800b490:	f7f5 f822 	bl	80004d8 <__aeabi_dmul>
 800b494:	2301      	movs	r3, #1
 800b496:	106d      	asrs	r5, r5, #1
 800b498:	f10a 0a08 	add.w	sl, sl, #8
 800b49c:	d1f4      	bne.n	800b488 <_strtod_l+0x5a8>
 800b49e:	b10b      	cbz	r3, 800b4a4 <_strtod_l+0x5c4>
 800b4a0:	4680      	mov	r8, r0
 800b4a2:	4689      	mov	r9, r1
 800b4a4:	9b05      	ldr	r3, [sp, #20]
 800b4a6:	b1bb      	cbz	r3, 800b4d8 <_strtod_l+0x5f8>
 800b4a8:	f3c9 520a 	ubfx	r2, r9, #20, #11
 800b4ac:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 800b4b0:	2b00      	cmp	r3, #0
 800b4b2:	4649      	mov	r1, r9
 800b4b4:	dd10      	ble.n	800b4d8 <_strtod_l+0x5f8>
 800b4b6:	2b1f      	cmp	r3, #31
 800b4b8:	f340 8128 	ble.w	800b70c <_strtod_l+0x82c>
 800b4bc:	2b34      	cmp	r3, #52	; 0x34
 800b4be:	bfd8      	it	le
 800b4c0:	f04f 33ff 	movle.w	r3, #4294967295
 800b4c4:	f04f 0800 	mov.w	r8, #0
 800b4c8:	bfcf      	iteee	gt
 800b4ca:	f04f 795c 	movgt.w	r9, #57671680	; 0x3700000
 800b4ce:	f1c2 024b 	rsble	r2, r2, #75	; 0x4b
 800b4d2:	4093      	lslle	r3, r2
 800b4d4:	ea03 0901 	andle.w	r9, r3, r1
 800b4d8:	2200      	movs	r2, #0
 800b4da:	2300      	movs	r3, #0
 800b4dc:	4640      	mov	r0, r8
 800b4de:	4649      	mov	r1, r9
 800b4e0:	f7f5 fa62 	bl	80009a8 <__aeabi_dcmpeq>
 800b4e4:	2800      	cmp	r0, #0
 800b4e6:	d1a6      	bne.n	800b436 <_strtod_l+0x556>
 800b4e8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b4ea:	465a      	mov	r2, fp
 800b4ec:	9300      	str	r3, [sp, #0]
 800b4ee:	4620      	mov	r0, r4
 800b4f0:	4633      	mov	r3, r6
 800b4f2:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800b4f4:	f7ff f8dc 	bl	800a6b0 <__s2b>
 800b4f8:	900b      	str	r0, [sp, #44]	; 0x2c
 800b4fa:	2800      	cmp	r0, #0
 800b4fc:	f43f af2a 	beq.w	800b354 <_strtod_l+0x474>
 800b500:	2600      	movs	r6, #0
 800b502:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800b504:	9b08      	ldr	r3, [sp, #32]
 800b506:	2a00      	cmp	r2, #0
 800b508:	eba3 0307 	sub.w	r3, r3, r7
 800b50c:	bfa8      	it	ge
 800b50e:	2300      	movge	r3, #0
 800b510:	46b3      	mov	fp, r6
 800b512:	9312      	str	r3, [sp, #72]	; 0x48
 800b514:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 800b518:	9316      	str	r3, [sp, #88]	; 0x58
 800b51a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800b51c:	4620      	mov	r0, r4
 800b51e:	6859      	ldr	r1, [r3, #4]
 800b520:	f7ff f81e 	bl	800a560 <_Balloc>
 800b524:	9008      	str	r0, [sp, #32]
 800b526:	2800      	cmp	r0, #0
 800b528:	f43f af18 	beq.w	800b35c <_strtod_l+0x47c>
 800b52c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800b52e:	300c      	adds	r0, #12
 800b530:	691a      	ldr	r2, [r3, #16]
 800b532:	f103 010c 	add.w	r1, r3, #12
 800b536:	3202      	adds	r2, #2
 800b538:	0092      	lsls	r2, r2, #2
 800b53a:	f7fe f894 	bl	8009666 <memcpy>
 800b53e:	ab1c      	add	r3, sp, #112	; 0x70
 800b540:	9301      	str	r3, [sp, #4]
 800b542:	ab1b      	add	r3, sp, #108	; 0x6c
 800b544:	9300      	str	r3, [sp, #0]
 800b546:	4642      	mov	r2, r8
 800b548:	464b      	mov	r3, r9
 800b54a:	4620      	mov	r0, r4
 800b54c:	f8cd 8030 	str.w	r8, [sp, #48]	; 0x30
 800b550:	f8cd 903c 	str.w	r9, [sp, #60]	; 0x3c
 800b554:	f7ff fbd8 	bl	800ad08 <__d2b>
 800b558:	901a      	str	r0, [sp, #104]	; 0x68
 800b55a:	2800      	cmp	r0, #0
 800b55c:	f43f aefe 	beq.w	800b35c <_strtod_l+0x47c>
 800b560:	2101      	movs	r1, #1
 800b562:	4620      	mov	r0, r4
 800b564:	f7ff f93c 	bl	800a7e0 <__i2b>
 800b568:	4683      	mov	fp, r0
 800b56a:	2800      	cmp	r0, #0
 800b56c:	f43f aef6 	beq.w	800b35c <_strtod_l+0x47c>
 800b570:	9f1b      	ldr	r7, [sp, #108]	; 0x6c
 800b572:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 800b574:	2f00      	cmp	r7, #0
 800b576:	bfab      	itete	ge
 800b578:	9b12      	ldrge	r3, [sp, #72]	; 0x48
 800b57a:	9b16      	ldrlt	r3, [sp, #88]	; 0x58
 800b57c:	eb07 0a03 	addge.w	sl, r7, r3
 800b580:	1bdd      	sublt	r5, r3, r7
 800b582:	9b05      	ldr	r3, [sp, #20]
 800b584:	bfa8      	it	ge
 800b586:	9d16      	ldrge	r5, [sp, #88]	; 0x58
 800b588:	eba7 0703 	sub.w	r7, r7, r3
 800b58c:	4417      	add	r7, r2
 800b58e:	4b71      	ldr	r3, [pc, #452]	; (800b754 <_strtod_l+0x874>)
 800b590:	f107 37ff 	add.w	r7, r7, #4294967295
 800b594:	bfb8      	it	lt
 800b596:	f8dd a048 	ldrlt.w	sl, [sp, #72]	; 0x48
 800b59a:	429f      	cmp	r7, r3
 800b59c:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 800b5a0:	f280 80c7 	bge.w	800b732 <_strtod_l+0x852>
 800b5a4:	1bdb      	subs	r3, r3, r7
 800b5a6:	2b1f      	cmp	r3, #31
 800b5a8:	f04f 0101 	mov.w	r1, #1
 800b5ac:	eba2 0203 	sub.w	r2, r2, r3
 800b5b0:	f300 80b3 	bgt.w	800b71a <_strtod_l+0x83a>
 800b5b4:	fa01 f303 	lsl.w	r3, r1, r3
 800b5b8:	9313      	str	r3, [sp, #76]	; 0x4c
 800b5ba:	2300      	movs	r3, #0
 800b5bc:	9310      	str	r3, [sp, #64]	; 0x40
 800b5be:	eb0a 0702 	add.w	r7, sl, r2
 800b5c2:	9b05      	ldr	r3, [sp, #20]
 800b5c4:	45ba      	cmp	sl, r7
 800b5c6:	4415      	add	r5, r2
 800b5c8:	441d      	add	r5, r3
 800b5ca:	4653      	mov	r3, sl
 800b5cc:	bfa8      	it	ge
 800b5ce:	463b      	movge	r3, r7
 800b5d0:	42ab      	cmp	r3, r5
 800b5d2:	bfa8      	it	ge
 800b5d4:	462b      	movge	r3, r5
 800b5d6:	2b00      	cmp	r3, #0
 800b5d8:	bfc2      	ittt	gt
 800b5da:	1aff      	subgt	r7, r7, r3
 800b5dc:	1aed      	subgt	r5, r5, r3
 800b5de:	ebaa 0a03 	subgt.w	sl, sl, r3
 800b5e2:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800b5e4:	2b00      	cmp	r3, #0
 800b5e6:	dd17      	ble.n	800b618 <_strtod_l+0x738>
 800b5e8:	4659      	mov	r1, fp
 800b5ea:	461a      	mov	r2, r3
 800b5ec:	4620      	mov	r0, r4
 800b5ee:	f7ff f9b5 	bl	800a95c <__pow5mult>
 800b5f2:	4683      	mov	fp, r0
 800b5f4:	2800      	cmp	r0, #0
 800b5f6:	f43f aeb1 	beq.w	800b35c <_strtod_l+0x47c>
 800b5fa:	4601      	mov	r1, r0
 800b5fc:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 800b5fe:	4620      	mov	r0, r4
 800b600:	f7ff f904 	bl	800a80c <__multiply>
 800b604:	900a      	str	r0, [sp, #40]	; 0x28
 800b606:	2800      	cmp	r0, #0
 800b608:	f43f aea8 	beq.w	800b35c <_strtod_l+0x47c>
 800b60c:	4620      	mov	r0, r4
 800b60e:	991a      	ldr	r1, [sp, #104]	; 0x68
 800b610:	f7fe ffe6 	bl	800a5e0 <_Bfree>
 800b614:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b616:	931a      	str	r3, [sp, #104]	; 0x68
 800b618:	2f00      	cmp	r7, #0
 800b61a:	f300 808f 	bgt.w	800b73c <_strtod_l+0x85c>
 800b61e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b620:	2b00      	cmp	r3, #0
 800b622:	dd08      	ble.n	800b636 <_strtod_l+0x756>
 800b624:	4620      	mov	r0, r4
 800b626:	9a16      	ldr	r2, [sp, #88]	; 0x58
 800b628:	9908      	ldr	r1, [sp, #32]
 800b62a:	f7ff f997 	bl	800a95c <__pow5mult>
 800b62e:	9008      	str	r0, [sp, #32]
 800b630:	2800      	cmp	r0, #0
 800b632:	f43f ae93 	beq.w	800b35c <_strtod_l+0x47c>
 800b636:	2d00      	cmp	r5, #0
 800b638:	dd08      	ble.n	800b64c <_strtod_l+0x76c>
 800b63a:	462a      	mov	r2, r5
 800b63c:	4620      	mov	r0, r4
 800b63e:	9908      	ldr	r1, [sp, #32]
 800b640:	f7ff f9e6 	bl	800aa10 <__lshift>
 800b644:	9008      	str	r0, [sp, #32]
 800b646:	2800      	cmp	r0, #0
 800b648:	f43f ae88 	beq.w	800b35c <_strtod_l+0x47c>
 800b64c:	f1ba 0f00 	cmp.w	sl, #0
 800b650:	dd08      	ble.n	800b664 <_strtod_l+0x784>
 800b652:	4659      	mov	r1, fp
 800b654:	4652      	mov	r2, sl
 800b656:	4620      	mov	r0, r4
 800b658:	f7ff f9da 	bl	800aa10 <__lshift>
 800b65c:	4683      	mov	fp, r0
 800b65e:	2800      	cmp	r0, #0
 800b660:	f43f ae7c 	beq.w	800b35c <_strtod_l+0x47c>
 800b664:	4620      	mov	r0, r4
 800b666:	9a08      	ldr	r2, [sp, #32]
 800b668:	991a      	ldr	r1, [sp, #104]	; 0x68
 800b66a:	f7ff fa59 	bl	800ab20 <__mdiff>
 800b66e:	4606      	mov	r6, r0
 800b670:	2800      	cmp	r0, #0
 800b672:	f43f ae73 	beq.w	800b35c <_strtod_l+0x47c>
 800b676:	2500      	movs	r5, #0
 800b678:	68c3      	ldr	r3, [r0, #12]
 800b67a:	4659      	mov	r1, fp
 800b67c:	60c5      	str	r5, [r0, #12]
 800b67e:	930a      	str	r3, [sp, #40]	; 0x28
 800b680:	f7ff fa32 	bl	800aae8 <__mcmp>
 800b684:	42a8      	cmp	r0, r5
 800b686:	da6b      	bge.n	800b760 <_strtod_l+0x880>
 800b688:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b68a:	ea53 0308 	orrs.w	r3, r3, r8
 800b68e:	f040 808f 	bne.w	800b7b0 <_strtod_l+0x8d0>
 800b692:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800b696:	2b00      	cmp	r3, #0
 800b698:	f040 808a 	bne.w	800b7b0 <_strtod_l+0x8d0>
 800b69c:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800b6a0:	0d1b      	lsrs	r3, r3, #20
 800b6a2:	051b      	lsls	r3, r3, #20
 800b6a4:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 800b6a8:	f240 8082 	bls.w	800b7b0 <_strtod_l+0x8d0>
 800b6ac:	6973      	ldr	r3, [r6, #20]
 800b6ae:	b913      	cbnz	r3, 800b6b6 <_strtod_l+0x7d6>
 800b6b0:	6933      	ldr	r3, [r6, #16]
 800b6b2:	2b01      	cmp	r3, #1
 800b6b4:	dd7c      	ble.n	800b7b0 <_strtod_l+0x8d0>
 800b6b6:	4631      	mov	r1, r6
 800b6b8:	2201      	movs	r2, #1
 800b6ba:	4620      	mov	r0, r4
 800b6bc:	f7ff f9a8 	bl	800aa10 <__lshift>
 800b6c0:	4659      	mov	r1, fp
 800b6c2:	4606      	mov	r6, r0
 800b6c4:	f7ff fa10 	bl	800aae8 <__mcmp>
 800b6c8:	2800      	cmp	r0, #0
 800b6ca:	dd71      	ble.n	800b7b0 <_strtod_l+0x8d0>
 800b6cc:	9905      	ldr	r1, [sp, #20]
 800b6ce:	464b      	mov	r3, r9
 800b6d0:	4a21      	ldr	r2, [pc, #132]	; (800b758 <_strtod_l+0x878>)
 800b6d2:	2900      	cmp	r1, #0
 800b6d4:	f000 808d 	beq.w	800b7f2 <_strtod_l+0x912>
 800b6d8:	ea02 0109 	and.w	r1, r2, r9
 800b6dc:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 800b6e0:	f300 8087 	bgt.w	800b7f2 <_strtod_l+0x912>
 800b6e4:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 800b6e8:	f77f aea9 	ble.w	800b43e <_strtod_l+0x55e>
 800b6ec:	4640      	mov	r0, r8
 800b6ee:	4649      	mov	r1, r9
 800b6f0:	4b1a      	ldr	r3, [pc, #104]	; (800b75c <_strtod_l+0x87c>)
 800b6f2:	2200      	movs	r2, #0
 800b6f4:	f7f4 fef0 	bl	80004d8 <__aeabi_dmul>
 800b6f8:	4b17      	ldr	r3, [pc, #92]	; (800b758 <_strtod_l+0x878>)
 800b6fa:	4680      	mov	r8, r0
 800b6fc:	400b      	ands	r3, r1
 800b6fe:	4689      	mov	r9, r1
 800b700:	2b00      	cmp	r3, #0
 800b702:	f47f ae35 	bne.w	800b370 <_strtod_l+0x490>
 800b706:	2322      	movs	r3, #34	; 0x22
 800b708:	6023      	str	r3, [r4, #0]
 800b70a:	e631      	b.n	800b370 <_strtod_l+0x490>
 800b70c:	f04f 32ff 	mov.w	r2, #4294967295
 800b710:	fa02 f303 	lsl.w	r3, r2, r3
 800b714:	ea03 0808 	and.w	r8, r3, r8
 800b718:	e6de      	b.n	800b4d8 <_strtod_l+0x5f8>
 800b71a:	f1c7 477f 	rsb	r7, r7, #4278190080	; 0xff000000
 800b71e:	f507 077f 	add.w	r7, r7, #16711680	; 0xff0000
 800b722:	f507 477b 	add.w	r7, r7, #64256	; 0xfb00
 800b726:	37e2      	adds	r7, #226	; 0xe2
 800b728:	fa01 f307 	lsl.w	r3, r1, r7
 800b72c:	9310      	str	r3, [sp, #64]	; 0x40
 800b72e:	9113      	str	r1, [sp, #76]	; 0x4c
 800b730:	e745      	b.n	800b5be <_strtod_l+0x6de>
 800b732:	2300      	movs	r3, #0
 800b734:	9310      	str	r3, [sp, #64]	; 0x40
 800b736:	2301      	movs	r3, #1
 800b738:	9313      	str	r3, [sp, #76]	; 0x4c
 800b73a:	e740      	b.n	800b5be <_strtod_l+0x6de>
 800b73c:	463a      	mov	r2, r7
 800b73e:	4620      	mov	r0, r4
 800b740:	991a      	ldr	r1, [sp, #104]	; 0x68
 800b742:	f7ff f965 	bl	800aa10 <__lshift>
 800b746:	901a      	str	r0, [sp, #104]	; 0x68
 800b748:	2800      	cmp	r0, #0
 800b74a:	f47f af68 	bne.w	800b61e <_strtod_l+0x73e>
 800b74e:	e605      	b.n	800b35c <_strtod_l+0x47c>
 800b750:	0800d040 	.word	0x0800d040
 800b754:	fffffc02 	.word	0xfffffc02
 800b758:	7ff00000 	.word	0x7ff00000
 800b75c:	39500000 	.word	0x39500000
 800b760:	46ca      	mov	sl, r9
 800b762:	d165      	bne.n	800b830 <_strtod_l+0x950>
 800b764:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800b766:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800b76a:	b352      	cbz	r2, 800b7c2 <_strtod_l+0x8e2>
 800b76c:	4a9e      	ldr	r2, [pc, #632]	; (800b9e8 <_strtod_l+0xb08>)
 800b76e:	4293      	cmp	r3, r2
 800b770:	d12a      	bne.n	800b7c8 <_strtod_l+0x8e8>
 800b772:	9b05      	ldr	r3, [sp, #20]
 800b774:	4641      	mov	r1, r8
 800b776:	b1fb      	cbz	r3, 800b7b8 <_strtod_l+0x8d8>
 800b778:	4b9c      	ldr	r3, [pc, #624]	; (800b9ec <_strtod_l+0xb0c>)
 800b77a:	f04f 32ff 	mov.w	r2, #4294967295
 800b77e:	ea09 0303 	and.w	r3, r9, r3
 800b782:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 800b786:	d81a      	bhi.n	800b7be <_strtod_l+0x8de>
 800b788:	0d1b      	lsrs	r3, r3, #20
 800b78a:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800b78e:	fa02 f303 	lsl.w	r3, r2, r3
 800b792:	4299      	cmp	r1, r3
 800b794:	d118      	bne.n	800b7c8 <_strtod_l+0x8e8>
 800b796:	4b96      	ldr	r3, [pc, #600]	; (800b9f0 <_strtod_l+0xb10>)
 800b798:	459a      	cmp	sl, r3
 800b79a:	d102      	bne.n	800b7a2 <_strtod_l+0x8c2>
 800b79c:	3101      	adds	r1, #1
 800b79e:	f43f addd 	beq.w	800b35c <_strtod_l+0x47c>
 800b7a2:	f04f 0800 	mov.w	r8, #0
 800b7a6:	4b91      	ldr	r3, [pc, #580]	; (800b9ec <_strtod_l+0xb0c>)
 800b7a8:	ea0a 0303 	and.w	r3, sl, r3
 800b7ac:	f503 1980 	add.w	r9, r3, #1048576	; 0x100000
 800b7b0:	9b05      	ldr	r3, [sp, #20]
 800b7b2:	2b00      	cmp	r3, #0
 800b7b4:	d19a      	bne.n	800b6ec <_strtod_l+0x80c>
 800b7b6:	e5db      	b.n	800b370 <_strtod_l+0x490>
 800b7b8:	f04f 33ff 	mov.w	r3, #4294967295
 800b7bc:	e7e9      	b.n	800b792 <_strtod_l+0x8b2>
 800b7be:	4613      	mov	r3, r2
 800b7c0:	e7e7      	b.n	800b792 <_strtod_l+0x8b2>
 800b7c2:	ea53 0308 	orrs.w	r3, r3, r8
 800b7c6:	d081      	beq.n	800b6cc <_strtod_l+0x7ec>
 800b7c8:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800b7ca:	b1e3      	cbz	r3, 800b806 <_strtod_l+0x926>
 800b7cc:	ea13 0f0a 	tst.w	r3, sl
 800b7d0:	d0ee      	beq.n	800b7b0 <_strtod_l+0x8d0>
 800b7d2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b7d4:	4640      	mov	r0, r8
 800b7d6:	4649      	mov	r1, r9
 800b7d8:	9a05      	ldr	r2, [sp, #20]
 800b7da:	b1c3      	cbz	r3, 800b80e <_strtod_l+0x92e>
 800b7dc:	f7ff fb5c 	bl	800ae98 <sulp>
 800b7e0:	4602      	mov	r2, r0
 800b7e2:	460b      	mov	r3, r1
 800b7e4:	980c      	ldr	r0, [sp, #48]	; 0x30
 800b7e6:	990f      	ldr	r1, [sp, #60]	; 0x3c
 800b7e8:	f7f4 fcc0 	bl	800016c <__adddf3>
 800b7ec:	4680      	mov	r8, r0
 800b7ee:	4689      	mov	r9, r1
 800b7f0:	e7de      	b.n	800b7b0 <_strtod_l+0x8d0>
 800b7f2:	4013      	ands	r3, r2
 800b7f4:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 800b7f8:	ea6f 5913 	mvn.w	r9, r3, lsr #20
 800b7fc:	f04f 38ff 	mov.w	r8, #4294967295
 800b800:	ea6f 5909 	mvn.w	r9, r9, lsl #20
 800b804:	e7d4      	b.n	800b7b0 <_strtod_l+0x8d0>
 800b806:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800b808:	ea13 0f08 	tst.w	r3, r8
 800b80c:	e7e0      	b.n	800b7d0 <_strtod_l+0x8f0>
 800b80e:	f7ff fb43 	bl	800ae98 <sulp>
 800b812:	4602      	mov	r2, r0
 800b814:	460b      	mov	r3, r1
 800b816:	980c      	ldr	r0, [sp, #48]	; 0x30
 800b818:	990f      	ldr	r1, [sp, #60]	; 0x3c
 800b81a:	f7f4 fca5 	bl	8000168 <__aeabi_dsub>
 800b81e:	2200      	movs	r2, #0
 800b820:	2300      	movs	r3, #0
 800b822:	4680      	mov	r8, r0
 800b824:	4689      	mov	r9, r1
 800b826:	f7f5 f8bf 	bl	80009a8 <__aeabi_dcmpeq>
 800b82a:	2800      	cmp	r0, #0
 800b82c:	d0c0      	beq.n	800b7b0 <_strtod_l+0x8d0>
 800b82e:	e606      	b.n	800b43e <_strtod_l+0x55e>
 800b830:	4659      	mov	r1, fp
 800b832:	4630      	mov	r0, r6
 800b834:	f7ff fabe 	bl	800adb4 <__ratio>
 800b838:	4602      	mov	r2, r0
 800b83a:	460b      	mov	r3, r1
 800b83c:	e9cd 2310 	strd	r2, r3, [sp, #64]	; 0x40
 800b840:	2200      	movs	r2, #0
 800b842:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800b846:	f7f5 f8c3 	bl	80009d0 <__aeabi_dcmple>
 800b84a:	2800      	cmp	r0, #0
 800b84c:	d06f      	beq.n	800b92e <_strtod_l+0xa4e>
 800b84e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b850:	2b00      	cmp	r3, #0
 800b852:	d17c      	bne.n	800b94e <_strtod_l+0xa6e>
 800b854:	f1b8 0f00 	cmp.w	r8, #0
 800b858:	d159      	bne.n	800b90e <_strtod_l+0xa2e>
 800b85a:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800b85e:	2b00      	cmp	r3, #0
 800b860:	d17b      	bne.n	800b95a <_strtod_l+0xa7a>
 800b862:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800b866:	2200      	movs	r2, #0
 800b868:	4b62      	ldr	r3, [pc, #392]	; (800b9f4 <_strtod_l+0xb14>)
 800b86a:	f7f5 f8a7 	bl	80009bc <__aeabi_dcmplt>
 800b86e:	2800      	cmp	r0, #0
 800b870:	d15a      	bne.n	800b928 <_strtod_l+0xa48>
 800b872:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800b876:	2200      	movs	r2, #0
 800b878:	4b5f      	ldr	r3, [pc, #380]	; (800b9f8 <_strtod_l+0xb18>)
 800b87a:	f7f4 fe2d 	bl	80004d8 <__aeabi_dmul>
 800b87e:	4605      	mov	r5, r0
 800b880:	460f      	mov	r7, r1
 800b882:	f107 4300 	add.w	r3, r7, #2147483648	; 0x80000000
 800b886:	9506      	str	r5, [sp, #24]
 800b888:	9307      	str	r3, [sp, #28]
 800b88a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800b88e:	e9cd 2310 	strd	r2, r3, [sp, #64]	; 0x40
 800b892:	4b56      	ldr	r3, [pc, #344]	; (800b9ec <_strtod_l+0xb0c>)
 800b894:	4a55      	ldr	r2, [pc, #340]	; (800b9ec <_strtod_l+0xb0c>)
 800b896:	ea0a 0303 	and.w	r3, sl, r3
 800b89a:	9313      	str	r3, [sp, #76]	; 0x4c
 800b89c:	4b57      	ldr	r3, [pc, #348]	; (800b9fc <_strtod_l+0xb1c>)
 800b89e:	ea0a 0202 	and.w	r2, sl, r2
 800b8a2:	429a      	cmp	r2, r3
 800b8a4:	f040 80b0 	bne.w	800ba08 <_strtod_l+0xb28>
 800b8a8:	f1aa 7954 	sub.w	r9, sl, #55574528	; 0x3500000
 800b8ac:	4640      	mov	r0, r8
 800b8ae:	4649      	mov	r1, r9
 800b8b0:	f7ff f9c2 	bl	800ac38 <__ulp>
 800b8b4:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800b8b8:	f7f4 fe0e 	bl	80004d8 <__aeabi_dmul>
 800b8bc:	4642      	mov	r2, r8
 800b8be:	464b      	mov	r3, r9
 800b8c0:	f7f4 fc54 	bl	800016c <__adddf3>
 800b8c4:	f8df a124 	ldr.w	sl, [pc, #292]	; 800b9ec <_strtod_l+0xb0c>
 800b8c8:	4a4d      	ldr	r2, [pc, #308]	; (800ba00 <_strtod_l+0xb20>)
 800b8ca:	ea01 0a0a 	and.w	sl, r1, sl
 800b8ce:	4592      	cmp	sl, r2
 800b8d0:	4680      	mov	r8, r0
 800b8d2:	d948      	bls.n	800b966 <_strtod_l+0xa86>
 800b8d4:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800b8d6:	4b46      	ldr	r3, [pc, #280]	; (800b9f0 <_strtod_l+0xb10>)
 800b8d8:	429a      	cmp	r2, r3
 800b8da:	d103      	bne.n	800b8e4 <_strtod_l+0xa04>
 800b8dc:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800b8de:	3301      	adds	r3, #1
 800b8e0:	f43f ad3c 	beq.w	800b35c <_strtod_l+0x47c>
 800b8e4:	f04f 38ff 	mov.w	r8, #4294967295
 800b8e8:	f8df 9104 	ldr.w	r9, [pc, #260]	; 800b9f0 <_strtod_l+0xb10>
 800b8ec:	4620      	mov	r0, r4
 800b8ee:	991a      	ldr	r1, [sp, #104]	; 0x68
 800b8f0:	f7fe fe76 	bl	800a5e0 <_Bfree>
 800b8f4:	4620      	mov	r0, r4
 800b8f6:	9908      	ldr	r1, [sp, #32]
 800b8f8:	f7fe fe72 	bl	800a5e0 <_Bfree>
 800b8fc:	4659      	mov	r1, fp
 800b8fe:	4620      	mov	r0, r4
 800b900:	f7fe fe6e 	bl	800a5e0 <_Bfree>
 800b904:	4631      	mov	r1, r6
 800b906:	4620      	mov	r0, r4
 800b908:	f7fe fe6a 	bl	800a5e0 <_Bfree>
 800b90c:	e605      	b.n	800b51a <_strtod_l+0x63a>
 800b90e:	f1b8 0f01 	cmp.w	r8, #1
 800b912:	d103      	bne.n	800b91c <_strtod_l+0xa3c>
 800b914:	f1b9 0f00 	cmp.w	r9, #0
 800b918:	f43f ad91 	beq.w	800b43e <_strtod_l+0x55e>
 800b91c:	2200      	movs	r2, #0
 800b91e:	4b39      	ldr	r3, [pc, #228]	; (800ba04 <_strtod_l+0xb24>)
 800b920:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 800b922:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800b926:	e016      	b.n	800b956 <_strtod_l+0xa76>
 800b928:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 800b92a:	4f33      	ldr	r7, [pc, #204]	; (800b9f8 <_strtod_l+0xb18>)
 800b92c:	e7a9      	b.n	800b882 <_strtod_l+0x9a2>
 800b92e:	4b32      	ldr	r3, [pc, #200]	; (800b9f8 <_strtod_l+0xb18>)
 800b930:	2200      	movs	r2, #0
 800b932:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800b936:	f7f4 fdcf 	bl	80004d8 <__aeabi_dmul>
 800b93a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b93c:	4605      	mov	r5, r0
 800b93e:	460f      	mov	r7, r1
 800b940:	2b00      	cmp	r3, #0
 800b942:	d09e      	beq.n	800b882 <_strtod_l+0x9a2>
 800b944:	4602      	mov	r2, r0
 800b946:	460b      	mov	r3, r1
 800b948:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800b94c:	e79d      	b.n	800b88a <_strtod_l+0x9aa>
 800b94e:	2200      	movs	r2, #0
 800b950:	4b28      	ldr	r3, [pc, #160]	; (800b9f4 <_strtod_l+0xb14>)
 800b952:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800b956:	4f27      	ldr	r7, [pc, #156]	; (800b9f4 <_strtod_l+0xb14>)
 800b958:	e797      	b.n	800b88a <_strtod_l+0x9aa>
 800b95a:	2200      	movs	r2, #0
 800b95c:	4b29      	ldr	r3, [pc, #164]	; (800ba04 <_strtod_l+0xb24>)
 800b95e:	4645      	mov	r5, r8
 800b960:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800b964:	e7f7      	b.n	800b956 <_strtod_l+0xa76>
 800b966:	f101 7954 	add.w	r9, r1, #55574528	; 0x3500000
 800b96a:	9b05      	ldr	r3, [sp, #20]
 800b96c:	46ca      	mov	sl, r9
 800b96e:	2b00      	cmp	r3, #0
 800b970:	d1bc      	bne.n	800b8ec <_strtod_l+0xa0c>
 800b972:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800b976:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800b978:	0d1b      	lsrs	r3, r3, #20
 800b97a:	051b      	lsls	r3, r3, #20
 800b97c:	429a      	cmp	r2, r3
 800b97e:	d1b5      	bne.n	800b8ec <_strtod_l+0xa0c>
 800b980:	4628      	mov	r0, r5
 800b982:	4639      	mov	r1, r7
 800b984:	f7f5 fb6e 	bl	8001064 <__aeabi_d2lz>
 800b988:	f7f4 fd78 	bl	800047c <__aeabi_l2d>
 800b98c:	4602      	mov	r2, r0
 800b98e:	460b      	mov	r3, r1
 800b990:	4628      	mov	r0, r5
 800b992:	4639      	mov	r1, r7
 800b994:	f7f4 fbe8 	bl	8000168 <__aeabi_dsub>
 800b998:	460b      	mov	r3, r1
 800b99a:	4602      	mov	r2, r0
 800b99c:	f3c9 0a13 	ubfx	sl, r9, #0, #20
 800b9a0:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
 800b9a4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b9a6:	ea4a 0a08 	orr.w	sl, sl, r8
 800b9aa:	ea5a 0a03 	orrs.w	sl, sl, r3
 800b9ae:	d06c      	beq.n	800ba8a <_strtod_l+0xbaa>
 800b9b0:	a309      	add	r3, pc, #36	; (adr r3, 800b9d8 <_strtod_l+0xaf8>)
 800b9b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b9b6:	f7f5 f801 	bl	80009bc <__aeabi_dcmplt>
 800b9ba:	2800      	cmp	r0, #0
 800b9bc:	f47f acd8 	bne.w	800b370 <_strtod_l+0x490>
 800b9c0:	a307      	add	r3, pc, #28	; (adr r3, 800b9e0 <_strtod_l+0xb00>)
 800b9c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b9c6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800b9ca:	f7f5 f815 	bl	80009f8 <__aeabi_dcmpgt>
 800b9ce:	2800      	cmp	r0, #0
 800b9d0:	d08c      	beq.n	800b8ec <_strtod_l+0xa0c>
 800b9d2:	e4cd      	b.n	800b370 <_strtod_l+0x490>
 800b9d4:	f3af 8000 	nop.w
 800b9d8:	94a03595 	.word	0x94a03595
 800b9dc:	3fdfffff 	.word	0x3fdfffff
 800b9e0:	35afe535 	.word	0x35afe535
 800b9e4:	3fe00000 	.word	0x3fe00000
 800b9e8:	000fffff 	.word	0x000fffff
 800b9ec:	7ff00000 	.word	0x7ff00000
 800b9f0:	7fefffff 	.word	0x7fefffff
 800b9f4:	3ff00000 	.word	0x3ff00000
 800b9f8:	3fe00000 	.word	0x3fe00000
 800b9fc:	7fe00000 	.word	0x7fe00000
 800ba00:	7c9fffff 	.word	0x7c9fffff
 800ba04:	bff00000 	.word	0xbff00000
 800ba08:	9b05      	ldr	r3, [sp, #20]
 800ba0a:	b333      	cbz	r3, 800ba5a <_strtod_l+0xb7a>
 800ba0c:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800ba0e:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 800ba12:	d822      	bhi.n	800ba5a <_strtod_l+0xb7a>
 800ba14:	a328      	add	r3, pc, #160	; (adr r3, 800bab8 <_strtod_l+0xbd8>)
 800ba16:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ba1a:	4628      	mov	r0, r5
 800ba1c:	4639      	mov	r1, r7
 800ba1e:	f7f4 ffd7 	bl	80009d0 <__aeabi_dcmple>
 800ba22:	b1a0      	cbz	r0, 800ba4e <_strtod_l+0xb6e>
 800ba24:	4639      	mov	r1, r7
 800ba26:	4628      	mov	r0, r5
 800ba28:	f7f5 f82e 	bl	8000a88 <__aeabi_d2uiz>
 800ba2c:	2801      	cmp	r0, #1
 800ba2e:	bf38      	it	cc
 800ba30:	2001      	movcc	r0, #1
 800ba32:	f7f4 fcd7 	bl	80003e4 <__aeabi_ui2d>
 800ba36:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800ba38:	4605      	mov	r5, r0
 800ba3a:	460f      	mov	r7, r1
 800ba3c:	bb03      	cbnz	r3, 800ba80 <_strtod_l+0xba0>
 800ba3e:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800ba42:	9014      	str	r0, [sp, #80]	; 0x50
 800ba44:	9315      	str	r3, [sp, #84]	; 0x54
 800ba46:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 800ba4a:	e9cd 2310 	strd	r2, r3, [sp, #64]	; 0x40
 800ba4e:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800ba50:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800ba52:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 800ba56:	1a9b      	subs	r3, r3, r2
 800ba58:	9311      	str	r3, [sp, #68]	; 0x44
 800ba5a:	980c      	ldr	r0, [sp, #48]	; 0x30
 800ba5c:	990f      	ldr	r1, [sp, #60]	; 0x3c
 800ba5e:	e9dd 8910 	ldrd	r8, r9, [sp, #64]	; 0x40
 800ba62:	f7ff f8e9 	bl	800ac38 <__ulp>
 800ba66:	4602      	mov	r2, r0
 800ba68:	460b      	mov	r3, r1
 800ba6a:	4640      	mov	r0, r8
 800ba6c:	4649      	mov	r1, r9
 800ba6e:	f7f4 fd33 	bl	80004d8 <__aeabi_dmul>
 800ba72:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800ba74:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800ba76:	f7f4 fb79 	bl	800016c <__adddf3>
 800ba7a:	4680      	mov	r8, r0
 800ba7c:	4689      	mov	r9, r1
 800ba7e:	e774      	b.n	800b96a <_strtod_l+0xa8a>
 800ba80:	4602      	mov	r2, r0
 800ba82:	460b      	mov	r3, r1
 800ba84:	e9cd 2314 	strd	r2, r3, [sp, #80]	; 0x50
 800ba88:	e7dd      	b.n	800ba46 <_strtod_l+0xb66>
 800ba8a:	a30d      	add	r3, pc, #52	; (adr r3, 800bac0 <_strtod_l+0xbe0>)
 800ba8c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ba90:	f7f4 ff94 	bl	80009bc <__aeabi_dcmplt>
 800ba94:	e79b      	b.n	800b9ce <_strtod_l+0xaee>
 800ba96:	2300      	movs	r3, #0
 800ba98:	930e      	str	r3, [sp, #56]	; 0x38
 800ba9a:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800ba9c:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800ba9e:	6013      	str	r3, [r2, #0]
 800baa0:	f7ff ba5b 	b.w	800af5a <_strtod_l+0x7a>
 800baa4:	2a65      	cmp	r2, #101	; 0x65
 800baa6:	f43f ab52 	beq.w	800b14e <_strtod_l+0x26e>
 800baaa:	2a45      	cmp	r2, #69	; 0x45
 800baac:	f43f ab4f 	beq.w	800b14e <_strtod_l+0x26e>
 800bab0:	2301      	movs	r3, #1
 800bab2:	f7ff bb87 	b.w	800b1c4 <_strtod_l+0x2e4>
 800bab6:	bf00      	nop
 800bab8:	ffc00000 	.word	0xffc00000
 800babc:	41dfffff 	.word	0x41dfffff
 800bac0:	94a03595 	.word	0x94a03595
 800bac4:	3fcfffff 	.word	0x3fcfffff

0800bac8 <_strtod_r>:
 800bac8:	4b01      	ldr	r3, [pc, #4]	; (800bad0 <_strtod_r+0x8>)
 800baca:	f7ff ba09 	b.w	800aee0 <_strtod_l>
 800bace:	bf00      	nop
 800bad0:	200000cc 	.word	0x200000cc

0800bad4 <_strtol_l.constprop.0>:
 800bad4:	2b01      	cmp	r3, #1
 800bad6:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800bada:	4686      	mov	lr, r0
 800badc:	4690      	mov	r8, r2
 800bade:	d001      	beq.n	800bae4 <_strtol_l.constprop.0+0x10>
 800bae0:	2b24      	cmp	r3, #36	; 0x24
 800bae2:	d906      	bls.n	800baf2 <_strtol_l.constprop.0+0x1e>
 800bae4:	f7fd fd84 	bl	80095f0 <__errno>
 800bae8:	2316      	movs	r3, #22
 800baea:	6003      	str	r3, [r0, #0]
 800baec:	2000      	movs	r0, #0
 800baee:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800baf2:	460d      	mov	r5, r1
 800baf4:	4835      	ldr	r0, [pc, #212]	; (800bbcc <_strtol_l.constprop.0+0xf8>)
 800baf6:	462a      	mov	r2, r5
 800baf8:	f815 4b01 	ldrb.w	r4, [r5], #1
 800bafc:	5d06      	ldrb	r6, [r0, r4]
 800bafe:	f016 0608 	ands.w	r6, r6, #8
 800bb02:	d1f8      	bne.n	800baf6 <_strtol_l.constprop.0+0x22>
 800bb04:	2c2d      	cmp	r4, #45	; 0x2d
 800bb06:	d12e      	bne.n	800bb66 <_strtol_l.constprop.0+0x92>
 800bb08:	2601      	movs	r6, #1
 800bb0a:	782c      	ldrb	r4, [r5, #0]
 800bb0c:	1c95      	adds	r5, r2, #2
 800bb0e:	2b00      	cmp	r3, #0
 800bb10:	d057      	beq.n	800bbc2 <_strtol_l.constprop.0+0xee>
 800bb12:	2b10      	cmp	r3, #16
 800bb14:	d109      	bne.n	800bb2a <_strtol_l.constprop.0+0x56>
 800bb16:	2c30      	cmp	r4, #48	; 0x30
 800bb18:	d107      	bne.n	800bb2a <_strtol_l.constprop.0+0x56>
 800bb1a:	782a      	ldrb	r2, [r5, #0]
 800bb1c:	f002 02df 	and.w	r2, r2, #223	; 0xdf
 800bb20:	2a58      	cmp	r2, #88	; 0x58
 800bb22:	d149      	bne.n	800bbb8 <_strtol_l.constprop.0+0xe4>
 800bb24:	2310      	movs	r3, #16
 800bb26:	786c      	ldrb	r4, [r5, #1]
 800bb28:	3502      	adds	r5, #2
 800bb2a:	2200      	movs	r2, #0
 800bb2c:	f106 4c00 	add.w	ip, r6, #2147483648	; 0x80000000
 800bb30:	f10c 3cff 	add.w	ip, ip, #4294967295
 800bb34:	fbbc f9f3 	udiv	r9, ip, r3
 800bb38:	4610      	mov	r0, r2
 800bb3a:	fb03 ca19 	mls	sl, r3, r9, ip
 800bb3e:	f1a4 0730 	sub.w	r7, r4, #48	; 0x30
 800bb42:	2f09      	cmp	r7, #9
 800bb44:	d814      	bhi.n	800bb70 <_strtol_l.constprop.0+0x9c>
 800bb46:	463c      	mov	r4, r7
 800bb48:	42a3      	cmp	r3, r4
 800bb4a:	dd20      	ble.n	800bb8e <_strtol_l.constprop.0+0xba>
 800bb4c:	1c57      	adds	r7, r2, #1
 800bb4e:	d007      	beq.n	800bb60 <_strtol_l.constprop.0+0x8c>
 800bb50:	4581      	cmp	r9, r0
 800bb52:	d319      	bcc.n	800bb88 <_strtol_l.constprop.0+0xb4>
 800bb54:	d101      	bne.n	800bb5a <_strtol_l.constprop.0+0x86>
 800bb56:	45a2      	cmp	sl, r4
 800bb58:	db16      	blt.n	800bb88 <_strtol_l.constprop.0+0xb4>
 800bb5a:	2201      	movs	r2, #1
 800bb5c:	fb00 4003 	mla	r0, r0, r3, r4
 800bb60:	f815 4b01 	ldrb.w	r4, [r5], #1
 800bb64:	e7eb      	b.n	800bb3e <_strtol_l.constprop.0+0x6a>
 800bb66:	2c2b      	cmp	r4, #43	; 0x2b
 800bb68:	bf04      	itt	eq
 800bb6a:	782c      	ldrbeq	r4, [r5, #0]
 800bb6c:	1c95      	addeq	r5, r2, #2
 800bb6e:	e7ce      	b.n	800bb0e <_strtol_l.constprop.0+0x3a>
 800bb70:	f1a4 0741 	sub.w	r7, r4, #65	; 0x41
 800bb74:	2f19      	cmp	r7, #25
 800bb76:	d801      	bhi.n	800bb7c <_strtol_l.constprop.0+0xa8>
 800bb78:	3c37      	subs	r4, #55	; 0x37
 800bb7a:	e7e5      	b.n	800bb48 <_strtol_l.constprop.0+0x74>
 800bb7c:	f1a4 0761 	sub.w	r7, r4, #97	; 0x61
 800bb80:	2f19      	cmp	r7, #25
 800bb82:	d804      	bhi.n	800bb8e <_strtol_l.constprop.0+0xba>
 800bb84:	3c57      	subs	r4, #87	; 0x57
 800bb86:	e7df      	b.n	800bb48 <_strtol_l.constprop.0+0x74>
 800bb88:	f04f 32ff 	mov.w	r2, #4294967295
 800bb8c:	e7e8      	b.n	800bb60 <_strtol_l.constprop.0+0x8c>
 800bb8e:	1c53      	adds	r3, r2, #1
 800bb90:	d108      	bne.n	800bba4 <_strtol_l.constprop.0+0xd0>
 800bb92:	2322      	movs	r3, #34	; 0x22
 800bb94:	4660      	mov	r0, ip
 800bb96:	f8ce 3000 	str.w	r3, [lr]
 800bb9a:	f1b8 0f00 	cmp.w	r8, #0
 800bb9e:	d0a6      	beq.n	800baee <_strtol_l.constprop.0+0x1a>
 800bba0:	1e69      	subs	r1, r5, #1
 800bba2:	e006      	b.n	800bbb2 <_strtol_l.constprop.0+0xde>
 800bba4:	b106      	cbz	r6, 800bba8 <_strtol_l.constprop.0+0xd4>
 800bba6:	4240      	negs	r0, r0
 800bba8:	f1b8 0f00 	cmp.w	r8, #0
 800bbac:	d09f      	beq.n	800baee <_strtol_l.constprop.0+0x1a>
 800bbae:	2a00      	cmp	r2, #0
 800bbb0:	d1f6      	bne.n	800bba0 <_strtol_l.constprop.0+0xcc>
 800bbb2:	f8c8 1000 	str.w	r1, [r8]
 800bbb6:	e79a      	b.n	800baee <_strtol_l.constprop.0+0x1a>
 800bbb8:	2430      	movs	r4, #48	; 0x30
 800bbba:	2b00      	cmp	r3, #0
 800bbbc:	d1b5      	bne.n	800bb2a <_strtol_l.constprop.0+0x56>
 800bbbe:	2308      	movs	r3, #8
 800bbc0:	e7b3      	b.n	800bb2a <_strtol_l.constprop.0+0x56>
 800bbc2:	2c30      	cmp	r4, #48	; 0x30
 800bbc4:	d0a9      	beq.n	800bb1a <_strtol_l.constprop.0+0x46>
 800bbc6:	230a      	movs	r3, #10
 800bbc8:	e7af      	b.n	800bb2a <_strtol_l.constprop.0+0x56>
 800bbca:	bf00      	nop
 800bbcc:	0800d069 	.word	0x0800d069

0800bbd0 <_strtol_r>:
 800bbd0:	f7ff bf80 	b.w	800bad4 <_strtol_l.constprop.0>

0800bbd4 <__ssputs_r>:
 800bbd4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800bbd8:	461f      	mov	r7, r3
 800bbda:	688e      	ldr	r6, [r1, #8]
 800bbdc:	4682      	mov	sl, r0
 800bbde:	42be      	cmp	r6, r7
 800bbe0:	460c      	mov	r4, r1
 800bbe2:	4690      	mov	r8, r2
 800bbe4:	680b      	ldr	r3, [r1, #0]
 800bbe6:	d82c      	bhi.n	800bc42 <__ssputs_r+0x6e>
 800bbe8:	898a      	ldrh	r2, [r1, #12]
 800bbea:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800bbee:	d026      	beq.n	800bc3e <__ssputs_r+0x6a>
 800bbf0:	6965      	ldr	r5, [r4, #20]
 800bbf2:	6909      	ldr	r1, [r1, #16]
 800bbf4:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800bbf8:	eba3 0901 	sub.w	r9, r3, r1
 800bbfc:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800bc00:	1c7b      	adds	r3, r7, #1
 800bc02:	444b      	add	r3, r9
 800bc04:	106d      	asrs	r5, r5, #1
 800bc06:	429d      	cmp	r5, r3
 800bc08:	bf38      	it	cc
 800bc0a:	461d      	movcc	r5, r3
 800bc0c:	0553      	lsls	r3, r2, #21
 800bc0e:	d527      	bpl.n	800bc60 <__ssputs_r+0x8c>
 800bc10:	4629      	mov	r1, r5
 800bc12:	f7fe fc19 	bl	800a448 <_malloc_r>
 800bc16:	4606      	mov	r6, r0
 800bc18:	b360      	cbz	r0, 800bc74 <__ssputs_r+0xa0>
 800bc1a:	464a      	mov	r2, r9
 800bc1c:	6921      	ldr	r1, [r4, #16]
 800bc1e:	f7fd fd22 	bl	8009666 <memcpy>
 800bc22:	89a3      	ldrh	r3, [r4, #12]
 800bc24:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800bc28:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800bc2c:	81a3      	strh	r3, [r4, #12]
 800bc2e:	6126      	str	r6, [r4, #16]
 800bc30:	444e      	add	r6, r9
 800bc32:	6026      	str	r6, [r4, #0]
 800bc34:	463e      	mov	r6, r7
 800bc36:	6165      	str	r5, [r4, #20]
 800bc38:	eba5 0509 	sub.w	r5, r5, r9
 800bc3c:	60a5      	str	r5, [r4, #8]
 800bc3e:	42be      	cmp	r6, r7
 800bc40:	d900      	bls.n	800bc44 <__ssputs_r+0x70>
 800bc42:	463e      	mov	r6, r7
 800bc44:	4632      	mov	r2, r6
 800bc46:	4641      	mov	r1, r8
 800bc48:	6820      	ldr	r0, [r4, #0]
 800bc4a:	f000 fb9d 	bl	800c388 <memmove>
 800bc4e:	2000      	movs	r0, #0
 800bc50:	68a3      	ldr	r3, [r4, #8]
 800bc52:	1b9b      	subs	r3, r3, r6
 800bc54:	60a3      	str	r3, [r4, #8]
 800bc56:	6823      	ldr	r3, [r4, #0]
 800bc58:	4433      	add	r3, r6
 800bc5a:	6023      	str	r3, [r4, #0]
 800bc5c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800bc60:	462a      	mov	r2, r5
 800bc62:	f000 ff70 	bl	800cb46 <_realloc_r>
 800bc66:	4606      	mov	r6, r0
 800bc68:	2800      	cmp	r0, #0
 800bc6a:	d1e0      	bne.n	800bc2e <__ssputs_r+0x5a>
 800bc6c:	4650      	mov	r0, sl
 800bc6e:	6921      	ldr	r1, [r4, #16]
 800bc70:	f7fe fb7a 	bl	800a368 <_free_r>
 800bc74:	230c      	movs	r3, #12
 800bc76:	f8ca 3000 	str.w	r3, [sl]
 800bc7a:	89a3      	ldrh	r3, [r4, #12]
 800bc7c:	f04f 30ff 	mov.w	r0, #4294967295
 800bc80:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800bc84:	81a3      	strh	r3, [r4, #12]
 800bc86:	e7e9      	b.n	800bc5c <__ssputs_r+0x88>

0800bc88 <_svfiprintf_r>:
 800bc88:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bc8c:	4698      	mov	r8, r3
 800bc8e:	898b      	ldrh	r3, [r1, #12]
 800bc90:	4607      	mov	r7, r0
 800bc92:	061b      	lsls	r3, r3, #24
 800bc94:	460d      	mov	r5, r1
 800bc96:	4614      	mov	r4, r2
 800bc98:	b09d      	sub	sp, #116	; 0x74
 800bc9a:	d50e      	bpl.n	800bcba <_svfiprintf_r+0x32>
 800bc9c:	690b      	ldr	r3, [r1, #16]
 800bc9e:	b963      	cbnz	r3, 800bcba <_svfiprintf_r+0x32>
 800bca0:	2140      	movs	r1, #64	; 0x40
 800bca2:	f7fe fbd1 	bl	800a448 <_malloc_r>
 800bca6:	6028      	str	r0, [r5, #0]
 800bca8:	6128      	str	r0, [r5, #16]
 800bcaa:	b920      	cbnz	r0, 800bcb6 <_svfiprintf_r+0x2e>
 800bcac:	230c      	movs	r3, #12
 800bcae:	603b      	str	r3, [r7, #0]
 800bcb0:	f04f 30ff 	mov.w	r0, #4294967295
 800bcb4:	e0d0      	b.n	800be58 <_svfiprintf_r+0x1d0>
 800bcb6:	2340      	movs	r3, #64	; 0x40
 800bcb8:	616b      	str	r3, [r5, #20]
 800bcba:	2300      	movs	r3, #0
 800bcbc:	9309      	str	r3, [sp, #36]	; 0x24
 800bcbe:	2320      	movs	r3, #32
 800bcc0:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800bcc4:	2330      	movs	r3, #48	; 0x30
 800bcc6:	f04f 0901 	mov.w	r9, #1
 800bcca:	f8cd 800c 	str.w	r8, [sp, #12]
 800bcce:	f8df 81a0 	ldr.w	r8, [pc, #416]	; 800be70 <_svfiprintf_r+0x1e8>
 800bcd2:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800bcd6:	4623      	mov	r3, r4
 800bcd8:	469a      	mov	sl, r3
 800bcda:	f813 2b01 	ldrb.w	r2, [r3], #1
 800bcde:	b10a      	cbz	r2, 800bce4 <_svfiprintf_r+0x5c>
 800bce0:	2a25      	cmp	r2, #37	; 0x25
 800bce2:	d1f9      	bne.n	800bcd8 <_svfiprintf_r+0x50>
 800bce4:	ebba 0b04 	subs.w	fp, sl, r4
 800bce8:	d00b      	beq.n	800bd02 <_svfiprintf_r+0x7a>
 800bcea:	465b      	mov	r3, fp
 800bcec:	4622      	mov	r2, r4
 800bcee:	4629      	mov	r1, r5
 800bcf0:	4638      	mov	r0, r7
 800bcf2:	f7ff ff6f 	bl	800bbd4 <__ssputs_r>
 800bcf6:	3001      	adds	r0, #1
 800bcf8:	f000 80a9 	beq.w	800be4e <_svfiprintf_r+0x1c6>
 800bcfc:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800bcfe:	445a      	add	r2, fp
 800bd00:	9209      	str	r2, [sp, #36]	; 0x24
 800bd02:	f89a 3000 	ldrb.w	r3, [sl]
 800bd06:	2b00      	cmp	r3, #0
 800bd08:	f000 80a1 	beq.w	800be4e <_svfiprintf_r+0x1c6>
 800bd0c:	2300      	movs	r3, #0
 800bd0e:	f04f 32ff 	mov.w	r2, #4294967295
 800bd12:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800bd16:	f10a 0a01 	add.w	sl, sl, #1
 800bd1a:	9304      	str	r3, [sp, #16]
 800bd1c:	9307      	str	r3, [sp, #28]
 800bd1e:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800bd22:	931a      	str	r3, [sp, #104]	; 0x68
 800bd24:	4654      	mov	r4, sl
 800bd26:	2205      	movs	r2, #5
 800bd28:	f814 1b01 	ldrb.w	r1, [r4], #1
 800bd2c:	4850      	ldr	r0, [pc, #320]	; (800be70 <_svfiprintf_r+0x1e8>)
 800bd2e:	f7fd fc8c 	bl	800964a <memchr>
 800bd32:	9a04      	ldr	r2, [sp, #16]
 800bd34:	b9d8      	cbnz	r0, 800bd6e <_svfiprintf_r+0xe6>
 800bd36:	06d0      	lsls	r0, r2, #27
 800bd38:	bf44      	itt	mi
 800bd3a:	2320      	movmi	r3, #32
 800bd3c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800bd40:	0711      	lsls	r1, r2, #28
 800bd42:	bf44      	itt	mi
 800bd44:	232b      	movmi	r3, #43	; 0x2b
 800bd46:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800bd4a:	f89a 3000 	ldrb.w	r3, [sl]
 800bd4e:	2b2a      	cmp	r3, #42	; 0x2a
 800bd50:	d015      	beq.n	800bd7e <_svfiprintf_r+0xf6>
 800bd52:	4654      	mov	r4, sl
 800bd54:	2000      	movs	r0, #0
 800bd56:	f04f 0c0a 	mov.w	ip, #10
 800bd5a:	9a07      	ldr	r2, [sp, #28]
 800bd5c:	4621      	mov	r1, r4
 800bd5e:	f811 3b01 	ldrb.w	r3, [r1], #1
 800bd62:	3b30      	subs	r3, #48	; 0x30
 800bd64:	2b09      	cmp	r3, #9
 800bd66:	d94d      	bls.n	800be04 <_svfiprintf_r+0x17c>
 800bd68:	b1b0      	cbz	r0, 800bd98 <_svfiprintf_r+0x110>
 800bd6a:	9207      	str	r2, [sp, #28]
 800bd6c:	e014      	b.n	800bd98 <_svfiprintf_r+0x110>
 800bd6e:	eba0 0308 	sub.w	r3, r0, r8
 800bd72:	fa09 f303 	lsl.w	r3, r9, r3
 800bd76:	4313      	orrs	r3, r2
 800bd78:	46a2      	mov	sl, r4
 800bd7a:	9304      	str	r3, [sp, #16]
 800bd7c:	e7d2      	b.n	800bd24 <_svfiprintf_r+0x9c>
 800bd7e:	9b03      	ldr	r3, [sp, #12]
 800bd80:	1d19      	adds	r1, r3, #4
 800bd82:	681b      	ldr	r3, [r3, #0]
 800bd84:	9103      	str	r1, [sp, #12]
 800bd86:	2b00      	cmp	r3, #0
 800bd88:	bfbb      	ittet	lt
 800bd8a:	425b      	neglt	r3, r3
 800bd8c:	f042 0202 	orrlt.w	r2, r2, #2
 800bd90:	9307      	strge	r3, [sp, #28]
 800bd92:	9307      	strlt	r3, [sp, #28]
 800bd94:	bfb8      	it	lt
 800bd96:	9204      	strlt	r2, [sp, #16]
 800bd98:	7823      	ldrb	r3, [r4, #0]
 800bd9a:	2b2e      	cmp	r3, #46	; 0x2e
 800bd9c:	d10c      	bne.n	800bdb8 <_svfiprintf_r+0x130>
 800bd9e:	7863      	ldrb	r3, [r4, #1]
 800bda0:	2b2a      	cmp	r3, #42	; 0x2a
 800bda2:	d134      	bne.n	800be0e <_svfiprintf_r+0x186>
 800bda4:	9b03      	ldr	r3, [sp, #12]
 800bda6:	3402      	adds	r4, #2
 800bda8:	1d1a      	adds	r2, r3, #4
 800bdaa:	681b      	ldr	r3, [r3, #0]
 800bdac:	9203      	str	r2, [sp, #12]
 800bdae:	2b00      	cmp	r3, #0
 800bdb0:	bfb8      	it	lt
 800bdb2:	f04f 33ff 	movlt.w	r3, #4294967295
 800bdb6:	9305      	str	r3, [sp, #20]
 800bdb8:	f8df a0b8 	ldr.w	sl, [pc, #184]	; 800be74 <_svfiprintf_r+0x1ec>
 800bdbc:	2203      	movs	r2, #3
 800bdbe:	4650      	mov	r0, sl
 800bdc0:	7821      	ldrb	r1, [r4, #0]
 800bdc2:	f7fd fc42 	bl	800964a <memchr>
 800bdc6:	b138      	cbz	r0, 800bdd8 <_svfiprintf_r+0x150>
 800bdc8:	2240      	movs	r2, #64	; 0x40
 800bdca:	9b04      	ldr	r3, [sp, #16]
 800bdcc:	eba0 000a 	sub.w	r0, r0, sl
 800bdd0:	4082      	lsls	r2, r0
 800bdd2:	4313      	orrs	r3, r2
 800bdd4:	3401      	adds	r4, #1
 800bdd6:	9304      	str	r3, [sp, #16]
 800bdd8:	f814 1b01 	ldrb.w	r1, [r4], #1
 800bddc:	2206      	movs	r2, #6
 800bdde:	4826      	ldr	r0, [pc, #152]	; (800be78 <_svfiprintf_r+0x1f0>)
 800bde0:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800bde4:	f7fd fc31 	bl	800964a <memchr>
 800bde8:	2800      	cmp	r0, #0
 800bdea:	d038      	beq.n	800be5e <_svfiprintf_r+0x1d6>
 800bdec:	4b23      	ldr	r3, [pc, #140]	; (800be7c <_svfiprintf_r+0x1f4>)
 800bdee:	bb1b      	cbnz	r3, 800be38 <_svfiprintf_r+0x1b0>
 800bdf0:	9b03      	ldr	r3, [sp, #12]
 800bdf2:	3307      	adds	r3, #7
 800bdf4:	f023 0307 	bic.w	r3, r3, #7
 800bdf8:	3308      	adds	r3, #8
 800bdfa:	9303      	str	r3, [sp, #12]
 800bdfc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800bdfe:	4433      	add	r3, r6
 800be00:	9309      	str	r3, [sp, #36]	; 0x24
 800be02:	e768      	b.n	800bcd6 <_svfiprintf_r+0x4e>
 800be04:	460c      	mov	r4, r1
 800be06:	2001      	movs	r0, #1
 800be08:	fb0c 3202 	mla	r2, ip, r2, r3
 800be0c:	e7a6      	b.n	800bd5c <_svfiprintf_r+0xd4>
 800be0e:	2300      	movs	r3, #0
 800be10:	f04f 0c0a 	mov.w	ip, #10
 800be14:	4619      	mov	r1, r3
 800be16:	3401      	adds	r4, #1
 800be18:	9305      	str	r3, [sp, #20]
 800be1a:	4620      	mov	r0, r4
 800be1c:	f810 2b01 	ldrb.w	r2, [r0], #1
 800be20:	3a30      	subs	r2, #48	; 0x30
 800be22:	2a09      	cmp	r2, #9
 800be24:	d903      	bls.n	800be2e <_svfiprintf_r+0x1a6>
 800be26:	2b00      	cmp	r3, #0
 800be28:	d0c6      	beq.n	800bdb8 <_svfiprintf_r+0x130>
 800be2a:	9105      	str	r1, [sp, #20]
 800be2c:	e7c4      	b.n	800bdb8 <_svfiprintf_r+0x130>
 800be2e:	4604      	mov	r4, r0
 800be30:	2301      	movs	r3, #1
 800be32:	fb0c 2101 	mla	r1, ip, r1, r2
 800be36:	e7f0      	b.n	800be1a <_svfiprintf_r+0x192>
 800be38:	ab03      	add	r3, sp, #12
 800be3a:	9300      	str	r3, [sp, #0]
 800be3c:	462a      	mov	r2, r5
 800be3e:	4638      	mov	r0, r7
 800be40:	4b0f      	ldr	r3, [pc, #60]	; (800be80 <_svfiprintf_r+0x1f8>)
 800be42:	a904      	add	r1, sp, #16
 800be44:	f7fc fc7a 	bl	800873c <_printf_float>
 800be48:	1c42      	adds	r2, r0, #1
 800be4a:	4606      	mov	r6, r0
 800be4c:	d1d6      	bne.n	800bdfc <_svfiprintf_r+0x174>
 800be4e:	89ab      	ldrh	r3, [r5, #12]
 800be50:	065b      	lsls	r3, r3, #25
 800be52:	f53f af2d 	bmi.w	800bcb0 <_svfiprintf_r+0x28>
 800be56:	9809      	ldr	r0, [sp, #36]	; 0x24
 800be58:	b01d      	add	sp, #116	; 0x74
 800be5a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800be5e:	ab03      	add	r3, sp, #12
 800be60:	9300      	str	r3, [sp, #0]
 800be62:	462a      	mov	r2, r5
 800be64:	4638      	mov	r0, r7
 800be66:	4b06      	ldr	r3, [pc, #24]	; (800be80 <_svfiprintf_r+0x1f8>)
 800be68:	a904      	add	r1, sp, #16
 800be6a:	f7fc ff07 	bl	8008c7c <_printf_i>
 800be6e:	e7eb      	b.n	800be48 <_svfiprintf_r+0x1c0>
 800be70:	0800d169 	.word	0x0800d169
 800be74:	0800d16f 	.word	0x0800d16f
 800be78:	0800d173 	.word	0x0800d173
 800be7c:	0800873d 	.word	0x0800873d
 800be80:	0800bbd5 	.word	0x0800bbd5

0800be84 <__sfputc_r>:
 800be84:	6893      	ldr	r3, [r2, #8]
 800be86:	b410      	push	{r4}
 800be88:	3b01      	subs	r3, #1
 800be8a:	2b00      	cmp	r3, #0
 800be8c:	6093      	str	r3, [r2, #8]
 800be8e:	da07      	bge.n	800bea0 <__sfputc_r+0x1c>
 800be90:	6994      	ldr	r4, [r2, #24]
 800be92:	42a3      	cmp	r3, r4
 800be94:	db01      	blt.n	800be9a <__sfputc_r+0x16>
 800be96:	290a      	cmp	r1, #10
 800be98:	d102      	bne.n	800bea0 <__sfputc_r+0x1c>
 800be9a:	bc10      	pop	{r4}
 800be9c:	f000 b9de 	b.w	800c25c <__swbuf_r>
 800bea0:	6813      	ldr	r3, [r2, #0]
 800bea2:	1c58      	adds	r0, r3, #1
 800bea4:	6010      	str	r0, [r2, #0]
 800bea6:	7019      	strb	r1, [r3, #0]
 800bea8:	4608      	mov	r0, r1
 800beaa:	bc10      	pop	{r4}
 800beac:	4770      	bx	lr

0800beae <__sfputs_r>:
 800beae:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800beb0:	4606      	mov	r6, r0
 800beb2:	460f      	mov	r7, r1
 800beb4:	4614      	mov	r4, r2
 800beb6:	18d5      	adds	r5, r2, r3
 800beb8:	42ac      	cmp	r4, r5
 800beba:	d101      	bne.n	800bec0 <__sfputs_r+0x12>
 800bebc:	2000      	movs	r0, #0
 800bebe:	e007      	b.n	800bed0 <__sfputs_r+0x22>
 800bec0:	463a      	mov	r2, r7
 800bec2:	4630      	mov	r0, r6
 800bec4:	f814 1b01 	ldrb.w	r1, [r4], #1
 800bec8:	f7ff ffdc 	bl	800be84 <__sfputc_r>
 800becc:	1c43      	adds	r3, r0, #1
 800bece:	d1f3      	bne.n	800beb8 <__sfputs_r+0xa>
 800bed0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800bed4 <_vfiprintf_r>:
 800bed4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bed8:	460d      	mov	r5, r1
 800beda:	4614      	mov	r4, r2
 800bedc:	4698      	mov	r8, r3
 800bede:	4606      	mov	r6, r0
 800bee0:	b09d      	sub	sp, #116	; 0x74
 800bee2:	b118      	cbz	r0, 800beec <_vfiprintf_r+0x18>
 800bee4:	6a03      	ldr	r3, [r0, #32]
 800bee6:	b90b      	cbnz	r3, 800beec <_vfiprintf_r+0x18>
 800bee8:	f7fd fa84 	bl	80093f4 <__sinit>
 800beec:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800beee:	07d9      	lsls	r1, r3, #31
 800bef0:	d405      	bmi.n	800befe <_vfiprintf_r+0x2a>
 800bef2:	89ab      	ldrh	r3, [r5, #12]
 800bef4:	059a      	lsls	r2, r3, #22
 800bef6:	d402      	bmi.n	800befe <_vfiprintf_r+0x2a>
 800bef8:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800befa:	f7fd fba4 	bl	8009646 <__retarget_lock_acquire_recursive>
 800befe:	89ab      	ldrh	r3, [r5, #12]
 800bf00:	071b      	lsls	r3, r3, #28
 800bf02:	d501      	bpl.n	800bf08 <_vfiprintf_r+0x34>
 800bf04:	692b      	ldr	r3, [r5, #16]
 800bf06:	b99b      	cbnz	r3, 800bf30 <_vfiprintf_r+0x5c>
 800bf08:	4629      	mov	r1, r5
 800bf0a:	4630      	mov	r0, r6
 800bf0c:	f000 f9e4 	bl	800c2d8 <__swsetup_r>
 800bf10:	b170      	cbz	r0, 800bf30 <_vfiprintf_r+0x5c>
 800bf12:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800bf14:	07dc      	lsls	r4, r3, #31
 800bf16:	d504      	bpl.n	800bf22 <_vfiprintf_r+0x4e>
 800bf18:	f04f 30ff 	mov.w	r0, #4294967295
 800bf1c:	b01d      	add	sp, #116	; 0x74
 800bf1e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bf22:	89ab      	ldrh	r3, [r5, #12]
 800bf24:	0598      	lsls	r0, r3, #22
 800bf26:	d4f7      	bmi.n	800bf18 <_vfiprintf_r+0x44>
 800bf28:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800bf2a:	f7fd fb8d 	bl	8009648 <__retarget_lock_release_recursive>
 800bf2e:	e7f3      	b.n	800bf18 <_vfiprintf_r+0x44>
 800bf30:	2300      	movs	r3, #0
 800bf32:	9309      	str	r3, [sp, #36]	; 0x24
 800bf34:	2320      	movs	r3, #32
 800bf36:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800bf3a:	2330      	movs	r3, #48	; 0x30
 800bf3c:	f04f 0901 	mov.w	r9, #1
 800bf40:	f8cd 800c 	str.w	r8, [sp, #12]
 800bf44:	f8df 81ac 	ldr.w	r8, [pc, #428]	; 800c0f4 <_vfiprintf_r+0x220>
 800bf48:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800bf4c:	4623      	mov	r3, r4
 800bf4e:	469a      	mov	sl, r3
 800bf50:	f813 2b01 	ldrb.w	r2, [r3], #1
 800bf54:	b10a      	cbz	r2, 800bf5a <_vfiprintf_r+0x86>
 800bf56:	2a25      	cmp	r2, #37	; 0x25
 800bf58:	d1f9      	bne.n	800bf4e <_vfiprintf_r+0x7a>
 800bf5a:	ebba 0b04 	subs.w	fp, sl, r4
 800bf5e:	d00b      	beq.n	800bf78 <_vfiprintf_r+0xa4>
 800bf60:	465b      	mov	r3, fp
 800bf62:	4622      	mov	r2, r4
 800bf64:	4629      	mov	r1, r5
 800bf66:	4630      	mov	r0, r6
 800bf68:	f7ff ffa1 	bl	800beae <__sfputs_r>
 800bf6c:	3001      	adds	r0, #1
 800bf6e:	f000 80a9 	beq.w	800c0c4 <_vfiprintf_r+0x1f0>
 800bf72:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800bf74:	445a      	add	r2, fp
 800bf76:	9209      	str	r2, [sp, #36]	; 0x24
 800bf78:	f89a 3000 	ldrb.w	r3, [sl]
 800bf7c:	2b00      	cmp	r3, #0
 800bf7e:	f000 80a1 	beq.w	800c0c4 <_vfiprintf_r+0x1f0>
 800bf82:	2300      	movs	r3, #0
 800bf84:	f04f 32ff 	mov.w	r2, #4294967295
 800bf88:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800bf8c:	f10a 0a01 	add.w	sl, sl, #1
 800bf90:	9304      	str	r3, [sp, #16]
 800bf92:	9307      	str	r3, [sp, #28]
 800bf94:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800bf98:	931a      	str	r3, [sp, #104]	; 0x68
 800bf9a:	4654      	mov	r4, sl
 800bf9c:	2205      	movs	r2, #5
 800bf9e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800bfa2:	4854      	ldr	r0, [pc, #336]	; (800c0f4 <_vfiprintf_r+0x220>)
 800bfa4:	f7fd fb51 	bl	800964a <memchr>
 800bfa8:	9a04      	ldr	r2, [sp, #16]
 800bfaa:	b9d8      	cbnz	r0, 800bfe4 <_vfiprintf_r+0x110>
 800bfac:	06d1      	lsls	r1, r2, #27
 800bfae:	bf44      	itt	mi
 800bfb0:	2320      	movmi	r3, #32
 800bfb2:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800bfb6:	0713      	lsls	r3, r2, #28
 800bfb8:	bf44      	itt	mi
 800bfba:	232b      	movmi	r3, #43	; 0x2b
 800bfbc:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800bfc0:	f89a 3000 	ldrb.w	r3, [sl]
 800bfc4:	2b2a      	cmp	r3, #42	; 0x2a
 800bfc6:	d015      	beq.n	800bff4 <_vfiprintf_r+0x120>
 800bfc8:	4654      	mov	r4, sl
 800bfca:	2000      	movs	r0, #0
 800bfcc:	f04f 0c0a 	mov.w	ip, #10
 800bfd0:	9a07      	ldr	r2, [sp, #28]
 800bfd2:	4621      	mov	r1, r4
 800bfd4:	f811 3b01 	ldrb.w	r3, [r1], #1
 800bfd8:	3b30      	subs	r3, #48	; 0x30
 800bfda:	2b09      	cmp	r3, #9
 800bfdc:	d94d      	bls.n	800c07a <_vfiprintf_r+0x1a6>
 800bfde:	b1b0      	cbz	r0, 800c00e <_vfiprintf_r+0x13a>
 800bfe0:	9207      	str	r2, [sp, #28]
 800bfe2:	e014      	b.n	800c00e <_vfiprintf_r+0x13a>
 800bfe4:	eba0 0308 	sub.w	r3, r0, r8
 800bfe8:	fa09 f303 	lsl.w	r3, r9, r3
 800bfec:	4313      	orrs	r3, r2
 800bfee:	46a2      	mov	sl, r4
 800bff0:	9304      	str	r3, [sp, #16]
 800bff2:	e7d2      	b.n	800bf9a <_vfiprintf_r+0xc6>
 800bff4:	9b03      	ldr	r3, [sp, #12]
 800bff6:	1d19      	adds	r1, r3, #4
 800bff8:	681b      	ldr	r3, [r3, #0]
 800bffa:	9103      	str	r1, [sp, #12]
 800bffc:	2b00      	cmp	r3, #0
 800bffe:	bfbb      	ittet	lt
 800c000:	425b      	neglt	r3, r3
 800c002:	f042 0202 	orrlt.w	r2, r2, #2
 800c006:	9307      	strge	r3, [sp, #28]
 800c008:	9307      	strlt	r3, [sp, #28]
 800c00a:	bfb8      	it	lt
 800c00c:	9204      	strlt	r2, [sp, #16]
 800c00e:	7823      	ldrb	r3, [r4, #0]
 800c010:	2b2e      	cmp	r3, #46	; 0x2e
 800c012:	d10c      	bne.n	800c02e <_vfiprintf_r+0x15a>
 800c014:	7863      	ldrb	r3, [r4, #1]
 800c016:	2b2a      	cmp	r3, #42	; 0x2a
 800c018:	d134      	bne.n	800c084 <_vfiprintf_r+0x1b0>
 800c01a:	9b03      	ldr	r3, [sp, #12]
 800c01c:	3402      	adds	r4, #2
 800c01e:	1d1a      	adds	r2, r3, #4
 800c020:	681b      	ldr	r3, [r3, #0]
 800c022:	9203      	str	r2, [sp, #12]
 800c024:	2b00      	cmp	r3, #0
 800c026:	bfb8      	it	lt
 800c028:	f04f 33ff 	movlt.w	r3, #4294967295
 800c02c:	9305      	str	r3, [sp, #20]
 800c02e:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 800c0f8 <_vfiprintf_r+0x224>
 800c032:	2203      	movs	r2, #3
 800c034:	4650      	mov	r0, sl
 800c036:	7821      	ldrb	r1, [r4, #0]
 800c038:	f7fd fb07 	bl	800964a <memchr>
 800c03c:	b138      	cbz	r0, 800c04e <_vfiprintf_r+0x17a>
 800c03e:	2240      	movs	r2, #64	; 0x40
 800c040:	9b04      	ldr	r3, [sp, #16]
 800c042:	eba0 000a 	sub.w	r0, r0, sl
 800c046:	4082      	lsls	r2, r0
 800c048:	4313      	orrs	r3, r2
 800c04a:	3401      	adds	r4, #1
 800c04c:	9304      	str	r3, [sp, #16]
 800c04e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c052:	2206      	movs	r2, #6
 800c054:	4829      	ldr	r0, [pc, #164]	; (800c0fc <_vfiprintf_r+0x228>)
 800c056:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800c05a:	f7fd faf6 	bl	800964a <memchr>
 800c05e:	2800      	cmp	r0, #0
 800c060:	d03f      	beq.n	800c0e2 <_vfiprintf_r+0x20e>
 800c062:	4b27      	ldr	r3, [pc, #156]	; (800c100 <_vfiprintf_r+0x22c>)
 800c064:	bb1b      	cbnz	r3, 800c0ae <_vfiprintf_r+0x1da>
 800c066:	9b03      	ldr	r3, [sp, #12]
 800c068:	3307      	adds	r3, #7
 800c06a:	f023 0307 	bic.w	r3, r3, #7
 800c06e:	3308      	adds	r3, #8
 800c070:	9303      	str	r3, [sp, #12]
 800c072:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c074:	443b      	add	r3, r7
 800c076:	9309      	str	r3, [sp, #36]	; 0x24
 800c078:	e768      	b.n	800bf4c <_vfiprintf_r+0x78>
 800c07a:	460c      	mov	r4, r1
 800c07c:	2001      	movs	r0, #1
 800c07e:	fb0c 3202 	mla	r2, ip, r2, r3
 800c082:	e7a6      	b.n	800bfd2 <_vfiprintf_r+0xfe>
 800c084:	2300      	movs	r3, #0
 800c086:	f04f 0c0a 	mov.w	ip, #10
 800c08a:	4619      	mov	r1, r3
 800c08c:	3401      	adds	r4, #1
 800c08e:	9305      	str	r3, [sp, #20]
 800c090:	4620      	mov	r0, r4
 800c092:	f810 2b01 	ldrb.w	r2, [r0], #1
 800c096:	3a30      	subs	r2, #48	; 0x30
 800c098:	2a09      	cmp	r2, #9
 800c09a:	d903      	bls.n	800c0a4 <_vfiprintf_r+0x1d0>
 800c09c:	2b00      	cmp	r3, #0
 800c09e:	d0c6      	beq.n	800c02e <_vfiprintf_r+0x15a>
 800c0a0:	9105      	str	r1, [sp, #20]
 800c0a2:	e7c4      	b.n	800c02e <_vfiprintf_r+0x15a>
 800c0a4:	4604      	mov	r4, r0
 800c0a6:	2301      	movs	r3, #1
 800c0a8:	fb0c 2101 	mla	r1, ip, r1, r2
 800c0ac:	e7f0      	b.n	800c090 <_vfiprintf_r+0x1bc>
 800c0ae:	ab03      	add	r3, sp, #12
 800c0b0:	9300      	str	r3, [sp, #0]
 800c0b2:	462a      	mov	r2, r5
 800c0b4:	4630      	mov	r0, r6
 800c0b6:	4b13      	ldr	r3, [pc, #76]	; (800c104 <_vfiprintf_r+0x230>)
 800c0b8:	a904      	add	r1, sp, #16
 800c0ba:	f7fc fb3f 	bl	800873c <_printf_float>
 800c0be:	4607      	mov	r7, r0
 800c0c0:	1c78      	adds	r0, r7, #1
 800c0c2:	d1d6      	bne.n	800c072 <_vfiprintf_r+0x19e>
 800c0c4:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800c0c6:	07d9      	lsls	r1, r3, #31
 800c0c8:	d405      	bmi.n	800c0d6 <_vfiprintf_r+0x202>
 800c0ca:	89ab      	ldrh	r3, [r5, #12]
 800c0cc:	059a      	lsls	r2, r3, #22
 800c0ce:	d402      	bmi.n	800c0d6 <_vfiprintf_r+0x202>
 800c0d0:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800c0d2:	f7fd fab9 	bl	8009648 <__retarget_lock_release_recursive>
 800c0d6:	89ab      	ldrh	r3, [r5, #12]
 800c0d8:	065b      	lsls	r3, r3, #25
 800c0da:	f53f af1d 	bmi.w	800bf18 <_vfiprintf_r+0x44>
 800c0de:	9809      	ldr	r0, [sp, #36]	; 0x24
 800c0e0:	e71c      	b.n	800bf1c <_vfiprintf_r+0x48>
 800c0e2:	ab03      	add	r3, sp, #12
 800c0e4:	9300      	str	r3, [sp, #0]
 800c0e6:	462a      	mov	r2, r5
 800c0e8:	4630      	mov	r0, r6
 800c0ea:	4b06      	ldr	r3, [pc, #24]	; (800c104 <_vfiprintf_r+0x230>)
 800c0ec:	a904      	add	r1, sp, #16
 800c0ee:	f7fc fdc5 	bl	8008c7c <_printf_i>
 800c0f2:	e7e4      	b.n	800c0be <_vfiprintf_r+0x1ea>
 800c0f4:	0800d169 	.word	0x0800d169
 800c0f8:	0800d16f 	.word	0x0800d16f
 800c0fc:	0800d173 	.word	0x0800d173
 800c100:	0800873d 	.word	0x0800873d
 800c104:	0800beaf 	.word	0x0800beaf

0800c108 <__sflush_r>:
 800c108:	898a      	ldrh	r2, [r1, #12]
 800c10a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c10c:	4605      	mov	r5, r0
 800c10e:	0710      	lsls	r0, r2, #28
 800c110:	460c      	mov	r4, r1
 800c112:	d457      	bmi.n	800c1c4 <__sflush_r+0xbc>
 800c114:	684b      	ldr	r3, [r1, #4]
 800c116:	2b00      	cmp	r3, #0
 800c118:	dc04      	bgt.n	800c124 <__sflush_r+0x1c>
 800c11a:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800c11c:	2b00      	cmp	r3, #0
 800c11e:	dc01      	bgt.n	800c124 <__sflush_r+0x1c>
 800c120:	2000      	movs	r0, #0
 800c122:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800c124:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800c126:	2e00      	cmp	r6, #0
 800c128:	d0fa      	beq.n	800c120 <__sflush_r+0x18>
 800c12a:	2300      	movs	r3, #0
 800c12c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800c130:	682f      	ldr	r7, [r5, #0]
 800c132:	6a21      	ldr	r1, [r4, #32]
 800c134:	602b      	str	r3, [r5, #0]
 800c136:	d032      	beq.n	800c19e <__sflush_r+0x96>
 800c138:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800c13a:	89a3      	ldrh	r3, [r4, #12]
 800c13c:	075a      	lsls	r2, r3, #29
 800c13e:	d505      	bpl.n	800c14c <__sflush_r+0x44>
 800c140:	6863      	ldr	r3, [r4, #4]
 800c142:	1ac0      	subs	r0, r0, r3
 800c144:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800c146:	b10b      	cbz	r3, 800c14c <__sflush_r+0x44>
 800c148:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800c14a:	1ac0      	subs	r0, r0, r3
 800c14c:	2300      	movs	r3, #0
 800c14e:	4602      	mov	r2, r0
 800c150:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800c152:	4628      	mov	r0, r5
 800c154:	6a21      	ldr	r1, [r4, #32]
 800c156:	47b0      	blx	r6
 800c158:	1c43      	adds	r3, r0, #1
 800c15a:	89a3      	ldrh	r3, [r4, #12]
 800c15c:	d106      	bne.n	800c16c <__sflush_r+0x64>
 800c15e:	6829      	ldr	r1, [r5, #0]
 800c160:	291d      	cmp	r1, #29
 800c162:	d82b      	bhi.n	800c1bc <__sflush_r+0xb4>
 800c164:	4a28      	ldr	r2, [pc, #160]	; (800c208 <__sflush_r+0x100>)
 800c166:	410a      	asrs	r2, r1
 800c168:	07d6      	lsls	r6, r2, #31
 800c16a:	d427      	bmi.n	800c1bc <__sflush_r+0xb4>
 800c16c:	2200      	movs	r2, #0
 800c16e:	6062      	str	r2, [r4, #4]
 800c170:	6922      	ldr	r2, [r4, #16]
 800c172:	04d9      	lsls	r1, r3, #19
 800c174:	6022      	str	r2, [r4, #0]
 800c176:	d504      	bpl.n	800c182 <__sflush_r+0x7a>
 800c178:	1c42      	adds	r2, r0, #1
 800c17a:	d101      	bne.n	800c180 <__sflush_r+0x78>
 800c17c:	682b      	ldr	r3, [r5, #0]
 800c17e:	b903      	cbnz	r3, 800c182 <__sflush_r+0x7a>
 800c180:	6560      	str	r0, [r4, #84]	; 0x54
 800c182:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800c184:	602f      	str	r7, [r5, #0]
 800c186:	2900      	cmp	r1, #0
 800c188:	d0ca      	beq.n	800c120 <__sflush_r+0x18>
 800c18a:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800c18e:	4299      	cmp	r1, r3
 800c190:	d002      	beq.n	800c198 <__sflush_r+0x90>
 800c192:	4628      	mov	r0, r5
 800c194:	f7fe f8e8 	bl	800a368 <_free_r>
 800c198:	2000      	movs	r0, #0
 800c19a:	6360      	str	r0, [r4, #52]	; 0x34
 800c19c:	e7c1      	b.n	800c122 <__sflush_r+0x1a>
 800c19e:	2301      	movs	r3, #1
 800c1a0:	4628      	mov	r0, r5
 800c1a2:	47b0      	blx	r6
 800c1a4:	1c41      	adds	r1, r0, #1
 800c1a6:	d1c8      	bne.n	800c13a <__sflush_r+0x32>
 800c1a8:	682b      	ldr	r3, [r5, #0]
 800c1aa:	2b00      	cmp	r3, #0
 800c1ac:	d0c5      	beq.n	800c13a <__sflush_r+0x32>
 800c1ae:	2b1d      	cmp	r3, #29
 800c1b0:	d001      	beq.n	800c1b6 <__sflush_r+0xae>
 800c1b2:	2b16      	cmp	r3, #22
 800c1b4:	d101      	bne.n	800c1ba <__sflush_r+0xb2>
 800c1b6:	602f      	str	r7, [r5, #0]
 800c1b8:	e7b2      	b.n	800c120 <__sflush_r+0x18>
 800c1ba:	89a3      	ldrh	r3, [r4, #12]
 800c1bc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800c1c0:	81a3      	strh	r3, [r4, #12]
 800c1c2:	e7ae      	b.n	800c122 <__sflush_r+0x1a>
 800c1c4:	690f      	ldr	r7, [r1, #16]
 800c1c6:	2f00      	cmp	r7, #0
 800c1c8:	d0aa      	beq.n	800c120 <__sflush_r+0x18>
 800c1ca:	0793      	lsls	r3, r2, #30
 800c1cc:	bf18      	it	ne
 800c1ce:	2300      	movne	r3, #0
 800c1d0:	680e      	ldr	r6, [r1, #0]
 800c1d2:	bf08      	it	eq
 800c1d4:	694b      	ldreq	r3, [r1, #20]
 800c1d6:	1bf6      	subs	r6, r6, r7
 800c1d8:	600f      	str	r7, [r1, #0]
 800c1da:	608b      	str	r3, [r1, #8]
 800c1dc:	2e00      	cmp	r6, #0
 800c1de:	dd9f      	ble.n	800c120 <__sflush_r+0x18>
 800c1e0:	4633      	mov	r3, r6
 800c1e2:	463a      	mov	r2, r7
 800c1e4:	4628      	mov	r0, r5
 800c1e6:	6a21      	ldr	r1, [r4, #32]
 800c1e8:	f8d4 c028 	ldr.w	ip, [r4, #40]	; 0x28
 800c1ec:	47e0      	blx	ip
 800c1ee:	2800      	cmp	r0, #0
 800c1f0:	dc06      	bgt.n	800c200 <__sflush_r+0xf8>
 800c1f2:	89a3      	ldrh	r3, [r4, #12]
 800c1f4:	f04f 30ff 	mov.w	r0, #4294967295
 800c1f8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800c1fc:	81a3      	strh	r3, [r4, #12]
 800c1fe:	e790      	b.n	800c122 <__sflush_r+0x1a>
 800c200:	4407      	add	r7, r0
 800c202:	1a36      	subs	r6, r6, r0
 800c204:	e7ea      	b.n	800c1dc <__sflush_r+0xd4>
 800c206:	bf00      	nop
 800c208:	dfbffffe 	.word	0xdfbffffe

0800c20c <_fflush_r>:
 800c20c:	b538      	push	{r3, r4, r5, lr}
 800c20e:	690b      	ldr	r3, [r1, #16]
 800c210:	4605      	mov	r5, r0
 800c212:	460c      	mov	r4, r1
 800c214:	b913      	cbnz	r3, 800c21c <_fflush_r+0x10>
 800c216:	2500      	movs	r5, #0
 800c218:	4628      	mov	r0, r5
 800c21a:	bd38      	pop	{r3, r4, r5, pc}
 800c21c:	b118      	cbz	r0, 800c226 <_fflush_r+0x1a>
 800c21e:	6a03      	ldr	r3, [r0, #32]
 800c220:	b90b      	cbnz	r3, 800c226 <_fflush_r+0x1a>
 800c222:	f7fd f8e7 	bl	80093f4 <__sinit>
 800c226:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c22a:	2b00      	cmp	r3, #0
 800c22c:	d0f3      	beq.n	800c216 <_fflush_r+0xa>
 800c22e:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800c230:	07d0      	lsls	r0, r2, #31
 800c232:	d404      	bmi.n	800c23e <_fflush_r+0x32>
 800c234:	0599      	lsls	r1, r3, #22
 800c236:	d402      	bmi.n	800c23e <_fflush_r+0x32>
 800c238:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800c23a:	f7fd fa04 	bl	8009646 <__retarget_lock_acquire_recursive>
 800c23e:	4628      	mov	r0, r5
 800c240:	4621      	mov	r1, r4
 800c242:	f7ff ff61 	bl	800c108 <__sflush_r>
 800c246:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800c248:	4605      	mov	r5, r0
 800c24a:	07da      	lsls	r2, r3, #31
 800c24c:	d4e4      	bmi.n	800c218 <_fflush_r+0xc>
 800c24e:	89a3      	ldrh	r3, [r4, #12]
 800c250:	059b      	lsls	r3, r3, #22
 800c252:	d4e1      	bmi.n	800c218 <_fflush_r+0xc>
 800c254:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800c256:	f7fd f9f7 	bl	8009648 <__retarget_lock_release_recursive>
 800c25a:	e7dd      	b.n	800c218 <_fflush_r+0xc>

0800c25c <__swbuf_r>:
 800c25c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c25e:	460e      	mov	r6, r1
 800c260:	4614      	mov	r4, r2
 800c262:	4605      	mov	r5, r0
 800c264:	b118      	cbz	r0, 800c26e <__swbuf_r+0x12>
 800c266:	6a03      	ldr	r3, [r0, #32]
 800c268:	b90b      	cbnz	r3, 800c26e <__swbuf_r+0x12>
 800c26a:	f7fd f8c3 	bl	80093f4 <__sinit>
 800c26e:	69a3      	ldr	r3, [r4, #24]
 800c270:	60a3      	str	r3, [r4, #8]
 800c272:	89a3      	ldrh	r3, [r4, #12]
 800c274:	071a      	lsls	r2, r3, #28
 800c276:	d525      	bpl.n	800c2c4 <__swbuf_r+0x68>
 800c278:	6923      	ldr	r3, [r4, #16]
 800c27a:	b31b      	cbz	r3, 800c2c4 <__swbuf_r+0x68>
 800c27c:	6823      	ldr	r3, [r4, #0]
 800c27e:	6922      	ldr	r2, [r4, #16]
 800c280:	b2f6      	uxtb	r6, r6
 800c282:	1a98      	subs	r0, r3, r2
 800c284:	6963      	ldr	r3, [r4, #20]
 800c286:	4637      	mov	r7, r6
 800c288:	4283      	cmp	r3, r0
 800c28a:	dc04      	bgt.n	800c296 <__swbuf_r+0x3a>
 800c28c:	4621      	mov	r1, r4
 800c28e:	4628      	mov	r0, r5
 800c290:	f7ff ffbc 	bl	800c20c <_fflush_r>
 800c294:	b9e0      	cbnz	r0, 800c2d0 <__swbuf_r+0x74>
 800c296:	68a3      	ldr	r3, [r4, #8]
 800c298:	3b01      	subs	r3, #1
 800c29a:	60a3      	str	r3, [r4, #8]
 800c29c:	6823      	ldr	r3, [r4, #0]
 800c29e:	1c5a      	adds	r2, r3, #1
 800c2a0:	6022      	str	r2, [r4, #0]
 800c2a2:	701e      	strb	r6, [r3, #0]
 800c2a4:	6962      	ldr	r2, [r4, #20]
 800c2a6:	1c43      	adds	r3, r0, #1
 800c2a8:	429a      	cmp	r2, r3
 800c2aa:	d004      	beq.n	800c2b6 <__swbuf_r+0x5a>
 800c2ac:	89a3      	ldrh	r3, [r4, #12]
 800c2ae:	07db      	lsls	r3, r3, #31
 800c2b0:	d506      	bpl.n	800c2c0 <__swbuf_r+0x64>
 800c2b2:	2e0a      	cmp	r6, #10
 800c2b4:	d104      	bne.n	800c2c0 <__swbuf_r+0x64>
 800c2b6:	4621      	mov	r1, r4
 800c2b8:	4628      	mov	r0, r5
 800c2ba:	f7ff ffa7 	bl	800c20c <_fflush_r>
 800c2be:	b938      	cbnz	r0, 800c2d0 <__swbuf_r+0x74>
 800c2c0:	4638      	mov	r0, r7
 800c2c2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800c2c4:	4621      	mov	r1, r4
 800c2c6:	4628      	mov	r0, r5
 800c2c8:	f000 f806 	bl	800c2d8 <__swsetup_r>
 800c2cc:	2800      	cmp	r0, #0
 800c2ce:	d0d5      	beq.n	800c27c <__swbuf_r+0x20>
 800c2d0:	f04f 37ff 	mov.w	r7, #4294967295
 800c2d4:	e7f4      	b.n	800c2c0 <__swbuf_r+0x64>
	...

0800c2d8 <__swsetup_r>:
 800c2d8:	b538      	push	{r3, r4, r5, lr}
 800c2da:	4b2a      	ldr	r3, [pc, #168]	; (800c384 <__swsetup_r+0xac>)
 800c2dc:	4605      	mov	r5, r0
 800c2de:	6818      	ldr	r0, [r3, #0]
 800c2e0:	460c      	mov	r4, r1
 800c2e2:	b118      	cbz	r0, 800c2ec <__swsetup_r+0x14>
 800c2e4:	6a03      	ldr	r3, [r0, #32]
 800c2e6:	b90b      	cbnz	r3, 800c2ec <__swsetup_r+0x14>
 800c2e8:	f7fd f884 	bl	80093f4 <__sinit>
 800c2ec:	89a3      	ldrh	r3, [r4, #12]
 800c2ee:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800c2f2:	0718      	lsls	r0, r3, #28
 800c2f4:	d422      	bmi.n	800c33c <__swsetup_r+0x64>
 800c2f6:	06d9      	lsls	r1, r3, #27
 800c2f8:	d407      	bmi.n	800c30a <__swsetup_r+0x32>
 800c2fa:	2309      	movs	r3, #9
 800c2fc:	602b      	str	r3, [r5, #0]
 800c2fe:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800c302:	f04f 30ff 	mov.w	r0, #4294967295
 800c306:	81a3      	strh	r3, [r4, #12]
 800c308:	e034      	b.n	800c374 <__swsetup_r+0x9c>
 800c30a:	0758      	lsls	r0, r3, #29
 800c30c:	d512      	bpl.n	800c334 <__swsetup_r+0x5c>
 800c30e:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800c310:	b141      	cbz	r1, 800c324 <__swsetup_r+0x4c>
 800c312:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800c316:	4299      	cmp	r1, r3
 800c318:	d002      	beq.n	800c320 <__swsetup_r+0x48>
 800c31a:	4628      	mov	r0, r5
 800c31c:	f7fe f824 	bl	800a368 <_free_r>
 800c320:	2300      	movs	r3, #0
 800c322:	6363      	str	r3, [r4, #52]	; 0x34
 800c324:	89a3      	ldrh	r3, [r4, #12]
 800c326:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800c32a:	81a3      	strh	r3, [r4, #12]
 800c32c:	2300      	movs	r3, #0
 800c32e:	6063      	str	r3, [r4, #4]
 800c330:	6923      	ldr	r3, [r4, #16]
 800c332:	6023      	str	r3, [r4, #0]
 800c334:	89a3      	ldrh	r3, [r4, #12]
 800c336:	f043 0308 	orr.w	r3, r3, #8
 800c33a:	81a3      	strh	r3, [r4, #12]
 800c33c:	6923      	ldr	r3, [r4, #16]
 800c33e:	b94b      	cbnz	r3, 800c354 <__swsetup_r+0x7c>
 800c340:	89a3      	ldrh	r3, [r4, #12]
 800c342:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800c346:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800c34a:	d003      	beq.n	800c354 <__swsetup_r+0x7c>
 800c34c:	4621      	mov	r1, r4
 800c34e:	4628      	mov	r0, r5
 800c350:	f000 fc6d 	bl	800cc2e <__smakebuf_r>
 800c354:	89a0      	ldrh	r0, [r4, #12]
 800c356:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800c35a:	f010 0301 	ands.w	r3, r0, #1
 800c35e:	d00a      	beq.n	800c376 <__swsetup_r+0x9e>
 800c360:	2300      	movs	r3, #0
 800c362:	60a3      	str	r3, [r4, #8]
 800c364:	6963      	ldr	r3, [r4, #20]
 800c366:	425b      	negs	r3, r3
 800c368:	61a3      	str	r3, [r4, #24]
 800c36a:	6923      	ldr	r3, [r4, #16]
 800c36c:	b943      	cbnz	r3, 800c380 <__swsetup_r+0xa8>
 800c36e:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800c372:	d1c4      	bne.n	800c2fe <__swsetup_r+0x26>
 800c374:	bd38      	pop	{r3, r4, r5, pc}
 800c376:	0781      	lsls	r1, r0, #30
 800c378:	bf58      	it	pl
 800c37a:	6963      	ldrpl	r3, [r4, #20]
 800c37c:	60a3      	str	r3, [r4, #8]
 800c37e:	e7f4      	b.n	800c36a <__swsetup_r+0x92>
 800c380:	2000      	movs	r0, #0
 800c382:	e7f7      	b.n	800c374 <__swsetup_r+0x9c>
 800c384:	200000c8 	.word	0x200000c8

0800c388 <memmove>:
 800c388:	4288      	cmp	r0, r1
 800c38a:	b510      	push	{r4, lr}
 800c38c:	eb01 0402 	add.w	r4, r1, r2
 800c390:	d902      	bls.n	800c398 <memmove+0x10>
 800c392:	4284      	cmp	r4, r0
 800c394:	4623      	mov	r3, r4
 800c396:	d807      	bhi.n	800c3a8 <memmove+0x20>
 800c398:	1e43      	subs	r3, r0, #1
 800c39a:	42a1      	cmp	r1, r4
 800c39c:	d008      	beq.n	800c3b0 <memmove+0x28>
 800c39e:	f811 2b01 	ldrb.w	r2, [r1], #1
 800c3a2:	f803 2f01 	strb.w	r2, [r3, #1]!
 800c3a6:	e7f8      	b.n	800c39a <memmove+0x12>
 800c3a8:	4601      	mov	r1, r0
 800c3aa:	4402      	add	r2, r0
 800c3ac:	428a      	cmp	r2, r1
 800c3ae:	d100      	bne.n	800c3b2 <memmove+0x2a>
 800c3b0:	bd10      	pop	{r4, pc}
 800c3b2:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800c3b6:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800c3ba:	e7f7      	b.n	800c3ac <memmove+0x24>

0800c3bc <strncmp>:
 800c3bc:	b510      	push	{r4, lr}
 800c3be:	b16a      	cbz	r2, 800c3dc <strncmp+0x20>
 800c3c0:	3901      	subs	r1, #1
 800c3c2:	1884      	adds	r4, r0, r2
 800c3c4:	f810 2b01 	ldrb.w	r2, [r0], #1
 800c3c8:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 800c3cc:	429a      	cmp	r2, r3
 800c3ce:	d103      	bne.n	800c3d8 <strncmp+0x1c>
 800c3d0:	42a0      	cmp	r0, r4
 800c3d2:	d001      	beq.n	800c3d8 <strncmp+0x1c>
 800c3d4:	2a00      	cmp	r2, #0
 800c3d6:	d1f5      	bne.n	800c3c4 <strncmp+0x8>
 800c3d8:	1ad0      	subs	r0, r2, r3
 800c3da:	bd10      	pop	{r4, pc}
 800c3dc:	4610      	mov	r0, r2
 800c3de:	e7fc      	b.n	800c3da <strncmp+0x1e>

0800c3e0 <_sbrk_r>:
 800c3e0:	b538      	push	{r3, r4, r5, lr}
 800c3e2:	2300      	movs	r3, #0
 800c3e4:	4d05      	ldr	r5, [pc, #20]	; (800c3fc <_sbrk_r+0x1c>)
 800c3e6:	4604      	mov	r4, r0
 800c3e8:	4608      	mov	r0, r1
 800c3ea:	602b      	str	r3, [r5, #0]
 800c3ec:	f7f7 f986 	bl	80036fc <_sbrk>
 800c3f0:	1c43      	adds	r3, r0, #1
 800c3f2:	d102      	bne.n	800c3fa <_sbrk_r+0x1a>
 800c3f4:	682b      	ldr	r3, [r5, #0]
 800c3f6:	b103      	cbz	r3, 800c3fa <_sbrk_r+0x1a>
 800c3f8:	6023      	str	r3, [r4, #0]
 800c3fa:	bd38      	pop	{r3, r4, r5, pc}
 800c3fc:	20000d34 	.word	0x20000d34

0800c400 <nan>:
 800c400:	2000      	movs	r0, #0
 800c402:	4901      	ldr	r1, [pc, #4]	; (800c408 <nan+0x8>)
 800c404:	4770      	bx	lr
 800c406:	bf00      	nop
 800c408:	7ff80000 	.word	0x7ff80000

0800c40c <__assert_func>:
 800c40c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800c40e:	4614      	mov	r4, r2
 800c410:	461a      	mov	r2, r3
 800c412:	4b09      	ldr	r3, [pc, #36]	; (800c438 <__assert_func+0x2c>)
 800c414:	4605      	mov	r5, r0
 800c416:	681b      	ldr	r3, [r3, #0]
 800c418:	68d8      	ldr	r0, [r3, #12]
 800c41a:	b14c      	cbz	r4, 800c430 <__assert_func+0x24>
 800c41c:	4b07      	ldr	r3, [pc, #28]	; (800c43c <__assert_func+0x30>)
 800c41e:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800c422:	9100      	str	r1, [sp, #0]
 800c424:	462b      	mov	r3, r5
 800c426:	4906      	ldr	r1, [pc, #24]	; (800c440 <__assert_func+0x34>)
 800c428:	f000 fbca 	bl	800cbc0 <fiprintf>
 800c42c:	f000 fc5e 	bl	800ccec <abort>
 800c430:	4b04      	ldr	r3, [pc, #16]	; (800c444 <__assert_func+0x38>)
 800c432:	461c      	mov	r4, r3
 800c434:	e7f3      	b.n	800c41e <__assert_func+0x12>
 800c436:	bf00      	nop
 800c438:	200000c8 	.word	0x200000c8
 800c43c:	0800d182 	.word	0x0800d182
 800c440:	0800d18f 	.word	0x0800d18f
 800c444:	0800d1bd 	.word	0x0800d1bd

0800c448 <_calloc_r>:
 800c448:	b570      	push	{r4, r5, r6, lr}
 800c44a:	fba1 5402 	umull	r5, r4, r1, r2
 800c44e:	b934      	cbnz	r4, 800c45e <_calloc_r+0x16>
 800c450:	4629      	mov	r1, r5
 800c452:	f7fd fff9 	bl	800a448 <_malloc_r>
 800c456:	4606      	mov	r6, r0
 800c458:	b928      	cbnz	r0, 800c466 <_calloc_r+0x1e>
 800c45a:	4630      	mov	r0, r6
 800c45c:	bd70      	pop	{r4, r5, r6, pc}
 800c45e:	220c      	movs	r2, #12
 800c460:	2600      	movs	r6, #0
 800c462:	6002      	str	r2, [r0, #0]
 800c464:	e7f9      	b.n	800c45a <_calloc_r+0x12>
 800c466:	462a      	mov	r2, r5
 800c468:	4621      	mov	r1, r4
 800c46a:	f7fd f86e 	bl	800954a <memset>
 800c46e:	e7f4      	b.n	800c45a <_calloc_r+0x12>

0800c470 <rshift>:
 800c470:	6903      	ldr	r3, [r0, #16]
 800c472:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800c476:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800c47a:	f100 0414 	add.w	r4, r0, #20
 800c47e:	ea4f 1261 	mov.w	r2, r1, asr #5
 800c482:	dd46      	ble.n	800c512 <rshift+0xa2>
 800c484:	f011 011f 	ands.w	r1, r1, #31
 800c488:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800c48c:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800c490:	d10c      	bne.n	800c4ac <rshift+0x3c>
 800c492:	4629      	mov	r1, r5
 800c494:	f100 0710 	add.w	r7, r0, #16
 800c498:	42b1      	cmp	r1, r6
 800c49a:	d335      	bcc.n	800c508 <rshift+0x98>
 800c49c:	1a9b      	subs	r3, r3, r2
 800c49e:	009b      	lsls	r3, r3, #2
 800c4a0:	1eea      	subs	r2, r5, #3
 800c4a2:	4296      	cmp	r6, r2
 800c4a4:	bf38      	it	cc
 800c4a6:	2300      	movcc	r3, #0
 800c4a8:	4423      	add	r3, r4
 800c4aa:	e015      	b.n	800c4d8 <rshift+0x68>
 800c4ac:	46a1      	mov	r9, r4
 800c4ae:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800c4b2:	f1c1 0820 	rsb	r8, r1, #32
 800c4b6:	40cf      	lsrs	r7, r1
 800c4b8:	f105 0e04 	add.w	lr, r5, #4
 800c4bc:	4576      	cmp	r6, lr
 800c4be:	46f4      	mov	ip, lr
 800c4c0:	d816      	bhi.n	800c4f0 <rshift+0x80>
 800c4c2:	1a9a      	subs	r2, r3, r2
 800c4c4:	0092      	lsls	r2, r2, #2
 800c4c6:	3a04      	subs	r2, #4
 800c4c8:	3501      	adds	r5, #1
 800c4ca:	42ae      	cmp	r6, r5
 800c4cc:	bf38      	it	cc
 800c4ce:	2200      	movcc	r2, #0
 800c4d0:	18a3      	adds	r3, r4, r2
 800c4d2:	50a7      	str	r7, [r4, r2]
 800c4d4:	b107      	cbz	r7, 800c4d8 <rshift+0x68>
 800c4d6:	3304      	adds	r3, #4
 800c4d8:	42a3      	cmp	r3, r4
 800c4da:	eba3 0204 	sub.w	r2, r3, r4
 800c4de:	bf08      	it	eq
 800c4e0:	2300      	moveq	r3, #0
 800c4e2:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800c4e6:	6102      	str	r2, [r0, #16]
 800c4e8:	bf08      	it	eq
 800c4ea:	6143      	streq	r3, [r0, #20]
 800c4ec:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800c4f0:	f8dc c000 	ldr.w	ip, [ip]
 800c4f4:	fa0c fc08 	lsl.w	ip, ip, r8
 800c4f8:	ea4c 0707 	orr.w	r7, ip, r7
 800c4fc:	f849 7b04 	str.w	r7, [r9], #4
 800c500:	f85e 7b04 	ldr.w	r7, [lr], #4
 800c504:	40cf      	lsrs	r7, r1
 800c506:	e7d9      	b.n	800c4bc <rshift+0x4c>
 800c508:	f851 cb04 	ldr.w	ip, [r1], #4
 800c50c:	f847 cf04 	str.w	ip, [r7, #4]!
 800c510:	e7c2      	b.n	800c498 <rshift+0x28>
 800c512:	4623      	mov	r3, r4
 800c514:	e7e0      	b.n	800c4d8 <rshift+0x68>

0800c516 <__hexdig_fun>:
 800c516:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 800c51a:	2b09      	cmp	r3, #9
 800c51c:	d802      	bhi.n	800c524 <__hexdig_fun+0xe>
 800c51e:	3820      	subs	r0, #32
 800c520:	b2c0      	uxtb	r0, r0
 800c522:	4770      	bx	lr
 800c524:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 800c528:	2b05      	cmp	r3, #5
 800c52a:	d801      	bhi.n	800c530 <__hexdig_fun+0x1a>
 800c52c:	3847      	subs	r0, #71	; 0x47
 800c52e:	e7f7      	b.n	800c520 <__hexdig_fun+0xa>
 800c530:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 800c534:	2b05      	cmp	r3, #5
 800c536:	d801      	bhi.n	800c53c <__hexdig_fun+0x26>
 800c538:	3827      	subs	r0, #39	; 0x27
 800c53a:	e7f1      	b.n	800c520 <__hexdig_fun+0xa>
 800c53c:	2000      	movs	r0, #0
 800c53e:	4770      	bx	lr

0800c540 <__gethex>:
 800c540:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c544:	4681      	mov	r9, r0
 800c546:	468a      	mov	sl, r1
 800c548:	4617      	mov	r7, r2
 800c54a:	680a      	ldr	r2, [r1, #0]
 800c54c:	b085      	sub	sp, #20
 800c54e:	f102 0b02 	add.w	fp, r2, #2
 800c552:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 800c556:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 800c55a:	9302      	str	r3, [sp, #8]
 800c55c:	32fe      	adds	r2, #254	; 0xfe
 800c55e:	eb02 030b 	add.w	r3, r2, fp
 800c562:	46d8      	mov	r8, fp
 800c564:	f81b 0b01 	ldrb.w	r0, [fp], #1
 800c568:	9301      	str	r3, [sp, #4]
 800c56a:	2830      	cmp	r0, #48	; 0x30
 800c56c:	d0f7      	beq.n	800c55e <__gethex+0x1e>
 800c56e:	f7ff ffd2 	bl	800c516 <__hexdig_fun>
 800c572:	4604      	mov	r4, r0
 800c574:	2800      	cmp	r0, #0
 800c576:	d138      	bne.n	800c5ea <__gethex+0xaa>
 800c578:	2201      	movs	r2, #1
 800c57a:	4640      	mov	r0, r8
 800c57c:	49a7      	ldr	r1, [pc, #668]	; (800c81c <__gethex+0x2dc>)
 800c57e:	f7ff ff1d 	bl	800c3bc <strncmp>
 800c582:	4606      	mov	r6, r0
 800c584:	2800      	cmp	r0, #0
 800c586:	d169      	bne.n	800c65c <__gethex+0x11c>
 800c588:	f898 0001 	ldrb.w	r0, [r8, #1]
 800c58c:	465d      	mov	r5, fp
 800c58e:	f7ff ffc2 	bl	800c516 <__hexdig_fun>
 800c592:	2800      	cmp	r0, #0
 800c594:	d064      	beq.n	800c660 <__gethex+0x120>
 800c596:	465a      	mov	r2, fp
 800c598:	7810      	ldrb	r0, [r2, #0]
 800c59a:	4690      	mov	r8, r2
 800c59c:	2830      	cmp	r0, #48	; 0x30
 800c59e:	f102 0201 	add.w	r2, r2, #1
 800c5a2:	d0f9      	beq.n	800c598 <__gethex+0x58>
 800c5a4:	f7ff ffb7 	bl	800c516 <__hexdig_fun>
 800c5a8:	2301      	movs	r3, #1
 800c5aa:	fab0 f480 	clz	r4, r0
 800c5ae:	465e      	mov	r6, fp
 800c5b0:	0964      	lsrs	r4, r4, #5
 800c5b2:	9301      	str	r3, [sp, #4]
 800c5b4:	4642      	mov	r2, r8
 800c5b6:	4615      	mov	r5, r2
 800c5b8:	7828      	ldrb	r0, [r5, #0]
 800c5ba:	3201      	adds	r2, #1
 800c5bc:	f7ff ffab 	bl	800c516 <__hexdig_fun>
 800c5c0:	2800      	cmp	r0, #0
 800c5c2:	d1f8      	bne.n	800c5b6 <__gethex+0x76>
 800c5c4:	2201      	movs	r2, #1
 800c5c6:	4628      	mov	r0, r5
 800c5c8:	4994      	ldr	r1, [pc, #592]	; (800c81c <__gethex+0x2dc>)
 800c5ca:	f7ff fef7 	bl	800c3bc <strncmp>
 800c5ce:	b978      	cbnz	r0, 800c5f0 <__gethex+0xb0>
 800c5d0:	b946      	cbnz	r6, 800c5e4 <__gethex+0xa4>
 800c5d2:	1c6e      	adds	r6, r5, #1
 800c5d4:	4632      	mov	r2, r6
 800c5d6:	4615      	mov	r5, r2
 800c5d8:	7828      	ldrb	r0, [r5, #0]
 800c5da:	3201      	adds	r2, #1
 800c5dc:	f7ff ff9b 	bl	800c516 <__hexdig_fun>
 800c5e0:	2800      	cmp	r0, #0
 800c5e2:	d1f8      	bne.n	800c5d6 <__gethex+0x96>
 800c5e4:	1b73      	subs	r3, r6, r5
 800c5e6:	009e      	lsls	r6, r3, #2
 800c5e8:	e004      	b.n	800c5f4 <__gethex+0xb4>
 800c5ea:	2400      	movs	r4, #0
 800c5ec:	4626      	mov	r6, r4
 800c5ee:	e7e1      	b.n	800c5b4 <__gethex+0x74>
 800c5f0:	2e00      	cmp	r6, #0
 800c5f2:	d1f7      	bne.n	800c5e4 <__gethex+0xa4>
 800c5f4:	782b      	ldrb	r3, [r5, #0]
 800c5f6:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800c5fa:	2b50      	cmp	r3, #80	; 0x50
 800c5fc:	d13d      	bne.n	800c67a <__gethex+0x13a>
 800c5fe:	786b      	ldrb	r3, [r5, #1]
 800c600:	2b2b      	cmp	r3, #43	; 0x2b
 800c602:	d02f      	beq.n	800c664 <__gethex+0x124>
 800c604:	2b2d      	cmp	r3, #45	; 0x2d
 800c606:	d031      	beq.n	800c66c <__gethex+0x12c>
 800c608:	f04f 0b00 	mov.w	fp, #0
 800c60c:	1c69      	adds	r1, r5, #1
 800c60e:	7808      	ldrb	r0, [r1, #0]
 800c610:	f7ff ff81 	bl	800c516 <__hexdig_fun>
 800c614:	1e42      	subs	r2, r0, #1
 800c616:	b2d2      	uxtb	r2, r2
 800c618:	2a18      	cmp	r2, #24
 800c61a:	d82e      	bhi.n	800c67a <__gethex+0x13a>
 800c61c:	f1a0 0210 	sub.w	r2, r0, #16
 800c620:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800c624:	f7ff ff77 	bl	800c516 <__hexdig_fun>
 800c628:	f100 3cff 	add.w	ip, r0, #4294967295
 800c62c:	fa5f fc8c 	uxtb.w	ip, ip
 800c630:	f1bc 0f18 	cmp.w	ip, #24
 800c634:	d91d      	bls.n	800c672 <__gethex+0x132>
 800c636:	f1bb 0f00 	cmp.w	fp, #0
 800c63a:	d000      	beq.n	800c63e <__gethex+0xfe>
 800c63c:	4252      	negs	r2, r2
 800c63e:	4416      	add	r6, r2
 800c640:	f8ca 1000 	str.w	r1, [sl]
 800c644:	b1dc      	cbz	r4, 800c67e <__gethex+0x13e>
 800c646:	9b01      	ldr	r3, [sp, #4]
 800c648:	2b00      	cmp	r3, #0
 800c64a:	bf14      	ite	ne
 800c64c:	f04f 0800 	movne.w	r8, #0
 800c650:	f04f 0806 	moveq.w	r8, #6
 800c654:	4640      	mov	r0, r8
 800c656:	b005      	add	sp, #20
 800c658:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c65c:	4645      	mov	r5, r8
 800c65e:	4626      	mov	r6, r4
 800c660:	2401      	movs	r4, #1
 800c662:	e7c7      	b.n	800c5f4 <__gethex+0xb4>
 800c664:	f04f 0b00 	mov.w	fp, #0
 800c668:	1ca9      	adds	r1, r5, #2
 800c66a:	e7d0      	b.n	800c60e <__gethex+0xce>
 800c66c:	f04f 0b01 	mov.w	fp, #1
 800c670:	e7fa      	b.n	800c668 <__gethex+0x128>
 800c672:	230a      	movs	r3, #10
 800c674:	fb03 0002 	mla	r0, r3, r2, r0
 800c678:	e7d0      	b.n	800c61c <__gethex+0xdc>
 800c67a:	4629      	mov	r1, r5
 800c67c:	e7e0      	b.n	800c640 <__gethex+0x100>
 800c67e:	4621      	mov	r1, r4
 800c680:	eba5 0308 	sub.w	r3, r5, r8
 800c684:	3b01      	subs	r3, #1
 800c686:	2b07      	cmp	r3, #7
 800c688:	dc0a      	bgt.n	800c6a0 <__gethex+0x160>
 800c68a:	4648      	mov	r0, r9
 800c68c:	f7fd ff68 	bl	800a560 <_Balloc>
 800c690:	4604      	mov	r4, r0
 800c692:	b940      	cbnz	r0, 800c6a6 <__gethex+0x166>
 800c694:	4602      	mov	r2, r0
 800c696:	21e4      	movs	r1, #228	; 0xe4
 800c698:	4b61      	ldr	r3, [pc, #388]	; (800c820 <__gethex+0x2e0>)
 800c69a:	4862      	ldr	r0, [pc, #392]	; (800c824 <__gethex+0x2e4>)
 800c69c:	f7ff feb6 	bl	800c40c <__assert_func>
 800c6a0:	3101      	adds	r1, #1
 800c6a2:	105b      	asrs	r3, r3, #1
 800c6a4:	e7ef      	b.n	800c686 <__gethex+0x146>
 800c6a6:	2300      	movs	r3, #0
 800c6a8:	469b      	mov	fp, r3
 800c6aa:	f100 0a14 	add.w	sl, r0, #20
 800c6ae:	f8cd a004 	str.w	sl, [sp, #4]
 800c6b2:	45a8      	cmp	r8, r5
 800c6b4:	d344      	bcc.n	800c740 <__gethex+0x200>
 800c6b6:	f8dd 8004 	ldr.w	r8, [sp, #4]
 800c6ba:	4658      	mov	r0, fp
 800c6bc:	f848 bb04 	str.w	fp, [r8], #4
 800c6c0:	eba8 080a 	sub.w	r8, r8, sl
 800c6c4:	ea4f 02a8 	mov.w	r2, r8, asr #2
 800c6c8:	6122      	str	r2, [r4, #16]
 800c6ca:	ea4f 1842 	mov.w	r8, r2, lsl #5
 800c6ce:	f7fe f839 	bl	800a744 <__hi0bits>
 800c6d2:	683d      	ldr	r5, [r7, #0]
 800c6d4:	eba8 0800 	sub.w	r8, r8, r0
 800c6d8:	45a8      	cmp	r8, r5
 800c6da:	dd59      	ble.n	800c790 <__gethex+0x250>
 800c6dc:	eba8 0805 	sub.w	r8, r8, r5
 800c6e0:	4641      	mov	r1, r8
 800c6e2:	4620      	mov	r0, r4
 800c6e4:	f7fe fbb7 	bl	800ae56 <__any_on>
 800c6e8:	4683      	mov	fp, r0
 800c6ea:	b1b8      	cbz	r0, 800c71c <__gethex+0x1dc>
 800c6ec:	f04f 0b01 	mov.w	fp, #1
 800c6f0:	f108 33ff 	add.w	r3, r8, #4294967295
 800c6f4:	1159      	asrs	r1, r3, #5
 800c6f6:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 800c6fa:	f003 021f 	and.w	r2, r3, #31
 800c6fe:	fa0b f202 	lsl.w	r2, fp, r2
 800c702:	420a      	tst	r2, r1
 800c704:	d00a      	beq.n	800c71c <__gethex+0x1dc>
 800c706:	455b      	cmp	r3, fp
 800c708:	dd06      	ble.n	800c718 <__gethex+0x1d8>
 800c70a:	4620      	mov	r0, r4
 800c70c:	f1a8 0102 	sub.w	r1, r8, #2
 800c710:	f7fe fba1 	bl	800ae56 <__any_on>
 800c714:	2800      	cmp	r0, #0
 800c716:	d138      	bne.n	800c78a <__gethex+0x24a>
 800c718:	f04f 0b02 	mov.w	fp, #2
 800c71c:	4641      	mov	r1, r8
 800c71e:	4620      	mov	r0, r4
 800c720:	f7ff fea6 	bl	800c470 <rshift>
 800c724:	4446      	add	r6, r8
 800c726:	68bb      	ldr	r3, [r7, #8]
 800c728:	42b3      	cmp	r3, r6
 800c72a:	da41      	bge.n	800c7b0 <__gethex+0x270>
 800c72c:	4621      	mov	r1, r4
 800c72e:	4648      	mov	r0, r9
 800c730:	f7fd ff56 	bl	800a5e0 <_Bfree>
 800c734:	2300      	movs	r3, #0
 800c736:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800c738:	f04f 08a3 	mov.w	r8, #163	; 0xa3
 800c73c:	6013      	str	r3, [r2, #0]
 800c73e:	e789      	b.n	800c654 <__gethex+0x114>
 800c740:	f815 2d01 	ldrb.w	r2, [r5, #-1]!
 800c744:	2a2e      	cmp	r2, #46	; 0x2e
 800c746:	d014      	beq.n	800c772 <__gethex+0x232>
 800c748:	2b20      	cmp	r3, #32
 800c74a:	d106      	bne.n	800c75a <__gethex+0x21a>
 800c74c:	9b01      	ldr	r3, [sp, #4]
 800c74e:	f843 bb04 	str.w	fp, [r3], #4
 800c752:	f04f 0b00 	mov.w	fp, #0
 800c756:	9301      	str	r3, [sp, #4]
 800c758:	465b      	mov	r3, fp
 800c75a:	7828      	ldrb	r0, [r5, #0]
 800c75c:	9303      	str	r3, [sp, #12]
 800c75e:	f7ff feda 	bl	800c516 <__hexdig_fun>
 800c762:	9b03      	ldr	r3, [sp, #12]
 800c764:	f000 000f 	and.w	r0, r0, #15
 800c768:	4098      	lsls	r0, r3
 800c76a:	ea4b 0b00 	orr.w	fp, fp, r0
 800c76e:	3304      	adds	r3, #4
 800c770:	e79f      	b.n	800c6b2 <__gethex+0x172>
 800c772:	45a8      	cmp	r8, r5
 800c774:	d8e8      	bhi.n	800c748 <__gethex+0x208>
 800c776:	2201      	movs	r2, #1
 800c778:	4628      	mov	r0, r5
 800c77a:	4928      	ldr	r1, [pc, #160]	; (800c81c <__gethex+0x2dc>)
 800c77c:	9303      	str	r3, [sp, #12]
 800c77e:	f7ff fe1d 	bl	800c3bc <strncmp>
 800c782:	9b03      	ldr	r3, [sp, #12]
 800c784:	2800      	cmp	r0, #0
 800c786:	d1df      	bne.n	800c748 <__gethex+0x208>
 800c788:	e793      	b.n	800c6b2 <__gethex+0x172>
 800c78a:	f04f 0b03 	mov.w	fp, #3
 800c78e:	e7c5      	b.n	800c71c <__gethex+0x1dc>
 800c790:	da0b      	bge.n	800c7aa <__gethex+0x26a>
 800c792:	eba5 0808 	sub.w	r8, r5, r8
 800c796:	4621      	mov	r1, r4
 800c798:	4642      	mov	r2, r8
 800c79a:	4648      	mov	r0, r9
 800c79c:	f7fe f938 	bl	800aa10 <__lshift>
 800c7a0:	4604      	mov	r4, r0
 800c7a2:	eba6 0608 	sub.w	r6, r6, r8
 800c7a6:	f100 0a14 	add.w	sl, r0, #20
 800c7aa:	f04f 0b00 	mov.w	fp, #0
 800c7ae:	e7ba      	b.n	800c726 <__gethex+0x1e6>
 800c7b0:	687b      	ldr	r3, [r7, #4]
 800c7b2:	42b3      	cmp	r3, r6
 800c7b4:	dd74      	ble.n	800c8a0 <__gethex+0x360>
 800c7b6:	1b9e      	subs	r6, r3, r6
 800c7b8:	42b5      	cmp	r5, r6
 800c7ba:	dc35      	bgt.n	800c828 <__gethex+0x2e8>
 800c7bc:	68fb      	ldr	r3, [r7, #12]
 800c7be:	2b02      	cmp	r3, #2
 800c7c0:	d023      	beq.n	800c80a <__gethex+0x2ca>
 800c7c2:	2b03      	cmp	r3, #3
 800c7c4:	d025      	beq.n	800c812 <__gethex+0x2d2>
 800c7c6:	2b01      	cmp	r3, #1
 800c7c8:	d115      	bne.n	800c7f6 <__gethex+0x2b6>
 800c7ca:	42b5      	cmp	r5, r6
 800c7cc:	d113      	bne.n	800c7f6 <__gethex+0x2b6>
 800c7ce:	2d01      	cmp	r5, #1
 800c7d0:	d10b      	bne.n	800c7ea <__gethex+0x2aa>
 800c7d2:	687b      	ldr	r3, [r7, #4]
 800c7d4:	9a02      	ldr	r2, [sp, #8]
 800c7d6:	f04f 0862 	mov.w	r8, #98	; 0x62
 800c7da:	6013      	str	r3, [r2, #0]
 800c7dc:	2301      	movs	r3, #1
 800c7de:	6123      	str	r3, [r4, #16]
 800c7e0:	f8ca 3000 	str.w	r3, [sl]
 800c7e4:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800c7e6:	601c      	str	r4, [r3, #0]
 800c7e8:	e734      	b.n	800c654 <__gethex+0x114>
 800c7ea:	4620      	mov	r0, r4
 800c7ec:	1e69      	subs	r1, r5, #1
 800c7ee:	f7fe fb32 	bl	800ae56 <__any_on>
 800c7f2:	2800      	cmp	r0, #0
 800c7f4:	d1ed      	bne.n	800c7d2 <__gethex+0x292>
 800c7f6:	4621      	mov	r1, r4
 800c7f8:	4648      	mov	r0, r9
 800c7fa:	f7fd fef1 	bl	800a5e0 <_Bfree>
 800c7fe:	2300      	movs	r3, #0
 800c800:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800c802:	f04f 0850 	mov.w	r8, #80	; 0x50
 800c806:	6013      	str	r3, [r2, #0]
 800c808:	e724      	b.n	800c654 <__gethex+0x114>
 800c80a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800c80c:	2b00      	cmp	r3, #0
 800c80e:	d1f2      	bne.n	800c7f6 <__gethex+0x2b6>
 800c810:	e7df      	b.n	800c7d2 <__gethex+0x292>
 800c812:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800c814:	2b00      	cmp	r3, #0
 800c816:	d1dc      	bne.n	800c7d2 <__gethex+0x292>
 800c818:	e7ed      	b.n	800c7f6 <__gethex+0x2b6>
 800c81a:	bf00      	nop
 800c81c:	0800d014 	.word	0x0800d014
 800c820:	0800ceab 	.word	0x0800ceab
 800c824:	0800d1be 	.word	0x0800d1be
 800c828:	f106 38ff 	add.w	r8, r6, #4294967295
 800c82c:	f1bb 0f00 	cmp.w	fp, #0
 800c830:	d133      	bne.n	800c89a <__gethex+0x35a>
 800c832:	f1b8 0f00 	cmp.w	r8, #0
 800c836:	d004      	beq.n	800c842 <__gethex+0x302>
 800c838:	4641      	mov	r1, r8
 800c83a:	4620      	mov	r0, r4
 800c83c:	f7fe fb0b 	bl	800ae56 <__any_on>
 800c840:	4683      	mov	fp, r0
 800c842:	2301      	movs	r3, #1
 800c844:	ea4f 1268 	mov.w	r2, r8, asr #5
 800c848:	f008 081f 	and.w	r8, r8, #31
 800c84c:	fa03 f308 	lsl.w	r3, r3, r8
 800c850:	f04f 0802 	mov.w	r8, #2
 800c854:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 800c858:	4631      	mov	r1, r6
 800c85a:	4213      	tst	r3, r2
 800c85c:	4620      	mov	r0, r4
 800c85e:	bf18      	it	ne
 800c860:	f04b 0b02 	orrne.w	fp, fp, #2
 800c864:	1bad      	subs	r5, r5, r6
 800c866:	f7ff fe03 	bl	800c470 <rshift>
 800c86a:	687e      	ldr	r6, [r7, #4]
 800c86c:	f1bb 0f00 	cmp.w	fp, #0
 800c870:	d04a      	beq.n	800c908 <__gethex+0x3c8>
 800c872:	68fb      	ldr	r3, [r7, #12]
 800c874:	2b02      	cmp	r3, #2
 800c876:	d016      	beq.n	800c8a6 <__gethex+0x366>
 800c878:	2b03      	cmp	r3, #3
 800c87a:	d018      	beq.n	800c8ae <__gethex+0x36e>
 800c87c:	2b01      	cmp	r3, #1
 800c87e:	d109      	bne.n	800c894 <__gethex+0x354>
 800c880:	f01b 0f02 	tst.w	fp, #2
 800c884:	d006      	beq.n	800c894 <__gethex+0x354>
 800c886:	f8da 3000 	ldr.w	r3, [sl]
 800c88a:	ea4b 0b03 	orr.w	fp, fp, r3
 800c88e:	f01b 0f01 	tst.w	fp, #1
 800c892:	d10f      	bne.n	800c8b4 <__gethex+0x374>
 800c894:	f048 0810 	orr.w	r8, r8, #16
 800c898:	e036      	b.n	800c908 <__gethex+0x3c8>
 800c89a:	f04f 0b01 	mov.w	fp, #1
 800c89e:	e7d0      	b.n	800c842 <__gethex+0x302>
 800c8a0:	f04f 0801 	mov.w	r8, #1
 800c8a4:	e7e2      	b.n	800c86c <__gethex+0x32c>
 800c8a6:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800c8a8:	f1c3 0301 	rsb	r3, r3, #1
 800c8ac:	930f      	str	r3, [sp, #60]	; 0x3c
 800c8ae:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800c8b0:	2b00      	cmp	r3, #0
 800c8b2:	d0ef      	beq.n	800c894 <__gethex+0x354>
 800c8b4:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800c8b8:	f104 0214 	add.w	r2, r4, #20
 800c8bc:	ea4f 038b 	mov.w	r3, fp, lsl #2
 800c8c0:	9301      	str	r3, [sp, #4]
 800c8c2:	2300      	movs	r3, #0
 800c8c4:	eb02 008b 	add.w	r0, r2, fp, lsl #2
 800c8c8:	4694      	mov	ip, r2
 800c8ca:	f852 1b04 	ldr.w	r1, [r2], #4
 800c8ce:	f1b1 3fff 	cmp.w	r1, #4294967295
 800c8d2:	d01e      	beq.n	800c912 <__gethex+0x3d2>
 800c8d4:	3101      	adds	r1, #1
 800c8d6:	f8cc 1000 	str.w	r1, [ip]
 800c8da:	f1b8 0f02 	cmp.w	r8, #2
 800c8de:	f104 0214 	add.w	r2, r4, #20
 800c8e2:	d13d      	bne.n	800c960 <__gethex+0x420>
 800c8e4:	683b      	ldr	r3, [r7, #0]
 800c8e6:	3b01      	subs	r3, #1
 800c8e8:	42ab      	cmp	r3, r5
 800c8ea:	d10b      	bne.n	800c904 <__gethex+0x3c4>
 800c8ec:	2301      	movs	r3, #1
 800c8ee:	1169      	asrs	r1, r5, #5
 800c8f0:	f005 051f 	and.w	r5, r5, #31
 800c8f4:	fa03 f505 	lsl.w	r5, r3, r5
 800c8f8:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800c8fc:	421d      	tst	r5, r3
 800c8fe:	bf18      	it	ne
 800c900:	f04f 0801 	movne.w	r8, #1
 800c904:	f048 0820 	orr.w	r8, r8, #32
 800c908:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800c90a:	601c      	str	r4, [r3, #0]
 800c90c:	9b02      	ldr	r3, [sp, #8]
 800c90e:	601e      	str	r6, [r3, #0]
 800c910:	e6a0      	b.n	800c654 <__gethex+0x114>
 800c912:	4290      	cmp	r0, r2
 800c914:	f842 3c04 	str.w	r3, [r2, #-4]
 800c918:	d8d6      	bhi.n	800c8c8 <__gethex+0x388>
 800c91a:	68a2      	ldr	r2, [r4, #8]
 800c91c:	4593      	cmp	fp, r2
 800c91e:	db17      	blt.n	800c950 <__gethex+0x410>
 800c920:	6861      	ldr	r1, [r4, #4]
 800c922:	4648      	mov	r0, r9
 800c924:	3101      	adds	r1, #1
 800c926:	f7fd fe1b 	bl	800a560 <_Balloc>
 800c92a:	4682      	mov	sl, r0
 800c92c:	b918      	cbnz	r0, 800c936 <__gethex+0x3f6>
 800c92e:	4602      	mov	r2, r0
 800c930:	2184      	movs	r1, #132	; 0x84
 800c932:	4b1a      	ldr	r3, [pc, #104]	; (800c99c <__gethex+0x45c>)
 800c934:	e6b1      	b.n	800c69a <__gethex+0x15a>
 800c936:	6922      	ldr	r2, [r4, #16]
 800c938:	f104 010c 	add.w	r1, r4, #12
 800c93c:	3202      	adds	r2, #2
 800c93e:	0092      	lsls	r2, r2, #2
 800c940:	300c      	adds	r0, #12
 800c942:	f7fc fe90 	bl	8009666 <memcpy>
 800c946:	4621      	mov	r1, r4
 800c948:	4648      	mov	r0, r9
 800c94a:	f7fd fe49 	bl	800a5e0 <_Bfree>
 800c94e:	4654      	mov	r4, sl
 800c950:	6922      	ldr	r2, [r4, #16]
 800c952:	1c51      	adds	r1, r2, #1
 800c954:	6121      	str	r1, [r4, #16]
 800c956:	2101      	movs	r1, #1
 800c958:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 800c95c:	6151      	str	r1, [r2, #20]
 800c95e:	e7bc      	b.n	800c8da <__gethex+0x39a>
 800c960:	6921      	ldr	r1, [r4, #16]
 800c962:	4559      	cmp	r1, fp
 800c964:	dd0b      	ble.n	800c97e <__gethex+0x43e>
 800c966:	2101      	movs	r1, #1
 800c968:	4620      	mov	r0, r4
 800c96a:	f7ff fd81 	bl	800c470 <rshift>
 800c96e:	68bb      	ldr	r3, [r7, #8]
 800c970:	3601      	adds	r6, #1
 800c972:	42b3      	cmp	r3, r6
 800c974:	f6ff aeda 	blt.w	800c72c <__gethex+0x1ec>
 800c978:	f04f 0801 	mov.w	r8, #1
 800c97c:	e7c2      	b.n	800c904 <__gethex+0x3c4>
 800c97e:	f015 051f 	ands.w	r5, r5, #31
 800c982:	d0f9      	beq.n	800c978 <__gethex+0x438>
 800c984:	9b01      	ldr	r3, [sp, #4]
 800c986:	f1c5 0520 	rsb	r5, r5, #32
 800c98a:	441a      	add	r2, r3
 800c98c:	f852 0c04 	ldr.w	r0, [r2, #-4]
 800c990:	f7fd fed8 	bl	800a744 <__hi0bits>
 800c994:	42a8      	cmp	r0, r5
 800c996:	dbe6      	blt.n	800c966 <__gethex+0x426>
 800c998:	e7ee      	b.n	800c978 <__gethex+0x438>
 800c99a:	bf00      	nop
 800c99c:	0800ceab 	.word	0x0800ceab

0800c9a0 <L_shift>:
 800c9a0:	f1c2 0208 	rsb	r2, r2, #8
 800c9a4:	0092      	lsls	r2, r2, #2
 800c9a6:	b570      	push	{r4, r5, r6, lr}
 800c9a8:	f1c2 0620 	rsb	r6, r2, #32
 800c9ac:	6843      	ldr	r3, [r0, #4]
 800c9ae:	6804      	ldr	r4, [r0, #0]
 800c9b0:	fa03 f506 	lsl.w	r5, r3, r6
 800c9b4:	432c      	orrs	r4, r5
 800c9b6:	40d3      	lsrs	r3, r2
 800c9b8:	6004      	str	r4, [r0, #0]
 800c9ba:	f840 3f04 	str.w	r3, [r0, #4]!
 800c9be:	4288      	cmp	r0, r1
 800c9c0:	d3f4      	bcc.n	800c9ac <L_shift+0xc>
 800c9c2:	bd70      	pop	{r4, r5, r6, pc}

0800c9c4 <__match>:
 800c9c4:	b530      	push	{r4, r5, lr}
 800c9c6:	6803      	ldr	r3, [r0, #0]
 800c9c8:	3301      	adds	r3, #1
 800c9ca:	f811 4b01 	ldrb.w	r4, [r1], #1
 800c9ce:	b914      	cbnz	r4, 800c9d6 <__match+0x12>
 800c9d0:	6003      	str	r3, [r0, #0]
 800c9d2:	2001      	movs	r0, #1
 800c9d4:	bd30      	pop	{r4, r5, pc}
 800c9d6:	f813 2b01 	ldrb.w	r2, [r3], #1
 800c9da:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 800c9de:	2d19      	cmp	r5, #25
 800c9e0:	bf98      	it	ls
 800c9e2:	3220      	addls	r2, #32
 800c9e4:	42a2      	cmp	r2, r4
 800c9e6:	d0f0      	beq.n	800c9ca <__match+0x6>
 800c9e8:	2000      	movs	r0, #0
 800c9ea:	e7f3      	b.n	800c9d4 <__match+0x10>

0800c9ec <__hexnan>:
 800c9ec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c9f0:	2500      	movs	r5, #0
 800c9f2:	680b      	ldr	r3, [r1, #0]
 800c9f4:	4682      	mov	sl, r0
 800c9f6:	115e      	asrs	r6, r3, #5
 800c9f8:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800c9fc:	f013 031f 	ands.w	r3, r3, #31
 800ca00:	bf18      	it	ne
 800ca02:	3604      	addne	r6, #4
 800ca04:	1f37      	subs	r7, r6, #4
 800ca06:	4690      	mov	r8, r2
 800ca08:	46b9      	mov	r9, r7
 800ca0a:	463c      	mov	r4, r7
 800ca0c:	46ab      	mov	fp, r5
 800ca0e:	b087      	sub	sp, #28
 800ca10:	6801      	ldr	r1, [r0, #0]
 800ca12:	9301      	str	r3, [sp, #4]
 800ca14:	f846 5c04 	str.w	r5, [r6, #-4]
 800ca18:	9502      	str	r5, [sp, #8]
 800ca1a:	784a      	ldrb	r2, [r1, #1]
 800ca1c:	1c4b      	adds	r3, r1, #1
 800ca1e:	9303      	str	r3, [sp, #12]
 800ca20:	b342      	cbz	r2, 800ca74 <__hexnan+0x88>
 800ca22:	4610      	mov	r0, r2
 800ca24:	9105      	str	r1, [sp, #20]
 800ca26:	9204      	str	r2, [sp, #16]
 800ca28:	f7ff fd75 	bl	800c516 <__hexdig_fun>
 800ca2c:	2800      	cmp	r0, #0
 800ca2e:	d14f      	bne.n	800cad0 <__hexnan+0xe4>
 800ca30:	9a04      	ldr	r2, [sp, #16]
 800ca32:	9905      	ldr	r1, [sp, #20]
 800ca34:	2a20      	cmp	r2, #32
 800ca36:	d818      	bhi.n	800ca6a <__hexnan+0x7e>
 800ca38:	9b02      	ldr	r3, [sp, #8]
 800ca3a:	459b      	cmp	fp, r3
 800ca3c:	dd13      	ble.n	800ca66 <__hexnan+0x7a>
 800ca3e:	454c      	cmp	r4, r9
 800ca40:	d206      	bcs.n	800ca50 <__hexnan+0x64>
 800ca42:	2d07      	cmp	r5, #7
 800ca44:	dc04      	bgt.n	800ca50 <__hexnan+0x64>
 800ca46:	462a      	mov	r2, r5
 800ca48:	4649      	mov	r1, r9
 800ca4a:	4620      	mov	r0, r4
 800ca4c:	f7ff ffa8 	bl	800c9a0 <L_shift>
 800ca50:	4544      	cmp	r4, r8
 800ca52:	d950      	bls.n	800caf6 <__hexnan+0x10a>
 800ca54:	2300      	movs	r3, #0
 800ca56:	f1a4 0904 	sub.w	r9, r4, #4
 800ca5a:	f844 3c04 	str.w	r3, [r4, #-4]
 800ca5e:	461d      	mov	r5, r3
 800ca60:	464c      	mov	r4, r9
 800ca62:	f8cd b008 	str.w	fp, [sp, #8]
 800ca66:	9903      	ldr	r1, [sp, #12]
 800ca68:	e7d7      	b.n	800ca1a <__hexnan+0x2e>
 800ca6a:	2a29      	cmp	r2, #41	; 0x29
 800ca6c:	d155      	bne.n	800cb1a <__hexnan+0x12e>
 800ca6e:	3102      	adds	r1, #2
 800ca70:	f8ca 1000 	str.w	r1, [sl]
 800ca74:	f1bb 0f00 	cmp.w	fp, #0
 800ca78:	d04f      	beq.n	800cb1a <__hexnan+0x12e>
 800ca7a:	454c      	cmp	r4, r9
 800ca7c:	d206      	bcs.n	800ca8c <__hexnan+0xa0>
 800ca7e:	2d07      	cmp	r5, #7
 800ca80:	dc04      	bgt.n	800ca8c <__hexnan+0xa0>
 800ca82:	462a      	mov	r2, r5
 800ca84:	4649      	mov	r1, r9
 800ca86:	4620      	mov	r0, r4
 800ca88:	f7ff ff8a 	bl	800c9a0 <L_shift>
 800ca8c:	4544      	cmp	r4, r8
 800ca8e:	d934      	bls.n	800cafa <__hexnan+0x10e>
 800ca90:	4623      	mov	r3, r4
 800ca92:	f1a8 0204 	sub.w	r2, r8, #4
 800ca96:	f853 1b04 	ldr.w	r1, [r3], #4
 800ca9a:	429f      	cmp	r7, r3
 800ca9c:	f842 1f04 	str.w	r1, [r2, #4]!
 800caa0:	d2f9      	bcs.n	800ca96 <__hexnan+0xaa>
 800caa2:	1b3b      	subs	r3, r7, r4
 800caa4:	f023 0303 	bic.w	r3, r3, #3
 800caa8:	3304      	adds	r3, #4
 800caaa:	3e03      	subs	r6, #3
 800caac:	3401      	adds	r4, #1
 800caae:	42a6      	cmp	r6, r4
 800cab0:	bf38      	it	cc
 800cab2:	2304      	movcc	r3, #4
 800cab4:	2200      	movs	r2, #0
 800cab6:	4443      	add	r3, r8
 800cab8:	f843 2b04 	str.w	r2, [r3], #4
 800cabc:	429f      	cmp	r7, r3
 800cabe:	d2fb      	bcs.n	800cab8 <__hexnan+0xcc>
 800cac0:	683b      	ldr	r3, [r7, #0]
 800cac2:	b91b      	cbnz	r3, 800cacc <__hexnan+0xe0>
 800cac4:	4547      	cmp	r7, r8
 800cac6:	d126      	bne.n	800cb16 <__hexnan+0x12a>
 800cac8:	2301      	movs	r3, #1
 800caca:	603b      	str	r3, [r7, #0]
 800cacc:	2005      	movs	r0, #5
 800cace:	e025      	b.n	800cb1c <__hexnan+0x130>
 800cad0:	3501      	adds	r5, #1
 800cad2:	2d08      	cmp	r5, #8
 800cad4:	f10b 0b01 	add.w	fp, fp, #1
 800cad8:	dd06      	ble.n	800cae8 <__hexnan+0xfc>
 800cada:	4544      	cmp	r4, r8
 800cadc:	d9c3      	bls.n	800ca66 <__hexnan+0x7a>
 800cade:	2300      	movs	r3, #0
 800cae0:	2501      	movs	r5, #1
 800cae2:	f844 3c04 	str.w	r3, [r4, #-4]
 800cae6:	3c04      	subs	r4, #4
 800cae8:	6822      	ldr	r2, [r4, #0]
 800caea:	f000 000f 	and.w	r0, r0, #15
 800caee:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 800caf2:	6020      	str	r0, [r4, #0]
 800caf4:	e7b7      	b.n	800ca66 <__hexnan+0x7a>
 800caf6:	2508      	movs	r5, #8
 800caf8:	e7b5      	b.n	800ca66 <__hexnan+0x7a>
 800cafa:	9b01      	ldr	r3, [sp, #4]
 800cafc:	2b00      	cmp	r3, #0
 800cafe:	d0df      	beq.n	800cac0 <__hexnan+0xd4>
 800cb00:	f04f 32ff 	mov.w	r2, #4294967295
 800cb04:	f1c3 0320 	rsb	r3, r3, #32
 800cb08:	40da      	lsrs	r2, r3
 800cb0a:	f856 3c04 	ldr.w	r3, [r6, #-4]
 800cb0e:	4013      	ands	r3, r2
 800cb10:	f846 3c04 	str.w	r3, [r6, #-4]
 800cb14:	e7d4      	b.n	800cac0 <__hexnan+0xd4>
 800cb16:	3f04      	subs	r7, #4
 800cb18:	e7d2      	b.n	800cac0 <__hexnan+0xd4>
 800cb1a:	2004      	movs	r0, #4
 800cb1c:	b007      	add	sp, #28
 800cb1e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800cb22 <__ascii_mbtowc>:
 800cb22:	b082      	sub	sp, #8
 800cb24:	b901      	cbnz	r1, 800cb28 <__ascii_mbtowc+0x6>
 800cb26:	a901      	add	r1, sp, #4
 800cb28:	b142      	cbz	r2, 800cb3c <__ascii_mbtowc+0x1a>
 800cb2a:	b14b      	cbz	r3, 800cb40 <__ascii_mbtowc+0x1e>
 800cb2c:	7813      	ldrb	r3, [r2, #0]
 800cb2e:	600b      	str	r3, [r1, #0]
 800cb30:	7812      	ldrb	r2, [r2, #0]
 800cb32:	1e10      	subs	r0, r2, #0
 800cb34:	bf18      	it	ne
 800cb36:	2001      	movne	r0, #1
 800cb38:	b002      	add	sp, #8
 800cb3a:	4770      	bx	lr
 800cb3c:	4610      	mov	r0, r2
 800cb3e:	e7fb      	b.n	800cb38 <__ascii_mbtowc+0x16>
 800cb40:	f06f 0001 	mvn.w	r0, #1
 800cb44:	e7f8      	b.n	800cb38 <__ascii_mbtowc+0x16>

0800cb46 <_realloc_r>:
 800cb46:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800cb4a:	4680      	mov	r8, r0
 800cb4c:	4614      	mov	r4, r2
 800cb4e:	460e      	mov	r6, r1
 800cb50:	b921      	cbnz	r1, 800cb5c <_realloc_r+0x16>
 800cb52:	4611      	mov	r1, r2
 800cb54:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800cb58:	f7fd bc76 	b.w	800a448 <_malloc_r>
 800cb5c:	b92a      	cbnz	r2, 800cb6a <_realloc_r+0x24>
 800cb5e:	f7fd fc03 	bl	800a368 <_free_r>
 800cb62:	4625      	mov	r5, r4
 800cb64:	4628      	mov	r0, r5
 800cb66:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800cb6a:	f000 f8c6 	bl	800ccfa <_malloc_usable_size_r>
 800cb6e:	4284      	cmp	r4, r0
 800cb70:	4607      	mov	r7, r0
 800cb72:	d802      	bhi.n	800cb7a <_realloc_r+0x34>
 800cb74:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800cb78:	d812      	bhi.n	800cba0 <_realloc_r+0x5a>
 800cb7a:	4621      	mov	r1, r4
 800cb7c:	4640      	mov	r0, r8
 800cb7e:	f7fd fc63 	bl	800a448 <_malloc_r>
 800cb82:	4605      	mov	r5, r0
 800cb84:	2800      	cmp	r0, #0
 800cb86:	d0ed      	beq.n	800cb64 <_realloc_r+0x1e>
 800cb88:	42bc      	cmp	r4, r7
 800cb8a:	4622      	mov	r2, r4
 800cb8c:	4631      	mov	r1, r6
 800cb8e:	bf28      	it	cs
 800cb90:	463a      	movcs	r2, r7
 800cb92:	f7fc fd68 	bl	8009666 <memcpy>
 800cb96:	4631      	mov	r1, r6
 800cb98:	4640      	mov	r0, r8
 800cb9a:	f7fd fbe5 	bl	800a368 <_free_r>
 800cb9e:	e7e1      	b.n	800cb64 <_realloc_r+0x1e>
 800cba0:	4635      	mov	r5, r6
 800cba2:	e7df      	b.n	800cb64 <_realloc_r+0x1e>

0800cba4 <__ascii_wctomb>:
 800cba4:	4603      	mov	r3, r0
 800cba6:	4608      	mov	r0, r1
 800cba8:	b141      	cbz	r1, 800cbbc <__ascii_wctomb+0x18>
 800cbaa:	2aff      	cmp	r2, #255	; 0xff
 800cbac:	d904      	bls.n	800cbb8 <__ascii_wctomb+0x14>
 800cbae:	228a      	movs	r2, #138	; 0x8a
 800cbb0:	f04f 30ff 	mov.w	r0, #4294967295
 800cbb4:	601a      	str	r2, [r3, #0]
 800cbb6:	4770      	bx	lr
 800cbb8:	2001      	movs	r0, #1
 800cbba:	700a      	strb	r2, [r1, #0]
 800cbbc:	4770      	bx	lr
	...

0800cbc0 <fiprintf>:
 800cbc0:	b40e      	push	{r1, r2, r3}
 800cbc2:	b503      	push	{r0, r1, lr}
 800cbc4:	4601      	mov	r1, r0
 800cbc6:	ab03      	add	r3, sp, #12
 800cbc8:	4805      	ldr	r0, [pc, #20]	; (800cbe0 <fiprintf+0x20>)
 800cbca:	f853 2b04 	ldr.w	r2, [r3], #4
 800cbce:	6800      	ldr	r0, [r0, #0]
 800cbd0:	9301      	str	r3, [sp, #4]
 800cbd2:	f7ff f97f 	bl	800bed4 <_vfiprintf_r>
 800cbd6:	b002      	add	sp, #8
 800cbd8:	f85d eb04 	ldr.w	lr, [sp], #4
 800cbdc:	b003      	add	sp, #12
 800cbde:	4770      	bx	lr
 800cbe0:	200000c8 	.word	0x200000c8

0800cbe4 <__swhatbuf_r>:
 800cbe4:	b570      	push	{r4, r5, r6, lr}
 800cbe6:	460c      	mov	r4, r1
 800cbe8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800cbec:	4615      	mov	r5, r2
 800cbee:	2900      	cmp	r1, #0
 800cbf0:	461e      	mov	r6, r3
 800cbf2:	b096      	sub	sp, #88	; 0x58
 800cbf4:	da0c      	bge.n	800cc10 <__swhatbuf_r+0x2c>
 800cbf6:	89a3      	ldrh	r3, [r4, #12]
 800cbf8:	2100      	movs	r1, #0
 800cbfa:	f013 0f80 	tst.w	r3, #128	; 0x80
 800cbfe:	bf0c      	ite	eq
 800cc00:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 800cc04:	2340      	movne	r3, #64	; 0x40
 800cc06:	2000      	movs	r0, #0
 800cc08:	6031      	str	r1, [r6, #0]
 800cc0a:	602b      	str	r3, [r5, #0]
 800cc0c:	b016      	add	sp, #88	; 0x58
 800cc0e:	bd70      	pop	{r4, r5, r6, pc}
 800cc10:	466a      	mov	r2, sp
 800cc12:	f000 f849 	bl	800cca8 <_fstat_r>
 800cc16:	2800      	cmp	r0, #0
 800cc18:	dbed      	blt.n	800cbf6 <__swhatbuf_r+0x12>
 800cc1a:	9901      	ldr	r1, [sp, #4]
 800cc1c:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 800cc20:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 800cc24:	4259      	negs	r1, r3
 800cc26:	4159      	adcs	r1, r3
 800cc28:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800cc2c:	e7eb      	b.n	800cc06 <__swhatbuf_r+0x22>

0800cc2e <__smakebuf_r>:
 800cc2e:	898b      	ldrh	r3, [r1, #12]
 800cc30:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800cc32:	079d      	lsls	r5, r3, #30
 800cc34:	4606      	mov	r6, r0
 800cc36:	460c      	mov	r4, r1
 800cc38:	d507      	bpl.n	800cc4a <__smakebuf_r+0x1c>
 800cc3a:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800cc3e:	6023      	str	r3, [r4, #0]
 800cc40:	6123      	str	r3, [r4, #16]
 800cc42:	2301      	movs	r3, #1
 800cc44:	6163      	str	r3, [r4, #20]
 800cc46:	b002      	add	sp, #8
 800cc48:	bd70      	pop	{r4, r5, r6, pc}
 800cc4a:	466a      	mov	r2, sp
 800cc4c:	ab01      	add	r3, sp, #4
 800cc4e:	f7ff ffc9 	bl	800cbe4 <__swhatbuf_r>
 800cc52:	9900      	ldr	r1, [sp, #0]
 800cc54:	4605      	mov	r5, r0
 800cc56:	4630      	mov	r0, r6
 800cc58:	f7fd fbf6 	bl	800a448 <_malloc_r>
 800cc5c:	b948      	cbnz	r0, 800cc72 <__smakebuf_r+0x44>
 800cc5e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800cc62:	059a      	lsls	r2, r3, #22
 800cc64:	d4ef      	bmi.n	800cc46 <__smakebuf_r+0x18>
 800cc66:	f023 0303 	bic.w	r3, r3, #3
 800cc6a:	f043 0302 	orr.w	r3, r3, #2
 800cc6e:	81a3      	strh	r3, [r4, #12]
 800cc70:	e7e3      	b.n	800cc3a <__smakebuf_r+0xc>
 800cc72:	89a3      	ldrh	r3, [r4, #12]
 800cc74:	6020      	str	r0, [r4, #0]
 800cc76:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800cc7a:	81a3      	strh	r3, [r4, #12]
 800cc7c:	9b00      	ldr	r3, [sp, #0]
 800cc7e:	6120      	str	r0, [r4, #16]
 800cc80:	6163      	str	r3, [r4, #20]
 800cc82:	9b01      	ldr	r3, [sp, #4]
 800cc84:	b15b      	cbz	r3, 800cc9e <__smakebuf_r+0x70>
 800cc86:	4630      	mov	r0, r6
 800cc88:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800cc8c:	f000 f81e 	bl	800cccc <_isatty_r>
 800cc90:	b128      	cbz	r0, 800cc9e <__smakebuf_r+0x70>
 800cc92:	89a3      	ldrh	r3, [r4, #12]
 800cc94:	f023 0303 	bic.w	r3, r3, #3
 800cc98:	f043 0301 	orr.w	r3, r3, #1
 800cc9c:	81a3      	strh	r3, [r4, #12]
 800cc9e:	89a3      	ldrh	r3, [r4, #12]
 800cca0:	431d      	orrs	r5, r3
 800cca2:	81a5      	strh	r5, [r4, #12]
 800cca4:	e7cf      	b.n	800cc46 <__smakebuf_r+0x18>
	...

0800cca8 <_fstat_r>:
 800cca8:	b538      	push	{r3, r4, r5, lr}
 800ccaa:	2300      	movs	r3, #0
 800ccac:	4d06      	ldr	r5, [pc, #24]	; (800ccc8 <_fstat_r+0x20>)
 800ccae:	4604      	mov	r4, r0
 800ccb0:	4608      	mov	r0, r1
 800ccb2:	4611      	mov	r1, r2
 800ccb4:	602b      	str	r3, [r5, #0]
 800ccb6:	f7f6 fcfc 	bl	80036b2 <_fstat>
 800ccba:	1c43      	adds	r3, r0, #1
 800ccbc:	d102      	bne.n	800ccc4 <_fstat_r+0x1c>
 800ccbe:	682b      	ldr	r3, [r5, #0]
 800ccc0:	b103      	cbz	r3, 800ccc4 <_fstat_r+0x1c>
 800ccc2:	6023      	str	r3, [r4, #0]
 800ccc4:	bd38      	pop	{r3, r4, r5, pc}
 800ccc6:	bf00      	nop
 800ccc8:	20000d34 	.word	0x20000d34

0800cccc <_isatty_r>:
 800cccc:	b538      	push	{r3, r4, r5, lr}
 800ccce:	2300      	movs	r3, #0
 800ccd0:	4d05      	ldr	r5, [pc, #20]	; (800cce8 <_isatty_r+0x1c>)
 800ccd2:	4604      	mov	r4, r0
 800ccd4:	4608      	mov	r0, r1
 800ccd6:	602b      	str	r3, [r5, #0]
 800ccd8:	f7f6 fcfa 	bl	80036d0 <_isatty>
 800ccdc:	1c43      	adds	r3, r0, #1
 800ccde:	d102      	bne.n	800cce6 <_isatty_r+0x1a>
 800cce0:	682b      	ldr	r3, [r5, #0]
 800cce2:	b103      	cbz	r3, 800cce6 <_isatty_r+0x1a>
 800cce4:	6023      	str	r3, [r4, #0]
 800cce6:	bd38      	pop	{r3, r4, r5, pc}
 800cce8:	20000d34 	.word	0x20000d34

0800ccec <abort>:
 800ccec:	2006      	movs	r0, #6
 800ccee:	b508      	push	{r3, lr}
 800ccf0:	f000 f834 	bl	800cd5c <raise>
 800ccf4:	2001      	movs	r0, #1
 800ccf6:	f7f6 fc8e 	bl	8003616 <_exit>

0800ccfa <_malloc_usable_size_r>:
 800ccfa:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800ccfe:	1f18      	subs	r0, r3, #4
 800cd00:	2b00      	cmp	r3, #0
 800cd02:	bfbc      	itt	lt
 800cd04:	580b      	ldrlt	r3, [r1, r0]
 800cd06:	18c0      	addlt	r0, r0, r3
 800cd08:	4770      	bx	lr

0800cd0a <_raise_r>:
 800cd0a:	291f      	cmp	r1, #31
 800cd0c:	b538      	push	{r3, r4, r5, lr}
 800cd0e:	4604      	mov	r4, r0
 800cd10:	460d      	mov	r5, r1
 800cd12:	d904      	bls.n	800cd1e <_raise_r+0x14>
 800cd14:	2316      	movs	r3, #22
 800cd16:	6003      	str	r3, [r0, #0]
 800cd18:	f04f 30ff 	mov.w	r0, #4294967295
 800cd1c:	bd38      	pop	{r3, r4, r5, pc}
 800cd1e:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 800cd20:	b112      	cbz	r2, 800cd28 <_raise_r+0x1e>
 800cd22:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800cd26:	b94b      	cbnz	r3, 800cd3c <_raise_r+0x32>
 800cd28:	4620      	mov	r0, r4
 800cd2a:	f000 f831 	bl	800cd90 <_getpid_r>
 800cd2e:	462a      	mov	r2, r5
 800cd30:	4601      	mov	r1, r0
 800cd32:	4620      	mov	r0, r4
 800cd34:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800cd38:	f000 b818 	b.w	800cd6c <_kill_r>
 800cd3c:	2b01      	cmp	r3, #1
 800cd3e:	d00a      	beq.n	800cd56 <_raise_r+0x4c>
 800cd40:	1c59      	adds	r1, r3, #1
 800cd42:	d103      	bne.n	800cd4c <_raise_r+0x42>
 800cd44:	2316      	movs	r3, #22
 800cd46:	6003      	str	r3, [r0, #0]
 800cd48:	2001      	movs	r0, #1
 800cd4a:	e7e7      	b.n	800cd1c <_raise_r+0x12>
 800cd4c:	2400      	movs	r4, #0
 800cd4e:	4628      	mov	r0, r5
 800cd50:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800cd54:	4798      	blx	r3
 800cd56:	2000      	movs	r0, #0
 800cd58:	e7e0      	b.n	800cd1c <_raise_r+0x12>
	...

0800cd5c <raise>:
 800cd5c:	4b02      	ldr	r3, [pc, #8]	; (800cd68 <raise+0xc>)
 800cd5e:	4601      	mov	r1, r0
 800cd60:	6818      	ldr	r0, [r3, #0]
 800cd62:	f7ff bfd2 	b.w	800cd0a <_raise_r>
 800cd66:	bf00      	nop
 800cd68:	200000c8 	.word	0x200000c8

0800cd6c <_kill_r>:
 800cd6c:	b538      	push	{r3, r4, r5, lr}
 800cd6e:	2300      	movs	r3, #0
 800cd70:	4d06      	ldr	r5, [pc, #24]	; (800cd8c <_kill_r+0x20>)
 800cd72:	4604      	mov	r4, r0
 800cd74:	4608      	mov	r0, r1
 800cd76:	4611      	mov	r1, r2
 800cd78:	602b      	str	r3, [r5, #0]
 800cd7a:	f7f6 fc3c 	bl	80035f6 <_kill>
 800cd7e:	1c43      	adds	r3, r0, #1
 800cd80:	d102      	bne.n	800cd88 <_kill_r+0x1c>
 800cd82:	682b      	ldr	r3, [r5, #0]
 800cd84:	b103      	cbz	r3, 800cd88 <_kill_r+0x1c>
 800cd86:	6023      	str	r3, [r4, #0]
 800cd88:	bd38      	pop	{r3, r4, r5, pc}
 800cd8a:	bf00      	nop
 800cd8c:	20000d34 	.word	0x20000d34

0800cd90 <_getpid_r>:
 800cd90:	f7f6 bc2a 	b.w	80035e8 <_getpid>

0800cd94 <_init>:
 800cd94:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cd96:	bf00      	nop
 800cd98:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800cd9a:	bc08      	pop	{r3}
 800cd9c:	469e      	mov	lr, r3
 800cd9e:	4770      	bx	lr

0800cda0 <_fini>:
 800cda0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cda2:	bf00      	nop
 800cda4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800cda6:	bc08      	pop	{r3}
 800cda8:	469e      	mov	lr, r3
 800cdaa:	4770      	bx	lr
