<module name="GTC0_GTC_CFG0" acronym="" XML_version="1.0" HW_revision="n/a" description="">
  <register id="GTC_PID" acronym="GTC_PID" offset="0x0" width="32" description="This is the standard platform IP revision register which contains the ID and revision information of the MMR generator.">
    <bitfield id="REV" width="32" begin="31" end="0" resetval="0x61800209" description="TI internal data. Identifies revision of peripheral." range="" rwaccess="R"/>
  </register>
  <register id="GTC_GTC_PID" acronym="GTC_GTC_PID" offset="0x4" width="32" description="This is the standard platform IP revision register which contains the ID and revision information of the GTC peripheral.">
    <bitfield id="REV" width="32" begin="31" end="0" resetval="0xX" description="TI internal data. Identifies revision of peripheral." range="" rwaccess="R"/>
  </register>
  <register id="GTC_PUSHEVT" acronym="GTC_PUSHEVT" offset="0x8" width="32" description="Selects which bit of the count value to output as a push event for global timesync.">
    <bitfield id="RESERVED" width="26" begin="31" end="6" resetval="0x0" description="Reserved. Always read as 0." range="" rwaccess="R"/>
    <bitfield id="EXPBIT_SEL" width="6" begin="5" end="0" resetval="0x0" description="This field controls the mux that selects which bit [63:0] of the system counter value is exported on the0h = Select CNTR[0]1h = Select CNTR[1]...3Fh = Select CNTR]63]" range="" rwaccess="RW"/>
  </register>
</module>
