{"settings": [{"unitsOfMeasure": {"length": "mm", "resistance": "ohms", "capacitance": "picofarads", "inductance": "henry", "voltage": "volts", "tolerance": "percentage"}, "platformAbbreviation": "WCL", "skuAbbreviation": "U", "id": "20251013105810"}], "graphs": [{"graph": {"interface": "CNVio2", "topology": "CNVio Device Down Topology", "signal": "Tx", "maxVias": [{"viaPlacement": "", "viaCount": 3}], "additionalProperties": [{"material": "Standard Loss (SL)", "category": "Mainstream", "totalMaxTraceLength": 219, "redriverRetimer": "None", "traceLength": [{"baseName": "BO", "traceLengths": [{"traces": ["BO"], "maxTraceLength": 12.7, "tlineType": ["SL"]}]}, {"baseName": "M1", "traceLengths": [{"traces": ["M1", "M2"], "maxTraceLength": null, "tlineType": ["MS", "DSL"]}]}, {"baseName": "M2", "traceLengths": [{"traces": ["M1", "M2"], "maxTraceLength": null, "tlineType": ["MS", "DSL"]}]}, {"baseName": "M3", "traceLengths": [{"traces": ["M3"], "maxTraceLength": 25.4, "tlineType": ["MS"]}]}], "pcbStackUp": [{"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 6, "variant": "For DDR5 & LPDDR5x"}], "port": []}]}, "nodes": [{"id": "TX", "category": "Device"}, {"id": "BO", "category": "Trace", "baseName": "BO"}, {"id": "M1", "category": "Trace", "baseName": "M1"}, {"id": "M2", "category": "Trace", "baseName": "M2"}, {"id": "M3", "category": "Trace", "baseName": "M3"}, {"id": "CNVIO Device", "category": "Device"}], "links": [{"source": "TX", "target": "BO"}, {"source": "BO", "target": "M1"}, {"source": "M1", "target": "M2"}, {"source": "M2", "target": "M3"}, {"source": "M3", "target": "CNVIO Device"}]}, {"graph": {"interface": "CNVio2", "topology": "CNVio Device Down Topology", "signal": "Rx", "maxVias": [{"viaPlacement": "", "viaCount": 3}], "additionalProperties": [{"material": "Standard Loss (SL)", "category": "Mainstream", "totalMaxTraceLength": 219, "redriverRetimer": "None", "traceLength": [{"baseName": "BO", "traceLengths": [{"traces": ["BO"], "maxTraceLength": 12.7, "tlineType": ["SL"]}]}, {"baseName": "M1", "traceLengths": [{"traces": ["M1", "M2"], "maxTraceLength": null, "tlineType": ["MS", "DSL"]}]}, {"baseName": "M2", "traceLengths": [{"traces": ["M1", "M2"], "maxTraceLength": null, "tlineType": ["MS", "DSL"]}]}, {"baseName": "M3", "traceLengths": [{"traces": ["M3"], "maxTraceLength": 25.4, "tlineType": ["MS"]}]}], "pcbStackUp": [{"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 6, "variant": "For DDR5 & LPDDR5x"}], "port": []}]}, "nodes": [{"id": "RX", "category": "Device"}, {"id": "BO", "category": "Trace", "baseName": "BO"}, {"id": "M1", "category": "Trace", "baseName": "M1"}, {"id": "M2", "category": "Trace", "baseName": "M2"}, {"id": "M3", "category": "Trace", "baseName": "M3"}, {"id": "CNVIO Device", "category": "Device"}], "links": [{"source": "RX", "target": "BO"}, {"source": "BO", "target": "M1"}, {"source": "M1", "target": "M2"}, {"source": "M2", "target": "M3"}, {"source": "M3", "target": "CNVIO Device"}]}, {"graph": {"interface": "CNVio2", "topology": "CNVio M.2 Topology", "signal": "Tx", "maxVias": [{"viaPlacement": "", "viaCount": 3}], "additionalProperties": [{"material": "Standard Loss (SL)", "category": "Mainstream", "totalMaxTraceLength": 219, "redriverRetimer": "None", "traceLength": [{"baseName": "BO", "traceLengths": [{"traces": ["BO"], "maxTraceLength": 12.7, "tlineType": ["SL"]}]}, {"baseName": "M1", "traceLengths": [{"traces": ["M1", "M2"], "maxTraceLength": null, "tlineType": ["MS", "DSL"]}]}, {"baseName": "M2", "traceLengths": [{"traces": ["M1", "M2"], "maxTraceLength": null, "tlineType": ["MS", "DSL"]}]}, {"baseName": "M3", "traceLengths": [{"traces": ["M3"], "maxTraceLength": 25.4, "tlineType": ["MS"]}]}], "pcbStackUp": [{"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 6, "variant": "For DDR5 & LPDDR5x"}], "port": []}]}, "nodes": [{"id": "TX", "category": "Device"}, {"id": "BO", "category": "Trace", "baseName": "BO"}, {"id": "M1", "category": "Trace", "baseName": "M1"}, {"id": "M2", "category": "Trace", "baseName": "M2"}, {"id": "M3", "category": "Trace", "baseName": "M3"}, {"id": "M.2 Connector", "category": "Device"}], "links": [{"source": "TX", "target": "BO"}, {"source": "BO", "target": "M1"}, {"source": "M1", "target": "M2"}, {"source": "M2", "target": "M3"}, {"source": "M3", "target": "M.2 Connector"}]}, {"graph": {"interface": "CNVio2", "topology": "CNVio M.2 Topology", "signal": "Rx", "maxVias": [{"viaPlacement": "", "viaCount": 3}], "additionalProperties": [{"material": "Standard Loss (SL)", "category": "Mainstream", "totalMaxTraceLength": 219, "redriverRetimer": "None", "traceLength": [{"baseName": "BO", "traceLengths": [{"traces": ["BO"], "maxTraceLength": 12.7, "tlineType": ["SL"]}]}, {"baseName": "M1", "traceLengths": [{"traces": ["M1", "M2"], "maxTraceLength": null, "tlineType": ["MS", "DSL"]}]}, {"baseName": "M2", "traceLengths": [{"traces": ["M1", "M2"], "maxTraceLength": null, "tlineType": ["MS", "DSL"]}]}, {"baseName": "M3", "traceLengths": [{"traces": ["M3"], "maxTraceLength": 25.4, "tlineType": ["MS"]}]}], "pcbStackUp": [{"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 6, "variant": "For DDR5 & LPDDR5x"}], "port": []}]}, "nodes": [{"id": "RX", "category": "Device"}, {"id": "BO", "category": "Trace", "baseName": "BO"}, {"id": "M1", "category": "Trace", "baseName": "M1"}, {"id": "M2", "category": "Trace", "baseName": "M2"}, {"id": "M3", "category": "Trace", "baseName": "M3"}, {"id": "M.2 Connector", "category": "Device"}], "links": [{"source": "RX", "target": "BO"}, {"source": "BO", "target": "M1"}, {"source": "M1", "target": "M2"}, {"source": "M2", "target": "M3"}, {"source": "M3", "target": "M.2 Connector"}]}, {"graph": {"interface": "CNVio2", "topology": "CNVio Module Down Topology", "signal": "Tx", "maxVias": [{"viaPlacement": "", "viaCount": 3}], "additionalProperties": [{"material": "Standard Loss (SL)", "category": "Mainstream", "totalMaxTraceLength": 219, "redriverRetimer": "None", "traceLength": [{"baseName": "BO", "traceLengths": [{"traces": ["BO"], "maxTraceLength": 12.7, "tlineType": ["SL"]}]}, {"baseName": "M1", "traceLengths": [{"traces": ["M1", "M2"], "maxTraceLength": null, "tlineType": ["MS", "DSL"]}]}, {"baseName": "M2", "traceLengths": [{"traces": ["M1", "M2"], "maxTraceLength": null, "tlineType": ["MS", "DSL"]}]}, {"baseName": "M3", "traceLengths": [{"traces": ["M3"], "maxTraceLength": 25.4, "tlineType": ["MS"]}]}], "pcbStackUp": [{"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 6, "variant": "For DDR5 & LPDDR5x"}], "port": []}]}, "nodes": [{"id": "TX", "category": "Device"}, {"id": "BO", "category": "Trace", "baseName": "BO"}, {"id": "M1", "category": "Trace", "baseName": "M1"}, {"id": "M2", "category": "Trace", "baseName": "M2"}, {"id": "M3", "category": "Trace", "baseName": "M3"}, {"id": "CNVIO Module", "category": "Device"}], "links": [{"source": "TX", "target": "BO"}, {"source": "BO", "target": "M1"}, {"source": "M1", "target": "M2"}, {"source": "M2", "target": "M3"}, {"source": "M3", "target": "CNVIO Module"}]}, {"graph": {"interface": "CNVio2", "topology": "CNVio Module Down Topology", "signal": "Rx", "maxVias": [{"viaPlacement": "", "viaCount": 3}], "additionalProperties": [{"material": "Standard Loss (SL)", "category": "Mainstream", "totalMaxTraceLength": 219, "redriverRetimer": "None", "traceLength": [{"baseName": "BO", "traceLengths": [{"traces": ["BO"], "maxTraceLength": 12.7, "tlineType": ["SL"]}]}, {"baseName": "M1", "traceLengths": [{"traces": ["M1", "M2"], "maxTraceLength": null, "tlineType": ["MS", "DSL"]}]}, {"baseName": "M2", "traceLengths": [{"traces": ["M1", "M2"], "maxTraceLength": null, "tlineType": ["MS", "DSL"]}]}, {"baseName": "M3", "traceLengths": [{"traces": ["M3"], "maxTraceLength": 25.4, "tlineType": ["MS"]}]}], "pcbStackUp": [{"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 6, "variant": "For DDR5 & LPDDR5x"}], "port": []}]}, "nodes": [{"id": "RX", "category": "Device"}, {"id": "BO", "category": "Trace", "baseName": "BO"}, {"id": "M1", "category": "Trace", "baseName": "M1"}, {"id": "M2", "category": "Trace", "baseName": "M2"}, {"id": "M3", "category": "Trace", "baseName": "M3"}, {"id": "CNVIO Module", "category": "Device"}], "links": [{"source": "RX", "target": "BO"}, {"source": "BO", "target": "M1"}, {"source": "M1", "target": "M2"}, {"source": "M2", "target": "M3"}, {"source": "M3", "target": "CNVIO Module"}]}, {"graph": {"interface": "CNVio3", "topology": "CNVio3 Module Down Topology", "signal": "Tx", "maxVias": [], "additionalProperties": [{"material": "Standard Loss (SL)", "category": "Mainstream", "totalMaxTraceLength": 203, "redriverRetimer": "None", "traceLength": [{"baseName": "BO", "traceLengths": [{"traces": ["BO"], "maxTraceLength": 20, "tlineType": ["MS", "DSL"]}]}, {"baseName": "M1", "traceLengths": [{"traces": ["M1"], "maxTraceLength": null, "tlineType": ["MS", "DSL"]}]}, {"baseName": "M2", "traceLengths": [{"traces": ["M2"], "maxTraceLength": 17, "tlineType": ["MS"]}]}], "pcbStackUp": [{"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 6, "variant": "For DDR5 & LPDDR5x"}], "port": []}]}, "nodes": [{"id": "TX", "category": "Device"}, {"id": "BO", "category": "Trace", "baseName": "BO"}, {"id": "Via1", "category": "Via"}, {"id": "M1", "category": "Trace", "baseName": "M1"}, {"id": "Via2", "category": "Via"}, {"id": "M2", "category": "Trace", "baseName": "M2"}, {"id": "1216 Module", "category": "Device"}], "links": [{"source": "TX", "target": "BO"}, {"source": "BO", "target": "Via1"}, {"source": "Via1", "target": "M1"}, {"source": "M1", "target": "Via2"}, {"source": "Via2", "target": "M2"}, {"source": "M2", "target": "1216 Module"}]}, {"graph": {"interface": "CNVio3", "topology": "CNVio3 Module Down Topology", "signal": "Rx", "maxVias": [], "additionalProperties": [{"material": "Standard Loss (SL)", "category": "Mainstream", "totalMaxTraceLength": 203, "redriverRetimer": "None", "traceLength": [{"baseName": "BO", "traceLengths": [{"traces": ["BO"], "maxTraceLength": 20, "tlineType": ["MS", "DSL"]}]}, {"baseName": "M1", "traceLengths": [{"traces": ["M1"], "maxTraceLength": null, "tlineType": ["MS", "DSL"]}]}, {"baseName": "M2", "traceLengths": [{"traces": ["M2"], "maxTraceLength": 17, "tlineType": ["MS"]}]}], "pcbStackUp": [{"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 6, "variant": "For DDR5 & LPDDR5x"}], "port": []}]}, "nodes": [{"id": "Rx", "category": "Device"}, {"id": "BO", "category": "Trace", "baseName": "BO"}, {"id": "Via1", "category": "Via"}, {"id": "M1", "category": "Trace", "baseName": "M1"}, {"id": "Via2", "category": "Via"}, {"id": "M2", "category": "Trace", "baseName": "M2"}, {"id": "1216 Module", "category": "Device"}], "links": [{"source": "Rx", "target": "BO"}, {"source": "BO", "target": "Via1"}, {"source": "Via1", "target": "M1"}, {"source": "M1", "target": "Via2"}, {"source": "Via2", "target": "M2"}, {"source": "M2", "target": "1216 Module"}]}, {"graph": {"interface": "CNVio3", "topology": "CNVio3 M.2 Topology", "signal": "Tx", "maxVias": [{"viaPlacement": "", "viaCount": 2}], "additionalProperties": [{"material": "Standard Loss (SL)", "category": "Mainstream", "totalMaxTraceLength": 203, "redriverRetimer": "None", "traceLength": [{"baseName": "BO", "traceLengths": [{"traces": ["BO"], "maxTraceLength": 20, "tlineType": ["MS", "DSL"]}]}, {"baseName": "M1", "traceLengths": [{"traces": ["M1"], "maxTraceLength": null, "tlineType": ["MS", "DSL"]}]}, {"baseName": "M2", "traceLengths": [{"traces": ["M2"], "maxTraceLength": 17, "tlineType": ["MS"]}]}], "pcbStackUp": [{"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 6, "variant": "For DDR5 & LPDDR5x"}], "port": []}]}, "nodes": [{"id": "TX", "category": "Device"}, {"id": "BO", "category": "Trace", "baseName": "BO"}, {"id": "Via1", "category": "Via"}, {"id": "M1", "category": "Trace", "baseName": "M1"}, {"id": "Via2", "category": "Via"}, {"id": "M2", "category": "Trace", "baseName": "M2"}, {"id": "M.2 Connector", "category": "Device"}], "links": [{"source": "TX", "target": "BO"}, {"source": "BO", "target": "Via1"}, {"source": "Via1", "target": "M1"}, {"source": "M1", "target": "Via2"}, {"source": "Via2", "target": "M2"}, {"source": "M2", "target": "M.2 Connector"}]}, {"graph": {"interface": "CNVio3", "topology": "CNVio3 M.2 Topology", "signal": "Rx", "maxVias": [{"viaPlacement": "", "viaCount": 2}], "additionalProperties": [{"material": "Standard Loss (SL)", "category": "Mainstream", "totalMaxTraceLength": 203, "redriverRetimer": "None", "traceLength": [{"baseName": "BO", "traceLengths": [{"traces": ["BO"], "maxTraceLength": 20, "tlineType": ["MS", "DSL"]}]}, {"baseName": "M1", "traceLengths": [{"traces": ["M1"], "maxTraceLength": null, "tlineType": ["MS", "DSL"]}]}, {"baseName": "M2", "traceLengths": [{"traces": ["M2"], "maxTraceLength": 17, "tlineType": ["MS"]}]}], "pcbStackUp": [{"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 6, "variant": "For DDR5 & LPDDR5x"}], "port": []}]}, "nodes": [{"id": "Rx", "category": "Device"}, {"id": "BO", "category": "Trace", "baseName": "BO"}, {"id": "Via1", "category": "Via"}, {"id": "M1", "category": "Trace", "baseName": "M1"}, {"id": "Via2", "category": "Via"}, {"id": "M2", "category": "Trace", "baseName": "M2"}, {"id": "M.2 Connector", "category": "Device"}], "links": [{"source": "Rx", "target": "BO"}, {"source": "BO", "target": "Via1"}, {"source": "Via1", "target": "M1"}, {"source": "M1", "target": "Via2"}, {"source": "Via2", "target": "M2"}, {"source": "M2", "target": "M.2 Connector"}]}, {"graph": {"interface": "Differential Clock", "topology": "PCIe Gen1-3 Add-in Card Clock Topology", "signal": "Tx", "maxVias": [{"viaPlacement": "Total Channel", "viaCount": 4}], "additionalProperties": [{"material": "Standard Loss (SL)", "totalMaxTraceLength": 263, "totalMinTraceLength": 76.2, "redriverRetimer": "None", "traceLength": [{"baseName": "BO", "traceLengths": [{"traces": ["BO"], "maxTraceLength": 12.7, "tlineType": ["DSL", "MS", "SL"]}]}, {"baseName": "M1", "traceLengths": [{"traces": ["M1", "M2"], "maxTraceLength": null, "tlineType": ["DSL", "MS", "SL"]}]}, {"baseName": "M2", "traceLengths": [{"traces": ["M1", "M2"], "maxTraceLength": null, "tlineType": ["DSL", "MS", "SL"]}]}, {"baseName": "M3", "traceLengths": [{"traces": ["M3"], "maxTraceLength": 25.4, "tlineType": ["MS"]}]}], "pcbStackUp": [{"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 6, "variant": "For DDR5 & LPDDR5x"}], "port": []}]}, "nodes": [{"id": "CPU", "category": "Device"}, {"id": "BO", "category": "Trace", "baseName": "BO"}, {"id": "M1", "category": "Trace", "baseName": "M1"}, {"id": "M2", "category": "Trace", "baseName": "M2"}, {"id": "M3", "category": "Trace", "baseName": "M3"}, {"id": "CONNECTOR", "category": "Device"}], "links": [{"source": "CPU", "target": "BO"}, {"source": "BO", "target": "M1"}, {"source": "M1", "target": "M2"}, {"source": "M2", "target": "M3"}, {"source": "M3", "target": "CONNECTOR"}]}, {"graph": {"interface": "Differential Clock", "topology": "PCIe Gen1-3 Device Down Clock Topology", "signal": "Tx", "maxVias": [{"viaPlacement": "Total Channel", "viaCount": 4}], "additionalProperties": [{"material": "Standard Loss (SL)", "totalMaxTraceLength": 263, "totalMinTraceLength": 89, "redriverRetimer": "None", "traceLength": [{"baseName": "BO", "traceLengths": [{"traces": ["BO"], "maxTraceLength": 12.7, "tlineType": ["DSL", "MS", "SL"]}]}, {"baseName": "M1", "traceLengths": [{"traces": ["M1", "M2"], "maxTraceLength": null, "tlineType": ["DSL", "MS", "SL"]}]}, {"baseName": "M2", "traceLengths": [{"traces": ["M1", "M2"], "maxTraceLength": null, "tlineType": ["DSL", "MS", "SL"]}]}, {"baseName": "M3", "traceLengths": [{"traces": ["M3"], "maxTraceLength": 25.4, "tlineType": ["MS"]}]}], "pcbStackUp": [{"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 6, "variant": "For DDR5 & LPDDR5x"}], "port": []}]}, "nodes": [{"id": "CPU", "category": "Device"}, {"id": "BO", "category": "Trace", "baseName": "BO"}, {"id": "M1", "category": "Trace", "baseName": "M1"}, {"id": "M2", "category": "Trace", "baseName": "M2"}, {"id": "M3", "category": "Trace", "baseName": "M3"}, {"id": "EndDevice", "category": "Device"}], "links": [{"source": "CPU", "target": "BO"}, {"source": "BO", "target": "M1"}, {"source": "M1", "target": "M2"}, {"source": "M2", "target": "M3"}, {"source": "M3", "target": "EndDevice"}]}, {"graph": {"interface": "Differential Clock", "topology": "PCIe Gen4 Add-in Card Clock Topology", "signal": "Tx", "maxVias": [{"viaPlacement": "Total Channel", "viaCount": 4}], "additionalProperties": [{"material": "Standard Loss (SL)", "totalMaxTraceLength": 263, "totalMinTraceLength": 76.2, "redriverRetimer": "None", "traceLength": [{"baseName": "BO", "traceLengths": [{"traces": ["BO"], "maxTraceLength": 12.7, "tlineType": ["DSL", "MS", "SL"]}]}, {"baseName": "M1", "traceLengths": [{"traces": ["M1", "M2"], "maxTraceLength": null, "tlineType": ["DSL", "MS", "SL"]}]}, {"baseName": "M2", "traceLengths": [{"traces": ["M1", "M2"], "maxTraceLength": null, "tlineType": ["DSL", "MS", "SL"]}]}, {"baseName": "M3", "traceLengths": [{"traces": ["M3"], "maxTraceLength": 25.4, "tlineType": ["MS"]}]}], "pcbStackUp": [{"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 6, "variant": "For DDR5 & LPDDR5x"}], "port": []}]}, "nodes": [{"id": "CPU", "category": "Device"}, {"id": "BO", "category": "Trace", "baseName": "BO"}, {"id": "M1", "category": "Trace", "baseName": "M1"}, {"id": "M2", "category": "Trace", "baseName": "M2"}, {"id": "M3", "category": "Trace", "baseName": "M3"}, {"id": "CONNECTOR", "category": "Device"}], "links": [{"source": "CPU", "target": "BO"}, {"source": "BO", "target": "M1"}, {"source": "M1", "target": "M2"}, {"source": "M2", "target": "M3"}, {"source": "M3", "target": "CONNECTOR"}]}, {"graph": {"interface": "Differential Clock", "topology": "PCIe Gen4 Device Down Clock Topology", "signal": "Tx", "maxVias": [{"viaPlacement": "Total Channel", "viaCount": 4}], "additionalProperties": [{"material": "Standard Loss (SL)", "totalMaxTraceLength": 263, "totalMinTraceLength": 89, "redriverRetimer": "None", "traceLength": [{"baseName": "BO", "traceLengths": [{"traces": ["BO"], "maxTraceLength": 12.7, "tlineType": ["DSL", "MS", "SL"]}]}, {"baseName": "M1", "traceLengths": [{"traces": ["M1", "M2"], "maxTraceLength": null, "tlineType": ["DSL", "MS", "SL"]}]}, {"baseName": "M2", "traceLengths": [{"traces": ["M1", "M2"], "maxTraceLength": null, "tlineType": ["DSL", "MS", "SL"]}]}, {"baseName": "M3", "traceLengths": [{"traces": ["M3"], "maxTraceLength": 25.4, "tlineType": ["MS"]}]}], "pcbStackUp": [{"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 6, "variant": "For DDR5 & LPDDR5x"}], "port": []}]}, "nodes": [{"id": "CPU", "category": "Device"}, {"id": "BO", "category": "Trace", "baseName": "BO"}, {"id": "M1", "category": "Trace", "baseName": "M1"}, {"id": "M2", "category": "Trace", "baseName": "M2"}, {"id": "M3", "category": "Trace", "baseName": "M3"}, {"id": "EndDevice", "category": "Device"}], "links": [{"source": "CPU", "target": "BO"}, {"source": "BO", "target": "M1"}, {"source": "M1", "target": "M2"}, {"source": "M2", "target": "M3"}, {"source": "M3", "target": "EndDevice"}]}, {"graph": {"interface": "Type-C AUX", "topology": "Type-C AUX With Retimer Topology", "signal": "Rx", "maxVias": [], "additionalProperties": []}, "nodes": [{"id": "RX", "category": "Device"}, {"id": "BO", "category": "Trace", "baseName": null}, {"id": "M1", "category": "Trace", "baseName": null}, {"id": "M2", "category": "Trace", "baseName": null}, {"id": "AC Cap_1", "category": "Capacitor"}, {"id": "Retimer", "category": "Device"}, {"id": "M3", "category": "Trace", "baseName": null}, {"id": "AC Cap_2", "category": "Capacitor"}, {"id": "M4", "category": "Trace", "baseName": null}, {"id": "ESD", "category": "Device"}, {"id": "M5", "category": "Trace", "baseName": null}, {"id": "DP Connector", "category": "Device"}, {"id": "100k", "category": "Resistor"}, {"id": "GND_1", "category": "Ground"}, {"id": "Cs", "category": "Capacitor"}, {"id": "GND_2", "category": "Ground"}], "links": [{"source": "RX", "target": "BO"}, {"source": "BO", "target": "M1"}, {"source": "M1", "target": "M2"}, {"source": "M2", "target": "AC Cap_1"}, {"source": "AC Cap_1", "target": "Retimer"}, {"source": "Retimer", "target": "M3"}, {"source": "M3", "target": "AC Cap_2"}, {"source": "AC Cap_2", "target": "M4"}, {"source": "M4", "target": "ESD"}, {"source": "ESD", "target": "M5"}, {"source": "M5", "target": "DP Connector"}, {"source": "M4", "target": "100k"}, {"source": "100k", "target": "GND_1"}, {"source": "M4", "target": "Cs"}, {"source": "Cs", "target": "GND_2"}]}, {"graph": {"interface": "Type-C AUX", "topology": "Type-C AUX With Retimer Topology", "signal": "Tx", "maxVias": [], "additionalProperties": [{"material": "Standard Loss (SL)", "category": "Mainstream", "totalMaxTraceLength": 450, "redriverRetimer": "None", "traceLength": [{"baseName": "BO", "traceLengths": [{"traces": ["BO"], "maxTraceLength": 25, "tlineType": ["DSL", "MS", "SL"]}]}, {"baseName": "M1", "traceLengths": [{"traces": ["M1", "M2"], "maxTraceLength": 450, "tlineType": ["DSL", "MS", "SL"]}]}, {"baseName": "M2", "traceLengths": [{"traces": ["M1", "M2"], "maxTraceLength": 450, "tlineType": ["DSL", "MS", "SL"]}]}, {"baseName": "M3", "traceLengths": [{"traces": ["M3", "M4"], "maxTraceLength": 127, "tlineType": ["DSL", "MS", "SL"]}]}, {"baseName": "M4", "traceLengths": [{"traces": ["M3", "M4"], "maxTraceLength": 127, "tlineType": ["DSL", "MS", "SL"]}]}], "pcbStackUp": [{"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 6, "variant": "For DDR5 & LPDDR5x"}], "port": []}]}, "nodes": [{"id": "TX", "category": "Device"}, {"id": "BO", "category": "Trace", "baseName": "BO"}, {"id": "M1", "category": "Trace", "baseName": "M1"}, {"id": "M2", "category": "Trace", "baseName": "M2"}, {"id": "AC Cap_1", "category": "Capacitor"}, {"id": "Retimer", "category": "Device"}, {"id": "M3", "category": "Trace", "baseName": "M3"}, {"id": "AC Cap_2", "category": "Capacitor"}, {"id": "M4", "category": "Trace", "baseName": "M4"}, {"id": "ESD", "category": "Device"}, {"id": "M5", "category": "Trace", "baseName": null}, {"id": "DP Connector", "category": "Device"}, {"id": "100k", "category": "Resistor"}, {"id": "DP-PWR", "category": "Rail"}, {"id": "Cs", "category": "Capacitor"}, {"id": "GND", "category": "Ground"}], "links": [{"source": "TX", "target": "BO"}, {"source": "BO", "target": "M1"}, {"source": "M1", "target": "M2"}, {"source": "M2", "target": "AC Cap_1"}, {"source": "AC Cap_1", "target": "Retimer"}, {"source": "Retimer", "target": "M3"}, {"source": "M3", "target": "AC Cap_2"}, {"source": "AC Cap_2", "target": "M4"}, {"source": "M4", "target": "ESD"}, {"source": "ESD", "target": "M5"}, {"source": "M5", "target": "DP Connector"}, {"source": "M4", "target": "100k"}, {"source": "100k", "target": "DP-PWR"}, {"source": "M4", "target": "Cs"}, {"source": "Cs", "target": "GND"}]}, {"graph": {"interface": "Type-C AUX", "topology": "Type-C AUX With Retimer Internal Cable Topology", "signal": "Rx", "maxVias": [], "additionalProperties": []}, "nodes": [{"id": "RX", "category": "Device"}, {"id": "BO", "category": "Trace", "baseName": null}, {"id": "M1", "category": "Trace", "baseName": null}, {"id": "M2", "category": "Trace", "baseName": null}, {"id": "Internal Cable", "category": "Cable"}, {"id": "M3", "category": "Trace", "baseName": null}, {"id": "Retimer", "category": "Device"}, {"id": "M4", "category": "Trace", "baseName": null}, {"id": "ESD/EOS", "category": "Device"}, {"id": "M5", "category": "Trace", "baseName": null}, {"id": "Type-C connector", "category": "Device"}, {"id": "Cs", "category": "Capacitor"}, {"id": "GND", "category": "Ground"}], "links": [{"source": "RX", "target": "BO"}, {"source": "BO", "target": "M1"}, {"source": "M1", "target": "M2"}, {"source": "M2", "target": "Internal Cable"}, {"source": "Internal Cable", "target": "M3"}, {"source": "M3", "target": "Retimer"}, {"source": "Retimer", "target": "M4"}, {"source": "M4", "target": "ESD/EOS"}, {"source": "ESD/EOS", "target": "M5"}, {"source": "M5", "target": "Type-C connector"}, {"source": "M3", "target": "Cs"}, {"source": "Cs", "target": "GND"}]}, {"graph": {"interface": "Type-C AUX", "topology": "Type-C AUX With Retimer Internal Cable Topology", "signal": "Tx", "maxVias": [], "additionalProperties": [{"material": "Standard Loss (SL)", "category": "Mainstream", "totalMaxTraceLength": 450, "redriverRetimer": "None", "traceLength": [{"baseName": "BO", "traceLengths": [{"traces": ["BO"], "maxTraceLength": 25, "tlineType": ["DSL", "MS", "SL"]}]}, {"baseName": "M1", "traceLengths": [{"traces": ["M1", "M2", "M3"], "maxTraceLength": 450, "tlineType": ["DSL", "MS", "SL"]}]}, {"baseName": "M2", "traceLengths": [{"traces": ["M1", "M2", "M3"], "maxTraceLength": 450, "tlineType": ["DSL", "MS", "SL"]}]}, {"baseName": "M3", "traceLengths": [{"traces": ["M1", "M2", "M3"], "maxTraceLength": 450, "tlineType": ["DSL", "MS", "SL"]}]}, {"baseName": "M4", "traceLengths": [{"traces": ["M4", "M5"], "maxTraceLength": 127, "tlineType": ["DSL", "MS", "SL"]}]}, {"baseName": "M5", "traceLengths": [{"traces": ["M4", "M5"], "maxTraceLength": 127, "tlineType": ["DSL", "MS", "SL"]}]}], "pcbStackUp": [{"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 6, "variant": "For DDR5 & LPDDR5x"}], "port": []}]}, "nodes": [{"id": "TX", "category": "Device"}, {"id": "BO", "category": "Trace", "baseName": "BO"}, {"id": "M1", "category": "Trace", "baseName": "M1"}, {"id": "M2", "category": "Trace", "baseName": "M2"}, {"id": "Internal Cable", "category": "Cable"}, {"id": "M3", "category": "Trace", "baseName": "M3"}, {"id": "Retimer", "category": "Device"}, {"id": "M4", "category": "Trace", "baseName": "M4"}, {"id": "ESD/EOS", "category": "Device"}, {"id": "M5", "category": "Trace", "baseName": "M5"}, {"id": "Type-C connector", "category": "Device"}, {"id": "Cs", "category": "Capacitor"}, {"id": "GND", "category": "Ground"}], "links": [{"source": "TX", "target": "BO"}, {"source": "BO", "target": "M1"}, {"source": "M1", "target": "M2"}, {"source": "M2", "target": "Internal Cable"}, {"source": "Internal Cable", "target": "M3"}, {"source": "M3", "target": "Retimer"}, {"source": "Retimer", "target": "M4"}, {"source": "M4", "target": "ESD/EOS"}, {"source": "ESD/EOS", "target": "M5"}, {"source": "M5", "target": "Type-C connector"}, {"source": "M3", "target": "Cs"}, {"source": "Cs", "target": "GND"}]}, {"graph": {"interface": "eDP", "topology": "eDP HBR3 Main Link CTLE Topology", "signal": "Tx", "maxVias": [{"viaPlacement": "Total Channel", "viaCount": 3}], "additionalProperties": [{"material": "Standard Loss (SL)", "category": "Mainstream", "totalMaxTraceLength": 174, "redriverRetimer": "None", "traceLength": [{"baseName": "BO", "traceLengths": [{"traces": ["BO"], "maxTraceLength": 13, "tlineType": ["MS", "DSL"]}]}, {"baseName": "M1", "traceLengths": [{"traces": ["M1"], "maxTraceLength": 174, "tlineType": ["MS", "DSL"]}]}, {"baseName": "M2", "traceLengths": [{"traces": ["M2", "M3", "M4"], "maxTraceLength": 25, "tlineType": ["MS", "DSL"]}]}, {"baseName": "M3", "traceLengths": [{"traces": ["M2", "M3", "M4"], "maxTraceLength": 25, "tlineType": ["MS", "DSL"]}]}, {"baseName": "M4", "traceLengths": [{"traces": ["M2", "M3", "M4"], "maxTraceLength": 25, "tlineType": ["MS", "DSL"]}]}], "pcbStackUp": [{"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 6, "variant": "For DDR5 & LPDDR5x"}], "port": []}]}, "nodes": [{"id": "TX", "category": "Device"}, {"id": "BO", "category": "Trace", "baseName": "BO"}, {"id": "M1", "category": "Trace", "baseName": "M1"}, {"id": "M2", "category": "Trace", "baseName": "M2"}, {"id": "AC CAP", "category": "Capacitor"}, {"id": "M3", "category": "Trace", "baseName": "M3"}, {"id": "CMC", "category": "Device"}, {"id": "M4", "category": "Trace", "baseName": "M4"}, {"id": "eDP CONNECTOR_1", "category": "Device"}, {"id": "eDP Cable", "category": "Device"}, {"id": "eDP CONNECTOR_2", "category": "Device"}], "links": [{"source": "TX", "target": "BO"}, {"source": "BO", "target": "M1"}, {"source": "M1", "target": "M2"}, {"source": "M2", "target": "AC CAP"}, {"source": "AC CAP", "target": "M3"}, {"source": "M3", "target": "CMC"}, {"source": "CMC", "target": "M4"}, {"source": "M4", "target": "eDP CONNECTOR_1"}, {"source": "eDP CONNECTOR_1", "target": "eDP Cable"}, {"source": "eDP Cable", "target": "eDP CONNECTOR_2"}]}, {"graph": {"interface": "eDP", "topology": "eDP HBR3 Main Link CTLE+DFE Topology", "signal": "Tx", "maxVias": [{"viaPlacement": "Total Channel", "viaCount": 3}], "additionalProperties": [{"material": "Standard Loss (SL)", "category": "Mainstream", "totalMaxTraceLength": 260, "redriverRetimer": "None", "traceLength": [{"baseName": "BO", "traceLengths": [{"traces": ["BO"], "maxTraceLength": 13, "tlineType": ["MS", "DSL"]}]}, {"baseName": "M1", "traceLengths": [{"traces": ["M1"], "maxTraceLength": 260, "tlineType": ["MS", "DSL"]}]}, {"baseName": "M2", "traceLengths": [{"traces": ["M2", "M3", "M4"], "maxTraceLength": 25, "tlineType": ["MS", "DSL"]}]}, {"baseName": "M3", "traceLengths": [{"traces": ["M2", "M3", "M4"], "maxTraceLength": 25, "tlineType": ["MS", "DSL"]}]}, {"baseName": "M4", "traceLengths": [{"traces": ["M2", "M3", "M4"], "maxTraceLength": 25, "tlineType": ["MS", "DSL"]}]}], "pcbStackUp": [{"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 6, "variant": "For DDR5 & LPDDR5x"}], "port": []}]}, "nodes": [{"id": "TX", "category": "Device"}, {"id": "BO", "category": "Trace", "baseName": "BO"}, {"id": "M1", "category": "Trace", "baseName": "M1"}, {"id": "M2", "category": "Trace", "baseName": "M2"}, {"id": "AC CAP", "category": "Capacitor"}, {"id": "M3", "category": "Trace", "baseName": "M3"}, {"id": "CMC", "category": "Device"}, {"id": "M4", "category": "Trace", "baseName": "M4"}, {"id": "eDP CONNECTOR_1", "category": "Device"}, {"id": "eDP Cable", "category": "Device"}, {"id": "eDP CONNECTOR_2", "category": "Device"}], "links": [{"source": "TX", "target": "BO"}, {"source": "BO", "target": "M1"}, {"source": "M1", "target": "M2"}, {"source": "M2", "target": "AC CAP"}, {"source": "AC CAP", "target": "M3"}, {"source": "M3", "target": "CMC"}, {"source": "CMC", "target": "M4"}, {"source": "M4", "target": "eDP CONNECTOR_1"}, {"source": "eDP CONNECTOR_1", "target": "eDP Cable"}, {"source": "eDP Cable", "target": "eDP CONNECTOR_2"}]}, {"graph": {"interface": "HDMI DDI", "topology": "HDMI DDI Active Level Shifter 6G Topology", "signal": "Tx", "maxVias": [{"viaPlacement": "Pre-Channel", "viaCount": 2}, {"viaPlacement": "Post-Channel", "viaCount": 1}], "additionalProperties": [{"material": "Standard Loss (SL)", "category": "Mainstream", "totalMaxTraceLength": 30, "redriverRetimer": "Post-Channel", "traceLength": [{"baseName": "M3", "traceLengths": [{"traces": ["M3", "M4", "M5"], "maxTraceLength": 30, "tlineType": ["MS", "DSL"]}]}, {"baseName": "M4", "traceLengths": [{"traces": ["M3", "M4", "M5"], "maxTraceLength": 30, "tlineType": ["MS", "DSL"]}]}, {"baseName": "M5", "traceLengths": [{"traces": ["M3", "M4", "M5"], "maxTraceLength": 30, "tlineType": ["MS", "DSL"]}]}], "pcbStackUp": [{"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 6, "variant": "For DDR5 & LPDDR5x"}], "port": []}, {"material": "Standard Loss (SL)", "category": "Mainstream", "totalMaxTraceLength": 200, "redriverRetimer": "Pre-Channel", "traceLength": [{"baseName": "BO", "traceLengths": [{"traces": ["BO"], "maxTraceLength": 13, "tlineType": ["MS", "DSL"]}]}, {"baseName": "M1", "traceLengths": [{"traces": ["M1", "M2"], "maxTraceLength": 200, "tlineType": ["MS", "DSL"]}]}, {"baseName": "M2", "traceLengths": [{"traces": ["M1", "M2"], "maxTraceLength": 200, "tlineType": ["MS", "DSL"]}]}], "pcbStackUp": [{"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 6, "variant": "For DDR5 & LPDDR5x"}], "port": []}]}, "nodes": [{"id": "TX", "category": "Device"}, {"id": "BO", "category": "Trace", "baseName": "BO"}, {"id": "M1", "category": "Trace", "baseName": "M1"}, {"id": "M2", "category": "Trace", "baseName": "M2"}, {"id": "AC CAP", "category": "Capacitor"}, {"id": "Re-driver", "category": "Device"}, {"id": "M3", "category": "Trace", "baseName": "M3"}, {"id": "CMC", "category": "Device"}, {"id": "M4", "category": "Trace", "baseName": "M4"}, {"id": "ESD", "category": "Device"}, {"id": "M5", "category": "Trace", "baseName": "M5"}, {"id": "HDMI CONNECTOR", "category": "Device"}], "links": [{"source": "TX", "target": "BO"}, {"source": "BO", "target": "M1"}, {"source": "M1", "target": "M2"}, {"source": "M2", "target": "AC CAP"}, {"source": "AC CAP", "target": "Re-driver"}, {"source": "Re-driver", "target": "M3"}, {"source": "M3", "target": "CMC"}, {"source": "CMC", "target": "M4"}, {"source": "M4", "target": "ESD"}, {"source": "ESD", "target": "M5"}, {"source": "M5", "target": "HDMI CONNECTOR"}]}, {"graph": {"interface": "HDMI DDI", "topology": "HDMI DDI Cost Reduced Level Shifter 6G Topology", "signal": "Tx", "maxVias": [{"viaPlacement": "Total Channel", "viaCount": 3}], "additionalProperties": [{"material": "Standard Loss (SL)", "category": "Mainstream", "totalMaxTraceLength": 81, "redriverRetimer": "None", "traceLength": [{"baseName": "BO", "traceLengths": [{"traces": ["BO"], "maxTraceLength": 13, "tlineType": ["MS", "DSL"]}]}, {"baseName": "M1", "traceLengths": [{"traces": ["M1", "M2"], "maxTraceLength": 81, "tlineType": ["MS", "DSL"]}]}, {"baseName": "M2", "traceLengths": [{"traces": ["M1", "M2"], "maxTraceLength": 81, "tlineType": ["MS", "DSL"]}]}, {"baseName": "M3", "traceLengths": [{"traces": ["M3", "M4", "M5", "M6"], "maxTraceLength": 25, "tlineType": ["MS", "DSL"]}]}, {"baseName": "M4", "traceLengths": [{"traces": ["M3", "M4", "M5", "M6"], "maxTraceLength": 25, "tlineType": ["MS", "DSL"]}]}, {"baseName": "M5", "traceLengths": [{"traces": ["M3", "M4", "M5", "M6"], "maxTraceLength": 25, "tlineType": ["MS", "DSL"]}]}, {"baseName": "M6", "traceLengths": [{"traces": ["M3", "M4", "M5", "M6"], "maxTraceLength": 25, "tlineType": ["MS", "DSL"]}]}], "pcbStackUp": [{"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 6, "variant": "For DDR5 & LPDDR5x"}], "port": []}]}, "nodes": [{"id": "AC Cap value_1", "category": "Capacitor"}, {"id": "AC Cap value_2", "category": "Capacitor"}, {"id": "BO_1", "category": "Trace", "baseName": "BO"}, {"id": "BO_2", "category": "Trace", "baseName": "BO"}, {"id": "CMC_1", "category": "Device"}, {"id": "CMC_2", "category": "Device"}, {"id": "Connector", "category": "Device"}, {"id": "ESD_1", "category": "Device"}, {"id": "ESD_2", "category": "Device"}, {"id": "GND", "category": "Rail"}, {"id": "M1_1", "category": "Trace", "baseName": "M1"}, {"id": "M1_2", "category": "Trace", "baseName": "M1"}, {"id": "M2_1", "category": "Trace", "baseName": "M2"}, {"id": "M2_2", "category": "Trace", "baseName": "M2"}, {"id": "M3_1", "category": "Trace", "baseName": "M3"}, {"id": "M3_2", "category": "Trace", "baseName": "M3"}, {"id": "M4_1", "category": "Trace", "baseName": "M4"}, {"id": "M4_2", "category": "Trace", "baseName": "M4"}, {"id": "M5_1", "category": "Trace", "baseName": "M5"}, {"id": "M5_2", "category": "Trace", "baseName": "M5"}, {"id": "M6_1", "category": "Trace", "baseName": "M6"}, {"id": "M6_2", "category": "Trace", "baseName": "M6"}, {"id": "Max nFET Ron", "category": "Device"}, {"id": "MS_1", "category": "Trace", "baseName": null}, {"id": "MS_2", "category": "Trace", "baseName": null}, {"id": "PullUp", "category": "Rail"}, {"id": "Rs_1", "category": "Resistor"}, {"id": "RS_2", "category": "Resistor"}, {"id": "Rt_1", "category": "Resistor"}, {"id": "Rt_2", "category": "Resistor"}, {"id": "TX", "category": "Device"}], "links": [{"source": "TX", "target": "BO_2"}, {"source": "TX", "target": "BO_1"}, {"source": "AC Cap value_1", "target": "M3_1"}, {"source": "AC Cap value_1", "target": "Rt_1"}, {"source": "AC Cap value_2", "target": "M3_2"}, {"source": "AC Cap value_2", "target": "Rt_2"}, {"source": "BO_1", "target": "M1_1"}, {"source": "BO_2", "target": "M1_2"}, {"source": "CMC_1", "target": "M4_1"}, {"source": "CMC_2", "target": "M4_2"}, {"source": "ESD_1", "target": "M6_1"}, {"source": "ESD_2", "target": "M6_2"}, {"source": "M1_1", "target": "M2_1"}, {"source": "M1_2", "target": "M2_2"}, {"source": "M2_1", "target": "AC Cap value_1"}, {"source": "M2_2", "target": "AC Cap value_2"}, {"source": "M3_1", "target": "CMC_1"}, {"source": "M3_2", "target": "CMC_2"}, {"source": "M4_1", "target": "Rs_1"}, {"source": "M4_2", "target": "RS_2"}, {"source": "M5_1", "target": "ESD_1"}, {"source": "M5_2", "target": "ESD_2"}, {"source": "M6_1", "target": "Connector"}, {"source": "M6_2", "target": "Connector"}, {"source": "Max nFET Ron", "target": "PullUp"}, {"source": "Max nFET Ron", "target": "GND"}, {"source": "MS_1", "target": "Max nFET Ron"}, {"source": "MS_2", "target": "Max nFET Ron"}, {"source": "Rs_1", "target": "M5_1"}, {"source": "RS_2", "target": "M5_2"}, {"source": "Rt_1", "target": "MS_1"}, {"source": "Rt_2", "target": "MS_2"}]}, {"graph": {"interface": "PCIe Gen 1-3", "topology": "PCIe Gen1 Device Down Topology", "signal": "Rx", "maxVias": [{"viaPlacement": "Total Channel", "viaCount": 6}], "additionalProperties": [{"material": "Standard Loss (SL)", "category": "Mainstream", "totalMaxTraceLength": 356, "redriverRetimer": "None", "traceLength": [{"baseName": "BO", "traceLengths": [{"traces": ["BO"], "maxTraceLength": 15.2, "tlineType": ["MS", "DSL"]}]}, {"baseName": "M1", "traceLengths": [{"traces": ["M1", "M2"], "maxTraceLength": null, "tlineType": ["DSL"]}]}, {"baseName": "M2", "traceLengths": [{"traces": ["M1", "M2"], "maxTraceLength": null, "tlineType": ["DSL"]}]}, {"baseName": "M3", "traceLengths": [{"traces": ["M3"], "maxTraceLength": 8, "tlineType": ["MS"]}]}], "pcbStackUp": [{"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 6, "variant": "For DDR5 & LPDDR5x"}], "port": []}]}, "nodes": [{"id": "RX, TX", "category": "Device"}, {"id": "BO", "category": "Trace", "baseName": "BO"}, {"id": "M1", "category": "Trace", "baseName": "M1"}, {"id": "M2", "category": "Trace", "baseName": "M2"}, {"id": "AC Cap", "category": "Capacitor"}, {"id": "M3", "category": "Trace", "baseName": "M3"}, {"id": "TX, RX", "category": "Device"}], "links": [{"source": "RX, TX", "target": "BO"}, {"source": "BO", "target": "M1"}, {"source": "M1", "target": "M2"}, {"source": "M2", "target": "AC Cap"}, {"source": "AC Cap", "target": "M3"}, {"source": "M3", "target": "TX, RX"}]}, {"graph": {"interface": "PCIe Gen 1-3", "topology": "PCIe Gen1 Device Down Topology", "signal": "Tx", "maxVias": [{"viaPlacement": "Total Channel", "viaCount": 6}], "additionalProperties": [{"material": "Standard Loss (SL)", "category": "Mainstream", "totalMaxTraceLength": 356, "redriverRetimer": "None", "traceLength": [{"baseName": "BO", "traceLengths": [{"traces": ["BO"], "maxTraceLength": 15.2, "tlineType": ["MS", "DSL"]}]}, {"baseName": "M1", "traceLengths": [{"traces": ["M1", "M2"], "maxTraceLength": null, "tlineType": ["DSL"]}]}, {"baseName": "M2", "traceLengths": [{"traces": ["M1", "M2"], "maxTraceLength": null, "tlineType": ["DSL"]}]}, {"baseName": "M3", "traceLengths": [{"traces": ["M3"], "maxTraceLength": 8, "tlineType": ["MS"]}]}], "pcbStackUp": [{"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 6, "variant": "For DDR5 & LPDDR5x"}], "port": []}]}, "nodes": [{"id": "RX, TX", "category": "Device"}, {"id": "BO", "category": "Trace", "baseName": "BO"}, {"id": "M1", "category": "Trace", "baseName": "M1"}, {"id": "M2", "category": "Trace", "baseName": "M2"}, {"id": "AC Cap", "category": "Capacitor"}, {"id": "M3", "category": "Trace", "baseName": "M3"}, {"id": "TX, RX", "category": "Device"}], "links": [{"source": "RX, TX", "target": "BO"}, {"source": "BO", "target": "M1"}, {"source": "M1", "target": "M2"}, {"source": "M2", "target": "AC Cap"}, {"source": "AC Cap", "target": "M3"}, {"source": "M3", "target": "TX, RX"}]}, {"graph": {"interface": "PCIe Gen 1-3", "topology": "PCIe Gen1 Internal Cable Topology", "signal": "Tx", "maxVias": [{"viaPlacement": "Total Channel", "viaCount": 2}, {"viaPlacement": "Post-Channel", "viaCount": 1}], "additionalProperties": [{"material": "Standard Loss (SL)", "category": "Mainstream", "totalMaxTraceLength": 178, "redriverRetimer": "None", "traceLength": [{"baseName": "BO", "traceLengths": [{"traces": ["BO"], "maxTraceLength": 15.2, "tlineType": ["MS", "DSL"]}]}, {"baseName": "M1", "traceLengths": [{"traces": ["M1"], "maxTraceLength": null, "tlineType": ["MS", "DSL"]}]}, {"baseName": "M2", "traceLengths": [{"traces": ["M2"], "maxTraceLength": 8, "tlineType": ["MS"]}]}, {"baseName": "M3", "traceLengths": [{"traces": ["M3"], "maxTraceLength": null, "tlineType": ["MS"]}]}], "pcbStackUp": [{"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 6, "variant": "For DDR5 & LPDDR5x"}], "port": []}]}, "nodes": [{"id": "TX", "category": "Device"}, {"id": "BO", "category": "Trace", "baseName": "BO"}, {"id": "M1", "category": "Trace", "baseName": "M1"}, {"id": "AC Cap", "category": "Capacitor"}, {"id": "M2", "category": "Trace", "baseName": "M2"}, {"id": "Flex Cable", "category": "Cable"}, {"id": "M3", "category": "Trace", "baseName": "M3"}, {"id": "Connector", "category": "Device"}], "links": [{"source": "TX", "target": "BO"}, {"source": "BO", "target": "M1"}, {"source": "M1", "target": "AC Cap"}, {"source": "AC Cap", "target": "M2"}, {"source": "M2", "target": "Flex Cable"}, {"source": "Flex Cable", "target": "M3"}, {"source": "M3", "target": "Connector"}]}, {"graph": {"interface": "PCIe Gen 1-3", "topology": "PCIe Gen1 Internal Cable Topology", "signal": "Rx", "maxVias": [{"viaPlacement": "Total Channel", "viaCount": 1}, {"viaPlacement": "Post-Channel", "viaCount": 1}], "additionalProperties": [{"material": "Standard Loss (SL)", "category": "Mainstream", "totalMaxTraceLength": 178, "redriverRetimer": "None", "traceLength": [{"baseName": "BO", "traceLengths": [{"traces": ["BO"], "maxTraceLength": 15.2, "tlineType": ["MS", "DSL"]}]}, {"baseName": "M1", "traceLengths": [{"traces": ["M1"], "maxTraceLength": null, "tlineType": ["MS", "DSL"]}]}, {"baseName": "M2", "traceLengths": [{"traces": ["M2"], "maxTraceLength": 8, "tlineType": ["MS"]}]}, {"baseName": "M3", "traceLengths": [{"traces": ["M3"], "maxTraceLength": null, "tlineType": ["MS"]}]}], "pcbStackUp": [{"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 6, "variant": "For DDR5 & LPDDR5x"}], "port": []}]}, "nodes": [{"id": "RX", "category": "Device"}, {"id": "BO", "category": "Trace", "baseName": "BO"}, {"id": "M1", "category": "Trace", "baseName": "M1"}, {"id": "M2", "category": "Trace", "baseName": "M2"}, {"id": "Flex Cable", "category": "Cable"}, {"id": "M3", "category": "Trace", "baseName": "M3"}, {"id": "Connector", "category": "Device"}], "links": [{"source": "RX", "target": "BO"}, {"source": "BO", "target": "M1"}, {"source": "M1", "target": "M2"}, {"source": "M2", "target": "Flex Cable"}, {"source": "Flex Cable", "target": "M3"}, {"source": "M3", "target": "Connector"}]}, {"graph": {"interface": "PCIe Gen 1-3", "topology": "PCIe Gen1 M.2 Topology", "signal": "Tx", "maxVias": [{"viaPlacement": "Total Channel", "viaCount": 4}, {"viaPlacement": "Post-Channel", "viaCount": 1}], "additionalProperties": [{"material": "Standard Loss (SL)", "category": "Mainstream", "totalMaxTraceLength": 330, "redriverRetimer": "None", "traceLength": [{"baseName": "BO", "traceLengths": [{"traces": ["BO"], "maxTraceLength": 15.2, "tlineType": ["MS", "DSL"]}]}, {"baseName": "M1", "traceLengths": [{"traces": ["M1", "M2"], "maxTraceLength": null, "tlineType": ["MS", "DSL"]}]}, {"baseName": "M2", "traceLengths": [{"traces": ["M1", "M2"], "maxTraceLength": null, "tlineType": ["MS", "DSL"]}]}, {"baseName": "M3", "traceLengths": [{"traces": ["M3"], "maxTraceLength": 8, "tlineType": ["MS"]}]}], "pcbStackUp": [{"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 6, "variant": "For DDR5 & LPDDR5x"}], "port": []}]}, "nodes": [{"id": "TX", "category": "Device"}, {"id": "BO", "category": "Trace", "baseName": "BO"}, {"id": "M1", "category": "Trace", "baseName": "M1"}, {"id": "M2", "category": "Trace", "baseName": "M2"}, {"id": "AC Cap", "category": "Capacitor"}, {"id": "M3", "category": "Trace", "baseName": "M3"}, {"id": "M.2 Connector", "category": "Device"}], "links": [{"source": "TX", "target": "BO"}, {"source": "BO", "target": "M1"}, {"source": "M1", "target": "M2"}, {"source": "M2", "target": "AC Cap"}, {"source": "AC Cap", "target": "M3"}, {"source": "M3", "target": "M.2 Connector"}]}, {"graph": {"interface": "PCIe Gen 1-3", "topology": "PCIe Gen1 M.2 Topology", "signal": "Rx", "maxVias": [{"viaPlacement": "Total Channel", "viaCount": 4}, {"viaPlacement": "Post-Channel", "viaCount": 1}], "additionalProperties": [{"material": "Standard Loss (SL)", "category": "Mainstream", "totalMaxTraceLength": 330, "redriverRetimer": "None", "traceLength": [{"baseName": "BO", "traceLengths": [{"traces": ["BO"], "maxTraceLength": 15.2, "tlineType": ["MS", "DSL"]}]}, {"baseName": "M1", "traceLengths": [{"traces": ["M1", "M2"], "maxTraceLength": null, "tlineType": ["MS", "DSL"]}]}, {"baseName": "M2", "traceLengths": [{"traces": ["M1", "M2"], "maxTraceLength": null, "tlineType": ["MS", "DSL"]}]}, {"baseName": "M3", "traceLengths": [{"traces": ["M3"], "maxTraceLength": 8, "tlineType": ["MS"]}]}], "pcbStackUp": [{"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 6, "variant": "For DDR5 & LPDDR5x"}], "port": []}]}, "nodes": [{"id": "RX", "category": "Device"}, {"id": "BO", "category": "Trace", "baseName": "BO"}, {"id": "M1", "category": "Trace", "baseName": "M1"}, {"id": "M2", "category": "Trace", "baseName": "M2"}, {"id": "M3", "category": "Trace", "baseName": "M3"}, {"id": "M.2 Connector", "category": "Device"}], "links": [{"source": "RX", "target": "BO"}, {"source": "BO", "target": "M1"}, {"source": "M1", "target": "M2"}, {"source": "M2", "target": "M3"}, {"source": "M3", "target": "M.2 Connector"}]}, {"graph": {"interface": "PCIe Gen 1-3", "topology": "PCIe Gen2 Device Down Topology", "signal": "Rx", "maxVias": [{"viaPlacement": "Total Channel", "viaCount": 4}], "additionalProperties": [{"material": "Standard Loss (SL)", "category": "Mainstream", "totalMaxTraceLength": 279, "redriverRetimer": "None", "traceLength": [{"baseName": "BO", "traceLengths": [{"traces": ["BO"], "maxTraceLength": 15.2, "tlineType": ["MS", "DSL"]}]}, {"baseName": "M1", "traceLengths": [{"traces": ["M1", "M2"], "maxTraceLength": null, "tlineType": ["DSL"]}]}, {"baseName": "M2", "traceLengths": [{"traces": ["M1", "M2"], "maxTraceLength": null, "tlineType": ["DSL"]}]}, {"baseName": "M3", "traceLengths": [{"traces": ["M3"], "maxTraceLength": 8, "tlineType": ["MS"]}]}], "pcbStackUp": [{"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 6, "variant": "For DDR5 & LPDDR5x"}], "port": []}]}, "nodes": [{"id": "RX, TX", "category": "Device"}, {"id": "BO", "category": "Trace", "baseName": "BO"}, {"id": "M1", "category": "Trace", "baseName": "M1"}, {"id": "M2", "category": "Trace", "baseName": "M2"}, {"id": "AC Cap", "category": "Capacitor"}, {"id": "M3", "category": "Trace", "baseName": "M3"}, {"id": "TX, RX", "category": "Device"}], "links": [{"source": "RX, TX", "target": "BO"}, {"source": "BO", "target": "M1"}, {"source": "M1", "target": "M2"}, {"source": "M2", "target": "AC Cap"}, {"source": "AC Cap", "target": "M3"}, {"source": "M3", "target": "TX, RX"}]}, {"graph": {"interface": "PCIe Gen 1-3", "topology": "PCIe Gen2 Device Down Topology", "signal": "Tx", "maxVias": [{"viaPlacement": "Total Channel", "viaCount": 4}], "additionalProperties": [{"material": "Standard Loss (SL)", "category": "Mainstream", "totalMaxTraceLength": 279, "redriverRetimer": "None", "traceLength": [{"baseName": "BO", "traceLengths": [{"traces": ["BO"], "maxTraceLength": 15.2, "tlineType": ["MS", "DSL"]}]}, {"baseName": "M1", "traceLengths": [{"traces": ["M1", "M2"], "maxTraceLength": null, "tlineType": ["DSL"]}]}, {"baseName": "M2", "traceLengths": [{"traces": ["M1", "M2"], "maxTraceLength": null, "tlineType": ["DSL"]}]}, {"baseName": "M3", "traceLengths": [{"traces": ["M3"], "maxTraceLength": 8, "tlineType": ["MS"]}]}], "pcbStackUp": [{"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 6, "variant": "For DDR5 & LPDDR5x"}], "port": []}]}, "nodes": [{"id": "RX, TX", "category": "Device"}, {"id": "BO", "category": "Trace", "baseName": "BO"}, {"id": "M1", "category": "Trace", "baseName": "M1"}, {"id": "M2", "category": "Trace", "baseName": "M2"}, {"id": "AC Cap", "category": "Capacitor"}, {"id": "M3", "category": "Trace", "baseName": "M3"}, {"id": "TX, RX", "category": "Device"}], "links": [{"source": "RX, TX", "target": "BO"}, {"source": "BO", "target": "M1"}, {"source": "M1", "target": "M2"}, {"source": "M2", "target": "AC Cap"}, {"source": "AC Cap", "target": "M3"}, {"source": "M3", "target": "TX, RX"}]}, {"graph": {"interface": "PCIe Gen 1-3", "topology": "PCIe Gen2 Internal Cable Topology", "signal": "Tx", "maxVias": [{"viaPlacement": "Total Channel", "viaCount": 2}, {"viaPlacement": "Post-Channel", "viaCount": 1}], "additionalProperties": [{"material": "Standard Loss (SL)", "category": "Mainstream", "totalMaxTraceLength": 178, "redriverRetimer": "None", "traceLength": [{"baseName": "BO", "traceLengths": [{"traces": ["BO"], "maxTraceLength": 15.2, "tlineType": ["MS", "DSL"]}]}, {"baseName": "M1", "traceLengths": [{"traces": ["M1"], "maxTraceLength": null, "tlineType": ["MS", "DSL"]}]}, {"baseName": "M2", "traceLengths": [{"traces": ["M2"], "maxTraceLength": 8, "tlineType": ["MS"]}]}, {"baseName": "M3", "traceLengths": [{"traces": ["M3"], "maxTraceLength": null, "tlineType": ["MS"]}]}], "pcbStackUp": [{"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 6, "variant": "For DDR5 & LPDDR5x"}], "port": []}]}, "nodes": [{"id": "TX", "category": "Device"}, {"id": "BO", "category": "Trace", "baseName": "BO"}, {"id": "M1", "category": "Trace", "baseName": "M1"}, {"id": "AC Cap", "category": "Capacitor"}, {"id": "M2", "category": "Trace", "baseName": "M2"}, {"id": "Flex Cable", "category": "Cable"}, {"id": "M3", "category": "Trace", "baseName": "M3"}, {"id": "Connector", "category": "Device"}], "links": [{"source": "TX", "target": "BO"}, {"source": "BO", "target": "M1"}, {"source": "M1", "target": "AC Cap"}, {"source": "AC Cap", "target": "M2"}, {"source": "M2", "target": "Flex Cable"}, {"source": "Flex Cable", "target": "M3"}, {"source": "M3", "target": "Connector"}]}, {"graph": {"interface": "PCIe Gen 1-3", "topology": "PCIe Gen2 Internal Cable Topology", "signal": "Rx", "maxVias": [{"viaPlacement": "Total Channel", "viaCount": 1}, {"viaPlacement": "Post-Channel", "viaCount": 1}], "additionalProperties": [{"material": "Standard Loss (SL)", "category": "Mainstream", "totalMaxTraceLength": 178, "redriverRetimer": "None", "traceLength": [{"baseName": "BO", "traceLengths": [{"traces": ["BO"], "maxTraceLength": 15.2, "tlineType": ["MS", "DSL"]}]}, {"baseName": "M1", "traceLengths": [{"traces": ["M1"], "maxTraceLength": null, "tlineType": ["MS", "DSL"]}]}, {"baseName": "M2", "traceLengths": [{"traces": ["M2"], "maxTraceLength": 8, "tlineType": ["MS"]}]}, {"baseName": "M3", "traceLengths": [{"traces": ["M3"], "maxTraceLength": null, "tlineType": ["MS"]}]}], "pcbStackUp": [{"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 6, "variant": "For DDR5 & LPDDR5x"}], "port": []}]}, "nodes": [{"id": "RX", "category": "Device"}, {"id": "BO", "category": "Trace", "baseName": "BO"}, {"id": "M1", "category": "Trace", "baseName": "M1"}, {"id": "M2", "category": "Trace", "baseName": "M2"}, {"id": "Flex Cable", "category": "Cable"}, {"id": "M3", "category": "Trace", "baseName": "M3"}, {"id": "Connector", "category": "Device"}], "links": [{"source": "RX", "target": "BO"}, {"source": "BO", "target": "M1"}, {"source": "M1", "target": "M2"}, {"source": "M2", "target": "Flex Cable"}, {"source": "Flex Cable", "target": "M3"}, {"source": "M3", "target": "Connector"}]}, {"graph": {"interface": "PCIe Gen 1-3", "topology": "PCIe Gen2 M.2 Topology", "signal": "Tx", "maxVias": [{"viaPlacement": "Total Channel", "viaCount": 4}, {"viaPlacement": "Post-Channel", "viaCount": 1}], "additionalProperties": [{"material": "Standard Loss (SL)", "category": "Mainstream", "totalMaxTraceLength": 229, "redriverRetimer": "None", "traceLength": [{"baseName": "BO", "traceLengths": [{"traces": ["BO"], "maxTraceLength": 15.2, "tlineType": ["MS", "DSL"]}]}, {"baseName": "M1", "traceLengths": [{"traces": ["M1", "M2"], "maxTraceLength": null, "tlineType": ["MS", "DSL"]}]}, {"baseName": "M2", "traceLengths": [{"traces": ["M1", "M2"], "maxTraceLength": null, "tlineType": ["MS", "DSL"]}]}, {"baseName": "M3", "traceLengths": [{"traces": ["M3"], "maxTraceLength": 8, "tlineType": ["MS"]}]}], "pcbStackUp": [{"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 6, "variant": "For DDR5 & LPDDR5x"}], "port": []}]}, "nodes": [{"id": "TX", "category": "Device"}, {"id": "BO", "category": "Trace", "baseName": "BO"}, {"id": "M1", "category": "Trace", "baseName": "M1"}, {"id": "M2", "category": "Trace", "baseName": "M2"}, {"id": "AC Cap", "category": "Capacitor"}, {"id": "M3", "category": "Trace", "baseName": "M3"}, {"id": "M.2 Connector", "category": "Device"}], "links": [{"source": "TX", "target": "BO"}, {"source": "BO", "target": "M1"}, {"source": "M1", "target": "M2"}, {"source": "M2", "target": "AC Cap"}, {"source": "AC Cap", "target": "M3"}, {"source": "M3", "target": "M.2 Connector"}]}, {"graph": {"interface": "PCIe Gen 1-3", "topology": "PCIe Gen2 M.2 Topology", "signal": "Rx", "maxVias": [{"viaPlacement": "Total Channel", "viaCount": 4}, {"viaPlacement": "Post-Channel", "viaCount": 1}], "additionalProperties": [{"material": "Standard Loss (SL)", "category": "Mainstream", "totalMaxTraceLength": 229, "redriverRetimer": "None", "traceLength": [{"baseName": "BO", "traceLengths": [{"traces": ["BO"], "maxTraceLength": 15.2, "tlineType": ["MS", "DSL"]}]}, {"baseName": "M1", "traceLengths": [{"traces": ["M1", "M2"], "maxTraceLength": null, "tlineType": ["MS", "DSL"]}]}, {"baseName": "M2", "traceLengths": [{"traces": ["M1", "M2"], "maxTraceLength": null, "tlineType": ["MS", "DSL"]}]}, {"baseName": "M3", "traceLengths": [{"traces": ["M3"], "maxTraceLength": 8, "tlineType": ["MS"]}]}], "pcbStackUp": [{"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 6, "variant": "For DDR5 & LPDDR5x"}], "port": []}]}, "nodes": [{"id": "RX", "category": "Device"}, {"id": "BO", "category": "Trace", "baseName": "BO"}, {"id": "M1", "category": "Trace", "baseName": "M1"}, {"id": "M2", "category": "Trace", "baseName": "M2"}, {"id": "M3", "category": "Trace", "baseName": "M3"}, {"id": "M.2 Connector", "category": "Device"}], "links": [{"source": "RX", "target": "BO"}, {"source": "BO", "target": "M1"}, {"source": "M1", "target": "M2"}, {"source": "M2", "target": "M3"}, {"source": "M3", "target": "M.2 Connector"}]}, {"graph": {"interface": "PCIe Gen 1-3", "topology": "PCIe Gen3 Device Down Topology", "signal": "Rx", "maxVias": [{"viaPlacement": "Total Channel", "viaCount": 3}], "additionalProperties": [{"material": "Standard Loss (SL)", "category": "Mainstream", "totalMaxTraceLength": 330, "redriverRetimer": "None", "traceLength": [{"baseName": "BO", "traceLengths": [{"traces": ["BO"], "maxTraceLength": 15.2, "tlineType": ["MS", "DSL"]}]}, {"baseName": "M1", "traceLengths": [{"traces": ["M1", "M2"], "maxTraceLength": null, "tlineType": ["DSL"]}]}, {"baseName": "M2", "traceLengths": [{"traces": ["M1", "M2"], "maxTraceLength": null, "tlineType": ["DSL"]}]}, {"baseName": "M3", "traceLengths": [{"traces": ["M3"], "maxTraceLength": 8, "tlineType": ["MS"]}]}], "pcbStackUp": [{"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 6, "variant": "For DDR5 & LPDDR5x"}], "port": []}]}, "nodes": [{"id": "RX, TX", "category": "Device"}, {"id": "BO", "category": "Trace", "baseName": "BO"}, {"id": "M1", "category": "Trace", "baseName": "M1"}, {"id": "M2", "category": "Trace", "baseName": "M2"}, {"id": "AC Cap", "category": "Capacitor"}, {"id": "M3", "category": "Trace", "baseName": "M3"}, {"id": "TX, RX", "category": "Device"}], "links": [{"source": "RX, TX", "target": "BO"}, {"source": "BO", "target": "M1"}, {"source": "M1", "target": "M2"}, {"source": "M2", "target": "AC Cap"}, {"source": "AC Cap", "target": "M3"}, {"source": "M3", "target": "TX, RX"}]}, {"graph": {"interface": "PCIe Gen 1-3", "topology": "PCIe Gen3 Device Down Topology", "signal": "Tx", "maxVias": [{"viaPlacement": "Total Channel", "viaCount": 3}], "additionalProperties": [{"material": "Standard Loss (SL)", "category": "Mainstream", "totalMaxTraceLength": 330, "redriverRetimer": "None", "traceLength": [{"baseName": "BO", "traceLengths": [{"traces": ["BO"], "maxTraceLength": 15.2, "tlineType": ["MS", "DSL"]}]}, {"baseName": "M1", "traceLengths": [{"traces": ["M1", "M2"], "maxTraceLength": null, "tlineType": ["DSL"]}]}, {"baseName": "M2", "traceLengths": [{"traces": ["M1", "M2"], "maxTraceLength": null, "tlineType": ["DSL"]}]}, {"baseName": "M3", "traceLengths": [{"traces": ["M3"], "maxTraceLength": 8, "tlineType": ["MS"]}]}], "pcbStackUp": [{"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 6, "variant": "For DDR5 & LPDDR5x"}], "port": []}]}, "nodes": [{"id": "RX, TX", "category": "Device"}, {"id": "BO", "category": "Trace", "baseName": "BO"}, {"id": "M1", "category": "Trace", "baseName": "M1"}, {"id": "M2", "category": "Trace", "baseName": "M2"}, {"id": "AC Cap", "category": "Capacitor"}, {"id": "M3", "category": "Trace", "baseName": "M3"}, {"id": "TX, RX", "category": "Device"}], "links": [{"source": "RX, TX", "target": "BO"}, {"source": "BO", "target": "M1"}, {"source": "M1", "target": "M2"}, {"source": "M2", "target": "AC Cap"}, {"source": "AC Cap", "target": "M3"}, {"source": "M3", "target": "TX, RX"}]}, {"graph": {"interface": "PCIe Gen 1-3", "topology": "PCIe Gen3 Internal Cable Topology", "signal": "Tx", "maxVias": [{"viaPlacement": "Total Channel", "viaCount": 2}, {"viaPlacement": "Post-Channel", "viaCount": 1}], "additionalProperties": [{"material": "Standard Loss (SL)", "category": "Mainstream", "totalMaxTraceLength": 101.6, "redriverRetimer": "None", "traceLength": [{"baseName": "BO", "traceLengths": [{"traces": ["BO"], "maxTraceLength": 15.2, "tlineType": ["MS", "DSL"]}]}, {"baseName": "M1", "traceLengths": [{"traces": ["M1"], "maxTraceLength": null, "tlineType": ["MS", "DSL"]}]}, {"baseName": "M2", "traceLengths": [{"traces": ["M2"], "maxTraceLength": 8, "tlineType": ["MS"]}]}, {"baseName": "M3", "traceLengths": [{"traces": ["M3"], "maxTraceLength": null, "tlineType": ["MS"]}]}], "pcbStackUp": [{"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 6, "variant": "For DDR5 & LPDDR5x"}], "port": []}]}, "nodes": [{"id": "TX", "category": "Device"}, {"id": "BO", "category": "Trace", "baseName": "BO"}, {"id": "M1", "category": "Trace", "baseName": "M1"}, {"id": "AC Cap", "category": "Capacitor"}, {"id": "M2", "category": "Trace", "baseName": "M2"}, {"id": "Flex Cable", "category": "Cable"}, {"id": "M3", "category": "Trace", "baseName": "M3"}, {"id": "Connector", "category": "Device"}], "links": [{"source": "TX", "target": "BO"}, {"source": "BO", "target": "M1"}, {"source": "M1", "target": "AC Cap"}, {"source": "AC Cap", "target": "M2"}, {"source": "M2", "target": "Flex Cable"}, {"source": "Flex Cable", "target": "M3"}, {"source": "M3", "target": "Connector"}]}, {"graph": {"interface": "PCIe Gen 1-3", "topology": "PCIe Gen3 Internal Cable Topology", "signal": "Rx", "maxVias": [{"viaPlacement": "Total Channel", "viaCount": 1}, {"viaPlacement": "Post-Channel", "viaCount": 1}], "additionalProperties": [{"material": "Standard Loss (SL)", "category": "Mainstream", "totalMaxTraceLength": 101.6, "redriverRetimer": "None", "traceLength": [{"baseName": "BO", "traceLengths": [{"traces": ["BO"], "maxTraceLength": 15.2, "tlineType": ["MS", "DSL"]}]}, {"baseName": "M1", "traceLengths": [{"traces": ["M1"], "maxTraceLength": null, "tlineType": ["MS", "DSL"]}]}, {"baseName": "M2", "traceLengths": [{"traces": ["M2"], "maxTraceLength": 8, "tlineType": ["MS"]}]}, {"baseName": "M3", "traceLengths": [{"traces": ["M3"], "maxTraceLength": null, "tlineType": ["MS"]}]}], "pcbStackUp": [{"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 6, "variant": "For DDR5 & LPDDR5x"}], "port": []}]}, "nodes": [{"id": "RX", "category": "Device"}, {"id": "BO", "category": "Trace", "baseName": "BO"}, {"id": "M1", "category": "Trace", "baseName": "M1"}, {"id": "M2", "category": "Trace", "baseName": "M2"}, {"id": "Flex Cable", "category": "Cable"}, {"id": "M3", "category": "Trace", "baseName": "M3"}, {"id": "Connector", "category": "Device"}], "links": [{"source": "RX", "target": "BO"}, {"source": "BO", "target": "M1"}, {"source": "M1", "target": "M2"}, {"source": "M2", "target": "Flex Cable"}, {"source": "Flex Cable", "target": "M3"}, {"source": "M3", "target": "Connector"}]}, {"graph": {"interface": "PCIe Gen 1-3", "topology": "PCIe Gen3 M.2 Topology", "signal": "Tx", "maxVias": [{"viaPlacement": "Total Channel", "viaCount": 3}, {"viaPlacement": "Post-Channel", "viaCount": 1}], "additionalProperties": [{"material": "Standard Loss (SL)", "category": "Mainstream", "totalMaxTraceLength": 229, "redriverRetimer": "None", "traceLength": [{"baseName": "BO", "traceLengths": [{"traces": ["BO"], "maxTraceLength": 15.2, "tlineType": ["MS", "DSL"]}]}, {"baseName": "M1", "traceLengths": [{"traces": ["M1", "M2"], "maxTraceLength": null, "tlineType": ["MS", "DSL"]}]}, {"baseName": "M2", "traceLengths": [{"traces": ["M1", "M2"], "maxTraceLength": null, "tlineType": ["MS", "DSL"]}]}, {"baseName": "M3", "traceLengths": [{"traces": ["M3"], "maxTraceLength": 8, "tlineType": ["MS"]}]}], "pcbStackUp": [{"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 6, "variant": "For DDR5 & LPDDR5x"}], "port": []}]}, "nodes": [{"id": "TX", "category": "Device"}, {"id": "BO", "category": "Trace", "baseName": "BO"}, {"id": "M1", "category": "Trace", "baseName": "M1"}, {"id": "M2", "category": "Trace", "baseName": "M2"}, {"id": "AC Cap", "category": "Capacitor"}, {"id": "M3", "category": "Trace", "baseName": "M3"}, {"id": "M.2 Connector", "category": "Device"}], "links": [{"source": "TX", "target": "BO"}, {"source": "BO", "target": "M1"}, {"source": "M1", "target": "M2"}, {"source": "M2", "target": "AC Cap"}, {"source": "AC Cap", "target": "M3"}, {"source": "M3", "target": "M.2 Connector"}]}, {"graph": {"interface": "PCIe Gen 1-3", "topology": "PCIe Gen3 M.2 Topology", "signal": "Rx", "maxVias": [{"viaPlacement": "Total Channel", "viaCount": 2}, {"viaPlacement": "Post-Channel", "viaCount": 1}], "additionalProperties": [{"material": "Standard Loss (SL)", "category": "Mainstream", "totalMaxTraceLength": 229, "redriverRetimer": "None", "traceLength": [{"baseName": "BO", "traceLengths": [{"traces": ["BO"], "maxTraceLength": 15.2, "tlineType": ["MS", "DSL"]}]}, {"baseName": "M1", "traceLengths": [{"traces": ["M1", "M2"], "maxTraceLength": null, "tlineType": ["MS", "DSL"]}]}, {"baseName": "M2", "traceLengths": [{"traces": ["M1", "M2"], "maxTraceLength": null, "tlineType": ["MS", "DSL"]}]}, {"baseName": "M3", "traceLengths": [{"traces": ["M3"], "maxTraceLength": 8, "tlineType": ["MS"]}]}], "pcbStackUp": [{"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 6, "variant": "For DDR5 & LPDDR5x"}], "port": []}]}, "nodes": [{"id": "RX", "category": "Device"}, {"id": "BO", "category": "Trace", "baseName": "BO"}, {"id": "M1", "category": "Trace", "baseName": "M1"}, {"id": "M2", "category": "Trace", "baseName": "M2"}, {"id": "M3", "category": "Trace", "baseName": "M3"}, {"id": "M.2 Connector", "category": "Device"}], "links": [{"source": "RX", "target": "BO"}, {"source": "BO", "target": "M1"}, {"source": "M1", "target": "M2"}, {"source": "M2", "target": "M3"}, {"source": "M3", "target": "M.2 Connector"}]}, {"graph": {"interface": "PCIe Gen 4", "topology": "PCIe Gen4 Device Down Topology", "signal": "Rx", "maxVias": [{"viaPlacement": "Total Channel", "viaCount": 4}], "additionalProperties": [{"material": "Standard Loss (SL)", "category": "Mainstream", "totalMaxTraceLength": 267, "redriverRetimer": "None", "traceLength": [{"baseName": "BO", "traceLengths": [{"traces": ["BO"], "maxTraceLength": 12.7, "tlineType": ["MS", "DSL"]}]}, {"baseName": "M1", "traceLengths": [{"traces": ["M1", "M2", "M3"], "maxTraceLength": null, "tlineType": ["MS", "DSL"]}]}, {"baseName": "M2", "traceLengths": [{"traces": ["M1", "M2", "M3"], "maxTraceLength": null, "tlineType": ["MS", "DSL"]}]}, {"baseName": "M3", "traceLengths": [{"traces": ["M1", "M2", "M3"], "maxTraceLength": null, "tlineType": ["MS", "DSL"]}]}, {"baseName": "M4", "traceLengths": [{"traces": ["M4"], "maxTraceLength": 12.7, "tlineType": ["MS"]}]}], "pcbStackUp": [{"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 6, "variant": "For DDR5 & LPDDR5x"}], "port": []}]}, "nodes": [{"id": "RX, TX", "category": "Device"}, {"id": "BO", "category": "Trace", "baseName": "BO"}, {"id": "M1", "category": "Trace", "baseName": "M1"}, {"id": "M2", "category": "Trace", "baseName": "M2"}, {"id": "M3", "category": "Trace", "baseName": "M3"}, {"id": "AC Cap", "category": "Capacitor"}, {"id": "M4", "category": "Trace", "baseName": "M4"}, {"id": "TX, RX", "category": "Device"}], "links": [{"source": "RX, TX", "target": "BO"}, {"source": "BO", "target": "M1"}, {"source": "M1", "target": "M2"}, {"source": "M2", "target": "M3"}, {"source": "M3", "target": "AC Cap"}, {"source": "AC Cap", "target": "M4"}, {"source": "M4", "target": "TX, RX"}]}, {"graph": {"interface": "PCIe Gen 4", "topology": "PCIe Gen4 Device Down Topology", "signal": "Tx", "maxVias": [{"viaPlacement": "Total Channel", "viaCount": 4}], "additionalProperties": [{"material": "Standard Loss (SL)", "category": "Mainstream", "totalMaxTraceLength": 267, "redriverRetimer": "None", "traceLength": [{"baseName": "BO", "traceLengths": [{"traces": ["BO"], "maxTraceLength": 12.7, "tlineType": ["MS", "DSL"]}]}, {"baseName": "M1", "traceLengths": [{"traces": ["M1", "M2", "M3"], "maxTraceLength": null, "tlineType": ["MS", "DSL"]}]}, {"baseName": "M2", "traceLengths": [{"traces": ["M1", "M2", "M3"], "maxTraceLength": null, "tlineType": ["MS", "DSL"]}]}, {"baseName": "M3", "traceLengths": [{"traces": ["M1", "M2", "M3"], "maxTraceLength": null, "tlineType": ["MS", "DSL"]}]}, {"baseName": "M4", "traceLengths": [{"traces": ["M4"], "maxTraceLength": 12.7, "tlineType": ["MS"]}]}], "pcbStackUp": [{"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 6, "variant": "For DDR5 & LPDDR5x"}], "port": []}]}, "nodes": [{"id": "RX, TX", "category": "Device"}, {"id": "BO", "category": "Trace", "baseName": "BO"}, {"id": "M1", "category": "Trace", "baseName": "M1"}, {"id": "M2", "category": "Trace", "baseName": "M2"}, {"id": "M3", "category": "Trace", "baseName": "M3"}, {"id": "AC Cap", "category": "Capacitor"}, {"id": "M4", "category": "Trace", "baseName": "M4"}, {"id": "TX, RX", "category": "Device"}], "links": [{"source": "RX, TX", "target": "BO"}, {"source": "BO", "target": "M1"}, {"source": "M1", "target": "M2"}, {"source": "M2", "target": "M3"}, {"source": "M3", "target": "AC Cap"}, {"source": "AC Cap", "target": "M4"}, {"source": "M4", "target": "TX, RX"}]}, {"graph": {"interface": "PCIe Gen 4", "topology": "PCIe Gen4 M.2 Topology", "signal": "Tx", "maxVias": [{"viaPlacement": "Total Channel", "viaCount": 3}], "additionalProperties": [{"material": "Standard Loss (SL)", "category": "Mainstream", "totalMaxTraceLength": 165, "redriverRetimer": "None", "traceLength": [{"baseName": "BO", "traceLengths": [{"traces": ["BO"], "maxTraceLength": 12.7, "tlineType": ["MS", "DSL"]}]}, {"baseName": "M1", "traceLengths": [{"traces": ["M1", "M2"], "maxTraceLength": null, "tlineType": ["MS", "DSL"]}]}, {"baseName": "M2", "traceLengths": [{"traces": ["M1", "M2"], "maxTraceLength": null, "tlineType": ["MS", "DSL"]}]}, {"baseName": "M3", "traceLengths": [{"traces": ["M3"], "maxTraceLength": 12.7, "tlineType": ["MS"]}]}], "pcbStackUp": [{"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 6, "variant": "For DDR5 & LPDDR5x"}], "port": []}]}, "nodes": [{"id": "TX", "category": "Device"}, {"id": "BO", "category": "Trace", "baseName": "BO"}, {"id": "M1", "category": "Trace", "baseName": "M1"}, {"id": "M2", "category": "Trace", "baseName": "M2"}, {"id": "AC Cap", "category": "Capacitor"}, {"id": "M3", "category": "Trace", "baseName": "M3"}, {"id": "M.2 Connector", "category": "Device"}], "links": [{"source": "TX", "target": "BO"}, {"source": "BO", "target": "M1"}, {"source": "M1", "target": "M2"}, {"source": "M2", "target": "AC Cap"}, {"source": "AC Cap", "target": "M3"}, {"source": "M3", "target": "M.2 Connector"}]}, {"graph": {"interface": "PCIe Gen 4", "topology": "PCIe Gen4 M.2 Topology", "signal": "Rx", "maxVias": [{"viaPlacement": "Total Channel", "viaCount": 3}], "additionalProperties": [{"material": "Standard Loss (SL)", "category": "Mainstream", "totalMaxTraceLength": 165, "redriverRetimer": "None", "traceLength": [{"baseName": "BO", "traceLengths": [{"traces": ["BO"], "maxTraceLength": 12.7, "tlineType": ["MS", "DSL"]}]}, {"baseName": "M1", "traceLengths": [{"traces": ["M1", "M2"], "maxTraceLength": null, "tlineType": ["MS", "DSL"]}]}, {"baseName": "M2", "traceLengths": [{"traces": ["M1", "M2"], "maxTraceLength": null, "tlineType": ["MS", "DSL"]}]}, {"baseName": "M3", "traceLengths": [{"traces": ["M3"], "maxTraceLength": 12.7, "tlineType": ["MS"]}]}], "pcbStackUp": [{"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 6, "variant": "For DDR5 & LPDDR5x"}], "port": []}]}, "nodes": [{"id": "RX", "category": "Device"}, {"id": "BO", "category": "Trace", "baseName": "BO"}, {"id": "M1", "category": "Trace", "baseName": "M1"}, {"id": "M2", "category": "Trace", "baseName": "M2"}, {"id": "M3", "category": "Trace", "baseName": "M3"}, {"id": "M.2 Connector", "category": "Device"}], "links": [{"source": "RX", "target": "BO"}, {"source": "BO", "target": "M1"}, {"source": "M1", "target": "M2"}, {"source": "M2", "target": "M3"}, {"source": "M3", "target": "M.2 Connector"}]}, {"graph": {"interface": "PCIe Gen 4", "topology": "PCIe Gen4 M.2 MUX Topology", "signal": "Tx", "maxVias": [{"viaPlacement": "Total Channel", "viaCount": 3}], "additionalProperties": [{"material": "Standard Loss (SL)", "category": "Mainstream", "totalMaxTraceLength": 108, "redriverRetimer": "None", "traceLength": [{"baseName": "BO", "traceLengths": [{"traces": ["BO"], "maxTraceLength": 12.7, "tlineType": ["MS", "DSL"]}]}, {"baseName": "M1", "traceLengths": [{"traces": ["M1"], "maxTraceLength": null, "tlineType": ["MS", "DSL"]}]}, {"baseName": "M2", "traceLengths": [{"traces": ["M2", "M3", "M4"], "maxTraceLength": 25.4, "tlineType": ["MS"]}]}, {"baseName": "M3", "traceLengths": [{"traces": ["M2", "M3", "M4"], "maxTraceLength": 25.4, "tlineType": ["MS"]}]}, {"baseName": "M4", "traceLengths": [{"traces": ["M2", "M3", "M4"], "maxTraceLength": 25.4, "tlineType": ["MS"]}]}], "pcbStackUp": [{"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 6, "variant": "For DDR5 & LPDDR5x"}], "port": []}]}, "nodes": [{"id": "TX", "category": "Device"}, {"id": "BO", "category": "Trace", "baseName": "BO"}, {"id": "M1", "category": "Trace", "baseName": "M1"}, {"id": "M2", "category": "Trace", "baseName": "M2"}, {"id": "AC Cap", "category": "Capacitor"}, {"id": "M3", "category": "Trace", "baseName": "M3"}, {"id": "MUX", "category": "Device"}, {"id": "M4", "category": "Trace", "baseName": "M4"}, {"id": "M.2 Connector", "category": "Device"}], "links": [{"source": "TX", "target": "BO"}, {"source": "BO", "target": "M1"}, {"source": "M1", "target": "M2"}, {"source": "M2", "target": "AC Cap"}, {"source": "AC Cap", "target": "M3"}, {"source": "M3", "target": "MUX"}, {"source": "MUX", "target": "M4"}, {"source": "M4", "target": "M.2 Connector"}]}, {"graph": {"interface": "PCIe Gen 4", "topology": "PCIe Gen4 M.2 MUX Topology", "signal": "Rx", "maxVias": [{"viaPlacement": "Total Channel", "viaCount": 3}], "additionalProperties": [{"material": "Standard Loss (SL)", "category": "Mainstream", "totalMaxTraceLength": 108, "redriverRetimer": "None", "traceLength": [{"baseName": "BO", "traceLengths": [{"traces": ["BO"], "maxTraceLength": 12.7, "tlineType": ["MS", "DSL"]}]}, {"baseName": "M1", "traceLengths": [{"traces": ["M1"], "maxTraceLength": null, "tlineType": ["MS", "DSL"]}]}, {"baseName": "M2", "traceLengths": [{"traces": ["M2", "M3", "M4"], "maxTraceLength": 25.4, "tlineType": ["MS"]}]}, {"baseName": "M3", "traceLengths": [{"traces": ["M2", "M3", "M4"], "maxTraceLength": 25.4, "tlineType": ["MS"]}]}, {"baseName": "M4", "traceLengths": [{"traces": ["M2", "M3", "M4"], "maxTraceLength": 25.4, "tlineType": ["MS"]}]}], "pcbStackUp": [{"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 6, "variant": "For DDR5 & LPDDR5x"}], "port": []}]}, "nodes": [{"id": "RX", "category": "Device"}, {"id": "BO", "category": "Trace", "baseName": "BO"}, {"id": "M1", "category": "Trace", "baseName": "M1"}, {"id": "M2", "category": "Trace", "baseName": "M2"}, {"id": "M3", "category": "Trace", "baseName": "M3"}, {"id": "MUX", "category": "Device"}, {"id": "M4", "category": "Trace", "baseName": "M4"}, {"id": "M.2 Connector", "category": "Device"}], "links": [{"source": "RX", "target": "BO"}, {"source": "BO", "target": "M1"}, {"source": "M1", "target": "M2"}, {"source": "M2", "target": "M3"}, {"source": "M3", "target": "MUX"}, {"source": "MUX", "target": "M4"}, {"source": "M4", "target": "M.2 Connector"}]}, {"graph": {"interface": "Type-C TBT+USB+DP", "topology": "Type-C TBT+USB+DP 40G Retimer Topology", "signal": "Tx", "maxVias": [{"viaPlacement": "Pre-Channel", "viaCount": 2}, {"viaPlacement": "Post-Channel", "viaCount": 2}], "additionalProperties": [{"material": "Standard Loss (SL)", "category": "Mainstream", "totalMaxTraceLength": 35, "redriverRetimer": "Post-Channel", "traceLength": [{"baseName": "M3", "traceLengths": [{"traces": ["M3", "M4", "M5"], "maxTraceLength": 35, "tlineType": ["MS"]}]}, {"baseName": "M4", "traceLengths": [{"traces": ["M3", "M4", "M5"], "maxTraceLength": 35, "tlineType": ["MS"]}]}, {"baseName": "M5", "traceLengths": [{"traces": ["M3", "M4", "M5"], "maxTraceLength": 35, "tlineType": ["MS"]}]}], "pcbStackUp": [{"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 6, "variant": "For DDR5 & LPDDR5x"}], "port": []}, {"material": "Standard Loss (SL)", "category": "Mainstream", "totalMaxTraceLength": 185, "totalMinTraceLength": 60, "redriverRetimer": "Pre-Channel", "traceLength": [{"baseName": "BO", "traceLengths": [{"traces": ["BO"], "maxTraceLength": 8, "tlineType": ["MS", "DSL"]}]}, {"baseName": "M1", "traceLengths": [{"traces": ["M1", "M2"], "maxTraceLength": 185, "tlineType": ["MS", "DSL"]}]}, {"baseName": "M2", "traceLengths": [{"traces": ["M1", "M2"], "maxTraceLength": 185, "tlineType": ["MS", "DSL"]}]}], "pcbStackUp": [{"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 6, "variant": "For DDR5 & LPDDR5x"}], "port": []}]}, "nodes": [{"id": "SOC TX", "category": "Device"}, {"id": "BO", "category": "Trace", "baseName": "BO"}, {"id": "M1", "category": "Trace", "baseName": "M1"}, {"id": "M2", "category": "Trace", "baseName": "M2"}, {"id": "AC Cap 1", "category": "Capacitor"}, {"id": "Retimer", "category": "Device"}, {"id": "M3", "category": "Trace", "baseName": "M3"}, {"id": "Rc", "category": "Resistor"}, {"id": "ESD", "category": "Device"}, {"id": "M4", "category": "Trace", "baseName": "M4"}, {"id": "AC Cap 2", "category": "Capacitor"}, {"id": "Rb", "category": "Resistor"}, {"id": "GND", "category": "Ground"}, {"id": "M5", "category": "Trace", "baseName": "M5"}, {"id": "Type-C Connector", "category": "Device"}], "links": [{"source": "SOC TX", "target": "BO"}, {"source": "BO", "target": "M1"}, {"source": "M1", "target": "M2"}, {"source": "M2", "target": "AC Cap 1"}, {"source": "AC Cap 1", "target": "Retimer"}, {"source": "Retimer", "target": "M3"}, {"source": "M3", "target": "Rc"}, {"source": "Rc", "target": "ESD"}, {"source": "ESD", "target": "M4"}, {"source": "M4", "target": "AC Cap 2"}, {"source": "AC Cap 2", "target": "M5"}, {"source": "AC Cap 2", "target": "Rb"}, {"source": "Rb", "target": "GND"}, {"source": "M5", "target": "Type-C Connector"}]}, {"graph": {"interface": "Type-C TBT+USB+DP", "topology": "Type-C TBT+USB+DP 40G Retimer Topology", "signal": "Rx", "maxVias": [{"viaPlacement": "Pre-Channel", "viaCount": 2}, {"viaPlacement": "Post-Channel", "viaCount": 2}], "additionalProperties": [{"material": "Standard Loss (SL)", "category": "Mainstream", "totalMaxTraceLength": 35, "redriverRetimer": "Post-Channel", "traceLength": [{"baseName": "M3", "traceLengths": [{"traces": ["M3", "M4", "M5"], "maxTraceLength": 35, "tlineType": ["MS"]}]}, {"baseName": "M4", "traceLengths": [{"traces": ["M3", "M4", "M5"], "maxTraceLength": 35, "tlineType": ["MS"]}]}, {"baseName": "M5", "traceLengths": [{"traces": ["M3", "M4", "M5"], "maxTraceLength": 35, "tlineType": ["MS"]}]}], "pcbStackUp": [{"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 6, "variant": "For DDR5 & LPDDR5x"}], "port": []}, {"material": "Standard Loss (SL)", "category": "Mainstream", "totalMaxTraceLength": 185, "totalMinTraceLength": 60, "redriverRetimer": "Pre-Channel", "traceLength": [{"baseName": "BO", "traceLengths": [{"traces": ["BO"], "maxTraceLength": 8, "tlineType": ["MS", "DSL"]}]}, {"baseName": "M1", "traceLengths": [{"traces": ["M1", "M2"], "maxTraceLength": 185, "tlineType": ["MS", "DSL"]}]}, {"baseName": "M2", "traceLengths": [{"traces": ["M1", "M2"], "maxTraceLength": 185, "tlineType": ["MS", "DSL"]}]}], "pcbStackUp": [{"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 6, "variant": "For DDR5 & LPDDR5x"}], "port": []}]}, "nodes": [{"id": "SOC TX", "category": "Device"}, {"id": "BO", "category": "Trace", "baseName": "BO"}, {"id": "M1", "category": "Trace", "baseName": "M1"}, {"id": "M2", "category": "Trace", "baseName": "M2"}, {"id": "AC Cap 1", "category": "Capacitor"}, {"id": "Retimer", "category": "Device"}, {"id": "M3", "category": "Trace", "baseName": "M3"}, {"id": "Rc", "category": "Resistor"}, {"id": "ESD", "category": "Device"}, {"id": "M4", "category": "Trace", "baseName": "M4"}, {"id": "Crx", "category": "Capacitor"}, {"id": "Rb", "category": "Resistor"}, {"id": "GND", "category": "Ground"}, {"id": "M5", "category": "Trace", "baseName": "M5"}, {"id": "Type-C Connector", "category": "Device"}], "links": [{"source": "SOC TX", "target": "BO"}, {"source": "BO", "target": "M1"}, {"source": "M1", "target": "M2"}, {"source": "M2", "target": "AC Cap 1"}, {"source": "AC Cap 1", "target": "Retimer"}, {"source": "Retimer", "target": "M3"}, {"source": "M3", "target": "Rc"}, {"source": "Rc", "target": "ESD"}, {"source": "ESD", "target": "M4"}, {"source": "M4", "target": "Crx"}, {"source": "Crx", "target": "M5"}, {"source": "Crx", "target": "Rb"}, {"source": "Rb", "target": "GND"}, {"source": "M5", "target": "Type-C Connector"}]}, {"graph": {"interface": "Type-C TBT+USB+DP", "topology": "Type-C TBT+USB+DP 40G Retimer Topology", "signal": "Rx-Tx", "maxVias": [{"viaPlacement": "Pre-Channel", "viaCount": 2}, {"viaPlacement": "Post-Channel", "viaCount": 2}], "additionalProperties": [{"material": "Standard Loss (SL)", "category": "Mainstream", "totalMaxTraceLength": 35, "redriverRetimer": "Post-Channel", "traceLength": [{"baseName": "M3", "traceLengths": [{"traces": ["M3", "M4", "M5"], "maxTraceLength": 35, "tlineType": ["MS"]}]}, {"baseName": "M4", "traceLengths": [{"traces": ["M3", "M4", "M5"], "maxTraceLength": 35, "tlineType": ["MS"]}]}, {"baseName": "M5", "traceLengths": [{"traces": ["M3", "M4", "M5"], "maxTraceLength": 35, "tlineType": ["MS"]}]}], "pcbStackUp": [{"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 6, "variant": "For DDR5 & LPDDR5x"}], "port": []}, {"material": "Standard Loss (SL)", "category": "Mainstream", "totalMaxTraceLength": 185, "totalMinTraceLength": 60, "redriverRetimer": "Pre-Channel", "traceLength": [{"baseName": "BO", "traceLengths": [{"traces": ["BO"], "maxTraceLength": 8, "tlineType": ["MS", "DSL"]}]}, {"baseName": "M1", "traceLengths": [{"traces": ["M1", "M2"], "maxTraceLength": 185, "tlineType": ["MS", "DSL"]}]}, {"baseName": "M2", "traceLengths": [{"traces": ["M1", "M2"], "maxTraceLength": 185, "tlineType": ["MS", "DSL"]}]}], "pcbStackUp": [{"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 6, "variant": "For DDR5 & LPDDR5x"}], "port": []}]}, "nodes": [{"id": "SOC TX", "category": "Device"}, {"id": "BO", "category": "Trace", "baseName": "BO"}, {"id": "M1", "category": "Trace", "baseName": "M1"}, {"id": "M2", "category": "Trace", "baseName": "M2"}, {"id": "AC Cap 1", "category": "Capacitor"}, {"id": "Retimer", "category": "Device"}, {"id": "M3", "category": "Trace", "baseName": "M3"}, {"id": "Rc", "category": "Resistor"}, {"id": "ESD", "category": "Device"}, {"id": "M4", "category": "Trace", "baseName": "M4"}, {"id": "Crx", "category": "Capacitor"}, {"id": "Rb", "category": "Resistor"}, {"id": "GND", "category": "Ground"}, {"id": "M5", "category": "Trace", "baseName": "M5"}, {"id": "Type-C Connector", "category": "Device"}], "links": [{"source": "SOC TX", "target": "BO"}, {"source": "BO", "target": "M1"}, {"source": "M1", "target": "M2"}, {"source": "M2", "target": "AC Cap 1"}, {"source": "AC Cap 1", "target": "Retimer"}, {"source": "Retimer", "target": "M3"}, {"source": "M3", "target": "Rc"}, {"source": "Rc", "target": "ESD"}, {"source": "ESD", "target": "M4"}, {"source": "M4", "target": "Crx"}, {"source": "Crx", "target": "M5"}, {"source": "Crx", "target": "Rb"}, {"source": "Rb", "target": "GND"}, {"source": "M5", "target": "Type-C Connector"}]}, {"graph": {"interface": "USB2.0", "topology": "USB2.0 Back Panel or External Topology", "signal": "Rx", "maxVias": [], "additionalProperties": [{"material": "Standard Loss (SL)", "totalMaxTraceLength": 304.8, "redriverRetimer": "None", "traceLength": [{"baseName": "BO", "traceLengths": [{"traces": ["BO"], "maxTraceLength": 15.2, "tlineType": ["MS"]}]}, {"baseName": "M1", "traceLengths": [{"traces": ["M1", "M2"], "maxTraceLength": null, "tlineType": ["MS"]}]}, {"baseName": "M2", "traceLengths": [{"traces": ["M1", "M2"], "maxTraceLength": null, "tlineType": ["MS"]}]}, {"baseName": "M3", "traceLengths": [{"traces": ["M3"], "maxTraceLength": 3.8, "tlineType": ["MS"]}]}, {"baseName": "M4", "traceLengths": [{"traces": ["M4"], "maxTraceLength": 3.8, "tlineType": ["MS"]}]}, {"baseName": "M5", "traceLengths": [{"traces": ["M5"], "maxTraceLength": 12.7, "tlineType": ["MS"]}]}], "pcbStackUp": [{"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 6, "variant": "For DDR5 & LPDDR5x"}], "port": []}]}, "nodes": [{"id": "TX,RX", "category": "Device"}, {"id": "BO", "category": "Trace", "baseName": "BO"}, {"id": "Via1", "category": "Via"}, {"id": "M1", "category": "Trace", "baseName": "M1"}, {"id": "Via2", "category": "Via"}, {"id": "M2", "category": "Trace", "baseName": "M2"}, {"id": "Via", "category": "Via"}, {"id": "M3", "category": "Trace", "baseName": "M3"}, {"id": "Choke", "category": "Device"}, {"id": "M4", "category": "Trace", "baseName": "M4"}, {"id": "ESD", "category": "Device"}, {"id": "M5", "category": "Trace", "baseName": "M5"}, {"id": "GND", "category": "Ground"}, {"id": "Connector", "category": "Device"}], "links": [{"source": "TX,RX", "target": "BO"}, {"source": "BO", "target": "Via1"}, {"source": "Via1", "target": "M1"}, {"source": "M1", "target": "Via2"}, {"source": "Via2", "target": "M2"}, {"source": "M2", "target": "Via"}, {"source": "Via", "target": "M3"}, {"source": "M3", "target": "Choke"}, {"source": "Choke", "target": "M4"}, {"source": "M4", "target": "M5"}, {"source": "ESD", "target": "GND"}, {"source": "M5", "target": "Connector"}, {"source": "M4", "target": "ESD"}]}, {"graph": {"interface": "USB2.0", "topology": "USB2.0 Back Panel or External Topology", "signal": "Tx", "maxVias": [], "additionalProperties": [{"material": "Standard Loss (SL)", "totalMaxTraceLength": 304.8, "redriverRetimer": "None", "traceLength": [{"baseName": "BO", "traceLengths": [{"traces": ["BO"], "maxTraceLength": 15.2, "tlineType": ["MS"]}]}, {"baseName": "M1", "traceLengths": [{"traces": ["M1", "M2"], "maxTraceLength": null, "tlineType": ["MS"]}]}, {"baseName": "M2", "traceLengths": [{"traces": ["M1", "M2"], "maxTraceLength": null, "tlineType": ["MS"]}]}, {"baseName": "M3", "traceLengths": [{"traces": ["M3"], "maxTraceLength": 3.8, "tlineType": ["MS"]}]}, {"baseName": "M4", "traceLengths": [{"traces": ["M4"], "maxTraceLength": 3.8, "tlineType": ["MS"]}]}, {"baseName": "M5", "traceLengths": [{"traces": ["M5"], "maxTraceLength": 12.7, "tlineType": ["MS"]}]}], "pcbStackUp": [{"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 6, "variant": "For DDR5 & LPDDR5x"}], "port": []}]}, "nodes": [{"id": "TX,RX", "category": "Device"}, {"id": "BO", "category": "Trace", "baseName": "BO"}, {"id": "Via1", "category": "Via"}, {"id": "M1", "category": "Trace", "baseName": "M1"}, {"id": "Via2", "category": "Via"}, {"id": "M2", "category": "Trace", "baseName": "M2"}, {"id": "Via", "category": "Via"}, {"id": "M3", "category": "Trace", "baseName": "M3"}, {"id": "Choke", "category": "Device"}, {"id": "M4", "category": "Trace", "baseName": "M4"}, {"id": "ESD", "category": "Device"}, {"id": "M5", "category": "Trace", "baseName": "M5"}, {"id": "GND", "category": "Ground"}, {"id": "Connector", "category": "Device"}], "links": [{"source": "TX,RX", "target": "BO"}, {"source": "BO", "target": "Via1"}, {"source": "Via1", "target": "M1"}, {"source": "M1", "target": "Via2"}, {"source": "Via2", "target": "M2"}, {"source": "M2", "target": "Via"}, {"source": "Via", "target": "M3"}, {"source": "M3", "target": "Choke"}, {"source": "Choke", "target": "M4"}, {"source": "M4", "target": "M5"}, {"source": "ESD", "target": "GND"}, {"source": "M5", "target": "Connector"}, {"source": "M4", "target": "ESD"}]}, {"graph": {"interface": "USB2.0", "topology": "USB2.0 Device Down Topology", "signal": "Rx", "maxVias": [], "additionalProperties": [{"material": "Standard Loss (SL)", "totalMaxTraceLength": 304.8, "redriverRetimer": "None", "traceLength": [{"baseName": "BO", "traceLengths": [{"traces": ["BO"], "maxTraceLength": 15.2, "tlineType": ["MS"]}]}, {"baseName": "M1", "traceLengths": [{"traces": ["M1", "M2"], "maxTraceLength": null, "tlineType": ["MS"]}]}, {"baseName": "M2", "traceLengths": [{"traces": ["M1", "M2"], "maxTraceLength": null, "tlineType": ["MS"]}]}, {"baseName": "M3", "traceLengths": [{"traces": ["M3"], "maxTraceLength": 3.8, "tlineType": ["MS"]}]}, {"baseName": "M4", "traceLengths": [{"traces": ["M4"], "maxTraceLength": 12.7, "tlineType": ["MS"]}]}], "pcbStackUp": [{"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 6, "variant": "For DDR5 & LPDDR5x"}], "port": []}]}, "nodes": [{"id": "TX,RX", "category": "Device"}, {"id": "BO", "category": "Trace", "baseName": "BO"}, {"id": "VIA", "category": "Via"}, {"id": "M1", "category": "Trace", "baseName": "M1"}, {"id": "VIA2", "category": "Via"}, {"id": "M2", "category": "Trace", "baseName": "M2"}, {"id": "VIA3", "category": "Via"}, {"id": "M3", "category": "Trace", "baseName": "M3"}, {"id": "CHOKE", "category": "Device"}, {"id": "M4", "category": "Trace", "baseName": "M4"}, {"id": "Device", "category": "Device"}], "links": [{"source": "TX,RX", "target": "BO"}, {"source": "BO", "target": "VIA"}, {"source": "VIA", "target": "M1"}, {"source": "M1", "target": "VIA2"}, {"source": "VIA2", "target": "M2"}, {"source": "M2", "target": "VIA3"}, {"source": "VIA3", "target": "M3"}, {"source": "M3", "target": "CHOKE"}, {"source": "CHOKE", "target": "M4"}, {"source": "M4", "target": "Device"}]}, {"graph": {"interface": "USB2.0", "topology": "USB2.0 Device Down Topology", "signal": "Tx", "maxVias": [], "additionalProperties": [{"material": "Standard Loss (SL)", "totalMaxTraceLength": 304.8, "redriverRetimer": "None", "traceLength": [{"baseName": "BO", "traceLengths": [{"traces": ["BO"], "maxTraceLength": 15.2, "tlineType": ["MS"]}]}, {"baseName": "M1", "traceLengths": [{"traces": ["M1", "M2"], "maxTraceLength": null, "tlineType": ["MS"]}]}, {"baseName": "M2", "traceLengths": [{"traces": ["M1", "M2"], "maxTraceLength": null, "tlineType": ["MS"]}]}, {"baseName": "M3", "traceLengths": [{"traces": ["M3"], "maxTraceLength": 3.8, "tlineType": ["MS"]}]}, {"baseName": "M4", "traceLengths": [{"traces": ["M4"], "maxTraceLength": 12.7, "tlineType": ["MS"]}]}], "pcbStackUp": [{"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 6, "variant": "For DDR5 & LPDDR5x"}], "port": []}]}, "nodes": [{"id": "TX,RX", "category": "Device"}, {"id": "BO", "category": "Trace", "baseName": "BO"}, {"id": "VIA", "category": "Via"}, {"id": "M1", "category": "Trace", "baseName": "M1"}, {"id": "VIA2", "category": "Via"}, {"id": "M2", "category": "Trace", "baseName": "M2"}, {"id": "VIA3", "category": "Via"}, {"id": "M3", "category": "Trace", "baseName": "M3"}, {"id": "CHOKE", "category": "Device"}, {"id": "M4", "category": "Trace", "baseName": "M4"}, {"id": "Device", "category": "Device"}], "links": [{"source": "TX,RX", "target": "BO"}, {"source": "BO", "target": "VIA"}, {"source": "VIA", "target": "M1"}, {"source": "M1", "target": "VIA2"}, {"source": "VIA2", "target": "M2"}, {"source": "M2", "target": "VIA3"}, {"source": "VIA3", "target": "M3"}, {"source": "M3", "target": "CHOKE"}, {"source": "CHOKE", "target": "M4"}, {"source": "M4", "target": "Device"}]}, {"graph": {"interface": "USB2.0", "topology": "USB2.0 External / Back Panel with Power Switch / BC1.2 Charger Module / MUX Topology", "signal": "Rx", "maxVias": [], "additionalProperties": [{"material": "Standard Loss (SL)", "totalMaxTraceLength": 254, "redriverRetimer": "None", "traceLength": [{"baseName": "BO", "traceLengths": [{"traces": ["BO"], "maxTraceLength": 15.2, "tlineType": ["MS"]}]}, {"baseName": "M1", "traceLengths": [{"traces": ["M1", "M2"], "maxTraceLength": null, "tlineType": ["MS"]}]}, {"baseName": "M2", "traceLengths": [{"traces": ["M1", "M2"], "maxTraceLength": null, "tlineType": ["MS"]}]}, {"baseName": "M3", "traceLengths": [{"traces": ["M3"], "maxTraceLength": 3.8, "tlineType": ["MS"]}]}, {"baseName": "M6", "traceLengths": [{"traces": ["M6"], "maxTraceLength": 3.8, "tlineType": ["MS"]}, {"traces": ["M5", "M6", "M7 (M8_charger_len)"], "maxTraceLength": 76.2, "tlineType": ["MS"]}]}, {"baseName": "M7", "traceLengths": [{"traces": ["M7"], "maxTraceLength": 12.7, "tlineType": ["MS"]}]}, {"baseName": "M5", "traceLengths": [{"traces": ["M5", "M6", "M7 (M8_charger_len)"], "maxTraceLength": 76.2, "tlineType": ["MS"]}]}], "pcbStackUp": [{"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 6, "variant": "For DDR5 & LPDDR5x"}], "port": []}]}, "nodes": [{"id": "CPU", "category": "Device"}, {"id": "BO", "category": "Trace", "baseName": "BO"}, {"id": "VIA1", "category": "Via"}, {"id": "M1", "category": "Trace", "baseName": "M1"}, {"id": "VIA2", "category": "Via"}, {"id": "M2", "category": "Trace", "baseName": "M2"}, {"id": "VIA3", "category": "Via"}, {"id": "M3", "category": "Trace", "baseName": "M3"}, {"id": "MUX", "category": "Device"}, {"id": "M5", "category": "Trace", "baseName": "M5"}, {"id": "CHOKE ", "category": "Device"}, {"id": "M6", "category": "Trace", "baseName": "M6"}, {"id": "GND", "category": "Ground"}, {"id": "ESD", "category": "Device"}, {"id": "M7", "category": "Trace", "baseName": "M7"}, {"id": "EXTERNAL CONNECTER", "category": "Device"}], "links": [{"source": "CPU", "target": "BO"}, {"source": "BO", "target": "VIA1"}, {"source": "VIA1", "target": "M1"}, {"source": "M1", "target": "VIA2"}, {"source": "VIA2", "target": "M2"}, {"source": "M2", "target": "VIA3"}, {"source": "VIA3", "target": "M3"}, {"source": "M3", "target": "MUX"}, {"source": "MUX", "target": "M5"}, {"source": "M5", "target": "CHOKE "}, {"source": "CHOKE ", "target": "M6"}, {"source": "M6", "target": "M7"}, {"source": "M6", "target": "ESD"}, {"source": "ESD", "target": "GND"}, {"source": "M7", "target": "EXTERNAL CONNECTER"}]}, {"graph": {"interface": "USB2.0", "topology": "USB2.0 External / Back Panel with Power Switch / BC1.2 Charger Module / MUX Topology", "signal": "Tx", "maxVias": [], "additionalProperties": [{"material": "Standard Loss (SL)", "totalMaxTraceLength": 254, "redriverRetimer": "None", "traceLength": [{"baseName": "BO", "traceLengths": [{"traces": ["BO"], "maxTraceLength": 15.2, "tlineType": ["MS"]}]}, {"baseName": "M1", "traceLengths": [{"traces": ["M1", "M2"], "maxTraceLength": null, "tlineType": ["MS"]}]}, {"baseName": "M2", "traceLengths": [{"traces": ["M1", "M2"], "maxTraceLength": null, "tlineType": ["MS"]}]}, {"baseName": "M3", "traceLengths": [{"traces": ["M3"], "maxTraceLength": 3.8, "tlineType": ["MS"]}]}, {"baseName": "M6", "traceLengths": [{"traces": ["M6"], "maxTraceLength": 3.8, "tlineType": ["MS"]}, {"traces": ["M5", "M6", "M7 (M8_charger_len)"], "maxTraceLength": 76.2, "tlineType": ["MS"]}]}, {"baseName": "M7", "traceLengths": [{"traces": ["M7"], "maxTraceLength": 12.7, "tlineType": ["MS"]}]}, {"baseName": "M5", "traceLengths": [{"traces": ["M5", "M6", "M7 (M8_charger_len)"], "maxTraceLength": 76.2, "tlineType": ["MS"]}]}], "pcbStackUp": [{"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 6, "variant": "For DDR5 & LPDDR5x"}], "port": []}]}, "nodes": [{"id": "CPU", "category": "Device"}, {"id": "BO", "category": "Trace", "baseName": "BO"}, {"id": "VIA1", "category": "Via"}, {"id": "M1", "category": "Trace", "baseName": "M1"}, {"id": "VIA2", "category": "Via"}, {"id": "M2", "category": "Trace", "baseName": "M2"}, {"id": "VIA3", "category": "Via"}, {"id": "M3", "category": "Trace", "baseName": "M3"}, {"id": "MUX", "category": "Device"}, {"id": "M5", "category": "Trace", "baseName": "M5"}, {"id": "CHOKE ", "category": "Device"}, {"id": "M6", "category": "Trace", "baseName": "M6"}, {"id": "GND", "category": "Ground"}, {"id": "ESD", "category": "Device"}, {"id": "M7", "category": "Trace", "baseName": "M7"}, {"id": "EXTERNAL CONNECTER", "category": "Device"}], "links": [{"source": "CPU", "target": "BO"}, {"source": "BO", "target": "VIA1"}, {"source": "VIA1", "target": "M1"}, {"source": "M1", "target": "VIA2"}, {"source": "VIA2", "target": "M2"}, {"source": "M2", "target": "VIA3"}, {"source": "VIA3", "target": "M3"}, {"source": "M3", "target": "MUX"}, {"source": "MUX", "target": "M5"}, {"source": "M5", "target": "CHOKE "}, {"source": "CHOKE ", "target": "M6"}, {"source": "M6", "target": "M7"}, {"source": "M6", "target": "ESD"}, {"source": "ESD", "target": "GND"}, {"source": "M7", "target": "EXTERNAL CONNECTER"}]}, {"graph": {"interface": "USB2.0", "topology": "USB2.0 Flex or Internal Cable Topology", "signal": "Rx", "maxVias": [], "additionalProperties": [{"material": "Standard Loss (SL)", "totalMaxTraceLength": 152.4, "redriverRetimer": "None", "traceLength": [{"baseName": "BO", "traceLengths": [{"traces": ["BO"], "maxTraceLength": 15.2, "tlineType": ["MS"]}]}, {"baseName": "M1", "traceLengths": [{"traces": ["M1", "M2"], "maxTraceLength": null, "tlineType": ["MS"]}]}, {"baseName": "M2", "traceLengths": [{"traces": ["M1", "M2"], "maxTraceLength": null, "tlineType": ["MS"]}]}, {"baseName": "M3", "traceLengths": [{"traces": ["M3"], "maxTraceLength": 12.7, "tlineType": ["MS"]}]}, {"baseName": "M4", "traceLengths": [{"traces": ["M4"], "maxTraceLength": null, "tlineType": ["MS"]}]}, {"baseName": "M5", "traceLengths": [{"traces": ["M5"], "maxTraceLength": 3.8, "tlineType": ["MS"]}]}, {"baseName": "M6", "traceLengths": [{"traces": ["M6"], "maxTraceLength": 12.7, "tlineType": ["MS"]}]}], "pcbStackUp": [{"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 6, "variant": "For DDR5 & LPDDR5x"}], "port": []}]}, "nodes": [{"id": "TX,RX", "category": "Device"}, {"id": "BO", "category": "Trace", "baseName": "BO"}, {"id": "Via1", "category": "Via"}, {"id": "M1", "category": "Trace", "baseName": "M1"}, {"id": "Via2", "category": "Via"}, {"id": "M2", "category": "Trace", "baseName": "M2"}, {"id": "Via", "category": "Via"}, {"id": "M3", "category": "Trace", "baseName": "M3"}, {"id": "CONNECTOR1", "category": "Device"}, {"id": "CABLE", "category": "Cable"}, {"id": "CONNECXTOR2", "category": "Device"}, {"id": "M4", "category": "Trace", "baseName": "M4"}, {"id": "Choke", "category": "Device"}, {"id": "M5", "category": "Trace", "baseName": "M5"}, {"id": "ESD", "category": "Device"}, {"id": "M6", "category": "Trace", "baseName": "M6"}, {"id": "EXT CONNECTOR", "category": "Device"}], "links": [{"source": "TX,RX", "target": "BO"}, {"source": "BO", "target": "Via1"}, {"source": "Via1", "target": "M1"}, {"source": "M1", "target": "Via2"}, {"source": "Via2", "target": "M2"}, {"source": "M2", "target": "Via"}, {"source": "Via", "target": "M3"}, {"source": "M3", "target": "CONNECTOR1"}, {"source": "CONNECTOR1", "target": "CABLE"}, {"source": "CABLE", "target": "CONNECXTOR2"}, {"source": "CONNECXTOR2", "target": "M4"}, {"source": "M4", "target": "Choke"}, {"source": "Choke", "target": "M5"}, {"source": "M5", "target": "ESD"}, {"source": "ESD", "target": "M6"}, {"source": "M6", "target": "EXT CONNECTOR"}]}, {"graph": {"interface": "USB2.0", "topology": "USB2.0 Flex or Internal Cable Topology", "signal": "Tx", "maxVias": [], "additionalProperties": [{"material": "Standard Loss (SL)", "totalMaxTraceLength": 152.4, "redriverRetimer": "None", "traceLength": [{"baseName": "BO", "traceLengths": [{"traces": ["BO"], "maxTraceLength": 15.2, "tlineType": ["MS"]}]}, {"baseName": "M1", "traceLengths": [{"traces": ["M1", "M2"], "maxTraceLength": null, "tlineType": ["MS"]}]}, {"baseName": "M2", "traceLengths": [{"traces": ["M1", "M2"], "maxTraceLength": null, "tlineType": ["MS"]}]}, {"baseName": "M3", "traceLengths": [{"traces": ["M3"], "maxTraceLength": 12.7, "tlineType": ["MS"]}]}, {"baseName": "M4", "traceLengths": [{"traces": ["M4"], "maxTraceLength": null, "tlineType": ["MS"]}]}, {"baseName": "M5", "traceLengths": [{"traces": ["M5"], "maxTraceLength": 3.8, "tlineType": ["MS"]}]}, {"baseName": "M6", "traceLengths": [{"traces": ["M6"], "maxTraceLength": 12.7, "tlineType": ["MS"]}]}], "pcbStackUp": [{"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 6, "variant": "For DDR5 & LPDDR5x"}], "port": []}]}, "nodes": [{"id": "TX,RX", "category": "Device"}, {"id": "BO", "category": "Trace", "baseName": "BO"}, {"id": "Via1", "category": "Via"}, {"id": "M1", "category": "Trace", "baseName": "M1"}, {"id": "Via2", "category": "Via"}, {"id": "M2", "category": "Trace", "baseName": "M2"}, {"id": "Via", "category": "Via"}, {"id": "M3", "category": "Trace", "baseName": "M3"}, {"id": "CONNECTOR1", "category": "Device"}, {"id": "CABLE", "category": "Cable"}, {"id": "CONNECXTOR2", "category": "Device"}, {"id": "M4", "category": "Trace", "baseName": "M4"}, {"id": "Choke", "category": "Device"}, {"id": "M5", "category": "Trace", "baseName": "M5"}, {"id": "ESD", "category": "Device"}, {"id": "M6", "category": "Trace", "baseName": "M6"}, {"id": "EXT CONNECTOR", "category": "Device"}], "links": [{"source": "TX,RX", "target": "BO"}, {"source": "BO", "target": "Via1"}, {"source": "Via1", "target": "M1"}, {"source": "M1", "target": "Via2"}, {"source": "Via2", "target": "M2"}, {"source": "M2", "target": "Via"}, {"source": "Via", "target": "M3"}, {"source": "M3", "target": "CONNECTOR1"}, {"source": "CONNECTOR1", "target": "CABLE"}, {"source": "CABLE", "target": "CONNECXTOR2"}, {"source": "CONNECXTOR2", "target": "M4"}, {"source": "M4", "target": "Choke"}, {"source": "Choke", "target": "M5"}, {"source": "M5", "target": "ESD"}, {"source": "ESD", "target": "M6"}, {"source": "M6", "target": "EXT CONNECTOR"}]}, {"graph": {"interface": "USB2.0", "topology": "USB2.0 Flex or Internal Cable without Daughter Card Topology", "signal": "Rx", "maxVias": [], "additionalProperties": [{"material": "Standard Loss (SL)", "totalMaxTraceLength": 177.8, "redriverRetimer": "None", "traceLength": [{"baseName": "BO", "traceLengths": [{"traces": ["BO"], "maxTraceLength": 15.2, "tlineType": ["MS"]}]}, {"baseName": "M1", "traceLengths": [{"traces": ["M1", "M2"], "maxTraceLength": null, "tlineType": ["MS"]}]}, {"baseName": "M2", "traceLengths": [{"traces": ["M1", "M2"], "maxTraceLength": null, "tlineType": ["MS"]}]}, {"baseName": "M3", "traceLengths": [{"traces": ["M3"], "maxTraceLength": 3.8, "tlineType": ["MS"]}]}, {"baseName": "M4", "traceLengths": [{"traces": ["M4"], "maxTraceLength": 3.8, "tlineType": ["MS"]}]}, {"baseName": "M5", "traceLengths": [{"traces": ["M5"], "maxTraceLength": 12.7, "tlineType": ["MS"]}]}], "pcbStackUp": [{"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 6, "variant": "For DDR5 & LPDDR5x"}], "port": []}]}, "nodes": [{"id": "TX,RX", "category": "Device"}, {"id": "BO", "category": "Trace", "baseName": "BO"}, {"id": "Via1", "category": "Via"}, {"id": "M1", "category": "Trace", "baseName": "M1"}, {"id": "Via2", "category": "Via"}, {"id": "M2", "category": "Trace", "baseName": "M2"}, {"id": "Via", "category": "Via"}, {"id": "M3", "category": "Trace", "baseName": "M3"}, {"id": "Choke", "category": "Device"}, {"id": "M4", "category": "Trace", "baseName": "M4"}, {"id": "ESD", "category": "Device"}, {"id": "M5", "category": "Trace", "baseName": "M5"}, {"id": "Connector", "category": "Device"}, {"id": "CABLE", "category": "Cable"}, {"id": "EXT CONNECTOR", "category": "Device"}], "links": [{"source": "TX,RX", "target": "BO"}, {"source": "BO", "target": "Via1"}, {"source": "Via1", "target": "M1"}, {"source": "M1", "target": "Via2"}, {"source": "Via2", "target": "M2"}, {"source": "M2", "target": "Via"}, {"source": "Via", "target": "M3"}, {"source": "M3", "target": "Choke"}, {"source": "Choke", "target": "M4"}, {"source": "M4", "target": "ESD"}, {"source": "ESD", "target": "M5"}, {"source": "M5", "target": "Connector"}, {"source": "Connector", "target": "CABLE"}, {"source": "CABLE", "target": "EXT CONNECTOR"}]}, {"graph": {"interface": "USB2.0", "topology": "USB2.0 Flex or Internal Cable without Daughter Card Topology", "signal": "Tx", "maxVias": [], "additionalProperties": [{"material": "Standard Loss (SL)", "totalMaxTraceLength": 177.8, "redriverRetimer": "None", "traceLength": [{"baseName": "BO", "traceLengths": [{"traces": ["BO"], "maxTraceLength": 15.2, "tlineType": ["MS"]}]}, {"baseName": "M1", "traceLengths": [{"traces": ["M1", "M2"], "maxTraceLength": null, "tlineType": ["MS"]}]}, {"baseName": "M2", "traceLengths": [{"traces": ["M1", "M2"], "maxTraceLength": null, "tlineType": ["MS"]}]}, {"baseName": "M3", "traceLengths": [{"traces": ["M3"], "maxTraceLength": 3.8, "tlineType": ["MS"]}]}, {"baseName": "M4", "traceLengths": [{"traces": ["M4"], "maxTraceLength": 3.8, "tlineType": ["MS"]}]}, {"baseName": "M5", "traceLengths": [{"traces": ["M5"], "maxTraceLength": 12.7, "tlineType": ["MS"]}]}], "pcbStackUp": [{"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 6, "variant": "For DDR5 & LPDDR5x"}], "port": []}]}, "nodes": [{"id": "TX,RX", "category": "Device"}, {"id": "BO", "category": "Trace", "baseName": "BO"}, {"id": "Via1", "category": "Via"}, {"id": "M1", "category": "Trace", "baseName": "M1"}, {"id": "Via2", "category": "Via"}, {"id": "M2", "category": "Trace", "baseName": "M2"}, {"id": "Via", "category": "Via"}, {"id": "M3", "category": "Trace", "baseName": "M3"}, {"id": "Choke", "category": "Device"}, {"id": "M4", "category": "Trace", "baseName": "M4"}, {"id": "ESD", "category": "Device"}, {"id": "M5", "category": "Trace", "baseName": "M5"}, {"id": "Connector", "category": "Device"}, {"id": "CABLE", "category": "Cable"}, {"id": "EXT CONNECTOR", "category": "Device"}], "links": [{"source": "TX,RX", "target": "BO"}, {"source": "BO", "target": "Via1"}, {"source": "Via1", "target": "M1"}, {"source": "M1", "target": "Via2"}, {"source": "Via2", "target": "M2"}, {"source": "M2", "target": "Via"}, {"source": "Via", "target": "M3"}, {"source": "M3", "target": "Choke"}, {"source": "Choke", "target": "M4"}, {"source": "M4", "target": "ESD"}, {"source": "ESD", "target": "M5"}, {"source": "M5", "target": "Connector"}, {"source": "Connector", "target": "CABLE"}, {"source": "CABLE", "target": "EXT CONNECTOR"}]}, {"graph": {"interface": "USB2.0", "topology": "USB2.0 M.2 Topology", "signal": "Rx", "maxVias": [], "additionalProperties": [{"material": "Standard Loss (SL)", "totalMaxTraceLength": 304.8, "redriverRetimer": "None", "traceLength": [{"baseName": "BO", "traceLengths": [{"traces": ["BO"], "maxTraceLength": 15.2, "tlineType": ["MS"]}]}, {"baseName": "M1", "traceLengths": [{"traces": ["M1", "M2"], "maxTraceLength": null, "tlineType": ["MS"]}]}, {"baseName": "M2", "traceLengths": [{"traces": ["M1", "M2"], "maxTraceLength": null, "tlineType": ["MS"]}]}, {"baseName": "M3", "traceLengths": [{"traces": ["M3"], "maxTraceLength": 3.8, "tlineType": ["MS"]}]}, {"baseName": "M4", "traceLengths": [{"traces": ["M4"], "maxTraceLength": 12.7, "tlineType": ["MS"]}]}], "pcbStackUp": [{"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 6, "variant": "For DDR5 & LPDDR5x"}], "port": []}]}, "nodes": [{"id": "TX,RX", "category": "Device"}, {"id": "BO", "category": "Trace", "baseName": "BO"}, {"id": "Via1", "category": "Via"}, {"id": "M1", "category": "Trace", "baseName": "M1"}, {"id": "Via2", "category": "Via"}, {"id": "M2", "category": "Trace", "baseName": "M2"}, {"id": "Via", "category": "Via"}, {"id": "M3", "category": "Trace", "baseName": "M3"}, {"id": "Choke", "category": "Device"}, {"id": "M4", "category": "Trace", "baseName": "M4"}, {"id": "M.2 Connector", "category": "Device"}], "links": [{"source": "TX,RX", "target": "BO"}, {"source": "BO", "target": "Via1"}, {"source": "Via1", "target": "M1"}, {"source": "M1", "target": "Via2"}, {"source": "Via2", "target": "M2"}, {"source": "M2", "target": "Via"}, {"source": "Via", "target": "M3"}, {"source": "M3", "target": "Choke"}, {"source": "Choke", "target": "M4"}, {"source": "M4", "target": "M.2 Connector"}]}, {"graph": {"interface": "USB2.0", "topology": "USB2.0 M.2 Topology", "signal": "Tx", "maxVias": [], "additionalProperties": [{"material": "Standard Loss (SL)", "totalMaxTraceLength": 304.8, "redriverRetimer": "None", "traceLength": [{"baseName": "BO", "traceLengths": [{"traces": ["BO"], "maxTraceLength": 15.2, "tlineType": ["MS"]}]}, {"baseName": "M1", "traceLengths": [{"traces": ["M1", "M2"], "maxTraceLength": null, "tlineType": ["MS"]}]}, {"baseName": "M2", "traceLengths": [{"traces": ["M1", "M2"], "maxTraceLength": null, "tlineType": ["MS"]}]}, {"baseName": "M3", "traceLengths": [{"traces": ["M3"], "maxTraceLength": 3.8, "tlineType": ["MS"]}]}, {"baseName": "M4", "traceLengths": [{"traces": ["M4"], "maxTraceLength": 12.7, "tlineType": ["MS"]}]}], "pcbStackUp": [{"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 6, "variant": "For DDR5 & LPDDR5x"}], "port": []}]}, "nodes": [{"id": "TX,RX", "category": "Device"}, {"id": "BO", "category": "Trace", "baseName": "BO"}, {"id": "Via1", "category": "Via"}, {"id": "M1", "category": "Trace", "baseName": "M1"}, {"id": "Via2", "category": "Via"}, {"id": "M2", "category": "Trace", "baseName": "M2"}, {"id": "Via", "category": "Via"}, {"id": "M3", "category": "Trace", "baseName": "M3"}, {"id": "Choke", "category": "Device"}, {"id": "M4", "category": "Trace", "baseName": "M4"}, {"id": "M.2 Connector", "category": "Device"}], "links": [{"source": "TX,RX", "target": "BO"}, {"source": "BO", "target": "Via1"}, {"source": "Via1", "target": "M1"}, {"source": "M1", "target": "Via2"}, {"source": "Via2", "target": "M2"}, {"source": "M2", "target": "Via"}, {"source": "Via", "target": "M3"}, {"source": "M3", "target": "Choke"}, {"source": "Choke", "target": "M4"}, {"source": "M4", "target": "M.2 Connector"}]}, {"graph": {"interface": "USB2.0", "topology": "USB2.0 Type-C Topology", "signal": "Rx", "maxVias": [], "additionalProperties": [{"material": "Standard Loss (SL)", "totalMaxTraceLength": 304.8, "redriverRetimer": "None", "traceLength": [{"baseName": "BO", "traceLengths": [{"traces": ["BO"], "maxTraceLength": 15.2, "tlineType": ["MS"]}]}, {"baseName": "M1", "traceLengths": [{"traces": ["M1", "M2"], "maxTraceLength": null, "tlineType": ["MS"]}]}, {"baseName": "M2", "traceLengths": [{"traces": ["M1", "M2"], "maxTraceLength": null, "tlineType": ["MS"]}]}, {"baseName": "M3", "traceLengths": [{"traces": ["M3"], "maxTraceLength": 3.8, "tlineType": ["MS"]}]}, {"baseName": "M4", "traceLengths": [{"traces": ["M4"], "maxTraceLength": 3.8, "tlineType": ["MS"]}]}, {"baseName": "M5", "traceLengths": [{"traces": ["M5"], "maxTraceLength": 14, "tlineType": ["MS"]}]}, {"baseName": "M6", "traceLengths": [{"traces": ["M6"], "maxTraceLength": 3.6, "tlineType": ["MS"]}]}, {"baseName": "M7", "traceLengths": [{"traces": ["M7"], "maxTraceLength": 3.6, "tlineType": ["MS"]}]}], "pcbStackUp": [{"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 6, "variant": "For DDR5 & LPDDR5x"}], "port": []}]}, "nodes": [{"id": "TX,RX", "category": "Device"}, {"id": "BO", "category": "Trace", "baseName": "BO"}, {"id": "Via1", "category": "Via"}, {"id": "M1", "category": "Trace", "baseName": "M1"}, {"id": "Via2", "category": "Via"}, {"id": "M2", "category": "Trace", "baseName": "M2"}, {"id": "Via", "category": "Via"}, {"id": "M3", "category": "Trace", "baseName": "M3"}, {"id": "CMC", "category": "Capacitor"}, {"id": "M4", "category": "Trace", "baseName": "M4"}, {"id": "ESD", "category": "Device"}, {"id": "M5", "category": "Trace", "baseName": "M5"}, {"id": "M6", "category": "Trace", "baseName": "M6"}, {"id": "VIA3", "category": "Via"}, {"id": "M7", "category": "Trace", "baseName": "M7"}, {"id": "TYPEC CONNECTOR", "category": "Device"}], "links": [{"source": "TX,RX", "target": "BO"}, {"source": "BO", "target": "Via1"}, {"source": "Via1", "target": "M1"}, {"source": "M1", "target": "Via2"}, {"source": "Via2", "target": "M2"}, {"source": "M2", "target": "Via"}, {"source": "Via", "target": "M3"}, {"source": "M3", "target": "CMC"}, {"source": "CMC", "target": "M4"}, {"source": "M4", "target": "ESD"}, {"source": "ESD", "target": "M5"}, {"source": "M5", "target": "M6"}, {"source": "M6", "target": "TYPEC CONNECTOR"}, {"source": "M5", "target": "VIA3"}, {"source": "VIA3", "target": "M7"}, {"source": "M7", "target": "TYPEC CONNECTOR"}]}, {"graph": {"interface": "USB2.0", "topology": "USB2.0 Type-C Topology", "signal": "Tx", "maxVias": [], "additionalProperties": [{"material": "Standard Loss (SL)", "totalMaxTraceLength": 304.8, "redriverRetimer": "None", "traceLength": [{"baseName": "BO", "traceLengths": [{"traces": ["BO"], "maxTraceLength": 15.2, "tlineType": ["MS"]}]}, {"baseName": "M1", "traceLengths": [{"traces": ["M1", "M2"], "maxTraceLength": null, "tlineType": ["MS"]}]}, {"baseName": "M2", "traceLengths": [{"traces": ["M1", "M2"], "maxTraceLength": null, "tlineType": ["MS"]}]}, {"baseName": "M3", "traceLengths": [{"traces": ["M3"], "maxTraceLength": 3.8, "tlineType": ["MS"]}]}, {"baseName": "M4", "traceLengths": [{"traces": ["M4"], "maxTraceLength": 3.8, "tlineType": ["MS"]}]}, {"baseName": "M5", "traceLengths": [{"traces": ["M5"], "maxTraceLength": 14, "tlineType": ["MS"]}]}, {"baseName": "M6", "traceLengths": [{"traces": ["M6"], "maxTraceLength": 3.6, "tlineType": ["MS"]}]}, {"baseName": "M7", "traceLengths": [{"traces": ["M7"], "maxTraceLength": 3.6, "tlineType": ["MS"]}]}], "pcbStackUp": [{"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 6, "variant": "For DDR5 & LPDDR5x"}], "port": []}]}, "nodes": [{"id": "TX,RX", "category": "Device"}, {"id": "BO", "category": "Trace", "baseName": "BO"}, {"id": "Via1", "category": "Via"}, {"id": "M1", "category": "Trace", "baseName": "M1"}, {"id": "Via2", "category": "Via"}, {"id": "M2", "category": "Trace", "baseName": "M2"}, {"id": "Via", "category": "Via"}, {"id": "M3", "category": "Trace", "baseName": "M3"}, {"id": "CMC", "category": "Capacitor"}, {"id": "M4", "category": "Trace", "baseName": "M4"}, {"id": "ESD", "category": "Device"}, {"id": "M5", "category": "Trace", "baseName": "M5"}, {"id": "M6", "category": "Trace", "baseName": "M6"}, {"id": "VIA3", "category": "Via"}, {"id": "M7", "category": "Trace", "baseName": "M7"}, {"id": "TYPEC CONNECTOR", "category": "Device"}], "links": [{"source": "TX,RX", "target": "BO"}, {"source": "BO", "target": "Via1"}, {"source": "Via1", "target": "M1"}, {"source": "M1", "target": "Via2"}, {"source": "Via2", "target": "M2"}, {"source": "M2", "target": "Via"}, {"source": "Via", "target": "M3"}, {"source": "M3", "target": "CMC"}, {"source": "CMC", "target": "M4"}, {"source": "M4", "target": "ESD"}, {"source": "ESD", "target": "M5"}, {"source": "M5", "target": "M6"}, {"source": "M6", "target": "TYPEC CONNECTOR"}, {"source": "M5", "target": "VIA3"}, {"source": "VIA3", "target": "M7"}, {"source": "M7", "target": "TYPEC CONNECTOR"}]}, {"graph": {"interface": "USB2.0", "topology": "USB2.0 Type-C Port with BC1.2 Charger Module / MUX / Power Switch Topology", "signal": "Rx", "maxVias": [], "additionalProperties": [{"material": "Standard Loss (SL)", "totalMaxTraceLength": 254, "redriverRetimer": "None", "traceLength": [{"baseName": "BO", "traceLengths": [{"traces": ["BO"], "maxTraceLength": 15.2, "tlineType": ["MS"]}]}, {"baseName": "M1", "traceLengths": [{"traces": ["M1", "M2"], "maxTraceLength": null, "tlineType": ["MS"]}]}, {"baseName": "M2", "traceLengths": [{"traces": ["M1", "M2"], "maxTraceLength": null, "tlineType": ["MS"]}]}, {"baseName": "M6", "traceLengths": [{"traces": ["M6"], "maxTraceLength": 14, "tlineType": ["MS"]}, {"traces": ["M4", "M5", "M6", "M7 or M4", "M5", "M6", "M8 (M9_charger_len)"], "maxTraceLength": 76.2, "tlineType": ["MS"]}]}, {"baseName": "M7", "traceLengths": [{"traces": ["M7"], "maxTraceLength": 3.6, "tlineType": ["MS"]}]}, {"baseName": "M8", "traceLengths": [{"traces": ["M8"], "maxTraceLength": 3.6, "tlineType": ["MS"]}]}, {"baseName": "M4", "traceLengths": [{"traces": ["M4", "M5", "M6", "M7 or M4", "M5", "M6", "M8 (M9_charger_len)"], "maxTraceLength": 76.2, "tlineType": ["MS"]}]}, {"baseName": "M5", "traceLengths": [{"traces": ["M4", "M5", "M6", "M7 or M4", "M5", "M6", "M8 (M9_charger_len)"], "maxTraceLength": 76.2, "tlineType": ["MS"]}]}], "pcbStackUp": [{"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 6, "variant": "For DDR5 & LPDDR5x"}], "port": []}]}, "nodes": [{"id": "BO", "category": "Trace", "baseName": "BO"}, {"id": "CHOKE ", "category": "Device"}, {"id": "CPU", "category": "Device"}, {"id": "ESD", "category": "Device"}, {"id": "M1", "category": "Trace", "baseName": "M1"}, {"id": "M2", "category": "Trace", "baseName": "M2"}, {"id": "M3", "category": "Trace", "baseName": null}, {"id": "M4", "category": "Trace", "baseName": "M4"}, {"id": "M5", "category": "Trace", "baseName": "M5"}, {"id": "MUX", "category": "Device"}, {"id": "VIA1", "category": "Via"}, {"id": "VIA2", "category": "Via"}, {"id": "VIA3", "category": "Via"}, {"id": "M6", "category": "Trace", "baseName": "M6"}, {"id": "VIA4", "category": "Via"}, {"id": "M7", "category": "Trace", "baseName": "M7"}, {"id": "M8", "category": "Trace", "baseName": "M8"}, {"id": "TYPE-C CONNECTER", "category": "Device"}], "links": [{"source": "CPU", "target": "BO"}, {"source": "BO", "target": "VIA1"}, {"source": "CHOKE ", "target": "M5"}, {"source": "ESD", "target": "M6"}, {"source": "M1", "target": "VIA2"}, {"source": "M2", "target": "VIA3"}, {"source": "M3", "target": "MUX"}, {"source": "M4", "target": "CHOKE "}, {"source": "M5", "target": "ESD"}, {"source": "MUX", "target": "M4"}, {"source": "VIA1", "target": "M1"}, {"source": "VIA2", "target": "M2"}, {"source": "VIA3", "target": "M3"}, {"source": "M6", "target": "VIA4"}, {"source": "VIA4", "target": "M8"}, {"source": "M6", "target": "M7"}, {"source": "M7", "target": "TYPE-C CONNECTER"}, {"source": "M8", "target": "TYPE-C CONNECTER"}]}, {"graph": {"interface": "USB2.0", "topology": "USB2.0 Type-C Port with BC1.2 Charger Module / MUX / Power Switch Topology", "signal": "Tx", "maxVias": [], "additionalProperties": [{"material": "Standard Loss (SL)", "totalMaxTraceLength": 254, "redriverRetimer": "None", "traceLength": [{"baseName": "BO", "traceLengths": [{"traces": ["BO"], "maxTraceLength": 15.2, "tlineType": ["MS"]}]}, {"baseName": "M1", "traceLengths": [{"traces": ["M1", "M2"], "maxTraceLength": null, "tlineType": ["MS"]}]}, {"baseName": "M2", "traceLengths": [{"traces": ["M1", "M2"], "maxTraceLength": null, "tlineType": ["MS"]}]}, {"baseName": "M6", "traceLengths": [{"traces": ["M6"], "maxTraceLength": 14, "tlineType": ["MS"]}, {"traces": ["M4", "M5", "M6", "M7 or M4", "M5", "M6", "M8 (M9_charger_len)"], "maxTraceLength": 76.2, "tlineType": ["MS"]}]}, {"baseName": "M7", "traceLengths": [{"traces": ["M7"], "maxTraceLength": 3.6, "tlineType": ["MS"]}]}, {"baseName": "M8", "traceLengths": [{"traces": ["M8"], "maxTraceLength": 3.6, "tlineType": ["MS"]}]}, {"baseName": "M4", "traceLengths": [{"traces": ["M4", "M5", "M6", "M7 or M4", "M5", "M6", "M8 (M9_charger_len)"], "maxTraceLength": 76.2, "tlineType": ["MS"]}]}, {"baseName": "M5", "traceLengths": [{"traces": ["M4", "M5", "M6", "M7 or M4", "M5", "M6", "M8 (M9_charger_len)"], "maxTraceLength": 76.2, "tlineType": ["MS"]}]}], "pcbStackUp": [{"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 6, "variant": "For DDR5 & LPDDR5x"}], "port": []}]}, "nodes": [{"id": "BO", "category": "Trace", "baseName": "BO"}, {"id": "CHOKE ", "category": "Device"}, {"id": "CPU", "category": "Device"}, {"id": "ESD", "category": "Device"}, {"id": "M1", "category": "Trace", "baseName": "M1"}, {"id": "M2", "category": "Trace", "baseName": "M2"}, {"id": "M3", "category": "Trace", "baseName": null}, {"id": "M4", "category": "Trace", "baseName": "M4"}, {"id": "M5", "category": "Trace", "baseName": "M5"}, {"id": "MUX", "category": "Device"}, {"id": "VIA1", "category": "Via"}, {"id": "VIA2", "category": "Via"}, {"id": "VIA3", "category": "Via"}, {"id": "M6", "category": "Trace", "baseName": "M6"}, {"id": "VIA4", "category": "Via"}, {"id": "M7", "category": "Trace", "baseName": "M7"}, {"id": "M8", "category": "Trace", "baseName": "M8"}, {"id": "TYPE-C CONNECTER", "category": "Device"}], "links": [{"source": "CPU", "target": "BO"}, {"source": "BO", "target": "VIA1"}, {"source": "CHOKE ", "target": "M5"}, {"source": "ESD", "target": "M6"}, {"source": "M1", "target": "VIA2"}, {"source": "M2", "target": "VIA3"}, {"source": "M3", "target": "MUX"}, {"source": "M4", "target": "CHOKE "}, {"source": "M5", "target": "ESD"}, {"source": "MUX", "target": "M4"}, {"source": "VIA1", "target": "M1"}, {"source": "VIA2", "target": "M2"}, {"source": "VIA3", "target": "M3"}, {"source": "M6", "target": "VIA4"}, {"source": "VIA4", "target": "M8"}, {"source": "M6", "target": "M7"}, {"source": "M7", "target": "TYPE-C CONNECTER"}, {"source": "M8", "target": "TYPE-C CONNECTER"}]}, {"graph": {"interface": "USB3.2", "topology": "USB3.2 Gen1x1 External Topology", "signal": "Tx", "maxVias": [{"viaPlacement": "", "viaCount": 3}], "additionalProperties": [{"material": "Standard Loss (SL)", "totalMaxTraceLength": 254, "redriverRetimer": "None", "traceLength": [{"baseName": "BO", "traceLengths": [{"traces": ["BO"], "maxTraceLength": 12.5, "tlineType": ["MS", "DSL"]}]}, {"baseName": "M1", "traceLengths": [{"traces": ["M1"], "maxTraceLength": 216, "tlineType": ["MS", "DSL"]}]}, {"baseName": "M2", "traceLengths": [{"traces": ["M2", "M3", "M4", "M5"], "maxTraceLength": 25.5, "tlineType": ["MS"]}]}, {"baseName": "M3", "traceLengths": [{"traces": ["M2", "M3", "M4", "M5"], "maxTraceLength": 25.5, "tlineType": ["MS"]}]}, {"baseName": "M4", "traceLengths": [{"traces": ["M2", "M3", "M4", "M5"], "maxTraceLength": 25.5, "tlineType": ["MS"]}]}, {"baseName": "M5", "traceLengths": [{"traces": ["M2", "M3", "M4", "M5"], "maxTraceLength": 25.5, "tlineType": ["MS"]}]}], "pcbStackUp": [{"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 6, "variant": "For DDR5 & LPDDR5x"}], "port": []}]}, "nodes": [{"id": "Tx", "category": "Device"}, {"id": "Via1", "category": "Via"}, {"id": "BO", "category": "Trace", "baseName": "BO"}, {"id": "M1", "category": "Trace", "baseName": "M1"}, {"id": "Via2", "category": "Via"}, {"id": "M2", "category": "Trace", "baseName": "M2"}, {"id": "AC Cap", "category": "Capacitor"}, {"id": "M3", "category": "Trace", "baseName": "M3"}, {"id": "CMC", "category": "Inductor"}, {"id": "M4", "category": "Trace", "baseName": "M4"}, {"id": "ESD", "category": "Device"}, {"id": "Via3", "category": "Via"}, {"id": "M5", "category": "Trace", "baseName": "M5"}, {"id": "Type-A Connector", "category": "Device"}], "links": [{"source": "Tx", "target": "Via1"}, {"source": "Via1", "target": "BO"}, {"source": "BO", "target": "M1"}, {"source": "M1", "target": "Via2"}, {"source": "Via2", "target": "M2"}, {"source": "M2", "target": "AC Cap"}, {"source": "AC Cap", "target": "M3"}, {"source": "M3", "target": "CMC"}, {"source": "CMC", "target": "M4"}, {"source": "M4", "target": "ESD"}, {"source": "ESD", "target": "Via3"}, {"source": "Via3", "target": "M5"}, {"source": "M5", "target": "Type-A Connector"}]}, {"graph": {"interface": "USB3.2", "topology": "USB3.2 Gen1x1 External Topology", "signal": "Rx", "maxVias": [{"viaPlacement": "", "viaCount": 3}], "additionalProperties": [{"material": "Standard Loss (SL)", "totalMaxTraceLength": 254, "redriverRetimer": "None", "traceLength": [{"baseName": "BO", "traceLengths": [{"traces": ["BO"], "maxTraceLength": 12.5, "tlineType": ["MS", "DSL"]}]}, {"baseName": "M1", "traceLengths": [{"traces": ["M1"], "maxTraceLength": 216, "tlineType": ["MS", "DSL"]}]}, {"baseName": "M5", "traceLengths": [{"traces": ["M2", "M3", "M4", "M5"], "maxTraceLength": 25.5, "tlineType": ["MS"]}]}], "pcbStackUp": [{"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 6, "variant": "For DDR5 & LPDDR5x"}], "port": []}]}, "nodes": [{"id": "Rx", "category": "Device"}, {"id": "BO", "category": "Trace", "baseName": "BO"}, {"id": "Via1", "category": "Via"}, {"id": "M1", "category": "Trace", "baseName": "M1"}, {"id": "Via2", "category": "Via"}, {"id": "M2+M3+M4", "category": "Trace", "baseName": null}, {"id": "ESD", "category": "Device"}, {"id": "Via3", "category": "Via"}, {"id": "M5", "category": "Trace", "baseName": "M5"}, {"id": "Type-A Connector", "category": "Device"}], "links": [{"source": "Rx", "target": "BO"}, {"source": "BO", "target": "Via1"}, {"source": "Via1", "target": "M1"}, {"source": "M1", "target": "Via2"}, {"source": "Via2", "target": "M2+M3+M4"}, {"source": "M2+M3+M4", "target": "ESD"}, {"source": "ESD", "target": "Via3"}, {"source": "Via3", "target": "M5"}, {"source": "M5", "target": "Type-A Connector"}]}, {"graph": {"interface": "USB3.2", "topology": "USB3.2 Gen1x1 Internal Cable Topology", "signal": "Tx", "maxVias": [{"viaPlacement": "", "viaCount": 3}], "additionalProperties": [{"material": "Standard Loss (SL)", "totalMaxTraceLength": 165.1, "redriverRetimer": "None", "traceLength": [{"baseName": "BO", "traceLengths": [{"traces": ["BO"], "maxTraceLength": 12.5, "tlineType": ["MS", "DSL"]}]}, {"baseName": "M1", "traceLengths": [{"traces": ["M1"], "maxTraceLength": 96.8, "tlineType": ["MS", "DSL"]}]}, {"baseName": "M2", "traceLengths": [{"traces": ["M2"], "maxTraceLength": 5, "tlineType": ["MS"]}]}, {"baseName": "M3", "traceLengths": [{"traces": ["M3", "M4", "M5", "M6"], "maxTraceLength": 50.8, "tlineType": ["MS"]}]}, {"baseName": "M4", "traceLengths": [{"traces": ["M3", "M4", "M5", "M6"], "maxTraceLength": 50.8, "tlineType": ["MS"]}]}, {"baseName": "M5", "traceLengths": [{"traces": ["M3", "M4", "M5", "M6"], "maxTraceLength": 50.8, "tlineType": ["MS"]}]}, {"baseName": "M6", "traceLengths": [{"traces": ["M3", "M4", "M5", "M6"], "maxTraceLength": 50.8, "tlineType": ["MS"]}]}], "pcbStackUp": [{"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 6, "variant": "For DDR5 & LPDDR5x"}], "port": []}]}, "nodes": [{"id": "Tx", "category": "Device"}, {"id": "Via1", "category": "Via"}, {"id": "BO", "category": "Trace", "baseName": "BO"}, {"id": "M1", "category": "Trace", "baseName": "M1"}, {"id": "Via2", "category": "Via"}, {"id": "M2", "category": "Trace", "baseName": "M2"}, {"id": "Cable Assembly", "category": "Cable"}, {"id": "M3", "category": "Trace", "baseName": "M3"}, {"id": "AC Cap", "category": "Capacitor"}, {"id": "M4", "category": "Trace", "baseName": "M4"}, {"id": "CMC", "category": "Inductor"}, {"id": "M5", "category": "Trace", "baseName": "M5"}, {"id": "ESD", "category": "Device"}, {"id": "Via3", "category": "Via"}, {"id": "M6", "category": "Trace", "baseName": "M6"}, {"id": "Type-A Connector", "category": "Device"}], "links": [{"source": "Tx", "target": "Via1"}, {"source": "Via1", "target": "BO"}, {"source": "BO", "target": "M1"}, {"source": "M1", "target": "Via2"}, {"source": "Via2", "target": "M2"}, {"source": "M2", "target": "Cable Assembly"}, {"source": "Cable Assembly", "target": "M3"}, {"source": "M3", "target": "AC Cap"}, {"source": "AC Cap", "target": "M4"}, {"source": "M4", "target": "CMC"}, {"source": "CMC", "target": "M5"}, {"source": "M5", "target": "ESD"}, {"source": "ESD", "target": "Via3"}, {"source": "Via3", "target": "M6"}, {"source": "M6", "target": "Type-A Connector"}]}, {"graph": {"interface": "USB3.2", "topology": "USB3.2 Gen1x1 Internal Cable Topology", "signal": "Rx", "maxVias": [{"viaPlacement": "", "viaCount": 3}], "additionalProperties": [{"material": "Standard Loss (SL)", "totalMaxTraceLength": 165.1, "redriverRetimer": "None", "traceLength": [{"baseName": "BO", "traceLengths": [{"traces": ["BO"], "maxTraceLength": 12.5, "tlineType": ["MS", "DSL"]}]}, {"baseName": "M1", "traceLengths": [{"traces": ["M1"], "maxTraceLength": 96.8, "tlineType": ["MS", "DSL"]}]}, {"baseName": "M2", "traceLengths": [{"traces": ["M2"], "maxTraceLength": 5, "tlineType": ["MS"]}]}, {"baseName": "M6", "traceLengths": [{"traces": ["M3", "M4", "M5", "M6"], "maxTraceLength": 50.8, "tlineType": ["MS"]}]}], "pcbStackUp": [{"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 6, "variant": "For DDR5 & LPDDR5x"}], "port": []}]}, "nodes": [{"id": "Rx", "category": "Device"}, {"id": "BO", "category": "Trace", "baseName": "BO"}, {"id": "Via1", "category": "Via"}, {"id": "M1", "category": "Trace", "baseName": "M1"}, {"id": "Via2", "category": "Via"}, {"id": "M2", "category": "Trace", "baseName": "M2"}, {"id": "Cable Assembly", "category": "Cable"}, {"id": "M3+M4+M5", "category": "Trace", "baseName": null}, {"id": "ESD", "category": "Device"}, {"id": "Via3", "category": "Via"}, {"id": "M6", "category": "Trace", "baseName": "M6"}, {"id": "Type-A Connector", "category": "Device"}], "links": [{"source": "Rx", "target": "BO"}, {"source": "BO", "target": "Via1"}, {"source": "Via1", "target": "M1"}, {"source": "M1", "target": "Via2"}, {"source": "Via2", "target": "M2"}, {"source": "M2", "target": "Cable Assembly"}, {"source": "Cable Assembly", "target": "M3+M4+M5"}, {"source": "M3+M4+M5", "target": "ESD"}, {"source": "ESD", "target": "Via3"}, {"source": "Via3", "target": "M6"}, {"source": "M6", "target": "Type-A Connector"}]}, {"graph": {"interface": "USB3.2", "topology": "USB3.2 Gen1x1 M.2 Topology", "signal": "Tx", "maxVias": [{"viaPlacement": "", "viaCount": 3}], "additionalProperties": [{"material": "Standard Loss (SL)", "totalMaxTraceLength": 254, "redriverRetimer": "None", "traceLength": [{"baseName": "BO", "traceLengths": [{"traces": ["BO"], "maxTraceLength": 12.5, "tlineType": ["MS", "DSL"]}]}, {"baseName": "M1", "traceLengths": [{"traces": ["M1"], "maxTraceLength": 216, "tlineType": ["MS", "DSL"]}]}, {"baseName": "M2", "traceLengths": [{"traces": ["M2", "M3", "M4", "M5"], "maxTraceLength": 25.5, "tlineType": ["MS"]}]}, {"baseName": "M3", "traceLengths": [{"traces": ["M2", "M3", "M4", "M5"], "maxTraceLength": 25.5, "tlineType": ["MS"]}]}, {"baseName": "M4", "traceLengths": [{"traces": ["M2", "M3", "M4", "M5"], "maxTraceLength": 25.5, "tlineType": ["MS"]}]}, {"baseName": "M5", "traceLengths": [{"traces": ["M2", "M3", "M4", "M5"], "maxTraceLength": 25.5, "tlineType": ["MS"]}]}], "pcbStackUp": [{"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 6, "variant": "For DDR5 & LPDDR5x"}], "port": []}]}, "nodes": [{"id": "Tx", "category": "Device"}, {"id": "Via1", "category": "Via"}, {"id": "BO", "category": "Trace", "baseName": "BO"}, {"id": "M1", "category": "Trace", "baseName": "M1"}, {"id": "Via2", "category": "Via"}, {"id": "M2", "category": "Trace", "baseName": "M2"}, {"id": "AC Cap", "category": "Capacitor"}, {"id": "M3", "category": "Trace", "baseName": "M3"}, {"id": "CMC", "category": "Inductor"}, {"id": "M4", "category": "Trace", "baseName": "M4"}, {"id": "ESD", "category": "Device"}, {"id": "Via3", "category": "Via"}, {"id": "M5", "category": "Trace", "baseName": "M5"}, {"id": "M.2 Connector", "category": "Device"}], "links": [{"source": "Tx", "target": "Via1"}, {"source": "Via1", "target": "BO"}, {"source": "BO", "target": "M1"}, {"source": "M1", "target": "Via2"}, {"source": "Via2", "target": "M2"}, {"source": "M2", "target": "AC Cap"}, {"source": "AC Cap", "target": "M3"}, {"source": "M3", "target": "CMC"}, {"source": "CMC", "target": "M4"}, {"source": "M4", "target": "ESD"}, {"source": "ESD", "target": "Via3"}, {"source": "Via3", "target": "M5"}, {"source": "M5", "target": "M.2 Connector"}]}, {"graph": {"interface": "USB3.2", "topology": "USB3.2 Gen1x1 M.2 Topology", "signal": "Rx", "maxVias": [{"viaPlacement": "", "viaCount": 3}], "additionalProperties": [{"material": "Standard Loss (SL)", "totalMaxTraceLength": 254, "redriverRetimer": "None", "traceLength": [{"baseName": "BO", "traceLengths": [{"traces": ["BO"], "maxTraceLength": 12.5, "tlineType": ["MS", "DSL"]}]}, {"baseName": "M1", "traceLengths": [{"traces": ["M1"], "maxTraceLength": 216, "tlineType": ["MS", "DSL"]}]}, {"baseName": "M5", "traceLengths": [{"traces": ["M2", "M3", "M4", "M5"], "maxTraceLength": 25.5, "tlineType": ["MS"]}]}], "pcbStackUp": [{"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 6, "variant": "For DDR5 & LPDDR5x"}], "port": []}]}, "nodes": [{"id": "Rx", "category": "Device"}, {"id": "BO", "category": "Trace", "baseName": "BO"}, {"id": "Via1", "category": "Via"}, {"id": "M1", "category": "Trace", "baseName": "M1"}, {"id": "Via2", "category": "Via"}, {"id": "M2+M3+M4", "category": "Trace", "baseName": null}, {"id": "ESD", "category": "Device"}, {"id": "Via3", "category": "Via"}, {"id": "M5", "category": "Trace", "baseName": "M5"}, {"id": "M.2 Connector", "category": "Device"}], "links": [{"source": "Rx", "target": "BO"}, {"source": "BO", "target": "Via1"}, {"source": "Via1", "target": "M1"}, {"source": "M1", "target": "Via2"}, {"source": "Via2", "target": "M2+M3+M4"}, {"source": "M2+M3+M4", "target": "ESD"}, {"source": "ESD", "target": "Via3"}, {"source": "Via3", "target": "M5"}, {"source": "M5", "target": "M.2 Connector"}]}, {"graph": {"interface": "USB3.2", "topology": "USB3.2 Gen2x1 External Topology", "signal": "Tx", "maxVias": [{"viaPlacement": "", "viaCount": 3}], "additionalProperties": [{"material": "Standard Loss (SL)", "totalMaxTraceLength": 101, "redriverRetimer": "None", "traceLength": [{"baseName": "BO", "traceLengths": [{"traces": ["BO"], "maxTraceLength": 12.5, "tlineType": ["MS", "DSL"]}]}, {"baseName": "M1", "traceLengths": [{"traces": ["M1"], "maxTraceLength": 63, "tlineType": ["MS", "DSL"]}]}, {"baseName": "M2", "traceLengths": [{"traces": ["M2", "M3", "M4", "M5"], "maxTraceLength": 25.5, "tlineType": ["MS"]}]}, {"baseName": "M3", "traceLengths": [{"traces": ["M2", "M3", "M4", "M5"], "maxTraceLength": 25.5, "tlineType": ["MS"]}]}, {"baseName": "M4", "traceLengths": [{"traces": ["M2", "M3", "M4", "M5"], "maxTraceLength": 25.5, "tlineType": ["MS"]}]}, {"baseName": "M5", "traceLengths": [{"traces": ["M2", "M3", "M4", "M5"], "maxTraceLength": 25.5, "tlineType": ["MS"]}]}], "pcbStackUp": [{"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 6, "variant": "For DDR5 & LPDDR5x"}], "port": []}]}, "nodes": [{"id": "Tx", "category": "Device"}, {"id": "Via1", "category": "Via"}, {"id": "BO", "category": "Trace", "baseName": "BO"}, {"id": "M1", "category": "Trace", "baseName": "M1"}, {"id": "Via2", "category": "Via"}, {"id": "M2", "category": "Trace", "baseName": "M2"}, {"id": "AC Cap", "category": "Capacitor"}, {"id": "M3", "category": "Trace", "baseName": "M3"}, {"id": "CMC", "category": "Inductor"}, {"id": "M4", "category": "Trace", "baseName": "M4"}, {"id": "ESD", "category": "Device"}, {"id": "Via3", "category": "Via"}, {"id": "M5", "category": "Trace", "baseName": "M5"}, {"id": "Type-A Connector", "category": "Device"}], "links": [{"source": "Tx", "target": "Via1"}, {"source": "Via1", "target": "BO"}, {"source": "BO", "target": "M1"}, {"source": "M1", "target": "Via2"}, {"source": "Via2", "target": "M2"}, {"source": "M2", "target": "AC Cap"}, {"source": "AC Cap", "target": "M3"}, {"source": "M3", "target": "CMC"}, {"source": "CMC", "target": "M4"}, {"source": "M4", "target": "ESD"}, {"source": "ESD", "target": "Via3"}, {"source": "Via3", "target": "M5"}, {"source": "M5", "target": "Type-A Connector"}]}, {"graph": {"interface": "USB3.2", "topology": "USB3.2 Gen2x1 External Topology", "signal": "Rx", "maxVias": [{"viaPlacement": "", "viaCount": 3}], "additionalProperties": [{"material": "Standard Loss (SL)", "totalMaxTraceLength": 101, "redriverRetimer": "None", "traceLength": [{"baseName": "BO", "traceLengths": [{"traces": ["BO"], "maxTraceLength": 12.5, "tlineType": ["MS", "DSL"]}]}, {"baseName": "M1", "traceLengths": [{"traces": ["M1"], "maxTraceLength": 63, "tlineType": ["MS", "DSL"]}]}, {"baseName": "M5", "traceLengths": [{"traces": ["M2", "M3", "M4", "M5"], "maxTraceLength": 25.5, "tlineType": ["MS"]}]}], "pcbStackUp": [{"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 6, "variant": "For DDR5 & LPDDR5x"}], "port": []}]}, "nodes": [{"id": "Rx", "category": "Device"}, {"id": "BO", "category": "Trace", "baseName": "BO"}, {"id": "Via1", "category": "Via"}, {"id": "M1", "category": "Trace", "baseName": "M1"}, {"id": "Via2", "category": "Via"}, {"id": "M2+M3+M4", "category": "Trace", "baseName": null}, {"id": "ESD", "category": "Device"}, {"id": "Via3", "category": "Via"}, {"id": "M5", "category": "Trace", "baseName": "M5"}, {"id": "Type-A Connector", "category": "Device"}], "links": [{"source": "Rx", "target": "BO"}, {"source": "BO", "target": "Via1"}, {"source": "Via1", "target": "M1"}, {"source": "M1", "target": "Via2"}, {"source": "Via2", "target": "M2+M3+M4"}, {"source": "M2+M3+M4", "target": "ESD"}, {"source": "ESD", "target": "Via3"}, {"source": "Via3", "target": "M5"}, {"source": "M5", "target": "Type-A Connector"}]}, {"graph": {"interface": "USB3.2", "topology": "USB3.2 Gen2x1 External With Retimer Topology", "signal": "Tx", "maxVias": [{"viaPlacement": "Pre-Channel", "viaCount": 0}, {"viaPlacement": "Post-Channel", "viaCount": 0}], "additionalProperties": [{"material": "Standard Loss (SL)", "redriverRetimer": "None", "traceLength": [{"baseName": "BO", "traceLengths": [{"traces": ["BO"], "maxTraceLength": 0, "tlineType": ["MS", "DSL"]}]}, {"baseName": "M1", "traceLengths": [{"traces": ["M1", "M2"], "maxTraceLength": 0, "tlineType": ["MS", "DSL"]}]}, {"baseName": "M2", "traceLengths": [{"traces": ["M1", "M2"], "maxTraceLength": 0, "tlineType": ["MS", "DSL"]}]}, {"baseName": "M3", "traceLengths": [{"traces": ["M3", "M4"], "maxTraceLength": 0, "tlineType": ["MS"]}]}, {"baseName": "M4", "traceLengths": [{"traces": ["M3", "M4"], "maxTraceLength": 0, "tlineType": ["MS"]}]}, {"baseName": "M5", "traceLengths": [{"traces": ["M5", "M6"], "maxTraceLength": 0, "tlineType": ["MS", "DSL"]}]}, {"baseName": "M6", "traceLengths": [{"traces": ["M5", "M6"], "maxTraceLength": 0, "tlineType": ["MS", "DSL"]}]}, {"baseName": "M7", "traceLengths": [{"traces": ["M7", "M8", "M9", "M10 / M11", "M12"], "maxTraceLength": 0, "tlineType": ["MS"]}]}, {"baseName": "M8", "traceLengths": [{"traces": ["M7", "M8", "M9", "M10 / M11", "M12"], "maxTraceLength": 0, "tlineType": ["MS"]}]}, {"baseName": "M9", "traceLengths": [{"traces": ["M7", "M8", "M9", "M10 / M11", "M12"], "maxTraceLength": 0, "tlineType": ["MS"]}]}], "pcbStackUp": [{"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 6, "variant": "For DDR5 & LPDDR5x"}], "port": []}]}, "nodes": [{"id": "Tx", "category": "Device"}, {"id": "Via1", "category": "Via"}, {"id": "BO", "category": "Trace", "baseName": "BO"}, {"id": "M1", "category": "Trace", "baseName": "M1"}, {"id": "Via2", "category": "Via"}, {"id": "M2", "category": "Trace", "baseName": "M2"}, {"id": "Via3", "category": "Via"}, {"id": "M3", "category": "Trace", "baseName": "M3"}, {"id": "Pre-Cap", "category": "Capacitor"}, {"id": "M4", "category": "Trace", "baseName": "M4"}, {"id": "Re-timer", "category": "Device"}, {"id": "M5", "category": "Trace", "baseName": "M5"}, {"id": "Via4", "category": "Via"}, {"id": "M6", "category": "Trace", "baseName": "M6"}, {"id": "Via5", "category": "Via"}, {"id": "M7", "category": "Trace", "baseName": "M7"}, {"id": "AC Cap", "category": "Capacitor"}, {"id": "M8", "category": "Trace", "baseName": "M8"}, {"id": "CMC", "category": "Inductor"}, {"id": "M9", "category": "Trace", "baseName": "M9"}, {"id": "ESD", "category": "Device"}, {"id": "Via6", "category": "Via"}, {"id": "M10", "category": "Trace", "baseName": null}, {"id": "Type-A Connector", "category": "Device"}], "links": [{"source": "Tx", "target": "Via1"}, {"source": "Via1", "target": "BO"}, {"source": "BO", "target": "M1"}, {"source": "M1", "target": "Via2"}, {"source": "Via2", "target": "M2"}, {"source": "M2", "target": "Via3"}, {"source": "Via3", "target": "M3"}, {"source": "M3", "target": "Pre-Cap"}, {"source": "Pre-Cap", "target": "M4"}, {"source": "M4", "target": "Re-timer"}, {"source": "Re-timer", "target": "M5"}, {"source": "M5", "target": "Via4"}, {"source": "Via4", "target": "M6"}, {"source": "M6", "target": "Via5"}, {"source": "Via5", "target": "M7"}, {"source": "M7", "target": "AC Cap"}, {"source": "AC Cap", "target": "M8"}, {"source": "M8", "target": "CMC"}, {"source": "CMC", "target": "M9"}, {"source": "M9", "target": "ESD"}, {"source": "ESD", "target": "Via6"}, {"source": "Via6", "target": "M10"}, {"source": "M10", "target": "Type-A Connector"}]}, {"graph": {"interface": "USB3.2", "topology": "USB3.2 Gen2x1 External With Retimer Topology", "signal": "Rx", "maxVias": [{"viaPlacement": "Pre-Channel", "viaCount": 0}, {"viaPlacement": "Post-Channel", "viaCount": 0}], "additionalProperties": [{"material": "Standard Loss (SL)", "redriverRetimer": "None", "traceLength": [{"baseName": "BO", "traceLengths": [{"traces": ["BO"], "maxTraceLength": 0, "tlineType": ["MS", "DSL"]}]}, {"baseName": "M1", "traceLengths": [{"traces": ["M1", "M2"], "maxTraceLength": 0, "tlineType": ["MS", "DSL"]}]}, {"baseName": "M2", "traceLengths": [{"traces": ["M1", "M2"], "maxTraceLength": 0, "tlineType": ["MS", "DSL"]}]}, {"baseName": "M3", "traceLengths": [{"traces": ["M3", "M4"], "maxTraceLength": 0, "tlineType": ["MS"]}]}, {"baseName": "M4", "traceLengths": [{"traces": ["M3", "M4"], "maxTraceLength": 0, "tlineType": ["MS"]}]}, {"baseName": "M5", "traceLengths": [{"traces": ["M5", "M6"], "maxTraceLength": 0, "tlineType": ["MS", "DSL"]}]}, {"baseName": "M6", "traceLengths": [{"traces": ["M5", "M6"], "maxTraceLength": 0, "tlineType": ["MS", "DSL"]}]}, {"baseName": "M12", "traceLengths": [{"traces": ["M7", "M8", "M9", "M10 / M11", "M12"], "maxTraceLength": 0, "tlineType": ["MS"]}]}], "pcbStackUp": [{"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 6, "variant": "For DDR5 & LPDDR5x"}], "port": []}]}, "nodes": [{"id": "Rx", "category": "Device"}, {"id": "BO", "category": "Trace", "baseName": "BO"}, {"id": "Via1", "category": "Via"}, {"id": "M1", "category": "Trace", "baseName": "M1"}, {"id": "Via2", "category": "Via"}, {"id": "M2", "category": "Trace", "baseName": "M2"}, {"id": "Via3", "category": "Via"}, {"id": "M3", "category": "Trace", "baseName": "M3"}, {"id": "Pre-Cap", "category": "Capacitor"}, {"id": "M4", "category": "Trace", "baseName": "M4"}, {"id": "Re-timer", "category": "Device"}, {"id": "M5", "category": "Trace", "baseName": "M5"}, {"id": "Via4", "category": "Via"}, {"id": "M6", "category": "Trace", "baseName": "M6"}, {"id": "Via5", "category": "Via"}, {"id": "M11", "category": "Trace", "baseName": null}, {"id": "ESD", "category": "Device"}, {"id": "Via6", "category": "Via"}, {"id": "M12", "category": "Trace", "baseName": "M12"}, {"id": "Type-A Connector", "category": "Device"}], "links": [{"source": "Rx", "target": "BO"}, {"source": "BO", "target": "Via1"}, {"source": "Via1", "target": "M1"}, {"source": "M1", "target": "Via2"}, {"source": "Via2", "target": "M2"}, {"source": "M2", "target": "Via3"}, {"source": "Via3", "target": "M3"}, {"source": "M3", "target": "Pre-Cap"}, {"source": "Pre-Cap", "target": "M4"}, {"source": "M4", "target": "Re-timer"}, {"source": "Re-timer", "target": "M5"}, {"source": "M5", "target": "Via4"}, {"source": "Via4", "target": "M6"}, {"source": "M6", "target": "Via5"}, {"source": "Via5", "target": "M11"}, {"source": "M11", "target": "ESD"}, {"source": "ESD", "target": "Via6"}, {"source": "Via6", "target": "M12"}, {"source": "M12", "target": "Type-A Connector"}]}, {"graph": {"interface": "USB3.2", "topology": "USB3.2 Gen2x1, Gen1x1 External With Redriver Topology", "signal": "Tx", "maxVias": [{"viaPlacement": "Pre-Channel", "viaCount": 0}, {"viaPlacement": "Post-Channel", "viaCount": 0}], "additionalProperties": [{"material": "Standard Loss (SL)", "redriverRetimer": "None", "traceLength": [{"baseName": "BO", "traceLengths": [{"traces": ["BO"], "maxTraceLength": 0, "tlineType": ["MS", "DSL"]}]}, {"baseName": "M1", "traceLengths": [{"traces": ["M1"], "maxTraceLength": 0, "tlineType": ["MS", "DSL"]}]}, {"baseName": "M2", "traceLengths": [{"traces": ["M2", "M3"], "maxTraceLength": 0, "tlineType": ["MS"]}]}, {"baseName": "M3", "traceLengths": [{"traces": ["M2", "M3"], "maxTraceLength": 0, "tlineType": ["MS"]}]}, {"baseName": "M4", "traceLengths": [{"traces": ["M4", "M5", "M6", "M7 / M8", "M9"], "maxTraceLength": 0, "tlineType": ["MS"]}]}, {"baseName": "M5", "traceLengths": [{"traces": ["M4", "M5", "M6", "M7 / M8", "M9"], "maxTraceLength": 0, "tlineType": ["MS"]}]}, {"baseName": "M6", "traceLengths": [{"traces": ["M4", "M5", "M6", "M7 / M8", "M9"], "maxTraceLength": 0, "tlineType": ["MS"]}]}], "pcbStackUp": [{"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 6, "variant": "For DDR5 & LPDDR5x"}], "port": []}]}, "nodes": [{"id": "Tx", "category": "Device"}, {"id": "Via1", "category": "Via"}, {"id": "BO", "category": "Trace", "baseName": "BO"}, {"id": "M1", "category": "Trace", "baseName": "M1"}, {"id": "Via2", "category": "Via"}, {"id": "M2", "category": "Trace", "baseName": "M2"}, {"id": "Pre-Cap", "category": "Capacitor"}, {"id": "M3", "category": "Trace", "baseName": "M3"}, {"id": "Re-driver", "category": "Device"}, {"id": "M4", "category": "Trace", "baseName": "M4"}, {"id": "Post-Cap", "category": "Capacitor"}, {"id": "M5", "category": "Trace", "baseName": "M5"}, {"id": "CMC", "category": "Inductor"}, {"id": "M6", "category": "Trace", "baseName": "M6"}, {"id": "ESD", "category": "Device"}, {"id": "Via3", "category": "Via"}, {"id": "M7", "category": "Trace", "baseName": null}, {"id": "Type-A Connector", "category": "Device"}], "links": [{"source": "Tx", "target": "Via1"}, {"source": "Via1", "target": "BO"}, {"source": "BO", "target": "M1"}, {"source": "M1", "target": "Via2"}, {"source": "Via2", "target": "M2"}, {"source": "M2", "target": "Pre-Cap"}, {"source": "Pre-Cap", "target": "M3"}, {"source": "M3", "target": "Re-driver"}, {"source": "Re-driver", "target": "M4"}, {"source": "M4", "target": "Post-Cap"}, {"source": "Post-Cap", "target": "M5"}, {"source": "M5", "target": "CMC"}, {"source": "CMC", "target": "M6"}, {"source": "M6", "target": "ESD"}, {"source": "ESD", "target": "Via3"}, {"source": "Via3", "target": "M7"}, {"source": "M7", "target": "Type-A Connector"}]}, {"graph": {"interface": "USB3.2", "topology": "USB3.2 Gen2x1, Gen1x1 External With Redriver Topology", "signal": "Rx", "maxVias": [{"viaPlacement": "Pre-Channel", "viaCount": 0}, {"viaPlacement": "Post-Channel", "viaCount": 0}], "additionalProperties": [{"material": "Standard Loss (SL)", "redriverRetimer": "None", "traceLength": [{"baseName": "BO", "traceLengths": [{"traces": ["BO"], "maxTraceLength": 0, "tlineType": ["MS", "DSL"]}]}, {"baseName": "M1", "traceLengths": [{"traces": ["M1"], "maxTraceLength": 0, "tlineType": ["MS", "DSL"]}]}, {"baseName": "M2", "traceLengths": [{"traces": ["M2", "M3"], "maxTraceLength": 0, "tlineType": ["MS"]}]}, {"baseName": "M3", "traceLengths": [{"traces": ["M2", "M3"], "maxTraceLength": 0, "tlineType": ["MS"]}]}, {"baseName": "M9", "traceLengths": [{"traces": ["M4", "M5", "M6", "M7 / M8", "M9"], "maxTraceLength": 0, "tlineType": ["MS"]}]}], "pcbStackUp": [{"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 6, "variant": "For DDR5 & LPDDR5x"}], "port": []}]}, "nodes": [{"id": "Rx", "category": "Device"}, {"id": "BO", "category": "Trace", "baseName": "BO"}, {"id": "Via1", "category": "Via"}, {"id": "M1", "category": "Trace", "baseName": "M1"}, {"id": "Via2", "category": "Via"}, {"id": "M2", "category": "Trace", "baseName": "M2"}, {"id": "Pre-Cap", "category": "Capacitor"}, {"id": "M3", "category": "Trace", "baseName": "M3"}, {"id": "Re-driver", "category": "Device"}, {"id": "M8", "category": "Trace", "baseName": null}, {"id": "ESD", "category": "Device"}, {"id": "Via3", "category": "Via"}, {"id": "M9", "category": "Trace", "baseName": "M9"}, {"id": "Type-A Connector", "category": "Device"}], "links": [{"source": "Rx", "target": "BO"}, {"source": "BO", "target": "Via1"}, {"source": "Via1", "target": "M1"}, {"source": "M1", "target": "Via2"}, {"source": "Via2", "target": "M2"}, {"source": "M2", "target": "Pre-Cap"}, {"source": "Pre-Cap", "target": "M3"}, {"source": "M3", "target": "Re-driver"}, {"source": "Re-driver", "target": "M8"}, {"source": "M8", "target": "ESD"}, {"source": "ESD", "target": "Via3"}, {"source": "Via3", "target": "M9"}, {"source": "M9", "target": "Type-A Connector"}]}, {"graph": {"interface": "USB3.2", "topology": "USB3.2 Gen2x1, Gen1x1 Internal Cable With Redriver Topology", "signal": "Tx", "maxVias": [{"viaPlacement": "Pre-Channel", "viaCount": 0}, {"viaPlacement": "Post-Channel", "viaCount": 0}], "additionalProperties": [{"material": "Standard Loss (SL)", "redriverRetimer": "None", "traceLength": [{"baseName": "BO", "traceLengths": [{"traces": ["BO"], "maxTraceLength": 0, "tlineType": ["MS", "DSL"]}]}, {"baseName": "M1", "traceLengths": [{"traces": ["M1"], "maxTraceLength": 0, "tlineType": ["MS", "DSL"]}]}, {"baseName": "M2", "traceLengths": [{"traces": ["M2"], "maxTraceLength": 0, "tlineType": ["MS"]}]}, {"baseName": "M3", "traceLengths": [{"traces": ["M3", "M4"], "maxTraceLength": 0, "tlineType": ["MS"]}]}, {"baseName": "M4", "traceLengths": [{"traces": ["M3", "M4"], "maxTraceLength": 0, "tlineType": ["MS"]}]}, {"baseName": "M5", "traceLengths": [{"traces": ["M5", "M6", "M7", "M8 / M9", "M10"], "maxTraceLength": 0, "tlineType": ["MS"]}]}, {"baseName": "M6", "traceLengths": [{"traces": ["M5", "M6", "M7", "M8 / M9", "M10"], "maxTraceLength": 0, "tlineType": ["MS"]}]}, {"baseName": "M7", "traceLengths": [{"traces": ["M5", "M6", "M7", "M8 / M9", "M10"], "maxTraceLength": 0, "tlineType": ["MS"]}]}], "pcbStackUp": [{"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 6, "variant": "For DDR5 & LPDDR5x"}], "port": []}]}, "nodes": [{"id": "Tx", "category": "Device"}, {"id": "Via1", "category": "Via"}, {"id": "BO", "category": "Trace", "baseName": "BO"}, {"id": "M1", "category": "Trace", "baseName": "M1"}, {"id": "Via2", "category": "Via"}, {"id": "M2", "category": "Trace", "baseName": "M2"}, {"id": "Cable Assembly", "category": "Cable"}, {"id": "M3", "category": "Trace", "baseName": "M3"}, {"id": "Pre-Cap", "category": "Capacitor"}, {"id": "M4", "category": "Trace", "baseName": "M4"}, {"id": "Re-driver", "category": "Device"}, {"id": "M5", "category": "Trace", "baseName": "M5"}, {"id": "Post-Cap", "category": "Capacitor"}, {"id": "M6", "category": "Trace", "baseName": "M6"}, {"id": "CMC", "category": "Inductor"}, {"id": "M7", "category": "Trace", "baseName": "M7"}, {"id": "ESD", "category": "Device"}, {"id": "Via3", "category": "Via"}, {"id": "M8", "category": "Trace", "baseName": null}, {"id": "Type-A Connector", "category": "Device"}], "links": [{"source": "Tx", "target": "Via1"}, {"source": "Via1", "target": "BO"}, {"source": "BO", "target": "M1"}, {"source": "M1", "target": "Via2"}, {"source": "Via2", "target": "M2"}, {"source": "M2", "target": "Cable Assembly"}, {"source": "Cable Assembly", "target": "M3"}, {"source": "M3", "target": "Pre-Cap"}, {"source": "Pre-Cap", "target": "M4"}, {"source": "M4", "target": "Re-driver"}, {"source": "Re-driver", "target": "M5"}, {"source": "M5", "target": "Post-Cap"}, {"source": "Post-Cap", "target": "M6"}, {"source": "M6", "target": "CMC"}, {"source": "CMC", "target": "M7"}, {"source": "M7", "target": "ESD"}, {"source": "ESD", "target": "Via3"}, {"source": "Via3", "target": "M8"}, {"source": "M8", "target": "Type-A Connector"}]}, {"graph": {"interface": "USB3.2", "topology": "USB3.2 Gen2x1, Gen1x1 Internal Cable With Redriver Topology", "signal": "Rx", "maxVias": [{"viaPlacement": "Pre-Channel", "viaCount": 0}, {"viaPlacement": "Post-Channel", "viaCount": 0}], "additionalProperties": [{"material": "Standard Loss (SL)", "redriverRetimer": "None", "traceLength": [{"baseName": "BO", "traceLengths": [{"traces": ["BO"], "maxTraceLength": 0, "tlineType": ["MS", "DSL"]}]}, {"baseName": "M1", "traceLengths": [{"traces": ["M1"], "maxTraceLength": 0, "tlineType": ["MS", "DSL"]}]}, {"baseName": "M2", "traceLengths": [{"traces": ["M2"], "maxTraceLength": 0, "tlineType": ["MS"]}]}, {"baseName": "M3", "traceLengths": [{"traces": ["M3", "M4"], "maxTraceLength": 0, "tlineType": ["MS"]}]}, {"baseName": "M4", "traceLengths": [{"traces": ["M3", "M4"], "maxTraceLength": 0, "tlineType": ["MS"]}]}, {"baseName": "M10", "traceLengths": [{"traces": ["M5", "M6", "M7", "M8 / M9", "M10"], "maxTraceLength": 0, "tlineType": ["MS"]}]}], "pcbStackUp": [{"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 6, "variant": "For DDR5 & LPDDR5x"}], "port": []}]}, "nodes": [{"id": "Rx", "category": "Device"}, {"id": "BO", "category": "Trace", "baseName": "BO"}, {"id": "Via1", "category": "Via"}, {"id": "M1", "category": "Trace", "baseName": "M1"}, {"id": "Via2", "category": "Via"}, {"id": "M2", "category": "Trace", "baseName": "M2"}, {"id": "Cable Assembly", "category": "Cable"}, {"id": "M3", "category": "Trace", "baseName": "M3"}, {"id": "Pre-Cap", "category": "Capacitor"}, {"id": "M4", "category": "Trace", "baseName": "M4"}, {"id": "Re-driver", "category": "Device"}, {"id": "M9", "category": "Trace", "baseName": null}, {"id": "ESD", "category": "Device"}, {"id": "Via3", "category": "Via"}, {"id": "M10", "category": "Trace", "baseName": "M10"}, {"id": "Type-A Connector", "category": "Device"}], "links": [{"source": "Rx", "target": "BO"}, {"source": "BO", "target": "Via1"}, {"source": "Via1", "target": "M1"}, {"source": "M1", "target": "Via2"}, {"source": "Via2", "target": "M2"}, {"source": "M2", "target": "Cable Assembly"}, {"source": "Cable Assembly", "target": "M3"}, {"source": "M3", "target": "Pre-Cap"}, {"source": "Pre-Cap", "target": "M4"}, {"source": "M4", "target": "Re-driver"}, {"source": "Re-driver", "target": "M9"}, {"source": "M9", "target": "ESD"}, {"source": "ESD", "target": "Via3"}, {"source": "Via3", "target": "M10"}, {"source": "M10", "target": "Type-A Connector"}]}, {"graph": {"interface": "UFS", "topology": "UFS Gear 4 Device Down Topology", "signal": "Tx", "maxVias": [{"viaPlacement": "Total Channel", "viaCount": 2}, {"viaPlacement": "", "viaCount": 1}], "additionalProperties": [{"material": "Standard Loss (SL)", "totalMaxTraceLength": 114.3, "redriverRetimer": "None", "traceLength": [{"baseName": "BO", "traceLengths": [{"traces": ["BO"], "maxTraceLength": 12.7, "tlineType": ["DSL"]}]}, {"baseName": "M1", "traceLengths": [{"traces": ["M1"], "maxTraceLength": null, "tlineType": ["DSL"]}]}, {"baseName": "M2", "traceLengths": [{"traces": ["M2", "M3"], "maxTraceLength": 25, "tlineType": ["MS", "DSL"]}]}, {"baseName": "M3", "traceLengths": [{"traces": ["M2", "M3"], "maxTraceLength": 25, "tlineType": ["MS", "DSL"]}]}], "pcbStackUp": [{"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 6, "variant": "For DDR5 & LPDDR5x"}], "port": []}]}, "nodes": [{"id": "Tx", "category": "Device"}, {"id": "BO", "category": "Trace", "baseName": "BO"}, {"id": "M1", "category": "Trace", "baseName": "M1"}, {"id": "M2", "category": "Trace", "baseName": "M2"}, {"id": "CMC", "category": "Device"}, {"id": "M3", "category": "Trace", "baseName": "M3"}, {"id": "Rx", "category": "Device"}], "links": [{"source": "Tx", "target": "BO"}, {"source": "BO", "target": "M1"}, {"source": "M1", "target": "M2"}, {"source": "M2", "target": "CMC"}, {"source": "CMC", "target": "M3"}, {"source": "M3", "target": "Rx"}]}, {"graph": {"interface": "UFS", "topology": "UFS Gear 4 Device Down Topology", "signal": "Rx", "maxVias": [{"viaPlacement": "Total Channel", "viaCount": 2}, {"viaPlacement": "", "viaCount": 1}], "additionalProperties": [{"material": "Standard Loss (SL)", "totalMaxTraceLength": 114.3, "redriverRetimer": "None", "traceLength": [{"baseName": "BO", "traceLengths": [{"traces": ["BO"], "maxTraceLength": 12.7, "tlineType": ["DSL"]}]}, {"baseName": "M1", "traceLengths": [{"traces": ["M1"], "maxTraceLength": null, "tlineType": ["DSL"]}]}], "pcbStackUp": [{"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 6, "variant": "For DDR5 & LPDDR5x"}], "port": []}]}, "nodes": [{"id": "Rx", "category": "Device"}, {"id": "BO", "category": "Trace", "baseName": "BO"}, {"id": "M1", "category": "Trace", "baseName": "M1"}, {"id": "M2+M3", "category": "Trace", "baseName": null}, {"id": "Tx", "category": "Device"}], "links": [{"source": "Rx", "target": "BO"}, {"source": "BO", "target": "M1"}, {"source": "M1", "target": "M2+M3"}, {"source": "M2+M3", "target": "Tx"}]}, {"graph": {"interface": "UFS", "topology": "UFS Gear 4 M.2 Topology", "signal": "Tx", "maxVias": [{"viaPlacement": "Total Channel", "viaCount": 2}], "additionalProperties": [{"material": "Standard Loss (SL)", "totalMaxTraceLength": 101.6, "redriverRetimer": "None", "traceLength": [{"baseName": "BO", "traceLengths": [{"traces": ["BO"], "maxTraceLength": 12.7, "tlineType": ["DSL"]}]}, {"baseName": "M1", "traceLengths": [{"traces": ["M1"], "maxTraceLength": null, "tlineType": ["DSL"]}]}, {"baseName": "M2", "traceLengths": [{"traces": ["M2", "M3"], "maxTraceLength": 25, "tlineType": ["MS", "DSL"]}]}, {"baseName": "M3", "traceLengths": [{"traces": ["M2", "M3"], "maxTraceLength": 25, "tlineType": ["MS", "DSL"]}]}], "pcbStackUp": [{"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 6, "variant": "For DDR5 & LPDDR5x"}], "port": []}]}, "nodes": [{"id": "TX", "category": "Device"}, {"id": "BO", "category": "Trace", "baseName": "BO"}, {"id": "M1", "category": "Trace", "baseName": "M1"}, {"id": "M2", "category": "Trace", "baseName": "M2"}, {"id": "CMC", "category": "Device"}, {"id": "M3", "category": "Trace", "baseName": "M3"}, {"id": "M.2 Connector", "category": "Device"}], "links": [{"source": "TX", "target": "BO"}, {"source": "BO", "target": "M1"}, {"source": "M1", "target": "M2"}, {"source": "M2", "target": "CMC"}, {"source": "CMC", "target": "M3"}, {"source": "M3", "target": "M.2 Connector"}]}, {"graph": {"interface": "UFS", "topology": "UFS Gear 4 M.2 Topology", "signal": "Rx", "maxVias": [{"viaPlacement": "Total Channel", "viaCount": 2}], "additionalProperties": [{"material": "Standard Loss (SL)", "totalMaxTraceLength": 101.6, "redriverRetimer": "None", "traceLength": [{"baseName": "BO", "traceLengths": [{"traces": ["BO"], "maxTraceLength": 12.7, "tlineType": ["DSL"]}]}, {"baseName": "M1", "traceLengths": [{"traces": ["M1"], "maxTraceLength": null, "tlineType": ["DSL"]}]}, {"baseName": "M2", "traceLengths": [{"traces": ["M2", "M3"], "maxTraceLength": 25, "tlineType": ["MS", "DSL"]}]}, {"baseName": "M3", "traceLengths": [{"traces": ["M2", "M3"], "maxTraceLength": 25, "tlineType": ["MS", "DSL"]}]}], "pcbStackUp": [{"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 6, "variant": "For DDR5 & LPDDR5x"}], "port": []}]}, "nodes": [{"id": "RX", "category": "Device"}, {"id": "BO", "category": "Trace", "baseName": "BO"}, {"id": "M1", "category": "Trace", "baseName": "M1"}, {"id": "M2", "category": "Trace", "baseName": "M2"}, {"id": "M3", "category": "Trace", "baseName": "M3"}, {"id": "M.2 Connector", "category": "Device"}], "links": [{"source": "RX", "target": "BO"}, {"source": "BO", "target": "M1"}, {"source": "M1", "target": "M2"}, {"source": "M2", "target": "M3"}, {"source": "M3", "target": "M.2 Connector"}]}, {"graph": {"interface": "UFS", "topology": "UFS Gear 4 M.2 MUX Topology", "signal": "Tx", "maxVias": [{"viaPlacement": "Total Channel", "viaCount": 2}, {"viaPlacement": "", "viaCount": 2}], "additionalProperties": [{"material": "Standard Loss (SL)", "totalMaxTraceLength": 88.9, "redriverRetimer": "None", "traceLength": [{"baseName": "BO", "traceLengths": [{"traces": ["BO"], "maxTraceLength": 12.7, "tlineType": ["DSL"]}]}, {"baseName": "M1", "traceLengths": [{"traces": ["M1"], "maxTraceLength": null, "tlineType": ["DSL"]}]}, {"baseName": "M2", "traceLengths": [{"traces": ["M2", "M3", "M4", "M5"], "maxTraceLength": 25, "tlineType": ["MS", "DSL"]}]}, {"baseName": "M3", "traceLengths": [{"traces": ["M2", "M3", "M4", "M5"], "maxTraceLength": 25, "tlineType": ["MS", "DSL"]}]}, {"baseName": "M4", "traceLengths": [{"traces": ["M2", "M3", "M4", "M5"], "maxTraceLength": 25, "tlineType": ["MS", "DSL"]}]}, {"baseName": "M5", "traceLengths": [{"traces": ["M2", "M3", "M4", "M5"], "maxTraceLength": 25, "tlineType": ["MS", "DSL"]}]}], "pcbStackUp": [{"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 6, "variant": "For DDR5 & LPDDR5x"}], "port": []}]}, "nodes": [{"id": "TX", "category": "Device"}, {"id": "BO", "category": "Trace", "baseName": "BO"}, {"id": "M1", "category": "Trace", "baseName": "M1"}, {"id": "M2", "category": "Trace", "baseName": "M2"}, {"id": "CMC", "category": "Device"}, {"id": "M3", "category": "Trace", "baseName": "M3"}, {"id": "MUX", "category": "Device"}, {"id": "M4", "category": "Trace", "baseName": "M4"}, {"id": "M5", "category": "Trace", "baseName": "M5"}, {"id": "M.2 Connector", "category": "Device"}], "links": [{"source": "TX", "target": "BO"}, {"source": "BO", "target": "M1"}, {"source": "M1", "target": "M2"}, {"source": "M2", "target": "CMC"}, {"source": "CMC", "target": "M3"}, {"source": "M3", "target": "MUX"}, {"source": "MUX", "target": "M4"}, {"source": "M4", "target": "M5"}, {"source": "M5", "target": "M.2 Connector"}]}, {"graph": {"interface": "UFS", "topology": "UFS Gear 4 M.2 MUX Topology", "signal": "Rx", "maxVias": [{"viaPlacement": "Total Channel", "viaCount": 2}, {"viaPlacement": "", "viaCount": 2}], "additionalProperties": [{"material": "Standard Loss (SL)", "totalMaxTraceLength": 88.9, "redriverRetimer": "None", "traceLength": [{"baseName": "BO", "traceLengths": [{"traces": ["BO"], "maxTraceLength": 12.7, "tlineType": ["DSL"]}]}, {"baseName": "M1", "traceLengths": [{"traces": ["M1"], "maxTraceLength": null, "tlineType": ["DSL"]}]}, {"baseName": "M4", "traceLengths": [{"traces": ["M2", "M3", "M4", "M5"], "maxTraceLength": 25, "tlineType": ["MS", "DSL"]}]}, {"baseName": "M5", "traceLengths": [{"traces": ["M2", "M3", "M4", "M5"], "maxTraceLength": 25, "tlineType": ["MS", "DSL"]}]}], "pcbStackUp": [{"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 6, "variant": "For DDR5 & LPDDR5x"}], "port": []}]}, "nodes": [{"id": "RX", "category": "Device"}, {"id": "BO", "category": "Trace", "baseName": "BO"}, {"id": "M1", "category": "Trace", "baseName": "M1"}, {"id": "M2+M3", "category": "Trace", "baseName": null}, {"id": "MUX", "category": "Device"}, {"id": "M4", "category": "Trace", "baseName": "M4"}, {"id": "M5", "category": "Trace", "baseName": "M5"}, {"id": "M.2 Connector", "category": "Device"}], "links": [{"source": "RX", "target": "BO"}, {"source": "BO", "target": "M1"}, {"source": "M1", "target": "M2+M3"}, {"source": "M2+M3", "target": "MUX"}, {"source": "MUX", "target": "M4"}, {"source": "M4", "target": "M5"}, {"source": "M5", "target": "M.2 Connector"}]}, {"graph": {"interface": "CLINK", "topology": "CLINK 1-Load (Add-In Card) Topology", "signal": "Rx-Tx", "maxVias": [], "additionalProperties": [{"totalMaxTraceLength": 292.1, "traceLength": [{"baseName": "BO", "traceLengths": [{"traces": ["BO"], "maxTraceLength": 12.7, "tlineType": ["MS", "DSL"]}]}, {"baseName": "M1", "traceLengths": [{"traces": ["M1"], "maxTraceLength": 241.3, "tlineType": ["MS", "DSL"]}]}], "pcbStackUp": [{"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 6, "variant": "For DDR5 & LPDDR5x"}], "port": []}]}, "nodes": [{"id": "CPU", "category": "Device"}, {"id": "BO", "category": "Trace", "baseName": "BO"}, {"id": "M1", "category": "Trace", "baseName": "M1"}, {"id": "CONNECTOR", "category": "Device"}], "links": [{"source": "CPU", "target": "BO"}, {"source": "BO", "target": "M1"}, {"source": "M1", "target": "CONNECTOR"}]}, {"graph": {"interface": "CNVi BRI and RGI", "topology": "CNVi BRI and RGI 1-Load Topology", "signal": "Tx", "maxVias": [{"viaPlacement": "Total Channel", "viaCount": 4}], "additionalProperties": [{"totalMaxTraceLength": 253.7, "traceLength": [{"baseName": "BO", "traceLengths": [{"traces": ["BO"], "maxTraceLength": 12.7, "tlineType": ["MS", "DSL"]}]}, {"baseName": "M1", "traceLengths": [{"traces": ["M1"], "maxTraceLength": 12.7, "tlineType": ["MS", "DSL"]}]}, {"baseName": "M2", "traceLengths": [{"traces": ["M2"], "maxTraceLength": 228.3, "tlineType": ["MS", "DSL"]}]}], "pcbStackUp": [{"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 6, "variant": "For DDR5 & LPDDR5x"}], "port": []}]}, "nodes": [{"id": "CPU", "category": "Device"}, {"id": "BO", "category": "Trace", "baseName": "BO"}, {"id": "M1", "category": "Trace", "baseName": "M1"}, {"id": "R1", "category": "Resistor"}, {"id": "M2", "category": "Trace", "baseName": "M2"}, {"id": "Device", "category": "Device"}], "links": [{"source": "CPU", "target": "BO"}, {"source": "BO", "target": "M1"}, {"source": "M1", "target": "R1"}, {"source": "R1", "target": "M2"}, {"source": "M2", "target": "Device"}]}, {"graph": {"interface": "CNVi BRI and RGI", "topology": "CNVi BRI and RGI 1-Load Topology", "signal": "Rx", "maxVias": [{"viaPlacement": "Total Channel", "viaCount": 4}], "additionalProperties": [{"totalMaxTraceLength": 253.7, "traceLength": [{"baseName": "M3", "traceLengths": [{"traces": ["M3"], "maxTraceLength": 12.7, "tlineType": ["MS", "DSL"]}]}, {"baseName": "M4", "traceLengths": [{"traces": ["M4"], "maxTraceLength": 228.3, "tlineType": ["MS", "DSL"]}]}, {"baseName": "M5", "traceLengths": [{"traces": ["M5"], "maxTraceLength": 12.7, "tlineType": ["MS", "DSL"]}]}], "pcbStackUp": [{"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 6, "variant": "For DDR5 & LPDDR5x"}], "port": []}]}, "nodes": [{"id": "CPU", "category": "Device"}, {"id": "M5", "category": "Trace", "baseName": "M5"}, {"id": "M4", "category": "Trace", "baseName": "M4"}, {"id": "R2", "category": "Resistor"}, {"id": "M3", "category": "Trace", "baseName": "M3"}, {"id": "Device", "category": "Device"}], "links": [{"source": "CPU", "target": "M5"}, {"source": "M5", "target": "M4"}, {"source": "M4", "target": "R2"}, {"source": "R2", "target": "M3"}, {"source": "M3", "target": "Device"}]}, {"graph": {"interface": "DMIC", "topology": "DMIC 2-Load Branch Topology", "signal": "Tx", "maxVias": [{"viaPlacement": "Total Channel", "viaCount": 7}], "additionalProperties": [{"totalMaxTraceLength": 901.7, "traceLength": [{"baseName": "BO", "traceLengths": [{"traces": ["BO"], "maxTraceLength": 12.7, "tlineType": ["MS", "DSL"]}]}, {"baseName": "M1", "traceLengths": [{"traces": ["M1"], "maxTraceLength": 254, "tlineType": ["MS", "DSL"]}]}], "pcbStackUp": [{"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 6, "variant": "For DDR5 & LPDDR5x"}], "port": []}]}, "nodes": [{"id": "CPU", "category": "Device"}, {"id": "BO", "category": "Trace", "baseName": "BO"}, {"id": "R1", "category": "Resistor"}, {"id": "M1", "category": "Trace", "baseName": "M1"}, {"id": "C1", "category": "Capacitor"}, {"id": "CONNECTOR", "category": "Device"}, {"id": "GND", "category": "Ground"}], "links": [{"source": "CPU", "target": "BO"}, {"source": "BO", "target": "R1"}, {"source": "R1", "target": "M1"}, {"source": "R1", "target": "C1"}, {"source": "M1", "target": "CONNECTOR"}, {"source": "C1", "target": "GND"}]}, {"graph": {"interface": "DMIC", "topology": "DMIC 2-Load Branch Topology", "signal": "Rx", "maxVias": [{"viaPlacement": "Total Channel", "viaCount": 14}], "additionalProperties": [{"totalMaxTraceLength": 901.7, "traceLength": [{"baseName": "BO", "traceLengths": [{"traces": ["BO"], "maxTraceLength": 12.7, "tlineType": ["MS", "DSL"]}]}, {"baseName": "M1", "traceLengths": [{"traces": ["M1"], "maxTraceLength": 254, "tlineType": ["MS", "DSL"]}]}], "pcbStackUp": [{"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 6, "variant": "For DDR5 & LPDDR5x"}], "port": []}]}, "nodes": [{"id": "CPU", "category": "Device"}, {"id": "BO", "category": "Trace", "baseName": "BO"}, {"id": "M1", "category": "Trace", "baseName": "M1"}, {"id": "CONNECTOR", "category": "Device"}], "links": [{"source": "CPU", "target": "BO"}, {"source": "BO", "target": "M1"}, {"source": "M1", "target": "CONNECTOR"}]}, {"graph": {"interface": "DMIC", "topology": "DMIC 2-Load Daisy Topology", "signal": "Tx", "maxVias": [{"viaPlacement": "Total Channel", "viaCount": 7}], "additionalProperties": [{"totalMaxTraceLength": 901.7, "traceLength": [{"baseName": "BO", "traceLengths": [{"traces": ["BO"], "maxTraceLength": 12.7, "tlineType": ["MS", "DSL"]}]}, {"baseName": "M1", "traceLengths": [{"traces": ["M1"], "maxTraceLength": 254, "tlineType": ["MS", "DSL"]}]}], "pcbStackUp": [{"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 6, "variant": "For DDR5 & LPDDR5x"}], "port": []}]}, "nodes": [{"id": "CPU", "category": "Device"}, {"id": "BO", "category": "Trace", "baseName": "BO"}, {"id": "R1", "category": "Resistor"}, {"id": "C1", "category": "Capacitor"}, {"id": "GND", "category": "Ground"}, {"id": "M1", "category": "Trace", "baseName": "M1"}, {"id": "CONNECTOR", "category": "Device"}], "links": [{"source": "CPU", "target": "BO"}, {"source": "BO", "target": "R1"}, {"source": "R1", "target": "M1"}, {"source": "R1", "target": "C1"}, {"source": "C1", "target": "GND"}, {"source": "M1", "target": "CONNECTOR"}]}, {"graph": {"interface": "DMIC", "topology": "DMIC 2-Load Daisy Topology", "signal": "Rx", "maxVias": [{"viaPlacement": "Total Channel", "viaCount": 14}], "additionalProperties": [{"totalMaxTraceLength": 901.7, "traceLength": [{"baseName": "BO", "traceLengths": [{"traces": ["BO"], "maxTraceLength": 12.7, "tlineType": ["MS", "DSL"]}]}, {"baseName": "M1", "traceLengths": [{"traces": ["M1"], "maxTraceLength": 254, "tlineType": ["MS", "DSL"]}]}], "pcbStackUp": [{"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 6, "variant": "For DDR5 & LPDDR5x"}], "port": []}]}, "nodes": [{"id": "CPU", "category": "Device"}, {"id": "BO", "category": "Trace", "baseName": "BO"}, {"id": "M1", "category": "Trace", "baseName": "M1"}, {"id": "CONNECTOR", "category": "Device"}], "links": [{"source": "CPU", "target": "BO"}, {"source": "BO", "target": "M1"}, {"source": "M1", "target": "CONNECTOR"}]}, {"graph": {"interface": "eSPI", "topology": "eSPI 1-Load (Device Down) Topology", "signal": "Rx-Tx", "maxVias": [{"viaPlacement": "Total Channel", "viaCount": 7}], "additionalProperties": [{"totalMaxTraceLength": 215.9, "traceLength": [{"baseName": "BO", "traceLengths": [{"traces": ["BO"], "maxTraceLength": 12.7, "tlineType": ["MS", "DSL"]}]}, {"baseName": "M1", "traceLengths": [{"traces": ["M1"], "maxTraceLength": 12.7, "tlineType": ["MS", "DSL"]}]}, {"baseName": "M2", "traceLengths": [{"traces": ["M2"], "maxTraceLength": 190.5, "tlineType": ["MS", "DSL"]}]}], "pcbStackUp": [{"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 6, "variant": "For DDR5 & LPDDR5x"}], "port": []}]}, "nodes": [{"id": "CPU", "category": "Device"}, {"id": "BO", "category": "Trace", "baseName": "BO"}, {"id": "M1", "category": "Trace", "baseName": "M1"}, {"id": "R1", "category": "Resistor"}, {"id": "M2", "category": "Trace", "baseName": "M2"}, {"id": "DEVICE", "category": "Device"}], "links": [{"source": "CPU", "target": "BO"}, {"source": "BO", "target": "M1"}, {"source": "M1", "target": "R1"}, {"source": "R1", "target": "M2"}, {"source": "M2", "target": "DEVICE"}]}, {"graph": {"interface": "GSPI", "topology": "GSPI 1-Load (Add-In Card) Topology", "signal": "Rx-Tx", "maxVias": [], "additionalProperties": [{"totalMaxTraceLength": 114.3, "traceLength": [{"baseName": "BO", "traceLengths": [{"traces": ["BO"], "maxTraceLength": 12.7, "tlineType": ["MS", "DSL"]}]}, {"baseName": "M1", "traceLengths": [{"traces": ["M1"], "maxTraceLength": 12.7, "tlineType": ["MS", "DSL"]}]}, {"baseName": "M2", "traceLengths": [{"traces": ["M2"], "maxTraceLength": 88.9, "tlineType": ["MS", "DSL"]}]}], "pcbStackUp": [{"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 6, "variant": "For DDR5 & LPDDR5x"}], "port": []}]}, "nodes": [{"id": "CPU", "category": "Device"}, {"id": "BO", "category": "Trace", "baseName": "BO"}, {"id": "M1", "category": "Trace", "baseName": "M1"}, {"id": "R1", "category": "Resistor"}, {"id": "M2", "category": "Trace", "baseName": "M2"}, {"id": "CONNECTOR", "category": "Cable"}], "links": [{"source": "CPU", "target": "BO"}, {"source": "BO", "target": "M1"}, {"source": "M1", "target": "R1"}, {"source": "R1", "target": "M2"}, {"source": "M2", "target": "CONNECTOR"}]}, {"graph": {"interface": "GSPI", "topology": "GSPI 1-Load (for Touch Panel) Topology", "signal": "Rx-Tx", "maxVias": [], "additionalProperties": [{"totalMaxTraceLength": 711.2, "traceLength": [{"baseName": "BO", "traceLengths": [{"traces": ["BO"], "maxTraceLength": 12.7, "tlineType": ["MS", "DSL"]}]}, {"baseName": "M1", "traceLengths": [{"traces": ["M1"], "maxTraceLength": 228.6, "tlineType": ["MS", "DSL"]}]}, {"baseName": "M2", "traceLengths": [{"traces": ["M2"], "maxTraceLength": 12.7, "tlineType": ["MS", "DSL"]}]}], "pcbStackUp": [{"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 6, "variant": "For DDR5 & LPDDR5x"}], "port": []}]}, "nodes": [{"id": "CPU", "category": "Device"}, {"id": "BO", "category": "Trace", "baseName": "BO"}, {"id": "M1", "category": "Trace", "baseName": "M1"}, {"id": "R1", "category": "Resistor"}, {"id": "M2", "category": "Trace", "baseName": "M2"}, {"id": "CONNECTOR", "category": "Cable"}], "links": [{"source": "CPU", "target": "BO"}, {"source": "BO", "target": "M1"}, {"source": "M1", "target": "R1"}, {"source": "R1", "target": "M2"}, {"source": "M2", "target": "CONNECTOR"}]}, {"graph": {"interface": "HDA", "topology": "HDA 1-Load (Device Down) Topology", "signal": "Tx", "maxVias": [{"viaPlacement": "Total Channel", "viaCount": 7}], "additionalProperties": [{"totalMaxTraceLength": 367.7, "traceLength": [{"baseName": "BO", "traceLengths": [{"traces": ["BO"], "maxTraceLength": 12.7, "tlineType": ["MS", "DSL"]}]}, {"baseName": "M1", "traceLengths": [{"traces": ["M1"], "maxTraceLength": 355, "tlineType": ["MS", "DSL"]}]}], "pcbStackUp": [{"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 6, "variant": "For DDR5 & LPDDR5x"}], "port": []}]}, "nodes": [{"id": "CPU", "category": "Device"}, {"id": "BO", "category": "Trace", "baseName": "BO"}, {"id": "R1", "category": "Resistor"}, {"id": "M1", "category": "Trace", "baseName": "M1"}, {"id": "Device", "category": "Device"}], "links": [{"source": "CPU", "target": "BO"}, {"source": "BO", "target": "R1"}, {"source": "R1", "target": "M1"}, {"source": "M1", "target": "Device"}]}, {"graph": {"interface": "HDA", "topology": "HDA 1-Load (Device Down) Topology", "signal": "Rx", "maxVias": [{"viaPlacement": "Total Channel", "viaCount": 7}], "additionalProperties": [{"totalMaxTraceLength": 367.7, "traceLength": [{"baseName": "BO", "traceLengths": [{"traces": ["BO"], "maxTraceLength": 12.7, "tlineType": ["MS", "DSL"]}]}, {"baseName": "M2", "traceLengths": [{"traces": ["M2"], "maxTraceLength": 12.7, "tlineType": ["MS", "DSL"]}]}, {"baseName": "M3", "traceLengths": [{"traces": ["M3"], "maxTraceLength": 342.3, "tlineType": ["MS", "DSL"]}]}], "pcbStackUp": [{"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 6, "variant": "For DDR5 & LPDDR5x"}], "port": []}]}, "nodes": [{"id": "CPU", "category": "Device"}, {"id": "BO", "category": "Trace", "baseName": "BO"}, {"id": "M3", "category": "Trace", "baseName": "M3"}, {"id": "R2", "category": "Resistor"}, {"id": "M2", "category": "Trace", "baseName": "M2"}, {"id": "Device", "category": "Device"}], "links": [{"source": "CPU", "target": "BO"}, {"source": "BO", "target": "M3"}, {"source": "M3", "target": "R2"}, {"source": "R2", "target": "M2"}, {"source": "M2", "target": "Device"}]}, {"graph": {"interface": "ISH-SPI", "topology": "ISH-SPI 1-Load (Add-In Card) Topology", "signal": "Rx-Tx", "maxVias": [], "additionalProperties": [{"totalMaxTraceLength": 254, "traceLength": [{"baseName": "BO", "traceLengths": [{"traces": ["BO"], "maxTraceLength": 12.7, "tlineType": ["MS", "DSL"]}]}, {"baseName": "M1", "traceLengths": [{"traces": ["M1"], "maxTraceLength": 25.4, "tlineType": ["MS", "DSL"]}]}, {"baseName": "M2", "traceLengths": [{"traces": ["M2"], "maxTraceLength": 215.9, "tlineType": ["MS", "DSL"]}]}], "pcbStackUp": [{"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 6, "variant": "For DDR5 & LPDDR5x"}], "port": []}]}, "nodes": [{"id": "CPU", "category": "Device"}, {"id": "BO", "category": "Trace", "baseName": "BO"}, {"id": "M1", "category": "Trace", "baseName": "M1"}, {"id": "R1", "category": "Resistor"}, {"id": "M2", "category": "Trace", "baseName": "M2"}, {"id": "CONNECTOR", "category": "Device"}, {"id": "DEVICE", "category": "Device"}], "links": [{"source": "CPU", "target": "BO"}, {"source": "BO", "target": "M1"}, {"source": "M1", "target": "R1"}, {"source": "R1", "target": "M2"}, {"source": "M2", "target": "CONNECTOR"}, {"source": "CONNECTOR", "target": "DEVICE"}]}, {"graph": {"interface": "I2S", "topology": "I2S Host Mode: 1-Load (Device Down) Topology", "signal": "Tx", "maxVias": [{"viaPlacement": "Total Channel", "viaCount": 14}], "additionalProperties": [{"totalMaxTraceLength": 381, "traceLength": [{"baseName": "BO", "traceLengths": [{"traces": ["BO"], "maxTraceLength": 12.7, "tlineType": ["MS", "DSL"]}]}, {"baseName": "M1", "traceLengths": [{"traces": ["M1"], "maxTraceLength": 368.3, "tlineType": ["MS", "DSL"]}]}, {"baseName": "M2", "traceLengths": [{"traces": ["M2"], "maxTraceLength": 355.6, "tlineType": ["MS", "DSL"]}]}], "pcbStackUp": [{"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 6, "variant": "For DDR5 & LPDDR5x"}], "port": []}]}, "nodes": [{"id": "TX", "category": "Device"}, {"id": "BO", "category": "Trace", "baseName": "BO"}, {"id": "R1", "category": "Resistor"}, {"id": "M1", "category": "Trace", "baseName": "M1"}, {"id": "M2", "category": "Trace", "baseName": "M2"}, {"id": "RX", "category": "Device"}], "links": [{"source": "TX", "target": "BO"}, {"source": "BO", "target": "R1"}, {"source": "R1", "target": "M1"}, {"source": "M1", "target": "M2"}, {"source": "M2", "target": "RX"}]}, {"graph": {"interface": "I2S", "topology": "I2S Host Mode: 1-Load (Device Down) Topology", "signal": "Rx", "maxVias": [{"viaPlacement": "Total Channel", "viaCount": 14}], "additionalProperties": [{"totalMaxTraceLength": 381, "traceLength": [{"baseName": "BO", "traceLengths": [{"traces": ["BO"], "maxTraceLength": 12.7, "tlineType": ["MS", "DSL"]}]}, {"baseName": "M1", "traceLengths": [{"traces": ["M1"], "maxTraceLength": 368.3, "tlineType": ["MS", "DSL"]}]}, {"baseName": "M2", "traceLengths": [{"traces": ["M2"], "maxTraceLength": 355.6, "tlineType": ["MS", "DSL"]}]}], "pcbStackUp": [{"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 6, "variant": "For DDR5 & LPDDR5x"}], "port": []}]}, "nodes": [{"id": "RX", "category": "Device"}, {"id": "BO", "category": "Trace", "baseName": "BO"}, {"id": "M1", "category": "Trace", "baseName": "M1"}, {"id": "R2", "category": "Resistor"}, {"id": "M2", "category": "Trace", "baseName": "M2"}, {"id": "TX", "category": "Device"}], "links": [{"source": "RX", "target": "BO"}, {"source": "BO", "target": "M1"}, {"source": "M1", "target": "R2"}, {"source": "R2", "target": "M2"}, {"source": "M2", "target": "TX"}]}, {"graph": {"interface": "I2S", "topology": "I2S Host Mode: 1-Load (Add-In Card) Topology", "signal": "Rx", "maxVias": [{"viaPlacement": "Total Channel", "viaCount": 14}], "additionalProperties": [{"totalMaxTraceLength": 381, "traceLength": [{"baseName": "BO", "traceLengths": [{"traces": ["BO"], "maxTraceLength": 12.7, "tlineType": ["MS", "DSL"]}]}, {"baseName": "M1", "traceLengths": [{"traces": ["M1"], "maxTraceLength": 342.9, "tlineType": ["MS", "DSL"]}]}, {"baseName": "M2", "traceLengths": [{"traces": ["M2"], "maxTraceLength": 330.2, "tlineType": ["MS", "DSL"]}]}], "pcbStackUp": [{"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 6, "variant": "For DDR5 & LPDDR5x"}], "port": []}]}, "nodes": [{"id": "RX", "category": "Device"}, {"id": "BO", "category": "Trace", "baseName": "BO"}, {"id": "M1", "category": "Trace", "baseName": "M1"}, {"id": "R2", "category": "Resistor"}, {"id": "M2", "category": "Trace", "baseName": "M2"}, {"id": "Connector", "category": "Cable"}], "links": [{"source": "RX", "target": "BO"}, {"source": "BO", "target": "M1"}, {"source": "M1", "target": "R2"}, {"source": "R2", "target": "M2"}, {"source": "M2", "target": "Connector"}]}, {"graph": {"interface": "I2S", "topology": "I2S Host Mode: 1-Load (Add-In Card) Topology", "signal": "Tx", "maxVias": [{"viaPlacement": "Total Channel", "viaCount": 14}], "additionalProperties": [{"totalMaxTraceLength": 381, "traceLength": [{"baseName": "BO", "traceLengths": [{"traces": ["BO"], "maxTraceLength": 12.7, "tlineType": ["MS", "DSL"]}]}, {"baseName": "M1", "traceLengths": [{"traces": ["M1"], "maxTraceLength": 342.9, "tlineType": ["MS", "DSL"]}]}, {"baseName": "M2", "traceLengths": [{"traces": ["M2"], "maxTraceLength": 330.2, "tlineType": ["MS", "DSL"]}]}], "pcbStackUp": [{"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 6, "variant": "For DDR5 & LPDDR5x"}], "port": []}]}, "nodes": [{"id": "TX", "category": "Device"}, {"id": "BO", "category": "Trace", "baseName": "BO"}, {"id": "R1", "category": "Resistor"}, {"id": "M1", "category": "Trace", "baseName": "M1"}, {"id": "M2", "category": "Trace", "baseName": "M2"}, {"id": "Connector", "category": "Cable"}], "links": [{"source": "TX", "target": "BO"}, {"source": "BO", "target": "R1"}, {"source": "R1", "target": "M1"}, {"source": "M1", "target": "M2"}, {"source": "M2", "target": "Connector"}]}, {"graph": {"interface": "I2S", "topology": "I2S Host Mode: 1-Load (Add-In Card) Topology", "signal": "Rx-Tx", "maxVias": [{"viaPlacement": "Total Channel", "viaCount": 7}], "additionalProperties": [{"totalMaxTraceLength": 381, "traceLength": [{"baseName": "BO", "traceLengths": [{"traces": ["BO"], "maxTraceLength": 12.7, "tlineType": ["MS", "DSL"]}]}, {"baseName": "M1", "traceLengths": [{"traces": ["M1"], "maxTraceLength": 342.9, "tlineType": ["MS", "DSL"]}]}, {"baseName": "M5", "traceLengths": [{"traces": ["M5"], "maxTraceLength": null, "tlineType": ["MS", "DSL"]}]}], "pcbStackUp": [{"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 6, "variant": "For DDR5 & LPDDR5x"}], "port": []}]}, "nodes": [{"id": "PCH", "category": "Device"}, {"id": "BO", "category": "Trace", "baseName": "BO"}, {"id": "M1", "category": "Trace", "baseName": "M1"}, {"id": "Connector", "category": "Cable"}, {"id": "M5", "category": "Trace", "baseName": "M5"}, {"id": "R3", "category": "Resistor"}], "links": [{"source": "PCH", "target": "M5"}, {"source": "PCH", "target": "BO"}, {"source": "BO", "target": "M1"}, {"source": "M1", "target": "Connector"}, {"source": "M5", "target": "R3"}, {"source": "R3", "target": "M1"}]}, {"graph": {"interface": "I2S", "topology": "I2S Host Mode: 1-Load (Cable and Add-In Card) Topology", "signal": "Tx", "maxVias": [{"viaPlacement": "Total Channel", "viaCount": 14}], "additionalProperties": [{"totalMaxTraceLength": 533.4, "traceLength": [{"baseName": "BO", "traceLengths": [{"traces": ["BO"], "maxTraceLength": 12.7, "tlineType": ["MS", "DSL"]}]}, {"baseName": "M1", "traceLengths": [{"traces": ["M1"], "maxTraceLength": 342.9, "tlineType": ["MS", "DSL"]}]}, {"baseName": "M2", "traceLengths": [{"traces": ["M2"], "maxTraceLength": 25.4, "tlineType": ["MS", "DSL"]}]}], "pcbStackUp": [{"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 6, "variant": "For DDR5 & LPDDR5x"}], "port": []}]}, "nodes": [{"id": "TX", "category": "Device"}, {"id": "BO", "category": "Trace", "baseName": "BO"}, {"id": "R1", "category": "Resistor"}, {"id": "M1", "category": "Trace", "baseName": "M1"}, {"id": "M2", "category": "Trace", "baseName": "M2"}, {"id": "CONNECTOR", "category": "Cable"}], "links": [{"source": "TX", "target": "BO"}, {"source": "BO", "target": "R1"}, {"source": "R1", "target": "M1"}, {"source": "M1", "target": "M2"}, {"source": "M2", "target": "CONNECTOR"}]}, {"graph": {"interface": "I2S", "topology": "I2S Host Mode: 1-Load (Cable and Add-In Card) Topology", "signal": "Rx", "maxVias": [{"viaPlacement": "Total Channel", "viaCount": 14}], "additionalProperties": [{"totalMaxTraceLength": 533.4, "traceLength": [{"baseName": "BO", "traceLengths": [{"traces": ["BO"], "maxTraceLength": 12.7, "tlineType": ["MS", "DSL"]}]}, {"baseName": "M1", "traceLengths": [{"traces": ["M1"], "maxTraceLength": 342.9, "tlineType": ["MS", "DSL"]}]}, {"baseName": "M2", "traceLengths": [{"traces": ["M2"], "maxTraceLength": 25.4, "tlineType": ["MS", "DSL"]}]}], "pcbStackUp": [{"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 6, "variant": "For DDR5 & LPDDR5x"}], "port": []}]}, "nodes": [{"id": "RX", "category": "Device"}, {"id": "BO", "category": "Trace", "baseName": "BO"}, {"id": "M1", "category": "Trace", "baseName": "M1"}, {"id": "M2", "category": "Trace", "baseName": "M2"}, {"id": "CONNECTOR", "category": "Cable"}], "links": [{"source": "RX", "target": "BO"}, {"source": "BO", "target": "M1"}, {"source": "M1", "target": "M2"}, {"source": "M2", "target": "CONNECTOR"}]}, {"graph": {"interface": "I2S", "topology": "I2S Host Mode: 2-Load Branch (Cable and Add-In Card) Topology", "signal": "Tx", "maxVias": [{"viaPlacement": "Total Channel", "viaCount": 14}], "additionalProperties": [{"totalMaxTraceLength": 368.3, "traceLength": [{"baseName": "BO", "traceLengths": [{"traces": ["BO"], "maxTraceLength": 25.4, "tlineType": ["MS", "DSL"]}]}, {"baseName": "M1", "traceLengths": [{"traces": ["M1"], "maxTraceLength": 279.4, "tlineType": ["MS", "DSL"]}]}], "pcbStackUp": [{"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 6, "variant": "For DDR5 & LPDDR5x"}], "port": []}]}, "nodes": [{"id": "TX", "category": "Device"}, {"id": "BO", "category": "Trace", "baseName": "BO"}, {"id": "R1", "category": "Resistor"}, {"id": "M1", "category": "Trace", "baseName": "M1"}, {"id": "CONNECTOR", "category": "Cable"}], "links": [{"source": "TX", "target": "BO"}, {"source": "BO", "target": "R1"}, {"source": "R1", "target": "M1"}, {"source": "M1", "target": "CONNECTOR"}]}, {"graph": {"interface": "I2S", "topology": "I2S Host Mode: 2-Load Branch (Cable and Add-In Card) Topology", "signal": "Rx", "maxVias": [{"viaPlacement": "Total Channel", "viaCount": 14}], "additionalProperties": [{"totalMaxTraceLength": 368.3, "traceLength": [{"baseName": "BO", "traceLengths": [{"traces": ["BO"], "maxTraceLength": 25.4, "tlineType": ["MS", "DSL"]}]}, {"baseName": "M1", "traceLengths": [{"traces": ["M1"], "maxTraceLength": 279.4, "tlineType": ["MS", "DSL"]}]}], "pcbStackUp": [{"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 6, "variant": "For DDR5 & LPDDR5x"}], "port": []}]}, "nodes": [{"id": "RX", "category": "Device"}, {"id": "BO", "category": "Trace", "baseName": "BO"}, {"id": "M1", "category": "Trace", "baseName": "M1"}, {"id": "CONNECTOR", "category": "Cable"}], "links": [{"source": "RX", "target": "BO"}, {"source": "BO", "target": "M1"}, {"source": "M1", "target": "CONNECTOR"}]}, {"graph": {"interface": "I2S", "topology": "I2S Host Mode: 4-Load Daisy Chain (Cable and Add-In Card) Topology", "signal": "Tx", "maxVias": [{"viaPlacement": "Total Channel", "viaCount": 14}], "additionalProperties": [{"totalMaxTraceLength": 495.3, "traceLength": [{"baseName": "BO", "traceLengths": [{"traces": ["BO"], "maxTraceLength": 25.4, "tlineType": ["MS", "DSL"]}]}, {"baseName": "M1", "traceLengths": [{"traces": ["M1"], "maxTraceLength": 279.4, "tlineType": ["MS", "DSL"]}]}], "pcbStackUp": [{"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 6, "variant": "For DDR5 & LPDDR5x"}], "port": []}]}, "nodes": [{"id": "TX", "category": "Device"}, {"id": "BO", "category": "Trace", "baseName": "BO"}, {"id": "R1", "category": "Resistor"}, {"id": "M1", "category": "Trace", "baseName": "M1"}, {"id": "CONNECTOR", "category": "Cable"}], "links": [{"source": "TX", "target": "BO"}, {"source": "BO", "target": "R1"}, {"source": "R1", "target": "M1"}, {"source": "M1", "target": "CONNECTOR"}]}, {"graph": {"interface": "I2S", "topology": "I2S Host Mode: 4-Load Daisy Chain (Cable and Add-In Card) Topology", "signal": "Rx", "maxVias": [{"viaPlacement": "Total Channel", "viaCount": 14}], "additionalProperties": [{"totalMaxTraceLength": 495.3, "traceLength": [{"baseName": "BO", "traceLengths": [{"traces": ["BO"], "maxTraceLength": 25.4, "tlineType": ["MS", "DSL"]}]}, {"baseName": "M1", "traceLengths": [{"traces": ["M1"], "maxTraceLength": 279.4, "tlineType": ["MS", "DSL"]}]}], "pcbStackUp": [{"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 6, "variant": "For DDR5 & LPDDR5x"}], "port": []}]}, "nodes": [{"id": "RX", "category": "Device"}, {"id": "BO", "category": "Trace", "baseName": "BO"}, {"id": "M1", "category": "Trace", "baseName": "M1"}, {"id": "CONNECTOR", "category": "Cable"}], "links": [{"source": "RX", "target": "BO"}, {"source": "BO", "target": "M1"}, {"source": "M1", "target": "CONNECTOR"}]}, {"graph": {"interface": "I2S", "topology": "I2S Device Mode: 1-Load (Device Down) Topology", "signal": "Tx", "maxVias": [{"viaPlacement": "Total Channel", "viaCount": 14}], "additionalProperties": [{"totalMaxTraceLength": 203.2, "traceLength": [{"baseName": "BO", "traceLengths": [{"traces": ["BO"], "maxTraceLength": 12.7, "tlineType": ["MS", "DSL"]}]}, {"baseName": "M1", "traceLengths": [{"traces": ["M1"], "maxTraceLength": 190.5, "tlineType": ["MS", "DSL"]}]}, {"baseName": "M2", "traceLengths": [{"traces": ["M2"], "maxTraceLength": 177.8, "tlineType": ["MS", "DSL"]}]}], "pcbStackUp": [{"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 6, "variant": "For DDR5 & LPDDR5x"}], "port": []}]}, "nodes": [{"id": "TX", "category": "Device"}, {"id": "BO", "category": "Trace", "baseName": "BO"}, {"id": "R1", "category": "Resistor"}, {"id": "M1", "category": "Trace", "baseName": "M1"}, {"id": "M2", "category": "Trace", "baseName": "M2"}, {"id": "RX", "category": "Device"}], "links": [{"source": "TX", "target": "BO"}, {"source": "BO", "target": "R1"}, {"source": "R1", "target": "M1"}, {"source": "M1", "target": "M2"}, {"source": "M2", "target": "RX"}]}, {"graph": {"interface": "I2S", "topology": "I2S Device Mode: 1-Load (Device Down) Topology", "signal": "Rx", "maxVias": [{"viaPlacement": "Total Channel", "viaCount": 14}], "additionalProperties": [{"totalMaxTraceLength": 203.2, "traceLength": [{"baseName": "BO", "traceLengths": [{"traces": ["BO"], "maxTraceLength": 12.7, "tlineType": ["MS", "DSL"]}]}, {"baseName": "M1", "traceLengths": [{"traces": ["M1"], "maxTraceLength": 190.5, "tlineType": ["MS", "DSL"]}]}, {"baseName": "M2", "traceLengths": [{"traces": ["M2"], "maxTraceLength": 177.8, "tlineType": ["MS", "DSL"]}]}], "pcbStackUp": [{"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 6, "variant": "For DDR5 & LPDDR5x"}], "port": []}]}, "nodes": [{"id": "RX", "category": "Device"}, {"id": "BO", "category": "Trace", "baseName": "BO"}, {"id": "M1", "category": "Trace", "baseName": "M1"}, {"id": "R2", "category": "Resistor"}, {"id": "M2", "category": "Trace", "baseName": "M2"}, {"id": "TX", "category": "Device"}], "links": [{"source": "RX", "target": "BO"}, {"source": "BO", "target": "M1"}, {"source": "M1", "target": "R2"}, {"source": "R2", "target": "M2"}, {"source": "M2", "target": "TX"}]}, {"graph": {"interface": "I2S", "topology": "I2S Device Mode: 1-Load (Add-In Card) Topology", "signal": "Tx", "maxVias": [{"viaPlacement": "Total Channel", "viaCount": 14}], "additionalProperties": [{"totalMaxTraceLength": 228.6, "traceLength": [{"baseName": "BO", "traceLengths": [{"traces": ["BO"], "maxTraceLength": 12.7, "tlineType": ["MS", "DSL"]}]}, {"baseName": "M1", "traceLengths": [{"traces": ["M1"], "maxTraceLength": 190.5, "tlineType": ["MS", "DSL"]}]}, {"baseName": "M2", "traceLengths": [{"traces": ["M2"], "maxTraceLength": 177.8, "tlineType": ["MS", "DSL"]}]}], "pcbStackUp": [{"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 6, "variant": "For DDR5 & LPDDR5x"}], "port": []}]}, "nodes": [{"id": "TX", "category": "Device"}, {"id": "BO", "category": "Trace", "baseName": "BO"}, {"id": "R1", "category": "Resistor"}, {"id": "M1", "category": "Trace", "baseName": "M1"}, {"id": "M2", "category": "Trace", "baseName": "M2"}, {"id": "Connector", "category": "Cable"}], "links": [{"source": "TX", "target": "BO"}, {"source": "BO", "target": "R1"}, {"source": "R1", "target": "M1"}, {"source": "M1", "target": "M2"}, {"source": "M2", "target": "Connector"}]}, {"graph": {"interface": "I2S", "topology": "I2S Device Mode: 1-Load (Add-In Card) Topology", "signal": "Rx", "maxVias": [{"viaPlacement": "Total Channel", "viaCount": 14}], "additionalProperties": [{"totalMaxTraceLength": 228.6, "traceLength": [{"baseName": "BO", "traceLengths": [{"traces": ["BO"], "maxTraceLength": 12.7, "tlineType": ["MS", "DSL"]}]}, {"baseName": "M1", "traceLengths": [{"traces": ["M1"], "maxTraceLength": 190.5, "tlineType": ["MS", "DSL"]}]}, {"baseName": "M2", "traceLengths": [{"traces": ["M2"], "maxTraceLength": 177.8, "tlineType": ["MS", "DSL"]}]}], "pcbStackUp": [{"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 6, "variant": "For DDR5 & LPDDR5x"}], "port": []}]}, "nodes": [{"id": "RX", "category": "Device"}, {"id": "BO", "category": "Trace", "baseName": "BO"}, {"id": "M1", "category": "Trace", "baseName": "M1"}, {"id": "R2", "category": "Resistor"}, {"id": "M2", "category": "Trace", "baseName": "M2"}, {"id": "CONNECTOR", "category": "Cable"}], "links": [{"source": "RX", "target": "BO"}, {"source": "BO", "target": "M1"}, {"source": "M1", "target": "R2"}, {"source": "R2", "target": "M2"}, {"source": "M2", "target": "CONNECTOR"}]}, {"graph": {"interface": "I2S", "topology": "I2S MCLK: 1-Load (Add-In Card) Topology", "signal": "Tx", "maxVias": [{"viaPlacement": "Total Channel", "viaCount": 7}], "additionalProperties": [{"totalMaxTraceLength": 381, "traceLength": [{"baseName": "BO", "traceLengths": [{"traces": ["BO"], "maxTraceLength": 12.7, "tlineType": ["MS", "DSL"]}]}, {"baseName": "M1", "traceLengths": [{"traces": ["M1"], "maxTraceLength": null, "tlineType": ["MS", "DSL"]}]}], "pcbStackUp": [{"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 6, "variant": "For DDR5 & LPDDR5x"}], "port": []}]}, "nodes": [{"id": "TX", "category": "Device"}, {"id": "BO", "category": "Trace", "baseName": "BO"}, {"id": "R1", "category": "Resistor"}, {"id": "M1", "category": "Trace", "baseName": "M1"}, {"id": "CONNECTOR", "category": "Cable"}], "links": [{"source": "TX", "target": "BO"}, {"source": "BO", "target": "R1"}, {"source": "R1", "target": "M1"}, {"source": "M1", "target": "CONNECTOR"}]}, {"graph": {"interface": "I3C", "topology": "I3C 1-Island (Device Down) Topology", "signal": "Rx-Tx", "maxVias": [], "additionalProperties": []}, "nodes": [{"id": "CPU", "category": "Device"}, {"id": "BO", "category": "Trace", "baseName": null}, {"id": "R1", "category": "Resistor"}, {"id": "Rpu", "category": "Resistor"}, {"id": "1p8V", "category": "Rail"}, {"id": "M1", "category": "Trace", "baseName": null}, {"id": "Island", "category": "Device"}], "links": [{"source": "CPU", "target": "BO"}, {"source": "BO", "target": "R1"}, {"source": "R1", "target": "M1"}, {"source": "R1", "target": "Rpu"}, {"source": "Rpu", "target": "1p8V"}, {"source": "M1", "target": "Island"}]}, {"graph": {"interface": "I3C", "topology": "I3C 2-Island Daisy Chain (Device Down) Topology", "signal": "Rx-Tx", "maxVias": [], "additionalProperties": []}, "nodes": [{"id": "CPU", "category": "Device"}, {"id": "BO", "category": "Trace", "baseName": null}, {"id": "R1", "category": "Resistor"}, {"id": "Rpu", "category": "Resistor"}, {"id": "1p8V", "category": "Rail"}, {"id": "M1", "category": "Trace", "baseName": null}, {"id": "R2_1", "category": "Resistor"}, {"id": "BI_1", "category": "Trace", "baseName": null}, {"id": "Island1", "category": "Device"}, {"id": "M2", "category": "Trace", "baseName": null}, {"id": "R2_2", "category": "Resistor"}, {"id": "BI_2", "category": "Trace", "baseName": null}, {"id": "Island2", "category": "Device"}], "links": [{"source": "CPU", "target": "BO"}, {"source": "BO", "target": "R1"}, {"source": "R1", "target": "M1"}, {"source": "R1", "target": "Rpu"}, {"source": "Rpu", "target": "1p8V"}, {"source": "M1", "target": "R2_1"}, {"source": "M1", "target": "M2"}, {"source": "R2_1", "target": "BI_1"}, {"source": "BI_1", "target": "Island1"}, {"source": "M2", "target": "R2_2"}, {"source": "R2_2", "target": "BI_2"}, {"source": "BI_2", "target": "Island2"}]}, {"graph": {"interface": "I3C", "topology": "I3C 1-Load 10MHz (Device Down) Topology", "signal": "Rx-Tx", "maxVias": [{"viaPlacement": "Total Channel", "viaCount": 7}], "additionalProperties": [{"totalMaxTraceLength": 381, "traceLength": [{"baseName": "BO", "traceLengths": [{"traces": ["BO"], "maxTraceLength": 25.4, "tlineType": ["MS", "DSL"]}]}, {"baseName": "M1", "traceLengths": [{"traces": ["M1"], "maxTraceLength": 355.6, "tlineType": ["MS", "DSL"]}]}], "pcbStackUp": [{"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 6, "variant": "For DDR5 & LPDDR5x"}], "port": []}]}, "nodes": [{"id": "CPU", "category": "Device"}, {"id": "BO", "category": "Trace", "baseName": "BO"}, {"id": "R1", "category": "Resistor"}, {"id": "Rpu", "category": "Resistor"}, {"id": "1p8V", "category": "Rail"}, {"id": "M1", "category": "Trace", "baseName": "M1"}, {"id": "Device", "category": "Device"}], "links": [{"source": "CPU", "target": "BO"}, {"source": "BO", "target": "R1"}, {"source": "R1", "target": "M1"}, {"source": "R1", "target": "Rpu"}, {"source": "Rpu", "target": "1p8V"}, {"source": "M1", "target": "Device"}]}, {"graph": {"interface": "LSX", "topology": "LSX 1-Load to Retimer (Device Down) Topology", "signal": "Tx", "maxVias": [], "additionalProperties": [{"totalMaxTraceLength": 647.7, "traceLength": [{"baseName": "BO", "traceLengths": [{"traces": ["BO"], "maxTraceLength": 25.4, "tlineType": ["MS", "DSL"]}]}, {"baseName": "M1", "traceLengths": [{"traces": ["M1"], "maxTraceLength": 622.3, "tlineType": ["MS", "DSL"]}]}], "pcbStackUp": [{"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 6, "variant": "For DDR5 & LPDDR5x"}], "port": []}]}, "nodes": [{"id": "CPU", "category": "Device"}, {"id": "BO", "category": "Trace", "baseName": "BO"}, {"id": "M1", "category": "Trace", "baseName": "M1"}, {"id": "Retimer", "category": "Device"}], "links": [{"source": "CPU", "target": "BO"}, {"source": "BO", "target": "M1"}, {"source": "M1", "target": "Retimer"}]}, {"graph": {"interface": "LSX", "topology": "LSX 1-Load to Retimer (Device Down) Topology", "signal": "Rx", "maxVias": [], "additionalProperties": [{"totalMaxTraceLength": 647.7, "traceLength": [{"baseName": "BO", "traceLengths": [{"traces": ["BO"], "maxTraceLength": 25.4, "tlineType": ["MS", "DSL"]}]}, {"baseName": "M1", "traceLengths": [{"traces": ["M1"], "maxTraceLength": 622.3, "tlineType": ["MS", "DSL"]}]}], "pcbStackUp": [{"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 6, "variant": "For DDR5 & LPDDR5x"}], "port": []}]}, "nodes": [{"id": "CPU", "category": "Device"}, {"id": "BO", "category": "Trace", "baseName": "BO"}, {"id": "M1", "category": "Trace", "baseName": "M1"}, {"id": "Retimer", "category": "Device"}], "links": [{"source": "CPU", "target": "BO"}, {"source": "BO", "target": "M1"}, {"source": "M1", "target": "Retimer"}]}, {"graph": {"interface": "SoundWire", "topology": "SoundWire Large System: 1-Load (Add-In Card) Topology", "signal": "Rx-Tx", "maxVias": [{"viaPlacement": "Total Channel", "viaCount": 4}], "additionalProperties": [{"totalMaxTraceLength": 812.7, "totalMinTraceLength": 98.1, "traceLength": [{"baseName": "BO", "traceLengths": [{"traces": ["BO"], "maxTraceLength": 12.7, "tlineType": ["MS", "DSL"]}]}, {"baseName": "M1", "traceLengths": [{"traces": ["M1", "M2"], "maxTraceLength": 300, "tlineType": ["MS", "DSL"]}]}, {"baseName": "M2", "traceLengths": [{"traces": ["M1", "M2"], "maxTraceLength": 300, "tlineType": ["MS", "DSL"]}]}], "pcbStackUp": [{"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 6, "variant": "For DDR5 & LPDDR5x"}], "port": []}]}, "nodes": [{"id": "TX", "category": "Device"}, {"id": "BO", "category": "Trace", "baseName": "BO"}, {"id": "M1", "category": "Trace", "baseName": "M1"}, {"id": "M2", "category": "Trace", "baseName": "M2"}, {"id": "CONN", "category": "Device"}], "links": [{"source": "TX", "target": "BO"}, {"source": "BO", "target": "M1"}, {"source": "M1", "target": "M2"}, {"source": "M2", "target": "CONN"}]}, {"graph": {"interface": "SoundWire", "topology": "SoundWire Large System: 2-Load Star Topology", "signal": "Rx-Tx", "maxVias": [{"viaPlacement": "Total Channel", "viaCount": 4}], "additionalProperties": [{"totalMaxTraceLength": 747.7, "totalMinTraceLength": 165.1, "traceLength": [{"baseName": "BO", "traceLengths": [{"traces": ["BO"], "maxTraceLength": 12.7, "tlineType": ["MS", "DSL"]}]}, {"baseName": "M1", "traceLengths": [{"traces": ["M1"], "maxTraceLength": 170, "tlineType": ["MS", "DSL"]}]}], "pcbStackUp": [{"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 6, "variant": "For DDR5 & LPDDR5x"}], "port": []}]}, "nodes": [{"id": "CPU", "category": "Device"}, {"id": "BO", "category": "Trace", "baseName": "BO"}, {"id": "M1", "category": "Trace", "baseName": "M1"}, {"id": "R1", "category": "Resistor"}, {"id": "M2_1", "category": "Trace", "baseName": null}, {"id": "R2_1", "category": "Resistor"}, {"id": "M3_1", "category": "Trace", "baseName": null}, {"id": "CONN_1", "category": "Device"}, {"id": "M2_2", "category": "Trace", "baseName": null}, {"id": "R2_2", "category": "Resistor"}, {"id": "M3_2", "category": "Trace", "baseName": null}, {"id": "CONN_2", "category": "Device"}], "links": [{"source": "CPU", "target": "BO"}, {"source": "BO", "target": "M1"}, {"source": "M1", "target": "R1"}, {"source": "R1", "target": "M2_1"}, {"source": "M2_1", "target": "R2_1"}, {"source": "R2_1", "target": "M3_1"}, {"source": "M3_1", "target": "CONN_1"}, {"source": "M2_2", "target": "R2_2"}, {"source": "R2_2", "target": "M3_2"}, {"source": "M3_2", "target": "CONN_2"}, {"source": "R1", "target": "M2_2"}]}, {"graph": {"interface": "SoundWire", "topology": "SoundWire Large System: 2-Load Star Topology", "signal": "Rx-Tx", "maxVias": [{"viaPlacement": "Total Channel", "viaCount": 4}], "additionalProperties": [{"totalMaxTraceLength": 747.7, "totalMinTraceLength": 165.1, "traceLength": [{"baseName": "BO", "traceLengths": [{"traces": ["BO"], "maxTraceLength": 12.7, "tlineType": ["MS", "DSL"]}]}, {"baseName": "M1", "traceLengths": [{"traces": ["M1"], "maxTraceLength": 170, "tlineType": ["MS", "DSL"]}]}], "pcbStackUp": [{"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 6, "variant": "For DDR5 & LPDDR5x"}], "port": []}]}, "nodes": [{"id": "CPU", "category": "Device"}, {"id": "BO", "category": "Trace", "baseName": "BO"}, {"id": "M1", "category": "Trace", "baseName": "M1"}, {"id": "R1", "category": "Resistor"}, {"id": "M2_1", "category": "Trace", "baseName": null}, {"id": "R2_1", "category": "Resistor"}, {"id": "M3_1", "category": "Trace", "baseName": null}, {"id": "M4_1", "category": "Trace", "baseName": null}, {"id": "Device 1", "category": "Device"}, {"id": "M2_2", "category": "Trace", "baseName": null}, {"id": "R2_2", "category": "Resistor"}, {"id": "M3_2", "category": "Trace", "baseName": null}, {"id": "M4_2", "category": "Trace", "baseName": null}, {"id": "Device 2", "category": "Device"}], "links": [{"source": "CPU", "target": "BO"}, {"source": "BO", "target": "M1"}, {"source": "M1", "target": "R1"}, {"source": "R1", "target": "M2_1"}, {"source": "M2_1", "target": "R2_1"}, {"source": "R2_1", "target": "M3_1"}, {"source": "M3_1", "target": "M4_1"}, {"source": "M4_1", "target": "Device 1"}, {"source": "R1", "target": "M2_2"}, {"source": "M2_2", "target": "R2_2"}, {"source": "R2_2", "target": "M3_2"}, {"source": "M3_2", "target": "M4_2"}, {"source": "M4_2", "target": "Device 2"}]}, {"graph": {"interface": "SoundWire", "topology": "SoundWire Large System: 4-Load Star (Device Down) Topology", "signal": "Rx-Tx", "maxVias": [{"viaPlacement": "Total Channel", "viaCount": 4}], "additionalProperties": [{"totalMaxTraceLength": 532.7, "totalMinTraceLength": 127, "traceLength": [{"baseName": "BO", "traceLengths": [{"traces": ["BO"], "maxTraceLength": 12.7, "tlineType": ["MS", "DSL"]}]}, {"baseName": "M1", "traceLengths": [{"traces": ["M1"], "maxTraceLength": 80, "tlineType": ["MS", "DSL"]}]}, {"baseName": "M2", "traceLengths": [{"traces": ["M2"], "maxTraceLength": 10, "tlineType": ["MS", "DSL"]}]}], "pcbStackUp": [{"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 6, "variant": "For DDR5 & LPDDR5x"}], "port": []}]}, "nodes": [{"id": "CPU", "category": "Device"}, {"id": "BO", "category": "Trace", "baseName": "BO"}, {"id": "M1", "category": "Trace", "baseName": "M1"}, {"id": "R1", "category": "Resistor"}, {"id": "M2", "category": "Trace", "baseName": "M2"}, {"id": "M3_1", "category": "Trace", "baseName": null}, {"id": "M4_1", "category": "Trace", "baseName": null}, {"id": "R2_1", "category": "Resistor"}, {"id": "M5_1", "category": "Trace", "baseName": null}, {"id": "Device 1", "category": "Device"}, {"id": "M4_2", "category": "Trace", "baseName": null}, {"id": "R2_2", "category": "Resistor"}, {"id": "M5_2", "category": "Trace", "baseName": null}, {"id": "Device 2", "category": "Device"}, {"id": "M3_2", "category": "Trace", "baseName": null}, {"id": "M4_3", "category": "Trace", "baseName": null}, {"id": "R2_3", "category": "Resistor"}, {"id": "M5_3", "category": "Trace", "baseName": null}, {"id": "Device 3", "category": "Device"}, {"id": "M4_4", "category": "Trace", "baseName": null}, {"id": "R2_4", "category": "Resistor"}, {"id": "M5_4", "category": "Trace", "baseName": null}, {"id": "Device 4", "category": "Device"}], "links": [{"source": "CPU", "target": "BO"}, {"source": "BO", "target": "M1"}, {"source": "M1", "target": "R1"}, {"source": "R1", "target": "M2"}, {"source": "M2", "target": "M3_1"}, {"source": "M2", "target": "M3_2"}, {"source": "M3_1", "target": "M4_1"}, {"source": "M3_1", "target": "M4_2"}, {"source": "M4_1", "target": "R2_1"}, {"source": "R2_1", "target": "M5_1"}, {"source": "M5_1", "target": "Device 1"}, {"source": "M4_2", "target": "R2_2"}, {"source": "R2_2", "target": "M5_2"}, {"source": "M5_2", "target": "Device 2"}, {"source": "M3_2", "target": "M4_3"}, {"source": "M3_2", "target": "M4_4"}, {"source": "M4_3", "target": "R2_3"}, {"source": "R2_3", "target": "M5_3"}, {"source": "M5_3", "target": "Device 3"}, {"source": "M4_4", "target": "R2_4"}, {"source": "R2_4", "target": "M5_4"}, {"source": "M5_4", "target": "Device 4"}]}, {"graph": {"interface": "SoundWire", "topology": "SoundWire Large System: 2-Load Dumbbell Topology", "signal": "Rx-Tx", "maxVias": [{"viaPlacement": "Total Channel", "viaCount": 4}], "additionalProperties": [{"totalMaxTraceLength": 850, "totalMinTraceLength": 152.4, "traceLength": [{"baseName": "BO", "traceLengths": [{"traces": ["BO"], "maxTraceLength": 12.7, "tlineType": ["MS", "DSL"]}]}, {"baseName": "M1", "traceLengths": [{"traces": ["M1"], "maxTraceLength": 187.3, "tlineType": ["MS", "DSL"]}]}, {"baseName": "M2_1", "traceLengths": [{"traces": ["M2_1"], "maxTraceLength": 10, "tlineType": ["MS", "DSL"]}]}, {"baseName": "M2_2", "traceLengths": [{"traces": ["M2_2"], "maxTraceLength": 10, "tlineType": ["MS", "DSL"]}]}, {"baseName": "M4", "traceLengths": [{"traces": ["M4"], "maxTraceLength": 40, "tlineType": ["MS", "DSL"]}]}, {"baseName": "M6", "traceLengths": [{"traces": ["M6"], "maxTraceLength": 300, "tlineType": ["MS", "DSL"]}]}], "pcbStackUp": [{"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 6, "variant": "For DDR5 & LPDDR5x"}], "port": []}]}, "nodes": [{"id": "CPU", "category": "Device"}, {"id": "BO", "category": "Trace", "baseName": "BO"}, {"id": "M1", "category": "Trace", "baseName": "M1"}, {"id": "M2_2", "category": "Trace", "baseName": "M2_2"}, {"id": "R2", "category": "Resistor"}, {"id": "M4", "category": "Trace", "baseName": "M4"}, {"id": "CONN", "category": "Device"}, {"id": "M2_1", "category": "Trace", "baseName": "M2_1"}, {"id": "R1", "category": "Resistor"}, {"id": "M6", "category": "Trace", "baseName": "M6"}, {"id": "Device 1", "category": "Device"}], "links": [{"source": "CPU", "target": "BO"}, {"source": "BO", "target": "M1"}, {"source": "M1", "target": "M2_2"}, {"source": "M2_2", "target": "R2"}, {"source": "R2", "target": "M4"}, {"source": "M4", "target": "CONN"}, {"source": "M1", "target": "M2_1"}, {"source": "M2_1", "target": "R1"}, {"source": "R1", "target": "M6"}, {"source": "M6", "target": "Device 1"}]}, {"graph": {"interface": "SoundWire", "topology": "SoundWire Large System: 2-Load Dumbbell Topology", "signal": "Rx-Tx", "maxVias": [{"viaPlacement": "Total Channel", "viaCount": 4}], "additionalProperties": [{"totalMaxTraceLength": 850, "totalMinTraceLength": 152.4, "traceLength": [{"baseName": "BO", "traceLengths": [{"traces": ["BO"], "maxTraceLength": 12.7, "tlineType": ["MS", "DSL"]}]}, {"baseName": "M1", "traceLengths": [{"traces": ["M1"], "maxTraceLength": 187.3, "tlineType": ["MS", "DSL"]}]}, {"baseName": "M2_1", "traceLengths": [{"traces": ["M2_1"], "maxTraceLength": 10, "tlineType": ["MS", "DSL"]}]}, {"baseName": "M2_2", "traceLengths": [{"traces": ["M2_2"], "maxTraceLength": 10, "tlineType": ["MS", "DSL"]}]}, {"baseName": "M3", "traceLengths": [{"traces": ["M3"], "maxTraceLength": 200, "tlineType": ["MS", "DSL"]}]}, {"baseName": "M4", "traceLengths": [{"traces": ["M4"], "maxTraceLength": 40, "tlineType": ["MS", "DSL"]}]}], "pcbStackUp": [{"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 6, "variant": "For DDR5 & LPDDR5x"}], "port": []}]}, "nodes": [{"id": "CPU", "category": "Device"}, {"id": "BO", "category": "Trace", "baseName": "BO"}, {"id": "M1", "category": "Trace", "baseName": "M1"}, {"id": "M2_2", "category": "Trace", "baseName": "M2_2"}, {"id": "R2", "category": "Resistor"}, {"id": "M4", "category": "Trace", "baseName": "M4"}, {"id": "CONN_1", "category": "Device"}, {"id": "M2_1", "category": "Trace", "baseName": "M2_1"}, {"id": "R1", "category": "Resistor"}, {"id": "M3", "category": "Trace", "baseName": "M3"}, {"id": "CONN_2", "category": "Device"}], "links": [{"source": "CPU", "target": "BO"}, {"source": "BO", "target": "M1"}, {"source": "M1", "target": "M2_2"}, {"source": "M2_2", "target": "R2"}, {"source": "R2", "target": "M4"}, {"source": "M4", "target": "CONN_1"}, {"source": "M1", "target": "M2_1"}, {"source": "M2_1", "target": "R1"}, {"source": "R1", "target": "M3"}, {"source": "M3", "target": "CONN_2"}]}, {"graph": {"interface": "SoundWire", "topology": "SoundWire Large System: 3 to 4-Load Dumbbell Topology", "signal": "Rx-Tx", "maxVias": [{"viaPlacement": "Total Channel", "viaCount": 4}], "additionalProperties": [{"totalMaxTraceLength": 420, "totalMinTraceLength": 127, "traceLength": [{"baseName": "BO", "traceLengths": [{"traces": ["BO"], "maxTraceLength": 12.7, "tlineType": ["MS", "DSL"]}]}, {"baseName": "M1", "traceLengths": [{"traces": ["M1"], "maxTraceLength": 137.3, "tlineType": ["MS", "DSL"]}]}, {"baseName": "M2_1", "traceLengths": [{"traces": ["M2_1"], "maxTraceLength": 10, "tlineType": ["MS", "DSL"]}]}, {"baseName": "M2_2", "traceLengths": [{"traces": ["M2_2"], "maxTraceLength": 10, "tlineType": ["MS", "DSL"]}]}, {"baseName": "M3", "traceLengths": [{"traces": ["M3"], "maxTraceLength": 150, "tlineType": ["MS", "DSL"]}]}, {"baseName": "M4", "traceLengths": [{"traces": ["M4", "M_Cable1"], "maxTraceLength": 200, "tlineType": ["MS", "DSL"]}]}], "pcbStackUp": [{"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 6, "variant": "For DDR5 & LPDDR5x"}], "port": []}]}, "nodes": [{"id": "CPU", "category": "Device"}, {"id": "BO", "category": "Trace", "baseName": "BO"}, {"id": "M1", "category": "Trace", "baseName": "M1"}, {"id": "M2_2", "category": "Trace", "baseName": "M2_2"}, {"id": "R2", "category": "Resistor"}, {"id": "M4", "category": "Trace", "baseName": "M4"}, {"id": "CONN_1", "category": "Device"}, {"id": "M2_1", "category": "Trace", "baseName": "M2_1"}, {"id": "R1", "category": "Resistor"}, {"id": "M3", "category": "Trace", "baseName": "M3"}, {"id": "CONN_2", "category": "Device"}], "links": [{"source": "CPU", "target": "BO"}, {"source": "BO", "target": "M1"}, {"source": "M1", "target": "M2_2"}, {"source": "M2_2", "target": "R2"}, {"source": "R2", "target": "M4"}, {"source": "M4", "target": "CONN_1"}, {"source": "M1", "target": "M2_1"}, {"source": "M2_1", "target": "R1"}, {"source": "R1", "target": "M3"}, {"source": "M3", "target": "CONN_2"}]}, {"graph": {"interface": "SoundWire", "topology": "SoundWire Large System: 3 to 4-Load Dumbbell Topology", "signal": "Rx-Tx", "maxVias": [{"viaPlacement": "Total Channel", "viaCount": 4}], "additionalProperties": [{"totalMaxTraceLength": 420, "totalMinTraceLength": 127, "traceLength": [{"baseName": "BO", "traceLengths": [{"traces": ["BO"], "maxTraceLength": 12.7, "tlineType": ["MS", "DSL"]}]}, {"baseName": "M1", "traceLengths": [{"traces": ["M1"], "maxTraceLength": 137.3, "tlineType": ["MS", "DSL"]}]}, {"baseName": "M2_1", "traceLengths": [{"traces": ["M2_1"], "maxTraceLength": 10, "tlineType": ["MS", "DSL"]}]}, {"baseName": "M2_2", "traceLengths": [{"traces": ["M2_2"], "maxTraceLength": 10, "tlineType": ["MS", "DSL"]}]}, {"baseName": "M10", "traceLengths": [{"traces": ["M10"], "maxTraceLength": 250, "tlineType": ["MS", "DSL"]}]}, {"baseName": "M4", "traceLengths": [{"traces": ["M4", "M_Cable1"], "maxTraceLength": 200, "tlineType": ["MS", "DSL"]}]}], "pcbStackUp": [{"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 6, "variant": "For DDR5 & LPDDR5x"}], "port": []}]}, "nodes": [{"id": "CPU", "category": "Device"}, {"id": "BO", "category": "Trace", "baseName": "BO"}, {"id": "M1", "category": "Trace", "baseName": "M1"}, {"id": "M2_2", "category": "Trace", "baseName": "M2_2"}, {"id": "R2", "category": "Resistor"}, {"id": "M4", "category": "Trace", "baseName": "M4"}, {"id": "CONN", "category": "Device"}, {"id": "M2_1", "category": "Trace", "baseName": "M2_1"}, {"id": "R1", "category": "Resistor"}, {"id": "M10", "category": "Trace", "baseName": "M10"}, {"id": "Device 1", "category": "Device"}], "links": [{"source": "CPU", "target": "BO"}, {"source": "BO", "target": "M1"}, {"source": "M1", "target": "M2_2"}, {"source": "M2_2", "target": "R2"}, {"source": "R2", "target": "M4"}, {"source": "M4", "target": "CONN"}, {"source": "M1", "target": "M2_1"}, {"source": "M2_1", "target": "R1"}, {"source": "R1", "target": "M10"}, {"source": "M10", "target": "Device 1"}]}, {"graph": {"interface": "SoundWire", "topology": "SoundWire Large System: 3 to 4-Load Dumbbell Topology", "signal": "Rx-Tx", "maxVias": [{"viaPlacement": "Total Channel", "viaCount": 4}], "additionalProperties": [{"totalMaxTraceLength": 420, "totalMinTraceLength": 127, "traceLength": [{"baseName": "BO", "traceLengths": [{"traces": ["BO"], "maxTraceLength": 12.7, "tlineType": ["MS", "DSL"]}]}, {"baseName": "M1", "traceLengths": [{"traces": ["M1"], "maxTraceLength": 137.3, "tlineType": ["MS", "DSL"]}]}, {"baseName": "M2_1", "traceLengths": [{"traces": ["M2_1"], "maxTraceLength": 10, "tlineType": ["MS", "DSL"]}]}, {"baseName": "M2_2", "traceLengths": [{"traces": ["M2_2"], "maxTraceLength": 10, "tlineType": ["MS", "DSL"]}]}, {"baseName": "M3", "traceLengths": [{"traces": ["M3"], "maxTraceLength": 150, "tlineType": ["MS", "DSL"]}]}, {"baseName": "M5", "traceLengths": [{"traces": ["M5"], "maxTraceLength": 200, "tlineType": ["MS", "DSL"]}]}, {"baseName": "M6", "traceLengths": [{"traces": ["M6"], "maxTraceLength": 50, "tlineType": ["MS", "DSL"]}]}, {"baseName": "M7", "traceLengths": [{"traces": ["M7"], "maxTraceLength": 30, "tlineType": ["MS", "DSL"]}]}, {"baseName": "M8_1", "traceLengths": [{"traces": ["M8_1"], "maxTraceLength": 30, "tlineType": ["MS", "DSL"]}]}, {"baseName": "M8_2", "traceLengths": [{"traces": ["M8_2"], "maxTraceLength": 30, "tlineType": ["MS", "DSL"]}]}], "pcbStackUp": [{"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 6, "variant": "For DDR5 & LPDDR5x"}], "port": []}]}, "nodes": [{"id": "CPU", "category": "Device"}, {"id": "BO", "category": "Trace", "baseName": "BO"}, {"id": "M1", "category": "Trace", "baseName": "M1"}, {"id": "M2_2", "category": "Trace", "baseName": "M2_2"}, {"id": "R2", "category": "Resistor"}, {"id": "M5", "category": "Trace", "baseName": "M5"}, {"id": "M6", "category": "Trace", "baseName": "M6"}, {"id": "Device 2", "category": "Device"}, {"id": "M7", "category": "Trace", "baseName": "M7"}, {"id": "M8_2", "category": "Trace", "baseName": "M8_2"}, {"id": "Device 3", "category": "Trace", "baseName": null}, {"id": "M8_1", "category": "Trace", "baseName": "M8_1"}, {"id": "Device 4", "category": "Device"}, {"id": "M2_1", "category": "Trace", "baseName": "M2_1"}, {"id": "R1", "category": "Resistor"}, {"id": "M3", "category": "Trace", "baseName": "M3"}, {"id": "CONN", "category": "Device"}], "links": [{"source": "CPU", "target": "BO"}, {"source": "BO", "target": "M1"}, {"source": "M1", "target": "M2_2"}, {"source": "M1", "target": "M2_1"}, {"source": "M2_2", "target": "R2"}, {"source": "R2", "target": "M5"}, {"source": "M5", "target": "M7"}, {"source": "M5", "target": "M6"}, {"source": "M6", "target": "Device 2"}, {"source": "M7", "target": "M8_1"}, {"source": "M7", "target": "M8_2"}, {"source": "M8_2", "target": "Device 3"}, {"source": "M8_1", "target": "Device 4"}, {"source": "M2_1", "target": "R1"}, {"source": "R1", "target": "M3"}, {"source": "M3", "target": "CONN"}]}, {"graph": {"interface": "SoundWire", "topology": "SoundWire Large System: 1 to 4-Load Daisy Chain Topology", "signal": "Rx-Tx", "maxVias": [{"viaPlacement": "Total Channel", "viaCount": 4}], "additionalProperties": [{"totalMaxTraceLength": 592.7, "totalMinTraceLength": 127, "traceLength": [{"baseName": "BO", "traceLengths": [{"traces": ["BO"], "maxTraceLength": 12.7, "tlineType": ["MS", "DSL"]}]}, {"baseName": "M1", "traceLengths": [{"traces": ["M1"], "maxTraceLength": 170, "tlineType": ["MS", "DSL"]}]}, {"baseName": "M2", "traceLengths": [{"traces": ["M2"], "maxTraceLength": 10, "tlineType": ["MS"]}]}], "pcbStackUp": [{"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 6, "variant": "For DDR5 & LPDDR5x"}], "port": []}]}, "nodes": [{"id": "CPU", "category": "Device"}, {"id": "BO", "category": "Trace", "baseName": "BO"}, {"id": "M1", "category": "Trace", "baseName": "M1"}, {"id": "R1", "category": "Resistor"}, {"id": "M2", "category": "Trace", "baseName": "M2"}, {"id": "CONN", "category": "Device"}], "links": [{"source": "CPU", "target": "BO"}, {"source": "BO", "target": "M1"}, {"source": "M1", "target": "R1"}, {"source": "R1", "target": "M2"}, {"source": "M2", "target": "CONN"}]}, {"graph": {"interface": "SoundWire", "topology": "SoundWire Large System: 3-Load Cable Stick (Add-In Card) Topology", "signal": "Rx-Tx", "maxVias": [{"viaPlacement": "Total Channel", "viaCount": 4}], "additionalProperties": [{"totalMaxTraceLength": 952.7, "totalMinTraceLength": 127, "traceLength": [{"baseName": "BO", "traceLengths": [{"traces": ["BO"], "maxTraceLength": 12.7, "tlineType": ["MS", "DSL"]}]}, {"baseName": "M1", "traceLengths": [{"traces": ["M1"], "maxTraceLength": 170, "tlineType": ["MS", "DSL"]}]}, {"baseName": "M2", "traceLengths": [{"traces": ["M2"], "maxTraceLength": 10, "tlineType": ["MS", "DSL"]}]}], "pcbStackUp": [{"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 6, "variant": "For DDR5 & LPDDR5x"}], "port": []}]}, "nodes": [{"id": "CPU", "category": "Device"}, {"id": "BO", "category": "Trace", "baseName": "BO"}, {"id": "M1", "category": "Trace", "baseName": "M1"}, {"id": "R1", "category": "Resistor"}, {"id": "M2", "category": "Trace", "baseName": "M2"}, {"id": "CONN", "category": "Device"}], "links": [{"source": "CPU", "target": "BO"}, {"source": "BO", "target": "M1"}, {"source": "M1", "target": "R1"}, {"source": "R1", "target": "M2"}, {"source": "M2", "target": "CONN"}]}, {"graph": {"interface": "SoundWire", "topology": "SoundWire Small System: 1 to 4-Load Daisy Chain (Device Down) Topology", "signal": "Rx-Tx", "maxVias": [{"viaPlacement": "Total Channel", "viaCount": 4}], "additionalProperties": [{"totalMaxTraceLength": 292.7, "totalMinTraceLength": 62.7, "traceLength": [{"baseName": "BO", "traceLengths": [{"traces": ["BO"], "maxTraceLength": 12.7, "tlineType": ["MS", "DSL"]}]}, {"baseName": "M1", "traceLengths": [{"traces": ["M1"], "maxTraceLength": 40, "tlineType": ["MS", "DSL"]}]}, {"baseName": "M2", "traceLengths": [{"traces": ["M2"], "maxTraceLength": 60, "tlineType": ["MS", "DSL"]}]}, {"baseName": "M3", "traceLengths": [{"traces": ["M3"], "maxTraceLength": 130, "tlineType": ["MS", "DSL"]}]}, {"baseName": "M4", "traceLengths": [{"traces": ["M4"], "maxTraceLength": 40, "tlineType": ["MS", "DSL"]}]}, {"baseName": "BI", "traceLengths": [{"traces": ["BI"], "maxTraceLength": 10, "tlineType": ["MS", "DSL"]}]}], "pcbStackUp": [{"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 6, "variant": "For DDR5 & LPDDR5x"}], "port": []}]}, "nodes": [{"id": "CPU", "category": "Device"}, {"id": "BO", "category": "Trace", "baseName": "BO"}, {"id": "M1", "category": "Trace", "baseName": "M1"}, {"id": "M2", "category": "Trace", "baseName": "M2"}, {"id": "M3", "category": "Trace", "baseName": "M3"}, {"id": "M4", "category": "Trace", "baseName": "M4"}, {"id": "BI_1", "category": "Trace", "baseName": "BI"}, {"id": "Device 1", "category": "Device"}, {"id": "BI_4", "category": "Trace", "baseName": "BI"}, {"id": "Device 4", "category": "Device"}, {"id": "BI_3", "category": "Trace", "baseName": "BI"}, {"id": "Device 3", "category": "Device"}, {"id": "BI_2", "category": "Trace", "baseName": "BI"}, {"id": "Device 2", "category": "Device"}], "links": [{"source": "CPU", "target": "BO"}, {"source": "BO", "target": "M1"}, {"source": "M1", "target": "M2"}, {"source": "M2", "target": "M3"}, {"source": "M3", "target": "M4"}, {"source": "M4", "target": "BI_1"}, {"source": "BI_1", "target": "Device 1"}, {"source": "M1", "target": "BI_4"}, {"source": "BI_4", "target": "Device 4"}, {"source": "M2", "target": "BI_3"}, {"source": "BI_3", "target": "Device 3"}, {"source": "M3", "target": "BI_2"}, {"source": "BI_2", "target": "Device 2"}]}, {"graph": {"interface": "SPI0 Flash", "topology": "SPI0 Flash 76.8MHz and 100MHz 1 to 3-Load Branch (Device Down) MAF Topology", "signal": "Rx", "maxVias": [{"viaPlacement": "Total Channel", "viaCount": 5}], "additionalProperties": []}, "nodes": [{"id": "CPU", "category": "Device"}, {"id": "BO", "category": "Trace", "baseName": null}, {"id": "M1", "category": "Trace", "baseName": null}, {"id": "M2", "category": "Trace", "baseName": null}, {"id": "R1", "category": "Resistor"}, {"id": "M3", "category": "Trace", "baseName": null}, {"id": "Flash1", "category": "Device"}, {"id": "M4", "category": "Trace", "baseName": null}, {"id": "R2", "category": "Resistor"}, {"id": "M5", "category": "Trace", "baseName": null}, {"id": "TPM", "category": "Device"}, {"id": "M6", "category": "Trace", "baseName": null}, {"id": "FET/MUX", "category": "Device"}], "links": [{"source": "CPU", "target": "BO"}, {"source": "BO", "target": "M1"}, {"source": "M1", "target": "M2"}, {"source": "M1", "target": "M4"}, {"source": "M2", "target": "R1"}, {"source": "R1", "target": "M3"}, {"source": "M3", "target": "Flash1"}, {"source": "M4", "target": "R2"}, {"source": "R2", "target": "M5"}, {"source": "R2", "target": "M6"}, {"source": "M5", "target": "TPM"}, {"source": "M6", "target": "FET/MUX"}]}, {"graph": {"interface": "SPI0 Flash", "topology": "SPI0 Flash 76.8MHz and 100MHz 1 to 3-Load Branch (Device Down) MAF Topology", "signal": "Tx", "maxVias": [{"viaPlacement": "Total Channel", "viaCount": 5}], "additionalProperties": []}, "nodes": [{"id": "CPU", "category": "Device"}, {"id": "BO", "category": "Trace", "baseName": null}, {"id": "M1", "category": "Trace", "baseName": null}, {"id": "M2", "category": "Trace", "baseName": null}, {"id": "R1", "category": "Resistor"}, {"id": "M3", "category": "Trace", "baseName": null}, {"id": "Flash1", "category": "Device"}, {"id": "M4", "category": "Trace", "baseName": null}, {"id": "R2", "category": "Resistor"}, {"id": "M5", "category": "Trace", "baseName": null}, {"id": "TPM", "category": "Device"}, {"id": "M6", "category": "Trace", "baseName": null}, {"id": "FET/MUX", "category": "Device"}], "links": [{"source": "CPU", "target": "BO"}, {"source": "BO", "target": "M1"}, {"source": "M1", "target": "M2"}, {"source": "M1", "target": "M4"}, {"source": "M2", "target": "R1"}, {"source": "R1", "target": "M3"}, {"source": "M3", "target": "Flash1"}, {"source": "M4", "target": "R2"}, {"source": "R2", "target": "M5"}, {"source": "R2", "target": "M6"}, {"source": "M5", "target": "TPM"}, {"source": "M6", "target": "FET/MUX"}]}, {"graph": {"interface": "SPI0 Flash", "topology": "SPI0 Flash 76.8MHz and 100MHz 2 to 4-Load Branch (Device Down) with G3 Flash Sharing Topology", "signal": "Rx", "maxVias": [{"viaPlacement": "Total Channel", "viaCount": 5}], "additionalProperties": []}, "nodes": [{"id": "CPU", "category": "Device"}, {"id": "BO", "category": "Trace", "baseName": null}, {"id": "M1", "category": "Trace", "baseName": null}, {"id": "FET Switch_1", "category": "Device"}, {"id": "M2_1", "category": "Trace", "baseName": null}, {"id": "M3", "category": "Trace", "baseName": null}, {"id": "R1", "category": "Resistor"}, {"id": "M4", "category": "Trace", "baseName": null}, {"id": "Flash", "category": "Device"}, {"id": "M7", "category": "Trace", "baseName": null}, {"id": "R2", "category": "Resistor"}, {"id": "M8", "category": "Trace", "baseName": null}, {"id": "TPM", "category": "Device"}, {"id": "M9", "category": "Trace", "baseName": null}, {"id": "FET", "category": "Device"}, {"id": "M5", "category": "Trace", "baseName": null}, {"id": "FET Switch_2", "category": "Device"}, {"id": "M6", "category": "Trace", "baseName": null}, {"id": "EC", "category": "Device"}], "links": [{"source": "CPU", "target": "BO"}, {"source": "BO", "target": "M1"}, {"source": "M1", "target": "FET Switch_1"}, {"source": "FET Switch_1", "target": "M2_1"}, {"source": "M2_1", "target": "M3"}, {"source": "M2_1", "target": "M7"}, {"source": "M2_1", "target": "M5"}, {"source": "M3", "target": "R1"}, {"source": "R1", "target": "M4"}, {"source": "M4", "target": "Flash"}, {"source": "M7", "target": "R2"}, {"source": "R2", "target": "M8"}, {"source": "R2", "target": "M9"}, {"source": "M8", "target": "TPM"}, {"source": "M9", "target": "FET"}, {"source": "M5", "target": "FET Switch_2"}, {"source": "FET Switch_2", "target": "M6"}, {"source": "M6", "target": "EC"}]}, {"graph": {"interface": "SPI0 Flash", "topology": "SPI0 Flash 76.8MHz and 100MHz 2 to 4-Load Branch (Device Down) with G3 Flash Sharing Topology", "signal": "Tx", "maxVias": [{"viaPlacement": "Total Channel", "viaCount": 5}], "additionalProperties": []}, "nodes": [{"id": "CPU", "category": "Device"}, {"id": "BO", "category": "Trace", "baseName": null}, {"id": "M1", "category": "Trace", "baseName": null}, {"id": "FET Switch_1", "category": "Device"}, {"id": "M2_1", "category": "Trace", "baseName": null}, {"id": "M3", "category": "Trace", "baseName": null}, {"id": "R1", "category": "Resistor"}, {"id": "M4", "category": "Trace", "baseName": null}, {"id": "Flash", "category": "Device"}, {"id": "M7", "category": "Trace", "baseName": null}, {"id": "R2", "category": "Resistor"}, {"id": "M8", "category": "Trace", "baseName": null}, {"id": "TPM", "category": "Device"}, {"id": "M9", "category": "Trace", "baseName": null}, {"id": "FET", "category": "Device"}, {"id": "M5", "category": "Trace", "baseName": null}, {"id": "FET Switch_2", "category": "Device"}, {"id": "M6", "category": "Trace", "baseName": null}, {"id": "EC", "category": "Device"}], "links": [{"source": "CPU", "target": "BO"}, {"source": "BO", "target": "M1"}, {"source": "M1", "target": "FET Switch_1"}, {"source": "FET Switch_1", "target": "M2_1"}, {"source": "M2_1", "target": "M3"}, {"source": "M2_1", "target": "M7"}, {"source": "M2_1", "target": "M5"}, {"source": "M3", "target": "R1"}, {"source": "R1", "target": "M4"}, {"source": "M4", "target": "Flash"}, {"source": "M7", "target": "R2"}, {"source": "R2", "target": "M8"}, {"source": "R2", "target": "M9"}, {"source": "M8", "target": "TPM"}, {"source": "M9", "target": "FET"}, {"source": "M5", "target": "FET Switch_2"}, {"source": "FET Switch_2", "target": "M6"}, {"source": "M6", "target": "EC"}]}, {"graph": {"interface": "SPI0 Flash", "topology": "SPI0 Flash 50MHz 1 to 4-Load Branch (Device Down) MAF Topology", "signal": "Rx", "maxVias": [{"viaPlacement": "Total Channel", "viaCount": 5}], "additionalProperties": []}, "nodes": [{"id": "CPU", "category": "Device"}, {"id": "BO", "category": "Trace", "baseName": null}, {"id": "M1", "category": "Trace", "baseName": null}, {"id": "M2_1", "category": "Trace", "baseName": null}, {"id": "R1_1", "category": "Resistor"}, {"id": "M3_1", "category": "Trace", "baseName": null}, {"id": "Flash1", "category": "Device"}, {"id": "M2_2", "category": "Trace", "baseName": null}, {"id": "R1_2", "category": "Resistor"}, {"id": "M3_2", "category": "Trace", "baseName": null}, {"id": "Flash2", "category": "Device"}, {"id": "M2_3", "category": "Trace", "baseName": null}, {"id": "R2", "category": "Resistor"}, {"id": "M4", "category": "Trace", "baseName": null}, {"id": "TPM", "category": "Device"}, {"id": "M2_4", "category": "Trace", "baseName": null}, {"id": "R3", "category": "Resistor"}, {"id": "M5", "category": "Trace", "baseName": null}, {"id": "FET", "category": "Device"}], "links": [{"source": "CPU", "target": "BO"}, {"source": "BO", "target": "M1"}, {"source": "M1", "target": "M2_1"}, {"source": "M1", "target": "M2_2"}, {"source": "M1", "target": "M2_3"}, {"source": "M1", "target": "M2_4"}, {"source": "M2_1", "target": "R1_1"}, {"source": "R1_1", "target": "M3_1"}, {"source": "M3_1", "target": "Flash1"}, {"source": "M2_2", "target": "R1_2"}, {"source": "R1_2", "target": "M3_2"}, {"source": "M3_2", "target": "Flash2"}, {"source": "M2_3", "target": "R2"}, {"source": "R2", "target": "M4"}, {"source": "M4", "target": "TPM"}, {"source": "M2_4", "target": "R3"}, {"source": "R3", "target": "M5"}, {"source": "M5", "target": "FET"}]}, {"graph": {"interface": "SPI0 Flash", "topology": "SPI0 Flash 50MHz 1 to 4-Load Branch (Device Down) MAF Topology", "signal": "Tx", "maxVias": [{"viaPlacement": "Total Channel", "viaCount": 5}], "additionalProperties": []}, "nodes": [{"id": "CPU", "category": "Device"}, {"id": "BO", "category": "Trace", "baseName": null}, {"id": "M1", "category": "Trace", "baseName": null}, {"id": "M2_1", "category": "Trace", "baseName": null}, {"id": "R1_1", "category": "Resistor"}, {"id": "M3_1", "category": "Trace", "baseName": null}, {"id": "Flash1", "category": "Device"}, {"id": "M2_2", "category": "Trace", "baseName": null}, {"id": "R1_2", "category": "Resistor"}, {"id": "M3_2", "category": "Trace", "baseName": null}, {"id": "Flash2", "category": "Device"}, {"id": "M2_3", "category": "Trace", "baseName": null}, {"id": "R2", "category": "Resistor"}, {"id": "M4", "category": "Trace", "baseName": null}, {"id": "TPM", "category": "Device"}, {"id": "M2_4", "category": "Trace", "baseName": null}, {"id": "R3", "category": "Resistor"}, {"id": "M5", "category": "Trace", "baseName": null}, {"id": "FET", "category": "Device"}], "links": [{"source": "CPU", "target": "BO"}, {"source": "BO", "target": "M1"}, {"source": "M1", "target": "M2_1"}, {"source": "M1", "target": "M2_2"}, {"source": "M1", "target": "M2_3"}, {"source": "M1", "target": "M2_4"}, {"source": "M2_1", "target": "R1_1"}, {"source": "R1_1", "target": "M3_1"}, {"source": "M3_1", "target": "Flash1"}, {"source": "M2_2", "target": "R1_2"}, {"source": "R1_2", "target": "M3_2"}, {"source": "M3_2", "target": "Flash2"}, {"source": "M2_3", "target": "R2"}, {"source": "R2", "target": "M4"}, {"source": "M4", "target": "TPM"}, {"source": "M2_4", "target": "R3"}, {"source": "R3", "target": "M5"}, {"source": "M5", "target": "FET"}]}, {"graph": {"interface": "SPI0 Flash", "topology": "SPI0 Flash 50MHz 2 to 5-Load Branch (Device Down) with G3 Flash Sharing Topology", "signal": "Rx", "maxVias": [{"viaPlacement": "Total Channel", "viaCount": 5}], "additionalProperties": []}, "nodes": [{"id": "CPU", "category": "Device"}, {"id": "BO", "category": "Trace", "baseName": null}, {"id": "M1", "category": "Trace", "baseName": null}, {"id": "FET Switch_1", "category": "Device"}, {"id": "M2_1", "category": "Trace", "baseName": null}, {"id": "M3_1", "category": "Trace", "baseName": null}, {"id": "R1_1", "category": "Resistor"}, {"id": "M4_1", "category": "Trace", "baseName": null}, {"id": "Flash1", "category": "Device"}, {"id": "M3_2", "category": "Trace", "baseName": null}, {"id": "R1_2", "category": "Resistor"}, {"id": "M4_2", "category": "Trace", "baseName": null}, {"id": "Flash2", "category": "Device"}, {"id": "M3_3", "category": "Trace", "baseName": null}, {"id": "R2", "category": "Resistor"}, {"id": "M5", "category": "Trace", "baseName": null}, {"id": "TPM", "category": "Device"}, {"id": "M3_4", "category": "Trace", "baseName": null}, {"id": "R3", "category": "Resistor"}, {"id": "M6", "category": "Trace", "baseName": null}, {"id": "FET", "category": "Device"}, {"id": "M2_2", "category": "Trace", "baseName": null}, {"id": "FET Switch_2", "category": "Device"}, {"id": "M7", "category": "Trace", "baseName": null}, {"id": "EC", "category": "Device"}], "links": [{"source": "CPU", "target": "BO"}, {"source": "BO", "target": "M1"}, {"source": "M1", "target": "FET Switch_1"}, {"source": "FET Switch_1", "target": "M2_1"}, {"source": "M2_1", "target": "M3_1"}, {"source": "M2_1", "target": "M3_2"}, {"source": "M2_1", "target": "M3_3"}, {"source": "M2_1", "target": "M3_4"}, {"source": "M2_1", "target": "M2_2"}, {"source": "M3_1", "target": "R1_1"}, {"source": "R1_1", "target": "M4_1"}, {"source": "M4_1", "target": "Flash1"}, {"source": "M3_2", "target": "R1_2"}, {"source": "R1_2", "target": "M4_2"}, {"source": "M4_2", "target": "Flash2"}, {"source": "M3_3", "target": "R2"}, {"source": "R2", "target": "M5"}, {"source": "M5", "target": "TPM"}, {"source": "M3_4", "target": "R3"}, {"source": "R3", "target": "M6"}, {"source": "M6", "target": "FET"}, {"source": "M2_2", "target": "FET Switch_2"}, {"source": "FET Switch_2", "target": "M7"}, {"source": "M7", "target": "EC"}]}, {"graph": {"interface": "SPI0 Flash", "topology": "SPI0 Flash 50MHz 2 to 5-Load Branch (Device Down) with G3 Flash Sharing Topology", "signal": "Tx", "maxVias": [{"viaPlacement": "Total Channel", "viaCount": 5}], "additionalProperties": []}, "nodes": [{"id": "CPU", "category": "Device"}, {"id": "BO", "category": "Trace", "baseName": null}, {"id": "M1", "category": "Trace", "baseName": null}, {"id": "FET Switch_1", "category": "Device"}, {"id": "M2_1", "category": "Trace", "baseName": null}, {"id": "M3_1", "category": "Trace", "baseName": null}, {"id": "R1_1", "category": "Resistor"}, {"id": "M4_1", "category": "Trace", "baseName": null}, {"id": "Flash1", "category": "Device"}, {"id": "M3_2", "category": "Trace", "baseName": null}, {"id": "R1_2", "category": "Resistor"}, {"id": "M4_2", "category": "Trace", "baseName": null}, {"id": "Flash2", "category": "Device"}, {"id": "M3_3", "category": "Trace", "baseName": null}, {"id": "R2", "category": "Resistor"}, {"id": "M5", "category": "Trace", "baseName": null}, {"id": "TPM", "category": "Device"}, {"id": "M3_4", "category": "Trace", "baseName": null}, {"id": "R3", "category": "Resistor"}, {"id": "M6", "category": "Trace", "baseName": null}, {"id": "FET", "category": "Device"}, {"id": "M2_2", "category": "Trace", "baseName": null}, {"id": "FET Switch_2", "category": "Device"}, {"id": "M7", "category": "Trace", "baseName": null}, {"id": "EC", "category": "Device"}], "links": [{"source": "CPU", "target": "BO"}, {"source": "BO", "target": "M1"}, {"source": "M1", "target": "FET Switch_1"}, {"source": "FET Switch_1", "target": "M2_1"}, {"source": "M2_1", "target": "M3_1"}, {"source": "M2_1", "target": "M3_2"}, {"source": "M2_1", "target": "M3_3"}, {"source": "M2_1", "target": "M3_4"}, {"source": "M2_1", "target": "M2_2"}, {"source": "M3_1", "target": "R1_1"}, {"source": "R1_1", "target": "M4_1"}, {"source": "M4_1", "target": "Flash1"}, {"source": "M3_2", "target": "R1_2"}, {"source": "R1_2", "target": "M4_2"}, {"source": "M4_2", "target": "Flash2"}, {"source": "M3_3", "target": "R2"}, {"source": "R2", "target": "M5"}, {"source": "M5", "target": "TPM"}, {"source": "M3_4", "target": "R3"}, {"source": "R3", "target": "M6"}, {"source": "M6", "target": "FET"}, {"source": "M2_2", "target": "FET Switch_2"}, {"source": "FET Switch_2", "target": "M7"}, {"source": "M7", "target": "EC"}]}, {"graph": {"interface": "SPI0 Flash", "topology": "SPI0 Flash 50MHz 2 to 3-Load Branch (Device Down) with G3 Wired-OR Topology", "signal": "Rx", "maxVias": [{"viaPlacement": "Total Channel", "viaCount": 5}], "additionalProperties": []}, "nodes": [{"id": "CPU", "category": "Device"}, {"id": "BO", "category": "Trace", "baseName": null}, {"id": "M1", "category": "Trace", "baseName": null}, {"id": "R1", "category": "Resistor"}, {"id": "M2", "category": "Trace", "baseName": null}, {"id": "M3_1", "category": "Trace", "baseName": null}, {"id": "R3", "category": "Resistor"}, {"id": "M4", "category": "Trace", "baseName": null}, {"id": "Flash1", "category": "Device"}, {"id": "M3_2", "category": "Trace", "baseName": null}, {"id": "R4", "category": "Resistor"}, {"id": "M5", "category": "Trace", "baseName": null}, {"id": "TPM", "category": "Device"}, {"id": "M6", "category": "Trace", "baseName": null}, {"id": "R2", "category": "Resistor"}, {"id": "M7", "category": "Trace", "baseName": null}, {"id": "EC", "category": "Device"}], "links": [{"source": "CPU", "target": "BO"}, {"source": "BO", "target": "M1"}, {"source": "M1", "target": "R1"}, {"source": "R1", "target": "M2"}, {"source": "M2", "target": "M3_1"}, {"source": "M2", "target": "M3_2"}, {"source": "M2", "target": "M6"}, {"source": "M3_1", "target": "R3"}, {"source": "R3", "target": "M4"}, {"source": "M4", "target": "Flash1"}, {"source": "M3_2", "target": "R4"}, {"source": "R4", "target": "M5"}, {"source": "M5", "target": "TPM"}, {"source": "M6", "target": "R2"}, {"source": "R2", "target": "M7"}, {"source": "M7", "target": "EC"}]}, {"graph": {"interface": "SPI0 Flash", "topology": "SPI0 Flash 50MHz 2 to 3-Load Branch (Device Down) with G3 Wired-OR Topology", "signal": "Tx", "maxVias": [{"viaPlacement": "Total Channel", "viaCount": 5}], "additionalProperties": []}, "nodes": [{"id": "CPU", "category": "Device"}, {"id": "BO", "category": "Trace", "baseName": null}, {"id": "M1", "category": "Trace", "baseName": null}, {"id": "R1", "category": "Resistor"}, {"id": "M2", "category": "Trace", "baseName": null}, {"id": "M3_1", "category": "Trace", "baseName": null}, {"id": "R3", "category": "Resistor"}, {"id": "M4", "category": "Trace", "baseName": null}, {"id": "Flash1", "category": "Device"}, {"id": "M3_2", "category": "Trace", "baseName": null}, {"id": "R4", "category": "Resistor"}, {"id": "M5", "category": "Trace", "baseName": null}, {"id": "TPM", "category": "Device"}, {"id": "M6", "category": "Trace", "baseName": null}, {"id": "R2", "category": "Resistor"}, {"id": "M7", "category": "Trace", "baseName": null}, {"id": "EC", "category": "Device"}], "links": [{"source": "CPU", "target": "BO"}, {"source": "BO", "target": "M1"}, {"source": "M1", "target": "R1"}, {"source": "R1", "target": "M2"}, {"source": "M2", "target": "M3_1"}, {"source": "M2", "target": "M3_2"}, {"source": "M2", "target": "M6"}, {"source": "M3_1", "target": "R3"}, {"source": "R3", "target": "M4"}, {"source": "M4", "target": "Flash1"}, {"source": "M3_2", "target": "R4"}, {"source": "R4", "target": "M5"}, {"source": "M5", "target": "TPM"}, {"source": "M6", "target": "R2"}, {"source": "R2", "target": "M7"}, {"source": "M7", "target": "EC"}]}, {"graph": {"interface": "SPI0 Flash", "topology": "SPI0 Flash 50MHz 4-Load Branch (Device Down) with G3 Wired-OR Topology", "signal": "Rx", "maxVias": [{"viaPlacement": "Total Channel", "viaCount": 5}], "additionalProperties": []}, "nodes": [{"id": "CPU", "category": "Device"}, {"id": "BO", "category": "Trace", "baseName": null}, {"id": "M1", "category": "Trace", "baseName": null}, {"id": "R1", "category": "Resistor"}, {"id": "M2", "category": "Trace", "baseName": null}, {"id": "M3_1", "category": "Trace", "baseName": null}, {"id": "R3", "category": "Resistor"}, {"id": "M4_1", "category": "Trace", "baseName": null}, {"id": "Flash1", "category": "Device"}, {"id": "M3_2", "category": "Trace", "baseName": null}, {"id": "R4", "category": "Resistor"}, {"id": "M4_2", "category": "Trace", "baseName": null}, {"id": "Flash2", "category": "Device"}, {"id": "M3_3", "category": "Trace", "baseName": null}, {"id": "R5", "category": "Resistor"}, {"id": "M5", "category": "Trace", "baseName": null}, {"id": "TPM", "category": "Device"}, {"id": "M6", "category": "Trace", "baseName": null}, {"id": "R2", "category": "Resistor"}, {"id": "M7", "category": "Trace", "baseName": null}, {"id": "EC", "category": "Device"}], "links": [{"source": "CPU", "target": "BO"}, {"source": "BO", "target": "M1"}, {"source": "M1", "target": "R1"}, {"source": "R1", "target": "M2"}, {"source": "M2", "target": "M3_1"}, {"source": "M2", "target": "M3_2"}, {"source": "M2", "target": "M3_3"}, {"source": "M2", "target": "M6"}, {"source": "M3_1", "target": "R3"}, {"source": "R3", "target": "M4_1"}, {"source": "M4_1", "target": "Flash1"}, {"source": "M3_2", "target": "R4"}, {"source": "R4", "target": "M4_2"}, {"source": "M4_2", "target": "Flash2"}, {"source": "M3_3", "target": "R5"}, {"source": "R5", "target": "M5"}, {"source": "M5", "target": "TPM"}, {"source": "M6", "target": "R2"}, {"source": "R2", "target": "M7"}, {"source": "M7", "target": "EC"}]}, {"graph": {"interface": "SPI0 Flash", "topology": "SPI0 Flash 50MHz 4-Load Branch (Device Down) with G3 Wired-OR Topology", "signal": "Tx", "maxVias": [{"viaPlacement": "Total Channel", "viaCount": 5}], "additionalProperties": []}, "nodes": [{"id": "CPU", "category": "Device"}, {"id": "BO", "category": "Trace", "baseName": null}, {"id": "M1", "category": "Trace", "baseName": null}, {"id": "R1", "category": "Resistor"}, {"id": "M2", "category": "Trace", "baseName": null}, {"id": "M3_1", "category": "Trace", "baseName": null}, {"id": "R3", "category": "Resistor"}, {"id": "M4_1", "category": "Trace", "baseName": null}, {"id": "Flash1", "category": "Device"}, {"id": "M3_2", "category": "Trace", "baseName": null}, {"id": "R4", "category": "Resistor"}, {"id": "M4_2", "category": "Trace", "baseName": null}, {"id": "Flash2", "category": "Device"}, {"id": "M3_3", "category": "Trace", "baseName": null}, {"id": "R5", "category": "Resistor"}, {"id": "M5", "category": "Trace", "baseName": null}, {"id": "TPM", "category": "Device"}, {"id": "M6", "category": "Trace", "baseName": null}, {"id": "R2", "category": "Resistor"}, {"id": "M7", "category": "Trace", "baseName": null}, {"id": "EC", "category": "Device"}], "links": [{"source": "CPU", "target": "BO"}, {"source": "BO", "target": "M1"}, {"source": "M1", "target": "R1"}, {"source": "R1", "target": "M2"}, {"source": "M2", "target": "M3_1"}, {"source": "M2", "target": "M3_2"}, {"source": "M2", "target": "M3_3"}, {"source": "M2", "target": "M6"}, {"source": "M3_1", "target": "R3"}, {"source": "R3", "target": "M4_1"}, {"source": "M4_1", "target": "Flash1"}, {"source": "M3_2", "target": "R4"}, {"source": "R4", "target": "M4_2"}, {"source": "M4_2", "target": "Flash2"}, {"source": "M3_3", "target": "R5"}, {"source": "R5", "target": "M5"}, {"source": "M5", "target": "TPM"}, {"source": "M6", "target": "R2"}, {"source": "R2", "target": "M7"}, {"source": "M7", "target": "EC"}]}, {"graph": {"interface": "SUSCLK", "topology": "SUSCLK 1-Load (Add-In Card) Topology", "signal": "Tx", "maxVias": [{"viaPlacement": "Total Channel", "viaCount": 7}], "additionalProperties": [{"totalMaxTraceLength": 279.4, "traceLength": [{"baseName": "BO", "traceLengths": [{"traces": ["BO"], "maxTraceLength": 12.7, "tlineType": ["MS", "DSL"]}]}, {"baseName": "M1", "traceLengths": [{"traces": ["M1"], "maxTraceLength": 38.1, "tlineType": ["MS", "DSL"]}]}, {"baseName": "M2", "traceLengths": [{"traces": ["M2"], "maxTraceLength": 177.8, "tlineType": ["MS", "DSL"]}]}], "pcbStackUp": [{"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 6, "variant": "For DDR5 & LPDDR5x"}], "port": []}]}, "nodes": [{"id": "CPU", "category": "Device"}, {"id": "BO", "category": "Trace", "baseName": "BO"}, {"id": "M1", "category": "Trace", "baseName": "M1"}, {"id": "R1", "category": "Resistor"}, {"id": "M2", "category": "Trace", "baseName": "M2"}, {"id": "Connector", "category": "Device"}], "links": [{"source": "CPU", "target": "BO"}, {"source": "BO", "target": "M1"}, {"source": "M1", "target": "R1"}, {"source": "R1", "target": "M2"}, {"source": "M2", "target": "Connector"}]}, {"graph": {"interface": "SUSCLK", "topology": "SUSCLK 1-Load (Device Down) Topology", "signal": "Tx", "maxVias": [{"viaPlacement": "Total Channel", "viaCount": 7}], "additionalProperties": [{"totalMaxTraceLength": 279.4, "traceLength": [{"baseName": "BO", "traceLengths": [{"traces": ["BO"], "maxTraceLength": 12.7, "tlineType": ["MS", "DSL"]}]}, {"baseName": "M1", "traceLengths": [{"traces": ["M1"], "maxTraceLength": 38.1, "tlineType": ["MS", "DSL"]}]}, {"baseName": "M2", "traceLengths": [{"traces": ["M2"], "maxTraceLength": 228.6, "tlineType": ["MS", "DSL"]}]}], "pcbStackUp": [{"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 6, "variant": "For DDR5 & LPDDR5x"}], "port": []}]}, "nodes": [{"id": "CPU", "category": "Device"}, {"id": "BO", "category": "Trace", "baseName": "BO"}, {"id": "M1", "category": "Trace", "baseName": "M1"}, {"id": "R1", "category": "Resistor"}, {"id": "M2", "category": "Trace", "baseName": "M2"}, {"id": "Device", "category": "Device"}], "links": [{"source": "CPU", "target": "BO"}, {"source": "BO", "target": "M1"}, {"source": "M1", "target": "R1"}, {"source": "R1", "target": "M2"}, {"source": "M2", "target": "Device"}]}, {"graph": {"interface": "SUSCLK", "topology": "SUSCLK 2-Load Topology", "signal": "Tx", "maxVias": [{"viaPlacement": "Total Channel", "viaCount": 7}], "additionalProperties": [{"totalMaxTraceLength": 279.4, "traceLength": [{"baseName": "BO", "traceLengths": [{"traces": ["BO"], "maxTraceLength": 12.7, "tlineType": ["MS", "DSL"]}]}, {"baseName": "M1", "traceLengths": [{"traces": ["M1"], "maxTraceLength": 38.1, "tlineType": ["MS", "DSL"]}]}, {"baseName": "M2", "traceLengths": [{"traces": ["M2"], "maxTraceLength": 228.6, "tlineType": ["MS", "DSL"]}]}, {"baseName": "M3", "traceLengths": [{"traces": ["M3"], "maxTraceLength": 228.6, "tlineType": ["MS", "DSL"]}]}], "pcbStackUp": [{"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 6, "variant": "For DDR5 & LPDDR5x"}], "port": []}]}, "nodes": [{"id": "CPU", "category": "Device"}, {"id": "BO", "category": "Trace", "baseName": "BO"}, {"id": "M1", "category": "Trace", "baseName": "M1"}, {"id": "R1_1", "category": "Resistor"}, {"id": "M2", "category": "Trace", "baseName": "M2"}, {"id": "Connector", "category": "Device"}, {"id": "R1_2", "category": "Resistor"}, {"id": "M3", "category": "Trace", "baseName": "M3"}, {"id": "Device", "category": "Device"}], "links": [{"source": "CPU", "target": "BO"}, {"source": "BO", "target": "M1"}, {"source": "M1", "target": "R1_1"}, {"source": "M1", "target": "R1_2"}, {"source": "R1_1", "target": "M2"}, {"source": "M2", "target": "Connector"}, {"source": "R1_2", "target": "M3"}, {"source": "M3", "target": "Device"}]}, {"graph": {"interface": "SUSCLK", "topology": "SUSCLK 3-Load Topology", "signal": "Tx", "maxVias": [{"viaPlacement": "Total Channel", "viaCount": 7}], "additionalProperties": [{"totalMaxTraceLength": 279.4, "traceLength": [{"baseName": "BO", "traceLengths": [{"traces": ["BO"], "maxTraceLength": 12.7, "tlineType": ["MS", "DSL"]}]}, {"baseName": "M1", "traceLengths": [{"traces": ["M1"], "maxTraceLength": 38.1, "tlineType": ["MS", "DSL"]}]}, {"baseName": "M2", "traceLengths": [{"traces": ["M2"], "maxTraceLength": 228.6, "tlineType": ["MS", "DSL"]}]}, {"baseName": "M3", "traceLengths": [{"traces": ["M3"], "maxTraceLength": 228.6, "tlineType": ["MS", "DSL"]}]}, {"baseName": "M4", "traceLengths": [{"traces": ["M4"], "maxTraceLength": 228.6, "tlineType": ["MS", "DSL"]}]}], "pcbStackUp": [{"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 6, "variant": "For DDR5 & LPDDR5x"}], "port": []}]}, "nodes": [{"id": "CPU", "category": "Device"}, {"id": "BO", "category": "Trace", "baseName": "BO"}, {"id": "M1", "category": "Trace", "baseName": "M1"}, {"id": "R1_1", "category": "Resistor"}, {"id": "M2", "category": "Trace", "baseName": "M2"}, {"id": "Connector1", "category": "Device"}, {"id": "R1_2", "category": "Resistor"}, {"id": "M3", "category": "Trace", "baseName": "M3"}, {"id": "Connector2", "category": "Device"}, {"id": "R1_3", "category": "Resistor"}, {"id": "M4", "category": "Trace", "baseName": "M4"}, {"id": "Device3", "category": "Device"}], "links": [{"source": "CPU", "target": "BO"}, {"source": "BO", "target": "M1"}, {"source": "M1", "target": "R1_1"}, {"source": "M1", "target": "R1_2"}, {"source": "M1", "target": "R1_3"}, {"source": "R1_1", "target": "M2"}, {"source": "M2", "target": "Connector1"}, {"source": "R1_2", "target": "M3"}, {"source": "M3", "target": "Connector2"}, {"source": "R1_3", "target": "M4"}, {"source": "M4", "target": "Device3"}]}, {"graph": {"interface": "SVID", "topology": "SVID 1-Load (Device Down) Topology", "signal": "Rx", "maxVias": [{"viaPlacement": "Total Channel", "viaCount": 6}], "additionalProperties": [{"totalMaxTraceLength": 304.8, "traceLength": [{"baseName": "BO", "traceLengths": [{"traces": ["BO"], "maxTraceLength": 24, "tlineType": ["MS", "DSL"]}]}, {"baseName": "M1", "traceLengths": [{"traces": ["M1"], "maxTraceLength": 52, "tlineType": ["MS", "DSL"]}]}, {"baseName": "M2", "traceLengths": [{"traces": ["M2"], "maxTraceLength": 153.8, "tlineType": ["MS", "DSL"]}]}, {"baseName": "M3", "traceLengths": [{"traces": ["M3"], "maxTraceLength": 75, "tlineType": ["MS", "DSL"]}]}], "pcbStackUp": [{"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 6, "variant": "For DDR5 & LPDDR5x"}], "port": []}]}, "nodes": [{"id": "CPU", "category": "Device"}, {"id": "BO", "category": "Trace", "baseName": "BO"}, {"id": "M1", "category": "Trace", "baseName": "M1"}, {"id": "R1", "category": "Resistor"}, {"id": "Rpu1", "category": "Resistor"}, {"id": "VDD2H_1", "category": "Rail"}, {"id": "M2", "category": "Trace", "baseName": "M2"}, {"id": "R2", "category": "Resistor"}, {"id": "Rpu2", "category": "Resistor"}, {"id": "VDD2H_2", "category": "Rail"}, {"id": "M3", "category": "Trace", "baseName": "M3"}, {"id": "IMVP", "category": "Device"}], "links": [{"source": "CPU", "target": "BO"}, {"source": "BO", "target": "M1"}, {"source": "M1", "target": "R1"}, {"source": "R1", "target": "M2"}, {"source": "R1", "target": "Rpu1"}, {"source": "Rpu1", "target": "VDD2H_1"}, {"source": "M2", "target": "R2"}, {"source": "M2", "target": "Rpu2"}, {"source": "R2", "target": "M3"}, {"source": "Rpu2", "target": "VDD2H_2"}, {"source": "M3", "target": "IMVP"}]}, {"graph": {"interface": "SVID", "topology": "SVID 1-Load (Device Down) Topology", "signal": "Tx", "maxVias": [{"viaPlacement": "Total Channel", "viaCount": 6}], "additionalProperties": [{"totalMaxTraceLength": 304.8, "traceLength": [{"baseName": "BO", "traceLengths": [{"traces": ["BO"], "maxTraceLength": 24, "tlineType": ["MS", "DSL"]}]}, {"baseName": "M1", "traceLengths": [{"traces": ["M1"], "maxTraceLength": 52, "tlineType": ["MS", "DSL"]}]}, {"baseName": "M2", "traceLengths": [{"traces": ["M2"], "maxTraceLength": 153.8, "tlineType": ["MS", "DSL"]}]}, {"baseName": "M3", "traceLengths": [{"traces": ["M3"], "maxTraceLength": 75, "tlineType": ["MS", "DSL"]}]}], "pcbStackUp": [{"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 6, "variant": "For DDR5 & LPDDR5x"}], "port": []}]}, "nodes": [{"id": "CPU", "category": "Device"}, {"id": "BO", "category": "Trace", "baseName": "BO"}, {"id": "M1", "category": "Trace", "baseName": "M1"}, {"id": "R1", "category": "Resistor"}, {"id": "Rpu1", "category": "Resistor"}, {"id": "VDD2H_1", "category": "Rail"}, {"id": "M2", "category": "Trace", "baseName": "M2"}, {"id": "R2", "category": "Resistor"}, {"id": "Rpu2", "category": "Resistor"}, {"id": "VDD2H_2", "category": "Rail"}, {"id": "M3", "category": "Trace", "baseName": "M3"}, {"id": "IMVP", "category": "Device"}], "links": [{"source": "CPU", "target": "BO"}, {"source": "BO", "target": "M1"}, {"source": "M1", "target": "R1"}, {"source": "R1", "target": "M2"}, {"source": "R1", "target": "Rpu1"}, {"source": "Rpu1", "target": "VDD2H_1"}, {"source": "M2", "target": "R2"}, {"source": "M2", "target": "Rpu2"}, {"source": "R2", "target": "M3"}, {"source": "Rpu2", "target": "VDD2H_2"}, {"source": "M3", "target": "IMVP"}]}, {"graph": {"interface": "THC-SPI", "topology": "THC-SPI 1-Load (for Touch Panel) Topology", "signal": "Rx-Tx", "maxVias": [{"viaPlacement": "Total Channel", "viaCount": 4}], "additionalProperties": [{"totalMaxTraceLength": 558.8, "traceLength": [{"baseName": "BO", "traceLengths": [{"traces": ["BO"], "maxTraceLength": 12.7, "tlineType": ["MS", "DSL"]}]}, {"baseName": "M1", "traceLengths": [{"traces": ["M1"], "maxTraceLength": 228.6, "tlineType": ["MS", "DSL"]}]}, {"baseName": "M2", "traceLengths": [{"traces": ["M2"], "maxTraceLength": 12.7, "tlineType": ["MS", "DSL"]}]}], "pcbStackUp": [{"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 6, "variant": "For DDR5 & LPDDR5x"}], "port": []}]}, "nodes": [{"id": "CPU", "category": "Device"}, {"id": "BO", "category": "Trace", "baseName": "BO"}, {"id": "M1", "category": "Trace", "baseName": "M1"}, {"id": "R1", "category": "Resistor"}, {"id": "M2", "category": "Trace", "baseName": "M2"}, {"id": "Connector", "category": "Device"}], "links": [{"source": "CPU", "target": "BO"}, {"source": "BO", "target": "M1"}, {"source": "M1", "target": "R1"}, {"source": "R1", "target": "M2"}, {"source": "M2", "target": "Connector"}]}, {"graph": {"interface": "UART", "topology": "UART0/ UART1 1-Load (Device Down) Topology", "signal": "Tx", "maxVias": [], "additionalProperties": [{"totalMaxTraceLength": 635, "traceLength": [{"baseName": "BO", "traceLengths": [{"traces": ["BO"], "maxTraceLength": 12.7, "tlineType": ["MS", "DSL"]}]}, {"baseName": "M1", "traceLengths": [{"traces": ["M1"], "maxTraceLength": 622.3, "tlineType": ["MS", "DSL"]}]}], "pcbStackUp": [{"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 6, "variant": "For DDR5 & LPDDR5x"}], "port": []}]}, "nodes": [{"id": "CPU", "category": "Device"}, {"id": "BO", "category": "Trace", "baseName": "BO"}, {"id": "M1", "category": "Trace", "baseName": "M1"}, {"id": "DEVICE", "category": "Device"}], "links": [{"source": "CPU", "target": "BO"}, {"source": "BO", "target": "M1"}, {"source": "M1", "target": "DEVICE"}]}, {"graph": {"interface": "UART", "topology": "UART0/ UART1 1-Load (Device Down) Topology", "signal": "Rx", "maxVias": [], "additionalProperties": [{"totalMaxTraceLength": 635, "traceLength": [{"baseName": "BO", "traceLengths": [{"traces": ["BO"], "maxTraceLength": 12.7, "tlineType": ["MS", "DSL"]}]}, {"baseName": "M1", "traceLengths": [{"traces": ["M1"], "maxTraceLength": 622.3, "tlineType": ["MS", "DSL"]}]}], "pcbStackUp": [{"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 6, "variant": "For DDR5 & LPDDR5x"}], "port": []}]}, "nodes": [{"id": "CPU", "category": "Device"}, {"id": "BO", "category": "Trace", "baseName": "BO"}, {"id": "M1", "category": "Trace", "baseName": "M1"}, {"id": "DEVICE", "category": "Device"}], "links": [{"source": "CPU", "target": "BO"}, {"source": "BO", "target": "M1"}, {"source": "M1", "target": "DEVICE"}]}, {"graph": {"interface": "UART", "topology": "UART2 1-Load (Device Down) Topology", "signal": "Tx", "maxVias": [], "additionalProperties": [{"totalMaxTraceLength": 635, "traceLength": [{"baseName": "BO", "traceLengths": [{"traces": ["BO"], "maxTraceLength": 12.7, "tlineType": ["MS", "DSL"]}]}, {"baseName": "M1", "traceLengths": [{"traces": ["M1"], "maxTraceLength": 622.3, "tlineType": ["MS", "DSL"]}]}, {"baseName": "M2", "traceLengths": [{"traces": ["M2"], "maxTraceLength": 609.6, "tlineType": ["MS", "DSL"]}]}], "pcbStackUp": [{"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 6, "variant": "For DDR5 & LPDDR5x"}], "port": []}]}, "nodes": [{"id": "TX", "category": "Device"}, {"id": "BO", "category": "Trace", "baseName": "BO"}, {"id": "R1", "category": "Resistor"}, {"id": "M1", "category": "Trace", "baseName": "M1"}, {"id": "M2", "category": "Trace", "baseName": "M2"}, {"id": "RX", "category": "Device"}], "links": [{"source": "TX", "target": "BO"}, {"source": "BO", "target": "R1"}, {"source": "R1", "target": "M1"}, {"source": "M1", "target": "M2"}, {"source": "M2", "target": "RX"}]}, {"graph": {"interface": "UART", "topology": "UART2 1-Load (Device Down) Topology", "signal": "Rx", "maxVias": [], "additionalProperties": [{"totalMaxTraceLength": 635, "traceLength": [{"baseName": "BO", "traceLengths": [{"traces": ["BO"], "maxTraceLength": 12.7, "tlineType": ["MS", "DSL"]}]}, {"baseName": "M1", "traceLengths": [{"traces": ["M1"], "maxTraceLength": 622.3, "tlineType": ["MS", "DSL"]}]}, {"baseName": "M2", "traceLengths": [{"traces": ["M2"], "maxTraceLength": 609.6, "tlineType": ["MS", "DSL"]}]}], "pcbStackUp": [{"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 6, "variant": "For DDR5 & LPDDR5x"}], "port": []}]}, "nodes": [{"id": "RX", "category": "Device"}, {"id": "BO", "category": "Trace", "baseName": "BO"}, {"id": "M1", "category": "Trace", "baseName": "M1"}, {"id": "R2", "category": "Resistor"}, {"id": "M2", "category": "Trace", "baseName": "M2"}, {"id": "TX", "category": "Device"}], "links": [{"source": "RX", "target": "BO"}, {"source": "BO", "target": "M1"}, {"source": "M1", "target": "R2"}, {"source": "R2", "target": "M2"}, {"source": "M2", "target": "TX"}]}, {"graph": {"interface": "UFS Reference Clock", "topology": "UFS Reference Clock 1-load (Device Down) Topology", "signal": "Tx", "maxVias": [{"viaPlacement": "Total Channel", "viaCount": 3}], "additionalProperties": [{"totalMaxTraceLength": 203.2, "traceLength": [{"baseName": "BO", "traceLengths": [{"traces": ["BO"], "maxTraceLength": 12.7, "tlineType": ["MS", "DSL"]}]}, {"baseName": "M1", "traceLengths": [{"traces": ["M1"], "maxTraceLength": 165.1, "tlineType": ["MS", "DSL"]}]}, {"baseName": "M2", "traceLengths": [{"traces": ["M2"], "maxTraceLength": 25.4, "tlineType": ["MS", "DSL"]}]}], "pcbStackUp": [{"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 6, "variant": "For DDR5 & LPDDR5x"}], "port": []}]}, "nodes": [{"id": "CPU", "category": "Device"}, {"id": "BO", "category": "Trace", "baseName": "BO"}, {"id": "M1", "category": "Trace", "baseName": "M1"}, {"id": "R1", "category": "Resistor"}, {"id": "M2", "category": "Trace", "baseName": "M2"}, {"id": "Device", "category": "Device"}, {"id": "R2", "category": "Resistor"}, {"id": "GND", "category": "Ground"}], "links": [{"source": "CPU", "target": "BO"}, {"source": "BO", "target": "M1"}, {"source": "M1", "target": "R1"}, {"source": "R1", "target": "M2"}, {"source": "M2", "target": "Device"}, {"source": "R2", "target": "GND"}, {"source": "R1", "target": "R2"}]}, {"graph": {"interface": "UFS Reference Clock", "topology": "UFS Reference Clock 1-load (M.2 Connector) Topology", "signal": "Tx", "maxVias": [{"viaPlacement": "Total Channel", "viaCount": 3}], "additionalProperties": [{"totalMaxTraceLength": 203.2, "traceLength": [{"baseName": "BO", "traceLengths": [{"traces": ["BO"], "maxTraceLength": 12.7, "tlineType": ["MS", "DSL"]}]}, {"baseName": "M1", "traceLengths": [{"traces": ["M1"], "maxTraceLength": 165.1, "tlineType": ["MS", "DSL"]}]}, {"baseName": "M2", "traceLengths": [{"traces": ["M2"], "maxTraceLength": 25.4, "tlineType": ["MS", "DSL"]}]}], "pcbStackUp": [{"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 6, "variant": "For DDR5 & LPDDR5x"}], "port": []}]}, "nodes": [{"id": "CPU", "category": "Device"}, {"id": "BO", "category": "Trace", "baseName": "BO"}, {"id": "M1", "category": "Trace", "baseName": "M1"}, {"id": "R1", "category": "Resistor"}, {"id": "M2", "category": "Trace", "baseName": "M2"}, {"id": "Connector", "category": "Device"}, {"id": "R2", "category": "Resistor"}, {"id": "GND", "category": "Ground"}, {"id": "C", "category": "Capacitor"}, {"id": "GND1", "category": "Ground"}], "links": [{"source": "CPU", "target": "BO"}, {"source": "BO", "target": "M1"}, {"source": "M1", "target": "R1"}, {"source": "R1", "target": "M2"}, {"source": "M2", "target": "Connector"}, {"source": "R2", "target": "GND"}, {"source": "R1", "target": "R2"}, {"source": "R1", "target": "C"}, {"source": "C", "target": "GND1"}]}, {"graph": {"interface": "DDR5", "topology": "SODIMM 1DPC Type-3", "signal": "CA/CS", "maxVias": [{"viaPlacement": "", "viaCount": 2}], "additionalProperties": [{"material": "Standard Loss (SL)", "totalMaxTraceLength": 100, "channels": ["CH-0", "CH-1"], "location": [], "traceLength": [{"baseName": "BO1", "traceLengths": [{"traces": ["BO1"], "maxTraceLength": 6.5, "tlineType": ["MS"]}]}, {"baseName": "BO2", "traceLengths": [{"traces": ["BO2"], "maxTraceLength": 10, "tlineType": ["SL"]}]}, {"baseName": "M", "traceLengths": [{"traces": ["M"], "maxTraceLength": null, "tlineType": ["SL"]}]}, {"baseName": "BI", "traceLengths": [{"traces": ["BI"], "maxTraceLength": 2, "tlineType": ["MS"]}]}], "pcbStackUp": [{"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 6, "variant": "For DDR5 & LPDDR5x"}], "port": []}]}, "nodes": [{"id": "SoC", "category": "Device"}, {"id": "BO1", "category": "Trace", "baseName": "BO1"}, {"id": "VIA1", "category": "Via"}, {"id": "BO2", "category": "Trace", "baseName": "BO2"}, {"id": "M", "category": "Trace", "baseName": "M"}, {"id": "VIA2", "category": "Via"}, {"id": "BI", "category": "Trace", "baseName": "BI"}, {"id": "Connector", "category": "Device"}], "links": [{"source": "SoC", "target": "BO1"}, {"source": "BO1", "target": "VIA1"}, {"source": "VIA1", "target": "BO2"}, {"source": "BO2", "target": "M"}, {"source": "M", "target": "VIA2"}, {"source": "VIA2", "target": "BI"}, {"source": "BI", "target": "Connector"}]}, {"graph": {"interface": "DDR5", "topology": "SODIMM 1DPC Type-3", "signal": "CLK", "maxVias": [{"viaPlacement": "", "viaCount": 2}], "additionalProperties": [{"material": "Standard Loss (SL)", "totalMaxTraceLength": 100, "channels": ["CH-0", "CH-1"], "location": [], "traceLength": [{"baseName": "BO1", "traceLengths": [{"traces": ["BO1"], "maxTraceLength": 6.5, "tlineType": ["MS"]}]}, {"baseName": "BO2", "traceLengths": [{"traces": ["BO2"], "maxTraceLength": 3.5, "tlineType": ["SL"]}]}, {"baseName": "M", "traceLengths": [{"traces": ["M"], "maxTraceLength": null, "tlineType": ["SL"]}]}, {"baseName": "BI", "traceLengths": [{"traces": ["BI"], "maxTraceLength": 3, "tlineType": ["MS"]}]}], "pcbStackUp": [{"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 6, "variant": "For DDR5 & LPDDR5x"}], "port": []}]}, "nodes": [{"id": "SoC", "category": "Device"}, {"id": "BO1", "category": "Trace", "baseName": "BO1"}, {"id": "VIA1", "category": "Via"}, {"id": "BO2", "category": "Trace", "baseName": "BO2"}, {"id": "M", "category": "Trace", "baseName": "M"}, {"id": "VIA2", "category": "Via"}, {"id": "BI", "category": "Trace", "baseName": "BI"}, {"id": "Connector", "category": "Device"}], "links": [{"source": "SoC", "target": "BO1"}, {"source": "BO1", "target": "VIA1"}, {"source": "VIA1", "target": "BO2"}, {"source": "BO2", "target": "M"}, {"source": "M", "target": "VIA2"}, {"source": "VIA2", "target": "BI"}, {"source": "BI", "target": "Connector"}]}, {"graph": {"interface": "DDR5", "topology": "SODIMM 1DPC Type-3", "signal": "DQ", "maxVias": [{"viaPlacement": "", "viaCount": 2}], "additionalProperties": []}, "nodes": [{"id": "SoC", "category": "Device"}, {"id": "BO1", "category": "Trace", "baseName": null}, {"id": "VIA1", "category": "Via"}, {"id": "BO2", "category": "Trace", "baseName": null}, {"id": "BO3", "category": "Trace", "baseName": null}, {"id": "M", "category": "Trace", "baseName": null}, {"id": "VIA2", "category": "Via"}, {"id": "BI", "category": "Trace", "baseName": null}, {"id": "Connector", "category": "Device"}], "links": [{"source": "SoC", "target": "BO1"}, {"source": "BO1", "target": "VIA1"}, {"source": "VIA1", "target": "BO2"}, {"source": "BO2", "target": "BO3"}, {"source": "BO3", "target": "M"}, {"source": "M", "target": "VIA2"}, {"source": "VIA2", "target": "BI"}, {"source": "BI", "target": "Connector"}]}, {"graph": {"interface": "DDR5", "topology": "SODIMM 1DPC Type-3", "signal": "DQS", "maxVias": [{"viaPlacement": "", "viaCount": 2}], "additionalProperties": []}, "nodes": [{"id": "SoC", "category": "Device"}, {"id": "BO1", "category": "Trace", "baseName": null}, {"id": "VIA1", "category": "Via"}, {"id": "BO2", "category": "Trace", "baseName": null}, {"id": "BO3", "category": "Trace", "baseName": null}, {"id": "M", "category": "Trace", "baseName": null}, {"id": "VIA2", "category": "Via"}, {"id": "BI", "category": "Trace", "baseName": null}, {"id": "Connector", "category": "Device"}], "links": [{"source": "SoC", "target": "BO1"}, {"source": "BO1", "target": "VIA1"}, {"source": "VIA1", "target": "BO2"}, {"source": "BO2", "target": "BO3"}, {"source": "BO3", "target": "M"}, {"source": "M", "target": "VIA2"}, {"source": "VIA2", "target": "BI"}, {"source": "BI", "target": "Connector"}]}, {"graph": {"interface": "DDR5", "topology": "SODIMM 1DPC Type-3", "signal": "RCOMP", "maxVias": [{"viaPlacement": "", "viaCount": 1}], "additionalProperties": [{"material": "Standard Loss (SL)", "totalMaxTraceLength": 9, "channels": ["MISC"], "location": [], "traceLength": [{"baseName": "M", "traceLengths": [{"traces": ["M"], "maxTraceLength": 9, "tlineType": ["MS", "SL"]}]}], "pcbStackUp": [{"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 6, "variant": "For DDR5 & LPDDR5x"}], "port": []}]}, "nodes": [{"id": "SoC", "category": "Device"}, {"id": "Via1", "category": "Via"}, {"id": "M", "category": "Trace", "baseName": "M"}, {"id": "Resistor", "category": "Resistor"}, {"id": "GND", "category": "Ground"}], "links": [{"source": "SoC", "target": "Via1"}, {"source": "Via1", "target": "M"}, {"source": "M", "target": "Resistor"}, {"source": "Resistor", "target": "GND"}]}, {"graph": {"interface": "DDR5", "topology": "SODIMM 1DPC Type-3", "signal": "RESET", "maxVias": [], "additionalProperties": [{"material": "Standard Loss (SL)", "totalMaxTraceLength": 150, "channels": ["MISC"], "location": [], "traceLength": [{"baseName": "BO1", "traceLengths": [{"traces": ["BO1"], "maxTraceLength": 3.5, "tlineType": ["MS"]}]}, {"baseName": "M", "traceLengths": [{"traces": ["M"], "maxTraceLength": null, "tlineType": ["SL"]}]}, {"baseName": "BI", "traceLengths": [{"traces": ["BI"], "maxTraceLength": 4, "tlineType": ["MS"]}]}, {"baseName": "BO2", "traceLengths": [{"traces": ["BO2"], "maxTraceLength": 9, "tlineType": ["SL"]}]}], "pcbStackUp": [{"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 6, "variant": "For DDR5 & LPDDR5x"}], "port": []}]}, "nodes": [{"id": "SoC", "category": "Device"}, {"id": "BO1", "category": "Trace", "baseName": "BO1"}, {"id": "Via1", "category": "Via"}, {"id": "BO2", "category": "Trace", "baseName": "BO2"}, {"id": "M", "category": "Trace", "baseName": "M"}, {"id": "VIA", "category": "Via"}, {"id": "R1", "category": "Resistor"}, {"id": "VDD2", "category": "Rail"}, {"id": "R2", "category": "Resistor"}, {"id": "C1", "category": "Capacitor"}, {"id": "GND", "category": "Ground"}, {"id": "Via2", "category": "Via"}, {"id": "BI", "category": "Trace", "baseName": "BI"}, {"id": "Connector", "category": "Device"}], "links": [{"source": "SoC", "target": "BO1"}, {"source": "BO1", "target": "Via1"}, {"source": "Via1", "target": "BO2"}, {"source": "BO2", "target": "M"}, {"source": "M", "target": "VIA"}, {"source": "VIA", "target": "R1"}, {"source": "VIA", "target": "R2"}, {"source": "R1", "target": "VDD2"}, {"source": "R2", "target": "C1"}, {"source": "R2", "target": "Via2"}, {"source": "C1", "target": "GND"}, {"source": "Via2", "target": "BI"}, {"source": "BI", "target": "Connector"}]}, {"graph": {"interface": "LPDDR5/x", "topology": "MD x32 Type-3", "signal": "CA/CS", "maxVias": [{"viaPlacement": "", "viaCount": 2}], "additionalProperties": [{"material": "Standard Loss (SL)", "totalMaxTraceLength": 70, "channels": ["CH-0", "CH-1", "CH-2", "CH-3"], "location": [], "traceLength": [{"baseName": "BO1", "traceLengths": [{"traces": ["BO1"], "maxTraceLength": 6.5, "tlineType": ["MS"]}]}, {"baseName": "BO2", "traceLengths": [{"traces": ["BO2"], "maxTraceLength": 7.2, "tlineType": ["SL"]}]}, {"baseName": "M", "traceLengths": [{"traces": ["M"], "maxTraceLength": null, "tlineType": ["SL"]}]}, {"baseName": "BI1", "traceLengths": [{"traces": ["BI1"], "maxTraceLength": 13, "tlineType": ["SL"]}]}, {"baseName": "BI2", "traceLengths": [{"traces": ["BI2"], "maxTraceLength": 0.5, "tlineType": ["MS"]}]}], "pcbStackUp": [{"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 6, "variant": "For DDR5 & LPDDR5x"}], "port": []}]}, "nodes": [{"id": "SoC", "category": "Device"}, {"id": "BO1", "category": "Trace", "baseName": "BO1"}, {"id": "Via1", "category": "Via"}, {"id": "BO2", "category": "Trace", "baseName": "BO2"}, {"id": "M", "category": "Trace", "baseName": "M"}, {"id": "BI1", "category": "Trace", "baseName": "BI1"}, {"id": "Via2", "category": "Via"}, {"id": "BI2", "category": "Trace", "baseName": "BI2"}, {"id": "DRAM", "category": "Device"}], "links": [{"source": "SoC", "target": "BO1"}, {"source": "BO1", "target": "Via1"}, {"source": "Via1", "target": "BO2"}, {"source": "BO2", "target": "M"}, {"source": "M", "target": "BI1"}, {"source": "BI1", "target": "Via2"}, {"source": "Via2", "target": "BI2"}, {"source": "BI2", "target": "DRAM"}]}, {"graph": {"interface": "LPDDR5/x", "topology": "MD x32 Type-3", "signal": "CLK", "maxVias": [{"viaPlacement": "", "viaCount": 2}], "additionalProperties": [{"material": "Standard Loss (SL)", "totalMaxTraceLength": 70, "channels": ["CH-0", "CH-1", "CH-2", "CH-3"], "location": [], "traceLength": [{"baseName": "BO1", "traceLengths": [{"traces": ["BO1"], "maxTraceLength": 5.5, "tlineType": ["MS"]}]}, {"baseName": "BO2", "traceLengths": [{"traces": ["BO2"], "maxTraceLength": 5, "tlineType": ["SL"]}]}, {"baseName": "M", "traceLengths": [{"traces": ["M"], "maxTraceLength": null, "tlineType": ["SL"]}]}, {"baseName": "BI1", "traceLengths": [{"traces": ["BI1"], "maxTraceLength": 10, "tlineType": ["SL"]}]}, {"baseName": "BI2", "traceLengths": [{"traces": ["BI2"], "maxTraceLength": 0.5, "tlineType": ["MS"]}]}], "pcbStackUp": [{"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 6, "variant": "For DDR5 & LPDDR5x"}], "port": []}]}, "nodes": [{"id": "SoC", "category": "Device"}, {"id": "BO1", "category": "Trace", "baseName": "BO1"}, {"id": "Via1", "category": "Via"}, {"id": "BO2", "category": "Trace", "baseName": "BO2"}, {"id": "M", "category": "Trace", "baseName": "M"}, {"id": "BI1", "category": "Trace", "baseName": "BI1"}, {"id": "Via2", "category": "Via"}, {"id": "BI2", "category": "Trace", "baseName": "BI2"}, {"id": "DRAM", "category": "Device"}], "links": [{"source": "SoC", "target": "BO1"}, {"source": "BO1", "target": "Via1"}, {"source": "Via1", "target": "BO2"}, {"source": "BO2", "target": "M"}, {"source": "M", "target": "BI1"}, {"source": "BI1", "target": "Via2"}, {"source": "Via2", "target": "BI2"}, {"source": "BI2", "target": "DRAM"}]}, {"graph": {"interface": "LPDDR5/x", "topology": "MD x32 Type-3", "signal": "DQ", "maxVias": [{"viaPlacement": "", "viaCount": 2}], "additionalProperties": []}, "nodes": [{"id": "SoC", "category": "Device"}, {"id": "BO1", "category": "Trace", "baseName": null}, {"id": "Via1", "category": "Via"}, {"id": "BO2", "category": "Trace", "baseName": null}, {"id": "M", "category": "Trace", "baseName": null}, {"id": "Via2", "category": "Via"}, {"id": "BI2", "category": "Trace", "baseName": null}, {"id": "DRAM", "category": "Device"}], "links": [{"source": "SoC", "target": "BO1"}, {"source": "BO1", "target": "Via1"}, {"source": "Via1", "target": "BO2"}, {"source": "BO2", "target": "M"}, {"source": "M", "target": "Via2"}, {"source": "Via2", "target": "BI2"}, {"source": "BI2", "target": "DRAM"}]}, {"graph": {"interface": "LPDDR5/x", "topology": "MD x32 Type-3", "signal": "DQS", "maxVias": [], "additionalProperties": []}, "nodes": [{"id": "SoC", "category": "Device"}, {"id": "BO1", "category": "Trace", "baseName": null}, {"id": "Via1", "category": "Via"}, {"id": "BO2", "category": "Trace", "baseName": null}, {"id": "M", "category": "Trace", "baseName": null}, {"id": "Via2", "category": "Via"}, {"id": "BI2", "category": "Trace", "baseName": null}, {"id": "DRAM", "category": "Device"}], "links": [{"source": "SoC", "target": "BO1"}, {"source": "BO1", "target": "Via1"}, {"source": "Via1", "target": "BO2"}, {"source": "BO2", "target": "M"}, {"source": "M", "target": "Via2"}, {"source": "Via2", "target": "BI2"}, {"source": "BI2", "target": "DRAM"}]}, {"graph": {"interface": "LPDDR5/x", "topology": "MD x32 Type-3", "signal": "WCK", "maxVias": [{"viaPlacement": "", "viaCount": 2}], "additionalProperties": []}, "nodes": [{"id": "SoC", "category": "Device"}, {"id": "BO1", "category": "Trace", "baseName": null}, {"id": "Via1", "category": "Via"}, {"id": "BO2", "category": "Trace", "baseName": null}, {"id": "M", "category": "Trace", "baseName": null}, {"id": "Via2", "category": "Via"}, {"id": "BI2", "category": "Trace", "baseName": null}, {"id": "DRAM", "category": "Device"}], "links": [{"source": "SoC", "target": "BO1"}, {"source": "BO1", "target": "Via1"}, {"source": "Via1", "target": "BO2"}, {"source": "BO2", "target": "M"}, {"source": "M", "target": "Via2"}, {"source": "Via2", "target": "BI2"}, {"source": "BI2", "target": "DRAM"}]}, {"graph": {"interface": "LPDDR5/x", "topology": "MD x32 Type-3", "signal": "RCOMP", "maxVias": [{"viaPlacement": "", "viaCount": 1}], "additionalProperties": [{"material": "Standard Loss (SL)", "totalMaxTraceLength": 9, "channels": ["MISC"], "location": [], "traceLength": [{"baseName": "M", "traceLengths": [{"traces": ["M"], "maxTraceLength": 9, "tlineType": ["MS", "SL"]}]}], "pcbStackUp": [{"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 6, "variant": "For DDR5 & LPDDR5x"}], "port": []}]}, "nodes": [{"id": "SoC", "category": "Device"}, {"id": "Via1", "category": "Via"}, {"id": "M", "category": "Trace", "baseName": "M"}, {"id": "Resistor", "category": "Resistor"}, {"id": "GND", "category": "Ground"}], "links": [{"source": "SoC", "target": "Via1"}, {"source": "Via1", "target": "M"}, {"source": "M", "target": "Resistor"}, {"source": "Resistor", "target": "GND"}]}, {"graph": {"interface": "LPDDR5/x", "topology": "MD x32 Type-3", "signal": "RESET", "maxVias": [], "additionalProperties": [{"material": "Standard Loss (SL)", "totalMaxTraceLength": 200, "channels": ["MISC"], "location": [], "traceLength": [{"baseName": "BO1", "traceLengths": [{"traces": ["BO1"], "maxTraceLength": 13, "tlineType": ["MS"]}]}, {"baseName": "BO2", "traceLengths": [{"traces": ["BO2"], "maxTraceLength": null, "tlineType": ["SL"]}]}, {"baseName": "M", "traceLengths": [{"traces": ["M"], "maxTraceLength": null, "tlineType": ["SL"]}]}], "pcbStackUp": [{"pcbType": "Type-3", "pcbThickness": "0.8mm", "pcbLayerCount": 6, "variant": "For DDR5 & LPDDR5x"}], "port": []}]}, "nodes": [{"id": "SoC", "category": "Device"}, {"id": "BO1", "category": "Trace", "baseName": "BO1"}, {"id": "Via1", "category": "Via"}, {"id": "BO2", "category": "Trace", "baseName": "BO2"}, {"id": "M", "category": "Trace", "baseName": "M"}, {"id": "VIA", "category": "Via"}, {"id": "R1", "category": "Resistor"}, {"id": "VDD2", "category": "Rail"}, {"id": "R2", "category": "Resistor"}, {"id": "C1", "category": "Capacitor"}, {"id": "GND", "category": "Ground"}, {"id": "Via2", "category": "Via"}, {"id": "BI1_1", "category": "Trace", "baseName": null}, {"id": "DRAM0", "category": "Device"}, {"id": "BI2_1", "category": "Trace", "baseName": null}, {"id": "Via3", "category": "Via"}, {"id": "BI1_2", "category": "Trace", "baseName": null}, {"id": "DRAM1", "category": "Device"}], "links": [{"source": "SoC", "target": "BO1"}, {"source": "BO1", "target": "Via1"}, {"source": "Via1", "target": "BO2"}, {"source": "BO2", "target": "M"}, {"source": "M", "target": "VIA"}, {"source": "VIA", "target": "R1"}, {"source": "VIA", "target": "R2"}, {"source": "R1", "target": "VDD2"}, {"source": "R2", "target": "C1"}, {"source": "R2", "target": "Via2"}, {"source": "C1", "target": "GND"}, {"source": "Via2", "target": "BI1_1"}, {"source": "Via2", "target": "BI2_1"}, {"source": "BI1_1", "target": "DRAM0"}, {"source": "BI2_1", "target": "Via3"}, {"source": "Via3", "target": "BI1_2"}, {"source": "BI1_2", "target": "DRAM1"}]}]}