{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1674252313689 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1674252313689 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jan 21 01:05:13 2023 " "Processing started: Sat Jan 21 01:05:13 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1674252313689 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1674252313689 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off cpu16 -c cpu16 " "Command: quartus_map --read_settings_files=on --write_settings_files=off cpu16 -c cpu16" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1674252313689 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1674252314421 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2x1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux2x1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2x1 " "Found entity 1: mux2x1" {  } { { "mux2x1.v" "" { Text "D:/org/CSE343-Computer-Organization/FinalProject/Verilog/mux2x1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1674252314810 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1674252314810 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu1bit.v 1 1 " "Found 1 design units, including 1 entities, in source file alu1bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu1Bit " "Found entity 1: alu1Bit" {  } { { "alu1Bit.v" "" { Text "D:/org/CSE343-Computer-Organization/FinalProject/Verilog/alu1Bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1674252314818 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1674252314818 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu1bitlsb.v 1 1 " "Found 1 design units, including 1 entities, in source file alu1bitlsb.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu1BitLsb " "Found entity 1: alu1BitLsb" {  } { { "alu1BitLsb.v" "" { Text "D:/org/CSE343-Computer-Organization/FinalProject/Verilog/alu1BitLsb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1674252314822 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1674252314822 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu1bitmsb.v 1 1 " "Found 1 design units, including 1 entities, in source file alu1bitmsb.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu1BitMsb " "Found entity 1: alu1BitMsb" {  } { { "alu1BitMsb.v" "" { Text "D:/org/CSE343-Computer-Organization/FinalProject/Verilog/alu1BitMsb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1674252314826 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1674252314826 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu2bit.v 1 1 " "Found 1 design units, including 1 entities, in source file alu2bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu2Bit " "Found entity 1: alu2Bit" {  } { { "alu2Bit.v" "" { Text "D:/org/CSE343-Computer-Organization/FinalProject/Verilog/alu2Bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1674252314830 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1674252314830 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu4bit.v 1 1 " "Found 1 design units, including 1 entities, in source file alu4bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu4Bit " "Found entity 1: alu4Bit" {  } { { "alu4Bit.v" "" { Text "D:/org/CSE343-Computer-Organization/FinalProject/Verilog/alu4Bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1674252314834 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1674252314834 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu16.v 1 1 " "Found 1 design units, including 1 entities, in source file alu16.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu16 " "Found entity 1: alu16" {  } { { "alu16.v" "" { Text "D:/org/CSE343-Computer-Organization/FinalProject/Verilog/alu16.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1674252314838 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1674252314838 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladder.v 1 1 " "Found 1 design units, including 1 entities, in source file fulladder.v" { { "Info" "ISGN_ENTITY_NAME" "1 fullAdder " "Found entity 1: fullAdder" {  } { { "fullAdder.v" "" { Text "D:/org/CSE343-Computer-Organization/FinalProject/Verilog/fullAdder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1674252314842 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1674252314842 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "halfadder.v 1 1 " "Found 1 design units, including 1 entities, in source file halfadder.v" { { "Info" "ISGN_ENTITY_NAME" "1 halfAdder " "Found entity 1: halfAdder" {  } { { "halfAdder.v" "" { Text "D:/org/CSE343-Computer-Organization/FinalProject/Verilog/halfAdder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1674252314850 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1674252314850 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4x1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux4x1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux4x1 " "Found entity 1: mux4x1" {  } { { "mux4x1.v" "" { Text "D:/org/CSE343-Computer-Organization/FinalProject/Verilog/mux4x1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1674252314854 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1674252314854 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux8x1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux8x1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux8x1 " "Found entity 1: mux8x1" {  } { { "mux8x1.v" "" { Text "D:/org/CSE343-Computer-Organization/FinalProject/Verilog/mux8x1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1674252314858 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1674252314858 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "barrelshifter.v 1 1 " "Found 1 design units, including 1 entities, in source file barrelshifter.v" { { "Info" "ISGN_ENTITY_NAME" "1 barrelShifter " "Found entity 1: barrelShifter" {  } { { "barrelShifter.v" "" { Text "D:/org/CSE343-Computer-Organization/FinalProject/Verilog/barrelShifter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1674252314866 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1674252314866 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "barrelshifterl1.v 1 1 " "Found 1 design units, including 1 entities, in source file barrelshifterl1.v" { { "Info" "ISGN_ENTITY_NAME" "1 barrelShifterL1 " "Found entity 1: barrelShifterL1" {  } { { "barrelShifterL1.v" "" { Text "D:/org/CSE343-Computer-Organization/FinalProject/Verilog/barrelShifterL1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1674252314870 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1674252314870 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "barrelshifterl2.v 1 1 " "Found 1 design units, including 1 entities, in source file barrelshifterl2.v" { { "Info" "ISGN_ENTITY_NAME" "1 barrelShifterL2 " "Found entity 1: barrelShifterL2" {  } { { "barrelShifterL2.v" "" { Text "D:/org/CSE343-Computer-Organization/FinalProject/Verilog/barrelShifterL2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1674252314874 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1674252314874 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "barrelshifterl3.v 1 1 " "Found 1 design units, including 1 entities, in source file barrelshifterl3.v" { { "Info" "ISGN_ENTITY_NAME" "1 barrelShifterL3 " "Found entity 1: barrelShifterL3" {  } { { "barrelShifterL3.v" "" { Text "D:/org/CSE343-Computer-Organization/FinalProject/Verilog/barrelShifterL3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1674252314882 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1674252314882 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "barrelshifterl4.v 1 1 " "Found 1 design units, including 1 entities, in source file barrelshifterl4.v" { { "Info" "ISGN_ENTITY_NAME" "1 barrelShifterL4 " "Found entity 1: barrelShifterL4" {  } { { "barrelShifterL4.v" "" { Text "D:/org/CSE343-Computer-Organization/FinalProject/Verilog/barrelShifterL4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1674252314890 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1674252314890 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "barrelshiftertest.v 1 1 " "Found 1 design units, including 1 entities, in source file barrelshiftertest.v" { { "Info" "ISGN_ENTITY_NAME" "1 barrelShifterTest " "Found entity 1: barrelShifterTest" {  } { { "barrelShifterTest.v" "" { Text "D:/org/CSE343-Computer-Organization/FinalProject/Verilog/barrelShifterTest.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1674252314902 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1674252314902 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu16test.v 1 1 " "Found 1 design units, including 1 entities, in source file alu16test.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu16Testbench " "Found entity 1: alu16Testbench" {  } { { "alu16Test.v" "" { Text "D:/org/CSE343-Computer-Organization/FinalProject/Verilog/alu16Test.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1674252314906 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1674252314906 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mirror.v 1 1 " "Found 1 design units, including 1 entities, in source file mirror.v" { { "Info" "ISGN_ENTITY_NAME" "1 mirror " "Found entity 1: mirror" {  } { { "mirror.v" "" { Text "D:/org/CSE343-Computer-Organization/FinalProject/Verilog/mirror.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1674252314914 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1674252314914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux16bit2x1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux16bit2x1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux16Bit2x1 " "Found entity 1: mux16Bit2x1" {  } { { "mux16Bit2x1.v" "" { Text "D:/org/CSE343-Computer-Organization/FinalProject/Verilog/mux16Bit2x1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1674252314918 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1674252314918 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shifter.v 1 1 " "Found 1 design units, including 1 entities, in source file shifter.v" { { "Info" "ISGN_ENTITY_NAME" "1 shifter " "Found entity 1: shifter" {  } { { "shifter.v" "" { Text "D:/org/CSE343-Computer-Organization/FinalProject/Verilog/shifter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1674252314926 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1674252314926 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "zeroChecker.v " "Can't analyze file -- file zeroChecker.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1674252314930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registerfile.v 1 1 " "Found 1 design units, including 1 entities, in source file registerfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 registerFile " "Found entity 1: registerFile" {  } { { "registerFile.v" "" { Text "D:/org/CSE343-Computer-Organization/FinalProject/Verilog/registerFile.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1674252314938 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1674252314938 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datamemory.v 1 1 " "Found 1 design units, including 1 entities, in source file datamemory.v" { { "Info" "ISGN_ENTITY_NAME" "1 dataMemory " "Found entity 1: dataMemory" {  } { { "dataMemory.v" "" { Text "D:/org/CSE343-Computer-Organization/FinalProject/Verilog/dataMemory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1674252314942 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1674252314942 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips16.v 1 1 " "Found 1 design units, including 1 entities, in source file mips16.v" { { "Info" "ISGN_ENTITY_NAME" "1 mips16 " "Found entity 1: mips16" {  } { { "mips16.v" "" { Text "D:/org/CSE343-Computer-Organization/FinalProject/Verilog/mips16.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1674252314946 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1674252314946 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "insmemory.v 1 1 " "Found 1 design units, including 1 entities, in source file insmemory.v" { { "Info" "ISGN_ENTITY_NAME" "1 insMemory " "Found entity 1: insMemory" {  } { { "insMemory.v" "" { Text "D:/org/CSE343-Computer-Organization/FinalProject/Verilog/insMemory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1674252314954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1674252314954 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "jal JAL mainControl.v(13) " "Verilog HDL Declaration information at mainControl.v(13): object \"jal\" differs only in case from object \"JAL\" in the same scope" {  } { { "mainControl.v" "" { Text "D:/org/CSE343-Computer-Organization/FinalProject/Verilog/mainControl.v" 13 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1674252314958 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "sll SLL mainControl.v(11) " "Verilog HDL Declaration information at mainControl.v(11): object \"sll\" differs only in case from object \"SLL\" in the same scope" {  } { { "mainControl.v" "" { Text "D:/org/CSE343-Computer-Organization/FinalProject/Verilog/mainControl.v" 11 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1674252314958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "maincontrol.v 1 1 " "Found 1 design units, including 1 entities, in source file maincontrol.v" { { "Info" "ISGN_ENTITY_NAME" "1 mainControl " "Found entity 1: mainControl" {  } { { "mainControl.v" "" { Text "D:/org/CSE343-Computer-Organization/FinalProject/Verilog/mainControl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1674252314962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1674252314962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alucontrol.v 1 1 " "Found 1 design units, including 1 entities, in source file alucontrol.v" { { "Info" "ISGN_ENTITY_NAME" "1 aluControl " "Found entity 1: aluControl" {  } { { "aluControl.v" "" { Text "D:/org/CSE343-Computer-Organization/FinalProject/Verilog/aluControl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1674252314966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1674252314966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.v 1 1 " "Found 1 design units, including 1 entities, in source file pc.v" { { "Info" "ISGN_ENTITY_NAME" "1 pc " "Found entity 1: pc" {  } { { "pc.v" "" { Text "D:/org/CSE343-Computer-Organization/FinalProject/Verilog/pc.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1674252314974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1674252314974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips16testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file mips16testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 mips16Testbench " "Found entity 1: mips16Testbench" {  } { { "mips16Testbench.v" "" { Text "D:/org/CSE343-Computer-Organization/FinalProject/Verilog/mips16Testbench.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1674252314978 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1674252314978 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "wnotEqual mips16.v(115) " "Verilog HDL Implicit Net warning at mips16.v(115): created implicit net for \"wnotEqual\"" {  } { { "mips16.v" "" { Text "D:/org/CSE343-Computer-Organization/FinalProject/Verilog/mips16.v" 115 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1674252314978 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "mips16 " "Elaborating entity \"mips16\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1674252315058 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 mips16.v(70) " "Verilog HDL assignment warning at mips16.v(70): truncated value with size 32 to match size of target (16)" {  } { { "mips16.v" "" { Text "D:/org/CSE343-Computer-Organization/FinalProject/Verilog/mips16.v" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1674252315146 "|mips16"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc pc:programCounter " "Elaborating entity \"pc\" for hierarchy \"pc:programCounter\"" {  } { { "mips16.v" "programCounter" { Text "D:/org/CSE343-Computer-Organization/FinalProject/Verilog/mips16.v" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674252315290 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "insMemory insMemory:instructionMemory " "Elaborating entity \"insMemory\" for hierarchy \"insMemory:instructionMemory\"" {  } { { "mips16.v" "instructionMemory" { Text "D:/org/CSE343-Computer-Organization/FinalProject/Verilog/mips16.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674252315302 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "memory insMemory.v(3) " "Verilog HDL warning at insMemory.v(3): object memory used but never assigned" {  } { { "insMemory.v" "" { Text "D:/org/CSE343-Computer-Organization/FinalProject/Verilog/insMemory.v" 3 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1674252315350 "|mips16|insMemory:instructionMemory"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tempInstruction insMemory.v(6) " "Verilog HDL or VHDL warning at insMemory.v(6): object \"tempInstruction\" assigned a value but never read" {  } { { "insMemory.v" "" { Text "D:/org/CSE343-Computer-Organization/FinalProject/Verilog/insMemory.v" 6 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1674252315350 "|mips16|insMemory:instructionMemory"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "insMemory.v(9) " "Verilog HDL or VHDL warning at the insMemory.v(9): index expression is not wide enough to address all of the elements in the array" {  } { { "insMemory.v" "" { Text "D:/org/CSE343-Computer-Organization/FinalProject/Verilog/insMemory.v" 9 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Quartus II" 0 -1 1674252315354 "|mips16|insMemory:instructionMemory"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "insMemory.v(10) " "Verilog HDL or VHDL warning at the insMemory.v(10): index expression is not wide enough to address all of the elements in the array" {  } { { "insMemory.v" "" { Text "D:/org/CSE343-Computer-Organization/FinalProject/Verilog/insMemory.v" 10 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Quartus II" 0 -1 1674252315370 "|mips16|insMemory:instructionMemory"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "insMemory.v(11) " "Verilog HDL or VHDL warning at the insMemory.v(11): index expression is not wide enough to address all of the elements in the array" {  } { { "insMemory.v" "" { Text "D:/org/CSE343-Computer-Organization/FinalProject/Verilog/insMemory.v" 11 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Quartus II" 0 -1 1674252315390 "|mips16|insMemory:instructionMemory"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "insMemory.v(12) " "Verilog HDL or VHDL warning at the insMemory.v(12): index expression is not wide enough to address all of the elements in the array" {  } { { "insMemory.v" "" { Text "D:/org/CSE343-Computer-Organization/FinalProject/Verilog/insMemory.v" 12 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Quartus II" 0 -1 1674252315406 "|mips16|insMemory:instructionMemory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memory\[4095..0\] 0 insMemory.v(3) " "Net \"memory\[4095..0\]\" at insMemory.v(3) has no driver or initial value, using a default initial value '0'" {  } { { "insMemory.v" "" { Text "D:/org/CSE343-Computer-Organization/FinalProject/Verilog/insMemory.v" 3 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1674252315530 "|mips16|insMemory:instructionMemory"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mainControl mainControl:maincontroller " "Elaborating entity \"mainControl\" for hierarchy \"mainControl:maincontroller\"" {  } { { "mips16.v" "maincontroller" { Text "D:/org/CSE343-Computer-Organization/FinalProject/Verilog/mips16.v" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674252315610 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "mainControl.v(28) " "Verilog HDL Case Statement warning at mainControl.v(28): incomplete case statement has no default case item" {  } { { "mainControl.v" "" { Text "D:/org/CSE343-Computer-Organization/FinalProject/Verilog/mainControl.v" 28 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1674252315614 "|mips16|mainControl:maincontroller"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "aluSrc mainControl.v(28) " "Verilog HDL Always Construct warning at mainControl.v(28): inferring latch(es) for variable \"aluSrc\", which holds its previous value in one or more paths through the always construct" {  } { { "mainControl.v" "" { Text "D:/org/CSE343-Computer-Organization/FinalProject/Verilog/mainControl.v" 28 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1674252315614 "|mips16|mainControl:maincontroller"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "regWrite mainControl.v(28) " "Verilog HDL Always Construct warning at mainControl.v(28): inferring latch(es) for variable \"regWrite\", which holds its previous value in one or more paths through the always construct" {  } { { "mainControl.v" "" { Text "D:/org/CSE343-Computer-Organization/FinalProject/Verilog/mainControl.v" 28 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1674252315614 "|mips16|mainControl:maincontroller"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "memRead mainControl.v(28) " "Verilog HDL Always Construct warning at mainControl.v(28): inferring latch(es) for variable \"memRead\", which holds its previous value in one or more paths through the always construct" {  } { { "mainControl.v" "" { Text "D:/org/CSE343-Computer-Organization/FinalProject/Verilog/mainControl.v" 28 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1674252315614 "|mips16|mainControl:maincontroller"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "memWrite mainControl.v(28) " "Verilog HDL Always Construct warning at mainControl.v(28): inferring latch(es) for variable \"memWrite\", which holds its previous value in one or more paths through the always construct" {  } { { "mainControl.v" "" { Text "D:/org/CSE343-Computer-Organization/FinalProject/Verilog/mainControl.v" 28 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1674252315614 "|mips16|mainControl:maincontroller"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "branch mainControl.v(28) " "Verilog HDL Always Construct warning at mainControl.v(28): inferring latch(es) for variable \"branch\", which holds its previous value in one or more paths through the always construct" {  } { { "mainControl.v" "" { Text "D:/org/CSE343-Computer-Organization/FinalProject/Verilog/mainControl.v" 28 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1674252315614 "|mips16|mainControl:maincontroller"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "shift mainControl.v(28) " "Verilog HDL Always Construct warning at mainControl.v(28): inferring latch(es) for variable \"shift\", which holds its previous value in one or more paths through the always construct" {  } { { "mainControl.v" "" { Text "D:/org/CSE343-Computer-Organization/FinalProject/Verilog/mainControl.v" 28 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1674252315614 "|mips16|mainControl:maincontroller"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "aluOp mainControl.v(28) " "Verilog HDL Always Construct warning at mainControl.v(28): inferring latch(es) for variable \"aluOp\", which holds its previous value in one or more paths through the always construct" {  } { { "mainControl.v" "" { Text "D:/org/CSE343-Computer-Organization/FinalProject/Verilog/mainControl.v" 28 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1674252315614 "|mips16|mainControl:maincontroller"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "memtoReg mainControl.v(28) " "Verilog HDL Always Construct warning at mainControl.v(28): inferring latch(es) for variable \"memtoReg\", which holds its previous value in one or more paths through the always construct" {  } { { "mainControl.v" "" { Text "D:/org/CSE343-Computer-Organization/FinalProject/Verilog/mainControl.v" 28 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1674252315614 "|mips16|mainControl:maincontroller"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "regDst mainControl.v(28) " "Verilog HDL Always Construct warning at mainControl.v(28): inferring latch(es) for variable \"regDst\", which holds its previous value in one or more paths through the always construct" {  } { { "mainControl.v" "" { Text "D:/org/CSE343-Computer-Organization/FinalProject/Verilog/mainControl.v" 28 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1674252315614 "|mips16|mainControl:maincontroller"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "j mainControl.v(28) " "Verilog HDL Always Construct warning at mainControl.v(28): inferring latch(es) for variable \"j\", which holds its previous value in one or more paths through the always construct" {  } { { "mainControl.v" "" { Text "D:/org/CSE343-Computer-Organization/FinalProject/Verilog/mainControl.v" 28 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1674252315614 "|mips16|mainControl:maincontroller"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "jal mainControl.v(28) " "Verilog HDL Always Construct warning at mainControl.v(28): inferring latch(es) for variable \"jal\", which holds its previous value in one or more paths through the always construct" {  } { { "mainControl.v" "" { Text "D:/org/CSE343-Computer-Organization/FinalProject/Verilog/mainControl.v" 28 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1674252315614 "|mips16|mainControl:maincontroller"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "sll mainControl.v(28) " "Verilog HDL Always Construct warning at mainControl.v(28): inferring latch(es) for variable \"sll\", which holds its previous value in one or more paths through the always construct" {  } { { "mainControl.v" "" { Text "D:/org/CSE343-Computer-Organization/FinalProject/Verilog/mainControl.v" 28 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1674252315614 "|mips16|mainControl:maincontroller"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "bneSignal mainControl.v(28) " "Verilog HDL Always Construct warning at mainControl.v(28): inferring latch(es) for variable \"bneSignal\", which holds its previous value in one or more paths through the always construct" {  } { { "mainControl.v" "" { Text "D:/org/CSE343-Computer-Organization/FinalProject/Verilog/mainControl.v" 28 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1674252315614 "|mips16|mainControl:maincontroller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bneSignal mainControl.v(28) " "Inferred latch for \"bneSignal\" at mainControl.v(28)" {  } { { "mainControl.v" "" { Text "D:/org/CSE343-Computer-Organization/FinalProject/Verilog/mainControl.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1674252315618 "|mips16|mainControl:maincontroller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sll mainControl.v(28) " "Inferred latch for \"sll\" at mainControl.v(28)" {  } { { "mainControl.v" "" { Text "D:/org/CSE343-Computer-Organization/FinalProject/Verilog/mainControl.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1674252315618 "|mips16|mainControl:maincontroller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jal mainControl.v(28) " "Inferred latch for \"jal\" at mainControl.v(28)" {  } { { "mainControl.v" "" { Text "D:/org/CSE343-Computer-Organization/FinalProject/Verilog/mainControl.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1674252315618 "|mips16|mainControl:maincontroller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "j mainControl.v(28) " "Inferred latch for \"j\" at mainControl.v(28)" {  } { { "mainControl.v" "" { Text "D:/org/CSE343-Computer-Organization/FinalProject/Verilog/mainControl.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1674252315618 "|mips16|mainControl:maincontroller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regDst mainControl.v(28) " "Inferred latch for \"regDst\" at mainControl.v(28)" {  } { { "mainControl.v" "" { Text "D:/org/CSE343-Computer-Organization/FinalProject/Verilog/mainControl.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1674252315618 "|mips16|mainControl:maincontroller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memtoReg mainControl.v(28) " "Inferred latch for \"memtoReg\" at mainControl.v(28)" {  } { { "mainControl.v" "" { Text "D:/org/CSE343-Computer-Organization/FinalProject/Verilog/mainControl.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1674252315618 "|mips16|mainControl:maincontroller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluOp\[0\] mainControl.v(28) " "Inferred latch for \"aluOp\[0\]\" at mainControl.v(28)" {  } { { "mainControl.v" "" { Text "D:/org/CSE343-Computer-Organization/FinalProject/Verilog/mainControl.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1674252315618 "|mips16|mainControl:maincontroller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluOp\[1\] mainControl.v(28) " "Inferred latch for \"aluOp\[1\]\" at mainControl.v(28)" {  } { { "mainControl.v" "" { Text "D:/org/CSE343-Computer-Organization/FinalProject/Verilog/mainControl.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1674252315618 "|mips16|mainControl:maincontroller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluOp\[2\] mainControl.v(28) " "Inferred latch for \"aluOp\[2\]\" at mainControl.v(28)" {  } { { "mainControl.v" "" { Text "D:/org/CSE343-Computer-Organization/FinalProject/Verilog/mainControl.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1674252315618 "|mips16|mainControl:maincontroller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "shift mainControl.v(28) " "Inferred latch for \"shift\" at mainControl.v(28)" {  } { { "mainControl.v" "" { Text "D:/org/CSE343-Computer-Organization/FinalProject/Verilog/mainControl.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1674252315618 "|mips16|mainControl:maincontroller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "branch mainControl.v(28) " "Inferred latch for \"branch\" at mainControl.v(28)" {  } { { "mainControl.v" "" { Text "D:/org/CSE343-Computer-Organization/FinalProject/Verilog/mainControl.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1674252315618 "|mips16|mainControl:maincontroller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memWrite mainControl.v(28) " "Inferred latch for \"memWrite\" at mainControl.v(28)" {  } { { "mainControl.v" "" { Text "D:/org/CSE343-Computer-Organization/FinalProject/Verilog/mainControl.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1674252315618 "|mips16|mainControl:maincontroller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memRead mainControl.v(28) " "Inferred latch for \"memRead\" at mainControl.v(28)" {  } { { "mainControl.v" "" { Text "D:/org/CSE343-Computer-Organization/FinalProject/Verilog/mainControl.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1674252315618 "|mips16|mainControl:maincontroller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regWrite mainControl.v(28) " "Inferred latch for \"regWrite\" at mainControl.v(28)" {  } { { "mainControl.v" "" { Text "D:/org/CSE343-Computer-Organization/FinalProject/Verilog/mainControl.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1674252315618 "|mips16|mainControl:maincontroller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluSrc mainControl.v(28) " "Inferred latch for \"aluSrc\" at mainControl.v(28)" {  } { { "mainControl.v" "" { Text "D:/org/CSE343-Computer-Organization/FinalProject/Verilog/mainControl.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1674252315618 "|mips16|mainControl:maincontroller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registerFile registerFile:registerfile " "Elaborating entity \"registerFile\" for hierarchy \"registerFile:registerfile\"" {  } { { "mips16.v" "registerfile" { Text "D:/org/CSE343-Computer-Organization/FinalProject/Verilog/mips16.v" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674252315678 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aluControl aluControl:alucontrolller " "Elaborating entity \"aluControl\" for hierarchy \"aluControl:alucontrolller\"" {  } { { "mips16.v" "alucontrolller" { Text "D:/org/CSE343-Computer-Organization/FinalProject/Verilog/mips16.v" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674252315722 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "aluControl.v(25) " "Verilog HDL Case Statement warning at aluControl.v(25): incomplete case statement has no default case item" {  } { { "aluControl.v" "" { Text "D:/org/CSE343-Computer-Organization/FinalProject/Verilog/aluControl.v" 25 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1674252315722 "|mips16|aluControl:alucontrolller"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "aluControl.v(6) " "Verilog HDL Case Statement warning at aluControl.v(6): incomplete case statement has no default case item" {  } { { "aluControl.v" "" { Text "D:/org/CSE343-Computer-Organization/FinalProject/Verilog/aluControl.v" 6 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1674252315722 "|mips16|aluControl:alucontrolller"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "aluCtr aluControl.v(6) " "Verilog HDL Always Construct warning at aluControl.v(6): inferring latch(es) for variable \"aluCtr\", which holds its previous value in one or more paths through the always construct" {  } { { "aluControl.v" "" { Text "D:/org/CSE343-Computer-Organization/FinalProject/Verilog/aluControl.v" 6 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1674252315722 "|mips16|aluControl:alucontrolller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluCtr\[0\] aluControl.v(6) " "Inferred latch for \"aluCtr\[0\]\" at aluControl.v(6)" {  } { { "aluControl.v" "" { Text "D:/org/CSE343-Computer-Organization/FinalProject/Verilog/aluControl.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1674252315722 "|mips16|aluControl:alucontrolller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluCtr\[1\] aluControl.v(6) " "Inferred latch for \"aluCtr\[1\]\" at aluControl.v(6)" {  } { { "aluControl.v" "" { Text "D:/org/CSE343-Computer-Organization/FinalProject/Verilog/aluControl.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1674252315722 "|mips16|aluControl:alucontrolller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluCtr\[2\] aluControl.v(6) " "Inferred latch for \"aluCtr\[2\]\" at aluControl.v(6)" {  } { { "aluControl.v" "" { Text "D:/org/CSE343-Computer-Organization/FinalProject/Verilog/aluControl.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1674252315722 "|mips16|aluControl:alucontrolller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu16 alu16:alu " "Elaborating entity \"alu16\" for hierarchy \"alu16:alu\"" {  } { { "mips16.v" "alu" { Text "D:/org/CSE343-Computer-Organization/FinalProject/Verilog/mips16.v" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674252315734 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu1BitLsb alu16:alu\|alu1BitLsb:alu1 " "Elaborating entity \"alu1BitLsb\" for hierarchy \"alu16:alu\|alu1BitLsb:alu1\"" {  } { { "alu16.v" "alu1" { Text "D:/org/CSE343-Computer-Organization/FinalProject/Verilog/alu16.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674252315746 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2x1 alu16:alu\|alu1BitLsb:alu1\|mux2x1:mux1 " "Elaborating entity \"mux2x1\" for hierarchy \"alu16:alu\|alu1BitLsb:alu1\|mux2x1:mux1\"" {  } { { "alu1BitLsb.v" "mux1" { Text "D:/org/CSE343-Computer-Organization/FinalProject/Verilog/alu1BitLsb.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674252315758 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fullAdder alu16:alu\|alu1BitLsb:alu1\|fullAdder:fulladder1 " "Elaborating entity \"fullAdder\" for hierarchy \"alu16:alu\|alu1BitLsb:alu1\|fullAdder:fulladder1\"" {  } { { "alu1BitLsb.v" "fulladder1" { Text "D:/org/CSE343-Computer-Organization/FinalProject/Verilog/alu1BitLsb.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674252315770 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "halfAdder alu16:alu\|alu1BitLsb:alu1\|fullAdder:fulladder1\|halfAdder:ad1 " "Elaborating entity \"halfAdder\" for hierarchy \"alu16:alu\|alu1BitLsb:alu1\|fullAdder:fulladder1\|halfAdder:ad1\"" {  } { { "fullAdder.v" "ad1" { Text "D:/org/CSE343-Computer-Organization/FinalProject/Verilog/fullAdder.v" 4 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674252315786 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux8x1 alu16:alu\|alu1BitLsb:alu1\|mux8x1:mux " "Elaborating entity \"mux8x1\" for hierarchy \"alu16:alu\|alu1BitLsb:alu1\|mux8x1:mux\"" {  } { { "alu1BitLsb.v" "mux" { Text "D:/org/CSE343-Computer-Organization/FinalProject/Verilog/alu1BitLsb.v" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674252315806 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4x1 alu16:alu\|alu1BitLsb:alu1\|mux8x1:mux\|mux4x1:mux1 " "Elaborating entity \"mux4x1\" for hierarchy \"alu16:alu\|alu1BitLsb:alu1\|mux8x1:mux\|mux4x1:mux1\"" {  } { { "mux8x1.v" "mux1" { Text "D:/org/CSE343-Computer-Organization/FinalProject/Verilog/mux8x1.v" 3 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674252315818 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu4Bit alu16:alu\|alu4Bit:alu2 " "Elaborating entity \"alu4Bit\" for hierarchy \"alu16:alu\|alu4Bit:alu2\"" {  } { { "alu16.v" "alu2" { Text "D:/org/CSE343-Computer-Organization/FinalProject/Verilog/alu16.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674252315838 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu2Bit alu16:alu\|alu4Bit:alu2\|alu2Bit:alu1 " "Elaborating entity \"alu2Bit\" for hierarchy \"alu16:alu\|alu4Bit:alu2\|alu2Bit:alu1\"" {  } { { "alu4Bit.v" "alu1" { Text "D:/org/CSE343-Computer-Organization/FinalProject/Verilog/alu4Bit.v" 3 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674252315846 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu1Bit alu16:alu\|alu4Bit:alu2\|alu2Bit:alu1\|alu1Bit:alu1 " "Elaborating entity \"alu1Bit\" for hierarchy \"alu16:alu\|alu4Bit:alu2\|alu2Bit:alu1\|alu1Bit:alu1\"" {  } { { "alu2Bit.v" "alu1" { Text "D:/org/CSE343-Computer-Organization/FinalProject/Verilog/alu2Bit.v" 5 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674252315854 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu1BitMsb alu16:alu\|alu1BitMsb:alu10 " "Elaborating entity \"alu1BitMsb\" for hierarchy \"alu16:alu\|alu1BitMsb:alu10\"" {  } { { "alu16.v" "alu10" { Text "D:/org/CSE343-Computer-Organization/FinalProject/Verilog/alu16.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674252316070 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shifter shifter:shtr " "Elaborating entity \"shifter\" for hierarchy \"shifter:shtr\"" {  } { { "mips16.v" "shtr" { Text "D:/org/CSE343-Computer-Organization/FinalProject/Verilog/mips16.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674252316094 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mirror shifter:shtr\|mirror:miror1 " "Elaborating entity \"mirror\" for hierarchy \"shifter:shtr\|mirror:miror1\"" {  } { { "shifter.v" "miror1" { Text "D:/org/CSE343-Computer-Organization/FinalProject/Verilog/shifter.v" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674252316102 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux16Bit2x1 shifter:shtr\|mux16Bit2x1:mux1 " "Elaborating entity \"mux16Bit2x1\" for hierarchy \"shifter:shtr\|mux16Bit2x1:mux1\"" {  } { { "shifter.v" "mux1" { Text "D:/org/CSE343-Computer-Organization/FinalProject/Verilog/shifter.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674252316114 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "barrelShifter shifter:shtr\|barrelShifter:bshifter " "Elaborating entity \"barrelShifter\" for hierarchy \"shifter:shtr\|barrelShifter:bshifter\"" {  } { { "shifter.v" "bshifter" { Text "D:/org/CSE343-Computer-Organization/FinalProject/Verilog/shifter.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674252316122 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "barrelShifterL1 shifter:shtr\|barrelShifter:bshifter\|barrelShifterL1:l1 " "Elaborating entity \"barrelShifterL1\" for hierarchy \"shifter:shtr\|barrelShifter:bshifter\|barrelShifterL1:l1\"" {  } { { "barrelShifter.v" "l1" { Text "D:/org/CSE343-Computer-Organization/FinalProject/Verilog/barrelShifter.v" 5 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674252316134 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "barrelShifterL2 shifter:shtr\|barrelShifter:bshifter\|barrelShifterL2:l2 " "Elaborating entity \"barrelShifterL2\" for hierarchy \"shifter:shtr\|barrelShifter:bshifter\|barrelShifterL2:l2\"" {  } { { "barrelShifter.v" "l2" { Text "D:/org/CSE343-Computer-Organization/FinalProject/Verilog/barrelShifter.v" 6 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674252316154 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "barrelShifterL3 shifter:shtr\|barrelShifter:bshifter\|barrelShifterL3:l3 " "Elaborating entity \"barrelShifterL3\" for hierarchy \"shifter:shtr\|barrelShifter:bshifter\|barrelShifterL3:l3\"" {  } { { "barrelShifter.v" "l3" { Text "D:/org/CSE343-Computer-Organization/FinalProject/Verilog/barrelShifter.v" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674252316178 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "barrelShifterL4 shifter:shtr\|barrelShifter:bshifter\|barrelShifterL4:l4 " "Elaborating entity \"barrelShifterL4\" for hierarchy \"shifter:shtr\|barrelShifter:bshifter\|barrelShifterL4:l4\"" {  } { { "barrelShifter.v" "l4" { Text "D:/org/CSE343-Computer-Organization/FinalProject/Verilog/barrelShifter.v" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674252316198 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dataMemory dataMemory:datamemory " "Elaborating entity \"dataMemory\" for hierarchy \"dataMemory:datamemory\"" {  } { { "mips16.v" "datamemory" { Text "D:/org/CSE343-Computer-Organization/FinalProject/Verilog/mips16.v" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674252316222 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/org/CSE343-Computer-Organization/FinalProject/Verilog/output_files/cpu16.map.smsg " "Generated suppressed messages file D:/org/CSE343-Computer-Organization/FinalProject/Verilog/output_files/cpu16.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1674252317166 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1674252317562 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1674252317562 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clock " "No output dependent on input pin \"clock\"" {  } { { "mips16.v" "" { Text "D:/org/CSE343-Computer-Organization/FinalProject/Verilog/mips16.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1674252317899 "|mips16|clock"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1674252317899 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1 " "Implemented 1 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1674252317899 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1674252317899 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1674252317899 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 29 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 29 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4691 " "Peak virtual memory: 4691 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1674252317935 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jan 21 01:05:17 2023 " "Processing ended: Sat Jan 21 01:05:17 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1674252317935 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1674252317935 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1674252317935 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1674252317935 ""}
