Analysis & Elaboration report for CPU
Thu Apr 03 12:19:25 2025
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Elaboration Summary
  3. Parallel Compilation
  4. Parameter Settings for User Entity Instance: register:R0
  5. Parameter Settings for User Entity Instance: register:R1
  6. Parameter Settings for User Entity Instance: register:R2
  7. Parameter Settings for User Entity Instance: register:R3
  8. Parameter Settings for User Entity Instance: register:R4
  9. Parameter Settings for User Entity Instance: register:R5
 10. Parameter Settings for User Entity Instance: register:R6
 11. Parameter Settings for User Entity Instance: register:R7
 12. Parameter Settings for User Entity Instance: register:R8
 13. Parameter Settings for User Entity Instance: register:R9
 14. Parameter Settings for User Entity Instance: register:R10
 15. Parameter Settings for User Entity Instance: register:R11
 16. Parameter Settings for User Entity Instance: register:R12
 17. Parameter Settings for User Entity Instance: register:R13
 18. Parameter Settings for User Entity Instance: register:R14
 19. Parameter Settings for User Entity Instance: register:R15
 20. Parameter Settings for User Entity Instance: register:HI
 21. Parameter Settings for User Entity Instance: register:LO
 22. Parameter Settings for User Entity Instance: register:Y
 23. Parameter Settings for User Entity Instance: register:Out_Port
 24. Parameter Settings for User Entity Instance: register:In_port
 25. Parameter Settings for User Entity Instance: register:MDR
 26. Parameter Settings for User Entity Instance: register:MAR
 27. Parameter Settings for User Entity Instance: pc:PC
 28. Parameter Settings for User Entity Instance: register:IR
 29. Parameter Settings for User Entity Instance: ALU:alu
 30. Parameter Settings for User Entity Instance: register:Zhi
 31. Parameter Settings for User Entity Instance: register:Zlo
 32. Parameter Settings for User Entity Instance: con_ff:myConFF
 33. Parameter Settings for User Entity Instance: control_unit:CU
 34. Analysis & Elaboration Settings
 35. Port Connectivity Checks: "ALU:alu|shl32:shl_32"
 36. Port Connectivity Checks: "ALU:alu|shra32:shra_32"
 37. Port Connectivity Checks: "ALU:alu|shr32:shr_32"
 38. Port Connectivity Checks: "ALU:alu|rol32:rol_32"
 39. Port Connectivity Checks: "ALU:alu|ror32:ror_32"
 40. Port Connectivity Checks: "ALU:alu|sub32:sub_32|add32:cla_adder"
 41. Port Connectivity Checks: "ALU:alu|sub32:sub_32"
 42. Port Connectivity Checks: "ALU:alu|add32:add_32"
 43. Port Connectivity Checks: "pc:PC"
 44. Port Connectivity Checks: "register:MAR"
 45. Port Connectivity Checks: "register:In_port"
 46. Analysis & Elaboration Messages
 47. Analysis & Elaboration Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+---------------------------------------------------------------------------------+
; Analysis & Elaboration Summary                                                  ;
+-------------------------------+-------------------------------------------------+
; Analysis & Elaboration Status ; Successful - Thu Apr 03 12:19:25 2025           ;
; Quartus Prime Version         ; 18.1.0 Build 625 09/12/2018 SJ Standard Edition ;
; Revision Name                 ; CPU                                             ;
; Top-level Entity Name         ; DataPath                                        ;
; Family                        ; Cyclone V                                       ;
; Logic utilization (in ALMs)   ; N/A until Partition Merge                       ;
; Total registers               ; N/A until Partition Merge                       ;
; Total pins                    ; N/A until Partition Merge                       ;
; Total virtual pins            ; N/A until Partition Merge                       ;
; Total block memory bits       ; N/A until Partition Merge                       ;
; Total PLLs                    ; N/A until Partition Merge                       ;
; Total DLLs                    ; N/A until Partition Merge                       ;
+-------------------------------+-------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: register:R0            ;
+----------------+----------------------------------+-----------------+
; Parameter Name ; Value                            ; Type            ;
+----------------+----------------------------------+-----------------+
; DATA_WIDTH_IN  ; 32                               ; Signed Integer  ;
; DATA_WIDTH_OUT ; 32                               ; Signed Integer  ;
; INIT           ; 00000000000000000000000000000000 ; Unsigned Binary ;
+----------------+----------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: register:R1            ;
+----------------+----------------------------------+-----------------+
; Parameter Name ; Value                            ; Type            ;
+----------------+----------------------------------+-----------------+
; DATA_WIDTH_IN  ; 32                               ; Signed Integer  ;
; DATA_WIDTH_OUT ; 32                               ; Signed Integer  ;
; INIT           ; 00000000000000000000000000000000 ; Unsigned Binary ;
+----------------+----------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: register:R2            ;
+----------------+----------------------------------+-----------------+
; Parameter Name ; Value                            ; Type            ;
+----------------+----------------------------------+-----------------+
; DATA_WIDTH_IN  ; 32                               ; Signed Integer  ;
; DATA_WIDTH_OUT ; 32                               ; Signed Integer  ;
; INIT           ; 00000000000000000000000000000000 ; Unsigned Binary ;
+----------------+----------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: register:R3            ;
+----------------+----------------------------------+-----------------+
; Parameter Name ; Value                            ; Type            ;
+----------------+----------------------------------+-----------------+
; DATA_WIDTH_IN  ; 32                               ; Signed Integer  ;
; DATA_WIDTH_OUT ; 32                               ; Signed Integer  ;
; INIT           ; 00000000000000000000000000000000 ; Unsigned Binary ;
+----------------+----------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: register:R4            ;
+----------------+----------------------------------+-----------------+
; Parameter Name ; Value                            ; Type            ;
+----------------+----------------------------------+-----------------+
; DATA_WIDTH_IN  ; 32                               ; Signed Integer  ;
; DATA_WIDTH_OUT ; 32                               ; Signed Integer  ;
; INIT           ; 00000000000000000000000000000000 ; Unsigned Binary ;
+----------------+----------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: register:R5            ;
+----------------+----------------------------------+-----------------+
; Parameter Name ; Value                            ; Type            ;
+----------------+----------------------------------+-----------------+
; DATA_WIDTH_IN  ; 32                               ; Signed Integer  ;
; DATA_WIDTH_OUT ; 32                               ; Signed Integer  ;
; INIT           ; 00000000000000000000000000000000 ; Unsigned Binary ;
+----------------+----------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: register:R6            ;
+----------------+----------------------------------+-----------------+
; Parameter Name ; Value                            ; Type            ;
+----------------+----------------------------------+-----------------+
; DATA_WIDTH_IN  ; 32                               ; Signed Integer  ;
; DATA_WIDTH_OUT ; 32                               ; Signed Integer  ;
; INIT           ; 00000000000000000000000000000000 ; Unsigned Binary ;
+----------------+----------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: register:R7            ;
+----------------+----------------------------------+-----------------+
; Parameter Name ; Value                            ; Type            ;
+----------------+----------------------------------+-----------------+
; DATA_WIDTH_IN  ; 32                               ; Signed Integer  ;
; DATA_WIDTH_OUT ; 32                               ; Signed Integer  ;
; INIT           ; 00000000000000000000000000000000 ; Unsigned Binary ;
+----------------+----------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: register:R8            ;
+----------------+----------------------------------+-----------------+
; Parameter Name ; Value                            ; Type            ;
+----------------+----------------------------------+-----------------+
; DATA_WIDTH_IN  ; 32                               ; Signed Integer  ;
; DATA_WIDTH_OUT ; 32                               ; Signed Integer  ;
; INIT           ; 00000000000000000000000000000000 ; Unsigned Binary ;
+----------------+----------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: register:R9            ;
+----------------+----------------------------------+-----------------+
; Parameter Name ; Value                            ; Type            ;
+----------------+----------------------------------+-----------------+
; DATA_WIDTH_IN  ; 32                               ; Signed Integer  ;
; DATA_WIDTH_OUT ; 32                               ; Signed Integer  ;
; INIT           ; 00000000000000000000000000000000 ; Unsigned Binary ;
+----------------+----------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: register:R10           ;
+----------------+----------------------------------+-----------------+
; Parameter Name ; Value                            ; Type            ;
+----------------+----------------------------------+-----------------+
; DATA_WIDTH_IN  ; 32                               ; Signed Integer  ;
; DATA_WIDTH_OUT ; 32                               ; Signed Integer  ;
; INIT           ; 00000000000000000000000000000000 ; Unsigned Binary ;
+----------------+----------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: register:R11           ;
+----------------+----------------------------------+-----------------+
; Parameter Name ; Value                            ; Type            ;
+----------------+----------------------------------+-----------------+
; DATA_WIDTH_IN  ; 32                               ; Signed Integer  ;
; DATA_WIDTH_OUT ; 32                               ; Signed Integer  ;
; INIT           ; 00000000000000000000000000000000 ; Unsigned Binary ;
+----------------+----------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: register:R12           ;
+----------------+----------------------------------+-----------------+
; Parameter Name ; Value                            ; Type            ;
+----------------+----------------------------------+-----------------+
; DATA_WIDTH_IN  ; 32                               ; Signed Integer  ;
; DATA_WIDTH_OUT ; 32                               ; Signed Integer  ;
; INIT           ; 00000000000000000000000000000000 ; Unsigned Binary ;
+----------------+----------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: register:R13           ;
+----------------+----------------------------------+-----------------+
; Parameter Name ; Value                            ; Type            ;
+----------------+----------------------------------+-----------------+
; DATA_WIDTH_IN  ; 32                               ; Signed Integer  ;
; DATA_WIDTH_OUT ; 32                               ; Signed Integer  ;
; INIT           ; 00000000000000000000000000000000 ; Unsigned Binary ;
+----------------+----------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: register:R14           ;
+----------------+----------------------------------+-----------------+
; Parameter Name ; Value                            ; Type            ;
+----------------+----------------------------------+-----------------+
; DATA_WIDTH_IN  ; 32                               ; Signed Integer  ;
; DATA_WIDTH_OUT ; 32                               ; Signed Integer  ;
; INIT           ; 00000000000000000000000000000000 ; Unsigned Binary ;
+----------------+----------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: register:R15           ;
+----------------+----------------------------------+-----------------+
; Parameter Name ; Value                            ; Type            ;
+----------------+----------------------------------+-----------------+
; DATA_WIDTH_IN  ; 32                               ; Signed Integer  ;
; DATA_WIDTH_OUT ; 32                               ; Signed Integer  ;
; INIT           ; 00000000000000000000000000000000 ; Unsigned Binary ;
+----------------+----------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: register:HI            ;
+----------------+----------------------------------+-----------------+
; Parameter Name ; Value                            ; Type            ;
+----------------+----------------------------------+-----------------+
; DATA_WIDTH_IN  ; 32                               ; Signed Integer  ;
; DATA_WIDTH_OUT ; 32                               ; Signed Integer  ;
; INIT           ; 00000000000000000000000000000000 ; Unsigned Binary ;
+----------------+----------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: register:LO            ;
+----------------+----------------------------------+-----------------+
; Parameter Name ; Value                            ; Type            ;
+----------------+----------------------------------+-----------------+
; DATA_WIDTH_IN  ; 32                               ; Signed Integer  ;
; DATA_WIDTH_OUT ; 32                               ; Signed Integer  ;
; INIT           ; 00000000000000000000000000000000 ; Unsigned Binary ;
+----------------+----------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: register:Y             ;
+----------------+----------------------------------+-----------------+
; Parameter Name ; Value                            ; Type            ;
+----------------+----------------------------------+-----------------+
; DATA_WIDTH_IN  ; 32                               ; Signed Integer  ;
; DATA_WIDTH_OUT ; 32                               ; Signed Integer  ;
; INIT           ; 00000000000000000000000000000000 ; Unsigned Binary ;
+----------------+----------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: register:Out_Port      ;
+----------------+----------------------------------+-----------------+
; Parameter Name ; Value                            ; Type            ;
+----------------+----------------------------------+-----------------+
; DATA_WIDTH_IN  ; 32                               ; Signed Integer  ;
; DATA_WIDTH_OUT ; 32                               ; Signed Integer  ;
; INIT           ; 00000000000000000000000000000000 ; Unsigned Binary ;
+----------------+----------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: register:In_port       ;
+----------------+----------------------------------+-----------------+
; Parameter Name ; Value                            ; Type            ;
+----------------+----------------------------------+-----------------+
; DATA_WIDTH_IN  ; 32                               ; Signed Integer  ;
; DATA_WIDTH_OUT ; 32                               ; Signed Integer  ;
; INIT           ; 00000000000000000000000000000000 ; Unsigned Binary ;
+----------------+----------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: register:MDR           ;
+----------------+----------------------------------+-----------------+
; Parameter Name ; Value                            ; Type            ;
+----------------+----------------------------------+-----------------+
; DATA_WIDTH_IN  ; 32                               ; Signed Integer  ;
; DATA_WIDTH_OUT ; 32                               ; Signed Integer  ;
; INIT           ; 00000000000000000000000000000000 ; Unsigned Binary ;
+----------------+----------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: register:MAR           ;
+----------------+----------------------------------+-----------------+
; Parameter Name ; Value                            ; Type            ;
+----------------+----------------------------------+-----------------+
; DATA_WIDTH_IN  ; 32                               ; Signed Integer  ;
; DATA_WIDTH_OUT ; 32                               ; Signed Integer  ;
; INIT           ; 00000000000000000000000000000000 ; Unsigned Binary ;
+----------------+----------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pc:PC                  ;
+----------------+----------------------------------+-----------------+
; Parameter Name ; Value                            ; Type            ;
+----------------+----------------------------------+-----------------+
; INIT_VAL       ; 00000000000000000000000000000000 ; Unsigned Binary ;
+----------------+----------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: register:IR            ;
+----------------+----------------------------------+-----------------+
; Parameter Name ; Value                            ; Type            ;
+----------------+----------------------------------+-----------------+
; DATA_WIDTH_IN  ; 32                               ; Signed Integer  ;
; DATA_WIDTH_OUT ; 32                               ; Signed Integer  ;
; INIT           ; 00000000000000000000000000000000 ; Unsigned Binary ;
+----------------+----------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU:alu ;
+----------------------+-------+-----------------------+
; Parameter Name       ; Value ; Type                  ;
+----------------------+-------+-----------------------+
; Add                  ; 00011 ; Unsigned Binary       ;
; Sub                  ; 00100 ; Unsigned Binary       ;
; AND                  ; 00101 ; Unsigned Binary       ;
; OR                   ; 00110 ; Unsigned Binary       ;
; RotateRight          ; 00111 ; Unsigned Binary       ;
; RotateLeft           ; 01000 ; Unsigned Binary       ;
; ShiftRight           ; 01001 ; Unsigned Binary       ;
; ShiftRightArithmetic ; 01010 ; Unsigned Binary       ;
; ShiftLeft            ; 01011 ; Unsigned Binary       ;
; AddImmediate         ; 01100 ; Unsigned Binary       ;
; ANDImmediate         ; 01101 ; Unsigned Binary       ;
; ORImmediate          ; 01110 ; Unsigned Binary       ;
; Divide               ; 01111 ; Unsigned Binary       ;
; Multiply             ; 10000 ; Unsigned Binary       ;
; Negate               ; 10001 ; Unsigned Binary       ;
; NOT                  ; 10010 ; Unsigned Binary       ;
; br                   ; 10011 ; Unsigned Binary       ;
; ld                   ; 00000 ; Unsigned Binary       ;
; ldi                  ; 00001 ; Unsigned Binary       ;
; st                   ; 00010 ; Unsigned Binary       ;
+----------------------+-------+-----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: register:Zhi           ;
+----------------+----------------------------------+-----------------+
; Parameter Name ; Value                            ; Type            ;
+----------------+----------------------------------+-----------------+
; DATA_WIDTH_IN  ; 32                               ; Signed Integer  ;
; DATA_WIDTH_OUT ; 32                               ; Signed Integer  ;
; INIT           ; 00000000000000000000000000000000 ; Unsigned Binary ;
+----------------+----------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: register:Zlo           ;
+----------------+----------------------------------+-----------------+
; Parameter Name ; Value                            ; Type            ;
+----------------+----------------------------------+-----------------+
; DATA_WIDTH_IN  ; 32                               ; Signed Integer  ;
; DATA_WIDTH_OUT ; 32                               ; Signed Integer  ;
; INIT           ; 00000000000000000000000000000000 ; Unsigned Binary ;
+----------------+----------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: con_ff:myConFF ;
+----------------+-------+------------------------------------+
; Parameter Name ; Value ; Type                               ;
+----------------+-------+------------------------------------+
; INIT_VAL       ; 0     ; Unsigned Binary                    ;
+----------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: control_unit:CU ;
+----------------+----------+----------------------------------+
; Parameter Name ; Value    ; Type                             ;
+----------------+----------+----------------------------------+
; reset_state    ; 00000000 ; Unsigned Binary                  ;
; fetch0         ; 00000001 ; Unsigned Binary                  ;
; fetch1         ; 00000010 ; Unsigned Binary                  ;
; fetch2         ; 00000011 ; Unsigned Binary                  ;
; add3           ; 00000100 ; Unsigned Binary                  ;
; add4           ; 00000101 ; Unsigned Binary                  ;
; add5           ; 00000110 ; Unsigned Binary                  ;
; sub3           ; 00000111 ; Unsigned Binary                  ;
; sub4           ; 00001000 ; Unsigned Binary                  ;
; sub5           ; 00001001 ; Unsigned Binary                  ;
; mul3           ; 00001010 ; Unsigned Binary                  ;
; mul4           ; 00001011 ; Unsigned Binary                  ;
; mul5           ; 00001100 ; Unsigned Binary                  ;
; mul6           ; 00001101 ; Unsigned Binary                  ;
; div3           ; 00001110 ; Unsigned Binary                  ;
; div4           ; 00001111 ; Unsigned Binary                  ;
; div5           ; 00010000 ; Unsigned Binary                  ;
; div6           ; 00010001 ; Unsigned Binary                  ;
; or3            ; 00010010 ; Unsigned Binary                  ;
; or4            ; 00010011 ; Unsigned Binary                  ;
; or5            ; 00010100 ; Unsigned Binary                  ;
; and3           ; 00010101 ; Unsigned Binary                  ;
; and4           ; 00010110 ; Unsigned Binary                  ;
; and5           ; 00010111 ; Unsigned Binary                  ;
; shl3           ; 00011000 ; Unsigned Binary                  ;
; shl4           ; 00011001 ; Unsigned Binary                  ;
; shl5           ; 00011010 ; Unsigned Binary                  ;
; shr3           ; 00011011 ; Unsigned Binary                  ;
; shr4           ; 00011100 ; Unsigned Binary                  ;
; shr5           ; 00011101 ; Unsigned Binary                  ;
; rol3           ; 00011110 ; Unsigned Binary                  ;
; rol4           ; 00011111 ; Unsigned Binary                  ;
; rol5           ; 00100000 ; Unsigned Binary                  ;
; ror3           ; 00100001 ; Unsigned Binary                  ;
; ror4           ; 00100010 ; Unsigned Binary                  ;
; ror5           ; 00100011 ; Unsigned Binary                  ;
; neg3           ; 00100100 ; Unsigned Binary                  ;
; neg4           ; 00100101 ; Unsigned Binary                  ;
; neg5           ; 00100110 ; Unsigned Binary                  ;
; not3           ; 00100111 ; Unsigned Binary                  ;
; not4           ; 00101000 ; Unsigned Binary                  ;
; not5           ; 00101001 ; Unsigned Binary                  ;
; ld3            ; 00101010 ; Unsigned Binary                  ;
; ld4            ; 00101011 ; Unsigned Binary                  ;
; ld5            ; 00101100 ; Unsigned Binary                  ;
; ld6            ; 00101101 ; Unsigned Binary                  ;
; ld7            ; 00101110 ; Unsigned Binary                  ;
; ldi3           ; 00101111 ; Unsigned Binary                  ;
; ldi4           ; 00110000 ; Unsigned Binary                  ;
; ldi5           ; 00110001 ; Unsigned Binary                  ;
; st3            ; 00110010 ; Unsigned Binary                  ;
; st4            ; 00110011 ; Unsigned Binary                  ;
; st5            ; 00110100 ; Unsigned Binary                  ;
; st6            ; 00110101 ; Unsigned Binary                  ;
; st7            ; 00110110 ; Unsigned Binary                  ;
; addi3          ; 00110111 ; Unsigned Binary                  ;
; addi4          ; 00111000 ; Unsigned Binary                  ;
; addi5          ; 00111001 ; Unsigned Binary                  ;
; andi3          ; 00111010 ; Unsigned Binary                  ;
; andi4          ; 00111011 ; Unsigned Binary                  ;
; andi5          ; 00111100 ; Unsigned Binary                  ;
; ori3           ; 00111101 ; Unsigned Binary                  ;
; ori4           ; 00111110 ; Unsigned Binary                  ;
; ori5           ; 00111111 ; Unsigned Binary                  ;
; br3            ; 01000000 ; Unsigned Binary                  ;
; br4            ; 01000001 ; Unsigned Binary                  ;
; br5            ; 01000010 ; Unsigned Binary                  ;
; br6            ; 01000011 ; Unsigned Binary                  ;
; jr3            ; 01000100 ; Unsigned Binary                  ;
; jal3           ; 01000101 ; Unsigned Binary                  ;
; jal4           ; 01000110 ; Unsigned Binary                  ;
; mfhi3          ; 01000111 ; Unsigned Binary                  ;
; mflo3          ; 01001000 ; Unsigned Binary                  ;
; in3            ; 01001001 ; Unsigned Binary                  ;
; out3           ; 01001010 ; Unsigned Binary                  ;
; nop3           ; 01001011 ; Unsigned Binary                  ;
; halt3          ; 01001100 ; Unsigned Binary                  ;
; shra3          ; 01001101 ; Unsigned Binary                  ;
; shra4          ; 01001110 ; Unsigned Binary                  ;
; shra5          ; 01001111 ; Unsigned Binary                  ;
+----------------+----------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Elaboration Settings                                                                                           ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CEBA4F23C7        ;                    ;
; Top-level entity name                                                           ; DataPath           ; CPU                ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ALU:alu|shl32:shl_32"                                                                                                                                                                  ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                                                                                                                            ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; shift_amt ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (5 bits) it drives.  The 27 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ALU:alu|shra32:shra_32"                                                                                                                                                                ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                                                                                                                            ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; shift_amt ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (5 bits) it drives.  The 27 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ALU:alu|shr32:shr_32"                                                                                                                                                                  ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                                                                                                                            ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; shift_amt ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (5 bits) it drives.  The 27 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ALU:alu|rol32:rol_32"                                                                                                                                                                  ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                                                                                                                            ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; shift_amt ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (5 bits) it drives.  The 27 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ALU:alu|ror32:ror_32"                                                                                                                                                                  ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                                                                                                                            ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; shift_amt ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (5 bits) it drives.  The 27 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ALU:alu|sub32:sub_32|add32:cla_adder"                                                                        ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                  ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Cin      ; Input  ; Info     ; Stuck at VCC                                                                                             ;
; Overflow ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ALU:alu|sub32:sub_32"                                                                   ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Overflow ; Output ; Info     ; Explicitly unconnected                                                              ;
; Cout     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ALU:alu|add32:add_32"                                                                                        ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                  ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Cin      ; Input  ; Info     ; Stuck at GND                                                                                             ;
; Cout     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; Overflow ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pc:PC"                                                                                                                                        ;
+--------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                                                                      ;
+--------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; conOut ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+--------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "register:MAR"                                                                                        ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                             ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------+
; RegisterOutput[31..9] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "register:In_port"                                                                                                                                                                       ;
+------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type  ; Severity ; Details                                                                                                                                                                            ;
+------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; enable     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; enable[-1] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
+------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------+
; Analysis & Elaboration Messages ;
+---------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Elaboration
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition
    Info: Processing started: Thu Apr 03 12:19:14 2025
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off CPU -c CPU --analysis_and_elaboration
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file adder.v
    Info (12023): Found entity 1: adder File: C:/Users/20js32/CPU_Project/adder.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file bus.v
    Info (12023): Found entity 1: Bus File: C:/Users/20js32/CPU_Project/Bus.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file datapath.v
    Info (12023): Found entity 1: DataPath File: C:/Users/20js32/CPU_Project/DataPath.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file register.v
    Info (12023): Found entity 1: register File: C:/Users/20js32/CPU_Project/register.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file datapath_tb.v
    Info (12023): Found entity 1: DataPath_tb File: C:/Users/20js32/CPU_Project/DataPath_tb.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file mux2to1.v
    Info (12023): Found entity 1: mux2to1 File: C:/Users/20js32/CPU_Project/mux2to1.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file and32.v
    Info (12023): Found entity 1: and32 File: C:/Users/20js32/CPU_Project/and32.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file or32.v
    Info (12023): Found entity 1: or32 File: C:/Users/20js32/CPU_Project/or32.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file not32.v
    Info (12023): Found entity 1: not32 File: C:/Users/20js32/CPU_Project/not32.v Line: 2
Info (12021): Found 3 design units, including 3 entities, in source file add32.v
    Info (12023): Found entity 1: cla_4bit_adder File: C:/Users/20js32/CPU_Project/add32.v Line: 3
    Info (12023): Found entity 2: cla_16bit_adder File: C:/Users/20js32/CPU_Project/add32.v Line: 27
    Info (12023): Found entity 3: add32 File: C:/Users/20js32/CPU_Project/add32.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file mul32.v
    Info (12023): Found entity 1: mul32 File: C:/Users/20js32/CPU_Project/mul32.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file neg.v
    Info (12023): Found entity 1: neg File: C:/Users/20js32/CPU_Project/neg.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file alu.v
    Info (12023): Found entity 1: ALU File: C:/Users/20js32/CPU_Project/ALU.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file div32.v
    Info (12023): Found entity 1: div32 File: C:/Users/20js32/CPU_Project/div32.v Line: 3
Warning (10229): Verilog HDL Expression warning at rol32.v(6): truncated literal to match 5 bits File: C:/Users/20js32/CPU_Project/rol32.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file rol32.v
    Info (12023): Found entity 1: rol32 File: C:/Users/20js32/CPU_Project/rol32.v Line: 1
Warning (10229): Verilog HDL Expression warning at ror32.v(6): truncated literal to match 5 bits File: C:/Users/20js32/CPU_Project/ror32.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file ror32.v
    Info (12023): Found entity 1: ror32 File: C:/Users/20js32/CPU_Project/ror32.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file shl32.v
    Info (12023): Found entity 1: shl32 File: C:/Users/20js32/CPU_Project/shl32.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file shr32.v
    Info (12023): Found entity 1: shr32 File: C:/Users/20js32/CPU_Project/shr32.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file shra32.v
    Info (12023): Found entity 1: shra32 File: C:/Users/20js32/CPU_Project/shra32.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file sub32.v
    Info (12023): Found entity 1: sub32 File: C:/Users/20js32/CPU_Project/sub32.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file inport.v
    Info (12023): Found entity 1: InPort File: C:/Users/20js32/CPU_Project/InPort.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ram.v
    Info (12023): Found entity 1: RAM File: C:/Users/20js32/CPU_Project/RAM.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file select_encode.v
    Info (12023): Found entity 1: select_encode File: C:/Users/20js32/CPU_Project/select_encode.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file ram_1port.v
    Info (12023): Found entity 1: ram_1port File: C:/Users/20js32/CPU_Project/ram_1port.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file ram_lib.v
    Info (12023): Found entity 1: ram_lib File: C:/Users/20js32/CPU_Project/ram_lib.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file con_ff.v
    Info (12023): Found entity 1: con_ff File: C:/Users/20js32/CPU_Project/con_ff.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file pc.v
    Info (12023): Found entity 1: pc File: C:/Users/20js32/CPU_Project/pc.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file control_unit.v
    Info (12023): Found entity 1: control_unit File: C:/Users/20js32/CPU_Project/control_unit.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file seven_seg_display_out.v
    Info (12023): Found entity 1: Seven_Seg_Display_Out File: C:/Users/20js32/CPU_Project/Seven_Seg_Display_Out.v Line: 1
Info (12127): Elaborating entity "DataPath" for the top level hierarchy
Warning (10230): Verilog HDL assignment warning at DataPath.v(104): truncated value with size 32 to match size of target (1) File: C:/Users/20js32/CPU_Project/DataPath.v Line: 104
Info (12128): Elaborating entity "register" for hierarchy "register:R0" File: C:/Users/20js32/CPU_Project/DataPath.v Line: 102
Info (12128): Elaborating entity "mux2to1" for hierarchy "mux2to1:MDR_Mux" File: C:/Users/20js32/CPU_Project/DataPath.v Line: 133
Info (12128): Elaborating entity "RAM" for hierarchy "RAM:ram" File: C:/Users/20js32/CPU_Project/DataPath.v Line: 138
Info (12128): Elaborating entity "pc" for hierarchy "pc:PC" File: C:/Users/20js32/CPU_Project/DataPath.v Line: 140
Info (12128): Elaborating entity "select_encode" for hierarchy "select_encode:selectEncode" File: C:/Users/20js32/CPU_Project/DataPath.v Line: 149
Warning (10240): Verilog HDL Always Construct warning at select_encode.v(26): inferring latch(es) for variable "binary_in", which holds its previous value in one or more paths through the always construct File: C:/Users/20js32/CPU_Project/select_encode.v Line: 26
Info (10041): Inferred latch for "binary_in[0]" at select_encode.v(26) File: C:/Users/20js32/CPU_Project/select_encode.v Line: 26
Info (10041): Inferred latch for "binary_in[1]" at select_encode.v(26) File: C:/Users/20js32/CPU_Project/select_encode.v Line: 26
Info (10041): Inferred latch for "binary_in[2]" at select_encode.v(26) File: C:/Users/20js32/CPU_Project/select_encode.v Line: 26
Info (10041): Inferred latch for "binary_in[3]" at select_encode.v(26) File: C:/Users/20js32/CPU_Project/select_encode.v Line: 26
Info (12128): Elaborating entity "ALU" for hierarchy "ALU:alu" File: C:/Users/20js32/CPU_Project/DataPath.v Line: 153
Warning (10270): Verilog HDL Case Statement warning at ALU.v(55): incomplete case statement has no default case item File: C:/Users/20js32/CPU_Project/ALU.v Line: 55
Warning (10240): Verilog HDL Always Construct warning at ALU.v(55): inferring latch(es) for variable "C", which holds its previous value in one or more paths through the always construct File: C:/Users/20js32/CPU_Project/ALU.v Line: 55
Info (10041): Inferred latch for "C[0]" at ALU.v(55) File: C:/Users/20js32/CPU_Project/ALU.v Line: 55
Info (10041): Inferred latch for "C[1]" at ALU.v(55) File: C:/Users/20js32/CPU_Project/ALU.v Line: 55
Info (10041): Inferred latch for "C[2]" at ALU.v(55) File: C:/Users/20js32/CPU_Project/ALU.v Line: 55
Info (10041): Inferred latch for "C[3]" at ALU.v(55) File: C:/Users/20js32/CPU_Project/ALU.v Line: 55
Info (10041): Inferred latch for "C[4]" at ALU.v(55) File: C:/Users/20js32/CPU_Project/ALU.v Line: 55
Info (10041): Inferred latch for "C[5]" at ALU.v(55) File: C:/Users/20js32/CPU_Project/ALU.v Line: 55
Info (10041): Inferred latch for "C[6]" at ALU.v(55) File: C:/Users/20js32/CPU_Project/ALU.v Line: 55
Info (10041): Inferred latch for "C[7]" at ALU.v(55) File: C:/Users/20js32/CPU_Project/ALU.v Line: 55
Info (10041): Inferred latch for "C[8]" at ALU.v(55) File: C:/Users/20js32/CPU_Project/ALU.v Line: 55
Info (10041): Inferred latch for "C[9]" at ALU.v(55) File: C:/Users/20js32/CPU_Project/ALU.v Line: 55
Info (10041): Inferred latch for "C[10]" at ALU.v(55) File: C:/Users/20js32/CPU_Project/ALU.v Line: 55
Info (10041): Inferred latch for "C[11]" at ALU.v(55) File: C:/Users/20js32/CPU_Project/ALU.v Line: 55
Info (10041): Inferred latch for "C[12]" at ALU.v(55) File: C:/Users/20js32/CPU_Project/ALU.v Line: 55
Info (10041): Inferred latch for "C[13]" at ALU.v(55) File: C:/Users/20js32/CPU_Project/ALU.v Line: 55
Info (10041): Inferred latch for "C[14]" at ALU.v(55) File: C:/Users/20js32/CPU_Project/ALU.v Line: 55
Info (10041): Inferred latch for "C[15]" at ALU.v(55) File: C:/Users/20js32/CPU_Project/ALU.v Line: 55
Info (10041): Inferred latch for "C[16]" at ALU.v(55) File: C:/Users/20js32/CPU_Project/ALU.v Line: 55
Info (10041): Inferred latch for "C[17]" at ALU.v(55) File: C:/Users/20js32/CPU_Project/ALU.v Line: 55
Info (10041): Inferred latch for "C[18]" at ALU.v(55) File: C:/Users/20js32/CPU_Project/ALU.v Line: 55
Info (10041): Inferred latch for "C[19]" at ALU.v(55) File: C:/Users/20js32/CPU_Project/ALU.v Line: 55
Info (10041): Inferred latch for "C[20]" at ALU.v(55) File: C:/Users/20js32/CPU_Project/ALU.v Line: 55
Info (10041): Inferred latch for "C[21]" at ALU.v(55) File: C:/Users/20js32/CPU_Project/ALU.v Line: 55
Info (10041): Inferred latch for "C[22]" at ALU.v(55) File: C:/Users/20js32/CPU_Project/ALU.v Line: 55
Info (10041): Inferred latch for "C[23]" at ALU.v(55) File: C:/Users/20js32/CPU_Project/ALU.v Line: 55
Info (10041): Inferred latch for "C[24]" at ALU.v(55) File: C:/Users/20js32/CPU_Project/ALU.v Line: 55
Info (10041): Inferred latch for "C[25]" at ALU.v(55) File: C:/Users/20js32/CPU_Project/ALU.v Line: 55
Info (10041): Inferred latch for "C[26]" at ALU.v(55) File: C:/Users/20js32/CPU_Project/ALU.v Line: 55
Info (10041): Inferred latch for "C[27]" at ALU.v(55) File: C:/Users/20js32/CPU_Project/ALU.v Line: 55
Info (10041): Inferred latch for "C[28]" at ALU.v(55) File: C:/Users/20js32/CPU_Project/ALU.v Line: 55
Info (10041): Inferred latch for "C[29]" at ALU.v(55) File: C:/Users/20js32/CPU_Project/ALU.v Line: 55
Info (10041): Inferred latch for "C[30]" at ALU.v(55) File: C:/Users/20js32/CPU_Project/ALU.v Line: 55
Info (10041): Inferred latch for "C[31]" at ALU.v(55) File: C:/Users/20js32/CPU_Project/ALU.v Line: 55
Info (10041): Inferred latch for "C[32]" at ALU.v(55) File: C:/Users/20js32/CPU_Project/ALU.v Line: 55
Info (10041): Inferred latch for "C[33]" at ALU.v(55) File: C:/Users/20js32/CPU_Project/ALU.v Line: 55
Info (10041): Inferred latch for "C[34]" at ALU.v(55) File: C:/Users/20js32/CPU_Project/ALU.v Line: 55
Info (10041): Inferred latch for "C[35]" at ALU.v(55) File: C:/Users/20js32/CPU_Project/ALU.v Line: 55
Info (10041): Inferred latch for "C[36]" at ALU.v(55) File: C:/Users/20js32/CPU_Project/ALU.v Line: 55
Info (10041): Inferred latch for "C[37]" at ALU.v(55) File: C:/Users/20js32/CPU_Project/ALU.v Line: 55
Info (10041): Inferred latch for "C[38]" at ALU.v(55) File: C:/Users/20js32/CPU_Project/ALU.v Line: 55
Info (10041): Inferred latch for "C[39]" at ALU.v(55) File: C:/Users/20js32/CPU_Project/ALU.v Line: 55
Info (10041): Inferred latch for "C[40]" at ALU.v(55) File: C:/Users/20js32/CPU_Project/ALU.v Line: 55
Info (10041): Inferred latch for "C[41]" at ALU.v(55) File: C:/Users/20js32/CPU_Project/ALU.v Line: 55
Info (10041): Inferred latch for "C[42]" at ALU.v(55) File: C:/Users/20js32/CPU_Project/ALU.v Line: 55
Info (10041): Inferred latch for "C[43]" at ALU.v(55) File: C:/Users/20js32/CPU_Project/ALU.v Line: 55
Info (10041): Inferred latch for "C[44]" at ALU.v(55) File: C:/Users/20js32/CPU_Project/ALU.v Line: 55
Info (10041): Inferred latch for "C[45]" at ALU.v(55) File: C:/Users/20js32/CPU_Project/ALU.v Line: 55
Info (10041): Inferred latch for "C[46]" at ALU.v(55) File: C:/Users/20js32/CPU_Project/ALU.v Line: 55
Info (10041): Inferred latch for "C[47]" at ALU.v(55) File: C:/Users/20js32/CPU_Project/ALU.v Line: 55
Info (10041): Inferred latch for "C[48]" at ALU.v(55) File: C:/Users/20js32/CPU_Project/ALU.v Line: 55
Info (10041): Inferred latch for "C[49]" at ALU.v(55) File: C:/Users/20js32/CPU_Project/ALU.v Line: 55
Info (10041): Inferred latch for "C[50]" at ALU.v(55) File: C:/Users/20js32/CPU_Project/ALU.v Line: 55
Info (10041): Inferred latch for "C[51]" at ALU.v(55) File: C:/Users/20js32/CPU_Project/ALU.v Line: 55
Info (10041): Inferred latch for "C[52]" at ALU.v(55) File: C:/Users/20js32/CPU_Project/ALU.v Line: 55
Info (10041): Inferred latch for "C[53]" at ALU.v(55) File: C:/Users/20js32/CPU_Project/ALU.v Line: 55
Info (10041): Inferred latch for "C[54]" at ALU.v(55) File: C:/Users/20js32/CPU_Project/ALU.v Line: 55
Info (10041): Inferred latch for "C[55]" at ALU.v(55) File: C:/Users/20js32/CPU_Project/ALU.v Line: 55
Info (10041): Inferred latch for "C[56]" at ALU.v(55) File: C:/Users/20js32/CPU_Project/ALU.v Line: 55
Info (10041): Inferred latch for "C[57]" at ALU.v(55) File: C:/Users/20js32/CPU_Project/ALU.v Line: 55
Info (10041): Inferred latch for "C[58]" at ALU.v(55) File: C:/Users/20js32/CPU_Project/ALU.v Line: 55
Info (10041): Inferred latch for "C[59]" at ALU.v(55) File: C:/Users/20js32/CPU_Project/ALU.v Line: 55
Info (10041): Inferred latch for "C[60]" at ALU.v(55) File: C:/Users/20js32/CPU_Project/ALU.v Line: 55
Info (10041): Inferred latch for "C[61]" at ALU.v(55) File: C:/Users/20js32/CPU_Project/ALU.v Line: 55
Info (10041): Inferred latch for "C[62]" at ALU.v(55) File: C:/Users/20js32/CPU_Project/ALU.v Line: 55
Info (10041): Inferred latch for "C[63]" at ALU.v(55) File: C:/Users/20js32/CPU_Project/ALU.v Line: 55
Info (12128): Elaborating entity "add32" for hierarchy "ALU:alu|add32:add_32" File: C:/Users/20js32/CPU_Project/ALU.v Line: 36
Info (12128): Elaborating entity "cla_16bit_adder" for hierarchy "ALU:alu|add32:add_32|cla_16bit_adder:adder_low" File: C:/Users/20js32/CPU_Project/add32.v Line: 51
Info (12128): Elaborating entity "cla_4bit_adder" for hierarchy "ALU:alu|add32:add_32|cla_16bit_adder:adder_low|cla_4bit_adder:adder0" File: C:/Users/20js32/CPU_Project/add32.v Line: 35
Info (12128): Elaborating entity "sub32" for hierarchy "ALU:alu|sub32:sub_32" File: C:/Users/20js32/CPU_Project/ALU.v Line: 37
Info (12128): Elaborating entity "mul32" for hierarchy "ALU:alu|mul32:mul_32" File: C:/Users/20js32/CPU_Project/ALU.v Line: 38
Warning (10199): Verilog HDL Case Statement warning at mul32.v(30): case item expression never matches the case expression File: C:/Users/20js32/CPU_Project/mul32.v Line: 30
Warning (10199): Verilog HDL Case Statement warning at mul32.v(31): case item expression never matches the case expression File: C:/Users/20js32/CPU_Project/mul32.v Line: 31
Warning (10199): Verilog HDL Case Statement warning at mul32.v(33): case item expression never matches the case expression File: C:/Users/20js32/CPU_Project/mul32.v Line: 33
Warning (10199): Verilog HDL Case Statement warning at mul32.v(34): case item expression never matches the case expression File: C:/Users/20js32/CPU_Project/mul32.v Line: 34
Warning (10230): Verilog HDL assignment warning at mul32.v(41): truncated value with size 65 to match size of target (64) File: C:/Users/20js32/CPU_Project/mul32.v Line: 41
Info (12128): Elaborating entity "div32" for hierarchy "ALU:alu|div32:div_32" File: C:/Users/20js32/CPU_Project/ALU.v Line: 39
Warning (10240): Verilog HDL Always Construct warning at div32.v(16): inferring latch(es) for variable "quotient_sign", which holds its previous value in one or more paths through the always construct File: C:/Users/20js32/CPU_Project/div32.v Line: 16
Warning (10240): Verilog HDL Always Construct warning at div32.v(16): inferring latch(es) for variable "remainder_sign", which holds its previous value in one or more paths through the always construct File: C:/Users/20js32/CPU_Project/div32.v Line: 16
Warning (10240): Verilog HDL Always Construct warning at div32.v(16): inferring latch(es) for variable "abs_dividend", which holds its previous value in one or more paths through the always construct File: C:/Users/20js32/CPU_Project/div32.v Line: 16
Warning (10240): Verilog HDL Always Construct warning at div32.v(16): inferring latch(es) for variable "abs_divisor", which holds its previous value in one or more paths through the always construct File: C:/Users/20js32/CPU_Project/div32.v Line: 16
Warning (10240): Verilog HDL Always Construct warning at div32.v(16): inferring latch(es) for variable "remainder_register", which holds its previous value in one or more paths through the always construct File: C:/Users/20js32/CPU_Project/div32.v Line: 16
Warning (10240): Verilog HDL Always Construct warning at div32.v(16): inferring latch(es) for variable "bit_position", which holds its previous value in one or more paths through the always construct File: C:/Users/20js32/CPU_Project/div32.v Line: 16
Info (12128): Elaborating entity "and32" for hierarchy "ALU:alu|and32:and_32" File: C:/Users/20js32/CPU_Project/ALU.v Line: 40
Info (12128): Elaborating entity "or32" for hierarchy "ALU:alu|or32:or_32" File: C:/Users/20js32/CPU_Project/ALU.v Line: 41
Info (12128): Elaborating entity "ror32" for hierarchy "ALU:alu|ror32:ror_32" File: C:/Users/20js32/CPU_Project/ALU.v Line: 42
Info (12128): Elaborating entity "rol32" for hierarchy "ALU:alu|rol32:rol_32" File: C:/Users/20js32/CPU_Project/ALU.v Line: 43
Info (12128): Elaborating entity "shr32" for hierarchy "ALU:alu|shr32:shr_32" File: C:/Users/20js32/CPU_Project/ALU.v Line: 44
Info (12128): Elaborating entity "shra32" for hierarchy "ALU:alu|shra32:shra_32" File: C:/Users/20js32/CPU_Project/ALU.v Line: 45
Info (12128): Elaborating entity "shl32" for hierarchy "ALU:alu|shl32:shl_32" File: C:/Users/20js32/CPU_Project/ALU.v Line: 46
Info (12128): Elaborating entity "neg" for hierarchy "ALU:alu|neg:neg_32" File: C:/Users/20js32/CPU_Project/ALU.v Line: 47
Info (12128): Elaborating entity "not32" for hierarchy "ALU:alu|not32:not_32" File: C:/Users/20js32/CPU_Project/ALU.v Line: 48
Info (12128): Elaborating entity "Bus" for hierarchy "Bus:bus" File: C:/Users/20js32/CPU_Project/DataPath.v Line: 217
Warning (10240): Verilog HDL Always Construct warning at Bus.v(65): inferring latch(es) for variable "q", which holds its previous value in one or more paths through the always construct File: C:/Users/20js32/CPU_Project/Bus.v Line: 65
Info (10041): Inferred latch for "q[0]" at Bus.v(66) File: C:/Users/20js32/CPU_Project/Bus.v Line: 66
Info (10041): Inferred latch for "q[1]" at Bus.v(66) File: C:/Users/20js32/CPU_Project/Bus.v Line: 66
Info (10041): Inferred latch for "q[2]" at Bus.v(66) File: C:/Users/20js32/CPU_Project/Bus.v Line: 66
Info (10041): Inferred latch for "q[3]" at Bus.v(66) File: C:/Users/20js32/CPU_Project/Bus.v Line: 66
Info (10041): Inferred latch for "q[4]" at Bus.v(66) File: C:/Users/20js32/CPU_Project/Bus.v Line: 66
Info (10041): Inferred latch for "q[5]" at Bus.v(66) File: C:/Users/20js32/CPU_Project/Bus.v Line: 66
Info (10041): Inferred latch for "q[6]" at Bus.v(66) File: C:/Users/20js32/CPU_Project/Bus.v Line: 66
Info (10041): Inferred latch for "q[7]" at Bus.v(66) File: C:/Users/20js32/CPU_Project/Bus.v Line: 66
Info (10041): Inferred latch for "q[8]" at Bus.v(66) File: C:/Users/20js32/CPU_Project/Bus.v Line: 66
Info (10041): Inferred latch for "q[9]" at Bus.v(66) File: C:/Users/20js32/CPU_Project/Bus.v Line: 66
Info (10041): Inferred latch for "q[10]" at Bus.v(66) File: C:/Users/20js32/CPU_Project/Bus.v Line: 66
Info (10041): Inferred latch for "q[11]" at Bus.v(66) File: C:/Users/20js32/CPU_Project/Bus.v Line: 66
Info (10041): Inferred latch for "q[12]" at Bus.v(66) File: C:/Users/20js32/CPU_Project/Bus.v Line: 66
Info (10041): Inferred latch for "q[13]" at Bus.v(66) File: C:/Users/20js32/CPU_Project/Bus.v Line: 66
Info (10041): Inferred latch for "q[14]" at Bus.v(66) File: C:/Users/20js32/CPU_Project/Bus.v Line: 66
Info (10041): Inferred latch for "q[15]" at Bus.v(66) File: C:/Users/20js32/CPU_Project/Bus.v Line: 66
Info (10041): Inferred latch for "q[16]" at Bus.v(66) File: C:/Users/20js32/CPU_Project/Bus.v Line: 66
Info (10041): Inferred latch for "q[17]" at Bus.v(66) File: C:/Users/20js32/CPU_Project/Bus.v Line: 66
Info (10041): Inferred latch for "q[18]" at Bus.v(66) File: C:/Users/20js32/CPU_Project/Bus.v Line: 66
Info (10041): Inferred latch for "q[19]" at Bus.v(66) File: C:/Users/20js32/CPU_Project/Bus.v Line: 66
Info (10041): Inferred latch for "q[20]" at Bus.v(66) File: C:/Users/20js32/CPU_Project/Bus.v Line: 66
Info (10041): Inferred latch for "q[21]" at Bus.v(66) File: C:/Users/20js32/CPU_Project/Bus.v Line: 66
Info (10041): Inferred latch for "q[22]" at Bus.v(66) File: C:/Users/20js32/CPU_Project/Bus.v Line: 66
Info (10041): Inferred latch for "q[23]" at Bus.v(66) File: C:/Users/20js32/CPU_Project/Bus.v Line: 66
Info (10041): Inferred latch for "q[24]" at Bus.v(66) File: C:/Users/20js32/CPU_Project/Bus.v Line: 66
Info (10041): Inferred latch for "q[25]" at Bus.v(66) File: C:/Users/20js32/CPU_Project/Bus.v Line: 66
Info (10041): Inferred latch for "q[26]" at Bus.v(66) File: C:/Users/20js32/CPU_Project/Bus.v Line: 66
Info (10041): Inferred latch for "q[27]" at Bus.v(66) File: C:/Users/20js32/CPU_Project/Bus.v Line: 66
Info (10041): Inferred latch for "q[28]" at Bus.v(66) File: C:/Users/20js32/CPU_Project/Bus.v Line: 66
Info (10041): Inferred latch for "q[29]" at Bus.v(66) File: C:/Users/20js32/CPU_Project/Bus.v Line: 66
Info (10041): Inferred latch for "q[30]" at Bus.v(66) File: C:/Users/20js32/CPU_Project/Bus.v Line: 66
Info (10041): Inferred latch for "q[31]" at Bus.v(66) File: C:/Users/20js32/CPU_Project/Bus.v Line: 66
Info (12128): Elaborating entity "con_ff" for hierarchy "con_ff:myConFF" File: C:/Users/20js32/CPU_Project/DataPath.v Line: 226
Info (12128): Elaborating entity "control_unit" for hierarchy "control_unit:CU" File: C:/Users/20js32/CPU_Project/DataPath.v Line: 263
Warning (10270): Verilog HDL Case Statement warning at control_unit.v(42): incomplete case statement has no default case item File: C:/Users/20js32/CPU_Project/control_unit.v Line: 42
Warning (10270): Verilog HDL Case Statement warning at control_unit.v(37): incomplete case statement has no default case item File: C:/Users/20js32/CPU_Project/control_unit.v Line: 37
Info (10264): Verilog HDL Case Statement information at control_unit.v(37): all case item expressions in this case statement are onehot File: C:/Users/20js32/CPU_Project/control_unit.v Line: 37
Warning (10240): Verilog HDL Always Construct warning at control_unit.v(32): inferring latch(es) for variable "present_state", which holds its previous value in one or more paths through the always construct File: C:/Users/20js32/CPU_Project/control_unit.v Line: 32
Warning (10235): Verilog HDL Always Construct warning at control_unit.v(354): variable "conOut" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/20js32/CPU_Project/control_unit.v Line: 354
Warning (10240): Verilog HDL Always Construct warning at control_unit.v(185): inferring latch(es) for variable "Gra", which holds its previous value in one or more paths through the always construct File: C:/Users/20js32/CPU_Project/control_unit.v Line: 185
Warning (10240): Verilog HDL Always Construct warning at control_unit.v(185): inferring latch(es) for variable "Grb", which holds its previous value in one or more paths through the always construct File: C:/Users/20js32/CPU_Project/control_unit.v Line: 185
Warning (10240): Verilog HDL Always Construct warning at control_unit.v(185): inferring latch(es) for variable "Grc", which holds its previous value in one or more paths through the always construct File: C:/Users/20js32/CPU_Project/control_unit.v Line: 185
Warning (10240): Verilog HDL Always Construct warning at control_unit.v(185): inferring latch(es) for variable "Rin", which holds its previous value in one or more paths through the always construct File: C:/Users/20js32/CPU_Project/control_unit.v Line: 185
Warning (10240): Verilog HDL Always Construct warning at control_unit.v(185): inferring latch(es) for variable "Rout", which holds its previous value in one or more paths through the always construct File: C:/Users/20js32/CPU_Project/control_unit.v Line: 185
Warning (10240): Verilog HDL Always Construct warning at control_unit.v(185): inferring latch(es) for variable "BAout", which holds its previous value in one or more paths through the always construct File: C:/Users/20js32/CPU_Project/control_unit.v Line: 185
Warning (10240): Verilog HDL Always Construct warning at control_unit.v(185): inferring latch(es) for variable "HIout", which holds its previous value in one or more paths through the always construct File: C:/Users/20js32/CPU_Project/control_unit.v Line: 185
Warning (10240): Verilog HDL Always Construct warning at control_unit.v(185): inferring latch(es) for variable "HIin", which holds its previous value in one or more paths through the always construct File: C:/Users/20js32/CPU_Project/control_unit.v Line: 185
Warning (10240): Verilog HDL Always Construct warning at control_unit.v(185): inferring latch(es) for variable "LOout", which holds its previous value in one or more paths through the always construct File: C:/Users/20js32/CPU_Project/control_unit.v Line: 185
Warning (10240): Verilog HDL Always Construct warning at control_unit.v(185): inferring latch(es) for variable "LOin", which holds its previous value in one or more paths through the always construct File: C:/Users/20js32/CPU_Project/control_unit.v Line: 185
Warning (10240): Verilog HDL Always Construct warning at control_unit.v(185): inferring latch(es) for variable "Zhighout", which holds its previous value in one or more paths through the always construct File: C:/Users/20js32/CPU_Project/control_unit.v Line: 185
Warning (10240): Verilog HDL Always Construct warning at control_unit.v(185): inferring latch(es) for variable "Zlowout", which holds its previous value in one or more paths through the always construct File: C:/Users/20js32/CPU_Project/control_unit.v Line: 185
Warning (10240): Verilog HDL Always Construct warning at control_unit.v(185): inferring latch(es) for variable "Zin", which holds its previous value in one or more paths through the always construct File: C:/Users/20js32/CPU_Project/control_unit.v Line: 185
Warning (10240): Verilog HDL Always Construct warning at control_unit.v(185): inferring latch(es) for variable "Yin", which holds its previous value in one or more paths through the always construct File: C:/Users/20js32/CPU_Project/control_unit.v Line: 185
Warning (10240): Verilog HDL Always Construct warning at control_unit.v(185): inferring latch(es) for variable "MDRout", which holds its previous value in one or more paths through the always construct File: C:/Users/20js32/CPU_Project/control_unit.v Line: 185
Warning (10240): Verilog HDL Always Construct warning at control_unit.v(185): inferring latch(es) for variable "MDRin", which holds its previous value in one or more paths through the always construct File: C:/Users/20js32/CPU_Project/control_unit.v Line: 185
Warning (10240): Verilog HDL Always Construct warning at control_unit.v(185): inferring latch(es) for variable "MARin", which holds its previous value in one or more paths through the always construct File: C:/Users/20js32/CPU_Project/control_unit.v Line: 185
Warning (10240): Verilog HDL Always Construct warning at control_unit.v(185): inferring latch(es) for variable "PCout", which holds its previous value in one or more paths through the always construct File: C:/Users/20js32/CPU_Project/control_unit.v Line: 185
Warning (10240): Verilog HDL Always Construct warning at control_unit.v(185): inferring latch(es) for variable "conIn", which holds its previous value in one or more paths through the always construct File: C:/Users/20js32/CPU_Project/control_unit.v Line: 185
Warning (10240): Verilog HDL Always Construct warning at control_unit.v(185): inferring latch(es) for variable "PCin", which holds its previous value in one or more paths through the always construct File: C:/Users/20js32/CPU_Project/control_unit.v Line: 185
Warning (10240): Verilog HDL Always Construct warning at control_unit.v(185): inferring latch(es) for variable "IRin", which holds its previous value in one or more paths through the always construct File: C:/Users/20js32/CPU_Project/control_unit.v Line: 185
Warning (10240): Verilog HDL Always Construct warning at control_unit.v(185): inferring latch(es) for variable "Out_portIn", which holds its previous value in one or more paths through the always construct File: C:/Users/20js32/CPU_Project/control_unit.v Line: 185
Warning (10240): Verilog HDL Always Construct warning at control_unit.v(185): inferring latch(es) for variable "Read", which holds its previous value in one or more paths through the always construct File: C:/Users/20js32/CPU_Project/control_unit.v Line: 185
Warning (10240): Verilog HDL Always Construct warning at control_unit.v(185): inferring latch(es) for variable "Write", which holds its previous value in one or more paths through the always construct File: C:/Users/20js32/CPU_Project/control_unit.v Line: 185
Warning (10240): Verilog HDL Always Construct warning at control_unit.v(185): inferring latch(es) for variable "InPortout", which holds its previous value in one or more paths through the always construct File: C:/Users/20js32/CPU_Project/control_unit.v Line: 185
Warning (10240): Verilog HDL Always Construct warning at control_unit.v(185): inferring latch(es) for variable "IncPC", which holds its previous value in one or more paths through the always construct File: C:/Users/20js32/CPU_Project/control_unit.v Line: 185
Warning (10240): Verilog HDL Always Construct warning at control_unit.v(185): inferring latch(es) for variable "Cout", which holds its previous value in one or more paths through the always construct File: C:/Users/20js32/CPU_Project/control_unit.v Line: 185
Warning (10240): Verilog HDL Always Construct warning at control_unit.v(185): inferring latch(es) for variable "R8_RAin", which holds its previous value in one or more paths through the always construct File: C:/Users/20js32/CPU_Project/control_unit.v Line: 185
Warning (10240): Verilog HDL Always Construct warning at control_unit.v(185): inferring latch(es) for variable "Run", which holds its previous value in one or more paths through the always construct File: C:/Users/20js32/CPU_Project/control_unit.v Line: 185
Info (10041): Inferred latch for "Run" at control_unit.v(185) File: C:/Users/20js32/CPU_Project/control_unit.v Line: 185
Info (10041): Inferred latch for "R8_RAin" at control_unit.v(185) File: C:/Users/20js32/CPU_Project/control_unit.v Line: 185
Info (10041): Inferred latch for "Cout" at control_unit.v(185) File: C:/Users/20js32/CPU_Project/control_unit.v Line: 185
Info (10041): Inferred latch for "IncPC" at control_unit.v(185) File: C:/Users/20js32/CPU_Project/control_unit.v Line: 185
Info (10041): Inferred latch for "InPortout" at control_unit.v(185) File: C:/Users/20js32/CPU_Project/control_unit.v Line: 185
Info (10041): Inferred latch for "Write" at control_unit.v(185) File: C:/Users/20js32/CPU_Project/control_unit.v Line: 185
Info (10041): Inferred latch for "Read" at control_unit.v(185) File: C:/Users/20js32/CPU_Project/control_unit.v Line: 185
Info (10041): Inferred latch for "Out_portIn" at control_unit.v(185) File: C:/Users/20js32/CPU_Project/control_unit.v Line: 185
Info (10041): Inferred latch for "IRin" at control_unit.v(185) File: C:/Users/20js32/CPU_Project/control_unit.v Line: 185
Info (10041): Inferred latch for "PCin" at control_unit.v(185) File: C:/Users/20js32/CPU_Project/control_unit.v Line: 185
Info (10041): Inferred latch for "conIn" at control_unit.v(185) File: C:/Users/20js32/CPU_Project/control_unit.v Line: 185
Info (10041): Inferred latch for "PCout" at control_unit.v(185) File: C:/Users/20js32/CPU_Project/control_unit.v Line: 185
Info (10041): Inferred latch for "MARin" at control_unit.v(185) File: C:/Users/20js32/CPU_Project/control_unit.v Line: 185
Info (10041): Inferred latch for "MDRin" at control_unit.v(185) File: C:/Users/20js32/CPU_Project/control_unit.v Line: 185
Info (10041): Inferred latch for "MDRout" at control_unit.v(185) File: C:/Users/20js32/CPU_Project/control_unit.v Line: 185
Info (10041): Inferred latch for "Yin" at control_unit.v(185) File: C:/Users/20js32/CPU_Project/control_unit.v Line: 185
Info (10041): Inferred latch for "Zin" at control_unit.v(185) File: C:/Users/20js32/CPU_Project/control_unit.v Line: 185
Info (10041): Inferred latch for "Zlowout" at control_unit.v(185) File: C:/Users/20js32/CPU_Project/control_unit.v Line: 185
Info (10041): Inferred latch for "Zhighout" at control_unit.v(185) File: C:/Users/20js32/CPU_Project/control_unit.v Line: 185
Info (10041): Inferred latch for "LOin" at control_unit.v(185) File: C:/Users/20js32/CPU_Project/control_unit.v Line: 185
Info (10041): Inferred latch for "LOout" at control_unit.v(185) File: C:/Users/20js32/CPU_Project/control_unit.v Line: 185
Info (10041): Inferred latch for "HIin" at control_unit.v(185) File: C:/Users/20js32/CPU_Project/control_unit.v Line: 185
Info (10041): Inferred latch for "HIout" at control_unit.v(185) File: C:/Users/20js32/CPU_Project/control_unit.v Line: 185
Info (10041): Inferred latch for "BAout" at control_unit.v(185) File: C:/Users/20js32/CPU_Project/control_unit.v Line: 185
Info (10041): Inferred latch for "Rout" at control_unit.v(185) File: C:/Users/20js32/CPU_Project/control_unit.v Line: 185
Info (10041): Inferred latch for "Rin" at control_unit.v(185) File: C:/Users/20js32/CPU_Project/control_unit.v Line: 185
Info (10041): Inferred latch for "Grc" at control_unit.v(185) File: C:/Users/20js32/CPU_Project/control_unit.v Line: 185
Info (10041): Inferred latch for "Grb" at control_unit.v(185) File: C:/Users/20js32/CPU_Project/control_unit.v Line: 185
Info (10041): Inferred latch for "Gra" at control_unit.v(185) File: C:/Users/20js32/CPU_Project/control_unit.v Line: 185
Info (10041): Inferred latch for "present_state.shra5" at control_unit.v(37) File: C:/Users/20js32/CPU_Project/control_unit.v Line: 37
Info (10041): Inferred latch for "present_state.shra4" at control_unit.v(37) File: C:/Users/20js32/CPU_Project/control_unit.v Line: 37
Info (10041): Inferred latch for "present_state.shra3" at control_unit.v(37) File: C:/Users/20js32/CPU_Project/control_unit.v Line: 37
Info (10041): Inferred latch for "present_state.halt3" at control_unit.v(37) File: C:/Users/20js32/CPU_Project/control_unit.v Line: 37
Info (10041): Inferred latch for "present_state.nop3" at control_unit.v(37) File: C:/Users/20js32/CPU_Project/control_unit.v Line: 37
Info (10041): Inferred latch for "present_state.out3" at control_unit.v(37) File: C:/Users/20js32/CPU_Project/control_unit.v Line: 37
Info (10041): Inferred latch for "present_state.in3" at control_unit.v(37) File: C:/Users/20js32/CPU_Project/control_unit.v Line: 37
Info (10041): Inferred latch for "present_state.mflo3" at control_unit.v(37) File: C:/Users/20js32/CPU_Project/control_unit.v Line: 37
Info (10041): Inferred latch for "present_state.mfhi3" at control_unit.v(37) File: C:/Users/20js32/CPU_Project/control_unit.v Line: 37
Info (10041): Inferred latch for "present_state.jal4" at control_unit.v(37) File: C:/Users/20js32/CPU_Project/control_unit.v Line: 37
Info (10041): Inferred latch for "present_state.jal3" at control_unit.v(37) File: C:/Users/20js32/CPU_Project/control_unit.v Line: 37
Info (10041): Inferred latch for "present_state.jr3" at control_unit.v(37) File: C:/Users/20js32/CPU_Project/control_unit.v Line: 37
Info (10041): Inferred latch for "present_state.br6" at control_unit.v(37) File: C:/Users/20js32/CPU_Project/control_unit.v Line: 37
Info (10041): Inferred latch for "present_state.br5" at control_unit.v(37) File: C:/Users/20js32/CPU_Project/control_unit.v Line: 37
Info (10041): Inferred latch for "present_state.br4" at control_unit.v(37) File: C:/Users/20js32/CPU_Project/control_unit.v Line: 37
Info (10041): Inferred latch for "present_state.br3" at control_unit.v(37) File: C:/Users/20js32/CPU_Project/control_unit.v Line: 37
Info (10041): Inferred latch for "present_state.ori5" at control_unit.v(37) File: C:/Users/20js32/CPU_Project/control_unit.v Line: 37
Info (10041): Inferred latch for "present_state.ori4" at control_unit.v(37) File: C:/Users/20js32/CPU_Project/control_unit.v Line: 37
Info (10041): Inferred latch for "present_state.ori3" at control_unit.v(37) File: C:/Users/20js32/CPU_Project/control_unit.v Line: 37
Info (10041): Inferred latch for "present_state.andi5" at control_unit.v(37) File: C:/Users/20js32/CPU_Project/control_unit.v Line: 37
Info (10041): Inferred latch for "present_state.andi4" at control_unit.v(37) File: C:/Users/20js32/CPU_Project/control_unit.v Line: 37
Info (10041): Inferred latch for "present_state.andi3" at control_unit.v(37) File: C:/Users/20js32/CPU_Project/control_unit.v Line: 37
Info (10041): Inferred latch for "present_state.addi5" at control_unit.v(37) File: C:/Users/20js32/CPU_Project/control_unit.v Line: 37
Info (10041): Inferred latch for "present_state.addi4" at control_unit.v(37) File: C:/Users/20js32/CPU_Project/control_unit.v Line: 37
Info (10041): Inferred latch for "present_state.addi3" at control_unit.v(37) File: C:/Users/20js32/CPU_Project/control_unit.v Line: 37
Info (10041): Inferred latch for "present_state.st7" at control_unit.v(37) File: C:/Users/20js32/CPU_Project/control_unit.v Line: 37
Info (10041): Inferred latch for "present_state.st6" at control_unit.v(37) File: C:/Users/20js32/CPU_Project/control_unit.v Line: 37
Info (10041): Inferred latch for "present_state.st5" at control_unit.v(37) File: C:/Users/20js32/CPU_Project/control_unit.v Line: 37
Info (10041): Inferred latch for "present_state.st4" at control_unit.v(37) File: C:/Users/20js32/CPU_Project/control_unit.v Line: 37
Info (10041): Inferred latch for "present_state.st3" at control_unit.v(37) File: C:/Users/20js32/CPU_Project/control_unit.v Line: 37
Info (10041): Inferred latch for "present_state.ldi5" at control_unit.v(37) File: C:/Users/20js32/CPU_Project/control_unit.v Line: 37
Info (10041): Inferred latch for "present_state.ldi4" at control_unit.v(37) File: C:/Users/20js32/CPU_Project/control_unit.v Line: 37
Info (10041): Inferred latch for "present_state.ldi3" at control_unit.v(37) File: C:/Users/20js32/CPU_Project/control_unit.v Line: 37
Info (10041): Inferred latch for "present_state.ld7" at control_unit.v(37) File: C:/Users/20js32/CPU_Project/control_unit.v Line: 37
Info (10041): Inferred latch for "present_state.ld6" at control_unit.v(37) File: C:/Users/20js32/CPU_Project/control_unit.v Line: 37
Info (10041): Inferred latch for "present_state.ld5" at control_unit.v(37) File: C:/Users/20js32/CPU_Project/control_unit.v Line: 37
Info (10041): Inferred latch for "present_state.ld4" at control_unit.v(37) File: C:/Users/20js32/CPU_Project/control_unit.v Line: 37
Info (10041): Inferred latch for "present_state.ld3" at control_unit.v(37) File: C:/Users/20js32/CPU_Project/control_unit.v Line: 37
Info (10041): Inferred latch for "present_state.not5" at control_unit.v(37) File: C:/Users/20js32/CPU_Project/control_unit.v Line: 37
Info (10041): Inferred latch for "present_state.not4" at control_unit.v(37) File: C:/Users/20js32/CPU_Project/control_unit.v Line: 37
Info (10041): Inferred latch for "present_state.not3" at control_unit.v(37) File: C:/Users/20js32/CPU_Project/control_unit.v Line: 37
Info (10041): Inferred latch for "present_state.neg5" at control_unit.v(37) File: C:/Users/20js32/CPU_Project/control_unit.v Line: 37
Info (10041): Inferred latch for "present_state.neg4" at control_unit.v(37) File: C:/Users/20js32/CPU_Project/control_unit.v Line: 37
Info (10041): Inferred latch for "present_state.neg3" at control_unit.v(37) File: C:/Users/20js32/CPU_Project/control_unit.v Line: 37
Info (10041): Inferred latch for "present_state.ror5" at control_unit.v(37) File: C:/Users/20js32/CPU_Project/control_unit.v Line: 37
Info (10041): Inferred latch for "present_state.ror4" at control_unit.v(37) File: C:/Users/20js32/CPU_Project/control_unit.v Line: 37
Info (10041): Inferred latch for "present_state.ror3" at control_unit.v(37) File: C:/Users/20js32/CPU_Project/control_unit.v Line: 37
Info (10041): Inferred latch for "present_state.rol5" at control_unit.v(37) File: C:/Users/20js32/CPU_Project/control_unit.v Line: 37
Info (10041): Inferred latch for "present_state.rol4" at control_unit.v(37) File: C:/Users/20js32/CPU_Project/control_unit.v Line: 37
Info (10041): Inferred latch for "present_state.rol3" at control_unit.v(37) File: C:/Users/20js32/CPU_Project/control_unit.v Line: 37
Info (10041): Inferred latch for "present_state.shr5" at control_unit.v(37) File: C:/Users/20js32/CPU_Project/control_unit.v Line: 37
Info (10041): Inferred latch for "present_state.shr4" at control_unit.v(37) File: C:/Users/20js32/CPU_Project/control_unit.v Line: 37
Info (10041): Inferred latch for "present_state.shr3" at control_unit.v(37) File: C:/Users/20js32/CPU_Project/control_unit.v Line: 37
Info (10041): Inferred latch for "present_state.shl5" at control_unit.v(37) File: C:/Users/20js32/CPU_Project/control_unit.v Line: 37
Info (10041): Inferred latch for "present_state.shl4" at control_unit.v(37) File: C:/Users/20js32/CPU_Project/control_unit.v Line: 37
Info (10041): Inferred latch for "present_state.shl3" at control_unit.v(37) File: C:/Users/20js32/CPU_Project/control_unit.v Line: 37
Info (10041): Inferred latch for "present_state.and5" at control_unit.v(37) File: C:/Users/20js32/CPU_Project/control_unit.v Line: 37
Info (10041): Inferred latch for "present_state.and4" at control_unit.v(37) File: C:/Users/20js32/CPU_Project/control_unit.v Line: 37
Info (10041): Inferred latch for "present_state.and3" at control_unit.v(37) File: C:/Users/20js32/CPU_Project/control_unit.v Line: 37
Info (10041): Inferred latch for "present_state.or5" at control_unit.v(37) File: C:/Users/20js32/CPU_Project/control_unit.v Line: 37
Info (10041): Inferred latch for "present_state.or4" at control_unit.v(37) File: C:/Users/20js32/CPU_Project/control_unit.v Line: 37
Info (10041): Inferred latch for "present_state.or3" at control_unit.v(37) File: C:/Users/20js32/CPU_Project/control_unit.v Line: 37
Info (10041): Inferred latch for "present_state.div6" at control_unit.v(37) File: C:/Users/20js32/CPU_Project/control_unit.v Line: 37
Info (10041): Inferred latch for "present_state.div5" at control_unit.v(37) File: C:/Users/20js32/CPU_Project/control_unit.v Line: 37
Info (10041): Inferred latch for "present_state.div4" at control_unit.v(37) File: C:/Users/20js32/CPU_Project/control_unit.v Line: 37
Info (10041): Inferred latch for "present_state.div3" at control_unit.v(37) File: C:/Users/20js32/CPU_Project/control_unit.v Line: 37
Info (10041): Inferred latch for "present_state.mul6" at control_unit.v(37) File: C:/Users/20js32/CPU_Project/control_unit.v Line: 37
Info (10041): Inferred latch for "present_state.mul5" at control_unit.v(37) File: C:/Users/20js32/CPU_Project/control_unit.v Line: 37
Info (10041): Inferred latch for "present_state.mul4" at control_unit.v(37) File: C:/Users/20js32/CPU_Project/control_unit.v Line: 37
Info (10041): Inferred latch for "present_state.mul3" at control_unit.v(37) File: C:/Users/20js32/CPU_Project/control_unit.v Line: 37
Info (10041): Inferred latch for "present_state.sub5" at control_unit.v(37) File: C:/Users/20js32/CPU_Project/control_unit.v Line: 37
Info (10041): Inferred latch for "present_state.sub4" at control_unit.v(37) File: C:/Users/20js32/CPU_Project/control_unit.v Line: 37
Info (10041): Inferred latch for "present_state.sub3" at control_unit.v(37) File: C:/Users/20js32/CPU_Project/control_unit.v Line: 37
Info (10041): Inferred latch for "present_state.add5" at control_unit.v(37) File: C:/Users/20js32/CPU_Project/control_unit.v Line: 37
Info (10041): Inferred latch for "present_state.add4" at control_unit.v(37) File: C:/Users/20js32/CPU_Project/control_unit.v Line: 37
Info (10041): Inferred latch for "present_state.add3" at control_unit.v(37) File: C:/Users/20js32/CPU_Project/control_unit.v Line: 37
Info (10041): Inferred latch for "present_state.fetch2" at control_unit.v(37) File: C:/Users/20js32/CPU_Project/control_unit.v Line: 37
Info (10041): Inferred latch for "present_state.fetch1" at control_unit.v(37) File: C:/Users/20js32/CPU_Project/control_unit.v Line: 37
Info (10041): Inferred latch for "present_state.fetch0" at control_unit.v(37) File: C:/Users/20js32/CPU_Project/control_unit.v Line: 37
Info (10041): Inferred latch for "present_state.reset_state" at control_unit.v(37) File: C:/Users/20js32/CPU_Project/control_unit.v Line: 37
Warning (12241): 9 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (144001): Generated suppressed messages file C:/Users/20js32/CPU_Project/output_files/CPU.map.smsg
Info: Quartus Prime Analysis & Elaboration was successful. 0 errors, 53 warnings
    Info: Peak virtual memory: 4798 megabytes
    Info: Processing ended: Thu Apr 03 12:19:25 2025
    Info: Elapsed time: 00:00:11
    Info: Total CPU time (on all processors): 00:00:10


+--------------------------------------------+
; Analysis & Elaboration Suppressed Messages ;
+--------------------------------------------+
The suppressed messages can be found in C:/Users/20js32/CPU_Project/output_files/CPU.map.smsg.


