name: hdlconvertor_p790
description: Tests imported from hdlconv
files: /home/travis/build/SymbiFlow/sv-tests/third_party/tests/hdlconvertor/tests/sv_test/std2017/p790.sv
should_fail: 0
tags: hdlconv
incdirs: 
top_module: 
rc: 0


-- Executing script file `scr.ys' --

1. Executing Verilog-2005 frontend.
Parsing SystemVerilog input from `/home/travis/build/SymbiFlow/sv-tests/third_party/tests/hdlconvertor/tests/sv_test/std2017/p790.sv' to AST representation.
Generating RTLIL representation for module `\gray2bin1'.
Generating RTLIL representation for module `\addergen1'.
Successfully finished Verilog frontend.
