================================================================
== Design Size Report
================================================================

* Total Instructions per Compilation Phase
+---------------+----------------------------+--------------+----------------------------------------------------------------------------------------+
| Phase         | Step                       | Instructions | Description                                                                            |
+---------------+----------------------------+--------------+----------------------------------------------------------------------------------------+
| Compile/Link  |                            | 117          | After all functions are compiled and linked into a single design                       |
|               |                            |              |                                                                                        |
| Unroll/Inline |                            |              | After user unroll and inline pragmas are applied                                       |
|               | (1) unroll                 |  18          | user unroll pragmas are applied                                                        |
|               | (2) simplification         |  16          | simplification of applied user unroll pragmas                                          |
|               | (3) inline                 |  16          | user inline pragmas are applied                                                        |
|               | (4) simplification         |  16          | simplification of applied user inline pragmas                                          |
|               |                            |              |                                                                                        |
| Array/Struct  |                            |              | After user array partition and struct aggregate/disaggregate pragmas are applied       |
|               | (1) array partition        |  17          | user array partition pragmas are applied                                               |
|               | (2) simplification         |  17          | simplification of applied user array partition & struct aggregate/disaggregate pragmas |
|               | (3) aggregate/disaggregate |  17          | user struct aggregate/disaggregate pragmas are applied                                 |
|               | (4) array reshape          |  17          | apply array reshape pragmas                                                            |
|               | (5) access patterns        |  17          | array access pattern optmizations                                                      |
|               |                            |              |                                                                                        |
| Performance   |                            |              | After transformations are applied to meet performance pragma targets                   |
|               | (1) loop simplification    |  17          | loop and instruction simplification                                                    |
|               | (2) parallelization        |  17          | loops are unrolled or pipelined to meet performance targets                            |
|               | (3) array partition        |  17          | arrays are partitioned to meet performance targets                                     |
|               | (4) simplification         |  17          | simplification of design after performance transformations                             |
|               |                            |              |                                                                                        |
| HW Transforms |                            |              | After hardware transfomations                                                          |
|               | (1) lowering               |  23          | initial conversion to HW specific instructions                                         |
|               | (2) optimizations          |  24          | high level synthesis optimizations                                                     |
+---------------+----------------------------+--------------+----------------------------------------------------------------------------------------+

* Instructions per Function for each Compilation Phase
+----------------------+--------------------------+--------------+---------------+--------------+-------------+---------------+
| Function             | Location                 | Compile/Link | Unroll/Inline | Array/Struct | Performance | HW Transforms |
+----------------------+--------------------------+--------------+---------------+--------------+-------------+---------------+
|   radiation_injector | radiation_injector.cpp:3 | 117          | 16            | 17           | 17          | 24            |
+----------------------+--------------------------+--------------+---------------+--------------+-------------+---------------+

* Design Size Message Settings
+---------------------------------------------+--------+------------------------------------------------------------------+
| Message Setting                             | Value  | Description                                                      |
+---------------------------------------------+--------+------------------------------------------------------------------+
| config_compile -design_size_maximum_warning | 100000 | Show a warning when total design instructions exceeds this value |
+---------------------------------------------+--------+------------------------------------------------------------------+


