
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003112                       # Number of seconds simulated
sim_ticks                                  3111896000                       # Number of ticks simulated
final_tick                                 3111896000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  56049                       # Simulator instruction rate (inst/s)
host_op_rate                                    91406                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               58274393                       # Simulator tick rate (ticks/s)
host_mem_usage                                 670484                       # Number of bytes of host memory used
host_seconds                                    53.40                       # Real time elapsed on the host
sim_insts                                     2993062                       # Number of instructions simulated
sim_ops                                       4881169                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   3111896000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          52864                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         160384                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             213248                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        52864                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         52864                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst             826                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            2506                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                3332                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          16987714                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          51538997                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              68526712                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     16987714                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         16987714                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         16987714                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         51538997                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             68526712                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.cpu.inst::samples       826.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      2506.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000001099750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                7081                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        3332                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      3332                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 213248                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  213248                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               192                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               271                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               332                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               323                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               260                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               243                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               245                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               168                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               187                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                87                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              177                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              231                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              126                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              133                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              218                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              139                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                    3111784000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  3332                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    2439                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     646                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     221                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      24                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          928                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    228.275862                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   152.941686                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   260.634280                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          262     28.23%     28.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          477     51.40%     79.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           44      4.74%     84.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           28      3.02%     87.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           20      2.16%     89.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           19      2.05%     91.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            7      0.75%     92.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            9      0.97%     93.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           62      6.68%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          928                       # Bytes accessed per row activation
system.mem_ctrls.masterReadBytes::.cpu.inst        52864                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       160384                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 16987714.242378279567                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 51538997.447215460241                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          826                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         2506                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     28295500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    102304250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     34256.05                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     40823.72                       # Per-master read average memory access latency
system.mem_ctrls.totQLat                     68124750                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               130599750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   16660000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     20445.60                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                39195.60                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                        68.53                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     68.53                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.54                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.54                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.03                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     2394                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 71.85                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     933908.76                       # Average gap between requests
system.mem_ctrls.pageHitRate                    71.85                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  4255440                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                  2246640                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                14522760                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         187465200.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy             59274300                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy              7440000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy       793677120                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy       190401120                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy        186431880                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy             1445714460                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            464.576727                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime           2962351750                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE     11049000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF      79300000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF    726177750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN    495836250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT      58986750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN   1740546250                       # Time in different power states
system.mem_ctrls_1.actEnergy                  2441880                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                  1275120                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                 9267720                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         81747120.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy             30983490                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy              2756160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy       339615120                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy        84869760                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy        502559400                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy             1055515770                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            339.187354                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime           3036675000                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE      3551000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF      34580000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF   2070986750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN    220993500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT      37025750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN    744759000                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED   3111896000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                 1497784                       # Number of BP lookups
system.cpu.branchPred.condPredicted           1497784                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            127428                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               872112                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                   20604                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect               3806                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          872112                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             437761                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses           434351                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted        49011                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   3111896000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                      610037                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                      419763                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                           483                       # TLB misses on read requests
system.cpu.dtb.wrMisses                            85                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                16000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED   3111896000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   3111896000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                      398514                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           131                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    27                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON      3111896000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                          3111897                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles             481376                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                        8571839                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                     1497784                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             458365                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                       2466995                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                  255130                       # Number of cycles fetch has spent squashing
system.cpu.fetch.TlbCycles                        131                       # Number of cycles fetch has spent waiting for tlb
system.cpu.fetch.MiscStallCycles                   26                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           429                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles           14                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles           15                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                    398455                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                 21675                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples            3076551                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              4.416192                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.668920                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  1066260     34.66%     34.66% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   123897      4.03%     38.68% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    40514      1.32%     40.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    85117      2.77%     42.77% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   124428      4.04%     46.81% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                    61766      2.01%     48.82% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                   103049      3.35%     52.17% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                    70631      2.30%     54.47% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                  1400889     45.53%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              3076551                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.481309                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        2.754538                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                   458511                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles                864483                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                   1455252                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                170740                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                 127565                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts               12200952                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                 127565                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                   570904                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                  737566                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           1925                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                   1469851                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                168740                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts               11452434                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                 16581                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                  12922                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                    294                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                  92329                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands            14540722                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups              27380750                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups         16761046                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups             58582                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps               6107409                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                  8433313                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                 90                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts             61                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                    486875                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads               755178                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              611283                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads             66152                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            56236                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                    9955439                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                  77                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                   8360644                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued            228163                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined         5074346                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined      5860225                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved             50                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples       3076551                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.717538                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.845544                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             1381995     44.92%     44.92% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1               94289      3.06%     47.99% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              153401      4.99%     52.97% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              171524      5.58%     58.55% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              262279      8.53%     67.07% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              154200      5.01%     72.08% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              525925     17.09%     89.18% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              194189      6.31%     95.49% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              138749      4.51%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         3076551                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                  500743     99.55%     99.55% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     99.55% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     99.55% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     99.55% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     99.55% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     99.55% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     99.55% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     99.55% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     99.55% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     99.55% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     99.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     99.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     99.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                     16      0.00%     99.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     99.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                     12      0.00%     99.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     2      0.00%     99.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     99.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     99.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    1      0.00%     99.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     99.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     99.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     99.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     99.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     99.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     99.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     99.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     99.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     99.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     99.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     99.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     99.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     99.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     99.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     99.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     99.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     99.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     99.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     99.56% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                    769      0.15%     99.71% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                   525      0.10%     99.82% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead               217      0.04%     99.86% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite              697      0.14%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass             52624      0.63%      0.63% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               7208301     86.22%     86.85% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                   25      0.00%     86.85% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                  1165      0.01%     86.86% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                 186      0.00%     86.86% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     86.86% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     86.86% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     86.86% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     86.86% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     86.86% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     86.86% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     86.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  393      0.00%     86.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     86.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  819      0.01%     86.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    6      0.00%     86.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                  977      0.01%     86.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                 605      0.01%     86.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     86.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     86.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                225      0.00%     86.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     86.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     86.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     86.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     86.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     86.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     86.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     86.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     86.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     86.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     86.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     86.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     86.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     86.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     86.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     86.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     86.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     86.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     86.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     86.90% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               589870      7.06%     93.95% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              418469      5.01%     98.96% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead           45433      0.54%     99.50% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          41546      0.50%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                8360644                       # Type of FU issued
system.cpu.iq.rate                           2.686671                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                      502982                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.060161                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads           20347371                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes          14920559                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses      7971231                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads              181613                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes             109444                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses        86845                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                8719794                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                   91208                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads            44499                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads       335775                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses          279                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation          198                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores       302745                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads           62                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked           428                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                 127565                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                  641316                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                 30770                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts             9955516                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts              9466                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts                755178                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts               611283                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                 57                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                    845                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                 29639                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents            198                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect          52140                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect        96240                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts               148380                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts               8148800                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts                610007                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            211844                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                      1029768                       # number of memory reference insts executed
system.cpu.iew.exec_branches                   847044                       # Number of branches executed
system.cpu.iew.exec_stores                     419761                       # Number of stores executed
system.cpu.iew.exec_rate                     2.618596                       # Inst execution rate
system.cpu.iew.wb_sent                        8106116                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                       8058076                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                   5893266                       # num instructions producing a value
system.cpu.iew.wb_consumers                   8618534                       # num instructions consuming a value
system.cpu.iew.wb_rate                       2.589442                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.683790                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts         5074461                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              27                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts            127452                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples      2339568                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     2.086355                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.908562                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      1213669     51.88%     51.88% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       249566     10.67%     62.54% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       173066      7.40%     69.94% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       139220      5.95%     75.89% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        74766      3.20%     79.09% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5        55280      2.36%     81.45% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6        60876      2.60%     84.05% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7        57909      2.48%     86.53% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       315216     13.47%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      2339568                       # Number of insts commited each cycle
system.cpu.commit.committedInsts              2993062                       # Number of instructions committed
system.cpu.commit.committedOps                4881169                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                         727941                       # Number of memory references committed
system.cpu.commit.loads                        419403                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                     542927                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                      84924                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                   4862924                       # Number of committed integer instructions.
system.cpu.commit.function_calls                 8778                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass        16513      0.34%      0.34% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          4133662     84.69%     85.02% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult              11      0.00%     85.02% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv             1083      0.02%     85.05% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd             18      0.00%     85.05% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     85.05% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     85.05% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     85.05% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     85.05% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     85.05% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     85.05% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     85.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             284      0.01%     85.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     85.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu             403      0.01%     85.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               6      0.00%     85.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt             664      0.01%     85.07% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc            482      0.01%     85.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     85.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     85.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift           102      0.00%     85.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     85.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     85.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     85.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     85.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     85.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     85.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     85.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     85.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     85.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     85.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     85.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     85.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     85.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     85.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     85.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     85.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     85.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     85.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     85.09% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          377781      7.74%     92.83% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         267242      5.47%     98.30% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead        41622      0.85%     99.15% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite        41296      0.85%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           4881169                       # Class of committed instruction
system.cpu.commit.bw_lim_events                315216                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                     11979982                       # The number of ROB reads
system.cpu.rob.rob_writes                    20655385                       # The number of ROB writes
system.cpu.timesIdled                             484                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           35346                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                     2993062                       # Number of Instructions Simulated
system.cpu.committedOps                       4881169                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.039703                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.039703                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.961813                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.961813                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                 11031840                       # number of integer regfile reads
system.cpu.int_regfile_writes                 6746385                       # number of integer regfile writes
system.cpu.fp_regfile_reads                     48322                       # number of floating regfile reads
system.cpu.fp_regfile_writes                    45488                       # number of floating regfile writes
system.cpu.cc_regfile_reads                   3849345                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  3503164                       # number of cc regfile writes
system.cpu.misc_regfile_reads                 2877542                       # number of misc regfile reads
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   3111896000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           986.350215                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              811987                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             50934                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             15.941944                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            227000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   986.350215                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.963233                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.963233                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          147                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          365                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          512                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1797292                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1797292                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   3111896000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data       483170                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          483170                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data       277883                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         277883                       # number of WriteReq hits
system.cpu.dcache.demand_hits::.cpu.data       761053                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           761053                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       761053                       # number of overall hits
system.cpu.dcache.overall_hits::total          761053                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data        81471                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         81471                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data        30655                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        30655                       # number of WriteReq misses
system.cpu.dcache.demand_misses::.cpu.data       112126                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         112126                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       112126                       # number of overall misses
system.cpu.dcache.overall_misses::total        112126                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   2083566000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   2083566000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    886925000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    886925000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data   2970491000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   2970491000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   2970491000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   2970491000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       564641                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       564641                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data       308538                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       308538                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data       873179                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       873179                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       873179                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       873179                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.144288                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.144288                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.099356                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.099356                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.128411                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.128411                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.128411                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.128411                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 25574.327061                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 25574.327061                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 28932.474311                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 28932.474311                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 26492.437080                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 26492.437080                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 26492.437080                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 26492.437080                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         7448                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               232                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    32.103448                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        47743                       # number of writebacks
system.cpu.dcache.writebacks::total             47743                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        60404                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        60404                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          788                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          788                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data        61192                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        61192                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        61192                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        61192                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        21067                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        21067                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        29867                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        29867                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data        50934                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        50934                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        50934                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        50934                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    651683000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    651683000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    807629000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    807629000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   1459312000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   1459312000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   1459312000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   1459312000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.037310                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.037310                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.096802                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.096802                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.058332                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.058332                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.058332                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.058332                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 30933.830161                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 30933.830161                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 27040.847758                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 27040.847758                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 28651.038599                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 28651.038599                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 28651.038599                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 28651.038599                       # average overall mshr miss latency
system.cpu.dcache.replacements                  49910                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   3111896000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED   3111896000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   3111896000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           695.344049                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              398153                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               840                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            473.991667                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            107000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   695.344049                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.679047                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.679047                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          734                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           50                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          684                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.716797                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            797750                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           797750                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   3111896000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst       397313                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          397313                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst       397313                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           397313                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       397313                       # number of overall hits
system.cpu.icache.overall_hits::total          397313                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1142                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1142                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst         1142                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1142                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1142                       # number of overall misses
system.cpu.icache.overall_misses::total          1142                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    114424999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    114424999                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst    114424999                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    114424999                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    114424999                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    114424999                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       398455                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       398455                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst       398455                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       398455                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       398455                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       398455                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.002866                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.002866                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.002866                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.002866                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.002866                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.002866                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 100197.021891                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 100197.021891                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 100197.021891                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 100197.021891                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 100197.021891                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 100197.021891                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          532                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 5                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs   106.400000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          106                       # number of writebacks
system.cpu.icache.writebacks::total               106                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          302                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          302                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::.cpu.inst          302                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          302                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          302                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          302                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          840                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          840                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst          840                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          840                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          840                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          840                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     90031999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     90031999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     90031999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     90031999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     90031999                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     90031999                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.002108                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.002108                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.002108                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.002108                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.002108                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.002108                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 107180.951190                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 107180.951190                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 107180.951190                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 107180.951190                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 107180.951190                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 107180.951190                       # average overall mshr miss latency
system.cpu.icache.replacements                    106                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   3111896000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED   3111896000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.l2.tags.pwrStateResidencyTicks::UNDEFINED   3111896000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  2729.179980                       # Cycle average of tags in use
system.l2.tags.total_refs                      101782                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      3332                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     30.546819                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     86000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst       760.565554                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      1968.614426                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.023211                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.060077                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.083288                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          3332                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           57                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          276                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         2999                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.101685                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    817588                       # Number of tag accesses
system.l2.tags.data_accesses                   817588                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED   3111896000                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::.writebacks        47743                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            47743                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::.writebacks          103                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              103                       # number of WritebackClean hits
system.l2.ReadExReq_hits::.cpu.data             29214                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 29214                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::.cpu.inst             14                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 14                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::.cpu.data         19214                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             19214                       # number of ReadSharedReq hits
system.l2.demand_hits::.cpu.inst                   14                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                48428                       # number of demand (read+write) hits
system.l2.demand_hits::total                    48442                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  14                       # number of overall hits
system.l2.overall_hits::.cpu.data               48428                       # number of overall hits
system.l2.overall_hits::total                   48442                       # number of overall hits
system.l2.ReadExReq_misses::.cpu.data             925                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 925                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::.cpu.inst          826                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              826                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::.cpu.data         1581                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            1581                       # number of ReadSharedReq misses
system.l2.demand_misses::.cpu.inst                826                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               2506                       # number of demand (read+write) misses
system.l2.demand_misses::total                   3332                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               826                       # number of overall misses
system.l2.overall_misses::.cpu.data              2506                       # number of overall misses
system.l2.overall_misses::total                  3332                       # number of overall misses
system.l2.ReadExReq_miss_latency::.cpu.data    108899000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     108899000                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu.inst     87197000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     87197000                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu.data    172225000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    172225000                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::.cpu.inst     87197000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    281124000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        368321000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     87197000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    281124000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       368321000                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::.writebacks        47743                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        47743                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::.writebacks          103                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          103                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu.data         30139                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             30139                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu.inst          840                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            840                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu.data        20795                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         20795                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::.cpu.inst              840                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            50934                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                51774                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             840                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           50934                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               51774                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::.cpu.data     0.030691                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.030691                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.983333                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.983333                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.076028                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.076028                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::.cpu.inst        0.983333                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.049201                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.064357                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.983333                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.049201                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.064357                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 117728.648649                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 117728.648649                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 105565.375303                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 105565.375303                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 108934.218849                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 108934.218849                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::.cpu.inst 105565.375303                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 112180.367119                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 110540.516206                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 105565.375303                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 112180.367119                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 110540.516206                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.ReadExReq_mshr_misses::.cpu.data          925                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            925                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          826                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          826                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu.data         1581                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         1581                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::.cpu.inst           826                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          2506                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              3332                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          826                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         2506                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             3332                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data     90399000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     90399000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     70677000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     70677000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    140605000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    140605000                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.inst     70677000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    231004000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    301681000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     70677000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    231004000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    301681000                       # number of overall MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.030691                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.030691                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.983333                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.983333                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.076028                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.076028                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::.cpu.inst     0.983333                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.049201                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.064357                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.983333                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.049201                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.064357                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 97728.648649                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 97728.648649                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 85565.375303                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 85565.375303                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 88934.218849                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 88934.218849                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 85565.375303                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 92180.367119                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 90540.516206                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 85565.375303                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 92180.367119                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 90540.516206                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.membus.snoop_filter.tot_requests          3332                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED   3111896000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               2407                       # Transaction distribution
system.membus.trans_dist::ReadExReq               925                       # Transaction distribution
system.membus.trans_dist::ReadExResp              925                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          2407                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         6664                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total         6664                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   6664                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       213248                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total       213248                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  213248                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              3332                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    3332    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                3332                       # Request fanout histogram
system.membus.reqLayer2.occupancy             3332000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy           17722000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.6                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests       101790                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests        50020                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            8                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED   3111896000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             21635                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        47743                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          106                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            2167                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            30139                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           30139                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           840                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        20795                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1786                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       151778                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                153564                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        60544                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      6315328                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                6375872                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            51774                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000232                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.015223                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  51762     99.98%     99.98% # Request fanout histogram
system.tol2bus.snoop_fanout::1                     12      0.02%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              51774                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          197488000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              6.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           2520000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         152802000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             4.9                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
