library verilog;
use verilog.vl_types.all;
entity execute_load_data is
    port(
        iMASK           : in     vl_logic_vector(3 downto 0);
        iSHIFT          : in     vl_logic_vector(1 downto 0);
        iDATA           : in     vl_logic_vector(31 downto 0);
        oDATA           : out    vl_logic_vector(31 downto 0)
    );
end execute_load_data;
