isr {
    timer_enable 1;
    reti
};

prepare {
    timer_enable 3;
    create <enc_s, enc_e, data_s, data_e>;
    jin enc_s
};

cleanup { nop };
