
---------- Begin Simulation Statistics ----------
final_tick                                36089976500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 186515                       # Simulator instruction rate (inst/s)
host_mem_usage                                 870772                       # Number of bytes of host memory used
host_op_rate                                   188480                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1072.30                       # Real time elapsed on the host
host_tick_rate                               33656638                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   200000001                       # Number of instructions simulated
sim_ops                                     202106988                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.036090                       # Number of seconds simulated
sim_ticks                                 36089976500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.947162                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 7167119                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              7170908                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             88998                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted          10751462                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               2366                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            3169                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              803                       # Number of indirect misses.
system.cpu.branchPred.lookups                11355627                       # Number of BP lookups
system.cpu.branchPred.loop_predictor.loopPredictorCorrect      7662436                       # Number of times the loop predictor is the provider and the prediction is correct
system.cpu.branchPred.loop_predictor.loopPredictorWrong      2330750                       # Number of times the loop predictor is the provider and the prediction is wrong
system.cpu.branchPred.statistical_corrector.scPredictorCorrect      3695053                       # Number of time the SC predictor is the provider and the prediction is correct
system.cpu.branchPred.statistical_corrector.scPredictorWrong      6298133                       # Number of time the SC predictor is the provider and the prediction is wrong
system.cpu.branchPred.tage.bimodalAltMatchProviderCorrect          835                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is correct
system.cpu.branchPred.tage.bimodalAltMatchProviderWrong          216                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is wrong
system.cpu.branchPred.tage.tageAltMatchProvider::0       373284                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::1            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::2        31104                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::3            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::4        20514                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::5            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::6        37680                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::7      1474653                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::8       124402                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::9       670980                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::10       552342                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::11        68411                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::12       135895                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::13        91586                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::14       510497                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::15       360999                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::16       220435                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::17        98683                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::18       186098                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::19       189248                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::20       171186                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::21            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::22       100164                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::23            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::24       424741                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::25            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::26       536681                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::27            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::28       216856                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::29            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::30            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProviderCorrect        27675                       # Number of times TAGE Alt Match is the provider and the prediction is correct
system.cpu.branchPred.tage.tageAltMatchProviderWouldHaveHit         4843                       # Number of times TAGE Longest Match is the provider, the prediction is wrong and Alt Match prediction was correct
system.cpu.branchPred.tage.tageAltMatchProviderWrong         8702                       # Number of times TAGE Alt Match is the provider and the prediction is wrong
system.cpu.branchPred.tage.tageBimodalProviderCorrect      1153124                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is correct
system.cpu.branchPred.tage.tageBimodalProviderWrong         1729                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is wrong
system.cpu.branchPred.tage.tageLongestMatchProvider::0            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::1            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::2        13960                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::3            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::4        11922                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::5            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::6        17402                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::7        78825                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::8       143315                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::9       858337                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::10       680797                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::11        36663                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::12       198697                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::13       123137                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::14       382900                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::15       262380                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::16       243816                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::17        55633                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::18       126451                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::19       313510                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::20       170225                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::21            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::22       162822                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::23            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::24       501118                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::25            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::26       876651                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::27            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::28       820780                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::29            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::30       517098                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProviderCorrect      6512265                       # Number of times TAGE Longest Match is the provider and the prediction is correct
system.cpu.branchPred.tage.tageLongestMatchProviderWouldHaveHit         5409                       # Number of times TAGE Alt Match is the provider, the prediction is wrong and Longest Match prediction was correct
system.cpu.branchPred.tage.tageLongestMatchProviderWrong        47797                       # Number of times TAGE Longest Match is the provider and the prediction is wrong
system.cpu.branchPred.usedRAS                  230755                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          183                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                 104929599                       # number of cc regfile reads
system.cpu.cc_regfile_writes                105047235                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts             88112                       # The number of times a branch was mispredicted
system.cpu.commit.branches                   10507134                       # Number of branches committed
system.cpu.commit.bw_lim_events              17176338                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls            1984                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts         3289513                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts            200016288                       # Number of instructions committed
system.cpu.commit.committedOps              202123275                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples     71607414                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     2.822658                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     3.175208                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0     21356801     29.82%     29.82% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1     20011266     27.95%     57.77% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2      3204482      4.48%     62.25% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3      4532399      6.33%     68.58% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4      3345787      4.67%     73.25% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5      1073292      1.50%     74.75% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6       403807      0.56%     75.31% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7       503242      0.70%     76.01% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8     17176338     23.99%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total     71607414                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.function_calls               193664                       # Number of function calls committed.
system.cpu.commit.int_insts                 190952818                       # Number of committed integer instructions.
system.cpu.commit.loads                      55733241                       # Number of loads committed
system.cpu.commit.membars                        1940                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass        19966      0.01%      0.01% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu        114381638     56.59%     56.60% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult          128915      0.06%     56.66% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv               23      0.00%     56.66% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd         270712      0.13%     56.80% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp         145592      0.07%     56.87% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt         220531      0.11%     56.98% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult        170794      0.08%     57.06% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc       395597      0.20%     57.26% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv          78776      0.04%     57.30% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc        248538      0.12%     57.42% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     57.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd           53772      0.03%     57.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     57.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu          117669      0.06%     57.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp           70988      0.04%     57.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt           19364      0.01%     57.55% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc          76290      0.04%     57.59% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     57.59% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     57.59% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     57.59% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     57.59% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     57.59% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     57.59% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     57.59% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     57.59% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     57.59% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     57.59% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     57.59% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     57.59% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     57.59% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     57.59% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     57.59% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     57.59% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     57.59% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     57.59% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     57.59% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     57.59% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     57.59% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     57.59% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     57.59% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     57.59% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     57.59% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     57.59% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     57.59% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     57.59% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     57.59% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead        55733241     27.57%     85.16% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite       29990869     14.84%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total         202123275                       # Class of committed instruction
system.cpu.commit.refs                       85724110                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                   2608681                       # Number of committed Vector instructions.
system.cpu.committedInsts                   200000001                       # Number of Instructions Simulated
system.cpu.committedOps                     202106988                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.360900                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.360900                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles              22051629                       # Number of cycles decode is blocked
system.cpu.decode.BranchMispred                   896                       # Number of times decode detected a branch misprediction
system.cpu.decode.BranchResolved              7092214                       # Number of times decode resolved a branch
system.cpu.decode.DecodedInsts              206527606                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                 17195800                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                  29545714                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                  90772                       # Number of cycles decode is squashing
system.cpu.decode.SquashedInsts                  3507                       # Number of squashed instructions handled by decode
system.cpu.decode.UnblockCycles               3196412                       # Number of cycles decode is unblocking
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                           18                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch.Branches                    11355627                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                  21526476                       # Number of cache lines fetched
system.cpu.fetch.Cycles                      50386868                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                 22253                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles           83                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                      205070425                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                    7                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.SquashCycles                  183316                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.157324                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles           21601711                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches            7400240                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        2.841099                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples           72080327                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.877729                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.513262                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                 36643512     50.84%     50.84% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                  3295402      4.57%     55.41% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                  6290724      8.73%     64.14% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   808455      1.12%     65.26% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   402476      0.56%     65.82% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                   753853      1.05%     66.86% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                  3502752      4.86%     71.72% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                   335487      0.47%     72.19% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                 20047666     27.81%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total             72080327                       # Number of instructions fetched each cycle (Total)
system.cpu.idleCycles                           99627                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts               141781                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                 10807212                       # Number of branches executed
system.cpu.iew.exec_nop                         18672                       # number of nop insts executed
system.cpu.iew.exec_rate                     2.839652                       # Inst execution rate
system.cpu.iew.exec_refs                     87169360                       # number of memory reference insts executed
system.cpu.iew.exec_stores                   30066608                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                 1266788                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts              56378378                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts               2052                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts             23155                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts             30306787                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts           205413459                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts              57102752                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            171746                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts             204965928                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                 175002                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents               1313934                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  90772                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles               1536610                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked        108471                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads          3154341                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            5                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation         2413                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads        37699                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads       645135                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores       315918                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents           2413                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        34609                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect         107172                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                 293850184                       # num instructions consuming a value
system.cpu.iew.wb_count                     203893357                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.536373                       # average fanout of values written-back
system.cpu.iew.wb_producers                 157613296                       # num instructions producing a value
system.cpu.iew.wb_rate                       2.824792                       # insts written-back per cycle
system.cpu.iew.wb_sent                      203966119                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                397302264                       # number of integer regfile reads
system.cpu.int_regfile_writes               160715019                       # number of integer regfile writes
system.cpu.ipc                               2.770852                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         2.770852                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass             24035      0.01%      0.01% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             115612356     56.36%     56.37% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult               136529      0.07%     56.44% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    30      0.00%     56.44% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd              345878      0.17%     56.61% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp              203142      0.10%     56.70% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt              223462      0.11%     56.81% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult             171301      0.08%     56.90% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc          396851      0.19%     57.09% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv               81447      0.04%     57.13% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc             254171      0.12%     57.25% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     57.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                64719      0.03%     57.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     57.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu               148128      0.07%     57.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                85596      0.04%     57.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                21498      0.01%     57.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc               89897      0.04%     57.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     57.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     57.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     57.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     57.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     57.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     57.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     57.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     57.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     57.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     57.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     57.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     57.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     57.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     57.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     57.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     57.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     57.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     57.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     57.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     57.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     57.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     57.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     57.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     57.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     57.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     57.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     57.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     57.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     57.45% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             57176884     27.87%     85.33% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            30101752     14.67%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              205137676                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                     1503942                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.007331                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   61436      4.08%      4.08% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                     13      0.00%      4.09% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      4.09% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                 14554      0.97%      5.05% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                 19027      1.27%      6.32% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%      6.32% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                51484      3.42%      9.74% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc             69957      4.65%     14.39% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                  2929      0.19%     14.59% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                52847      3.51%     18.10% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     18.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     18.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     18.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                  17081      1.14%     19.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                  16090      1.07%     20.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     20.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     20.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     20.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     20.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     20.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     20.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     20.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     20.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     20.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     20.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     20.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     20.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     20.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     20.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     20.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     20.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     20.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     20.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     20.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     20.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     20.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     20.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     20.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     20.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     20.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     20.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     20.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     20.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     20.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     20.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     20.31% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                1035264     68.84%     89.14% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                163260     10.86%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses              203405933                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads          477648664                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses    200926162                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes         204964058                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                  205392735                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                 205137676                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                2052                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined         3287786                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             13217                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved             68                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      3436609                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples      72080327                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.845959                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.991143                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            10904673     15.13%     15.13% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            10977244     15.23%     30.36% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            11017565     15.29%     45.64% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            10473086     14.53%     60.17% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4            12587063     17.46%     77.64% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5             9948970     13.80%     91.44% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6             3293340      4.57%     96.01% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7             2174186      3.02%     99.02% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              704200      0.98%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        72080327                       # Number of insts issued each cycle
system.cpu.iq.rate                           2.842031                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                3211650                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads            6224172                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses      2967195                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes           3720919                       # Number of vector instruction queue writes
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                           18                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.memDep0.conflictingLoads           5523360                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores         12375973                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads             56378378                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            30306787                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads               129217150                       # number of misc regfile reads
system.cpu.misc_regfile_writes                1323223                       # number of misc regfile writes
system.cpu.numCycles                         72179954                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                 3313997                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps             267567844                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                1742789                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                 18466761                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                9400795                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                 43601                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups             516328822                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts              206098987                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands           272226663                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                  31391866                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                7062926                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                  90772                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles              18438533                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                  4658792                       # Number of HB maps that are undone due to squashing
system.cpu.rename.int_rename_lookups        398342859                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles         378398                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts              31410                       # count of serializing insts renamed
system.cpu.rename.skidInsts                  17013853                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts           2062                       # count of temporary serializing insts renamed
system.cpu.rename.vec_rename_lookups          4206929                       # Number of vector rename lookups
system.cpu.rob.rob_reads                    259838560                       # The number of ROB reads
system.cpu.rob.rob_writes                   411298961                       # The number of ROB writes
system.cpu.timesIdled                             925                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.vec_regfile_reads                  3817339                       # number of vector regfile reads
system.cpu.vec_regfile_writes                 2703158                       # number of vector regfile writes
system.cpu.workload.numSyscalls                    43                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            2                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         55588                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      1438952                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            1                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      2879801                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              1                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp               1806                       # Transaction distribution
system.membus.trans_dist::CleanEvict                2                       # Transaction distribution
system.membus.trans_dist::ReadExReq             53760                       # Transaction distribution
system.membus.trans_dist::ReadExResp            53760                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1806                       # Transaction distribution
system.membus.trans_dist::InvalidateReq            20                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       111154                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 111154                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      3556224                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 3556224                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             55586                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   55586    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               55586                       # Request fanout histogram
system.membus.reqLayer0.occupancy            68997000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy          294744000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.8                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  36089976500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            659026                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1437242                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          514                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            1199                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           781629                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          781629                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          1387                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       657639                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          194                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          194                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         3288                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      4317362                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               4320650                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       121664                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    184096640                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              184218304                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               3                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1440852                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000001                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.001178                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1440850    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      2      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1440852                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         2877656500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              8.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        2158999000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             6.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           2080999                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  36089976500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst                  114                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data              1384975                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1385089                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 114                       # number of overall hits
system.l2.overall_hits::.cpu.data             1384975                       # number of overall hits
system.l2.overall_hits::total                 1385089                       # number of overall hits
system.l2.demand_misses::.cpu.inst               1273                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              54293                       # number of demand (read+write) misses
system.l2.demand_misses::total                  55566                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              1273                       # number of overall misses
system.l2.overall_misses::.cpu.data             54293                       # number of overall misses
system.l2.overall_misses::total                 55566                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    100231000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   4951821000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       5052052000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    100231000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   4951821000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      5052052000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             1387                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data          1439268                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1440655                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            1387                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data         1439268                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1440655                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.917808                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.037723                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.038570                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.917808                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.037723                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.038570                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 78736.056559                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 91205.514523                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 90919.843070                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 78736.056559                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 91205.514523                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 90919.843070                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_misses::.cpu.inst          1273                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         54293                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             55566                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         1273                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        54293                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            55566                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     87501000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   4408891000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   4496392000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     87501000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   4408891000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   4496392000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.917808                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.037723                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.038570                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.917808                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.037723                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.038570                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 68736.056559                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 81205.514523                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 80919.843070                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 68736.056559                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 81205.514523                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 80919.843070                       # average overall mshr miss latency
system.l2.replacements                              3                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      1437242                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          1437242                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      1437242                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      1437242                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          513                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              513                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          513                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          513                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data            727869                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                727869                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           53760                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               53760                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   4908669500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    4908669500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        781629                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            781629                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.068779                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.068779                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 91307.096354                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 91307.096354                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        53760                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          53760                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   4371069500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   4371069500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.068779                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.068779                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 81307.096354                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 81307.096354                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            114                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                114                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         1273                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1273                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    100231000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    100231000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         1387                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           1387                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.917808                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.917808                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 78736.056559                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 78736.056559                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         1273                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1273                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     87501000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     87501000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.917808                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.917808                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 68736.056559                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 68736.056559                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        657106                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            657106                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          533                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             533                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     43151500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     43151500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       657639                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        657639                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.000810                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.000810                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 80959.662289                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 80959.662289                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data          533                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          533                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     37821500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     37821500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.000810                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.000810                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 70959.662289                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 70959.662289                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu.data           174                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total               174                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu.data           20                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total              20                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu.data          194                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           194                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu.data     0.103093                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.103093                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu.data           20                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total           20                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu.data       381000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total       381000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu.data     0.103093                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.103093                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu.data        19050                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total        19050                       # average InvalidateReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  36089976500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 44805.448617                       # Cycle average of tags in use
system.l2.tags.total_refs                     2879780                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     55760                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     51.645983                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      29.048288                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst      1250.937774                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     43525.462555                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000443                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.019088                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.664146                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.683677                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         55583                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        55581                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.848129                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  23094160                       # Number of tag accesses
system.l2.tags.data_accesses                 23094160                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  36089976500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu.inst          81472                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        3474752                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            3556224                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        81472                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         81472                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst            1273                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           54293                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               55566                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst           2257469                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          96280251                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              98537720                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst      2257469                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          2257469                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst          2257469                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         96280251                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             98537720                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.cpu.inst::samples      1273.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     54293.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000661000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              114479                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       55566                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                     55566                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              3545                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              3373                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              3344                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              3237                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              3291                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              3402                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              3481                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              3562                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              3560                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              3595                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             3568                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             3478                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             3530                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             3531                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             3504                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             3565                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.37                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   1163116500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  277830000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              2204979000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     20932.16                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                39682.16                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    40195                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 72.34                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 55566                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   21012                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   17959                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   16467                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     107                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      16                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        15371                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    231.359313                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   113.680515                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   338.973738                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        11126     72.38%     72.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          996      6.48%     78.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          505      3.29%     82.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          170      1.11%     83.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          145      0.94%     84.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          105      0.68%     84.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          110      0.72%     85.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          107      0.70%     86.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2107     13.71%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        15371                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                3556224                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 3556224                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        98.54                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     98.54                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.77                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.77                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   34060696000                       # Total gap between requests
system.mem_ctrls.avgGap                     612977.29                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        81472                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      3474752                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 2257468.912455512211                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 96280251.110720440745                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         1273                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        54293                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     35124750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   2169854250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     27592.11                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     39965.64                       # Per-master read average memory access latency
system.mem_ctrls.pageHitRate                    72.34                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy             54392520                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             28910310                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           202283340                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     2848856400.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       2913169680                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      11405355840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        17452968090                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        483.595995                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  29567066250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   1205100000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   5317810250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy             55356420                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             29422635                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           194457900                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     2848856400.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       2853194850                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      11455860960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        17437149165                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        483.157676                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  29688609000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1205100000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   5196267500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  36089976500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst     21524659                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         21524659                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     21524659                       # number of overall hits
system.cpu.icache.overall_hits::total        21524659                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         1817                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1817                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1817                       # number of overall misses
system.cpu.icache.overall_misses::total          1817                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    129421498                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    129421498                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    129421498                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    129421498                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     21526476                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     21526476                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     21526476                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     21526476                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000084                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000084                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000084                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000084                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 71228.122179                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 71228.122179                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 71228.122179                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 71228.122179                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1158                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                21                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    55.142857                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          514                       # number of writebacks
system.cpu.icache.writebacks::total               514                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          430                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          430                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          430                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          430                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         1387                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1387                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1387                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1387                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    103539998                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    103539998                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    103539998                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    103539998                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000064                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000064                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000064                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000064                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 74650.322999                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 74650.322999                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 74650.322999                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 74650.322999                       # average overall mshr miss latency
system.cpu.icache.replacements                    514                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     21524659                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        21524659                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1817                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1817                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    129421498                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    129421498                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     21526476                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     21526476                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000084                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000084                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 71228.122179                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 71228.122179                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          430                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          430                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1387                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1387                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    103539998                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    103539998                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000064                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000064                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 74650.322999                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 74650.322999                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  36089976500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           863.163437                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            21526046                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1387                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          15519.860130                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   863.163437                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.842933                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.842933                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          873                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          872                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.852539                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          43054339                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         43054339                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  36089976500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  36089976500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  36089976500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  36089976500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  36089976500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     76926401                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         76926401                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     76927604                       # number of overall hits
system.cpu.dcache.overall_hits::total        76927604                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      6142073                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        6142073                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      6142084                       # number of overall misses
system.cpu.dcache.overall_misses::total       6142084                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 105468557467                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 105468557467                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 105468557467                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 105468557467                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     83068474                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     83068474                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     83069688                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     83069688                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.073940                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.073940                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.073939                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.073939                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 17171.492014                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 17171.492014                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 17171.461261                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 17171.461261                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      1753073                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            3                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs            117757                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    14.887208                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets            3                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      1437242                       # number of writebacks
system.cpu.dcache.writebacks::total           1437242                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data      4702618                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      4702618                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data      4702618                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      4702618                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data      1439455                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      1439455                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data      1439462                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      1439462                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  27751830776                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  27751830776                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  27752315776                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  27752315776                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.017329                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.017329                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.017328                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.017328                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 19279.401423                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 19279.401423                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 19279.644601                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 19279.644601                       # average overall mshr miss latency
system.cpu.dcache.replacements                1438438                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     51206423                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        51206423                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      1872488                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       1872488                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  27604964000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  27604964000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     53078911                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     53078911                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.035277                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.035277                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 14742.398349                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 14742.398349                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data      1214653                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      1214653                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       657835                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       657835                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  11257080500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  11257080500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.012394                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.012394                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 17112.316158                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 17112.316158                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     25719978                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       25719978                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      4269578                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      4269578                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  77863371470                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  77863371470                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     29989556                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     29989556                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.142369                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.142369                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 18236.783933                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 18236.783933                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data      3487965                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total      3487965                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       781613                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       781613                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  16494535279                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  16494535279                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.026063                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.026063                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 21103.199766                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 21103.199766                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data         1203                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          1203                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           11                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           11                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         1214                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         1214                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.009061                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.009061                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            7                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            7                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       485000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       485000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.005766                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.005766                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 69285.714286                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 69285.714286                       # average SoftPFReq mshr miss latency
system.cpu.dcache.WriteLineReq_misses::.cpu.data            7                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total            7                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_miss_latency::.cpu.data       221997                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::total       221997                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_accesses::.cpu.data            7                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total            7                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.cpu.data            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_miss_latency::.cpu.data 31713.857143                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::total 31713.857143                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_mshr_misses::.cpu.data            7                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::total            7                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_miss_latency::.cpu.data       214997                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::total       214997                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::.cpu.data 30713.857143                       # average WriteLineReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::total 30713.857143                       # average WriteLineReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data         1978                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         1978                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data         1978                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         1978                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data         1940                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         1940                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data         1940                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         1940                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  36089976500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1013.712480                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            78370984                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           1439462                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             54.444636                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            249500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1013.712480                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.989954                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.989954                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          258                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          631                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          135                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         167586674                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        167586674                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  36089976500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON  36089976500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
