<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="Mariamsalahh.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="ALU.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="ALU.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ALU.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="ALU.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="ALU.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="ALU.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ALUController.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="ALUController.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="ALUController.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="ALU_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="ALU_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="ALU_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="PC.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="PC.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="PC.xst"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="adder_4.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="adder_4.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="adder_4.xst"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="g.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="g.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="g.xst"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="t.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="t.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="t.xst"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="test_tb.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="test_tb.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="test_tb.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="test_tb.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="test_tb.xst"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="test_tb_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="test_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="test_tb_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="test_tb_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="test_tb_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="th_multiplexer.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="th_multiplexer.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="th_multiplexer.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="the_and.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="the_and.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="the_and.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="the_control_unit.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="the_control_unit.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="the_control_unit.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="the_mem_of_data.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="the_mem_of_data.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="the_mem_of_data.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="the_other_mem.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="the_other_mem.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="the_other_mem.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="the_prog_counter.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="the_prog_counter.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="the_prog_counter.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="the_registers.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="the_registers.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="the_registers.xst"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="yu.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="yu.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="yu.xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1556091828" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1556091828">
      <status xil_pn:value="SuccessfullyRun"/>
    </transform>
    <transform xil_pn:end_ts="1556093083" xil_pn:in_ck="-8335769601387816780" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1556093083">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="ALU.vhd"/>
      <outfile xil_pn:name="ALU_control.vhd"/>
      <outfile xil_pn:name="adder_4.vhd"/>
      <outfile xil_pn:name="g.vhd"/>
      <outfile xil_pn:name="t.vhd"/>
      <outfile xil_pn:name="th_multiplexer.vhd"/>
      <outfile xil_pn:name="the_and.vhd"/>
      <outfile xil_pn:name="the_control_unit.vhd"/>
      <outfile xil_pn:name="the_mem_of_data.vhd"/>
      <outfile xil_pn:name="the_other_mem.vhd"/>
      <outfile xil_pn:name="the_prog_counter.vhd"/>
      <outfile xil_pn:name="the_registers.vhd"/>
      <outfile xil_pn:name="yu.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1556093083" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-2980027231391020341" xil_pn:start_ts="1556093083">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1556093083" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="7688163799257391401" xil_pn:start_ts="1556093083">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1556093083" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="980821071292724459" xil_pn:start_ts="1556093083">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1556093083" xil_pn:in_ck="-8335769601387816780" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1556093083">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="ALU.vhd"/>
      <outfile xil_pn:name="ALU_control.vhd"/>
      <outfile xil_pn:name="adder_4.vhd"/>
      <outfile xil_pn:name="g.vhd"/>
      <outfile xil_pn:name="t.vhd"/>
      <outfile xil_pn:name="th_multiplexer.vhd"/>
      <outfile xil_pn:name="the_and.vhd"/>
      <outfile xil_pn:name="the_control_unit.vhd"/>
      <outfile xil_pn:name="the_mem_of_data.vhd"/>
      <outfile xil_pn:name="the_other_mem.vhd"/>
      <outfile xil_pn:name="the_prog_counter.vhd"/>
      <outfile xil_pn:name="the_registers.vhd"/>
      <outfile xil_pn:name="yu.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1556093087" xil_pn:in_ck="-8335769601387816780" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="6581875966168887718" xil_pn:start_ts="1556093083">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="test_tb_beh.prj"/>
      <outfile xil_pn:name="test_tb_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1556093087" xil_pn:in_ck="1013241848171514613" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="5072239559503729715" xil_pn:start_ts="1556093087">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="test_tb_isim_beh.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1556091775" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1556091775">
      <status xil_pn:value="SuccessfullyRun"/>
    </transform>
    <transform xil_pn:end_ts="1556093333" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-4233462218397805079" xil_pn:start_ts="1556093333">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1556093333" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="980821071292724459" xil_pn:start_ts="1556093333">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1556091775" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1556091775">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1556093333" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-2980027231391020341" xil_pn:start_ts="1556093333">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1556091775" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="8680532996107490311" xil_pn:start_ts="1556091775">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1556093333" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-7337367241866126027" xil_pn:start_ts="1556093333">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1556093341" xil_pn:in_ck="-8335769601387816780" xil_pn:name="TRANEXT_xstsynthesize_virtex6" xil_pn:prop_ck="-3671305949235002702" xil_pn:start_ts="1556093333">
      <status xil_pn:value="FailedRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="test_tb.lso"/>
      <outfile xil_pn:name="test_tb.prj"/>
      <outfile xil_pn:name="test_tb.syr"/>
      <outfile xil_pn:name="test_tb.xst"/>
      <outfile xil_pn:name="test_tb_beh.prj"/>
      <outfile xil_pn:name="test_tb_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1556093341" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-2904843687109501792" xil_pn:start_ts="1556093341">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
  </transforms>

</generated_project>
