Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sun Aug 14 04:31:28 2022
| Host         : tolgaizdas-cs running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file receiver_timing_summary_routed.rpt -pb receiver_timing_summary_routed.pb -rpx receiver_timing_summary_routed.rpx -warn_on_violation
| Design       : receiver
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 23 register/latch pins with no clock driven by root clock pin: sayi_reg[0]_rep__0/Q (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: sayi_reg[1]_rep__2/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: sayi_reg[1]_rep__4/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: sayi_reg[2]_rep__4/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sayi_reg[2]_rep__5/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: sayi_reg[3]_rep__4/Q (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: sayi_reg[3]_rep__5/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: sayi_reg[3]_rep__6/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: sayi_reg[4]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: sayi_reg[4]_rep__5/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: sayi_reg[5]_rep__1/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: sayi_reg[6]_rep__3/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: sayi_reg[7]_rep__0/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: sayi_reg[8]_rep__0/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 39 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 19 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -11.114     -114.658                     21                  480        0.182        0.000                      0                  480        4.500        0.000                       0                   252  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin       -11.114     -114.658                     21                  480        0.182        0.000                      0                  480        4.500        0.000                       0                   252  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           21  Failing Endpoints,  Worst Slack      -11.114ns,  Total Violation     -114.658ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.182ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -11.114ns  (required time - arrival time)
  Source:                 sayi_reg[3]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cikti_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        21.006ns  (logic 7.518ns (35.789%)  route 13.488ns (64.211%))
  Logic Levels:           36  (CARRY4=7 LUT1=1 LUT2=1 LUT5=2 LUT6=25)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         1.555     5.076    clk_IBUF_BUFG
    SLICE_X46Y19         FDRE                                         r  sayi_reg[3]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y19         FDRE (Prop_fdre_C_Q)         0.518     5.594 r  sayi_reg[3]_rep__1/Q
                         net (fo=123, routed)         1.440     7.034    sayi_reg[3]_rep__1_n_0
    SLICE_X46Y15         LUT5 (Prop_lut5_I4_O)        0.124     7.158 r  cikti[2]_i_612/O
                         net (fo=1, routed)           0.000     7.158    cikti[2]_i_612_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     7.538 r  cikti_reg[2]_i_422/CO[3]
                         net (fo=1, routed)           0.000     7.538    cikti_reg[2]_i_422_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.853 f  cikti_reg[2]_i_270/O[3]
                         net (fo=4, routed)           0.603     8.456    cikti_reg[2]_i_270_n_4
    SLICE_X46Y18         LUT1 (Prop_lut1_I0_O)        0.307     8.763 r  cikti[2]_i_273/O
                         net (fo=1, routed)           0.000     8.763    cikti[2]_i_273_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     9.406 r  cikti_reg[2]_i_202/O[3]
                         net (fo=1, routed)           0.480     9.886    cikti_reg[2]_i_202_n_4
    SLICE_X45Y18         LUT2 (Prop_lut2_I1_O)        0.307    10.193 r  cikti[2]_i_137/O
                         net (fo=1, routed)           0.000    10.193    cikti[2]_i_137_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.594 r  cikti_reg[2]_i_86/CO[3]
                         net (fo=1, routed)           0.000    10.594    cikti_reg[2]_i_86_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.928 r  cikti_reg[2]_i_85/O[1]
                         net (fo=1, routed)           0.420    11.348    cikti_reg[2]_i_85_n_6
    SLICE_X44Y18         LUT6 (Prop_lut6_I0_O)        0.303    11.651 f  cikti[2]_i_44/O
                         net (fo=5, routed)           0.666    12.318    cikti[2]_i_44_n_0
    SLICE_X33Y17         LUT6 (Prop_lut6_I5_O)        0.124    12.442 r  cikti[2]_i_171/O
                         net (fo=2, routed)           1.128    13.570    cikti[2]_i_171_n_0
    SLICE_X36Y19         LUT6 (Prop_lut6_I2_O)        0.124    13.694 r  cikti[2]_i_98/O
                         net (fo=6, routed)           0.665    14.359    cikti[2]_i_98_n_0
    SLICE_X38Y20         LUT6 (Prop_lut6_I1_O)        0.124    14.483 r  cikti[2]_i_404/O
                         net (fo=6, routed)           0.173    14.656    cikti[2]_i_404_n_0
    SLICE_X38Y20         LUT6 (Prop_lut6_I2_O)        0.124    14.780 r  cikti[2]_i_554/O
                         net (fo=6, routed)           0.344    15.123    cikti[2]_i_554_n_0
    SLICE_X43Y20         LUT6 (Prop_lut6_I1_O)        0.124    15.247 r  cikti[2]_i_1076/O
                         net (fo=4, routed)           0.583    15.831    cikti[2]_i_1076_n_0
    SLICE_X49Y18         LUT6 (Prop_lut6_I1_O)        0.124    15.955 r  cikti[2]_i_1997/O
                         net (fo=2, routed)           0.331    16.285    cikti[2]_i_1997_n_0
    SLICE_X51Y17         LUT6 (Prop_lut6_I3_O)        0.124    16.410 r  cikti[2]_i_2004/O
                         net (fo=6, routed)           0.339    16.749    cikti[2]_i_2004_n_0
    SLICE_X52Y17         LUT6 (Prop_lut6_I3_O)        0.124    16.873 r  cikti[2]_i_2709/O
                         net (fo=6, routed)           0.195    17.068    cikti[2]_i_2709_n_0
    SLICE_X52Y17         LUT6 (Prop_lut6_I3_O)        0.124    17.192 f  cikti[2]_i_2358/O
                         net (fo=6, routed)           0.742    17.933    cikti[2]_i_2358_n_0
    SLICE_X52Y17         LUT6 (Prop_lut6_I0_O)        0.124    18.057 r  cikti[8]_i_49/O
                         net (fo=1, routed)           0.283    18.341    cikti[8]_i_49_n_0
    SLICE_X51Y17         LUT6 (Prop_lut6_I4_O)        0.124    18.465 r  cikti[8]_i_44/O
                         net (fo=1, routed)           0.449    18.914    cikti[8]_i_44_n_0
    SLICE_X48Y18         LUT6 (Prop_lut6_I2_O)        0.124    19.038 r  cikti[8]_i_42/O
                         net (fo=1, routed)           0.514    19.552    cikti[8]_i_42_n_0
    SLICE_X47Y17         LUT6 (Prop_lut6_I1_O)        0.124    19.676 r  cikti[8]_i_41/O
                         net (fo=1, routed)           0.299    19.975    cikti[8]_i_41_n_0
    SLICE_X45Y16         LUT6 (Prop_lut6_I2_O)        0.124    20.099 f  cikti[8]_i_39/O
                         net (fo=1, routed)           0.311    20.410    cikti[8]_i_39_n_0
    SLICE_X40Y16         LUT6 (Prop_lut6_I2_O)        0.124    20.534 f  cikti[8]_i_38/O
                         net (fo=1, routed)           0.159    20.693    cikti[8]_i_38_n_0
    SLICE_X40Y16         LUT6 (Prop_lut6_I2_O)        0.124    20.817 f  cikti[8]_i_37/O
                         net (fo=1, routed)           0.447    21.264    cikti[8]_i_37_n_0
    SLICE_X40Y12         LUT6 (Prop_lut6_I2_O)        0.124    21.388 f  cikti[8]_i_36/O
                         net (fo=1, routed)           0.158    21.546    cikti[8]_i_36_n_0
    SLICE_X40Y12         LUT6 (Prop_lut6_I0_O)        0.124    21.670 r  cikti[8]_i_35/O
                         net (fo=1, routed)           0.442    22.112    cikti[8]_i_35_n_0
    SLICE_X37Y11         LUT6 (Prop_lut6_I2_O)        0.124    22.236 r  cikti[8]_i_34/O
                         net (fo=1, routed)           0.292    22.528    cikti[8]_i_34_n_0
    SLICE_X37Y10         LUT6 (Prop_lut6_I2_O)        0.124    22.652 r  cikti[8]_i_33/O
                         net (fo=1, routed)           0.301    22.953    cikti[8]_i_33_n_0
    SLICE_X37Y9          LUT6 (Prop_lut6_I3_O)        0.124    23.077 f  cikti[8]_i_32/O
                         net (fo=1, routed)           0.290    23.367    cikti[8]_i_32_n_0
    SLICE_X37Y8          LUT6 (Prop_lut6_I2_O)        0.124    23.491 f  cikti[8]_i_31/O
                         net (fo=1, routed)           0.151    23.643    cikti[8]_i_31_n_0
    SLICE_X37Y8          LUT6 (Prop_lut6_I1_O)        0.124    23.767 r  cikti[8]_i_16/O
                         net (fo=6, routed)           0.319    24.086    cikti[8]_i_16_n_0
    SLICE_X37Y9          LUT6 (Prop_lut6_I2_O)        0.124    24.210 r  cikti[8]_i_7/O
                         net (fo=1, routed)           0.481    24.690    cikti[8]_i_7_n_0
    SLICE_X34Y8          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    25.086 r  cikti_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000    25.086    cikti_reg[8]_i_3_n_0
    SLICE_X34Y9          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    25.305 r  cikti_reg[11]_i_3/O[0]
                         net (fo=3, routed)           0.483    25.788    cikti_reg[11]_i_3_n_7
    SLICE_X32Y8          LUT5 (Prop_lut5_I4_O)        0.295    26.083 r  cikti[9]_i_1/O
                         net (fo=1, routed)           0.000    26.083    cikti[9]_i_1_n_0
    SLICE_X32Y8          FDRE                                         r  cikti_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         1.444    14.785    clk_IBUF_BUFG
    SLICE_X32Y8          FDRE                                         r  cikti_reg[9]/C
                         clock pessimism              0.188    14.973    
                         clock uncertainty           -0.035    14.938    
    SLICE_X32Y8          FDRE (Setup_fdre_C_D)        0.031    14.969    cikti_reg[9]
  -------------------------------------------------------------------
                         required time                         14.969    
                         arrival time                         -26.083    
  -------------------------------------------------------------------
                         slack                                -11.114    

Slack (VIOLATED) :        -11.026ns  (required time - arrival time)
  Source:                 sayi_reg[3]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cikti_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        20.962ns  (logic 7.511ns (35.831%)  route 13.451ns (64.169%))
  Logic Levels:           36  (CARRY4=7 LUT1=1 LUT2=1 LUT5=2 LUT6=25)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         1.555     5.076    clk_IBUF_BUFG
    SLICE_X46Y19         FDRE                                         r  sayi_reg[3]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y19         FDRE (Prop_fdre_C_Q)         0.518     5.594 r  sayi_reg[3]_rep__1/Q
                         net (fo=123, routed)         1.440     7.034    sayi_reg[3]_rep__1_n_0
    SLICE_X46Y15         LUT5 (Prop_lut5_I4_O)        0.124     7.158 r  cikti[2]_i_612/O
                         net (fo=1, routed)           0.000     7.158    cikti[2]_i_612_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     7.538 r  cikti_reg[2]_i_422/CO[3]
                         net (fo=1, routed)           0.000     7.538    cikti_reg[2]_i_422_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.853 f  cikti_reg[2]_i_270/O[3]
                         net (fo=4, routed)           0.603     8.456    cikti_reg[2]_i_270_n_4
    SLICE_X46Y18         LUT1 (Prop_lut1_I0_O)        0.307     8.763 r  cikti[2]_i_273/O
                         net (fo=1, routed)           0.000     8.763    cikti[2]_i_273_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     9.406 r  cikti_reg[2]_i_202/O[3]
                         net (fo=1, routed)           0.480     9.886    cikti_reg[2]_i_202_n_4
    SLICE_X45Y18         LUT2 (Prop_lut2_I1_O)        0.307    10.193 r  cikti[2]_i_137/O
                         net (fo=1, routed)           0.000    10.193    cikti[2]_i_137_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.594 r  cikti_reg[2]_i_86/CO[3]
                         net (fo=1, routed)           0.000    10.594    cikti_reg[2]_i_86_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.928 r  cikti_reg[2]_i_85/O[1]
                         net (fo=1, routed)           0.420    11.348    cikti_reg[2]_i_85_n_6
    SLICE_X44Y18         LUT6 (Prop_lut6_I0_O)        0.303    11.651 f  cikti[2]_i_44/O
                         net (fo=5, routed)           0.666    12.318    cikti[2]_i_44_n_0
    SLICE_X33Y17         LUT6 (Prop_lut6_I5_O)        0.124    12.442 r  cikti[2]_i_171/O
                         net (fo=2, routed)           1.128    13.570    cikti[2]_i_171_n_0
    SLICE_X36Y19         LUT6 (Prop_lut6_I2_O)        0.124    13.694 r  cikti[2]_i_98/O
                         net (fo=6, routed)           0.665    14.359    cikti[2]_i_98_n_0
    SLICE_X38Y20         LUT6 (Prop_lut6_I1_O)        0.124    14.483 r  cikti[2]_i_404/O
                         net (fo=6, routed)           0.173    14.656    cikti[2]_i_404_n_0
    SLICE_X38Y20         LUT6 (Prop_lut6_I2_O)        0.124    14.780 r  cikti[2]_i_554/O
                         net (fo=6, routed)           0.344    15.123    cikti[2]_i_554_n_0
    SLICE_X43Y20         LUT6 (Prop_lut6_I1_O)        0.124    15.247 r  cikti[2]_i_1076/O
                         net (fo=4, routed)           0.583    15.831    cikti[2]_i_1076_n_0
    SLICE_X49Y18         LUT6 (Prop_lut6_I1_O)        0.124    15.955 r  cikti[2]_i_1997/O
                         net (fo=2, routed)           0.331    16.285    cikti[2]_i_1997_n_0
    SLICE_X51Y17         LUT6 (Prop_lut6_I3_O)        0.124    16.410 r  cikti[2]_i_2004/O
                         net (fo=6, routed)           0.339    16.749    cikti[2]_i_2004_n_0
    SLICE_X52Y17         LUT6 (Prop_lut6_I3_O)        0.124    16.873 r  cikti[2]_i_2709/O
                         net (fo=6, routed)           0.195    17.068    cikti[2]_i_2709_n_0
    SLICE_X52Y17         LUT6 (Prop_lut6_I3_O)        0.124    17.192 f  cikti[2]_i_2358/O
                         net (fo=6, routed)           0.742    17.933    cikti[2]_i_2358_n_0
    SLICE_X52Y17         LUT6 (Prop_lut6_I0_O)        0.124    18.057 r  cikti[8]_i_49/O
                         net (fo=1, routed)           0.283    18.341    cikti[8]_i_49_n_0
    SLICE_X51Y17         LUT6 (Prop_lut6_I4_O)        0.124    18.465 r  cikti[8]_i_44/O
                         net (fo=1, routed)           0.449    18.914    cikti[8]_i_44_n_0
    SLICE_X48Y18         LUT6 (Prop_lut6_I2_O)        0.124    19.038 r  cikti[8]_i_42/O
                         net (fo=1, routed)           0.514    19.552    cikti[8]_i_42_n_0
    SLICE_X47Y17         LUT6 (Prop_lut6_I1_O)        0.124    19.676 r  cikti[8]_i_41/O
                         net (fo=1, routed)           0.299    19.975    cikti[8]_i_41_n_0
    SLICE_X45Y16         LUT6 (Prop_lut6_I2_O)        0.124    20.099 f  cikti[8]_i_39/O
                         net (fo=1, routed)           0.311    20.410    cikti[8]_i_39_n_0
    SLICE_X40Y16         LUT6 (Prop_lut6_I2_O)        0.124    20.534 f  cikti[8]_i_38/O
                         net (fo=1, routed)           0.159    20.693    cikti[8]_i_38_n_0
    SLICE_X40Y16         LUT6 (Prop_lut6_I2_O)        0.124    20.817 f  cikti[8]_i_37/O
                         net (fo=1, routed)           0.447    21.264    cikti[8]_i_37_n_0
    SLICE_X40Y12         LUT6 (Prop_lut6_I2_O)        0.124    21.388 f  cikti[8]_i_36/O
                         net (fo=1, routed)           0.158    21.546    cikti[8]_i_36_n_0
    SLICE_X40Y12         LUT6 (Prop_lut6_I0_O)        0.124    21.670 r  cikti[8]_i_35/O
                         net (fo=1, routed)           0.442    22.112    cikti[8]_i_35_n_0
    SLICE_X37Y11         LUT6 (Prop_lut6_I2_O)        0.124    22.236 r  cikti[8]_i_34/O
                         net (fo=1, routed)           0.292    22.528    cikti[8]_i_34_n_0
    SLICE_X37Y10         LUT6 (Prop_lut6_I2_O)        0.124    22.652 r  cikti[8]_i_33/O
                         net (fo=1, routed)           0.301    22.953    cikti[8]_i_33_n_0
    SLICE_X37Y9          LUT6 (Prop_lut6_I3_O)        0.124    23.077 f  cikti[8]_i_32/O
                         net (fo=1, routed)           0.290    23.367    cikti[8]_i_32_n_0
    SLICE_X37Y8          LUT6 (Prop_lut6_I2_O)        0.124    23.491 f  cikti[8]_i_31/O
                         net (fo=1, routed)           0.151    23.643    cikti[8]_i_31_n_0
    SLICE_X37Y8          LUT6 (Prop_lut6_I1_O)        0.124    23.767 r  cikti[8]_i_16/O
                         net (fo=6, routed)           0.319    24.086    cikti[8]_i_16_n_0
    SLICE_X37Y9          LUT6 (Prop_lut6_I2_O)        0.124    24.210 r  cikti[8]_i_7/O
                         net (fo=1, routed)           0.481    24.690    cikti[8]_i_7_n_0
    SLICE_X34Y8          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    25.086 r  cikti_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000    25.086    cikti_reg[8]_i_3_n_0
    SLICE_X34Y9          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    25.305 r  cikti_reg[11]_i_3/O[0]
                         net (fo=3, routed)           0.445    25.750    cikti_reg[11]_i_3_n_7
    SLICE_X33Y9          LUT5 (Prop_lut5_I4_O)        0.288    26.038 r  cikti[10]_i_1/O
                         net (fo=1, routed)           0.000    26.038    cikti[10]_i_1_n_0
    SLICE_X33Y9          FDRE                                         r  cikti_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         1.443    14.784    clk_IBUF_BUFG
    SLICE_X33Y9          FDRE                                         r  cikti_reg[10]/C
                         clock pessimism              0.188    14.972    
                         clock uncertainty           -0.035    14.937    
    SLICE_X33Y9          FDRE (Setup_fdre_C_D)        0.075    15.012    cikti_reg[10]
  -------------------------------------------------------------------
                         required time                         15.012    
                         arrival time                         -26.038    
  -------------------------------------------------------------------
                         slack                                -11.026    

Slack (VIOLATED) :        -10.979ns  (required time - arrival time)
  Source:                 sayi_reg[3]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cikti_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        20.871ns  (logic 7.456ns (35.725%)  route 13.415ns (64.275%))
  Logic Levels:           35  (CARRY4=6 LUT1=1 LUT2=1 LUT5=2 LUT6=25)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         1.555     5.076    clk_IBUF_BUFG
    SLICE_X46Y19         FDRE                                         r  sayi_reg[3]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y19         FDRE (Prop_fdre_C_Q)         0.518     5.594 r  sayi_reg[3]_rep__1/Q
                         net (fo=123, routed)         1.440     7.034    sayi_reg[3]_rep__1_n_0
    SLICE_X46Y15         LUT5 (Prop_lut5_I4_O)        0.124     7.158 r  cikti[2]_i_612/O
                         net (fo=1, routed)           0.000     7.158    cikti[2]_i_612_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     7.538 r  cikti_reg[2]_i_422/CO[3]
                         net (fo=1, routed)           0.000     7.538    cikti_reg[2]_i_422_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.853 f  cikti_reg[2]_i_270/O[3]
                         net (fo=4, routed)           0.603     8.456    cikti_reg[2]_i_270_n_4
    SLICE_X46Y18         LUT1 (Prop_lut1_I0_O)        0.307     8.763 r  cikti[2]_i_273/O
                         net (fo=1, routed)           0.000     8.763    cikti[2]_i_273_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     9.406 r  cikti_reg[2]_i_202/O[3]
                         net (fo=1, routed)           0.480     9.886    cikti_reg[2]_i_202_n_4
    SLICE_X45Y18         LUT2 (Prop_lut2_I1_O)        0.307    10.193 r  cikti[2]_i_137/O
                         net (fo=1, routed)           0.000    10.193    cikti[2]_i_137_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.594 r  cikti_reg[2]_i_86/CO[3]
                         net (fo=1, routed)           0.000    10.594    cikti_reg[2]_i_86_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.928 f  cikti_reg[2]_i_85/O[1]
                         net (fo=1, routed)           0.420    11.348    cikti_reg[2]_i_85_n_6
    SLICE_X44Y18         LUT6 (Prop_lut6_I0_O)        0.303    11.651 r  cikti[2]_i_44/O
                         net (fo=5, routed)           0.666    12.318    cikti[2]_i_44_n_0
    SLICE_X33Y17         LUT6 (Prop_lut6_I5_O)        0.124    12.442 f  cikti[2]_i_171/O
                         net (fo=2, routed)           1.128    13.570    cikti[2]_i_171_n_0
    SLICE_X36Y19         LUT6 (Prop_lut6_I2_O)        0.124    13.694 f  cikti[2]_i_98/O
                         net (fo=6, routed)           0.665    14.359    cikti[2]_i_98_n_0
    SLICE_X38Y20         LUT6 (Prop_lut6_I1_O)        0.124    14.483 f  cikti[2]_i_404/O
                         net (fo=6, routed)           0.173    14.656    cikti[2]_i_404_n_0
    SLICE_X38Y20         LUT6 (Prop_lut6_I2_O)        0.124    14.780 f  cikti[2]_i_554/O
                         net (fo=6, routed)           0.344    15.123    cikti[2]_i_554_n_0
    SLICE_X43Y20         LUT6 (Prop_lut6_I1_O)        0.124    15.247 f  cikti[2]_i_1076/O
                         net (fo=4, routed)           0.583    15.831    cikti[2]_i_1076_n_0
    SLICE_X49Y18         LUT6 (Prop_lut6_I1_O)        0.124    15.955 f  cikti[2]_i_1997/O
                         net (fo=2, routed)           0.331    16.285    cikti[2]_i_1997_n_0
    SLICE_X51Y17         LUT6 (Prop_lut6_I3_O)        0.124    16.410 f  cikti[2]_i_2004/O
                         net (fo=6, routed)           0.339    16.749    cikti[2]_i_2004_n_0
    SLICE_X52Y17         LUT6 (Prop_lut6_I3_O)        0.124    16.873 f  cikti[2]_i_2709/O
                         net (fo=6, routed)           0.195    17.068    cikti[2]_i_2709_n_0
    SLICE_X52Y17         LUT6 (Prop_lut6_I3_O)        0.124    17.192 r  cikti[2]_i_2358/O
                         net (fo=6, routed)           0.742    17.933    cikti[2]_i_2358_n_0
    SLICE_X52Y17         LUT6 (Prop_lut6_I0_O)        0.124    18.057 f  cikti[8]_i_49/O
                         net (fo=1, routed)           0.283    18.341    cikti[8]_i_49_n_0
    SLICE_X51Y17         LUT6 (Prop_lut6_I4_O)        0.124    18.465 f  cikti[8]_i_44/O
                         net (fo=1, routed)           0.449    18.914    cikti[8]_i_44_n_0
    SLICE_X48Y18         LUT6 (Prop_lut6_I2_O)        0.124    19.038 f  cikti[8]_i_42/O
                         net (fo=1, routed)           0.514    19.552    cikti[8]_i_42_n_0
    SLICE_X47Y17         LUT6 (Prop_lut6_I1_O)        0.124    19.676 f  cikti[8]_i_41/O
                         net (fo=1, routed)           0.299    19.975    cikti[8]_i_41_n_0
    SLICE_X45Y16         LUT6 (Prop_lut6_I2_O)        0.124    20.099 r  cikti[8]_i_39/O
                         net (fo=1, routed)           0.311    20.410    cikti[8]_i_39_n_0
    SLICE_X40Y16         LUT6 (Prop_lut6_I2_O)        0.124    20.534 r  cikti[8]_i_38/O
                         net (fo=1, routed)           0.159    20.693    cikti[8]_i_38_n_0
    SLICE_X40Y16         LUT6 (Prop_lut6_I2_O)        0.124    20.817 r  cikti[8]_i_37/O
                         net (fo=1, routed)           0.447    21.264    cikti[8]_i_37_n_0
    SLICE_X40Y12         LUT6 (Prop_lut6_I2_O)        0.124    21.388 r  cikti[8]_i_36/O
                         net (fo=1, routed)           0.158    21.546    cikti[8]_i_36_n_0
    SLICE_X40Y12         LUT6 (Prop_lut6_I0_O)        0.124    21.670 f  cikti[8]_i_35/O
                         net (fo=1, routed)           0.442    22.112    cikti[8]_i_35_n_0
    SLICE_X37Y11         LUT6 (Prop_lut6_I2_O)        0.124    22.236 f  cikti[8]_i_34/O
                         net (fo=1, routed)           0.292    22.528    cikti[8]_i_34_n_0
    SLICE_X37Y10         LUT6 (Prop_lut6_I2_O)        0.124    22.652 f  cikti[8]_i_33/O
                         net (fo=1, routed)           0.301    22.953    cikti[8]_i_33_n_0
    SLICE_X37Y9          LUT6 (Prop_lut6_I3_O)        0.124    23.077 r  cikti[8]_i_32/O
                         net (fo=1, routed)           0.290    23.367    cikti[8]_i_32_n_0
    SLICE_X37Y8          LUT6 (Prop_lut6_I2_O)        0.124    23.491 r  cikti[8]_i_31/O
                         net (fo=1, routed)           0.151    23.643    cikti[8]_i_31_n_0
    SLICE_X37Y8          LUT6 (Prop_lut6_I1_O)        0.124    23.767 f  cikti[8]_i_16/O
                         net (fo=6, routed)           0.178    23.945    cikti[8]_i_16_n_0
    SLICE_X37Y8          LUT6 (Prop_lut6_I3_O)        0.124    24.069 r  cikti[8]_i_8/O
                         net (fo=1, routed)           0.466    24.535    cikti[8]_i_8_n_0
    SLICE_X34Y8          CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.547    25.082 r  cikti_reg[8]_i_3/O[2]
                         net (fo=1, routed)           0.564    25.646    cikti_reg[8]_i_3_n_5
    SLICE_X31Y10         LUT5 (Prop_lut5_I4_O)        0.301    25.947 r  cikti[7]_i_1/O
                         net (fo=1, routed)           0.000    25.947    cikti[7]_i_1_n_0
    SLICE_X31Y10         FDRE                                         r  cikti_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         1.443    14.784    clk_IBUF_BUFG
    SLICE_X31Y10         FDRE                                         r  cikti_reg[7]/C
                         clock pessimism              0.188    14.972    
                         clock uncertainty           -0.035    14.937    
    SLICE_X31Y10         FDRE (Setup_fdre_C_D)        0.031    14.968    cikti_reg[7]
  -------------------------------------------------------------------
                         required time                         14.968    
                         arrival time                         -25.947    
  -------------------------------------------------------------------
                         slack                                -10.979    

Slack (VIOLATED) :        -10.897ns  (required time - arrival time)
  Source:                 sayi_reg[3]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cikti_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        20.859ns  (logic 7.518ns (36.042%)  route 13.341ns (63.958%))
  Logic Levels:           36  (CARRY4=7 LUT1=1 LUT2=1 LUT5=2 LUT6=25)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         1.555     5.076    clk_IBUF_BUFG
    SLICE_X46Y19         FDRE                                         r  sayi_reg[3]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y19         FDRE (Prop_fdre_C_Q)         0.518     5.594 r  sayi_reg[3]_rep__1/Q
                         net (fo=123, routed)         1.440     7.034    sayi_reg[3]_rep__1_n_0
    SLICE_X46Y15         LUT5 (Prop_lut5_I4_O)        0.124     7.158 r  cikti[2]_i_612/O
                         net (fo=1, routed)           0.000     7.158    cikti[2]_i_612_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     7.538 r  cikti_reg[2]_i_422/CO[3]
                         net (fo=1, routed)           0.000     7.538    cikti_reg[2]_i_422_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.853 f  cikti_reg[2]_i_270/O[3]
                         net (fo=4, routed)           0.603     8.456    cikti_reg[2]_i_270_n_4
    SLICE_X46Y18         LUT1 (Prop_lut1_I0_O)        0.307     8.763 r  cikti[2]_i_273/O
                         net (fo=1, routed)           0.000     8.763    cikti[2]_i_273_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     9.406 r  cikti_reg[2]_i_202/O[3]
                         net (fo=1, routed)           0.480     9.886    cikti_reg[2]_i_202_n_4
    SLICE_X45Y18         LUT2 (Prop_lut2_I1_O)        0.307    10.193 r  cikti[2]_i_137/O
                         net (fo=1, routed)           0.000    10.193    cikti[2]_i_137_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.594 r  cikti_reg[2]_i_86/CO[3]
                         net (fo=1, routed)           0.000    10.594    cikti_reg[2]_i_86_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.928 r  cikti_reg[2]_i_85/O[1]
                         net (fo=1, routed)           0.420    11.348    cikti_reg[2]_i_85_n_6
    SLICE_X44Y18         LUT6 (Prop_lut6_I0_O)        0.303    11.651 f  cikti[2]_i_44/O
                         net (fo=5, routed)           0.666    12.318    cikti[2]_i_44_n_0
    SLICE_X33Y17         LUT6 (Prop_lut6_I5_O)        0.124    12.442 r  cikti[2]_i_171/O
                         net (fo=2, routed)           1.128    13.570    cikti[2]_i_171_n_0
    SLICE_X36Y19         LUT6 (Prop_lut6_I2_O)        0.124    13.694 r  cikti[2]_i_98/O
                         net (fo=6, routed)           0.665    14.359    cikti[2]_i_98_n_0
    SLICE_X38Y20         LUT6 (Prop_lut6_I1_O)        0.124    14.483 r  cikti[2]_i_404/O
                         net (fo=6, routed)           0.173    14.656    cikti[2]_i_404_n_0
    SLICE_X38Y20         LUT6 (Prop_lut6_I2_O)        0.124    14.780 r  cikti[2]_i_554/O
                         net (fo=6, routed)           0.344    15.123    cikti[2]_i_554_n_0
    SLICE_X43Y20         LUT6 (Prop_lut6_I1_O)        0.124    15.247 r  cikti[2]_i_1076/O
                         net (fo=4, routed)           0.583    15.831    cikti[2]_i_1076_n_0
    SLICE_X49Y18         LUT6 (Prop_lut6_I1_O)        0.124    15.955 r  cikti[2]_i_1997/O
                         net (fo=2, routed)           0.331    16.285    cikti[2]_i_1997_n_0
    SLICE_X51Y17         LUT6 (Prop_lut6_I3_O)        0.124    16.410 r  cikti[2]_i_2004/O
                         net (fo=6, routed)           0.339    16.749    cikti[2]_i_2004_n_0
    SLICE_X52Y17         LUT6 (Prop_lut6_I3_O)        0.124    16.873 r  cikti[2]_i_2709/O
                         net (fo=6, routed)           0.195    17.068    cikti[2]_i_2709_n_0
    SLICE_X52Y17         LUT6 (Prop_lut6_I3_O)        0.124    17.192 f  cikti[2]_i_2358/O
                         net (fo=6, routed)           0.742    17.933    cikti[2]_i_2358_n_0
    SLICE_X52Y17         LUT6 (Prop_lut6_I0_O)        0.124    18.057 r  cikti[8]_i_49/O
                         net (fo=1, routed)           0.283    18.341    cikti[8]_i_49_n_0
    SLICE_X51Y17         LUT6 (Prop_lut6_I4_O)        0.124    18.465 r  cikti[8]_i_44/O
                         net (fo=1, routed)           0.449    18.914    cikti[8]_i_44_n_0
    SLICE_X48Y18         LUT6 (Prop_lut6_I2_O)        0.124    19.038 r  cikti[8]_i_42/O
                         net (fo=1, routed)           0.514    19.552    cikti[8]_i_42_n_0
    SLICE_X47Y17         LUT6 (Prop_lut6_I1_O)        0.124    19.676 r  cikti[8]_i_41/O
                         net (fo=1, routed)           0.299    19.975    cikti[8]_i_41_n_0
    SLICE_X45Y16         LUT6 (Prop_lut6_I2_O)        0.124    20.099 f  cikti[8]_i_39/O
                         net (fo=1, routed)           0.311    20.410    cikti[8]_i_39_n_0
    SLICE_X40Y16         LUT6 (Prop_lut6_I2_O)        0.124    20.534 f  cikti[8]_i_38/O
                         net (fo=1, routed)           0.159    20.693    cikti[8]_i_38_n_0
    SLICE_X40Y16         LUT6 (Prop_lut6_I2_O)        0.124    20.817 f  cikti[8]_i_37/O
                         net (fo=1, routed)           0.447    21.264    cikti[8]_i_37_n_0
    SLICE_X40Y12         LUT6 (Prop_lut6_I2_O)        0.124    21.388 f  cikti[8]_i_36/O
                         net (fo=1, routed)           0.158    21.546    cikti[8]_i_36_n_0
    SLICE_X40Y12         LUT6 (Prop_lut6_I0_O)        0.124    21.670 r  cikti[8]_i_35/O
                         net (fo=1, routed)           0.442    22.112    cikti[8]_i_35_n_0
    SLICE_X37Y11         LUT6 (Prop_lut6_I2_O)        0.124    22.236 r  cikti[8]_i_34/O
                         net (fo=1, routed)           0.292    22.528    cikti[8]_i_34_n_0
    SLICE_X37Y10         LUT6 (Prop_lut6_I2_O)        0.124    22.652 r  cikti[8]_i_33/O
                         net (fo=1, routed)           0.301    22.953    cikti[8]_i_33_n_0
    SLICE_X37Y9          LUT6 (Prop_lut6_I3_O)        0.124    23.077 f  cikti[8]_i_32/O
                         net (fo=1, routed)           0.290    23.367    cikti[8]_i_32_n_0
    SLICE_X37Y8          LUT6 (Prop_lut6_I2_O)        0.124    23.491 f  cikti[8]_i_31/O
                         net (fo=1, routed)           0.151    23.643    cikti[8]_i_31_n_0
    SLICE_X37Y8          LUT6 (Prop_lut6_I1_O)        0.124    23.767 r  cikti[8]_i_16/O
                         net (fo=6, routed)           0.319    24.086    cikti[8]_i_16_n_0
    SLICE_X37Y9          LUT6 (Prop_lut6_I2_O)        0.124    24.210 r  cikti[8]_i_7/O
                         net (fo=1, routed)           0.481    24.690    cikti[8]_i_7_n_0
    SLICE_X34Y8          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    25.086 r  cikti_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000    25.086    cikti_reg[8]_i_3_n_0
    SLICE_X34Y9          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    25.305 r  cikti_reg[11]_i_3/O[0]
                         net (fo=3, routed)           0.335    25.640    cikti_reg[11]_i_3_n_7
    SLICE_X37Y9          LUT5 (Prop_lut5_I4_O)        0.295    25.935 r  cikti[11]_i_1/O
                         net (fo=1, routed)           0.000    25.935    cikti[11]_i_1_n_0
    SLICE_X37Y9          FDRE                                         r  cikti_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         1.443    14.784    clk_IBUF_BUFG
    SLICE_X37Y9          FDRE                                         r  cikti_reg[11]/C
                         clock pessimism              0.260    15.044    
                         clock uncertainty           -0.035    15.009    
    SLICE_X37Y9          FDRE (Setup_fdre_C_D)        0.029    15.038    cikti_reg[11]
  -------------------------------------------------------------------
                         required time                         15.038    
                         arrival time                         -25.935    
  -------------------------------------------------------------------
                         slack                                -10.897    

Slack (VIOLATED) :        -10.850ns  (required time - arrival time)
  Source:                 sayi_reg[3]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cikti_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        20.815ns  (logic 7.525ns (36.152%)  route 13.290ns (63.848%))
  Logic Levels:           35  (CARRY4=6 LUT1=1 LUT2=1 LUT5=2 LUT6=25)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         1.555     5.076    clk_IBUF_BUFG
    SLICE_X46Y19         FDRE                                         r  sayi_reg[3]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y19         FDRE (Prop_fdre_C_Q)         0.518     5.594 r  sayi_reg[3]_rep__1/Q
                         net (fo=123, routed)         1.440     7.034    sayi_reg[3]_rep__1_n_0
    SLICE_X46Y15         LUT5 (Prop_lut5_I4_O)        0.124     7.158 r  cikti[2]_i_612/O
                         net (fo=1, routed)           0.000     7.158    cikti[2]_i_612_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     7.538 r  cikti_reg[2]_i_422/CO[3]
                         net (fo=1, routed)           0.000     7.538    cikti_reg[2]_i_422_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.853 f  cikti_reg[2]_i_270/O[3]
                         net (fo=4, routed)           0.603     8.456    cikti_reg[2]_i_270_n_4
    SLICE_X46Y18         LUT1 (Prop_lut1_I0_O)        0.307     8.763 r  cikti[2]_i_273/O
                         net (fo=1, routed)           0.000     8.763    cikti[2]_i_273_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     9.406 r  cikti_reg[2]_i_202/O[3]
                         net (fo=1, routed)           0.480     9.886    cikti_reg[2]_i_202_n_4
    SLICE_X45Y18         LUT2 (Prop_lut2_I1_O)        0.307    10.193 r  cikti[2]_i_137/O
                         net (fo=1, routed)           0.000    10.193    cikti[2]_i_137_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.594 r  cikti_reg[2]_i_86/CO[3]
                         net (fo=1, routed)           0.000    10.594    cikti_reg[2]_i_86_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.928 f  cikti_reg[2]_i_85/O[1]
                         net (fo=1, routed)           0.420    11.348    cikti_reg[2]_i_85_n_6
    SLICE_X44Y18         LUT6 (Prop_lut6_I0_O)        0.303    11.651 r  cikti[2]_i_44/O
                         net (fo=5, routed)           0.666    12.318    cikti[2]_i_44_n_0
    SLICE_X33Y17         LUT6 (Prop_lut6_I5_O)        0.124    12.442 f  cikti[2]_i_171/O
                         net (fo=2, routed)           1.128    13.570    cikti[2]_i_171_n_0
    SLICE_X36Y19         LUT6 (Prop_lut6_I2_O)        0.124    13.694 f  cikti[2]_i_98/O
                         net (fo=6, routed)           0.665    14.359    cikti[2]_i_98_n_0
    SLICE_X38Y20         LUT6 (Prop_lut6_I1_O)        0.124    14.483 f  cikti[2]_i_404/O
                         net (fo=6, routed)           0.173    14.656    cikti[2]_i_404_n_0
    SLICE_X38Y20         LUT6 (Prop_lut6_I2_O)        0.124    14.780 f  cikti[2]_i_554/O
                         net (fo=6, routed)           0.344    15.123    cikti[2]_i_554_n_0
    SLICE_X43Y20         LUT6 (Prop_lut6_I1_O)        0.124    15.247 f  cikti[2]_i_1076/O
                         net (fo=4, routed)           0.583    15.831    cikti[2]_i_1076_n_0
    SLICE_X49Y18         LUT6 (Prop_lut6_I1_O)        0.124    15.955 f  cikti[2]_i_1997/O
                         net (fo=2, routed)           0.331    16.285    cikti[2]_i_1997_n_0
    SLICE_X51Y17         LUT6 (Prop_lut6_I3_O)        0.124    16.410 f  cikti[2]_i_2004/O
                         net (fo=6, routed)           0.339    16.749    cikti[2]_i_2004_n_0
    SLICE_X52Y17         LUT6 (Prop_lut6_I3_O)        0.124    16.873 f  cikti[2]_i_2709/O
                         net (fo=6, routed)           0.195    17.068    cikti[2]_i_2709_n_0
    SLICE_X52Y17         LUT6 (Prop_lut6_I3_O)        0.124    17.192 r  cikti[2]_i_2358/O
                         net (fo=6, routed)           0.742    17.933    cikti[2]_i_2358_n_0
    SLICE_X52Y17         LUT6 (Prop_lut6_I0_O)        0.124    18.057 f  cikti[8]_i_49/O
                         net (fo=1, routed)           0.283    18.341    cikti[8]_i_49_n_0
    SLICE_X51Y17         LUT6 (Prop_lut6_I4_O)        0.124    18.465 f  cikti[8]_i_44/O
                         net (fo=1, routed)           0.449    18.914    cikti[8]_i_44_n_0
    SLICE_X48Y18         LUT6 (Prop_lut6_I2_O)        0.124    19.038 f  cikti[8]_i_42/O
                         net (fo=1, routed)           0.514    19.552    cikti[8]_i_42_n_0
    SLICE_X47Y17         LUT6 (Prop_lut6_I1_O)        0.124    19.676 f  cikti[8]_i_41/O
                         net (fo=1, routed)           0.299    19.975    cikti[8]_i_41_n_0
    SLICE_X45Y16         LUT6 (Prop_lut6_I2_O)        0.124    20.099 r  cikti[8]_i_39/O
                         net (fo=1, routed)           0.311    20.410    cikti[8]_i_39_n_0
    SLICE_X40Y16         LUT6 (Prop_lut6_I2_O)        0.124    20.534 r  cikti[8]_i_38/O
                         net (fo=1, routed)           0.159    20.693    cikti[8]_i_38_n_0
    SLICE_X40Y16         LUT6 (Prop_lut6_I2_O)        0.124    20.817 r  cikti[8]_i_37/O
                         net (fo=1, routed)           0.447    21.264    cikti[8]_i_37_n_0
    SLICE_X40Y12         LUT6 (Prop_lut6_I2_O)        0.124    21.388 r  cikti[8]_i_36/O
                         net (fo=1, routed)           0.158    21.546    cikti[8]_i_36_n_0
    SLICE_X40Y12         LUT6 (Prop_lut6_I0_O)        0.124    21.670 f  cikti[8]_i_35/O
                         net (fo=1, routed)           0.442    22.112    cikti[8]_i_35_n_0
    SLICE_X37Y11         LUT6 (Prop_lut6_I2_O)        0.124    22.236 f  cikti[8]_i_34/O
                         net (fo=1, routed)           0.292    22.528    cikti[8]_i_34_n_0
    SLICE_X37Y10         LUT6 (Prop_lut6_I2_O)        0.124    22.652 f  cikti[8]_i_33/O
                         net (fo=1, routed)           0.301    22.953    cikti[8]_i_33_n_0
    SLICE_X37Y9          LUT6 (Prop_lut6_I3_O)        0.124    23.077 r  cikti[8]_i_32/O
                         net (fo=1, routed)           0.290    23.367    cikti[8]_i_32_n_0
    SLICE_X37Y8          LUT6 (Prop_lut6_I2_O)        0.124    23.491 r  cikti[8]_i_31/O
                         net (fo=1, routed)           0.151    23.643    cikti[8]_i_31_n_0
    SLICE_X37Y8          LUT6 (Prop_lut6_I1_O)        0.124    23.767 f  cikti[8]_i_16/O
                         net (fo=6, routed)           0.178    23.945    cikti[8]_i_16_n_0
    SLICE_X37Y8          LUT6 (Prop_lut6_I3_O)        0.124    24.069 r  cikti[8]_i_8/O
                         net (fo=1, routed)           0.466    24.535    cikti[8]_i_8_n_0
    SLICE_X34Y8          CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.610    25.145 r  cikti_reg[8]_i_3/O[3]
                         net (fo=1, routed)           0.439    25.584    cikti_reg[8]_i_3_n_4
    SLICE_X36Y8          LUT5 (Prop_lut5_I4_O)        0.307    25.891 r  cikti[8]_i_1/O
                         net (fo=1, routed)           0.000    25.891    cikti[8]_i_1_n_0
    SLICE_X36Y8          FDRE                                         r  cikti_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         1.444    14.785    clk_IBUF_BUFG
    SLICE_X36Y8          FDRE                                         r  cikti_reg[8]/C
                         clock pessimism              0.260    15.045    
                         clock uncertainty           -0.035    15.010    
    SLICE_X36Y8          FDRE (Setup_fdre_C_D)        0.031    15.041    cikti_reg[8]
  -------------------------------------------------------------------
                         required time                         15.041    
                         arrival time                         -25.891    
  -------------------------------------------------------------------
                         slack                                -10.850    

Slack (VIOLATED) :        -10.535ns  (required time - arrival time)
  Source:                 sayi_reg[3]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cikti_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        20.500ns  (logic 6.608ns (32.234%)  route 13.892ns (67.766%))
  Logic Levels:           33  (CARRY4=5 LUT1=1 LUT2=1 LUT5=1 LUT6=25)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         1.555     5.076    clk_IBUF_BUFG
    SLICE_X46Y19         FDRE                                         r  sayi_reg[3]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y19         FDRE (Prop_fdre_C_Q)         0.518     5.594 r  sayi_reg[3]_rep__1/Q
                         net (fo=123, routed)         1.440     7.034    sayi_reg[3]_rep__1_n_0
    SLICE_X46Y15         LUT5 (Prop_lut5_I4_O)        0.124     7.158 r  cikti[2]_i_612/O
                         net (fo=1, routed)           0.000     7.158    cikti[2]_i_612_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     7.538 r  cikti_reg[2]_i_422/CO[3]
                         net (fo=1, routed)           0.000     7.538    cikti_reg[2]_i_422_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.853 f  cikti_reg[2]_i_270/O[3]
                         net (fo=4, routed)           0.603     8.456    cikti_reg[2]_i_270_n_4
    SLICE_X46Y18         LUT1 (Prop_lut1_I0_O)        0.307     8.763 r  cikti[2]_i_273/O
                         net (fo=1, routed)           0.000     8.763    cikti[2]_i_273_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     9.406 r  cikti_reg[2]_i_202/O[3]
                         net (fo=1, routed)           0.480     9.886    cikti_reg[2]_i_202_n_4
    SLICE_X45Y18         LUT2 (Prop_lut2_I1_O)        0.307    10.193 r  cikti[2]_i_137/O
                         net (fo=1, routed)           0.000    10.193    cikti[2]_i_137_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.594 r  cikti_reg[2]_i_86/CO[3]
                         net (fo=1, routed)           0.000    10.594    cikti_reg[2]_i_86_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.928 r  cikti_reg[2]_i_85/O[1]
                         net (fo=1, routed)           0.420    11.348    cikti_reg[2]_i_85_n_6
    SLICE_X44Y18         LUT6 (Prop_lut6_I0_O)        0.303    11.651 f  cikti[2]_i_44/O
                         net (fo=5, routed)           0.666    12.318    cikti[2]_i_44_n_0
    SLICE_X33Y17         LUT6 (Prop_lut6_I5_O)        0.124    12.442 r  cikti[2]_i_171/O
                         net (fo=2, routed)           1.128    13.570    cikti[2]_i_171_n_0
    SLICE_X36Y19         LUT6 (Prop_lut6_I2_O)        0.124    13.694 r  cikti[2]_i_98/O
                         net (fo=6, routed)           0.665    14.359    cikti[2]_i_98_n_0
    SLICE_X38Y20         LUT6 (Prop_lut6_I1_O)        0.124    14.483 r  cikti[2]_i_404/O
                         net (fo=6, routed)           0.173    14.656    cikti[2]_i_404_n_0
    SLICE_X38Y20         LUT6 (Prop_lut6_I2_O)        0.124    14.780 r  cikti[2]_i_554/O
                         net (fo=6, routed)           0.344    15.123    cikti[2]_i_554_n_0
    SLICE_X43Y20         LUT6 (Prop_lut6_I1_O)        0.124    15.247 r  cikti[2]_i_1076/O
                         net (fo=4, routed)           0.583    15.831    cikti[2]_i_1076_n_0
    SLICE_X49Y18         LUT6 (Prop_lut6_I1_O)        0.124    15.955 r  cikti[2]_i_1997/O
                         net (fo=2, routed)           0.331    16.285    cikti[2]_i_1997_n_0
    SLICE_X51Y17         LUT6 (Prop_lut6_I3_O)        0.124    16.410 r  cikti[2]_i_2004/O
                         net (fo=6, routed)           0.339    16.749    cikti[2]_i_2004_n_0
    SLICE_X52Y17         LUT6 (Prop_lut6_I3_O)        0.124    16.873 r  cikti[2]_i_2709/O
                         net (fo=6, routed)           0.195    17.068    cikti[2]_i_2709_n_0
    SLICE_X52Y17         LUT6 (Prop_lut6_I3_O)        0.124    17.192 f  cikti[2]_i_2358/O
                         net (fo=6, routed)           0.813    18.005    cikti[2]_i_2358_n_0
    SLICE_X53Y15         LUT6 (Prop_lut6_I5_O)        0.124    18.129 r  cikti[2]_i_2009/O
                         net (fo=1, routed)           0.606    18.734    cikti[2]_i_2009_n_0
    SLICE_X49Y14         LUT6 (Prop_lut6_I0_O)        0.124    18.858 r  cikti[2]_i_1696/O
                         net (fo=1, routed)           0.407    19.265    cikti[2]_i_1696_n_0
    SLICE_X49Y14         LUT6 (Prop_lut6_I2_O)        0.124    19.389 r  cikti[2]_i_1375/O
                         net (fo=1, routed)           0.433    19.822    cikti[2]_i_1375_n_0
    SLICE_X49Y14         LUT6 (Prop_lut6_I4_O)        0.124    19.946 f  cikti[2]_i_1071/O
                         net (fo=1, routed)           0.434    20.381    cikti[2]_i_1071_n_0
    SLICE_X49Y13         LUT6 (Prop_lut6_I4_O)        0.124    20.505 r  cikti[2]_i_787/O
                         net (fo=1, routed)           0.263    20.768    cikti[2]_i_787_n_0
    SLICE_X49Y13         LUT6 (Prop_lut6_I3_O)        0.124    20.892 f  cikti[2]_i_559/O
                         net (fo=1, routed)           0.553    21.445    cikti[2]_i_559_n_0
    SLICE_X41Y12         LUT6 (Prop_lut6_I2_O)        0.124    21.569 f  cikti[2]_i_395/O
                         net (fo=1, routed)           0.495    22.064    cikti[2]_i_395_n_0
    SLICE_X40Y12         LUT6 (Prop_lut6_I4_O)        0.124    22.188 r  cikti[2]_i_246/O
                         net (fo=1, routed)           0.450    22.637    cikti[2]_i_246_n_0
    SLICE_X37Y11         LUT6 (Prop_lut6_I2_O)        0.124    22.761 r  cikti[2]_i_182/O
                         net (fo=1, routed)           0.304    23.065    cikti[2]_i_182_n_0
    SLICE_X37Y10         LUT6 (Prop_lut6_I2_O)        0.124    23.189 r  cikti[2]_i_105/O
                         net (fo=1, routed)           0.440    23.630    cikti[2]_i_105_n_0
    SLICE_X36Y8          LUT6 (Prop_lut6_I2_O)        0.124    23.754 r  cikti[2]_i_59/O
                         net (fo=1, routed)           0.431    24.184    cikti[2]_i_59_n_0
    SLICE_X37Y7          LUT6 (Prop_lut6_I3_O)        0.124    24.308 f  cikti[2]_i_28/O
                         net (fo=1, routed)           0.154    24.462    cikti[2]_i_28_n_0
    SLICE_X37Y7          LUT6 (Prop_lut6_I4_O)        0.124    24.586 f  cikti[2]_i_11/O
                         net (fo=1, routed)           0.402    24.989    cikti[2]_i_11_n_0
    SLICE_X37Y8          LUT6 (Prop_lut6_I3_O)        0.124    25.113 r  cikti[2]_i_4/O
                         net (fo=1, routed)           0.340    25.452    cikti[2]_i_4_n_0
    SLICE_X37Y7          LUT6 (Prop_lut6_I4_O)        0.124    25.576 r  cikti[2]_i_1/O
                         net (fo=1, routed)           0.000    25.576    cikti[2]_i_1_n_0
    SLICE_X37Y7          FDRE                                         r  cikti_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         1.444    14.785    clk_IBUF_BUFG
    SLICE_X37Y7          FDRE                                         r  cikti_reg[2]/C
                         clock pessimism              0.260    15.045    
                         clock uncertainty           -0.035    15.010    
    SLICE_X37Y7          FDRE (Setup_fdre_C_D)        0.031    15.041    cikti_reg[2]
  -------------------------------------------------------------------
                         required time                         15.041    
                         arrival time                         -25.576    
  -------------------------------------------------------------------
                         slack                                -10.535    

Slack (VIOLATED) :        -10.471ns  (required time - arrival time)
  Source:                 sayi_reg[3]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cikti_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        20.361ns  (logic 7.341ns (36.053%)  route 13.020ns (63.946%))
  Logic Levels:           35  (CARRY4=6 LUT1=1 LUT2=1 LUT5=2 LUT6=25)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         1.555     5.076    clk_IBUF_BUFG
    SLICE_X46Y19         FDRE                                         r  sayi_reg[3]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y19         FDRE (Prop_fdre_C_Q)         0.518     5.594 r  sayi_reg[3]_rep__1/Q
                         net (fo=123, routed)         1.440     7.034    sayi_reg[3]_rep__1_n_0
    SLICE_X46Y15         LUT5 (Prop_lut5_I4_O)        0.124     7.158 r  cikti[2]_i_612/O
                         net (fo=1, routed)           0.000     7.158    cikti[2]_i_612_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     7.538 r  cikti_reg[2]_i_422/CO[3]
                         net (fo=1, routed)           0.000     7.538    cikti_reg[2]_i_422_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.853 f  cikti_reg[2]_i_270/O[3]
                         net (fo=4, routed)           0.603     8.456    cikti_reg[2]_i_270_n_4
    SLICE_X46Y18         LUT1 (Prop_lut1_I0_O)        0.307     8.763 r  cikti[2]_i_273/O
                         net (fo=1, routed)           0.000     8.763    cikti[2]_i_273_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     9.406 r  cikti_reg[2]_i_202/O[3]
                         net (fo=1, routed)           0.480     9.886    cikti_reg[2]_i_202_n_4
    SLICE_X45Y18         LUT2 (Prop_lut2_I1_O)        0.307    10.193 r  cikti[2]_i_137/O
                         net (fo=1, routed)           0.000    10.193    cikti[2]_i_137_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.594 r  cikti_reg[2]_i_86/CO[3]
                         net (fo=1, routed)           0.000    10.594    cikti_reg[2]_i_86_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.928 r  cikti_reg[2]_i_85/O[1]
                         net (fo=1, routed)           0.420    11.348    cikti_reg[2]_i_85_n_6
    SLICE_X44Y18         LUT6 (Prop_lut6_I0_O)        0.303    11.651 f  cikti[2]_i_44/O
                         net (fo=5, routed)           0.666    12.318    cikti[2]_i_44_n_0
    SLICE_X33Y17         LUT6 (Prop_lut6_I5_O)        0.124    12.442 r  cikti[2]_i_171/O
                         net (fo=2, routed)           1.128    13.570    cikti[2]_i_171_n_0
    SLICE_X36Y19         LUT6 (Prop_lut6_I2_O)        0.124    13.694 r  cikti[2]_i_98/O
                         net (fo=6, routed)           0.665    14.359    cikti[2]_i_98_n_0
    SLICE_X38Y20         LUT6 (Prop_lut6_I1_O)        0.124    14.483 r  cikti[2]_i_404/O
                         net (fo=6, routed)           0.173    14.656    cikti[2]_i_404_n_0
    SLICE_X38Y20         LUT6 (Prop_lut6_I2_O)        0.124    14.780 r  cikti[2]_i_554/O
                         net (fo=6, routed)           0.344    15.123    cikti[2]_i_554_n_0
    SLICE_X43Y20         LUT6 (Prop_lut6_I1_O)        0.124    15.247 r  cikti[2]_i_1076/O
                         net (fo=4, routed)           0.583    15.831    cikti[2]_i_1076_n_0
    SLICE_X49Y18         LUT6 (Prop_lut6_I1_O)        0.124    15.955 r  cikti[2]_i_1997/O
                         net (fo=2, routed)           0.331    16.285    cikti[2]_i_1997_n_0
    SLICE_X51Y17         LUT6 (Prop_lut6_I3_O)        0.124    16.410 r  cikti[2]_i_2004/O
                         net (fo=6, routed)           0.339    16.749    cikti[2]_i_2004_n_0
    SLICE_X52Y17         LUT6 (Prop_lut6_I3_O)        0.124    16.873 r  cikti[2]_i_2709/O
                         net (fo=6, routed)           0.195    17.068    cikti[2]_i_2709_n_0
    SLICE_X52Y17         LUT6 (Prop_lut6_I3_O)        0.124    17.192 f  cikti[2]_i_2358/O
                         net (fo=6, routed)           0.742    17.933    cikti[2]_i_2358_n_0
    SLICE_X52Y17         LUT6 (Prop_lut6_I0_O)        0.124    18.057 r  cikti[8]_i_49/O
                         net (fo=1, routed)           0.283    18.341    cikti[8]_i_49_n_0
    SLICE_X51Y17         LUT6 (Prop_lut6_I4_O)        0.124    18.465 r  cikti[8]_i_44/O
                         net (fo=1, routed)           0.449    18.914    cikti[8]_i_44_n_0
    SLICE_X48Y18         LUT6 (Prop_lut6_I2_O)        0.124    19.038 r  cikti[8]_i_42/O
                         net (fo=1, routed)           0.514    19.552    cikti[8]_i_42_n_0
    SLICE_X47Y17         LUT6 (Prop_lut6_I1_O)        0.124    19.676 r  cikti[8]_i_41/O
                         net (fo=1, routed)           0.299    19.975    cikti[8]_i_41_n_0
    SLICE_X45Y16         LUT6 (Prop_lut6_I2_O)        0.124    20.099 f  cikti[8]_i_39/O
                         net (fo=1, routed)           0.311    20.410    cikti[8]_i_39_n_0
    SLICE_X40Y16         LUT6 (Prop_lut6_I2_O)        0.124    20.534 f  cikti[8]_i_38/O
                         net (fo=1, routed)           0.159    20.693    cikti[8]_i_38_n_0
    SLICE_X40Y16         LUT6 (Prop_lut6_I2_O)        0.124    20.817 f  cikti[8]_i_37/O
                         net (fo=1, routed)           0.447    21.264    cikti[8]_i_37_n_0
    SLICE_X40Y12         LUT6 (Prop_lut6_I2_O)        0.124    21.388 f  cikti[8]_i_36/O
                         net (fo=1, routed)           0.158    21.546    cikti[8]_i_36_n_0
    SLICE_X40Y12         LUT6 (Prop_lut6_I0_O)        0.124    21.670 r  cikti[8]_i_35/O
                         net (fo=1, routed)           0.442    22.112    cikti[8]_i_35_n_0
    SLICE_X37Y11         LUT6 (Prop_lut6_I2_O)        0.124    22.236 r  cikti[8]_i_34/O
                         net (fo=1, routed)           0.292    22.528    cikti[8]_i_34_n_0
    SLICE_X37Y10         LUT6 (Prop_lut6_I2_O)        0.124    22.652 r  cikti[8]_i_33/O
                         net (fo=1, routed)           0.301    22.953    cikti[8]_i_33_n_0
    SLICE_X37Y9          LUT6 (Prop_lut6_I3_O)        0.124    23.077 f  cikti[8]_i_32/O
                         net (fo=1, routed)           0.290    23.367    cikti[8]_i_32_n_0
    SLICE_X37Y8          LUT6 (Prop_lut6_I2_O)        0.124    23.491 f  cikti[8]_i_31/O
                         net (fo=1, routed)           0.151    23.643    cikti[8]_i_31_n_0
    SLICE_X37Y8          LUT6 (Prop_lut6_I1_O)        0.124    23.767 r  cikti[8]_i_16/O
                         net (fo=6, routed)           0.371    24.138    cikti[8]_i_16_n_0
    SLICE_X34Y8          LUT6 (Prop_lut6_I2_O)        0.124    24.262 r  cikti[8]_i_12/O
                         net (fo=1, routed)           0.000    24.262    cikti[8]_i_12_n_0
    SLICE_X34Y8          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    24.689 r  cikti_reg[8]_i_3/O[1]
                         net (fo=1, routed)           0.443    25.132    cikti_reg[8]_i_3_n_6
    SLICE_X32Y8          LUT5 (Prop_lut5_I4_O)        0.306    25.438 r  cikti[6]_i_1/O
                         net (fo=1, routed)           0.000    25.438    cikti[6]_i_1_n_0
    SLICE_X32Y8          FDRE                                         r  cikti_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         1.444    14.785    clk_IBUF_BUFG
    SLICE_X32Y8          FDRE                                         r  cikti_reg[6]/C
                         clock pessimism              0.188    14.973    
                         clock uncertainty           -0.035    14.938    
    SLICE_X32Y8          FDRE (Setup_fdre_C_D)        0.029    14.967    cikti_reg[6]
  -------------------------------------------------------------------
                         required time                         14.967    
                         arrival time                         -25.438    
  -------------------------------------------------------------------
                         slack                                -10.471    

Slack (VIOLATED) :        -10.081ns  (required time - arrival time)
  Source:                 sayi_reg[3]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cikti_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        20.044ns  (logic 7.155ns (35.697%)  route 12.889ns (64.303%))
  Logic Levels:           35  (CARRY4=6 LUT1=1 LUT2=1 LUT5=2 LUT6=25)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         1.555     5.076    clk_IBUF_BUFG
    SLICE_X46Y19         FDRE                                         r  sayi_reg[3]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y19         FDRE (Prop_fdre_C_Q)         0.518     5.594 r  sayi_reg[3]_rep__1/Q
                         net (fo=123, routed)         1.440     7.034    sayi_reg[3]_rep__1_n_0
    SLICE_X46Y15         LUT5 (Prop_lut5_I4_O)        0.124     7.158 r  cikti[2]_i_612/O
                         net (fo=1, routed)           0.000     7.158    cikti[2]_i_612_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     7.538 r  cikti_reg[2]_i_422/CO[3]
                         net (fo=1, routed)           0.000     7.538    cikti_reg[2]_i_422_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.853 f  cikti_reg[2]_i_270/O[3]
                         net (fo=4, routed)           0.603     8.456    cikti_reg[2]_i_270_n_4
    SLICE_X46Y18         LUT1 (Prop_lut1_I0_O)        0.307     8.763 r  cikti[2]_i_273/O
                         net (fo=1, routed)           0.000     8.763    cikti[2]_i_273_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     9.406 r  cikti_reg[2]_i_202/O[3]
                         net (fo=1, routed)           0.480     9.886    cikti_reg[2]_i_202_n_4
    SLICE_X45Y18         LUT2 (Prop_lut2_I1_O)        0.307    10.193 r  cikti[2]_i_137/O
                         net (fo=1, routed)           0.000    10.193    cikti[2]_i_137_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.594 r  cikti_reg[2]_i_86/CO[3]
                         net (fo=1, routed)           0.000    10.594    cikti_reg[2]_i_86_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.928 r  cikti_reg[2]_i_85/O[1]
                         net (fo=1, routed)           0.420    11.348    cikti_reg[2]_i_85_n_6
    SLICE_X44Y18         LUT6 (Prop_lut6_I0_O)        0.303    11.651 f  cikti[2]_i_44/O
                         net (fo=5, routed)           0.666    12.318    cikti[2]_i_44_n_0
    SLICE_X33Y17         LUT6 (Prop_lut6_I5_O)        0.124    12.442 r  cikti[2]_i_171/O
                         net (fo=2, routed)           1.128    13.570    cikti[2]_i_171_n_0
    SLICE_X36Y19         LUT6 (Prop_lut6_I2_O)        0.124    13.694 r  cikti[2]_i_98/O
                         net (fo=6, routed)           0.665    14.359    cikti[2]_i_98_n_0
    SLICE_X38Y20         LUT6 (Prop_lut6_I1_O)        0.124    14.483 r  cikti[2]_i_404/O
                         net (fo=6, routed)           0.173    14.656    cikti[2]_i_404_n_0
    SLICE_X38Y20         LUT6 (Prop_lut6_I2_O)        0.124    14.780 r  cikti[2]_i_554/O
                         net (fo=6, routed)           0.344    15.123    cikti[2]_i_554_n_0
    SLICE_X43Y20         LUT6 (Prop_lut6_I1_O)        0.124    15.247 r  cikti[2]_i_1076/O
                         net (fo=4, routed)           0.583    15.831    cikti[2]_i_1076_n_0
    SLICE_X49Y18         LUT6 (Prop_lut6_I1_O)        0.124    15.955 r  cikti[2]_i_1997/O
                         net (fo=2, routed)           0.331    16.285    cikti[2]_i_1997_n_0
    SLICE_X51Y17         LUT6 (Prop_lut6_I3_O)        0.124    16.410 r  cikti[2]_i_2004/O
                         net (fo=6, routed)           0.339    16.749    cikti[2]_i_2004_n_0
    SLICE_X52Y17         LUT6 (Prop_lut6_I3_O)        0.124    16.873 r  cikti[2]_i_2709/O
                         net (fo=6, routed)           0.195    17.068    cikti[2]_i_2709_n_0
    SLICE_X52Y17         LUT6 (Prop_lut6_I3_O)        0.124    17.192 f  cikti[2]_i_2358/O
                         net (fo=6, routed)           0.742    17.933    cikti[2]_i_2358_n_0
    SLICE_X52Y17         LUT6 (Prop_lut6_I0_O)        0.124    18.057 r  cikti[8]_i_49/O
                         net (fo=1, routed)           0.283    18.341    cikti[8]_i_49_n_0
    SLICE_X51Y17         LUT6 (Prop_lut6_I4_O)        0.124    18.465 r  cikti[8]_i_44/O
                         net (fo=1, routed)           0.449    18.914    cikti[8]_i_44_n_0
    SLICE_X48Y18         LUT6 (Prop_lut6_I2_O)        0.124    19.038 r  cikti[8]_i_42/O
                         net (fo=1, routed)           0.514    19.552    cikti[8]_i_42_n_0
    SLICE_X47Y17         LUT6 (Prop_lut6_I1_O)        0.124    19.676 r  cikti[8]_i_41/O
                         net (fo=1, routed)           0.299    19.975    cikti[8]_i_41_n_0
    SLICE_X45Y16         LUT6 (Prop_lut6_I2_O)        0.124    20.099 f  cikti[8]_i_39/O
                         net (fo=1, routed)           0.311    20.410    cikti[8]_i_39_n_0
    SLICE_X40Y16         LUT6 (Prop_lut6_I2_O)        0.124    20.534 f  cikti[8]_i_38/O
                         net (fo=1, routed)           0.159    20.693    cikti[8]_i_38_n_0
    SLICE_X40Y16         LUT6 (Prop_lut6_I2_O)        0.124    20.817 f  cikti[8]_i_37/O
                         net (fo=1, routed)           0.447    21.264    cikti[8]_i_37_n_0
    SLICE_X40Y12         LUT6 (Prop_lut6_I2_O)        0.124    21.388 f  cikti[8]_i_36/O
                         net (fo=1, routed)           0.158    21.546    cikti[8]_i_36_n_0
    SLICE_X40Y12         LUT6 (Prop_lut6_I0_O)        0.124    21.670 r  cikti[8]_i_35/O
                         net (fo=1, routed)           0.442    22.112    cikti[8]_i_35_n_0
    SLICE_X37Y11         LUT6 (Prop_lut6_I2_O)        0.124    22.236 r  cikti[8]_i_34/O
                         net (fo=1, routed)           0.292    22.528    cikti[8]_i_34_n_0
    SLICE_X37Y10         LUT6 (Prop_lut6_I2_O)        0.124    22.652 r  cikti[8]_i_33/O
                         net (fo=1, routed)           0.301    22.953    cikti[8]_i_33_n_0
    SLICE_X37Y9          LUT6 (Prop_lut6_I3_O)        0.124    23.077 f  cikti[8]_i_32/O
                         net (fo=1, routed)           0.290    23.367    cikti[8]_i_32_n_0
    SLICE_X37Y8          LUT6 (Prop_lut6_I2_O)        0.124    23.491 f  cikti[8]_i_31/O
                         net (fo=1, routed)           0.151    23.643    cikti[8]_i_31_n_0
    SLICE_X37Y8          LUT6 (Prop_lut6_I1_O)        0.124    23.767 r  cikti[8]_i_16/O
                         net (fo=6, routed)           0.371    24.138    cikti[8]_i_16_n_0
    SLICE_X34Y8          LUT6 (Prop_lut6_I2_O)        0.124    24.262 r  cikti[8]_i_12/O
                         net (fo=1, routed)           0.000    24.262    cikti[8]_i_12_n_0
    SLICE_X34Y8          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    24.514 r  cikti_reg[8]_i_3/O[0]
                         net (fo=1, routed)           0.311    24.825    cikti_reg[8]_i_3_n_7
    SLICE_X36Y8          LUT5 (Prop_lut5_I4_O)        0.295    25.120 r  cikti[5]_i_1/O
                         net (fo=1, routed)           0.000    25.120    cikti[5]_i_1_n_0
    SLICE_X36Y8          FDRE                                         r  cikti_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         1.444    14.785    clk_IBUF_BUFG
    SLICE_X36Y8          FDRE                                         r  cikti_reg[5]/C
                         clock pessimism              0.260    15.045    
                         clock uncertainty           -0.035    15.010    
    SLICE_X36Y8          FDRE (Setup_fdre_C_D)        0.029    15.039    cikti_reg[5]
  -------------------------------------------------------------------
                         required time                         15.039    
                         arrival time                         -25.120    
  -------------------------------------------------------------------
                         slack                                -10.081    

Slack (VIOLATED) :        -6.769ns  (required time - arrival time)
  Source:                 cikti_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED_BCD_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        16.653ns  (logic 6.670ns (40.052%)  route 9.983ns (59.948%))
  Logic Levels:           23  (CARRY4=11 LUT2=2 LUT3=2 LUT4=3 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         1.563     5.084    clk_IBUF_BUFG
    SLICE_X31Y10         FDRE                                         r  cikti_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y10         FDRE (Prop_fdre_C_Q)         0.456     5.540 r  cikti_reg[7]/Q
                         net (fo=11, routed)          2.172     7.713    cikti[7]
    SLICE_X33Y39         LUT2 (Prop_lut2_I0_O)        0.124     7.837 r  LED_BCD[2]_i_59/O
                         net (fo=1, routed)           0.000     7.837    LED_BCD[2]_i_59_n_0
    SLICE_X33Y39         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.235 r  LED_BCD_reg[2]_i_52/CO[3]
                         net (fo=1, routed)           0.000     8.235    LED_BCD_reg[2]_i_52_n_0
    SLICE_X33Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.349 r  LED_BCD_reg[2]_i_38/CO[3]
                         net (fo=1, routed)           0.000     8.349    LED_BCD_reg[2]_i_38_n_0
    SLICE_X33Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.463 r  LED_BCD_reg[2]_i_30/CO[3]
                         net (fo=1, routed)           0.000     8.463    LED_BCD_reg[2]_i_30_n_0
    SLICE_X33Y42         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.776 r  LED_BCD_reg[2]_i_32/O[3]
                         net (fo=4, routed)           0.861     9.637    LED_BCD_reg[2]_i_32_n_4
    SLICE_X30Y41         LUT3 (Prop_lut3_I1_O)        0.335     9.972 r  LED_BCD[2]_i_42/O
                         net (fo=2, routed)           0.708    10.680    LED_BCD[2]_i_42_n_0
    SLICE_X30Y41         LUT4 (Prop_lut4_I0_O)        0.331    11.011 r  LED_BCD[2]_i_45/O
                         net (fo=1, routed)           0.000    11.011    LED_BCD[2]_i_45_n_0
    SLICE_X30Y41         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.387 r  LED_BCD_reg[2]_i_31/CO[3]
                         net (fo=1, routed)           0.000    11.387    LED_BCD_reg[2]_i_31_n_0
    SLICE_X30Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.606 r  LED_BCD_reg[3]_i_124/O[0]
                         net (fo=2, routed)           0.592    12.198    LED_BCD_reg[3]_i_124_n_7
    SLICE_X31Y41         LUT4 (Prop_lut4_I2_O)        0.295    12.493 r  LED_BCD[3]_i_105/O
                         net (fo=1, routed)           0.000    12.493    LED_BCD[3]_i_105_n_0
    SLICE_X31Y41         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    12.741 r  LED_BCD_reg[3]_i_82/O[2]
                         net (fo=1, routed)           0.439    13.179    LED_BCD_reg[3]_i_82_n_5
    SLICE_X34Y41         LUT2 (Prop_lut2_I1_O)        0.302    13.481 r  LED_BCD[3]_i_50/O
                         net (fo=1, routed)           0.000    13.481    LED_BCD[3]_i_50_n_0
    SLICE_X34Y41         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    14.059 f  LED_BCD_reg[3]_i_27/O[2]
                         net (fo=21, routed)          0.456    14.516    LED_BCD_reg[3]_i_27_n_5
    SLICE_X35Y41         LUT3 (Prop_lut3_I0_O)        0.301    14.817 r  LED_BCD[3]_i_48/O
                         net (fo=4, routed)           0.629    15.445    LED_BCD[3]_i_48_n_0
    SLICE_X29Y43         LUT5 (Prop_lut5_I3_O)        0.124    15.569 r  LED_BCD[3]_i_22/O
                         net (fo=8, routed)           0.475    16.044    LED_BCD[3]_i_22_n_0
    SLICE_X29Y41         LUT6 (Prop_lut6_I5_O)        0.124    16.168 r  LED_BCD[2]_i_36/O
                         net (fo=1, routed)           0.000    16.168    LED_BCD[2]_i_36_n_0
    SLICE_X29Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.718 r  LED_BCD_reg[2]_i_26/CO[3]
                         net (fo=1, routed)           0.000    16.718    LED_BCD_reg[2]_i_26_n_0
    SLICE_X29Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.832 r  LED_BCD_reg[2]_i_17/CO[3]
                         net (fo=3, routed)           1.270    18.102    LED_BCD_reg[2]_i_17_n_0
    SLICE_X29Y38         LUT4 (Prop_lut4_I2_O)        0.124    18.226 r  LED_BCD[3]_i_25/O
                         net (fo=1, routed)           0.000    18.226    LED_BCD[3]_i_25_n_0
    SLICE_X29Y38         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    18.806 r  LED_BCD_reg[3]_i_13/O[2]
                         net (fo=7, routed)           0.851    19.657    LED_BCD_reg[3]_i_13_n_5
    SLICE_X29Y39         LUT6 (Prop_lut6_I0_O)        0.302    19.959 r  LED_BCD[3]_i_8/O
                         net (fo=2, routed)           0.738    20.697    LED_BCD[3]_i_8_n_0
    SLICE_X35Y40         LUT6 (Prop_lut6_I2_O)        0.124    20.821 r  LED_BCD[2]_i_2/O
                         net (fo=3, routed)           0.793    21.614    LED_BCD[2]_i_2_n_0
    SLICE_X37Y39         LUT6 (Prop_lut6_I1_O)        0.124    21.738 r  LED_BCD[1]_i_1/O
                         net (fo=1, routed)           0.000    21.738    LED_BCD[1]_i_1_n_0
    SLICE_X37Y39         FDRE                                         r  LED_BCD_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         1.443    14.784    clk_IBUF_BUFG
    SLICE_X37Y39         FDRE                                         r  LED_BCD_reg[1]/C
                         clock pessimism              0.188    14.972    
                         clock uncertainty           -0.035    14.937    
    SLICE_X37Y39         FDRE (Setup_fdre_C_D)        0.032    14.969    LED_BCD_reg[1]
  -------------------------------------------------------------------
                         required time                         14.969    
                         arrival time                         -21.738    
  -------------------------------------------------------------------
                         slack                                 -6.769    

Slack (VIOLATED) :        -6.688ns  (required time - arrival time)
  Source:                 cikti_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED_BCD_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        16.570ns  (logic 7.144ns (43.113%)  route 9.426ns (56.887%))
  Logic Levels:           23  (CARRY4=11 LUT2=3 LUT3=2 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         1.563     5.084    clk_IBUF_BUFG
    SLICE_X37Y9          FDRE                                         r  cikti_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y9          FDRE (Prop_fdre_C_Q)         0.456     5.540 r  cikti_reg[11]/Q
                         net (fo=9, routed)           2.290     7.830    cikti[11]
    SLICE_X33Y40         LUT2 (Prop_lut2_I0_O)        0.124     7.954 r  LED_BCD[2]_i_54/O
                         net (fo=1, routed)           0.000     7.954    LED_BCD[2]_i_54_n_0
    SLICE_X33Y40         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.352 r  LED_BCD_reg[2]_i_38/CO[3]
                         net (fo=1, routed)           0.000     8.352    LED_BCD_reg[2]_i_38_n_0
    SLICE_X33Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.466 r  LED_BCD_reg[2]_i_30/CO[3]
                         net (fo=1, routed)           0.000     8.466    LED_BCD_reg[2]_i_30_n_0
    SLICE_X33Y42         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.779 r  LED_BCD_reg[2]_i_32/O[3]
                         net (fo=4, routed)           0.861     9.640    LED_BCD_reg[2]_i_32_n_4
    SLICE_X30Y41         LUT3 (Prop_lut3_I1_O)        0.335     9.975 r  LED_BCD[2]_i_42/O
                         net (fo=2, routed)           0.708    10.683    LED_BCD[2]_i_42_n_0
    SLICE_X30Y41         LUT4 (Prop_lut4_I0_O)        0.331    11.014 r  LED_BCD[2]_i_45/O
                         net (fo=1, routed)           0.000    11.014    LED_BCD[2]_i_45_n_0
    SLICE_X30Y41         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.390 r  LED_BCD_reg[2]_i_31/CO[3]
                         net (fo=1, routed)           0.000    11.390    LED_BCD_reg[2]_i_31_n_0
    SLICE_X30Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.609 r  LED_BCD_reg[3]_i_124/O[0]
                         net (fo=2, routed)           0.592    12.201    LED_BCD_reg[3]_i_124_n_7
    SLICE_X31Y41         LUT4 (Prop_lut4_I2_O)        0.295    12.496 r  LED_BCD[3]_i_105/O
                         net (fo=1, routed)           0.000    12.496    LED_BCD[3]_i_105_n_0
    SLICE_X31Y41         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    12.744 r  LED_BCD_reg[3]_i_82/O[2]
                         net (fo=1, routed)           0.439    13.183    LED_BCD_reg[3]_i_82_n_5
    SLICE_X34Y41         LUT2 (Prop_lut2_I1_O)        0.302    13.485 r  LED_BCD[3]_i_50/O
                         net (fo=1, routed)           0.000    13.485    LED_BCD[3]_i_50_n_0
    SLICE_X34Y41         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    14.063 f  LED_BCD_reg[3]_i_27/O[2]
                         net (fo=21, routed)          0.456    14.519    LED_BCD_reg[3]_i_27_n_5
    SLICE_X35Y41         LUT3 (Prop_lut3_I0_O)        0.301    14.820 r  LED_BCD[3]_i_48/O
                         net (fo=4, routed)           0.629    15.449    LED_BCD[3]_i_48_n_0
    SLICE_X29Y43         LUT5 (Prop_lut5_I3_O)        0.124    15.573 r  LED_BCD[3]_i_22/O
                         net (fo=8, routed)           0.475    16.047    LED_BCD[3]_i_22_n_0
    SLICE_X29Y41         LUT6 (Prop_lut6_I5_O)        0.124    16.171 r  LED_BCD[2]_i_36/O
                         net (fo=1, routed)           0.000    16.171    LED_BCD[2]_i_36_n_0
    SLICE_X29Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.721 r  LED_BCD_reg[2]_i_26/CO[3]
                         net (fo=1, routed)           0.000    16.721    LED_BCD_reg[2]_i_26_n_0
    SLICE_X29Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.943 r  LED_BCD_reg[2]_i_17/O[0]
                         net (fo=4, routed)           0.588    17.532    LED_BCD_reg[2]_i_17_n_7
    SLICE_X29Y37         LUT2 (Prop_lut2_I1_O)        0.299    17.831 r  LED_BCD[2]_i_11/O
                         net (fo=1, routed)           0.000    17.831    LED_BCD[2]_i_11_n_0
    SLICE_X29Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.381 r  LED_BCD_reg[2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    18.381    LED_BCD_reg[2]_i_3_n_0
    SLICE_X29Y38         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.715 r  LED_BCD_reg[3]_i_13/O[1]
                         net (fo=7, routed)           0.836    19.551    LED_BCD_reg[3]_i_13_n_6
    SLICE_X31Y40         LUT6 (Prop_lut6_I0_O)        0.303    19.854 r  LED_BCD[3]_i_6/O
                         net (fo=3, routed)           0.979    20.833    LED_BCD[3]_i_6_n_0
    SLICE_X29Y39         LUT6 (Prop_lut6_I0_O)        0.124    20.957 r  LED_BCD[3]_i_2/O
                         net (fo=1, routed)           0.574    21.531    LED_BCD[3]_i_2_n_0
    SLICE_X32Y38         LUT6 (Prop_lut6_I0_O)        0.124    21.655 r  LED_BCD[3]_i_1/O
                         net (fo=1, routed)           0.000    21.655    LED_BCD[3]_i_1_n_0
    SLICE_X32Y38         FDRE                                         r  LED_BCD_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         1.442    14.783    clk_IBUF_BUFG
    SLICE_X32Y38         FDRE                                         r  LED_BCD_reg[3]/C
                         clock pessimism              0.188    14.971    
                         clock uncertainty           -0.035    14.936    
    SLICE_X32Y38         FDRE (Setup_fdre_C_D)        0.031    14.967    LED_BCD_reg[3]
  -------------------------------------------------------------------
                         required time                         14.967    
                         arrival time                         -21.655    
  -------------------------------------------------------------------
                         slack                                 -6.688    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 nextstate_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            state_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.246ns (81.119%)  route 0.057ns (18.881%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         0.594     1.477    clk_IBUF_BUFG
    SLICE_X6Y2           FDRE                                         r  nextstate_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y2           FDRE (Prop_fdre_C_Q)         0.148     1.625 r  nextstate_reg/Q
                         net (fo=1, routed)           0.057     1.682    nextstate_reg_n_0
    SLICE_X6Y2           LUT4 (Prop_lut4_I0_O)        0.098     1.780 r  state_i_1/O
                         net (fo=1, routed)           0.000     1.780    state_i_1_n_0
    SLICE_X6Y2           FDRE                                         r  state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         0.865     1.992    clk_IBUF_BUFG
    SLICE_X6Y2           FDRE                                         r  state_reg/C
                         clock pessimism             -0.515     1.477    
    SLICE_X6Y2           FDRE (Hold_fdre_C_D)         0.121     1.598    state_reg
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.780    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 rxshiftreg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rxshiftreg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.141ns (53.423%)  route 0.123ns (46.577%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         0.565     1.448    clk_IBUF_BUFG
    SLICE_X13Y9          FDRE                                         r  rxshiftreg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y9          FDRE (Prop_fdre_C_Q)         0.141     1.589 r  rxshiftreg_reg[3]/Q
                         net (fo=8, routed)           0.123     1.712    RxData_OBUF[2]
    SLICE_X13Y9          FDRE                                         r  rxshiftreg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         0.835     1.962    clk_IBUF_BUFG
    SLICE_X13Y9          FDRE                                         r  rxshiftreg_reg[2]/C
                         clock pessimism             -0.514     1.448    
    SLICE_X13Y9          FDRE (Hold_fdre_C_D)         0.070     1.518    rxshiftreg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.518    
                         arrival time                           1.712    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 bitcounter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nextstate_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.187ns (55.291%)  route 0.151ns (44.709%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         0.594     1.477    clk_IBUF_BUFG
    SLICE_X7Y2           FDRE                                         r  bitcounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y2           FDRE (Prop_fdre_C_Q)         0.141     1.618 r  bitcounter_reg[2]/Q
                         net (fo=3, routed)           0.151     1.769    bitcounter_reg__0[2]
    SLICE_X6Y2           LUT5 (Prop_lut5_I4_O)        0.046     1.815 r  nextstate_i_1/O
                         net (fo=1, routed)           0.000     1.815    nextstate
    SLICE_X6Y2           FDRE                                         r  nextstate_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         0.865     1.992    clk_IBUF_BUFG
    SLICE_X6Y2           FDRE                                         r  nextstate_reg/C
                         clock pessimism             -0.502     1.490    
    SLICE_X6Y2           FDRE (Hold_fdre_C_D)         0.131     1.621    nextstate_reg
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 inc_samplecounter_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            samplecounter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.246ns (77.136%)  route 0.073ns (22.864%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         0.567     1.450    clk_IBUF_BUFG
    SLICE_X8Y2           FDRE                                         r  inc_samplecounter_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y2           FDRE (Prop_fdre_C_Q)         0.148     1.598 r  inc_samplecounter_reg/Q
                         net (fo=2, routed)           0.073     1.671    inc_samplecounter
    SLICE_X8Y2           LUT6 (Prop_lut6_I2_O)        0.098     1.769 r  samplecounter[1]_i_1/O
                         net (fo=1, routed)           0.000     1.769    samplecounter[1]_i_1_n_0
    SLICE_X8Y2           FDRE                                         r  samplecounter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         0.837     1.964    clk_IBUF_BUFG
    SLICE_X8Y2           FDRE                                         r  samplecounter_reg[1]/C
                         clock pessimism             -0.514     1.450    
    SLICE_X8Y2           FDRE (Hold_fdre_C_D)         0.121     1.571    samplecounter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.769    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 LED_BCD_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.599ns  (logic 0.187ns (31.216%)  route 0.412ns (68.784%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         0.561     1.444    clk_IBUF_BUFG
    SLICE_X32Y38         FDRE                                         r  LED_BCD_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y38         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  LED_BCD_reg[2]/Q
                         net (fo=7, routed)           0.412     1.997    LED_BCD[2]
    SLICE_X41Y32         LUT4 (Prop_lut4_I2_O)        0.046     2.043 r  seg[2]_i_1/O
                         net (fo=1, routed)           0.000     2.043    seg[2]_i_1_n_0
    SLICE_X41Y32         FDRE                                         r  seg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         0.825     1.952    clk_IBUF_BUFG
    SLICE_X41Y32         FDRE                                         r  seg_reg[2]/C
                         clock pessimism             -0.249     1.703    
    SLICE_X41Y32         FDRE (Hold_fdre_C_D)         0.107     1.810    seg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.810    
                         arrival time                           2.043    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 rxshiftreg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            temp1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.164ns (51.734%)  route 0.153ns (48.266%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         0.566     1.449    clk_IBUF_BUFG
    SLICE_X12Y5          FDRE                                         r  rxshiftreg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y5          FDRE (Prop_fdre_C_Q)         0.164     1.613 r  rxshiftreg_reg[4]/Q
                         net (fo=22, routed)          0.153     1.766    RxData_OBUF[3]
    SLICE_X13Y5          FDRE                                         r  temp1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         0.836     1.963    clk_IBUF_BUFG
    SLICE_X13Y5          FDRE                                         r  temp1_reg[3]/C
                         clock pessimism             -0.501     1.462    
    SLICE_X13Y5          FDRE (Hold_fdre_C_D)         0.070     1.532    temp1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.532    
                         arrival time                           1.766    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 rxshiftreg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            temp1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.164ns (49.595%)  route 0.167ns (50.405%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         0.566     1.449    clk_IBUF_BUFG
    SLICE_X12Y5          FDRE                                         r  rxshiftreg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y5          FDRE (Prop_fdre_C_Q)         0.164     1.613 r  rxshiftreg_reg[1]/Q
                         net (fo=5, routed)           0.167     1.780    RxData_OBUF[0]
    SLICE_X15Y5          FDRE                                         r  temp1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         0.836     1.963    clk_IBUF_BUFG
    SLICE_X15Y5          FDRE                                         r  temp1_reg[0]/C
                         clock pessimism             -0.498     1.465    
    SLICE_X15Y5          FDRE (Hold_fdre_C_D)         0.070     1.535    temp1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.535    
                         arrival time                           1.780    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 rxshiftreg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rxshiftreg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.164ns (55.031%)  route 0.134ns (44.969%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         0.565     1.448    clk_IBUF_BUFG
    SLICE_X12Y9          FDRE                                         r  rxshiftreg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y9          FDRE (Prop_fdre_C_Q)         0.164     1.612 r  rxshiftreg_reg[6]/Q
                         net (fo=11, routed)          0.134     1.746    RxData_OBUF[5]
    SLICE_X12Y9          FDRE                                         r  rxshiftreg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         0.835     1.962    clk_IBUF_BUFG
    SLICE_X12Y9          FDRE                                         r  rxshiftreg_reg[5]/C
                         clock pessimism             -0.514     1.448    
    SLICE_X12Y9          FDRE (Hold_fdre_C_D)         0.052     1.500    rxshiftreg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.500    
                         arrival time                           1.746    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 LED_BCD_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.598ns  (logic 0.186ns (31.101%)  route 0.412ns (68.899%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         0.561     1.444    clk_IBUF_BUFG
    SLICE_X32Y38         FDRE                                         r  LED_BCD_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y38         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  LED_BCD_reg[2]/Q
                         net (fo=7, routed)           0.412     1.997    LED_BCD[2]
    SLICE_X41Y32         LUT4 (Prop_lut4_I2_O)        0.045     2.042 r  seg[0]_i_1/O
                         net (fo=1, routed)           0.000     2.042    seg[0]_i_1_n_0
    SLICE_X41Y32         FDRE                                         r  seg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         0.825     1.952    clk_IBUF_BUFG
    SLICE_X41Y32         FDRE                                         r  seg_reg[0]/C
                         clock pessimism             -0.249     1.703    
    SLICE_X41Y32         FDRE (Hold_fdre_C_D)         0.091     1.794    seg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.794    
                         arrival time                           2.042    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 refresh_counter_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            refresh_counter_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         0.556     1.439    clk_IBUF_BUFG
    SLICE_X11Y28         FDCE                                         r  refresh_counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y28         FDCE (Prop_fdce_C_Q)         0.141     1.580 r  refresh_counter_reg[15]/Q
                         net (fo=1, routed)           0.108     1.688    refresh_counter_reg_n_0_[15]
    SLICE_X11Y28         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.796 r  refresh_counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.796    refresh_counter_reg[12]_i_1_n_4
    SLICE_X11Y28         FDCE                                         r  refresh_counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         0.824     1.951    clk_IBUF_BUFG
    SLICE_X11Y28         FDCE                                         r  refresh_counter_reg[15]/C
                         clock pessimism             -0.512     1.439    
    SLICE_X11Y28         FDCE (Hold_fdce_C_D)         0.105     1.544    refresh_counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.796    
  -------------------------------------------------------------------
                         slack                                  0.252    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X11Y5    counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X11Y5    counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X11Y2    counter_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X11Y2    counter_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X11Y2    counter_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X11Y3    counter_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X11Y3    counter_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X11Y3    counter_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X11Y3    counter_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y5    durum_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y5    durum_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y6    cikti_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y6    cikti_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y11   sayi_reg[0]_rep__0/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y8    sayi_reg[0]_rep__2/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y11   sayi_reg[2]_rep__3/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y8    sayi_reg[3]_rep__5/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y7    sayi_reg[6]_rep/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y11   sayi_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y5    counter_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y5    counter_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y3    counter_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y3    counter_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y3    counter_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y3    counter_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y4    counter_reg[8]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y4    counter_reg[9]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X11Y25   refresh_counter_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X11Y29   refresh_counter_reg[16]/C



