$date
	Mon May  6 12:13:06 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module counter_tb $end
$scope module dut $end
$var wire 1 ! clk $end
$var wire 1 " nrst $end
$var parameter 32 # WIDTH $end
$var reg 4 $ out [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b100 #
$end
#0
$dumpvars
bx $
1"
0!
$end
#1000
0"
#5000
b0 $
1!
#10000
1"
0!
#15000
b1 $
1!
#20000
0!
#25000
b10 $
1!
#30000
0!
#35000
b11 $
1!
#40000
0!
#45000
b100 $
1!
#50000
0!
#55000
b101 $
1!
#60000
0!
