TimeQuest Timing Analyzer report for DE4Gen2x8If128
Wed Aug 29 18:36:48 2018
Quartus Prime Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 900mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 900mV 85C Model Setup Summary
  9. Slow 900mV 85C Model Hold Summary
 10. Slow 900mV 85C Model Recovery Summary
 11. Slow 900mV 85C Model Removal Summary
 12. Slow 900mV 85C Model Minimum Pulse Width Summary
 13. Slow 900mV 85C Model Metastability Summary
 14. Slow 900mV 0C Model Fmax Summary
 15. Slow 900mV 0C Model Setup Summary
 16. Slow 900mV 0C Model Hold Summary
 17. Slow 900mV 0C Model Recovery Summary
 18. Slow 900mV 0C Model Removal Summary
 19. Slow 900mV 0C Model Minimum Pulse Width Summary
 20. Slow 900mV 0C Model Metastability Summary
 21. Fast 900mV 0C Model Setup Summary
 22. Fast 900mV 0C Model Hold Summary
 23. Fast 900mV 0C Model Recovery Summary
 24. Fast 900mV 0C Model Removal Summary
 25. Fast 900mV 0C Model Minimum Pulse Width Summary
 26. Fast 900mV 0C Model Metastability Summary
 27. Multicorner Timing Analysis Summary
 28. Board Trace Model Assignments
 29. Input Transition Times
 30. Signal Integrity Metrics (Slow 900mv 0c Model)
 31. Signal Integrity Metrics (Slow 900mv 85c Model)
 32. Signal Integrity Metrics (Fast 900mv 0c Model)
 33. Setup Transfers
 34. Hold Transfers
 35. Recovery Transfers
 36. Removal Transfers
 37. Report TCCS
 38. Report RSKM
 39. Unconstrained Paths Summary
 40. Clock Status Summary
 41. Unconstrained Input Ports
 42. Unconstrained Output Ports
 43. Unconstrained Input Ports
 44. Unconstrained Output Ports
 45. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+---------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                               ;
+-----------------------+---------------------------------------------------------+
; Quartus Prime Version ; Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition ;
; Timing Analyzer       ; TimeQuest                                               ;
; Revision Name         ; DE4Gen2x8If128                                          ;
; Device Family         ; Stratix IV                                              ;
; Device Name           ; EP4SGX230KF40C2                                         ;
; Timing Models         ; Final                                                   ;
; Delay Model           ; Combined                                                ;
; Rise/Fall Delays      ; Enabled                                                 ;
+-----------------------+---------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 1.78        ;
; Maximum used               ; 6           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  18.8%      ;
;     Processor 3            ;  17.5%      ;
;     Processor 4            ;  16.8%      ;
;     Processors 5-6         ;  12.6%      ;
+----------------------------+-------------+


+------------------------------------------------------------------+
; SDC File List                                                    ;
+------------------------------+--------+--------------------------+
; SDC File Path                ; Status ; Read at                  ;
+------------------------------+--------+--------------------------+
; ../constr/DE4Gen2x8If128.sdc ; OK     ; Wed Aug 29 18:36:35 2018 ;
; ../ip/PCIeGen2x8If128.sdc    ; OK     ; Wed Aug 29 18:36:35 2018 ;
+------------------------------+--------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-----------------------------------------------------------------------------------------------------+-----------+---------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Name                                                                                          ; Type      ; Period  ; Frequency  ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master                                                                                              ; Source                                                                                              ; Targets                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-----------------------------------------------------------------------------------------------------+-----------+---------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; alt_cal_edge_detect_ff0_clk                                                                         ; Base      ; 20.000  ; 50.0 MHz   ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;                                                                                                     ;                                                                                                     ; { altgx_inst|ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv_component|calibration|pd180_det|alt_edge_det_ff0|clk altgx_inst|ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv_component|calibration|pd0_det|alt_edge_det_ff0|clk altgx_inst|ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv_component|calibration|pd270_det|alt_edge_det_ff0|clk altgx_inst|ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv_component|calibration|pd90_det|alt_edge_det_ff0|clk } ;
; alt_cal_edge_detect_ff0q_clk                                                                        ; Base      ; 20.000  ; 50.0 MHz   ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;                                                                                                     ;                                                                                                     ; { altgx_inst|ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv_component|calibration|pd180_det|alt_edge_det_ff0|q altgx_inst|ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv_component|calibration|pd0_det|alt_edge_det_ff0|q altgx_inst|ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv_component|calibration|pd270_det|alt_edge_det_ff0|q altgx_inst|ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv_component|calibration|pd90_det|alt_edge_det_ff0|q }         ;
; alt_cal_edge_detect_ff1_clk                                                                         ; Base      ; 20.000  ; 50.0 MHz   ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;                                                                                                     ;                                                                                                     ; { altgx_inst|ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv_component|calibration|pd180_det|alt_edge_det_ff1|clk altgx_inst|ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv_component|calibration|pd0_det|alt_edge_det_ff1|clk altgx_inst|ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv_component|calibration|pd270_det|alt_edge_det_ff1|clk altgx_inst|ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv_component|calibration|pd90_det|alt_edge_det_ff1|clk } ;
; alt_cal_edge_detect_ff1q_clk                                                                        ; Base      ; 20.000  ; 50.0 MHz   ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;                                                                                                     ;                                                                                                     ; { altgx_inst|ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv_component|calibration|pd180_det|alt_edge_det_ff1|q altgx_inst|ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv_component|calibration|pd0_det|alt_edge_det_ff1|q altgx_inst|ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv_component|calibration|pd270_det|alt_edge_det_ff1|q altgx_inst|ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv_component|calibration|pd90_det|alt_edge_det_ff1|q }         ;
; altera_reserved_tck                                                                                 ; Base      ; 100.000 ; 10.0 MHz   ; 0.000 ; 50.000 ;            ;           ;             ;       ;        ;           ;            ;          ;                                                                                                     ;                                                                                                     ; { altera_reserved_tck }                                                                                                                                                                                                                                                                                                                                                                                              ;
; clk50                                                                                               ; Generated ; 20.000  ; 50.0 MHz   ; 0.000 ; 10.000 ;            ; 1         ; 1           ;       ;        ;           ;            ; false    ; OSCILLATOR_CLK                                                                                      ; OSC_50_BANK2                                                                                        ; { ALTPLL50I50O125O250O_inst|altpll_component|auto_generated|pll1|clk[0] }                                                                                                                                                                                                                                                                                                                                            ;
; clk125                                                                                              ; Generated ; 8.000   ; 125.0 MHz  ; 0.000 ; 4.000  ;            ; 2         ; 5           ;       ;        ;           ;            ; false    ; OSCILLATOR_CLK                                                                                      ; OSC_50_BANK2                                                                                        ; { ALTPLL50I50O125O250O_inst|altpll_component|auto_generated|pll1|clk[1] }                                                                                                                                                                                                                                                                                                                                            ;
; OSCILLATOR_CLK                                                                                      ; Base      ; 20.000  ; 50.0 MHz   ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;                                                                                                     ;                                                                                                     ; { OSC_50_BANK2 }                                                                                                                                                                                                                                                                                                                                                                                                     ;
; pcie_inst|serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|atx_clk_div0|analogfastrefclkout[0]  ; Generated ; 0.400   ; 2500.0 MHz ; 0.000 ; 0.200  ; 50.00      ; 1         ; 1           ;       ;        ;           ;            ; false    ; pcie_inst|serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|atx_pll0|clk[0]                      ; pcie_inst|serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|atx_pll0|clk[0]                      ; { pcie_inst|serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|atx_clk_div0|analogfastrefclkout[0] }                                                                                                                                                                                                                                                                                                               ;
; pcie_inst|serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|atx_clk_div0|analogrefclkout[0]      ; Generated ; 2.000   ; 500.0 MHz  ; 0.000 ; 1.000  ; 50.00      ; 5         ; 1           ;       ;        ;           ;            ; false    ; pcie_inst|serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|atx_pll0|clk[0]                      ; pcie_inst|serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|atx_pll0|clk[0]                      ; { pcie_inst|serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|atx_clk_div0|analogrefclkout[0] }                                                                                                                                                                                                                                                                                                                   ;
; pcie_inst|serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|atx_clk_div0|analogrefclkpulse       ; Generated ; 2.000   ; 500.0 MHz  ; 0.000 ; 1.000  ; 50.00      ; 5         ; 1           ;       ;        ;           ;            ; false    ; pcie_inst|serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|atx_pll0|clk[0]                      ; pcie_inst|serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|atx_pll0|clk[0]                      ; { pcie_inst|serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|atx_clk_div0|analogrefclkpulse }                                                                                                                                                                                                                                                                                                                    ;
; pcie_inst|serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|atx_clk_div0|rateswitchbaseclock     ; Generated ; 2.000   ; 500.0 MHz  ; 0.000 ; 1.000  ; 50.00      ; 5         ; 1           ;       ;        ;           ;            ; false    ; pcie_inst|serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|atx_pll0|clk[0]                      ; pcie_inst|serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|atx_pll0|clk[0]                      ; { pcie_inst|serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|atx_clk_div0|rateswitchbaseclock }                                                                                                                                                                                                                                                                                                                  ;
; pcie_inst|serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|atx_clk_div0|refclkout               ; Generated ; 2.000   ; 500.0 MHz  ; 0.000 ; 1.000  ; 50.00      ; 5         ; 1           ;       ;        ;           ;            ; false    ; pcie_inst|serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|atx_pll0|clk[0]                      ; pcie_inst|serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|atx_pll0|clk[0]                      ; { pcie_inst|serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|atx_clk_div0|refclkout }                                                                                                                                                                                                                                                                                                                            ;
; pcie_inst|serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|atx_pll0|clk[0]                      ; Base      ; 0.400   ; 2500.0 MHz ; 0.000 ; 0.200  ;            ;           ;             ;       ;        ;           ;            ;          ;                                                                                                     ;                                                                                                     ; { pcie_inst|serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|atx_pll0|clk[0] }                                                                                                                                                                                                                                                                                                                                   ;
; pcie_inst|serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|central_clk_div0|coreclkout          ; Generated ; 2.000   ; 500.0 MHz  ; 0.000 ; 1.000  ; 50.00      ; 1         ; 1           ;       ;        ;           ;            ; false    ; pcie_inst|serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|atx_clk_div0|refclkout               ; pcie_inst|serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|atx_clk_div0|refclkout               ; { pcie_inst|serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|central_clk_div0|coreclkout }                                                                                                                                                                                                                                                                                                                       ;
; pcie_inst|serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|central_clk_div0|rateswitchbaseclock ; Generated ; 2.000   ; 500.0 MHz  ; 0.000 ; 1.000  ; 50.00      ; 1         ; 1           ;       ;        ;           ;            ; false    ; pcie_inst|serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|atx_clk_div0|rateswitchbaseclock     ; pcie_inst|serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|atx_clk_div0|rateswitchbaseclock     ; { pcie_inst|serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|central_clk_div0|rateswitchbaseclock }                                                                                                                                                                                                                                                                                                              ;
; pcie_inst|serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|central_clk_div0|refclkout           ; Generated ; 2.000   ; 500.0 MHz  ; 0.000 ; 1.000  ; 50.00      ; 1         ; 1           ;       ;        ;           ;            ; false    ; pcie_inst|serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|atx_clk_div0|refclkout               ; pcie_inst|serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|atx_clk_div0|refclkout               ; { pcie_inst|serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|central_clk_div0|refclkout }                                                                                                                                                                                                                                                                                                                        ;
; pcie_inst|serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|central_clk_div1|refclkout           ; Generated ; 2.000   ; 500.0 MHz  ; 0.000 ; 1.000  ; 50.00      ; 1         ; 1           ;       ;        ;           ;            ; false    ; pcie_inst|serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|atx_clk_div0|refclkout               ; pcie_inst|serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|atx_clk_div0|refclkout               ; { pcie_inst|serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|central_clk_div1|refclkout }                                                                                                                                                                                                                                                                                                                        ;
; pcie_inst|serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|receive_pma0|deserclock[0]           ; Generated ; 2.000   ; 500.0 MHz  ; 0.000 ; 1.000  ; 50.00      ; 5         ; 1           ;       ;        ;           ;            ; false    ; pcie_inst|serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|rx_cdr_pll0|clk[0]                   ; pcie_inst|serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|rx_cdr_pll0|clk[0]                   ; { pcie_inst|serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|receive_pma0|deserclock[0] }                                                                                                                                                                                                                                                                                                                        ;
; pcie_inst|serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|receive_pma1|deserclock[0]           ; Generated ; 2.000   ; 500.0 MHz  ; 0.000 ; 1.000  ; 50.00      ; 5         ; 1           ;       ;        ;           ;            ; false    ; pcie_inst|serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|rx_cdr_pll1|clk[0]                   ; pcie_inst|serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|rx_cdr_pll1|clk[0]                   ; { pcie_inst|serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|receive_pma1|deserclock[0] }                                                                                                                                                                                                                                                                                                                        ;
; pcie_inst|serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|receive_pma2|deserclock[0]           ; Generated ; 2.000   ; 500.0 MHz  ; 0.000 ; 1.000  ; 50.00      ; 5         ; 1           ;       ;        ;           ;            ; false    ; pcie_inst|serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|rx_cdr_pll2|clk[0]                   ; pcie_inst|serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|rx_cdr_pll2|clk[0]                   ; { pcie_inst|serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|receive_pma2|deserclock[0] }                                                                                                                                                                                                                                                                                                                        ;
; pcie_inst|serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|receive_pma3|deserclock[0]           ; Generated ; 2.000   ; 500.0 MHz  ; 0.000 ; 1.000  ; 50.00      ; 5         ; 1           ;       ;        ;           ;            ; false    ; pcie_inst|serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|rx_cdr_pll3|clk[0]                   ; pcie_inst|serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|rx_cdr_pll3|clk[0]                   ; { pcie_inst|serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|receive_pma3|deserclock[0] }                                                                                                                                                                                                                                                                                                                        ;
; pcie_inst|serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|receive_pma4|deserclock[0]           ; Generated ; 2.000   ; 500.0 MHz  ; 0.000 ; 1.000  ; 50.00      ; 5         ; 1           ;       ;        ;           ;            ; false    ; pcie_inst|serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|rx_cdr_pll4|clk[0]                   ; pcie_inst|serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|rx_cdr_pll4|clk[0]                   ; { pcie_inst|serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|receive_pma4|deserclock[0] }                                                                                                                                                                                                                                                                                                                        ;
; pcie_inst|serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|receive_pma5|deserclock[0]           ; Generated ; 2.000   ; 500.0 MHz  ; 0.000 ; 1.000  ; 50.00      ; 5         ; 1           ;       ;        ;           ;            ; false    ; pcie_inst|serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|rx_cdr_pll5|clk[0]                   ; pcie_inst|serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|rx_cdr_pll5|clk[0]                   ; { pcie_inst|serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|receive_pma5|deserclock[0] }                                                                                                                                                                                                                                                                                                                        ;
; pcie_inst|serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|receive_pma6|deserclock[0]           ; Generated ; 2.000   ; 500.0 MHz  ; 0.000 ; 1.000  ; 50.00      ; 5         ; 1           ;       ;        ;           ;            ; false    ; pcie_inst|serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|rx_cdr_pll6|clk[0]                   ; pcie_inst|serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|rx_cdr_pll6|clk[0]                   ; { pcie_inst|serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|receive_pma6|deserclock[0] }                                                                                                                                                                                                                                                                                                                        ;
; pcie_inst|serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|receive_pma7|deserclock[0]           ; Generated ; 2.000   ; 500.0 MHz  ; 0.000 ; 1.000  ; 50.00      ; 5         ; 1           ;       ;        ;           ;            ; false    ; pcie_inst|serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|rx_cdr_pll7|clk[0]                   ; pcie_inst|serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|rx_cdr_pll7|clk[0]                   ; { pcie_inst|serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|receive_pma7|deserclock[0] }                                                                                                                                                                                                                                                                                                                        ;
; pcie_inst|serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|rx_cdr_pll0|clk[0]                   ; Base      ; 0.400   ; 2500.0 MHz ; 0.000 ; 0.200  ;            ;           ;             ;       ;        ;           ;            ;          ;                                                                                                     ;                                                                                                     ; { pcie_inst|serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|rx_cdr_pll0|clk[0] }                                                                                                                                                                                                                                                                                                                                ;
; pcie_inst|serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|rx_cdr_pll1|clk[0]                   ; Base      ; 0.400   ; 2500.0 MHz ; 0.000 ; 0.200  ;            ;           ;             ;       ;        ;           ;            ;          ;                                                                                                     ;                                                                                                     ; { pcie_inst|serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|rx_cdr_pll1|clk[0] }                                                                                                                                                                                                                                                                                                                                ;
; pcie_inst|serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|rx_cdr_pll2|clk[0]                   ; Base      ; 0.400   ; 2500.0 MHz ; 0.000 ; 0.200  ;            ;           ;             ;       ;        ;           ;            ;          ;                                                                                                     ;                                                                                                     ; { pcie_inst|serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|rx_cdr_pll2|clk[0] }                                                                                                                                                                                                                                                                                                                                ;
; pcie_inst|serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|rx_cdr_pll3|clk[0]                   ; Base      ; 0.400   ; 2500.0 MHz ; 0.000 ; 0.200  ;            ;           ;             ;       ;        ;           ;            ;          ;                                                                                                     ;                                                                                                     ; { pcie_inst|serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|rx_cdr_pll3|clk[0] }                                                                                                                                                                                                                                                                                                                                ;
; pcie_inst|serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|rx_cdr_pll4|clk[0]                   ; Base      ; 0.400   ; 2500.0 MHz ; 0.000 ; 0.200  ;            ;           ;             ;       ;        ;           ;            ;          ;                                                                                                     ;                                                                                                     ; { pcie_inst|serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|rx_cdr_pll4|clk[0] }                                                                                                                                                                                                                                                                                                                                ;
; pcie_inst|serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|rx_cdr_pll5|clk[0]                   ; Base      ; 0.400   ; 2500.0 MHz ; 0.000 ; 0.200  ;            ;           ;             ;       ;        ;           ;            ;          ;                                                                                                     ;                                                                                                     ; { pcie_inst|serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|rx_cdr_pll5|clk[0] }                                                                                                                                                                                                                                                                                                                                ;
; pcie_inst|serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|rx_cdr_pll6|clk[0]                   ; Base      ; 0.400   ; 2500.0 MHz ; 0.000 ; 0.200  ;            ;           ;             ;       ;        ;           ;            ;          ;                                                                                                     ;                                                                                                     ; { pcie_inst|serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|rx_cdr_pll6|clk[0] }                                                                                                                                                                                                                                                                                                                                ;
; pcie_inst|serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|rx_cdr_pll7|clk[0]                   ; Base      ; 0.400   ; 2500.0 MHz ; 0.000 ; 0.200  ;            ;           ;             ;       ;        ;           ;            ;          ;                                                                                                     ;                                                                                                     ; { pcie_inst|serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|rx_cdr_pll7|clk[0] }                                                                                                                                                                                                                                                                                                                                ;
; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout            ; Generated ; 4.000   ; 250.0 MHz  ; 0.000 ; 2.000  ; 50.00      ; 2         ; 1           ;       ;        ;           ;            ; false    ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|pllfixedclk           ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|pllfixedclk           ; { pcie_inst|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout }                                                                                                                                                                                                                                                                                                                         ;
; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|pllfixedclk           ; Generated ; 2.000   ; 500.0 MHz  ; 0.000 ; 1.000  ; 50.00      ; 1         ; 1           ;       ;        ;           ;            ; false    ; pcie_inst|serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|central_clk_div0|rateswitchbaseclock ; pcie_inst|serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|central_clk_div0|rateswitchbaseclock ; { pcie_inst|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|pllfixedclk }                                                                                                                                                                                                                                                                                                                        ;
; PCIE_REFCLK~input~INSERTED_REFCLK_DIVIDER|clkout                                                    ; Generated ; 10.000  ; 100.0 MHz  ; 0.000 ; 5.000  ; 50.00      ; 1         ; 1           ;       ;        ;           ;            ; false    ; refclk                                                                                              ; PCIE_REFCLK~input|o                                                                                 ; { PCIE_REFCLK~input~INSERTED_REFCLK_DIVIDER|clkout }                                                                                                                                                                                                                                                                                                                                                                 ;
; refclk                                                                                              ; Base      ; 10.000  ; 100.0 MHz  ; 0.000 ; 5.000  ;            ;           ;             ;       ;        ;           ;            ;          ;                                                                                                     ;                                                                                                     ; { PCIE_REFCLK }                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-----------------------------------------------------------------------------------------------------+-----------+---------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 900mV 85C Model Fmax Summary                                                                                                                                           ;
+-------------+-----------------+--------------------------------------------------------------------------------------------+------------------------------------------------+
; Fmax        ; Restricted Fmax ; Clock Name                                                                                 ; Note                                           ;
+-------------+-----------------+--------------------------------------------------------------------------------------------+------------------------------------------------+
; 65.18 MHz   ; 65.18 MHz       ; altera_reserved_tck                                                                        ;                                                ;
; 98.72 MHz   ; 50.0 MHz        ; clk50                                                                                      ; limit due to minimum period restriction (tmin) ;
; 245.94 MHz  ; 245.94 MHz      ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout   ;                                                ;
; 1416.43 MHz ; 800.0 MHz       ; pcie_inst|serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|central_clk_div0|coreclkout ; limit due to minimum period restriction (tmin) ;
; 1594.9 MHz  ; 800.0 MHz       ; clk125                                                                                     ; limit due to minimum period restriction (tmin) ;
+-------------+-----------------+--------------------------------------------------------------------------------------------+------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+---------------------------------------------------------------------------------------------------------------------+
; Slow 900mV 85C Model Setup Summary                                                                                  ;
+--------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                      ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------------------------------+--------+---------------+
; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout   ; -0.324 ; -5.642        ;
; pcie_inst|serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|central_clk_div0|coreclkout ; 1.294  ; 0.000         ;
; clk125                                                                                     ; 7.373  ; 0.000         ;
; clk50                                                                                      ; 9.870  ; 0.000         ;
; n/a                                                                                        ; 10.624 ; 0.000         ;
; altera_reserved_tck                                                                        ; 44.033 ; 0.000         ;
+--------------------------------------------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------+
; Slow 900mV 85C Model Hold Summary                                                                                   ;
+--------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                      ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------------------------------+--------+---------------+
; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout   ; -0.398 ; -0.398        ;
; clk125                                                                                     ; 0.257  ; 0.000         ;
; clk50                                                                                      ; 0.266  ; 0.000         ;
; altera_reserved_tck                                                                        ; 0.285  ; 0.000         ;
; pcie_inst|serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|central_clk_div0|coreclkout ; 0.530  ; 0.000         ;
; n/a                                                                                        ; 1.392  ; 0.000         ;
+--------------------------------------------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------+
; Slow 900mV 85C Model Recovery Summary                                                                             ;
+------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                    ; Slack  ; End Point TNS ;
+------------------------------------------------------------------------------------------+--------+---------------+
; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout ; 0.740  ; 0.000         ;
; altera_reserved_tck                                                                      ; 94.284 ; 0.000         ;
+------------------------------------------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------+
; Slow 900mV 85C Model Removal Summary                                                                             ;
+------------------------------------------------------------------------------------------+-------+---------------+
; Clock                                                                                    ; Slack ; End Point TNS ;
+------------------------------------------------------------------------------------------+-------+---------------+
; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout ; 0.452 ; 0.000         ;
; altera_reserved_tck                                                                      ; 0.707 ; 0.000         ;
+------------------------------------------------------------------------------------------+-------+---------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Slow 900mV 85C Model Minimum Pulse Width Summary                                                                             ;
+-----------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                               ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------------------------------------------+--------+---------------+
; clk50                                                                                               ; 0.000  ; 0.000         ;
; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout            ; 0.154  ; 0.000         ;
; pcie_inst|serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|central_clk_div0|coreclkout          ; 0.420  ; 0.000         ;
; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|pllfixedclk           ; 0.834  ; 0.000         ;
; pcie_inst|serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|central_clk_div0|rateswitchbaseclock ; 1.000  ; 0.000         ;
; clk125                                                                                              ; 3.431  ; 0.000         ;
; refclk                                                                                              ; 5.000  ; 0.000         ;
; alt_cal_edge_detect_ff0_clk                                                                         ; 9.439  ; 0.000         ;
; alt_cal_edge_detect_ff1_clk                                                                         ; 9.439  ; 0.000         ;
; alt_cal_edge_detect_ff0q_clk                                                                        ; 9.465  ; 0.000         ;
; alt_cal_edge_detect_ff1q_clk                                                                        ; 9.471  ; 0.000         ;
; OSCILLATOR_CLK                                                                                      ; 9.951  ; 0.000         ;
; altera_reserved_tck                                                                                 ; 49.241 ; 0.000         ;
+-----------------------------------------------------------------------------------------------------+--------+---------------+


----------------------------------------------
; Slow 900mV 85C Model Metastability Summary ;
----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 15
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 6.380 ns




+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 900mV 0C Model Fmax Summary                                                                                                                                            ;
+-------------+-----------------+--------------------------------------------------------------------------------------------+------------------------------------------------+
; Fmax        ; Restricted Fmax ; Clock Name                                                                                 ; Note                                           ;
+-------------+-----------------+--------------------------------------------------------------------------------------------+------------------------------------------------+
; 70.32 MHz   ; 70.32 MHz       ; altera_reserved_tck                                                                        ;                                                ;
; 99.09 MHz   ; 50.0 MHz        ; clk50                                                                                      ; limit due to minimum period restriction (tmin) ;
; 252.53 MHz  ; 252.53 MHz      ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout   ;                                                ;
; 1461.99 MHz ; 800.0 MHz       ; pcie_inst|serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|central_clk_div0|coreclkout ; limit due to minimum period restriction (tmin) ;
; 1663.89 MHz ; 800.0 MHz       ; clk125                                                                                     ; limit due to minimum period restriction (tmin) ;
+-------------+-----------------+--------------------------------------------------------------------------------------------+------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+---------------------------------------------------------------------------------------------------------------------+
; Slow 900mV 0C Model Setup Summary                                                                                   ;
+--------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                      ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------------------------------+--------+---------------+
; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout   ; -0.217 ; -3.145        ;
; pcie_inst|serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|central_clk_div0|coreclkout ; 1.316  ; 0.000         ;
; clk125                                                                                     ; 7.399  ; 0.000         ;
; clk50                                                                                      ; 9.908  ; 0.000         ;
; n/a                                                                                        ; 11.174 ; 0.000         ;
; altera_reserved_tck                                                                        ; 44.359 ; 0.000         ;
+--------------------------------------------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------+
; Slow 900mV 0C Model Hold Summary                                                                                    ;
+--------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                      ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------------------------------+--------+---------------+
; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout   ; -0.384 ; -0.384        ;
; clk125                                                                                     ; 0.247  ; 0.000         ;
; clk50                                                                                      ; 0.253  ; 0.000         ;
; altera_reserved_tck                                                                        ; 0.279  ; 0.000         ;
; pcie_inst|serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|central_clk_div0|coreclkout ; 0.513  ; 0.000         ;
; n/a                                                                                        ; 1.365  ; 0.000         ;
+--------------------------------------------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------+
; Slow 900mV 0C Model Recovery Summary                                                                              ;
+------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                    ; Slack  ; End Point TNS ;
+------------------------------------------------------------------------------------------+--------+---------------+
; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout ; 0.873  ; 0.000         ;
; altera_reserved_tck                                                                      ; 94.586 ; 0.000         ;
+------------------------------------------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------+
; Slow 900mV 0C Model Removal Summary                                                                              ;
+------------------------------------------------------------------------------------------+-------+---------------+
; Clock                                                                                    ; Slack ; End Point TNS ;
+------------------------------------------------------------------------------------------+-------+---------------+
; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout ; 0.438 ; 0.000         ;
; altera_reserved_tck                                                                      ; 0.674 ; 0.000         ;
+------------------------------------------------------------------------------------------+-------+---------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Slow 900mV 0C Model Minimum Pulse Width Summary                                                                              ;
+-----------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                               ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------------------------------------------+--------+---------------+
; clk50                                                                                               ; 0.000  ; 0.000         ;
; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout            ; 0.154  ; 0.000         ;
; pcie_inst|serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|central_clk_div0|coreclkout          ; 0.409  ; 0.000         ;
; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|pllfixedclk           ; 0.811  ; 0.000         ;
; pcie_inst|serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|central_clk_div0|rateswitchbaseclock ; 1.000  ; 0.000         ;
; clk125                                                                                              ; 3.433  ; 0.000         ;
; refclk                                                                                              ; 5.000  ; 0.000         ;
; alt_cal_edge_detect_ff0_clk                                                                         ; 9.445  ; 0.000         ;
; alt_cal_edge_detect_ff1_clk                                                                         ; 9.445  ; 0.000         ;
; alt_cal_edge_detect_ff0q_clk                                                                        ; 9.455  ; 0.000         ;
; alt_cal_edge_detect_ff1q_clk                                                                        ; 9.469  ; 0.000         ;
; OSCILLATOR_CLK                                                                                      ; 9.962  ; 0.000         ;
; altera_reserved_tck                                                                                 ; 49.236 ; 0.000         ;
+-----------------------------------------------------------------------------------------------------+--------+---------------+


---------------------------------------------
; Slow 900mV 0C Model Metastability Summary ;
---------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 15
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 6.427 ns




+---------------------------------------------------------------------------------------------------------------------+
; Fast 900mV 0C Model Setup Summary                                                                                   ;
+--------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                      ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------------------------------+--------+---------------+
; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout   ; 0.362  ; 0.000         ;
; pcie_inst|serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|central_clk_div0|coreclkout ; 1.608  ; 0.000         ;
; clk125                                                                                     ; 7.661  ; 0.000         ;
; n/a                                                                                        ; 13.873 ; 0.000         ;
; clk50                                                                                      ; 14.712 ; 0.000         ;
; altera_reserved_tck                                                                        ; 46.701 ; 0.000         ;
+--------------------------------------------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------+
; Fast 900mV 0C Model Hold Summary                                                                                    ;
+--------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                      ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------------------------------+--------+---------------+
; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout   ; -0.251 ; -0.251        ;
; clk125                                                                                     ; 0.141  ; 0.000         ;
; clk50                                                                                      ; 0.147  ; 0.000         ;
; altera_reserved_tck                                                                        ; 0.163  ; 0.000         ;
; pcie_inst|serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|central_clk_div0|coreclkout ; 0.301  ; 0.000         ;
; n/a                                                                                        ; 0.876  ; 0.000         ;
+--------------------------------------------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------+
; Fast 900mV 0C Model Recovery Summary                                                                              ;
+------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                    ; Slack  ; End Point TNS ;
+------------------------------------------------------------------------------------------+--------+---------------+
; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout ; 2.064  ; 0.000         ;
; altera_reserved_tck                                                                      ; 96.466 ; 0.000         ;
+------------------------------------------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------+
; Fast 900mV 0C Model Removal Summary                                                                              ;
+------------------------------------------------------------------------------------------+-------+---------------+
; Clock                                                                                    ; Slack ; End Point TNS ;
+------------------------------------------------------------------------------------------+-------+---------------+
; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout ; 0.264 ; 0.000         ;
; altera_reserved_tck                                                                      ; 0.403 ; 0.000         ;
+------------------------------------------------------------------------------------------+-------+---------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Fast 900mV 0C Model Minimum Pulse Width Summary                                                                              ;
+-----------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                               ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------------------------------------------+--------+---------------+
; clk50                                                                                               ; 0.000  ; 0.000         ;
; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout            ; 0.154  ; 0.000         ;
; pcie_inst|serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|central_clk_div0|coreclkout          ; 0.622  ; 0.000         ;
; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|pllfixedclk           ; 0.901  ; 0.000         ;
; pcie_inst|serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|central_clk_div0|rateswitchbaseclock ; 1.000  ; 0.000         ;
; clk125                                                                                              ; 3.625  ; 0.000         ;
; refclk                                                                                              ; 5.000  ; 0.000         ;
; alt_cal_edge_detect_ff0_clk                                                                         ; 9.637  ; 0.000         ;
; alt_cal_edge_detect_ff1_clk                                                                         ; 9.637  ; 0.000         ;
; alt_cal_edge_detect_ff0q_clk                                                                        ; 9.655  ; 0.000         ;
; alt_cal_edge_detect_ff1q_clk                                                                        ; 9.656  ; 0.000         ;
; OSCILLATOR_CLK                                                                                      ; 9.693  ; 0.000         ;
; altera_reserved_tck                                                                                 ; 49.119 ; 0.000         ;
+-----------------------------------------------------------------------------------------------------+--------+---------------+


---------------------------------------------
; Fast 900mV 0C Model Metastability Summary ;
---------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 15
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 7.062 ns




+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                                                               ;
+------------------------------------------------------------------------------------------------------+--------+--------+----------+---------+---------------------+
; Clock                                                                                                ; Setup  ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------------------------------------------------------------------------------------------+--------+--------+----------+---------+---------------------+
; Worst-case Slack                                                                                     ; -0.324 ; -0.398 ; 0.740    ; 0.264   ; 0.000               ;
;  OSCILLATOR_CLK                                                                                      ; N/A    ; N/A    ; N/A      ; N/A     ; 9.693               ;
;  alt_cal_edge_detect_ff0_clk                                                                         ; N/A    ; N/A    ; N/A      ; N/A     ; 9.439               ;
;  alt_cal_edge_detect_ff0q_clk                                                                        ; N/A    ; N/A    ; N/A      ; N/A     ; 9.455               ;
;  alt_cal_edge_detect_ff1_clk                                                                         ; N/A    ; N/A    ; N/A      ; N/A     ; 9.439               ;
;  alt_cal_edge_detect_ff1q_clk                                                                        ; N/A    ; N/A    ; N/A      ; N/A     ; 9.469               ;
;  altera_reserved_tck                                                                                 ; 44.033 ; 0.163  ; 94.284   ; 0.403   ; 49.119              ;
;  clk125                                                                                              ; 7.373  ; 0.141  ; N/A      ; N/A     ; 3.431               ;
;  clk50                                                                                               ; 9.870  ; 0.147  ; N/A      ; N/A     ; 0.000               ;
;  n/a                                                                                                 ; 10.624 ; 0.876  ; N/A      ; N/A     ; N/A                 ;
;  pcie_inst|serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|central_clk_div0|coreclkout          ; 1.294  ; 0.301  ; N/A      ; N/A     ; 0.409               ;
;  pcie_inst|serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|central_clk_div0|rateswitchbaseclock ; N/A    ; N/A    ; N/A      ; N/A     ; 1.000               ;
;  pcie_inst|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout            ; -0.324 ; -0.398 ; 0.740    ; 0.264   ; 0.154               ;
;  pcie_inst|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|pllfixedclk           ; N/A    ; N/A    ; N/A      ; N/A     ; 0.811               ;
;  refclk                                                                                              ; N/A    ; N/A    ; N/A      ; N/A     ; 5.000               ;
; Design-wide TNS                                                                                      ; -5.642 ; -0.398 ; 0.0      ; 0.0     ; 0.0                 ;
;  OSCILLATOR_CLK                                                                                      ; N/A    ; N/A    ; N/A      ; N/A     ; 0.000               ;
;  alt_cal_edge_detect_ff0_clk                                                                         ; N/A    ; N/A    ; N/A      ; N/A     ; 0.000               ;
;  alt_cal_edge_detect_ff0q_clk                                                                        ; N/A    ; N/A    ; N/A      ; N/A     ; 0.000               ;
;  alt_cal_edge_detect_ff1_clk                                                                         ; N/A    ; N/A    ; N/A      ; N/A     ; 0.000               ;
;  alt_cal_edge_detect_ff1q_clk                                                                        ; N/A    ; N/A    ; N/A      ; N/A     ; 0.000               ;
;  altera_reserved_tck                                                                                 ; 0.000  ; 0.000  ; 0.000    ; 0.000   ; 0.000               ;
;  clk125                                                                                              ; 0.000  ; 0.000  ; N/A      ; N/A     ; 0.000               ;
;  clk50                                                                                               ; 0.000  ; 0.000  ; N/A      ; N/A     ; 0.000               ;
;  n/a                                                                                                 ; 0.000  ; 0.000  ; N/A      ; N/A     ; N/A                 ;
;  pcie_inst|serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|central_clk_div0|coreclkout          ; 0.000  ; 0.000  ; N/A      ; N/A     ; 0.000               ;
;  pcie_inst|serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|central_clk_div0|rateswitchbaseclock ; N/A    ; N/A    ; N/A      ; N/A     ; 0.000               ;
;  pcie_inst|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout            ; -5.642 ; -0.398 ; 0.000    ; 0.000   ; 0.000               ;
;  pcie_inst|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|pllfixedclk           ; N/A    ; N/A    ; N/A      ; N/A     ; 0.000               ;
;  refclk                                                                                              ; N/A    ; N/A    ; N/A      ; N/A     ; 0.000               ;
+------------------------------------------------------------------------------------------------------+--------+--------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin                 ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; LED[0]              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[1]              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[2]              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[3]              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[4]              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[5]              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[6]              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[7]              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; altera_reserved_tdo ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+--------------------------------------------------------------------------+
; Input Transition Times                                                   ;
+-----------------------+--------------+-----------------+-----------------+
; Pin                   ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-----------------------+--------------+-----------------+-----------------+
; OSC_50_BANK3          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; OSC_50_BANK4          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; OSC_50_BANK5          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; OSC_50_BANK6          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PCIE_RESET_N          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; OSC_50_BANK2          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; altera_reserved_tms   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; altera_reserved_tck   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; altera_reserved_tdi   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; altera_reserved_ntrst ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~        ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
+-----------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 900mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LED[0]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.38e-07 V                   ; 2.34 V              ; -0.00912 V          ; 0.147 V                              ; 0.081 V                              ; 5.97e-10 s                  ; 5.07e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.38e-07 V                  ; 2.34 V             ; -0.00912 V         ; 0.147 V                             ; 0.081 V                             ; 5.97e-10 s                 ; 5.07e-10 s                 ; No                        ; Yes                       ;
; LED[1]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.38e-07 V                   ; 2.34 V              ; -0.00912 V          ; 0.147 V                              ; 0.081 V                              ; 5.97e-10 s                  ; 5.07e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.38e-07 V                  ; 2.34 V             ; -0.00912 V         ; 0.147 V                             ; 0.081 V                             ; 5.97e-10 s                 ; 5.07e-10 s                 ; No                        ; Yes                       ;
; LED[2]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.38e-07 V                   ; 2.34 V              ; -0.00912 V          ; 0.147 V                              ; 0.081 V                              ; 5.97e-10 s                  ; 5.07e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.38e-07 V                  ; 2.34 V             ; -0.00912 V         ; 0.147 V                             ; 0.081 V                             ; 5.97e-10 s                 ; 5.07e-10 s                 ; No                        ; Yes                       ;
; LED[3]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.38e-07 V                   ; 2.34 V              ; -0.00912 V          ; 0.147 V                              ; 0.081 V                              ; 5.97e-10 s                  ; 5.07e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.38e-07 V                  ; 2.34 V             ; -0.00912 V         ; 0.147 V                             ; 0.081 V                             ; 5.97e-10 s                 ; 5.07e-10 s                 ; No                        ; Yes                       ;
; LED[4]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.38e-07 V                   ; 2.34 V              ; -0.00912 V          ; 0.147 V                              ; 0.081 V                              ; 5.97e-10 s                  ; 5.07e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.38e-07 V                  ; 2.34 V             ; -0.00912 V         ; 0.147 V                             ; 0.081 V                             ; 5.97e-10 s                 ; 5.07e-10 s                 ; No                        ; Yes                       ;
; LED[5]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.38e-07 V                   ; 2.34 V              ; -0.00912 V          ; 0.147 V                              ; 0.081 V                              ; 5.97e-10 s                  ; 5.07e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.38e-07 V                  ; 2.34 V             ; -0.00912 V         ; 0.147 V                             ; 0.081 V                             ; 5.97e-10 s                 ; 5.07e-10 s                 ; No                        ; Yes                       ;
; LED[6]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.38e-07 V                   ; 2.34 V              ; -0.00912 V          ; 0.147 V                              ; 0.081 V                              ; 5.97e-10 s                  ; 5.07e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.38e-07 V                  ; 2.34 V             ; -0.00912 V         ; 0.147 V                             ; 0.081 V                             ; 5.97e-10 s                 ; 5.07e-10 s                 ; No                        ; Yes                       ;
; LED[7]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.38e-07 V                   ; 2.34 V              ; -0.00912 V          ; 0.147 V                              ; 0.081 V                              ; 5.97e-10 s                  ; 5.07e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.38e-07 V                  ; 2.34 V             ; -0.00912 V         ; 0.147 V                             ; 0.081 V                             ; 5.97e-10 s                 ; 5.07e-10 s                 ; No                        ; Yes                       ;
; altera_reserved_tdo ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.52e-07 V                   ; 2.36 V              ; -0.0116 V           ; 0.15 V                               ; 0.073 V                              ; 3.73e-10 s                  ; 4.02e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.52e-07 V                  ; 2.36 V             ; -0.0116 V          ; 0.15 V                              ; 0.073 V                             ; 3.73e-10 s                 ; 4.02e-10 s                 ; No                        ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 900mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LED[0]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.47e-05 V                   ; 2.34 V              ; -0.00486 V          ; 0.217 V                              ; 0.049 V                              ; 6.37e-10 s                  ; 6.23e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.47e-05 V                  ; 2.34 V             ; -0.00486 V         ; 0.217 V                             ; 0.049 V                             ; 6.37e-10 s                 ; 6.23e-10 s                 ; Yes                       ; Yes                       ;
; LED[1]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.47e-05 V                   ; 2.34 V              ; -0.00486 V          ; 0.217 V                              ; 0.049 V                              ; 6.37e-10 s                  ; 6.23e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.47e-05 V                  ; 2.34 V             ; -0.00486 V         ; 0.217 V                             ; 0.049 V                             ; 6.37e-10 s                 ; 6.23e-10 s                 ; Yes                       ; Yes                       ;
; LED[2]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.47e-05 V                   ; 2.34 V              ; -0.00486 V          ; 0.217 V                              ; 0.049 V                              ; 6.37e-10 s                  ; 6.23e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.47e-05 V                  ; 2.34 V             ; -0.00486 V         ; 0.217 V                             ; 0.049 V                             ; 6.37e-10 s                 ; 6.23e-10 s                 ; Yes                       ; Yes                       ;
; LED[3]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.47e-05 V                   ; 2.34 V              ; -0.00486 V          ; 0.217 V                              ; 0.049 V                              ; 6.37e-10 s                  ; 6.23e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.47e-05 V                  ; 2.34 V             ; -0.00486 V         ; 0.217 V                             ; 0.049 V                             ; 6.37e-10 s                 ; 6.23e-10 s                 ; Yes                       ; Yes                       ;
; LED[4]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.47e-05 V                   ; 2.34 V              ; -0.00486 V          ; 0.217 V                              ; 0.049 V                              ; 6.37e-10 s                  ; 6.23e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.47e-05 V                  ; 2.34 V             ; -0.00486 V         ; 0.217 V                             ; 0.049 V                             ; 6.37e-10 s                 ; 6.23e-10 s                 ; Yes                       ; Yes                       ;
; LED[5]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.47e-05 V                   ; 2.34 V              ; -0.00486 V          ; 0.217 V                              ; 0.049 V                              ; 6.37e-10 s                  ; 6.23e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.47e-05 V                  ; 2.34 V             ; -0.00486 V         ; 0.217 V                             ; 0.049 V                             ; 6.37e-10 s                 ; 6.23e-10 s                 ; Yes                       ; Yes                       ;
; LED[6]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.47e-05 V                   ; 2.34 V              ; -0.00486 V          ; 0.217 V                              ; 0.049 V                              ; 6.37e-10 s                  ; 6.23e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.47e-05 V                  ; 2.34 V             ; -0.00486 V         ; 0.217 V                             ; 0.049 V                             ; 6.37e-10 s                 ; 6.23e-10 s                 ; Yes                       ; Yes                       ;
; LED[7]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.47e-05 V                   ; 2.34 V              ; -0.00486 V          ; 0.217 V                              ; 0.049 V                              ; 6.37e-10 s                  ; 6.23e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.47e-05 V                  ; 2.34 V             ; -0.00486 V         ; 0.217 V                             ; 0.049 V                             ; 6.37e-10 s                 ; 6.23e-10 s                 ; Yes                       ; Yes                       ;
; altera_reserved_tdo ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.16e-05 V                   ; 2.34 V              ; -0.00467 V          ; 0.205 V                              ; 0.034 V                              ; 4.02e-10 s                  ; 5.01e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.16e-05 V                  ; 2.34 V             ; -0.00467 V         ; 0.205 V                             ; 0.034 V                             ; 4.02e-10 s                 ; 5.01e-10 s                 ; Yes                       ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 900mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LED[0]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 8.91e-07 V                   ; 2.66 V              ; -0.0189 V           ; 0.179 V                              ; 0.122 V                              ; 4.9e-10 s                   ; 4.6e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 8.91e-07 V                  ; 2.66 V             ; -0.0189 V          ; 0.179 V                             ; 0.122 V                             ; 4.9e-10 s                  ; 4.6e-10 s                  ; No                        ; Yes                       ;
; LED[1]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 8.91e-07 V                   ; 2.66 V              ; -0.0189 V           ; 0.179 V                              ; 0.122 V                              ; 4.9e-10 s                   ; 4.6e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 8.91e-07 V                  ; 2.66 V             ; -0.0189 V          ; 0.179 V                             ; 0.122 V                             ; 4.9e-10 s                  ; 4.6e-10 s                  ; No                        ; Yes                       ;
; LED[2]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 8.91e-07 V                   ; 2.66 V              ; -0.0189 V           ; 0.179 V                              ; 0.122 V                              ; 4.9e-10 s                   ; 4.6e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 8.91e-07 V                  ; 2.66 V             ; -0.0189 V          ; 0.179 V                             ; 0.122 V                             ; 4.9e-10 s                  ; 4.6e-10 s                  ; No                        ; Yes                       ;
; LED[3]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 8.91e-07 V                   ; 2.66 V              ; -0.0189 V           ; 0.179 V                              ; 0.122 V                              ; 4.9e-10 s                   ; 4.6e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 8.91e-07 V                  ; 2.66 V             ; -0.0189 V          ; 0.179 V                             ; 0.122 V                             ; 4.9e-10 s                  ; 4.6e-10 s                  ; No                        ; Yes                       ;
; LED[4]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 8.91e-07 V                   ; 2.66 V              ; -0.0189 V           ; 0.179 V                              ; 0.122 V                              ; 4.9e-10 s                   ; 4.6e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 8.91e-07 V                  ; 2.66 V             ; -0.0189 V          ; 0.179 V                             ; 0.122 V                             ; 4.9e-10 s                  ; 4.6e-10 s                  ; No                        ; Yes                       ;
; LED[5]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 8.91e-07 V                   ; 2.66 V              ; -0.0189 V           ; 0.179 V                              ; 0.122 V                              ; 4.9e-10 s                   ; 4.6e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 8.91e-07 V                  ; 2.66 V             ; -0.0189 V          ; 0.179 V                             ; 0.122 V                             ; 4.9e-10 s                  ; 4.6e-10 s                  ; No                        ; Yes                       ;
; LED[6]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 8.91e-07 V                   ; 2.66 V              ; -0.0189 V           ; 0.179 V                              ; 0.122 V                              ; 4.9e-10 s                   ; 4.6e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 8.91e-07 V                  ; 2.66 V             ; -0.0189 V          ; 0.179 V                             ; 0.122 V                             ; 4.9e-10 s                  ; 4.6e-10 s                  ; No                        ; Yes                       ;
; LED[7]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 8.91e-07 V                   ; 2.66 V              ; -0.0189 V           ; 0.179 V                              ; 0.122 V                              ; 4.9e-10 s                   ; 4.6e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 8.91e-07 V                  ; 2.66 V             ; -0.0189 V          ; 0.179 V                             ; 0.122 V                             ; 4.9e-10 s                  ; 4.6e-10 s                  ; No                        ; Yes                       ;
; altera_reserved_tdo ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 7.95e-07 V                   ; 2.68 V              ; -0.0222 V           ; 0.249 V                              ; 0.136 V                              ; 2.74e-10 s                  ; 3.58e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 7.95e-07 V                  ; 2.68 V             ; -0.0222 V          ; 0.249 V                             ; 0.136 V                             ; 2.74e-10 s                 ; 3.58e-10 s                 ; Yes                       ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                                                                                       ;
+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+------------+----------+----------+----------+
; From Clock                                                                                 ; To Clock                                                                                   ; RR Paths   ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+------------+----------+----------+----------+
; altera_reserved_tck                                                                        ; altera_reserved_tck                                                                        ; 87944      ; 0        ; 55       ; 0        ;
; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout   ; altera_reserved_tck                                                                        ; false path ; 0        ; 0        ; 0        ;
; alt_cal_edge_detect_ff0q_clk                                                               ; clk50                                                                                      ; false path ; 0        ; 0        ; 0        ;
; alt_cal_edge_detect_ff1q_clk                                                               ; clk50                                                                                      ; false path ; 0        ; 0        ; 0        ;
; clk50                                                                                      ; clk50                                                                                      ; 11893      ; 0        ; 0        ; 0        ;
; clk50                                                                                      ; clk125                                                                                     ; 0          ; 0        ; 1        ; 0        ;
; clk125                                                                                     ; clk125                                                                                     ; 20         ; 0        ; 0        ; 1        ;
; pcie_inst|serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|central_clk_div0|coreclkout ; pcie_inst|serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|central_clk_div0|coreclkout ; 4          ; 0        ; 0        ; 0        ;
; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout   ; pcie_inst|serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|central_clk_div0|coreclkout ; false path ; 0        ; 0        ; 0        ;
; altera_reserved_tck                                                                        ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout   ; false path ; 0        ; 0        ; 0        ;
; clk50                                                                                      ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout   ; 1          ; 0        ; 0        ; 0        ;
; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout   ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout   ; 213324     ; 1        ; 1249     ; 0        ;
; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|pllfixedclk  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout   ; 30         ; 0        ; 0        ; 0        ;
+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                                                                                        ;
+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+------------+----------+----------+----------+
; From Clock                                                                                 ; To Clock                                                                                   ; RR Paths   ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+------------+----------+----------+----------+
; altera_reserved_tck                                                                        ; altera_reserved_tck                                                                        ; 87944      ; 0        ; 55       ; 0        ;
; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout   ; altera_reserved_tck                                                                        ; false path ; 0        ; 0        ; 0        ;
; alt_cal_edge_detect_ff0q_clk                                                               ; clk50                                                                                      ; false path ; 0        ; 0        ; 0        ;
; alt_cal_edge_detect_ff1q_clk                                                               ; clk50                                                                                      ; false path ; 0        ; 0        ; 0        ;
; clk50                                                                                      ; clk50                                                                                      ; 11893      ; 0        ; 0        ; 0        ;
; clk50                                                                                      ; clk125                                                                                     ; 0          ; 0        ; 1        ; 0        ;
; clk125                                                                                     ; clk125                                                                                     ; 20         ; 0        ; 0        ; 1        ;
; pcie_inst|serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|central_clk_div0|coreclkout ; pcie_inst|serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|central_clk_div0|coreclkout ; 4          ; 0        ; 0        ; 0        ;
; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout   ; pcie_inst|serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|central_clk_div0|coreclkout ; false path ; 0        ; 0        ; 0        ;
; altera_reserved_tck                                                                        ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout   ; false path ; 0        ; 0        ; 0        ;
; clk50                                                                                      ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout   ; 1          ; 0        ; 0        ; 0        ;
; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout   ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout   ; 213324     ; 1        ; 1249     ; 0        ;
; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|pllfixedclk  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout   ; 30         ; 0        ; 0        ; 0        ;
+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                                                                                                                  ;
+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+------------+----------+------------+----------+
; From Clock                                                                               ; To Clock                                                                                 ; RR Paths   ; FR Paths ; RF Paths   ; FF Paths ;
+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+------------+----------+------------+----------+
; clk50                                                                                    ; alt_cal_edge_detect_ff0_clk                                                              ; false path ; 0        ; 0          ; 0        ;
; clk50                                                                                    ; alt_cal_edge_detect_ff0q_clk                                                             ; false path ; 0        ; 0          ; 0        ;
; clk50                                                                                    ; alt_cal_edge_detect_ff1_clk                                                              ; 0          ; 0        ; false path ; 0        ;
; clk50                                                                                    ; alt_cal_edge_detect_ff1q_clk                                                             ; false path ; 0        ; 0          ; 0        ;
; altera_reserved_tck                                                                      ; altera_reserved_tck                                                                      ; 3215       ; 0        ; 0          ; 0        ;
; altera_reserved_tck                                                                      ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout ; false path ; 0        ; 0          ; 0        ;
; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout ; 539        ; 0        ; 0          ; 0        ;
+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+------------+----------+------------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                                                                                                                   ;
+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+------------+----------+------------+----------+
; From Clock                                                                               ; To Clock                                                                                 ; RR Paths   ; FR Paths ; RF Paths   ; FF Paths ;
+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+------------+----------+------------+----------+
; clk50                                                                                    ; alt_cal_edge_detect_ff0_clk                                                              ; false path ; 0        ; 0          ; 0        ;
; clk50                                                                                    ; alt_cal_edge_detect_ff0q_clk                                                             ; false path ; 0        ; 0          ; 0        ;
; clk50                                                                                    ; alt_cal_edge_detect_ff1_clk                                                              ; 0          ; 0        ; false path ; 0        ;
; clk50                                                                                    ; alt_cal_edge_detect_ff1q_clk                                                             ; false path ; 0        ; 0          ; 0        ;
; altera_reserved_tck                                                                      ; altera_reserved_tck                                                                      ; 3215       ; 0        ; 0          ; 0        ;
; altera_reserved_tck                                                                      ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout ; false path ; 0        ; 0          ; 0        ;
; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout ; 539        ; 0        ; 0          ; 0        ;
+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+------------+----------+------------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 2     ; 2    ;
; Unconstrained Input Ports       ; 3     ; 3    ;
; Unconstrained Input Port Paths  ; 74    ; 74   ;
; Unconstrained Output Ports      ; 1     ; 1    ;
; Unconstrained Output Port Paths ; 1     ; 1    ;
+---------------------------------+-------+------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                                                                                                                                                                                                                          ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+-----------+---------------+
; Target                                                                                                                                                                                      ; Clock                                                                                               ; Type      ; Status        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+-----------+---------------+
; ALTPLL50I50O125O250O_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                       ; clk50                                                                                               ; Generated ; Constrained   ;
; ALTPLL50I50O125O250O_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                                                       ; clk125                                                                                              ; Generated ; Constrained   ;
; OSC_50_BANK2                                                                                                                                                                                ; OSCILLATOR_CLK                                                                                      ; Base      ; Constrained   ;
; PCIE_REFCLK                                                                                                                                                                                 ; refclk                                                                                              ; Base      ; Constrained   ;
; PCIE_REFCLK~input~INSERTED_REFCLK_DIVIDER|clkout                                                                                                                                            ; PCIE_REFCLK~input~INSERTED_REFCLK_DIVIDER|clkout                                                    ; Generated ; Constrained   ;
; altera_reserved_tck                                                                                                                                                                         ; altera_reserved_tck                                                                                 ; Base      ; Constrained   ;
; altgx_inst|ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv_component|calibration|pd0_det|alt_edge_det_ff0|clk                                                                                          ; alt_cal_edge_detect_ff0_clk                                                                         ; Base      ; Constrained   ;
; altgx_inst|ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv_component|calibration|pd0_det|alt_edge_det_ff0|q                                                                                            ; alt_cal_edge_detect_ff0q_clk                                                                        ; Base      ; Constrained   ;
; altgx_inst|ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv_component|calibration|pd0_det|alt_edge_det_ff1|clk                                                                                          ; alt_cal_edge_detect_ff1_clk                                                                         ; Base      ; Constrained   ;
; altgx_inst|ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv_component|calibration|pd0_det|alt_edge_det_ff1|q                                                                                            ; alt_cal_edge_detect_ff1q_clk                                                                        ; Base      ; Constrained   ;
; altgx_inst|ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv_component|calibration|pd90_det|alt_edge_det_ff0|clk                                                                                         ; alt_cal_edge_detect_ff0_clk                                                                         ; Base      ; Constrained   ;
; altgx_inst|ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv_component|calibration|pd90_det|alt_edge_det_ff0|q                                                                                           ; alt_cal_edge_detect_ff0q_clk                                                                        ; Base      ; Constrained   ;
; altgx_inst|ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv_component|calibration|pd90_det|alt_edge_det_ff1|clk                                                                                         ; alt_cal_edge_detect_ff1_clk                                                                         ; Base      ; Constrained   ;
; altgx_inst|ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv_component|calibration|pd90_det|alt_edge_det_ff1|q                                                                                           ; alt_cal_edge_detect_ff1q_clk                                                                        ; Base      ; Constrained   ;
; altgx_inst|ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv_component|calibration|pd180_det|alt_edge_det_ff0|clk                                                                                        ; alt_cal_edge_detect_ff0_clk                                                                         ; Base      ; Constrained   ;
; altgx_inst|ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv_component|calibration|pd180_det|alt_edge_det_ff0|q                                                                                          ; alt_cal_edge_detect_ff0q_clk                                                                        ; Base      ; Constrained   ;
; altgx_inst|ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv_component|calibration|pd180_det|alt_edge_det_ff1|clk                                                                                        ; alt_cal_edge_detect_ff1_clk                                                                         ; Base      ; Constrained   ;
; altgx_inst|ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv_component|calibration|pd180_det|alt_edge_det_ff1|q                                                                                          ; alt_cal_edge_detect_ff1q_clk                                                                        ; Base      ; Constrained   ;
; altgx_inst|ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv_component|calibration|pd270_det|alt_edge_det_ff0|clk                                                                                        ; alt_cal_edge_detect_ff0_clk                                                                         ; Base      ; Constrained   ;
; altgx_inst|ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv_component|calibration|pd270_det|alt_edge_det_ff0|q                                                                                          ; alt_cal_edge_detect_ff0q_clk                                                                        ; Base      ; Constrained   ;
; altgx_inst|ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv_component|calibration|pd270_det|alt_edge_det_ff1|clk                                                                                        ; alt_cal_edge_detect_ff1_clk                                                                         ; Base      ; Constrained   ;
; altgx_inst|ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv_component|calibration|pd270_det|alt_edge_det_ff1|q                                                                                          ; alt_cal_edge_detect_ff1q_clk                                                                        ; Base      ; Constrained   ;
; pcie_inst|serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|atx_clk_div0|analogfastrefclkout[0]                                                                                          ; pcie_inst|serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|atx_clk_div0|analogfastrefclkout[0]  ; Generated ; Constrained   ;
; pcie_inst|serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|atx_clk_div0|analogrefclkout[0]                                                                                              ; pcie_inst|serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|atx_clk_div0|analogrefclkout[0]      ; Generated ; Constrained   ;
; pcie_inst|serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|atx_clk_div0|analogrefclkpulse                                                                                               ; pcie_inst|serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|atx_clk_div0|analogrefclkpulse       ; Generated ; Constrained   ;
; pcie_inst|serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|atx_clk_div0|rateswitchbaseclock                                                                                             ; pcie_inst|serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|atx_clk_div0|rateswitchbaseclock     ; Generated ; Constrained   ;
; pcie_inst|serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|atx_clk_div0|refclkout                                                                                                       ; pcie_inst|serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|atx_clk_div0|refclkout               ; Generated ; Constrained   ;
; pcie_inst|serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|atx_pll0|clk[0]                                                                                                              ; pcie_inst|serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|atx_pll0|clk[0]                      ; Base      ; Constrained   ;
; pcie_inst|serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|central_clk_div0|coreclkout                                                                                                  ; pcie_inst|serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|central_clk_div0|coreclkout          ; Generated ; Constrained   ;
; pcie_inst|serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|central_clk_div0|rateswitchbaseclock                                                                                         ; pcie_inst|serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|central_clk_div0|rateswitchbaseclock ; Generated ; Constrained   ;
; pcie_inst|serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|central_clk_div0|refclkout                                                                                                   ; pcie_inst|serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|central_clk_div0|refclkout           ; Generated ; Constrained   ;
; pcie_inst|serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|central_clk_div1|refclkout                                                                                                   ; pcie_inst|serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|central_clk_div1|refclkout           ; Generated ; Constrained   ;
; pcie_inst|serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|receive_pma0|deserclock[0]                                                                                                   ; pcie_inst|serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|receive_pma0|deserclock[0]           ; Generated ; Constrained   ;
; pcie_inst|serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|receive_pma1|deserclock[0]                                                                                                   ; pcie_inst|serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|receive_pma1|deserclock[0]           ; Generated ; Constrained   ;
; pcie_inst|serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|receive_pma2|deserclock[0]                                                                                                   ; pcie_inst|serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|receive_pma2|deserclock[0]           ; Generated ; Constrained   ;
; pcie_inst|serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|receive_pma3|deserclock[0]                                                                                                   ; pcie_inst|serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|receive_pma3|deserclock[0]           ; Generated ; Constrained   ;
; pcie_inst|serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|receive_pma4|deserclock[0]                                                                                                   ; pcie_inst|serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|receive_pma4|deserclock[0]           ; Generated ; Constrained   ;
; pcie_inst|serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|receive_pma5|deserclock[0]                                                                                                   ; pcie_inst|serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|receive_pma5|deserclock[0]           ; Generated ; Constrained   ;
; pcie_inst|serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|receive_pma6|deserclock[0]                                                                                                   ; pcie_inst|serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|receive_pma6|deserclock[0]           ; Generated ; Constrained   ;
; pcie_inst|serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|receive_pma7|deserclock[0]                                                                                                   ; pcie_inst|serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|receive_pma7|deserclock[0]           ; Generated ; Constrained   ;
; pcie_inst|serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|rx_cdr_pll0|clk[0]                                                                                                           ; pcie_inst|serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|rx_cdr_pll0|clk[0]                   ; Base      ; Constrained   ;
; pcie_inst|serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|rx_cdr_pll1|clk[0]                                                                                                           ; pcie_inst|serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|rx_cdr_pll1|clk[0]                   ; Base      ; Constrained   ;
; pcie_inst|serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|rx_cdr_pll2|clk[0]                                                                                                           ; pcie_inst|serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|rx_cdr_pll2|clk[0]                   ; Base      ; Constrained   ;
; pcie_inst|serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|rx_cdr_pll3|clk[0]                                                                                                           ; pcie_inst|serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|rx_cdr_pll3|clk[0]                   ; Base      ; Constrained   ;
; pcie_inst|serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|rx_cdr_pll4|clk[0]                                                                                                           ; pcie_inst|serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|rx_cdr_pll4|clk[0]                   ; Base      ; Constrained   ;
; pcie_inst|serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|rx_cdr_pll5|clk[0]                                                                                                           ; pcie_inst|serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|rx_cdr_pll5|clk[0]                   ; Base      ; Constrained   ;
; pcie_inst|serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|rx_cdr_pll6|clk[0]                                                                                                           ; pcie_inst|serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|rx_cdr_pll6|clk[0]                   ; Base      ; Constrained   ;
; pcie_inst|serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|rx_cdr_pll7|clk[0]                                                                                                           ; pcie_inst|serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|rx_cdr_pll7|clk[0]                   ; Base      ; Constrained   ;
; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout                                                                                                    ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout            ; Generated ; Constrained   ;
; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|pllfixedclk                                                                                                   ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|pllfixedclk           ; Generated ; Constrained   ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|rd_ptr_empty:rdPtrEmpty|rRdPtr[8]      ;                                                                                                     ; Base      ; Unconstrained ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_channel_gate_128:gate|async_fifo:fifo|rd_ptr_empty:rdPtrEmpty|rRdPtr[2] ;                                                                                                     ; Base      ; Unconstrained ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+-----------+---------------+


+------------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                                  ;
+---------------------+--------------------------------------------------------------------------------------+
; Input Port          ; Comment                                                                              ;
+---------------------+--------------------------------------------------------------------------------------+
; PCIE_RESET_N        ; Partially constrained                                                                ;
; altera_reserved_tdi ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; altera_reserved_tms ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------------+--------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                                  ;
+---------------------+---------------------------------------------------------------------------------------+
; Output Port         ; Comment                                                                               ;
+---------------------+---------------------------------------------------------------------------------------+
; altera_reserved_tdo ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------------+---------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                                  ;
+---------------------+--------------------------------------------------------------------------------------+
; Input Port          ; Comment                                                                              ;
+---------------------+--------------------------------------------------------------------------------------+
; PCIE_RESET_N        ; Partially constrained                                                                ;
; altera_reserved_tdi ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; altera_reserved_tms ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------------+--------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                                  ;
+---------------------+---------------------------------------------------------------------------------------+
; Output Port         ; Comment                                                                               ;
+---------------------+---------------------------------------------------------------------------------------+
; altera_reserved_tdo ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------------+---------------------------------------------------------------------------------------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime TimeQuest Timing Analyzer
    Info: Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition
    Info: Processing started: Wed Aug 29 18:36:27 2018
Info: Command: quartus_sta DE4Gen2x8If128 -c DE4Gen2x8If128
Info: qsta_default_script.tcl version: #3
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 6 of the 6 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity alt_cal
        Info (332166): set_false_path -from [get_cells -compatibility_mode *|alt_cal_channel[*]] 
        Info (332166): set_false_path -from [get_cells -compatibility_mode *|alt_cal_busy] 
    Info (332165): Entity alt_cal_edge_detect
        Info (332166): create_clock -name alt_cal_edge_detect_ff0_clk -period 20 [get_pins -compatibility_mode *|*pd*_det|alt_edge_det_ff0|clk]
        Info (332166): create_clock -name alt_cal_edge_detect_ff0q_clk -period 20 [get_pins -compatibility_mode *|*pd*_det|alt_edge_det_ff0|q]
        Info (332166): create_clock -name alt_cal_edge_detect_ff1_clk -period 20 [get_pins -compatibility_mode *|*pd*_det|alt_edge_det_ff1|clk]
        Info (332166): create_clock -name alt_cal_edge_detect_ff1q_clk -period 20 [get_pins -compatibility_mode *|*pd*_det|alt_edge_det_ff1|q]
        Info (332166): set_clock_groups -asynchronous -group [get_clocks {alt_cal_edge_detect_ff0_clk}]
        Info (332166): set_clock_groups -asynchronous -group [get_clocks {alt_cal_edge_detect_ff0q_clk}]
        Info (332166): set_clock_groups -asynchronous -group [get_clocks {alt_cal_edge_detect_ff1_clk}]
        Info (332166): set_clock_groups -asynchronous -group [get_clocks {alt_cal_edge_detect_ff1q_clk}]
    Info (332165): Entity sld_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 10MHz   
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: '../constr/DE4Gen2x8If128.sdc'
Warning (332174): Ignored filter at DE4Gen2x8If128.sdc(56): *|altpll_component|auto_generated|wire_pll1_clk[2] could not be matched with a net File: /home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/constr/DE4Gen2x8If128.sdc Line: 56
Critical Warning (332049): Ignored create_generated_clock at DE4Gen2x8If128.sdc(56): Argument <targets> is an empty collection File: /home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/constr/DE4Gen2x8If128.sdc Line: 56
    Info (332050): create_generated_clock -name clk250 -multiply_by 5 -source [get_ports {OSC_50_BANK2}] [get_nets {*|altpll_component|auto_generated|wire_pll1_clk[2]}] File: /home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/constr/DE4Gen2x8If128.sdc Line: 56
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {pcie_inst|serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|atx_clk_div0|refclkout} -duty_cycle 50.00 -name {pcie_inst|serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|central_clk_div0|refclkout} {pcie_inst|serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|central_clk_div0|refclkout}
    Info (332110): create_generated_clock -source {pcie_inst|serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|atx_clk_div0|refclkout} -duty_cycle 50.00 -name {pcie_inst|serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|central_clk_div0|coreclkout} {pcie_inst|serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|central_clk_div0|coreclkout}
    Info (332110): create_generated_clock -source {pcie_inst|serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|atx_clk_div0|rateswitchbaseclock} -duty_cycle 50.00 -name {pcie_inst|serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|central_clk_div0|rateswitchbaseclock} {pcie_inst|serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|central_clk_div0|rateswitchbaseclock}
    Info (332110): create_generated_clock -source {pcie_inst|serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|central_clk_div0|rateswitchbaseclock} -duty_cycle 50.00 -name {pcie_inst|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|pllfixedclk} {pcie_inst|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|pllfixedclk}
    Info (332110): create_generated_clock -source {pcie_inst|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|pllfixedclk} -divide_by 2 -duty_cycle 50.00 -name {pcie_inst|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout} {pcie_inst|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}
    Info (332110): create_clock -period 0.400 -name {pcie_inst|serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|atx_pll0|clk[0]} {pcie_inst|serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|atx_pll0|clk[0]}
    Info (332110): create_clock -period 0.400 -name {pcie_inst|serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|rx_cdr_pll7|clk[0]} {pcie_inst|serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|rx_cdr_pll7|clk[0]}
    Info (332110): create_clock -period 0.400 -name {pcie_inst|serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|rx_cdr_pll4|clk[0]} {pcie_inst|serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|rx_cdr_pll4|clk[0]}
    Info (332110): create_clock -period 0.400 -name {pcie_inst|serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|rx_cdr_pll1|clk[0]} {pcie_inst|serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|rx_cdr_pll1|clk[0]}
    Info (332110): create_clock -period 0.400 -name {pcie_inst|serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|rx_cdr_pll2|clk[0]} {pcie_inst|serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|rx_cdr_pll2|clk[0]}
    Info (332110): create_clock -period 0.400 -name {pcie_inst|serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|rx_cdr_pll0|clk[0]} {pcie_inst|serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|rx_cdr_pll0|clk[0]}
    Info (332110): create_clock -period 0.400 -name {pcie_inst|serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|rx_cdr_pll3|clk[0]} {pcie_inst|serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|rx_cdr_pll3|clk[0]}
    Info (332110): create_clock -period 0.400 -name {pcie_inst|serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|rx_cdr_pll5|clk[0]} {pcie_inst|serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|rx_cdr_pll5|clk[0]}
    Info (332110): create_clock -period 0.400 -name {pcie_inst|serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|rx_cdr_pll6|clk[0]} {pcie_inst|serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|rx_cdr_pll6|clk[0]}
    Info (332110): create_generated_clock -source {pcie_inst|serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|rx_cdr_pll4|clk[0]} -divide_by 5 -duty_cycle 50.00 -name {pcie_inst|serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|receive_pma4|deserclock[0]} {pcie_inst|serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|receive_pma4|deserclock[0]}
    Info (332110): create_generated_clock -source {pcie_inst|serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|rx_cdr_pll5|clk[0]} -divide_by 5 -duty_cycle 50.00 -name {pcie_inst|serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|receive_pma5|deserclock[0]} {pcie_inst|serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|receive_pma5|deserclock[0]}
    Info (332110): create_generated_clock -source {pcie_inst|serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|rx_cdr_pll6|clk[0]} -divide_by 5 -duty_cycle 50.00 -name {pcie_inst|serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|receive_pma6|deserclock[0]} {pcie_inst|serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|receive_pma6|deserclock[0]}
    Info (332110): create_generated_clock -source {pcie_inst|serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|rx_cdr_pll7|clk[0]} -divide_by 5 -duty_cycle 50.00 -name {pcie_inst|serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|receive_pma7|deserclock[0]} {pcie_inst|serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|receive_pma7|deserclock[0]}
    Info (332110): create_generated_clock -source {pcie_inst|serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|rx_cdr_pll2|clk[0]} -divide_by 5 -duty_cycle 50.00 -name {pcie_inst|serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|receive_pma2|deserclock[0]} {pcie_inst|serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|receive_pma2|deserclock[0]}
    Info (332110): create_generated_clock -source {pcie_inst|serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|rx_cdr_pll3|clk[0]} -divide_by 5 -duty_cycle 50.00 -name {pcie_inst|serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|receive_pma3|deserclock[0]} {pcie_inst|serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|receive_pma3|deserclock[0]}
    Info (332110): create_generated_clock -source {pcie_inst|serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|rx_cdr_pll1|clk[0]} -divide_by 5 -duty_cycle 50.00 -name {pcie_inst|serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|receive_pma1|deserclock[0]} {pcie_inst|serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|receive_pma1|deserclock[0]}
    Info (332110): create_generated_clock -source {pcie_inst|serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|rx_cdr_pll0|clk[0]} -divide_by 5 -duty_cycle 50.00 -name {pcie_inst|serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|receive_pma0|deserclock[0]} {pcie_inst|serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|receive_pma0|deserclock[0]}
    Info (332110): create_generated_clock -source {pcie_inst|serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|atx_pll0|clk[0]} -divide_by 5 -duty_cycle 50.00 -name {pcie_inst|serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|atx_clk_div0|analogrefclkpulse} {pcie_inst|serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|atx_clk_div0|analogrefclkpulse}
    Info (332110): create_generated_clock -source {pcie_inst|serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|atx_pll0|clk[0]} -divide_by 5 -duty_cycle 50.00 -name {pcie_inst|serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|atx_clk_div0|refclkout} {pcie_inst|serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|atx_clk_div0|refclkout}
    Info (332110): create_generated_clock -source {pcie_inst|serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|atx_pll0|clk[0]} -divide_by 5 -duty_cycle 50.00 -name {pcie_inst|serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|atx_clk_div0|rateswitchbaseclock} {pcie_inst|serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|atx_clk_div0|rateswitchbaseclock}
    Info (332110): create_generated_clock -source {pcie_inst|serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|atx_pll0|clk[0]} -divide_by 5 -duty_cycle 50.00 -name {pcie_inst|serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|atx_clk_div0|analogrefclkout[0]} {pcie_inst|serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|atx_clk_div0|analogrefclkout[0]}
    Info (332110): create_generated_clock -source {pcie_inst|serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|atx_pll0|clk[0]} -duty_cycle 50.00 -name {pcie_inst|serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|atx_clk_div0|analogfastrefclkout[0]} {pcie_inst|serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|atx_clk_div0|analogfastrefclkout[0]}
    Info (332110): create_generated_clock -source {pcie_inst|serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|atx_clk_div0|refclkout} -duty_cycle 50.00 -name {pcie_inst|serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|central_clk_div1|refclkout} {pcie_inst|serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|central_clk_div1|refclkout}
    Info (332110): create_generated_clock -source {PCIE_REFCLK~input|o} -duty_cycle 50.00 -name {PCIE_REFCLK~input~INSERTED_REFCLK_DIVIDER|clkout} {PCIE_REFCLK~input~INSERTED_REFCLK_DIVIDER|clkout}
    Info (332110): set_min_delay -to [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|transmit_pcs7~OBSERVABLE_DIGITAL_RESET }] 0.000
    Info (332110): set_max_delay -to [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|transmit_pcs7~OBSERVABLE_DIGITAL_RESET }] 20.000
    Info (332110): set_min_delay -to [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|transmit_pcs7~OBSERVABLEQUADRESET }] 0.000
    Info (332110): set_max_delay -to [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|transmit_pcs7~OBSERVABLEQUADRESET }] 20.000
    Info (332110): set_min_delay -to [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|transmit_pma7~OBSERVABLE_TX_DET_RX }] 0.000
    Info (332110): set_max_delay -to [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|transmit_pma7~OBSERVABLE_TX_DET_RX }] 20.000
    Info (332110): set_min_delay -to [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|transmit_pma7~OBSERVABLE_FORCE_ELEC_IDLE }] 0.000
    Info (332110): set_max_delay -to [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|transmit_pma7~OBSERVABLE_FORCE_ELEC_IDLE }] 20.000
    Info (332110): set_min_delay -from [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|rx_pcs_rxfound_wire[14] }] 0.000
    Info (332110): set_max_delay -from [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|rx_pcs_rxfound_wire[14] }] 20.000
    Info (332110): set_min_delay -from [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|tx_rxdetectvalidout[7] }] 0.000
    Info (332110): set_max_delay -from [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|tx_rxdetectvalidout[7] }] 20.000
    Info (332110): set_min_delay -to [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|atx_pll_cent_unit0~OBSERVABLEDPRIORESET }] 0.000
    Info (332110): set_max_delay -to [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|atx_pll_cent_unit0~OBSERVABLEDPRIORESET }] 20.000
    Info (332110): set_min_delay -to [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|transmit_pcs6~OBSERVABLE_DIGITAL_RESET }] 0.000
    Info (332110): set_max_delay -to [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|transmit_pcs6~OBSERVABLE_DIGITAL_RESET }] 20.000
    Info (332110): set_min_delay -to [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|transmit_pcs6~OBSERVABLEQUADRESET }] 0.000
    Info (332110): set_max_delay -to [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|transmit_pcs6~OBSERVABLEQUADRESET }] 20.000
    Info (332110): set_min_delay -to [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|transmit_pma6~OBSERVABLE_TX_DET_RX }] 0.000
    Info (332110): set_max_delay -to [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|transmit_pma6~OBSERVABLE_TX_DET_RX }] 20.000
    Info (332110): set_min_delay -to [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|transmit_pma6~OBSERVABLE_FORCE_ELEC_IDLE }] 0.000
    Info (332110): set_max_delay -to [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|transmit_pma6~OBSERVABLE_FORCE_ELEC_IDLE }] 20.000
    Info (332110): set_min_delay -from [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|rx_pcs_rxfound_wire[12] }] 0.000
    Info (332110): set_max_delay -from [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|rx_pcs_rxfound_wire[12] }] 20.000
    Info (332110): set_min_delay -from [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|tx_rxdetectvalidout[6] }] 0.000
    Info (332110): set_max_delay -from [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|tx_rxdetectvalidout[6] }] 20.000
    Info (332110): set_min_delay -to [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|transmit_pcs5~OBSERVABLE_DIGITAL_RESET }] 0.000
    Info (332110): set_max_delay -to [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|transmit_pcs5~OBSERVABLE_DIGITAL_RESET }] 20.000
    Info (332110): set_min_delay -to [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|transmit_pcs5~OBSERVABLEQUADRESET }] 0.000
    Info (332110): set_max_delay -to [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|transmit_pcs5~OBSERVABLEQUADRESET }] 20.000
    Info (332110): set_min_delay -to [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|transmit_pma5~OBSERVABLE_TX_DET_RX }] 0.000
    Info (332110): set_max_delay -to [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|transmit_pma5~OBSERVABLE_TX_DET_RX }] 20.000
    Info (332110): set_min_delay -to [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|transmit_pma5~OBSERVABLE_FORCE_ELEC_IDLE }] 0.000
    Info (332110): set_max_delay -to [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|transmit_pma5~OBSERVABLE_FORCE_ELEC_IDLE }] 20.000
    Info (332110): set_min_delay -from [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|rx_pcs_rxfound_wire[10] }] 0.000
    Info (332110): set_max_delay -from [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|rx_pcs_rxfound_wire[10] }] 20.000
    Info (332110): set_min_delay -from [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|tx_rxdetectvalidout[5] }] 0.000
    Info (332110): set_max_delay -from [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|tx_rxdetectvalidout[5] }] 20.000
    Info (332110): set_min_delay -to [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|transmit_pcs4~OBSERVABLE_DIGITAL_RESET }] 0.000
    Info (332110): set_max_delay -to [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|transmit_pcs4~OBSERVABLE_DIGITAL_RESET }] 20.000
    Info (332110): set_min_delay -to [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|transmit_pcs4~OBSERVABLEQUADRESET }] 0.000
    Info (332110): set_max_delay -to [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|transmit_pcs4~OBSERVABLEQUADRESET }] 20.000
    Info (332110): set_min_delay -to [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|transmit_pma4~OBSERVABLE_TX_DET_RX }] 0.000
    Info (332110): set_max_delay -to [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|transmit_pma4~OBSERVABLE_TX_DET_RX }] 20.000
    Info (332110): set_min_delay -to [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|transmit_pma4~OBSERVABLE_FORCE_ELEC_IDLE }] 0.000
    Info (332110): set_max_delay -to [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|transmit_pma4~OBSERVABLE_FORCE_ELEC_IDLE }] 20.000
    Info (332110): set_min_delay -from [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|rx_pcs_rxfound_wire[8] }] 0.000
    Info (332110): set_max_delay -from [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|rx_pcs_rxfound_wire[8] }] 20.000
    Info (332110): set_min_delay -from [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|tx_rxdetectvalidout[4] }] 0.000
    Info (332110): set_max_delay -from [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|tx_rxdetectvalidout[4] }] 20.000
    Info (332110): set_min_delay -to [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|transmit_pcs3~OBSERVABLE_DIGITAL_RESET }] 0.000
    Info (332110): set_max_delay -to [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|transmit_pcs3~OBSERVABLE_DIGITAL_RESET }] 20.000
    Info (332110): set_min_delay -to [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|transmit_pcs3~OBSERVABLEQUADRESET }] 0.000
    Info (332110): set_max_delay -to [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|transmit_pcs3~OBSERVABLEQUADRESET }] 20.000
    Info (332110): set_min_delay -to [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|transmit_pma3~OBSERVABLE_TX_DET_RX }] 0.000
    Info (332110): set_max_delay -to [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|transmit_pma3~OBSERVABLE_TX_DET_RX }] 20.000
    Info (332110): set_min_delay -to [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|transmit_pma3~OBSERVABLE_FORCE_ELEC_IDLE }] 0.000
    Info (332110): set_max_delay -to [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|transmit_pma3~OBSERVABLE_FORCE_ELEC_IDLE }] 20.000
    Info (332110): set_min_delay -from [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|rx_pcs_rxfound_wire[6] }] 0.000
    Info (332110): set_max_delay -from [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|rx_pcs_rxfound_wire[6] }] 20.000
    Info (332110): set_min_delay -from [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|tx_rxdetectvalidout[3] }] 0.000
    Info (332110): set_max_delay -from [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|tx_rxdetectvalidout[3] }] 20.000
    Info (332110): set_min_delay -to [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|transmit_pcs2~OBSERVABLE_DIGITAL_RESET }] 0.000
    Info (332110): set_max_delay -to [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|transmit_pcs2~OBSERVABLE_DIGITAL_RESET }] 20.000
    Info (332110): set_min_delay -to [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|transmit_pcs2~OBSERVABLEQUADRESET }] 0.000
    Info (332110): set_max_delay -to [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|transmit_pcs2~OBSERVABLEQUADRESET }] 20.000
    Info (332110): set_min_delay -to [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|transmit_pma2~OBSERVABLE_TX_DET_RX }] 0.000
    Info (332110): set_max_delay -to [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|transmit_pma2~OBSERVABLE_TX_DET_RX }] 20.000
    Info (332110): set_min_delay -to [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|transmit_pma2~OBSERVABLE_FORCE_ELEC_IDLE }] 0.000
    Info (332110): set_max_delay -to [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|transmit_pma2~OBSERVABLE_FORCE_ELEC_IDLE }] 20.000
    Info (332110): set_min_delay -from [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|rx_pcs_rxfound_wire[4] }] 0.000
    Info (332110): set_max_delay -from [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|rx_pcs_rxfound_wire[4] }] 20.000
    Info (332110): set_min_delay -from [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|tx_rxdetectvalidout[2] }] 0.000
    Info (332110): set_max_delay -from [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|tx_rxdetectvalidout[2] }] 20.000
    Info (332110): set_min_delay -to [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|receive_pcs7~OBSERVABLE_DIGITAL_RESET }] 0.000
    Info (332110): set_max_delay -to [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|receive_pcs7~OBSERVABLE_DIGITAL_RESET }] 20.000
    Info (332110): set_min_delay -to [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|receive_pcs7~OBSERVABLEQUADRESET }] 0.000
    Info (332110): set_max_delay -to [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|receive_pcs7~OBSERVABLEQUADRESET }] 20.000
    Info (332110): set_min_delay -to [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|receive_pcs4~OBSERVABLE_DIGITAL_RESET }] 0.000
    Info (332110): set_max_delay -to [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|receive_pcs4~OBSERVABLE_DIGITAL_RESET }] 20.000
    Info (332110): set_min_delay -to [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|receive_pcs4~OBSERVABLEQUADRESET }] 0.000
    Info (332110): set_max_delay -to [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|receive_pcs4~OBSERVABLEQUADRESET }] 20.000
    Info (332110): set_min_delay -to [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|receive_pcs3~OBSERVABLE_DIGITAL_RESET }] 0.000
    Info (332110): set_max_delay -to [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|receive_pcs3~OBSERVABLE_DIGITAL_RESET }] 20.000
    Info (332110): set_min_delay -to [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|receive_pcs3~OBSERVABLEQUADRESET }] 0.000
    Info (332110): set_max_delay -to [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|receive_pcs3~OBSERVABLEQUADRESET }] 20.000
    Info (332110): set_min_delay -to [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|receive_pcs5~OBSERVABLE_DIGITAL_RESET }] 0.000
    Info (332110): set_max_delay -to [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|receive_pcs5~OBSERVABLE_DIGITAL_RESET }] 20.000
    Info (332110): set_min_delay -to [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|receive_pcs5~OBSERVABLEQUADRESET }] 0.000
    Info (332110): set_max_delay -to [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|receive_pcs5~OBSERVABLEQUADRESET }] 20.000
    Info (332110): set_min_delay -to [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|receive_pcs2~OBSERVABLE_DIGITAL_RESET }] 0.000
    Info (332110): set_max_delay -to [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|receive_pcs2~OBSERVABLE_DIGITAL_RESET }] 20.000
    Info (332110): set_min_delay -to [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|receive_pcs2~OBSERVABLEQUADRESET }] 0.000
    Info (332110): set_max_delay -to [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|receive_pcs2~OBSERVABLEQUADRESET }] 20.000
    Info (332110): set_min_delay -to [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|receive_pcs0~OBSERVABLE_DIGITAL_RESET }] 0.000
    Info (332110): set_max_delay -to [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|receive_pcs0~OBSERVABLE_DIGITAL_RESET }] 20.000
    Info (332110): set_min_delay -to [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|receive_pcs0~OBSERVABLEQUADRESET }] 0.000
    Info (332110): set_max_delay -to [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|receive_pcs0~OBSERVABLEQUADRESET }] 20.000
    Info (332110): set_min_delay -to [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|cent_unit0~OBSERVABLERXANALOGRESET }] 0.000
    Info (332110): set_max_delay -to [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|cent_unit0~OBSERVABLERXANALOGRESET }] 20.000
    Info (332110): set_min_delay -to [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|cent_unit0~OBSERVABLETXDIGITALRESET }] 0.000
    Info (332110): set_max_delay -to [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|cent_unit0~OBSERVABLETXDIGITALRESET }] 20.000
    Info (332110): set_min_delay -to [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|cent_unit0~OBSERVABLERXDIGITALRESET }] 0.000
    Info (332110): set_max_delay -to [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|cent_unit0~OBSERVABLERXDIGITALRESET }] 20.000
    Info (332110): set_min_delay -to [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|cent_unit0~OBSERVABLEDPRIODISABLE }] 0.000
    Info (332110): set_max_delay -to [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|cent_unit0~OBSERVABLEDPRIODISABLE }] 20.000
    Info (332110): set_min_delay -to [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|cent_unit0~OBSERVABLEDPRIOLOAD }] 0.000
    Info (332110): set_max_delay -to [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|cent_unit0~OBSERVABLEDPRIOLOAD }] 20.000
    Info (332110): set_min_delay -to [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|cent_unit0~OBSERVABLEDPRIORESET }] 0.000
    Info (332110): set_max_delay -to [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|cent_unit0~OBSERVABLEDPRIORESET }] 20.000
    Info (332110): set_min_delay -to [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|cent_unit1~OBSERVABLERXANALOGRESET }] 0.000
    Info (332110): set_max_delay -to [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|cent_unit1~OBSERVABLERXANALOGRESET }] 20.000
    Info (332110): set_min_delay -to [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|cent_unit1~OBSERVABLETXDIGITALRESET }] 0.000
    Info (332110): set_max_delay -to [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|cent_unit1~OBSERVABLETXDIGITALRESET }] 20.000
    Info (332110): set_min_delay -to [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|cent_unit1~OBSERVABLERXDIGITALRESET }] 0.000
    Info (332110): set_max_delay -to [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|cent_unit1~OBSERVABLERXDIGITALRESET }] 20.000
    Info (332110): set_min_delay -to [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|cent_unit1~OBSERVABLEDPRIODISABLE }] 0.000
    Info (332110): set_max_delay -to [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|cent_unit1~OBSERVABLEDPRIODISABLE }] 20.000
    Info (332110): set_min_delay -to [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|cent_unit1~OBSERVABLEDPRIOLOAD }] 0.000
    Info (332110): set_max_delay -to [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|cent_unit1~OBSERVABLEDPRIOLOAD }] 20.000
    Info (332110): set_min_delay -to [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|cent_unit1~OBSERVABLEDPRIORESET }] 0.000
    Info (332110): set_max_delay -to [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|cent_unit1~OBSERVABLEDPRIORESET }] 20.000
    Info (332110): set_min_delay -to [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|receive_pcs6~OBSERVABLE_DIGITAL_RESET }] 0.000
    Info (332110): set_max_delay -to [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|receive_pcs6~OBSERVABLE_DIGITAL_RESET }] 20.000
    Info (332110): set_min_delay -to [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|receive_pcs6~OBSERVABLEQUADRESET }] 0.000
    Info (332110): set_max_delay -to [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|receive_pcs6~OBSERVABLEQUADRESET }] 20.000
    Info (332110): set_min_delay -to [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|receive_pcs1~OBSERVABLE_DIGITAL_RESET }] 0.000
    Info (332110): set_max_delay -to [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|receive_pcs1~OBSERVABLE_DIGITAL_RESET }] 20.000
    Info (332110): set_min_delay -to [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|receive_pcs1~OBSERVABLEQUADRESET }] 0.000
    Info (332110): set_max_delay -to [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|receive_pcs1~OBSERVABLEQUADRESET }] 20.000
    Info (332110): set_min_delay -to [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|receive_pma4~OBSERVABLE_LOCK_TO_REF }] 0.000
    Info (332110): set_max_delay -to [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|receive_pma4~OBSERVABLE_LOCK_TO_REF }] 20.000
    Info (332110): set_min_delay -to [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|receive_pma5~OBSERVABLE_LOCK_TO_REF }] 0.000
    Info (332110): set_max_delay -to [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|receive_pma5~OBSERVABLE_LOCK_TO_REF }] 20.000
    Info (332110): set_min_delay -to [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|receive_pma6~OBSERVABLE_LOCK_TO_REF }] 0.000
    Info (332110): set_max_delay -to [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|receive_pma6~OBSERVABLE_LOCK_TO_REF }] 20.000
    Info (332110): set_min_delay -to [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|receive_pma7~OBSERVABLE_LOCK_TO_REF }] 0.000
    Info (332110): set_max_delay -to [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|receive_pma7~OBSERVABLE_LOCK_TO_REF }] 20.000
    Info (332110): set_min_delay -to [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|receive_pma2~OBSERVABLE_LOCK_TO_REF }] 0.000
    Info (332110): set_max_delay -to [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|receive_pma2~OBSERVABLE_LOCK_TO_REF }] 20.000
    Info (332110): set_min_delay -to [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|receive_pma3~OBSERVABLE_LOCK_TO_REF }] 0.000
    Info (332110): set_max_delay -to [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|receive_pma3~OBSERVABLE_LOCK_TO_REF }] 20.000
    Info (332110): set_min_delay -to [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|receive_pma1~OBSERVABLE_LOCK_TO_REF }] 0.000
    Info (332110): set_max_delay -to [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|receive_pma1~OBSERVABLE_LOCK_TO_REF }] 20.000
    Info (332110): set_min_delay -to [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|receive_pma0~OBSERVABLE_LOCK_TO_REF }] 0.000
    Info (332110): set_max_delay -to [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|receive_pma0~OBSERVABLE_LOCK_TO_REF }] 20.000
    Info (332110): set_min_delay -to [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|transmit_pma0~OBSERVABLE_TX_DET_RX }] 0.000
    Info (332110): set_max_delay -to [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|transmit_pma0~OBSERVABLE_TX_DET_RX }] 20.000
    Info (332110): set_min_delay -to [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|transmit_pma0~OBSERVABLE_FORCE_ELEC_IDLE }] 0.000
    Info (332110): set_max_delay -to [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|transmit_pma0~OBSERVABLE_FORCE_ELEC_IDLE }] 20.000
    Info (332110): set_min_delay -from [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|rx_pcs_rxfound_wire[0] }] 0.000
    Info (332110): set_max_delay -from [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|rx_pcs_rxfound_wire[0] }] 20.000
    Info (332110): set_min_delay -from [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|tx_rxdetectvalidout[0] }] 0.000
    Info (332110): set_max_delay -from [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|tx_rxdetectvalidout[0] }] 20.000
    Info (332110): set_min_delay -to [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|transmit_pcs0~OBSERVABLE_DIGITAL_RESET }] 0.000
    Info (332110): set_max_delay -to [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|transmit_pcs0~OBSERVABLE_DIGITAL_RESET }] 20.000
    Info (332110): set_min_delay -to [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|transmit_pcs0~OBSERVABLEQUADRESET }] 0.000
    Info (332110): set_max_delay -to [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|transmit_pcs0~OBSERVABLEQUADRESET }] 20.000
    Info (332110): set_min_delay -to [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|transmit_pma1~OBSERVABLE_TX_DET_RX }] 0.000
    Info (332110): set_max_delay -to [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|transmit_pma1~OBSERVABLE_TX_DET_RX }] 20.000
    Info (332110): set_min_delay -to [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|transmit_pma1~OBSERVABLE_FORCE_ELEC_IDLE }] 0.000
    Info (332110): set_max_delay -to [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|transmit_pma1~OBSERVABLE_FORCE_ELEC_IDLE }] 20.000
    Info (332110): set_min_delay -from [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|rx_pcs_rxfound_wire[2] }] 0.000
    Info (332110): set_max_delay -from [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|rx_pcs_rxfound_wire[2] }] 20.000
    Info (332110): set_min_delay -from [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|tx_rxdetectvalidout[1] }] 0.000
    Info (332110): set_max_delay -from [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|tx_rxdetectvalidout[1] }] 20.000
    Info (332110): set_min_delay -to [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|transmit_pcs1~OBSERVABLE_DIGITAL_RESET }] 0.000
    Info (332110): set_max_delay -to [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|transmit_pcs1~OBSERVABLE_DIGITAL_RESET }] 20.000
    Info (332110): set_min_delay -to [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|transmit_pcs1~OBSERVABLEQUADRESET }] 0.000
    Info (332110): set_max_delay -to [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|transmit_pcs1~OBSERVABLEQUADRESET }] 20.000
Info (332099):  You called derive_pll_clocks. User-defined clock found on pll: ALTPLL50I50O125O250O_inst|altpll_component|auto_generated|pll1|clk[0]. Original clock has priority over derived pll clocks. No clocks added to this pll.
Info (332099):  You called derive_pll_clocks. User-defined clock found on pll: ALTPLL50I50O125O250O_inst|altpll_component|auto_generated|pll1|clk[1]. Original clock has priority over derived pll clocks. No clocks added to this pll.
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Warning (332174): Ignored filter at DE4Gen2x8If128.sdc(63): refclk*clkout could not be matched with a clock File: /home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/constr/DE4Gen2x8If128.sdc Line: 63
Warning (332054): Assignment set_clock_groups is accepted but has some problems at DE4Gen2x8If128.sdc(63): Argument -group with value [get_clocks { refclk*clkout }] contains zero elements File: /home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/constr/DE4Gen2x8If128.sdc Line: 63
    Info (332050): set_clock_groups -exclusive -group [get_clocks { refclk*clkout }] -group [get_clocks { *div0*coreclkout}] File: /home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/constr/DE4Gen2x8If128.sdc Line: 63
Info (332104): Reading SDC File: '../ip/PCIeGen2x8If128.sdc'
Warning (332174): Ignored filter at PCIeGen2x8If128.sdc(3): refclk could not be matched with a port or pin or register or keeper or net or combinational node or node File: /home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/PCIeGen2x8If128.sdc Line: 3
Warning (332049): Ignored create_clock at PCIeGen2x8If128.sdc(3): Argument <targets> is not an object ID File: /home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/PCIeGen2x8If128.sdc Line: 3
    Info (332050): create_clock -period "100 MHz" -name {refclk} {refclk} File: /home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/PCIeGen2x8If128.sdc Line: 3
Warning (332174): Ignored filter at PCIeGen2x8If128.sdc(4): fixedclk_serdes could not be matched with a port or pin or register or keeper or net or combinational node or node File: /home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/PCIeGen2x8If128.sdc Line: 4
Warning (332049): Ignored create_clock at PCIeGen2x8If128.sdc(4): Argument <targets> is not an object ID File: /home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/PCIeGen2x8If128.sdc Line: 4
    Info (332050): create_clock -period "100 MHz" -name {fixedclk_serdes} {fixedclk_serdes} File: /home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/PCIeGen2x8If128.sdc Line: 4
Warning (332174): Ignored filter at PCIeGen2x8If128.sdc(6): *hssi_pcie_hip|testin[*] could not be matched with a pin File: /home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/PCIeGen2x8If128.sdc Line: 6
Warning (332049): Ignored set_false_path at PCIeGen2x8If128.sdc(6): Argument <to> is an empty collection File: /home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/PCIeGen2x8If128.sdc Line: 6
    Info (332050): set_false_path -to [get_pins -hierarchical {*hssi_pcie_hip|testin[*]} ] File: /home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/PCIeGen2x8If128.sdc Line: 6
Warning (332174): Ignored filter at PCIeGen2x8If128.sdc(17): *|PCIeGen2x8If128_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_wr could not be matched with a keeper File: /home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/PCIeGen2x8If128.sdc Line: 17
Warning (332049): Ignored set_multicycle_path at PCIeGen2x8If128.sdc(17): Argument <from> is an empty collection File: /home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/PCIeGen2x8If128.sdc Line: 17
    Info (332050): set_multicycle_path -end -setup -from [get_keepers {*|PCIeGen2x8If128_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_wr}] 2 File: /home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/PCIeGen2x8If128.sdc Line: 17
Warning (332049): Ignored set_multicycle_path at PCIeGen2x8If128.sdc(18): Argument <from> is an empty collection File: /home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/PCIeGen2x8If128.sdc Line: 18
    Info (332050): set_multicycle_path -end -hold  -from [get_keepers {*|PCIeGen2x8If128_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_wr}] 1 File: /home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/PCIeGen2x8If128.sdc Line: 18
Warning (332174): Ignored filter at PCIeGen2x8If128.sdc(19): *|PCIeGen2x8If128_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl[*] could not be matched with a keeper File: /home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/PCIeGen2x8If128.sdc Line: 19
Warning (332049): Ignored set_multicycle_path at PCIeGen2x8If128.sdc(19): Argument <from> is an empty collection File: /home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/PCIeGen2x8If128.sdc Line: 19
    Info (332050): set_multicycle_path -end -setup -from [get_keepers {*|PCIeGen2x8If128_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl[*]}] 3 File: /home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/PCIeGen2x8If128.sdc Line: 19
Warning (332049): Ignored set_multicycle_path at PCIeGen2x8If128.sdc(20): Argument <from> is an empty collection File: /home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/PCIeGen2x8If128.sdc Line: 20
    Info (332050): set_multicycle_path -end -hold  -from [get_keepers {*|PCIeGen2x8If128_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl[*]}] 2 File: /home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/PCIeGen2x8If128.sdc Line: 20
Warning (332174): Ignored filter at PCIeGen2x8If128.sdc(22): *|PCIeGen2x8If128_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_sts_wr could not be matched with a keeper File: /home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/PCIeGen2x8If128.sdc Line: 22
Warning (332049): Ignored set_multicycle_path at PCIeGen2x8If128.sdc(22): Argument <from> is an empty collection File: /home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/PCIeGen2x8If128.sdc Line: 22
    Info (332050): set_multicycle_path -end -setup -from [get_keepers {*|PCIeGen2x8If128_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_sts_wr}] 2 File: /home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/PCIeGen2x8If128.sdc Line: 22
Warning (332049): Ignored set_multicycle_path at PCIeGen2x8If128.sdc(23): Argument <from> is an empty collection File: /home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/PCIeGen2x8If128.sdc Line: 23
    Info (332050): set_multicycle_path -end -hold  -from [get_keepers {*|PCIeGen2x8If128_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_sts_wr}] 1 File: /home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/PCIeGen2x8If128.sdc Line: 23
Warning (332174): Ignored filter at PCIeGen2x8If128.sdc(24): *|PCIeGen2x8If128_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_sts[*] could not be matched with a keeper File: /home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/PCIeGen2x8If128.sdc Line: 24
Warning (332049): Ignored set_multicycle_path at PCIeGen2x8If128.sdc(24): Argument <from> is an empty collection File: /home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/PCIeGen2x8If128.sdc Line: 24
    Info (332050): set_multicycle_path -end -setup -from [get_keepers {*|PCIeGen2x8If128_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_sts[*]}] 3 File: /home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/PCIeGen2x8If128.sdc Line: 24
Warning (332049): Ignored set_multicycle_path at PCIeGen2x8If128.sdc(25): Argument <from> is an empty collection File: /home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/PCIeGen2x8If128.sdc Line: 25
    Info (332050): set_multicycle_path -end -hold  -from [get_keepers {*|PCIeGen2x8If128_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_sts[*]}] 2 File: /home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/PCIeGen2x8If128.sdc Line: 25
Warning (332060): Node: riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|rd_ptr_empty:rdPtrEmpty|rRdPtr[8] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|async_cmp:asyncCompare|rDir is being clocked by riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|rd_ptr_empty:rdPtrEmpty|rRdPtr[8]
Warning (332060): Node: riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_channel_gate_128:gate|async_fifo:fifo|rd_ptr_empty:rdPtrEmpty|rRdPtr[2] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_channel_gate_128:gate|async_fifo:fifo|async_cmp:asyncCompare|rDir is being clocked by riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_channel_gate_128:gate|async_fifo:fifo|rd_ptr_empty:rdPtrEmpty|rRdPtr[2]
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: ALTPLL50I50O125O250O_inst|altpll_component|auto_generated|pll1  from: inclk[0]  to: observablevcoout
    Info (332098): Cell: altgx_inst|ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv_component|calibration|pd0_det|pd_xor~0  from: datae  to: combout
    Info (332098): Cell: altgx_inst|ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv_component|calibration|pd0_det|pd_xor~0  from: dataf  to: combout
    Info (332098): Cell: altgx_inst|ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv_component|calibration|pd180_det|pd_xor~0  from: datae  to: combout
    Info (332098): Cell: altgx_inst|ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv_component|calibration|pd180_det|pd_xor~0  from: dataf  to: combout
    Info (332098): Cell: altgx_inst|ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv_component|calibration|pd270_det|pd_xor~0  from: datac  to: combout
    Info (332098): Cell: altgx_inst|ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv_component|calibration|pd270_det|pd_xor~0  from: dataf  to: combout
    Info (332098): Cell: altgx_inst|ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv_component|calibration|pd90_det|pd_xor~0  from: datae  to: combout
    Info (332098): Cell: altgx_inst|ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv_component|calibration|pd90_det|pd_xor~0  from: dataf  to: combout
    Info (332098): From: pcie_inst|serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|cent_unit0|dpclk  to: PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|wire_cent_unit0_dprioout
    Info (332098): From: pcie_inst|serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|cent_unit1|dpclk  to: PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|wire_cent_unit1_dprioout
    Info (332098): Cell: pcie_inst|serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|receive_pma0  from: deserclock[0]  to: clockout
    Info (332098): Cell: pcie_inst|serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|receive_pma1  from: deserclock[0]  to: clockout
    Info (332098): Cell: pcie_inst|serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|receive_pma2  from: deserclock[0]  to: clockout
    Info (332098): Cell: pcie_inst|serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|receive_pma3  from: deserclock[0]  to: clockout
    Info (332098): Cell: pcie_inst|serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|receive_pma4  from: deserclock[0]  to: clockout
    Info (332098): Cell: pcie_inst|serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|receive_pma5  from: deserclock[0]  to: clockout
    Info (332098): Cell: pcie_inst|serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|receive_pma6  from: deserclock[0]  to: clockout
    Info (332098): Cell: pcie_inst|serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|receive_pma7  from: deserclock[0]  to: clockout
    Info (332098): From: pcie_inst|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|pldclk  to: PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|reset_status
    Info (332098): From: pcie_inst|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|pllfixedclk  to: PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_sts_wr_hip
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 900mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -0.324
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.324              -5.642 pcie_inst|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout 
    Info (332119):     1.294               0.000 pcie_inst|serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|central_clk_div0|coreclkout 
    Info (332119):     7.373               0.000 clk125 
    Info (332119):     9.870               0.000 clk50 
    Info (332119):    10.624               0.000 n/a 
    Info (332119):    44.033               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is -0.398
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.398              -0.398 pcie_inst|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout 
    Info (332119):     0.257               0.000 clk125 
    Info (332119):     0.266               0.000 clk50 
    Info (332119):     0.285               0.000 altera_reserved_tck 
    Info (332119):     0.530               0.000 pcie_inst|serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|central_clk_div0|coreclkout 
    Info (332119):     1.392               0.000 n/a 
Info (332146): Worst-case recovery slack is 0.740
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.740               0.000 pcie_inst|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout 
    Info (332119):    94.284               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 0.452
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.452               0.000 pcie_inst|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout 
    Info (332119):     0.707               0.000 altera_reserved_tck 
Info (332146): Worst-case minimum pulse width slack is 0.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.000               0.000 clk50 
    Info (332119):     0.154               0.000 pcie_inst|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout 
    Info (332119):     0.420               0.000 pcie_inst|serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|central_clk_div0|coreclkout 
    Info (332119):     0.834               0.000 pcie_inst|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|pllfixedclk 
    Info (332119):     1.000               0.000 pcie_inst|serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|central_clk_div0|rateswitchbaseclock 
    Info (332119):     3.431               0.000 clk125 
    Info (332119):     5.000               0.000 refclk 
    Info (332119):     9.439               0.000 alt_cal_edge_detect_ff0_clk 
    Info (332119):     9.439               0.000 alt_cal_edge_detect_ff1_clk 
    Info (332119):     9.465               0.000 alt_cal_edge_detect_ff0q_clk 
    Info (332119):     9.471               0.000 alt_cal_edge_detect_ff1q_clk 
    Info (332119):     9.951               0.000 OSCILLATOR_CLK 
    Info (332119):    49.241               0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 15 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 15
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 6.380 ns
    Info (332114): 
Info: Analyzing Slow 900mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Warning (332060): Node: riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|rd_ptr_empty:rdPtrEmpty|rRdPtr[8] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|async_cmp:asyncCompare|rDir is being clocked by riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|rd_ptr_empty:rdPtrEmpty|rRdPtr[8]
Warning (332060): Node: riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_channel_gate_128:gate|async_fifo:fifo|rd_ptr_empty:rdPtrEmpty|rRdPtr[2] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_channel_gate_128:gate|async_fifo:fifo|async_cmp:asyncCompare|rDir is being clocked by riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_channel_gate_128:gate|async_fifo:fifo|rd_ptr_empty:rdPtrEmpty|rRdPtr[2]
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: ALTPLL50I50O125O250O_inst|altpll_component|auto_generated|pll1  from: inclk[0]  to: observablevcoout
    Info (332098): Cell: altgx_inst|ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv_component|calibration|pd0_det|pd_xor~0  from: datae  to: combout
    Info (332098): Cell: altgx_inst|ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv_component|calibration|pd0_det|pd_xor~0  from: dataf  to: combout
    Info (332098): Cell: altgx_inst|ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv_component|calibration|pd180_det|pd_xor~0  from: datae  to: combout
    Info (332098): Cell: altgx_inst|ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv_component|calibration|pd180_det|pd_xor~0  from: dataf  to: combout
    Info (332098): Cell: altgx_inst|ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv_component|calibration|pd270_det|pd_xor~0  from: datac  to: combout
    Info (332098): Cell: altgx_inst|ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv_component|calibration|pd270_det|pd_xor~0  from: dataf  to: combout
    Info (332098): Cell: altgx_inst|ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv_component|calibration|pd90_det|pd_xor~0  from: datae  to: combout
    Info (332098): Cell: altgx_inst|ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv_component|calibration|pd90_det|pd_xor~0  from: dataf  to: combout
    Info (332098): From: pcie_inst|serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|cent_unit0|dpclk  to: PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|wire_cent_unit0_dprioout
    Info (332098): From: pcie_inst|serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|cent_unit1|dpclk  to: PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|wire_cent_unit1_dprioout
    Info (332098): Cell: pcie_inst|serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|receive_pma0  from: deserclock[0]  to: clockout
    Info (332098): Cell: pcie_inst|serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|receive_pma1  from: deserclock[0]  to: clockout
    Info (332098): Cell: pcie_inst|serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|receive_pma2  from: deserclock[0]  to: clockout
    Info (332098): Cell: pcie_inst|serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|receive_pma3  from: deserclock[0]  to: clockout
    Info (332098): Cell: pcie_inst|serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|receive_pma4  from: deserclock[0]  to: clockout
    Info (332098): Cell: pcie_inst|serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|receive_pma5  from: deserclock[0]  to: clockout
    Info (332098): Cell: pcie_inst|serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|receive_pma6  from: deserclock[0]  to: clockout
    Info (332098): Cell: pcie_inst|serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|receive_pma7  from: deserclock[0]  to: clockout
    Info (332098): From: pcie_inst|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|pldclk  to: PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|reset_status
    Info (332098): From: pcie_inst|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|pllfixedclk  to: PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_sts_wr_hip
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -0.217
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.217              -3.145 pcie_inst|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout 
    Info (332119):     1.316               0.000 pcie_inst|serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|central_clk_div0|coreclkout 
    Info (332119):     7.399               0.000 clk125 
    Info (332119):     9.908               0.000 clk50 
    Info (332119):    11.174               0.000 n/a 
    Info (332119):    44.359               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is -0.384
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.384              -0.384 pcie_inst|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout 
    Info (332119):     0.247               0.000 clk125 
    Info (332119):     0.253               0.000 clk50 
    Info (332119):     0.279               0.000 altera_reserved_tck 
    Info (332119):     0.513               0.000 pcie_inst|serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|central_clk_div0|coreclkout 
    Info (332119):     1.365               0.000 n/a 
Info (332146): Worst-case recovery slack is 0.873
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.873               0.000 pcie_inst|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout 
    Info (332119):    94.586               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 0.438
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.438               0.000 pcie_inst|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout 
    Info (332119):     0.674               0.000 altera_reserved_tck 
Info (332146): Worst-case minimum pulse width slack is 0.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.000               0.000 clk50 
    Info (332119):     0.154               0.000 pcie_inst|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout 
    Info (332119):     0.409               0.000 pcie_inst|serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|central_clk_div0|coreclkout 
    Info (332119):     0.811               0.000 pcie_inst|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|pllfixedclk 
    Info (332119):     1.000               0.000 pcie_inst|serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|central_clk_div0|rateswitchbaseclock 
    Info (332119):     3.433               0.000 clk125 
    Info (332119):     5.000               0.000 refclk 
    Info (332119):     9.445               0.000 alt_cal_edge_detect_ff0_clk 
    Info (332119):     9.445               0.000 alt_cal_edge_detect_ff1_clk 
    Info (332119):     9.455               0.000 alt_cal_edge_detect_ff0q_clk 
    Info (332119):     9.469               0.000 alt_cal_edge_detect_ff1q_clk 
    Info (332119):     9.962               0.000 OSCILLATOR_CLK 
    Info (332119):    49.236               0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 15 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 15
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 6.427 ns
    Info (332114): 
Info: Analyzing Fast 900mV 0C Model
Warning (332060): Node: riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|rd_ptr_empty:rdPtrEmpty|rRdPtr[8] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|async_cmp:asyncCompare|rDir is being clocked by riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|rd_ptr_empty:rdPtrEmpty|rRdPtr[8]
Warning (332060): Node: riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_channel_gate_128:gate|async_fifo:fifo|rd_ptr_empty:rdPtrEmpty|rRdPtr[2] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_channel_gate_128:gate|async_fifo:fifo|async_cmp:asyncCompare|rDir is being clocked by riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_channel_gate_128:gate|async_fifo:fifo|rd_ptr_empty:rdPtrEmpty|rRdPtr[2]
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: ALTPLL50I50O125O250O_inst|altpll_component|auto_generated|pll1  from: inclk[0]  to: observablevcoout
    Info (332098): Cell: altgx_inst|ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv_component|calibration|pd0_det|pd_xor~0  from: datae  to: combout
    Info (332098): Cell: altgx_inst|ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv_component|calibration|pd0_det|pd_xor~0  from: dataf  to: combout
    Info (332098): Cell: altgx_inst|ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv_component|calibration|pd180_det|pd_xor~0  from: datae  to: combout
    Info (332098): Cell: altgx_inst|ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv_component|calibration|pd180_det|pd_xor~0  from: dataf  to: combout
    Info (332098): Cell: altgx_inst|ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv_component|calibration|pd270_det|pd_xor~0  from: datac  to: combout
    Info (332098): Cell: altgx_inst|ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv_component|calibration|pd270_det|pd_xor~0  from: dataf  to: combout
    Info (332098): Cell: altgx_inst|ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv_component|calibration|pd90_det|pd_xor~0  from: datae  to: combout
    Info (332098): Cell: altgx_inst|ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv_component|calibration|pd90_det|pd_xor~0  from: dataf  to: combout
    Info (332098): From: pcie_inst|serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|cent_unit0|dpclk  to: PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|wire_cent_unit0_dprioout
    Info (332098): From: pcie_inst|serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|cent_unit1|dpclk  to: PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|wire_cent_unit1_dprioout
    Info (332098): Cell: pcie_inst|serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|receive_pma0  from: deserclock[0]  to: clockout
    Info (332098): Cell: pcie_inst|serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|receive_pma1  from: deserclock[0]  to: clockout
    Info (332098): Cell: pcie_inst|serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|receive_pma2  from: deserclock[0]  to: clockout
    Info (332098): Cell: pcie_inst|serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|receive_pma3  from: deserclock[0]  to: clockout
    Info (332098): Cell: pcie_inst|serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|receive_pma4  from: deserclock[0]  to: clockout
    Info (332098): Cell: pcie_inst|serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|receive_pma5  from: deserclock[0]  to: clockout
    Info (332098): Cell: pcie_inst|serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|receive_pma6  from: deserclock[0]  to: clockout
    Info (332098): Cell: pcie_inst|serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|receive_pma7  from: deserclock[0]  to: clockout
    Info (332098): From: pcie_inst|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|pldclk  to: PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|reset_status
    Info (332098): From: pcie_inst|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|pllfixedclk  to: PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_sts_wr_hip
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 0.362
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.362               0.000 pcie_inst|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout 
    Info (332119):     1.608               0.000 pcie_inst|serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|central_clk_div0|coreclkout 
    Info (332119):     7.661               0.000 clk125 
    Info (332119):    13.873               0.000 n/a 
    Info (332119):    14.712               0.000 clk50 
    Info (332119):    46.701               0.000 altera_reserved_tck 
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case hold slack is -0.251
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.251              -0.251 pcie_inst|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout 
    Info (332119):     0.141               0.000 clk125 
    Info (332119):     0.147               0.000 clk50 
    Info (332119):     0.163               0.000 altera_reserved_tck 
    Info (332119):     0.301               0.000 pcie_inst|serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|central_clk_div0|coreclkout 
    Info (332119):     0.876               0.000 n/a 
Info (332146): Worst-case recovery slack is 2.064
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     2.064               0.000 pcie_inst|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout 
    Info (332119):    96.466               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 0.264
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.264               0.000 pcie_inst|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout 
    Info (332119):     0.403               0.000 altera_reserved_tck 
Info (332146): Worst-case minimum pulse width slack is 0.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.000               0.000 clk50 
    Info (332119):     0.154               0.000 pcie_inst|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout 
    Info (332119):     0.622               0.000 pcie_inst|serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|central_clk_div0|coreclkout 
    Info (332119):     0.901               0.000 pcie_inst|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|pllfixedclk 
    Info (332119):     1.000               0.000 pcie_inst|serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|central_clk_div0|rateswitchbaseclock 
    Info (332119):     3.625               0.000 clk125 
    Info (332119):     5.000               0.000 refclk 
    Info (332119):     9.637               0.000 alt_cal_edge_detect_ff0_clk 
    Info (332119):     9.637               0.000 alt_cal_edge_detect_ff1_clk 
    Info (332119):     9.655               0.000 alt_cal_edge_detect_ff0q_clk 
    Info (332119):     9.656               0.000 alt_cal_edge_detect_ff1q_clk 
    Info (332119):     9.693               0.000 OSCILLATOR_CLK 
    Info (332119):    49.119               0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 15 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 15
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 7.062 ns
    Info (332114): 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 32 warnings
    Info: Peak virtual memory: 1636 megabytes
    Info: Processing ended: Wed Aug 29 18:36:48 2018
    Info: Elapsed time: 00:00:21
    Info: Total CPU time (on all processors): 00:00:33


