{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1498451014991 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition " "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1498451014992 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 26 01:23:33 2017 " "Processing started: Mon Jun 26 01:23:33 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1498451014992 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1498451014992 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta DE2Gen1x1If64 -c DE2Gen1x1If64 " "Command: quartus_sta DE2Gen1x1If64 -c DE2Gen1x1If64" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1498451014992 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #3" {  } {  } 0 0 "qsta_default_script.tcl version: #3" 0 0 "Quartus II" 0 0 1498451016852 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "de2i_150_qsys_pcie " "Ignored assignments for entity \"de2i_150_qsys_pcie\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity de2i_150_qsys_pcie -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity de2i_150_qsys_pcie -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1498451018174 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity de2i_150_qsys_pcie -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity de2i_150_qsys_pcie -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1498451018174 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity de2i_150_qsys_pcie -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity de2i_150_qsys_pcie -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1498451018174 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity de2i_150_qsys_pcie -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity de2i_150_qsys_pcie -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1498451018174 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity de2i_150_qsys_pcie -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity de2i_150_qsys_pcie -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1498451018174 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity de2i_150_qsys_pcie -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity de2i_150_qsys_pcie -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1498451018174 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity de2i_150_qsys_pcie -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity de2i_150_qsys_pcie -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1498451018174 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity de2i_150_qsys_pcie -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity de2i_150_qsys_pcie -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1498451018174 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity de2i_150_qsys_pcie -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity de2i_150_qsys_pcie -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1498451018174 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity de2i_150_qsys_pcie -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity de2i_150_qsys_pcie -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1498451018174 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity de2i_150_qsys_pcie -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity de2i_150_qsys_pcie -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1498451018174 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity de2i_150_qsys_pcie -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity de2i_150_qsys_pcie -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1498451018174 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity de2i_150_qsys_pcie -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity de2i_150_qsys_pcie -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1498451018174 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity de2i_150_qsys_pcie -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity de2i_150_qsys_pcie -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1498451018174 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity de2i_150_qsys_pcie -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity de2i_150_qsys_pcie -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1498451018174 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity de2i_150_qsys_pcie -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity de2i_150_qsys_pcie -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1498451018174 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity de2i_150_qsys_pcie -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity de2i_150_qsys_pcie -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1498451018174 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity de2i_150_qsys_pcie -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity de2i_150_qsys_pcie -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1498451018174 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity de2i_150_qsys_pcie -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity de2i_150_qsys_pcie -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1498451018174 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity de2i_150_qsys_pcie -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity de2i_150_qsys_pcie -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1498451018174 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity de2i_150_qsys_pcie -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity de2i_150_qsys_pcie -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1498451018174 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity de2i_150_qsys_pcie -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity de2i_150_qsys_pcie -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1498451018174 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity de2i_150_qsys_pcie -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity de2i_150_qsys_pcie -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1498451018174 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity de2i_150_qsys_pcie -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity de2i_150_qsys_pcie -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1498451018174 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1498451018174 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1498451018319 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1498451018345 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1498451018490 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1498451018490 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_9rj1 " "Entity dcfifo_9rj1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_ue9:dffpipe17\|dffe18a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_ue9:dffpipe17\|dffe18a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1498451021531 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_re9:dffpipe14\|dffe15a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_re9:dffpipe14\|dffe15a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1498451021531 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1498451021531 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_vgk1 " "Entity dcfifo_vgk1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_te9:dffpipe15\|dffe16a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_te9:dffpipe15\|dffe16a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1498451021531 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_se9:dffpipe12\|dffe13a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_se9:dffpipe12\|dffe13a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1498451021531 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1498451021531 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Quartus II" 0 -1 1498451021531 ""}
{ "Info" "ISTA_SDC_FOUND" "../constr/DE2Gen1x1If64.sdc " "Reading SDC File: '../constr/DE2Gen1x1If64.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1498451021785 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2Gen1x1If64.sdc 16 *\|altpll_component\|auto_generated\|wire_pll1_clk\[2\] net " "Ignored filter at DE2Gen1x1If64.sdc(16): *\|altpll_component\|auto_generated\|wire_pll1_clk\[2\] could not be matched with a net" {  } { { "/home/laoj2/tg/FPGA/riffa/altera/de2i/DE2Gen1x1If64/constr/DE2Gen1x1If64.sdc" "" { Text "/home/laoj2/tg/FPGA/riffa/altera/de2i/DE2Gen1x1If64/constr/DE2Gen1x1If64.sdc" 16 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1498451022013 ""}
{ "Critical Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock DE2Gen1x1If64.sdc 16 Argument <targets> is an empty collection " "Ignored create_generated_clock at DE2Gen1x1If64.sdc(16): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_generated_clock -name clk250 -multiply_by 5 -source \[get_ports \{CLK1_50\}\] \[get_nets \{*\|altpll_component\|auto_generated\|wire_pll1_clk\[2\]\}\] " "create_generated_clock -name clk250 -multiply_by 5 -source \[get_ports \{CLK1_50\}\] \[get_nets \{*\|altpll_component\|auto_generated\|wire_pll1_clk\[2\]\}\]" {  } { { "/home/laoj2/tg/FPGA/riffa/altera/de2i/DE2Gen1x1If64/constr/DE2Gen1x1If64.sdc" "" { Text "/home/laoj2/tg/FPGA/riffa/altera/de2i/DE2Gen1x1If64/constr/DE2Gen1x1If64.sdc" 16 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1498451022014 ""}  } { { "/home/laoj2/tg/FPGA/riffa/altera/de2i/DE2Gen1x1If64/constr/DE2Gen1x1If64.sdc" "" { Text "/home/laoj2/tg/FPGA/riffa/altera/de2i/DE2Gen1x1If64/constr/DE2Gen1x1If64.sdc" 16 -1 0 } }  } 1 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1498451022014 ""}
{ "Info" "ISTA_CLOCK_ALREADY_EXISTS_ON_PLL" "ALTPLL50I50O125O250O_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " " You called derive_pll_clocks. User-defined clock found on pll: ALTPLL50I50O125O250O_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]. Original clock has priority over derived pll clocks. No clocks added to this pll." {  } {  } 0 332099 " You called derive_pll_clocks. User-defined clock found on pll: %1!s!. Original clock has priority over derived pll clocks. No clocks added to this pll." 0 0 "Quartus II" 0 -1 1498451022022 ""}
{ "Info" "ISTA_CLOCK_ALREADY_EXISTS_ON_PLL" "ALTPLL50I50O125O250O_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " " You called derive_pll_clocks. User-defined clock found on pll: ALTPLL50I50O125O250O_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]. Original clock has priority over derived pll clocks. No clocks added to this pll." {  } {  } 0 332099 " You called derive_pll_clocks. User-defined clock found on pll: %1!s!. Original clock has priority over derived pll clocks. No clocks added to this pll." 0 0 "Quartus II" 0 -1 1498451022023 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pcie_inst\|serdes\|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component\|transmit_pcs0\|localrefclk\} -duty_cycle 50.00 -name \{pcie_inst\|serdes\|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component\|transmit_pcs0\|hiptxclkout\} \{pcie_inst\|serdes\|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component\|transmit_pcs0\|hiptxclkout\} " "create_generated_clock -source \{pcie_inst\|serdes\|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component\|transmit_pcs0\|localrefclk\} -duty_cycle 50.00 -name \{pcie_inst\|serdes\|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component\|transmit_pcs0\|hiptxclkout\} \{pcie_inst\|serdes\|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component\|transmit_pcs0\|hiptxclkout\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1498451022025 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pcie_inst\|serdes\|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component\|transmit_pcs0\|hiptxclkout\} -divide_by 2 -duty_cycle 50.00 -name \{pcie_inst\|wrapper\|altpcie_hip_pipen1b_inst\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0\} \{pcie_inst\|wrapper\|altpcie_hip_pipen1b_inst\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0\} " "create_generated_clock -source \{pcie_inst\|serdes\|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component\|transmit_pcs0\|hiptxclkout\} -divide_by 2 -duty_cycle 50.00 -name \{pcie_inst\|wrapper\|altpcie_hip_pipen1b_inst\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0\} \{pcie_inst\|wrapper\|altpcie_hip_pipen1b_inst\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1498451022025 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pcie_inst\|wrapper\|altpcie_hip_pipen1b_inst\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0\} -duty_cycle 50.00 -name \{pcie_inst\|wrapper\|altpcie_hip_pipen1b_inst\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout\} \{pcie_inst\|wrapper\|altpcie_hip_pipen1b_inst\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout\} " "create_generated_clock -source \{pcie_inst\|wrapper\|altpcie_hip_pipen1b_inst\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0\} -duty_cycle 50.00 -name \{pcie_inst\|wrapper\|altpcie_hip_pipen1b_inst\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout\} \{pcie_inst\|wrapper\|altpcie_hip_pipen1b_inst\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1498451022025 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pcie_inst\|serdes\|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component\|pll0\|auto_generated\|pll1\|clk\[1\]\} -duty_cycle 50.00 -name \{pcie_inst\|serdes\|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component\|transmit_pma0\|clockout\} \{pcie_inst\|serdes\|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component\|transmit_pma0\|clockout\} " "create_generated_clock -source \{pcie_inst\|serdes\|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component\|pll0\|auto_generated\|pll1\|clk\[1\]\} -duty_cycle 50.00 -name \{pcie_inst\|serdes\|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component\|transmit_pma0\|clockout\} \{pcie_inst\|serdes\|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component\|transmit_pma0\|clockout\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1498451022025 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pcie_inst\|serdes\|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component\|pll0\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -multiply_by 25 -duty_cycle 50.00 -name \{pcie_inst\|serdes\|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component\|pll0\|auto_generated\|pll1\|icdrclk\} \{pcie_inst\|serdes\|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component\|pll0\|auto_generated\|pll1\|icdrclk\} " "create_generated_clock -source \{pcie_inst\|serdes\|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component\|pll0\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -multiply_by 25 -duty_cycle 50.00 -name \{pcie_inst\|serdes\|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component\|pll0\|auto_generated\|pll1\|icdrclk\} \{pcie_inst\|serdes\|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component\|pll0\|auto_generated\|pll1\|icdrclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1498451022025 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pcie_inst\|serdes\|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component\|pll0\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -multiply_by 25 -duty_cycle 50.00 -name \{pcie_inst\|serdes\|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component\|pll0\|auto_generated\|pll1\|clk\[0\]\} \{pcie_inst\|serdes\|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component\|pll0\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{pcie_inst\|serdes\|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component\|pll0\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -multiply_by 25 -duty_cycle 50.00 -name \{pcie_inst\|serdes\|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component\|pll0\|auto_generated\|pll1\|clk\[0\]\} \{pcie_inst\|serdes\|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component\|pll0\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1498451022025 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pcie_inst\|serdes\|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component\|pll0\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -multiply_by 5 -duty_cycle 50.00 -name \{pcie_inst\|serdes\|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component\|pll0\|auto_generated\|pll1\|clk\[1\]\} \{pcie_inst\|serdes\|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component\|pll0\|auto_generated\|pll1\|clk\[1\]\} " "create_generated_clock -source \{pcie_inst\|serdes\|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component\|pll0\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -multiply_by 5 -duty_cycle 50.00 -name \{pcie_inst\|serdes\|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component\|pll0\|auto_generated\|pll1\|clk\[1\]\} \{pcie_inst\|serdes\|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component\|pll0\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1498451022025 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pcie_inst\|serdes\|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component\|pll0\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -multiply_by 5 -duty_cycle 20.00 -name \{pcie_inst\|serdes\|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component\|pll0\|auto_generated\|pll1\|clk\[2\]\} \{pcie_inst\|serdes\|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component\|pll0\|auto_generated\|pll1\|clk\[2\]\} " "create_generated_clock -source \{pcie_inst\|serdes\|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component\|pll0\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -multiply_by 5 -duty_cycle 20.00 -name \{pcie_inst\|serdes\|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component\|pll0\|auto_generated\|pll1\|clk\[2\]\} \{pcie_inst\|serdes\|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component\|pll0\|auto_generated\|pll1\|clk\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1498451022025 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pcie_inst\|serdes\|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component\|pll0\|auto_generated\|pll1\|icdrclk\} -divide_by 5 -duty_cycle 50.00 -name \{pcie_inst\|serdes\|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component\|receive_pma0\|clockout\} \{pcie_inst\|serdes\|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component\|receive_pma0\|clockout\} " "create_generated_clock -source \{pcie_inst\|serdes\|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component\|pll0\|auto_generated\|pll1\|icdrclk\} -divide_by 5 -duty_cycle 50.00 -name \{pcie_inst\|serdes\|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component\|receive_pma0\|clockout\} \{pcie_inst\|serdes\|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component\|receive_pma0\|clockout\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1498451022025 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ PCIeGen1x1If64:pcie_inst\|PCIeGen1x1If64_serdes:serdes\|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component\|transmit_pcs0~OBSERVABLE_DIGITAL_RESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ PCIeGen1x1If64:pcie_inst\|PCIeGen1x1If64_serdes:serdes\|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component\|transmit_pcs0~OBSERVABLE_DIGITAL_RESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1498451022025 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ PCIeGen1x1If64:pcie_inst\|PCIeGen1x1If64_serdes:serdes\|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component\|transmit_pcs0~OBSERVABLE_DIGITAL_RESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ PCIeGen1x1If64:pcie_inst\|PCIeGen1x1If64_serdes:serdes\|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component\|transmit_pcs0~OBSERVABLE_DIGITAL_RESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1498451022025 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ PCIeGen1x1If64:pcie_inst\|PCIeGen1x1If64_serdes:serdes\|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component\|transmit_pcs0~OBSERVABLEQUADRESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ PCIeGen1x1If64:pcie_inst\|PCIeGen1x1If64_serdes:serdes\|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component\|transmit_pcs0~OBSERVABLEQUADRESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1498451022025 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ PCIeGen1x1If64:pcie_inst\|PCIeGen1x1If64_serdes:serdes\|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component\|transmit_pcs0~OBSERVABLEQUADRESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ PCIeGen1x1If64:pcie_inst\|PCIeGen1x1If64_serdes:serdes\|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component\|transmit_pcs0~OBSERVABLEQUADRESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1498451022025 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ PCIeGen1x1If64:pcie_inst\|PCIeGen1x1If64_serdes:serdes\|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component\|receive_pcs0~OBSERVABLE_DIGITAL_RESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ PCIeGen1x1If64:pcie_inst\|PCIeGen1x1If64_serdes:serdes\|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component\|receive_pcs0~OBSERVABLE_DIGITAL_RESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1498451022025 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ PCIeGen1x1If64:pcie_inst\|PCIeGen1x1If64_serdes:serdes\|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component\|receive_pcs0~OBSERVABLE_DIGITAL_RESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ PCIeGen1x1If64:pcie_inst\|PCIeGen1x1If64_serdes:serdes\|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component\|receive_pcs0~OBSERVABLE_DIGITAL_RESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1498451022025 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ PCIeGen1x1If64:pcie_inst\|PCIeGen1x1If64_serdes:serdes\|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component\|receive_pcs0~OBSERVABLEQUADRESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ PCIeGen1x1If64:pcie_inst\|PCIeGen1x1If64_serdes:serdes\|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component\|receive_pcs0~OBSERVABLEQUADRESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1498451022025 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ PCIeGen1x1If64:pcie_inst\|PCIeGen1x1If64_serdes:serdes\|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component\|receive_pcs0~OBSERVABLEQUADRESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ PCIeGen1x1If64:pcie_inst\|PCIeGen1x1If64_serdes:serdes\|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component\|receive_pcs0~OBSERVABLEQUADRESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1498451022025 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ PCIeGen1x1If64:pcie_inst\|PCIeGen1x1If64_serdes:serdes\|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component\|cent_unit0~OBSERVABLERXANALOGRESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ PCIeGen1x1If64:pcie_inst\|PCIeGen1x1If64_serdes:serdes\|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component\|cent_unit0~OBSERVABLERXANALOGRESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1498451022025 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ PCIeGen1x1If64:pcie_inst\|PCIeGen1x1If64_serdes:serdes\|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component\|cent_unit0~OBSERVABLERXANALOGRESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ PCIeGen1x1If64:pcie_inst\|PCIeGen1x1If64_serdes:serdes\|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component\|cent_unit0~OBSERVABLERXANALOGRESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1498451022025 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ PCIeGen1x1If64:pcie_inst\|PCIeGen1x1If64_serdes:serdes\|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component\|cent_unit0~OBSERVABLETXDIGITALRESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ PCIeGen1x1If64:pcie_inst\|PCIeGen1x1If64_serdes:serdes\|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component\|cent_unit0~OBSERVABLETXDIGITALRESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1498451022025 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ PCIeGen1x1If64:pcie_inst\|PCIeGen1x1If64_serdes:serdes\|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component\|cent_unit0~OBSERVABLETXDIGITALRESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ PCIeGen1x1If64:pcie_inst\|PCIeGen1x1If64_serdes:serdes\|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component\|cent_unit0~OBSERVABLETXDIGITALRESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1498451022025 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ PCIeGen1x1If64:pcie_inst\|PCIeGen1x1If64_serdes:serdes\|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component\|cent_unit0~OBSERVABLERXDIGITALRESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ PCIeGen1x1If64:pcie_inst\|PCIeGen1x1If64_serdes:serdes\|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component\|cent_unit0~OBSERVABLERXDIGITALRESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1498451022025 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ PCIeGen1x1If64:pcie_inst\|PCIeGen1x1If64_serdes:serdes\|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component\|cent_unit0~OBSERVABLERXDIGITALRESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ PCIeGen1x1If64:pcie_inst\|PCIeGen1x1If64_serdes:serdes\|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component\|cent_unit0~OBSERVABLERXDIGITALRESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1498451022025 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ PCIeGen1x1If64:pcie_inst\|PCIeGen1x1If64_serdes:serdes\|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component\|cent_unit0~OBSERVABLEDPRIODISABLE \}\] 0.000 " "set_min_delay -to \[get_ports \{ PCIeGen1x1If64:pcie_inst\|PCIeGen1x1If64_serdes:serdes\|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component\|cent_unit0~OBSERVABLEDPRIODISABLE \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1498451022025 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ PCIeGen1x1If64:pcie_inst\|PCIeGen1x1If64_serdes:serdes\|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component\|cent_unit0~OBSERVABLEDPRIODISABLE \}\] 20.000 " "set_max_delay -to \[get_ports \{ PCIeGen1x1If64:pcie_inst\|PCIeGen1x1If64_serdes:serdes\|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component\|cent_unit0~OBSERVABLEDPRIODISABLE \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1498451022025 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ PCIeGen1x1If64:pcie_inst\|PCIeGen1x1If64_serdes:serdes\|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component\|cent_unit0~OBSERVABLEDPRIOLOAD \}\] 0.000 " "set_min_delay -to \[get_ports \{ PCIeGen1x1If64:pcie_inst\|PCIeGen1x1If64_serdes:serdes\|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component\|cent_unit0~OBSERVABLEDPRIOLOAD \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1498451022025 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ PCIeGen1x1If64:pcie_inst\|PCIeGen1x1If64_serdes:serdes\|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component\|cent_unit0~OBSERVABLEDPRIOLOAD \}\] 20.000 " "set_max_delay -to \[get_ports \{ PCIeGen1x1If64:pcie_inst\|PCIeGen1x1If64_serdes:serdes\|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component\|cent_unit0~OBSERVABLEDPRIOLOAD \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1498451022025 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ PCIeGen1x1If64:pcie_inst\|PCIeGen1x1If64_serdes:serdes\|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component\|cent_unit0~OBSERVABLEDPRIORESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ PCIeGen1x1If64:pcie_inst\|PCIeGen1x1If64_serdes:serdes\|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component\|cent_unit0~OBSERVABLEDPRIORESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1498451022025 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ PCIeGen1x1If64:pcie_inst\|PCIeGen1x1If64_serdes:serdes\|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component\|cent_unit0~OBSERVABLEDPRIORESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ PCIeGen1x1If64:pcie_inst\|PCIeGen1x1If64_serdes:serdes\|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component\|cent_unit0~OBSERVABLEDPRIORESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1498451022025 ""}  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1498451022025 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Quartus II" 0 -1 1498451022027 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2Gen1x1If64.sdc 22 refclk*clkout clock " "Ignored filter at DE2Gen1x1If64.sdc(22): refclk*clkout could not be matched with a clock" {  } { { "/home/laoj2/tg/FPGA/riffa/altera/de2i/DE2Gen1x1If64/constr/DE2Gen1x1If64.sdc" "" { Text "/home/laoj2/tg/FPGA/riffa/altera/de2i/DE2Gen1x1If64/constr/DE2Gen1x1If64.sdc" 22 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1498451022028 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2Gen1x1If64.sdc 22 *div0*coreclkout clock " "Ignored filter at DE2Gen1x1If64.sdc(22): *div0*coreclkout could not be matched with a clock" {  } { { "/home/laoj2/tg/FPGA/riffa/altera/de2i/DE2Gen1x1If64/constr/DE2Gen1x1If64.sdc" "" { Text "/home/laoj2/tg/FPGA/riffa/altera/de2i/DE2Gen1x1If64/constr/DE2Gen1x1If64.sdc" 22 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1498451022028 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2Gen1x1If64.sdc 23 *central_clk_div0* clock " "Ignored filter at DE2Gen1x1If64.sdc(23): *central_clk_div0* could not be matched with a clock" {  } { { "/home/laoj2/tg/FPGA/riffa/altera/de2i/DE2Gen1x1If64/constr/DE2Gen1x1If64.sdc" "" { Text "/home/laoj2/tg/FPGA/riffa/altera/de2i/DE2Gen1x1If64/constr/DE2Gen1x1If64.sdc" 23 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1498451022029 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2Gen1x1If64.sdc 23 *central_clk_div1* clock " "Ignored filter at DE2Gen1x1If64.sdc(23): *central_clk_div1* could not be matched with a clock" {  } { { "/home/laoj2/tg/FPGA/riffa/altera/de2i/DE2Gen1x1If64/constr/DE2Gen1x1If64.sdc" "" { Text "/home/laoj2/tg/FPGA/riffa/altera/de2i/DE2Gen1x1If64/constr/DE2Gen1x1If64.sdc" 23 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1498451022029 ""}
{ "Info" "ISTA_SDC_FOUND" "../ip/PCIeGen1x1If64.sdc " "Reading SDC File: '../ip/PCIeGen1x1If64.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1498451022256 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "PCIeGen1x1If64.sdc 3 refclk port or pin or register or keeper or net " "Ignored filter at PCIeGen1x1If64.sdc(3): refclk could not be matched with a port or pin or register or keeper or net" {  } { { "/home/laoj2/tg/FPGA/riffa/altera/de2i/DE2Gen1x1If64/ip/PCIeGen1x1If64.sdc" "" { Text "/home/laoj2/tg/FPGA/riffa/altera/de2i/DE2Gen1x1If64/ip/PCIeGen1x1If64.sdc" 3 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1498451022257 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock PCIeGen1x1If64.sdc 3 Argument <targets> is not an object ID " "Ignored create_clock at PCIeGen1x1If64.sdc(3): Argument <targets> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"100 MHz\" -name \{refclk\} \{refclk\} " "create_clock -period \"100 MHz\" -name \{refclk\} \{refclk\}" {  } { { "/home/laoj2/tg/FPGA/riffa/altera/de2i/DE2Gen1x1If64/ip/PCIeGen1x1If64.sdc" "" { Text "/home/laoj2/tg/FPGA/riffa/altera/de2i/DE2Gen1x1If64/ip/PCIeGen1x1If64.sdc" 3 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1498451022257 ""}  } { { "/home/laoj2/tg/FPGA/riffa/altera/de2i/DE2Gen1x1If64/ip/PCIeGen1x1If64.sdc" "" { Text "/home/laoj2/tg/FPGA/riffa/altera/de2i/DE2Gen1x1If64/ip/PCIeGen1x1If64.sdc" 3 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1498451022257 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "PCIeGen1x1If64.sdc 4 fixedclk_serdes port or pin or register or keeper or net " "Ignored filter at PCIeGen1x1If64.sdc(4): fixedclk_serdes could not be matched with a port or pin or register or keeper or net" {  } { { "/home/laoj2/tg/FPGA/riffa/altera/de2i/DE2Gen1x1If64/ip/PCIeGen1x1If64.sdc" "" { Text "/home/laoj2/tg/FPGA/riffa/altera/de2i/DE2Gen1x1If64/ip/PCIeGen1x1If64.sdc" 4 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1498451022257 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock PCIeGen1x1If64.sdc 4 Argument <targets> is not an object ID " "Ignored create_clock at PCIeGen1x1If64.sdc(4): Argument <targets> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"100 MHz\" -name \{fixedclk_serdes\} \{fixedclk_serdes\} " "create_clock -period \"100 MHz\" -name \{fixedclk_serdes\} \{fixedclk_serdes\}" {  } { { "/home/laoj2/tg/FPGA/riffa/altera/de2i/DE2Gen1x1If64/ip/PCIeGen1x1If64.sdc" "" { Text "/home/laoj2/tg/FPGA/riffa/altera/de2i/DE2Gen1x1If64/ip/PCIeGen1x1If64.sdc" 4 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1498451022257 ""}  } { { "/home/laoj2/tg/FPGA/riffa/altera/de2i/DE2Gen1x1If64/ip/PCIeGen1x1If64.sdc" "" { Text "/home/laoj2/tg/FPGA/riffa/altera/de2i/DE2Gen1x1If64/ip/PCIeGen1x1If64.sdc" 4 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1498451022257 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "PCIeGen1x1If64.sdc 6 *hssi_pcie_hip\|testin\[*\] pin " "Ignored filter at PCIeGen1x1If64.sdc(6): *hssi_pcie_hip\|testin\[*\] could not be matched with a pin" {  } { { "/home/laoj2/tg/FPGA/riffa/altera/de2i/DE2Gen1x1If64/ip/PCIeGen1x1If64.sdc" "" { Text "/home/laoj2/tg/FPGA/riffa/altera/de2i/DE2Gen1x1If64/ip/PCIeGen1x1If64.sdc" 6 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1498451022293 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path PCIeGen1x1If64.sdc 6 Argument <to> is an empty collection " "Ignored set_false_path at PCIeGen1x1If64.sdc(6): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_pins -hierarchical \{*hssi_pcie_hip\|testin\[*\]\} \] " "set_false_path -to \[get_pins -hierarchical \{*hssi_pcie_hip\|testin\[*\]\} \]" {  } { { "/home/laoj2/tg/FPGA/riffa/altera/de2i/DE2Gen1x1If64/ip/PCIeGen1x1If64.sdc" "" { Text "/home/laoj2/tg/FPGA/riffa/altera/de2i/DE2Gen1x1If64/ip/PCIeGen1x1If64.sdc" 6 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1498451022293 ""}  } { { "/home/laoj2/tg/FPGA/riffa/altera/de2i/DE2Gen1x1If64/ip/PCIeGen1x1If64.sdc" "" { Text "/home/laoj2/tg/FPGA/riffa/altera/de2i/DE2Gen1x1If64/ip/PCIeGen1x1If64.sdc" 6 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1498451022293 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "PCIeGen1x1If64.sdc 8 *\|PCIeGen1x1If64:*map\|altpcie_rs_serdes:rs_serdes\|busy_altgxb_reconfig_r\[0\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at PCIeGen1x1If64.sdc(8): *\|PCIeGen1x1If64:*map\|altpcie_rs_serdes:rs_serdes\|busy_altgxb_reconfig_r\[0\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "/home/laoj2/tg/FPGA/riffa/altera/de2i/DE2Gen1x1If64/ip/PCIeGen1x1If64.sdc" "" { Text "/home/laoj2/tg/FPGA/riffa/altera/de2i/DE2Gen1x1If64/ip/PCIeGen1x1If64.sdc" 8 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1498451022302 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path PCIeGen1x1If64.sdc 8 Argument <to> is not an object ID " "Ignored set_false_path at PCIeGen1x1If64.sdc(8): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \{*\|PCIeGen1x1If64:*map\|altpcie_rs_serdes:rs_serdes\|busy_altgxb_reconfig_r\[0\]\} " "set_false_path -to \{*\|PCIeGen1x1If64:*map\|altpcie_rs_serdes:rs_serdes\|busy_altgxb_reconfig_r\[0\]\}" {  } { { "/home/laoj2/tg/FPGA/riffa/altera/de2i/DE2Gen1x1If64/ip/PCIeGen1x1If64.sdc" "" { Text "/home/laoj2/tg/FPGA/riffa/altera/de2i/DE2Gen1x1If64/ip/PCIeGen1x1If64.sdc" 8 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1498451022302 ""}  } { { "/home/laoj2/tg/FPGA/riffa/altera/de2i/DE2Gen1x1If64/ip/PCIeGen1x1If64.sdc" "" { Text "/home/laoj2/tg/FPGA/riffa/altera/de2i/DE2Gen1x1If64/ip/PCIeGen1x1If64.sdc" 8 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1498451022302 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "PCIeGen1x1If64.sdc 16 *\|PCIeGen1x1If64_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|tl_cfg_ctl_wr keeper " "Ignored filter at PCIeGen1x1If64.sdc(16): *\|PCIeGen1x1If64_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|tl_cfg_ctl_wr could not be matched with a keeper" {  } { { "/home/laoj2/tg/FPGA/riffa/altera/de2i/DE2Gen1x1If64/ip/PCIeGen1x1If64.sdc" "" { Text "/home/laoj2/tg/FPGA/riffa/altera/de2i/DE2Gen1x1If64/ip/PCIeGen1x1If64.sdc" 16 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1498451022308 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path PCIeGen1x1If64.sdc 16 Argument <from> is an empty collection " "Ignored set_multicycle_path at PCIeGen1x1If64.sdc(16): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -end -setup -from \[get_keepers \{*\|PCIeGen1x1If64_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|tl_cfg_ctl_wr\}\] 2 " "set_multicycle_path -end -setup -from \[get_keepers \{*\|PCIeGen1x1If64_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|tl_cfg_ctl_wr\}\] 2" {  } { { "/home/laoj2/tg/FPGA/riffa/altera/de2i/DE2Gen1x1If64/ip/PCIeGen1x1If64.sdc" "" { Text "/home/laoj2/tg/FPGA/riffa/altera/de2i/DE2Gen1x1If64/ip/PCIeGen1x1If64.sdc" 16 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1498451022308 ""}  } { { "/home/laoj2/tg/FPGA/riffa/altera/de2i/DE2Gen1x1If64/ip/PCIeGen1x1If64.sdc" "" { Text "/home/laoj2/tg/FPGA/riffa/altera/de2i/DE2Gen1x1If64/ip/PCIeGen1x1If64.sdc" 16 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1498451022308 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path PCIeGen1x1If64.sdc 17 Argument <from> is an empty collection " "Ignored set_multicycle_path at PCIeGen1x1If64.sdc(17): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -end -hold  -from \[get_keepers \{*\|PCIeGen1x1If64_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|tl_cfg_ctl_wr\}\] 1 " "set_multicycle_path -end -hold  -from \[get_keepers \{*\|PCIeGen1x1If64_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|tl_cfg_ctl_wr\}\] 1" {  } { { "/home/laoj2/tg/FPGA/riffa/altera/de2i/DE2Gen1x1If64/ip/PCIeGen1x1If64.sdc" "" { Text "/home/laoj2/tg/FPGA/riffa/altera/de2i/DE2Gen1x1If64/ip/PCIeGen1x1If64.sdc" 17 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1498451022309 ""}  } { { "/home/laoj2/tg/FPGA/riffa/altera/de2i/DE2Gen1x1If64/ip/PCIeGen1x1If64.sdc" "" { Text "/home/laoj2/tg/FPGA/riffa/altera/de2i/DE2Gen1x1If64/ip/PCIeGen1x1If64.sdc" 17 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1498451022309 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "PCIeGen1x1If64.sdc 18 *\|PCIeGen1x1If64_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|tl_cfg_ctl\[*\] keeper " "Ignored filter at PCIeGen1x1If64.sdc(18): *\|PCIeGen1x1If64_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|tl_cfg_ctl\[*\] could not be matched with a keeper" {  } { { "/home/laoj2/tg/FPGA/riffa/altera/de2i/DE2Gen1x1If64/ip/PCIeGen1x1If64.sdc" "" { Text "/home/laoj2/tg/FPGA/riffa/altera/de2i/DE2Gen1x1If64/ip/PCIeGen1x1If64.sdc" 18 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1498451022314 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path PCIeGen1x1If64.sdc 18 Argument <from> is an empty collection " "Ignored set_multicycle_path at PCIeGen1x1If64.sdc(18): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -end -setup -from \[get_keepers \{*\|PCIeGen1x1If64_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|tl_cfg_ctl\[*\]\}\] 3 " "set_multicycle_path -end -setup -from \[get_keepers \{*\|PCIeGen1x1If64_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|tl_cfg_ctl\[*\]\}\] 3" {  } { { "/home/laoj2/tg/FPGA/riffa/altera/de2i/DE2Gen1x1If64/ip/PCIeGen1x1If64.sdc" "" { Text "/home/laoj2/tg/FPGA/riffa/altera/de2i/DE2Gen1x1If64/ip/PCIeGen1x1If64.sdc" 18 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1498451022315 ""}  } { { "/home/laoj2/tg/FPGA/riffa/altera/de2i/DE2Gen1x1If64/ip/PCIeGen1x1If64.sdc" "" { Text "/home/laoj2/tg/FPGA/riffa/altera/de2i/DE2Gen1x1If64/ip/PCIeGen1x1If64.sdc" 18 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1498451022315 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path PCIeGen1x1If64.sdc 19 Argument <from> is an empty collection " "Ignored set_multicycle_path at PCIeGen1x1If64.sdc(19): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -end -hold  -from \[get_keepers \{*\|PCIeGen1x1If64_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|tl_cfg_ctl\[*\]\}\] 2 " "set_multicycle_path -end -hold  -from \[get_keepers \{*\|PCIeGen1x1If64_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|tl_cfg_ctl\[*\]\}\] 2" {  } { { "/home/laoj2/tg/FPGA/riffa/altera/de2i/DE2Gen1x1If64/ip/PCIeGen1x1If64.sdc" "" { Text "/home/laoj2/tg/FPGA/riffa/altera/de2i/DE2Gen1x1If64/ip/PCIeGen1x1If64.sdc" 19 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1498451022315 ""}  } { { "/home/laoj2/tg/FPGA/riffa/altera/de2i/DE2Gen1x1If64/ip/PCIeGen1x1If64.sdc" "" { Text "/home/laoj2/tg/FPGA/riffa/altera/de2i/DE2Gen1x1If64/ip/PCIeGen1x1If64.sdc" 19 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1498451022315 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "PCIeGen1x1If64.sdc 21 *\|PCIeGen1x1If64_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|tl_cfg_sts_wr keeper " "Ignored filter at PCIeGen1x1If64.sdc(21): *\|PCIeGen1x1If64_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|tl_cfg_sts_wr could not be matched with a keeper" {  } { { "/home/laoj2/tg/FPGA/riffa/altera/de2i/DE2Gen1x1If64/ip/PCIeGen1x1If64.sdc" "" { Text "/home/laoj2/tg/FPGA/riffa/altera/de2i/DE2Gen1x1If64/ip/PCIeGen1x1If64.sdc" 21 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1498451022321 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path PCIeGen1x1If64.sdc 21 Argument <from> is an empty collection " "Ignored set_multicycle_path at PCIeGen1x1If64.sdc(21): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -end -setup -from \[get_keepers \{*\|PCIeGen1x1If64_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|tl_cfg_sts_wr\}\] 2 " "set_multicycle_path -end -setup -from \[get_keepers \{*\|PCIeGen1x1If64_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|tl_cfg_sts_wr\}\] 2" {  } { { "/home/laoj2/tg/FPGA/riffa/altera/de2i/DE2Gen1x1If64/ip/PCIeGen1x1If64.sdc" "" { Text "/home/laoj2/tg/FPGA/riffa/altera/de2i/DE2Gen1x1If64/ip/PCIeGen1x1If64.sdc" 21 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1498451022321 ""}  } { { "/home/laoj2/tg/FPGA/riffa/altera/de2i/DE2Gen1x1If64/ip/PCIeGen1x1If64.sdc" "" { Text "/home/laoj2/tg/FPGA/riffa/altera/de2i/DE2Gen1x1If64/ip/PCIeGen1x1If64.sdc" 21 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1498451022321 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path PCIeGen1x1If64.sdc 22 Argument <from> is an empty collection " "Ignored set_multicycle_path at PCIeGen1x1If64.sdc(22): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -end -hold  -from \[get_keepers \{*\|PCIeGen1x1If64_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|tl_cfg_sts_wr\}\] 1 " "set_multicycle_path -end -hold  -from \[get_keepers \{*\|PCIeGen1x1If64_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|tl_cfg_sts_wr\}\] 1" {  } { { "/home/laoj2/tg/FPGA/riffa/altera/de2i/DE2Gen1x1If64/ip/PCIeGen1x1If64.sdc" "" { Text "/home/laoj2/tg/FPGA/riffa/altera/de2i/DE2Gen1x1If64/ip/PCIeGen1x1If64.sdc" 22 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1498451022321 ""}  } { { "/home/laoj2/tg/FPGA/riffa/altera/de2i/DE2Gen1x1If64/ip/PCIeGen1x1If64.sdc" "" { Text "/home/laoj2/tg/FPGA/riffa/altera/de2i/DE2Gen1x1If64/ip/PCIeGen1x1If64.sdc" 22 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1498451022321 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "PCIeGen1x1If64.sdc 23 *\|PCIeGen1x1If64_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|tl_cfg_sts\[*\] keeper " "Ignored filter at PCIeGen1x1If64.sdc(23): *\|PCIeGen1x1If64_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|tl_cfg_sts\[*\] could not be matched with a keeper" {  } { { "/home/laoj2/tg/FPGA/riffa/altera/de2i/DE2Gen1x1If64/ip/PCIeGen1x1If64.sdc" "" { Text "/home/laoj2/tg/FPGA/riffa/altera/de2i/DE2Gen1x1If64/ip/PCIeGen1x1If64.sdc" 23 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1498451022327 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path PCIeGen1x1If64.sdc 23 Argument <from> is an empty collection " "Ignored set_multicycle_path at PCIeGen1x1If64.sdc(23): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -end -setup -from \[get_keepers \{*\|PCIeGen1x1If64_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|tl_cfg_sts\[*\]\}\] 3 " "set_multicycle_path -end -setup -from \[get_keepers \{*\|PCIeGen1x1If64_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|tl_cfg_sts\[*\]\}\] 3" {  } { { "/home/laoj2/tg/FPGA/riffa/altera/de2i/DE2Gen1x1If64/ip/PCIeGen1x1If64.sdc" "" { Text "/home/laoj2/tg/FPGA/riffa/altera/de2i/DE2Gen1x1If64/ip/PCIeGen1x1If64.sdc" 23 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1498451022327 ""}  } { { "/home/laoj2/tg/FPGA/riffa/altera/de2i/DE2Gen1x1If64/ip/PCIeGen1x1If64.sdc" "" { Text "/home/laoj2/tg/FPGA/riffa/altera/de2i/DE2Gen1x1If64/ip/PCIeGen1x1If64.sdc" 23 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1498451022327 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path PCIeGen1x1If64.sdc 24 Argument <from> is an empty collection " "Ignored set_multicycle_path at PCIeGen1x1If64.sdc(24): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -end -hold  -from \[get_keepers \{*\|PCIeGen1x1If64_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|tl_cfg_sts\[*\]\}\] 2 " "set_multicycle_path -end -hold  -from \[get_keepers \{*\|PCIeGen1x1If64_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|tl_cfg_sts\[*\]\}\] 2" {  } { { "/home/laoj2/tg/FPGA/riffa/altera/de2i/DE2Gen1x1If64/ip/PCIeGen1x1If64.sdc" "" { Text "/home/laoj2/tg/FPGA/riffa/altera/de2i/DE2Gen1x1If64/ip/PCIeGen1x1If64.sdc" 24 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1498451022328 ""}  } { { "/home/laoj2/tg/FPGA/riffa/altera/de2i/DE2Gen1x1If64/ip/PCIeGen1x1If64.sdc" "" { Text "/home/laoj2/tg/FPGA/riffa/altera/de2i/DE2Gen1x1If64/ip/PCIeGen1x1If64.sdc" 24 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1498451022328 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "riffa_wrapper_de2i:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_64:channel\|rx_port_64:rxPort\|async_fifo_fwft:mainFifo\|async_fifo:fifo\|rd_ptr_empty:rdPtrEmpty\|rRdPtr\[8\] " "Node: riffa_wrapper_de2i:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_64:channel\|rx_port_64:rxPort\|async_fifo_fwft:mainFifo\|async_fifo:fifo\|rd_ptr_empty:rdPtrEmpty\|rRdPtr\[8\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register riffa_wrapper_de2i:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_64:channel\|rx_port_64:rxPort\|async_fifo_fwft:mainFifo\|async_fifo:fifo\|async_cmp:asyncCompare\|rDir riffa_wrapper_de2i:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_64:channel\|rx_port_64:rxPort\|async_fifo_fwft:mainFifo\|async_fifo:fifo\|rd_ptr_empty:rdPtrEmpty\|rRdPtr\[8\] " "Register riffa_wrapper_de2i:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_64:channel\|rx_port_64:rxPort\|async_fifo_fwft:mainFifo\|async_fifo:fifo\|async_cmp:asyncCompare\|rDir is being clocked by riffa_wrapper_de2i:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_64:channel\|rx_port_64:rxPort\|async_fifo_fwft:mainFifo\|async_fifo:fifo\|rd_ptr_empty:rdPtrEmpty\|rRdPtr\[8\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1498451022406 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1498451022406 "|DE2Gen1x1If64|riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|rd_ptr_empty:rdPtrEmpty|rRdPtr[8]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "riffa_wrapper_de2i:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_64:channel\|tx_port_64:txPort\|tx_port_channel_gate_64:gate\|async_fifo:fifo\|rd_ptr_empty:rdPtrEmpty\|rRdPtr\[1\] " "Node: riffa_wrapper_de2i:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_64:channel\|tx_port_64:txPort\|tx_port_channel_gate_64:gate\|async_fifo:fifo\|rd_ptr_empty:rdPtrEmpty\|rRdPtr\[1\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register riffa_wrapper_de2i:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_64:channel\|tx_port_64:txPort\|tx_port_channel_gate_64:gate\|async_fifo:fifo\|async_cmp:asyncCompare\|rDir riffa_wrapper_de2i:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_64:channel\|tx_port_64:txPort\|tx_port_channel_gate_64:gate\|async_fifo:fifo\|rd_ptr_empty:rdPtrEmpty\|rRdPtr\[1\] " "Register riffa_wrapper_de2i:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_64:channel\|tx_port_64:txPort\|tx_port_channel_gate_64:gate\|async_fifo:fifo\|async_cmp:asyncCompare\|rDir is being clocked by riffa_wrapper_de2i:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_64:channel\|tx_port_64:txPort\|tx_port_channel_gate_64:gate\|async_fifo:fifo\|rd_ptr_empty:rdPtrEmpty\|rRdPtr\[1\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1498451022406 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1498451022406 "|DE2Gen1x1If64|riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_channel_gate_64:gate|async_fifo:fifo|rd_ptr_empty:rdPtrEmpty|rRdPtr[1]"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: pcie_inst\|serdes\|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component\|cent_unit0\|dpclk  to: PCIeGen1x1If64:pcie_inst\|PCIeGen1x1If64_serdes:serdes\|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component\|wire_cent_unit0_dprioout " "From: pcie_inst\|serdes\|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component\|cent_unit0\|dpclk  to: PCIeGen1x1If64:pcie_inst\|PCIeGen1x1If64_serdes:serdes\|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component\|wire_cent_unit0_dprioout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1498451022843 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pcie_inst\|serdes\|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component\|pll0\|auto_generated\|pll1  from: inclk\[0\]  to: fref " "Cell: pcie_inst\|serdes\|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component\|pll0\|auto_generated\|pll1  from: inclk\[0\]  to: fref" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1498451022843 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: pcie_inst\|wrapper\|altpcie_hip_pipen1b_inst\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0  to: PCIeGen1x1If64:pcie_inst\|PCIeGen1x1If64_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|tl_cfg_sts_wr_hip " "From: pcie_inst\|wrapper\|altpcie_hip_pipen1b_inst\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0  to: PCIeGen1x1If64:pcie_inst\|PCIeGen1x1If64_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|tl_cfg_sts_wr_hip" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1498451022843 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: pcie_inst\|wrapper\|altpcie_hip_pipen1b_inst\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pldclk  to: PCIeGen1x1If64:pcie_inst\|PCIeGen1x1If64_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|reset_status " "From: pcie_inst\|wrapper\|altpcie_hip_pipen1b_inst\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pldclk  to: PCIeGen1x1If64:pcie_inst\|PCIeGen1x1If64_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|reset_status" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1498451022843 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1498451022843 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1498451022967 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1498451023424 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1498451023799 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1498451027200 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1498451027200 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -35.985 " "Worst-case setup slack is -35.985" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1498451027201 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1498451027201 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -35.985           -7581.754 clk50  " "  -35.985           -7581.754 clk50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1498451027201 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.224               0.000 pcie_inst\|wrapper\|altpcie_hip_pipen1b_inst\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout  " "    0.224               0.000 pcie_inst\|wrapper\|altpcie_hip_pipen1b_inst\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1498451027201 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.880               0.000 clk125  " "    1.880               0.000 clk125 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1498451027201 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.585               0.000 n/a  " "   13.585               0.000 n/a " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1498451027201 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1498451027201 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.264 " "Worst-case hold slack is 0.264" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1498451027794 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1498451027794 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.264               0.000 clk50  " "    0.264               0.000 clk50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1498451027794 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.299               0.000 pcie_inst\|wrapper\|altpcie_hip_pipen1b_inst\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout  " "    0.299               0.000 pcie_inst\|wrapper\|altpcie_hip_pipen1b_inst\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1498451027794 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.397               0.000 clk125  " "    0.397               0.000 clk125 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1498451027794 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.884               0.000 n/a  " "    1.884               0.000 n/a " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1498451027794 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1498451027794 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -5.210 " "Worst-case recovery slack is -5.210" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1498451027826 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1498451027826 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.210           -6067.267 clk50  " "   -5.210           -6067.267 clk50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1498451027826 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.846               0.000 pcie_inst\|wrapper\|altpcie_hip_pipen1b_inst\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout  " "    2.846               0.000 pcie_inst\|wrapper\|altpcie_hip_pipen1b_inst\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1498451027826 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1498451027826 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.030 " "Worst-case removal slack is 1.030" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1498451027857 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1498451027857 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.030               0.000 pcie_inst\|wrapper\|altpcie_hip_pipen1b_inst\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout  " "    1.030               0.000 pcie_inst\|wrapper\|altpcie_hip_pipen1b_inst\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1498451027857 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.096               0.000 clk50  " "    7.096               0.000 clk50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1498451027857 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1498451027857 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.000 " "Worst-case minimum pulse width slack is 0.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1498451027871 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1498451027871 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.000               0.000 clk50  " "    0.000               0.000 clk50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1498451027871 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.000               0.000 pcie_inst\|serdes\|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component\|transmit_pcs0\|hiptxclkout  " "    2.000               0.000 pcie_inst\|serdes\|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component\|transmit_pcs0\|hiptxclkout " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1498451027871 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.000               0.000 pcie_inst\|serdes\|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component\|transmit_pma0\|clockout  " "    2.000               0.000 pcie_inst\|serdes\|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component\|transmit_pma0\|clockout " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1498451027871 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.481               0.000 pcie_inst\|wrapper\|altpcie_hip_pipen1b_inst\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout  " "    3.481               0.000 pcie_inst\|wrapper\|altpcie_hip_pipen1b_inst\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1498451027871 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.622               0.000 clk125  " "    3.622               0.000 clk125 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1498451027871 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.977               0.000 pcie_inst\|wrapper\|altpcie_hip_pipen1b_inst\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0  " "    3.977               0.000 pcie_inst\|wrapper\|altpcie_hip_pipen1b_inst\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1498451027871 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.813               0.000 refclk  " "    4.813               0.000 refclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1498451027871 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.815               0.000 CLK1_50  " "    9.815               0.000 CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1498451027871 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.000               0.000 CLK2_50  " "   16.000               0.000 CLK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1498451027871 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.000               0.000 CLK3_50  " "   16.000               0.000 CLK3_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1498451027871 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1498451027871 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 50 synchronizer chains. " "Report Metastability: Found 50 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1498451033022 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 50 " "Number of Synchronizer Chains Found: 50" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1498451033022 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1498451033022 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1498451033022 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 8.817 ns " "Worst Case Available Settling Time: 8.817 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1498451033022 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1498451033022 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1498451033022 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 9.9 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 9.9" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1498451033022 ""}  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1498451033022 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1498451033049 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1498451033221 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1498451040074 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "riffa_wrapper_de2i:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_64:channel\|rx_port_64:rxPort\|async_fifo_fwft:mainFifo\|async_fifo:fifo\|rd_ptr_empty:rdPtrEmpty\|rRdPtr\[8\] " "Node: riffa_wrapper_de2i:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_64:channel\|rx_port_64:rxPort\|async_fifo_fwft:mainFifo\|async_fifo:fifo\|rd_ptr_empty:rdPtrEmpty\|rRdPtr\[8\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register riffa_wrapper_de2i:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_64:channel\|rx_port_64:rxPort\|async_fifo_fwft:mainFifo\|async_fifo:fifo\|async_cmp:asyncCompare\|rDir riffa_wrapper_de2i:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_64:channel\|rx_port_64:rxPort\|async_fifo_fwft:mainFifo\|async_fifo:fifo\|rd_ptr_empty:rdPtrEmpty\|rRdPtr\[8\] " "Register riffa_wrapper_de2i:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_64:channel\|rx_port_64:rxPort\|async_fifo_fwft:mainFifo\|async_fifo:fifo\|async_cmp:asyncCompare\|rDir is being clocked by riffa_wrapper_de2i:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_64:channel\|rx_port_64:rxPort\|async_fifo_fwft:mainFifo\|async_fifo:fifo\|rd_ptr_empty:rdPtrEmpty\|rRdPtr\[8\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1498451041227 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1498451041227 "|DE2Gen1x1If64|riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|rd_ptr_empty:rdPtrEmpty|rRdPtr[8]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "riffa_wrapper_de2i:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_64:channel\|tx_port_64:txPort\|tx_port_channel_gate_64:gate\|async_fifo:fifo\|rd_ptr_empty:rdPtrEmpty\|rRdPtr\[1\] " "Node: riffa_wrapper_de2i:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_64:channel\|tx_port_64:txPort\|tx_port_channel_gate_64:gate\|async_fifo:fifo\|rd_ptr_empty:rdPtrEmpty\|rRdPtr\[1\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register riffa_wrapper_de2i:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_64:channel\|tx_port_64:txPort\|tx_port_channel_gate_64:gate\|async_fifo:fifo\|async_cmp:asyncCompare\|rDir riffa_wrapper_de2i:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_64:channel\|tx_port_64:txPort\|tx_port_channel_gate_64:gate\|async_fifo:fifo\|rd_ptr_empty:rdPtrEmpty\|rRdPtr\[1\] " "Register riffa_wrapper_de2i:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_64:channel\|tx_port_64:txPort\|tx_port_channel_gate_64:gate\|async_fifo:fifo\|async_cmp:asyncCompare\|rDir is being clocked by riffa_wrapper_de2i:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_64:channel\|tx_port_64:txPort\|tx_port_channel_gate_64:gate\|async_fifo:fifo\|rd_ptr_empty:rdPtrEmpty\|rRdPtr\[1\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1498451041227 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1498451041227 "|DE2Gen1x1If64|riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_channel_gate_64:gate|async_fifo:fifo|rd_ptr_empty:rdPtrEmpty|rRdPtr[1]"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: pcie_inst\|serdes\|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component\|cent_unit0\|dpclk  to: PCIeGen1x1If64:pcie_inst\|PCIeGen1x1If64_serdes:serdes\|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component\|wire_cent_unit0_dprioout " "From: pcie_inst\|serdes\|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component\|cent_unit0\|dpclk  to: PCIeGen1x1If64:pcie_inst\|PCIeGen1x1If64_serdes:serdes\|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component\|wire_cent_unit0_dprioout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1498451041267 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pcie_inst\|serdes\|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component\|pll0\|auto_generated\|pll1  from: inclk\[0\]  to: fref " "Cell: pcie_inst\|serdes\|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component\|pll0\|auto_generated\|pll1  from: inclk\[0\]  to: fref" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1498451041267 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: pcie_inst\|wrapper\|altpcie_hip_pipen1b_inst\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0  to: PCIeGen1x1If64:pcie_inst\|PCIeGen1x1If64_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|tl_cfg_sts_wr_hip " "From: pcie_inst\|wrapper\|altpcie_hip_pipen1b_inst\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0  to: PCIeGen1x1If64:pcie_inst\|PCIeGen1x1If64_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|tl_cfg_sts_wr_hip" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1498451041267 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: pcie_inst\|wrapper\|altpcie_hip_pipen1b_inst\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pldclk  to: PCIeGen1x1If64:pcie_inst\|PCIeGen1x1If64_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|reset_status " "From: pcie_inst\|wrapper\|altpcie_hip_pipen1b_inst\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pldclk  to: PCIeGen1x1If64:pcie_inst\|PCIeGen1x1If64_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|reset_status" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1498451041267 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1498451041267 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1498451041268 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1498451042659 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1498451042659 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -32.263 " "Worst-case setup slack is -32.263" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1498451042664 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1498451042664 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -32.263           -6699.274 clk50  " "  -32.263           -6699.274 clk50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1498451042664 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.821               0.000 pcie_inst\|wrapper\|altpcie_hip_pipen1b_inst\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout  " "    0.821               0.000 pcie_inst\|wrapper\|altpcie_hip_pipen1b_inst\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1498451042664 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.033               0.000 clk125  " "    2.033               0.000 clk125 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1498451042664 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.329               0.000 n/a  " "   14.329               0.000 n/a " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1498451042664 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1498451042664 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.271 " "Worst-case hold slack is 0.271" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1498451043172 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1498451043172 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.271               0.000 clk50  " "    0.271               0.000 clk50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1498451043172 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.300               0.000 pcie_inst\|wrapper\|altpcie_hip_pipen1b_inst\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout  " "    0.300               0.000 pcie_inst\|wrapper\|altpcie_hip_pipen1b_inst\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1498451043172 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.356               0.000 clk125  " "    0.356               0.000 clk125 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1498451043172 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.822               0.000 n/a  " "    1.822               0.000 n/a " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1498451043172 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1498451043172 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -4.276 " "Worst-case recovery slack is -4.276" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1498451043207 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1498451043207 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.276           -4960.199 clk50  " "   -4.276           -4960.199 clk50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1498451043207 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.365               0.000 pcie_inst\|wrapper\|altpcie_hip_pipen1b_inst\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout  " "    3.365               0.000 pcie_inst\|wrapper\|altpcie_hip_pipen1b_inst\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1498451043207 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1498451043207 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.937 " "Worst-case removal slack is 0.937" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1498451043239 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1498451043239 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.937               0.000 pcie_inst\|wrapper\|altpcie_hip_pipen1b_inst\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout  " "    0.937               0.000 pcie_inst\|wrapper\|altpcie_hip_pipen1b_inst\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1498451043239 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.294               0.000 clk50  " "    6.294               0.000 clk50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1498451043239 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1498451043239 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.000 " "Worst-case minimum pulse width slack is 0.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1498451043261 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1498451043261 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.000               0.000 clk50  " "    0.000               0.000 clk50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1498451043261 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.000               0.000 pcie_inst\|serdes\|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component\|transmit_pcs0\|hiptxclkout  " "    2.000               0.000 pcie_inst\|serdes\|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component\|transmit_pcs0\|hiptxclkout " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1498451043261 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.000               0.000 pcie_inst\|serdes\|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component\|transmit_pma0\|clockout  " "    2.000               0.000 pcie_inst\|serdes\|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component\|transmit_pma0\|clockout " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1498451043261 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.461               0.000 pcie_inst\|wrapper\|altpcie_hip_pipen1b_inst\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout  " "    3.461               0.000 pcie_inst\|wrapper\|altpcie_hip_pipen1b_inst\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1498451043261 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.626               0.000 clk125  " "    3.626               0.000 clk125 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1498451043261 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.971               0.000 pcie_inst\|wrapper\|altpcie_hip_pipen1b_inst\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0  " "    3.971               0.000 pcie_inst\|wrapper\|altpcie_hip_pipen1b_inst\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1498451043261 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.811               0.000 refclk  " "    4.811               0.000 refclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1498451043261 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.824               0.000 CLK1_50  " "    9.824               0.000 CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1498451043261 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.000               0.000 CLK2_50  " "   16.000               0.000 CLK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1498451043261 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.000               0.000 CLK3_50  " "   16.000               0.000 CLK3_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1498451043261 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1498451043261 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 50 synchronizer chains. " "Report Metastability: Found 50 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1498451046892 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 50 " "Number of Synchronizer Chains Found: 50" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1498451046892 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1498451046892 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1498451046892 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 9.454 ns " "Worst Case Available Settling Time: 9.454 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1498451046892 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1498451046892 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1498451046892 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 9.9 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 9.9" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1498451046892 ""}  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1498451046892 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1498451046909 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "riffa_wrapper_de2i:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_64:channel\|rx_port_64:rxPort\|async_fifo_fwft:mainFifo\|async_fifo:fifo\|rd_ptr_empty:rdPtrEmpty\|rRdPtr\[8\] " "Node: riffa_wrapper_de2i:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_64:channel\|rx_port_64:rxPort\|async_fifo_fwft:mainFifo\|async_fifo:fifo\|rd_ptr_empty:rdPtrEmpty\|rRdPtr\[8\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register riffa_wrapper_de2i:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_64:channel\|rx_port_64:rxPort\|async_fifo_fwft:mainFifo\|async_fifo:fifo\|async_cmp:asyncCompare\|rDir riffa_wrapper_de2i:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_64:channel\|rx_port_64:rxPort\|async_fifo_fwft:mainFifo\|async_fifo:fifo\|rd_ptr_empty:rdPtrEmpty\|rRdPtr\[8\] " "Register riffa_wrapper_de2i:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_64:channel\|rx_port_64:rxPort\|async_fifo_fwft:mainFifo\|async_fifo:fifo\|async_cmp:asyncCompare\|rDir is being clocked by riffa_wrapper_de2i:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_64:channel\|rx_port_64:rxPort\|async_fifo_fwft:mainFifo\|async_fifo:fifo\|rd_ptr_empty:rdPtrEmpty\|rRdPtr\[8\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1498451047884 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1498451047884 "|DE2Gen1x1If64|riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|rd_ptr_empty:rdPtrEmpty|rRdPtr[8]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "riffa_wrapper_de2i:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_64:channel\|tx_port_64:txPort\|tx_port_channel_gate_64:gate\|async_fifo:fifo\|rd_ptr_empty:rdPtrEmpty\|rRdPtr\[1\] " "Node: riffa_wrapper_de2i:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_64:channel\|tx_port_64:txPort\|tx_port_channel_gate_64:gate\|async_fifo:fifo\|rd_ptr_empty:rdPtrEmpty\|rRdPtr\[1\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register riffa_wrapper_de2i:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_64:channel\|tx_port_64:txPort\|tx_port_channel_gate_64:gate\|async_fifo:fifo\|async_cmp:asyncCompare\|rDir riffa_wrapper_de2i:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_64:channel\|tx_port_64:txPort\|tx_port_channel_gate_64:gate\|async_fifo:fifo\|rd_ptr_empty:rdPtrEmpty\|rRdPtr\[1\] " "Register riffa_wrapper_de2i:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_64:channel\|tx_port_64:txPort\|tx_port_channel_gate_64:gate\|async_fifo:fifo\|async_cmp:asyncCompare\|rDir is being clocked by riffa_wrapper_de2i:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_64:channel\|tx_port_64:txPort\|tx_port_channel_gate_64:gate\|async_fifo:fifo\|rd_ptr_empty:rdPtrEmpty\|rRdPtr\[1\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1498451047884 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1498451047884 "|DE2Gen1x1If64|riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_channel_gate_64:gate|async_fifo:fifo|rd_ptr_empty:rdPtrEmpty|rRdPtr[1]"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: pcie_inst\|serdes\|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component\|cent_unit0\|dpclk  to: PCIeGen1x1If64:pcie_inst\|PCIeGen1x1If64_serdes:serdes\|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component\|wire_cent_unit0_dprioout " "From: pcie_inst\|serdes\|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component\|cent_unit0\|dpclk  to: PCIeGen1x1If64:pcie_inst\|PCIeGen1x1If64_serdes:serdes\|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component\|wire_cent_unit0_dprioout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1498451047923 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pcie_inst\|serdes\|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component\|pll0\|auto_generated\|pll1  from: inclk\[0\]  to: fref " "Cell: pcie_inst\|serdes\|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component\|pll0\|auto_generated\|pll1  from: inclk\[0\]  to: fref" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1498451047923 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: pcie_inst\|wrapper\|altpcie_hip_pipen1b_inst\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0  to: PCIeGen1x1If64:pcie_inst\|PCIeGen1x1If64_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|tl_cfg_sts_wr_hip " "From: pcie_inst\|wrapper\|altpcie_hip_pipen1b_inst\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0  to: PCIeGen1x1If64:pcie_inst\|PCIeGen1x1If64_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|tl_cfg_sts_wr_hip" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1498451047923 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: pcie_inst\|wrapper\|altpcie_hip_pipen1b_inst\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pldclk  to: PCIeGen1x1If64:pcie_inst\|PCIeGen1x1If64_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|reset_status " "From: pcie_inst\|wrapper\|altpcie_hip_pipen1b_inst\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pldclk  to: PCIeGen1x1If64:pcie_inst\|PCIeGen1x1If64_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|reset_status" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1498451047923 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1498451047923 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1498451047924 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1498451048445 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1498451048445 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -16.127 " "Worst-case setup slack is -16.127" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1498451048455 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1498451048455 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -16.127           -3209.385 clk50  " "  -16.127           -3209.385 clk50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1498451048455 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.412               0.000 pcie_inst\|wrapper\|altpcie_hip_pipen1b_inst\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout  " "    2.412               0.000 pcie_inst\|wrapper\|altpcie_hip_pipen1b_inst\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1498451048455 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.899               0.000 clk125  " "    2.899               0.000 clk125 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1498451048455 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.166               0.000 n/a  " "   16.166               0.000 n/a " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1498451048455 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1498451048455 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.087 " "Worst-case hold slack is 0.087" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1498451048961 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1498451048961 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.087               0.000 clk50  " "    0.087               0.000 clk50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1498451048961 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.113               0.000 pcie_inst\|wrapper\|altpcie_hip_pipen1b_inst\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout  " "    0.113               0.000 pcie_inst\|wrapper\|altpcie_hip_pipen1b_inst\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1498451048961 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.182               0.000 clk125  " "    0.182               0.000 clk125 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1498451048961 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.746               0.000 n/a  " "    0.746               0.000 n/a " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1498451048961 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1498451048961 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.034 " "Worst-case recovery slack is -1.034" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1498451048999 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1498451048999 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.034           -1135.078 clk50  " "   -1.034           -1135.078 clk50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1498451048999 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.322               0.000 pcie_inst\|wrapper\|altpcie_hip_pipen1b_inst\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout  " "    5.322               0.000 pcie_inst\|wrapper\|altpcie_hip_pipen1b_inst\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1498451048999 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1498451048999 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.489 " "Worst-case removal slack is 0.489" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1498451049036 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1498451049036 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.489               0.000 pcie_inst\|wrapper\|altpcie_hip_pipen1b_inst\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout  " "    0.489               0.000 pcie_inst\|wrapper\|altpcie_hip_pipen1b_inst\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1498451049036 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.905               0.000 clk50  " "    3.905               0.000 clk50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1498451049036 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1498451049036 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.000 " "Worst-case minimum pulse width slack is 0.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1498451049059 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1498451049059 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.000               0.000 clk50  " "    0.000               0.000 clk50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1498451049059 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.000               0.000 pcie_inst\|serdes\|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component\|transmit_pcs0\|hiptxclkout  " "    2.000               0.000 pcie_inst\|serdes\|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component\|transmit_pcs0\|hiptxclkout " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1498451049059 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.000               0.000 pcie_inst\|serdes\|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component\|transmit_pma0\|clockout  " "    2.000               0.000 pcie_inst\|serdes\|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component\|transmit_pma0\|clockout " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1498451049059 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.681               0.000 pcie_inst\|wrapper\|altpcie_hip_pipen1b_inst\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout  " "    3.681               0.000 pcie_inst\|wrapper\|altpcie_hip_pipen1b_inst\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1498451049059 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.732               0.000 clk125  " "    3.732               0.000 clk125 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1498451049059 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.994               0.000 pcie_inst\|wrapper\|altpcie_hip_pipen1b_inst\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0  " "    3.994               0.000 pcie_inst\|wrapper\|altpcie_hip_pipen1b_inst\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1498451049059 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.570               0.000 refclk  " "    4.570               0.000 refclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1498451049059 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.449               0.000 CLK1_50  " "    9.449               0.000 CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1498451049059 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.000               0.000 CLK2_50  " "   16.000               0.000 CLK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1498451049059 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.000               0.000 CLK3_50  " "   16.000               0.000 CLK3_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1498451049059 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1498451049059 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 50 synchronizer chains. " "Report Metastability: Found 50 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1498451052688 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 50 " "Number of Synchronizer Chains Found: 50" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1498451052688 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1498451052688 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1498451052688 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 12.377 ns " "Worst Case Available Settling Time: 12.377 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1498451052688 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1498451052688 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1498451052688 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 9.9 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 9.9" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1498451052688 ""}  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1498451052688 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1498451053335 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1498451053336 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 61 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 61 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1130 " "Peak virtual memory: 1130 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1498451053808 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 26 01:24:13 2017 " "Processing ended: Mon Jun 26 01:24:13 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1498451053808 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:40 " "Elapsed time: 00:00:40" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1498451053808 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:32 " "Total CPU time (on all processors): 00:00:32" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1498451053808 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1498451053808 ""}
