{"vcs1":{"timestamp_begin":1769634260.391473693, "rt":0.54, "ut":0.26, "st":0.18}}
{"vcselab":{"timestamp_begin":1769634261.109702139, "rt":0.59, "ut":0.41, "st":0.12}}
{"link":{"timestamp_begin":1769634261.850101435, "rt":0.77, "ut":0.35, "st":0.42}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1769634259.777348035}
{"VCS_COMP_START_TIME": 1769634259.777348035}
{"VCS_COMP_END_TIME": 1769634262.808521448}
{"VCS_USER_OPTIONS": "-sverilog lab1.sv"}
{"vcs1": {"peak_mem": 3035691}}
{"stitch_vcselab": {"peak_mem": 3035737}}
