{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1730812067808 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1730812067811 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov  5 14:07:47 2024 " "Processing started: Tue Nov  5 14:07:47 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1730812067811 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730812067811 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off labo1 -c labo1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off labo1 -c labo1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730812067812 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1730812067978 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1730812067978 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "model.qsys " "Elaborating Platform Designer system entity \"model.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730812076645 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.11.05.14:08:00 Progress: Loading quartus3/model.qsys " "2024.11.05.14:08:00 Progress: Loading quartus3/model.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730812080037 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.11.05.14:08:00 Progress: Reading input file " "2024.11.05.14:08:00 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730812080310 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.11.05.14:08:00 Progress: Adding CPU \[altera_nios2_gen2 18.1\] " "2024.11.05.14:08:00 Progress: Adding CPU \[altera_nios2_gen2 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730812080399 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.11.05.14:08:01 Progress: Parameterizing module CPU " "2024.11.05.14:08:01 Progress: Parameterizing module CPU" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730812081136 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.11.05.14:08:01 Progress: Adding LCD_DMA_CTRL_0 \[LCD_DMA_CTRL 1.2\] " "2024.11.05.14:08:01 Progress: Adding LCD_DMA_CTRL_0 \[LCD_DMA_CTRL 1.2\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730812081142 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.11.05.14:08:01 Progress: Parameterizing module LCD_DMA_CTRL_0 " "2024.11.05.14:08:01 Progress: Parameterizing module LCD_DMA_CTRL_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730812081587 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.11.05.14:08:01 Progress: Adding LEDs_controller_0 \[LEDs_controller 1.0\] " "2024.11.05.14:08:01 Progress: Adding LEDs_controller_0 \[LEDs_controller 1.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730812081587 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.11.05.14:08:01 Progress: Parameterizing module LEDs_controller_0 " "2024.11.05.14:08:01 Progress: Parameterizing module LEDs_controller_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730812081614 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.11.05.14:08:01 Progress: Adding SDRAM_controller \[altera_avalon_new_sdram_controller 18.1\] " "2024.11.05.14:08:01 Progress: Adding SDRAM_controller \[altera_avalon_new_sdram_controller 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730812081615 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.11.05.14:08:01 Progress: Parameterizing module SDRAM_controller " "2024.11.05.14:08:01 Progress: Parameterizing module SDRAM_controller" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730812081642 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.11.05.14:08:01 Progress: Adding clk_0 \[clock_source 18.1\] " "2024.11.05.14:08:01 Progress: Adding clk_0 \[clock_source 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730812081643 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.11.05.14:08:01 Progress: Parameterizing module clk_0 " "2024.11.05.14:08:01 Progress: Parameterizing module clk_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730812081755 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.11.05.14:08:01 Progress: Adding jtag_uart \[altera_avalon_jtag_uart 18.1\] " "2024.11.05.14:08:01 Progress: Adding jtag_uart \[altera_avalon_jtag_uart 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730812081755 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.11.05.14:08:01 Progress: Parameterizing module jtag_uart " "2024.11.05.14:08:01 Progress: Parameterizing module jtag_uart" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730812081775 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.11.05.14:08:01 Progress: Adding sys_sdram_pll_0 \[altera_up_avalon_sys_sdram_pll 18.0\] " "2024.11.05.14:08:01 Progress: Adding sys_sdram_pll_0 \[altera_up_avalon_sys_sdram_pll 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730812081778 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.11.05.14:08:01 Progress: Parameterizing module sys_sdram_pll_0 " "2024.11.05.14:08:01 Progress: Parameterizing module sys_sdram_pll_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730812081806 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.11.05.14:08:01 Progress: Adding sys_sdram_pll_1 \[altera_up_avalon_sys_sdram_pll 18.0\] " "2024.11.05.14:08:01 Progress: Adding sys_sdram_pll_1 \[altera_up_avalon_sys_sdram_pll 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730812081806 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.11.05.14:08:01 Progress: Parameterizing module sys_sdram_pll_1 " "2024.11.05.14:08:01 Progress: Parameterizing module sys_sdram_pll_1" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730812081806 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.11.05.14:08:01 Progress: Adding sysid_qsys_0 \[altera_avalon_sysid_qsys 18.1\] " "2024.11.05.14:08:01 Progress: Adding sysid_qsys_0 \[altera_avalon_sysid_qsys 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730812081809 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.11.05.14:08:01 Progress: Parameterizing module sysid_qsys_0 " "2024.11.05.14:08:01 Progress: Parameterizing module sysid_qsys_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730812081828 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.11.05.14:08:01 Progress: Adding timer_0 \[altera_avalon_timer 18.1\] " "2024.11.05.14:08:01 Progress: Adding timer_0 \[altera_avalon_timer 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730812081829 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.11.05.14:08:01 Progress: Parameterizing module timer_0 " "2024.11.05.14:08:01 Progress: Parameterizing module timer_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730812081862 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.11.05.14:08:01 Progress: Building connections " "2024.11.05.14:08:01 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730812081863 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.11.05.14:08:01 Progress: Parameterizing connections " "2024.11.05.14:08:01 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730812081906 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.11.05.14:08:01 Progress: Validating " "2024.11.05.14:08:01 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730812081908 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.11.05.14:08:02 Progress: Done reading input file " "2024.11.05.14:08:02 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730812082410 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Model.SDRAM_controller: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release. " "Model.SDRAM_controller: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730812083032 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Model.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board " "Model.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730812083033 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Model.sys_sdram_pll_0: Refclk Freq: 50.0 " "Model.sys_sdram_pll_0: Refclk Freq: 50.0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730812083033 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Model.sys_sdram_pll_1: Refclk Freq: 50.0 " "Model.sys_sdram_pll_1: Refclk Freq: 50.0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730812083033 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Model.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID " "Model.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730812083033 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Model.sysid_qsys_0: Time stamp will be automatically updated when this component is generated. " "Model.sysid_qsys_0: Time stamp will be automatically updated when this component is generated." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730812083033 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Model: Generating model \"model\" for QUARTUS_SYNTH " "Model: Generating model \"model\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730812083621 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "CPU: \"model\" instantiated altera_nios2_gen2 \"CPU\" " "CPU: \"model\" instantiated altera_nios2_gen2 \"CPU\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730812086414 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "LCD_DMA_CTRL_0: \"model\" instantiated LCD_DMA_CTRL \"LCD_DMA_CTRL_0\" " "LCD_DMA_CTRL_0: \"model\" instantiated LCD_DMA_CTRL \"LCD_DMA_CTRL_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730812086416 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "LEDs_controller_0: \"model\" instantiated LEDs_controller \"LEDs_controller_0\" " "LEDs_controller_0: \"model\" instantiated LEDs_controller \"LEDs_controller_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730812086416 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "SDRAM_controller: Starting RTL generation for module 'model_SDRAM_controller' " "SDRAM_controller: Starting RTL generation for module 'model_SDRAM_controller'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730812086421 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "SDRAM_controller:   Generation command is \[exec /home/deremos/intelFPGA_lite/18.1/quartus/linux64/perl/bin/perl -I /home/deremos/intelFPGA_lite/18.1/quartus/linux64/perl/lib -I /home/deremos/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /home/deremos/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /home/deremos/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /home/deremos/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/deremos/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- /home/deremos/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=model_SDRAM_controller --dir=/tmp/alt0032_1479702959482210371.dir/0004_SDRAM_controller_gen/ --quartus_dir=/home/deremos/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt0032_1479702959482210371.dir/0004_SDRAM_controller_gen//model_SDRAM_controller_component_configuration.pl  --do_build_sim=0  \] " "SDRAM_controller:   Generation command is \[exec /home/deremos/intelFPGA_lite/18.1/quartus/linux64/perl/bin/perl -I /home/deremos/intelFPGA_lite/18.1/quartus/linux64/perl/lib -I /home/deremos/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /home/deremos/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /home/deremos/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /home/deremos/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/deremos/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- /home/deremos/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=model_SDRAM_controller --dir=/tmp/alt0032_1479702959482210371.dir/0004_SDRAM_controller_gen/ --quartus_dir=/home/deremos/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt0032_1479702959482210371.dir/0004_SDRAM_controller_gen//model_SDRAM_controller_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730812086421 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "SDRAM_controller: Done RTL generation for module 'model_SDRAM_controller' " "SDRAM_controller: Done RTL generation for module 'model_SDRAM_controller'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730812086666 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "SDRAM_controller: \"model\" instantiated altera_avalon_new_sdram_controller \"SDRAM_controller\" " "SDRAM_controller: \"model\" instantiated altera_avalon_new_sdram_controller \"SDRAM_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730812086669 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart: Starting RTL generation for module 'model_jtag_uart' " "Jtag_uart: Starting RTL generation for module 'model_jtag_uart'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730812086670 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart:   Generation command is \[exec /home/deremos/intelFPGA_lite/18.1/quartus/linux64/perl/bin/perl -I /home/deremos/intelFPGA_lite/18.1/quartus/linux64/perl/lib -I /home/deremos/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /home/deremos/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /home/deremos/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /home/deremos/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/deremos/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- /home/deremos/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=model_jtag_uart --dir=/tmp/alt0032_1479702959482210371.dir/0005_jtag_uart_gen/ --quartus_dir=/home/deremos/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt0032_1479702959482210371.dir/0005_jtag_uart_gen//model_jtag_uart_component_configuration.pl  --do_build_sim=0  \] " "Jtag_uart:   Generation command is \[exec /home/deremos/intelFPGA_lite/18.1/quartus/linux64/perl/bin/perl -I /home/deremos/intelFPGA_lite/18.1/quartus/linux64/perl/lib -I /home/deremos/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /home/deremos/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /home/deremos/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /home/deremos/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/deremos/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- /home/deremos/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=model_jtag_uart --dir=/tmp/alt0032_1479702959482210371.dir/0005_jtag_uart_gen/ --quartus_dir=/home/deremos/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt0032_1479702959482210371.dir/0005_jtag_uart_gen//model_jtag_uart_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730812086670 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart: Done RTL generation for module 'model_jtag_uart' " "Jtag_uart: Done RTL generation for module 'model_jtag_uart'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730812086818 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart: \"model\" instantiated altera_avalon_jtag_uart \"jtag_uart\" " "Jtag_uart: \"model\" instantiated altera_avalon_jtag_uart \"jtag_uart\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730812086820 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sys_sdram_pll_0: \"model\" instantiated altera_up_avalon_sys_sdram_pll \"sys_sdram_pll_0\" " "Sys_sdram_pll_0: \"model\" instantiated altera_up_avalon_sys_sdram_pll \"sys_sdram_pll_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730812086836 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sys_sdram_pll_1: \"model\" instantiated altera_up_avalon_sys_sdram_pll \"sys_sdram_pll_1\" " "Sys_sdram_pll_1: \"model\" instantiated altera_up_avalon_sys_sdram_pll \"sys_sdram_pll_1\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730812086851 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sysid_qsys_0: \"model\" instantiated altera_avalon_sysid_qsys \"sysid_qsys_0\" " "Sysid_qsys_0: \"model\" instantiated altera_avalon_sysid_qsys \"sysid_qsys_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730812086856 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer_0: Starting RTL generation for module 'model_timer_0' " "Timer_0: Starting RTL generation for module 'model_timer_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730812086858 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer_0:   Generation command is \[exec /home/deremos/intelFPGA_lite/18.1/quartus/linux64//perl/bin/perl -I /home/deremos/intelFPGA_lite/18.1/quartus/linux64//perl/lib -I /home/deremos/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /home/deremos/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /home/deremos/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /home/deremos/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/deremos/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- /home/deremos/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=model_timer_0 --dir=/tmp/alt0032_1479702959482210371.dir/0007_timer_0_gen/ --quartus_dir=/home/deremos/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt0032_1479702959482210371.dir/0007_timer_0_gen//model_timer_0_component_configuration.pl  --do_build_sim=0  \] " "Timer_0:   Generation command is \[exec /home/deremos/intelFPGA_lite/18.1/quartus/linux64//perl/bin/perl -I /home/deremos/intelFPGA_lite/18.1/quartus/linux64//perl/lib -I /home/deremos/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /home/deremos/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /home/deremos/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /home/deremos/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/deremos/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- /home/deremos/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=model_timer_0 --dir=/tmp/alt0032_1479702959482210371.dir/0007_timer_0_gen/ --quartus_dir=/home/deremos/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt0032_1479702959482210371.dir/0007_timer_0_gen//model_timer_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730812086859 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer_0: Done RTL generation for module 'model_timer_0' " "Timer_0: Done RTL generation for module 'model_timer_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730812086973 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer_0: \"model\" instantiated altera_avalon_timer \"timer_0\" " "Timer_0: \"model\" instantiated altera_avalon_timer \"timer_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730812086974 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730812087555 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730812087605 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730812087654 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730812087701 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730812087746 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730812087786 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730812087856 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_0: \"model\" instantiated altera_mm_interconnect \"mm_interconnect_0\" " "Mm_interconnect_0: \"model\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730812088295 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Irq_mapper: \"model\" instantiated altera_irq_mapper \"irq_mapper\" " "Irq_mapper: \"model\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730812088297 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"model\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"model\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730812088300 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Starting RTL generation for module 'model_CPU_cpu' " "Cpu: Starting RTL generation for module 'model_CPU_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730812088313 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu:   Generation command is \[exec /home/deremos/intelFPGA_lite/18.1/quartus/linux64//eperlcmd -I /home/deremos/intelFPGA_lite/18.1/quartus/linux64//perl/lib -I /home/deremos/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /home/deremos/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /home/deremos/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /home/deremos/intelFPGA_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I /home/deremos/intelFPGA_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I /home/deremos/intelFPGA_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I /home/deremos/intelFPGA_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- /home/deremos/intelFPGA_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=model_CPU_cpu --dir=/tmp/alt0032_1479702959482210371.dir/0010_cpu_gen/ --quartus_bindir=/home/deremos/intelFPGA_lite/18.1/quartus/linux64/ --verilog --config=/tmp/alt0032_1479702959482210371.dir/0010_cpu_gen//model_CPU_cpu_processor_configuration.pl  --do_build_sim=0  \] " "Cpu:   Generation command is \[exec /home/deremos/intelFPGA_lite/18.1/quartus/linux64//eperlcmd -I /home/deremos/intelFPGA_lite/18.1/quartus/linux64//perl/lib -I /home/deremos/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /home/deremos/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /home/deremos/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /home/deremos/intelFPGA_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I /home/deremos/intelFPGA_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I /home/deremos/intelFPGA_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I /home/deremos/intelFPGA_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- /home/deremos/intelFPGA_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=model_CPU_cpu --dir=/tmp/alt0032_1479702959482210371.dir/0010_cpu_gen/ --quartus_bindir=/home/deremos/intelFPGA_lite/18.1/quartus/linux64/ --verilog --config=/tmp/alt0032_1479702959482210371.dir/0010_cpu_gen//model_CPU_cpu_processor_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730812088313 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.11.05 14:08:08 (*) Starting Nios II generation " "Cpu: # 2024.11.05 14:08:08 (*) Starting Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730812093720 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.11.05 14:08:08 (*)   Checking for plaintext license. " "Cpu: # 2024.11.05 14:08:08 (*)   Checking for plaintext license." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730812093721 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.11.05 14:08:08 (*)   Couldn't query license setup in Quartus directory /home/deremos/intelFPGA_lite/18.1/quartus/linux64/ " "Cpu: # 2024.11.05 14:08:08 (*)   Couldn't query license setup in Quartus directory /home/deremos/intelFPGA_lite/18.1/quartus/linux64/" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730812093721 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.11.05 14:08:08 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable " "Cpu: # 2024.11.05 14:08:08 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730812093721 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.11.05 14:08:08 (*)   LM_LICENSE_FILE environment variable is empty " "Cpu: # 2024.11.05 14:08:08 (*)   LM_LICENSE_FILE environment variable is empty" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730812093721 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.11.05 14:08:08 (*)   Plaintext license not found. " "Cpu: # 2024.11.05 14:08:08 (*)   Plaintext license not found." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730812093721 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.11.05 14:08:08 (*)   Checking for encrypted license (non-evaluation). " "Cpu: # 2024.11.05 14:08:08 (*)   Checking for encrypted license (non-evaluation)." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730812093721 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.11.05 14:08:09 (*)   Couldn't query license setup in Quartus directory /home/deremos/intelFPGA_lite/18.1/quartus/linux64/ " "Cpu: # 2024.11.05 14:08:09 (*)   Couldn't query license setup in Quartus directory /home/deremos/intelFPGA_lite/18.1/quartus/linux64/" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730812093722 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.11.05 14:08:09 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable " "Cpu: # 2024.11.05 14:08:09 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730812093722 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.11.05 14:08:09 (*)   LM_LICENSE_FILE environment variable is empty " "Cpu: # 2024.11.05 14:08:09 (*)   LM_LICENSE_FILE environment variable is empty" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730812093722 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.11.05 14:08:09 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF) " "Cpu: # 2024.11.05 14:08:09 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF)" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730812093722 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.11.05 14:08:09 (*)   Elaborating CPU configuration settings " "Cpu: # 2024.11.05 14:08:09 (*)   Elaborating CPU configuration settings" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730812093722 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.11.05 14:08:09 (*)   Creating all objects for CPU " "Cpu: # 2024.11.05 14:08:09 (*)   Creating all objects for CPU" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730812093722 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.11.05 14:08:09 (*)     Testbench " "Cpu: # 2024.11.05 14:08:09 (*)     Testbench" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730812093723 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.11.05 14:08:09 (*)     Instruction decoding " "Cpu: # 2024.11.05 14:08:09 (*)     Instruction decoding" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730812093723 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.11.05 14:08:09 (*)       Instruction fields " "Cpu: # 2024.11.05 14:08:09 (*)       Instruction fields" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730812093723 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.11.05 14:08:09 (*)       Instruction decodes " "Cpu: # 2024.11.05 14:08:09 (*)       Instruction decodes" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730812093723 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.11.05 14:08:10 (*)       Signals for RTL simulation waveforms " "Cpu: # 2024.11.05 14:08:10 (*)       Signals for RTL simulation waveforms" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730812093724 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.11.05 14:08:10 (*)       Instruction controls " "Cpu: # 2024.11.05 14:08:10 (*)       Instruction controls" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730812093724 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.11.05 14:08:10 (*)     Pipeline frontend " "Cpu: # 2024.11.05 14:08:10 (*)     Pipeline frontend" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730812093724 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.11.05 14:08:10 (*)     Pipeline backend " "Cpu: # 2024.11.05 14:08:10 (*)     Pipeline backend" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730812093724 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.11.05 14:08:11 (*)   Generating RTL from CPU objects " "Cpu: # 2024.11.05 14:08:11 (*)   Generating RTL from CPU objects" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730812093724 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.11.05 14:08:13 (*)   Creating encrypted RTL " "Cpu: # 2024.11.05 14:08:13 (*)   Creating encrypted RTL" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730812093725 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.11.05 14:08:13 (*) Done Nios II generation " "Cpu: # 2024.11.05 14:08:13 (*) Done Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730812093725 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Done RTL generation for module 'model_CPU_cpu' " "Cpu: Done RTL generation for module 'model_CPU_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730812093725 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: \"CPU\" instantiated altera_nios2_gen2_unit \"cpu\" " "Cpu: \"CPU\" instantiated altera_nios2_gen2_unit \"cpu\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730812093730 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sys_pll: \"sys_sdram_pll_0\" instantiated altera_up_altpll \"sys_pll\" " "Sys_pll: \"sys_sdram_pll_0\" instantiated altera_up_altpll \"sys_pll\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730812093731 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reset_from_locked: \"sys_sdram_pll_0\" instantiated altera_up_avalon_reset_from_locked_signal \"reset_from_locked\" " "Reset_from_locked: \"sys_sdram_pll_0\" instantiated altera_up_avalon_reset_from_locked_signal \"reset_from_locked\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730812093731 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "LCD_DMA_CTRL_0_avalon_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"LCD_DMA_CTRL_0_avalon_master_translator\" " "LCD_DMA_CTRL_0_avalon_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"LCD_DMA_CTRL_0_avalon_master_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730812093732 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "SDRAM_controller_s1_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"SDRAM_controller_s1_translator\" " "SDRAM_controller_s1_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"SDRAM_controller_s1_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730812093733 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "LCD_DMA_CTRL_0_avalon_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"LCD_DMA_CTRL_0_avalon_master_agent\" " "LCD_DMA_CTRL_0_avalon_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"LCD_DMA_CTRL_0_avalon_master_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730812093733 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "SDRAM_controller_s1_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"SDRAM_controller_s1_agent\" " "SDRAM_controller_s1_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"SDRAM_controller_s1_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730812093734 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "SDRAM_controller_s1_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"SDRAM_controller_s1_agent_rsp_fifo\" " "SDRAM_controller_s1_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"SDRAM_controller_s1_agent_rsp_fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730812093735 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\" " "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730812093740 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\" " "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730812093746 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\" " "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730812093750 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\" " "Router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730812093754 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_004: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_004\" " "Router_004: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_004\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730812093759 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_005: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_005\" " "Router_005: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_005\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730812093763 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "CPU_data_master_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"CPU_data_master_limiter\" " "CPU_data_master_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"CPU_data_master_limiter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730812093764 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/deremos/Documents/Master/EmbHard/embHard/quartus3/db/ip/model/submodules/altera_avalon_sc_fifo.v " "Reusing file /home/deremos/Documents/Master/EmbHard/embHard/quartus3/db/ip/model/submodules/altera_avalon_sc_fifo.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730812093765 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "SDRAM_controller_s1_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"SDRAM_controller_s1_burst_adapter\" " "SDRAM_controller_s1_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"SDRAM_controller_s1_burst_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730812093768 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/deremos/Documents/Master/EmbHard/embHard/quartus3/db/ip/model/submodules/altera_avalon_st_pipeline_base.v " "Reusing file /home/deremos/Documents/Master/EmbHard/embHard/quartus3/db/ip/model/submodules/altera_avalon_st_pipeline_base.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730812093769 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\" " "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730812093773 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\" " "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730812093776 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux_002: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_002\" " "Cmd_demux_002: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730812093779 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\" " "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730812093796 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_001\" " "Cmd_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730812093813 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/deremos/Documents/Master/EmbHard/embHard/quartus3/db/ip/model/submodules/altera_merlin_arbitrator.sv " "Reusing file /home/deremos/Documents/Master/EmbHard/embHard/quartus3/db/ip/model/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730812093814 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_002\" " "Cmd_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730812093828 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/deremos/Documents/Master/EmbHard/embHard/quartus3/db/ip/model/submodules/altera_merlin_arbitrator.sv " "Reusing file /home/deremos/Documents/Master/EmbHard/embHard/quartus3/db/ip/model/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730812093829 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\" " "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730812093833 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_001\" " "Rsp_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730812093837 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux_002: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_002\" " "Rsp_demux_002: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730812093840 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\" " "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730812093848 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/deremos/Documents/Master/EmbHard/embHard/quartus3/db/ip/model/submodules/altera_merlin_arbitrator.sv " "Reusing file /home/deremos/Documents/Master/EmbHard/embHard/quartus3/db/ip/model/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730812093849 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\" " "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730812093859 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/deremos/Documents/Master/EmbHard/embHard/quartus3/db/ip/model/submodules/altera_merlin_arbitrator.sv " "Reusing file /home/deremos/Documents/Master/EmbHard/embHard/quartus3/db/ip/model/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730812093859 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_002\" " "Rsp_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730812093869 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/deremos/Documents/Master/EmbHard/embHard/quartus3/db/ip/model/submodules/altera_merlin_arbitrator.sv " "Reusing file /home/deremos/Documents/Master/EmbHard/embHard/quartus3/db/ip/model/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730812093869 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "CPU_data_master_to_SDRAM_controller_s1_cmd_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"CPU_data_master_to_SDRAM_controller_s1_cmd_width_adapter\" " "CPU_data_master_to_SDRAM_controller_s1_cmd_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"CPU_data_master_to_SDRAM_controller_s1_cmd_width_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730812093870 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/deremos/Documents/Master/EmbHard/embHard/quartus3/db/ip/model/submodules/altera_merlin_address_alignment.sv " "Reusing file /home/deremos/Documents/Master/EmbHard/embHard/quartus3/db/ip/model/submodules/altera_merlin_address_alignment.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730812093871 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/deremos/Documents/Master/EmbHard/embHard/quartus3/db/ip/model/submodules/altera_merlin_burst_uncompressor.sv " "Reusing file /home/deremos/Documents/Master/EmbHard/embHard/quartus3/db/ip/model/submodules/altera_merlin_burst_uncompressor.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730812093871 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\" " "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730812093893 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_001: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_001\" " "Avalon_st_adapter_001: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730812093914 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730812093917 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter_001\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter_001\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730812093920 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Model: Done \"model\" with 46 modules, 73 files " "Model: Done \"model\" with 46 modules, 73 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730812093921 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "model.qsys " "Finished elaborating Platform Designer system entity \"model.qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730812094911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "labo1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file labo1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 labo1 " "Found entity 1: labo1" {  } { { "labo1.bdf" "" { Schematic "/home/deremos/Documents/Master/EmbHard/embHard/quartus3/labo1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730812095061 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730812095061 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/model/model.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/model/model.v" { { "Info" "ISGN_ENTITY_NAME" "1 model " "Found entity 1: model" {  } { { "db/ip/model/model.v" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus3/db/ip/model/model.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730812095063 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730812095063 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/model/submodules/DMA_LCD_ctrl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/model/submodules/DMA_LCD_ctrl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DMA_LCD_ctrl-rtl " "Found design unit 1: DMA_LCD_ctrl-rtl" {  } { { "db/ip/model/submodules/DMA_LCD_ctrl.vhd" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus3/db/ip/model/submodules/DMA_LCD_ctrl.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730812095394 ""} { "Info" "ISGN_ENTITY_NAME" "1 DMA_LCD_ctrl " "Found entity 1: DMA_LCD_ctrl" {  } { { "db/ip/model/submodules/DMA_LCD_ctrl.vhd" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus3/db/ip/model/submodules/DMA_LCD_ctrl.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730812095394 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730812095394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/model/submodules/GPIO.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/model/submodules/GPIO.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ParallelPort-comp " "Found design unit 1: ParallelPort-comp" {  } { { "db/ip/model/submodules/GPIO.vhd" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus3/db/ip/model/submodules/GPIO.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730812095394 ""} { "Info" "ISGN_ENTITY_NAME" "1 ParallelPort " "Found entity 1: ParallelPort" {  } { { "db/ip/model/submodules/GPIO.vhd" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus3/db/ip/model/submodules/GPIO.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730812095394 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730812095394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/model/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/model/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "db/ip/model/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus3/db/ip/model/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730812095396 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730812095396 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/model/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/model/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "db/ip/model/submodules/altera_avalon_st_pipeline_base.v" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus3/db/ip/model/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730812095397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730812095397 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/model/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/model/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "db/ip/model/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus3/db/ip/model/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730812095397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730812095397 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/model/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/model/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "db/ip/model/submodules/altera_default_burst_converter.sv" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus3/db/ip/model/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730812095398 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730812095398 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/model/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/model/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "db/ip/model/submodules/altera_incr_burst_converter.sv" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus3/db/ip/model/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730812095399 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730812095399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/model/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/model/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "db/ip/model/submodules/altera_merlin_address_alignment.sv" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus3/db/ip/model/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730812095399 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730812095399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/model/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/model/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "db/ip/model/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus3/db/ip/model/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730812095400 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "db/ip/model/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus3/db/ip/model/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730812095400 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730812095400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/model/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/model/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "db/ip/model/submodules/altera_merlin_burst_adapter.sv" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus3/db/ip/model/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730812095401 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730812095401 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/model/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file db/ip/model/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "db/ip/model/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus3/db/ip/model/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730812095403 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "db/ip/model/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus3/db/ip/model/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730812095403 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "db/ip/model/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus3/db/ip/model/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730812095403 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "db/ip/model/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus3/db/ip/model/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730812095403 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "db/ip/model/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus3/db/ip/model/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730812095403 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730812095403 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "db/ip/model/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus3/db/ip/model/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1730812095407 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/model/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/model/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "db/ip/model/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus3/db/ip/model/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730812095407 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730812095407 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/model/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/model/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "db/ip/model/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus3/db/ip/model/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730812095408 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730812095408 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/model/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/model/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "db/ip/model/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus3/db/ip/model/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730812095408 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730812095408 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/model/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/model/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "db/ip/model/submodules/altera_merlin_master_agent.sv" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus3/db/ip/model/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730812095409 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730812095409 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/model/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/model/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "db/ip/model/submodules/altera_merlin_master_translator.sv" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus3/db/ip/model/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730812095410 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730812095410 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/model/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/model/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "db/ip/model/submodules/altera_merlin_reorder_memory.sv" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus3/db/ip/model/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730812095411 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "db/ip/model/submodules/altera_merlin_reorder_memory.sv" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus3/db/ip/model/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730812095411 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730812095411 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/model/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/model/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "db/ip/model/submodules/altera_merlin_slave_agent.sv" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus3/db/ip/model/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730812095413 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730812095413 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/model/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/model/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "db/ip/model/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus3/db/ip/model/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730812095414 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730812095414 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/model/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/model/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "db/ip/model/submodules/altera_merlin_traffic_limiter.sv" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus3/db/ip/model/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730812095416 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730812095416 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/model/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/model/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "db/ip/model/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus3/db/ip/model/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730812095418 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730812095418 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/model/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/model/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "db/ip/model/submodules/altera_reset_controller.v" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus3/db/ip/model/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730812095419 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730812095419 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/model/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/model/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "db/ip/model/submodules/altera_reset_synchronizer.v" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus3/db/ip/model/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730812095419 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730812095419 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/model/submodules/altera_up_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/model/submodules/altera_up_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_altpll " "Found entity 1: altera_up_altpll" {  } { { "db/ip/model/submodules/altera_up_altpll.v" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus3/db/ip/model/submodules/altera_up_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730812095420 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730812095420 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/model/submodules/altera_up_avalon_reset_from_locked_signal.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/model/submodules/altera_up_avalon_reset_from_locked_signal.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_avalon_reset_from_locked_signal " "Found entity 1: altera_up_avalon_reset_from_locked_signal" {  } { { "db/ip/model/submodules/altera_up_avalon_reset_from_locked_signal.v" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus3/db/ip/model/submodules/altera_up_avalon_reset_from_locked_signal.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730812095420 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730812095420 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "db/ip/model/submodules/altera_wrap_burst_converter.sv" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus3/db/ip/model/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1730812095421 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/model/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/model/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "db/ip/model/submodules/altera_wrap_burst_converter.sv" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus3/db/ip/model/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730812095421 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730812095421 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/model/submodules/model_CPU.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/model/submodules/model_CPU.v" { { "Info" "ISGN_ENTITY_NAME" "1 model_CPU " "Found entity 1: model_CPU" {  } { { "db/ip/model/submodules/model_CPU.v" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus3/db/ip/model/submodules/model_CPU.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730812095422 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730812095422 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/model/submodules/model_CPU_cpu.v 27 27 " "Found 27 design units, including 27 entities, in source file db/ip/model/submodules/model_CPU_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 model_CPU_cpu_ic_data_module " "Found entity 1: model_CPU_cpu_ic_data_module" {  } { { "db/ip/model/submodules/model_CPU_cpu.v" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus3/db/ip/model/submodules/model_CPU_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730812096065 ""} { "Info" "ISGN_ENTITY_NAME" "2 model_CPU_cpu_ic_tag_module " "Found entity 2: model_CPU_cpu_ic_tag_module" {  } { { "db/ip/model/submodules/model_CPU_cpu.v" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus3/db/ip/model/submodules/model_CPU_cpu.v" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730812096065 ""} { "Info" "ISGN_ENTITY_NAME" "3 model_CPU_cpu_bht_module " "Found entity 3: model_CPU_cpu_bht_module" {  } { { "db/ip/model/submodules/model_CPU_cpu.v" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus3/db/ip/model/submodules/model_CPU_cpu.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730812096065 ""} { "Info" "ISGN_ENTITY_NAME" "4 model_CPU_cpu_register_bank_a_module " "Found entity 4: model_CPU_cpu_register_bank_a_module" {  } { { "db/ip/model/submodules/model_CPU_cpu.v" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus3/db/ip/model/submodules/model_CPU_cpu.v" 227 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730812096065 ""} { "Info" "ISGN_ENTITY_NAME" "5 model_CPU_cpu_register_bank_b_module " "Found entity 5: model_CPU_cpu_register_bank_b_module" {  } { { "db/ip/model/submodules/model_CPU_cpu.v" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus3/db/ip/model/submodules/model_CPU_cpu.v" 293 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730812096065 ""} { "Info" "ISGN_ENTITY_NAME" "6 model_CPU_cpu_dc_tag_module " "Found entity 6: model_CPU_cpu_dc_tag_module" {  } { { "db/ip/model/submodules/model_CPU_cpu.v" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus3/db/ip/model/submodules/model_CPU_cpu.v" 359 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730812096065 ""} { "Info" "ISGN_ENTITY_NAME" "7 model_CPU_cpu_dc_data_module " "Found entity 7: model_CPU_cpu_dc_data_module" {  } { { "db/ip/model/submodules/model_CPU_cpu.v" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus3/db/ip/model/submodules/model_CPU_cpu.v" 425 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730812096065 ""} { "Info" "ISGN_ENTITY_NAME" "8 model_CPU_cpu_dc_victim_module " "Found entity 8: model_CPU_cpu_dc_victim_module" {  } { { "db/ip/model/submodules/model_CPU_cpu.v" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus3/db/ip/model/submodules/model_CPU_cpu.v" 494 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730812096065 ""} { "Info" "ISGN_ENTITY_NAME" "9 model_CPU_cpu_nios2_oci_debug " "Found entity 9: model_CPU_cpu_nios2_oci_debug" {  } { { "db/ip/model/submodules/model_CPU_cpu.v" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus3/db/ip/model/submodules/model_CPU_cpu.v" 562 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730812096065 ""} { "Info" "ISGN_ENTITY_NAME" "10 model_CPU_cpu_nios2_oci_break " "Found entity 10: model_CPU_cpu_nios2_oci_break" {  } { { "db/ip/model/submodules/model_CPU_cpu.v" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus3/db/ip/model/submodules/model_CPU_cpu.v" 708 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730812096065 ""} { "Info" "ISGN_ENTITY_NAME" "11 model_CPU_cpu_nios2_oci_xbrk " "Found entity 11: model_CPU_cpu_nios2_oci_xbrk" {  } { { "db/ip/model/submodules/model_CPU_cpu.v" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus3/db/ip/model/submodules/model_CPU_cpu.v" 1001 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730812096065 ""} { "Info" "ISGN_ENTITY_NAME" "12 model_CPU_cpu_nios2_oci_dbrk " "Found entity 12: model_CPU_cpu_nios2_oci_dbrk" {  } { { "db/ip/model/submodules/model_CPU_cpu.v" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus3/db/ip/model/submodules/model_CPU_cpu.v" 1262 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730812096065 ""} { "Info" "ISGN_ENTITY_NAME" "13 model_CPU_cpu_nios2_oci_itrace " "Found entity 13: model_CPU_cpu_nios2_oci_itrace" {  } { { "db/ip/model/submodules/model_CPU_cpu.v" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus3/db/ip/model/submodules/model_CPU_cpu.v" 1451 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730812096065 ""} { "Info" "ISGN_ENTITY_NAME" "14 model_CPU_cpu_nios2_oci_td_mode " "Found entity 14: model_CPU_cpu_nios2_oci_td_mode" {  } { { "db/ip/model/submodules/model_CPU_cpu.v" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus3/db/ip/model/submodules/model_CPU_cpu.v" 1634 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730812096065 ""} { "Info" "ISGN_ENTITY_NAME" "15 model_CPU_cpu_nios2_oci_dtrace " "Found entity 15: model_CPU_cpu_nios2_oci_dtrace" {  } { { "db/ip/model/submodules/model_CPU_cpu.v" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus3/db/ip/model/submodules/model_CPU_cpu.v" 1702 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730812096065 ""} { "Info" "ISGN_ENTITY_NAME" "16 model_CPU_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 16: model_CPU_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "db/ip/model/submodules/model_CPU_cpu.v" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus3/db/ip/model/submodules/model_CPU_cpu.v" 1784 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730812096065 ""} { "Info" "ISGN_ENTITY_NAME" "17 model_CPU_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 17: model_CPU_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "db/ip/model/submodules/model_CPU_cpu.v" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus3/db/ip/model/submodules/model_CPU_cpu.v" 1856 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730812096065 ""} { "Info" "ISGN_ENTITY_NAME" "18 model_CPU_cpu_nios2_oci_fifo_cnt_inc " "Found entity 18: model_CPU_cpu_nios2_oci_fifo_cnt_inc" {  } { { "db/ip/model/submodules/model_CPU_cpu.v" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus3/db/ip/model/submodules/model_CPU_cpu.v" 1899 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730812096065 ""} { "Info" "ISGN_ENTITY_NAME" "19 model_CPU_cpu_nios2_oci_fifo " "Found entity 19: model_CPU_cpu_nios2_oci_fifo" {  } { { "db/ip/model/submodules/model_CPU_cpu.v" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus3/db/ip/model/submodules/model_CPU_cpu.v" 1946 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730812096065 ""} { "Info" "ISGN_ENTITY_NAME" "20 model_CPU_cpu_nios2_oci_pib " "Found entity 20: model_CPU_cpu_nios2_oci_pib" {  } { { "db/ip/model/submodules/model_CPU_cpu.v" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus3/db/ip/model/submodules/model_CPU_cpu.v" 2432 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730812096065 ""} { "Info" "ISGN_ENTITY_NAME" "21 model_CPU_cpu_nios2_oci_im " "Found entity 21: model_CPU_cpu_nios2_oci_im" {  } { { "db/ip/model/submodules/model_CPU_cpu.v" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus3/db/ip/model/submodules/model_CPU_cpu.v" 2455 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730812096065 ""} { "Info" "ISGN_ENTITY_NAME" "22 model_CPU_cpu_nios2_performance_monitors " "Found entity 22: model_CPU_cpu_nios2_performance_monitors" {  } { { "db/ip/model/submodules/model_CPU_cpu.v" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus3/db/ip/model/submodules/model_CPU_cpu.v" 2525 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730812096065 ""} { "Info" "ISGN_ENTITY_NAME" "23 model_CPU_cpu_nios2_avalon_reg " "Found entity 23: model_CPU_cpu_nios2_avalon_reg" {  } { { "db/ip/model/submodules/model_CPU_cpu.v" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus3/db/ip/model/submodules/model_CPU_cpu.v" 2542 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730812096065 ""} { "Info" "ISGN_ENTITY_NAME" "24 model_CPU_cpu_ociram_sp_ram_module " "Found entity 24: model_CPU_cpu_ociram_sp_ram_module" {  } { { "db/ip/model/submodules/model_CPU_cpu.v" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus3/db/ip/model/submodules/model_CPU_cpu.v" 2635 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730812096065 ""} { "Info" "ISGN_ENTITY_NAME" "25 model_CPU_cpu_nios2_ocimem " "Found entity 25: model_CPU_cpu_nios2_ocimem" {  } { { "db/ip/model/submodules/model_CPU_cpu.v" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus3/db/ip/model/submodules/model_CPU_cpu.v" 2700 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730812096065 ""} { "Info" "ISGN_ENTITY_NAME" "26 model_CPU_cpu_nios2_oci " "Found entity 26: model_CPU_cpu_nios2_oci" {  } { { "db/ip/model/submodules/model_CPU_cpu.v" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus3/db/ip/model/submodules/model_CPU_cpu.v" 2881 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730812096065 ""} { "Info" "ISGN_ENTITY_NAME" "27 model_CPU_cpu " "Found entity 27: model_CPU_cpu" {  } { { "db/ip/model/submodules/model_CPU_cpu.v" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus3/db/ip/model/submodules/model_CPU_cpu.v" 3426 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730812096065 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730812096065 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/model/submodules/model_CPU_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/model/submodules/model_CPU_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 model_CPU_cpu_debug_slave_sysclk " "Found entity 1: model_CPU_cpu_debug_slave_sysclk" {  } { { "db/ip/model/submodules/model_CPU_cpu_debug_slave_sysclk.v" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus3/db/ip/model/submodules/model_CPU_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730812096066 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730812096066 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/model/submodules/model_CPU_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/model/submodules/model_CPU_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 model_CPU_cpu_debug_slave_tck " "Found entity 1: model_CPU_cpu_debug_slave_tck" {  } { { "db/ip/model/submodules/model_CPU_cpu_debug_slave_tck.v" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus3/db/ip/model/submodules/model_CPU_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730812096067 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730812096067 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/model/submodules/model_CPU_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/model/submodules/model_CPU_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 model_CPU_cpu_debug_slave_wrapper " "Found entity 1: model_CPU_cpu_debug_slave_wrapper" {  } { { "db/ip/model/submodules/model_CPU_cpu_debug_slave_wrapper.v" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus3/db/ip/model/submodules/model_CPU_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730812096068 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730812096068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/model/submodules/model_CPU_cpu_mult_cell.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/model/submodules/model_CPU_cpu_mult_cell.v" { { "Info" "ISGN_ENTITY_NAME" "1 model_CPU_cpu_mult_cell " "Found entity 1: model_CPU_cpu_mult_cell" {  } { { "db/ip/model/submodules/model_CPU_cpu_mult_cell.v" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus3/db/ip/model/submodules/model_CPU_cpu_mult_cell.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730812096068 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730812096068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/model/submodules/model_CPU_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/model/submodules/model_CPU_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 model_CPU_cpu_test_bench " "Found entity 1: model_CPU_cpu_test_bench" {  } { { "db/ip/model/submodules/model_CPU_cpu_test_bench.v" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus3/db/ip/model/submodules/model_CPU_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730812096070 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730812096070 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/model/submodules/model_SDRAM_controller.v 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/model/submodules/model_SDRAM_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 model_SDRAM_controller_input_efifo_module " "Found entity 1: model_SDRAM_controller_input_efifo_module" {  } { { "db/ip/model/submodules/model_SDRAM_controller.v" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus3/db/ip/model/submodules/model_SDRAM_controller.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730812096071 ""} { "Info" "ISGN_ENTITY_NAME" "2 model_SDRAM_controller " "Found entity 2: model_SDRAM_controller" {  } { { "db/ip/model/submodules/model_SDRAM_controller.v" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus3/db/ip/model/submodules/model_SDRAM_controller.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730812096071 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730812096071 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/model/submodules/model_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/model/submodules/model_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 model_irq_mapper " "Found entity 1: model_irq_mapper" {  } { { "db/ip/model/submodules/model_irq_mapper.sv" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus3/db/ip/model/submodules/model_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730812096072 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730812096072 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/model/submodules/model_jtag_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file db/ip/model/submodules/model_jtag_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 model_jtag_uart_sim_scfifo_w " "Found entity 1: model_jtag_uart_sim_scfifo_w" {  } { { "db/ip/model/submodules/model_jtag_uart.v" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus3/db/ip/model/submodules/model_jtag_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730812096074 ""} { "Info" "ISGN_ENTITY_NAME" "2 model_jtag_uart_scfifo_w " "Found entity 2: model_jtag_uart_scfifo_w" {  } { { "db/ip/model/submodules/model_jtag_uart.v" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus3/db/ip/model/submodules/model_jtag_uart.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730812096074 ""} { "Info" "ISGN_ENTITY_NAME" "3 model_jtag_uart_sim_scfifo_r " "Found entity 3: model_jtag_uart_sim_scfifo_r" {  } { { "db/ip/model/submodules/model_jtag_uart.v" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus3/db/ip/model/submodules/model_jtag_uart.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730812096074 ""} { "Info" "ISGN_ENTITY_NAME" "4 model_jtag_uart_scfifo_r " "Found entity 4: model_jtag_uart_scfifo_r" {  } { { "db/ip/model/submodules/model_jtag_uart.v" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus3/db/ip/model/submodules/model_jtag_uart.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730812096074 ""} { "Info" "ISGN_ENTITY_NAME" "5 model_jtag_uart " "Found entity 5: model_jtag_uart" {  } { { "db/ip/model/submodules/model_jtag_uart.v" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus3/db/ip/model/submodules/model_jtag_uart.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730812096074 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730812096074 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/model/submodules/model_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/model/submodules/model_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 model_mm_interconnect_0 " "Found entity 1: model_mm_interconnect_0" {  } { { "db/ip/model/submodules/model_mm_interconnect_0.v" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus3/db/ip/model/submodules/model_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730812096080 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730812096080 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/model/submodules/model_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/model/submodules/model_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 model_mm_interconnect_0_avalon_st_adapter " "Found entity 1: model_mm_interconnect_0_avalon_st_adapter" {  } { { "db/ip/model/submodules/model_mm_interconnect_0_avalon_st_adapter.v" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus3/db/ip/model/submodules/model_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730812096081 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730812096081 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/model/submodules/model_mm_interconnect_0_avalon_st_adapter_001.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/model/submodules/model_mm_interconnect_0_avalon_st_adapter_001.v" { { "Info" "ISGN_ENTITY_NAME" "1 model_mm_interconnect_0_avalon_st_adapter_001 " "Found entity 1: model_mm_interconnect_0_avalon_st_adapter_001" {  } { { "db/ip/model/submodules/model_mm_interconnect_0_avalon_st_adapter_001.v" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus3/db/ip/model/submodules/model_mm_interconnect_0_avalon_st_adapter_001.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730812096082 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730812096082 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/model/submodules/model_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/model/submodules/model_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 model_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0 " "Found entity 1: model_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0" {  } { { "db/ip/model/submodules/model_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus3/db/ip/model/submodules/model_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730812096082 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730812096082 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/model/submodules/model_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/model/submodules/model_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 model_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: model_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "db/ip/model/submodules/model_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus3/db/ip/model/submodules/model_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730812096083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730812096083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/model/submodules/model_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/model/submodules/model_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 model_mm_interconnect_0_cmd_demux " "Found entity 1: model_mm_interconnect_0_cmd_demux" {  } { { "db/ip/model/submodules/model_mm_interconnect_0_cmd_demux.sv" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus3/db/ip/model/submodules/model_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730812096084 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730812096084 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/model/submodules/model_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/model/submodules/model_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 model_mm_interconnect_0_cmd_demux_001 " "Found entity 1: model_mm_interconnect_0_cmd_demux_001" {  } { { "db/ip/model/submodules/model_mm_interconnect_0_cmd_demux_001.sv" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus3/db/ip/model/submodules/model_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730812096084 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730812096084 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/model/submodules/model_mm_interconnect_0_cmd_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/model/submodules/model_mm_interconnect_0_cmd_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 model_mm_interconnect_0_cmd_demux_002 " "Found entity 1: model_mm_interconnect_0_cmd_demux_002" {  } { { "db/ip/model/submodules/model_mm_interconnect_0_cmd_demux_002.sv" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus3/db/ip/model/submodules/model_mm_interconnect_0_cmd_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730812096085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730812096085 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/model/submodules/model_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/model/submodules/model_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 model_mm_interconnect_0_cmd_mux " "Found entity 1: model_mm_interconnect_0_cmd_mux" {  } { { "db/ip/model/submodules/model_mm_interconnect_0_cmd_mux.sv" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus3/db/ip/model/submodules/model_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730812096086 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730812096086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/model/submodules/model_mm_interconnect_0_cmd_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/model/submodules/model_mm_interconnect_0_cmd_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 model_mm_interconnect_0_cmd_mux_001 " "Found entity 1: model_mm_interconnect_0_cmd_mux_001" {  } { { "db/ip/model/submodules/model_mm_interconnect_0_cmd_mux_001.sv" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus3/db/ip/model/submodules/model_mm_interconnect_0_cmd_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730812096087 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730812096087 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/model/submodules/model_mm_interconnect_0_cmd_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/model/submodules/model_mm_interconnect_0_cmd_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 model_mm_interconnect_0_cmd_mux_002 " "Found entity 1: model_mm_interconnect_0_cmd_mux_002" {  } { { "db/ip/model/submodules/model_mm_interconnect_0_cmd_mux_002.sv" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus3/db/ip/model/submodules/model_mm_interconnect_0_cmd_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730812096087 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730812096087 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel model_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at model_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/model/submodules/model_mm_interconnect_0_router.sv" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus3/db/ip/model/submodules/model_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1730812096088 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel model_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at model_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/model/submodules/model_mm_interconnect_0_router.sv" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus3/db/ip/model/submodules/model_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1730812096088 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/model/submodules/model_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/model/submodules/model_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 model_mm_interconnect_0_router_default_decode " "Found entity 1: model_mm_interconnect_0_router_default_decode" {  } { { "db/ip/model/submodules/model_mm_interconnect_0_router.sv" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus3/db/ip/model/submodules/model_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730812096088 ""} { "Info" "ISGN_ENTITY_NAME" "2 model_mm_interconnect_0_router " "Found entity 2: model_mm_interconnect_0_router" {  } { { "db/ip/model/submodules/model_mm_interconnect_0_router.sv" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus3/db/ip/model/submodules/model_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730812096088 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730812096088 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel model_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at model_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/model/submodules/model_mm_interconnect_0_router_001.sv" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus3/db/ip/model/submodules/model_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1730812096089 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel model_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at model_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/model/submodules/model_mm_interconnect_0_router_001.sv" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus3/db/ip/model/submodules/model_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1730812096089 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/model/submodules/model_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/model/submodules/model_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 model_mm_interconnect_0_router_001_default_decode " "Found entity 1: model_mm_interconnect_0_router_001_default_decode" {  } { { "db/ip/model/submodules/model_mm_interconnect_0_router_001.sv" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus3/db/ip/model/submodules/model_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730812096089 ""} { "Info" "ISGN_ENTITY_NAME" "2 model_mm_interconnect_0_router_001 " "Found entity 2: model_mm_interconnect_0_router_001" {  } { { "db/ip/model/submodules/model_mm_interconnect_0_router_001.sv" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus3/db/ip/model/submodules/model_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730812096089 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730812096089 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel model_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at model_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/model/submodules/model_mm_interconnect_0_router_002.sv" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus3/db/ip/model/submodules/model_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1730812096090 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel model_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at model_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/model/submodules/model_mm_interconnect_0_router_002.sv" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus3/db/ip/model/submodules/model_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1730812096090 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/model/submodules/model_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/model/submodules/model_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 model_mm_interconnect_0_router_002_default_decode " "Found entity 1: model_mm_interconnect_0_router_002_default_decode" {  } { { "db/ip/model/submodules/model_mm_interconnect_0_router_002.sv" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus3/db/ip/model/submodules/model_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730812096091 ""} { "Info" "ISGN_ENTITY_NAME" "2 model_mm_interconnect_0_router_002 " "Found entity 2: model_mm_interconnect_0_router_002" {  } { { "db/ip/model/submodules/model_mm_interconnect_0_router_002.sv" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus3/db/ip/model/submodules/model_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730812096091 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730812096091 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel model_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at model_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/model/submodules/model_mm_interconnect_0_router_003.sv" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus3/db/ip/model/submodules/model_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1730812096091 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel model_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at model_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/model/submodules/model_mm_interconnect_0_router_003.sv" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus3/db/ip/model/submodules/model_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1730812096091 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/model/submodules/model_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/model/submodules/model_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 model_mm_interconnect_0_router_003_default_decode " "Found entity 1: model_mm_interconnect_0_router_003_default_decode" {  } { { "db/ip/model/submodules/model_mm_interconnect_0_router_003.sv" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus3/db/ip/model/submodules/model_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730812096092 ""} { "Info" "ISGN_ENTITY_NAME" "2 model_mm_interconnect_0_router_003 " "Found entity 2: model_mm_interconnect_0_router_003" {  } { { "db/ip/model/submodules/model_mm_interconnect_0_router_003.sv" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus3/db/ip/model/submodules/model_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730812096092 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730812096092 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel model_mm_interconnect_0_router_004.sv(48) " "Verilog HDL Declaration information at model_mm_interconnect_0_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/model/submodules/model_mm_interconnect_0_router_004.sv" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus3/db/ip/model/submodules/model_mm_interconnect_0_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1730812096092 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel model_mm_interconnect_0_router_004.sv(49) " "Verilog HDL Declaration information at model_mm_interconnect_0_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/model/submodules/model_mm_interconnect_0_router_004.sv" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus3/db/ip/model/submodules/model_mm_interconnect_0_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1730812096092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/model/submodules/model_mm_interconnect_0_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/model/submodules/model_mm_interconnect_0_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 model_mm_interconnect_0_router_004_default_decode " "Found entity 1: model_mm_interconnect_0_router_004_default_decode" {  } { { "db/ip/model/submodules/model_mm_interconnect_0_router_004.sv" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus3/db/ip/model/submodules/model_mm_interconnect_0_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730812096093 ""} { "Info" "ISGN_ENTITY_NAME" "2 model_mm_interconnect_0_router_004 " "Found entity 2: model_mm_interconnect_0_router_004" {  } { { "db/ip/model/submodules/model_mm_interconnect_0_router_004.sv" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus3/db/ip/model/submodules/model_mm_interconnect_0_router_004.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730812096093 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730812096093 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel model_mm_interconnect_0_router_005.sv(48) " "Verilog HDL Declaration information at model_mm_interconnect_0_router_005.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/model/submodules/model_mm_interconnect_0_router_005.sv" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus3/db/ip/model/submodules/model_mm_interconnect_0_router_005.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1730812096093 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel model_mm_interconnect_0_router_005.sv(49) " "Verilog HDL Declaration information at model_mm_interconnect_0_router_005.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/model/submodules/model_mm_interconnect_0_router_005.sv" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus3/db/ip/model/submodules/model_mm_interconnect_0_router_005.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1730812096093 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/model/submodules/model_mm_interconnect_0_router_005.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/model/submodules/model_mm_interconnect_0_router_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 model_mm_interconnect_0_router_005_default_decode " "Found entity 1: model_mm_interconnect_0_router_005_default_decode" {  } { { "db/ip/model/submodules/model_mm_interconnect_0_router_005.sv" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus3/db/ip/model/submodules/model_mm_interconnect_0_router_005.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730812096094 ""} { "Info" "ISGN_ENTITY_NAME" "2 model_mm_interconnect_0_router_005 " "Found entity 2: model_mm_interconnect_0_router_005" {  } { { "db/ip/model/submodules/model_mm_interconnect_0_router_005.sv" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus3/db/ip/model/submodules/model_mm_interconnect_0_router_005.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730812096094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730812096094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/model/submodules/model_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/model/submodules/model_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 model_mm_interconnect_0_rsp_demux " "Found entity 1: model_mm_interconnect_0_rsp_demux" {  } { { "db/ip/model/submodules/model_mm_interconnect_0_rsp_demux.sv" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus3/db/ip/model/submodules/model_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730812096094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730812096094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/model/submodules/model_mm_interconnect_0_rsp_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/model/submodules/model_mm_interconnect_0_rsp_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 model_mm_interconnect_0_rsp_demux_001 " "Found entity 1: model_mm_interconnect_0_rsp_demux_001" {  } { { "db/ip/model/submodules/model_mm_interconnect_0_rsp_demux_001.sv" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus3/db/ip/model/submodules/model_mm_interconnect_0_rsp_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730812096095 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730812096095 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/model/submodules/model_mm_interconnect_0_rsp_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/model/submodules/model_mm_interconnect_0_rsp_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 model_mm_interconnect_0_rsp_demux_002 " "Found entity 1: model_mm_interconnect_0_rsp_demux_002" {  } { { "db/ip/model/submodules/model_mm_interconnect_0_rsp_demux_002.sv" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus3/db/ip/model/submodules/model_mm_interconnect_0_rsp_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730812096095 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730812096095 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/model/submodules/model_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/model/submodules/model_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 model_mm_interconnect_0_rsp_mux " "Found entity 1: model_mm_interconnect_0_rsp_mux" {  } { { "db/ip/model/submodules/model_mm_interconnect_0_rsp_mux.sv" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus3/db/ip/model/submodules/model_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730812096096 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730812096096 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/model/submodules/model_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/model/submodules/model_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 model_mm_interconnect_0_rsp_mux_001 " "Found entity 1: model_mm_interconnect_0_rsp_mux_001" {  } { { "db/ip/model/submodules/model_mm_interconnect_0_rsp_mux_001.sv" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus3/db/ip/model/submodules/model_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730812096097 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730812096097 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/model/submodules/model_mm_interconnect_0_rsp_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/model/submodules/model_mm_interconnect_0_rsp_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 model_mm_interconnect_0_rsp_mux_002 " "Found entity 1: model_mm_interconnect_0_rsp_mux_002" {  } { { "db/ip/model/submodules/model_mm_interconnect_0_rsp_mux_002.sv" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus3/db/ip/model/submodules/model_mm_interconnect_0_rsp_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730812096098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730812096098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/model/submodules/model_sys_sdram_pll_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/model/submodules/model_sys_sdram_pll_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 model_sys_sdram_pll_0 " "Found entity 1: model_sys_sdram_pll_0" {  } { { "db/ip/model/submodules/model_sys_sdram_pll_0.v" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus3/db/ip/model/submodules/model_sys_sdram_pll_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730812096098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730812096098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/model/submodules/model_sys_sdram_pll_1.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/model/submodules/model_sys_sdram_pll_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 model_sys_sdram_pll_1 " "Found entity 1: model_sys_sdram_pll_1" {  } { { "db/ip/model/submodules/model_sys_sdram_pll_1.v" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus3/db/ip/model/submodules/model_sys_sdram_pll_1.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730812096099 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730812096099 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/model/submodules/model_sysid_qsys_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/model/submodules/model_sysid_qsys_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 model_sysid_qsys_0 " "Found entity 1: model_sysid_qsys_0" {  } { { "db/ip/model/submodules/model_sysid_qsys_0.v" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus3/db/ip/model/submodules/model_sysid_qsys_0.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730812096100 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730812096100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/model/submodules/model_timer_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/model/submodules/model_timer_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 model_timer_0 " "Found entity 1: model_timer_0" {  } { { "db/ip/model/submodules/model_timer_0.v" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus3/db/ip/model/submodules/model_timer_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730812096100 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730812096100 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "model_SDRAM_controller.v(318) " "Verilog HDL or VHDL warning at model_SDRAM_controller.v(318): conditional expression evaluates to a constant" {  } { { "db/ip/model/submodules/model_SDRAM_controller.v" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus3/db/ip/model/submodules/model_SDRAM_controller.v" 318 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1730812096124 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "model_SDRAM_controller.v(328) " "Verilog HDL or VHDL warning at model_SDRAM_controller.v(328): conditional expression evaluates to a constant" {  } { { "db/ip/model/submodules/model_SDRAM_controller.v" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus3/db/ip/model/submodules/model_SDRAM_controller.v" 328 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1730812096125 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "model_SDRAM_controller.v(338) " "Verilog HDL or VHDL warning at model_SDRAM_controller.v(338): conditional expression evaluates to a constant" {  } { { "db/ip/model/submodules/model_SDRAM_controller.v" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus3/db/ip/model/submodules/model_SDRAM_controller.v" 338 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1730812096125 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "model_SDRAM_controller.v(682) " "Verilog HDL or VHDL warning at model_SDRAM_controller.v(682): conditional expression evaluates to a constant" {  } { { "db/ip/model/submodules/model_SDRAM_controller.v" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus3/db/ip/model/submodules/model_SDRAM_controller.v" 682 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1730812096126 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "labo1 " "Elaborating entity \"labo1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1730812096205 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "model model:inst1 " "Elaborating entity \"model\" for hierarchy \"model:inst1\"" {  } { { "labo1.bdf" "inst1" { Schematic "/home/deremos/Documents/Master/EmbHard/embHard/quartus3/labo1.bdf" { { -144 496 1056 280 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730812096212 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "model_CPU model:inst1\|model_CPU:cpu " "Elaborating entity \"model_CPU\" for hierarchy \"model:inst1\|model_CPU:cpu\"" {  } { { "db/ip/model/model.v" "cpu" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus3/db/ip/model/model.v" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730812096236 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "model_CPU_cpu model:inst1\|model_CPU:cpu\|model_CPU_cpu:cpu " "Elaborating entity \"model_CPU_cpu\" for hierarchy \"model:inst1\|model_CPU:cpu\|model_CPU_cpu:cpu\"" {  } { { "db/ip/model/submodules/model_CPU.v" "cpu" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus3/db/ip/model/submodules/model_CPU.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730812096269 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "model_CPU_cpu_test_bench model:inst1\|model_CPU:cpu\|model_CPU_cpu:cpu\|model_CPU_cpu_test_bench:the_model_CPU_cpu_test_bench " "Elaborating entity \"model_CPU_cpu_test_bench\" for hierarchy \"model:inst1\|model_CPU:cpu\|model_CPU_cpu:cpu\|model_CPU_cpu_test_bench:the_model_CPU_cpu_test_bench\"" {  } { { "db/ip/model/submodules/model_CPU_cpu.v" "the_model_CPU_cpu_test_bench" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus3/db/ip/model/submodules/model_CPU_cpu.v" 5986 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730812096636 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "model_CPU_cpu_ic_data_module model:inst1\|model_CPU:cpu\|model_CPU_cpu:cpu\|model_CPU_cpu_ic_data_module:model_CPU_cpu_ic_data " "Elaborating entity \"model_CPU_cpu_ic_data_module\" for hierarchy \"model:inst1\|model_CPU:cpu\|model_CPU_cpu:cpu\|model_CPU_cpu_ic_data_module:model_CPU_cpu_ic_data\"" {  } { { "db/ip/model/submodules/model_CPU_cpu.v" "model_CPU_cpu_ic_data" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus3/db/ip/model/submodules/model_CPU_cpu.v" 6988 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730812096678 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram model:inst1\|model_CPU:cpu\|model_CPU_cpu:cpu\|model_CPU_cpu_ic_data_module:model_CPU_cpu_ic_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"model:inst1\|model_CPU:cpu\|model_CPU_cpu:cpu\|model_CPU_cpu_ic_data_module:model_CPU_cpu_ic_data\|altsyncram:the_altsyncram\"" {  } { { "db/ip/model/submodules/model_CPU_cpu.v" "the_altsyncram" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus3/db/ip/model/submodules/model_CPU_cpu.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730812096782 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "model:inst1\|model_CPU:cpu\|model_CPU_cpu:cpu\|model_CPU_cpu_ic_data_module:model_CPU_cpu_ic_data\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"model:inst1\|model_CPU:cpu\|model_CPU_cpu:cpu\|model_CPU_cpu_ic_data_module:model_CPU_cpu_ic_data\|altsyncram:the_altsyncram\"" {  } { { "db/ip/model/submodules/model_CPU_cpu.v" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus3/db/ip/model/submodules/model_CPU_cpu.v" 61 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730812096789 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "model:inst1\|model_CPU:cpu\|model_CPU_cpu:cpu\|model_CPU_cpu_ic_data_module:model_CPU_cpu_ic_data\|altsyncram:the_altsyncram " "Instantiated megafunction \"model:inst1\|model_CPU:cpu\|model_CPU_cpu:cpu\|model_CPU_cpu_ic_data_module:model_CPU_cpu_ic_data\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812096789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812096789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812096789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 1024 " "Parameter \"numwords_b\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812096789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812096789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812096789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812096789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812096789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812096789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812096789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812096789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812096789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 10 " "Parameter \"widthad_b\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812096789 ""}  } { { "db/ip/model/submodules/model_CPU_cpu.v" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus3/db/ip/model/submodules/model_CPU_cpu.v" 61 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1730812096789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ptj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ptj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ptj1 " "Found entity 1: altsyncram_ptj1" {  } { { "db/altsyncram_ptj1.tdf" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus3/db/altsyncram_ptj1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730812096827 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730812096827 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ptj1 model:inst1\|model_CPU:cpu\|model_CPU_cpu:cpu\|model_CPU_cpu_ic_data_module:model_CPU_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_ptj1:auto_generated " "Elaborating entity \"altsyncram_ptj1\" for hierarchy \"model:inst1\|model_CPU:cpu\|model_CPU_cpu:cpu\|model_CPU_cpu_ic_data_module:model_CPU_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_ptj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/deremos/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730812096827 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "model_CPU_cpu_ic_tag_module model:inst1\|model_CPU:cpu\|model_CPU_cpu:cpu\|model_CPU_cpu_ic_tag_module:model_CPU_cpu_ic_tag " "Elaborating entity \"model_CPU_cpu_ic_tag_module\" for hierarchy \"model:inst1\|model_CPU:cpu\|model_CPU_cpu:cpu\|model_CPU_cpu_ic_tag_module:model_CPU_cpu_ic_tag\"" {  } { { "db/ip/model/submodules/model_CPU_cpu.v" "model_CPU_cpu_ic_tag" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus3/db/ip/model/submodules/model_CPU_cpu.v" 7054 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730812096879 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram model:inst1\|model_CPU:cpu\|model_CPU_cpu:cpu\|model_CPU_cpu_ic_tag_module:model_CPU_cpu_ic_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"model:inst1\|model_CPU:cpu\|model_CPU_cpu:cpu\|model_CPU_cpu_ic_tag_module:model_CPU_cpu_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "db/ip/model/submodules/model_CPU_cpu.v" "the_altsyncram" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus3/db/ip/model/submodules/model_CPU_cpu.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730812096898 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "model:inst1\|model_CPU:cpu\|model_CPU_cpu:cpu\|model_CPU_cpu_ic_tag_module:model_CPU_cpu_ic_tag\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"model:inst1\|model_CPU:cpu\|model_CPU_cpu:cpu\|model_CPU_cpu_ic_tag_module:model_CPU_cpu_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "db/ip/model/submodules/model_CPU_cpu.v" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus3/db/ip/model/submodules/model_CPU_cpu.v" 129 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730812096904 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "model:inst1\|model_CPU:cpu\|model_CPU_cpu:cpu\|model_CPU_cpu_ic_tag_module:model_CPU_cpu_ic_tag\|altsyncram:the_altsyncram " "Instantiated megafunction \"model:inst1\|model_CPU:cpu\|model_CPU_cpu:cpu\|model_CPU_cpu_ic_tag_module:model_CPU_cpu_ic_tag\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812096905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812096905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812096905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 128 " "Parameter \"numwords_a\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812096905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 128 " "Parameter \"numwords_b\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812096905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812096905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812096905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812096905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812096905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812096905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 22 " "Parameter \"width_a\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812096905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 22 " "Parameter \"width_b\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812096905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Parameter \"widthad_a\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812096905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 7 " "Parameter \"widthad_b\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812096905 ""}  } { { "db/ip/model/submodules/model_CPU_cpu.v" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus3/db/ip/model/submodules/model_CPU_cpu.v" 129 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1730812096905 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_kkj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_kkj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_kkj1 " "Found entity 1: altsyncram_kkj1" {  } { { "db/altsyncram_kkj1.tdf" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus3/db/altsyncram_kkj1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730812096937 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730812096937 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_kkj1 model:inst1\|model_CPU:cpu\|model_CPU_cpu:cpu\|model_CPU_cpu_ic_tag_module:model_CPU_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_kkj1:auto_generated " "Elaborating entity \"altsyncram_kkj1\" for hierarchy \"model:inst1\|model_CPU:cpu\|model_CPU_cpu:cpu\|model_CPU_cpu_ic_tag_module:model_CPU_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_kkj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/deremos/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730812096938 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "model_CPU_cpu_bht_module model:inst1\|model_CPU:cpu\|model_CPU_cpu:cpu\|model_CPU_cpu_bht_module:model_CPU_cpu_bht " "Elaborating entity \"model_CPU_cpu_bht_module\" for hierarchy \"model:inst1\|model_CPU:cpu\|model_CPU_cpu:cpu\|model_CPU_cpu_bht_module:model_CPU_cpu_bht\"" {  } { { "db/ip/model/submodules/model_CPU_cpu.v" "model_CPU_cpu_bht" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus3/db/ip/model/submodules/model_CPU_cpu.v" 7252 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730812096974 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram model:inst1\|model_CPU:cpu\|model_CPU_cpu:cpu\|model_CPU_cpu_bht_module:model_CPU_cpu_bht\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"model:inst1\|model_CPU:cpu\|model_CPU_cpu:cpu\|model_CPU_cpu_bht_module:model_CPU_cpu_bht\|altsyncram:the_altsyncram\"" {  } { { "db/ip/model/submodules/model_CPU_cpu.v" "the_altsyncram" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus3/db/ip/model/submodules/model_CPU_cpu.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730812096985 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "model:inst1\|model_CPU:cpu\|model_CPU_cpu:cpu\|model_CPU_cpu_bht_module:model_CPU_cpu_bht\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"model:inst1\|model_CPU:cpu\|model_CPU_cpu:cpu\|model_CPU_cpu_bht_module:model_CPU_cpu_bht\|altsyncram:the_altsyncram\"" {  } { { "db/ip/model/submodules/model_CPU_cpu.v" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus3/db/ip/model/submodules/model_CPU_cpu.v" 198 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730812096991 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "model:inst1\|model_CPU:cpu\|model_CPU_cpu:cpu\|model_CPU_cpu_bht_module:model_CPU_cpu_bht\|altsyncram:the_altsyncram " "Instantiated megafunction \"model:inst1\|model_CPU:cpu\|model_CPU_cpu:cpu\|model_CPU_cpu_bht_module:model_CPU_cpu_bht\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812096991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812096991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812096991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812096991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 256 " "Parameter \"numwords_b\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812096991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812096991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812096991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812096991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812096991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812096991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 2 " "Parameter \"width_a\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812096991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 2 " "Parameter \"width_b\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812096991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812096991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 8 " "Parameter \"widthad_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812096991 ""}  } { { "db/ip/model/submodules/model_CPU_cpu.v" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus3/db/ip/model/submodules/model_CPU_cpu.v" 198 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1730812096991 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_mhj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_mhj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_mhj1 " "Found entity 1: altsyncram_mhj1" {  } { { "db/altsyncram_mhj1.tdf" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus3/db/altsyncram_mhj1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730812097021 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730812097021 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_mhj1 model:inst1\|model_CPU:cpu\|model_CPU_cpu:cpu\|model_CPU_cpu_bht_module:model_CPU_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_mhj1:auto_generated " "Elaborating entity \"altsyncram_mhj1\" for hierarchy \"model:inst1\|model_CPU:cpu\|model_CPU_cpu:cpu\|model_CPU_cpu_bht_module:model_CPU_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_mhj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/deremos/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730812097021 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "model_CPU_cpu_register_bank_a_module model:inst1\|model_CPU:cpu\|model_CPU_cpu:cpu\|model_CPU_cpu_register_bank_a_module:model_CPU_cpu_register_bank_a " "Elaborating entity \"model_CPU_cpu_register_bank_a_module\" for hierarchy \"model:inst1\|model_CPU:cpu\|model_CPU_cpu:cpu\|model_CPU_cpu_register_bank_a_module:model_CPU_cpu_register_bank_a\"" {  } { { "db/ip/model/submodules/model_CPU_cpu.v" "model_CPU_cpu_register_bank_a" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus3/db/ip/model/submodules/model_CPU_cpu.v" 8209 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730812097049 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram model:inst1\|model_CPU:cpu\|model_CPU_cpu:cpu\|model_CPU_cpu_register_bank_a_module:model_CPU_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"model:inst1\|model_CPU:cpu\|model_CPU_cpu:cpu\|model_CPU_cpu_register_bank_a_module:model_CPU_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "db/ip/model/submodules/model_CPU_cpu.v" "the_altsyncram" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus3/db/ip/model/submodules/model_CPU_cpu.v" 264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730812097074 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "model:inst1\|model_CPU:cpu\|model_CPU_cpu:cpu\|model_CPU_cpu_register_bank_a_module:model_CPU_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"model:inst1\|model_CPU:cpu\|model_CPU_cpu:cpu\|model_CPU_cpu_register_bank_a_module:model_CPU_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "db/ip/model/submodules/model_CPU_cpu.v" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus3/db/ip/model/submodules/model_CPU_cpu.v" 264 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730812097082 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "model:inst1\|model_CPU:cpu\|model_CPU_cpu:cpu\|model_CPU_cpu_register_bank_a_module:model_CPU_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"model:inst1\|model_CPU:cpu\|model_CPU_cpu:cpu\|model_CPU_cpu_register_bank_a_module:model_CPU_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812097082 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812097082 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812097082 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812097082 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812097082 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812097082 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812097082 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812097082 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812097082 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812097082 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812097082 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812097082 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812097082 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812097082 ""}  } { { "db/ip/model/submodules/model_CPU_cpu.v" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus3/db/ip/model/submodules/model_CPU_cpu.v" 264 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1730812097082 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ssi1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ssi1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ssi1 " "Found entity 1: altsyncram_ssi1" {  } { { "db/altsyncram_ssi1.tdf" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus3/db/altsyncram_ssi1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730812097116 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730812097116 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ssi1 model:inst1\|model_CPU:cpu\|model_CPU_cpu:cpu\|model_CPU_cpu_register_bank_a_module:model_CPU_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_ssi1:auto_generated " "Elaborating entity \"altsyncram_ssi1\" for hierarchy \"model:inst1\|model_CPU:cpu\|model_CPU_cpu:cpu\|model_CPU_cpu_register_bank_a_module:model_CPU_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_ssi1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/deremos/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730812097117 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "model_CPU_cpu_register_bank_b_module model:inst1\|model_CPU:cpu\|model_CPU_cpu:cpu\|model_CPU_cpu_register_bank_b_module:model_CPU_cpu_register_bank_b " "Elaborating entity \"model_CPU_cpu_register_bank_b_module\" for hierarchy \"model:inst1\|model_CPU:cpu\|model_CPU_cpu:cpu\|model_CPU_cpu_register_bank_b_module:model_CPU_cpu_register_bank_b\"" {  } { { "db/ip/model/submodules/model_CPU_cpu.v" "model_CPU_cpu_register_bank_b" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus3/db/ip/model/submodules/model_CPU_cpu.v" 8227 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730812097154 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "model_CPU_cpu_mult_cell model:inst1\|model_CPU:cpu\|model_CPU_cpu:cpu\|model_CPU_cpu_mult_cell:the_model_CPU_cpu_mult_cell " "Elaborating entity \"model_CPU_cpu_mult_cell\" for hierarchy \"model:inst1\|model_CPU:cpu\|model_CPU_cpu:cpu\|model_CPU_cpu_mult_cell:the_model_CPU_cpu_mult_cell\"" {  } { { "db/ip/model/submodules/model_CPU_cpu.v" "the_model_CPU_cpu_mult_cell" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus3/db/ip/model/submodules/model_CPU_cpu.v" 8812 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730812097164 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add model:inst1\|model_CPU:cpu\|model_CPU_cpu:cpu\|model_CPU_cpu_mult_cell:the_model_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1 " "Elaborating entity \"altera_mult_add\" for hierarchy \"model:inst1\|model_CPU:cpu\|model_CPU_cpu:cpu\|model_CPU_cpu_mult_cell:the_model_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\"" {  } { { "db/ip/model/submodules/model_CPU_cpu_mult_cell.v" "the_altmult_add_p1" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus3/db/ip/model/submodules/model_CPU_cpu_mult_cell.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730812097187 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "model:inst1\|model_CPU:cpu\|model_CPU_cpu:cpu\|model_CPU_cpu_mult_cell:the_model_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1 " "Elaborated megafunction instantiation \"model:inst1\|model_CPU:cpu\|model_CPU_cpu:cpu\|model_CPU_cpu_mult_cell:the_model_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\"" {  } { { "db/ip/model/submodules/model_CPU_cpu_mult_cell.v" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus3/db/ip/model/submodules/model_CPU_cpu_mult_cell.v" 63 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730812097192 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "model:inst1\|model_CPU:cpu\|model_CPU_cpu:cpu\|model_CPU_cpu_mult_cell:the_model_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1 " "Instantiated megafunction \"model:inst1\|model_CPU:cpu\|model_CPU_cpu:cpu\|model_CPU_cpu_mult_cell:the_model_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_pipeline_aclr1 ACLR0 " "Parameter \"addnsub_multiplier_pipeline_aclr1\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812097192 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_pipeline_register1 CLOCK0 " "Parameter \"addnsub_multiplier_pipeline_register1\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812097192 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_register1 UNREGISTERED " "Parameter \"addnsub_multiplier_register1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812097192 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dedicated_multiplier_circuitry YES " "Parameter \"dedicated_multiplier_circuitry\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812097192 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a0 UNREGISTERED " "Parameter \"input_register_a0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812097192 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b0 UNREGISTERED " "Parameter \"input_register_b0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812097192 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a0 DATAA " "Parameter \"input_source_a0\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812097192 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b0 DATAB " "Parameter \"input_source_b0\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812097192 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altera_mult_add " "Parameter \"lpm_type\" = \"altera_mult_add\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812097192 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier1_direction ADD " "Parameter \"multiplier1_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812097192 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr0 ACLR0 " "Parameter \"multiplier_aclr0\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812097192 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register0 CLOCK0 " "Parameter \"multiplier_register0\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812097192 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_multipliers 1 " "Parameter \"number_of_multipliers\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812097192 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_register UNREGISTERED " "Parameter \"output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812097192 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub1 PORT_UNUSED " "Parameter \"port_addnsub1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812097192 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub3 PORT_UNUSED " "Parameter \"port_addnsub3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812097192 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_a UNSIGNED " "Parameter \"representation_a\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812097192 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_b UNSIGNED " "Parameter \"representation_b\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812097192 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "selected_device_family ARRIAIIGX " "Parameter \"selected_device_family\" = \"ARRIAIIGX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812097192 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_aclr_a ACLR0 " "Parameter \"signed_pipeline_aclr_a\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812097192 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_aclr_b ACLR0 " "Parameter \"signed_pipeline_aclr_b\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812097192 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_register_a CLOCK0 " "Parameter \"signed_pipeline_register_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812097192 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_register_b CLOCK0 " "Parameter \"signed_pipeline_register_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812097192 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_a UNREGISTERED " "Parameter \"signed_register_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812097192 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_b UNREGISTERED " "Parameter \"signed_register_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812097192 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812097192 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812097192 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_result 32 " "Parameter \"width_result\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812097192 ""}  } { { "db/ip/model/submodules/model_CPU_cpu_mult_cell.v" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus3/db/ip/model/submodules/model_CPU_cpu_mult_cell.v" 63 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1730812097192 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_mult_add_tdp2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_mult_add_tdp2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mult_add_tdp2 " "Found entity 1: altera_mult_add_tdp2" {  } { { "db/altera_mult_add_tdp2.v" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus3/db/altera_mult_add_tdp2.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730812097226 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730812097226 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_tdp2 model:inst1\|model_CPU:cpu\|model_CPU_cpu:cpu\|model_CPU_cpu_mult_cell:the_model_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_tdp2:auto_generated " "Elaborating entity \"altera_mult_add_tdp2\" for hierarchy \"model:inst1\|model_CPU:cpu\|model_CPU_cpu:cpu\|model_CPU_cpu_mult_cell:the_model_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_tdp2:auto_generated\"" {  } { { "altera_mult_add.tdf" "auto_generated" { Text "/home/deremos/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altera_mult_add.tdf" 454 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730812097228 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_rtl model:inst1\|model_CPU:cpu\|model_CPU_cpu:cpu\|model_CPU_cpu_mult_cell:the_model_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_tdp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborating entity \"altera_mult_add_rtl\" for hierarchy \"model:inst1\|model_CPU:cpu\|model_CPU_cpu:cpu\|model_CPU_cpu_mult_cell:the_model_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_tdp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_tdp2.v" "altera_mult_add_rtl1" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus3/db/altera_mult_add_tdp2.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730812097254 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "model:inst1\|model_CPU:cpu\|model_CPU_cpu:cpu\|model_CPU_cpu_mult_cell:the_model_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_tdp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"model:inst1\|model_CPU:cpu\|model_CPU_cpu:cpu\|model_CPU_cpu_mult_cell:the_model_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_tdp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_tdp2.v" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus3/db/altera_mult_add_tdp2.v" 116 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730812097300 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "model:inst1\|model_CPU:cpu\|model_CPU_cpu:cpu\|model_CPU_cpu_mult_cell:the_model_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_tdp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Instantiated megafunction \"model:inst1\|model_CPU:cpu\|model_CPU_cpu:cpu\|model_CPU_cpu_mult_cell:the_model_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_tdp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_direction ADD " "Parameter \"accum_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812097301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_aclr NONE " "Parameter \"accum_sload_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812097301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_latency_aclr NONE " "Parameter \"accum_sload_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812097301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_latency_clock UNREGISTERED " "Parameter \"accum_sload_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812097301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_latency_sclr NONE " "Parameter \"accum_sload_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812097301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_register UNREGISTERED " "Parameter \"accum_sload_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812097301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_sclr NONE " "Parameter \"accum_sload_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812097301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accumulator NO " "Parameter \"accumulator\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812097301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "adder1_rounding NO " "Parameter \"adder1_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812097301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "adder3_rounding NO " "Parameter \"adder3_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812097301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_aclr NONE " "Parameter \"addnsub1_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812097301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_pipeline_aclr NONE " "Parameter \"addnsub1_round_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812097301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_pipeline_register UNREGISTERED " "Parameter \"addnsub1_round_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812097301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_pipeline_sclr NONE " "Parameter \"addnsub1_round_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812097301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_register UNREGISTERED " "Parameter \"addnsub1_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812097301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_sclr NONE " "Parameter \"addnsub1_round_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812097301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_aclr NONE " "Parameter \"addnsub3_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812097301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_pipeline_aclr NONE " "Parameter \"addnsub3_round_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812097301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_pipeline_register UNREGISTERED " "Parameter \"addnsub3_round_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812097301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_pipeline_sclr NONE " "Parameter \"addnsub3_round_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812097301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_register UNREGISTERED " "Parameter \"addnsub3_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812097301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_sclr NONE " "Parameter \"addnsub3_round_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812097301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_aclr1 NONE " "Parameter \"addnsub_multiplier_aclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812097301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_aclr3 NONE " "Parameter \"addnsub_multiplier_aclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812097301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_aclr1 NONE " "Parameter \"addnsub_multiplier_latency_aclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812097301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_aclr3 NONE " "Parameter \"addnsub_multiplier_latency_aclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812097301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_clock1 UNREGISTERED " "Parameter \"addnsub_multiplier_latency_clock1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812097301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_clock3 UNREGISTERED " "Parameter \"addnsub_multiplier_latency_clock3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812097301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_sclr1 NONE " "Parameter \"addnsub_multiplier_latency_sclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812097301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_sclr3 NONE " "Parameter \"addnsub_multiplier_latency_sclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812097301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_register1 UNREGISTERED " "Parameter \"addnsub_multiplier_register1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812097301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_register3 UNREGISTERED " "Parameter \"addnsub_multiplier_register3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812097301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_sclr1 NONE " "Parameter \"addnsub_multiplier_sclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812097301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_sclr3 NONE " "Parameter \"addnsub_multiplier_sclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812097301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_aclr NONE " "Parameter \"chainout_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812097301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_adder NO " "Parameter \"chainout_adder\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812097301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_adder_direction ADD " "Parameter \"chainout_adder_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812097301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_register UNREGISTERED " "Parameter \"chainout_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812097301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_aclr NONE " "Parameter \"chainout_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812097301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_output_aclr NONE " "Parameter \"chainout_round_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812097301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_output_register UNREGISTERED " "Parameter \"chainout_round_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812097301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_output_sclr NONE " "Parameter \"chainout_round_output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812097301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_pipeline_aclr NONE " "Parameter \"chainout_round_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812097301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_pipeline_register UNREGISTERED " "Parameter \"chainout_round_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812097301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_pipeline_sclr NONE " "Parameter \"chainout_round_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812097301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_register UNREGISTERED " "Parameter \"chainout_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812097301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_sclr NONE " "Parameter \"chainout_round_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812097301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_rounding NO " "Parameter \"chainout_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812097301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_aclr NONE " "Parameter \"chainout_saturate_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812097301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_output_aclr NONE " "Parameter \"chainout_saturate_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812097301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_output_register UNREGISTERED " "Parameter \"chainout_saturate_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812097301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_output_sclr NONE " "Parameter \"chainout_saturate_output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812097301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_pipeline_aclr NONE " "Parameter \"chainout_saturate_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812097301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_pipeline_register UNREGISTERED " "Parameter \"chainout_saturate_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812097301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_pipeline_sclr NONE " "Parameter \"chainout_saturate_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812097301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_register UNREGISTERED " "Parameter \"chainout_saturate_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812097301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_sclr NONE " "Parameter \"chainout_saturate_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812097301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturation NO " "Parameter \"chainout_saturation\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812097301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_sclr NONE " "Parameter \"chainout_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812097301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_0 0 " "Parameter \"coef0_0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812097301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_1 0 " "Parameter \"coef0_1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812097301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_2 0 " "Parameter \"coef0_2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812097301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_3 0 " "Parameter \"coef0_3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812097301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_4 0 " "Parameter \"coef0_4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812097301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_5 0 " "Parameter \"coef0_5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812097301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_6 0 " "Parameter \"coef0_6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812097301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_7 0 " "Parameter \"coef0_7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812097301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_0 0 " "Parameter \"coef1_0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812097301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_1 0 " "Parameter \"coef1_1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812097301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_2 0 " "Parameter \"coef1_2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812097301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_3 0 " "Parameter \"coef1_3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812097301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_4 0 " "Parameter \"coef1_4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812097301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_5 0 " "Parameter \"coef1_5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812097301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_6 0 " "Parameter \"coef1_6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812097301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_7 0 " "Parameter \"coef1_7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812097301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_0 0 " "Parameter \"coef2_0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812097301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_1 0 " "Parameter \"coef2_1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812097301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_2 0 " "Parameter \"coef2_2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812097301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_3 0 " "Parameter \"coef2_3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812097301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_4 0 " "Parameter \"coef2_4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812097301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_5 0 " "Parameter \"coef2_5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812097301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_6 0 " "Parameter \"coef2_6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812097301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_7 0 " "Parameter \"coef2_7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812097301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_0 0 " "Parameter \"coef3_0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812097301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_1 0 " "Parameter \"coef3_1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812097301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_2 0 " "Parameter \"coef3_2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812097301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_3 0 " "Parameter \"coef3_3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812097301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_4 0 " "Parameter \"coef3_4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812097301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_5 0 " "Parameter \"coef3_5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812097301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_6 0 " "Parameter \"coef3_6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812097301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_7 0 " "Parameter \"coef3_7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812097301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_aclr NONE " "Parameter \"coefsel0_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812097301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_latency_aclr NONE " "Parameter \"coefsel0_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812097301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_latency_clock UNREGISTERED " "Parameter \"coefsel0_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812097301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_latency_sclr NONE " "Parameter \"coefsel0_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812097301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_register UNREGISTERED " "Parameter \"coefsel0_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812097301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_sclr NONE " "Parameter \"coefsel0_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812097301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_aclr NONE " "Parameter \"coefsel1_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812097301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_latency_aclr NONE " "Parameter \"coefsel1_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812097301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_latency_clock UNREGISTERED " "Parameter \"coefsel1_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812097301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_latency_sclr NONE " "Parameter \"coefsel1_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812097301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_register UNREGISTERED " "Parameter \"coefsel1_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812097301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_sclr NONE " "Parameter \"coefsel1_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812097301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_aclr NONE " "Parameter \"coefsel2_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812097301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_latency_aclr NONE " "Parameter \"coefsel2_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812097301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_latency_clock UNREGISTERED " "Parameter \"coefsel2_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812097301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_latency_sclr NONE " "Parameter \"coefsel2_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812097301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_register UNREGISTERED " "Parameter \"coefsel2_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812097301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_sclr NONE " "Parameter \"coefsel2_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812097301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_aclr NONE " "Parameter \"coefsel3_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812097301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_latency_aclr NONE " "Parameter \"coefsel3_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812097301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_latency_clock UNREGISTERED " "Parameter \"coefsel3_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812097301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_latency_sclr NONE " "Parameter \"coefsel3_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812097301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_register UNREGISTERED " "Parameter \"coefsel3_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812097301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_sclr NONE " "Parameter \"coefsel3_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812097301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dedicated_multiplier_circuitry YES " "Parameter \"dedicated_multiplier_circuitry\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812097301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "double_accum NO " "Parameter \"double_accum\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812097301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dsp_block_balancing Auto " "Parameter \"dsp_block_balancing\" = \"Auto\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812097301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "extra_latency 0 " "Parameter \"extra_latency\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812097301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a0_latency_aclr NONE " "Parameter \"input_a0_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812097301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a0_latency_clock UNREGISTERED " "Parameter \"input_a0_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812097301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a0_latency_sclr NONE " "Parameter \"input_a0_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812097301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a1_latency_aclr NONE " "Parameter \"input_a1_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812097301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a1_latency_clock UNREGISTERED " "Parameter \"input_a1_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812097301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a1_latency_sclr NONE " "Parameter \"input_a1_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812097301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a2_latency_aclr NONE " "Parameter \"input_a2_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812097301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a2_latency_clock UNREGISTERED " "Parameter \"input_a2_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812097301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a2_latency_sclr NONE " "Parameter \"input_a2_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812097301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a3_latency_aclr NONE " "Parameter \"input_a3_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812097301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a3_latency_clock UNREGISTERED " "Parameter \"input_a3_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812097301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a3_latency_sclr NONE " "Parameter \"input_a3_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812097301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a0 NONE " "Parameter \"input_aclr_a0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812097301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a1 NONE " "Parameter \"input_aclr_a1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812097301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a2 NONE " "Parameter \"input_aclr_a2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812097301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a3 NONE " "Parameter \"input_aclr_a3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812097301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b0 NONE " "Parameter \"input_aclr_b0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812097301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b1 NONE " "Parameter \"input_aclr_b1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812097301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b2 NONE " "Parameter \"input_aclr_b2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812097301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b3 NONE " "Parameter \"input_aclr_b3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812097301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_c0 NONE " "Parameter \"input_aclr_c0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812097301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_c1 NONE " "Parameter \"input_aclr_c1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812097301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_c2 NONE " "Parameter \"input_aclr_c2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812097301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_c3 NONE " "Parameter \"input_aclr_c3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812097301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b0_latency_aclr NONE " "Parameter \"input_b0_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812097301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b0_latency_clock UNREGISTERED " "Parameter \"input_b0_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812097301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b0_latency_sclr NONE " "Parameter \"input_b0_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812097301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b1_latency_aclr NONE " "Parameter \"input_b1_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812097301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b1_latency_clock UNREGISTERED " "Parameter \"input_b1_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812097301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b1_latency_sclr NONE " "Parameter \"input_b1_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812097301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b2_latency_aclr NONE " "Parameter \"input_b2_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812097301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b2_latency_clock UNREGISTERED " "Parameter \"input_b2_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812097301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b2_latency_sclr NONE " "Parameter \"input_b2_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812097301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b3_latency_aclr NONE " "Parameter \"input_b3_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812097301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b3_latency_clock UNREGISTERED " "Parameter \"input_b3_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812097301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b3_latency_sclr NONE " "Parameter \"input_b3_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812097301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c0_latency_aclr NONE " "Parameter \"input_c0_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812097301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c0_latency_clock UNREGISTERED " "Parameter \"input_c0_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812097301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c0_latency_sclr NONE " "Parameter \"input_c0_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812097301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c1_latency_aclr NONE " "Parameter \"input_c1_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812097301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c1_latency_clock UNREGISTERED " "Parameter \"input_c1_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812097301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c1_latency_sclr NONE " "Parameter \"input_c1_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812097301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c2_latency_aclr NONE " "Parameter \"input_c2_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812097301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c2_latency_clock UNREGISTERED " "Parameter \"input_c2_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812097301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c2_latency_sclr NONE " "Parameter \"input_c2_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812097301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c3_latency_aclr NONE " "Parameter \"input_c3_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812097301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c3_latency_clock UNREGISTERED " "Parameter \"input_c3_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812097301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c3_latency_sclr NONE " "Parameter \"input_c3_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812097301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a0 UNREGISTERED " "Parameter \"input_register_a0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812097301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a1 UNREGISTERED " "Parameter \"input_register_a1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812097301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a2 UNREGISTERED " "Parameter \"input_register_a2\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812097301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a3 UNREGISTERED " "Parameter \"input_register_a3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812097301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b0 UNREGISTERED " "Parameter \"input_register_b0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812097301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b1 UNREGISTERED " "Parameter \"input_register_b1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812097301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b2 UNREGISTERED " "Parameter \"input_register_b2\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812097301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b3 UNREGISTERED " "Parameter \"input_register_b3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812097301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_c0 UNREGISTERED " "Parameter \"input_register_c0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812097301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_c1 UNREGISTERED " "Parameter \"input_register_c1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812097301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_c2 UNREGISTERED " "Parameter \"input_register_c2\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812097301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_c3 UNREGISTERED " "Parameter \"input_register_c3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812097301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_a0 NONE " "Parameter \"input_sclr_a0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812097301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_a1 NONE " "Parameter \"input_sclr_a1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812097301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_a2 NONE " "Parameter \"input_sclr_a2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812097301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_a3 NONE " "Parameter \"input_sclr_a3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812097301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_b0 NONE " "Parameter \"input_sclr_b0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812097301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_b1 NONE " "Parameter \"input_sclr_b1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812097301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_b2 NONE " "Parameter \"input_sclr_b2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812097301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_b3 NONE " "Parameter \"input_sclr_b3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812097301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_c0 NONE " "Parameter \"input_sclr_c0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812097301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_c1 NONE " "Parameter \"input_sclr_c1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812097301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_c2 NONE " "Parameter \"input_sclr_c2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812097301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_c3 NONE " "Parameter \"input_sclr_c3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812097301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a0 DATAA " "Parameter \"input_source_a0\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812097301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a1 DATAA " "Parameter \"input_source_a1\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812097301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a2 DATAA " "Parameter \"input_source_a2\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812097301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a3 DATAA " "Parameter \"input_source_a3\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812097301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b0 DATAB " "Parameter \"input_source_b0\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812097301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b1 DATAB " "Parameter \"input_source_b1\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812097301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b2 DATAB " "Parameter \"input_source_b2\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812097301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b3 DATAB " "Parameter \"input_source_b3\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812097301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "latency 0 " "Parameter \"latency\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812097301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "loadconst_control_aclr NONE " "Parameter \"loadconst_control_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812097301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "loadconst_control_register UNREGISTERED " "Parameter \"loadconst_control_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812097301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "loadconst_control_sclr NONE " "Parameter \"loadconst_control_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812097301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "loadconst_value 64 " "Parameter \"loadconst_value\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812097301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_round_aclr NONE " "Parameter \"mult01_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812097301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_round_register UNREGISTERED " "Parameter \"mult01_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812097301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_round_sclr NONE " "Parameter \"mult01_round_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812097301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_saturation_aclr ACLR0 " "Parameter \"mult01_saturation_aclr\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812097301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_saturation_register UNREGISTERED " "Parameter \"mult01_saturation_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812097301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_saturation_sclr ACLR0 " "Parameter \"mult01_saturation_sclr\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812097301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_round_aclr NONE " "Parameter \"mult23_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812097301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_round_register UNREGISTERED " "Parameter \"mult23_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812097301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_round_sclr NONE " "Parameter \"mult23_round_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812097301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_saturation_aclr NONE " "Parameter \"mult23_saturation_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812097301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_saturation_register UNREGISTERED " "Parameter \"mult23_saturation_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812097301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_saturation_sclr NONE " "Parameter \"mult23_saturation_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812097301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier01_rounding NO " "Parameter \"multiplier01_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812097301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier01_saturation NO " "Parameter \"multiplier01_saturation\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812097301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier1_direction ADD " "Parameter \"multiplier1_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812097301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier23_rounding NO " "Parameter \"multiplier23_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812097301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier23_saturation NO " "Parameter \"multiplier23_saturation\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812097301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier3_direction ADD " "Parameter \"multiplier3_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812097301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr0 ACLR0 " "Parameter \"multiplier_aclr0\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812097301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr1 NONE " "Parameter \"multiplier_aclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812097301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr2 NONE " "Parameter \"multiplier_aclr2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812097301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr3 NONE " "Parameter \"multiplier_aclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812097301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register0 CLOCK0 " "Parameter \"multiplier_register0\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812097301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register1 UNREGISTERED " "Parameter \"multiplier_register1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812097301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register2 UNREGISTERED " "Parameter \"multiplier_register2\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812097301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register3 UNREGISTERED " "Parameter \"multiplier_register3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812097301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_sclr0 NONE " "Parameter \"multiplier_sclr0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812097301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_sclr1 NONE " "Parameter \"multiplier_sclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812097301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_sclr2 NONE " "Parameter \"multiplier_sclr2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812097301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_sclr3 NONE " "Parameter \"multiplier_sclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812097301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "negate_aclr NONE " "Parameter \"negate_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812097301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "negate_latency_aclr NONE " "Parameter \"negate_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812097301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "negate_latency_clock UNREGISTERED " "Parameter \"negate_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812097301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "negate_latency_sclr NONE " "Parameter \"negate_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812097301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "negate_register UNREGISTERED " "Parameter \"negate_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812097301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "negate_sclr NONE " "Parameter \"negate_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812097301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_multipliers 1 " "Parameter \"number_of_multipliers\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812097301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_aclr NONE " "Parameter \"output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812097301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_register UNREGISTERED " "Parameter \"output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812097301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_aclr NONE " "Parameter \"output_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812097301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_pipeline_aclr NONE " "Parameter \"output_round_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812097301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_pipeline_register UNREGISTERED " "Parameter \"output_round_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812097301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_pipeline_sclr NONE " "Parameter \"output_round_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812097301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_register UNREGISTERED " "Parameter \"output_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812097301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_sclr NONE " "Parameter \"output_round_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812097301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_type NEAREST_INTEGER " "Parameter \"output_round_type\" = \"NEAREST_INTEGER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812097301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_rounding NO " "Parameter \"output_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812097301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_aclr NONE " "Parameter \"output_saturate_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812097301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_pipeline_aclr NONE " "Parameter \"output_saturate_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812097301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_pipeline_register UNREGISTERED " "Parameter \"output_saturate_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812097301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_pipeline_sclr NONE " "Parameter \"output_saturate_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812097301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_register UNREGISTERED " "Parameter \"output_saturate_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812097301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_sclr NONE " "Parameter \"output_saturate_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812097301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_type ASYMMETRIC " "Parameter \"output_saturate_type\" = \"ASYMMETRIC\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812097301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturation NO " "Parameter \"output_saturation\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812097301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_sclr NONE " "Parameter \"output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812097301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub1 PORT_UNUSED " "Parameter \"port_addnsub1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812097301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub3 PORT_UNUSED " "Parameter \"port_addnsub3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812097301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_chainout_sat_is_overflow PORT_UNUSED " "Parameter \"port_chainout_sat_is_overflow\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812097301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_negate PORT_UNUSED " "Parameter \"port_negate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812097301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_output_is_overflow PORT_UNUSED " "Parameter \"port_output_is_overflow\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812097301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_signa PORT_UNUSED " "Parameter \"port_signa\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812097301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_signb PORT_UNUSED " "Parameter \"port_signb\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812097301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_direction_0 ADD " "Parameter \"preadder_direction_0\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812097301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_direction_1 ADD " "Parameter \"preadder_direction_1\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812097301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_direction_2 ADD " "Parameter \"preadder_direction_2\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812097301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_direction_3 ADD " "Parameter \"preadder_direction_3\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812097301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_mode SIMPLE " "Parameter \"preadder_mode\" = \"SIMPLE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812097301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_a UNSIGNED " "Parameter \"representation_a\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812097301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_b UNSIGNED " "Parameter \"representation_b\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812097301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_aclr NONE " "Parameter \"rotate_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812097301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_output_aclr NONE " "Parameter \"rotate_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812097301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_output_register UNREGISTERED " "Parameter \"rotate_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812097301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_output_sclr NONE " "Parameter \"rotate_output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812097301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_pipeline_aclr NONE " "Parameter \"rotate_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812097301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_pipeline_register UNREGISTERED " "Parameter \"rotate_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812097301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_pipeline_sclr NONE " "Parameter \"rotate_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812097301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_register UNREGISTERED " "Parameter \"rotate_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812097301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_sclr NONE " "Parameter \"rotate_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812097301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "scanouta_aclr NONE " "Parameter \"scanouta_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812097301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "scanouta_register UNREGISTERED " "Parameter \"scanouta_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812097301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "scanouta_sclr NONE " "Parameter \"scanouta_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812097301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "selected_device_family Arria II GX " "Parameter \"selected_device_family\" = \"Arria II GX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812097301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_mode NO " "Parameter \"shift_mode\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812097301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_aclr NONE " "Parameter \"shift_right_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812097301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_output_aclr NONE " "Parameter \"shift_right_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812097301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_output_register UNREGISTERED " "Parameter \"shift_right_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812097301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_output_sclr NONE " "Parameter \"shift_right_output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812097301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_pipeline_aclr NONE " "Parameter \"shift_right_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812097301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_pipeline_register UNREGISTERED " "Parameter \"shift_right_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812097301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_pipeline_sclr NONE " "Parameter \"shift_right_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812097301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_register UNREGISTERED " "Parameter \"shift_right_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812097301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_sclr NONE " "Parameter \"shift_right_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812097301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_aclr_a NONE " "Parameter \"signed_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812097301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_aclr_b NONE " "Parameter \"signed_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812097301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_aclr_a NONE " "Parameter \"signed_latency_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812097301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_aclr_b NONE " "Parameter \"signed_latency_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812097301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_clock_a UNREGISTERED " "Parameter \"signed_latency_clock_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812097301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_clock_b UNREGISTERED " "Parameter \"signed_latency_clock_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812097301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_sclr_a NONE " "Parameter \"signed_latency_sclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812097301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_sclr_b NONE " "Parameter \"signed_latency_sclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812097301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_a UNREGISTERED " "Parameter \"signed_register_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812097301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_b UNREGISTERED " "Parameter \"signed_register_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812097301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_sclr_a NONE " "Parameter \"signed_sclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812097301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_sclr_b NONE " "Parameter \"signed_sclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812097301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_aclr1 NONE " "Parameter \"systolic_aclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812097301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_aclr3 NONE " "Parameter \"systolic_aclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812097301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_delay1 UNREGISTERED " "Parameter \"systolic_delay1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812097301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_delay3 UNREGISTERED " "Parameter \"systolic_delay3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812097301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_sclr1 NONE " "Parameter \"systolic_sclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812097301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_sclr3 NONE " "Parameter \"systolic_sclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812097301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_sload_accum_port NO " "Parameter \"use_sload_accum_port\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812097301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_subnadd NO " "Parameter \"use_subnadd\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812097301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812097301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812097301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_c 22 " "Parameter \"width_c\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812097301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_chainin 1 " "Parameter \"width_chainin\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812097301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_coef 18 " "Parameter \"width_coef\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812097301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_msb 17 " "Parameter \"width_msb\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812097301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_result 32 " "Parameter \"width_result\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812097301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_saturate_sign 1 " "Parameter \"width_saturate_sign\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812097301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_chainout_output_aclr NONE " "Parameter \"zero_chainout_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812097301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_chainout_output_register UNREGISTERED " "Parameter \"zero_chainout_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812097301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_chainout_output_sclr NONE " "Parameter \"zero_chainout_output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812097301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_aclr NONE " "Parameter \"zero_loopback_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812097301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_output_aclr NONE " "Parameter \"zero_loopback_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812097301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_output_register UNREGISTERED " "Parameter \"zero_loopback_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812097301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_output_sclr NONE " "Parameter \"zero_loopback_output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812097301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_pipeline_aclr NONE " "Parameter \"zero_loopback_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812097301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_pipeline_register UNREGISTERED " "Parameter \"zero_loopback_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812097301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_pipeline_sclr NONE " "Parameter \"zero_loopback_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812097301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_register UNREGISTERED " "Parameter \"zero_loopback_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812097301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_sclr NONE " "Parameter \"zero_loopback_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812097301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altera_mult_add_rtl " "Parameter \"lpm_type\" = \"altera_mult_add_rtl\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812097301 ""}  } { { "db/altera_mult_add_tdp2.v" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus3/db/altera_mult_add_tdp2.v" 116 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1730812097301 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function model:inst1\|model_CPU:cpu\|model_CPU_cpu:cpu\|model_CPU_cpu_mult_cell:the_model_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_tdp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"model:inst1\|model_CPU:cpu\|model_CPU_cpu:cpu\|model_CPU_cpu_mult_cell:the_model_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_tdp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block\"" {  } { { "altera_mult_add_rtl.v" "signa_reg_block" { Text "/home/deremos/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 907 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730812097306 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "model:inst1\|model_CPU:cpu\|model_CPU_cpu:cpu\|model_CPU_cpu_mult_cell:the_model_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_tdp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block model:inst1\|model_CPU:cpu\|model_CPU_cpu:cpu\|model_CPU_cpu_mult_cell:the_model_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_tdp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"model:inst1\|model_CPU:cpu\|model_CPU_cpu:cpu\|model_CPU_cpu_mult_cell:the_model_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_tdp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block\", which is child of megafunction instantiation \"model:inst1\|model_CPU:cpu\|model_CPU_cpu:cpu\|model_CPU_cpu_mult_cell:the_model_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_tdp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "/home/deremos/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 907 0 0 } } { "db/altera_mult_add_tdp2.v" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus3/db/altera_mult_add_tdp2.v" 116 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730812097309 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function model:inst1\|model_CPU:cpu\|model_CPU_cpu:cpu\|model_CPU_cpu_mult_cell:the_model_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_tdp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"model:inst1\|model_CPU:cpu\|model_CPU_cpu:cpu\|model_CPU_cpu_mult_cell:the_model_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_tdp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\"" {  } { { "altera_mult_add_rtl.v" "dataa_split" { Text "/home/deremos/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1023 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730812097313 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "model:inst1\|model_CPU:cpu\|model_CPU_cpu:cpu\|model_CPU_cpu_mult_cell:the_model_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_tdp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split model:inst1\|model_CPU:cpu\|model_CPU_cpu:cpu\|model_CPU_cpu_mult_cell:the_model_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_tdp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"model:inst1\|model_CPU:cpu\|model_CPU_cpu:cpu\|model_CPU_cpu_mult_cell:the_model_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_tdp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\", which is child of megafunction instantiation \"model:inst1\|model_CPU:cpu\|model_CPU_cpu:cpu\|model_CPU_cpu_mult_cell:the_model_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_tdp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "/home/deremos/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1023 0 0 } } { "db/altera_mult_add_tdp2.v" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus3/db/altera_mult_add_tdp2.v" 116 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730812097321 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function model:inst1\|model_CPU:cpu\|model_CPU_cpu:cpu\|model_CPU_cpu_mult_cell:the_model_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_tdp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"model:inst1\|model_CPU:cpu\|model_CPU_cpu:cpu\|model_CPU_cpu_mult_cell:the_model_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_tdp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "/home/deremos/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730812097322 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "model:inst1\|model_CPU:cpu\|model_CPU_cpu:cpu\|model_CPU_cpu_mult_cell:the_model_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_tdp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0 model:inst1\|model_CPU:cpu\|model_CPU_cpu:cpu\|model_CPU_cpu_mult_cell:the_model_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_tdp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"model:inst1\|model_CPU:cpu\|model_CPU_cpu:cpu\|model_CPU_cpu_mult_cell:the_model_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_tdp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0\", which is child of megafunction instantiation \"model:inst1\|model_CPU:cpu\|model_CPU_cpu:cpu\|model_CPU_cpu_mult_cell:the_model_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_tdp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "/home/deremos/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } } { "db/altera_mult_add_tdp2.v" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus3/db/altera_mult_add_tdp2.v" 116 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730812097326 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function model:inst1\|model_CPU:cpu\|model_CPU_cpu:cpu\|model_CPU_cpu_mult_cell:the_model_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_tdp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"model:inst1\|model_CPU:cpu\|model_CPU_cpu:cpu\|model_CPU_cpu_mult_cell:the_model_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_tdp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "/home/deremos/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730812097333 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "model:inst1\|model_CPU:cpu\|model_CPU_cpu:cpu\|model_CPU_cpu_mult_cell:the_model_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_tdp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block model:inst1\|model_CPU:cpu\|model_CPU_cpu:cpu\|model_CPU_cpu_mult_cell:the_model_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_tdp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"model:inst1\|model_CPU:cpu\|model_CPU_cpu:cpu\|model_CPU_cpu_mult_cell:the_model_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_tdp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block\", which is child of megafunction instantiation \"model:inst1\|model_CPU:cpu\|model_CPU_cpu:cpu\|model_CPU_cpu_mult_cell:the_model_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_tdp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "/home/deremos/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } } { "db/altera_mult_add_tdp2.v" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus3/db/altera_mult_add_tdp2.v" 116 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730812097335 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function model:inst1\|model_CPU:cpu\|model_CPU_cpu:cpu\|model_CPU_cpu_mult_cell:the_model_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_tdp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"model:inst1\|model_CPU:cpu\|model_CPU_cpu:cpu\|model_CPU_cpu_mult_cell:the_model_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_tdp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\"" {  } { { "altera_mult_add_rtl.v" "datac_split" { Text "/home/deremos/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730812097359 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "model:inst1\|model_CPU:cpu\|model_CPU_cpu:cpu\|model_CPU_cpu_mult_cell:the_model_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_tdp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split model:inst1\|model_CPU:cpu\|model_CPU_cpu:cpu\|model_CPU_cpu_mult_cell:the_model_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_tdp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"model:inst1\|model_CPU:cpu\|model_CPU_cpu:cpu\|model_CPU_cpu_mult_cell:the_model_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_tdp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\", which is child of megafunction instantiation \"model:inst1\|model_CPU:cpu\|model_CPU_cpu:cpu\|model_CPU_cpu_mult_cell:the_model_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_tdp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "/home/deremos/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1113 0 0 } } { "db/altera_mult_add_tdp2.v" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus3/db/altera_mult_add_tdp2.v" 116 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730812097368 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function model:inst1\|model_CPU:cpu\|model_CPU_cpu:cpu\|model_CPU_cpu_mult_cell:the_model_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_tdp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"model:inst1\|model_CPU:cpu\|model_CPU_cpu:cpu\|model_CPU_cpu_mult_cell:the_model_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_tdp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "/home/deremos/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730812097370 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "model:inst1\|model_CPU:cpu\|model_CPU_cpu:cpu\|model_CPU_cpu_mult_cell:the_model_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_tdp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0 model:inst1\|model_CPU:cpu\|model_CPU_cpu:cpu\|model_CPU_cpu_mult_cell:the_model_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_tdp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"model:inst1\|model_CPU:cpu\|model_CPU_cpu:cpu\|model_CPU_cpu_mult_cell:the_model_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_tdp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0\", which is child of megafunction instantiation \"model:inst1\|model_CPU:cpu\|model_CPU_cpu:cpu\|model_CPU_cpu_mult_cell:the_model_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_tdp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "/home/deremos/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } } { "db/altera_mult_add_tdp2.v" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus3/db/altera_mult_add_tdp2.v" 116 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730812097374 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function model:inst1\|model_CPU:cpu\|model_CPU_cpu:cpu\|model_CPU_cpu_mult_cell:the_model_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_tdp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"model:inst1\|model_CPU:cpu\|model_CPU_cpu:cpu\|model_CPU_cpu_mult_cell:the_model_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_tdp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "/home/deremos/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730812097382 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "model:inst1\|model_CPU:cpu\|model_CPU_cpu:cpu\|model_CPU_cpu_mult_cell:the_model_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_tdp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block model:inst1\|model_CPU:cpu\|model_CPU_cpu:cpu\|model_CPU_cpu_mult_cell:the_model_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_tdp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"model:inst1\|model_CPU:cpu\|model_CPU_cpu:cpu\|model_CPU_cpu_mult_cell:the_model_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_tdp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block\", which is child of megafunction instantiation \"model:inst1\|model_CPU:cpu\|model_CPU_cpu:cpu\|model_CPU_cpu_mult_cell:the_model_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_tdp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "/home/deremos/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } } { "db/altera_mult_add_tdp2.v" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus3/db/altera_mult_add_tdp2.v" 116 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730812097384 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_preadder_function model:inst1\|model_CPU:cpu\|model_CPU_cpu:cpu\|model_CPU_cpu_mult_cell:the_model_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_tdp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block " "Elaborating entity \"ama_preadder_function\" for hierarchy \"model:inst1\|model_CPU:cpu\|model_CPU_cpu:cpu\|model_CPU_cpu_mult_cell:the_model_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_tdp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\"" {  } { { "altera_mult_add_rtl.v" "preadder_block" { Text "/home/deremos/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730812097393 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "model:inst1\|model_CPU:cpu\|model_CPU_cpu:cpu\|model_CPU_cpu_mult_cell:the_model_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_tdp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block model:inst1\|model_CPU:cpu\|model_CPU_cpu:cpu\|model_CPU_cpu_mult_cell:the_model_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_tdp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"model:inst1\|model_CPU:cpu\|model_CPU_cpu:cpu\|model_CPU_cpu_mult_cell:the_model_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_tdp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\", which is child of megafunction instantiation \"model:inst1\|model_CPU:cpu\|model_CPU_cpu:cpu\|model_CPU_cpu_mult_cell:the_model_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_tdp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "/home/deremos/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1265 0 0 } } { "db/altera_mult_add_tdp2.v" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus3/db/altera_mult_add_tdp2.v" 116 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730812097403 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function model:inst1\|model_CPU:cpu\|model_CPU_cpu:cpu\|model_CPU_cpu_mult_cell:the_model_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_tdp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0 " "Elaborating entity \"ama_adder_function\" for hierarchy \"model:inst1\|model_CPU:cpu\|model_CPU_cpu:cpu\|model_CPU_cpu_mult_cell:the_model_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_tdp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\"" {  } { { "altera_mult_add_rtl.v" "preadder_adder_0" { Text "/home/deremos/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730812097404 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "model:inst1\|model_CPU:cpu\|model_CPU_cpu:cpu\|model_CPU_cpu_mult_cell:the_model_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_tdp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0 model:inst1\|model_CPU:cpu\|model_CPU_cpu:cpu\|model_CPU_cpu_mult_cell:the_model_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_tdp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"model:inst1\|model_CPU:cpu\|model_CPU_cpu:cpu\|model_CPU_cpu_mult_cell:the_model_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_tdp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\", which is child of megafunction instantiation \"model:inst1\|model_CPU:cpu\|model_CPU_cpu:cpu\|model_CPU_cpu_mult_cell:the_model_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_tdp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "/home/deremos/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3264 0 0 } } { "db/altera_mult_add_tdp2.v" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus3/db/altera_mult_add_tdp2.v" 116 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730812097411 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function model:inst1\|model_CPU:cpu\|model_CPU_cpu:cpu\|model_CPU_cpu_mult_cell:the_model_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_tdp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"model:inst1\|model_CPU:cpu\|model_CPU_cpu:cpu\|model_CPU_cpu_mult_cell:the_model_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_tdp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "/home/deremos/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730812097412 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "model:inst1\|model_CPU:cpu\|model_CPU_cpu:cpu\|model_CPU_cpu_mult_cell:the_model_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_tdp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0 model:inst1\|model_CPU:cpu\|model_CPU_cpu:cpu\|model_CPU_cpu_mult_cell:the_model_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_tdp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"model:inst1\|model_CPU:cpu\|model_CPU_cpu:cpu\|model_CPU_cpu_mult_cell:the_model_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_tdp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0\", which is child of megafunction instantiation \"model:inst1\|model_CPU:cpu\|model_CPU_cpu:cpu\|model_CPU_cpu_mult_cell:the_model_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_tdp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "/home/deremos/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } } { "db/altera_mult_add_tdp2.v" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus3/db/altera_mult_add_tdp2.v" 116 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730812097415 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function model:inst1\|model_CPU:cpu\|model_CPU_cpu:cpu\|model_CPU_cpu_mult_cell:the_model_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_tdp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"model:inst1\|model_CPU:cpu\|model_CPU_cpu:cpu\|model_CPU_cpu_mult_cell:the_model_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_tdp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "/home/deremos/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730812097423 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "model:inst1\|model_CPU:cpu\|model_CPU_cpu:cpu\|model_CPU_cpu_mult_cell:the_model_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_tdp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0 model:inst1\|model_CPU:cpu\|model_CPU_cpu:cpu\|model_CPU_cpu_mult_cell:the_model_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_tdp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"model:inst1\|model_CPU:cpu\|model_CPU_cpu:cpu\|model_CPU_cpu_mult_cell:the_model_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_tdp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0\", which is child of megafunction instantiation \"model:inst1\|model_CPU:cpu\|model_CPU_cpu:cpu\|model_CPU_cpu_mult_cell:the_model_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_tdp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "/home/deremos/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } } { "db/altera_mult_add_tdp2.v" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus3/db/altera_mult_add_tdp2.v" 116 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730812097427 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_multiplier_function model:inst1\|model_CPU:cpu\|model_CPU_cpu:cpu\|model_CPU_cpu_mult_cell:the_model_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_tdp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block " "Elaborating entity \"ama_multiplier_function\" for hierarchy \"model:inst1\|model_CPU:cpu\|model_CPU_cpu:cpu\|model_CPU_cpu_mult_cell:the_model_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_tdp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\"" {  } { { "altera_mult_add_rtl.v" "multiplier_block" { Text "/home/deremos/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1309 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730812097497 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "model:inst1\|model_CPU:cpu\|model_CPU_cpu:cpu\|model_CPU_cpu_mult_cell:the_model_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_tdp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block model:inst1\|model_CPU:cpu\|model_CPU_cpu:cpu\|model_CPU_cpu_mult_cell:the_model_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_tdp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"model:inst1\|model_CPU:cpu\|model_CPU_cpu:cpu\|model_CPU_cpu_mult_cell:the_model_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_tdp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\", which is child of megafunction instantiation \"model:inst1\|model_CPU:cpu\|model_CPU_cpu:cpu\|model_CPU_cpu_mult_cell:the_model_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_tdp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "/home/deremos/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1309 0 0 } } { "db/altera_mult_add_tdp2.v" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus3/db/altera_mult_add_tdp2.v" 116 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730812097506 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function model:inst1\|model_CPU:cpu\|model_CPU_cpu:cpu\|model_CPU_cpu_mult_cell:the_model_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_tdp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"model:inst1\|model_CPU:cpu\|model_CPU_cpu:cpu\|model_CPU_cpu_mult_cell:the_model_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_tdp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_0" { Text "/home/deremos/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3060 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730812097522 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "model:inst1\|model_CPU:cpu\|model_CPU_cpu:cpu\|model_CPU_cpu_mult_cell:the_model_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_tdp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0 model:inst1\|model_CPU:cpu\|model_CPU_cpu:cpu\|model_CPU_cpu_mult_cell:the_model_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_tdp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"model:inst1\|model_CPU:cpu\|model_CPU_cpu:cpu\|model_CPU_cpu_mult_cell:the_model_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_tdp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0\", which is child of megafunction instantiation \"model:inst1\|model_CPU:cpu\|model_CPU_cpu:cpu\|model_CPU_cpu_mult_cell:the_model_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_tdp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "/home/deremos/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3060 0 0 } } { "db/altera_mult_add_tdp2.v" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus3/db/altera_mult_add_tdp2.v" 116 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730812097527 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function model:inst1\|model_CPU:cpu\|model_CPU_cpu:cpu\|model_CPU_cpu_mult_cell:the_model_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_tdp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1 " "Elaborating entity \"ama_register_function\" for hierarchy \"model:inst1\|model_CPU:cpu\|model_CPU_cpu:cpu\|model_CPU_cpu_mult_cell:the_model_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_tdp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_1" { Text "/home/deremos/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3074 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730812097529 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "model:inst1\|model_CPU:cpu\|model_CPU_cpu:cpu\|model_CPU_cpu_mult_cell:the_model_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_tdp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1 model:inst1\|model_CPU:cpu\|model_CPU_cpu:cpu\|model_CPU_cpu_mult_cell:the_model_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_tdp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"model:inst1\|model_CPU:cpu\|model_CPU_cpu:cpu\|model_CPU_cpu_mult_cell:the_model_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_tdp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1\", which is child of megafunction instantiation \"model:inst1\|model_CPU:cpu\|model_CPU_cpu:cpu\|model_CPU_cpu_mult_cell:the_model_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_tdp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "/home/deremos/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3074 0 0 } } { "db/altera_mult_add_tdp2.v" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus3/db/altera_mult_add_tdp2.v" 116 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730812097533 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function model:inst1\|model_CPU:cpu\|model_CPU_cpu:cpu\|model_CPU_cpu_mult_cell:the_model_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_tdp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block " "Elaborating entity \"ama_adder_function\" for hierarchy \"model:inst1\|model_CPU:cpu\|model_CPU_cpu:cpu\|model_CPU_cpu_mult_cell:the_model_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_tdp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\"" {  } { { "altera_mult_add_rtl.v" "final_adder_block" { Text "/home/deremos/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1350 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730812097539 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "model:inst1\|model_CPU:cpu\|model_CPU_cpu:cpu\|model_CPU_cpu_mult_cell:the_model_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_tdp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block model:inst1\|model_CPU:cpu\|model_CPU_cpu:cpu\|model_CPU_cpu_mult_cell:the_model_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_tdp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"model:inst1\|model_CPU:cpu\|model_CPU_cpu:cpu\|model_CPU_cpu_mult_cell:the_model_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_tdp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\", which is child of megafunction instantiation \"model:inst1\|model_CPU:cpu\|model_CPU_cpu:cpu\|model_CPU_cpu_mult_cell:the_model_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_tdp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "/home/deremos/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1350 0 0 } } { "db/altera_mult_add_tdp2.v" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus3/db/altera_mult_add_tdp2.v" 116 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730812097548 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function model:inst1\|model_CPU:cpu\|model_CPU_cpu:cpu\|model_CPU_cpu_mult_cell:the_model_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_tdp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"model:inst1\|model_CPU:cpu\|model_CPU_cpu:cpu\|model_CPU_cpu_mult_cell:the_model_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_tdp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "/home/deremos/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730812097550 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "model:inst1\|model_CPU:cpu\|model_CPU_cpu:cpu\|model_CPU_cpu_mult_cell:the_model_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_tdp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0 model:inst1\|model_CPU:cpu\|model_CPU_cpu:cpu\|model_CPU_cpu_mult_cell:the_model_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_tdp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"model:inst1\|model_CPU:cpu\|model_CPU_cpu:cpu\|model_CPU_cpu_mult_cell:the_model_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_tdp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0\", which is child of megafunction instantiation \"model:inst1\|model_CPU:cpu\|model_CPU_cpu:cpu\|model_CPU_cpu_mult_cell:the_model_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_tdp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "/home/deremos/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } } { "db/altera_mult_add_tdp2.v" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus3/db/altera_mult_add_tdp2.v" 116 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730812097552 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function model:inst1\|model_CPU:cpu\|model_CPU_cpu:cpu\|model_CPU_cpu_mult_cell:the_model_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_tdp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"model:inst1\|model_CPU:cpu\|model_CPU_cpu:cpu\|model_CPU_cpu_mult_cell:the_model_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_tdp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "/home/deremos/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730812097559 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "model:inst1\|model_CPU:cpu\|model_CPU_cpu:cpu\|model_CPU_cpu_mult_cell:the_model_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_tdp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0 model:inst1\|model_CPU:cpu\|model_CPU_cpu:cpu\|model_CPU_cpu_mult_cell:the_model_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_tdp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"model:inst1\|model_CPU:cpu\|model_CPU_cpu:cpu\|model_CPU_cpu_mult_cell:the_model_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_tdp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0\", which is child of megafunction instantiation \"model:inst1\|model_CPU:cpu\|model_CPU_cpu:cpu\|model_CPU_cpu_mult_cell:the_model_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_tdp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "/home/deremos/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } } { "db/altera_mult_add_tdp2.v" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus3/db/altera_mult_add_tdp2.v" 116 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730812097562 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function model:inst1\|model_CPU:cpu\|model_CPU_cpu:cpu\|model_CPU_cpu_mult_cell:the_model_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_tdp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"model:inst1\|model_CPU:cpu\|model_CPU_cpu:cpu\|model_CPU_cpu_mult_cell:the_model_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_tdp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block\"" {  } { { "altera_mult_add_rtl.v" "output_reg_block" { Text "/home/deremos/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1490 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730812097570 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "model:inst1\|model_CPU:cpu\|model_CPU_cpu:cpu\|model_CPU_cpu_mult_cell:the_model_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_tdp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block model:inst1\|model_CPU:cpu\|model_CPU_cpu:cpu\|model_CPU_cpu_mult_cell:the_model_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_tdp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"model:inst1\|model_CPU:cpu\|model_CPU_cpu:cpu\|model_CPU_cpu_mult_cell:the_model_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_tdp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block\", which is child of megafunction instantiation \"model:inst1\|model_CPU:cpu\|model_CPU_cpu:cpu\|model_CPU_cpu_mult_cell:the_model_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_tdp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "/home/deremos/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1490 0 0 } } { "db/altera_mult_add_tdp2.v" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus3/db/altera_mult_add_tdp2.v" 116 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730812097574 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "model_CPU_cpu_dc_tag_module model:inst1\|model_CPU:cpu\|model_CPU_cpu:cpu\|model_CPU_cpu_dc_tag_module:model_CPU_cpu_dc_tag " "Elaborating entity \"model_CPU_cpu_dc_tag_module\" for hierarchy \"model:inst1\|model_CPU:cpu\|model_CPU_cpu:cpu\|model_CPU_cpu_dc_tag_module:model_CPU_cpu_dc_tag\"" {  } { { "db/ip/model/submodules/model_CPU_cpu.v" "model_CPU_cpu_dc_tag" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus3/db/ip/model/submodules/model_CPU_cpu.v" 9234 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730812097959 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram model:inst1\|model_CPU:cpu\|model_CPU_cpu:cpu\|model_CPU_cpu_dc_tag_module:model_CPU_cpu_dc_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"model:inst1\|model_CPU:cpu\|model_CPU_cpu:cpu\|model_CPU_cpu_dc_tag_module:model_CPU_cpu_dc_tag\|altsyncram:the_altsyncram\"" {  } { { "db/ip/model/submodules/model_CPU_cpu.v" "the_altsyncram" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus3/db/ip/model/submodules/model_CPU_cpu.v" 396 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730812097977 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "model:inst1\|model_CPU:cpu\|model_CPU_cpu:cpu\|model_CPU_cpu_dc_tag_module:model_CPU_cpu_dc_tag\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"model:inst1\|model_CPU:cpu\|model_CPU_cpu:cpu\|model_CPU_cpu_dc_tag_module:model_CPU_cpu_dc_tag\|altsyncram:the_altsyncram\"" {  } { { "db/ip/model/submodules/model_CPU_cpu.v" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus3/db/ip/model/submodules/model_CPU_cpu.v" 396 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730812097985 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "model:inst1\|model_CPU:cpu\|model_CPU_cpu:cpu\|model_CPU_cpu_dc_tag_module:model_CPU_cpu_dc_tag\|altsyncram:the_altsyncram " "Instantiated megafunction \"model:inst1\|model_CPU:cpu\|model_CPU_cpu:cpu\|model_CPU_cpu_dc_tag_module:model_CPU_cpu_dc_tag\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812097985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812097985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812097985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 64 " "Parameter \"numwords_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812097985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 64 " "Parameter \"numwords_b\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812097985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812097985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812097985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812097985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812097985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812097985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 17 " "Parameter \"width_a\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812097985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 17 " "Parameter \"width_b\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812097985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 6 " "Parameter \"widthad_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812097985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 6 " "Parameter \"widthad_b\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812097985 ""}  } { { "db/ip/model/submodules/model_CPU_cpu.v" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus3/db/ip/model/submodules/model_CPU_cpu.v" 396 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1730812097985 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_eti1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_eti1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_eti1 " "Found entity 1: altsyncram_eti1" {  } { { "db/altsyncram_eti1.tdf" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus3/db/altsyncram_eti1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730812098017 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730812098017 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_eti1 model:inst1\|model_CPU:cpu\|model_CPU_cpu:cpu\|model_CPU_cpu_dc_tag_module:model_CPU_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_eti1:auto_generated " "Elaborating entity \"altsyncram_eti1\" for hierarchy \"model:inst1\|model_CPU:cpu\|model_CPU_cpu:cpu\|model_CPU_cpu_dc_tag_module:model_CPU_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_eti1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/deremos/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730812098017 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "model_CPU_cpu_dc_data_module model:inst1\|model_CPU:cpu\|model_CPU_cpu:cpu\|model_CPU_cpu_dc_data_module:model_CPU_cpu_dc_data " "Elaborating entity \"model_CPU_cpu_dc_data_module\" for hierarchy \"model:inst1\|model_CPU:cpu\|model_CPU_cpu:cpu\|model_CPU_cpu_dc_data_module:model_CPU_cpu_dc_data\"" {  } { { "db/ip/model/submodules/model_CPU_cpu.v" "model_CPU_cpu_dc_data" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus3/db/ip/model/submodules/model_CPU_cpu.v" 9300 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730812098050 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram model:inst1\|model_CPU:cpu\|model_CPU_cpu:cpu\|model_CPU_cpu_dc_data_module:model_CPU_cpu_dc_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"model:inst1\|model_CPU:cpu\|model_CPU_cpu:cpu\|model_CPU_cpu_dc_data_module:model_CPU_cpu_dc_data\|altsyncram:the_altsyncram\"" {  } { { "db/ip/model/submodules/model_CPU_cpu.v" "the_altsyncram" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus3/db/ip/model/submodules/model_CPU_cpu.v" 465 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730812098075 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "model:inst1\|model_CPU:cpu\|model_CPU_cpu:cpu\|model_CPU_cpu_dc_data_module:model_CPU_cpu_dc_data\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"model:inst1\|model_CPU:cpu\|model_CPU_cpu:cpu\|model_CPU_cpu_dc_data_module:model_CPU_cpu_dc_data\|altsyncram:the_altsyncram\"" {  } { { "db/ip/model/submodules/model_CPU_cpu.v" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus3/db/ip/model/submodules/model_CPU_cpu.v" 465 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730812098083 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "model:inst1\|model_CPU:cpu\|model_CPU_cpu:cpu\|model_CPU_cpu_dc_data_module:model_CPU_cpu_dc_data\|altsyncram:the_altsyncram " "Instantiated megafunction \"model:inst1\|model_CPU:cpu\|model_CPU_cpu:cpu\|model_CPU_cpu_dc_data_module:model_CPU_cpu_dc_data\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812098083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812098083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 512 " "Parameter \"numwords_a\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812098083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 512 " "Parameter \"numwords_b\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812098083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812098083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812098083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812098083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812098083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812098083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812098083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812098083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812098083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812098083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 9 " "Parameter \"widthad_b\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812098083 ""}  } { { "db/ip/model/submodules/model_CPU_cpu.v" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus3/db/ip/model/submodules/model_CPU_cpu.v" 465 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1730812098083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1ol1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_1ol1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1ol1 " "Found entity 1: altsyncram_1ol1" {  } { { "db/altsyncram_1ol1.tdf" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus3/db/altsyncram_1ol1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730812098119 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730812098119 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_1ol1 model:inst1\|model_CPU:cpu\|model_CPU_cpu:cpu\|model_CPU_cpu_dc_data_module:model_CPU_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_1ol1:auto_generated " "Elaborating entity \"altsyncram_1ol1\" for hierarchy \"model:inst1\|model_CPU:cpu\|model_CPU_cpu:cpu\|model_CPU_cpu_dc_data_module:model_CPU_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_1ol1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/deremos/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730812098120 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "model_CPU_cpu_dc_victim_module model:inst1\|model_CPU:cpu\|model_CPU_cpu:cpu\|model_CPU_cpu_dc_victim_module:model_CPU_cpu_dc_victim " "Elaborating entity \"model_CPU_cpu_dc_victim_module\" for hierarchy \"model:inst1\|model_CPU:cpu\|model_CPU_cpu:cpu\|model_CPU_cpu_dc_victim_module:model_CPU_cpu_dc_victim\"" {  } { { "db/ip/model/submodules/model_CPU_cpu.v" "model_CPU_cpu_dc_victim" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus3/db/ip/model/submodules/model_CPU_cpu.v" 9412 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730812098159 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram model:inst1\|model_CPU:cpu\|model_CPU_cpu:cpu\|model_CPU_cpu_dc_victim_module:model_CPU_cpu_dc_victim\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"model:inst1\|model_CPU:cpu\|model_CPU_cpu:cpu\|model_CPU_cpu_dc_victim_module:model_CPU_cpu_dc_victim\|altsyncram:the_altsyncram\"" {  } { { "db/ip/model/submodules/model_CPU_cpu.v" "the_altsyncram" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus3/db/ip/model/submodules/model_CPU_cpu.v" 534 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730812098185 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "model:inst1\|model_CPU:cpu\|model_CPU_cpu:cpu\|model_CPU_cpu_dc_victim_module:model_CPU_cpu_dc_victim\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"model:inst1\|model_CPU:cpu\|model_CPU_cpu:cpu\|model_CPU_cpu_dc_victim_module:model_CPU_cpu_dc_victim\|altsyncram:the_altsyncram\"" {  } { { "db/ip/model/submodules/model_CPU_cpu.v" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus3/db/ip/model/submodules/model_CPU_cpu.v" 534 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730812098191 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "model:inst1\|model_CPU:cpu\|model_CPU_cpu:cpu\|model_CPU_cpu_dc_victim_module:model_CPU_cpu_dc_victim\|altsyncram:the_altsyncram " "Instantiated megafunction \"model:inst1\|model_CPU:cpu\|model_CPU_cpu:cpu\|model_CPU_cpu_dc_victim_module:model_CPU_cpu_dc_victim\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812098192 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812098192 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 8 " "Parameter \"numwords_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812098192 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 8 " "Parameter \"numwords_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812098192 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812098192 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812098192 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812098192 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812098192 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812098192 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812098192 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812098192 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 3 " "Parameter \"widthad_a\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812098192 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 3 " "Parameter \"widthad_b\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812098192 ""}  } { { "db/ip/model/submodules/model_CPU_cpu.v" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus3/db/ip/model/submodules/model_CPU_cpu.v" 534 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1730812098192 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_8ej1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_8ej1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_8ej1 " "Found entity 1: altsyncram_8ej1" {  } { { "db/altsyncram_8ej1.tdf" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus3/db/altsyncram_8ej1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730812098228 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730812098228 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_8ej1 model:inst1\|model_CPU:cpu\|model_CPU_cpu:cpu\|model_CPU_cpu_dc_victim_module:model_CPU_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_8ej1:auto_generated " "Elaborating entity \"altsyncram_8ej1\" for hierarchy \"model:inst1\|model_CPU:cpu\|model_CPU_cpu:cpu\|model_CPU_cpu_dc_victim_module:model_CPU_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_8ej1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/deremos/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730812098228 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "model_CPU_cpu_nios2_oci model:inst1\|model_CPU:cpu\|model_CPU_cpu:cpu\|model_CPU_cpu_nios2_oci:the_model_CPU_cpu_nios2_oci " "Elaborating entity \"model_CPU_cpu_nios2_oci\" for hierarchy \"model:inst1\|model_CPU:cpu\|model_CPU_cpu:cpu\|model_CPU_cpu_nios2_oci:the_model_CPU_cpu_nios2_oci\"" {  } { { "db/ip/model/submodules/model_CPU_cpu.v" "the_model_CPU_cpu_nios2_oci" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus3/db/ip/model/submodules/model_CPU_cpu.v" 10217 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730812098267 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "model_CPU_cpu_nios2_oci_debug model:inst1\|model_CPU:cpu\|model_CPU_cpu:cpu\|model_CPU_cpu_nios2_oci:the_model_CPU_cpu_nios2_oci\|model_CPU_cpu_nios2_oci_debug:the_model_CPU_cpu_nios2_oci_debug " "Elaborating entity \"model_CPU_cpu_nios2_oci_debug\" for hierarchy \"model:inst1\|model_CPU:cpu\|model_CPU_cpu:cpu\|model_CPU_cpu_nios2_oci:the_model_CPU_cpu_nios2_oci\|model_CPU_cpu_nios2_oci_debug:the_model_CPU_cpu_nios2_oci_debug\"" {  } { { "db/ip/model/submodules/model_CPU_cpu.v" "the_model_CPU_cpu_nios2_oci_debug" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus3/db/ip/model/submodules/model_CPU_cpu.v" 3098 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730812098313 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer model:inst1\|model_CPU:cpu\|model_CPU_cpu:cpu\|model_CPU_cpu_nios2_oci:the_model_CPU_cpu_nios2_oci\|model_CPU_cpu_nios2_oci_debug:the_model_CPU_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"model:inst1\|model_CPU:cpu\|model_CPU_cpu:cpu\|model_CPU_cpu_nios2_oci:the_model_CPU_cpu_nios2_oci\|model_CPU_cpu_nios2_oci_debug:the_model_CPU_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "db/ip/model/submodules/model_CPU_cpu.v" "the_altera_std_synchronizer" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus3/db/ip/model/submodules/model_CPU_cpu.v" 632 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730812098331 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "model:inst1\|model_CPU:cpu\|model_CPU_cpu:cpu\|model_CPU_cpu_nios2_oci:the_model_CPU_cpu_nios2_oci\|model_CPU_cpu_nios2_oci_debug:the_model_CPU_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"model:inst1\|model_CPU:cpu\|model_CPU_cpu:cpu\|model_CPU_cpu_nios2_oci:the_model_CPU_cpu_nios2_oci\|model_CPU_cpu_nios2_oci_debug:the_model_CPU_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "db/ip/model/submodules/model_CPU_cpu.v" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus3/db/ip/model/submodules/model_CPU_cpu.v" 632 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730812098334 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "model:inst1\|model_CPU:cpu\|model_CPU_cpu:cpu\|model_CPU_cpu_nios2_oci:the_model_CPU_cpu_nios2_oci\|model_CPU_cpu_nios2_oci_debug:the_model_CPU_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"model:inst1\|model_CPU:cpu\|model_CPU_cpu:cpu\|model_CPU_cpu_nios2_oci:the_model_CPU_cpu_nios2_oci\|model_CPU_cpu_nios2_oci_debug:the_model_CPU_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812098334 ""}  } { { "db/ip/model/submodules/model_CPU_cpu.v" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus3/db/ip/model/submodules/model_CPU_cpu.v" 632 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1730812098334 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "model_CPU_cpu_nios2_oci_break model:inst1\|model_CPU:cpu\|model_CPU_cpu:cpu\|model_CPU_cpu_nios2_oci:the_model_CPU_cpu_nios2_oci\|model_CPU_cpu_nios2_oci_break:the_model_CPU_cpu_nios2_oci_break " "Elaborating entity \"model_CPU_cpu_nios2_oci_break\" for hierarchy \"model:inst1\|model_CPU:cpu\|model_CPU_cpu:cpu\|model_CPU_cpu_nios2_oci:the_model_CPU_cpu_nios2_oci\|model_CPU_cpu_nios2_oci_break:the_model_CPU_cpu_nios2_oci_break\"" {  } { { "db/ip/model/submodules/model_CPU_cpu.v" "the_model_CPU_cpu_nios2_oci_break" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus3/db/ip/model/submodules/model_CPU_cpu.v" 3128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730812098359 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "model_CPU_cpu_nios2_oci_xbrk model:inst1\|model_CPU:cpu\|model_CPU_cpu:cpu\|model_CPU_cpu_nios2_oci:the_model_CPU_cpu_nios2_oci\|model_CPU_cpu_nios2_oci_xbrk:the_model_CPU_cpu_nios2_oci_xbrk " "Elaborating entity \"model_CPU_cpu_nios2_oci_xbrk\" for hierarchy \"model:inst1\|model_CPU:cpu\|model_CPU_cpu:cpu\|model_CPU_cpu_nios2_oci:the_model_CPU_cpu_nios2_oci\|model_CPU_cpu_nios2_oci_xbrk:the_model_CPU_cpu_nios2_oci_xbrk\"" {  } { { "db/ip/model/submodules/model_CPU_cpu.v" "the_model_CPU_cpu_nios2_oci_xbrk" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus3/db/ip/model/submodules/model_CPU_cpu.v" 3151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730812098442 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "model_CPU_cpu_nios2_oci_dbrk model:inst1\|model_CPU:cpu\|model_CPU_cpu:cpu\|model_CPU_cpu_nios2_oci:the_model_CPU_cpu_nios2_oci\|model_CPU_cpu_nios2_oci_dbrk:the_model_CPU_cpu_nios2_oci_dbrk " "Elaborating entity \"model_CPU_cpu_nios2_oci_dbrk\" for hierarchy \"model:inst1\|model_CPU:cpu\|model_CPU_cpu:cpu\|model_CPU_cpu_nios2_oci:the_model_CPU_cpu_nios2_oci\|model_CPU_cpu_nios2_oci_dbrk:the_model_CPU_cpu_nios2_oci_dbrk\"" {  } { { "db/ip/model/submodules/model_CPU_cpu.v" "the_model_CPU_cpu_nios2_oci_dbrk" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus3/db/ip/model/submodules/model_CPU_cpu.v" 3178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730812098471 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "model_CPU_cpu_nios2_oci_itrace model:inst1\|model_CPU:cpu\|model_CPU_cpu:cpu\|model_CPU_cpu_nios2_oci:the_model_CPU_cpu_nios2_oci\|model_CPU_cpu_nios2_oci_itrace:the_model_CPU_cpu_nios2_oci_itrace " "Elaborating entity \"model_CPU_cpu_nios2_oci_itrace\" for hierarchy \"model:inst1\|model_CPU:cpu\|model_CPU_cpu:cpu\|model_CPU_cpu_nios2_oci:the_model_CPU_cpu_nios2_oci\|model_CPU_cpu_nios2_oci_itrace:the_model_CPU_cpu_nios2_oci_itrace\"" {  } { { "db/ip/model/submodules/model_CPU_cpu.v" "the_model_CPU_cpu_nios2_oci_itrace" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus3/db/ip/model/submodules/model_CPU_cpu.v" 3216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730812098502 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "model_CPU_cpu_nios2_oci_dtrace model:inst1\|model_CPU:cpu\|model_CPU_cpu:cpu\|model_CPU_cpu_nios2_oci:the_model_CPU_cpu_nios2_oci\|model_CPU_cpu_nios2_oci_dtrace:the_model_CPU_cpu_nios2_oci_dtrace " "Elaborating entity \"model_CPU_cpu_nios2_oci_dtrace\" for hierarchy \"model:inst1\|model_CPU:cpu\|model_CPU_cpu:cpu\|model_CPU_cpu_nios2_oci:the_model_CPU_cpu_nios2_oci\|model_CPU_cpu_nios2_oci_dtrace:the_model_CPU_cpu_nios2_oci_dtrace\"" {  } { { "db/ip/model/submodules/model_CPU_cpu.v" "the_model_CPU_cpu_nios2_oci_dtrace" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus3/db/ip/model/submodules/model_CPU_cpu.v" 3231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730812098530 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "model_CPU_cpu_nios2_oci_td_mode model:inst1\|model_CPU:cpu\|model_CPU_cpu:cpu\|model_CPU_cpu_nios2_oci:the_model_CPU_cpu_nios2_oci\|model_CPU_cpu_nios2_oci_dtrace:the_model_CPU_cpu_nios2_oci_dtrace\|model_CPU_cpu_nios2_oci_td_mode:model_CPU_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"model_CPU_cpu_nios2_oci_td_mode\" for hierarchy \"model:inst1\|model_CPU:cpu\|model_CPU_cpu:cpu\|model_CPU_cpu_nios2_oci:the_model_CPU_cpu_nios2_oci\|model_CPU_cpu_nios2_oci_dtrace:the_model_CPU_cpu_nios2_oci_dtrace\|model_CPU_cpu_nios2_oci_td_mode:model_CPU_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "db/ip/model/submodules/model_CPU_cpu.v" "model_CPU_cpu_nios2_oci_trc_ctrl_td_mode" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus3/db/ip/model/submodules/model_CPU_cpu.v" 1752 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730812098630 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "model_CPU_cpu_nios2_oci_fifo model:inst1\|model_CPU:cpu\|model_CPU_cpu:cpu\|model_CPU_cpu_nios2_oci:the_model_CPU_cpu_nios2_oci\|model_CPU_cpu_nios2_oci_fifo:the_model_CPU_cpu_nios2_oci_fifo " "Elaborating entity \"model_CPU_cpu_nios2_oci_fifo\" for hierarchy \"model:inst1\|model_CPU:cpu\|model_CPU_cpu:cpu\|model_CPU_cpu_nios2_oci:the_model_CPU_cpu_nios2_oci\|model_CPU_cpu_nios2_oci_fifo:the_model_CPU_cpu_nios2_oci_fifo\"" {  } { { "db/ip/model/submodules/model_CPU_cpu.v" "the_model_CPU_cpu_nios2_oci_fifo" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus3/db/ip/model/submodules/model_CPU_cpu.v" 3246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730812098657 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "model_CPU_cpu_nios2_oci_compute_input_tm_cnt model:inst1\|model_CPU:cpu\|model_CPU_cpu:cpu\|model_CPU_cpu_nios2_oci:the_model_CPU_cpu_nios2_oci\|model_CPU_cpu_nios2_oci_fifo:the_model_CPU_cpu_nios2_oci_fifo\|model_CPU_cpu_nios2_oci_compute_input_tm_cnt:the_model_CPU_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"model_CPU_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"model:inst1\|model_CPU:cpu\|model_CPU_cpu:cpu\|model_CPU_cpu_nios2_oci:the_model_CPU_cpu_nios2_oci\|model_CPU_cpu_nios2_oci_fifo:the_model_CPU_cpu_nios2_oci_fifo\|model_CPU_cpu_nios2_oci_compute_input_tm_cnt:the_model_CPU_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "db/ip/model/submodules/model_CPU_cpu.v" "the_model_CPU_cpu_nios2_oci_compute_input_tm_cnt" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus3/db/ip/model/submodules/model_CPU_cpu.v" 2065 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730812098709 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "model_CPU_cpu_nios2_oci_fifo_wrptr_inc model:inst1\|model_CPU:cpu\|model_CPU_cpu:cpu\|model_CPU_cpu_nios2_oci:the_model_CPU_cpu_nios2_oci\|model_CPU_cpu_nios2_oci_fifo:the_model_CPU_cpu_nios2_oci_fifo\|model_CPU_cpu_nios2_oci_fifo_wrptr_inc:the_model_CPU_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"model_CPU_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"model:inst1\|model_CPU:cpu\|model_CPU_cpu:cpu\|model_CPU_cpu_nios2_oci:the_model_CPU_cpu_nios2_oci\|model_CPU_cpu_nios2_oci_fifo:the_model_CPU_cpu_nios2_oci_fifo\|model_CPU_cpu_nios2_oci_fifo_wrptr_inc:the_model_CPU_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "db/ip/model/submodules/model_CPU_cpu.v" "the_model_CPU_cpu_nios2_oci_fifo_wrptr_inc" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus3/db/ip/model/submodules/model_CPU_cpu.v" 2074 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730812098735 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "model_CPU_cpu_nios2_oci_fifo_cnt_inc model:inst1\|model_CPU:cpu\|model_CPU_cpu:cpu\|model_CPU_cpu_nios2_oci:the_model_CPU_cpu_nios2_oci\|model_CPU_cpu_nios2_oci_fifo:the_model_CPU_cpu_nios2_oci_fifo\|model_CPU_cpu_nios2_oci_fifo_cnt_inc:the_model_CPU_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"model_CPU_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"model:inst1\|model_CPU:cpu\|model_CPU_cpu:cpu\|model_CPU_cpu_nios2_oci:the_model_CPU_cpu_nios2_oci\|model_CPU_cpu_nios2_oci_fifo:the_model_CPU_cpu_nios2_oci_fifo\|model_CPU_cpu_nios2_oci_fifo_cnt_inc:the_model_CPU_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "db/ip/model/submodules/model_CPU_cpu.v" "the_model_CPU_cpu_nios2_oci_fifo_cnt_inc" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus3/db/ip/model/submodules/model_CPU_cpu.v" 2083 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730812098761 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "model_CPU_cpu_nios2_oci_pib model:inst1\|model_CPU:cpu\|model_CPU_cpu:cpu\|model_CPU_cpu_nios2_oci:the_model_CPU_cpu_nios2_oci\|model_CPU_cpu_nios2_oci_pib:the_model_CPU_cpu_nios2_oci_pib " "Elaborating entity \"model_CPU_cpu_nios2_oci_pib\" for hierarchy \"model:inst1\|model_CPU:cpu\|model_CPU_cpu:cpu\|model_CPU_cpu_nios2_oci:the_model_CPU_cpu_nios2_oci\|model_CPU_cpu_nios2_oci_pib:the_model_CPU_cpu_nios2_oci_pib\"" {  } { { "db/ip/model/submodules/model_CPU_cpu.v" "the_model_CPU_cpu_nios2_oci_pib" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus3/db/ip/model/submodules/model_CPU_cpu.v" 3251 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730812098790 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "model_CPU_cpu_nios2_oci_im model:inst1\|model_CPU:cpu\|model_CPU_cpu:cpu\|model_CPU_cpu_nios2_oci:the_model_CPU_cpu_nios2_oci\|model_CPU_cpu_nios2_oci_im:the_model_CPU_cpu_nios2_oci_im " "Elaborating entity \"model_CPU_cpu_nios2_oci_im\" for hierarchy \"model:inst1\|model_CPU:cpu\|model_CPU_cpu:cpu\|model_CPU_cpu_nios2_oci:the_model_CPU_cpu_nios2_oci\|model_CPU_cpu_nios2_oci_im:the_model_CPU_cpu_nios2_oci_im\"" {  } { { "db/ip/model/submodules/model_CPU_cpu.v" "the_model_CPU_cpu_nios2_oci_im" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus3/db/ip/model/submodules/model_CPU_cpu.v" 3265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730812098816 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "model_CPU_cpu_nios2_avalon_reg model:inst1\|model_CPU:cpu\|model_CPU_cpu:cpu\|model_CPU_cpu_nios2_oci:the_model_CPU_cpu_nios2_oci\|model_CPU_cpu_nios2_avalon_reg:the_model_CPU_cpu_nios2_avalon_reg " "Elaborating entity \"model_CPU_cpu_nios2_avalon_reg\" for hierarchy \"model:inst1\|model_CPU:cpu\|model_CPU_cpu:cpu\|model_CPU_cpu_nios2_oci:the_model_CPU_cpu_nios2_oci\|model_CPU_cpu_nios2_avalon_reg:the_model_CPU_cpu_nios2_avalon_reg\"" {  } { { "db/ip/model/submodules/model_CPU_cpu.v" "the_model_CPU_cpu_nios2_avalon_reg" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus3/db/ip/model/submodules/model_CPU_cpu.v" 3284 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730812098850 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "model_CPU_cpu_nios2_ocimem model:inst1\|model_CPU:cpu\|model_CPU_cpu:cpu\|model_CPU_cpu_nios2_oci:the_model_CPU_cpu_nios2_oci\|model_CPU_cpu_nios2_ocimem:the_model_CPU_cpu_nios2_ocimem " "Elaborating entity \"model_CPU_cpu_nios2_ocimem\" for hierarchy \"model:inst1\|model_CPU:cpu\|model_CPU_cpu:cpu\|model_CPU_cpu_nios2_oci:the_model_CPU_cpu_nios2_oci\|model_CPU_cpu_nios2_ocimem:the_model_CPU_cpu_nios2_ocimem\"" {  } { { "db/ip/model/submodules/model_CPU_cpu.v" "the_model_CPU_cpu_nios2_ocimem" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus3/db/ip/model/submodules/model_CPU_cpu.v" 3304 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730812098881 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "model_CPU_cpu_ociram_sp_ram_module model:inst1\|model_CPU:cpu\|model_CPU_cpu:cpu\|model_CPU_cpu_nios2_oci:the_model_CPU_cpu_nios2_oci\|model_CPU_cpu_nios2_ocimem:the_model_CPU_cpu_nios2_ocimem\|model_CPU_cpu_ociram_sp_ram_module:model_CPU_cpu_ociram_sp_ram " "Elaborating entity \"model_CPU_cpu_ociram_sp_ram_module\" for hierarchy \"model:inst1\|model_CPU:cpu\|model_CPU_cpu:cpu\|model_CPU_cpu_nios2_oci:the_model_CPU_cpu_nios2_oci\|model_CPU_cpu_nios2_ocimem:the_model_CPU_cpu_nios2_ocimem\|model_CPU_cpu_ociram_sp_ram_module:model_CPU_cpu_ociram_sp_ram\"" {  } { { "db/ip/model/submodules/model_CPU_cpu.v" "model_CPU_cpu_ociram_sp_ram" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus3/db/ip/model/submodules/model_CPU_cpu.v" 2851 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730812098965 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram model:inst1\|model_CPU:cpu\|model_CPU_cpu:cpu\|model_CPU_cpu_nios2_oci:the_model_CPU_cpu_nios2_oci\|model_CPU_cpu_nios2_ocimem:the_model_CPU_cpu_nios2_ocimem\|model_CPU_cpu_ociram_sp_ram_module:model_CPU_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"model:inst1\|model_CPU:cpu\|model_CPU_cpu:cpu\|model_CPU_cpu_nios2_oci:the_model_CPU_cpu_nios2_oci\|model_CPU_cpu_nios2_ocimem:the_model_CPU_cpu_nios2_ocimem\|model_CPU_cpu_ociram_sp_ram_module:model_CPU_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "db/ip/model/submodules/model_CPU_cpu.v" "the_altsyncram" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus3/db/ip/model/submodules/model_CPU_cpu.v" 2675 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730812098991 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "model:inst1\|model_CPU:cpu\|model_CPU_cpu:cpu\|model_CPU_cpu_nios2_oci:the_model_CPU_cpu_nios2_oci\|model_CPU_cpu_nios2_ocimem:the_model_CPU_cpu_nios2_ocimem\|model_CPU_cpu_ociram_sp_ram_module:model_CPU_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"model:inst1\|model_CPU:cpu\|model_CPU_cpu:cpu\|model_CPU_cpu_nios2_oci:the_model_CPU_cpu_nios2_oci\|model_CPU_cpu_nios2_ocimem:the_model_CPU_cpu_nios2_ocimem\|model_CPU_cpu_ociram_sp_ram_module:model_CPU_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "db/ip/model/submodules/model_CPU_cpu.v" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus3/db/ip/model/submodules/model_CPU_cpu.v" 2675 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730812098997 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "model:inst1\|model_CPU:cpu\|model_CPU_cpu:cpu\|model_CPU_cpu_nios2_oci:the_model_CPU_cpu_nios2_oci\|model_CPU_cpu_nios2_ocimem:the_model_CPU_cpu_nios2_ocimem\|model_CPU_cpu_ociram_sp_ram_module:model_CPU_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"model:inst1\|model_CPU:cpu\|model_CPU_cpu:cpu\|model_CPU_cpu_nios2_oci:the_model_CPU_cpu_nios2_oci\|model_CPU_cpu_nios2_ocimem:the_model_CPU_cpu_nios2_ocimem\|model_CPU_cpu_ociram_sp_ram_module:model_CPU_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812098998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812098998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812098998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812098998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812098998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812098998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812098998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812098998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812098998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812098998 ""}  } { { "db/ip/model/submodules/model_CPU_cpu.v" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus3/db/ip/model/submodules/model_CPU_cpu.v" 2675 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1730812098998 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_nmd1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_nmd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_nmd1 " "Found entity 1: altsyncram_nmd1" {  } { { "db/altsyncram_nmd1.tdf" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus3/db/altsyncram_nmd1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730812099031 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730812099031 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_nmd1 model:inst1\|model_CPU:cpu\|model_CPU_cpu:cpu\|model_CPU_cpu_nios2_oci:the_model_CPU_cpu_nios2_oci\|model_CPU_cpu_nios2_ocimem:the_model_CPU_cpu_nios2_ocimem\|model_CPU_cpu_ociram_sp_ram_module:model_CPU_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_nmd1:auto_generated " "Elaborating entity \"altsyncram_nmd1\" for hierarchy \"model:inst1\|model_CPU:cpu\|model_CPU_cpu:cpu\|model_CPU_cpu_nios2_oci:the_model_CPU_cpu_nios2_oci\|model_CPU_cpu_nios2_ocimem:the_model_CPU_cpu_nios2_ocimem\|model_CPU_cpu_ociram_sp_ram_module:model_CPU_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_nmd1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/deremos/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730812099032 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "model_CPU_cpu_debug_slave_wrapper model:inst1\|model_CPU:cpu\|model_CPU_cpu:cpu\|model_CPU_cpu_nios2_oci:the_model_CPU_cpu_nios2_oci\|model_CPU_cpu_debug_slave_wrapper:the_model_CPU_cpu_debug_slave_wrapper " "Elaborating entity \"model_CPU_cpu_debug_slave_wrapper\" for hierarchy \"model:inst1\|model_CPU:cpu\|model_CPU_cpu:cpu\|model_CPU_cpu_nios2_oci:the_model_CPU_cpu_nios2_oci\|model_CPU_cpu_debug_slave_wrapper:the_model_CPU_cpu_debug_slave_wrapper\"" {  } { { "db/ip/model/submodules/model_CPU_cpu.v" "the_model_CPU_cpu_debug_slave_wrapper" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus3/db/ip/model/submodules/model_CPU_cpu.v" 3406 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730812099045 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "model_CPU_cpu_debug_slave_tck model:inst1\|model_CPU:cpu\|model_CPU_cpu:cpu\|model_CPU_cpu_nios2_oci:the_model_CPU_cpu_nios2_oci\|model_CPU_cpu_debug_slave_wrapper:the_model_CPU_cpu_debug_slave_wrapper\|model_CPU_cpu_debug_slave_tck:the_model_CPU_cpu_debug_slave_tck " "Elaborating entity \"model_CPU_cpu_debug_slave_tck\" for hierarchy \"model:inst1\|model_CPU:cpu\|model_CPU_cpu:cpu\|model_CPU_cpu_nios2_oci:the_model_CPU_cpu_nios2_oci\|model_CPU_cpu_debug_slave_wrapper:the_model_CPU_cpu_debug_slave_wrapper\|model_CPU_cpu_debug_slave_tck:the_model_CPU_cpu_debug_slave_tck\"" {  } { { "db/ip/model/submodules/model_CPU_cpu_debug_slave_wrapper.v" "the_model_CPU_cpu_debug_slave_tck" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus3/db/ip/model/submodules/model_CPU_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730812099050 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "model_CPU_cpu_debug_slave_sysclk model:inst1\|model_CPU:cpu\|model_CPU_cpu:cpu\|model_CPU_cpu_nios2_oci:the_model_CPU_cpu_nios2_oci\|model_CPU_cpu_debug_slave_wrapper:the_model_CPU_cpu_debug_slave_wrapper\|model_CPU_cpu_debug_slave_sysclk:the_model_CPU_cpu_debug_slave_sysclk " "Elaborating entity \"model_CPU_cpu_debug_slave_sysclk\" for hierarchy \"model:inst1\|model_CPU:cpu\|model_CPU_cpu:cpu\|model_CPU_cpu_nios2_oci:the_model_CPU_cpu_nios2_oci\|model_CPU_cpu_debug_slave_wrapper:the_model_CPU_cpu_debug_slave_wrapper\|model_CPU_cpu_debug_slave_sysclk:the_model_CPU_cpu_debug_slave_sysclk\"" {  } { { "db/ip/model/submodules/model_CPU_cpu_debug_slave_wrapper.v" "the_model_CPU_cpu_debug_slave_sysclk" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus3/db/ip/model/submodules/model_CPU_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730812099104 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic model:inst1\|model_CPU:cpu\|model_CPU_cpu:cpu\|model_CPU_cpu_nios2_oci:the_model_CPU_cpu_nios2_oci\|model_CPU_cpu_debug_slave_wrapper:the_model_CPU_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:model_CPU_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"model:inst1\|model_CPU:cpu\|model_CPU_cpu:cpu\|model_CPU_cpu_nios2_oci:the_model_CPU_cpu_nios2_oci\|model_CPU_cpu_debug_slave_wrapper:the_model_CPU_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:model_CPU_cpu_debug_slave_phy\"" {  } { { "db/ip/model/submodules/model_CPU_cpu_debug_slave_wrapper.v" "model_CPU_cpu_debug_slave_phy" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus3/db/ip/model/submodules/model_CPU_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730812099162 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "model:inst1\|model_CPU:cpu\|model_CPU_cpu:cpu\|model_CPU_cpu_nios2_oci:the_model_CPU_cpu_nios2_oci\|model_CPU_cpu_debug_slave_wrapper:the_model_CPU_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:model_CPU_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"model:inst1\|model_CPU:cpu\|model_CPU_cpu:cpu\|model_CPU_cpu_nios2_oci:the_model_CPU_cpu_nios2_oci\|model_CPU_cpu_debug_slave_wrapper:the_model_CPU_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:model_CPU_cpu_debug_slave_phy\"" {  } { { "db/ip/model/submodules/model_CPU_cpu_debug_slave_wrapper.v" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus3/db/ip/model/submodules/model_CPU_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730812099165 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "model:inst1\|model_CPU:cpu\|model_CPU_cpu:cpu\|model_CPU_cpu_nios2_oci:the_model_CPU_cpu_nios2_oci\|model_CPU_cpu_debug_slave_wrapper:the_model_CPU_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:model_CPU_cpu_debug_slave_phy " "Instantiated megafunction \"model:inst1\|model_CPU:cpu\|model_CPU_cpu:cpu\|model_CPU_cpu_nios2_oci:the_model_CPU_cpu_nios2_oci\|model_CPU_cpu_debug_slave_wrapper:the_model_CPU_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:model_CPU_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812099165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812099165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812099165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812099165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812099165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812099165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812099165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812099165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812099165 ""}  } { { "db/ip/model/submodules/model_CPU_cpu_debug_slave_wrapper.v" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus3/db/ip/model/submodules/model_CPU_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1730812099165 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl model:inst1\|model_CPU:cpu\|model_CPU_cpu:cpu\|model_CPU_cpu_nios2_oci:the_model_CPU_cpu_nios2_oci\|model_CPU_cpu_debug_slave_wrapper:the_model_CPU_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:model_CPU_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"model:inst1\|model_CPU:cpu\|model_CPU_cpu:cpu\|model_CPU_cpu_nios2_oci:the_model_CPU_cpu_nios2_oci\|model_CPU_cpu_debug_slave_wrapper:the_model_CPU_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:model_CPU_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "/home/deremos/intelFPGA_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730812099166 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "model:inst1\|model_CPU:cpu\|model_CPU_cpu:cpu\|model_CPU_cpu_nios2_oci:the_model_CPU_cpu_nios2_oci\|model_CPU_cpu_debug_slave_wrapper:the_model_CPU_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:model_CPU_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst model:inst1\|model_CPU:cpu\|model_CPU_cpu:cpu\|model_CPU_cpu_nios2_oci:the_model_CPU_cpu_nios2_oci\|model_CPU_cpu_debug_slave_wrapper:the_model_CPU_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:model_CPU_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"model:inst1\|model_CPU:cpu\|model_CPU_cpu:cpu\|model_CPU_cpu_nios2_oci:the_model_CPU_cpu_nios2_oci\|model_CPU_cpu_debug_slave_wrapper:the_model_CPU_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:model_CPU_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"model:inst1\|model_CPU:cpu\|model_CPU_cpu:cpu\|model_CPU_cpu_nios2_oci:the_model_CPU_cpu_nios2_oci\|model_CPU_cpu_debug_slave_wrapper:the_model_CPU_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:model_CPU_cpu_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "/home/deremos/intelFPGA_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "db/ip/model/submodules/model_CPU_cpu_debug_slave_wrapper.v" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus3/db/ip/model/submodules/model_CPU_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730812099170 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter model:inst1\|model_CPU:cpu\|model_CPU_cpu:cpu\|model_CPU_cpu_nios2_oci:the_model_CPU_cpu_nios2_oci\|model_CPU_cpu_debug_slave_wrapper:the_model_CPU_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:model_CPU_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"model:inst1\|model_CPU:cpu\|model_CPU_cpu:cpu\|model_CPU_cpu_nios2_oci:the_model_CPU_cpu_nios2_oci\|model_CPU_cpu_debug_slave_wrapper:the_model_CPU_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:model_CPU_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "/home/deremos/intelFPGA_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730812099238 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl model:inst1\|model_CPU:cpu\|model_CPU_cpu:cpu\|model_CPU_cpu_nios2_oci:the_model_CPU_cpu_nios2_oci\|model_CPU_cpu_debug_slave_wrapper:the_model_CPU_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:model_CPU_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"model:inst1\|model_CPU:cpu\|model_CPU_cpu:cpu\|model_CPU_cpu_nios2_oci:the_model_CPU_cpu_nios2_oci\|model_CPU_cpu_debug_slave_wrapper:the_model_CPU_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:model_CPU_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "/home/deremos/intelFPGA_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730812099342 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DMA_LCD_ctrl model:inst1\|DMA_LCD_ctrl:lcd_dma_ctrl_0 " "Elaborating entity \"DMA_LCD_ctrl\" for hierarchy \"model:inst1\|DMA_LCD_ctrl:lcd_dma_ctrl_0\"" {  } { { "db/ip/model/model.v" "lcd_dma_ctrl_0" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus3/db/ip/model/model.v" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730812099372 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ParallelPort model:inst1\|ParallelPort:leds_controller_0 " "Elaborating entity \"ParallelPort\" for hierarchy \"model:inst1\|ParallelPort:leds_controller_0\"" {  } { { "db/ip/model/model.v" "leds_controller_0" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus3/db/ip/model/model.v" 162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730812099404 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "model_SDRAM_controller model:inst1\|model_SDRAM_controller:sdram_controller " "Elaborating entity \"model_SDRAM_controller\" for hierarchy \"model:inst1\|model_SDRAM_controller:sdram_controller\"" {  } { { "db/ip/model/model.v" "sdram_controller" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus3/db/ip/model/model.v" 185 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730812099417 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "model_SDRAM_controller_input_efifo_module model:inst1\|model_SDRAM_controller:sdram_controller\|model_SDRAM_controller_input_efifo_module:the_model_SDRAM_controller_input_efifo_module " "Elaborating entity \"model_SDRAM_controller_input_efifo_module\" for hierarchy \"model:inst1\|model_SDRAM_controller:sdram_controller\|model_SDRAM_controller_input_efifo_module:the_model_SDRAM_controller_input_efifo_module\"" {  } { { "db/ip/model/submodules/model_SDRAM_controller.v" "the_model_SDRAM_controller_input_efifo_module" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus3/db/ip/model/submodules/model_SDRAM_controller.v" 298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730812099504 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "model_jtag_uart model:inst1\|model_jtag_uart:jtag_uart " "Elaborating entity \"model_jtag_uart\" for hierarchy \"model:inst1\|model_jtag_uart:jtag_uart\"" {  } { { "db/ip/model/model.v" "jtag_uart" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus3/db/ip/model/model.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730812099513 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "model_jtag_uart_scfifo_w model:inst1\|model_jtag_uart:jtag_uart\|model_jtag_uart_scfifo_w:the_model_jtag_uart_scfifo_w " "Elaborating entity \"model_jtag_uart_scfifo_w\" for hierarchy \"model:inst1\|model_jtag_uart:jtag_uart\|model_jtag_uart_scfifo_w:the_model_jtag_uart_scfifo_w\"" {  } { { "db/ip/model/submodules/model_jtag_uart.v" "the_model_jtag_uart_scfifo_w" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus3/db/ip/model/submodules/model_jtag_uart.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730812099520 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo model:inst1\|model_jtag_uart:jtag_uart\|model_jtag_uart_scfifo_w:the_model_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"model:inst1\|model_jtag_uart:jtag_uart\|model_jtag_uart_scfifo_w:the_model_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "db/ip/model/submodules/model_jtag_uart.v" "wfifo" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus3/db/ip/model/submodules/model_jtag_uart.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730812099707 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "model:inst1\|model_jtag_uart:jtag_uart\|model_jtag_uart_scfifo_w:the_model_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"model:inst1\|model_jtag_uart:jtag_uart\|model_jtag_uart_scfifo_w:the_model_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "db/ip/model/submodules/model_jtag_uart.v" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus3/db/ip/model/submodules/model_jtag_uart.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730812099709 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "model:inst1\|model_jtag_uart:jtag_uart\|model_jtag_uart_scfifo_w:the_model_jtag_uart_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"model:inst1\|model_jtag_uart:jtag_uart\|model_jtag_uart_scfifo_w:the_model_jtag_uart_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812099709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812099709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812099709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812099709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812099709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812099709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812099709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812099709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812099709 ""}  } { { "db/ip/model/submodules/model_jtag_uart.v" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus3/db/ip/model/submodules/model_jtag_uart.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1730812099709 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_0691.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_0691.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_0691 " "Found entity 1: scfifo_0691" {  } { { "db/scfifo_0691.tdf" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus3/db/scfifo_0691.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730812099738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730812099738 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_0691 model:inst1\|model_jtag_uart:jtag_uart\|model_jtag_uart_scfifo_w:the_model_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_0691:auto_generated " "Elaborating entity \"scfifo_0691\" for hierarchy \"model:inst1\|model_jtag_uart:jtag_uart\|model_jtag_uart_scfifo_w:the_model_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_0691:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "/home/deremos/intelFPGA_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730812099739 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_2b71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_2b71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_2b71 " "Found entity 1: a_dpfifo_2b71" {  } { { "db/a_dpfifo_2b71.tdf" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus3/db/a_dpfifo_2b71.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730812099743 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730812099743 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_2b71 model:inst1\|model_jtag_uart:jtag_uart\|model_jtag_uart_scfifo_w:the_model_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_0691:auto_generated\|a_dpfifo_2b71:dpfifo " "Elaborating entity \"a_dpfifo_2b71\" for hierarchy \"model:inst1\|model_jtag_uart:jtag_uart\|model_jtag_uart_scfifo_w:the_model_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_0691:auto_generated\|a_dpfifo_2b71:dpfifo\"" {  } { { "db/scfifo_0691.tdf" "dpfifo" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus3/db/scfifo_0691.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730812099744 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus3/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730812099749 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730812099749 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf model:inst1\|model_jtag_uart:jtag_uart\|model_jtag_uart_scfifo_w:the_model_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_0691:auto_generated\|a_dpfifo_2b71:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"model:inst1\|model_jtag_uart:jtag_uart\|model_jtag_uart_scfifo_w:the_model_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_0691:auto_generated\|a_dpfifo_2b71:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_2b71.tdf" "fifo_state" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus3/db/a_dpfifo_2b71.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730812099750 ""}
{ "Warning" "WSGN_OUTDATED_CLEARBOX" "/home/deremos/Documents/Master/EmbHard/embHard/quartus3/db/cntr_do7.tdf /home/deremos/Documents/Master/EmbHard/embHard/quartus3/db/cntr_do7.tdf " "Clear box output file /home/deremos/Documents/Master/EmbHard/embHard/quartus3/db/cntr_do7.tdf is not compatible with the current compile. Used regenerated output file /home/deremos/Documents/Master/EmbHard/embHard/quartus3/db/cntr_do7.tdf for elaboration" {  } {  } 0 12136 "Clear box output file %1!s! is not compatible with the current compile. Used regenerated output file %2!s! for elaboration" 0 0 "Analysis & Synthesis" 0 -1 1730812099784 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_do7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_do7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_do7 " "Found entity 1: cntr_do7" {  } { { "db/cntr_do7.tdf" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus3/db/cntr_do7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730812099786 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730812099786 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_do7 model:inst1\|model_jtag_uart:jtag_uart\|model_jtag_uart_scfifo_w:the_model_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_0691:auto_generated\|a_dpfifo_2b71:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw " "Elaborating entity \"cntr_do7\" for hierarchy \"model:inst1\|model_jtag_uart:jtag_uart\|model_jtag_uart_scfifo_w:the_model_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_0691:auto_generated\|a_dpfifo_2b71:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus3/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730812099787 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4tu1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4tu1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4tu1 " "Found entity 1: altsyncram_4tu1" {  } { { "db/altsyncram_4tu1.tdf" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus3/db/altsyncram_4tu1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730812099820 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730812099820 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_4tu1 model:inst1\|model_jtag_uart:jtag_uart\|model_jtag_uart_scfifo_w:the_model_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_0691:auto_generated\|a_dpfifo_2b71:dpfifo\|altsyncram_4tu1:FIFOram " "Elaborating entity \"altsyncram_4tu1\" for hierarchy \"model:inst1\|model_jtag_uart:jtag_uart\|model_jtag_uart_scfifo_w:the_model_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_0691:auto_generated\|a_dpfifo_2b71:dpfifo\|altsyncram_4tu1:FIFOram\"" {  } { { "db/a_dpfifo_2b71.tdf" "FIFOram" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus3/db/a_dpfifo_2b71.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730812099821 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_gkb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_gkb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_gkb " "Found entity 1: cntr_gkb" {  } { { "db/cntr_gkb.tdf" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus3/db/cntr_gkb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730812099854 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730812099854 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_gkb model:inst1\|model_jtag_uart:jtag_uart\|model_jtag_uart_scfifo_w:the_model_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_0691:auto_generated\|a_dpfifo_2b71:dpfifo\|cntr_gkb:rd_ptr_count " "Elaborating entity \"cntr_gkb\" for hierarchy \"model:inst1\|model_jtag_uart:jtag_uart\|model_jtag_uart_scfifo_w:the_model_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_0691:auto_generated\|a_dpfifo_2b71:dpfifo\|cntr_gkb:rd_ptr_count\"" {  } { { "db/a_dpfifo_2b71.tdf" "rd_ptr_count" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus3/db/a_dpfifo_2b71.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730812099855 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "model_jtag_uart_scfifo_r model:inst1\|model_jtag_uart:jtag_uart\|model_jtag_uart_scfifo_r:the_model_jtag_uart_scfifo_r " "Elaborating entity \"model_jtag_uart_scfifo_r\" for hierarchy \"model:inst1\|model_jtag_uart:jtag_uart\|model_jtag_uart_scfifo_r:the_model_jtag_uart_scfifo_r\"" {  } { { "db/ip/model/submodules/model_jtag_uart.v" "the_model_jtag_uart_scfifo_r" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus3/db/ip/model/submodules/model_jtag_uart.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730812099860 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic model:inst1\|model_jtag_uart:jtag_uart\|alt_jtag_atlantic:model_jtag_uart_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"model:inst1\|model_jtag_uart:jtag_uart\|alt_jtag_atlantic:model_jtag_uart_alt_jtag_atlantic\"" {  } { { "db/ip/model/submodules/model_jtag_uart.v" "model_jtag_uart_alt_jtag_atlantic" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus3/db/ip/model/submodules/model_jtag_uart.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730812100076 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "model:inst1\|model_jtag_uart:jtag_uart\|alt_jtag_atlantic:model_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"model:inst1\|model_jtag_uart:jtag_uart\|alt_jtag_atlantic:model_jtag_uart_alt_jtag_atlantic\"" {  } { { "db/ip/model/submodules/model_jtag_uart.v" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus3/db/ip/model/submodules/model_jtag_uart.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730812100088 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "model:inst1\|model_jtag_uart:jtag_uart\|alt_jtag_atlantic:model_jtag_uart_alt_jtag_atlantic " "Instantiated megafunction \"model:inst1\|model_jtag_uart:jtag_uart\|alt_jtag_atlantic:model_jtag_uart_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812100088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812100088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812100088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730812100088 ""}  } { { "db/ip/model/submodules/model_jtag_uart.v" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus3/db/ip/model/submodules/model_jtag_uart.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1730812100088 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter model:inst1\|model_jtag_uart:jtag_uart\|alt_jtag_atlantic:model_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"model:inst1\|model_jtag_uart:jtag_uart\|alt_jtag_atlantic:model_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "/home/deremos/intelFPGA_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730812100112 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl model:inst1\|model_jtag_uart:jtag_uart\|alt_jtag_atlantic:model_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"model:inst1\|model_jtag_uart:jtag_uart\|alt_jtag_atlantic:model_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "/home/deremos/intelFPGA_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730812100116 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "model_sys_sdram_pll_0 model:inst1\|model_sys_sdram_pll_0:sys_sdram_pll_0 " "Elaborating entity \"model_sys_sdram_pll_0\" for hierarchy \"model:inst1\|model_sys_sdram_pll_0:sys_sdram_pll_0\"" {  } { { "db/ip/model/model.v" "sys_sdram_pll_0" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus3/db/ip/model/model.v" 205 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730812100120 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_altpll model:inst1\|model_sys_sdram_pll_0:sys_sdram_pll_0\|altera_up_altpll:sys_pll " "Elaborating entity \"altera_up_altpll\" for hierarchy \"model:inst1\|model_sys_sdram_pll_0:sys_sdram_pll_0\|altera_up_altpll:sys_pll\"" {  } { { "db/ip/model/submodules/model_sys_sdram_pll_0.v" "sys_pll" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus3/db/ip/model/submodules/model_sys_sdram_pll_0.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730812100121 ""}
{ "Error" "" "" "MGL_INTERNAL_ERROR: Port altpll\|clk is of width 6 but the range indices are (6, 0) CAUSE : The range indices are illegal, either the higher index is more than the width of the port or the lower index is less than 0." {  } { { "db/ip/model/submodules/altera_up_altpll.v" "PLL_for_DE_Series_Boards" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus3/db/ip/model/submodules/altera_up_altpll.v" 140 0 0 } }  } 0 272006 "Error message" 0 0 "Analysis & Synthesis" 0 -1 1730812100152 ""}
{ "Error" "" "" "MGL_INTERNAL_ERROR: Port altpll\|clk of width 6 is being made an assignment of altpll\|stratixii_pll inst pll1\|clk\|range--w_clk_range1w in the range 6 to 0 CAUSE : An attempt was made to assign a bit that is not there in the port." {  } { { "db/ip/model/submodules/altera_up_altpll.v" "PLL_for_DE_Series_Boards" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus3/db/ip/model/submodules/altera_up_altpll.v" 140 0 0 } }  } 0 272006 "Error message" 0 0 "Analysis & Synthesis" 0 -1 1730812100152 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll model:inst1\|model_sys_sdram_pll_0:sys_sdram_pll_0\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards " "Elaborating entity \"altpll\" for hierarchy \"model:inst1\|model_sys_sdram_pll_0:sys_sdram_pll_0\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\"" {  } { { "db/ip/model/submodules/altera_up_altpll.v" "PLL_for_DE_Series_Boards" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus3/db/ip/model/submodules/altera_up_altpll.v" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730812100153 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "model:inst1\|model_sys_sdram_pll_0:sys_sdram_pll_0\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards " "Can't elaborate user hierarchy \"model:inst1\|model_sys_sdram_pll_0:sys_sdram_pll_0\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\"" {  } { { "db/ip/model/submodules/altera_up_altpll.v" "PLL_for_DE_Series_Boards" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus3/db/ip/model/submodules/altera_up_altpll.v" 140 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730812100169 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/deremos/Documents/Master/EmbHard/embHard/quartus3/output_files/labo1.map.smsg " "Generated suppressed messages file /home/deremos/Documents/Master/EmbHard/embHard/quartus3/output_files/labo1.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730812100313 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 3 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "1135 " "Peak virtual memory: 1135 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1730812100766 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Nov  5 14:08:20 2024 " "Processing ended: Tue Nov  5 14:08:20 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1730812100766 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:33 " "Elapsed time: 00:00:33" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1730812100766 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:01:15 " "Total CPU time (on all processors): 00:01:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1730812100766 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1730812100766 ""}
