IM.v,verilog,xil_defaultlib,../../../../CPU_RIUS.gen/sources_1/ip/IM/sim/IM.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
