target
project
.metals/
.bloop/
.bsp/

.DS_Store

.idea/
.vscode/

gen/src/verilog/*.v
gen/src/vhdl/*.vhd

simWorkspace/

gen/sim/.cache
gen/sim/PipelinedMultiply

tmp/
