<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>Octeon Software Development Kit: cvmx_dma_engine_buffer_t Union Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<!-- Generated by Doxygen 1.6.1 -->
<div class="navigation" id="top">
  <div class="tabs">
    <ul>
      <li><a href="main.html"><span>Main&nbsp;Page</span></a></li>
      <li><a href="pages.html"><span>Related&nbsp;Pages</span></a></li>
      <li class="current"><a href="annotated.html"><span>Data&nbsp;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div class="tabs">
    <ul>
      <li><a href="annotated.html"><span>Data&nbsp;Structures</span></a></li>
      <li><a href="functions.html"><span>Data&nbsp;Fields</span></a></li>
    </ul>
  </div>
</div>
<div class="contents">
<h1>cvmx_dma_engine_buffer_t Union Reference</h1><!-- doxytag: class="cvmx_dma_engine_buffer_t" -->
<p><code>#include &lt;<a class="el" href="cvmx-dma-engine_8h_source.html">cvmx-dma-engine.h</a>&gt;</code></p>
<table border="0" cellpadding="0" cellspacing="0">
<tr><td colspan="2"><h2>Data Fields</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">uint64_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="unioncvmx__dma__engine__buffer__t.html#a2e48dfa1283ee56e57d476a1c8b1f5d0">u64</a></td></tr>
<tr><td class="memItemLeft" >struct {</td></tr>
<tr><td class="memItemLeft" >&nbsp;&nbsp;&nbsp;uint64_t&nbsp;&nbsp;&nbsp;<a class="el" href="unioncvmx__dma__engine__buffer__t.html#ab3ca6e34876fc80cdbd42bbb4abead41">i</a>:1</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">I � Invert free.  <a href="#a5438484eecde6dd661fde23db2bb8940"></a><br/></td></tr>
<tr><td class="memItemLeft" >&nbsp;&nbsp;&nbsp;uint64_t&nbsp;&nbsp;&nbsp;<a class="el" href="unioncvmx__dma__engine__buffer__t.html#a10e3b4220c0c916f68069f0bc1535965">back</a>:4</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Back � Backup amount.  <a href="#a3bd53d76110018b9156ee2253d03292b"></a><br/></td></tr>
<tr><td class="memItemLeft" >&nbsp;&nbsp;&nbsp;uint64_t&nbsp;&nbsp;&nbsp;<a class="el" href="unioncvmx__dma__engine__buffer__t.html#a415cff0799a093c4c4eb90975ed13cd7">pool</a>:3</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Pool � Free pool.  <a href="#a2c82630f65f798f08e6a72ea07e3ad90"></a><br/></td></tr>
<tr><td class="memItemLeft" >&nbsp;&nbsp;&nbsp;uint64_t&nbsp;&nbsp;&nbsp;<a class="el" href="unioncvmx__dma__engine__buffer__t.html#ad028e2fcfe6232ea541b9cc58f4f74ed">f</a>:1</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">F � Full-block writes are allowed.  <a href="#a55e25a840d16321689c5eac2e0bb338f"></a><br/></td></tr>
<tr><td class="memItemLeft" >&nbsp;&nbsp;&nbsp;uint64_t&nbsp;&nbsp;&nbsp;<a class="el" href="unioncvmx__dma__engine__buffer__t.html#a52161fa284c9fd5a8ac7c63c9b4ca925">a</a>:1</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">A � Allocate L2.  <a href="#a2d6be68d0b03c90d60dfacdd2c3361ff"></a><br/></td></tr>
<tr><td class="memItemLeft" >&nbsp;&nbsp;&nbsp;uint64_t&nbsp;&nbsp;&nbsp;<a class="el" href="unioncvmx__dma__engine__buffer__t.html#a164aa19f91005fc61a08eadaf01cd4d7">l</a>:1</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">L � Little-endian.  <a href="#a49d13d371346e2c9816bef88e7c45e74"></a><br/></td></tr>
<tr><td class="memItemLeft" >&nbsp;&nbsp;&nbsp;uint64_t&nbsp;&nbsp;&nbsp;<a class="el" href="unioncvmx__dma__engine__buffer__t.html#a73ba3b3b6613ea5dd9e7ee91b2125928">size</a>:13</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Size � Size in bytes of the contiguous space specified by ptr.  <a href="#a9a25cc3b2133612cb567597823f700b2"></a><br/></td></tr>
<tr><td class="memItemLeft" >&nbsp;&nbsp;&nbsp;uint64_t&nbsp;&nbsp;&nbsp;<a class="el" href="unioncvmx__dma__engine__buffer__t.html#a50f7cd6a2160ea73e22db65c78825edf">reserved_36_39</a>:4</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Must be zero.  <a href="#afd6b8691524058a4503b39f754c9738f"></a><br/></td></tr>
<tr><td class="memItemLeft" >&nbsp;&nbsp;&nbsp;uint64_t&nbsp;&nbsp;&nbsp;<a class="el" href="unioncvmx__dma__engine__buffer__t.html#a32b48620d9038f77509786b2d70efaf8">addr</a>:36</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">L2/DRAM byte pointer.  <a href="#aade41969e7861819f2c67addcd552496"></a><br/></td></tr>
<tr><td class="memItemLeft" valign="top">}&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="unioncvmx__dma__engine__buffer__t.html#a046a011ae9cb778f1a05e267245c6731">internal</a></td></tr>
<tr><td class="memItemLeft" >struct {</td></tr>
<tr><td class="memItemLeft" >&nbsp;&nbsp;&nbsp;uint64_t&nbsp;&nbsp;&nbsp;<a class="el" href="unioncvmx__dma__engine__buffer__t.html#ab3ca6e34876fc80cdbd42bbb4abead41">i</a>:1</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">I � Invert free.  <a href="#a13ef217f63a4d3212eb00df9206034ad"></a><br/></td></tr>
<tr><td class="memItemLeft" >&nbsp;&nbsp;&nbsp;uint64_t&nbsp;&nbsp;&nbsp;<a class="el" href="unioncvmx__dma__engine__buffer__t.html#ad028e2fcfe6232ea541b9cc58f4f74ed">f</a>:1</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">F � Full-block writes are allowed.  <a href="#afeab0448e5744fd38c56f068fd0f6e90"></a><br/></td></tr>
<tr><td class="memItemLeft" >&nbsp;&nbsp;&nbsp;uint64_t&nbsp;&nbsp;&nbsp;<a class="el" href="unioncvmx__dma__engine__buffer__t.html#a463ad7b1b45d65d6a3650f09e38a6a48">ac</a>:1</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">AC � Allocate L2.  <a href="#a799266e45ec3762cded6f19f9ac8465a"></a><br/></td></tr>
<tr><td class="memItemLeft" >&nbsp;&nbsp;&nbsp;uint64_t&nbsp;&nbsp;&nbsp;<a class="el" href="unioncvmx__dma__engine__buffer__t.html#a73ba3b3b6613ea5dd9e7ee91b2125928">size</a>:13</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Size � Size in bytes of the contiguous space specified by ptr.  <a href="#acecc45c8fd192b12c3ee96a85078d625"></a><br/></td></tr>
<tr><td class="memItemLeft" >&nbsp;&nbsp;&nbsp;uint64_t&nbsp;&nbsp;&nbsp;<a class="el" href="unioncvmx__dma__engine__buffer__t.html#a164aa19f91005fc61a08eadaf01cd4d7">l</a>:1</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">L � Little-endian.  <a href="#ab9bffecf60b4f7a5cf707462bcede38e"></a><br/></td></tr>
<tr><td class="memItemLeft" >&nbsp;&nbsp;&nbsp;uint64_t&nbsp;&nbsp;&nbsp;<a class="el" href="unioncvmx__dma__engine__buffer__t.html#a10852a28a090a4b7097ed31224680b64">reserved_42_46</a>:5</td></tr>
<tr><td class="memItemLeft" >&nbsp;&nbsp;&nbsp;uint64_t&nbsp;&nbsp;&nbsp;<a class="el" href="unioncvmx__dma__engine__buffer__t.html#a32b48620d9038f77509786b2d70efaf8">addr</a>:42</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">L2/DRAM byte pointer.  <a href="#a406f59900d5fe0b12453c7c57983cc3c"></a><br/></td></tr>
<tr><td class="memItemLeft" valign="top">}&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="unioncvmx__dma__engine__buffer__t.html#a0239d2edb9ce65615275c1305e3fb978">internal_cn78xx</a></td></tr>
<tr><td class="memItemLeft" >struct {</td></tr>
<tr><td class="memItemLeft" >&nbsp;&nbsp;&nbsp;uint64_t&nbsp;&nbsp;&nbsp;<a class="el" href="unioncvmx__dma__engine__buffer__t.html#a52c3a0a84b0682e91c60046c09ce02db">len0</a>:16</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Length of PCI / PCIe memory for address 0.  <a href="#a71864fd14f2b189bf3ec72c6e97530c5"></a><br/></td></tr>
<tr><td class="memItemLeft" >&nbsp;&nbsp;&nbsp;uint64_t&nbsp;&nbsp;&nbsp;<a class="el" href="unioncvmx__dma__engine__buffer__t.html#a99339049988318e552d3f1334aafe54a">len1</a>:16</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Length of PCI / PCIe memory for address 1.  <a href="#abb8e150ad08659c5f9cb1cb7d9a7fb5b"></a><br/></td></tr>
<tr><td class="memItemLeft" >&nbsp;&nbsp;&nbsp;uint64_t&nbsp;&nbsp;&nbsp;<a class="el" href="unioncvmx__dma__engine__buffer__t.html#ad1e423c2cc86398ae846bfa65277003a">len2</a>:16</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Length of PCI / PCIe memory for address 2.  <a href="#a956a5cd879889c9fb2f032915aeec66e"></a><br/></td></tr>
<tr><td class="memItemLeft" >&nbsp;&nbsp;&nbsp;uint64_t&nbsp;&nbsp;&nbsp;<a class="el" href="unioncvmx__dma__engine__buffer__t.html#ab301539aebb50e119b8d7c92e29e5ee8">len3</a>:16</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Length of PCI / PCIe memory for address 3.  <a href="#a5a1321a13fd8480e60ee8ecc393f9edd"></a><br/></td></tr>
<tr><td class="memItemLeft" valign="top">}&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="unioncvmx__dma__engine__buffer__t.html#a7eca825bb66e3194d77561085504f4ef">pcie_length</a></td></tr>
</table>
<hr/><h2>Field Documentation</h2>
<a class="anchor" id="a52161fa284c9fd5a8ac7c63c9b4ca925"></a><!-- doxytag: member="cvmx_dma_engine_buffer_t::a" ref="a52161fa284c9fd5a8ac7c63c9b4ca925" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint64_t <a class="el" href="unioncvmx__dma__engine__buffer__t.html#a52161fa284c9fd5a8ac7c63c9b4ca925">cvmx_dma_engine_buffer_t::a</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>A � Allocate L2. </p>
<p>This is a hint to the hardware that the cache blocks should be allocated in the L2 cache (if they were not already). </p>

</div>
</div>
<a class="anchor" id="a463ad7b1b45d65d6a3650f09e38a6a48"></a><!-- doxytag: member="cvmx_dma_engine_buffer_t::ac" ref="a463ad7b1b45d65d6a3650f09e38a6a48" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint64_t <a class="el" href="unioncvmx__dma__engine__buffer__t.html#a463ad7b1b45d65d6a3650f09e38a6a48">cvmx_dma_engine_buffer_t::ac</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>AC � Allocate L2. </p>
<p>This is a hint to DPI that the cache blocks should be allocated in the L2 cache (if they were not already). </p>

</div>
</div>
<a class="anchor" id="a32b48620d9038f77509786b2d70efaf8"></a><!-- doxytag: member="cvmx_dma_engine_buffer_t::addr" ref="a32b48620d9038f77509786b2d70efaf8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint64_t <a class="el" href="unioncvmx__dma__engine__buffer__t.html#a32b48620d9038f77509786b2d70efaf8">cvmx_dma_engine_buffer_t::addr</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>L2/DRAM byte pointer. </p>
<p>Points to where the packet data starts. Ptr can be any byte alignment. Note that ptr is interpreted as a big-endian byte pointer when L is clear, a little-endian byte pointer when L is set. </p>

</div>
</div>
<a class="anchor" id="a10e3b4220c0c916f68069f0bc1535965"></a><!-- doxytag: member="cvmx_dma_engine_buffer_t::back" ref="a10e3b4220c0c916f68069f0bc1535965" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint64_t <a class="el" href="unioncvmx__dma__engine__buffer__t.html#a10e3b4220c0c916f68069f0bc1535965">cvmx_dma_engine_buffer_t::back</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Back � Backup amount. </p>
<p>Allows the start of a buffer that is to be freed during an OUTBOUND transfer to be different from the ptr value. Back specifies the amount to subtract from the pointer to reach the start when freeing a buffer. The address that is the start of the buffer being freed is:</p>
<ul>
<li>Buffer start address = ((ptr &gt;&gt; 7) - Back) &lt;&lt; 7. Back is only used by the hardware when the buffer corresponding to ptr is freed. Back must be 0x0, and buffers are never freed, for INBOUND, INTERNAL-ONLY, and EXTERNAL-ONLY PCI DMA transfers. </li>
</ul>

</div>
</div>
<a class="anchor" id="ad028e2fcfe6232ea541b9cc58f4f74ed"></a><!-- doxytag: member="cvmx_dma_engine_buffer_t::f" ref="ad028e2fcfe6232ea541b9cc58f4f74ed" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint64_t <a class="el" href="unioncvmx__dma__engine__buffer__t.html#ad028e2fcfe6232ea541b9cc58f4f74ed">cvmx_dma_engine_buffer_t::f</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>F � Full-block writes are allowed. </p>
<p>When set, the hardware is permitted to write all the bytes in the cache blocks covered by ptr, ptr + Size - 1. This can improve memory system performance when the write misses in the L2 cache. F can only be set for local pointers that can be written to:</p>
<ul>
<li>The local pointers in the FIRST POINTERS area that are write pointers for INBOUND transfers.</li>
<li>The local pointers in the LAST POINTERS area that are always write pointers (when present for INTERNAL-ONLY transfers). F must not be set for local pointers that are not written to:</li>
<li>The local pointers in the FIRST POINTERS area for OUTBOUND and INTERNAL-ONLY transfers. </li>
</ul>

</div>
</div>
<a class="anchor" id="ab3ca6e34876fc80cdbd42bbb4abead41"></a><!-- doxytag: member="cvmx_dma_engine_buffer_t::i" ref="ab3ca6e34876fc80cdbd42bbb4abead41" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint64_t <a class="el" href="unioncvmx__dma__engine__buffer__t.html#ab3ca6e34876fc80cdbd42bbb4abead41">cvmx_dma_engine_buffer_t::i</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>I � Invert free. </p>
<p>This bit gives the software the ability to free buffers independently for an OUTBOUND PCI DMA transfer. I is not used by the hardware when II is set. I must not be set, and buffers are never freed, for INBOUND, INTERNAL-ONLY, and EXTERNAL-ONLY PCI DMA transfers.</p>
<p>This bit gives the software the ability to free buffers independently for an OUTBOUND DMA transfer. I is not used by DPI when II is set. I must not be set, and buffers are never freed, for INBOUND, INTERNAL-ONLY, and EXTERNAL-ONLY DMA transfers. </p>

</div>
</div>
<a class="anchor" id="a046a011ae9cb778f1a05e267245c6731"></a><!-- doxytag: member="cvmx_dma_engine_buffer_t::internal" ref="a046a011ae9cb778f1a05e267245c6731" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }   <a class="el" href="unioncvmx__dma__engine__buffer__t.html#a046a011ae9cb778f1a05e267245c6731">cvmx_dma_engine_buffer_t::internal</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a0239d2edb9ce65615275c1305e3fb978"></a><!-- doxytag: member="cvmx_dma_engine_buffer_t::internal_cn78xx" ref="a0239d2edb9ce65615275c1305e3fb978" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }   <a class="el" href="unioncvmx__dma__engine__buffer__t.html#a0239d2edb9ce65615275c1305e3fb978">cvmx_dma_engine_buffer_t::internal_cn78xx</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a164aa19f91005fc61a08eadaf01cd4d7"></a><!-- doxytag: member="cvmx_dma_engine_buffer_t::l" ref="a164aa19f91005fc61a08eadaf01cd4d7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint64_t <a class="el" href="unioncvmx__dma__engine__buffer__t.html#a164aa19f91005fc61a08eadaf01cd4d7">cvmx_dma_engine_buffer_t::l</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>L � Little-endian. </p>
<p>When L is set, the data at ptr is in little-endian format rather than big-endian. </p>

</div>
</div>
<a class="anchor" id="a52c3a0a84b0682e91c60046c09ce02db"></a><!-- doxytag: member="cvmx_dma_engine_buffer_t::len0" ref="a52c3a0a84b0682e91c60046c09ce02db" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint64_t <a class="el" href="unioncvmx__dma__engine__buffer__t.html#a52c3a0a84b0682e91c60046c09ce02db">cvmx_dma_engine_buffer_t::len0</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Length of PCI / PCIe memory for address 0. </p>

</div>
</div>
<a class="anchor" id="a99339049988318e552d3f1334aafe54a"></a><!-- doxytag: member="cvmx_dma_engine_buffer_t::len1" ref="a99339049988318e552d3f1334aafe54a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint64_t <a class="el" href="unioncvmx__dma__engine__buffer__t.html#a99339049988318e552d3f1334aafe54a">cvmx_dma_engine_buffer_t::len1</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Length of PCI / PCIe memory for address 1. </p>

</div>
</div>
<a class="anchor" id="ad1e423c2cc86398ae846bfa65277003a"></a><!-- doxytag: member="cvmx_dma_engine_buffer_t::len2" ref="ad1e423c2cc86398ae846bfa65277003a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint64_t <a class="el" href="unioncvmx__dma__engine__buffer__t.html#ad1e423c2cc86398ae846bfa65277003a">cvmx_dma_engine_buffer_t::len2</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Length of PCI / PCIe memory for address 2. </p>

</div>
</div>
<a class="anchor" id="ab301539aebb50e119b8d7c92e29e5ee8"></a><!-- doxytag: member="cvmx_dma_engine_buffer_t::len3" ref="ab301539aebb50e119b8d7c92e29e5ee8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint64_t <a class="el" href="unioncvmx__dma__engine__buffer__t.html#ab301539aebb50e119b8d7c92e29e5ee8">cvmx_dma_engine_buffer_t::len3</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Length of PCI / PCIe memory for address 3. </p>

</div>
</div>
<a class="anchor" id="a7eca825bb66e3194d77561085504f4ef"></a><!-- doxytag: member="cvmx_dma_engine_buffer_t::pcie_length" ref="a7eca825bb66e3194d77561085504f4ef" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }   <a class="el" href="unioncvmx__dma__engine__buffer__t.html#a7eca825bb66e3194d77561085504f4ef">cvmx_dma_engine_buffer_t::pcie_length</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a415cff0799a093c4c4eb90975ed13cd7"></a><!-- doxytag: member="cvmx_dma_engine_buffer_t::pool" ref="a415cff0799a093c4c4eb90975ed13cd7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint64_t <a class="el" href="unioncvmx__dma__engine__buffer__t.html#a415cff0799a093c4c4eb90975ed13cd7">cvmx_dma_engine_buffer_t::pool</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Pool � Free pool. </p>
<p>Specifies which pool (of the eight hardware-managed FPA free pools) receives the buffer associated with ptr when freed during an OUTBOUND transfer. Pool is only used when the buffer corresponding to ptr is freed. Pool must be 0x0, and buffers are never freed, for INBOUND, INTERNAL-ONLY, and EXTERNAL-ONLY PCI DMA transfers. </p>

</div>
</div>
<a class="anchor" id="a50f7cd6a2160ea73e22db65c78825edf"></a><!-- doxytag: member="cvmx_dma_engine_buffer_t::reserved_36_39" ref="a50f7cd6a2160ea73e22db65c78825edf" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint64_t <a class="el" href="unioncvmx__dma__engine__buffer__t.html#a50f7cd6a2160ea73e22db65c78825edf">cvmx_dma_engine_buffer_t::reserved_36_39</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Must be zero. </p>

</div>
</div>
<a class="anchor" id="a10852a28a090a4b7097ed31224680b64"></a><!-- doxytag: member="cvmx_dma_engine_buffer_t::reserved_42_46" ref="a10852a28a090a4b7097ed31224680b64" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint64_t <a class="el" href="unioncvmx__dma__engine__buffer__t.html#a10852a28a090a4b7097ed31224680b64">cvmx_dma_engine_buffer_t::reserved_42_46</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a73ba3b3b6613ea5dd9e7ee91b2125928"></a><!-- doxytag: member="cvmx_dma_engine_buffer_t::size" ref="a73ba3b3b6613ea5dd9e7ee91b2125928" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint64_t <a class="el" href="unioncvmx__dma__engine__buffer__t.html#a73ba3b3b6613ea5dd9e7ee91b2125928">cvmx_dma_engine_buffer_t::size</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Size � Size in bytes of the contiguous space specified by ptr. </p>
<p>A Size value of 0 is illegal. Note that the sum of the sizes in the FIRST POINTERS area must always exactly equal the sum of the sizes/lengths in the LAST POINTERS area:</p>
<ul>
<li>In the OUTBOUND and INBOUND cases, the HDR.NFST size fields in the local pointers in the FIRST POINTERS area must exactly equal the lengths of the HDR.NLST fragments in the PCI components in the LAST POINTERS area.</li>
<li>In the INTERNAL-ONLY case, the HDR.NFST size fields in the local pointers in the FIRST POINTERS area must equal the HDR.NLST size fields in the local pointers in the LAST POINTERS area. </li>
</ul>

</div>
</div>
<a class="anchor" id="a2e48dfa1283ee56e57d476a1c8b1f5d0"></a><!-- doxytag: member="cvmx_dma_engine_buffer_t::u64" ref="a2e48dfa1283ee56e57d476a1c8b1f5d0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint64_t <a class="el" href="unioncvmx__dma__engine__buffer__t.html#a2e48dfa1283ee56e57d476a1c8b1f5d0">cvmx_dma_engine_buffer_t::u64</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<hr/>The documentation for this union was generated from the following file:<ul>
<li><a class="el" href="cvmx-dma-engine_8h_source.html">cvmx-dma-engine.h</a></li>
</ul>
</div>
<hr size="1"/><address style="text-align: right;"><small>Generated on 27 Oct 2017 for Octeon Software Development Kit by&nbsp;
<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.6.1 </small></address>
</body>
</html>
