// Seed: 267018561
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  input wire id_11;
  input wire id_10;
  inout wire id_9;
  input wire id_8;
  inout wire id_7;
  input wire id_6;
  inout wire id_5;
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_1 = {id_6{1}};
  wire id_12;
  wor  id_13 = 1'b0;
  assign id_2 = id_10;
endmodule
module module_1 (
    input tri id_0,
    output wand id_1,
    input supply1 id_2,
    output wor id_3,
    input tri id_4,
    output supply1 id_5,
    output supply0 id_6,
    input supply1 id_7,
    input tri1 id_8,
    input wand id_9,
    input wire id_10
    , id_12
);
  wire id_13, id_14;
  wire id_15;
  module_0(
      id_14, id_12, id_12, id_14, id_13, id_12, id_15, id_15, id_12, id_13, id_14
  );
  xor (id_1, id_14, id_4, id_0, id_15, id_13, id_10, id_7, id_2, id_8, id_12);
endmodule
