Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate /home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/clk_gater/clk_gater.qsys --block-symbol-file --output-directory=/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/clk_gater/clk_gater --family="Cyclone 10 LP" --part=10CL025YE144C8G
Progress: Loading clk_gater/clk_gater.qsys
Progress: Reading input file
Progress: Adding altclkctrl_0 [altclkctrl 22.1]
Progress: Parameterizing module altclkctrl_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
: clk_gater.altclkctrl_0: Targeting device family: Cyclone 10 LP.
: clk_gater.altclkctrl_0: External clock buffer represents the clock path from the outputs of the PLL to the dedicated clock output pins. Only one clock input is accepted.
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/clk_gater/clk_gater.qsys --synthesis=VHDL --output-directory=/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/clk_gater/clk_gater/synthesis --family="Cyclone 10 LP" --part=10CL025YE144C8G
Progress: Loading clk_gater/clk_gater.qsys
Progress: Reading input file
Progress: Adding altclkctrl_0 [altclkctrl 22.1]
Progress: Parameterizing module altclkctrl_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
: clk_gater.altclkctrl_0: Targeting device family: Cyclone 10 LP.
: clk_gater.altclkctrl_0: External clock buffer represents the clock path from the outputs of the PLL to the dedicated clock output pins. Only one clock input is accepted.
Info: clk_gater: Generating clk_gater "clk_gater" for QUARTUS_SYNTH
Info: altclkctrl_0: Generating top-level entity clk_gater_altclkctrl_0.
Info: altclkctrl_0: "clk_gater" instantiated altclkctrl "altclkctrl_0"
Info: clk_gater: Done "clk_gater" with 2 modules, 2 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
