#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Thu Mar 30 20:54:52 2017
# Process ID: 7968
# Current directory: E:/Lin/vivado_learing/motor_lynn
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent7916 E:\Lin\vivado_learing\motor_lynn\motor_lynn.xpr
# Log file: E:/Lin/vivado_learing/motor_lynn/vivado.log
# Journal file: E:/Lin/vivado_learing/motor_lynn\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/Lin/vivado_learing/motor_lynn/motor_lynn.xpr
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-3] IP Repository Path: Could not find the directory 'E:/Lin/vivado_learing/motor_lynn/iprepo/myip_1.0'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/Lin/vivado_learing/ip_repo/motor_2.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/Lin/vivado_learing/motor_lynn/ip_repo/motor_1.0'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'e:/Lin/vivado_learing/motor_lynn/iprepo/myip_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2016.2/data/ip'.
open_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 882.465 ; gain = 144.914
update_compile_order -fileset sources_1
ipx::edit_ip_in_project -upgrade true -name motor_v2_0_v2_0_project -directory E:/Lin/vivado_learing/motor_lynn/motor_lynn.tmp/motor_v2_0_v2_0_project e:/Lin/vivado_learing/ip_repo/motor_2.0/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2016.2/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/Lin/vivado_learing/ip_repo/motor_2.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/Lin/vivado_learing/motor_lynn/ip_repo/motor_1.0'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'e:/Lin/vivado_learing/motor_lynn/iprepo/myip_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-795] Syncing license key meta-data
INFO: [IP_Flow 19-793] Syncing display name meta-data
INFO: [IP_Flow 19-798] Syncing taxonomy meta-data
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
close_project
****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source e:/lin/vivado_learing/motor_lynn/motor_lynn.tmp/motor_v2_0_v2_0_project/motor_v2_0_v2_0_project.hw/webtalk/labtool_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Thu Mar 30 20:56:48 2017...
update_ip_catalog -delete_ip xilinx.com:user:motor:2.0 -repo_path e:/Lin/vivado_learing/ip_repo/motor_2.0
INFO: [IP_Flow 19-1659] Deleted IP 'xilinx.com:user:motor:2.0' from repository 'e:/Lin/vivado_learing/ip_repo/motor_2.0' at e:/Lin/vivado_learing/ip_repo/motor_2.0.
INFO: [IP_Flow 19-725] Reloaded user IP repository 'e:/Lin/vivado_learing/ip_repo/motor_2.0'
create_peripheral xilinx.com user motor 2.0 -dir E:/Lin/vivado_learing/motor_lynn/ip_repo
add_peripheral_interface MOTOR_AXI -interface_mode slave -axi_type lite [ipx::find_open_core xilinx.com:user:motor:2.0]
set_property VALUE 16 [ipx::get_bus_parameters WIZ_NUM_REG -of_objects [ipx::get_bus_interfaces MOTOR_AXI -of_objects [ipx::find_open_core xilinx.com:user:motor:2.0]]]
generate_peripheral -driver -bfm_example_design -debug_hw_example_design [ipx::find_open_core xilinx.com:user:motor:2.0]
write_peripheral [ipx::find_open_core xilinx.com:user:motor:2.0]
set_property  ip_repo_paths  {E:/Lin/vivado_learing/motor_lynn/ip_repo/motor_2.0 E:/Lin/vivado_learing/ip_repo/motor_2.0 E:/Lin/vivado_learing/motor_lynn/ip_repo/motor_1.0 E:/Lin/vivado_learing/motor_lynn/iprepo/myip_1.0} [current_project]
update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/Lin/vivado_learing/motor_lynn/ip_repo/motor_2.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/Lin/vivado_learing/ip_repo/motor_2.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/Lin/vivado_learing/motor_lynn/ip_repo/motor_1.0'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'e:/Lin/vivado_learing/motor_lynn/iprepo/myip_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
ipx::edit_ip_in_project -upgrade true -name edit_motor_v2_0 -directory E:/Lin/vivado_learing/motor_lynn/ip_repo e:/Lin/vivado_learing/motor_lynn/ip_repo/motor_2.0/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2016.2/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/Lin/vivado_learing/motor_lynn/ip_repo/motor_2.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/Lin/vivado_learing/ip_repo/motor_2.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/Lin/vivado_learing/motor_lynn/ip_repo/motor_1.0'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'e:/Lin/vivado_learing/motor_lynn/iprepo/myip_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-795] Syncing license key meta-data
INFO: [IP_Flow 19-793] Syncing display name meta-data
INFO: [IP_Flow 19-798] Syncing taxonomy meta-data
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
ipx::merge_project_changes hdl_parameters [ipx::current_core]
set_property core_revision 2 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
close_project -delete
****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source e:/lin/vivado_learing/motor_lynn/ip_repo/edit_motor_v2_0.hw/webtalk/labtool_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Thu Mar 30 21:15:08 2017...
update_ip_catalog -rebuild -repo_path e:/Lin/vivado_learing/motor_lynn/ip_repo/motor_2.0
INFO: [IP_Flow 19-725] Reloaded user IP repository 'e:/Lin/vivado_learing/motor_lynn/ip_repo/motor_2.0'
open_bd_design {E:/Lin/vivado_learing/motor_lynn/motor_lynn.srcs/sources_1/bd/motor/motor.bd}
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_processing_system7_0_100M
Adding cell -- xilinx.com:user:motor:1.0 - motor_0
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Successfully read diagram <motor> from BD file <E:/Lin/vivado_learing/motor_lynn/motor_lynn.srcs/sources_1/bd/motor/motor.bd>
delete_bd_objs [get_bd_intf_nets processing_system7_0_axi_periph_M00_AXI] [get_bd_nets raster_a_1] [get_bd_nets raster_b_1] [get_bd_nets raster_z_1] [get_bd_nets motor_0_pos_pwm] [get_bd_nets motor_0_dir] [get_bd_cells motor_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:motor:2.0 motor_0
endgroup
set_property location {2 522 -22} [get_bd_cells motor_0]
connect_bd_net [get_bd_ports raster_a] [get_bd_pins motor_0/raster_a]
connect_bd_net [get_bd_ports raster_b] [get_bd_pins motor_0/raster_b]
connect_bd_net [get_bd_ports raster_z] [get_bd_pins motor_0/raster_z]
connect_bd_net [get_bd_ports pos_pwm] [get_bd_pins motor_0/pos_pwm]
connect_bd_net [get_bd_ports dir] [get_bd_pins motor_0/dir]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/processing_system7_0/M_AXI_GP0" Clk "Auto" }  [get_bd_intf_pins motor_0/MOTOR_AXI]
</motor_0/MOTOR_AXI/MOTOR_AXI_reg> is being mapped into </processing_system7_0/Data> at <0x43C00000 [ 64K ]>
regenerate_bd_layout
save_bd_design
Wrote  : <E:/Lin/vivado_learing/motor_lynn/motor_lynn.srcs/sources_1/bd/motor/motor.bd> 
validate_bd_design
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
generate_target all [get_files  E:/Lin/vivado_learing/motor_lynn/motor_lynn.srcs/sources_1/bd/motor/motor.bd]
INFO: [BD 41-1662] The design 'motor.bd' is already validated. Therefore parameter propagation will not be re-run.
Verilog Output written to : E:/Lin/vivado_learing/motor_lynn/motor_lynn.srcs/sources_1/bd/motor/hdl/motor.v
Verilog Output written to : E:/Lin/vivado_learing/motor_lynn/motor_lynn.srcs/sources_1/bd/motor/hdl/motor_wrapper.v
Wrote  : <E:/Lin/vivado_learing/motor_lynn/motor_lynn.srcs/sources_1/bd/motor/motor.bd> 
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block motor_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file E:/Lin/vivado_learing/motor_lynn/motor_lynn.srcs/sources_1/bd/motor/hw_handoff/motor.hwh
Generated Block Design Tcl file E:/Lin/vivado_learing/motor_lynn/motor_lynn.srcs/sources_1/bd/motor/hw_handoff/motor_bd.tcl
Generated Hardware Definition File E:/Lin/vivado_learing/motor_lynn/motor_lynn.srcs/sources_1/bd/motor/hdl/motor.hwdef
generate_target: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1208.758 ; gain = 37.289
export_ip_user_files -of_objects [get_files E:/Lin/vivado_learing/motor_lynn/motor_lynn.srcs/sources_1/bd/motor/motor.bd] -no_script -force -quiet
export_simulation -of_objects [get_files E:/Lin/vivado_learing/motor_lynn/motor_lynn.srcs/sources_1/bd/motor/motor.bd] -directory E:/Lin/vivado_learing/motor_lynn/motor_lynn.ip_user_files/sim_scripts -ip_user_files_dir E:/Lin/vivado_learing/motor_lynn/motor_lynn.ip_user_files -ipstatic_source_dir E:/Lin/vivado_learing/motor_lynn/motor_lynn.ip_user_files/ipstatic -force -quiet
make_wrapper -files [get_files E:/Lin/vivado_learing/motor_lynn/motor_lynn.srcs/sources_1/bd/motor/motor.bd] -top
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Thu Mar 30 21:17:10 2017] Launched synth_1...
Run output will be captured here: E:/Lin/vivado_learing/motor_lynn/motor_lynn.runs/synth_1/runme.log
[Thu Mar 30 21:17:10 2017] Launched impl_1...
Run output will be captured here: E:/Lin/vivado_learing/motor_lynn/motor_lynn.runs/impl_1/runme.log
open_run impl_1
INFO: [Netlist 29-17] Analyzing 104 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.2
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [E:/Lin/vivado_learing/motor_lynn/.Xil/Vivado-7968-DESKTOP-G26N4G8/dcp/motor_wrapper_early.xdc]
Finished Parsing XDC File [E:/Lin/vivado_learing/motor_lynn/.Xil/Vivado-7968-DESKTOP-G26N4G8/dcp/motor_wrapper_early.xdc]
Parsing XDC File [E:/Lin/vivado_learing/motor_lynn/.Xil/Vivado-7968-DESKTOP-G26N4G8/dcp/motor_wrapper.xdc]
Finished Parsing XDC File [E:/Lin/vivado_learing/motor_lynn/.Xil/Vivado-7968-DESKTOP-G26N4G8/dcp/motor_wrapper.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.391 . Memory (MB): peak = 1395.332 ; gain = 0.156
Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.391 . Memory (MB): peak = 1395.332 ; gain = 0.156
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 1500.563 ; gain = 291.805
file copy -force E:/Lin/vivado_learing/motor_lynn/motor_lynn.runs/impl_1/motor_wrapper.sysdef E:/Lin/vivado_learing/motor_lynn/motor_lynn.sdk/motor_wrapper.hdf

exit
INFO: [Common 17-206] Exiting Vivado at Thu Mar 30 21:22:39 2017...
