0.7
2020.2
Oct 14 2022
05:07:14
/home/reon/work/xilinx/muladd_ip/solution3/sim/verilog/AESL_axi_slave_control.v,1671363842,systemVerilog,,,,AESL_axi_slave_control,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/reon/work/xilinx/muladd_ip/solution3/sim/verilog/csv_file_dump.svh,1671363842,verilog,,,,,,,,,,,,
/home/reon/work/xilinx/muladd_ip/solution3/sim/verilog/dataflow_monitor.sv,1671363842,systemVerilog,/home/reon/work/xilinx/muladd_ip/solution3/sim/verilog/nodf_module_interface.svh;/home/reon/work/xilinx/muladd_ip/solution3/sim/verilog/upc_loop_interface.svh,,/home/reon/work/xilinx/muladd_ip/solution3/sim/verilog/dump_file_agent.svh;/home/reon/work/xilinx/muladd_ip/solution3/sim/verilog/csv_file_dump.svh;/home/reon/work/xilinx/muladd_ip/solution3/sim/verilog/sample_agent.svh;/home/reon/work/xilinx/muladd_ip/solution3/sim/verilog/loop_sample_agent.svh;/home/reon/work/xilinx/muladd_ip/solution3/sim/verilog/sample_manager.svh;/home/reon/work/xilinx/muladd_ip/solution3/sim/verilog/nodf_module_interface.svh;/home/reon/work/xilinx/muladd_ip/solution3/sim/verilog/nodf_module_monitor.svh;/home/reon/work/xilinx/muladd_ip/solution3/sim/verilog/upc_loop_interface.svh;/home/reon/work/xilinx/muladd_ip/solution3/sim/verilog/upc_loop_monitor.svh,$unit_dataflow_monitor_sv;dataflow_monitor,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/reon/work/xilinx/muladd_ip/solution3/sim/verilog/dump_file_agent.svh,1671363842,verilog,,,,,,,,,,,,
/home/reon/work/xilinx/muladd_ip/solution3/sim/verilog/fifo_para.vh,1671363842,verilog,,,,,,,,,,,,
/home/reon/work/xilinx/muladd_ip/solution3/sim/verilog/loop_sample_agent.svh,1671363842,verilog,,,,,,,,,,,,
/home/reon/work/xilinx/muladd_ip/solution3/sim/verilog/muladd.autotb.v,1671363842,systemVerilog,,,/home/reon/work/xilinx/muladd_ip/solution3/sim/verilog/fifo_para.vh,apatb_muladd_top,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/reon/work/xilinx/muladd_ip/solution3/sim/verilog/muladd.v,1671363797,systemVerilog,,,,muladd,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/reon/work/xilinx/muladd_ip/solution3/sim/verilog/muladd_control_s_axi.v,1671363797,systemVerilog,,,,muladd_control_s_axi;muladd_control_s_axi_ram,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/reon/work/xilinx/muladd_ip/solution3/sim/verilog/muladd_flow_control_loop_pipe.v,1671363797,systemVerilog,,,,muladd_flow_control_loop_pipe,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/reon/work/xilinx/muladd_ip/solution3/sim/verilog/muladd_mul_32s_32s_32_2_1.v,1671363797,systemVerilog,,,,muladd_mul_32s_32s_32_2_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/reon/work/xilinx/muladd_ip/solution3/sim/verilog/nodf_module_interface.svh,1671363842,verilog,,,,nodf_module_intf,,,,,,,,
/home/reon/work/xilinx/muladd_ip/solution3/sim/verilog/nodf_module_monitor.svh,1671363842,verilog,,,,,,,,,,,,
/home/reon/work/xilinx/muladd_ip/solution3/sim/verilog/sample_agent.svh,1671363842,verilog,,,,,,,,,,,,
/home/reon/work/xilinx/muladd_ip/solution3/sim/verilog/sample_manager.svh,1671363842,verilog,,,,,,,,,,,,
/home/reon/work/xilinx/muladd_ip/solution3/sim/verilog/upc_loop_interface.svh,1671363842,verilog,,,,upc_loop_intf,,,,,,,,
/home/reon/work/xilinx/muladd_ip/solution3/sim/verilog/upc_loop_monitor.svh,1671363842,verilog,,,,,,,,,,,,
