INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/bodmer.d/lab4/lab4.srcs/sim_1/new/alu_regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/bodmer.d/Downloads/eightbit_palu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eightbit_palu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/bodmer.d/lab4/lab4.srcs/sources_1/new/mux21.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux21
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/bodmer.d/lab4/lab4.srcs/sources_1/new/reg_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_file
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/bodmer.d/lab4/lab4.srcs/sim_1/new/alu_regfile_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_regfile_tb
