==20568== Cachegrind, a cache and branch-prediction profiler
==20568== Copyright (C) 2002-2017, and GNU GPL'd, by Nicholas Nethercote et al.
==20568== Using Valgrind-3.16.1 and LibVEX; rerun with -h for copyright info
==20568== Command: ./srr-large
==20568== 
--20568-- warning: L3 cache found, using its data for the LL simulation.
--20568-- warning: specified LL cache: line_size 64  assoc 11  total_size 25,952,256
--20568-- warning: simulated LL cache: line_size 64  assoc 12  total_size 25,165,824
BIP cache replacement will be used
BIP Throttle parameter is set to 0.031250
==20568== brk segment overflow in thread #1: can't grow to 0x4a4b000
==20568== (see section Limitations in user manual)
==20568== NOTE: further instances of this message will not be shown
==20568== 
==20568== I   refs:      919,217,731,571
==20568== I1  misses:        695,303,624
==20568== LLi misses:              2,065
==20568== I1  miss rate:            0.08%
==20568== LLi miss rate:            0.00%
==20568== 
==20568== D   refs:      356,699,040,286  (240,279,389,405 rd   + 116,419,650,881 wr)
==20568== D1  misses:     67,658,252,776  ( 53,907,527,115 rd   +  13,750,725,661 wr)
==20568== LLd misses:            705,902  (        153,800 rd   +         552,102 wr)
==20568== D1  miss rate:            19.0% (           22.4%     +            11.8%  )
==20568== LLd miss rate:             0.0% (            0.0%     +             0.0%  )
==20568== 
==20568== LL refs:        68,353,556,400  ( 54,602,830,739 rd   +  13,750,725,661 wr)
==20568== LL misses:             707,967  (        155,865 rd   +         552,102 wr)
==20568== LL miss rate:              0.0% (            0.0%     +             0.0%  )
